#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Jun  9 11:41:23 2021
# Process ID: 2556
# Current directory: C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1688 C:\Users\Vrael\Desktop\FFT_Project\module_sim\fft_module\fft_module.xpr
# Log file: C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/vivado.log
# Journal file: C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/FFT_Butterfly_Axi_Lite_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/fft_butterfly_Axi_Lite_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/fft_butterfly_Axi_Lite_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/fft_ip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado_2018_3/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 738.133 ; gain = 149.410
update_compile_order -fileset sources_1
create_bd_design "FFT_Microblaze"
Wrote  : <C:\Users\Vrael\Desktop\FFT_Project\module_sim\fft_module\fft_module.srcs\sources_1\bd\FFT_Microblaze\FFT_Microblaze.bd> 
create_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1157.719 ; gain = 0.000
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:FFT_Butterfly_Axi_Lite:1.0 FFT_Butterfly_Axi_Li_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:microblaze -config { axi_intc {0} axi_periph {Enabled} cache {None} clk {New Clocking Wizard (100 MHz)} debug_module {Debug Only} ecc {None} local_mem {8KB} preset {None}}  [get_bd_cells microblaze_0]
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
apply_bd_automation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1309.496 ; gain = 151.777
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz_1/reset'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz_1/reset'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz_1/reset'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /clk_wiz_1/reset'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /rst_clk_wiz_1_100M/ext_reset_in'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /rst_clk_wiz_1_100M/ext_reset_in'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /rst_clk_wiz_1_100M/ext_reset_in'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /rst_clk_wiz_1_100M/ext_reset_in'
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/microblaze_0 (Periph)} Slave {/FFT_Butterfly_Axi_Li_0/S00_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins FFT_Butterfly_Axi_Li_0/S00_AXI]
</FFT_Butterfly_Axi_Li_0/S00_AXI/S00_AXI_reg> is being mapped into </microblaze_0/Data> at <0x44A00000 [ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_intf_pins clk_wiz_1/CLK_IN1_D]
INFO: [board_rule 100-100] create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_clock_rtl:1.0 diff_clock_rtl
INFO: [board_rule 100-100] set_property CONFIG.FREQ_HZ 100000000 /diff_clock_rtl
INFO: [board_rule 100-100] connect_bd_intf_net /diff_clock_rtl /clk_wiz_1/CLK_IN1_D
WARNING: [board_rule 100-100] Board automation did not generate location constraint for /clk_wiz_1/CLK_IN1_D. Users may need to specify the location constraint manually.
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto} rst_polarity {ACTIVE_HIGH}}  [get_bd_pins clk_wiz_1/reset]
INFO: [board_rule 100-100] create_bd_port -dir I reset_rtl -type rst
INFO: [board_rule 100-100] set_property CONFIG.POLARITY  /reset_rtl
INFO: [board_rule 100-100] connect_bd_net /reset_rtl /clk_wiz_1/reset
INFO: [board_rule 100-100] set_property CONFIG.POLARITY ACTIVE_HIGH /reset_rtl
WARNING: [board_rule 100-100] Board automation did not generate location constraint for /clk_wiz_1/reset. Users may need to specify the location constraint manually.
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto} rst_polarity {ACTIVE_LOW}}  [get_bd_pins rst_clk_wiz_1_100M/ext_reset_in]
INFO: [board_rule 100-100] create_bd_port -dir I reset_rtl_0 -type rst
INFO: [board_rule 100-100] set_property CONFIG.POLARITY  /reset_rtl_0
INFO: [board_rule 100-100] connect_bd_net /reset_rtl_0 /rst_clk_wiz_1_100M/ext_reset_in
INFO: [board_rule 100-100] set_property CONFIG.POLARITY ACTIVE_LOW /reset_rtl_0
WARNING: [board_rule 100-100] Board automation did not generate location constraint for /rst_clk_wiz_1_100M/ext_reset_in. Users may need to specify the location constraint manually.
endgroup
validate_bd_design
make_wrapper -files [get_files C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/FFT_Microblaze.bd] -top
INFO: [BD 41-1662] The design 'FFT_Microblaze.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\Vrael\Desktop\FFT_Project\module_sim\fft_module\fft_module.srcs\sources_1\bd\FFT_Microblaze\FFT_Microblaze.bd> 
Wrote  : <C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/ui/bd_ca95789.ui> 
VHDL Output written to : C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/synth/FFT_Microblaze.v
VHDL Output written to : C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/sim/FFT_Microblaze.v
VHDL Output written to : C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/hdl/FFT_Microblaze_wrapper.v
add_files -norecurse C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/hdl/FFT_Microblaze_wrapper.v
update_compile_order -fileset sources_1
set_property top FFT_Microblaze_wrapper [current_fileset]
update_compile_order -fileset sources_1
generate_target all [get_files  C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/FFT_Microblaze.bd]
INFO: [BD 41-1662] The design 'FFT_Microblaze.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/synth/FFT_Microblaze.v
VHDL Output written to : C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/sim/FFT_Microblaze.v
VHDL Output written to : C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/hdl/FFT_Microblaze_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block FFT_Butterfly_Axi_Li_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
Exporting to file C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/hw_handoff/FFT_Microblaze.hwh
Generated Block Design Tcl file C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/hw_handoff/FFT_Microblaze_bd.tcl
Generated Hardware Definition File C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/synth/FFT_Microblaze.hwdef
generate_target: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1452.055 ; gain = 61.848
catch { config_ip_cache -export [get_ips -all FFT_Microblaze_FFT_Butterfly_Axi_Li_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP FFT_Microblaze_FFT_Butterfly_Axi_Li_0_0, cache-ID = 99b785ad1e9b96d5; cache size = 41.947 MB.
catch { config_ip_cache -export [get_ips -all FFT_Microblaze_microblaze_0_0] }
catch { config_ip_cache -export [get_ips -all FFT_Microblaze_dlmb_v10_0] }
catch { config_ip_cache -export [get_ips -all FFT_Microblaze_ilmb_v10_0] }
catch { config_ip_cache -export [get_ips -all FFT_Microblaze_dlmb_bram_if_cntlr_0] }
catch { config_ip_cache -export [get_ips -all FFT_Microblaze_ilmb_bram_if_cntlr_0] }
catch { config_ip_cache -export [get_ips -all FFT_Microblaze_lmb_bram_0] }
catch { config_ip_cache -export [get_ips -all FFT_Microblaze_mdm_1_0] }
catch { config_ip_cache -export [get_ips -all FFT_Microblaze_clk_wiz_1_0] }
catch { config_ip_cache -export [get_ips -all FFT_Microblaze_rst_clk_wiz_1_100M_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP FFT_Microblaze_rst_clk_wiz_1_100M_0, cache-ID = 88610bbbed9890f8; cache size = 41.947 MB.
export_ip_user_files -of_objects [get_files C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/FFT_Microblaze.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/FFT_Microblaze.bd]
launch_runs -jobs 6 {FFT_Microblaze_microblaze_0_0_synth_1 FFT_Microblaze_dlmb_v10_0_synth_1 FFT_Microblaze_ilmb_v10_0_synth_1 FFT_Microblaze_dlmb_bram_if_cntlr_0_synth_1 FFT_Microblaze_ilmb_bram_if_cntlr_0_synth_1 FFT_Microblaze_lmb_bram_0_synth_1 FFT_Microblaze_mdm_1_0_synth_1 FFT_Microblaze_clk_wiz_1_0_synth_1}
[Wed Jun  9 11:45:48 2021] Launched FFT_Microblaze_microblaze_0_0_synth_1, FFT_Microblaze_dlmb_v10_0_synth_1, FFT_Microblaze_ilmb_v10_0_synth_1, FFT_Microblaze_dlmb_bram_if_cntlr_0_synth_1, FFT_Microblaze_ilmb_bram_if_cntlr_0_synth_1, FFT_Microblaze_lmb_bram_0_synth_1, FFT_Microblaze_mdm_1_0_synth_1, FFT_Microblaze_clk_wiz_1_0_synth_1...
Run output will be captured here:
FFT_Microblaze_microblaze_0_0_synth_1: C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.runs/FFT_Microblaze_microblaze_0_0_synth_1/runme.log
FFT_Microblaze_dlmb_v10_0_synth_1: C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.runs/FFT_Microblaze_dlmb_v10_0_synth_1/runme.log
FFT_Microblaze_ilmb_v10_0_synth_1: C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.runs/FFT_Microblaze_ilmb_v10_0_synth_1/runme.log
FFT_Microblaze_dlmb_bram_if_cntlr_0_synth_1: C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.runs/FFT_Microblaze_dlmb_bram_if_cntlr_0_synth_1/runme.log
FFT_Microblaze_ilmb_bram_if_cntlr_0_synth_1: C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.runs/FFT_Microblaze_ilmb_bram_if_cntlr_0_synth_1/runme.log
FFT_Microblaze_lmb_bram_0_synth_1: C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.runs/FFT_Microblaze_lmb_bram_0_synth_1/runme.log
FFT_Microblaze_mdm_1_0_synth_1: C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.runs/FFT_Microblaze_mdm_1_0_synth_1/runme.log
FFT_Microblaze_clk_wiz_1_0_synth_1: C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.runs/FFT_Microblaze_clk_wiz_1_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/FFT_Microblaze.bd] -directory C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files -ipstatic_source_dir C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.cache/compile_simlib/modelsim} {questa=C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.cache/compile_simlib/questa} {riviera=C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.cache/compile_simlib/riviera} {activehdl=C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
write_hwdef -force  -file C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sdk/FFT_Microblaze_wrapper.hdf
launch_sdk -workspace C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sdk -hwspec C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sdk/FFT_Microblaze_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sdk -hwspec C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sdk/FFT_Microblaze_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sim_1/new/FFT_Microblaze_Tb.sv w ]
add_files -fileset sim_1 C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sim_1/new/FFT_Microblaze_Tb.sv
update_compile_order -fileset sim_1
set_property top FFT_Microblaze_Tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
add_files -norecurse C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sdk/FFT_Microblaze_App/Debug/FFT_Microblaze_App.elf
set_property used_in_simulation 0 [get_files C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sdk/FFT_Microblaze_App/Debug/FFT_Microblaze_App.elf]
add_files -fileset sim_1 -norecurse C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sdk/FFT_Microblaze_App/Debug/FFT_Microblaze_App.elf
set_property SCOPED_TO_REF FFT_Microblaze [get_files -all -of_objects [get_fileset sources_1] {C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sdk/FFT_Microblaze_App/Debug/FFT_Microblaze_App.elf}]
set_property SCOPED_TO_CELLS { microblaze_0 } [get_files -all -of_objects [get_fileset sources_1] {C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sdk/FFT_Microblaze_App/Debug/FFT_Microblaze_App.elf}]
set_property SCOPED_TO_REF FFT_Microblaze [get_files -all -of_objects [get_fileset sim_1] {C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sdk/FFT_Microblaze_App/Debug/FFT_Microblaze_App.elf}]
set_property SCOPED_TO_CELLS { microblaze_0 } [get_files -all -of_objects [get_fileset sim_1] {C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sdk/FFT_Microblaze_App/Debug/FFT_Microblaze_App.elf}]
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'FFT_Microblaze_Tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado_2018_3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'FFT_Microblaze_Tb'...
Generating merged BMM file for the design top 'FFT_Microblaze_Tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'FFT_Microblaze_Tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_4 -L processing_system7_vip_v1_0_6 -L xilinx_vip -prj FFT_Microblaze_Tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/fft_package.sv" into library xil_defaultlib
WARNING: [VRFC 10-3824] variable 'temp' must explicitly be declared as automatic or static [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/fft_package.sv:131]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ip/FFT_Microblaze_FFT_Butterfly_Axi_Li_0_0/src/Phase_Re_Factor_ROM_Memory/sim/Phase_Re_Factor_ROM_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Phase_Re_Factor_ROM_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ip/FFT_Microblaze_FFT_Butterfly_Axi_Li_0_0/src/Phase_Im_Factor_ROM_Memory/sim/Phase_Im_Factor_ROM_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Phase_Im_Factor_ROM_Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/28f5/hdl/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Butterfly_Axi_Lite_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/28f5/src/fft_package.sv" into library xil_defaultlib
WARNING: [VRFC 10-3824] variable 'temp' must explicitly be declared as automatic or static [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/28f5/src/fft_package.sv:131]
WARNING: [VRFC 10-3264] design element 'fft_package' is previously defined, ignoring this definition [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/28f5/src/fft_package.sv:23]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/28f5/src/FFT_STAGE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_STAGE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/28f5/src/Main_Module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/28f5/src/Reverse_Input_Data_Adress.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reverse_Input_Data_Adress
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/28f5/src/Simplified_fft_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simplified_fft_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/28f5/src/s_mult_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_sign_rtl
INFO: [VRFC 10-311] analyzing module s_mult_rtl
INFO: [VRFC 10-311] analyzing module comp_mult_rtl
INFO: [VRFC 10-311] analyzing module fft_block_rtl
INFO: [VRFC 10-311] analyzing module fft_block_simplified_rtl
INFO: [VRFC 10-311] analyzing module addr_rearr_comb
INFO: [VRFC 10-311] analyzing module fft_wrap
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/28f5/hdl/FFT_Butterfly_Axi_Lite_v1_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Butterfly_Axi_Lite_v1_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ip/FFT_Microblaze_FFT_Butterfly_Axi_Li_0_0/sim/FFT_Microblaze_FFT_Butterfly_Axi_Li_0_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Microblaze_FFT_Butterfly_Axi_Li_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ip/FFT_Microblaze_lmb_bram_0/sim/FFT_Microblaze_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Microblaze_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ip/FFT_Microblaze_clk_wiz_1_0/FFT_Microblaze_clk_wiz_1_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Microblaze_clk_wiz_1_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ip/FFT_Microblaze_clk_wiz_1_0/FFT_Microblaze_clk_wiz_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Microblaze_clk_wiz_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/sim/FFT_Microblaze.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Microblaze
INFO: [VRFC 10-311] analyzing module FFT_Microblaze_microblaze_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module microblaze_0_local_memory_imp_5Y9IZX
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1OEXH0O
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/hdl/FFT_Microblaze_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Microblaze_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sim_1/new/FFT_Microblaze_Tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Microblaze_Tb
"xvhdl --incr --relax -prj FFT_Microblaze_Tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ip/FFT_Microblaze_microblaze_0_0/sim/FFT_Microblaze_microblaze_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FFT_Microblaze_microblaze_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ip/FFT_Microblaze_dlmb_v10_0/sim/FFT_Microblaze_dlmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FFT_Microblaze_dlmb_v10_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ip/FFT_Microblaze_ilmb_v10_0/sim/FFT_Microblaze_ilmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FFT_Microblaze_ilmb_v10_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ip/FFT_Microblaze_dlmb_bram_if_cntlr_0/sim/FFT_Microblaze_dlmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FFT_Microblaze_dlmb_bram_if_cntlr_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ip/FFT_Microblaze_ilmb_bram_if_cntlr_0/sim/FFT_Microblaze_ilmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FFT_Microblaze_ilmb_bram_if_cntlr_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ip/FFT_Microblaze_mdm_1_0/sim/FFT_Microblaze_mdm_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FFT_Microblaze_mdm_1_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ip/FFT_Microblaze_rst_clk_wiz_1_100M_0/sim/FFT_Microblaze_rst_clk_wiz_1_100M_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FFT_Microblaze_rst_clk_wiz_1_100M_0'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1499.539 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado_2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2ce66c6aef364950b00b24e9ac48c0c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L microblaze_v11_0_0 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_15 -L axi_lite_ipif_v3_0_4 -L mdm_v3_2_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot FFT_Microblaze_Tb_behav xil_defaultlib.FFT_Microblaze_Tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'addr_in' [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/28f5/src/Reverse_Input_Data_Adress.sv:58]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package mdm_v3_2_15.mdm_funcs
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package microblaze_v11_0_0.microblaze_types
Compiling package microblaze_v11_0_0.microblaze_isa
Compiling package microblaze_v11_0_0.mmu_types
Compiling package lmb_bram_if_cntlr_v4_0_15.lmb_bram_if_funcs
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package xil_defaultlib.fft_package
Compiling module xil_defaultlib.addr_rearr_comb_default
Compiling module xil_defaultlib.Reverse_Input_Data_Adress
Compiling module xil_defaultlib.fft_block_simplified_rtl
Compiling module xil_defaultlib.Simplified_fft_stage
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.Phase_Im_Factor_ROM_Memory
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.Phase_Re_Factor_ROM_Memory
Compiling module xil_defaultlib.change_sign_rtl
Compiling module xil_defaultlib.s_mult_rtl
Compiling module xil_defaultlib.comp_mult_rtl
Compiling module xil_defaultlib.fft_block_rtl
Compiling module xil_defaultlib.FFT_STAGE
Compiling module xil_defaultlib.FFT_STAGE(Number_Of_Stage=2)
Compiling module xil_defaultlib.FFT_STAGE(Number_Of_Stage=3)
Compiling module xil_defaultlib.Main_Module_default
Compiling module xil_defaultlib.FFT_Butterfly_Axi_Lite_v1_0_S00_...
Compiling module xil_defaultlib.FFT_Butterfly_Axi_Lite_v1_0
Compiling module xil_defaultlib.FFT_Microblaze_FFT_Butterfly_Axi...
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.FFT_Microblaze_clk_wiz_1_0_clk_w...
Compiling module xil_defaultlib.FFT_Microblaze_clk_wiz_1_0
Compiling architecture bscane2_v of entity unisim.BSCANE2 [\BSCANE2(jtag_chain=2)(1,5)\]
Compiling architecture imp of entity mdm_v3_2_15.MB_BSCANE2 [\MB_BSCANE2(c_target=non_rtl,jta...]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture imp of entity mdm_v3_2_15.MB_BUFG [\MB_BUFG(c_target=non_rtl)\]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture fdc_1_v of entity unisim.FDC_1 [fdc_1_default]
Compiling architecture imp of entity mdm_v3_2_15.MB_FDC_1 [\MB_FDC_1(c_target=non_rtl)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_1_v of entity unisim.FDRE_1 [fdre_1_default]
Compiling architecture imp of entity mdm_v3_2_15.MB_FDRE_1 [\MB_FDRE_1(c_target=non_rtl)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000101100111")...]
Compiling architecture imp of entity mdm_v3_2_15.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0100001010000111")...]
Compiling architecture imp of entity mdm_v3_2_15.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0100010001000011")...]
Compiling architecture imp of entity mdm_v3_2_15.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0101100001001101")...]
Compiling architecture imp of entity mdm_v3_2_15.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture imp of entity mdm_v3_2_15.JTAG_CONTROL [\JTAG_CONTROL(c_target=non_rtl,c...]
Compiling architecture imp of entity mdm_v3_2_15.MDM_Core [\MDM_Core(c_target=non_rtl,c_jta...]
Compiling architecture imp of entity mdm_v3_2_15.MDM [\MDM(c_family="zynq",c_bscanid=7...]
Compiling architecture fft_microblaze_mdm_1_0_arch of entity xil_defaultlib.FFT_Microblaze_mdm_1_0 [fft_microblaze_mdm_1_0_default]
Compiling architecture imp of entity microblaze_v11_0_0.DAXI_interface [\DAXI_interface(c_data_size=32,c...]
Compiling architecture and2b1l_v of entity unisim.AND2B1L [and2b1l_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_AND2B1L [\MB_AND2B1L(c_target=zynq)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0011111111111111")...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000000011011")...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(15,0)\]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000001100100")...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0010010100000000")...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture imp of entity microblaze_v11_0_0.mb_sync_bit [\mb_sync_bit(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v11_0_0.mb_sync_vec [\mb_sync_vec(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v11_0_0.mb_sync_bit [\mb_sync_bit(c_levels=1)\]
Compiling architecture imp of entity microblaze_v11_0_0.mb_sync_vec [\mb_sync_vec(c_width=10)\]
Compiling architecture srlc16e_v of entity unisim.SRLC16E [\SRLC16E(0,15)\]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRLC16E [\MB_SRLC16E(c_target=zynq,c_use_...]
Compiling architecture imp of entity microblaze_v11_0_0.address_hit [\address_hit(c_target=zynq,c_fir...]
Compiling architecture imp of entity microblaze_v11_0_0.Debug [\Debug(c_data_size=32,c_instr_si...]
Compiling architecture imp of entity microblaze_v11_0_0.interrupt_mode_converter [\interrupt_mode_converter(c_edge...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="100...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_FDRE [\MB_FDRE(c_target=zynq)\]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_MUXCY_XORCY [\MB_MUXCY_XORCY(c_target=zynq)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_MUXF7 [\MB_MUXF7(c_target=zynq)\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_FDR [\MB_FDR(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_0.PC_Module_gti [\PC_Module_gti(c_data_size=32,c_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="111...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fds_v of entity unisim.FDS [fds_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_FDS [\MB_FDS(c_target=zynq)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="000...]
Compiling architecture imp of entity microblaze_v11_0_0.PreFetch_Buffer_gti [\PreFetch_Buffer_gti(c_instr_siz...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_MUXCY [\MB_MUXCY(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_0.carry_and [\carry_and(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_0.jump_logic [\jump_logic(c_instr_size=32,c_ta...]
Compiling architecture imp of entity microblaze_v11_0_0.carry_or [\carry_or(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_0.Decode_gti [\Decode_gti(c_data_size=32,c_ins...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000001111111100...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6_2 [\MB_LUT6_2(c_target=zynq,init="0...]
Compiling architecture ram32m_v of entity unisim.RAM32M [ram32m_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_RAM32M [\MB_RAM32M(c_target=zynq,c_use_l...]
Compiling architecture imp of entity microblaze_v11_0_0.Register_File_gti [\Register_File_gti(c_data_size=3...]
Compiling architecture imp of entity microblaze_v11_0_0.Operand_Select_gti [\Operand_Select_gti(c_data_size=...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011000000111101010...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6_2 [\MB_LUT6_2(c_target=zynq,init="0...]
Compiling architecture imp of entity microblaze_v11_0_0.ALU_Bit [\ALU_Bit(c_target=zynq,c_allow_l...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000011110101010...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101000001010")(0...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT4 [\MB_LUT4(c_target=zynq,init="111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_MULT_AND [\MB_MULT_AND(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_0.ALU_Bit [\ALU_Bit(c_target=zynq,c_allow_l...]
Compiling architecture imp of entity microblaze_v11_0_0.ALU [\ALU(c_data_size=32,c_allow_lut6...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v11_0_0.Shift_Logic_Module_gti [\Shift_Logic_Module_gti(c_data_s...]
Compiling architecture imp of entity microblaze_v11_0_0.mul_unit [\mul_unit(c_data_size=32,c_targe...]
Compiling architecture imp of entity microblaze_v11_0_0.Barrel_Shifter_gti [\Barrel_Shifter_gti(c_data_size=...]
Compiling architecture imp of entity microblaze_v11_0_0.WB_Mux_Bit [\WB_Mux_Bit(c_target=zynq,c_lut_...]
Compiling architecture imp of entity microblaze_v11_0_0.WB_Mux [\WB_Mux(c_data_size=32,c_daddr_s...]
Compiling architecture imp of entity microblaze_v11_0_0.Zero_Detect_gti [\Zero_Detect_gti(c_data_size=32,...]
Compiling architecture imp of entity microblaze_v11_0_0.Byte_Doublet_Handle_gti [\Byte_Doublet_Handle_gti(c_data_...]
Compiling architecture imp of entity microblaze_v11_0_0.Data_Flow_Logic [\Data_Flow_Logic(c_data_size=32,...]
Compiling architecture msr_reg of entity microblaze_v11_0_0.msr_reg_gti [\msr_reg_gti(c_data_size=32,c_ta...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111110000000011...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6_2 [\MB_LUT6_2(c_target=zynq,init="1...]
Compiling architecture imp of entity microblaze_v11_0_0.mux_bus [\mux_bus(c_target=zynq,c_allow_l...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="100101101001011010...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6_2 [\MB_LUT6_2(c_target=zynq,init="1...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_FDE [\MB_FDE(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_0.exception_registers_gti [\exception_registers_gti(c_data_...]
Compiling architecture imp of entity microblaze_v11_0_0.Fpu [\Fpu(c_data_size=32,c_target=zyn...]
Compiling architecture imp of entity microblaze_v11_0_0.PVR [\PVR(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v11_0_0.Data_Flow_gti [\Data_Flow_gti(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v11_0_0.read_data_mux [\read_data_mux(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v11_0_0.instr_mux [\instr_mux(c_instr_size=32,c_tar...]
Compiling architecture imp of entity microblaze_v11_0_0.MMU [\MMU(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v11_0_0.MicroBlaze_GTi [\MicroBlaze_GTi(c_num_sync_ff_cl...]
Compiling architecture imp of entity microblaze_v11_0_0.mb_sync_bit [mb_sync_bit_default]
Compiling architecture imp of entity microblaze_v11_0_0.MicroBlaze_Core [\MicroBlaze_Core(c_freq=10000000...]
Compiling architecture imp of entity microblaze_v11_0_0.MicroBlaze [\MicroBlaze(c_freq=100000000,c_e...]
Compiling architecture fft_microblaze_microblaze_0_0_arch of entity xil_defaultlib.FFT_Microblaze_microblaze_0_0 [fft_microblaze_microblaze_0_0_de...]
Compiling module xil_defaultlib.s00_couplers_imp_1OEXH0O
Compiling module xil_defaultlib.FFT_Microblaze_microblaze_0_axi_...
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.lmb_mux [\lmb_mux(c_target=zynq,c_baseadd...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="zyn...]
Compiling architecture fft_microblaze_dlmb_bram_if_cntlr_0_arch of entity xil_defaultlib.FFT_Microblaze_dlmb_bram_if_cntlr_0 [fft_microblaze_dlmb_bram_if_cntl...]
Compiling architecture imp of entity lmb_v10_v3_0_9.lmb_v10 [\lmb_v10(c_lmb_num_slaves=1)\]
Compiling architecture fft_microblaze_dlmb_v10_0_arch of entity xil_defaultlib.FFT_Microblaze_dlmb_v10_0 [fft_microblaze_dlmb_v10_0_defaul...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.lmb_mux [\lmb_mux(c_target=zynq,c_baseadd...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="zyn...]
Compiling architecture fft_microblaze_ilmb_bram_if_cntlr_0_arch of entity xil_defaultlib.FFT_Microblaze_ilmb_bram_if_cntlr_0 [fft_microblaze_ilmb_bram_if_cntl...]
Compiling architecture fft_microblaze_ilmb_v10_0_arch of entity xil_defaultlib.FFT_Microblaze_ilmb_v10_0 [fft_microblaze_ilmb_v10_0_defaul...]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.FFT_Microblaze_lmb_bram_0
Compiling module xil_defaultlib.microblaze_0_local_memory_imp_5Y...
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture fft_microblaze_rst_clk_wiz_1_100m_0_arch of entity xil_defaultlib.FFT_Microblaze_rst_clk_wiz_1_100M_0 [fft_microblaze_rst_clk_wiz_1_100...]
Compiling module xil_defaultlib.FFT_Microblaze
Compiling module xil_defaultlib.FFT_Microblaze_wrapper
Compiling module xil_defaultlib.FFT_Microblaze_Tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FFT_Microblaze_Tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/xsim.dir/FFT_Microblaze_Tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jun  9 12:02:26 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:20 . Memory (MB): peak = 1499.539 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '20' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FFT_Microblaze_Tb_behav -key {Behavioral:sim_1:Functional:FFT_Microblaze_Tb} -tclbatch {FFT_Microblaze_Tb.tcl} -protoinst "protoinst_files/FFT_Microblaze.protoinst" -protoinst "protoinst_files/FFT_Zynq_Axi_Lite.protoinst" -protoinst "protoinst_files/FFT_Zynq.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/FFT_Microblaze.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//FFT_Butterfly_Axi_Li_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0/M_AXI_DP
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0_axi_periph/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0_axi_periph/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0_axi_periph/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0_axi_periph/s00_couplers/S_AXI
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/FFT_Zynq_Axi_Lite.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/FFT_Zynq_Axi_Lite.protoinst for the following reason(s):
There are no instances of module "FFT_Zynq_Axi_Lite" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/FFT_Zynq.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/FFT_Zynq.protoinst for the following reason(s):
There are no instances of module "FFT_Zynq" in the design.

Time resolution is 1 ps
source FFT_Microblaze_Tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[1].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[1].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[2].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[2].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[3].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[3].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.microblaze_0_local_memory.lmb_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FFT_Microblaze_Tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:34 . Memory (MB): peak = 1769.629 ; gain = 273.082
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'FFT_Microblaze_Tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado_2018_3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'FFT_Microblaze_Tb'...
Generating merged BMM file for the design top 'FFT_Microblaze_Tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'FFT_Microblaze_Tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_4 -L processing_system7_vip_v1_0_6 -L xilinx_vip -prj FFT_Microblaze_Tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sim_1/new/FFT_Microblaze_Tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Microblaze_Tb
"xvhdl --incr --relax -prj FFT_Microblaze_Tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado_2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2ce66c6aef364950b00b24e9ac48c0c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L microblaze_v11_0_0 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_15 -L axi_lite_ipif_v3_0_4 -L mdm_v3_2_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot FFT_Microblaze_Tb_behav xil_defaultlib.FFT_Microblaze_Tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'addr_in' [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/28f5/src/Reverse_Input_Data_Adress.sv:58]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package mdm_v3_2_15.mdm_funcs
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package microblaze_v11_0_0.microblaze_types
Compiling package microblaze_v11_0_0.microblaze_isa
Compiling package microblaze_v11_0_0.mmu_types
Compiling package lmb_bram_if_cntlr_v4_0_15.lmb_bram_if_funcs
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package xil_defaultlib.fft_package
Compiling module xil_defaultlib.addr_rearr_comb_default
Compiling module xil_defaultlib.Reverse_Input_Data_Adress
Compiling module xil_defaultlib.fft_block_simplified_rtl
Compiling module xil_defaultlib.Simplified_fft_stage
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.Phase_Im_Factor_ROM_Memory
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.Phase_Re_Factor_ROM_Memory
Compiling module xil_defaultlib.change_sign_rtl
Compiling module xil_defaultlib.s_mult_rtl
Compiling module xil_defaultlib.comp_mult_rtl
Compiling module xil_defaultlib.fft_block_rtl
Compiling module xil_defaultlib.FFT_STAGE
Compiling module xil_defaultlib.FFT_STAGE(Number_Of_Stage=2)
Compiling module xil_defaultlib.FFT_STAGE(Number_Of_Stage=3)
Compiling module xil_defaultlib.Main_Module_default
Compiling module xil_defaultlib.FFT_Butterfly_Axi_Lite_v1_0_S00_...
Compiling module xil_defaultlib.FFT_Butterfly_Axi_Lite_v1_0
Compiling module xil_defaultlib.FFT_Microblaze_FFT_Butterfly_Axi...
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.FFT_Microblaze_clk_wiz_1_0_clk_w...
Compiling module xil_defaultlib.FFT_Microblaze_clk_wiz_1_0
Compiling architecture bscane2_v of entity unisim.BSCANE2 [\BSCANE2(jtag_chain=2)(1,5)\]
Compiling architecture imp of entity mdm_v3_2_15.MB_BSCANE2 [\MB_BSCANE2(c_target=non_rtl,jta...]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture imp of entity mdm_v3_2_15.MB_BUFG [\MB_BUFG(c_target=non_rtl)\]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture fdc_1_v of entity unisim.FDC_1 [fdc_1_default]
Compiling architecture imp of entity mdm_v3_2_15.MB_FDC_1 [\MB_FDC_1(c_target=non_rtl)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_1_v of entity unisim.FDRE_1 [fdre_1_default]
Compiling architecture imp of entity mdm_v3_2_15.MB_FDRE_1 [\MB_FDRE_1(c_target=non_rtl)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000101100111")...]
Compiling architecture imp of entity mdm_v3_2_15.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0100001010000111")...]
Compiling architecture imp of entity mdm_v3_2_15.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0100010001000011")...]
Compiling architecture imp of entity mdm_v3_2_15.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0101100001001101")...]
Compiling architecture imp of entity mdm_v3_2_15.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture imp of entity mdm_v3_2_15.JTAG_CONTROL [\JTAG_CONTROL(c_target=non_rtl,c...]
Compiling architecture imp of entity mdm_v3_2_15.MDM_Core [\MDM_Core(c_target=non_rtl,c_jta...]
Compiling architecture imp of entity mdm_v3_2_15.MDM [\MDM(c_family="zynq",c_bscanid=7...]
Compiling architecture fft_microblaze_mdm_1_0_arch of entity xil_defaultlib.FFT_Microblaze_mdm_1_0 [fft_microblaze_mdm_1_0_default]
Compiling architecture imp of entity microblaze_v11_0_0.DAXI_interface [\DAXI_interface(c_data_size=32,c...]
Compiling architecture and2b1l_v of entity unisim.AND2B1L [and2b1l_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_AND2B1L [\MB_AND2B1L(c_target=zynq)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0011111111111111")...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000000011011")...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(15,0)\]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000001100100")...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0010010100000000")...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture imp of entity microblaze_v11_0_0.mb_sync_bit [\mb_sync_bit(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v11_0_0.mb_sync_vec [\mb_sync_vec(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v11_0_0.mb_sync_bit [\mb_sync_bit(c_levels=1)\]
Compiling architecture imp of entity microblaze_v11_0_0.mb_sync_vec [\mb_sync_vec(c_width=10)\]
Compiling architecture srlc16e_v of entity unisim.SRLC16E [\SRLC16E(0,15)\]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRLC16E [\MB_SRLC16E(c_target=zynq,c_use_...]
Compiling architecture imp of entity microblaze_v11_0_0.address_hit [\address_hit(c_target=zynq,c_fir...]
Compiling architecture imp of entity microblaze_v11_0_0.Debug [\Debug(c_data_size=32,c_instr_si...]
Compiling architecture imp of entity microblaze_v11_0_0.interrupt_mode_converter [\interrupt_mode_converter(c_edge...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="100...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_FDRE [\MB_FDRE(c_target=zynq)\]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_MUXCY_XORCY [\MB_MUXCY_XORCY(c_target=zynq)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_MUXF7 [\MB_MUXF7(c_target=zynq)\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_FDR [\MB_FDR(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_0.PC_Module_gti [\PC_Module_gti(c_data_size=32,c_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="111...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fds_v of entity unisim.FDS [fds_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_FDS [\MB_FDS(c_target=zynq)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="000...]
Compiling architecture imp of entity microblaze_v11_0_0.PreFetch_Buffer_gti [\PreFetch_Buffer_gti(c_instr_siz...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_MUXCY [\MB_MUXCY(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_0.carry_and [\carry_and(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_0.jump_logic [\jump_logic(c_instr_size=32,c_ta...]
Compiling architecture imp of entity microblaze_v11_0_0.carry_or [\carry_or(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_0.Decode_gti [\Decode_gti(c_data_size=32,c_ins...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000001111111100...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6_2 [\MB_LUT6_2(c_target=zynq,init="0...]
Compiling architecture ram32m_v of entity unisim.RAM32M [ram32m_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_RAM32M [\MB_RAM32M(c_target=zynq,c_use_l...]
Compiling architecture imp of entity microblaze_v11_0_0.Register_File_gti [\Register_File_gti(c_data_size=3...]
Compiling architecture imp of entity microblaze_v11_0_0.Operand_Select_gti [\Operand_Select_gti(c_data_size=...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011000000111101010...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6_2 [\MB_LUT6_2(c_target=zynq,init="0...]
Compiling architecture imp of entity microblaze_v11_0_0.ALU_Bit [\ALU_Bit(c_target=zynq,c_allow_l...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000011110101010...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101000001010")(0...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT4 [\MB_LUT4(c_target=zynq,init="111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_MULT_AND [\MB_MULT_AND(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_0.ALU_Bit [\ALU_Bit(c_target=zynq,c_allow_l...]
Compiling architecture imp of entity microblaze_v11_0_0.ALU [\ALU(c_data_size=32,c_allow_lut6...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v11_0_0.Shift_Logic_Module_gti [\Shift_Logic_Module_gti(c_data_s...]
Compiling architecture imp of entity microblaze_v11_0_0.mul_unit [\mul_unit(c_data_size=32,c_targe...]
Compiling architecture imp of entity microblaze_v11_0_0.Barrel_Shifter_gti [\Barrel_Shifter_gti(c_data_size=...]
Compiling architecture imp of entity microblaze_v11_0_0.WB_Mux_Bit [\WB_Mux_Bit(c_target=zynq,c_lut_...]
Compiling architecture imp of entity microblaze_v11_0_0.WB_Mux [\WB_Mux(c_data_size=32,c_daddr_s...]
Compiling architecture imp of entity microblaze_v11_0_0.Zero_Detect_gti [\Zero_Detect_gti(c_data_size=32,...]
Compiling architecture imp of entity microblaze_v11_0_0.Byte_Doublet_Handle_gti [\Byte_Doublet_Handle_gti(c_data_...]
Compiling architecture imp of entity microblaze_v11_0_0.Data_Flow_Logic [\Data_Flow_Logic(c_data_size=32,...]
Compiling architecture msr_reg of entity microblaze_v11_0_0.msr_reg_gti [\msr_reg_gti(c_data_size=32,c_ta...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111110000000011...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6_2 [\MB_LUT6_2(c_target=zynq,init="1...]
Compiling architecture imp of entity microblaze_v11_0_0.mux_bus [\mux_bus(c_target=zynq,c_allow_l...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="100101101001011010...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6_2 [\MB_LUT6_2(c_target=zynq,init="1...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_FDE [\MB_FDE(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_0.exception_registers_gti [\exception_registers_gti(c_data_...]
Compiling architecture imp of entity microblaze_v11_0_0.Fpu [\Fpu(c_data_size=32,c_target=zyn...]
Compiling architecture imp of entity microblaze_v11_0_0.PVR [\PVR(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v11_0_0.Data_Flow_gti [\Data_Flow_gti(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v11_0_0.read_data_mux [\read_data_mux(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v11_0_0.instr_mux [\instr_mux(c_instr_size=32,c_tar...]
Compiling architecture imp of entity microblaze_v11_0_0.MMU [\MMU(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v11_0_0.MicroBlaze_GTi [\MicroBlaze_GTi(c_num_sync_ff_cl...]
Compiling architecture imp of entity microblaze_v11_0_0.mb_sync_bit [mb_sync_bit_default]
Compiling architecture imp of entity microblaze_v11_0_0.MicroBlaze_Core [\MicroBlaze_Core(c_freq=10000000...]
Compiling architecture imp of entity microblaze_v11_0_0.MicroBlaze [\MicroBlaze(c_freq=100000000,c_e...]
Compiling architecture fft_microblaze_microblaze_0_0_arch of entity xil_defaultlib.FFT_Microblaze_microblaze_0_0 [fft_microblaze_microblaze_0_0_de...]
Compiling module xil_defaultlib.s00_couplers_imp_1OEXH0O
Compiling module xil_defaultlib.FFT_Microblaze_microblaze_0_axi_...
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.lmb_mux [\lmb_mux(c_target=zynq,c_baseadd...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="zyn...]
Compiling architecture fft_microblaze_dlmb_bram_if_cntlr_0_arch of entity xil_defaultlib.FFT_Microblaze_dlmb_bram_if_cntlr_0 [fft_microblaze_dlmb_bram_if_cntl...]
Compiling architecture imp of entity lmb_v10_v3_0_9.lmb_v10 [\lmb_v10(c_lmb_num_slaves=1)\]
Compiling architecture fft_microblaze_dlmb_v10_0_arch of entity xil_defaultlib.FFT_Microblaze_dlmb_v10_0 [fft_microblaze_dlmb_v10_0_defaul...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.lmb_mux [\lmb_mux(c_target=zynq,c_baseadd...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="zyn...]
Compiling architecture fft_microblaze_ilmb_bram_if_cntlr_0_arch of entity xil_defaultlib.FFT_Microblaze_ilmb_bram_if_cntlr_0 [fft_microblaze_ilmb_bram_if_cntl...]
Compiling architecture fft_microblaze_ilmb_v10_0_arch of entity xil_defaultlib.FFT_Microblaze_ilmb_v10_0 [fft_microblaze_ilmb_v10_0_defaul...]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.FFT_Microblaze_lmb_bram_0
Compiling module xil_defaultlib.microblaze_0_local_memory_imp_5Y...
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture fft_microblaze_rst_clk_wiz_1_100m_0_arch of entity xil_defaultlib.FFT_Microblaze_rst_clk_wiz_1_100M_0 [fft_microblaze_rst_clk_wiz_1_100...]
Compiling module xil_defaultlib.FFT_Microblaze
Compiling module xil_defaultlib.FFT_Microblaze_wrapper
Compiling module xil_defaultlib.FFT_Microblaze_Tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FFT_Microblaze_Tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 1771.227 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FFT_Microblaze_Tb_behav -key {Behavioral:sim_1:Functional:FFT_Microblaze_Tb} -tclbatch {FFT_Microblaze_Tb.tcl} -protoinst "protoinst_files/FFT_Microblaze.protoinst" -protoinst "protoinst_files/FFT_Zynq_Axi_Lite.protoinst" -protoinst "protoinst_files/FFT_Zynq.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/FFT_Microblaze.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//FFT_Butterfly_Axi_Li_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0/M_AXI_DP
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0_axi_periph/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0_axi_periph/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0_axi_periph/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0_axi_periph/s00_couplers/S_AXI
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/FFT_Zynq_Axi_Lite.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/FFT_Zynq_Axi_Lite.protoinst for the following reason(s):
There are no instances of module "FFT_Zynq_Axi_Lite" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/FFT_Zynq.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/FFT_Zynq.protoinst for the following reason(s):
There are no instances of module "FFT_Zynq" in the design.

Time resolution is 1 ps
source FFT_Microblaze_Tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[1].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[1].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[2].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[2].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[3].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[3].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.microblaze_0_local_memory.lmb_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FFT_Microblaze_Tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:24 . Memory (MB): peak = 2075.914 ; gain = 304.688
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'FFT_Microblaze_Tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado_2018_3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'FFT_Microblaze_Tb'...
Generating merged BMM file for the design top 'FFT_Microblaze_Tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'FFT_Microblaze_Tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_4 -L processing_system7_vip_v1_0_6 -L xilinx_vip -prj FFT_Microblaze_Tb_vlog.prj"
"xvhdl --incr --relax -prj FFT_Microblaze_Tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'FFT_Microblaze_Tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado_2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2ce66c6aef364950b00b24e9ac48c0c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L microblaze_v11_0_0 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_15 -L axi_lite_ipif_v3_0_4 -L mdm_v3_2_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot FFT_Microblaze_Tb_behav xil_defaultlib.FFT_Microblaze_Tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'addr_in' [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/28f5/src/Reverse_Input_Data_Adress.sv:58]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/FFT_Microblaze.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//FFT_Butterfly_Axi_Li_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0/M_AXI_DP
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0_axi_periph/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0_axi_periph/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0_axi_periph/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0_axi_periph/s00_couplers/S_AXI
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/FFT_Zynq_Axi_Lite.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/FFT_Zynq_Axi_Lite.protoinst for the following reason(s):
There are no instances of module "FFT_Zynq_Axi_Lite" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/FFT_Zynq.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/FFT_Zynq.protoinst for the following reason(s):
There are no instances of module "FFT_Zynq" in the design.

Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[1].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[1].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[2].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[2].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[3].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[3].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.microblaze_0_local_memory.lmb_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 2075.914 ; gain = 0.000
run 10 us
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i/microblaze_0_axi_periph/M00_AXI}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i/microblaze_0_axi_periph/S00_AXI}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'FFT_Microblaze_Tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado_2018_3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'FFT_Microblaze_Tb'...
Generating merged BMM file for the design top 'FFT_Microblaze_Tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'FFT_Microblaze_Tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_4 -L processing_system7_vip_v1_0_6 -L xilinx_vip -prj FFT_Microblaze_Tb_vlog.prj"
"xvhdl --incr --relax -prj FFT_Microblaze_Tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'FFT_Microblaze_Tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado_2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2ce66c6aef364950b00b24e9ac48c0c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L microblaze_v11_0_0 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_15 -L axi_lite_ipif_v3_0_4 -L mdm_v3_2_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot FFT_Microblaze_Tb_behav xil_defaultlib.FFT_Microblaze_Tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'addr_in' [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/28f5/src/Reverse_Input_Data_Adress.sv:58]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/FFT_Microblaze.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//FFT_Butterfly_Axi_Li_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0/M_AXI_DP
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0_axi_periph/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0_axi_periph/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0_axi_periph/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0_axi_periph/s00_couplers/S_AXI
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/FFT_Zynq_Axi_Lite.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/FFT_Zynq_Axi_Lite.protoinst for the following reason(s):
There are no instances of module "FFT_Zynq_Axi_Lite" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/FFT_Zynq.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/FFT_Zynq.protoinst for the following reason(s):
There are no instances of module "FFT_Zynq" in the design.

Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[1].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[1].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[2].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[2].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[3].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[3].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.microblaze_0_local_memory.lmb_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 2075.914 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'FFT_Microblaze_Tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado_2018_3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'FFT_Microblaze_Tb'...
Generating merged BMM file for the design top 'FFT_Microblaze_Tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'FFT_Microblaze_Tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_4 -L processing_system7_vip_v1_0_6 -L xilinx_vip -prj FFT_Microblaze_Tb_vlog.prj"
"xvhdl --incr --relax -prj FFT_Microblaze_Tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'FFT_Microblaze_Tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado_2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2ce66c6aef364950b00b24e9ac48c0c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L microblaze_v11_0_0 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_15 -L axi_lite_ipif_v3_0_4 -L mdm_v3_2_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot FFT_Microblaze_Tb_behav xil_defaultlib.FFT_Microblaze_Tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'addr_in' [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/28f5/src/Reverse_Input_Data_Adress.sv:58]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/FFT_Microblaze.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//FFT_Butterfly_Axi_Li_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0/M_AXI_DP
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0_axi_periph/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0_axi_periph/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0_axi_periph/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0_axi_periph/s00_couplers/S_AXI
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/FFT_Zynq_Axi_Lite.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/FFT_Zynq_Axi_Lite.protoinst for the following reason(s):
There are no instances of module "FFT_Zynq_Axi_Lite" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/FFT_Zynq.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/FFT_Zynq.protoinst for the following reason(s):
There are no instances of module "FFT_Zynq" in the design.

Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[1].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[1].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[2].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[2].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[3].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[3].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.microblaze_0_local_memory.lmb_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 2238.313 ; gain = 60.359
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'FFT_Microblaze_Tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado_2018_3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'FFT_Microblaze_Tb'...
Generating merged BMM file for the design top 'FFT_Microblaze_Tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'FFT_Microblaze_Tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_4 -L processing_system7_vip_v1_0_6 -L xilinx_vip -prj FFT_Microblaze_Tb_vlog.prj"
"xvhdl --incr --relax -prj FFT_Microblaze_Tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'FFT_Microblaze_Tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado_2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2ce66c6aef364950b00b24e9ac48c0c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L microblaze_v11_0_0 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_15 -L axi_lite_ipif_v3_0_4 -L mdm_v3_2_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot FFT_Microblaze_Tb_behav xil_defaultlib.FFT_Microblaze_Tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'addr_in' [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/28f5/src/Reverse_Input_Data_Adress.sv:58]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/FFT_Microblaze.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//FFT_Butterfly_Axi_Li_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0/M_AXI_DP
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0_axi_periph/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0_axi_periph/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0_axi_periph/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0_axi_periph/s00_couplers/S_AXI
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/FFT_Zynq_Axi_Lite.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/FFT_Zynq_Axi_Lite.protoinst for the following reason(s):
There are no instances of module "FFT_Zynq_Axi_Lite" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/FFT_Zynq.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/FFT_Zynq.protoinst for the following reason(s):
There are no instances of module "FFT_Zynq" in the design.

Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[1].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[1].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[2].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[2].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[3].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[3].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.microblaze_0_local_memory.lmb_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 2833.168 ; gain = 0.000
run 10 us
run 10 us
ipx::edit_ip_in_project -upgrade true -name FFT_Butterfly_Axi_Lite_v1_0_project -directory C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.tmp/FFT_Butterfly_Axi_Lite_v1_0_project c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/FFT_Butterfly_Axi_Lite_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/vrael/desktop/fft_project/module_sim/fft_module/fft_module.tmp/fft_butterfly_axi_lite_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado_2018_3/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/FFT_Butterfly_Axi_Lite_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/fft_butterfly_Axi_Lite_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/fft_butterfly_Axi_Lite_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/fft_ip_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/FFT_Butterfly_Axi_Lite_1.0/hdl/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI.sv:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/FFT_Butterfly_Axi_Lite_1.0/src/fft_package.sv:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/FFT_Butterfly_Axi_Lite_1.0/src/FFT_STAGE.sv:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/FFT_Butterfly_Axi_Lite_1.0/src/Main_Module.sv:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/FFT_Butterfly_Axi_Lite_1.0/src/Reverse_Input_Data_Adress.sv:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/FFT_Butterfly_Axi_Lite_1.0/src/Simplified_fft_stage.sv:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/FFT_Butterfly_Axi_Lite_1.0/src/s_mult_rtl.sv:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/FFT_Butterfly_Axi_Lite_1.0/hdl/FFT_Butterfly_Axi_Lite_v1_0.sv:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2833.168 ; gain = 0.000
update_compile_order -fileset sources_1
set_property core_revision 12 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project fft_module
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/FFT_Butterfly_Axi_Lite_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/fft_butterfly_Axi_Lite_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/fft_butterfly_Axi_Lite_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/fft_ip_1.0'.
report_ip_status -name ip_status
upgrade_ip [get_ips  {FFT_Microblaze_FFT_Butterfly_Axi_Li_0_0 FFT_Zynq_Axi_Lite_FFT_Butterfly_Axi_Li_0_0}] -log ip_upgrade.log
Upgrading 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/FFT_Microblaze.bd'
INFO: [IP_Flow 19-3422] Upgraded FFT_Microblaze_FFT_Butterfly_Axi_Li_0_0 (FFT_Butterfly_Axi_Lite_v1.0 1.0) from revision 11 to revision 12
Wrote  : <C:\Users\Vrael\Desktop\FFT_Project\module_sim\fft_module\fft_module.srcs\sources_1\bd\FFT_Microblaze\FFT_Microblaze.bd> 
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:user:FFT_Butterfly_Axi_Lite:1.0 - FFT_Butterfly_Axi_Li_0
Successfully read diagram <FFT_Zynq_Axi_Lite> from BD file <C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq_Axi_Lite/FFT_Zynq_Axi_Lite.bd>
Upgrading 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq_Axi_Lite/FFT_Zynq_Axi_Lite.bd'
INFO: [IP_Flow 19-3422] Upgraded FFT_Zynq_Axi_Lite_FFT_Butterfly_Axi_Li_0_0 (FFT_Butterfly_Axi_Lite_v1.0 1.0) from revision 11 to revision 12
Wrote  : <C:\Users\Vrael\Desktop\FFT_Project\module_sim\fft_module\fft_module.srcs\sources_1\bd\FFT_Zynq_Axi_Lite\FFT_Zynq_Axi_Lite.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips {FFT_Microblaze_FFT_Butterfly_Axi_Li_0_0 FFT_Zynq_Axi_Lite_FFT_Butterfly_Axi_Li_0_0}] -no_script -sync -force -quiet
generate_target Simulation [get_files C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/FFT_Microblaze.bd]
Wrote  : <C:\Users\Vrael\Desktop\FFT_Project\module_sim\fft_module\fft_module.srcs\sources_1\bd\FFT_Microblaze\FFT_Microblaze.bd> 
VHDL Output written to : C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/synth/FFT_Microblaze.v
VHDL Output written to : C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/sim/FFT_Microblaze.v
VHDL Output written to : C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/hdl/FFT_Microblaze_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block FFT_Butterfly_Axi_Li_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
Exporting to file C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/hw_handoff/FFT_Microblaze.hwh
Generated Block Design Tcl file C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/hw_handoff/FFT_Microblaze_bd.tcl
Generated Hardware Definition File C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/synth/FFT_Microblaze.hwdef
generate_target: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2895.082 ; gain = 47.246
export_ip_user_files -of_objects [get_files C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/FFT_Microblaze.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/FFT_Microblaze.bd] -directory C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files -ipstatic_source_dir C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.cache/compile_simlib/modelsim} {questa=C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.cache/compile_simlib/questa} {riviera=C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.cache/compile_simlib/riviera} {activehdl=C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'FFT_Microblaze_Tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado_2018_3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'FFT_Microblaze_Tb'...
Generating merged BMM file for the design top 'FFT_Microblaze_Tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'FFT_Microblaze_Tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_4 -L processing_system7_vip_v1_0_6 -L xilinx_vip -prj FFT_Microblaze_Tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ip/FFT_Microblaze_FFT_Butterfly_Axi_Li_0_0/src/Phase_Re_Factor_ROM_Memory/sim/Phase_Re_Factor_ROM_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Phase_Re_Factor_ROM_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ip/FFT_Microblaze_FFT_Butterfly_Axi_Li_0_0/src/Phase_Im_Factor_ROM_Memory/sim/Phase_Im_Factor_ROM_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Phase_Im_Factor_ROM_Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/3115/hdl/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Butterfly_Axi_Lite_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/3115/src/fft_package.sv" into library xil_defaultlib
WARNING: [VRFC 10-3824] variable 'temp' must explicitly be declared as automatic or static [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/3115/src/fft_package.sv:131]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/3115/src/FFT_STAGE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_STAGE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/3115/src/Main_Module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/3115/src/Reverse_Input_Data_Adress.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reverse_Input_Data_Adress
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/3115/src/Simplified_fft_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simplified_fft_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/3115/src/s_mult_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_sign_rtl
INFO: [VRFC 10-311] analyzing module s_mult_rtl
INFO: [VRFC 10-311] analyzing module comp_mult_rtl
INFO: [VRFC 10-311] analyzing module fft_block_rtl
INFO: [VRFC 10-311] analyzing module fft_block_simplified_rtl
INFO: [VRFC 10-311] analyzing module addr_rearr_comb
INFO: [VRFC 10-311] analyzing module fft_wrap
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/3115/hdl/FFT_Butterfly_Axi_Lite_v1_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Butterfly_Axi_Lite_v1_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ip/FFT_Microblaze_FFT_Butterfly_Axi_Li_0_0/sim/FFT_Microblaze_FFT_Butterfly_Axi_Li_0_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Microblaze_FFT_Butterfly_Axi_Li_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ip/FFT_Microblaze_lmb_bram_0/sim/FFT_Microblaze_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Microblaze_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ip/FFT_Microblaze_clk_wiz_1_0/FFT_Microblaze_clk_wiz_1_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Microblaze_clk_wiz_1_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ip/FFT_Microblaze_clk_wiz_1_0/FFT_Microblaze_clk_wiz_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Microblaze_clk_wiz_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/sim/FFT_Microblaze.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Microblaze
INFO: [VRFC 10-311] analyzing module FFT_Microblaze_microblaze_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module microblaze_0_local_memory_imp_5Y9IZX
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1OEXH0O
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/hdl/FFT_Microblaze_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Microblaze_wrapper
"xvhdl --incr --relax -prj FFT_Microblaze_Tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado_2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2ce66c6aef364950b00b24e9ac48c0c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L microblaze_v11_0_0 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_15 -L axi_lite_ipif_v3_0_4 -L mdm_v3_2_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot FFT_Microblaze_Tb_behav xil_defaultlib.FFT_Microblaze_Tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'addr_in' [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/3115/src/Reverse_Input_Data_Adress.sv:58]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package mdm_v3_2_15.mdm_funcs
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package microblaze_v11_0_0.microblaze_types
Compiling package microblaze_v11_0_0.microblaze_isa
Compiling package microblaze_v11_0_0.mmu_types
Compiling package lmb_bram_if_cntlr_v4_0_15.lmb_bram_if_funcs
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package xil_defaultlib.fft_package
Compiling module xil_defaultlib.addr_rearr_comb_default
Compiling module xil_defaultlib.Reverse_Input_Data_Adress
Compiling module xil_defaultlib.fft_block_simplified_rtl
Compiling module xil_defaultlib.Simplified_fft_stage
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.Phase_Im_Factor_ROM_Memory
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.Phase_Re_Factor_ROM_Memory
Compiling module xil_defaultlib.change_sign_rtl
Compiling module xil_defaultlib.s_mult_rtl
Compiling module xil_defaultlib.comp_mult_rtl
Compiling module xil_defaultlib.fft_block_rtl
Compiling module xil_defaultlib.FFT_STAGE
Compiling module xil_defaultlib.FFT_STAGE(Number_Of_Stage=2)
Compiling module xil_defaultlib.FFT_STAGE(Number_Of_Stage=3)
Compiling module xil_defaultlib.Main_Module_default
Compiling module xil_defaultlib.FFT_Butterfly_Axi_Lite_v1_0_S00_...
Compiling module xil_defaultlib.FFT_Butterfly_Axi_Lite_v1_0
Compiling module xil_defaultlib.FFT_Microblaze_FFT_Butterfly_Axi...
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.FFT_Microblaze_clk_wiz_1_0_clk_w...
Compiling module xil_defaultlib.FFT_Microblaze_clk_wiz_1_0
Compiling architecture bscane2_v of entity unisim.BSCANE2 [\BSCANE2(jtag_chain=2)(1,5)\]
Compiling architecture imp of entity mdm_v3_2_15.MB_BSCANE2 [\MB_BSCANE2(c_target=non_rtl,jta...]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture imp of entity mdm_v3_2_15.MB_BUFG [\MB_BUFG(c_target=non_rtl)\]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture fdc_1_v of entity unisim.FDC_1 [fdc_1_default]
Compiling architecture imp of entity mdm_v3_2_15.MB_FDC_1 [\MB_FDC_1(c_target=non_rtl)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_1_v of entity unisim.FDRE_1 [fdre_1_default]
Compiling architecture imp of entity mdm_v3_2_15.MB_FDRE_1 [\MB_FDRE_1(c_target=non_rtl)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000101100111")...]
Compiling architecture imp of entity mdm_v3_2_15.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0100001010000111")...]
Compiling architecture imp of entity mdm_v3_2_15.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0100010001000011")...]
Compiling architecture imp of entity mdm_v3_2_15.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0101100001001101")...]
Compiling architecture imp of entity mdm_v3_2_15.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture imp of entity mdm_v3_2_15.JTAG_CONTROL [\JTAG_CONTROL(c_target=non_rtl,c...]
Compiling architecture imp of entity mdm_v3_2_15.MDM_Core [\MDM_Core(c_target=non_rtl,c_jta...]
Compiling architecture imp of entity mdm_v3_2_15.MDM [\MDM(c_family="zynq",c_bscanid=7...]
Compiling architecture fft_microblaze_mdm_1_0_arch of entity xil_defaultlib.FFT_Microblaze_mdm_1_0 [fft_microblaze_mdm_1_0_default]
Compiling architecture imp of entity microblaze_v11_0_0.DAXI_interface [\DAXI_interface(c_data_size=32,c...]
Compiling architecture and2b1l_v of entity unisim.AND2B1L [and2b1l_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_AND2B1L [\MB_AND2B1L(c_target=zynq)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0011111111111111")...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000000011011")...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(15,0)\]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000001100100")...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0010010100000000")...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture imp of entity microblaze_v11_0_0.mb_sync_bit [\mb_sync_bit(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v11_0_0.mb_sync_vec [\mb_sync_vec(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v11_0_0.mb_sync_bit [\mb_sync_bit(c_levels=1)\]
Compiling architecture imp of entity microblaze_v11_0_0.mb_sync_vec [\mb_sync_vec(c_width=10)\]
Compiling architecture srlc16e_v of entity unisim.SRLC16E [\SRLC16E(0,15)\]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRLC16E [\MB_SRLC16E(c_target=zynq,c_use_...]
Compiling architecture imp of entity microblaze_v11_0_0.address_hit [\address_hit(c_target=zynq,c_fir...]
Compiling architecture imp of entity microblaze_v11_0_0.Debug [\Debug(c_data_size=32,c_instr_si...]
Compiling architecture imp of entity microblaze_v11_0_0.interrupt_mode_converter [\interrupt_mode_converter(c_edge...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="100...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_FDRE [\MB_FDRE(c_target=zynq)\]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_MUXCY_XORCY [\MB_MUXCY_XORCY(c_target=zynq)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_MUXF7 [\MB_MUXF7(c_target=zynq)\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_FDR [\MB_FDR(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_0.PC_Module_gti [\PC_Module_gti(c_data_size=32,c_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="111...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fds_v of entity unisim.FDS [fds_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_FDS [\MB_FDS(c_target=zynq)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="000...]
Compiling architecture imp of entity microblaze_v11_0_0.PreFetch_Buffer_gti [\PreFetch_Buffer_gti(c_instr_siz...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_MUXCY [\MB_MUXCY(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_0.carry_and [\carry_and(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_0.jump_logic [\jump_logic(c_instr_size=32,c_ta...]
Compiling architecture imp of entity microblaze_v11_0_0.carry_or [\carry_or(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_0.Decode_gti [\Decode_gti(c_data_size=32,c_ins...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000001111111100...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6_2 [\MB_LUT6_2(c_target=zynq,init="0...]
Compiling architecture ram32m_v of entity unisim.RAM32M [ram32m_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_RAM32M [\MB_RAM32M(c_target=zynq,c_use_l...]
Compiling architecture imp of entity microblaze_v11_0_0.Register_File_gti [\Register_File_gti(c_data_size=3...]
Compiling architecture imp of entity microblaze_v11_0_0.Operand_Select_gti [\Operand_Select_gti(c_data_size=...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011000000111101010...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6_2 [\MB_LUT6_2(c_target=zynq,init="0...]
Compiling architecture imp of entity microblaze_v11_0_0.ALU_Bit [\ALU_Bit(c_target=zynq,c_allow_l...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000011110101010...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101000001010")(0...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT4 [\MB_LUT4(c_target=zynq,init="111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_MULT_AND [\MB_MULT_AND(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_0.ALU_Bit [\ALU_Bit(c_target=zynq,c_allow_l...]
Compiling architecture imp of entity microblaze_v11_0_0.ALU [\ALU(c_data_size=32,c_allow_lut6...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v11_0_0.Shift_Logic_Module_gti [\Shift_Logic_Module_gti(c_data_s...]
Compiling architecture imp of entity microblaze_v11_0_0.mul_unit [\mul_unit(c_data_size=32,c_targe...]
Compiling architecture imp of entity microblaze_v11_0_0.Barrel_Shifter_gti [\Barrel_Shifter_gti(c_data_size=...]
Compiling architecture imp of entity microblaze_v11_0_0.WB_Mux_Bit [\WB_Mux_Bit(c_target=zynq,c_lut_...]
Compiling architecture imp of entity microblaze_v11_0_0.WB_Mux [\WB_Mux(c_data_size=32,c_daddr_s...]
Compiling architecture imp of entity microblaze_v11_0_0.Zero_Detect_gti [\Zero_Detect_gti(c_data_size=32,...]
Compiling architecture imp of entity microblaze_v11_0_0.Byte_Doublet_Handle_gti [\Byte_Doublet_Handle_gti(c_data_...]
Compiling architecture imp of entity microblaze_v11_0_0.Data_Flow_Logic [\Data_Flow_Logic(c_data_size=32,...]
Compiling architecture msr_reg of entity microblaze_v11_0_0.msr_reg_gti [\msr_reg_gti(c_data_size=32,c_ta...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111110000000011...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6_2 [\MB_LUT6_2(c_target=zynq,init="1...]
Compiling architecture imp of entity microblaze_v11_0_0.mux_bus [\mux_bus(c_target=zynq,c_allow_l...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="100101101001011010...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6_2 [\MB_LUT6_2(c_target=zynq,init="1...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_FDE [\MB_FDE(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_0.exception_registers_gti [\exception_registers_gti(c_data_...]
Compiling architecture imp of entity microblaze_v11_0_0.Fpu [\Fpu(c_data_size=32,c_target=zyn...]
Compiling architecture imp of entity microblaze_v11_0_0.PVR [\PVR(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v11_0_0.Data_Flow_gti [\Data_Flow_gti(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v11_0_0.read_data_mux [\read_data_mux(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v11_0_0.instr_mux [\instr_mux(c_instr_size=32,c_tar...]
Compiling architecture imp of entity microblaze_v11_0_0.MMU [\MMU(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v11_0_0.MicroBlaze_GTi [\MicroBlaze_GTi(c_num_sync_ff_cl...]
Compiling architecture imp of entity microblaze_v11_0_0.mb_sync_bit [mb_sync_bit_default]
Compiling architecture imp of entity microblaze_v11_0_0.MicroBlaze_Core [\MicroBlaze_Core(c_freq=10000000...]
Compiling architecture imp of entity microblaze_v11_0_0.MicroBlaze [\MicroBlaze(c_freq=100000000,c_e...]
Compiling architecture fft_microblaze_microblaze_0_0_arch of entity xil_defaultlib.FFT_Microblaze_microblaze_0_0 [fft_microblaze_microblaze_0_0_de...]
Compiling module xil_defaultlib.s00_couplers_imp_1OEXH0O
Compiling module xil_defaultlib.FFT_Microblaze_microblaze_0_axi_...
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.lmb_mux [\lmb_mux(c_target=zynq,c_baseadd...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="zyn...]
Compiling architecture fft_microblaze_dlmb_bram_if_cntlr_0_arch of entity xil_defaultlib.FFT_Microblaze_dlmb_bram_if_cntlr_0 [fft_microblaze_dlmb_bram_if_cntl...]
Compiling architecture imp of entity lmb_v10_v3_0_9.lmb_v10 [\lmb_v10(c_lmb_num_slaves=1)\]
Compiling architecture fft_microblaze_dlmb_v10_0_arch of entity xil_defaultlib.FFT_Microblaze_dlmb_v10_0 [fft_microblaze_dlmb_v10_0_defaul...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.lmb_mux [\lmb_mux(c_target=zynq,c_baseadd...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="zyn...]
Compiling architecture fft_microblaze_ilmb_bram_if_cntlr_0_arch of entity xil_defaultlib.FFT_Microblaze_ilmb_bram_if_cntlr_0 [fft_microblaze_ilmb_bram_if_cntl...]
Compiling architecture fft_microblaze_ilmb_v10_0_arch of entity xil_defaultlib.FFT_Microblaze_ilmb_v10_0 [fft_microblaze_ilmb_v10_0_defaul...]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.FFT_Microblaze_lmb_bram_0
Compiling module xil_defaultlib.microblaze_0_local_memory_imp_5Y...
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture fft_microblaze_rst_clk_wiz_1_100m_0_arch of entity xil_defaultlib.FFT_Microblaze_rst_clk_wiz_1_100M_0 [fft_microblaze_rst_clk_wiz_1_100...]
Compiling module xil_defaultlib.FFT_Microblaze
Compiling module xil_defaultlib.FFT_Microblaze_wrapper
Compiling module xil_defaultlib.FFT_Microblaze_Tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FFT_Microblaze_Tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 2895.082 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FFT_Microblaze_Tb_behav -key {Behavioral:sim_1:Functional:FFT_Microblaze_Tb} -tclbatch {FFT_Microblaze_Tb.tcl} -protoinst "protoinst_files/FFT_Microblaze.protoinst" -protoinst "protoinst_files/FFT_Zynq_Axi_Lite.protoinst" -protoinst "protoinst_files/FFT_Zynq.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/FFT_Microblaze.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//FFT_Butterfly_Axi_Li_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0/M_AXI_DP
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0_axi_periph/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0_axi_periph/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0_axi_periph/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0_axi_periph/s00_couplers/S_AXI
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/FFT_Zynq_Axi_Lite.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/FFT_Zynq_Axi_Lite.protoinst for the following reason(s):
There are no instances of module "FFT_Zynq_Axi_Lite" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/FFT_Zynq.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/FFT_Zynq.protoinst for the following reason(s):
There are no instances of module "FFT_Zynq" in the design.

Time resolution is 1 ps
source FFT_Microblaze_Tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[1].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[1].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[2].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[2].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[3].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[3].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.microblaze_0_local_memory.lmb_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FFT_Microblaze_Tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:26 . Memory (MB): peak = 2895.082 ; gain = 0.000
current_project FFT_Butterfly_Axi_Lite_v1_0_project
current_project fft_module
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'FFT_Microblaze_Tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado_2018_3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'FFT_Microblaze_Tb'...
Generating merged BMM file for the design top 'FFT_Microblaze_Tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'FFT_Microblaze_Tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_4 -L processing_system7_vip_v1_0_6 -L xilinx_vip -prj FFT_Microblaze_Tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/fft_package.sv" into library xil_defaultlib
WARNING: [VRFC 10-3824] variable 'temp' must explicitly be declared as automatic or static [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/fft_package.sv:131]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ip/FFT_Microblaze_FFT_Butterfly_Axi_Li_0_0/src/Phase_Re_Factor_ROM_Memory/sim/Phase_Re_Factor_ROM_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Phase_Re_Factor_ROM_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ip/FFT_Microblaze_FFT_Butterfly_Axi_Li_0_0/src/Phase_Im_Factor_ROM_Memory/sim/Phase_Im_Factor_ROM_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Phase_Im_Factor_ROM_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ip/FFT_Microblaze_lmb_bram_0/sim/FFT_Microblaze_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Microblaze_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ip/FFT_Microblaze_clk_wiz_1_0/FFT_Microblaze_clk_wiz_1_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Microblaze_clk_wiz_1_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ip/FFT_Microblaze_clk_wiz_1_0/FFT_Microblaze_clk_wiz_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Microblaze_clk_wiz_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/sim/FFT_Microblaze.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Microblaze
INFO: [VRFC 10-311] analyzing module FFT_Microblaze_microblaze_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module microblaze_0_local_memory_imp_5Y9IZX
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1OEXH0O
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/hdl/FFT_Microblaze_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Microblaze_wrapper
"xvhdl --incr --relax -prj FFT_Microblaze_Tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'FFT_Microblaze_Tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado_2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2ce66c6aef364950b00b24e9ac48c0c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L microblaze_v11_0_0 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_15 -L axi_lite_ipif_v3_0_4 -L mdm_v3_2_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot FFT_Microblaze_Tb_behav xil_defaultlib.FFT_Microblaze_Tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'addr_in' [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/3115/src/Reverse_Input_Data_Adress.sv:58]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package mdm_v3_2_15.mdm_funcs
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package microblaze_v11_0_0.microblaze_types
Compiling package microblaze_v11_0_0.microblaze_isa
Compiling package microblaze_v11_0_0.mmu_types
Compiling package lmb_bram_if_cntlr_v4_0_15.lmb_bram_if_funcs
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package xil_defaultlib.fft_package
Compiling module xil_defaultlib.addr_rearr_comb_default
Compiling module xil_defaultlib.Reverse_Input_Data_Adress
Compiling module xil_defaultlib.fft_block_simplified_rtl
Compiling module xil_defaultlib.Simplified_fft_stage
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.Phase_Im_Factor_ROM_Memory
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.Phase_Re_Factor_ROM_Memory
Compiling module xil_defaultlib.change_sign_rtl
Compiling module xil_defaultlib.s_mult_rtl
Compiling module xil_defaultlib.comp_mult_rtl
Compiling module xil_defaultlib.fft_block_rtl
Compiling module xil_defaultlib.FFT_STAGE
Compiling module xil_defaultlib.FFT_STAGE(Number_Of_Stage=2)
Compiling module xil_defaultlib.FFT_STAGE(Number_Of_Stage=3)
Compiling module xil_defaultlib.Main_Module_default
Compiling module xil_defaultlib.FFT_Butterfly_Axi_Lite_v1_0_S00_...
Compiling module xil_defaultlib.FFT_Butterfly_Axi_Lite_v1_0
Compiling module xil_defaultlib.FFT_Microblaze_FFT_Butterfly_Axi...
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.FFT_Microblaze_clk_wiz_1_0_clk_w...
Compiling module xil_defaultlib.FFT_Microblaze_clk_wiz_1_0
Compiling architecture bscane2_v of entity unisim.BSCANE2 [\BSCANE2(jtag_chain=2)(1,5)\]
Compiling architecture imp of entity mdm_v3_2_15.MB_BSCANE2 [\MB_BSCANE2(c_target=non_rtl,jta...]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture imp of entity mdm_v3_2_15.MB_BUFG [\MB_BUFG(c_target=non_rtl)\]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture fdc_1_v of entity unisim.FDC_1 [fdc_1_default]
Compiling architecture imp of entity mdm_v3_2_15.MB_FDC_1 [\MB_FDC_1(c_target=non_rtl)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_1_v of entity unisim.FDRE_1 [fdre_1_default]
Compiling architecture imp of entity mdm_v3_2_15.MB_FDRE_1 [\MB_FDRE_1(c_target=non_rtl)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000101100111")...]
Compiling architecture imp of entity mdm_v3_2_15.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0100001010000111")...]
Compiling architecture imp of entity mdm_v3_2_15.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0100010001000011")...]
Compiling architecture imp of entity mdm_v3_2_15.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0101100001001101")...]
Compiling architecture imp of entity mdm_v3_2_15.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture imp of entity mdm_v3_2_15.JTAG_CONTROL [\JTAG_CONTROL(c_target=non_rtl,c...]
Compiling architecture imp of entity mdm_v3_2_15.MDM_Core [\MDM_Core(c_target=non_rtl,c_jta...]
Compiling architecture imp of entity mdm_v3_2_15.MDM [\MDM(c_family="zynq",c_bscanid=7...]
Compiling architecture fft_microblaze_mdm_1_0_arch of entity xil_defaultlib.FFT_Microblaze_mdm_1_0 [fft_microblaze_mdm_1_0_default]
Compiling architecture imp of entity microblaze_v11_0_0.DAXI_interface [\DAXI_interface(c_data_size=32,c...]
Compiling architecture and2b1l_v of entity unisim.AND2B1L [and2b1l_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_AND2B1L [\MB_AND2B1L(c_target=zynq)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0011111111111111")...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000000011011")...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(15,0)\]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000001100100")...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0010010100000000")...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture imp of entity microblaze_v11_0_0.mb_sync_bit [\mb_sync_bit(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v11_0_0.mb_sync_vec [\mb_sync_vec(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v11_0_0.mb_sync_bit [\mb_sync_bit(c_levels=1)\]
Compiling architecture imp of entity microblaze_v11_0_0.mb_sync_vec [\mb_sync_vec(c_width=10)\]
Compiling architecture srlc16e_v of entity unisim.SRLC16E [\SRLC16E(0,15)\]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRLC16E [\MB_SRLC16E(c_target=zynq,c_use_...]
Compiling architecture imp of entity microblaze_v11_0_0.address_hit [\address_hit(c_target=zynq,c_fir...]
Compiling architecture imp of entity microblaze_v11_0_0.Debug [\Debug(c_data_size=32,c_instr_si...]
Compiling architecture imp of entity microblaze_v11_0_0.interrupt_mode_converter [\interrupt_mode_converter(c_edge...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="100...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_FDRE [\MB_FDRE(c_target=zynq)\]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_MUXCY_XORCY [\MB_MUXCY_XORCY(c_target=zynq)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_MUXF7 [\MB_MUXF7(c_target=zynq)\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_FDR [\MB_FDR(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_0.PC_Module_gti [\PC_Module_gti(c_data_size=32,c_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="111...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fds_v of entity unisim.FDS [fds_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_FDS [\MB_FDS(c_target=zynq)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="000...]
Compiling architecture imp of entity microblaze_v11_0_0.PreFetch_Buffer_gti [\PreFetch_Buffer_gti(c_instr_siz...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_MUXCY [\MB_MUXCY(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_0.carry_and [\carry_and(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_0.jump_logic [\jump_logic(c_instr_size=32,c_ta...]
Compiling architecture imp of entity microblaze_v11_0_0.carry_or [\carry_or(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_0.Decode_gti [\Decode_gti(c_data_size=32,c_ins...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000001111111100...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6_2 [\MB_LUT6_2(c_target=zynq,init="0...]
Compiling architecture ram32m_v of entity unisim.RAM32M [ram32m_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_RAM32M [\MB_RAM32M(c_target=zynq,c_use_l...]
Compiling architecture imp of entity microblaze_v11_0_0.Register_File_gti [\Register_File_gti(c_data_size=3...]
Compiling architecture imp of entity microblaze_v11_0_0.Operand_Select_gti [\Operand_Select_gti(c_data_size=...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011000000111101010...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6_2 [\MB_LUT6_2(c_target=zynq,init="0...]
Compiling architecture imp of entity microblaze_v11_0_0.ALU_Bit [\ALU_Bit(c_target=zynq,c_allow_l...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000011110101010...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101000001010")(0...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT4 [\MB_LUT4(c_target=zynq,init="111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_MULT_AND [\MB_MULT_AND(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_0.ALU_Bit [\ALU_Bit(c_target=zynq,c_allow_l...]
Compiling architecture imp of entity microblaze_v11_0_0.ALU [\ALU(c_data_size=32,c_allow_lut6...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v11_0_0.Shift_Logic_Module_gti [\Shift_Logic_Module_gti(c_data_s...]
Compiling architecture imp of entity microblaze_v11_0_0.mul_unit [\mul_unit(c_data_size=32,c_targe...]
Compiling architecture imp of entity microblaze_v11_0_0.Barrel_Shifter_gti [\Barrel_Shifter_gti(c_data_size=...]
Compiling architecture imp of entity microblaze_v11_0_0.WB_Mux_Bit [\WB_Mux_Bit(c_target=zynq,c_lut_...]
Compiling architecture imp of entity microblaze_v11_0_0.WB_Mux [\WB_Mux(c_data_size=32,c_daddr_s...]
Compiling architecture imp of entity microblaze_v11_0_0.Zero_Detect_gti [\Zero_Detect_gti(c_data_size=32,...]
Compiling architecture imp of entity microblaze_v11_0_0.Byte_Doublet_Handle_gti [\Byte_Doublet_Handle_gti(c_data_...]
Compiling architecture imp of entity microblaze_v11_0_0.Data_Flow_Logic [\Data_Flow_Logic(c_data_size=32,...]
Compiling architecture msr_reg of entity microblaze_v11_0_0.msr_reg_gti [\msr_reg_gti(c_data_size=32,c_ta...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111110000000011...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6_2 [\MB_LUT6_2(c_target=zynq,init="1...]
Compiling architecture imp of entity microblaze_v11_0_0.mux_bus [\mux_bus(c_target=zynq,c_allow_l...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="100101101001011010...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6_2 [\MB_LUT6_2(c_target=zynq,init="1...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_FDE [\MB_FDE(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_0.exception_registers_gti [\exception_registers_gti(c_data_...]
Compiling architecture imp of entity microblaze_v11_0_0.Fpu [\Fpu(c_data_size=32,c_target=zyn...]
Compiling architecture imp of entity microblaze_v11_0_0.PVR [\PVR(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v11_0_0.Data_Flow_gti [\Data_Flow_gti(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v11_0_0.read_data_mux [\read_data_mux(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v11_0_0.instr_mux [\instr_mux(c_instr_size=32,c_tar...]
Compiling architecture imp of entity microblaze_v11_0_0.MMU [\MMU(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v11_0_0.MicroBlaze_GTi [\MicroBlaze_GTi(c_num_sync_ff_cl...]
Compiling architecture imp of entity microblaze_v11_0_0.mb_sync_bit [mb_sync_bit_default]
Compiling architecture imp of entity microblaze_v11_0_0.MicroBlaze_Core [\MicroBlaze_Core(c_freq=10000000...]
Compiling architecture imp of entity microblaze_v11_0_0.MicroBlaze [\MicroBlaze(c_freq=100000000,c_e...]
Compiling architecture fft_microblaze_microblaze_0_0_arch of entity xil_defaultlib.FFT_Microblaze_microblaze_0_0 [fft_microblaze_microblaze_0_0_de...]
Compiling module xil_defaultlib.s00_couplers_imp_1OEXH0O
Compiling module xil_defaultlib.FFT_Microblaze_microblaze_0_axi_...
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.lmb_mux [\lmb_mux(c_target=zynq,c_baseadd...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="zyn...]
Compiling architecture fft_microblaze_dlmb_bram_if_cntlr_0_arch of entity xil_defaultlib.FFT_Microblaze_dlmb_bram_if_cntlr_0 [fft_microblaze_dlmb_bram_if_cntl...]
Compiling architecture imp of entity lmb_v10_v3_0_9.lmb_v10 [\lmb_v10(c_lmb_num_slaves=1)\]
Compiling architecture fft_microblaze_dlmb_v10_0_arch of entity xil_defaultlib.FFT_Microblaze_dlmb_v10_0 [fft_microblaze_dlmb_v10_0_defaul...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.lmb_mux [\lmb_mux(c_target=zynq,c_baseadd...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="zyn...]
Compiling architecture fft_microblaze_ilmb_bram_if_cntlr_0_arch of entity xil_defaultlib.FFT_Microblaze_ilmb_bram_if_cntlr_0 [fft_microblaze_ilmb_bram_if_cntl...]
Compiling architecture fft_microblaze_ilmb_v10_0_arch of entity xil_defaultlib.FFT_Microblaze_ilmb_v10_0 [fft_microblaze_ilmb_v10_0_defaul...]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.FFT_Microblaze_lmb_bram_0
Compiling module xil_defaultlib.microblaze_0_local_memory_imp_5Y...
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture fft_microblaze_rst_clk_wiz_1_100m_0_arch of entity xil_defaultlib.FFT_Microblaze_rst_clk_wiz_1_100M_0 [fft_microblaze_rst_clk_wiz_1_100...]
Compiling module xil_defaultlib.FFT_Microblaze
Compiling module xil_defaultlib.FFT_Microblaze_wrapper
Compiling module xil_defaultlib.FFT_Microblaze_Tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FFT_Microblaze_Tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 2895.082 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 2895.082 ; gain = 0.000
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/FFT_Microblaze.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//FFT_Butterfly_Axi_Li_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0/M_AXI_DP
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0_axi_periph/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0_axi_periph/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0_axi_periph/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0_axi_periph/s00_couplers/S_AXI
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/FFT_Zynq_Axi_Lite.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/FFT_Zynq_Axi_Lite.protoinst for the following reason(s):
There are no instances of module "FFT_Zynq_Axi_Lite" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/FFT_Zynq.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/FFT_Zynq.protoinst for the following reason(s):
There are no instances of module "FFT_Zynq" in the design.

Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[1].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[1].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[2].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[2].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[3].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[3].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.microblaze_0_local_memory.lmb_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:24 . Memory (MB): peak = 2895.082 ; gain = 0.000
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'FFT_Microblaze_Tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado_2018_3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'FFT_Microblaze_Tb'...
Generating merged BMM file for the design top 'FFT_Microblaze_Tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'FFT_Microblaze_Tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_4 -L processing_system7_vip_v1_0_6 -L xilinx_vip -prj FFT_Microblaze_Tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/3115/src/fft_package.sv" into library xil_defaultlib
WARNING: [VRFC 10-3824] variable 'temp' must explicitly be declared as automatic or static [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/3115/src/fft_package.sv:131]
"xvhdl --incr --relax -prj FFT_Microblaze_Tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'FFT_Microblaze_Tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado_2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2ce66c6aef364950b00b24e9ac48c0c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L microblaze_v11_0_0 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_15 -L axi_lite_ipif_v3_0_4 -L mdm_v3_2_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot FFT_Microblaze_Tb_behav xil_defaultlib.FFT_Microblaze_Tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'addr_in' [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/3115/src/Reverse_Input_Data_Adress.sv:58]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/FFT_Microblaze.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//FFT_Butterfly_Axi_Li_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0/M_AXI_DP
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0_axi_periph/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0_axi_periph/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0_axi_periph/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0_axi_periph/s00_couplers/S_AXI
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/FFT_Zynq_Axi_Lite.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/FFT_Zynq_Axi_Lite.protoinst for the following reason(s):
There are no instances of module "FFT_Zynq_Axi_Lite" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/FFT_Zynq.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/FFT_Zynq.protoinst for the following reason(s):
There are no instances of module "FFT_Zynq" in the design.

Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[1].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[1].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[2].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[2].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[3].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[3].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.microblaze_0_local_memory.lmb_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 2895.082 ; gain = 0.000
run 10 us
run 10 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'FFT_Microblaze_Tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado_2018_3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'FFT_Microblaze_Tb'...
Generating merged BMM file for the design top 'FFT_Microblaze_Tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'FFT_Microblaze_Tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_4 -L processing_system7_vip_v1_0_6 -L xilinx_vip -prj FFT_Microblaze_Tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/fft_package.sv" into library xil_defaultlib
WARNING: [VRFC 10-3824] variable 'temp' must explicitly be declared as automatic or static [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/fft_package.sv:131]
"xvhdl --incr --relax -prj FFT_Microblaze_Tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'FFT_Microblaze_Tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado_2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2ce66c6aef364950b00b24e9ac48c0c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L microblaze_v11_0_0 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_15 -L axi_lite_ipif_v3_0_4 -L mdm_v3_2_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot FFT_Microblaze_Tb_behav xil_defaultlib.FFT_Microblaze_Tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'addr_in' [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/3115/src/Reverse_Input_Data_Adress.sv:58]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/FFT_Microblaze.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//FFT_Butterfly_Axi_Li_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0/M_AXI_DP
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0_axi_periph/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0_axi_periph/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0_axi_periph/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0_axi_periph/s00_couplers/S_AXI
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/FFT_Zynq_Axi_Lite.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/FFT_Zynq_Axi_Lite.protoinst for the following reason(s):
There are no instances of module "FFT_Zynq_Axi_Lite" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/FFT_Zynq.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/FFT_Zynq.protoinst for the following reason(s):
There are no instances of module "FFT_Zynq" in the design.

Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[1].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[1].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[2].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[2].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[3].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[3].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.microblaze_0_local_memory.lmb_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 2895.082 ; gain = 0.000
run 10 us
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top Main_Module_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'Main_Module_TB'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado_2018_3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'Main_Module_TB'...
Generating merged BMM file for the design top 'Main_Module_TB'...
INFO: [SIM-utils-54] Inspecting design source files for 'Main_Module_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_4 -L processing_system7_vip_v1_0_6 -L xilinx_vip -prj Main_Module_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/ip/Phase_Re_Factor_ROM_Memory/sim/Phase_Re_Factor_ROM_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Phase_Re_Factor_ROM_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/ip/Phase_Im_Factor_ROM_Memory/sim/Phase_Im_Factor_ROM_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Phase_Im_Factor_ROM_Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/FFT_STAGE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_STAGE
WARNING: [VRFC 10-3205] cannot select 'Re' inside 'Data_Output' due to dimension mismatch [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/FFT_STAGE.sv:50]
WARNING: [VRFC 10-3205] cannot select 'Im' inside 'Data_Output' due to dimension mismatch [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/FFT_STAGE.sv:51]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Main_Module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Reverse_Input_Data_Adress.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reverse_Input_Data_Adress
WARNING: [VRFC 10-3205] cannot select 'Re' inside 'Data_A' due to dimension mismatch [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Reverse_Input_Data_Adress.sv:45]
WARNING: [VRFC 10-3205] cannot select 'Im' inside 'Data_A' due to dimension mismatch [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Reverse_Input_Data_Adress.sv:46]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Simplified_fft_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simplified_fft_stage
WARNING: [VRFC 10-3205] cannot select 'Re' inside 'Data_Output' due to dimension mismatch [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Simplified_fft_stage.sv:48]
WARNING: [VRFC 10-3205] cannot select 'Im' inside 'Data_Output' due to dimension mismatch [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Simplified_fft_stage.sv:49]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/imports/rtl_blocks/s_mult_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_sign_rtl
INFO: [VRFC 10-311] analyzing module s_mult_rtl
INFO: [VRFC 10-311] analyzing module comp_mult_rtl
INFO: [VRFC 10-311] analyzing module fft_block_rtl
INFO: [VRFC 10-311] analyzing module fft_block_simplified_rtl
INFO: [VRFC 10-311] analyzing module addr_rearr_comb
INFO: [VRFC 10-311] analyzing module fft_wrap
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sim_1/new/Main_Module_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Module_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado_2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2ce66c6aef364950b00b24e9ac48c0c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Main_Module_TB_behav xil_defaultlib.Main_Module_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2991] 'Re' is not declared under prefix 'Data_A' [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Reverse_Input_Data_Adress.sv:45]
ERROR: [VRFC 10-2991] 'Im' is not declared under prefix 'Data_A' [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Reverse_Input_Data_Adress.sv:46]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'addr_in' [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Reverse_Input_Data_Adress.sv:60]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'Main_Module_TB'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado_2018_3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'Main_Module_TB'...
Generating merged BMM file for the design top 'Main_Module_TB'...
INFO: [SIM-utils-54] Inspecting design source files for 'Main_Module_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_4 -L processing_system7_vip_v1_0_6 -L xilinx_vip -prj Main_Module_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/FFT_STAGE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_STAGE
WARNING: [VRFC 10-3205] cannot select 'Re' inside 'Data_Output' due to dimension mismatch [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/FFT_STAGE.sv:50]
WARNING: [VRFC 10-3205] cannot select 'Im' inside 'Data_Output' due to dimension mismatch [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/FFT_STAGE.sv:51]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Main_Module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Reverse_Input_Data_Adress.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reverse_Input_Data_Adress
WARNING: [VRFC 10-3205] cannot select 'Re' inside 'Data_Output_Buff' due to dimension mismatch [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Reverse_Input_Data_Adress.sv:45]
WARNING: [VRFC 10-3205] cannot select 'Im' inside 'Data_Output_Buff' due to dimension mismatch [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Reverse_Input_Data_Adress.sv:46]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Simplified_fft_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simplified_fft_stage
WARNING: [VRFC 10-3205] cannot select 'Re' inside 'Data_Output' due to dimension mismatch [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Simplified_fft_stage.sv:48]
WARNING: [VRFC 10-3205] cannot select 'Im' inside 'Data_Output' due to dimension mismatch [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Simplified_fft_stage.sv:49]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/imports/rtl_blocks/s_mult_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_sign_rtl
INFO: [VRFC 10-311] analyzing module s_mult_rtl
INFO: [VRFC 10-311] analyzing module comp_mult_rtl
INFO: [VRFC 10-311] analyzing module fft_block_rtl
INFO: [VRFC 10-311] analyzing module fft_block_simplified_rtl
INFO: [VRFC 10-311] analyzing module addr_rearr_comb
INFO: [VRFC 10-311] analyzing module fft_wrap
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sim_1/new/Main_Module_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Module_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado_2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2ce66c6aef364950b00b24e9ac48c0c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Main_Module_TB_behav xil_defaultlib.Main_Module_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2991] 'Re' is not declared under prefix 'Data_Output_Buff' [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Reverse_Input_Data_Adress.sv:45]
ERROR: [VRFC 10-2991] 'Im' is not declared under prefix 'Data_Output_Buff' [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Reverse_Input_Data_Adress.sv:46]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'addr_in' [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Reverse_Input_Data_Adress.sv:60]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'Main_Module_TB'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado_2018_3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'Main_Module_TB'...
Generating merged BMM file for the design top 'Main_Module_TB'...
INFO: [SIM-utils-54] Inspecting design source files for 'Main_Module_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_4 -L processing_system7_vip_v1_0_6 -L xilinx_vip -prj Main_Module_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/FFT_STAGE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_STAGE
WARNING: [VRFC 10-3205] cannot select 'Re' inside 'Data_Output' due to dimension mismatch [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/FFT_STAGE.sv:50]
WARNING: [VRFC 10-3205] cannot select 'Im' inside 'Data_Output' due to dimension mismatch [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/FFT_STAGE.sv:51]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Main_Module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Reverse_Input_Data_Adress.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reverse_Input_Data_Adress
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Simplified_fft_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simplified_fft_stage
WARNING: [VRFC 10-3205] cannot select 'Re' inside 'Data_Output' due to dimension mismatch [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Simplified_fft_stage.sv:48]
WARNING: [VRFC 10-3205] cannot select 'Im' inside 'Data_Output' due to dimension mismatch [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Simplified_fft_stage.sv:49]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/imports/rtl_blocks/s_mult_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_sign_rtl
INFO: [VRFC 10-311] analyzing module s_mult_rtl
INFO: [VRFC 10-311] analyzing module comp_mult_rtl
INFO: [VRFC 10-311] analyzing module fft_block_rtl
INFO: [VRFC 10-311] analyzing module fft_block_simplified_rtl
INFO: [VRFC 10-311] analyzing module addr_rearr_comb
INFO: [VRFC 10-311] analyzing module fft_wrap
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sim_1/new/Main_Module_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Module_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado_2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2ce66c6aef364950b00b24e9ac48c0c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Main_Module_TB_behav xil_defaultlib.Main_Module_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2991] 'Re' is not declared under prefix 'Data_Output' [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Simplified_fft_stage.sv:48]
ERROR: [VRFC 10-2991] 'Im' is not declared under prefix 'Data_Output' [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Simplified_fft_stage.sv:49]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'addr_in' [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Reverse_Input_Data_Adress.sv:59]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'Main_Module_TB'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado_2018_3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'Main_Module_TB'...
Generating merged BMM file for the design top 'Main_Module_TB'...
INFO: [SIM-utils-54] Inspecting design source files for 'Main_Module_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_4 -L processing_system7_vip_v1_0_6 -L xilinx_vip -prj Main_Module_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/FFT_STAGE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_STAGE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Main_Module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Reverse_Input_Data_Adress.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reverse_Input_Data_Adress
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Simplified_fft_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simplified_fft_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/imports/rtl_blocks/s_mult_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_sign_rtl
INFO: [VRFC 10-311] analyzing module s_mult_rtl
INFO: [VRFC 10-311] analyzing module comp_mult_rtl
INFO: [VRFC 10-311] analyzing module fft_block_rtl
INFO: [VRFC 10-311] analyzing module fft_block_simplified_rtl
INFO: [VRFC 10-311] analyzing module addr_rearr_comb
INFO: [VRFC 10-311] analyzing module fft_wrap
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sim_1/new/Main_Module_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Module_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado_2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2ce66c6aef364950b00b24e9ac48c0c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Main_Module_TB_behav xil_defaultlib.Main_Module_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'addr_in' [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Reverse_Input_Data_Adress.sv:59]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.fft_package
Compiling module xil_defaultlib.addr_rearr_comb_default
Compiling module xil_defaultlib.Reverse_Input_Data_Adress
Compiling module xil_defaultlib.fft_block_simplified_rtl
Compiling module xil_defaultlib.Simplified_fft_stage
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.Phase_Im_Factor_ROM_Memory
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.Phase_Re_Factor_ROM_Memory
Compiling module xil_defaultlib.change_sign_rtl
Compiling module xil_defaultlib.s_mult_rtl
Compiling module xil_defaultlib.comp_mult_rtl
Compiling module xil_defaultlib.fft_block_rtl
Compiling module xil_defaultlib.FFT_STAGE
Compiling module xil_defaultlib.FFT_STAGE(Number_Of_Stage=2)
Compiling module xil_defaultlib.FFT_STAGE(Number_Of_Stage=3)
Compiling module xil_defaultlib.Main_Module_default
Compiling module xil_defaultlib.Main_Module_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Main_Module_TB_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/xsim.dir/Main_Module_TB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jun  9 12:53:36 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2895.082 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_Module_TB_behav -key {Behavioral:sim_1:Functional:Main_Module_TB} -tclbatch {Main_Module_TB.tcl} -protoinst "protoinst_files/FFT_Microblaze.protoinst" -protoinst "protoinst_files/FFT_Zynq_Axi_Lite.protoinst" -protoinst "protoinst_files/FFT_Zynq.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/FFT_Microblaze.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/FFT_Microblaze.protoinst for the following reason(s):
There are no instances of module "FFT_Microblaze" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/FFT_Zynq_Axi_Lite.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/FFT_Zynq_Axi_Lite.protoinst for the following reason(s):
There are no instances of module "FFT_Zynq_Axi_Lite" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/FFT_Zynq.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/FFT_Zynq.protoinst for the following reason(s):
There are no instances of module "FFT_Zynq" in the design.

Time resolution is 1 ps
source Main_Module_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[1].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[1].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[2].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[2].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[3].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[3].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_Module_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 2895.082 ; gain = 0.000
run 10 us
current_project FFT_Butterfly_Axi_Lite_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-4963] Phase_Re_Factor_ROM_Memory has board value specified. The packaged IP will be restricted to usage with board 'em.avnet.com:zed:part0:1.4'
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/FFT_Butterfly_Axi_Lite_1.0/component.xml' ignored by IP packager.
current_project fft_module
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'Main_Module_TB'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado_2018_3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'Main_Module_TB'...
Generating merged BMM file for the design top 'Main_Module_TB'...
INFO: [SIM-utils-54] Inspecting design source files for 'Main_Module_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_4 -L processing_system7_vip_v1_0_6 -L xilinx_vip -prj Main_Module_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/FFT_STAGE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_STAGE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Main_Module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Reverse_Input_Data_Adress.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reverse_Input_Data_Adress
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Simplified_fft_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simplified_fft_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/imports/rtl_blocks/s_mult_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_sign_rtl
INFO: [VRFC 10-311] analyzing module s_mult_rtl
INFO: [VRFC 10-311] analyzing module comp_mult_rtl
INFO: [VRFC 10-311] analyzing module fft_block_rtl
INFO: [VRFC 10-311] analyzing module fft_block_simplified_rtl
INFO: [VRFC 10-311] analyzing module addr_rearr_comb
INFO: [VRFC 10-311] analyzing module fft_wrap
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sim_1/new/Main_Module_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Module_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado_2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2ce66c6aef364950b00b24e9ac48c0c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Main_Module_TB_behav xil_defaultlib.Main_Module_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'addr_in' [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Reverse_Input_Data_Adress.sv:59]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.fft_package
Compiling module xil_defaultlib.addr_rearr_comb_default
Compiling module xil_defaultlib.Reverse_Input_Data_Adress
Compiling module xil_defaultlib.fft_block_simplified_rtl
Compiling module xil_defaultlib.Simplified_fft_stage
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.Phase_Im_Factor_ROM_Memory
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.Phase_Re_Factor_ROM_Memory
Compiling module xil_defaultlib.change_sign_rtl
Compiling module xil_defaultlib.s_mult_rtl
Compiling module xil_defaultlib.comp_mult_rtl
Compiling module xil_defaultlib.fft_block_rtl
Compiling module xil_defaultlib.FFT_STAGE
Compiling module xil_defaultlib.FFT_STAGE(Number_Of_Stage=2)
Compiling module xil_defaultlib.FFT_STAGE(Number_Of_Stage=3)
Compiling module xil_defaultlib.Main_Module_default
Compiling module xil_defaultlib.Main_Module_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Main_Module_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_Module_TB_behav -key {Behavioral:sim_1:Functional:Main_Module_TB} -tclbatch {Main_Module_TB.tcl} -protoinst "protoinst_files/FFT_Microblaze.protoinst" -protoinst "protoinst_files/FFT_Zynq_Axi_Lite.protoinst" -protoinst "protoinst_files/FFT_Zynq.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/FFT_Microblaze.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/FFT_Microblaze.protoinst for the following reason(s):
There are no instances of module "FFT_Microblaze" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/FFT_Zynq_Axi_Lite.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/FFT_Zynq_Axi_Lite.protoinst for the following reason(s):
There are no instances of module "FFT_Zynq_Axi_Lite" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/FFT_Zynq.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/FFT_Zynq.protoinst for the following reason(s):
There are no instances of module "FFT_Zynq" in the design.

Time resolution is 1 ps
source Main_Module_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[1].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[1].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[2].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[2].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[3].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[3].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_Module_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2895.082 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'Main_Module_TB'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado_2018_3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'Main_Module_TB'...
Generating merged BMM file for the design top 'Main_Module_TB'...
INFO: [SIM-utils-54] Inspecting design source files for 'Main_Module_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_4 -L processing_system7_vip_v1_0_6 -L xilinx_vip -prj Main_Module_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'Main_Module_TB'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado_2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2ce66c6aef364950b00b24e9ac48c0c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Main_Module_TB_behav xil_defaultlib.Main_Module_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'addr_in' [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Reverse_Input_Data_Adress.sv:59]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/FFT_Microblaze.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/FFT_Microblaze.protoinst for the following reason(s):
There are no instances of module "FFT_Microblaze" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/FFT_Zynq_Axi_Lite.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/FFT_Zynq_Axi_Lite.protoinst for the following reason(s):
There are no instances of module "FFT_Zynq_Axi_Lite" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/FFT_Zynq.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/FFT_Zynq.protoinst for the following reason(s):
There are no instances of module "FFT_Zynq" in the design.

Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[1].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[1].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[2].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[2].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[3].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[3].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2895.082 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'Main_Module_TB'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado_2018_3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'Main_Module_TB'...
Generating merged BMM file for the design top 'Main_Module_TB'...
INFO: [SIM-utils-54] Inspecting design source files for 'Main_Module_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_4 -L processing_system7_vip_v1_0_6 -L xilinx_vip -prj Main_Module_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'Main_Module_TB'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado_2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2ce66c6aef364950b00b24e9ac48c0c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Main_Module_TB_behav xil_defaultlib.Main_Module_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'addr_in' [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Reverse_Input_Data_Adress.sv:59]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/FFT_Microblaze.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/FFT_Microblaze.protoinst for the following reason(s):
There are no instances of module "FFT_Microblaze" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/FFT_Zynq_Axi_Lite.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/FFT_Zynq_Axi_Lite.protoinst for the following reason(s):
There are no instances of module "FFT_Zynq_Axi_Lite" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/FFT_Zynq.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/FFT_Zynq.protoinst for the following reason(s):
There are no instances of module "FFT_Zynq" in the design.

Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[1].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[1].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[2].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[2].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[3].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[3].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2895.082 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'Main_Module_TB'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado_2018_3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'Main_Module_TB'...
Generating merged BMM file for the design top 'Main_Module_TB'...
INFO: [SIM-utils-54] Inspecting design source files for 'Main_Module_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_4 -L processing_system7_vip_v1_0_6 -L xilinx_vip -prj Main_Module_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'Main_Module_TB'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado_2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2ce66c6aef364950b00b24e9ac48c0c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Main_Module_TB_behav xil_defaultlib.Main_Module_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'addr_in' [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Reverse_Input_Data_Adress.sv:59]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/FFT_Microblaze.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/FFT_Microblaze.protoinst for the following reason(s):
There are no instances of module "FFT_Microblaze" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/FFT_Zynq_Axi_Lite.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/FFT_Zynq_Axi_Lite.protoinst for the following reason(s):
There are no instances of module "FFT_Zynq_Axi_Lite" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/FFT_Zynq.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/FFT_Zynq.protoinst for the following reason(s):
There are no instances of module "FFT_Zynq" in the design.

Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[1].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[1].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[2].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[2].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[3].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[3].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2895.082 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'Main_Module_TB'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado_2018_3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'Main_Module_TB'...
Generating merged BMM file for the design top 'Main_Module_TB'...
INFO: [SIM-utils-54] Inspecting design source files for 'Main_Module_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_4 -L processing_system7_vip_v1_0_6 -L xilinx_vip -prj Main_Module_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/FFT_STAGE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_STAGE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Main_Module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Reverse_Input_Data_Adress.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reverse_Input_Data_Adress
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Simplified_fft_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simplified_fft_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/imports/rtl_blocks/s_mult_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_sign_rtl
INFO: [VRFC 10-311] analyzing module s_mult_rtl
INFO: [VRFC 10-311] analyzing module comp_mult_rtl
INFO: [VRFC 10-311] analyzing module fft_block_rtl
INFO: [VRFC 10-311] analyzing module fft_block_simplified_rtl
INFO: [VRFC 10-311] analyzing module addr_rearr_comb
INFO: [VRFC 10-311] analyzing module fft_wrap
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sim_1/new/Main_Module_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Module_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'Main_Module_TB'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado_2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2ce66c6aef364950b00b24e9ac48c0c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Main_Module_TB_behav xil_defaultlib.Main_Module_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'addr_in' [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Reverse_Input_Data_Adress.sv:59]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.fft_package
Compiling module xil_defaultlib.addr_rearr_comb_default
Compiling module xil_defaultlib.Reverse_Input_Data_Adress
Compiling module xil_defaultlib.fft_block_simplified_rtl
Compiling module xil_defaultlib.Simplified_fft_stage
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.Phase_Im_Factor_ROM_Memory
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.Phase_Re_Factor_ROM_Memory
Compiling module xil_defaultlib.change_sign_rtl
Compiling module xil_defaultlib.s_mult_rtl
Compiling module xil_defaultlib.comp_mult_rtl
Compiling module xil_defaultlib.fft_block_rtl
Compiling module xil_defaultlib.FFT_STAGE
Compiling module xil_defaultlib.FFT_STAGE(Number_Of_Stage=2)
Compiling module xil_defaultlib.FFT_STAGE(Number_Of_Stage=3)
Compiling module xil_defaultlib.Main_Module_default
Compiling module xil_defaultlib.Main_Module_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Main_Module_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/FFT_Microblaze.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/FFT_Microblaze.protoinst for the following reason(s):
There are no instances of module "FFT_Microblaze" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/FFT_Zynq_Axi_Lite.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/FFT_Zynq_Axi_Lite.protoinst for the following reason(s):
There are no instances of module "FFT_Zynq_Axi_Lite" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/FFT_Zynq.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/FFT_Zynq.protoinst for the following reason(s):
There are no instances of module "FFT_Zynq" in the design.

Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[1].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[1].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[2].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[2].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[3].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[3].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2895.082 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'Main_Module_TB'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado_2018_3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'Main_Module_TB'...
Generating merged BMM file for the design top 'Main_Module_TB'...
INFO: [SIM-utils-54] Inspecting design source files for 'Main_Module_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_4 -L processing_system7_vip_v1_0_6 -L xilinx_vip -prj Main_Module_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/FFT_STAGE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_STAGE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Main_Module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Reverse_Input_Data_Adress.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reverse_Input_Data_Adress
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Simplified_fft_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simplified_fft_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/imports/rtl_blocks/s_mult_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_sign_rtl
INFO: [VRFC 10-311] analyzing module s_mult_rtl
INFO: [VRFC 10-311] analyzing module comp_mult_rtl
INFO: [VRFC 10-311] analyzing module fft_block_rtl
INFO: [VRFC 10-311] analyzing module fft_block_simplified_rtl
INFO: [VRFC 10-311] analyzing module addr_rearr_comb
INFO: [VRFC 10-311] analyzing module fft_wrap
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sim_1/new/Main_Module_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Module_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'Main_Module_TB'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado_2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2ce66c6aef364950b00b24e9ac48c0c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Main_Module_TB_behav xil_defaultlib.Main_Module_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'addr_in' [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Reverse_Input_Data_Adress.sv:59]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.fft_package
Compiling module xil_defaultlib.addr_rearr_comb_default
Compiling module xil_defaultlib.Reverse_Input_Data_Adress
Compiling module xil_defaultlib.fft_block_simplified_rtl
Compiling module xil_defaultlib.Simplified_fft_stage
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.Phase_Im_Factor_ROM_Memory
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.Phase_Re_Factor_ROM_Memory
Compiling module xil_defaultlib.change_sign_rtl
Compiling module xil_defaultlib.s_mult_rtl
Compiling module xil_defaultlib.comp_mult_rtl
Compiling module xil_defaultlib.fft_block_rtl
Compiling module xil_defaultlib.FFT_STAGE
Compiling module xil_defaultlib.FFT_STAGE(Number_Of_Stage=2)
Compiling module xil_defaultlib.FFT_STAGE(Number_Of_Stage=3)
Compiling module xil_defaultlib.Main_Module_default
Compiling module xil_defaultlib.Main_Module_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Main_Module_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/FFT_Microblaze.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/FFT_Microblaze.protoinst for the following reason(s):
There are no instances of module "FFT_Microblaze" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/FFT_Zynq_Axi_Lite.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/FFT_Zynq_Axi_Lite.protoinst for the following reason(s):
There are no instances of module "FFT_Zynq_Axi_Lite" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/FFT_Zynq.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/FFT_Zynq.protoinst for the following reason(s):
There are no instances of module "FFT_Zynq" in the design.

Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[1].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[1].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[2].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[2].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[3].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[3].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2895.082 ; gain = 0.000
current_project FFT_Butterfly_Axi_Lite_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-4963] Phase_Re_Factor_ROM_Memory has board value specified. The packaged IP will be restricted to usage with board 'em.avnet.com:zed:part0:1.4'
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/FFT_Butterfly_Axi_Lite_1.0/component.xml' ignored by IP packager.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-4963] Phase_Re_Factor_ROM_Memory has board value specified. The packaged IP will be restricted to usage with board 'em.avnet.com:zed:part0:1.4'
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/FFT_Butterfly_Axi_Lite_1.0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5101] Packaging a component with a SystemVerilog top file is not fully supported. Please refer to UG1118 'Creating and Packaging Custom IP'.
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'M' by 6 for port or parameter 'SIGN'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'DEFAULT_INPUTS' by 16 for port or parameter 'DEFAULT_OUTPUTS'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'DEFAULT_INPUTS' by 16 for port or parameter 'MAX_ADRESS'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'F' by 10 for port or parameter 'word_t'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'M' by 6 for port or parameter 'word_t'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'F' by 10 for port or parameter 'long_word_t'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'M' by 6 for port or parameter 'long_word_t'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'F' by 10 for port or parameter 'complex_t'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'M' by 6 for port or parameter 'complex_t'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'F' by 10 for port or parameter 'complex_mul_res_t'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'M' by 6 for port or parameter 'complex_mul_res_t'
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
set_property core_revision 13 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project fft_module
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/FFT_Butterfly_Axi_Lite_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/fft_butterfly_Axi_Lite_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/fft_butterfly_Axi_Lite_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/fft_ip_1.0'.
report_ip_status -name ip_status
upgrade_ip [get_ips  {FFT_Microblaze_FFT_Butterfly_Axi_Li_0_0 FFT_Zynq_Axi_Lite_FFT_Butterfly_Axi_Li_0_0 FFT_Zynq_fft_butterlfy_ip_0_1}] -log ip_upgrade.log
Upgrading 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/FFT_Microblaze.bd'
INFO: [IP_Flow 19-3422] Upgraded FFT_Microblaze_FFT_Butterfly_Axi_Li_0_0 (FFT_Butterfly_Axi_Lite_v1.0 1.0) from revision 12 to revision 13
Wrote  : <C:\Users\Vrael\Desktop\FFT_Project\module_sim\fft_module\fft_module.srcs\sources_1\bd\FFT_Microblaze\FFT_Microblaze.bd> 
Upgrading 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq_Axi_Lite/FFT_Zynq_Axi_Lite.bd'
INFO: [IP_Flow 19-3422] Upgraded FFT_Zynq_Axi_Lite_FFT_Butterfly_Axi_Li_0_0 (FFT_Butterfly_Axi_Lite_v1.0 1.0) from revision 12 to revision 13
Wrote  : <C:\Users\Vrael\Desktop\FFT_Project\module_sim\fft_module\fft_module.srcs\sources_1\bd\FFT_Zynq_Axi_Lite\FFT_Zynq_Axi_Lite.bd> 
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:user:fft_butterlfy_ip:1.0 - fft_butterlfy_ip_0
Successfully read diagram <FFT_Zynq> from BD file <C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/FFT_Zynq.bd>
Upgrading 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/FFT_Zynq.bd'
INFO: [IP_Flow 19-1972] Upgraded FFT_Zynq_fft_butterlfy_ip_0_1 from fft_butterlfy_ip_v1.0 1.0 to fft_butterlfy_ip_v1.0 1.0
Wrote  : <C:\Users\Vrael\Desktop\FFT_Project\module_sim\fft_module\fft_module.srcs\sources_1\bd\FFT_Zynq\FFT_Zynq.bd> 
Wrote  : <C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/ui/bd_4e94936d.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2895.082 ; gain = 0.000
export_ip_user_files -of_objects [get_ips {FFT_Microblaze_FFT_Butterfly_Axi_Li_0_0 FFT_Zynq_Axi_Lite_FFT_Butterfly_Axi_Li_0_0 FFT_Zynq_fft_butterlfy_ip_0_1}] -no_script -sync -force -quiet
set_property top FFT_Microblaze_Tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
generate_target Simulation [get_files C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/FFT_Microblaze.bd]
Wrote  : <C:\Users\Vrael\Desktop\FFT_Project\module_sim\fft_module\fft_module.srcs\sources_1\bd\FFT_Microblaze\FFT_Microblaze.bd> 
VHDL Output written to : C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/synth/FFT_Microblaze.v
VHDL Output written to : C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/sim/FFT_Microblaze.v
VHDL Output written to : C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/hdl/FFT_Microblaze_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block FFT_Butterfly_Axi_Li_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
Exporting to file C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/hw_handoff/FFT_Microblaze.hwh
Generated Block Design Tcl file C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/hw_handoff/FFT_Microblaze_bd.tcl
Generated Hardware Definition File C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/synth/FFT_Microblaze.hwdef
export_ip_user_files -of_objects [get_files C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/FFT_Microblaze.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/FFT_Microblaze.bd] -directory C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files -ipstatic_source_dir C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.cache/compile_simlib/modelsim} {questa=C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.cache/compile_simlib/questa} {riviera=C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.cache/compile_simlib/riviera} {activehdl=C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'FFT_Microblaze_Tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado_2018_3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'FFT_Microblaze_Tb'...
Generating merged BMM file for the design top 'FFT_Microblaze_Tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'FFT_Microblaze_Tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_4 -L processing_system7_vip_v1_0_6 -L xilinx_vip -prj FFT_Microblaze_Tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ip/FFT_Microblaze_FFT_Butterfly_Axi_Li_0_0/src/Phase_Re_Factor_ROM_Memory/sim/Phase_Re_Factor_ROM_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Phase_Re_Factor_ROM_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ip/FFT_Microblaze_FFT_Butterfly_Axi_Li_0_0/src/Phase_Im_Factor_ROM_Memory/sim/Phase_Im_Factor_ROM_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Phase_Im_Factor_ROM_Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/32b8/hdl/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Butterfly_Axi_Lite_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/32b8/src/fft_package.sv" into library xil_defaultlib
WARNING: [VRFC 10-3824] variable 'temp' must explicitly be declared as automatic or static [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/32b8/src/fft_package.sv:131]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/32b8/src/FFT_STAGE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_STAGE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/32b8/src/Main_Module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/32b8/src/Reverse_Input_Data_Adress.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reverse_Input_Data_Adress
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/32b8/src/Simplified_fft_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simplified_fft_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/32b8/src/s_mult_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_sign_rtl
INFO: [VRFC 10-311] analyzing module s_mult_rtl
INFO: [VRFC 10-311] analyzing module comp_mult_rtl
INFO: [VRFC 10-311] analyzing module fft_block_rtl
INFO: [VRFC 10-311] analyzing module fft_block_simplified_rtl
INFO: [VRFC 10-311] analyzing module addr_rearr_comb
INFO: [VRFC 10-311] analyzing module fft_wrap
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/32b8/hdl/FFT_Butterfly_Axi_Lite_v1_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Butterfly_Axi_Lite_v1_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ip/FFT_Microblaze_FFT_Butterfly_Axi_Li_0_0/sim/FFT_Microblaze_FFT_Butterfly_Axi_Li_0_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Microblaze_FFT_Butterfly_Axi_Li_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ip/FFT_Microblaze_lmb_bram_0/sim/FFT_Microblaze_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Microblaze_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ip/FFT_Microblaze_clk_wiz_1_0/FFT_Microblaze_clk_wiz_1_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Microblaze_clk_wiz_1_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ip/FFT_Microblaze_clk_wiz_1_0/FFT_Microblaze_clk_wiz_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Microblaze_clk_wiz_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/sim/FFT_Microblaze.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Microblaze
INFO: [VRFC 10-311] analyzing module FFT_Microblaze_microblaze_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module microblaze_0_local_memory_imp_5Y9IZX
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1OEXH0O
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/hdl/FFT_Microblaze_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Microblaze_wrapper
"xvhdl --incr --relax -prj FFT_Microblaze_Tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado_2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2ce66c6aef364950b00b24e9ac48c0c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L microblaze_v11_0_0 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_15 -L axi_lite_ipif_v3_0_4 -L mdm_v3_2_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot FFT_Microblaze_Tb_behav xil_defaultlib.FFT_Microblaze_Tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'addr_in' [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/32b8/src/Reverse_Input_Data_Adress.sv:62]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package mdm_v3_2_15.mdm_funcs
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package microblaze_v11_0_0.microblaze_types
Compiling package microblaze_v11_0_0.microblaze_isa
Compiling package microblaze_v11_0_0.mmu_types
Compiling package lmb_bram_if_cntlr_v4_0_15.lmb_bram_if_funcs
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package xil_defaultlib.fft_package
Compiling module xil_defaultlib.addr_rearr_comb_default
Compiling module xil_defaultlib.Reverse_Input_Data_Adress
Compiling module xil_defaultlib.fft_block_simplified_rtl
Compiling module xil_defaultlib.Simplified_fft_stage
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.Phase_Im_Factor_ROM_Memory
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.Phase_Re_Factor_ROM_Memory
Compiling module xil_defaultlib.change_sign_rtl
Compiling module xil_defaultlib.s_mult_rtl
Compiling module xil_defaultlib.comp_mult_rtl
Compiling module xil_defaultlib.fft_block_rtl
Compiling module xil_defaultlib.FFT_STAGE
Compiling module xil_defaultlib.FFT_STAGE(Number_Of_Stage=2)
Compiling module xil_defaultlib.FFT_STAGE(Number_Of_Stage=3)
Compiling module xil_defaultlib.Main_Module_default
Compiling module xil_defaultlib.FFT_Butterfly_Axi_Lite_v1_0_S00_...
Compiling module xil_defaultlib.FFT_Butterfly_Axi_Lite_v1_0
Compiling module xil_defaultlib.FFT_Microblaze_FFT_Butterfly_Axi...
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.FFT_Microblaze_clk_wiz_1_0_clk_w...
Compiling module xil_defaultlib.FFT_Microblaze_clk_wiz_1_0
Compiling architecture bscane2_v of entity unisim.BSCANE2 [\BSCANE2(jtag_chain=2)(1,5)\]
Compiling architecture imp of entity mdm_v3_2_15.MB_BSCANE2 [\MB_BSCANE2(c_target=non_rtl,jta...]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture imp of entity mdm_v3_2_15.MB_BUFG [\MB_BUFG(c_target=non_rtl)\]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture fdc_1_v of entity unisim.FDC_1 [fdc_1_default]
Compiling architecture imp of entity mdm_v3_2_15.MB_FDC_1 [\MB_FDC_1(c_target=non_rtl)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_1_v of entity unisim.FDRE_1 [fdre_1_default]
Compiling architecture imp of entity mdm_v3_2_15.MB_FDRE_1 [\MB_FDRE_1(c_target=non_rtl)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000101100111")...]
Compiling architecture imp of entity mdm_v3_2_15.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0100001010000111")...]
Compiling architecture imp of entity mdm_v3_2_15.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0100010001000011")...]
Compiling architecture imp of entity mdm_v3_2_15.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0101100001001101")...]
Compiling architecture imp of entity mdm_v3_2_15.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture imp of entity mdm_v3_2_15.JTAG_CONTROL [\JTAG_CONTROL(c_target=non_rtl,c...]
Compiling architecture imp of entity mdm_v3_2_15.MDM_Core [\MDM_Core(c_target=non_rtl,c_jta...]
Compiling architecture imp of entity mdm_v3_2_15.MDM [\MDM(c_family="zynq",c_bscanid=7...]
Compiling architecture fft_microblaze_mdm_1_0_arch of entity xil_defaultlib.FFT_Microblaze_mdm_1_0 [fft_microblaze_mdm_1_0_default]
Compiling architecture imp of entity microblaze_v11_0_0.DAXI_interface [\DAXI_interface(c_data_size=32,c...]
Compiling architecture and2b1l_v of entity unisim.AND2B1L [and2b1l_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_AND2B1L [\MB_AND2B1L(c_target=zynq)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0011111111111111")...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000000011011")...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(15,0)\]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000001100100")...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0010010100000000")...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture imp of entity microblaze_v11_0_0.mb_sync_bit [\mb_sync_bit(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v11_0_0.mb_sync_vec [\mb_sync_vec(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v11_0_0.mb_sync_bit [\mb_sync_bit(c_levels=1)\]
Compiling architecture imp of entity microblaze_v11_0_0.mb_sync_vec [\mb_sync_vec(c_width=10)\]
Compiling architecture srlc16e_v of entity unisim.SRLC16E [\SRLC16E(0,15)\]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRLC16E [\MB_SRLC16E(c_target=zynq,c_use_...]
Compiling architecture imp of entity microblaze_v11_0_0.address_hit [\address_hit(c_target=zynq,c_fir...]
Compiling architecture imp of entity microblaze_v11_0_0.Debug [\Debug(c_data_size=32,c_instr_si...]
Compiling architecture imp of entity microblaze_v11_0_0.interrupt_mode_converter [\interrupt_mode_converter(c_edge...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="100...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_FDRE [\MB_FDRE(c_target=zynq)\]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_MUXCY_XORCY [\MB_MUXCY_XORCY(c_target=zynq)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_MUXF7 [\MB_MUXF7(c_target=zynq)\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_FDR [\MB_FDR(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_0.PC_Module_gti [\PC_Module_gti(c_data_size=32,c_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="111...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fds_v of entity unisim.FDS [fds_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_FDS [\MB_FDS(c_target=zynq)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="000...]
Compiling architecture imp of entity microblaze_v11_0_0.PreFetch_Buffer_gti [\PreFetch_Buffer_gti(c_instr_siz...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_MUXCY [\MB_MUXCY(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_0.carry_and [\carry_and(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_0.jump_logic [\jump_logic(c_instr_size=32,c_ta...]
Compiling architecture imp of entity microblaze_v11_0_0.carry_or [\carry_or(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_0.Decode_gti [\Decode_gti(c_data_size=32,c_ins...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000001111111100...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6_2 [\MB_LUT6_2(c_target=zynq,init="0...]
Compiling architecture ram32m_v of entity unisim.RAM32M [ram32m_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_RAM32M [\MB_RAM32M(c_target=zynq,c_use_l...]
Compiling architecture imp of entity microblaze_v11_0_0.Register_File_gti [\Register_File_gti(c_data_size=3...]
Compiling architecture imp of entity microblaze_v11_0_0.Operand_Select_gti [\Operand_Select_gti(c_data_size=...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011000000111101010...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6_2 [\MB_LUT6_2(c_target=zynq,init="0...]
Compiling architecture imp of entity microblaze_v11_0_0.ALU_Bit [\ALU_Bit(c_target=zynq,c_allow_l...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000011110101010...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101000001010")(0...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT4 [\MB_LUT4(c_target=zynq,init="111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_MULT_AND [\MB_MULT_AND(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_0.ALU_Bit [\ALU_Bit(c_target=zynq,c_allow_l...]
Compiling architecture imp of entity microblaze_v11_0_0.ALU [\ALU(c_data_size=32,c_allow_lut6...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v11_0_0.Shift_Logic_Module_gti [\Shift_Logic_Module_gti(c_data_s...]
Compiling architecture imp of entity microblaze_v11_0_0.mul_unit [\mul_unit(c_data_size=32,c_targe...]
Compiling architecture imp of entity microblaze_v11_0_0.Barrel_Shifter_gti [\Barrel_Shifter_gti(c_data_size=...]
Compiling architecture imp of entity microblaze_v11_0_0.WB_Mux_Bit [\WB_Mux_Bit(c_target=zynq,c_lut_...]
Compiling architecture imp of entity microblaze_v11_0_0.WB_Mux [\WB_Mux(c_data_size=32,c_daddr_s...]
Compiling architecture imp of entity microblaze_v11_0_0.Zero_Detect_gti [\Zero_Detect_gti(c_data_size=32,...]
Compiling architecture imp of entity microblaze_v11_0_0.Byte_Doublet_Handle_gti [\Byte_Doublet_Handle_gti(c_data_...]
Compiling architecture imp of entity microblaze_v11_0_0.Data_Flow_Logic [\Data_Flow_Logic(c_data_size=32,...]
Compiling architecture msr_reg of entity microblaze_v11_0_0.msr_reg_gti [\msr_reg_gti(c_data_size=32,c_ta...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111110000000011...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6_2 [\MB_LUT6_2(c_target=zynq,init="1...]
Compiling architecture imp of entity microblaze_v11_0_0.mux_bus [\mux_bus(c_target=zynq,c_allow_l...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="100101101001011010...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6_2 [\MB_LUT6_2(c_target=zynq,init="1...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_FDE [\MB_FDE(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_0.exception_registers_gti [\exception_registers_gti(c_data_...]
Compiling architecture imp of entity microblaze_v11_0_0.Fpu [\Fpu(c_data_size=32,c_target=zyn...]
Compiling architecture imp of entity microblaze_v11_0_0.PVR [\PVR(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v11_0_0.Data_Flow_gti [\Data_Flow_gti(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v11_0_0.read_data_mux [\read_data_mux(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v11_0_0.instr_mux [\instr_mux(c_instr_size=32,c_tar...]
Compiling architecture imp of entity microblaze_v11_0_0.MMU [\MMU(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v11_0_0.MicroBlaze_GTi [\MicroBlaze_GTi(c_num_sync_ff_cl...]
Compiling architecture imp of entity microblaze_v11_0_0.mb_sync_bit [mb_sync_bit_default]
Compiling architecture imp of entity microblaze_v11_0_0.MicroBlaze_Core [\MicroBlaze_Core(c_freq=10000000...]
Compiling architecture imp of entity microblaze_v11_0_0.MicroBlaze [\MicroBlaze(c_freq=100000000,c_e...]
Compiling architecture fft_microblaze_microblaze_0_0_arch of entity xil_defaultlib.FFT_Microblaze_microblaze_0_0 [fft_microblaze_microblaze_0_0_de...]
Compiling module xil_defaultlib.s00_couplers_imp_1OEXH0O
Compiling module xil_defaultlib.FFT_Microblaze_microblaze_0_axi_...
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.lmb_mux [\lmb_mux(c_target=zynq,c_baseadd...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="zyn...]
Compiling architecture fft_microblaze_dlmb_bram_if_cntlr_0_arch of entity xil_defaultlib.FFT_Microblaze_dlmb_bram_if_cntlr_0 [fft_microblaze_dlmb_bram_if_cntl...]
Compiling architecture imp of entity lmb_v10_v3_0_9.lmb_v10 [\lmb_v10(c_lmb_num_slaves=1)\]
Compiling architecture fft_microblaze_dlmb_v10_0_arch of entity xil_defaultlib.FFT_Microblaze_dlmb_v10_0 [fft_microblaze_dlmb_v10_0_defaul...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.lmb_mux [\lmb_mux(c_target=zynq,c_baseadd...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="zyn...]
Compiling architecture fft_microblaze_ilmb_bram_if_cntlr_0_arch of entity xil_defaultlib.FFT_Microblaze_ilmb_bram_if_cntlr_0 [fft_microblaze_ilmb_bram_if_cntl...]
Compiling architecture fft_microblaze_ilmb_v10_0_arch of entity xil_defaultlib.FFT_Microblaze_ilmb_v10_0 [fft_microblaze_ilmb_v10_0_defaul...]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.FFT_Microblaze_lmb_bram_0
Compiling module xil_defaultlib.microblaze_0_local_memory_imp_5Y...
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture fft_microblaze_rst_clk_wiz_1_100m_0_arch of entity xil_defaultlib.FFT_Microblaze_rst_clk_wiz_1_100M_0 [fft_microblaze_rst_clk_wiz_1_100...]
Compiling module xil_defaultlib.FFT_Microblaze
Compiling module xil_defaultlib.FFT_Microblaze_wrapper
Compiling module xil_defaultlib.FFT_Microblaze_Tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FFT_Microblaze_Tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 2895.082 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FFT_Microblaze_Tb_behav -key {Behavioral:sim_1:Functional:FFT_Microblaze_Tb} -tclbatch {FFT_Microblaze_Tb.tcl} -protoinst "protoinst_files/FFT_Microblaze.protoinst" -protoinst "protoinst_files/FFT_Zynq_Axi_Lite.protoinst" -protoinst "protoinst_files/FFT_Zynq.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/FFT_Microblaze.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//FFT_Butterfly_Axi_Li_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0/M_AXI_DP
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0_axi_periph/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0_axi_periph/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0_axi_periph/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0_axi_periph/s00_couplers/S_AXI
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/FFT_Zynq_Axi_Lite.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/FFT_Zynq_Axi_Lite.protoinst for the following reason(s):
There are no instances of module "FFT_Zynq_Axi_Lite" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/FFT_Zynq.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/FFT_Zynq.protoinst for the following reason(s):
There are no instances of module "FFT_Zynq" in the design.

Time resolution is 1 ps
source FFT_Microblaze_Tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[1].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[1].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[2].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[2].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[3].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[3].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.microblaze_0_local_memory.lmb_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FFT_Microblaze_Tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 2895.082 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'FFT_Microblaze_Tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado_2018_3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'FFT_Microblaze_Tb'...
Generating merged BMM file for the design top 'FFT_Microblaze_Tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'FFT_Microblaze_Tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_4 -L processing_system7_vip_v1_0_6 -L xilinx_vip -prj FFT_Microblaze_Tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/fft_package.sv" into library xil_defaultlib
WARNING: [VRFC 10-3824] variable 'temp' must explicitly be declared as automatic or static [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/fft_package.sv:131]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ip/FFT_Microblaze_lmb_bram_0/sim/FFT_Microblaze_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Microblaze_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ip/FFT_Microblaze_clk_wiz_1_0/FFT_Microblaze_clk_wiz_1_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Microblaze_clk_wiz_1_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ip/FFT_Microblaze_clk_wiz_1_0/FFT_Microblaze_clk_wiz_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Microblaze_clk_wiz_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/sim/FFT_Microblaze.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Microblaze
INFO: [VRFC 10-311] analyzing module FFT_Microblaze_microblaze_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module microblaze_0_local_memory_imp_5Y9IZX
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1OEXH0O
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/hdl/FFT_Microblaze_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Microblaze_wrapper
"xvhdl --incr --relax -prj FFT_Microblaze_Tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'FFT_Microblaze_Tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado_2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2ce66c6aef364950b00b24e9ac48c0c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L microblaze_v11_0_0 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_15 -L axi_lite_ipif_v3_0_4 -L mdm_v3_2_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot FFT_Microblaze_Tb_behav xil_defaultlib.FFT_Microblaze_Tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'addr_in' [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/32b8/src/Reverse_Input_Data_Adress.sv:62]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package mdm_v3_2_15.mdm_funcs
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package microblaze_v11_0_0.microblaze_types
Compiling package microblaze_v11_0_0.microblaze_isa
Compiling package microblaze_v11_0_0.mmu_types
Compiling package lmb_bram_if_cntlr_v4_0_15.lmb_bram_if_funcs
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package xil_defaultlib.fft_package
Compiling module xil_defaultlib.addr_rearr_comb_default
Compiling module xil_defaultlib.Reverse_Input_Data_Adress
Compiling module xil_defaultlib.fft_block_simplified_rtl
Compiling module xil_defaultlib.Simplified_fft_stage
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.Phase_Im_Factor_ROM_Memory
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.Phase_Re_Factor_ROM_Memory
Compiling module xil_defaultlib.change_sign_rtl
Compiling module xil_defaultlib.s_mult_rtl
Compiling module xil_defaultlib.comp_mult_rtl
Compiling module xil_defaultlib.fft_block_rtl
Compiling module xil_defaultlib.FFT_STAGE
Compiling module xil_defaultlib.FFT_STAGE(Number_Of_Stage=2)
Compiling module xil_defaultlib.FFT_STAGE(Number_Of_Stage=3)
Compiling module xil_defaultlib.Main_Module_default
Compiling module xil_defaultlib.FFT_Butterfly_Axi_Lite_v1_0_S00_...
Compiling module xil_defaultlib.FFT_Butterfly_Axi_Lite_v1_0
Compiling module xil_defaultlib.FFT_Microblaze_FFT_Butterfly_Axi...
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.FFT_Microblaze_clk_wiz_1_0_clk_w...
Compiling module xil_defaultlib.FFT_Microblaze_clk_wiz_1_0
Compiling architecture bscane2_v of entity unisim.BSCANE2 [\BSCANE2(jtag_chain=2)(1,5)\]
Compiling architecture imp of entity mdm_v3_2_15.MB_BSCANE2 [\MB_BSCANE2(c_target=non_rtl,jta...]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture imp of entity mdm_v3_2_15.MB_BUFG [\MB_BUFG(c_target=non_rtl)\]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture fdc_1_v of entity unisim.FDC_1 [fdc_1_default]
Compiling architecture imp of entity mdm_v3_2_15.MB_FDC_1 [\MB_FDC_1(c_target=non_rtl)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_1_v of entity unisim.FDRE_1 [fdre_1_default]
Compiling architecture imp of entity mdm_v3_2_15.MB_FDRE_1 [\MB_FDRE_1(c_target=non_rtl)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000101100111")...]
Compiling architecture imp of entity mdm_v3_2_15.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0100001010000111")...]
Compiling architecture imp of entity mdm_v3_2_15.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0100010001000011")...]
Compiling architecture imp of entity mdm_v3_2_15.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0101100001001101")...]
Compiling architecture imp of entity mdm_v3_2_15.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture imp of entity mdm_v3_2_15.JTAG_CONTROL [\JTAG_CONTROL(c_target=non_rtl,c...]
Compiling architecture imp of entity mdm_v3_2_15.MDM_Core [\MDM_Core(c_target=non_rtl,c_jta...]
Compiling architecture imp of entity mdm_v3_2_15.MDM [\MDM(c_family="zynq",c_bscanid=7...]
Compiling architecture fft_microblaze_mdm_1_0_arch of entity xil_defaultlib.FFT_Microblaze_mdm_1_0 [fft_microblaze_mdm_1_0_default]
Compiling architecture imp of entity microblaze_v11_0_0.DAXI_interface [\DAXI_interface(c_data_size=32,c...]
Compiling architecture and2b1l_v of entity unisim.AND2B1L [and2b1l_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_AND2B1L [\MB_AND2B1L(c_target=zynq)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0011111111111111")...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000000011011")...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(15,0)\]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000001100100")...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0010010100000000")...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture imp of entity microblaze_v11_0_0.mb_sync_bit [\mb_sync_bit(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v11_0_0.mb_sync_vec [\mb_sync_vec(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v11_0_0.mb_sync_bit [\mb_sync_bit(c_levels=1)\]
Compiling architecture imp of entity microblaze_v11_0_0.mb_sync_vec [\mb_sync_vec(c_width=10)\]
Compiling architecture srlc16e_v of entity unisim.SRLC16E [\SRLC16E(0,15)\]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRLC16E [\MB_SRLC16E(c_target=zynq,c_use_...]
Compiling architecture imp of entity microblaze_v11_0_0.address_hit [\address_hit(c_target=zynq,c_fir...]
Compiling architecture imp of entity microblaze_v11_0_0.Debug [\Debug(c_data_size=32,c_instr_si...]
Compiling architecture imp of entity microblaze_v11_0_0.interrupt_mode_converter [\interrupt_mode_converter(c_edge...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="100...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_FDRE [\MB_FDRE(c_target=zynq)\]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_MUXCY_XORCY [\MB_MUXCY_XORCY(c_target=zynq)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_MUXF7 [\MB_MUXF7(c_target=zynq)\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_FDR [\MB_FDR(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_0.PC_Module_gti [\PC_Module_gti(c_data_size=32,c_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="111...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fds_v of entity unisim.FDS [fds_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_FDS [\MB_FDS(c_target=zynq)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="000...]
Compiling architecture imp of entity microblaze_v11_0_0.PreFetch_Buffer_gti [\PreFetch_Buffer_gti(c_instr_siz...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_MUXCY [\MB_MUXCY(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_0.carry_and [\carry_and(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_0.jump_logic [\jump_logic(c_instr_size=32,c_ta...]
Compiling architecture imp of entity microblaze_v11_0_0.carry_or [\carry_or(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_0.Decode_gti [\Decode_gti(c_data_size=32,c_ins...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000001111111100...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6_2 [\MB_LUT6_2(c_target=zynq,init="0...]
Compiling architecture ram32m_v of entity unisim.RAM32M [ram32m_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_RAM32M [\MB_RAM32M(c_target=zynq,c_use_l...]
Compiling architecture imp of entity microblaze_v11_0_0.Register_File_gti [\Register_File_gti(c_data_size=3...]
Compiling architecture imp of entity microblaze_v11_0_0.Operand_Select_gti [\Operand_Select_gti(c_data_size=...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011000000111101010...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6_2 [\MB_LUT6_2(c_target=zynq,init="0...]
Compiling architecture imp of entity microblaze_v11_0_0.ALU_Bit [\ALU_Bit(c_target=zynq,c_allow_l...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000011110101010...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101000001010")(0...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT4 [\MB_LUT4(c_target=zynq,init="111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_MULT_AND [\MB_MULT_AND(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_0.ALU_Bit [\ALU_Bit(c_target=zynq,c_allow_l...]
Compiling architecture imp of entity microblaze_v11_0_0.ALU [\ALU(c_data_size=32,c_allow_lut6...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v11_0_0.Shift_Logic_Module_gti [\Shift_Logic_Module_gti(c_data_s...]
Compiling architecture imp of entity microblaze_v11_0_0.mul_unit [\mul_unit(c_data_size=32,c_targe...]
Compiling architecture imp of entity microblaze_v11_0_0.Barrel_Shifter_gti [\Barrel_Shifter_gti(c_data_size=...]
Compiling architecture imp of entity microblaze_v11_0_0.WB_Mux_Bit [\WB_Mux_Bit(c_target=zynq,c_lut_...]
Compiling architecture imp of entity microblaze_v11_0_0.WB_Mux [\WB_Mux(c_data_size=32,c_daddr_s...]
Compiling architecture imp of entity microblaze_v11_0_0.Zero_Detect_gti [\Zero_Detect_gti(c_data_size=32,...]
Compiling architecture imp of entity microblaze_v11_0_0.Byte_Doublet_Handle_gti [\Byte_Doublet_Handle_gti(c_data_...]
Compiling architecture imp of entity microblaze_v11_0_0.Data_Flow_Logic [\Data_Flow_Logic(c_data_size=32,...]
Compiling architecture msr_reg of entity microblaze_v11_0_0.msr_reg_gti [\msr_reg_gti(c_data_size=32,c_ta...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111110000000011...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6_2 [\MB_LUT6_2(c_target=zynq,init="1...]
Compiling architecture imp of entity microblaze_v11_0_0.mux_bus [\mux_bus(c_target=zynq,c_allow_l...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="100101101001011010...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6_2 [\MB_LUT6_2(c_target=zynq,init="1...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_FDE [\MB_FDE(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_0.exception_registers_gti [\exception_registers_gti(c_data_...]
Compiling architecture imp of entity microblaze_v11_0_0.Fpu [\Fpu(c_data_size=32,c_target=zyn...]
Compiling architecture imp of entity microblaze_v11_0_0.PVR [\PVR(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v11_0_0.Data_Flow_gti [\Data_Flow_gti(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v11_0_0.read_data_mux [\read_data_mux(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v11_0_0.instr_mux [\instr_mux(c_instr_size=32,c_tar...]
Compiling architecture imp of entity microblaze_v11_0_0.MMU [\MMU(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v11_0_0.MicroBlaze_GTi [\MicroBlaze_GTi(c_num_sync_ff_cl...]
Compiling architecture imp of entity microblaze_v11_0_0.mb_sync_bit [mb_sync_bit_default]
Compiling architecture imp of entity microblaze_v11_0_0.MicroBlaze_Core [\MicroBlaze_Core(c_freq=10000000...]
Compiling architecture imp of entity microblaze_v11_0_0.MicroBlaze [\MicroBlaze(c_freq=100000000,c_e...]
Compiling architecture fft_microblaze_microblaze_0_0_arch of entity xil_defaultlib.FFT_Microblaze_microblaze_0_0 [fft_microblaze_microblaze_0_0_de...]
Compiling module xil_defaultlib.s00_couplers_imp_1OEXH0O
Compiling module xil_defaultlib.FFT_Microblaze_microblaze_0_axi_...
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.lmb_mux [\lmb_mux(c_target=zynq,c_baseadd...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="zyn...]
Compiling architecture fft_microblaze_dlmb_bram_if_cntlr_0_arch of entity xil_defaultlib.FFT_Microblaze_dlmb_bram_if_cntlr_0 [fft_microblaze_dlmb_bram_if_cntl...]
Compiling architecture imp of entity lmb_v10_v3_0_9.lmb_v10 [\lmb_v10(c_lmb_num_slaves=1)\]
Compiling architecture fft_microblaze_dlmb_v10_0_arch of entity xil_defaultlib.FFT_Microblaze_dlmb_v10_0 [fft_microblaze_dlmb_v10_0_defaul...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.lmb_mux [\lmb_mux(c_target=zynq,c_baseadd...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="zyn...]
Compiling architecture fft_microblaze_ilmb_bram_if_cntlr_0_arch of entity xil_defaultlib.FFT_Microblaze_ilmb_bram_if_cntlr_0 [fft_microblaze_ilmb_bram_if_cntl...]
Compiling architecture fft_microblaze_ilmb_v10_0_arch of entity xil_defaultlib.FFT_Microblaze_ilmb_v10_0 [fft_microblaze_ilmb_v10_0_defaul...]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.FFT_Microblaze_lmb_bram_0
Compiling module xil_defaultlib.microblaze_0_local_memory_imp_5Y...
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture fft_microblaze_rst_clk_wiz_1_100m_0_arch of entity xil_defaultlib.FFT_Microblaze_rst_clk_wiz_1_100M_0 [fft_microblaze_rst_clk_wiz_1_100...]
Compiling module xil_defaultlib.FFT_Microblaze
Compiling module xil_defaultlib.FFT_Microblaze_wrapper
Compiling module xil_defaultlib.FFT_Microblaze_Tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FFT_Microblaze_Tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 2919.238 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 2919.238 ; gain = 0.000
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/FFT_Microblaze.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//FFT_Butterfly_Axi_Li_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0/M_AXI_DP
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0_axi_periph/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0_axi_periph/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0_axi_periph/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0_axi_periph/s00_couplers/S_AXI
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/FFT_Zynq_Axi_Lite.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/FFT_Zynq_Axi_Lite.protoinst for the following reason(s):
There are no instances of module "FFT_Zynq_Axi_Lite" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/FFT_Zynq.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/FFT_Zynq.protoinst for the following reason(s):
There are no instances of module "FFT_Zynq" in the design.

Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[1].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[1].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[2].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[2].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[3].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[3].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.microblaze_0_local_memory.lmb_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 2919.238 ; gain = 0.000
run 10 us
run 10 us
set_property top Main_Module_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'Main_Module_TB'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado_2018_3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'Main_Module_TB'...
Generating merged BMM file for the design top 'Main_Module_TB'...
INFO: [SIM-utils-54] Inspecting design source files for 'Main_Module_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_4 -L processing_system7_vip_v1_0_6 -L xilinx_vip -prj Main_Module_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/ip/Phase_Re_Factor_ROM_Memory/sim/Phase_Re_Factor_ROM_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Phase_Re_Factor_ROM_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/ip/Phase_Im_Factor_ROM_Memory/sim/Phase_Im_Factor_ROM_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Phase_Im_Factor_ROM_Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/FFT_STAGE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_STAGE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Main_Module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Reverse_Input_Data_Adress.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reverse_Input_Data_Adress
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Simplified_fft_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simplified_fft_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/imports/rtl_blocks/s_mult_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_sign_rtl
INFO: [VRFC 10-311] analyzing module s_mult_rtl
INFO: [VRFC 10-311] analyzing module comp_mult_rtl
INFO: [VRFC 10-311] analyzing module fft_block_rtl
INFO: [VRFC 10-311] analyzing module fft_block_simplified_rtl
INFO: [VRFC 10-311] analyzing module addr_rearr_comb
INFO: [VRFC 10-311] analyzing module fft_wrap
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado_2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2ce66c6aef364950b00b24e9ac48c0c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Main_Module_TB_behav xil_defaultlib.Main_Module_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'addr_in' [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Reverse_Input_Data_Adress.sv:59]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.fft_package
Compiling module xil_defaultlib.addr_rearr_comb_default
Compiling module xil_defaultlib.Reverse_Input_Data_Adress
Compiling module xil_defaultlib.fft_block_simplified_rtl
Compiling module xil_defaultlib.Simplified_fft_stage
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.Phase_Im_Factor_ROM_Memory
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.Phase_Re_Factor_ROM_Memory
Compiling module xil_defaultlib.change_sign_rtl
Compiling module xil_defaultlib.s_mult_rtl
Compiling module xil_defaultlib.comp_mult_rtl
Compiling module xil_defaultlib.fft_block_rtl
Compiling module xil_defaultlib.FFT_STAGE
Compiling module xil_defaultlib.FFT_STAGE(Number_Of_Stage=2)
Compiling module xil_defaultlib.FFT_STAGE(Number_Of_Stage=3)
Compiling module xil_defaultlib.Main_Module_default
Compiling module xil_defaultlib.Main_Module_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Main_Module_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_Module_TB_behav -key {Behavioral:sim_1:Functional:Main_Module_TB} -tclbatch {Main_Module_TB.tcl} -protoinst "protoinst_files/FFT_Microblaze.protoinst" -protoinst "protoinst_files/FFT_Zynq_Axi_Lite.protoinst" -protoinst "protoinst_files/FFT_Zynq.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/FFT_Microblaze.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/FFT_Microblaze.protoinst for the following reason(s):
There are no instances of module "FFT_Microblaze" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/FFT_Zynq_Axi_Lite.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/FFT_Zynq_Axi_Lite.protoinst for the following reason(s):
There are no instances of module "FFT_Zynq_Axi_Lite" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/FFT_Zynq.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/FFT_Zynq.protoinst for the following reason(s):
There are no instances of module "FFT_Zynq" in the design.

Time resolution is 1 ps
source Main_Module_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[1].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[1].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[2].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[2].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[3].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[3].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_Module_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 3074.648 ; gain = 27.730
run 10 us
current_sim simulation_6
relaunch_sim
ERROR: [Vivado 12-1501] Simulator for snapshot 'Behavioral:sim_1:Functional:Main_Module_TB' is already running. To launch simulation, change the snapshot name in the simulation fileset settings or close the current simulation.
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Common 17-69] Command failed: ERROR: [Vivado 12-1501] Simulator for snapshot 'Behavioral:sim_1:Functional:Main_Module_TB' is already running. To launch simulation, change the snapshot name in the simulation fileset settings or close the current simulation.

set_property top FFT_Microblaze_Tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'FFT_Microblaze_Tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado_2018_3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'FFT_Microblaze_Tb'...
Generating merged BMM file for the design top 'FFT_Microblaze_Tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'FFT_Microblaze_Tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_4 -L processing_system7_vip_v1_0_6 -L xilinx_vip -prj FFT_Microblaze_Tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ip/FFT_Microblaze_FFT_Butterfly_Axi_Li_0_0/src/Phase_Re_Factor_ROM_Memory/sim/Phase_Re_Factor_ROM_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Phase_Re_Factor_ROM_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ip/FFT_Microblaze_FFT_Butterfly_Axi_Li_0_0/src/Phase_Im_Factor_ROM_Memory/sim/Phase_Im_Factor_ROM_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Phase_Im_Factor_ROM_Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/32b8/src/fft_package.sv" into library xil_defaultlib
WARNING: [VRFC 10-3824] variable 'temp' must explicitly be declared as automatic or static [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/32b8/src/fft_package.sv:131]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/32b8/src/FFT_STAGE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_STAGE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/32b8/src/Main_Module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/32b8/src/Reverse_Input_Data_Adress.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reverse_Input_Data_Adress
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/32b8/src/Simplified_fft_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simplified_fft_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/32b8/src/s_mult_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_sign_rtl
INFO: [VRFC 10-311] analyzing module s_mult_rtl
INFO: [VRFC 10-311] analyzing module comp_mult_rtl
INFO: [VRFC 10-311] analyzing module fft_block_rtl
INFO: [VRFC 10-311] analyzing module fft_block_simplified_rtl
INFO: [VRFC 10-311] analyzing module addr_rearr_comb
INFO: [VRFC 10-311] analyzing module fft_wrap
"xvhdl --incr --relax -prj FFT_Microblaze_Tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3177.441 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'FFT_Microblaze_Tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado_2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2ce66c6aef364950b00b24e9ac48c0c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L microblaze_v11_0_0 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_15 -L axi_lite_ipif_v3_0_4 -L mdm_v3_2_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot FFT_Microblaze_Tb_behav xil_defaultlib.FFT_Microblaze_Tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'addr_in' [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/32b8/src/Reverse_Input_Data_Adress.sv:62]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package mdm_v3_2_15.mdm_funcs
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package microblaze_v11_0_0.microblaze_types
Compiling package microblaze_v11_0_0.microblaze_isa
Compiling package microblaze_v11_0_0.mmu_types
Compiling package lmb_bram_if_cntlr_v4_0_15.lmb_bram_if_funcs
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package xil_defaultlib.fft_package
Compiling module xil_defaultlib.addr_rearr_comb_default
Compiling module xil_defaultlib.Reverse_Input_Data_Adress
Compiling module xil_defaultlib.fft_block_simplified_rtl
Compiling module xil_defaultlib.Simplified_fft_stage
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.Phase_Im_Factor_ROM_Memory
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.Phase_Re_Factor_ROM_Memory
Compiling module xil_defaultlib.change_sign_rtl
Compiling module xil_defaultlib.s_mult_rtl
Compiling module xil_defaultlib.comp_mult_rtl
Compiling module xil_defaultlib.fft_block_rtl
Compiling module xil_defaultlib.FFT_STAGE
Compiling module xil_defaultlib.FFT_STAGE(Number_Of_Stage=2)
Compiling module xil_defaultlib.FFT_STAGE(Number_Of_Stage=3)
Compiling module xil_defaultlib.Main_Module_default
Compiling module xil_defaultlib.FFT_Butterfly_Axi_Lite_v1_0_S00_...
Compiling module xil_defaultlib.FFT_Butterfly_Axi_Lite_v1_0
Compiling module xil_defaultlib.FFT_Microblaze_FFT_Butterfly_Axi...
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.FFT_Microblaze_clk_wiz_1_0_clk_w...
Compiling module xil_defaultlib.FFT_Microblaze_clk_wiz_1_0
Compiling architecture bscane2_v of entity unisim.BSCANE2 [\BSCANE2(jtag_chain=2)(1,5)\]
Compiling architecture imp of entity mdm_v3_2_15.MB_BSCANE2 [\MB_BSCANE2(c_target=non_rtl,jta...]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture imp of entity mdm_v3_2_15.MB_BUFG [\MB_BUFG(c_target=non_rtl)\]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture fdc_1_v of entity unisim.FDC_1 [fdc_1_default]
Compiling architecture imp of entity mdm_v3_2_15.MB_FDC_1 [\MB_FDC_1(c_target=non_rtl)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_1_v of entity unisim.FDRE_1 [fdre_1_default]
Compiling architecture imp of entity mdm_v3_2_15.MB_FDRE_1 [\MB_FDRE_1(c_target=non_rtl)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000101100111")...]
Compiling architecture imp of entity mdm_v3_2_15.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0100001010000111")...]
Compiling architecture imp of entity mdm_v3_2_15.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0100010001000011")...]
Compiling architecture imp of entity mdm_v3_2_15.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0101100001001101")...]
Compiling architecture imp of entity mdm_v3_2_15.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture imp of entity mdm_v3_2_15.JTAG_CONTROL [\JTAG_CONTROL(c_target=non_rtl,c...]
Compiling architecture imp of entity mdm_v3_2_15.MDM_Core [\MDM_Core(c_target=non_rtl,c_jta...]
Compiling architecture imp of entity mdm_v3_2_15.MDM [\MDM(c_family="zynq",c_bscanid=7...]
Compiling architecture fft_microblaze_mdm_1_0_arch of entity xil_defaultlib.FFT_Microblaze_mdm_1_0 [fft_microblaze_mdm_1_0_default]
Compiling architecture imp of entity microblaze_v11_0_0.DAXI_interface [\DAXI_interface(c_data_size=32,c...]
Compiling architecture and2b1l_v of entity unisim.AND2B1L [and2b1l_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_AND2B1L [\MB_AND2B1L(c_target=zynq)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0011111111111111")...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000000011011")...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(15,0)\]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000001100100")...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0010010100000000")...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture imp of entity microblaze_v11_0_0.mb_sync_bit [\mb_sync_bit(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v11_0_0.mb_sync_vec [\mb_sync_vec(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v11_0_0.mb_sync_bit [\mb_sync_bit(c_levels=1)\]
Compiling architecture imp of entity microblaze_v11_0_0.mb_sync_vec [\mb_sync_vec(c_width=10)\]
Compiling architecture srlc16e_v of entity unisim.SRLC16E [\SRLC16E(0,15)\]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRLC16E [\MB_SRLC16E(c_target=zynq,c_use_...]
Compiling architecture imp of entity microblaze_v11_0_0.address_hit [\address_hit(c_target=zynq,c_fir...]
Compiling architecture imp of entity microblaze_v11_0_0.Debug [\Debug(c_data_size=32,c_instr_si...]
Compiling architecture imp of entity microblaze_v11_0_0.interrupt_mode_converter [\interrupt_mode_converter(c_edge...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="100...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_FDRE [\MB_FDRE(c_target=zynq)\]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_MUXCY_XORCY [\MB_MUXCY_XORCY(c_target=zynq)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_MUXF7 [\MB_MUXF7(c_target=zynq)\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_FDR [\MB_FDR(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_0.PC_Module_gti [\PC_Module_gti(c_data_size=32,c_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="111...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fds_v of entity unisim.FDS [fds_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_FDS [\MB_FDS(c_target=zynq)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="000...]
Compiling architecture imp of entity microblaze_v11_0_0.PreFetch_Buffer_gti [\PreFetch_Buffer_gti(c_instr_siz...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_MUXCY [\MB_MUXCY(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_0.carry_and [\carry_and(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_0.jump_logic [\jump_logic(c_instr_size=32,c_ta...]
Compiling architecture imp of entity microblaze_v11_0_0.carry_or [\carry_or(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_0.Decode_gti [\Decode_gti(c_data_size=32,c_ins...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000001111111100...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6_2 [\MB_LUT6_2(c_target=zynq,init="0...]
Compiling architecture ram32m_v of entity unisim.RAM32M [ram32m_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_RAM32M [\MB_RAM32M(c_target=zynq,c_use_l...]
Compiling architecture imp of entity microblaze_v11_0_0.Register_File_gti [\Register_File_gti(c_data_size=3...]
Compiling architecture imp of entity microblaze_v11_0_0.Operand_Select_gti [\Operand_Select_gti(c_data_size=...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011000000111101010...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6_2 [\MB_LUT6_2(c_target=zynq,init="0...]
Compiling architecture imp of entity microblaze_v11_0_0.ALU_Bit [\ALU_Bit(c_target=zynq,c_allow_l...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000011110101010...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101000001010")(0...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT4 [\MB_LUT4(c_target=zynq,init="111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_MULT_AND [\MB_MULT_AND(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_0.ALU_Bit [\ALU_Bit(c_target=zynq,c_allow_l...]
Compiling architecture imp of entity microblaze_v11_0_0.ALU [\ALU(c_data_size=32,c_allow_lut6...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v11_0_0.Shift_Logic_Module_gti [\Shift_Logic_Module_gti(c_data_s...]
Compiling architecture imp of entity microblaze_v11_0_0.mul_unit [\mul_unit(c_data_size=32,c_targe...]
Compiling architecture imp of entity microblaze_v11_0_0.Barrel_Shifter_gti [\Barrel_Shifter_gti(c_data_size=...]
Compiling architecture imp of entity microblaze_v11_0_0.WB_Mux_Bit [\WB_Mux_Bit(c_target=zynq,c_lut_...]
Compiling architecture imp of entity microblaze_v11_0_0.WB_Mux [\WB_Mux(c_data_size=32,c_daddr_s...]
Compiling architecture imp of entity microblaze_v11_0_0.Zero_Detect_gti [\Zero_Detect_gti(c_data_size=32,...]
Compiling architecture imp of entity microblaze_v11_0_0.Byte_Doublet_Handle_gti [\Byte_Doublet_Handle_gti(c_data_...]
Compiling architecture imp of entity microblaze_v11_0_0.Data_Flow_Logic [\Data_Flow_Logic(c_data_size=32,...]
Compiling architecture msr_reg of entity microblaze_v11_0_0.msr_reg_gti [\msr_reg_gti(c_data_size=32,c_ta...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111110000000011...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6_2 [\MB_LUT6_2(c_target=zynq,init="1...]
Compiling architecture imp of entity microblaze_v11_0_0.mux_bus [\mux_bus(c_target=zynq,c_allow_l...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="100101101001011010...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6_2 [\MB_LUT6_2(c_target=zynq,init="1...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_FDE [\MB_FDE(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_0.exception_registers_gti [\exception_registers_gti(c_data_...]
Compiling architecture imp of entity microblaze_v11_0_0.Fpu [\Fpu(c_data_size=32,c_target=zyn...]
Compiling architecture imp of entity microblaze_v11_0_0.PVR [\PVR(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v11_0_0.Data_Flow_gti [\Data_Flow_gti(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v11_0_0.read_data_mux [\read_data_mux(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v11_0_0.instr_mux [\instr_mux(c_instr_size=32,c_tar...]
Compiling architecture imp of entity microblaze_v11_0_0.MMU [\MMU(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v11_0_0.MicroBlaze_GTi [\MicroBlaze_GTi(c_num_sync_ff_cl...]
Compiling architecture imp of entity microblaze_v11_0_0.mb_sync_bit [mb_sync_bit_default]
Compiling architecture imp of entity microblaze_v11_0_0.MicroBlaze_Core [\MicroBlaze_Core(c_freq=10000000...]
Compiling architecture imp of entity microblaze_v11_0_0.MicroBlaze [\MicroBlaze(c_freq=100000000,c_e...]
Compiling architecture fft_microblaze_microblaze_0_0_arch of entity xil_defaultlib.FFT_Microblaze_microblaze_0_0 [fft_microblaze_microblaze_0_0_de...]
Compiling module xil_defaultlib.s00_couplers_imp_1OEXH0O
Compiling module xil_defaultlib.FFT_Microblaze_microblaze_0_axi_...
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.lmb_mux [\lmb_mux(c_target=zynq,c_baseadd...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="zyn...]
Compiling architecture fft_microblaze_dlmb_bram_if_cntlr_0_arch of entity xil_defaultlib.FFT_Microblaze_dlmb_bram_if_cntlr_0 [fft_microblaze_dlmb_bram_if_cntl...]
Compiling architecture imp of entity lmb_v10_v3_0_9.lmb_v10 [\lmb_v10(c_lmb_num_slaves=1)\]
Compiling architecture fft_microblaze_dlmb_v10_0_arch of entity xil_defaultlib.FFT_Microblaze_dlmb_v10_0 [fft_microblaze_dlmb_v10_0_defaul...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.lmb_mux [\lmb_mux(c_target=zynq,c_baseadd...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="zyn...]
Compiling architecture fft_microblaze_ilmb_bram_if_cntlr_0_arch of entity xil_defaultlib.FFT_Microblaze_ilmb_bram_if_cntlr_0 [fft_microblaze_ilmb_bram_if_cntl...]
Compiling architecture fft_microblaze_ilmb_v10_0_arch of entity xil_defaultlib.FFT_Microblaze_ilmb_v10_0 [fft_microblaze_ilmb_v10_0_defaul...]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.FFT_Microblaze_lmb_bram_0
Compiling module xil_defaultlib.microblaze_0_local_memory_imp_5Y...
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture fft_microblaze_rst_clk_wiz_1_100m_0_arch of entity xil_defaultlib.FFT_Microblaze_rst_clk_wiz_1_100M_0 [fft_microblaze_rst_clk_wiz_1_100...]
Compiling module xil_defaultlib.FFT_Microblaze
Compiling module xil_defaultlib.FFT_Microblaze_wrapper
Compiling module xil_defaultlib.FFT_Microblaze_Tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FFT_Microblaze_Tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 3177.441 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 3177.441 ; gain = 0.000
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/FFT_Microblaze.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//FFT_Butterfly_Axi_Li_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0/M_AXI_DP
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0_axi_periph/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0_axi_periph/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0_axi_periph/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0_axi_periph/s00_couplers/S_AXI
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/FFT_Zynq_Axi_Lite.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/FFT_Zynq_Axi_Lite.protoinst for the following reason(s):
There are no instances of module "FFT_Zynq_Axi_Lite" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/FFT_Zynq.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/FFT_Zynq.protoinst for the following reason(s):
There are no instances of module "FFT_Zynq" in the design.

Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[1].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[1].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[2].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[2].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[3].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[3].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.microblaze_0_local_memory.lmb_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 3177.441 ; gain = 0.000
run 10 us
run 10 us
current_project FFT_Butterfly_Axi_Lite_v1_0_project
current_project fft_module
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'FFT_Microblaze_Tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado_2018_3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'FFT_Microblaze_Tb'...
Generating merged BMM file for the design top 'FFT_Microblaze_Tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'FFT_Microblaze_Tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_4 -L processing_system7_vip_v1_0_6 -L xilinx_vip -prj FFT_Microblaze_Tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/fft_package.sv" into library xil_defaultlib
WARNING: [VRFC 10-3824] variable 'temp' must explicitly be declared as automatic or static [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/fft_package.sv:131]
"xvhdl --incr --relax -prj FFT_Microblaze_Tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'FFT_Microblaze_Tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado_2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2ce66c6aef364950b00b24e9ac48c0c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L microblaze_v11_0_0 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_15 -L axi_lite_ipif_v3_0_4 -L mdm_v3_2_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot FFT_Microblaze_Tb_behav xil_defaultlib.FFT_Microblaze_Tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'addr_in' [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/32b8/src/Reverse_Input_Data_Adress.sv:62]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/FFT_Microblaze.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//FFT_Butterfly_Axi_Li_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0/M_AXI_DP
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0_axi_periph/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0_axi_periph/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0_axi_periph/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0_axi_periph/s00_couplers/S_AXI
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/FFT_Zynq_Axi_Lite.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/FFT_Zynq_Axi_Lite.protoinst for the following reason(s):
There are no instances of module "FFT_Zynq_Axi_Lite" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/FFT_Zynq.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/FFT_Zynq.protoinst for the following reason(s):
There are no instances of module "FFT_Zynq" in the design.

Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[1].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[1].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[2].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[2].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[3].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[3].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.microblaze_0_local_memory.lmb_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 3177.441 ; gain = 0.000
run 10 us
run 10 us
current_project FFT_Butterfly_Axi_Lite_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-4963] Phase_Re_Factor_ROM_Memory has board value specified. The packaged IP will be restricted to usage with board 'em.avnet.com:zed:part0:1.4'
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/FFT_Butterfly_Axi_Lite_1.0/component.xml' ignored by IP packager.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-4963] Phase_Re_Factor_ROM_Memory has board value specified. The packaged IP will be restricted to usage with board 'em.avnet.com:zed:part0:1.4'
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/FFT_Butterfly_Axi_Lite_1.0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5101] Packaging a component with a SystemVerilog top file is not fully supported. Please refer to UG1118 'Creating and Packaging Custom IP'.
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'M' by 6 for port or parameter 'SIGN'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'DEFAULT_INPUTS' by 16 for port or parameter 'DEFAULT_OUTPUTS'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'DEFAULT_INPUTS' by 16 for port or parameter 'MAX_ADRESS'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'F' by 10 for port or parameter 'word_t'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'M' by 6 for port or parameter 'word_t'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'F' by 10 for port or parameter 'long_word_t'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'M' by 6 for port or parameter 'long_word_t'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'F' by 10 for port or parameter 'complex_t'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'M' by 6 for port or parameter 'complex_t'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'F' by 10 for port or parameter 'complex_mul_res_t'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'M' by 6 for port or parameter 'complex_mul_res_t'
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
set_property core_revision 14 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project fft_module
open_bd_design {C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/FFT_Microblaze.bd}
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/FFT_Butterfly_Axi_Lite_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/fft_butterfly_Axi_Lite_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/fft_butterfly_Axi_Lite_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/fft_ip_1.0'.
report_ip_status -name ip_status
upgrade_ip [get_ips  {FFT_Microblaze_FFT_Butterfly_Axi_Li_0_0 FFT_Zynq_Axi_Lite_FFT_Butterfly_Axi_Li_0_0}] -log ip_upgrade.log
Upgrading 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/FFT_Microblaze.bd'
INFO: [IP_Flow 19-3422] Upgraded FFT_Microblaze_FFT_Butterfly_Axi_Li_0_0 (FFT_Butterfly_Axi_Lite_v1.0 1.0) from revision 13 to revision 14
Wrote  : <C:\Users\Vrael\Desktop\FFT_Project\module_sim\fft_module\fft_module.srcs\sources_1\bd\FFT_Microblaze\FFT_Microblaze.bd> 
Upgrading 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq_Axi_Lite/FFT_Zynq_Axi_Lite.bd'
INFO: [IP_Flow 19-3422] Upgraded FFT_Zynq_Axi_Lite_FFT_Butterfly_Axi_Li_0_0 (FFT_Butterfly_Axi_Lite_v1.0 1.0) from revision 13 to revision 14
Wrote  : <C:\Users\Vrael\Desktop\FFT_Project\module_sim\fft_module\fft_module.srcs\sources_1\bd\FFT_Zynq_Axi_Lite\FFT_Zynq_Axi_Lite.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips {FFT_Microblaze_FFT_Butterfly_Axi_Li_0_0 FFT_Zynq_Axi_Lite_FFT_Butterfly_Axi_Li_0_0}] -no_script -sync -force -quiet
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Wrote  : <C:\Users\Vrael\Desktop\FFT_Project\module_sim\fft_module\fft_module.srcs\sources_1\bd\FFT_Microblaze\FFT_Microblaze.bd> 
VHDL Output written to : C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/synth/FFT_Microblaze.v
VHDL Output written to : C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/sim/FFT_Microblaze.v
VHDL Output written to : C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/hdl/FFT_Microblaze_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block FFT_Butterfly_Axi_Li_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
Exporting to file C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/hw_handoff/FFT_Microblaze.hwh
Generated Block Design Tcl file C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/hw_handoff/FFT_Microblaze_bd.tcl
Generated Hardware Definition File C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/synth/FFT_Microblaze.hwdef
Generating merged BMM file for the design top 'FFT_Microblaze_Tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado_2018_3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'FFT_Microblaze_Tb'...
Generating merged BMM file for the design top 'FFT_Microblaze_Tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'FFT_Microblaze_Tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_4 -L processing_system7_vip_v1_0_6 -L xilinx_vip -prj FFT_Microblaze_Tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ip/FFT_Microblaze_FFT_Butterfly_Axi_Li_0_0/src/Phase_Re_Factor_ROM_Memory/sim/Phase_Re_Factor_ROM_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Phase_Re_Factor_ROM_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ip/FFT_Microblaze_FFT_Butterfly_Axi_Li_0_0/src/Phase_Im_Factor_ROM_Memory/sim/Phase_Im_Factor_ROM_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Phase_Im_Factor_ROM_Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/b0d0/hdl/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Butterfly_Axi_Lite_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/b0d0/src/fft_package.sv" into library xil_defaultlib
WARNING: [VRFC 10-3824] variable 'temp' must explicitly be declared as automatic or static [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/b0d0/src/fft_package.sv:131]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/b0d0/src/FFT_STAGE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_STAGE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/b0d0/src/Main_Module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/b0d0/src/Reverse_Input_Data_Adress.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reverse_Input_Data_Adress
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/b0d0/src/Simplified_fft_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simplified_fft_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/b0d0/src/s_mult_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_sign_rtl
INFO: [VRFC 10-311] analyzing module s_mult_rtl
INFO: [VRFC 10-311] analyzing module comp_mult_rtl
INFO: [VRFC 10-311] analyzing module fft_block_rtl
INFO: [VRFC 10-311] analyzing module fft_block_simplified_rtl
INFO: [VRFC 10-311] analyzing module addr_rearr_comb
INFO: [VRFC 10-311] analyzing module fft_wrap
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/b0d0/hdl/FFT_Butterfly_Axi_Lite_v1_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Butterfly_Axi_Lite_v1_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ip/FFT_Microblaze_FFT_Butterfly_Axi_Li_0_0/sim/FFT_Microblaze_FFT_Butterfly_Axi_Li_0_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Microblaze_FFT_Butterfly_Axi_Li_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ip/FFT_Microblaze_lmb_bram_0/sim/FFT_Microblaze_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Microblaze_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ip/FFT_Microblaze_clk_wiz_1_0/FFT_Microblaze_clk_wiz_1_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Microblaze_clk_wiz_1_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ip/FFT_Microblaze_clk_wiz_1_0/FFT_Microblaze_clk_wiz_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Microblaze_clk_wiz_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/sim/FFT_Microblaze.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Microblaze
INFO: [VRFC 10-311] analyzing module FFT_Microblaze_microblaze_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module microblaze_0_local_memory_imp_5Y9IZX
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1OEXH0O
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/hdl/FFT_Microblaze_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Microblaze_wrapper
"xvhdl --incr --relax -prj FFT_Microblaze_Tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 3258.824 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'FFT_Microblaze_Tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado_2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2ce66c6aef364950b00b24e9ac48c0c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L microblaze_v11_0_0 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_15 -L axi_lite_ipif_v3_0_4 -L mdm_v3_2_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot FFT_Microblaze_Tb_behav xil_defaultlib.FFT_Microblaze_Tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'addr_in' [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/b0d0/src/Reverse_Input_Data_Adress.sv:62]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package mdm_v3_2_15.mdm_funcs
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package microblaze_v11_0_0.microblaze_types
Compiling package microblaze_v11_0_0.microblaze_isa
Compiling package microblaze_v11_0_0.mmu_types
Compiling package lmb_bram_if_cntlr_v4_0_15.lmb_bram_if_funcs
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package xil_defaultlib.fft_package
Compiling module xil_defaultlib.addr_rearr_comb_default
Compiling module xil_defaultlib.Reverse_Input_Data_Adress
Compiling module xil_defaultlib.fft_block_simplified_rtl
Compiling module xil_defaultlib.Simplified_fft_stage
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.Phase_Im_Factor_ROM_Memory
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.Phase_Re_Factor_ROM_Memory
Compiling module xil_defaultlib.change_sign_rtl
Compiling module xil_defaultlib.s_mult_rtl
Compiling module xil_defaultlib.comp_mult_rtl
Compiling module xil_defaultlib.fft_block_rtl
Compiling module xil_defaultlib.FFT_STAGE
Compiling module xil_defaultlib.FFT_STAGE(Number_Of_Stage=2)
Compiling module xil_defaultlib.FFT_STAGE(Number_Of_Stage=3)
Compiling module xil_defaultlib.Main_Module_default
Compiling module xil_defaultlib.FFT_Butterfly_Axi_Lite_v1_0_S00_...
Compiling module xil_defaultlib.FFT_Butterfly_Axi_Lite_v1_0
Compiling module xil_defaultlib.FFT_Microblaze_FFT_Butterfly_Axi...
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.FFT_Microblaze_clk_wiz_1_0_clk_w...
Compiling module xil_defaultlib.FFT_Microblaze_clk_wiz_1_0
Compiling architecture bscane2_v of entity unisim.BSCANE2 [\BSCANE2(jtag_chain=2)(1,5)\]
Compiling architecture imp of entity mdm_v3_2_15.MB_BSCANE2 [\MB_BSCANE2(c_target=non_rtl,jta...]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture imp of entity mdm_v3_2_15.MB_BUFG [\MB_BUFG(c_target=non_rtl)\]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture fdc_1_v of entity unisim.FDC_1 [fdc_1_default]
Compiling architecture imp of entity mdm_v3_2_15.MB_FDC_1 [\MB_FDC_1(c_target=non_rtl)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_1_v of entity unisim.FDRE_1 [fdre_1_default]
Compiling architecture imp of entity mdm_v3_2_15.MB_FDRE_1 [\MB_FDRE_1(c_target=non_rtl)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000101100111")...]
Compiling architecture imp of entity mdm_v3_2_15.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0100001010000111")...]
Compiling architecture imp of entity mdm_v3_2_15.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0100010001000011")...]
Compiling architecture imp of entity mdm_v3_2_15.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0101100001001101")...]
Compiling architecture imp of entity mdm_v3_2_15.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture imp of entity mdm_v3_2_15.JTAG_CONTROL [\JTAG_CONTROL(c_target=non_rtl,c...]
Compiling architecture imp of entity mdm_v3_2_15.MDM_Core [\MDM_Core(c_target=non_rtl,c_jta...]
Compiling architecture imp of entity mdm_v3_2_15.MDM [\MDM(c_family="zynq",c_bscanid=7...]
Compiling architecture fft_microblaze_mdm_1_0_arch of entity xil_defaultlib.FFT_Microblaze_mdm_1_0 [fft_microblaze_mdm_1_0_default]
Compiling architecture imp of entity microblaze_v11_0_0.DAXI_interface [\DAXI_interface(c_data_size=32,c...]
Compiling architecture and2b1l_v of entity unisim.AND2B1L [and2b1l_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_AND2B1L [\MB_AND2B1L(c_target=zynq)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0011111111111111")...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000000011011")...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(15,0)\]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000001100100")...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0010010100000000")...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture imp of entity microblaze_v11_0_0.mb_sync_bit [\mb_sync_bit(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v11_0_0.mb_sync_vec [\mb_sync_vec(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v11_0_0.mb_sync_bit [\mb_sync_bit(c_levels=1)\]
Compiling architecture imp of entity microblaze_v11_0_0.mb_sync_vec [\mb_sync_vec(c_width=10)\]
Compiling architecture srlc16e_v of entity unisim.SRLC16E [\SRLC16E(0,15)\]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRLC16E [\MB_SRLC16E(c_target=zynq,c_use_...]
Compiling architecture imp of entity microblaze_v11_0_0.address_hit [\address_hit(c_target=zynq,c_fir...]
Compiling architecture imp of entity microblaze_v11_0_0.Debug [\Debug(c_data_size=32,c_instr_si...]
Compiling architecture imp of entity microblaze_v11_0_0.interrupt_mode_converter [\interrupt_mode_converter(c_edge...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="100...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_FDRE [\MB_FDRE(c_target=zynq)\]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_MUXCY_XORCY [\MB_MUXCY_XORCY(c_target=zynq)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_MUXF7 [\MB_MUXF7(c_target=zynq)\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_FDR [\MB_FDR(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_0.PC_Module_gti [\PC_Module_gti(c_data_size=32,c_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="111...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fds_v of entity unisim.FDS [fds_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_FDS [\MB_FDS(c_target=zynq)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="000...]
Compiling architecture imp of entity microblaze_v11_0_0.PreFetch_Buffer_gti [\PreFetch_Buffer_gti(c_instr_siz...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_MUXCY [\MB_MUXCY(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_0.carry_and [\carry_and(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_0.jump_logic [\jump_logic(c_instr_size=32,c_ta...]
Compiling architecture imp of entity microblaze_v11_0_0.carry_or [\carry_or(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_0.Decode_gti [\Decode_gti(c_data_size=32,c_ins...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000001111111100...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6_2 [\MB_LUT6_2(c_target=zynq,init="0...]
Compiling architecture ram32m_v of entity unisim.RAM32M [ram32m_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_RAM32M [\MB_RAM32M(c_target=zynq,c_use_l...]
Compiling architecture imp of entity microblaze_v11_0_0.Register_File_gti [\Register_File_gti(c_data_size=3...]
Compiling architecture imp of entity microblaze_v11_0_0.Operand_Select_gti [\Operand_Select_gti(c_data_size=...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011000000111101010...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6_2 [\MB_LUT6_2(c_target=zynq,init="0...]
Compiling architecture imp of entity microblaze_v11_0_0.ALU_Bit [\ALU_Bit(c_target=zynq,c_allow_l...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000011110101010...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101000001010")(0...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT4 [\MB_LUT4(c_target=zynq,init="111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_MULT_AND [\MB_MULT_AND(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_0.ALU_Bit [\ALU_Bit(c_target=zynq,c_allow_l...]
Compiling architecture imp of entity microblaze_v11_0_0.ALU [\ALU(c_data_size=32,c_allow_lut6...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v11_0_0.Shift_Logic_Module_gti [\Shift_Logic_Module_gti(c_data_s...]
Compiling architecture imp of entity microblaze_v11_0_0.mul_unit [\mul_unit(c_data_size=32,c_targe...]
Compiling architecture imp of entity microblaze_v11_0_0.Barrel_Shifter_gti [\Barrel_Shifter_gti(c_data_size=...]
Compiling architecture imp of entity microblaze_v11_0_0.WB_Mux_Bit [\WB_Mux_Bit(c_target=zynq,c_lut_...]
Compiling architecture imp of entity microblaze_v11_0_0.WB_Mux [\WB_Mux(c_data_size=32,c_daddr_s...]
Compiling architecture imp of entity microblaze_v11_0_0.Zero_Detect_gti [\Zero_Detect_gti(c_data_size=32,...]
Compiling architecture imp of entity microblaze_v11_0_0.Byte_Doublet_Handle_gti [\Byte_Doublet_Handle_gti(c_data_...]
Compiling architecture imp of entity microblaze_v11_0_0.Data_Flow_Logic [\Data_Flow_Logic(c_data_size=32,...]
Compiling architecture msr_reg of entity microblaze_v11_0_0.msr_reg_gti [\msr_reg_gti(c_data_size=32,c_ta...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111110000000011...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6_2 [\MB_LUT6_2(c_target=zynq,init="1...]
Compiling architecture imp of entity microblaze_v11_0_0.mux_bus [\mux_bus(c_target=zynq,c_allow_l...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="100101101001011010...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6_2 [\MB_LUT6_2(c_target=zynq,init="1...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_FDE [\MB_FDE(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_0.exception_registers_gti [\exception_registers_gti(c_data_...]
Compiling architecture imp of entity microblaze_v11_0_0.Fpu [\Fpu(c_data_size=32,c_target=zyn...]
Compiling architecture imp of entity microblaze_v11_0_0.PVR [\PVR(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v11_0_0.Data_Flow_gti [\Data_Flow_gti(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v11_0_0.read_data_mux [\read_data_mux(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v11_0_0.instr_mux [\instr_mux(c_instr_size=32,c_tar...]
Compiling architecture imp of entity microblaze_v11_0_0.MMU [\MMU(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v11_0_0.MicroBlaze_GTi [\MicroBlaze_GTi(c_num_sync_ff_cl...]
Compiling architecture imp of entity microblaze_v11_0_0.mb_sync_bit [mb_sync_bit_default]
Compiling architecture imp of entity microblaze_v11_0_0.MicroBlaze_Core [\MicroBlaze_Core(c_freq=10000000...]
Compiling architecture imp of entity microblaze_v11_0_0.MicroBlaze [\MicroBlaze(c_freq=100000000,c_e...]
Compiling architecture fft_microblaze_microblaze_0_0_arch of entity xil_defaultlib.FFT_Microblaze_microblaze_0_0 [fft_microblaze_microblaze_0_0_de...]
Compiling module xil_defaultlib.s00_couplers_imp_1OEXH0O
Compiling module xil_defaultlib.FFT_Microblaze_microblaze_0_axi_...
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.lmb_mux [\lmb_mux(c_target=zynq,c_baseadd...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="zyn...]
Compiling architecture fft_microblaze_dlmb_bram_if_cntlr_0_arch of entity xil_defaultlib.FFT_Microblaze_dlmb_bram_if_cntlr_0 [fft_microblaze_dlmb_bram_if_cntl...]
Compiling architecture imp of entity lmb_v10_v3_0_9.lmb_v10 [\lmb_v10(c_lmb_num_slaves=1)\]
Compiling architecture fft_microblaze_dlmb_v10_0_arch of entity xil_defaultlib.FFT_Microblaze_dlmb_v10_0 [fft_microblaze_dlmb_v10_0_defaul...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.lmb_mux [\lmb_mux(c_target=zynq,c_baseadd...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="zyn...]
Compiling architecture fft_microblaze_ilmb_bram_if_cntlr_0_arch of entity xil_defaultlib.FFT_Microblaze_ilmb_bram_if_cntlr_0 [fft_microblaze_ilmb_bram_if_cntl...]
Compiling architecture fft_microblaze_ilmb_v10_0_arch of entity xil_defaultlib.FFT_Microblaze_ilmb_v10_0 [fft_microblaze_ilmb_v10_0_defaul...]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.FFT_Microblaze_lmb_bram_0
Compiling module xil_defaultlib.microblaze_0_local_memory_imp_5Y...
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture fft_microblaze_rst_clk_wiz_1_100m_0_arch of entity xil_defaultlib.FFT_Microblaze_rst_clk_wiz_1_100M_0 [fft_microblaze_rst_clk_wiz_1_100...]
Compiling module xil_defaultlib.FFT_Microblaze
Compiling module xil_defaultlib.FFT_Microblaze_wrapper
Compiling module xil_defaultlib.FFT_Microblaze_Tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FFT_Microblaze_Tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 3258.824 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '18' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 3258.824 ; gain = 0.000
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/FFT_Microblaze.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//FFT_Butterfly_Axi_Li_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0/M_AXI_DP
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0_axi_periph/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0_axi_periph/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0_axi_periph/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0_axi_periph/s00_couplers/S_AXI
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/FFT_Zynq_Axi_Lite.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/FFT_Zynq_Axi_Lite.protoinst for the following reason(s):
There are no instances of module "FFT_Zynq_Axi_Lite" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/FFT_Zynq.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/FFT_Zynq.protoinst for the following reason(s):
There are no instances of module "FFT_Zynq" in the design.

Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[1].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[1].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[2].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[2].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[3].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[3].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.microblaze_0_local_memory.lmb_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:32 . Memory (MB): peak = 3258.824 ; gain = 0.000
run 10 us
run 10 us
set_property top Main_Module_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
current_sim simulation_7
update_compile_order -fileset sim_1
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'Main_Module_TB'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado_2018_3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'Main_Module_TB'...
Generating merged BMM file for the design top 'Main_Module_TB'...
INFO: [SIM-utils-54] Inspecting design source files for 'Main_Module_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_4 -L processing_system7_vip_v1_0_6 -L xilinx_vip -prj Main_Module_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/fft_package.sv" into library xil_defaultlib
WARNING: [VRFC 10-3824] variable 'temp' must explicitly be declared as automatic or static [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/fft_package.sv:131]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/ip/Phase_Re_Factor_ROM_Memory/sim/Phase_Re_Factor_ROM_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Phase_Re_Factor_ROM_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/ip/Phase_Im_Factor_ROM_Memory/sim/Phase_Im_Factor_ROM_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Phase_Im_Factor_ROM_Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/FFT_STAGE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_STAGE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Main_Module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Reverse_Input_Data_Adress.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reverse_Input_Data_Adress
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Simplified_fft_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simplified_fft_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/imports/rtl_blocks/s_mult_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_sign_rtl
INFO: [VRFC 10-311] analyzing module s_mult_rtl
INFO: [VRFC 10-311] analyzing module comp_mult_rtl
INFO: [VRFC 10-311] analyzing module fft_block_rtl
INFO: [VRFC 10-311] analyzing module fft_block_simplified_rtl
INFO: [VRFC 10-311] analyzing module addr_rearr_comb
INFO: [VRFC 10-311] analyzing module fft_wrap
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 3557.559 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'Main_Module_TB'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado_2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2ce66c6aef364950b00b24e9ac48c0c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Main_Module_TB_behav xil_defaultlib.Main_Module_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'addr_in' [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Reverse_Input_Data_Adress.sv:62]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.fft_package
Compiling module xil_defaultlib.addr_rearr_comb_default
Compiling module xil_defaultlib.Reverse_Input_Data_Adress
Compiling module xil_defaultlib.fft_block_simplified_rtl
Compiling module xil_defaultlib.Simplified_fft_stage
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.Phase_Im_Factor_ROM_Memory
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.Phase_Re_Factor_ROM_Memory
Compiling module xil_defaultlib.change_sign_rtl
Compiling module xil_defaultlib.s_mult_rtl
Compiling module xil_defaultlib.comp_mult_rtl
Compiling module xil_defaultlib.fft_block_rtl
Compiling module xil_defaultlib.FFT_STAGE
Compiling module xil_defaultlib.FFT_STAGE(Number_Of_Stage=2)
Compiling module xil_defaultlib.FFT_STAGE(Number_Of_Stage=3)
Compiling module xil_defaultlib.Main_Module_default
Compiling module xil_defaultlib.Main_Module_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Main_Module_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/FFT_Microblaze.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/FFT_Microblaze.protoinst for the following reason(s):
There are no instances of module "FFT_Microblaze" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/FFT_Zynq_Axi_Lite.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/FFT_Zynq_Axi_Lite.protoinst for the following reason(s):
There are no instances of module "FFT_Zynq_Axi_Lite" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/FFT_Zynq.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/FFT_Zynq.protoinst for the following reason(s):
There are no instances of module "FFT_Zynq" in the design.

Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[1].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[1].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[2].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[2].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[3].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[3].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 3557.652 ; gain = 0.094
run 10 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'Main_Module_TB'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado_2018_3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'Main_Module_TB'...
Generating merged BMM file for the design top 'Main_Module_TB'...
INFO: [SIM-utils-54] Inspecting design source files for 'Main_Module_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_4 -L processing_system7_vip_v1_0_6 -L xilinx_vip -prj Main_Module_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'Main_Module_TB'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado_2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2ce66c6aef364950b00b24e9ac48c0c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Main_Module_TB_behav xil_defaultlib.Main_Module_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'addr_in' [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Reverse_Input_Data_Adress.sv:62]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/FFT_Microblaze.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/FFT_Microblaze.protoinst for the following reason(s):
There are no instances of module "FFT_Microblaze" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/FFT_Zynq_Axi_Lite.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/FFT_Zynq_Axi_Lite.protoinst for the following reason(s):
There are no instances of module "FFT_Zynq_Axi_Lite" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/FFT_Zynq.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/FFT_Zynq.protoinst for the following reason(s):
There are no instances of module "FFT_Zynq" in the design.

Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[1].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[1].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[2].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[2].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[3].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[3].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 3557.652 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'Main_Module_TB'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado_2018_3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'Main_Module_TB'...
Generating merged BMM file for the design top 'Main_Module_TB'...
INFO: [SIM-utils-54] Inspecting design source files for 'Main_Module_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_4 -L processing_system7_vip_v1_0_6 -L xilinx_vip -prj Main_Module_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'Main_Module_TB'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado_2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2ce66c6aef364950b00b24e9ac48c0c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Main_Module_TB_behav xil_defaultlib.Main_Module_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'addr_in' [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Reverse_Input_Data_Adress.sv:62]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/FFT_Microblaze.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/FFT_Microblaze.protoinst for the following reason(s):
There are no instances of module "FFT_Microblaze" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/FFT_Zynq_Axi_Lite.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/FFT_Zynq_Axi_Lite.protoinst for the following reason(s):
There are no instances of module "FFT_Zynq_Axi_Lite" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/FFT_Zynq.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/FFT_Zynq.protoinst for the following reason(s):
There are no instances of module "FFT_Zynq" in the design.

Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[1].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[1].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[2].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[2].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[3].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[3].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 3557.652 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'Main_Module_TB'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado_2018_3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'Main_Module_TB'...
Generating merged BMM file for the design top 'Main_Module_TB'...
INFO: [SIM-utils-54] Inspecting design source files for 'Main_Module_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_4 -L processing_system7_vip_v1_0_6 -L xilinx_vip -prj Main_Module_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/FFT_STAGE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_STAGE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Main_Module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Reverse_Input_Data_Adress.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reverse_Input_Data_Adress
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Simplified_fft_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simplified_fft_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/imports/rtl_blocks/s_mult_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_sign_rtl
INFO: [VRFC 10-311] analyzing module s_mult_rtl
INFO: [VRFC 10-311] analyzing module comp_mult_rtl
INFO: [VRFC 10-311] analyzing module fft_block_rtl
INFO: [VRFC 10-311] analyzing module fft_block_simplified_rtl
INFO: [VRFC 10-311] analyzing module addr_rearr_comb
INFO: [VRFC 10-311] analyzing module fft_wrap
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sim_1/new/Main_Module_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Module_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'Main_Module_TB'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado_2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2ce66c6aef364950b00b24e9ac48c0c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Main_Module_TB_behav xil_defaultlib.Main_Module_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'addr_in' [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Reverse_Input_Data_Adress.sv:62]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.fft_package
Compiling module xil_defaultlib.addr_rearr_comb_default
Compiling module xil_defaultlib.Reverse_Input_Data_Adress
Compiling module xil_defaultlib.fft_block_simplified_rtl
Compiling module xil_defaultlib.Simplified_fft_stage
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.Phase_Im_Factor_ROM_Memory
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.Phase_Re_Factor_ROM_Memory
Compiling module xil_defaultlib.change_sign_rtl
Compiling module xil_defaultlib.s_mult_rtl
Compiling module xil_defaultlib.comp_mult_rtl
Compiling module xil_defaultlib.fft_block_rtl
Compiling module xil_defaultlib.FFT_STAGE
Compiling module xil_defaultlib.FFT_STAGE(Number_Of_Stage=2)
Compiling module xil_defaultlib.FFT_STAGE(Number_Of_Stage=3)
Compiling module xil_defaultlib.Main_Module_default
Compiling module xil_defaultlib.Main_Module_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Main_Module_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/FFT_Microblaze.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/FFT_Microblaze.protoinst for the following reason(s):
There are no instances of module "FFT_Microblaze" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/FFT_Zynq_Axi_Lite.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/FFT_Zynq_Axi_Lite.protoinst for the following reason(s):
There are no instances of module "FFT_Zynq_Axi_Lite" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/FFT_Zynq.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/FFT_Zynq.protoinst for the following reason(s):
There are no instances of module "FFT_Zynq" in the design.

Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[1].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[1].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[2].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[2].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[3].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[3].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 3557.652 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'Main_Module_TB'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado_2018_3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'Main_Module_TB'...
Generating merged BMM file for the design top 'Main_Module_TB'...
INFO: [SIM-utils-54] Inspecting design source files for 'Main_Module_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_4 -L processing_system7_vip_v1_0_6 -L xilinx_vip -prj Main_Module_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/FFT_STAGE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_STAGE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Main_Module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Reverse_Input_Data_Adress.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reverse_Input_Data_Adress
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Simplified_fft_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simplified_fft_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/imports/rtl_blocks/s_mult_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_sign_rtl
INFO: [VRFC 10-311] analyzing module s_mult_rtl
INFO: [VRFC 10-311] analyzing module comp_mult_rtl
INFO: [VRFC 10-311] analyzing module fft_block_rtl
INFO: [VRFC 10-311] analyzing module fft_block_simplified_rtl
INFO: [VRFC 10-311] analyzing module addr_rearr_comb
INFO: [VRFC 10-311] analyzing module fft_wrap
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sim_1/new/Main_Module_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Module_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'Main_Module_TB'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado_2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2ce66c6aef364950b00b24e9ac48c0c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Main_Module_TB_behav xil_defaultlib.Main_Module_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'addr_in' [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/Reverse_Input_Data_Adress.sv:62]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.fft_package
Compiling module xil_defaultlib.addr_rearr_comb_default
Compiling module xil_defaultlib.Reverse_Input_Data_Adress
Compiling module xil_defaultlib.fft_block_simplified_rtl
Compiling module xil_defaultlib.Simplified_fft_stage
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.Phase_Im_Factor_ROM_Memory
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.Phase_Re_Factor_ROM_Memory
Compiling module xil_defaultlib.change_sign_rtl
Compiling module xil_defaultlib.s_mult_rtl
Compiling module xil_defaultlib.comp_mult_rtl
Compiling module xil_defaultlib.fft_block_rtl
Compiling module xil_defaultlib.FFT_STAGE
Compiling module xil_defaultlib.FFT_STAGE(Number_Of_Stage=2)
Compiling module xil_defaultlib.FFT_STAGE(Number_Of_Stage=3)
Compiling module xil_defaultlib.Main_Module_default
Compiling module xil_defaultlib.Main_Module_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Main_Module_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/FFT_Microblaze.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/FFT_Microblaze.protoinst for the following reason(s):
There are no instances of module "FFT_Microblaze" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/FFT_Zynq_Axi_Lite.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/FFT_Zynq_Axi_Lite.protoinst for the following reason(s):
There are no instances of module "FFT_Zynq_Axi_Lite" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/FFT_Zynq.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/FFT_Zynq.protoinst for the following reason(s):
There are no instances of module "FFT_Zynq" in the design.

Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[1].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[1].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[2].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[2].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[3].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Main_Module_TB.Main.genblk1[3].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 3557.652 ; gain = 0.000
run 10 us
current_project FFT_Butterfly_Axi_Lite_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-4963] Phase_Re_Factor_ROM_Memory has board value specified. The packaged IP will be restricted to usage with board 'em.avnet.com:zed:part0:1.4'
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/FFT_Butterfly_Axi_Lite_1.0/component.xml' ignored by IP packager.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-4963] Phase_Re_Factor_ROM_Memory has board value specified. The packaged IP will be restricted to usage with board 'em.avnet.com:zed:part0:1.4'
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/FFT_Butterfly_Axi_Lite_1.0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5101] Packaging a component with a SystemVerilog top file is not fully supported. Please refer to UG1118 'Creating and Packaging Custom IP'.
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'M' by 6 for port or parameter 'SIGN'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'DEFAULT_INPUTS' by 16 for port or parameter 'DEFAULT_OUTPUTS'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'DEFAULT_INPUTS' by 16 for port or parameter 'MAX_ADRESS'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'F' by 10 for port or parameter 'word_t'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'M' by 6 for port or parameter 'word_t'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'F' by 10 for port or parameter 'long_word_t'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'M' by 6 for port or parameter 'long_word_t'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'F' by 10 for port or parameter 'complex_t'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'M' by 6 for port or parameter 'complex_t'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'F' by 10 for port or parameter 'complex_mul_res_t'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'M' by 6 for port or parameter 'complex_mul_res_t'
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
set_property core_revision 15 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project fft_module
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/FFT_Butterfly_Axi_Lite_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/fft_butterfly_Axi_Lite_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/fft_butterfly_Axi_Lite_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/fft_ip_1.0'.
report_ip_status -name ip_status
current_project FFT_Butterfly_Axi_Lite_v1_0_project
ERROR: [BD 5-104] A block design must be open to run this command. Please create/open a block design.
ERROR: [Common 17-39] 'get_bd_intf_ports' failed due to earlier errors.
ERROR: [#UNDEF] Tcl Error in evaluating proc can_apply_rule : ERROR: [Common 17-39] 'get_bd_intf_ports' failed due to earlier errors.
ERROR: [BD 5-104] A block design must be open to run this command. Please create/open a block design.
ERROR: [Common 17-39] 'get_bd_intf_ports' failed due to earlier errors.
ERROR: [#UNDEF] Tcl Error in evaluating proc can_apply_rule : ERROR: [Common 17-39] 'get_bd_intf_ports' failed due to earlier errors.
ERROR: [BD 5-104] A block design must be open to run this command. Please create/open a block design.
ERROR: [Common 17-39] 'get_bd_intf_ports' failed due to earlier errors.
ERROR: [#UNDEF] Tcl Error in evaluating proc can_apply_rule : ERROR: [Common 17-39] 'get_bd_intf_ports' failed due to earlier errors.
current_project fft_module
upgrade_ip [get_ips  {FFT_Microblaze_FFT_Butterfly_Axi_Li_0_0 FFT_Zynq_Axi_Lite_FFT_Butterfly_Axi_Li_0_0 FFT_Zynq_fft_butterlfy_ip_0_1}] -log ip_upgrade.log
Upgrading 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/FFT_Microblaze.bd'
INFO: [IP_Flow 19-3422] Upgraded FFT_Microblaze_FFT_Butterfly_Axi_Li_0_0 (FFT_Butterfly_Axi_Lite_v1.0 1.0) from revision 14 to revision 15
Wrote  : <C:\Users\Vrael\Desktop\FFT_Project\module_sim\fft_module\fft_module.srcs\sources_1\bd\FFT_Microblaze\FFT_Microblaze.bd> 
Upgrading 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq_Axi_Lite/FFT_Zynq_Axi_Lite.bd'
INFO: [IP_Flow 19-3422] Upgraded FFT_Zynq_Axi_Lite_FFT_Butterfly_Axi_Li_0_0 (FFT_Butterfly_Axi_Lite_v1.0 1.0) from revision 14 to revision 15
Wrote  : <C:\Users\Vrael\Desktop\FFT_Project\module_sim\fft_module\fft_module.srcs\sources_1\bd\FFT_Zynq_Axi_Lite\FFT_Zynq_Axi_Lite.bd> 
Upgrading 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq/FFT_Zynq.bd'
INFO: [IP_Flow 19-1972] Upgraded FFT_Zynq_fft_butterlfy_ip_0_1 from fft_butterlfy_ip_v1.0 1.0 to fft_butterlfy_ip_v1.0 1.0
Wrote  : <C:\Users\Vrael\Desktop\FFT_Project\module_sim\fft_module\fft_module.srcs\sources_1\bd\FFT_Zynq\FFT_Zynq.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips {FFT_Microblaze_FFT_Butterfly_Axi_Li_0_0 FFT_Zynq_Axi_Lite_FFT_Butterfly_Axi_Li_0_0 FFT_Zynq_fft_butterlfy_ip_0_1}] -no_script -sync -force -quiet
current_bd_design [get_bd_designs FFT_Microblaze]
validate_bd_design
save_bd_design
Wrote  : <C:\Users\Vrael\Desktop\FFT_Project\module_sim\fft_module\fft_module.srcs\sources_1\bd\FFT_Microblaze\FFT_Microblaze.bd> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [BD 41-1662] The design 'FFT_Microblaze.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/synth/FFT_Microblaze.v
VHDL Output written to : C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/sim/FFT_Microblaze.v
VHDL Output written to : C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/hdl/FFT_Microblaze_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block FFT_Butterfly_Axi_Li_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
Exporting to file C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/hw_handoff/FFT_Microblaze.hwh
Generated Block Design Tcl file C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/hw_handoff/FFT_Microblaze_bd.tcl
Generated Hardware Definition File C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/synth/FFT_Microblaze.hwdef
[Wed Jun  9 14:28:44 2021] Launched FFT_Microblaze_FFT_Butterfly_Axi_Li_0_0_synth_1, synth_1...
Run output will be captured here:
FFT_Microblaze_FFT_Butterfly_Axi_Li_0_0_synth_1: C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.runs/FFT_Microblaze_FFT_Butterfly_Axi_Li_0_0_synth_1/runme.log
synth_1: C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.runs/synth_1/runme.log
[Wed Jun  9 14:28:44 2021] Launched impl_1...
Run output will be captured here: C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3572.512 ; gain = 14.859
export_ip_user_files -of_objects  [get_files C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq_Axi_Lite/ip/FFT_Zynq_Axi_Lite_FFT_Butterfly_Axi_Li_0_0/src/Phase_Re_Factor_ROM_Memory/Phase_Cos_Re_Factors_ROM_Init.coe] -no_script -reset -force -quiet
remove_files  C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq_Axi_Lite/ip/FFT_Zynq_Axi_Lite_FFT_Butterfly_Axi_Li_0_0/src/Phase_Re_Factor_ROM_Memory/Phase_Cos_Re_Factors_ROM_Init.coe
export_ip_user_files -of_objects  [get_files C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq_Axi_Lite/ip/FFT_Zynq_Axi_Lite_FFT_Butterfly_Axi_Li_0_0/src/Phase_Im_Factor_ROM_Memory/Phase_Sin_Im_Factors_ROM_Init.coe] -no_script -reset -force -quiet
remove_files  C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq_Axi_Lite/ip/FFT_Zynq_Axi_Lite_FFT_Butterfly_Axi_Li_0_0/src/Phase_Im_Factor_ROM_Memory/Phase_Sin_Im_Factors_ROM_Init.coe
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Jun  9 15:07:00 2021] Launched synth_1...
Run output will be captured here: C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.runs/synth_1/runme.log
[Wed Jun  9 15:07:00 2021] Launched impl_1...
Run output will be captured here: C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.runs/impl_1/runme.log
set_property top FFT_Microblaze_Tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
current_project FFT_Butterfly_Axi_Lite_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-4963] Phase_Re_Factor_ROM_Memory has board value specified. The packaged IP will be restricted to usage with board 'em.avnet.com:zed:part0:1.4'
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/FFT_Butterfly_Axi_Lite_1.0/component.xml' ignored by IP packager.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-4963] Phase_Re_Factor_ROM_Memory has board value specified. The packaged IP will be restricted to usage with board 'em.avnet.com:zed:part0:1.4'
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/FFT_Butterfly_Axi_Lite_1.0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5101] Packaging a component with a SystemVerilog top file is not fully supported. Please refer to UG1118 'Creating and Packaging Custom IP'.
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'M' by 6 for port or parameter 'SIGN'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'DEFAULT_INPUTS' by 16 for port or parameter 'DEFAULT_OUTPUTS'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'DEFAULT_INPUTS' by 16 for port or parameter 'MAX_ADRESS'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'F' by 10 for port or parameter 'word_t'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'M' by 6 for port or parameter 'word_t'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'F' by 10 for port or parameter 'long_word_t'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'M' by 6 for port or parameter 'long_word_t'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'F' by 10 for port or parameter 'complex_t'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'M' by 6 for port or parameter 'complex_t'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'F' by 10 for port or parameter 'complex_mul_res_t'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'M' by 6 for port or parameter 'complex_mul_res_t'
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
set_property core_revision 16 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project fft_module
current_bd_design [get_bd_designs FFT_Zynq_Axi_Lite]
close_bd_design [get_bd_designs FFT_Zynq_Axi_Lite]
current_bd_design [get_bd_designs FFT_Zynq]
close_bd_design [get_bd_designs FFT_Zynq]
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/FFT_Butterfly_Axi_Lite_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/fft_butterfly_Axi_Lite_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/fft_butterfly_Axi_Lite_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/fft_ip_1.0'.
report_ip_status -name ip_status
upgrade_ip [get_ips  {FFT_Microblaze_FFT_Butterfly_Axi_Li_0_0 FFT_Zynq_Axi_Lite_FFT_Butterfly_Axi_Li_0_0}] -log ip_upgrade.log
Upgrading 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/FFT_Microblaze.bd'
INFO: [IP_Flow 19-3422] Upgraded FFT_Microblaze_FFT_Butterfly_Axi_Li_0_0 (FFT_Butterfly_Axi_Lite_v1.0 1.0) from revision 15 to revision 16
Wrote  : <C:\Users\Vrael\Desktop\FFT_Project\module_sim\fft_module\fft_module.srcs\sources_1\bd\FFT_Microblaze\FFT_Microblaze.bd> 
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:user:FFT_Butterfly_Axi_Lite:1.0 - FFT_Butterfly_Axi_Li_0
Successfully read diagram <FFT_Zynq_Axi_Lite> from BD file <C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq_Axi_Lite/FFT_Zynq_Axi_Lite.bd>
Upgrading 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq_Axi_Lite/FFT_Zynq_Axi_Lite.bd'
INFO: [IP_Flow 19-3422] Upgraded FFT_Zynq_Axi_Lite_FFT_Butterfly_Axi_Li_0_0 (FFT_Butterfly_Axi_Lite_v1.0 1.0) from revision 15 to revision 16
Wrote  : <C:\Users\Vrael\Desktop\FFT_Project\module_sim\fft_module\fft_module.srcs\sources_1\bd\FFT_Zynq_Axi_Lite\FFT_Zynq_Axi_Lite.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips {FFT_Microblaze_FFT_Butterfly_Axi_Li_0_0 FFT_Zynq_Axi_Lite_FFT_Butterfly_Axi_Li_0_0}] -no_script -sync -force -quiet
close_bd_design [get_bd_designs FFT_Zynq_Axi_Lite]
current_sim simulation_6
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Wrote  : <C:\Users\Vrael\Desktop\FFT_Project\module_sim\fft_module\fft_module.srcs\sources_1\bd\FFT_Microblaze\FFT_Microblaze.bd> 
VHDL Output written to : C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/synth/FFT_Microblaze.v
VHDL Output written to : C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/sim/FFT_Microblaze.v
VHDL Output written to : C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/hdl/FFT_Microblaze_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block FFT_Butterfly_Axi_Li_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
Exporting to file C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/hw_handoff/FFT_Microblaze.hwh
Generated Block Design Tcl file C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/hw_handoff/FFT_Microblaze_bd.tcl
Generated Hardware Definition File C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/synth/FFT_Microblaze.hwdef
Generating merged BMM file for the design top 'FFT_Microblaze_Tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado_2018_3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'FFT_Microblaze_Tb'...
Generating merged BMM file for the design top 'FFT_Microblaze_Tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'FFT_Microblaze_Tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_4 -L processing_system7_vip_v1_0_6 -L xilinx_vip -prj FFT_Microblaze_Tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ip/FFT_Microblaze_FFT_Butterfly_Axi_Li_0_0/src/Phase_Re_Factor_ROM_Memory/sim/Phase_Re_Factor_ROM_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Phase_Re_Factor_ROM_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ip/FFT_Microblaze_FFT_Butterfly_Axi_Li_0_0/src/Phase_Im_Factor_ROM_Memory/sim/Phase_Im_Factor_ROM_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Phase_Im_Factor_ROM_Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/bdc2/hdl/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Butterfly_Axi_Lite_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/bdc2/src/fft_package.sv" into library xil_defaultlib
WARNING: [VRFC 10-3824] variable 'temp' must explicitly be declared as automatic or static [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/bdc2/src/fft_package.sv:131]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/bdc2/src/FFT_STAGE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_STAGE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/bdc2/src/Main_Module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/bdc2/src/Reverse_Input_Data_Adress.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reverse_Input_Data_Adress
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/bdc2/src/Simplified_fft_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simplified_fft_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/bdc2/src/s_mult_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_sign_rtl
INFO: [VRFC 10-311] analyzing module s_mult_rtl
INFO: [VRFC 10-311] analyzing module comp_mult_rtl
INFO: [VRFC 10-311] analyzing module fft_block_rtl
INFO: [VRFC 10-311] analyzing module fft_block_simplified_rtl
INFO: [VRFC 10-311] analyzing module addr_rearr_comb
INFO: [VRFC 10-311] analyzing module fft_wrap
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/bdc2/hdl/FFT_Butterfly_Axi_Lite_v1_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Butterfly_Axi_Lite_v1_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ip/FFT_Microblaze_FFT_Butterfly_Axi_Li_0_0/sim/FFT_Microblaze_FFT_Butterfly_Axi_Li_0_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Microblaze_FFT_Butterfly_Axi_Li_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ip/FFT_Microblaze_lmb_bram_0/sim/FFT_Microblaze_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Microblaze_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ip/FFT_Microblaze_clk_wiz_1_0/FFT_Microblaze_clk_wiz_1_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Microblaze_clk_wiz_1_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ip/FFT_Microblaze_clk_wiz_1_0/FFT_Microblaze_clk_wiz_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Microblaze_clk_wiz_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/sim/FFT_Microblaze.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Microblaze
INFO: [VRFC 10-311] analyzing module FFT_Microblaze_microblaze_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module microblaze_0_local_memory_imp_5Y9IZX
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1OEXH0O
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/hdl/FFT_Microblaze_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Microblaze_wrapper
"xvhdl --incr --relax -prj FFT_Microblaze_Tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 4165.461 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'FFT_Microblaze_Tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado_2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2ce66c6aef364950b00b24e9ac48c0c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L microblaze_v11_0_0 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_15 -L axi_lite_ipif_v3_0_4 -L mdm_v3_2_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot FFT_Microblaze_Tb_behav xil_defaultlib.FFT_Microblaze_Tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'addr_in' [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/bdc2/src/Reverse_Input_Data_Adress.sv:62]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package mdm_v3_2_15.mdm_funcs
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package microblaze_v11_0_0.microblaze_types
Compiling package microblaze_v11_0_0.microblaze_isa
Compiling package microblaze_v11_0_0.mmu_types
Compiling package lmb_bram_if_cntlr_v4_0_15.lmb_bram_if_funcs
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package xil_defaultlib.fft_package
Compiling module xil_defaultlib.addr_rearr_comb_default
Compiling module xil_defaultlib.Reverse_Input_Data_Adress
Compiling module xil_defaultlib.fft_block_simplified_rtl
Compiling module xil_defaultlib.Simplified_fft_stage
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.Phase_Im_Factor_ROM_Memory
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.Phase_Re_Factor_ROM_Memory
Compiling module xil_defaultlib.change_sign_rtl
Compiling module xil_defaultlib.s_mult_rtl
Compiling module xil_defaultlib.comp_mult_rtl
Compiling module xil_defaultlib.fft_block_rtl
Compiling module xil_defaultlib.FFT_STAGE
Compiling module xil_defaultlib.FFT_STAGE(Number_Of_Stage=2)
Compiling module xil_defaultlib.FFT_STAGE(Number_Of_Stage=3)
Compiling module xil_defaultlib.Main_Module_default
Compiling module xil_defaultlib.FFT_Butterfly_Axi_Lite_v1_0_S00_...
Compiling module xil_defaultlib.FFT_Butterfly_Axi_Lite_v1_0
Compiling module xil_defaultlib.FFT_Microblaze_FFT_Butterfly_Axi...
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.FFT_Microblaze_clk_wiz_1_0_clk_w...
Compiling module xil_defaultlib.FFT_Microblaze_clk_wiz_1_0
Compiling architecture bscane2_v of entity unisim.BSCANE2 [\BSCANE2(jtag_chain=2)(1,5)\]
Compiling architecture imp of entity mdm_v3_2_15.MB_BSCANE2 [\MB_BSCANE2(c_target=non_rtl,jta...]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture imp of entity mdm_v3_2_15.MB_BUFG [\MB_BUFG(c_target=non_rtl)\]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture fdc_1_v of entity unisim.FDC_1 [fdc_1_default]
Compiling architecture imp of entity mdm_v3_2_15.MB_FDC_1 [\MB_FDC_1(c_target=non_rtl)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_1_v of entity unisim.FDRE_1 [fdre_1_default]
Compiling architecture imp of entity mdm_v3_2_15.MB_FDRE_1 [\MB_FDRE_1(c_target=non_rtl)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000101100111")...]
Compiling architecture imp of entity mdm_v3_2_15.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0100001010000111")...]
Compiling architecture imp of entity mdm_v3_2_15.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0100010001000011")...]
Compiling architecture imp of entity mdm_v3_2_15.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0101100001001101")...]
Compiling architecture imp of entity mdm_v3_2_15.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture imp of entity mdm_v3_2_15.JTAG_CONTROL [\JTAG_CONTROL(c_target=non_rtl,c...]
Compiling architecture imp of entity mdm_v3_2_15.MDM_Core [\MDM_Core(c_target=non_rtl,c_jta...]
Compiling architecture imp of entity mdm_v3_2_15.MDM [\MDM(c_family="zynq",c_bscanid=7...]
Compiling architecture fft_microblaze_mdm_1_0_arch of entity xil_defaultlib.FFT_Microblaze_mdm_1_0 [fft_microblaze_mdm_1_0_default]
Compiling architecture imp of entity microblaze_v11_0_0.DAXI_interface [\DAXI_interface(c_data_size=32,c...]
Compiling architecture and2b1l_v of entity unisim.AND2B1L [and2b1l_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_AND2B1L [\MB_AND2B1L(c_target=zynq)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0011111111111111")...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000000011011")...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(15,0)\]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000001100100")...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0010010100000000")...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture imp of entity microblaze_v11_0_0.mb_sync_bit [\mb_sync_bit(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v11_0_0.mb_sync_vec [\mb_sync_vec(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v11_0_0.mb_sync_bit [\mb_sync_bit(c_levels=1)\]
Compiling architecture imp of entity microblaze_v11_0_0.mb_sync_vec [\mb_sync_vec(c_width=10)\]
Compiling architecture srlc16e_v of entity unisim.SRLC16E [\SRLC16E(0,15)\]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRLC16E [\MB_SRLC16E(c_target=zynq,c_use_...]
Compiling architecture imp of entity microblaze_v11_0_0.address_hit [\address_hit(c_target=zynq,c_fir...]
Compiling architecture imp of entity microblaze_v11_0_0.Debug [\Debug(c_data_size=32,c_instr_si...]
Compiling architecture imp of entity microblaze_v11_0_0.interrupt_mode_converter [\interrupt_mode_converter(c_edge...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="100...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_FDRE [\MB_FDRE(c_target=zynq)\]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_MUXCY_XORCY [\MB_MUXCY_XORCY(c_target=zynq)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_MUXF7 [\MB_MUXF7(c_target=zynq)\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_FDR [\MB_FDR(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_0.PC_Module_gti [\PC_Module_gti(c_data_size=32,c_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="111...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fds_v of entity unisim.FDS [fds_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_FDS [\MB_FDS(c_target=zynq)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="000...]
Compiling architecture imp of entity microblaze_v11_0_0.PreFetch_Buffer_gti [\PreFetch_Buffer_gti(c_instr_siz...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_MUXCY [\MB_MUXCY(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_0.carry_and [\carry_and(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_0.jump_logic [\jump_logic(c_instr_size=32,c_ta...]
Compiling architecture imp of entity microblaze_v11_0_0.carry_or [\carry_or(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_0.Decode_gti [\Decode_gti(c_data_size=32,c_ins...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000001111111100...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6_2 [\MB_LUT6_2(c_target=zynq,init="0...]
Compiling architecture ram32m_v of entity unisim.RAM32M [ram32m_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_RAM32M [\MB_RAM32M(c_target=zynq,c_use_l...]
Compiling architecture imp of entity microblaze_v11_0_0.Register_File_gti [\Register_File_gti(c_data_size=3...]
Compiling architecture imp of entity microblaze_v11_0_0.Operand_Select_gti [\Operand_Select_gti(c_data_size=...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011000000111101010...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6_2 [\MB_LUT6_2(c_target=zynq,init="0...]
Compiling architecture imp of entity microblaze_v11_0_0.ALU_Bit [\ALU_Bit(c_target=zynq,c_allow_l...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000011110101010...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101000001010")(0...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT4 [\MB_LUT4(c_target=zynq,init="111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_MULT_AND [\MB_MULT_AND(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_0.ALU_Bit [\ALU_Bit(c_target=zynq,c_allow_l...]
Compiling architecture imp of entity microblaze_v11_0_0.ALU [\ALU(c_data_size=32,c_allow_lut6...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v11_0_0.Shift_Logic_Module_gti [\Shift_Logic_Module_gti(c_data_s...]
Compiling architecture imp of entity microblaze_v11_0_0.mul_unit [\mul_unit(c_data_size=32,c_targe...]
Compiling architecture imp of entity microblaze_v11_0_0.Barrel_Shifter_gti [\Barrel_Shifter_gti(c_data_size=...]
Compiling architecture imp of entity microblaze_v11_0_0.WB_Mux_Bit [\WB_Mux_Bit(c_target=zynq,c_lut_...]
Compiling architecture imp of entity microblaze_v11_0_0.WB_Mux [\WB_Mux(c_data_size=32,c_daddr_s...]
Compiling architecture imp of entity microblaze_v11_0_0.Zero_Detect_gti [\Zero_Detect_gti(c_data_size=32,...]
Compiling architecture imp of entity microblaze_v11_0_0.Byte_Doublet_Handle_gti [\Byte_Doublet_Handle_gti(c_data_...]
Compiling architecture imp of entity microblaze_v11_0_0.Data_Flow_Logic [\Data_Flow_Logic(c_data_size=32,...]
Compiling architecture msr_reg of entity microblaze_v11_0_0.msr_reg_gti [\msr_reg_gti(c_data_size=32,c_ta...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111110000000011...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6_2 [\MB_LUT6_2(c_target=zynq,init="1...]
Compiling architecture imp of entity microblaze_v11_0_0.mux_bus [\mux_bus(c_target=zynq,c_allow_l...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="100101101001011010...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6_2 [\MB_LUT6_2(c_target=zynq,init="1...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_FDE [\MB_FDE(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_0.exception_registers_gti [\exception_registers_gti(c_data_...]
Compiling architecture imp of entity microblaze_v11_0_0.Fpu [\Fpu(c_data_size=32,c_target=zyn...]
Compiling architecture imp of entity microblaze_v11_0_0.PVR [\PVR(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v11_0_0.Data_Flow_gti [\Data_Flow_gti(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v11_0_0.read_data_mux [\read_data_mux(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v11_0_0.instr_mux [\instr_mux(c_instr_size=32,c_tar...]
Compiling architecture imp of entity microblaze_v11_0_0.MMU [\MMU(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v11_0_0.MicroBlaze_GTi [\MicroBlaze_GTi(c_num_sync_ff_cl...]
Compiling architecture imp of entity microblaze_v11_0_0.mb_sync_bit [mb_sync_bit_default]
Compiling architecture imp of entity microblaze_v11_0_0.MicroBlaze_Core [\MicroBlaze_Core(c_freq=10000000...]
Compiling architecture imp of entity microblaze_v11_0_0.MicroBlaze [\MicroBlaze(c_freq=100000000,c_e...]
Compiling architecture fft_microblaze_microblaze_0_0_arch of entity xil_defaultlib.FFT_Microblaze_microblaze_0_0 [fft_microblaze_microblaze_0_0_de...]
Compiling module xil_defaultlib.s00_couplers_imp_1OEXH0O
Compiling module xil_defaultlib.FFT_Microblaze_microblaze_0_axi_...
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.lmb_mux [\lmb_mux(c_target=zynq,c_baseadd...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="zyn...]
Compiling architecture fft_microblaze_dlmb_bram_if_cntlr_0_arch of entity xil_defaultlib.FFT_Microblaze_dlmb_bram_if_cntlr_0 [fft_microblaze_dlmb_bram_if_cntl...]
Compiling architecture imp of entity lmb_v10_v3_0_9.lmb_v10 [\lmb_v10(c_lmb_num_slaves=1)\]
Compiling architecture fft_microblaze_dlmb_v10_0_arch of entity xil_defaultlib.FFT_Microblaze_dlmb_v10_0 [fft_microblaze_dlmb_v10_0_defaul...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.lmb_mux [\lmb_mux(c_target=zynq,c_baseadd...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="zyn...]
Compiling architecture fft_microblaze_ilmb_bram_if_cntlr_0_arch of entity xil_defaultlib.FFT_Microblaze_ilmb_bram_if_cntlr_0 [fft_microblaze_ilmb_bram_if_cntl...]
Compiling architecture fft_microblaze_ilmb_v10_0_arch of entity xil_defaultlib.FFT_Microblaze_ilmb_v10_0 [fft_microblaze_ilmb_v10_0_defaul...]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.FFT_Microblaze_lmb_bram_0
Compiling module xil_defaultlib.microblaze_0_local_memory_imp_5Y...
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture fft_microblaze_rst_clk_wiz_1_100m_0_arch of entity xil_defaultlib.FFT_Microblaze_rst_clk_wiz_1_100M_0 [fft_microblaze_rst_clk_wiz_1_100...]
Compiling module xil_defaultlib.FFT_Microblaze
Compiling module xil_defaultlib.FFT_Microblaze_wrapper
Compiling module xil_defaultlib.FFT_Microblaze_Tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FFT_Microblaze_Tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 4165.461 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 4165.461 ; gain = 0.000
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/FFT_Microblaze.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//FFT_Butterfly_Axi_Li_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0/M_AXI_DP
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0_axi_periph/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0_axi_periph/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0_axi_periph/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0_axi_periph/s00_couplers/S_AXI
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/FFT_Zynq_Axi_Lite.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/FFT_Zynq_Axi_Lite.protoinst for the following reason(s):
There are no instances of module "FFT_Zynq_Axi_Lite" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/FFT_Zynq.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/FFT_Zynq.protoinst for the following reason(s):
There are no instances of module "FFT_Zynq" in the design.

Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[1].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[1].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[2].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[2].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[3].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[3].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.microblaze_0_local_memory.lmb_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:40 . Memory (MB): peak = 4165.461 ; gain = 0.000
run 10 us
run 10 us
run 10 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'FFT_Microblaze_Tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado_2018_3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'FFT_Microblaze_Tb'...
Generating merged BMM file for the design top 'FFT_Microblaze_Tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'FFT_Microblaze_Tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_4 -L processing_system7_vip_v1_0_6 -L xilinx_vip -prj FFT_Microblaze_Tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/fft_package.sv" into library xil_defaultlib
WARNING: [VRFC 10-3824] variable 'temp' must explicitly be declared as automatic or static [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/fft_package.sv:131]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ip/FFT_Microblaze_lmb_bram_0/sim/FFT_Microblaze_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Microblaze_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ip/FFT_Microblaze_clk_wiz_1_0/FFT_Microblaze_clk_wiz_1_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Microblaze_clk_wiz_1_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ip/FFT_Microblaze_clk_wiz_1_0/FFT_Microblaze_clk_wiz_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Microblaze_clk_wiz_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/sim/FFT_Microblaze.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Microblaze
INFO: [VRFC 10-311] analyzing module FFT_Microblaze_microblaze_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module microblaze_0_local_memory_imp_5Y9IZX
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1OEXH0O
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/hdl/FFT_Microblaze_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Microblaze_wrapper
"xvhdl --incr --relax -prj FFT_Microblaze_Tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'FFT_Microblaze_Tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado_2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2ce66c6aef364950b00b24e9ac48c0c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L microblaze_v11_0_0 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_15 -L axi_lite_ipif_v3_0_4 -L mdm_v3_2_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot FFT_Microblaze_Tb_behav xil_defaultlib.FFT_Microblaze_Tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'addr_in' [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/bdc2/src/Reverse_Input_Data_Adress.sv:62]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package mdm_v3_2_15.mdm_funcs
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package microblaze_v11_0_0.microblaze_types
Compiling package microblaze_v11_0_0.microblaze_isa
Compiling package microblaze_v11_0_0.mmu_types
Compiling package lmb_bram_if_cntlr_v4_0_15.lmb_bram_if_funcs
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package xil_defaultlib.fft_package
Compiling module xil_defaultlib.addr_rearr_comb_default
Compiling module xil_defaultlib.Reverse_Input_Data_Adress
Compiling module xil_defaultlib.fft_block_simplified_rtl
Compiling module xil_defaultlib.Simplified_fft_stage
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.Phase_Im_Factor_ROM_Memory
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.Phase_Re_Factor_ROM_Memory
Compiling module xil_defaultlib.change_sign_rtl
Compiling module xil_defaultlib.s_mult_rtl
Compiling module xil_defaultlib.comp_mult_rtl
Compiling module xil_defaultlib.fft_block_rtl
Compiling module xil_defaultlib.FFT_STAGE
Compiling module xil_defaultlib.FFT_STAGE(Number_Of_Stage=2)
Compiling module xil_defaultlib.FFT_STAGE(Number_Of_Stage=3)
Compiling module xil_defaultlib.Main_Module_default
Compiling module xil_defaultlib.FFT_Butterfly_Axi_Lite_v1_0_S00_...
Compiling module xil_defaultlib.FFT_Butterfly_Axi_Lite_v1_0
Compiling module xil_defaultlib.FFT_Microblaze_FFT_Butterfly_Axi...
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.FFT_Microblaze_clk_wiz_1_0_clk_w...
Compiling module xil_defaultlib.FFT_Microblaze_clk_wiz_1_0
Compiling architecture bscane2_v of entity unisim.BSCANE2 [\BSCANE2(jtag_chain=2)(1,5)\]
Compiling architecture imp of entity mdm_v3_2_15.MB_BSCANE2 [\MB_BSCANE2(c_target=non_rtl,jta...]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture imp of entity mdm_v3_2_15.MB_BUFG [\MB_BUFG(c_target=non_rtl)\]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture fdc_1_v of entity unisim.FDC_1 [fdc_1_default]
Compiling architecture imp of entity mdm_v3_2_15.MB_FDC_1 [\MB_FDC_1(c_target=non_rtl)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_1_v of entity unisim.FDRE_1 [fdre_1_default]
Compiling architecture imp of entity mdm_v3_2_15.MB_FDRE_1 [\MB_FDRE_1(c_target=non_rtl)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000101100111")...]
Compiling architecture imp of entity mdm_v3_2_15.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0100001010000111")...]
Compiling architecture imp of entity mdm_v3_2_15.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0100010001000011")...]
Compiling architecture imp of entity mdm_v3_2_15.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0101100001001101")...]
Compiling architecture imp of entity mdm_v3_2_15.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture imp of entity mdm_v3_2_15.JTAG_CONTROL [\JTAG_CONTROL(c_target=non_rtl,c...]
Compiling architecture imp of entity mdm_v3_2_15.MDM_Core [\MDM_Core(c_target=non_rtl,c_jta...]
Compiling architecture imp of entity mdm_v3_2_15.MDM [\MDM(c_family="zynq",c_bscanid=7...]
Compiling architecture fft_microblaze_mdm_1_0_arch of entity xil_defaultlib.FFT_Microblaze_mdm_1_0 [fft_microblaze_mdm_1_0_default]
Compiling architecture imp of entity microblaze_v11_0_0.DAXI_interface [\DAXI_interface(c_data_size=32,c...]
Compiling architecture and2b1l_v of entity unisim.AND2B1L [and2b1l_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_AND2B1L [\MB_AND2B1L(c_target=zynq)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0011111111111111")...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000000011011")...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(15,0)\]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000001100100")...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0010010100000000")...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture imp of entity microblaze_v11_0_0.mb_sync_bit [\mb_sync_bit(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v11_0_0.mb_sync_vec [\mb_sync_vec(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v11_0_0.mb_sync_bit [\mb_sync_bit(c_levels=1)\]
Compiling architecture imp of entity microblaze_v11_0_0.mb_sync_vec [\mb_sync_vec(c_width=10)\]
Compiling architecture srlc16e_v of entity unisim.SRLC16E [\SRLC16E(0,15)\]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRLC16E [\MB_SRLC16E(c_target=zynq,c_use_...]
Compiling architecture imp of entity microblaze_v11_0_0.address_hit [\address_hit(c_target=zynq,c_fir...]
Compiling architecture imp of entity microblaze_v11_0_0.Debug [\Debug(c_data_size=32,c_instr_si...]
Compiling architecture imp of entity microblaze_v11_0_0.interrupt_mode_converter [\interrupt_mode_converter(c_edge...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="100...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_FDRE [\MB_FDRE(c_target=zynq)\]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_MUXCY_XORCY [\MB_MUXCY_XORCY(c_target=zynq)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_MUXF7 [\MB_MUXF7(c_target=zynq)\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_FDR [\MB_FDR(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_0.PC_Module_gti [\PC_Module_gti(c_data_size=32,c_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="111...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fds_v of entity unisim.FDS [fds_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_FDS [\MB_FDS(c_target=zynq)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="000...]
Compiling architecture imp of entity microblaze_v11_0_0.PreFetch_Buffer_gti [\PreFetch_Buffer_gti(c_instr_siz...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_MUXCY [\MB_MUXCY(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_0.carry_and [\carry_and(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_0.jump_logic [\jump_logic(c_instr_size=32,c_ta...]
Compiling architecture imp of entity microblaze_v11_0_0.carry_or [\carry_or(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_0.Decode_gti [\Decode_gti(c_data_size=32,c_ins...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000001111111100...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6_2 [\MB_LUT6_2(c_target=zynq,init="0...]
Compiling architecture ram32m_v of entity unisim.RAM32M [ram32m_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_RAM32M [\MB_RAM32M(c_target=zynq,c_use_l...]
Compiling architecture imp of entity microblaze_v11_0_0.Register_File_gti [\Register_File_gti(c_data_size=3...]
Compiling architecture imp of entity microblaze_v11_0_0.Operand_Select_gti [\Operand_Select_gti(c_data_size=...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011000000111101010...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6_2 [\MB_LUT6_2(c_target=zynq,init="0...]
Compiling architecture imp of entity microblaze_v11_0_0.ALU_Bit [\ALU_Bit(c_target=zynq,c_allow_l...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000011110101010...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101000001010")(0...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT4 [\MB_LUT4(c_target=zynq,init="111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_MULT_AND [\MB_MULT_AND(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_0.ALU_Bit [\ALU_Bit(c_target=zynq,c_allow_l...]
Compiling architecture imp of entity microblaze_v11_0_0.ALU [\ALU(c_data_size=32,c_allow_lut6...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v11_0_0.Shift_Logic_Module_gti [\Shift_Logic_Module_gti(c_data_s...]
Compiling architecture imp of entity microblaze_v11_0_0.mul_unit [\mul_unit(c_data_size=32,c_targe...]
Compiling architecture imp of entity microblaze_v11_0_0.Barrel_Shifter_gti [\Barrel_Shifter_gti(c_data_size=...]
Compiling architecture imp of entity microblaze_v11_0_0.WB_Mux_Bit [\WB_Mux_Bit(c_target=zynq,c_lut_...]
Compiling architecture imp of entity microblaze_v11_0_0.WB_Mux [\WB_Mux(c_data_size=32,c_daddr_s...]
Compiling architecture imp of entity microblaze_v11_0_0.Zero_Detect_gti [\Zero_Detect_gti(c_data_size=32,...]
Compiling architecture imp of entity microblaze_v11_0_0.Byte_Doublet_Handle_gti [\Byte_Doublet_Handle_gti(c_data_...]
Compiling architecture imp of entity microblaze_v11_0_0.Data_Flow_Logic [\Data_Flow_Logic(c_data_size=32,...]
Compiling architecture msr_reg of entity microblaze_v11_0_0.msr_reg_gti [\msr_reg_gti(c_data_size=32,c_ta...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111110000000011...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6_2 [\MB_LUT6_2(c_target=zynq,init="1...]
Compiling architecture imp of entity microblaze_v11_0_0.mux_bus [\mux_bus(c_target=zynq,c_allow_l...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="100101101001011010...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6_2 [\MB_LUT6_2(c_target=zynq,init="1...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_FDE [\MB_FDE(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_0.exception_registers_gti [\exception_registers_gti(c_data_...]
Compiling architecture imp of entity microblaze_v11_0_0.Fpu [\Fpu(c_data_size=32,c_target=zyn...]
Compiling architecture imp of entity microblaze_v11_0_0.PVR [\PVR(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v11_0_0.Data_Flow_gti [\Data_Flow_gti(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v11_0_0.read_data_mux [\read_data_mux(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v11_0_0.instr_mux [\instr_mux(c_instr_size=32,c_tar...]
Compiling architecture imp of entity microblaze_v11_0_0.MMU [\MMU(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v11_0_0.MicroBlaze_GTi [\MicroBlaze_GTi(c_num_sync_ff_cl...]
Compiling architecture imp of entity microblaze_v11_0_0.mb_sync_bit [mb_sync_bit_default]
Compiling architecture imp of entity microblaze_v11_0_0.MicroBlaze_Core [\MicroBlaze_Core(c_freq=10000000...]
Compiling architecture imp of entity microblaze_v11_0_0.MicroBlaze [\MicroBlaze(c_freq=100000000,c_e...]
Compiling architecture fft_microblaze_microblaze_0_0_arch of entity xil_defaultlib.FFT_Microblaze_microblaze_0_0 [fft_microblaze_microblaze_0_0_de...]
Compiling module xil_defaultlib.s00_couplers_imp_1OEXH0O
Compiling module xil_defaultlib.FFT_Microblaze_microblaze_0_axi_...
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.lmb_mux [\lmb_mux(c_target=zynq,c_baseadd...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="zyn...]
Compiling architecture fft_microblaze_dlmb_bram_if_cntlr_0_arch of entity xil_defaultlib.FFT_Microblaze_dlmb_bram_if_cntlr_0 [fft_microblaze_dlmb_bram_if_cntl...]
Compiling architecture imp of entity lmb_v10_v3_0_9.lmb_v10 [\lmb_v10(c_lmb_num_slaves=1)\]
Compiling architecture fft_microblaze_dlmb_v10_0_arch of entity xil_defaultlib.FFT_Microblaze_dlmb_v10_0 [fft_microblaze_dlmb_v10_0_defaul...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.lmb_mux [\lmb_mux(c_target=zynq,c_baseadd...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="zyn...]
Compiling architecture fft_microblaze_ilmb_bram_if_cntlr_0_arch of entity xil_defaultlib.FFT_Microblaze_ilmb_bram_if_cntlr_0 [fft_microblaze_ilmb_bram_if_cntl...]
Compiling architecture fft_microblaze_ilmb_v10_0_arch of entity xil_defaultlib.FFT_Microblaze_ilmb_v10_0 [fft_microblaze_ilmb_v10_0_defaul...]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.FFT_Microblaze_lmb_bram_0
Compiling module xil_defaultlib.microblaze_0_local_memory_imp_5Y...
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture fft_microblaze_rst_clk_wiz_1_100m_0_arch of entity xil_defaultlib.FFT_Microblaze_rst_clk_wiz_1_100M_0 [fft_microblaze_rst_clk_wiz_1_100...]
Compiling module xil_defaultlib.FFT_Microblaze
Compiling module xil_defaultlib.FFT_Microblaze_wrapper
Compiling module xil_defaultlib.FFT_Microblaze_Tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FFT_Microblaze_Tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 4165.461 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 4165.461 ; gain = 0.000
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/FFT_Microblaze.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//FFT_Butterfly_Axi_Li_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0/M_AXI_DP
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0_axi_periph/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0_axi_periph/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0_axi_periph/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0_axi_periph/s00_couplers/S_AXI
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/FFT_Zynq_Axi_Lite.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/FFT_Zynq_Axi_Lite.protoinst for the following reason(s):
There are no instances of module "FFT_Zynq_Axi_Lite" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/FFT_Zynq.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/FFT_Zynq.protoinst for the following reason(s):
There are no instances of module "FFT_Zynq" in the design.

Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[1].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[1].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[2].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[2].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[3].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[3].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.microblaze_0_local_memory.lmb_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:25 . Memory (MB): peak = 4165.461 ; gain = 0.000
run 10 us
run 10 us
current_project FFT_Butterfly_Axi_Lite_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-4963] Phase_Re_Factor_ROM_Memory has board value specified. The packaged IP will be restricted to usage with board 'em.avnet.com:zed:part0:1.4'
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/FFT_Butterfly_Axi_Lite_1.0/component.xml' ignored by IP packager.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-4963] Phase_Re_Factor_ROM_Memory has board value specified. The packaged IP will be restricted to usage with board 'em.avnet.com:zed:part0:1.4'
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/FFT_Butterfly_Axi_Lite_1.0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5101] Packaging a component with a SystemVerilog top file is not fully supported. Please refer to UG1118 'Creating and Packaging Custom IP'.
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'M' by 6 for port or parameter 'SIGN'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'DEFAULT_INPUTS' by 16 for port or parameter 'DEFAULT_OUTPUTS'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'DEFAULT_INPUTS' by 16 for port or parameter 'MAX_ADRESS'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'F' by 10 for port or parameter 'word_t'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'M' by 6 for port or parameter 'word_t'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'F' by 10 for port or parameter 'long_word_t'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'M' by 6 for port or parameter 'long_word_t'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'F' by 10 for port or parameter 'complex_t'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'M' by 6 for port or parameter 'complex_t'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'F' by 10 for port or parameter 'complex_mul_res_t'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'M' by 6 for port or parameter 'complex_mul_res_t'
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
set_property core_revision 17 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project fft_module
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/FFT_Butterfly_Axi_Lite_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/fft_butterfly_Axi_Lite_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/fft_butterfly_Axi_Lite_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/fft_ip_1.0'.
report_ip_status -name ip_status
current_project FFT_Butterfly_Axi_Lite_v1_0_project
current_project fft_module
upgrade_ip [get_ips  {FFT_Microblaze_FFT_Butterfly_Axi_Li_0_0 FFT_Zynq_Axi_Lite_FFT_Butterfly_Axi_Li_0_0}] -log ip_upgrade.log
Upgrading 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/FFT_Microblaze.bd'
INFO: [IP_Flow 19-3422] Upgraded FFT_Microblaze_FFT_Butterfly_Axi_Li_0_0 (FFT_Butterfly_Axi_Lite_v1.0 1.0) from revision 16 to revision 17
Wrote  : <C:\Users\Vrael\Desktop\FFT_Project\module_sim\fft_module\fft_module.srcs\sources_1\bd\FFT_Microblaze\FFT_Microblaze.bd> 
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:user:FFT_Butterfly_Axi_Lite:1.0 - FFT_Butterfly_Axi_Li_0
Successfully read diagram <FFT_Zynq_Axi_Lite> from BD file <C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq_Axi_Lite/FFT_Zynq_Axi_Lite.bd>
Upgrading 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq_Axi_Lite/FFT_Zynq_Axi_Lite.bd'
INFO: [IP_Flow 19-3422] Upgraded FFT_Zynq_Axi_Lite_FFT_Butterfly_Axi_Li_0_0 (FFT_Butterfly_Axi_Lite_v1.0 1.0) from revision 16 to revision 17
Wrote  : <C:\Users\Vrael\Desktop\FFT_Project\module_sim\fft_module\fft_module.srcs\sources_1\bd\FFT_Zynq_Axi_Lite\FFT_Zynq_Axi_Lite.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips {FFT_Microblaze_FFT_Butterfly_Axi_Li_0_0 FFT_Zynq_Axi_Lite_FFT_Butterfly_Axi_Li_0_0}] -no_script -sync -force -quiet
close_bd_design [get_bd_designs FFT_Zynq_Axi_Lite]
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Wrote  : <C:\Users\Vrael\Desktop\FFT_Project\module_sim\fft_module\fft_module.srcs\sources_1\bd\FFT_Microblaze\FFT_Microblaze.bd> 
VHDL Output written to : C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/synth/FFT_Microblaze.v
VHDL Output written to : C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/sim/FFT_Microblaze.v
VHDL Output written to : C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/hdl/FFT_Microblaze_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block FFT_Butterfly_Axi_Li_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
Exporting to file C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/hw_handoff/FFT_Microblaze.hwh
Generated Block Design Tcl file C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/hw_handoff/FFT_Microblaze_bd.tcl
Generated Hardware Definition File C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/synth/FFT_Microblaze.hwdef
Generating merged BMM file for the design top 'FFT_Microblaze_Tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado_2018_3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'FFT_Microblaze_Tb'...
Generating merged BMM file for the design top 'FFT_Microblaze_Tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'FFT_Microblaze_Tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_4 -L processing_system7_vip_v1_0_6 -L xilinx_vip -prj FFT_Microblaze_Tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ip/FFT_Microblaze_FFT_Butterfly_Axi_Li_0_0/src/Phase_Re_Factor_ROM_Memory/sim/Phase_Re_Factor_ROM_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Phase_Re_Factor_ROM_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ip/FFT_Microblaze_FFT_Butterfly_Axi_Li_0_0/src/Phase_Im_Factor_ROM_Memory/sim/Phase_Im_Factor_ROM_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Phase_Im_Factor_ROM_Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/b356/hdl/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Butterfly_Axi_Lite_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/b356/src/fft_package.sv" into library xil_defaultlib
WARNING: [VRFC 10-3824] variable 'temp' must explicitly be declared as automatic or static [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/b356/src/fft_package.sv:131]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/b356/src/FFT_STAGE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_STAGE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/b356/src/Main_Module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/b356/src/Reverse_Input_Data_Adress.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reverse_Input_Data_Adress
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/b356/src/Simplified_fft_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simplified_fft_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/b356/src/s_mult_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_sign_rtl
INFO: [VRFC 10-311] analyzing module s_mult_rtl
INFO: [VRFC 10-311] analyzing module comp_mult_rtl
INFO: [VRFC 10-311] analyzing module fft_block_rtl
INFO: [VRFC 10-311] analyzing module fft_block_simplified_rtl
INFO: [VRFC 10-311] analyzing module addr_rearr_comb
INFO: [VRFC 10-311] analyzing module fft_wrap
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/b356/hdl/FFT_Butterfly_Axi_Lite_v1_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Butterfly_Axi_Lite_v1_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ip/FFT_Microblaze_FFT_Butterfly_Axi_Li_0_0/sim/FFT_Microblaze_FFT_Butterfly_Axi_Li_0_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Microblaze_FFT_Butterfly_Axi_Li_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ip/FFT_Microblaze_lmb_bram_0/sim/FFT_Microblaze_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Microblaze_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ip/FFT_Microblaze_clk_wiz_1_0/FFT_Microblaze_clk_wiz_1_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Microblaze_clk_wiz_1_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ip/FFT_Microblaze_clk_wiz_1_0/FFT_Microblaze_clk_wiz_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Microblaze_clk_wiz_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/sim/FFT_Microblaze.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Microblaze
INFO: [VRFC 10-311] analyzing module FFT_Microblaze_microblaze_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module microblaze_0_local_memory_imp_5Y9IZX
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1OEXH0O
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/hdl/FFT_Microblaze_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Microblaze_wrapper
"xvhdl --incr --relax -prj FFT_Microblaze_Tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 4165.461 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'FFT_Microblaze_Tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado_2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2ce66c6aef364950b00b24e9ac48c0c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L microblaze_v11_0_0 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_15 -L axi_lite_ipif_v3_0_4 -L mdm_v3_2_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot FFT_Microblaze_Tb_behav xil_defaultlib.FFT_Microblaze_Tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'addr_in' [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/b356/src/Reverse_Input_Data_Adress.sv:62]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package mdm_v3_2_15.mdm_funcs
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package microblaze_v11_0_0.microblaze_types
Compiling package microblaze_v11_0_0.microblaze_isa
Compiling package microblaze_v11_0_0.mmu_types
Compiling package lmb_bram_if_cntlr_v4_0_15.lmb_bram_if_funcs
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package xil_defaultlib.fft_package
Compiling module xil_defaultlib.addr_rearr_comb_default
Compiling module xil_defaultlib.Reverse_Input_Data_Adress
Compiling module xil_defaultlib.fft_block_simplified_rtl
Compiling module xil_defaultlib.Simplified_fft_stage
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.Phase_Im_Factor_ROM_Memory
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.Phase_Re_Factor_ROM_Memory
Compiling module xil_defaultlib.change_sign_rtl
Compiling module xil_defaultlib.s_mult_rtl
Compiling module xil_defaultlib.comp_mult_rtl
Compiling module xil_defaultlib.fft_block_rtl
Compiling module xil_defaultlib.FFT_STAGE
Compiling module xil_defaultlib.FFT_STAGE(Number_Of_Stage=2)
Compiling module xil_defaultlib.FFT_STAGE(Number_Of_Stage=3)
Compiling module xil_defaultlib.Main_Module_default
Compiling module xil_defaultlib.FFT_Butterfly_Axi_Lite_v1_0_S00_...
Compiling module xil_defaultlib.FFT_Butterfly_Axi_Lite_v1_0
Compiling module xil_defaultlib.FFT_Microblaze_FFT_Butterfly_Axi...
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.FFT_Microblaze_clk_wiz_1_0_clk_w...
Compiling module xil_defaultlib.FFT_Microblaze_clk_wiz_1_0
Compiling architecture bscane2_v of entity unisim.BSCANE2 [\BSCANE2(jtag_chain=2)(1,5)\]
Compiling architecture imp of entity mdm_v3_2_15.MB_BSCANE2 [\MB_BSCANE2(c_target=non_rtl,jta...]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture imp of entity mdm_v3_2_15.MB_BUFG [\MB_BUFG(c_target=non_rtl)\]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture fdc_1_v of entity unisim.FDC_1 [fdc_1_default]
Compiling architecture imp of entity mdm_v3_2_15.MB_FDC_1 [\MB_FDC_1(c_target=non_rtl)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_1_v of entity unisim.FDRE_1 [fdre_1_default]
Compiling architecture imp of entity mdm_v3_2_15.MB_FDRE_1 [\MB_FDRE_1(c_target=non_rtl)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000101100111")...]
Compiling architecture imp of entity mdm_v3_2_15.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0100001010000111")...]
Compiling architecture imp of entity mdm_v3_2_15.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0100010001000011")...]
Compiling architecture imp of entity mdm_v3_2_15.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0101100001001101")...]
Compiling architecture imp of entity mdm_v3_2_15.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture imp of entity mdm_v3_2_15.JTAG_CONTROL [\JTAG_CONTROL(c_target=non_rtl,c...]
Compiling architecture imp of entity mdm_v3_2_15.MDM_Core [\MDM_Core(c_target=non_rtl,c_jta...]
Compiling architecture imp of entity mdm_v3_2_15.MDM [\MDM(c_family="zynq",c_bscanid=7...]
Compiling architecture fft_microblaze_mdm_1_0_arch of entity xil_defaultlib.FFT_Microblaze_mdm_1_0 [fft_microblaze_mdm_1_0_default]
Compiling architecture imp of entity microblaze_v11_0_0.DAXI_interface [\DAXI_interface(c_data_size=32,c...]
Compiling architecture and2b1l_v of entity unisim.AND2B1L [and2b1l_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_AND2B1L [\MB_AND2B1L(c_target=zynq)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0011111111111111")...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000000011011")...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(15,0)\]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000001100100")...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0010010100000000")...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture imp of entity microblaze_v11_0_0.mb_sync_bit [\mb_sync_bit(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v11_0_0.mb_sync_vec [\mb_sync_vec(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v11_0_0.mb_sync_bit [\mb_sync_bit(c_levels=1)\]
Compiling architecture imp of entity microblaze_v11_0_0.mb_sync_vec [\mb_sync_vec(c_width=10)\]
Compiling architecture srlc16e_v of entity unisim.SRLC16E [\SRLC16E(0,15)\]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRLC16E [\MB_SRLC16E(c_target=zynq,c_use_...]
Compiling architecture imp of entity microblaze_v11_0_0.address_hit [\address_hit(c_target=zynq,c_fir...]
Compiling architecture imp of entity microblaze_v11_0_0.Debug [\Debug(c_data_size=32,c_instr_si...]
Compiling architecture imp of entity microblaze_v11_0_0.interrupt_mode_converter [\interrupt_mode_converter(c_edge...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="100...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_FDRE [\MB_FDRE(c_target=zynq)\]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_MUXCY_XORCY [\MB_MUXCY_XORCY(c_target=zynq)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_MUXF7 [\MB_MUXF7(c_target=zynq)\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_FDR [\MB_FDR(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_0.PC_Module_gti [\PC_Module_gti(c_data_size=32,c_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="111...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fds_v of entity unisim.FDS [fds_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_FDS [\MB_FDS(c_target=zynq)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="000...]
Compiling architecture imp of entity microblaze_v11_0_0.PreFetch_Buffer_gti [\PreFetch_Buffer_gti(c_instr_siz...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_MUXCY [\MB_MUXCY(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_0.carry_and [\carry_and(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_0.jump_logic [\jump_logic(c_instr_size=32,c_ta...]
Compiling architecture imp of entity microblaze_v11_0_0.carry_or [\carry_or(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_0.Decode_gti [\Decode_gti(c_data_size=32,c_ins...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000001111111100...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6_2 [\MB_LUT6_2(c_target=zynq,init="0...]
Compiling architecture ram32m_v of entity unisim.RAM32M [ram32m_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_RAM32M [\MB_RAM32M(c_target=zynq,c_use_l...]
Compiling architecture imp of entity microblaze_v11_0_0.Register_File_gti [\Register_File_gti(c_data_size=3...]
Compiling architecture imp of entity microblaze_v11_0_0.Operand_Select_gti [\Operand_Select_gti(c_data_size=...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011000000111101010...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6_2 [\MB_LUT6_2(c_target=zynq,init="0...]
Compiling architecture imp of entity microblaze_v11_0_0.ALU_Bit [\ALU_Bit(c_target=zynq,c_allow_l...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000011110101010...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101000001010")(0...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT4 [\MB_LUT4(c_target=zynq,init="111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_MULT_AND [\MB_MULT_AND(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_0.ALU_Bit [\ALU_Bit(c_target=zynq,c_allow_l...]
Compiling architecture imp of entity microblaze_v11_0_0.ALU [\ALU(c_data_size=32,c_allow_lut6...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v11_0_0.Shift_Logic_Module_gti [\Shift_Logic_Module_gti(c_data_s...]
Compiling architecture imp of entity microblaze_v11_0_0.mul_unit [\mul_unit(c_data_size=32,c_targe...]
Compiling architecture imp of entity microblaze_v11_0_0.Barrel_Shifter_gti [\Barrel_Shifter_gti(c_data_size=...]
Compiling architecture imp of entity microblaze_v11_0_0.WB_Mux_Bit [\WB_Mux_Bit(c_target=zynq,c_lut_...]
Compiling architecture imp of entity microblaze_v11_0_0.WB_Mux [\WB_Mux(c_data_size=32,c_daddr_s...]
Compiling architecture imp of entity microblaze_v11_0_0.Zero_Detect_gti [\Zero_Detect_gti(c_data_size=32,...]
Compiling architecture imp of entity microblaze_v11_0_0.Byte_Doublet_Handle_gti [\Byte_Doublet_Handle_gti(c_data_...]
Compiling architecture imp of entity microblaze_v11_0_0.Data_Flow_Logic [\Data_Flow_Logic(c_data_size=32,...]
Compiling architecture msr_reg of entity microblaze_v11_0_0.msr_reg_gti [\msr_reg_gti(c_data_size=32,c_ta...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111110000000011...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6_2 [\MB_LUT6_2(c_target=zynq,init="1...]
Compiling architecture imp of entity microblaze_v11_0_0.mux_bus [\mux_bus(c_target=zynq,c_allow_l...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="100101101001011010...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6_2 [\MB_LUT6_2(c_target=zynq,init="1...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_FDE [\MB_FDE(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_0.exception_registers_gti [\exception_registers_gti(c_data_...]
Compiling architecture imp of entity microblaze_v11_0_0.Fpu [\Fpu(c_data_size=32,c_target=zyn...]
Compiling architecture imp of entity microblaze_v11_0_0.PVR [\PVR(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v11_0_0.Data_Flow_gti [\Data_Flow_gti(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v11_0_0.read_data_mux [\read_data_mux(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v11_0_0.instr_mux [\instr_mux(c_instr_size=32,c_tar...]
Compiling architecture imp of entity microblaze_v11_0_0.MMU [\MMU(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v11_0_0.MicroBlaze_GTi [\MicroBlaze_GTi(c_num_sync_ff_cl...]
Compiling architecture imp of entity microblaze_v11_0_0.mb_sync_bit [mb_sync_bit_default]
Compiling architecture imp of entity microblaze_v11_0_0.MicroBlaze_Core [\MicroBlaze_Core(c_freq=10000000...]
Compiling architecture imp of entity microblaze_v11_0_0.MicroBlaze [\MicroBlaze(c_freq=100000000,c_e...]
Compiling architecture fft_microblaze_microblaze_0_0_arch of entity xil_defaultlib.FFT_Microblaze_microblaze_0_0 [fft_microblaze_microblaze_0_0_de...]
Compiling module xil_defaultlib.s00_couplers_imp_1OEXH0O
Compiling module xil_defaultlib.FFT_Microblaze_microblaze_0_axi_...
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.lmb_mux [\lmb_mux(c_target=zynq,c_baseadd...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="zyn...]
Compiling architecture fft_microblaze_dlmb_bram_if_cntlr_0_arch of entity xil_defaultlib.FFT_Microblaze_dlmb_bram_if_cntlr_0 [fft_microblaze_dlmb_bram_if_cntl...]
Compiling architecture imp of entity lmb_v10_v3_0_9.lmb_v10 [\lmb_v10(c_lmb_num_slaves=1)\]
Compiling architecture fft_microblaze_dlmb_v10_0_arch of entity xil_defaultlib.FFT_Microblaze_dlmb_v10_0 [fft_microblaze_dlmb_v10_0_defaul...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.lmb_mux [\lmb_mux(c_target=zynq,c_baseadd...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="zyn...]
Compiling architecture fft_microblaze_ilmb_bram_if_cntlr_0_arch of entity xil_defaultlib.FFT_Microblaze_ilmb_bram_if_cntlr_0 [fft_microblaze_ilmb_bram_if_cntl...]
Compiling architecture fft_microblaze_ilmb_v10_0_arch of entity xil_defaultlib.FFT_Microblaze_ilmb_v10_0 [fft_microblaze_ilmb_v10_0_defaul...]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.FFT_Microblaze_lmb_bram_0
Compiling module xil_defaultlib.microblaze_0_local_memory_imp_5Y...
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture fft_microblaze_rst_clk_wiz_1_100m_0_arch of entity xil_defaultlib.FFT_Microblaze_rst_clk_wiz_1_100M_0 [fft_microblaze_rst_clk_wiz_1_100...]
Compiling module xil_defaultlib.FFT_Microblaze
Compiling module xil_defaultlib.FFT_Microblaze_wrapper
Compiling module xil_defaultlib.FFT_Microblaze_Tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FFT_Microblaze_Tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 4165.461 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 4165.461 ; gain = 0.000
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/FFT_Microblaze.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//FFT_Butterfly_Axi_Li_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0/M_AXI_DP
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0_axi_periph/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0_axi_periph/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0_axi_periph/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0_axi_periph/s00_couplers/S_AXI
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/FFT_Zynq_Axi_Lite.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/FFT_Zynq_Axi_Lite.protoinst for the following reason(s):
There are no instances of module "FFT_Zynq_Axi_Lite" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/FFT_Zynq.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/FFT_Zynq.protoinst for the following reason(s):
There are no instances of module "FFT_Zynq" in the design.

Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[1].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[1].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[2].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[2].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[3].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[3].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.microblaze_0_local_memory.lmb_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:29 . Memory (MB): peak = 4165.461 ; gain = 0.000
run 10 us
run 10 us
run 10 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'FFT_Microblaze_Tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado_2018_3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'FFT_Microblaze_Tb'...
Generating merged BMM file for the design top 'FFT_Microblaze_Tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'FFT_Microblaze_Tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_4 -L processing_system7_vip_v1_0_6 -L xilinx_vip -prj FFT_Microblaze_Tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/fft_package.sv" into library xil_defaultlib
WARNING: [VRFC 10-3824] variable 'temp' must explicitly be declared as automatic or static [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/fft_package.sv:131]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ip/FFT_Microblaze_FFT_Butterfly_Axi_Li_0_0/src/Phase_Re_Factor_ROM_Memory/sim/Phase_Re_Factor_ROM_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Phase_Re_Factor_ROM_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ip/FFT_Microblaze_FFT_Butterfly_Axi_Li_0_0/src/Phase_Im_Factor_ROM_Memory/sim/Phase_Im_Factor_ROM_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Phase_Im_Factor_ROM_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ip/FFT_Microblaze_lmb_bram_0/sim/FFT_Microblaze_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Microblaze_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ip/FFT_Microblaze_clk_wiz_1_0/FFT_Microblaze_clk_wiz_1_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Microblaze_clk_wiz_1_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ip/FFT_Microblaze_clk_wiz_1_0/FFT_Microblaze_clk_wiz_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Microblaze_clk_wiz_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/sim/FFT_Microblaze.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Microblaze
INFO: [VRFC 10-311] analyzing module FFT_Microblaze_microblaze_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module microblaze_0_local_memory_imp_5Y9IZX
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1OEXH0O
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/hdl/FFT_Microblaze_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Microblaze_wrapper
"xvhdl --incr --relax -prj FFT_Microblaze_Tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'FFT_Microblaze_Tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado_2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2ce66c6aef364950b00b24e9ac48c0c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L microblaze_v11_0_0 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_15 -L axi_lite_ipif_v3_0_4 -L mdm_v3_2_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot FFT_Microblaze_Tb_behav xil_defaultlib.FFT_Microblaze_Tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'addr_in' [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/b356/src/Reverse_Input_Data_Adress.sv:62]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package mdm_v3_2_15.mdm_funcs
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package microblaze_v11_0_0.microblaze_types
Compiling package microblaze_v11_0_0.microblaze_isa
Compiling package microblaze_v11_0_0.mmu_types
Compiling package lmb_bram_if_cntlr_v4_0_15.lmb_bram_if_funcs
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package xil_defaultlib.fft_package
Compiling module xil_defaultlib.addr_rearr_comb_default
Compiling module xil_defaultlib.Reverse_Input_Data_Adress
Compiling module xil_defaultlib.fft_block_simplified_rtl
Compiling module xil_defaultlib.Simplified_fft_stage
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.Phase_Im_Factor_ROM_Memory
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.Phase_Re_Factor_ROM_Memory
Compiling module xil_defaultlib.change_sign_rtl
Compiling module xil_defaultlib.s_mult_rtl
Compiling module xil_defaultlib.comp_mult_rtl
Compiling module xil_defaultlib.fft_block_rtl
Compiling module xil_defaultlib.FFT_STAGE
Compiling module xil_defaultlib.FFT_STAGE(Number_Of_Stage=2)
Compiling module xil_defaultlib.FFT_STAGE(Number_Of_Stage=3)
Compiling module xil_defaultlib.Main_Module_default
Compiling module xil_defaultlib.FFT_Butterfly_Axi_Lite_v1_0_S00_...
Compiling module xil_defaultlib.FFT_Butterfly_Axi_Lite_v1_0
Compiling module xil_defaultlib.FFT_Microblaze_FFT_Butterfly_Axi...
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.FFT_Microblaze_clk_wiz_1_0_clk_w...
Compiling module xil_defaultlib.FFT_Microblaze_clk_wiz_1_0
Compiling architecture bscane2_v of entity unisim.BSCANE2 [\BSCANE2(jtag_chain=2)(1,5)\]
Compiling architecture imp of entity mdm_v3_2_15.MB_BSCANE2 [\MB_BSCANE2(c_target=non_rtl,jta...]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture imp of entity mdm_v3_2_15.MB_BUFG [\MB_BUFG(c_target=non_rtl)\]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture fdc_1_v of entity unisim.FDC_1 [fdc_1_default]
Compiling architecture imp of entity mdm_v3_2_15.MB_FDC_1 [\MB_FDC_1(c_target=non_rtl)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_1_v of entity unisim.FDRE_1 [fdre_1_default]
Compiling architecture imp of entity mdm_v3_2_15.MB_FDRE_1 [\MB_FDRE_1(c_target=non_rtl)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000101100111")...]
Compiling architecture imp of entity mdm_v3_2_15.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0100001010000111")...]
Compiling architecture imp of entity mdm_v3_2_15.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0100010001000011")...]
Compiling architecture imp of entity mdm_v3_2_15.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0101100001001101")...]
Compiling architecture imp of entity mdm_v3_2_15.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture imp of entity mdm_v3_2_15.JTAG_CONTROL [\JTAG_CONTROL(c_target=non_rtl,c...]
Compiling architecture imp of entity mdm_v3_2_15.MDM_Core [\MDM_Core(c_target=non_rtl,c_jta...]
Compiling architecture imp of entity mdm_v3_2_15.MDM [\MDM(c_family="zynq",c_bscanid=7...]
Compiling architecture fft_microblaze_mdm_1_0_arch of entity xil_defaultlib.FFT_Microblaze_mdm_1_0 [fft_microblaze_mdm_1_0_default]
Compiling architecture imp of entity microblaze_v11_0_0.DAXI_interface [\DAXI_interface(c_data_size=32,c...]
Compiling architecture and2b1l_v of entity unisim.AND2B1L [and2b1l_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_AND2B1L [\MB_AND2B1L(c_target=zynq)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0011111111111111")...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000000011011")...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(15,0)\]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000001100100")...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0010010100000000")...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture imp of entity microblaze_v11_0_0.mb_sync_bit [\mb_sync_bit(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v11_0_0.mb_sync_vec [\mb_sync_vec(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v11_0_0.mb_sync_bit [\mb_sync_bit(c_levels=1)\]
Compiling architecture imp of entity microblaze_v11_0_0.mb_sync_vec [\mb_sync_vec(c_width=10)\]
Compiling architecture srlc16e_v of entity unisim.SRLC16E [\SRLC16E(0,15)\]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRLC16E [\MB_SRLC16E(c_target=zynq,c_use_...]
Compiling architecture imp of entity microblaze_v11_0_0.address_hit [\address_hit(c_target=zynq,c_fir...]
Compiling architecture imp of entity microblaze_v11_0_0.Debug [\Debug(c_data_size=32,c_instr_si...]
Compiling architecture imp of entity microblaze_v11_0_0.interrupt_mode_converter [\interrupt_mode_converter(c_edge...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="100...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_FDRE [\MB_FDRE(c_target=zynq)\]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_MUXCY_XORCY [\MB_MUXCY_XORCY(c_target=zynq)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_MUXF7 [\MB_MUXF7(c_target=zynq)\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_FDR [\MB_FDR(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_0.PC_Module_gti [\PC_Module_gti(c_data_size=32,c_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="111...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fds_v of entity unisim.FDS [fds_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_FDS [\MB_FDS(c_target=zynq)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="000...]
Compiling architecture imp of entity microblaze_v11_0_0.PreFetch_Buffer_gti [\PreFetch_Buffer_gti(c_instr_siz...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_MUXCY [\MB_MUXCY(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_0.carry_and [\carry_and(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_0.jump_logic [\jump_logic(c_instr_size=32,c_ta...]
Compiling architecture imp of entity microblaze_v11_0_0.carry_or [\carry_or(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_0.Decode_gti [\Decode_gti(c_data_size=32,c_ins...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000001111111100...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6_2 [\MB_LUT6_2(c_target=zynq,init="0...]
Compiling architecture ram32m_v of entity unisim.RAM32M [ram32m_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_RAM32M [\MB_RAM32M(c_target=zynq,c_use_l...]
Compiling architecture imp of entity microblaze_v11_0_0.Register_File_gti [\Register_File_gti(c_data_size=3...]
Compiling architecture imp of entity microblaze_v11_0_0.Operand_Select_gti [\Operand_Select_gti(c_data_size=...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011000000111101010...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6_2 [\MB_LUT6_2(c_target=zynq,init="0...]
Compiling architecture imp of entity microblaze_v11_0_0.ALU_Bit [\ALU_Bit(c_target=zynq,c_allow_l...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000011110101010...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101000001010")(0...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT4 [\MB_LUT4(c_target=zynq,init="111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_MULT_AND [\MB_MULT_AND(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_0.ALU_Bit [\ALU_Bit(c_target=zynq,c_allow_l...]
Compiling architecture imp of entity microblaze_v11_0_0.ALU [\ALU(c_data_size=32,c_allow_lut6...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v11_0_0.Shift_Logic_Module_gti [\Shift_Logic_Module_gti(c_data_s...]
Compiling architecture imp of entity microblaze_v11_0_0.mul_unit [\mul_unit(c_data_size=32,c_targe...]
Compiling architecture imp of entity microblaze_v11_0_0.Barrel_Shifter_gti [\Barrel_Shifter_gti(c_data_size=...]
Compiling architecture imp of entity microblaze_v11_0_0.WB_Mux_Bit [\WB_Mux_Bit(c_target=zynq,c_lut_...]
Compiling architecture imp of entity microblaze_v11_0_0.WB_Mux [\WB_Mux(c_data_size=32,c_daddr_s...]
Compiling architecture imp of entity microblaze_v11_0_0.Zero_Detect_gti [\Zero_Detect_gti(c_data_size=32,...]
Compiling architecture imp of entity microblaze_v11_0_0.Byte_Doublet_Handle_gti [\Byte_Doublet_Handle_gti(c_data_...]
Compiling architecture imp of entity microblaze_v11_0_0.Data_Flow_Logic [\Data_Flow_Logic(c_data_size=32,...]
Compiling architecture msr_reg of entity microblaze_v11_0_0.msr_reg_gti [\msr_reg_gti(c_data_size=32,c_ta...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111110000000011...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6_2 [\MB_LUT6_2(c_target=zynq,init="1...]
Compiling architecture imp of entity microblaze_v11_0_0.mux_bus [\mux_bus(c_target=zynq,c_allow_l...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="100101101001011010...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6_2 [\MB_LUT6_2(c_target=zynq,init="1...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_FDE [\MB_FDE(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_0.exception_registers_gti [\exception_registers_gti(c_data_...]
Compiling architecture imp of entity microblaze_v11_0_0.Fpu [\Fpu(c_data_size=32,c_target=zyn...]
Compiling architecture imp of entity microblaze_v11_0_0.PVR [\PVR(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v11_0_0.Data_Flow_gti [\Data_Flow_gti(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v11_0_0.read_data_mux [\read_data_mux(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v11_0_0.instr_mux [\instr_mux(c_instr_size=32,c_tar...]
Compiling architecture imp of entity microblaze_v11_0_0.MMU [\MMU(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v11_0_0.MicroBlaze_GTi [\MicroBlaze_GTi(c_num_sync_ff_cl...]
Compiling architecture imp of entity microblaze_v11_0_0.mb_sync_bit [mb_sync_bit_default]
Compiling architecture imp of entity microblaze_v11_0_0.MicroBlaze_Core [\MicroBlaze_Core(c_freq=10000000...]
Compiling architecture imp of entity microblaze_v11_0_0.MicroBlaze [\MicroBlaze(c_freq=100000000,c_e...]
Compiling architecture fft_microblaze_microblaze_0_0_arch of entity xil_defaultlib.FFT_Microblaze_microblaze_0_0 [fft_microblaze_microblaze_0_0_de...]
Compiling module xil_defaultlib.s00_couplers_imp_1OEXH0O
Compiling module xil_defaultlib.FFT_Microblaze_microblaze_0_axi_...
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.lmb_mux [\lmb_mux(c_target=zynq,c_baseadd...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="zyn...]
Compiling architecture fft_microblaze_dlmb_bram_if_cntlr_0_arch of entity xil_defaultlib.FFT_Microblaze_dlmb_bram_if_cntlr_0 [fft_microblaze_dlmb_bram_if_cntl...]
Compiling architecture imp of entity lmb_v10_v3_0_9.lmb_v10 [\lmb_v10(c_lmb_num_slaves=1)\]
Compiling architecture fft_microblaze_dlmb_v10_0_arch of entity xil_defaultlib.FFT_Microblaze_dlmb_v10_0 [fft_microblaze_dlmb_v10_0_defaul...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.lmb_mux [\lmb_mux(c_target=zynq,c_baseadd...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="zyn...]
Compiling architecture fft_microblaze_ilmb_bram_if_cntlr_0_arch of entity xil_defaultlib.FFT_Microblaze_ilmb_bram_if_cntlr_0 [fft_microblaze_ilmb_bram_if_cntl...]
Compiling architecture fft_microblaze_ilmb_v10_0_arch of entity xil_defaultlib.FFT_Microblaze_ilmb_v10_0 [fft_microblaze_ilmb_v10_0_defaul...]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.FFT_Microblaze_lmb_bram_0
Compiling module xil_defaultlib.microblaze_0_local_memory_imp_5Y...
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture fft_microblaze_rst_clk_wiz_1_100m_0_arch of entity xil_defaultlib.FFT_Microblaze_rst_clk_wiz_1_100M_0 [fft_microblaze_rst_clk_wiz_1_100...]
Compiling module xil_defaultlib.FFT_Microblaze
Compiling module xil_defaultlib.FFT_Microblaze_wrapper
Compiling module xil_defaultlib.FFT_Microblaze_Tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FFT_Microblaze_Tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 4165.461 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 4165.461 ; gain = 0.000
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/FFT_Microblaze.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//FFT_Butterfly_Axi_Li_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0/M_AXI_DP
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0_axi_periph/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0_axi_periph/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0_axi_periph/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0_axi_periph/s00_couplers/S_AXI
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/FFT_Zynq_Axi_Lite.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/FFT_Zynq_Axi_Lite.protoinst for the following reason(s):
There are no instances of module "FFT_Zynq_Axi_Lite" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/FFT_Zynq.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/FFT_Zynq.protoinst for the following reason(s):
There are no instances of module "FFT_Zynq" in the design.

Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[1].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[1].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[2].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[2].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[3].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[3].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.microblaze_0_local_memory.lmb_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:24 . Memory (MB): peak = 4165.461 ; gain = 0.000
current_project FFT_Butterfly_Axi_Lite_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-4963] Phase_Re_Factor_ROM_Memory has board value specified. The packaged IP will be restricted to usage with board 'em.avnet.com:zed:part0:1.4'
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/FFT_Butterfly_Axi_Lite_1.0/component.xml' ignored by IP packager.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-4963] Phase_Re_Factor_ROM_Memory has board value specified. The packaged IP will be restricted to usage with board 'em.avnet.com:zed:part0:1.4'
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/FFT_Butterfly_Axi_Lite_1.0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5101] Packaging a component with a SystemVerilog top file is not fully supported. Please refer to UG1118 'Creating and Packaging Custom IP'.
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'M' by 6 for port or parameter 'SIGN'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'DEFAULT_INPUTS' by 16 for port or parameter 'DEFAULT_OUTPUTS'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'DEFAULT_INPUTS' by 16 for port or parameter 'MAX_ADRESS'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'F' by 10 for port or parameter 'word_t'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'M' by 6 for port or parameter 'word_t'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'F' by 10 for port or parameter 'long_word_t'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'M' by 6 for port or parameter 'long_word_t'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'F' by 10 for port or parameter 'complex_t'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'M' by 6 for port or parameter 'complex_t'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'F' by 10 for port or parameter 'complex_mul_res_t'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'M' by 6 for port or parameter 'complex_mul_res_t'
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
set_property core_revision 18 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project fft_module
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/FFT_Butterfly_Axi_Lite_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/fft_butterfly_Axi_Lite_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/fft_butterfly_Axi_Lite_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/fft_ip_1.0'.
report_ip_status -name ip_status
current_project FFT_Butterfly_Axi_Lite_v1_0_project
current_project fft_module
upgrade_ip [get_ips  {FFT_Microblaze_FFT_Butterfly_Axi_Li_0_0 FFT_Zynq_Axi_Lite_FFT_Butterfly_Axi_Li_0_0}] -log ip_upgrade.log
Upgrading 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/FFT_Microblaze.bd'
INFO: [IP_Flow 19-3422] Upgraded FFT_Microblaze_FFT_Butterfly_Axi_Li_0_0 (FFT_Butterfly_Axi_Lite_v1.0 1.0) from revision 17 to revision 18
Wrote  : <C:\Users\Vrael\Desktop\FFT_Project\module_sim\fft_module\fft_module.srcs\sources_1\bd\FFT_Microblaze\FFT_Microblaze.bd> 
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:user:FFT_Butterfly_Axi_Lite:1.0 - FFT_Butterfly_Axi_Li_0
Successfully read diagram <FFT_Zynq_Axi_Lite> from BD file <C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq_Axi_Lite/FFT_Zynq_Axi_Lite.bd>
Upgrading 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq_Axi_Lite/FFT_Zynq_Axi_Lite.bd'
INFO: [IP_Flow 19-3422] Upgraded FFT_Zynq_Axi_Lite_FFT_Butterfly_Axi_Li_0_0 (FFT_Butterfly_Axi_Lite_v1.0 1.0) from revision 17 to revision 18
Wrote  : <C:\Users\Vrael\Desktop\FFT_Project\module_sim\fft_module\fft_module.srcs\sources_1\bd\FFT_Zynq_Axi_Lite\FFT_Zynq_Axi_Lite.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips {FFT_Microblaze_FFT_Butterfly_Axi_Li_0_0 FFT_Zynq_Axi_Lite_FFT_Butterfly_Axi_Li_0_0}] -no_script -sync -force -quiet
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Wrote  : <C:\Users\Vrael\Desktop\FFT_Project\module_sim\fft_module\fft_module.srcs\sources_1\bd\FFT_Microblaze\FFT_Microblaze.bd> 
VHDL Output written to : C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/synth/FFT_Microblaze.v
VHDL Output written to : C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/sim/FFT_Microblaze.v
VHDL Output written to : C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/hdl/FFT_Microblaze_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block FFT_Butterfly_Axi_Li_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
Exporting to file C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/hw_handoff/FFT_Microblaze.hwh
Generated Block Design Tcl file C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/hw_handoff/FFT_Microblaze_bd.tcl
Generated Hardware Definition File C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/synth/FFT_Microblaze.hwdef
Generating merged BMM file for the design top 'FFT_Microblaze_Tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado_2018_3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'FFT_Microblaze_Tb'...
Generating merged BMM file for the design top 'FFT_Microblaze_Tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'FFT_Microblaze_Tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_4 -L processing_system7_vip_v1_0_6 -L xilinx_vip -prj FFT_Microblaze_Tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ip/FFT_Microblaze_FFT_Butterfly_Axi_Li_0_0/src/Phase_Re_Factor_ROM_Memory/sim/Phase_Re_Factor_ROM_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Phase_Re_Factor_ROM_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ip/FFT_Microblaze_FFT_Butterfly_Axi_Li_0_0/src/Phase_Im_Factor_ROM_Memory/sim/Phase_Im_Factor_ROM_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Phase_Im_Factor_ROM_Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/df43/hdl/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Butterfly_Axi_Lite_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/df43/src/fft_package.sv" into library xil_defaultlib
WARNING: [VRFC 10-3824] variable 'temp' must explicitly be declared as automatic or static [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/df43/src/fft_package.sv:131]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/df43/src/FFT_STAGE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_STAGE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/df43/src/Main_Module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/df43/src/Reverse_Input_Data_Adress.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reverse_Input_Data_Adress
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/df43/src/Simplified_fft_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simplified_fft_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/df43/src/s_mult_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_sign_rtl
INFO: [VRFC 10-311] analyzing module s_mult_rtl
INFO: [VRFC 10-311] analyzing module comp_mult_rtl
INFO: [VRFC 10-311] analyzing module fft_block_rtl
INFO: [VRFC 10-311] analyzing module fft_block_simplified_rtl
INFO: [VRFC 10-311] analyzing module addr_rearr_comb
INFO: [VRFC 10-311] analyzing module fft_wrap
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/df43/hdl/FFT_Butterfly_Axi_Lite_v1_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Butterfly_Axi_Lite_v1_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ip/FFT_Microblaze_FFT_Butterfly_Axi_Li_0_0/sim/FFT_Microblaze_FFT_Butterfly_Axi_Li_0_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Microblaze_FFT_Butterfly_Axi_Li_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ip/FFT_Microblaze_lmb_bram_0/sim/FFT_Microblaze_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Microblaze_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ip/FFT_Microblaze_clk_wiz_1_0/FFT_Microblaze_clk_wiz_1_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Microblaze_clk_wiz_1_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ip/FFT_Microblaze_clk_wiz_1_0/FFT_Microblaze_clk_wiz_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Microblaze_clk_wiz_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/sim/FFT_Microblaze.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Microblaze
INFO: [VRFC 10-311] analyzing module FFT_Microblaze_microblaze_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module microblaze_0_local_memory_imp_5Y9IZX
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1OEXH0O
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/hdl/FFT_Microblaze_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Microblaze_wrapper
"xvhdl --incr --relax -prj FFT_Microblaze_Tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 4165.461 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'FFT_Microblaze_Tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado_2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2ce66c6aef364950b00b24e9ac48c0c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L microblaze_v11_0_0 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_15 -L axi_lite_ipif_v3_0_4 -L mdm_v3_2_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot FFT_Microblaze_Tb_behav xil_defaultlib.FFT_Microblaze_Tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'addr_in' [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/df43/src/Reverse_Input_Data_Adress.sv:62]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package mdm_v3_2_15.mdm_funcs
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package microblaze_v11_0_0.microblaze_types
Compiling package microblaze_v11_0_0.microblaze_isa
Compiling package microblaze_v11_0_0.mmu_types
Compiling package lmb_bram_if_cntlr_v4_0_15.lmb_bram_if_funcs
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package xil_defaultlib.fft_package
Compiling module xil_defaultlib.addr_rearr_comb_default
Compiling module xil_defaultlib.Reverse_Input_Data_Adress
Compiling module xil_defaultlib.fft_block_simplified_rtl
Compiling module xil_defaultlib.Simplified_fft_stage
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.Phase_Im_Factor_ROM_Memory
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.Phase_Re_Factor_ROM_Memory
Compiling module xil_defaultlib.change_sign_rtl
Compiling module xil_defaultlib.s_mult_rtl
Compiling module xil_defaultlib.comp_mult_rtl
Compiling module xil_defaultlib.fft_block_rtl
Compiling module xil_defaultlib.FFT_STAGE
Compiling module xil_defaultlib.FFT_STAGE(Number_Of_Stage=2)
Compiling module xil_defaultlib.FFT_STAGE(Number_Of_Stage=3)
Compiling module xil_defaultlib.Main_Module_default
Compiling module xil_defaultlib.FFT_Butterfly_Axi_Lite_v1_0_S00_...
Compiling module xil_defaultlib.FFT_Butterfly_Axi_Lite_v1_0
Compiling module xil_defaultlib.FFT_Microblaze_FFT_Butterfly_Axi...
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.FFT_Microblaze_clk_wiz_1_0_clk_w...
Compiling module xil_defaultlib.FFT_Microblaze_clk_wiz_1_0
Compiling architecture bscane2_v of entity unisim.BSCANE2 [\BSCANE2(jtag_chain=2)(1,5)\]
Compiling architecture imp of entity mdm_v3_2_15.MB_BSCANE2 [\MB_BSCANE2(c_target=non_rtl,jta...]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture imp of entity mdm_v3_2_15.MB_BUFG [\MB_BUFG(c_target=non_rtl)\]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture fdc_1_v of entity unisim.FDC_1 [fdc_1_default]
Compiling architecture imp of entity mdm_v3_2_15.MB_FDC_1 [\MB_FDC_1(c_target=non_rtl)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_1_v of entity unisim.FDRE_1 [fdre_1_default]
Compiling architecture imp of entity mdm_v3_2_15.MB_FDRE_1 [\MB_FDRE_1(c_target=non_rtl)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000101100111")...]
Compiling architecture imp of entity mdm_v3_2_15.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0100001010000111")...]
Compiling architecture imp of entity mdm_v3_2_15.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0100010001000011")...]
Compiling architecture imp of entity mdm_v3_2_15.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0101100001001101")...]
Compiling architecture imp of entity mdm_v3_2_15.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture imp of entity mdm_v3_2_15.JTAG_CONTROL [\JTAG_CONTROL(c_target=non_rtl,c...]
Compiling architecture imp of entity mdm_v3_2_15.MDM_Core [\MDM_Core(c_target=non_rtl,c_jta...]
Compiling architecture imp of entity mdm_v3_2_15.MDM [\MDM(c_family="zynq",c_bscanid=7...]
Compiling architecture fft_microblaze_mdm_1_0_arch of entity xil_defaultlib.FFT_Microblaze_mdm_1_0 [fft_microblaze_mdm_1_0_default]
Compiling architecture imp of entity microblaze_v11_0_0.DAXI_interface [\DAXI_interface(c_data_size=32,c...]
Compiling architecture and2b1l_v of entity unisim.AND2B1L [and2b1l_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_AND2B1L [\MB_AND2B1L(c_target=zynq)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0011111111111111")...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000000011011")...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(15,0)\]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000001100100")...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0010010100000000")...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture imp of entity microblaze_v11_0_0.mb_sync_bit [\mb_sync_bit(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v11_0_0.mb_sync_vec [\mb_sync_vec(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v11_0_0.mb_sync_bit [\mb_sync_bit(c_levels=1)\]
Compiling architecture imp of entity microblaze_v11_0_0.mb_sync_vec [\mb_sync_vec(c_width=10)\]
Compiling architecture srlc16e_v of entity unisim.SRLC16E [\SRLC16E(0,15)\]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRLC16E [\MB_SRLC16E(c_target=zynq,c_use_...]
Compiling architecture imp of entity microblaze_v11_0_0.address_hit [\address_hit(c_target=zynq,c_fir...]
Compiling architecture imp of entity microblaze_v11_0_0.Debug [\Debug(c_data_size=32,c_instr_si...]
Compiling architecture imp of entity microblaze_v11_0_0.interrupt_mode_converter [\interrupt_mode_converter(c_edge...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="100...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_FDRE [\MB_FDRE(c_target=zynq)\]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_MUXCY_XORCY [\MB_MUXCY_XORCY(c_target=zynq)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_MUXF7 [\MB_MUXF7(c_target=zynq)\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_FDR [\MB_FDR(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_0.PC_Module_gti [\PC_Module_gti(c_data_size=32,c_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="111...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fds_v of entity unisim.FDS [fds_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_FDS [\MB_FDS(c_target=zynq)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="000...]
Compiling architecture imp of entity microblaze_v11_0_0.PreFetch_Buffer_gti [\PreFetch_Buffer_gti(c_instr_siz...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_MUXCY [\MB_MUXCY(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_0.carry_and [\carry_and(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_0.jump_logic [\jump_logic(c_instr_size=32,c_ta...]
Compiling architecture imp of entity microblaze_v11_0_0.carry_or [\carry_or(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_0.Decode_gti [\Decode_gti(c_data_size=32,c_ins...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000001111111100...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6_2 [\MB_LUT6_2(c_target=zynq,init="0...]
Compiling architecture ram32m_v of entity unisim.RAM32M [ram32m_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_RAM32M [\MB_RAM32M(c_target=zynq,c_use_l...]
Compiling architecture imp of entity microblaze_v11_0_0.Register_File_gti [\Register_File_gti(c_data_size=3...]
Compiling architecture imp of entity microblaze_v11_0_0.Operand_Select_gti [\Operand_Select_gti(c_data_size=...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011000000111101010...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6_2 [\MB_LUT6_2(c_target=zynq,init="0...]
Compiling architecture imp of entity microblaze_v11_0_0.ALU_Bit [\ALU_Bit(c_target=zynq,c_allow_l...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000011110101010...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101000001010")(0...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT4 [\MB_LUT4(c_target=zynq,init="111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_MULT_AND [\MB_MULT_AND(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_0.ALU_Bit [\ALU_Bit(c_target=zynq,c_allow_l...]
Compiling architecture imp of entity microblaze_v11_0_0.ALU [\ALU(c_data_size=32,c_allow_lut6...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v11_0_0.Shift_Logic_Module_gti [\Shift_Logic_Module_gti(c_data_s...]
Compiling architecture imp of entity microblaze_v11_0_0.mul_unit [\mul_unit(c_data_size=32,c_targe...]
Compiling architecture imp of entity microblaze_v11_0_0.Barrel_Shifter_gti [\Barrel_Shifter_gti(c_data_size=...]
Compiling architecture imp of entity microblaze_v11_0_0.WB_Mux_Bit [\WB_Mux_Bit(c_target=zynq,c_lut_...]
Compiling architecture imp of entity microblaze_v11_0_0.WB_Mux [\WB_Mux(c_data_size=32,c_daddr_s...]
Compiling architecture imp of entity microblaze_v11_0_0.Zero_Detect_gti [\Zero_Detect_gti(c_data_size=32,...]
Compiling architecture imp of entity microblaze_v11_0_0.Byte_Doublet_Handle_gti [\Byte_Doublet_Handle_gti(c_data_...]
Compiling architecture imp of entity microblaze_v11_0_0.Data_Flow_Logic [\Data_Flow_Logic(c_data_size=32,...]
Compiling architecture msr_reg of entity microblaze_v11_0_0.msr_reg_gti [\msr_reg_gti(c_data_size=32,c_ta...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111110000000011...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6_2 [\MB_LUT6_2(c_target=zynq,init="1...]
Compiling architecture imp of entity microblaze_v11_0_0.mux_bus [\mux_bus(c_target=zynq,c_allow_l...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="100101101001011010...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6_2 [\MB_LUT6_2(c_target=zynq,init="1...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_FDE [\MB_FDE(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_0.exception_registers_gti [\exception_registers_gti(c_data_...]
Compiling architecture imp of entity microblaze_v11_0_0.Fpu [\Fpu(c_data_size=32,c_target=zyn...]
Compiling architecture imp of entity microblaze_v11_0_0.PVR [\PVR(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v11_0_0.Data_Flow_gti [\Data_Flow_gti(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v11_0_0.read_data_mux [\read_data_mux(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v11_0_0.instr_mux [\instr_mux(c_instr_size=32,c_tar...]
Compiling architecture imp of entity microblaze_v11_0_0.MMU [\MMU(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v11_0_0.MicroBlaze_GTi [\MicroBlaze_GTi(c_num_sync_ff_cl...]
Compiling architecture imp of entity microblaze_v11_0_0.mb_sync_bit [mb_sync_bit_default]
Compiling architecture imp of entity microblaze_v11_0_0.MicroBlaze_Core [\MicroBlaze_Core(c_freq=10000000...]
Compiling architecture imp of entity microblaze_v11_0_0.MicroBlaze [\MicroBlaze(c_freq=100000000,c_e...]
Compiling architecture fft_microblaze_microblaze_0_0_arch of entity xil_defaultlib.FFT_Microblaze_microblaze_0_0 [fft_microblaze_microblaze_0_0_de...]
Compiling module xil_defaultlib.s00_couplers_imp_1OEXH0O
Compiling module xil_defaultlib.FFT_Microblaze_microblaze_0_axi_...
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.lmb_mux [\lmb_mux(c_target=zynq,c_baseadd...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="zyn...]
Compiling architecture fft_microblaze_dlmb_bram_if_cntlr_0_arch of entity xil_defaultlib.FFT_Microblaze_dlmb_bram_if_cntlr_0 [fft_microblaze_dlmb_bram_if_cntl...]
Compiling architecture imp of entity lmb_v10_v3_0_9.lmb_v10 [\lmb_v10(c_lmb_num_slaves=1)\]
Compiling architecture fft_microblaze_dlmb_v10_0_arch of entity xil_defaultlib.FFT_Microblaze_dlmb_v10_0 [fft_microblaze_dlmb_v10_0_defaul...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.lmb_mux [\lmb_mux(c_target=zynq,c_baseadd...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="zyn...]
Compiling architecture fft_microblaze_ilmb_bram_if_cntlr_0_arch of entity xil_defaultlib.FFT_Microblaze_ilmb_bram_if_cntlr_0 [fft_microblaze_ilmb_bram_if_cntl...]
Compiling architecture fft_microblaze_ilmb_v10_0_arch of entity xil_defaultlib.FFT_Microblaze_ilmb_v10_0 [fft_microblaze_ilmb_v10_0_defaul...]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.FFT_Microblaze_lmb_bram_0
Compiling module xil_defaultlib.microblaze_0_local_memory_imp_5Y...
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture fft_microblaze_rst_clk_wiz_1_100m_0_arch of entity xil_defaultlib.FFT_Microblaze_rst_clk_wiz_1_100M_0 [fft_microblaze_rst_clk_wiz_1_100...]
Compiling module xil_defaultlib.FFT_Microblaze
Compiling module xil_defaultlib.FFT_Microblaze_wrapper
Compiling module xil_defaultlib.FFT_Microblaze_Tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FFT_Microblaze_Tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 4165.461 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 4165.461 ; gain = 0.000
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/FFT_Microblaze.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//FFT_Butterfly_Axi_Li_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0/M_AXI_DP
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0_axi_periph/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0_axi_periph/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0_axi_periph/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0_axi_periph/s00_couplers/S_AXI
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/FFT_Zynq_Axi_Lite.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/FFT_Zynq_Axi_Lite.protoinst for the following reason(s):
There are no instances of module "FFT_Zynq_Axi_Lite" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/FFT_Zynq.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/FFT_Zynq.protoinst for the following reason(s):
There are no instances of module "FFT_Zynq" in the design.

Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[1].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[1].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[2].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[2].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[3].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[3].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.microblaze_0_local_memory.lmb_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:30 . Memory (MB): peak = 4165.461 ; gain = 0.000
run 10 us
run 10 us
run 10 us
current_project FFT_Butterfly_Axi_Lite_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-4963] Phase_Re_Factor_ROM_Memory has board value specified. The packaged IP will be restricted to usage with board 'em.avnet.com:zed:part0:1.4'
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/FFT_Butterfly_Axi_Lite_1.0/component.xml' ignored by IP packager.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-4963] Phase_Re_Factor_ROM_Memory has board value specified. The packaged IP will be restricted to usage with board 'em.avnet.com:zed:part0:1.4'
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/FFT_Butterfly_Axi_Lite_1.0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5101] Packaging a component with a SystemVerilog top file is not fully supported. Please refer to UG1118 'Creating and Packaging Custom IP'.
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'M' by 6 for port or parameter 'SIGN'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'DEFAULT_INPUTS' by 16 for port or parameter 'DEFAULT_OUTPUTS'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'DEFAULT_INPUTS' by 16 for port or parameter 'MAX_ADRESS'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'F' by 10 for port or parameter 'word_t'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'M' by 6 for port or parameter 'word_t'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'F' by 10 for port or parameter 'long_word_t'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'M' by 6 for port or parameter 'long_word_t'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'F' by 10 for port or parameter 'complex_t'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'M' by 6 for port or parameter 'complex_t'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'F' by 10 for port or parameter 'complex_mul_res_t'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'M' by 6 for port or parameter 'complex_mul_res_t'
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-4963] Phase_Re_Factor_ROM_Memory has board value specified. The packaged IP will be restricted to usage with board 'em.avnet.com:zed:part0:1.4'
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/FFT_Butterfly_Axi_Lite_1.0/component.xml' ignored by IP packager.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-4963] Phase_Re_Factor_ROM_Memory has board value specified. The packaged IP will be restricted to usage with board 'em.avnet.com:zed:part0:1.4'
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/FFT_Butterfly_Axi_Lite_1.0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5101] Packaging a component with a SystemVerilog top file is not fully supported. Please refer to UG1118 'Creating and Packaging Custom IP'.
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'M' by 6 for port or parameter 'SIGN'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'DEFAULT_INPUTS' by 16 for port or parameter 'DEFAULT_OUTPUTS'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'DEFAULT_INPUTS' by 16 for port or parameter 'MAX_ADRESS'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'F' by 10 for port or parameter 'word_t'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'M' by 6 for port or parameter 'word_t'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'F' by 10 for port or parameter 'long_word_t'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'M' by 6 for port or parameter 'long_word_t'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'F' by 10 for port or parameter 'complex_t'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'M' by 6 for port or parameter 'complex_t'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'F' by 10 for port or parameter 'complex_mul_res_t'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'M' by 6 for port or parameter 'complex_mul_res_t'
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
set_property core_revision 19 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project fft_module
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/FFT_Butterfly_Axi_Lite_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/fft_butterfly_Axi_Lite_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/fft_butterfly_Axi_Lite_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/fft_ip_1.0'.
report_ip_status -name ip_status
current_project FFT_Butterfly_Axi_Lite_v1_0_project
current_project fft_module
upgrade_ip [get_ips  {FFT_Microblaze_FFT_Butterfly_Axi_Li_0_0 FFT_Zynq_Axi_Lite_FFT_Butterfly_Axi_Li_0_0}] -log ip_upgrade.log
Upgrading 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/FFT_Microblaze.bd'
INFO: [IP_Flow 19-3422] Upgraded FFT_Microblaze_FFT_Butterfly_Axi_Li_0_0 (FFT_Butterfly_Axi_Lite_v1.0 1.0) from revision 18 to revision 19
Wrote  : <C:\Users\Vrael\Desktop\FFT_Project\module_sim\fft_module\fft_module.srcs\sources_1\bd\FFT_Microblaze\FFT_Microblaze.bd> 
Upgrading 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq_Axi_Lite/FFT_Zynq_Axi_Lite.bd'
INFO: [IP_Flow 19-3422] Upgraded FFT_Zynq_Axi_Lite_FFT_Butterfly_Axi_Li_0_0 (FFT_Butterfly_Axi_Lite_v1.0 1.0) from revision 18 to revision 19
Wrote  : <C:\Users\Vrael\Desktop\FFT_Project\module_sim\fft_module\fft_module.srcs\sources_1\bd\FFT_Zynq_Axi_Lite\FFT_Zynq_Axi_Lite.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips {FFT_Microblaze_FFT_Butterfly_Axi_Li_0_0 FFT_Zynq_Axi_Lite_FFT_Butterfly_Axi_Li_0_0}] -no_script -sync -force -quiet
close_bd_design [get_bd_designs FFT_Zynq_Axi_Lite]
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Wrote  : <C:\Users\Vrael\Desktop\FFT_Project\module_sim\fft_module\fft_module.srcs\sources_1\bd\FFT_Microblaze\FFT_Microblaze.bd> 
VHDL Output written to : C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/synth/FFT_Microblaze.v
VHDL Output written to : C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/sim/FFT_Microblaze.v
VHDL Output written to : C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/hdl/FFT_Microblaze_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block FFT_Butterfly_Axi_Li_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
Exporting to file C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/hw_handoff/FFT_Microblaze.hwh
Generated Block Design Tcl file C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/hw_handoff/FFT_Microblaze_bd.tcl
Generated Hardware Definition File C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/synth/FFT_Microblaze.hwdef
Generating merged BMM file for the design top 'FFT_Microblaze_Tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado_2018_3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'FFT_Microblaze_Tb'...
Generating merged BMM file for the design top 'FFT_Microblaze_Tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'FFT_Microblaze_Tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_4 -L processing_system7_vip_v1_0_6 -L xilinx_vip -prj FFT_Microblaze_Tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/fft_package.sv" into library xil_defaultlib
WARNING: [VRFC 10-3824] variable 'temp' must explicitly be declared as automatic or static [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/new/fft_package.sv:131]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ip/FFT_Microblaze_FFT_Butterfly_Axi_Li_0_0/src/Phase_Re_Factor_ROM_Memory/sim/Phase_Re_Factor_ROM_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Phase_Re_Factor_ROM_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ip/FFT_Microblaze_FFT_Butterfly_Axi_Li_0_0/src/Phase_Im_Factor_ROM_Memory/sim/Phase_Im_Factor_ROM_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Phase_Im_Factor_ROM_Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/2bcc/hdl/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Butterfly_Axi_Lite_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/2bcc/src/fft_package.sv" into library xil_defaultlib
WARNING: [VRFC 10-3824] variable 'temp' must explicitly be declared as automatic or static [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/2bcc/src/fft_package.sv:131]
WARNING: [VRFC 10-3264] design element 'fft_package' is previously defined, ignoring this definition [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/2bcc/src/fft_package.sv:23]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/2bcc/src/FFT_STAGE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_STAGE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/2bcc/src/Main_Module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/2bcc/src/Reverse_Input_Data_Adress.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reverse_Input_Data_Adress
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/2bcc/src/Simplified_fft_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simplified_fft_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/2bcc/src/s_mult_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_sign_rtl
INFO: [VRFC 10-311] analyzing module s_mult_rtl
INFO: [VRFC 10-311] analyzing module comp_mult_rtl
INFO: [VRFC 10-311] analyzing module fft_block_rtl
INFO: [VRFC 10-311] analyzing module fft_block_simplified_rtl
INFO: [VRFC 10-311] analyzing module addr_rearr_comb
INFO: [VRFC 10-311] analyzing module fft_wrap
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/2bcc/hdl/FFT_Butterfly_Axi_Lite_v1_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Butterfly_Axi_Lite_v1_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ip/FFT_Microblaze_FFT_Butterfly_Axi_Li_0_0/sim/FFT_Microblaze_FFT_Butterfly_Axi_Li_0_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Microblaze_FFT_Butterfly_Axi_Li_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ip/FFT_Microblaze_lmb_bram_0/sim/FFT_Microblaze_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Microblaze_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ip/FFT_Microblaze_clk_wiz_1_0/FFT_Microblaze_clk_wiz_1_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Microblaze_clk_wiz_1_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ip/FFT_Microblaze_clk_wiz_1_0/FFT_Microblaze_clk_wiz_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Microblaze_clk_wiz_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/sim/FFT_Microblaze.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Microblaze
INFO: [VRFC 10-311] analyzing module FFT_Microblaze_microblaze_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module microblaze_0_local_memory_imp_5Y9IZX
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1OEXH0O
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/hdl/FFT_Microblaze_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Microblaze_wrapper
"xvhdl --incr --relax -prj FFT_Microblaze_Tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 4165.461 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'FFT_Microblaze_Tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado_2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2ce66c6aef364950b00b24e9ac48c0c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L microblaze_v11_0_0 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_15 -L axi_lite_ipif_v3_0_4 -L mdm_v3_2_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot FFT_Microblaze_Tb_behav xil_defaultlib.FFT_Microblaze_Tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'addr_in' [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/2bcc/src/Reverse_Input_Data_Adress.sv:62]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package mdm_v3_2_15.mdm_funcs
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package microblaze_v11_0_0.microblaze_types
Compiling package microblaze_v11_0_0.microblaze_isa
Compiling package microblaze_v11_0_0.mmu_types
Compiling package lmb_bram_if_cntlr_v4_0_15.lmb_bram_if_funcs
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package xil_defaultlib.fft_package
Compiling module xil_defaultlib.addr_rearr_comb_default
Compiling module xil_defaultlib.Reverse_Input_Data_Adress
Compiling module xil_defaultlib.fft_block_simplified_rtl
Compiling module xil_defaultlib.Simplified_fft_stage
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.Phase_Im_Factor_ROM_Memory
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.Phase_Re_Factor_ROM_Memory
Compiling module xil_defaultlib.change_sign_rtl
Compiling module xil_defaultlib.s_mult_rtl
Compiling module xil_defaultlib.comp_mult_rtl
Compiling module xil_defaultlib.fft_block_rtl
Compiling module xil_defaultlib.FFT_STAGE
Compiling module xil_defaultlib.FFT_STAGE(Number_Of_Stage=2)
Compiling module xil_defaultlib.FFT_STAGE(Number_Of_Stage=3)
Compiling module xil_defaultlib.Main_Module_default
Compiling module xil_defaultlib.FFT_Butterfly_Axi_Lite_v1_0_S00_...
Compiling module xil_defaultlib.FFT_Butterfly_Axi_Lite_v1_0
Compiling module xil_defaultlib.FFT_Microblaze_FFT_Butterfly_Axi...
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.FFT_Microblaze_clk_wiz_1_0_clk_w...
Compiling module xil_defaultlib.FFT_Microblaze_clk_wiz_1_0
Compiling architecture bscane2_v of entity unisim.BSCANE2 [\BSCANE2(jtag_chain=2)(1,5)\]
Compiling architecture imp of entity mdm_v3_2_15.MB_BSCANE2 [\MB_BSCANE2(c_target=non_rtl,jta...]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture imp of entity mdm_v3_2_15.MB_BUFG [\MB_BUFG(c_target=non_rtl)\]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture fdc_1_v of entity unisim.FDC_1 [fdc_1_default]
Compiling architecture imp of entity mdm_v3_2_15.MB_FDC_1 [\MB_FDC_1(c_target=non_rtl)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_1_v of entity unisim.FDRE_1 [fdre_1_default]
Compiling architecture imp of entity mdm_v3_2_15.MB_FDRE_1 [\MB_FDRE_1(c_target=non_rtl)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000101100111")...]
Compiling architecture imp of entity mdm_v3_2_15.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0100001010000111")...]
Compiling architecture imp of entity mdm_v3_2_15.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0100010001000011")...]
Compiling architecture imp of entity mdm_v3_2_15.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0101100001001101")...]
Compiling architecture imp of entity mdm_v3_2_15.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture imp of entity mdm_v3_2_15.JTAG_CONTROL [\JTAG_CONTROL(c_target=non_rtl,c...]
Compiling architecture imp of entity mdm_v3_2_15.MDM_Core [\MDM_Core(c_target=non_rtl,c_jta...]
Compiling architecture imp of entity mdm_v3_2_15.MDM [\MDM(c_family="zynq",c_bscanid=7...]
Compiling architecture fft_microblaze_mdm_1_0_arch of entity xil_defaultlib.FFT_Microblaze_mdm_1_0 [fft_microblaze_mdm_1_0_default]
Compiling architecture imp of entity microblaze_v11_0_0.DAXI_interface [\DAXI_interface(c_data_size=32,c...]
Compiling architecture and2b1l_v of entity unisim.AND2B1L [and2b1l_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_AND2B1L [\MB_AND2B1L(c_target=zynq)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0011111111111111")...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000000011011")...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(15,0)\]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000001100100")...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0010010100000000")...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture imp of entity microblaze_v11_0_0.mb_sync_bit [\mb_sync_bit(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v11_0_0.mb_sync_vec [\mb_sync_vec(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v11_0_0.mb_sync_bit [\mb_sync_bit(c_levels=1)\]
Compiling architecture imp of entity microblaze_v11_0_0.mb_sync_vec [\mb_sync_vec(c_width=10)\]
Compiling architecture srlc16e_v of entity unisim.SRLC16E [\SRLC16E(0,15)\]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRLC16E [\MB_SRLC16E(c_target=zynq,c_use_...]
Compiling architecture imp of entity microblaze_v11_0_0.address_hit [\address_hit(c_target=zynq,c_fir...]
Compiling architecture imp of entity microblaze_v11_0_0.Debug [\Debug(c_data_size=32,c_instr_si...]
Compiling architecture imp of entity microblaze_v11_0_0.interrupt_mode_converter [\interrupt_mode_converter(c_edge...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="100...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_FDRE [\MB_FDRE(c_target=zynq)\]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_MUXCY_XORCY [\MB_MUXCY_XORCY(c_target=zynq)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_MUXF7 [\MB_MUXF7(c_target=zynq)\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_FDR [\MB_FDR(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_0.PC_Module_gti [\PC_Module_gti(c_data_size=32,c_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="111...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fds_v of entity unisim.FDS [fds_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_FDS [\MB_FDS(c_target=zynq)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="000...]
Compiling architecture imp of entity microblaze_v11_0_0.PreFetch_Buffer_gti [\PreFetch_Buffer_gti(c_instr_siz...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_MUXCY [\MB_MUXCY(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_0.carry_and [\carry_and(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_0.jump_logic [\jump_logic(c_instr_size=32,c_ta...]
Compiling architecture imp of entity microblaze_v11_0_0.carry_or [\carry_or(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_0.Decode_gti [\Decode_gti(c_data_size=32,c_ins...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000001111111100...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6_2 [\MB_LUT6_2(c_target=zynq,init="0...]
Compiling architecture ram32m_v of entity unisim.RAM32M [ram32m_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_RAM32M [\MB_RAM32M(c_target=zynq,c_use_l...]
Compiling architecture imp of entity microblaze_v11_0_0.Register_File_gti [\Register_File_gti(c_data_size=3...]
Compiling architecture imp of entity microblaze_v11_0_0.Operand_Select_gti [\Operand_Select_gti(c_data_size=...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011000000111101010...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6_2 [\MB_LUT6_2(c_target=zynq,init="0...]
Compiling architecture imp of entity microblaze_v11_0_0.ALU_Bit [\ALU_Bit(c_target=zynq,c_allow_l...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000011110101010...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101000001010")(0...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT4 [\MB_LUT4(c_target=zynq,init="111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_MULT_AND [\MB_MULT_AND(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_0.ALU_Bit [\ALU_Bit(c_target=zynq,c_allow_l...]
Compiling architecture imp of entity microblaze_v11_0_0.ALU [\ALU(c_data_size=32,c_allow_lut6...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v11_0_0.Shift_Logic_Module_gti [\Shift_Logic_Module_gti(c_data_s...]
Compiling architecture imp of entity microblaze_v11_0_0.mul_unit [\mul_unit(c_data_size=32,c_targe...]
Compiling architecture imp of entity microblaze_v11_0_0.Barrel_Shifter_gti [\Barrel_Shifter_gti(c_data_size=...]
Compiling architecture imp of entity microblaze_v11_0_0.WB_Mux_Bit [\WB_Mux_Bit(c_target=zynq,c_lut_...]
Compiling architecture imp of entity microblaze_v11_0_0.WB_Mux [\WB_Mux(c_data_size=32,c_daddr_s...]
Compiling architecture imp of entity microblaze_v11_0_0.Zero_Detect_gti [\Zero_Detect_gti(c_data_size=32,...]
Compiling architecture imp of entity microblaze_v11_0_0.Byte_Doublet_Handle_gti [\Byte_Doublet_Handle_gti(c_data_...]
Compiling architecture imp of entity microblaze_v11_0_0.Data_Flow_Logic [\Data_Flow_Logic(c_data_size=32,...]
Compiling architecture msr_reg of entity microblaze_v11_0_0.msr_reg_gti [\msr_reg_gti(c_data_size=32,c_ta...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111110000000011...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6_2 [\MB_LUT6_2(c_target=zynq,init="1...]
Compiling architecture imp of entity microblaze_v11_0_0.mux_bus [\mux_bus(c_target=zynq,c_allow_l...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="100101101001011010...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6_2 [\MB_LUT6_2(c_target=zynq,init="1...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_FDE [\MB_FDE(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_0.exception_registers_gti [\exception_registers_gti(c_data_...]
Compiling architecture imp of entity microblaze_v11_0_0.Fpu [\Fpu(c_data_size=32,c_target=zyn...]
Compiling architecture imp of entity microblaze_v11_0_0.PVR [\PVR(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v11_0_0.Data_Flow_gti [\Data_Flow_gti(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v11_0_0.read_data_mux [\read_data_mux(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v11_0_0.instr_mux [\instr_mux(c_instr_size=32,c_tar...]
Compiling architecture imp of entity microblaze_v11_0_0.MMU [\MMU(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v11_0_0.MicroBlaze_GTi [\MicroBlaze_GTi(c_num_sync_ff_cl...]
Compiling architecture imp of entity microblaze_v11_0_0.mb_sync_bit [mb_sync_bit_default]
Compiling architecture imp of entity microblaze_v11_0_0.MicroBlaze_Core [\MicroBlaze_Core(c_freq=10000000...]
Compiling architecture imp of entity microblaze_v11_0_0.MicroBlaze [\MicroBlaze(c_freq=100000000,c_e...]
Compiling architecture fft_microblaze_microblaze_0_0_arch of entity xil_defaultlib.FFT_Microblaze_microblaze_0_0 [fft_microblaze_microblaze_0_0_de...]
Compiling module xil_defaultlib.s00_couplers_imp_1OEXH0O
Compiling module xil_defaultlib.FFT_Microblaze_microblaze_0_axi_...
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.lmb_mux [\lmb_mux(c_target=zynq,c_baseadd...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="zyn...]
Compiling architecture fft_microblaze_dlmb_bram_if_cntlr_0_arch of entity xil_defaultlib.FFT_Microblaze_dlmb_bram_if_cntlr_0 [fft_microblaze_dlmb_bram_if_cntl...]
Compiling architecture imp of entity lmb_v10_v3_0_9.lmb_v10 [\lmb_v10(c_lmb_num_slaves=1)\]
Compiling architecture fft_microblaze_dlmb_v10_0_arch of entity xil_defaultlib.FFT_Microblaze_dlmb_v10_0 [fft_microblaze_dlmb_v10_0_defaul...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.lmb_mux [\lmb_mux(c_target=zynq,c_baseadd...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="zyn...]
Compiling architecture fft_microblaze_ilmb_bram_if_cntlr_0_arch of entity xil_defaultlib.FFT_Microblaze_ilmb_bram_if_cntlr_0 [fft_microblaze_ilmb_bram_if_cntl...]
Compiling architecture fft_microblaze_ilmb_v10_0_arch of entity xil_defaultlib.FFT_Microblaze_ilmb_v10_0 [fft_microblaze_ilmb_v10_0_defaul...]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.FFT_Microblaze_lmb_bram_0
Compiling module xil_defaultlib.microblaze_0_local_memory_imp_5Y...
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture fft_microblaze_rst_clk_wiz_1_100m_0_arch of entity xil_defaultlib.FFT_Microblaze_rst_clk_wiz_1_100M_0 [fft_microblaze_rst_clk_wiz_1_100...]
Compiling module xil_defaultlib.FFT_Microblaze
Compiling module xil_defaultlib.FFT_Microblaze_wrapper
Compiling module xil_defaultlib.FFT_Microblaze_Tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FFT_Microblaze_Tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 4165.461 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 4165.461 ; gain = 0.000
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/FFT_Microblaze.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//FFT_Butterfly_Axi_Li_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0/M_AXI_DP
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0_axi_periph/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0_axi_periph/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0_axi_periph/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0_axi_periph/s00_couplers/S_AXI
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/FFT_Zynq_Axi_Lite.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/FFT_Zynq_Axi_Lite.protoinst for the following reason(s):
There are no instances of module "FFT_Zynq_Axi_Lite" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/FFT_Zynq.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/FFT_Zynq.protoinst for the following reason(s):
There are no instances of module "FFT_Zynq" in the design.

Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[1].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[1].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[2].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[2].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[3].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[3].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.microblaze_0_local_memory.lmb_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:29 . Memory (MB): peak = 4165.461 ; gain = 0.000
run 10 us
run 10 us
run 10 us
current_project FFT_Butterfly_Axi_Lite_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-4963] Phase_Re_Factor_ROM_Memory has board value specified. The packaged IP will be restricted to usage with board 'em.avnet.com:zed:part0:1.4'
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/FFT_Butterfly_Axi_Lite_1.0/component.xml' ignored by IP packager.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-4963] Phase_Re_Factor_ROM_Memory has board value specified. The packaged IP will be restricted to usage with board 'em.avnet.com:zed:part0:1.4'
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/FFT_Butterfly_Axi_Lite_1.0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5101] Packaging a component with a SystemVerilog top file is not fully supported. Please refer to UG1118 'Creating and Packaging Custom IP'.
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'M' by 6 for port or parameter 'SIGN'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'DEFAULT_INPUTS' by 16 for port or parameter 'DEFAULT_OUTPUTS'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'DEFAULT_INPUTS' by 16 for port or parameter 'MAX_ADRESS'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'F' by 10 for port or parameter 'word_t'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'M' by 6 for port or parameter 'word_t'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'F' by 10 for port or parameter 'long_word_t'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'M' by 6 for port or parameter 'long_word_t'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'F' by 10 for port or parameter 'complex_t'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'M' by 6 for port or parameter 'complex_t'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'F' by 10 for port or parameter 'complex_mul_res_t'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'M' by 6 for port or parameter 'complex_mul_res_t'
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
set_property core_revision 20 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project fft_module
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/FFT_Butterfly_Axi_Lite_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/fft_butterfly_Axi_Lite_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/fft_butterfly_Axi_Lite_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/fft_ip_1.0'.
report_ip_status -name ip_status
current_project FFT_Butterfly_Axi_Lite_v1_0_project
current_project fft_module
upgrade_ip [get_ips  {FFT_Microblaze_FFT_Butterfly_Axi_Li_0_0 FFT_Zynq_Axi_Lite_FFT_Butterfly_Axi_Li_0_0}] -log ip_upgrade.log
Upgrading 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/FFT_Microblaze.bd'
INFO: [IP_Flow 19-3422] Upgraded FFT_Microblaze_FFT_Butterfly_Axi_Li_0_0 (FFT_Butterfly_Axi_Lite_v1.0 1.0) from revision 19 to revision 20
Wrote  : <C:\Users\Vrael\Desktop\FFT_Project\module_sim\fft_module\fft_module.srcs\sources_1\bd\FFT_Microblaze\FFT_Microblaze.bd> 
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:user:FFT_Butterfly_Axi_Lite:1.0 - FFT_Butterfly_Axi_Li_0
Successfully read diagram <FFT_Zynq_Axi_Lite> from BD file <C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq_Axi_Lite/FFT_Zynq_Axi_Lite.bd>
Upgrading 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Zynq_Axi_Lite/FFT_Zynq_Axi_Lite.bd'
INFO: [IP_Flow 19-3422] Upgraded FFT_Zynq_Axi_Lite_FFT_Butterfly_Axi_Li_0_0 (FFT_Butterfly_Axi_Lite_v1.0 1.0) from revision 19 to revision 20
Wrote  : <C:\Users\Vrael\Desktop\FFT_Project\module_sim\fft_module\fft_module.srcs\sources_1\bd\FFT_Zynq_Axi_Lite\FFT_Zynq_Axi_Lite.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips {FFT_Microblaze_FFT_Butterfly_Axi_Li_0_0 FFT_Zynq_Axi_Lite_FFT_Butterfly_Axi_Li_0_0}] -no_script -sync -force -quiet
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Wrote  : <C:\Users\Vrael\Desktop\FFT_Project\module_sim\fft_module\fft_module.srcs\sources_1\bd\FFT_Microblaze\FFT_Microblaze.bd> 
VHDL Output written to : C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/synth/FFT_Microblaze.v
VHDL Output written to : C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/sim/FFT_Microblaze.v
VHDL Output written to : C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/hdl/FFT_Microblaze_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block FFT_Butterfly_Axi_Li_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
Exporting to file C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/hw_handoff/FFT_Microblaze.hwh
Generated Block Design Tcl file C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/hw_handoff/FFT_Microblaze_bd.tcl
Generated Hardware Definition File C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/synth/FFT_Microblaze.hwdef
Generating merged BMM file for the design top 'FFT_Microblaze_Tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado_2018_3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'FFT_Microblaze_Tb'...
Generating merged BMM file for the design top 'FFT_Microblaze_Tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'FFT_Microblaze_Tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Im_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Re_Factor_ROM_Memory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Sin_Im_Factors_ROM_Init.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim/Phase_Cos_Re_Factors_ROM_Init.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_4 -L processing_system7_vip_v1_0_6 -L xilinx_vip -prj FFT_Microblaze_Tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ip/FFT_Microblaze_FFT_Butterfly_Axi_Li_0_0/src/Phase_Re_Factor_ROM_Memory/sim/Phase_Re_Factor_ROM_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Phase_Re_Factor_ROM_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ip/FFT_Microblaze_FFT_Butterfly_Axi_Li_0_0/src/Phase_Im_Factor_ROM_Memory/sim/Phase_Im_Factor_ROM_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Phase_Im_Factor_ROM_Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/7694/hdl/FFT_Butterfly_Axi_Lite_v1_0_S00_AXI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Butterfly_Axi_Lite_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/7694/src/fft_package.sv" into library xil_defaultlib
WARNING: [VRFC 10-3824] variable 'temp' must explicitly be declared as automatic or static [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/7694/src/fft_package.sv:131]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/7694/src/FFT_STAGE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_STAGE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/7694/src/Main_Module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/7694/src/Reverse_Input_Data_Adress.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reverse_Input_Data_Adress
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/7694/src/Simplified_fft_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simplified_fft_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/7694/src/s_mult_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module change_sign_rtl
INFO: [VRFC 10-311] analyzing module s_mult_rtl
INFO: [VRFC 10-311] analyzing module comp_mult_rtl
INFO: [VRFC 10-311] analyzing module fft_block_rtl
INFO: [VRFC 10-311] analyzing module fft_block_simplified_rtl
INFO: [VRFC 10-311] analyzing module addr_rearr_comb
INFO: [VRFC 10-311] analyzing module fft_wrap
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/7694/hdl/FFT_Butterfly_Axi_Lite_v1_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Butterfly_Axi_Lite_v1_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ip/FFT_Microblaze_FFT_Butterfly_Axi_Li_0_0/sim/FFT_Microblaze_FFT_Butterfly_Axi_Li_0_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Microblaze_FFT_Butterfly_Axi_Li_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ip/FFT_Microblaze_lmb_bram_0/sim/FFT_Microblaze_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Microblaze_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ip/FFT_Microblaze_clk_wiz_1_0/FFT_Microblaze_clk_wiz_1_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Microblaze_clk_wiz_1_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ip/FFT_Microblaze_clk_wiz_1_0/FFT_Microblaze_clk_wiz_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Microblaze_clk_wiz_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/sim/FFT_Microblaze.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Microblaze
INFO: [VRFC 10-311] analyzing module FFT_Microblaze_microblaze_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module microblaze_0_local_memory_imp_5Y9IZX
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1OEXH0O
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/hdl/FFT_Microblaze_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Microblaze_wrapper
"xvhdl --incr --relax -prj FFT_Microblaze_Tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 4361.043 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
Generating merged BMM file for the design top 'FFT_Microblaze_Tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado_2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2ce66c6aef364950b00b24e9ac48c0c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L microblaze_v11_0_0 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_15 -L axi_lite_ipif_v3_0_4 -L mdm_v3_2_15 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot FFT_Microblaze_Tb_behav xil_defaultlib.FFT_Microblaze_Tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'addr_in' [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.ip_user_files/bd/FFT_Microblaze/ipshared/7694/src/Reverse_Input_Data_Adress.sv:62]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package mdm_v3_2_15.mdm_funcs
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package microblaze_v11_0_0.microblaze_types
Compiling package microblaze_v11_0_0.microblaze_isa
Compiling package microblaze_v11_0_0.mmu_types
Compiling package lmb_bram_if_cntlr_v4_0_15.lmb_bram_if_funcs
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package xil_defaultlib.fft_package
Compiling module xil_defaultlib.addr_rearr_comb_default
Compiling module xil_defaultlib.Reverse_Input_Data_Adress
Compiling module xil_defaultlib.fft_block_simplified_rtl
Compiling module xil_defaultlib.Simplified_fft_stage
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.Phase_Im_Factor_ROM_Memory
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.Phase_Re_Factor_ROM_Memory
Compiling module xil_defaultlib.change_sign_rtl
Compiling module xil_defaultlib.s_mult_rtl
Compiling module xil_defaultlib.comp_mult_rtl
Compiling module xil_defaultlib.fft_block_rtl
Compiling module xil_defaultlib.FFT_STAGE
Compiling module xil_defaultlib.FFT_STAGE(Number_Of_Stage=2)
Compiling module xil_defaultlib.FFT_STAGE(Number_Of_Stage=3)
Compiling module xil_defaultlib.Main_Module_default
Compiling module xil_defaultlib.FFT_Butterfly_Axi_Lite_v1_0_S00_...
Compiling module xil_defaultlib.FFT_Butterfly_Axi_Lite_v1_0
Compiling module xil_defaultlib.FFT_Microblaze_FFT_Butterfly_Axi...
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.FFT_Microblaze_clk_wiz_1_0_clk_w...
Compiling module xil_defaultlib.FFT_Microblaze_clk_wiz_1_0
Compiling architecture bscane2_v of entity unisim.BSCANE2 [\BSCANE2(jtag_chain=2)(1,5)\]
Compiling architecture imp of entity mdm_v3_2_15.MB_BSCANE2 [\MB_BSCANE2(c_target=non_rtl,jta...]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture imp of entity mdm_v3_2_15.MB_BUFG [\MB_BUFG(c_target=non_rtl)\]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture fdc_1_v of entity unisim.FDC_1 [fdc_1_default]
Compiling architecture imp of entity mdm_v3_2_15.MB_FDC_1 [\MB_FDC_1(c_target=non_rtl)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_1_v of entity unisim.FDRE_1 [fdre_1_default]
Compiling architecture imp of entity mdm_v3_2_15.MB_FDRE_1 [\MB_FDRE_1(c_target=non_rtl)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000101100111")...]
Compiling architecture imp of entity mdm_v3_2_15.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0100001010000111")...]
Compiling architecture imp of entity mdm_v3_2_15.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0100010001000011")...]
Compiling architecture imp of entity mdm_v3_2_15.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0101100001001101")...]
Compiling architecture imp of entity mdm_v3_2_15.MB_SRL16E [\MB_SRL16E(c_target=non_rtl,c_st...]
Compiling architecture imp of entity mdm_v3_2_15.JTAG_CONTROL [\JTAG_CONTROL(c_target=non_rtl,c...]
Compiling architecture imp of entity mdm_v3_2_15.MDM_Core [\MDM_Core(c_target=non_rtl,c_jta...]
Compiling architecture imp of entity mdm_v3_2_15.MDM [\MDM(c_family="zynq",c_bscanid=7...]
Compiling architecture fft_microblaze_mdm_1_0_arch of entity xil_defaultlib.FFT_Microblaze_mdm_1_0 [fft_microblaze_mdm_1_0_default]
Compiling architecture imp of entity microblaze_v11_0_0.DAXI_interface [\DAXI_interface(c_data_size=32,c...]
Compiling architecture and2b1l_v of entity unisim.AND2B1L [and2b1l_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_AND2B1L [\MB_AND2B1L(c_target=zynq)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0011111111111111")...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000000011011")...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(15,0)\]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000001100100")...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0010010100000000")...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRL16E [\MB_SRL16E(c_target=zynq,c_use_s...]
Compiling architecture imp of entity microblaze_v11_0_0.mb_sync_bit [\mb_sync_bit(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v11_0_0.mb_sync_vec [\mb_sync_vec(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v11_0_0.mb_sync_bit [\mb_sync_bit(c_levels=1)\]
Compiling architecture imp of entity microblaze_v11_0_0.mb_sync_vec [\mb_sync_vec(c_width=10)\]
Compiling architecture srlc16e_v of entity unisim.SRLC16E [\SRLC16E(0,15)\]
Compiling architecture imp of entity microblaze_v11_0_0.MB_SRLC16E [\MB_SRLC16E(c_target=zynq,c_use_...]
Compiling architecture imp of entity microblaze_v11_0_0.address_hit [\address_hit(c_target=zynq,c_fir...]
Compiling architecture imp of entity microblaze_v11_0_0.Debug [\Debug(c_data_size=32,c_instr_si...]
Compiling architecture imp of entity microblaze_v11_0_0.interrupt_mode_converter [\interrupt_mode_converter(c_edge...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="100...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_FDRE [\MB_FDRE(c_target=zynq)\]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_MUXCY_XORCY [\MB_MUXCY_XORCY(c_target=zynq)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_MUXF7 [\MB_MUXF7(c_target=zynq)\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_FDR [\MB_FDR(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_0.PC_Module_gti [\PC_Module_gti(c_data_size=32,c_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="111...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fds_v of entity unisim.FDS [fds_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_FDS [\MB_FDS(c_target=zynq)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="000...]
Compiling architecture imp of entity microblaze_v11_0_0.PreFetch_Buffer_gti [\PreFetch_Buffer_gti(c_instr_siz...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_MUXCY [\MB_MUXCY(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_0.carry_and [\carry_and(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_0.jump_logic [\jump_logic(c_instr_size=32,c_ta...]
Compiling architecture imp of entity microblaze_v11_0_0.carry_or [\carry_or(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_0.Decode_gti [\Decode_gti(c_data_size=32,c_ins...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000001111111100...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6_2 [\MB_LUT6_2(c_target=zynq,init="0...]
Compiling architecture ram32m_v of entity unisim.RAM32M [ram32m_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_RAM32M [\MB_RAM32M(c_target=zynq,c_use_l...]
Compiling architecture imp of entity microblaze_v11_0_0.Register_File_gti [\Register_File_gti(c_data_size=3...]
Compiling architecture imp of entity microblaze_v11_0_0.Operand_Select_gti [\Operand_Select_gti(c_data_size=...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011000000111101010...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6_2 [\MB_LUT6_2(c_target=zynq,init="0...]
Compiling architecture imp of entity microblaze_v11_0_0.ALU_Bit [\ALU_Bit(c_target=zynq,c_allow_l...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000011110101010...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=zynq,init="011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101000001010")(0...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT4 [\MB_LUT4(c_target=zynq,init="111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_MULT_AND [\MB_MULT_AND(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_0.ALU_Bit [\ALU_Bit(c_target=zynq,c_allow_l...]
Compiling architecture imp of entity microblaze_v11_0_0.ALU [\ALU(c_data_size=32,c_allow_lut6...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v11_0_0.Shift_Logic_Module_gti [\Shift_Logic_Module_gti(c_data_s...]
Compiling architecture imp of entity microblaze_v11_0_0.mul_unit [\mul_unit(c_data_size=32,c_targe...]
Compiling architecture imp of entity microblaze_v11_0_0.Barrel_Shifter_gti [\Barrel_Shifter_gti(c_data_size=...]
Compiling architecture imp of entity microblaze_v11_0_0.WB_Mux_Bit [\WB_Mux_Bit(c_target=zynq,c_lut_...]
Compiling architecture imp of entity microblaze_v11_0_0.WB_Mux [\WB_Mux(c_data_size=32,c_daddr_s...]
Compiling architecture imp of entity microblaze_v11_0_0.Zero_Detect_gti [\Zero_Detect_gti(c_data_size=32,...]
Compiling architecture imp of entity microblaze_v11_0_0.Byte_Doublet_Handle_gti [\Byte_Doublet_Handle_gti(c_data_...]
Compiling architecture imp of entity microblaze_v11_0_0.Data_Flow_Logic [\Data_Flow_Logic(c_data_size=32,...]
Compiling architecture msr_reg of entity microblaze_v11_0_0.msr_reg_gti [\msr_reg_gti(c_data_size=32,c_ta...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111110000000011...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6_2 [\MB_LUT6_2(c_target=zynq,init="1...]
Compiling architecture imp of entity microblaze_v11_0_0.mux_bus [\mux_bus(c_target=zynq,c_allow_l...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="100101101001011010...]
Compiling architecture imp of entity microblaze_v11_0_0.MB_LUT6_2 [\MB_LUT6_2(c_target=zynq,init="1...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture imp of entity microblaze_v11_0_0.MB_FDE [\MB_FDE(c_target=zynq)\]
Compiling architecture imp of entity microblaze_v11_0_0.exception_registers_gti [\exception_registers_gti(c_data_...]
Compiling architecture imp of entity microblaze_v11_0_0.Fpu [\Fpu(c_data_size=32,c_target=zyn...]
Compiling architecture imp of entity microblaze_v11_0_0.PVR [\PVR(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v11_0_0.Data_Flow_gti [\Data_Flow_gti(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v11_0_0.read_data_mux [\read_data_mux(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v11_0_0.instr_mux [\instr_mux(c_instr_size=32,c_tar...]
Compiling architecture imp of entity microblaze_v11_0_0.MMU [\MMU(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v11_0_0.MicroBlaze_GTi [\MicroBlaze_GTi(c_num_sync_ff_cl...]
Compiling architecture imp of entity microblaze_v11_0_0.mb_sync_bit [mb_sync_bit_default]
Compiling architecture imp of entity microblaze_v11_0_0.MicroBlaze_Core [\MicroBlaze_Core(c_freq=10000000...]
Compiling architecture imp of entity microblaze_v11_0_0.MicroBlaze [\MicroBlaze(c_freq=100000000,c_e...]
Compiling architecture fft_microblaze_microblaze_0_0_arch of entity xil_defaultlib.FFT_Microblaze_microblaze_0_0 [fft_microblaze_microblaze_0_0_de...]
Compiling module xil_defaultlib.s00_couplers_imp_1OEXH0O
Compiling module xil_defaultlib.FFT_Microblaze_microblaze_0_axi_...
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.lmb_mux [\lmb_mux(c_target=zynq,c_baseadd...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="zyn...]
Compiling architecture fft_microblaze_dlmb_bram_if_cntlr_0_arch of entity xil_defaultlib.FFT_Microblaze_dlmb_bram_if_cntlr_0 [fft_microblaze_dlmb_bram_if_cntl...]
Compiling architecture imp of entity lmb_v10_v3_0_9.lmb_v10 [\lmb_v10(c_lmb_num_slaves=1)\]
Compiling architecture fft_microblaze_dlmb_v10_0_arch of entity xil_defaultlib.FFT_Microblaze_dlmb_v10_0 [fft_microblaze_dlmb_v10_0_defaul...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.lmb_mux [\lmb_mux(c_target=zynq,c_baseadd...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_15.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="zyn...]
Compiling architecture fft_microblaze_ilmb_bram_if_cntlr_0_arch of entity xil_defaultlib.FFT_Microblaze_ilmb_bram_if_cntlr_0 [fft_microblaze_ilmb_bram_if_cntl...]
Compiling architecture fft_microblaze_ilmb_v10_0_arch of entity xil_defaultlib.FFT_Microblaze_ilmb_v10_0 [fft_microblaze_ilmb_v10_0_defaul...]
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.FFT_Microblaze_lmb_bram_0
Compiling module xil_defaultlib.microblaze_0_local_memory_imp_5Y...
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture fft_microblaze_rst_clk_wiz_1_100m_0_arch of entity xil_defaultlib.FFT_Microblaze_rst_clk_wiz_1_100M_0 [fft_microblaze_rst_clk_wiz_1_100...]
Compiling module xil_defaultlib.FFT_Microblaze
Compiling module xil_defaultlib.FFT_Microblaze_wrapper
Compiling module xil_defaultlib.FFT_Microblaze_Tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FFT_Microblaze_Tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 4361.043 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 4361.043 ; gain = 0.000
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/FFT_Microblaze.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//FFT_Butterfly_Axi_Li_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0/M_AXI_DP
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0_axi_periph/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0_axi_periph/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0_axi_periph/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /FFT_Microblaze_Tb/FFT_Microblaze/FFT_Microblaze_i//microblaze_0_axi_periph/s00_couplers/S_AXI
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/FFT_Zynq_Axi_Lite.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/FFT_Zynq_Axi_Lite.protoinst for the following reason(s):
There are no instances of module "FFT_Zynq_Axi_Lite" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/FFT_Zynq.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/FFT_Zynq.protoinst for the following reason(s):
There are no instances of module "FFT_Zynq" in the design.

Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[1].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[1].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[2].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[2].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[3].FFT_INSTANCE.Im_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.FFT_Butterfly_Axi_Li_0.inst.FFT_Butterfly_Axi_Lite_v1_0_S00_AXI_inst.Main.genblk1[3].FFT_INSTANCE.Re_Memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module FFT_Microblaze_Tb.FFT_Microblaze.FFT_Microblaze_i.microblaze_0_local_memory.lmb_bram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:28 . Memory (MB): peak = 4361.043 ; gain = 0.012
run 10 us
run 10 us
run 10 us
current_sim simulation_7
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jun  9 16:45:14 2021...
