MMC_BUS_WIDTH_8,VAR_0
MMC_TIMING_MMC_DDR52,VAR_1
REG_CLKCR,VAR_2
REG_SD_NTSR,VAR_3
SDXC_2X_TIMING_MODE,VAR_4
SDXC_REG_SAMP_DL_REG,VAR_5
clk_round_rate,FUNC_0
clk_set_rate,FUNC_1
dev_dbg,FUNC_2
dev_err,FUNC_3
mmc_dev,FUNC_4
mmc_readl,FUNC_5
mmc_writel,FUNC_6
sunxi_ccu_set_mmc_timing_mode,FUNC_7
sunxi_mmc_calibrate,FUNC_8
sunxi_mmc_clk_set_phase,FUNC_9
sunxi_mmc_oclk_onoff,FUNC_10
sunxi_mmc_clk_set_rate,FUNC_11
host,VAR_6
ios,VAR_7
mmc,VAR_8
rate,VAR_9
rval,VAR_10
clock,VAR_11
div,VAR_12
ret,VAR_13
