-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    data_0_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
    data_1_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
    data_2_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
    data_3_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
    data_4_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
    data_5_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
    data_6_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
    data_7_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
    data_8_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
    data_9_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
    data_10_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
    data_11_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
    data_12_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
    data_13_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
    data_14_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
    data_15_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv14_3FAC : STD_LOGIC_VECTOR (13 downto 0) := "11111110101100";
    constant ap_const_lv14_43 : STD_LOGIC_VECTOR (13 downto 0) := "00000001000011";
    constant ap_const_lv14_D : STD_LOGIC_VECTOR (13 downto 0) := "00000000001101";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_2C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101100";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal icmp_ln64_fu_717_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal w26_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal w26_V_ce0 : STD_LOGIC;
    signal w26_V_q0 : STD_LOGIC_VECTOR (44 downto 0);
    signal do_init_reg_217 : STD_LOGIC_VECTOR (0 downto 0);
    signal w_index11_reg_233 : STD_LOGIC_VECTOR (3 downto 0);
    signal data_0_V_read12_rewind_reg_248 : STD_LOGIC_VECTOR (5 downto 0);
    signal data_1_V_read13_rewind_reg_262 : STD_LOGIC_VECTOR (5 downto 0);
    signal data_2_V_read14_rewind_reg_276 : STD_LOGIC_VECTOR (5 downto 0);
    signal data_3_V_read15_rewind_reg_290 : STD_LOGIC_VECTOR (5 downto 0);
    signal data_4_V_read16_rewind_reg_304 : STD_LOGIC_VECTOR (5 downto 0);
    signal data_5_V_read17_rewind_reg_318 : STD_LOGIC_VECTOR (5 downto 0);
    signal data_6_V_read18_rewind_reg_332 : STD_LOGIC_VECTOR (5 downto 0);
    signal data_7_V_read19_rewind_reg_346 : STD_LOGIC_VECTOR (5 downto 0);
    signal data_8_V_read20_rewind_reg_360 : STD_LOGIC_VECTOR (5 downto 0);
    signal data_9_V_read21_rewind_reg_374 : STD_LOGIC_VECTOR (5 downto 0);
    signal data_10_V_read22_rewind_reg_388 : STD_LOGIC_VECTOR (5 downto 0);
    signal data_11_V_read23_rewind_reg_402 : STD_LOGIC_VECTOR (5 downto 0);
    signal data_12_V_read24_rewind_reg_416 : STD_LOGIC_VECTOR (5 downto 0);
    signal data_13_V_read25_rewind_reg_430 : STD_LOGIC_VECTOR (5 downto 0);
    signal data_14_V_read26_rewind_reg_444 : STD_LOGIC_VECTOR (5 downto 0);
    signal data_15_V_read27_rewind_reg_458 : STD_LOGIC_VECTOR (5 downto 0);
    signal data_0_V_read12_phi_reg_472 : STD_LOGIC_VECTOR (5 downto 0);
    signal data_1_V_read13_phi_reg_484 : STD_LOGIC_VECTOR (5 downto 0);
    signal data_2_V_read14_phi_reg_496 : STD_LOGIC_VECTOR (5 downto 0);
    signal data_3_V_read15_phi_reg_508 : STD_LOGIC_VECTOR (5 downto 0);
    signal data_4_V_read16_phi_reg_520 : STD_LOGIC_VECTOR (5 downto 0);
    signal data_5_V_read17_phi_reg_532 : STD_LOGIC_VECTOR (5 downto 0);
    signal data_6_V_read18_phi_reg_544 : STD_LOGIC_VECTOR (5 downto 0);
    signal data_7_V_read19_phi_reg_556 : STD_LOGIC_VECTOR (5 downto 0);
    signal data_8_V_read20_phi_reg_568 : STD_LOGIC_VECTOR (5 downto 0);
    signal data_9_V_read21_phi_reg_580 : STD_LOGIC_VECTOR (5 downto 0);
    signal data_10_V_read22_phi_reg_592 : STD_LOGIC_VECTOR (5 downto 0);
    signal data_11_V_read23_phi_reg_604 : STD_LOGIC_VECTOR (5 downto 0);
    signal data_12_V_read24_phi_reg_616 : STD_LOGIC_VECTOR (5 downto 0);
    signal data_13_V_read25_phi_reg_628 : STD_LOGIC_VECTOR (5 downto 0);
    signal data_14_V_read26_phi_reg_640 : STD_LOGIC_VECTOR (5 downto 0);
    signal data_15_V_read27_phi_reg_652 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Val2_1110_reg_664 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_108_reg_678 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_6_reg_692 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_phi_mux_do_init_phi_fu_221_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal w_index_fu_711_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal w_index_reg_998 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln64_reg_1003 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln64_reg_1003_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln64_reg_1003_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln64_reg_1003_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln64_reg_1003_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_fu_723_p18 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_4_reg_1007 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln76_fu_761_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln76_reg_1013 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_reg_1018 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_5_reg_1023 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln1116_cast_fu_785_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_fu_895_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal mul_ln1118_reg_1054 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_fu_901_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal mul_ln1118_22_reg_1059 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_fu_907_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal mul_ln1118_23_reg_1064 : STD_LOGIC_VECTOR (18 downto 0);
    signal acc_0_V_fu_809_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal acc_1_V_fu_824_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal acc_2_V_fu_843_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_phi_mux_w_index11_phi_fu_237_p6 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_mux_data_0_V_read12_rewind_phi_fu_252_p6 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_mux_data_1_V_read13_rewind_phi_fu_266_p6 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_mux_data_2_V_read14_rewind_phi_fu_280_p6 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_mux_data_3_V_read15_rewind_phi_fu_294_p6 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_mux_data_4_V_read16_rewind_phi_fu_308_p6 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_mux_data_5_V_read17_rewind_phi_fu_322_p6 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_mux_data_6_V_read18_rewind_phi_fu_336_p6 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_mux_data_7_V_read19_rewind_phi_fu_350_p6 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_mux_data_8_V_read20_rewind_phi_fu_364_p6 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_mux_data_9_V_read21_rewind_phi_fu_378_p6 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_mux_data_10_V_read22_rewind_phi_fu_392_p6 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_mux_data_11_V_read23_rewind_phi_fu_406_p6 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_mux_data_12_V_read24_rewind_phi_fu_420_p6 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_mux_data_13_V_read25_rewind_phi_fu_434_p6 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_mux_data_14_V_read26_rewind_phi_fu_448_p6 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_mux_data_15_V_read27_rewind_phi_fu_462_p6 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_mux_data_0_V_read12_phi_phi_fu_476_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter0_data_0_V_read12_phi_reg_472 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter1_data_0_V_read12_phi_reg_472 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_mux_data_1_V_read13_phi_phi_fu_488_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter0_data_1_V_read13_phi_reg_484 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter1_data_1_V_read13_phi_reg_484 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_mux_data_2_V_read14_phi_phi_fu_500_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter0_data_2_V_read14_phi_reg_496 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter1_data_2_V_read14_phi_reg_496 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_mux_data_3_V_read15_phi_phi_fu_512_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter0_data_3_V_read15_phi_reg_508 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter1_data_3_V_read15_phi_reg_508 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_mux_data_4_V_read16_phi_phi_fu_524_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter0_data_4_V_read16_phi_reg_520 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter1_data_4_V_read16_phi_reg_520 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_mux_data_5_V_read17_phi_phi_fu_536_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter0_data_5_V_read17_phi_reg_532 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter1_data_5_V_read17_phi_reg_532 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_mux_data_6_V_read18_phi_phi_fu_548_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter0_data_6_V_read18_phi_reg_544 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter1_data_6_V_read18_phi_reg_544 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_mux_data_7_V_read19_phi_phi_fu_560_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter0_data_7_V_read19_phi_reg_556 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter1_data_7_V_read19_phi_reg_556 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_mux_data_8_V_read20_phi_phi_fu_572_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter0_data_8_V_read20_phi_reg_568 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter1_data_8_V_read20_phi_reg_568 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_mux_data_9_V_read21_phi_phi_fu_584_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter0_data_9_V_read21_phi_reg_580 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter1_data_9_V_read21_phi_reg_580 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_mux_data_10_V_read22_phi_phi_fu_596_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter0_data_10_V_read22_phi_reg_592 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter1_data_10_V_read22_phi_reg_592 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_mux_data_11_V_read23_phi_phi_fu_608_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter0_data_11_V_read23_phi_reg_604 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter1_data_11_V_read23_phi_reg_604 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_mux_data_12_V_read24_phi_phi_fu_620_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter0_data_12_V_read24_phi_reg_616 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter1_data_12_V_read24_phi_reg_616 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_mux_data_13_V_read25_phi_phi_fu_632_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter0_data_13_V_read25_phi_reg_628 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter1_data_13_V_read25_phi_reg_628 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_mux_data_14_V_read26_phi_phi_fu_644_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter0_data_14_V_read26_phi_reg_640 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter1_data_14_V_read26_phi_reg_640 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_mux_data_15_V_read27_phi_phi_fu_656_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter0_data_15_V_read27_phi_reg_652 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter1_data_15_V_read27_phi_reg_652 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln76_fu_706_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln7_fu_800_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln708_s_fu_815_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln708_60_fu_830_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln708_fu_839_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal res_0_V_write_assign_fu_849_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal res_1_V_write_assign_fu_857_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal res_2_V_write_assign_fu_865_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_895_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_901_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_895_ce : STD_LOGIC;
    signal grp_fu_901_ce : STD_LOGIC;
    signal grp_fu_907_ce : STD_LOGIC;
    signal ap_return_0_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_1_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_2_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_idle_pp0_0to4 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_248 : BOOLEAN;
    signal ap_condition_43 : BOOLEAN;
    signal ap_condition_242 : BOOLEAN;

    component myproject_axi_mux_164_6_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        din13_WIDTH : INTEGER;
        din14_WIDTH : INTEGER;
        din15_WIDTH : INTEGER;
        din16_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (5 downto 0);
        din1 : IN STD_LOGIC_VECTOR (5 downto 0);
        din2 : IN STD_LOGIC_VECTOR (5 downto 0);
        din3 : IN STD_LOGIC_VECTOR (5 downto 0);
        din4 : IN STD_LOGIC_VECTOR (5 downto 0);
        din5 : IN STD_LOGIC_VECTOR (5 downto 0);
        din6 : IN STD_LOGIC_VECTOR (5 downto 0);
        din7 : IN STD_LOGIC_VECTOR (5 downto 0);
        din8 : IN STD_LOGIC_VECTOR (5 downto 0);
        din9 : IN STD_LOGIC_VECTOR (5 downto 0);
        din10 : IN STD_LOGIC_VECTOR (5 downto 0);
        din11 : IN STD_LOGIC_VECTOR (5 downto 0);
        din12 : IN STD_LOGIC_VECTOR (5 downto 0);
        din13 : IN STD_LOGIC_VECTOR (5 downto 0);
        din14 : IN STD_LOGIC_VECTOR (5 downto 0);
        din15 : IN STD_LOGIC_VECTOR (5 downto 0);
        din16 : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (5 downto 0) );
    end component;


    component myproject_axi_mul_mul_6s_16s_21_3_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (5 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (20 downto 0) );
    end component;


    component myproject_axi_mul_mul_6s_13s_19_3_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (5 downto 0);
        din1 : IN STD_LOGIC_VECTOR (12 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (18 downto 0) );
    end component;


    component dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s_w26_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (44 downto 0) );
    end component;



begin
    w26_V_U : component dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config26_s_w26_V
    generic map (
        DataWidth => 45,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => w26_V_address0,
        ce0 => w26_V_ce0,
        q0 => w26_V_q0);

    myproject_axi_mux_164_6_1_1_U2265 : component myproject_axi_mux_164_6_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 6,
        din2_WIDTH => 6,
        din3_WIDTH => 6,
        din4_WIDTH => 6,
        din5_WIDTH => 6,
        din6_WIDTH => 6,
        din7_WIDTH => 6,
        din8_WIDTH => 6,
        din9_WIDTH => 6,
        din10_WIDTH => 6,
        din11_WIDTH => 6,
        din12_WIDTH => 6,
        din13_WIDTH => 6,
        din14_WIDTH => 6,
        din15_WIDTH => 6,
        din16_WIDTH => 4,
        dout_WIDTH => 6)
    port map (
        din0 => ap_phi_mux_data_0_V_read12_phi_phi_fu_476_p4,
        din1 => ap_phi_mux_data_1_V_read13_phi_phi_fu_488_p4,
        din2 => ap_phi_mux_data_2_V_read14_phi_phi_fu_500_p4,
        din3 => ap_phi_mux_data_3_V_read15_phi_phi_fu_512_p4,
        din4 => ap_phi_mux_data_4_V_read16_phi_phi_fu_524_p4,
        din5 => ap_phi_mux_data_5_V_read17_phi_phi_fu_536_p4,
        din6 => ap_phi_mux_data_6_V_read18_phi_phi_fu_548_p4,
        din7 => ap_phi_mux_data_7_V_read19_phi_phi_fu_560_p4,
        din8 => ap_phi_mux_data_8_V_read20_phi_phi_fu_572_p4,
        din9 => ap_phi_mux_data_9_V_read21_phi_phi_fu_584_p4,
        din10 => ap_phi_mux_data_10_V_read22_phi_phi_fu_596_p4,
        din11 => ap_phi_mux_data_11_V_read23_phi_phi_fu_608_p4,
        din12 => ap_phi_mux_data_12_V_read24_phi_phi_fu_620_p4,
        din13 => ap_phi_mux_data_13_V_read25_phi_phi_fu_632_p4,
        din14 => ap_phi_mux_data_14_V_read26_phi_phi_fu_644_p4,
        din15 => ap_phi_mux_data_15_V_read27_phi_phi_fu_656_p4,
        din16 => w_index11_reg_233,
        dout => tmp_4_fu_723_p18);

    myproject_axi_mul_mul_6s_16s_21_3_1_U2266 : component myproject_axi_mul_mul_6s_16s_21_3_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 6,
        din1_WIDTH => 16,
        dout_WIDTH => 21)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_895_p0,
        din1 => trunc_ln76_reg_1013,
        ce => grp_fu_895_ce,
        dout => grp_fu_895_p2);

    myproject_axi_mul_mul_6s_16s_21_3_1_U2267 : component myproject_axi_mul_mul_6s_16s_21_3_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 6,
        din1_WIDTH => 16,
        dout_WIDTH => 21)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_901_p0,
        din1 => tmp_1_reg_1018,
        ce => grp_fu_901_ce,
        dout => grp_fu_901_p2);

    myproject_axi_mul_mul_6s_13s_19_3_1_U2268 : component myproject_axi_mul_mul_6s_13s_19_3_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 6,
        din1_WIDTH => 13,
        dout_WIDTH => 19)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_4_reg_1007,
        din1 => tmp_5_reg_1023,
        ce => grp_fu_907_ce,
        dout => grp_fu_907_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_return_0_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_0_preg(2) <= '0';
                ap_return_0_preg(3) <= '0';
                ap_return_0_preg(4) <= '0';
                ap_return_0_preg(5) <= '0';
                ap_return_0_preg(6) <= '0';
                ap_return_0_preg(7) <= '0';
                ap_return_0_preg(8) <= '0';
                ap_return_0_preg(9) <= '0';
                ap_return_0_preg(10) <= '0';
                ap_return_0_preg(11) <= '0';
                ap_return_0_preg(12) <= '0';
                ap_return_0_preg(13) <= '0';
                ap_return_0_preg(14) <= '0';
                ap_return_0_preg(15) <= '0';
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln64_reg_1003_pp0_iter4_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                                        ap_return_0_preg(15 downto 2) <= res_0_V_write_assign_fu_849_p3(15 downto 2);
                end if; 
            end if;
        end if;
    end process;


    ap_return_1_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_1_preg(2) <= '0';
                ap_return_1_preg(3) <= '0';
                ap_return_1_preg(4) <= '0';
                ap_return_1_preg(5) <= '0';
                ap_return_1_preg(6) <= '0';
                ap_return_1_preg(7) <= '0';
                ap_return_1_preg(8) <= '0';
                ap_return_1_preg(9) <= '0';
                ap_return_1_preg(10) <= '0';
                ap_return_1_preg(11) <= '0';
                ap_return_1_preg(12) <= '0';
                ap_return_1_preg(13) <= '0';
                ap_return_1_preg(14) <= '0';
                ap_return_1_preg(15) <= '0';
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln64_reg_1003_pp0_iter4_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                                        ap_return_1_preg(15 downto 2) <= res_1_V_write_assign_fu_857_p3(15 downto 2);
                end if; 
            end if;
        end if;
    end process;


    ap_return_2_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_2_preg(2) <= '0';
                ap_return_2_preg(3) <= '0';
                ap_return_2_preg(4) <= '0';
                ap_return_2_preg(5) <= '0';
                ap_return_2_preg(6) <= '0';
                ap_return_2_preg(7) <= '0';
                ap_return_2_preg(8) <= '0';
                ap_return_2_preg(9) <= '0';
                ap_return_2_preg(10) <= '0';
                ap_return_2_preg(11) <= '0';
                ap_return_2_preg(12) <= '0';
                ap_return_2_preg(13) <= '0';
                ap_return_2_preg(14) <= '0';
                ap_return_2_preg(15) <= '0';
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln64_reg_1003_pp0_iter4_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                                        ap_return_2_preg(15 downto 2) <= res_2_V_write_assign_fu_865_p3(15 downto 2);
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_data_0_V_read12_phi_reg_472_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_43)) then
                if ((ap_phi_mux_do_init_phi_fu_221_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_data_0_V_read12_phi_reg_472 <= data_0_V_read;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_data_0_V_read12_phi_reg_472 <= ap_phi_reg_pp0_iter0_data_0_V_read12_phi_reg_472;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_data_10_V_read22_phi_reg_592_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_43)) then
                if ((ap_phi_mux_do_init_phi_fu_221_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_data_10_V_read22_phi_reg_592 <= data_10_V_read;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_data_10_V_read22_phi_reg_592 <= ap_phi_reg_pp0_iter0_data_10_V_read22_phi_reg_592;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_data_11_V_read23_phi_reg_604_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_43)) then
                if ((ap_phi_mux_do_init_phi_fu_221_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_data_11_V_read23_phi_reg_604 <= data_11_V_read;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_data_11_V_read23_phi_reg_604 <= ap_phi_reg_pp0_iter0_data_11_V_read23_phi_reg_604;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_data_12_V_read24_phi_reg_616_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_43)) then
                if ((ap_phi_mux_do_init_phi_fu_221_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_data_12_V_read24_phi_reg_616 <= data_12_V_read;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_data_12_V_read24_phi_reg_616 <= ap_phi_reg_pp0_iter0_data_12_V_read24_phi_reg_616;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_data_13_V_read25_phi_reg_628_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_43)) then
                if ((ap_phi_mux_do_init_phi_fu_221_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_data_13_V_read25_phi_reg_628 <= data_13_V_read;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_data_13_V_read25_phi_reg_628 <= ap_phi_reg_pp0_iter0_data_13_V_read25_phi_reg_628;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_data_14_V_read26_phi_reg_640_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_43)) then
                if ((ap_phi_mux_do_init_phi_fu_221_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_data_14_V_read26_phi_reg_640 <= data_14_V_read;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_data_14_V_read26_phi_reg_640 <= ap_phi_reg_pp0_iter0_data_14_V_read26_phi_reg_640;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_data_15_V_read27_phi_reg_652_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_43)) then
                if ((ap_phi_mux_do_init_phi_fu_221_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_data_15_V_read27_phi_reg_652 <= data_15_V_read;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_data_15_V_read27_phi_reg_652 <= ap_phi_reg_pp0_iter0_data_15_V_read27_phi_reg_652;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_data_1_V_read13_phi_reg_484_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_43)) then
                if ((ap_phi_mux_do_init_phi_fu_221_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_data_1_V_read13_phi_reg_484 <= data_1_V_read;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_data_1_V_read13_phi_reg_484 <= ap_phi_reg_pp0_iter0_data_1_V_read13_phi_reg_484;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_data_2_V_read14_phi_reg_496_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_43)) then
                if ((ap_phi_mux_do_init_phi_fu_221_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_data_2_V_read14_phi_reg_496 <= data_2_V_read;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_data_2_V_read14_phi_reg_496 <= ap_phi_reg_pp0_iter0_data_2_V_read14_phi_reg_496;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_data_3_V_read15_phi_reg_508_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_43)) then
                if ((ap_phi_mux_do_init_phi_fu_221_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_data_3_V_read15_phi_reg_508 <= data_3_V_read;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_data_3_V_read15_phi_reg_508 <= ap_phi_reg_pp0_iter0_data_3_V_read15_phi_reg_508;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_data_4_V_read16_phi_reg_520_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_43)) then
                if ((ap_phi_mux_do_init_phi_fu_221_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_data_4_V_read16_phi_reg_520 <= data_4_V_read;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_data_4_V_read16_phi_reg_520 <= ap_phi_reg_pp0_iter0_data_4_V_read16_phi_reg_520;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_data_5_V_read17_phi_reg_532_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_43)) then
                if ((ap_phi_mux_do_init_phi_fu_221_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_data_5_V_read17_phi_reg_532 <= data_5_V_read;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_data_5_V_read17_phi_reg_532 <= ap_phi_reg_pp0_iter0_data_5_V_read17_phi_reg_532;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_data_6_V_read18_phi_reg_544_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_43)) then
                if ((ap_phi_mux_do_init_phi_fu_221_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_data_6_V_read18_phi_reg_544 <= data_6_V_read;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_data_6_V_read18_phi_reg_544 <= ap_phi_reg_pp0_iter0_data_6_V_read18_phi_reg_544;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_data_7_V_read19_phi_reg_556_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_43)) then
                if ((ap_phi_mux_do_init_phi_fu_221_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_data_7_V_read19_phi_reg_556 <= data_7_V_read;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_data_7_V_read19_phi_reg_556 <= ap_phi_reg_pp0_iter0_data_7_V_read19_phi_reg_556;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_data_8_V_read20_phi_reg_568_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_43)) then
                if ((ap_phi_mux_do_init_phi_fu_221_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_data_8_V_read20_phi_reg_568 <= data_8_V_read;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_data_8_V_read20_phi_reg_568 <= ap_phi_reg_pp0_iter0_data_8_V_read20_phi_reg_568;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_data_9_V_read21_phi_reg_580_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_43)) then
                if ((ap_phi_mux_do_init_phi_fu_221_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_data_9_V_read21_phi_reg_580 <= data_9_V_read;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_data_9_V_read21_phi_reg_580 <= ap_phi_reg_pp0_iter0_data_9_V_read21_phi_reg_580;
                end if;
            end if; 
        end if;
    end process;

    data_0_V_read12_phi_reg_472_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_242)) then
                if ((do_init_reg_217 = ap_const_lv1_0)) then 
                    data_0_V_read12_phi_reg_472 <= ap_phi_mux_data_0_V_read12_rewind_phi_fu_252_p6;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_0_V_read12_phi_reg_472 <= ap_phi_reg_pp0_iter1_data_0_V_read12_phi_reg_472;
                end if;
            end if; 
        end if;
    end process;

    data_10_V_read22_phi_reg_592_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_242)) then
                if ((do_init_reg_217 = ap_const_lv1_0)) then 
                    data_10_V_read22_phi_reg_592 <= ap_phi_mux_data_10_V_read22_rewind_phi_fu_392_p6;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_10_V_read22_phi_reg_592 <= ap_phi_reg_pp0_iter1_data_10_V_read22_phi_reg_592;
                end if;
            end if; 
        end if;
    end process;

    data_11_V_read23_phi_reg_604_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_242)) then
                if ((do_init_reg_217 = ap_const_lv1_0)) then 
                    data_11_V_read23_phi_reg_604 <= ap_phi_mux_data_11_V_read23_rewind_phi_fu_406_p6;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_11_V_read23_phi_reg_604 <= ap_phi_reg_pp0_iter1_data_11_V_read23_phi_reg_604;
                end if;
            end if; 
        end if;
    end process;

    data_12_V_read24_phi_reg_616_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_242)) then
                if ((do_init_reg_217 = ap_const_lv1_0)) then 
                    data_12_V_read24_phi_reg_616 <= ap_phi_mux_data_12_V_read24_rewind_phi_fu_420_p6;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_12_V_read24_phi_reg_616 <= ap_phi_reg_pp0_iter1_data_12_V_read24_phi_reg_616;
                end if;
            end if; 
        end if;
    end process;

    data_13_V_read25_phi_reg_628_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_242)) then
                if ((do_init_reg_217 = ap_const_lv1_0)) then 
                    data_13_V_read25_phi_reg_628 <= ap_phi_mux_data_13_V_read25_rewind_phi_fu_434_p6;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_13_V_read25_phi_reg_628 <= ap_phi_reg_pp0_iter1_data_13_V_read25_phi_reg_628;
                end if;
            end if; 
        end if;
    end process;

    data_14_V_read26_phi_reg_640_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_242)) then
                if ((do_init_reg_217 = ap_const_lv1_0)) then 
                    data_14_V_read26_phi_reg_640 <= ap_phi_mux_data_14_V_read26_rewind_phi_fu_448_p6;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_14_V_read26_phi_reg_640 <= ap_phi_reg_pp0_iter1_data_14_V_read26_phi_reg_640;
                end if;
            end if; 
        end if;
    end process;

    data_15_V_read27_phi_reg_652_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_242)) then
                if ((do_init_reg_217 = ap_const_lv1_0)) then 
                    data_15_V_read27_phi_reg_652 <= ap_phi_mux_data_15_V_read27_rewind_phi_fu_462_p6;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_15_V_read27_phi_reg_652 <= ap_phi_reg_pp0_iter1_data_15_V_read27_phi_reg_652;
                end if;
            end if; 
        end if;
    end process;

    data_1_V_read13_phi_reg_484_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_242)) then
                if ((do_init_reg_217 = ap_const_lv1_0)) then 
                    data_1_V_read13_phi_reg_484 <= ap_phi_mux_data_1_V_read13_rewind_phi_fu_266_p6;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_1_V_read13_phi_reg_484 <= ap_phi_reg_pp0_iter1_data_1_V_read13_phi_reg_484;
                end if;
            end if; 
        end if;
    end process;

    data_2_V_read14_phi_reg_496_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_242)) then
                if ((do_init_reg_217 = ap_const_lv1_0)) then 
                    data_2_V_read14_phi_reg_496 <= ap_phi_mux_data_2_V_read14_rewind_phi_fu_280_p6;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_2_V_read14_phi_reg_496 <= ap_phi_reg_pp0_iter1_data_2_V_read14_phi_reg_496;
                end if;
            end if; 
        end if;
    end process;

    data_3_V_read15_phi_reg_508_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_242)) then
                if ((do_init_reg_217 = ap_const_lv1_0)) then 
                    data_3_V_read15_phi_reg_508 <= ap_phi_mux_data_3_V_read15_rewind_phi_fu_294_p6;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_3_V_read15_phi_reg_508 <= ap_phi_reg_pp0_iter1_data_3_V_read15_phi_reg_508;
                end if;
            end if; 
        end if;
    end process;

    data_4_V_read16_phi_reg_520_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_242)) then
                if ((do_init_reg_217 = ap_const_lv1_0)) then 
                    data_4_V_read16_phi_reg_520 <= ap_phi_mux_data_4_V_read16_rewind_phi_fu_308_p6;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_4_V_read16_phi_reg_520 <= ap_phi_reg_pp0_iter1_data_4_V_read16_phi_reg_520;
                end if;
            end if; 
        end if;
    end process;

    data_5_V_read17_phi_reg_532_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_242)) then
                if ((do_init_reg_217 = ap_const_lv1_0)) then 
                    data_5_V_read17_phi_reg_532 <= ap_phi_mux_data_5_V_read17_rewind_phi_fu_322_p6;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_5_V_read17_phi_reg_532 <= ap_phi_reg_pp0_iter1_data_5_V_read17_phi_reg_532;
                end if;
            end if; 
        end if;
    end process;

    data_6_V_read18_phi_reg_544_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_242)) then
                if ((do_init_reg_217 = ap_const_lv1_0)) then 
                    data_6_V_read18_phi_reg_544 <= ap_phi_mux_data_6_V_read18_rewind_phi_fu_336_p6;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_6_V_read18_phi_reg_544 <= ap_phi_reg_pp0_iter1_data_6_V_read18_phi_reg_544;
                end if;
            end if; 
        end if;
    end process;

    data_7_V_read19_phi_reg_556_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_242)) then
                if ((do_init_reg_217 = ap_const_lv1_0)) then 
                    data_7_V_read19_phi_reg_556 <= ap_phi_mux_data_7_V_read19_rewind_phi_fu_350_p6;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_7_V_read19_phi_reg_556 <= ap_phi_reg_pp0_iter1_data_7_V_read19_phi_reg_556;
                end if;
            end if; 
        end if;
    end process;

    data_8_V_read20_phi_reg_568_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_242)) then
                if ((do_init_reg_217 = ap_const_lv1_0)) then 
                    data_8_V_read20_phi_reg_568 <= ap_phi_mux_data_8_V_read20_rewind_phi_fu_364_p6;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_8_V_read20_phi_reg_568 <= ap_phi_reg_pp0_iter1_data_8_V_read20_phi_reg_568;
                end if;
            end if; 
        end if;
    end process;

    data_9_V_read21_phi_reg_580_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_242)) then
                if ((do_init_reg_217 = ap_const_lv1_0)) then 
                    data_9_V_read21_phi_reg_580 <= ap_phi_mux_data_9_V_read21_rewind_phi_fu_378_p6;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_9_V_read21_phi_reg_580 <= ap_phi_reg_pp0_iter1_data_9_V_read21_phi_reg_580;
                end if;
            end if; 
        end if;
    end process;

    do_init_reg_217_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln64_reg_1003 = ap_const_lv1_0))) then 
                do_init_reg_217 <= ap_const_lv1_0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln64_reg_1003 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                do_init_reg_217 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    p_Val2_108_reg_678_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (icmp_ln64_reg_1003_pp0_iter4_reg = ap_const_lv1_0))) then 
                p_Val2_108_reg_678 <= acc_1_V_fu_824_p2;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln64_reg_1003_pp0_iter4_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                p_Val2_108_reg_678 <= ap_const_lv14_43;
            end if; 
        end if;
    end process;

    p_Val2_1110_reg_664_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (icmp_ln64_reg_1003_pp0_iter4_reg = ap_const_lv1_0))) then 
                p_Val2_1110_reg_664 <= acc_2_V_fu_843_p2;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln64_reg_1003_pp0_iter4_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                p_Val2_1110_reg_664 <= ap_const_lv14_3FAC;
            end if; 
        end if;
    end process;

    p_Val2_6_reg_692_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (icmp_ln64_reg_1003_pp0_iter4_reg = ap_const_lv1_0))) then 
                p_Val2_6_reg_692 <= acc_0_V_fu_809_p2;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln64_reg_1003_pp0_iter4_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                p_Val2_6_reg_692 <= ap_const_lv14_D;
            end if; 
        end if;
    end process;

    w_index11_reg_233_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln64_reg_1003 = ap_const_lv1_0))) then 
                w_index11_reg_233 <= w_index_reg_998;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln64_reg_1003 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                w_index11_reg_233 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln64_reg_1003_pp0_iter1_reg = ap_const_lv1_0))) then
                data_0_V_read12_rewind_reg_248 <= data_0_V_read12_phi_reg_472;
                data_10_V_read22_rewind_reg_388 <= data_10_V_read22_phi_reg_592;
                data_11_V_read23_rewind_reg_402 <= data_11_V_read23_phi_reg_604;
                data_12_V_read24_rewind_reg_416 <= data_12_V_read24_phi_reg_616;
                data_13_V_read25_rewind_reg_430 <= data_13_V_read25_phi_reg_628;
                data_14_V_read26_rewind_reg_444 <= data_14_V_read26_phi_reg_640;
                data_15_V_read27_rewind_reg_458 <= data_15_V_read27_phi_reg_652;
                data_1_V_read13_rewind_reg_262 <= data_1_V_read13_phi_reg_484;
                data_2_V_read14_rewind_reg_276 <= data_2_V_read14_phi_reg_496;
                data_3_V_read15_rewind_reg_290 <= data_3_V_read15_phi_reg_508;
                data_4_V_read16_rewind_reg_304 <= data_4_V_read16_phi_reg_520;
                data_5_V_read17_rewind_reg_318 <= data_5_V_read17_phi_reg_532;
                data_6_V_read18_rewind_reg_332 <= data_6_V_read18_phi_reg_544;
                data_7_V_read19_rewind_reg_346 <= data_7_V_read19_phi_reg_556;
                data_8_V_read20_rewind_reg_360 <= data_8_V_read20_phi_reg_568;
                data_9_V_read21_rewind_reg_374 <= data_9_V_read21_phi_reg_580;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln64_reg_1003 <= icmp_ln64_fu_717_p2;
                icmp_ln64_reg_1003_pp0_iter1_reg <= icmp_ln64_reg_1003;
                tmp_1_reg_1018 <= w26_V_q0(31 downto 16);
                tmp_4_reg_1007 <= tmp_4_fu_723_p18;
                tmp_5_reg_1023 <= w26_V_q0(44 downto 32);
                trunc_ln76_reg_1013 <= trunc_ln76_fu_761_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                icmp_ln64_reg_1003_pp0_iter2_reg <= icmp_ln64_reg_1003_pp0_iter1_reg;
                icmp_ln64_reg_1003_pp0_iter3_reg <= icmp_ln64_reg_1003_pp0_iter2_reg;
                icmp_ln64_reg_1003_pp0_iter4_reg <= icmp_ln64_reg_1003_pp0_iter3_reg;
                mul_ln1118_22_reg_1059 <= grp_fu_901_p2;
                mul_ln1118_23_reg_1064 <= grp_fu_907_p2;
                mul_ln1118_reg_1054 <= grp_fu_895_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                w_index_reg_998 <= w_index_fu_711_p2;
            end if;
        end if;
    end process;
    ap_return_0_preg(1 downto 0) <= "00";
    ap_return_1_preg(1 downto 0) <= "00";
    ap_return_2_preg(1 downto 0) <= "00";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((ap_reset_idle_pp0 = ap_const_logic_0)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_reset_idle_pp0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    acc_0_V_fu_809_p2 <= std_logic_vector(unsigned(p_Val2_6_reg_692) + unsigned(trunc_ln7_fu_800_p4));
    acc_1_V_fu_824_p2 <= std_logic_vector(unsigned(p_Val2_108_reg_678) + unsigned(trunc_ln708_s_fu_815_p4));
    acc_2_V_fu_843_p2 <= std_logic_vector(unsigned(p_Val2_1110_reg_664) + unsigned(sext_ln708_fu_839_p1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_242_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
                ap_condition_242 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_condition_248_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
                ap_condition_248 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_condition_43_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_43 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_block_pp0_stage0_11001, icmp_ln64_reg_1003_pp0_iter4_reg, ap_enable_reg_pp0_iter5)
    begin
        if ((((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln64_reg_1003_pp0_iter4_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to4_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0_0to4 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_data_0_V_read12_phi_phi_fu_476_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, do_init_reg_217, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, ap_phi_mux_data_0_V_read12_rewind_phi_fu_252_p6, ap_phi_reg_pp0_iter1_data_0_V_read12_phi_reg_472)
    begin
        if (((do_init_reg_217 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_data_0_V_read12_phi_phi_fu_476_p4 <= ap_phi_mux_data_0_V_read12_rewind_phi_fu_252_p6;
        else 
            ap_phi_mux_data_0_V_read12_phi_phi_fu_476_p4 <= ap_phi_reg_pp0_iter1_data_0_V_read12_phi_reg_472;
        end if; 
    end process;


    ap_phi_mux_data_0_V_read12_rewind_phi_fu_252_p6_assign_proc : process(data_0_V_read12_rewind_reg_248, data_0_V_read12_phi_reg_472, icmp_ln64_reg_1003_pp0_iter1_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln64_reg_1003_pp0_iter1_reg = ap_const_lv1_0))) then 
            ap_phi_mux_data_0_V_read12_rewind_phi_fu_252_p6 <= data_0_V_read12_phi_reg_472;
        else 
            ap_phi_mux_data_0_V_read12_rewind_phi_fu_252_p6 <= data_0_V_read12_rewind_reg_248;
        end if; 
    end process;


    ap_phi_mux_data_10_V_read22_phi_phi_fu_596_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, do_init_reg_217, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, ap_phi_mux_data_10_V_read22_rewind_phi_fu_392_p6, ap_phi_reg_pp0_iter1_data_10_V_read22_phi_reg_592)
    begin
        if (((do_init_reg_217 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_data_10_V_read22_phi_phi_fu_596_p4 <= ap_phi_mux_data_10_V_read22_rewind_phi_fu_392_p6;
        else 
            ap_phi_mux_data_10_V_read22_phi_phi_fu_596_p4 <= ap_phi_reg_pp0_iter1_data_10_V_read22_phi_reg_592;
        end if; 
    end process;


    ap_phi_mux_data_10_V_read22_rewind_phi_fu_392_p6_assign_proc : process(data_10_V_read22_rewind_reg_388, data_10_V_read22_phi_reg_592, icmp_ln64_reg_1003_pp0_iter1_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln64_reg_1003_pp0_iter1_reg = ap_const_lv1_0))) then 
            ap_phi_mux_data_10_V_read22_rewind_phi_fu_392_p6 <= data_10_V_read22_phi_reg_592;
        else 
            ap_phi_mux_data_10_V_read22_rewind_phi_fu_392_p6 <= data_10_V_read22_rewind_reg_388;
        end if; 
    end process;


    ap_phi_mux_data_11_V_read23_phi_phi_fu_608_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, do_init_reg_217, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, ap_phi_mux_data_11_V_read23_rewind_phi_fu_406_p6, ap_phi_reg_pp0_iter1_data_11_V_read23_phi_reg_604)
    begin
        if (((do_init_reg_217 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_data_11_V_read23_phi_phi_fu_608_p4 <= ap_phi_mux_data_11_V_read23_rewind_phi_fu_406_p6;
        else 
            ap_phi_mux_data_11_V_read23_phi_phi_fu_608_p4 <= ap_phi_reg_pp0_iter1_data_11_V_read23_phi_reg_604;
        end if; 
    end process;


    ap_phi_mux_data_11_V_read23_rewind_phi_fu_406_p6_assign_proc : process(data_11_V_read23_rewind_reg_402, data_11_V_read23_phi_reg_604, icmp_ln64_reg_1003_pp0_iter1_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln64_reg_1003_pp0_iter1_reg = ap_const_lv1_0))) then 
            ap_phi_mux_data_11_V_read23_rewind_phi_fu_406_p6 <= data_11_V_read23_phi_reg_604;
        else 
            ap_phi_mux_data_11_V_read23_rewind_phi_fu_406_p6 <= data_11_V_read23_rewind_reg_402;
        end if; 
    end process;


    ap_phi_mux_data_12_V_read24_phi_phi_fu_620_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, do_init_reg_217, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, ap_phi_mux_data_12_V_read24_rewind_phi_fu_420_p6, ap_phi_reg_pp0_iter1_data_12_V_read24_phi_reg_616)
    begin
        if (((do_init_reg_217 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_data_12_V_read24_phi_phi_fu_620_p4 <= ap_phi_mux_data_12_V_read24_rewind_phi_fu_420_p6;
        else 
            ap_phi_mux_data_12_V_read24_phi_phi_fu_620_p4 <= ap_phi_reg_pp0_iter1_data_12_V_read24_phi_reg_616;
        end if; 
    end process;


    ap_phi_mux_data_12_V_read24_rewind_phi_fu_420_p6_assign_proc : process(data_12_V_read24_rewind_reg_416, data_12_V_read24_phi_reg_616, icmp_ln64_reg_1003_pp0_iter1_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln64_reg_1003_pp0_iter1_reg = ap_const_lv1_0))) then 
            ap_phi_mux_data_12_V_read24_rewind_phi_fu_420_p6 <= data_12_V_read24_phi_reg_616;
        else 
            ap_phi_mux_data_12_V_read24_rewind_phi_fu_420_p6 <= data_12_V_read24_rewind_reg_416;
        end if; 
    end process;


    ap_phi_mux_data_13_V_read25_phi_phi_fu_632_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, do_init_reg_217, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, ap_phi_mux_data_13_V_read25_rewind_phi_fu_434_p6, ap_phi_reg_pp0_iter1_data_13_V_read25_phi_reg_628)
    begin
        if (((do_init_reg_217 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_data_13_V_read25_phi_phi_fu_632_p4 <= ap_phi_mux_data_13_V_read25_rewind_phi_fu_434_p6;
        else 
            ap_phi_mux_data_13_V_read25_phi_phi_fu_632_p4 <= ap_phi_reg_pp0_iter1_data_13_V_read25_phi_reg_628;
        end if; 
    end process;


    ap_phi_mux_data_13_V_read25_rewind_phi_fu_434_p6_assign_proc : process(data_13_V_read25_rewind_reg_430, data_13_V_read25_phi_reg_628, icmp_ln64_reg_1003_pp0_iter1_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln64_reg_1003_pp0_iter1_reg = ap_const_lv1_0))) then 
            ap_phi_mux_data_13_V_read25_rewind_phi_fu_434_p6 <= data_13_V_read25_phi_reg_628;
        else 
            ap_phi_mux_data_13_V_read25_rewind_phi_fu_434_p6 <= data_13_V_read25_rewind_reg_430;
        end if; 
    end process;


    ap_phi_mux_data_14_V_read26_phi_phi_fu_644_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, do_init_reg_217, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, ap_phi_mux_data_14_V_read26_rewind_phi_fu_448_p6, ap_phi_reg_pp0_iter1_data_14_V_read26_phi_reg_640)
    begin
        if (((do_init_reg_217 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_data_14_V_read26_phi_phi_fu_644_p4 <= ap_phi_mux_data_14_V_read26_rewind_phi_fu_448_p6;
        else 
            ap_phi_mux_data_14_V_read26_phi_phi_fu_644_p4 <= ap_phi_reg_pp0_iter1_data_14_V_read26_phi_reg_640;
        end if; 
    end process;


    ap_phi_mux_data_14_V_read26_rewind_phi_fu_448_p6_assign_proc : process(data_14_V_read26_rewind_reg_444, data_14_V_read26_phi_reg_640, icmp_ln64_reg_1003_pp0_iter1_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln64_reg_1003_pp0_iter1_reg = ap_const_lv1_0))) then 
            ap_phi_mux_data_14_V_read26_rewind_phi_fu_448_p6 <= data_14_V_read26_phi_reg_640;
        else 
            ap_phi_mux_data_14_V_read26_rewind_phi_fu_448_p6 <= data_14_V_read26_rewind_reg_444;
        end if; 
    end process;


    ap_phi_mux_data_15_V_read27_phi_phi_fu_656_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, do_init_reg_217, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, ap_phi_mux_data_15_V_read27_rewind_phi_fu_462_p6, ap_phi_reg_pp0_iter1_data_15_V_read27_phi_reg_652)
    begin
        if (((do_init_reg_217 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_data_15_V_read27_phi_phi_fu_656_p4 <= ap_phi_mux_data_15_V_read27_rewind_phi_fu_462_p6;
        else 
            ap_phi_mux_data_15_V_read27_phi_phi_fu_656_p4 <= ap_phi_reg_pp0_iter1_data_15_V_read27_phi_reg_652;
        end if; 
    end process;


    ap_phi_mux_data_15_V_read27_rewind_phi_fu_462_p6_assign_proc : process(data_15_V_read27_rewind_reg_458, data_15_V_read27_phi_reg_652, icmp_ln64_reg_1003_pp0_iter1_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln64_reg_1003_pp0_iter1_reg = ap_const_lv1_0))) then 
            ap_phi_mux_data_15_V_read27_rewind_phi_fu_462_p6 <= data_15_V_read27_phi_reg_652;
        else 
            ap_phi_mux_data_15_V_read27_rewind_phi_fu_462_p6 <= data_15_V_read27_rewind_reg_458;
        end if; 
    end process;


    ap_phi_mux_data_1_V_read13_phi_phi_fu_488_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, do_init_reg_217, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, ap_phi_mux_data_1_V_read13_rewind_phi_fu_266_p6, ap_phi_reg_pp0_iter1_data_1_V_read13_phi_reg_484)
    begin
        if (((do_init_reg_217 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_data_1_V_read13_phi_phi_fu_488_p4 <= ap_phi_mux_data_1_V_read13_rewind_phi_fu_266_p6;
        else 
            ap_phi_mux_data_1_V_read13_phi_phi_fu_488_p4 <= ap_phi_reg_pp0_iter1_data_1_V_read13_phi_reg_484;
        end if; 
    end process;


    ap_phi_mux_data_1_V_read13_rewind_phi_fu_266_p6_assign_proc : process(data_1_V_read13_rewind_reg_262, data_1_V_read13_phi_reg_484, icmp_ln64_reg_1003_pp0_iter1_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln64_reg_1003_pp0_iter1_reg = ap_const_lv1_0))) then 
            ap_phi_mux_data_1_V_read13_rewind_phi_fu_266_p6 <= data_1_V_read13_phi_reg_484;
        else 
            ap_phi_mux_data_1_V_read13_rewind_phi_fu_266_p6 <= data_1_V_read13_rewind_reg_262;
        end if; 
    end process;


    ap_phi_mux_data_2_V_read14_phi_phi_fu_500_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, do_init_reg_217, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, ap_phi_mux_data_2_V_read14_rewind_phi_fu_280_p6, ap_phi_reg_pp0_iter1_data_2_V_read14_phi_reg_496)
    begin
        if (((do_init_reg_217 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_data_2_V_read14_phi_phi_fu_500_p4 <= ap_phi_mux_data_2_V_read14_rewind_phi_fu_280_p6;
        else 
            ap_phi_mux_data_2_V_read14_phi_phi_fu_500_p4 <= ap_phi_reg_pp0_iter1_data_2_V_read14_phi_reg_496;
        end if; 
    end process;


    ap_phi_mux_data_2_V_read14_rewind_phi_fu_280_p6_assign_proc : process(data_2_V_read14_rewind_reg_276, data_2_V_read14_phi_reg_496, icmp_ln64_reg_1003_pp0_iter1_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln64_reg_1003_pp0_iter1_reg = ap_const_lv1_0))) then 
            ap_phi_mux_data_2_V_read14_rewind_phi_fu_280_p6 <= data_2_V_read14_phi_reg_496;
        else 
            ap_phi_mux_data_2_V_read14_rewind_phi_fu_280_p6 <= data_2_V_read14_rewind_reg_276;
        end if; 
    end process;


    ap_phi_mux_data_3_V_read15_phi_phi_fu_512_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, do_init_reg_217, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, ap_phi_mux_data_3_V_read15_rewind_phi_fu_294_p6, ap_phi_reg_pp0_iter1_data_3_V_read15_phi_reg_508)
    begin
        if (((do_init_reg_217 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_data_3_V_read15_phi_phi_fu_512_p4 <= ap_phi_mux_data_3_V_read15_rewind_phi_fu_294_p6;
        else 
            ap_phi_mux_data_3_V_read15_phi_phi_fu_512_p4 <= ap_phi_reg_pp0_iter1_data_3_V_read15_phi_reg_508;
        end if; 
    end process;


    ap_phi_mux_data_3_V_read15_rewind_phi_fu_294_p6_assign_proc : process(data_3_V_read15_rewind_reg_290, data_3_V_read15_phi_reg_508, icmp_ln64_reg_1003_pp0_iter1_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln64_reg_1003_pp0_iter1_reg = ap_const_lv1_0))) then 
            ap_phi_mux_data_3_V_read15_rewind_phi_fu_294_p6 <= data_3_V_read15_phi_reg_508;
        else 
            ap_phi_mux_data_3_V_read15_rewind_phi_fu_294_p6 <= data_3_V_read15_rewind_reg_290;
        end if; 
    end process;


    ap_phi_mux_data_4_V_read16_phi_phi_fu_524_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, do_init_reg_217, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, ap_phi_mux_data_4_V_read16_rewind_phi_fu_308_p6, ap_phi_reg_pp0_iter1_data_4_V_read16_phi_reg_520)
    begin
        if (((do_init_reg_217 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_data_4_V_read16_phi_phi_fu_524_p4 <= ap_phi_mux_data_4_V_read16_rewind_phi_fu_308_p6;
        else 
            ap_phi_mux_data_4_V_read16_phi_phi_fu_524_p4 <= ap_phi_reg_pp0_iter1_data_4_V_read16_phi_reg_520;
        end if; 
    end process;


    ap_phi_mux_data_4_V_read16_rewind_phi_fu_308_p6_assign_proc : process(data_4_V_read16_rewind_reg_304, data_4_V_read16_phi_reg_520, icmp_ln64_reg_1003_pp0_iter1_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln64_reg_1003_pp0_iter1_reg = ap_const_lv1_0))) then 
            ap_phi_mux_data_4_V_read16_rewind_phi_fu_308_p6 <= data_4_V_read16_phi_reg_520;
        else 
            ap_phi_mux_data_4_V_read16_rewind_phi_fu_308_p6 <= data_4_V_read16_rewind_reg_304;
        end if; 
    end process;


    ap_phi_mux_data_5_V_read17_phi_phi_fu_536_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, do_init_reg_217, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, ap_phi_mux_data_5_V_read17_rewind_phi_fu_322_p6, ap_phi_reg_pp0_iter1_data_5_V_read17_phi_reg_532)
    begin
        if (((do_init_reg_217 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_data_5_V_read17_phi_phi_fu_536_p4 <= ap_phi_mux_data_5_V_read17_rewind_phi_fu_322_p6;
        else 
            ap_phi_mux_data_5_V_read17_phi_phi_fu_536_p4 <= ap_phi_reg_pp0_iter1_data_5_V_read17_phi_reg_532;
        end if; 
    end process;


    ap_phi_mux_data_5_V_read17_rewind_phi_fu_322_p6_assign_proc : process(data_5_V_read17_rewind_reg_318, data_5_V_read17_phi_reg_532, icmp_ln64_reg_1003_pp0_iter1_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln64_reg_1003_pp0_iter1_reg = ap_const_lv1_0))) then 
            ap_phi_mux_data_5_V_read17_rewind_phi_fu_322_p6 <= data_5_V_read17_phi_reg_532;
        else 
            ap_phi_mux_data_5_V_read17_rewind_phi_fu_322_p6 <= data_5_V_read17_rewind_reg_318;
        end if; 
    end process;


    ap_phi_mux_data_6_V_read18_phi_phi_fu_548_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, do_init_reg_217, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, ap_phi_mux_data_6_V_read18_rewind_phi_fu_336_p6, ap_phi_reg_pp0_iter1_data_6_V_read18_phi_reg_544)
    begin
        if (((do_init_reg_217 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_data_6_V_read18_phi_phi_fu_548_p4 <= ap_phi_mux_data_6_V_read18_rewind_phi_fu_336_p6;
        else 
            ap_phi_mux_data_6_V_read18_phi_phi_fu_548_p4 <= ap_phi_reg_pp0_iter1_data_6_V_read18_phi_reg_544;
        end if; 
    end process;


    ap_phi_mux_data_6_V_read18_rewind_phi_fu_336_p6_assign_proc : process(data_6_V_read18_rewind_reg_332, data_6_V_read18_phi_reg_544, icmp_ln64_reg_1003_pp0_iter1_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln64_reg_1003_pp0_iter1_reg = ap_const_lv1_0))) then 
            ap_phi_mux_data_6_V_read18_rewind_phi_fu_336_p6 <= data_6_V_read18_phi_reg_544;
        else 
            ap_phi_mux_data_6_V_read18_rewind_phi_fu_336_p6 <= data_6_V_read18_rewind_reg_332;
        end if; 
    end process;


    ap_phi_mux_data_7_V_read19_phi_phi_fu_560_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, do_init_reg_217, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, ap_phi_mux_data_7_V_read19_rewind_phi_fu_350_p6, ap_phi_reg_pp0_iter1_data_7_V_read19_phi_reg_556)
    begin
        if (((do_init_reg_217 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_data_7_V_read19_phi_phi_fu_560_p4 <= ap_phi_mux_data_7_V_read19_rewind_phi_fu_350_p6;
        else 
            ap_phi_mux_data_7_V_read19_phi_phi_fu_560_p4 <= ap_phi_reg_pp0_iter1_data_7_V_read19_phi_reg_556;
        end if; 
    end process;


    ap_phi_mux_data_7_V_read19_rewind_phi_fu_350_p6_assign_proc : process(data_7_V_read19_rewind_reg_346, data_7_V_read19_phi_reg_556, icmp_ln64_reg_1003_pp0_iter1_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln64_reg_1003_pp0_iter1_reg = ap_const_lv1_0))) then 
            ap_phi_mux_data_7_V_read19_rewind_phi_fu_350_p6 <= data_7_V_read19_phi_reg_556;
        else 
            ap_phi_mux_data_7_V_read19_rewind_phi_fu_350_p6 <= data_7_V_read19_rewind_reg_346;
        end if; 
    end process;


    ap_phi_mux_data_8_V_read20_phi_phi_fu_572_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, do_init_reg_217, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, ap_phi_mux_data_8_V_read20_rewind_phi_fu_364_p6, ap_phi_reg_pp0_iter1_data_8_V_read20_phi_reg_568)
    begin
        if (((do_init_reg_217 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_data_8_V_read20_phi_phi_fu_572_p4 <= ap_phi_mux_data_8_V_read20_rewind_phi_fu_364_p6;
        else 
            ap_phi_mux_data_8_V_read20_phi_phi_fu_572_p4 <= ap_phi_reg_pp0_iter1_data_8_V_read20_phi_reg_568;
        end if; 
    end process;


    ap_phi_mux_data_8_V_read20_rewind_phi_fu_364_p6_assign_proc : process(data_8_V_read20_rewind_reg_360, data_8_V_read20_phi_reg_568, icmp_ln64_reg_1003_pp0_iter1_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln64_reg_1003_pp0_iter1_reg = ap_const_lv1_0))) then 
            ap_phi_mux_data_8_V_read20_rewind_phi_fu_364_p6 <= data_8_V_read20_phi_reg_568;
        else 
            ap_phi_mux_data_8_V_read20_rewind_phi_fu_364_p6 <= data_8_V_read20_rewind_reg_360;
        end if; 
    end process;


    ap_phi_mux_data_9_V_read21_phi_phi_fu_584_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, do_init_reg_217, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, ap_phi_mux_data_9_V_read21_rewind_phi_fu_378_p6, ap_phi_reg_pp0_iter1_data_9_V_read21_phi_reg_580)
    begin
        if (((do_init_reg_217 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_data_9_V_read21_phi_phi_fu_584_p4 <= ap_phi_mux_data_9_V_read21_rewind_phi_fu_378_p6;
        else 
            ap_phi_mux_data_9_V_read21_phi_phi_fu_584_p4 <= ap_phi_reg_pp0_iter1_data_9_V_read21_phi_reg_580;
        end if; 
    end process;


    ap_phi_mux_data_9_V_read21_rewind_phi_fu_378_p6_assign_proc : process(data_9_V_read21_rewind_reg_374, data_9_V_read21_phi_reg_580, icmp_ln64_reg_1003_pp0_iter1_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln64_reg_1003_pp0_iter1_reg = ap_const_lv1_0))) then 
            ap_phi_mux_data_9_V_read21_rewind_phi_fu_378_p6 <= data_9_V_read21_phi_reg_580;
        else 
            ap_phi_mux_data_9_V_read21_rewind_phi_fu_378_p6 <= data_9_V_read21_rewind_reg_374;
        end if; 
    end process;


    ap_phi_mux_do_init_phi_fu_221_p6_assign_proc : process(do_init_reg_217, icmp_ln64_reg_1003, ap_condition_248)
    begin
        if ((ap_const_boolean_1 = ap_condition_248)) then
            if ((icmp_ln64_reg_1003 = ap_const_lv1_1)) then 
                ap_phi_mux_do_init_phi_fu_221_p6 <= ap_const_lv1_1;
            elsif ((icmp_ln64_reg_1003 = ap_const_lv1_0)) then 
                ap_phi_mux_do_init_phi_fu_221_p6 <= ap_const_lv1_0;
            else 
                ap_phi_mux_do_init_phi_fu_221_p6 <= do_init_reg_217;
            end if;
        else 
            ap_phi_mux_do_init_phi_fu_221_p6 <= do_init_reg_217;
        end if; 
    end process;


    ap_phi_mux_w_index11_phi_fu_237_p6_assign_proc : process(w_index11_reg_233, w_index_reg_998, icmp_ln64_reg_1003, ap_condition_248)
    begin
        if ((ap_const_boolean_1 = ap_condition_248)) then
            if ((icmp_ln64_reg_1003 = ap_const_lv1_1)) then 
                ap_phi_mux_w_index11_phi_fu_237_p6 <= ap_const_lv4_0;
            elsif ((icmp_ln64_reg_1003 = ap_const_lv1_0)) then 
                ap_phi_mux_w_index11_phi_fu_237_p6 <= w_index_reg_998;
            else 
                ap_phi_mux_w_index11_phi_fu_237_p6 <= w_index11_reg_233;
            end if;
        else 
            ap_phi_mux_w_index11_phi_fu_237_p6 <= w_index11_reg_233;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_data_0_V_read12_phi_reg_472 <= "XXXXXX";
    ap_phi_reg_pp0_iter0_data_10_V_read22_phi_reg_592 <= "XXXXXX";
    ap_phi_reg_pp0_iter0_data_11_V_read23_phi_reg_604 <= "XXXXXX";
    ap_phi_reg_pp0_iter0_data_12_V_read24_phi_reg_616 <= "XXXXXX";
    ap_phi_reg_pp0_iter0_data_13_V_read25_phi_reg_628 <= "XXXXXX";
    ap_phi_reg_pp0_iter0_data_14_V_read26_phi_reg_640 <= "XXXXXX";
    ap_phi_reg_pp0_iter0_data_15_V_read27_phi_reg_652 <= "XXXXXX";
    ap_phi_reg_pp0_iter0_data_1_V_read13_phi_reg_484 <= "XXXXXX";
    ap_phi_reg_pp0_iter0_data_2_V_read14_phi_reg_496 <= "XXXXXX";
    ap_phi_reg_pp0_iter0_data_3_V_read15_phi_reg_508 <= "XXXXXX";
    ap_phi_reg_pp0_iter0_data_4_V_read16_phi_reg_520 <= "XXXXXX";
    ap_phi_reg_pp0_iter0_data_5_V_read17_phi_reg_532 <= "XXXXXX";
    ap_phi_reg_pp0_iter0_data_6_V_read18_phi_reg_544 <= "XXXXXX";
    ap_phi_reg_pp0_iter0_data_7_V_read19_phi_reg_556 <= "XXXXXX";
    ap_phi_reg_pp0_iter0_data_8_V_read20_phi_reg_568 <= "XXXXXX";
    ap_phi_reg_pp0_iter0_data_9_V_read21_phi_reg_580 <= "XXXXXX";

    ap_ready_assign_proc : process(icmp_ln64_fu_717_p2, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln64_fu_717_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to4)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to4 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_return_0_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln64_reg_1003_pp0_iter4_reg, ap_enable_reg_pp0_iter5, res_0_V_write_assign_fu_849_p3, ap_return_0_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln64_reg_1003_pp0_iter4_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            ap_return_0 <= res_0_V_write_assign_fu_849_p3;
        else 
            ap_return_0 <= ap_return_0_preg;
        end if; 
    end process;


    ap_return_1_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln64_reg_1003_pp0_iter4_reg, ap_enable_reg_pp0_iter5, res_1_V_write_assign_fu_857_p3, ap_return_1_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln64_reg_1003_pp0_iter4_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            ap_return_1 <= res_1_V_write_assign_fu_857_p3;
        else 
            ap_return_1 <= ap_return_1_preg;
        end if; 
    end process;


    ap_return_2_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln64_reg_1003_pp0_iter4_reg, ap_enable_reg_pp0_iter5, res_2_V_write_assign_fu_865_p3, ap_return_2_preg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln64_reg_1003_pp0_iter4_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            ap_return_2 <= res_2_V_write_assign_fu_865_p3;
        else 
            ap_return_2 <= ap_return_2_preg;
        end if; 
    end process;


    grp_fu_895_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_895_ce <= ap_const_logic_1;
        else 
            grp_fu_895_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_895_p0 <= sext_ln1116_cast_fu_785_p1(6 - 1 downto 0);

    grp_fu_901_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_901_ce <= ap_const_logic_1;
        else 
            grp_fu_901_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_901_p0 <= sext_ln1116_cast_fu_785_p1(6 - 1 downto 0);

    grp_fu_907_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_907_ce <= ap_const_logic_1;
        else 
            grp_fu_907_ce <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln64_fu_717_p2 <= "1" when (ap_phi_mux_w_index11_phi_fu_237_p6 = ap_const_lv4_F) else "0";
    res_0_V_write_assign_fu_849_p3 <= (acc_0_V_fu_809_p2 & ap_const_lv2_0);
    res_1_V_write_assign_fu_857_p3 <= (acc_1_V_fu_824_p2 & ap_const_lv2_0);
    res_2_V_write_assign_fu_865_p3 <= (acc_2_V_fu_843_p2 & ap_const_lv2_0);
        sext_ln1116_cast_fu_785_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_4_reg_1007),21));

        sext_ln708_fu_839_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln708_60_fu_830_p4),14));

    trunc_ln708_60_fu_830_p4 <= mul_ln1118_23_reg_1064(18 downto 7);
    trunc_ln708_s_fu_815_p4 <= mul_ln1118_22_reg_1059(20 downto 7);
    trunc_ln76_fu_761_p1 <= w26_V_q0(16 - 1 downto 0);
    trunc_ln7_fu_800_p4 <= mul_ln1118_reg_1054(20 downto 7);
    w26_V_address0 <= zext_ln76_fu_706_p1(4 - 1 downto 0);

    w26_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            w26_V_ce0 <= ap_const_logic_1;
        else 
            w26_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    w_index_fu_711_p2 <= std_logic_vector(unsigned(ap_const_lv4_1) + unsigned(ap_phi_mux_w_index11_phi_fu_237_p6));
    zext_ln76_fu_706_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_w_index11_phi_fu_237_p6),64));
end behav;
