

================================================================
== Vitis HLS Report for 'Loop_realfft_be_buffer_proc1'
================================================================
* Date:           Sat Mar 26 21:16:47 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        be_vhls_prj
* Solution:       IPXACTExport (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  1.823 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      511|      512|  2.044 us|  2.048 us|  511|  512|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- realfft_be_buffer  |      511|      511|         1|          1|          1|   512|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     29|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     41|    -|
|Register         |        -|    -|      12|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      12|     70|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |i_fu_166_p2          |         +|   0|  0|  14|           9|           1|
    |icmp_ln79_fu_172_p2  |      icmp|   0|  0|  11|           9|           2|
    |ap_block_state1      |        or|   0|  0|   2|           1|           1|
    |ap_block_state2      |        or|   0|  0|   2|           1|           1|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  29|          20|           5|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  14|          3|    1|          3|
    |ap_done          |   9|          2|    1|          2|
    |din_TDATA_blk_n  |   9|          2|    1|          2|
    |i_221_reg_112    |   9|          2|    9|         18|
    +-----------------+----+-----------+-----+-----------+
    |Total            |  41|          9|   12|         25|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +---------------+---+----+-----+-----------+
    |      Name     | FF| LUT| Bits| Const Bits|
    +---------------+---+----+-----+-----------+
    |ap_CS_fsm      |  2|   0|    2|          0|
    |ap_done_reg    |  1|   0|    1|          0|
    |i_221_reg_112  |  9|   0|    9|          0|
    +---------------+---+----+-----+-----------+
    |Total          | 12|   0|   12|          0|
    +---------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------+-----+-----+------------+------------------------------+--------------+
|              RTL Ports             | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+------------------------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk                              |   in|    1|  ap_ctrl_hs|  Loop_realfft_be_buffer_proc1|  return value|
|ap_rst                              |   in|    1|  ap_ctrl_hs|  Loop_realfft_be_buffer_proc1|  return value|
|ap_start                            |   in|    1|  ap_ctrl_hs|  Loop_realfft_be_buffer_proc1|  return value|
|ap_done                             |  out|    1|  ap_ctrl_hs|  Loop_realfft_be_buffer_proc1|  return value|
|ap_continue                         |   in|    1|  ap_ctrl_hs|  Loop_realfft_be_buffer_proc1|  return value|
|ap_idle                             |  out|    1|  ap_ctrl_hs|  Loop_realfft_be_buffer_proc1|  return value|
|ap_ready                            |  out|    1|  ap_ctrl_hs|  Loop_realfft_be_buffer_proc1|  return value|
|din_TDATA                           |   in|   48|        axis|                           din|       pointer|
|din_TVALID                          |   in|    1|        axis|                           din|       pointer|
|din_TREADY                          |  out|    1|        axis|                           din|       pointer|
|descramble_buf_M_real_V_address0    |  out|    8|   ap_memory|       descramble_buf_M_real_V|         array|
|descramble_buf_M_real_V_ce0         |  out|    1|   ap_memory|       descramble_buf_M_real_V|         array|
|descramble_buf_M_real_V_we0         |  out|    1|   ap_memory|       descramble_buf_M_real_V|         array|
|descramble_buf_M_real_V_d0          |  out|   16|   ap_memory|       descramble_buf_M_real_V|         array|
|descramble_buf_M_real_V_1_address0  |  out|    8|   ap_memory|     descramble_buf_M_real_V_1|         array|
|descramble_buf_M_real_V_1_ce0       |  out|    1|   ap_memory|     descramble_buf_M_real_V_1|         array|
|descramble_buf_M_real_V_1_we0       |  out|    1|   ap_memory|     descramble_buf_M_real_V_1|         array|
|descramble_buf_M_real_V_1_d0        |  out|   16|   ap_memory|     descramble_buf_M_real_V_1|         array|
|descramble_buf_M_imag_V_address0    |  out|    8|   ap_memory|       descramble_buf_M_imag_V|         array|
|descramble_buf_M_imag_V_ce0         |  out|    1|   ap_memory|       descramble_buf_M_imag_V|         array|
|descramble_buf_M_imag_V_we0         |  out|    1|   ap_memory|       descramble_buf_M_imag_V|         array|
|descramble_buf_M_imag_V_d0          |  out|   16|   ap_memory|       descramble_buf_M_imag_V|         array|
|descramble_buf_M_imag_V_1_address0  |  out|    8|   ap_memory|     descramble_buf_M_imag_V_1|         array|
|descramble_buf_M_imag_V_1_ce0       |  out|    1|   ap_memory|     descramble_buf_M_imag_V_1|         array|
|descramble_buf_M_imag_V_1_we0       |  out|    1|   ap_memory|     descramble_buf_M_imag_V_1|         array|
|descramble_buf_M_imag_V_1_d0        |  out|   16|   ap_memory|     descramble_buf_M_imag_V_1|         array|
+------------------------------------+-----+-----+------------+------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %din, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (1.58ns)   --->   "%br_ln79 = br void" [./xfft2real.h:79]   --->   Operation 4 'br' 'br_ln79' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 1.82>
ST_2 : Operation 5 [1/1] (0.00ns)   --->   "%i_221 = phi i9 0, void %newFuncRoot, i9 %i, void %arrayidx.i.1.0.0.04628.exit, i9 0, void %.exitStub"   --->   Operation 5 'phi' 'i_221' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512"   --->   Operation 6 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 7 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 8 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%din_read = read i48 @_ssdm_op_Read.axis.volatile.i48P128A, i48 %din" [C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 9 'read' 'din_read' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_data_M_real_V = trunc i48 %din_read" [C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 10 'trunc' 'tmp_data_M_real_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_data_M_imag_V = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %din_read, i32 16, i32 31" [C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 11 'partselect' 'tmp_data_M_imag_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %i_221, i32 8, i32 1"   --->   Operation 12 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln85 = zext i8 %trunc_ln" [./xfft2real.h:85]   --->   Operation 13 'zext' 'zext_ln85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln85 = trunc i9 %i_221" [./xfft2real.h:85]   --->   Operation 14 'trunc' 'trunc_ln85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%descramble_buf_M_real_V_addr = getelementptr i16 %descramble_buf_M_real_V, i64 0, i64 %zext_ln85" [./xfft2real.h:85]   --->   Operation 15 'getelementptr' 'descramble_buf_M_real_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%descramble_buf_M_real_V_1_addr = getelementptr i16 %descramble_buf_M_real_V_1, i64 0, i64 %zext_ln85" [./xfft2real.h:85]   --->   Operation 16 'getelementptr' 'descramble_buf_M_real_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%descramble_buf_M_imag_V_addr = getelementptr i16 %descramble_buf_M_imag_V, i64 0, i64 %zext_ln85" [./xfft2real.h:85]   --->   Operation 17 'getelementptr' 'descramble_buf_M_imag_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.82ns)   --->   "%i = add i9 %i_221, i9 1" [./xfft2real.h:79]   --->   Operation 18 'add' 'i' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln85 = br i1 %trunc_ln85, void %arrayidx.i.1.0.0.04628.case.0, void %arrayidx.i.1.0.0.04628.case.1" [./xfft2real.h:85]   --->   Operation 19 'br' 'br_ln85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.68ns)   --->   "%store_ln85 = store i16 %tmp_data_M_real_V, i8 %descramble_buf_M_real_V_addr" [./xfft2real.h:85]   --->   Operation 20 'store' 'store_ln85' <Predicate = (!trunc_ln85)> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_2 : Operation 21 [1/1] (1.68ns)   --->   "%store_ln85 = store i16 %tmp_data_M_imag_V, i8 %descramble_buf_M_imag_V_addr" [./xfft2real.h:85]   --->   Operation 21 'store' 'store_ln85' <Predicate = (!trunc_ln85)> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln85 = br void %arrayidx.i.1.0.0.04628.exit" [./xfft2real.h:85]   --->   Operation 22 'br' 'br_ln85' <Predicate = (!trunc_ln85)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.68ns)   --->   "%store_ln85 = store i16 %tmp_data_M_real_V, i8 %descramble_buf_M_real_V_1_addr" [./xfft2real.h:85]   --->   Operation 23 'store' 'store_ln85' <Predicate = (trunc_ln85)> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%descramble_buf_M_imag_V_1_addr = getelementptr i16 %descramble_buf_M_imag_V_1, i64 0, i64 %zext_ln85" [./xfft2real.h:85]   --->   Operation 24 'getelementptr' 'descramble_buf_M_imag_V_1_addr' <Predicate = (trunc_ln85)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.68ns)   --->   "%store_ln85 = store i16 %tmp_data_M_imag_V, i8 %descramble_buf_M_imag_V_1_addr" [./xfft2real.h:85]   --->   Operation 25 'store' 'store_ln85' <Predicate = (trunc_ln85)> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln85 = br void %arrayidx.i.1.0.0.04628.exit" [./xfft2real.h:85]   --->   Operation 26 'br' 'br_ln85' <Predicate = (trunc_ln85)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.66ns)   --->   "%icmp_ln79 = icmp_eq  i9 %i_221, i9 511" [./xfft2real.h:79]   --->   Operation 27 'icmp' 'icmp_ln79' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln79 = br i1 %icmp_ln79, void, void %.exitStub" [./xfft2real.h:79]   --->   Operation 28 'br' 'br_ln79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%return_ln0 = return void @_ssdm_op_Return"   --->   Operation 29 'return' 'return_ln0' <Predicate = (icmp_ln79)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 30 'br' 'br_ln0' <Predicate = (icmp_ln79)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ din]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ descramble_buf_M_real_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ descramble_buf_M_real_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ descramble_buf_M_imag_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ descramble_buf_M_imag_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0              (specinterface    ) [ 000]
br_ln79                        (br               ) [ 011]
i_221                          (phi              ) [ 001]
empty                          (speclooptripcount) [ 000]
specpipeline_ln0               (specpipeline     ) [ 000]
specloopname_ln0               (specloopname     ) [ 000]
din_read                       (read             ) [ 000]
tmp_data_M_real_V              (trunc            ) [ 000]
tmp_data_M_imag_V              (partselect       ) [ 000]
trunc_ln                       (partselect       ) [ 000]
zext_ln85                      (zext             ) [ 000]
trunc_ln85                     (trunc            ) [ 001]
descramble_buf_M_real_V_addr   (getelementptr    ) [ 000]
descramble_buf_M_real_V_1_addr (getelementptr    ) [ 000]
descramble_buf_M_imag_V_addr   (getelementptr    ) [ 000]
i                              (add              ) [ 011]
br_ln85                        (br               ) [ 000]
store_ln85                     (store            ) [ 000]
store_ln85                     (store            ) [ 000]
br_ln85                        (br               ) [ 000]
store_ln85                     (store            ) [ 000]
descramble_buf_M_imag_V_1_addr (getelementptr    ) [ 000]
store_ln85                     (store            ) [ 000]
br_ln85                        (br               ) [ 000]
icmp_ln79                      (icmp             ) [ 001]
br_ln79                        (br               ) [ 011]
return_ln0                     (return           ) [ 000]
br_ln0                         (br               ) [ 011]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="din">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="descramble_buf_M_real_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="descramble_buf_M_real_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="descramble_buf_M_real_V_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="descramble_buf_M_real_V_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="descramble_buf_M_imag_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="descramble_buf_M_imag_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="descramble_buf_M_imag_V_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="descramble_buf_M_imag_V_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i48P128A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i48.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="din_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="48" slack="0"/>
<pin id="56" dir="0" index="1" bw="48" slack="0"/>
<pin id="57" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="din_read/2 "/>
</bind>
</comp>

<comp id="60" class="1004" name="descramble_buf_M_real_V_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="16" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="8" slack="0"/>
<pin id="64" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="descramble_buf_M_real_V_addr/2 "/>
</bind>
</comp>

<comp id="67" class="1004" name="descramble_buf_M_real_V_1_addr_gep_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="16" slack="0"/>
<pin id="69" dir="0" index="1" bw="1" slack="0"/>
<pin id="70" dir="0" index="2" bw="8" slack="0"/>
<pin id="71" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="descramble_buf_M_real_V_1_addr/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="descramble_buf_M_imag_V_addr_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="16" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="8" slack="0"/>
<pin id="78" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="descramble_buf_M_imag_V_addr/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="store_ln85_access_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="8" slack="0"/>
<pin id="83" dir="0" index="1" bw="16" slack="0"/>
<pin id="84" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="85" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="store_ln85_access_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="8" slack="0"/>
<pin id="89" dir="0" index="1" bw="16" slack="0"/>
<pin id="90" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="store_ln85_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="8" slack="0"/>
<pin id="95" dir="0" index="1" bw="16" slack="0"/>
<pin id="96" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="descramble_buf_M_imag_V_1_addr_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="16" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="8" slack="0"/>
<pin id="103" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="descramble_buf_M_imag_V_1_addr/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="store_ln85_access_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="8" slack="0"/>
<pin id="108" dir="0" index="1" bw="16" slack="0"/>
<pin id="109" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/2 "/>
</bind>
</comp>

<comp id="112" class="1005" name="i_221_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="9" slack="1"/>
<pin id="114" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_221 (phireg) "/>
</bind>
</comp>

<comp id="116" class="1004" name="i_221_phi_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="1"/>
<pin id="118" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="9" slack="0"/>
<pin id="120" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="121" dir="0" index="4" bw="1" slack="0"/>
<pin id="122" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="6" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_221/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="tmp_data_M_real_V_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="48" slack="0"/>
<pin id="128" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_data_M_real_V/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="tmp_data_M_imag_V_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="16" slack="0"/>
<pin id="134" dir="0" index="1" bw="48" slack="0"/>
<pin id="135" dir="0" index="2" bw="6" slack="0"/>
<pin id="136" dir="0" index="3" bw="6" slack="0"/>
<pin id="137" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_data_M_imag_V/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="trunc_ln_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="8" slack="0"/>
<pin id="146" dir="0" index="1" bw="9" slack="0"/>
<pin id="147" dir="0" index="2" bw="5" slack="0"/>
<pin id="148" dir="0" index="3" bw="1" slack="0"/>
<pin id="149" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="zext_ln85_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8" slack="0"/>
<pin id="156" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln85/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="trunc_ln85_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="9" slack="0"/>
<pin id="164" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln85/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="i_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="9" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="icmp_ln79_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="9" slack="0"/>
<pin id="174" dir="0" index="1" bw="9" slack="0"/>
<pin id="175" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln79/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="return_ln0_fu_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="return(1203) " fcode="return"/>
<opset="return_ln0/2 "/>
</bind>
</comp>

<comp id="183" class="1005" name="i_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="9" slack="0"/>
<pin id="185" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="58"><net_src comp="36" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="48" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="72"><net_src comp="4" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="73"><net_src comp="48" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="48" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="60" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="92"><net_src comp="74" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="98"><net_src comp="67" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="104"><net_src comp="8" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="48" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="111"><net_src comp="99" pin="3"/><net_sink comp="106" pin=0"/></net>

<net id="115"><net_src comp="22" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="124"><net_src comp="112" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="125"><net_src comp="22" pin="0"/><net_sink comp="116" pin=4"/></net>

<net id="129"><net_src comp="54" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="130"><net_src comp="126" pin="1"/><net_sink comp="81" pin=1"/></net>

<net id="131"><net_src comp="126" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="138"><net_src comp="38" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="54" pin="2"/><net_sink comp="132" pin=1"/></net>

<net id="140"><net_src comp="40" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="141"><net_src comp="42" pin="0"/><net_sink comp="132" pin=3"/></net>

<net id="142"><net_src comp="132" pin="4"/><net_sink comp="87" pin=1"/></net>

<net id="143"><net_src comp="132" pin="4"/><net_sink comp="106" pin=1"/></net>

<net id="150"><net_src comp="44" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="116" pin="6"/><net_sink comp="144" pin=1"/></net>

<net id="152"><net_src comp="46" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="153"><net_src comp="14" pin="0"/><net_sink comp="144" pin=3"/></net>

<net id="157"><net_src comp="144" pin="4"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="159"><net_src comp="154" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="160"><net_src comp="154" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="161"><net_src comp="154" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="165"><net_src comp="116" pin="6"/><net_sink comp="162" pin=0"/></net>

<net id="170"><net_src comp="116" pin="6"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="50" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="116" pin="6"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="52" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="186"><net_src comp="166" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="116" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: din | {}
	Port: descramble_buf_M_real_V | {2 }
	Port: descramble_buf_M_real_V_1 | {2 }
	Port: descramble_buf_M_imag_V | {2 }
	Port: descramble_buf_M_imag_V_1 | {2 }
 - Input state : 
	Port: Loop_realfft_be_buffer_proc1 : din | {2 }
  - Chain level:
	State 1
	State 2
		trunc_ln : 1
		zext_ln85 : 2
		trunc_ln85 : 1
		descramble_buf_M_real_V_addr : 3
		descramble_buf_M_real_V_1_addr : 3
		descramble_buf_M_imag_V_addr : 3
		i : 1
		br_ln85 : 2
		store_ln85 : 4
		store_ln85 : 4
		store_ln85 : 4
		descramble_buf_M_imag_V_1_addr : 3
		store_ln85 : 4
		icmp_ln79 : 1
		br_ln79 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|    add   |         i_fu_166         |    0    |    14   |
|----------|--------------------------|---------|---------|
|   icmp   |     icmp_ln79_fu_172     |    0    |    11   |
|----------|--------------------------|---------|---------|
|   read   |    din_read_read_fu_54   |    0    |    0    |
|----------|--------------------------|---------|---------|
|   trunc  | tmp_data_M_real_V_fu_126 |    0    |    0    |
|          |     trunc_ln85_fu_162    |    0    |    0    |
|----------|--------------------------|---------|---------|
|partselect| tmp_data_M_imag_V_fu_132 |    0    |    0    |
|          |      trunc_ln_fu_144     |    0    |    0    |
|----------|--------------------------|---------|---------|
|   zext   |     zext_ln85_fu_154     |    0    |    0    |
|----------|--------------------------|---------|---------|
|  return  |     return_ln0_fu_178    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |    25   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------+--------+
|             |   FF   |
+-------------+--------+
|i_221_reg_112|    9   |
|  i_reg_183  |    9   |
+-------------+--------+
|    Total    |   18   |
+-------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   25   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   18   |    -   |
+-----------+--------+--------+
|   Total   |   18   |   25   |
+-----------+--------+--------+
