git clone --depth 1 --no-tags https://github.com/RaviMugidi/DCTQ_PROCESSOR.git f:/verilog_sva_gh_scraper/data/full_repos/604584057
git clone --depth 1 --no-tags https://github.com/mihirbaviskar/M152A.git f:/verilog_sva_gh_scraper/data/full_repos/606196186
git clone --depth 1 --no-tags https://github.com/fedgn/Image-Processing-with-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/606224505
git clone --depth 1 --no-tags https://github.com/Timaisneh/PWM-generator-Verilog-.git f:/verilog_sva_gh_scraper/data/full_repos/606308666
git clone --depth 1 --no-tags https://github.com/MyAngel440/git-practice.git f:/verilog_sva_gh_scraper/data/full_repos/606360358
git clone --depth 1 --no-tags https://github.com/gorkemtopcu/Elevator-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/609233647
git clone --depth 1 --no-tags https://github.com/EngineersBox/VerilogPractice.git f:/verilog_sva_gh_scraper/data/full_repos/609465503
git clone --depth 1 --no-tags https://github.com/Traviste/Encoded_Lock-machine.git f:/verilog_sva_gh_scraper/data/full_repos/607315629
git clone --depth 1 --no-tags https://github.com/Anderson991288/RISC-V-RTL-Testbench-Design.git f:/verilog_sva_gh_scraper/data/full_repos/607126561
git clone --depth 1 --no-tags https://github.com/kerong2002/2023FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/608605276
git clone --depth 1 --no-tags https://github.com/chathurawimalasiri/8-Bit-Single-Cycle-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/608612403
git clone --depth 1 --no-tags https://github.com/namrataayadav/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/607682420
git clone --depth 1 --no-tags https://github.com/weichang12345/Self-Organizing-Map-Processing-System.git f:/verilog_sva_gh_scraper/data/full_repos/608677289
git clone --depth 1 --no-tags https://github.com/GeorgeDong32/Verilog-Learn.git f:/verilog_sva_gh_scraper/data/full_repos/608545012
git clone --depth 1 --no-tags https://github.com/sunekku/32-Bit-Pipelined-RISC-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/609675037
git clone --depth 1 --no-tags https://github.com/RGloekler/logiclocking_fingerprint.git f:/verilog_sva_gh_scraper/data/full_repos/609680153
git clone --depth 1 --no-tags https://github.com/FluFFka/processor-MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/606694423
git clone --depth 1 --no-tags https://github.com/jangyoojin/CSED311_CPU_project.git f:/verilog_sva_gh_scraper/data/full_repos/607676221
git clone --depth 1 --no-tags https://github.com/zxcasd89525/2018_IDC.git f:/verilog_sva_gh_scraper/data/full_repos/608198598
git clone --depth 1 --no-tags https://github.com/mathai-rg/tn9k_rotary_encoder.git f:/verilog_sva_gh_scraper/data/full_repos/606633781
git clone --depth 1 --no-tags https://github.com/tumsifu1/ELEC374part2.git f:/verilog_sva_gh_scraper/data/full_repos/610513455
git clone --depth 1 --no-tags https://github.com/exaithrg/nvboard_templates.git f:/verilog_sva_gh_scraper/data/full_repos/609790076
git clone --depth 1 --no-tags https://github.com/Voidcharacter/T-Flipflop.git f:/verilog_sva_gh_scraper/data/full_repos/610090175
git clone --depth 1 --no-tags https://github.com/ltkhanh/all-digital_resonate-and-fire_neuron.git f:/verilog_sva_gh_scraper/data/full_repos/606483850
git clone --depth 1 --no-tags https://github.com/lsy1205/2023_dcLab.git f:/verilog_sva_gh_scraper/data/full_repos/610144890
git clone --depth 1 --no-tags https://github.com/XuerZeng/ECE241-Lab2.git f:/verilog_sva_gh_scraper/data/full_repos/605224404
git clone --depth 1 --no-tags https://github.com/lsree/ICEstick40-SDCard.git f:/verilog_sva_gh_scraper/data/full_repos/605253674
git clone --depth 1 --no-tags https://github.com/josantamaria/Electronica_Digital_II_UN.git f:/verilog_sva_gh_scraper/data/full_repos/604913297
git clone --depth 1 --no-tags https://github.com/Lavanyamurugan2001/TEST.git f:/verilog_sva_gh_scraper/data/full_repos/606332719
git clone --depth 1 --no-tags https://github.com/taichi-ishitani/lzss.git f:/verilog_sva_gh_scraper/data/full_repos/606436733
git clone --depth 1 --no-tags https://github.com/lisaaviss/circuit_design1.git f:/verilog_sva_gh_scraper/data/full_repos/606797518
git clone --depth 1 --no-tags https://github.com/unal-edigital2/Lab03-j1_soc-add-periferico.git f:/verilog_sva_gh_scraper/data/full_repos/606814663
git clone --depth 1 --no-tags https://github.com/ScottyB55/FIFO-Clock-Domain-Cross.git f:/verilog_sva_gh_scraper/data/full_repos/606251685
git clone --depth 1 --no-tags https://github.com/ndwannafly/circuit_design.git f:/verilog_sva_gh_scraper/data/full_repos/606874138
git clone --depth 1 --no-tags https://github.com/0marAmr/Single_Cycle_RISC-V_processor.git f:/verilog_sva_gh_scraper/data/full_repos/610938936
git clone --depth 1 --no-tags https://github.com/jayin92/NYCU-Computer-Organization.git f:/verilog_sva_gh_scraper/data/full_repos/611153921
git clone --depth 1 --no-tags https://github.com/Nikhilaraghuram/branch.git f:/verilog_sva_gh_scraper/data/full_repos/611188750
git clone --depth 1 --no-tags https://github.com/CityPlymElecEng/vgaPong-Thursday.git f:/verilog_sva_gh_scraper/data/full_repos/611659509
git clone --depth 1 --no-tags https://github.com/JeffreyWong20/Digital_System_Design.git f:/verilog_sva_gh_scraper/data/full_repos/607763715
git clone --depth 1 --no-tags https://github.com/florinpavelescu15/RISC-V-Implementation.git f:/verilog_sva_gh_scraper/data/full_repos/608718810
git clone --depth 1 --no-tags https://github.com/mt-omarov/System-on-a-chip-Design.git f:/verilog_sva_gh_scraper/data/full_repos/608876317
git clone --depth 1 --no-tags https://github.com/aabravoo1/Digital_Systems.git f:/verilog_sva_gh_scraper/data/full_repos/605726383
git clone --depth 1 --no-tags https://github.com/pyong-1459/Dadda-Multiplier-16bit-implementation.git f:/verilog_sva_gh_scraper/data/full_repos/605880168
git clone --depth 1 --no-tags https://github.com/alimrn001/CAD-CA-1-FALL-1401.git f:/verilog_sva_gh_scraper/data/full_repos/605318584
git clone --depth 1 --no-tags https://github.com/V1C70RYG0D/PipelinedProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/605736082
git clone --depth 1 --no-tags https://github.com/aaarazm/Computer-Architecture-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/607161940
git clone --depth 1 --no-tags https://github.com/MelissaMirandaMM/projetoOACII.git f:/verilog_sva_gh_scraper/data/full_repos/607880140
git clone --depth 1 --no-tags https://github.com/AndronicD/Verilog-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/607899544
git clone --depth 1 --no-tags https://github.com/codesmythe/VGA_TEST.git f:/verilog_sva_gh_scraper/data/full_repos/609235786
git clone --depth 1 --no-tags https://github.com/TangRongshun/axi_stream_insert_header.git f:/verilog_sva_gh_scraper/data/full_repos/609823623
git clone --depth 1 --no-tags https://github.com/aanurag24/TRAFFIC_LIGHT_CONTROLLER.git f:/verilog_sva_gh_scraper/data/full_repos/608175445
git clone --depth 1 --no-tags https://github.com/RaviMugidi/Vending_Machine.git f:/verilog_sva_gh_scraper/data/full_repos/610101785
git clone --depth 1 --no-tags https://github.com/t-montes/FPGA-Frogger.git f:/verilog_sva_gh_scraper/data/full_repos/611549057
git clone --depth 1 --no-tags https://github.com/IPA2023/IPA_PROJECT.git f:/verilog_sva_gh_scraper/data/full_repos/611473991
git clone --depth 1 --no-tags https://github.com/dido/fpga-video.git f:/verilog_sva_gh_scraper/data/full_repos/611922284
git clone --depth 1 --no-tags https://github.com/iitdheeraj/Scripting_and_Automation.git f:/verilog_sva_gh_scraper/data/full_repos/606062817
git clone --depth 1 --no-tags https://github.com/RandBrandon/my_projects.git f:/verilog_sva_gh_scraper/data/full_repos/608422688
git clone --depth 1 --no-tags https://github.com/Lokesh-Gudla/Temperature_I2C.git f:/verilog_sva_gh_scraper/data/full_repos/608025164
git clone --depth 1 --no-tags https://github.com/Abhijeet07Singh/ADC-interfacing.git f:/verilog_sva_gh_scraper/data/full_repos/608218728
git clone --depth 1 --no-tags https://github.com/verilog-indeed/nano4k_jameel2D.git f:/verilog_sva_gh_scraper/data/full_repos/607599005
git clone --depth 1 --no-tags https://github.com/theRaihann/FPGA-Based-Digital-Ticket-Counter.git f:/verilog_sva_gh_scraper/data/full_repos/607528155
git clone --depth 1 --no-tags https://github.com/MooreZou/SingleCircle.git f:/verilog_sva_gh_scraper/data/full_repos/607610203
git clone --depth 1 --no-tags https://github.com/SharmaPrateek18/Ripple_Carry_Adder.git f:/verilog_sva_gh_scraper/data/full_repos/606876986
git clone --depth 1 --no-tags https://github.com/Fran-cio/Modulo-UART.git f:/verilog_sva_gh_scraper/data/full_repos/607795957
git clone --depth 1 --no-tags https://github.com/ChaminduS/SDRAMcontroller.git f:/verilog_sva_gh_scraper/data/full_repos/607953182
git clone --depth 1 --no-tags https://github.com/zxcasd89525/2016_LBP.git f:/verilog_sva_gh_scraper/data/full_repos/608751612
git clone --depth 1 --no-tags https://github.com/SDP-2023/Proyecto2.git f:/verilog_sva_gh_scraper/data/full_repos/610643449
git clone --depth 1 --no-tags https://github.com/pratyushpare/repon.git f:/verilog_sva_gh_scraper/data/full_repos/610893702
git clone --depth 1 --no-tags https://github.com/SaulGarciaR/GateMate.git f:/verilog_sva_gh_scraper/data/full_repos/610508058
git clone --depth 1 --no-tags https://github.com/lifeiyu-u/whut_xiaosai_jichuang.git f:/verilog_sva_gh_scraper/data/full_repos/606680551
git clone --depth 1 --no-tags https://github.com/Saineeth118/Scripting-and-Automating-Vivado-Synthesis-using-Python-and-tcl.git f:/verilog_sva_gh_scraper/data/full_repos/606385721
git clone --depth 1 --no-tags https://github.com/Adhi-cyber/Test.git f:/verilog_sva_gh_scraper/data/full_repos/606347923
git clone --depth 1 --no-tags https://github.com/Kulasekaran-148/eYRC2022---Soil-Monitoring-Bot.git f:/verilog_sva_gh_scraper/data/full_repos/606794615
git clone --depth 1 --no-tags https://github.com/Leonxin0/33juanjiplus.git f:/verilog_sva_gh_scraper/data/full_repos/606966520
git clone --depth 1 --no-tags https://github.com/anarghyakinila88/Design-and-Implementation-of-MAC-unit-for-Neural-Network-Applications.git f:/verilog_sva_gh_scraper/data/full_repos/604873729
git clone --depth 1 --no-tags https://github.com/mgottu/100DaysofRTL.git f:/verilog_sva_gh_scraper/data/full_repos/604725725
git clone --depth 1 --no-tags https://github.com/tuyenld/object-tracking-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/604838053
git clone --depth 1 --no-tags https://github.com/akielaries/chips.git f:/verilog_sva_gh_scraper/data/full_repos/604972918
git clone --depth 1 --no-tags https://github.com/BasselYD/APB-with-GPIO-UART.git f:/verilog_sva_gh_scraper/data/full_repos/611740784
git clone --depth 1 --no-tags https://github.com/hhykim/AlarmClock.git f:/verilog_sva_gh_scraper/data/full_repos/611055057
git clone --depth 1 --no-tags https://github.com/EsraaHemdan24/Pattern-Detector.git f:/verilog_sva_gh_scraper/data/full_repos/611144771
git clone --depth 1 --no-tags https://github.com/Jarvisea/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/611823993
git clone --depth 1 --no-tags https://github.com/edinafazakas/MIPS-multicycle-.git f:/verilog_sva_gh_scraper/data/full_repos/610425214
git clone --depth 1 --no-tags https://github.com/ShankarSNP/EFreps.git f:/verilog_sva_gh_scraper/data/full_repos/609424664
git clone --depth 1 --no-tags https://github.com/RAMVAITHI/combinational.git f:/verilog_sva_gh_scraper/data/full_repos/608489935
git clone --depth 1 --no-tags https://github.com/rakshitharnayak/check.git f:/verilog_sva_gh_scraper/data/full_repos/611177296
git clone --depth 1 --no-tags https://github.com/anjalish05/leetcode.git f:/verilog_sva_gh_scraper/data/full_repos/604510722
git clone --depth 1 --no-tags https://github.com/kputhanangadi/verilog_projects.git f:/verilog_sva_gh_scraper/data/full_repos/606560264
git clone --depth 1 --no-tags https://github.com/aryangupta1A/Vivado-Automation-Using-TCL-Scripting.git f:/verilog_sva_gh_scraper/data/full_repos/606115210
git clone --depth 1 --no-tags https://github.com/sidsingh0701/AMS.git f:/verilog_sva_gh_scraper/data/full_repos/606252542
git clone --depth 1 --no-tags https://github.com/derekcom17/tree-serializer.git f:/verilog_sva_gh_scraper/data/full_repos/607395560
git clone --depth 1 --no-tags https://github.com/m21aie249/eel7210-lab4.git f:/verilog_sva_gh_scraper/data/full_repos/608045241
git clone --depth 1 --no-tags https://github.com/GVTK7/Hadamir-Transform.git f:/verilog_sva_gh_scraper/data/full_repos/607701483
git clone --depth 1 --no-tags https://github.com/MisaghM/Computer-Architecture-Lab-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/607710847
git clone --depth 1 --no-tags https://github.com/msimpsonbbx/fulladder_demo.git f:/verilog_sva_gh_scraper/data/full_repos/607704785
git clone --depth 1 --no-tags https://github.com/exaithrg/iverilog_templates.git f:/verilog_sva_gh_scraper/data/full_repos/609753101
git clone --depth 1 --no-tags https://github.com/zxcasd89525/2022_JAM.git f:/verilog_sva_gh_scraper/data/full_repos/608230730
git clone --depth 1 --no-tags https://github.com/Dalekamistoso/BK0011M_SIDI.git f:/verilog_sva_gh_scraper/data/full_repos/608635805
git clone --depth 1 --no-tags https://github.com/pokhanov/BombDismantlementGame.git f:/verilog_sva_gh_scraper/data/full_repos/609721385
git clone --depth 1 --no-tags https://github.com/chenwei0129/IC_contest.git f:/verilog_sva_gh_scraper/data/full_repos/611522488
