<stg><name>needlemanWunsch</name>


<trans_list>

<trans id="266" from="1" to="2">
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="2" to="3">
<condition id="116">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="3" to="4">
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="4" to="5">
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="5" to="13">
<condition id="150">
<or_exp><and_exp><literal name="exitcond_i5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="5" to="6">
<condition id="158">
<or_exp><and_exp><literal name="exitcond_i5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="6" to="7">
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="7" to="8">
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="8" to="9">
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="9" to="10">
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="10" to="11">
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="11" to="12">
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="12" to="5">
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="13" to="14">
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="14" to="15">
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="15" to="23">
<condition id="159">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="15" to="16">
<condition id="167">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="16" to="17">
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="17" to="18">
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="18" to="19">
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="19" to="20">
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="20" to="21">
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="21" to="22">
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="22" to="15">
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="23" to="2">
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([25 x i8]* %read_r), !map !0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i8* %ref_genome), !map !21

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="0" op_0_bw="0" op_1_bw="20">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i20 0) nounwind, !map !42

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecTopModule([16 x i8]* @needlemanWunsch_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="8" op_0_bw="64">
<![CDATA[
:4  %score1 = alloca [100 x i8], align 16

]]></node>
<StgValue><ssdm name="score1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="8" op_0_bw="64">
<![CDATA[
:5  %score2 = alloca [100 x i8], align 16

]]></node>
<StgValue><ssdm name="score2"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="20" op_0_bw="64">
<![CDATA[
:6  %orig1 = alloca [100 x i20], align 16

]]></node>
<StgValue><ssdm name="orig1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="20" op_0_bw="64">
<![CDATA[
:7  %orig2 = alloca [100 x i20], align 16

]]></node>
<StgValue><ssdm name="orig2"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecInterface([25 x i8]* %read_r, [5 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecInterface(i8* %ref_genome, [5 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="20" op_0_bw="20" op_1_bw="0">
<![CDATA[
:0  %prev_orig_out_1 = phi i20 [ 1, %0 ], [ %i, %doRow.exit ]

]]></node>
<StgValue><ssdm name="prev_orig_out_1"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="20" op_0_bw="20" op_1_bw="0">
<![CDATA[
:1  %max_orig = phi i20 [ 0, %0 ], [ %max_orig_2, %doRow.exit ]

]]></node>
<StgValue><ssdm name="max_orig"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %max_score = phi i32 [ -100, %0 ], [ %max_score_2, %doRow.exit ]

]]></node>
<StgValue><ssdm name="max_score"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
:3  %tmp = icmp ult i20 %prev_orig_out_1, -48575

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp, label %._crit_edge, label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
._crit_edge:3  %prev_orig_out = add i20 -1, %prev_orig_out_1

]]></node>
<StgValue><ssdm name="prev_orig_out"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="2" op_0_bw="20">
<![CDATA[
._crit_edge:5  %tmp_22 = trunc i20 %prev_orig_out to i2

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="243" bw="0" op_0_bw="20">
<![CDATA[
:0  ret i20 %max_orig

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="44" st_id="3" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:4  %ref_genome_read = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %ref_genome)

]]></node>
<StgValue><ssdm name="ref_genome_read"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="1">
<![CDATA[
._crit_edge:6  %tmp_4 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %tmp_22, i1 false)

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge:7  %tmp_9 = or i3 %tmp_4, 1

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge:8  %tmp_23 = icmp ugt i3 %tmp_4, %tmp_9

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="4" op_0_bw="3">
<![CDATA[
._crit_edge:9  %tmp_25 = zext i3 %tmp_4 to i4

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="4" op_0_bw="3">
<![CDATA[
._crit_edge:10  %tmp_28 = zext i3 %tmp_9 to i4

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:11  %tmp_37 = call i8 @llvm.part.select.i8(i8 %ref_genome_read, i32 7, i32 0)

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge:12  %tmp_40 = sub i4 %tmp_25, %tmp_28

]]></node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge:13  %tmp_46 = xor i4 %tmp_25, 7

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge:14  %tmp_47 = sub i4 %tmp_28, %tmp_25

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
._crit_edge:15  %tmp_48 = select i1 %tmp_23, i4 %tmp_40, i4 %tmp_47

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge:16  %tmp_49 = select i1 %tmp_23, i8 %tmp_37, i8 %ref_genome_read

]]></node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
._crit_edge:17  %tmp_50 = select i1 %tmp_23, i4 %tmp_46, i4 %tmp_25

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 500000, i64 500000, i64 500000) nounwind

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
._crit_edge:1  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str6) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
._crit_edge:2  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str6) nounwind

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge:18  %tmp_51 = sub i4 7, %tmp_48

]]></node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="8" op_0_bw="4">
<![CDATA[
._crit_edge:19  %tmp_52 = zext i4 %tmp_50 to i8

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="8" op_0_bw="4">
<![CDATA[
._crit_edge:20  %tmp_53 = zext i4 %tmp_51 to i8

]]></node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:21  %tmp_54 = lshr i8 %tmp_49, %tmp_52

]]></node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:22  %tmp_55 = lshr i8 -1, %tmp_53

]]></node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:23  %tmp_56 = and i8 %tmp_54, %tmp_55

]]></node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge:24  %tmp_57 = trunc i8 %tmp_56 to i2

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
._crit_edge:25  %tmp_5 = icmp eq i20 %prev_orig_out_1, 1

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:26  %sel_tmp1 = xor i1 %tmp_5, true

]]></node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:27  br label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:0  %j_0_i2 = phi i7 [ 1, %._crit_edge ], [ %j, %_ifconv ]

]]></node>
<StgValue><ssdm name="j_0_i2"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:1  %score_out1 = phi i8 [ 0, %._crit_edge ], [ %prev_score_out_3, %_ifconv ]

]]></node>
<StgValue><ssdm name="score_out1"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="20" op_0_bw="20" op_1_bw="0">
<![CDATA[
:2  %prev_orig_out_12 = phi i20 [ %prev_orig_out, %._crit_edge ], [ %prev_orig_out_7, %_ifconv ]

]]></node>
<StgValue><ssdm name="prev_orig_out_12"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %exitcond_i5 = icmp eq i7 %j_0_i2, -27

]]></node>
<StgValue><ssdm name="exitcond_i5"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_i5, label %doRow.exit27, label %_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:0  %j_0_i2_cast = zext i7 %j_0_i2 to i8

]]></node>
<StgValue><ssdm name="j_0_i2_cast"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:6  %tmp_6 = icmp eq i7 %j_0_i2, 1

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:16  %tmp_14 = add i7 -1, %j_0_i2

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="85" bw="5" op_0_bw="5" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:28  %tmp_21 = call i5 @_ssdm_op_PartSelect.i5.i7.i32.i32(i7 %tmp_14, i32 2, i32 6)

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="86" bw="64" op_0_bw="5">
<![CDATA[
_ifconv:29  %tmp_24 = zext i5 %tmp_21 to i64

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:30  %read_addr_1 = getelementptr [25 x i8]* %read_r, i64 0, i64 %tmp_24

]]></node>
<StgValue><ssdm name="read_addr_1"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="88" bw="8" op_0_bw="5">
<![CDATA[
_ifconv:31  %read_load_1 = load i8* %read_addr_1, align 1

]]></node>
<StgValue><ssdm name="read_load_1"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="2" op_0_bw="7">
<![CDATA[
_ifconv:32  %tmp_76 = trunc i7 %tmp_14 to i2

]]></node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="130" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:73  %j = add i7 1, %j_0_i2

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="84" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:7  %tmp_11 = add i8 -2, %j_0_i2_cast

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="88" bw="8" op_0_bw="5">
<![CDATA[
_ifconv:31  %read_load_1 = load i8* %read_addr_1, align 1

]]></node>
<StgValue><ssdm name="read_load_1"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="1">
<![CDATA[
_ifconv:33  %tmp_26 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %tmp_76, i1 false)

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:34  %tmp_27 = or i3 %tmp_26, 1

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:35  %tmp_77 = icmp ugt i3 %tmp_26, %tmp_27

]]></node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="4" op_0_bw="3">
<![CDATA[
_ifconv:36  %tmp_78 = zext i3 %tmp_26 to i4

]]></node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="4" op_0_bw="3">
<![CDATA[
_ifconv:37  %tmp_79 = zext i3 %tmp_27 to i4

]]></node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:38  %tmp_80 = call i8 @llvm.part.select.i8(i8 %read_load_1, i32 7, i32 0)

]]></node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="96" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:39  %tmp_81 = sub i4 %tmp_78, %tmp_79

]]></node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="97" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:40  %tmp_82 = xor i4 %tmp_78, 7

]]></node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="98" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:41  %tmp_83 = sub i4 %tmp_79, %tmp_78

]]></node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_ifconv:42  %tmp_84 = select i1 %tmp_77, i4 %tmp_81, i4 %tmp_83

]]></node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:43  %tmp_85 = select i1 %tmp_77, i8 %tmp_80, i8 %read_load_1

]]></node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_ifconv:44  %tmp_86 = select i1 %tmp_77, i4 %tmp_82, i4 %tmp_78

]]></node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="98" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="32" op_0_bw="8">
<![CDATA[
_ifconv:8  %tmp_11_cast = sext i8 %tmp_11 to i32

]]></node>
<StgValue><ssdm name="tmp_11_cast"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:9  %tmp_12 = zext i32 %tmp_11_cast to i64

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="exitcond_i5" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:10  %score1_addr = getelementptr inbounds [100 x i8]* %score1, i64 0, i64 %tmp_12

]]></node>
<StgValue><ssdm name="score1_addr"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp><literal name="exitcond_i5" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:11  %score1_load = load i8* %score1_addr, align 1

]]></node>
<StgValue><ssdm name="score1_load"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="74" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:17  %tmp_18 = zext i7 %tmp_14 to i64

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="exitcond_i5" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:18  %score1_addr_1 = getelementptr inbounds [100 x i8]* %score1, i64 0, i64 %tmp_18

]]></node>
<StgValue><ssdm name="score1_addr_1"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp><literal name="exitcond_i5" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:19  %score1_load_1 = load i8* %score1_addr_1, align 1

]]></node>
<StgValue><ssdm name="score1_load_1"/></StgValue>
</operation>

<operation id="105" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:22  %orig1_addr = getelementptr inbounds [100 x i20]* %orig1, i64 0, i64 %tmp_12

]]></node>
<StgValue><ssdm name="orig1_addr"/></StgValue>
</operation>

<operation id="106" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="20" op_0_bw="7">
<![CDATA[
_ifconv:23  %orig1_load = load i20* %orig1_addr, align 4

]]></node>
<StgValue><ssdm name="orig1_load"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:45  %tmp_87 = sub i4 7, %tmp_84

]]></node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="8" op_0_bw="4">
<![CDATA[
_ifconv:46  %tmp_88 = zext i4 %tmp_86 to i8

]]></node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="8" op_0_bw="4">
<![CDATA[
_ifconv:47  %tmp_89 = zext i4 %tmp_87 to i8

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="105" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:48  %tmp_90 = lshr i8 %tmp_85, %tmp_88

]]></node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="106" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:49  %tmp_91 = lshr i8 -1, %tmp_89

]]></node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="107" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:50  %tmp_92 = and i8 %tmp_90, %tmp_91

]]></node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="108" bw="2" op_0_bw="8">
<![CDATA[
_ifconv:51  %tmp_93 = trunc i8 %tmp_92 to i2

]]></node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="114" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp><literal name="exitcond_i5" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:5  %tmp_s = sub i8 1, %j_0_i2_cast

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="115" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="exitcond_i5" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:11  %score1_load = load i8* %score1_addr, align 1

]]></node>
<StgValue><ssdm name="score1_load"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:12  %sel_tmp = select i1 %tmp_5, i8 %tmp_s, i8 %score1_load

]]></node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="117" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:13  %sel_tmp2 = and i1 %tmp_6, %sel_tmp1

]]></node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp><literal name="exitcond_i5" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="72" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:15  %tmp_13 = sub i8 0, %j_0_i2_cast

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp><literal name="exitcond_i5" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="8" op_0_bw="7">
<![CDATA[
_ifconv:19  %score1_load_1 = load i8* %score1_addr_1, align 1

]]></node>
<StgValue><ssdm name="score1_load_1"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:20  %up = select i1 %tmp_5, i8 %tmp_13, i8 %score1_load_1

]]></node>
<StgValue><ssdm name="up"/></StgValue>
</operation>

<operation id="121" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:21  %brmerge_i1 = or i1 %tmp_5, %tmp_6

]]></node>
<StgValue><ssdm name="brmerge_i1"/></StgValue>
</operation>

<operation id="122" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="20" op_0_bw="7">
<![CDATA[
_ifconv:23  %orig1_load = load i20* %orig1_addr, align 4

]]></node>
<StgValue><ssdm name="orig1_load"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
_ifconv:24  %prev_orig_out_13 = select i1 %brmerge_i1, i20 %prev_orig_out, i20 %orig1_load

]]></node>
<StgValue><ssdm name="prev_orig_out_13"/></StgValue>
</operation>

<operation id="124" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="109" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:52  %tmp_29 = icmp eq i2 %tmp_93, %tmp_57

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="125" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:14  %diag = select i1 %sel_tmp2, i8 0, i8 %sel_tmp

]]></node>
<StgValue><ssdm name="diag"/></StgValue>
</operation>

<operation id="126" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp><literal name="exitcond_i5" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:25  %orig1_addr_2 = getelementptr inbounds [100 x i20]* %orig1, i64 0, i64 %tmp_18

]]></node>
<StgValue><ssdm name="orig1_addr_2"/></StgValue>
</operation>

<operation id="127" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp><literal name="exitcond_i5" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="20" op_0_bw="7">
<![CDATA[
_ifconv:26  %orig1_load_1 = load i20* %orig1_addr_2, align 4

]]></node>
<StgValue><ssdm name="orig1_load_1"/></StgValue>
</operation>

<operation id="128" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="110" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:53  %diag_score_0_v_i1_cast_cast = select i1 %tmp_29, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i1_cast_cast"/></StgValue>
</operation>

<operation id="129" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:54  %prev_score_out_8 = add i8 %diag_score_0_v_i1_cast_cast, %diag

]]></node>
<StgValue><ssdm name="prev_score_out_8"/></StgValue>
</operation>

<operation id="130" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="114" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:57  %up_score = add i8 -1, %up

]]></node>
<StgValue><ssdm name="up_score"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="131" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="exitcond_i5" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="20" op_0_bw="7">
<![CDATA[
_ifconv:26  %orig1_load_1 = load i20* %orig1_addr_2, align 4

]]></node>
<StgValue><ssdm name="orig1_load_1"/></StgValue>
</operation>

<operation id="132" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="84" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
_ifconv:27  %up_orig = select i1 %tmp_5, i20 0, i20 %orig1_load_1

]]></node>
<StgValue><ssdm name="up_orig"/></StgValue>
</operation>

<operation id="133" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="exitcond_i5" val="0"/>
<literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="112" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:55  %prev_score_out_0_op_i1 = add i8 -1, %score_out1

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i1"/></StgValue>
</operation>

<operation id="134" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="113" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:56  %prev_score_out_9 = select i1 %tmp_6, i8 -1, i8 %prev_score_out_0_op_i1

]]></node>
<StgValue><ssdm name="prev_score_out_9"/></StgValue>
</operation>

<operation id="135" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:58  %tmp_30 = icmp slt i8 %prev_score_out_8, %prev_score_out_9

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="136" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="116" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:59  %tmp_32 = icmp slt i8 %prev_score_out_8, %up_score

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="137" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:60  %or_cond_i1 = or i1 %tmp_30, %tmp_32

]]></node>
<StgValue><ssdm name="or_cond_i1"/></StgValue>
</operation>

<operation id="138" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="118" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:61  %tmp_33 = icmp slt i8 %prev_score_out_9, %prev_score_out_8

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="139" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="119" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:62  %tmp_34 = icmp slt i8 %prev_score_out_9, %up_score

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="140" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:63  %or_cond1_i1 = or i1 %tmp_33, %tmp_34

]]></node>
<StgValue><ssdm name="or_cond1_i1"/></StgValue>
</operation>

<operation id="141" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="121" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:64  %prev_score_out_1 = select i1 %or_cond1_i1, i8 %up_score, i8 %prev_score_out_9

]]></node>
<StgValue><ssdm name="prev_score_out_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="142" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="exitcond_i5" val="0"/>
<literal name="or_cond_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="122" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
_ifconv:65  %prev_orig_out_5 = select i1 %or_cond1_i1, i20 %up_orig, i20 %prev_orig_out_12

]]></node>
<StgValue><ssdm name="prev_orig_out_5"/></StgValue>
</operation>

<operation id="143" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:66  %prev_score_out_3 = select i1 %or_cond_i1, i8 %prev_score_out_1, i8 %prev_score_out_8

]]></node>
<StgValue><ssdm name="prev_score_out_3"/></StgValue>
</operation>

<operation id="144" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="124" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
_ifconv:67  %prev_orig_out_7 = select i1 %or_cond_i1, i20 %prev_orig_out_5, i20 %prev_orig_out_13

]]></node>
<StgValue><ssdm name="prev_orig_out_7"/></StgValue>
</operation>

<operation id="145" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="125" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:68  %score2_addr_2 = getelementptr inbounds [100 x i8]* %score2, i64 0, i64 %tmp_18

]]></node>
<StgValue><ssdm name="score2_addr_2"/></StgValue>
</operation>

<operation id="146" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
_ifconv:69  store i8 %prev_score_out_3, i8* %score2_addr_2, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="147" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ifconv:1  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

]]></node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="148" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
_ifconv:2  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="149" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
_ifconv:3  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="150" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
_ifconv:4  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="151" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="127" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:70  %orig2_addr_2 = getelementptr inbounds [100 x i20]* %orig2, i64 0, i64 %tmp_18

]]></node>
<StgValue><ssdm name="orig2_addr_2"/></StgValue>
</operation>

<operation id="152" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="128" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
_ifconv:71  store i20 %prev_orig_out_7, i20* %orig2_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="153" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="129" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ifconv:72  %empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str1, i32 %tmp_1) nounwind

]]></node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="154" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="131" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:74  br label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="155" st_id="13" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="137" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
doRow.exit27:4  %ref_genome_read_1 = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %ref_genome)

]]></node>
<StgValue><ssdm name="ref_genome_read_1"/></StgValue>
</operation>

<operation id="156" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="138" bw="2" op_0_bw="20">
<![CDATA[
doRow.exit27:5  %tmp_58 = trunc i20 %prev_orig_out_1 to i2

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="157" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="139" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="1">
<![CDATA[
doRow.exit27:6  %tmp_3 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %tmp_58, i1 false)

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="158" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="140" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
doRow.exit27:7  %tmp_8 = or i3 %tmp_3, 1

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="159" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="141" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
doRow.exit27:8  %tmp_59 = icmp ugt i3 %tmp_3, %tmp_8

]]></node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="160" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="142" bw="4" op_0_bw="3">
<![CDATA[
doRow.exit27:9  %tmp_60 = zext i3 %tmp_3 to i4

]]></node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="161" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="143" bw="4" op_0_bw="3">
<![CDATA[
doRow.exit27:10  %tmp_61 = zext i3 %tmp_8 to i4

]]></node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="162" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="144" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
doRow.exit27:11  %tmp_62 = call i8 @llvm.part.select.i8(i8 %ref_genome_read_1, i32 7, i32 0)

]]></node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="163" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="145" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
doRow.exit27:12  %tmp_63 = sub i4 %tmp_60, %tmp_61

]]></node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="164" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
doRow.exit27:13  %tmp_64 = xor i4 %tmp_60, 7

]]></node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="165" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="147" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
doRow.exit27:14  %tmp_65 = sub i4 %tmp_61, %tmp_60

]]></node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="166" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="148" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
doRow.exit27:15  %tmp_66 = select i1 %tmp_59, i4 %tmp_63, i4 %tmp_65

]]></node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="167" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="149" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
doRow.exit27:16  %tmp_67 = select i1 %tmp_59, i8 %tmp_62, i8 %ref_genome_read_1

]]></node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="168" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="150" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
doRow.exit27:17  %tmp_68 = select i1 %tmp_59, i4 %tmp_64, i4 %tmp_60

]]></node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="169" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="32" op_0_bw="8">
<![CDATA[
doRow.exit27:0  %max_score_3 = sext i8 %score_out1 to i32

]]></node>
<StgValue><ssdm name="max_score_3"/></StgValue>
</operation>

<operation id="170" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="134" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
doRow.exit27:1  %tmp_7 = icmp sgt i32 %max_score_3, %max_score

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="171" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="135" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
doRow.exit27:2  %max_orig_1 = select i1 %tmp_7, i20 %prev_orig_out_12, i20 %max_orig

]]></node>
<StgValue><ssdm name="max_orig_1"/></StgValue>
</operation>

<operation id="172" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="136" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
doRow.exit27:3  %max_score_1 = select i1 %tmp_7, i32 %max_score_3, i32 %max_score

]]></node>
<StgValue><ssdm name="max_score_1"/></StgValue>
</operation>

<operation id="173" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="151" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
doRow.exit27:18  %tmp_69 = sub i4 7, %tmp_66

]]></node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="174" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="152" bw="8" op_0_bw="4">
<![CDATA[
doRow.exit27:19  %tmp_70 = zext i4 %tmp_68 to i8

]]></node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="175" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="8" op_0_bw="4">
<![CDATA[
doRow.exit27:20  %tmp_71 = zext i4 %tmp_69 to i8

]]></node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="176" st_id="14" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="154" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
doRow.exit27:21  %tmp_72 = lshr i8 %tmp_67, %tmp_70

]]></node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="177" st_id="14" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
doRow.exit27:22  %tmp_73 = lshr i8 -1, %tmp_71

]]></node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="178" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="156" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
doRow.exit27:23  %tmp_74 = and i8 %tmp_72, %tmp_73

]]></node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="179" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="157" bw="2" op_0_bw="8">
<![CDATA[
doRow.exit27:24  %tmp_75 = trunc i8 %tmp_74 to i2

]]></node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="180" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="158" bw="0" op_0_bw="0">
<![CDATA[
doRow.exit27:25  br label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="181" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="160" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:0  %j_0_i = phi i7 [ 1, %doRow.exit27 ], [ %j_1, %._crit_edge.i_ifconv ]

]]></node>
<StgValue><ssdm name="j_0_i"/></StgValue>
</operation>

<operation id="182" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="161" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:1  %score_out2 = phi i8 [ 0, %doRow.exit27 ], [ %prev_score_out_7, %._crit_edge.i_ifconv ]

]]></node>
<StgValue><ssdm name="score_out2"/></StgValue>
</operation>

<operation id="183" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="162" bw="20" op_0_bw="20" op_1_bw="0">
<![CDATA[
:2  %prev_orig_out_14 = phi i20 [ %prev_orig_out_1, %doRow.exit27 ], [ %prev_orig_out_11, %._crit_edge.i_ifconv ]

]]></node>
<StgValue><ssdm name="prev_orig_out_14"/></StgValue>
</operation>

<operation id="184" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="163" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %exitcond_i = icmp eq i7 %j_0_i, -27

]]></node>
<StgValue><ssdm name="exitcond_i"/></StgValue>
</operation>

<operation id="185" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="164" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_i, label %doRow.exit, label %._crit_edge.i_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="186" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.i_ifconv:0  %j_0_i_cast = zext i7 %j_0_i to i8

]]></node>
<StgValue><ssdm name="j_0_i_cast"/></StgValue>
</operation>

<operation id="187" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="171" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.i_ifconv:5  %tmp_15 = add i7 -1, %j_0_i

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="188" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="177" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.i_ifconv:11  %tmp_17 = icmp eq i7 %j_0_i, 1

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="189" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i_ifconv:12  %tmp_19 = add i8 -2, %j_0_i_cast

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="190" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="188" bw="5" op_0_bw="5" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.i_ifconv:22  %tmp_35 = call i5 @_ssdm_op_PartSelect.i5.i7.i32.i32(i7 %tmp_15, i32 2, i32 6)

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="191" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="189" bw="64" op_0_bw="5">
<![CDATA[
._crit_edge.i_ifconv:23  %tmp_36 = zext i5 %tmp_35 to i64

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="192" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="190" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i_ifconv:24  %read_addr = getelementptr [25 x i8]* %read_r, i64 0, i64 %tmp_36

]]></node>
<StgValue><ssdm name="read_addr"/></StgValue>
</operation>

<operation id="193" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="191" bw="8" op_0_bw="5">
<![CDATA[
._crit_edge.i_ifconv:25  %read_load = load i8* %read_addr, align 1

]]></node>
<StgValue><ssdm name="read_load"/></StgValue>
</operation>

<operation id="194" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="2" op_0_bw="7">
<![CDATA[
._crit_edge.i_ifconv:26  %tmp_94 = trunc i7 %tmp_15 to i2

]]></node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="195" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="232" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.i_ifconv:66  %j_1 = add i7 1, %j_0_i

]]></node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="196" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="191" bw="8" op_0_bw="5">
<![CDATA[
._crit_edge.i_ifconv:25  %read_load = load i8* %read_addr, align 1

]]></node>
<StgValue><ssdm name="read_load"/></StgValue>
</operation>

<operation id="197" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="193" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="1">
<![CDATA[
._crit_edge.i_ifconv:27  %tmp_38 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %tmp_94, i1 false)

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="198" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="194" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge.i_ifconv:28  %tmp_39 = or i3 %tmp_38, 1

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="199" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="195" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge.i_ifconv:29  %tmp_95 = icmp ugt i3 %tmp_38, %tmp_39

]]></node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="200" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="196" bw="4" op_0_bw="3">
<![CDATA[
._crit_edge.i_ifconv:30  %tmp_96 = zext i3 %tmp_38 to i4

]]></node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="201" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="197" bw="4" op_0_bw="3">
<![CDATA[
._crit_edge.i_ifconv:31  %tmp_97 = zext i3 %tmp_39 to i4

]]></node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="202" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="198" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.i_ifconv:32  %tmp_98 = call i8 @llvm.part.select.i8(i8 %read_load, i32 7, i32 0)

]]></node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="203" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="199" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge.i_ifconv:33  %tmp_99 = sub i4 %tmp_96, %tmp_97

]]></node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="204" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="200" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge.i_ifconv:34  %tmp_100 = xor i4 %tmp_96, 7

]]></node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="205" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="201" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge.i_ifconv:35  %tmp_101 = sub i4 %tmp_97, %tmp_96

]]></node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="206" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
._crit_edge.i_ifconv:36  %tmp_102 = select i1 %tmp_95, i4 %tmp_99, i4 %tmp_101

]]></node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="207" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="203" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.i_ifconv:37  %tmp_103 = select i1 %tmp_95, i8 %tmp_98, i8 %read_load

]]></node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="208" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="204" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
._crit_edge.i_ifconv:38  %tmp_104 = select i1 %tmp_95, i4 %tmp_100, i4 %tmp_96

]]></node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="209" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge.i_ifconv:13  %tmp_19_cast = sext i8 %tmp_19 to i32

]]></node>
<StgValue><ssdm name="tmp_19_cast"/></StgValue>
</operation>

<operation id="210" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="180" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.i_ifconv:14  %tmp_20 = zext i32 %tmp_19_cast to i64

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="211" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<node id="181" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i_ifconv:15  %score2_addr_1 = getelementptr inbounds [100 x i8]* %score2, i64 0, i64 %tmp_20

]]></node>
<StgValue><ssdm name="score2_addr_1"/></StgValue>
</operation>

<operation id="212" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<node id="182" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.i_ifconv:16  %score2_load_1 = load i8* %score2_addr_1, align 1

]]></node>
<StgValue><ssdm name="score2_load_1"/></StgValue>
</operation>

<operation id="213" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<node id="185" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i_ifconv:19  %orig2_addr_1 = getelementptr inbounds [100 x i20]* %orig2, i64 0, i64 %tmp_20

]]></node>
<StgValue><ssdm name="orig2_addr_1"/></StgValue>
</operation>

<operation id="214" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<node id="186" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge.i_ifconv:20  %orig2_load_1 = load i20* %orig2_addr_1, align 4

]]></node>
<StgValue><ssdm name="orig2_load_1"/></StgValue>
</operation>

<operation id="215" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="205" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge.i_ifconv:39  %tmp_105 = sub i4 7, %tmp_102

]]></node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="216" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="206" bw="8" op_0_bw="4">
<![CDATA[
._crit_edge.i_ifconv:40  %tmp_106 = zext i4 %tmp_104 to i8

]]></node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="217" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="207" bw="8" op_0_bw="4">
<![CDATA[
._crit_edge.i_ifconv:41  %tmp_107 = zext i4 %tmp_105 to i8

]]></node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="218" st_id="17" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="208" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i_ifconv:42  %tmp_108 = lshr i8 %tmp_103, %tmp_106

]]></node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="219" st_id="17" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="209" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i_ifconv:43  %tmp_109 = lshr i8 -1, %tmp_107

]]></node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="220" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="210" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i_ifconv:44  %tmp_110 = and i8 %tmp_108, %tmp_109

]]></node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="221" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="211" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge.i_ifconv:45  %tmp_111 = trunc i8 %tmp_110 to i2

]]></node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="222" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="172" bw="64" op_0_bw="7">
<![CDATA[
._crit_edge.i_ifconv:6  %tmp_16 = zext i7 %tmp_15 to i64

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="223" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i_ifconv:7  %score2_addr = getelementptr inbounds [100 x i8]* %score2, i64 0, i64 %tmp_16

]]></node>
<StgValue><ssdm name="score2_addr"/></StgValue>
</operation>

<operation id="224" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="174" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.i_ifconv:8  %score2_load = load i8* %score2_addr, align 1

]]></node>
<StgValue><ssdm name="score2_load"/></StgValue>
</operation>

<operation id="225" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<node id="182" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.i_ifconv:16  %score2_load_1 = load i8* %score2_addr_1, align 1

]]></node>
<StgValue><ssdm name="score2_load_1"/></StgValue>
</operation>

<operation id="226" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<node id="186" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge.i_ifconv:20  %orig2_load_1 = load i20* %orig2_addr_1, align 4

]]></node>
<StgValue><ssdm name="orig2_load_1"/></StgValue>
</operation>

<operation id="227" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="187" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge.i_ifconv:21  %prev_orig_out_15 = select i1 %tmp_17, i20 %prev_orig_out_1, i20 %orig2_load_1

]]></node>
<StgValue><ssdm name="prev_orig_out_15"/></StgValue>
</operation>

<operation id="228" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="212" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge.i_ifconv:46  %tmp_41 = icmp eq i2 %tmp_111, %tmp_75

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="229" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="174" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.i_ifconv:8  %score2_load = load i8* %score2_addr, align 1

]]></node>
<StgValue><ssdm name="score2_load"/></StgValue>
</operation>

<operation id="230" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="175" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i_ifconv:9  %orig2_addr = getelementptr inbounds [100 x i20]* %orig2, i64 0, i64 %tmp_16

]]></node>
<StgValue><ssdm name="orig2_addr"/></StgValue>
</operation>

<operation id="231" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="176" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge.i_ifconv:10  %up_orig_1 = load i20* %orig2_addr, align 4

]]></node>
<StgValue><ssdm name="up_orig_1"/></StgValue>
</operation>

<operation id="232" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="183" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.i_ifconv:17  %diag_1 = select i1 %tmp_17, i8 0, i8 %score2_load_1

]]></node>
<StgValue><ssdm name="diag_1"/></StgValue>
</operation>

<operation id="233" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i_ifconv:18  %up_score_1 = add i8 -1, %score2_load

]]></node>
<StgValue><ssdm name="up_score_1"/></StgValue>
</operation>

<operation id="234" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.i_ifconv:47  %diag_score_0_v_i_cast_cast = select i1 %tmp_41, i8 1, i8 -1

]]></node>
<StgValue><ssdm name="diag_score_0_v_i_cast_cast"/></StgValue>
</operation>

<operation id="235" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i_ifconv:48  %prev_score_out = add i8 %diag_score_0_v_i_cast_cast, %diag_1

]]></node>
<StgValue><ssdm name="prev_score_out"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="236" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="176" bw="20" op_0_bw="7">
<![CDATA[
._crit_edge.i_ifconv:10  %up_orig_1 = load i20* %orig2_addr, align 4

]]></node>
<StgValue><ssdm name="up_orig_1"/></StgValue>
</operation>

<operation id="237" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<node id="215" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i_ifconv:49  %prev_score_out_0_op_i = add i8 -1, %score_out2

]]></node>
<StgValue><ssdm name="prev_score_out_0_op_i"/></StgValue>
</operation>

<operation id="238" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="216" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.i_ifconv:50  %prev_score_out_10 = select i1 %tmp_17, i8 -1, i8 %prev_score_out_0_op_i

]]></node>
<StgValue><ssdm name="prev_score_out_10"/></StgValue>
</operation>

<operation id="239" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="217" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i_ifconv:51  %tmp_42 = icmp slt i8 %prev_score_out, %prev_score_out_10

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="240" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="218" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i_ifconv:52  %tmp_43 = icmp slt i8 %prev_score_out, %up_score_1

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="241" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="219" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.i_ifconv:53  %or_cond_i = or i1 %tmp_42, %tmp_43

]]></node>
<StgValue><ssdm name="or_cond_i"/></StgValue>
</operation>

<operation id="242" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i_ifconv:54  %tmp_44 = icmp slt i8 %prev_score_out_10, %prev_score_out

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="243" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="221" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i_ifconv:55  %tmp_45 = icmp slt i8 %prev_score_out_10, %up_score_1

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="244" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="222" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.i_ifconv:56  %or_cond1_i = or i1 %tmp_44, %tmp_45

]]></node>
<StgValue><ssdm name="or_cond1_i"/></StgValue>
</operation>

<operation id="245" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="223" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.i_ifconv:57  %prev_score_out_2 = select i1 %or_cond1_i, i8 %up_score_1, i8 %prev_score_out_10

]]></node>
<StgValue><ssdm name="prev_score_out_2"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="246" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="224" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge.i_ifconv:58  %prev_orig_out_6 = select i1 %or_cond1_i, i20 %up_orig_1, i20 %prev_orig_out_14

]]></node>
<StgValue><ssdm name="prev_orig_out_6"/></StgValue>
</operation>

<operation id="247" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="225" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.i_ifconv:59  %prev_score_out_7 = select i1 %or_cond_i, i8 %prev_score_out_2, i8 %prev_score_out

]]></node>
<StgValue><ssdm name="prev_score_out_7"/></StgValue>
</operation>

<operation id="248" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="226" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
._crit_edge.i_ifconv:60  %prev_orig_out_11 = select i1 %or_cond_i, i20 %prev_orig_out_6, i20 %prev_orig_out_15

]]></node>
<StgValue><ssdm name="prev_orig_out_11"/></StgValue>
</operation>

<operation id="249" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="227" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i_ifconv:61  %score1_addr_2 = getelementptr inbounds [100 x i8]* %score1, i64 0, i64 %tmp_16

]]></node>
<StgValue><ssdm name="score1_addr_2"/></StgValue>
</operation>

<operation id="250" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="228" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
._crit_edge.i_ifconv:62  store i8 %prev_score_out_7, i8* %score1_addr_2, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="251" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="167" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge.i_ifconv:1  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

]]></node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="252" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
._crit_edge.i_ifconv:2  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="253" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
._crit_edge.i_ifconv:3  %tmp_31 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="254" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="170" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
._crit_edge.i_ifconv:4  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="255" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="229" bw="7" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i_ifconv:63  %orig1_addr_1 = getelementptr inbounds [100 x i20]* %orig1, i64 0, i64 %tmp_16

]]></node>
<StgValue><ssdm name="orig1_addr_1"/></StgValue>
</operation>

<operation id="256" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="230" bw="0" op_0_bw="20" op_1_bw="7">
<![CDATA[
._crit_edge.i_ifconv:64  store i20 %prev_orig_out_11, i20* %orig1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="257" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="231" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
._crit_edge.i_ifconv:65  %empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str1, i32 %tmp_31) nounwind

]]></node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="258" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="233" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i_ifconv:67  br label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="259" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="235" bw="32" op_0_bw="8">
<![CDATA[
doRow.exit:0  %max_score_4 = sext i8 %score_out2 to i32

]]></node>
<StgValue><ssdm name="max_score_4"/></StgValue>
</operation>

<operation id="260" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="236" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
doRow.exit:1  %tmp_10 = icmp sgt i32 %max_score_4, %max_score_1

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="261" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="237" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
doRow.exit:2  %max_orig_2 = select i1 %tmp_10, i20 %prev_orig_out_14, i20 %max_orig_1

]]></node>
<StgValue><ssdm name="max_orig_2"/></StgValue>
</operation>

<operation id="262" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="238" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
doRow.exit:3  %max_score_2 = select i1 %tmp_10, i32 %max_score_4, i32 %max_score_1

]]></node>
<StgValue><ssdm name="max_score_2"/></StgValue>
</operation>

<operation id="263" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="239" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
doRow.exit:4  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str6, i32 %tmp_2) nounwind

]]></node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="264" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="240" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
doRow.exit:5  %i = add i20 %prev_orig_out_1, 2

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="265" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="241" bw="0" op_0_bw="0">
<![CDATA[
doRow.exit:6  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
