\hypertarget{classSparcISA_1_1ISA}{
\section{クラス ISA}
\label{classSparcISA_1_1ISA}\index{SparcISA::ISA@{SparcISA::ISA}}
}


{\ttfamily \#include $<$isa.hh$>$}ISAに対する継承グラフ:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=2cm]{classSparcISA_1_1ISA}
\end{center}
\end{figure}
\subsection*{Public 型}
\begin{DoxyCompactItemize}
\item 
typedef SparcISAParams \hyperlink{classSparcISA_1_1ISA_ac7cac3e1b138ac21b8c4fddb4d68ed25}{Params}
\end{DoxyCompactItemize}
\subsection*{Public メソッド}
\begin{DoxyCompactItemize}
\item 
void \hyperlink{classSparcISA_1_1ISA_ac8bb3912a3ce86b15842e79d0b421204}{clear} ()
\item 
void \hyperlink{classSparcISA_1_1ISA_a53e036786d17361be4c7320d39c99b84}{serialize} (std::ostream \&os)
\item 
void \hyperlink{classSparcISA_1_1ISA_af22e5d6d660b97db37003ac61ac4ee49}{unserialize} (\hyperlink{classCheckpoint}{Checkpoint} $\ast$cp, const std::string \&section)
\item 
void \hyperlink{classSparcISA_1_1ISA_a769e733729615c529fdb54f538f11dba}{startup} (\hyperlink{classThreadContext}{ThreadContext} $\ast$tc)
\item 
\hyperlink{namespaceSparcISA_aa16539aa6584fd12f7d6fa868f75b4de}{MiscReg} \hyperlink{classSparcISA_1_1ISA_a8147f1448b78d0de3f86766175429e19}{readMiscRegNoEffect} (int miscReg)
\item 
\hyperlink{namespaceSparcISA_aa16539aa6584fd12f7d6fa868f75b4de}{MiscReg} \hyperlink{classSparcISA_1_1ISA_ac9a5ba47c1dd9552c65c3164fba45f20}{readMiscReg} (int miscReg, \hyperlink{classThreadContext}{ThreadContext} $\ast$tc)
\item 
void \hyperlink{classSparcISA_1_1ISA_ae0c0c2b6f950ae0716dd72d9ecc38b18}{setMiscRegNoEffect} (int miscReg, const \hyperlink{namespaceSparcISA_aa16539aa6584fd12f7d6fa868f75b4de}{MiscReg} val)
\item 
void \hyperlink{classSparcISA_1_1ISA_a74734f9fecafa198d6a4881f65992ee3}{setMiscReg} (int miscReg, const \hyperlink{namespaceSparcISA_aa16539aa6584fd12f7d6fa868f75b4de}{MiscReg} val, \hyperlink{classThreadContext}{ThreadContext} $\ast$tc)
\item 
int \hyperlink{classSparcISA_1_1ISA_aece4b88ffcab608652e8e9f0fbe643d4}{flattenIntIndex} (int reg) const 
\item 
int \hyperlink{classSparcISA_1_1ISA_a85addcd4f57c5a0ffa81805dcad1eeb7}{flattenFloatIndex} (int reg) const 
\item 
int \hyperlink{classSparcISA_1_1ISA_a7a5d7476bd10e5af09e6e753d1fca087}{flattenCCIndex} (int reg) const 
\item 
int \hyperlink{classSparcISA_1_1ISA_a8997760aa4425793911f57440a4dd8ae}{flattenMiscIndex} (int reg) const 
\item 
const \hyperlink{classSparcISA_1_1ISA_ac7cac3e1b138ac21b8c4fddb4d68ed25}{Params} $\ast$ \hyperlink{classSparcISA_1_1ISA_a920ae59e79267fe19ed92248b3807e8d}{params} () const 
\item 
\hyperlink{classSparcISA_1_1ISA_ae9132e021b3f3b20c917fc328a056bbd}{ISA} (\hyperlink{classSparcISA_1_1ISA_ac7cac3e1b138ac21b8c4fddb4d68ed25}{Params} $\ast$p)
\end{DoxyCompactItemize}
\subsection*{Protected メソッド}
\begin{DoxyCompactItemize}
\item 
bool \hyperlink{classSparcISA_1_1ISA_a842f98879c435ed5980772bd9a48ec85}{isHyperPriv} ()
\item 
bool \hyperlink{classSparcISA_1_1ISA_a9ce1572daa5a507ad7a319d5de9e6fe3}{isPriv} ()
\item 
bool \hyperlink{classSparcISA_1_1ISA_a3e258d603a97a9f1693046a8f2b227b3}{isNonPriv} ()
\end{DoxyCompactItemize}
\subsection*{Private 型}
\begin{DoxyCompactItemize}
\item 
enum \hyperlink{classSparcISA_1_1ISA_acdbae92f22e3cb157c78d08e5a56f132}{InstIntRegOffsets} \{ \par
\hyperlink{classSparcISA_1_1ISA_acdbae92f22e3cb157c78d08e5a56f132a8ddf639e9d7f7721aa26a5d1b8001c94}{CurrentGlobalsOffset} =  0, 
\hyperlink{classSparcISA_1_1ISA_acdbae92f22e3cb157c78d08e5a56f132a10baad906f67874d234e79a6ea2cd5c2}{CurrentWindowOffset} =  CurrentGlobalsOffset + NumGlobalRegs, 
\hyperlink{classSparcISA_1_1ISA_acdbae92f22e3cb157c78d08e5a56f132a18465f66d55c0d4e47b1725075e781f7}{MicroIntOffset} =  CurrentWindowOffset + NumWindowedRegs, 
\hyperlink{classSparcISA_1_1ISA_acdbae92f22e3cb157c78d08e5a56f132a2f3b64c7dd09a753db6ed45de075a722}{NextGlobalsOffset} =  MicroIntOffset + NumMicroIntRegs, 
\par
\hyperlink{classSparcISA_1_1ISA_acdbae92f22e3cb157c78d08e5a56f132aa2887eefe1d14f5e91bc7a4cb6ee1019}{NextWindowOffset} =  NextGlobalsOffset + NumGlobalRegs, 
\hyperlink{classSparcISA_1_1ISA_acdbae92f22e3cb157c78d08e5a56f132a23d0b05b9e659a09779ea2285309b79c}{PreviousGlobalsOffset} =  NextWindowOffset + NumWindowedRegs, 
\hyperlink{classSparcISA_1_1ISA_acdbae92f22e3cb157c78d08e5a56f132abbced67d7e86c489436870ebbf669941}{PreviousWindowOffset} =  PreviousGlobalsOffset + NumGlobalRegs, 
\hyperlink{classSparcISA_1_1ISA_acdbae92f22e3cb157c78d08e5a56f132adecfaa9607681de2f0741d2c17a6b512}{TotalInstIntRegs} =  PreviousWindowOffset + NumWindowedRegs
 \}
\item 
typedef \hyperlink{classCpuEventWrapper}{CpuEventWrapper}$<$ \hyperlink{classSparcISA_1_1ISA}{ISA},\&ISA::processTickCompare $>$ \hyperlink{classSparcISA_1_1ISA_aa0cdda97db933627d221397f0073c608}{TickCompareEvent}
\item 
typedef \hyperlink{classCpuEventWrapper}{CpuEventWrapper}$<$ \hyperlink{classSparcISA_1_1ISA}{ISA},\&ISA::processSTickCompare $>$ \hyperlink{classSparcISA_1_1ISA_a8a23f1de4077b437f4cb46bb42bea046}{STickCompareEvent}
\item 
typedef \hyperlink{classCpuEventWrapper}{CpuEventWrapper}$<$ \hyperlink{classSparcISA_1_1ISA}{ISA},\&ISA::processHSTickCompare $>$ \hyperlink{classSparcISA_1_1ISA_ac90fb4d74917543141ff203e233b2635}{HSTickCompareEvent}
\end{DoxyCompactItemize}
\subsection*{Private メソッド}
\begin{DoxyCompactItemize}
\item 
void \hyperlink{classSparcISA_1_1ISA_af746bd351f28656415fa83508c51f99d}{setFSReg} (int miscReg, const \hyperlink{namespaceSparcISA_aa16539aa6584fd12f7d6fa868f75b4de}{MiscReg} \&val, \hyperlink{classThreadContext}{ThreadContext} $\ast$tc)
\item 
\hyperlink{namespaceSparcISA_aa16539aa6584fd12f7d6fa868f75b4de}{MiscReg} \hyperlink{classSparcISA_1_1ISA_ae5670dc7b39c2d746bb37c321aea7c6f}{readFSReg} (int miscReg, \hyperlink{classThreadContext}{ThreadContext} $\ast$tc)
\item 
void \hyperlink{classSparcISA_1_1ISA_ae02c952584deaa6119c15c810faf6d54}{checkSoftInt} (\hyperlink{classThreadContext}{ThreadContext} $\ast$tc)
\item 
void \hyperlink{classSparcISA_1_1ISA_a6c81ced7d761098b6a3b733c6e70e041}{processTickCompare} (\hyperlink{classThreadContext}{ThreadContext} $\ast$tc)
\item 
void \hyperlink{classSparcISA_1_1ISA_a69feece7c04b8dc0567ec5050e809913}{processSTickCompare} (\hyperlink{classThreadContext}{ThreadContext} $\ast$tc)
\item 
void \hyperlink{classSparcISA_1_1ISA_a3ad754d09a0ae2ad17746198b0d3563d}{processHSTickCompare} (\hyperlink{classThreadContext}{ThreadContext} $\ast$tc)
\item 
void \hyperlink{classSparcISA_1_1ISA_ad1a90ae0758b89c2260267de79805f93}{installWindow} (int \hyperlink{classSparcISA_1_1ISA_a58c702bc16d587a7bd7a38d609dea6d8}{cwp}, int offset)
\item 
void \hyperlink{classSparcISA_1_1ISA_a8bccf96ba4158dc5a446b2236c8743ae}{installGlobals} (int \hyperlink{classSparcISA_1_1ISA_a285fa13127daefc218bebcdb2437ad1a}{gl}, int offset)
\item 
void \hyperlink{classSparcISA_1_1ISA_a3425c21bb9f49c5ebcd3cddc2d1ec247}{reloadRegMap} ()
\end{DoxyCompactItemize}
\subsection*{Private 変数}
\begin{DoxyCompactItemize}
\item 
uint8\_\-t \hyperlink{classSparcISA_1_1ISA_a04ffaeb169260b645b1d60977a569820}{asi}
\item 
uint64\_\-t \hyperlink{classSparcISA_1_1ISA_a2c38447b8253c8df855e3131c95941a1}{tick}
\item 
uint8\_\-t \hyperlink{classSparcISA_1_1ISA_a7998e88b27c4979415f261a97674aecf}{fprs}
\item 
uint64\_\-t \hyperlink{classSparcISA_1_1ISA_a0c19cf9f633dff632c426c2c975e8e66}{gsr}
\item 
uint64\_\-t \hyperlink{classSparcISA_1_1ISA_a96081a4d834ffd28272d41775e39b4ef}{softint}
\item 
uint64\_\-t \hyperlink{classSparcISA_1_1ISA_a87a44a4ab3e44b877905a26637748706}{tick\_\-cmpr}
\item 
uint64\_\-t \hyperlink{classSparcISA_1_1ISA_a42a7fb68106d856c2b3e862a7f3de025}{stick}
\item 
uint64\_\-t \hyperlink{classSparcISA_1_1ISA_a674d6e6acef0455ec9a012b42107ff9e}{stick\_\-cmpr}
\item 
uint64\_\-t \hyperlink{classSparcISA_1_1ISA_a9f38b96093eb2fa24e914d41ea4c2ff6}{tpc} \mbox{[}\hyperlink{namespaceSparcISA_a8d6a6b2e04f9b3ebcec03466060ff24a}{MaxTL}\mbox{]}
\item 
uint64\_\-t \hyperlink{classSparcISA_1_1ISA_afed274d04ab4ab24420bbdd8db997d76}{tnpc} \mbox{[}\hyperlink{namespaceSparcISA_a8d6a6b2e04f9b3ebcec03466060ff24a}{MaxTL}\mbox{]}
\item 
uint64\_\-t \hyperlink{classSparcISA_1_1ISA_ab944f4fa2221eb756d169e0d1f1d38d8}{tstate} \mbox{[}\hyperlink{namespaceSparcISA_a8d6a6b2e04f9b3ebcec03466060ff24a}{MaxTL}\mbox{]}
\item 
uint16\_\-t \hyperlink{classSparcISA_1_1ISA_a17e4289d606d8e516baaf88a4fac1440}{tt} \mbox{[}\hyperlink{namespaceSparcISA_a8d6a6b2e04f9b3ebcec03466060ff24a}{MaxTL}\mbox{]}
\item 
uint64\_\-t \hyperlink{classSparcISA_1_1ISA_a43324060a9385bf166885c934a9cd598}{tba}
\item 
PSTATE \hyperlink{classSparcISA_1_1ISA_af3e9d055518924e91c868c1caeabf960}{pstate}
\item 
uint8\_\-t \hyperlink{classSparcISA_1_1ISA_a245b42e6f340c7874989d56608af5cb5}{tl}
\item 
uint8\_\-t \hyperlink{classSparcISA_1_1ISA_a66223bd530b4057219479647e23beed6}{pil}
\item 
uint8\_\-t \hyperlink{classSparcISA_1_1ISA_a58c702bc16d587a7bd7a38d609dea6d8}{cwp}
\item 
uint8\_\-t \hyperlink{classSparcISA_1_1ISA_a285fa13127daefc218bebcdb2437ad1a}{gl}
\item 
HPSTATE \hyperlink{classSparcISA_1_1ISA_ac750e45e1f2206dda9eb77b9abda8e1f}{hpstate}
\item 
uint64\_\-t \hyperlink{classSparcISA_1_1ISA_a5672f7d32a200a25344a957b6cf28bdd}{htstate} \mbox{[}\hyperlink{namespaceSparcISA_a8d6a6b2e04f9b3ebcec03466060ff24a}{MaxTL}\mbox{]}
\item 
uint64\_\-t \hyperlink{classSparcISA_1_1ISA_a80178c50623dd8f9e7cf81fdcb03a5a3}{hintp}
\item 
uint64\_\-t \hyperlink{classSparcISA_1_1ISA_a394227ebf5f2ab997956fe039b9d8c55}{htba}
\item 
uint64\_\-t \hyperlink{classSparcISA_1_1ISA_a79e2b19decd8bd9410d920d868b3e449}{hstick\_\-cmpr}
\item 
uint64\_\-t \hyperlink{classSparcISA_1_1ISA_ae6cd03a484c4fdb1182defef00b5c966}{strandStatusReg}
\item 
uint64\_\-t \hyperlink{classSparcISA_1_1ISA_a671452da0a617e5f667a200a620572e0}{fsr}
\item 
uint16\_\-t \hyperlink{classSparcISA_1_1ISA_a5fe352a7943e22456a05c5300a6a49ae}{priContext}
\item 
uint16\_\-t \hyperlink{classSparcISA_1_1ISA_a815fd20b8c74821c4bf2a9f0380b4d7f}{secContext}
\item 
uint16\_\-t \hyperlink{classSparcISA_1_1ISA_ae7345726b86ab42318467a52e4e1bfe8}{partId}
\item 
uint64\_\-t \hyperlink{classSparcISA_1_1ISA_a6e32b79603096a37834479deaa7964c1}{lsuCtrlReg}
\item 
uint64\_\-t \hyperlink{classSparcISA_1_1ISA_accdaadbaa1cb32c92b64de0ffb9d5dfe}{scratchPad} \mbox{[}8\mbox{]}
\item 
uint64\_\-t \hyperlink{classSparcISA_1_1ISA_acc2fabb40ae04b90d3d10c49327213e6}{cpu\_\-mondo\_\-head}
\item 
uint64\_\-t \hyperlink{classSparcISA_1_1ISA_a68772afbd190aea65a3a74d716801cc5}{cpu\_\-mondo\_\-tail}
\item 
uint64\_\-t \hyperlink{classSparcISA_1_1ISA_a5e058fd05845d4b8527d627e8fac70f8}{dev\_\-mondo\_\-head}
\item 
uint64\_\-t \hyperlink{classSparcISA_1_1ISA_a5a529b655214fffb3d1cff2c0d4eb1dd}{dev\_\-mondo\_\-tail}
\item 
uint64\_\-t \hyperlink{classSparcISA_1_1ISA_a82458e32f522aa74099e9d613b09af6e}{res\_\-error\_\-head}
\item 
uint64\_\-t \hyperlink{classSparcISA_1_1ISA_a1133915920bc64289d3eb90df5f9f8fd}{res\_\-error\_\-tail}
\item 
uint64\_\-t \hyperlink{classSparcISA_1_1ISA_a821c065349acec659246d605e9677a19}{nres\_\-error\_\-head}
\item 
uint64\_\-t \hyperlink{classSparcISA_1_1ISA_a6067e91b1e4fa5d14b645f673b8052d3}{nres\_\-error\_\-tail}
\item 
\hyperlink{classCpuEventWrapper}{TickCompareEvent} $\ast$ \hyperlink{classSparcISA_1_1ISA_ac35cd2e6db9b53a961d7c27b5ddb06e2}{tickCompare}
\item 
\hyperlink{classCpuEventWrapper}{STickCompareEvent} $\ast$ \hyperlink{classSparcISA_1_1ISA_aa6afa0d89310534cbe845f9450f7f7f3}{sTickCompare}
\item 
\hyperlink{classCpuEventWrapper}{HSTickCompareEvent} $\ast$ \hyperlink{classSparcISA_1_1ISA_a98fc67c7d29f456770395ec06f5e7959}{hSTickCompare}
\item 
\hyperlink{namespaceSparcISA_a69329e1d929a534ff51be6cf8216b69a}{RegIndex} \hyperlink{classSparcISA_1_1ISA_a56cee90834264b564effd9a3d9f46c3e}{intRegMap} \mbox{[}TotalInstIntRegs\mbox{]}
\end{DoxyCompactItemize}
\subsection*{Static Private 変数}
\begin{DoxyCompactItemize}
\item 
static const int \hyperlink{classSparcISA_1_1ISA_abd837d1660a059e15c481b15de81245e}{NumGlobalRegs} = 8
\item 
static const int \hyperlink{classSparcISA_1_1ISA_a9d358d98321735bfa556505af1ffd32b}{NumWindowedRegs} = 24
\item 
static const int \hyperlink{classSparcISA_1_1ISA_aca1beb46289722aec38d4b6c230d6d50}{WindowOverlap} = 8
\item 
static const int \hyperlink{classSparcISA_1_1ISA_a0022a569233296cddbcb0862a16a0f06}{TotalGlobals} = (\hyperlink{namespaceSparcISA_af56470bc16dfc33549217225934bcd23}{MaxGL} + 1) $\ast$ \hyperlink{classSparcISA_1_1ISA_abd837d1660a059e15c481b15de81245e}{NumGlobalRegs}
\item 
static const int \hyperlink{classSparcISA_1_1ISA_ae0502aa41dafc203f8470512a2ca6fe8}{RegsPerWindow} = \hyperlink{classSparcISA_1_1ISA_a9d358d98321735bfa556505af1ffd32b}{NumWindowedRegs} -\/ \hyperlink{classSparcISA_1_1ISA_aca1beb46289722aec38d4b6c230d6d50}{WindowOverlap}
\item 
static const int \hyperlink{classSparcISA_1_1ISA_afbaca3bf9771df45107bf33d834e3108}{TotalWindowed} = \hyperlink{namespaceSparcISA_a6216686abfee3750d491873b95a05308}{NWindows} $\ast$ \hyperlink{classSparcISA_1_1ISA_ae0502aa41dafc203f8470512a2ca6fe8}{RegsPerWindow}
\end{DoxyCompactItemize}


\subsection{型定義}
\hypertarget{classSparcISA_1_1ISA_ac90fb4d74917543141ff203e233b2635}{
\index{SparcISA::ISA@{SparcISA::ISA}!HSTickCompareEvent@{HSTickCompareEvent}}
\index{HSTickCompareEvent@{HSTickCompareEvent}!SparcISA::ISA@{SparcISA::ISA}}
\subsubsection[{HSTickCompareEvent}]{\setlength{\rightskip}{0pt plus 5cm}typedef {\bf CpuEventWrapper}$<${\bf ISA}, \&ISA::processHSTickCompare$>$ {\bf HSTickCompareEvent}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classSparcISA_1_1ISA_ac90fb4d74917543141ff203e233b2635}
\hypertarget{classSparcISA_1_1ISA_ac7cac3e1b138ac21b8c4fddb4d68ed25}{
\index{SparcISA::ISA@{SparcISA::ISA}!Params@{Params}}
\index{Params@{Params}!SparcISA::ISA@{SparcISA::ISA}}
\subsubsection[{Params}]{\setlength{\rightskip}{0pt plus 5cm}typedef SparcISAParams {\bf Params}}}
\label{classSparcISA_1_1ISA_ac7cac3e1b138ac21b8c4fddb4d68ed25}
\hypertarget{classSparcISA_1_1ISA_a8a23f1de4077b437f4cb46bb42bea046}{
\index{SparcISA::ISA@{SparcISA::ISA}!STickCompareEvent@{STickCompareEvent}}
\index{STickCompareEvent@{STickCompareEvent}!SparcISA::ISA@{SparcISA::ISA}}
\subsubsection[{STickCompareEvent}]{\setlength{\rightskip}{0pt plus 5cm}typedef {\bf CpuEventWrapper}$<${\bf ISA}, \&ISA::processSTickCompare$>$ {\bf STickCompareEvent}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classSparcISA_1_1ISA_a8a23f1de4077b437f4cb46bb42bea046}
\hypertarget{classSparcISA_1_1ISA_aa0cdda97db933627d221397f0073c608}{
\index{SparcISA::ISA@{SparcISA::ISA}!TickCompareEvent@{TickCompareEvent}}
\index{TickCompareEvent@{TickCompareEvent}!SparcISA::ISA@{SparcISA::ISA}}
\subsubsection[{TickCompareEvent}]{\setlength{\rightskip}{0pt plus 5cm}typedef {\bf CpuEventWrapper}$<${\bf ISA}, \&ISA::processTickCompare$>$ {\bf TickCompareEvent}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classSparcISA_1_1ISA_aa0cdda97db933627d221397f0073c608}


\subsection{列挙型}
\hypertarget{classSparcISA_1_1ISA_acdbae92f22e3cb157c78d08e5a56f132}{
\index{SparcISA::ISA@{SparcISA::ISA}!InstIntRegOffsets@{InstIntRegOffsets}}
\index{InstIntRegOffsets@{InstIntRegOffsets}!SparcISA::ISA@{SparcISA::ISA}}
\subsubsection[{InstIntRegOffsets}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf InstIntRegOffsets}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classSparcISA_1_1ISA_acdbae92f22e3cb157c78d08e5a56f132}
\begin{Desc}
\item[列挙型の値: ]\par
\begin{description}
\index{CurrentGlobalsOffset@{CurrentGlobalsOffset}!SparcISA::ISA@{SparcISA::ISA}}\index{SparcISA::ISA@{SparcISA::ISA}!CurrentGlobalsOffset@{CurrentGlobalsOffset}}\item[{\em 
\hypertarget{classSparcISA_1_1ISA_acdbae92f22e3cb157c78d08e5a56f132a8ddf639e9d7f7721aa26a5d1b8001c94}{
CurrentGlobalsOffset}
\label{classSparcISA_1_1ISA_acdbae92f22e3cb157c78d08e5a56f132a8ddf639e9d7f7721aa26a5d1b8001c94}
}]\index{CurrentWindowOffset@{CurrentWindowOffset}!SparcISA::ISA@{SparcISA::ISA}}\index{SparcISA::ISA@{SparcISA::ISA}!CurrentWindowOffset@{CurrentWindowOffset}}\item[{\em 
\hypertarget{classSparcISA_1_1ISA_acdbae92f22e3cb157c78d08e5a56f132a10baad906f67874d234e79a6ea2cd5c2}{
CurrentWindowOffset}
\label{classSparcISA_1_1ISA_acdbae92f22e3cb157c78d08e5a56f132a10baad906f67874d234e79a6ea2cd5c2}
}]\index{MicroIntOffset@{MicroIntOffset}!SparcISA::ISA@{SparcISA::ISA}}\index{SparcISA::ISA@{SparcISA::ISA}!MicroIntOffset@{MicroIntOffset}}\item[{\em 
\hypertarget{classSparcISA_1_1ISA_acdbae92f22e3cb157c78d08e5a56f132a18465f66d55c0d4e47b1725075e781f7}{
MicroIntOffset}
\label{classSparcISA_1_1ISA_acdbae92f22e3cb157c78d08e5a56f132a18465f66d55c0d4e47b1725075e781f7}
}]\index{NextGlobalsOffset@{NextGlobalsOffset}!SparcISA::ISA@{SparcISA::ISA}}\index{SparcISA::ISA@{SparcISA::ISA}!NextGlobalsOffset@{NextGlobalsOffset}}\item[{\em 
\hypertarget{classSparcISA_1_1ISA_acdbae92f22e3cb157c78d08e5a56f132a2f3b64c7dd09a753db6ed45de075a722}{
NextGlobalsOffset}
\label{classSparcISA_1_1ISA_acdbae92f22e3cb157c78d08e5a56f132a2f3b64c7dd09a753db6ed45de075a722}
}]\index{NextWindowOffset@{NextWindowOffset}!SparcISA::ISA@{SparcISA::ISA}}\index{SparcISA::ISA@{SparcISA::ISA}!NextWindowOffset@{NextWindowOffset}}\item[{\em 
\hypertarget{classSparcISA_1_1ISA_acdbae92f22e3cb157c78d08e5a56f132aa2887eefe1d14f5e91bc7a4cb6ee1019}{
NextWindowOffset}
\label{classSparcISA_1_1ISA_acdbae92f22e3cb157c78d08e5a56f132aa2887eefe1d14f5e91bc7a4cb6ee1019}
}]\index{PreviousGlobalsOffset@{PreviousGlobalsOffset}!SparcISA::ISA@{SparcISA::ISA}}\index{SparcISA::ISA@{SparcISA::ISA}!PreviousGlobalsOffset@{PreviousGlobalsOffset}}\item[{\em 
\hypertarget{classSparcISA_1_1ISA_acdbae92f22e3cb157c78d08e5a56f132a23d0b05b9e659a09779ea2285309b79c}{
PreviousGlobalsOffset}
\label{classSparcISA_1_1ISA_acdbae92f22e3cb157c78d08e5a56f132a23d0b05b9e659a09779ea2285309b79c}
}]\index{PreviousWindowOffset@{PreviousWindowOffset}!SparcISA::ISA@{SparcISA::ISA}}\index{SparcISA::ISA@{SparcISA::ISA}!PreviousWindowOffset@{PreviousWindowOffset}}\item[{\em 
\hypertarget{classSparcISA_1_1ISA_acdbae92f22e3cb157c78d08e5a56f132abbced67d7e86c489436870ebbf669941}{
PreviousWindowOffset}
\label{classSparcISA_1_1ISA_acdbae92f22e3cb157c78d08e5a56f132abbced67d7e86c489436870ebbf669941}
}]\index{TotalInstIntRegs@{TotalInstIntRegs}!SparcISA::ISA@{SparcISA::ISA}}\index{SparcISA::ISA@{SparcISA::ISA}!TotalInstIntRegs@{TotalInstIntRegs}}\item[{\em 
\hypertarget{classSparcISA_1_1ISA_acdbae92f22e3cb157c78d08e5a56f132adecfaa9607681de2f0741d2c17a6b512}{
TotalInstIntRegs}
\label{classSparcISA_1_1ISA_acdbae92f22e3cb157c78d08e5a56f132adecfaa9607681de2f0741d2c17a6b512}
}]\end{description}
\end{Desc}




\begin{DoxyCode}
150                            {
151         CurrentGlobalsOffset = 0,
152         CurrentWindowOffset = CurrentGlobalsOffset + NumGlobalRegs,
153         MicroIntOffset = CurrentWindowOffset + NumWindowedRegs,
154         NextGlobalsOffset = MicroIntOffset + NumMicroIntRegs,
155         NextWindowOffset = NextGlobalsOffset + NumGlobalRegs,
156         PreviousGlobalsOffset = NextWindowOffset + NumWindowedRegs,
157         PreviousWindowOffset = PreviousGlobalsOffset + NumGlobalRegs,
158         TotalInstIntRegs = PreviousWindowOffset + NumWindowedRegs
159     };
\end{DoxyCode}


\subsection{コンストラクタとデストラクタ}
\hypertarget{classSparcISA_1_1ISA_ae9132e021b3f3b20c917fc328a056bbd}{
\index{SparcISA::ISA@{SparcISA::ISA}!ISA@{ISA}}
\index{ISA@{ISA}!SparcISA::ISA@{SparcISA::ISA}}
\subsubsection[{ISA}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ISA} ({\bf Params} $\ast$ {\em p})}}
\label{classSparcISA_1_1ISA_ae9132e021b3f3b20c917fc328a056bbd}



\begin{DoxyCode}
63     : SimObject(p)
64 {
65     tickCompare = NULL;
66     sTickCompare = NULL;
67     hSTickCompare = NULL;
68 
69     clear();
70 }
\end{DoxyCode}


\subsection{関数}
\hypertarget{classSparcISA_1_1ISA_ae02c952584deaa6119c15c810faf6d54}{
\index{SparcISA::ISA@{SparcISA::ISA}!checkSoftInt@{checkSoftInt}}
\index{checkSoftInt@{checkSoftInt}!SparcISA::ISA@{SparcISA::ISA}}
\subsubsection[{checkSoftInt}]{\setlength{\rightskip}{0pt plus 5cm}void checkSoftInt ({\bf ThreadContext} $\ast$ {\em tc})\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classSparcISA_1_1ISA_ae02c952584deaa6119c15c810faf6d54}



\begin{DoxyCode}
47 {
48     BaseCPU *cpu = tc->getCpuPtr();
49 
50     // If PIL < 14, copy over the tm and sm bits
51     if (pil < 14 && softint & 0x10000)
52         cpu->postInterrupt(IT_SOFT_INT, 16);
53     else
54         cpu->clearInterrupt(IT_SOFT_INT, 16);
55     if (pil < 14 && softint & 0x1)
56         cpu->postInterrupt(IT_SOFT_INT, 0);
57     else
58         cpu->clearInterrupt(IT_SOFT_INT, 0);
59 
60     // Copy over any of the other bits that are set
61     for (int bit = 15; bit > 0; --bit) {
62         if (1 << bit & softint && bit > pil)
63             cpu->postInterrupt(IT_SOFT_INT, bit);
64         else
65             cpu->clearInterrupt(IT_SOFT_INT, bit);
66     }
67 }
\end{DoxyCode}
\hypertarget{classSparcISA_1_1ISA_ac8bb3912a3ce86b15842e79d0b421204}{
\index{SparcISA::ISA@{SparcISA::ISA}!clear@{clear}}
\index{clear@{clear}!SparcISA::ISA@{SparcISA::ISA}}
\subsubsection[{clear}]{\setlength{\rightskip}{0pt plus 5cm}void clear ()}}
\label{classSparcISA_1_1ISA_ac8bb3912a3ce86b15842e79d0b421204}



\begin{DoxyCode}
114 {
115     cwp = 0;
116     gl = 0;
117     reloadRegMap();
118 
119     // y = 0;
120     // ccr = 0;
121     asi = 0;
122     tick = ULL(1) << 63;
123     fprs = 0;
124     gsr = 0;
125     softint = 0;
126     tick_cmpr = 0;
127     stick = 0;
128     stick_cmpr = 0;
129     memset(tpc, 0, sizeof(tpc));
130     memset(tnpc, 0, sizeof(tnpc));
131     memset(tstate, 0, sizeof(tstate));
132     memset(tt, 0, sizeof(tt));
133     tba = 0;
134     pstate = 0;
135     tl = 0;
136     pil = 0;
137     // cansave = 0;
138     // canrestore = 0;
139     // cleanwin = 0;
140     // otherwin = 0;
141     // wstate = 0;
142     // In a T1, bit 11 is apparently always 1
143     hpstate = 0;
144     hpstate.id = 1;
145     memset(htstate, 0, sizeof(htstate));
146     hintp = 0;
147     htba = 0;
148     hstick_cmpr = 0;
149     // This is set this way in Legion for some reason
150     strandStatusReg = 0x50000;
151     fsr = 0;
152 
153     priContext = 0;
154     secContext = 0;
155     partId = 0;
156     lsuCtrlReg = 0;
157 
158     memset(scratchPad, 0, sizeof(scratchPad));
159 
160     cpu_mondo_head = 0;
161     cpu_mondo_tail = 0;
162     dev_mondo_head = 0;
163     dev_mondo_tail = 0;
164     res_error_head = 0;
165     res_error_tail = 0;
166     nres_error_head = 0;
167     nres_error_tail = 0;
168 
169     // If one of these events is active, it's not obvious to me how to get
170     // rid of it cleanly. For now we'll just assert that they're not.
171     if (tickCompare != NULL && sTickCompare != NULL && hSTickCompare != NULL)
172         panic("Tick comparison event active when clearing the ISA object.\n");
173 }
\end{DoxyCode}
\hypertarget{classSparcISA_1_1ISA_a7a5d7476bd10e5af09e6e753d1fca087}{
\index{SparcISA::ISA@{SparcISA::ISA}!flattenCCIndex@{flattenCCIndex}}
\index{flattenCCIndex@{flattenCCIndex}!SparcISA::ISA@{SparcISA::ISA}}
\subsubsection[{flattenCCIndex}]{\setlength{\rightskip}{0pt plus 5cm}int flattenCCIndex (int {\em reg}) const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classSparcISA_1_1ISA_a7a5d7476bd10e5af09e6e753d1fca087}



\begin{DoxyCode}
211     {
212         return reg;
213     }
\end{DoxyCode}
\hypertarget{classSparcISA_1_1ISA_a85addcd4f57c5a0ffa81805dcad1eeb7}{
\index{SparcISA::ISA@{SparcISA::ISA}!flattenFloatIndex@{flattenFloatIndex}}
\index{flattenFloatIndex@{flattenFloatIndex}!SparcISA::ISA@{SparcISA::ISA}}
\subsubsection[{flattenFloatIndex}]{\setlength{\rightskip}{0pt plus 5cm}int flattenFloatIndex (int {\em reg}) const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classSparcISA_1_1ISA_a85addcd4f57c5a0ffa81805dcad1eeb7}



\begin{DoxyCode}
204     {
205         return reg;
206     }
\end{DoxyCode}
\hypertarget{classSparcISA_1_1ISA_aece4b88ffcab608652e8e9f0fbe643d4}{
\index{SparcISA::ISA@{SparcISA::ISA}!flattenIntIndex@{flattenIntIndex}}
\index{flattenIntIndex@{flattenIntIndex}!SparcISA::ISA@{SparcISA::ISA}}
\subsubsection[{flattenIntIndex}]{\setlength{\rightskip}{0pt plus 5cm}int flattenIntIndex (int {\em reg}) const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classSparcISA_1_1ISA_aece4b88ffcab608652e8e9f0fbe643d4}



\begin{DoxyCode}
195     {
196         assert(reg < TotalInstIntRegs);
197         RegIndex flatIndex = intRegMap[reg];
198         assert(flatIndex < NumIntRegs);
199         return flatIndex;
200     }
\end{DoxyCode}
\hypertarget{classSparcISA_1_1ISA_a8997760aa4425793911f57440a4dd8ae}{
\index{SparcISA::ISA@{SparcISA::ISA}!flattenMiscIndex@{flattenMiscIndex}}
\index{flattenMiscIndex@{flattenMiscIndex}!SparcISA::ISA@{SparcISA::ISA}}
\subsubsection[{flattenMiscIndex}]{\setlength{\rightskip}{0pt plus 5cm}int flattenMiscIndex (int {\em reg}) const\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classSparcISA_1_1ISA_a8997760aa4425793911f57440a4dd8ae}



\begin{DoxyCode}
217     {
218         return reg;
219     }
\end{DoxyCode}
\hypertarget{classSparcISA_1_1ISA_a8bccf96ba4158dc5a446b2236c8743ae}{
\index{SparcISA::ISA@{SparcISA::ISA}!installGlobals@{installGlobals}}
\index{installGlobals@{installGlobals}!SparcISA::ISA@{SparcISA::ISA}}
\subsubsection[{installGlobals}]{\setlength{\rightskip}{0pt plus 5cm}void installGlobals (int {\em gl}, \/  int {\em offset})\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classSparcISA_1_1ISA_a8bccf96ba4158dc5a446b2236c8743ae}



\begin{DoxyCode}
104 {
105     assert(offset >= 0 && offset + NumGlobalRegs <= NumIntRegs);
106     RegIndex *mapChunk = intRegMap + offset;
107     mapChunk[0] = 0;
108     for (int i = 1; i < NumGlobalRegs; i++)
109         mapChunk[i] = i + gl * NumGlobalRegs;
110 }
\end{DoxyCode}
\hypertarget{classSparcISA_1_1ISA_ad1a90ae0758b89c2260267de79805f93}{
\index{SparcISA::ISA@{SparcISA::ISA}!installWindow@{installWindow}}
\index{installWindow@{installWindow}!SparcISA::ISA@{SparcISA::ISA}}
\subsubsection[{installWindow}]{\setlength{\rightskip}{0pt plus 5cm}void installWindow (int {\em cwp}, \/  int {\em offset})\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classSparcISA_1_1ISA_ad1a90ae0758b89c2260267de79805f93}



\begin{DoxyCode}
94 {
95     assert(offset >= 0 && offset + NumWindowedRegs <= NumIntRegs);
96     RegIndex *mapChunk = intRegMap + offset;
97     for (int i = 0; i < NumWindowedRegs; i++)
98         mapChunk[i] = TotalGlobals +
99             ((i - cwp * RegsPerWindow + TotalWindowed) % (TotalWindowed));
100 }
\end{DoxyCode}
\hypertarget{classSparcISA_1_1ISA_a842f98879c435ed5980772bd9a48ec85}{
\index{SparcISA::ISA@{SparcISA::ISA}!isHyperPriv@{isHyperPriv}}
\index{isHyperPriv@{isHyperPriv}!SparcISA::ISA@{SparcISA::ISA}}
\subsubsection[{isHyperPriv}]{\setlength{\rightskip}{0pt plus 5cm}bool isHyperPriv ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline, protected\mbox{]}}}}
\label{classSparcISA_1_1ISA_a842f98879c435ed5980772bd9a48ec85}



\begin{DoxyCode}
180 { return hpstate.hpriv; }
\end{DoxyCode}
\hypertarget{classSparcISA_1_1ISA_a3e258d603a97a9f1693046a8f2b227b3}{
\index{SparcISA::ISA@{SparcISA::ISA}!isNonPriv@{isNonPriv}}
\index{isNonPriv@{isNonPriv}!SparcISA::ISA@{SparcISA::ISA}}
\subsubsection[{isNonPriv}]{\setlength{\rightskip}{0pt plus 5cm}bool isNonPriv ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline, protected\mbox{]}}}}
\label{classSparcISA_1_1ISA_a3e258d603a97a9f1693046a8f2b227b3}



\begin{DoxyCode}
182 { return !isPriv(); }
\end{DoxyCode}
\hypertarget{classSparcISA_1_1ISA_a9ce1572daa5a507ad7a319d5de9e6fe3}{
\index{SparcISA::ISA@{SparcISA::ISA}!isPriv@{isPriv}}
\index{isPriv@{isPriv}!SparcISA::ISA@{SparcISA::ISA}}
\subsubsection[{isPriv}]{\setlength{\rightskip}{0pt plus 5cm}bool isPriv ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline, protected\mbox{]}}}}
\label{classSparcISA_1_1ISA_a9ce1572daa5a507ad7a319d5de9e6fe3}



\begin{DoxyCode}
181 { return hpstate.hpriv || pstate.priv; }
\end{DoxyCode}
\hypertarget{classSparcISA_1_1ISA_a920ae59e79267fe19ed92248b3807e8d}{
\index{SparcISA::ISA@{SparcISA::ISA}!params@{params}}
\index{params@{params}!SparcISA::ISA@{SparcISA::ISA}}
\subsubsection[{params}]{\setlength{\rightskip}{0pt plus 5cm}const SparcISAParams $\ast$ params () const}}
\label{classSparcISA_1_1ISA_a920ae59e79267fe19ed92248b3807e8d}



\begin{DoxyCode}
74 {
75     return dynamic_cast<const Params *>(_params);
76 }
\end{DoxyCode}
\hypertarget{classSparcISA_1_1ISA_a3ad754d09a0ae2ad17746198b0d3563d}{
\index{SparcISA::ISA@{SparcISA::ISA}!processHSTickCompare@{processHSTickCompare}}
\index{processHSTickCompare@{processHSTickCompare}!SparcISA::ISA@{SparcISA::ISA}}
\subsubsection[{processHSTickCompare}]{\setlength{\rightskip}{0pt plus 5cm}void processHSTickCompare ({\bf ThreadContext} $\ast$ {\em tc})\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classSparcISA_1_1ISA_a3ad754d09a0ae2ad17746198b0d3563d}



\begin{DoxyCode}
350 {
351     BaseCPU *cpu = tc->getCpuPtr();
352 
353     // since our microcode instructions take two cycles we need to check if
354     // we're actually at the correct cycle or we need to wait a little while
355     // more
356     int delay;
357     if ( tc->status() == ThreadContext::Halted)
358        return;
359 
360     delay = ((int64_t)(hstick_cmpr & mask(63)) - (int64_t)stick) -
361         cpu->instCount();
362     assert(delay >= 0 && "hstick compare missed interrupt cycle");
363 
364     if (delay == 0 || tc->status() == ThreadContext::Suspended) {
365         DPRINTF(Timer, "HSTick compare cycle reached at %#x\n",
366                 (stick_cmpr & mask(63)));
367         if (!(tc->readMiscRegNoEffect(MISCREG_HSTICK_CMPR) & (ULL(1) << 63))) {
368             setMiscReg(MISCREG_HINTP, 1, tc);
369         }
370         // Need to do something to cause interrupt to happen here !!! @todo
371     } else {
372         cpu->schedule(hSTickCompare, cpu->clockEdge(Cycles(delay)));
373     }
374 }
\end{DoxyCode}
\hypertarget{classSparcISA_1_1ISA_a69feece7c04b8dc0567ec5050e809913}{
\index{SparcISA::ISA@{SparcISA::ISA}!processSTickCompare@{processSTickCompare}}
\index{processSTickCompare@{processSTickCompare}!SparcISA::ISA@{SparcISA::ISA}}
\subsubsection[{processSTickCompare}]{\setlength{\rightskip}{0pt plus 5cm}void processSTickCompare ({\bf ThreadContext} $\ast$ {\em tc})\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classSparcISA_1_1ISA_a69feece7c04b8dc0567ec5050e809913}



\begin{DoxyCode}
326 {
327     BaseCPU *cpu = tc->getCpuPtr();
328 
329     // since our microcode instructions take two cycles we need to check if
330     // we're actually at the correct cycle or we need to wait a little while
331     // more
332     int delay;
333     delay = ((int64_t)(stick_cmpr & mask(63)) - (int64_t)stick) -
334         cpu->instCount();
335     assert(delay >= 0 && "stick compare missed interrupt cycle");
336 
337     if (delay == 0 || tc->status() == ThreadContext::Suspended) {
338         DPRINTF(Timer, "STick compare cycle reached at %#x\n",
339                 (stick_cmpr & mask(63)));
340         if (!(tc->readMiscRegNoEffect(MISCREG_STICK_CMPR) & (ULL(1) << 63))) {
341             setMiscReg(MISCREG_SOFTINT, softint | (ULL(1) << 16), tc);
342         }
343     } else {
344         cpu->schedule(sTickCompare, cpu->clockEdge(Cycles(delay)));
345     }
346 }
\end{DoxyCode}
\hypertarget{classSparcISA_1_1ISA_a6c81ced7d761098b6a3b733c6e70e041}{
\index{SparcISA::ISA@{SparcISA::ISA}!processTickCompare@{processTickCompare}}
\index{processTickCompare@{processTickCompare}!SparcISA::ISA@{SparcISA::ISA}}
\subsubsection[{processTickCompare}]{\setlength{\rightskip}{0pt plus 5cm}void processTickCompare ({\bf ThreadContext} $\ast$ {\em tc})\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classSparcISA_1_1ISA_a6c81ced7d761098b6a3b733c6e70e041}
\hyperlink{classProcess}{Process} a tick compare event and generate an interrupt on the cpu if appropriate. 


\begin{DoxyCode}
320 {
321     panic("tick compare not implemented\n");
322 }
\end{DoxyCode}
\hypertarget{classSparcISA_1_1ISA_ae5670dc7b39c2d746bb37c321aea7c6f}{
\index{SparcISA::ISA@{SparcISA::ISA}!readFSReg@{readFSReg}}
\index{readFSReg@{readFSReg}!SparcISA::ISA@{SparcISA::ISA}}
\subsubsection[{readFSReg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf MiscReg} readFSReg (int {\em miscReg}, \/  {\bf ThreadContext} $\ast$ {\em tc})\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classSparcISA_1_1ISA_ae5670dc7b39c2d746bb37c321aea7c6f}



\begin{DoxyCode}
246 {
247     uint64_t temp;
248 
249     switch (miscReg) {
250         /* Privileged registers. */
251       case MISCREG_QUEUE_CPU_MONDO_HEAD:
252       case MISCREG_QUEUE_CPU_MONDO_TAIL:
253       case MISCREG_QUEUE_DEV_MONDO_HEAD:
254       case MISCREG_QUEUE_DEV_MONDO_TAIL:
255       case MISCREG_QUEUE_RES_ERROR_HEAD:
256       case MISCREG_QUEUE_RES_ERROR_TAIL:
257       case MISCREG_QUEUE_NRES_ERROR_HEAD:
258       case MISCREG_QUEUE_NRES_ERROR_TAIL:
259       case MISCREG_SOFTINT:
260       case MISCREG_TICK_CMPR:
261       case MISCREG_STICK_CMPR:
262       case MISCREG_PIL:
263       case MISCREG_HPSTATE:
264       case MISCREG_HINTP:
265       case MISCREG_HTSTATE:
266       case MISCREG_HSTICK_CMPR:
267         return readMiscRegNoEffect(miscReg) ;
268 
269       case MISCREG_HTBA:
270         return readMiscRegNoEffect(miscReg) & ULL(~0x7FFF);
271       case MISCREG_HVER:
272         // XXX set to match Legion
273         return ULL(0x3e) << 48 |
274                ULL(0x23) << 32 |
275                ULL(0x20) << 24 |
276                    // MaxGL << 16 | XXX For some reason legion doesn't set GL
277                    MaxTL << 8  |
278            (NWindows -1) << 0;
279 
280       case MISCREG_STRAND_STS_REG:
281         System *sys;
282         int x;
283         sys = tc->getSystemPtr();
284 
285         temp = readMiscRegNoEffect(miscReg) & (STS::active | STS::speculative);
286         // Check that the CPU array is fully populated
287         // (by calling getNumCPus())
288         assert(sys->numContexts() > tc->contextId());
289 
290         temp |= tc->contextId()  << STS::shft_id;
291 
292         for (x = tc->contextId() & ~3; x < sys->threadContexts.size(); x++) {
293             switch (sys->threadContexts[x]->status()) {
294               case ThreadContext::Active:
295                 temp |= STS::st_run << (STS::shft_fsm0 -
296                         ((x & 0x3) * (STS::shft_fsm0-STS::shft_fsm1)));
297                 break;
298               case ThreadContext::Suspended:
299                 // should this be idle?
300                 temp |= STS::st_idle << (STS::shft_fsm0 -
301                         ((x & 0x3) * (STS::shft_fsm0-STS::shft_fsm1)));
302                 break;
303               case ThreadContext::Halted:
304                 temp |= STS::st_halt << (STS::shft_fsm0 -
305                         ((x & 0x3) * (STS::shft_fsm0-STS::shft_fsm1)));
306                 break;
307               default:
308                 panic("What state are we in?!\n");
309             } // switch
310         } // for
311 
312         return temp;
313       default:
314         panic("Invalid read to FS misc register\n");
315     }
316 }
\end{DoxyCode}
\hypertarget{classSparcISA_1_1ISA_ac9a5ba47c1dd9552c65c3164fba45f20}{
\index{SparcISA::ISA@{SparcISA::ISA}!readMiscReg@{readMiscReg}}
\index{readMiscReg@{readMiscReg}!SparcISA::ISA@{SparcISA::ISA}}
\subsubsection[{readMiscReg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf MiscReg} readMiscReg (int {\em miscReg}, \/  {\bf ThreadContext} $\ast$ {\em tc})}}
\label{classSparcISA_1_1ISA_ac9a5ba47c1dd9552c65c3164fba45f20}



\begin{DoxyCode}
338 {
339     switch (miscReg) {
340         // tick and stick are aliased to each other in niagra
341         // well store the tick data in stick and the interrupt bit in tick
342       case MISCREG_STICK:
343       case MISCREG_TICK:
344       case MISCREG_PRIVTICK:
345         // I'm not sure why legion ignores the lowest two bits, but we'll go
346         // with it
347         // change from curCycle() to instCount() until we're done with legion
348         DPRINTF(Timer, "Instruction Count when TICK read: %#X stick=%#X\n",
349                 tc->getCpuPtr()->instCount(), stick);
350         return mbits(tc->getCpuPtr()->instCount() + (int64_t)stick,62,2) |
351                mbits(tick,63,63);
352       case MISCREG_FPRS:
353         // in legion if fp is enabled du and dl are set
354         return fprs | 0x3;
355       case MISCREG_PCR:
356       case MISCREG_PIC:
357         panic("Performance Instrumentation not impl\n");
358       case MISCREG_SOFTINT_CLR:
359       case MISCREG_SOFTINT_SET:
360         panic("Can read from softint clr/set\n");
361       case MISCREG_SOFTINT:
362       case MISCREG_TICK_CMPR:
363       case MISCREG_STICK_CMPR:
364       case MISCREG_HINTP:
365       case MISCREG_HTSTATE:
366       case MISCREG_HTBA:
367       case MISCREG_HVER:
368       case MISCREG_STRAND_STS_REG:
369       case MISCREG_HSTICK_CMPR:
370       case MISCREG_QUEUE_CPU_MONDO_HEAD:
371       case MISCREG_QUEUE_CPU_MONDO_TAIL:
372       case MISCREG_QUEUE_DEV_MONDO_HEAD:
373       case MISCREG_QUEUE_DEV_MONDO_TAIL:
374       case MISCREG_QUEUE_RES_ERROR_HEAD:
375       case MISCREG_QUEUE_RES_ERROR_TAIL:
376       case MISCREG_QUEUE_NRES_ERROR_HEAD:
377       case MISCREG_QUEUE_NRES_ERROR_TAIL:
378       case MISCREG_HPSTATE:
379         return readFSReg(miscReg, tc);
380     }
381     return readMiscRegNoEffect(miscReg);
382 }
\end{DoxyCode}
\hypertarget{classSparcISA_1_1ISA_a8147f1448b78d0de3f86766175429e19}{
\index{SparcISA::ISA@{SparcISA::ISA}!readMiscRegNoEffect@{readMiscRegNoEffect}}
\index{readMiscRegNoEffect@{readMiscRegNoEffect}!SparcISA::ISA@{SparcISA::ISA}}
\subsubsection[{readMiscRegNoEffect}]{\setlength{\rightskip}{0pt plus 5cm}{\bf MiscReg} readMiscRegNoEffect (int {\em miscReg})}}
\label{classSparcISA_1_1ISA_a8147f1448b78d0de3f86766175429e19}


Privilged Registers

Hyper privileged registers

Floating Point Status \hyperlink{classRegister}{Register} 


\begin{DoxyCode}
177 {
178 
179   // The three miscRegs are moved up from the switch statement
180   // due to more frequent calls.
181 
182   if (miscReg == MISCREG_GL)
183     return gl;
184   if (miscReg == MISCREG_CWP)
185     return cwp;
186   if (miscReg == MISCREG_TLB_DATA) {
187     /* Package up all the data for the tlb:
188      * 6666555555555544444444443333333333222222222211111111110000000000
189      * 3210987654321098765432109876543210987654321098765432109876543210
190      *   secContext   | priContext    |             |tl|partid|  |||||^hpriv
191      *                                                           ||||^red
192      *                                                           |||^priv
193      *                                                           ||^am
194      *                                                           |^lsuim
195      *                                                           ^lsudm
196      */
197     return      (uint64_t)hpstate.hpriv |
198                 (uint64_t)hpstate.red << 1 |
199                 (uint64_t)pstate.priv << 2 |
200                 (uint64_t)pstate.am << 3 |
201            bits((uint64_t)lsuCtrlReg,3,2) << 4 |
202            bits((uint64_t)partId,7,0) << 8 |
203            bits((uint64_t)tl,2,0) << 16 |
204                 (uint64_t)priContext << 32 |
205                 (uint64_t)secContext << 48;
206   }
207 
208     switch (miscReg) {
209       // case MISCREG_TLB_DATA:
210       //  [original contents see above]
211       // case MISCREG_Y:
212       //  return y;
213       // case MISCREG_CCR:
214       //  return ccr;
215       case MISCREG_ASI:
216         return asi;
217       case MISCREG_FPRS:
218         return fprs;
219       case MISCREG_TICK:
220         return tick;
221       case MISCREG_PCR:
222         panic("PCR not implemented\n");
223       case MISCREG_PIC:
224         panic("PIC not implemented\n");
225       case MISCREG_GSR:
226         return gsr;
227       case MISCREG_SOFTINT:
228         return softint;
229       case MISCREG_TICK_CMPR:
230         return tick_cmpr;
231       case MISCREG_STICK:
232         return stick;
233       case MISCREG_STICK_CMPR:
234         return stick_cmpr;
235 
237       case MISCREG_TPC:
238         return tpc[tl-1];
239       case MISCREG_TNPC:
240         return tnpc[tl-1];
241       case MISCREG_TSTATE:
242         return tstate[tl-1];
243       case MISCREG_TT:
244         return tt[tl-1];
245       case MISCREG_PRIVTICK:
246         panic("Priviliged access to tick registers not implemented\n");
247       case MISCREG_TBA:
248         return tba;
249       case MISCREG_PSTATE:
250         return (MiscReg)pstate;
251       case MISCREG_TL:
252         return tl;
253       case MISCREG_PIL:
254         return pil;
255       // CWP, GL moved
256       // case MISCREG_CWP:
257       //   return cwp;
258       // case MISCREG_CANSAVE:
259       //   return cansave;
260       // case MISCREG_CANRESTORE:
261       //   return canrestore;
262       // case MISCREG_CLEANWIN:
263       //   return cleanwin;
264       // case MISCREG_OTHERWIN:
265       //   return otherwin;
266       // case MISCREG_WSTATE:
267       //   return wstate;
268       // case MISCREG_GL:
269       //   return gl;
270 
272       case MISCREG_HPSTATE:
273         return (MiscReg)hpstate;
274       case MISCREG_HTSTATE:
275         return htstate[tl-1];
276       case MISCREG_HINTP:
277         return hintp;
278       case MISCREG_HTBA:
279         return htba;
280       case MISCREG_STRAND_STS_REG:
281         return strandStatusReg;
282       case MISCREG_HSTICK_CMPR:
283         return hstick_cmpr;
284 
286       case MISCREG_FSR:
287         DPRINTF(MiscRegs, "FSR read as: %#x\n", fsr);
288         return fsr;
289 
290       case MISCREG_MMU_P_CONTEXT:
291         return priContext;
292       case MISCREG_MMU_S_CONTEXT:
293         return secContext;
294       case MISCREG_MMU_PART_ID:
295         return partId;
296       case MISCREG_MMU_LSU_CTRL:
297         return lsuCtrlReg;
298 
299       case MISCREG_SCRATCHPAD_R0:
300         return scratchPad[0];
301       case MISCREG_SCRATCHPAD_R1:
302         return scratchPad[1];
303       case MISCREG_SCRATCHPAD_R2:
304         return scratchPad[2];
305       case MISCREG_SCRATCHPAD_R3:
306         return scratchPad[3];
307       case MISCREG_SCRATCHPAD_R4:
308         return scratchPad[4];
309       case MISCREG_SCRATCHPAD_R5:
310         return scratchPad[5];
311       case MISCREG_SCRATCHPAD_R6:
312         return scratchPad[6];
313       case MISCREG_SCRATCHPAD_R7:
314         return scratchPad[7];
315       case MISCREG_QUEUE_CPU_MONDO_HEAD:
316         return cpu_mondo_head;
317       case MISCREG_QUEUE_CPU_MONDO_TAIL:
318         return cpu_mondo_tail;
319       case MISCREG_QUEUE_DEV_MONDO_HEAD:
320         return dev_mondo_head;
321       case MISCREG_QUEUE_DEV_MONDO_TAIL:
322         return dev_mondo_tail;
323       case MISCREG_QUEUE_RES_ERROR_HEAD:
324         return res_error_head;
325       case MISCREG_QUEUE_RES_ERROR_TAIL:
326         return res_error_tail;
327       case MISCREG_QUEUE_NRES_ERROR_HEAD:
328         return nres_error_head;
329       case MISCREG_QUEUE_NRES_ERROR_TAIL:
330         return nres_error_tail;
331       default:
332         panic("Miscellaneous register %d not implemented\n", miscReg);
333     }
334 }
\end{DoxyCode}
\hypertarget{classSparcISA_1_1ISA_a3425c21bb9f49c5ebcd3cddc2d1ec247}{
\index{SparcISA::ISA@{SparcISA::ISA}!reloadRegMap@{reloadRegMap}}
\index{reloadRegMap@{reloadRegMap}!SparcISA::ISA@{SparcISA::ISA}}
\subsubsection[{reloadRegMap}]{\setlength{\rightskip}{0pt plus 5cm}void reloadRegMap ()\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classSparcISA_1_1ISA_a3425c21bb9f49c5ebcd3cddc2d1ec247}



\begin{DoxyCode}
80 {
81     installGlobals(gl, CurrentGlobalsOffset);
82     installWindow(cwp, CurrentWindowOffset);
83     // Microcode registers.
84     for (int i = 0; i < NumMicroIntRegs; i++)
85         intRegMap[MicroIntOffset + i] = i + TotalGlobals + NWindows * 16;
86     installGlobals(gl, NextGlobalsOffset);
87     installWindow(cwp - 1, NextWindowOffset);
88     installGlobals(gl, PreviousGlobalsOffset);
89     installWindow(cwp + 1, PreviousWindowOffset);
90 }
\end{DoxyCode}
\hypertarget{classSparcISA_1_1ISA_a53e036786d17361be4c7320d39c99b84}{
\index{SparcISA::ISA@{SparcISA::ISA}!serialize@{serialize}}
\index{serialize@{serialize}!SparcISA::ISA@{SparcISA::ISA}}
\subsubsection[{serialize}]{\setlength{\rightskip}{0pt plus 5cm}void serialize (std::ostream \& {\em os})}}
\label{classSparcISA_1_1ISA_a53e036786d17361be4c7320d39c99b84}



\begin{DoxyCode}
642 {
643     SERIALIZE_SCALAR(asi);
644     SERIALIZE_SCALAR(tick);
645     SERIALIZE_SCALAR(fprs);
646     SERIALIZE_SCALAR(gsr);
647     SERIALIZE_SCALAR(softint);
648     SERIALIZE_SCALAR(tick_cmpr);
649     SERIALIZE_SCALAR(stick);
650     SERIALIZE_SCALAR(stick_cmpr);
651     SERIALIZE_ARRAY(tpc,MaxTL);
652     SERIALIZE_ARRAY(tnpc,MaxTL);
653     SERIALIZE_ARRAY(tstate,MaxTL);
654     SERIALIZE_ARRAY(tt,MaxTL);
655     SERIALIZE_SCALAR(tba);
656     SERIALIZE_SCALAR((uint16_t)pstate);
657     SERIALIZE_SCALAR(tl);
658     SERIALIZE_SCALAR(pil);
659     SERIALIZE_SCALAR(cwp);
660     SERIALIZE_SCALAR(gl);
661     SERIALIZE_SCALAR((uint64_t)hpstate);
662     SERIALIZE_ARRAY(htstate,MaxTL);
663     SERIALIZE_SCALAR(hintp);
664     SERIALIZE_SCALAR(htba);
665     SERIALIZE_SCALAR(hstick_cmpr);
666     SERIALIZE_SCALAR(strandStatusReg);
667     SERIALIZE_SCALAR(fsr);
668     SERIALIZE_SCALAR(priContext);
669     SERIALIZE_SCALAR(secContext);
670     SERIALIZE_SCALAR(partId);
671     SERIALIZE_SCALAR(lsuCtrlReg);
672     SERIALIZE_ARRAY(scratchPad,8);
673     SERIALIZE_SCALAR(cpu_mondo_head);
674     SERIALIZE_SCALAR(cpu_mondo_tail);
675     SERIALIZE_SCALAR(dev_mondo_head);
676     SERIALIZE_SCALAR(dev_mondo_tail);
677     SERIALIZE_SCALAR(res_error_head);
678     SERIALIZE_SCALAR(res_error_tail);
679     SERIALIZE_SCALAR(nres_error_head);
680     SERIALIZE_SCALAR(nres_error_tail);
681     Tick tick_cmp = 0, stick_cmp = 0, hstick_cmp = 0;
682     ThreadContext *tc = NULL;
683     BaseCPU *cpu = NULL;
684     int tc_num = 0;
685     bool tick_intr_sched = true;
686 
687     if (tickCompare)
688         tc = tickCompare->getTC();
689     else if (sTickCompare)
690         tc = sTickCompare->getTC();
691     else if (hSTickCompare)
692         tc = hSTickCompare->getTC();
693     else
694         tick_intr_sched = false;
695 
696     SERIALIZE_SCALAR(tick_intr_sched);
697 
698     if (tc) {
699         cpu = tc->getCpuPtr();
700         tc_num = cpu->findContext(tc);
701         if (tickCompare && tickCompare->scheduled())
702             tick_cmp = tickCompare->when();
703         if (sTickCompare && sTickCompare->scheduled())
704             stick_cmp = sTickCompare->when();
705         if (hSTickCompare && hSTickCompare->scheduled())
706             hstick_cmp = hSTickCompare->when();
707 
708         SERIALIZE_OBJPTR(cpu);
709         SERIALIZE_SCALAR(tc_num);
710         SERIALIZE_SCALAR(tick_cmp);
711         SERIALIZE_SCALAR(stick_cmp);
712         SERIALIZE_SCALAR(hstick_cmp);
713     }
714 }
\end{DoxyCode}
\hypertarget{classSparcISA_1_1ISA_af746bd351f28656415fa83508c51f99d}{
\index{SparcISA::ISA@{SparcISA::ISA}!setFSReg@{setFSReg}}
\index{setFSReg@{setFSReg}!SparcISA::ISA@{SparcISA::ISA}}
\subsubsection[{setFSReg}]{\setlength{\rightskip}{0pt plus 5cm}void setFSReg (int {\em miscReg}, \/  const {\bf MiscReg} \& {\em val}, \/  {\bf ThreadContext} $\ast$ {\em tc})\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classSparcISA_1_1ISA_af746bd351f28656415fa83508c51f99d}



\begin{DoxyCode}
92 {
93     BaseCPU *cpu = tc->getCpuPtr();
94 
95     int64_t time;
96     switch (miscReg) {
97         /* Full system only ASRs */
98       case MISCREG_SOFTINT:
99         setMiscRegNoEffect(miscReg, val);;
100         checkSoftInt(tc);
101         break;
102       case MISCREG_SOFTINT_CLR:
103         return setMiscReg(MISCREG_SOFTINT, ~val & softint, tc);
104       case MISCREG_SOFTINT_SET:
105         return setMiscReg(MISCREG_SOFTINT, val | softint, tc);
106 
107       case MISCREG_TICK_CMPR:
108         if (tickCompare == NULL)
109             tickCompare = new TickCompareEvent(this, tc);
110         setMiscRegNoEffect(miscReg, val);
111         if ((tick_cmpr & ~mask(63)) && tickCompare->scheduled())
112             cpu->deschedule(tickCompare);
113         time = (tick_cmpr & mask(63)) - (tick & mask(63));
114         if (!(tick_cmpr & ~mask(63)) && time > 0) {
115             if (tickCompare->scheduled())
116                 cpu->deschedule(tickCompare);
117             cpu->schedule(tickCompare, cpu->clockEdge(Cycles(time)));
118         }
119         panic("writing to TICK compare register %#X\n", val);
120         break;
121 
122       case MISCREG_STICK_CMPR:
123         if (sTickCompare == NULL)
124             sTickCompare = new STickCompareEvent(this, tc);
125         setMiscRegNoEffect(miscReg, val);
126         if ((stick_cmpr & ~mask(63)) && sTickCompare->scheduled())
127             cpu->deschedule(sTickCompare);
128         time = ((int64_t)(stick_cmpr & mask(63)) - (int64_t)stick) -
129             cpu->instCount();
130         if (!(stick_cmpr & ~mask(63)) && time > 0) {
131             if (sTickCompare->scheduled())
132                 cpu->deschedule(sTickCompare);
133             cpu->schedule(sTickCompare, cpu->clockEdge(Cycles(time)));
134         }
135         DPRINTF(Timer, "writing to sTICK compare register value %#X\n", val);
136         break;
137 
138       case MISCREG_PSTATE:
139         setMiscRegNoEffect(miscReg, val);
140 
141       case MISCREG_PIL:
142         setMiscRegNoEffect(miscReg, val);
143         checkSoftInt(tc);
144         break;
145 
146       case MISCREG_HVER:
147         panic("Shouldn't be writing HVER\n");
148 
149       case MISCREG_HINTP:
150         setMiscRegNoEffect(miscReg, val);
151         if (hintp)
152             cpu->postInterrupt(IT_HINTP, 0);
153         else
154             cpu->clearInterrupt(IT_HINTP, 0);
155         break;
156 
157       case MISCREG_HTBA:
158         // clear lower 7 bits on writes.
159         setMiscRegNoEffect(miscReg, val & ULL(~0x7FFF));
160         break;
161 
162       case MISCREG_QUEUE_CPU_MONDO_HEAD:
163       case MISCREG_QUEUE_CPU_MONDO_TAIL:
164         setMiscRegNoEffect(miscReg, val);
165         if (cpu_mondo_head != cpu_mondo_tail)
166             cpu->postInterrupt(IT_CPU_MONDO, 0);
167         else
168             cpu->clearInterrupt(IT_CPU_MONDO, 0);
169         break;
170       case MISCREG_QUEUE_DEV_MONDO_HEAD:
171       case MISCREG_QUEUE_DEV_MONDO_TAIL:
172         setMiscRegNoEffect(miscReg, val);
173         if (dev_mondo_head != dev_mondo_tail)
174             cpu->postInterrupt(IT_DEV_MONDO, 0);
175         else
176             cpu->clearInterrupt(IT_DEV_MONDO, 0);
177         break;
178       case MISCREG_QUEUE_RES_ERROR_HEAD:
179       case MISCREG_QUEUE_RES_ERROR_TAIL:
180         setMiscRegNoEffect(miscReg, val);
181         if (res_error_head != res_error_tail)
182             cpu->postInterrupt(IT_RES_ERROR, 0);
183         else
184             cpu->clearInterrupt(IT_RES_ERROR, 0);
185         break;
186       case MISCREG_QUEUE_NRES_ERROR_HEAD:
187       case MISCREG_QUEUE_NRES_ERROR_TAIL:
188         setMiscRegNoEffect(miscReg, val);
189         // This one doesn't have an interrupt to report to the guest OS
190         break;
191 
192       case MISCREG_HSTICK_CMPR:
193         if (hSTickCompare == NULL)
194             hSTickCompare = new HSTickCompareEvent(this, tc);
195         setMiscRegNoEffect(miscReg, val);
196         if ((hstick_cmpr & ~mask(63)) && hSTickCompare->scheduled())
197             cpu->deschedule(hSTickCompare);
198         time = ((int64_t)(hstick_cmpr & mask(63)) - (int64_t)stick) -
199             cpu->instCount();
200         if (!(hstick_cmpr & ~mask(63)) && time > 0) {
201             if (hSTickCompare->scheduled())
202                 cpu->deschedule(hSTickCompare);
203             cpu->schedule(hSTickCompare, cpu->clockEdge(Cycles(time)));
204         }
205         DPRINTF(Timer, "writing to hsTICK compare register value %#X\n", val);
206         break;
207 
208       case MISCREG_HPSTATE:
209         {
210             HPSTATE newVal = val;
211             newVal.id = 1;
212             // T1000 spec says impl. dependent val must always be 1
213             setMiscRegNoEffect(miscReg, newVal);
214             newVal = hpstate;
215             if (newVal.tlz && tl == 0 && !newVal.hpriv)
216                 cpu->postInterrupt(IT_TRAP_LEVEL_ZERO, 0);
217             else
218                 cpu->clearInterrupt(IT_TRAP_LEVEL_ZERO, 0);
219             break;
220         }
221       case MISCREG_HTSTATE:
222         setMiscRegNoEffect(miscReg, val);
223         break;
224 
225       case MISCREG_STRAND_STS_REG:
226         if (bits(val,2,2))
227             panic("No support for setting spec_en bit\n");
228         setMiscRegNoEffect(miscReg, bits(val,0,0));
229         if (!bits(val,0,0)) {
230             DPRINTF(Quiesce, "Cpu executed quiescing instruction\n");
231             // Time to go to sleep
232             tc->suspend();
233             if (FullSystem && tc->getKernelStats())
234                 tc->getKernelStats()->quiesce();
235         }
236         break;
237 
238       default:
239         panic("Invalid write to FS misc register %s\n",
240               getMiscRegName(miscReg));
241     }
242 }
\end{DoxyCode}
\hypertarget{classSparcISA_1_1ISA_a74734f9fecafa198d6a4881f65992ee3}{
\index{SparcISA::ISA@{SparcISA::ISA}!setMiscReg@{setMiscReg}}
\index{setMiscReg@{setMiscReg}!SparcISA::ISA@{SparcISA::ISA}}
\subsubsection[{setMiscReg}]{\setlength{\rightskip}{0pt plus 5cm}void setMiscReg (int {\em miscReg}, \/  const {\bf MiscReg} {\em val}, \/  {\bf ThreadContext} $\ast$ {\em tc})}}
\label{classSparcISA_1_1ISA_a74734f9fecafa198d6a4881f65992ee3}



\begin{DoxyCode}
566 {
567     MiscReg new_val = val;
568 
569     switch (miscReg) {
570       case MISCREG_ASI:
571         tc->getDecoderPtr()->setContext(val);
572         break;
573       case MISCREG_STICK:
574       case MISCREG_TICK:
575         // stick and tick are same thing on niagra
576         // use stick for offset and tick for holding intrrupt bit
577         stick = mbits(val,62,0) - tc->getCpuPtr()->instCount();
578         tick = mbits(val,63,63);
579         DPRINTF(Timer, "Writing TICK=%#X\n", val);
580         break;
581       case MISCREG_FPRS:
582         // Configure the fpu based on the fprs
583         break;
584       case MISCREG_PCR:
585         // Set up performance counting based on pcr value
586         break;
587       case MISCREG_PSTATE:
588         pstate = val & PstateMask;
589         return;
590       case MISCREG_TL:
591         {
592             tl = val;
593             if (hpstate.tlz && tl == 0 && !hpstate.hpriv)
594                 tc->getCpuPtr()->postInterrupt(IT_TRAP_LEVEL_ZERO, 0);
595             else
596                 tc->getCpuPtr()->clearInterrupt(IT_TRAP_LEVEL_ZERO, 0);
597             return;
598         }
599       case MISCREG_CWP:
600         new_val = val >= NWindows ? NWindows - 1 : val;
601         if (val >= NWindows)
602             new_val = NWindows - 1;
603 
604         installWindow(new_val, CurrentWindowOffset);
605         installWindow(new_val - 1, NextWindowOffset);
606         installWindow(new_val + 1, PreviousWindowOffset);
607         break;
608       case MISCREG_GL:
609         installGlobals(val, CurrentGlobalsOffset);
610         installGlobals(val, NextGlobalsOffset);
611         installGlobals(val, PreviousGlobalsOffset);
612         break;
613       case MISCREG_PIL:
614       case MISCREG_SOFTINT:
615       case MISCREG_SOFTINT_SET:
616       case MISCREG_SOFTINT_CLR:
617       case MISCREG_TICK_CMPR:
618       case MISCREG_STICK_CMPR:
619       case MISCREG_HINTP:
620       case MISCREG_HTSTATE:
621       case MISCREG_HTBA:
622       case MISCREG_HVER:
623       case MISCREG_STRAND_STS_REG:
624       case MISCREG_HSTICK_CMPR:
625       case MISCREG_QUEUE_CPU_MONDO_HEAD:
626       case MISCREG_QUEUE_CPU_MONDO_TAIL:
627       case MISCREG_QUEUE_DEV_MONDO_HEAD:
628       case MISCREG_QUEUE_DEV_MONDO_TAIL:
629       case MISCREG_QUEUE_RES_ERROR_HEAD:
630       case MISCREG_QUEUE_RES_ERROR_TAIL:
631       case MISCREG_QUEUE_NRES_ERROR_HEAD:
632       case MISCREG_QUEUE_NRES_ERROR_TAIL:
633       case MISCREG_HPSTATE:
634         setFSReg(miscReg, val, tc);
635         return;
636     }
637     setMiscRegNoEffect(miscReg, new_val);
638 }
\end{DoxyCode}
\hypertarget{classSparcISA_1_1ISA_ae0c0c2b6f950ae0716dd72d9ecc38b18}{
\index{SparcISA::ISA@{SparcISA::ISA}!setMiscRegNoEffect@{setMiscRegNoEffect}}
\index{setMiscRegNoEffect@{setMiscRegNoEffect}!SparcISA::ISA@{SparcISA::ISA}}
\subsubsection[{setMiscRegNoEffect}]{\setlength{\rightskip}{0pt plus 5cm}void setMiscRegNoEffect (int {\em miscReg}, \/  const {\bf MiscReg} {\em val})}}
\label{classSparcISA_1_1ISA_ae0c0c2b6f950ae0716dd72d9ecc38b18}


Privilged Registers

Hyper privileged registers

Floating Point Status \hyperlink{classRegister}{Register} 


\begin{DoxyCode}
386 {
387     switch (miscReg) {
388 //      case MISCREG_Y:
389 //        y = val;
390 //        break;
391 //      case MISCREG_CCR:
392 //        ccr = val;
393 //        break;
394       case MISCREG_ASI:
395         asi = val;
396         break;
397       case MISCREG_FPRS:
398         fprs = val;
399         break;
400       case MISCREG_TICK:
401         tick = val;
402         break;
403       case MISCREG_PCR:
404         panic("PCR not implemented\n");
405       case MISCREG_PIC:
406         panic("PIC not implemented\n");
407       case MISCREG_GSR:
408         gsr = val;
409         break;
410       case MISCREG_SOFTINT:
411         softint = val;
412         break;
413       case MISCREG_TICK_CMPR:
414         tick_cmpr = val;
415         break;
416       case MISCREG_STICK:
417         stick = val;
418         break;
419       case MISCREG_STICK_CMPR:
420         stick_cmpr = val;
421         break;
422 
424       case MISCREG_TPC:
425         tpc[tl-1] = val;
426         break;
427       case MISCREG_TNPC:
428         tnpc[tl-1] = val;
429         break;
430       case MISCREG_TSTATE:
431         tstate[tl-1] = val;
432         break;
433       case MISCREG_TT:
434         tt[tl-1] = val;
435         break;
436       case MISCREG_PRIVTICK:
437         panic("Priviliged access to tick regesiters not implemented\n");
438       case MISCREG_TBA:
439         // clear lower 7 bits on writes.
440         tba = val & ULL(~0x7FFF);
441         break;
442       case MISCREG_PSTATE:
443         pstate = (val & PstateMask);
444         break;
445       case MISCREG_TL:
446         tl = val;
447         break;
448       case MISCREG_PIL:
449         pil = val;
450         break;
451       case MISCREG_CWP:
452         cwp = val;
453         break;
454 //      case MISCREG_CANSAVE:
455 //        cansave = val;
456 //        break;
457 //      case MISCREG_CANRESTORE:
458 //        canrestore = val;
459 //        break;
460 //      case MISCREG_CLEANWIN:
461 //        cleanwin = val;
462 //        break;
463 //      case MISCREG_OTHERWIN:
464 //        otherwin = val;
465 //        break;
466 //      case MISCREG_WSTATE:
467 //        wstate = val;
468 //        break;
469       case MISCREG_GL:
470         gl = val;
471         break;
472 
474       case MISCREG_HPSTATE:
475         hpstate = val;
476         break;
477       case MISCREG_HTSTATE:
478         htstate[tl-1] = val;
479         break;
480       case MISCREG_HINTP:
481         hintp = val;
482       case MISCREG_HTBA:
483         htba = val;
484         break;
485       case MISCREG_STRAND_STS_REG:
486         strandStatusReg = val;
487         break;
488       case MISCREG_HSTICK_CMPR:
489         hstick_cmpr = val;
490         break;
491 
493       case MISCREG_FSR:
494         fsr = val;
495         DPRINTF(MiscRegs, "FSR written with: %#x\n", fsr);
496         break;
497 
498       case MISCREG_MMU_P_CONTEXT:
499         priContext = val;
500         break;
501       case MISCREG_MMU_S_CONTEXT:
502         secContext = val;
503         break;
504       case MISCREG_MMU_PART_ID:
505         partId = val;
506         break;
507       case MISCREG_MMU_LSU_CTRL:
508         lsuCtrlReg = val;
509         break;
510 
511       case MISCREG_SCRATCHPAD_R0:
512         scratchPad[0] = val;
513         break;
514       case MISCREG_SCRATCHPAD_R1:
515         scratchPad[1] = val;
516         break;
517       case MISCREG_SCRATCHPAD_R2:
518         scratchPad[2] = val;
519         break;
520       case MISCREG_SCRATCHPAD_R3:
521         scratchPad[3] = val;
522         break;
523       case MISCREG_SCRATCHPAD_R4:
524         scratchPad[4] = val;
525         break;
526       case MISCREG_SCRATCHPAD_R5:
527         scratchPad[5] = val;
528         break;
529       case MISCREG_SCRATCHPAD_R6:
530         scratchPad[6] = val;
531         break;
532       case MISCREG_SCRATCHPAD_R7:
533         scratchPad[7] = val;
534         break;
535       case MISCREG_QUEUE_CPU_MONDO_HEAD:
536         cpu_mondo_head = val;
537         break;
538       case MISCREG_QUEUE_CPU_MONDO_TAIL:
539         cpu_mondo_tail = val;
540         break;
541       case MISCREG_QUEUE_DEV_MONDO_HEAD:
542         dev_mondo_head = val;
543         break;
544       case MISCREG_QUEUE_DEV_MONDO_TAIL:
545         dev_mondo_tail = val;
546         break;
547       case MISCREG_QUEUE_RES_ERROR_HEAD:
548         res_error_head = val;
549         break;
550       case MISCREG_QUEUE_RES_ERROR_TAIL:
551         res_error_tail = val;
552         break;
553       case MISCREG_QUEUE_NRES_ERROR_HEAD:
554         nres_error_head = val;
555         break;
556       case MISCREG_QUEUE_NRES_ERROR_TAIL:
557         nres_error_tail = val;
558         break;
559       default:
560         panic("Miscellaneous register %d not implemented\n", miscReg);
561     }
562 }
\end{DoxyCode}
\hypertarget{classSparcISA_1_1ISA_a769e733729615c529fdb54f538f11dba}{
\index{SparcISA::ISA@{SparcISA::ISA}!startup@{startup}}
\index{startup@{startup}!SparcISA::ISA@{SparcISA::ISA}}
\subsubsection[{startup}]{\setlength{\rightskip}{0pt plus 5cm}void startup ({\bf ThreadContext} $\ast$ {\em tc})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classSparcISA_1_1ISA_a769e733729615c529fdb54f538f11dba}



\begin{DoxyCode}
174 {}
\end{DoxyCode}
\hypertarget{classSparcISA_1_1ISA_af22e5d6d660b97db37003ac61ac4ee49}{
\index{SparcISA::ISA@{SparcISA::ISA}!unserialize@{unserialize}}
\index{unserialize@{unserialize}!SparcISA::ISA@{SparcISA::ISA}}
\subsubsection[{unserialize}]{\setlength{\rightskip}{0pt plus 5cm}void unserialize ({\bf Checkpoint} $\ast$ {\em cp}, \/  const std::string \& {\em section})}}
\label{classSparcISA_1_1ISA_af22e5d6d660b97db37003ac61ac4ee49}



\begin{DoxyCode}
718 {
719     UNSERIALIZE_SCALAR(asi);
720     UNSERIALIZE_SCALAR(tick);
721     UNSERIALIZE_SCALAR(fprs);
722     UNSERIALIZE_SCALAR(gsr);
723     UNSERIALIZE_SCALAR(softint);
724     UNSERIALIZE_SCALAR(tick_cmpr);
725     UNSERIALIZE_SCALAR(stick);
726     UNSERIALIZE_SCALAR(stick_cmpr);
727     UNSERIALIZE_ARRAY(tpc,MaxTL);
728     UNSERIALIZE_ARRAY(tnpc,MaxTL);
729     UNSERIALIZE_ARRAY(tstate,MaxTL);
730     UNSERIALIZE_ARRAY(tt,MaxTL);
731     UNSERIALIZE_SCALAR(tba);
732     {
733         uint16_t pstate;
734         UNSERIALIZE_SCALAR(pstate);
735         this->pstate = pstate;
736     }
737     UNSERIALIZE_SCALAR(tl);
738     UNSERIALIZE_SCALAR(pil);
739     UNSERIALIZE_SCALAR(cwp);
740     UNSERIALIZE_SCALAR(gl);
741     reloadRegMap();
742     {
743         uint64_t hpstate;
744         UNSERIALIZE_SCALAR(hpstate);
745         this->hpstate = hpstate;
746     }
747     UNSERIALIZE_ARRAY(htstate,MaxTL);
748     UNSERIALIZE_SCALAR(hintp);
749     UNSERIALIZE_SCALAR(htba);
750     UNSERIALIZE_SCALAR(hstick_cmpr);
751     UNSERIALIZE_SCALAR(strandStatusReg);
752     UNSERIALIZE_SCALAR(fsr);
753     UNSERIALIZE_SCALAR(priContext);
754     UNSERIALIZE_SCALAR(secContext);
755     UNSERIALIZE_SCALAR(partId);
756     UNSERIALIZE_SCALAR(lsuCtrlReg);
757     UNSERIALIZE_ARRAY(scratchPad,8);
758     UNSERIALIZE_SCALAR(cpu_mondo_head);
759     UNSERIALIZE_SCALAR(cpu_mondo_tail);
760     UNSERIALIZE_SCALAR(dev_mondo_head);
761     UNSERIALIZE_SCALAR(dev_mondo_tail);
762     UNSERIALIZE_SCALAR(res_error_head);
763     UNSERIALIZE_SCALAR(res_error_tail);
764     UNSERIALIZE_SCALAR(nres_error_head);
765     UNSERIALIZE_SCALAR(nres_error_tail);
766 
767     Tick tick_cmp = 0, stick_cmp = 0, hstick_cmp = 0;
768     ThreadContext *tc = NULL;
769     BaseCPU *cpu = NULL;
770     int tc_num;
771     bool tick_intr_sched;
772     UNSERIALIZE_SCALAR(tick_intr_sched);
773     if (tick_intr_sched) {
774         UNSERIALIZE_OBJPTR(cpu);
775         if (cpu) {
776             UNSERIALIZE_SCALAR(tc_num);
777             UNSERIALIZE_SCALAR(tick_cmp);
778             UNSERIALIZE_SCALAR(stick_cmp);
779             UNSERIALIZE_SCALAR(hstick_cmp);
780             tc = cpu->getContext(tc_num);
781 
782             if (tick_cmp) {
783                 tickCompare = new TickCompareEvent(this, tc);
784                 schedule(tickCompare, tick_cmp);
785             }
786             if (stick_cmp)  {
787                 sTickCompare = new STickCompareEvent(this, tc);
788                 schedule(sTickCompare, stick_cmp);
789             }
790             if (hstick_cmp)  {
791                 hSTickCompare = new HSTickCompareEvent(this, tc);
792                 schedule(hSTickCompare, hstick_cmp);
793             }
794         }
795     }
796 
797 }
\end{DoxyCode}


\subsection{変数}
\hypertarget{classSparcISA_1_1ISA_a04ffaeb169260b645b1d60977a569820}{
\index{SparcISA::ISA@{SparcISA::ISA}!asi@{asi}}
\index{asi@{asi}!SparcISA::ISA@{SparcISA::ISA}}
\subsubsection[{asi}]{\setlength{\rightskip}{0pt plus 5cm}uint8\_\-t {\bf asi}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classSparcISA_1_1ISA_a04ffaeb169260b645b1d60977a569820}
\hypertarget{classSparcISA_1_1ISA_acc2fabb40ae04b90d3d10c49327213e6}{
\index{SparcISA::ISA@{SparcISA::ISA}!cpu\_\-mondo\_\-head@{cpu\_\-mondo\_\-head}}
\index{cpu\_\-mondo\_\-head@{cpu\_\-mondo\_\-head}!SparcISA::ISA@{SparcISA::ISA}}
\subsubsection[{cpu\_\-mondo\_\-head}]{\setlength{\rightskip}{0pt plus 5cm}uint64\_\-t {\bf cpu\_\-mondo\_\-head}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classSparcISA_1_1ISA_acc2fabb40ae04b90d3d10c49327213e6}
\hypertarget{classSparcISA_1_1ISA_a68772afbd190aea65a3a74d716801cc5}{
\index{SparcISA::ISA@{SparcISA::ISA}!cpu\_\-mondo\_\-tail@{cpu\_\-mondo\_\-tail}}
\index{cpu\_\-mondo\_\-tail@{cpu\_\-mondo\_\-tail}!SparcISA::ISA@{SparcISA::ISA}}
\subsubsection[{cpu\_\-mondo\_\-tail}]{\setlength{\rightskip}{0pt plus 5cm}uint64\_\-t {\bf cpu\_\-mondo\_\-tail}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classSparcISA_1_1ISA_a68772afbd190aea65a3a74d716801cc5}
\hypertarget{classSparcISA_1_1ISA_a58c702bc16d587a7bd7a38d609dea6d8}{
\index{SparcISA::ISA@{SparcISA::ISA}!cwp@{cwp}}
\index{cwp@{cwp}!SparcISA::ISA@{SparcISA::ISA}}
\subsubsection[{cwp}]{\setlength{\rightskip}{0pt plus 5cm}uint8\_\-t {\bf cwp}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classSparcISA_1_1ISA_a58c702bc16d587a7bd7a38d609dea6d8}
\hypertarget{classSparcISA_1_1ISA_a5e058fd05845d4b8527d627e8fac70f8}{
\index{SparcISA::ISA@{SparcISA::ISA}!dev\_\-mondo\_\-head@{dev\_\-mondo\_\-head}}
\index{dev\_\-mondo\_\-head@{dev\_\-mondo\_\-head}!SparcISA::ISA@{SparcISA::ISA}}
\subsubsection[{dev\_\-mondo\_\-head}]{\setlength{\rightskip}{0pt plus 5cm}uint64\_\-t {\bf dev\_\-mondo\_\-head}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classSparcISA_1_1ISA_a5e058fd05845d4b8527d627e8fac70f8}
\hypertarget{classSparcISA_1_1ISA_a5a529b655214fffb3d1cff2c0d4eb1dd}{
\index{SparcISA::ISA@{SparcISA::ISA}!dev\_\-mondo\_\-tail@{dev\_\-mondo\_\-tail}}
\index{dev\_\-mondo\_\-tail@{dev\_\-mondo\_\-tail}!SparcISA::ISA@{SparcISA::ISA}}
\subsubsection[{dev\_\-mondo\_\-tail}]{\setlength{\rightskip}{0pt plus 5cm}uint64\_\-t {\bf dev\_\-mondo\_\-tail}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classSparcISA_1_1ISA_a5a529b655214fffb3d1cff2c0d4eb1dd}
\hypertarget{classSparcISA_1_1ISA_a7998e88b27c4979415f261a97674aecf}{
\index{SparcISA::ISA@{SparcISA::ISA}!fprs@{fprs}}
\index{fprs@{fprs}!SparcISA::ISA@{SparcISA::ISA}}
\subsubsection[{fprs}]{\setlength{\rightskip}{0pt plus 5cm}uint8\_\-t {\bf fprs}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classSparcISA_1_1ISA_a7998e88b27c4979415f261a97674aecf}
\hypertarget{classSparcISA_1_1ISA_a671452da0a617e5f667a200a620572e0}{
\index{SparcISA::ISA@{SparcISA::ISA}!fsr@{fsr}}
\index{fsr@{fsr}!SparcISA::ISA@{SparcISA::ISA}}
\subsubsection[{fsr}]{\setlength{\rightskip}{0pt plus 5cm}uint64\_\-t {\bf fsr}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classSparcISA_1_1ISA_a671452da0a617e5f667a200a620572e0}
Floating point misc registers. \hypertarget{classSparcISA_1_1ISA_a285fa13127daefc218bebcdb2437ad1a}{
\index{SparcISA::ISA@{SparcISA::ISA}!gl@{gl}}
\index{gl@{gl}!SparcISA::ISA@{SparcISA::ISA}}
\subsubsection[{gl}]{\setlength{\rightskip}{0pt plus 5cm}uint8\_\-t {\bf gl}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classSparcISA_1_1ISA_a285fa13127daefc218bebcdb2437ad1a}
\hypertarget{classSparcISA_1_1ISA_a0c19cf9f633dff632c426c2c975e8e66}{
\index{SparcISA::ISA@{SparcISA::ISA}!gsr@{gsr}}
\index{gsr@{gsr}!SparcISA::ISA@{SparcISA::ISA}}
\subsubsection[{gsr}]{\setlength{\rightskip}{0pt plus 5cm}uint64\_\-t {\bf gsr}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classSparcISA_1_1ISA_a0c19cf9f633dff632c426c2c975e8e66}
\hypertarget{classSparcISA_1_1ISA_a80178c50623dd8f9e7cf81fdcb03a5a3}{
\index{SparcISA::ISA@{SparcISA::ISA}!hintp@{hintp}}
\index{hintp@{hintp}!SparcISA::ISA@{SparcISA::ISA}}
\subsubsection[{hintp}]{\setlength{\rightskip}{0pt plus 5cm}uint64\_\-t {\bf hintp}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classSparcISA_1_1ISA_a80178c50623dd8f9e7cf81fdcb03a5a3}
\hypertarget{classSparcISA_1_1ISA_ac750e45e1f2206dda9eb77b9abda8e1f}{
\index{SparcISA::ISA@{SparcISA::ISA}!hpstate@{hpstate}}
\index{hpstate@{hpstate}!SparcISA::ISA@{SparcISA::ISA}}
\subsubsection[{hpstate}]{\setlength{\rightskip}{0pt plus 5cm}HPSTATE {\bf hpstate}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classSparcISA_1_1ISA_ac750e45e1f2206dda9eb77b9abda8e1f}
Hyperprivileged Registers \hypertarget{classSparcISA_1_1ISA_a79e2b19decd8bd9410d920d868b3e449}{
\index{SparcISA::ISA@{SparcISA::ISA}!hstick\_\-cmpr@{hstick\_\-cmpr}}
\index{hstick\_\-cmpr@{hstick\_\-cmpr}!SparcISA::ISA@{SparcISA::ISA}}
\subsubsection[{hstick\_\-cmpr}]{\setlength{\rightskip}{0pt plus 5cm}uint64\_\-t {\bf hstick\_\-cmpr}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classSparcISA_1_1ISA_a79e2b19decd8bd9410d920d868b3e449}
\hypertarget{classSparcISA_1_1ISA_a98fc67c7d29f456770395ec06f5e7959}{
\index{SparcISA::ISA@{SparcISA::ISA}!hSTickCompare@{hSTickCompare}}
\index{hSTickCompare@{hSTickCompare}!SparcISA::ISA@{SparcISA::ISA}}
\subsubsection[{hSTickCompare}]{\setlength{\rightskip}{0pt plus 5cm}{\bf HSTickCompareEvent}$\ast$ {\bf hSTickCompare}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classSparcISA_1_1ISA_a98fc67c7d29f456770395ec06f5e7959}
\hypertarget{classSparcISA_1_1ISA_a394227ebf5f2ab997956fe039b9d8c55}{
\index{SparcISA::ISA@{SparcISA::ISA}!htba@{htba}}
\index{htba@{htba}!SparcISA::ISA@{SparcISA::ISA}}
\subsubsection[{htba}]{\setlength{\rightskip}{0pt plus 5cm}uint64\_\-t {\bf htba}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classSparcISA_1_1ISA_a394227ebf5f2ab997956fe039b9d8c55}
\hypertarget{classSparcISA_1_1ISA_a5672f7d32a200a25344a957b6cf28bdd}{
\index{SparcISA::ISA@{SparcISA::ISA}!htstate@{htstate}}
\index{htstate@{htstate}!SparcISA::ISA@{SparcISA::ISA}}
\subsubsection[{htstate}]{\setlength{\rightskip}{0pt plus 5cm}uint64\_\-t {\bf htstate}\mbox{[}{\bf MaxTL}\mbox{]}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classSparcISA_1_1ISA_a5672f7d32a200a25344a957b6cf28bdd}
\hypertarget{classSparcISA_1_1ISA_a56cee90834264b564effd9a3d9f46c3e}{
\index{SparcISA::ISA@{SparcISA::ISA}!intRegMap@{intRegMap}}
\index{intRegMap@{intRegMap}!SparcISA::ISA@{SparcISA::ISA}}
\subsubsection[{intRegMap}]{\setlength{\rightskip}{0pt plus 5cm}{\bf RegIndex} {\bf intRegMap}\mbox{[}TotalInstIntRegs\mbox{]}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classSparcISA_1_1ISA_a56cee90834264b564effd9a3d9f46c3e}
\hypertarget{classSparcISA_1_1ISA_a6e32b79603096a37834479deaa7964c1}{
\index{SparcISA::ISA@{SparcISA::ISA}!lsuCtrlReg@{lsuCtrlReg}}
\index{lsuCtrlReg@{lsuCtrlReg}!SparcISA::ISA@{SparcISA::ISA}}
\subsubsection[{lsuCtrlReg}]{\setlength{\rightskip}{0pt plus 5cm}uint64\_\-t {\bf lsuCtrlReg}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classSparcISA_1_1ISA_a6e32b79603096a37834479deaa7964c1}
\hypertarget{classSparcISA_1_1ISA_a821c065349acec659246d605e9677a19}{
\index{SparcISA::ISA@{SparcISA::ISA}!nres\_\-error\_\-head@{nres\_\-error\_\-head}}
\index{nres\_\-error\_\-head@{nres\_\-error\_\-head}!SparcISA::ISA@{SparcISA::ISA}}
\subsubsection[{nres\_\-error\_\-head}]{\setlength{\rightskip}{0pt plus 5cm}uint64\_\-t {\bf nres\_\-error\_\-head}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classSparcISA_1_1ISA_a821c065349acec659246d605e9677a19}
\hypertarget{classSparcISA_1_1ISA_a6067e91b1e4fa5d14b645f673b8052d3}{
\index{SparcISA::ISA@{SparcISA::ISA}!nres\_\-error\_\-tail@{nres\_\-error\_\-tail}}
\index{nres\_\-error\_\-tail@{nres\_\-error\_\-tail}!SparcISA::ISA@{SparcISA::ISA}}
\subsubsection[{nres\_\-error\_\-tail}]{\setlength{\rightskip}{0pt plus 5cm}uint64\_\-t {\bf nres\_\-error\_\-tail}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classSparcISA_1_1ISA_a6067e91b1e4fa5d14b645f673b8052d3}
\hypertarget{classSparcISA_1_1ISA_abd837d1660a059e15c481b15de81245e}{
\index{SparcISA::ISA@{SparcISA::ISA}!NumGlobalRegs@{NumGlobalRegs}}
\index{NumGlobalRegs@{NumGlobalRegs}!SparcISA::ISA@{SparcISA::ISA}}
\subsubsection[{NumGlobalRegs}]{\setlength{\rightskip}{0pt plus 5cm}const int {\bf NumGlobalRegs} = 8\hspace{0.3cm}{\ttfamily  \mbox{[}static, private\mbox{]}}}}
\label{classSparcISA_1_1ISA_abd837d1660a059e15c481b15de81245e}
\hypertarget{classSparcISA_1_1ISA_a9d358d98321735bfa556505af1ffd32b}{
\index{SparcISA::ISA@{SparcISA::ISA}!NumWindowedRegs@{NumWindowedRegs}}
\index{NumWindowedRegs@{NumWindowedRegs}!SparcISA::ISA@{SparcISA::ISA}}
\subsubsection[{NumWindowedRegs}]{\setlength{\rightskip}{0pt plus 5cm}const int {\bf NumWindowedRegs} = 24\hspace{0.3cm}{\ttfamily  \mbox{[}static, private\mbox{]}}}}
\label{classSparcISA_1_1ISA_a9d358d98321735bfa556505af1ffd32b}
\hypertarget{classSparcISA_1_1ISA_ae7345726b86ab42318467a52e4e1bfe8}{
\index{SparcISA::ISA@{SparcISA::ISA}!partId@{partId}}
\index{partId@{partId}!SparcISA::ISA@{SparcISA::ISA}}
\subsubsection[{partId}]{\setlength{\rightskip}{0pt plus 5cm}uint16\_\-t {\bf partId}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classSparcISA_1_1ISA_ae7345726b86ab42318467a52e4e1bfe8}
\hypertarget{classSparcISA_1_1ISA_a66223bd530b4057219479647e23beed6}{
\index{SparcISA::ISA@{SparcISA::ISA}!pil@{pil}}
\index{pil@{pil}!SparcISA::ISA@{SparcISA::ISA}}
\subsubsection[{pil}]{\setlength{\rightskip}{0pt plus 5cm}uint8\_\-t {\bf pil}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classSparcISA_1_1ISA_a66223bd530b4057219479647e23beed6}
\hypertarget{classSparcISA_1_1ISA_a5fe352a7943e22456a05c5300a6a49ae}{
\index{SparcISA::ISA@{SparcISA::ISA}!priContext@{priContext}}
\index{priContext@{priContext}!SparcISA::ISA@{SparcISA::ISA}}
\subsubsection[{priContext}]{\setlength{\rightskip}{0pt plus 5cm}uint16\_\-t {\bf priContext}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classSparcISA_1_1ISA_a5fe352a7943e22456a05c5300a6a49ae}
MMU Internal Registers \hypertarget{classSparcISA_1_1ISA_af3e9d055518924e91c868c1caeabf960}{
\index{SparcISA::ISA@{SparcISA::ISA}!pstate@{pstate}}
\index{pstate@{pstate}!SparcISA::ISA@{SparcISA::ISA}}
\subsubsection[{pstate}]{\setlength{\rightskip}{0pt plus 5cm}PSTATE {\bf pstate}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classSparcISA_1_1ISA_af3e9d055518924e91c868c1caeabf960}
\hypertarget{classSparcISA_1_1ISA_ae0502aa41dafc203f8470512a2ca6fe8}{
\index{SparcISA::ISA@{SparcISA::ISA}!RegsPerWindow@{RegsPerWindow}}
\index{RegsPerWindow@{RegsPerWindow}!SparcISA::ISA@{SparcISA::ISA}}
\subsubsection[{RegsPerWindow}]{\setlength{\rightskip}{0pt plus 5cm}const int {\bf RegsPerWindow} = {\bf NumWindowedRegs} -\/ {\bf WindowOverlap}\hspace{0.3cm}{\ttfamily  \mbox{[}static, private\mbox{]}}}}
\label{classSparcISA_1_1ISA_ae0502aa41dafc203f8470512a2ca6fe8}
\hypertarget{classSparcISA_1_1ISA_a82458e32f522aa74099e9d613b09af6e}{
\index{SparcISA::ISA@{SparcISA::ISA}!res\_\-error\_\-head@{res\_\-error\_\-head}}
\index{res\_\-error\_\-head@{res\_\-error\_\-head}!SparcISA::ISA@{SparcISA::ISA}}
\subsubsection[{res\_\-error\_\-head}]{\setlength{\rightskip}{0pt plus 5cm}uint64\_\-t {\bf res\_\-error\_\-head}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classSparcISA_1_1ISA_a82458e32f522aa74099e9d613b09af6e}
\hypertarget{classSparcISA_1_1ISA_a1133915920bc64289d3eb90df5f9f8fd}{
\index{SparcISA::ISA@{SparcISA::ISA}!res\_\-error\_\-tail@{res\_\-error\_\-tail}}
\index{res\_\-error\_\-tail@{res\_\-error\_\-tail}!SparcISA::ISA@{SparcISA::ISA}}
\subsubsection[{res\_\-error\_\-tail}]{\setlength{\rightskip}{0pt plus 5cm}uint64\_\-t {\bf res\_\-error\_\-tail}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classSparcISA_1_1ISA_a1133915920bc64289d3eb90df5f9f8fd}
\hypertarget{classSparcISA_1_1ISA_accdaadbaa1cb32c92b64de0ffb9d5dfe}{
\index{SparcISA::ISA@{SparcISA::ISA}!scratchPad@{scratchPad}}
\index{scratchPad@{scratchPad}!SparcISA::ISA@{SparcISA::ISA}}
\subsubsection[{scratchPad}]{\setlength{\rightskip}{0pt plus 5cm}uint64\_\-t {\bf scratchPad}\mbox{[}8\mbox{]}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classSparcISA_1_1ISA_accdaadbaa1cb32c92b64de0ffb9d5dfe}
\hypertarget{classSparcISA_1_1ISA_a815fd20b8c74821c4bf2a9f0380b4d7f}{
\index{SparcISA::ISA@{SparcISA::ISA}!secContext@{secContext}}
\index{secContext@{secContext}!SparcISA::ISA@{SparcISA::ISA}}
\subsubsection[{secContext}]{\setlength{\rightskip}{0pt plus 5cm}uint16\_\-t {\bf secContext}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classSparcISA_1_1ISA_a815fd20b8c74821c4bf2a9f0380b4d7f}
\hypertarget{classSparcISA_1_1ISA_a96081a4d834ffd28272d41775e39b4ef}{
\index{SparcISA::ISA@{SparcISA::ISA}!softint@{softint}}
\index{softint@{softint}!SparcISA::ISA@{SparcISA::ISA}}
\subsubsection[{softint}]{\setlength{\rightskip}{0pt plus 5cm}uint64\_\-t {\bf softint}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classSparcISA_1_1ISA_a96081a4d834ffd28272d41775e39b4ef}
\hypertarget{classSparcISA_1_1ISA_a42a7fb68106d856c2b3e862a7f3de025}{
\index{SparcISA::ISA@{SparcISA::ISA}!stick@{stick}}
\index{stick@{stick}!SparcISA::ISA@{SparcISA::ISA}}
\subsubsection[{stick}]{\setlength{\rightskip}{0pt plus 5cm}uint64\_\-t {\bf stick}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classSparcISA_1_1ISA_a42a7fb68106d856c2b3e862a7f3de025}
\hypertarget{classSparcISA_1_1ISA_a674d6e6acef0455ec9a012b42107ff9e}{
\index{SparcISA::ISA@{SparcISA::ISA}!stick\_\-cmpr@{stick\_\-cmpr}}
\index{stick\_\-cmpr@{stick\_\-cmpr}!SparcISA::ISA@{SparcISA::ISA}}
\subsubsection[{stick\_\-cmpr}]{\setlength{\rightskip}{0pt plus 5cm}uint64\_\-t {\bf stick\_\-cmpr}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classSparcISA_1_1ISA_a674d6e6acef0455ec9a012b42107ff9e}
\hypertarget{classSparcISA_1_1ISA_aa6afa0d89310534cbe845f9450f7f7f3}{
\index{SparcISA::ISA@{SparcISA::ISA}!sTickCompare@{sTickCompare}}
\index{sTickCompare@{sTickCompare}!SparcISA::ISA@{SparcISA::ISA}}
\subsubsection[{sTickCompare}]{\setlength{\rightskip}{0pt plus 5cm}{\bf STickCompareEvent}$\ast$ {\bf sTickCompare}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classSparcISA_1_1ISA_aa6afa0d89310534cbe845f9450f7f7f3}
\hypertarget{classSparcISA_1_1ISA_ae6cd03a484c4fdb1182defef00b5c966}{
\index{SparcISA::ISA@{SparcISA::ISA}!strandStatusReg@{strandStatusReg}}
\index{strandStatusReg@{strandStatusReg}!SparcISA::ISA@{SparcISA::ISA}}
\subsubsection[{strandStatusReg}]{\setlength{\rightskip}{0pt plus 5cm}uint64\_\-t {\bf strandStatusReg}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classSparcISA_1_1ISA_ae6cd03a484c4fdb1182defef00b5c966}
\hypertarget{classSparcISA_1_1ISA_a43324060a9385bf166885c934a9cd598}{
\index{SparcISA::ISA@{SparcISA::ISA}!tba@{tba}}
\index{tba@{tba}!SparcISA::ISA@{SparcISA::ISA}}
\subsubsection[{tba}]{\setlength{\rightskip}{0pt plus 5cm}uint64\_\-t {\bf tba}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classSparcISA_1_1ISA_a43324060a9385bf166885c934a9cd598}
\hypertarget{classSparcISA_1_1ISA_a2c38447b8253c8df855e3131c95941a1}{
\index{SparcISA::ISA@{SparcISA::ISA}!tick@{tick}}
\index{tick@{tick}!SparcISA::ISA@{SparcISA::ISA}}
\subsubsection[{tick}]{\setlength{\rightskip}{0pt plus 5cm}uint64\_\-t {\bf tick}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classSparcISA_1_1ISA_a2c38447b8253c8df855e3131c95941a1}
\hypertarget{classSparcISA_1_1ISA_a87a44a4ab3e44b877905a26637748706}{
\index{SparcISA::ISA@{SparcISA::ISA}!tick\_\-cmpr@{tick\_\-cmpr}}
\index{tick\_\-cmpr@{tick\_\-cmpr}!SparcISA::ISA@{SparcISA::ISA}}
\subsubsection[{tick\_\-cmpr}]{\setlength{\rightskip}{0pt plus 5cm}uint64\_\-t {\bf tick\_\-cmpr}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classSparcISA_1_1ISA_a87a44a4ab3e44b877905a26637748706}
\hypertarget{classSparcISA_1_1ISA_ac35cd2e6db9b53a961d7c27b5ddb06e2}{
\index{SparcISA::ISA@{SparcISA::ISA}!tickCompare@{tickCompare}}
\index{tickCompare@{tickCompare}!SparcISA::ISA@{SparcISA::ISA}}
\subsubsection[{tickCompare}]{\setlength{\rightskip}{0pt plus 5cm}{\bf TickCompareEvent}$\ast$ {\bf tickCompare}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classSparcISA_1_1ISA_ac35cd2e6db9b53a961d7c27b5ddb06e2}
\hypertarget{classSparcISA_1_1ISA_a245b42e6f340c7874989d56608af5cb5}{
\index{SparcISA::ISA@{SparcISA::ISA}!tl@{tl}}
\index{tl@{tl}!SparcISA::ISA@{SparcISA::ISA}}
\subsubsection[{tl}]{\setlength{\rightskip}{0pt plus 5cm}uint8\_\-t {\bf tl}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classSparcISA_1_1ISA_a245b42e6f340c7874989d56608af5cb5}
\hypertarget{classSparcISA_1_1ISA_afed274d04ab4ab24420bbdd8db997d76}{
\index{SparcISA::ISA@{SparcISA::ISA}!tnpc@{tnpc}}
\index{tnpc@{tnpc}!SparcISA::ISA@{SparcISA::ISA}}
\subsubsection[{tnpc}]{\setlength{\rightskip}{0pt plus 5cm}uint64\_\-t {\bf tnpc}\mbox{[}{\bf MaxTL}\mbox{]}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classSparcISA_1_1ISA_afed274d04ab4ab24420bbdd8db997d76}
\hypertarget{classSparcISA_1_1ISA_a0022a569233296cddbcb0862a16a0f06}{
\index{SparcISA::ISA@{SparcISA::ISA}!TotalGlobals@{TotalGlobals}}
\index{TotalGlobals@{TotalGlobals}!SparcISA::ISA@{SparcISA::ISA}}
\subsubsection[{TotalGlobals}]{\setlength{\rightskip}{0pt plus 5cm}const int {\bf TotalGlobals} = ({\bf MaxGL} + 1) $\ast$ {\bf NumGlobalRegs}\hspace{0.3cm}{\ttfamily  \mbox{[}static, private\mbox{]}}}}
\label{classSparcISA_1_1ISA_a0022a569233296cddbcb0862a16a0f06}
\hypertarget{classSparcISA_1_1ISA_afbaca3bf9771df45107bf33d834e3108}{
\index{SparcISA::ISA@{SparcISA::ISA}!TotalWindowed@{TotalWindowed}}
\index{TotalWindowed@{TotalWindowed}!SparcISA::ISA@{SparcISA::ISA}}
\subsubsection[{TotalWindowed}]{\setlength{\rightskip}{0pt plus 5cm}const int {\bf TotalWindowed} = {\bf NWindows} $\ast$ {\bf RegsPerWindow}\hspace{0.3cm}{\ttfamily  \mbox{[}static, private\mbox{]}}}}
\label{classSparcISA_1_1ISA_afbaca3bf9771df45107bf33d834e3108}
\hypertarget{classSparcISA_1_1ISA_a9f38b96093eb2fa24e914d41ea4c2ff6}{
\index{SparcISA::ISA@{SparcISA::ISA}!tpc@{tpc}}
\index{tpc@{tpc}!SparcISA::ISA@{SparcISA::ISA}}
\subsubsection[{tpc}]{\setlength{\rightskip}{0pt plus 5cm}uint64\_\-t {\bf tpc}\mbox{[}{\bf MaxTL}\mbox{]}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classSparcISA_1_1ISA_a9f38b96093eb2fa24e914d41ea4c2ff6}
\hypertarget{classSparcISA_1_1ISA_ab944f4fa2221eb756d169e0d1f1d38d8}{
\index{SparcISA::ISA@{SparcISA::ISA}!tstate@{tstate}}
\index{tstate@{tstate}!SparcISA::ISA@{SparcISA::ISA}}
\subsubsection[{tstate}]{\setlength{\rightskip}{0pt plus 5cm}uint64\_\-t {\bf tstate}\mbox{[}{\bf MaxTL}\mbox{]}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classSparcISA_1_1ISA_ab944f4fa2221eb756d169e0d1f1d38d8}
\hypertarget{classSparcISA_1_1ISA_a17e4289d606d8e516baaf88a4fac1440}{
\index{SparcISA::ISA@{SparcISA::ISA}!tt@{tt}}
\index{tt@{tt}!SparcISA::ISA@{SparcISA::ISA}}
\subsubsection[{tt}]{\setlength{\rightskip}{0pt plus 5cm}uint16\_\-t {\bf tt}\mbox{[}{\bf MaxTL}\mbox{]}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classSparcISA_1_1ISA_a17e4289d606d8e516baaf88a4fac1440}
\hypertarget{classSparcISA_1_1ISA_aca1beb46289722aec38d4b6c230d6d50}{
\index{SparcISA::ISA@{SparcISA::ISA}!WindowOverlap@{WindowOverlap}}
\index{WindowOverlap@{WindowOverlap}!SparcISA::ISA@{SparcISA::ISA}}
\subsubsection[{WindowOverlap}]{\setlength{\rightskip}{0pt plus 5cm}const int {\bf WindowOverlap} = 8\hspace{0.3cm}{\ttfamily  \mbox{[}static, private\mbox{]}}}}
\label{classSparcISA_1_1ISA_aca1beb46289722aec38d4b6c230d6d50}


このクラスの説明は次のファイルから生成されました:\begin{DoxyCompactItemize}
\item 
arch/sparc/\hyperlink{sparc_2isa_8hh}{isa.hh}\item 
arch/sparc/\hyperlink{sparc_2isa_8cc}{isa.cc}\item 
arch/sparc/\hyperlink{ua2005_8cc}{ua2005.cc}\end{DoxyCompactItemize}
