<!DOCTYPE html>
<html lang="en">
  <head>
    <meta content="text/html; charset=windows-1252" http-equiv="content-type">
    <title>Macro Assembler for Broadcom VideoCore IV</title>
    <meta content="Marcel M&uuml;ller" name="author">
    <meta content="Raspberry Pi BCM2835 QPU macro assembler" name="keywords">
    <link rel="stylesheet" href="infstyle.css" type="text/css">
  </head>
  <body>
    <h1>VC4ASM - macro assembler for Broadcom VideoCore IV<br>
      aka Raspberry Pi GPU</h1>
    <p class="abstract">The goal of the vc4asm project is a <b>full featured
        macro assembler</b> and disassembler with <b>constraint checking</b>.<br>
      The work is based on <a href="https://github.com/jetpacapp/qpu-asm">qpu-asm
        from Pete Warden</a> which itself is based on <a href="https://github.com/elorimer/rpi-playground/tree/master/QPU/assembler">Eman's
        work</a> and some ideas also taken from <a href="https://github.com/hermanhermitage/videocoreiv-qpu"><span
          class="vcard-fullname" itemprop="name">Herman H Hermitage</span></a>.
      But it goes further by far. First of all it supports macros and functions.<br>
      Unfortunately this area is highly undocumented in the public domain. And
      so the work uses only the code from <a href="https://github.com/raspberrypi/userland/tree/master/host_applications/linux/apps/hello_pi/hello_fft">hello_fft</a>
      which is available as source and binary as Rosetta Stone. However, I try
      to keep it downwardly compatible to the Broadcom tools.</p>
    <p><a href="#vc4asm">&rarr; Assembler</a>, <a href="#vc4dis">&rarr;
        Disassembler</a>, <a href="#bugs">&rarr; Known problems</a> <a href="#build">&rarr;
        Build instructions</a>, <a href="#sample">&rarr; Samples</a>, <a href="#contact">&rarr;
        Contact</a></p>
    <h2>Download &amp; history</h2>
    <p>Download <a href="../vc4asm.tar.bz2">Source code, Raspberry Pi binary,
        examples and this documentation</a> (700k)</p>
    <dl>
      <dt>V0.1</dt>
      <dd>First public release.</dd>
      <dt>V0.1.1</dt>
      <dd>Added support for binary constants between the code.</dd>
      <dt>V0.1.2</dt>
      <dd>Added type detection macros.<br>
        Optional automatic instruction packing.<br>
        Merged with gpu_fft V2.0 including 2 Mi FFT, a few further
        optimizations.</dd>
      <dt>V0.1.3</dt>
      <dd>Fixed pack/unpack instruction, still incomplete.<br>
        Added <tt>.clone</tt> directive (experimental).<br>
        Further optimizations to hello_fft example.<br>
        Several smaller bugfixes.</dd>
      <dt>V0.1.4</dt>
      <dd>Support all shift values with small immediates.<br>
        Fixed <tt>.setf</tt> for MUL ALU.<br>
        Fixed operator <tt>&gt;&gt;&gt;</tt> and <tt>&lt;&lt;&lt;</tt>.<br>
        Support forward <tt>.clone</tt>.<br>
        Fixed validation of branch return targets.<br>
        Check for conditional TMU access.<br>
        Do not overwrite read address B with small immediate value.<br>
        Support equivalence of <tt>add</tt> ... <tt>16</tt> and <tt>sub</tt>
        ... <tt>-16</tt> in conjunction with small immediates.</dd>
      <dt>V0.1.5</dt>
      <dd>Merge with hello_fft 3.0, 4 Mi FFT, should fix RPi 2 compatibility.</dd>
      <dd>Use overlapping buffers for hello_fft, saves much memory.<br>
        Support for <tt>.ifset</tt> directive.<br>
        Support for ALU swap when combining instructions. Can e.g. handle <tt>mov
          ra16, r1; mov r1, 0x180</tt> (The constant 0x180 can only be loaded by
        the ADD ALU.)<br>
        Fix: do not auto combine TMU instructions.<br>
        Fix: do not erroneously convert signalling instructions to <tt>ldi</tt>.</dd>
      <dd>Fix: honor <tt>.if</tt>/<tt>.macro</tt> at <tt>.int</tt>/<tt>.long</tt>...<br>
        Added <tt>.foreach</tt> directive.</dd>
    </dl>
    <h2><a id="vc4asm" name="vc4asm"></a>Assembler <tt>vc4asm</tt></h2>
    <p>The heart of the software. It assembles QPU code to binary or C
      constants.</p>
    <pre>vc4asm [-o &lt;bin-output&gt;] [-c &lt;c-output&gt;] [-E &lt;preprocessed&gt;] &lt;qasm-file&gt; [&lt;qasm-file2&gt; ...]</pre>
    <h3>Options</h3>
    <dl>
      <dt><tt>-o &lt;bin-output&gt; </tt></dt>
      <dd>File name for binary output. If omitted no binary output is generated.<br>
        Note that <tt>vc4asm</tt> always writes <em>little endian</em>
        binaries.</dd>
      <dt><tt>-c &lt;C-output&gt;</tt></dt>
      <dd>File name for C/C++ output. The result does not include surrounding
        braces. So write it to a separate file and include it from C as follows:<br>
        <tt>static const uint32_t qpu_code[] = {<br>
          #include&lt;C-output&gt;<br>
          };</tt></dd>
      <dt><tt>-C</tt><tt> &lt;C-output&gt;</tt></dt>
      <dd>Same as <tt>-c</tt>, but suppress trailing '<tt>,</tt>'.</dd>
      <dt><tt>-V</tt></dt>
      <dd>Check for Videocore IV constraints, e.g. reading a register file
        address immediately after writing it.</dd>
      <dt><tt>-E &lt;preprocessed-output&gt;</tt></dt>
      <dd>This is experimental and intended for debugging purposes only.</dd>
    </dl>
    <h3>File arguments</h3>
    <p>You can pass <i>multiple files</i> to <tt>vc4asm</tt> but this will not
      create separate object modules. Instead the files are simply concatenated
      in order of appearance. You may use this feature to include platform
      specific definitions without the need to include them explicitly from
      every file. E.g.:<br>
      <tt>vc4asm -o code.bin BCM2835.qinc gpu_fft_1k.qasm</tt></p>
    <h3>Assembler reference</h3>
    <ol>
      <li><a href="expressions.html">Expressions and operators</a></li>
      <li><a href="directives.html">Assembler directives</a></li>
      <li><a href="instructions.html">Instructions</a></li>
    </ol>
    <p>See the <a href="http://www.broadcom.com/docs/support/videocore/VideoCoreIV-AG100-R.pdf">Broadcom
        VideoCore IV Reference Guide</a> for the semantics of the instructions
      and registers.</p>
    <h2><a id="vc4dis" name="vc4dis"></a>Disassembler <tt>vc4dis</tt></h2>
    <pre>vc4dis [-o &lt;qasm-output&gt;] [-x[&lt;input-format&gt;]] [-M] [-F] [-v] [-b &lt;base-addr&gt;] &lt;input-file&gt; [&lt;input-file2&gt; ...]</pre>
    <h3>Options</h3>
    <dl>
      <dt><tt>-o &lt;qasm-output&gt; </tt></dt>
      <dd>Assembler output file, <tt>stdout</tt> by default.</dd>
      <dt><tt>-x&lt;input-format&gt;</tt></dt>
      <dd><tt>32</tt> - 32 bit hexadecimal input, .e. 2 qwords per instruction,
        default if <tt>&lt;input-format&gt;</tt> is missing.<br>
        <tt>64</tt> - 64 bit hexadecimal input.<br>
        <tt>0&nbsp;</tt> - binary input, <em>little endian</em>, default
        without <tt>-x</tt>.</dd>
      <dt><tt>-M</tt></dt>
      <dd>Do not generate <tt>mov</tt> instructions. <tt>mov</tt> is no native
        QPU instruction, it is emulated by trivial operators like <tt>or r1,
          r0, r0</tt>. Without this option <tt>vc4dis</tt> generated <tt>mov</tt>
        instead of the real instruction if such a situation is detected.</dd>
      <dt><tt>-F</tt></dt>
      <dd>Do not write floating point constants. Without this option <tt>vc4dis</tt>
        writes immediate values that are likely to be a floating point number as
        float. This may not always hit the nail on the head.</dd>
      <dt><tt>-v</tt></dt>
      <dd>Write binary code and offset as comment right to each instruction.</dd>
      <dt><tt>-v2</tt></dt>
      <dd>As <tt>-v</tt> but also write QPU instruction set bit fields as
        comment right to each instruction. This is mainly for debugging
        purposes.</dd>
      <dt><tt>-V</tt></dt>
      <dd>Check for Videocore IV constraints, e.g. reading a register file
        address immediately after writing it.</dd>
      <dt><tt>-b &lt;base-addr&gt;</tt></dt>
      <dd>Base address. This is the physical memory address of the first
        instruction code passed to <tt>vc4dis</tt>. This is only significant
        for absolute branch instructions.</dd>
    </dl>
    <h3>File arguments</h3>
    <p>If you pass multiple input files they are disassembled all together into
      a single result as if they were concatenated.<br>
      The format of the input is controlled by the <tt>-x</tt> option. All
      input files must use the same format.</p>
    <h2><a id="bugs" name="bugs"></a>Known problems</h2>
    <ul>
      <li>The pack/unpack modes of r4/MUL ALU (pm=1) do not work. I simply had
        no idea so far how to implement this with reasonable effort.</li>
    </ul>
    <h2><a id="build" name="build"></a>Build instructions</h2>
    <p>The source code has hopefully no major platform dependencies, i.e. you
      don't need to build it on the Raspberry. But it requires a <a href="https://en.wikipedia.org/wiki/C++11">C++11</a>
      compliant compiler to build. Current Raspiban ships with gcc 4.9 which
      works. Raspbian Wheezy seems not to be sufficient. While I succeeded with
      gcc 4.7.3 on another platform, gcc 4.7.2 of Wheezy fails.</p>
    <ul>
      <li>Download and extract the source.</li>
      <li>Go to folder <tt>src</tt>.</li>
      <li>If not Linux have a look at the first few lines of <tt>Makefile</tt>.</li>
      <li>Execute <tt>make</tt>.</li>
      <li>Now <tt>vc4asm</tt> and <tt>vc4dis</tt> executables should build.</li>
    </ul>
    <h2><a id="sample" name="sample"></a>Sample programs</h2>
    <p>All sample programs require <em>root access</em> to run. This is because
      of the need to call <tt>mmap</tt>. See <a href="http://www.maazl.de/project/vcio2/doc/index.html">vcio2
        driver</a> for an alternative without root privileges.</p>
    <p>Furthermore you need a recent Raspbian kernel (use <tt>rpi-update</tt>)
      or create a local character device named <tt>/dev/vcio</tt> to access the
      vcio driver of the Raspi kernel: <tt>sudo mknod /dev/vcio c 100 0</tt></p>
    <p>All these restrictions apply to the original <tt>hello_fft</tt> as well.</p>
    <h3><tt>simple</tt></h3>
    <p>This is a very simple program that demonstrates the use of all available
      operators with small immediate values. It is not optimized in any way.</p>
    <h3><tt>hello_fft</tt></h3>
    <p>This is the well known hello_fft sample available. The main difference is
      that it is faster because the shader code has been optimized. The gain is
      about 39% of code size and 3% to 21% of the run time. The code will no
      longer build with another assembler since it uses some special features
      for instruction packing and scheduling.</p>
    <table border="1" cellpadding="2" cellspacing="0">
      <thead>
        <tr>
          <th>batch&rarr;</th>
          <th style="text-align: center;" colspan="3" rowspan="1">1</th>
          <th style="text-align: center;" colspan="3" rowspan="1">10</th>
        </tr>
        <tr>
          <th>&darr;points</th>
          <th>original</th>
          <th>optimized</th>
          <th>gain</th>
          <th>original</th>
          <th>optimized</th>
          <th>gain</th>
        </tr>
      </thead>
      <tbody>
        <tr>
          <td class="th">2<sup>8</sup></td>
          <td>28 &micro;s*</td>
          <td>22 &micro;s</td>
          <td>-21%</td>
          <td>18.3 &micro;s</td>
          <td>16.2 &micro;s</td>
          <td>-11%</td>
        </tr>
        <tr>
          <td class="th">2<sup>9</sup></td>
          <td>44 &micro;s<br>
          </td>
          <td>36 &micro;s</td>
          <td>-18%</td>
          <td>32.4 &micro;s</td>
          <td>28.6 &micro;s<br>
          </td>
          <td>-12%<br>
          </td>
        </tr>
        <tr>
          <td class="th">2<sup>10</sup></td>
          <td>65 &micro;s<br>
          </td>
          <td>57 &micro;s</td>
          <td>-12%</td>
          <td>55.1 &micro;s</td>
          <td>50.9 &micro;s<br>
          </td>
          <td>-8%<br>
          </td>
        </tr>
        <tr>
          <td class="th">2<sup>11</sup></td>
          <td>118 &micro;s<br>
          </td>
          <td>106 &micro;s</td>
          <td>-10%</td>
          <td>116.5 &micro;s</td>
          <td>101.6 &micro;s<br>
          </td>
          <td>-13%<br>
          </td>
        </tr>
        <tr>
          <td class="th">2<sup>12</sup></td>
          <td>268 &micro;s<br>
          </td>
          <td>255 &micro;s</td>
          <td>-5%</td>
          <td>294 &micro;s</td>
          <td>268 &micro;s<br>
          </td>
          <td>-9%<br>
          </td>
        </tr>
        <tr>
          <td class="th">2<sup>13</sup></td>
          <td>656 &micro;s<br>
          </td>
          <td>625 &micro;s</td>
          <td>-5%</td>
          <td>687 &micro;s</td>
          <td>644 &micro;s<br>
          </td>
          <td>-6%<br>
          </td>
        </tr>
        <tr>
          <td class="th">2<sup>14</sup></td>
          <td>1.300 ms<br>
          </td>
          <td>1.250 ms</td>
          <td>-4%</td>
          <td>1.293 ms*</td>
          <td>1.223 ms<br>
          </td>
          <td>-5%<br>
          </td>
        </tr>
        <tr>
          <td class="th">2<sup>15</sup></td>
          <td>3.412 ms<br>
          </td>
          <td>3.225 ms</td>
          <td>-5%</td>
          <td>3.235 ms*</td>
          <td>3.129 ms<br>
          </td>
          <td>-3%<br>
          </td>
        </tr>
        <tr>
          <td class="th">2<sup>16</sup></td>
          <td>6.65 ms<br>
          </td>
          <td>6.360 ms</td>
          <td>-4%</td>
          <td>6.457 ms</td>
          <td>6.197 ms*<br>
          </td>
          <td>-4%<br>
          </td>
        </tr>
        <tr>
          <td class="th">2<sup>17</sup></td>
          <td>16.42 ms<br>
          </td>
          <td>15.70 ms</td>
          <td>-4%</td>
          <td>16.26 ms</td>
          <td>15.53 ms<br>
          </td>
          <td>-4%<br>
          </td>
        </tr>
        <tr>
          <td class="th">2<sup>18</sup></td>
          <td>44.37 ms<br>
          </td>
          <td>42.16 ms</td>
          <td>-5%</td>
          <td>44.21 ms</td>
          <td>42.02 ms<br>
          </td>
          <td>-5%<br>
          </td>
        </tr>
        <tr>
          <td class="th">2<sup>19</sup></td>
          <td>100.3 ms<br>
          </td>
          <td>96.3 ms</td>
          <td>-4%</td>
          <td>100.1 ms</td>
          <td>96.16 ms<br>
          </td>
          <td>-4%<br>
          </td>
        </tr>
        <tr>
          <td class="th">2<sup>20</sup></td>
          <td>202.1 ms<br>
          </td>
          <td>195.7 ms</td>
          <td>-3%</td>
          <td><br>
          </td>
          <td><br>
          </td>
          <td><br>
          </td>
        </tr>
        <tr>
          <td class="th">2<sup>21</sup></td>
          <td>404.4 ms<br>
          </td>
          <td>390.7 ms</td>
          <td>-3%</td>
          <td><br>
          </td>
          <td><br>
          </td>
          <td><br>
          </td>
        </tr>
        <tr>
          <td class="th">2<sup>21</sup></td>
          <td>819.0 ms</td>
          <td>788.8 ms</td>
          <td>-4%</td>
          <td><br>
          </td>
          <td><br>
          </td>
          <td><br>
          </td>
        </tr>
      </tbody>
    </table>
    All timings are medians from repeated executions. The Raspi was slightly
    overclocked. (*) Timing is unstable, reason unknown.<br>
    <h2><a id="contact" name="contact"></a>Contact</h2>
    <p>Comments, ideas, bugs, improvements to <i>raspi at maazl dot de</i>.</p>
  </body>
</html>
