---------------------------------------------------------
--  _   _ ____   ____           _       
-- | | | |  _ \ / ___|  ___  __| |_   _ 
-- | | | | |_) | |     / _ \/ _` | | | |
-- | |_| |  __/| |___ |  __/ (_| | |_| |
--  \___/|_|    \____(_)___|\__,_|\__,_| 
-- EPSEM - UPC
-- Digital Systems Labs
-- Albert Comerma
-- v0.1 - July 2023
--
-- Lab 3:
-- A simple bcd to 7 segments converter
---------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity bcd27seg is
    port(
        bcd     : in  std_logic_vector(3 downto 0); -- BCD (binary digit)
        display : out std_logic_vector(6 downto 0) -- 7 segment output (G to A)
    );
end entity bcd27seg;

architecture rtl of bcd27seg is
begin
    --In reality the converter is just a combinational circuit
    with bcd select 
        display <=
        "0111111" when "0000", --0
        "0000110" when "0001", --1
        "1011011" when "0010", --2
        "1001111" when "0011", --3
        "1100110" when "0100", --4
        "1101101" when "0101", --5
        "1111101" when "0110", --6
        "0000111" when "0111", --7
        "1111111" when "1000", --8
        "1101111" when "1001", --9
        "1000000" when others; ---
end architecture rtl;
