/*
 * Data version: 220525_125254
 *
 * Copyright (C) 2017-2023 Texas Instruments Incorporated - http://www.ti.com/
 * ALL RIGHTS RESERVED
 */
#include <types/array_size.h>
#include <stddef.h>
#include <device_clk.h>
#include <config.h>
#include <resource.h>
#include <clk.h>
#include <device.h>
#include <build_assert.h>
#include <soc/device.h>
#include <soc/j721s2/clk_ids.h>
#include <soc/j721s2/clocks.h>
#include <soc/j721s2/devices.h>
#include <soc/j721s2/regs.h>
#include <soc/j721s2/control.h>
#include <psc.h>

BUILD_ASSERT_GLOBAL(sizeof(dev_idx_t) == (size_t) 2, dev_idx_t_is_16bit);

#define J721S2_PSC_MULTIPLE_COMPUTE_CLUSTER_J7AE_MAIN_0 0
#define J721S2_PSC_MULTIPLE_SMS_WKUP_0 1
#define J721S2_PSC_INST_J7_WKUP_PSC_WRAP_WKUP_0 0
#define J721S2_PSC_PD_PD_WKUP 0
#define J721S2_PSC_PD_PD_MCU_PULSAR 1
#define J721S2_PSC_LPSC_LPSC_WKUP_ALWAYSON 0
#define J721S2_PSC_LPSC_LPSC_DMSC 1
#define J721S2_PSC_LPSC_LPSC_DEBUG2DMSC 2
#define J721S2_PSC_LPSC_LPSC_WKUP_GPIO 3
#define J721S2_PSC_LPSC_LPSC_WKUPMCU2MAIN 4
#define J721S2_PSC_LPSC_LPSC_MAIN2WKUPMCU 5
#define J721S2_PSC_LPSC_LPSC_MCU_TEST 6
#define J721S2_PSC_LPSC_LPSC_MCU_DEBUG 7
#define J721S2_PSC_LPSC_LPSC_MCU_MCAN_0 8
#define J721S2_PSC_LPSC_LPSC_MCU_MCAN_1 9
#define J721S2_PSC_LPSC_LPSC_MCU_OSPI_0 10
#define J721S2_PSC_LPSC_LPSC_MCU_OSPI_1 11
#define J721S2_PSC_LPSC_LPSC_MCU_HYPERBUS 12
#define J721S2_PSC_LPSC_LPSC_MCU_I3C_0 13
#define J721S2_PSC_LPSC_LPSC_MCU_I3C_1 14
#define J721S2_PSC_LPSC_LPSC_MCU_ADC_0 15
#define J721S2_PSC_LPSC_LPSC_MCU_ADC_1 16
#define J721S2_PSC_LPSC_LPSC_WKUP_SPARE0 17
#define J721S2_PSC_LPSC_LPSC_WKUP_SPARE1 18
#define J721S2_PSC_LPSC_LPSC_MCU_R5_0 19
#define J721S2_PSC_LPSC_LPSC_MCU_R5_1 20
#define J721S2_PSC_LPSC_LPSC_MCU_PULSAR_PBIST_0 21
#define J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0 1
#define J721S2_PSC_PD_GP_CORE_CTL 0
#define J721S2_PSC_PD_PD_MCANSS 1
#define J721S2_PSC_PD_PD_DSS 2
#define J721S2_PSC_PD_PD_ICSS 3
#define J721S2_PSC_PD_PD_9GSS 4
#define J721S2_PSC_PD_PD_SERDES_0 5
#define J721S2_PSC_PD_PD_SERDES_1 6
#define J721S2_PSC_PD_PD_SERDES_2 7
#define J721S2_PSC_PD_PD_SERDES_3 8
#define J721S2_PSC_PD_PD_SERDES_4 9
#define J721S2_PSC_PD_PD_SERDES_5 10
#define J721S2_PSC_PD_PD_TIMER 11
#define J721S2_PSC_PD_PD_C71X_0 12
#define J721S2_PSC_PD_PD_C71X_1 13
#define J721S2_PSC_PD_PD_A72_CLUSTER_0 14
#define J721S2_PSC_PD_PD_A72_0 15
#define J721S2_PSC_PD_PD_A72_1 16
#define J721S2_PSC_PD_PD_A72_CLUSTER_1 17
#define J721S2_PSC_PD_PD_A72_2 18
#define J721S2_PSC_PD_PD_A72_3 19
#define J721S2_PSC_PD_PD_GPUCOM 20
#define J721S2_PSC_PD_PD_GPUCORE 21
#define J721S2_PSC_PD_PD_C66X_0 22
#define J721S2_PSC_PD_PD_C66X_1 23
#define J721S2_PSC_PD_PD_PULSAR_0 24
#define J721S2_PSC_PD_PD_PULSAR_1 25
#define J721S2_PSC_PD_PD_DECODE_0 26
#define J721S2_PSC_PD_PD_ENCODE_0 27
#define J721S2_PSC_PD_PD_DMPAC 28
#define J721S2_PSC_PD_PD_VPAC 29
#define J721S2_PSC_PD_PD_A72_CL0_2 30
#define J721S2_PSC_PD_PD_A72_CL0_3 31
#define J721S2_PSC_PD_PD_A72_CL1_2 32
#define J721S2_PSC_PD_PD_A72_CL1_3 33
#define J721S2_PSC_PD_PD_VPAC_1 34
#define J721S2_PSC_PD_PD_ENCODE_1 35
#define J721S2_PSC_PD_PD_DSI_1 36
#define J721S2_PSC_PD_PD_CPSW2 37
#define J721S2_PSC_PD_PD_DDR2 38
#define J721S2_PSC_PD_PD_PULSAR_2 39
#define J721S2_PSC_PD_PD_SPARE4 40
#define J721S2_PSC_PD_PD_SPARE5 41
#define J721S2_PSC_PD_PD_SPARE6 42
#define J721S2_PSC_LPSC_LPSC_MAIN_ALWAYSON 0
#define J721S2_PSC_LPSC_LPSC_MAIN_TEST 1
#define J721S2_PSC_LPSC_LPSC_MAIN_PBIST 2
#define J721S2_PSC_LPSC_LPSC_PER_AUDIO 3
#define J721S2_PSC_LPSC_LPSC_PER_ATL 4
#define J721S2_PSC_LPSC_LPSC_PER_MLB 5
#define J721S2_PSC_LPSC_LPSC_PER_MOTOR 6
#define J721S2_PSC_LPSC_LPSC_PER_MISCIO 7
#define J721S2_PSC_LPSC_LPSC_PER_GPMC 8
#define J721S2_PSC_LPSC_LPSC_PER_VPFE 9
#define J721S2_PSC_LPSC_LPSC_PER_VPE 10
#define J721S2_PSC_LPSC_LPSC_PER_SPARE0 11
#define J721S2_PSC_LPSC_LPSC_PER_SPARE1 12
#define J721S2_PSC_LPSC_LPSC_MAIN_DEBUG 13
#define J721S2_PSC_LPSC_LPSC_EMIF_DATA_0 14
#define J721S2_PSC_LPSC_LPSC_EMIF_CFG_0 15
#define J721S2_PSC_LPSC_LPSC_EMIF_DATA_1 16
#define J721S2_PSC_LPSC_LPSC_EMIF_CFG_1 17
#define J721S2_PSC_LPSC_LPSC_PER_SPARE2 18
#define J721S2_PSC_LPSC_LPSC_CC_TOP_PBIST 19
#define J721S2_PSC_LPSC_LPSC_USB_0 20
#define J721S2_PSC_LPSC_LPSC_USB_1 21
#define J721S2_PSC_LPSC_LPSC_USB_2 22
#define J721S2_PSC_LPSC_LPSC_MMC4B_0 23
#define J721S2_PSC_LPSC_LPSC_MMC4B_1 24
#define J721S2_PSC_LPSC_LPSC_MMC8B_0 25
#define J721S2_PSC_LPSC_LPSC_UFS_0 26
#define J721S2_PSC_LPSC_LPSC_UFS_1 27
#define J721S2_PSC_LPSC_LPSC_PCIE_0 28
#define J721S2_PSC_LPSC_LPSC_PCIE_1 29
#define J721S2_PSC_LPSC_LPSC_PCIE_2 30
#define J721S2_PSC_LPSC_LPSC_PCIE_3 31
#define J721S2_PSC_LPSC_LPSC_SAUL 32
#define J721S2_PSC_LPSC_LPSC_PER_I3C 33
#define J721S2_PSC_LPSC_LPSC_MAIN_MCANSS_0 34
#define J721S2_PSC_LPSC_LPSC_MAIN_MCANSS_1 35
#define J721S2_PSC_LPSC_LPSC_MAIN_MCANSS_2 36
#define J721S2_PSC_LPSC_LPSC_MAIN_MCANSS_3 37
#define J721S2_PSC_LPSC_LPSC_MAIN_MCANSS_4 38
#define J721S2_PSC_LPSC_LPSC_MAIN_MCANSS_5 39
#define J721S2_PSC_LPSC_LPSC_MAIN_MCANSS_6 40
#define J721S2_PSC_LPSC_LPSC_MAIN_MCANSS_7 41
#define J721S2_PSC_LPSC_LPSC_MAIN_MCANSS_8 42
#define J721S2_PSC_LPSC_LPSC_MAIN_MCANSS_9 43
#define J721S2_PSC_LPSC_LPSC_MAIN_MCANSS_10 44
#define J721S2_PSC_LPSC_LPSC_MAIN_MCANSS_11 45
#define J721S2_PSC_LPSC_LPSC_MAIN_MCANSS_12 46
#define J721S2_PSC_LPSC_LPSC_MAIN_MCANSS_13 47
#define J721S2_PSC_LPSC_LPSC_DSS 48
#define J721S2_PSC_LPSC_LPSC_DSS_PBIST 49
#define J721S2_PSC_LPSC_LPSC_DSI 50
#define J721S2_PSC_LPSC_LPSC_EDP_0 51
#define J721S2_PSC_LPSC_LPSC_EDP_1 52
#define J721S2_PSC_LPSC_LPSC_CSIRX_0 53
#define J721S2_PSC_LPSC_LPSC_CSIRX_1 54
#define J721S2_PSC_LPSC_LPSC_CSIRX_2 55
#define J721S2_PSC_LPSC_LPSC_CSITX_0 56
#define J721S2_PSC_LPSC_LPSC_TX_DPHY_0 57
#define J721S2_PSC_LPSC_LPSC_CSIRX_PHY_0 58
#define J721S2_PSC_LPSC_LPSC_CSIRX_PHY_1 59
#define J721S2_PSC_LPSC_LPSC_CSIRX_PHY_2 60
#define J721S2_PSC_LPSC_LPSC_ICSSG_0 61
#define J721S2_PSC_LPSC_LPSC_ICSSG_1 62
#define J721S2_PSC_LPSC_LPSC_9GSS 63
#define J721S2_PSC_LPSC_LPSC_SERDES_0 64
#define J721S2_PSC_LPSC_LPSC_SERDES_1 65
#define J721S2_PSC_LPSC_LPSC_SERDES_2 66
#define J721S2_PSC_LPSC_LPSC_SERDES_3 67
#define J721S2_PSC_LPSC_LPSC_SERDES_4 68
#define J721S2_PSC_LPSC_LPSC_SERDES_5 69
#define J721S2_PSC_LPSC_LPSC_DMTIMER_0 70
#define J721S2_PSC_LPSC_LPSC_DMTIMER_1 71
#define J721S2_PSC_LPSC_LPSC_DMTIMER_2 72
#define J721S2_PSC_LPSC_LPSC_DMTIMER_3 73
#define J721S2_PSC_LPSC_LPSC_C71X_0 74
#define J721S2_PSC_LPSC_LPSC_C71X_0_PBIST 75
#define J721S2_PSC_LPSC_LPSC_C71X_1 76
#define J721S2_PSC_LPSC_LPSC_C71X_1_PBIST 77
#define J721S2_PSC_LPSC_LPSC_A72_CLUSTER_0 78
#define J721S2_PSC_LPSC_LPSC_A72_CLUSTER_0_PBIST 79
#define J721S2_PSC_LPSC_LPSC_A72_0 80
#define J721S2_PSC_LPSC_LPSC_A72_1 81
#define J721S2_PSC_LPSC_LPSC_A72_CLUSTER_1 82
#define J721S2_PSC_LPSC_LPSC_A72_CLUSTER_1_PBIST 83
#define J721S2_PSC_LPSC_LPSC_A72_2 84
#define J721S2_PSC_LPSC_LPSC_A72_3 85
#define J721S2_PSC_LPSC_LPSC_GPUCOM 86
#define J721S2_PSC_LPSC_LPSC_GPUPBIST 87
#define J721S2_PSC_LPSC_LPSC_GPUCORE 88
#define J721S2_PSC_LPSC_LPSC_C66X_0 89
#define J721S2_PSC_LPSC_LPSC_C66X_PBIST_0 90
#define J721S2_PSC_LPSC_LPSC_C66X_1 91
#define J721S2_PSC_LPSC_LPSC_C66X_PBIST_1 92
#define J721S2_PSC_LPSC_LPSC_PULSAR_0_R5_0 93
#define J721S2_PSC_LPSC_LPSC_PULSAR_0_R5_1 94
#define J721S2_PSC_LPSC_LPSC_PULSAR_PBIST_0 95
#define J721S2_PSC_LPSC_LPSC_PULSAR_1_R5_0 96
#define J721S2_PSC_LPSC_LPSC_PULSAR_1_R5_1 97
#define J721S2_PSC_LPSC_LPSC_PULSAR_PBIST_1 98
#define J721S2_PSC_LPSC_LPSC_DECODE_0 99
#define J721S2_PSC_LPSC_LPSC_DECODE_PBIST 100
#define J721S2_PSC_LPSC_LPSC_ENCODE_0 101
#define J721S2_PSC_LPSC_LPSC_ENCODE_PBIST 102
#define J721S2_PSC_LPSC_LPSC_DMPAC 103
#define J721S2_PSC_LPSC_LPSC_SDE 104
#define J721S2_PSC_LPSC_LPSC_DMPAC_PBIST 105
#define J721S2_PSC_LPSC_LPSC_VPAC 106
#define J721S2_PSC_LPSC_LPSC_VPAC_PBIST 107
#define J721S2_PSC_LPSC_LPSC_A72_CLSTR0_CORE2 108
#define J721S2_PSC_LPSC_LPSC_A72_CLSTR0_CORE3 109
#define J721S2_PSC_LPSC_LPSC_A72_CLSTR1_CORE2 110
#define J721S2_PSC_LPSC_LPSC_A72_CLSTR1_CORE3 111
#define J721S2_PSC_LPSC_LPSC_VPAC_1 112
#define J721S2_PSC_LPSC_LPSC_VPAC_1_PBIST 113
#define J721S2_PSC_LPSC_LPSC_ENCODE_1 114
#define J721S2_PSC_LPSC_LPSC_ENCODE_1_PBIST 115
#define J721S2_PSC_LPSC_LPSC_CSITX_1 116
#define J721S2_PSC_LPSC_LPSC_TX_DPHY_1 117
#define J721S2_PSC_LPSC_LPSC_DSI_1_PBIST 118
#define J721S2_PSC_LPSC_LPSC_CPSW_2 119
#define J721S2_PSC_LPSC_LPSC_EMIF_DATA_2 120
#define J721S2_PSC_LPSC_LPSC_EMIF_CFG_2 121
#define J721S2_PSC_LPSC_LPSC_PULSAR_2_R5_0 122
#define J721S2_PSC_LPSC_LPSC_PULSAR_2_R5_1 123
#define J721S2_PSC_LPSC_LPSC_PULSAR_2_PBIST 124
#define J721S2_PSC_LPSC_LPSC_SPARE_4 125
#define J721S2_PSC_LPSC_LPSC_SPARE_5 126
#define J721S2_PSC_LPSC_LPSC_SPARE_6 127

#define J721S2_DEV_ADC12FC_16FFC_MCU_0_CLOCKS 0
#define J721S2_DEV_ADC12FC_16FFC_MCU_1_CLOCKS 7
#define J721S2_DEV_ATL_MAIN_0_CLOCKS 0
#define J721S2_DEV_COMPUTE_CLUSTER_J7AE_MAIN_0_A72SS_0_CLOCKS 272
#define J721S2_DEV_COMPUTE_CLUSTER_J7AE_MAIN_0_C71SS0_0_CLOCKS 279
#define J721S2_DEV_COMPUTE_CLUSTER_J7AE_MAIN_0_C71SS1_0_CLOCKS 283
#define J721S2_DEV_COMPUTE_CLUSTER_J7AE_MAIN_0_CLEC_0_CLOCKS 285
#define J721S2_DEV_COMPUTE_CLUSTER_J7AE_MAIN_0_CORE_CORE_0_CLOCKS 287
#define J721S2_DEV_COMPUTE_CLUSTER_J7AE_MAIN_0_DEBUG_WRAP_0_CLOCKS 290
#define J721S2_DEV_COMPUTE_CLUSTER_J7AE_MAIN_0_EN_MSMC_DOMAIN_0_CLOCKS 292
#define J721S2_DEV_COMPUTE_CLUSTER_J7AE_MAIN_0_GIC500SS_0_CLOCKS 293
#define J721S2_DEV_COMPUTE_CLUSTER_J7AE_MAIN_0_PBIST_WRAP_0_CLOCKS 294
#define J721S2_DEV_CPSW_2GUSS_MAIN_0_CLOCKS 299
#define J721S2_DEV_CPSW_2GUSS_MCU_0_CLOCKS 14
#define J721S2_DEV_CPT2_AGGREGATOR32_MAIN_AC_0_CLOCKS 333
#define J721S2_DEV_CPT2_AGGREGATOR32_MAIN_ACP_0_CLOCKS 334
#define J721S2_DEV_CPT2_AGGREGATOR32_MAIN_HC_0_CLOCKS 335
#define J721S2_DEV_CPT2_AGGREGATOR32_MAIN_MI_0_CLOCKS 336
#define J721S2_DEV_CPT2_AGGREGATOR32_MAIN_MV_0_CLOCKS 337
#define J721S2_DEV_DMTIMER_DMC1MS_MCU_0_CLOCKS 48
#define J721S2_DEV_CPT2_AGGREGATOR32_MAIN_RC_0_CLOCKS 338
#define J721S2_DEV_CPT2_AGGREGATOR32_MCU_0_CLOCKS 59
#define J721S2_DEV_CSI_RX_IF_MAIN_0_CLOCKS 339
#define J721S2_DEV_CSI_RX_IF_MAIN_1_CLOCKS 344
#define J721S2_DEV_CSI_TX_IF_V2_MAIN_0_CLOCKS 349
#define J721S2_DEV_CSI_TX_IF_V2_MAIN_1_CLOCKS 355
#define J721S2_DEV_CXSTM500SS_MAIN_0_CLOCKS 361
#define J721S2_DEV_DCC2_MAIN_0_CLOCKS 364
#define J721S2_DEV_DCC2_MAIN_1_CLOCKS 377
#define J721S2_DEV_DCC2_MAIN_2_CLOCKS 390
#define J721S2_DEV_DCC2_MAIN_3_CLOCKS 403
#define J721S2_DEV_DCC2_MAIN_4_CLOCKS 416
#define J721S2_DEV_DCC2_MAIN_5_CLOCKS 429
#define J721S2_DEV_DCC2_MAIN_6_CLOCKS 442
#define J721S2_DEV_DCC2_MAIN_7_CLOCKS 455
#define J721S2_DEV_DCC2_MAIN_8_CLOCKS 468
#define J721S2_DEV_DCC2_MAIN_9_CLOCKS 481
#define J721S2_DEV_DCC2_MCU_0_CLOCKS 60
#define J721S2_DEV_DCC2_MCU_1_CLOCKS 73
#define J721S2_DEV_DCC2_MCU_2_CLOCKS 86
#define J721S2_DEV_DEBUGSS_K3_WRAP_CV0_MAIN_0_CLOCKS 494
#define J721S2_DEV_DMPAC_TOP_MAIN_0_CLOCKS 536
#define J721S2_DEV_GTC_R10_MAIN_0_CLOCKS 537
#define J721S2_DEV_DMPAC_TOP_MAIN_0_SDE_0_CLOCKS 555
#define J721S2_DEV_DMTIMER_DMC1MS_MAIN_0_CLOCKS 556
#define J721S2_DEV_DMTIMER_DMC1MS_MAIN_1_CLOCKS 575
#define J721S2_DEV_DMTIMER_DMC1MS_MAIN_2_CLOCKS 594
#define J721S2_DEV_DMTIMER_DMC1MS_MAIN_3_CLOCKS 613
#define J721S2_DEV_DMTIMER_DMC1MS_MAIN_4_CLOCKS 632
#define J721S2_DEV_DMTIMER_DMC1MS_MAIN_5_CLOCKS 651
#define J721S2_DEV_DMTIMER_DMC1MS_MAIN_6_CLOCKS 670
#define J721S2_DEV_DMTIMER_DMC1MS_MAIN_7_CLOCKS 689
#define J721S2_DEV_DMTIMER_DMC1MS_MAIN_8_CLOCKS 708
#define J721S2_DEV_DMTIMER_DMC1MS_MAIN_9_CLOCKS 727
#define J721S2_DEV_DMTIMER_DMC1MS_MAIN_10_CLOCKS 746
#define J721S2_DEV_DMTIMER_DMC1MS_MAIN_11_CLOCKS 765
#define J721S2_DEV_DMTIMER_DMC1MS_MAIN_12_CLOCKS 784
#define J721S2_DEV_DMTIMER_DMC1MS_MAIN_13_CLOCKS 803
#define J721S2_DEV_DMTIMER_DMC1MS_MAIN_14_CLOCKS 822
#define J721S2_DEV_DMTIMER_DMC1MS_MAIN_15_CLOCKS 841
#define J721S2_DEV_DMTIMER_DMC1MS_MAIN_16_CLOCKS 860
#define J721S2_DEV_DMTIMER_DMC1MS_MAIN_17_CLOCKS 895
#define J721S2_DEV_DMTIMER_DMC1MS_MAIN_18_CLOCKS 930
#define J721S2_DEV_DMTIMER_DMC1MS_MAIN_19_CLOCKS 965
#define J721S2_DEV_DMTIMER_DMC1MS_MCU_1_CLOCKS 99
#define J721S2_DEV_DMTIMER_DMC1MS_MCU_2_CLOCKS 110
#define J721S2_DEV_DMTIMER_DMC1MS_MCU_3_CLOCKS 121
#define J721S2_DEV_DMTIMER_DMC1MS_MCU_4_CLOCKS 132
#define J721S2_DEV_DMTIMER_DMC1MS_MCU_5_CLOCKS 143
#define J721S2_DEV_DMTIMER_DMC1MS_MCU_6_CLOCKS 154
#define J721S2_DEV_DMTIMER_DMC1MS_MCU_7_CLOCKS 165
#define J721S2_DEV_DMTIMER_DMC1MS_MCU_8_CLOCKS 176
#define J721S2_DEV_DMTIMER_DMC1MS_MCU_9_CLOCKS 187
#define J721S2_DEV_ECAP_MAIN_0_CLOCKS 1000
#define J721S2_DEV_ECAP_MAIN_1_CLOCKS 1001
#define J721S2_DEV_ECAP_MAIN_2_CLOCKS 1002
#define J721S2_DEV_ELM_MAIN_0_CLOCKS 1003
#define J721S2_DEV_EMMC8SS_16FFC_MAIN_0_CLOCKS 1004
#define J721S2_DEV_EMMCSD4SS_MAIN_0_CLOCKS 1012
#define J721S2_DEV_EQEP_MAIN_0_CLOCKS 1021
#define J721S2_DEV_EQEP_MAIN_1_CLOCKS 1022
#define J721S2_DEV_EQEP_MAIN_2_CLOCKS 1023
#define J721S2_DEV_ESM_J7AM_MAIN_MAIN_0_CLOCKS 1024
#define J721S2_DEV_ESM_J7AM_WKUP_WKUP_0_CLOCKS 198
#define J721S2_DEV_ESM_MCU_MCU_0_CLOCKS 199
#define J721S2_DEV_FSS_MCU_0_FSAS_0_CLOCKS 200
#define J721S2_DEV_FSS_MCU_0_HYPERBUS1P0_0_CLOCKS 201
#define J721S2_DEV_FSS_MCU_0_OSPI_0_CLOCKS 213
#define J721S2_DEV_FSS_MCU_0_OSPI_1_CLOCKS 223
#define J721S2_DEV_GPIO_144_MAIN_0_CLOCKS 1025
#define J721S2_DEV_GPIO_144_MAIN_2_CLOCKS 1026
#define J721S2_DEV_GPIO_144_MAIN_4_CLOCKS 1027
#define J721S2_DEV_GPIO_144_MAIN_6_CLOCKS 1028
#define J721S2_DEV_GPIO_144_WKUP_0_CLOCKS 233
#define J721S2_DEV_GPIO_144_WKUP_1_CLOCKS 234
#define J721S2_DEV_GPMC_MAIN_0_CLOCKS 1029
#define J721S2_DEV_I3C_MCU_0_CLOCKS 235
#define J721S2_DEV_I3C_MCU_1_CLOCKS 240
#define J721S2_DEV_J7_LED_MAIN_0_CLOCKS 1037
#define J721S2_DEV_J7_MAIN2MCU_LVL_INTROUTER_MAIN_0_CLOCKS 244
#define J721S2_DEV_J7_MAIN2MCU_PLS_INTROUTER_MAIN_0_CLOCKS 245
#define J721S2_DEV_J7_MAIN_PORZ_SYNC_STRETCH_WKUP_0_CLOCKS 246
#define J721S2_DEV_J7_TIMESYNC_EVENT_INTROUTER_MAIN_0_CLOCKS 1039
#define J721S2_DEV_J7_WKUP_GPIOMUX_INTROUTER_WKUP_0_CLOCKS 247
#define J721S2_DEV_J7_WKUP_PSC_WRAP_WKUP_0_CLOCKS 248
#define J721S2_DEV_J7AEP_GPU_BXS464_WRAP_MAIN_0_GPU_SS_0_CLOCKS 1040
#define J721S2_DEV_J7AM_32_64_ATB_FUNNEL_MAIN_0_CLOCKS 1042
#define J721S2_DEV_J7AM_32_64_ATB_FUNNEL_MAIN_1_CLOCKS 1043
#define J721S2_DEV_J7AM_32_64_ATB_FUNNEL_MAIN_2_CLOCKS 1044
#define J721S2_DEV_J7AM_AGGR_ATB_FUNNEL_MAIN_0_CLOCKS 1045
#define J721S2_DEV_J7AM_BOLT_PGD_MAIN_0_CLOCKS 1046
#define J721S2_DEV_J7AM_CSI_PSILSS_MAIN_0_CLOCKS 1047
#define J721S2_DEV_J7AM_DBGSUSPENDROUTER_MAIN_0_CLOCKS 1048
#define J721S2_DEV_J7AM_DDR_EW_WRAP_DV_WRAP_MAIN_0_CLOCKS 1049
#define J721S2_DEV_J7AM_DDR_EW_WRAP_DV_WRAP_MAIN_1_CLOCKS 1057
#define J721S2_DEV_J7AM_DMPAC_VPAC_PSILSS_MAIN_0_CLOCKS 1065
#define J721S2_DEV_J7AM_HWA_ATB_FUNNEL_MAIN_0_CLOCKS 1066
#define J721S2_DEV_J7AM_MAIN_16FF_MAIN_0_CLOCKS 1067
#define J721S2_DEV_J7AM_MAIN_PSC_WRAP_MAIN_0_CLOCKS 1068
#define J721S2_DEV_J7AM_PULSAR_ATB_FUNNEL_MAIN_0_CLOCKS 1070
#define J721S2_DEV_J7AM_SA2_CPSW_PSILSS_MAIN_0_CLOCKS 1071
#define J721S2_DEV_USART_MAIN_0_CLOCKS 1073
#define J721S2_DEV_J7AM_WAKEUP_16FF_WKUP_0_CLOCKS 250
#define J721S2_DEV_J7VC_MAIN_GPIOMUX_INTROUTER_MAIN_0_CLOCKS 1077
#define J721S2_DEV_USART_MCU_0_CLOCKS 253
#define J721S2_DEV_J7VCL_CMP_EVENT_INTROUTER_MAIN_0_CLOCKS 1078
#define J721S2_DEV_K3_DDPA_WKUP_0_CLOCKS 259
#define J721S2_DEV_K3_DPHY_RX_MAIN_0_CLOCKS 1079
#define J721S2_DEV_K3_DPHY_RX_MAIN_1_CLOCKS 1088
#define J721S2_DEV_K3_DSS_DSI_MAIN_0_CLOCKS 1097
#define J721S2_DEV_K3_DSS_DSI_MAIN_1_CLOCKS 1103
#define J721S2_DEV_K3_DSS_EDP_MAIN_0_CLOCKS 1109
#define J721S2_DEV_BOARD_0_CLOCKS 1146
#define J721S2_DEV_K3_DSS_MAIN_0_CLOCKS 1499
#define J721S2_DEV_K3_EPWM_MAIN_0_CLOCKS 1530
#define J721S2_DEV_K3_EPWM_MAIN_1_CLOCKS 1531
#define J721S2_DEV_K3_EPWM_MAIN_2_CLOCKS 1532
#define J721S2_DEV_K3_EPWM_MAIN_3_CLOCKS 1533
#define J721S2_DEV_K3_EPWM_MAIN_4_CLOCKS 1534
#define J721S2_DEV_K3_EPWM_MAIN_5_CLOCKS 1535
#define J721S2_DEV_K3_PBIST_8C28P_WRAP_MAIN_AC_EDPDSI_CLOCKS 1536
#define J721S2_DEV_K3_PBIST_8C28P_WRAP_MAIN_AC_ENC_DEC_0_CLOCKS 1538
#define J721S2_DEV_K3_PBIST_8C28P_WRAP_MAIN_HC_0_CLOCKS 1543
#define J721S2_DEV_K3_PBIST_8C28P_WRAP_MAIN_INFRA_0_CLOCKS 1545
#define J721S2_DEV_K3_PBIST_8C28P_WRAP_MAIN_INFRA_1_CLOCKS 1547
#define J721S2_DEV_K3_PBIST_8C28P_WRAP_MAIN_NAVSS_CLOCKS 1549
#define J721S2_DEV_K3_PBIST_8C28P_WRAP_MAIN_PULSAR_0_CLOCKS 1551
#define J721S2_DEV_K3_PBIST_8C28P_WRAP_MAIN_PULSAR_1_CLOCKS 1553
#define J721S2_DEV_K3_PBIST_8C28P_WRAP_MCU_0_CLOCKS 260
#define J721S2_DEV_K3_PBIST_8C28P_WRAP_MCU_1_CLOCKS 270
#define J721S2_DEV_K3_PBIST_8C28P_WRAP_MCU_PULSAR_0_CLOCKS 280
#define J721S2_DEV_K3_VPU_WAVE521CL_MAIN_0_CLOCKS 1555
#define J721S2_DEV_K3VTM_N16FFC_WKUP_0_CLOCKS 282
#define J721S2_DEV_MCANSS_MAIN_0_CLOCKS 1559
#define J721S2_DEV_MCANSS_MAIN_1_CLOCKS 1566
#define J721S2_DEV_MCANSS_MAIN_2_CLOCKS 1573
#define J721S2_DEV_MCANSS_MAIN_3_CLOCKS 1580
#define J721S2_DEV_MCANSS_MAIN_4_CLOCKS 1587
#define J721S2_DEV_MCANSS_MAIN_5_CLOCKS 1594
#define J721S2_DEV_MCANSS_MAIN_6_CLOCKS 1601
#define J721S2_DEV_MCANSS_MAIN_7_CLOCKS 1608
#define J721S2_DEV_MCANSS_MAIN_8_CLOCKS 1615
#define J721S2_DEV_MCANSS_MAIN_9_CLOCKS 1622
#define J721S2_DEV_MCANSS_MAIN_10_CLOCKS 1629
#define J721S2_DEV_MCANSS_MAIN_11_CLOCKS 1636
#define J721S2_DEV_MCANSS_MAIN_12_CLOCKS 1643
#define J721S2_DEV_MCANSS_MAIN_13_CLOCKS 1650
#define J721S2_DEV_MCANSS_MAIN_14_CLOCKS 1657
#define J721S2_DEV_MCANSS_MAIN_15_CLOCKS 1664
#define J721S2_DEV_MCANSS_MAIN_16_CLOCKS 1671
#define J721S2_DEV_COMPUTE_CLUSTER_J7AE_MAIN_0_A72SS0_CORE0_0_CLOCKS 1678
#define J721S2_DEV_COMPUTE_CLUSTER_J7AE_MAIN_0_A72SS0_CORE1_0_CLOCKS 1679
#define J721S2_DEV_MCANSS_MAIN_17_CLOCKS 1680
#define J721S2_DEV_MCANSS_MCU_0_CLOCKS 285
#define J721S2_DEV_MCANSS_MCU_1_CLOCKS 292
#define J721S2_DEV_MCASP_MAIN_0_CLOCKS 1687
#define J721S2_DEV_MCASP_MAIN_1_CLOCKS 1739
#define J721S2_DEV_MCASP_MAIN_2_CLOCKS 1791
#define J721S2_DEV_MCASP_MAIN_3_CLOCKS 1843
#define J721S2_DEV_MCASP_MAIN_4_CLOCKS 1895
#define J721S2_DEV_MSHSI2C_MAIN_0_CLOCKS 1947
#define J721S2_DEV_MSHSI2C_MAIN_1_CLOCKS 1951
#define J721S2_DEV_MSHSI2C_MAIN_2_CLOCKS 1955
#define J721S2_DEV_MSHSI2C_MAIN_3_CLOCKS 1959
#define J721S2_DEV_MSHSI2C_MAIN_4_CLOCKS 1963
#define J721S2_DEV_MSHSI2C_MAIN_5_CLOCKS 1967
#define J721S2_DEV_MSHSI2C_MAIN_6_CLOCKS 1971
#define J721S2_DEV_MSHSI2C_MCU_0_CLOCKS 299
#define J721S2_DEV_MSHSI2C_MCU_1_CLOCKS 303
#define J721S2_DEV_MSHSI2C_WKUP_0_CLOCKS 307
#define J721S2_DEV_NAVSS512J7AM_MAIN_0_CLOCKS 1975
#define J721S2_DEV_NAVSS512J7AM_MAIN_0_BCDMA_0_CLOCKS 1977
#define J721S2_DEV_NAVSS512J7AM_MAIN_0_CPTS_0_CLOCKS 1978
#define J721S2_DEV_NAVSS512J7AM_MAIN_0_INTR_0_CLOCKS 2000
#define J721S2_DEV_NAVSS512J7AM_MAIN_0_MAILBOX1_0_CLOCKS 2001
#define J721S2_DEV_NAVSS512J7AM_MAIN_0_MAILBOX1_1_CLOCKS 2002
#define J721S2_DEV_NAVSS512J7AM_MAIN_0_MAILBOX1_2_CLOCKS 2003
#define J721S2_DEV_NAVSS512J7AM_MAIN_0_MAILBOX1_3_CLOCKS 2004
#define J721S2_DEV_NAVSS512J7AM_MAIN_0_MAILBOX1_4_CLOCKS 2005
#define J721S2_DEV_NAVSS512J7AM_MAIN_0_MAILBOX1_5_CLOCKS 2006
#define J721S2_DEV_NAVSS512J7AM_MAIN_0_MAILBOX1_6_CLOCKS 2007
#define J721S2_DEV_NAVSS512J7AM_MAIN_0_MAILBOX1_7_CLOCKS 2008
#define J721S2_DEV_NAVSS512J7AM_MAIN_0_MAILBOX1_8_CLOCKS 2009
#define J721S2_DEV_NAVSS512J7AM_MAIN_0_MAILBOX1_9_CLOCKS 2010
#define J721S2_DEV_NAVSS512J7AM_MAIN_0_MAILBOX1_10_CLOCKS 2011
#define J721S2_DEV_NAVSS512J7AM_MAIN_0_MAILBOX1_11_CLOCKS 2012
#define J721S2_DEV_NAVSS512J7AM_MAIN_0_MAILBOX_0_CLOCKS 2013
#define J721S2_DEV_NAVSS512J7AM_MAIN_0_MAILBOX_1_CLOCKS 2014
#define J721S2_DEV_NAVSS512J7AM_MAIN_0_MAILBOX_2_CLOCKS 2015
#define J721S2_DEV_NAVSS512J7AM_MAIN_0_MAILBOX_3_CLOCKS 2016
#define J721S2_DEV_NAVSS512J7AM_MAIN_0_MAILBOX_4_CLOCKS 2017
#define J721S2_DEV_NAVSS512J7AM_MAIN_0_MAILBOX_5_CLOCKS 2018
#define J721S2_DEV_NAVSS512J7AM_MAIN_0_MAILBOX_6_CLOCKS 2019
#define J721S2_DEV_NAVSS512J7AM_MAIN_0_MAILBOX_7_CLOCKS 2020
#define J721S2_DEV_NAVSS512J7AM_MAIN_0_MAILBOX_8_CLOCKS 2021
#define J721S2_DEV_NAVSS512J7AM_MAIN_0_MAILBOX_9_CLOCKS 2022
#define J721S2_DEV_NAVSS512J7AM_MAIN_0_MAILBOX_10_CLOCKS 2023
#define J721S2_DEV_NAVSS512J7AM_MAIN_0_MAILBOX_11_CLOCKS 2024
#define J721S2_DEV_NAVSS512J7AM_MAIN_0_MCRC_0_CLOCKS 2025
#define J721S2_DEV_NAVSS512J7AM_MAIN_0_MODSS_0_CLOCKS 2026
#define J721S2_DEV_NAVSS512J7AM_MAIN_0_MODSS_INTA_0_CLOCKS 2027
#define J721S2_DEV_NAVSS512J7AM_MAIN_0_MODSS_INTA_1_CLOCKS 2028
#define J721S2_DEV_NAVSS512J7AM_MAIN_0_PROXY_0_CLOCKS 2029
#define J721S2_DEV_NAVSS512J7AM_MAIN_0_PVU_0_CLOCKS 2030
#define J721S2_DEV_NAVSS512J7AM_MAIN_0_PVU_1_CLOCKS 2031
#define J721S2_DEV_NAVSS512J7AM_MAIN_0_RINGACC_0_CLOCKS 2032
#define J721S2_DEV_NAVSS512J7AM_MAIN_0_SPINLOCK_0_CLOCKS 2033
#define J721S2_DEV_NAVSS512J7AM_MAIN_0_TIMERMGR_0_CLOCKS 2034
#define J721S2_DEV_NAVSS512J7AM_MAIN_0_TIMERMGR_1_CLOCKS 2036
#define J721S2_DEV_NAVSS512J7AM_MAIN_0_UDMAP_0_CLOCKS 2038
#define J721S2_DEV_NAVSS512J7AM_MAIN_0_UDMASS_0_CLOCKS 2039
#define J721S2_DEV_NAVSS512J7AM_MAIN_0_UDMASS_INTA_0_CLOCKS 2040
#define J721S2_DEV_NAVSS512J7AM_MAIN_0_VIRTSS_0_CLOCKS 2041
#define J721S2_DEV_NAVSS_MCU_J7_MCU_0_INTR_0_CLOCKS 313
#define J721S2_DEV_NAVSS_MCU_J7_MCU_0_MCRC_0_CLOCKS 314
#define J721S2_DEV_NAVSS_MCU_J7_MCU_0_MODSS_0_CLOCKS 315
#define J721S2_DEV_NAVSS_MCU_J7_MCU_0_PROXY_0_CLOCKS 316
#define J721S2_DEV_NAVSS_MCU_J7_MCU_0_RINGACC_0_CLOCKS 0
#define J721S2_DEV_NAVSS_MCU_J7_MCU_0_UDMAP_0_CLOCKS 317
#define J721S2_DEV_NAVSS_MCU_J7_MCU_0_UDMASS_0_CLOCKS 318
#define J721S2_DEV_NAVSS_MCU_J7_MCU_0_UDMASS_INTA_0_CLOCKS 319
#define J721S2_DEV_PCIE_G3X4_128_MAIN_1_CLOCKS 2042
#define J721S2_DEV_PULSAR_SL_MAIN_0_R5_0_CLOCKS 2086
#define J721S2_DEV_PULSAR_SL_MAIN_0_R5_1_CLOCKS 2088
#define J721S2_DEV_PULSAR_SL_MAIN_1_R5_0_CLOCKS 2090
#define J721S2_DEV_PULSAR_SL_MAIN_1_R5_1_CLOCKS 2092
#define J721S2_DEV_PULSAR_SL_MCU_0_R5_0_CLOCKS 320
#define J721S2_DEV_PULSAR_SL_MCU_0_R5_1_CLOCKS 325
#define J721S2_DEV_RTI_CFG1_MAIN_A72_0_CLOCKS 2094
#define J721S2_DEV_RTI_CFG1_MAIN_A72_1_CLOCKS 2104
#define J721S2_DEV_RTI_CFG1_MAIN_C7_0_CLOCKS 2114
#define J721S2_DEV_RTI_CFG1_MAIN_C7_1_CLOCKS 2124
#define J721S2_DEV_RTI_CFG1_MAIN_GPU_CLOCKS 2134
#define J721S2_DEV_RTI_CFG1_MAIN_R5_0_CLOCKS 2144
#define J721S2_DEV_RTI_CFG1_MAIN_R5_1_CLOCKS 2154
#define J721S2_DEV_RTI_CFG1_MAIN_R5_2_CLOCKS 2164
#define J721S2_DEV_RTI_CFG1_MAIN_R5_3_CLOCKS 2174
#define J721S2_DEV_RTI_CFG1_MCU_0_CLOCKS 330
#define J721S2_DEV_RTI_CFG1_MCU_1_CLOCKS 336
#define J721S2_DEV_SA2_UL_MAIN_0_CLOCKS 2184
#define J721S2_DEV_SMS_WKUP_0_CORTEX_M4F_1_CLOCKS 342
#define J721S2_DEV_SPI_MAIN_0_CLOCKS 2187
#define J721S2_DEV_SPI_MAIN_1_CLOCKS 2193
#define J721S2_DEV_SPI_MAIN_2_CLOCKS 2199
#define J721S2_DEV_SPI_MAIN_3_CLOCKS 2205
#define J721S2_DEV_SPI_MAIN_4_CLOCKS 2211
#define J721S2_DEV_SPI_MAIN_5_CLOCKS 2215
#define J721S2_DEV_SPI_MAIN_6_CLOCKS 2221
#define J721S2_DEV_SPI_MAIN_7_CLOCKS 2227
#define J721S2_DEV_SPI_MCU_0_CLOCKS 343
#define J721S2_DEV_SPI_MCU_1_CLOCKS 349
#define J721S2_DEV_SPI_MCU_2_CLOCKS 355
#define J721S2_DEV_USART_MAIN_1_CLOCKS 2233
#define J721S2_DEV_USART_MAIN_2_CLOCKS 2237
#define J721S2_DEV_USART_MAIN_3_CLOCKS 2241
#define J721S2_DEV_USART_MAIN_4_CLOCKS 2245
#define J721S2_DEV_USART_MAIN_5_CLOCKS 2249
#define J721S2_DEV_USART_MAIN_6_CLOCKS 2253
#define J721S2_DEV_USART_MAIN_7_CLOCKS 2257
#define J721S2_DEV_USART_MAIN_8_CLOCKS 2261
#define J721S2_DEV_USART_MAIN_9_CLOCKS 2265
#define J721S2_DEV_USART_WKUP_0_CLOCKS 359
#define J721S2_DEV_USB3P0SS_16FFC_MAIN_0_CLOCKS 2269
#define J721S2_DEV_VPAC_TOP_MAIN_0_CLOCKS 2298
#define J721S2_DEV_VUSR_DUAL_MAIN_0_CLOCKS 2306
#define J721S2_DEV_WIZ16B8M4CDT_MAIN_0_CLOCKS 2340
#define J721S2_DEV_WIZ16B8M4CDT_MAIN_1_CLOCKS 2365
#define J721S2_DEV_WIZ16B8M4CT2_MAIN_0_CLOCKS 2389
#define J721S2_DEV_DMPAC_TOP_MAIN_0_MISC_0_CLOCKS 2520

static const struct dev_data j721s2_dev_adc12fc_16ffc_mcu_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7_WKUP_PSC_WRAP_WKUP_0,
		.pd		= J721S2_PSC_PD_PD_WKUP,
		.mod		= J721S2_PSC_LPSC_LPSC_MCU_ADC_0,
	},
	.dev_clk_idx		= J721S2_DEV_ADC12FC_16FFC_MCU_0_CLOCKS,
	.n_clocks		= 7,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j721s2_dev_adc12fc_16ffc_mcu_1 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7_WKUP_PSC_WRAP_WKUP_0,
		.pd		= J721S2_PSC_PD_PD_WKUP,
		.mod		= J721S2_PSC_LPSC_LPSC_MCU_ADC_1,
	},
	.dev_clk_idx		= J721S2_DEV_ADC12FC_16FFC_MCU_1_CLOCKS,
	.n_clocks		= 7,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j721s2_dev_atl_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_PER_ATL,
	},
	.dev_clk_idx		= J721S2_DEV_ATL_MAIN_0_CLOCKS,
	.n_clocks		= 272,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_c71x_0_pbist_VD __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_PD_C71X_0,
		.mod		= J721S2_PSC_LPSC_LPSC_C71X_0_PBIST,
	},
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_compute_cluster_j7ae_main_0_a72ss_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_PD_A72_CLUSTER_0,
		.mod		= J721S2_PSC_LPSC_LPSC_A72_CLUSTER_0,
	},
	.dev_clk_idx		= J721S2_DEV_COMPUTE_CLUSTER_J7AE_MAIN_0_A72SS_0_CLOCKS,
	.n_clocks		= 7,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_c71x_1_pbist_VD __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_PD_C71X_1,
		.mod		= J721S2_PSC_LPSC_LPSC_C71X_1_PBIST,
	},
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct soc_device_data compute_cluster_j7ae_main_0_domains[3] = {
	{
		.psc_idx = J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd = J721S2_PSC_PD_GP_CORE_CTL,
		.mod = J721S2_PSC_LPSC_LPSC_MMC4B_1,
	},
	{
		.psc_idx = J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd = J721S2_PSC_PD_PD_MCANSS,
		.mod = J721S2_PSC_LPSC_LPSC_MAIN_MCANSS_6,
	},
	{
		.psc_idx = PSC_DEV_NONE,
	},
};
static const struct dev_data j721s2_dev_compute_cluster_j7ae_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_MULTIPLE,
		.mod		= J721S2_PSC_MULTIPLE_COMPUTE_CLUSTER_J7AE_MAIN_0,
	},
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_compute_cluster_j7ae_main_0_a72ss0_pbist_wrap_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_PD_A72_CLUSTER_0,
		.mod		= J721S2_PSC_LPSC_LPSC_A72_CLUSTER_0_PBIST,
	},
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_compute_cluster_j7ae_main_0_c71ss0_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_PD_C71X_0,
		.mod		= J721S2_PSC_LPSC_LPSC_C71X_0,
	},
	.dev_clk_idx		= J721S2_DEV_COMPUTE_CLUSTER_J7AE_MAIN_0_C71SS0_0_CLOCKS,
	.n_clocks		= 4,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_compute_cluster_j7ae_main_0_c71ss0_mma_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_compute_cluster_j7ae_main_0_c71ss0_pbist_wrap_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_compute_cluster_j7ae_main_0_c71ss1_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_PD_C71X_1,
		.mod		= J721S2_PSC_LPSC_LPSC_C71X_1,
	},
	.dev_clk_idx		= J721S2_DEV_COMPUTE_CLUSTER_J7AE_MAIN_0_C71SS1_0_CLOCKS,
	.n_clocks		= 2,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_compute_cluster_j7ae_main_0_c71ss1_pbist_wrap_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_compute_cluster_j7ae_main_0_cfg_wrap_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_compute_cluster_j7ae_main_0_clec_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= J721S2_DEV_COMPUTE_CLUSTER_J7AE_MAIN_0_CLEC_0_CLOCKS,
	.n_clocks		= 2,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_compute_cluster_j7ae_main_0_core_core_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= J721S2_DEV_COMPUTE_CLUSTER_J7AE_MAIN_0_CORE_CORE_0_CLOCKS,
	.n_clocks		= 3,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_compute_cluster_j7ae_main_0_ddr32ss_emif0_ew_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_compute_cluster_j7ae_main_0_ddr32ss_emif1_ew_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_compute_cluster_j7ae_main_0_debug_wrap_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= J721S2_DEV_COMPUTE_CLUSTER_J7AE_MAIN_0_DEBUG_WRAP_0_CLOCKS,
	.n_clocks		= 2,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_compute_cluster_j7ae_main_0_divh2_divh0_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_compute_cluster_j7ae_main_0_divh2_divh0_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_compute_cluster_j7ae_main_0_divp_tft0_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct soc_device_data sms_wkup_0_domains[3] = {
	{
		.psc_idx = J721S2_PSC_INST_J7_WKUP_PSC_WRAP_WKUP_0,
		.pd = J721S2_PSC_PD_PD_WKUP,
		.mod = J721S2_PSC_LPSC_LPSC_DMSC,
	},
	{
		.psc_idx = J721S2_PSC_INST_J7_WKUP_PSC_WRAP_WKUP_0,
		.pd = J721S2_PSC_PD_PD_WKUP,
		.mod = J721S2_PSC_LPSC_LPSC_WKUP_SPARE0,
	},
	{
		.psc_idx = PSC_DEV_NONE,
	},
};
static const struct dev_data j721s2_dev_sms_wkup_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_MULTIPLE,
		.mod		= J721S2_PSC_MULTIPLE_SMS_WKUP_0,
	},
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j721s2_dev_compute_cluster_j7ae_main_0_divp_tft0_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_compute_cluster_j7ae_main_0_dmsc_wrap_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_compute_cluster_j7ae_main_0_en_msmc_domain_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= J721S2_DEV_COMPUTE_CLUSTER_J7AE_MAIN_0_EN_MSMC_DOMAIN_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_compute_cluster_j7ae_main_0_gic500ss_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= J721S2_DEV_COMPUTE_CLUSTER_J7AE_MAIN_0_GIC500SS_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_compute_cluster_j7ae_main_0_pbist_wrap_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_CC_TOP_PBIST,
	},
	.dev_clk_idx		= J721S2_DEV_COMPUTE_CLUSTER_J7AE_MAIN_0_PBIST_WRAP_0_CLOCKS,
	.n_clocks		= 5,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_cpsw_2guss_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_PD_CPSW2,
		.mod		= J721S2_PSC_LPSC_LPSC_CPSW_2,
	},
	.dev_clk_idx		= J721S2_DEV_CPSW_2GUSS_MAIN_0_CLOCKS,
	.n_clocks		= 34,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_cpsw_2guss_mcu_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7_WKUP_PSC_WRAP_WKUP_0,
		.pd		= J721S2_PSC_PD_PD_WKUP,
		.mod		= J721S2_PSC_LPSC_LPSC_WKUP_ALWAYSON,
	},
	.dev_clk_idx		= J721S2_DEV_CPSW_2GUSS_MCU_0_CLOCKS,
	.n_clocks		= 34,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j721s2_dev_cpt2_aggregator32_main_ac_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= J721S2_DEV_CPT2_AGGREGATOR32_MAIN_AC_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_cpt2_aggregator32_main_acp_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= J721S2_DEV_CPT2_AGGREGATOR32_MAIN_ACP_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_cpt2_aggregator32_main_hc_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= J721S2_DEV_CPT2_AGGREGATOR32_MAIN_HC_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_cpt2_aggregator32_main_mi_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= J721S2_DEV_CPT2_AGGREGATOR32_MAIN_MI_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_cpt2_aggregator32_main_mv_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= J721S2_DEV_CPT2_AGGREGATOR32_MAIN_MV_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_dmtimer_dmc1ms_mcu_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7_WKUP_PSC_WRAP_WKUP_0,
		.pd		= J721S2_PSC_PD_PD_WKUP,
		.mod		= J721S2_PSC_LPSC_LPSC_WKUP_ALWAYSON,
	},
	.dev_clk_idx		= J721S2_DEV_DMTIMER_DMC1MS_MCU_0_CLOCKS,
	.n_clocks		= 11,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j721s2_dev_cpt2_aggregator32_main_rc_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= J721S2_DEV_CPT2_AGGREGATOR32_MAIN_RC_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_cpt2_aggregator32_mcu_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7_WKUP_PSC_WRAP_WKUP_0,
		.pd		= J721S2_PSC_PD_PD_WKUP,
		.mod		= J721S2_PSC_LPSC_LPSC_WKUP_ALWAYSON,
	},
	.dev_clk_idx		= J721S2_DEV_CPT2_AGGREGATOR32_MCU_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j721s2_dev_csi_rx_if_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_PD_DSS,
		.mod		= J721S2_PSC_LPSC_LPSC_CSIRX_0,
	},
	.dev_clk_idx		= J721S2_DEV_CSI_RX_IF_MAIN_0_CLOCKS,
	.n_clocks		= 5,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_csi_rx_if_main_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_PD_DSS,
		.mod		= J721S2_PSC_LPSC_LPSC_CSIRX_1,
	},
	.dev_clk_idx		= J721S2_DEV_CSI_RX_IF_MAIN_1_CLOCKS,
	.n_clocks		= 5,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_csi_tx_if_v2_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_PD_DSS,
		.mod		= J721S2_PSC_LPSC_LPSC_CSITX_0,
	},
	.dev_clk_idx		= J721S2_DEV_CSI_TX_IF_V2_MAIN_0_CLOCKS,
	.n_clocks		= 6,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_csi_tx_if_v2_main_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_PD_DSI_1,
		.mod		= J721S2_PSC_LPSC_LPSC_CSITX_1,
	},
	.dev_clk_idx		= J721S2_DEV_CSI_TX_IF_V2_MAIN_1_CLOCKS,
	.n_clocks		= 6,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_cxstm500ss_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_DEBUG,
	},
	.dev_clk_idx		= J721S2_DEV_CXSTM500SS_MAIN_0_CLOCKS,
	.n_clocks		= 3,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_dcc2_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= J721S2_DEV_DCC2_MAIN_0_CLOCKS,
	.n_clocks		= 13,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_dcc2_main_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= J721S2_DEV_DCC2_MAIN_1_CLOCKS,
	.n_clocks		= 13,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_dcc2_main_2 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= J721S2_DEV_DCC2_MAIN_2_CLOCKS,
	.n_clocks		= 13,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_dcc2_main_3 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= J721S2_DEV_DCC2_MAIN_3_CLOCKS,
	.n_clocks		= 13,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_dcc2_main_4 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= J721S2_DEV_DCC2_MAIN_4_CLOCKS,
	.n_clocks		= 13,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_dcc2_main_5 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= J721S2_DEV_DCC2_MAIN_5_CLOCKS,
	.n_clocks		= 13,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_dcc2_main_6 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= J721S2_DEV_DCC2_MAIN_6_CLOCKS,
	.n_clocks		= 13,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_dcc2_main_7 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= J721S2_DEV_DCC2_MAIN_7_CLOCKS,
	.n_clocks		= 13,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_dcc2_main_8 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= J721S2_DEV_DCC2_MAIN_8_CLOCKS,
	.n_clocks		= 13,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_dcc2_main_9 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= J721S2_DEV_DCC2_MAIN_9_CLOCKS,
	.n_clocks		= 13,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_dcc2_mcu_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7_WKUP_PSC_WRAP_WKUP_0,
		.pd		= J721S2_PSC_PD_PD_WKUP,
		.mod		= J721S2_PSC_LPSC_LPSC_WKUP_ALWAYSON,
	},
	.dev_clk_idx		= J721S2_DEV_DCC2_MCU_0_CLOCKS,
	.n_clocks		= 13,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j721s2_dev_dcc2_mcu_1 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7_WKUP_PSC_WRAP_WKUP_0,
		.pd		= J721S2_PSC_PD_PD_WKUP,
		.mod		= J721S2_PSC_LPSC_LPSC_WKUP_ALWAYSON,
	},
	.dev_clk_idx		= J721S2_DEV_DCC2_MCU_1_CLOCKS,
	.n_clocks		= 13,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j721s2_dev_dcc2_mcu_2 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7_WKUP_PSC_WRAP_WKUP_0,
		.pd		= J721S2_PSC_PD_PD_WKUP,
		.mod		= J721S2_PSC_LPSC_LPSC_WKUP_ALWAYSON,
	},
	.dev_clk_idx		= J721S2_DEV_DCC2_MCU_2_CLOCKS,
	.n_clocks		= 13,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j721s2_dev_debugss_k3_wrap_cv0_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_DEBUG,
	},
	.dev_clk_idx		= J721S2_DEV_DEBUGSS_K3_WRAP_CV0_MAIN_0_CLOCKS,
	.n_clocks		= 42,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_dmpac_top_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_PD_DMPAC,
		.mod		= J721S2_PSC_LPSC_LPSC_DMPAC,
	},
	.dev_clk_idx		= J721S2_DEV_DMPAC_TOP_MAIN_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_dmpac_top_main_0_ctset_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_PD_DMPAC,
		.mod		= J721S2_PSC_LPSC_LPSC_DMPAC,
	},
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_dmpac_top_main_0_intd_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_PD_DMPAC,
		.mod		= J721S2_PSC_LPSC_LPSC_DMPAC,
	},
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_gtc_r10_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_PER_VPFE,
	},
	.dev_clk_idx		= J721S2_DEV_GTC_R10_MAIN_0_CLOCKS,
	.n_clocks		= 18,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_dmpac_top_main_0_sde_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_PD_DMPAC,
		.mod		= J721S2_PSC_LPSC_LPSC_SDE,
	},
	.dev_clk_idx		= J721S2_DEV_DMPAC_TOP_MAIN_0_SDE_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_dmtimer_dmc1ms_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_PD_TIMER,
		.mod		= J721S2_PSC_LPSC_LPSC_DMTIMER_0,
	},
	.dev_clk_idx		= J721S2_DEV_DMTIMER_DMC1MS_MAIN_0_CLOCKS,
	.n_clocks		= 19,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_dmtimer_dmc1ms_main_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_PD_TIMER,
		.mod		= J721S2_PSC_LPSC_LPSC_DMTIMER_1,
	},
	.dev_clk_idx		= J721S2_DEV_DMTIMER_DMC1MS_MAIN_1_CLOCKS,
	.n_clocks		= 19,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_dmtimer_dmc1ms_main_2 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_PD_TIMER,
		.mod		= J721S2_PSC_LPSC_LPSC_DMTIMER_2,
	},
	.dev_clk_idx		= J721S2_DEV_DMTIMER_DMC1MS_MAIN_2_CLOCKS,
	.n_clocks		= 19,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_dmtimer_dmc1ms_main_3 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_PD_TIMER,
		.mod		= J721S2_PSC_LPSC_LPSC_DMTIMER_3,
	},
	.dev_clk_idx		= J721S2_DEV_DMTIMER_DMC1MS_MAIN_3_CLOCKS,
	.n_clocks		= 19,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_dmtimer_dmc1ms_main_4 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= J721S2_DEV_DMTIMER_DMC1MS_MAIN_4_CLOCKS,
	.n_clocks		= 19,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_dmtimer_dmc1ms_main_5 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= J721S2_DEV_DMTIMER_DMC1MS_MAIN_5_CLOCKS,
	.n_clocks		= 19,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_dmtimer_dmc1ms_main_6 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= J721S2_DEV_DMTIMER_DMC1MS_MAIN_6_CLOCKS,
	.n_clocks		= 19,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_dmtimer_dmc1ms_main_7 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= J721S2_DEV_DMTIMER_DMC1MS_MAIN_7_CLOCKS,
	.n_clocks		= 19,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_dmtimer_dmc1ms_main_8 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_PER_SPARE0,
	},
	.dev_clk_idx		= J721S2_DEV_DMTIMER_DMC1MS_MAIN_8_CLOCKS,
	.n_clocks		= 19,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_dmtimer_dmc1ms_main_9 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_PER_SPARE0,
	},
	.dev_clk_idx		= J721S2_DEV_DMTIMER_DMC1MS_MAIN_9_CLOCKS,
	.n_clocks		= 19,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_dmtimer_dmc1ms_main_10 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_PER_SPARE0,
	},
	.dev_clk_idx		= J721S2_DEV_DMTIMER_DMC1MS_MAIN_10_CLOCKS,
	.n_clocks		= 19,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_dmtimer_dmc1ms_main_11 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_PER_SPARE0,
	},
	.dev_clk_idx		= J721S2_DEV_DMTIMER_DMC1MS_MAIN_11_CLOCKS,
	.n_clocks		= 19,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_dmtimer_dmc1ms_main_12 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_PER_SPARE0,
	},
	.dev_clk_idx		= J721S2_DEV_DMTIMER_DMC1MS_MAIN_12_CLOCKS,
	.n_clocks		= 19,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_dmtimer_dmc1ms_main_13 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_PER_SPARE0,
	},
	.dev_clk_idx		= J721S2_DEV_DMTIMER_DMC1MS_MAIN_13_CLOCKS,
	.n_clocks		= 19,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_dmtimer_dmc1ms_main_14 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_PER_SPARE0,
	},
	.dev_clk_idx		= J721S2_DEV_DMTIMER_DMC1MS_MAIN_14_CLOCKS,
	.n_clocks		= 19,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_dmtimer_dmc1ms_main_15 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_PER_SPARE0,
	},
	.dev_clk_idx		= J721S2_DEV_DMTIMER_DMC1MS_MAIN_15_CLOCKS,
	.n_clocks		= 19,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_dmtimer_dmc1ms_main_16 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_PER_SPARE0,
	},
	.dev_clk_idx		= J721S2_DEV_DMTIMER_DMC1MS_MAIN_16_CLOCKS,
	.n_clocks		= 35,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_dmtimer_dmc1ms_main_17 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_PER_SPARE0,
	},
	.dev_clk_idx		= J721S2_DEV_DMTIMER_DMC1MS_MAIN_17_CLOCKS,
	.n_clocks		= 35,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_dmtimer_dmc1ms_main_18 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_PER_SPARE0,
	},
	.dev_clk_idx		= J721S2_DEV_DMTIMER_DMC1MS_MAIN_18_CLOCKS,
	.n_clocks		= 35,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_dmtimer_dmc1ms_main_19 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_PER_SPARE0,
	},
	.dev_clk_idx		= J721S2_DEV_DMTIMER_DMC1MS_MAIN_19_CLOCKS,
	.n_clocks		= 35,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_dmtimer_dmc1ms_mcu_1 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7_WKUP_PSC_WRAP_WKUP_0,
		.pd		= J721S2_PSC_PD_PD_WKUP,
		.mod		= J721S2_PSC_LPSC_LPSC_WKUP_ALWAYSON,
	},
	.dev_clk_idx		= J721S2_DEV_DMTIMER_DMC1MS_MCU_1_CLOCKS,
	.n_clocks		= 11,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j721s2_dev_dmtimer_dmc1ms_mcu_2 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7_WKUP_PSC_WRAP_WKUP_0,
		.pd		= J721S2_PSC_PD_PD_WKUP,
		.mod		= J721S2_PSC_LPSC_LPSC_WKUP_ALWAYSON,
	},
	.dev_clk_idx		= J721S2_DEV_DMTIMER_DMC1MS_MCU_2_CLOCKS,
	.n_clocks		= 11,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j721s2_dev_dmtimer_dmc1ms_mcu_3 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7_WKUP_PSC_WRAP_WKUP_0,
		.pd		= J721S2_PSC_PD_PD_WKUP,
		.mod		= J721S2_PSC_LPSC_LPSC_WKUP_ALWAYSON,
	},
	.dev_clk_idx		= J721S2_DEV_DMTIMER_DMC1MS_MCU_3_CLOCKS,
	.n_clocks		= 11,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j721s2_dev_dmtimer_dmc1ms_mcu_4 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7_WKUP_PSC_WRAP_WKUP_0,
		.pd		= J721S2_PSC_PD_PD_WKUP,
		.mod		= J721S2_PSC_LPSC_LPSC_WKUP_ALWAYSON,
	},
	.dev_clk_idx		= J721S2_DEV_DMTIMER_DMC1MS_MCU_4_CLOCKS,
	.n_clocks		= 11,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j721s2_dev_dmtimer_dmc1ms_mcu_5 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7_WKUP_PSC_WRAP_WKUP_0,
		.pd		= J721S2_PSC_PD_PD_WKUP,
		.mod		= J721S2_PSC_LPSC_LPSC_WKUP_ALWAYSON,
	},
	.dev_clk_idx		= J721S2_DEV_DMTIMER_DMC1MS_MCU_5_CLOCKS,
	.n_clocks		= 11,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j721s2_dev_dmtimer_dmc1ms_mcu_6 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7_WKUP_PSC_WRAP_WKUP_0,
		.pd		= J721S2_PSC_PD_PD_WKUP,
		.mod		= J721S2_PSC_LPSC_LPSC_WKUP_ALWAYSON,
	},
	.dev_clk_idx		= J721S2_DEV_DMTIMER_DMC1MS_MCU_6_CLOCKS,
	.n_clocks		= 11,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j721s2_dev_dmtimer_dmc1ms_mcu_7 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7_WKUP_PSC_WRAP_WKUP_0,
		.pd		= J721S2_PSC_PD_PD_WKUP,
		.mod		= J721S2_PSC_LPSC_LPSC_WKUP_ALWAYSON,
	},
	.dev_clk_idx		= J721S2_DEV_DMTIMER_DMC1MS_MCU_7_CLOCKS,
	.n_clocks		= 11,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j721s2_dev_dmtimer_dmc1ms_mcu_8 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7_WKUP_PSC_WRAP_WKUP_0,
		.pd		= J721S2_PSC_PD_PD_WKUP,
		.mod		= J721S2_PSC_LPSC_LPSC_WKUP_ALWAYSON,
	},
	.dev_clk_idx		= J721S2_DEV_DMTIMER_DMC1MS_MCU_8_CLOCKS,
	.n_clocks		= 11,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j721s2_dev_dmtimer_dmc1ms_mcu_9 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7_WKUP_PSC_WRAP_WKUP_0,
		.pd		= J721S2_PSC_PD_PD_WKUP,
		.mod		= J721S2_PSC_LPSC_LPSC_WKUP_ALWAYSON,
	},
	.dev_clk_idx		= J721S2_DEV_DMTIMER_DMC1MS_MCU_9_CLOCKS,
	.n_clocks		= 11,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j721s2_dev_ecap_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_PER_MOTOR,
	},
	.dev_clk_idx		= J721S2_DEV_ECAP_MAIN_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_ecap_main_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_PER_MOTOR,
	},
	.dev_clk_idx		= J721S2_DEV_ECAP_MAIN_1_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_ecap_main_2 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_PER_MOTOR,
	},
	.dev_clk_idx		= J721S2_DEV_ECAP_MAIN_2_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_elm_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_PER_GPMC,
	},
	.dev_clk_idx		= J721S2_DEV_ELM_MAIN_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_emif_data_0_VD __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_EMIF_DATA_0,
	},
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_emif_data_1_VD __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_EMIF_DATA_1,
	},
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_emmc8ss_16ffc_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_MMC8B_0,
	},
	.dev_clk_idx		= J721S2_DEV_EMMC8SS_16FFC_MAIN_0_CLOCKS,
	.n_clocks		= 8,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_emmcsd4ss_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_MMC4B_0,
	},
	.dev_clk_idx		= J721S2_DEV_EMMCSD4SS_MAIN_0_CLOCKS,
	.n_clocks		= 9,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_eqep_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_PER_MOTOR,
	},
	.dev_clk_idx		= J721S2_DEV_EQEP_MAIN_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_eqep_main_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_PER_MOTOR,
	},
	.dev_clk_idx		= J721S2_DEV_EQEP_MAIN_1_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_eqep_main_2 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_PER_MOTOR,
	},
	.dev_clk_idx		= J721S2_DEV_EQEP_MAIN_2_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_esm_j7am_main_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= J721S2_DEV_ESM_J7AM_MAIN_MAIN_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_esm_j7am_wkup_wkup_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7_WKUP_PSC_WRAP_WKUP_0,
		.pd		= J721S2_PSC_PD_PD_WKUP,
		.mod		= J721S2_PSC_LPSC_LPSC_WKUP_ALWAYSON,
	},
	.dev_clk_idx		= J721S2_DEV_ESM_J7AM_WKUP_WKUP_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j721s2_dev_esm_mcu_mcu_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7_WKUP_PSC_WRAP_WKUP_0,
		.pd		= J721S2_PSC_PD_PD_WKUP,
		.mod		= J721S2_PSC_LPSC_LPSC_WKUP_ALWAYSON,
	},
	.dev_clk_idx		= J721S2_DEV_ESM_MCU_MCU_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j721s2_dev_fss_mcu_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j721s2_dev_fss_mcu_0_fsas_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7_WKUP_PSC_WRAP_WKUP_0,
		.pd		= J721S2_PSC_PD_PD_WKUP,
		.mod		= J721S2_PSC_LPSC_LPSC_WKUP_ALWAYSON,
	},
	.dev_clk_idx		= J721S2_DEV_FSS_MCU_0_FSAS_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j721s2_dev_fss_mcu_0_hyperbus1p0_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7_WKUP_PSC_WRAP_WKUP_0,
		.pd		= J721S2_PSC_PD_PD_WKUP,
		.mod		= J721S2_PSC_LPSC_LPSC_MCU_HYPERBUS,
	},
	.dev_clk_idx		= J721S2_DEV_FSS_MCU_0_HYPERBUS1P0_0_CLOCKS,
	.n_clocks		= 12,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j721s2_dev_fss_mcu_0_ospi_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7_WKUP_PSC_WRAP_WKUP_0,
		.pd		= J721S2_PSC_PD_PD_WKUP,
		.mod		= J721S2_PSC_LPSC_LPSC_MCU_OSPI_0,
	},
	.dev_clk_idx		= J721S2_DEV_FSS_MCU_0_OSPI_0_CLOCKS,
	.n_clocks		= 10,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j721s2_dev_fss_mcu_0_ospi_1 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7_WKUP_PSC_WRAP_WKUP_0,
		.pd		= J721S2_PSC_PD_PD_WKUP,
		.mod		= J721S2_PSC_LPSC_LPSC_MCU_OSPI_1,
	},
	.dev_clk_idx		= J721S2_DEV_FSS_MCU_0_OSPI_1_CLOCKS,
	.n_clocks		= 10,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j721s2_dev_gpio_144_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= J721S2_DEV_GPIO_144_MAIN_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_gpio_144_main_2 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_PER_VPFE,
	},
	.dev_clk_idx		= J721S2_DEV_GPIO_144_MAIN_2_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_gpio_144_main_4 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_PER_VPFE,
	},
	.dev_clk_idx		= J721S2_DEV_GPIO_144_MAIN_4_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_gpio_144_main_6 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_PER_VPFE,
	},
	.dev_clk_idx		= J721S2_DEV_GPIO_144_MAIN_6_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_gpio_144_wkup_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7_WKUP_PSC_WRAP_WKUP_0,
		.pd		= J721S2_PSC_PD_PD_WKUP,
		.mod		= J721S2_PSC_LPSC_LPSC_WKUP_GPIO,
	},
	.dev_clk_idx		= J721S2_DEV_GPIO_144_WKUP_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j721s2_dev_gpio_144_wkup_1 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7_WKUP_PSC_WRAP_WKUP_0,
		.pd		= J721S2_PSC_PD_PD_WKUP,
		.mod		= J721S2_PSC_LPSC_LPSC_WKUP_GPIO,
	},
	.dev_clk_idx		= J721S2_DEV_GPIO_144_WKUP_1_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j721s2_dev_gpmc_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_PER_GPMC,
	},
	.dev_clk_idx		= J721S2_DEV_GPMC_MAIN_0_CLOCKS,
	.n_clocks		= 8,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_i3c_mcu_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7_WKUP_PSC_WRAP_WKUP_0,
		.pd		= J721S2_PSC_PD_PD_WKUP,
		.mod		= J721S2_PSC_LPSC_LPSC_MCU_I3C_0,
	},
	.dev_clk_idx		= J721S2_DEV_I3C_MCU_0_CLOCKS,
	.n_clocks		= 5,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j721s2_dev_i3c_mcu_1 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7_WKUP_PSC_WRAP_WKUP_0,
		.pd		= J721S2_PSC_PD_PD_WKUP,
		.mod		= J721S2_PSC_LPSC_LPSC_MCU_I3C_1,
	},
	.dev_clk_idx		= J721S2_DEV_I3C_MCU_1_CLOCKS,
	.n_clocks		= 4,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j721s2_dev_j7_led_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= J721S2_DEV_J7_LED_MAIN_0_CLOCKS,
	.n_clocks		= 2,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_j7_main2mcu_lvl_introuter_main_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_PER_VPFE,
	},
	.dev_clk_idx		= J721S2_DEV_J7_MAIN2MCU_LVL_INTROUTER_MAIN_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j721s2_dev_j7_main2mcu_pls_introuter_main_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_PER_VPFE,
	},
	.dev_clk_idx		= J721S2_DEV_J7_MAIN2MCU_PLS_INTROUTER_MAIN_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j721s2_dev_j7_main_porz_sync_stretch_wkup_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= J721S2_DEV_J7_MAIN_PORZ_SYNC_STRETCH_WKUP_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j721s2_dev_j7_timesync_event_introuter_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_PER_VPFE,
	},
	.dev_clk_idx		= J721S2_DEV_J7_TIMESYNC_EVENT_INTROUTER_MAIN_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_j7_wkup_gpiomux_introuter_wkup_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7_WKUP_PSC_WRAP_WKUP_0,
		.pd		= J721S2_PSC_PD_PD_WKUP,
		.mod		= J721S2_PSC_LPSC_LPSC_WKUP_ALWAYSON,
	},
	.dev_clk_idx		= J721S2_DEV_J7_WKUP_GPIOMUX_INTROUTER_WKUP_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static struct psc_data j721s2_j7_wkup_psc_wrap_wkup_0_data __attribute__((__section__(".bss.devgroup.MCU_WAKEUP")));
static const struct psc_pd_data j721s2_j7_wkup_psc_wrap_wkup_0_pd_data[J721S2_PSC_PD_PD_MCU_PULSAR + 1] __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	[J721S2_PSC_PD_PD_WKUP] =	{
		.flags	= PSC_PD_EXISTS,
	},
	[J721S2_PSC_PD_PD_MCU_PULSAR] = {
		.flags	= PSC_PD_EXISTS,
	},
};
static struct psc_pd j721s2_j7_wkup_psc_wrap_wkup_0_powerdomains[ARRAY_SIZE(j721s2_j7_wkup_psc_wrap_wkup_0_pd_data)] __attribute__((__section__(".bss.devgroup.MCU_WAKEUP")));
static const dev_idx_t dev_list_LPSC_wkup_alwayson[39] __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	J721S2_DEV_MCU_CPSW0,
	J721S2_DEV_MCU_CPT2_AGGR0,
	J721S2_DEV_MCU_DCC0,
	J721S2_DEV_MCU_DCC1,
	J721S2_DEV_MCU_DCC2,
	J721S2_DEV_MCU_TIMER0,
	J721S2_DEV_MCU_TIMER1,
	J721S2_DEV_MCU_TIMER2,
	J721S2_DEV_MCU_TIMER3,
	J721S2_DEV_MCU_TIMER4,
	J721S2_DEV_MCU_TIMER5,
	J721S2_DEV_MCU_TIMER6,
	J721S2_DEV_MCU_TIMER7,
	J721S2_DEV_MCU_TIMER8,
	J721S2_DEV_MCU_TIMER9,
	J721S2_DEV_WKUP_ESM0,
	J721S2_DEV_MCU_ESM0,
	J721S2_DEV_MCU_FSS0_FSAS_0,
	J721S2_DEV_MCU_FSS0_HYPERBUS1P0_0,
	J721S2_DEV_MCU_FSS0_OSPI_0,
	J721S2_DEV_MCU_FSS0_OSPI_1,
	J721S2_DEV_WKUP_GPIOMUX_INTRTR0,
	J721S2_DEV_WKUP_DDPA0,
	J721S2_DEV_WKUP_VTM0,
	J721S2_DEV_MCU_I2C0,
	J721S2_DEV_MCU_I2C1,
	J721S2_DEV_MCU_NAVSS0_INTR_ROUTER_0,
	J721S2_DEV_MCU_NAVSS0_MCRC_0,
	J721S2_DEV_MCU_NAVSS0_MODSS,
	J721S2_DEV_MCU_NAVSS0_PROXY0,
	J721S2_DEV_MCU_NAVSS0_RINGACC0,
	J721S2_DEV_MCU_NAVSS0_UDMAP_0,
	J721S2_DEV_MCU_NAVSS0_UDMASS,
	J721S2_DEV_MCU_NAVSS0_UDMASS_INTA_0,
	J721S2_DEV_MCU_MCSPI0,
	J721S2_DEV_MCU_MCSPI1,
	J721S2_DEV_MCU_MCSPI2,
	J721S2_DEV_MCU_UART0,
	DEV_ID_NONE,
};
static const dev_idx_t dev_list_LPSC_wkup_gpio[5] __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	J721S2_DEV_WKUP_GPIO0,
	J721S2_DEV_WKUP_GPIO1,
	J721S2_DEV_WKUP_I2C0,
	J721S2_DEV_WKUP_UART0,
	DEV_ID_NONE,
};
static const struct lpsc_module_data j721s2_j7_wkup_psc_wrap_wkup_0_mod_data[J721S2_PSC_LPSC_LPSC_MCU_PULSAR_PBIST_0 + 1] __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	[J721S2_PSC_LPSC_LPSC_WKUP_ALWAYSON] =	    {
		.powerdomain		= J721S2_PSC_PD_PD_WKUP,
		.lpsc_dev.dev_list	= dev_list_LPSC_wkup_alwayson,
		.flags			= LPSC_MODULE_EXISTS | LPSC_NO_CLOCK_GATING | LPSC_NO_MODULE_RESET | LPSC_DEVICES_LIST,
	},
	[J721S2_PSC_LPSC_LPSC_DMSC] =		    {
		.powerdomain		= J721S2_PSC_PD_PD_WKUP,
		.lpsc_dev.dev_array	=	    {
			J721S2_DEV_WKUP_SMS0,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_HAS_LOCAL_RESET,
	},
	[J721S2_PSC_LPSC_LPSC_DEBUG2DMSC] =	    {
		.powerdomain		= J721S2_PSC_PD_PD_WKUP,
		.lpsc_dev.dev_array	=	    {
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_NO_CLOCK_GATING | LPSC_NO_MODULE_RESET,
	},
	[J721S2_PSC_LPSC_LPSC_WKUP_GPIO] =	    {
		.powerdomain		= J721S2_PSC_PD_PD_WKUP,
		.lpsc_dev.dev_list	= dev_list_LPSC_wkup_gpio,
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEVICES_LIST,
	},
	[J721S2_PSC_LPSC_LPSC_WKUPMCU2MAIN] =	    {
		.powerdomain		= J721S2_PSC_PD_PD_WKUP,
		.lpsc_dev.dev_array	=	    {
			J721S2_DEV_WKUPMCU2MAIN_VD,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_NO_CLOCK_GATING | LPSC_NO_MODULE_RESET,
	},
	[J721S2_PSC_LPSC_LPSC_MAIN2WKUPMCU] =	    {
		.powerdomain		= J721S2_PSC_PD_PD_WKUP,
		.lpsc_dev.dev_array	=	    {
			J721S2_DEV_MAIN2WKUPMCU_VD,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_NO_CLOCK_GATING | LPSC_NO_MODULE_RESET,
	},
	[J721S2_PSC_LPSC_LPSC_MCU_TEST] =	    {
		.powerdomain		= J721S2_PSC_PD_PD_WKUP,
		.lpsc_dev.dev_array	=	    {
			J721S2_DEV_MCU_PBIST0,
			J721S2_DEV_MCU_PBIST1,
		},
		.flags			= LPSC_MODULE_EXISTS,
	},
	[J721S2_PSC_LPSC_LPSC_MCU_DEBUG] =	    {
		.powerdomain		= J721S2_PSC_PD_PD_WKUP,
		.lpsc_dev.dev_array	=	    {
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_NO_CLOCK_GATING | LPSC_NO_MODULE_RESET,
	},
	[J721S2_PSC_LPSC_LPSC_MCU_MCAN_0] =	    {
		.powerdomain		= J721S2_PSC_PD_PD_WKUP,
		.lpsc_dev.dev_array	=	    {
			J721S2_DEV_MCU_MCAN0,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS,
	},
	[J721S2_PSC_LPSC_LPSC_MCU_MCAN_1] =	    {
		.powerdomain		= J721S2_PSC_PD_PD_WKUP,
		.lpsc_dev.dev_array	=	    {
			J721S2_DEV_MCU_MCAN1,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS,
	},
	[J721S2_PSC_LPSC_LPSC_MCU_OSPI_0] =	    {
		.powerdomain		= J721S2_PSC_PD_PD_WKUP,
		.lpsc_dev.dev_array	=	    {
			J721S2_DEV_MCU_FSS0_OSPI_0,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS,
	},
	[J721S2_PSC_LPSC_LPSC_MCU_OSPI_1] =	    {
		.powerdomain		= J721S2_PSC_PD_PD_WKUP,
		.lpsc_dev.dev_array	=	    {
			J721S2_DEV_MCU_FSS0_OSPI_1,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS,
	},
	[J721S2_PSC_LPSC_LPSC_MCU_HYPERBUS] =	    {
		.powerdomain		= J721S2_PSC_PD_PD_WKUP,
		.lpsc_dev.dev_array	=	    {
			J721S2_DEV_MCU_FSS0_HYPERBUS1P0_0,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS,
	},
	[J721S2_PSC_LPSC_LPSC_MCU_I3C_0] =	    {
		.powerdomain		= J721S2_PSC_PD_PD_WKUP,
		.lpsc_dev.dev_array	=	    {
			J721S2_DEV_MCU_I3C0,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS,
	},
	[J721S2_PSC_LPSC_LPSC_MCU_I3C_1] =	    {
		.powerdomain		= J721S2_PSC_PD_PD_WKUP,
		.lpsc_dev.dev_array	=	    {
			J721S2_DEV_MCU_I3C1,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_NO_CLOCK_GATING,
	},
	[J721S2_PSC_LPSC_LPSC_MCU_ADC_0] =	    {
		.powerdomain		= J721S2_PSC_PD_PD_WKUP,
		.lpsc_dev.dev_array	=	    {
			J721S2_DEV_MCU_ADC12FC_16FFC0,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS,
	},
	[J721S2_PSC_LPSC_LPSC_MCU_ADC_1] =	    {
		.powerdomain		= J721S2_PSC_PD_PD_WKUP,
		.lpsc_dev.dev_array	=	    {
			J721S2_DEV_MCU_ADC12FC_16FFC1,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS,
	},
	[J721S2_PSC_LPSC_LPSC_WKUP_SPARE0] =	    {
		.powerdomain		= J721S2_PSC_PD_PD_WKUP,
		.lpsc_dev.dev_array	=	    {
			J721S2_DEV_WKUP_SMS0,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS,
	},
	[J721S2_PSC_LPSC_LPSC_WKUP_SPARE1] =	    {
		.powerdomain		= J721S2_PSC_PD_PD_WKUP,
		.lpsc_dev.dev_array	=	    {
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS,
	},
	[J721S2_PSC_LPSC_LPSC_MCU_R5_0] =	    {
		.powerdomain		= J721S2_PSC_PD_PD_MCU_PULSAR,
		.lpsc_dev.dev_array	=	    {
			J721S2_DEV_MCU_R5FSS0_CORE0,
			J721S2_DEV_MCU_RTI0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_HAS_LOCAL_RESET,
	},
	[J721S2_PSC_LPSC_LPSC_MCU_R5_1] =	    {
		.powerdomain		= J721S2_PSC_PD_PD_MCU_PULSAR,
		.lpsc_dev.dev_array	=	    {
			J721S2_DEV_MCU_R5FSS0_CORE1,
			J721S2_DEV_MCU_RTI1,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_HAS_LOCAL_RESET,
	},
	[J721S2_PSC_LPSC_LPSC_MCU_PULSAR_PBIST_0] = {
		.powerdomain		= J721S2_PSC_PD_PD_MCU_PULSAR,
		.depends_psc_idx	= J721S2_PSC_INST_J7_WKUP_PSC_WRAP_WKUP_0,
		.depends		= J721S2_PSC_LPSC_LPSC_MCU_R5_1,
		.lpsc_dev.dev_array	=	    {
			J721S2_DEV_MCU_PBIST2,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
};
static struct lpsc_module j721s2_j7_wkup_psc_wrap_wkup_0_modules[ARRAY_SIZE(j721s2_j7_wkup_psc_wrap_wkup_0_mod_data)] __attribute__((__section__(".bss.devgroup.MCU_WAKEUP")));
static const u8 j721s2_dev_j7_wkup_psc_wrap_wkup_0_resources[] __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	RDAT_HDR(RESOURCE_MEM, 1, STRUE),
	RDAT_MEM(0x42000000),
};
static const struct psc_drv_data j721s2_dev_j7_wkup_psc_wrap_wkup_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.data					= &j721s2_j7_wkup_psc_wrap_wkup_0_data,
	.pd_data				= j721s2_j7_wkup_psc_wrap_wkup_0_pd_data,
	.powerdomains				= j721s2_j7_wkup_psc_wrap_wkup_0_powerdomains,
	.pd_count				= ARRAY_SIZE(j721s2_j7_wkup_psc_wrap_wkup_0_pd_data),
	.mod_data				= j721s2_j7_wkup_psc_wrap_wkup_0_mod_data,
	.modules				= j721s2_j7_wkup_psc_wrap_wkup_0_modules,
	.module_count				= ARRAY_SIZE(j721s2_j7_wkup_psc_wrap_wkup_0_mod_data),
	.psc_idx				= 0,
	.drv_data				= {
		.dev_data			= {
			.soc			= {
				.psc_idx	= PSC_DEV_NONE,
			},
			.dev_clk_idx		= J721S2_DEV_J7_WKUP_PSC_WRAP_WKUP_0_CLOCKS,
			.n_clocks		= 2,
			.pm_devgrp		= PM_DEVGRP_00,
			.flags			= DEVD_FLAG_DO_INIT | DEVD_FLAG_DRV_DATA,
		},
		.drv				= &psc_drv,
		.r				= j721s2_dev_j7_wkup_psc_wrap_wkup_0_resources,
	},
};
static const struct dev_data j721s2_dev_j7aep_gpu_bxs464_wrap_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_j7aep_gpu_bxs464_wrap_main_0_dft_embed_pbist_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_PD_GPUCOM,
		.mod		= J721S2_PSC_LPSC_LPSC_GPUPBIST,
	},
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_j7aep_gpu_bxs464_wrap_main_0_gpu_ss_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_PD_GPUCOM,
		.mod		= J721S2_PSC_LPSC_LPSC_GPUCOM,
	},
	.dev_clk_idx		= J721S2_DEV_J7AEP_GPU_BXS464_WRAP_MAIN_0_GPU_SS_0_CLOCKS,
	.n_clocks		= 2,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_j7am_32_64_atb_funnel_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= J721S2_DEV_J7AM_32_64_ATB_FUNNEL_MAIN_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_j7am_32_64_atb_funnel_main_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= J721S2_DEV_J7AM_32_64_ATB_FUNNEL_MAIN_1_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_j7am_32_64_atb_funnel_main_2 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= J721S2_DEV_J7AM_32_64_ATB_FUNNEL_MAIN_2_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_j7am_aggr_atb_funnel_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= J721S2_DEV_J7AM_AGGR_ATB_FUNNEL_MAIN_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_j7am_bolt_pgd_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= J721S2_DEV_J7AM_BOLT_PGD_MAIN_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_j7am_csi_psilss_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= J721S2_DEV_J7AM_CSI_PSILSS_MAIN_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_j7am_dbgsuspendrouter_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_DEBUG,
	},
	.dev_clk_idx		= J721S2_DEV_J7AM_DBGSUSPENDROUTER_MAIN_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_j7am_ddr_ew_wrap_dv_wrap_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_EMIF_CFG_0,
	},
	.dev_clk_idx		= J721S2_DEV_J7AM_DDR_EW_WRAP_DV_WRAP_MAIN_0_CLOCKS,
	.n_clocks		= 8,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_j7am_ddr_ew_wrap_dv_wrap_main_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_EMIF_CFG_1,
	},
	.dev_clk_idx		= J721S2_DEV_J7AM_DDR_EW_WRAP_DV_WRAP_MAIN_1_CLOCKS,
	.n_clocks		= 8,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_j7am_dmpac_vpac_psilss_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= J721S2_DEV_J7AM_DMPAC_VPAC_PSILSS_MAIN_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_j7am_hwa_atb_funnel_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= J721S2_DEV_J7AM_HWA_ATB_FUNNEL_MAIN_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_j7am_main_16ff_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= J721S2_DEV_J7AM_MAIN_16FF_MAIN_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static struct psc_data j721s2_j7am_main_psc_wrap_main_0_data __attribute__((__section__(".bss.devgroup.MAIN")));
static const struct psc_pd_data j721s2_j7am_main_psc_wrap_main_0_pd_data[J721S2_PSC_PD_PD_SPARE6 + 1] __attribute__((__section__(".const.devgroup.MAIN"))) = {
	[J721S2_PSC_PD_GP_CORE_CTL] =	   {
		.flags	= PSC_PD_EXISTS,
	},
	[J721S2_PSC_PD_PD_MCANSS] =	   {
		.depends	= J721S2_PSC_PD_GP_CORE_CTL,
		.flags		= PSC_PD_EXISTS | PSC_PD_ALWAYSON | PSC_PD_DEPENDS,
	},
	[J721S2_PSC_PD_PD_DSS] =	   {
		.depends	= J721S2_PSC_PD_GP_CORE_CTL,
		.flags		= PSC_PD_EXISTS | PSC_PD_ALWAYSON | PSC_PD_DEPENDS,
	},
	[J721S2_PSC_PD_PD_ICSS] =	   {
		.flags	= PSC_PD_EXISTS | PSC_PD_ALWAYSON,
	},
	[J721S2_PSC_PD_PD_9GSS] =	   {
		.flags	= PSC_PD_EXISTS | PSC_PD_ALWAYSON,
	},
	[J721S2_PSC_PD_PD_SERDES_0] =	   {
		.flags	= PSC_PD_EXISTS | PSC_PD_ALWAYSON,
	},
	[J721S2_PSC_PD_PD_SERDES_1] =	   {
		.flags	= PSC_PD_EXISTS | PSC_PD_ALWAYSON,
	},
	[J721S2_PSC_PD_PD_SERDES_2] =	   {
		.flags	= PSC_PD_EXISTS | PSC_PD_ALWAYSON,
	},
	[J721S2_PSC_PD_PD_SERDES_3] =	   {
		.flags	= PSC_PD_EXISTS | PSC_PD_ALWAYSON,
	},
	[J721S2_PSC_PD_PD_SERDES_4] =	   {
		.flags	= PSC_PD_EXISTS | PSC_PD_ALWAYSON,
	},
	[J721S2_PSC_PD_PD_SERDES_5] =	   {
		.flags	= PSC_PD_EXISTS | PSC_PD_ALWAYSON,
	},
	[J721S2_PSC_PD_PD_TIMER] =	   {
		.depends	= J721S2_PSC_PD_GP_CORE_CTL,
		.flags		= PSC_PD_EXISTS | PSC_PD_ALWAYSON | PSC_PD_DEPENDS,
	},
	[J721S2_PSC_PD_PD_C71X_0] =	   {
		.flags	= PSC_PD_EXISTS,
	},
	[J721S2_PSC_PD_PD_C71X_1] =	   {
		.flags	= PSC_PD_EXISTS,
	},
	[J721S2_PSC_PD_PD_A72_CLUSTER_0] = {
		.flags	= PSC_PD_EXISTS,
	},
	[J721S2_PSC_PD_PD_A72_0] =	   {
		.depends	= J721S2_PSC_PD_PD_A72_CLUSTER_0,
		.flags		= PSC_PD_EXISTS | PSC_PD_DEPENDS,
	},
	[J721S2_PSC_PD_PD_A72_1] =	   {
		.depends	= J721S2_PSC_PD_PD_A72_CLUSTER_0,
		.flags		= PSC_PD_EXISTS | PSC_PD_DEPENDS,
	},
	[J721S2_PSC_PD_PD_A72_CLUSTER_1] = {
		.flags	= PSC_PD_EXISTS,
	},
	[J721S2_PSC_PD_PD_A72_2] =	   {
		.depends	= J721S2_PSC_PD_PD_A72_CLUSTER_1,
		.flags		= PSC_PD_EXISTS | PSC_PD_DEPENDS,
	},
	[J721S2_PSC_PD_PD_A72_3] =	   {
		.depends	= J721S2_PSC_PD_PD_A72_CLUSTER_1,
		.flags		= PSC_PD_EXISTS | PSC_PD_DEPENDS,
	},
	[J721S2_PSC_PD_PD_GPUCOM] =	   {
		.depends	= J721S2_PSC_PD_GP_CORE_CTL,
		.flags		= PSC_PD_EXISTS | PSC_PD_DEPENDS,
	},
	[J721S2_PSC_PD_PD_GPUCORE] =	   {
		.depends	= J721S2_PSC_PD_PD_GPUCOM,
		.flags		= PSC_PD_EXISTS | PSC_PD_DEPENDS,
	},
	[J721S2_PSC_PD_PD_C66X_0] =	   {
		.flags	= PSC_PD_EXISTS,
	},
	[J721S2_PSC_PD_PD_C66X_1] =	   {
		.flags	= PSC_PD_EXISTS,
	},
	[J721S2_PSC_PD_PD_PULSAR_0] =	   {
		.flags	= PSC_PD_EXISTS,
	},
	[J721S2_PSC_PD_PD_PULSAR_1] =	   {
		.flags	= PSC_PD_EXISTS,
	},
	[J721S2_PSC_PD_PD_DECODE_0] =	   {
		.flags	= PSC_PD_EXISTS,
	},
	[J721S2_PSC_PD_PD_ENCODE_0] =	   {
		.depends	= J721S2_PSC_PD_GP_CORE_CTL,
		.flags		= PSC_PD_EXISTS | PSC_PD_DEPENDS,
	},
	[J721S2_PSC_PD_PD_DMPAC] =	   {
		.depends	= J721S2_PSC_PD_GP_CORE_CTL,
		.flags		= PSC_PD_EXISTS | PSC_PD_DEPENDS,
	},
	[J721S2_PSC_PD_PD_VPAC] =	   {
		.depends	= J721S2_PSC_PD_GP_CORE_CTL,
		.flags		= PSC_PD_EXISTS | PSC_PD_DEPENDS,
	},
	[J721S2_PSC_PD_PD_A72_CL0_2] =	   {
		.depends	= J721S2_PSC_PD_PD_A72_CLUSTER_0,
		.flags		= PSC_PD_EXISTS | PSC_PD_DEPENDS,
	},
	[J721S2_PSC_PD_PD_A72_CL0_3] =	   {
		.depends	= J721S2_PSC_PD_PD_A72_CLUSTER_0,
		.flags		= PSC_PD_EXISTS | PSC_PD_DEPENDS,
	},
	[J721S2_PSC_PD_PD_A72_CL1_2] =	   {
		.depends	= J721S2_PSC_PD_PD_A72_CLUSTER_1,
		.flags		= PSC_PD_EXISTS | PSC_PD_DEPENDS,
	},
	[J721S2_PSC_PD_PD_A72_CL1_3] =	   {
		.depends	= J721S2_PSC_PD_PD_A72_CLUSTER_1,
		.flags		= PSC_PD_EXISTS | PSC_PD_DEPENDS,
	},
	[J721S2_PSC_PD_PD_VPAC_1] =	   {
		.depends	= J721S2_PSC_PD_GP_CORE_CTL,
		.flags		= PSC_PD_EXISTS | PSC_PD_DEPENDS,
	},
	[J721S2_PSC_PD_PD_ENCODE_1] =	   {
		.depends	= J721S2_PSC_PD_GP_CORE_CTL,
		.flags		= PSC_PD_EXISTS | PSC_PD_DEPENDS,
	},
	[J721S2_PSC_PD_PD_DSI_1] =	   {
		.depends	= J721S2_PSC_PD_GP_CORE_CTL,
		.flags		= PSC_PD_EXISTS | PSC_PD_ALWAYSON | PSC_PD_DEPENDS,
	},
	[J721S2_PSC_PD_PD_CPSW2] =	   {
		.flags	= PSC_PD_EXISTS | PSC_PD_ALWAYSON,
	},
	[J721S2_PSC_PD_PD_DDR2] =	   {
		.flags	= PSC_PD_EXISTS | PSC_PD_ALWAYSON,
	},
	[J721S2_PSC_PD_PD_PULSAR_2] =	   {
		.flags	= PSC_PD_EXISTS,
	},
	[J721S2_PSC_PD_PD_SPARE4] =	   {
		.flags	= PSC_PD_EXISTS,
	},
	[J721S2_PSC_PD_PD_SPARE5] =	   {
		.flags	= PSC_PD_EXISTS,
	},
	[J721S2_PSC_PD_PD_SPARE6] =	   {
		.flags	= PSC_PD_EXISTS,
	},
};
static struct psc_pd j721s2_j7am_main_psc_wrap_main_0_powerdomains[ARRAY_SIZE(j721s2_j7am_main_psc_wrap_main_0_pd_data)] __attribute__((__section__(".bss.devgroup.MAIN")));
static const dev_idx_t dev_list_LPSC_main_alwayson[66] __attribute__((__section__(".const.devgroup.MAIN"))) = {
	J721S2_DEV_COMPUTE_CLUSTER0_CORE_CORE,
	J721S2_DEV_CPT2_AGGR1,
	J721S2_DEV_CPT2_AGGR5,
	J721S2_DEV_CPT2_AGGR2,
	J721S2_DEV_CPT2_AGGR4,
	J721S2_DEV_CPT2_AGGR3,
	J721S2_DEV_CPT2_AGGR0,
	J721S2_DEV_DCC0,
	J721S2_DEV_DCC1,
	J721S2_DEV_DCC2,
	J721S2_DEV_DCC3,
	J721S2_DEV_DCC4,
	J721S2_DEV_DCC5,
	J721S2_DEV_DCC6,
	J721S2_DEV_DCC7,
	J721S2_DEV_DCC8,
	J721S2_DEV_DCC9,
	J721S2_DEV_TIMER4,
	J721S2_DEV_TIMER5,
	J721S2_DEV_TIMER6,
	J721S2_DEV_TIMER7,
	J721S2_DEV_ESM0,
	J721S2_DEV_GPIO0,
	J721S2_DEV_NAVSS0_BCDMA_0,
	J721S2_DEV_NAVSS0_CPTS_0,
	J721S2_DEV_NAVSS0_INTR_0,
	J721S2_DEV_NAVSS0_MAILBOX1_0,
	J721S2_DEV_NAVSS0_MAILBOX1_1,
	J721S2_DEV_NAVSS0_MAILBOX1_10,
	J721S2_DEV_NAVSS0_MAILBOX1_11,
	J721S2_DEV_NAVSS0_MAILBOX1_2,
	J721S2_DEV_NAVSS0_MAILBOX1_3,
	J721S2_DEV_NAVSS0_MAILBOX1_4,
	J721S2_DEV_NAVSS0_MAILBOX1_5,
	J721S2_DEV_NAVSS0_MAILBOX1_6,
	J721S2_DEV_NAVSS0_MAILBOX1_7,
	J721S2_DEV_NAVSS0_MAILBOX1_8,
	J721S2_DEV_NAVSS0_MAILBOX1_9,
	J721S2_DEV_NAVSS0_MAILBOX_0,
	J721S2_DEV_NAVSS0_MAILBOX_1,
	J721S2_DEV_NAVSS0_MAILBOX_10,
	J721S2_DEV_NAVSS0_MAILBOX_11,
	J721S2_DEV_NAVSS0_MAILBOX_2,
	J721S2_DEV_NAVSS0_MAILBOX_3,
	J721S2_DEV_NAVSS0_MAILBOX_4,
	J721S2_DEV_NAVSS0_MAILBOX_5,
	J721S2_DEV_NAVSS0_MAILBOX_6,
	J721S2_DEV_NAVSS0_MAILBOX_7,
	J721S2_DEV_NAVSS0_MAILBOX_8,
	J721S2_DEV_NAVSS0_MAILBOX_9,
	J721S2_DEV_NAVSS0_MCRC_0,
	J721S2_DEV_NAVSS0_MODSS,
	J721S2_DEV_NAVSS0_MODSS_INTA_0,
	J721S2_DEV_NAVSS0_MODSS_INTA_1,
	J721S2_DEV_NAVSS0_PROXY_0,
	J721S2_DEV_NAVSS0_PVU_0,
	J721S2_DEV_NAVSS0_PVU_1,
	J721S2_DEV_NAVSS0_RINGACC_0,
	J721S2_DEV_NAVSS0_SPINLOCK_0,
	J721S2_DEV_NAVSS0_TIMERMGR_0,
	J721S2_DEV_NAVSS0_TIMERMGR_1,
	J721S2_DEV_NAVSS0_UDMAP_0,
	J721S2_DEV_NAVSS0_UDMASS,
	J721S2_DEV_NAVSS0_UDMASS_INTA_0,
	J721S2_DEV_NAVSS0_VIRTSS,
	DEV_ID_NONE,
};
static const dev_idx_t dev_list_LPSC_main_pbist[5] __attribute__((__section__(".const.devgroup.MAIN"))) = {
	J721S2_DEV_PBIST3,
	J721S2_DEV_PBIST0,
	J721S2_DEV_PBIST1,
	J721S2_DEV_PBIST4,
	DEV_ID_NONE,
};
static const dev_idx_t dev_list_LPSC_PER_audio[6] __attribute__((__section__(".const.devgroup.MAIN"))) = {
	J721S2_DEV_MCASP0,
	J721S2_DEV_MCASP1,
	J721S2_DEV_MCASP2,
	J721S2_DEV_MCASP3,
	J721S2_DEV_MCASP4,
	DEV_ID_NONE,
};
static const dev_idx_t dev_list_LPSC_PER_motor[13] __attribute__((__section__(".const.devgroup.MAIN"))) = {
	J721S2_DEV_ECAP0,
	J721S2_DEV_ECAP1,
	J721S2_DEV_ECAP2,
	J721S2_DEV_EQEP0,
	J721S2_DEV_EQEP1,
	J721S2_DEV_EQEP2,
	J721S2_DEV_EPWM0,
	J721S2_DEV_EPWM1,
	J721S2_DEV_EPWM2,
	J721S2_DEV_EPWM3,
	J721S2_DEV_EPWM4,
	J721S2_DEV_EPWM5,
	DEV_ID_NONE,
};
static const dev_idx_t dev_list_LPSC_PER_VPFE[10] __attribute__((__section__(".const.devgroup.MAIN"))) = {
	J721S2_DEV_GPIO2,
	J721S2_DEV_GPIO4,
	J721S2_DEV_GPIO6,
	J721S2_DEV_GTC0,
	J721S2_DEV_MAIN2MCU_LVL_INTRTR0,
	J721S2_DEV_MAIN2MCU_PLS_INTRTR0,
	J721S2_DEV_TIMESYNC_INTRTR0,
	J721S2_DEV_GPIOMUX_INTRTR0,
	J721S2_DEV_CMPEVENT_INTRTR0,
	DEV_ID_NONE,
};
static const dev_idx_t dev_list_LPSC_PER_spare0[13] __attribute__((__section__(".const.devgroup.MAIN"))) = {
	J721S2_DEV_TIMER10,
	J721S2_DEV_TIMER11,
	J721S2_DEV_TIMER12,
	J721S2_DEV_TIMER13,
	J721S2_DEV_TIMER14,
	J721S2_DEV_TIMER15,
	J721S2_DEV_TIMER16,
	J721S2_DEV_TIMER17,
	J721S2_DEV_TIMER18,
	J721S2_DEV_TIMER19,
	J721S2_DEV_TIMER8,
	J721S2_DEV_TIMER9,
	DEV_ID_NONE,
};
static const dev_idx_t dev_list_LPSC_main_debug[4] __attribute__((__section__(".const.devgroup.MAIN"))) = {
	J721S2_DEV_STM0,
	J721S2_DEV_DEBUGSS_WRAP0,
	J721S2_DEV_DEBUGSUSPENDRTR0,
	DEV_ID_NONE,
};
static const dev_idx_t dev_list_LPSC_main_mcanss_4[7] __attribute__((__section__(".const.devgroup.MAIN"))) = {
	J721S2_DEV_MCAN4,
	J721S2_DEV_MCAN5,
	J721S2_DEV_MCAN6,
	J721S2_DEV_MCAN7,
	J721S2_DEV_MCAN8,
	J721S2_DEV_MCAN9,
	DEV_ID_NONE,
};
static const dev_idx_t dev_list_LPSC_main_mcanss_5[9] __attribute__((__section__(".const.devgroup.MAIN"))) = {
	J721S2_DEV_MCAN10,
	J721S2_DEV_MCAN11,
	J721S2_DEV_MCAN12,
	J721S2_DEV_MCAN13,
	J721S2_DEV_MCAN14,
	J721S2_DEV_MCAN15,
	J721S2_DEV_MCAN16,
	J721S2_DEV_MCAN17,
	DEV_ID_NONE,
};
static const dev_idx_t dev_list_LPSC_main_mcanss_7[5] __attribute__((__section__(".const.devgroup.MAIN"))) = {
	J721S2_DEV_MCSPI0,
	J721S2_DEV_MCSPI1,
	J721S2_DEV_MCSPI2,
	J721S2_DEV_MCSPI3,
	DEV_ID_NONE,
};
static const dev_idx_t dev_list_LPSC_main_mcanss_8[5] __attribute__((__section__(".const.devgroup.MAIN"))) = {
	J721S2_DEV_MCSPI4,
	J721S2_DEV_MCSPI5,
	J721S2_DEV_MCSPI6,
	J721S2_DEV_MCSPI7,
	DEV_ID_NONE,
};
static const dev_idx_t dev_list_LPSC_main_mcanss_11[7] __attribute__((__section__(".const.devgroup.MAIN"))) = {
	J721S2_DEV_UART4,
	J721S2_DEV_UART5,
	J721S2_DEV_UART6,
	J721S2_DEV_UART7,
	J721S2_DEV_UART8,
	J721S2_DEV_UART9,
	DEV_ID_NONE,
};
static const dev_idx_t dev_list_LPSC_main_mcanss_12[4] __attribute__((__section__(".const.devgroup.MAIN"))) = {
	J721S2_DEV_I2C1,
	J721S2_DEV_I2C2,
	J721S2_DEV_I2C3,
	DEV_ID_NONE,
};
static const dev_idx_t dev_list_LPSC_main_mcanss_13[4] __attribute__((__section__(".const.devgroup.MAIN"))) = {
	J721S2_DEV_I2C4,
	J721S2_DEV_I2C5,
	J721S2_DEV_I2C6,
	DEV_ID_NONE,
};
static const dev_idx_t dev_list_LPSC_DMPAC[4] __attribute__((__section__(".const.devgroup.MAIN"))) = {
	J721S2_DEV_DMPAC0,
	J721S2_DEV_DMPAC0_CTSET_0,
	J721S2_DEV_DMPAC0_INTD_0,
	DEV_ID_NONE,
};
static const struct lpsc_module_data j721s2_j7am_main_psc_wrap_main_0_mod_data[J721S2_PSC_LPSC_LPSC_SPARE_6 + 1] __attribute__((__section__(".const.devgroup.MAIN"))) = {
	[J721S2_PSC_LPSC_LPSC_MAIN_ALWAYSON] =	     {
		.powerdomain		= J721S2_PSC_PD_GP_CORE_CTL,
		.lpsc_dev.dev_list	= dev_list_LPSC_main_alwayson,
		.flags			= LPSC_MODULE_EXISTS | LPSC_NO_CLOCK_GATING | LPSC_NO_MODULE_RESET | LPSC_DEVICES_LIST,
	},
	[J721S2_PSC_LPSC_LPSC_MAIN_TEST] =	     {
		.powerdomain		= J721S2_PSC_PD_GP_CORE_CTL,
		.depends_psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J721S2_PSC_LPSC_LPSC_PER_VPE,
		.lpsc_dev.dev_array	=	     {
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J721S2_PSC_LPSC_LPSC_MAIN_PBIST] =	     {
		.powerdomain		= J721S2_PSC_PD_GP_CORE_CTL,
		.lpsc_dev.dev_list	= dev_list_LPSC_main_pbist,
		.flags			= LPSC_MODULE_EXISTS | LPSC_HAS_LOCAL_RESET | LPSC_DEVICES_LIST,
	},
	[J721S2_PSC_LPSC_LPSC_PER_AUDIO] =	     {
		.powerdomain		= J721S2_PSC_PD_GP_CORE_CTL,
		.depends_psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J721S2_PSC_LPSC_LPSC_USB_2,
		.lpsc_dev.dev_list	= dev_list_LPSC_PER_audio,
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS | LPSC_DEVICES_LIST,
	},
	[J721S2_PSC_LPSC_LPSC_PER_ATL] =	     {
		.powerdomain		= J721S2_PSC_PD_GP_CORE_CTL,
		.depends_psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J721S2_PSC_LPSC_LPSC_USB_2,
		.lpsc_dev.dev_array	=	     {
			J721S2_DEV_ATL0,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J721S2_PSC_LPSC_LPSC_PER_MLB] =	     {
		.powerdomain		= J721S2_PSC_PD_GP_CORE_CTL,
		.lpsc_dev.dev_array	=	     {
			J721S2_DEV_NAVSS0,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS,
	},
	[J721S2_PSC_LPSC_LPSC_PER_MOTOR] =	     {
		.powerdomain		= J721S2_PSC_PD_GP_CORE_CTL,
		.lpsc_dev.dev_list	= dev_list_LPSC_PER_motor,
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEVICES_LIST,
	},
	[J721S2_PSC_LPSC_LPSC_PER_MISCIO] =	     {
		.powerdomain		= J721S2_PSC_PD_GP_CORE_CTL,
		.lpsc_dev.dev_array	=	     {
			J721S2_DEV_I2C0,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS,
	},
	[J721S2_PSC_LPSC_LPSC_PER_GPMC] =	     {
		.powerdomain		= J721S2_PSC_PD_GP_CORE_CTL,
		.lpsc_dev.dev_array	=	     {
			J721S2_DEV_ELM0,
			J721S2_DEV_GPMC0,
		},
		.flags			= LPSC_MODULE_EXISTS,
	},
	[J721S2_PSC_LPSC_LPSC_PER_VPFE] =	     {
		.powerdomain		= J721S2_PSC_PD_GP_CORE_CTL,
		.depends_psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J721S2_PSC_LPSC_LPSC_PER_VPE,
		.lpsc_dev.dev_list	= dev_list_LPSC_PER_VPFE,
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS | LPSC_DEVICES_LIST,
	},
	[J721S2_PSC_LPSC_LPSC_PER_VPE] =	     {
		.powerdomain		= J721S2_PSC_PD_GP_CORE_CTL,
		.lpsc_dev.dev_array	=	     {
			J721S2_DEV_FFI_MAIN_INFRA_CBASS_VD,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS,
	},
	[J721S2_PSC_LPSC_LPSC_PER_SPARE0] =	     {
		.powerdomain		= J721S2_PSC_PD_GP_CORE_CTL,
		.depends_psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J721S2_PSC_LPSC_LPSC_USB_2,
		.lpsc_dev.dev_list	= dev_list_LPSC_PER_spare0,
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS | LPSC_DEVICES_LIST,
	},
	[J721S2_PSC_LPSC_LPSC_PER_SPARE1] =	     {
		.powerdomain		= J721S2_PSC_PD_GP_CORE_CTL,
		.lpsc_dev.dev_array	=	     {
			J721S2_DEV_FFI_MAIN_HC_CBASS_VD,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS,
	},
	[J721S2_PSC_LPSC_LPSC_MAIN_DEBUG] =	     {
		.powerdomain		= J721S2_PSC_PD_GP_CORE_CTL,
		.lpsc_dev.dev_list	= dev_list_LPSC_main_debug,
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEVICES_LIST,
	},
	[J721S2_PSC_LPSC_LPSC_EMIF_DATA_0] =	     {
		.powerdomain		= J721S2_PSC_PD_GP_CORE_CTL,
		.depends_psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J721S2_PSC_LPSC_LPSC_EMIF_CFG_0,
		.lpsc_dev.dev_array	=	     {
			J721S2_DEV_EMIF_DATA_0_VD,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J721S2_PSC_LPSC_LPSC_EMIF_CFG_0] =	     {
		.powerdomain		= J721S2_PSC_PD_GP_CORE_CTL,
		.lpsc_dev.dev_array	=	     {
			J721S2_DEV_DDR0,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS,
	},
	[J721S2_PSC_LPSC_LPSC_EMIF_DATA_1] =	     {
		.powerdomain		= J721S2_PSC_PD_GP_CORE_CTL,
		.depends_psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J721S2_PSC_LPSC_LPSC_EMIF_CFG_1,
		.lpsc_dev.dev_array	=	     {
			J721S2_DEV_EMIF_DATA_1_VD,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J721S2_PSC_LPSC_LPSC_EMIF_CFG_1] =	     {
		.powerdomain		= J721S2_PSC_PD_GP_CORE_CTL,
		.lpsc_dev.dev_array	=	     {
			J721S2_DEV_DDR1,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS,
	},
	[J721S2_PSC_LPSC_LPSC_PER_SPARE2] =	     {
		.powerdomain		= J721S2_PSC_PD_GP_CORE_CTL,
		.lpsc_dev.dev_array	=	     {
			J721S2_DEV_FFI_MAIN_AC_CBASS_VD,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS,
	},
	[J721S2_PSC_LPSC_LPSC_CC_TOP_PBIST] =	     {
		.powerdomain		= J721S2_PSC_PD_GP_CORE_CTL,
		.lpsc_dev.dev_array	=	     {
			J721S2_DEV_COMPUTE_CLUSTER0_PBIST_WRAP_0,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS,
	},
	[J721S2_PSC_LPSC_LPSC_USB_0] =		     {
		.powerdomain		= J721S2_PSC_PD_GP_CORE_CTL,
		.depends_psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J721S2_PSC_LPSC_LPSC_PER_SPARE1,
		.lpsc_dev.dev_array	=	     {
			J721S2_DEV_USB0,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J721S2_PSC_LPSC_LPSC_USB_1] =		     {
		.powerdomain		= J721S2_PSC_PD_GP_CORE_CTL,
		.depends_psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J721S2_PSC_LPSC_LPSC_PER_SPARE1,
		.lpsc_dev.dev_array	=	     {
			J721S2_DEV_VUSR_DUAL0,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J721S2_PSC_LPSC_LPSC_USB_2] =		     {
		.powerdomain		= J721S2_PSC_PD_GP_CORE_CTL,
		.lpsc_dev.dev_array	=	     {
			J721S2_DEV_FFI_MAIN_IP_CBASS_VD,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS,
	},
	[J721S2_PSC_LPSC_LPSC_MMC4B_0] =	     {
		.powerdomain		= J721S2_PSC_PD_GP_CORE_CTL,
		.depends_psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J721S2_PSC_LPSC_LPSC_UFS_1,
		.lpsc_dev.dev_array	=	     {
			J721S2_DEV_MMCSD1,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J721S2_PSC_LPSC_LPSC_MMC4B_1] =	     {
		.powerdomain		= J721S2_PSC_PD_GP_CORE_CTL,
		.lpsc_dev.dev_array	=	     {
			J721S2_DEV_COMPUTE_CLUSTER0,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS,
	},
	[J721S2_PSC_LPSC_LPSC_MMC8B_0] =	     {
		.powerdomain		= J721S2_PSC_PD_GP_CORE_CTL,
		.depends_psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J721S2_PSC_LPSC_LPSC_PER_SPARE1,
		.lpsc_dev.dev_array	=	     {
			J721S2_DEV_MMCSD0,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J721S2_PSC_LPSC_LPSC_UFS_0] =		     {
		.powerdomain		= J721S2_PSC_PD_GP_CORE_CTL,
		.lpsc_dev.dev_array	=	     {
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS,
	},
	[J721S2_PSC_LPSC_LPSC_UFS_1] =		     {
		.powerdomain		= J721S2_PSC_PD_GP_CORE_CTL,
		.lpsc_dev.dev_array	=	     {
			J721S2_DEV_FFI_MAIN_RC_CBASS_VD,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS,
	},
	[J721S2_PSC_LPSC_LPSC_PCIE_0] =		     {
		.powerdomain		= J721S2_PSC_PD_GP_CORE_CTL,
		.depends_psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J721S2_PSC_LPSC_LPSC_PER_SPARE1,
		.lpsc_dev.dev_array	=	     {
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J721S2_PSC_LPSC_LPSC_PCIE_1] =		     {
		.powerdomain		= J721S2_PSC_PD_GP_CORE_CTL,
		.depends_psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J721S2_PSC_LPSC_LPSC_PER_SPARE1,
		.lpsc_dev.dev_array	=	     {
			J721S2_DEV_PCIE1,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J721S2_PSC_LPSC_LPSC_PCIE_2] =		     {
		.powerdomain		= J721S2_PSC_PD_GP_CORE_CTL,
		.depends_psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J721S2_PSC_LPSC_LPSC_PER_SPARE1,
		.lpsc_dev.dev_array	=	     {
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J721S2_PSC_LPSC_LPSC_PCIE_3] =		     {
		.powerdomain		= J721S2_PSC_PD_GP_CORE_CTL,
		.depends_psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J721S2_PSC_LPSC_LPSC_PER_SPARE1,
		.lpsc_dev.dev_array	=	     {
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J721S2_PSC_LPSC_LPSC_SAUL] =		     {
		.powerdomain		= J721S2_PSC_PD_GP_CORE_CTL,
		.depends_psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J721S2_PSC_LPSC_LPSC_PER_SPARE1,
		.lpsc_dev.dev_array	=	     {
			J721S2_DEV_SA2_UL0,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J721S2_PSC_LPSC_LPSC_PER_I3C] =	     {
		.powerdomain		= J721S2_PSC_PD_GP_CORE_CTL,
		.lpsc_dev.dev_array	=	     {
			J721S2_DEV_FFI_MAIN_AC_QM_CBASS_VD,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS,
	},
	[J721S2_PSC_LPSC_LPSC_MAIN_MCANSS_0] =	     {
		.powerdomain		= J721S2_PSC_PD_PD_MCANSS,
		.lpsc_dev.dev_array	=	     {
			J721S2_DEV_MCAN0,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS,
	},
	[J721S2_PSC_LPSC_LPSC_MAIN_MCANSS_1] =	     {
		.powerdomain		= J721S2_PSC_PD_PD_MCANSS,
		.lpsc_dev.dev_array	=	     {
			J721S2_DEV_MCAN1,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS,
	},
	[J721S2_PSC_LPSC_LPSC_MAIN_MCANSS_2] =	     {
		.powerdomain		= J721S2_PSC_PD_PD_MCANSS,
		.lpsc_dev.dev_array	=	     {
			J721S2_DEV_MCAN2,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS,
	},
	[J721S2_PSC_LPSC_LPSC_MAIN_MCANSS_3] =	     {
		.powerdomain		= J721S2_PSC_PD_PD_MCANSS,
		.lpsc_dev.dev_array	=	     {
			J721S2_DEV_MCAN3,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS,
	},
	[J721S2_PSC_LPSC_LPSC_MAIN_MCANSS_4] =	     {
		.powerdomain		= J721S2_PSC_PD_PD_MCANSS,
		.lpsc_dev.dev_list	= dev_list_LPSC_main_mcanss_4,
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEVICES_LIST,
	},
	[J721S2_PSC_LPSC_LPSC_MAIN_MCANSS_5] =	     {
		.powerdomain		= J721S2_PSC_PD_PD_MCANSS,
		.lpsc_dev.dev_list	= dev_list_LPSC_main_mcanss_5,
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEVICES_LIST,
	},
	[J721S2_PSC_LPSC_LPSC_MAIN_MCANSS_6] =	     {
		.powerdomain		= J721S2_PSC_PD_PD_MCANSS,
		.lpsc_dev.dev_array	=	     {
			J721S2_DEV_COMPUTE_CLUSTER0,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS,
	},
	[J721S2_PSC_LPSC_LPSC_MAIN_MCANSS_7] =	     {
		.powerdomain		= J721S2_PSC_PD_PD_MCANSS,
		.lpsc_dev.dev_list	= dev_list_LPSC_main_mcanss_7,
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEVICES_LIST,
	},
	[J721S2_PSC_LPSC_LPSC_MAIN_MCANSS_8] =	     {
		.powerdomain		= J721S2_PSC_PD_PD_MCANSS,
		.depends_psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J721S2_PSC_LPSC_LPSC_USB_2,
		.lpsc_dev.dev_list	= dev_list_LPSC_main_mcanss_8,
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS | LPSC_DEVICES_LIST,
	},
	[J721S2_PSC_LPSC_LPSC_MAIN_MCANSS_9] =	     {
		.powerdomain		= J721S2_PSC_PD_PD_MCANSS,
		.lpsc_dev.dev_array	=	     {
			J721S2_DEV_UART0,
			J721S2_DEV_UART1,
		},
		.flags			= LPSC_MODULE_EXISTS,
	},
	[J721S2_PSC_LPSC_LPSC_MAIN_MCANSS_10] =	     {
		.powerdomain		= J721S2_PSC_PD_PD_MCANSS,
		.depends_psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J721S2_PSC_LPSC_LPSC_USB_2,
		.lpsc_dev.dev_array	=	     {
			J721S2_DEV_UART2,
			J721S2_DEV_UART3,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J721S2_PSC_LPSC_LPSC_MAIN_MCANSS_11] =	     {
		.powerdomain		= J721S2_PSC_PD_PD_MCANSS,
		.lpsc_dev.dev_list	= dev_list_LPSC_main_mcanss_11,
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEVICES_LIST,
	},
	[J721S2_PSC_LPSC_LPSC_MAIN_MCANSS_12] =	     {
		.powerdomain		= J721S2_PSC_PD_PD_MCANSS,
		.lpsc_dev.dev_list	= dev_list_LPSC_main_mcanss_12,
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEVICES_LIST,
	},
	[J721S2_PSC_LPSC_LPSC_MAIN_MCANSS_13] =	     {
		.powerdomain		= J721S2_PSC_PD_PD_MCANSS,
		.depends_psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J721S2_PSC_LPSC_LPSC_USB_2,
		.lpsc_dev.dev_list	= dev_list_LPSC_main_mcanss_13,
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS | LPSC_DEVICES_LIST,
	},
	[J721S2_PSC_LPSC_LPSC_DSS] =		     {
		.powerdomain		= J721S2_PSC_PD_PD_DSS,
		.depends_psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J721S2_PSC_LPSC_LPSC_PER_SPARE2,
		.lpsc_dev.dev_array	=	     {
			J721S2_DEV_DSS0,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J721S2_PSC_LPSC_LPSC_DSS_PBIST] =	     {
		.powerdomain		= J721S2_PSC_PD_PD_DSS,
		.depends_psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J721S2_PSC_LPSC_LPSC_EDP_0,
		.lpsc_dev.dev_array	=	     {
			J721S2_DEV_PBIST5,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J721S2_PSC_LPSC_LPSC_DSI] =		     {
		.powerdomain		= J721S2_PSC_PD_PD_DSS,
		.depends_psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J721S2_PSC_LPSC_LPSC_TX_DPHY_0,
		.lpsc_dev.dev_array	=	     {
			J721S2_DEV_DSS_DSI0,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J721S2_PSC_LPSC_LPSC_EDP_0] =		     {
		.powerdomain		= J721S2_PSC_PD_PD_DSS,
		.depends_psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J721S2_PSC_LPSC_LPSC_SERDES_4,
		.lpsc_dev.dev_array	=	     {
			J721S2_DEV_DSS_EDP0,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J721S2_PSC_LPSC_LPSC_EDP_1] =		     {
		.powerdomain		= J721S2_PSC_PD_PD_DSS,
		.lpsc_dev.dev_array	=	     {
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS,
	},
	[J721S2_PSC_LPSC_LPSC_CSIRX_0] =	     {
		.powerdomain		= J721S2_PSC_PD_PD_DSS,
		.depends_psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J721S2_PSC_LPSC_LPSC_CSIRX_PHY_0,
		.lpsc_dev.dev_array	=	     {
			J721S2_DEV_CSI_RX_IF0,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J721S2_PSC_LPSC_LPSC_CSIRX_1] =	     {
		.powerdomain		= J721S2_PSC_PD_PD_DSS,
		.depends_psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J721S2_PSC_LPSC_LPSC_CSIRX_PHY_1,
		.lpsc_dev.dev_array	=	     {
			J721S2_DEV_CSI_RX_IF1,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J721S2_PSC_LPSC_LPSC_CSIRX_2] =	     {
		.powerdomain		= J721S2_PSC_PD_PD_DSS,
		.depends_psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J721S2_PSC_LPSC_LPSC_CSIRX_PHY_2,
		.lpsc_dev.dev_array	=	     {
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J721S2_PSC_LPSC_LPSC_CSITX_0] =	     {
		.powerdomain		= J721S2_PSC_PD_PD_DSS,
		.depends_psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J721S2_PSC_LPSC_LPSC_TX_DPHY_0,
		.lpsc_dev.dev_array	=	     {
			J721S2_DEV_CSI_TX_IF_V2_0,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J721S2_PSC_LPSC_LPSC_TX_DPHY_0] =	     {
		.powerdomain		= J721S2_PSC_PD_PD_DSS,
		.depends_psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J721S2_PSC_LPSC_LPSC_PER_SPARE2,
		.lpsc_dev.dev_array	=	     {
			J721S2_DEV_DPHY_TX0,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J721S2_PSC_LPSC_LPSC_CSIRX_PHY_0] =	     {
		.powerdomain		= J721S2_PSC_PD_PD_DSS,
		.depends_psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J721S2_PSC_LPSC_LPSC_PER_SPARE2,
		.lpsc_dev.dev_array	=	     {
			J721S2_DEV_DPHY_RX0,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J721S2_PSC_LPSC_LPSC_CSIRX_PHY_1] =	     {
		.powerdomain		= J721S2_PSC_PD_PD_DSS,
		.depends_psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J721S2_PSC_LPSC_LPSC_PER_SPARE2,
		.lpsc_dev.dev_array	=	     {
			J721S2_DEV_DPHY_RX1,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J721S2_PSC_LPSC_LPSC_CSIRX_PHY_2] =	     {
		.powerdomain		= J721S2_PSC_PD_PD_DSS,
		.depends_psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J721S2_PSC_LPSC_LPSC_PER_SPARE2,
		.lpsc_dev.dev_array	=	     {
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J721S2_PSC_LPSC_LPSC_ICSSG_0] =	     {
		.powerdomain		= J721S2_PSC_PD_PD_ICSS,
		.lpsc_dev.dev_array	=	     {
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS,
	},
	[J721S2_PSC_LPSC_LPSC_ICSSG_1] =	     {
		.powerdomain		= J721S2_PSC_PD_PD_ICSS,
		.lpsc_dev.dev_array	=	     {
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS,
	},
	[J721S2_PSC_LPSC_LPSC_9GSS] =		     {
		.powerdomain		= J721S2_PSC_PD_PD_9GSS,
		.lpsc_dev.dev_array	=	     {
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS,
	},
	[J721S2_PSC_LPSC_LPSC_SERDES_0] =	     {
		.powerdomain		= J721S2_PSC_PD_PD_SERDES_0,
		.lpsc_dev.dev_array	=	     {
			J721S2_DEV_SERDES_10G0,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS,
	},
	[J721S2_PSC_LPSC_LPSC_SERDES_1] =	     {
		.powerdomain		= J721S2_PSC_PD_PD_SERDES_1,
		.lpsc_dev.dev_array	=	     {
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS,
	},
	[J721S2_PSC_LPSC_LPSC_SERDES_2] =	     {
		.powerdomain		= J721S2_PSC_PD_PD_SERDES_2,
		.lpsc_dev.dev_array	=	     {
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS,
	},
	[J721S2_PSC_LPSC_LPSC_SERDES_3] =	     {
		.powerdomain		= J721S2_PSC_PD_PD_SERDES_3,
		.lpsc_dev.dev_array	=	     {
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS,
	},
	[J721S2_PSC_LPSC_LPSC_SERDES_4] =	     {
		.powerdomain		= J721S2_PSC_PD_PD_SERDES_4,
		.lpsc_dev.dev_array	=	     {
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS,
	},
	[J721S2_PSC_LPSC_LPSC_SERDES_5] =	     {
		.powerdomain		= J721S2_PSC_PD_PD_SERDES_5,
		.lpsc_dev.dev_array	=	     {
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS,
	},
	[J721S2_PSC_LPSC_LPSC_DMTIMER_0] =	     {
		.powerdomain		= J721S2_PSC_PD_PD_TIMER,
		.depends_psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J721S2_PSC_LPSC_LPSC_USB_2,
		.lpsc_dev.dev_array	=	     {
			J721S2_DEV_TIMER0,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J721S2_PSC_LPSC_LPSC_DMTIMER_1] =	     {
		.powerdomain		= J721S2_PSC_PD_PD_TIMER,
		.depends_psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J721S2_PSC_LPSC_LPSC_USB_2,
		.lpsc_dev.dev_array	=	     {
			J721S2_DEV_TIMER1,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J721S2_PSC_LPSC_LPSC_DMTIMER_2] =	     {
		.powerdomain		= J721S2_PSC_PD_PD_TIMER,
		.depends_psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J721S2_PSC_LPSC_LPSC_USB_2,
		.lpsc_dev.dev_array	=	     {
			J721S2_DEV_TIMER2,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J721S2_PSC_LPSC_LPSC_DMTIMER_3] =	     {
		.powerdomain		= J721S2_PSC_PD_PD_TIMER,
		.depends_psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J721S2_PSC_LPSC_LPSC_USB_2,
		.lpsc_dev.dev_array	=	     {
			J721S2_DEV_TIMER3,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J721S2_PSC_LPSC_LPSC_C71X_0] =		     {
		.powerdomain		= J721S2_PSC_PD_PD_C71X_0,
		.lpsc_dev.dev_array	=	     {
			J721S2_DEV_COMPUTE_CLUSTER0_C71SS0_0,
			J721S2_DEV_RTI16,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_HAS_LOCAL_RESET,
	},
	[J721S2_PSC_LPSC_LPSC_C71X_0_PBIST] =	     {
		.powerdomain		= J721S2_PSC_PD_PD_C71X_0,
		.depends_psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J721S2_PSC_LPSC_LPSC_C71X_0,
		.lpsc_dev.dev_array	=	     {
			J721S2_DEV_C71X_0_PBIST_VD,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J721S2_PSC_LPSC_LPSC_C71X_1] =		     {
		.powerdomain		= J721S2_PSC_PD_PD_C71X_1,
		.lpsc_dev.dev_array	=	     {
			J721S2_DEV_COMPUTE_CLUSTER0_C71SS1_0,
			J721S2_DEV_RTI17,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_HAS_LOCAL_RESET,
	},
	[J721S2_PSC_LPSC_LPSC_C71X_1_PBIST] =	     {
		.powerdomain		= J721S2_PSC_PD_PD_C71X_1,
		.depends_psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J721S2_PSC_LPSC_LPSC_C71X_1,
		.lpsc_dev.dev_array	=	     {
			J721S2_DEV_C71X_1_PBIST_VD,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J721S2_PSC_LPSC_LPSC_A72_CLUSTER_0] =	     {
		.powerdomain		= J721S2_PSC_PD_PD_A72_CLUSTER_0,
		.lpsc_dev.dev_array	=	     {
			J721S2_DEV_A72SS0,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS,
	},
	[J721S2_PSC_LPSC_LPSC_A72_CLUSTER_0_PBIST] = {
		.powerdomain		= J721S2_PSC_PD_PD_A72_CLUSTER_0,
		.depends_psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J721S2_PSC_LPSC_LPSC_A72_CLUSTER_0,
		.lpsc_dev.dev_array	=	     {
			J721S2_DEV_A72SS0_CORE0_PBIST_WRAP,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J721S2_PSC_LPSC_LPSC_A72_0] =		     {
		.powerdomain		= J721S2_PSC_PD_PD_A72_0,
		.depends_psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J721S2_PSC_LPSC_LPSC_A72_CLUSTER_0,
		.lpsc_dev.dev_array	=	     {
			J721S2_DEV_A72SS0_CORE0,
			J721S2_DEV_RTI0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS | LPSC_HAS_LOCAL_RESET | LPSC_NO_CLOCK_GATING,
	},
	[J721S2_PSC_LPSC_LPSC_A72_1] =		     {
		.powerdomain		= J721S2_PSC_PD_PD_A72_1,
		.depends_psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J721S2_PSC_LPSC_LPSC_A72_CLUSTER_0,
		.lpsc_dev.dev_array	=	     {
			J721S2_DEV_A72SS0_CORE1,
			J721S2_DEV_RTI1,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS | LPSC_HAS_LOCAL_RESET | LPSC_NO_CLOCK_GATING,
	},
	[J721S2_PSC_LPSC_LPSC_A72_CLUSTER_1] =	     {
		.powerdomain		= J721S2_PSC_PD_PD_A72_CLUSTER_1,
		.lpsc_dev.dev_array	=	     {
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS,
	},
	[J721S2_PSC_LPSC_LPSC_A72_CLUSTER_1_PBIST] = {
		.powerdomain		= J721S2_PSC_PD_PD_A72_CLUSTER_1,
		.depends_psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J721S2_PSC_LPSC_LPSC_A72_CLUSTER_1,
		.lpsc_dev.dev_array	=	     {
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J721S2_PSC_LPSC_LPSC_A72_2] =		     {
		.powerdomain		= J721S2_PSC_PD_PD_A72_2,
		.depends_psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J721S2_PSC_LPSC_LPSC_A72_CLUSTER_1,
		.lpsc_dev.dev_array	=	     {
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS | LPSC_NO_CLOCK_GATING,
	},
	[J721S2_PSC_LPSC_LPSC_A72_3] =		     {
		.powerdomain		= J721S2_PSC_PD_PD_A72_3,
		.depends_psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J721S2_PSC_LPSC_LPSC_A72_CLUSTER_1,
		.lpsc_dev.dev_array	=	     {
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS | LPSC_NO_CLOCK_GATING,
	},
	[J721S2_PSC_LPSC_LPSC_GPUCOM] =		     {
		.powerdomain		= J721S2_PSC_PD_PD_GPUCOM,
		.depends_psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J721S2_PSC_LPSC_LPSC_PER_I3C,
		.lpsc_dev.dev_array	=	     {
			J721S2_DEV_J7AEP_GPU_BXS464_WRAP0_GPU_SS_0,
			J721S2_DEV_RTI15,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J721S2_PSC_LPSC_LPSC_GPUPBIST] =	     {
		.powerdomain		= J721S2_PSC_PD_PD_GPUCOM,
		.depends_psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J721S2_PSC_LPSC_LPSC_GPUCOM,
		.lpsc_dev.dev_array	=	     {
			J721S2_DEV_J7AEP_GPU_BXS464_WRAP0_DFT_EMBED_PBIST_0,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J721S2_PSC_LPSC_LPSC_GPUCORE] =	     {
		.powerdomain		= J721S2_PSC_PD_PD_GPUCORE,
		.depends_psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J721S2_PSC_LPSC_LPSC_GPUCOM,
		.lpsc_dev.dev_array	=	     {
			J721S2_DEV_J7AEP_GPU_BXS464_WRAP0_GPUCORE_0,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J721S2_PSC_LPSC_LPSC_C66X_0] =		     {
		.powerdomain		= J721S2_PSC_PD_PD_C66X_0,
		.lpsc_dev.dev_array	=	     {
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS,
	},
	[J721S2_PSC_LPSC_LPSC_C66X_PBIST_0] =	     {
		.powerdomain		= J721S2_PSC_PD_PD_C66X_0,
		.depends_psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J721S2_PSC_LPSC_LPSC_C66X_0,
		.lpsc_dev.dev_array	=	     {
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J721S2_PSC_LPSC_LPSC_C66X_1] =		     {
		.powerdomain		= J721S2_PSC_PD_PD_C66X_1,
		.lpsc_dev.dev_array	=	     {
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS,
	},
	[J721S2_PSC_LPSC_LPSC_C66X_PBIST_1] =	     {
		.powerdomain		= J721S2_PSC_PD_PD_C66X_1,
		.depends_psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J721S2_PSC_LPSC_LPSC_C66X_1,
		.lpsc_dev.dev_array	=	     {
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J721S2_PSC_LPSC_LPSC_PULSAR_0_R5_0] =	     {
		.powerdomain		= J721S2_PSC_PD_PD_PULSAR_0,
		.lpsc_dev.dev_array	=	     {
			J721S2_DEV_R5FSS0_CORE0,
			J721S2_DEV_RTI28,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_HAS_LOCAL_RESET,
	},
	[J721S2_PSC_LPSC_LPSC_PULSAR_0_R5_1] =	     {
		.powerdomain		= J721S2_PSC_PD_PD_PULSAR_0,
		.lpsc_dev.dev_array	=	     {
			J721S2_DEV_R5FSS0_CORE1,
			J721S2_DEV_RTI29,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_HAS_LOCAL_RESET,
	},
	[J721S2_PSC_LPSC_LPSC_PULSAR_PBIST_0] =	     {
		.powerdomain		= J721S2_PSC_PD_PD_PULSAR_0,
		.depends_psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J721S2_PSC_LPSC_LPSC_PULSAR_0_R5_1,
		.lpsc_dev.dev_array	=	     {
			J721S2_DEV_PBIST2,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J721S2_PSC_LPSC_LPSC_PULSAR_1_R5_0] =	     {
		.powerdomain		= J721S2_PSC_PD_PD_PULSAR_1,
		.lpsc_dev.dev_array	=	     {
			J721S2_DEV_R5FSS1_CORE0,
			J721S2_DEV_RTI30,
		},
		.flags			= LPSC_MODULE_EXISTS,
	},
	[J721S2_PSC_LPSC_LPSC_PULSAR_1_R5_1] =	     {
		.powerdomain		= J721S2_PSC_PD_PD_PULSAR_1,
		.lpsc_dev.dev_array	=	     {
			J721S2_DEV_R5FSS1_CORE1,
			J721S2_DEV_RTI31,
		},
		.flags			= LPSC_MODULE_EXISTS,
	},
	[J721S2_PSC_LPSC_LPSC_PULSAR_PBIST_1] =	     {
		.powerdomain		= J721S2_PSC_PD_PD_PULSAR_1,
		.depends_psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J721S2_PSC_LPSC_LPSC_PULSAR_1_R5_1,
		.lpsc_dev.dev_array	=	     {
			J721S2_DEV_PBIST10,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J721S2_PSC_LPSC_LPSC_DECODE_0] =	     {
		.powerdomain		= J721S2_PSC_PD_PD_DECODE_0,
		.lpsc_dev.dev_array	=	     {
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS,
	},
	[J721S2_PSC_LPSC_LPSC_DECODE_PBIST] =	     {
		.powerdomain		= J721S2_PSC_PD_PD_DECODE_0,
		.depends_psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J721S2_PSC_LPSC_LPSC_DECODE_0,
		.lpsc_dev.dev_array	=	     {
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J721S2_PSC_LPSC_LPSC_ENCODE_0] =	     {
		.powerdomain		= J721S2_PSC_PD_PD_ENCODE_0,
		.depends_psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J721S2_PSC_LPSC_LPSC_PER_I3C,
		.lpsc_dev.dev_array	=	     {
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J721S2_PSC_LPSC_LPSC_ENCODE_PBIST] =	     {
		.powerdomain		= J721S2_PSC_PD_PD_ENCODE_0,
		.depends_psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J721S2_PSC_LPSC_LPSC_ENCODE_0,
		.lpsc_dev.dev_array	=	     {
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J721S2_PSC_LPSC_LPSC_DMPAC] =		     {
		.powerdomain		= J721S2_PSC_PD_PD_DMPAC,
		.depends_psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J721S2_PSC_LPSC_LPSC_PER_SPARE2,
		.lpsc_dev.dev_list	= dev_list_LPSC_DMPAC,
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS | LPSC_DEVICES_LIST,
	},
	[J721S2_PSC_LPSC_LPSC_SDE] =		     {
		.powerdomain		= J721S2_PSC_PD_PD_DMPAC,
		.depends_psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J721S2_PSC_LPSC_LPSC_DMPAC,
		.lpsc_dev.dev_array	=	     {
			J721S2_DEV_DMPAC0_SDE_0,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J721S2_PSC_LPSC_LPSC_DMPAC_PBIST] =	     {
		.powerdomain		= J721S2_PSC_PD_PD_DMPAC,
		.depends_psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J721S2_PSC_LPSC_LPSC_DMPAC,
		.lpsc_dev.dev_array	=	     {
			J721S2_DEV_PBIST7,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J721S2_PSC_LPSC_LPSC_VPAC] =		     {
		.powerdomain		= J721S2_PSC_PD_PD_VPAC,
		.depends_psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J721S2_PSC_LPSC_LPSC_PER_SPARE2,
		.lpsc_dev.dev_array	=	     {
			J721S2_DEV_VPAC0,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J721S2_PSC_LPSC_LPSC_VPAC_PBIST] =	     {
		.powerdomain		= J721S2_PSC_PD_PD_VPAC,
		.depends_psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J721S2_PSC_LPSC_LPSC_VPAC,
		.lpsc_dev.dev_array	=	     {
			J721S2_DEV_PBIST8,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J721S2_PSC_LPSC_LPSC_A72_CLSTR0_CORE2] =    {
		.powerdomain		= J721S2_PSC_PD_PD_A72_CL0_2,
		.depends_psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J721S2_PSC_LPSC_LPSC_A72_CLUSTER_0,
		.lpsc_dev.dev_array	=	     {
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J721S2_PSC_LPSC_LPSC_A72_CLSTR0_CORE3] =    {
		.powerdomain		= J721S2_PSC_PD_PD_A72_CL0_3,
		.depends_psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J721S2_PSC_LPSC_LPSC_A72_CLUSTER_0,
		.lpsc_dev.dev_array	=	     {
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J721S2_PSC_LPSC_LPSC_A72_CLSTR1_CORE2] =    {
		.powerdomain		= J721S2_PSC_PD_PD_A72_CL1_2,
		.depends_psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J721S2_PSC_LPSC_LPSC_A72_CLUSTER_1,
		.lpsc_dev.dev_array	=	     {
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J721S2_PSC_LPSC_LPSC_A72_CLSTR1_CORE3] =    {
		.powerdomain		= J721S2_PSC_PD_PD_A72_CL1_3,
		.depends_psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J721S2_PSC_LPSC_LPSC_A72_CLUSTER_1,
		.lpsc_dev.dev_array	=	     {
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J721S2_PSC_LPSC_LPSC_VPAC_1] =		     {
		.powerdomain		= J721S2_PSC_PD_PD_VPAC_1,
		.depends_psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J721S2_PSC_LPSC_LPSC_PER_SPARE2,
		.lpsc_dev.dev_array	=	     {
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J721S2_PSC_LPSC_LPSC_VPAC_1_PBIST] =	     {
		.powerdomain		= J721S2_PSC_PD_PD_VPAC_1,
		.depends_psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J721S2_PSC_LPSC_LPSC_VPAC_1,
		.lpsc_dev.dev_array	=	     {
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J721S2_PSC_LPSC_LPSC_ENCODE_1] =	     {
		.powerdomain		= J721S2_PSC_PD_PD_ENCODE_1,
		.depends_psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J721S2_PSC_LPSC_LPSC_PER_I3C,
		.lpsc_dev.dev_array	=	     {
			J721S2_DEV_CODEC0,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J721S2_PSC_LPSC_LPSC_ENCODE_1_PBIST] =	     {
		.powerdomain		= J721S2_PSC_PD_PD_ENCODE_1,
		.depends_psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J721S2_PSC_LPSC_LPSC_ENCODE_1,
		.lpsc_dev.dev_array	=	     {
			J721S2_DEV_PBIST11,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J721S2_PSC_LPSC_LPSC_CSITX_1] =	     {
		.powerdomain		= J721S2_PSC_PD_PD_DSI_1,
		.depends_psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J721S2_PSC_LPSC_LPSC_TX_DPHY_1,
		.lpsc_dev.dev_array	=	     {
			J721S2_DEV_CSI_TX_IF_V2_1,
			J721S2_DEV_DSS_DSI1,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J721S2_PSC_LPSC_LPSC_TX_DPHY_1] =	     {
		.powerdomain		= J721S2_PSC_PD_PD_DSI_1,
		.depends_psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J721S2_PSC_LPSC_LPSC_PER_SPARE2,
		.lpsc_dev.dev_array	=	     {
			J721S2_DEV_DPHY_TX1,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J721S2_PSC_LPSC_LPSC_DSI_1_PBIST] =	     {
		.powerdomain		= J721S2_PSC_PD_PD_DSI_1,
		.depends_psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J721S2_PSC_LPSC_LPSC_CSITX_1,
		.lpsc_dev.dev_array	=	     {
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J721S2_PSC_LPSC_LPSC_CPSW_2] =		     {
		.powerdomain		= J721S2_PSC_PD_PD_CPSW2,
		.lpsc_dev.dev_array	=	     {
			J721S2_DEV_CPSW1,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS,
	},
	[J721S2_PSC_LPSC_LPSC_EMIF_DATA_2] =	     {
		.powerdomain		= J721S2_PSC_PD_PD_DDR2,
		.depends_psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J721S2_PSC_LPSC_LPSC_EMIF_CFG_2,
		.lpsc_dev.dev_array	=	     {
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J721S2_PSC_LPSC_LPSC_EMIF_CFG_2] =	     {
		.powerdomain		= J721S2_PSC_PD_PD_DDR2,
		.lpsc_dev.dev_array	=	     {
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS,
	},
	[J721S2_PSC_LPSC_LPSC_PULSAR_2_R5_0] =	     {
		.powerdomain		= J721S2_PSC_PD_PD_PULSAR_2,
		.lpsc_dev.dev_array	=	     {
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS,
	},
	[J721S2_PSC_LPSC_LPSC_PULSAR_2_R5_1] =	     {
		.powerdomain		= J721S2_PSC_PD_PD_PULSAR_2,
		.lpsc_dev.dev_array	=	     {
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS,
	},
	[J721S2_PSC_LPSC_LPSC_PULSAR_2_PBIST] =	     {
		.powerdomain		= J721S2_PSC_PD_PD_PULSAR_2,
		.depends_psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J721S2_PSC_LPSC_LPSC_PULSAR_2_R5_1,
		.lpsc_dev.dev_array	=	     {
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J721S2_PSC_LPSC_LPSC_SPARE_4] =	     {
		.powerdomain		= J721S2_PSC_PD_PD_SPARE4,
		.lpsc_dev.dev_array	=	     {
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS,
	},
	[J721S2_PSC_LPSC_LPSC_SPARE_5] =	     {
		.powerdomain		= J721S2_PSC_PD_PD_SPARE5,
		.lpsc_dev.dev_array	=	     {
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS,
	},
	[J721S2_PSC_LPSC_LPSC_SPARE_6] =	     {
		.powerdomain		= J721S2_PSC_PD_PD_SPARE6,
		.lpsc_dev.dev_array	=	     {
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS,
	},
};
static struct lpsc_module j721s2_j7am_main_psc_wrap_main_0_modules[ARRAY_SIZE(j721s2_j7am_main_psc_wrap_main_0_mod_data)] __attribute__((__section__(".bss.devgroup.MAIN")));
static const u8 j721s2_dev_j7am_main_psc_wrap_main_0_resources[] __attribute__((__section__(".const.devgroup.MAIN"))) = {
	RDAT_HDR(RESOURCE_MEM, 1, STRUE),
	RDAT_MEM(0x00400000),
};
static const struct psc_drv_data j721s2_dev_j7am_main_psc_wrap_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.data					= &j721s2_j7am_main_psc_wrap_main_0_data,
	.pd_data				= j721s2_j7am_main_psc_wrap_main_0_pd_data,
	.powerdomains				= j721s2_j7am_main_psc_wrap_main_0_powerdomains,
	.pd_count				= ARRAY_SIZE(j721s2_j7am_main_psc_wrap_main_0_pd_data),
	.mod_data				= j721s2_j7am_main_psc_wrap_main_0_mod_data,
	.modules				= j721s2_j7am_main_psc_wrap_main_0_modules,
	.module_count				= ARRAY_SIZE(j721s2_j7am_main_psc_wrap_main_0_mod_data),
	.psc_idx				= 1,
	.drv_data				= {
		.dev_data			= {
			.soc			= {
				.psc_idx	= PSC_DEV_NONE,
			},
			.dev_clk_idx		= J721S2_DEV_J7AM_MAIN_PSC_WRAP_MAIN_0_CLOCKS,
			.n_clocks		= 2,
			.pm_devgrp		= PM_DEVGRP_01,
			.flags			= DEVD_FLAG_DO_INIT | DEVD_FLAG_DRV_DATA,
		},
		.drv				= &psc_drv,
		.r				= j721s2_dev_j7am_main_psc_wrap_main_0_resources,
	},
};
static const struct dev_data j721s2_dev_j7am_pulsar_atb_funnel_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= J721S2_DEV_J7AM_PULSAR_ATB_FUNNEL_MAIN_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_j7am_sa2_cpsw_psilss_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= J721S2_DEV_J7AM_SA2_CPSW_PSILSS_MAIN_0_CLOCKS,
	.n_clocks		= 2,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_usart_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_PD_MCANSS,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_MCANSS_9,
	},
	.dev_clk_idx		= J721S2_DEV_USART_MAIN_0_CLOCKS,
	.n_clocks		= 4,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_j7am_wakeup_16ff_wkup_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= J721S2_DEV_J7AM_WAKEUP_16FF_WKUP_0_CLOCKS,
	.n_clocks		= 3,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j721s2_dev_j7vc_main_gpiomux_introuter_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_PER_VPFE,
	},
	.dev_clk_idx		= J721S2_DEV_J7VC_MAIN_GPIOMUX_INTROUTER_MAIN_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_usart_mcu_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7_WKUP_PSC_WRAP_WKUP_0,
		.pd		= J721S2_PSC_PD_PD_WKUP,
		.mod		= J721S2_PSC_LPSC_LPSC_WKUP_ALWAYSON,
	},
	.dev_clk_idx		= J721S2_DEV_USART_MCU_0_CLOCKS,
	.n_clocks		= 6,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j721s2_dev_j7vcl_cmp_event_introuter_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_PER_VPFE,
	},
	.dev_clk_idx		= J721S2_DEV_J7VCL_CMP_EVENT_INTROUTER_MAIN_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_k3_ddpa_wkup_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7_WKUP_PSC_WRAP_WKUP_0,
		.pd		= J721S2_PSC_PD_PD_WKUP,
		.mod		= J721S2_PSC_LPSC_LPSC_WKUP_ALWAYSON,
	},
	.dev_clk_idx		= J721S2_DEV_K3_DDPA_WKUP_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j721s2_dev_K3_DPHY_RX_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_PD_DSS,
		.mod		= J721S2_PSC_LPSC_LPSC_CSIRX_PHY_0,
	},
	.dev_clk_idx		= J721S2_DEV_K3_DPHY_RX_MAIN_0_CLOCKS,
	.n_clocks		= 9,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_K3_DPHY_RX_main_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_PD_DSS,
		.mod		= J721S2_PSC_LPSC_LPSC_CSIRX_PHY_1,
	},
	.dev_clk_idx		= J721S2_DEV_K3_DPHY_RX_MAIN_1_CLOCKS,
	.n_clocks		= 9,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_k3_dss_dsi_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_PD_DSS,
		.mod		= J721S2_PSC_LPSC_LPSC_DSI,
	},
	.dev_clk_idx		= J721S2_DEV_K3_DSS_DSI_MAIN_0_CLOCKS,
	.n_clocks		= 6,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_k3_dss_dsi_main_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_PD_DSI_1,
		.mod		= J721S2_PSC_LPSC_LPSC_CSITX_1,
	},
	.dev_clk_idx		= J721S2_DEV_K3_DSS_DSI_MAIN_1_CLOCKS,
	.n_clocks		= 6,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_k3_dss_edp_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_PD_DSS,
		.mod		= J721S2_PSC_LPSC_LPSC_EDP_0,
	},
	.dev_clk_idx		= J721S2_DEV_K3_DSS_EDP_MAIN_0_CLOCKS,
	.n_clocks		= 37,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_board_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= J721S2_DEV_BOARD_0_CLOCKS,
	.n_clocks		= 353,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_k3_dss_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_PD_DSS,
		.mod		= J721S2_PSC_LPSC_LPSC_DSS,
	},
	.dev_clk_idx		= J721S2_DEV_K3_DSS_MAIN_0_CLOCKS,
	.n_clocks		= 31,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_k3_epwm_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_PER_MOTOR,
	},
	.dev_clk_idx		= J721S2_DEV_K3_EPWM_MAIN_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_k3_epwm_main_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_PER_MOTOR,
	},
	.dev_clk_idx		= J721S2_DEV_K3_EPWM_MAIN_1_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_k3_epwm_main_2 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_PER_MOTOR,
	},
	.dev_clk_idx		= J721S2_DEV_K3_EPWM_MAIN_2_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_k3_epwm_main_3 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_PER_MOTOR,
	},
	.dev_clk_idx		= J721S2_DEV_K3_EPWM_MAIN_3_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_k3_epwm_main_4 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_PER_MOTOR,
	},
	.dev_clk_idx		= J721S2_DEV_K3_EPWM_MAIN_4_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_k3_epwm_main_5 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_PER_MOTOR,
	},
	.dev_clk_idx		= J721S2_DEV_K3_EPWM_MAIN_5_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_k3_pbist_8c28p_wrap_main_ac_dmpac __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_PD_DMPAC,
		.mod		= J721S2_PSC_LPSC_LPSC_DMPAC_PBIST,
	},
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_k3_pbist_8c28p_wrap_main_ac_edpdsi __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_PD_DSS,
		.mod		= J721S2_PSC_LPSC_LPSC_DSS_PBIST,
	},
	.dev_clk_idx		= J721S2_DEV_K3_PBIST_8C28P_WRAP_MAIN_AC_EDPDSI_CLOCKS,
	.n_clocks		= 2,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_k3_pbist_8c28p_wrap_main_ac_enc_dec_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_PD_ENCODE_1,
		.mod		= J721S2_PSC_LPSC_LPSC_ENCODE_1_PBIST,
	},
	.dev_clk_idx		= J721S2_DEV_K3_PBIST_8C28P_WRAP_MAIN_AC_ENC_DEC_0_CLOCKS,
	.n_clocks		= 5,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_k3_pbist_8c28p_wrap_main_ac_vpac_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_PD_VPAC,
		.mod		= J721S2_PSC_LPSC_LPSC_VPAC_PBIST,
	},
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_k3_pbist_8c28p_wrap_main_hc_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_PBIST,
	},
	.dev_clk_idx		= J721S2_DEV_K3_PBIST_8C28P_WRAP_MAIN_HC_0_CLOCKS,
	.n_clocks		= 2,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_k3_pbist_8c28p_wrap_main_infra_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_PBIST,
	},
	.dev_clk_idx		= J721S2_DEV_K3_PBIST_8C28P_WRAP_MAIN_INFRA_0_CLOCKS,
	.n_clocks		= 2,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_k3_pbist_8c28p_wrap_main_infra_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_PBIST,
	},
	.dev_clk_idx		= J721S2_DEV_K3_PBIST_8C28P_WRAP_MAIN_INFRA_1_CLOCKS,
	.n_clocks		= 2,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_k3_pbist_8c28p_wrap_main_navss __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_PBIST,
	},
	.dev_clk_idx		= J721S2_DEV_K3_PBIST_8C28P_WRAP_MAIN_NAVSS_CLOCKS,
	.n_clocks		= 2,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_k3_pbist_8c28p_wrap_main_pulsar_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_PD_PULSAR_0,
		.mod		= J721S2_PSC_LPSC_LPSC_PULSAR_PBIST_0,
	},
	.dev_clk_idx		= J721S2_DEV_K3_PBIST_8C28P_WRAP_MAIN_PULSAR_0_CLOCKS,
	.n_clocks		= 2,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_k3_pbist_8c28p_wrap_main_pulsar_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_PD_PULSAR_1,
		.mod		= J721S2_PSC_LPSC_LPSC_PULSAR_PBIST_1,
	},
	.dev_clk_idx		= J721S2_DEV_K3_PBIST_8C28P_WRAP_MAIN_PULSAR_1_CLOCKS,
	.n_clocks		= 2,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_k3_pbist_8c28p_wrap_mcu_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7_WKUP_PSC_WRAP_WKUP_0,
		.pd		= J721S2_PSC_PD_PD_WKUP,
		.mod		= J721S2_PSC_LPSC_LPSC_MCU_TEST,
	},
	.dev_clk_idx		= J721S2_DEV_K3_PBIST_8C28P_WRAP_MCU_0_CLOCKS,
	.n_clocks		= 10,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j721s2_dev_k3_pbist_8c28p_wrap_mcu_1 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7_WKUP_PSC_WRAP_WKUP_0,
		.pd		= J721S2_PSC_PD_PD_WKUP,
		.mod		= J721S2_PSC_LPSC_LPSC_MCU_TEST,
	},
	.dev_clk_idx		= J721S2_DEV_K3_PBIST_8C28P_WRAP_MCU_1_CLOCKS,
	.n_clocks		= 10,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j721s2_dev_k3_pbist_8c28p_wrap_mcu_pulsar_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7_WKUP_PSC_WRAP_WKUP_0,
		.pd		= J721S2_PSC_PD_PD_MCU_PULSAR,
		.mod		= J721S2_PSC_LPSC_LPSC_MCU_PULSAR_PBIST_0,
	},
	.dev_clk_idx		= J721S2_DEV_K3_PBIST_8C28P_WRAP_MCU_PULSAR_0_CLOCKS,
	.n_clocks		= 2,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j721s2_dev_k3_vpu_wave521cl_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_PD_ENCODE_1,
		.mod		= J721S2_PSC_LPSC_LPSC_ENCODE_1,
	},
	.dev_clk_idx		= J721S2_DEV_K3_VPU_WAVE521CL_MAIN_0_CLOCKS,
	.n_clocks		= 4,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_k3vtm_n16ffc_wkup_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7_WKUP_PSC_WRAP_WKUP_0,
		.pd		= J721S2_PSC_PD_PD_WKUP,
		.mod		= J721S2_PSC_LPSC_LPSC_WKUP_ALWAYSON,
	},
	.dev_clk_idx		= J721S2_DEV_K3VTM_N16FFC_WKUP_0_CLOCKS,
	.n_clocks		= 3,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j721s2_dev_main2wkupmcu_VD __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7_WKUP_PSC_WRAP_WKUP_0,
		.pd		= J721S2_PSC_PD_PD_WKUP,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN2WKUPMCU,
	},
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j721s2_dev_mcanss_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_PD_MCANSS,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_MCANSS_0,
	},
	.dev_clk_idx		= J721S2_DEV_MCANSS_MAIN_0_CLOCKS,
	.n_clocks		= 7,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_mcanss_main_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_PD_MCANSS,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_MCANSS_1,
	},
	.dev_clk_idx		= J721S2_DEV_MCANSS_MAIN_1_CLOCKS,
	.n_clocks		= 7,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_mcanss_main_2 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_PD_MCANSS,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_MCANSS_2,
	},
	.dev_clk_idx		= J721S2_DEV_MCANSS_MAIN_2_CLOCKS,
	.n_clocks		= 7,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_mcanss_main_3 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_PD_MCANSS,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_MCANSS_3,
	},
	.dev_clk_idx		= J721S2_DEV_MCANSS_MAIN_3_CLOCKS,
	.n_clocks		= 7,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_mcanss_main_4 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_PD_MCANSS,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_MCANSS_4,
	},
	.dev_clk_idx		= J721S2_DEV_MCANSS_MAIN_4_CLOCKS,
	.n_clocks		= 7,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_mcanss_main_5 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_PD_MCANSS,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_MCANSS_4,
	},
	.dev_clk_idx		= J721S2_DEV_MCANSS_MAIN_5_CLOCKS,
	.n_clocks		= 7,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_mcanss_main_6 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_PD_MCANSS,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_MCANSS_4,
	},
	.dev_clk_idx		= J721S2_DEV_MCANSS_MAIN_6_CLOCKS,
	.n_clocks		= 7,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_mcanss_main_7 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_PD_MCANSS,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_MCANSS_4,
	},
	.dev_clk_idx		= J721S2_DEV_MCANSS_MAIN_7_CLOCKS,
	.n_clocks		= 7,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_mcanss_main_8 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_PD_MCANSS,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_MCANSS_4,
	},
	.dev_clk_idx		= J721S2_DEV_MCANSS_MAIN_8_CLOCKS,
	.n_clocks		= 7,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_mcanss_main_9 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_PD_MCANSS,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_MCANSS_4,
	},
	.dev_clk_idx		= J721S2_DEV_MCANSS_MAIN_9_CLOCKS,
	.n_clocks		= 7,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_mcanss_main_10 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_PD_MCANSS,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_MCANSS_5,
	},
	.dev_clk_idx		= J721S2_DEV_MCANSS_MAIN_10_CLOCKS,
	.n_clocks		= 7,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_mcanss_main_11 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_PD_MCANSS,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_MCANSS_5,
	},
	.dev_clk_idx		= J721S2_DEV_MCANSS_MAIN_11_CLOCKS,
	.n_clocks		= 7,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_mcanss_main_12 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_PD_MCANSS,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_MCANSS_5,
	},
	.dev_clk_idx		= J721S2_DEV_MCANSS_MAIN_12_CLOCKS,
	.n_clocks		= 7,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_mcanss_main_13 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_PD_MCANSS,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_MCANSS_5,
	},
	.dev_clk_idx		= J721S2_DEV_MCANSS_MAIN_13_CLOCKS,
	.n_clocks		= 7,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_mcanss_main_14 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_PD_MCANSS,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_MCANSS_5,
	},
	.dev_clk_idx		= J721S2_DEV_MCANSS_MAIN_14_CLOCKS,
	.n_clocks		= 7,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_mcanss_main_15 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_PD_MCANSS,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_MCANSS_5,
	},
	.dev_clk_idx		= J721S2_DEV_MCANSS_MAIN_15_CLOCKS,
	.n_clocks		= 7,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_mcanss_main_16 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_PD_MCANSS,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_MCANSS_5,
	},
	.dev_clk_idx		= J721S2_DEV_MCANSS_MAIN_16_CLOCKS,
	.n_clocks		= 7,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_compute_cluster_j7ae_main_0_a72ss0_core0_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_PD_A72_0,
		.mod		= J721S2_PSC_LPSC_LPSC_A72_0,
	},
	.dev_clk_idx		= J721S2_DEV_COMPUTE_CLUSTER_J7AE_MAIN_0_A72SS0_CORE0_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_compute_cluster_j7ae_main_0_a72ss0_core1_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_PD_A72_1,
		.mod		= J721S2_PSC_LPSC_LPSC_A72_1,
	},
	.dev_clk_idx		= J721S2_DEV_COMPUTE_CLUSTER_J7AE_MAIN_0_A72SS0_CORE1_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_mcanss_main_17 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_PD_MCANSS,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_MCANSS_5,
	},
	.dev_clk_idx		= J721S2_DEV_MCANSS_MAIN_17_CLOCKS,
	.n_clocks		= 7,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_mcanss_mcu_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7_WKUP_PSC_WRAP_WKUP_0,
		.pd		= J721S2_PSC_PD_PD_WKUP,
		.mod		= J721S2_PSC_LPSC_LPSC_MCU_MCAN_0,
	},
	.dev_clk_idx		= J721S2_DEV_MCANSS_MCU_0_CLOCKS,
	.n_clocks		= 7,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j721s2_dev_mcanss_mcu_1 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7_WKUP_PSC_WRAP_WKUP_0,
		.pd		= J721S2_PSC_PD_PD_WKUP,
		.mod		= J721S2_PSC_LPSC_LPSC_MCU_MCAN_1,
	},
	.dev_clk_idx		= J721S2_DEV_MCANSS_MCU_1_CLOCKS,
	.n_clocks		= 7,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j721s2_dev_mcasp_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_PER_AUDIO,
	},
	.dev_clk_idx		= J721S2_DEV_MCASP_MAIN_0_CLOCKS,
	.n_clocks		= 52,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_mcasp_main_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_PER_AUDIO,
	},
	.dev_clk_idx		= J721S2_DEV_MCASP_MAIN_1_CLOCKS,
	.n_clocks		= 52,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_mcasp_main_2 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_PER_AUDIO,
	},
	.dev_clk_idx		= J721S2_DEV_MCASP_MAIN_2_CLOCKS,
	.n_clocks		= 52,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_mcasp_main_3 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_PER_AUDIO,
	},
	.dev_clk_idx		= J721S2_DEV_MCASP_MAIN_3_CLOCKS,
	.n_clocks		= 52,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_mcasp_main_4 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_PER_AUDIO,
	},
	.dev_clk_idx		= J721S2_DEV_MCASP_MAIN_4_CLOCKS,
	.n_clocks		= 52,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_mshsi2c_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_PER_MISCIO,
	},
	.dev_clk_idx		= J721S2_DEV_MSHSI2C_MAIN_0_CLOCKS,
	.n_clocks		= 4,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_mshsi2c_main_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_PD_MCANSS,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_MCANSS_12,
	},
	.dev_clk_idx		= J721S2_DEV_MSHSI2C_MAIN_1_CLOCKS,
	.n_clocks		= 4,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_mshsi2c_main_2 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_PD_MCANSS,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_MCANSS_12,
	},
	.dev_clk_idx		= J721S2_DEV_MSHSI2C_MAIN_2_CLOCKS,
	.n_clocks		= 4,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_mshsi2c_main_3 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_PD_MCANSS,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_MCANSS_12,
	},
	.dev_clk_idx		= J721S2_DEV_MSHSI2C_MAIN_3_CLOCKS,
	.n_clocks		= 4,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_mshsi2c_main_4 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_PD_MCANSS,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_MCANSS_13,
	},
	.dev_clk_idx		= J721S2_DEV_MSHSI2C_MAIN_4_CLOCKS,
	.n_clocks		= 4,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_mshsi2c_main_5 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_PD_MCANSS,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_MCANSS_13,
	},
	.dev_clk_idx		= J721S2_DEV_MSHSI2C_MAIN_5_CLOCKS,
	.n_clocks		= 4,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_mshsi2c_main_6 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_PD_MCANSS,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_MCANSS_13,
	},
	.dev_clk_idx		= J721S2_DEV_MSHSI2C_MAIN_6_CLOCKS,
	.n_clocks		= 4,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_mshsi2c_mcu_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7_WKUP_PSC_WRAP_WKUP_0,
		.pd		= J721S2_PSC_PD_PD_WKUP,
		.mod		= J721S2_PSC_LPSC_LPSC_WKUP_ALWAYSON,
	},
	.dev_clk_idx		= J721S2_DEV_MSHSI2C_MCU_0_CLOCKS,
	.n_clocks		= 4,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j721s2_dev_mshsi2c_mcu_1 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7_WKUP_PSC_WRAP_WKUP_0,
		.pd		= J721S2_PSC_PD_PD_WKUP,
		.mod		= J721S2_PSC_LPSC_LPSC_WKUP_ALWAYSON,
	},
	.dev_clk_idx		= J721S2_DEV_MSHSI2C_MCU_1_CLOCKS,
	.n_clocks		= 4,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j721s2_dev_mshsi2c_wkup_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7_WKUP_PSC_WRAP_WKUP_0,
		.pd		= J721S2_PSC_PD_PD_WKUP,
		.mod		= J721S2_PSC_LPSC_LPSC_WKUP_GPIO,
	},
	.dev_clk_idx		= J721S2_DEV_MSHSI2C_WKUP_0_CLOCKS,
	.n_clocks		= 6,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j721s2_dev_navss512j7am_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_PER_MLB,
	},
	.dev_clk_idx		= J721S2_DEV_NAVSS512J7AM_MAIN_0_CLOCKS,
	.n_clocks		= 2,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_navss512j7am_main_0_bcdma_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= J721S2_DEV_NAVSS512J7AM_MAIN_0_BCDMA_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_navss512j7am_main_0_cpts_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= J721S2_DEV_NAVSS512J7AM_MAIN_0_CPTS_0_CLOCKS,
	.n_clocks		= 22,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_navss512j7am_main_0_intr_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= J721S2_DEV_NAVSS512J7AM_MAIN_0_INTR_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_navss512j7am_main_0_mailbox1_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= J721S2_DEV_NAVSS512J7AM_MAIN_0_MAILBOX1_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_navss512j7am_main_0_mailbox1_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= J721S2_DEV_NAVSS512J7AM_MAIN_0_MAILBOX1_1_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_navss512j7am_main_0_mailbox1_2 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= J721S2_DEV_NAVSS512J7AM_MAIN_0_MAILBOX1_2_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_navss512j7am_main_0_mailbox1_3 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= J721S2_DEV_NAVSS512J7AM_MAIN_0_MAILBOX1_3_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_navss512j7am_main_0_mailbox1_4 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= J721S2_DEV_NAVSS512J7AM_MAIN_0_MAILBOX1_4_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_navss512j7am_main_0_mailbox1_5 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= J721S2_DEV_NAVSS512J7AM_MAIN_0_MAILBOX1_5_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_navss512j7am_main_0_mailbox1_6 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= J721S2_DEV_NAVSS512J7AM_MAIN_0_MAILBOX1_6_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_navss512j7am_main_0_mailbox1_7 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= J721S2_DEV_NAVSS512J7AM_MAIN_0_MAILBOX1_7_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_navss512j7am_main_0_mailbox1_8 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= J721S2_DEV_NAVSS512J7AM_MAIN_0_MAILBOX1_8_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_navss512j7am_main_0_mailbox1_9 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= J721S2_DEV_NAVSS512J7AM_MAIN_0_MAILBOX1_9_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_navss512j7am_main_0_mailbox1_10 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= J721S2_DEV_NAVSS512J7AM_MAIN_0_MAILBOX1_10_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_navss512j7am_main_0_mailbox1_11 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= J721S2_DEV_NAVSS512J7AM_MAIN_0_MAILBOX1_11_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_navss512j7am_main_0_mailbox_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= J721S2_DEV_NAVSS512J7AM_MAIN_0_MAILBOX_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_navss512j7am_main_0_mailbox_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= J721S2_DEV_NAVSS512J7AM_MAIN_0_MAILBOX_1_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_navss512j7am_main_0_mailbox_2 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= J721S2_DEV_NAVSS512J7AM_MAIN_0_MAILBOX_2_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_navss512j7am_main_0_mailbox_3 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= J721S2_DEV_NAVSS512J7AM_MAIN_0_MAILBOX_3_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_navss512j7am_main_0_mailbox_4 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= J721S2_DEV_NAVSS512J7AM_MAIN_0_MAILBOX_4_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_navss512j7am_main_0_mailbox_5 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= J721S2_DEV_NAVSS512J7AM_MAIN_0_MAILBOX_5_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_navss512j7am_main_0_mailbox_6 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= J721S2_DEV_NAVSS512J7AM_MAIN_0_MAILBOX_6_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_navss512j7am_main_0_mailbox_7 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= J721S2_DEV_NAVSS512J7AM_MAIN_0_MAILBOX_7_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_navss512j7am_main_0_mailbox_8 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= J721S2_DEV_NAVSS512J7AM_MAIN_0_MAILBOX_8_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_navss512j7am_main_0_mailbox_9 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= J721S2_DEV_NAVSS512J7AM_MAIN_0_MAILBOX_9_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_navss512j7am_main_0_mailbox_10 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= J721S2_DEV_NAVSS512J7AM_MAIN_0_MAILBOX_10_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_navss512j7am_main_0_mailbox_11 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= J721S2_DEV_NAVSS512J7AM_MAIN_0_MAILBOX_11_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_navss512j7am_main_0_mcrc_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= J721S2_DEV_NAVSS512J7AM_MAIN_0_MCRC_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_navss512j7am_main_0_modss_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= J721S2_DEV_NAVSS512J7AM_MAIN_0_MODSS_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_navss512j7am_main_0_modss_inta_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= J721S2_DEV_NAVSS512J7AM_MAIN_0_MODSS_INTA_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_navss512j7am_main_0_modss_inta_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= J721S2_DEV_NAVSS512J7AM_MAIN_0_MODSS_INTA_1_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_navss512j7am_main_0_proxy_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= J721S2_DEV_NAVSS512J7AM_MAIN_0_PROXY_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_navss512j7am_main_0_pvu_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= J721S2_DEV_NAVSS512J7AM_MAIN_0_PVU_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_navss512j7am_main_0_pvu_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= J721S2_DEV_NAVSS512J7AM_MAIN_0_PVU_1_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_navss512j7am_main_0_ringacc_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= J721S2_DEV_NAVSS512J7AM_MAIN_0_RINGACC_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_navss512j7am_main_0_spinlock_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= J721S2_DEV_NAVSS512J7AM_MAIN_0_SPINLOCK_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_navss512j7am_main_0_timermgr_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= J721S2_DEV_NAVSS512J7AM_MAIN_0_TIMERMGR_0_CLOCKS,
	.n_clocks		= 2,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_navss512j7am_main_0_timermgr_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= J721S2_DEV_NAVSS512J7AM_MAIN_0_TIMERMGR_1_CLOCKS,
	.n_clocks		= 2,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_navss512j7am_main_0_udmap_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= J721S2_DEV_NAVSS512J7AM_MAIN_0_UDMAP_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_navss512j7am_main_0_udmass_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= J721S2_DEV_NAVSS512J7AM_MAIN_0_UDMASS_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_navss512j7am_main_0_udmass_inta_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= J721S2_DEV_NAVSS512J7AM_MAIN_0_UDMASS_INTA_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_navss512j7am_main_0_virtss_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= J721S2_DEV_NAVSS512J7AM_MAIN_0_VIRTSS_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_navss_mcu_j7_mcu_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j721s2_dev_navss_mcu_j7_mcu_0_intr_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7_WKUP_PSC_WRAP_WKUP_0,
		.pd		= J721S2_PSC_PD_PD_WKUP,
		.mod		= J721S2_PSC_LPSC_LPSC_WKUP_ALWAYSON,
	},
	.dev_clk_idx		= J721S2_DEV_NAVSS_MCU_J7_MCU_0_INTR_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j721s2_dev_navss_mcu_j7_mcu_0_mcrc_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7_WKUP_PSC_WRAP_WKUP_0,
		.pd		= J721S2_PSC_PD_PD_WKUP,
		.mod		= J721S2_PSC_LPSC_LPSC_WKUP_ALWAYSON,
	},
	.dev_clk_idx		= J721S2_DEV_NAVSS_MCU_J7_MCU_0_MCRC_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j721s2_dev_navss_mcu_j7_mcu_0_modss_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7_WKUP_PSC_WRAP_WKUP_0,
		.pd		= J721S2_PSC_PD_PD_WKUP,
		.mod		= J721S2_PSC_LPSC_LPSC_WKUP_ALWAYSON,
	},
	.dev_clk_idx		= J721S2_DEV_NAVSS_MCU_J7_MCU_0_MODSS_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j721s2_dev_navss_mcu_j7_mcu_0_proxy_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7_WKUP_PSC_WRAP_WKUP_0,
		.pd		= J721S2_PSC_PD_PD_WKUP,
		.mod		= J721S2_PSC_LPSC_LPSC_WKUP_ALWAYSON,
	},
	.dev_clk_idx		= J721S2_DEV_NAVSS_MCU_J7_MCU_0_PROXY_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j721s2_dev_navss_mcu_j7_mcu_0_ringacc_0 __attribute__((__section__(".const.devgroup.TIFS_INTERNAL"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7_WKUP_PSC_WRAP_WKUP_0,
		.pd		= J721S2_PSC_PD_PD_WKUP,
		.mod		= J721S2_PSC_LPSC_LPSC_WKUP_ALWAYSON,
	},
	.dev_clk_idx		= J721S2_DEV_NAVSS_MCU_J7_MCU_0_RINGACC_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_DMSC,
};
static const struct dev_data j721s2_dev_navss_mcu_j7_mcu_0_udmap_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7_WKUP_PSC_WRAP_WKUP_0,
		.pd		= J721S2_PSC_PD_PD_WKUP,
		.mod		= J721S2_PSC_LPSC_LPSC_WKUP_ALWAYSON,
	},
	.dev_clk_idx		= J721S2_DEV_NAVSS_MCU_J7_MCU_0_UDMAP_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j721s2_dev_navss_mcu_j7_mcu_0_udmass_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7_WKUP_PSC_WRAP_WKUP_0,
		.pd		= J721S2_PSC_PD_PD_WKUP,
		.mod		= J721S2_PSC_LPSC_LPSC_WKUP_ALWAYSON,
	},
	.dev_clk_idx		= J721S2_DEV_NAVSS_MCU_J7_MCU_0_UDMASS_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j721s2_dev_navss_mcu_j7_mcu_0_udmass_inta_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7_WKUP_PSC_WRAP_WKUP_0,
		.pd		= J721S2_PSC_PD_PD_WKUP,
		.mod		= J721S2_PSC_LPSC_LPSC_WKUP_ALWAYSON,
	},
	.dev_clk_idx		= J721S2_DEV_NAVSS_MCU_J7_MCU_0_UDMASS_INTA_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j721s2_dev_pcie_g3x4_128_main_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_PCIE_1,
	},
	.dev_clk_idx		= J721S2_DEV_PCIE_G3X4_128_MAIN_1_CLOCKS,
	.n_clocks		= 44,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_pulsar_sl_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_pulsar_sl_main_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_pulsar_sl_main_0_R5_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_PD_PULSAR_0,
		.mod		= J721S2_PSC_LPSC_LPSC_PULSAR_0_R5_0,
	},
	.dev_clk_idx		= J721S2_DEV_PULSAR_SL_MAIN_0_R5_0_CLOCKS,
	.n_clocks		= 2,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_pulsar_sl_main_0_R5_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_PD_PULSAR_0,
		.mod		= J721S2_PSC_LPSC_LPSC_PULSAR_0_R5_1,
	},
	.dev_clk_idx		= J721S2_DEV_PULSAR_SL_MAIN_0_R5_1_CLOCKS,
	.n_clocks		= 2,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_pulsar_sl_main_1_R5_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_PD_PULSAR_1,
		.mod		= J721S2_PSC_LPSC_LPSC_PULSAR_1_R5_0,
	},
	.dev_clk_idx		= J721S2_DEV_PULSAR_SL_MAIN_1_R5_0_CLOCKS,
	.n_clocks		= 2,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_pulsar_sl_main_1_R5_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_PD_PULSAR_1,
		.mod		= J721S2_PSC_LPSC_LPSC_PULSAR_1_R5_1,
	},
	.dev_clk_idx		= J721S2_DEV_PULSAR_SL_MAIN_1_R5_1_CLOCKS,
	.n_clocks		= 2,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_pulsar_sl_mcu_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j721s2_dev_pulsar_sl_mcu_0_R5_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7_WKUP_PSC_WRAP_WKUP_0,
		.pd		= J721S2_PSC_PD_PD_MCU_PULSAR,
		.mod		= J721S2_PSC_LPSC_LPSC_MCU_R5_0,
	},
	.dev_clk_idx		= J721S2_DEV_PULSAR_SL_MCU_0_R5_0_CLOCKS,
	.n_clocks		= 5,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j721s2_dev_pulsar_sl_mcu_0_R5_1 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7_WKUP_PSC_WRAP_WKUP_0,
		.pd		= J721S2_PSC_PD_PD_MCU_PULSAR,
		.mod		= J721S2_PSC_LPSC_LPSC_MCU_R5_1,
	},
	.dev_clk_idx		= J721S2_DEV_PULSAR_SL_MCU_0_R5_1_CLOCKS,
	.n_clocks		= 5,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j721s2_dev_rti_cfg1_main_a72_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_PD_A72_0,
		.mod		= J721S2_PSC_LPSC_LPSC_A72_0,
	},
	.dev_clk_idx		= J721S2_DEV_RTI_CFG1_MAIN_A72_0_CLOCKS,
	.n_clocks		= 10,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_rti_cfg1_main_a72_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_PD_A72_1,
		.mod		= J721S2_PSC_LPSC_LPSC_A72_1,
	},
	.dev_clk_idx		= J721S2_DEV_RTI_CFG1_MAIN_A72_1_CLOCKS,
	.n_clocks		= 10,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_rti_cfg1_main_c7_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_PD_C71X_0,
		.mod		= J721S2_PSC_LPSC_LPSC_C71X_0,
	},
	.dev_clk_idx		= J721S2_DEV_RTI_CFG1_MAIN_C7_0_CLOCKS,
	.n_clocks		= 10,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_rti_cfg1_main_c7_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_PD_C71X_1,
		.mod		= J721S2_PSC_LPSC_LPSC_C71X_1,
	},
	.dev_clk_idx		= J721S2_DEV_RTI_CFG1_MAIN_C7_1_CLOCKS,
	.n_clocks		= 10,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_rti_cfg1_main_gpu __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_PD_GPUCOM,
		.mod		= J721S2_PSC_LPSC_LPSC_GPUCOM,
	},
	.dev_clk_idx		= J721S2_DEV_RTI_CFG1_MAIN_GPU_CLOCKS,
	.n_clocks		= 10,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_rti_cfg1_main_r5_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_PD_PULSAR_0,
		.mod		= J721S2_PSC_LPSC_LPSC_PULSAR_0_R5_0,
	},
	.dev_clk_idx		= J721S2_DEV_RTI_CFG1_MAIN_R5_0_CLOCKS,
	.n_clocks		= 10,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_rti_cfg1_main_r5_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_PD_PULSAR_0,
		.mod		= J721S2_PSC_LPSC_LPSC_PULSAR_0_R5_1,
	},
	.dev_clk_idx		= J721S2_DEV_RTI_CFG1_MAIN_R5_1_CLOCKS,
	.n_clocks		= 10,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_rti_cfg1_main_r5_2 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_PD_PULSAR_1,
		.mod		= J721S2_PSC_LPSC_LPSC_PULSAR_1_R5_0,
	},
	.dev_clk_idx		= J721S2_DEV_RTI_CFG1_MAIN_R5_2_CLOCKS,
	.n_clocks		= 10,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_rti_cfg1_main_r5_3 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_PD_PULSAR_1,
		.mod		= J721S2_PSC_LPSC_LPSC_PULSAR_1_R5_1,
	},
	.dev_clk_idx		= J721S2_DEV_RTI_CFG1_MAIN_R5_3_CLOCKS,
	.n_clocks		= 10,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_rti_cfg1_mcu_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7_WKUP_PSC_WRAP_WKUP_0,
		.pd		= J721S2_PSC_PD_PD_MCU_PULSAR,
		.mod		= J721S2_PSC_LPSC_LPSC_MCU_R5_0,
	},
	.dev_clk_idx		= J721S2_DEV_RTI_CFG1_MCU_0_CLOCKS,
	.n_clocks		= 6,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j721s2_dev_rti_cfg1_mcu_1 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7_WKUP_PSC_WRAP_WKUP_0,
		.pd		= J721S2_PSC_PD_PD_MCU_PULSAR,
		.mod		= J721S2_PSC_LPSC_LPSC_MCU_R5_1,
	},
	.dev_clk_idx		= J721S2_DEV_RTI_CFG1_MCU_1_CLOCKS,
	.n_clocks		= 6,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j721s2_dev_sa2_ul_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_SAUL,
	},
	.dev_clk_idx		= J721S2_DEV_SA2_UL_MAIN_0_CLOCKS,
	.n_clocks		= 3,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_sms_wkup_0_cortex_m4f_1 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= J721S2_DEV_SMS_WKUP_0_CORTEX_M4F_1_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j721s2_dev_spi_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_PD_MCANSS,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_MCANSS_7,
	},
	.dev_clk_idx		= J721S2_DEV_SPI_MAIN_0_CLOCKS,
	.n_clocks		= 6,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_spi_main_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_PD_MCANSS,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_MCANSS_7,
	},
	.dev_clk_idx		= J721S2_DEV_SPI_MAIN_1_CLOCKS,
	.n_clocks		= 6,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_spi_main_2 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_PD_MCANSS,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_MCANSS_7,
	},
	.dev_clk_idx		= J721S2_DEV_SPI_MAIN_2_CLOCKS,
	.n_clocks		= 6,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_spi_main_3 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_PD_MCANSS,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_MCANSS_7,
	},
	.dev_clk_idx		= J721S2_DEV_SPI_MAIN_3_CLOCKS,
	.n_clocks		= 6,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_spi_main_4 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_PD_MCANSS,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_MCANSS_8,
	},
	.dev_clk_idx		= J721S2_DEV_SPI_MAIN_4_CLOCKS,
	.n_clocks		= 4,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_spi_main_5 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_PD_MCANSS,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_MCANSS_8,
	},
	.dev_clk_idx		= J721S2_DEV_SPI_MAIN_5_CLOCKS,
	.n_clocks		= 6,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_spi_main_6 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_PD_MCANSS,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_MCANSS_8,
	},
	.dev_clk_idx		= J721S2_DEV_SPI_MAIN_6_CLOCKS,
	.n_clocks		= 6,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_spi_main_7 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_PD_MCANSS,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_MCANSS_8,
	},
	.dev_clk_idx		= J721S2_DEV_SPI_MAIN_7_CLOCKS,
	.n_clocks		= 6,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_spi_mcu_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7_WKUP_PSC_WRAP_WKUP_0,
		.pd		= J721S2_PSC_PD_PD_WKUP,
		.mod		= J721S2_PSC_LPSC_LPSC_WKUP_ALWAYSON,
	},
	.dev_clk_idx		= J721S2_DEV_SPI_MCU_0_CLOCKS,
	.n_clocks		= 6,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j721s2_dev_spi_mcu_1 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7_WKUP_PSC_WRAP_WKUP_0,
		.pd		= J721S2_PSC_PD_PD_WKUP,
		.mod		= J721S2_PSC_LPSC_LPSC_WKUP_ALWAYSON,
	},
	.dev_clk_idx		= J721S2_DEV_SPI_MCU_1_CLOCKS,
	.n_clocks		= 6,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j721s2_dev_spi_mcu_2 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7_WKUP_PSC_WRAP_WKUP_0,
		.pd		= J721S2_PSC_PD_PD_WKUP,
		.mod		= J721S2_PSC_LPSC_LPSC_WKUP_ALWAYSON,
	},
	.dev_clk_idx		= J721S2_DEV_SPI_MCU_2_CLOCKS,
	.n_clocks		= 4,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j721s2_dev_usart_main_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_PD_MCANSS,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_MCANSS_9,
	},
	.dev_clk_idx		= J721S2_DEV_USART_MAIN_1_CLOCKS,
	.n_clocks		= 4,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_usart_main_2 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_PD_MCANSS,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_MCANSS_10,
	},
	.dev_clk_idx		= J721S2_DEV_USART_MAIN_2_CLOCKS,
	.n_clocks		= 4,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_usart_main_3 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_PD_MCANSS,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_MCANSS_10,
	},
	.dev_clk_idx		= J721S2_DEV_USART_MAIN_3_CLOCKS,
	.n_clocks		= 4,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_usart_main_4 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_PD_MCANSS,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_MCANSS_11,
	},
	.dev_clk_idx		= J721S2_DEV_USART_MAIN_4_CLOCKS,
	.n_clocks		= 4,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_usart_main_5 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_PD_MCANSS,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_MCANSS_11,
	},
	.dev_clk_idx		= J721S2_DEV_USART_MAIN_5_CLOCKS,
	.n_clocks		= 4,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_usart_main_6 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_PD_MCANSS,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_MCANSS_11,
	},
	.dev_clk_idx		= J721S2_DEV_USART_MAIN_6_CLOCKS,
	.n_clocks		= 4,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_usart_main_7 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_PD_MCANSS,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_MCANSS_11,
	},
	.dev_clk_idx		= J721S2_DEV_USART_MAIN_7_CLOCKS,
	.n_clocks		= 4,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_usart_main_8 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_PD_MCANSS,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_MCANSS_11,
	},
	.dev_clk_idx		= J721S2_DEV_USART_MAIN_8_CLOCKS,
	.n_clocks		= 4,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_usart_main_9 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_PD_MCANSS,
		.mod		= J721S2_PSC_LPSC_LPSC_MAIN_MCANSS_11,
	},
	.dev_clk_idx		= J721S2_DEV_USART_MAIN_9_CLOCKS,
	.n_clocks		= 4,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_usart_wkup_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7_WKUP_PSC_WRAP_WKUP_0,
		.pd		= J721S2_PSC_PD_PD_WKUP,
		.mod		= J721S2_PSC_LPSC_LPSC_WKUP_GPIO,
	},
	.dev_clk_idx		= J721S2_DEV_USART_WKUP_0_CLOCKS,
	.n_clocks		= 6,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j721s2_dev_usb3p0ss_16ffc_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_USB_0,
	},
	.dev_clk_idx		= J721S2_DEV_USB3P0SS_16FFC_MAIN_0_CLOCKS,
	.n_clocks		= 29,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_vpac_top_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_PD_VPAC,
		.mod		= J721S2_PSC_LPSC_LPSC_VPAC,
	},
	.dev_clk_idx		= J721S2_DEV_VPAC_TOP_MAIN_0_CLOCKS,
	.n_clocks		= 8,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_vusr_dual_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_USB_1,
	},
	.dev_clk_idx		= J721S2_DEV_VUSR_DUAL_MAIN_0_CLOCKS,
	.n_clocks		= 34,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_wiz16b8m4cdt_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_PD_DSS,
		.mod		= J721S2_PSC_LPSC_LPSC_TX_DPHY_0,
	},
	.dev_clk_idx		= J721S2_DEV_WIZ16B8M4CDT_MAIN_0_CLOCKS,
	.n_clocks		= 25,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_wiz16b8m4cdt_main_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_PD_DSI_1,
		.mod		= J721S2_PSC_LPSC_LPSC_TX_DPHY_1,
	},
	.dev_clk_idx		= J721S2_DEV_WIZ16B8M4CDT_MAIN_1_CLOCKS,
	.n_clocks		= 24,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_wiz16b8m4ct2_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_PD_SERDES_0,
		.mod		= J721S2_PSC_LPSC_LPSC_SERDES_0,
	},
	.dev_clk_idx		= J721S2_DEV_WIZ16B8M4CT2_MAIN_0_CLOCKS,
	.n_clocks		= 131,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_wkupmcu2main_VD __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7_WKUP_PSC_WRAP_WKUP_0,
		.pd		= J721S2_PSC_PD_PD_WKUP,
		.mod		= J721S2_PSC_LPSC_LPSC_WKUPMCU2MAIN,
	},
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j721s2_dev_ffi_main_ac_cbass_VD __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_PER_SPARE2,
	},
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_ffi_main_ac_qm_cbass_VD __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_PER_I3C,
	},
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_ffi_main_hc_cbass_VD __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_PER_SPARE1,
	},
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_ffi_main_infra_cbass_VD __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_PER_VPE,
	},
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_ffi_main_ip_cbass_VD __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_USB_2,
	},
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_ffi_main_rc_cbass_VD __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_GP_CORE_CTL,
		.mod		= J721S2_PSC_LPSC_LPSC_UFS_1,
	},
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_j7aep_gpu_bxs464_wrap_main_0_gpucore_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J721S2_PSC_INST_J7AM_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J721S2_PSC_PD_PD_GPUCORE,
		.mod		= J721S2_PSC_LPSC_LPSC_GPUCORE,
	},
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j721s2_dev_dmpac_top_main_0_misc_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= J721S2_DEV_DMPAC_TOP_MAIN_0_MISC_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};

static const struct dev_clk_data MCU_WAKEUP_dev_clk_data[365] __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	DEV_CLK_MUX(J721S2_DEV_ADC12FC_16FFC_MCU_0_CLOCKS,			 J721S2_DEV_MCU_ADC12FC_16FFC0_ADC_CLK,
		    CLK_J721S2_MCU_ADC_CLK_SEL_OUT0,
		    1,
		    4),
	DEV_CLK_PARENT(J721S2_DEV_ADC12FC_16FFC_MCU_0_CLOCKS,			 J721S2_DEV_MCU_ADC12FC_16FFC0_ADC_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J721S2_GLUELOGIC_HFOSC0_CLKOUT,
		       1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_ADC12FC_16FFC_MCU_0_CLOCKS,			 J721S2_DEV_MCU_ADC12FC_16FFC0_ADC_CLK_PARENT_HSDIV4_16FFT_MCU_1_HSDIVOUT1_CLK,
		       CLK_J721S2_HSDIV4_16FFT_MCU_1_HSDIVOUT1_CLK,		 1,
		       1),
	DEV_CLK_PARENT(J721S2_DEV_ADC12FC_16FFC_MCU_0_CLOCKS,			 J721S2_DEV_MCU_ADC12FC_16FFC0_ADC_CLK_PARENT_HSDIV1_16FFT_MCU_0_HSDIVOUT1_CLK,
		       CLK_J721S2_HSDIV1_16FFT_MCU_0_HSDIVOUT1_CLK,		 1,
		       2),
	DEV_CLK_PARENT(J721S2_DEV_ADC12FC_16FFC_MCU_0_CLOCKS,			 J721S2_DEV_MCU_ADC12FC_16FFC0_ADC_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_J721S2_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       1,
		       3),
	DEV_CLK(J721S2_DEV_ADC12FC_16FFC_MCU_0_CLOCKS,				 J721S2_DEV_MCU_ADC12FC_16FFC0_SYS_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(J721S2_DEV_ADC12FC_16FFC_MCU_0_CLOCKS,				 J721S2_DEV_MCU_ADC12FC_16FFC0_VBUS_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK,
		3),
	DEV_CLK_MUX(J721S2_DEV_ADC12FC_16FFC_MCU_1_CLOCKS,			 J721S2_DEV_MCU_ADC12FC_16FFC1_ADC_CLK,
		    CLK_J721S2_MCU_ADC_CLK_SEL_OUT1,
		    1,
		    4),
	DEV_CLK_PARENT(J721S2_DEV_ADC12FC_16FFC_MCU_1_CLOCKS,			 J721S2_DEV_MCU_ADC12FC_16FFC1_ADC_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J721S2_GLUELOGIC_HFOSC0_CLKOUT,
		       1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_ADC12FC_16FFC_MCU_1_CLOCKS,			 J721S2_DEV_MCU_ADC12FC_16FFC1_ADC_CLK_PARENT_HSDIV4_16FFT_MCU_1_HSDIVOUT1_CLK,
		       CLK_J721S2_HSDIV4_16FFT_MCU_1_HSDIVOUT1_CLK,		 1,
		       1),
	DEV_CLK_PARENT(J721S2_DEV_ADC12FC_16FFC_MCU_1_CLOCKS,			 J721S2_DEV_MCU_ADC12FC_16FFC1_ADC_CLK_PARENT_HSDIV1_16FFT_MCU_0_HSDIVOUT1_CLK,
		       CLK_J721S2_HSDIV1_16FFT_MCU_0_HSDIVOUT1_CLK,		 1,
		       2),
	DEV_CLK_PARENT(J721S2_DEV_ADC12FC_16FFC_MCU_1_CLOCKS,			 J721S2_DEV_MCU_ADC12FC_16FFC1_ADC_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_J721S2_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       1,
		       3),
	DEV_CLK(J721S2_DEV_ADC12FC_16FFC_MCU_1_CLOCKS,				 J721S2_DEV_MCU_ADC12FC_16FFC1_SYS_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(J721S2_DEV_ADC12FC_16FFC_MCU_1_CLOCKS,				 J721S2_DEV_MCU_ADC12FC_16FFC1_VBUS_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK,
		3),
	DEV_CLK(J721S2_DEV_CPSW_2GUSS_MCU_0_CLOCKS,				 J721S2_DEV_MCU_CPSW0_CPPI_CLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK,
		3),
	DEV_CLK_MUX(J721S2_DEV_CPSW_2GUSS_MCU_0_CLOCKS,				 J721S2_DEV_MCU_CPSW0_CPTS_RFT_CLK,
		    CLK_J721S2_CPSW2G_CPTS_RCLK_SEL_OUT0,
		    1,
		    16),
	DEV_CLK_PARENT(J721S2_DEV_CPSW_2GUSS_MCU_0_CLOCKS,			 J721S2_DEV_MCU_CPSW0_CPTS_RFT_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT1_CLK,
		       CLK_J721S2_HSDIV4_16FFT_MAIN_3_HSDIVOUT1_CLK,		 1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_CPSW_2GUSS_MCU_0_CLOCKS,			 J721S2_DEV_MCU_CPSW0_CPTS_RFT_CLK_PARENT_POSTDIV3_16FFT_MAIN_0_HSDIVOUT6_CLK,
		       CLK_J721S2_POSTDIV3_16FFT_MAIN_0_HSDIVOUT6_CLK,		 1,
		       1),
	DEV_CLK_PARENT(J721S2_DEV_CPSW_2GUSS_MCU_0_CLOCKS,			 J721S2_DEV_MCU_CPSW0_CPTS_RFT_CLK_PARENT_HSDIV4_16FFT_MCU_2_HSDIVOUT1_CLK,
		       CLK_J721S2_HSDIV4_16FFT_MCU_2_HSDIVOUT1_CLK,		 1,
		       14),
	DEV_CLK_PARENT(J721S2_DEV_CPSW_2GUSS_MCU_0_CLOCKS,			 J721S2_DEV_MCU_CPSW0_CPTS_RFT_CLK_PARENT_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK2,
		       CLK_J721S2_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK,	 2,
		       15),
	DEV_CLK_PARENT(J721S2_DEV_CPSW_2GUSS_MCU_0_CLOCKS,			 J721S2_DEV_MCU_CPSW0_CPTS_RFT_CLK_PARENT_BOARD_0_MCU_CPTS0_RFT_CLK_OUT,
		       CLK_J721S2_BOARD_0_MCU_CPTS0_RFT_CLK_OUT,
		       1,
		       2),
	DEV_CLK_PARENT(J721S2_DEV_CPSW_2GUSS_MCU_0_CLOCKS,			 J721S2_DEV_MCU_CPSW0_CPTS_RFT_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT,
		       CLK_J721S2_BOARD_0_CPTS0_RFT_CLK_OUT,
		       1,
		       3),
	DEV_CLK_PARENT(J721S2_DEV_CPSW_2GUSS_MCU_0_CLOCKS,			 J721S2_DEV_MCU_CPSW0_CPTS_RFT_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_J721S2_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       1,
		       4),
	DEV_CLK_PARENT(J721S2_DEV_CPSW_2GUSS_MCU_0_CLOCKS,			 J721S2_DEV_MCU_CPSW0_CPTS_RFT_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT,
		       CLK_J721S2_BOARD_0_EXT_REFCLK1_OUT,
		       1,
		       5),
	DEV_CLK_PARENT(J721S2_DEV_CPSW_2GUSS_MCU_0_CLOCKS,			 J721S2_DEV_MCU_CPSW0_CPTS_RFT_CLK_PARENT_WIZ16B8M4CT2_MAIN_0_IP2_LN0_TXMCLK,
		       CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP2_LN0_TXMCLK,		 1,
		       6),
	DEV_CLK_PARENT(J721S2_DEV_CPSW_2GUSS_MCU_0_CLOCKS,			 J721S2_DEV_MCU_CPSW0_CPTS_RFT_CLK_PARENT_WIZ16B8M4CT2_MAIN_0_IP2_LN1_TXMCLK,
		       CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP2_LN1_TXMCLK,		 1,
		       7),
	DEV_CLK_PARENT(J721S2_DEV_CPSW_2GUSS_MCU_0_CLOCKS,			 J721S2_DEV_MCU_CPSW0_CPTS_RFT_CLK_PARENT_WIZ16B8M4CT2_MAIN_0_IP2_LN2_TXMCLK,
		       CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP2_LN2_TXMCLK,		 1,
		       8),
	DEV_CLK_PARENT(J721S2_DEV_CPSW_2GUSS_MCU_0_CLOCKS,			 J721S2_DEV_MCU_CPSW0_CPTS_RFT_CLK_PARENT_WIZ16B8M4CT2_MAIN_0_IP2_LN3_TXMCLK,
		       CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP2_LN3_TXMCLK,		 1,
		       9),
	DEV_CLK(J721S2_DEV_CPSW_2GUSS_MCU_0_CLOCKS,				 J721S2_DEV_MCU_CPSW0_GMII1_MR_CLK,
		CLK_J721S2_HSDIV4_16FFT_MCU_2_HSDIVOUT0_CLK,
		10),
	DEV_CLK(J721S2_DEV_CPSW_2GUSS_MCU_0_CLOCKS,				 J721S2_DEV_MCU_CPSW0_GMII1_MT_CLK,
		CLK_J721S2_HSDIV4_16FFT_MCU_2_HSDIVOUT0_CLK,
		10),
	DEV_CLK(J721S2_DEV_CPSW_2GUSS_MCU_0_CLOCKS,				 J721S2_DEV_MCU_CPSW0_GMII_RFT_CLK,
		CLK_J721S2_HSDIV4_16FFT_MCU_2_HSDIVOUT0_CLK,
		2),
	DEV_CLK(J721S2_DEV_CPSW_2GUSS_MCU_0_CLOCKS,				 J721S2_DEV_MCU_CPSW0_RGMII1_RXC_I,
		CLK_J721S2_BOARD_0_MCU_RGMII1_RXC_OUT,
		1),
	DEV_CLK(J721S2_DEV_CPSW_2GUSS_MCU_0_CLOCKS,				 J721S2_DEV_MCU_CPSW0_RGMII_MHZ_250_CLK,
		CLK_J721S2_HSDIV4_16FFT_MCU_2_HSDIVOUT0_CLK,
		1),
	DEV_CLK(J721S2_DEV_CPSW_2GUSS_MCU_0_CLOCKS,				 J721S2_DEV_MCU_CPSW0_RGMII_MHZ_50_CLK,
		CLK_J721S2_HSDIV4_16FFT_MCU_2_HSDIVOUT0_CLK,
		5),
	DEV_CLK(J721S2_DEV_CPSW_2GUSS_MCU_0_CLOCKS,				 J721S2_DEV_MCU_CPSW0_RGMII_MHZ_5_CLK,
		CLK_J721S2_HSDIV4_16FFT_MCU_2_HSDIVOUT0_CLK,
		50),
	DEV_CLK(J721S2_DEV_CPSW_2GUSS_MCU_0_CLOCKS,				 J721S2_DEV_MCU_CPSW0_RMII_MHZ_50_CLK,
		CLK_J721S2_BOARD_0_MCU_RMII1_REF_CLK_OUT,
		1),
	DEV_CLK_OUTPUT(J721S2_DEV_CPSW_2GUSS_MCU_0_CLOCKS,			 J721S2_DEV_MCU_CPSW0_CPTS_GENF0,
		       CLK_J721S2_CPSW_2GUSS_MCU_0_CPTS_GENF0),
	DEV_CLK_OUTPUT(J721S2_DEV_CPSW_2GUSS_MCU_0_CLOCKS,			 J721S2_DEV_MCU_CPSW0_MDIO_MDCLK_O,
		       CLK_J721S2_CPSW_2GUSS_MCU_0_MDIO_MDCLK_O),
	DEV_CLK_OUTPUT(J721S2_DEV_CPSW_2GUSS_MCU_0_CLOCKS,			 J721S2_DEV_MCU_CPSW0_RGMII1_TXC_O,
		       CLK_J721S2_CPSW_2GUSS_MCU_0_RGMII1_TXC_O),
	DEV_CLK(J721S2_DEV_DMTIMER_DMC1MS_MCU_0_CLOCKS,				 J721S2_DEV_MCU_TIMER0_TIMER_HCLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK,
		6),
	DEV_CLK_MUX(J721S2_DEV_DMTIMER_DMC1MS_MCU_0_CLOCKS,			 J721S2_DEV_MCU_TIMER0_TIMER_TCLK_CLK,
		    CLK_J721S2_MCU_TIMER_CLKSEL_OUT0,
		    1,
		    8),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MCU_0_CLOCKS,			 J721S2_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J721S2_GLUELOGIC_HFOSC0_CLKOUT,
		       1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MCU_0_CLOCKS,			 J721S2_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK16,
		       CLK_J721S2_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK,	 16,
		       1),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MCU_0_CLOCKS,			 J721S2_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK,
		       CLK_J721S2_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK,	 1,
		       2),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MCU_0_CLOCKS,			 J721S2_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MCU_2_HSDIVOUT2_CLK,
		       CLK_J721S2_HSDIV4_16FFT_MCU_2_HSDIVOUT2_CLK,		 1,
		       3),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MCU_0_CLOCKS,			 J721S2_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_J721S2_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       1,
		       4),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MCU_0_CLOCKS,			 J721S2_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT,
		       CLK_J721S2_GLUELOGIC_LPXOSC_CLKOUT,
		       1,
		       5),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MCU_0_CLOCKS,			 J721S2_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_CPSW_2GUSS_MCU_0_CPTS_GENF0,
		       CLK_J721S2_CPSW_2GUSS_MCU_0_CPTS_GENF0,
		       1,
		       6),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MCU_0_CLOCKS,			 J721S2_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK,
		       CLK_J721S2_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK,	 1,
		       7),
	DEV_CLK_OUTPUT(J721S2_DEV_DMTIMER_DMC1MS_MCU_0_CLOCKS,			 J721S2_DEV_MCU_TIMER0_TIMER_PWM,
		       CLK_J721S2_DMTIMER_DMC1MS_MCU_0_TIMER_PWM),
	DEV_CLK(J721S2_DEV_CPT2_AGGREGATOR32_MCU_0_CLOCKS,			 J721S2_DEV_MCU_CPT2_AGGR0_VCLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK,
		3),
	DEV_CLK(J721S2_DEV_DCC2_MCU_0_CLOCKS,					 J721S2_DEV_MCU_DCC0_DCC_CLKSRC0_CLK,
		CLK_J721S2_HSDIV4_16FFT_MCU_1_HSDIVOUT0_CLK,
		2),
	DEV_CLK(J721S2_DEV_DCC2_MCU_0_CLOCKS,					 J721S2_DEV_MCU_DCC0_DCC_CLKSRC1_CLK,
		CLK_J721S2_HSDIV4_16FFT_MCU_1_HSDIVOUT1_CLK,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MCU_0_CLOCKS,					 J721S2_DEV_MCU_DCC0_DCC_CLKSRC2_CLK,
		CLK_J721S2_HSDIV4_16FFT_MCU_1_HSDIVOUT2_CLK,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MCU_0_CLOCKS,					 J721S2_DEV_MCU_DCC0_DCC_CLKSRC3_CLK,
		CLK_J721S2_HSDIV4_16FFT_MCU_1_HSDIVOUT3_CLK,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MCU_0_CLOCKS,					 J721S2_DEV_MCU_DCC0_DCC_CLKSRC4_CLK,
		CLK_J721S2_HSDIV4_16FFT_MCU_1_HSDIVOUT4_CLK,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MCU_0_CLOCKS,					 J721S2_DEV_MCU_DCC0_DCC_CLKSRC5_CLK,
		CLK_J721S2_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MCU_0_CLOCKS,					 J721S2_DEV_MCU_DCC0_DCC_CLKSRC6_CLK,
		CLK_J721S2_GLUELOGIC_LPXOSC_CLKOUT,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MCU_0_CLOCKS,					 J721S2_DEV_MCU_DCC0_DCC_CLKSRC7_CLK,
		CLK_J721S2_BOARD_0_MCU_EXT_REFCLK0_OUT,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MCU_0_CLOCKS,					 J721S2_DEV_MCU_DCC0_DCC_INPUT00_CLK,
		CLK_J721S2_GLUELOGIC_HFOSC0_CLKOUT,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MCU_0_CLOCKS,					 J721S2_DEV_MCU_DCC0_DCC_INPUT01_CLK,
		CLK_J721S2_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MCU_0_CLOCKS,					 J721S2_DEV_MCU_DCC0_DCC_INPUT02_CLK,
		CLK_J721S2_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MCU_0_CLOCKS,					 J721S2_DEV_MCU_DCC0_DCC_INPUT10_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK,
		3),
	DEV_CLK(J721S2_DEV_DCC2_MCU_0_CLOCKS,					 J721S2_DEV_MCU_DCC0_VBUS_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK,
		6),
	DEV_CLK(J721S2_DEV_DCC2_MCU_1_CLOCKS,					 J721S2_DEV_MCU_DCC1_DCC_CLKSRC0_CLK,
		CLK_J721S2_HSDIV4_16FFT_MCU_2_HSDIVOUT1_CLK,
		2),
	DEV_CLK(J721S2_DEV_DCC2_MCU_1_CLOCKS,					 J721S2_DEV_MCU_DCC1_DCC_CLKSRC1_CLK,
		CLK_J721S2_HSDIV4_16FFT_MCU_2_HSDIVOUT2_CLK,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MCU_1_CLOCKS,					 J721S2_DEV_MCU_DCC1_DCC_CLKSRC2_CLK,
		CLK_J721S2_HSDIV4_16FFT_MCU_2_HSDIVOUT3_CLK,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MCU_1_CLOCKS,					 J721S2_DEV_MCU_DCC1_DCC_CLKSRC3_CLK,
		CLK_J721S2_HSDIV4_16FFT_MCU_2_HSDIVOUT4_CLK,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MCU_1_CLOCKS,					 J721S2_DEV_MCU_DCC1_DCC_CLKSRC4_CLK,
		CLK_J721S2_HSDIV1_16FFT_MCU_0_HSDIVOUT0_CLK,
		4),
	DEV_CLK(J721S2_DEV_DCC2_MCU_1_CLOCKS,					 J721S2_DEV_MCU_DCC1_DCC_CLKSRC5_CLK,
		CLK_J721S2_HSDIV1_16FFT_MCU_0_HSDIVOUT1_CLK,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MCU_1_CLOCKS,					 J721S2_DEV_MCU_DCC1_DCC_CLKSRC6_CLK,
		CLK_J721S2_BOARD_0_MCU_OSPI0_LBCLKO_OUT,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MCU_1_CLOCKS,					 J721S2_DEV_MCU_DCC1_DCC_CLKSRC7_CLK,
		CLK_J721S2_CPSW2G_CPTS_RCLK_SEL_OUT0,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MCU_1_CLOCKS,					 J721S2_DEV_MCU_DCC1_DCC_INPUT00_CLK,
		CLK_J721S2_GLUELOGIC_HFOSC0_CLKOUT,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MCU_1_CLOCKS,					 J721S2_DEV_MCU_DCC1_DCC_INPUT01_CLK,
		CLK_J721S2_GLUELOGIC_LPXOSC_CLKOUT,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MCU_1_CLOCKS,					 J721S2_DEV_MCU_DCC1_DCC_INPUT02_CLK,
		CLK_J721S2_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MCU_1_CLOCKS,					 J721S2_DEV_MCU_DCC1_DCC_INPUT10_CLK,
		CLK_J721S2_HSDIV4_16FFT_MCU_2_HSDIVOUT0_CLK,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MCU_1_CLOCKS,					 J721S2_DEV_MCU_DCC1_VBUS_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK,
		6),
	DEV_CLK(J721S2_DEV_DCC2_MCU_2_CLOCKS,					 J721S2_DEV_MCU_DCC2_DCC_CLKSRC0_CLK,
		CLK_J721S2_BOARD_0_MCU_RMII1_REF_CLK_OUT,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MCU_2_CLOCKS,					 J721S2_DEV_MCU_DCC2_DCC_CLKSRC1_CLK,
		CLK_J721S2_BOARD_0_MCU_RGMII1_RXC_OUT,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MCU_2_CLOCKS,					 J721S2_DEV_MCU_DCC2_DCC_CLKSRC2_CLK,
		CLK_J721S2_BOARD_0_HFOSC1_CLK_OUT,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MCU_2_CLOCKS,					 J721S2_DEV_MCU_DCC2_DCC_CLKSRC3_CLK,
		CLK_J721S2_POSTDIV3_16FFT_MAIN_1_HSDIVOUT5_CLK,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MCU_2_CLOCKS,					 J721S2_DEV_MCU_DCC2_DCC_CLKSRC4_CLK,
		CLK_J721S2_BOARD_0_MCU_OSPI1_LBCLKO_OUT,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MCU_2_CLOCKS,					 J721S2_DEV_MCU_DCC2_DCC_CLKSRC6_CLK,
		CLK_J721S2_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MCU_2_CLOCKS,					 J721S2_DEV_MCU_DCC2_DCC_CLKSRC7_CLK,
		CLK_J721S2_GLUELOGIC_HFOSC0_CLKOUT,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MCU_2_CLOCKS,					 J721S2_DEV_MCU_DCC2_DCC_INPUT00_CLK,
		CLK_J721S2_GLUELOGIC_HFOSC0_CLKOUT,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MCU_2_CLOCKS,					 J721S2_DEV_MCU_DCC2_DCC_INPUT01_CLK,
		CLK_J721S2_BOARD_0_MCU_EXT_REFCLK0_OUT,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MCU_2_CLOCKS,					 J721S2_DEV_MCU_DCC2_DCC_INPUT02_CLK,
		CLK_J721S2_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MCU_2_CLOCKS,					 J721S2_DEV_MCU_DCC2_DCC_INPUT10_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK,
		3),
	DEV_CLK(J721S2_DEV_DCC2_MCU_2_CLOCKS,					 J721S2_DEV_MCU_DCC2_VBUS_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK,
		6),
	DEV_CLK(J721S2_DEV_DMTIMER_DMC1MS_MCU_1_CLOCKS,				 J721S2_DEV_MCU_TIMER1_TIMER_HCLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK,
		6),
	DEV_CLK_MUX(J721S2_DEV_DMTIMER_DMC1MS_MCU_1_CLOCKS,			 J721S2_DEV_MCU_TIMER1_TIMER_TCLK_CLK,
		    CLK_J721S2_MCU_TIMER1_CASCADE_OUT0,
		    1,
		    2),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MCU_1_CLOCKS,			 J721S2_DEV_MCU_TIMER1_TIMER_TCLK_CLK_PARENT_MCU_TIMER_CLKSEL_OUT1,
		       CLK_J721S2_MCU_TIMER_CLKSEL_OUT1,
		       1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MCU_1_CLOCKS,			 J721S2_DEV_MCU_TIMER1_TIMER_TCLK_CLK_PARENT_DMTIMER_DMC1MS_MCU_0_TIMER_PWM,
		       CLK_J721S2_DMTIMER_DMC1MS_MCU_0_TIMER_PWM,
		       1,
		       1),
	DEV_CLK(J721S2_DEV_DMTIMER_DMC1MS_MCU_2_CLOCKS,				 J721S2_DEV_MCU_TIMER2_TIMER_HCLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK,
		6),
	DEV_CLK_MUX(J721S2_DEV_DMTIMER_DMC1MS_MCU_2_CLOCKS,			 J721S2_DEV_MCU_TIMER2_TIMER_TCLK_CLK,
		    CLK_J721S2_MCU_TIMER_CLKSEL_OUT2,
		    1,
		    8),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MCU_2_CLOCKS,			 J721S2_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J721S2_GLUELOGIC_HFOSC0_CLKOUT,
		       1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MCU_2_CLOCKS,			 J721S2_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK16,
		       CLK_J721S2_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK,	 16,
		       1),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MCU_2_CLOCKS,			 J721S2_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK,
		       CLK_J721S2_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK,	 1,
		       2),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MCU_2_CLOCKS,			 J721S2_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MCU_2_HSDIVOUT2_CLK,
		       CLK_J721S2_HSDIV4_16FFT_MCU_2_HSDIVOUT2_CLK,		 1,
		       3),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MCU_2_CLOCKS,			 J721S2_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_J721S2_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       1,
		       4),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MCU_2_CLOCKS,			 J721S2_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT,
		       CLK_J721S2_GLUELOGIC_LPXOSC_CLKOUT,
		       1,
		       5),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MCU_2_CLOCKS,			 J721S2_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_CPSW_2GUSS_MCU_0_CPTS_GENF0,
		       CLK_J721S2_CPSW_2GUSS_MCU_0_CPTS_GENF0,
		       1,
		       6),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MCU_2_CLOCKS,			 J721S2_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK,
		       CLK_J721S2_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK,	 1,
		       7),
	DEV_CLK_OUTPUT(J721S2_DEV_DMTIMER_DMC1MS_MCU_2_CLOCKS,			 J721S2_DEV_MCU_TIMER2_TIMER_PWM,
		       CLK_J721S2_DMTIMER_DMC1MS_MCU_2_TIMER_PWM),
	DEV_CLK(J721S2_DEV_DMTIMER_DMC1MS_MCU_3_CLOCKS,				 J721S2_DEV_MCU_TIMER3_TIMER_HCLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK,
		6),
	DEV_CLK_MUX(J721S2_DEV_DMTIMER_DMC1MS_MCU_3_CLOCKS,			 J721S2_DEV_MCU_TIMER3_TIMER_TCLK_CLK,
		    CLK_J721S2_MCU_TIMER3_CASCADE_OUT0,
		    1,
		    2),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MCU_3_CLOCKS,			 J721S2_DEV_MCU_TIMER3_TIMER_TCLK_CLK_PARENT_MCU_TIMER_CLKSEL_OUT3,
		       CLK_J721S2_MCU_TIMER_CLKSEL_OUT3,
		       1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MCU_3_CLOCKS,			 J721S2_DEV_MCU_TIMER3_TIMER_TCLK_CLK_PARENT_DMTIMER_DMC1MS_MCU_2_TIMER_PWM,
		       CLK_J721S2_DMTIMER_DMC1MS_MCU_2_TIMER_PWM,
		       1,
		       1),
	DEV_CLK(J721S2_DEV_DMTIMER_DMC1MS_MCU_4_CLOCKS,				 J721S2_DEV_MCU_TIMER4_TIMER_HCLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK,
		6),
	DEV_CLK_MUX(J721S2_DEV_DMTIMER_DMC1MS_MCU_4_CLOCKS,			 J721S2_DEV_MCU_TIMER4_TIMER_TCLK_CLK,
		    CLK_J721S2_MCU_TIMER_CLKSEL_OUT4,
		    1,
		    8),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MCU_4_CLOCKS,			 J721S2_DEV_MCU_TIMER4_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J721S2_GLUELOGIC_HFOSC0_CLKOUT,
		       1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MCU_4_CLOCKS,			 J721S2_DEV_MCU_TIMER4_TIMER_TCLK_CLK_PARENT_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK16,
		       CLK_J721S2_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK,	 16,
		       1),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MCU_4_CLOCKS,			 J721S2_DEV_MCU_TIMER4_TIMER_TCLK_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK,
		       CLK_J721S2_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK,	 1,
		       2),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MCU_4_CLOCKS,			 J721S2_DEV_MCU_TIMER4_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MCU_2_HSDIVOUT2_CLK,
		       CLK_J721S2_HSDIV4_16FFT_MCU_2_HSDIVOUT2_CLK,		 1,
		       3),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MCU_4_CLOCKS,			 J721S2_DEV_MCU_TIMER4_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_J721S2_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       1,
		       4),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MCU_4_CLOCKS,			 J721S2_DEV_MCU_TIMER4_TIMER_TCLK_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT,
		       CLK_J721S2_GLUELOGIC_LPXOSC_CLKOUT,
		       1,
		       5),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MCU_4_CLOCKS,			 J721S2_DEV_MCU_TIMER4_TIMER_TCLK_CLK_PARENT_CPSW_2GUSS_MCU_0_CPTS_GENF0,
		       CLK_J721S2_CPSW_2GUSS_MCU_0_CPTS_GENF0,
		       1,
		       6),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MCU_4_CLOCKS,			 J721S2_DEV_MCU_TIMER4_TIMER_TCLK_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK,
		       CLK_J721S2_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK,	 1,
		       7),
	DEV_CLK_OUTPUT(J721S2_DEV_DMTIMER_DMC1MS_MCU_4_CLOCKS,			 J721S2_DEV_MCU_TIMER4_TIMER_PWM,
		       CLK_J721S2_DMTIMER_DMC1MS_MCU_4_TIMER_PWM),
	DEV_CLK(J721S2_DEV_DMTIMER_DMC1MS_MCU_5_CLOCKS,				 J721S2_DEV_MCU_TIMER5_TIMER_HCLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK,
		6),
	DEV_CLK_MUX(J721S2_DEV_DMTIMER_DMC1MS_MCU_5_CLOCKS,			 J721S2_DEV_MCU_TIMER5_TIMER_TCLK_CLK,
		    CLK_J721S2_MCU_TIMER5_CASCADE_OUT0,
		    1,
		    2),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MCU_5_CLOCKS,			 J721S2_DEV_MCU_TIMER5_TIMER_TCLK_CLK_PARENT_MCU_TIMER_CLKSEL_OUT5,
		       CLK_J721S2_MCU_TIMER_CLKSEL_OUT5,
		       1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MCU_5_CLOCKS,			 J721S2_DEV_MCU_TIMER5_TIMER_TCLK_CLK_PARENT_DMTIMER_DMC1MS_MCU_4_TIMER_PWM,
		       CLK_J721S2_DMTIMER_DMC1MS_MCU_4_TIMER_PWM,
		       1,
		       1),
	DEV_CLK(J721S2_DEV_DMTIMER_DMC1MS_MCU_6_CLOCKS,				 J721S2_DEV_MCU_TIMER6_TIMER_HCLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK,
		6),
	DEV_CLK_MUX(J721S2_DEV_DMTIMER_DMC1MS_MCU_6_CLOCKS,			 J721S2_DEV_MCU_TIMER6_TIMER_TCLK_CLK,
		    CLK_J721S2_MCU_TIMER_CLKSEL_OUT6,
		    1,
		    8),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MCU_6_CLOCKS,			 J721S2_DEV_MCU_TIMER6_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J721S2_GLUELOGIC_HFOSC0_CLKOUT,
		       1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MCU_6_CLOCKS,			 J721S2_DEV_MCU_TIMER6_TIMER_TCLK_CLK_PARENT_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK16,
		       CLK_J721S2_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK,	 16,
		       1),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MCU_6_CLOCKS,			 J721S2_DEV_MCU_TIMER6_TIMER_TCLK_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK,
		       CLK_J721S2_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK,	 1,
		       2),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MCU_6_CLOCKS,			 J721S2_DEV_MCU_TIMER6_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MCU_2_HSDIVOUT2_CLK,
		       CLK_J721S2_HSDIV4_16FFT_MCU_2_HSDIVOUT2_CLK,		 1,
		       3),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MCU_6_CLOCKS,			 J721S2_DEV_MCU_TIMER6_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_J721S2_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       1,
		       4),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MCU_6_CLOCKS,			 J721S2_DEV_MCU_TIMER6_TIMER_TCLK_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT,
		       CLK_J721S2_GLUELOGIC_LPXOSC_CLKOUT,
		       1,
		       5),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MCU_6_CLOCKS,			 J721S2_DEV_MCU_TIMER6_TIMER_TCLK_CLK_PARENT_CPSW_2GUSS_MCU_0_CPTS_GENF0,
		       CLK_J721S2_CPSW_2GUSS_MCU_0_CPTS_GENF0,
		       1,
		       6),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MCU_6_CLOCKS,			 J721S2_DEV_MCU_TIMER6_TIMER_TCLK_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK,
		       CLK_J721S2_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK,	 1,
		       7),
	DEV_CLK_OUTPUT(J721S2_DEV_DMTIMER_DMC1MS_MCU_6_CLOCKS,			 J721S2_DEV_MCU_TIMER6_TIMER_PWM,
		       CLK_J721S2_DMTIMER_DMC1MS_MCU_6_TIMER_PWM),
	DEV_CLK(J721S2_DEV_DMTIMER_DMC1MS_MCU_7_CLOCKS,				 J721S2_DEV_MCU_TIMER7_TIMER_HCLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK,
		6),
	DEV_CLK_MUX(J721S2_DEV_DMTIMER_DMC1MS_MCU_7_CLOCKS,			 J721S2_DEV_MCU_TIMER7_TIMER_TCLK_CLK,
		    CLK_J721S2_MCU_TIMER7_CASCADE_OUT0,
		    1,
		    2),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MCU_7_CLOCKS,			 J721S2_DEV_MCU_TIMER7_TIMER_TCLK_CLK_PARENT_MCU_TIMER_CLKSEL_OUT7,
		       CLK_J721S2_MCU_TIMER_CLKSEL_OUT7,
		       1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MCU_7_CLOCKS,			 J721S2_DEV_MCU_TIMER7_TIMER_TCLK_CLK_PARENT_DMTIMER_DMC1MS_MCU_6_TIMER_PWM,
		       CLK_J721S2_DMTIMER_DMC1MS_MCU_6_TIMER_PWM,
		       1,
		       1),
	DEV_CLK(J721S2_DEV_DMTIMER_DMC1MS_MCU_8_CLOCKS,				 J721S2_DEV_MCU_TIMER8_TIMER_HCLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK,
		6),
	DEV_CLK_MUX(J721S2_DEV_DMTIMER_DMC1MS_MCU_8_CLOCKS,			 J721S2_DEV_MCU_TIMER8_TIMER_TCLK_CLK,
		    CLK_J721S2_MCU_TIMER_CLKSEL_OUT8,
		    1,
		    8),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MCU_8_CLOCKS,			 J721S2_DEV_MCU_TIMER8_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J721S2_GLUELOGIC_HFOSC0_CLKOUT,
		       1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MCU_8_CLOCKS,			 J721S2_DEV_MCU_TIMER8_TIMER_TCLK_CLK_PARENT_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK16,
		       CLK_J721S2_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK,	 16,
		       1),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MCU_8_CLOCKS,			 J721S2_DEV_MCU_TIMER8_TIMER_TCLK_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK,
		       CLK_J721S2_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK,	 1,
		       2),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MCU_8_CLOCKS,			 J721S2_DEV_MCU_TIMER8_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MCU_2_HSDIVOUT2_CLK,
		       CLK_J721S2_HSDIV4_16FFT_MCU_2_HSDIVOUT2_CLK,		 1,
		       3),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MCU_8_CLOCKS,			 J721S2_DEV_MCU_TIMER8_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_J721S2_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       1,
		       4),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MCU_8_CLOCKS,			 J721S2_DEV_MCU_TIMER8_TIMER_TCLK_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT,
		       CLK_J721S2_GLUELOGIC_LPXOSC_CLKOUT,
		       1,
		       5),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MCU_8_CLOCKS,			 J721S2_DEV_MCU_TIMER8_TIMER_TCLK_CLK_PARENT_CPSW_2GUSS_MCU_0_CPTS_GENF0,
		       CLK_J721S2_CPSW_2GUSS_MCU_0_CPTS_GENF0,
		       1,
		       6),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MCU_8_CLOCKS,			 J721S2_DEV_MCU_TIMER8_TIMER_TCLK_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK,
		       CLK_J721S2_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK,	 1,
		       7),
	DEV_CLK_OUTPUT(J721S2_DEV_DMTIMER_DMC1MS_MCU_8_CLOCKS,			 J721S2_DEV_MCU_TIMER8_TIMER_PWM,
		       CLK_J721S2_DMTIMER_DMC1MS_MCU_8_TIMER_PWM),
	DEV_CLK(J721S2_DEV_DMTIMER_DMC1MS_MCU_9_CLOCKS,				 J721S2_DEV_MCU_TIMER9_TIMER_HCLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK,
		6),
	DEV_CLK_MUX(J721S2_DEV_DMTIMER_DMC1MS_MCU_9_CLOCKS,			 J721S2_DEV_MCU_TIMER9_TIMER_TCLK_CLK,
		    CLK_J721S2_MCU_TIMER9_CASCADE_OUT0,
		    1,
		    2),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MCU_9_CLOCKS,			 J721S2_DEV_MCU_TIMER9_TIMER_TCLK_CLK_PARENT_MCU_TIMER_CLKSEL_OUT9,
		       CLK_J721S2_MCU_TIMER_CLKSEL_OUT9,
		       1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MCU_9_CLOCKS,			 J721S2_DEV_MCU_TIMER9_TIMER_TCLK_CLK_PARENT_DMTIMER_DMC1MS_MCU_8_TIMER_PWM,
		       CLK_J721S2_DMTIMER_DMC1MS_MCU_8_TIMER_PWM,
		       1,
		       1),
	DEV_CLK(J721S2_DEV_ESM_J7AM_WKUP_WKUP_0_CLOCKS,				 J721S2_DEV_WKUP_ESM0_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK,
		6),
	DEV_CLK(J721S2_DEV_ESM_MCU_MCU_0_CLOCKS,				 J721S2_DEV_MCU_ESM0_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK,
		6),
	DEV_CLK(J721S2_DEV_FSS_MCU_0_FSAS_0_CLOCKS,				 J721S2_DEV_MCU_FSS0_FSAS_0_GCLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(J721S2_DEV_FSS_MCU_0_HYPERBUS1P0_0_CLOCKS,			 J721S2_DEV_MCU_FSS0_HYPERBUS1P0_0_CBA_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(J721S2_DEV_FSS_MCU_0_HYPERBUS1P0_0_CLOCKS,			 J721S2_DEV_MCU_FSS0_HYPERBUS1P0_0_HPB_CLKX1_CLK,
		CLK_J721S2_HSDIV4_16FFT_MCU_2_HSDIVOUT4_CLK,
		2),
	DEV_CLK(J721S2_DEV_FSS_MCU_0_HYPERBUS1P0_0_CLOCKS,			 J721S2_DEV_MCU_FSS0_HYPERBUS1P0_0_HPB_CLKX1_INV_CLK,
		CLK_J721S2_HSDIV4_16FFT_MCU_2_HSDIVOUT4_CLK,
		2),
	DEV_CLK(J721S2_DEV_FSS_MCU_0_HYPERBUS1P0_0_CLOCKS,			 J721S2_DEV_MCU_FSS0_HYPERBUS1P0_0_HPB_CLKX2_CLK,
		CLK_J721S2_HSDIV4_16FFT_MCU_2_HSDIVOUT4_CLK,
		1),
	DEV_CLK(J721S2_DEV_FSS_MCU_0_HYPERBUS1P0_0_CLOCKS,			 J721S2_DEV_MCU_FSS0_HYPERBUS1P0_0_HPB_CLKX2_INV_CLK,
		CLK_J721S2_HSDIV4_16FFT_MCU_2_HSDIVOUT4_CLK,
		1),
	DEV_CLK_OUTPUT(J721S2_DEV_FSS_MCU_0_HYPERBUS1P0_0_CLOCKS,		 J721S2_DEV_MCU_FSS0_HYPERBUS1P0_0_HPB_OUT_CLK_N,
		       CLK_J721S2_FSS_MCU_0_HYPERBUS1P0_0_HPB_OUT_CLK_N),
	DEV_CLK_OUTPUT(J721S2_DEV_FSS_MCU_0_HYPERBUS1P0_0_CLOCKS,		 J721S2_DEV_MCU_FSS0_HYPERBUS1P0_0_HPB_OUT_CLK_P,
		       CLK_J721S2_FSS_MCU_0_HYPERBUS1P0_0_HPB_OUT_CLK_P),
	DEV_CLK(J721S2_DEV_FSS_MCU_0_OSPI_0_CLOCKS,				 J721S2_DEV_MCU_FSS0_OSPI_0_OSPI_DQS_CLK,
		CLK_J721S2_BOARD_0_MCU_OSPI0_DQS_OUT,
		1),
	DEV_CLK(J721S2_DEV_FSS_MCU_0_OSPI_0_CLOCKS,				 J721S2_DEV_MCU_FSS0_OSPI_0_OSPI_HCLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK_MUX(J721S2_DEV_FSS_MCU_0_OSPI_0_CLOCKS,				 J721S2_DEV_MCU_FSS0_OSPI_0_OSPI_ICLK_CLK,
		    CLK_J721S2_MCU_OSPI0_ICLK_SEL_OUT0,
		    1,
		    2),
	DEV_CLK_PARENT(J721S2_DEV_FSS_MCU_0_OSPI_0_CLOCKS,			 J721S2_DEV_MCU_FSS0_OSPI_0_OSPI_ICLK_CLK_PARENT_BOARD_0_MCU_OSPI0_DQS_OUT,
		       CLK_J721S2_BOARD_0_MCU_OSPI0_DQS_OUT,
		       1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_FSS_MCU_0_OSPI_0_CLOCKS,			 J721S2_DEV_MCU_FSS0_OSPI_0_OSPI_ICLK_CLK_PARENT_FSS_MCU_0_OSPI_0_OSPI_OCLK_CLK,
		       CLK_J721S2_FSS_MCU_0_OSPI_0_OSPI_OCLK_CLK,
		       1,
		       1),
	DEV_CLK(J721S2_DEV_FSS_MCU_0_OSPI_0_CLOCKS,				 J721S2_DEV_MCU_FSS0_OSPI_0_OSPI_PCLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK_MUX(J721S2_DEV_FSS_MCU_0_OSPI_0_CLOCKS,				 J721S2_DEV_MCU_FSS0_OSPI_0_OSPI_RCLK_CLK,
		    CLK_J721S2_MCU_OSPI_REF_CLK_SEL_OUT0,
		    1,
		    2),
	DEV_CLK_PARENT(J721S2_DEV_FSS_MCU_0_OSPI_0_CLOCKS,			 J721S2_DEV_MCU_FSS0_OSPI_0_OSPI_RCLK_CLK_PARENT_HSDIV4_16FFT_MCU_1_HSDIVOUT4_CLK,
		       CLK_J721S2_HSDIV4_16FFT_MCU_1_HSDIVOUT4_CLK,		 1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_FSS_MCU_0_OSPI_0_CLOCKS,			 J721S2_DEV_MCU_FSS0_OSPI_0_OSPI_RCLK_CLK_PARENT_HSDIV4_16FFT_MCU_2_HSDIVOUT4_CLK,
		       CLK_J721S2_HSDIV4_16FFT_MCU_2_HSDIVOUT4_CLK,		 1,
		       1),
	DEV_CLK_OUTPUT(J721S2_DEV_FSS_MCU_0_OSPI_0_CLOCKS,			 J721S2_DEV_MCU_FSS0_OSPI_0_OSPI_OCLK_CLK,
		       CLK_J721S2_FSS_MCU_0_OSPI_0_OSPI_OCLK_CLK),
	DEV_CLK(J721S2_DEV_FSS_MCU_0_OSPI_1_CLOCKS,				 J721S2_DEV_MCU_FSS0_OSPI_1_OSPI_DQS_CLK,
		CLK_J721S2_BOARD_0_MCU_OSPI1_DQS_OUT,
		1),
	DEV_CLK(J721S2_DEV_FSS_MCU_0_OSPI_1_CLOCKS,				 J721S2_DEV_MCU_FSS0_OSPI_1_OSPI_HCLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK_MUX(J721S2_DEV_FSS_MCU_0_OSPI_1_CLOCKS,				 J721S2_DEV_MCU_FSS0_OSPI_1_OSPI_ICLK_CLK,
		    CLK_J721S2_MCU_OSPI1_ICLK_SEL_OUT0,
		    1,
		    2),
	DEV_CLK_PARENT(J721S2_DEV_FSS_MCU_0_OSPI_1_CLOCKS,			 J721S2_DEV_MCU_FSS0_OSPI_1_OSPI_ICLK_CLK_PARENT_BOARD_0_MCU_OSPI1_DQS_OUT,
		       CLK_J721S2_BOARD_0_MCU_OSPI1_DQS_OUT,
		       1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_FSS_MCU_0_OSPI_1_CLOCKS,			 J721S2_DEV_MCU_FSS0_OSPI_1_OSPI_ICLK_CLK_PARENT_FSS_MCU_0_OSPI_1_OSPI_OCLK_CLK,
		       CLK_J721S2_FSS_MCU_0_OSPI_1_OSPI_OCLK_CLK,
		       1,
		       1),
	DEV_CLK(J721S2_DEV_FSS_MCU_0_OSPI_1_CLOCKS,				 J721S2_DEV_MCU_FSS0_OSPI_1_OSPI_PCLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK_MUX(J721S2_DEV_FSS_MCU_0_OSPI_1_CLOCKS,				 J721S2_DEV_MCU_FSS0_OSPI_1_OSPI_RCLK_CLK,
		    CLK_J721S2_MCU_OSPI_REF_CLK_SEL_OUT1,
		    1,
		    2),
	DEV_CLK_PARENT(J721S2_DEV_FSS_MCU_0_OSPI_1_CLOCKS,			 J721S2_DEV_MCU_FSS0_OSPI_1_OSPI_RCLK_CLK_PARENT_HSDIV4_16FFT_MCU_1_HSDIVOUT4_CLK,
		       CLK_J721S2_HSDIV4_16FFT_MCU_1_HSDIVOUT4_CLK,		 1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_FSS_MCU_0_OSPI_1_CLOCKS,			 J721S2_DEV_MCU_FSS0_OSPI_1_OSPI_RCLK_CLK_PARENT_HSDIV4_16FFT_MCU_2_HSDIVOUT4_CLK,
		       CLK_J721S2_HSDIV4_16FFT_MCU_2_HSDIVOUT4_CLK,		 1,
		       1),
	DEV_CLK_OUTPUT(J721S2_DEV_FSS_MCU_0_OSPI_1_CLOCKS,			 J721S2_DEV_MCU_FSS0_OSPI_1_OSPI_OCLK_CLK,
		       CLK_J721S2_FSS_MCU_0_OSPI_1_OSPI_OCLK_CLK),
	DEV_CLK(J721S2_DEV_GPIO_144_WKUP_0_CLOCKS,				 J721S2_DEV_WKUP_GPIO0_MMR_CLK,
		CLK_J721S2_WKUP_GPIO0_CLKSEL_OUT0,
		6),
	DEV_CLK(J721S2_DEV_GPIO_144_WKUP_1_CLOCKS,				 J721S2_DEV_WKUP_GPIO1_MMR_CLK,
		CLK_J721S2_WKUP_GPIO0_CLKSEL_OUT0,
		6),
	DEV_CLK(J721S2_DEV_I3C_MCU_0_CLOCKS,					 J721S2_DEV_MCU_I3C0_I3C_PCLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK,
		6),
	DEV_CLK(J721S2_DEV_I3C_MCU_0_CLOCKS,					 J721S2_DEV_MCU_I3C0_I3C_SCL_DI,
		CLK_J721S2_BOARD_0_MCU_I3C0_SCL_OUT,
		1),
	DEV_CLK(J721S2_DEV_I3C_MCU_0_CLOCKS,					 J721S2_DEV_MCU_I3C0_I3C_SCLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK,
		6),
	DEV_CLK(J721S2_DEV_I3C_MCU_0_CLOCKS,					 J721S2_DEV_MCU_I3C0_I3C_SDA_DI,
		CLK_J721S2_BOARD_0_MCU_I3C0_SDA_OUT,
		1),
	DEV_CLK_OUTPUT(J721S2_DEV_I3C_MCU_0_CLOCKS,				 J721S2_DEV_MCU_I3C0_I3C_SCL_DO,
		       CLK_J721S2_I3C_MCU_0_I3C_SCL_DO),
	DEV_CLK(J721S2_DEV_I3C_MCU_1_CLOCKS,					 J721S2_DEV_MCU_I3C1_I3C_PCLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK,
		6),
	DEV_CLK(J721S2_DEV_I3C_MCU_1_CLOCKS,					 J721S2_DEV_MCU_I3C1_I3C_SCLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK,
		6),
	DEV_CLK(J721S2_DEV_J7_MAIN2MCU_LVL_INTROUTER_MAIN_0_CLOCKS,		 J721S2_DEV_MAIN2MCU_LVL_INTRTR0_INTR_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J721S2_DEV_J7_MAIN2MCU_PLS_INTROUTER_MAIN_0_CLOCKS,		 J721S2_DEV_MAIN2MCU_PLS_INTRTR0_INTR_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J721S2_DEV_J7_MAIN_PORZ_SYNC_STRETCH_WKUP_0_CLOCKS,		 J721S2_DEV_WKUP_PORZ_SYNC0_CLK_12M_RC_CLK,
		CLK_J721S2_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK,
		1),
	DEV_CLK(J721S2_DEV_J7_WKUP_GPIOMUX_INTROUTER_WKUP_0_CLOCKS,		 J721S2_DEV_WKUP_GPIOMUX_INTRTR0_INTR_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK,
		6),
	DEV_CLK(J721S2_DEV_J7_WKUP_PSC_WRAP_WKUP_0_CLOCKS,			 J721S2_DEV_WKUP_PSC0_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK,
		6),
	DEV_CLK(J721S2_DEV_J7_WKUP_PSC_WRAP_WKUP_0_CLOCKS,			 J721S2_DEV_WKUP_PSC0_SLOW_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK,
		24),
	DEV_CLK(J721S2_DEV_J7AM_WAKEUP_16FF_WKUP_0_CLOCKS,			 J721S2_DEV_WKUP_J7AM_WAKEUP_16FF0_PLL_CTRL_WKUP_CLK24_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV24_CLK_CLK,
		1),
	DEV_CLK_OUTPUT(J721S2_DEV_J7AM_WAKEUP_16FF_WKUP_0_CLOCKS,		 J721S2_DEV_WKUP_J7AM_WAKEUP_16FF0_WKUP_RCOSC_12P5M_CLK,
		       CLK_J721S2_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK),
	DEV_CLK_OUTPUT(J721S2_DEV_J7AM_WAKEUP_16FF_WKUP_0_CLOCKS,		 J721S2_DEV_WKUP_J7AM_WAKEUP_16FF0_WKUP_RCOSC_32K_CLK,
		       CLK_J721S2_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK),
	DEV_CLK_MUX(J721S2_DEV_USART_MCU_0_CLOCKS,				 J721S2_DEV_MCU_UART0_FCLK_CLK,
		    CLK_J721S2_MCU_USART_CLKSEL_OUT0,
		    1,
		    2),
	DEV_CLK_PARENT(J721S2_DEV_USART_MCU_0_CLOCKS,				 J721S2_DEV_MCU_UART0_FCLK_CLK_PARENT_HSDIV4_16FFT_MCU_1_HSDIVOUT3_CLK,
		       CLK_J721S2_HSDIV4_16FFT_MCU_1_HSDIVOUT3_CLK,		 1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_USART_MCU_0_CLOCKS,				 J721S2_DEV_MCU_UART0_FCLK_CLK_PARENT_POSTDIV3_16FFT_MAIN_1_HSDIVOUT5_CLK,
		       CLK_J721S2_POSTDIV3_16FFT_MAIN_1_HSDIVOUT5_CLK,		 1,
		       1),
	DEV_CLK(J721S2_DEV_USART_MCU_0_CLOCKS,					 J721S2_DEV_MCU_UART0_VBUSP_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK,
		6),
	DEV_CLK(J721S2_DEV_K3_DDPA_WKUP_0_CLOCKS,				 J721S2_DEV_WKUP_DDPA0_DDPA_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK,
		6),
	DEV_CLK(J721S2_DEV_K3_PBIST_8C28P_WRAP_MCU_0_CLOCKS,			 J721S2_DEV_MCU_PBIST0_CLK1_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(J721S2_DEV_K3_PBIST_8C28P_WRAP_MCU_0_CLOCKS,			 J721S2_DEV_MCU_PBIST0_CLK2_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK,
		3),
	DEV_CLK(J721S2_DEV_K3_PBIST_8C28P_WRAP_MCU_0_CLOCKS,			 J721S2_DEV_MCU_PBIST0_CLK3_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK,
		6),
	DEV_CLK(J721S2_DEV_K3_PBIST_8C28P_WRAP_MCU_0_CLOCKS,			 J721S2_DEV_MCU_PBIST0_CLK4_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK,
		12),
	DEV_CLK(J721S2_DEV_K3_PBIST_8C28P_WRAP_MCU_0_CLOCKS,			 J721S2_DEV_MCU_PBIST0_CLK5_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK,
		12),
	DEV_CLK(J721S2_DEV_K3_PBIST_8C28P_WRAP_MCU_0_CLOCKS,			 J721S2_DEV_MCU_PBIST0_CLK6_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK,
		12),
	DEV_CLK(J721S2_DEV_K3_PBIST_8C28P_WRAP_MCU_0_CLOCKS,			 J721S2_DEV_MCU_PBIST0_CLK7_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK,
		12),
	DEV_CLK(J721S2_DEV_K3_PBIST_8C28P_WRAP_MCU_0_CLOCKS,			 J721S2_DEV_MCU_PBIST0_CLK8_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK,
		12),
	DEV_CLK(J721S2_DEV_K3_PBIST_8C28P_WRAP_MCU_1_CLOCKS,			 J721S2_DEV_MCU_PBIST1_CLK1_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(J721S2_DEV_K3_PBIST_8C28P_WRAP_MCU_1_CLOCKS,			 J721S2_DEV_MCU_PBIST1_CLK2_CLK,
		CLK_J721S2_HSDIV4_16FFT_MCU_1_HSDIVOUT0_CLK,
		1),
	DEV_CLK(J721S2_DEV_K3_PBIST_8C28P_WRAP_MCU_1_CLOCKS,			 J721S2_DEV_MCU_PBIST1_CLK3_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK,
		3),
	DEV_CLK(J721S2_DEV_K3_PBIST_8C28P_WRAP_MCU_1_CLOCKS,			 J721S2_DEV_MCU_PBIST1_CLK4_CLK,
		CLK_J721S2_HSDIV4_16FFT_MCU_2_HSDIVOUT4_CLK,
		2),
	DEV_CLK(J721S2_DEV_K3_PBIST_8C28P_WRAP_MCU_1_CLOCKS,			 J721S2_DEV_MCU_PBIST1_CLK5_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK,
		6),
	DEV_CLK(J721S2_DEV_K3_PBIST_8C28P_WRAP_MCU_1_CLOCKS,			 J721S2_DEV_MCU_PBIST1_CLK6_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK,
		12),
	DEV_CLK(J721S2_DEV_K3_PBIST_8C28P_WRAP_MCU_1_CLOCKS,			 J721S2_DEV_MCU_PBIST1_CLK7_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK,
		12),
	DEV_CLK(J721S2_DEV_K3_PBIST_8C28P_WRAP_MCU_1_CLOCKS,			 J721S2_DEV_MCU_PBIST1_CLK8_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK,
		12),
	DEV_CLK(J721S2_DEV_K3_PBIST_8C28P_WRAP_MCU_PULSAR_0_CLOCKS,		 J721S2_DEV_MCU_PBIST2_CLK8_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK,
		12),
	DEV_CLK(J721S2_DEV_K3VTM_N16FFC_WKUP_0_CLOCKS,				 J721S2_DEV_WKUP_VTM0_FIX_REF2_CLK,
		CLK_J721S2_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK,
		1),
	DEV_CLK(J721S2_DEV_K3VTM_N16FFC_WKUP_0_CLOCKS,				 J721S2_DEV_WKUP_VTM0_FIX_REF_CLK,
		CLK_J721S2_GLUELOGIC_HFOSC0_CLKOUT,
		1),
	DEV_CLK(J721S2_DEV_K3VTM_N16FFC_WKUP_0_CLOCKS,				 J721S2_DEV_WKUP_VTM0_VBUSP_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK,
		6),
	DEV_CLK(J721S2_DEV_MCANSS_MCU_0_CLOCKS,					 J721S2_DEV_MCU_MCAN0_MCANSS_CAN_RXD,
		CLK_J721S2_BOARD_0_MCU_MCAN0_RX_OUT,
		1),
	DEV_CLK_MUX(J721S2_DEV_MCANSS_MCU_0_CLOCKS,				 J721S2_DEV_MCU_MCAN0_MCANSS_CCLK_CLK,
		    CLK_J721S2_MCU_MCAN_CLKSEL_OUT0,
		    1,
		    4),
	DEV_CLK_PARENT(J721S2_DEV_MCANSS_MCU_0_CLOCKS,				 J721S2_DEV_MCU_MCAN0_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MCU_2_HSDIVOUT3_CLK,
		       CLK_J721S2_HSDIV4_16FFT_MCU_2_HSDIVOUT3_CLK,		 1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_MCANSS_MCU_0_CLOCKS,				 J721S2_DEV_MCU_MCAN0_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_J721S2_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       1,
		       1),
	DEV_CLK_PARENT(J721S2_DEV_MCANSS_MCU_0_CLOCKS,				 J721S2_DEV_MCU_MCAN0_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MCU_1_HSDIVOUT2_CLK,
		       CLK_J721S2_HSDIV4_16FFT_MCU_1_HSDIVOUT2_CLK,		 1,
		       2),
	DEV_CLK_PARENT(J721S2_DEV_MCANSS_MCU_0_CLOCKS,				 J721S2_DEV_MCU_MCAN0_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J721S2_GLUELOGIC_HFOSC0_CLKOUT,
		       1,
		       3),
	DEV_CLK(J721S2_DEV_MCANSS_MCU_0_CLOCKS,					 J721S2_DEV_MCU_MCAN0_MCANSS_HCLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK,
		6),
	DEV_CLK(J721S2_DEV_MCANSS_MCU_1_CLOCKS,					 J721S2_DEV_MCU_MCAN1_MCANSS_CAN_RXD,
		CLK_J721S2_BOARD_0_MCU_MCAN1_RX_OUT,
		1),
	DEV_CLK_MUX(J721S2_DEV_MCANSS_MCU_1_CLOCKS,				 J721S2_DEV_MCU_MCAN1_MCANSS_CCLK_CLK,
		    CLK_J721S2_MCU_MCAN_CLKSEL_OUT1,
		    1,
		    4),
	DEV_CLK_PARENT(J721S2_DEV_MCANSS_MCU_1_CLOCKS,				 J721S2_DEV_MCU_MCAN1_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MCU_2_HSDIVOUT3_CLK,
		       CLK_J721S2_HSDIV4_16FFT_MCU_2_HSDIVOUT3_CLK,		 1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_MCANSS_MCU_1_CLOCKS,				 J721S2_DEV_MCU_MCAN1_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_J721S2_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       1,
		       1),
	DEV_CLK_PARENT(J721S2_DEV_MCANSS_MCU_1_CLOCKS,				 J721S2_DEV_MCU_MCAN1_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MCU_1_HSDIVOUT2_CLK,
		       CLK_J721S2_HSDIV4_16FFT_MCU_1_HSDIVOUT2_CLK,		 1,
		       2),
	DEV_CLK_PARENT(J721S2_DEV_MCANSS_MCU_1_CLOCKS,				 J721S2_DEV_MCU_MCAN1_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J721S2_GLUELOGIC_HFOSC0_CLKOUT,
		       1,
		       3),
	DEV_CLK(J721S2_DEV_MCANSS_MCU_1_CLOCKS,					 J721S2_DEV_MCU_MCAN1_MCANSS_HCLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK,
		6),
	DEV_CLK(J721S2_DEV_MSHSI2C_MCU_0_CLOCKS,				 J721S2_DEV_MCU_I2C0_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK,
		6),
	DEV_CLK(J721S2_DEV_MSHSI2C_MCU_0_CLOCKS,				 J721S2_DEV_MCU_I2C0_PISCL,
		CLK_J721S2_BOARD_0_MCU_I2C0_SCL_OUT,
		1),
	DEV_CLK(J721S2_DEV_MSHSI2C_MCU_0_CLOCKS,				 J721S2_DEV_MCU_I2C0_PISYS_CLK,
		CLK_J721S2_HSDIV4_16FFT_MCU_1_HSDIVOUT3_CLK,
		1),
	DEV_CLK_OUTPUT(J721S2_DEV_MSHSI2C_MCU_0_CLOCKS,				 J721S2_DEV_MCU_I2C0_PORSCL,
		       CLK_J721S2_MSHSI2C_MCU_0_PORSCL),
	DEV_CLK(J721S2_DEV_MSHSI2C_MCU_1_CLOCKS,				 J721S2_DEV_MCU_I2C1_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK,
		6),
	DEV_CLK(J721S2_DEV_MSHSI2C_MCU_1_CLOCKS,				 J721S2_DEV_MCU_I2C1_PISCL,
		CLK_J721S2_BOARD_0_MCU_I2C1_SCL_OUT,
		1),
	DEV_CLK(J721S2_DEV_MSHSI2C_MCU_1_CLOCKS,				 J721S2_DEV_MCU_I2C1_PISYS_CLK,
		CLK_J721S2_HSDIV4_16FFT_MCU_1_HSDIVOUT3_CLK,
		1),
	DEV_CLK_OUTPUT(J721S2_DEV_MSHSI2C_MCU_1_CLOCKS,				 J721S2_DEV_MCU_I2C1_PORSCL,
		       CLK_J721S2_MSHSI2C_MCU_1_PORSCL),
	DEV_CLK(J721S2_DEV_MSHSI2C_WKUP_0_CLOCKS,				 J721S2_DEV_WKUP_I2C0_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK,
		6),
	DEV_CLK(J721S2_DEV_MSHSI2C_WKUP_0_CLOCKS,				 J721S2_DEV_WKUP_I2C0_PISCL,
		CLK_J721S2_BOARD_0_WKUP_I2C0_SCL_OUT,
		1),
	DEV_CLK_MUX(J721S2_DEV_MSHSI2C_WKUP_0_CLOCKS,				 J721S2_DEV_WKUP_I2C0_PISYS_CLK,
		    CLK_J721S2_WKUP_I2C_MCUPLL_BYPASS_OUT0,
		    1,
		    2),
	DEV_CLK_PARENT(J721S2_DEV_MSHSI2C_WKUP_0_CLOCKS,			 J721S2_DEV_WKUP_I2C0_PISYS_CLK_PARENT_HSDIV4_16FFT_MCU_1_HSDIVOUT3_CLK,
		       CLK_J721S2_HSDIV4_16FFT_MCU_1_HSDIVOUT3_CLK,		 1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_MSHSI2C_WKUP_0_CLOCKS,			 J721S2_DEV_WKUP_I2C0_PISYS_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J721S2_GLUELOGIC_HFOSC0_CLKOUT,
		       1,
		       1),
	DEV_CLK_OUTPUT(J721S2_DEV_MSHSI2C_WKUP_0_CLOCKS,			 J721S2_DEV_WKUP_I2C0_PORSCL,
		       CLK_J721S2_MSHSI2C_WKUP_0_PORSCL),
	DEV_CLK(J721S2_DEV_NAVSS_MCU_J7_MCU_0_INTR_0_CLOCKS,			 J721S2_DEV_MCU_NAVSS0_INTR_ROUTER_0_INTR_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(J721S2_DEV_NAVSS_MCU_J7_MCU_0_MCRC_0_CLOCKS,			 J721S2_DEV_MCU_NAVSS0_MCRC_0_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(J721S2_DEV_NAVSS_MCU_J7_MCU_0_MODSS_0_CLOCKS,			 J721S2_DEV_MCU_NAVSS0_MODSS_VD2CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(J721S2_DEV_NAVSS_MCU_J7_MCU_0_PROXY_0_CLOCKS,			 J721S2_DEV_MCU_NAVSS0_PROXY0_CLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(J721S2_DEV_NAVSS_MCU_J7_MCU_0_UDMAP_0_CLOCKS,			 J721S2_DEV_MCU_NAVSS0_UDMAP_0_SYS_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(J721S2_DEV_NAVSS_MCU_J7_MCU_0_UDMASS_0_CLOCKS,			 J721S2_DEV_MCU_NAVSS0_UDMASS_VD2CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(J721S2_DEV_NAVSS_MCU_J7_MCU_0_UDMASS_INTA_0_CLOCKS,		 J721S2_DEV_MCU_NAVSS0_UDMASS_INTA_0_SYS_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK_MUX(J721S2_DEV_PULSAR_SL_MCU_0_R5_0_CLOCKS,			 J721S2_DEV_MCU_R5FSS0_CORE0_CPU_CLK,
		    CLK_J721S2_MCU_R5_CORE0_CLKSEL_OUT0,
		    1,
		    2),
	DEV_CLK_PARENT(J721S2_DEV_PULSAR_SL_MCU_0_R5_0_CLOCKS,			 J721S2_DEV_MCU_R5FSS0_CORE0_CPU_CLK_PARENT_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK,
		       CLK_J721S2_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK,	 1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_PULSAR_SL_MCU_0_R5_0_CLOCKS,			 J721S2_DEV_MCU_R5FSS0_CORE0_CPU_CLK_PARENT_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK3,
		       CLK_J721S2_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK,	 3,
		       1),
	DEV_CLK(J721S2_DEV_PULSAR_SL_MCU_0_R5_0_CLOCKS,				 J721S2_DEV_MCU_R5FSS0_CORE0_INTERFACE_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(J721S2_DEV_PULSAR_SL_MCU_0_R5_0_CLOCKS,				 J721S2_DEV_MCU_R5FSS0_CORE0_INTERFACE_PHASE,
		CLK_J721S2_MCU_R5_PHASE0_CLKSEL_OUT0,
		1),
	DEV_CLK_MUX(J721S2_DEV_PULSAR_SL_MCU_0_R5_1_CLOCKS,			 J721S2_DEV_MCU_R5FSS0_CORE1_CPU_CLK,
		    CLK_J721S2_MCU_R5_CORE1_CLKSEL_OUT0,
		    1,
		    2),
	DEV_CLK_PARENT(J721S2_DEV_PULSAR_SL_MCU_0_R5_1_CLOCKS,			 J721S2_DEV_MCU_R5FSS0_CORE1_CPU_CLK_PARENT_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK,
		       CLK_J721S2_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK,	 1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_PULSAR_SL_MCU_0_R5_1_CLOCKS,			 J721S2_DEV_MCU_R5FSS0_CORE1_CPU_CLK_PARENT_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK3,
		       CLK_J721S2_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK,	 3,
		       1),
	DEV_CLK(J721S2_DEV_PULSAR_SL_MCU_0_R5_1_CLOCKS,				 J721S2_DEV_MCU_R5FSS0_CORE1_INTERFACE_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(J721S2_DEV_PULSAR_SL_MCU_0_R5_1_CLOCKS,				 J721S2_DEV_MCU_R5FSS0_CORE1_INTERFACE_PHASE,
		CLK_J721S2_MCU_R5_PHASE1_CLKSEL_OUT0,
		1),
	DEV_CLK_MUX(J721S2_DEV_RTI_CFG1_MCU_0_CLOCKS,				 J721S2_DEV_MCU_RTI0_RTI_CLK,
		    CLK_J721S2_MCU_WWD_CLKSEL_OUT0,
		    1,
		    4),
	DEV_CLK_PARENT(J721S2_DEV_RTI_CFG1_MCU_0_CLOCKS,			 J721S2_DEV_MCU_RTI0_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J721S2_GLUELOGIC_HFOSC0_CLKOUT,
		       1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_RTI_CFG1_MCU_0_CLOCKS,			 J721S2_DEV_MCU_RTI0_RTI_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT,
		       CLK_J721S2_GLUELOGIC_LPXOSC_CLKOUT,
		       1,
		       1),
	DEV_CLK_PARENT(J721S2_DEV_RTI_CFG1_MCU_0_CLOCKS,			 J721S2_DEV_MCU_RTI0_RTI_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK,
		       CLK_J721S2_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK,	 1,
		       2),
	DEV_CLK_PARENT(J721S2_DEV_RTI_CFG1_MCU_0_CLOCKS,			 J721S2_DEV_MCU_RTI0_RTI_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK,
		       CLK_J721S2_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK,	 1,
		       3),
	DEV_CLK(J721S2_DEV_RTI_CFG1_MCU_0_CLOCKS,				 J721S2_DEV_MCU_RTI0_VBUSP_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK,
		6),
	DEV_CLK_MUX(J721S2_DEV_RTI_CFG1_MCU_1_CLOCKS,				 J721S2_DEV_MCU_RTI1_RTI_CLK,
		    CLK_J721S2_MCU_WWD_CLKSEL_OUT1,
		    1,
		    4),
	DEV_CLK_PARENT(J721S2_DEV_RTI_CFG1_MCU_1_CLOCKS,			 J721S2_DEV_MCU_RTI1_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J721S2_GLUELOGIC_HFOSC0_CLKOUT,
		       1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_RTI_CFG1_MCU_1_CLOCKS,			 J721S2_DEV_MCU_RTI1_RTI_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT,
		       CLK_J721S2_GLUELOGIC_LPXOSC_CLKOUT,
		       1,
		       1),
	DEV_CLK_PARENT(J721S2_DEV_RTI_CFG1_MCU_1_CLOCKS,			 J721S2_DEV_MCU_RTI1_RTI_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK,
		       CLK_J721S2_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK,	 1,
		       2),
	DEV_CLK_PARENT(J721S2_DEV_RTI_CFG1_MCU_1_CLOCKS,			 J721S2_DEV_MCU_RTI1_RTI_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK,
		       CLK_J721S2_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK,	 1,
		       3),
	DEV_CLK(J721S2_DEV_RTI_CFG1_MCU_1_CLOCKS,				 J721S2_DEV_MCU_RTI1_VBUSP_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK,
		6),
	DEV_CLK(J721S2_DEV_SMS_WKUP_0_CORTEX_M4F_1_CLOCKS,			 J721S2_DEV_WKUP_HSM0_DAP_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(J721S2_DEV_SPI_MCU_0_CLOCKS,					 J721S2_DEV_MCU_MCSPI0_CLKSPIREF_CLK,
		CLK_J721S2_HSDIV4_16FFT_MCU_2_HSDIVOUT0_CLK,
		5),
	DEV_CLK_MUX(J721S2_DEV_SPI_MCU_0_CLOCKS,				 J721S2_DEV_MCU_MCSPI0_IO_CLKSPII_CLK,
		    CLK_J721S2_MCU_SPI0_CLK_LPBK_MUX_OUT0,
		    1,
		    2),
	DEV_CLK_PARENT(J721S2_DEV_SPI_MCU_0_CLOCKS,				 J721S2_DEV_MCU_MCSPI0_IO_CLKSPII_CLK_PARENT_BOARD_0_MCU_SPI0_CLK_OUT,
		       CLK_J721S2_BOARD_0_MCU_SPI0_CLK_OUT,
		       1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_SPI_MCU_0_CLOCKS,				 J721S2_DEV_MCU_MCSPI0_IO_CLKSPII_CLK_PARENT_SPI_MCU_0_IO_CLKSPIO_CLK,
		       CLK_J721S2_SPI_MCU_0_IO_CLKSPIO_CLK,
		       1,
		       1),
	DEV_CLK(J721S2_DEV_SPI_MCU_0_CLOCKS,					 J721S2_DEV_MCU_MCSPI0_VBUSP_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK,
		6),
	DEV_CLK_OUTPUT(J721S2_DEV_SPI_MCU_0_CLOCKS,				 J721S2_DEV_MCU_MCSPI0_IO_CLKSPIO_CLK,
		       CLK_J721S2_SPI_MCU_0_IO_CLKSPIO_CLK),
	DEV_CLK(J721S2_DEV_SPI_MCU_1_CLOCKS,					 J721S2_DEV_MCU_MCSPI1_CLKSPIREF_CLK,
		CLK_J721S2_HSDIV4_16FFT_MCU_2_HSDIVOUT0_CLK,
		5),
	DEV_CLK_MUX(J721S2_DEV_SPI_MCU_1_CLOCKS,				 J721S2_DEV_MCU_MCSPI1_IO_CLKSPII_CLK,
		    CLK_J721S2_MCU_SPI1_CLK_MUX_OUT0,
		    1,
		    2),
	DEV_CLK_PARENT(J721S2_DEV_SPI_MCU_1_CLOCKS,				 J721S2_DEV_MCU_MCSPI1_IO_CLKSPII_CLK_PARENT_SPI_MAIN_3_IO_CLKSPIO_CLK,
		       CLK_J721S2_SPI_MAIN_3_IO_CLKSPIO_CLK,
		       1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_SPI_MCU_1_CLOCKS,				 J721S2_DEV_MCU_MCSPI1_IO_CLKSPII_CLK_PARENT_MCU_SPI1_CLK_LPBK_MUX_OUT0,
		       CLK_J721S2_MCU_SPI1_CLK_LPBK_MUX_OUT0,
		       1,
		       1),
	DEV_CLK(J721S2_DEV_SPI_MCU_1_CLOCKS,					 J721S2_DEV_MCU_MCSPI1_VBUSP_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK,
		6),
	DEV_CLK_OUTPUT(J721S2_DEV_SPI_MCU_1_CLOCKS,				 J721S2_DEV_MCU_MCSPI1_IO_CLKSPIO_CLK,
		       CLK_J721S2_SPI_MCU_1_IO_CLKSPIO_CLK),
	DEV_CLK(J721S2_DEV_SPI_MCU_2_CLOCKS,					 J721S2_DEV_MCU_MCSPI2_CLKSPIREF_CLK,
		CLK_J721S2_HSDIV4_16FFT_MCU_2_HSDIVOUT0_CLK,
		5),
	DEV_CLK(J721S2_DEV_SPI_MCU_2_CLOCKS,					 J721S2_DEV_MCU_MCSPI2_IO_CLKSPII_CLK,
		CLK_J721S2_SPI_MCU_2_IO_CLKSPIO_CLK,
		1),
	DEV_CLK(J721S2_DEV_SPI_MCU_2_CLOCKS,					 J721S2_DEV_MCU_MCSPI2_VBUSP_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK,
		6),
	DEV_CLK_OUTPUT(J721S2_DEV_SPI_MCU_2_CLOCKS,				 J721S2_DEV_MCU_MCSPI2_IO_CLKSPIO_CLK,
		       CLK_J721S2_SPI_MCU_2_IO_CLKSPIO_CLK),
	DEV_CLK_MUX(J721S2_DEV_USART_WKUP_0_CLOCKS,				 J721S2_DEV_WKUP_UART0_FCLK_CLK,
		    CLK_J721S2_WKUP_USART_MCUPLL_BYPASS_OUT0,
		    1,
		    2),
	DEV_CLK_PARENT(J721S2_DEV_USART_WKUP_0_CLOCKS,				 J721S2_DEV_WKUP_UART0_FCLK_CLK_PARENT_WKUP_USART_CLKSEL_OUT0,
		       CLK_J721S2_WKUP_USART_CLKSEL_OUT0,
		       1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_USART_WKUP_0_CLOCKS,				 J721S2_DEV_WKUP_UART0_FCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J721S2_GLUELOGIC_HFOSC0_CLKOUT,
		       1,
		       1),
	DEV_CLK(J721S2_DEV_USART_WKUP_0_CLOCKS,					 J721S2_DEV_WKUP_UART0_VBUSP_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK,
		6),
};
static struct dev_clk MCU_WAKEUP_dev_clk[ARRAY_SIZE(MCU_WAKEUP_dev_clk_data)] __attribute__((__section__(".bss.devgroup.MCU_WAKEUP")));
static const struct dev_clk_data MAIN_dev_clk_data[2521] __attribute__((__section__(".const.devgroup.MAIN"))) = {
	DEV_CLK_MUX(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_CLK,
		    CLK_J721S2_ATL_PCLKMUX_OUT0,
		    1,
		    8),
	DEV_CLK_PARENT(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_CLK_PARENT_HSDIV2_16FFT_MAIN_4_HSDIVOUT1_CLK,
		       CLK_J721S2_HSDIV2_16FFT_MAIN_4_HSDIVOUT1_CLK,				      1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK,
		       CLK_J721S2_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK,				      1,
		       1),
	DEV_CLK_PARENT(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_CLK_PARENT_POSTDIV3_16FFT_MAIN_0_HSDIVOUT7_CLK,
		       CLK_J721S2_POSTDIV3_16FFT_MAIN_0_HSDIVOUT7_CLK,				      1,
		       4),
	DEV_CLK_PARENT(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_J721S2_BOARD_0_MCU_EXT_REFCLK0_OUT,					      1,
		       5),
	DEV_CLK_PARENT(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT,
		       CLK_J721S2_BOARD_0_EXT_REFCLK1_OUT,					      1,
		       6),
	DEV_CLK_MUX(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_IO_PORT_AWS,
		    CLK_J721S2_ATL_AWS_SEL_OUT0,
		    1,
		    32),
	DEV_CLK_PARENT(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_IO_PORT_AWS_PARENT_MCASP_MAIN_0_MCASP_AFSX_POUT,
		       CLK_J721S2_MCASP_MAIN_0_MCASP_AFSX_POUT,					      1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_IO_PORT_AWS_PARENT_MCASP_MAIN_1_MCASP_AFSX_POUT,
		       CLK_J721S2_MCASP_MAIN_1_MCASP_AFSX_POUT,					      1,
		       1),
	DEV_CLK_PARENT(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_IO_PORT_AWS_PARENT_MCASP_MAIN_0_MCASP_AFSX_POUT_DUP0,
		       CLK_J721S2_MCASP_MAIN_0_MCASP_AFSX_POUT,					      1,
		       12),
	DEV_CLK_PARENT(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_IO_PORT_AWS_PARENT_MCASP_MAIN_1_MCASP_AFSX_POUT_DUP0,
		       CLK_J721S2_MCASP_MAIN_1_MCASP_AFSX_POUT,					      1,
		       13),
	DEV_CLK_PARENT(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_IO_PORT_AWS_PARENT_MCASP_MAIN_2_MCASP_AFSX_POUT,
		       CLK_J721S2_MCASP_MAIN_2_MCASP_AFSX_POUT,					      1,
		       14),
	DEV_CLK_PARENT(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_IO_PORT_AWS_PARENT_MCASP_MAIN_3_MCASP_AFSX_POUT,
		       CLK_J721S2_MCASP_MAIN_3_MCASP_AFSX_POUT,					      1,
		       15),
	DEV_CLK_PARENT(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_IO_PORT_AWS_PARENT_MCASP_MAIN_4_MCASP_AFSX_POUT,
		       CLK_J721S2_MCASP_MAIN_4_MCASP_AFSX_POUT,					      1,
		       16),
	DEV_CLK_PARENT(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_IO_PORT_AWS_PARENT_MCASP_MAIN_2_MCASP_AFSX_POUT_DUP0,
		       CLK_J721S2_MCASP_MAIN_2_MCASP_AFSX_POUT,					      1,
		       2),
	DEV_CLK_PARENT(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_IO_PORT_AWS_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT,
		       CLK_J721S2_BOARD_0_AUDIO_EXT_REFCLK0_OUT,				      1,
		       24),
	DEV_CLK_PARENT(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_IO_PORT_AWS_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT,
		       CLK_J721S2_BOARD_0_AUDIO_EXT_REFCLK1_OUT,				      1,
		       25),
	DEV_CLK_PARENT(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_IO_PORT_AWS_PARENT_MCASP_MAIN_3_MCASP_AFSX_POUT_DUP0,
		       CLK_J721S2_MCASP_MAIN_3_MCASP_AFSX_POUT,					      1,
		       3),
	DEV_CLK_PARENT(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_IO_PORT_AWS_PARENT_MCASP_MAIN_4_MCASP_AFSX_POUT_DUP0,
		       CLK_J721S2_MCASP_MAIN_4_MCASP_AFSX_POUT,					      1,
		       4),
	DEV_CLK_MUX(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_IO_PORT_AWS_1,
		    CLK_J721S2_ATL_AWS_SEL_OUT1,
		    1,
		    32),
	DEV_CLK_PARENT(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_IO_PORT_AWS_1_PARENT_MCASP_MAIN_0_MCASP_AFSX_POUT,
		       CLK_J721S2_MCASP_MAIN_0_MCASP_AFSX_POUT,					      1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_IO_PORT_AWS_1_PARENT_MCASP_MAIN_1_MCASP_AFSX_POUT,
		       CLK_J721S2_MCASP_MAIN_1_MCASP_AFSX_POUT,					      1,
		       1),
	DEV_CLK_PARENT(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_IO_PORT_AWS_1_PARENT_MCASP_MAIN_0_MCASP_AFSX_POUT_DUP0,
		       CLK_J721S2_MCASP_MAIN_0_MCASP_AFSX_POUT,					      1,
		       12),
	DEV_CLK_PARENT(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_IO_PORT_AWS_1_PARENT_MCASP_MAIN_1_MCASP_AFSX_POUT_DUP0,
		       CLK_J721S2_MCASP_MAIN_1_MCASP_AFSX_POUT,					      1,
		       13),
	DEV_CLK_PARENT(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_IO_PORT_AWS_1_PARENT_MCASP_MAIN_2_MCASP_AFSX_POUT,
		       CLK_J721S2_MCASP_MAIN_2_MCASP_AFSX_POUT,					      1,
		       14),
	DEV_CLK_PARENT(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_IO_PORT_AWS_1_PARENT_MCASP_MAIN_3_MCASP_AFSX_POUT,
		       CLK_J721S2_MCASP_MAIN_3_MCASP_AFSX_POUT,					      1,
		       15),
	DEV_CLK_PARENT(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_IO_PORT_AWS_1_PARENT_MCASP_MAIN_4_MCASP_AFSX_POUT,
		       CLK_J721S2_MCASP_MAIN_4_MCASP_AFSX_POUT,					      1,
		       16),
	DEV_CLK_PARENT(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_IO_PORT_AWS_1_PARENT_MCASP_MAIN_2_MCASP_AFSX_POUT_DUP0,
		       CLK_J721S2_MCASP_MAIN_2_MCASP_AFSX_POUT,					      1,
		       2),
	DEV_CLK_PARENT(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_IO_PORT_AWS_1_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT,
		       CLK_J721S2_BOARD_0_AUDIO_EXT_REFCLK0_OUT,				      1,
		       24),
	DEV_CLK_PARENT(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_IO_PORT_AWS_1_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT,
		       CLK_J721S2_BOARD_0_AUDIO_EXT_REFCLK1_OUT,				      1,
		       25),
	DEV_CLK_PARENT(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_IO_PORT_AWS_1_PARENT_MCASP_MAIN_3_MCASP_AFSX_POUT_DUP0,
		       CLK_J721S2_MCASP_MAIN_3_MCASP_AFSX_POUT,					      1,
		       3),
	DEV_CLK_PARENT(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_IO_PORT_AWS_1_PARENT_MCASP_MAIN_4_MCASP_AFSX_POUT_DUP0,
		       CLK_J721S2_MCASP_MAIN_4_MCASP_AFSX_POUT,					      1,
		       4),
	DEV_CLK_MUX(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_IO_PORT_AWS_2,
		    CLK_J721S2_ATL_AWS_SEL_OUT2,
		    1,
		    32),
	DEV_CLK_PARENT(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_IO_PORT_AWS_2_PARENT_MCASP_MAIN_0_MCASP_AFSX_POUT,
		       CLK_J721S2_MCASP_MAIN_0_MCASP_AFSX_POUT,					      1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_IO_PORT_AWS_2_PARENT_MCASP_MAIN_1_MCASP_AFSX_POUT,
		       CLK_J721S2_MCASP_MAIN_1_MCASP_AFSX_POUT,					      1,
		       1),
	DEV_CLK_PARENT(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_IO_PORT_AWS_2_PARENT_MCASP_MAIN_0_MCASP_AFSX_POUT_DUP0,
		       CLK_J721S2_MCASP_MAIN_0_MCASP_AFSX_POUT,					      1,
		       12),
	DEV_CLK_PARENT(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_IO_PORT_AWS_2_PARENT_MCASP_MAIN_1_MCASP_AFSX_POUT_DUP0,
		       CLK_J721S2_MCASP_MAIN_1_MCASP_AFSX_POUT,					      1,
		       13),
	DEV_CLK_PARENT(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_IO_PORT_AWS_2_PARENT_MCASP_MAIN_2_MCASP_AFSX_POUT,
		       CLK_J721S2_MCASP_MAIN_2_MCASP_AFSX_POUT,					      1,
		       14),
	DEV_CLK_PARENT(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_IO_PORT_AWS_2_PARENT_MCASP_MAIN_3_MCASP_AFSX_POUT,
		       CLK_J721S2_MCASP_MAIN_3_MCASP_AFSX_POUT,					      1,
		       15),
	DEV_CLK_PARENT(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_IO_PORT_AWS_2_PARENT_MCASP_MAIN_4_MCASP_AFSX_POUT,
		       CLK_J721S2_MCASP_MAIN_4_MCASP_AFSX_POUT,					      1,
		       16),
	DEV_CLK_PARENT(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_IO_PORT_AWS_2_PARENT_MCASP_MAIN_2_MCASP_AFSX_POUT_DUP0,
		       CLK_J721S2_MCASP_MAIN_2_MCASP_AFSX_POUT,					      1,
		       2),
	DEV_CLK_PARENT(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_IO_PORT_AWS_2_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT,
		       CLK_J721S2_BOARD_0_AUDIO_EXT_REFCLK0_OUT,				      1,
		       24),
	DEV_CLK_PARENT(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_IO_PORT_AWS_2_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT,
		       CLK_J721S2_BOARD_0_AUDIO_EXT_REFCLK1_OUT,				      1,
		       25),
	DEV_CLK_PARENT(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_IO_PORT_AWS_2_PARENT_MCASP_MAIN_3_MCASP_AFSX_POUT_DUP0,
		       CLK_J721S2_MCASP_MAIN_3_MCASP_AFSX_POUT,					      1,
		       3),
	DEV_CLK_PARENT(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_IO_PORT_AWS_2_PARENT_MCASP_MAIN_4_MCASP_AFSX_POUT_DUP0,
		       CLK_J721S2_MCASP_MAIN_4_MCASP_AFSX_POUT,					      1,
		       4),
	DEV_CLK_MUX(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_IO_PORT_AWS_3,
		    CLK_J721S2_ATL_AWS_SEL_OUT3,
		    1,
		    32),
	DEV_CLK_PARENT(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_IO_PORT_AWS_3_PARENT_MCASP_MAIN_0_MCASP_AFSX_POUT,
		       CLK_J721S2_MCASP_MAIN_0_MCASP_AFSX_POUT,					      1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_IO_PORT_AWS_3_PARENT_MCASP_MAIN_1_MCASP_AFSX_POUT,
		       CLK_J721S2_MCASP_MAIN_1_MCASP_AFSX_POUT,					      1,
		       1),
	DEV_CLK_PARENT(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_IO_PORT_AWS_3_PARENT_MCASP_MAIN_0_MCASP_AFSX_POUT_DUP0,
		       CLK_J721S2_MCASP_MAIN_0_MCASP_AFSX_POUT,					      1,
		       12),
	DEV_CLK_PARENT(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_IO_PORT_AWS_3_PARENT_MCASP_MAIN_1_MCASP_AFSX_POUT_DUP0,
		       CLK_J721S2_MCASP_MAIN_1_MCASP_AFSX_POUT,					      1,
		       13),
	DEV_CLK_PARENT(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_IO_PORT_AWS_3_PARENT_MCASP_MAIN_2_MCASP_AFSX_POUT,
		       CLK_J721S2_MCASP_MAIN_2_MCASP_AFSX_POUT,					      1,
		       14),
	DEV_CLK_PARENT(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_IO_PORT_AWS_3_PARENT_MCASP_MAIN_3_MCASP_AFSX_POUT,
		       CLK_J721S2_MCASP_MAIN_3_MCASP_AFSX_POUT,					      1,
		       15),
	DEV_CLK_PARENT(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_IO_PORT_AWS_3_PARENT_MCASP_MAIN_4_MCASP_AFSX_POUT,
		       CLK_J721S2_MCASP_MAIN_4_MCASP_AFSX_POUT,					      1,
		       16),
	DEV_CLK_PARENT(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_IO_PORT_AWS_3_PARENT_MCASP_MAIN_2_MCASP_AFSX_POUT_DUP0,
		       CLK_J721S2_MCASP_MAIN_2_MCASP_AFSX_POUT,					      1,
		       2),
	DEV_CLK_PARENT(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_IO_PORT_AWS_3_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT,
		       CLK_J721S2_BOARD_0_AUDIO_EXT_REFCLK0_OUT,				      1,
		       24),
	DEV_CLK_PARENT(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_IO_PORT_AWS_3_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT,
		       CLK_J721S2_BOARD_0_AUDIO_EXT_REFCLK1_OUT,				      1,
		       25),
	DEV_CLK_PARENT(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_IO_PORT_AWS_3_PARENT_MCASP_MAIN_3_MCASP_AFSX_POUT_DUP0,
		       CLK_J721S2_MCASP_MAIN_3_MCASP_AFSX_POUT,					      1,
		       3),
	DEV_CLK_PARENT(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_IO_PORT_AWS_3_PARENT_MCASP_MAIN_4_MCASP_AFSX_POUT_DUP0,
		       CLK_J721S2_MCASP_MAIN_4_MCASP_AFSX_POUT,					      1,
		       4),
	DEV_CLK_MUX(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_IO_PORT_BWS,
		    CLK_J721S2_ATL_BWS_SEL_OUT0,
		    1,
		    32),
	DEV_CLK_PARENT(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_IO_PORT_BWS_PARENT_MCASP_MAIN_0_MCASP_AFSR_POUT,
		       CLK_J721S2_MCASP_MAIN_0_MCASP_AFSR_POUT,					      1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_IO_PORT_BWS_PARENT_MCASP_MAIN_1_MCASP_AFSR_POUT,
		       CLK_J721S2_MCASP_MAIN_1_MCASP_AFSR_POUT,					      1,
		       1),
	DEV_CLK_PARENT(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_IO_PORT_BWS_PARENT_MCASP_MAIN_0_MCASP_AFSX_POUT,
		       CLK_J721S2_MCASP_MAIN_0_MCASP_AFSX_POUT,					      1,
		       12),
	DEV_CLK_PARENT(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_IO_PORT_BWS_PARENT_MCASP_MAIN_1_MCASP_AFSX_POUT,
		       CLK_J721S2_MCASP_MAIN_1_MCASP_AFSX_POUT,					      1,
		       13),
	DEV_CLK_PARENT(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_IO_PORT_BWS_PARENT_MCASP_MAIN_2_MCASP_AFSX_POUT,
		       CLK_J721S2_MCASP_MAIN_2_MCASP_AFSX_POUT,					      1,
		       14),
	DEV_CLK_PARENT(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_IO_PORT_BWS_PARENT_MCASP_MAIN_3_MCASP_AFSX_POUT,
		       CLK_J721S2_MCASP_MAIN_3_MCASP_AFSX_POUT,					      1,
		       15),
	DEV_CLK_PARENT(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_IO_PORT_BWS_PARENT_MCASP_MAIN_4_MCASP_AFSX_POUT,
		       CLK_J721S2_MCASP_MAIN_4_MCASP_AFSX_POUT,					      1,
		       16),
	DEV_CLK_PARENT(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_IO_PORT_BWS_PARENT_MCASP_MAIN_2_MCASP_AFSR_POUT,
		       CLK_J721S2_MCASP_MAIN_2_MCASP_AFSR_POUT,					      1,
		       2),
	DEV_CLK_PARENT(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_IO_PORT_BWS_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT,
		       CLK_J721S2_BOARD_0_AUDIO_EXT_REFCLK0_OUT,				      1,
		       24),
	DEV_CLK_PARENT(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_IO_PORT_BWS_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT,
		       CLK_J721S2_BOARD_0_AUDIO_EXT_REFCLK1_OUT,				      1,
		       25),
	DEV_CLK_PARENT(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_IO_PORT_BWS_PARENT_MCASP_MAIN_3_MCASP_AFSR_POUT,
		       CLK_J721S2_MCASP_MAIN_3_MCASP_AFSR_POUT,					      1,
		       3),
	DEV_CLK_PARENT(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_IO_PORT_BWS_PARENT_MCASP_MAIN_4_MCASP_AFSR_POUT,
		       CLK_J721S2_MCASP_MAIN_4_MCASP_AFSR_POUT,					      1,
		       4),
	DEV_CLK_MUX(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_IO_PORT_BWS_1,
		    CLK_J721S2_ATL_BWS_SEL_OUT1,
		    1,
		    32),
	DEV_CLK_PARENT(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_IO_PORT_BWS_1_PARENT_MCASP_MAIN_0_MCASP_AFSR_POUT,
		       CLK_J721S2_MCASP_MAIN_0_MCASP_AFSR_POUT,					      1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_IO_PORT_BWS_1_PARENT_MCASP_MAIN_1_MCASP_AFSR_POUT,
		       CLK_J721S2_MCASP_MAIN_1_MCASP_AFSR_POUT,					      1,
		       1),
	DEV_CLK_PARENT(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_IO_PORT_BWS_1_PARENT_MCASP_MAIN_0_MCASP_AFSX_POUT,
		       CLK_J721S2_MCASP_MAIN_0_MCASP_AFSX_POUT,					      1,
		       12),
	DEV_CLK_PARENT(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_IO_PORT_BWS_1_PARENT_MCASP_MAIN_1_MCASP_AFSX_POUT,
		       CLK_J721S2_MCASP_MAIN_1_MCASP_AFSX_POUT,					      1,
		       13),
	DEV_CLK_PARENT(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_IO_PORT_BWS_1_PARENT_MCASP_MAIN_2_MCASP_AFSX_POUT,
		       CLK_J721S2_MCASP_MAIN_2_MCASP_AFSX_POUT,					      1,
		       14),
	DEV_CLK_PARENT(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_IO_PORT_BWS_1_PARENT_MCASP_MAIN_3_MCASP_AFSX_POUT,
		       CLK_J721S2_MCASP_MAIN_3_MCASP_AFSX_POUT,					      1,
		       15),
	DEV_CLK_PARENT(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_IO_PORT_BWS_1_PARENT_MCASP_MAIN_4_MCASP_AFSX_POUT,
		       CLK_J721S2_MCASP_MAIN_4_MCASP_AFSX_POUT,					      1,
		       16),
	DEV_CLK_PARENT(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_IO_PORT_BWS_1_PARENT_MCASP_MAIN_2_MCASP_AFSR_POUT,
		       CLK_J721S2_MCASP_MAIN_2_MCASP_AFSR_POUT,					      1,
		       2),
	DEV_CLK_PARENT(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_IO_PORT_BWS_1_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT,
		       CLK_J721S2_BOARD_0_AUDIO_EXT_REFCLK0_OUT,				      1,
		       24),
	DEV_CLK_PARENT(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_IO_PORT_BWS_1_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT,
		       CLK_J721S2_BOARD_0_AUDIO_EXT_REFCLK1_OUT,				      1,
		       25),
	DEV_CLK_PARENT(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_IO_PORT_BWS_1_PARENT_MCASP_MAIN_3_MCASP_AFSR_POUT,
		       CLK_J721S2_MCASP_MAIN_3_MCASP_AFSR_POUT,					      1,
		       3),
	DEV_CLK_PARENT(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_IO_PORT_BWS_1_PARENT_MCASP_MAIN_4_MCASP_AFSR_POUT,
		       CLK_J721S2_MCASP_MAIN_4_MCASP_AFSR_POUT,					      1,
		       4),
	DEV_CLK_MUX(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_IO_PORT_BWS_2,
		    CLK_J721S2_ATL_BWS_SEL_OUT2,
		    1,
		    32),
	DEV_CLK_PARENT(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_IO_PORT_BWS_2_PARENT_MCASP_MAIN_0_MCASP_AFSR_POUT,
		       CLK_J721S2_MCASP_MAIN_0_MCASP_AFSR_POUT,					      1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_IO_PORT_BWS_2_PARENT_MCASP_MAIN_1_MCASP_AFSR_POUT,
		       CLK_J721S2_MCASP_MAIN_1_MCASP_AFSR_POUT,					      1,
		       1),
	DEV_CLK_PARENT(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_IO_PORT_BWS_2_PARENT_MCASP_MAIN_0_MCASP_AFSX_POUT,
		       CLK_J721S2_MCASP_MAIN_0_MCASP_AFSX_POUT,					      1,
		       12),
	DEV_CLK_PARENT(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_IO_PORT_BWS_2_PARENT_MCASP_MAIN_1_MCASP_AFSX_POUT,
		       CLK_J721S2_MCASP_MAIN_1_MCASP_AFSX_POUT,					      1,
		       13),
	DEV_CLK_PARENT(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_IO_PORT_BWS_2_PARENT_MCASP_MAIN_2_MCASP_AFSX_POUT,
		       CLK_J721S2_MCASP_MAIN_2_MCASP_AFSX_POUT,					      1,
		       14),
	DEV_CLK_PARENT(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_IO_PORT_BWS_2_PARENT_MCASP_MAIN_3_MCASP_AFSX_POUT,
		       CLK_J721S2_MCASP_MAIN_3_MCASP_AFSX_POUT,					      1,
		       15),
	DEV_CLK_PARENT(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_IO_PORT_BWS_2_PARENT_MCASP_MAIN_4_MCASP_AFSX_POUT,
		       CLK_J721S2_MCASP_MAIN_4_MCASP_AFSX_POUT,					      1,
		       16),
	DEV_CLK_PARENT(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_IO_PORT_BWS_2_PARENT_MCASP_MAIN_2_MCASP_AFSR_POUT,
		       CLK_J721S2_MCASP_MAIN_2_MCASP_AFSR_POUT,					      1,
		       2),
	DEV_CLK_PARENT(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_IO_PORT_BWS_2_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT,
		       CLK_J721S2_BOARD_0_AUDIO_EXT_REFCLK0_OUT,				      1,
		       24),
	DEV_CLK_PARENT(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_IO_PORT_BWS_2_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT,
		       CLK_J721S2_BOARD_0_AUDIO_EXT_REFCLK1_OUT,				      1,
		       25),
	DEV_CLK_PARENT(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_IO_PORT_BWS_2_PARENT_MCASP_MAIN_3_MCASP_AFSR_POUT,
		       CLK_J721S2_MCASP_MAIN_3_MCASP_AFSR_POUT,					      1,
		       3),
	DEV_CLK_PARENT(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_IO_PORT_BWS_2_PARENT_MCASP_MAIN_4_MCASP_AFSR_POUT,
		       CLK_J721S2_MCASP_MAIN_4_MCASP_AFSR_POUT,					      1,
		       4),
	DEV_CLK_MUX(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_IO_PORT_BWS_3,
		    CLK_J721S2_ATL_BWS_SEL_OUT3,
		    1,
		    32),
	DEV_CLK_PARENT(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_IO_PORT_BWS_3_PARENT_MCASP_MAIN_0_MCASP_AFSR_POUT,
		       CLK_J721S2_MCASP_MAIN_0_MCASP_AFSR_POUT,					      1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_IO_PORT_BWS_3_PARENT_MCASP_MAIN_1_MCASP_AFSR_POUT,
		       CLK_J721S2_MCASP_MAIN_1_MCASP_AFSR_POUT,					      1,
		       1),
	DEV_CLK_PARENT(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_IO_PORT_BWS_3_PARENT_MCASP_MAIN_0_MCASP_AFSX_POUT,
		       CLK_J721S2_MCASP_MAIN_0_MCASP_AFSX_POUT,					      1,
		       12),
	DEV_CLK_PARENT(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_IO_PORT_BWS_3_PARENT_MCASP_MAIN_1_MCASP_AFSX_POUT,
		       CLK_J721S2_MCASP_MAIN_1_MCASP_AFSX_POUT,					      1,
		       13),
	DEV_CLK_PARENT(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_IO_PORT_BWS_3_PARENT_MCASP_MAIN_2_MCASP_AFSX_POUT,
		       CLK_J721S2_MCASP_MAIN_2_MCASP_AFSX_POUT,					      1,
		       14),
	DEV_CLK_PARENT(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_IO_PORT_BWS_3_PARENT_MCASP_MAIN_3_MCASP_AFSX_POUT,
		       CLK_J721S2_MCASP_MAIN_3_MCASP_AFSX_POUT,					      1,
		       15),
	DEV_CLK_PARENT(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_IO_PORT_BWS_3_PARENT_MCASP_MAIN_4_MCASP_AFSX_POUT,
		       CLK_J721S2_MCASP_MAIN_4_MCASP_AFSX_POUT,					      1,
		       16),
	DEV_CLK_PARENT(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_IO_PORT_BWS_3_PARENT_MCASP_MAIN_2_MCASP_AFSR_POUT,
		       CLK_J721S2_MCASP_MAIN_2_MCASP_AFSR_POUT,					      1,
		       2),
	DEV_CLK_PARENT(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_IO_PORT_BWS_3_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT,
		       CLK_J721S2_BOARD_0_AUDIO_EXT_REFCLK0_OUT,				      1,
		       24),
	DEV_CLK_PARENT(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_IO_PORT_BWS_3_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT,
		       CLK_J721S2_BOARD_0_AUDIO_EXT_REFCLK1_OUT,				      1,
		       25),
	DEV_CLK_PARENT(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_IO_PORT_BWS_3_PARENT_MCASP_MAIN_3_MCASP_AFSR_POUT,
		       CLK_J721S2_MCASP_MAIN_3_MCASP_AFSR_POUT,					      1,
		       3),
	DEV_CLK_PARENT(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_IO_PORT_BWS_3_PARENT_MCASP_MAIN_4_MCASP_AFSR_POUT,
		       CLK_J721S2_MCASP_MAIN_4_MCASP_AFSR_POUT,					      1,
		       4),
	DEV_CLK(J721S2_DEV_ATL_MAIN_0_CLOCKS,							      J721S2_DEV_ATL0_VBUS_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK_OUTPUT(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_IO_PORT_ATCLK_OUT,
		       CLK_J721S2_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT),
	DEV_CLK_OUTPUT(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_IO_PORT_ATCLK_OUT_1,
		       CLK_J721S2_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1),
	DEV_CLK_OUTPUT(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_IO_PORT_ATCLK_OUT_2,
		       CLK_J721S2_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2),
	DEV_CLK_OUTPUT(J721S2_DEV_ATL_MAIN_0_CLOCKS,						      J721S2_DEV_ATL0_ATL_IO_PORT_ATCLK_OUT_3,
		       CLK_J721S2_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3),
	DEV_CLK(J721S2_DEV_COMPUTE_CLUSTER_J7AE_MAIN_0_A72SS_0_CLOCKS,				      J721S2_DEV_A72SS0_ARM_CLK_CLK,
		CLK_J721S2_HSDIV0_16FFT_MAIN_8_HSDIVOUT0_CLK,
		1),
	DEV_CLK(J721S2_DEV_COMPUTE_CLUSTER_J7AE_MAIN_0_A72SS_0_CLOCKS,				      J721S2_DEV_A72SS0_MSMC_CLK,
		CLK_J721S2_HSDIV0_16FFT_MAIN_7_HSDIVOUT0_CLK,
		1),
	DEV_CLK(J721S2_DEV_COMPUTE_CLUSTER_J7AE_MAIN_0_A72SS_0_CLOCKS,				      J721S2_DEV_A72SS0_PLL_CTRL_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK_OUTPUT(J721S2_DEV_COMPUTE_CLUSTER_J7AE_MAIN_0_A72SS_0_CLOCKS,			      J721S2_DEV_A72SS0_A72_DIVH_CLK8_OBSCLK_OUT_CLK,
		       CLK_J721S2_COMPUTE_CLUSTER_J7AE_MAIN_0_A72SS_0_A72_DIVH_CLK8_OBSCLK_OUT_CLK),
	DEV_CLK(J721S2_DEV_COMPUTE_CLUSTER_J7AE_MAIN_0_C71SS0_0_CLOCKS,				      J721S2_DEV_COMPUTE_CLUSTER0_C71SS0_0_C7X_CLK,
		CLK_J721S2_HSDIV0_16FFT_MAIN_7_HSDIVOUT0_CLK,
		1),
	DEV_CLK(J721S2_DEV_COMPUTE_CLUSTER_J7AE_MAIN_0_C71SS0_0_CLOCKS,				      J721S2_DEV_COMPUTE_CLUSTER0_C71SS0_0_PLL_CTRL_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK_OUTPUT(J721S2_DEV_COMPUTE_CLUSTER_J7AE_MAIN_0_C71SS0_0_CLOCKS,			      J721S2_DEV_COMPUTE_CLUSTER0_C71SS0_0_C7X_DIVH_CLK4_OBSCLK_OUT_CLK,
		       CLK_J721S2_COMPUTE_CLUSTER_J7AE_MAIN_0_C71SS0_0_C7X_DIVH_CLK4_OBSCLK_OUT_CLK),
	DEV_CLK(J721S2_DEV_COMPUTE_CLUSTER_J7AE_MAIN_0_C71SS1_0_CLOCKS,				      J721S2_DEV_COMPUTE_CLUSTER0_C71SS1_0_C7X_CLK,
		CLK_J721S2_HSDIV0_16FFT_MAIN_7_HSDIVOUT0_CLK,
		1),
	DEV_CLK(J721S2_DEV_COMPUTE_CLUSTER_J7AE_MAIN_0_C71SS1_0_CLOCKS,				      J721S2_DEV_COMPUTE_CLUSTER0_C71SS1_0_PLL_CTRL_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(J721S2_DEV_COMPUTE_CLUSTER_J7AE_MAIN_0_CLEC_0_CLOCKS,				      J721S2_DEV_COMPUTE_CLUSTER0_CLEC_CLK1_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(J721S2_DEV_COMPUTE_CLUSTER_J7AE_MAIN_0_CORE_CORE_0_CLOCKS,			      J721S2_DEV_COMPUTE_CLUSTER0_CORE_CORE_CLK1_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(J721S2_DEV_COMPUTE_CLUSTER_J7AE_MAIN_0_CORE_CORE_0_CLOCKS,			      J721S2_DEV_COMPUTE_CLUSTER0_CORE_CORE_PSIL_LEAF_CLK,
		CLK_J721S2_HSDIV0_16FFT_MAIN_7_HSDIVOUT0_CLK,
		2),
	DEV_CLK(J721S2_DEV_COMPUTE_CLUSTER_J7AE_MAIN_0_DEBUG_WRAP_0_CLOCKS,			      J721S2_DEV_COMPUTE_CLUSTER0_DEBUG_WRAP_0_CLK1_CLK_CLK,
		CLK_J721S2_HSDIV0_16FFT_MAIN_7_HSDIVOUT0_CLK,
		1),
	DEV_CLK(J721S2_DEV_COMPUTE_CLUSTER_J7AE_MAIN_0_DEBUG_WRAP_0_CLOCKS,			      J721S2_DEV_COMPUTE_CLUSTER0_DEBUG_WRAP_0_CLK2_CLK_CLK,
		CLK_J721S2_HSDIV0_16FFT_MAIN_7_HSDIVOUT0_CLK,
		2),
	DEV_CLK(J721S2_DEV_COMPUTE_CLUSTER_J7AE_MAIN_0_EN_MSMC_DOMAIN_0_CLOCKS,			      J721S2_DEV_COMPUTE_CLUSTER0_EN_MSMC_DOMAIN_0_MSMC_CLK1_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(J721S2_DEV_COMPUTE_CLUSTER_J7AE_MAIN_0_GIC500SS_0_CLOCKS,			      J721S2_DEV_COMPUTE_CLUSTER0_GIC500SS_VCLK_CLK,
		CLK_J721S2_HSDIV0_16FFT_MAIN_7_HSDIVOUT0_CLK,
		2),
	DEV_CLK(J721S2_DEV_COMPUTE_CLUSTER_J7AE_MAIN_0_PBIST_WRAP_0_CLOCKS,			      J721S2_DEV_COMPUTE_CLUSTER0_PBIST_WRAP_0_DIVH_CLK2_CLK_CLK,
		CLK_J721S2_HSDIV0_16FFT_MAIN_7_HSDIVOUT0_CLK,
		2),
	DEV_CLK(J721S2_DEV_COMPUTE_CLUSTER_J7AE_MAIN_0_PBIST_WRAP_0_CLOCKS,			      J721S2_DEV_COMPUTE_CLUSTER0_PBIST_WRAP_0_DIVP_CLK1_CLK_CLK,
		CLK_J721S2_HSDIV0_16FFT_MAIN_7_HSDIVOUT0_CLK,
		1),
	DEV_CLK(J721S2_DEV_CPSW_2GUSS_MAIN_0_CLOCKS,						      J721S2_DEV_CPSW1_CPPI_CLK_CLK,
		CLK_J721S2_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK,
		1),
	DEV_CLK_MUX(J721S2_DEV_CPSW_2GUSS_MAIN_0_CLOCKS,					      J721S2_DEV_CPSW1_CPTS_RFT_CLK,
		    CLK_J721S2_MAIN_CPSW2_CPTS_CLK_MUX_OUT0,					      1,
		    16),
	DEV_CLK_PARENT(J721S2_DEV_CPSW_2GUSS_MAIN_0_CLOCKS,					      J721S2_DEV_CPSW1_CPTS_RFT_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT1_CLK,
		       CLK_J721S2_HSDIV4_16FFT_MAIN_3_HSDIVOUT1_CLK,				      1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_CPSW_2GUSS_MAIN_0_CLOCKS,					      J721S2_DEV_CPSW1_CPTS_RFT_CLK_PARENT_POSTDIV3_16FFT_MAIN_0_HSDIVOUT6_CLK,
		       CLK_J721S2_POSTDIV3_16FFT_MAIN_0_HSDIVOUT6_CLK,				      1,
		       1),
	DEV_CLK_PARENT(J721S2_DEV_CPSW_2GUSS_MAIN_0_CLOCKS,					      J721S2_DEV_CPSW1_CPTS_RFT_CLK_PARENT_HSDIV4_16FFT_MCU_2_HSDIVOUT1_CLK,
		       CLK_J721S2_HSDIV4_16FFT_MCU_2_HSDIVOUT1_CLK,				      1,
		       14),
	DEV_CLK_PARENT(J721S2_DEV_CPSW_2GUSS_MAIN_0_CLOCKS,					      J721S2_DEV_CPSW1_CPTS_RFT_CLK_PARENT_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		       CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,			      1,
		       15),
	DEV_CLK_PARENT(J721S2_DEV_CPSW_2GUSS_MAIN_0_CLOCKS,					      J721S2_DEV_CPSW1_CPTS_RFT_CLK_PARENT_BOARD_0_MCU_CPTS0_RFT_CLK_OUT,
		       CLK_J721S2_BOARD_0_MCU_CPTS0_RFT_CLK_OUT,				      1,
		       2),
	DEV_CLK_PARENT(J721S2_DEV_CPSW_2GUSS_MAIN_0_CLOCKS,					      J721S2_DEV_CPSW1_CPTS_RFT_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT,
		       CLK_J721S2_BOARD_0_CPTS0_RFT_CLK_OUT,					      1,
		       3),
	DEV_CLK_PARENT(J721S2_DEV_CPSW_2GUSS_MAIN_0_CLOCKS,					      J721S2_DEV_CPSW1_CPTS_RFT_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_J721S2_BOARD_0_MCU_EXT_REFCLK0_OUT,					      1,
		       4),
	DEV_CLK_PARENT(J721S2_DEV_CPSW_2GUSS_MAIN_0_CLOCKS,					      J721S2_DEV_CPSW1_CPTS_RFT_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT,
		       CLK_J721S2_BOARD_0_EXT_REFCLK1_OUT,					      1,
		       5),
	DEV_CLK_PARENT(J721S2_DEV_CPSW_2GUSS_MAIN_0_CLOCKS,					      J721S2_DEV_CPSW1_CPTS_RFT_CLK_PARENT_WIZ16B8M4CT2_MAIN_0_IP2_LN0_TXMCLK,
		       CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP2_LN0_TXMCLK,				      1,
		       6),
	DEV_CLK_PARENT(J721S2_DEV_CPSW_2GUSS_MAIN_0_CLOCKS,					      J721S2_DEV_CPSW1_CPTS_RFT_CLK_PARENT_WIZ16B8M4CT2_MAIN_0_IP2_LN1_TXMCLK,
		       CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP2_LN1_TXMCLK,				      1,
		       7),
	DEV_CLK_PARENT(J721S2_DEV_CPSW_2GUSS_MAIN_0_CLOCKS,					      J721S2_DEV_CPSW1_CPTS_RFT_CLK_PARENT_WIZ16B8M4CT2_MAIN_0_IP2_LN2_TXMCLK,
		       CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP2_LN2_TXMCLK,				      1,
		       8),
	DEV_CLK_PARENT(J721S2_DEV_CPSW_2GUSS_MAIN_0_CLOCKS,					      J721S2_DEV_CPSW1_CPTS_RFT_CLK_PARENT_WIZ16B8M4CT2_MAIN_0_IP2_LN3_TXMCLK,
		       CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP2_LN3_TXMCLK,				      1,
		       9),
	DEV_CLK(J721S2_DEV_CPSW_2GUSS_MAIN_0_CLOCKS,						      J721S2_DEV_CPSW1_GMII1_MR_CLK,
		CLK_J721S2_HSDIV4_16FFT_MAIN_3_HSDIVOUT0_CLK,
		10),
	DEV_CLK(J721S2_DEV_CPSW_2GUSS_MAIN_0_CLOCKS,						      J721S2_DEV_CPSW1_GMII1_MT_CLK,
		CLK_J721S2_HSDIV4_16FFT_MAIN_3_HSDIVOUT0_CLK,
		10),
	DEV_CLK(J721S2_DEV_CPSW_2GUSS_MAIN_0_CLOCKS,						      J721S2_DEV_CPSW1_GMII_RFT_CLK,
		CLK_J721S2_HSDIV4_16FFT_MAIN_3_HSDIVOUT0_CLK,
		2),
	DEV_CLK(J721S2_DEV_CPSW_2GUSS_MAIN_0_CLOCKS,						      J721S2_DEV_CPSW1_RGMII1_RXC_I,
		CLK_J721S2_BOARD_0_RGMII1_RXC_OUT,
		1),
	DEV_CLK(J721S2_DEV_CPSW_2GUSS_MAIN_0_CLOCKS,						      J721S2_DEV_CPSW1_RGMII_MHZ_250_CLK,
		CLK_J721S2_HSDIV4_16FFT_MAIN_3_HSDIVOUT0_CLK,
		1),
	DEV_CLK(J721S2_DEV_CPSW_2GUSS_MAIN_0_CLOCKS,						      J721S2_DEV_CPSW1_RGMII_MHZ_50_CLK,
		CLK_J721S2_HSDIV4_16FFT_MAIN_3_HSDIVOUT0_CLK,
		5),
	DEV_CLK(J721S2_DEV_CPSW_2GUSS_MAIN_0_CLOCKS,						      J721S2_DEV_CPSW1_RGMII_MHZ_5_CLK,
		CLK_J721S2_HSDIV4_16FFT_MAIN_3_HSDIVOUT0_CLK,
		50),
	DEV_CLK(J721S2_DEV_CPSW_2GUSS_MAIN_0_CLOCKS,						      J721S2_DEV_CPSW1_RMII_MHZ_50_CLK,
		CLK_J721S2_BOARD_0_RMII_REF_CLK_OUT,
		1),
	DEV_CLK_OUTPUT(J721S2_DEV_CPSW_2GUSS_MAIN_0_CLOCKS,					      J721S2_DEV_CPSW1_CPTS_GENF0,
		       CLK_J721S2_CPSW_2GUSS_MAIN_0_CPTS_GENF0),
	DEV_CLK_OUTPUT(J721S2_DEV_CPSW_2GUSS_MAIN_0_CLOCKS,					      J721S2_DEV_CPSW1_MDIO_MDCLK_O,
		       CLK_J721S2_CPSW_2GUSS_MAIN_0_MDIO_MDCLK_O),
	DEV_CLK_OUTPUT(J721S2_DEV_CPSW_2GUSS_MAIN_0_CLOCKS,					      J721S2_DEV_CPSW1_RGMII1_TXC_O,
		       CLK_J721S2_CPSW_2GUSS_MAIN_0_RGMII1_TXC_O),
	DEV_CLK(J721S2_DEV_CPT2_AGGREGATOR32_MAIN_AC_0_CLOCKS,					      J721S2_DEV_CPT2_AGGR1_VCLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(J721S2_DEV_CPT2_AGGREGATOR32_MAIN_ACP_0_CLOCKS,					      J721S2_DEV_CPT2_AGGR5_VCLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(J721S2_DEV_CPT2_AGGREGATOR32_MAIN_HC_0_CLOCKS,					      J721S2_DEV_CPT2_AGGR2_VCLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(J721S2_DEV_CPT2_AGGREGATOR32_MAIN_MI_0_CLOCKS,					      J721S2_DEV_CPT2_AGGR4_VCLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(J721S2_DEV_CPT2_AGGREGATOR32_MAIN_MV_0_CLOCKS,					      J721S2_DEV_CPT2_AGGR3_VCLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(J721S2_DEV_CPT2_AGGREGATOR32_MAIN_RC_0_CLOCKS,					      J721S2_DEV_CPT2_AGGR0_VCLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(J721S2_DEV_CSI_RX_IF_MAIN_0_CLOCKS,						      J721S2_DEV_CSI_RX_IF0_MAIN_CLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(J721S2_DEV_CSI_RX_IF_MAIN_0_CLOCKS,						      J721S2_DEV_CSI_RX_IF0_PPI_D_RX_ULPS_ESC,
		CLK_J721S2_K3_DPHY_RX_MAIN_0_PPI_D_RX_ULPS_ESC,
		1),
	DEV_CLK(J721S2_DEV_CSI_RX_IF_MAIN_0_CLOCKS,						      J721S2_DEV_CSI_RX_IF0_PPI_RX_BYTE_CLK,
		CLK_J721S2_K3_DPHY_RX_MAIN_0_PPI_RX_BYTE_CLK,
		1),
	DEV_CLK(J721S2_DEV_CSI_RX_IF_MAIN_0_CLOCKS,						      J721S2_DEV_CSI_RX_IF0_VBUS_CLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(J721S2_DEV_CSI_RX_IF_MAIN_0_CLOCKS,						      J721S2_DEV_CSI_RX_IF0_VP_CLK_CLK,
		CLK_J721S2_HSDIV1_16FFT_MAIN_25_HSDIVOUT1_CLK,
		1),
	DEV_CLK(J721S2_DEV_CSI_RX_IF_MAIN_1_CLOCKS,						      J721S2_DEV_CSI_RX_IF1_MAIN_CLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(J721S2_DEV_CSI_RX_IF_MAIN_1_CLOCKS,						      J721S2_DEV_CSI_RX_IF1_PPI_D_RX_ULPS_ESC,
		CLK_J721S2_K3_DPHY_RX_MAIN_1_PPI_D_RX_ULPS_ESC,
		1),
	DEV_CLK(J721S2_DEV_CSI_RX_IF_MAIN_1_CLOCKS,						      J721S2_DEV_CSI_RX_IF1_PPI_RX_BYTE_CLK,
		CLK_J721S2_K3_DPHY_RX_MAIN_1_PPI_RX_BYTE_CLK,
		1),
	DEV_CLK(J721S2_DEV_CSI_RX_IF_MAIN_1_CLOCKS,						      J721S2_DEV_CSI_RX_IF1_VBUS_CLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(J721S2_DEV_CSI_RX_IF_MAIN_1_CLOCKS,						      J721S2_DEV_CSI_RX_IF1_VP_CLK_CLK,
		CLK_J721S2_HSDIV1_16FFT_MAIN_25_HSDIVOUT1_CLK,
		1),
	DEV_CLK(J721S2_DEV_CSI_TX_IF_V2_MAIN_0_CLOCKS,						      J721S2_DEV_CSI_TX_IF_V2_0_DPHY_TXBYTECLKHS_CL_CLK,
		CLK_J721S2_WIZ16B8M4CDT_MAIN_0_IP2_PPI_TXBYTECLKHS_CL_CLK,
		1),
	DEV_CLK(J721S2_DEV_CSI_TX_IF_V2_MAIN_0_CLOCKS,						      J721S2_DEV_CSI_TX_IF_V2_0_ESC_CLK_CLK,
		CLK_J721S2_POSTDIV3_16FFT_MAIN_1_HSDIVOUT8_CLK,
		1),
	DEV_CLK(J721S2_DEV_CSI_TX_IF_V2_MAIN_0_CLOCKS,						      J721S2_DEV_CSI_TX_IF_V2_0_MAIN_CLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(J721S2_DEV_CSI_TX_IF_V2_MAIN_0_CLOCKS,						      J721S2_DEV_CSI_TX_IF_V2_0_VBUS_CLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(J721S2_DEV_CSI_TX_IF_V2_MAIN_1_CLOCKS,						      J721S2_DEV_CSI_TX_IF_V2_1_DPHY_TXBYTECLKHS_CL_CLK,
		CLK_J721S2_WIZ16B8M4CDT_MAIN_1_IP2_PPI_TXBYTECLKHS_CL_CLK,
		1),
	DEV_CLK(J721S2_DEV_CSI_TX_IF_V2_MAIN_1_CLOCKS,						      J721S2_DEV_CSI_TX_IF_V2_1_ESC_CLK_CLK,
		CLK_J721S2_POSTDIV3_16FFT_MAIN_1_HSDIVOUT8_CLK,
		1),
	DEV_CLK(J721S2_DEV_CSI_TX_IF_V2_MAIN_1_CLOCKS,						      J721S2_DEV_CSI_TX_IF_V2_1_MAIN_CLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(J721S2_DEV_CSI_TX_IF_V2_MAIN_1_CLOCKS,						      J721S2_DEV_CSI_TX_IF_V2_1_VBUS_CLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(J721S2_DEV_CXSTM500SS_MAIN_0_CLOCKS,						      J721S2_DEV_STM0_ATB_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(J721S2_DEV_CXSTM500SS_MAIN_0_CLOCKS,						      J721S2_DEV_STM0_CORE_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(J721S2_DEV_CXSTM500SS_MAIN_0_CLOCKS,						      J721S2_DEV_STM0_VBUSP_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_0_CLOCKS,							      J721S2_DEV_DCC0_DCC_CLKSRC0_CLK,
		CLK_J721S2_POSTDIV3_16FFT_MAIN_0_HSDIVOUT8_CLK,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_0_CLOCKS,							      J721S2_DEV_DCC0_DCC_CLKSRC1_CLK,
		CLK_J721S2_HSDIV4_16FFT_MAIN_0_HSDIVOUT2_CLK,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_0_CLOCKS,							      J721S2_DEV_DCC0_DCC_CLKSRC2_CLK,
		CLK_J721S2_HSDIV4_16FFT_MAIN_0_HSDIVOUT3_CLK,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_0_CLOCKS,							      J721S2_DEV_DCC0_DCC_CLKSRC3_CLK,
		CLK_J721S2_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_0_CLOCKS,							      J721S2_DEV_DCC0_DCC_CLKSRC4_CLK,
		CLK_J721S2_GLUELOGIC_HFOSC0_CLKOUT,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_0_CLOCKS,							      J721S2_DEV_DCC0_DCC_CLKSRC5_CLK,
		CLK_J721S2_BOARD_0_HFOSC1_CLK_OUT,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_0_CLOCKS,							      J721S2_DEV_DCC0_DCC_CLKSRC6_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_0_CLOCKS,							      J721S2_DEV_DCC0_DCC_CLKSRC7_CLK,
		CLK_J721S2_K3_DSS_EDP_MAIN_0_PHY_LN0_TXCLK,
		2),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_0_CLOCKS,							      J721S2_DEV_DCC0_DCC_INPUT00_CLK,
		CLK_J721S2_GLUELOGIC_HFOSC0_CLKOUT,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_0_CLOCKS,							      J721S2_DEV_DCC0_DCC_INPUT01_CLK,
		CLK_J721S2_BOARD_0_HFOSC1_CLK_OUT,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_0_CLOCKS,							      J721S2_DEV_DCC0_DCC_INPUT02_CLK,
		CLK_J721S2_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_0_CLOCKS,							      J721S2_DEV_DCC0_DCC_INPUT10_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_0_CLOCKS,							      J721S2_DEV_DCC0_VBUS_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_1_CLOCKS,							      J721S2_DEV_DCC1_DCC_CLKSRC0_CLK,
		CLK_J721S2_POSTDIV3_16FFT_MAIN_0_HSDIVOUT5_CLK,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_1_CLOCKS,							      J721S2_DEV_DCC1_DCC_CLKSRC1_CLK,
		CLK_J721S2_POSTDIV3_16FFT_MAIN_0_HSDIVOUT6_CLK,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_1_CLOCKS,							      J721S2_DEV_DCC1_DCC_CLKSRC2_CLK,
		CLK_J721S2_POSTDIV3_16FFT_MAIN_0_HSDIVOUT7_CLK,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_1_CLOCKS,							      J721S2_DEV_DCC1_DCC_CLKSRC3_CLK,
		CLK_J721S2_HSDIV4_16FFT_MAIN_1_HSDIVOUT0_CLK,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_1_CLOCKS,							      J721S2_DEV_DCC1_DCC_CLKSRC4_CLK,
		CLK_J721S2_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_1_CLOCKS,							      J721S2_DEV_DCC1_DCC_CLKSRC5_CLK,
		CLK_J721S2_HSDIV4_16FFT_MAIN_1_HSDIVOUT2_CLK,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_1_CLOCKS,							      J721S2_DEV_DCC1_DCC_CLKSRC6_CLK,
		CLK_J721S2_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_1_CLOCKS,							      J721S2_DEV_DCC1_DCC_CLKSRC7_CLK,
		CLK_J721S2_POSTDIV3_16FFT_MAIN_1_HSDIVOUT6_CLK,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_1_CLOCKS,							      J721S2_DEV_DCC1_DCC_INPUT00_CLK,
		CLK_J721S2_GLUELOGIC_HFOSC0_CLKOUT,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_1_CLOCKS,							      J721S2_DEV_DCC1_DCC_INPUT01_CLK,
		CLK_J721S2_BOARD_0_HFOSC1_CLK_OUT,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_1_CLOCKS,							      J721S2_DEV_DCC1_DCC_INPUT02_CLK,
		CLK_J721S2_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_1_CLOCKS,							      J721S2_DEV_DCC1_DCC_INPUT10_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_1_CLOCKS,							      J721S2_DEV_DCC1_VBUS_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_2_CLOCKS,							      J721S2_DEV_DCC2_DCC_CLKSRC0_CLK,
		CLK_J721S2_POSTDIV3_16FFT_MAIN_1_HSDIVOUT7_CLK,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_2_CLOCKS,							      J721S2_DEV_DCC2_DCC_CLKSRC1_CLK,
		CLK_J721S2_POSTDIV3_16FFT_MAIN_1_HSDIVOUT8_CLK,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_2_CLOCKS,							      J721S2_DEV_DCC2_DCC_CLKSRC3_CLK,
		CLK_J721S2_HSDIV4_16FFT_MAIN_2_HSDIVOUT4_CLK,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_2_CLOCKS,							      J721S2_DEV_DCC2_DCC_CLKSRC4_CLK,
		CLK_J721S2_POSTDIV2_16FFT_MAIN_2_HSDIVOUT6_CLK,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_2_CLOCKS,							      J721S2_DEV_DCC2_DCC_CLKSRC5_CLK,
		CLK_J721S2_HSDIV4_16FFT_MAIN_2_HSDIVOUT1_CLK,
		2),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_2_CLOCKS,							      J721S2_DEV_DCC2_DCC_CLKSRC6_CLK,
		CLK_J721S2_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_2_CLOCKS,							      J721S2_DEV_DCC2_DCC_CLKSRC7_CLK,
		CLK_J721S2_HSDIV4_16FFT_MAIN_3_HSDIVOUT0_CLK,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_2_CLOCKS,							      J721S2_DEV_DCC2_DCC_INPUT00_CLK,
		CLK_J721S2_GLUELOGIC_HFOSC0_CLKOUT,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_2_CLOCKS,							      J721S2_DEV_DCC2_DCC_INPUT01_CLK,
		CLK_J721S2_BOARD_0_HFOSC1_CLK_OUT,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_2_CLOCKS,							      J721S2_DEV_DCC2_DCC_INPUT02_CLK,
		CLK_J721S2_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_2_CLOCKS,							      J721S2_DEV_DCC2_DCC_INPUT10_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_2_CLOCKS,							      J721S2_DEV_DCC2_VBUS_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_3_CLOCKS,							      J721S2_DEV_DCC3_DCC_CLKSRC0_CLK,
		CLK_J721S2_HSDIV2_16FFT_MAIN_4_HSDIVOUT0_CLK,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_3_CLOCKS,							      J721S2_DEV_DCC3_DCC_CLKSRC1_CLK,
		CLK_J721S2_HSDIV1_16FFT_MAIN_5_HSDIVOUT0_CLK,
		2),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_3_CLOCKS,							      J721S2_DEV_DCC3_DCC_CLKSRC2_CLK,
		CLK_J721S2_HSDIV1_16FFT_MAIN_5_HSDIVOUT1_CLK,
		2),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_3_CLOCKS,							      J721S2_DEV_DCC3_DCC_CLKSRC5_CLK,
		CLK_J721S2_HSDIV0_16FFT_MAIN_6_HSDIVOUT0_CLK,
		4),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_3_CLOCKS,							      J721S2_DEV_DCC3_DCC_CLKSRC6_CLK,
		CLK_J721S2_HSDIV0_16FFT_MAIN_7_HSDIVOUT0_CLK,
		4),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_3_CLOCKS,							      J721S2_DEV_DCC3_DCC_CLKSRC7_CLK,
		CLK_J721S2_HSDIV0_16FFT_MAIN_8_HSDIVOUT0_CLK,
		4),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_3_CLOCKS,							      J721S2_DEV_DCC3_DCC_INPUT00_CLK,
		CLK_J721S2_GLUELOGIC_HFOSC0_CLKOUT,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_3_CLOCKS,							      J721S2_DEV_DCC3_DCC_INPUT01_CLK,
		CLK_J721S2_BOARD_0_HFOSC1_CLK_OUT,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_3_CLOCKS,							      J721S2_DEV_DCC3_DCC_INPUT02_CLK,
		CLK_J721S2_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_3_CLOCKS,							      J721S2_DEV_DCC3_DCC_INPUT10_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_3_CLOCKS,							      J721S2_DEV_DCC3_VBUS_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_4_CLOCKS,							      J721S2_DEV_DCC4_DCC_CLKSRC0_CLK,
		CLK_J721S2_HSDIV4_16FFT_MAIN_0_HSDIVOUT1_CLK,
		2),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_4_CLOCKS,							      J721S2_DEV_DCC4_DCC_CLKSRC2_CLK,
		CLK_J721S2_HSDIV0_16FFT_MAIN_12_HSDIVOUT0_CLK,
		4),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_4_CLOCKS,							      J721S2_DEV_DCC4_DCC_CLKSRC3_CLK,
		CLK_J721S2_HSDIV0_16FFT_MAIN_26_HSDIVOUT0_CLK,
		4),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_4_CLOCKS,							      J721S2_DEV_DCC4_DCC_CLKSRC4_CLK,
		CLK_J721S2_HSDIV2_16FFT_MAIN_14_HSDIVOUT0_CLK,
		4),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_4_CLOCKS,							      J721S2_DEV_DCC4_DCC_CLKSRC5_CLK,
		CLK_J721S2_HSDIV2_16FFT_MAIN_14_HSDIVOUT1_CLK,
		4),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_4_CLOCKS,							      J721S2_DEV_DCC4_DCC_CLKSRC7_CLK,
		CLK_J721S2_HSDIV1_16FFT_MAIN_16_HSDIVOUT0_CLK,
		2),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_4_CLOCKS,							      J721S2_DEV_DCC4_DCC_INPUT00_CLK,
		CLK_J721S2_GLUELOGIC_HFOSC0_CLKOUT,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_4_CLOCKS,							      J721S2_DEV_DCC4_DCC_INPUT01_CLK,
		CLK_J721S2_BOARD_0_HFOSC1_CLK_OUT,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_4_CLOCKS,							      J721S2_DEV_DCC4_DCC_INPUT02_CLK,
		CLK_J721S2_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_4_CLOCKS,							      J721S2_DEV_DCC4_DCC_INPUT10_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_4_CLOCKS,							      J721S2_DEV_DCC4_VBUS_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_5_CLOCKS,							      J721S2_DEV_DCC5_DCC_CLKSRC1_CLK,
		CLK_J721S2_HSDIV1_16FFT_MAIN_19_HSDIVOUT0_CLK,
		2),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_5_CLOCKS,							      J721S2_DEV_DCC5_DCC_CLKSRC2_CLK,
		CLK_J721S2_HSDIV1_16FFT_MAIN_17_HSDIVOUT0_CLK,
		2),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_5_CLOCKS,							      J721S2_DEV_DCC5_DCC_CLKSRC3_CLK,
		CLK_J721S2_HSDIV1_16FFT_MAIN_25_HSDIVOUT0_CLK,
		2),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_5_CLOCKS,							      J721S2_DEV_DCC5_DCC_CLKSRC4_CLK,
		CLK_J721S2_HSDIV1_16FFT_MAIN_25_HSDIVOUT1_CLK,
		2),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_5_CLOCKS,							      J721S2_DEV_DCC5_DCC_CLKSRC6_CLK,
		CLK_J721S2_BOARD_0_GPMC0_CLK_OUT,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_5_CLOCKS,							      J721S2_DEV_DCC5_DCC_CLKSRC7_CLK,
		CLK_J721S2_MCASP_MAIN_4_MCASP_AHCLKX_POUT,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_5_CLOCKS,							      J721S2_DEV_DCC5_DCC_INPUT00_CLK,
		CLK_J721S2_GLUELOGIC_HFOSC0_CLKOUT,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_5_CLOCKS,							      J721S2_DEV_DCC5_DCC_INPUT01_CLK,
		CLK_J721S2_BOARD_0_HFOSC1_CLK_OUT,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_5_CLOCKS,							      J721S2_DEV_DCC5_DCC_INPUT02_CLK,
		CLK_J721S2_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_5_CLOCKS,							      J721S2_DEV_DCC5_DCC_INPUT10_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_5_CLOCKS,							      J721S2_DEV_DCC5_VBUS_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_6_CLOCKS,							      J721S2_DEV_DCC6_DCC_CLKSRC0_CLK,
		CLK_J721S2_BOARD_0_MCASP0_ACLKX_OUT,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_6_CLOCKS,							      J721S2_DEV_DCC6_DCC_CLKSRC1_CLK,
		CLK_J721S2_BOARD_0_MCASP0_ACLKR_OUT,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_6_CLOCKS,							      J721S2_DEV_DCC6_DCC_CLKSRC2_CLK,
		CLK_J721S2_BOARD_0_MCASP1_ACLKX_OUT,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_6_CLOCKS,							      J721S2_DEV_DCC6_DCC_CLKSRC3_CLK,
		CLK_J721S2_BOARD_0_MCASP1_ACLKR_OUT,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_6_CLOCKS,							      J721S2_DEV_DCC6_DCC_CLKSRC4_CLK,
		CLK_J721S2_BOARD_0_MCASP2_ACLKX_OUT,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_6_CLOCKS,							      J721S2_DEV_DCC6_DCC_CLKSRC5_CLK,
		CLK_J721S2_BOARD_0_MCASP2_ACLKR_OUT,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_6_CLOCKS,							      J721S2_DEV_DCC6_DCC_CLKSRC6_CLK,
		CLK_J721S2_BOARD_0_MCASP3_ACLKX_OUT,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_6_CLOCKS,							      J721S2_DEV_DCC6_DCC_CLKSRC7_CLK,
		CLK_J721S2_BOARD_0_MCASP3_ACLKR_OUT,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_6_CLOCKS,							      J721S2_DEV_DCC6_DCC_INPUT00_CLK,
		CLK_J721S2_GLUELOGIC_HFOSC0_CLKOUT,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_6_CLOCKS,							      J721S2_DEV_DCC6_DCC_INPUT01_CLK,
		CLK_J721S2_BOARD_0_HFOSC1_CLK_OUT,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_6_CLOCKS,							      J721S2_DEV_DCC6_DCC_INPUT02_CLK,
		CLK_J721S2_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_6_CLOCKS,							      J721S2_DEV_DCC6_DCC_INPUT10_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_6_CLOCKS,							      J721S2_DEV_DCC6_VBUS_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_7_CLOCKS,							      J721S2_DEV_DCC7_DCC_CLKSRC0_CLK,
		CLK_J721S2_BOARD_0_AUDIO_EXT_REFCLK0_OUT,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_7_CLOCKS,							      J721S2_DEV_DCC7_DCC_CLKSRC1_CLK,
		CLK_J721S2_BOARD_0_AUDIO_EXT_REFCLK1_OUT,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_7_CLOCKS,							      J721S2_DEV_DCC7_DCC_CLKSRC2_CLK,
		CLK_J721S2_HSDIV2_16FFT_MAIN_14_HSDIVOUT2_CLK,
		4),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_7_CLOCKS,							      J721S2_DEV_DCC7_DCC_CLKSRC5_CLK,
		CLK_J721S2_BOARD_0_VOUT0_EXTPCLKIN_OUT,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_7_CLOCKS,							      J721S2_DEV_DCC7_DCC_CLKSRC6_CLK,
		CLK_J721S2_POSTDIV2_16FFT_MAIN_2_HSDIVOUT7_CLK,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_7_CLOCKS,							      J721S2_DEV_DCC7_DCC_CLKSRC7_CLK,
		CLK_J721S2_BOARD_0_CPTS0_RFT_CLK_OUT,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_7_CLOCKS,							      J721S2_DEV_DCC7_DCC_INPUT00_CLK,
		CLK_J721S2_GLUELOGIC_HFOSC0_CLKOUT,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_7_CLOCKS,							      J721S2_DEV_DCC7_DCC_INPUT01_CLK,
		CLK_J721S2_BOARD_0_HFOSC1_CLK_OUT,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_7_CLOCKS,							      J721S2_DEV_DCC7_DCC_INPUT02_CLK,
		CLK_J721S2_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_7_CLOCKS,							      J721S2_DEV_DCC7_DCC_INPUT10_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_7_CLOCKS,							      J721S2_DEV_DCC7_VBUS_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_8_CLOCKS,							      J721S2_DEV_DCC8_DCC_CLKSRC0_CLK,
		CLK_J721S2_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_8_CLOCKS,							      J721S2_DEV_DCC8_DCC_CLKSRC1_CLK,
		CLK_J721S2_GLUELOGIC_LPXOSC_CLKOUT,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_8_CLOCKS,							      J721S2_DEV_DCC8_DCC_CLKSRC2_CLK,
		CLK_J721S2_BOARD_0_MCU_EXT_REFCLK0_OUT,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_8_CLOCKS,							      J721S2_DEV_DCC8_DCC_CLKSRC3_CLK,
		CLK_J721S2_K3_DPHY_RX_MAIN_0_PPI_RX_BYTE_CLK,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_8_CLOCKS,							      J721S2_DEV_DCC8_DCC_CLKSRC4_CLK,
		CLK_J721S2_K3_DPHY_RX_MAIN_1_PPI_RX_BYTE_CLK,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_8_CLOCKS,							      J721S2_DEV_DCC8_DCC_CLKSRC6_CLK,
		CLK_J721S2_HSDIV4_16FFT_MAIN_3_HSDIVOUT1_CLK,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_8_CLOCKS,							      J721S2_DEV_DCC8_DCC_CLKSRC7_CLK,
		CLK_J721S2_HSDIV4_16FFT_MAIN_3_HSDIVOUT2_CLK,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_8_CLOCKS,							      J721S2_DEV_DCC8_DCC_INPUT00_CLK,
		CLK_J721S2_GLUELOGIC_HFOSC0_CLKOUT,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_8_CLOCKS,							      J721S2_DEV_DCC8_DCC_INPUT01_CLK,
		CLK_J721S2_BOARD_0_HFOSC1_CLK_OUT,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_8_CLOCKS,							      J721S2_DEV_DCC8_DCC_INPUT02_CLK,
		CLK_J721S2_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_8_CLOCKS,							      J721S2_DEV_DCC8_DCC_INPUT10_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_8_CLOCKS,							      J721S2_DEV_DCC8_VBUS_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_9_CLOCKS,							      J721S2_DEV_DCC9_DCC_CLKSRC0_CLK,
		CLK_J721S2_HSDIV4_16FFT_MAIN_3_HSDIVOUT3_CLK,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_9_CLOCKS,							      J721S2_DEV_DCC9_DCC_CLKSRC1_CLK,
		CLK_J721S2_HSDIV4_16FFT_MAIN_3_HSDIVOUT4_CLK,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_9_CLOCKS,							      J721S2_DEV_DCC9_DCC_CLKSRC2_CLK,
		CLK_J721S2_BOARD_0_RMII_REF_CLK_OUT,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_9_CLOCKS,							      J721S2_DEV_DCC9_DCC_CLKSRC3_CLK,
		CLK_J721S2_MCASP_MAIN_4_MCASP_AHCLKR_POUT,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_9_CLOCKS,							      J721S2_DEV_DCC9_DCC_CLKSRC4_CLK,
		CLK_J721S2_BOARD_0_RGMII1_RXC_OUT,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_9_CLOCKS,							      J721S2_DEV_DCC9_DCC_CLKSRC5_CLK,
		CLK_J721S2_HSDIV2_16FFT_MAIN_4_HSDIVOUT1_CLK,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_9_CLOCKS,							      J721S2_DEV_DCC9_DCC_CLKSRC6_CLK,
		CLK_J721S2_HSDIV2_16FFT_MAIN_4_HSDIVOUT2_CLK,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_9_CLOCKS,							      J721S2_DEV_DCC9_DCC_INPUT00_CLK,
		CLK_J721S2_GLUELOGIC_HFOSC0_CLKOUT,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_9_CLOCKS,							      J721S2_DEV_DCC9_DCC_INPUT01_CLK,
		CLK_J721S2_BOARD_0_HFOSC1_CLK_OUT,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_9_CLOCKS,							      J721S2_DEV_DCC9_DCC_INPUT02_CLK,
		CLK_J721S2_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK,
		1),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_9_CLOCKS,							      J721S2_DEV_DCC9_DCC_INPUT10_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(J721S2_DEV_DCC2_MAIN_9_CLOCKS,							      J721S2_DEV_DCC9_VBUS_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J721S2_DEV_DEBUGSS_K3_WRAP_CV0_MAIN_0_CLOCKS,					      J721S2_DEV_DEBUGSS_WRAP0_ATB_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(J721S2_DEV_DEBUGSS_K3_WRAP_CV0_MAIN_0_CLOCKS,					      J721S2_DEV_DEBUGSS_WRAP0_CORE_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J721S2_DEV_DEBUGSS_K3_WRAP_CV0_MAIN_0_CLOCKS,					      J721S2_DEV_DEBUGSS_WRAP0_JTAG_TCK,
		CLK_J721S2_BOARD_0_TCK_OUT,
		1),
	DEV_CLK(J721S2_DEV_DEBUGSS_K3_WRAP_CV0_MAIN_0_CLOCKS,					      J721S2_DEV_DEBUGSS_WRAP0_TREXPT_CLK,
		CLK_J721S2_HSDIV4_16FFT_MAIN_2_HSDIVOUT3_CLK,
		1),
	DEV_CLK_OUTPUT(J721S2_DEV_DEBUGSS_K3_WRAP_CV0_MAIN_0_CLOCKS,				      J721S2_DEV_DEBUGSS_WRAP0_CSTPIU_TRACECLK,
		       CLK_J721S2_DEBUGSS_K3_WRAP_CV0_MAIN_0_CSTPIU_TRACECLK),
	DEV_CLK(J721S2_DEV_DMPAC_TOP_MAIN_0_CLOCKS,						      J721S2_DEV_DMPAC0_CLK,
		CLK_J721S2_HSDIV1_16FFT_MAIN_25_HSDIVOUT0_CLK,
		1),
	DEV_CLK_MUX(J721S2_DEV_GTC_R10_MAIN_0_CLOCKS,						      J721S2_DEV_GTC0_GTC_CLK,
		    CLK_J721S2_GTC_CLK_MUX_OUT0,
		    1,
		    16),
	DEV_CLK_PARENT(J721S2_DEV_GTC_R10_MAIN_0_CLOCKS,					      J721S2_DEV_GTC0_GTC_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT1_CLK,
		       CLK_J721S2_HSDIV4_16FFT_MAIN_3_HSDIVOUT1_CLK,				      1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_GTC_R10_MAIN_0_CLOCKS,					      J721S2_DEV_GTC0_GTC_CLK_PARENT_POSTDIV3_16FFT_MAIN_0_HSDIVOUT6_CLK,
		       CLK_J721S2_POSTDIV3_16FFT_MAIN_0_HSDIVOUT6_CLK,				      1,
		       1),
	DEV_CLK_PARENT(J721S2_DEV_GTC_R10_MAIN_0_CLOCKS,					      J721S2_DEV_GTC0_GTC_CLK_PARENT_HSDIV4_16FFT_MCU_2_HSDIVOUT1_CLK,
		       CLK_J721S2_HSDIV4_16FFT_MCU_2_HSDIVOUT1_CLK,				      1,
		       14),
	DEV_CLK_PARENT(J721S2_DEV_GTC_R10_MAIN_0_CLOCKS,					      J721S2_DEV_GTC0_GTC_CLK_PARENT_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		       CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,			      1,
		       15),
	DEV_CLK_PARENT(J721S2_DEV_GTC_R10_MAIN_0_CLOCKS,					      J721S2_DEV_GTC0_GTC_CLK_PARENT_BOARD_0_MCU_CPTS0_RFT_CLK_OUT,
		       CLK_J721S2_BOARD_0_MCU_CPTS0_RFT_CLK_OUT,				      1,
		       2),
	DEV_CLK_PARENT(J721S2_DEV_GTC_R10_MAIN_0_CLOCKS,					      J721S2_DEV_GTC0_GTC_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT,
		       CLK_J721S2_BOARD_0_CPTS0_RFT_CLK_OUT,					      1,
		       3),
	DEV_CLK_PARENT(J721S2_DEV_GTC_R10_MAIN_0_CLOCKS,					      J721S2_DEV_GTC0_GTC_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_J721S2_BOARD_0_MCU_EXT_REFCLK0_OUT,					      1,
		       4),
	DEV_CLK_PARENT(J721S2_DEV_GTC_R10_MAIN_0_CLOCKS,					      J721S2_DEV_GTC0_GTC_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT,
		       CLK_J721S2_BOARD_0_EXT_REFCLK1_OUT,					      1,
		       5),
	DEV_CLK_PARENT(J721S2_DEV_GTC_R10_MAIN_0_CLOCKS,					      J721S2_DEV_GTC0_GTC_CLK_PARENT_WIZ16B8M4CT2_MAIN_0_IP2_LN0_TXMCLK,
		       CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP2_LN0_TXMCLK,				      1,
		       6),
	DEV_CLK_PARENT(J721S2_DEV_GTC_R10_MAIN_0_CLOCKS,					      J721S2_DEV_GTC0_GTC_CLK_PARENT_WIZ16B8M4CT2_MAIN_0_IP2_LN1_TXMCLK,
		       CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP2_LN1_TXMCLK,				      1,
		       7),
	DEV_CLK_PARENT(J721S2_DEV_GTC_R10_MAIN_0_CLOCKS,					      J721S2_DEV_GTC0_GTC_CLK_PARENT_WIZ16B8M4CT2_MAIN_0_IP2_LN2_TXMCLK,
		       CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP2_LN2_TXMCLK,				      1,
		       8),
	DEV_CLK_PARENT(J721S2_DEV_GTC_R10_MAIN_0_CLOCKS,					      J721S2_DEV_GTC0_GTC_CLK_PARENT_WIZ16B8M4CT2_MAIN_0_IP2_LN3_TXMCLK,
		       CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP2_LN3_TXMCLK,				      1,
		       9),
	DEV_CLK(J721S2_DEV_GTC_R10_MAIN_0_CLOCKS,						      J721S2_DEV_GTC0_VBUSP_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J721S2_DEV_DMPAC_TOP_MAIN_0_SDE_0_CLOCKS,					      J721S2_DEV_DMPAC0_SDE_0_CLK,
		CLK_J721S2_HSDIV1_16FFT_MAIN_25_HSDIVOUT0_CLK,
		1),
	DEV_CLK(J721S2_DEV_DMTIMER_DMC1MS_MAIN_0_CLOCKS,					      J721S2_DEV_TIMER0_TIMER_HCLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(J721S2_DEV_DMTIMER_DMC1MS_MAIN_0_CLOCKS,					      J721S2_DEV_TIMER0_TIMER_TCLK_CLK,
		    CLK_J721S2_MAIN_TIMER_CLKSEL_OUT0,						      1,
		    16),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_0_CLOCKS,					      J721S2_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J721S2_GLUELOGIC_HFOSC0_CLKOUT,					      1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_0_CLOCKS,					      J721S2_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT,
		       CLK_J721S2_BOARD_0_HFOSC1_CLK_OUT,					      1,
		       1),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_0_CLOCKS,					      J721S2_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_POSTDIV2_16FFT_MAIN_2_HSDIVOUT6_CLK,
		       CLK_J721S2_POSTDIV2_16FFT_MAIN_2_HSDIVOUT6_CLK,				      1,
		       10),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_0_CLOCKS,					      J721S2_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_HSDIV2_16FFT_MAIN_4_HSDIVOUT2_CLK,
		       CLK_J721S2_HSDIV2_16FFT_MAIN_4_HSDIVOUT2_CLK,				      1,
		       11),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_0_CLOCKS,					      J721S2_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_NAVSS512J7AM_MAIN_0_CPTS0_GENF2,
		       CLK_J721S2_NAVSS512J7AM_MAIN_0_CPTS0_GENF2,				      1,
		       12),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_0_CLOCKS,					      J721S2_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_NAVSS512J7AM_MAIN_0_CPTS0_GENF3,
		       CLK_J721S2_NAVSS512J7AM_MAIN_0_CPTS0_GENF3,				      1,
		       13),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_0_CLOCKS,					      J721S2_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_CPSW_2GUSS_MAIN_0_CPTS_GENF0,
		       CLK_J721S2_CPSW_2GUSS_MAIN_0_CPTS_GENF0,					      1,
		       14),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_0_CLOCKS,					      J721S2_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_POSTDIV3_16FFT_MAIN_0_HSDIVOUT8_CLK,
		       CLK_J721S2_POSTDIV3_16FFT_MAIN_0_HSDIVOUT8_CLK,				      1,
		       2),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_0_CLOCKS,					      J721S2_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK,
		       CLK_J721S2_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK,			      1,
		       3),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_0_CLOCKS,					      J721S2_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT3_CLK,
		       CLK_J721S2_HSDIV4_16FFT_MAIN_3_HSDIVOUT3_CLK,				      1,
		       4),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_0_CLOCKS,					      J721S2_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_J721S2_BOARD_0_MCU_EXT_REFCLK0_OUT,					      1,
		       5),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_0_CLOCKS,					      J721S2_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT,
		       CLK_J721S2_BOARD_0_EXT_REFCLK1_OUT,					      1,
		       6),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_0_CLOCKS,					      J721S2_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT,
		       CLK_J721S2_GLUELOGIC_LPXOSC_CLKOUT,					      1,
		       7),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_0_CLOCKS,					      J721S2_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT,
		       CLK_J721S2_BOARD_0_CPTS0_RFT_CLK_OUT,					      1,
		       8),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_0_CLOCKS,					      J721S2_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK,
		       CLK_J721S2_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK,				      1,
		       9),
	DEV_CLK_OUTPUT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_0_CLOCKS,					      J721S2_DEV_TIMER0_TIMER_PWM,
		       CLK_J721S2_DMTIMER_DMC1MS_MAIN_0_TIMER_PWM),
	DEV_CLK(J721S2_DEV_DMTIMER_DMC1MS_MAIN_1_CLOCKS,					      J721S2_DEV_TIMER1_TIMER_HCLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(J721S2_DEV_DMTIMER_DMC1MS_MAIN_1_CLOCKS,					      J721S2_DEV_TIMER1_TIMER_TCLK_CLK,
		    CLK_J721S2_TIMER1_CASCADE_OUT0,						      1,
		    2),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_1_CLOCKS,					      J721S2_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_MAIN_TIMER_CLKSEL_OUT1,
		       CLK_J721S2_MAIN_TIMER_CLKSEL_OUT1,					      1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_1_CLOCKS,					      J721S2_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_DMTIMER_DMC1MS_MAIN_0_TIMER_PWM,
		       CLK_J721S2_DMTIMER_DMC1MS_MAIN_0_TIMER_PWM,				      1,
		       1),
	DEV_CLK(J721S2_DEV_DMTIMER_DMC1MS_MAIN_2_CLOCKS,					      J721S2_DEV_TIMER2_TIMER_HCLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(J721S2_DEV_DMTIMER_DMC1MS_MAIN_2_CLOCKS,					      J721S2_DEV_TIMER2_TIMER_TCLK_CLK,
		    CLK_J721S2_MAIN_TIMER_CLKSEL_OUT2,						      1,
		    16),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_2_CLOCKS,					      J721S2_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J721S2_GLUELOGIC_HFOSC0_CLKOUT,					      1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_2_CLOCKS,					      J721S2_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT,
		       CLK_J721S2_BOARD_0_HFOSC1_CLK_OUT,					      1,
		       1),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_2_CLOCKS,					      J721S2_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_POSTDIV2_16FFT_MAIN_2_HSDIVOUT6_CLK,
		       CLK_J721S2_POSTDIV2_16FFT_MAIN_2_HSDIVOUT6_CLK,				      1,
		       10),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_2_CLOCKS,					      J721S2_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_HSDIV2_16FFT_MAIN_4_HSDIVOUT2_CLK,
		       CLK_J721S2_HSDIV2_16FFT_MAIN_4_HSDIVOUT2_CLK,				      1,
		       11),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_2_CLOCKS,					      J721S2_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_NAVSS512J7AM_MAIN_0_CPTS0_GENF2,
		       CLK_J721S2_NAVSS512J7AM_MAIN_0_CPTS0_GENF2,				      1,
		       12),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_2_CLOCKS,					      J721S2_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_NAVSS512J7AM_MAIN_0_CPTS0_GENF3,
		       CLK_J721S2_NAVSS512J7AM_MAIN_0_CPTS0_GENF3,				      1,
		       13),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_2_CLOCKS,					      J721S2_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_CPSW_2GUSS_MAIN_0_CPTS_GENF0,
		       CLK_J721S2_CPSW_2GUSS_MAIN_0_CPTS_GENF0,					      1,
		       14),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_2_CLOCKS,					      J721S2_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_POSTDIV3_16FFT_MAIN_0_HSDIVOUT8_CLK,
		       CLK_J721S2_POSTDIV3_16FFT_MAIN_0_HSDIVOUT8_CLK,				      1,
		       2),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_2_CLOCKS,					      J721S2_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK,
		       CLK_J721S2_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK,			      1,
		       3),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_2_CLOCKS,					      J721S2_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT3_CLK,
		       CLK_J721S2_HSDIV4_16FFT_MAIN_3_HSDIVOUT3_CLK,				      1,
		       4),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_2_CLOCKS,					      J721S2_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_J721S2_BOARD_0_MCU_EXT_REFCLK0_OUT,					      1,
		       5),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_2_CLOCKS,					      J721S2_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT,
		       CLK_J721S2_BOARD_0_EXT_REFCLK1_OUT,					      1,
		       6),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_2_CLOCKS,					      J721S2_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT,
		       CLK_J721S2_GLUELOGIC_LPXOSC_CLKOUT,					      1,
		       7),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_2_CLOCKS,					      J721S2_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT,
		       CLK_J721S2_BOARD_0_CPTS0_RFT_CLK_OUT,					      1,
		       8),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_2_CLOCKS,					      J721S2_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK,
		       CLK_J721S2_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK,				      1,
		       9),
	DEV_CLK_OUTPUT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_2_CLOCKS,					      J721S2_DEV_TIMER2_TIMER_PWM,
		       CLK_J721S2_DMTIMER_DMC1MS_MAIN_2_TIMER_PWM),
	DEV_CLK(J721S2_DEV_DMTIMER_DMC1MS_MAIN_3_CLOCKS,					      J721S2_DEV_TIMER3_TIMER_HCLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(J721S2_DEV_DMTIMER_DMC1MS_MAIN_3_CLOCKS,					      J721S2_DEV_TIMER3_TIMER_TCLK_CLK,
		    CLK_J721S2_TIMER3_CASCADE_OUT0,						      1,
		    2),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_3_CLOCKS,					      J721S2_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_MAIN_TIMER_CLKSEL_OUT3,
		       CLK_J721S2_MAIN_TIMER_CLKSEL_OUT3,					      1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_3_CLOCKS,					      J721S2_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_DMTIMER_DMC1MS_MAIN_2_TIMER_PWM,
		       CLK_J721S2_DMTIMER_DMC1MS_MAIN_2_TIMER_PWM,				      1,
		       1),
	DEV_CLK(J721S2_DEV_DMTIMER_DMC1MS_MAIN_4_CLOCKS,					      J721S2_DEV_TIMER4_TIMER_HCLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(J721S2_DEV_DMTIMER_DMC1MS_MAIN_4_CLOCKS,					      J721S2_DEV_TIMER4_TIMER_TCLK_CLK,
		    CLK_J721S2_MAIN_TIMER_CLKSEL_OUT4,						      1,
		    16),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_4_CLOCKS,					      J721S2_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J721S2_GLUELOGIC_HFOSC0_CLKOUT,					      1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_4_CLOCKS,					      J721S2_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT,
		       CLK_J721S2_BOARD_0_HFOSC1_CLK_OUT,					      1,
		       1),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_4_CLOCKS,					      J721S2_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_POSTDIV2_16FFT_MAIN_2_HSDIVOUT6_CLK,
		       CLK_J721S2_POSTDIV2_16FFT_MAIN_2_HSDIVOUT6_CLK,				      1,
		       10),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_4_CLOCKS,					      J721S2_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_HSDIV2_16FFT_MAIN_4_HSDIVOUT2_CLK,
		       CLK_J721S2_HSDIV2_16FFT_MAIN_4_HSDIVOUT2_CLK,				      1,
		       11),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_4_CLOCKS,					      J721S2_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_NAVSS512J7AM_MAIN_0_CPTS0_GENF2,
		       CLK_J721S2_NAVSS512J7AM_MAIN_0_CPTS0_GENF2,				      1,
		       12),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_4_CLOCKS,					      J721S2_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_NAVSS512J7AM_MAIN_0_CPTS0_GENF3,
		       CLK_J721S2_NAVSS512J7AM_MAIN_0_CPTS0_GENF3,				      1,
		       13),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_4_CLOCKS,					      J721S2_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_CPSW_2GUSS_MAIN_0_CPTS_GENF0,
		       CLK_J721S2_CPSW_2GUSS_MAIN_0_CPTS_GENF0,					      1,
		       14),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_4_CLOCKS,					      J721S2_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_POSTDIV3_16FFT_MAIN_0_HSDIVOUT8_CLK,
		       CLK_J721S2_POSTDIV3_16FFT_MAIN_0_HSDIVOUT8_CLK,				      1,
		       2),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_4_CLOCKS,					      J721S2_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK,
		       CLK_J721S2_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK,			      1,
		       3),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_4_CLOCKS,					      J721S2_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT3_CLK,
		       CLK_J721S2_HSDIV4_16FFT_MAIN_3_HSDIVOUT3_CLK,				      1,
		       4),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_4_CLOCKS,					      J721S2_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_J721S2_BOARD_0_MCU_EXT_REFCLK0_OUT,					      1,
		       5),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_4_CLOCKS,					      J721S2_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT,
		       CLK_J721S2_BOARD_0_EXT_REFCLK1_OUT,					      1,
		       6),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_4_CLOCKS,					      J721S2_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT,
		       CLK_J721S2_GLUELOGIC_LPXOSC_CLKOUT,					      1,
		       7),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_4_CLOCKS,					      J721S2_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT,
		       CLK_J721S2_BOARD_0_CPTS0_RFT_CLK_OUT,					      1,
		       8),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_4_CLOCKS,					      J721S2_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK,
		       CLK_J721S2_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK,				      1,
		       9),
	DEV_CLK_OUTPUT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_4_CLOCKS,					      J721S2_DEV_TIMER4_TIMER_PWM,
		       CLK_J721S2_DMTIMER_DMC1MS_MAIN_4_TIMER_PWM),
	DEV_CLK(J721S2_DEV_DMTIMER_DMC1MS_MAIN_5_CLOCKS,					      J721S2_DEV_TIMER5_TIMER_HCLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(J721S2_DEV_DMTIMER_DMC1MS_MAIN_5_CLOCKS,					      J721S2_DEV_TIMER5_TIMER_TCLK_CLK,
		    CLK_J721S2_TIMER5_CASCADE_OUT0,						      1,
		    2),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_5_CLOCKS,					      J721S2_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_MAIN_TIMER_CLKSEL_OUT5,
		       CLK_J721S2_MAIN_TIMER_CLKSEL_OUT5,					      1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_5_CLOCKS,					      J721S2_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_DMTIMER_DMC1MS_MAIN_4_TIMER_PWM,
		       CLK_J721S2_DMTIMER_DMC1MS_MAIN_4_TIMER_PWM,				      1,
		       1),
	DEV_CLK(J721S2_DEV_DMTIMER_DMC1MS_MAIN_6_CLOCKS,					      J721S2_DEV_TIMER6_TIMER_HCLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(J721S2_DEV_DMTIMER_DMC1MS_MAIN_6_CLOCKS,					      J721S2_DEV_TIMER6_TIMER_TCLK_CLK,
		    CLK_J721S2_MAIN_TIMER_CLKSEL_OUT6,						      1,
		    16),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_6_CLOCKS,					      J721S2_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J721S2_GLUELOGIC_HFOSC0_CLKOUT,					      1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_6_CLOCKS,					      J721S2_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT,
		       CLK_J721S2_BOARD_0_HFOSC1_CLK_OUT,					      1,
		       1),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_6_CLOCKS,					      J721S2_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_POSTDIV2_16FFT_MAIN_2_HSDIVOUT6_CLK,
		       CLK_J721S2_POSTDIV2_16FFT_MAIN_2_HSDIVOUT6_CLK,				      1,
		       10),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_6_CLOCKS,					      J721S2_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_HSDIV2_16FFT_MAIN_4_HSDIVOUT2_CLK,
		       CLK_J721S2_HSDIV2_16FFT_MAIN_4_HSDIVOUT2_CLK,				      1,
		       11),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_6_CLOCKS,					      J721S2_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_NAVSS512J7AM_MAIN_0_CPTS0_GENF2,
		       CLK_J721S2_NAVSS512J7AM_MAIN_0_CPTS0_GENF2,				      1,
		       12),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_6_CLOCKS,					      J721S2_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_NAVSS512J7AM_MAIN_0_CPTS0_GENF3,
		       CLK_J721S2_NAVSS512J7AM_MAIN_0_CPTS0_GENF3,				      1,
		       13),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_6_CLOCKS,					      J721S2_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_CPSW_2GUSS_MAIN_0_CPTS_GENF0,
		       CLK_J721S2_CPSW_2GUSS_MAIN_0_CPTS_GENF0,					      1,
		       14),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_6_CLOCKS,					      J721S2_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_POSTDIV3_16FFT_MAIN_0_HSDIVOUT8_CLK,
		       CLK_J721S2_POSTDIV3_16FFT_MAIN_0_HSDIVOUT8_CLK,				      1,
		       2),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_6_CLOCKS,					      J721S2_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK,
		       CLK_J721S2_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK,			      1,
		       3),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_6_CLOCKS,					      J721S2_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT3_CLK,
		       CLK_J721S2_HSDIV4_16FFT_MAIN_3_HSDIVOUT3_CLK,				      1,
		       4),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_6_CLOCKS,					      J721S2_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_J721S2_BOARD_0_MCU_EXT_REFCLK0_OUT,					      1,
		       5),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_6_CLOCKS,					      J721S2_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT,
		       CLK_J721S2_BOARD_0_EXT_REFCLK1_OUT,					      1,
		       6),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_6_CLOCKS,					      J721S2_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT,
		       CLK_J721S2_GLUELOGIC_LPXOSC_CLKOUT,					      1,
		       7),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_6_CLOCKS,					      J721S2_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT,
		       CLK_J721S2_BOARD_0_CPTS0_RFT_CLK_OUT,					      1,
		       8),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_6_CLOCKS,					      J721S2_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK,
		       CLK_J721S2_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK,				      1,
		       9),
	DEV_CLK_OUTPUT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_6_CLOCKS,					      J721S2_DEV_TIMER6_TIMER_PWM,
		       CLK_J721S2_DMTIMER_DMC1MS_MAIN_6_TIMER_PWM),
	DEV_CLK(J721S2_DEV_DMTIMER_DMC1MS_MAIN_7_CLOCKS,					      J721S2_DEV_TIMER7_TIMER_HCLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(J721S2_DEV_DMTIMER_DMC1MS_MAIN_7_CLOCKS,					      J721S2_DEV_TIMER7_TIMER_TCLK_CLK,
		    CLK_J721S2_TIMER7_CASCADE_OUT0,						      1,
		    2),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_7_CLOCKS,					      J721S2_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_MAIN_TIMER_CLKSEL_OUT7,
		       CLK_J721S2_MAIN_TIMER_CLKSEL_OUT7,					      1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_7_CLOCKS,					      J721S2_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_DMTIMER_DMC1MS_MAIN_6_TIMER_PWM,
		       CLK_J721S2_DMTIMER_DMC1MS_MAIN_6_TIMER_PWM,				      1,
		       1),
	DEV_CLK(J721S2_DEV_DMTIMER_DMC1MS_MAIN_8_CLOCKS,					      J721S2_DEV_TIMER8_TIMER_HCLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(J721S2_DEV_DMTIMER_DMC1MS_MAIN_8_CLOCKS,					      J721S2_DEV_TIMER8_TIMER_TCLK_CLK,
		    CLK_J721S2_MAIN_TIMER_CLKSEL_OUT8,						      1,
		    16),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_8_CLOCKS,					      J721S2_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J721S2_GLUELOGIC_HFOSC0_CLKOUT,					      1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_8_CLOCKS,					      J721S2_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT,
		       CLK_J721S2_BOARD_0_HFOSC1_CLK_OUT,					      1,
		       1),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_8_CLOCKS,					      J721S2_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_POSTDIV2_16FFT_MAIN_2_HSDIVOUT6_CLK,
		       CLK_J721S2_POSTDIV2_16FFT_MAIN_2_HSDIVOUT6_CLK,				      1,
		       10),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_8_CLOCKS,					      J721S2_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_HSDIV2_16FFT_MAIN_4_HSDIVOUT2_CLK,
		       CLK_J721S2_HSDIV2_16FFT_MAIN_4_HSDIVOUT2_CLK,				      1,
		       11),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_8_CLOCKS,					      J721S2_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_NAVSS512J7AM_MAIN_0_CPTS0_GENF2,
		       CLK_J721S2_NAVSS512J7AM_MAIN_0_CPTS0_GENF2,				      1,
		       12),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_8_CLOCKS,					      J721S2_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_NAVSS512J7AM_MAIN_0_CPTS0_GENF3,
		       CLK_J721S2_NAVSS512J7AM_MAIN_0_CPTS0_GENF3,				      1,
		       13),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_8_CLOCKS,					      J721S2_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_CPSW_2GUSS_MAIN_0_CPTS_GENF0,
		       CLK_J721S2_CPSW_2GUSS_MAIN_0_CPTS_GENF0,					      1,
		       14),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_8_CLOCKS,					      J721S2_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_POSTDIV3_16FFT_MAIN_0_HSDIVOUT8_CLK,
		       CLK_J721S2_POSTDIV3_16FFT_MAIN_0_HSDIVOUT8_CLK,				      1,
		       2),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_8_CLOCKS,					      J721S2_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK,
		       CLK_J721S2_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK,			      1,
		       3),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_8_CLOCKS,					      J721S2_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT3_CLK,
		       CLK_J721S2_HSDIV4_16FFT_MAIN_3_HSDIVOUT3_CLK,				      1,
		       4),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_8_CLOCKS,					      J721S2_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_J721S2_BOARD_0_MCU_EXT_REFCLK0_OUT,					      1,
		       5),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_8_CLOCKS,					      J721S2_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT,
		       CLK_J721S2_BOARD_0_EXT_REFCLK1_OUT,					      1,
		       6),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_8_CLOCKS,					      J721S2_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT,
		       CLK_J721S2_GLUELOGIC_LPXOSC_CLKOUT,					      1,
		       7),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_8_CLOCKS,					      J721S2_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT,
		       CLK_J721S2_BOARD_0_CPTS0_RFT_CLK_OUT,					      1,
		       8),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_8_CLOCKS,					      J721S2_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK,
		       CLK_J721S2_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK,				      1,
		       9),
	DEV_CLK_OUTPUT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_8_CLOCKS,					      J721S2_DEV_TIMER8_TIMER_PWM,
		       CLK_J721S2_DMTIMER_DMC1MS_MAIN_8_TIMER_PWM),
	DEV_CLK(J721S2_DEV_DMTIMER_DMC1MS_MAIN_9_CLOCKS,					      J721S2_DEV_TIMER9_TIMER_HCLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(J721S2_DEV_DMTIMER_DMC1MS_MAIN_9_CLOCKS,					      J721S2_DEV_TIMER9_TIMER_TCLK_CLK,
		    CLK_J721S2_TIMER9_CASCADE_OUT0,						      1,
		    2),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_9_CLOCKS,					      J721S2_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_MAIN_TIMER_CLKSEL_OUT9,
		       CLK_J721S2_MAIN_TIMER_CLKSEL_OUT9,					      1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_9_CLOCKS,					      J721S2_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_DMTIMER_DMC1MS_MAIN_8_TIMER_PWM,
		       CLK_J721S2_DMTIMER_DMC1MS_MAIN_8_TIMER_PWM,				      1,
		       1),
	DEV_CLK(J721S2_DEV_DMTIMER_DMC1MS_MAIN_10_CLOCKS,					      J721S2_DEV_TIMER10_TIMER_HCLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(J721S2_DEV_DMTIMER_DMC1MS_MAIN_10_CLOCKS,					      J721S2_DEV_TIMER10_TIMER_TCLK_CLK,
		    CLK_J721S2_MAIN_TIMER_CLKSEL_OUT10,						      1,
		    16),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_10_CLOCKS,				      J721S2_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J721S2_GLUELOGIC_HFOSC0_CLKOUT,					      1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_10_CLOCKS,				      J721S2_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT,
		       CLK_J721S2_BOARD_0_HFOSC1_CLK_OUT,					      1,
		       1),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_10_CLOCKS,				      J721S2_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_POSTDIV2_16FFT_MAIN_2_HSDIVOUT6_CLK,
		       CLK_J721S2_POSTDIV2_16FFT_MAIN_2_HSDIVOUT6_CLK,				      1,
		       10),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_10_CLOCKS,				      J721S2_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_HSDIV2_16FFT_MAIN_4_HSDIVOUT2_CLK,
		       CLK_J721S2_HSDIV2_16FFT_MAIN_4_HSDIVOUT2_CLK,				      1,
		       11),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_10_CLOCKS,				      J721S2_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_NAVSS512J7AM_MAIN_0_CPTS0_GENF2,
		       CLK_J721S2_NAVSS512J7AM_MAIN_0_CPTS0_GENF2,				      1,
		       12),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_10_CLOCKS,				      J721S2_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_NAVSS512J7AM_MAIN_0_CPTS0_GENF3,
		       CLK_J721S2_NAVSS512J7AM_MAIN_0_CPTS0_GENF3,				      1,
		       13),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_10_CLOCKS,				      J721S2_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_CPSW_2GUSS_MAIN_0_CPTS_GENF0,
		       CLK_J721S2_CPSW_2GUSS_MAIN_0_CPTS_GENF0,					      1,
		       14),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_10_CLOCKS,				      J721S2_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_POSTDIV3_16FFT_MAIN_0_HSDIVOUT8_CLK,
		       CLK_J721S2_POSTDIV3_16FFT_MAIN_0_HSDIVOUT8_CLK,				      1,
		       2),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_10_CLOCKS,				      J721S2_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK,
		       CLK_J721S2_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK,			      1,
		       3),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_10_CLOCKS,				      J721S2_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT3_CLK,
		       CLK_J721S2_HSDIV4_16FFT_MAIN_3_HSDIVOUT3_CLK,				      1,
		       4),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_10_CLOCKS,				      J721S2_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_J721S2_BOARD_0_MCU_EXT_REFCLK0_OUT,					      1,
		       5),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_10_CLOCKS,				      J721S2_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT,
		       CLK_J721S2_BOARD_0_EXT_REFCLK1_OUT,					      1,
		       6),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_10_CLOCKS,				      J721S2_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT,
		       CLK_J721S2_GLUELOGIC_LPXOSC_CLKOUT,					      1,
		       7),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_10_CLOCKS,				      J721S2_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT,
		       CLK_J721S2_BOARD_0_CPTS0_RFT_CLK_OUT,					      1,
		       8),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_10_CLOCKS,				      J721S2_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK,
		       CLK_J721S2_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK,				      1,
		       9),
	DEV_CLK_OUTPUT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_10_CLOCKS,				      J721S2_DEV_TIMER10_TIMER_PWM,
		       CLK_J721S2_DMTIMER_DMC1MS_MAIN_10_TIMER_PWM),
	DEV_CLK(J721S2_DEV_DMTIMER_DMC1MS_MAIN_11_CLOCKS,					      J721S2_DEV_TIMER11_TIMER_HCLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(J721S2_DEV_DMTIMER_DMC1MS_MAIN_11_CLOCKS,					      J721S2_DEV_TIMER11_TIMER_TCLK_CLK,
		    CLK_J721S2_TIMER11_CASCADE_OUT0,						      1,
		    2),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_11_CLOCKS,				      J721S2_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_MAIN_TIMER_CLKSEL_OUT11,
		       CLK_J721S2_MAIN_TIMER_CLKSEL_OUT11,					      1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_11_CLOCKS,				      J721S2_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_DMTIMER_DMC1MS_MAIN_10_TIMER_PWM,
		       CLK_J721S2_DMTIMER_DMC1MS_MAIN_10_TIMER_PWM,				      1,
		       1),
	DEV_CLK(J721S2_DEV_DMTIMER_DMC1MS_MAIN_12_CLOCKS,					      J721S2_DEV_TIMER12_TIMER_HCLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(J721S2_DEV_DMTIMER_DMC1MS_MAIN_12_CLOCKS,					      J721S2_DEV_TIMER12_TIMER_TCLK_CLK,
		    CLK_J721S2_MAIN_TIMER_CLKSEL_OUT12,						      1,
		    16),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_12_CLOCKS,				      J721S2_DEV_TIMER12_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J721S2_GLUELOGIC_HFOSC0_CLKOUT,					      1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_12_CLOCKS,				      J721S2_DEV_TIMER12_TIMER_TCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT,
		       CLK_J721S2_BOARD_0_HFOSC1_CLK_OUT,					      1,
		       1),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_12_CLOCKS,				      J721S2_DEV_TIMER12_TIMER_TCLK_CLK_PARENT_POSTDIV2_16FFT_MAIN_2_HSDIVOUT6_CLK,
		       CLK_J721S2_POSTDIV2_16FFT_MAIN_2_HSDIVOUT6_CLK,				      1,
		       10),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_12_CLOCKS,				      J721S2_DEV_TIMER12_TIMER_TCLK_CLK_PARENT_HSDIV2_16FFT_MAIN_4_HSDIVOUT2_CLK,
		       CLK_J721S2_HSDIV2_16FFT_MAIN_4_HSDIVOUT2_CLK,				      1,
		       11),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_12_CLOCKS,				      J721S2_DEV_TIMER12_TIMER_TCLK_CLK_PARENT_NAVSS512J7AM_MAIN_0_CPTS0_GENF2,
		       CLK_J721S2_NAVSS512J7AM_MAIN_0_CPTS0_GENF2,				      1,
		       12),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_12_CLOCKS,				      J721S2_DEV_TIMER12_TIMER_TCLK_CLK_PARENT_NAVSS512J7AM_MAIN_0_CPTS0_GENF3,
		       CLK_J721S2_NAVSS512J7AM_MAIN_0_CPTS0_GENF3,				      1,
		       13),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_12_CLOCKS,				      J721S2_DEV_TIMER12_TIMER_TCLK_CLK_PARENT_CPSW_2GUSS_MAIN_0_CPTS_GENF0,
		       CLK_J721S2_CPSW_2GUSS_MAIN_0_CPTS_GENF0,					      1,
		       14),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_12_CLOCKS,				      J721S2_DEV_TIMER12_TIMER_TCLK_CLK_PARENT_POSTDIV3_16FFT_MAIN_0_HSDIVOUT8_CLK,
		       CLK_J721S2_POSTDIV3_16FFT_MAIN_0_HSDIVOUT8_CLK,				      1,
		       2),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_12_CLOCKS,				      J721S2_DEV_TIMER12_TIMER_TCLK_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK,
		       CLK_J721S2_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK,			      1,
		       3),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_12_CLOCKS,				      J721S2_DEV_TIMER12_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT3_CLK,
		       CLK_J721S2_HSDIV4_16FFT_MAIN_3_HSDIVOUT3_CLK,				      1,
		       4),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_12_CLOCKS,				      J721S2_DEV_TIMER12_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_J721S2_BOARD_0_MCU_EXT_REFCLK0_OUT,					      1,
		       5),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_12_CLOCKS,				      J721S2_DEV_TIMER12_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT,
		       CLK_J721S2_BOARD_0_EXT_REFCLK1_OUT,					      1,
		       6),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_12_CLOCKS,				      J721S2_DEV_TIMER12_TIMER_TCLK_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT,
		       CLK_J721S2_GLUELOGIC_LPXOSC_CLKOUT,					      1,
		       7),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_12_CLOCKS,				      J721S2_DEV_TIMER12_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT,
		       CLK_J721S2_BOARD_0_CPTS0_RFT_CLK_OUT,					      1,
		       8),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_12_CLOCKS,				      J721S2_DEV_TIMER12_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK,
		       CLK_J721S2_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK,				      1,
		       9),
	DEV_CLK_OUTPUT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_12_CLOCKS,				      J721S2_DEV_TIMER12_TIMER_PWM,
		       CLK_J721S2_DMTIMER_DMC1MS_MAIN_12_TIMER_PWM),
	DEV_CLK(J721S2_DEV_DMTIMER_DMC1MS_MAIN_13_CLOCKS,					      J721S2_DEV_TIMER13_TIMER_HCLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(J721S2_DEV_DMTIMER_DMC1MS_MAIN_13_CLOCKS,					      J721S2_DEV_TIMER13_TIMER_TCLK_CLK,
		    CLK_J721S2_TIMER13_CASCADE_OUT0,						      1,
		    2),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_13_CLOCKS,				      J721S2_DEV_TIMER13_TIMER_TCLK_CLK_PARENT_MAIN_TIMER_CLKSEL_OUT13,
		       CLK_J721S2_MAIN_TIMER_CLKSEL_OUT13,					      1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_13_CLOCKS,				      J721S2_DEV_TIMER13_TIMER_TCLK_CLK_PARENT_DMTIMER_DMC1MS_MAIN_12_TIMER_PWM,
		       CLK_J721S2_DMTIMER_DMC1MS_MAIN_12_TIMER_PWM,				      1,
		       1),
	DEV_CLK(J721S2_DEV_DMTIMER_DMC1MS_MAIN_14_CLOCKS,					      J721S2_DEV_TIMER14_TIMER_HCLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(J721S2_DEV_DMTIMER_DMC1MS_MAIN_14_CLOCKS,					      J721S2_DEV_TIMER14_TIMER_TCLK_CLK,
		    CLK_J721S2_MAIN_TIMER_CLKSEL_OUT14,						      1,
		    16),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_14_CLOCKS,				      J721S2_DEV_TIMER14_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J721S2_GLUELOGIC_HFOSC0_CLKOUT,					      1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_14_CLOCKS,				      J721S2_DEV_TIMER14_TIMER_TCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT,
		       CLK_J721S2_BOARD_0_HFOSC1_CLK_OUT,					      1,
		       1),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_14_CLOCKS,				      J721S2_DEV_TIMER14_TIMER_TCLK_CLK_PARENT_POSTDIV2_16FFT_MAIN_2_HSDIVOUT6_CLK,
		       CLK_J721S2_POSTDIV2_16FFT_MAIN_2_HSDIVOUT6_CLK,				      1,
		       10),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_14_CLOCKS,				      J721S2_DEV_TIMER14_TIMER_TCLK_CLK_PARENT_HSDIV2_16FFT_MAIN_4_HSDIVOUT2_CLK,
		       CLK_J721S2_HSDIV2_16FFT_MAIN_4_HSDIVOUT2_CLK,				      1,
		       11),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_14_CLOCKS,				      J721S2_DEV_TIMER14_TIMER_TCLK_CLK_PARENT_NAVSS512J7AM_MAIN_0_CPTS0_GENF2,
		       CLK_J721S2_NAVSS512J7AM_MAIN_0_CPTS0_GENF2,				      1,
		       12),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_14_CLOCKS,				      J721S2_DEV_TIMER14_TIMER_TCLK_CLK_PARENT_NAVSS512J7AM_MAIN_0_CPTS0_GENF3,
		       CLK_J721S2_NAVSS512J7AM_MAIN_0_CPTS0_GENF3,				      1,
		       13),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_14_CLOCKS,				      J721S2_DEV_TIMER14_TIMER_TCLK_CLK_PARENT_CPSW_2GUSS_MAIN_0_CPTS_GENF0,
		       CLK_J721S2_CPSW_2GUSS_MAIN_0_CPTS_GENF0,					      1,
		       14),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_14_CLOCKS,				      J721S2_DEV_TIMER14_TIMER_TCLK_CLK_PARENT_POSTDIV3_16FFT_MAIN_0_HSDIVOUT8_CLK,
		       CLK_J721S2_POSTDIV3_16FFT_MAIN_0_HSDIVOUT8_CLK,				      1,
		       2),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_14_CLOCKS,				      J721S2_DEV_TIMER14_TIMER_TCLK_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK,
		       CLK_J721S2_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK,			      1,
		       3),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_14_CLOCKS,				      J721S2_DEV_TIMER14_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT3_CLK,
		       CLK_J721S2_HSDIV4_16FFT_MAIN_3_HSDIVOUT3_CLK,				      1,
		       4),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_14_CLOCKS,				      J721S2_DEV_TIMER14_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_J721S2_BOARD_0_MCU_EXT_REFCLK0_OUT,					      1,
		       5),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_14_CLOCKS,				      J721S2_DEV_TIMER14_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT,
		       CLK_J721S2_BOARD_0_EXT_REFCLK1_OUT,					      1,
		       6),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_14_CLOCKS,				      J721S2_DEV_TIMER14_TIMER_TCLK_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT,
		       CLK_J721S2_GLUELOGIC_LPXOSC_CLKOUT,					      1,
		       7),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_14_CLOCKS,				      J721S2_DEV_TIMER14_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT,
		       CLK_J721S2_BOARD_0_CPTS0_RFT_CLK_OUT,					      1,
		       8),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_14_CLOCKS,				      J721S2_DEV_TIMER14_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK,
		       CLK_J721S2_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK,				      1,
		       9),
	DEV_CLK_OUTPUT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_14_CLOCKS,				      J721S2_DEV_TIMER14_TIMER_PWM,
		       CLK_J721S2_DMTIMER_DMC1MS_MAIN_14_TIMER_PWM),
	DEV_CLK(J721S2_DEV_DMTIMER_DMC1MS_MAIN_15_CLOCKS,					      J721S2_DEV_TIMER15_TIMER_HCLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(J721S2_DEV_DMTIMER_DMC1MS_MAIN_15_CLOCKS,					      J721S2_DEV_TIMER15_TIMER_TCLK_CLK,
		    CLK_J721S2_TIMER15_CASCADE_OUT0,						      1,
		    2),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_15_CLOCKS,				      J721S2_DEV_TIMER15_TIMER_TCLK_CLK_PARENT_MAIN_TIMER_CLKSEL_OUT15,
		       CLK_J721S2_MAIN_TIMER_CLKSEL_OUT15,					      1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_15_CLOCKS,				      J721S2_DEV_TIMER15_TIMER_TCLK_CLK_PARENT_DMTIMER_DMC1MS_MAIN_14_TIMER_PWM,
		       CLK_J721S2_DMTIMER_DMC1MS_MAIN_14_TIMER_PWM,				      1,
		       1),
	DEV_CLK(J721S2_DEV_DMTIMER_DMC1MS_MAIN_16_CLOCKS,					      J721S2_DEV_TIMER16_TIMER_HCLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(J721S2_DEV_DMTIMER_DMC1MS_MAIN_16_CLOCKS,					      J721S2_DEV_TIMER16_TIMER_TCLK_CLK,
		    CLK_J721S2_MAIN_TIMER16_AFS_EN_OUT0,					      1,
		    2),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_16_CLOCKS,				      J721S2_DEV_TIMER16_TIMER_TCLK_CLK_PARENT_MAIN_TIMER_CLKSEL_OUT16,
		       CLK_J721S2_MAIN_TIMER_CLKSEL_OUT16,					      1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_16_CLOCKS,				      J721S2_DEV_TIMER16_TIMER_TCLK_CLK_PARENT_MAIN_TIMER16_AFS_SEL_OUT0,
		       CLK_J721S2_MAIN_TIMER16_AFS_SEL_OUT0,					      1,
		       1),
	DEV_CLK_OUTPUT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_16_CLOCKS,				      J721S2_DEV_TIMER16_TIMER_PWM,
		       CLK_J721S2_DMTIMER_DMC1MS_MAIN_16_TIMER_PWM),
	DEV_CLK(J721S2_DEV_DMTIMER_DMC1MS_MAIN_17_CLOCKS,					      J721S2_DEV_TIMER17_TIMER_HCLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(J721S2_DEV_DMTIMER_DMC1MS_MAIN_17_CLOCKS,					      J721S2_DEV_TIMER17_TIMER_TCLK_CLK,
		    CLK_J721S2_TIMER17_CASCADE_OUT0,						      1,
		    2),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_17_CLOCKS,				      J721S2_DEV_TIMER17_TIMER_TCLK_CLK_PARENT_MAIN_TIMER17_AFS_EN_OUT0,
		       CLK_J721S2_MAIN_TIMER17_AFS_EN_OUT0,					      1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_17_CLOCKS,				      J721S2_DEV_TIMER17_TIMER_TCLK_CLK_PARENT_DMTIMER_DMC1MS_MAIN_16_TIMER_PWM,
		       CLK_J721S2_DMTIMER_DMC1MS_MAIN_16_TIMER_PWM,				      1,
		       1),
	DEV_CLK(J721S2_DEV_DMTIMER_DMC1MS_MAIN_18_CLOCKS,					      J721S2_DEV_TIMER18_TIMER_HCLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(J721S2_DEV_DMTIMER_DMC1MS_MAIN_18_CLOCKS,					      J721S2_DEV_TIMER18_TIMER_TCLK_CLK,
		    CLK_J721S2_MAIN_TIMER18_AFS_EN_OUT0,					      1,
		    2),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_18_CLOCKS,				      J721S2_DEV_TIMER18_TIMER_TCLK_CLK_PARENT_MAIN_TIMER_CLKSEL_OUT18,
		       CLK_J721S2_MAIN_TIMER_CLKSEL_OUT18,					      1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_18_CLOCKS,				      J721S2_DEV_TIMER18_TIMER_TCLK_CLK_PARENT_MAIN_TIMER18_AFS_SEL_OUT0,
		       CLK_J721S2_MAIN_TIMER18_AFS_SEL_OUT0,					      1,
		       1),
	DEV_CLK_OUTPUT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_18_CLOCKS,				      J721S2_DEV_TIMER18_TIMER_PWM,
		       CLK_J721S2_DMTIMER_DMC1MS_MAIN_18_TIMER_PWM),
	DEV_CLK(J721S2_DEV_DMTIMER_DMC1MS_MAIN_19_CLOCKS,					      J721S2_DEV_TIMER19_TIMER_HCLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(J721S2_DEV_DMTIMER_DMC1MS_MAIN_19_CLOCKS,					      J721S2_DEV_TIMER19_TIMER_TCLK_CLK,
		    CLK_J721S2_TIMER19_CASCADE_OUT0,						      1,
		    2),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_19_CLOCKS,				      J721S2_DEV_TIMER19_TIMER_TCLK_CLK_PARENT_MAIN_TIMER19_AFS_EN_OUT0,
		       CLK_J721S2_MAIN_TIMER19_AFS_EN_OUT0,					      1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_DMTIMER_DMC1MS_MAIN_19_CLOCKS,				      J721S2_DEV_TIMER19_TIMER_TCLK_CLK_PARENT_DMTIMER_DMC1MS_MAIN_18_TIMER_PWM,
		       CLK_J721S2_DMTIMER_DMC1MS_MAIN_18_TIMER_PWM,				      1,
		       1),
	DEV_CLK(J721S2_DEV_ECAP_MAIN_0_CLOCKS,							      J721S2_DEV_ECAP0_VBUS_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J721S2_DEV_ECAP_MAIN_1_CLOCKS,							      J721S2_DEV_ECAP1_VBUS_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J721S2_DEV_ECAP_MAIN_2_CLOCKS,							      J721S2_DEV_ECAP2_VBUS_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J721S2_DEV_ELM_MAIN_0_CLOCKS,							      J721S2_DEV_ELM0_VBUSP_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J721S2_DEV_EMMC8SS_16FFC_MAIN_0_CLOCKS,						      J721S2_DEV_MMCSD0_EMMCSS_VBUS_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK_MUX(J721S2_DEV_EMMC8SS_16FFC_MAIN_0_CLOCKS,					      J721S2_DEV_MMCSD0_EMMCSS_XIN_CLK,
		    CLK_J721S2_EMMCSD_REFCLK_SEL_OUT0,						      1,
		    4),
	DEV_CLK_PARENT(J721S2_DEV_EMMC8SS_16FFC_MAIN_0_CLOCKS,					      J721S2_DEV_MMCSD0_EMMCSS_XIN_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT2_CLK,
		       CLK_J721S2_HSDIV4_16FFT_MAIN_0_HSDIVOUT2_CLK,				      1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_EMMC8SS_16FFC_MAIN_0_CLOCKS,					      J721S2_DEV_MMCSD0_EMMCSS_XIN_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT2_CLK,
		       CLK_J721S2_HSDIV4_16FFT_MAIN_1_HSDIVOUT2_CLK,				      1,
		       1),
	DEV_CLK_PARENT(J721S2_DEV_EMMC8SS_16FFC_MAIN_0_CLOCKS,					      J721S2_DEV_MMCSD0_EMMCSS_XIN_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK,
		       CLK_J721S2_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK,				      1,
		       2),
	DEV_CLK_PARENT(J721S2_DEV_EMMC8SS_16FFC_MAIN_0_CLOCKS,					      J721S2_DEV_MMCSD0_EMMCSS_XIN_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT2_CLK,
		       CLK_J721S2_HSDIV4_16FFT_MAIN_3_HSDIVOUT2_CLK,				      1,
		       3),
	DEV_CLK(J721S2_DEV_EMMCSD4SS_MAIN_0_CLOCKS,						      J721S2_DEV_MMCSD1_EMMCSDSS_IO_CLK_I,
		CLK_J721S2_EMMCSD1_LB_CLKSEL_OUT0,
		1),
	DEV_CLK(J721S2_DEV_EMMCSD4SS_MAIN_0_CLOCKS,						      J721S2_DEV_MMCSD1_EMMCSDSS_VBUS_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK_MUX(J721S2_DEV_EMMCSD4SS_MAIN_0_CLOCKS,						      J721S2_DEV_MMCSD1_EMMCSDSS_XIN_CLK,
		    CLK_J721S2_EMMCSD_REFCLK_SEL_OUT1,						      1,
		    4),
	DEV_CLK_PARENT(J721S2_DEV_EMMCSD4SS_MAIN_0_CLOCKS,					      J721S2_DEV_MMCSD1_EMMCSDSS_XIN_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT2_CLK,
		       CLK_J721S2_HSDIV4_16FFT_MAIN_0_HSDIVOUT2_CLK,				      1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_EMMCSD4SS_MAIN_0_CLOCKS,					      J721S2_DEV_MMCSD1_EMMCSDSS_XIN_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT2_CLK,
		       CLK_J721S2_HSDIV4_16FFT_MAIN_1_HSDIVOUT2_CLK,				      1,
		       1),
	DEV_CLK_PARENT(J721S2_DEV_EMMCSD4SS_MAIN_0_CLOCKS,					      J721S2_DEV_MMCSD1_EMMCSDSS_XIN_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK,
		       CLK_J721S2_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK,				      1,
		       2),
	DEV_CLK_PARENT(J721S2_DEV_EMMCSD4SS_MAIN_0_CLOCKS,					      J721S2_DEV_MMCSD1_EMMCSDSS_XIN_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT2_CLK,
		       CLK_J721S2_HSDIV4_16FFT_MAIN_3_HSDIVOUT2_CLK,				      1,
		       3),
	DEV_CLK_OUTPUT(J721S2_DEV_EMMCSD4SS_MAIN_0_CLOCKS,					      J721S2_DEV_MMCSD1_EMMCSDSS_IO_CLK_O,
		       CLK_J721S2_EMMCSD4SS_MAIN_0_EMMCSDSS_IO_CLK_O),
	DEV_CLK(J721S2_DEV_EQEP_MAIN_0_CLOCKS,							      J721S2_DEV_EQEP0_VBUS_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J721S2_DEV_EQEP_MAIN_1_CLOCKS,							      J721S2_DEV_EQEP1_VBUS_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J721S2_DEV_EQEP_MAIN_2_CLOCKS,							      J721S2_DEV_EQEP2_VBUS_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J721S2_DEV_ESM_J7AM_MAIN_MAIN_0_CLOCKS,						      J721S2_DEV_ESM0_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J721S2_DEV_GPIO_144_MAIN_0_CLOCKS,						      J721S2_DEV_GPIO0_MMR_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J721S2_DEV_GPIO_144_MAIN_2_CLOCKS,						      J721S2_DEV_GPIO2_MMR_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J721S2_DEV_GPIO_144_MAIN_4_CLOCKS,						      J721S2_DEV_GPIO4_MMR_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J721S2_DEV_GPIO_144_MAIN_6_CLOCKS,						      J721S2_DEV_GPIO6_MMR_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(J721S2_DEV_GPMC_MAIN_0_CLOCKS,						      J721S2_DEV_GPMC0_FUNC_CLK,
		    CLK_J721S2_GPMC_FCLK_SEL_OUT0,
		    1,
		    4),
	DEV_CLK_PARENT(J721S2_DEV_GPMC_MAIN_0_CLOCKS,						      J721S2_DEV_GPMC0_FUNC_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT3_CLK,
		       CLK_J721S2_HSDIV4_16FFT_MAIN_0_HSDIVOUT3_CLK,				      1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_GPMC_MAIN_0_CLOCKS,						      J721S2_DEV_GPMC0_FUNC_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT1_CLK6,
		       CLK_J721S2_HSDIV4_16FFT_MAIN_2_HSDIVOUT1_CLK,				      6,
		       1),
	DEV_CLK_PARENT(J721S2_DEV_GPMC_MAIN_0_CLOCKS,						      J721S2_DEV_GPMC0_FUNC_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT1_CLK4,
		       CLK_J721S2_HSDIV4_16FFT_MAIN_2_HSDIVOUT1_CLK,				      4,
		       2),
	DEV_CLK_PARENT(J721S2_DEV_GPMC_MAIN_0_CLOCKS,						      J721S2_DEV_GPMC0_FUNC_CLK_PARENT_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK4,
		       CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,			      4,
		       3),
	DEV_CLK(J721S2_DEV_GPMC_MAIN_0_CLOCKS,							      J721S2_DEV_GPMC0_PI_GPMC_RET_CLK,
		CLK_J721S2_BOARD_0_GPMC0_CLK_OUT,
		1),
	DEV_CLK(J721S2_DEV_GPMC_MAIN_0_CLOCKS,							      J721S2_DEV_GPMC0_VBUSM_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK_OUTPUT(J721S2_DEV_GPMC_MAIN_0_CLOCKS,						      J721S2_DEV_GPMC0_PO_GPMC_DEV_CLK,
		       CLK_J721S2_GPMC_MAIN_0_PO_GPMC_DEV_CLK),
	DEV_CLK(J721S2_DEV_J7_LED_MAIN_0_CLOCKS,						      J721S2_DEV_LED0_LED_CLK,
		CLK_J721S2_BOARD_0_LED_CLK_OUT,
		1),
	DEV_CLK(J721S2_DEV_J7_LED_MAIN_0_CLOCKS,						      J721S2_DEV_LED0_VBUS_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(J721S2_DEV_J7_TIMESYNC_EVENT_INTROUTER_MAIN_0_CLOCKS,				      J721S2_DEV_TIMESYNC_INTRTR0_INTR_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J721S2_DEV_J7AEP_GPU_BXS464_WRAP_MAIN_0_GPU_SS_0_CLOCKS,			      J721S2_DEV_J7AEP_GPU_BXS464_WRAP0_GPU_SS_0_GPU_PLL_CLK,
		CLK_J721S2_HSDIV0_16FFT_MAIN_6_HSDIVOUT0_CLK,
		1),
	DEV_CLK(J721S2_DEV_J7AEP_GPU_BXS464_WRAP_MAIN_0_GPU_SS_0_CLOCKS,			      J721S2_DEV_J7AEP_GPU_BXS464_WRAP0_GPU_SS_0_PLL_CTRL_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(J721S2_DEV_J7AM_32_64_ATB_FUNNEL_MAIN_0_CLOCKS,					      J721S2_DEV_J7AM_32_64_ATB_FUNNEL0_DBG_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(J721S2_DEV_J7AM_32_64_ATB_FUNNEL_MAIN_1_CLOCKS,					      J721S2_DEV_J7AM_32_64_ATB_FUNNEL1_DBG_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(J721S2_DEV_J7AM_32_64_ATB_FUNNEL_MAIN_2_CLOCKS,					      J721S2_DEV_J7AM_32_64_ATB_FUNNEL2_DBG_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(J721S2_DEV_J7AM_AGGR_ATB_FUNNEL_MAIN_0_CLOCKS,					      J721S2_DEV_AGGR_ATB0_DBG_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(J721S2_DEV_J7AM_BOLT_PGD_MAIN_0_CLOCKS,						      J721S2_DEV_J7AM_BOLT_PGD0_WKUP_OSC0_CLK,
		CLK_J721S2_GLUELOGIC_HFOSC0_CLKOUT,
		1),
	DEV_CLK(J721S2_DEV_J7AM_CSI_PSILSS_MAIN_0_CLOCKS,					      J721S2_DEV_CSI_PSILSS0_MAIN_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J721S2_DEV_J7AM_DBGSUSPENDROUTER_MAIN_0_CLOCKS,					      J721S2_DEV_DEBUGSUSPENDRTR0_INTR_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J721S2_DEV_J7AM_DDR_EW_WRAP_DV_WRAP_MAIN_0_CLOCKS,				      J721S2_DEV_DDR0_DDRSS_CFG_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J721S2_DEV_J7AM_DDR_EW_WRAP_DV_WRAP_MAIN_0_CLOCKS,				      J721S2_DEV_DDR0_DDRSS_DDR_PLL_CLK,
		CLK_J721S2_HSDIV0_16FFT_MAIN_12_HSDIVOUT0_CLK,
		1),
	DEV_CLK(J721S2_DEV_J7AM_DDR_EW_WRAP_DV_WRAP_MAIN_0_CLOCKS,				      J721S2_DEV_DDR0_DDRSS_VBUS_CLK,
		CLK_J721S2_HSDIV0_16FFT_MAIN_7_HSDIVOUT0_CLK,
		4),
	DEV_CLK(J721S2_DEV_J7AM_DDR_EW_WRAP_DV_WRAP_MAIN_0_CLOCKS,				      J721S2_DEV_DDR0_PLL_CTRL_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(J721S2_DEV_J7AM_DDR_EW_WRAP_DV_WRAP_MAIN_1_CLOCKS,				      J721S2_DEV_DDR1_DDRSS_CFG_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J721S2_DEV_J7AM_DDR_EW_WRAP_DV_WRAP_MAIN_1_CLOCKS,				      J721S2_DEV_DDR1_DDRSS_DDR_PLL_CLK,
		CLK_J721S2_HSDIV0_16FFT_MAIN_26_HSDIVOUT0_CLK,
		1),
	DEV_CLK(J721S2_DEV_J7AM_DDR_EW_WRAP_DV_WRAP_MAIN_1_CLOCKS,				      J721S2_DEV_DDR1_DDRSS_VBUS_CLK,
		CLK_J721S2_HSDIV0_16FFT_MAIN_7_HSDIVOUT0_CLK,
		4),
	DEV_CLK(J721S2_DEV_J7AM_DDR_EW_WRAP_DV_WRAP_MAIN_1_CLOCKS,				      J721S2_DEV_DDR1_PLL_CTRL_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(J721S2_DEV_J7AM_DMPAC_VPAC_PSILSS_MAIN_0_CLOCKS,				      J721S2_DEV_DMPAC_VPAC_PSILSS0_MAIN_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(J721S2_DEV_J7AM_HWA_ATB_FUNNEL_MAIN_0_CLOCKS,					      J721S2_DEV_J7AM_HWA_ATB_FUNNEL0_DBG_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(J721S2_DEV_J7AM_MAIN_16FF_MAIN_0_CLOCKS,					      J721S2_DEV_J7AM_MAIN_16FF0_WKUP_OSC0_CLK,
		CLK_J721S2_GLUELOGIC_HFOSC0_CLKOUT,
		1),
	DEV_CLK(J721S2_DEV_J7AM_MAIN_PSC_WRAP_MAIN_0_CLOCKS,					      J721S2_DEV_PSC0_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J721S2_DEV_J7AM_MAIN_PSC_WRAP_MAIN_0_CLOCKS,					      J721S2_DEV_PSC0_SLOW_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		24),
	DEV_CLK(J721S2_DEV_J7AM_PULSAR_ATB_FUNNEL_MAIN_0_CLOCKS,				      J721S2_DEV_J7AM_PULSAR_ATB_FUNNEL0_DBG_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(J721S2_DEV_J7AM_SA2_CPSW_PSILSS_MAIN_0_CLOCKS,					      J721S2_DEV_SA2_CPSW_PSILSS0_MAIN_2_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(J721S2_DEV_J7AM_SA2_CPSW_PSILSS_MAIN_0_CLOCKS,					      J721S2_DEV_SA2_CPSW_PSILSS0_MAIN_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(J721S2_DEV_USART_MAIN_0_CLOCKS,							      J721S2_DEV_UART0_FCLK_CLK,
		CLK_J721S2_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT0,
		1),
	DEV_CLK(J721S2_DEV_USART_MAIN_0_CLOCKS,							      J721S2_DEV_UART0_VBUSP_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J721S2_DEV_J7VC_MAIN_GPIOMUX_INTROUTER_MAIN_0_CLOCKS,				      J721S2_DEV_GPIOMUX_INTRTR0_INTR_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J721S2_DEV_J7VCL_CMP_EVENT_INTROUTER_MAIN_0_CLOCKS,				      J721S2_DEV_CMPEVENT_INTRTR0_INTR_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J721S2_DEV_K3_DPHY_RX_MAIN_0_CLOCKS,						      J721S2_DEV_DPHY_RX0_IO_RX_CL_L_M,
		CLK_J721S2_BOARD_0_CSI0_RXCLKN_OUT,
		1),
	DEV_CLK(J721S2_DEV_K3_DPHY_RX_MAIN_0_CLOCKS,						      J721S2_DEV_DPHY_RX0_IO_RX_CL_L_P,
		CLK_J721S2_BOARD_0_CSI0_RXCLKP_OUT,
		1),
	DEV_CLK(J721S2_DEV_K3_DPHY_RX_MAIN_0_CLOCKS,						      J721S2_DEV_DPHY_RX0_JTAG_TCK,
		CLK_J721S2_BOARD_0_TCK_OUT,
		1),
	DEV_CLK(J721S2_DEV_K3_DPHY_RX_MAIN_0_CLOCKS,						      J721S2_DEV_DPHY_RX0_MAIN_CLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_OUTPUT(J721S2_DEV_K3_DPHY_RX_MAIN_0_CLOCKS,					      J721S2_DEV_DPHY_RX0_PPI_D_RX_ULPS_ESC,
		       CLK_J721S2_K3_DPHY_RX_MAIN_0_PPI_D_RX_ULPS_ESC),
	DEV_CLK_OUTPUT(J721S2_DEV_K3_DPHY_RX_MAIN_0_CLOCKS,					      J721S2_DEV_DPHY_RX0_PPI_RX_BYTE_CLK,
		       CLK_J721S2_K3_DPHY_RX_MAIN_0_PPI_RX_BYTE_CLK),
	DEV_CLK(J721S2_DEV_K3_DPHY_RX_MAIN_1_CLOCKS,						      J721S2_DEV_DPHY_RX1_IO_RX_CL_L_M,
		CLK_J721S2_BOARD_0_CSI1_RXCLKN_OUT,
		1),
	DEV_CLK(J721S2_DEV_K3_DPHY_RX_MAIN_1_CLOCKS,						      J721S2_DEV_DPHY_RX1_IO_RX_CL_L_P,
		CLK_J721S2_BOARD_0_CSI1_RXCLKP_OUT,
		1),
	DEV_CLK(J721S2_DEV_K3_DPHY_RX_MAIN_1_CLOCKS,						      J721S2_DEV_DPHY_RX1_JTAG_TCK,
		CLK_J721S2_BOARD_0_TCK_OUT,
		1),
	DEV_CLK(J721S2_DEV_K3_DPHY_RX_MAIN_1_CLOCKS,						      J721S2_DEV_DPHY_RX1_MAIN_CLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_OUTPUT(J721S2_DEV_K3_DPHY_RX_MAIN_1_CLOCKS,					      J721S2_DEV_DPHY_RX1_PPI_D_RX_ULPS_ESC,
		       CLK_J721S2_K3_DPHY_RX_MAIN_1_PPI_D_RX_ULPS_ESC),
	DEV_CLK_OUTPUT(J721S2_DEV_K3_DPHY_RX_MAIN_1_CLOCKS,					      J721S2_DEV_DPHY_RX1_PPI_RX_BYTE_CLK,
		       CLK_J721S2_K3_DPHY_RX_MAIN_1_PPI_RX_BYTE_CLK),
	DEV_CLK(J721S2_DEV_K3_DSS_DSI_MAIN_0_CLOCKS,						      J721S2_DEV_DSS_DSI0_DPHY_0_RX_ESC_CLK,
		CLK_J721S2_WIZ16B8M4CDT_MAIN_0_IP1_PPI_M_RXCLKESC_CLK,
		1),
	DEV_CLK(J721S2_DEV_K3_DSS_DSI_MAIN_0_CLOCKS,						      J721S2_DEV_DSS_DSI0_DPHY_0_TX_ESC_CLK,
		CLK_J721S2_POSTDIV3_16FFT_MAIN_1_HSDIVOUT8_CLK,
		1),
	DEV_CLK(J721S2_DEV_K3_DSS_DSI_MAIN_0_CLOCKS,						      J721S2_DEV_DSS_DSI0_DPI_0_CLK,
		CLK_J721S2_K3_DSS_MAIN_0_DSS_INST0_DPI_2_OUT_CLK,
		1),
	DEV_CLK(J721S2_DEV_K3_DSS_DSI_MAIN_0_CLOCKS,						      J721S2_DEV_DSS_DSI0_PLL_CTRL_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(J721S2_DEV_K3_DSS_DSI_MAIN_0_CLOCKS,						      J721S2_DEV_DSS_DSI0_PPI_0_TXBYTECLKHS_CL_CLK,
		CLK_J721S2_WIZ16B8M4CDT_MAIN_0_IP1_PPI_TXBYTECLKHS_CL_CLK,
		1),
	DEV_CLK(J721S2_DEV_K3_DSS_DSI_MAIN_0_CLOCKS,						      J721S2_DEV_DSS_DSI0_SYS_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(J721S2_DEV_K3_DSS_DSI_MAIN_1_CLOCKS,						      J721S2_DEV_DSS_DSI1_DPHY_0_RX_ESC_CLK,
		CLK_J721S2_WIZ16B8M4CDT_MAIN_1_IP1_PPI_M_RXCLKESC_CLK,
		1),
	DEV_CLK(J721S2_DEV_K3_DSS_DSI_MAIN_1_CLOCKS,						      J721S2_DEV_DSS_DSI1_DPHY_0_TX_ESC_CLK,
		CLK_J721S2_POSTDIV3_16FFT_MAIN_1_HSDIVOUT8_CLK,
		1),
	DEV_CLK(J721S2_DEV_K3_DSS_DSI_MAIN_1_CLOCKS,						      J721S2_DEV_DSS_DSI1_DPI_0_CLK,
		CLK_J721S2_DPI1_CLKOUT_SEL_OUT0,
		1),
	DEV_CLK(J721S2_DEV_K3_DSS_DSI_MAIN_1_CLOCKS,						      J721S2_DEV_DSS_DSI1_PLL_CTRL_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(J721S2_DEV_K3_DSS_DSI_MAIN_1_CLOCKS,						      J721S2_DEV_DSS_DSI1_PPI_0_TXBYTECLKHS_CL_CLK,
		CLK_J721S2_WIZ16B8M4CDT_MAIN_1_IP1_PPI_TXBYTECLKHS_CL_CLK,
		1),
	DEV_CLK(J721S2_DEV_K3_DSS_DSI_MAIN_1_CLOCKS,						      J721S2_DEV_DSS_DSI1_SYS_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(J721S2_DEV_K3_DSS_EDP_MAIN_0_CLOCKS,						      J721S2_DEV_DSS_EDP0_AIF_I2S_CLK,
		CLK_J721S2_MCASP_MAIN_4_MCASP_ACLKX_POUT,
		1),
	DEV_CLK(J721S2_DEV_K3_DSS_EDP_MAIN_0_CLOCKS,						      J721S2_DEV_DSS_EDP0_DPI_2_2X_CLK,
		CLK_J721S2_K3_DSS_MAIN_0_DSS_INST0_DPI_0_OUT_2X_CLK,
		1),
	DEV_CLK(J721S2_DEV_K3_DSS_EDP_MAIN_0_CLOCKS,						      J721S2_DEV_DSS_EDP0_DPI_2_CLK,
		CLK_J721S2_K3_DSS_MAIN_0_DSS_INST0_DPI_0_OUT_CLK,
		1),
	DEV_CLK(J721S2_DEV_K3_DSS_EDP_MAIN_0_CLOCKS,						      J721S2_DEV_DSS_EDP0_DPI_3_CLK,
		CLK_J721S2_K3_DSS_MAIN_0_DSS_INST0_DPI_1_OUT_CLK,
		1),
	DEV_CLK(J721S2_DEV_K3_DSS_EDP_MAIN_0_CLOCKS,						      J721S2_DEV_DSS_EDP0_DPI_4_CLK,
		CLK_J721S2_K3_DSS_MAIN_0_DSS_INST0_DPI_2_OUT_CLK,
		1),
	DEV_CLK(J721S2_DEV_K3_DSS_EDP_MAIN_0_CLOCKS,						      J721S2_DEV_DSS_EDP0_DPI_5_CLK,
		CLK_J721S2_K3_DSS_MAIN_0_DSS_INST0_DPI_3_OUT_CLK,
		1),
	DEV_CLK(J721S2_DEV_K3_DSS_EDP_MAIN_0_CLOCKS,						      J721S2_DEV_DSS_EDP0_DPTX_MOD_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J721S2_DEV_K3_DSS_EDP_MAIN_0_CLOCKS,						      J721S2_DEV_DSS_EDP0_PHY_LN0_REFCLK,
		CLK_J721S2_EDP0_LN0_REFCLK_OUT0,
		1),
	DEV_CLK(J721S2_DEV_K3_DSS_EDP_MAIN_0_CLOCKS,						      J721S2_DEV_DSS_EDP0_PHY_LN0_RXCLK,
		CLK_J721S2_EDP0_LN0_RXCLK_OUT0,
		1),
	DEV_CLK(J721S2_DEV_K3_DSS_EDP_MAIN_0_CLOCKS,						      J721S2_DEV_DSS_EDP0_PHY_LN0_RXFCLK,
		CLK_J721S2_EDP0_LN0_RXFCLK_OUT0,
		1),
	DEV_CLK(J721S2_DEV_K3_DSS_EDP_MAIN_0_CLOCKS,						      J721S2_DEV_DSS_EDP0_PHY_LN0_TXFCLK,
		CLK_J721S2_EDP0_LN0_TXFCLK_OUT0,
		1),
	DEV_CLK(J721S2_DEV_K3_DSS_EDP_MAIN_0_CLOCKS,						      J721S2_DEV_DSS_EDP0_PHY_LN0_TXMCLK,
		CLK_J721S2_EDP0_LN0_TXMCLK_OUT0,
		1),
	DEV_CLK(J721S2_DEV_K3_DSS_EDP_MAIN_0_CLOCKS,						      J721S2_DEV_DSS_EDP0_PHY_LN1_REFCLK,
		CLK_J721S2_EDP0_LN1_REFCLK_OUT0,
		1),
	DEV_CLK(J721S2_DEV_K3_DSS_EDP_MAIN_0_CLOCKS,						      J721S2_DEV_DSS_EDP0_PHY_LN1_RXCLK,
		CLK_J721S2_EDP0_LN1_RXCLK_OUT0,
		1),
	DEV_CLK(J721S2_DEV_K3_DSS_EDP_MAIN_0_CLOCKS,						      J721S2_DEV_DSS_EDP0_PHY_LN1_RXFCLK,
		CLK_J721S2_EDP0_LN1_RXFCLK_OUT0,
		1),
	DEV_CLK(J721S2_DEV_K3_DSS_EDP_MAIN_0_CLOCKS,						      J721S2_DEV_DSS_EDP0_PHY_LN1_TXFCLK,
		CLK_J721S2_EDP0_LN1_TXFCLK_OUT0,
		1),
	DEV_CLK(J721S2_DEV_K3_DSS_EDP_MAIN_0_CLOCKS,						      J721S2_DEV_DSS_EDP0_PHY_LN1_TXMCLK,
		CLK_J721S2_EDP0_LN1_TXMCLK_OUT0,
		1),
	DEV_CLK(J721S2_DEV_K3_DSS_EDP_MAIN_0_CLOCKS,						      J721S2_DEV_DSS_EDP0_PHY_LN2_REFCLK,
		CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP1_LN2_REFCLK,
		1),
	DEV_CLK(J721S2_DEV_K3_DSS_EDP_MAIN_0_CLOCKS,						      J721S2_DEV_DSS_EDP0_PHY_LN2_RXCLK,
		CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP1_LN2_RXCLK,
		1),
	DEV_CLK(J721S2_DEV_K3_DSS_EDP_MAIN_0_CLOCKS,						      J721S2_DEV_DSS_EDP0_PHY_LN2_RXFCLK,
		CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP1_LN2_RXFCLK,
		1),
	DEV_CLK(J721S2_DEV_K3_DSS_EDP_MAIN_0_CLOCKS,						      J721S2_DEV_DSS_EDP0_PHY_LN2_TXFCLK,
		CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP1_LN2_TXFCLK,
		1),
	DEV_CLK(J721S2_DEV_K3_DSS_EDP_MAIN_0_CLOCKS,						      J721S2_DEV_DSS_EDP0_PHY_LN2_TXMCLK,
		CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP1_LN2_TXMCLK,
		1),
	DEV_CLK(J721S2_DEV_K3_DSS_EDP_MAIN_0_CLOCKS,						      J721S2_DEV_DSS_EDP0_PHY_LN3_REFCLK,
		CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP1_LN3_REFCLK,
		1),
	DEV_CLK(J721S2_DEV_K3_DSS_EDP_MAIN_0_CLOCKS,						      J721S2_DEV_DSS_EDP0_PHY_LN3_RXCLK,
		CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP1_LN3_RXCLK,
		1),
	DEV_CLK(J721S2_DEV_K3_DSS_EDP_MAIN_0_CLOCKS,						      J721S2_DEV_DSS_EDP0_PHY_LN3_RXFCLK,
		CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP1_LN3_RXFCLK,
		1),
	DEV_CLK(J721S2_DEV_K3_DSS_EDP_MAIN_0_CLOCKS,						      J721S2_DEV_DSS_EDP0_PHY_LN3_TXFCLK,
		CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP1_LN3_TXFCLK,
		1),
	DEV_CLK(J721S2_DEV_K3_DSS_EDP_MAIN_0_CLOCKS,						      J721S2_DEV_DSS_EDP0_PHY_LN3_TXMCLK,
		CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP1_LN3_TXMCLK,
		1),
	DEV_CLK(J721S2_DEV_K3_DSS_EDP_MAIN_0_CLOCKS,						      J721S2_DEV_DSS_EDP0_PLL_CTRL_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK_OUTPUT(J721S2_DEV_K3_DSS_EDP_MAIN_0_CLOCKS,					      J721S2_DEV_DSS_EDP0_PHY_LN0_TXCLK,
		       CLK_J721S2_K3_DSS_EDP_MAIN_0_PHY_LN0_TXCLK),
	DEV_CLK_OUTPUT(J721S2_DEV_K3_DSS_EDP_MAIN_0_CLOCKS,					      J721S2_DEV_DSS_EDP0_PHY_LN1_TXCLK,
		       CLK_J721S2_K3_DSS_EDP_MAIN_0_PHY_LN1_TXCLK),
	DEV_CLK_OUTPUT(J721S2_DEV_K3_DSS_EDP_MAIN_0_CLOCKS,					      J721S2_DEV_DSS_EDP0_PHY_LN2_TXCLK,
		       CLK_J721S2_K3_DSS_EDP_MAIN_0_PHY_LN2_TXCLK),
	DEV_CLK_OUTPUT(J721S2_DEV_K3_DSS_EDP_MAIN_0_CLOCKS,					      J721S2_DEV_DSS_EDP0_PHY_LN3_TXCLK,
		       CLK_J721S2_K3_DSS_EDP_MAIN_0_PHY_LN3_TXCLK),
	DEV_CLK_MUX(J721S2_DEV_BOARD_0_CLOCKS,							      J721S2_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN,
		    CLK_J721S2_MCASP_AHCLKO_OUT0,
		    1,
		    32),
	DEV_CLK_PARENT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_0_MCASP_AHCLKR_POUT,
		       CLK_J721S2_MCASP_MAIN_0_MCASP_AHCLKR_POUT,				      1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_1_MCASP_AHCLKR_POUT,
		       CLK_J721S2_MCASP_MAIN_1_MCASP_AHCLKR_POUT,				      1,
		       1),
	DEV_CLK_PARENT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_0_MCASP_AHCLKX_POUT,
		       CLK_J721S2_MCASP_MAIN_0_MCASP_AHCLKX_POUT,				      1,
		       12),
	DEV_CLK_PARENT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_1_MCASP_AHCLKX_POUT,
		       CLK_J721S2_MCASP_MAIN_1_MCASP_AHCLKX_POUT,				      1,
		       13),
	DEV_CLK_PARENT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_2_MCASP_AHCLKX_POUT,
		       CLK_J721S2_MCASP_MAIN_2_MCASP_AHCLKX_POUT,				      1,
		       14),
	DEV_CLK_PARENT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_3_MCASP_AHCLKX_POUT,
		       CLK_J721S2_MCASP_MAIN_3_MCASP_AHCLKX_POUT,				      1,
		       15),
	DEV_CLK_PARENT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_4_MCASP_AHCLKX_POUT,
		       CLK_J721S2_MCASP_MAIN_4_MCASP_AHCLKX_POUT,				      1,
		       16),
	DEV_CLK_PARENT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_2_MCASP_AHCLKR_POUT,
		       CLK_J721S2_MCASP_MAIN_2_MCASP_AHCLKR_POUT,				      1,
		       2),
	DEV_CLK_PARENT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,
		       CLK_J721S2_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,				      1,
		       24),
	DEV_CLK_PARENT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,
		       CLK_J721S2_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,				      1,
		       25),
	DEV_CLK_PARENT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2,
		       CLK_J721S2_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2,				      1,
		       26),
	DEV_CLK_PARENT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3,
		       CLK_J721S2_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3,				      1,
		       27),
	DEV_CLK_PARENT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_HSDIV2_16FFT_MAIN_4_HSDIVOUT2_CLK,
		       CLK_J721S2_HSDIV2_16FFT_MAIN_4_HSDIVOUT2_CLK,				      1,
		       28),
	DEV_CLK_PARENT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_3_MCASP_AHCLKR_POUT,
		       CLK_J721S2_MCASP_MAIN_3_MCASP_AHCLKR_POUT,				      1,
		       3),
	DEV_CLK_PARENT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_4_MCASP_AHCLKR_POUT,
		       CLK_J721S2_MCASP_MAIN_4_MCASP_AHCLKR_POUT,				      1,
		       4),
	DEV_CLK_MUX(J721S2_DEV_BOARD_0_CLOCKS,							      J721S2_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN,
		    CLK_J721S2_MCASP_AHCLKO_OUT1,
		    1,
		    32),
	DEV_CLK_PARENT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_0_MCASP_AHCLKR_POUT,
		       CLK_J721S2_MCASP_MAIN_0_MCASP_AHCLKR_POUT,				      1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_1_MCASP_AHCLKR_POUT,
		       CLK_J721S2_MCASP_MAIN_1_MCASP_AHCLKR_POUT,				      1,
		       1),
	DEV_CLK_PARENT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_0_MCASP_AHCLKX_POUT,
		       CLK_J721S2_MCASP_MAIN_0_MCASP_AHCLKX_POUT,				      1,
		       12),
	DEV_CLK_PARENT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_1_MCASP_AHCLKX_POUT,
		       CLK_J721S2_MCASP_MAIN_1_MCASP_AHCLKX_POUT,				      1,
		       13),
	DEV_CLK_PARENT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_2_MCASP_AHCLKX_POUT,
		       CLK_J721S2_MCASP_MAIN_2_MCASP_AHCLKX_POUT,				      1,
		       14),
	DEV_CLK_PARENT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_3_MCASP_AHCLKX_POUT,
		       CLK_J721S2_MCASP_MAIN_3_MCASP_AHCLKX_POUT,				      1,
		       15),
	DEV_CLK_PARENT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_4_MCASP_AHCLKX_POUT,
		       CLK_J721S2_MCASP_MAIN_4_MCASP_AHCLKX_POUT,				      1,
		       16),
	DEV_CLK_PARENT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_2_MCASP_AHCLKR_POUT,
		       CLK_J721S2_MCASP_MAIN_2_MCASP_AHCLKR_POUT,				      1,
		       2),
	DEV_CLK_PARENT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,
		       CLK_J721S2_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,				      1,
		       24),
	DEV_CLK_PARENT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,
		       CLK_J721S2_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,				      1,
		       25),
	DEV_CLK_PARENT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2,
		       CLK_J721S2_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2,				      1,
		       26),
	DEV_CLK_PARENT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3,
		       CLK_J721S2_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3,				      1,
		       27),
	DEV_CLK_PARENT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_HSDIV2_16FFT_MAIN_4_HSDIVOUT2_CLK,
		       CLK_J721S2_HSDIV2_16FFT_MAIN_4_HSDIVOUT2_CLK,				      1,
		       28),
	DEV_CLK_PARENT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_3_MCASP_AHCLKR_POUT,
		       CLK_J721S2_MCASP_MAIN_3_MCASP_AHCLKR_POUT,				      1,
		       3),
	DEV_CLK_PARENT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_4_MCASP_AHCLKR_POUT,
		       CLK_J721S2_MCASP_MAIN_4_MCASP_AHCLKR_POUT,				      1,
		       4),
	DEV_CLK(J721S2_DEV_BOARD_0_CLOCKS,							      J721S2_DEV_BOARD0_CSI0_TXCLKN_IN,
		CLK_J721S2_WIZ16B8M4CDT_MAIN_0_CK_M,
		1),
	DEV_CLK(J721S2_DEV_BOARD_0_CLOCKS,							      J721S2_DEV_BOARD0_CSI0_TXCLKP_IN,
		CLK_J721S2_WIZ16B8M4CDT_MAIN_0_CK_P,
		1),
	DEV_CLK(J721S2_DEV_BOARD_0_CLOCKS,							      J721S2_DEV_BOARD0_CSI1_TXCLKN_IN,
		CLK_J721S2_WIZ16B8M4CDT_MAIN_1_CK_M,
		1),
	DEV_CLK(J721S2_DEV_BOARD_0_CLOCKS,							      J721S2_DEV_BOARD0_CSI1_TXCLKP_IN,
		CLK_J721S2_WIZ16B8M4CDT_MAIN_1_CK_P,
		1),
	DEV_CLK(J721S2_DEV_BOARD_0_CLOCKS,							      J721S2_DEV_BOARD0_DSI0_TXCLKN_IN,
		CLK_J721S2_WIZ16B8M4CDT_MAIN_0_CK_M,
		1),
	DEV_CLK(J721S2_DEV_BOARD_0_CLOCKS,							      J721S2_DEV_BOARD0_DSI0_TXCLKP_IN,
		CLK_J721S2_WIZ16B8M4CDT_MAIN_0_CK_P,
		1),
	DEV_CLK(J721S2_DEV_BOARD_0_CLOCKS,							      J721S2_DEV_BOARD0_DSI1_TXCLKN_IN,
		CLK_J721S2_WIZ16B8M4CDT_MAIN_1_CK_M,
		1),
	DEV_CLK(J721S2_DEV_BOARD_0_CLOCKS,							      J721S2_DEV_BOARD0_DSI1_TXCLKP_IN,
		CLK_J721S2_WIZ16B8M4CDT_MAIN_1_CK_P,
		1),
	DEV_CLK(J721S2_DEV_BOARD_0_CLOCKS,							      J721S2_DEV_BOARD0_GPMC0_CLKOUT_IN,
		CLK_J721S2_GPMC_MAIN_0_PO_GPMC_DEV_CLK,
		1),
	DEV_CLK(J721S2_DEV_BOARD_0_CLOCKS,							      J721S2_DEV_BOARD0_GPMC0_FCLK_MUX_IN,
		CLK_J721S2_GPMC_FCLK_SEL_OUT0,
		1),
	DEV_CLK(J721S2_DEV_BOARD_0_CLOCKS,							      J721S2_DEV_BOARD0_HYP0_RXFLCLK_IN,
		CLK_J721S2_VUSR_DUAL_MAIN_0_V0_RXFL_CLK,
		1),
	DEV_CLK(J721S2_DEV_BOARD_0_CLOCKS,							      J721S2_DEV_BOARD0_HYP0_TXPMCLK_IN,
		CLK_J721S2_VUSR_DUAL_MAIN_0_V0_TXPM_CLK,
		1),
	DEV_CLK(J721S2_DEV_BOARD_0_CLOCKS,							      J721S2_DEV_BOARD0_HYP1_RXFLCLK_IN,
		CLK_J721S2_VUSR_DUAL_MAIN_0_V1_RXFL_CLK,
		1),
	DEV_CLK(J721S2_DEV_BOARD_0_CLOCKS,							      J721S2_DEV_BOARD0_HYP1_TXPMCLK_IN,
		CLK_J721S2_VUSR_DUAL_MAIN_0_V1_TXPM_CLK,
		1),
	DEV_CLK(J721S2_DEV_BOARD_0_CLOCKS,							      J721S2_DEV_BOARD0_I2C0_SCL_IN,
		CLK_J721S2_MSHSI2C_MAIN_0_PORSCL,
		1),
	DEV_CLK(J721S2_DEV_BOARD_0_CLOCKS,							      J721S2_DEV_BOARD0_I2C1_SCL_IN,
		CLK_J721S2_MSHSI2C_MAIN_1_PORSCL,
		1),
	DEV_CLK(J721S2_DEV_BOARD_0_CLOCKS,							      J721S2_DEV_BOARD0_I2C2_SCL_IN,
		CLK_J721S2_MSHSI2C_MAIN_2_PORSCL,
		1),
	DEV_CLK(J721S2_DEV_BOARD_0_CLOCKS,							      J721S2_DEV_BOARD0_I2C3_SCL_IN,
		CLK_J721S2_MSHSI2C_MAIN_3_PORSCL,
		1),
	DEV_CLK(J721S2_DEV_BOARD_0_CLOCKS,							      J721S2_DEV_BOARD0_I2C4_SCL_IN,
		CLK_J721S2_MSHSI2C_MAIN_4_PORSCL,
		1),
	DEV_CLK(J721S2_DEV_BOARD_0_CLOCKS,							      J721S2_DEV_BOARD0_I2C5_SCL_IN,
		CLK_J721S2_MSHSI2C_MAIN_5_PORSCL,
		1),
	DEV_CLK(J721S2_DEV_BOARD_0_CLOCKS,							      J721S2_DEV_BOARD0_I2C6_SCL_IN,
		CLK_J721S2_MSHSI2C_MAIN_6_PORSCL,
		1),
	DEV_CLK(J721S2_DEV_BOARD_0_CLOCKS,							      J721S2_DEV_BOARD0_MCASP0_ACLKR_IN,
		CLK_J721S2_MCASP_MAIN_0_MCASP_ACLKR_POUT,
		1),
	DEV_CLK(J721S2_DEV_BOARD_0_CLOCKS,							      J721S2_DEV_BOARD0_MCASP0_ACLKX_IN,
		CLK_J721S2_MCASP_MAIN_0_MCASP_ACLKX_POUT,
		1),
	DEV_CLK(J721S2_DEV_BOARD_0_CLOCKS,							      J721S2_DEV_BOARD0_MCASP1_ACLKR_IN,
		CLK_J721S2_MCASP_MAIN_1_MCASP_ACLKR_POUT,
		1),
	DEV_CLK(J721S2_DEV_BOARD_0_CLOCKS,							      J721S2_DEV_BOARD0_MCASP1_ACLKX_IN,
		CLK_J721S2_MCASP_MAIN_1_MCASP_ACLKX_POUT,
		1),
	DEV_CLK(J721S2_DEV_BOARD_0_CLOCKS,							      J721S2_DEV_BOARD0_MCASP2_ACLKR_IN,
		CLK_J721S2_MCASP_MAIN_2_MCASP_ACLKR_POUT,
		1),
	DEV_CLK(J721S2_DEV_BOARD_0_CLOCKS,							      J721S2_DEV_BOARD0_MCASP2_ACLKX_IN,
		CLK_J721S2_MCASP_MAIN_2_MCASP_ACLKX_POUT,
		1),
	DEV_CLK(J721S2_DEV_BOARD_0_CLOCKS,							      J721S2_DEV_BOARD0_MCASP3_ACLKR_IN,
		CLK_J721S2_MCASP_MAIN_3_MCASP_ACLKR_POUT,
		1),
	DEV_CLK(J721S2_DEV_BOARD_0_CLOCKS,							      J721S2_DEV_BOARD0_MCASP3_ACLKX_IN,
		CLK_J721S2_MCASP_MAIN_3_MCASP_ACLKX_POUT,
		1),
	DEV_CLK(J721S2_DEV_BOARD_0_CLOCKS,							      J721S2_DEV_BOARD0_MCASP4_ACLKR_IN,
		CLK_J721S2_MCASP_MAIN_4_MCASP_ACLKR_POUT,
		1),
	DEV_CLK(J721S2_DEV_BOARD_0_CLOCKS,							      J721S2_DEV_BOARD0_MCASP4_ACLKX_IN,
		CLK_J721S2_MCASP_MAIN_4_MCASP_ACLKX_POUT,
		1),
	DEV_CLK_MUX(J721S2_DEV_BOARD_0_CLOCKS,							      J721S2_DEV_BOARD0_MCU_CLKOUT0_IN,
		    CLK_J721S2_MCU_CLKOUT_MUX_OUT0,						      1,
		    2),
	DEV_CLK_PARENT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_MCU_CLKOUT0_IN_PARENT_HSDIV4_16FFT_MCU_2_HSDIVOUT0_CLK5,
		       CLK_J721S2_HSDIV4_16FFT_MCU_2_HSDIVOUT0_CLK,				      5,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_MCU_CLKOUT0_IN_PARENT_HSDIV4_16FFT_MCU_2_HSDIVOUT0_CLK10,
		       CLK_J721S2_HSDIV4_16FFT_MCU_2_HSDIVOUT0_CLK,				      10,
		       1),
	DEV_CLK(J721S2_DEV_BOARD_0_CLOCKS,							      J721S2_DEV_BOARD0_MCU_HYPERBUS0_CKN_IN,
		CLK_J721S2_FSS_MCU_0_HYPERBUS1P0_0_HPB_OUT_CLK_N,
		1),
	DEV_CLK(J721S2_DEV_BOARD_0_CLOCKS,							      J721S2_DEV_BOARD0_MCU_HYPERBUS0_CK_IN,
		CLK_J721S2_FSS_MCU_0_HYPERBUS1P0_0_HPB_OUT_CLK_P,
		1),
	DEV_CLK(J721S2_DEV_BOARD_0_CLOCKS,							      J721S2_DEV_BOARD0_MCU_I2C0_SCL_IN,
		CLK_J721S2_MSHSI2C_MCU_0_PORSCL,
		1),
	DEV_CLK(J721S2_DEV_BOARD_0_CLOCKS,							      J721S2_DEV_BOARD0_MCU_I2C1_SCL_IN,
		CLK_J721S2_MSHSI2C_MCU_1_PORSCL,
		1),
	DEV_CLK(J721S2_DEV_BOARD_0_CLOCKS,							      J721S2_DEV_BOARD0_MCU_I3C0_SCL_IN,
		CLK_J721S2_I3C_MCU_0_I3C_SCL_DO,
		1),
	DEV_CLK(J721S2_DEV_BOARD_0_CLOCKS,							      J721S2_DEV_BOARD0_MCU_MDIO0_MDC_IN,
		CLK_J721S2_CPSW_2GUSS_MCU_0_MDIO_MDCLK_O,
		1),
	DEV_CLK_MUX(J721S2_DEV_BOARD_0_CLOCKS,							      J721S2_DEV_BOARD0_MCU_OBSCLK0_IN,
		    CLK_J721S2_MCU_OBSCLK_OUT_OUT0,						      1,
		    2),
	DEV_CLK_PARENT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_MCU_OBSCLK0_IN_PARENT_MCU_OBSCLK_DIV_OUT0,
		       CLK_J721S2_MCU_OBSCLK_DIV_OUT0,						      1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_MCU_OBSCLK0_IN_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J721S2_GLUELOGIC_HFOSC0_CLKOUT,					      1,
		       1),
	DEV_CLK(J721S2_DEV_BOARD_0_CLOCKS,							      J721S2_DEV_BOARD0_MCU_OSPI0_CLK_IN,
		CLK_J721S2_FSS_MCU_0_OSPI_0_OSPI_OCLK_CLK,
		1),
	DEV_CLK(J721S2_DEV_BOARD_0_CLOCKS,							      J721S2_DEV_BOARD0_MCU_OSPI0_LBCLKO_IN,
		CLK_J721S2_FSS_MCU_0_OSPI_0_OSPI_OCLK_CLK,
		1),
	DEV_CLK(J721S2_DEV_BOARD_0_CLOCKS,							      J721S2_DEV_BOARD0_MCU_OSPI1_LBCLKO_IN,
		CLK_J721S2_FSS_MCU_0_OSPI_1_OSPI_OCLK_CLK,
		1),
	DEV_CLK(J721S2_DEV_BOARD_0_CLOCKS,							      J721S2_DEV_BOARD0_MCU_RGMII1_TXC_IN,
		CLK_J721S2_CPSW_2GUSS_MCU_0_RGMII1_TXC_O,
		1),
	DEV_CLK(J721S2_DEV_BOARD_0_CLOCKS,							      J721S2_DEV_BOARD0_MCU_SPI0_CLK_IN,
		CLK_J721S2_SPI_MCU_0_IO_CLKSPIO_CLK,
		1),
	DEV_CLK(J721S2_DEV_BOARD_0_CLOCKS,							      J721S2_DEV_BOARD0_MCU_SPI1_CLK_IN,
		CLK_J721S2_SPI_MCU_1_IO_CLKSPIO_CLK,
		1),
	DEV_CLK(J721S2_DEV_BOARD_0_CLOCKS,							      J721S2_DEV_BOARD0_MCU_SYSCLKOUT0_IN,
		CLK_J721S2_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J721S2_DEV_BOARD_0_CLOCKS,							      J721S2_DEV_BOARD0_MDIO1_MDC_IN,
		CLK_J721S2_CPSW_2GUSS_MAIN_0_MDIO_MDCLK_O,
		1),
	DEV_CLK(J721S2_DEV_BOARD_0_CLOCKS,							      J721S2_DEV_BOARD0_MMC1_CLKLB_IN,
		CLK_J721S2_EMMCSD4SS_MAIN_0_EMMCSDSS_IO_CLK_O,
		1),
	DEV_CLK(J721S2_DEV_BOARD_0_CLOCKS,							      J721S2_DEV_BOARD0_MMC1_CLK_IN,
		CLK_J721S2_EMMCSD4SS_MAIN_0_EMMCSDSS_IO_CLK_O,
		1),
	DEV_CLK_MUX(J721S2_DEV_BOARD_0_CLOCKS,							      J721S2_DEV_BOARD0_OBSCLK0_IN,
		    CLK_J721S2_OBSCLK0_DIV_OUT0,
		    1,
		    32),
	DEV_CLK_PARENT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT0_CLK,
		       CLK_J721S2_HSDIV4_16FFT_MAIN_0_HSDIVOUT0_CLK,				      1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT0_CLK,
		       CLK_J721S2_HSDIV4_16FFT_MAIN_1_HSDIVOUT0_CLK,				      1,
		       1),
	DEV_CLK_PARENT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV0_16FFT_MAIN_12_HSDIVOUT0_CLK,
		       CLK_J721S2_HSDIV0_16FFT_MAIN_12_HSDIVOUT0_CLK,				      1,
		       12),
	DEV_CLK_PARENT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_OBSCLK0_IN_PARENT_OBSCLK1_MUX_OUT0,
		       CLK_J721S2_OBSCLK1_MUX_OUT0,
		       1,
		       13),
	DEV_CLK_PARENT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV2_16FFT_MAIN_14_HSDIVOUT0_CLK,
		       CLK_J721S2_HSDIV2_16FFT_MAIN_14_HSDIVOUT0_CLK,				      1,
		       14),
	DEV_CLK_PARENT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV1_16FFT_MAIN_16_HSDIVOUT0_CLK,
		       CLK_J721S2_HSDIV1_16FFT_MAIN_16_HSDIVOUT0_CLK,				      1,
		       16),
	DEV_CLK_PARENT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV1_16FFT_MAIN_17_HSDIVOUT0_CLK,
		       CLK_J721S2_HSDIV1_16FFT_MAIN_17_HSDIVOUT0_CLK,				      1,
		       17),
	DEV_CLK_PARENT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV1_16FFT_MAIN_19_HSDIVOUT0_CLK,
		       CLK_J721S2_HSDIV1_16FFT_MAIN_19_HSDIVOUT0_CLK,				      1,
		       19),
	DEV_CLK_PARENT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT1_CLK,
		       CLK_J721S2_HSDIV4_16FFT_MAIN_2_HSDIVOUT1_CLK,				      1,
		       2),
	DEV_CLK_PARENT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV1_16FFT_MAIN_25_HSDIVOUT0_CLK,
		       CLK_J721S2_HSDIV1_16FFT_MAIN_25_HSDIVOUT0_CLK,				      1,
		       25),
	DEV_CLK_PARENT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_OBSCLK0_IN_PARENT_NAVSS512J7AM_MAIN_0_CPTS0_GENF3,
		       CLK_J721S2_NAVSS512J7AM_MAIN_0_CPTS0_GENF3,				      1,
		       26),
	DEV_CLK_PARENT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_OBSCLK0_IN_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK,
		       CLK_J721S2_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK,			      1,
		       27),
	DEV_CLK_PARENT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_OBSCLK0_IN_PARENT_GLUELOGIC_LPXOSC_CLKOUT,
		       CLK_J721S2_GLUELOGIC_LPXOSC_CLKOUT,					      1,
		       28),
	DEV_CLK_PARENT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT0_CLK_DUP0,
		       CLK_J721S2_HSDIV4_16FFT_MAIN_0_HSDIVOUT0_CLK,				      1,
		       29),
	DEV_CLK_PARENT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT0_CLK,
		       CLK_J721S2_HSDIV4_16FFT_MAIN_3_HSDIVOUT0_CLK,				      1,
		       3),
	DEV_CLK_PARENT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_OBSCLK0_IN_PARENT_BOARD_0_HFOSC1_CLK_OUT,
		       CLK_J721S2_BOARD_0_HFOSC1_CLK_OUT,					      1,
		       30),
	DEV_CLK_PARENT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_OBSCLK0_IN_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J721S2_GLUELOGIC_HFOSC0_CLKOUT,					      1,
		       31),
	DEV_CLK_PARENT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV2_16FFT_MAIN_4_HSDIVOUT0_CLK,
		       CLK_J721S2_HSDIV2_16FFT_MAIN_4_HSDIVOUT0_CLK,				      1,
		       4),
	DEV_CLK_PARENT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV1_16FFT_MAIN_5_HSDIVOUT0_CLK,
		       CLK_J721S2_HSDIV1_16FFT_MAIN_5_HSDIVOUT0_CLK,				      1,
		       5),
	DEV_CLK_PARENT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV0_16FFT_MAIN_6_HSDIVOUT0_CLK,
		       CLK_J721S2_HSDIV0_16FFT_MAIN_6_HSDIVOUT0_CLK,				      1,
		       6),
	DEV_CLK_PARENT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV0_16FFT_MAIN_26_HSDIVOUT0_CLK,
		       CLK_J721S2_HSDIV0_16FFT_MAIN_26_HSDIVOUT0_CLK,				      1,
		       7),
	DEV_CLK_MUX(J721S2_DEV_BOARD_0_CLOCKS,							      J721S2_DEV_BOARD0_OBSCLK1_IN,
		    CLK_J721S2_OBSCLK0_DIV_OUT0,
		    1,
		    32),
	DEV_CLK_PARENT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_OBSCLK1_IN_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT0_CLK,
		       CLK_J721S2_HSDIV4_16FFT_MAIN_0_HSDIVOUT0_CLK,				      1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_OBSCLK1_IN_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT0_CLK,
		       CLK_J721S2_HSDIV4_16FFT_MAIN_1_HSDIVOUT0_CLK,				      1,
		       1),
	DEV_CLK_PARENT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_OBSCLK1_IN_PARENT_HSDIV0_16FFT_MAIN_12_HSDIVOUT0_CLK,
		       CLK_J721S2_HSDIV0_16FFT_MAIN_12_HSDIVOUT0_CLK,				      1,
		       12),
	DEV_CLK_PARENT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_OBSCLK1_IN_PARENT_OBSCLK1_MUX_OUT0,
		       CLK_J721S2_OBSCLK1_MUX_OUT0,
		       1,
		       13),
	DEV_CLK_PARENT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_OBSCLK1_IN_PARENT_HSDIV2_16FFT_MAIN_14_HSDIVOUT0_CLK,
		       CLK_J721S2_HSDIV2_16FFT_MAIN_14_HSDIVOUT0_CLK,				      1,
		       14),
	DEV_CLK_PARENT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_OBSCLK1_IN_PARENT_HSDIV1_16FFT_MAIN_16_HSDIVOUT0_CLK,
		       CLK_J721S2_HSDIV1_16FFT_MAIN_16_HSDIVOUT0_CLK,				      1,
		       16),
	DEV_CLK_PARENT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_OBSCLK1_IN_PARENT_HSDIV1_16FFT_MAIN_17_HSDIVOUT0_CLK,
		       CLK_J721S2_HSDIV1_16FFT_MAIN_17_HSDIVOUT0_CLK,				      1,
		       17),
	DEV_CLK_PARENT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_OBSCLK1_IN_PARENT_HSDIV1_16FFT_MAIN_19_HSDIVOUT0_CLK,
		       CLK_J721S2_HSDIV1_16FFT_MAIN_19_HSDIVOUT0_CLK,				      1,
		       19),
	DEV_CLK_PARENT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_OBSCLK1_IN_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT1_CLK,
		       CLK_J721S2_HSDIV4_16FFT_MAIN_2_HSDIVOUT1_CLK,				      1,
		       2),
	DEV_CLK_PARENT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_OBSCLK1_IN_PARENT_HSDIV1_16FFT_MAIN_25_HSDIVOUT0_CLK,
		       CLK_J721S2_HSDIV1_16FFT_MAIN_25_HSDIVOUT0_CLK,				      1,
		       25),
	DEV_CLK_PARENT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_OBSCLK1_IN_PARENT_NAVSS512J7AM_MAIN_0_CPTS0_GENF3,
		       CLK_J721S2_NAVSS512J7AM_MAIN_0_CPTS0_GENF3,				      1,
		       26),
	DEV_CLK_PARENT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_OBSCLK1_IN_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK,
		       CLK_J721S2_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK,			      1,
		       27),
	DEV_CLK_PARENT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_OBSCLK1_IN_PARENT_GLUELOGIC_LPXOSC_CLKOUT,
		       CLK_J721S2_GLUELOGIC_LPXOSC_CLKOUT,					      1,
		       28),
	DEV_CLK_PARENT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_OBSCLK1_IN_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT0_CLK_DUP0,
		       CLK_J721S2_HSDIV4_16FFT_MAIN_0_HSDIVOUT0_CLK,				      1,
		       29),
	DEV_CLK_PARENT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_OBSCLK1_IN_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT0_CLK,
		       CLK_J721S2_HSDIV4_16FFT_MAIN_3_HSDIVOUT0_CLK,				      1,
		       3),
	DEV_CLK_PARENT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_OBSCLK1_IN_PARENT_BOARD_0_HFOSC1_CLK_OUT,
		       CLK_J721S2_BOARD_0_HFOSC1_CLK_OUT,					      1,
		       30),
	DEV_CLK_PARENT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_OBSCLK1_IN_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J721S2_GLUELOGIC_HFOSC0_CLKOUT,					      1,
		       31),
	DEV_CLK_PARENT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_OBSCLK1_IN_PARENT_HSDIV2_16FFT_MAIN_4_HSDIVOUT0_CLK,
		       CLK_J721S2_HSDIV2_16FFT_MAIN_4_HSDIVOUT0_CLK,				      1,
		       4),
	DEV_CLK_PARENT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_OBSCLK1_IN_PARENT_HSDIV1_16FFT_MAIN_5_HSDIVOUT0_CLK,
		       CLK_J721S2_HSDIV1_16FFT_MAIN_5_HSDIVOUT0_CLK,				      1,
		       5),
	DEV_CLK_PARENT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_OBSCLK1_IN_PARENT_HSDIV0_16FFT_MAIN_6_HSDIVOUT0_CLK,
		       CLK_J721S2_HSDIV0_16FFT_MAIN_6_HSDIVOUT0_CLK,				      1,
		       6),
	DEV_CLK_PARENT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_OBSCLK1_IN_PARENT_HSDIV0_16FFT_MAIN_26_HSDIVOUT0_CLK,
		       CLK_J721S2_HSDIV0_16FFT_MAIN_26_HSDIVOUT0_CLK,				      1,
		       7),
	DEV_CLK(J721S2_DEV_BOARD_0_CLOCKS,							      J721S2_DEV_BOARD0_RGMII1_TXC_IN,
		CLK_J721S2_CPSW_2GUSS_MAIN_0_RGMII1_TXC_O,
		1),
	DEV_CLK(J721S2_DEV_BOARD_0_CLOCKS,							      J721S2_DEV_BOARD0_SERDES0_REFCLK_N_IN,
		CLK_J721S2_WIZ16B8M4CT2_MAIN_0_CMN_REFCLK_M,
		1),
	DEV_CLK(J721S2_DEV_BOARD_0_CLOCKS,							      J721S2_DEV_BOARD0_SERDES0_REFCLK_P_IN,
		CLK_J721S2_WIZ16B8M4CT2_MAIN_0_CMN_REFCLK_P,
		1),
	DEV_CLK(J721S2_DEV_BOARD_0_CLOCKS,							      J721S2_DEV_BOARD0_SPI0_CLK_IN,
		CLK_J721S2_SPI_MAIN_0_IO_CLKSPIO_CLK,
		1),
	DEV_CLK(J721S2_DEV_BOARD_0_CLOCKS,							      J721S2_DEV_BOARD0_SPI1_CLK_IN,
		CLK_J721S2_SPI_MAIN_1_IO_CLKSPIO_CLK,
		1),
	DEV_CLK(J721S2_DEV_BOARD_0_CLOCKS,							      J721S2_DEV_BOARD0_SPI2_CLK_IN,
		CLK_J721S2_SPI_MAIN_2_IO_CLKSPIO_CLK,
		1),
	DEV_CLK(J721S2_DEV_BOARD_0_CLOCKS,							      J721S2_DEV_BOARD0_SPI3_CLK_IN,
		CLK_J721S2_SPI_MAIN_3_IO_CLKSPIO_CLK,
		1),
	DEV_CLK(J721S2_DEV_BOARD_0_CLOCKS,							      J721S2_DEV_BOARD0_SPI5_CLK_IN,
		CLK_J721S2_SPI_MAIN_5_IO_CLKSPIO_CLK,
		1),
	DEV_CLK(J721S2_DEV_BOARD_0_CLOCKS,							      J721S2_DEV_BOARD0_SPI6_CLK_IN,
		CLK_J721S2_SPI_MAIN_6_IO_CLKSPIO_CLK,
		1),
	DEV_CLK(J721S2_DEV_BOARD_0_CLOCKS,							      J721S2_DEV_BOARD0_SPI7_CLK_IN,
		CLK_J721S2_SPI_MAIN_7_IO_CLKSPIO_CLK,
		1),
	DEV_CLK(J721S2_DEV_BOARD_0_CLOCKS,							      J721S2_DEV_BOARD0_SYSCLKOUT0_IN,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J721S2_DEV_BOARD_0_CLOCKS,							      J721S2_DEV_BOARD0_TRC_CLK_IN,
		CLK_J721S2_DEBUGSS_K3_WRAP_CV0_MAIN_0_CSTPIU_TRACECLK,
		1),
	DEV_CLK(J721S2_DEV_BOARD_0_CLOCKS,							      J721S2_DEV_BOARD0_VOUT0_PCLK_IN,
		CLK_J721S2_DPI0_EXT_CLKSEL_OUT0,
		1),
	DEV_CLK(J721S2_DEV_BOARD_0_CLOCKS,							      J721S2_DEV_BOARD0_WKUP_I2C0_SCL_IN,
		CLK_J721S2_MSHSI2C_WKUP_0_PORSCL,
		1),
	DEV_CLK_OUTPUT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_HFOSC1_CLK_OUT,
		       CLK_J721S2_BOARD_0_HFOSC1_CLK_OUT),
	DEV_CLK_OUTPUT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_AUDIO_EXT_REFCLK0_OUT,
		       CLK_J721S2_BOARD_0_AUDIO_EXT_REFCLK0_OUT),
	DEV_CLK_OUTPUT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_AUDIO_EXT_REFCLK1_OUT,
		       CLK_J721S2_BOARD_0_AUDIO_EXT_REFCLK1_OUT),
	DEV_CLK_OUTPUT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_CPTS0_RFT_CLK_OUT,
		       CLK_J721S2_BOARD_0_CPTS0_RFT_CLK_OUT),
	DEV_CLK_OUTPUT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_CSI0_RXCLKN_OUT,
		       CLK_J721S2_BOARD_0_CSI0_RXCLKN_OUT),
	DEV_CLK_OUTPUT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_CSI0_RXCLKP_OUT,
		       CLK_J721S2_BOARD_0_CSI0_RXCLKP_OUT),
	DEV_CLK_OUTPUT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_CSI1_RXCLKN_OUT,
		       CLK_J721S2_BOARD_0_CSI1_RXCLKN_OUT),
	DEV_CLK_OUTPUT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_CSI1_RXCLKP_OUT,
		       CLK_J721S2_BOARD_0_CSI1_RXCLKP_OUT),
	DEV_CLK_OUTPUT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_EXT_REFCLK1_OUT,
		       CLK_J721S2_BOARD_0_EXT_REFCLK1_OUT),
	DEV_CLK_OUTPUT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_GPMC0_CLK_OUT,
		       CLK_J721S2_BOARD_0_GPMC0_CLK_OUT),
	DEV_CLK_OUTPUT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_HYP0_RXPMCLK_OUT,
		       CLK_J721S2_BOARD_0_HYP0_RXPMCLK_OUT),
	DEV_CLK_OUTPUT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_HYP0_TXFLCLK_OUT,
		       CLK_J721S2_BOARD_0_HYP0_TXFLCLK_OUT),
	DEV_CLK_OUTPUT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_HYP1_RXPMCLK_OUT,
		       CLK_J721S2_BOARD_0_HYP1_RXPMCLK_OUT),
	DEV_CLK_OUTPUT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_HYP1_TXFLCLK_OUT,
		       CLK_J721S2_BOARD_0_HYP1_TXFLCLK_OUT),
	DEV_CLK_OUTPUT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_I2C0_SCL_OUT,
		       CLK_J721S2_BOARD_0_I2C0_SCL_OUT),
	DEV_CLK_OUTPUT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_I2C1_SCL_OUT,
		       CLK_J721S2_BOARD_0_I2C1_SCL_OUT),
	DEV_CLK_OUTPUT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_I2C2_SCL_OUT,
		       CLK_J721S2_BOARD_0_I2C2_SCL_OUT),
	DEV_CLK_OUTPUT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_I2C3_SCL_OUT,
		       CLK_J721S2_BOARD_0_I2C3_SCL_OUT),
	DEV_CLK_OUTPUT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_I2C4_SCL_OUT,
		       CLK_J721S2_BOARD_0_I2C4_SCL_OUT),
	DEV_CLK_OUTPUT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_I2C5_SCL_OUT,
		       CLK_J721S2_BOARD_0_I2C5_SCL_OUT),
	DEV_CLK_OUTPUT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_I2C6_SCL_OUT,
		       CLK_J721S2_BOARD_0_I2C6_SCL_OUT),
	DEV_CLK_OUTPUT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_LED_CLK_OUT,
		       CLK_J721S2_BOARD_0_LED_CLK_OUT),
	DEV_CLK_OUTPUT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_MCAN0_RX_OUT,
		       CLK_J721S2_BOARD_0_MCAN0_RX_OUT),
	DEV_CLK_OUTPUT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_MCAN10_RX_OUT,
		       CLK_J721S2_BOARD_0_MCAN10_RX_OUT),
	DEV_CLK_OUTPUT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_MCAN11_RX_OUT,
		       CLK_J721S2_BOARD_0_MCAN11_RX_OUT),
	DEV_CLK_OUTPUT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_MCAN12_RX_OUT,
		       CLK_J721S2_BOARD_0_MCAN12_RX_OUT),
	DEV_CLK_OUTPUT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_MCAN13_RX_OUT,
		       CLK_J721S2_BOARD_0_MCAN13_RX_OUT),
	DEV_CLK_OUTPUT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_MCAN14_RX_OUT,
		       CLK_J721S2_BOARD_0_MCAN14_RX_OUT),
	DEV_CLK_OUTPUT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_MCAN15_RX_OUT,
		       CLK_J721S2_BOARD_0_MCAN15_RX_OUT),
	DEV_CLK_OUTPUT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_MCAN16_RX_OUT,
		       CLK_J721S2_BOARD_0_MCAN16_RX_OUT),
	DEV_CLK_OUTPUT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_MCAN17_RX_OUT,
		       CLK_J721S2_BOARD_0_MCAN17_RX_OUT),
	DEV_CLK_OUTPUT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_MCAN1_RX_OUT,
		       CLK_J721S2_BOARD_0_MCAN1_RX_OUT),
	DEV_CLK_OUTPUT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_MCAN2_RX_OUT,
		       CLK_J721S2_BOARD_0_MCAN2_RX_OUT),
	DEV_CLK_OUTPUT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_MCAN3_RX_OUT,
		       CLK_J721S2_BOARD_0_MCAN3_RX_OUT),
	DEV_CLK_OUTPUT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_MCAN4_RX_OUT,
		       CLK_J721S2_BOARD_0_MCAN4_RX_OUT),
	DEV_CLK_OUTPUT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_MCAN5_RX_OUT,
		       CLK_J721S2_BOARD_0_MCAN5_RX_OUT),
	DEV_CLK_OUTPUT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_MCAN6_RX_OUT,
		       CLK_J721S2_BOARD_0_MCAN6_RX_OUT),
	DEV_CLK_OUTPUT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_MCAN7_RX_OUT,
		       CLK_J721S2_BOARD_0_MCAN7_RX_OUT),
	DEV_CLK_OUTPUT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_MCAN8_RX_OUT,
		       CLK_J721S2_BOARD_0_MCAN8_RX_OUT),
	DEV_CLK_OUTPUT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_MCAN9_RX_OUT,
		       CLK_J721S2_BOARD_0_MCAN9_RX_OUT),
	DEV_CLK_OUTPUT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_MCASP0_ACLKR_OUT,
		       CLK_J721S2_BOARD_0_MCASP0_ACLKR_OUT),
	DEV_CLK_OUTPUT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_MCASP0_ACLKX_OUT,
		       CLK_J721S2_BOARD_0_MCASP0_ACLKX_OUT),
	DEV_CLK_OUTPUT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_MCASP0_AFSR_OUT,
		       CLK_J721S2_BOARD_0_MCASP0_AFSR_OUT),
	DEV_CLK_OUTPUT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_MCASP0_AFSX_OUT,
		       CLK_J721S2_BOARD_0_MCASP0_AFSX_OUT),
	DEV_CLK_OUTPUT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_MCASP1_ACLKR_OUT,
		       CLK_J721S2_BOARD_0_MCASP1_ACLKR_OUT),
	DEV_CLK_OUTPUT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_MCASP1_ACLKX_OUT,
		       CLK_J721S2_BOARD_0_MCASP1_ACLKX_OUT),
	DEV_CLK_OUTPUT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_MCASP1_AFSR_OUT,
		       CLK_J721S2_BOARD_0_MCASP1_AFSR_OUT),
	DEV_CLK_OUTPUT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_MCASP1_AFSX_OUT,
		       CLK_J721S2_BOARD_0_MCASP1_AFSX_OUT),
	DEV_CLK_OUTPUT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_MCASP2_ACLKR_OUT,
		       CLK_J721S2_BOARD_0_MCASP2_ACLKR_OUT),
	DEV_CLK_OUTPUT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_MCASP2_ACLKX_OUT,
		       CLK_J721S2_BOARD_0_MCASP2_ACLKX_OUT),
	DEV_CLK_OUTPUT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_MCASP2_AFSR_OUT,
		       CLK_J721S2_BOARD_0_MCASP2_AFSR_OUT),
	DEV_CLK_OUTPUT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_MCASP2_AFSX_OUT,
		       CLK_J721S2_BOARD_0_MCASP2_AFSX_OUT),
	DEV_CLK_OUTPUT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_MCASP3_ACLKR_OUT,
		       CLK_J721S2_BOARD_0_MCASP3_ACLKR_OUT),
	DEV_CLK_OUTPUT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_MCASP3_ACLKX_OUT,
		       CLK_J721S2_BOARD_0_MCASP3_ACLKX_OUT),
	DEV_CLK_OUTPUT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_MCASP3_AFSR_OUT,
		       CLK_J721S2_BOARD_0_MCASP3_AFSR_OUT),
	DEV_CLK_OUTPUT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_MCASP3_AFSX_OUT,
		       CLK_J721S2_BOARD_0_MCASP3_AFSX_OUT),
	DEV_CLK_OUTPUT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_MCASP4_ACLKR_OUT,
		       CLK_J721S2_BOARD_0_MCASP4_ACLKR_OUT),
	DEV_CLK_OUTPUT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_MCASP4_ACLKX_OUT,
		       CLK_J721S2_BOARD_0_MCASP4_ACLKX_OUT),
	DEV_CLK_OUTPUT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_MCASP4_AFSR_OUT,
		       CLK_J721S2_BOARD_0_MCASP4_AFSR_OUT),
	DEV_CLK_OUTPUT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_MCASP4_AFSX_OUT,
		       CLK_J721S2_BOARD_0_MCASP4_AFSX_OUT),
	DEV_CLK_OUTPUT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_MCU_CPTS0_RFT_CLK_OUT,
		       CLK_J721S2_BOARD_0_MCU_CPTS0_RFT_CLK_OUT),
	DEV_CLK_OUTPUT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_MCU_EXT_REFCLK0_OUT,
		       CLK_J721S2_BOARD_0_MCU_EXT_REFCLK0_OUT),
	DEV_CLK_OUTPUT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_MCU_I2C0_SCL_OUT,
		       CLK_J721S2_BOARD_0_MCU_I2C0_SCL_OUT),
	DEV_CLK_OUTPUT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_MCU_I2C1_SCL_OUT,
		       CLK_J721S2_BOARD_0_MCU_I2C1_SCL_OUT),
	DEV_CLK_OUTPUT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_MCU_I3C0_SCL_OUT,
		       CLK_J721S2_BOARD_0_MCU_I3C0_SCL_OUT),
	DEV_CLK_OUTPUT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_MCU_I3C0_SDA_OUT,
		       CLK_J721S2_BOARD_0_MCU_I3C0_SDA_OUT),
	DEV_CLK_OUTPUT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_MCU_MCAN0_RX_OUT,
		       CLK_J721S2_BOARD_0_MCU_MCAN0_RX_OUT),
	DEV_CLK_OUTPUT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_MCU_MCAN1_RX_OUT,
		       CLK_J721S2_BOARD_0_MCU_MCAN1_RX_OUT),
	DEV_CLK_OUTPUT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_MCU_OSPI0_DQS_OUT,
		       CLK_J721S2_BOARD_0_MCU_OSPI0_DQS_OUT),
	DEV_CLK_OUTPUT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_MCU_OSPI0_LBCLKO_OUT,
		       CLK_J721S2_BOARD_0_MCU_OSPI0_LBCLKO_OUT),
	DEV_CLK_OUTPUT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_MCU_OSPI1_DQS_OUT,
		       CLK_J721S2_BOARD_0_MCU_OSPI1_DQS_OUT),
	DEV_CLK_OUTPUT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_MCU_OSPI1_LBCLKO_OUT,
		       CLK_J721S2_BOARD_0_MCU_OSPI1_LBCLKO_OUT),
	DEV_CLK_OUTPUT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_MCU_RGMII1_RXC_OUT,
		       CLK_J721S2_BOARD_0_MCU_RGMII1_RXC_OUT),
	DEV_CLK_OUTPUT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_MCU_RMII1_REF_CLK_OUT,
		       CLK_J721S2_BOARD_0_MCU_RMII1_REF_CLK_OUT),
	DEV_CLK_OUTPUT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_MCU_SPI0_CLK_OUT,
		       CLK_J721S2_BOARD_0_MCU_SPI0_CLK_OUT),
	DEV_CLK_OUTPUT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_MCU_SPI1_CLK_OUT,
		       CLK_J721S2_BOARD_0_MCU_SPI1_CLK_OUT),
	DEV_CLK_OUTPUT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_MMC1_CLKLB_OUT,
		       CLK_J721S2_BOARD_0_MMC1_CLKLB_OUT),
	DEV_CLK_OUTPUT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_MMC1_CLK_OUT,
		       CLK_J721S2_BOARD_0_MMC1_CLK_OUT),
	DEV_CLK_OUTPUT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_RGMII1_RXC_OUT,
		       CLK_J721S2_BOARD_0_RGMII1_RXC_OUT),
	DEV_CLK_OUTPUT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_RMII_REF_CLK_OUT,
		       CLK_J721S2_BOARD_0_RMII_REF_CLK_OUT),
	DEV_CLK_OUTPUT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_SERDES0_REFCLK_N_OUT,
		       CLK_J721S2_BOARD_0_SERDES0_REFCLK_N_OUT),
	DEV_CLK_OUTPUT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_SERDES0_REFCLK_P_OUT,
		       CLK_J721S2_BOARD_0_SERDES0_REFCLK_P_OUT),
	DEV_CLK_OUTPUT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_SPI0_CLK_OUT,
		       CLK_J721S2_BOARD_0_SPI0_CLK_OUT),
	DEV_CLK_OUTPUT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_SPI1_CLK_OUT,
		       CLK_J721S2_BOARD_0_SPI1_CLK_OUT),
	DEV_CLK_OUTPUT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_SPI2_CLK_OUT,
		       CLK_J721S2_BOARD_0_SPI2_CLK_OUT),
	DEV_CLK_OUTPUT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_SPI3_CLK_OUT,
		       CLK_J721S2_BOARD_0_SPI3_CLK_OUT),
	DEV_CLK_OUTPUT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_SPI5_CLK_OUT,
		       CLK_J721S2_BOARD_0_SPI5_CLK_OUT),
	DEV_CLK_OUTPUT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_SPI6_CLK_OUT,
		       CLK_J721S2_BOARD_0_SPI6_CLK_OUT),
	DEV_CLK_OUTPUT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_SPI7_CLK_OUT,
		       CLK_J721S2_BOARD_0_SPI7_CLK_OUT),
	DEV_CLK_OUTPUT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_TCK_OUT,
		       CLK_J721S2_BOARD_0_TCK_OUT),
	DEV_CLK_OUTPUT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_VOUT0_EXTPCLKIN_OUT,
		       CLK_J721S2_BOARD_0_VOUT0_EXTPCLKIN_OUT),
	DEV_CLK_OUTPUT(J721S2_DEV_BOARD_0_CLOCKS,						      J721S2_DEV_BOARD0_WKUP_I2C0_SCL_OUT,
		       CLK_J721S2_BOARD_0_WKUP_I2C0_SCL_OUT),
	DEV_CLK(J721S2_DEV_K3_DSS_MAIN_0_CLOCKS,						      J721S2_DEV_DSS0_DSS_FUNC_CLK,
		CLK_J721S2_HSDIV4_16FFT_MAIN_2_HSDIVOUT1_CLK,
		1),
	DEV_CLK_MUX(J721S2_DEV_K3_DSS_MAIN_0_CLOCKS,						      J721S2_DEV_DSS0_DSS_INST0_DPI_0_IN_2X_CLK,
		    CLK_J721S2_DPI_0_PCLK_SEL_OUT0,						      1,
		    2),
	DEV_CLK_PARENT(J721S2_DEV_K3_DSS_MAIN_0_CLOCKS,						      J721S2_DEV_DSS0_DSS_INST0_DPI_0_IN_2X_CLK_PARENT_HSDIV1_16FFT_MAIN_16_HSDIVOUT0_CLK,
		       CLK_J721S2_HSDIV1_16FFT_MAIN_16_HSDIVOUT0_CLK,				      1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_K3_DSS_MAIN_0_CLOCKS,						      J721S2_DEV_DSS0_DSS_INST0_DPI_0_IN_2X_CLK_PARENT_DPI_1_PCLK_SEL_OUT0,
		       CLK_J721S2_DPI_1_PCLK_SEL_OUT0,						      1,
		       1),
	DEV_CLK(J721S2_DEV_K3_DSS_MAIN_0_CLOCKS,						      J721S2_DEV_DSS0_DSS_INST0_DPI_0_IN_CLK,
		CLK_J721S2_DPI_0_PCLK_SEL_OUT0,
		2),
	DEV_CLK_MUX(J721S2_DEV_K3_DSS_MAIN_0_CLOCKS,						      J721S2_DEV_DSS0_DSS_INST0_DPI_1_IN_2X_CLK,
		    CLK_J721S2_DPI_1_PCLK_SEL_OUT0,						      1,
		    4),
	DEV_CLK_PARENT(J721S2_DEV_K3_DSS_MAIN_0_CLOCKS,						      J721S2_DEV_DSS0_DSS_INST0_DPI_1_IN_2X_CLK_PARENT_HSDIV1_16FFT_MAIN_17_HSDIVOUT0_CLK,
		       CLK_J721S2_HSDIV1_16FFT_MAIN_17_HSDIVOUT0_CLK,				      1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_K3_DSS_MAIN_0_CLOCKS,						      J721S2_DEV_DSS0_DSS_INST0_DPI_1_IN_2X_CLK_PARENT_DPI0_EXT_CLKSEL_OUT0,
		       CLK_J721S2_DPI0_EXT_CLKSEL_OUT0,						      1,
		       1),
	DEV_CLK_PARENT(J721S2_DEV_K3_DSS_MAIN_0_CLOCKS,						      J721S2_DEV_DSS0_DSS_INST0_DPI_1_IN_2X_CLK_PARENT_DPI0_EXT_CLKSEL_OUT0_DUP0,
		       CLK_J721S2_DPI0_EXT_CLKSEL_OUT0,						      1,
		       2),
	DEV_CLK_PARENT(J721S2_DEV_K3_DSS_MAIN_0_CLOCKS,						      J721S2_DEV_DSS0_DSS_INST0_DPI_1_IN_2X_CLK_PARENT_HSDIV1_16FFT_MAIN_16_HSDIVOUT0_CLK,
		       CLK_J721S2_HSDIV1_16FFT_MAIN_16_HSDIVOUT0_CLK,				      1,
		       3),
	DEV_CLK_MUX(J721S2_DEV_K3_DSS_MAIN_0_CLOCKS,						      J721S2_DEV_DSS0_DSS_INST0_DPI_2_IN_2X_CLK,
		    CLK_J721S2_DPI_2_PCLK_SEL1_OUT0,						      1,
		    3),
	DEV_CLK_PARENT(J721S2_DEV_K3_DSS_MAIN_0_CLOCKS,						      J721S2_DEV_DSS0_DSS_INST0_DPI_2_IN_2X_CLK_PARENT_HSDIV1_16FFT_MAIN_16_HSDIVOUT0_CLK,
		       CLK_J721S2_HSDIV1_16FFT_MAIN_16_HSDIVOUT0_CLK,				      1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_K3_DSS_MAIN_0_CLOCKS,						      J721S2_DEV_DSS0_DSS_INST0_DPI_2_IN_2X_CLK_PARENT_HSDIV1_16FFT_MAIN_17_HSDIVOUT0_CLK,
		       CLK_J721S2_HSDIV1_16FFT_MAIN_17_HSDIVOUT0_CLK,				      1,
		       1),
	DEV_CLK_PARENT(J721S2_DEV_K3_DSS_MAIN_0_CLOCKS,						      J721S2_DEV_DSS0_DSS_INST0_DPI_2_IN_2X_CLK_PARENT_DPI0_EXT_CLKSEL_OUT0,
		       CLK_J721S2_DPI0_EXT_CLKSEL_OUT0,						      1,
		       2),
	DEV_CLK_MUX(J721S2_DEV_K3_DSS_MAIN_0_CLOCKS,						      J721S2_DEV_DSS0_DSS_INST0_DPI_2_IN_CLK,
		    CLK_J721S2_DPI_2_PCLK_SEL1_OUT0,						      2,
		    3),
	DEV_CLK_PARENT(J721S2_DEV_K3_DSS_MAIN_0_CLOCKS,						      J721S2_DEV_DSS0_DSS_INST0_DPI_2_IN_CLK_PARENT_HSDIV1_16FFT_MAIN_16_HSDIVOUT0_CLK,
		       CLK_J721S2_HSDIV1_16FFT_MAIN_16_HSDIVOUT0_CLK,				      2,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_K3_DSS_MAIN_0_CLOCKS,						      J721S2_DEV_DSS0_DSS_INST0_DPI_2_IN_CLK_PARENT_HSDIV1_16FFT_MAIN_17_HSDIVOUT0_CLK,
		       CLK_J721S2_HSDIV1_16FFT_MAIN_17_HSDIVOUT0_CLK,				      2,
		       1),
	DEV_CLK_PARENT(J721S2_DEV_K3_DSS_MAIN_0_CLOCKS,						      J721S2_DEV_DSS0_DSS_INST0_DPI_2_IN_CLK_PARENT_DPI0_EXT_CLKSEL_OUT0,
		       CLK_J721S2_DPI0_EXT_CLKSEL_OUT0,						      2,
		       2),
	DEV_CLK_MUX(J721S2_DEV_K3_DSS_MAIN_0_CLOCKS,						      J721S2_DEV_DSS0_DSS_INST0_DPI_3_IN_2X_CLK,
		    CLK_J721S2_DPI_3_PCLK_SEL_OUT0,						      1,
		    8),
	DEV_CLK_PARENT(J721S2_DEV_K3_DSS_MAIN_0_CLOCKS,						      J721S2_DEV_DSS0_DSS_INST0_DPI_3_IN_2X_CLK_PARENT_HSDIV1_16FFT_MAIN_16_HSDIVOUT1_CLK,
		       CLK_J721S2_HSDIV1_16FFT_MAIN_16_HSDIVOUT1_CLK,				      1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_K3_DSS_MAIN_0_CLOCKS,						      J721S2_DEV_DSS0_DSS_INST0_DPI_3_IN_2X_CLK_PARENT_HSDIV1_16FFT_MAIN_17_HSDIVOUT1_CLK,
		       CLK_J721S2_HSDIV1_16FFT_MAIN_17_HSDIVOUT1_CLK,				      1,
		       1),
	DEV_CLK_PARENT(J721S2_DEV_K3_DSS_MAIN_0_CLOCKS,						      J721S2_DEV_DSS0_DSS_INST0_DPI_3_IN_2X_CLK_PARENT_HSDIV1_16FFT_MAIN_17_HSDIVOUT1_CLK_DUP0,
		       CLK_J721S2_HSDIV1_16FFT_MAIN_17_HSDIVOUT1_CLK,				      1,
		       2),
	DEV_CLK_PARENT(J721S2_DEV_K3_DSS_MAIN_0_CLOCKS,						      J721S2_DEV_DSS0_DSS_INST0_DPI_3_IN_2X_CLK_PARENT_DPI0_EXT_CLKSEL_OUT0,
		       CLK_J721S2_DPI0_EXT_CLKSEL_OUT0,						      1,
		       3),
	DEV_CLK_PARENT(J721S2_DEV_K3_DSS_MAIN_0_CLOCKS,						      J721S2_DEV_DSS0_DSS_INST0_DPI_3_IN_2X_CLK_PARENT_DPI0_EXT_CLKSEL_OUT0_DUP0,
		       CLK_J721S2_DPI0_EXT_CLKSEL_OUT0,						      1,
		       4),
	DEV_CLK_OUTPUT(J721S2_DEV_K3_DSS_MAIN_0_CLOCKS,						      J721S2_DEV_DSS0_DSS_INST0_DPI_0_OUT_2X_CLK,
		       CLK_J721S2_K3_DSS_MAIN_0_DSS_INST0_DPI_0_OUT_2X_CLK),
	DEV_CLK_OUTPUT(J721S2_DEV_K3_DSS_MAIN_0_CLOCKS,						      J721S2_DEV_DSS0_DSS_INST0_DPI_0_OUT_CLK,
		       CLK_J721S2_K3_DSS_MAIN_0_DSS_INST0_DPI_0_OUT_CLK),
	DEV_CLK_OUTPUT(J721S2_DEV_K3_DSS_MAIN_0_CLOCKS,						      J721S2_DEV_DSS0_DSS_INST0_DPI_1_OUT_CLK,
		       CLK_J721S2_K3_DSS_MAIN_0_DSS_INST0_DPI_1_OUT_CLK),
	DEV_CLK_OUTPUT(J721S2_DEV_K3_DSS_MAIN_0_CLOCKS,						      J721S2_DEV_DSS0_DSS_INST0_DPI_2_OUT_CLK,
		       CLK_J721S2_K3_DSS_MAIN_0_DSS_INST0_DPI_2_OUT_CLK),
	DEV_CLK_OUTPUT(J721S2_DEV_K3_DSS_MAIN_0_CLOCKS,						      J721S2_DEV_DSS0_DSS_INST0_DPI_3_OUT_CLK,
		       CLK_J721S2_K3_DSS_MAIN_0_DSS_INST0_DPI_3_OUT_CLK),
	DEV_CLK_OUTPUT(J721S2_DEV_K3_DSS_MAIN_0_CLOCKS,						      J721S2_DEV_DSS0_DSS_INST0_PARA_1_OUT_CLK,
		       CLK_J721S2_K3_DSS_MAIN_0_DSS_INST0_PARA_1_OUT_CLK),
	DEV_CLK_OUTPUT(J721S2_DEV_K3_DSS_MAIN_0_CLOCKS,						      J721S2_DEV_DSS0_DSS_INST0_PARA_3_OUT_CLK,
		       CLK_J721S2_K3_DSS_MAIN_0_DSS_INST0_PARA_3_OUT_CLK),
	DEV_CLK(J721S2_DEV_K3_EPWM_MAIN_0_CLOCKS,						      J721S2_DEV_EPWM0_VBUSP_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J721S2_DEV_K3_EPWM_MAIN_1_CLOCKS,						      J721S2_DEV_EPWM1_VBUSP_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J721S2_DEV_K3_EPWM_MAIN_2_CLOCKS,						      J721S2_DEV_EPWM2_VBUSP_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J721S2_DEV_K3_EPWM_MAIN_3_CLOCKS,						      J721S2_DEV_EPWM3_VBUSP_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J721S2_DEV_K3_EPWM_MAIN_4_CLOCKS,						      J721S2_DEV_EPWM4_VBUSP_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J721S2_DEV_K3_EPWM_MAIN_5_CLOCKS,						      J721S2_DEV_EPWM5_VBUSP_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J721S2_DEV_K3_PBIST_8C28P_WRAP_MAIN_AC_EDPDSI_CLOCKS,				      J721S2_DEV_PBIST5_CLK8_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J721S2_DEV_K3_PBIST_8C28P_WRAP_MAIN_AC_ENC_DEC_0_CLOCKS,			      J721S2_DEV_PBIST11_CLK7_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J721S2_DEV_K3_PBIST_8C28P_WRAP_MAIN_HC_0_CLOCKS,				      J721S2_DEV_PBIST3_CLK8_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J721S2_DEV_K3_PBIST_8C28P_WRAP_MAIN_INFRA_0_CLOCKS,				      J721S2_DEV_PBIST0_CLK8_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J721S2_DEV_K3_PBIST_8C28P_WRAP_MAIN_INFRA_1_CLOCKS,				      J721S2_DEV_PBIST1_CLK8_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J721S2_DEV_K3_PBIST_8C28P_WRAP_MAIN_NAVSS_CLOCKS,				      J721S2_DEV_PBIST4_CLK8_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J721S2_DEV_K3_PBIST_8C28P_WRAP_MAIN_PULSAR_0_CLOCKS,				      J721S2_DEV_PBIST2_CLK8_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J721S2_DEV_K3_PBIST_8C28P_WRAP_MAIN_PULSAR_1_CLOCKS,				      J721S2_DEV_PBIST10_CLK8_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J721S2_DEV_K3_VPU_WAVE521CL_MAIN_0_CLOCKS,					      J721S2_DEV_CODEC0_VPU_ACLK_CLK,
		CLK_J721S2_HSDIV1_16FFT_MAIN_5_HSDIVOUT1_CLK,
		1),
	DEV_CLK(J721S2_DEV_K3_VPU_WAVE521CL_MAIN_0_CLOCKS,					      J721S2_DEV_CODEC0_VPU_BCLK_CLK,
		CLK_J721S2_HSDIV1_16FFT_MAIN_5_HSDIVOUT0_CLK,
		1),
	DEV_CLK(J721S2_DEV_K3_VPU_WAVE521CL_MAIN_0_CLOCKS,					      J721S2_DEV_CODEC0_VPU_CCLK_CLK,
		CLK_J721S2_HSDIV1_16FFT_MAIN_5_HSDIVOUT1_CLK,
		1),
	DEV_CLK(J721S2_DEV_K3_VPU_WAVE521CL_MAIN_0_CLOCKS,					      J721S2_DEV_CODEC0_VPU_PCLK_CLK,
		CLK_J721S2_HSDIV1_16FFT_MAIN_5_HSDIVOUT1_CLK,
		1),
	DEV_CLK(J721S2_DEV_MCANSS_MAIN_0_CLOCKS,						      J721S2_DEV_MCAN0_MCANSS_CAN_RXD,
		CLK_J721S2_BOARD_0_MCAN0_RX_OUT,
		1),
	DEV_CLK_MUX(J721S2_DEV_MCANSS_MAIN_0_CLOCKS,						      J721S2_DEV_MCAN0_MCANSS_CCLK_CLK,
		    CLK_J721S2_MCAN_CLK_SEL_OUT0,
		    1,
		    4),
	DEV_CLK_PARENT(J721S2_DEV_MCANSS_MAIN_0_CLOCKS,						      J721S2_DEV_MCAN0_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK,
		       CLK_J721S2_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK,				      1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_MCANSS_MAIN_0_CLOCKS,						      J721S2_DEV_MCAN0_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_J721S2_BOARD_0_MCU_EXT_REFCLK0_OUT,					      1,
		       1),
	DEV_CLK_PARENT(J721S2_DEV_MCANSS_MAIN_0_CLOCKS,						      J721S2_DEV_MCAN0_MCANSS_CCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT,
		       CLK_J721S2_BOARD_0_HFOSC1_CLK_OUT,					      1,
		       2),
	DEV_CLK_PARENT(J721S2_DEV_MCANSS_MAIN_0_CLOCKS,						      J721S2_DEV_MCAN0_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J721S2_GLUELOGIC_HFOSC0_CLKOUT,					      1,
		       3),
	DEV_CLK(J721S2_DEV_MCANSS_MAIN_0_CLOCKS,						      J721S2_DEV_MCAN0_MCANSS_HCLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J721S2_DEV_MCANSS_MAIN_1_CLOCKS,						      J721S2_DEV_MCAN1_MCANSS_CAN_RXD,
		CLK_J721S2_BOARD_0_MCAN1_RX_OUT,
		1),
	DEV_CLK_MUX(J721S2_DEV_MCANSS_MAIN_1_CLOCKS,						      J721S2_DEV_MCAN1_MCANSS_CCLK_CLK,
		    CLK_J721S2_MCAN_CLK_SEL_OUT1,
		    1,
		    4),
	DEV_CLK_PARENT(J721S2_DEV_MCANSS_MAIN_1_CLOCKS,						      J721S2_DEV_MCAN1_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK,
		       CLK_J721S2_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK,				      1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_MCANSS_MAIN_1_CLOCKS,						      J721S2_DEV_MCAN1_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_J721S2_BOARD_0_MCU_EXT_REFCLK0_OUT,					      1,
		       1),
	DEV_CLK_PARENT(J721S2_DEV_MCANSS_MAIN_1_CLOCKS,						      J721S2_DEV_MCAN1_MCANSS_CCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT,
		       CLK_J721S2_BOARD_0_HFOSC1_CLK_OUT,					      1,
		       2),
	DEV_CLK_PARENT(J721S2_DEV_MCANSS_MAIN_1_CLOCKS,						      J721S2_DEV_MCAN1_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J721S2_GLUELOGIC_HFOSC0_CLKOUT,					      1,
		       3),
	DEV_CLK(J721S2_DEV_MCANSS_MAIN_1_CLOCKS,						      J721S2_DEV_MCAN1_MCANSS_HCLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J721S2_DEV_MCANSS_MAIN_2_CLOCKS,						      J721S2_DEV_MCAN2_MCANSS_CAN_RXD,
		CLK_J721S2_BOARD_0_MCAN2_RX_OUT,
		1),
	DEV_CLK_MUX(J721S2_DEV_MCANSS_MAIN_2_CLOCKS,						      J721S2_DEV_MCAN2_MCANSS_CCLK_CLK,
		    CLK_J721S2_MCAN_CLK_SEL_OUT2,
		    1,
		    4),
	DEV_CLK_PARENT(J721S2_DEV_MCANSS_MAIN_2_CLOCKS,						      J721S2_DEV_MCAN2_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK,
		       CLK_J721S2_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK,				      1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_MCANSS_MAIN_2_CLOCKS,						      J721S2_DEV_MCAN2_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_J721S2_BOARD_0_MCU_EXT_REFCLK0_OUT,					      1,
		       1),
	DEV_CLK_PARENT(J721S2_DEV_MCANSS_MAIN_2_CLOCKS,						      J721S2_DEV_MCAN2_MCANSS_CCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT,
		       CLK_J721S2_BOARD_0_HFOSC1_CLK_OUT,					      1,
		       2),
	DEV_CLK_PARENT(J721S2_DEV_MCANSS_MAIN_2_CLOCKS,						      J721S2_DEV_MCAN2_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J721S2_GLUELOGIC_HFOSC0_CLKOUT,					      1,
		       3),
	DEV_CLK(J721S2_DEV_MCANSS_MAIN_2_CLOCKS,						      J721S2_DEV_MCAN2_MCANSS_HCLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J721S2_DEV_MCANSS_MAIN_3_CLOCKS,						      J721S2_DEV_MCAN3_MCANSS_CAN_RXD,
		CLK_J721S2_BOARD_0_MCAN3_RX_OUT,
		1),
	DEV_CLK_MUX(J721S2_DEV_MCANSS_MAIN_3_CLOCKS,						      J721S2_DEV_MCAN3_MCANSS_CCLK_CLK,
		    CLK_J721S2_MCAN_CLK_SEL_OUT3,
		    1,
		    4),
	DEV_CLK_PARENT(J721S2_DEV_MCANSS_MAIN_3_CLOCKS,						      J721S2_DEV_MCAN3_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK,
		       CLK_J721S2_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK,				      1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_MCANSS_MAIN_3_CLOCKS,						      J721S2_DEV_MCAN3_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_J721S2_BOARD_0_MCU_EXT_REFCLK0_OUT,					      1,
		       1),
	DEV_CLK_PARENT(J721S2_DEV_MCANSS_MAIN_3_CLOCKS,						      J721S2_DEV_MCAN3_MCANSS_CCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT,
		       CLK_J721S2_BOARD_0_HFOSC1_CLK_OUT,					      1,
		       2),
	DEV_CLK_PARENT(J721S2_DEV_MCANSS_MAIN_3_CLOCKS,						      J721S2_DEV_MCAN3_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J721S2_GLUELOGIC_HFOSC0_CLKOUT,					      1,
		       3),
	DEV_CLK(J721S2_DEV_MCANSS_MAIN_3_CLOCKS,						      J721S2_DEV_MCAN3_MCANSS_HCLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J721S2_DEV_MCANSS_MAIN_4_CLOCKS,						      J721S2_DEV_MCAN4_MCANSS_CAN_RXD,
		CLK_J721S2_BOARD_0_MCAN4_RX_OUT,
		1),
	DEV_CLK_MUX(J721S2_DEV_MCANSS_MAIN_4_CLOCKS,						      J721S2_DEV_MCAN4_MCANSS_CCLK_CLK,
		    CLK_J721S2_MCAN_CLK_SEL_OUT4,
		    1,
		    4),
	DEV_CLK_PARENT(J721S2_DEV_MCANSS_MAIN_4_CLOCKS,						      J721S2_DEV_MCAN4_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK,
		       CLK_J721S2_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK,				      1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_MCANSS_MAIN_4_CLOCKS,						      J721S2_DEV_MCAN4_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_J721S2_BOARD_0_MCU_EXT_REFCLK0_OUT,					      1,
		       1),
	DEV_CLK_PARENT(J721S2_DEV_MCANSS_MAIN_4_CLOCKS,						      J721S2_DEV_MCAN4_MCANSS_CCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT,
		       CLK_J721S2_BOARD_0_HFOSC1_CLK_OUT,					      1,
		       2),
	DEV_CLK_PARENT(J721S2_DEV_MCANSS_MAIN_4_CLOCKS,						      J721S2_DEV_MCAN4_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J721S2_GLUELOGIC_HFOSC0_CLKOUT,					      1,
		       3),
	DEV_CLK(J721S2_DEV_MCANSS_MAIN_4_CLOCKS,						      J721S2_DEV_MCAN4_MCANSS_HCLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J721S2_DEV_MCANSS_MAIN_5_CLOCKS,						      J721S2_DEV_MCAN5_MCANSS_CAN_RXD,
		CLK_J721S2_BOARD_0_MCAN5_RX_OUT,
		1),
	DEV_CLK_MUX(J721S2_DEV_MCANSS_MAIN_5_CLOCKS,						      J721S2_DEV_MCAN5_MCANSS_CCLK_CLK,
		    CLK_J721S2_MCAN_CLK_SEL_OUT5,
		    1,
		    4),
	DEV_CLK_PARENT(J721S2_DEV_MCANSS_MAIN_5_CLOCKS,						      J721S2_DEV_MCAN5_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK,
		       CLK_J721S2_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK,				      1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_MCANSS_MAIN_5_CLOCKS,						      J721S2_DEV_MCAN5_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_J721S2_BOARD_0_MCU_EXT_REFCLK0_OUT,					      1,
		       1),
	DEV_CLK_PARENT(J721S2_DEV_MCANSS_MAIN_5_CLOCKS,						      J721S2_DEV_MCAN5_MCANSS_CCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT,
		       CLK_J721S2_BOARD_0_HFOSC1_CLK_OUT,					      1,
		       2),
	DEV_CLK_PARENT(J721S2_DEV_MCANSS_MAIN_5_CLOCKS,						      J721S2_DEV_MCAN5_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J721S2_GLUELOGIC_HFOSC0_CLKOUT,					      1,
		       3),
	DEV_CLK(J721S2_DEV_MCANSS_MAIN_5_CLOCKS,						      J721S2_DEV_MCAN5_MCANSS_HCLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J721S2_DEV_MCANSS_MAIN_6_CLOCKS,						      J721S2_DEV_MCAN6_MCANSS_CAN_RXD,
		CLK_J721S2_BOARD_0_MCAN6_RX_OUT,
		1),
	DEV_CLK_MUX(J721S2_DEV_MCANSS_MAIN_6_CLOCKS,						      J721S2_DEV_MCAN6_MCANSS_CCLK_CLK,
		    CLK_J721S2_MCAN_CLK_SEL_OUT6,
		    1,
		    4),
	DEV_CLK_PARENT(J721S2_DEV_MCANSS_MAIN_6_CLOCKS,						      J721S2_DEV_MCAN6_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK,
		       CLK_J721S2_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK,				      1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_MCANSS_MAIN_6_CLOCKS,						      J721S2_DEV_MCAN6_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_J721S2_BOARD_0_MCU_EXT_REFCLK0_OUT,					      1,
		       1),
	DEV_CLK_PARENT(J721S2_DEV_MCANSS_MAIN_6_CLOCKS,						      J721S2_DEV_MCAN6_MCANSS_CCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT,
		       CLK_J721S2_BOARD_0_HFOSC1_CLK_OUT,					      1,
		       2),
	DEV_CLK_PARENT(J721S2_DEV_MCANSS_MAIN_6_CLOCKS,						      J721S2_DEV_MCAN6_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J721S2_GLUELOGIC_HFOSC0_CLKOUT,					      1,
		       3),
	DEV_CLK(J721S2_DEV_MCANSS_MAIN_6_CLOCKS,						      J721S2_DEV_MCAN6_MCANSS_HCLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J721S2_DEV_MCANSS_MAIN_7_CLOCKS,						      J721S2_DEV_MCAN7_MCANSS_CAN_RXD,
		CLK_J721S2_BOARD_0_MCAN7_RX_OUT,
		1),
	DEV_CLK_MUX(J721S2_DEV_MCANSS_MAIN_7_CLOCKS,						      J721S2_DEV_MCAN7_MCANSS_CCLK_CLK,
		    CLK_J721S2_MCAN_CLK_SEL_OUT7,
		    1,
		    4),
	DEV_CLK_PARENT(J721S2_DEV_MCANSS_MAIN_7_CLOCKS,						      J721S2_DEV_MCAN7_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK,
		       CLK_J721S2_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK,				      1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_MCANSS_MAIN_7_CLOCKS,						      J721S2_DEV_MCAN7_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_J721S2_BOARD_0_MCU_EXT_REFCLK0_OUT,					      1,
		       1),
	DEV_CLK_PARENT(J721S2_DEV_MCANSS_MAIN_7_CLOCKS,						      J721S2_DEV_MCAN7_MCANSS_CCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT,
		       CLK_J721S2_BOARD_0_HFOSC1_CLK_OUT,					      1,
		       2),
	DEV_CLK_PARENT(J721S2_DEV_MCANSS_MAIN_7_CLOCKS,						      J721S2_DEV_MCAN7_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J721S2_GLUELOGIC_HFOSC0_CLKOUT,					      1,
		       3),
	DEV_CLK(J721S2_DEV_MCANSS_MAIN_7_CLOCKS,						      J721S2_DEV_MCAN7_MCANSS_HCLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J721S2_DEV_MCANSS_MAIN_8_CLOCKS,						      J721S2_DEV_MCAN8_MCANSS_CAN_RXD,
		CLK_J721S2_BOARD_0_MCAN8_RX_OUT,
		1),
	DEV_CLK_MUX(J721S2_DEV_MCANSS_MAIN_8_CLOCKS,						      J721S2_DEV_MCAN8_MCANSS_CCLK_CLK,
		    CLK_J721S2_MCAN_CLK_SEL_OUT8,
		    1,
		    4),
	DEV_CLK_PARENT(J721S2_DEV_MCANSS_MAIN_8_CLOCKS,						      J721S2_DEV_MCAN8_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK,
		       CLK_J721S2_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK,				      1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_MCANSS_MAIN_8_CLOCKS,						      J721S2_DEV_MCAN8_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_J721S2_BOARD_0_MCU_EXT_REFCLK0_OUT,					      1,
		       1),
	DEV_CLK_PARENT(J721S2_DEV_MCANSS_MAIN_8_CLOCKS,						      J721S2_DEV_MCAN8_MCANSS_CCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT,
		       CLK_J721S2_BOARD_0_HFOSC1_CLK_OUT,					      1,
		       2),
	DEV_CLK_PARENT(J721S2_DEV_MCANSS_MAIN_8_CLOCKS,						      J721S2_DEV_MCAN8_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J721S2_GLUELOGIC_HFOSC0_CLKOUT,					      1,
		       3),
	DEV_CLK(J721S2_DEV_MCANSS_MAIN_8_CLOCKS,						      J721S2_DEV_MCAN8_MCANSS_HCLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J721S2_DEV_MCANSS_MAIN_9_CLOCKS,						      J721S2_DEV_MCAN9_MCANSS_CAN_RXD,
		CLK_J721S2_BOARD_0_MCAN9_RX_OUT,
		1),
	DEV_CLK_MUX(J721S2_DEV_MCANSS_MAIN_9_CLOCKS,						      J721S2_DEV_MCAN9_MCANSS_CCLK_CLK,
		    CLK_J721S2_MCAN_CLK_SEL_OUT9,
		    1,
		    4),
	DEV_CLK_PARENT(J721S2_DEV_MCANSS_MAIN_9_CLOCKS,						      J721S2_DEV_MCAN9_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK,
		       CLK_J721S2_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK,				      1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_MCANSS_MAIN_9_CLOCKS,						      J721S2_DEV_MCAN9_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_J721S2_BOARD_0_MCU_EXT_REFCLK0_OUT,					      1,
		       1),
	DEV_CLK_PARENT(J721S2_DEV_MCANSS_MAIN_9_CLOCKS,						      J721S2_DEV_MCAN9_MCANSS_CCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT,
		       CLK_J721S2_BOARD_0_HFOSC1_CLK_OUT,					      1,
		       2),
	DEV_CLK_PARENT(J721S2_DEV_MCANSS_MAIN_9_CLOCKS,						      J721S2_DEV_MCAN9_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J721S2_GLUELOGIC_HFOSC0_CLKOUT,					      1,
		       3),
	DEV_CLK(J721S2_DEV_MCANSS_MAIN_9_CLOCKS,						      J721S2_DEV_MCAN9_MCANSS_HCLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J721S2_DEV_MCANSS_MAIN_10_CLOCKS,						      J721S2_DEV_MCAN10_MCANSS_CAN_RXD,
		CLK_J721S2_BOARD_0_MCAN10_RX_OUT,
		1),
	DEV_CLK_MUX(J721S2_DEV_MCANSS_MAIN_10_CLOCKS,						      J721S2_DEV_MCAN10_MCANSS_CCLK_CLK,
		    CLK_J721S2_MCAN_CLK_SEL_OUT10,
		    1,
		    4),
	DEV_CLK_PARENT(J721S2_DEV_MCANSS_MAIN_10_CLOCKS,					      J721S2_DEV_MCAN10_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK,
		       CLK_J721S2_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK,				      1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_MCANSS_MAIN_10_CLOCKS,					      J721S2_DEV_MCAN10_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_J721S2_BOARD_0_MCU_EXT_REFCLK0_OUT,					      1,
		       1),
	DEV_CLK_PARENT(J721S2_DEV_MCANSS_MAIN_10_CLOCKS,					      J721S2_DEV_MCAN10_MCANSS_CCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT,
		       CLK_J721S2_BOARD_0_HFOSC1_CLK_OUT,					      1,
		       2),
	DEV_CLK_PARENT(J721S2_DEV_MCANSS_MAIN_10_CLOCKS,					      J721S2_DEV_MCAN10_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J721S2_GLUELOGIC_HFOSC0_CLKOUT,					      1,
		       3),
	DEV_CLK(J721S2_DEV_MCANSS_MAIN_10_CLOCKS,						      J721S2_DEV_MCAN10_MCANSS_HCLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J721S2_DEV_MCANSS_MAIN_11_CLOCKS,						      J721S2_DEV_MCAN11_MCANSS_CAN_RXD,
		CLK_J721S2_BOARD_0_MCAN11_RX_OUT,
		1),
	DEV_CLK_MUX(J721S2_DEV_MCANSS_MAIN_11_CLOCKS,						      J721S2_DEV_MCAN11_MCANSS_CCLK_CLK,
		    CLK_J721S2_MCAN_CLK_SEL_OUT11,
		    1,
		    4),
	DEV_CLK_PARENT(J721S2_DEV_MCANSS_MAIN_11_CLOCKS,					      J721S2_DEV_MCAN11_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK,
		       CLK_J721S2_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK,				      1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_MCANSS_MAIN_11_CLOCKS,					      J721S2_DEV_MCAN11_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_J721S2_BOARD_0_MCU_EXT_REFCLK0_OUT,					      1,
		       1),
	DEV_CLK_PARENT(J721S2_DEV_MCANSS_MAIN_11_CLOCKS,					      J721S2_DEV_MCAN11_MCANSS_CCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT,
		       CLK_J721S2_BOARD_0_HFOSC1_CLK_OUT,					      1,
		       2),
	DEV_CLK_PARENT(J721S2_DEV_MCANSS_MAIN_11_CLOCKS,					      J721S2_DEV_MCAN11_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J721S2_GLUELOGIC_HFOSC0_CLKOUT,					      1,
		       3),
	DEV_CLK(J721S2_DEV_MCANSS_MAIN_11_CLOCKS,						      J721S2_DEV_MCAN11_MCANSS_HCLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J721S2_DEV_MCANSS_MAIN_12_CLOCKS,						      J721S2_DEV_MCAN12_MCANSS_CAN_RXD,
		CLK_J721S2_BOARD_0_MCAN12_RX_OUT,
		1),
	DEV_CLK_MUX(J721S2_DEV_MCANSS_MAIN_12_CLOCKS,						      J721S2_DEV_MCAN12_MCANSS_CCLK_CLK,
		    CLK_J721S2_MCAN_CLK_SEL_OUT12,
		    1,
		    4),
	DEV_CLK_PARENT(J721S2_DEV_MCANSS_MAIN_12_CLOCKS,					      J721S2_DEV_MCAN12_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK,
		       CLK_J721S2_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK,				      1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_MCANSS_MAIN_12_CLOCKS,					      J721S2_DEV_MCAN12_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_J721S2_BOARD_0_MCU_EXT_REFCLK0_OUT,					      1,
		       1),
	DEV_CLK_PARENT(J721S2_DEV_MCANSS_MAIN_12_CLOCKS,					      J721S2_DEV_MCAN12_MCANSS_CCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT,
		       CLK_J721S2_BOARD_0_HFOSC1_CLK_OUT,					      1,
		       2),
	DEV_CLK_PARENT(J721S2_DEV_MCANSS_MAIN_12_CLOCKS,					      J721S2_DEV_MCAN12_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J721S2_GLUELOGIC_HFOSC0_CLKOUT,					      1,
		       3),
	DEV_CLK(J721S2_DEV_MCANSS_MAIN_12_CLOCKS,						      J721S2_DEV_MCAN12_MCANSS_HCLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J721S2_DEV_MCANSS_MAIN_13_CLOCKS,						      J721S2_DEV_MCAN13_MCANSS_CAN_RXD,
		CLK_J721S2_BOARD_0_MCAN13_RX_OUT,
		1),
	DEV_CLK_MUX(J721S2_DEV_MCANSS_MAIN_13_CLOCKS,						      J721S2_DEV_MCAN13_MCANSS_CCLK_CLK,
		    CLK_J721S2_MCAN_CLK_SEL_OUT13,
		    1,
		    4),
	DEV_CLK_PARENT(J721S2_DEV_MCANSS_MAIN_13_CLOCKS,					      J721S2_DEV_MCAN13_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK,
		       CLK_J721S2_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK,				      1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_MCANSS_MAIN_13_CLOCKS,					      J721S2_DEV_MCAN13_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_J721S2_BOARD_0_MCU_EXT_REFCLK0_OUT,					      1,
		       1),
	DEV_CLK_PARENT(J721S2_DEV_MCANSS_MAIN_13_CLOCKS,					      J721S2_DEV_MCAN13_MCANSS_CCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT,
		       CLK_J721S2_BOARD_0_HFOSC1_CLK_OUT,					      1,
		       2),
	DEV_CLK_PARENT(J721S2_DEV_MCANSS_MAIN_13_CLOCKS,					      J721S2_DEV_MCAN13_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J721S2_GLUELOGIC_HFOSC0_CLKOUT,					      1,
		       3),
	DEV_CLK(J721S2_DEV_MCANSS_MAIN_13_CLOCKS,						      J721S2_DEV_MCAN13_MCANSS_HCLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J721S2_DEV_MCANSS_MAIN_14_CLOCKS,						      J721S2_DEV_MCAN14_MCANSS_CAN_RXD,
		CLK_J721S2_BOARD_0_MCAN14_RX_OUT,
		1),
	DEV_CLK_MUX(J721S2_DEV_MCANSS_MAIN_14_CLOCKS,						      J721S2_DEV_MCAN14_MCANSS_CCLK_CLK,
		    CLK_J721S2_MCAN_CLK_SEL_OUT14_0,						      1,
		    4),
	DEV_CLK_PARENT(J721S2_DEV_MCANSS_MAIN_14_CLOCKS,					      J721S2_DEV_MCAN14_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK,
		       CLK_J721S2_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK,				      1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_MCANSS_MAIN_14_CLOCKS,					      J721S2_DEV_MCAN14_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_J721S2_BOARD_0_MCU_EXT_REFCLK0_OUT,					      1,
		       1),
	DEV_CLK_PARENT(J721S2_DEV_MCANSS_MAIN_14_CLOCKS,					      J721S2_DEV_MCAN14_MCANSS_CCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT,
		       CLK_J721S2_BOARD_0_HFOSC1_CLK_OUT,					      1,
		       2),
	DEV_CLK_PARENT(J721S2_DEV_MCANSS_MAIN_14_CLOCKS,					      J721S2_DEV_MCAN14_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J721S2_GLUELOGIC_HFOSC0_CLKOUT,					      1,
		       3),
	DEV_CLK(J721S2_DEV_MCANSS_MAIN_14_CLOCKS,						      J721S2_DEV_MCAN14_MCANSS_HCLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J721S2_DEV_MCANSS_MAIN_15_CLOCKS,						      J721S2_DEV_MCAN15_MCANSS_CAN_RXD,
		CLK_J721S2_BOARD_0_MCAN15_RX_OUT,
		1),
	DEV_CLK_MUX(J721S2_DEV_MCANSS_MAIN_15_CLOCKS,						      J721S2_DEV_MCAN15_MCANSS_CCLK_CLK,
		    CLK_J721S2_MCAN_CLK_SEL_OUT15_0,						      1,
		    4),
	DEV_CLK_PARENT(J721S2_DEV_MCANSS_MAIN_15_CLOCKS,					      J721S2_DEV_MCAN15_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK,
		       CLK_J721S2_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK,				      1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_MCANSS_MAIN_15_CLOCKS,					      J721S2_DEV_MCAN15_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_J721S2_BOARD_0_MCU_EXT_REFCLK0_OUT,					      1,
		       1),
	DEV_CLK_PARENT(J721S2_DEV_MCANSS_MAIN_15_CLOCKS,					      J721S2_DEV_MCAN15_MCANSS_CCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT,
		       CLK_J721S2_BOARD_0_HFOSC1_CLK_OUT,					      1,
		       2),
	DEV_CLK_PARENT(J721S2_DEV_MCANSS_MAIN_15_CLOCKS,					      J721S2_DEV_MCAN15_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J721S2_GLUELOGIC_HFOSC0_CLKOUT,					      1,
		       3),
	DEV_CLK(J721S2_DEV_MCANSS_MAIN_15_CLOCKS,						      J721S2_DEV_MCAN15_MCANSS_HCLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J721S2_DEV_MCANSS_MAIN_16_CLOCKS,						      J721S2_DEV_MCAN16_MCANSS_CAN_RXD,
		CLK_J721S2_BOARD_0_MCAN16_RX_OUT,
		1),
	DEV_CLK_MUX(J721S2_DEV_MCANSS_MAIN_16_CLOCKS,						      J721S2_DEV_MCAN16_MCANSS_CCLK_CLK,
		    CLK_J721S2_MCAN_CLK_SEL_OUT16_0,						      1,
		    4),
	DEV_CLK_PARENT(J721S2_DEV_MCANSS_MAIN_16_CLOCKS,					      J721S2_DEV_MCAN16_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK,
		       CLK_J721S2_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK,				      1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_MCANSS_MAIN_16_CLOCKS,					      J721S2_DEV_MCAN16_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_J721S2_BOARD_0_MCU_EXT_REFCLK0_OUT,					      1,
		       1),
	DEV_CLK_PARENT(J721S2_DEV_MCANSS_MAIN_16_CLOCKS,					      J721S2_DEV_MCAN16_MCANSS_CCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT,
		       CLK_J721S2_BOARD_0_HFOSC1_CLK_OUT,					      1,
		       2),
	DEV_CLK_PARENT(J721S2_DEV_MCANSS_MAIN_16_CLOCKS,					      J721S2_DEV_MCAN16_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J721S2_GLUELOGIC_HFOSC0_CLKOUT,					      1,
		       3),
	DEV_CLK(J721S2_DEV_MCANSS_MAIN_16_CLOCKS,						      J721S2_DEV_MCAN16_MCANSS_HCLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J721S2_DEV_COMPUTE_CLUSTER_J7AE_MAIN_0_A72SS0_CORE0_0_CLOCKS,			      J721S2_DEV_A72SS0_CORE0_ARM_CLK_CLK,
		CLK_J721S2_HSDIV0_16FFT_MAIN_8_HSDIVOUT0_CLK,
		1),
	DEV_CLK(J721S2_DEV_COMPUTE_CLUSTER_J7AE_MAIN_0_A72SS0_CORE1_0_CLOCKS,			      J721S2_DEV_A72SS0_CORE1_ARM_CLK_CLK,
		CLK_J721S2_HSDIV0_16FFT_MAIN_8_HSDIVOUT0_CLK,
		1),
	DEV_CLK(J721S2_DEV_MCANSS_MAIN_17_CLOCKS,						      J721S2_DEV_MCAN17_MCANSS_CAN_RXD,
		CLK_J721S2_BOARD_0_MCAN17_RX_OUT,
		1),
	DEV_CLK_MUX(J721S2_DEV_MCANSS_MAIN_17_CLOCKS,						      J721S2_DEV_MCAN17_MCANSS_CCLK_CLK,
		    CLK_J721S2_MCAN_CLK_SEL_OUT17_0,						      1,
		    4),
	DEV_CLK_PARENT(J721S2_DEV_MCANSS_MAIN_17_CLOCKS,					      J721S2_DEV_MCAN17_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK,
		       CLK_J721S2_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK,				      1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_MCANSS_MAIN_17_CLOCKS,					      J721S2_DEV_MCAN17_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_J721S2_BOARD_0_MCU_EXT_REFCLK0_OUT,					      1,
		       1),
	DEV_CLK_PARENT(J721S2_DEV_MCANSS_MAIN_17_CLOCKS,					      J721S2_DEV_MCAN17_MCANSS_CCLK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT,
		       CLK_J721S2_BOARD_0_HFOSC1_CLK_OUT,					      1,
		       2),
	DEV_CLK_PARENT(J721S2_DEV_MCANSS_MAIN_17_CLOCKS,					      J721S2_DEV_MCAN17_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J721S2_GLUELOGIC_HFOSC0_CLKOUT,					      1,
		       3),
	DEV_CLK(J721S2_DEV_MCANSS_MAIN_17_CLOCKS,						      J721S2_DEV_MCAN17_MCANSS_HCLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(J721S2_DEV_MCASP_MAIN_0_CLOCKS,						      J721S2_DEV_MCASP0_AUX_CLK,
		    CLK_J721S2_MCASP_AUXCLK_SEL_OUT0,						      1,
		    8),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_0_CLOCKS,						      J721S2_DEV_MCASP0_AUX_CLK_PARENT_HSDIV2_16FFT_MAIN_4_HSDIVOUT0_CLK,
		       CLK_J721S2_HSDIV2_16FFT_MAIN_4_HSDIVOUT0_CLK,				      1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_0_CLOCKS,						      J721S2_DEV_MCASP0_AUX_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK,
		       CLK_J721S2_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK,				      1,
		       1),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_0_CLOCKS,						      J721S2_DEV_MCASP0_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,
		       CLK_J721S2_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,				      1,
		       4),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_0_CLOCKS,						      J721S2_DEV_MCASP0_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,
		       CLK_J721S2_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,				      1,
		       5),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_0_CLOCKS,						      J721S2_DEV_MCASP0_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2,
		       CLK_J721S2_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2,				      1,
		       6),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_0_CLOCKS,						      J721S2_DEV_MCASP0_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3,
		       CLK_J721S2_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3,				      1,
		       7),
	DEV_CLK(J721S2_DEV_MCASP_MAIN_0_CLOCKS,							      J721S2_DEV_MCASP0_MCASP_ACLKR_PIN,
		CLK_J721S2_BOARD_0_MCASP0_ACLKR_OUT,
		1),
	DEV_CLK(J721S2_DEV_MCASP_MAIN_0_CLOCKS,							      J721S2_DEV_MCASP0_MCASP_ACLKX_PIN,
		CLK_J721S2_BOARD_0_MCASP0_ACLKX_OUT,
		1),
	DEV_CLK_MUX(J721S2_DEV_MCASP_MAIN_0_CLOCKS,						      J721S2_DEV_MCASP0_MCASP_AHCLKR_PIN,
		    CLK_J721S2_MCASP_AHCLKR_MUX_OUT0,						      1,
		    16),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_0_CLOCKS,						      J721S2_DEV_MCASP0_MCASP_AHCLKR_PIN_PARENT_BOARD_0_HFOSC1_CLK_OUT,
		       CLK_J721S2_BOARD_0_HFOSC1_CLK_OUT,					      1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_0_CLOCKS,						      J721S2_DEV_MCASP0_MCASP_AHCLKR_PIN_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J721S2_GLUELOGIC_HFOSC0_CLKOUT,					      1,
		       1),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_0_CLOCKS,						      J721S2_DEV_MCASP0_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2,
		       CLK_J721S2_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2,				      1,
		       10),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_0_CLOCKS,						      J721S2_DEV_MCASP0_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3,
		       CLK_J721S2_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3,				      1,
		       11),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_0_CLOCKS,						      J721S2_DEV_MCASP0_MCASP_AHCLKR_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT,
		       CLK_J721S2_BOARD_0_AUDIO_EXT_REFCLK0_OUT,				      1,
		       2),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_0_CLOCKS,						      J721S2_DEV_MCASP0_MCASP_AHCLKR_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT,
		       CLK_J721S2_BOARD_0_AUDIO_EXT_REFCLK1_OUT,				      1,
		       3),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_0_CLOCKS,						      J721S2_DEV_MCASP0_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,
		       CLK_J721S2_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,				      1,
		       8),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_0_CLOCKS,						      J721S2_DEV_MCASP0_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,
		       CLK_J721S2_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,				      1,
		       9),
	DEV_CLK_MUX(J721S2_DEV_MCASP_MAIN_0_CLOCKS,						      J721S2_DEV_MCASP0_MCASP_AHCLKX_PIN,
		    CLK_J721S2_MCASP_AHCLKX_MUX_OUT0,						      1,
		    16),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_0_CLOCKS,						      J721S2_DEV_MCASP0_MCASP_AHCLKX_PIN_PARENT_BOARD_0_HFOSC1_CLK_OUT,
		       CLK_J721S2_BOARD_0_HFOSC1_CLK_OUT,					      1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_0_CLOCKS,						      J721S2_DEV_MCASP0_MCASP_AHCLKX_PIN_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J721S2_GLUELOGIC_HFOSC0_CLKOUT,					      1,
		       1),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_0_CLOCKS,						      J721S2_DEV_MCASP0_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2,
		       CLK_J721S2_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2,				      1,
		       10),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_0_CLOCKS,						      J721S2_DEV_MCASP0_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3,
		       CLK_J721S2_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3,				      1,
		       11),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_0_CLOCKS,						      J721S2_DEV_MCASP0_MCASP_AHCLKX_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT,
		       CLK_J721S2_BOARD_0_AUDIO_EXT_REFCLK0_OUT,				      1,
		       2),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_0_CLOCKS,						      J721S2_DEV_MCASP0_MCASP_AHCLKX_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT,
		       CLK_J721S2_BOARD_0_AUDIO_EXT_REFCLK1_OUT,				      1,
		       3),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_0_CLOCKS,						      J721S2_DEV_MCASP0_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,
		       CLK_J721S2_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,				      1,
		       8),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_0_CLOCKS,						      J721S2_DEV_MCASP0_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,
		       CLK_J721S2_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,				      1,
		       9),
	DEV_CLK(J721S2_DEV_MCASP_MAIN_0_CLOCKS,							      J721S2_DEV_MCASP0_VBUSP_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK_OUTPUT(J721S2_DEV_MCASP_MAIN_0_CLOCKS,						      J721S2_DEV_MCASP0_MCASP_ACLKR_POUT,
		       CLK_J721S2_MCASP_MAIN_0_MCASP_ACLKR_POUT),
	DEV_CLK_OUTPUT(J721S2_DEV_MCASP_MAIN_0_CLOCKS,						      J721S2_DEV_MCASP0_MCASP_ACLKX_POUT,
		       CLK_J721S2_MCASP_MAIN_0_MCASP_ACLKX_POUT),
	DEV_CLK_OUTPUT(J721S2_DEV_MCASP_MAIN_0_CLOCKS,						      J721S2_DEV_MCASP0_MCASP_AFSR_POUT,
		       CLK_J721S2_MCASP_MAIN_0_MCASP_AFSR_POUT),
	DEV_CLK_OUTPUT(J721S2_DEV_MCASP_MAIN_0_CLOCKS,						      J721S2_DEV_MCASP0_MCASP_AFSX_POUT,
		       CLK_J721S2_MCASP_MAIN_0_MCASP_AFSX_POUT),
	DEV_CLK_OUTPUT(J721S2_DEV_MCASP_MAIN_0_CLOCKS,						      J721S2_DEV_MCASP0_MCASP_AHCLKR_POUT,
		       CLK_J721S2_MCASP_MAIN_0_MCASP_AHCLKR_POUT),
	DEV_CLK_OUTPUT(J721S2_DEV_MCASP_MAIN_0_CLOCKS,						      J721S2_DEV_MCASP0_MCASP_AHCLKX_POUT,
		       CLK_J721S2_MCASP_MAIN_0_MCASP_AHCLKX_POUT),
	DEV_CLK_MUX(J721S2_DEV_MCASP_MAIN_1_CLOCKS,						      J721S2_DEV_MCASP1_AUX_CLK,
		    CLK_J721S2_MCASP_AUXCLK_SEL_OUT1,						      1,
		    8),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_1_CLOCKS,						      J721S2_DEV_MCASP1_AUX_CLK_PARENT_HSDIV2_16FFT_MAIN_4_HSDIVOUT0_CLK,
		       CLK_J721S2_HSDIV2_16FFT_MAIN_4_HSDIVOUT0_CLK,				      1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_1_CLOCKS,						      J721S2_DEV_MCASP1_AUX_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK,
		       CLK_J721S2_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK,				      1,
		       1),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_1_CLOCKS,						      J721S2_DEV_MCASP1_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,
		       CLK_J721S2_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,				      1,
		       4),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_1_CLOCKS,						      J721S2_DEV_MCASP1_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,
		       CLK_J721S2_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,				      1,
		       5),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_1_CLOCKS,						      J721S2_DEV_MCASP1_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2,
		       CLK_J721S2_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2,				      1,
		       6),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_1_CLOCKS,						      J721S2_DEV_MCASP1_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3,
		       CLK_J721S2_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3,				      1,
		       7),
	DEV_CLK(J721S2_DEV_MCASP_MAIN_1_CLOCKS,							      J721S2_DEV_MCASP1_MCASP_ACLKR_PIN,
		CLK_J721S2_BOARD_0_MCASP1_ACLKR_OUT,
		1),
	DEV_CLK(J721S2_DEV_MCASP_MAIN_1_CLOCKS,							      J721S2_DEV_MCASP1_MCASP_ACLKX_PIN,
		CLK_J721S2_BOARD_0_MCASP1_ACLKX_OUT,
		1),
	DEV_CLK_MUX(J721S2_DEV_MCASP_MAIN_1_CLOCKS,						      J721S2_DEV_MCASP1_MCASP_AHCLKR_PIN,
		    CLK_J721S2_MCASP_AHCLKR_MUX_OUT1,						      1,
		    16),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_1_CLOCKS,						      J721S2_DEV_MCASP1_MCASP_AHCLKR_PIN_PARENT_BOARD_0_HFOSC1_CLK_OUT,
		       CLK_J721S2_BOARD_0_HFOSC1_CLK_OUT,					      1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_1_CLOCKS,						      J721S2_DEV_MCASP1_MCASP_AHCLKR_PIN_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J721S2_GLUELOGIC_HFOSC0_CLKOUT,					      1,
		       1),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_1_CLOCKS,						      J721S2_DEV_MCASP1_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2,
		       CLK_J721S2_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2,				      1,
		       10),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_1_CLOCKS,						      J721S2_DEV_MCASP1_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3,
		       CLK_J721S2_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3,				      1,
		       11),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_1_CLOCKS,						      J721S2_DEV_MCASP1_MCASP_AHCLKR_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT,
		       CLK_J721S2_BOARD_0_AUDIO_EXT_REFCLK0_OUT,				      1,
		       2),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_1_CLOCKS,						      J721S2_DEV_MCASP1_MCASP_AHCLKR_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT,
		       CLK_J721S2_BOARD_0_AUDIO_EXT_REFCLK1_OUT,				      1,
		       3),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_1_CLOCKS,						      J721S2_DEV_MCASP1_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,
		       CLK_J721S2_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,				      1,
		       8),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_1_CLOCKS,						      J721S2_DEV_MCASP1_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,
		       CLK_J721S2_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,				      1,
		       9),
	DEV_CLK_MUX(J721S2_DEV_MCASP_MAIN_1_CLOCKS,						      J721S2_DEV_MCASP1_MCASP_AHCLKX_PIN,
		    CLK_J721S2_MCASP_AHCLKX_MUX_OUT1,						      1,
		    16),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_1_CLOCKS,						      J721S2_DEV_MCASP1_MCASP_AHCLKX_PIN_PARENT_BOARD_0_HFOSC1_CLK_OUT,
		       CLK_J721S2_BOARD_0_HFOSC1_CLK_OUT,					      1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_1_CLOCKS,						      J721S2_DEV_MCASP1_MCASP_AHCLKX_PIN_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J721S2_GLUELOGIC_HFOSC0_CLKOUT,					      1,
		       1),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_1_CLOCKS,						      J721S2_DEV_MCASP1_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2,
		       CLK_J721S2_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2,				      1,
		       10),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_1_CLOCKS,						      J721S2_DEV_MCASP1_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3,
		       CLK_J721S2_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3,				      1,
		       11),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_1_CLOCKS,						      J721S2_DEV_MCASP1_MCASP_AHCLKX_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT,
		       CLK_J721S2_BOARD_0_AUDIO_EXT_REFCLK0_OUT,				      1,
		       2),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_1_CLOCKS,						      J721S2_DEV_MCASP1_MCASP_AHCLKX_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT,
		       CLK_J721S2_BOARD_0_AUDIO_EXT_REFCLK1_OUT,				      1,
		       3),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_1_CLOCKS,						      J721S2_DEV_MCASP1_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,
		       CLK_J721S2_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,				      1,
		       8),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_1_CLOCKS,						      J721S2_DEV_MCASP1_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,
		       CLK_J721S2_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,				      1,
		       9),
	DEV_CLK(J721S2_DEV_MCASP_MAIN_1_CLOCKS,							      J721S2_DEV_MCASP1_VBUSP_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK_OUTPUT(J721S2_DEV_MCASP_MAIN_1_CLOCKS,						      J721S2_DEV_MCASP1_MCASP_ACLKR_POUT,
		       CLK_J721S2_MCASP_MAIN_1_MCASP_ACLKR_POUT),
	DEV_CLK_OUTPUT(J721S2_DEV_MCASP_MAIN_1_CLOCKS,						      J721S2_DEV_MCASP1_MCASP_ACLKX_POUT,
		       CLK_J721S2_MCASP_MAIN_1_MCASP_ACLKX_POUT),
	DEV_CLK_OUTPUT(J721S2_DEV_MCASP_MAIN_1_CLOCKS,						      J721S2_DEV_MCASP1_MCASP_AFSR_POUT,
		       CLK_J721S2_MCASP_MAIN_1_MCASP_AFSR_POUT),
	DEV_CLK_OUTPUT(J721S2_DEV_MCASP_MAIN_1_CLOCKS,						      J721S2_DEV_MCASP1_MCASP_AFSX_POUT,
		       CLK_J721S2_MCASP_MAIN_1_MCASP_AFSX_POUT),
	DEV_CLK_OUTPUT(J721S2_DEV_MCASP_MAIN_1_CLOCKS,						      J721S2_DEV_MCASP1_MCASP_AHCLKR_POUT,
		       CLK_J721S2_MCASP_MAIN_1_MCASP_AHCLKR_POUT),
	DEV_CLK_OUTPUT(J721S2_DEV_MCASP_MAIN_1_CLOCKS,						      J721S2_DEV_MCASP1_MCASP_AHCLKX_POUT,
		       CLK_J721S2_MCASP_MAIN_1_MCASP_AHCLKX_POUT),
	DEV_CLK_MUX(J721S2_DEV_MCASP_MAIN_2_CLOCKS,						      J721S2_DEV_MCASP2_AUX_CLK,
		    CLK_J721S2_MCASP_AUXCLK_SEL_OUT2,						      1,
		    8),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_2_CLOCKS,						      J721S2_DEV_MCASP2_AUX_CLK_PARENT_HSDIV2_16FFT_MAIN_4_HSDIVOUT0_CLK,
		       CLK_J721S2_HSDIV2_16FFT_MAIN_4_HSDIVOUT0_CLK,				      1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_2_CLOCKS,						      J721S2_DEV_MCASP2_AUX_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK,
		       CLK_J721S2_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK,				      1,
		       1),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_2_CLOCKS,						      J721S2_DEV_MCASP2_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,
		       CLK_J721S2_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,				      1,
		       4),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_2_CLOCKS,						      J721S2_DEV_MCASP2_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,
		       CLK_J721S2_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,				      1,
		       5),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_2_CLOCKS,						      J721S2_DEV_MCASP2_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2,
		       CLK_J721S2_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2,				      1,
		       6),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_2_CLOCKS,						      J721S2_DEV_MCASP2_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3,
		       CLK_J721S2_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3,				      1,
		       7),
	DEV_CLK(J721S2_DEV_MCASP_MAIN_2_CLOCKS,							      J721S2_DEV_MCASP2_MCASP_ACLKR_PIN,
		CLK_J721S2_BOARD_0_MCASP2_ACLKR_OUT,
		1),
	DEV_CLK(J721S2_DEV_MCASP_MAIN_2_CLOCKS,							      J721S2_DEV_MCASP2_MCASP_ACLKX_PIN,
		CLK_J721S2_BOARD_0_MCASP2_ACLKX_OUT,
		1),
	DEV_CLK_MUX(J721S2_DEV_MCASP_MAIN_2_CLOCKS,						      J721S2_DEV_MCASP2_MCASP_AHCLKR_PIN,
		    CLK_J721S2_MCASP_AHCLKR_MUX_OUT2,						      1,
		    16),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_2_CLOCKS,						      J721S2_DEV_MCASP2_MCASP_AHCLKR_PIN_PARENT_BOARD_0_HFOSC1_CLK_OUT,
		       CLK_J721S2_BOARD_0_HFOSC1_CLK_OUT,					      1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_2_CLOCKS,						      J721S2_DEV_MCASP2_MCASP_AHCLKR_PIN_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J721S2_GLUELOGIC_HFOSC0_CLKOUT,					      1,
		       1),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_2_CLOCKS,						      J721S2_DEV_MCASP2_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2,
		       CLK_J721S2_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2,				      1,
		       10),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_2_CLOCKS,						      J721S2_DEV_MCASP2_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3,
		       CLK_J721S2_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3,				      1,
		       11),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_2_CLOCKS,						      J721S2_DEV_MCASP2_MCASP_AHCLKR_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT,
		       CLK_J721S2_BOARD_0_AUDIO_EXT_REFCLK0_OUT,				      1,
		       2),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_2_CLOCKS,						      J721S2_DEV_MCASP2_MCASP_AHCLKR_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT,
		       CLK_J721S2_BOARD_0_AUDIO_EXT_REFCLK1_OUT,				      1,
		       3),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_2_CLOCKS,						      J721S2_DEV_MCASP2_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,
		       CLK_J721S2_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,				      1,
		       8),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_2_CLOCKS,						      J721S2_DEV_MCASP2_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,
		       CLK_J721S2_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,				      1,
		       9),
	DEV_CLK_MUX(J721S2_DEV_MCASP_MAIN_2_CLOCKS,						      J721S2_DEV_MCASP2_MCASP_AHCLKX_PIN,
		    CLK_J721S2_MCASP_AHCLKX_MUX_OUT2,						      1,
		    16),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_2_CLOCKS,						      J721S2_DEV_MCASP2_MCASP_AHCLKX_PIN_PARENT_BOARD_0_HFOSC1_CLK_OUT,
		       CLK_J721S2_BOARD_0_HFOSC1_CLK_OUT,					      1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_2_CLOCKS,						      J721S2_DEV_MCASP2_MCASP_AHCLKX_PIN_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J721S2_GLUELOGIC_HFOSC0_CLKOUT,					      1,
		       1),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_2_CLOCKS,						      J721S2_DEV_MCASP2_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2,
		       CLK_J721S2_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2,				      1,
		       10),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_2_CLOCKS,						      J721S2_DEV_MCASP2_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3,
		       CLK_J721S2_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3,				      1,
		       11),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_2_CLOCKS,						      J721S2_DEV_MCASP2_MCASP_AHCLKX_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT,
		       CLK_J721S2_BOARD_0_AUDIO_EXT_REFCLK0_OUT,				      1,
		       2),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_2_CLOCKS,						      J721S2_DEV_MCASP2_MCASP_AHCLKX_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT,
		       CLK_J721S2_BOARD_0_AUDIO_EXT_REFCLK1_OUT,				      1,
		       3),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_2_CLOCKS,						      J721S2_DEV_MCASP2_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,
		       CLK_J721S2_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,				      1,
		       8),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_2_CLOCKS,						      J721S2_DEV_MCASP2_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,
		       CLK_J721S2_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,				      1,
		       9),
	DEV_CLK(J721S2_DEV_MCASP_MAIN_2_CLOCKS,							      J721S2_DEV_MCASP2_VBUSP_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK_OUTPUT(J721S2_DEV_MCASP_MAIN_2_CLOCKS,						      J721S2_DEV_MCASP2_MCASP_ACLKR_POUT,
		       CLK_J721S2_MCASP_MAIN_2_MCASP_ACLKR_POUT),
	DEV_CLK_OUTPUT(J721S2_DEV_MCASP_MAIN_2_CLOCKS,						      J721S2_DEV_MCASP2_MCASP_ACLKX_POUT,
		       CLK_J721S2_MCASP_MAIN_2_MCASP_ACLKX_POUT),
	DEV_CLK_OUTPUT(J721S2_DEV_MCASP_MAIN_2_CLOCKS,						      J721S2_DEV_MCASP2_MCASP_AFSR_POUT,
		       CLK_J721S2_MCASP_MAIN_2_MCASP_AFSR_POUT),
	DEV_CLK_OUTPUT(J721S2_DEV_MCASP_MAIN_2_CLOCKS,						      J721S2_DEV_MCASP2_MCASP_AFSX_POUT,
		       CLK_J721S2_MCASP_MAIN_2_MCASP_AFSX_POUT),
	DEV_CLK_OUTPUT(J721S2_DEV_MCASP_MAIN_2_CLOCKS,						      J721S2_DEV_MCASP2_MCASP_AHCLKR_POUT,
		       CLK_J721S2_MCASP_MAIN_2_MCASP_AHCLKR_POUT),
	DEV_CLK_OUTPUT(J721S2_DEV_MCASP_MAIN_2_CLOCKS,						      J721S2_DEV_MCASP2_MCASP_AHCLKX_POUT,
		       CLK_J721S2_MCASP_MAIN_2_MCASP_AHCLKX_POUT),
	DEV_CLK_MUX(J721S2_DEV_MCASP_MAIN_3_CLOCKS,						      J721S2_DEV_MCASP3_AUX_CLK,
		    CLK_J721S2_MCASP_AUXCLK_SEL_OUT3,						      1,
		    8),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_3_CLOCKS,						      J721S2_DEV_MCASP3_AUX_CLK_PARENT_HSDIV2_16FFT_MAIN_4_HSDIVOUT0_CLK,
		       CLK_J721S2_HSDIV2_16FFT_MAIN_4_HSDIVOUT0_CLK,				      1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_3_CLOCKS,						      J721S2_DEV_MCASP3_AUX_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK,
		       CLK_J721S2_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK,				      1,
		       1),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_3_CLOCKS,						      J721S2_DEV_MCASP3_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,
		       CLK_J721S2_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,				      1,
		       4),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_3_CLOCKS,						      J721S2_DEV_MCASP3_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,
		       CLK_J721S2_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,				      1,
		       5),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_3_CLOCKS,						      J721S2_DEV_MCASP3_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2,
		       CLK_J721S2_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2,				      1,
		       6),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_3_CLOCKS,						      J721S2_DEV_MCASP3_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3,
		       CLK_J721S2_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3,				      1,
		       7),
	DEV_CLK(J721S2_DEV_MCASP_MAIN_3_CLOCKS,							      J721S2_DEV_MCASP3_MCASP_ACLKR_PIN,
		CLK_J721S2_BOARD_0_MCASP3_ACLKR_OUT,
		1),
	DEV_CLK(J721S2_DEV_MCASP_MAIN_3_CLOCKS,							      J721S2_DEV_MCASP3_MCASP_ACLKX_PIN,
		CLK_J721S2_BOARD_0_MCASP3_ACLKX_OUT,
		1),
	DEV_CLK_MUX(J721S2_DEV_MCASP_MAIN_3_CLOCKS,						      J721S2_DEV_MCASP3_MCASP_AHCLKR_PIN,
		    CLK_J721S2_MCASP_AHCLKR_MUX_OUT3,						      1,
		    16),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_3_CLOCKS,						      J721S2_DEV_MCASP3_MCASP_AHCLKR_PIN_PARENT_BOARD_0_HFOSC1_CLK_OUT,
		       CLK_J721S2_BOARD_0_HFOSC1_CLK_OUT,					      1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_3_CLOCKS,						      J721S2_DEV_MCASP3_MCASP_AHCLKR_PIN_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J721S2_GLUELOGIC_HFOSC0_CLKOUT,					      1,
		       1),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_3_CLOCKS,						      J721S2_DEV_MCASP3_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2,
		       CLK_J721S2_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2,				      1,
		       10),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_3_CLOCKS,						      J721S2_DEV_MCASP3_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3,
		       CLK_J721S2_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3,				      1,
		       11),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_3_CLOCKS,						      J721S2_DEV_MCASP3_MCASP_AHCLKR_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT,
		       CLK_J721S2_BOARD_0_AUDIO_EXT_REFCLK0_OUT,				      1,
		       2),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_3_CLOCKS,						      J721S2_DEV_MCASP3_MCASP_AHCLKR_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT,
		       CLK_J721S2_BOARD_0_AUDIO_EXT_REFCLK1_OUT,				      1,
		       3),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_3_CLOCKS,						      J721S2_DEV_MCASP3_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,
		       CLK_J721S2_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,				      1,
		       8),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_3_CLOCKS,						      J721S2_DEV_MCASP3_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,
		       CLK_J721S2_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,				      1,
		       9),
	DEV_CLK_MUX(J721S2_DEV_MCASP_MAIN_3_CLOCKS,						      J721S2_DEV_MCASP3_MCASP_AHCLKX_PIN,
		    CLK_J721S2_MCASP_AHCLKX_MUX_OUT3,						      1,
		    16),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_3_CLOCKS,						      J721S2_DEV_MCASP3_MCASP_AHCLKX_PIN_PARENT_BOARD_0_HFOSC1_CLK_OUT,
		       CLK_J721S2_BOARD_0_HFOSC1_CLK_OUT,					      1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_3_CLOCKS,						      J721S2_DEV_MCASP3_MCASP_AHCLKX_PIN_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J721S2_GLUELOGIC_HFOSC0_CLKOUT,					      1,
		       1),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_3_CLOCKS,						      J721S2_DEV_MCASP3_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2,
		       CLK_J721S2_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2,				      1,
		       10),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_3_CLOCKS,						      J721S2_DEV_MCASP3_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3,
		       CLK_J721S2_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3,				      1,
		       11),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_3_CLOCKS,						      J721S2_DEV_MCASP3_MCASP_AHCLKX_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT,
		       CLK_J721S2_BOARD_0_AUDIO_EXT_REFCLK0_OUT,				      1,
		       2),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_3_CLOCKS,						      J721S2_DEV_MCASP3_MCASP_AHCLKX_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT,
		       CLK_J721S2_BOARD_0_AUDIO_EXT_REFCLK1_OUT,				      1,
		       3),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_3_CLOCKS,						      J721S2_DEV_MCASP3_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,
		       CLK_J721S2_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,				      1,
		       8),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_3_CLOCKS,						      J721S2_DEV_MCASP3_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,
		       CLK_J721S2_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,				      1,
		       9),
	DEV_CLK(J721S2_DEV_MCASP_MAIN_3_CLOCKS,							      J721S2_DEV_MCASP3_VBUSP_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK_OUTPUT(J721S2_DEV_MCASP_MAIN_3_CLOCKS,						      J721S2_DEV_MCASP3_MCASP_ACLKR_POUT,
		       CLK_J721S2_MCASP_MAIN_3_MCASP_ACLKR_POUT),
	DEV_CLK_OUTPUT(J721S2_DEV_MCASP_MAIN_3_CLOCKS,						      J721S2_DEV_MCASP3_MCASP_ACLKX_POUT,
		       CLK_J721S2_MCASP_MAIN_3_MCASP_ACLKX_POUT),
	DEV_CLK_OUTPUT(J721S2_DEV_MCASP_MAIN_3_CLOCKS,						      J721S2_DEV_MCASP3_MCASP_AFSR_POUT,
		       CLK_J721S2_MCASP_MAIN_3_MCASP_AFSR_POUT),
	DEV_CLK_OUTPUT(J721S2_DEV_MCASP_MAIN_3_CLOCKS,						      J721S2_DEV_MCASP3_MCASP_AFSX_POUT,
		       CLK_J721S2_MCASP_MAIN_3_MCASP_AFSX_POUT),
	DEV_CLK_OUTPUT(J721S2_DEV_MCASP_MAIN_3_CLOCKS,						      J721S2_DEV_MCASP3_MCASP_AHCLKR_POUT,
		       CLK_J721S2_MCASP_MAIN_3_MCASP_AHCLKR_POUT),
	DEV_CLK_OUTPUT(J721S2_DEV_MCASP_MAIN_3_CLOCKS,						      J721S2_DEV_MCASP3_MCASP_AHCLKX_POUT,
		       CLK_J721S2_MCASP_MAIN_3_MCASP_AHCLKX_POUT),
	DEV_CLK_MUX(J721S2_DEV_MCASP_MAIN_4_CLOCKS,						      J721S2_DEV_MCASP4_AUX_CLK,
		    CLK_J721S2_MCASP_AUXCLK_SEL_OUT4,						      1,
		    8),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_4_CLOCKS,						      J721S2_DEV_MCASP4_AUX_CLK_PARENT_HSDIV2_16FFT_MAIN_4_HSDIVOUT0_CLK,
		       CLK_J721S2_HSDIV2_16FFT_MAIN_4_HSDIVOUT0_CLK,				      1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_4_CLOCKS,						      J721S2_DEV_MCASP4_AUX_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK,
		       CLK_J721S2_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK,				      1,
		       1),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_4_CLOCKS,						      J721S2_DEV_MCASP4_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,
		       CLK_J721S2_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,				      1,
		       4),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_4_CLOCKS,						      J721S2_DEV_MCASP4_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,
		       CLK_J721S2_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,				      1,
		       5),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_4_CLOCKS,						      J721S2_DEV_MCASP4_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2,
		       CLK_J721S2_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2,				      1,
		       6),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_4_CLOCKS,						      J721S2_DEV_MCASP4_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3,
		       CLK_J721S2_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3,				      1,
		       7),
	DEV_CLK(J721S2_DEV_MCASP_MAIN_4_CLOCKS,							      J721S2_DEV_MCASP4_MCASP_ACLKR_PIN,
		CLK_J721S2_BOARD_0_MCASP4_ACLKR_OUT,
		1),
	DEV_CLK(J721S2_DEV_MCASP_MAIN_4_CLOCKS,							      J721S2_DEV_MCASP4_MCASP_ACLKX_PIN,
		CLK_J721S2_BOARD_0_MCASP4_ACLKX_OUT,
		1),
	DEV_CLK_MUX(J721S2_DEV_MCASP_MAIN_4_CLOCKS,						      J721S2_DEV_MCASP4_MCASP_AHCLKR_PIN,
		    CLK_J721S2_MCASP_AHCLKR_MUX_OUT4_0,						      1,
		    16),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_4_CLOCKS,						      J721S2_DEV_MCASP4_MCASP_AHCLKR_PIN_PARENT_BOARD_0_HFOSC1_CLK_OUT,
		       CLK_J721S2_BOARD_0_HFOSC1_CLK_OUT,					      1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_4_CLOCKS,						      J721S2_DEV_MCASP4_MCASP_AHCLKR_PIN_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J721S2_GLUELOGIC_HFOSC0_CLKOUT,					      1,
		       1),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_4_CLOCKS,						      J721S2_DEV_MCASP4_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2,
		       CLK_J721S2_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2,				      1,
		       10),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_4_CLOCKS,						      J721S2_DEV_MCASP4_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3,
		       CLK_J721S2_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3,				      1,
		       11),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_4_CLOCKS,						      J721S2_DEV_MCASP4_MCASP_AHCLKR_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT,
		       CLK_J721S2_BOARD_0_AUDIO_EXT_REFCLK0_OUT,				      1,
		       2),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_4_CLOCKS,						      J721S2_DEV_MCASP4_MCASP_AHCLKR_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT,
		       CLK_J721S2_BOARD_0_AUDIO_EXT_REFCLK1_OUT,				      1,
		       3),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_4_CLOCKS,						      J721S2_DEV_MCASP4_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,
		       CLK_J721S2_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,				      1,
		       8),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_4_CLOCKS,						      J721S2_DEV_MCASP4_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,
		       CLK_J721S2_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,				      1,
		       9),
	DEV_CLK_MUX(J721S2_DEV_MCASP_MAIN_4_CLOCKS,						      J721S2_DEV_MCASP4_MCASP_AHCLKX_PIN,
		    CLK_J721S2_MCASP_AHCLKX_MUX_OUT4,						      1,
		    16),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_4_CLOCKS,						      J721S2_DEV_MCASP4_MCASP_AHCLKX_PIN_PARENT_BOARD_0_HFOSC1_CLK_OUT,
		       CLK_J721S2_BOARD_0_HFOSC1_CLK_OUT,					      1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_4_CLOCKS,						      J721S2_DEV_MCASP4_MCASP_AHCLKX_PIN_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J721S2_GLUELOGIC_HFOSC0_CLKOUT,					      1,
		       1),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_4_CLOCKS,						      J721S2_DEV_MCASP4_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2,
		       CLK_J721S2_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2,				      1,
		       10),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_4_CLOCKS,						      J721S2_DEV_MCASP4_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3,
		       CLK_J721S2_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3,				      1,
		       11),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_4_CLOCKS,						      J721S2_DEV_MCASP4_MCASP_AHCLKX_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT,
		       CLK_J721S2_BOARD_0_AUDIO_EXT_REFCLK0_OUT,				      1,
		       2),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_4_CLOCKS,						      J721S2_DEV_MCASP4_MCASP_AHCLKX_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT,
		       CLK_J721S2_BOARD_0_AUDIO_EXT_REFCLK1_OUT,				      1,
		       3),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_4_CLOCKS,						      J721S2_DEV_MCASP4_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,
		       CLK_J721S2_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,				      1,
		       8),
	DEV_CLK_PARENT(J721S2_DEV_MCASP_MAIN_4_CLOCKS,						      J721S2_DEV_MCASP4_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,
		       CLK_J721S2_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,				      1,
		       9),
	DEV_CLK(J721S2_DEV_MCASP_MAIN_4_CLOCKS,							      J721S2_DEV_MCASP4_VBUSP_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK_OUTPUT(J721S2_DEV_MCASP_MAIN_4_CLOCKS,						      J721S2_DEV_MCASP4_MCASP_ACLKR_POUT,
		       CLK_J721S2_MCASP_MAIN_4_MCASP_ACLKR_POUT),
	DEV_CLK_OUTPUT(J721S2_DEV_MCASP_MAIN_4_CLOCKS,						      J721S2_DEV_MCASP4_MCASP_ACLKX_POUT,
		       CLK_J721S2_MCASP_MAIN_4_MCASP_ACLKX_POUT),
	DEV_CLK_OUTPUT(J721S2_DEV_MCASP_MAIN_4_CLOCKS,						      J721S2_DEV_MCASP4_MCASP_AFSR_POUT,
		       CLK_J721S2_MCASP_MAIN_4_MCASP_AFSR_POUT),
	DEV_CLK_OUTPUT(J721S2_DEV_MCASP_MAIN_4_CLOCKS,						      J721S2_DEV_MCASP4_MCASP_AFSX_POUT,
		       CLK_J721S2_MCASP_MAIN_4_MCASP_AFSX_POUT),
	DEV_CLK_OUTPUT(J721S2_DEV_MCASP_MAIN_4_CLOCKS,						      J721S2_DEV_MCASP4_MCASP_AHCLKR_POUT,
		       CLK_J721S2_MCASP_MAIN_4_MCASP_AHCLKR_POUT),
	DEV_CLK_OUTPUT(J721S2_DEV_MCASP_MAIN_4_CLOCKS,						      J721S2_DEV_MCASP4_MCASP_AHCLKX_POUT,
		       CLK_J721S2_MCASP_MAIN_4_MCASP_AHCLKX_POUT),
	DEV_CLK(J721S2_DEV_MSHSI2C_MAIN_0_CLOCKS,						      J721S2_DEV_I2C0_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J721S2_DEV_MSHSI2C_MAIN_0_CLOCKS,						      J721S2_DEV_I2C0_PISCL,
		CLK_J721S2_BOARD_0_I2C0_SCL_OUT,
		1),
	DEV_CLK(J721S2_DEV_MSHSI2C_MAIN_0_CLOCKS,						      J721S2_DEV_I2C0_PISYS_CLK,
		CLK_J721S2_HSDIV4_16FFT_MAIN_1_HSDIVOUT0_CLK,
		2),
	DEV_CLK_OUTPUT(J721S2_DEV_MSHSI2C_MAIN_0_CLOCKS,					      J721S2_DEV_I2C0_PORSCL,
		       CLK_J721S2_MSHSI2C_MAIN_0_PORSCL),
	DEV_CLK(J721S2_DEV_MSHSI2C_MAIN_1_CLOCKS,						      J721S2_DEV_I2C1_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J721S2_DEV_MSHSI2C_MAIN_1_CLOCKS,						      J721S2_DEV_I2C1_PISCL,
		CLK_J721S2_BOARD_0_I2C1_SCL_OUT,
		1),
	DEV_CLK(J721S2_DEV_MSHSI2C_MAIN_1_CLOCKS,						      J721S2_DEV_I2C1_PISYS_CLK,
		CLK_J721S2_HSDIV4_16FFT_MAIN_1_HSDIVOUT0_CLK,
		2),
	DEV_CLK_OUTPUT(J721S2_DEV_MSHSI2C_MAIN_1_CLOCKS,					      J721S2_DEV_I2C1_PORSCL,
		       CLK_J721S2_MSHSI2C_MAIN_1_PORSCL),
	DEV_CLK(J721S2_DEV_MSHSI2C_MAIN_2_CLOCKS,						      J721S2_DEV_I2C2_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J721S2_DEV_MSHSI2C_MAIN_2_CLOCKS,						      J721S2_DEV_I2C2_PISCL,
		CLK_J721S2_BOARD_0_I2C2_SCL_OUT,
		1),
	DEV_CLK(J721S2_DEV_MSHSI2C_MAIN_2_CLOCKS,						      J721S2_DEV_I2C2_PISYS_CLK,
		CLK_J721S2_HSDIV4_16FFT_MAIN_1_HSDIVOUT0_CLK,
		2),
	DEV_CLK_OUTPUT(J721S2_DEV_MSHSI2C_MAIN_2_CLOCKS,					      J721S2_DEV_I2C2_PORSCL,
		       CLK_J721S2_MSHSI2C_MAIN_2_PORSCL),
	DEV_CLK(J721S2_DEV_MSHSI2C_MAIN_3_CLOCKS,						      J721S2_DEV_I2C3_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J721S2_DEV_MSHSI2C_MAIN_3_CLOCKS,						      J721S2_DEV_I2C3_PISCL,
		CLK_J721S2_BOARD_0_I2C3_SCL_OUT,
		1),
	DEV_CLK(J721S2_DEV_MSHSI2C_MAIN_3_CLOCKS,						      J721S2_DEV_I2C3_PISYS_CLK,
		CLK_J721S2_HSDIV4_16FFT_MAIN_1_HSDIVOUT0_CLK,
		2),
	DEV_CLK_OUTPUT(J721S2_DEV_MSHSI2C_MAIN_3_CLOCKS,					      J721S2_DEV_I2C3_PORSCL,
		       CLK_J721S2_MSHSI2C_MAIN_3_PORSCL),
	DEV_CLK(J721S2_DEV_MSHSI2C_MAIN_4_CLOCKS,						      J721S2_DEV_I2C4_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J721S2_DEV_MSHSI2C_MAIN_4_CLOCKS,						      J721S2_DEV_I2C4_PISCL,
		CLK_J721S2_BOARD_0_I2C4_SCL_OUT,
		1),
	DEV_CLK(J721S2_DEV_MSHSI2C_MAIN_4_CLOCKS,						      J721S2_DEV_I2C4_PISYS_CLK,
		CLK_J721S2_HSDIV4_16FFT_MAIN_1_HSDIVOUT0_CLK,
		2),
	DEV_CLK_OUTPUT(J721S2_DEV_MSHSI2C_MAIN_4_CLOCKS,					      J721S2_DEV_I2C4_PORSCL,
		       CLK_J721S2_MSHSI2C_MAIN_4_PORSCL),
	DEV_CLK(J721S2_DEV_MSHSI2C_MAIN_5_CLOCKS,						      J721S2_DEV_I2C5_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J721S2_DEV_MSHSI2C_MAIN_5_CLOCKS,						      J721S2_DEV_I2C5_PISCL,
		CLK_J721S2_BOARD_0_I2C5_SCL_OUT,
		1),
	DEV_CLK(J721S2_DEV_MSHSI2C_MAIN_5_CLOCKS,						      J721S2_DEV_I2C5_PISYS_CLK,
		CLK_J721S2_HSDIV4_16FFT_MAIN_1_HSDIVOUT0_CLK,
		2),
	DEV_CLK_OUTPUT(J721S2_DEV_MSHSI2C_MAIN_5_CLOCKS,					      J721S2_DEV_I2C5_PORSCL,
		       CLK_J721S2_MSHSI2C_MAIN_5_PORSCL),
	DEV_CLK(J721S2_DEV_MSHSI2C_MAIN_6_CLOCKS,						      J721S2_DEV_I2C6_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J721S2_DEV_MSHSI2C_MAIN_6_CLOCKS,						      J721S2_DEV_I2C6_PISCL,
		CLK_J721S2_BOARD_0_I2C6_SCL_OUT,
		1),
	DEV_CLK(J721S2_DEV_MSHSI2C_MAIN_6_CLOCKS,						      J721S2_DEV_I2C6_PISYS_CLK,
		CLK_J721S2_HSDIV4_16FFT_MAIN_1_HSDIVOUT0_CLK,
		2),
	DEV_CLK_OUTPUT(J721S2_DEV_MSHSI2C_MAIN_6_CLOCKS,					      J721S2_DEV_I2C6_PORSCL,
		       CLK_J721S2_MSHSI2C_MAIN_6_PORSCL),
	DEV_CLK_OUTPUT(J721S2_DEV_NAVSS512J7AM_MAIN_0_CLOCKS,					      J721S2_DEV_NAVSS0_CPTS0_GENF2,
		       CLK_J721S2_NAVSS512J7AM_MAIN_0_CPTS0_GENF2),
	DEV_CLK_OUTPUT(J721S2_DEV_NAVSS512J7AM_MAIN_0_CLOCKS,					      J721S2_DEV_NAVSS0_CPTS0_GENF3,
		       CLK_J721S2_NAVSS512J7AM_MAIN_0_CPTS0_GENF3),
	DEV_CLK(J721S2_DEV_NAVSS512J7AM_MAIN_0_BCDMA_0_CLOCKS,					      J721S2_DEV_NAVSS0_BCDMA_0_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK_MUX(J721S2_DEV_NAVSS512J7AM_MAIN_0_CPTS_0_CLOCKS,				      J721S2_DEV_NAVSS0_CPTS_0_RCLK,
		    CLK_J721S2_NAVSS_CPTS_RCLK_SEL_OUT0,					      1,
		    16),
	DEV_CLK_PARENT(J721S2_DEV_NAVSS512J7AM_MAIN_0_CPTS_0_CLOCKS,				      J721S2_DEV_NAVSS0_CPTS_0_RCLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT1_CLK,
		       CLK_J721S2_HSDIV4_16FFT_MAIN_3_HSDIVOUT1_CLK,				      1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_NAVSS512J7AM_MAIN_0_CPTS_0_CLOCKS,				      J721S2_DEV_NAVSS0_CPTS_0_RCLK_PARENT_POSTDIV3_16FFT_MAIN_0_HSDIVOUT6_CLK,
		       CLK_J721S2_POSTDIV3_16FFT_MAIN_0_HSDIVOUT6_CLK,				      1,
		       1),
	DEV_CLK_PARENT(J721S2_DEV_NAVSS512J7AM_MAIN_0_CPTS_0_CLOCKS,				      J721S2_DEV_NAVSS0_CPTS_0_RCLK_PARENT_HSDIV4_16FFT_MCU_2_HSDIVOUT1_CLK,
		       CLK_J721S2_HSDIV4_16FFT_MCU_2_HSDIVOUT1_CLK,				      1,
		       14),
	DEV_CLK_PARENT(J721S2_DEV_NAVSS512J7AM_MAIN_0_CPTS_0_CLOCKS,				      J721S2_DEV_NAVSS0_CPTS_0_RCLK_PARENT_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		       CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,			      1,
		       15),
	DEV_CLK_PARENT(J721S2_DEV_NAVSS512J7AM_MAIN_0_CPTS_0_CLOCKS,				      J721S2_DEV_NAVSS0_CPTS_0_RCLK_PARENT_BOARD_0_MCU_CPTS0_RFT_CLK_OUT,
		       CLK_J721S2_BOARD_0_MCU_CPTS0_RFT_CLK_OUT,				      1,
		       2),
	DEV_CLK_PARENT(J721S2_DEV_NAVSS512J7AM_MAIN_0_CPTS_0_CLOCKS,				      J721S2_DEV_NAVSS0_CPTS_0_RCLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT,
		       CLK_J721S2_BOARD_0_CPTS0_RFT_CLK_OUT,					      1,
		       3),
	DEV_CLK_PARENT(J721S2_DEV_NAVSS512J7AM_MAIN_0_CPTS_0_CLOCKS,				      J721S2_DEV_NAVSS0_CPTS_0_RCLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_J721S2_BOARD_0_MCU_EXT_REFCLK0_OUT,					      1,
		       4),
	DEV_CLK_PARENT(J721S2_DEV_NAVSS512J7AM_MAIN_0_CPTS_0_CLOCKS,				      J721S2_DEV_NAVSS0_CPTS_0_RCLK_PARENT_BOARD_0_EXT_REFCLK1_OUT,
		       CLK_J721S2_BOARD_0_EXT_REFCLK1_OUT,					      1,
		       5),
	DEV_CLK_PARENT(J721S2_DEV_NAVSS512J7AM_MAIN_0_CPTS_0_CLOCKS,				      J721S2_DEV_NAVSS0_CPTS_0_RCLK_PARENT_WIZ16B8M4CT2_MAIN_0_IP2_LN0_TXMCLK,
		       CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP2_LN0_TXMCLK,				      1,
		       6),
	DEV_CLK_PARENT(J721S2_DEV_NAVSS512J7AM_MAIN_0_CPTS_0_CLOCKS,				      J721S2_DEV_NAVSS0_CPTS_0_RCLK_PARENT_WIZ16B8M4CT2_MAIN_0_IP2_LN1_TXMCLK,
		       CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP2_LN1_TXMCLK,				      1,
		       7),
	DEV_CLK_PARENT(J721S2_DEV_NAVSS512J7AM_MAIN_0_CPTS_0_CLOCKS,				      J721S2_DEV_NAVSS0_CPTS_0_RCLK_PARENT_WIZ16B8M4CT2_MAIN_0_IP2_LN2_TXMCLK,
		       CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP2_LN2_TXMCLK,				      1,
		       8),
	DEV_CLK_PARENT(J721S2_DEV_NAVSS512J7AM_MAIN_0_CPTS_0_CLOCKS,				      J721S2_DEV_NAVSS0_CPTS_0_RCLK_PARENT_WIZ16B8M4CT2_MAIN_0_IP2_LN3_TXMCLK,
		       CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP2_LN3_TXMCLK,				      1,
		       9),
	DEV_CLK(J721S2_DEV_NAVSS512J7AM_MAIN_0_CPTS_0_CLOCKS,					      J721S2_DEV_NAVSS0_CPTS_0_VBUSP_GCLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK_OUTPUT(J721S2_DEV_NAVSS512J7AM_MAIN_0_CPTS_0_CLOCKS,				      J721S2_DEV_NAVSS0_CPTS_0_TS_GENF0,
		       CLK_J721S2_NAVSS512J7AM_MAIN_0_CPTS_0_TS_GENF0),
	DEV_CLK_OUTPUT(J721S2_DEV_NAVSS512J7AM_MAIN_0_CPTS_0_CLOCKS,				      J721S2_DEV_NAVSS0_CPTS_0_TS_GENF1,
		       CLK_J721S2_NAVSS512J7AM_MAIN_0_CPTS_0_TS_GENF1),
	DEV_CLK(J721S2_DEV_NAVSS512J7AM_MAIN_0_INTR_0_CLOCKS,					      J721S2_DEV_NAVSS0_INTR_0_INTR_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(J721S2_DEV_NAVSS512J7AM_MAIN_0_MAILBOX1_0_CLOCKS,				      J721S2_DEV_NAVSS0_MAILBOX1_0_VCLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(J721S2_DEV_NAVSS512J7AM_MAIN_0_MAILBOX1_1_CLOCKS,				      J721S2_DEV_NAVSS0_MAILBOX1_1_VCLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(J721S2_DEV_NAVSS512J7AM_MAIN_0_MAILBOX1_2_CLOCKS,				      J721S2_DEV_NAVSS0_MAILBOX1_2_VCLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(J721S2_DEV_NAVSS512J7AM_MAIN_0_MAILBOX1_3_CLOCKS,				      J721S2_DEV_NAVSS0_MAILBOX1_3_VCLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(J721S2_DEV_NAVSS512J7AM_MAIN_0_MAILBOX1_4_CLOCKS,				      J721S2_DEV_NAVSS0_MAILBOX1_4_VCLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(J721S2_DEV_NAVSS512J7AM_MAIN_0_MAILBOX1_5_CLOCKS,				      J721S2_DEV_NAVSS0_MAILBOX1_5_VCLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(J721S2_DEV_NAVSS512J7AM_MAIN_0_MAILBOX1_6_CLOCKS,				      J721S2_DEV_NAVSS0_MAILBOX1_6_VCLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(J721S2_DEV_NAVSS512J7AM_MAIN_0_MAILBOX1_7_CLOCKS,				      J721S2_DEV_NAVSS0_MAILBOX1_7_VCLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(J721S2_DEV_NAVSS512J7AM_MAIN_0_MAILBOX1_8_CLOCKS,				      J721S2_DEV_NAVSS0_MAILBOX1_8_VCLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(J721S2_DEV_NAVSS512J7AM_MAIN_0_MAILBOX1_9_CLOCKS,				      J721S2_DEV_NAVSS0_MAILBOX1_9_VCLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(J721S2_DEV_NAVSS512J7AM_MAIN_0_MAILBOX1_10_CLOCKS,				      J721S2_DEV_NAVSS0_MAILBOX1_10_VCLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(J721S2_DEV_NAVSS512J7AM_MAIN_0_MAILBOX1_11_CLOCKS,				      J721S2_DEV_NAVSS0_MAILBOX1_11_VCLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(J721S2_DEV_NAVSS512J7AM_MAIN_0_MAILBOX_0_CLOCKS,				      J721S2_DEV_NAVSS0_MAILBOX_0_VCLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(J721S2_DEV_NAVSS512J7AM_MAIN_0_MAILBOX_1_CLOCKS,				      J721S2_DEV_NAVSS0_MAILBOX_1_VCLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(J721S2_DEV_NAVSS512J7AM_MAIN_0_MAILBOX_2_CLOCKS,				      J721S2_DEV_NAVSS0_MAILBOX_2_VCLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(J721S2_DEV_NAVSS512J7AM_MAIN_0_MAILBOX_3_CLOCKS,				      J721S2_DEV_NAVSS0_MAILBOX_3_VCLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(J721S2_DEV_NAVSS512J7AM_MAIN_0_MAILBOX_4_CLOCKS,				      J721S2_DEV_NAVSS0_MAILBOX_4_VCLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(J721S2_DEV_NAVSS512J7AM_MAIN_0_MAILBOX_5_CLOCKS,				      J721S2_DEV_NAVSS0_MAILBOX_5_VCLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(J721S2_DEV_NAVSS512J7AM_MAIN_0_MAILBOX_6_CLOCKS,				      J721S2_DEV_NAVSS0_MAILBOX_6_VCLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(J721S2_DEV_NAVSS512J7AM_MAIN_0_MAILBOX_7_CLOCKS,				      J721S2_DEV_NAVSS0_MAILBOX_7_VCLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(J721S2_DEV_NAVSS512J7AM_MAIN_0_MAILBOX_8_CLOCKS,				      J721S2_DEV_NAVSS0_MAILBOX_8_VCLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(J721S2_DEV_NAVSS512J7AM_MAIN_0_MAILBOX_9_CLOCKS,				      J721S2_DEV_NAVSS0_MAILBOX_9_VCLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(J721S2_DEV_NAVSS512J7AM_MAIN_0_MAILBOX_10_CLOCKS,				      J721S2_DEV_NAVSS0_MAILBOX_10_VCLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(J721S2_DEV_NAVSS512J7AM_MAIN_0_MAILBOX_11_CLOCKS,				      J721S2_DEV_NAVSS0_MAILBOX_11_VCLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(J721S2_DEV_NAVSS512J7AM_MAIN_0_MCRC_0_CLOCKS,					      J721S2_DEV_NAVSS0_MCRC_0_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(J721S2_DEV_NAVSS512J7AM_MAIN_0_MODSS_0_CLOCKS,					      J721S2_DEV_NAVSS0_MODSS_VD2CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(J721S2_DEV_NAVSS512J7AM_MAIN_0_MODSS_INTA_0_CLOCKS,				      J721S2_DEV_NAVSS0_MODSS_INTA_0_SYS_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(J721S2_DEV_NAVSS512J7AM_MAIN_0_MODSS_INTA_1_CLOCKS,				      J721S2_DEV_NAVSS0_MODSS_INTA_1_SYS_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(J721S2_DEV_NAVSS512J7AM_MAIN_0_PROXY_0_CLOCKS,					      J721S2_DEV_NAVSS0_PROXY_0_CLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(J721S2_DEV_NAVSS512J7AM_MAIN_0_PVU_0_CLOCKS,					      J721S2_DEV_NAVSS0_PVU_0_CLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(J721S2_DEV_NAVSS512J7AM_MAIN_0_PVU_1_CLOCKS,					      J721S2_DEV_NAVSS0_PVU_1_CLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(J721S2_DEV_NAVSS512J7AM_MAIN_0_RINGACC_0_CLOCKS,				      J721S2_DEV_NAVSS0_RINGACC_0_SYS_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(J721S2_DEV_NAVSS512J7AM_MAIN_0_SPINLOCK_0_CLOCKS,				      J721S2_DEV_NAVSS0_SPINLOCK_0_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(J721S2_DEV_NAVSS512J7AM_MAIN_0_TIMERMGR_0_CLOCKS,				      J721S2_DEV_NAVSS0_TIMERMGR_0_EON_TICK_EVT,
		CLK_J721S2_NAVSS512J7AM_MAIN_0_CPTS_0_TS_GENF0,
		1),
	DEV_CLK(J721S2_DEV_NAVSS512J7AM_MAIN_0_TIMERMGR_0_CLOCKS,				      J721S2_DEV_NAVSS0_TIMERMGR_0_VCLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(J721S2_DEV_NAVSS512J7AM_MAIN_0_TIMERMGR_1_CLOCKS,				      J721S2_DEV_NAVSS0_TIMERMGR_1_EON_TICK_EVT,
		CLK_J721S2_NAVSS512J7AM_MAIN_0_CPTS_0_TS_GENF1,
		1),
	DEV_CLK(J721S2_DEV_NAVSS512J7AM_MAIN_0_TIMERMGR_1_CLOCKS,				      J721S2_DEV_NAVSS0_TIMERMGR_1_VCLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(J721S2_DEV_NAVSS512J7AM_MAIN_0_UDMAP_0_CLOCKS,					      J721S2_DEV_NAVSS0_UDMAP_0_SYS_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(J721S2_DEV_NAVSS512J7AM_MAIN_0_UDMASS_0_CLOCKS,					      J721S2_DEV_NAVSS0_UDMASS_VD2CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(J721S2_DEV_NAVSS512J7AM_MAIN_0_UDMASS_INTA_0_CLOCKS,				      J721S2_DEV_NAVSS0_UDMASS_INTA_0_SYS_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(J721S2_DEV_NAVSS512J7AM_MAIN_0_VIRTSS_0_CLOCKS,					      J721S2_DEV_NAVSS0_VIRTSS_VD2CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(J721S2_DEV_PCIE_G3X4_128_MAIN_1_CLOCKS,						      J721S2_DEV_PCIE1_PCIE_CBA_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK_MUX(J721S2_DEV_PCIE_G3X4_128_MAIN_1_CLOCKS,					      J721S2_DEV_PCIE1_PCIE_CPTS_RCLK_CLK,
		    CLK_J721S2_PCIEN_CPTS_RCLK_MUX_OUT1,					      1,
		    16),
	DEV_CLK_PARENT(J721S2_DEV_PCIE_G3X4_128_MAIN_1_CLOCKS,					      J721S2_DEV_PCIE1_PCIE_CPTS_RCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT1_CLK,
		       CLK_J721S2_HSDIV4_16FFT_MAIN_3_HSDIVOUT1_CLK,				      1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_PCIE_G3X4_128_MAIN_1_CLOCKS,					      J721S2_DEV_PCIE1_PCIE_CPTS_RCLK_CLK_PARENT_POSTDIV3_16FFT_MAIN_0_HSDIVOUT6_CLK,
		       CLK_J721S2_POSTDIV3_16FFT_MAIN_0_HSDIVOUT6_CLK,				      1,
		       1),
	DEV_CLK_PARENT(J721S2_DEV_PCIE_G3X4_128_MAIN_1_CLOCKS,					      J721S2_DEV_PCIE1_PCIE_CPTS_RCLK_CLK_PARENT_HSDIV4_16FFT_MCU_2_HSDIVOUT1_CLK,
		       CLK_J721S2_HSDIV4_16FFT_MCU_2_HSDIVOUT1_CLK,				      1,
		       14),
	DEV_CLK_PARENT(J721S2_DEV_PCIE_G3X4_128_MAIN_1_CLOCKS,					      J721S2_DEV_PCIE1_PCIE_CPTS_RCLK_CLK_PARENT_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		       CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,			      1,
		       15),
	DEV_CLK_PARENT(J721S2_DEV_PCIE_G3X4_128_MAIN_1_CLOCKS,					      J721S2_DEV_PCIE1_PCIE_CPTS_RCLK_CLK_PARENT_BOARD_0_MCU_CPTS0_RFT_CLK_OUT,
		       CLK_J721S2_BOARD_0_MCU_CPTS0_RFT_CLK_OUT,				      1,
		       2),
	DEV_CLK_PARENT(J721S2_DEV_PCIE_G3X4_128_MAIN_1_CLOCKS,					      J721S2_DEV_PCIE1_PCIE_CPTS_RCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT,
		       CLK_J721S2_BOARD_0_CPTS0_RFT_CLK_OUT,					      1,
		       3),
	DEV_CLK_PARENT(J721S2_DEV_PCIE_G3X4_128_MAIN_1_CLOCKS,					      J721S2_DEV_PCIE1_PCIE_CPTS_RCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_J721S2_BOARD_0_MCU_EXT_REFCLK0_OUT,					      1,
		       4),
	DEV_CLK_PARENT(J721S2_DEV_PCIE_G3X4_128_MAIN_1_CLOCKS,					      J721S2_DEV_PCIE1_PCIE_CPTS_RCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT,
		       CLK_J721S2_BOARD_0_EXT_REFCLK1_OUT,					      1,
		       5),
	DEV_CLK_PARENT(J721S2_DEV_PCIE_G3X4_128_MAIN_1_CLOCKS,					      J721S2_DEV_PCIE1_PCIE_CPTS_RCLK_CLK_PARENT_WIZ16B8M4CT2_MAIN_0_IP2_LN0_TXMCLK,
		       CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP2_LN0_TXMCLK,				      1,
		       6),
	DEV_CLK_PARENT(J721S2_DEV_PCIE_G3X4_128_MAIN_1_CLOCKS,					      J721S2_DEV_PCIE1_PCIE_CPTS_RCLK_CLK_PARENT_WIZ16B8M4CT2_MAIN_0_IP2_LN1_TXMCLK,
		       CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP2_LN1_TXMCLK,				      1,
		       7),
	DEV_CLK_PARENT(J721S2_DEV_PCIE_G3X4_128_MAIN_1_CLOCKS,					      J721S2_DEV_PCIE1_PCIE_CPTS_RCLK_CLK_PARENT_WIZ16B8M4CT2_MAIN_0_IP2_LN2_TXMCLK,
		       CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP2_LN2_TXMCLK,				      1,
		       8),
	DEV_CLK_PARENT(J721S2_DEV_PCIE_G3X4_128_MAIN_1_CLOCKS,					      J721S2_DEV_PCIE1_PCIE_CPTS_RCLK_CLK_PARENT_WIZ16B8M4CT2_MAIN_0_IP2_LN3_TXMCLK,
		       CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP2_LN3_TXMCLK,				      1,
		       9),
	DEV_CLK(J721S2_DEV_PCIE_G3X4_128_MAIN_1_CLOCKS,						      J721S2_DEV_PCIE1_PCIE_LANE0_REFCLK,
		CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP2_LN0_REFCLK,
		1),
	DEV_CLK(J721S2_DEV_PCIE_G3X4_128_MAIN_1_CLOCKS,						      J721S2_DEV_PCIE1_PCIE_LANE0_RXCLK,
		CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP2_LN0_RXCLK,
		1),
	DEV_CLK(J721S2_DEV_PCIE_G3X4_128_MAIN_1_CLOCKS,						      J721S2_DEV_PCIE1_PCIE_LANE0_RXFCLK,
		CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP2_LN0_RXFCLK,
		1),
	DEV_CLK(J721S2_DEV_PCIE_G3X4_128_MAIN_1_CLOCKS,						      J721S2_DEV_PCIE1_PCIE_LANE0_TXFCLK,
		CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP2_LN0_TXFCLK,
		1),
	DEV_CLK(J721S2_DEV_PCIE_G3X4_128_MAIN_1_CLOCKS,						      J721S2_DEV_PCIE1_PCIE_LANE0_TXMCLK,
		CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP2_LN0_TXMCLK,
		1),
	DEV_CLK(J721S2_DEV_PCIE_G3X4_128_MAIN_1_CLOCKS,						      J721S2_DEV_PCIE1_PCIE_LANE1_REFCLK,
		CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP2_LN1_REFCLK,
		1),
	DEV_CLK(J721S2_DEV_PCIE_G3X4_128_MAIN_1_CLOCKS,						      J721S2_DEV_PCIE1_PCIE_LANE1_RXCLK,
		CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP2_LN1_RXCLK,
		1),
	DEV_CLK(J721S2_DEV_PCIE_G3X4_128_MAIN_1_CLOCKS,						      J721S2_DEV_PCIE1_PCIE_LANE1_RXFCLK,
		CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP2_LN1_RXFCLK,
		1),
	DEV_CLK(J721S2_DEV_PCIE_G3X4_128_MAIN_1_CLOCKS,						      J721S2_DEV_PCIE1_PCIE_LANE1_TXFCLK,
		CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP2_LN1_TXFCLK,
		1),
	DEV_CLK(J721S2_DEV_PCIE_G3X4_128_MAIN_1_CLOCKS,						      J721S2_DEV_PCIE1_PCIE_LANE1_TXMCLK,
		CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP2_LN1_TXMCLK,
		1),
	DEV_CLK(J721S2_DEV_PCIE_G3X4_128_MAIN_1_CLOCKS,						      J721S2_DEV_PCIE1_PCIE_LANE2_REFCLK,
		CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP2_LN2_REFCLK,
		1),
	DEV_CLK(J721S2_DEV_PCIE_G3X4_128_MAIN_1_CLOCKS,						      J721S2_DEV_PCIE1_PCIE_LANE2_RXCLK,
		CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP2_LN2_RXCLK,
		1),
	DEV_CLK(J721S2_DEV_PCIE_G3X4_128_MAIN_1_CLOCKS,						      J721S2_DEV_PCIE1_PCIE_LANE2_RXFCLK,
		CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP2_LN2_RXFCLK,
		1),
	DEV_CLK(J721S2_DEV_PCIE_G3X4_128_MAIN_1_CLOCKS,						      J721S2_DEV_PCIE1_PCIE_LANE2_TXFCLK,
		CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP2_LN2_TXFCLK,
		1),
	DEV_CLK(J721S2_DEV_PCIE_G3X4_128_MAIN_1_CLOCKS,						      J721S2_DEV_PCIE1_PCIE_LANE2_TXMCLK,
		CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP2_LN2_TXMCLK,
		1),
	DEV_CLK(J721S2_DEV_PCIE_G3X4_128_MAIN_1_CLOCKS,						      J721S2_DEV_PCIE1_PCIE_LANE3_REFCLK,
		CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP2_LN3_REFCLK,
		1),
	DEV_CLK(J721S2_DEV_PCIE_G3X4_128_MAIN_1_CLOCKS,						      J721S2_DEV_PCIE1_PCIE_LANE3_RXCLK,
		CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP2_LN3_RXCLK,
		1),
	DEV_CLK(J721S2_DEV_PCIE_G3X4_128_MAIN_1_CLOCKS,						      J721S2_DEV_PCIE1_PCIE_LANE3_RXFCLK,
		CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP2_LN3_RXFCLK,
		1),
	DEV_CLK(J721S2_DEV_PCIE_G3X4_128_MAIN_1_CLOCKS,						      J721S2_DEV_PCIE1_PCIE_LANE3_TXFCLK,
		CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP2_LN3_TXFCLK,
		1),
	DEV_CLK(J721S2_DEV_PCIE_G3X4_128_MAIN_1_CLOCKS,						      J721S2_DEV_PCIE1_PCIE_LANE3_TXMCLK,
		CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP2_LN3_TXMCLK,
		1),
	DEV_CLK(J721S2_DEV_PCIE_G3X4_128_MAIN_1_CLOCKS,						      J721S2_DEV_PCIE1_PCIE_PM_CLK,
		CLK_J721S2_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK,
		1),
	DEV_CLK_OUTPUT(J721S2_DEV_PCIE_G3X4_128_MAIN_1_CLOCKS,					      J721S2_DEV_PCIE1_PCIE_LANE0_TXCLK,
		       CLK_J721S2_PCIE_G3X4_128_MAIN_1_PCIE_LANE0_TXCLK),
	DEV_CLK_OUTPUT(J721S2_DEV_PCIE_G3X4_128_MAIN_1_CLOCKS,					      J721S2_DEV_PCIE1_PCIE_LANE1_TXCLK,
		       CLK_J721S2_PCIE_G3X4_128_MAIN_1_PCIE_LANE1_TXCLK),
	DEV_CLK_OUTPUT(J721S2_DEV_PCIE_G3X4_128_MAIN_1_CLOCKS,					      J721S2_DEV_PCIE1_PCIE_LANE2_TXCLK,
		       CLK_J721S2_PCIE_G3X4_128_MAIN_1_PCIE_LANE2_TXCLK),
	DEV_CLK_OUTPUT(J721S2_DEV_PCIE_G3X4_128_MAIN_1_CLOCKS,					      J721S2_DEV_PCIE1_PCIE_LANE3_TXCLK,
		       CLK_J721S2_PCIE_G3X4_128_MAIN_1_PCIE_LANE3_TXCLK),
	DEV_CLK(J721S2_DEV_PULSAR_SL_MAIN_0_R5_0_CLOCKS,					      J721S2_DEV_R5FSS0_CORE0_CPU_CLK,
		CLK_J721S2_HSDIV2_16FFT_MAIN_14_HSDIVOUT0_CLK,
		1),
	DEV_CLK(J721S2_DEV_PULSAR_SL_MAIN_0_R5_0_CLOCKS,					      J721S2_DEV_R5FSS0_CORE0_INTERFACE_CLK,
		CLK_J721S2_HSDIV2_16FFT_MAIN_14_HSDIVOUT0_CLK,
		1),
	DEV_CLK(J721S2_DEV_PULSAR_SL_MAIN_0_R5_1_CLOCKS,					      J721S2_DEV_R5FSS0_CORE1_CPU_CLK,
		CLK_J721S2_HSDIV2_16FFT_MAIN_14_HSDIVOUT0_CLK,
		1),
	DEV_CLK(J721S2_DEV_PULSAR_SL_MAIN_0_R5_1_CLOCKS,					      J721S2_DEV_R5FSS0_CORE1_INTERFACE_CLK,
		CLK_J721S2_HSDIV2_16FFT_MAIN_14_HSDIVOUT0_CLK,
		1),
	DEV_CLK(J721S2_DEV_PULSAR_SL_MAIN_1_R5_0_CLOCKS,					      J721S2_DEV_R5FSS1_CORE0_CPU_CLK,
		CLK_J721S2_HSDIV2_16FFT_MAIN_14_HSDIVOUT1_CLK,
		1),
	DEV_CLK(J721S2_DEV_PULSAR_SL_MAIN_1_R5_0_CLOCKS,					      J721S2_DEV_R5FSS1_CORE0_INTERFACE_CLK,
		CLK_J721S2_HSDIV2_16FFT_MAIN_14_HSDIVOUT1_CLK,
		1),
	DEV_CLK(J721S2_DEV_PULSAR_SL_MAIN_1_R5_1_CLOCKS,					      J721S2_DEV_R5FSS1_CORE1_CPU_CLK,
		CLK_J721S2_HSDIV2_16FFT_MAIN_14_HSDIVOUT1_CLK,
		1),
	DEV_CLK(J721S2_DEV_PULSAR_SL_MAIN_1_R5_1_CLOCKS,					      J721S2_DEV_R5FSS1_CORE1_INTERFACE_CLK,
		CLK_J721S2_HSDIV2_16FFT_MAIN_14_HSDIVOUT1_CLK,
		1),
	DEV_CLK_MUX(J721S2_DEV_RTI_CFG1_MAIN_A72_0_CLOCKS,					      J721S2_DEV_RTI0_RTI_CLK,
		    CLK_J721S2_MAIN_WWDT_RTICLK_SEL_OUT0,					      1,
		    8),
	DEV_CLK_PARENT(J721S2_DEV_RTI_CFG1_MAIN_A72_0_CLOCKS,					      J721S2_DEV_RTI0_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J721S2_GLUELOGIC_HFOSC0_CLKOUT,					      1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_RTI_CFG1_MAIN_A72_0_CLOCKS,					      J721S2_DEV_RTI0_RTI_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT,
		       CLK_J721S2_GLUELOGIC_LPXOSC_CLKOUT,					      1,
		       1),
	DEV_CLK_PARENT(J721S2_DEV_RTI_CFG1_MAIN_A72_0_CLOCKS,					      J721S2_DEV_RTI0_RTI_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK,
		       CLK_J721S2_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK,			      1,
		       2),
	DEV_CLK_PARENT(J721S2_DEV_RTI_CFG1_MAIN_A72_0_CLOCKS,					      J721S2_DEV_RTI0_RTI_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK,
		       CLK_J721S2_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK,			      1,
		       3),
	DEV_CLK_PARENT(J721S2_DEV_RTI_CFG1_MAIN_A72_0_CLOCKS,					      J721S2_DEV_RTI0_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT,
		       CLK_J721S2_BOARD_0_HFOSC1_CLK_OUT,					      1,
		       4),
	DEV_CLK_PARENT(J721S2_DEV_RTI_CFG1_MAIN_A72_0_CLOCKS,					      J721S2_DEV_RTI0_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP0,
		       CLK_J721S2_BOARD_0_HFOSC1_CLK_OUT,					      1,
		       5),
	DEV_CLK_PARENT(J721S2_DEV_RTI_CFG1_MAIN_A72_0_CLOCKS,					      J721S2_DEV_RTI0_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP1,
		       CLK_J721S2_BOARD_0_HFOSC1_CLK_OUT,					      1,
		       6),
	DEV_CLK_PARENT(J721S2_DEV_RTI_CFG1_MAIN_A72_0_CLOCKS,					      J721S2_DEV_RTI0_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP2,
		       CLK_J721S2_BOARD_0_HFOSC1_CLK_OUT,					      1,
		       7),
	DEV_CLK(J721S2_DEV_RTI_CFG1_MAIN_A72_0_CLOCKS,						      J721S2_DEV_RTI0_VBUSP_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(J721S2_DEV_RTI_CFG1_MAIN_A72_1_CLOCKS,					      J721S2_DEV_RTI1_RTI_CLK,
		    CLK_J721S2_MAIN_WWDT_RTICLK_SEL_OUT1,					      1,
		    8),
	DEV_CLK_PARENT(J721S2_DEV_RTI_CFG1_MAIN_A72_1_CLOCKS,					      J721S2_DEV_RTI1_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J721S2_GLUELOGIC_HFOSC0_CLKOUT,					      1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_RTI_CFG1_MAIN_A72_1_CLOCKS,					      J721S2_DEV_RTI1_RTI_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT,
		       CLK_J721S2_GLUELOGIC_LPXOSC_CLKOUT,					      1,
		       1),
	DEV_CLK_PARENT(J721S2_DEV_RTI_CFG1_MAIN_A72_1_CLOCKS,					      J721S2_DEV_RTI1_RTI_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK,
		       CLK_J721S2_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK,			      1,
		       2),
	DEV_CLK_PARENT(J721S2_DEV_RTI_CFG1_MAIN_A72_1_CLOCKS,					      J721S2_DEV_RTI1_RTI_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK,
		       CLK_J721S2_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK,			      1,
		       3),
	DEV_CLK_PARENT(J721S2_DEV_RTI_CFG1_MAIN_A72_1_CLOCKS,					      J721S2_DEV_RTI1_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT,
		       CLK_J721S2_BOARD_0_HFOSC1_CLK_OUT,					      1,
		       4),
	DEV_CLK_PARENT(J721S2_DEV_RTI_CFG1_MAIN_A72_1_CLOCKS,					      J721S2_DEV_RTI1_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP0,
		       CLK_J721S2_BOARD_0_HFOSC1_CLK_OUT,					      1,
		       5),
	DEV_CLK_PARENT(J721S2_DEV_RTI_CFG1_MAIN_A72_1_CLOCKS,					      J721S2_DEV_RTI1_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP1,
		       CLK_J721S2_BOARD_0_HFOSC1_CLK_OUT,					      1,
		       6),
	DEV_CLK_PARENT(J721S2_DEV_RTI_CFG1_MAIN_A72_1_CLOCKS,					      J721S2_DEV_RTI1_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP2,
		       CLK_J721S2_BOARD_0_HFOSC1_CLK_OUT,					      1,
		       7),
	DEV_CLK(J721S2_DEV_RTI_CFG1_MAIN_A72_1_CLOCKS,						      J721S2_DEV_RTI1_VBUSP_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(J721S2_DEV_RTI_CFG1_MAIN_C7_0_CLOCKS,					      J721S2_DEV_RTI16_RTI_CLK,
		    CLK_J721S2_MAIN_WWDT_RTICLK_SEL_OUT16_0,					      1,
		    8),
	DEV_CLK_PARENT(J721S2_DEV_RTI_CFG1_MAIN_C7_0_CLOCKS,					      J721S2_DEV_RTI16_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J721S2_GLUELOGIC_HFOSC0_CLKOUT,					      1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_RTI_CFG1_MAIN_C7_0_CLOCKS,					      J721S2_DEV_RTI16_RTI_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT,
		       CLK_J721S2_GLUELOGIC_LPXOSC_CLKOUT,					      1,
		       1),
	DEV_CLK_PARENT(J721S2_DEV_RTI_CFG1_MAIN_C7_0_CLOCKS,					      J721S2_DEV_RTI16_RTI_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK,
		       CLK_J721S2_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK,			      1,
		       2),
	DEV_CLK_PARENT(J721S2_DEV_RTI_CFG1_MAIN_C7_0_CLOCKS,					      J721S2_DEV_RTI16_RTI_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK,
		       CLK_J721S2_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK,			      1,
		       3),
	DEV_CLK_PARENT(J721S2_DEV_RTI_CFG1_MAIN_C7_0_CLOCKS,					      J721S2_DEV_RTI16_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT,
		       CLK_J721S2_BOARD_0_HFOSC1_CLK_OUT,					      1,
		       4),
	DEV_CLK_PARENT(J721S2_DEV_RTI_CFG1_MAIN_C7_0_CLOCKS,					      J721S2_DEV_RTI16_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP0,
		       CLK_J721S2_BOARD_0_HFOSC1_CLK_OUT,					      1,
		       5),
	DEV_CLK_PARENT(J721S2_DEV_RTI_CFG1_MAIN_C7_0_CLOCKS,					      J721S2_DEV_RTI16_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP1,
		       CLK_J721S2_BOARD_0_HFOSC1_CLK_OUT,					      1,
		       6),
	DEV_CLK_PARENT(J721S2_DEV_RTI_CFG1_MAIN_C7_0_CLOCKS,					      J721S2_DEV_RTI16_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP2,
		       CLK_J721S2_BOARD_0_HFOSC1_CLK_OUT,					      1,
		       7),
	DEV_CLK(J721S2_DEV_RTI_CFG1_MAIN_C7_0_CLOCKS,						      J721S2_DEV_RTI16_VBUSP_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(J721S2_DEV_RTI_CFG1_MAIN_C7_1_CLOCKS,					      J721S2_DEV_RTI17_RTI_CLK,
		    CLK_J721S2_MAIN_WWDT_RTICLK_SEL_OUT17_0,					      1,
		    8),
	DEV_CLK_PARENT(J721S2_DEV_RTI_CFG1_MAIN_C7_1_CLOCKS,					      J721S2_DEV_RTI17_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J721S2_GLUELOGIC_HFOSC0_CLKOUT,					      1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_RTI_CFG1_MAIN_C7_1_CLOCKS,					      J721S2_DEV_RTI17_RTI_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT,
		       CLK_J721S2_GLUELOGIC_LPXOSC_CLKOUT,					      1,
		       1),
	DEV_CLK_PARENT(J721S2_DEV_RTI_CFG1_MAIN_C7_1_CLOCKS,					      J721S2_DEV_RTI17_RTI_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK,
		       CLK_J721S2_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK,			      1,
		       2),
	DEV_CLK_PARENT(J721S2_DEV_RTI_CFG1_MAIN_C7_1_CLOCKS,					      J721S2_DEV_RTI17_RTI_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK,
		       CLK_J721S2_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK,			      1,
		       3),
	DEV_CLK_PARENT(J721S2_DEV_RTI_CFG1_MAIN_C7_1_CLOCKS,					      J721S2_DEV_RTI17_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT,
		       CLK_J721S2_BOARD_0_HFOSC1_CLK_OUT,					      1,
		       4),
	DEV_CLK_PARENT(J721S2_DEV_RTI_CFG1_MAIN_C7_1_CLOCKS,					      J721S2_DEV_RTI17_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP0,
		       CLK_J721S2_BOARD_0_HFOSC1_CLK_OUT,					      1,
		       5),
	DEV_CLK_PARENT(J721S2_DEV_RTI_CFG1_MAIN_C7_1_CLOCKS,					      J721S2_DEV_RTI17_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP1,
		       CLK_J721S2_BOARD_0_HFOSC1_CLK_OUT,					      1,
		       6),
	DEV_CLK_PARENT(J721S2_DEV_RTI_CFG1_MAIN_C7_1_CLOCKS,					      J721S2_DEV_RTI17_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP2,
		       CLK_J721S2_BOARD_0_HFOSC1_CLK_OUT,					      1,
		       7),
	DEV_CLK(J721S2_DEV_RTI_CFG1_MAIN_C7_1_CLOCKS,						      J721S2_DEV_RTI17_VBUSP_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(J721S2_DEV_RTI_CFG1_MAIN_GPU_CLOCKS,					      J721S2_DEV_RTI15_RTI_CLK,
		    CLK_J721S2_MAIN_WWDT_RTICLK_SEL_OUT15_0,					      1,
		    8),
	DEV_CLK_PARENT(J721S2_DEV_RTI_CFG1_MAIN_GPU_CLOCKS,					      J721S2_DEV_RTI15_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J721S2_GLUELOGIC_HFOSC0_CLKOUT,					      1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_RTI_CFG1_MAIN_GPU_CLOCKS,					      J721S2_DEV_RTI15_RTI_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT,
		       CLK_J721S2_GLUELOGIC_LPXOSC_CLKOUT,					      1,
		       1),
	DEV_CLK_PARENT(J721S2_DEV_RTI_CFG1_MAIN_GPU_CLOCKS,					      J721S2_DEV_RTI15_RTI_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK,
		       CLK_J721S2_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK,			      1,
		       2),
	DEV_CLK_PARENT(J721S2_DEV_RTI_CFG1_MAIN_GPU_CLOCKS,					      J721S2_DEV_RTI15_RTI_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK,
		       CLK_J721S2_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK,			      1,
		       3),
	DEV_CLK_PARENT(J721S2_DEV_RTI_CFG1_MAIN_GPU_CLOCKS,					      J721S2_DEV_RTI15_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT,
		       CLK_J721S2_BOARD_0_HFOSC1_CLK_OUT,					      1,
		       4),
	DEV_CLK_PARENT(J721S2_DEV_RTI_CFG1_MAIN_GPU_CLOCKS,					      J721S2_DEV_RTI15_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP0,
		       CLK_J721S2_BOARD_0_HFOSC1_CLK_OUT,					      1,
		       5),
	DEV_CLK_PARENT(J721S2_DEV_RTI_CFG1_MAIN_GPU_CLOCKS,					      J721S2_DEV_RTI15_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP1,
		       CLK_J721S2_BOARD_0_HFOSC1_CLK_OUT,					      1,
		       6),
	DEV_CLK_PARENT(J721S2_DEV_RTI_CFG1_MAIN_GPU_CLOCKS,					      J721S2_DEV_RTI15_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP2,
		       CLK_J721S2_BOARD_0_HFOSC1_CLK_OUT,					      1,
		       7),
	DEV_CLK(J721S2_DEV_RTI_CFG1_MAIN_GPU_CLOCKS,						      J721S2_DEV_RTI15_VBUSP_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(J721S2_DEV_RTI_CFG1_MAIN_R5_0_CLOCKS,					      J721S2_DEV_RTI28_RTI_CLK,
		    CLK_J721S2_MAIN_WWDT_RTICLK_SEL_OUT28_0,					      1,
		    8),
	DEV_CLK_PARENT(J721S2_DEV_RTI_CFG1_MAIN_R5_0_CLOCKS,					      J721S2_DEV_RTI28_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J721S2_GLUELOGIC_HFOSC0_CLKOUT,					      1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_RTI_CFG1_MAIN_R5_0_CLOCKS,					      J721S2_DEV_RTI28_RTI_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT,
		       CLK_J721S2_GLUELOGIC_LPXOSC_CLKOUT,					      1,
		       1),
	DEV_CLK_PARENT(J721S2_DEV_RTI_CFG1_MAIN_R5_0_CLOCKS,					      J721S2_DEV_RTI28_RTI_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK,
		       CLK_J721S2_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK,			      1,
		       2),
	DEV_CLK_PARENT(J721S2_DEV_RTI_CFG1_MAIN_R5_0_CLOCKS,					      J721S2_DEV_RTI28_RTI_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK,
		       CLK_J721S2_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK,			      1,
		       3),
	DEV_CLK_PARENT(J721S2_DEV_RTI_CFG1_MAIN_R5_0_CLOCKS,					      J721S2_DEV_RTI28_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT,
		       CLK_J721S2_BOARD_0_HFOSC1_CLK_OUT,					      1,
		       4),
	DEV_CLK_PARENT(J721S2_DEV_RTI_CFG1_MAIN_R5_0_CLOCKS,					      J721S2_DEV_RTI28_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP0,
		       CLK_J721S2_BOARD_0_HFOSC1_CLK_OUT,					      1,
		       5),
	DEV_CLK_PARENT(J721S2_DEV_RTI_CFG1_MAIN_R5_0_CLOCKS,					      J721S2_DEV_RTI28_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP1,
		       CLK_J721S2_BOARD_0_HFOSC1_CLK_OUT,					      1,
		       6),
	DEV_CLK_PARENT(J721S2_DEV_RTI_CFG1_MAIN_R5_0_CLOCKS,					      J721S2_DEV_RTI28_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP2,
		       CLK_J721S2_BOARD_0_HFOSC1_CLK_OUT,					      1,
		       7),
	DEV_CLK(J721S2_DEV_RTI_CFG1_MAIN_R5_0_CLOCKS,						      J721S2_DEV_RTI28_VBUSP_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(J721S2_DEV_RTI_CFG1_MAIN_R5_1_CLOCKS,					      J721S2_DEV_RTI29_RTI_CLK,
		    CLK_J721S2_MAIN_WWDT_RTICLK_SEL_OUT29_0,					      1,
		    8),
	DEV_CLK_PARENT(J721S2_DEV_RTI_CFG1_MAIN_R5_1_CLOCKS,					      J721S2_DEV_RTI29_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J721S2_GLUELOGIC_HFOSC0_CLKOUT,					      1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_RTI_CFG1_MAIN_R5_1_CLOCKS,					      J721S2_DEV_RTI29_RTI_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT,
		       CLK_J721S2_GLUELOGIC_LPXOSC_CLKOUT,					      1,
		       1),
	DEV_CLK_PARENT(J721S2_DEV_RTI_CFG1_MAIN_R5_1_CLOCKS,					      J721S2_DEV_RTI29_RTI_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK,
		       CLK_J721S2_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK,			      1,
		       2),
	DEV_CLK_PARENT(J721S2_DEV_RTI_CFG1_MAIN_R5_1_CLOCKS,					      J721S2_DEV_RTI29_RTI_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK,
		       CLK_J721S2_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK,			      1,
		       3),
	DEV_CLK_PARENT(J721S2_DEV_RTI_CFG1_MAIN_R5_1_CLOCKS,					      J721S2_DEV_RTI29_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT,
		       CLK_J721S2_BOARD_0_HFOSC1_CLK_OUT,					      1,
		       4),
	DEV_CLK_PARENT(J721S2_DEV_RTI_CFG1_MAIN_R5_1_CLOCKS,					      J721S2_DEV_RTI29_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP0,
		       CLK_J721S2_BOARD_0_HFOSC1_CLK_OUT,					      1,
		       5),
	DEV_CLK_PARENT(J721S2_DEV_RTI_CFG1_MAIN_R5_1_CLOCKS,					      J721S2_DEV_RTI29_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP1,
		       CLK_J721S2_BOARD_0_HFOSC1_CLK_OUT,					      1,
		       6),
	DEV_CLK_PARENT(J721S2_DEV_RTI_CFG1_MAIN_R5_1_CLOCKS,					      J721S2_DEV_RTI29_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP2,
		       CLK_J721S2_BOARD_0_HFOSC1_CLK_OUT,					      1,
		       7),
	DEV_CLK(J721S2_DEV_RTI_CFG1_MAIN_R5_1_CLOCKS,						      J721S2_DEV_RTI29_VBUSP_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(J721S2_DEV_RTI_CFG1_MAIN_R5_2_CLOCKS,					      J721S2_DEV_RTI30_RTI_CLK,
		    CLK_J721S2_MAIN_WWDT_RTICLK_SEL_OUT30_0,					      1,
		    8),
	DEV_CLK_PARENT(J721S2_DEV_RTI_CFG1_MAIN_R5_2_CLOCKS,					      J721S2_DEV_RTI30_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J721S2_GLUELOGIC_HFOSC0_CLKOUT,					      1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_RTI_CFG1_MAIN_R5_2_CLOCKS,					      J721S2_DEV_RTI30_RTI_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT,
		       CLK_J721S2_GLUELOGIC_LPXOSC_CLKOUT,					      1,
		       1),
	DEV_CLK_PARENT(J721S2_DEV_RTI_CFG1_MAIN_R5_2_CLOCKS,					      J721S2_DEV_RTI30_RTI_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK,
		       CLK_J721S2_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK,			      1,
		       2),
	DEV_CLK_PARENT(J721S2_DEV_RTI_CFG1_MAIN_R5_2_CLOCKS,					      J721S2_DEV_RTI30_RTI_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK,
		       CLK_J721S2_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK,			      1,
		       3),
	DEV_CLK_PARENT(J721S2_DEV_RTI_CFG1_MAIN_R5_2_CLOCKS,					      J721S2_DEV_RTI30_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT,
		       CLK_J721S2_BOARD_0_HFOSC1_CLK_OUT,					      1,
		       4),
	DEV_CLK_PARENT(J721S2_DEV_RTI_CFG1_MAIN_R5_2_CLOCKS,					      J721S2_DEV_RTI30_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP0,
		       CLK_J721S2_BOARD_0_HFOSC1_CLK_OUT,					      1,
		       5),
	DEV_CLK_PARENT(J721S2_DEV_RTI_CFG1_MAIN_R5_2_CLOCKS,					      J721S2_DEV_RTI30_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP1,
		       CLK_J721S2_BOARD_0_HFOSC1_CLK_OUT,					      1,
		       6),
	DEV_CLK_PARENT(J721S2_DEV_RTI_CFG1_MAIN_R5_2_CLOCKS,					      J721S2_DEV_RTI30_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP2,
		       CLK_J721S2_BOARD_0_HFOSC1_CLK_OUT,					      1,
		       7),
	DEV_CLK(J721S2_DEV_RTI_CFG1_MAIN_R5_2_CLOCKS,						      J721S2_DEV_RTI30_VBUSP_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(J721S2_DEV_RTI_CFG1_MAIN_R5_3_CLOCKS,					      J721S2_DEV_RTI31_RTI_CLK,
		    CLK_J721S2_MAIN_WWDT_RTICLK_SEL_OUT31_0,					      1,
		    8),
	DEV_CLK_PARENT(J721S2_DEV_RTI_CFG1_MAIN_R5_3_CLOCKS,					      J721S2_DEV_RTI31_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J721S2_GLUELOGIC_HFOSC0_CLKOUT,					      1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_RTI_CFG1_MAIN_R5_3_CLOCKS,					      J721S2_DEV_RTI31_RTI_CLK_PARENT_GLUELOGIC_LPXOSC_CLKOUT,
		       CLK_J721S2_GLUELOGIC_LPXOSC_CLKOUT,					      1,
		       1),
	DEV_CLK_PARENT(J721S2_DEV_RTI_CFG1_MAIN_R5_3_CLOCKS,					      J721S2_DEV_RTI31_RTI_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK,
		       CLK_J721S2_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_12P5M_CLK,			      1,
		       2),
	DEV_CLK_PARENT(J721S2_DEV_RTI_CFG1_MAIN_R5_3_CLOCKS,					      J721S2_DEV_RTI31_RTI_CLK_PARENT_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK,
		       CLK_J721S2_J7AM_WAKEUP_16FF_WKUP_0_WKUP_RCOSC_32K_CLK,			      1,
		       3),
	DEV_CLK_PARENT(J721S2_DEV_RTI_CFG1_MAIN_R5_3_CLOCKS,					      J721S2_DEV_RTI31_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT,
		       CLK_J721S2_BOARD_0_HFOSC1_CLK_OUT,					      1,
		       4),
	DEV_CLK_PARENT(J721S2_DEV_RTI_CFG1_MAIN_R5_3_CLOCKS,					      J721S2_DEV_RTI31_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP0,
		       CLK_J721S2_BOARD_0_HFOSC1_CLK_OUT,					      1,
		       5),
	DEV_CLK_PARENT(J721S2_DEV_RTI_CFG1_MAIN_R5_3_CLOCKS,					      J721S2_DEV_RTI31_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP1,
		       CLK_J721S2_BOARD_0_HFOSC1_CLK_OUT,					      1,
		       6),
	DEV_CLK_PARENT(J721S2_DEV_RTI_CFG1_MAIN_R5_3_CLOCKS,					      J721S2_DEV_RTI31_RTI_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT_DUP2,
		       CLK_J721S2_BOARD_0_HFOSC1_CLK_OUT,					      1,
		       7),
	DEV_CLK(J721S2_DEV_RTI_CFG1_MAIN_R5_3_CLOCKS,						      J721S2_DEV_RTI31_VBUSP_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J721S2_DEV_SA2_UL_MAIN_0_CLOCKS,						      J721S2_DEV_SA2_UL0_PKA_IN_CLK,
		CLK_J721S2_HSDIV4_16FFT_MAIN_0_HSDIVOUT1_CLK,
		1),
	DEV_CLK(J721S2_DEV_SA2_UL_MAIN_0_CLOCKS,						      J721S2_DEV_SA2_UL0_X1_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J721S2_DEV_SA2_UL_MAIN_0_CLOCKS,						      J721S2_DEV_SA2_UL0_X2_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(J721S2_DEV_SPI_MAIN_0_CLOCKS,							      J721S2_DEV_MCSPI0_CLKSPIREF_CLK,
		CLK_J721S2_POSTDIV3_16FFT_MAIN_0_HSDIVOUT5_CLK,
		1),
	DEV_CLK_MUX(J721S2_DEV_SPI_MAIN_0_CLOCKS,						      J721S2_DEV_MCSPI0_IO_CLKSPII_CLK,
		    CLK_J721S2_SPI0_CLK_LPBK_MUX_OUT0,						      1,
		    2),
	DEV_CLK_PARENT(J721S2_DEV_SPI_MAIN_0_CLOCKS,						      J721S2_DEV_MCSPI0_IO_CLKSPII_CLK_PARENT_BOARD_0_SPI0_CLK_OUT,
		       CLK_J721S2_BOARD_0_SPI0_CLK_OUT,						      1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_SPI_MAIN_0_CLOCKS,						      J721S2_DEV_MCSPI0_IO_CLKSPII_CLK_PARENT_SPI_MAIN_0_IO_CLKSPIO_CLK,
		       CLK_J721S2_SPI_MAIN_0_IO_CLKSPIO_CLK,					      1,
		       1),
	DEV_CLK(J721S2_DEV_SPI_MAIN_0_CLOCKS,							      J721S2_DEV_MCSPI0_VBUSP_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_OUTPUT(J721S2_DEV_SPI_MAIN_0_CLOCKS,						      J721S2_DEV_MCSPI0_IO_CLKSPIO_CLK,
		       CLK_J721S2_SPI_MAIN_0_IO_CLKSPIO_CLK),
	DEV_CLK(J721S2_DEV_SPI_MAIN_1_CLOCKS,							      J721S2_DEV_MCSPI1_CLKSPIREF_CLK,
		CLK_J721S2_POSTDIV3_16FFT_MAIN_0_HSDIVOUT5_CLK,
		1),
	DEV_CLK_MUX(J721S2_DEV_SPI_MAIN_1_CLOCKS,						      J721S2_DEV_MCSPI1_IO_CLKSPII_CLK,
		    CLK_J721S2_SPI1_CLK_LPBK_MUX_OUT0,						      1,
		    2),
	DEV_CLK_PARENT(J721S2_DEV_SPI_MAIN_1_CLOCKS,						      J721S2_DEV_MCSPI1_IO_CLKSPII_CLK_PARENT_BOARD_0_SPI1_CLK_OUT,
		       CLK_J721S2_BOARD_0_SPI1_CLK_OUT,						      1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_SPI_MAIN_1_CLOCKS,						      J721S2_DEV_MCSPI1_IO_CLKSPII_CLK_PARENT_SPI_MAIN_1_IO_CLKSPIO_CLK,
		       CLK_J721S2_SPI_MAIN_1_IO_CLKSPIO_CLK,					      1,
		       1),
	DEV_CLK(J721S2_DEV_SPI_MAIN_1_CLOCKS,							      J721S2_DEV_MCSPI1_VBUSP_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_OUTPUT(J721S2_DEV_SPI_MAIN_1_CLOCKS,						      J721S2_DEV_MCSPI1_IO_CLKSPIO_CLK,
		       CLK_J721S2_SPI_MAIN_1_IO_CLKSPIO_CLK),
	DEV_CLK(J721S2_DEV_SPI_MAIN_2_CLOCKS,							      J721S2_DEV_MCSPI2_CLKSPIREF_CLK,
		CLK_J721S2_POSTDIV3_16FFT_MAIN_0_HSDIVOUT5_CLK,
		1),
	DEV_CLK_MUX(J721S2_DEV_SPI_MAIN_2_CLOCKS,						      J721S2_DEV_MCSPI2_IO_CLKSPII_CLK,
		    CLK_J721S2_SPI2_CLK_LPBK_MUX_OUT0,						      1,
		    2),
	DEV_CLK_PARENT(J721S2_DEV_SPI_MAIN_2_CLOCKS,						      J721S2_DEV_MCSPI2_IO_CLKSPII_CLK_PARENT_BOARD_0_SPI2_CLK_OUT,
		       CLK_J721S2_BOARD_0_SPI2_CLK_OUT,						      1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_SPI_MAIN_2_CLOCKS,						      J721S2_DEV_MCSPI2_IO_CLKSPII_CLK_PARENT_SPI_MAIN_2_IO_CLKSPIO_CLK,
		       CLK_J721S2_SPI_MAIN_2_IO_CLKSPIO_CLK,					      1,
		       1),
	DEV_CLK(J721S2_DEV_SPI_MAIN_2_CLOCKS,							      J721S2_DEV_MCSPI2_VBUSP_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_OUTPUT(J721S2_DEV_SPI_MAIN_2_CLOCKS,						      J721S2_DEV_MCSPI2_IO_CLKSPIO_CLK,
		       CLK_J721S2_SPI_MAIN_2_IO_CLKSPIO_CLK),
	DEV_CLK(J721S2_DEV_SPI_MAIN_3_CLOCKS,							      J721S2_DEV_MCSPI3_CLKSPIREF_CLK,
		CLK_J721S2_POSTDIV3_16FFT_MAIN_0_HSDIVOUT5_CLK,
		1),
	DEV_CLK_MUX(J721S2_DEV_SPI_MAIN_3_CLOCKS,						      J721S2_DEV_MCSPI3_IO_CLKSPII_CLK,
		    CLK_J721S2_SPI3_CLK_MUX_OUT0,
		    1,
		    2),
	DEV_CLK_PARENT(J721S2_DEV_SPI_MAIN_3_CLOCKS,						      J721S2_DEV_MCSPI3_IO_CLKSPII_CLK_PARENT_SPI_MAIN_3_IO_CLKSPIO_CLK,
		       CLK_J721S2_SPI_MAIN_3_IO_CLKSPIO_CLK,					      1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_SPI_MAIN_3_CLOCKS,						      J721S2_DEV_MCSPI3_IO_CLKSPII_CLK_PARENT_SPI3_CLK_LPBK_MUX_OUT0,
		       CLK_J721S2_SPI3_CLK_LPBK_MUX_OUT0,					      1,
		       1),
	DEV_CLK(J721S2_DEV_SPI_MAIN_3_CLOCKS,							      J721S2_DEV_MCSPI3_VBUSP_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_OUTPUT(J721S2_DEV_SPI_MAIN_3_CLOCKS,						      J721S2_DEV_MCSPI3_IO_CLKSPIO_CLK,
		       CLK_J721S2_SPI_MAIN_3_IO_CLKSPIO_CLK),
	DEV_CLK(J721S2_DEV_SPI_MAIN_4_CLOCKS,							      J721S2_DEV_MCSPI4_CLKSPIREF_CLK,
		CLK_J721S2_POSTDIV3_16FFT_MAIN_0_HSDIVOUT5_CLK,
		1),
	DEV_CLK(J721S2_DEV_SPI_MAIN_4_CLOCKS,							      J721S2_DEV_MCSPI4_IO_CLKSPII_CLK,
		CLK_J721S2_SPI_MAIN_4_IO_CLKSPIO_CLK,
		1),
	DEV_CLK(J721S2_DEV_SPI_MAIN_4_CLOCKS,							      J721S2_DEV_MCSPI4_VBUSP_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_OUTPUT(J721S2_DEV_SPI_MAIN_4_CLOCKS,						      J721S2_DEV_MCSPI4_IO_CLKSPIO_CLK,
		       CLK_J721S2_SPI_MAIN_4_IO_CLKSPIO_CLK),
	DEV_CLK(J721S2_DEV_SPI_MAIN_5_CLOCKS,							      J721S2_DEV_MCSPI5_CLKSPIREF_CLK,
		CLK_J721S2_POSTDIV3_16FFT_MAIN_0_HSDIVOUT5_CLK,
		1),
	DEV_CLK_MUX(J721S2_DEV_SPI_MAIN_5_CLOCKS,						      J721S2_DEV_MCSPI5_IO_CLKSPII_CLK,
		    CLK_J721S2_SPI5_CLK_LPBK_MUX_OUT0,						      1,
		    2),
	DEV_CLK_PARENT(J721S2_DEV_SPI_MAIN_5_CLOCKS,						      J721S2_DEV_MCSPI5_IO_CLKSPII_CLK_PARENT_BOARD_0_SPI5_CLK_OUT,
		       CLK_J721S2_BOARD_0_SPI5_CLK_OUT,						      1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_SPI_MAIN_5_CLOCKS,						      J721S2_DEV_MCSPI5_IO_CLKSPII_CLK_PARENT_SPI_MAIN_5_IO_CLKSPIO_CLK,
		       CLK_J721S2_SPI_MAIN_5_IO_CLKSPIO_CLK,					      1,
		       1),
	DEV_CLK(J721S2_DEV_SPI_MAIN_5_CLOCKS,							      J721S2_DEV_MCSPI5_VBUSP_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_OUTPUT(J721S2_DEV_SPI_MAIN_5_CLOCKS,						      J721S2_DEV_MCSPI5_IO_CLKSPIO_CLK,
		       CLK_J721S2_SPI_MAIN_5_IO_CLKSPIO_CLK),
	DEV_CLK(J721S2_DEV_SPI_MAIN_6_CLOCKS,							      J721S2_DEV_MCSPI6_CLKSPIREF_CLK,
		CLK_J721S2_POSTDIV3_16FFT_MAIN_0_HSDIVOUT5_CLK,
		1),
	DEV_CLK_MUX(J721S2_DEV_SPI_MAIN_6_CLOCKS,						      J721S2_DEV_MCSPI6_IO_CLKSPII_CLK,
		    CLK_J721S2_SPI6_CLK_LPBK_MUX_OUT0,						      1,
		    2),
	DEV_CLK_PARENT(J721S2_DEV_SPI_MAIN_6_CLOCKS,						      J721S2_DEV_MCSPI6_IO_CLKSPII_CLK_PARENT_BOARD_0_SPI6_CLK_OUT,
		       CLK_J721S2_BOARD_0_SPI6_CLK_OUT,						      1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_SPI_MAIN_6_CLOCKS,						      J721S2_DEV_MCSPI6_IO_CLKSPII_CLK_PARENT_SPI_MAIN_6_IO_CLKSPIO_CLK,
		       CLK_J721S2_SPI_MAIN_6_IO_CLKSPIO_CLK,					      1,
		       1),
	DEV_CLK(J721S2_DEV_SPI_MAIN_6_CLOCKS,							      J721S2_DEV_MCSPI6_VBUSP_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_OUTPUT(J721S2_DEV_SPI_MAIN_6_CLOCKS,						      J721S2_DEV_MCSPI6_IO_CLKSPIO_CLK,
		       CLK_J721S2_SPI_MAIN_6_IO_CLKSPIO_CLK),
	DEV_CLK(J721S2_DEV_SPI_MAIN_7_CLOCKS,							      J721S2_DEV_MCSPI7_CLKSPIREF_CLK,
		CLK_J721S2_POSTDIV3_16FFT_MAIN_0_HSDIVOUT5_CLK,
		1),
	DEV_CLK_MUX(J721S2_DEV_SPI_MAIN_7_CLOCKS,						      J721S2_DEV_MCSPI7_IO_CLKSPII_CLK,
		    CLK_J721S2_SPI7_CLK_LPBK_MUX_OUT0,						      1,
		    2),
	DEV_CLK_PARENT(J721S2_DEV_SPI_MAIN_7_CLOCKS,						      J721S2_DEV_MCSPI7_IO_CLKSPII_CLK_PARENT_BOARD_0_SPI7_CLK_OUT,
		       CLK_J721S2_BOARD_0_SPI7_CLK_OUT,						      1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_SPI_MAIN_7_CLOCKS,						      J721S2_DEV_MCSPI7_IO_CLKSPII_CLK_PARENT_SPI_MAIN_7_IO_CLKSPIO_CLK,
		       CLK_J721S2_SPI_MAIN_7_IO_CLKSPIO_CLK,					      1,
		       1),
	DEV_CLK(J721S2_DEV_SPI_MAIN_7_CLOCKS,							      J721S2_DEV_MCSPI7_VBUSP_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_OUTPUT(J721S2_DEV_SPI_MAIN_7_CLOCKS,						      J721S2_DEV_MCSPI7_IO_CLKSPIO_CLK,
		       CLK_J721S2_SPI_MAIN_7_IO_CLKSPIO_CLK),
	DEV_CLK(J721S2_DEV_USART_MAIN_1_CLOCKS,							      J721S2_DEV_UART1_FCLK_CLK,
		CLK_J721S2_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT1,
		1),
	DEV_CLK(J721S2_DEV_USART_MAIN_1_CLOCKS,							      J721S2_DEV_UART1_VBUSP_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J721S2_DEV_USART_MAIN_2_CLOCKS,							      J721S2_DEV_UART2_FCLK_CLK,
		CLK_J721S2_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT2,
		1),
	DEV_CLK(J721S2_DEV_USART_MAIN_2_CLOCKS,							      J721S2_DEV_UART2_VBUSP_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J721S2_DEV_USART_MAIN_3_CLOCKS,							      J721S2_DEV_UART3_FCLK_CLK,
		CLK_J721S2_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT3,
		1),
	DEV_CLK(J721S2_DEV_USART_MAIN_3_CLOCKS,							      J721S2_DEV_UART3_VBUSP_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J721S2_DEV_USART_MAIN_4_CLOCKS,							      J721S2_DEV_UART4_FCLK_CLK,
		CLK_J721S2_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT4,
		1),
	DEV_CLK(J721S2_DEV_USART_MAIN_4_CLOCKS,							      J721S2_DEV_UART4_VBUSP_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J721S2_DEV_USART_MAIN_5_CLOCKS,							      J721S2_DEV_UART5_FCLK_CLK,
		CLK_J721S2_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT5,
		1),
	DEV_CLK(J721S2_DEV_USART_MAIN_5_CLOCKS,							      J721S2_DEV_UART5_VBUSP_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J721S2_DEV_USART_MAIN_6_CLOCKS,							      J721S2_DEV_UART6_FCLK_CLK,
		CLK_J721S2_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT6,
		1),
	DEV_CLK(J721S2_DEV_USART_MAIN_6_CLOCKS,							      J721S2_DEV_UART6_VBUSP_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J721S2_DEV_USART_MAIN_7_CLOCKS,							      J721S2_DEV_UART7_FCLK_CLK,
		CLK_J721S2_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT7,
		1),
	DEV_CLK(J721S2_DEV_USART_MAIN_7_CLOCKS,							      J721S2_DEV_UART7_VBUSP_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J721S2_DEV_USART_MAIN_8_CLOCKS,							      J721S2_DEV_UART8_FCLK_CLK,
		CLK_J721S2_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT8,
		1),
	DEV_CLK(J721S2_DEV_USART_MAIN_8_CLOCKS,							      J721S2_DEV_UART8_VBUSP_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J721S2_DEV_USART_MAIN_9_CLOCKS,							      J721S2_DEV_UART9_FCLK_CLK,
		CLK_J721S2_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT9,
		1),
	DEV_CLK(J721S2_DEV_USART_MAIN_9_CLOCKS,							      J721S2_DEV_UART9_VBUSP_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J721S2_DEV_USB3P0SS_16FFC_MAIN_0_CLOCKS,					      J721S2_DEV_USB0_ACLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(J721S2_DEV_USB3P0SS_16FFC_MAIN_0_CLOCKS,					      J721S2_DEV_USB0_BUF_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(J721S2_DEV_USB3P0SS_16FFC_MAIN_0_CLOCKS,					      J721S2_DEV_USB0_CLK_LPM_CLK,
		CLK_J721S2_POSTDIV3_16FFT_MAIN_1_HSDIVOUT7_CLK,
		1),
	DEV_CLK(J721S2_DEV_USB3P0SS_16FFC_MAIN_0_CLOCKS,					      J721S2_DEV_USB0_PCLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(J721S2_DEV_USB3P0SS_16FFC_MAIN_0_CLOCKS,					      J721S2_DEV_USB0_PIPE_REFCLK,
		    CLK_J721S2_USB0_SERDES_REFCLK_MUX_OUT0,					      1,
		    2),
	DEV_CLK_PARENT(J721S2_DEV_USB3P0SS_16FFC_MAIN_0_CLOCKS,					      J721S2_DEV_USB0_PIPE_REFCLK_PARENT_WIZ16B8M4CT2_MAIN_0_IP3_LN3_REFCLK,
		       CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP3_LN3_REFCLK,				      1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_USB3P0SS_16FFC_MAIN_0_CLOCKS,					      J721S2_DEV_USB0_PIPE_REFCLK_PARENT_WIZ16B8M4CT2_MAIN_0_IP3_LN1_REFCLK,
		       CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP3_LN1_REFCLK,				      1,
		       1),
	DEV_CLK_MUX(J721S2_DEV_USB3P0SS_16FFC_MAIN_0_CLOCKS,					      J721S2_DEV_USB0_PIPE_RXCLK,
		    CLK_J721S2_USB0_SERDES_RXCLK_MUX_OUT0,					      1,
		    2),
	DEV_CLK_PARENT(J721S2_DEV_USB3P0SS_16FFC_MAIN_0_CLOCKS,					      J721S2_DEV_USB0_PIPE_RXCLK_PARENT_WIZ16B8M4CT2_MAIN_0_IP3_LN3_RXCLK,
		       CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP3_LN3_RXCLK,				      1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_USB3P0SS_16FFC_MAIN_0_CLOCKS,					      J721S2_DEV_USB0_PIPE_RXCLK_PARENT_WIZ16B8M4CT2_MAIN_0_IP3_LN1_RXCLK,
		       CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP3_LN1_RXCLK,				      1,
		       1),
	DEV_CLK_MUX(J721S2_DEV_USB3P0SS_16FFC_MAIN_0_CLOCKS,					      J721S2_DEV_USB0_PIPE_RXFCLK,
		    CLK_J721S2_USB0_SERDES_RXFCLK_MUX_OUT0,					      1,
		    2),
	DEV_CLK_PARENT(J721S2_DEV_USB3P0SS_16FFC_MAIN_0_CLOCKS,					      J721S2_DEV_USB0_PIPE_RXFCLK_PARENT_WIZ16B8M4CT2_MAIN_0_IP3_LN3_RXFCLK,
		       CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP3_LN3_RXFCLK,				      1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_USB3P0SS_16FFC_MAIN_0_CLOCKS,					      J721S2_DEV_USB0_PIPE_RXFCLK_PARENT_WIZ16B8M4CT2_MAIN_0_IP3_LN1_RXFCLK,
		       CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP3_LN1_RXFCLK,				      1,
		       1),
	DEV_CLK_MUX(J721S2_DEV_USB3P0SS_16FFC_MAIN_0_CLOCKS,					      J721S2_DEV_USB0_PIPE_TXFCLK,
		    CLK_J721S2_USB0_SERDES_TXFCLK_MUX_OUT0,					      1,
		    2),
	DEV_CLK_PARENT(J721S2_DEV_USB3P0SS_16FFC_MAIN_0_CLOCKS,					      J721S2_DEV_USB0_PIPE_TXFCLK_PARENT_WIZ16B8M4CT2_MAIN_0_IP3_LN3_TXFCLK,
		       CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP3_LN3_TXFCLK,				      1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_USB3P0SS_16FFC_MAIN_0_CLOCKS,					      J721S2_DEV_USB0_PIPE_TXFCLK_PARENT_WIZ16B8M4CT2_MAIN_0_IP3_LN1_TXFCLK,
		       CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP3_LN1_TXFCLK,				      1,
		       1),
	DEV_CLK_MUX(J721S2_DEV_USB3P0SS_16FFC_MAIN_0_CLOCKS,					      J721S2_DEV_USB0_PIPE_TXMCLK,
		    CLK_J721S2_USB0_SERDES_TXMCLK_MUX_OUT0,					      1,
		    2),
	DEV_CLK_PARENT(J721S2_DEV_USB3P0SS_16FFC_MAIN_0_CLOCKS,					      J721S2_DEV_USB0_PIPE_TXMCLK_PARENT_WIZ16B8M4CT2_MAIN_0_IP3_LN3_TXMCLK,
		       CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP3_LN3_TXMCLK,				      1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_USB3P0SS_16FFC_MAIN_0_CLOCKS,					      J721S2_DEV_USB0_PIPE_TXMCLK_PARENT_WIZ16B8M4CT2_MAIN_0_IP3_LN1_TXMCLK,
		       CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP3_LN1_TXMCLK,				      1,
		       1),
	DEV_CLK(J721S2_DEV_USB3P0SS_16FFC_MAIN_0_CLOCKS,					      J721S2_DEV_USB0_USB2_APB_PCLK_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(J721S2_DEV_USB3P0SS_16FFC_MAIN_0_CLOCKS,					      J721S2_DEV_USB0_USB2_REFCLOCK_CLK,
		    CLK_J721S2_USB0_REFCLK_SEL_OUT0,						      1,
		    2),
	DEV_CLK_PARENT(J721S2_DEV_USB3P0SS_16FFC_MAIN_0_CLOCKS,					      J721S2_DEV_USB0_USB2_REFCLOCK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J721S2_GLUELOGIC_HFOSC0_CLKOUT,					      1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_USB3P0SS_16FFC_MAIN_0_CLOCKS,					      J721S2_DEV_USB0_USB2_REFCLOCK_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT,
		       CLK_J721S2_BOARD_0_HFOSC1_CLK_OUT,					      1,
		       1),
	DEV_CLK(J721S2_DEV_USB3P0SS_16FFC_MAIN_0_CLOCKS,					      J721S2_DEV_USB0_USB2_TAP_TCK,
		CLK_J721S2_BOARD_0_TCK_OUT,
		1),
	DEV_CLK_OUTPUT(J721S2_DEV_USB3P0SS_16FFC_MAIN_0_CLOCKS,					      J721S2_DEV_USB0_PIPE_TXCLK,
		       CLK_J721S2_USB3P0SS_16FFC_MAIN_0_PIPE_TXCLK),
	DEV_CLK(J721S2_DEV_VPAC_TOP_MAIN_0_CLOCKS,						      J721S2_DEV_VPAC0_LDC0_CLK_CLK,
		CLK_J721S2_VPAC_CLK_SEL_OUT0,
		1),
	DEV_CLK_MUX(J721S2_DEV_VPAC_TOP_MAIN_0_CLOCKS,						      J721S2_DEV_VPAC0_MAIN_CLK,
		    CLK_J721S2_VPAC_CLK_SEL_OUT0,
		    1,
		    2),
	DEV_CLK_PARENT(J721S2_DEV_VPAC_TOP_MAIN_0_CLOCKS,					      J721S2_DEV_VPAC0_MAIN_CLK_PARENT_HSDIV1_16FFT_MAIN_25_HSDIVOUT1_CLK,
		       CLK_J721S2_HSDIV1_16FFT_MAIN_25_HSDIVOUT1_CLK,				      1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_VPAC_TOP_MAIN_0_CLOCKS,					      J721S2_DEV_VPAC0_MAIN_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT1_CLK,
		       CLK_J721S2_HSDIV4_16FFT_MAIN_2_HSDIVOUT1_CLK,				      1,
		       1),
	DEV_CLK(J721S2_DEV_VPAC_TOP_MAIN_0_CLOCKS,						      J721S2_DEV_VPAC0_MSC_CLK,
		CLK_J721S2_VPAC_CLK_SEL_OUT0,
		1),
	DEV_CLK(J721S2_DEV_VPAC_TOP_MAIN_0_CLOCKS,						      J721S2_DEV_VPAC0_NF_CLK_CLK,
		CLK_J721S2_VPAC_CLK_SEL_OUT0,
		1),
	DEV_CLK(J721S2_DEV_VPAC_TOP_MAIN_0_CLOCKS,						      J721S2_DEV_VPAC0_PSIL_LEAF_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(J721S2_DEV_VPAC_TOP_MAIN_0_CLOCKS,						      J721S2_DEV_VPAC0_VISS0_CLK_CLK,
		CLK_J721S2_VPAC_CLK_SEL_OUT0,
		1),
	DEV_CLK(J721S2_DEV_VUSR_DUAL_MAIN_0_CLOCKS,						      J721S2_DEV_VUSR_DUAL0_V0_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(J721S2_DEV_VUSR_DUAL_MAIN_0_CLOCKS,						      J721S2_DEV_VUSR_DUAL0_V0_RXPM_CLK,
		CLK_J721S2_BOARD_0_HYP0_RXPMCLK_OUT,
		1),
	DEV_CLK(J721S2_DEV_VUSR_DUAL_MAIN_0_CLOCKS,						      J721S2_DEV_VUSR_DUAL0_V0_TXFL_CLK,
		CLK_J721S2_BOARD_0_HYP0_TXFLCLK_OUT,
		1),
	DEV_CLK(J721S2_DEV_VUSR_DUAL_MAIN_0_CLOCKS,						      J721S2_DEV_VUSR_DUAL0_V1_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(J721S2_DEV_VUSR_DUAL_MAIN_0_CLOCKS,						      J721S2_DEV_VUSR_DUAL0_V1_RXPM_CLK,
		CLK_J721S2_BOARD_0_HYP1_RXPMCLK_OUT,
		1),
	DEV_CLK(J721S2_DEV_VUSR_DUAL_MAIN_0_CLOCKS,						      J721S2_DEV_VUSR_DUAL0_V1_TXFL_CLK,
		CLK_J721S2_BOARD_0_HYP1_TXFLCLK_OUT,
		1),
	DEV_CLK(J721S2_DEV_VUSR_DUAL_MAIN_0_CLOCKS,						      J721S2_DEV_VUSR_DUAL0_VUSRX_LN0_REFCLK,
		CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP4_LN0_REFCLK,
		1),
	DEV_CLK(J721S2_DEV_VUSR_DUAL_MAIN_0_CLOCKS,						      J721S2_DEV_VUSR_DUAL0_VUSRX_LN0_RXCLK,
		CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP4_LN0_RXCLK,
		1),
	DEV_CLK(J721S2_DEV_VUSR_DUAL_MAIN_0_CLOCKS,						      J721S2_DEV_VUSR_DUAL0_VUSRX_LN0_RXFCLK,
		CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP4_LN0_RXFCLK,
		1),
	DEV_CLK(J721S2_DEV_VUSR_DUAL_MAIN_0_CLOCKS,						      J721S2_DEV_VUSR_DUAL0_VUSRX_LN0_TXFCLK,
		CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP4_LN0_TXFCLK,
		1),
	DEV_CLK(J721S2_DEV_VUSR_DUAL_MAIN_0_CLOCKS,						      J721S2_DEV_VUSR_DUAL0_VUSRX_LN0_TXMCLK,
		CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP4_LN0_TXMCLK,
		1),
	DEV_CLK(J721S2_DEV_VUSR_DUAL_MAIN_0_CLOCKS,						      J721S2_DEV_VUSR_DUAL0_VUSRX_LN1_REFCLK,
		CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP4_LN1_REFCLK,
		1),
	DEV_CLK(J721S2_DEV_VUSR_DUAL_MAIN_0_CLOCKS,						      J721S2_DEV_VUSR_DUAL0_VUSRX_LN1_RXCLK,
		CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP4_LN1_RXCLK,
		1),
	DEV_CLK(J721S2_DEV_VUSR_DUAL_MAIN_0_CLOCKS,						      J721S2_DEV_VUSR_DUAL0_VUSRX_LN1_RXFCLK,
		CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP4_LN1_RXFCLK,
		1),
	DEV_CLK(J721S2_DEV_VUSR_DUAL_MAIN_0_CLOCKS,						      J721S2_DEV_VUSR_DUAL0_VUSRX_LN1_TXFCLK,
		CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP4_LN1_TXFCLK,
		1),
	DEV_CLK(J721S2_DEV_VUSR_DUAL_MAIN_0_CLOCKS,						      J721S2_DEV_VUSR_DUAL0_VUSRX_LN1_TXMCLK,
		CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP4_LN1_TXMCLK,
		1),
	DEV_CLK(J721S2_DEV_VUSR_DUAL_MAIN_0_CLOCKS,						      J721S2_DEV_VUSR_DUAL0_VUSRX_LN2_REFCLK,
		CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP4_LN2_REFCLK,
		1),
	DEV_CLK(J721S2_DEV_VUSR_DUAL_MAIN_0_CLOCKS,						      J721S2_DEV_VUSR_DUAL0_VUSRX_LN2_RXCLK,
		CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP4_LN2_RXCLK,
		1),
	DEV_CLK(J721S2_DEV_VUSR_DUAL_MAIN_0_CLOCKS,						      J721S2_DEV_VUSR_DUAL0_VUSRX_LN2_RXFCLK,
		CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP4_LN2_RXFCLK,
		1),
	DEV_CLK(J721S2_DEV_VUSR_DUAL_MAIN_0_CLOCKS,						      J721S2_DEV_VUSR_DUAL0_VUSRX_LN2_TXFCLK,
		CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP4_LN2_TXFCLK,
		1),
	DEV_CLK(J721S2_DEV_VUSR_DUAL_MAIN_0_CLOCKS,						      J721S2_DEV_VUSR_DUAL0_VUSRX_LN2_TXMCLK,
		CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP4_LN2_TXMCLK,
		1),
	DEV_CLK(J721S2_DEV_VUSR_DUAL_MAIN_0_CLOCKS,						      J721S2_DEV_VUSR_DUAL0_VUSRX_LN3_REFCLK,
		CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP4_LN3_REFCLK,
		1),
	DEV_CLK(J721S2_DEV_VUSR_DUAL_MAIN_0_CLOCKS,						      J721S2_DEV_VUSR_DUAL0_VUSRX_LN3_RXCLK,
		CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP4_LN3_RXCLK,
		1),
	DEV_CLK(J721S2_DEV_VUSR_DUAL_MAIN_0_CLOCKS,						      J721S2_DEV_VUSR_DUAL0_VUSRX_LN3_RXFCLK,
		CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP4_LN3_RXFCLK,
		1),
	DEV_CLK(J721S2_DEV_VUSR_DUAL_MAIN_0_CLOCKS,						      J721S2_DEV_VUSR_DUAL0_VUSRX_LN3_TXFCLK,
		CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP4_LN3_TXFCLK,
		1),
	DEV_CLK(J721S2_DEV_VUSR_DUAL_MAIN_0_CLOCKS,						      J721S2_DEV_VUSR_DUAL0_VUSRX_LN3_TXMCLK,
		CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP4_LN3_TXMCLK,
		1),
	DEV_CLK_OUTPUT(J721S2_DEV_VUSR_DUAL_MAIN_0_CLOCKS,					      J721S2_DEV_VUSR_DUAL0_V0_RXFL_CLK,
		       CLK_J721S2_VUSR_DUAL_MAIN_0_V0_RXFL_CLK),
	DEV_CLK_OUTPUT(J721S2_DEV_VUSR_DUAL_MAIN_0_CLOCKS,					      J721S2_DEV_VUSR_DUAL0_V0_TXPM_CLK,
		       CLK_J721S2_VUSR_DUAL_MAIN_0_V0_TXPM_CLK),
	DEV_CLK_OUTPUT(J721S2_DEV_VUSR_DUAL_MAIN_0_CLOCKS,					      J721S2_DEV_VUSR_DUAL0_V1_RXFL_CLK,
		       CLK_J721S2_VUSR_DUAL_MAIN_0_V1_RXFL_CLK),
	DEV_CLK_OUTPUT(J721S2_DEV_VUSR_DUAL_MAIN_0_CLOCKS,					      J721S2_DEV_VUSR_DUAL0_V1_TXPM_CLK,
		       CLK_J721S2_VUSR_DUAL_MAIN_0_V1_TXPM_CLK),
	DEV_CLK_OUTPUT(J721S2_DEV_VUSR_DUAL_MAIN_0_CLOCKS,					      J721S2_DEV_VUSR_DUAL0_VUSRX_LN0_TXCLK,
		       CLK_J721S2_VUSR_DUAL_MAIN_0_VUSRX_LN0_TXCLK),
	DEV_CLK_OUTPUT(J721S2_DEV_VUSR_DUAL_MAIN_0_CLOCKS,					      J721S2_DEV_VUSR_DUAL0_VUSRX_LN1_TXCLK,
		       CLK_J721S2_VUSR_DUAL_MAIN_0_VUSRX_LN1_TXCLK),
	DEV_CLK_OUTPUT(J721S2_DEV_VUSR_DUAL_MAIN_0_CLOCKS,					      J721S2_DEV_VUSR_DUAL0_VUSRX_LN2_TXCLK,
		       CLK_J721S2_VUSR_DUAL_MAIN_0_VUSRX_LN2_TXCLK),
	DEV_CLK_OUTPUT(J721S2_DEV_VUSR_DUAL_MAIN_0_CLOCKS,					      J721S2_DEV_VUSR_DUAL0_VUSRX_LN3_TXCLK,
		       CLK_J721S2_VUSR_DUAL_MAIN_0_VUSRX_LN3_TXCLK),
	DEV_CLK(J721S2_DEV_WIZ16B8M4CDT_MAIN_0_CLOCKS,						      J721S2_DEV_DPHY_TX0_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(J721S2_DEV_WIZ16B8M4CDT_MAIN_0_CLOCKS,					      J721S2_DEV_DPHY_TX0_DPHY_REF_CLK,
		    CLK_J721S2_DPHY_CLK_SEL_OUT0,
		    1,
		    4),
	DEV_CLK_PARENT(J721S2_DEV_WIZ16B8M4CDT_MAIN_0_CLOCKS,					      J721S2_DEV_DPHY_TX0_DPHY_REF_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J721S2_GLUELOGIC_HFOSC0_CLKOUT,					      1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_WIZ16B8M4CDT_MAIN_0_CLOCKS,					      J721S2_DEV_DPHY_TX0_DPHY_REF_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT,
		       CLK_J721S2_BOARD_0_HFOSC1_CLK_OUT,					      1,
		       1),
	DEV_CLK_PARENT(J721S2_DEV_WIZ16B8M4CDT_MAIN_0_CLOCKS,					      J721S2_DEV_DPHY_TX0_DPHY_REF_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT4_CLK,
		       CLK_J721S2_HSDIV4_16FFT_MAIN_3_HSDIVOUT4_CLK,				      1,
		       2),
	DEV_CLK_PARENT(J721S2_DEV_WIZ16B8M4CDT_MAIN_0_CLOCKS,					      J721S2_DEV_DPHY_TX0_DPHY_REF_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT4_CLK,
		       CLK_J721S2_HSDIV4_16FFT_MAIN_2_HSDIVOUT4_CLK,				      1,
		       3),
	DEV_CLK(J721S2_DEV_WIZ16B8M4CDT_MAIN_0_CLOCKS,						      J721S2_DEV_DPHY_TX0_IP1_PPI_M_TXCLKESC_CLK,
		CLK_J721S2_POSTDIV3_16FFT_MAIN_1_HSDIVOUT8_CLK,
		1),
	DEV_CLK(J721S2_DEV_WIZ16B8M4CDT_MAIN_0_CLOCKS,						      J721S2_DEV_DPHY_TX0_IP2_PPI_M_TXCLKESC_CLK,
		CLK_J721S2_POSTDIV3_16FFT_MAIN_1_HSDIVOUT8_CLK,
		1),
	DEV_CLK(J721S2_DEV_WIZ16B8M4CDT_MAIN_0_CLOCKS,						      J721S2_DEV_DPHY_TX0_PSM_CLK,
		CLK_J721S2_POSTDIV3_16FFT_MAIN_1_HSDIVOUT8_CLK,
		1),
	DEV_CLK(J721S2_DEV_WIZ16B8M4CDT_MAIN_0_CLOCKS,						      J721S2_DEV_DPHY_TX0_TAP_TCK,
		CLK_J721S2_BOARD_0_TCK_OUT,
		1),
	DEV_CLK_OUTPUT(J721S2_DEV_WIZ16B8M4CDT_MAIN_0_CLOCKS,					      J721S2_DEV_DPHY_TX0_CK_M,
		       CLK_J721S2_WIZ16B8M4CDT_MAIN_0_CK_M),
	DEV_CLK_OUTPUT(J721S2_DEV_WIZ16B8M4CDT_MAIN_0_CLOCKS,					      J721S2_DEV_DPHY_TX0_CK_P,
		       CLK_J721S2_WIZ16B8M4CDT_MAIN_0_CK_P),
	DEV_CLK_OUTPUT(J721S2_DEV_WIZ16B8M4CDT_MAIN_0_CLOCKS,					      J721S2_DEV_DPHY_TX0_IP1_PPI_M_RXCLKESC_CLK,
		       CLK_J721S2_WIZ16B8M4CDT_MAIN_0_IP1_PPI_M_RXCLKESC_CLK),
	DEV_CLK_OUTPUT(J721S2_DEV_WIZ16B8M4CDT_MAIN_0_CLOCKS,					      J721S2_DEV_DPHY_TX0_IP1_PPI_TXBYTECLKHS_CL_CLK,
		       CLK_J721S2_WIZ16B8M4CDT_MAIN_0_IP1_PPI_TXBYTECLKHS_CL_CLK),
	DEV_CLK_OUTPUT(J721S2_DEV_WIZ16B8M4CDT_MAIN_0_CLOCKS,					      J721S2_DEV_DPHY_TX0_IP2_PPI_TXBYTECLKHS_CL_CLK,
		       CLK_J721S2_WIZ16B8M4CDT_MAIN_0_IP2_PPI_TXBYTECLKHS_CL_CLK),
	DEV_CLK(J721S2_DEV_WIZ16B8M4CDT_MAIN_1_CLOCKS,						      J721S2_DEV_DPHY_TX1_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(J721S2_DEV_WIZ16B8M4CDT_MAIN_1_CLOCKS,					      J721S2_DEV_DPHY_TX1_DPHY_REF_CLK,
		    CLK_J721S2_DPHY_CLK_SEL_OUT1,
		    1,
		    4),
	DEV_CLK_PARENT(J721S2_DEV_WIZ16B8M4CDT_MAIN_1_CLOCKS,					      J721S2_DEV_DPHY_TX1_DPHY_REF_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J721S2_GLUELOGIC_HFOSC0_CLKOUT,					      1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_WIZ16B8M4CDT_MAIN_1_CLOCKS,					      J721S2_DEV_DPHY_TX1_DPHY_REF_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT,
		       CLK_J721S2_BOARD_0_HFOSC1_CLK_OUT,					      1,
		       1),
	DEV_CLK_PARENT(J721S2_DEV_WIZ16B8M4CDT_MAIN_1_CLOCKS,					      J721S2_DEV_DPHY_TX1_DPHY_REF_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT4_CLK,
		       CLK_J721S2_HSDIV4_16FFT_MAIN_3_HSDIVOUT4_CLK,				      1,
		       2),
	DEV_CLK_PARENT(J721S2_DEV_WIZ16B8M4CDT_MAIN_1_CLOCKS,					      J721S2_DEV_DPHY_TX1_DPHY_REF_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT4_CLK,
		       CLK_J721S2_HSDIV4_16FFT_MAIN_2_HSDIVOUT4_CLK,				      1,
		       3),
	DEV_CLK(J721S2_DEV_WIZ16B8M4CDT_MAIN_1_CLOCKS,						      J721S2_DEV_DPHY_TX1_IP1_PPI_M_TXCLKESC_CLK,
		CLK_J721S2_POSTDIV3_16FFT_MAIN_1_HSDIVOUT8_CLK,
		1),
	DEV_CLK(J721S2_DEV_WIZ16B8M4CDT_MAIN_1_CLOCKS,						      J721S2_DEV_DPHY_TX1_PSM_CLK,
		CLK_J721S2_POSTDIV3_16FFT_MAIN_1_HSDIVOUT8_CLK,
		1),
	DEV_CLK(J721S2_DEV_WIZ16B8M4CDT_MAIN_1_CLOCKS,						      J721S2_DEV_DPHY_TX1_TAP_TCK,
		CLK_J721S2_BOARD_0_TCK_OUT,
		1),
	DEV_CLK_OUTPUT(J721S2_DEV_WIZ16B8M4CDT_MAIN_1_CLOCKS,					      J721S2_DEV_DPHY_TX1_CK_M,
		       CLK_J721S2_WIZ16B8M4CDT_MAIN_1_CK_M),
	DEV_CLK_OUTPUT(J721S2_DEV_WIZ16B8M4CDT_MAIN_1_CLOCKS,					      J721S2_DEV_DPHY_TX1_CK_P,
		       CLK_J721S2_WIZ16B8M4CDT_MAIN_1_CK_P),
	DEV_CLK_OUTPUT(J721S2_DEV_WIZ16B8M4CDT_MAIN_1_CLOCKS,					      J721S2_DEV_DPHY_TX1_IP1_PPI_M_RXCLKESC_CLK,
		       CLK_J721S2_WIZ16B8M4CDT_MAIN_1_IP1_PPI_M_RXCLKESC_CLK),
	DEV_CLK_OUTPUT(J721S2_DEV_WIZ16B8M4CDT_MAIN_1_CLOCKS,					      J721S2_DEV_DPHY_TX1_IP1_PPI_TXBYTECLKHS_CL_CLK,
		       CLK_J721S2_WIZ16B8M4CDT_MAIN_1_IP1_PPI_TXBYTECLKHS_CL_CLK),
	DEV_CLK_OUTPUT(J721S2_DEV_WIZ16B8M4CDT_MAIN_1_CLOCKS,					      J721S2_DEV_DPHY_TX1_IP2_PPI_TXBYTECLKHS_CL_CLK,
		       CLK_J721S2_WIZ16B8M4CDT_MAIN_1_IP2_PPI_TXBYTECLKHS_CL_CLK),
	DEV_CLK(J721S2_DEV_WIZ16B8M4CT2_MAIN_0_CLOCKS,						      J721S2_DEV_SERDES_10G0_CLK,
		CLK_J721S2_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J721S2_DEV_WIZ16B8M4CT2_MAIN_0_CLOCKS,						      J721S2_DEV_SERDES_10G0_CMN_REFCLK_M,
		CLK_J721S2_BOARD_0_SERDES0_REFCLK_N_OUT,
		1),
	DEV_CLK(J721S2_DEV_WIZ16B8M4CT2_MAIN_0_CLOCKS,						      J721S2_DEV_SERDES_10G0_CMN_REFCLK_P,
		CLK_J721S2_BOARD_0_SERDES0_REFCLK_P_OUT,
		1),
	DEV_CLK_MUX(J721S2_DEV_WIZ16B8M4CT2_MAIN_0_CLOCKS,					      J721S2_DEV_SERDES_10G0_CORE_REF_CLK,
		    CLK_J721S2_SERDES0_CORE_REFCLK_OUT0,					      1,
		    4),
	DEV_CLK_PARENT(J721S2_DEV_WIZ16B8M4CT2_MAIN_0_CLOCKS,					      J721S2_DEV_SERDES_10G0_CORE_REF_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J721S2_GLUELOGIC_HFOSC0_CLKOUT,					      1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_WIZ16B8M4CT2_MAIN_0_CLOCKS,					      J721S2_DEV_SERDES_10G0_CORE_REF_CLK_PARENT_BOARD_0_HFOSC1_CLK_OUT,
		       CLK_J721S2_BOARD_0_HFOSC1_CLK_OUT,					      1,
		       1),
	DEV_CLK_PARENT(J721S2_DEV_WIZ16B8M4CT2_MAIN_0_CLOCKS,					      J721S2_DEV_SERDES_10G0_CORE_REF_CLK_PARENT_HSDIV4_16FFT_MAIN_3_HSDIVOUT4_CLK,
		       CLK_J721S2_HSDIV4_16FFT_MAIN_3_HSDIVOUT4_CLK,				      1,
		       2),
	DEV_CLK_PARENT(J721S2_DEV_WIZ16B8M4CT2_MAIN_0_CLOCKS,					      J721S2_DEV_SERDES_10G0_CORE_REF_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT4_CLK,
		       CLK_J721S2_HSDIV4_16FFT_MAIN_2_HSDIVOUT4_CLK,				      1,
		       3),
	DEV_CLK(J721S2_DEV_WIZ16B8M4CT2_MAIN_0_CLOCKS,						      J721S2_DEV_SERDES_10G0_IP1_LN0_TXCLK,
		CLK_J721S2_K3_DSS_EDP_MAIN_0_PHY_LN0_TXCLK,
		1),
	DEV_CLK(J721S2_DEV_WIZ16B8M4CT2_MAIN_0_CLOCKS,						      J721S2_DEV_SERDES_10G0_IP1_LN1_TXCLK,
		CLK_J721S2_K3_DSS_EDP_MAIN_0_PHY_LN1_TXCLK,
		1),
	DEV_CLK_MUX(J721S2_DEV_WIZ16B8M4CT2_MAIN_0_CLOCKS,					      J721S2_DEV_SERDES_10G0_IP1_LN2_TXCLK,
		    CLK_J721S2_SERDES0_IP1_LN2_TXCLK_OUT0,					      1,
		    2),
	DEV_CLK_PARENT(J721S2_DEV_WIZ16B8M4CT2_MAIN_0_CLOCKS,					      J721S2_DEV_SERDES_10G0_IP1_LN2_TXCLK_PARENT_K3_DSS_EDP_MAIN_0_PHY_LN2_TXCLK,
		       CLK_J721S2_K3_DSS_EDP_MAIN_0_PHY_LN2_TXCLK,				      1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_WIZ16B8M4CT2_MAIN_0_CLOCKS,					      J721S2_DEV_SERDES_10G0_IP1_LN2_TXCLK_PARENT_K3_DSS_EDP_MAIN_0_PHY_LN0_TXCLK,
		       CLK_J721S2_K3_DSS_EDP_MAIN_0_PHY_LN0_TXCLK,				      1,
		       1),
	DEV_CLK_MUX(J721S2_DEV_WIZ16B8M4CT2_MAIN_0_CLOCKS,					      J721S2_DEV_SERDES_10G0_IP1_LN3_TXCLK,
		    CLK_J721S2_SERDES0_IP1_LN3_TXCLK_OUT0,					      1,
		    2),
	DEV_CLK_PARENT(J721S2_DEV_WIZ16B8M4CT2_MAIN_0_CLOCKS,					      J721S2_DEV_SERDES_10G0_IP1_LN3_TXCLK_PARENT_K3_DSS_EDP_MAIN_0_PHY_LN3_TXCLK,
		       CLK_J721S2_K3_DSS_EDP_MAIN_0_PHY_LN3_TXCLK,				      1,
		       0),
	DEV_CLK_PARENT(J721S2_DEV_WIZ16B8M4CT2_MAIN_0_CLOCKS,					      J721S2_DEV_SERDES_10G0_IP1_LN3_TXCLK_PARENT_K3_DSS_EDP_MAIN_0_PHY_LN1_TXCLK,
		       CLK_J721S2_K3_DSS_EDP_MAIN_0_PHY_LN1_TXCLK,				      1,
		       1),
	DEV_CLK(J721S2_DEV_WIZ16B8M4CT2_MAIN_0_CLOCKS,						      J721S2_DEV_SERDES_10G0_IP2_LN0_TXCLK,
		CLK_J721S2_PCIE_G3X4_128_MAIN_1_PCIE_LANE0_TXCLK,
		1),
	DEV_CLK(J721S2_DEV_WIZ16B8M4CT2_MAIN_0_CLOCKS,						      J721S2_DEV_SERDES_10G0_IP2_LN1_TXCLK,
		CLK_J721S2_PCIE_G3X4_128_MAIN_1_PCIE_LANE1_TXCLK,
		1),
	DEV_CLK(J721S2_DEV_WIZ16B8M4CT2_MAIN_0_CLOCKS,						      J721S2_DEV_SERDES_10G0_IP2_LN2_TXCLK,
		CLK_J721S2_PCIE_G3X4_128_MAIN_1_PCIE_LANE2_TXCLK,
		1),
	DEV_CLK(J721S2_DEV_WIZ16B8M4CT2_MAIN_0_CLOCKS,						      J721S2_DEV_SERDES_10G0_IP2_LN3_TXCLK,
		CLK_J721S2_PCIE_G3X4_128_MAIN_1_PCIE_LANE3_TXCLK,
		1),
	DEV_CLK(J721S2_DEV_WIZ16B8M4CT2_MAIN_0_CLOCKS,						      J721S2_DEV_SERDES_10G0_IP3_LN1_TXCLK,
		CLK_J721S2_USB3P0SS_16FFC_MAIN_0_PIPE_TXCLK,
		1),
	DEV_CLK(J721S2_DEV_WIZ16B8M4CT2_MAIN_0_CLOCKS,						      J721S2_DEV_SERDES_10G0_IP3_LN3_TXCLK,
		CLK_J721S2_USB3P0SS_16FFC_MAIN_0_PIPE_TXCLK,
		1),
	DEV_CLK(J721S2_DEV_WIZ16B8M4CT2_MAIN_0_CLOCKS,						      J721S2_DEV_SERDES_10G0_IP4_LN0_TXCLK,
		CLK_J721S2_VUSR_DUAL_MAIN_0_VUSRX_LN0_TXCLK,
		1),
	DEV_CLK(J721S2_DEV_WIZ16B8M4CT2_MAIN_0_CLOCKS,						      J721S2_DEV_SERDES_10G0_IP4_LN1_TXCLK,
		CLK_J721S2_VUSR_DUAL_MAIN_0_VUSRX_LN1_TXCLK,
		1),
	DEV_CLK(J721S2_DEV_WIZ16B8M4CT2_MAIN_0_CLOCKS,						      J721S2_DEV_SERDES_10G0_IP4_LN2_TXCLK,
		CLK_J721S2_VUSR_DUAL_MAIN_0_VUSRX_LN2_TXCLK,
		1),
	DEV_CLK(J721S2_DEV_WIZ16B8M4CT2_MAIN_0_CLOCKS,						      J721S2_DEV_SERDES_10G0_IP4_LN3_TXCLK,
		CLK_J721S2_VUSR_DUAL_MAIN_0_VUSRX_LN3_TXCLK,
		1),
	DEV_CLK(J721S2_DEV_WIZ16B8M4CT2_MAIN_0_CLOCKS,						      J721S2_DEV_SERDES_10G0_TAP_TCK,
		CLK_J721S2_BOARD_0_TCK_OUT,
		1),
	DEV_CLK_OUTPUT(J721S2_DEV_WIZ16B8M4CT2_MAIN_0_CLOCKS,					      J721S2_DEV_SERDES_10G0_CMN_REFCLK_M,
		       CLK_J721S2_WIZ16B8M4CT2_MAIN_0_CMN_REFCLK_M),
	DEV_CLK_OUTPUT(J721S2_DEV_WIZ16B8M4CT2_MAIN_0_CLOCKS,					      J721S2_DEV_SERDES_10G0_CMN_REFCLK_P,
		       CLK_J721S2_WIZ16B8M4CT2_MAIN_0_CMN_REFCLK_P),
	DEV_CLK_OUTPUT(J721S2_DEV_WIZ16B8M4CT2_MAIN_0_CLOCKS,					      J721S2_DEV_SERDES_10G0_IP1_LN0_REFCLK,
		       CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP1_LN0_REFCLK),
	DEV_CLK_OUTPUT(J721S2_DEV_WIZ16B8M4CT2_MAIN_0_CLOCKS,					      J721S2_DEV_SERDES_10G0_IP1_LN0_RXCLK,
		       CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP1_LN0_RXCLK),
	DEV_CLK_OUTPUT(J721S2_DEV_WIZ16B8M4CT2_MAIN_0_CLOCKS,					      J721S2_DEV_SERDES_10G0_IP1_LN0_RXFCLK,
		       CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP1_LN0_RXFCLK),
	DEV_CLK_OUTPUT(J721S2_DEV_WIZ16B8M4CT2_MAIN_0_CLOCKS,					      J721S2_DEV_SERDES_10G0_IP1_LN0_TXFCLK,
		       CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP1_LN0_TXFCLK),
	DEV_CLK_OUTPUT(J721S2_DEV_WIZ16B8M4CT2_MAIN_0_CLOCKS,					      J721S2_DEV_SERDES_10G0_IP1_LN0_TXMCLK,
		       CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP1_LN0_TXMCLK),
	DEV_CLK_OUTPUT(J721S2_DEV_WIZ16B8M4CT2_MAIN_0_CLOCKS,					      J721S2_DEV_SERDES_10G0_IP1_LN1_REFCLK,
		       CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP1_LN1_REFCLK),
	DEV_CLK_OUTPUT(J721S2_DEV_WIZ16B8M4CT2_MAIN_0_CLOCKS,					      J721S2_DEV_SERDES_10G0_IP1_LN1_RXCLK,
		       CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP1_LN1_RXCLK),
	DEV_CLK_OUTPUT(J721S2_DEV_WIZ16B8M4CT2_MAIN_0_CLOCKS,					      J721S2_DEV_SERDES_10G0_IP1_LN1_RXFCLK,
		       CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP1_LN1_RXFCLK),
	DEV_CLK_OUTPUT(J721S2_DEV_WIZ16B8M4CT2_MAIN_0_CLOCKS,					      J721S2_DEV_SERDES_10G0_IP1_LN1_TXFCLK,
		       CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP1_LN1_TXFCLK),
	DEV_CLK_OUTPUT(J721S2_DEV_WIZ16B8M4CT2_MAIN_0_CLOCKS,					      J721S2_DEV_SERDES_10G0_IP1_LN1_TXMCLK,
		       CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP1_LN1_TXMCLK),
	DEV_CLK_OUTPUT(J721S2_DEV_WIZ16B8M4CT2_MAIN_0_CLOCKS,					      J721S2_DEV_SERDES_10G0_IP1_LN2_REFCLK,
		       CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP1_LN2_REFCLK),
	DEV_CLK_OUTPUT(J721S2_DEV_WIZ16B8M4CT2_MAIN_0_CLOCKS,					      J721S2_DEV_SERDES_10G0_IP1_LN2_RXCLK,
		       CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP1_LN2_RXCLK),
	DEV_CLK_OUTPUT(J721S2_DEV_WIZ16B8M4CT2_MAIN_0_CLOCKS,					      J721S2_DEV_SERDES_10G0_IP1_LN2_RXFCLK,
		       CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP1_LN2_RXFCLK),
	DEV_CLK_OUTPUT(J721S2_DEV_WIZ16B8M4CT2_MAIN_0_CLOCKS,					      J721S2_DEV_SERDES_10G0_IP1_LN2_TXFCLK,
		       CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP1_LN2_TXFCLK),
	DEV_CLK_OUTPUT(J721S2_DEV_WIZ16B8M4CT2_MAIN_0_CLOCKS,					      J721S2_DEV_SERDES_10G0_IP1_LN2_TXMCLK,
		       CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP1_LN2_TXMCLK),
	DEV_CLK_OUTPUT(J721S2_DEV_WIZ16B8M4CT2_MAIN_0_CLOCKS,					      J721S2_DEV_SERDES_10G0_IP1_LN3_REFCLK,
		       CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP1_LN3_REFCLK),
	DEV_CLK_OUTPUT(J721S2_DEV_WIZ16B8M4CT2_MAIN_0_CLOCKS,					      J721S2_DEV_SERDES_10G0_IP1_LN3_RXCLK,
		       CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP1_LN3_RXCLK),
	DEV_CLK_OUTPUT(J721S2_DEV_WIZ16B8M4CT2_MAIN_0_CLOCKS,					      J721S2_DEV_SERDES_10G0_IP1_LN3_RXFCLK,
		       CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP1_LN3_RXFCLK),
	DEV_CLK_OUTPUT(J721S2_DEV_WIZ16B8M4CT2_MAIN_0_CLOCKS,					      J721S2_DEV_SERDES_10G0_IP1_LN3_TXFCLK,
		       CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP1_LN3_TXFCLK),
	DEV_CLK_OUTPUT(J721S2_DEV_WIZ16B8M4CT2_MAIN_0_CLOCKS,					      J721S2_DEV_SERDES_10G0_IP1_LN3_TXMCLK,
		       CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP1_LN3_TXMCLK),
	DEV_CLK_OUTPUT(J721S2_DEV_WIZ16B8M4CT2_MAIN_0_CLOCKS,					      J721S2_DEV_SERDES_10G0_IP2_LN0_REFCLK,
		       CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP2_LN0_REFCLK),
	DEV_CLK_OUTPUT(J721S2_DEV_WIZ16B8M4CT2_MAIN_0_CLOCKS,					      J721S2_DEV_SERDES_10G0_IP2_LN0_RXCLK,
		       CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP2_LN0_RXCLK),
	DEV_CLK_OUTPUT(J721S2_DEV_WIZ16B8M4CT2_MAIN_0_CLOCKS,					      J721S2_DEV_SERDES_10G0_IP2_LN0_RXFCLK,
		       CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP2_LN0_RXFCLK),
	DEV_CLK_OUTPUT(J721S2_DEV_WIZ16B8M4CT2_MAIN_0_CLOCKS,					      J721S2_DEV_SERDES_10G0_IP2_LN0_TXFCLK,
		       CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP2_LN0_TXFCLK),
	DEV_CLK_OUTPUT(J721S2_DEV_WIZ16B8M4CT2_MAIN_0_CLOCKS,					      J721S2_DEV_SERDES_10G0_IP2_LN0_TXMCLK,
		       CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP2_LN0_TXMCLK),
	DEV_CLK_OUTPUT(J721S2_DEV_WIZ16B8M4CT2_MAIN_0_CLOCKS,					      J721S2_DEV_SERDES_10G0_IP2_LN1_REFCLK,
		       CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP2_LN1_REFCLK),
	DEV_CLK_OUTPUT(J721S2_DEV_WIZ16B8M4CT2_MAIN_0_CLOCKS,					      J721S2_DEV_SERDES_10G0_IP2_LN1_RXCLK,
		       CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP2_LN1_RXCLK),
	DEV_CLK_OUTPUT(J721S2_DEV_WIZ16B8M4CT2_MAIN_0_CLOCKS,					      J721S2_DEV_SERDES_10G0_IP2_LN1_RXFCLK,
		       CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP2_LN1_RXFCLK),
	DEV_CLK_OUTPUT(J721S2_DEV_WIZ16B8M4CT2_MAIN_0_CLOCKS,					      J721S2_DEV_SERDES_10G0_IP2_LN1_TXFCLK,
		       CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP2_LN1_TXFCLK),
	DEV_CLK_OUTPUT(J721S2_DEV_WIZ16B8M4CT2_MAIN_0_CLOCKS,					      J721S2_DEV_SERDES_10G0_IP2_LN1_TXMCLK,
		       CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP2_LN1_TXMCLK),
	DEV_CLK_OUTPUT(J721S2_DEV_WIZ16B8M4CT2_MAIN_0_CLOCKS,					      J721S2_DEV_SERDES_10G0_IP2_LN2_REFCLK,
		       CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP2_LN2_REFCLK),
	DEV_CLK_OUTPUT(J721S2_DEV_WIZ16B8M4CT2_MAIN_0_CLOCKS,					      J721S2_DEV_SERDES_10G0_IP2_LN2_RXCLK,
		       CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP2_LN2_RXCLK),
	DEV_CLK_OUTPUT(J721S2_DEV_WIZ16B8M4CT2_MAIN_0_CLOCKS,					      J721S2_DEV_SERDES_10G0_IP2_LN2_RXFCLK,
		       CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP2_LN2_RXFCLK),
	DEV_CLK_OUTPUT(J721S2_DEV_WIZ16B8M4CT2_MAIN_0_CLOCKS,					      J721S2_DEV_SERDES_10G0_IP2_LN2_TXFCLK,
		       CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP2_LN2_TXFCLK),
	DEV_CLK_OUTPUT(J721S2_DEV_WIZ16B8M4CT2_MAIN_0_CLOCKS,					      J721S2_DEV_SERDES_10G0_IP2_LN2_TXMCLK,
		       CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP2_LN2_TXMCLK),
	DEV_CLK_OUTPUT(J721S2_DEV_WIZ16B8M4CT2_MAIN_0_CLOCKS,					      J721S2_DEV_SERDES_10G0_IP2_LN3_REFCLK,
		       CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP2_LN3_REFCLK),
	DEV_CLK_OUTPUT(J721S2_DEV_WIZ16B8M4CT2_MAIN_0_CLOCKS,					      J721S2_DEV_SERDES_10G0_IP2_LN3_RXCLK,
		       CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP2_LN3_RXCLK),
	DEV_CLK_OUTPUT(J721S2_DEV_WIZ16B8M4CT2_MAIN_0_CLOCKS,					      J721S2_DEV_SERDES_10G0_IP2_LN3_RXFCLK,
		       CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP2_LN3_RXFCLK),
	DEV_CLK_OUTPUT(J721S2_DEV_WIZ16B8M4CT2_MAIN_0_CLOCKS,					      J721S2_DEV_SERDES_10G0_IP2_LN3_TXFCLK,
		       CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP2_LN3_TXFCLK),
	DEV_CLK_OUTPUT(J721S2_DEV_WIZ16B8M4CT2_MAIN_0_CLOCKS,					      J721S2_DEV_SERDES_10G0_IP2_LN3_TXMCLK,
		       CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP2_LN3_TXMCLK),
	DEV_CLK_OUTPUT(J721S2_DEV_WIZ16B8M4CT2_MAIN_0_CLOCKS,					      J721S2_DEV_SERDES_10G0_IP3_LN1_REFCLK,
		       CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP3_LN1_REFCLK),
	DEV_CLK_OUTPUT(J721S2_DEV_WIZ16B8M4CT2_MAIN_0_CLOCKS,					      J721S2_DEV_SERDES_10G0_IP3_LN1_RXCLK,
		       CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP3_LN1_RXCLK),
	DEV_CLK_OUTPUT(J721S2_DEV_WIZ16B8M4CT2_MAIN_0_CLOCKS,					      J721S2_DEV_SERDES_10G0_IP3_LN1_RXFCLK,
		       CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP3_LN1_RXFCLK),
	DEV_CLK_OUTPUT(J721S2_DEV_WIZ16B8M4CT2_MAIN_0_CLOCKS,					      J721S2_DEV_SERDES_10G0_IP3_LN1_TXFCLK,
		       CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP3_LN1_TXFCLK),
	DEV_CLK_OUTPUT(J721S2_DEV_WIZ16B8M4CT2_MAIN_0_CLOCKS,					      J721S2_DEV_SERDES_10G0_IP3_LN1_TXMCLK,
		       CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP3_LN1_TXMCLK),
	DEV_CLK_OUTPUT(J721S2_DEV_WIZ16B8M4CT2_MAIN_0_CLOCKS,					      J721S2_DEV_SERDES_10G0_IP3_LN3_REFCLK,
		       CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP3_LN3_REFCLK),
	DEV_CLK_OUTPUT(J721S2_DEV_WIZ16B8M4CT2_MAIN_0_CLOCKS,					      J721S2_DEV_SERDES_10G0_IP3_LN3_RXCLK,
		       CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP3_LN3_RXCLK),
	DEV_CLK_OUTPUT(J721S2_DEV_WIZ16B8M4CT2_MAIN_0_CLOCKS,					      J721S2_DEV_SERDES_10G0_IP3_LN3_RXFCLK,
		       CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP3_LN3_RXFCLK),
	DEV_CLK_OUTPUT(J721S2_DEV_WIZ16B8M4CT2_MAIN_0_CLOCKS,					      J721S2_DEV_SERDES_10G0_IP3_LN3_TXFCLK,
		       CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP3_LN3_TXFCLK),
	DEV_CLK_OUTPUT(J721S2_DEV_WIZ16B8M4CT2_MAIN_0_CLOCKS,					      J721S2_DEV_SERDES_10G0_IP3_LN3_TXMCLK,
		       CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP3_LN3_TXMCLK),
	DEV_CLK_OUTPUT(J721S2_DEV_WIZ16B8M4CT2_MAIN_0_CLOCKS,					      J721S2_DEV_SERDES_10G0_IP4_LN0_REFCLK,
		       CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP4_LN0_REFCLK),
	DEV_CLK_OUTPUT(J721S2_DEV_WIZ16B8M4CT2_MAIN_0_CLOCKS,					      J721S2_DEV_SERDES_10G0_IP4_LN0_RXCLK,
		       CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP4_LN0_RXCLK),
	DEV_CLK_OUTPUT(J721S2_DEV_WIZ16B8M4CT2_MAIN_0_CLOCKS,					      J721S2_DEV_SERDES_10G0_IP4_LN0_RXFCLK,
		       CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP4_LN0_RXFCLK),
	DEV_CLK_OUTPUT(J721S2_DEV_WIZ16B8M4CT2_MAIN_0_CLOCKS,					      J721S2_DEV_SERDES_10G0_IP4_LN0_TXFCLK,
		       CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP4_LN0_TXFCLK),
	DEV_CLK_OUTPUT(J721S2_DEV_WIZ16B8M4CT2_MAIN_0_CLOCKS,					      J721S2_DEV_SERDES_10G0_IP4_LN0_TXMCLK,
		       CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP4_LN0_TXMCLK),
	DEV_CLK_OUTPUT(J721S2_DEV_WIZ16B8M4CT2_MAIN_0_CLOCKS,					      J721S2_DEV_SERDES_10G0_IP4_LN1_REFCLK,
		       CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP4_LN1_REFCLK),
	DEV_CLK_OUTPUT(J721S2_DEV_WIZ16B8M4CT2_MAIN_0_CLOCKS,					      J721S2_DEV_SERDES_10G0_IP4_LN1_RXCLK,
		       CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP4_LN1_RXCLK),
	DEV_CLK_OUTPUT(J721S2_DEV_WIZ16B8M4CT2_MAIN_0_CLOCKS,					      J721S2_DEV_SERDES_10G0_IP4_LN1_RXFCLK,
		       CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP4_LN1_RXFCLK),
	DEV_CLK_OUTPUT(J721S2_DEV_WIZ16B8M4CT2_MAIN_0_CLOCKS,					      J721S2_DEV_SERDES_10G0_IP4_LN1_TXFCLK,
		       CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP4_LN1_TXFCLK),
	DEV_CLK_OUTPUT(J721S2_DEV_WIZ16B8M4CT2_MAIN_0_CLOCKS,					      J721S2_DEV_SERDES_10G0_IP4_LN1_TXMCLK,
		       CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP4_LN1_TXMCLK),
	DEV_CLK_OUTPUT(J721S2_DEV_WIZ16B8M4CT2_MAIN_0_CLOCKS,					      J721S2_DEV_SERDES_10G0_IP4_LN2_REFCLK,
		       CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP4_LN2_REFCLK),
	DEV_CLK_OUTPUT(J721S2_DEV_WIZ16B8M4CT2_MAIN_0_CLOCKS,					      J721S2_DEV_SERDES_10G0_IP4_LN2_RXCLK,
		       CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP4_LN2_RXCLK),
	DEV_CLK_OUTPUT(J721S2_DEV_WIZ16B8M4CT2_MAIN_0_CLOCKS,					      J721S2_DEV_SERDES_10G0_IP4_LN2_RXFCLK,
		       CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP4_LN2_RXFCLK),
	DEV_CLK_OUTPUT(J721S2_DEV_WIZ16B8M4CT2_MAIN_0_CLOCKS,					      J721S2_DEV_SERDES_10G0_IP4_LN2_TXFCLK,
		       CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP4_LN2_TXFCLK),
	DEV_CLK_OUTPUT(J721S2_DEV_WIZ16B8M4CT2_MAIN_0_CLOCKS,					      J721S2_DEV_SERDES_10G0_IP4_LN2_TXMCLK,
		       CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP4_LN2_TXMCLK),
	DEV_CLK_OUTPUT(J721S2_DEV_WIZ16B8M4CT2_MAIN_0_CLOCKS,					      J721S2_DEV_SERDES_10G0_IP4_LN3_REFCLK,
		       CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP4_LN3_REFCLK),
	DEV_CLK_OUTPUT(J721S2_DEV_WIZ16B8M4CT2_MAIN_0_CLOCKS,					      J721S2_DEV_SERDES_10G0_IP4_LN3_RXCLK,
		       CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP4_LN3_RXCLK),
	DEV_CLK_OUTPUT(J721S2_DEV_WIZ16B8M4CT2_MAIN_0_CLOCKS,					      J721S2_DEV_SERDES_10G0_IP4_LN3_RXFCLK,
		       CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP4_LN3_RXFCLK),
	DEV_CLK_OUTPUT(J721S2_DEV_WIZ16B8M4CT2_MAIN_0_CLOCKS,					      J721S2_DEV_SERDES_10G0_IP4_LN3_TXFCLK,
		       CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP4_LN3_TXFCLK),
	DEV_CLK_OUTPUT(J721S2_DEV_WIZ16B8M4CT2_MAIN_0_CLOCKS,					      J721S2_DEV_SERDES_10G0_IP4_LN3_TXMCLK,
		       CLK_J721S2_WIZ16B8M4CT2_MAIN_0_IP4_LN3_TXMCLK),
	DEV_CLK(J721S2_DEV_DMPAC_TOP_MAIN_0_MISC_0_CLOCKS,					      J721S2_DEV_DMPAC0_UTC_0_PSIL_LEAF_CLK,
		CLK_J721S2_HSDIV1_16FFT_MAIN_25_HSDIVOUT0_CLK,
		1),
};
static struct dev_clk MAIN_dev_clk[ARRAY_SIZE(MAIN_dev_clk_data)] __attribute__((__section__(".bss.devgroup.MAIN")));
static const struct dev_clk_data TIFS_INTERNAL_dev_clk_data[1] __attribute__((__section__(".const.devgroup.TIFS_INTERNAL"))) = {
	DEV_CLK(J721S2_DEV_NAVSS_MCU_J7_MCU_0_RINGACC_0_CLOCKS, J721S2_DEV_MCU_NAVSS0_RINGACC0_SYS_CLK, CLK_J721S2_K3_PLL_CTRL_WRAP_WKUP_0_CHIP_DIV1_CLK_CLK, 1),
};
static struct dev_clk TIFS_INTERNAL_dev_clk[ARRAY_SIZE(TIFS_INTERNAL_dev_clk_data)] __attribute__((__section__(".bss.devgroup.TIFS_INTERNAL")));
static const struct dev_clk_data HSM_INTERNAL_dev_clk_data[0] __attribute__((__section__(".const.devgroup.HSM_INTERNAL"))) = {
};
static struct dev_clk HSM_INTERNAL_dev_clk[ARRAY_SIZE(HSM_INTERNAL_dev_clk_data)] __attribute__((__section__(".bss.devgroup.HSM_INTERNAL")));

const struct devgroup soc_devgroups[J721S2_PM_DEVGRP_RANGE_ID_MAX] = {
	[PM_DEVGRP_00] =   {
		.dev_clk_data	= MCU_WAKEUP_dev_clk_data,
		.dev_clk	= MCU_WAKEUP_dev_clk,
		.clk_idx	= 8U,
	},
	[PM_DEVGRP_01] =   {
		.dev_clk_data	= MAIN_dev_clk_data,
		.dev_clk	= MAIN_dev_clk,
		.clk_idx	= 101U,
	},
	[PM_DEVGRP_DMSC] = {
		.dev_clk_data	= TIFS_INTERNAL_dev_clk_data,
		.dev_clk	= TIFS_INTERNAL_dev_clk,
		.clk_idx	= 1U,
	},
	[PM_DEVGRP_HSM] =  {
		.dev_clk_data	= HSM_INTERNAL_dev_clk_data,
		.dev_clk	= HSM_INTERNAL_dev_clk,
		.clk_idx	= 592U,
	},
};
const size_t soc_devgroup_count = ARRAY_SIZE(soc_devgroups);

const struct soc_device_data *const soc_psc_multiple_domains[2] = {
	[J721S2_PSC_MULTIPLE_COMPUTE_CLUSTER_J7AE_MAIN_0] = compute_cluster_j7ae_main_0_domains,
	[J721S2_PSC_MULTIPLE_SMS_WKUP_0] = sms_wkup_0_domains,
};

const struct dev_data *const soc_device_data_arr[J721S2_DEV_DMPAC0_UTC_0 + 1U] = {
	[J721S2_DEV_MCU_ADC12FC_16FFC0] = &j721s2_dev_adc12fc_16ffc_mcu_0,
	[J721S2_DEV_MCU_ADC12FC_16FFC1] = &j721s2_dev_adc12fc_16ffc_mcu_1,
	[J721S2_DEV_ATL0] = &j721s2_dev_atl_main_0,
	[J721S2_DEV_C71X_0_PBIST_VD] = &j721s2_dev_c71x_0_pbist_VD,
	[J721S2_DEV_A72SS0] = &j721s2_dev_compute_cluster_j7ae_main_0_a72ss_0,
	[J721S2_DEV_C71X_1_PBIST_VD] = &j721s2_dev_c71x_1_pbist_VD,
	[J721S2_DEV_COMPUTE_CLUSTER0] = &j721s2_dev_compute_cluster_j7ae_main_0,
	[J721S2_DEV_A72SS0_CORE0_PBIST_WRAP] = &j721s2_dev_compute_cluster_j7ae_main_0_a72ss0_pbist_wrap_0,
	[J721S2_DEV_COMPUTE_CLUSTER0_C71SS0_0] = &j721s2_dev_compute_cluster_j7ae_main_0_c71ss0_0,
	[J721S2_DEV_COMPUTE_CLUSTER0_C71SS0_MMA_0] = &j721s2_dev_compute_cluster_j7ae_main_0_c71ss0_mma_0,
	[J721S2_DEV_COMPUTE_CLUSTER0_C71SS0_PBIST_WRAP_0] = &j721s2_dev_compute_cluster_j7ae_main_0_c71ss0_pbist_wrap_0,
	[J721S2_DEV_COMPUTE_CLUSTER0_C71SS1_0] = &j721s2_dev_compute_cluster_j7ae_main_0_c71ss1_0,
	[J721S2_DEV_COMPUTE_CLUSTER0_C71SS1_PBIST_WRAP_0] = &j721s2_dev_compute_cluster_j7ae_main_0_c71ss1_pbist_wrap_0,
	[J721S2_DEV_COMPUTE_CLUSTER0_CFG_WRAP_0] = &j721s2_dev_compute_cluster_j7ae_main_0_cfg_wrap_0,
	[J721S2_DEV_COMPUTE_CLUSTER0_CLEC] = &j721s2_dev_compute_cluster_j7ae_main_0_clec_0,
	[J721S2_DEV_COMPUTE_CLUSTER0_CORE_CORE] = &j721s2_dev_compute_cluster_j7ae_main_0_core_core_0,
	[J721S2_DEV_COMPUTE_CLUSTER0_DDR32SS_EMIF0_EW_0] = &j721s2_dev_compute_cluster_j7ae_main_0_ddr32ss_emif0_ew_0,
	[J721S2_DEV_COMPUTE_CLUSTER0_DDR32SS_EMIF1_EW_0] = &j721s2_dev_compute_cluster_j7ae_main_0_ddr32ss_emif1_ew_0,
	[J721S2_DEV_COMPUTE_CLUSTER0_DEBUG_WRAP_0] = &j721s2_dev_compute_cluster_j7ae_main_0_debug_wrap_0,
	[J721S2_DEV_COMPUTE_CLUSTER0_DIVH2_DIVH0_0] = &j721s2_dev_compute_cluster_j7ae_main_0_divh2_divh0_0,
	[J721S2_DEV_COMPUTE_CLUSTER0_DIVH2_DIVH0_1] = &j721s2_dev_compute_cluster_j7ae_main_0_divh2_divh0_1,
	[J721S2_DEV_COMPUTE_CLUSTER0_DIVP_TFT0_0] = &j721s2_dev_compute_cluster_j7ae_main_0_divp_tft0_0,
	[J721S2_DEV_WKUP_SMS0] = &j721s2_dev_sms_wkup_0,
	[J721S2_DEV_COMPUTE_CLUSTER0_DIVP_TFT0_1] = &j721s2_dev_compute_cluster_j7ae_main_0_divp_tft0_1,
	[J721S2_DEV_COMPUTE_CLUSTER0_DMSC_WRAP_0] = &j721s2_dev_compute_cluster_j7ae_main_0_dmsc_wrap_0,
	[J721S2_DEV_COMPUTE_CLUSTER0_EN_MSMC_DOMAIN_0] = &j721s2_dev_compute_cluster_j7ae_main_0_en_msmc_domain_0,
	[J721S2_DEV_COMPUTE_CLUSTER0_GIC500SS] = &j721s2_dev_compute_cluster_j7ae_main_0_gic500ss_0,
	[J721S2_DEV_COMPUTE_CLUSTER0_PBIST_WRAP_0] = &j721s2_dev_compute_cluster_j7ae_main_0_pbist_wrap_0,
	[J721S2_DEV_CPSW1] = &j721s2_dev_cpsw_2guss_main_0,
	[J721S2_DEV_MCU_CPSW0] = &j721s2_dev_cpsw_2guss_mcu_0,
	[J721S2_DEV_CPT2_AGGR1] = &j721s2_dev_cpt2_aggregator32_main_ac_0,
	[J721S2_DEV_CPT2_AGGR5] = &j721s2_dev_cpt2_aggregator32_main_acp_0,
	[J721S2_DEV_CPT2_AGGR2] = &j721s2_dev_cpt2_aggregator32_main_hc_0,
	[J721S2_DEV_CPT2_AGGR4] = &j721s2_dev_cpt2_aggregator32_main_mi_0,
	[J721S2_DEV_CPT2_AGGR3] = &j721s2_dev_cpt2_aggregator32_main_mv_0,
	[J721S2_DEV_MCU_TIMER0] = &j721s2_dev_dmtimer_dmc1ms_mcu_0,
	[J721S2_DEV_CPT2_AGGR0] = &j721s2_dev_cpt2_aggregator32_main_rc_0,
	[J721S2_DEV_MCU_CPT2_AGGR0] = &j721s2_dev_cpt2_aggregator32_mcu_0,
	[J721S2_DEV_CSI_RX_IF0] = &j721s2_dev_csi_rx_if_main_0,
	[J721S2_DEV_CSI_RX_IF1] = &j721s2_dev_csi_rx_if_main_1,
	[J721S2_DEV_CSI_TX_IF_V2_0] = &j721s2_dev_csi_tx_if_v2_main_0,
	[J721S2_DEV_CSI_TX_IF_V2_1] = &j721s2_dev_csi_tx_if_v2_main_1,
	[J721S2_DEV_STM0] = &j721s2_dev_cxstm500ss_main_0,
	[J721S2_DEV_DCC0] = &j721s2_dev_dcc2_main_0,
	[J721S2_DEV_DCC1] = &j721s2_dev_dcc2_main_1,
	[J721S2_DEV_DCC2] = &j721s2_dev_dcc2_main_2,
	[J721S2_DEV_DCC3] = &j721s2_dev_dcc2_main_3,
	[J721S2_DEV_DCC4] = &j721s2_dev_dcc2_main_4,
	[J721S2_DEV_DCC5] = &j721s2_dev_dcc2_main_5,
	[J721S2_DEV_DCC6] = &j721s2_dev_dcc2_main_6,
	[J721S2_DEV_DCC7] = &j721s2_dev_dcc2_main_7,
	[J721S2_DEV_DCC8] = &j721s2_dev_dcc2_main_8,
	[J721S2_DEV_DCC9] = &j721s2_dev_dcc2_main_9,
	[J721S2_DEV_MCU_DCC0] = &j721s2_dev_dcc2_mcu_0,
	[J721S2_DEV_MCU_DCC1] = &j721s2_dev_dcc2_mcu_1,
	[J721S2_DEV_MCU_DCC2] = &j721s2_dev_dcc2_mcu_2,
	[J721S2_DEV_DEBUGSS_WRAP0] = &j721s2_dev_debugss_k3_wrap_cv0_main_0,
	[J721S2_DEV_DMPAC0] = &j721s2_dev_dmpac_top_main_0,
	[J721S2_DEV_DMPAC0_CTSET_0] = &j721s2_dev_dmpac_top_main_0_ctset_0,
	[J721S2_DEV_DMPAC0_INTD_0] = &j721s2_dev_dmpac_top_main_0_intd_0,
	[J721S2_DEV_GTC0] = &j721s2_dev_gtc_r10_main_0,
	[J721S2_DEV_DMPAC0_SDE_0] = &j721s2_dev_dmpac_top_main_0_sde_0,
	[J721S2_DEV_TIMER0] = &j721s2_dev_dmtimer_dmc1ms_main_0,
	[J721S2_DEV_TIMER1] = &j721s2_dev_dmtimer_dmc1ms_main_1,
	[J721S2_DEV_TIMER2] = &j721s2_dev_dmtimer_dmc1ms_main_2,
	[J721S2_DEV_TIMER3] = &j721s2_dev_dmtimer_dmc1ms_main_3,
	[J721S2_DEV_TIMER4] = &j721s2_dev_dmtimer_dmc1ms_main_4,
	[J721S2_DEV_TIMER5] = &j721s2_dev_dmtimer_dmc1ms_main_5,
	[J721S2_DEV_TIMER6] = &j721s2_dev_dmtimer_dmc1ms_main_6,
	[J721S2_DEV_TIMER7] = &j721s2_dev_dmtimer_dmc1ms_main_7,
	[J721S2_DEV_TIMER8] = &j721s2_dev_dmtimer_dmc1ms_main_8,
	[J721S2_DEV_TIMER9] = &j721s2_dev_dmtimer_dmc1ms_main_9,
	[J721S2_DEV_TIMER10] = &j721s2_dev_dmtimer_dmc1ms_main_10,
	[J721S2_DEV_TIMER11] = &j721s2_dev_dmtimer_dmc1ms_main_11,
	[J721S2_DEV_TIMER12] = &j721s2_dev_dmtimer_dmc1ms_main_12,
	[J721S2_DEV_TIMER13] = &j721s2_dev_dmtimer_dmc1ms_main_13,
	[J721S2_DEV_TIMER14] = &j721s2_dev_dmtimer_dmc1ms_main_14,
	[J721S2_DEV_TIMER15] = &j721s2_dev_dmtimer_dmc1ms_main_15,
	[J721S2_DEV_TIMER16] = &j721s2_dev_dmtimer_dmc1ms_main_16,
	[J721S2_DEV_TIMER17] = &j721s2_dev_dmtimer_dmc1ms_main_17,
	[J721S2_DEV_TIMER18] = &j721s2_dev_dmtimer_dmc1ms_main_18,
	[J721S2_DEV_TIMER19] = &j721s2_dev_dmtimer_dmc1ms_main_19,
	[J721S2_DEV_MCU_TIMER1] = &j721s2_dev_dmtimer_dmc1ms_mcu_1,
	[J721S2_DEV_MCU_TIMER2] = &j721s2_dev_dmtimer_dmc1ms_mcu_2,
	[J721S2_DEV_MCU_TIMER3] = &j721s2_dev_dmtimer_dmc1ms_mcu_3,
	[J721S2_DEV_MCU_TIMER4] = &j721s2_dev_dmtimer_dmc1ms_mcu_4,
	[J721S2_DEV_MCU_TIMER5] = &j721s2_dev_dmtimer_dmc1ms_mcu_5,
	[J721S2_DEV_MCU_TIMER6] = &j721s2_dev_dmtimer_dmc1ms_mcu_6,
	[J721S2_DEV_MCU_TIMER7] = &j721s2_dev_dmtimer_dmc1ms_mcu_7,
	[J721S2_DEV_MCU_TIMER8] = &j721s2_dev_dmtimer_dmc1ms_mcu_8,
	[J721S2_DEV_MCU_TIMER9] = &j721s2_dev_dmtimer_dmc1ms_mcu_9,
	[J721S2_DEV_ECAP0] = &j721s2_dev_ecap_main_0,
	[J721S2_DEV_ECAP1] = &j721s2_dev_ecap_main_1,
	[J721S2_DEV_ECAP2] = &j721s2_dev_ecap_main_2,
	[J721S2_DEV_ELM0] = &j721s2_dev_elm_main_0,
	[J721S2_DEV_EMIF_DATA_0_VD] = &j721s2_dev_emif_data_0_VD,
	[J721S2_DEV_EMIF_DATA_1_VD] = &j721s2_dev_emif_data_1_VD,
	[J721S2_DEV_MMCSD0] = &j721s2_dev_emmc8ss_16ffc_main_0,
	[J721S2_DEV_MMCSD1] = &j721s2_dev_emmcsd4ss_main_0,
	[J721S2_DEV_EQEP0] = &j721s2_dev_eqep_main_0,
	[J721S2_DEV_EQEP1] = &j721s2_dev_eqep_main_1,
	[J721S2_DEV_EQEP2] = &j721s2_dev_eqep_main_2,
	[J721S2_DEV_ESM0] = &j721s2_dev_esm_j7am_main_main_0,
	[J721S2_DEV_WKUP_ESM0] = &j721s2_dev_esm_j7am_wkup_wkup_0,
	[J721S2_DEV_MCU_ESM0] = &j721s2_dev_esm_mcu_mcu_0,
	[J721S2_DEV_MCU_FSS0] = &j721s2_dev_fss_mcu_0,
	[J721S2_DEV_MCU_FSS0_FSAS_0] = &j721s2_dev_fss_mcu_0_fsas_0,
	[J721S2_DEV_MCU_FSS0_HYPERBUS1P0_0] = &j721s2_dev_fss_mcu_0_hyperbus1p0_0,
	[J721S2_DEV_MCU_FSS0_OSPI_0] = &j721s2_dev_fss_mcu_0_ospi_0,
	[J721S2_DEV_MCU_FSS0_OSPI_1] = &j721s2_dev_fss_mcu_0_ospi_1,
	[J721S2_DEV_GPIO0] = &j721s2_dev_gpio_144_main_0,
	[J721S2_DEV_GPIO2] = &j721s2_dev_gpio_144_main_2,
	[J721S2_DEV_GPIO4] = &j721s2_dev_gpio_144_main_4,
	[J721S2_DEV_GPIO6] = &j721s2_dev_gpio_144_main_6,
	[J721S2_DEV_WKUP_GPIO0] = &j721s2_dev_gpio_144_wkup_0,
	[J721S2_DEV_WKUP_GPIO1] = &j721s2_dev_gpio_144_wkup_1,
	[J721S2_DEV_GPMC0] = &j721s2_dev_gpmc_main_0,
	[J721S2_DEV_MCU_I3C0] = &j721s2_dev_i3c_mcu_0,
	[J721S2_DEV_MCU_I3C1] = &j721s2_dev_i3c_mcu_1,
	[J721S2_DEV_LED0] = &j721s2_dev_j7_led_main_0,
	[J721S2_DEV_MAIN2MCU_LVL_INTRTR0] = &j721s2_dev_j7_main2mcu_lvl_introuter_main_0,
	[J721S2_DEV_MAIN2MCU_PLS_INTRTR0] = &j721s2_dev_j7_main2mcu_pls_introuter_main_0,
	[J721S2_DEV_WKUP_PORZ_SYNC0] = &j721s2_dev_j7_main_porz_sync_stretch_wkup_0,
	[J721S2_DEV_TIMESYNC_INTRTR0] = &j721s2_dev_j7_timesync_event_introuter_main_0,
	[J721S2_DEV_WKUP_GPIOMUX_INTRTR0] = &j721s2_dev_j7_wkup_gpiomux_introuter_wkup_0,
	[J721S2_DEV_WKUP_PSC0] = &j721s2_dev_j7_wkup_psc_wrap_wkup_0.drv_data.dev_data,
	[J721S2_DEV_J7AEP_GPU_BXS464_WRAP0] = &j721s2_dev_j7aep_gpu_bxs464_wrap_main_0,
	[J721S2_DEV_J7AEP_GPU_BXS464_WRAP0_DFT_EMBED_PBIST_0] = &j721s2_dev_j7aep_gpu_bxs464_wrap_main_0_dft_embed_pbist_0,
	[J721S2_DEV_J7AEP_GPU_BXS464_WRAP0_GPU_SS_0] = &j721s2_dev_j7aep_gpu_bxs464_wrap_main_0_gpu_ss_0,
	[J721S2_DEV_J7AM_32_64_ATB_FUNNEL0] = &j721s2_dev_j7am_32_64_atb_funnel_main_0,
	[J721S2_DEV_J7AM_32_64_ATB_FUNNEL1] = &j721s2_dev_j7am_32_64_atb_funnel_main_1,
	[J721S2_DEV_J7AM_32_64_ATB_FUNNEL2] = &j721s2_dev_j7am_32_64_atb_funnel_main_2,
	[J721S2_DEV_AGGR_ATB0] = &j721s2_dev_j7am_aggr_atb_funnel_main_0,
	[J721S2_DEV_J7AM_BOLT_PGD0] = &j721s2_dev_j7am_bolt_pgd_main_0,
	[J721S2_DEV_CSI_PSILSS0] = &j721s2_dev_j7am_csi_psilss_main_0,
	[J721S2_DEV_DEBUGSUSPENDRTR0] = &j721s2_dev_j7am_dbgsuspendrouter_main_0,
	[J721S2_DEV_DDR0] = &j721s2_dev_j7am_ddr_ew_wrap_dv_wrap_main_0,
	[J721S2_DEV_DDR1] = &j721s2_dev_j7am_ddr_ew_wrap_dv_wrap_main_1,
	[J721S2_DEV_DMPAC_VPAC_PSILSS0] = &j721s2_dev_j7am_dmpac_vpac_psilss_main_0,
	[J721S2_DEV_J7AM_HWA_ATB_FUNNEL0] = &j721s2_dev_j7am_hwa_atb_funnel_main_0,
	[J721S2_DEV_J7AM_MAIN_16FF0] = &j721s2_dev_j7am_main_16ff_main_0,
	[J721S2_DEV_PSC0] = &j721s2_dev_j7am_main_psc_wrap_main_0.drv_data.dev_data,
	[J721S2_DEV_J7AM_PULSAR_ATB_FUNNEL0] = &j721s2_dev_j7am_pulsar_atb_funnel_main_0,
	[J721S2_DEV_SA2_CPSW_PSILSS0] = &j721s2_dev_j7am_sa2_cpsw_psilss_main_0,
	[J721S2_DEV_UART0] = &j721s2_dev_usart_main_0,
	[J721S2_DEV_WKUP_J7AM_WAKEUP_16FF0] = &j721s2_dev_j7am_wakeup_16ff_wkup_0,
	[J721S2_DEV_GPIOMUX_INTRTR0] = &j721s2_dev_j7vc_main_gpiomux_introuter_main_0,
	[J721S2_DEV_MCU_UART0] = &j721s2_dev_usart_mcu_0,
	[J721S2_DEV_CMPEVENT_INTRTR0] = &j721s2_dev_j7vcl_cmp_event_introuter_main_0,
	[J721S2_DEV_WKUP_DDPA0] = &j721s2_dev_k3_ddpa_wkup_0,
	[J721S2_DEV_DPHY_RX0] = &j721s2_dev_K3_DPHY_RX_main_0,
	[J721S2_DEV_DPHY_RX1] = &j721s2_dev_K3_DPHY_RX_main_1,
	[J721S2_DEV_DSS_DSI0] = &j721s2_dev_k3_dss_dsi_main_0,
	[J721S2_DEV_DSS_DSI1] = &j721s2_dev_k3_dss_dsi_main_1,
	[J721S2_DEV_DSS_EDP0] = &j721s2_dev_k3_dss_edp_main_0,
	[J721S2_DEV_BOARD0] = &j721s2_dev_board_0,
	[J721S2_DEV_DSS0] = &j721s2_dev_k3_dss_main_0,
	[J721S2_DEV_EPWM0] = &j721s2_dev_k3_epwm_main_0,
	[J721S2_DEV_EPWM1] = &j721s2_dev_k3_epwm_main_1,
	[J721S2_DEV_EPWM2] = &j721s2_dev_k3_epwm_main_2,
	[J721S2_DEV_EPWM3] = &j721s2_dev_k3_epwm_main_3,
	[J721S2_DEV_EPWM4] = &j721s2_dev_k3_epwm_main_4,
	[J721S2_DEV_EPWM5] = &j721s2_dev_k3_epwm_main_5,
	[J721S2_DEV_PBIST7] = &j721s2_dev_k3_pbist_8c28p_wrap_main_ac_dmpac,
	[J721S2_DEV_PBIST5] = &j721s2_dev_k3_pbist_8c28p_wrap_main_ac_edpdsi,
	[J721S2_DEV_PBIST11] = &j721s2_dev_k3_pbist_8c28p_wrap_main_ac_enc_dec_0,
	[J721S2_DEV_PBIST8] = &j721s2_dev_k3_pbist_8c28p_wrap_main_ac_vpac_0,
	[J721S2_DEV_PBIST3] = &j721s2_dev_k3_pbist_8c28p_wrap_main_hc_0,
	[J721S2_DEV_PBIST0] = &j721s2_dev_k3_pbist_8c28p_wrap_main_infra_0,
	[J721S2_DEV_PBIST1] = &j721s2_dev_k3_pbist_8c28p_wrap_main_infra_1,
	[J721S2_DEV_PBIST4] = &j721s2_dev_k3_pbist_8c28p_wrap_main_navss,
	[J721S2_DEV_PBIST2] = &j721s2_dev_k3_pbist_8c28p_wrap_main_pulsar_0,
	[J721S2_DEV_PBIST10] = &j721s2_dev_k3_pbist_8c28p_wrap_main_pulsar_1,
	[J721S2_DEV_MCU_PBIST0] = &j721s2_dev_k3_pbist_8c28p_wrap_mcu_0,
	[J721S2_DEV_MCU_PBIST1] = &j721s2_dev_k3_pbist_8c28p_wrap_mcu_1,
	[J721S2_DEV_MCU_PBIST2] = &j721s2_dev_k3_pbist_8c28p_wrap_mcu_pulsar_0,
	[J721S2_DEV_CODEC0] = &j721s2_dev_k3_vpu_wave521cl_main_0,
	[J721S2_DEV_WKUP_VTM0] = &j721s2_dev_k3vtm_n16ffc_wkup_0,
	[J721S2_DEV_MAIN2WKUPMCU_VD] = &j721s2_dev_main2wkupmcu_VD,
	[J721S2_DEV_MCAN0] = &j721s2_dev_mcanss_main_0,
	[J721S2_DEV_MCAN1] = &j721s2_dev_mcanss_main_1,
	[J721S2_DEV_MCAN2] = &j721s2_dev_mcanss_main_2,
	[J721S2_DEV_MCAN3] = &j721s2_dev_mcanss_main_3,
	[J721S2_DEV_MCAN4] = &j721s2_dev_mcanss_main_4,
	[J721S2_DEV_MCAN5] = &j721s2_dev_mcanss_main_5,
	[J721S2_DEV_MCAN6] = &j721s2_dev_mcanss_main_6,
	[J721S2_DEV_MCAN7] = &j721s2_dev_mcanss_main_7,
	[J721S2_DEV_MCAN8] = &j721s2_dev_mcanss_main_8,
	[J721S2_DEV_MCAN9] = &j721s2_dev_mcanss_main_9,
	[J721S2_DEV_MCAN10] = &j721s2_dev_mcanss_main_10,
	[J721S2_DEV_MCAN11] = &j721s2_dev_mcanss_main_11,
	[J721S2_DEV_MCAN12] = &j721s2_dev_mcanss_main_12,
	[J721S2_DEV_MCAN13] = &j721s2_dev_mcanss_main_13,
	[J721S2_DEV_MCAN14] = &j721s2_dev_mcanss_main_14,
	[J721S2_DEV_MCAN15] = &j721s2_dev_mcanss_main_15,
	[J721S2_DEV_MCAN16] = &j721s2_dev_mcanss_main_16,
	[J721S2_DEV_A72SS0_CORE0] = &j721s2_dev_compute_cluster_j7ae_main_0_a72ss0_core0_0,
	[J721S2_DEV_A72SS0_CORE1] = &j721s2_dev_compute_cluster_j7ae_main_0_a72ss0_core1_0,
	[J721S2_DEV_MCAN17] = &j721s2_dev_mcanss_main_17,
	[J721S2_DEV_MCU_MCAN0] = &j721s2_dev_mcanss_mcu_0,
	[J721S2_DEV_MCU_MCAN1] = &j721s2_dev_mcanss_mcu_1,
	[J721S2_DEV_MCASP0] = &j721s2_dev_mcasp_main_0,
	[J721S2_DEV_MCASP1] = &j721s2_dev_mcasp_main_1,
	[J721S2_DEV_MCASP2] = &j721s2_dev_mcasp_main_2,
	[J721S2_DEV_MCASP3] = &j721s2_dev_mcasp_main_3,
	[J721S2_DEV_MCASP4] = &j721s2_dev_mcasp_main_4,
	[J721S2_DEV_I2C0] = &j721s2_dev_mshsi2c_main_0,
	[J721S2_DEV_I2C1] = &j721s2_dev_mshsi2c_main_1,
	[J721S2_DEV_I2C2] = &j721s2_dev_mshsi2c_main_2,
	[J721S2_DEV_I2C3] = &j721s2_dev_mshsi2c_main_3,
	[J721S2_DEV_I2C4] = &j721s2_dev_mshsi2c_main_4,
	[J721S2_DEV_I2C5] = &j721s2_dev_mshsi2c_main_5,
	[J721S2_DEV_I2C6] = &j721s2_dev_mshsi2c_main_6,
	[J721S2_DEV_MCU_I2C0] = &j721s2_dev_mshsi2c_mcu_0,
	[J721S2_DEV_MCU_I2C1] = &j721s2_dev_mshsi2c_mcu_1,
	[J721S2_DEV_WKUP_I2C0] = &j721s2_dev_mshsi2c_wkup_0,
	[J721S2_DEV_NAVSS0] = &j721s2_dev_navss512j7am_main_0,
	[J721S2_DEV_NAVSS0_BCDMA_0] = &j721s2_dev_navss512j7am_main_0_bcdma_0,
	[J721S2_DEV_NAVSS0_CPTS_0] = &j721s2_dev_navss512j7am_main_0_cpts_0,
	[J721S2_DEV_NAVSS0_INTR_0] = &j721s2_dev_navss512j7am_main_0_intr_0,
	[J721S2_DEV_NAVSS0_MAILBOX1_0] = &j721s2_dev_navss512j7am_main_0_mailbox1_0,
	[J721S2_DEV_NAVSS0_MAILBOX1_1] = &j721s2_dev_navss512j7am_main_0_mailbox1_1,
	[J721S2_DEV_NAVSS0_MAILBOX1_2] = &j721s2_dev_navss512j7am_main_0_mailbox1_2,
	[J721S2_DEV_NAVSS0_MAILBOX1_3] = &j721s2_dev_navss512j7am_main_0_mailbox1_3,
	[J721S2_DEV_NAVSS0_MAILBOX1_4] = &j721s2_dev_navss512j7am_main_0_mailbox1_4,
	[J721S2_DEV_NAVSS0_MAILBOX1_5] = &j721s2_dev_navss512j7am_main_0_mailbox1_5,
	[J721S2_DEV_NAVSS0_MAILBOX1_6] = &j721s2_dev_navss512j7am_main_0_mailbox1_6,
	[J721S2_DEV_NAVSS0_MAILBOX1_7] = &j721s2_dev_navss512j7am_main_0_mailbox1_7,
	[J721S2_DEV_NAVSS0_MAILBOX1_8] = &j721s2_dev_navss512j7am_main_0_mailbox1_8,
	[J721S2_DEV_NAVSS0_MAILBOX1_9] = &j721s2_dev_navss512j7am_main_0_mailbox1_9,
	[J721S2_DEV_NAVSS0_MAILBOX1_10] = &j721s2_dev_navss512j7am_main_0_mailbox1_10,
	[J721S2_DEV_NAVSS0_MAILBOX1_11] = &j721s2_dev_navss512j7am_main_0_mailbox1_11,
	[J721S2_DEV_NAVSS0_MAILBOX_0] = &j721s2_dev_navss512j7am_main_0_mailbox_0,
	[J721S2_DEV_NAVSS0_MAILBOX_1] = &j721s2_dev_navss512j7am_main_0_mailbox_1,
	[J721S2_DEV_NAVSS0_MAILBOX_2] = &j721s2_dev_navss512j7am_main_0_mailbox_2,
	[J721S2_DEV_NAVSS0_MAILBOX_3] = &j721s2_dev_navss512j7am_main_0_mailbox_3,
	[J721S2_DEV_NAVSS0_MAILBOX_4] = &j721s2_dev_navss512j7am_main_0_mailbox_4,
	[J721S2_DEV_NAVSS0_MAILBOX_5] = &j721s2_dev_navss512j7am_main_0_mailbox_5,
	[J721S2_DEV_NAVSS0_MAILBOX_6] = &j721s2_dev_navss512j7am_main_0_mailbox_6,
	[J721S2_DEV_NAVSS0_MAILBOX_7] = &j721s2_dev_navss512j7am_main_0_mailbox_7,
	[J721S2_DEV_NAVSS0_MAILBOX_8] = &j721s2_dev_navss512j7am_main_0_mailbox_8,
	[J721S2_DEV_NAVSS0_MAILBOX_9] = &j721s2_dev_navss512j7am_main_0_mailbox_9,
	[J721S2_DEV_NAVSS0_MAILBOX_10] = &j721s2_dev_navss512j7am_main_0_mailbox_10,
	[J721S2_DEV_NAVSS0_MAILBOX_11] = &j721s2_dev_navss512j7am_main_0_mailbox_11,
	[J721S2_DEV_NAVSS0_MCRC_0] = &j721s2_dev_navss512j7am_main_0_mcrc_0,
	[J721S2_DEV_NAVSS0_MODSS] = &j721s2_dev_navss512j7am_main_0_modss_0,
	[J721S2_DEV_NAVSS0_MODSS_INTA_0] = &j721s2_dev_navss512j7am_main_0_modss_inta_0,
	[J721S2_DEV_NAVSS0_MODSS_INTA_1] = &j721s2_dev_navss512j7am_main_0_modss_inta_1,
	[J721S2_DEV_NAVSS0_PROXY_0] = &j721s2_dev_navss512j7am_main_0_proxy_0,
	[J721S2_DEV_NAVSS0_PVU_0] = &j721s2_dev_navss512j7am_main_0_pvu_0,
	[J721S2_DEV_NAVSS0_PVU_1] = &j721s2_dev_navss512j7am_main_0_pvu_1,
	[J721S2_DEV_NAVSS0_RINGACC_0] = &j721s2_dev_navss512j7am_main_0_ringacc_0,
	[J721S2_DEV_NAVSS0_SPINLOCK_0] = &j721s2_dev_navss512j7am_main_0_spinlock_0,
	[J721S2_DEV_NAVSS0_TIMERMGR_0] = &j721s2_dev_navss512j7am_main_0_timermgr_0,
	[J721S2_DEV_NAVSS0_TIMERMGR_1] = &j721s2_dev_navss512j7am_main_0_timermgr_1,
	[J721S2_DEV_NAVSS0_UDMAP_0] = &j721s2_dev_navss512j7am_main_0_udmap_0,
	[J721S2_DEV_NAVSS0_UDMASS] = &j721s2_dev_navss512j7am_main_0_udmass_0,
	[J721S2_DEV_NAVSS0_UDMASS_INTA_0] = &j721s2_dev_navss512j7am_main_0_udmass_inta_0,
	[J721S2_DEV_NAVSS0_VIRTSS] = &j721s2_dev_navss512j7am_main_0_virtss_0,
	[J721S2_DEV_MCU_NAVSS0] = &j721s2_dev_navss_mcu_j7_mcu_0,
	[J721S2_DEV_MCU_NAVSS0_INTR_ROUTER_0] = &j721s2_dev_navss_mcu_j7_mcu_0_intr_0,
	[J721S2_DEV_MCU_NAVSS0_MCRC_0] = &j721s2_dev_navss_mcu_j7_mcu_0_mcrc_0,
	[J721S2_DEV_MCU_NAVSS0_MODSS] = &j721s2_dev_navss_mcu_j7_mcu_0_modss_0,
	[J721S2_DEV_MCU_NAVSS0_PROXY0] = &j721s2_dev_navss_mcu_j7_mcu_0_proxy_0,
	[J721S2_DEV_MCU_NAVSS0_RINGACC0] = &j721s2_dev_navss_mcu_j7_mcu_0_ringacc_0,
	[J721S2_DEV_MCU_NAVSS0_UDMAP_0] = &j721s2_dev_navss_mcu_j7_mcu_0_udmap_0,
	[J721S2_DEV_MCU_NAVSS0_UDMASS] = &j721s2_dev_navss_mcu_j7_mcu_0_udmass_0,
	[J721S2_DEV_MCU_NAVSS0_UDMASS_INTA_0] = &j721s2_dev_navss_mcu_j7_mcu_0_udmass_inta_0,
	[J721S2_DEV_PCIE1] = &j721s2_dev_pcie_g3x4_128_main_1,
	[J721S2_DEV_R5FSS0] = &j721s2_dev_pulsar_sl_main_0,
	[J721S2_DEV_R5FSS1] = &j721s2_dev_pulsar_sl_main_1,
	[J721S2_DEV_R5FSS0_CORE0] = &j721s2_dev_pulsar_sl_main_0_R5_0,
	[J721S2_DEV_R5FSS0_CORE1] = &j721s2_dev_pulsar_sl_main_0_R5_1,
	[J721S2_DEV_R5FSS1_CORE0] = &j721s2_dev_pulsar_sl_main_1_R5_0,
	[J721S2_DEV_R5FSS1_CORE1] = &j721s2_dev_pulsar_sl_main_1_R5_1,
	[J721S2_DEV_MCU_R5FSS0] = &j721s2_dev_pulsar_sl_mcu_0,
	[J721S2_DEV_MCU_R5FSS0_CORE0] = &j721s2_dev_pulsar_sl_mcu_0_R5_0,
	[J721S2_DEV_MCU_R5FSS0_CORE1] = &j721s2_dev_pulsar_sl_mcu_0_R5_1,
	[J721S2_DEV_RTI0] = &j721s2_dev_rti_cfg1_main_a72_0,
	[J721S2_DEV_RTI1] = &j721s2_dev_rti_cfg1_main_a72_1,
	[J721S2_DEV_RTI16] = &j721s2_dev_rti_cfg1_main_c7_0,
	[J721S2_DEV_RTI17] = &j721s2_dev_rti_cfg1_main_c7_1,
	[J721S2_DEV_RTI15] = &j721s2_dev_rti_cfg1_main_gpu,
	[J721S2_DEV_RTI28] = &j721s2_dev_rti_cfg1_main_r5_0,
	[J721S2_DEV_RTI29] = &j721s2_dev_rti_cfg1_main_r5_1,
	[J721S2_DEV_RTI30] = &j721s2_dev_rti_cfg1_main_r5_2,
	[J721S2_DEV_RTI31] = &j721s2_dev_rti_cfg1_main_r5_3,
	[J721S2_DEV_MCU_RTI0] = &j721s2_dev_rti_cfg1_mcu_0,
	[J721S2_DEV_MCU_RTI1] = &j721s2_dev_rti_cfg1_mcu_1,
	[J721S2_DEV_SA2_UL0] = &j721s2_dev_sa2_ul_main_0,
	[J721S2_DEV_WKUP_HSM0] = &j721s2_dev_sms_wkup_0_cortex_m4f_1,
	[J721S2_DEV_MCSPI0] = &j721s2_dev_spi_main_0,
	[J721S2_DEV_MCSPI1] = &j721s2_dev_spi_main_1,
	[J721S2_DEV_MCSPI2] = &j721s2_dev_spi_main_2,
	[J721S2_DEV_MCSPI3] = &j721s2_dev_spi_main_3,
	[J721S2_DEV_MCSPI4] = &j721s2_dev_spi_main_4,
	[J721S2_DEV_MCSPI5] = &j721s2_dev_spi_main_5,
	[J721S2_DEV_MCSPI6] = &j721s2_dev_spi_main_6,
	[J721S2_DEV_MCSPI7] = &j721s2_dev_spi_main_7,
	[J721S2_DEV_MCU_MCSPI0] = &j721s2_dev_spi_mcu_0,
	[J721S2_DEV_MCU_MCSPI1] = &j721s2_dev_spi_mcu_1,
	[J721S2_DEV_MCU_MCSPI2] = &j721s2_dev_spi_mcu_2,
	[J721S2_DEV_UART1] = &j721s2_dev_usart_main_1,
	[J721S2_DEV_UART2] = &j721s2_dev_usart_main_2,
	[J721S2_DEV_UART3] = &j721s2_dev_usart_main_3,
	[J721S2_DEV_UART4] = &j721s2_dev_usart_main_4,
	[J721S2_DEV_UART5] = &j721s2_dev_usart_main_5,
	[J721S2_DEV_UART6] = &j721s2_dev_usart_main_6,
	[J721S2_DEV_UART7] = &j721s2_dev_usart_main_7,
	[J721S2_DEV_UART8] = &j721s2_dev_usart_main_8,
	[J721S2_DEV_UART9] = &j721s2_dev_usart_main_9,
	[J721S2_DEV_WKUP_UART0] = &j721s2_dev_usart_wkup_0,
	[J721S2_DEV_USB0] = &j721s2_dev_usb3p0ss_16ffc_main_0,
	[J721S2_DEV_VPAC0] = &j721s2_dev_vpac_top_main_0,
	[J721S2_DEV_VUSR_DUAL0] = &j721s2_dev_vusr_dual_main_0,
	[J721S2_DEV_DPHY_TX0] = &j721s2_dev_wiz16b8m4cdt_main_0,
	[J721S2_DEV_DPHY_TX1] = &j721s2_dev_wiz16b8m4cdt_main_1,
	[J721S2_DEV_SERDES_10G0] = &j721s2_dev_wiz16b8m4ct2_main_0,
	[J721S2_DEV_WKUPMCU2MAIN_VD] = &j721s2_dev_wkupmcu2main_VD,
	[J721S2_DEV_FFI_MAIN_AC_CBASS_VD] = &j721s2_dev_ffi_main_ac_cbass_VD,
	[J721S2_DEV_FFI_MAIN_AC_QM_CBASS_VD] = &j721s2_dev_ffi_main_ac_qm_cbass_VD,
	[J721S2_DEV_FFI_MAIN_HC_CBASS_VD] = &j721s2_dev_ffi_main_hc_cbass_VD,
	[J721S2_DEV_FFI_MAIN_INFRA_CBASS_VD] = &j721s2_dev_ffi_main_infra_cbass_VD,
	[J721S2_DEV_FFI_MAIN_IP_CBASS_VD] = &j721s2_dev_ffi_main_ip_cbass_VD,
	[J721S2_DEV_FFI_MAIN_RC_CBASS_VD] = &j721s2_dev_ffi_main_rc_cbass_VD,
	[J721S2_DEV_J7AEP_GPU_BXS464_WRAP0_GPUCORE_0] = &j721s2_dev_j7aep_gpu_bxs464_wrap_main_0_gpucore_0,
	[J721S2_DEV_DMPAC0_UTC_0] = &j721s2_dev_dmpac_top_main_0_misc_0,
};

struct device soc_devices[ARRAY_SIZE(soc_device_data_arr)];
const size_t soc_device_count = ARRAY_SIZE(soc_device_data_arr);

struct device *const this_dev = soc_devices + J721S2_DEV_WKUP_SMS0;
