import "primitives/core.futil";

component main() -> () {
  cells {
    const0 = std_const(32, 13);
    const1 = std_const(32, 10);
    add0 = std_add(32);
  }

  wires {
    comb group op {
      add0.left = const0.out;
      add0.left = const1.out;
      add0.right = const1.out;
    }
  }

  control {
    if add0.out with op {
      seq { }
    }
  }
}
