// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module Uncache(
  input         clock,
  input         reset,
  input         auto_client_out_a_ready,
  output        auto_client_out_a_valid,
  output [3:0]  auto_client_out_a_bits_opcode,
  output [2:0]  auto_client_out_a_bits_size,
  output [3:0]  auto_client_out_a_bits_source,
  output [47:0] auto_client_out_a_bits_address,
  output [7:0]  auto_client_out_a_bits_mask,
  output [63:0] auto_client_out_a_bits_data,
  input         auto_client_out_d_valid,
  input  [3:0]  auto_client_out_d_bits_source,
  input         auto_client_out_d_bits_denied,
  input  [63:0] auto_client_out_d_bits_data,
  input         auto_client_out_d_bits_corrupt,
  input         io_enableOutstanding,
  input         io_flush_valid,
  output        io_flush_empty,
  output        io_lsq_req_ready,
  input         io_lsq_req_valid,
  input  [4:0]  io_lsq_req_bits_cmd,
  input  [47:0] io_lsq_req_bits_addr,
  input  [49:0] io_lsq_req_bits_vaddr,
  input  [63:0] io_lsq_req_bits_data,
  input  [7:0]  io_lsq_req_bits_mask,
  input  [6:0]  io_lsq_req_bits_id,
  input         io_lsq_req_bits_nc,
  input         io_lsq_req_bits_memBackTypeMM,
  output        io_lsq_idResp_valid,
  output [6:0]  io_lsq_idResp_bits_mid,
  output [3:0]  io_lsq_idResp_bits_sid,
  output        io_lsq_idResp_bits_is2lq,
  output        io_lsq_idResp_bits_nc,
  input         io_lsq_resp_ready,
  output        io_lsq_resp_valid,
  output [63:0] io_lsq_resp_bits_data,
  output [3:0]  io_lsq_resp_bits_id,
  output        io_lsq_resp_bits_nc,
  output        io_lsq_resp_bits_is2lq,
  output        io_lsq_resp_bits_denied,
  output        io_lsq_resp_bits_corrupt,
  input  [49:0] io_forward_0_vaddr,
  input  [47:0] io_forward_0_paddr,
  input         io_forward_0_valid,
  output        io_forward_0_forwardMask_0,
  output        io_forward_0_forwardMask_1,
  output        io_forward_0_forwardMask_2,
  output        io_forward_0_forwardMask_3,
  output        io_forward_0_forwardMask_4,
  output        io_forward_0_forwardMask_5,
  output        io_forward_0_forwardMask_6,
  output        io_forward_0_forwardMask_7,
  output        io_forward_0_forwardMask_8,
  output        io_forward_0_forwardMask_9,
  output        io_forward_0_forwardMask_10,
  output        io_forward_0_forwardMask_11,
  output        io_forward_0_forwardMask_12,
  output        io_forward_0_forwardMask_13,
  output        io_forward_0_forwardMask_14,
  output        io_forward_0_forwardMask_15,
  output [7:0]  io_forward_0_forwardData_0,
  output [7:0]  io_forward_0_forwardData_1,
  output [7:0]  io_forward_0_forwardData_2,
  output [7:0]  io_forward_0_forwardData_3,
  output [7:0]  io_forward_0_forwardData_4,
  output [7:0]  io_forward_0_forwardData_5,
  output [7:0]  io_forward_0_forwardData_6,
  output [7:0]  io_forward_0_forwardData_7,
  output [7:0]  io_forward_0_forwardData_8,
  output [7:0]  io_forward_0_forwardData_9,
  output [7:0]  io_forward_0_forwardData_10,
  output [7:0]  io_forward_0_forwardData_11,
  output [7:0]  io_forward_0_forwardData_12,
  output [7:0]  io_forward_0_forwardData_13,
  output [7:0]  io_forward_0_forwardData_14,
  output [7:0]  io_forward_0_forwardData_15,
  output        io_forward_0_matchInvalid,
  input  [49:0] io_forward_1_vaddr,
  input  [47:0] io_forward_1_paddr,
  input         io_forward_1_valid,
  output        io_forward_1_forwardMask_0,
  output        io_forward_1_forwardMask_1,
  output        io_forward_1_forwardMask_2,
  output        io_forward_1_forwardMask_3,
  output        io_forward_1_forwardMask_4,
  output        io_forward_1_forwardMask_5,
  output        io_forward_1_forwardMask_6,
  output        io_forward_1_forwardMask_7,
  output        io_forward_1_forwardMask_8,
  output        io_forward_1_forwardMask_9,
  output        io_forward_1_forwardMask_10,
  output        io_forward_1_forwardMask_11,
  output        io_forward_1_forwardMask_12,
  output        io_forward_1_forwardMask_13,
  output        io_forward_1_forwardMask_14,
  output        io_forward_1_forwardMask_15,
  output [7:0]  io_forward_1_forwardData_0,
  output [7:0]  io_forward_1_forwardData_1,
  output [7:0]  io_forward_1_forwardData_2,
  output [7:0]  io_forward_1_forwardData_3,
  output [7:0]  io_forward_1_forwardData_4,
  output [7:0]  io_forward_1_forwardData_5,
  output [7:0]  io_forward_1_forwardData_6,
  output [7:0]  io_forward_1_forwardData_7,
  output [7:0]  io_forward_1_forwardData_8,
  output [7:0]  io_forward_1_forwardData_9,
  output [7:0]  io_forward_1_forwardData_10,
  output [7:0]  io_forward_1_forwardData_11,
  output [7:0]  io_forward_1_forwardData_12,
  output [7:0]  io_forward_1_forwardData_13,
  output [7:0]  io_forward_1_forwardData_14,
  output [7:0]  io_forward_1_forwardData_15,
  output        io_forward_1_matchInvalid,
  input  [49:0] io_forward_2_vaddr,
  input  [47:0] io_forward_2_paddr,
  input         io_forward_2_valid,
  output        io_forward_2_forwardMask_0,
  output        io_forward_2_forwardMask_1,
  output        io_forward_2_forwardMask_2,
  output        io_forward_2_forwardMask_3,
  output        io_forward_2_forwardMask_4,
  output        io_forward_2_forwardMask_5,
  output        io_forward_2_forwardMask_6,
  output        io_forward_2_forwardMask_7,
  output        io_forward_2_forwardMask_8,
  output        io_forward_2_forwardMask_9,
  output        io_forward_2_forwardMask_10,
  output        io_forward_2_forwardMask_11,
  output        io_forward_2_forwardMask_12,
  output        io_forward_2_forwardMask_13,
  output        io_forward_2_forwardMask_14,
  output        io_forward_2_forwardMask_15,
  output [7:0]  io_forward_2_forwardData_0,
  output [7:0]  io_forward_2_forwardData_1,
  output [7:0]  io_forward_2_forwardData_2,
  output [7:0]  io_forward_2_forwardData_3,
  output [7:0]  io_forward_2_forwardData_4,
  output [7:0]  io_forward_2_forwardData_5,
  output [7:0]  io_forward_2_forwardData_6,
  output [7:0]  io_forward_2_forwardData_7,
  output [7:0]  io_forward_2_forwardData_8,
  output [7:0]  io_forward_2_forwardData_9,
  output [7:0]  io_forward_2_forwardData_10,
  output [7:0]  io_forward_2_forwardData_11,
  output [7:0]  io_forward_2_forwardData_12,
  output [7:0]  io_forward_2_forwardData_13,
  output [7:0]  io_forward_2_forwardData_14,
  output [7:0]  io_forward_2_forwardData_15,
  output        io_forward_2_matchInvalid,
  input         io_wfi_wfiReq,
  output        io_wfi_wfiSafe,
  output        io_busError_ecc_error_valid,
  output [47:0] io_busError_ecc_error_bits
);

  wire [15:0]       _f1_tagMismatchVec_2_T_48;
  wire [15:0]       _f1_tagMismatchVec_1_T_48;
  wire [15:0]       _f1_tagMismatchVec_0_T_48;
  wire              q0_canSent;
  wire [3:0]        q0_canSentIdx;
  wire              e0_reject;
  reg  [4:0]        entries_0_cmd;
  reg  [47:0]       entries_0_addr;
  reg  [49:0]       entries_0_vaddr;
  reg  [63:0]       entries_0_data;
  reg  [7:0]        entries_0_mask;
  reg               entries_0_nc;
  reg               entries_0_memBackTypeMM;
  reg               entries_0_resp_denied;
  reg               entries_0_resp_corrupt;
  reg  [4:0]        entries_1_cmd;
  reg  [47:0]       entries_1_addr;
  reg  [49:0]       entries_1_vaddr;
  reg  [63:0]       entries_1_data;
  reg  [7:0]        entries_1_mask;
  reg               entries_1_nc;
  reg               entries_1_memBackTypeMM;
  reg               entries_1_resp_denied;
  reg               entries_1_resp_corrupt;
  reg  [4:0]        entries_2_cmd;
  reg  [47:0]       entries_2_addr;
  reg  [49:0]       entries_2_vaddr;
  reg  [63:0]       entries_2_data;
  reg  [7:0]        entries_2_mask;
  reg               entries_2_nc;
  reg               entries_2_memBackTypeMM;
  reg               entries_2_resp_denied;
  reg               entries_2_resp_corrupt;
  reg  [4:0]        entries_3_cmd;
  reg  [47:0]       entries_3_addr;
  reg  [49:0]       entries_3_vaddr;
  reg  [63:0]       entries_3_data;
  reg  [7:0]        entries_3_mask;
  reg               entries_3_nc;
  reg               entries_3_memBackTypeMM;
  reg               entries_3_resp_denied;
  reg               entries_3_resp_corrupt;
  reg  [4:0]        entries_4_cmd;
  reg  [47:0]       entries_4_addr;
  reg  [49:0]       entries_4_vaddr;
  reg  [63:0]       entries_4_data;
  reg  [7:0]        entries_4_mask;
  reg               entries_4_nc;
  reg               entries_4_memBackTypeMM;
  reg               entries_4_resp_denied;
  reg               entries_4_resp_corrupt;
  reg  [4:0]        entries_5_cmd;
  reg  [47:0]       entries_5_addr;
  reg  [49:0]       entries_5_vaddr;
  reg  [63:0]       entries_5_data;
  reg  [7:0]        entries_5_mask;
  reg               entries_5_nc;
  reg               entries_5_memBackTypeMM;
  reg               entries_5_resp_denied;
  reg               entries_5_resp_corrupt;
  reg  [4:0]        entries_6_cmd;
  reg  [47:0]       entries_6_addr;
  reg  [49:0]       entries_6_vaddr;
  reg  [63:0]       entries_6_data;
  reg  [7:0]        entries_6_mask;
  reg               entries_6_nc;
  reg               entries_6_memBackTypeMM;
  reg               entries_6_resp_denied;
  reg               entries_6_resp_corrupt;
  reg  [4:0]        entries_7_cmd;
  reg  [47:0]       entries_7_addr;
  reg  [49:0]       entries_7_vaddr;
  reg  [63:0]       entries_7_data;
  reg  [7:0]        entries_7_mask;
  reg               entries_7_nc;
  reg               entries_7_memBackTypeMM;
  reg               entries_7_resp_denied;
  reg               entries_7_resp_corrupt;
  reg  [4:0]        entries_8_cmd;
  reg  [47:0]       entries_8_addr;
  reg  [49:0]       entries_8_vaddr;
  reg  [63:0]       entries_8_data;
  reg  [7:0]        entries_8_mask;
  reg               entries_8_nc;
  reg               entries_8_memBackTypeMM;
  reg               entries_8_resp_denied;
  reg               entries_8_resp_corrupt;
  reg  [4:0]        entries_9_cmd;
  reg  [47:0]       entries_9_addr;
  reg  [49:0]       entries_9_vaddr;
  reg  [63:0]       entries_9_data;
  reg  [7:0]        entries_9_mask;
  reg               entries_9_nc;
  reg               entries_9_memBackTypeMM;
  reg               entries_9_resp_denied;
  reg               entries_9_resp_corrupt;
  reg  [4:0]        entries_10_cmd;
  reg  [47:0]       entries_10_addr;
  reg  [49:0]       entries_10_vaddr;
  reg  [63:0]       entries_10_data;
  reg  [7:0]        entries_10_mask;
  reg               entries_10_nc;
  reg               entries_10_memBackTypeMM;
  reg               entries_10_resp_denied;
  reg               entries_10_resp_corrupt;
  reg  [4:0]        entries_11_cmd;
  reg  [47:0]       entries_11_addr;
  reg  [49:0]       entries_11_vaddr;
  reg  [63:0]       entries_11_data;
  reg  [7:0]        entries_11_mask;
  reg               entries_11_nc;
  reg               entries_11_memBackTypeMM;
  reg               entries_11_resp_denied;
  reg               entries_11_resp_corrupt;
  reg  [4:0]        entries_12_cmd;
  reg  [47:0]       entries_12_addr;
  reg  [49:0]       entries_12_vaddr;
  reg  [63:0]       entries_12_data;
  reg  [7:0]        entries_12_mask;
  reg               entries_12_nc;
  reg               entries_12_memBackTypeMM;
  reg               entries_12_resp_denied;
  reg               entries_12_resp_corrupt;
  reg  [4:0]        entries_13_cmd;
  reg  [47:0]       entries_13_addr;
  reg  [49:0]       entries_13_vaddr;
  reg  [63:0]       entries_13_data;
  reg  [7:0]        entries_13_mask;
  reg               entries_13_nc;
  reg               entries_13_memBackTypeMM;
  reg               entries_13_resp_denied;
  reg               entries_13_resp_corrupt;
  reg  [4:0]        entries_14_cmd;
  reg  [47:0]       entries_14_addr;
  reg  [49:0]       entries_14_vaddr;
  reg  [63:0]       entries_14_data;
  reg  [7:0]        entries_14_mask;
  reg               entries_14_nc;
  reg               entries_14_memBackTypeMM;
  reg               entries_14_resp_denied;
  reg               entries_14_resp_corrupt;
  reg  [4:0]        entries_15_cmd;
  reg  [47:0]       entries_15_addr;
  reg  [49:0]       entries_15_vaddr;
  reg  [63:0]       entries_15_data;
  reg  [7:0]        entries_15_mask;
  reg               entries_15_nc;
  reg               entries_15_memBackTypeMM;
  reg               entries_15_resp_denied;
  reg               entries_15_resp_corrupt;
  reg               states_0_valid;
  reg               states_0_inflight;
  reg               states_0_waitSame;
  reg               states_0_waitReturn;
  reg               states_1_valid;
  reg               states_1_inflight;
  reg               states_1_waitSame;
  reg               states_1_waitReturn;
  reg               states_2_valid;
  reg               states_2_inflight;
  reg               states_2_waitSame;
  reg               states_2_waitReturn;
  reg               states_3_valid;
  reg               states_3_inflight;
  reg               states_3_waitSame;
  reg               states_3_waitReturn;
  reg               states_4_valid;
  reg               states_4_inflight;
  reg               states_4_waitSame;
  reg               states_4_waitReturn;
  reg               states_5_valid;
  reg               states_5_inflight;
  reg               states_5_waitSame;
  reg               states_5_waitReturn;
  reg               states_6_valid;
  reg               states_6_inflight;
  reg               states_6_waitSame;
  reg               states_6_waitReturn;
  reg               states_7_valid;
  reg               states_7_inflight;
  reg               states_7_waitSame;
  reg               states_7_waitReturn;
  reg               states_8_valid;
  reg               states_8_inflight;
  reg               states_8_waitSame;
  reg               states_8_waitReturn;
  reg               states_9_valid;
  reg               states_9_inflight;
  reg               states_9_waitSame;
  reg               states_9_waitReturn;
  reg               states_10_valid;
  reg               states_10_inflight;
  reg               states_10_waitSame;
  reg               states_10_waitReturn;
  reg               states_11_valid;
  reg               states_11_inflight;
  reg               states_11_waitSame;
  reg               states_11_waitReturn;
  reg               states_12_valid;
  reg               states_12_inflight;
  reg               states_12_waitSame;
  reg               states_12_waitReturn;
  reg               states_13_valid;
  reg               states_13_inflight;
  reg               states_13_waitSame;
  reg               states_13_waitReturn;
  reg               states_14_valid;
  reg               states_14_inflight;
  reg               states_14_waitSame;
  reg               states_14_waitReturn;
  reg               states_15_valid;
  reg               states_15_inflight;
  reg               states_15_waitSame;
  reg               states_15_waitReturn;
  reg  [1:0]        uState;
  reg               noPending_0;
  reg               noPending_1;
  reg               noPending_2;
  reg               noPending_3;
  reg               noPending_4;
  reg               noPending_5;
  reg               noPending_6;
  reg               noPending_7;
  reg               noPending_8;
  reg               noPending_9;
  reg               noPending_10;
  reg               noPending_11;
  reg               noPending_12;
  reg               noPending_13;
  reg               noPending_14;
  reg               noPending_15;
  reg               do_uarch_drain;
  wire              e0_fire = ~e0_reject & io_lsq_req_valid;
  wire [7:0]        _canMerge1_T_9 = io_lsq_req_bits_mask | entries_0_mask;
  wire              r0_canSentVec_0 = states_0_valid & states_0_waitReturn;
  wire              canMerge1 =
    io_lsq_req_bits_vaddr[49:3] == entries_0_vaddr[49:3]
    & io_lsq_req_bits_cmd == entries_0_cmd & io_lsq_req_bits_nc & entries_0_nc
    & io_lsq_req_bits_memBackTypeMM == entries_0_memBackTypeMM
    & (4'({1'h0,
           3'({1'h0, 2'({1'h0, _canMerge1_T_9[0]} + {1'h0, _canMerge1_T_9[1]})}
              + {1'h0, 2'({1'h0, _canMerge1_T_9[2]} + {1'h0, _canMerge1_T_9[3]})})}
          + {1'h0,
             3'({1'h0, 2'({1'h0, _canMerge1_T_9[4]} + {1'h0, _canMerge1_T_9[5]})}
                + {1'h0,
                   2'({1'h0, _canMerge1_T_9[6]} + {1'h0, _canMerge1_T_9[7]})})}) == 4'h1
       | _canMerge1_T_9 == 8'h3 | _canMerge1_T_9 == 8'hC | _canMerge1_T_9 == 8'h30
       | _canMerge1_T_9 == 8'hC0 | _canMerge1_T_9 == 8'hF | _canMerge1_T_9 == 8'hF0
       | (&_canMerge1_T_9))
    & ~(auto_client_out_d_valid & ~(|auto_client_out_d_bits_source) | r0_canSentVec_0);
  wire              canMerge2 =
    states_0_valid & ~states_0_inflight & ~(q0_canSent & ~(|q0_canSentIdx));
  wire              _e0_allocWaitSameVec_0_T =
    io_lsq_req_valid & states_0_valid
    & io_lsq_req_bits_addr[47:3] == entries_0_addr[47:3];
  wire              e0_mergeVec_0 = _e0_allocWaitSameVec_0_T & canMerge1 & canMerge2;
  wire [7:0]        _canMerge1_T_26 = io_lsq_req_bits_mask | entries_1_mask;
  wire              r0_canSentVec_1 = states_1_valid & states_1_waitReturn;
  wire              canMerge1_1 =
    io_lsq_req_bits_vaddr[49:3] == entries_1_vaddr[49:3]
    & io_lsq_req_bits_cmd == entries_1_cmd & io_lsq_req_bits_nc & entries_1_nc
    & io_lsq_req_bits_memBackTypeMM == entries_1_memBackTypeMM
    & (4'({1'h0,
           3'({1'h0, 2'({1'h0, _canMerge1_T_26[0]} + {1'h0, _canMerge1_T_26[1]})}
              + {1'h0, 2'({1'h0, _canMerge1_T_26[2]} + {1'h0, _canMerge1_T_26[3]})})}
          + {1'h0,
             3'({1'h0, 2'({1'h0, _canMerge1_T_26[4]} + {1'h0, _canMerge1_T_26[5]})}
                + {1'h0,
                   2'({1'h0, _canMerge1_T_26[6]} + {1'h0, _canMerge1_T_26[7]})})}) == 4'h1
       | _canMerge1_T_26 == 8'h3 | _canMerge1_T_26 == 8'hC | _canMerge1_T_26 == 8'h30
       | _canMerge1_T_26 == 8'hC0 | _canMerge1_T_26 == 8'hF | _canMerge1_T_26 == 8'hF0
       | (&_canMerge1_T_26))
    & ~(auto_client_out_d_valid & auto_client_out_d_bits_source == 4'h1
        | r0_canSentVec_1);
  wire              canMerge2_1 =
    states_1_valid & ~states_1_inflight & ~(q0_canSent & q0_canSentIdx == 4'h1);
  wire              _e0_allocWaitSameVec_1_T =
    io_lsq_req_valid & states_1_valid
    & io_lsq_req_bits_addr[47:3] == entries_1_addr[47:3];
  wire              e0_mergeVec_1 = _e0_allocWaitSameVec_1_T & canMerge1_1 & canMerge2_1;
  wire [7:0]        _canMerge1_T_43 = io_lsq_req_bits_mask | entries_2_mask;
  wire              r0_canSentVec_2 = states_2_valid & states_2_waitReturn;
  wire              canMerge1_2 =
    io_lsq_req_bits_vaddr[49:3] == entries_2_vaddr[49:3]
    & io_lsq_req_bits_cmd == entries_2_cmd & io_lsq_req_bits_nc & entries_2_nc
    & io_lsq_req_bits_memBackTypeMM == entries_2_memBackTypeMM
    & (4'({1'h0,
           3'({1'h0, 2'({1'h0, _canMerge1_T_43[0]} + {1'h0, _canMerge1_T_43[1]})}
              + {1'h0, 2'({1'h0, _canMerge1_T_43[2]} + {1'h0, _canMerge1_T_43[3]})})}
          + {1'h0,
             3'({1'h0, 2'({1'h0, _canMerge1_T_43[4]} + {1'h0, _canMerge1_T_43[5]})}
                + {1'h0,
                   2'({1'h0, _canMerge1_T_43[6]} + {1'h0, _canMerge1_T_43[7]})})}) == 4'h1
       | _canMerge1_T_43 == 8'h3 | _canMerge1_T_43 == 8'hC | _canMerge1_T_43 == 8'h30
       | _canMerge1_T_43 == 8'hC0 | _canMerge1_T_43 == 8'hF | _canMerge1_T_43 == 8'hF0
       | (&_canMerge1_T_43))
    & ~(auto_client_out_d_valid & auto_client_out_d_bits_source == 4'h2
        | r0_canSentVec_2);
  wire              canMerge2_2 =
    states_2_valid & ~states_2_inflight & ~(q0_canSent & q0_canSentIdx == 4'h2);
  wire              _e0_allocWaitSameVec_2_T =
    io_lsq_req_valid & states_2_valid
    & io_lsq_req_bits_addr[47:3] == entries_2_addr[47:3];
  wire              e0_mergeVec_2 = _e0_allocWaitSameVec_2_T & canMerge1_2 & canMerge2_2;
  wire [7:0]        _canMerge1_T_60 = io_lsq_req_bits_mask | entries_3_mask;
  wire              r0_canSentVec_3 = states_3_valid & states_3_waitReturn;
  wire              canMerge1_3 =
    io_lsq_req_bits_vaddr[49:3] == entries_3_vaddr[49:3]
    & io_lsq_req_bits_cmd == entries_3_cmd & io_lsq_req_bits_nc & entries_3_nc
    & io_lsq_req_bits_memBackTypeMM == entries_3_memBackTypeMM
    & (4'({1'h0,
           3'({1'h0, 2'({1'h0, _canMerge1_T_60[0]} + {1'h0, _canMerge1_T_60[1]})}
              + {1'h0, 2'({1'h0, _canMerge1_T_60[2]} + {1'h0, _canMerge1_T_60[3]})})}
          + {1'h0,
             3'({1'h0, 2'({1'h0, _canMerge1_T_60[4]} + {1'h0, _canMerge1_T_60[5]})}
                + {1'h0,
                   2'({1'h0, _canMerge1_T_60[6]} + {1'h0, _canMerge1_T_60[7]})})}) == 4'h1
       | _canMerge1_T_60 == 8'h3 | _canMerge1_T_60 == 8'hC | _canMerge1_T_60 == 8'h30
       | _canMerge1_T_60 == 8'hC0 | _canMerge1_T_60 == 8'hF | _canMerge1_T_60 == 8'hF0
       | (&_canMerge1_T_60))
    & ~(auto_client_out_d_valid & auto_client_out_d_bits_source == 4'h3
        | r0_canSentVec_3);
  wire              canMerge2_3 =
    states_3_valid & ~states_3_inflight & ~(q0_canSent & q0_canSentIdx == 4'h3);
  wire              _e0_allocWaitSameVec_3_T =
    io_lsq_req_valid & states_3_valid
    & io_lsq_req_bits_addr[47:3] == entries_3_addr[47:3];
  wire              e0_mergeVec_3 = _e0_allocWaitSameVec_3_T & canMerge1_3 & canMerge2_3;
  wire [7:0]        _canMerge1_T_77 = io_lsq_req_bits_mask | entries_4_mask;
  wire              r0_canSentVec_4 = states_4_valid & states_4_waitReturn;
  wire              canMerge1_4 =
    io_lsq_req_bits_vaddr[49:3] == entries_4_vaddr[49:3]
    & io_lsq_req_bits_cmd == entries_4_cmd & io_lsq_req_bits_nc & entries_4_nc
    & io_lsq_req_bits_memBackTypeMM == entries_4_memBackTypeMM
    & (4'({1'h0,
           3'({1'h0, 2'({1'h0, _canMerge1_T_77[0]} + {1'h0, _canMerge1_T_77[1]})}
              + {1'h0, 2'({1'h0, _canMerge1_T_77[2]} + {1'h0, _canMerge1_T_77[3]})})}
          + {1'h0,
             3'({1'h0, 2'({1'h0, _canMerge1_T_77[4]} + {1'h0, _canMerge1_T_77[5]})}
                + {1'h0,
                   2'({1'h0, _canMerge1_T_77[6]} + {1'h0, _canMerge1_T_77[7]})})}) == 4'h1
       | _canMerge1_T_77 == 8'h3 | _canMerge1_T_77 == 8'hC | _canMerge1_T_77 == 8'h30
       | _canMerge1_T_77 == 8'hC0 | _canMerge1_T_77 == 8'hF | _canMerge1_T_77 == 8'hF0
       | (&_canMerge1_T_77))
    & ~(auto_client_out_d_valid & auto_client_out_d_bits_source == 4'h4
        | r0_canSentVec_4);
  wire              canMerge2_4 =
    states_4_valid & ~states_4_inflight & ~(q0_canSent & q0_canSentIdx == 4'h4);
  wire              _e0_allocWaitSameVec_4_T =
    io_lsq_req_valid & states_4_valid
    & io_lsq_req_bits_addr[47:3] == entries_4_addr[47:3];
  wire              e0_mergeVec_4 = _e0_allocWaitSameVec_4_T & canMerge1_4 & canMerge2_4;
  wire [7:0]        _canMerge1_T_94 = io_lsq_req_bits_mask | entries_5_mask;
  wire              r0_canSentVec_5 = states_5_valid & states_5_waitReturn;
  wire              canMerge1_5 =
    io_lsq_req_bits_vaddr[49:3] == entries_5_vaddr[49:3]
    & io_lsq_req_bits_cmd == entries_5_cmd & io_lsq_req_bits_nc & entries_5_nc
    & io_lsq_req_bits_memBackTypeMM == entries_5_memBackTypeMM
    & (4'({1'h0,
           3'({1'h0, 2'({1'h0, _canMerge1_T_94[0]} + {1'h0, _canMerge1_T_94[1]})}
              + {1'h0, 2'({1'h0, _canMerge1_T_94[2]} + {1'h0, _canMerge1_T_94[3]})})}
          + {1'h0,
             3'({1'h0, 2'({1'h0, _canMerge1_T_94[4]} + {1'h0, _canMerge1_T_94[5]})}
                + {1'h0,
                   2'({1'h0, _canMerge1_T_94[6]} + {1'h0, _canMerge1_T_94[7]})})}) == 4'h1
       | _canMerge1_T_94 == 8'h3 | _canMerge1_T_94 == 8'hC | _canMerge1_T_94 == 8'h30
       | _canMerge1_T_94 == 8'hC0 | _canMerge1_T_94 == 8'hF | _canMerge1_T_94 == 8'hF0
       | (&_canMerge1_T_94))
    & ~(auto_client_out_d_valid & auto_client_out_d_bits_source == 4'h5
        | r0_canSentVec_5);
  wire              canMerge2_5 =
    states_5_valid & ~states_5_inflight & ~(q0_canSent & q0_canSentIdx == 4'h5);
  wire              _e0_allocWaitSameVec_5_T =
    io_lsq_req_valid & states_5_valid
    & io_lsq_req_bits_addr[47:3] == entries_5_addr[47:3];
  wire              e0_mergeVec_5 = _e0_allocWaitSameVec_5_T & canMerge1_5 & canMerge2_5;
  wire [7:0]        _canMerge1_T_111 = io_lsq_req_bits_mask | entries_6_mask;
  wire              r0_canSentVec_6 = states_6_valid & states_6_waitReturn;
  wire              canMerge1_6 =
    io_lsq_req_bits_vaddr[49:3] == entries_6_vaddr[49:3]
    & io_lsq_req_bits_cmd == entries_6_cmd & io_lsq_req_bits_nc & entries_6_nc
    & io_lsq_req_bits_memBackTypeMM == entries_6_memBackTypeMM
    & (4'({1'h0,
           3'({1'h0, 2'({1'h0, _canMerge1_T_111[0]} + {1'h0, _canMerge1_T_111[1]})}
              + {1'h0, 2'({1'h0, _canMerge1_T_111[2]} + {1'h0, _canMerge1_T_111[3]})})}
          + {1'h0,
             3'({1'h0, 2'({1'h0, _canMerge1_T_111[4]} + {1'h0, _canMerge1_T_111[5]})}
                + {1'h0,
                   2'({1'h0, _canMerge1_T_111[6]}
                      + {1'h0, _canMerge1_T_111[7]})})}) == 4'h1
       | _canMerge1_T_111 == 8'h3 | _canMerge1_T_111 == 8'hC | _canMerge1_T_111 == 8'h30
       | _canMerge1_T_111 == 8'hC0 | _canMerge1_T_111 == 8'hF | _canMerge1_T_111 == 8'hF0
       | (&_canMerge1_T_111))
    & ~(auto_client_out_d_valid & auto_client_out_d_bits_source == 4'h6
        | r0_canSentVec_6);
  wire              canMerge2_6 =
    states_6_valid & ~states_6_inflight & ~(q0_canSent & q0_canSentIdx == 4'h6);
  wire              _e0_allocWaitSameVec_6_T =
    io_lsq_req_valid & states_6_valid
    & io_lsq_req_bits_addr[47:3] == entries_6_addr[47:3];
  wire              e0_mergeVec_6 = _e0_allocWaitSameVec_6_T & canMerge1_6 & canMerge2_6;
  wire [7:0]        _canMerge1_T_128 = io_lsq_req_bits_mask | entries_7_mask;
  wire              r0_canSentVec_7 = states_7_valid & states_7_waitReturn;
  wire              canMerge1_7 =
    io_lsq_req_bits_vaddr[49:3] == entries_7_vaddr[49:3]
    & io_lsq_req_bits_cmd == entries_7_cmd & io_lsq_req_bits_nc & entries_7_nc
    & io_lsq_req_bits_memBackTypeMM == entries_7_memBackTypeMM
    & (4'({1'h0,
           3'({1'h0, 2'({1'h0, _canMerge1_T_128[0]} + {1'h0, _canMerge1_T_128[1]})}
              + {1'h0, 2'({1'h0, _canMerge1_T_128[2]} + {1'h0, _canMerge1_T_128[3]})})}
          + {1'h0,
             3'({1'h0, 2'({1'h0, _canMerge1_T_128[4]} + {1'h0, _canMerge1_T_128[5]})}
                + {1'h0,
                   2'({1'h0, _canMerge1_T_128[6]}
                      + {1'h0, _canMerge1_T_128[7]})})}) == 4'h1
       | _canMerge1_T_128 == 8'h3 | _canMerge1_T_128 == 8'hC | _canMerge1_T_128 == 8'h30
       | _canMerge1_T_128 == 8'hC0 | _canMerge1_T_128 == 8'hF | _canMerge1_T_128 == 8'hF0
       | (&_canMerge1_T_128))
    & ~(auto_client_out_d_valid & auto_client_out_d_bits_source == 4'h7
        | r0_canSentVec_7);
  wire              canMerge2_7 =
    states_7_valid & ~states_7_inflight & ~(q0_canSent & q0_canSentIdx == 4'h7);
  wire              _e0_allocWaitSameVec_7_T =
    io_lsq_req_valid & states_7_valid
    & io_lsq_req_bits_addr[47:3] == entries_7_addr[47:3];
  wire              e0_mergeVec_7 = _e0_allocWaitSameVec_7_T & canMerge1_7 & canMerge2_7;
  wire [7:0]        _canMerge1_T_145 = io_lsq_req_bits_mask | entries_8_mask;
  wire              r0_canSentVec_8 = states_8_valid & states_8_waitReturn;
  wire              canMerge1_8 =
    io_lsq_req_bits_vaddr[49:3] == entries_8_vaddr[49:3]
    & io_lsq_req_bits_cmd == entries_8_cmd & io_lsq_req_bits_nc & entries_8_nc
    & io_lsq_req_bits_memBackTypeMM == entries_8_memBackTypeMM
    & (4'({1'h0,
           3'({1'h0, 2'({1'h0, _canMerge1_T_145[0]} + {1'h0, _canMerge1_T_145[1]})}
              + {1'h0, 2'({1'h0, _canMerge1_T_145[2]} + {1'h0, _canMerge1_T_145[3]})})}
          + {1'h0,
             3'({1'h0, 2'({1'h0, _canMerge1_T_145[4]} + {1'h0, _canMerge1_T_145[5]})}
                + {1'h0,
                   2'({1'h0, _canMerge1_T_145[6]}
                      + {1'h0, _canMerge1_T_145[7]})})}) == 4'h1
       | _canMerge1_T_145 == 8'h3 | _canMerge1_T_145 == 8'hC | _canMerge1_T_145 == 8'h30
       | _canMerge1_T_145 == 8'hC0 | _canMerge1_T_145 == 8'hF | _canMerge1_T_145 == 8'hF0
       | (&_canMerge1_T_145))
    & ~(auto_client_out_d_valid & auto_client_out_d_bits_source == 4'h8
        | r0_canSentVec_8);
  wire              canMerge2_8 =
    states_8_valid & ~states_8_inflight & ~(q0_canSent & q0_canSentIdx == 4'h8);
  wire              _e0_allocWaitSameVec_8_T =
    io_lsq_req_valid & states_8_valid
    & io_lsq_req_bits_addr[47:3] == entries_8_addr[47:3];
  wire              e0_mergeVec_8 = _e0_allocWaitSameVec_8_T & canMerge1_8 & canMerge2_8;
  wire [7:0]        _canMerge1_T_162 = io_lsq_req_bits_mask | entries_9_mask;
  wire              r0_canSentVec_9 = states_9_valid & states_9_waitReturn;
  wire              canMerge1_9 =
    io_lsq_req_bits_vaddr[49:3] == entries_9_vaddr[49:3]
    & io_lsq_req_bits_cmd == entries_9_cmd & io_lsq_req_bits_nc & entries_9_nc
    & io_lsq_req_bits_memBackTypeMM == entries_9_memBackTypeMM
    & (4'({1'h0,
           3'({1'h0, 2'({1'h0, _canMerge1_T_162[0]} + {1'h0, _canMerge1_T_162[1]})}
              + {1'h0, 2'({1'h0, _canMerge1_T_162[2]} + {1'h0, _canMerge1_T_162[3]})})}
          + {1'h0,
             3'({1'h0, 2'({1'h0, _canMerge1_T_162[4]} + {1'h0, _canMerge1_T_162[5]})}
                + {1'h0,
                   2'({1'h0, _canMerge1_T_162[6]}
                      + {1'h0, _canMerge1_T_162[7]})})}) == 4'h1
       | _canMerge1_T_162 == 8'h3 | _canMerge1_T_162 == 8'hC | _canMerge1_T_162 == 8'h30
       | _canMerge1_T_162 == 8'hC0 | _canMerge1_T_162 == 8'hF | _canMerge1_T_162 == 8'hF0
       | (&_canMerge1_T_162))
    & ~(auto_client_out_d_valid & auto_client_out_d_bits_source == 4'h9
        | r0_canSentVec_9);
  wire              canMerge2_9 =
    states_9_valid & ~states_9_inflight & ~(q0_canSent & q0_canSentIdx == 4'h9);
  wire              _e0_allocWaitSameVec_9_T =
    io_lsq_req_valid & states_9_valid
    & io_lsq_req_bits_addr[47:3] == entries_9_addr[47:3];
  wire              e0_mergeVec_9 = _e0_allocWaitSameVec_9_T & canMerge1_9 & canMerge2_9;
  wire [7:0]        _canMerge1_T_179 = io_lsq_req_bits_mask | entries_10_mask;
  wire              r0_canSentVec_10 = states_10_valid & states_10_waitReturn;
  wire              canMerge1_10 =
    io_lsq_req_bits_vaddr[49:3] == entries_10_vaddr[49:3]
    & io_lsq_req_bits_cmd == entries_10_cmd & io_lsq_req_bits_nc & entries_10_nc
    & io_lsq_req_bits_memBackTypeMM == entries_10_memBackTypeMM
    & (4'({1'h0,
           3'({1'h0, 2'({1'h0, _canMerge1_T_179[0]} + {1'h0, _canMerge1_T_179[1]})}
              + {1'h0, 2'({1'h0, _canMerge1_T_179[2]} + {1'h0, _canMerge1_T_179[3]})})}
          + {1'h0,
             3'({1'h0, 2'({1'h0, _canMerge1_T_179[4]} + {1'h0, _canMerge1_T_179[5]})}
                + {1'h0,
                   2'({1'h0, _canMerge1_T_179[6]}
                      + {1'h0, _canMerge1_T_179[7]})})}) == 4'h1
       | _canMerge1_T_179 == 8'h3 | _canMerge1_T_179 == 8'hC | _canMerge1_T_179 == 8'h30
       | _canMerge1_T_179 == 8'hC0 | _canMerge1_T_179 == 8'hF | _canMerge1_T_179 == 8'hF0
       | (&_canMerge1_T_179))
    & ~(auto_client_out_d_valid & auto_client_out_d_bits_source == 4'hA
        | r0_canSentVec_10);
  wire              canMerge2_10 =
    states_10_valid & ~states_10_inflight & ~(q0_canSent & q0_canSentIdx == 4'hA);
  wire              _e0_allocWaitSameVec_10_T =
    io_lsq_req_valid & states_10_valid
    & io_lsq_req_bits_addr[47:3] == entries_10_addr[47:3];
  wire              e0_mergeVec_10 =
    _e0_allocWaitSameVec_10_T & canMerge1_10 & canMerge2_10;
  wire [7:0]        _canMerge1_T_196 = io_lsq_req_bits_mask | entries_11_mask;
  wire              r0_canSentVec_11 = states_11_valid & states_11_waitReturn;
  wire              canMerge1_11 =
    io_lsq_req_bits_vaddr[49:3] == entries_11_vaddr[49:3]
    & io_lsq_req_bits_cmd == entries_11_cmd & io_lsq_req_bits_nc & entries_11_nc
    & io_lsq_req_bits_memBackTypeMM == entries_11_memBackTypeMM
    & (4'({1'h0,
           3'({1'h0, 2'({1'h0, _canMerge1_T_196[0]} + {1'h0, _canMerge1_T_196[1]})}
              + {1'h0, 2'({1'h0, _canMerge1_T_196[2]} + {1'h0, _canMerge1_T_196[3]})})}
          + {1'h0,
             3'({1'h0, 2'({1'h0, _canMerge1_T_196[4]} + {1'h0, _canMerge1_T_196[5]})}
                + {1'h0,
                   2'({1'h0, _canMerge1_T_196[6]}
                      + {1'h0, _canMerge1_T_196[7]})})}) == 4'h1
       | _canMerge1_T_196 == 8'h3 | _canMerge1_T_196 == 8'hC | _canMerge1_T_196 == 8'h30
       | _canMerge1_T_196 == 8'hC0 | _canMerge1_T_196 == 8'hF | _canMerge1_T_196 == 8'hF0
       | (&_canMerge1_T_196))
    & ~(auto_client_out_d_valid & auto_client_out_d_bits_source == 4'hB
        | r0_canSentVec_11);
  wire              canMerge2_11 =
    states_11_valid & ~states_11_inflight & ~(q0_canSent & q0_canSentIdx == 4'hB);
  wire              _e0_allocWaitSameVec_11_T =
    io_lsq_req_valid & states_11_valid
    & io_lsq_req_bits_addr[47:3] == entries_11_addr[47:3];
  wire              e0_mergeVec_11 =
    _e0_allocWaitSameVec_11_T & canMerge1_11 & canMerge2_11;
  wire [7:0]        _canMerge1_T_213 = io_lsq_req_bits_mask | entries_12_mask;
  wire              r0_canSentVec_12 = states_12_valid & states_12_waitReturn;
  wire              canMerge1_12 =
    io_lsq_req_bits_vaddr[49:3] == entries_12_vaddr[49:3]
    & io_lsq_req_bits_cmd == entries_12_cmd & io_lsq_req_bits_nc & entries_12_nc
    & io_lsq_req_bits_memBackTypeMM == entries_12_memBackTypeMM
    & (4'({1'h0,
           3'({1'h0, 2'({1'h0, _canMerge1_T_213[0]} + {1'h0, _canMerge1_T_213[1]})}
              + {1'h0, 2'({1'h0, _canMerge1_T_213[2]} + {1'h0, _canMerge1_T_213[3]})})}
          + {1'h0,
             3'({1'h0, 2'({1'h0, _canMerge1_T_213[4]} + {1'h0, _canMerge1_T_213[5]})}
                + {1'h0,
                   2'({1'h0, _canMerge1_T_213[6]}
                      + {1'h0, _canMerge1_T_213[7]})})}) == 4'h1
       | _canMerge1_T_213 == 8'h3 | _canMerge1_T_213 == 8'hC | _canMerge1_T_213 == 8'h30
       | _canMerge1_T_213 == 8'hC0 | _canMerge1_T_213 == 8'hF | _canMerge1_T_213 == 8'hF0
       | (&_canMerge1_T_213))
    & ~(auto_client_out_d_valid & auto_client_out_d_bits_source == 4'hC
        | r0_canSentVec_12);
  wire              canMerge2_12 =
    states_12_valid & ~states_12_inflight & ~(q0_canSent & q0_canSentIdx == 4'hC);
  wire              _e0_allocWaitSameVec_12_T =
    io_lsq_req_valid & states_12_valid
    & io_lsq_req_bits_addr[47:3] == entries_12_addr[47:3];
  wire              e0_mergeVec_12 =
    _e0_allocWaitSameVec_12_T & canMerge1_12 & canMerge2_12;
  wire [7:0]        _canMerge1_T_230 = io_lsq_req_bits_mask | entries_13_mask;
  wire              r0_canSentVec_13 = states_13_valid & states_13_waitReturn;
  wire              canMerge1_13 =
    io_lsq_req_bits_vaddr[49:3] == entries_13_vaddr[49:3]
    & io_lsq_req_bits_cmd == entries_13_cmd & io_lsq_req_bits_nc & entries_13_nc
    & io_lsq_req_bits_memBackTypeMM == entries_13_memBackTypeMM
    & (4'({1'h0,
           3'({1'h0, 2'({1'h0, _canMerge1_T_230[0]} + {1'h0, _canMerge1_T_230[1]})}
              + {1'h0, 2'({1'h0, _canMerge1_T_230[2]} + {1'h0, _canMerge1_T_230[3]})})}
          + {1'h0,
             3'({1'h0, 2'({1'h0, _canMerge1_T_230[4]} + {1'h0, _canMerge1_T_230[5]})}
                + {1'h0,
                   2'({1'h0, _canMerge1_T_230[6]}
                      + {1'h0, _canMerge1_T_230[7]})})}) == 4'h1
       | _canMerge1_T_230 == 8'h3 | _canMerge1_T_230 == 8'hC | _canMerge1_T_230 == 8'h30
       | _canMerge1_T_230 == 8'hC0 | _canMerge1_T_230 == 8'hF | _canMerge1_T_230 == 8'hF0
       | (&_canMerge1_T_230))
    & ~(auto_client_out_d_valid & auto_client_out_d_bits_source == 4'hD
        | r0_canSentVec_13);
  wire              canMerge2_13 =
    states_13_valid & ~states_13_inflight & ~(q0_canSent & q0_canSentIdx == 4'hD);
  wire              _e0_allocWaitSameVec_13_T =
    io_lsq_req_valid & states_13_valid
    & io_lsq_req_bits_addr[47:3] == entries_13_addr[47:3];
  wire              e0_mergeVec_13 =
    _e0_allocWaitSameVec_13_T & canMerge1_13 & canMerge2_13;
  wire [7:0]        _canMerge1_T_247 = io_lsq_req_bits_mask | entries_14_mask;
  wire              r0_canSentVec_14 = states_14_valid & states_14_waitReturn;
  wire              canMerge1_14 =
    io_lsq_req_bits_vaddr[49:3] == entries_14_vaddr[49:3]
    & io_lsq_req_bits_cmd == entries_14_cmd & io_lsq_req_bits_nc & entries_14_nc
    & io_lsq_req_bits_memBackTypeMM == entries_14_memBackTypeMM
    & (4'({1'h0,
           3'({1'h0, 2'({1'h0, _canMerge1_T_247[0]} + {1'h0, _canMerge1_T_247[1]})}
              + {1'h0, 2'({1'h0, _canMerge1_T_247[2]} + {1'h0, _canMerge1_T_247[3]})})}
          + {1'h0,
             3'({1'h0, 2'({1'h0, _canMerge1_T_247[4]} + {1'h0, _canMerge1_T_247[5]})}
                + {1'h0,
                   2'({1'h0, _canMerge1_T_247[6]}
                      + {1'h0, _canMerge1_T_247[7]})})}) == 4'h1
       | _canMerge1_T_247 == 8'h3 | _canMerge1_T_247 == 8'hC | _canMerge1_T_247 == 8'h30
       | _canMerge1_T_247 == 8'hC0 | _canMerge1_T_247 == 8'hF | _canMerge1_T_247 == 8'hF0
       | (&_canMerge1_T_247))
    & ~(auto_client_out_d_valid & auto_client_out_d_bits_source == 4'hE
        | r0_canSentVec_14);
  wire              canMerge2_14 =
    states_14_valid & ~states_14_inflight & ~(q0_canSent & q0_canSentIdx == 4'hE);
  wire              _e0_allocWaitSameVec_14_T =
    io_lsq_req_valid & states_14_valid
    & io_lsq_req_bits_addr[47:3] == entries_14_addr[47:3];
  wire              e0_mergeVec_14 =
    _e0_allocWaitSameVec_14_T & canMerge1_14 & canMerge2_14;
  wire [7:0]        _canMerge1_T_264 = io_lsq_req_bits_mask | entries_15_mask;
  wire              r0_canSentVec_15 = states_15_valid & states_15_waitReturn;
  wire              canMerge1_15 =
    io_lsq_req_bits_vaddr[49:3] == entries_15_vaddr[49:3]
    & io_lsq_req_bits_cmd == entries_15_cmd & io_lsq_req_bits_nc & entries_15_nc
    & io_lsq_req_bits_memBackTypeMM == entries_15_memBackTypeMM
    & (4'({1'h0,
           3'({1'h0, 2'({1'h0, _canMerge1_T_264[0]} + {1'h0, _canMerge1_T_264[1]})}
              + {1'h0, 2'({1'h0, _canMerge1_T_264[2]} + {1'h0, _canMerge1_T_264[3]})})}
          + {1'h0,
             3'({1'h0, 2'({1'h0, _canMerge1_T_264[4]} + {1'h0, _canMerge1_T_264[5]})}
                + {1'h0,
                   2'({1'h0, _canMerge1_T_264[6]}
                      + {1'h0, _canMerge1_T_264[7]})})}) == 4'h1
       | _canMerge1_T_264 == 8'h3 | _canMerge1_T_264 == 8'hC | _canMerge1_T_264 == 8'h30
       | _canMerge1_T_264 == 8'hC0 | _canMerge1_T_264 == 8'hF | _canMerge1_T_264 == 8'hF0
       | (&_canMerge1_T_264))
    & ~(auto_client_out_d_valid & (&auto_client_out_d_bits_source) | r0_canSentVec_15);
  wire              canMerge2_15 =
    states_15_valid & ~states_15_inflight & ~(q0_canSent & (&q0_canSentIdx));
  wire              _e0_allocWaitSameVec_15_T =
    io_lsq_req_valid & states_15_valid
    & io_lsq_req_bits_addr[47:3] == entries_15_addr[47:3];
  wire              e0_canMerge =
    e0_mergeVec_0 | e0_mergeVec_1 | e0_mergeVec_2 | e0_mergeVec_3 | e0_mergeVec_4
    | e0_mergeVec_5 | e0_mergeVec_6 | e0_mergeVec_7 | e0_mergeVec_8 | e0_mergeVec_9
    | e0_mergeVec_10 | e0_mergeVec_11 | e0_mergeVec_12 | e0_mergeVec_13 | e0_mergeVec_14
    | _e0_allocWaitSameVec_15_T & canMerge1_15 & canMerge2_15;
  wire [3:0]        e0_allocIdx =
    states_0_valid
      ? (states_1_valid
           ? (states_2_valid
                ? (states_3_valid
                     ? (states_4_valid
                          ? (states_5_valid
                               ? (states_6_valid
                                    ? (states_7_valid
                                         ? (states_8_valid
                                              ? (states_9_valid
                                                   ? (states_10_valid
                                                        ? (states_11_valid
                                                             ? (states_12_valid
                                                                  ? (states_13_valid
                                                                       ? {3'h7,
                                                                          states_14_valid}
                                                                       : 4'hD)
                                                                  : 4'hC)
                                                             : 4'hB)
                                                        : 4'hA)
                                                   : 4'h9)
                                              : 4'h8)
                                         : 4'h7)
                                    : 4'h6)
                               : 4'h5)
                          : 4'h4)
                     : 4'h3)
                : 4'h2)
           : 4'h1)
      : 4'h0;
  assign e0_reject =
    do_uarch_drain | ~e0_canMerge
    & {~states_15_valid,
       ~states_14_valid,
       ~states_13_valid,
       ~states_12_valid,
       ~states_11_valid,
       ~states_10_valid,
       ~states_9_valid,
       ~states_8_valid,
       ~states_7_valid,
       ~states_6_valid,
       ~states_5_valid,
       ~states_4_valid,
       ~states_3_valid,
       ~states_2_valid,
       ~states_1_valid,
       ~states_0_valid} == 16'h0 | _e0_allocWaitSameVec_0_T & ~canMerge1
    | _e0_allocWaitSameVec_1_T & ~canMerge1_1 | _e0_allocWaitSameVec_2_T & ~canMerge1_2
    | _e0_allocWaitSameVec_3_T & ~canMerge1_3 | _e0_allocWaitSameVec_4_T & ~canMerge1_4
    | _e0_allocWaitSameVec_5_T & ~canMerge1_5 | _e0_allocWaitSameVec_6_T & ~canMerge1_6
    | _e0_allocWaitSameVec_7_T & ~canMerge1_7 | _e0_allocWaitSameVec_8_T & ~canMerge1_8
    | _e0_allocWaitSameVec_9_T & ~canMerge1_9 | _e0_allocWaitSameVec_10_T & ~canMerge1_10
    | _e0_allocWaitSameVec_11_T & ~canMerge1_11 | _e0_allocWaitSameVec_12_T
    & ~canMerge1_12 | _e0_allocWaitSameVec_13_T & ~canMerge1_13
    | _e0_allocWaitSameVec_14_T & ~canMerge1_14 | _e0_allocWaitSameVec_15_T
    & ~canMerge1_15;
  wire              _GEN = e0_canMerge & io_lsq_req_valid;
  wire [15:0][47:0] _GEN_0 =
    {{entries_15_addr},
     {entries_14_addr},
     {entries_13_addr},
     {entries_12_addr},
     {entries_11_addr},
     {entries_10_addr},
     {entries_9_addr},
     {entries_8_addr},
     {entries_7_addr},
     {entries_6_addr},
     {entries_5_addr},
     {entries_4_addr},
     {entries_3_addr},
     {entries_2_addr},
     {entries_1_addr},
     {entries_0_addr}};
  wire [15:0][63:0] _GEN_1 =
    {{entries_15_data},
     {entries_14_data},
     {entries_13_data},
     {entries_12_data},
     {entries_11_data},
     {entries_10_data},
     {entries_9_data},
     {entries_8_data},
     {entries_7_data},
     {entries_6_data},
     {entries_5_data},
     {entries_4_data},
     {entries_3_data},
     {entries_2_data},
     {entries_1_data},
     {entries_0_data}};
  wire [15:0][7:0]  _GEN_2 =
    {{entries_15_mask},
     {entries_14_mask},
     {entries_13_mask},
     {entries_12_mask},
     {entries_11_mask},
     {entries_10_mask},
     {entries_9_mask},
     {entries_8_mask},
     {entries_7_mask},
     {entries_6_mask},
     {entries_5_mask},
     {entries_4_mask},
     {entries_3_mask},
     {entries_2_mask},
     {entries_1_mask},
     {entries_0_mask}};
  wire              _GEN_3 =
    (~states_0_valid | ~states_1_valid | ~states_2_valid | ~states_3_valid
     | ~states_4_valid | ~states_5_valid | ~states_6_valid | ~states_7_valid
     | ~states_8_valid | ~states_9_valid | ~states_10_valid | ~states_11_valid
     | ~states_12_valid | ~states_13_valid | ~states_14_valid | ~states_15_valid)
    & e0_fire;
  wire              _GEN_4 = e0_allocIdx == 4'h0;
  wire              _GEN_5 = _GEN_3 & _GEN_4;
  wire              _GEN_6 = e0_allocIdx == 4'h1;
  wire              _GEN_7 = _GEN_3 & _GEN_6;
  wire              _GEN_8 = e0_allocIdx == 4'h2;
  wire              _GEN_9 = _GEN_3 & _GEN_8;
  wire              _GEN_10 = e0_allocIdx == 4'h3;
  wire              _GEN_11 = _GEN_3 & _GEN_10;
  wire              _GEN_12 = e0_allocIdx == 4'h4;
  wire              _GEN_13 = _GEN_3 & _GEN_12;
  wire              _GEN_14 = e0_allocIdx == 4'h5;
  wire              _GEN_15 = _GEN_3 & _GEN_14;
  wire              _GEN_16 = e0_allocIdx == 4'h6;
  wire              _GEN_17 = _GEN_3 & _GEN_16;
  wire              _GEN_18 = e0_allocIdx == 4'h7;
  wire              _GEN_19 = _GEN_3 & _GEN_18;
  wire              _GEN_20 = e0_allocIdx == 4'h8;
  wire              _GEN_21 = _GEN_3 & _GEN_20;
  wire              _GEN_22 = e0_allocIdx == 4'h9;
  wire              _GEN_23 = _GEN_3 & _GEN_22;
  wire              _GEN_24 = e0_allocIdx == 4'hA;
  wire              _GEN_25 = _GEN_3 & _GEN_24;
  wire              _GEN_26 = e0_allocIdx == 4'hB;
  wire              _GEN_27 = _GEN_3 & _GEN_26;
  wire              _GEN_28 = e0_allocIdx == 4'hC;
  wire              _GEN_29 = _GEN_3 & _GEN_28;
  wire              _GEN_30 = e0_allocIdx == 4'hD;
  wire              _GEN_31 = _GEN_3 & _GEN_30;
  wire              _GEN_32 = e0_allocIdx == 4'hE;
  wire              _GEN_33 = _GEN_3 & _GEN_32;
  wire              _GEN_34 = _GEN_3 & (&e0_allocIdx);
  reg               io_lsq_idResp_valid_REG;
  reg  [6:0]        io_lsq_idResp_bits_mid_r;
  reg  [3:0]        io_lsq_idResp_bits_sid_r;
  reg               io_lsq_idResp_bits_is2lq_r;
  reg               io_lsq_idResp_bits_nc_r;
  wire              q0_canSentVec_0 =
    (io_enableOutstanding | ~(|uState)) & states_0_valid & ~states_0_inflight
    & ~states_0_waitSame & ~states_0_waitReturn;
  wire              q0_canSentVec_1 =
    (io_enableOutstanding | ~(|uState)) & states_1_valid & ~states_1_inflight
    & ~states_1_waitSame & ~states_1_waitReturn;
  wire              q0_canSentVec_2 =
    (io_enableOutstanding | ~(|uState)) & states_2_valid & ~states_2_inflight
    & ~states_2_waitSame & ~states_2_waitReturn;
  wire              q0_canSentVec_3 =
    (io_enableOutstanding | ~(|uState)) & states_3_valid & ~states_3_inflight
    & ~states_3_waitSame & ~states_3_waitReturn;
  wire              q0_canSentVec_4 =
    (io_enableOutstanding | ~(|uState)) & states_4_valid & ~states_4_inflight
    & ~states_4_waitSame & ~states_4_waitReturn;
  wire              q0_canSentVec_5 =
    (io_enableOutstanding | ~(|uState)) & states_5_valid & ~states_5_inflight
    & ~states_5_waitSame & ~states_5_waitReturn;
  wire              q0_canSentVec_6 =
    (io_enableOutstanding | ~(|uState)) & states_6_valid & ~states_6_inflight
    & ~states_6_waitSame & ~states_6_waitReturn;
  wire              q0_canSentVec_7 =
    (io_enableOutstanding | ~(|uState)) & states_7_valid & ~states_7_inflight
    & ~states_7_waitSame & ~states_7_waitReturn;
  wire              q0_canSentVec_8 =
    (io_enableOutstanding | ~(|uState)) & states_8_valid & ~states_8_inflight
    & ~states_8_waitSame & ~states_8_waitReturn;
  wire              q0_canSentVec_9 =
    (io_enableOutstanding | ~(|uState)) & states_9_valid & ~states_9_inflight
    & ~states_9_waitSame & ~states_9_waitReturn;
  wire              q0_canSentVec_10 =
    (io_enableOutstanding | ~(|uState)) & states_10_valid & ~states_10_inflight
    & ~states_10_waitSame & ~states_10_waitReturn;
  wire              q0_canSentVec_11 =
    (io_enableOutstanding | ~(|uState)) & states_11_valid & ~states_11_inflight
    & ~states_11_waitSame & ~states_11_waitReturn;
  wire              q0_canSentVec_12 =
    (io_enableOutstanding | ~(|uState)) & states_12_valid & ~states_12_inflight
    & ~states_12_waitSame & ~states_12_waitReturn;
  wire              q0_canSentVec_13 =
    (io_enableOutstanding | ~(|uState)) & states_13_valid & ~states_13_inflight
    & ~states_13_waitSame & ~states_13_waitReturn;
  wire              q0_canSentVec_14 =
    (io_enableOutstanding | ~(|uState)) & states_14_valid & ~states_14_inflight
    & ~states_14_waitSame & ~states_14_waitReturn;
  assign q0_canSentIdx =
    q0_canSentVec_0
      ? 4'h0
      : q0_canSentVec_1
          ? 4'h1
          : q0_canSentVec_2
              ? 4'h2
              : q0_canSentVec_3
                  ? 4'h3
                  : q0_canSentVec_4
                      ? 4'h4
                      : q0_canSentVec_5
                          ? 4'h5
                          : q0_canSentVec_6
                              ? 4'h6
                              : q0_canSentVec_7
                                  ? 4'h7
                                  : q0_canSentVec_8
                                      ? 4'h8
                                      : q0_canSentVec_9
                                          ? 4'h9
                                          : q0_canSentVec_10
                                              ? 4'hA
                                              : q0_canSentVec_11
                                                  ? 4'hB
                                                  : q0_canSentVec_12
                                                      ? 4'hC
                                                      : q0_canSentVec_13
                                                          ? 4'hD
                                                          : {3'h7, ~q0_canSentVec_14};
  assign q0_canSent =
    q0_canSentVec_0 | q0_canSentVec_1 | q0_canSentVec_2 | q0_canSentVec_3
    | q0_canSentVec_4 | q0_canSentVec_5 | q0_canSentVec_6 | q0_canSentVec_7
    | q0_canSentVec_8 | q0_canSentVec_9 | q0_canSentVec_10 | q0_canSentVec_11
    | q0_canSentVec_12 | q0_canSentVec_13 | q0_canSentVec_14
    | (io_enableOutstanding | ~(|uState)) & states_15_valid & ~states_15_inflight
    & ~states_15_waitSame & ~states_15_waitReturn;
  wire [15:0][4:0]  _GEN_35 =
    {{entries_15_cmd},
     {entries_14_cmd},
     {entries_13_cmd},
     {entries_12_cmd},
     {entries_11_cmd},
     {entries_10_cmd},
     {entries_9_cmd},
     {entries_8_cmd},
     {entries_7_cmd},
     {entries_6_cmd},
     {entries_5_cmd},
     {entries_4_cmd},
     {entries_3_cmd},
     {entries_2_cmd},
     {entries_1_cmd},
     {entries_0_cmd}};
  wire [3:0]        size =
    4'({1'h0,
        3'({1'h0, 2'({1'h0, _GEN_2[q0_canSentIdx][0]} + {1'h0, _GEN_2[q0_canSentIdx][1]})}
           + {1'h0,
              2'({1'h0, _GEN_2[q0_canSentIdx][2]} + {1'h0, _GEN_2[q0_canSentIdx][3]})})}
       + {1'h0,
          3'({1'h0,
              2'({1'h0, _GEN_2[q0_canSentIdx][4]} + {1'h0, _GEN_2[q0_canSentIdx][5]})}
             + {1'h0,
                2'({1'h0, _GEN_2[q0_canSentIdx][6]}
                   + {1'h0, _GEN_2[q0_canSentIdx][7]})})});
  wire [1:0]        lgSize =
    size == 4'h1 ? 2'h0 : size == 4'h2 ? 2'h1 : {1'h1, size != 4'h4};
  wire              q0_load_a_mask_sub_sub_size = lgSize == 2'h2;
  wire              q0_load_a_mask_sub_sub_0_1 =
    (&lgSize) | q0_load_a_mask_sub_sub_size & ~(_GEN_0[q0_canSentIdx][2]);
  wire              q0_load_a_mask_sub_sub_1_1 =
    (&lgSize) | q0_load_a_mask_sub_sub_size & _GEN_0[q0_canSentIdx][2];
  wire              q0_load_a_mask_sub_size = lgSize == 2'h1;
  wire              q0_load_a_mask_sub_0_2 =
    ~(_GEN_0[q0_canSentIdx][2]) & ~(_GEN_0[q0_canSentIdx][1]);
  wire              q0_load_a_mask_sub_0_1 =
    q0_load_a_mask_sub_sub_0_1 | q0_load_a_mask_sub_size & q0_load_a_mask_sub_0_2;
  wire              q0_load_a_mask_sub_1_2 =
    ~(_GEN_0[q0_canSentIdx][2]) & _GEN_0[q0_canSentIdx][1];
  wire              q0_load_a_mask_sub_1_1 =
    q0_load_a_mask_sub_sub_0_1 | q0_load_a_mask_sub_size & q0_load_a_mask_sub_1_2;
  wire              q0_load_a_mask_sub_2_2 =
    _GEN_0[q0_canSentIdx][2] & ~(_GEN_0[q0_canSentIdx][1]);
  wire              q0_load_a_mask_sub_2_1 =
    q0_load_a_mask_sub_sub_1_1 | q0_load_a_mask_sub_size & q0_load_a_mask_sub_2_2;
  wire              q0_load_a_mask_sub_3_2 =
    _GEN_0[q0_canSentIdx][2] & _GEN_0[q0_canSentIdx][1];
  wire              q0_load_a_mask_sub_3_1 =
    q0_load_a_mask_sub_sub_1_1 | q0_load_a_mask_sub_size & q0_load_a_mask_sub_3_2;
  wire              q0_isStore = _GEN_35[q0_canSentIdx] == 5'h1;
  wire              clientNodeOut_a_valid = q0_canSent & ~io_wfi_wfiReq;
  wire              _GEN_36 = auto_client_out_d_bits_source == 4'h1;
  wire              _GEN_37 = auto_client_out_d_bits_source == 4'h2;
  wire              _GEN_38 = auto_client_out_d_bits_source == 4'h3;
  wire              _GEN_39 = auto_client_out_d_bits_source == 4'h4;
  wire              _GEN_40 = auto_client_out_d_bits_source == 4'h5;
  wire              _GEN_41 = auto_client_out_d_bits_source == 4'h6;
  wire              _GEN_42 = auto_client_out_d_bits_source == 4'h7;
  wire              _GEN_43 = auto_client_out_d_bits_source == 4'h8;
  wire              _GEN_44 = auto_client_out_d_bits_source == 4'h9;
  wire              _GEN_45 = auto_client_out_d_bits_source == 4'hA;
  wire              _GEN_46 = auto_client_out_d_bits_source == 4'hB;
  wire              _GEN_47 = auto_client_out_d_bits_source == 4'hC;
  wire              _GEN_48 = auto_client_out_d_bits_source == 4'hD;
  wire              _GEN_49 = auto_client_out_d_bits_source == 4'hE;
  wire              _GEN_50 = auto_client_out_d_valid & ~(|auto_client_out_d_bits_source);
  wire              _GEN_51 = auto_client_out_d_valid & _GEN_36;
  wire              _GEN_52 = auto_client_out_d_valid & _GEN_37;
  wire              _GEN_53 = auto_client_out_d_valid & _GEN_38;
  wire              _GEN_54 = auto_client_out_d_valid & _GEN_39;
  wire              _GEN_55 = auto_client_out_d_valid & _GEN_40;
  wire              _GEN_56 = auto_client_out_d_valid & _GEN_41;
  wire              _GEN_57 = auto_client_out_d_valid & _GEN_42;
  wire              _GEN_58 = auto_client_out_d_valid & _GEN_43;
  wire              _GEN_59 = auto_client_out_d_valid & _GEN_44;
  wire              _GEN_60 = auto_client_out_d_valid & _GEN_45;
  wire              _GEN_61 = auto_client_out_d_valid & _GEN_46;
  wire              _GEN_62 = auto_client_out_d_valid & _GEN_47;
  wire              _GEN_63 = auto_client_out_d_valid & _GEN_48;
  wire              _GEN_64 = auto_client_out_d_valid & _GEN_49;
  wire              _GEN_65 = auto_client_out_d_valid & (&auto_client_out_d_bits_source);
  reg               io_wfi_wfiSafe_last_REG;
  wire [3:0]        r0_canSentIdx =
    r0_canSentVec_0
      ? 4'h0
      : r0_canSentVec_1
          ? 4'h1
          : r0_canSentVec_2
              ? 4'h2
              : r0_canSentVec_3
                  ? 4'h3
                  : r0_canSentVec_4
                      ? 4'h4
                      : r0_canSentVec_5
                          ? 4'h5
                          : r0_canSentVec_6
                              ? 4'h6
                              : r0_canSentVec_7
                                  ? 4'h7
                                  : r0_canSentVec_8
                                      ? 4'h8
                                      : r0_canSentVec_9
                                          ? 4'h9
                                          : r0_canSentVec_10
                                              ? 4'hA
                                              : r0_canSentVec_11
                                                  ? 4'hB
                                                  : r0_canSentVec_12
                                                      ? 4'hC
                                                      : r0_canSentVec_13
                                                          ? 4'hD
                                                          : {3'h7, ~r0_canSentVec_14};
  wire              r0_canSent =
    r0_canSentVec_0 | r0_canSentVec_1 | r0_canSentVec_2 | r0_canSentVec_3
    | r0_canSentVec_4 | r0_canSentVec_5 | r0_canSentVec_6 | r0_canSentVec_7
    | r0_canSentVec_8 | r0_canSentVec_9 | r0_canSentVec_10 | r0_canSentVec_11
    | r0_canSentVec_12 | r0_canSentVec_13 | r0_canSentVec_14 | r0_canSentVec_15;
  wire [15:0]       _GEN_66 =
    {{entries_15_nc},
     {entries_14_nc},
     {entries_13_nc},
     {entries_12_nc},
     {entries_11_nc},
     {entries_10_nc},
     {entries_9_nc},
     {entries_8_nc},
     {entries_7_nc},
     {entries_6_nc},
     {entries_5_nc},
     {entries_4_nc},
     {entries_3_nc},
     {entries_2_nc},
     {entries_1_nc},
     {entries_0_nc}};
  wire [15:0]       _GEN_67 =
    {{entries_15_resp_denied},
     {entries_14_resp_denied},
     {entries_13_resp_denied},
     {entries_12_resp_denied},
     {entries_11_resp_denied},
     {entries_10_resp_denied},
     {entries_9_resp_denied},
     {entries_8_resp_denied},
     {entries_7_resp_denied},
     {entries_6_resp_denied},
     {entries_5_resp_denied},
     {entries_4_resp_denied},
     {entries_3_resp_denied},
     {entries_2_resp_denied},
     {entries_1_resp_denied},
     {entries_0_resp_denied}};
  wire [15:0]       _GEN_68 =
    {{entries_15_resp_corrupt},
     {entries_14_resp_corrupt},
     {entries_13_resp_corrupt},
     {entries_12_resp_corrupt},
     {entries_11_resp_corrupt},
     {entries_10_resp_corrupt},
     {entries_9_resp_corrupt},
     {entries_8_resp_corrupt},
     {entries_7_resp_corrupt},
     {entries_6_resp_corrupt},
     {entries_5_resp_corrupt},
     {entries_4_resp_corrupt},
     {entries_3_resp_corrupt},
     {entries_2_resp_corrupt},
     {entries_1_resp_corrupt},
     {entries_0_resp_corrupt}};
  wire [15:0]       _empty_T =
    {states_15_valid,
     states_14_valid,
     states_13_valid,
     states_12_valid,
     states_11_valid,
     states_10_valid,
     states_9_valid,
     states_8_valid,
     states_7_valid,
     states_6_valid,
     states_5_valid,
     states_4_valid,
     states_3_valid,
     states_2_valid,
     states_1_valid,
     states_0_valid};
  reg  [7:0]        f1_fwdMaskCandidates_r;
  reg  [7:0]        f1_fwdMaskCandidates_r_1;
  reg  [7:0]        f1_fwdMaskCandidates_r_2;
  reg  [7:0]        f1_fwdMaskCandidates_r_3;
  reg  [7:0]        f1_fwdMaskCandidates_r_4;
  reg  [7:0]        f1_fwdMaskCandidates_r_5;
  reg  [7:0]        f1_fwdMaskCandidates_r_6;
  reg  [7:0]        f1_fwdMaskCandidates_r_7;
  reg  [7:0]        f1_fwdMaskCandidates_r_8;
  reg  [7:0]        f1_fwdMaskCandidates_r_9;
  reg  [7:0]        f1_fwdMaskCandidates_r_10;
  reg  [7:0]        f1_fwdMaskCandidates_r_11;
  reg  [7:0]        f1_fwdMaskCandidates_r_12;
  reg  [7:0]        f1_fwdMaskCandidates_r_13;
  reg  [7:0]        f1_fwdMaskCandidates_r_14;
  reg  [7:0]        f1_fwdMaskCandidates_r_15;
  reg  [63:0]       f1_fwdDataCandidates_r;
  reg  [63:0]       f1_fwdDataCandidates_r_1;
  reg  [63:0]       f1_fwdDataCandidates_r_2;
  reg  [63:0]       f1_fwdDataCandidates_r_3;
  reg  [63:0]       f1_fwdDataCandidates_r_4;
  reg  [63:0]       f1_fwdDataCandidates_r_5;
  reg  [63:0]       f1_fwdDataCandidates_r_6;
  reg  [63:0]       f1_fwdDataCandidates_r_7;
  reg  [63:0]       f1_fwdDataCandidates_r_8;
  reg  [63:0]       f1_fwdDataCandidates_r_9;
  reg  [63:0]       f1_fwdDataCandidates_r_10;
  reg  [63:0]       f1_fwdDataCandidates_r_11;
  reg  [63:0]       f1_fwdDataCandidates_r_12;
  reg  [63:0]       f1_fwdDataCandidates_r_13;
  reg  [63:0]       f1_fwdDataCandidates_r_14;
  reg  [63:0]       f1_fwdDataCandidates_r_15;
  reg               f1_fwdValid;
  reg               f1_flyTagMatches_0;
  reg               f1_flyTagMatches_1;
  reg               f1_flyTagMatches_2;
  reg               f1_flyTagMatches_3;
  reg               f1_flyTagMatches_4;
  reg               f1_flyTagMatches_5;
  reg               f1_flyTagMatches_6;
  reg               f1_flyTagMatches_7;
  reg               f1_flyTagMatches_8;
  reg               f1_flyTagMatches_9;
  reg               f1_flyTagMatches_10;
  reg               f1_flyTagMatches_11;
  reg               f1_flyTagMatches_12;
  reg               f1_flyTagMatches_13;
  reg               f1_flyTagMatches_14;
  reg               f1_flyTagMatches_15;
  reg               f1_idleTagMatches_0;
  reg               f1_idleTagMatches_1;
  reg               f1_idleTagMatches_2;
  reg               f1_idleTagMatches_3;
  reg               f1_idleTagMatches_4;
  reg               f1_idleTagMatches_5;
  reg               f1_idleTagMatches_6;
  reg               f1_idleTagMatches_7;
  reg               f1_idleTagMatches_8;
  reg               f1_idleTagMatches_9;
  reg               f1_idleTagMatches_10;
  reg               f1_idleTagMatches_11;
  reg               f1_idleTagMatches_12;
  reg               f1_idleTagMatches_13;
  reg               f1_idleTagMatches_14;
  reg               f1_idleTagMatches_15;
  reg  [47:0]       f1_fwdPAddr;
  wire [63:0]       f1_flyData =
    (f1_flyTagMatches_0 ? f1_fwdDataCandidates_r : 64'h0)
    | (f1_flyTagMatches_1 ? f1_fwdDataCandidates_r_1 : 64'h0)
    | (f1_flyTagMatches_2 ? f1_fwdDataCandidates_r_2 : 64'h0)
    | (f1_flyTagMatches_3 ? f1_fwdDataCandidates_r_3 : 64'h0)
    | (f1_flyTagMatches_4 ? f1_fwdDataCandidates_r_4 : 64'h0)
    | (f1_flyTagMatches_5 ? f1_fwdDataCandidates_r_5 : 64'h0)
    | (f1_flyTagMatches_6 ? f1_fwdDataCandidates_r_6 : 64'h0)
    | (f1_flyTagMatches_7 ? f1_fwdDataCandidates_r_7 : 64'h0)
    | (f1_flyTagMatches_8 ? f1_fwdDataCandidates_r_8 : 64'h0)
    | (f1_flyTagMatches_9 ? f1_fwdDataCandidates_r_9 : 64'h0)
    | (f1_flyTagMatches_10 ? f1_fwdDataCandidates_r_10 : 64'h0)
    | (f1_flyTagMatches_11 ? f1_fwdDataCandidates_r_11 : 64'h0)
    | (f1_flyTagMatches_12 ? f1_fwdDataCandidates_r_12 : 64'h0)
    | (f1_flyTagMatches_13 ? f1_fwdDataCandidates_r_13 : 64'h0)
    | (f1_flyTagMatches_14 ? f1_fwdDataCandidates_r_14 : 64'h0)
    | (f1_flyTagMatches_15 ? f1_fwdDataCandidates_r_15 : 64'h0);
  wire [7:0]        f1_idleMask =
    (f1_idleTagMatches_0 ? f1_fwdMaskCandidates_r : 8'h0)
    | (f1_idleTagMatches_1 ? f1_fwdMaskCandidates_r_1 : 8'h0)
    | (f1_idleTagMatches_2 ? f1_fwdMaskCandidates_r_2 : 8'h0)
    | (f1_idleTagMatches_3 ? f1_fwdMaskCandidates_r_3 : 8'h0)
    | (f1_idleTagMatches_4 ? f1_fwdMaskCandidates_r_4 : 8'h0)
    | (f1_idleTagMatches_5 ? f1_fwdMaskCandidates_r_5 : 8'h0)
    | (f1_idleTagMatches_6 ? f1_fwdMaskCandidates_r_6 : 8'h0)
    | (f1_idleTagMatches_7 ? f1_fwdMaskCandidates_r_7 : 8'h0)
    | (f1_idleTagMatches_8 ? f1_fwdMaskCandidates_r_8 : 8'h0)
    | (f1_idleTagMatches_9 ? f1_fwdMaskCandidates_r_9 : 8'h0)
    | (f1_idleTagMatches_10 ? f1_fwdMaskCandidates_r_10 : 8'h0)
    | (f1_idleTagMatches_11 ? f1_fwdMaskCandidates_r_11 : 8'h0)
    | (f1_idleTagMatches_12 ? f1_fwdMaskCandidates_r_12 : 8'h0)
    | (f1_idleTagMatches_13 ? f1_fwdMaskCandidates_r_13 : 8'h0)
    | (f1_idleTagMatches_14 ? f1_fwdMaskCandidates_r_14 : 8'h0)
    | (f1_idleTagMatches_15 ? f1_fwdMaskCandidates_r_15 : 8'h0);
  wire [63:0]       f1_idleData =
    (f1_idleTagMatches_0 ? f1_fwdDataCandidates_r : 64'h0)
    | (f1_idleTagMatches_1 ? f1_fwdDataCandidates_r_1 : 64'h0)
    | (f1_idleTagMatches_2 ? f1_fwdDataCandidates_r_2 : 64'h0)
    | (f1_idleTagMatches_3 ? f1_fwdDataCandidates_r_3 : 64'h0)
    | (f1_idleTagMatches_4 ? f1_fwdDataCandidates_r_4 : 64'h0)
    | (f1_idleTagMatches_5 ? f1_fwdDataCandidates_r_5 : 64'h0)
    | (f1_idleTagMatches_6 ? f1_fwdDataCandidates_r_6 : 64'h0)
    | (f1_idleTagMatches_7 ? f1_fwdDataCandidates_r_7 : 64'h0)
    | (f1_idleTagMatches_8 ? f1_fwdDataCandidates_r_8 : 64'h0)
    | (f1_idleTagMatches_9 ? f1_fwdDataCandidates_r_9 : 64'h0)
    | (f1_idleTagMatches_10 ? f1_fwdDataCandidates_r_10 : 64'h0)
    | (f1_idleTagMatches_11 ? f1_fwdDataCandidates_r_11 : 64'h0)
    | (f1_idleTagMatches_12 ? f1_fwdDataCandidates_r_12 : 64'h0)
    | (f1_idleTagMatches_13 ? f1_fwdDataCandidates_r_13 : 64'h0)
    | (f1_idleTagMatches_14 ? f1_fwdDataCandidates_r_14 : 64'h0)
    | (f1_idleTagMatches_15 ? f1_fwdDataCandidates_r_15 : 64'h0);
  wire [7:0]        _resData_T_35 = f1_idleMask[0] ? f1_idleData[7:0] : f1_flyData[7:0];
  wire [7:0]        _resData_T_39 = f1_idleMask[1] ? f1_idleData[15:8] : f1_flyData[15:8];
  wire [7:0]        _resData_T_43 =
    f1_idleMask[2] ? f1_idleData[23:16] : f1_flyData[23:16];
  wire [7:0]        _resData_T_47 =
    f1_idleMask[3] ? f1_idleData[31:24] : f1_flyData[31:24];
  wire [7:0]        _resData_T_51 =
    f1_idleMask[4] ? f1_idleData[39:32] : f1_flyData[39:32];
  wire [7:0]        _resData_T_55 =
    f1_idleMask[5] ? f1_idleData[47:40] : f1_flyData[47:40];
  wire [7:0]        _resData_T_59 =
    f1_idleMask[6] ? f1_idleData[55:48] : f1_flyData[55:48];
  wire [7:0]        _resData_T_63 =
    f1_idleMask[7] ? f1_idleData[63:56] : f1_flyData[63:56];
  wire [7:0]        f1_fwdMaskTmp =
    f1_idleMask | (f1_flyTagMatches_0 ? f1_fwdMaskCandidates_r : 8'h0)
    | (f1_flyTagMatches_1 ? f1_fwdMaskCandidates_r_1 : 8'h0)
    | (f1_flyTagMatches_2 ? f1_fwdMaskCandidates_r_2 : 8'h0)
    | (f1_flyTagMatches_3 ? f1_fwdMaskCandidates_r_3 : 8'h0)
    | (f1_flyTagMatches_4 ? f1_fwdMaskCandidates_r_4 : 8'h0)
    | (f1_flyTagMatches_5 ? f1_fwdMaskCandidates_r_5 : 8'h0)
    | (f1_flyTagMatches_6 ? f1_fwdMaskCandidates_r_6 : 8'h0)
    | (f1_flyTagMatches_7 ? f1_fwdMaskCandidates_r_7 : 8'h0)
    | (f1_flyTagMatches_8 ? f1_fwdMaskCandidates_r_8 : 8'h0)
    | (f1_flyTagMatches_9 ? f1_fwdMaskCandidates_r_9 : 8'h0)
    | (f1_flyTagMatches_10 ? f1_fwdMaskCandidates_r_10 : 8'h0)
    | (f1_flyTagMatches_11 ? f1_fwdMaskCandidates_r_11 : 8'h0)
    | (f1_flyTagMatches_12 ? f1_fwdMaskCandidates_r_12 : 8'h0)
    | (f1_flyTagMatches_13 ? f1_fwdMaskCandidates_r_13 : 8'h0)
    | (f1_flyTagMatches_14 ? f1_fwdMaskCandidates_r_14 : 8'h0)
    | (f1_flyTagMatches_15 ? f1_fwdMaskCandidates_r_15 : 8'h0);
  wire [15:0]       _f1_fwdMask_T_2 =
    f1_fwdPAddr[3] ? {f1_fwdMaskTmp, 8'h0} : {8'h0, f1_fwdMaskTmp};
  wire [127:0]      _f1_fwdData_T_2 =
    f1_fwdPAddr[3]
      ? {_resData_T_63,
         _resData_T_59,
         _resData_T_55,
         _resData_T_51,
         _resData_T_47,
         _resData_T_43,
         _resData_T_39,
         _resData_T_35,
         64'h0}
      : {64'h0,
         _resData_T_63,
         _resData_T_59,
         _resData_T_55,
         _resData_T_51,
         _resData_T_47,
         _resData_T_43,
         _resData_T_39,
         _resData_T_35};
  reg  [47:0]       f1_ptagMatches_r;
  reg  [47:0]       f1_ptagMatches_r_1;
  reg  [47:0]       f1_ptagMatches_r_2;
  reg  [47:0]       f1_ptagMatches_r_3;
  reg  [47:0]       f1_ptagMatches_r_4;
  reg  [47:0]       f1_ptagMatches_r_5;
  reg  [47:0]       f1_ptagMatches_r_6;
  reg  [47:0]       f1_ptagMatches_r_7;
  reg  [47:0]       f1_ptagMatches_r_8;
  reg  [47:0]       f1_ptagMatches_r_9;
  reg  [47:0]       f1_ptagMatches_r_10;
  reg  [47:0]       f1_ptagMatches_r_11;
  reg  [47:0]       f1_ptagMatches_r_12;
  reg  [47:0]       f1_ptagMatches_r_13;
  reg  [47:0]       f1_ptagMatches_r_14;
  reg  [47:0]       f1_ptagMatches_r_15;
  reg               f1_tagMismatchVec_0_r;
  reg               f1_tagMismatchVec_0_r_1;
  reg               f1_tagMismatchVec_0_r_2;
  reg               f1_tagMismatchVec_0_r_3;
  reg               f1_tagMismatchVec_0_r_4;
  reg               f1_tagMismatchVec_0_r_5;
  reg               f1_tagMismatchVec_0_r_6;
  reg               f1_tagMismatchVec_0_r_7;
  reg               f1_tagMismatchVec_0_r_8;
  reg               f1_tagMismatchVec_0_r_9;
  reg               f1_tagMismatchVec_0_r_10;
  reg               f1_tagMismatchVec_0_r_11;
  reg               f1_tagMismatchVec_0_r_12;
  reg               f1_tagMismatchVec_0_r_13;
  reg               f1_tagMismatchVec_0_r_14;
  reg               f1_tagMismatchVec_0_r_15;
  reg               f1_tagMismatchVec_0_r_16;
  reg               f1_tagMismatchVec_0_r_17;
  reg               f1_tagMismatchVec_0_r_18;
  reg               f1_tagMismatchVec_0_r_19;
  reg               f1_tagMismatchVec_0_r_20;
  reg               f1_tagMismatchVec_0_r_21;
  reg               f1_tagMismatchVec_0_r_22;
  reg               f1_tagMismatchVec_0_r_23;
  reg               f1_tagMismatchVec_0_r_24;
  reg               f1_tagMismatchVec_0_r_25;
  reg               f1_tagMismatchVec_0_r_26;
  reg               f1_tagMismatchVec_0_r_27;
  reg               f1_tagMismatchVec_0_r_28;
  reg               f1_tagMismatchVec_0_r_29;
  reg               f1_tagMismatchVec_0_r_30;
  reg               f1_tagMismatchVec_0_r_31;
  assign _f1_tagMismatchVec_0_T_48 =
    {f1_tagMismatchVec_0_r_30 != (f1_ptagMatches_r_15[47:3] == f1_fwdPAddr[47:3])
       & f1_tagMismatchVec_0_r_31 & f1_fwdValid,
     f1_tagMismatchVec_0_r_28 != (f1_ptagMatches_r_14[47:3] == f1_fwdPAddr[47:3])
       & f1_tagMismatchVec_0_r_29 & f1_fwdValid,
     f1_tagMismatchVec_0_r_26 != (f1_ptagMatches_r_13[47:3] == f1_fwdPAddr[47:3])
       & f1_tagMismatchVec_0_r_27 & f1_fwdValid,
     f1_tagMismatchVec_0_r_24 != (f1_ptagMatches_r_12[47:3] == f1_fwdPAddr[47:3])
       & f1_tagMismatchVec_0_r_25 & f1_fwdValid,
     f1_tagMismatchVec_0_r_22 != (f1_ptagMatches_r_11[47:3] == f1_fwdPAddr[47:3])
       & f1_tagMismatchVec_0_r_23 & f1_fwdValid,
     f1_tagMismatchVec_0_r_20 != (f1_ptagMatches_r_10[47:3] == f1_fwdPAddr[47:3])
       & f1_tagMismatchVec_0_r_21 & f1_fwdValid,
     f1_tagMismatchVec_0_r_18 != (f1_ptagMatches_r_9[47:3] == f1_fwdPAddr[47:3])
       & f1_tagMismatchVec_0_r_19 & f1_fwdValid,
     f1_tagMismatchVec_0_r_16 != (f1_ptagMatches_r_8[47:3] == f1_fwdPAddr[47:3])
       & f1_tagMismatchVec_0_r_17 & f1_fwdValid,
     f1_tagMismatchVec_0_r_14 != (f1_ptagMatches_r_7[47:3] == f1_fwdPAddr[47:3])
       & f1_tagMismatchVec_0_r_15 & f1_fwdValid,
     f1_tagMismatchVec_0_r_12 != (f1_ptagMatches_r_6[47:3] == f1_fwdPAddr[47:3])
       & f1_tagMismatchVec_0_r_13 & f1_fwdValid,
     f1_tagMismatchVec_0_r_10 != (f1_ptagMatches_r_5[47:3] == f1_fwdPAddr[47:3])
       & f1_tagMismatchVec_0_r_11 & f1_fwdValid,
     f1_tagMismatchVec_0_r_8 != (f1_ptagMatches_r_4[47:3] == f1_fwdPAddr[47:3])
       & f1_tagMismatchVec_0_r_9 & f1_fwdValid,
     f1_tagMismatchVec_0_r_6 != (f1_ptagMatches_r_3[47:3] == f1_fwdPAddr[47:3])
       & f1_tagMismatchVec_0_r_7 & f1_fwdValid,
     f1_tagMismatchVec_0_r_4 != (f1_ptagMatches_r_2[47:3] == f1_fwdPAddr[47:3])
       & f1_tagMismatchVec_0_r_5 & f1_fwdValid,
     f1_tagMismatchVec_0_r_2 != (f1_ptagMatches_r_1[47:3] == f1_fwdPAddr[47:3])
       & f1_tagMismatchVec_0_r_3 & f1_fwdValid,
     f1_tagMismatchVec_0_r != (f1_ptagMatches_r[47:3] == f1_fwdPAddr[47:3])
       & f1_tagMismatchVec_0_r_1 & f1_fwdValid};
  reg               f1_fwdValid_1;
  reg               f1_flyTagMatches_1_0;
  reg               f1_flyTagMatches_1_1;
  reg               f1_flyTagMatches_1_2;
  reg               f1_flyTagMatches_1_3;
  reg               f1_flyTagMatches_1_4;
  reg               f1_flyTagMatches_1_5;
  reg               f1_flyTagMatches_1_6;
  reg               f1_flyTagMatches_1_7;
  reg               f1_flyTagMatches_1_8;
  reg               f1_flyTagMatches_1_9;
  reg               f1_flyTagMatches_1_10;
  reg               f1_flyTagMatches_1_11;
  reg               f1_flyTagMatches_1_12;
  reg               f1_flyTagMatches_1_13;
  reg               f1_flyTagMatches_1_14;
  reg               f1_flyTagMatches_1_15;
  reg               f1_idleTagMatches_1_0;
  reg               f1_idleTagMatches_1_1;
  reg               f1_idleTagMatches_1_2;
  reg               f1_idleTagMatches_1_3;
  reg               f1_idleTagMatches_1_4;
  reg               f1_idleTagMatches_1_5;
  reg               f1_idleTagMatches_1_6;
  reg               f1_idleTagMatches_1_7;
  reg               f1_idleTagMatches_1_8;
  reg               f1_idleTagMatches_1_9;
  reg               f1_idleTagMatches_1_10;
  reg               f1_idleTagMatches_1_11;
  reg               f1_idleTagMatches_1_12;
  reg               f1_idleTagMatches_1_13;
  reg               f1_idleTagMatches_1_14;
  reg               f1_idleTagMatches_1_15;
  reg  [47:0]       f1_fwdPAddr_1;
  wire [63:0]       f1_flyData_1 =
    (f1_flyTagMatches_1_0 ? f1_fwdDataCandidates_r : 64'h0)
    | (f1_flyTagMatches_1_1 ? f1_fwdDataCandidates_r_1 : 64'h0)
    | (f1_flyTagMatches_1_2 ? f1_fwdDataCandidates_r_2 : 64'h0)
    | (f1_flyTagMatches_1_3 ? f1_fwdDataCandidates_r_3 : 64'h0)
    | (f1_flyTagMatches_1_4 ? f1_fwdDataCandidates_r_4 : 64'h0)
    | (f1_flyTagMatches_1_5 ? f1_fwdDataCandidates_r_5 : 64'h0)
    | (f1_flyTagMatches_1_6 ? f1_fwdDataCandidates_r_6 : 64'h0)
    | (f1_flyTagMatches_1_7 ? f1_fwdDataCandidates_r_7 : 64'h0)
    | (f1_flyTagMatches_1_8 ? f1_fwdDataCandidates_r_8 : 64'h0)
    | (f1_flyTagMatches_1_9 ? f1_fwdDataCandidates_r_9 : 64'h0)
    | (f1_flyTagMatches_1_10 ? f1_fwdDataCandidates_r_10 : 64'h0)
    | (f1_flyTagMatches_1_11 ? f1_fwdDataCandidates_r_11 : 64'h0)
    | (f1_flyTagMatches_1_12 ? f1_fwdDataCandidates_r_12 : 64'h0)
    | (f1_flyTagMatches_1_13 ? f1_fwdDataCandidates_r_13 : 64'h0)
    | (f1_flyTagMatches_1_14 ? f1_fwdDataCandidates_r_14 : 64'h0)
    | (f1_flyTagMatches_1_15 ? f1_fwdDataCandidates_r_15 : 64'h0);
  wire [7:0]        f1_idleMask_1 =
    (f1_idleTagMatches_1_0 ? f1_fwdMaskCandidates_r : 8'h0)
    | (f1_idleTagMatches_1_1 ? f1_fwdMaskCandidates_r_1 : 8'h0)
    | (f1_idleTagMatches_1_2 ? f1_fwdMaskCandidates_r_2 : 8'h0)
    | (f1_idleTagMatches_1_3 ? f1_fwdMaskCandidates_r_3 : 8'h0)
    | (f1_idleTagMatches_1_4 ? f1_fwdMaskCandidates_r_4 : 8'h0)
    | (f1_idleTagMatches_1_5 ? f1_fwdMaskCandidates_r_5 : 8'h0)
    | (f1_idleTagMatches_1_6 ? f1_fwdMaskCandidates_r_6 : 8'h0)
    | (f1_idleTagMatches_1_7 ? f1_fwdMaskCandidates_r_7 : 8'h0)
    | (f1_idleTagMatches_1_8 ? f1_fwdMaskCandidates_r_8 : 8'h0)
    | (f1_idleTagMatches_1_9 ? f1_fwdMaskCandidates_r_9 : 8'h0)
    | (f1_idleTagMatches_1_10 ? f1_fwdMaskCandidates_r_10 : 8'h0)
    | (f1_idleTagMatches_1_11 ? f1_fwdMaskCandidates_r_11 : 8'h0)
    | (f1_idleTagMatches_1_12 ? f1_fwdMaskCandidates_r_12 : 8'h0)
    | (f1_idleTagMatches_1_13 ? f1_fwdMaskCandidates_r_13 : 8'h0)
    | (f1_idleTagMatches_1_14 ? f1_fwdMaskCandidates_r_14 : 8'h0)
    | (f1_idleTagMatches_1_15 ? f1_fwdMaskCandidates_r_15 : 8'h0);
  wire [63:0]       f1_idleData_1 =
    (f1_idleTagMatches_1_0 ? f1_fwdDataCandidates_r : 64'h0)
    | (f1_idleTagMatches_1_1 ? f1_fwdDataCandidates_r_1 : 64'h0)
    | (f1_idleTagMatches_1_2 ? f1_fwdDataCandidates_r_2 : 64'h0)
    | (f1_idleTagMatches_1_3 ? f1_fwdDataCandidates_r_3 : 64'h0)
    | (f1_idleTagMatches_1_4 ? f1_fwdDataCandidates_r_4 : 64'h0)
    | (f1_idleTagMatches_1_5 ? f1_fwdDataCandidates_r_5 : 64'h0)
    | (f1_idleTagMatches_1_6 ? f1_fwdDataCandidates_r_6 : 64'h0)
    | (f1_idleTagMatches_1_7 ? f1_fwdDataCandidates_r_7 : 64'h0)
    | (f1_idleTagMatches_1_8 ? f1_fwdDataCandidates_r_8 : 64'h0)
    | (f1_idleTagMatches_1_9 ? f1_fwdDataCandidates_r_9 : 64'h0)
    | (f1_idleTagMatches_1_10 ? f1_fwdDataCandidates_r_10 : 64'h0)
    | (f1_idleTagMatches_1_11 ? f1_fwdDataCandidates_r_11 : 64'h0)
    | (f1_idleTagMatches_1_12 ? f1_fwdDataCandidates_r_12 : 64'h0)
    | (f1_idleTagMatches_1_13 ? f1_fwdDataCandidates_r_13 : 64'h0)
    | (f1_idleTagMatches_1_14 ? f1_fwdDataCandidates_r_14 : 64'h0)
    | (f1_idleTagMatches_1_15 ? f1_fwdDataCandidates_r_15 : 64'h0);
  wire [7:0]        _resData_T_67 =
    f1_idleMask_1[0] ? f1_idleData_1[7:0] : f1_flyData_1[7:0];
  wire [7:0]        _resData_T_71 =
    f1_idleMask_1[1] ? f1_idleData_1[15:8] : f1_flyData_1[15:8];
  wire [7:0]        _resData_T_75 =
    f1_idleMask_1[2] ? f1_idleData_1[23:16] : f1_flyData_1[23:16];
  wire [7:0]        _resData_T_79 =
    f1_idleMask_1[3] ? f1_idleData_1[31:24] : f1_flyData_1[31:24];
  wire [7:0]        _resData_T_83 =
    f1_idleMask_1[4] ? f1_idleData_1[39:32] : f1_flyData_1[39:32];
  wire [7:0]        _resData_T_87 =
    f1_idleMask_1[5] ? f1_idleData_1[47:40] : f1_flyData_1[47:40];
  wire [7:0]        _resData_T_91 =
    f1_idleMask_1[6] ? f1_idleData_1[55:48] : f1_flyData_1[55:48];
  wire [7:0]        _resData_T_95 =
    f1_idleMask_1[7] ? f1_idleData_1[63:56] : f1_flyData_1[63:56];
  wire [7:0]        f1_fwdMaskTmp_1 =
    f1_idleMask_1 | (f1_flyTagMatches_1_0 ? f1_fwdMaskCandidates_r : 8'h0)
    | (f1_flyTagMatches_1_1 ? f1_fwdMaskCandidates_r_1 : 8'h0)
    | (f1_flyTagMatches_1_2 ? f1_fwdMaskCandidates_r_2 : 8'h0)
    | (f1_flyTagMatches_1_3 ? f1_fwdMaskCandidates_r_3 : 8'h0)
    | (f1_flyTagMatches_1_4 ? f1_fwdMaskCandidates_r_4 : 8'h0)
    | (f1_flyTagMatches_1_5 ? f1_fwdMaskCandidates_r_5 : 8'h0)
    | (f1_flyTagMatches_1_6 ? f1_fwdMaskCandidates_r_6 : 8'h0)
    | (f1_flyTagMatches_1_7 ? f1_fwdMaskCandidates_r_7 : 8'h0)
    | (f1_flyTagMatches_1_8 ? f1_fwdMaskCandidates_r_8 : 8'h0)
    | (f1_flyTagMatches_1_9 ? f1_fwdMaskCandidates_r_9 : 8'h0)
    | (f1_flyTagMatches_1_10 ? f1_fwdMaskCandidates_r_10 : 8'h0)
    | (f1_flyTagMatches_1_11 ? f1_fwdMaskCandidates_r_11 : 8'h0)
    | (f1_flyTagMatches_1_12 ? f1_fwdMaskCandidates_r_12 : 8'h0)
    | (f1_flyTagMatches_1_13 ? f1_fwdMaskCandidates_r_13 : 8'h0)
    | (f1_flyTagMatches_1_14 ? f1_fwdMaskCandidates_r_14 : 8'h0)
    | (f1_flyTagMatches_1_15 ? f1_fwdMaskCandidates_r_15 : 8'h0);
  wire [15:0]       _f1_fwdMask_T_21 =
    f1_fwdPAddr_1[3] ? {f1_fwdMaskTmp_1, 8'h0} : {8'h0, f1_fwdMaskTmp_1};
  wire [127:0]      _f1_fwdData_T_21 =
    f1_fwdPAddr_1[3]
      ? {_resData_T_95,
         _resData_T_91,
         _resData_T_87,
         _resData_T_83,
         _resData_T_79,
         _resData_T_75,
         _resData_T_71,
         _resData_T_67,
         64'h0}
      : {64'h0,
         _resData_T_95,
         _resData_T_91,
         _resData_T_87,
         _resData_T_83,
         _resData_T_79,
         _resData_T_75,
         _resData_T_71,
         _resData_T_67};
  reg  [47:0]       f1_ptagMatches_r_16;
  reg  [47:0]       f1_ptagMatches_r_17;
  reg  [47:0]       f1_ptagMatches_r_18;
  reg  [47:0]       f1_ptagMatches_r_19;
  reg  [47:0]       f1_ptagMatches_r_20;
  reg  [47:0]       f1_ptagMatches_r_21;
  reg  [47:0]       f1_ptagMatches_r_22;
  reg  [47:0]       f1_ptagMatches_r_23;
  reg  [47:0]       f1_ptagMatches_r_24;
  reg  [47:0]       f1_ptagMatches_r_25;
  reg  [47:0]       f1_ptagMatches_r_26;
  reg  [47:0]       f1_ptagMatches_r_27;
  reg  [47:0]       f1_ptagMatches_r_28;
  reg  [47:0]       f1_ptagMatches_r_29;
  reg  [47:0]       f1_ptagMatches_r_30;
  reg  [47:0]       f1_ptagMatches_r_31;
  reg               f1_tagMismatchVec_1_r;
  reg               f1_tagMismatchVec_1_r_1;
  reg               f1_tagMismatchVec_1_r_2;
  reg               f1_tagMismatchVec_1_r_3;
  reg               f1_tagMismatchVec_1_r_4;
  reg               f1_tagMismatchVec_1_r_5;
  reg               f1_tagMismatchVec_1_r_6;
  reg               f1_tagMismatchVec_1_r_7;
  reg               f1_tagMismatchVec_1_r_8;
  reg               f1_tagMismatchVec_1_r_9;
  reg               f1_tagMismatchVec_1_r_10;
  reg               f1_tagMismatchVec_1_r_11;
  reg               f1_tagMismatchVec_1_r_12;
  reg               f1_tagMismatchVec_1_r_13;
  reg               f1_tagMismatchVec_1_r_14;
  reg               f1_tagMismatchVec_1_r_15;
  reg               f1_tagMismatchVec_1_r_16;
  reg               f1_tagMismatchVec_1_r_17;
  reg               f1_tagMismatchVec_1_r_18;
  reg               f1_tagMismatchVec_1_r_19;
  reg               f1_tagMismatchVec_1_r_20;
  reg               f1_tagMismatchVec_1_r_21;
  reg               f1_tagMismatchVec_1_r_22;
  reg               f1_tagMismatchVec_1_r_23;
  reg               f1_tagMismatchVec_1_r_24;
  reg               f1_tagMismatchVec_1_r_25;
  reg               f1_tagMismatchVec_1_r_26;
  reg               f1_tagMismatchVec_1_r_27;
  reg               f1_tagMismatchVec_1_r_28;
  reg               f1_tagMismatchVec_1_r_29;
  reg               f1_tagMismatchVec_1_r_30;
  reg               f1_tagMismatchVec_1_r_31;
  assign _f1_tagMismatchVec_1_T_48 =
    {f1_tagMismatchVec_1_r_30 != (f1_ptagMatches_r_31[47:3] == f1_fwdPAddr_1[47:3])
       & f1_tagMismatchVec_1_r_31 & f1_fwdValid_1,
     f1_tagMismatchVec_1_r_28 != (f1_ptagMatches_r_30[47:3] == f1_fwdPAddr_1[47:3])
       & f1_tagMismatchVec_1_r_29 & f1_fwdValid_1,
     f1_tagMismatchVec_1_r_26 != (f1_ptagMatches_r_29[47:3] == f1_fwdPAddr_1[47:3])
       & f1_tagMismatchVec_1_r_27 & f1_fwdValid_1,
     f1_tagMismatchVec_1_r_24 != (f1_ptagMatches_r_28[47:3] == f1_fwdPAddr_1[47:3])
       & f1_tagMismatchVec_1_r_25 & f1_fwdValid_1,
     f1_tagMismatchVec_1_r_22 != (f1_ptagMatches_r_27[47:3] == f1_fwdPAddr_1[47:3])
       & f1_tagMismatchVec_1_r_23 & f1_fwdValid_1,
     f1_tagMismatchVec_1_r_20 != (f1_ptagMatches_r_26[47:3] == f1_fwdPAddr_1[47:3])
       & f1_tagMismatchVec_1_r_21 & f1_fwdValid_1,
     f1_tagMismatchVec_1_r_18 != (f1_ptagMatches_r_25[47:3] == f1_fwdPAddr_1[47:3])
       & f1_tagMismatchVec_1_r_19 & f1_fwdValid_1,
     f1_tagMismatchVec_1_r_16 != (f1_ptagMatches_r_24[47:3] == f1_fwdPAddr_1[47:3])
       & f1_tagMismatchVec_1_r_17 & f1_fwdValid_1,
     f1_tagMismatchVec_1_r_14 != (f1_ptagMatches_r_23[47:3] == f1_fwdPAddr_1[47:3])
       & f1_tagMismatchVec_1_r_15 & f1_fwdValid_1,
     f1_tagMismatchVec_1_r_12 != (f1_ptagMatches_r_22[47:3] == f1_fwdPAddr_1[47:3])
       & f1_tagMismatchVec_1_r_13 & f1_fwdValid_1,
     f1_tagMismatchVec_1_r_10 != (f1_ptagMatches_r_21[47:3] == f1_fwdPAddr_1[47:3])
       & f1_tagMismatchVec_1_r_11 & f1_fwdValid_1,
     f1_tagMismatchVec_1_r_8 != (f1_ptagMatches_r_20[47:3] == f1_fwdPAddr_1[47:3])
       & f1_tagMismatchVec_1_r_9 & f1_fwdValid_1,
     f1_tagMismatchVec_1_r_6 != (f1_ptagMatches_r_19[47:3] == f1_fwdPAddr_1[47:3])
       & f1_tagMismatchVec_1_r_7 & f1_fwdValid_1,
     f1_tagMismatchVec_1_r_4 != (f1_ptagMatches_r_18[47:3] == f1_fwdPAddr_1[47:3])
       & f1_tagMismatchVec_1_r_5 & f1_fwdValid_1,
     f1_tagMismatchVec_1_r_2 != (f1_ptagMatches_r_17[47:3] == f1_fwdPAddr_1[47:3])
       & f1_tagMismatchVec_1_r_3 & f1_fwdValid_1,
     f1_tagMismatchVec_1_r != (f1_ptagMatches_r_16[47:3] == f1_fwdPAddr_1[47:3])
       & f1_tagMismatchVec_1_r_1 & f1_fwdValid_1};
  reg               f1_fwdValid_2;
  reg               f1_flyTagMatches_2_0;
  reg               f1_flyTagMatches_2_1;
  reg               f1_flyTagMatches_2_2;
  reg               f1_flyTagMatches_2_3;
  reg               f1_flyTagMatches_2_4;
  reg               f1_flyTagMatches_2_5;
  reg               f1_flyTagMatches_2_6;
  reg               f1_flyTagMatches_2_7;
  reg               f1_flyTagMatches_2_8;
  reg               f1_flyTagMatches_2_9;
  reg               f1_flyTagMatches_2_10;
  reg               f1_flyTagMatches_2_11;
  reg               f1_flyTagMatches_2_12;
  reg               f1_flyTagMatches_2_13;
  reg               f1_flyTagMatches_2_14;
  reg               f1_flyTagMatches_2_15;
  reg               f1_idleTagMatches_2_0;
  reg               f1_idleTagMatches_2_1;
  reg               f1_idleTagMatches_2_2;
  reg               f1_idleTagMatches_2_3;
  reg               f1_idleTagMatches_2_4;
  reg               f1_idleTagMatches_2_5;
  reg               f1_idleTagMatches_2_6;
  reg               f1_idleTagMatches_2_7;
  reg               f1_idleTagMatches_2_8;
  reg               f1_idleTagMatches_2_9;
  reg               f1_idleTagMatches_2_10;
  reg               f1_idleTagMatches_2_11;
  reg               f1_idleTagMatches_2_12;
  reg               f1_idleTagMatches_2_13;
  reg               f1_idleTagMatches_2_14;
  reg               f1_idleTagMatches_2_15;
  reg  [47:0]       f1_fwdPAddr_2;
  wire [63:0]       f1_flyData_2 =
    (f1_flyTagMatches_2_0 ? f1_fwdDataCandidates_r : 64'h0)
    | (f1_flyTagMatches_2_1 ? f1_fwdDataCandidates_r_1 : 64'h0)
    | (f1_flyTagMatches_2_2 ? f1_fwdDataCandidates_r_2 : 64'h0)
    | (f1_flyTagMatches_2_3 ? f1_fwdDataCandidates_r_3 : 64'h0)
    | (f1_flyTagMatches_2_4 ? f1_fwdDataCandidates_r_4 : 64'h0)
    | (f1_flyTagMatches_2_5 ? f1_fwdDataCandidates_r_5 : 64'h0)
    | (f1_flyTagMatches_2_6 ? f1_fwdDataCandidates_r_6 : 64'h0)
    | (f1_flyTagMatches_2_7 ? f1_fwdDataCandidates_r_7 : 64'h0)
    | (f1_flyTagMatches_2_8 ? f1_fwdDataCandidates_r_8 : 64'h0)
    | (f1_flyTagMatches_2_9 ? f1_fwdDataCandidates_r_9 : 64'h0)
    | (f1_flyTagMatches_2_10 ? f1_fwdDataCandidates_r_10 : 64'h0)
    | (f1_flyTagMatches_2_11 ? f1_fwdDataCandidates_r_11 : 64'h0)
    | (f1_flyTagMatches_2_12 ? f1_fwdDataCandidates_r_12 : 64'h0)
    | (f1_flyTagMatches_2_13 ? f1_fwdDataCandidates_r_13 : 64'h0)
    | (f1_flyTagMatches_2_14 ? f1_fwdDataCandidates_r_14 : 64'h0)
    | (f1_flyTagMatches_2_15 ? f1_fwdDataCandidates_r_15 : 64'h0);
  wire [7:0]        f1_idleMask_2 =
    (f1_idleTagMatches_2_0 ? f1_fwdMaskCandidates_r : 8'h0)
    | (f1_idleTagMatches_2_1 ? f1_fwdMaskCandidates_r_1 : 8'h0)
    | (f1_idleTagMatches_2_2 ? f1_fwdMaskCandidates_r_2 : 8'h0)
    | (f1_idleTagMatches_2_3 ? f1_fwdMaskCandidates_r_3 : 8'h0)
    | (f1_idleTagMatches_2_4 ? f1_fwdMaskCandidates_r_4 : 8'h0)
    | (f1_idleTagMatches_2_5 ? f1_fwdMaskCandidates_r_5 : 8'h0)
    | (f1_idleTagMatches_2_6 ? f1_fwdMaskCandidates_r_6 : 8'h0)
    | (f1_idleTagMatches_2_7 ? f1_fwdMaskCandidates_r_7 : 8'h0)
    | (f1_idleTagMatches_2_8 ? f1_fwdMaskCandidates_r_8 : 8'h0)
    | (f1_idleTagMatches_2_9 ? f1_fwdMaskCandidates_r_9 : 8'h0)
    | (f1_idleTagMatches_2_10 ? f1_fwdMaskCandidates_r_10 : 8'h0)
    | (f1_idleTagMatches_2_11 ? f1_fwdMaskCandidates_r_11 : 8'h0)
    | (f1_idleTagMatches_2_12 ? f1_fwdMaskCandidates_r_12 : 8'h0)
    | (f1_idleTagMatches_2_13 ? f1_fwdMaskCandidates_r_13 : 8'h0)
    | (f1_idleTagMatches_2_14 ? f1_fwdMaskCandidates_r_14 : 8'h0)
    | (f1_idleTagMatches_2_15 ? f1_fwdMaskCandidates_r_15 : 8'h0);
  wire [63:0]       f1_idleData_2 =
    (f1_idleTagMatches_2_0 ? f1_fwdDataCandidates_r : 64'h0)
    | (f1_idleTagMatches_2_1 ? f1_fwdDataCandidates_r_1 : 64'h0)
    | (f1_idleTagMatches_2_2 ? f1_fwdDataCandidates_r_2 : 64'h0)
    | (f1_idleTagMatches_2_3 ? f1_fwdDataCandidates_r_3 : 64'h0)
    | (f1_idleTagMatches_2_4 ? f1_fwdDataCandidates_r_4 : 64'h0)
    | (f1_idleTagMatches_2_5 ? f1_fwdDataCandidates_r_5 : 64'h0)
    | (f1_idleTagMatches_2_6 ? f1_fwdDataCandidates_r_6 : 64'h0)
    | (f1_idleTagMatches_2_7 ? f1_fwdDataCandidates_r_7 : 64'h0)
    | (f1_idleTagMatches_2_8 ? f1_fwdDataCandidates_r_8 : 64'h0)
    | (f1_idleTagMatches_2_9 ? f1_fwdDataCandidates_r_9 : 64'h0)
    | (f1_idleTagMatches_2_10 ? f1_fwdDataCandidates_r_10 : 64'h0)
    | (f1_idleTagMatches_2_11 ? f1_fwdDataCandidates_r_11 : 64'h0)
    | (f1_idleTagMatches_2_12 ? f1_fwdDataCandidates_r_12 : 64'h0)
    | (f1_idleTagMatches_2_13 ? f1_fwdDataCandidates_r_13 : 64'h0)
    | (f1_idleTagMatches_2_14 ? f1_fwdDataCandidates_r_14 : 64'h0)
    | (f1_idleTagMatches_2_15 ? f1_fwdDataCandidates_r_15 : 64'h0);
  wire [7:0]        _resData_T_99 =
    f1_idleMask_2[0] ? f1_idleData_2[7:0] : f1_flyData_2[7:0];
  wire [7:0]        _resData_T_103 =
    f1_idleMask_2[1] ? f1_idleData_2[15:8] : f1_flyData_2[15:8];
  wire [7:0]        _resData_T_107 =
    f1_idleMask_2[2] ? f1_idleData_2[23:16] : f1_flyData_2[23:16];
  wire [7:0]        _resData_T_111 =
    f1_idleMask_2[3] ? f1_idleData_2[31:24] : f1_flyData_2[31:24];
  wire [7:0]        _resData_T_115 =
    f1_idleMask_2[4] ? f1_idleData_2[39:32] : f1_flyData_2[39:32];
  wire [7:0]        _resData_T_119 =
    f1_idleMask_2[5] ? f1_idleData_2[47:40] : f1_flyData_2[47:40];
  wire [7:0]        _resData_T_123 =
    f1_idleMask_2[6] ? f1_idleData_2[55:48] : f1_flyData_2[55:48];
  wire [7:0]        _resData_T_127 =
    f1_idleMask_2[7] ? f1_idleData_2[63:56] : f1_flyData_2[63:56];
  wire [7:0]        f1_fwdMaskTmp_2 =
    f1_idleMask_2 | (f1_flyTagMatches_2_0 ? f1_fwdMaskCandidates_r : 8'h0)
    | (f1_flyTagMatches_2_1 ? f1_fwdMaskCandidates_r_1 : 8'h0)
    | (f1_flyTagMatches_2_2 ? f1_fwdMaskCandidates_r_2 : 8'h0)
    | (f1_flyTagMatches_2_3 ? f1_fwdMaskCandidates_r_3 : 8'h0)
    | (f1_flyTagMatches_2_4 ? f1_fwdMaskCandidates_r_4 : 8'h0)
    | (f1_flyTagMatches_2_5 ? f1_fwdMaskCandidates_r_5 : 8'h0)
    | (f1_flyTagMatches_2_6 ? f1_fwdMaskCandidates_r_6 : 8'h0)
    | (f1_flyTagMatches_2_7 ? f1_fwdMaskCandidates_r_7 : 8'h0)
    | (f1_flyTagMatches_2_8 ? f1_fwdMaskCandidates_r_8 : 8'h0)
    | (f1_flyTagMatches_2_9 ? f1_fwdMaskCandidates_r_9 : 8'h0)
    | (f1_flyTagMatches_2_10 ? f1_fwdMaskCandidates_r_10 : 8'h0)
    | (f1_flyTagMatches_2_11 ? f1_fwdMaskCandidates_r_11 : 8'h0)
    | (f1_flyTagMatches_2_12 ? f1_fwdMaskCandidates_r_12 : 8'h0)
    | (f1_flyTagMatches_2_13 ? f1_fwdMaskCandidates_r_13 : 8'h0)
    | (f1_flyTagMatches_2_14 ? f1_fwdMaskCandidates_r_14 : 8'h0)
    | (f1_flyTagMatches_2_15 ? f1_fwdMaskCandidates_r_15 : 8'h0);
  wire [15:0]       _f1_fwdMask_T_40 =
    f1_fwdPAddr_2[3] ? {f1_fwdMaskTmp_2, 8'h0} : {8'h0, f1_fwdMaskTmp_2};
  wire [127:0]      _f1_fwdData_T_40 =
    f1_fwdPAddr_2[3]
      ? {_resData_T_127,
         _resData_T_123,
         _resData_T_119,
         _resData_T_115,
         _resData_T_111,
         _resData_T_107,
         _resData_T_103,
         _resData_T_99,
         64'h0}
      : {64'h0,
         _resData_T_127,
         _resData_T_123,
         _resData_T_119,
         _resData_T_115,
         _resData_T_111,
         _resData_T_107,
         _resData_T_103,
         _resData_T_99};
  reg  [47:0]       f1_ptagMatches_r_32;
  reg  [47:0]       f1_ptagMatches_r_33;
  reg  [47:0]       f1_ptagMatches_r_34;
  reg  [47:0]       f1_ptagMatches_r_35;
  reg  [47:0]       f1_ptagMatches_r_36;
  reg  [47:0]       f1_ptagMatches_r_37;
  reg  [47:0]       f1_ptagMatches_r_38;
  reg  [47:0]       f1_ptagMatches_r_39;
  reg  [47:0]       f1_ptagMatches_r_40;
  reg  [47:0]       f1_ptagMatches_r_41;
  reg  [47:0]       f1_ptagMatches_r_42;
  reg  [47:0]       f1_ptagMatches_r_43;
  reg  [47:0]       f1_ptagMatches_r_44;
  reg  [47:0]       f1_ptagMatches_r_45;
  reg  [47:0]       f1_ptagMatches_r_46;
  reg  [47:0]       f1_ptagMatches_r_47;
  reg               f1_tagMismatchVec_2_r;
  reg               f1_tagMismatchVec_2_r_1;
  reg               f1_tagMismatchVec_2_r_2;
  reg               f1_tagMismatchVec_2_r_3;
  reg               f1_tagMismatchVec_2_r_4;
  reg               f1_tagMismatchVec_2_r_5;
  reg               f1_tagMismatchVec_2_r_6;
  reg               f1_tagMismatchVec_2_r_7;
  reg               f1_tagMismatchVec_2_r_8;
  reg               f1_tagMismatchVec_2_r_9;
  reg               f1_tagMismatchVec_2_r_10;
  reg               f1_tagMismatchVec_2_r_11;
  reg               f1_tagMismatchVec_2_r_12;
  reg               f1_tagMismatchVec_2_r_13;
  reg               f1_tagMismatchVec_2_r_14;
  reg               f1_tagMismatchVec_2_r_15;
  reg               f1_tagMismatchVec_2_r_16;
  reg               f1_tagMismatchVec_2_r_17;
  reg               f1_tagMismatchVec_2_r_18;
  reg               f1_tagMismatchVec_2_r_19;
  reg               f1_tagMismatchVec_2_r_20;
  reg               f1_tagMismatchVec_2_r_21;
  reg               f1_tagMismatchVec_2_r_22;
  reg               f1_tagMismatchVec_2_r_23;
  reg               f1_tagMismatchVec_2_r_24;
  reg               f1_tagMismatchVec_2_r_25;
  reg               f1_tagMismatchVec_2_r_26;
  reg               f1_tagMismatchVec_2_r_27;
  reg               f1_tagMismatchVec_2_r_28;
  reg               f1_tagMismatchVec_2_r_29;
  reg               f1_tagMismatchVec_2_r_30;
  reg               f1_tagMismatchVec_2_r_31;
  assign _f1_tagMismatchVec_2_T_48 =
    {f1_tagMismatchVec_2_r_30 != (f1_ptagMatches_r_47[47:3] == f1_fwdPAddr_2[47:3])
       & f1_tagMismatchVec_2_r_31 & f1_fwdValid_2,
     f1_tagMismatchVec_2_r_28 != (f1_ptagMatches_r_46[47:3] == f1_fwdPAddr_2[47:3])
       & f1_tagMismatchVec_2_r_29 & f1_fwdValid_2,
     f1_tagMismatchVec_2_r_26 != (f1_ptagMatches_r_45[47:3] == f1_fwdPAddr_2[47:3])
       & f1_tagMismatchVec_2_r_27 & f1_fwdValid_2,
     f1_tagMismatchVec_2_r_24 != (f1_ptagMatches_r_44[47:3] == f1_fwdPAddr_2[47:3])
       & f1_tagMismatchVec_2_r_25 & f1_fwdValid_2,
     f1_tagMismatchVec_2_r_22 != (f1_ptagMatches_r_43[47:3] == f1_fwdPAddr_2[47:3])
       & f1_tagMismatchVec_2_r_23 & f1_fwdValid_2,
     f1_tagMismatchVec_2_r_20 != (f1_ptagMatches_r_42[47:3] == f1_fwdPAddr_2[47:3])
       & f1_tagMismatchVec_2_r_21 & f1_fwdValid_2,
     f1_tagMismatchVec_2_r_18 != (f1_ptagMatches_r_41[47:3] == f1_fwdPAddr_2[47:3])
       & f1_tagMismatchVec_2_r_19 & f1_fwdValid_2,
     f1_tagMismatchVec_2_r_16 != (f1_ptagMatches_r_40[47:3] == f1_fwdPAddr_2[47:3])
       & f1_tagMismatchVec_2_r_17 & f1_fwdValid_2,
     f1_tagMismatchVec_2_r_14 != (f1_ptagMatches_r_39[47:3] == f1_fwdPAddr_2[47:3])
       & f1_tagMismatchVec_2_r_15 & f1_fwdValid_2,
     f1_tagMismatchVec_2_r_12 != (f1_ptagMatches_r_38[47:3] == f1_fwdPAddr_2[47:3])
       & f1_tagMismatchVec_2_r_13 & f1_fwdValid_2,
     f1_tagMismatchVec_2_r_10 != (f1_ptagMatches_r_37[47:3] == f1_fwdPAddr_2[47:3])
       & f1_tagMismatchVec_2_r_11 & f1_fwdValid_2,
     f1_tagMismatchVec_2_r_8 != (f1_ptagMatches_r_36[47:3] == f1_fwdPAddr_2[47:3])
       & f1_tagMismatchVec_2_r_9 & f1_fwdValid_2,
     f1_tagMismatchVec_2_r_6 != (f1_ptagMatches_r_35[47:3] == f1_fwdPAddr_2[47:3])
       & f1_tagMismatchVec_2_r_7 & f1_fwdValid_2,
     f1_tagMismatchVec_2_r_4 != (f1_ptagMatches_r_34[47:3] == f1_fwdPAddr_2[47:3])
       & f1_tagMismatchVec_2_r_5 & f1_fwdValid_2,
     f1_tagMismatchVec_2_r_2 != (f1_ptagMatches_r_33[47:3] == f1_fwdPAddr_2[47:3])
       & f1_tagMismatchVec_2_r_3 & f1_fwdValid_2,
     f1_tagMismatchVec_2_r != (f1_ptagMatches_r_32[47:3] == f1_fwdPAddr_2[47:3])
       & f1_tagMismatchVec_2_r_1 & f1_fwdValid_2};
  wire [15:0][49:0] _GEN_69 =
    {{entries_15_vaddr},
     {entries_14_vaddr},
     {entries_13_vaddr},
     {entries_12_vaddr},
     {entries_11_vaddr},
     {entries_10_vaddr},
     {entries_9_vaddr},
     {entries_8_vaddr},
     {entries_7_vaddr},
     {entries_6_vaddr},
     {entries_5_vaddr},
     {entries_4_vaddr},
     {entries_3_vaddr},
     {entries_2_vaddr},
     {entries_1_vaddr},
     {entries_0_vaddr}};
  wire              f0_vtagMatches_0 = entries_0_vaddr[49:3] == io_forward_0_vaddr[49:3];
  wire              f0_vtagMatches_1 = entries_1_vaddr[49:3] == io_forward_0_vaddr[49:3];
  wire              f0_vtagMatches_2 = entries_2_vaddr[49:3] == io_forward_0_vaddr[49:3];
  wire              f0_vtagMatches_3 = entries_3_vaddr[49:3] == io_forward_0_vaddr[49:3];
  wire              f0_vtagMatches_4 = entries_4_vaddr[49:3] == io_forward_0_vaddr[49:3];
  wire              f0_vtagMatches_5 = entries_5_vaddr[49:3] == io_forward_0_vaddr[49:3];
  wire              f0_vtagMatches_6 = entries_6_vaddr[49:3] == io_forward_0_vaddr[49:3];
  wire              f0_vtagMatches_7 = entries_7_vaddr[49:3] == io_forward_0_vaddr[49:3];
  wire              f0_vtagMatches_8 = entries_8_vaddr[49:3] == io_forward_0_vaddr[49:3];
  wire              f0_vtagMatches_9 = entries_9_vaddr[49:3] == io_forward_0_vaddr[49:3];
  wire              f0_vtagMatches_10 =
    entries_10_vaddr[49:3] == io_forward_0_vaddr[49:3];
  wire              f0_vtagMatches_11 =
    entries_11_vaddr[49:3] == io_forward_0_vaddr[49:3];
  wire              f0_vtagMatches_12 =
    entries_12_vaddr[49:3] == io_forward_0_vaddr[49:3];
  wire              f0_vtagMatches_13 =
    entries_13_vaddr[49:3] == io_forward_0_vaddr[49:3];
  wire              f0_vtagMatches_14 =
    entries_14_vaddr[49:3] == io_forward_0_vaddr[49:3];
  wire              f0_vtagMatches_15 =
    entries_15_vaddr[49:3] == io_forward_0_vaddr[49:3];
  wire              f0_vtagMatches_1_0 =
    entries_0_vaddr[49:3] == io_forward_1_vaddr[49:3];
  wire              f0_vtagMatches_1_1 =
    entries_1_vaddr[49:3] == io_forward_1_vaddr[49:3];
  wire              f0_vtagMatches_1_2 =
    entries_2_vaddr[49:3] == io_forward_1_vaddr[49:3];
  wire              f0_vtagMatches_1_3 =
    entries_3_vaddr[49:3] == io_forward_1_vaddr[49:3];
  wire              f0_vtagMatches_1_4 =
    entries_4_vaddr[49:3] == io_forward_1_vaddr[49:3];
  wire              f0_vtagMatches_1_5 =
    entries_5_vaddr[49:3] == io_forward_1_vaddr[49:3];
  wire              f0_vtagMatches_1_6 =
    entries_6_vaddr[49:3] == io_forward_1_vaddr[49:3];
  wire              f0_vtagMatches_1_7 =
    entries_7_vaddr[49:3] == io_forward_1_vaddr[49:3];
  wire              f0_vtagMatches_1_8 =
    entries_8_vaddr[49:3] == io_forward_1_vaddr[49:3];
  wire              f0_vtagMatches_1_9 =
    entries_9_vaddr[49:3] == io_forward_1_vaddr[49:3];
  wire              f0_vtagMatches_1_10 =
    entries_10_vaddr[49:3] == io_forward_1_vaddr[49:3];
  wire              f0_vtagMatches_1_11 =
    entries_11_vaddr[49:3] == io_forward_1_vaddr[49:3];
  wire              f0_vtagMatches_1_12 =
    entries_12_vaddr[49:3] == io_forward_1_vaddr[49:3];
  wire              f0_vtagMatches_1_13 =
    entries_13_vaddr[49:3] == io_forward_1_vaddr[49:3];
  wire              f0_vtagMatches_1_14 =
    entries_14_vaddr[49:3] == io_forward_1_vaddr[49:3];
  wire              f0_vtagMatches_1_15 =
    entries_15_vaddr[49:3] == io_forward_1_vaddr[49:3];
  wire              f0_vtagMatches_2_0 =
    entries_0_vaddr[49:3] == io_forward_2_vaddr[49:3];
  wire              f0_vtagMatches_2_1 =
    entries_1_vaddr[49:3] == io_forward_2_vaddr[49:3];
  wire              f0_vtagMatches_2_2 =
    entries_2_vaddr[49:3] == io_forward_2_vaddr[49:3];
  wire              f0_vtagMatches_2_3 =
    entries_3_vaddr[49:3] == io_forward_2_vaddr[49:3];
  wire              f0_vtagMatches_2_4 =
    entries_4_vaddr[49:3] == io_forward_2_vaddr[49:3];
  wire              f0_vtagMatches_2_5 =
    entries_5_vaddr[49:3] == io_forward_2_vaddr[49:3];
  wire              f0_vtagMatches_2_6 =
    entries_6_vaddr[49:3] == io_forward_2_vaddr[49:3];
  wire              f0_vtagMatches_2_7 =
    entries_7_vaddr[49:3] == io_forward_2_vaddr[49:3];
  wire              f0_vtagMatches_2_8 =
    entries_8_vaddr[49:3] == io_forward_2_vaddr[49:3];
  wire              f0_vtagMatches_2_9 =
    entries_9_vaddr[49:3] == io_forward_2_vaddr[49:3];
  wire              f0_vtagMatches_2_10 =
    entries_10_vaddr[49:3] == io_forward_2_vaddr[49:3];
  wire              f0_vtagMatches_2_11 =
    entries_11_vaddr[49:3] == io_forward_2_vaddr[49:3];
  wire              f0_vtagMatches_2_12 =
    entries_12_vaddr[49:3] == io_forward_2_vaddr[49:3];
  wire              f0_vtagMatches_2_13 =
    entries_13_vaddr[49:3] == io_forward_2_vaddr[49:3];
  wire              f0_vtagMatches_2_14 =
    entries_14_vaddr[49:3] == io_forward_2_vaddr[49:3];
  wire              f0_vtagMatches_2_15 =
    entries_15_vaddr[49:3] == io_forward_2_vaddr[49:3];
  wire [3:0]        e0_mergeIdx =
    e0_mergeVec_0
      ? 4'h0
      : e0_mergeVec_1
          ? 4'h1
          : e0_mergeVec_2
              ? 4'h2
              : e0_mergeVec_3
                  ? 4'h3
                  : e0_mergeVec_4
                      ? 4'h4
                      : e0_mergeVec_5
                          ? 4'h5
                          : e0_mergeVec_6
                              ? 4'h6
                              : e0_mergeVec_7
                                  ? 4'h7
                                  : e0_mergeVec_8
                                      ? 4'h8
                                      : e0_mergeVec_9
                                          ? 4'h9
                                          : e0_mergeVec_10
                                              ? 4'hA
                                              : e0_mergeVec_11
                                                  ? 4'hB
                                                  : e0_mergeVec_12
                                                      ? 4'hC
                                                      : e0_mergeVec_13
                                                          ? 4'hD
                                                          : {3'h7, ~e0_mergeVec_14};
  wire [63:0]       resData =
    {io_lsq_req_bits_mask[7] ? io_lsq_req_bits_data[63:56] : _GEN_1[e0_mergeIdx][63:56],
     io_lsq_req_bits_mask[6] ? io_lsq_req_bits_data[55:48] : _GEN_1[e0_mergeIdx][55:48],
     io_lsq_req_bits_mask[5] ? io_lsq_req_bits_data[47:40] : _GEN_1[e0_mergeIdx][47:40],
     io_lsq_req_bits_mask[4] ? io_lsq_req_bits_data[39:32] : _GEN_1[e0_mergeIdx][39:32],
     io_lsq_req_bits_mask[3] ? io_lsq_req_bits_data[31:24] : _GEN_1[e0_mergeIdx][31:24],
     io_lsq_req_bits_mask[2] ? io_lsq_req_bits_data[23:16] : _GEN_1[e0_mergeIdx][23:16],
     io_lsq_req_bits_mask[1] ? io_lsq_req_bits_data[15:8] : _GEN_1[e0_mergeIdx][15:8],
     io_lsq_req_bits_mask[0] ? io_lsq_req_bits_data[7:0] : _GEN_1[e0_mergeIdx][7:0]};
  wire              _GEN_70 = e0_mergeIdx == 4'h0;
  wire              _GEN_71 = e0_mergeIdx == 4'h1;
  wire              _GEN_72 = e0_mergeIdx == 4'h2;
  wire              _GEN_73 = e0_mergeIdx == 4'h3;
  wire              _GEN_74 = e0_mergeIdx == 4'h4;
  wire              _GEN_75 = e0_mergeIdx == 4'h5;
  wire              _GEN_76 = e0_mergeIdx == 4'h6;
  wire              _GEN_77 = e0_mergeIdx == 4'h7;
  wire              _GEN_78 = e0_mergeIdx == 4'h8;
  wire              _GEN_79 = e0_mergeIdx == 4'h9;
  wire              _GEN_80 = e0_mergeIdx == 4'hA;
  wire              _GEN_81 = e0_mergeIdx == 4'hB;
  wire              _GEN_82 = e0_mergeIdx == 4'hC;
  wire              _GEN_83 = e0_mergeIdx == 4'hD;
  wire              _GEN_84 = e0_mergeIdx == 4'hE;
  wire              _GEN_85 = _GEN | ~_GEN_5;
  wire              _GEN_86 = _GEN | ~_GEN_7;
  wire              _GEN_87 = _GEN | ~_GEN_9;
  wire              _GEN_88 = _GEN | ~_GEN_11;
  wire              _GEN_89 = _GEN | ~_GEN_13;
  wire              _GEN_90 = _GEN | ~_GEN_15;
  wire              _GEN_91 = _GEN | ~_GEN_17;
  wire              _GEN_92 = _GEN | ~_GEN_19;
  wire              _GEN_93 = _GEN | ~_GEN_21;
  wire              _GEN_94 = _GEN | ~_GEN_23;
  wire              _GEN_95 = _GEN | ~_GEN_25;
  wire              _GEN_96 = _GEN | ~_GEN_27;
  wire              _GEN_97 = _GEN | ~_GEN_29;
  wire              _GEN_98 = _GEN | ~_GEN_31;
  wire              _GEN_99 = _GEN | ~_GEN_33;
  wire              _GEN_100 = _GEN | ~_GEN_34;
  wire              _GEN_101 = _GEN_35[auto_client_out_d_bits_source] == 5'h0;
  wire              f0_validMask_0 = entries_0_cmd == 5'h1 & states_0_valid;
  wire              f0_validMask_1 = entries_1_cmd == 5'h1 & states_1_valid;
  wire              f0_validMask_2 = entries_2_cmd == 5'h1 & states_2_valid;
  wire              f0_validMask_3 = entries_3_cmd == 5'h1 & states_3_valid;
  wire              f0_validMask_4 = entries_4_cmd == 5'h1 & states_4_valid;
  wire              f0_validMask_5 = entries_5_cmd == 5'h1 & states_5_valid;
  wire              f0_validMask_6 = entries_6_cmd == 5'h1 & states_6_valid;
  wire              f0_validMask_7 = entries_7_cmd == 5'h1 & states_7_valid;
  wire              f0_validMask_8 = entries_8_cmd == 5'h1 & states_8_valid;
  wire              f0_validMask_9 = entries_9_cmd == 5'h1 & states_9_valid;
  wire              f0_validMask_10 = entries_10_cmd == 5'h1 & states_10_valid;
  wire              f0_validMask_11 = entries_11_cmd == 5'h1 & states_11_valid;
  wire              f0_validMask_12 = entries_12_cmd == 5'h1 & states_12_valid;
  wire              f0_validMask_13 = entries_13_cmd == 5'h1 & states_13_valid;
  wire              f0_validMask_14 = entries_14_cmd == 5'h1 & states_14_valid;
  wire              f0_validMask_15 = entries_15_cmd == 5'h1 & states_15_valid;
  wire              _f0_flyTagMatches_T_162 = states_0_inflight | states_0_waitReturn;
  wire              _f0_flyTagMatches_T_167 = states_1_inflight | states_1_waitReturn;
  wire              _f0_flyTagMatches_T_172 = states_2_inflight | states_2_waitReturn;
  wire              _f0_flyTagMatches_T_177 = states_3_inflight | states_3_waitReturn;
  wire              _f0_flyTagMatches_T_182 = states_4_inflight | states_4_waitReturn;
  wire              _f0_flyTagMatches_T_187 = states_5_inflight | states_5_waitReturn;
  wire              _f0_flyTagMatches_T_192 = states_6_inflight | states_6_waitReturn;
  wire              _f0_flyTagMatches_T_197 = states_7_inflight | states_7_waitReturn;
  wire              _f0_flyTagMatches_T_202 = states_8_inflight | states_8_waitReturn;
  wire              _f0_flyTagMatches_T_207 = states_9_inflight | states_9_waitReturn;
  wire              _f0_flyTagMatches_T_212 = states_10_inflight | states_10_waitReturn;
  wire              _f0_flyTagMatches_T_217 = states_11_inflight | states_11_waitReturn;
  wire              _f0_flyTagMatches_T_222 = states_12_inflight | states_12_waitReturn;
  wire              _f0_flyTagMatches_T_227 = states_13_inflight | states_13_waitReturn;
  wire              _f0_flyTagMatches_T_232 = states_14_inflight | states_14_waitReturn;
  wire              _f0_flyTagMatches_T_237 = states_15_inflight | states_15_waitReturn;
  wire [7:0]        resMask = io_lsq_req_bits_mask | _GEN_2[e0_mergeIdx];
  wire [2:0]        resOffset =
    resMask[0]
      ? 3'h0
      : resMask[1]
          ? 3'h1
          : resMask[2]
              ? 3'h2
              : resMask[3]
                  ? 3'h3
                  : resMask[4] ? 3'h4 : resMask[5] ? 3'h5 : {2'h3, ~(resMask[6])};
  wire [47:0]       _entries_addr_T_2 = {_GEN_0[e0_mergeIdx][47:3], resOffset};
  wire [49:0]       _entries_vaddr_T_2 = {_GEN_69[e0_mergeIdx][49:3], resOffset};
  wire              _f0_idleTagMatches_T = f0_vtagMatches_0 & f0_validMask_0;
  wire              _f0_idleTagMatches_T_7 = f0_vtagMatches_1 & f0_validMask_1;
  wire              _f0_idleTagMatches_T_14 = f0_vtagMatches_2 & f0_validMask_2;
  wire              _f0_idleTagMatches_T_21 = f0_vtagMatches_3 & f0_validMask_3;
  wire              _f0_idleTagMatches_T_28 = f0_vtagMatches_4 & f0_validMask_4;
  wire              _f0_idleTagMatches_T_35 = f0_vtagMatches_5 & f0_validMask_5;
  wire              _f0_idleTagMatches_T_42 = f0_vtagMatches_6 & f0_validMask_6;
  wire              _f0_idleTagMatches_T_49 = f0_vtagMatches_7 & f0_validMask_7;
  wire              _f0_idleTagMatches_T_56 = f0_vtagMatches_8 & f0_validMask_8;
  wire              _f0_idleTagMatches_T_63 = f0_vtagMatches_9 & f0_validMask_9;
  wire              _f0_idleTagMatches_T_70 = f0_vtagMatches_10 & f0_validMask_10;
  wire              _f0_idleTagMatches_T_77 = f0_vtagMatches_11 & f0_validMask_11;
  wire              _f0_idleTagMatches_T_84 = f0_vtagMatches_12 & f0_validMask_12;
  wire              _f0_idleTagMatches_T_91 = f0_vtagMatches_13 & f0_validMask_13;
  wire              _f0_idleTagMatches_T_98 = f0_vtagMatches_14 & f0_validMask_14;
  wire              _f0_idleTagMatches_T_105 = f0_vtagMatches_15 & f0_validMask_15;
  wire              _f0_idleTagMatches_T_112 = f0_vtagMatches_1_0 & f0_validMask_0;
  wire              _f0_idleTagMatches_T_119 = f0_vtagMatches_1_1 & f0_validMask_1;
  wire              _f0_idleTagMatches_T_126 = f0_vtagMatches_1_2 & f0_validMask_2;
  wire              _f0_idleTagMatches_T_133 = f0_vtagMatches_1_3 & f0_validMask_3;
  wire              _f0_idleTagMatches_T_140 = f0_vtagMatches_1_4 & f0_validMask_4;
  wire              _f0_idleTagMatches_T_147 = f0_vtagMatches_1_5 & f0_validMask_5;
  wire              _f0_idleTagMatches_T_154 = f0_vtagMatches_1_6 & f0_validMask_6;
  wire              _f0_idleTagMatches_T_161 = f0_vtagMatches_1_7 & f0_validMask_7;
  wire              _f0_idleTagMatches_T_168 = f0_vtagMatches_1_8 & f0_validMask_8;
  wire              _f0_idleTagMatches_T_175 = f0_vtagMatches_1_9 & f0_validMask_9;
  wire              _f0_idleTagMatches_T_182 = f0_vtagMatches_1_10 & f0_validMask_10;
  wire              _f0_idleTagMatches_T_189 = f0_vtagMatches_1_11 & f0_validMask_11;
  wire              _f0_idleTagMatches_T_196 = f0_vtagMatches_1_12 & f0_validMask_12;
  wire              _f0_idleTagMatches_T_203 = f0_vtagMatches_1_13 & f0_validMask_13;
  wire              _f0_idleTagMatches_T_210 = f0_vtagMatches_1_14 & f0_validMask_14;
  wire              _f0_idleTagMatches_T_217 = f0_vtagMatches_1_15 & f0_validMask_15;
  wire              _f0_idleTagMatches_T_224 = f0_vtagMatches_2_0 & f0_validMask_0;
  wire              _f0_idleTagMatches_T_231 = f0_vtagMatches_2_1 & f0_validMask_1;
  wire              _f0_idleTagMatches_T_238 = f0_vtagMatches_2_2 & f0_validMask_2;
  wire              _f0_idleTagMatches_T_245 = f0_vtagMatches_2_3 & f0_validMask_3;
  wire              _f0_idleTagMatches_T_252 = f0_vtagMatches_2_4 & f0_validMask_4;
  wire              _f0_idleTagMatches_T_259 = f0_vtagMatches_2_5 & f0_validMask_5;
  wire              _f0_idleTagMatches_T_266 = f0_vtagMatches_2_6 & f0_validMask_6;
  wire              _f0_idleTagMatches_T_273 = f0_vtagMatches_2_7 & f0_validMask_7;
  wire              _f0_idleTagMatches_T_280 = f0_vtagMatches_2_8 & f0_validMask_8;
  wire              _f0_idleTagMatches_T_287 = f0_vtagMatches_2_9 & f0_validMask_9;
  wire              _f0_idleTagMatches_T_294 = f0_vtagMatches_2_10 & f0_validMask_10;
  wire              _f0_idleTagMatches_T_301 = f0_vtagMatches_2_11 & f0_validMask_11;
  wire              _f0_idleTagMatches_T_308 = f0_vtagMatches_2_12 & f0_validMask_12;
  wire              _f0_idleTagMatches_T_315 = f0_vtagMatches_2_13 & f0_validMask_13;
  wire              _f0_idleTagMatches_T_322 = f0_vtagMatches_2_14 & f0_validMask_14;
  wire              _f0_idleTagMatches_T_329 = f0_vtagMatches_2_15 & f0_validMask_15;
  always @(posedge clock) begin
    if (_GEN_85) begin
    end
    else
      entries_0_cmd <= io_lsq_req_bits_cmd;
    if (_GEN) begin
      if ((|resMask) & _GEN_70) begin
        entries_0_addr <= _entries_addr_T_2;
        entries_0_vaddr <= _entries_vaddr_T_2;
      end
      if (_GEN_70)
        entries_0_mask <= resMask;
      if ((|resMask) & _GEN_71) begin
        entries_1_addr <= _entries_addr_T_2;
        entries_1_vaddr <= _entries_vaddr_T_2;
      end
      if (_GEN_71)
        entries_1_mask <= resMask;
      if ((|resMask) & _GEN_72) begin
        entries_2_addr <= _entries_addr_T_2;
        entries_2_vaddr <= _entries_vaddr_T_2;
      end
      if (_GEN_72)
        entries_2_mask <= resMask;
      if ((|resMask) & _GEN_73) begin
        entries_3_addr <= _entries_addr_T_2;
        entries_3_vaddr <= _entries_vaddr_T_2;
      end
      if (_GEN_73)
        entries_3_mask <= resMask;
      if ((|resMask) & _GEN_74) begin
        entries_4_addr <= _entries_addr_T_2;
        entries_4_vaddr <= _entries_vaddr_T_2;
      end
      if (_GEN_74)
        entries_4_mask <= resMask;
      if ((|resMask) & _GEN_75) begin
        entries_5_addr <= _entries_addr_T_2;
        entries_5_vaddr <= _entries_vaddr_T_2;
      end
      if (_GEN_75)
        entries_5_mask <= resMask;
      if ((|resMask) & _GEN_76) begin
        entries_6_addr <= _entries_addr_T_2;
        entries_6_vaddr <= _entries_vaddr_T_2;
      end
      if (_GEN_76)
        entries_6_mask <= resMask;
      if ((|resMask) & _GEN_77) begin
        entries_7_addr <= _entries_addr_T_2;
        entries_7_vaddr <= _entries_vaddr_T_2;
      end
      if (_GEN_77)
        entries_7_mask <= resMask;
      if ((|resMask) & _GEN_78) begin
        entries_8_addr <= _entries_addr_T_2;
        entries_8_vaddr <= _entries_vaddr_T_2;
      end
      if (_GEN_78)
        entries_8_mask <= resMask;
      if ((|resMask) & _GEN_79) begin
        entries_9_addr <= _entries_addr_T_2;
        entries_9_vaddr <= _entries_vaddr_T_2;
      end
      if (_GEN_79)
        entries_9_mask <= resMask;
      if ((|resMask) & _GEN_80) begin
        entries_10_addr <= _entries_addr_T_2;
        entries_10_vaddr <= _entries_vaddr_T_2;
      end
      if (_GEN_80)
        entries_10_mask <= resMask;
      if ((|resMask) & _GEN_81) begin
        entries_11_addr <= _entries_addr_T_2;
        entries_11_vaddr <= _entries_vaddr_T_2;
      end
      if (_GEN_81)
        entries_11_mask <= resMask;
      if ((|resMask) & _GEN_82) begin
        entries_12_addr <= _entries_addr_T_2;
        entries_12_vaddr <= _entries_vaddr_T_2;
      end
      if (_GEN_82)
        entries_12_mask <= resMask;
      if ((|resMask) & _GEN_83) begin
        entries_13_addr <= _entries_addr_T_2;
        entries_13_vaddr <= _entries_vaddr_T_2;
      end
      if (_GEN_83)
        entries_13_mask <= resMask;
      if ((|resMask) & _GEN_84) begin
        entries_14_addr <= _entries_addr_T_2;
        entries_14_vaddr <= _entries_vaddr_T_2;
      end
      if (_GEN_84)
        entries_14_mask <= resMask;
      if ((|resMask) & (&e0_mergeIdx)) begin
        entries_15_addr <= _entries_addr_T_2;
        entries_15_vaddr <= _entries_vaddr_T_2;
      end
      if (&e0_mergeIdx)
        entries_15_mask <= resMask;
    end
    else begin
      if (_GEN_5) begin
        entries_0_addr <= io_lsq_req_bits_addr;
        entries_0_vaddr <= io_lsq_req_bits_vaddr;
        entries_0_mask <= io_lsq_req_bits_mask;
      end
      if (_GEN_7) begin
        entries_1_addr <= io_lsq_req_bits_addr;
        entries_1_vaddr <= io_lsq_req_bits_vaddr;
        entries_1_mask <= io_lsq_req_bits_mask;
      end
      if (_GEN_9) begin
        entries_2_addr <= io_lsq_req_bits_addr;
        entries_2_vaddr <= io_lsq_req_bits_vaddr;
        entries_2_mask <= io_lsq_req_bits_mask;
      end
      if (_GEN_11) begin
        entries_3_addr <= io_lsq_req_bits_addr;
        entries_3_vaddr <= io_lsq_req_bits_vaddr;
        entries_3_mask <= io_lsq_req_bits_mask;
      end
      if (_GEN_13) begin
        entries_4_addr <= io_lsq_req_bits_addr;
        entries_4_vaddr <= io_lsq_req_bits_vaddr;
        entries_4_mask <= io_lsq_req_bits_mask;
      end
      if (_GEN_15) begin
        entries_5_addr <= io_lsq_req_bits_addr;
        entries_5_vaddr <= io_lsq_req_bits_vaddr;
        entries_5_mask <= io_lsq_req_bits_mask;
      end
      if (_GEN_17) begin
        entries_6_addr <= io_lsq_req_bits_addr;
        entries_6_vaddr <= io_lsq_req_bits_vaddr;
        entries_6_mask <= io_lsq_req_bits_mask;
      end
      if (_GEN_19) begin
        entries_7_addr <= io_lsq_req_bits_addr;
        entries_7_vaddr <= io_lsq_req_bits_vaddr;
        entries_7_mask <= io_lsq_req_bits_mask;
      end
      if (_GEN_21) begin
        entries_8_addr <= io_lsq_req_bits_addr;
        entries_8_vaddr <= io_lsq_req_bits_vaddr;
        entries_8_mask <= io_lsq_req_bits_mask;
      end
      if (_GEN_23) begin
        entries_9_addr <= io_lsq_req_bits_addr;
        entries_9_vaddr <= io_lsq_req_bits_vaddr;
        entries_9_mask <= io_lsq_req_bits_mask;
      end
      if (_GEN_25) begin
        entries_10_addr <= io_lsq_req_bits_addr;
        entries_10_vaddr <= io_lsq_req_bits_vaddr;
        entries_10_mask <= io_lsq_req_bits_mask;
      end
      if (_GEN_27) begin
        entries_11_addr <= io_lsq_req_bits_addr;
        entries_11_vaddr <= io_lsq_req_bits_vaddr;
        entries_11_mask <= io_lsq_req_bits_mask;
      end
      if (_GEN_29) begin
        entries_12_addr <= io_lsq_req_bits_addr;
        entries_12_vaddr <= io_lsq_req_bits_vaddr;
        entries_12_mask <= io_lsq_req_bits_mask;
      end
      if (_GEN_31) begin
        entries_13_addr <= io_lsq_req_bits_addr;
        entries_13_vaddr <= io_lsq_req_bits_vaddr;
        entries_13_mask <= io_lsq_req_bits_mask;
      end
      if (_GEN_33) begin
        entries_14_addr <= io_lsq_req_bits_addr;
        entries_14_vaddr <= io_lsq_req_bits_vaddr;
        entries_14_mask <= io_lsq_req_bits_mask;
      end
      if (_GEN_34) begin
        entries_15_addr <= io_lsq_req_bits_addr;
        entries_15_vaddr <= io_lsq_req_bits_vaddr;
        entries_15_mask <= io_lsq_req_bits_mask;
      end
    end
    if (auto_client_out_d_valid & _GEN_101 & ~(|auto_client_out_d_bits_source))
      entries_0_data <= auto_client_out_d_bits_data;
    else if (_GEN) begin
      if (_GEN_70)
        entries_0_data <= resData;
    end
    else if (_GEN_5)
      entries_0_data <= io_lsq_req_bits_data;
    if (_GEN_85) begin
    end
    else begin
      entries_0_nc <= io_lsq_req_bits_nc;
      entries_0_memBackTypeMM <= io_lsq_req_bits_memBackTypeMM;
    end
    if (_GEN_50) begin
      entries_0_resp_denied <= auto_client_out_d_bits_denied;
      entries_0_resp_corrupt <= auto_client_out_d_bits_corrupt;
    end
    if (_GEN_86) begin
    end
    else
      entries_1_cmd <= io_lsq_req_bits_cmd;
    if (auto_client_out_d_valid & _GEN_101 & _GEN_36)
      entries_1_data <= auto_client_out_d_bits_data;
    else if (_GEN) begin
      if (_GEN_71)
        entries_1_data <= resData;
    end
    else if (_GEN_7)
      entries_1_data <= io_lsq_req_bits_data;
    if (_GEN_86) begin
    end
    else begin
      entries_1_nc <= io_lsq_req_bits_nc;
      entries_1_memBackTypeMM <= io_lsq_req_bits_memBackTypeMM;
    end
    if (_GEN_51) begin
      entries_1_resp_denied <= auto_client_out_d_bits_denied;
      entries_1_resp_corrupt <= auto_client_out_d_bits_corrupt;
    end
    if (_GEN_87) begin
    end
    else
      entries_2_cmd <= io_lsq_req_bits_cmd;
    if (auto_client_out_d_valid & _GEN_101 & _GEN_37)
      entries_2_data <= auto_client_out_d_bits_data;
    else if (_GEN) begin
      if (_GEN_72)
        entries_2_data <= resData;
    end
    else if (_GEN_9)
      entries_2_data <= io_lsq_req_bits_data;
    if (_GEN_87) begin
    end
    else begin
      entries_2_nc <= io_lsq_req_bits_nc;
      entries_2_memBackTypeMM <= io_lsq_req_bits_memBackTypeMM;
    end
    if (_GEN_52) begin
      entries_2_resp_denied <= auto_client_out_d_bits_denied;
      entries_2_resp_corrupt <= auto_client_out_d_bits_corrupt;
    end
    if (_GEN_88) begin
    end
    else
      entries_3_cmd <= io_lsq_req_bits_cmd;
    if (auto_client_out_d_valid & _GEN_101 & _GEN_38)
      entries_3_data <= auto_client_out_d_bits_data;
    else if (_GEN) begin
      if (_GEN_73)
        entries_3_data <= resData;
    end
    else if (_GEN_11)
      entries_3_data <= io_lsq_req_bits_data;
    if (_GEN_88) begin
    end
    else begin
      entries_3_nc <= io_lsq_req_bits_nc;
      entries_3_memBackTypeMM <= io_lsq_req_bits_memBackTypeMM;
    end
    if (_GEN_53) begin
      entries_3_resp_denied <= auto_client_out_d_bits_denied;
      entries_3_resp_corrupt <= auto_client_out_d_bits_corrupt;
    end
    if (_GEN_89) begin
    end
    else
      entries_4_cmd <= io_lsq_req_bits_cmd;
    if (auto_client_out_d_valid & _GEN_101 & _GEN_39)
      entries_4_data <= auto_client_out_d_bits_data;
    else if (_GEN) begin
      if (_GEN_74)
        entries_4_data <= resData;
    end
    else if (_GEN_13)
      entries_4_data <= io_lsq_req_bits_data;
    if (_GEN_89) begin
    end
    else begin
      entries_4_nc <= io_lsq_req_bits_nc;
      entries_4_memBackTypeMM <= io_lsq_req_bits_memBackTypeMM;
    end
    if (_GEN_54) begin
      entries_4_resp_denied <= auto_client_out_d_bits_denied;
      entries_4_resp_corrupt <= auto_client_out_d_bits_corrupt;
    end
    if (_GEN_90) begin
    end
    else
      entries_5_cmd <= io_lsq_req_bits_cmd;
    if (auto_client_out_d_valid & _GEN_101 & _GEN_40)
      entries_5_data <= auto_client_out_d_bits_data;
    else if (_GEN) begin
      if (_GEN_75)
        entries_5_data <= resData;
    end
    else if (_GEN_15)
      entries_5_data <= io_lsq_req_bits_data;
    if (_GEN_90) begin
    end
    else begin
      entries_5_nc <= io_lsq_req_bits_nc;
      entries_5_memBackTypeMM <= io_lsq_req_bits_memBackTypeMM;
    end
    if (_GEN_55) begin
      entries_5_resp_denied <= auto_client_out_d_bits_denied;
      entries_5_resp_corrupt <= auto_client_out_d_bits_corrupt;
    end
    if (_GEN_91) begin
    end
    else
      entries_6_cmd <= io_lsq_req_bits_cmd;
    if (auto_client_out_d_valid & _GEN_101 & _GEN_41)
      entries_6_data <= auto_client_out_d_bits_data;
    else if (_GEN) begin
      if (_GEN_76)
        entries_6_data <= resData;
    end
    else if (_GEN_17)
      entries_6_data <= io_lsq_req_bits_data;
    if (_GEN_91) begin
    end
    else begin
      entries_6_nc <= io_lsq_req_bits_nc;
      entries_6_memBackTypeMM <= io_lsq_req_bits_memBackTypeMM;
    end
    if (_GEN_56) begin
      entries_6_resp_denied <= auto_client_out_d_bits_denied;
      entries_6_resp_corrupt <= auto_client_out_d_bits_corrupt;
    end
    if (_GEN_92) begin
    end
    else
      entries_7_cmd <= io_lsq_req_bits_cmd;
    if (auto_client_out_d_valid & _GEN_101 & _GEN_42)
      entries_7_data <= auto_client_out_d_bits_data;
    else if (_GEN) begin
      if (_GEN_77)
        entries_7_data <= resData;
    end
    else if (_GEN_19)
      entries_7_data <= io_lsq_req_bits_data;
    if (_GEN_92) begin
    end
    else begin
      entries_7_nc <= io_lsq_req_bits_nc;
      entries_7_memBackTypeMM <= io_lsq_req_bits_memBackTypeMM;
    end
    if (_GEN_57) begin
      entries_7_resp_denied <= auto_client_out_d_bits_denied;
      entries_7_resp_corrupt <= auto_client_out_d_bits_corrupt;
    end
    if (_GEN_93) begin
    end
    else
      entries_8_cmd <= io_lsq_req_bits_cmd;
    if (auto_client_out_d_valid & _GEN_101 & _GEN_43)
      entries_8_data <= auto_client_out_d_bits_data;
    else if (_GEN) begin
      if (_GEN_78)
        entries_8_data <= resData;
    end
    else if (_GEN_21)
      entries_8_data <= io_lsq_req_bits_data;
    if (_GEN_93) begin
    end
    else begin
      entries_8_nc <= io_lsq_req_bits_nc;
      entries_8_memBackTypeMM <= io_lsq_req_bits_memBackTypeMM;
    end
    if (_GEN_58) begin
      entries_8_resp_denied <= auto_client_out_d_bits_denied;
      entries_8_resp_corrupt <= auto_client_out_d_bits_corrupt;
    end
    if (_GEN_94) begin
    end
    else
      entries_9_cmd <= io_lsq_req_bits_cmd;
    if (auto_client_out_d_valid & _GEN_101 & _GEN_44)
      entries_9_data <= auto_client_out_d_bits_data;
    else if (_GEN) begin
      if (_GEN_79)
        entries_9_data <= resData;
    end
    else if (_GEN_23)
      entries_9_data <= io_lsq_req_bits_data;
    if (_GEN_94) begin
    end
    else begin
      entries_9_nc <= io_lsq_req_bits_nc;
      entries_9_memBackTypeMM <= io_lsq_req_bits_memBackTypeMM;
    end
    if (_GEN_59) begin
      entries_9_resp_denied <= auto_client_out_d_bits_denied;
      entries_9_resp_corrupt <= auto_client_out_d_bits_corrupt;
    end
    if (_GEN_95) begin
    end
    else
      entries_10_cmd <= io_lsq_req_bits_cmd;
    if (auto_client_out_d_valid & _GEN_101 & _GEN_45)
      entries_10_data <= auto_client_out_d_bits_data;
    else if (_GEN) begin
      if (_GEN_80)
        entries_10_data <= resData;
    end
    else if (_GEN_25)
      entries_10_data <= io_lsq_req_bits_data;
    if (_GEN_95) begin
    end
    else begin
      entries_10_nc <= io_lsq_req_bits_nc;
      entries_10_memBackTypeMM <= io_lsq_req_bits_memBackTypeMM;
    end
    if (_GEN_60) begin
      entries_10_resp_denied <= auto_client_out_d_bits_denied;
      entries_10_resp_corrupt <= auto_client_out_d_bits_corrupt;
    end
    if (_GEN_96) begin
    end
    else
      entries_11_cmd <= io_lsq_req_bits_cmd;
    if (auto_client_out_d_valid & _GEN_101 & _GEN_46)
      entries_11_data <= auto_client_out_d_bits_data;
    else if (_GEN) begin
      if (_GEN_81)
        entries_11_data <= resData;
    end
    else if (_GEN_27)
      entries_11_data <= io_lsq_req_bits_data;
    if (_GEN_96) begin
    end
    else begin
      entries_11_nc <= io_lsq_req_bits_nc;
      entries_11_memBackTypeMM <= io_lsq_req_bits_memBackTypeMM;
    end
    if (_GEN_61) begin
      entries_11_resp_denied <= auto_client_out_d_bits_denied;
      entries_11_resp_corrupt <= auto_client_out_d_bits_corrupt;
    end
    if (_GEN_97) begin
    end
    else
      entries_12_cmd <= io_lsq_req_bits_cmd;
    if (auto_client_out_d_valid & _GEN_101 & _GEN_47)
      entries_12_data <= auto_client_out_d_bits_data;
    else if (_GEN) begin
      if (_GEN_82)
        entries_12_data <= resData;
    end
    else if (_GEN_29)
      entries_12_data <= io_lsq_req_bits_data;
    if (_GEN_97) begin
    end
    else begin
      entries_12_nc <= io_lsq_req_bits_nc;
      entries_12_memBackTypeMM <= io_lsq_req_bits_memBackTypeMM;
    end
    if (_GEN_62) begin
      entries_12_resp_denied <= auto_client_out_d_bits_denied;
      entries_12_resp_corrupt <= auto_client_out_d_bits_corrupt;
    end
    if (_GEN_98) begin
    end
    else
      entries_13_cmd <= io_lsq_req_bits_cmd;
    if (auto_client_out_d_valid & _GEN_101 & _GEN_48)
      entries_13_data <= auto_client_out_d_bits_data;
    else if (_GEN) begin
      if (_GEN_83)
        entries_13_data <= resData;
    end
    else if (_GEN_31)
      entries_13_data <= io_lsq_req_bits_data;
    if (_GEN_98) begin
    end
    else begin
      entries_13_nc <= io_lsq_req_bits_nc;
      entries_13_memBackTypeMM <= io_lsq_req_bits_memBackTypeMM;
    end
    if (_GEN_63) begin
      entries_13_resp_denied <= auto_client_out_d_bits_denied;
      entries_13_resp_corrupt <= auto_client_out_d_bits_corrupt;
    end
    if (_GEN_99) begin
    end
    else
      entries_14_cmd <= io_lsq_req_bits_cmd;
    if (auto_client_out_d_valid & _GEN_101 & _GEN_49)
      entries_14_data <= auto_client_out_d_bits_data;
    else if (_GEN) begin
      if (_GEN_84)
        entries_14_data <= resData;
    end
    else if (_GEN_33)
      entries_14_data <= io_lsq_req_bits_data;
    if (_GEN_99) begin
    end
    else begin
      entries_14_nc <= io_lsq_req_bits_nc;
      entries_14_memBackTypeMM <= io_lsq_req_bits_memBackTypeMM;
    end
    if (_GEN_64) begin
      entries_14_resp_denied <= auto_client_out_d_bits_denied;
      entries_14_resp_corrupt <= auto_client_out_d_bits_corrupt;
    end
    if (_GEN_100) begin
    end
    else
      entries_15_cmd <= io_lsq_req_bits_cmd;
    if (auto_client_out_d_valid & _GEN_101 & (&auto_client_out_d_bits_source))
      entries_15_data <= auto_client_out_d_bits_data;
    else if (_GEN) begin
      if (&e0_mergeIdx)
        entries_15_data <= resData;
    end
    else if (_GEN_34)
      entries_15_data <= io_lsq_req_bits_data;
    if (_GEN_100) begin
    end
    else begin
      entries_15_nc <= io_lsq_req_bits_nc;
      entries_15_memBackTypeMM <= io_lsq_req_bits_memBackTypeMM;
    end
    if (_GEN_65) begin
      entries_15_resp_denied <= auto_client_out_d_bits_denied;
      entries_15_resp_corrupt <= auto_client_out_d_bits_corrupt;
    end
    io_lsq_idResp_valid_REG <= e0_fire;
    if (e0_fire) begin
      io_lsq_idResp_bits_mid_r <= io_lsq_req_bits_id;
      io_lsq_idResp_bits_sid_r <= e0_canMerge ? e0_mergeIdx : e0_allocIdx;
      io_lsq_idResp_bits_is2lq_r <= io_lsq_req_bits_cmd != 5'h1;
      io_lsq_idResp_bits_nc_r <= io_lsq_req_bits_nc;
    end
    if (f0_validMask_0) begin
      f1_fwdMaskCandidates_r <= entries_0_mask;
      f1_fwdDataCandidates_r <= entries_0_data;
    end
    if (f0_validMask_1) begin
      f1_fwdMaskCandidates_r_1 <= entries_1_mask;
      f1_fwdDataCandidates_r_1 <= entries_1_data;
    end
    if (f0_validMask_2) begin
      f1_fwdMaskCandidates_r_2 <= entries_2_mask;
      f1_fwdDataCandidates_r_2 <= entries_2_data;
    end
    if (f0_validMask_3) begin
      f1_fwdMaskCandidates_r_3 <= entries_3_mask;
      f1_fwdDataCandidates_r_3 <= entries_3_data;
    end
    if (f0_validMask_4) begin
      f1_fwdMaskCandidates_r_4 <= entries_4_mask;
      f1_fwdDataCandidates_r_4 <= entries_4_data;
    end
    if (f0_validMask_5) begin
      f1_fwdMaskCandidates_r_5 <= entries_5_mask;
      f1_fwdDataCandidates_r_5 <= entries_5_data;
    end
    if (f0_validMask_6) begin
      f1_fwdMaskCandidates_r_6 <= entries_6_mask;
      f1_fwdDataCandidates_r_6 <= entries_6_data;
    end
    if (f0_validMask_7) begin
      f1_fwdMaskCandidates_r_7 <= entries_7_mask;
      f1_fwdDataCandidates_r_7 <= entries_7_data;
    end
    if (f0_validMask_8) begin
      f1_fwdMaskCandidates_r_8 <= entries_8_mask;
      f1_fwdDataCandidates_r_8 <= entries_8_data;
    end
    if (f0_validMask_9) begin
      f1_fwdMaskCandidates_r_9 <= entries_9_mask;
      f1_fwdDataCandidates_r_9 <= entries_9_data;
    end
    if (f0_validMask_10) begin
      f1_fwdMaskCandidates_r_10 <= entries_10_mask;
      f1_fwdDataCandidates_r_10 <= entries_10_data;
    end
    if (f0_validMask_11) begin
      f1_fwdMaskCandidates_r_11 <= entries_11_mask;
      f1_fwdDataCandidates_r_11 <= entries_11_data;
    end
    if (f0_validMask_12) begin
      f1_fwdMaskCandidates_r_12 <= entries_12_mask;
      f1_fwdDataCandidates_r_12 <= entries_12_data;
    end
    if (f0_validMask_13) begin
      f1_fwdMaskCandidates_r_13 <= entries_13_mask;
      f1_fwdDataCandidates_r_13 <= entries_13_data;
    end
    if (f0_validMask_14) begin
      f1_fwdMaskCandidates_r_14 <= entries_14_mask;
      f1_fwdDataCandidates_r_14 <= entries_14_data;
    end
    if (f0_validMask_15) begin
      f1_fwdMaskCandidates_r_15 <= entries_15_mask;
      f1_fwdDataCandidates_r_15 <= entries_15_data;
    end
    f1_fwdValid <= io_forward_0_valid;
    if (io_forward_0_valid) begin
      f1_flyTagMatches_0 <=
        _f0_idleTagMatches_T & io_forward_0_valid & states_0_valid
        & _f0_flyTagMatches_T_162;
      f1_flyTagMatches_1 <=
        _f0_idleTagMatches_T_7 & io_forward_0_valid & states_1_valid
        & _f0_flyTagMatches_T_167;
      f1_flyTagMatches_2 <=
        _f0_idleTagMatches_T_14 & io_forward_0_valid & states_2_valid
        & _f0_flyTagMatches_T_172;
      f1_flyTagMatches_3 <=
        _f0_idleTagMatches_T_21 & io_forward_0_valid & states_3_valid
        & _f0_flyTagMatches_T_177;
      f1_flyTagMatches_4 <=
        _f0_idleTagMatches_T_28 & io_forward_0_valid & states_4_valid
        & _f0_flyTagMatches_T_182;
      f1_flyTagMatches_5 <=
        _f0_idleTagMatches_T_35 & io_forward_0_valid & states_5_valid
        & _f0_flyTagMatches_T_187;
      f1_flyTagMatches_6 <=
        _f0_idleTagMatches_T_42 & io_forward_0_valid & states_6_valid
        & _f0_flyTagMatches_T_192;
      f1_flyTagMatches_7 <=
        _f0_idleTagMatches_T_49 & io_forward_0_valid & states_7_valid
        & _f0_flyTagMatches_T_197;
      f1_flyTagMatches_8 <=
        _f0_idleTagMatches_T_56 & io_forward_0_valid & states_8_valid
        & _f0_flyTagMatches_T_202;
      f1_flyTagMatches_9 <=
        _f0_idleTagMatches_T_63 & io_forward_0_valid & states_9_valid
        & _f0_flyTagMatches_T_207;
      f1_flyTagMatches_10 <=
        _f0_idleTagMatches_T_70 & io_forward_0_valid & states_10_valid
        & _f0_flyTagMatches_T_212;
      f1_flyTagMatches_11 <=
        _f0_idleTagMatches_T_77 & io_forward_0_valid & states_11_valid
        & _f0_flyTagMatches_T_217;
      f1_flyTagMatches_12 <=
        _f0_idleTagMatches_T_84 & io_forward_0_valid & states_12_valid
        & _f0_flyTagMatches_T_222;
      f1_flyTagMatches_13 <=
        _f0_idleTagMatches_T_91 & io_forward_0_valid & states_13_valid
        & _f0_flyTagMatches_T_227;
      f1_flyTagMatches_14 <=
        _f0_idleTagMatches_T_98 & io_forward_0_valid & states_14_valid
        & _f0_flyTagMatches_T_232;
      f1_flyTagMatches_15 <=
        _f0_idleTagMatches_T_105 & io_forward_0_valid & states_15_valid
        & _f0_flyTagMatches_T_237;
      f1_idleTagMatches_0 <=
        _f0_idleTagMatches_T & io_forward_0_valid & states_0_valid & ~states_0_inflight
        & ~states_0_waitReturn;
      f1_idleTagMatches_1 <=
        _f0_idleTagMatches_T_7 & io_forward_0_valid & states_1_valid & ~states_1_inflight
        & ~states_1_waitReturn;
      f1_idleTagMatches_2 <=
        _f0_idleTagMatches_T_14 & io_forward_0_valid & states_2_valid & ~states_2_inflight
        & ~states_2_waitReturn;
      f1_idleTagMatches_3 <=
        _f0_idleTagMatches_T_21 & io_forward_0_valid & states_3_valid & ~states_3_inflight
        & ~states_3_waitReturn;
      f1_idleTagMatches_4 <=
        _f0_idleTagMatches_T_28 & io_forward_0_valid & states_4_valid & ~states_4_inflight
        & ~states_4_waitReturn;
      f1_idleTagMatches_5 <=
        _f0_idleTagMatches_T_35 & io_forward_0_valid & states_5_valid & ~states_5_inflight
        & ~states_5_waitReturn;
      f1_idleTagMatches_6 <=
        _f0_idleTagMatches_T_42 & io_forward_0_valid & states_6_valid & ~states_6_inflight
        & ~states_6_waitReturn;
      f1_idleTagMatches_7 <=
        _f0_idleTagMatches_T_49 & io_forward_0_valid & states_7_valid & ~states_7_inflight
        & ~states_7_waitReturn;
      f1_idleTagMatches_8 <=
        _f0_idleTagMatches_T_56 & io_forward_0_valid & states_8_valid & ~states_8_inflight
        & ~states_8_waitReturn;
      f1_idleTagMatches_9 <=
        _f0_idleTagMatches_T_63 & io_forward_0_valid & states_9_valid & ~states_9_inflight
        & ~states_9_waitReturn;
      f1_idleTagMatches_10 <=
        _f0_idleTagMatches_T_70 & io_forward_0_valid & states_10_valid
        & ~states_10_inflight & ~states_10_waitReturn;
      f1_idleTagMatches_11 <=
        _f0_idleTagMatches_T_77 & io_forward_0_valid & states_11_valid
        & ~states_11_inflight & ~states_11_waitReturn;
      f1_idleTagMatches_12 <=
        _f0_idleTagMatches_T_84 & io_forward_0_valid & states_12_valid
        & ~states_12_inflight & ~states_12_waitReturn;
      f1_idleTagMatches_13 <=
        _f0_idleTagMatches_T_91 & io_forward_0_valid & states_13_valid
        & ~states_13_inflight & ~states_13_waitReturn;
      f1_idleTagMatches_14 <=
        _f0_idleTagMatches_T_98 & io_forward_0_valid & states_14_valid
        & ~states_14_inflight & ~states_14_waitReturn;
      f1_idleTagMatches_15 <=
        _f0_idleTagMatches_T_105 & io_forward_0_valid & states_15_valid
        & ~states_15_inflight & ~states_15_waitReturn;
      f1_fwdPAddr <= io_forward_0_paddr;
      f1_ptagMatches_r <= entries_0_addr;
      f1_ptagMatches_r_1 <= entries_1_addr;
      f1_ptagMatches_r_2 <= entries_2_addr;
      f1_ptagMatches_r_3 <= entries_3_addr;
      f1_ptagMatches_r_4 <= entries_4_addr;
      f1_ptagMatches_r_5 <= entries_5_addr;
      f1_ptagMatches_r_6 <= entries_6_addr;
      f1_ptagMatches_r_7 <= entries_7_addr;
      f1_ptagMatches_r_8 <= entries_8_addr;
      f1_ptagMatches_r_9 <= entries_9_addr;
      f1_ptagMatches_r_10 <= entries_10_addr;
      f1_ptagMatches_r_11 <= entries_11_addr;
      f1_ptagMatches_r_12 <= entries_12_addr;
      f1_ptagMatches_r_13 <= entries_13_addr;
      f1_ptagMatches_r_14 <= entries_14_addr;
      f1_ptagMatches_r_15 <= entries_15_addr;
      f1_tagMismatchVec_0_r <= f0_vtagMatches_0;
      f1_tagMismatchVec_0_r_1 <= f0_validMask_0;
      f1_tagMismatchVec_0_r_2 <= f0_vtagMatches_1;
      f1_tagMismatchVec_0_r_3 <= f0_validMask_1;
      f1_tagMismatchVec_0_r_4 <= f0_vtagMatches_2;
      f1_tagMismatchVec_0_r_5 <= f0_validMask_2;
      f1_tagMismatchVec_0_r_6 <= f0_vtagMatches_3;
      f1_tagMismatchVec_0_r_7 <= f0_validMask_3;
      f1_tagMismatchVec_0_r_8 <= f0_vtagMatches_4;
      f1_tagMismatchVec_0_r_9 <= f0_validMask_4;
      f1_tagMismatchVec_0_r_10 <= f0_vtagMatches_5;
      f1_tagMismatchVec_0_r_11 <= f0_validMask_5;
      f1_tagMismatchVec_0_r_12 <= f0_vtagMatches_6;
      f1_tagMismatchVec_0_r_13 <= f0_validMask_6;
      f1_tagMismatchVec_0_r_14 <= f0_vtagMatches_7;
      f1_tagMismatchVec_0_r_15 <= f0_validMask_7;
      f1_tagMismatchVec_0_r_16 <= f0_vtagMatches_8;
      f1_tagMismatchVec_0_r_17 <= f0_validMask_8;
      f1_tagMismatchVec_0_r_18 <= f0_vtagMatches_9;
      f1_tagMismatchVec_0_r_19 <= f0_validMask_9;
      f1_tagMismatchVec_0_r_20 <= f0_vtagMatches_10;
      f1_tagMismatchVec_0_r_21 <= f0_validMask_10;
      f1_tagMismatchVec_0_r_22 <= f0_vtagMatches_11;
      f1_tagMismatchVec_0_r_23 <= f0_validMask_11;
      f1_tagMismatchVec_0_r_24 <= f0_vtagMatches_12;
      f1_tagMismatchVec_0_r_25 <= f0_validMask_12;
      f1_tagMismatchVec_0_r_26 <= f0_vtagMatches_13;
      f1_tagMismatchVec_0_r_27 <= f0_validMask_13;
      f1_tagMismatchVec_0_r_28 <= f0_vtagMatches_14;
      f1_tagMismatchVec_0_r_29 <= f0_validMask_14;
      f1_tagMismatchVec_0_r_30 <= f0_vtagMatches_15;
      f1_tagMismatchVec_0_r_31 <= f0_validMask_15;
    end
    f1_fwdValid_1 <= io_forward_1_valid;
    if (io_forward_1_valid) begin
      f1_flyTagMatches_1_0 <=
        _f0_idleTagMatches_T_112 & io_forward_1_valid & states_0_valid
        & _f0_flyTagMatches_T_162;
      f1_flyTagMatches_1_1 <=
        _f0_idleTagMatches_T_119 & io_forward_1_valid & states_1_valid
        & _f0_flyTagMatches_T_167;
      f1_flyTagMatches_1_2 <=
        _f0_idleTagMatches_T_126 & io_forward_1_valid & states_2_valid
        & _f0_flyTagMatches_T_172;
      f1_flyTagMatches_1_3 <=
        _f0_idleTagMatches_T_133 & io_forward_1_valid & states_3_valid
        & _f0_flyTagMatches_T_177;
      f1_flyTagMatches_1_4 <=
        _f0_idleTagMatches_T_140 & io_forward_1_valid & states_4_valid
        & _f0_flyTagMatches_T_182;
      f1_flyTagMatches_1_5 <=
        _f0_idleTagMatches_T_147 & io_forward_1_valid & states_5_valid
        & _f0_flyTagMatches_T_187;
      f1_flyTagMatches_1_6 <=
        _f0_idleTagMatches_T_154 & io_forward_1_valid & states_6_valid
        & _f0_flyTagMatches_T_192;
      f1_flyTagMatches_1_7 <=
        _f0_idleTagMatches_T_161 & io_forward_1_valid & states_7_valid
        & _f0_flyTagMatches_T_197;
      f1_flyTagMatches_1_8 <=
        _f0_idleTagMatches_T_168 & io_forward_1_valid & states_8_valid
        & _f0_flyTagMatches_T_202;
      f1_flyTagMatches_1_9 <=
        _f0_idleTagMatches_T_175 & io_forward_1_valid & states_9_valid
        & _f0_flyTagMatches_T_207;
      f1_flyTagMatches_1_10 <=
        _f0_idleTagMatches_T_182 & io_forward_1_valid & states_10_valid
        & _f0_flyTagMatches_T_212;
      f1_flyTagMatches_1_11 <=
        _f0_idleTagMatches_T_189 & io_forward_1_valid & states_11_valid
        & _f0_flyTagMatches_T_217;
      f1_flyTagMatches_1_12 <=
        _f0_idleTagMatches_T_196 & io_forward_1_valid & states_12_valid
        & _f0_flyTagMatches_T_222;
      f1_flyTagMatches_1_13 <=
        _f0_idleTagMatches_T_203 & io_forward_1_valid & states_13_valid
        & _f0_flyTagMatches_T_227;
      f1_flyTagMatches_1_14 <=
        _f0_idleTagMatches_T_210 & io_forward_1_valid & states_14_valid
        & _f0_flyTagMatches_T_232;
      f1_flyTagMatches_1_15 <=
        _f0_idleTagMatches_T_217 & io_forward_1_valid & states_15_valid
        & _f0_flyTagMatches_T_237;
      f1_idleTagMatches_1_0 <=
        _f0_idleTagMatches_T_112 & io_forward_1_valid & states_0_valid
        & ~states_0_inflight & ~states_0_waitReturn;
      f1_idleTagMatches_1_1 <=
        _f0_idleTagMatches_T_119 & io_forward_1_valid & states_1_valid
        & ~states_1_inflight & ~states_1_waitReturn;
      f1_idleTagMatches_1_2 <=
        _f0_idleTagMatches_T_126 & io_forward_1_valid & states_2_valid
        & ~states_2_inflight & ~states_2_waitReturn;
      f1_idleTagMatches_1_3 <=
        _f0_idleTagMatches_T_133 & io_forward_1_valid & states_3_valid
        & ~states_3_inflight & ~states_3_waitReturn;
      f1_idleTagMatches_1_4 <=
        _f0_idleTagMatches_T_140 & io_forward_1_valid & states_4_valid
        & ~states_4_inflight & ~states_4_waitReturn;
      f1_idleTagMatches_1_5 <=
        _f0_idleTagMatches_T_147 & io_forward_1_valid & states_5_valid
        & ~states_5_inflight & ~states_5_waitReturn;
      f1_idleTagMatches_1_6 <=
        _f0_idleTagMatches_T_154 & io_forward_1_valid & states_6_valid
        & ~states_6_inflight & ~states_6_waitReturn;
      f1_idleTagMatches_1_7 <=
        _f0_idleTagMatches_T_161 & io_forward_1_valid & states_7_valid
        & ~states_7_inflight & ~states_7_waitReturn;
      f1_idleTagMatches_1_8 <=
        _f0_idleTagMatches_T_168 & io_forward_1_valid & states_8_valid
        & ~states_8_inflight & ~states_8_waitReturn;
      f1_idleTagMatches_1_9 <=
        _f0_idleTagMatches_T_175 & io_forward_1_valid & states_9_valid
        & ~states_9_inflight & ~states_9_waitReturn;
      f1_idleTagMatches_1_10 <=
        _f0_idleTagMatches_T_182 & io_forward_1_valid & states_10_valid
        & ~states_10_inflight & ~states_10_waitReturn;
      f1_idleTagMatches_1_11 <=
        _f0_idleTagMatches_T_189 & io_forward_1_valid & states_11_valid
        & ~states_11_inflight & ~states_11_waitReturn;
      f1_idleTagMatches_1_12 <=
        _f0_idleTagMatches_T_196 & io_forward_1_valid & states_12_valid
        & ~states_12_inflight & ~states_12_waitReturn;
      f1_idleTagMatches_1_13 <=
        _f0_idleTagMatches_T_203 & io_forward_1_valid & states_13_valid
        & ~states_13_inflight & ~states_13_waitReturn;
      f1_idleTagMatches_1_14 <=
        _f0_idleTagMatches_T_210 & io_forward_1_valid & states_14_valid
        & ~states_14_inflight & ~states_14_waitReturn;
      f1_idleTagMatches_1_15 <=
        _f0_idleTagMatches_T_217 & io_forward_1_valid & states_15_valid
        & ~states_15_inflight & ~states_15_waitReturn;
      f1_fwdPAddr_1 <= io_forward_1_paddr;
      f1_ptagMatches_r_16 <= entries_0_addr;
      f1_ptagMatches_r_17 <= entries_1_addr;
      f1_ptagMatches_r_18 <= entries_2_addr;
      f1_ptagMatches_r_19 <= entries_3_addr;
      f1_ptagMatches_r_20 <= entries_4_addr;
      f1_ptagMatches_r_21 <= entries_5_addr;
      f1_ptagMatches_r_22 <= entries_6_addr;
      f1_ptagMatches_r_23 <= entries_7_addr;
      f1_ptagMatches_r_24 <= entries_8_addr;
      f1_ptagMatches_r_25 <= entries_9_addr;
      f1_ptagMatches_r_26 <= entries_10_addr;
      f1_ptagMatches_r_27 <= entries_11_addr;
      f1_ptagMatches_r_28 <= entries_12_addr;
      f1_ptagMatches_r_29 <= entries_13_addr;
      f1_ptagMatches_r_30 <= entries_14_addr;
      f1_ptagMatches_r_31 <= entries_15_addr;
      f1_tagMismatchVec_1_r <= f0_vtagMatches_1_0;
      f1_tagMismatchVec_1_r_1 <= f0_validMask_0;
      f1_tagMismatchVec_1_r_2 <= f0_vtagMatches_1_1;
      f1_tagMismatchVec_1_r_3 <= f0_validMask_1;
      f1_tagMismatchVec_1_r_4 <= f0_vtagMatches_1_2;
      f1_tagMismatchVec_1_r_5 <= f0_validMask_2;
      f1_tagMismatchVec_1_r_6 <= f0_vtagMatches_1_3;
      f1_tagMismatchVec_1_r_7 <= f0_validMask_3;
      f1_tagMismatchVec_1_r_8 <= f0_vtagMatches_1_4;
      f1_tagMismatchVec_1_r_9 <= f0_validMask_4;
      f1_tagMismatchVec_1_r_10 <= f0_vtagMatches_1_5;
      f1_tagMismatchVec_1_r_11 <= f0_validMask_5;
      f1_tagMismatchVec_1_r_12 <= f0_vtagMatches_1_6;
      f1_tagMismatchVec_1_r_13 <= f0_validMask_6;
      f1_tagMismatchVec_1_r_14 <= f0_vtagMatches_1_7;
      f1_tagMismatchVec_1_r_15 <= f0_validMask_7;
      f1_tagMismatchVec_1_r_16 <= f0_vtagMatches_1_8;
      f1_tagMismatchVec_1_r_17 <= f0_validMask_8;
      f1_tagMismatchVec_1_r_18 <= f0_vtagMatches_1_9;
      f1_tagMismatchVec_1_r_19 <= f0_validMask_9;
      f1_tagMismatchVec_1_r_20 <= f0_vtagMatches_1_10;
      f1_tagMismatchVec_1_r_21 <= f0_validMask_10;
      f1_tagMismatchVec_1_r_22 <= f0_vtagMatches_1_11;
      f1_tagMismatchVec_1_r_23 <= f0_validMask_11;
      f1_tagMismatchVec_1_r_24 <= f0_vtagMatches_1_12;
      f1_tagMismatchVec_1_r_25 <= f0_validMask_12;
      f1_tagMismatchVec_1_r_26 <= f0_vtagMatches_1_13;
      f1_tagMismatchVec_1_r_27 <= f0_validMask_13;
      f1_tagMismatchVec_1_r_28 <= f0_vtagMatches_1_14;
      f1_tagMismatchVec_1_r_29 <= f0_validMask_14;
      f1_tagMismatchVec_1_r_30 <= f0_vtagMatches_1_15;
      f1_tagMismatchVec_1_r_31 <= f0_validMask_15;
    end
    f1_fwdValid_2 <= io_forward_2_valid;
    if (io_forward_2_valid) begin
      f1_flyTagMatches_2_0 <=
        _f0_idleTagMatches_T_224 & io_forward_2_valid & states_0_valid
        & _f0_flyTagMatches_T_162;
      f1_flyTagMatches_2_1 <=
        _f0_idleTagMatches_T_231 & io_forward_2_valid & states_1_valid
        & _f0_flyTagMatches_T_167;
      f1_flyTagMatches_2_2 <=
        _f0_idleTagMatches_T_238 & io_forward_2_valid & states_2_valid
        & _f0_flyTagMatches_T_172;
      f1_flyTagMatches_2_3 <=
        _f0_idleTagMatches_T_245 & io_forward_2_valid & states_3_valid
        & _f0_flyTagMatches_T_177;
      f1_flyTagMatches_2_4 <=
        _f0_idleTagMatches_T_252 & io_forward_2_valid & states_4_valid
        & _f0_flyTagMatches_T_182;
      f1_flyTagMatches_2_5 <=
        _f0_idleTagMatches_T_259 & io_forward_2_valid & states_5_valid
        & _f0_flyTagMatches_T_187;
      f1_flyTagMatches_2_6 <=
        _f0_idleTagMatches_T_266 & io_forward_2_valid & states_6_valid
        & _f0_flyTagMatches_T_192;
      f1_flyTagMatches_2_7 <=
        _f0_idleTagMatches_T_273 & io_forward_2_valid & states_7_valid
        & _f0_flyTagMatches_T_197;
      f1_flyTagMatches_2_8 <=
        _f0_idleTagMatches_T_280 & io_forward_2_valid & states_8_valid
        & _f0_flyTagMatches_T_202;
      f1_flyTagMatches_2_9 <=
        _f0_idleTagMatches_T_287 & io_forward_2_valid & states_9_valid
        & _f0_flyTagMatches_T_207;
      f1_flyTagMatches_2_10 <=
        _f0_idleTagMatches_T_294 & io_forward_2_valid & states_10_valid
        & _f0_flyTagMatches_T_212;
      f1_flyTagMatches_2_11 <=
        _f0_idleTagMatches_T_301 & io_forward_2_valid & states_11_valid
        & _f0_flyTagMatches_T_217;
      f1_flyTagMatches_2_12 <=
        _f0_idleTagMatches_T_308 & io_forward_2_valid & states_12_valid
        & _f0_flyTagMatches_T_222;
      f1_flyTagMatches_2_13 <=
        _f0_idleTagMatches_T_315 & io_forward_2_valid & states_13_valid
        & _f0_flyTagMatches_T_227;
      f1_flyTagMatches_2_14 <=
        _f0_idleTagMatches_T_322 & io_forward_2_valid & states_14_valid
        & _f0_flyTagMatches_T_232;
      f1_flyTagMatches_2_15 <=
        _f0_idleTagMatches_T_329 & io_forward_2_valid & states_15_valid
        & _f0_flyTagMatches_T_237;
      f1_idleTagMatches_2_0 <=
        _f0_idleTagMatches_T_224 & io_forward_2_valid & states_0_valid
        & ~states_0_inflight & ~states_0_waitReturn;
      f1_idleTagMatches_2_1 <=
        _f0_idleTagMatches_T_231 & io_forward_2_valid & states_1_valid
        & ~states_1_inflight & ~states_1_waitReturn;
      f1_idleTagMatches_2_2 <=
        _f0_idleTagMatches_T_238 & io_forward_2_valid & states_2_valid
        & ~states_2_inflight & ~states_2_waitReturn;
      f1_idleTagMatches_2_3 <=
        _f0_idleTagMatches_T_245 & io_forward_2_valid & states_3_valid
        & ~states_3_inflight & ~states_3_waitReturn;
      f1_idleTagMatches_2_4 <=
        _f0_idleTagMatches_T_252 & io_forward_2_valid & states_4_valid
        & ~states_4_inflight & ~states_4_waitReturn;
      f1_idleTagMatches_2_5 <=
        _f0_idleTagMatches_T_259 & io_forward_2_valid & states_5_valid
        & ~states_5_inflight & ~states_5_waitReturn;
      f1_idleTagMatches_2_6 <=
        _f0_idleTagMatches_T_266 & io_forward_2_valid & states_6_valid
        & ~states_6_inflight & ~states_6_waitReturn;
      f1_idleTagMatches_2_7 <=
        _f0_idleTagMatches_T_273 & io_forward_2_valid & states_7_valid
        & ~states_7_inflight & ~states_7_waitReturn;
      f1_idleTagMatches_2_8 <=
        _f0_idleTagMatches_T_280 & io_forward_2_valid & states_8_valid
        & ~states_8_inflight & ~states_8_waitReturn;
      f1_idleTagMatches_2_9 <=
        _f0_idleTagMatches_T_287 & io_forward_2_valid & states_9_valid
        & ~states_9_inflight & ~states_9_waitReturn;
      f1_idleTagMatches_2_10 <=
        _f0_idleTagMatches_T_294 & io_forward_2_valid & states_10_valid
        & ~states_10_inflight & ~states_10_waitReturn;
      f1_idleTagMatches_2_11 <=
        _f0_idleTagMatches_T_301 & io_forward_2_valid & states_11_valid
        & ~states_11_inflight & ~states_11_waitReturn;
      f1_idleTagMatches_2_12 <=
        _f0_idleTagMatches_T_308 & io_forward_2_valid & states_12_valid
        & ~states_12_inflight & ~states_12_waitReturn;
      f1_idleTagMatches_2_13 <=
        _f0_idleTagMatches_T_315 & io_forward_2_valid & states_13_valid
        & ~states_13_inflight & ~states_13_waitReturn;
      f1_idleTagMatches_2_14 <=
        _f0_idleTagMatches_T_322 & io_forward_2_valid & states_14_valid
        & ~states_14_inflight & ~states_14_waitReturn;
      f1_idleTagMatches_2_15 <=
        _f0_idleTagMatches_T_329 & io_forward_2_valid & states_15_valid
        & ~states_15_inflight & ~states_15_waitReturn;
      f1_fwdPAddr_2 <= io_forward_2_paddr;
      f1_ptagMatches_r_32 <= entries_0_addr;
      f1_ptagMatches_r_33 <= entries_1_addr;
      f1_ptagMatches_r_34 <= entries_2_addr;
      f1_ptagMatches_r_35 <= entries_3_addr;
      f1_ptagMatches_r_36 <= entries_4_addr;
      f1_ptagMatches_r_37 <= entries_5_addr;
      f1_ptagMatches_r_38 <= entries_6_addr;
      f1_ptagMatches_r_39 <= entries_7_addr;
      f1_ptagMatches_r_40 <= entries_8_addr;
      f1_ptagMatches_r_41 <= entries_9_addr;
      f1_ptagMatches_r_42 <= entries_10_addr;
      f1_ptagMatches_r_43 <= entries_11_addr;
      f1_ptagMatches_r_44 <= entries_12_addr;
      f1_ptagMatches_r_45 <= entries_13_addr;
      f1_ptagMatches_r_46 <= entries_14_addr;
      f1_ptagMatches_r_47 <= entries_15_addr;
      f1_tagMismatchVec_2_r <= f0_vtagMatches_2_0;
      f1_tagMismatchVec_2_r_1 <= f0_validMask_0;
      f1_tagMismatchVec_2_r_2 <= f0_vtagMatches_2_1;
      f1_tagMismatchVec_2_r_3 <= f0_validMask_1;
      f1_tagMismatchVec_2_r_4 <= f0_vtagMatches_2_2;
      f1_tagMismatchVec_2_r_5 <= f0_validMask_2;
      f1_tagMismatchVec_2_r_6 <= f0_vtagMatches_2_3;
      f1_tagMismatchVec_2_r_7 <= f0_validMask_3;
      f1_tagMismatchVec_2_r_8 <= f0_vtagMatches_2_4;
      f1_tagMismatchVec_2_r_9 <= f0_validMask_4;
      f1_tagMismatchVec_2_r_10 <= f0_vtagMatches_2_5;
      f1_tagMismatchVec_2_r_11 <= f0_validMask_5;
      f1_tagMismatchVec_2_r_12 <= f0_vtagMatches_2_6;
      f1_tagMismatchVec_2_r_13 <= f0_validMask_6;
      f1_tagMismatchVec_2_r_14 <= f0_vtagMatches_2_7;
      f1_tagMismatchVec_2_r_15 <= f0_validMask_7;
      f1_tagMismatchVec_2_r_16 <= f0_vtagMatches_2_8;
      f1_tagMismatchVec_2_r_17 <= f0_validMask_8;
      f1_tagMismatchVec_2_r_18 <= f0_vtagMatches_2_9;
      f1_tagMismatchVec_2_r_19 <= f0_validMask_9;
      f1_tagMismatchVec_2_r_20 <= f0_vtagMatches_2_10;
      f1_tagMismatchVec_2_r_21 <= f0_validMask_10;
      f1_tagMismatchVec_2_r_22 <= f0_vtagMatches_2_11;
      f1_tagMismatchVec_2_r_23 <= f0_validMask_11;
      f1_tagMismatchVec_2_r_24 <= f0_vtagMatches_2_12;
      f1_tagMismatchVec_2_r_25 <= f0_validMask_12;
      f1_tagMismatchVec_2_r_26 <= f0_vtagMatches_2_13;
      f1_tagMismatchVec_2_r_27 <= f0_validMask_13;
      f1_tagMismatchVec_2_r_28 <= f0_vtagMatches_2_14;
      f1_tagMismatchVec_2_r_29 <= f0_validMask_14;
      f1_tagMismatchVec_2_r_30 <= f0_vtagMatches_2_15;
      f1_tagMismatchVec_2_r_31 <= f0_validMask_15;
    end
  end // always @(posedge)
  wire              _GEN_102 = io_lsq_resp_ready & r0_canSent;
  wire              e0_allocWaitSame =
    _e0_allocWaitSameVec_0_T & canMerge1 & ~canMerge2 | _e0_allocWaitSameVec_1_T
    & canMerge1_1 & ~canMerge2_1 | _e0_allocWaitSameVec_2_T & canMerge1_2 & ~canMerge2_2
    | _e0_allocWaitSameVec_3_T & canMerge1_3 & ~canMerge2_3 | _e0_allocWaitSameVec_4_T
    & canMerge1_4 & ~canMerge2_4 | _e0_allocWaitSameVec_5_T & canMerge1_5 & ~canMerge2_5
    | _e0_allocWaitSameVec_6_T & canMerge1_6 & ~canMerge2_6 | _e0_allocWaitSameVec_7_T
    & canMerge1_7 & ~canMerge2_7 | _e0_allocWaitSameVec_8_T & canMerge1_8 & ~canMerge2_8
    | _e0_allocWaitSameVec_9_T & canMerge1_9 & ~canMerge2_9 | _e0_allocWaitSameVec_10_T
    & canMerge1_10 & ~canMerge2_10 | _e0_allocWaitSameVec_11_T & canMerge1_11
    & ~canMerge2_11 | _e0_allocWaitSameVec_12_T & canMerge1_12 & ~canMerge2_12
    | _e0_allocWaitSameVec_13_T & canMerge1_13 & ~canMerge2_13 | _e0_allocWaitSameVec_14_T
    & canMerge1_14 & ~canMerge2_14 | _e0_allocWaitSameVec_15_T & canMerge1_15
    & ~canMerge2_15;
  wire              _perfEvents_T_17 = auto_client_out_a_ready & clientNodeOut_a_valid;
  wire              _GEN_103 = _perfEvents_T_17 & ~(|q0_canSentIdx);
  wire              _GEN_104 = _GEN_103 | states_0_inflight;
  wire              _GEN_105 = _perfEvents_T_17 & q0_canSentIdx == 4'h1;
  wire              _GEN_106 = _GEN_105 | states_1_inflight;
  wire              _GEN_107 = _perfEvents_T_17 & q0_canSentIdx == 4'h2;
  wire              _GEN_108 = _GEN_107 | states_2_inflight;
  wire              _GEN_109 = _perfEvents_T_17 & q0_canSentIdx == 4'h3;
  wire              _GEN_110 = _GEN_109 | states_3_inflight;
  wire              _GEN_111 = _perfEvents_T_17 & q0_canSentIdx == 4'h4;
  wire              _GEN_112 = _GEN_111 | states_4_inflight;
  wire              _GEN_113 = _perfEvents_T_17 & q0_canSentIdx == 4'h5;
  wire              _GEN_114 = _GEN_113 | states_5_inflight;
  wire              _GEN_115 = _perfEvents_T_17 & q0_canSentIdx == 4'h6;
  wire              _GEN_116 = _GEN_115 | states_6_inflight;
  wire              _GEN_117 = _perfEvents_T_17 & q0_canSentIdx == 4'h7;
  wire              _GEN_118 = _GEN_117 | states_7_inflight;
  wire              _GEN_119 = _perfEvents_T_17 & q0_canSentIdx == 4'h8;
  wire              _GEN_120 = _GEN_119 | states_8_inflight;
  wire              _GEN_121 = _perfEvents_T_17 & q0_canSentIdx == 4'h9;
  wire              _GEN_122 = _GEN_121 | states_9_inflight;
  wire              _GEN_123 = _perfEvents_T_17 & q0_canSentIdx == 4'hA;
  wire              _GEN_124 = _GEN_123 | states_10_inflight;
  wire              _GEN_125 = _perfEvents_T_17 & q0_canSentIdx == 4'hB;
  wire              _GEN_126 = _GEN_125 | states_11_inflight;
  wire              _GEN_127 = _perfEvents_T_17 & q0_canSentIdx == 4'hC;
  wire              _GEN_128 = _GEN_127 | states_12_inflight;
  wire              _GEN_129 = _perfEvents_T_17 & q0_canSentIdx == 4'hD;
  wire              _GEN_130 = _GEN_129 | states_13_inflight;
  wire              _GEN_131 = _perfEvents_T_17 & q0_canSentIdx == 4'hE;
  wire              _GEN_132 = _GEN_131 | states_14_inflight;
  wire              _GEN_133 = _perfEvents_T_17 & (&q0_canSentIdx);
  wire              _GEN_134 = _GEN_133 | states_15_inflight;
  wire              _GEN_135 =
    _perfEvents_T_17 & (|q0_canSentIdx) & states_0_valid & ~r0_canSentVec_0
    & _GEN_0[q0_canSentIdx][47:3] == entries_0_addr[47:3] | ~_GEN & _GEN_3
    & e0_allocWaitSame & _GEN_4 | states_0_waitSame;
  wire              _GEN_136 =
    _perfEvents_T_17 & q0_canSentIdx != 4'h1 & states_1_valid & ~r0_canSentVec_1
    & _GEN_0[q0_canSentIdx][47:3] == entries_1_addr[47:3] | ~_GEN & _GEN_3
    & e0_allocWaitSame & _GEN_6 | states_1_waitSame;
  wire              _GEN_137 =
    _perfEvents_T_17 & q0_canSentIdx != 4'h2 & states_2_valid & ~r0_canSentVec_2
    & _GEN_0[q0_canSentIdx][47:3] == entries_2_addr[47:3] | ~_GEN & _GEN_3
    & e0_allocWaitSame & _GEN_8 | states_2_waitSame;
  wire              _GEN_138 =
    _perfEvents_T_17 & q0_canSentIdx != 4'h3 & states_3_valid & ~r0_canSentVec_3
    & _GEN_0[q0_canSentIdx][47:3] == entries_3_addr[47:3] | ~_GEN & _GEN_3
    & e0_allocWaitSame & _GEN_10 | states_3_waitSame;
  wire              _GEN_139 =
    _perfEvents_T_17 & q0_canSentIdx != 4'h4 & states_4_valid & ~r0_canSentVec_4
    & _GEN_0[q0_canSentIdx][47:3] == entries_4_addr[47:3] | ~_GEN & _GEN_3
    & e0_allocWaitSame & _GEN_12 | states_4_waitSame;
  wire              _GEN_140 =
    _perfEvents_T_17 & q0_canSentIdx != 4'h5 & states_5_valid & ~r0_canSentVec_5
    & _GEN_0[q0_canSentIdx][47:3] == entries_5_addr[47:3] | ~_GEN & _GEN_3
    & e0_allocWaitSame & _GEN_14 | states_5_waitSame;
  wire              _GEN_141 =
    _perfEvents_T_17 & q0_canSentIdx != 4'h6 & states_6_valid & ~r0_canSentVec_6
    & _GEN_0[q0_canSentIdx][47:3] == entries_6_addr[47:3] | ~_GEN & _GEN_3
    & e0_allocWaitSame & _GEN_16 | states_6_waitSame;
  wire              _GEN_142 =
    _perfEvents_T_17 & q0_canSentIdx != 4'h7 & states_7_valid & ~r0_canSentVec_7
    & _GEN_0[q0_canSentIdx][47:3] == entries_7_addr[47:3] | ~_GEN & _GEN_3
    & e0_allocWaitSame & _GEN_18 | states_7_waitSame;
  wire              _GEN_143 =
    _perfEvents_T_17 & q0_canSentIdx != 4'h8 & states_8_valid & ~r0_canSentVec_8
    & _GEN_0[q0_canSentIdx][47:3] == entries_8_addr[47:3] | ~_GEN & _GEN_3
    & e0_allocWaitSame & _GEN_20 | states_8_waitSame;
  wire              _GEN_144 =
    _perfEvents_T_17 & q0_canSentIdx != 4'h9 & states_9_valid & ~r0_canSentVec_9
    & _GEN_0[q0_canSentIdx][47:3] == entries_9_addr[47:3] | ~_GEN & _GEN_3
    & e0_allocWaitSame & _GEN_22 | states_9_waitSame;
  wire              _GEN_145 =
    _perfEvents_T_17 & q0_canSentIdx != 4'hA & states_10_valid & ~r0_canSentVec_10
    & _GEN_0[q0_canSentIdx][47:3] == entries_10_addr[47:3] | ~_GEN & _GEN_3
    & e0_allocWaitSame & _GEN_24 | states_10_waitSame;
  wire              _GEN_146 =
    _perfEvents_T_17 & q0_canSentIdx != 4'hB & states_11_valid & ~r0_canSentVec_11
    & _GEN_0[q0_canSentIdx][47:3] == entries_11_addr[47:3] | ~_GEN & _GEN_3
    & e0_allocWaitSame & _GEN_26 | states_11_waitSame;
  wire              _GEN_147 =
    _perfEvents_T_17 & q0_canSentIdx != 4'hC & states_12_valid & ~r0_canSentVec_12
    & _GEN_0[q0_canSentIdx][47:3] == entries_12_addr[47:3] | ~_GEN & _GEN_3
    & e0_allocWaitSame & _GEN_28 | states_12_waitSame;
  wire              _GEN_148 =
    _perfEvents_T_17 & q0_canSentIdx != 4'hD & states_13_valid & ~r0_canSentVec_13
    & _GEN_0[q0_canSentIdx][47:3] == entries_13_addr[47:3] | ~_GEN & _GEN_3
    & e0_allocWaitSame & _GEN_30 | states_13_waitSame;
  wire              _GEN_149 =
    _perfEvents_T_17 & q0_canSentIdx != 4'hE & states_14_valid & ~r0_canSentVec_14
    & _GEN_0[q0_canSentIdx][47:3] == entries_14_addr[47:3] | ~_GEN & _GEN_3
    & e0_allocWaitSame & _GEN_32 | states_14_waitSame;
  wire              _GEN_150 =
    _perfEvents_T_17 & ~(&q0_canSentIdx) & states_15_valid & ~r0_canSentVec_15
    & _GEN_0[q0_canSentIdx][47:3] == entries_15_addr[47:3] | ~_GEN & _GEN_3
    & e0_allocWaitSame & (&e0_allocIdx) | states_15_waitSame;
  wire              _GEN_151 =
    auto_client_out_d_valid & (|auto_client_out_d_bits_source) & states_0_valid
    & states_0_waitSame
    & _GEN_0[auto_client_out_d_bits_source][47:3] == entries_0_addr[47:3];
  wire              _GEN_152 =
    auto_client_out_d_valid & auto_client_out_d_bits_source != 4'h1 & states_1_valid
    & states_1_waitSame
    & _GEN_0[auto_client_out_d_bits_source][47:3] == entries_1_addr[47:3];
  wire              _GEN_153 =
    auto_client_out_d_valid & auto_client_out_d_bits_source != 4'h2 & states_2_valid
    & states_2_waitSame
    & _GEN_0[auto_client_out_d_bits_source][47:3] == entries_2_addr[47:3];
  wire              _GEN_154 =
    auto_client_out_d_valid & auto_client_out_d_bits_source != 4'h3 & states_3_valid
    & states_3_waitSame
    & _GEN_0[auto_client_out_d_bits_source][47:3] == entries_3_addr[47:3];
  wire              _GEN_155 =
    auto_client_out_d_valid & auto_client_out_d_bits_source != 4'h4 & states_4_valid
    & states_4_waitSame
    & _GEN_0[auto_client_out_d_bits_source][47:3] == entries_4_addr[47:3];
  wire              _GEN_156 =
    auto_client_out_d_valid & auto_client_out_d_bits_source != 4'h5 & states_5_valid
    & states_5_waitSame
    & _GEN_0[auto_client_out_d_bits_source][47:3] == entries_5_addr[47:3];
  wire              _GEN_157 =
    auto_client_out_d_valid & auto_client_out_d_bits_source != 4'h6 & states_6_valid
    & states_6_waitSame
    & _GEN_0[auto_client_out_d_bits_source][47:3] == entries_6_addr[47:3];
  wire              _GEN_158 =
    auto_client_out_d_valid & auto_client_out_d_bits_source != 4'h7 & states_7_valid
    & states_7_waitSame
    & _GEN_0[auto_client_out_d_bits_source][47:3] == entries_7_addr[47:3];
  wire              _GEN_159 =
    auto_client_out_d_valid & auto_client_out_d_bits_source != 4'h8 & states_8_valid
    & states_8_waitSame
    & _GEN_0[auto_client_out_d_bits_source][47:3] == entries_8_addr[47:3];
  wire              _GEN_160 =
    auto_client_out_d_valid & auto_client_out_d_bits_source != 4'h9 & states_9_valid
    & states_9_waitSame
    & _GEN_0[auto_client_out_d_bits_source][47:3] == entries_9_addr[47:3];
  wire              _GEN_161 =
    auto_client_out_d_valid & auto_client_out_d_bits_source != 4'hA & states_10_valid
    & states_10_waitSame
    & _GEN_0[auto_client_out_d_bits_source][47:3] == entries_10_addr[47:3];
  wire              _GEN_162 =
    auto_client_out_d_valid & auto_client_out_d_bits_source != 4'hB & states_11_valid
    & states_11_waitSame
    & _GEN_0[auto_client_out_d_bits_source][47:3] == entries_11_addr[47:3];
  wire              _GEN_163 =
    auto_client_out_d_valid & auto_client_out_d_bits_source != 4'hC & states_12_valid
    & states_12_waitSame
    & _GEN_0[auto_client_out_d_bits_source][47:3] == entries_12_addr[47:3];
  wire              _GEN_164 =
    auto_client_out_d_valid & auto_client_out_d_bits_source != 4'hD & states_13_valid
    & states_13_waitSame
    & _GEN_0[auto_client_out_d_bits_source][47:3] == entries_13_addr[47:3];
  wire              _GEN_165 =
    auto_client_out_d_valid & auto_client_out_d_bits_source != 4'hE & states_14_valid
    & states_14_waitSame
    & _GEN_0[auto_client_out_d_bits_source][47:3] == entries_14_addr[47:3];
  wire              _GEN_166 =
    auto_client_out_d_valid & ~(&auto_client_out_d_bits_source) & states_15_valid
    & states_15_waitSame
    & _GEN_0[auto_client_out_d_bits_source][47:3] == entries_15_addr[47:3];
  wire              _GEN_167 = r0_canSentIdx == 4'h0;
  wire              _GEN_168 = _GEN_102 & _GEN_167;
  wire              _GEN_169 = r0_canSentIdx == 4'h1;
  wire              _GEN_170 = _GEN_102 & _GEN_169;
  wire              _GEN_171 = r0_canSentIdx == 4'h2;
  wire              _GEN_172 = _GEN_102 & _GEN_171;
  wire              _GEN_173 = r0_canSentIdx == 4'h3;
  wire              _GEN_174 = _GEN_102 & _GEN_173;
  wire              _GEN_175 = r0_canSentIdx == 4'h4;
  wire              _GEN_176 = _GEN_102 & _GEN_175;
  wire              _GEN_177 = r0_canSentIdx == 4'h5;
  wire              _GEN_178 = _GEN_102 & _GEN_177;
  wire              _GEN_179 = r0_canSentIdx == 4'h6;
  wire              _GEN_180 = _GEN_102 & _GEN_179;
  wire              _GEN_181 = r0_canSentIdx == 4'h7;
  wire              _GEN_182 = _GEN_102 & _GEN_181;
  wire              _GEN_183 = r0_canSentIdx == 4'h8;
  wire              _GEN_184 = _GEN_102 & _GEN_183;
  wire              _GEN_185 = r0_canSentIdx == 4'h9;
  wire              _GEN_186 = _GEN_102 & _GEN_185;
  wire              _GEN_187 = r0_canSentIdx == 4'hA;
  wire              _GEN_188 = _GEN_102 & _GEN_187;
  wire              _GEN_189 = r0_canSentIdx == 4'hB;
  wire              _GEN_190 = _GEN_102 & _GEN_189;
  wire              _GEN_191 = r0_canSentIdx == 4'hC;
  wire              _GEN_192 = _GEN_102 & _GEN_191;
  wire              _GEN_193 = r0_canSentIdx == 4'hD;
  wire              _GEN_194 = _GEN_102 & _GEN_193;
  wire              _GEN_195 = r0_canSentIdx == 4'hE;
  wire              _GEN_196 = _GEN_102 & _GEN_195;
  wire              _GEN_197 = _GEN_102 & (&r0_canSentIdx);
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      states_0_valid <= 1'h0;
      states_0_inflight <= 1'h0;
      states_0_waitSame <= 1'h0;
      states_0_waitReturn <= 1'h0;
      states_1_valid <= 1'h0;
      states_1_inflight <= 1'h0;
      states_1_waitSame <= 1'h0;
      states_1_waitReturn <= 1'h0;
      states_2_valid <= 1'h0;
      states_2_inflight <= 1'h0;
      states_2_waitSame <= 1'h0;
      states_2_waitReturn <= 1'h0;
      states_3_valid <= 1'h0;
      states_3_inflight <= 1'h0;
      states_3_waitSame <= 1'h0;
      states_3_waitReturn <= 1'h0;
      states_4_valid <= 1'h0;
      states_4_inflight <= 1'h0;
      states_4_waitSame <= 1'h0;
      states_4_waitReturn <= 1'h0;
      states_5_valid <= 1'h0;
      states_5_inflight <= 1'h0;
      states_5_waitSame <= 1'h0;
      states_5_waitReturn <= 1'h0;
      states_6_valid <= 1'h0;
      states_6_inflight <= 1'h0;
      states_6_waitSame <= 1'h0;
      states_6_waitReturn <= 1'h0;
      states_7_valid <= 1'h0;
      states_7_inflight <= 1'h0;
      states_7_waitSame <= 1'h0;
      states_7_waitReturn <= 1'h0;
      states_8_valid <= 1'h0;
      states_8_inflight <= 1'h0;
      states_8_waitSame <= 1'h0;
      states_8_waitReturn <= 1'h0;
      states_9_valid <= 1'h0;
      states_9_inflight <= 1'h0;
      states_9_waitSame <= 1'h0;
      states_9_waitReturn <= 1'h0;
      states_10_valid <= 1'h0;
      states_10_inflight <= 1'h0;
      states_10_waitSame <= 1'h0;
      states_10_waitReturn <= 1'h0;
      states_11_valid <= 1'h0;
      states_11_inflight <= 1'h0;
      states_11_waitSame <= 1'h0;
      states_11_waitReturn <= 1'h0;
      states_12_valid <= 1'h0;
      states_12_inflight <= 1'h0;
      states_12_waitSame <= 1'h0;
      states_12_waitReturn <= 1'h0;
      states_13_valid <= 1'h0;
      states_13_inflight <= 1'h0;
      states_13_waitSame <= 1'h0;
      states_13_waitReturn <= 1'h0;
      states_14_valid <= 1'h0;
      states_14_inflight <= 1'h0;
      states_14_waitSame <= 1'h0;
      states_14_waitReturn <= 1'h0;
      states_15_valid <= 1'h0;
      states_15_inflight <= 1'h0;
      states_15_waitSame <= 1'h0;
      states_15_waitReturn <= 1'h0;
      uState <= 2'h0;
      noPending_0 <= 1'h1;
      noPending_1 <= 1'h1;
      noPending_2 <= 1'h1;
      noPending_3 <= 1'h1;
      noPending_4 <= 1'h1;
      noPending_5 <= 1'h1;
      noPending_6 <= 1'h1;
      noPending_7 <= 1'h1;
      noPending_8 <= 1'h1;
      noPending_9 <= 1'h1;
      noPending_10 <= 1'h1;
      noPending_11 <= 1'h1;
      noPending_12 <= 1'h1;
      noPending_13 <= 1'h1;
      noPending_14 <= 1'h1;
      noPending_15 <= 1'h1;
      do_uarch_drain <= 1'h0;
      io_wfi_wfiSafe_last_REG <= 1'h0;
    end
    else begin
      states_0_valid <= ~_GEN_168 & (~_GEN & _GEN_5 | states_0_valid);
      if (_GEN_102) begin
        states_0_inflight <= ~(_GEN_167 | _GEN_50) & _GEN_104;
        states_0_waitSame <= ~(_GEN_167 | _GEN_151) & _GEN_135;
        states_1_inflight <= ~(_GEN_169 | _GEN_51) & _GEN_106;
        states_1_waitSame <= ~(_GEN_169 | _GEN_152) & _GEN_136;
        states_2_inflight <= ~(_GEN_171 | _GEN_52) & _GEN_108;
        states_2_waitSame <= ~(_GEN_171 | _GEN_153) & _GEN_137;
        states_3_inflight <= ~(_GEN_173 | _GEN_53) & _GEN_110;
        states_3_waitSame <= ~(_GEN_173 | _GEN_154) & _GEN_138;
        states_4_inflight <= ~(_GEN_175 | _GEN_54) & _GEN_112;
        states_4_waitSame <= ~(_GEN_175 | _GEN_155) & _GEN_139;
        states_5_inflight <= ~(_GEN_177 | _GEN_55) & _GEN_114;
        states_5_waitSame <= ~(_GEN_177 | _GEN_156) & _GEN_140;
        states_6_inflight <= ~(_GEN_179 | _GEN_56) & _GEN_116;
        states_6_waitSame <= ~(_GEN_179 | _GEN_157) & _GEN_141;
        states_7_inflight <= ~(_GEN_181 | _GEN_57) & _GEN_118;
        states_7_waitSame <= ~(_GEN_181 | _GEN_158) & _GEN_142;
        states_8_inflight <= ~(_GEN_183 | _GEN_58) & _GEN_120;
        states_8_waitSame <= ~(_GEN_183 | _GEN_159) & _GEN_143;
        states_9_inflight <= ~(_GEN_185 | _GEN_59) & _GEN_122;
        states_9_waitSame <= ~(_GEN_185 | _GEN_160) & _GEN_144;
        states_10_inflight <= ~(_GEN_187 | _GEN_60) & _GEN_124;
        states_10_waitSame <= ~(_GEN_187 | _GEN_161) & _GEN_145;
        states_11_inflight <= ~(_GEN_189 | _GEN_61) & _GEN_126;
        states_11_waitSame <= ~(_GEN_189 | _GEN_162) & _GEN_146;
        states_12_inflight <= ~(_GEN_191 | _GEN_62) & _GEN_128;
        states_12_waitSame <= ~(_GEN_191 | _GEN_163) & _GEN_147;
        states_13_inflight <= ~(_GEN_193 | _GEN_63) & _GEN_130;
        states_13_waitSame <= ~(_GEN_193 | _GEN_164) & _GEN_148;
        states_14_inflight <= ~(_GEN_195 | _GEN_64) & _GEN_132;
        states_14_waitSame <= ~(_GEN_195 | _GEN_165) & _GEN_149;
        states_15_inflight <= ~((&r0_canSentIdx) | _GEN_65) & _GEN_134;
        states_15_waitSame <= ~((&r0_canSentIdx) | _GEN_166) & _GEN_150;
      end
      else begin
        states_0_inflight <= ~_GEN_50 & _GEN_104;
        states_0_waitSame <= ~_GEN_151 & _GEN_135;
        states_1_inflight <= ~_GEN_51 & _GEN_106;
        states_1_waitSame <= ~_GEN_152 & _GEN_136;
        states_2_inflight <= ~_GEN_52 & _GEN_108;
        states_2_waitSame <= ~_GEN_153 & _GEN_137;
        states_3_inflight <= ~_GEN_53 & _GEN_110;
        states_3_waitSame <= ~_GEN_154 & _GEN_138;
        states_4_inflight <= ~_GEN_54 & _GEN_112;
        states_4_waitSame <= ~_GEN_155 & _GEN_139;
        states_5_inflight <= ~_GEN_55 & _GEN_114;
        states_5_waitSame <= ~_GEN_156 & _GEN_140;
        states_6_inflight <= ~_GEN_56 & _GEN_116;
        states_6_waitSame <= ~_GEN_157 & _GEN_141;
        states_7_inflight <= ~_GEN_57 & _GEN_118;
        states_7_waitSame <= ~_GEN_158 & _GEN_142;
        states_8_inflight <= ~_GEN_58 & _GEN_120;
        states_8_waitSame <= ~_GEN_159 & _GEN_143;
        states_9_inflight <= ~_GEN_59 & _GEN_122;
        states_9_waitSame <= ~_GEN_160 & _GEN_144;
        states_10_inflight <= ~_GEN_60 & _GEN_124;
        states_10_waitSame <= ~_GEN_161 & _GEN_145;
        states_11_inflight <= ~_GEN_61 & _GEN_126;
        states_11_waitSame <= ~_GEN_162 & _GEN_146;
        states_12_inflight <= ~_GEN_62 & _GEN_128;
        states_12_waitSame <= ~_GEN_163 & _GEN_147;
        states_13_inflight <= ~_GEN_63 & _GEN_130;
        states_13_waitSame <= ~_GEN_164 & _GEN_148;
        states_14_inflight <= ~_GEN_64 & _GEN_132;
        states_14_waitSame <= ~_GEN_165 & _GEN_149;
        states_15_inflight <= ~_GEN_65 & _GEN_134;
        states_15_waitSame <= ~_GEN_166 & _GEN_150;
      end
      states_0_waitReturn <= ~_GEN_168 & (_GEN_50 | states_0_waitReturn);
      states_1_valid <= ~_GEN_170 & (~_GEN & _GEN_7 | states_1_valid);
      states_1_waitReturn <= ~_GEN_170 & (_GEN_51 | states_1_waitReturn);
      states_2_valid <= ~_GEN_172 & (~_GEN & _GEN_9 | states_2_valid);
      states_2_waitReturn <= ~_GEN_172 & (_GEN_52 | states_2_waitReturn);
      states_3_valid <= ~_GEN_174 & (~_GEN & _GEN_11 | states_3_valid);
      states_3_waitReturn <= ~_GEN_174 & (_GEN_53 | states_3_waitReturn);
      states_4_valid <= ~_GEN_176 & (~_GEN & _GEN_13 | states_4_valid);
      states_4_waitReturn <= ~_GEN_176 & (_GEN_54 | states_4_waitReturn);
      states_5_valid <= ~_GEN_178 & (~_GEN & _GEN_15 | states_5_valid);
      states_5_waitReturn <= ~_GEN_178 & (_GEN_55 | states_5_waitReturn);
      states_6_valid <= ~_GEN_180 & (~_GEN & _GEN_17 | states_6_valid);
      states_6_waitReturn <= ~_GEN_180 & (_GEN_56 | states_6_waitReturn);
      states_7_valid <= ~_GEN_182 & (~_GEN & _GEN_19 | states_7_valid);
      states_7_waitReturn <= ~_GEN_182 & (_GEN_57 | states_7_waitReturn);
      states_8_valid <= ~_GEN_184 & (~_GEN & _GEN_21 | states_8_valid);
      states_8_waitReturn <= ~_GEN_184 & (_GEN_58 | states_8_waitReturn);
      states_9_valid <= ~_GEN_186 & (~_GEN & _GEN_23 | states_9_valid);
      states_9_waitReturn <= ~_GEN_186 & (_GEN_59 | states_9_waitReturn);
      states_10_valid <= ~_GEN_188 & (~_GEN & _GEN_25 | states_10_valid);
      states_10_waitReturn <= ~_GEN_188 & (_GEN_60 | states_10_waitReturn);
      states_11_valid <= ~_GEN_190 & (~_GEN & _GEN_27 | states_11_valid);
      states_11_waitReturn <= ~_GEN_190 & (_GEN_61 | states_11_waitReturn);
      states_12_valid <= ~_GEN_192 & (~_GEN & _GEN_29 | states_12_valid);
      states_12_waitReturn <= ~_GEN_192 & (_GEN_62 | states_12_waitReturn);
      states_13_valid <= ~_GEN_194 & (~_GEN & _GEN_31 | states_13_valid);
      states_13_waitReturn <= ~_GEN_194 & (_GEN_63 | states_13_waitReturn);
      states_14_valid <= ~_GEN_196 & (~_GEN & _GEN_33 | states_14_valid);
      states_14_waitReturn <= ~_GEN_196 & (_GEN_64 | states_14_waitReturn);
      states_15_valid <= ~_GEN_197 & (~_GEN & _GEN_34 | states_15_valid);
      states_15_waitReturn <= ~_GEN_197 & (_GEN_65 | states_15_waitReturn);
      if (|uState) begin
        if (uState == 2'h1) begin
          if (auto_client_out_d_valid)
            uState <= 2'h2;
        end
        else if (uState == 2'h2 & _GEN_102)
          uState <= 2'h0;
      end
      else if (auto_client_out_a_ready & clientNodeOut_a_valid)
        uState <= 2'h1;
      noPending_0 <= _GEN_50 | ~_GEN_103 & noPending_0;
      noPending_1 <= _GEN_51 | ~_GEN_105 & noPending_1;
      noPending_2 <= _GEN_52 | ~_GEN_107 & noPending_2;
      noPending_3 <= _GEN_53 | ~_GEN_109 & noPending_3;
      noPending_4 <= _GEN_54 | ~_GEN_111 & noPending_4;
      noPending_5 <= _GEN_55 | ~_GEN_113 & noPending_5;
      noPending_6 <= _GEN_56 | ~_GEN_115 & noPending_6;
      noPending_7 <= _GEN_57 | ~_GEN_117 & noPending_7;
      noPending_8 <= _GEN_58 | ~_GEN_119 & noPending_8;
      noPending_9 <= _GEN_59 | ~_GEN_121 & noPending_9;
      noPending_10 <= _GEN_60 | ~_GEN_123 & noPending_10;
      noPending_11 <= _GEN_61 | ~_GEN_125 & noPending_11;
      noPending_12 <= _GEN_62 | ~_GEN_127 & noPending_12;
      noPending_13 <= _GEN_63 | ~_GEN_129 & noPending_13;
      noPending_14 <= _GEN_64 | ~_GEN_131 & noPending_14;
      noPending_15 <= _GEN_65 | ~_GEN_133 & noPending_15;
      do_uarch_drain <=
        ((|{|_f1_tagMismatchVec_2_T_48,
            |_f1_tagMismatchVec_1_T_48,
            |_f1_tagMismatchVec_0_T_48}) & (|_empty_T) | io_flush_valid) & (|_empty_T);
      io_wfi_wfiSafe_last_REG <=
        (&{noPending_15,
           noPending_14,
           noPending_13,
           noPending_12,
           noPending_11,
           noPending_10,
           noPending_9,
           noPending_8,
           noPending_7,
           noPending_6,
           noPending_5,
           noPending_4,
           noPending_3,
           noPending_2,
           noPending_1,
           noPending_0}) & io_wfi_wfiReq;
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:218];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [7:0] i = 8'h0; i < 8'hDB; i += 8'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        entries_0_cmd = _RANDOM[8'h0][4:0];
        entries_0_addr = {_RANDOM[8'h0][31:5], _RANDOM[8'h1][20:0]};
        entries_0_vaddr = {_RANDOM[8'h1][31:21], _RANDOM[8'h2], _RANDOM[8'h3][6:0]};
        entries_0_data = {_RANDOM[8'h3][31:7], _RANDOM[8'h4], _RANDOM[8'h5][6:0]};
        entries_0_mask = _RANDOM[8'h5][14:7];
        entries_0_nc = _RANDOM[8'h5][15];
        entries_0_memBackTypeMM = _RANDOM[8'h5][16];
        entries_0_resp_denied = _RANDOM[8'h5][18];
        entries_0_resp_corrupt = _RANDOM[8'h5][19];
        entries_1_cmd = _RANDOM[8'h5][24:20];
        entries_1_addr = {_RANDOM[8'h5][31:25], _RANDOM[8'h6], _RANDOM[8'h7][8:0]};
        entries_1_vaddr = {_RANDOM[8'h7][31:9], _RANDOM[8'h8][26:0]};
        entries_1_data = {_RANDOM[8'h8][31:27], _RANDOM[8'h9], _RANDOM[8'hA][26:0]};
        entries_1_mask = {_RANDOM[8'hA][31:27], _RANDOM[8'hB][2:0]};
        entries_1_nc = _RANDOM[8'hB][3];
        entries_1_memBackTypeMM = _RANDOM[8'hB][4];
        entries_1_resp_denied = _RANDOM[8'hB][6];
        entries_1_resp_corrupt = _RANDOM[8'hB][7];
        entries_2_cmd = _RANDOM[8'hB][12:8];
        entries_2_addr = {_RANDOM[8'hB][31:13], _RANDOM[8'hC][28:0]};
        entries_2_vaddr = {_RANDOM[8'hC][31:29], _RANDOM[8'hD], _RANDOM[8'hE][14:0]};
        entries_2_data = {_RANDOM[8'hE][31:15], _RANDOM[8'hF], _RANDOM[8'h10][14:0]};
        entries_2_mask = _RANDOM[8'h10][22:15];
        entries_2_nc = _RANDOM[8'h10][23];
        entries_2_memBackTypeMM = _RANDOM[8'h10][24];
        entries_2_resp_denied = _RANDOM[8'h10][26];
        entries_2_resp_corrupt = _RANDOM[8'h10][27];
        entries_3_cmd = {_RANDOM[8'h10][31:28], _RANDOM[8'h11][0]};
        entries_3_addr = {_RANDOM[8'h11][31:1], _RANDOM[8'h12][16:0]};
        entries_3_vaddr = {_RANDOM[8'h12][31:17], _RANDOM[8'h13], _RANDOM[8'h14][2:0]};
        entries_3_data = {_RANDOM[8'h14][31:3], _RANDOM[8'h15], _RANDOM[8'h16][2:0]};
        entries_3_mask = _RANDOM[8'h16][10:3];
        entries_3_nc = _RANDOM[8'h16][11];
        entries_3_memBackTypeMM = _RANDOM[8'h16][12];
        entries_3_resp_denied = _RANDOM[8'h16][14];
        entries_3_resp_corrupt = _RANDOM[8'h16][15];
        entries_4_cmd = _RANDOM[8'h16][20:16];
        entries_4_addr = {_RANDOM[8'h16][31:21], _RANDOM[8'h17], _RANDOM[8'h18][4:0]};
        entries_4_vaddr = {_RANDOM[8'h18][31:5], _RANDOM[8'h19][22:0]};
        entries_4_data = {_RANDOM[8'h19][31:23], _RANDOM[8'h1A], _RANDOM[8'h1B][22:0]};
        entries_4_mask = _RANDOM[8'h1B][30:23];
        entries_4_nc = _RANDOM[8'h1B][31];
        entries_4_memBackTypeMM = _RANDOM[8'h1C][0];
        entries_4_resp_denied = _RANDOM[8'h1C][2];
        entries_4_resp_corrupt = _RANDOM[8'h1C][3];
        entries_5_cmd = _RANDOM[8'h1C][8:4];
        entries_5_addr = {_RANDOM[8'h1C][31:9], _RANDOM[8'h1D][24:0]};
        entries_5_vaddr = {_RANDOM[8'h1D][31:25], _RANDOM[8'h1E], _RANDOM[8'h1F][10:0]};
        entries_5_data = {_RANDOM[8'h1F][31:11], _RANDOM[8'h20], _RANDOM[8'h21][10:0]};
        entries_5_mask = _RANDOM[8'h21][18:11];
        entries_5_nc = _RANDOM[8'h21][19];
        entries_5_memBackTypeMM = _RANDOM[8'h21][20];
        entries_5_resp_denied = _RANDOM[8'h21][22];
        entries_5_resp_corrupt = _RANDOM[8'h21][23];
        entries_6_cmd = _RANDOM[8'h21][28:24];
        entries_6_addr = {_RANDOM[8'h21][31:29], _RANDOM[8'h22], _RANDOM[8'h23][12:0]};
        entries_6_vaddr = {_RANDOM[8'h23][31:13], _RANDOM[8'h24][30:0]};
        entries_6_data = {_RANDOM[8'h24][31], _RANDOM[8'h25], _RANDOM[8'h26][30:0]};
        entries_6_mask = {_RANDOM[8'h26][31], _RANDOM[8'h27][6:0]};
        entries_6_nc = _RANDOM[8'h27][7];
        entries_6_memBackTypeMM = _RANDOM[8'h27][8];
        entries_6_resp_denied = _RANDOM[8'h27][10];
        entries_6_resp_corrupt = _RANDOM[8'h27][11];
        entries_7_cmd = _RANDOM[8'h27][16:12];
        entries_7_addr = {_RANDOM[8'h27][31:17], _RANDOM[8'h28], _RANDOM[8'h29][0]};
        entries_7_vaddr = {_RANDOM[8'h29][31:1], _RANDOM[8'h2A][18:0]};
        entries_7_data = {_RANDOM[8'h2A][31:19], _RANDOM[8'h2B], _RANDOM[8'h2C][18:0]};
        entries_7_mask = _RANDOM[8'h2C][26:19];
        entries_7_nc = _RANDOM[8'h2C][27];
        entries_7_memBackTypeMM = _RANDOM[8'h2C][28];
        entries_7_resp_denied = _RANDOM[8'h2C][30];
        entries_7_resp_corrupt = _RANDOM[8'h2C][31];
        entries_8_cmd = _RANDOM[8'h2D][4:0];
        entries_8_addr = {_RANDOM[8'h2D][31:5], _RANDOM[8'h2E][20:0]};
        entries_8_vaddr = {_RANDOM[8'h2E][31:21], _RANDOM[8'h2F], _RANDOM[8'h30][6:0]};
        entries_8_data = {_RANDOM[8'h30][31:7], _RANDOM[8'h31], _RANDOM[8'h32][6:0]};
        entries_8_mask = _RANDOM[8'h32][14:7];
        entries_8_nc = _RANDOM[8'h32][15];
        entries_8_memBackTypeMM = _RANDOM[8'h32][16];
        entries_8_resp_denied = _RANDOM[8'h32][18];
        entries_8_resp_corrupt = _RANDOM[8'h32][19];
        entries_9_cmd = _RANDOM[8'h32][24:20];
        entries_9_addr = {_RANDOM[8'h32][31:25], _RANDOM[8'h33], _RANDOM[8'h34][8:0]};
        entries_9_vaddr = {_RANDOM[8'h34][31:9], _RANDOM[8'h35][26:0]};
        entries_9_data = {_RANDOM[8'h35][31:27], _RANDOM[8'h36], _RANDOM[8'h37][26:0]};
        entries_9_mask = {_RANDOM[8'h37][31:27], _RANDOM[8'h38][2:0]};
        entries_9_nc = _RANDOM[8'h38][3];
        entries_9_memBackTypeMM = _RANDOM[8'h38][4];
        entries_9_resp_denied = _RANDOM[8'h38][6];
        entries_9_resp_corrupt = _RANDOM[8'h38][7];
        entries_10_cmd = _RANDOM[8'h38][12:8];
        entries_10_addr = {_RANDOM[8'h38][31:13], _RANDOM[8'h39][28:0]};
        entries_10_vaddr = {_RANDOM[8'h39][31:29], _RANDOM[8'h3A], _RANDOM[8'h3B][14:0]};
        entries_10_data = {_RANDOM[8'h3B][31:15], _RANDOM[8'h3C], _RANDOM[8'h3D][14:0]};
        entries_10_mask = _RANDOM[8'h3D][22:15];
        entries_10_nc = _RANDOM[8'h3D][23];
        entries_10_memBackTypeMM = _RANDOM[8'h3D][24];
        entries_10_resp_denied = _RANDOM[8'h3D][26];
        entries_10_resp_corrupt = _RANDOM[8'h3D][27];
        entries_11_cmd = {_RANDOM[8'h3D][31:28], _RANDOM[8'h3E][0]};
        entries_11_addr = {_RANDOM[8'h3E][31:1], _RANDOM[8'h3F][16:0]};
        entries_11_vaddr = {_RANDOM[8'h3F][31:17], _RANDOM[8'h40], _RANDOM[8'h41][2:0]};
        entries_11_data = {_RANDOM[8'h41][31:3], _RANDOM[8'h42], _RANDOM[8'h43][2:0]};
        entries_11_mask = _RANDOM[8'h43][10:3];
        entries_11_nc = _RANDOM[8'h43][11];
        entries_11_memBackTypeMM = _RANDOM[8'h43][12];
        entries_11_resp_denied = _RANDOM[8'h43][14];
        entries_11_resp_corrupt = _RANDOM[8'h43][15];
        entries_12_cmd = _RANDOM[8'h43][20:16];
        entries_12_addr = {_RANDOM[8'h43][31:21], _RANDOM[8'h44], _RANDOM[8'h45][4:0]};
        entries_12_vaddr = {_RANDOM[8'h45][31:5], _RANDOM[8'h46][22:0]};
        entries_12_data = {_RANDOM[8'h46][31:23], _RANDOM[8'h47], _RANDOM[8'h48][22:0]};
        entries_12_mask = _RANDOM[8'h48][30:23];
        entries_12_nc = _RANDOM[8'h48][31];
        entries_12_memBackTypeMM = _RANDOM[8'h49][0];
        entries_12_resp_denied = _RANDOM[8'h49][2];
        entries_12_resp_corrupt = _RANDOM[8'h49][3];
        entries_13_cmd = _RANDOM[8'h49][8:4];
        entries_13_addr = {_RANDOM[8'h49][31:9], _RANDOM[8'h4A][24:0]};
        entries_13_vaddr = {_RANDOM[8'h4A][31:25], _RANDOM[8'h4B], _RANDOM[8'h4C][10:0]};
        entries_13_data = {_RANDOM[8'h4C][31:11], _RANDOM[8'h4D], _RANDOM[8'h4E][10:0]};
        entries_13_mask = _RANDOM[8'h4E][18:11];
        entries_13_nc = _RANDOM[8'h4E][19];
        entries_13_memBackTypeMM = _RANDOM[8'h4E][20];
        entries_13_resp_denied = _RANDOM[8'h4E][22];
        entries_13_resp_corrupt = _RANDOM[8'h4E][23];
        entries_14_cmd = _RANDOM[8'h4E][28:24];
        entries_14_addr = {_RANDOM[8'h4E][31:29], _RANDOM[8'h4F], _RANDOM[8'h50][12:0]};
        entries_14_vaddr = {_RANDOM[8'h50][31:13], _RANDOM[8'h51][30:0]};
        entries_14_data = {_RANDOM[8'h51][31], _RANDOM[8'h52], _RANDOM[8'h53][30:0]};
        entries_14_mask = {_RANDOM[8'h53][31], _RANDOM[8'h54][6:0]};
        entries_14_nc = _RANDOM[8'h54][7];
        entries_14_memBackTypeMM = _RANDOM[8'h54][8];
        entries_14_resp_denied = _RANDOM[8'h54][10];
        entries_14_resp_corrupt = _RANDOM[8'h54][11];
        entries_15_cmd = _RANDOM[8'h54][16:12];
        entries_15_addr = {_RANDOM[8'h54][31:17], _RANDOM[8'h55], _RANDOM[8'h56][0]};
        entries_15_vaddr = {_RANDOM[8'h56][31:1], _RANDOM[8'h57][18:0]};
        entries_15_data = {_RANDOM[8'h57][31:19], _RANDOM[8'h58], _RANDOM[8'h59][18:0]};
        entries_15_mask = _RANDOM[8'h59][26:19];
        entries_15_nc = _RANDOM[8'h59][27];
        entries_15_memBackTypeMM = _RANDOM[8'h59][28];
        entries_15_resp_denied = _RANDOM[8'h59][30];
        entries_15_resp_corrupt = _RANDOM[8'h59][31];
        states_0_valid = _RANDOM[8'h5A][0];
        states_0_inflight = _RANDOM[8'h5A][1];
        states_0_waitSame = _RANDOM[8'h5A][2];
        states_0_waitReturn = _RANDOM[8'h5A][3];
        states_1_valid = _RANDOM[8'h5A][4];
        states_1_inflight = _RANDOM[8'h5A][5];
        states_1_waitSame = _RANDOM[8'h5A][6];
        states_1_waitReturn = _RANDOM[8'h5A][7];
        states_2_valid = _RANDOM[8'h5A][8];
        states_2_inflight = _RANDOM[8'h5A][9];
        states_2_waitSame = _RANDOM[8'h5A][10];
        states_2_waitReturn = _RANDOM[8'h5A][11];
        states_3_valid = _RANDOM[8'h5A][12];
        states_3_inflight = _RANDOM[8'h5A][13];
        states_3_waitSame = _RANDOM[8'h5A][14];
        states_3_waitReturn = _RANDOM[8'h5A][15];
        states_4_valid = _RANDOM[8'h5A][16];
        states_4_inflight = _RANDOM[8'h5A][17];
        states_4_waitSame = _RANDOM[8'h5A][18];
        states_4_waitReturn = _RANDOM[8'h5A][19];
        states_5_valid = _RANDOM[8'h5A][20];
        states_5_inflight = _RANDOM[8'h5A][21];
        states_5_waitSame = _RANDOM[8'h5A][22];
        states_5_waitReturn = _RANDOM[8'h5A][23];
        states_6_valid = _RANDOM[8'h5A][24];
        states_6_inflight = _RANDOM[8'h5A][25];
        states_6_waitSame = _RANDOM[8'h5A][26];
        states_6_waitReturn = _RANDOM[8'h5A][27];
        states_7_valid = _RANDOM[8'h5A][28];
        states_7_inflight = _RANDOM[8'h5A][29];
        states_7_waitSame = _RANDOM[8'h5A][30];
        states_7_waitReturn = _RANDOM[8'h5A][31];
        states_8_valid = _RANDOM[8'h5B][0];
        states_8_inflight = _RANDOM[8'h5B][1];
        states_8_waitSame = _RANDOM[8'h5B][2];
        states_8_waitReturn = _RANDOM[8'h5B][3];
        states_9_valid = _RANDOM[8'h5B][4];
        states_9_inflight = _RANDOM[8'h5B][5];
        states_9_waitSame = _RANDOM[8'h5B][6];
        states_9_waitReturn = _RANDOM[8'h5B][7];
        states_10_valid = _RANDOM[8'h5B][8];
        states_10_inflight = _RANDOM[8'h5B][9];
        states_10_waitSame = _RANDOM[8'h5B][10];
        states_10_waitReturn = _RANDOM[8'h5B][11];
        states_11_valid = _RANDOM[8'h5B][12];
        states_11_inflight = _RANDOM[8'h5B][13];
        states_11_waitSame = _RANDOM[8'h5B][14];
        states_11_waitReturn = _RANDOM[8'h5B][15];
        states_12_valid = _RANDOM[8'h5B][16];
        states_12_inflight = _RANDOM[8'h5B][17];
        states_12_waitSame = _RANDOM[8'h5B][18];
        states_12_waitReturn = _RANDOM[8'h5B][19];
        states_13_valid = _RANDOM[8'h5B][20];
        states_13_inflight = _RANDOM[8'h5B][21];
        states_13_waitSame = _RANDOM[8'h5B][22];
        states_13_waitReturn = _RANDOM[8'h5B][23];
        states_14_valid = _RANDOM[8'h5B][24];
        states_14_inflight = _RANDOM[8'h5B][25];
        states_14_waitSame = _RANDOM[8'h5B][26];
        states_14_waitReturn = _RANDOM[8'h5B][27];
        states_15_valid = _RANDOM[8'h5B][28];
        states_15_inflight = _RANDOM[8'h5B][29];
        states_15_waitSame = _RANDOM[8'h5B][30];
        states_15_waitReturn = _RANDOM[8'h5B][31];
        uState = _RANDOM[8'h5C][1:0];
        noPending_0 = _RANDOM[8'h5C][2];
        noPending_1 = _RANDOM[8'h5C][3];
        noPending_2 = _RANDOM[8'h5C][4];
        noPending_3 = _RANDOM[8'h5C][5];
        noPending_4 = _RANDOM[8'h5C][6];
        noPending_5 = _RANDOM[8'h5C][7];
        noPending_6 = _RANDOM[8'h5C][8];
        noPending_7 = _RANDOM[8'h5C][9];
        noPending_8 = _RANDOM[8'h5C][10];
        noPending_9 = _RANDOM[8'h5C][11];
        noPending_10 = _RANDOM[8'h5C][12];
        noPending_11 = _RANDOM[8'h5C][13];
        noPending_12 = _RANDOM[8'h5C][14];
        noPending_13 = _RANDOM[8'h5C][15];
        noPending_14 = _RANDOM[8'h5C][16];
        noPending_15 = _RANDOM[8'h5C][17];
        do_uarch_drain = _RANDOM[8'h5C][18];
        io_lsq_idResp_valid_REG = _RANDOM[8'h5C][19];
        io_lsq_idResp_bits_mid_r = _RANDOM[8'h5C][26:20];
        io_lsq_idResp_bits_sid_r = _RANDOM[8'h5C][30:27];
        io_lsq_idResp_bits_is2lq_r = _RANDOM[8'h5C][31];
        io_lsq_idResp_bits_nc_r = _RANDOM[8'h5D][0];
        io_wfi_wfiSafe_last_REG = _RANDOM[8'h5D][4];
        f1_fwdMaskCandidates_r = _RANDOM[8'h5D][12:5];
        f1_fwdMaskCandidates_r_1 = _RANDOM[8'h5D][20:13];
        f1_fwdMaskCandidates_r_2 = _RANDOM[8'h5D][28:21];
        f1_fwdMaskCandidates_r_3 = {_RANDOM[8'h5D][31:29], _RANDOM[8'h5E][4:0]};
        f1_fwdMaskCandidates_r_4 = _RANDOM[8'h5E][12:5];
        f1_fwdMaskCandidates_r_5 = _RANDOM[8'h5E][20:13];
        f1_fwdMaskCandidates_r_6 = _RANDOM[8'h5E][28:21];
        f1_fwdMaskCandidates_r_7 = {_RANDOM[8'h5E][31:29], _RANDOM[8'h5F][4:0]};
        f1_fwdMaskCandidates_r_8 = _RANDOM[8'h5F][12:5];
        f1_fwdMaskCandidates_r_9 = _RANDOM[8'h5F][20:13];
        f1_fwdMaskCandidates_r_10 = _RANDOM[8'h5F][28:21];
        f1_fwdMaskCandidates_r_11 = {_RANDOM[8'h5F][31:29], _RANDOM[8'h60][4:0]};
        f1_fwdMaskCandidates_r_12 = _RANDOM[8'h60][12:5];
        f1_fwdMaskCandidates_r_13 = _RANDOM[8'h60][20:13];
        f1_fwdMaskCandidates_r_14 = _RANDOM[8'h60][28:21];
        f1_fwdMaskCandidates_r_15 = {_RANDOM[8'h60][31:29], _RANDOM[8'h61][4:0]};
        f1_fwdDataCandidates_r =
          {_RANDOM[8'h61][31:5], _RANDOM[8'h62], _RANDOM[8'h63][4:0]};
        f1_fwdDataCandidates_r_1 =
          {_RANDOM[8'h63][31:5], _RANDOM[8'h64], _RANDOM[8'h65][4:0]};
        f1_fwdDataCandidates_r_2 =
          {_RANDOM[8'h65][31:5], _RANDOM[8'h66], _RANDOM[8'h67][4:0]};
        f1_fwdDataCandidates_r_3 =
          {_RANDOM[8'h67][31:5], _RANDOM[8'h68], _RANDOM[8'h69][4:0]};
        f1_fwdDataCandidates_r_4 =
          {_RANDOM[8'h69][31:5], _RANDOM[8'h6A], _RANDOM[8'h6B][4:0]};
        f1_fwdDataCandidates_r_5 =
          {_RANDOM[8'h6B][31:5], _RANDOM[8'h6C], _RANDOM[8'h6D][4:0]};
        f1_fwdDataCandidates_r_6 =
          {_RANDOM[8'h6D][31:5], _RANDOM[8'h6E], _RANDOM[8'h6F][4:0]};
        f1_fwdDataCandidates_r_7 =
          {_RANDOM[8'h6F][31:5], _RANDOM[8'h70], _RANDOM[8'h71][4:0]};
        f1_fwdDataCandidates_r_8 =
          {_RANDOM[8'h71][31:5], _RANDOM[8'h72], _RANDOM[8'h73][4:0]};
        f1_fwdDataCandidates_r_9 =
          {_RANDOM[8'h73][31:5], _RANDOM[8'h74], _RANDOM[8'h75][4:0]};
        f1_fwdDataCandidates_r_10 =
          {_RANDOM[8'h75][31:5], _RANDOM[8'h76], _RANDOM[8'h77][4:0]};
        f1_fwdDataCandidates_r_11 =
          {_RANDOM[8'h77][31:5], _RANDOM[8'h78], _RANDOM[8'h79][4:0]};
        f1_fwdDataCandidates_r_12 =
          {_RANDOM[8'h79][31:5], _RANDOM[8'h7A], _RANDOM[8'h7B][4:0]};
        f1_fwdDataCandidates_r_13 =
          {_RANDOM[8'h7B][31:5], _RANDOM[8'h7C], _RANDOM[8'h7D][4:0]};
        f1_fwdDataCandidates_r_14 =
          {_RANDOM[8'h7D][31:5], _RANDOM[8'h7E], _RANDOM[8'h7F][4:0]};
        f1_fwdDataCandidates_r_15 =
          {_RANDOM[8'h7F][31:5], _RANDOM[8'h80], _RANDOM[8'h81][4:0]};
        f1_fwdValid = _RANDOM[8'h81][5];
        f1_flyTagMatches_0 = _RANDOM[8'h81][6];
        f1_flyTagMatches_1 = _RANDOM[8'h81][7];
        f1_flyTagMatches_2 = _RANDOM[8'h81][8];
        f1_flyTagMatches_3 = _RANDOM[8'h81][9];
        f1_flyTagMatches_4 = _RANDOM[8'h81][10];
        f1_flyTagMatches_5 = _RANDOM[8'h81][11];
        f1_flyTagMatches_6 = _RANDOM[8'h81][12];
        f1_flyTagMatches_7 = _RANDOM[8'h81][13];
        f1_flyTagMatches_8 = _RANDOM[8'h81][14];
        f1_flyTagMatches_9 = _RANDOM[8'h81][15];
        f1_flyTagMatches_10 = _RANDOM[8'h81][16];
        f1_flyTagMatches_11 = _RANDOM[8'h81][17];
        f1_flyTagMatches_12 = _RANDOM[8'h81][18];
        f1_flyTagMatches_13 = _RANDOM[8'h81][19];
        f1_flyTagMatches_14 = _RANDOM[8'h81][20];
        f1_flyTagMatches_15 = _RANDOM[8'h81][21];
        f1_idleTagMatches_0 = _RANDOM[8'h81][22];
        f1_idleTagMatches_1 = _RANDOM[8'h81][23];
        f1_idleTagMatches_2 = _RANDOM[8'h81][24];
        f1_idleTagMatches_3 = _RANDOM[8'h81][25];
        f1_idleTagMatches_4 = _RANDOM[8'h81][26];
        f1_idleTagMatches_5 = _RANDOM[8'h81][27];
        f1_idleTagMatches_6 = _RANDOM[8'h81][28];
        f1_idleTagMatches_7 = _RANDOM[8'h81][29];
        f1_idleTagMatches_8 = _RANDOM[8'h81][30];
        f1_idleTagMatches_9 = _RANDOM[8'h81][31];
        f1_idleTagMatches_10 = _RANDOM[8'h82][0];
        f1_idleTagMatches_11 = _RANDOM[8'h82][1];
        f1_idleTagMatches_12 = _RANDOM[8'h82][2];
        f1_idleTagMatches_13 = _RANDOM[8'h82][3];
        f1_idleTagMatches_14 = _RANDOM[8'h82][4];
        f1_idleTagMatches_15 = _RANDOM[8'h82][5];
        f1_fwdPAddr = {_RANDOM[8'h82][31:6], _RANDOM[8'h83][21:0]};
        f1_ptagMatches_r = {_RANDOM[8'h83][31:22], _RANDOM[8'h84], _RANDOM[8'h85][5:0]};
        f1_ptagMatches_r_1 = {_RANDOM[8'h85][31:6], _RANDOM[8'h86][21:0]};
        f1_ptagMatches_r_2 = {_RANDOM[8'h86][31:22], _RANDOM[8'h87], _RANDOM[8'h88][5:0]};
        f1_ptagMatches_r_3 = {_RANDOM[8'h88][31:6], _RANDOM[8'h89][21:0]};
        f1_ptagMatches_r_4 = {_RANDOM[8'h89][31:22], _RANDOM[8'h8A], _RANDOM[8'h8B][5:0]};
        f1_ptagMatches_r_5 = {_RANDOM[8'h8B][31:6], _RANDOM[8'h8C][21:0]};
        f1_ptagMatches_r_6 = {_RANDOM[8'h8C][31:22], _RANDOM[8'h8D], _RANDOM[8'h8E][5:0]};
        f1_ptagMatches_r_7 = {_RANDOM[8'h8E][31:6], _RANDOM[8'h8F][21:0]};
        f1_ptagMatches_r_8 = {_RANDOM[8'h8F][31:22], _RANDOM[8'h90], _RANDOM[8'h91][5:0]};
        f1_ptagMatches_r_9 = {_RANDOM[8'h91][31:6], _RANDOM[8'h92][21:0]};
        f1_ptagMatches_r_10 =
          {_RANDOM[8'h92][31:22], _RANDOM[8'h93], _RANDOM[8'h94][5:0]};
        f1_ptagMatches_r_11 = {_RANDOM[8'h94][31:6], _RANDOM[8'h95][21:0]};
        f1_ptagMatches_r_12 =
          {_RANDOM[8'h95][31:22], _RANDOM[8'h96], _RANDOM[8'h97][5:0]};
        f1_ptagMatches_r_13 = {_RANDOM[8'h97][31:6], _RANDOM[8'h98][21:0]};
        f1_ptagMatches_r_14 =
          {_RANDOM[8'h98][31:22], _RANDOM[8'h99], _RANDOM[8'h9A][5:0]};
        f1_ptagMatches_r_15 = {_RANDOM[8'h9A][31:6], _RANDOM[8'h9B][21:0]};
        f1_tagMismatchVec_0_r = _RANDOM[8'h9B][22];
        f1_tagMismatchVec_0_r_1 = _RANDOM[8'h9B][23];
        f1_tagMismatchVec_0_r_2 = _RANDOM[8'h9B][24];
        f1_tagMismatchVec_0_r_3 = _RANDOM[8'h9B][25];
        f1_tagMismatchVec_0_r_4 = _RANDOM[8'h9B][26];
        f1_tagMismatchVec_0_r_5 = _RANDOM[8'h9B][27];
        f1_tagMismatchVec_0_r_6 = _RANDOM[8'h9B][28];
        f1_tagMismatchVec_0_r_7 = _RANDOM[8'h9B][29];
        f1_tagMismatchVec_0_r_8 = _RANDOM[8'h9B][30];
        f1_tagMismatchVec_0_r_9 = _RANDOM[8'h9B][31];
        f1_tagMismatchVec_0_r_10 = _RANDOM[8'h9C][0];
        f1_tagMismatchVec_0_r_11 = _RANDOM[8'h9C][1];
        f1_tagMismatchVec_0_r_12 = _RANDOM[8'h9C][2];
        f1_tagMismatchVec_0_r_13 = _RANDOM[8'h9C][3];
        f1_tagMismatchVec_0_r_14 = _RANDOM[8'h9C][4];
        f1_tagMismatchVec_0_r_15 = _RANDOM[8'h9C][5];
        f1_tagMismatchVec_0_r_16 = _RANDOM[8'h9C][6];
        f1_tagMismatchVec_0_r_17 = _RANDOM[8'h9C][7];
        f1_tagMismatchVec_0_r_18 = _RANDOM[8'h9C][8];
        f1_tagMismatchVec_0_r_19 = _RANDOM[8'h9C][9];
        f1_tagMismatchVec_0_r_20 = _RANDOM[8'h9C][10];
        f1_tagMismatchVec_0_r_21 = _RANDOM[8'h9C][11];
        f1_tagMismatchVec_0_r_22 = _RANDOM[8'h9C][12];
        f1_tagMismatchVec_0_r_23 = _RANDOM[8'h9C][13];
        f1_tagMismatchVec_0_r_24 = _RANDOM[8'h9C][14];
        f1_tagMismatchVec_0_r_25 = _RANDOM[8'h9C][15];
        f1_tagMismatchVec_0_r_26 = _RANDOM[8'h9C][16];
        f1_tagMismatchVec_0_r_27 = _RANDOM[8'h9C][17];
        f1_tagMismatchVec_0_r_28 = _RANDOM[8'h9C][18];
        f1_tagMismatchVec_0_r_29 = _RANDOM[8'h9C][19];
        f1_tagMismatchVec_0_r_30 = _RANDOM[8'h9C][20];
        f1_tagMismatchVec_0_r_31 = _RANDOM[8'h9C][21];
        f1_fwdValid_1 = _RANDOM[8'hA0][8];
        f1_flyTagMatches_1_0 = _RANDOM[8'hA0][9];
        f1_flyTagMatches_1_1 = _RANDOM[8'hA0][10];
        f1_flyTagMatches_1_2 = _RANDOM[8'hA0][11];
        f1_flyTagMatches_1_3 = _RANDOM[8'hA0][12];
        f1_flyTagMatches_1_4 = _RANDOM[8'hA0][13];
        f1_flyTagMatches_1_5 = _RANDOM[8'hA0][14];
        f1_flyTagMatches_1_6 = _RANDOM[8'hA0][15];
        f1_flyTagMatches_1_7 = _RANDOM[8'hA0][16];
        f1_flyTagMatches_1_8 = _RANDOM[8'hA0][17];
        f1_flyTagMatches_1_9 = _RANDOM[8'hA0][18];
        f1_flyTagMatches_1_10 = _RANDOM[8'hA0][19];
        f1_flyTagMatches_1_11 = _RANDOM[8'hA0][20];
        f1_flyTagMatches_1_12 = _RANDOM[8'hA0][21];
        f1_flyTagMatches_1_13 = _RANDOM[8'hA0][22];
        f1_flyTagMatches_1_14 = _RANDOM[8'hA0][23];
        f1_flyTagMatches_1_15 = _RANDOM[8'hA0][24];
        f1_idleTagMatches_1_0 = _RANDOM[8'hA0][25];
        f1_idleTagMatches_1_1 = _RANDOM[8'hA0][26];
        f1_idleTagMatches_1_2 = _RANDOM[8'hA0][27];
        f1_idleTagMatches_1_3 = _RANDOM[8'hA0][28];
        f1_idleTagMatches_1_4 = _RANDOM[8'hA0][29];
        f1_idleTagMatches_1_5 = _RANDOM[8'hA0][30];
        f1_idleTagMatches_1_6 = _RANDOM[8'hA0][31];
        f1_idleTagMatches_1_7 = _RANDOM[8'hA1][0];
        f1_idleTagMatches_1_8 = _RANDOM[8'hA1][1];
        f1_idleTagMatches_1_9 = _RANDOM[8'hA1][2];
        f1_idleTagMatches_1_10 = _RANDOM[8'hA1][3];
        f1_idleTagMatches_1_11 = _RANDOM[8'hA1][4];
        f1_idleTagMatches_1_12 = _RANDOM[8'hA1][5];
        f1_idleTagMatches_1_13 = _RANDOM[8'hA1][6];
        f1_idleTagMatches_1_14 = _RANDOM[8'hA1][7];
        f1_idleTagMatches_1_15 = _RANDOM[8'hA1][8];
        f1_fwdPAddr_1 = {_RANDOM[8'hA1][31:9], _RANDOM[8'hA2][24:0]};
        f1_ptagMatches_r_16 =
          {_RANDOM[8'hA2][31:25], _RANDOM[8'hA3], _RANDOM[8'hA4][8:0]};
        f1_ptagMatches_r_17 = {_RANDOM[8'hA4][31:9], _RANDOM[8'hA5][24:0]};
        f1_ptagMatches_r_18 =
          {_RANDOM[8'hA5][31:25], _RANDOM[8'hA6], _RANDOM[8'hA7][8:0]};
        f1_ptagMatches_r_19 = {_RANDOM[8'hA7][31:9], _RANDOM[8'hA8][24:0]};
        f1_ptagMatches_r_20 =
          {_RANDOM[8'hA8][31:25], _RANDOM[8'hA9], _RANDOM[8'hAA][8:0]};
        f1_ptagMatches_r_21 = {_RANDOM[8'hAA][31:9], _RANDOM[8'hAB][24:0]};
        f1_ptagMatches_r_22 =
          {_RANDOM[8'hAB][31:25], _RANDOM[8'hAC], _RANDOM[8'hAD][8:0]};
        f1_ptagMatches_r_23 = {_RANDOM[8'hAD][31:9], _RANDOM[8'hAE][24:0]};
        f1_ptagMatches_r_24 =
          {_RANDOM[8'hAE][31:25], _RANDOM[8'hAF], _RANDOM[8'hB0][8:0]};
        f1_ptagMatches_r_25 = {_RANDOM[8'hB0][31:9], _RANDOM[8'hB1][24:0]};
        f1_ptagMatches_r_26 =
          {_RANDOM[8'hB1][31:25], _RANDOM[8'hB2], _RANDOM[8'hB3][8:0]};
        f1_ptagMatches_r_27 = {_RANDOM[8'hB3][31:9], _RANDOM[8'hB4][24:0]};
        f1_ptagMatches_r_28 =
          {_RANDOM[8'hB4][31:25], _RANDOM[8'hB5], _RANDOM[8'hB6][8:0]};
        f1_ptagMatches_r_29 = {_RANDOM[8'hB6][31:9], _RANDOM[8'hB7][24:0]};
        f1_ptagMatches_r_30 =
          {_RANDOM[8'hB7][31:25], _RANDOM[8'hB8], _RANDOM[8'hB9][8:0]};
        f1_ptagMatches_r_31 = {_RANDOM[8'hB9][31:9], _RANDOM[8'hBA][24:0]};
        f1_tagMismatchVec_1_r = _RANDOM[8'hBA][25];
        f1_tagMismatchVec_1_r_1 = _RANDOM[8'hBA][26];
        f1_tagMismatchVec_1_r_2 = _RANDOM[8'hBA][27];
        f1_tagMismatchVec_1_r_3 = _RANDOM[8'hBA][28];
        f1_tagMismatchVec_1_r_4 = _RANDOM[8'hBA][29];
        f1_tagMismatchVec_1_r_5 = _RANDOM[8'hBA][30];
        f1_tagMismatchVec_1_r_6 = _RANDOM[8'hBA][31];
        f1_tagMismatchVec_1_r_7 = _RANDOM[8'hBB][0];
        f1_tagMismatchVec_1_r_8 = _RANDOM[8'hBB][1];
        f1_tagMismatchVec_1_r_9 = _RANDOM[8'hBB][2];
        f1_tagMismatchVec_1_r_10 = _RANDOM[8'hBB][3];
        f1_tagMismatchVec_1_r_11 = _RANDOM[8'hBB][4];
        f1_tagMismatchVec_1_r_12 = _RANDOM[8'hBB][5];
        f1_tagMismatchVec_1_r_13 = _RANDOM[8'hBB][6];
        f1_tagMismatchVec_1_r_14 = _RANDOM[8'hBB][7];
        f1_tagMismatchVec_1_r_15 = _RANDOM[8'hBB][8];
        f1_tagMismatchVec_1_r_16 = _RANDOM[8'hBB][9];
        f1_tagMismatchVec_1_r_17 = _RANDOM[8'hBB][10];
        f1_tagMismatchVec_1_r_18 = _RANDOM[8'hBB][11];
        f1_tagMismatchVec_1_r_19 = _RANDOM[8'hBB][12];
        f1_tagMismatchVec_1_r_20 = _RANDOM[8'hBB][13];
        f1_tagMismatchVec_1_r_21 = _RANDOM[8'hBB][14];
        f1_tagMismatchVec_1_r_22 = _RANDOM[8'hBB][15];
        f1_tagMismatchVec_1_r_23 = _RANDOM[8'hBB][16];
        f1_tagMismatchVec_1_r_24 = _RANDOM[8'hBB][17];
        f1_tagMismatchVec_1_r_25 = _RANDOM[8'hBB][18];
        f1_tagMismatchVec_1_r_26 = _RANDOM[8'hBB][19];
        f1_tagMismatchVec_1_r_27 = _RANDOM[8'hBB][20];
        f1_tagMismatchVec_1_r_28 = _RANDOM[8'hBB][21];
        f1_tagMismatchVec_1_r_29 = _RANDOM[8'hBB][22];
        f1_tagMismatchVec_1_r_30 = _RANDOM[8'hBB][23];
        f1_tagMismatchVec_1_r_31 = _RANDOM[8'hBB][24];
        f1_fwdValid_2 = _RANDOM[8'hBF][11];
        f1_flyTagMatches_2_0 = _RANDOM[8'hBF][12];
        f1_flyTagMatches_2_1 = _RANDOM[8'hBF][13];
        f1_flyTagMatches_2_2 = _RANDOM[8'hBF][14];
        f1_flyTagMatches_2_3 = _RANDOM[8'hBF][15];
        f1_flyTagMatches_2_4 = _RANDOM[8'hBF][16];
        f1_flyTagMatches_2_5 = _RANDOM[8'hBF][17];
        f1_flyTagMatches_2_6 = _RANDOM[8'hBF][18];
        f1_flyTagMatches_2_7 = _RANDOM[8'hBF][19];
        f1_flyTagMatches_2_8 = _RANDOM[8'hBF][20];
        f1_flyTagMatches_2_9 = _RANDOM[8'hBF][21];
        f1_flyTagMatches_2_10 = _RANDOM[8'hBF][22];
        f1_flyTagMatches_2_11 = _RANDOM[8'hBF][23];
        f1_flyTagMatches_2_12 = _RANDOM[8'hBF][24];
        f1_flyTagMatches_2_13 = _RANDOM[8'hBF][25];
        f1_flyTagMatches_2_14 = _RANDOM[8'hBF][26];
        f1_flyTagMatches_2_15 = _RANDOM[8'hBF][27];
        f1_idleTagMatches_2_0 = _RANDOM[8'hBF][28];
        f1_idleTagMatches_2_1 = _RANDOM[8'hBF][29];
        f1_idleTagMatches_2_2 = _RANDOM[8'hBF][30];
        f1_idleTagMatches_2_3 = _RANDOM[8'hBF][31];
        f1_idleTagMatches_2_4 = _RANDOM[8'hC0][0];
        f1_idleTagMatches_2_5 = _RANDOM[8'hC0][1];
        f1_idleTagMatches_2_6 = _RANDOM[8'hC0][2];
        f1_idleTagMatches_2_7 = _RANDOM[8'hC0][3];
        f1_idleTagMatches_2_8 = _RANDOM[8'hC0][4];
        f1_idleTagMatches_2_9 = _RANDOM[8'hC0][5];
        f1_idleTagMatches_2_10 = _RANDOM[8'hC0][6];
        f1_idleTagMatches_2_11 = _RANDOM[8'hC0][7];
        f1_idleTagMatches_2_12 = _RANDOM[8'hC0][8];
        f1_idleTagMatches_2_13 = _RANDOM[8'hC0][9];
        f1_idleTagMatches_2_14 = _RANDOM[8'hC0][10];
        f1_idleTagMatches_2_15 = _RANDOM[8'hC0][11];
        f1_fwdPAddr_2 = {_RANDOM[8'hC0][31:12], _RANDOM[8'hC1][27:0]};
        f1_ptagMatches_r_32 =
          {_RANDOM[8'hC1][31:28], _RANDOM[8'hC2], _RANDOM[8'hC3][11:0]};
        f1_ptagMatches_r_33 = {_RANDOM[8'hC3][31:12], _RANDOM[8'hC4][27:0]};
        f1_ptagMatches_r_34 =
          {_RANDOM[8'hC4][31:28], _RANDOM[8'hC5], _RANDOM[8'hC6][11:0]};
        f1_ptagMatches_r_35 = {_RANDOM[8'hC6][31:12], _RANDOM[8'hC7][27:0]};
        f1_ptagMatches_r_36 =
          {_RANDOM[8'hC7][31:28], _RANDOM[8'hC8], _RANDOM[8'hC9][11:0]};
        f1_ptagMatches_r_37 = {_RANDOM[8'hC9][31:12], _RANDOM[8'hCA][27:0]};
        f1_ptagMatches_r_38 =
          {_RANDOM[8'hCA][31:28], _RANDOM[8'hCB], _RANDOM[8'hCC][11:0]};
        f1_ptagMatches_r_39 = {_RANDOM[8'hCC][31:12], _RANDOM[8'hCD][27:0]};
        f1_ptagMatches_r_40 =
          {_RANDOM[8'hCD][31:28], _RANDOM[8'hCE], _RANDOM[8'hCF][11:0]};
        f1_ptagMatches_r_41 = {_RANDOM[8'hCF][31:12], _RANDOM[8'hD0][27:0]};
        f1_ptagMatches_r_42 =
          {_RANDOM[8'hD0][31:28], _RANDOM[8'hD1], _RANDOM[8'hD2][11:0]};
        f1_ptagMatches_r_43 = {_RANDOM[8'hD2][31:12], _RANDOM[8'hD3][27:0]};
        f1_ptagMatches_r_44 =
          {_RANDOM[8'hD3][31:28], _RANDOM[8'hD4], _RANDOM[8'hD5][11:0]};
        f1_ptagMatches_r_45 = {_RANDOM[8'hD5][31:12], _RANDOM[8'hD6][27:0]};
        f1_ptagMatches_r_46 =
          {_RANDOM[8'hD6][31:28], _RANDOM[8'hD7], _RANDOM[8'hD8][11:0]};
        f1_ptagMatches_r_47 = {_RANDOM[8'hD8][31:12], _RANDOM[8'hD9][27:0]};
        f1_tagMismatchVec_2_r = _RANDOM[8'hD9][28];
        f1_tagMismatchVec_2_r_1 = _RANDOM[8'hD9][29];
        f1_tagMismatchVec_2_r_2 = _RANDOM[8'hD9][30];
        f1_tagMismatchVec_2_r_3 = _RANDOM[8'hD9][31];
        f1_tagMismatchVec_2_r_4 = _RANDOM[8'hDA][0];
        f1_tagMismatchVec_2_r_5 = _RANDOM[8'hDA][1];
        f1_tagMismatchVec_2_r_6 = _RANDOM[8'hDA][2];
        f1_tagMismatchVec_2_r_7 = _RANDOM[8'hDA][3];
        f1_tagMismatchVec_2_r_8 = _RANDOM[8'hDA][4];
        f1_tagMismatchVec_2_r_9 = _RANDOM[8'hDA][5];
        f1_tagMismatchVec_2_r_10 = _RANDOM[8'hDA][6];
        f1_tagMismatchVec_2_r_11 = _RANDOM[8'hDA][7];
        f1_tagMismatchVec_2_r_12 = _RANDOM[8'hDA][8];
        f1_tagMismatchVec_2_r_13 = _RANDOM[8'hDA][9];
        f1_tagMismatchVec_2_r_14 = _RANDOM[8'hDA][10];
        f1_tagMismatchVec_2_r_15 = _RANDOM[8'hDA][11];
        f1_tagMismatchVec_2_r_16 = _RANDOM[8'hDA][12];
        f1_tagMismatchVec_2_r_17 = _RANDOM[8'hDA][13];
        f1_tagMismatchVec_2_r_18 = _RANDOM[8'hDA][14];
        f1_tagMismatchVec_2_r_19 = _RANDOM[8'hDA][15];
        f1_tagMismatchVec_2_r_20 = _RANDOM[8'hDA][16];
        f1_tagMismatchVec_2_r_21 = _RANDOM[8'hDA][17];
        f1_tagMismatchVec_2_r_22 = _RANDOM[8'hDA][18];
        f1_tagMismatchVec_2_r_23 = _RANDOM[8'hDA][19];
        f1_tagMismatchVec_2_r_24 = _RANDOM[8'hDA][20];
        f1_tagMismatchVec_2_r_25 = _RANDOM[8'hDA][21];
        f1_tagMismatchVec_2_r_26 = _RANDOM[8'hDA][22];
        f1_tagMismatchVec_2_r_27 = _RANDOM[8'hDA][23];
        f1_tagMismatchVec_2_r_28 = _RANDOM[8'hDA][24];
        f1_tagMismatchVec_2_r_29 = _RANDOM[8'hDA][25];
        f1_tagMismatchVec_2_r_30 = _RANDOM[8'hDA][26];
        f1_tagMismatchVec_2_r_31 = _RANDOM[8'hDA][27];
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        states_0_valid = 1'h0;
        states_0_inflight = 1'h0;
        states_0_waitSame = 1'h0;
        states_0_waitReturn = 1'h0;
        states_1_valid = 1'h0;
        states_1_inflight = 1'h0;
        states_1_waitSame = 1'h0;
        states_1_waitReturn = 1'h0;
        states_2_valid = 1'h0;
        states_2_inflight = 1'h0;
        states_2_waitSame = 1'h0;
        states_2_waitReturn = 1'h0;
        states_3_valid = 1'h0;
        states_3_inflight = 1'h0;
        states_3_waitSame = 1'h0;
        states_3_waitReturn = 1'h0;
        states_4_valid = 1'h0;
        states_4_inflight = 1'h0;
        states_4_waitSame = 1'h0;
        states_4_waitReturn = 1'h0;
        states_5_valid = 1'h0;
        states_5_inflight = 1'h0;
        states_5_waitSame = 1'h0;
        states_5_waitReturn = 1'h0;
        states_6_valid = 1'h0;
        states_6_inflight = 1'h0;
        states_6_waitSame = 1'h0;
        states_6_waitReturn = 1'h0;
        states_7_valid = 1'h0;
        states_7_inflight = 1'h0;
        states_7_waitSame = 1'h0;
        states_7_waitReturn = 1'h0;
        states_8_valid = 1'h0;
        states_8_inflight = 1'h0;
        states_8_waitSame = 1'h0;
        states_8_waitReturn = 1'h0;
        states_9_valid = 1'h0;
        states_9_inflight = 1'h0;
        states_9_waitSame = 1'h0;
        states_9_waitReturn = 1'h0;
        states_10_valid = 1'h0;
        states_10_inflight = 1'h0;
        states_10_waitSame = 1'h0;
        states_10_waitReturn = 1'h0;
        states_11_valid = 1'h0;
        states_11_inflight = 1'h0;
        states_11_waitSame = 1'h0;
        states_11_waitReturn = 1'h0;
        states_12_valid = 1'h0;
        states_12_inflight = 1'h0;
        states_12_waitSame = 1'h0;
        states_12_waitReturn = 1'h0;
        states_13_valid = 1'h0;
        states_13_inflight = 1'h0;
        states_13_waitSame = 1'h0;
        states_13_waitReturn = 1'h0;
        states_14_valid = 1'h0;
        states_14_inflight = 1'h0;
        states_14_waitSame = 1'h0;
        states_14_waitReturn = 1'h0;
        states_15_valid = 1'h0;
        states_15_inflight = 1'h0;
        states_15_waitSame = 1'h0;
        states_15_waitReturn = 1'h0;
        uState = 2'h0;
        noPending_0 = 1'h1;
        noPending_1 = 1'h1;
        noPending_2 = 1'h1;
        noPending_3 = 1'h1;
        noPending_4 = 1'h1;
        noPending_5 = 1'h1;
        noPending_6 = 1'h1;
        noPending_7 = 1'h1;
        noPending_8 = 1'h1;
        noPending_9 = 1'h1;
        noPending_10 = 1'h1;
        noPending_11 = 1'h1;
        noPending_12 = 1'h1;
        noPending_13 = 1'h1;
        noPending_14 = 1'h1;
        noPending_15 = 1'h1;
        do_uarch_drain = 1'h0;
        io_wfi_wfiSafe_last_REG = 1'h0;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign auto_client_out_a_valid = clientNodeOut_a_valid;
  assign auto_client_out_a_bits_opcode = q0_isStore ? 4'h1 : 4'h4;
  assign auto_client_out_a_bits_size = {1'h0, lgSize};
  assign auto_client_out_a_bits_source = q0_canSentIdx;
  assign auto_client_out_a_bits_address = _GEN_0[q0_canSentIdx];
  assign auto_client_out_a_bits_mask =
    q0_isStore
      ? _GEN_2[q0_canSentIdx]
      : {q0_load_a_mask_sub_3_1 | q0_load_a_mask_sub_3_2 & _GEN_0[q0_canSentIdx][0],
         q0_load_a_mask_sub_3_1 | q0_load_a_mask_sub_3_2 & ~(_GEN_0[q0_canSentIdx][0]),
         q0_load_a_mask_sub_2_1 | q0_load_a_mask_sub_2_2 & _GEN_0[q0_canSentIdx][0],
         q0_load_a_mask_sub_2_1 | q0_load_a_mask_sub_2_2 & ~(_GEN_0[q0_canSentIdx][0]),
         q0_load_a_mask_sub_1_1 | q0_load_a_mask_sub_1_2 & _GEN_0[q0_canSentIdx][0],
         q0_load_a_mask_sub_1_1 | q0_load_a_mask_sub_1_2 & ~(_GEN_0[q0_canSentIdx][0]),
         q0_load_a_mask_sub_0_1 | q0_load_a_mask_sub_0_2 & _GEN_0[q0_canSentIdx][0],
         q0_load_a_mask_sub_0_1 | q0_load_a_mask_sub_0_2 & ~(_GEN_0[q0_canSentIdx][0])};
  assign auto_client_out_a_bits_data = q0_isStore ? _GEN_1[q0_canSentIdx] : 64'h0;
  assign io_flush_empty = ~(|_empty_T);
  assign io_lsq_req_ready = ~e0_reject;
  assign io_lsq_idResp_valid = io_lsq_idResp_valid_REG;
  assign io_lsq_idResp_bits_mid = io_lsq_idResp_bits_mid_r;
  assign io_lsq_idResp_bits_sid = io_lsq_idResp_bits_sid_r;
  assign io_lsq_idResp_bits_is2lq = io_lsq_idResp_bits_is2lq_r;
  assign io_lsq_idResp_bits_nc = io_lsq_idResp_bits_nc_r;
  assign io_lsq_resp_valid = r0_canSent;
  assign io_lsq_resp_bits_data = _GEN_1[r0_canSentIdx];
  assign io_lsq_resp_bits_id = r0_canSentIdx;
  assign io_lsq_resp_bits_nc = _GEN_66[r0_canSentIdx];
  assign io_lsq_resp_bits_is2lq = _GEN_35[r0_canSentIdx] == 5'h0;
  assign io_lsq_resp_bits_denied = _GEN_67[r0_canSentIdx];
  assign io_lsq_resp_bits_corrupt = _GEN_68[r0_canSentIdx];
  assign io_forward_0_forwardMask_0 = _f1_fwdMask_T_2[0] & f1_fwdValid;
  assign io_forward_0_forwardMask_1 = _f1_fwdMask_T_2[1] & f1_fwdValid;
  assign io_forward_0_forwardMask_2 = _f1_fwdMask_T_2[2] & f1_fwdValid;
  assign io_forward_0_forwardMask_3 = _f1_fwdMask_T_2[3] & f1_fwdValid;
  assign io_forward_0_forwardMask_4 = _f1_fwdMask_T_2[4] & f1_fwdValid;
  assign io_forward_0_forwardMask_5 = _f1_fwdMask_T_2[5] & f1_fwdValid;
  assign io_forward_0_forwardMask_6 = _f1_fwdMask_T_2[6] & f1_fwdValid;
  assign io_forward_0_forwardMask_7 = _f1_fwdMask_T_2[7] & f1_fwdValid;
  assign io_forward_0_forwardMask_8 = _f1_fwdMask_T_2[8] & f1_fwdValid;
  assign io_forward_0_forwardMask_9 = _f1_fwdMask_T_2[9] & f1_fwdValid;
  assign io_forward_0_forwardMask_10 = _f1_fwdMask_T_2[10] & f1_fwdValid;
  assign io_forward_0_forwardMask_11 = _f1_fwdMask_T_2[11] & f1_fwdValid;
  assign io_forward_0_forwardMask_12 = _f1_fwdMask_T_2[12] & f1_fwdValid;
  assign io_forward_0_forwardMask_13 = _f1_fwdMask_T_2[13] & f1_fwdValid;
  assign io_forward_0_forwardMask_14 = _f1_fwdMask_T_2[14] & f1_fwdValid;
  assign io_forward_0_forwardMask_15 = _f1_fwdMask_T_2[15] & f1_fwdValid;
  assign io_forward_0_forwardData_0 = _f1_fwdData_T_2[7:0];
  assign io_forward_0_forwardData_1 = _f1_fwdData_T_2[15:8];
  assign io_forward_0_forwardData_2 = _f1_fwdData_T_2[23:16];
  assign io_forward_0_forwardData_3 = _f1_fwdData_T_2[31:24];
  assign io_forward_0_forwardData_4 = _f1_fwdData_T_2[39:32];
  assign io_forward_0_forwardData_5 = _f1_fwdData_T_2[47:40];
  assign io_forward_0_forwardData_6 = _f1_fwdData_T_2[55:48];
  assign io_forward_0_forwardData_7 = _f1_fwdData_T_2[63:56];
  assign io_forward_0_forwardData_8 = _f1_fwdData_T_2[71:64];
  assign io_forward_0_forwardData_9 = _f1_fwdData_T_2[79:72];
  assign io_forward_0_forwardData_10 = _f1_fwdData_T_2[87:80];
  assign io_forward_0_forwardData_11 = _f1_fwdData_T_2[95:88];
  assign io_forward_0_forwardData_12 = _f1_fwdData_T_2[103:96];
  assign io_forward_0_forwardData_13 = _f1_fwdData_T_2[111:104];
  assign io_forward_0_forwardData_14 = _f1_fwdData_T_2[119:112];
  assign io_forward_0_forwardData_15 = _f1_fwdData_T_2[127:120];
  assign io_forward_0_matchInvalid = |_f1_tagMismatchVec_0_T_48;
  assign io_forward_1_forwardMask_0 = _f1_fwdMask_T_21[0] & f1_fwdValid_1;
  assign io_forward_1_forwardMask_1 = _f1_fwdMask_T_21[1] & f1_fwdValid_1;
  assign io_forward_1_forwardMask_2 = _f1_fwdMask_T_21[2] & f1_fwdValid_1;
  assign io_forward_1_forwardMask_3 = _f1_fwdMask_T_21[3] & f1_fwdValid_1;
  assign io_forward_1_forwardMask_4 = _f1_fwdMask_T_21[4] & f1_fwdValid_1;
  assign io_forward_1_forwardMask_5 = _f1_fwdMask_T_21[5] & f1_fwdValid_1;
  assign io_forward_1_forwardMask_6 = _f1_fwdMask_T_21[6] & f1_fwdValid_1;
  assign io_forward_1_forwardMask_7 = _f1_fwdMask_T_21[7] & f1_fwdValid_1;
  assign io_forward_1_forwardMask_8 = _f1_fwdMask_T_21[8] & f1_fwdValid_1;
  assign io_forward_1_forwardMask_9 = _f1_fwdMask_T_21[9] & f1_fwdValid_1;
  assign io_forward_1_forwardMask_10 = _f1_fwdMask_T_21[10] & f1_fwdValid_1;
  assign io_forward_1_forwardMask_11 = _f1_fwdMask_T_21[11] & f1_fwdValid_1;
  assign io_forward_1_forwardMask_12 = _f1_fwdMask_T_21[12] & f1_fwdValid_1;
  assign io_forward_1_forwardMask_13 = _f1_fwdMask_T_21[13] & f1_fwdValid_1;
  assign io_forward_1_forwardMask_14 = _f1_fwdMask_T_21[14] & f1_fwdValid_1;
  assign io_forward_1_forwardMask_15 = _f1_fwdMask_T_21[15] & f1_fwdValid_1;
  assign io_forward_1_forwardData_0 = _f1_fwdData_T_21[7:0];
  assign io_forward_1_forwardData_1 = _f1_fwdData_T_21[15:8];
  assign io_forward_1_forwardData_2 = _f1_fwdData_T_21[23:16];
  assign io_forward_1_forwardData_3 = _f1_fwdData_T_21[31:24];
  assign io_forward_1_forwardData_4 = _f1_fwdData_T_21[39:32];
  assign io_forward_1_forwardData_5 = _f1_fwdData_T_21[47:40];
  assign io_forward_1_forwardData_6 = _f1_fwdData_T_21[55:48];
  assign io_forward_1_forwardData_7 = _f1_fwdData_T_21[63:56];
  assign io_forward_1_forwardData_8 = _f1_fwdData_T_21[71:64];
  assign io_forward_1_forwardData_9 = _f1_fwdData_T_21[79:72];
  assign io_forward_1_forwardData_10 = _f1_fwdData_T_21[87:80];
  assign io_forward_1_forwardData_11 = _f1_fwdData_T_21[95:88];
  assign io_forward_1_forwardData_12 = _f1_fwdData_T_21[103:96];
  assign io_forward_1_forwardData_13 = _f1_fwdData_T_21[111:104];
  assign io_forward_1_forwardData_14 = _f1_fwdData_T_21[119:112];
  assign io_forward_1_forwardData_15 = _f1_fwdData_T_21[127:120];
  assign io_forward_1_matchInvalid = |_f1_tagMismatchVec_1_T_48;
  assign io_forward_2_forwardMask_0 = _f1_fwdMask_T_40[0] & f1_fwdValid_2;
  assign io_forward_2_forwardMask_1 = _f1_fwdMask_T_40[1] & f1_fwdValid_2;
  assign io_forward_2_forwardMask_2 = _f1_fwdMask_T_40[2] & f1_fwdValid_2;
  assign io_forward_2_forwardMask_3 = _f1_fwdMask_T_40[3] & f1_fwdValid_2;
  assign io_forward_2_forwardMask_4 = _f1_fwdMask_T_40[4] & f1_fwdValid_2;
  assign io_forward_2_forwardMask_5 = _f1_fwdMask_T_40[5] & f1_fwdValid_2;
  assign io_forward_2_forwardMask_6 = _f1_fwdMask_T_40[6] & f1_fwdValid_2;
  assign io_forward_2_forwardMask_7 = _f1_fwdMask_T_40[7] & f1_fwdValid_2;
  assign io_forward_2_forwardMask_8 = _f1_fwdMask_T_40[8] & f1_fwdValid_2;
  assign io_forward_2_forwardMask_9 = _f1_fwdMask_T_40[9] & f1_fwdValid_2;
  assign io_forward_2_forwardMask_10 = _f1_fwdMask_T_40[10] & f1_fwdValid_2;
  assign io_forward_2_forwardMask_11 = _f1_fwdMask_T_40[11] & f1_fwdValid_2;
  assign io_forward_2_forwardMask_12 = _f1_fwdMask_T_40[12] & f1_fwdValid_2;
  assign io_forward_2_forwardMask_13 = _f1_fwdMask_T_40[13] & f1_fwdValid_2;
  assign io_forward_2_forwardMask_14 = _f1_fwdMask_T_40[14] & f1_fwdValid_2;
  assign io_forward_2_forwardMask_15 = _f1_fwdMask_T_40[15] & f1_fwdValid_2;
  assign io_forward_2_forwardData_0 = _f1_fwdData_T_40[7:0];
  assign io_forward_2_forwardData_1 = _f1_fwdData_T_40[15:8];
  assign io_forward_2_forwardData_2 = _f1_fwdData_T_40[23:16];
  assign io_forward_2_forwardData_3 = _f1_fwdData_T_40[31:24];
  assign io_forward_2_forwardData_4 = _f1_fwdData_T_40[39:32];
  assign io_forward_2_forwardData_5 = _f1_fwdData_T_40[47:40];
  assign io_forward_2_forwardData_6 = _f1_fwdData_T_40[55:48];
  assign io_forward_2_forwardData_7 = _f1_fwdData_T_40[63:56];
  assign io_forward_2_forwardData_8 = _f1_fwdData_T_40[71:64];
  assign io_forward_2_forwardData_9 = _f1_fwdData_T_40[79:72];
  assign io_forward_2_forwardData_10 = _f1_fwdData_T_40[87:80];
  assign io_forward_2_forwardData_11 = _f1_fwdData_T_40[95:88];
  assign io_forward_2_forwardData_12 = _f1_fwdData_T_40[103:96];
  assign io_forward_2_forwardData_13 = _f1_fwdData_T_40[111:104];
  assign io_forward_2_forwardData_14 = _f1_fwdData_T_40[119:112];
  assign io_forward_2_forwardData_15 = _f1_fwdData_T_40[127:120];
  assign io_forward_2_matchInvalid = |_f1_tagMismatchVec_2_T_48;
  assign io_wfi_wfiSafe = io_wfi_wfiSafe_last_REG;
  assign io_busError_ecc_error_valid =
    auto_client_out_d_valid & _GEN_35[auto_client_out_d_bits_source] == 5'h1
    & (auto_client_out_d_bits_denied | auto_client_out_d_bits_corrupt);
  assign io_busError_ecc_error_bits = {_GEN_0[auto_client_out_d_bits_source][47:6], 6'h0};
endmodule

