#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Wed Apr  3 11:04:47 2024
# Process ID: 11560
# Current directory: C:/Users/Mara/Documents/Android apps/VGA-NexysA7
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18816 C:\Users\Mara\Documents\Android apps\VGA-NexysA7\First_test_project.xpr
# Log file: C:/Users/Mara/Documents/Android apps/VGA-NexysA7/vivado.log
# Journal file: C:/Users/Mara/Documents/Android apps/VGA-NexysA7\vivado.jou
# Running On: MARABOOK2, OS: Windows, CPU Frequency: 1996 MHz, CPU Physical cores: 8, Host memory: 42118 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Mara/Documents/Android apps/VGA-NexysA7/First_test_project.xpr}
update_compile_order -fileset sources_1
reset_run synth_1
reset_run blk_mem_gen_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
launch_runs impl_1 -to_step write_bitstream -jobs 8
launch_runs impl_1 -jobs 8
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/Mara/Documents/Android apps/VGA-NexysA7/First_test_project.runs/impl_1/toplevel.bit} [get_hw_devices xc7a50t_0]
current_hw_device [get_hw_devices xc7a50t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a50t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {C:/Users/Mara/Documents/Android apps/VGA-NexysA7/First_test_project.runs/impl_1/toplevel.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
close_hw_manager
set_property CONFIG.Memory_Type {Simple_Dual_Port_RAM} [get_ips blk_mem_gen_0]
generate_target all [get_files  {{C:/Users/Mara/Documents/Android apps/VGA-NexysA7/First_test_project.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci}}]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files {{C:/Users/Mara/Documents/Android apps/VGA-NexysA7/First_test_project.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci}}] -no_script -sync -force -quiet
reset_run blk_mem_gen_0_synth_1
launch_runs blk_mem_gen_0_synth_1 -jobs 8
wait_on_run blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files {{C:/Users/Mara/Documents/Android apps/VGA-NexysA7/First_test_project.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci}}] -directory {C:/Users/Mara/Documents/Android apps/VGA-NexysA7/First_test_project.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/Mara/Documents/Android apps/VGA-NexysA7/First_test_project.ip_user_files} -ipstatic_source_dir {C:/Users/Mara/Documents/Android apps/VGA-NexysA7/First_test_project.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/Mara/Documents/Android apps/VGA-NexysA7/First_test_project.cache/compile_simlib/modelsim} {questa=C:/Users/Mara/Documents/Android apps/VGA-NexysA7/First_test_project.cache/compile_simlib/questa} {riviera=C:/Users/Mara/Documents/Android apps/VGA-NexysA7/First_test_project.cache/compile_simlib/riviera} {activehdl=C:/Users/Mara/Documents/Android apps/VGA-NexysA7/First_test_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
