<table>
 <tr>
   <td align="center"><img src="https://raw.githubusercontent.com/Xilinx/Image-Collateral/main/xilinx-logo.png" width="30%"/><h1>AI Engine Debug Walkthrough Tutorial - From Simulation to Hardware</h1>
   </td>
 </tr>
 <tr>
 <td align="center"><h1>Migrate Command-Line Based Projects to Vitis IDE</h1>
 </td>
 </tr>
</table>

This section documents the necessary steps to migrate command-line based projects to Vitisâ„¢ IDE.

[Step 1 Create project](#Step-1-Create-project)

[Step 2 Import project source code](#Step-2-Import-project-source-code)

[Step 3 Configure project](#Step-3-Configure-project)

[Step 4 Configure system project in packaging options](#Step-4-Configure-system-project-in-packaging-options)

## Step 1 Create project
Launch Vitis IDE by issuing the command, `vitis`.

<img src="images/po_new.png" width="450">
<img src="images/po_platform.png" width="600">
<img src="images/po_name.png" width="600">
<img src="images/po_template.png" width="600">

After the previously listed steps are completed, the created system project is expected to have AI Engine and hardware link sub-projects.

<img src="images/po_system.png" width="450">

Then we need to create PS and PL sub-projects under system project.

<img src="images/po_system_np.png" width="450">

<img src="images/po_system_ps.png" width="600">

Fill in sysroot, rootfs, and image information for PS application.

<img src="images/po_system_ps_sysroot.png" width="600">

Select "Empty Application" under "Acceleration templates with PL and AIE accelerators" for PS sub-project.
After the previously listed steps are completed, you should have AI Engine, PS, PL and hardware link sub-projects under system project.

<img src="images/po_expect_project.png" width="450">


## Step 2 Import project source code
Import source code for AI Engine sub-projects.

<img src="images/po_import.png" width="450">
<img src="images/po_import1.png" width="450">

Continue to import data for aiengine sub-project, source code for PS, PL, and hardware link sub-projects.

**Note:** If the PS sub-project requires `defer-aie-run` option in packaging, `aie_control_xrt.cpp` is required to be imported in the PS sub-project.

## Step 3 Configure project

### Step 3.1 Configure AI Engine sub-project
Configure top level graph.
<img src="images/po_graph.png">

Configure include paths.

<img src="images/po_aie_c_config.png" width="450">
<img src="images/po_aie_c_config1.png" width="450">

### Step 3.2 Configure hardware link
Configure hardware link with `v++` option

<img src="images/po_hw_config.png">
<img src="images/po_hw_config1.png" width="600">

Import `system.cfg` file to the proper project/location.

<img src="images/po_hw_config2.png">

### Step 3.3 Configure hardware kernels
Add hardware functions to project.

<img src="images/po_hw_config3.png">

Configure number of instances for each PL kernel.
<img src="images/po_hw_config4.png">

Update (comment out) `nk=kernel:1:kernel_n` line from the `system.cfg` file. This is because the Vitis IDE relies on the previous step to determine the number of instances for each PL kernel. Redundant configuration of number of kernels in `system.cfg` results compilation errors.
<img src="images/po_hw_config5.png">

### Step 3.4 Configure PS sub-project
<img src="images/po_ps_c_config.png" width="450">

Configure PS application include paths.

<img src="images/po_ps_c_config2.png" width="600">

Configure PS application link libraries.

<img src="images/po_ps_c_config3.png" width="600">

## Step 4 Configure system project in packaging options

<img src="images/po_system_config.png">

**Note:** This configuration is optional and depends on the design.

1. If initialize is required, run, and end from PS, then use the `--package.defer_aie_run` option.

2. If data files need to be packaged to the sd_card, then use the `--package.sd_dir ${PROJECT_PATH}/data` option.

# Support

GitHub issues will be used for tracking requests and bugs. For questions go to [support.xilinx.com](https://support.xilinx.com/).

# License

Licensed under the Apache License, Version 2.0 (the "License");
you may not use this file except in compliance with the License.
You may obtain a copy of the License at

    http://www.apache.org/licenses/LICENSE-2.0


Unless required by applicable law or agreed to in writing, software
distributed under the License is distributed on an "AS IS" BASIS,
WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
See the License for the specific language governing permissions and
limitations under the License.

<p align="center"><sup>XD005 | &copy; Copyright 2021 Xilinx, Inc.</sup></p>
