// Seed: 3920451077
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_4;
  wire id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  input wire id_16;
  input wire id_15;
  output wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wand id_17 = 1'h0 - id_9;
  module_0 modCall_1 (
      id_3,
      id_17,
      id_3
  );
  assign id_14 = (id_15);
  wire id_18;
  assign id_11 = 1;
  id_19(
      id_1 == 1'b0, id_9
  );
  wire id_20;
  assign id_10 = id_9;
  initial if (1 > id_17) id_7 <= id_15;
  assign id_6 = 1;
  assign id_4 = 1 <= id_8;
endmodule
