Aburto, A., Sill, D., and Thompson, D. 1997. comp.benchmarks FAQ. Computer Sciences Department, University of Wisconsin, http://www.cs.wisc.edu/~thomas/comp.benchmarks.FAQ.html.
Alfred V. Aho , Ravi Sethi , Jeffrey D. Ullman, Compilers: principles, techniques, and tools, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1986
Mazhar Alidina , José Monteiro , Srinivas Devadas , Abhijit Ghosh , Marios Papaefthymiou, Precomputation-based sequential logic optimization for low power, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.2 n.4, p.426-436, Dec. 1994[doi>10.1109/92.335011]
Nikolaos Bellas , Ibrahim Hajj , Constantine D. Polychronopoulos , George Stamoulis, Architectural and compiler techniques for energy reduction in high-performance microprocessors, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.8 n.3, p.317-326, June 2000[doi>10.1109/92.845897]
Benini, L. and Micheli, G. D. 1995. State assignment for low power dissipation. IEEE J. Solid State Circ. 30, 3 (Mar.), 258--268.
David Brooks , Vivek Tiwari , Margaret Martonosi, Wattch: a framework for architectural-level power analysis and optimizations, Proceedings of the 27th annual international symposium on Computer architecture, p.83-94, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339657]
J. Adam Butts , Gurindar S. Sohi, A static power model for architects, Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, p.191-201, December 2000, Monterey, California, USA[doi>10.1145/360128.360148]
Chandrakasan, A., Sheng, S., and Brodersen, R. 1992. Low-power CMOS digital design. IEEE J. Solid-State Circ. 27, 4 (Apr.), 473--484.
Jui-Ming Chang , Massoud Pedram, Register allocation and binding for low power, Proceedings of the 32nd annual ACM/IEEE Design Automation Conference, p.29-35, June 12-16, 1995, San Francisco, California, USA[doi>10.1145/217474.217502]
Rong-Guey Chang , Tyng-Ruey Chuang , Jenq Kuen Lee, Efficient support of parallel sparse computation for array intrinsic functions of Fortran 90, Proceedings of the 12th international conference on Supercomputing, p.45-52, July 1998, Melbourne, Australia[doi>10.1145/277830.277845]
Rong-Guey Chang , Jia-Shin Li , Jenq Kuen Lee , Tyng-Ruey Chuang, Probabilistic Inference Schemes for Sparsity Structures of Fortran 90 Array Intrinsics, Proceedings of the 2001 International Conference on Parallel Processing, p.61-68, September 03-07, 2001
Peng-Sheng Chen , Yuan-Shin Hwang , Roy Dz-Ching Ju , Jenq Kuen Lee, Interprocedural Probabilistic Pointer Analysis, IEEE Transactions on Parallel and Distributed Systems, v.15 n.10, p.893-907, October 2004[doi>10.1109/TPDS.2004.56]
Compaq Computer Corporation. 1999. Alpha 21264 Microprocessor Hardware Reference Manual.
Vivek De , Shekhar Borkar, Technology and design challenges for low power and high performance, Proceedings of the 1999 international symposium on Low power electronics and design, p.163-168, August 16-17, 1999, San Diego, California, USA[doi>10.1145/313817.313908]
Doyle, B., Arghavani, R., Barlage, D., Datta, S., Doczy, M., Kavalieros, J., Murthy, A., and Chau, R. 2002. Transistor elements for 30nm physical gate lengths and beyond. Intel Tech. J. 6, 2 (May), 42--54.
Gary D. Hachtel , Mariano Hermida , Abelardo Pardo , Massimo Poncino , Fabio Somenzi, Re-encoding sequential circuits to reduce power dissipation, Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, p.70-73, November 06-10, 1994, San Jose, California, USA
I. Hong , D. Kirovski , Gang Qu , M. Potkonjak , M. B. Srivastava, Power optimization of variable-voltage core-based systems, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.18 n.12, p.1702-1714, November 2006[doi>10.1109/43.811318]
Horowitz, M., Indermaur, T., and Gonzalez, R. 1994. Low-power digital design. In Proceedings of the IEEE Symposium on Low Power Electronics. IEEE Computer Society Press, Los Alamitos, CA, 8--11.
Gwan-Hwan Hwang , Jenq Kuen Lee , Roy Dz-Ching Ju, A function-composition approach to synthesize Fortran 90 array operations, Journal of Parallel and Distributed Computing, v.54 n.1, p.1-47, Oct. 10, 1998[doi>10.1006/jpdc.1998.1481]
Hwang, Y.-S., Chen, P.-S., Lee, J.-K., and Ju, R. 2003. Probabilistic points-to analysis. Lecture Notes in Computer Science, Languages and Compilers for Parallel Computing (LCPC). vol. 2624. Springer-Verlag, New York, 290--305.
Kao, J. T. and Chandrakasan, A. P. 2000. Dual-threshold voltage techniques for low-power digital circuits. IEEE J. Solid-State Circ. 35, 7 (July), 1009--1018.
Stefanos Kaxiras , Zhigang Hu , Margaret Martonosi, Cache decay: exploiting generational behavior to reduce cache leakage power, Proceedings of the 28th annual international symposium on Computer architecture, p.240-251, June 30-July 04, 2001, Göteborg, Sweden[doi>10.1145/379240.379268]
Chingren Lee , Jenq Kuen Lee , Tingting Hwang , Shi-Chun Tsai, Compiler optimization on VLIW instruction scheduling for low power, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.8 n.2, p.252-268, April 2003[doi>10.1145/762488.762494]
Mike Tien-Chien Lee , Masahiro Fujita , Vivek Tiwari , Sharad Malik, Power analysis and minimization techniques for embedded DSP software, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.5 n.1, p.123-135, March 1997[doi>10.1109/92.555992]
Michael Powell , Se-Hyun Yang , Babak Falsafi , Kaushik Roy , T. N. Vijaykumar, Gated-Vdd: a circuit technique to reduce leakage in deep-submicron cache memories, Proceedings of the 2000 international symposium on Low power electronics and design, p.90-95, July 25-27, 2000, Rapallo, Italy[doi>10.1145/344166.344526]
Prasad, S. C. and Roy, K. 1993. Circuit activity driven multilevel logic optimization for low power reliable operation. In Proceedings of the EDAC'93 EURO-ASIC (Paris, France). 368--372.
Siddharth Rele , Santosh Pande , Soner Önder , Rajiv Gupta, Optimizing Static Power Dissipation by Functional Units in Superscalar Processors, Proceedings of the 11th International Conference on Compiler Construction, p.261-275, April 08-12, 2002
Roy, K. 1998. Leakage power reduction in low-voltage CMOS designs. In Proceedings of the IEEE International Conference on Electronics, Circuits and Systems (Lisbon, Portugal). IEEE Computer Society Press, Los Alamitos, CA, 167--173.
Kaushik Roy , Sharat Prasad, SYCLOP: Synthesis of CMOS Logic for Low Power Applications, Proceedings of the 1991 IEEE International Conference on Computer Design on VLSI in Computer & Processors, p.464-467, October 11-14, 1992
Smith, M. D. 1998. The SUIF Machine Library. Division of of Engineering and Applied Science, Harvard University.
Stanford Compiler Group. 1995. The SUIF Library. Stanford Compiler Group, Stanford Univ. Stanford, CA.
Ching-Long Su , A. M. Despain, Cache designs for energy efficiency, Proceedings of the 28th Hawaii International Conference on System Sciences, p.306, January 04-07, 1995
Thompson, S., Packan, P., and Bohr, M. 1998. MOS scaling: Transistor challenges for the 21st century. Intel Tech. J. Q3.
Vivek Tiwari , Ryan Donnelly , Sharad Malik , Ricardo Gonzalez, Dynamic Power Management for Microprocessors: A Case Study, Proceedings of the Tenth International Conference on VLSI Design: VLSI in Multimedia Applications, p.185, January 04-07, 1997
Vivek Tiwari , Deo Singh , Suresh Rajgopal , Gaurav Mehta , Rakesh Patel , Franklin Baez, Reducing power in high-performance microprocessors, Proceedings of the 35th annual Design Automation Conference, p.732-737, June 15-19, 1998, San Francisco, California, USA[doi>10.1145/277044.277227]
Chi-Ying Tsui , Massoud Pedram , Alvin M. Despain, Technology decomposition and mapping targeting low power dissipation, Proceedings of the 30th international Design Automation Conference, p.68-73, June 14-18, 1993, Dallas, Texas, USA[doi>10.1145/157485.164577]
You, Y.-P., Lee, C.-R., and Lee, J.-K. 2002. Compiler optimization for low power on power gating. Lecture Notes in Computer Science, Languages and Compilers for Parallel Computing (LCPC), vol. 2481. Springer-Verlag, New York, 45--60.
You, Y.-P., Lee, C.-R., Lee, J.-K., and Shih, W.-K. 2001. Real-time task scheduling for dynamically variable voltage processors. In Proceedings of the IEEE Workshop on Power Management for Real-Time and Embedded Systems (Taipei, Taiwan). IEEE Computer Society Press, Los Alamitos, CA, 5--10.
