// Seed: 2209039591
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    input  id_1
);
  always @(posedge id_1 or id_1) id_0 <= 1 != id_1;
  assign id_0 = 1'd0;
endmodule
