[2025-09-17 10:15:32] START suite=qualcomm_srv trace=srv544_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv544_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000001 cycles: 2571573 heartbeat IPC: 3.889 cumulative IPC: 3.889 (Simulation time: 00 hr 00 min 38 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 4992549 heartbeat IPC: 4.131 cumulative IPC: 4.006 (Simulation time: 00 hr 01 min 15 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 4992549 cumulative IPC: 4.006 (Simulation time: 00 hr 01 min 15 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 4992549 cumulative IPC: 4.006 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 13036996 heartbeat IPC: 1.243 cumulative IPC: 1.243 (Simulation time: 00 hr 02 min 23 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 21065526 heartbeat IPC: 1.246 cumulative IPC: 1.244 (Simulation time: 00 hr 03 min 30 sec)
Heartbeat CPU 0 instructions: 50000006 cycles: 29053084 heartbeat IPC: 1.252 cumulative IPC: 1.247 (Simulation time: 00 hr 04 min 33 sec)
Heartbeat CPU 0 instructions: 60000008 cycles: 37051784 heartbeat IPC: 1.25 cumulative IPC: 1.248 (Simulation time: 00 hr 05 min 33 sec)
Heartbeat CPU 0 instructions: 70000012 cycles: 45044633 heartbeat IPC: 1.251 cumulative IPC: 1.248 (Simulation time: 00 hr 06 min 38 sec)
Heartbeat CPU 0 instructions: 80000013 cycles: 53070229 heartbeat IPC: 1.246 cumulative IPC: 1.248 (Simulation time: 00 hr 07 min 45 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv544_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000013 cycles: 61118223 heartbeat IPC: 1.243 cumulative IPC: 1.247 (Simulation time: 00 hr 08 min 50 sec)
Heartbeat CPU 0 instructions: 100000017 cycles: 69165284 heartbeat IPC: 1.243 cumulative IPC: 1.247 (Simulation time: 00 hr 09 min 54 sec)
Heartbeat CPU 0 instructions: 110000021 cycles: 77214125 heartbeat IPC: 1.242 cumulative IPC: 1.246 (Simulation time: 00 hr 10 min 57 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 80269298 cumulative IPC: 1.246 (Simulation time: 00 hr 12 min 01 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 80269298 cumulative IPC: 1.246 (Simulation time: 00 hr 12 min 01 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv544_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.246 instructions: 100000001 cycles: 80269298
CPU 0 Branch Prediction Accuracy: 92.8% MPKI: 12.78 Average ROB Occupancy at Mispredict: 30.96
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08479
BRANCH_INDIRECT: 0.3687
BRANCH_CONDITIONAL: 10.97
BRANCH_DIRECT_CALL: 0.4182
BRANCH_INDIRECT_CALL: 0.542
BRANCH_RETURN: 0.4036


====Backend Stall Breakdown====
ROB_STALL: 5087
LQ_STALL: 0
SQ_STALL: 41161


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: -nan
REPLAY_LOAD: -nan
NON_REPLAY_LOAD: 6.020118

== Total ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 5087

== Counts ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 845

cpu0->cpu0_STLB TOTAL        ACCESS:    2105702 HIT:    2105070 MISS:        632 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2105702 HIT:    2105070 MISS:        632 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 95.88 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9400269 HIT:    8799791 MISS:     600478 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7684184 HIT:    7159804 MISS:     524380 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     578413 HIT:     521427 MISS:      56986 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1136551 HIT:    1117977 MISS:      18574 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1121 HIT:        583 MISS:        538 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 30.83 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15841550 HIT:    7772426 MISS:    8069124 MSHR_MERGE:    2001872
cpu0->cpu0_L1I LOAD         ACCESS:   15841550 HIT:    7772426 MISS:    8069124 MSHR_MERGE:    2001872
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 12.99 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30414517 HIT:   26558134 MISS:    3856383 MSHR_MERGE:    1659913
cpu0->cpu0_L1D LOAD         ACCESS:   16589891 HIT:   14492344 MISS:    2097547 MSHR_MERGE:     480613
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13823360 HIT:   12065682 MISS:    1757678 MSHR_MERGE:    1179263
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1266 HIT:        108 MISS:       1158 MSHR_MERGE:         37
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 15.8 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12980068 HIT:   10707586 MISS:    2272482 MSHR_MERGE:    1147276
cpu0->cpu0_ITLB LOAD         ACCESS:   12980068 HIT:   10707586 MISS:    2272482 MSHR_MERGE:    1147276
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.01 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28932372 HIT:   27610745 MISS:    1321627 MSHR_MERGE:     341131
cpu0->cpu0_DTLB LOAD         ACCESS:   28932372 HIT:   27610745 MISS:    1321627 MSHR_MERGE:     341131
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.066 cycles
cpu0->LLC TOTAL        ACCESS:     688865 HIT:     679792 MISS:       9073 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     524380 HIT:     515455 MISS:       8925 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      56986 HIT:      56984 MISS:          2 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     106961 HIT:     106958 MISS:          3 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        538 HIT:        395 MISS:        143 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 117.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:          8
  ROW_BUFFER_MISS:       9062
  AVG DBUS CONGESTED CYCLE: 2.997
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          3
  FULL:          0
Channel 0 REFRESHES ISSUED:       6689

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       541881       534747        58810          601
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            3           33           74            6
  STLB miss resolved @ L2C                0           56          242          355           28
  STLB miss resolved @ LLC                0           18          139          288           20
  STLB miss resolved @ MEM                0            0           40           97           73

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             192346        49552      1556474       103090            1
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            5            0
  STLB miss resolved @ L2C                0            5            0           11            0
  STLB miss resolved @ LLC                0            0            0           14            0
  STLB miss resolved @ MEM                0            0            0            6            0
[2025-09-17 10:27:34] END   suite=qualcomm_srv trace=srv544_ap (rc=0)
