/* Generated by Yosys 0.38 (git sha1 24ed610c2, gcc 11.2.1 -fPIC -Os) */

module spim_top(rst_n, sclk_in, miso, ss_n_0, ss_n_1, ss_n_2, ss_n_3, sclk, mosi, m_avmm_rst_n, m_avmm_clk, m_avmm_addr, m_avmm_byte_en, m_avmm_write, m_avmm_read, m_avmm_wdata, m_avmm_rdata, m_avmm_rdatavld, m_avmm_waitreq, spi_active, ready_int
);
  (* hdlname = "i_spim_intf sclk_in" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_intf.sv:32.14-32.21|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:99.12-127.2" *)
  (* hdlname = "i_spimavb avmm_rdatavld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:67.8-67.21|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2" *)
  (* hdlname = "i_spimavb avmm_waitreq" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:66.9-66.21|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2" *)
  (* hdlname = "i_spimavb m_avmm_clk" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:34.16-34.26|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2" *)
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2" *)
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2" *)
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2" *)
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2" *)
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2" *)
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2" *)
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2" *)
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2" *)
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2" *)
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2" *)
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2" *)
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2" *)
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2" *)
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2" *)
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2" *)
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2" *)
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2" *)
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2" *)
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2" *)
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2" *)
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2" *)
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2" *)
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2" *)
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2" *)
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2" *)
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2" *)
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2" *)
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2" *)
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2" *)
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2" *)
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2" *)
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2" *)
  (* hdlname = "i_spimreg_top sync_transvld ff1_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_reg_top.sv:337.11-342.5|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/levelsync.sv:63.17-63.24|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:135.1-166.2" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:53.22-53.33" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:54.20-54.34" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:52.16-52.26" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:58.21-58.33" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:59.15-59.30" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:56.14-56.25" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:51.16-51.28" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:60.15-60.29" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:57.21-57.33" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:55.14-55.26" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:42.16-42.20" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:48.24-48.28" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:64.14-64.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:40.15-40.20" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:47.16-47.20" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:41.15-41.22" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:63.15-63.25" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:43.17-43.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:44.17-44.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:45.17-45.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:46.17-46.23" *)
  (* unused_bits = "0" *)
  (* unused_bits = "0" *)
  (* hdlname = "i_spim_intf sclk_in" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:99.12-127.2|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_intf.sv:32.14-32.21" *)
  (* hdlname = "i_spimavb avmm_rdatavld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:67.8-67.21" *)
  (* hdlname = "i_spimavb avmm_waitreq" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:66.9-66.21" *)
  (* hdlname = "i_spimavb m_avmm_clk" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:34.16-34.26" *)
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30" *)
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30" *)
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30" *)
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30" *)
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30" *)
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30" *)
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30" *)
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30" *)
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30" *)
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30" *)
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30" *)
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30" *)
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30" *)
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30" *)
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30" *)
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30" *)
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30" *)
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30" *)
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30" *)
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30" *)
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30" *)
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30" *)
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30" *)
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30" *)
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30" *)
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30" *)
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30" *)
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30" *)
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30" *)
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30" *)
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30" *)
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30" *)
  (* hdlname = "i_spimreg_top sync_transvld ff1_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:135.1-166.2|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/levelsync.sv:63.17-63.24|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_reg_top.sv:337.11-342.5" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:53.22-53.33" *)
  input [16:0] m_avmm_addr;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:54.20-54.34" *)
  input [3:0] m_avmm_byte_en;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:52.16-52.26" *)
  input m_avmm_clk;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:58.21-58.33" *)
  output [31:0] m_avmm_rdata;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:59.15-59.30" *)
  output m_avmm_rdatavld;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:56.14-56.25" *)
  input m_avmm_read;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:51.16-51.28" *)
  input m_avmm_rst_n;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:60.15-60.29" *)
  output m_avmm_waitreq;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:57.21-57.33" *)
  input [31:0] m_avmm_wdata;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:55.14-55.26" *)
  input m_avmm_write;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:42.16-42.20" *)
  input miso;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:48.24-48.28" *)
  output mosi;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:64.14-64.23" *)
  input ready_int;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:40.15-40.20" *)
  input rst_n;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:47.16-47.20" *)
  output sclk;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:41.15-41.22" *)
  input sclk_in;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:63.15-63.25" *)
  output spi_active;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:43.17-43.23" *)
  output ss_n_0;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:44.17-44.23" *)
  output ss_n_1;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:45.17-45.23" *)
  output ss_n_2;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:46.17-46.23" *)
  output ss_n_3;
  wire \$auto$rs_design_edit.cc:575:execute$2229076 ;
  wire \$auto$rs_design_edit.cc:575:execute$2229077 ;
  wire \$auto$rs_design_edit.cc:575:execute$2229078 ;
  wire \$auto$rs_design_edit.cc:575:execute$2229079 ;
  wire \$auto$rs_design_edit.cc:575:execute$2229080 ;
  wire \$auto$rs_design_edit.cc:575:execute$2229081 ;
  wire \$auto$rs_design_edit.cc:575:execute$2229082 ;
  wire \$auto$rs_design_edit.cc:575:execute$2229083 ;
  wire \$auto$rs_design_edit.cc:575:execute$2229084 ;
  wire \$auto$rs_design_edit.cc:575:execute$2229085 ;
  wire \$auto$rs_design_edit.cc:575:execute$2229086 ;
  wire \$auto$rs_design_edit.cc:575:execute$2229087 ;
  wire \$auto$rs_design_edit.cc:575:execute$2229088 ;
  wire \$auto$rs_design_edit.cc:575:execute$2229089 ;
  wire \$auto$rs_design_edit.cc:575:execute$2229090 ;
  wire \$auto$rs_design_edit.cc:575:execute$2229091 ;
  wire \$auto$rs_design_edit.cc:575:execute$2229092 ;
  wire \$auto$rs_design_edit.cc:575:execute$2229093 ;
  wire \$auto$rs_design_edit.cc:575:execute$2229094 ;
  wire \$auto$rs_design_edit.cc:575:execute$2229095 ;
  wire \$auto$rs_design_edit.cc:575:execute$2229096 ;
  wire \$auto$rs_design_edit.cc:575:execute$2229097 ;
  wire \$auto$rs_design_edit.cc:575:execute$2229098 ;
  wire \$auto$rs_design_edit.cc:575:execute$2229099 ;
  wire \$auto$rs_design_edit.cc:575:execute$2229100 ;
  wire \$auto$rs_design_edit.cc:575:execute$2229101 ;
  wire \$auto$rs_design_edit.cc:575:execute$2229102 ;
  wire \$auto$rs_design_edit.cc:575:execute$2229103 ;
  wire \$auto$rs_design_edit.cc:575:execute$2229104 ;
  wire \$auto$rs_design_edit.cc:575:execute$2229105 ;
  wire \$auto$rs_design_edit.cc:575:execute$2229106 ;
  wire \$auto$rs_design_edit.cc:575:execute$2229107 ;
  wire \$auto$rs_design_edit.cc:575:execute$2229108 ;
  wire \$auto$rs_design_edit.cc:575:execute$2229109 ;
  wire \$auto$rs_design_edit.cc:575:execute$2229110 ;
  wire \$auto$rs_design_edit.cc:575:execute$2229111 ;
  wire \$auto$rs_design_edit.cc:575:execute$2229112 ;
  wire \$auto$rs_design_edit.cc:575:execute$2229113 ;
  wire \$auto$rs_design_edit.cc:575:execute$2229114 ;
  wire \$auto$rs_design_edit.cc:575:execute$2229115 ;
  wire \$auto$rs_design_edit.cc:575:execute$2229116 ;
  wire \$auto$rs_design_edit.cc:575:execute$2229117 ;
  wire \$auto$rs_design_edit.cc:575:execute$2229118 ;
  wire \$auto$rs_design_edit.cc:575:execute$2229119 ;
  wire \$auto$rs_design_edit.cc:575:execute$2229120 ;
  wire \$auto$rs_design_edit.cc:575:execute$2229121 ;
  wire \$auto$rs_design_edit.cc:575:execute$2229122 ;
  wire \$auto$rs_design_edit.cc:575:execute$2229123 ;
  wire \$auto$rs_design_edit.cc:575:execute$2229124 ;
  wire \$auto$rs_design_edit.cc:575:execute$2229125 ;
  wire \$auto$rs_design_edit.cc:575:execute$2229126 ;
  wire \$auto$rs_design_edit.cc:575:execute$2229127 ;
  wire \$auto$rs_design_edit.cc:575:execute$2229128 ;
  wire \$auto$rs_design_edit.cc:575:execute$2229129 ;
  wire \$auto$rs_design_edit.cc:575:execute$2229130 ;
  wire \$auto$rs_design_edit.cc:575:execute$2229131 ;
  wire \$auto$rs_design_edit.cc:575:execute$2229132 ;
  wire \$auto$rs_design_edit.cc:575:execute$2229133 ;
  wire \$auto$rs_design_edit.cc:575:execute$2229134 ;
  wire \$auto$rs_design_edit.cc:575:execute$2229135 ;
  wire \$auto$rs_design_edit.cc:575:execute$2229136 ;
  (* hdlname = "i_spim_intf sclk_in" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_intf.sv:32.14-32.21|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:99.12-127.2" *)
  wire \$auto$rs_design_edit.cc:861:execute$2229144.i_spim_intf.sclk_in ;
  (* hdlname = "i_spimavb avmm_rdatavld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:67.8-67.21|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2" *)
  wire \$auto$rs_design_edit.cc:861:execute$2229144.i_spimavb.avmm_rdatavld ;
  (* hdlname = "i_spimavb avmm_waitreq" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:66.9-66.21|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2" *)
  wire \$auto$rs_design_edit.cc:861:execute$2229144.i_spimavb.avmm_waitreq ;
  (* hdlname = "i_spimavb m_avmm_clk" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:34.16-34.26|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2" *)
  wire \$auto$rs_design_edit.cc:861:execute$2229144.i_spimavb.m_avmm_clk ;
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2" *)
  wire \$auto$rs_design_edit.cc:861:execute$2229144.i_spimavb.reg_rdata_w_vld[0] ;
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2" *)
  wire \$auto$rs_design_edit.cc:861:execute$2229144.i_spimavb.reg_rdata_w_vld[10] ;
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2" *)
  wire \$auto$rs_design_edit.cc:861:execute$2229144.i_spimavb.reg_rdata_w_vld[11] ;
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2" *)
  wire \$auto$rs_design_edit.cc:861:execute$2229144.i_spimavb.reg_rdata_w_vld[12] ;
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2" *)
  wire \$auto$rs_design_edit.cc:861:execute$2229144.i_spimavb.reg_rdata_w_vld[13] ;
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2" *)
  wire \$auto$rs_design_edit.cc:861:execute$2229144.i_spimavb.reg_rdata_w_vld[14] ;
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2" *)
  wire \$auto$rs_design_edit.cc:861:execute$2229144.i_spimavb.reg_rdata_w_vld[15] ;
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2" *)
  wire \$auto$rs_design_edit.cc:861:execute$2229144.i_spimavb.reg_rdata_w_vld[16] ;
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2" *)
  wire \$auto$rs_design_edit.cc:861:execute$2229144.i_spimavb.reg_rdata_w_vld[17] ;
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2" *)
  wire \$auto$rs_design_edit.cc:861:execute$2229144.i_spimavb.reg_rdata_w_vld[18] ;
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2" *)
  wire \$auto$rs_design_edit.cc:861:execute$2229144.i_spimavb.reg_rdata_w_vld[19] ;
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2" *)
  wire \$auto$rs_design_edit.cc:861:execute$2229144.i_spimavb.reg_rdata_w_vld[1] ;
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2" *)
  wire \$auto$rs_design_edit.cc:861:execute$2229144.i_spimavb.reg_rdata_w_vld[20] ;
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2" *)
  wire \$auto$rs_design_edit.cc:861:execute$2229144.i_spimavb.reg_rdata_w_vld[21] ;
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2" *)
  wire \$auto$rs_design_edit.cc:861:execute$2229144.i_spimavb.reg_rdata_w_vld[22] ;
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2" *)
  wire \$auto$rs_design_edit.cc:861:execute$2229144.i_spimavb.reg_rdata_w_vld[23] ;
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2" *)
  wire \$auto$rs_design_edit.cc:861:execute$2229144.i_spimavb.reg_rdata_w_vld[24] ;
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2" *)
  wire \$auto$rs_design_edit.cc:861:execute$2229144.i_spimavb.reg_rdata_w_vld[25] ;
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2" *)
  wire \$auto$rs_design_edit.cc:861:execute$2229144.i_spimavb.reg_rdata_w_vld[26] ;
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2" *)
  wire \$auto$rs_design_edit.cc:861:execute$2229144.i_spimavb.reg_rdata_w_vld[27] ;
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2" *)
  wire \$auto$rs_design_edit.cc:861:execute$2229144.i_spimavb.reg_rdata_w_vld[28] ;
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2" *)
  wire \$auto$rs_design_edit.cc:861:execute$2229144.i_spimavb.reg_rdata_w_vld[29] ;
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2" *)
  wire \$auto$rs_design_edit.cc:861:execute$2229144.i_spimavb.reg_rdata_w_vld[2] ;
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2" *)
  wire \$auto$rs_design_edit.cc:861:execute$2229144.i_spimavb.reg_rdata_w_vld[30] ;
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2" *)
  wire \$auto$rs_design_edit.cc:861:execute$2229144.i_spimavb.reg_rdata_w_vld[31] ;
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2" *)
  wire \$auto$rs_design_edit.cc:861:execute$2229144.i_spimavb.reg_rdata_w_vld[3] ;
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2" *)
  wire \$auto$rs_design_edit.cc:861:execute$2229144.i_spimavb.reg_rdata_w_vld[4] ;
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2" *)
  wire \$auto$rs_design_edit.cc:861:execute$2229144.i_spimavb.reg_rdata_w_vld[5] ;
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2" *)
  wire \$auto$rs_design_edit.cc:861:execute$2229144.i_spimavb.reg_rdata_w_vld[6] ;
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2" *)
  wire \$auto$rs_design_edit.cc:861:execute$2229144.i_spimavb.reg_rdata_w_vld[7] ;
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2" *)
  wire \$auto$rs_design_edit.cc:861:execute$2229144.i_spimavb.reg_rdata_w_vld[8] ;
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2" *)
  wire \$auto$rs_design_edit.cc:861:execute$2229144.i_spimavb.reg_rdata_w_vld[9] ;
  (* hdlname = "i_spimreg_top sync_transvld ff1_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_reg_top.sv:337.11-342.5|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/levelsync.sv:63.17-63.24|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:135.1-166.2" *)
  wire \$auto$rs_design_edit.cc:861:execute$2229144.i_spimreg_top.sync_transvld.ff1_reg ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:53.22-53.33" *)
  wire [16:0] \$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_addr ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:54.20-54.34" *)
  wire [3:0] \$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_byte_en ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:52.16-52.26" *)
  wire \$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_clk ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:58.21-58.33" *)
  wire [31:0] \$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_rdata ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:59.15-59.30" *)
  wire \$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_rdatavld ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:56.14-56.25" *)
  wire \$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_read ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:51.16-51.28" *)
  wire \$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_rst_n ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:60.15-60.29" *)
  wire \$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_waitreq ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:57.21-57.33" *)
  wire [31:0] \$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_wdata ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:55.14-55.26" *)
  wire \$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_write ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:42.16-42.20" *)
  wire \$auto$rs_design_edit.cc:861:execute$2229144.miso ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:48.24-48.28" *)
  wire \$auto$rs_design_edit.cc:861:execute$2229144.mosi ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:64.14-64.23" *)
  wire \$auto$rs_design_edit.cc:861:execute$2229144.ready_int ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:40.15-40.20" *)
  wire \$auto$rs_design_edit.cc:861:execute$2229144.rst_n ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:47.16-47.20" *)
  wire \$auto$rs_design_edit.cc:861:execute$2229144.sclk ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:41.15-41.22" *)
  wire \$auto$rs_design_edit.cc:861:execute$2229144.sclk_in ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:63.15-63.25" *)
  wire \$auto$rs_design_edit.cc:861:execute$2229144.spi_active ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:43.17-43.23" *)
  wire \$auto$rs_design_edit.cc:861:execute$2229144.ss_n_0 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:44.17-44.23" *)
  wire \$auto$rs_design_edit.cc:861:execute$2229144.ss_n_1 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:45.17-45.23" *)
  wire \$auto$rs_design_edit.cc:861:execute$2229144.ss_n_2 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:46.17-46.23" *)
  wire \$auto$rs_design_edit.cc:861:execute$2229144.ss_n_3 ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229076 ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229077 ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229078 ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229079 ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229080 ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229081 ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229082 ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229083 ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229084 ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229085 ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229086 ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229087 ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229088 ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229089 ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229090 ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229091 ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229092 ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229093 ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229094 ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229095 ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229096 ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229097 ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229098 ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229099 ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229100 ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229101 ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229102 ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229103 ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229104 ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229105 ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229106 ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229107 ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229108 ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229109 ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229110 ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229111 ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229112 ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229113 ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229114 ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229115 ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229116 ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229117 ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229118 ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229119 ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229120 ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229121 ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229122 ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229123 ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229124 ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229125 ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229126 ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229127 ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229128 ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229129 ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229130 ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229131 ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229132 ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229133 ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229134 ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229135 ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229136 ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_addr[0] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_addr[10] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_addr[11] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_addr[12] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_addr[13] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_addr[14] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_addr[15] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_addr[16] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_addr[1] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_addr[2] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_addr[3] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_addr[4] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_addr[5] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_addr[6] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_addr[7] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_addr[8] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_addr[9] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_byte_en[0] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_byte_en[1] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_byte_en[2] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_byte_en[3] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_clk ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_read ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_rst_n ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_wdata[0] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_wdata[10] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_wdata[11] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_wdata[12] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_wdata[13] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_wdata[14] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_wdata[15] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_wdata[16] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_wdata[17] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_wdata[18] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_wdata[19] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_wdata[1] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_wdata[20] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_wdata[21] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_wdata[22] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_wdata[23] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_wdata[24] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_wdata[25] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_wdata[26] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_wdata[27] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_wdata[28] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_wdata[29] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_wdata[2] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_wdata[30] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_wdata[31] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_wdata[3] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_wdata[4] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_wdata[5] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_wdata[6] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_wdata[7] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_wdata[8] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_wdata[9] ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_write ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$miso ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$mosi ;
  (* unused_bits = "0" *)
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$ready_int ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$rst_n ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$sclk_in ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$ss_n_0 ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$ss_n_1 ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$ss_n_2 ;
  wire \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$ss_n_3 ;
  wire \$iopadmap$m_avmm_addr[0] ;
  wire \$iopadmap$m_avmm_addr[10] ;
  wire \$iopadmap$m_avmm_addr[11] ;
  wire \$iopadmap$m_avmm_addr[12] ;
  wire \$iopadmap$m_avmm_addr[13] ;
  wire \$iopadmap$m_avmm_addr[14] ;
  wire \$iopadmap$m_avmm_addr[15] ;
  wire \$iopadmap$m_avmm_addr[16] ;
  wire \$iopadmap$m_avmm_addr[1] ;
  wire \$iopadmap$m_avmm_addr[2] ;
  wire \$iopadmap$m_avmm_addr[3] ;
  wire \$iopadmap$m_avmm_addr[4] ;
  wire \$iopadmap$m_avmm_addr[5] ;
  wire \$iopadmap$m_avmm_addr[6] ;
  wire \$iopadmap$m_avmm_addr[7] ;
  wire \$iopadmap$m_avmm_addr[8] ;
  wire \$iopadmap$m_avmm_addr[9] ;
  wire \$iopadmap$m_avmm_byte_en[0] ;
  wire \$iopadmap$m_avmm_byte_en[1] ;
  wire \$iopadmap$m_avmm_byte_en[2] ;
  wire \$iopadmap$m_avmm_byte_en[3] ;
  wire \$iopadmap$m_avmm_clk ;
  wire \$iopadmap$m_avmm_read ;
  wire \$iopadmap$m_avmm_rst_n ;
  wire \$iopadmap$m_avmm_wdata[0] ;
  wire \$iopadmap$m_avmm_wdata[10] ;
  wire \$iopadmap$m_avmm_wdata[11] ;
  wire \$iopadmap$m_avmm_wdata[12] ;
  wire \$iopadmap$m_avmm_wdata[13] ;
  wire \$iopadmap$m_avmm_wdata[14] ;
  wire \$iopadmap$m_avmm_wdata[15] ;
  wire \$iopadmap$m_avmm_wdata[16] ;
  wire \$iopadmap$m_avmm_wdata[17] ;
  wire \$iopadmap$m_avmm_wdata[18] ;
  wire \$iopadmap$m_avmm_wdata[19] ;
  wire \$iopadmap$m_avmm_wdata[1] ;
  wire \$iopadmap$m_avmm_wdata[20] ;
  wire \$iopadmap$m_avmm_wdata[21] ;
  wire \$iopadmap$m_avmm_wdata[22] ;
  wire \$iopadmap$m_avmm_wdata[23] ;
  wire \$iopadmap$m_avmm_wdata[24] ;
  wire \$iopadmap$m_avmm_wdata[25] ;
  wire \$iopadmap$m_avmm_wdata[26] ;
  wire \$iopadmap$m_avmm_wdata[27] ;
  wire \$iopadmap$m_avmm_wdata[28] ;
  wire \$iopadmap$m_avmm_wdata[29] ;
  wire \$iopadmap$m_avmm_wdata[2] ;
  wire \$iopadmap$m_avmm_wdata[30] ;
  wire \$iopadmap$m_avmm_wdata[31] ;
  wire \$iopadmap$m_avmm_wdata[3] ;
  wire \$iopadmap$m_avmm_wdata[4] ;
  wire \$iopadmap$m_avmm_wdata[5] ;
  wire \$iopadmap$m_avmm_wdata[6] ;
  wire \$iopadmap$m_avmm_wdata[7] ;
  wire \$iopadmap$m_avmm_wdata[8] ;
  wire \$iopadmap$m_avmm_wdata[9] ;
  wire \$iopadmap$m_avmm_write ;
  wire \$iopadmap$miso ;
  wire \$iopadmap$mosi ;
  (* unused_bits = "0" *)
  wire \$iopadmap$ready_int ;
  wire \$iopadmap$rst_n ;
  wire \$iopadmap$sclk_in ;
  wire \$iopadmap$ss_n_0 ;
  wire \$iopadmap$ss_n_1 ;
  wire \$iopadmap$ss_n_2 ;
  wire \$iopadmap$ss_n_3 ;
  (* hdlname = "i_spim_intf sclk_in" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:99.12-127.2|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_intf.sv:32.14-32.21" *)
  wire \i_spim_intf.sclk_in ;
  (* hdlname = "i_spimavb avmm_rdatavld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:67.8-67.21" *)
  wire \i_spimavb.avmm_rdatavld ;
  (* hdlname = "i_spimavb avmm_waitreq" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:66.9-66.21" *)
  wire \i_spimavb.avmm_waitreq ;
  (* hdlname = "i_spimavb m_avmm_clk" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:34.16-34.26" *)
  wire \i_spimavb.m_avmm_clk ;
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30" *)
  wire \i_spimavb.reg_rdata_w_vld[0] ;
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30" *)
  wire \i_spimavb.reg_rdata_w_vld[10] ;
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30" *)
  wire \i_spimavb.reg_rdata_w_vld[11] ;
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30" *)
  wire \i_spimavb.reg_rdata_w_vld[12] ;
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30" *)
  wire \i_spimavb.reg_rdata_w_vld[13] ;
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30" *)
  wire \i_spimavb.reg_rdata_w_vld[14] ;
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30" *)
  wire \i_spimavb.reg_rdata_w_vld[15] ;
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30" *)
  wire \i_spimavb.reg_rdata_w_vld[16] ;
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30" *)
  wire \i_spimavb.reg_rdata_w_vld[17] ;
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30" *)
  wire \i_spimavb.reg_rdata_w_vld[18] ;
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30" *)
  wire \i_spimavb.reg_rdata_w_vld[19] ;
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30" *)
  wire \i_spimavb.reg_rdata_w_vld[1] ;
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30" *)
  wire \i_spimavb.reg_rdata_w_vld[20] ;
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30" *)
  wire \i_spimavb.reg_rdata_w_vld[21] ;
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30" *)
  wire \i_spimavb.reg_rdata_w_vld[22] ;
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30" *)
  wire \i_spimavb.reg_rdata_w_vld[23] ;
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30" *)
  wire \i_spimavb.reg_rdata_w_vld[24] ;
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30" *)
  wire \i_spimavb.reg_rdata_w_vld[25] ;
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30" *)
  wire \i_spimavb.reg_rdata_w_vld[26] ;
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30" *)
  wire \i_spimavb.reg_rdata_w_vld[27] ;
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30" *)
  wire \i_spimavb.reg_rdata_w_vld[28] ;
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30" *)
  wire \i_spimavb.reg_rdata_w_vld[29] ;
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30" *)
  wire \i_spimavb.reg_rdata_w_vld[2] ;
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30" *)
  wire \i_spimavb.reg_rdata_w_vld[30] ;
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30" *)
  wire \i_spimavb.reg_rdata_w_vld[31] ;
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30" *)
  wire \i_spimavb.reg_rdata_w_vld[3] ;
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30" *)
  wire \i_spimavb.reg_rdata_w_vld[4] ;
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30" *)
  wire \i_spimavb.reg_rdata_w_vld[5] ;
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30" *)
  wire \i_spimavb.reg_rdata_w_vld[6] ;
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30" *)
  wire \i_spimavb.reg_rdata_w_vld[7] ;
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30" *)
  wire \i_spimavb.reg_rdata_w_vld[8] ;
  (* hdlname = "i_spimavb reg_rdata_w_vld" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:169.9-190.2|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spimavb.sv:65.15-65.30" *)
  wire \i_spimavb.reg_rdata_w_vld[9] ;
  (* hdlname = "i_spimreg_top sync_transvld ff1_reg" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:135.1-166.2|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/levelsync.sv:63.17-63.24|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_reg_top.sv:337.11-342.5" *)
  wire \i_spimreg_top.sync_transvld.ff1_reg ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:53.22-53.33" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:53.22-53.33" *)
  wire [16:0] m_avmm_addr;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:54.20-54.34" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:54.20-54.34" *)
  wire [3:0] m_avmm_byte_en;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:52.16-52.26" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:52.16-52.26" *)
  wire m_avmm_clk;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:58.21-58.33" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:58.21-58.33" *)
  wire [31:0] m_avmm_rdata;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:59.15-59.30" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:59.15-59.30" *)
  wire m_avmm_rdatavld;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:56.14-56.25" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:56.14-56.25" *)
  wire m_avmm_read;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:51.16-51.28" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:51.16-51.28" *)
  wire m_avmm_rst_n;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:60.15-60.29" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:60.15-60.29" *)
  wire m_avmm_waitreq;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:57.21-57.33" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:57.21-57.33" *)
  wire [31:0] m_avmm_wdata;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:55.14-55.26" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:55.14-55.26" *)
  wire m_avmm_write;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:42.16-42.20" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:42.16-42.20" *)
  wire miso;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:48.24-48.28" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:48.24-48.28" *)
  wire mosi;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:64.14-64.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:64.14-64.23" *)
  wire ready_int;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:40.15-40.20" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:40.15-40.20" *)
  wire rst_n;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:47.16-47.20" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:47.16-47.20" *)
  wire sclk;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:41.15-41.22" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:41.15-41.22" *)
  wire sclk_in;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:63.15-63.25" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:63.15-63.25" *)
  wire spi_active;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:43.17-43.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:43.17-43.23" *)
  wire ss_n_0;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:44.17-44.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:44.17-44.23" *)
  wire ss_n_1;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:45.17-45.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:45.17-45.23" *)
  wire ss_n_2;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:46.17-46.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/spim/results_dir/.././rtl/spim/spim_top.sv:46.17-46.23" *)
  wire ss_n_3;
  fabric_spim_top \$auto$rs_design_edit.cc:859:execute$2229143  (
    .\$auto$rs_design_edit.cc:575:execute$2229076 (\$auto$rs_design_edit.cc:575:execute$2229076 ),
    .\$auto$rs_design_edit.cc:575:execute$2229077 (\$auto$rs_design_edit.cc:575:execute$2229077 ),
    .\$auto$rs_design_edit.cc:575:execute$2229078 (\$auto$rs_design_edit.cc:575:execute$2229078 ),
    .\$auto$rs_design_edit.cc:575:execute$2229079 (\$auto$rs_design_edit.cc:575:execute$2229079 ),
    .\$auto$rs_design_edit.cc:575:execute$2229080 (\$auto$rs_design_edit.cc:575:execute$2229080 ),
    .\$auto$rs_design_edit.cc:575:execute$2229081 (\$auto$rs_design_edit.cc:575:execute$2229081 ),
    .\$auto$rs_design_edit.cc:575:execute$2229082 (\$auto$rs_design_edit.cc:575:execute$2229082 ),
    .\$auto$rs_design_edit.cc:575:execute$2229083 (\$auto$rs_design_edit.cc:575:execute$2229083 ),
    .\$auto$rs_design_edit.cc:575:execute$2229084 (\$auto$rs_design_edit.cc:575:execute$2229084 ),
    .\$auto$rs_design_edit.cc:575:execute$2229085 (\$auto$rs_design_edit.cc:575:execute$2229085 ),
    .\$auto$rs_design_edit.cc:575:execute$2229086 (\$auto$rs_design_edit.cc:575:execute$2229086 ),
    .\$auto$rs_design_edit.cc:575:execute$2229087 (\$auto$rs_design_edit.cc:575:execute$2229087 ),
    .\$auto$rs_design_edit.cc:575:execute$2229088 (\$auto$rs_design_edit.cc:575:execute$2229088 ),
    .\$auto$rs_design_edit.cc:575:execute$2229089 (\$auto$rs_design_edit.cc:575:execute$2229089 ),
    .\$auto$rs_design_edit.cc:575:execute$2229090 (\$auto$rs_design_edit.cc:575:execute$2229090 ),
    .\$auto$rs_design_edit.cc:575:execute$2229091 (\$auto$rs_design_edit.cc:575:execute$2229091 ),
    .\$auto$rs_design_edit.cc:575:execute$2229092 (\$auto$rs_design_edit.cc:575:execute$2229092 ),
    .\$auto$rs_design_edit.cc:575:execute$2229093 (\$auto$rs_design_edit.cc:575:execute$2229093 ),
    .\$auto$rs_design_edit.cc:575:execute$2229094 (\$auto$rs_design_edit.cc:575:execute$2229094 ),
    .\$auto$rs_design_edit.cc:575:execute$2229095 (\$auto$rs_design_edit.cc:575:execute$2229095 ),
    .\$auto$rs_design_edit.cc:575:execute$2229096 (\$auto$rs_design_edit.cc:575:execute$2229096 ),
    .\$auto$rs_design_edit.cc:575:execute$2229097 (\$auto$rs_design_edit.cc:575:execute$2229097 ),
    .\$auto$rs_design_edit.cc:575:execute$2229098 (\$auto$rs_design_edit.cc:575:execute$2229098 ),
    .\$auto$rs_design_edit.cc:575:execute$2229099 (\$auto$rs_design_edit.cc:575:execute$2229099 ),
    .\$auto$rs_design_edit.cc:575:execute$2229100 (\$auto$rs_design_edit.cc:575:execute$2229100 ),
    .\$auto$rs_design_edit.cc:575:execute$2229101 (\$auto$rs_design_edit.cc:575:execute$2229101 ),
    .\$auto$rs_design_edit.cc:575:execute$2229102 (\$auto$rs_design_edit.cc:575:execute$2229102 ),
    .\$auto$rs_design_edit.cc:575:execute$2229103 (\$auto$rs_design_edit.cc:575:execute$2229103 ),
    .\$auto$rs_design_edit.cc:575:execute$2229104 (\$auto$rs_design_edit.cc:575:execute$2229104 ),
    .\$auto$rs_design_edit.cc:575:execute$2229105 (\$auto$rs_design_edit.cc:575:execute$2229105 ),
    .\$auto$rs_design_edit.cc:575:execute$2229106 (\$auto$rs_design_edit.cc:575:execute$2229106 ),
    .\$auto$rs_design_edit.cc:575:execute$2229107 (\$auto$rs_design_edit.cc:575:execute$2229107 ),
    .\$auto$rs_design_edit.cc:575:execute$2229108 (\$auto$rs_design_edit.cc:575:execute$2229108 ),
    .\$auto$rs_design_edit.cc:575:execute$2229109 (\$auto$rs_design_edit.cc:575:execute$2229109 ),
    .\$auto$rs_design_edit.cc:575:execute$2229110 (\$auto$rs_design_edit.cc:575:execute$2229110 ),
    .\$auto$rs_design_edit.cc:575:execute$2229111 (\$auto$rs_design_edit.cc:575:execute$2229111 ),
    .\$auto$rs_design_edit.cc:575:execute$2229112 (\$auto$rs_design_edit.cc:575:execute$2229112 ),
    .\$auto$rs_design_edit.cc:575:execute$2229113 (\$auto$rs_design_edit.cc:575:execute$2229113 ),
    .\$auto$rs_design_edit.cc:575:execute$2229114 (\$auto$rs_design_edit.cc:575:execute$2229114 ),
    .\$auto$rs_design_edit.cc:575:execute$2229115 (\$auto$rs_design_edit.cc:575:execute$2229115 ),
    .\$auto$rs_design_edit.cc:575:execute$2229116 (\$auto$rs_design_edit.cc:575:execute$2229116 ),
    .\$auto$rs_design_edit.cc:575:execute$2229117 (\$auto$rs_design_edit.cc:575:execute$2229117 ),
    .\$auto$rs_design_edit.cc:575:execute$2229118 (\$auto$rs_design_edit.cc:575:execute$2229118 ),
    .\$auto$rs_design_edit.cc:575:execute$2229119 (\$auto$rs_design_edit.cc:575:execute$2229119 ),
    .\$auto$rs_design_edit.cc:575:execute$2229120 (\$auto$rs_design_edit.cc:575:execute$2229120 ),
    .\$auto$rs_design_edit.cc:575:execute$2229121 (\$auto$rs_design_edit.cc:575:execute$2229121 ),
    .\$auto$rs_design_edit.cc:575:execute$2229122 (\$auto$rs_design_edit.cc:575:execute$2229122 ),
    .\$auto$rs_design_edit.cc:575:execute$2229123 (\$auto$rs_design_edit.cc:575:execute$2229123 ),
    .\$auto$rs_design_edit.cc:575:execute$2229124 (\$auto$rs_design_edit.cc:575:execute$2229124 ),
    .\$auto$rs_design_edit.cc:575:execute$2229125 (\$auto$rs_design_edit.cc:575:execute$2229125 ),
    .\$auto$rs_design_edit.cc:575:execute$2229126 (\$auto$rs_design_edit.cc:575:execute$2229126 ),
    .\$auto$rs_design_edit.cc:575:execute$2229127 (\$auto$rs_design_edit.cc:575:execute$2229127 ),
    .\$auto$rs_design_edit.cc:575:execute$2229128 (\$auto$rs_design_edit.cc:575:execute$2229128 ),
    .\$auto$rs_design_edit.cc:575:execute$2229129 (\$auto$rs_design_edit.cc:575:execute$2229129 ),
    .\$auto$rs_design_edit.cc:575:execute$2229130 (\$auto$rs_design_edit.cc:575:execute$2229130 ),
    .\$auto$rs_design_edit.cc:575:execute$2229131 (\$auto$rs_design_edit.cc:575:execute$2229131 ),
    .\$auto$rs_design_edit.cc:575:execute$2229132 (\$auto$rs_design_edit.cc:575:execute$2229132 ),
    .\$auto$rs_design_edit.cc:575:execute$2229133 (\$auto$rs_design_edit.cc:575:execute$2229133 ),
    .\$auto$rs_design_edit.cc:575:execute$2229134 (\$auto$rs_design_edit.cc:575:execute$2229134 ),
    .\$auto$rs_design_edit.cc:575:execute$2229135 (\$auto$rs_design_edit.cc:575:execute$2229135 ),
    .\$auto$rs_design_edit.cc:575:execute$2229136 (\$auto$rs_design_edit.cc:575:execute$2229136 ),
    .\$iopadmap$m_avmm_addr[0] (\$iopadmap$m_avmm_addr[0] ),
    .\$iopadmap$m_avmm_addr[10] (\$iopadmap$m_avmm_addr[10] ),
    .\$iopadmap$m_avmm_addr[11] (\$iopadmap$m_avmm_addr[11] ),
    .\$iopadmap$m_avmm_addr[12] (\$iopadmap$m_avmm_addr[12] ),
    .\$iopadmap$m_avmm_addr[13] (\$iopadmap$m_avmm_addr[13] ),
    .\$iopadmap$m_avmm_addr[14] (\$iopadmap$m_avmm_addr[14] ),
    .\$iopadmap$m_avmm_addr[15] (\$iopadmap$m_avmm_addr[15] ),
    .\$iopadmap$m_avmm_addr[16] (\$iopadmap$m_avmm_addr[16] ),
    .\$iopadmap$m_avmm_addr[1] (\$iopadmap$m_avmm_addr[1] ),
    .\$iopadmap$m_avmm_addr[2] (\$iopadmap$m_avmm_addr[2] ),
    .\$iopadmap$m_avmm_addr[3] (\$iopadmap$m_avmm_addr[3] ),
    .\$iopadmap$m_avmm_addr[4] (\$iopadmap$m_avmm_addr[4] ),
    .\$iopadmap$m_avmm_addr[5] (\$iopadmap$m_avmm_addr[5] ),
    .\$iopadmap$m_avmm_addr[6] (\$iopadmap$m_avmm_addr[6] ),
    .\$iopadmap$m_avmm_addr[7] (\$iopadmap$m_avmm_addr[7] ),
    .\$iopadmap$m_avmm_addr[8] (\$iopadmap$m_avmm_addr[8] ),
    .\$iopadmap$m_avmm_addr[9] (\$iopadmap$m_avmm_addr[9] ),
    .\$iopadmap$m_avmm_byte_en[0] (\$iopadmap$m_avmm_byte_en[0] ),
    .\$iopadmap$m_avmm_byte_en[1] (\$iopadmap$m_avmm_byte_en[1] ),
    .\$iopadmap$m_avmm_byte_en[2] (\$iopadmap$m_avmm_byte_en[2] ),
    .\$iopadmap$m_avmm_byte_en[3] (\$iopadmap$m_avmm_byte_en[3] ),
    .\$iopadmap$m_avmm_read (\$iopadmap$m_avmm_read ),
    .\$iopadmap$m_avmm_rst_n (\$iopadmap$m_avmm_rst_n ),
    .\$iopadmap$m_avmm_wdata[0] (\$iopadmap$m_avmm_wdata[0] ),
    .\$iopadmap$m_avmm_wdata[10] (\$iopadmap$m_avmm_wdata[10] ),
    .\$iopadmap$m_avmm_wdata[11] (\$iopadmap$m_avmm_wdata[11] ),
    .\$iopadmap$m_avmm_wdata[12] (\$iopadmap$m_avmm_wdata[12] ),
    .\$iopadmap$m_avmm_wdata[13] (\$iopadmap$m_avmm_wdata[13] ),
    .\$iopadmap$m_avmm_wdata[14] (\$iopadmap$m_avmm_wdata[14] ),
    .\$iopadmap$m_avmm_wdata[15] (\$iopadmap$m_avmm_wdata[15] ),
    .\$iopadmap$m_avmm_wdata[16] (\$iopadmap$m_avmm_wdata[16] ),
    .\$iopadmap$m_avmm_wdata[17] (\$iopadmap$m_avmm_wdata[17] ),
    .\$iopadmap$m_avmm_wdata[18] (\$iopadmap$m_avmm_wdata[18] ),
    .\$iopadmap$m_avmm_wdata[19] (\$iopadmap$m_avmm_wdata[19] ),
    .\$iopadmap$m_avmm_wdata[1] (\$iopadmap$m_avmm_wdata[1] ),
    .\$iopadmap$m_avmm_wdata[20] (\$iopadmap$m_avmm_wdata[20] ),
    .\$iopadmap$m_avmm_wdata[21] (\$iopadmap$m_avmm_wdata[21] ),
    .\$iopadmap$m_avmm_wdata[22] (\$iopadmap$m_avmm_wdata[22] ),
    .\$iopadmap$m_avmm_wdata[23] (\$iopadmap$m_avmm_wdata[23] ),
    .\$iopadmap$m_avmm_wdata[24] (\$iopadmap$m_avmm_wdata[24] ),
    .\$iopadmap$m_avmm_wdata[25] (\$iopadmap$m_avmm_wdata[25] ),
    .\$iopadmap$m_avmm_wdata[26] (\$iopadmap$m_avmm_wdata[26] ),
    .\$iopadmap$m_avmm_wdata[27] (\$iopadmap$m_avmm_wdata[27] ),
    .\$iopadmap$m_avmm_wdata[28] (\$iopadmap$m_avmm_wdata[28] ),
    .\$iopadmap$m_avmm_wdata[29] (\$iopadmap$m_avmm_wdata[29] ),
    .\$iopadmap$m_avmm_wdata[2] (\$iopadmap$m_avmm_wdata[2] ),
    .\$iopadmap$m_avmm_wdata[30] (\$iopadmap$m_avmm_wdata[30] ),
    .\$iopadmap$m_avmm_wdata[31] (\$iopadmap$m_avmm_wdata[31] ),
    .\$iopadmap$m_avmm_wdata[3] (\$iopadmap$m_avmm_wdata[3] ),
    .\$iopadmap$m_avmm_wdata[4] (\$iopadmap$m_avmm_wdata[4] ),
    .\$iopadmap$m_avmm_wdata[5] (\$iopadmap$m_avmm_wdata[5] ),
    .\$iopadmap$m_avmm_wdata[6] (\$iopadmap$m_avmm_wdata[6] ),
    .\$iopadmap$m_avmm_wdata[7] (\$iopadmap$m_avmm_wdata[7] ),
    .\$iopadmap$m_avmm_wdata[8] (\$iopadmap$m_avmm_wdata[8] ),
    .\$iopadmap$m_avmm_wdata[9] (\$iopadmap$m_avmm_wdata[9] ),
    .\$iopadmap$m_avmm_write (\$iopadmap$m_avmm_write ),
    .\$iopadmap$miso (\$iopadmap$miso ),
    .\$iopadmap$mosi (\$iopadmap$mosi ),
    .\$iopadmap$ready_int (\$iopadmap$ready_int ),
    .\$iopadmap$rst_n (\$iopadmap$rst_n ),
    .\$iopadmap$ss_n_0 (\$iopadmap$ss_n_0 ),
    .\$iopadmap$ss_n_1 (\$iopadmap$ss_n_1 ),
    .\$iopadmap$ss_n_2 (\$iopadmap$ss_n_2 ),
    .\$iopadmap$ss_n_3 (\$iopadmap$ss_n_3 ),
    .\i_spim_intf.sclk_in (\i_spim_intf.sclk_in ),
    .\i_spimavb.avmm_rdatavld (\i_spimavb.avmm_rdatavld ),
    .\i_spimavb.avmm_waitreq (\i_spimavb.avmm_waitreq ),
    .\i_spimavb.m_avmm_clk (\i_spimavb.m_avmm_clk ),
    .\i_spimavb.reg_rdata_w_vld[0] (\i_spimavb.reg_rdata_w_vld[0] ),
    .\i_spimavb.reg_rdata_w_vld[10] (\i_spimavb.reg_rdata_w_vld[10] ),
    .\i_spimavb.reg_rdata_w_vld[11] (\i_spimavb.reg_rdata_w_vld[11] ),
    .\i_spimavb.reg_rdata_w_vld[12] (\i_spimavb.reg_rdata_w_vld[12] ),
    .\i_spimavb.reg_rdata_w_vld[13] (\i_spimavb.reg_rdata_w_vld[13] ),
    .\i_spimavb.reg_rdata_w_vld[14] (\i_spimavb.reg_rdata_w_vld[14] ),
    .\i_spimavb.reg_rdata_w_vld[15] (\i_spimavb.reg_rdata_w_vld[15] ),
    .\i_spimavb.reg_rdata_w_vld[16] (\i_spimavb.reg_rdata_w_vld[16] ),
    .\i_spimavb.reg_rdata_w_vld[17] (\i_spimavb.reg_rdata_w_vld[17] ),
    .\i_spimavb.reg_rdata_w_vld[18] (\i_spimavb.reg_rdata_w_vld[18] ),
    .\i_spimavb.reg_rdata_w_vld[19] (\i_spimavb.reg_rdata_w_vld[19] ),
    .\i_spimavb.reg_rdata_w_vld[1] (\i_spimavb.reg_rdata_w_vld[1] ),
    .\i_spimavb.reg_rdata_w_vld[20] (\i_spimavb.reg_rdata_w_vld[20] ),
    .\i_spimavb.reg_rdata_w_vld[21] (\i_spimavb.reg_rdata_w_vld[21] ),
    .\i_spimavb.reg_rdata_w_vld[22] (\i_spimavb.reg_rdata_w_vld[22] ),
    .\i_spimavb.reg_rdata_w_vld[23] (\i_spimavb.reg_rdata_w_vld[23] ),
    .\i_spimavb.reg_rdata_w_vld[24] (\i_spimavb.reg_rdata_w_vld[24] ),
    .\i_spimavb.reg_rdata_w_vld[25] (\i_spimavb.reg_rdata_w_vld[25] ),
    .\i_spimavb.reg_rdata_w_vld[26] (\i_spimavb.reg_rdata_w_vld[26] ),
    .\i_spimavb.reg_rdata_w_vld[27] (\i_spimavb.reg_rdata_w_vld[27] ),
    .\i_spimavb.reg_rdata_w_vld[28] (\i_spimavb.reg_rdata_w_vld[28] ),
    .\i_spimavb.reg_rdata_w_vld[29] (\i_spimavb.reg_rdata_w_vld[29] ),
    .\i_spimavb.reg_rdata_w_vld[2] (\i_spimavb.reg_rdata_w_vld[2] ),
    .\i_spimavb.reg_rdata_w_vld[30] (\i_spimavb.reg_rdata_w_vld[30] ),
    .\i_spimavb.reg_rdata_w_vld[31] (\i_spimavb.reg_rdata_w_vld[31] ),
    .\i_spimavb.reg_rdata_w_vld[3] (\i_spimavb.reg_rdata_w_vld[3] ),
    .\i_spimavb.reg_rdata_w_vld[4] (\i_spimavb.reg_rdata_w_vld[4] ),
    .\i_spimavb.reg_rdata_w_vld[5] (\i_spimavb.reg_rdata_w_vld[5] ),
    .\i_spimavb.reg_rdata_w_vld[6] (\i_spimavb.reg_rdata_w_vld[6] ),
    .\i_spimavb.reg_rdata_w_vld[7] (\i_spimavb.reg_rdata_w_vld[7] ),
    .\i_spimavb.reg_rdata_w_vld[8] (\i_spimavb.reg_rdata_w_vld[8] ),
    .\i_spimavb.reg_rdata_w_vld[9] (\i_spimavb.reg_rdata_w_vld[9] ),
    .\i_spimreg_top.sync_transvld.ff1_reg (\i_spimreg_top.sync_transvld.ff1_reg )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45" *)
  CLK_BUF \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$clkbufmap.cc:265:execute$2212884  (
    .I(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_clk ),
    .O(\$auto$rs_design_edit.cc:861:execute$2229144.i_spimavb.m_avmm_clk )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45" *)
  CLK_BUF \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$clkbufmap.cc:265:execute$2212887  (
    .I(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$sclk_in ),
    .O(\$auto$rs_design_edit.cc:861:execute$2229144.i_spim_intf.sclk_in )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$spim_top.m_avmm_addr  (
    .EN(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229076 ),
    .I(\$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_addr [0]),
    .O(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_addr[0] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$spim_top.m_avmm_addr_1  (
    .EN(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229077 ),
    .I(\$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_addr [1]),
    .O(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_addr[1] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$spim_top.m_avmm_addr_10  (
    .EN(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229078 ),
    .I(\$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_addr [10]),
    .O(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_addr[10] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$spim_top.m_avmm_addr_11  (
    .EN(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229079 ),
    .I(\$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_addr [11]),
    .O(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_addr[11] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$spim_top.m_avmm_addr_12  (
    .EN(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229080 ),
    .I(\$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_addr [12]),
    .O(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_addr[12] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$spim_top.m_avmm_addr_13  (
    .EN(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229081 ),
    .I(\$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_addr [13]),
    .O(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_addr[13] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$spim_top.m_avmm_addr_14  (
    .EN(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229082 ),
    .I(\$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_addr [14]),
    .O(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_addr[14] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$spim_top.m_avmm_addr_15  (
    .EN(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229083 ),
    .I(\$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_addr [15]),
    .O(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_addr[15] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$spim_top.m_avmm_addr_16  (
    .EN(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229084 ),
    .I(\$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_addr [16]),
    .O(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_addr[16] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$spim_top.m_avmm_addr_2  (
    .EN(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229085 ),
    .I(\$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_addr [2]),
    .O(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_addr[2] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$spim_top.m_avmm_addr_3  (
    .EN(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229086 ),
    .I(\$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_addr [3]),
    .O(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_addr[3] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$spim_top.m_avmm_addr_4  (
    .EN(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229087 ),
    .I(\$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_addr [4]),
    .O(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_addr[4] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$spim_top.m_avmm_addr_5  (
    .EN(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229088 ),
    .I(\$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_addr [5]),
    .O(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_addr[5] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$spim_top.m_avmm_addr_6  (
    .EN(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229089 ),
    .I(\$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_addr [6]),
    .O(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_addr[6] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$spim_top.m_avmm_addr_7  (
    .EN(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229090 ),
    .I(\$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_addr [7]),
    .O(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_addr[7] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$spim_top.m_avmm_addr_8  (
    .EN(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229091 ),
    .I(\$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_addr [8]),
    .O(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_addr[8] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$spim_top.m_avmm_addr_9  (
    .EN(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229092 ),
    .I(\$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_addr [9]),
    .O(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_addr[9] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$spim_top.m_avmm_byte_en  (
    .EN(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229093 ),
    .I(\$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_byte_en [0]),
    .O(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_byte_en[0] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$spim_top.m_avmm_byte_en_1  (
    .EN(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229094 ),
    .I(\$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_byte_en [1]),
    .O(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_byte_en[1] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$spim_top.m_avmm_byte_en_2  (
    .EN(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229095 ),
    .I(\$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_byte_en [2]),
    .O(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_byte_en[2] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$spim_top.m_avmm_byte_en_3  (
    .EN(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229096 ),
    .I(\$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_byte_en [3]),
    .O(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_byte_en[3] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$spim_top.m_avmm_clk  (
    .EN(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229097 ),
    .I(\$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_clk ),
    .O(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_clk )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$spim_top.m_avmm_rdata  (
    .I(\$auto$rs_design_edit.cc:861:execute$2229144.i_spimavb.reg_rdata_w_vld[0] ),
    .O(\$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_rdata [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$spim_top.m_avmm_rdata_1  (
    .I(\$auto$rs_design_edit.cc:861:execute$2229144.i_spimavb.reg_rdata_w_vld[1] ),
    .O(\$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_rdata [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$spim_top.m_avmm_rdata_10  (
    .I(\$auto$rs_design_edit.cc:861:execute$2229144.i_spimavb.reg_rdata_w_vld[10] ),
    .O(\$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_rdata [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$spim_top.m_avmm_rdata_11  (
    .I(\$auto$rs_design_edit.cc:861:execute$2229144.i_spimavb.reg_rdata_w_vld[11] ),
    .O(\$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_rdata [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$spim_top.m_avmm_rdata_12  (
    .I(\$auto$rs_design_edit.cc:861:execute$2229144.i_spimavb.reg_rdata_w_vld[12] ),
    .O(\$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_rdata [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$spim_top.m_avmm_rdata_13  (
    .I(\$auto$rs_design_edit.cc:861:execute$2229144.i_spimavb.reg_rdata_w_vld[13] ),
    .O(\$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_rdata [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$spim_top.m_avmm_rdata_14  (
    .I(\$auto$rs_design_edit.cc:861:execute$2229144.i_spimavb.reg_rdata_w_vld[14] ),
    .O(\$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_rdata [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$spim_top.m_avmm_rdata_15  (
    .I(\$auto$rs_design_edit.cc:861:execute$2229144.i_spimavb.reg_rdata_w_vld[15] ),
    .O(\$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_rdata [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$spim_top.m_avmm_rdata_16  (
    .I(\$auto$rs_design_edit.cc:861:execute$2229144.i_spimavb.reg_rdata_w_vld[16] ),
    .O(\$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_rdata [16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$spim_top.m_avmm_rdata_17  (
    .I(\$auto$rs_design_edit.cc:861:execute$2229144.i_spimavb.reg_rdata_w_vld[17] ),
    .O(\$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_rdata [17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$spim_top.m_avmm_rdata_18  (
    .I(\$auto$rs_design_edit.cc:861:execute$2229144.i_spimavb.reg_rdata_w_vld[18] ),
    .O(\$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_rdata [18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$spim_top.m_avmm_rdata_19  (
    .I(\$auto$rs_design_edit.cc:861:execute$2229144.i_spimavb.reg_rdata_w_vld[19] ),
    .O(\$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_rdata [19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$spim_top.m_avmm_rdata_2  (
    .I(\$auto$rs_design_edit.cc:861:execute$2229144.i_spimavb.reg_rdata_w_vld[2] ),
    .O(\$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_rdata [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$spim_top.m_avmm_rdata_20  (
    .I(\$auto$rs_design_edit.cc:861:execute$2229144.i_spimavb.reg_rdata_w_vld[20] ),
    .O(\$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_rdata [20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$spim_top.m_avmm_rdata_21  (
    .I(\$auto$rs_design_edit.cc:861:execute$2229144.i_spimavb.reg_rdata_w_vld[21] ),
    .O(\$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_rdata [21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$spim_top.m_avmm_rdata_22  (
    .I(\$auto$rs_design_edit.cc:861:execute$2229144.i_spimavb.reg_rdata_w_vld[22] ),
    .O(\$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_rdata [22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$spim_top.m_avmm_rdata_23  (
    .I(\$auto$rs_design_edit.cc:861:execute$2229144.i_spimavb.reg_rdata_w_vld[23] ),
    .O(\$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_rdata [23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$spim_top.m_avmm_rdata_24  (
    .I(\$auto$rs_design_edit.cc:861:execute$2229144.i_spimavb.reg_rdata_w_vld[24] ),
    .O(\$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_rdata [24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$spim_top.m_avmm_rdata_25  (
    .I(\$auto$rs_design_edit.cc:861:execute$2229144.i_spimavb.reg_rdata_w_vld[25] ),
    .O(\$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_rdata [25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$spim_top.m_avmm_rdata_26  (
    .I(\$auto$rs_design_edit.cc:861:execute$2229144.i_spimavb.reg_rdata_w_vld[26] ),
    .O(\$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_rdata [26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$spim_top.m_avmm_rdata_27  (
    .I(\$auto$rs_design_edit.cc:861:execute$2229144.i_spimavb.reg_rdata_w_vld[27] ),
    .O(\$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_rdata [27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$spim_top.m_avmm_rdata_28  (
    .I(\$auto$rs_design_edit.cc:861:execute$2229144.i_spimavb.reg_rdata_w_vld[28] ),
    .O(\$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_rdata [28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$spim_top.m_avmm_rdata_29  (
    .I(\$auto$rs_design_edit.cc:861:execute$2229144.i_spimavb.reg_rdata_w_vld[29] ),
    .O(\$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_rdata [29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$spim_top.m_avmm_rdata_3  (
    .I(\$auto$rs_design_edit.cc:861:execute$2229144.i_spimavb.reg_rdata_w_vld[3] ),
    .O(\$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_rdata [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$spim_top.m_avmm_rdata_30  (
    .I(\$auto$rs_design_edit.cc:861:execute$2229144.i_spimavb.reg_rdata_w_vld[30] ),
    .O(\$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_rdata [30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$spim_top.m_avmm_rdata_31  (
    .I(\$auto$rs_design_edit.cc:861:execute$2229144.i_spimavb.reg_rdata_w_vld[31] ),
    .O(\$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_rdata [31])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$spim_top.m_avmm_rdata_4  (
    .I(\$auto$rs_design_edit.cc:861:execute$2229144.i_spimavb.reg_rdata_w_vld[4] ),
    .O(\$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_rdata [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$spim_top.m_avmm_rdata_5  (
    .I(\$auto$rs_design_edit.cc:861:execute$2229144.i_spimavb.reg_rdata_w_vld[5] ),
    .O(\$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_rdata [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$spim_top.m_avmm_rdata_6  (
    .I(\$auto$rs_design_edit.cc:861:execute$2229144.i_spimavb.reg_rdata_w_vld[6] ),
    .O(\$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_rdata [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$spim_top.m_avmm_rdata_7  (
    .I(\$auto$rs_design_edit.cc:861:execute$2229144.i_spimavb.reg_rdata_w_vld[7] ),
    .O(\$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_rdata [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$spim_top.m_avmm_rdata_8  (
    .I(\$auto$rs_design_edit.cc:861:execute$2229144.i_spimavb.reg_rdata_w_vld[8] ),
    .O(\$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_rdata [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$spim_top.m_avmm_rdata_9  (
    .I(\$auto$rs_design_edit.cc:861:execute$2229144.i_spimavb.reg_rdata_w_vld[9] ),
    .O(\$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_rdata [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$spim_top.m_avmm_rdatavld  (
    .I(\$auto$rs_design_edit.cc:861:execute$2229144.i_spimavb.avmm_rdatavld ),
    .O(\$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_rdatavld )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$spim_top.m_avmm_read  (
    .EN(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229098 ),
    .I(\$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_read ),
    .O(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_read )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$spim_top.m_avmm_rst_n  (
    .EN(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229099 ),
    .I(\$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_rst_n ),
    .O(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_rst_n )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$spim_top.m_avmm_waitreq  (
    .I(\$auto$rs_design_edit.cc:861:execute$2229144.i_spimavb.avmm_waitreq ),
    .O(\$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_waitreq )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$spim_top.m_avmm_wdata  (
    .EN(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229100 ),
    .I(\$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_wdata [0]),
    .O(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_wdata[0] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$spim_top.m_avmm_wdata_1  (
    .EN(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229101 ),
    .I(\$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_wdata [1]),
    .O(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_wdata[1] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$spim_top.m_avmm_wdata_10  (
    .EN(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229102 ),
    .I(\$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_wdata [10]),
    .O(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_wdata[10] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$spim_top.m_avmm_wdata_11  (
    .EN(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229103 ),
    .I(\$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_wdata [11]),
    .O(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_wdata[11] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$spim_top.m_avmm_wdata_12  (
    .EN(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229104 ),
    .I(\$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_wdata [12]),
    .O(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_wdata[12] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$spim_top.m_avmm_wdata_13  (
    .EN(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229105 ),
    .I(\$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_wdata [13]),
    .O(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_wdata[13] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$spim_top.m_avmm_wdata_14  (
    .EN(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229106 ),
    .I(\$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_wdata [14]),
    .O(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_wdata[14] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$spim_top.m_avmm_wdata_15  (
    .EN(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229107 ),
    .I(\$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_wdata [15]),
    .O(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_wdata[15] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$spim_top.m_avmm_wdata_16  (
    .EN(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229108 ),
    .I(\$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_wdata [16]),
    .O(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_wdata[16] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$spim_top.m_avmm_wdata_17  (
    .EN(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229109 ),
    .I(\$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_wdata [17]),
    .O(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_wdata[17] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$spim_top.m_avmm_wdata_18  (
    .EN(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229110 ),
    .I(\$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_wdata [18]),
    .O(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_wdata[18] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$spim_top.m_avmm_wdata_19  (
    .EN(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229111 ),
    .I(\$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_wdata [19]),
    .O(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_wdata[19] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$spim_top.m_avmm_wdata_2  (
    .EN(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229112 ),
    .I(\$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_wdata [2]),
    .O(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_wdata[2] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$spim_top.m_avmm_wdata_20  (
    .EN(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229113 ),
    .I(\$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_wdata [20]),
    .O(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_wdata[20] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$spim_top.m_avmm_wdata_21  (
    .EN(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229114 ),
    .I(\$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_wdata [21]),
    .O(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_wdata[21] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$spim_top.m_avmm_wdata_22  (
    .EN(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229115 ),
    .I(\$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_wdata [22]),
    .O(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_wdata[22] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$spim_top.m_avmm_wdata_23  (
    .EN(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229116 ),
    .I(\$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_wdata [23]),
    .O(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_wdata[23] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$spim_top.m_avmm_wdata_24  (
    .EN(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229117 ),
    .I(\$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_wdata [24]),
    .O(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_wdata[24] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$spim_top.m_avmm_wdata_25  (
    .EN(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229118 ),
    .I(\$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_wdata [25]),
    .O(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_wdata[25] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$spim_top.m_avmm_wdata_26  (
    .EN(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229119 ),
    .I(\$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_wdata [26]),
    .O(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_wdata[26] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$spim_top.m_avmm_wdata_27  (
    .EN(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229120 ),
    .I(\$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_wdata [27]),
    .O(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_wdata[27] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$spim_top.m_avmm_wdata_28  (
    .EN(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229121 ),
    .I(\$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_wdata [28]),
    .O(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_wdata[28] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$spim_top.m_avmm_wdata_29  (
    .EN(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229122 ),
    .I(\$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_wdata [29]),
    .O(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_wdata[29] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$spim_top.m_avmm_wdata_3  (
    .EN(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229123 ),
    .I(\$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_wdata [3]),
    .O(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_wdata[3] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$spim_top.m_avmm_wdata_30  (
    .EN(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229124 ),
    .I(\$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_wdata [30]),
    .O(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_wdata[30] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$spim_top.m_avmm_wdata_31  (
    .EN(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229125 ),
    .I(\$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_wdata [31]),
    .O(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_wdata[31] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$spim_top.m_avmm_wdata_4  (
    .EN(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229126 ),
    .I(\$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_wdata [4]),
    .O(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_wdata[4] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$spim_top.m_avmm_wdata_5  (
    .EN(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229127 ),
    .I(\$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_wdata [5]),
    .O(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_wdata[5] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$spim_top.m_avmm_wdata_6  (
    .EN(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229128 ),
    .I(\$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_wdata [6]),
    .O(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_wdata[6] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$spim_top.m_avmm_wdata_7  (
    .EN(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229129 ),
    .I(\$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_wdata [7]),
    .O(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_wdata[7] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$spim_top.m_avmm_wdata_8  (
    .EN(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229130 ),
    .I(\$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_wdata [8]),
    .O(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_wdata[8] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$spim_top.m_avmm_wdata_9  (
    .EN(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229131 ),
    .I(\$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_wdata [9]),
    .O(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_wdata[9] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$spim_top.m_avmm_write  (
    .EN(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229132 ),
    .I(\$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_write ),
    .O(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_write )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$spim_top.miso  (
    .EN(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229133 ),
    .I(\$auto$rs_design_edit.cc:861:execute$2229144.miso ),
    .O(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$miso )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$spim_top.mosi  (
    .I(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$mosi ),
    .O(\$auto$rs_design_edit.cc:861:execute$2229144.mosi )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$spim_top.ready_int  (
    .EN(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229134 ),
    .I(\$auto$rs_design_edit.cc:861:execute$2229144.ready_int ),
    .O(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$ready_int )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$spim_top.rst_n  (
    .EN(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229135 ),
    .I(\$auto$rs_design_edit.cc:861:execute$2229144.rst_n ),
    .O(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$rst_n )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$spim_top.sclk  (
    .I(\$auto$rs_design_edit.cc:861:execute$2229144.i_spim_intf.sclk_in ),
    .O(\$auto$rs_design_edit.cc:861:execute$2229144.sclk )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$spim_top.sclk_in  (
    .EN(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229136 ),
    .I(\$auto$rs_design_edit.cc:861:execute$2229144.sclk_in ),
    .O(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$sclk_in )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$spim_top.spi_active  (
    .I(\$auto$rs_design_edit.cc:861:execute$2229144.i_spimreg_top.sync_transvld.ff1_reg ),
    .O(\$auto$rs_design_edit.cc:861:execute$2229144.spi_active )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$spim_top.ss_n_0  (
    .I(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$ss_n_0 ),
    .O(\$auto$rs_design_edit.cc:861:execute$2229144.ss_n_0 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$spim_top.ss_n_1  (
    .I(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$ss_n_1 ),
    .O(\$auto$rs_design_edit.cc:861:execute$2229144.ss_n_1 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$spim_top.ss_n_2  (
    .I(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$ss_n_2 ),
    .O(\$auto$rs_design_edit.cc:861:execute$2229144.ss_n_2 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$spim_top.ss_n_3  (
    .I(\$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$ss_n_3 ),
    .O(\$auto$rs_design_edit.cc:861:execute$2229144.ss_n_3 )
  );
  assign \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229136  = \$auto$rs_design_edit.cc:575:execute$2229136 ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229135  = \$auto$rs_design_edit.cc:575:execute$2229135 ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229134  = \$auto$rs_design_edit.cc:575:execute$2229134 ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229133  = \$auto$rs_design_edit.cc:575:execute$2229133 ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229132  = \$auto$rs_design_edit.cc:575:execute$2229132 ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229131  = \$auto$rs_design_edit.cc:575:execute$2229131 ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229130  = \$auto$rs_design_edit.cc:575:execute$2229130 ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229129  = \$auto$rs_design_edit.cc:575:execute$2229129 ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229128  = \$auto$rs_design_edit.cc:575:execute$2229128 ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229127  = \$auto$rs_design_edit.cc:575:execute$2229127 ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229126  = \$auto$rs_design_edit.cc:575:execute$2229126 ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229125  = \$auto$rs_design_edit.cc:575:execute$2229125 ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229124  = \$auto$rs_design_edit.cc:575:execute$2229124 ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229123  = \$auto$rs_design_edit.cc:575:execute$2229123 ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229122  = \$auto$rs_design_edit.cc:575:execute$2229122 ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229121  = \$auto$rs_design_edit.cc:575:execute$2229121 ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229120  = \$auto$rs_design_edit.cc:575:execute$2229120 ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229119  = \$auto$rs_design_edit.cc:575:execute$2229119 ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229118  = \$auto$rs_design_edit.cc:575:execute$2229118 ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229117  = \$auto$rs_design_edit.cc:575:execute$2229117 ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229116  = \$auto$rs_design_edit.cc:575:execute$2229116 ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229115  = \$auto$rs_design_edit.cc:575:execute$2229115 ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229114  = \$auto$rs_design_edit.cc:575:execute$2229114 ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229113  = \$auto$rs_design_edit.cc:575:execute$2229113 ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229112  = \$auto$rs_design_edit.cc:575:execute$2229112 ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229111  = \$auto$rs_design_edit.cc:575:execute$2229111 ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229110  = \$auto$rs_design_edit.cc:575:execute$2229110 ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229109  = \$auto$rs_design_edit.cc:575:execute$2229109 ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229108  = \$auto$rs_design_edit.cc:575:execute$2229108 ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229107  = \$auto$rs_design_edit.cc:575:execute$2229107 ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229106  = \$auto$rs_design_edit.cc:575:execute$2229106 ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229105  = \$auto$rs_design_edit.cc:575:execute$2229105 ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229104  = \$auto$rs_design_edit.cc:575:execute$2229104 ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229103  = \$auto$rs_design_edit.cc:575:execute$2229103 ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229102  = \$auto$rs_design_edit.cc:575:execute$2229102 ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229101  = \$auto$rs_design_edit.cc:575:execute$2229101 ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229100  = \$auto$rs_design_edit.cc:575:execute$2229100 ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229099  = \$auto$rs_design_edit.cc:575:execute$2229099 ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229098  = \$auto$rs_design_edit.cc:575:execute$2229098 ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229097  = \$auto$rs_design_edit.cc:575:execute$2229097 ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229096  = \$auto$rs_design_edit.cc:575:execute$2229096 ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229095  = \$auto$rs_design_edit.cc:575:execute$2229095 ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229094  = \$auto$rs_design_edit.cc:575:execute$2229094 ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229093  = \$auto$rs_design_edit.cc:575:execute$2229093 ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229092  = \$auto$rs_design_edit.cc:575:execute$2229092 ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229091  = \$auto$rs_design_edit.cc:575:execute$2229091 ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229090  = \$auto$rs_design_edit.cc:575:execute$2229090 ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229089  = \$auto$rs_design_edit.cc:575:execute$2229089 ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229088  = \$auto$rs_design_edit.cc:575:execute$2229088 ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229087  = \$auto$rs_design_edit.cc:575:execute$2229087 ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229086  = \$auto$rs_design_edit.cc:575:execute$2229086 ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229085  = \$auto$rs_design_edit.cc:575:execute$2229085 ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229084  = \$auto$rs_design_edit.cc:575:execute$2229084 ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229083  = \$auto$rs_design_edit.cc:575:execute$2229083 ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229082  = \$auto$rs_design_edit.cc:575:execute$2229082 ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229081  = \$auto$rs_design_edit.cc:575:execute$2229081 ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229080  = \$auto$rs_design_edit.cc:575:execute$2229080 ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229079  = \$auto$rs_design_edit.cc:575:execute$2229079 ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229078  = \$auto$rs_design_edit.cc:575:execute$2229078 ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229077  = \$auto$rs_design_edit.cc:575:execute$2229077 ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$auto$rs_design_edit.cc:575:execute$2229076  = \$auto$rs_design_edit.cc:575:execute$2229076 ;
  assign \$auto$rs_design_edit.cc:861:execute$2229144.i_spimavb.reg_rdata_w_vld[31]  = \i_spimavb.reg_rdata_w_vld[31] ;
  assign \$auto$rs_design_edit.cc:861:execute$2229144.i_spimavb.reg_rdata_w_vld[30]  = \i_spimavb.reg_rdata_w_vld[30] ;
  assign \$auto$rs_design_edit.cc:861:execute$2229144.i_spimavb.reg_rdata_w_vld[29]  = \i_spimavb.reg_rdata_w_vld[29] ;
  assign \$auto$rs_design_edit.cc:861:execute$2229144.i_spimavb.reg_rdata_w_vld[28]  = \i_spimavb.reg_rdata_w_vld[28] ;
  assign \$auto$rs_design_edit.cc:861:execute$2229144.i_spimavb.reg_rdata_w_vld[27]  = \i_spimavb.reg_rdata_w_vld[27] ;
  assign \$auto$rs_design_edit.cc:861:execute$2229144.i_spimavb.reg_rdata_w_vld[26]  = \i_spimavb.reg_rdata_w_vld[26] ;
  assign \$auto$rs_design_edit.cc:861:execute$2229144.i_spimavb.reg_rdata_w_vld[25]  = \i_spimavb.reg_rdata_w_vld[25] ;
  assign \$auto$rs_design_edit.cc:861:execute$2229144.i_spimavb.reg_rdata_w_vld[24]  = \i_spimavb.reg_rdata_w_vld[24] ;
  assign \$auto$rs_design_edit.cc:861:execute$2229144.i_spimavb.reg_rdata_w_vld[23]  = \i_spimavb.reg_rdata_w_vld[23] ;
  assign \$auto$rs_design_edit.cc:861:execute$2229144.i_spimavb.reg_rdata_w_vld[22]  = \i_spimavb.reg_rdata_w_vld[22] ;
  assign \$auto$rs_design_edit.cc:861:execute$2229144.i_spimavb.reg_rdata_w_vld[21]  = \i_spimavb.reg_rdata_w_vld[21] ;
  assign \$auto$rs_design_edit.cc:861:execute$2229144.i_spimavb.reg_rdata_w_vld[20]  = \i_spimavb.reg_rdata_w_vld[20] ;
  assign \$auto$rs_design_edit.cc:861:execute$2229144.i_spimavb.reg_rdata_w_vld[19]  = \i_spimavb.reg_rdata_w_vld[19] ;
  assign \$auto$rs_design_edit.cc:861:execute$2229144.i_spimavb.reg_rdata_w_vld[18]  = \i_spimavb.reg_rdata_w_vld[18] ;
  assign \$auto$rs_design_edit.cc:861:execute$2229144.i_spimavb.reg_rdata_w_vld[17]  = \i_spimavb.reg_rdata_w_vld[17] ;
  assign \$auto$rs_design_edit.cc:861:execute$2229144.i_spimavb.reg_rdata_w_vld[16]  = \i_spimavb.reg_rdata_w_vld[16] ;
  assign \$auto$rs_design_edit.cc:861:execute$2229144.i_spimavb.reg_rdata_w_vld[15]  = \i_spimavb.reg_rdata_w_vld[15] ;
  assign \$auto$rs_design_edit.cc:861:execute$2229144.i_spimavb.reg_rdata_w_vld[14]  = \i_spimavb.reg_rdata_w_vld[14] ;
  assign \$auto$rs_design_edit.cc:861:execute$2229144.i_spimavb.reg_rdata_w_vld[13]  = \i_spimavb.reg_rdata_w_vld[13] ;
  assign \$auto$rs_design_edit.cc:861:execute$2229144.i_spimavb.reg_rdata_w_vld[12]  = \i_spimavb.reg_rdata_w_vld[12] ;
  assign \$auto$rs_design_edit.cc:861:execute$2229144.i_spimavb.reg_rdata_w_vld[11]  = \i_spimavb.reg_rdata_w_vld[11] ;
  assign \$auto$rs_design_edit.cc:861:execute$2229144.i_spimavb.reg_rdata_w_vld[10]  = \i_spimavb.reg_rdata_w_vld[10] ;
  assign \$auto$rs_design_edit.cc:861:execute$2229144.i_spimavb.reg_rdata_w_vld[9]  = \i_spimavb.reg_rdata_w_vld[9] ;
  assign \$auto$rs_design_edit.cc:861:execute$2229144.i_spimavb.reg_rdata_w_vld[8]  = \i_spimavb.reg_rdata_w_vld[8] ;
  assign \$auto$rs_design_edit.cc:861:execute$2229144.i_spimavb.reg_rdata_w_vld[7]  = \i_spimavb.reg_rdata_w_vld[7] ;
  assign \$auto$rs_design_edit.cc:861:execute$2229144.i_spimavb.reg_rdata_w_vld[6]  = \i_spimavb.reg_rdata_w_vld[6] ;
  assign \$auto$rs_design_edit.cc:861:execute$2229144.i_spimavb.reg_rdata_w_vld[5]  = \i_spimavb.reg_rdata_w_vld[5] ;
  assign \$auto$rs_design_edit.cc:861:execute$2229144.i_spimavb.reg_rdata_w_vld[4]  = \i_spimavb.reg_rdata_w_vld[4] ;
  assign \$auto$rs_design_edit.cc:861:execute$2229144.i_spimavb.reg_rdata_w_vld[3]  = \i_spimavb.reg_rdata_w_vld[3] ;
  assign \$auto$rs_design_edit.cc:861:execute$2229144.i_spimavb.reg_rdata_w_vld[2]  = \i_spimavb.reg_rdata_w_vld[2] ;
  assign \$auto$rs_design_edit.cc:861:execute$2229144.i_spimavb.reg_rdata_w_vld[1]  = \i_spimavb.reg_rdata_w_vld[1] ;
  assign \$auto$rs_design_edit.cc:861:execute$2229144.i_spimavb.reg_rdata_w_vld[0]  = \i_spimavb.reg_rdata_w_vld[0] ;
  assign \$iopadmap$m_avmm_addr[16]  = \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_addr[16] ;
  assign \$iopadmap$m_avmm_addr[15]  = \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_addr[15] ;
  assign \$iopadmap$m_avmm_addr[14]  = \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_addr[14] ;
  assign \$iopadmap$m_avmm_addr[13]  = \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_addr[13] ;
  assign \$iopadmap$m_avmm_addr[12]  = \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_addr[12] ;
  assign \$iopadmap$m_avmm_addr[11]  = \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_addr[11] ;
  assign \$iopadmap$m_avmm_addr[10]  = \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_addr[10] ;
  assign \$iopadmap$m_avmm_addr[9]  = \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_addr[9] ;
  assign \$iopadmap$m_avmm_addr[8]  = \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_addr[8] ;
  assign \$iopadmap$m_avmm_addr[7]  = \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_addr[7] ;
  assign \$iopadmap$m_avmm_addr[6]  = \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_addr[6] ;
  assign \$iopadmap$m_avmm_addr[5]  = \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_addr[5] ;
  assign \$iopadmap$m_avmm_addr[4]  = \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_addr[4] ;
  assign \$iopadmap$m_avmm_addr[3]  = \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_addr[3] ;
  assign \$iopadmap$m_avmm_addr[2]  = \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_addr[2] ;
  assign \$iopadmap$m_avmm_addr[1]  = \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_addr[1] ;
  assign \$iopadmap$m_avmm_addr[0]  = \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_addr[0] ;
  assign \$iopadmap$m_avmm_byte_en[3]  = \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_byte_en[3] ;
  assign \$iopadmap$m_avmm_byte_en[2]  = \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_byte_en[2] ;
  assign \$iopadmap$m_avmm_byte_en[1]  = \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_byte_en[1] ;
  assign \$iopadmap$m_avmm_byte_en[0]  = \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_byte_en[0] ;
  assign \$iopadmap$m_avmm_wdata[31]  = \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_wdata[31] ;
  assign \$iopadmap$m_avmm_wdata[30]  = \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_wdata[30] ;
  assign \$iopadmap$m_avmm_wdata[29]  = \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_wdata[29] ;
  assign \$iopadmap$m_avmm_wdata[28]  = \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_wdata[28] ;
  assign \$iopadmap$m_avmm_wdata[27]  = \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_wdata[27] ;
  assign \$iopadmap$m_avmm_wdata[26]  = \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_wdata[26] ;
  assign \$iopadmap$m_avmm_wdata[25]  = \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_wdata[25] ;
  assign \$iopadmap$m_avmm_wdata[24]  = \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_wdata[24] ;
  assign \$iopadmap$m_avmm_wdata[23]  = \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_wdata[23] ;
  assign \$iopadmap$m_avmm_wdata[22]  = \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_wdata[22] ;
  assign \$iopadmap$m_avmm_wdata[21]  = \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_wdata[21] ;
  assign \$iopadmap$m_avmm_wdata[20]  = \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_wdata[20] ;
  assign \$iopadmap$m_avmm_wdata[19]  = \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_wdata[19] ;
  assign \$iopadmap$m_avmm_wdata[18]  = \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_wdata[18] ;
  assign \$iopadmap$m_avmm_wdata[17]  = \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_wdata[17] ;
  assign \$iopadmap$m_avmm_wdata[16]  = \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_wdata[16] ;
  assign \$iopadmap$m_avmm_wdata[15]  = \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_wdata[15] ;
  assign \$iopadmap$m_avmm_wdata[14]  = \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_wdata[14] ;
  assign \$iopadmap$m_avmm_wdata[13]  = \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_wdata[13] ;
  assign \$iopadmap$m_avmm_wdata[12]  = \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_wdata[12] ;
  assign \$iopadmap$m_avmm_wdata[11]  = \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_wdata[11] ;
  assign \$iopadmap$m_avmm_wdata[10]  = \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_wdata[10] ;
  assign \$iopadmap$m_avmm_wdata[9]  = \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_wdata[9] ;
  assign \$iopadmap$m_avmm_wdata[8]  = \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_wdata[8] ;
  assign \$iopadmap$m_avmm_wdata[7]  = \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_wdata[7] ;
  assign \$iopadmap$m_avmm_wdata[6]  = \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_wdata[6] ;
  assign \$iopadmap$m_avmm_wdata[5]  = \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_wdata[5] ;
  assign \$iopadmap$m_avmm_wdata[4]  = \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_wdata[4] ;
  assign \$iopadmap$m_avmm_wdata[3]  = \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_wdata[3] ;
  assign \$iopadmap$m_avmm_wdata[2]  = \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_wdata[2] ;
  assign \$iopadmap$m_avmm_wdata[1]  = \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_wdata[1] ;
  assign \$iopadmap$m_avmm_wdata[0]  = \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_wdata[0] ;
  assign \$iopadmap$m_avmm_read  = \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_read ;
  assign \$iopadmap$m_avmm_rst_n  = \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_rst_n ;
  assign \$iopadmap$m_avmm_write  = \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$m_avmm_write ;
  assign \$iopadmap$miso  = \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$miso ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$mosi  = \$iopadmap$mosi ;
  assign \$iopadmap$ready_int  = \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$ready_int ;
  assign \$iopadmap$rst_n  = \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$rst_n ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$ss_n_0  = \$iopadmap$ss_n_0 ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$ss_n_1  = \$iopadmap$ss_n_1 ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$ss_n_2  = \$iopadmap$ss_n_2 ;
  assign \$flatten$auto$rs_design_edit.cc:861:execute$2229144.$iopadmap$ss_n_3  = \$iopadmap$ss_n_3 ;
  assign \i_spim_intf.sclk_in  = \$auto$rs_design_edit.cc:861:execute$2229144.i_spim_intf.sclk_in ;
  assign \$auto$rs_design_edit.cc:861:execute$2229144.i_spimavb.avmm_rdatavld  = \i_spimavb.avmm_rdatavld ;
  assign \$auto$rs_design_edit.cc:861:execute$2229144.i_spimavb.avmm_waitreq  = \i_spimavb.avmm_waitreq ;
  assign \i_spimavb.m_avmm_clk  = \$auto$rs_design_edit.cc:861:execute$2229144.i_spimavb.m_avmm_clk ;
  assign \$auto$rs_design_edit.cc:861:execute$2229144.i_spimreg_top.sync_transvld.ff1_reg  = \i_spimreg_top.sync_transvld.ff1_reg ;
  assign \$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_addr  = m_avmm_addr;
  assign \$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_byte_en  = m_avmm_byte_en;
  assign \$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_clk  = m_avmm_clk;
  assign m_avmm_rdata = \$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_rdata ;
  assign m_avmm_rdatavld = \$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_rdatavld ;
  assign \$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_read  = m_avmm_read;
  assign \$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_rst_n  = m_avmm_rst_n;
  assign m_avmm_waitreq = \$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_waitreq ;
  assign \$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_wdata  = m_avmm_wdata;
  assign \$auto$rs_design_edit.cc:861:execute$2229144.m_avmm_write  = m_avmm_write;
  assign \$auto$rs_design_edit.cc:861:execute$2229144.miso  = miso;
  assign mosi = \$auto$rs_design_edit.cc:861:execute$2229144.mosi ;
  assign \$auto$rs_design_edit.cc:861:execute$2229144.ready_int  = ready_int;
  assign \$auto$rs_design_edit.cc:861:execute$2229144.rst_n  = rst_n;
  assign sclk = \$auto$rs_design_edit.cc:861:execute$2229144.sclk ;
  assign \$auto$rs_design_edit.cc:861:execute$2229144.sclk_in  = sclk_in;
  assign spi_active = \$auto$rs_design_edit.cc:861:execute$2229144.spi_active ;
  assign ss_n_0 = \$auto$rs_design_edit.cc:861:execute$2229144.ss_n_0 ;
  assign ss_n_1 = \$auto$rs_design_edit.cc:861:execute$2229144.ss_n_1 ;
  assign ss_n_2 = \$auto$rs_design_edit.cc:861:execute$2229144.ss_n_2 ;
  assign ss_n_3 = \$auto$rs_design_edit.cc:861:execute$2229144.ss_n_3 ;
endmodule
