LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
ENTITY reg IS PORT (
reloj: IN STD_LOGIC;
pcero: IN STD_LOGIC;
D: IN STD_LOGIC;
Q: OUT STD_LOGIC);
END reg;
ARCHITECTURE compor OF reg IS
BEGIN
PROCESS(reloj,pcero)
BEGIN
IF (pcero = '1') THEN
Q <= '0';
ELSIF (reloj'EVENT AND reloj = '1') THEN
Q <= D;
END IF;
END PROCESS;
END compor;