INFO: [VRFC 10-2263] Analyzing Verilog file "C:/brevado/Lab4_finaldraft/Lab4_finaldraft.srcs/sources_1/new/CLA_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/brevado/Lab4_finaldraft/Lab4_finaldraft.srcs/sources_1/new/CLA_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/brevado/Lab4_finaldraft/Lab4_finaldraft.srcs/sources_1/new/Half_Adders.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Half_Adders
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/brevado/Lab4_finaldraft/Lab4_finaldraft.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/brevado/Lab4_finaldraft/Lab4_finaldraft.srcs/sources_1/new/inferred_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inferred_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/brevado/Lab4_finaldraft/Lab4_finaldraft.srcs/sources_1/new/sums.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sums
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/brevado/Lab4_finaldraft/Lab4_finaldraft.srcs/sim_1/new/adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tb
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/brevado/Lab4_finaldraft/Lab4_finaldraft.srcs/sim_1/new/adder_tb.v:47]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/brevado/Lab4_finaldraft/Lab4_finaldraft.srcs/sim_1/new/adder_tb.v:46]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/brevado/Lab4_finaldraft/Lab4_finaldraft.srcs/sim_1/new/adder_tb.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/brevado/Lab4_finaldraft/Lab4_finaldraft.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
