

Microchip MPLAB XC8 Assembler V2.32 build 20210201212658 
                                                                                               Thu Sep 30 15:51:08 2021

Microchip MPLAB XC8 C Compiler v2.32 (Free license) build 20210201212658 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12  0000                     
    13                           ; Version 2.20
    14                           ; Generated 12/02/2020 GMT
    15                           ; 
    16                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F4550 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47  0000                     _ADRESH	set	4036
    48  0000                     _ADRESL	set	4035
    49  0000                     _LATE	set	3981
    50  0000                     _LATD	set	3980
    51  0000                     _TRISE	set	3990
    52  0000                     _TRISD	set	3989
    53  0000                     _ADCON0bits	set	4034
    54  0000                     _ADCON2	set	4032
    55  0000                     _ADCON0	set	4034
    56  0000                     _ADCON1	set	4033
    57                           
    58                           ; #config settings
    59                           
    60                           	psect	cinit
    61  007FAC                     __pcinit:
    62                           	callstack 0
    63  007FAC                     start_initialization:
    64                           	callstack 0
    65  007FAC                     __initialization:
    66                           	callstack 0
    67  007FAC                     end_of_initialization:
    68                           	callstack 0
    69  007FAC                     __end_of__initialization:
    70                           	callstack 0
    71  007FAC  0100               	movlb	0
    72  007FAE  EFD9  F03F         	goto	_main	;jump to C main() function
    73                           
    74                           	psect	cstackCOMRAM
    75  000001                     __pcstackCOMRAM:
    76                           	callstack 0
    77  000001                     ??_main:
    78                           
    79                           ; 1 bytes @ 0x0
    80  000001                     	ds	1
    81                           
    82 ;;
    83 ;;Main: autosize = 0, tempsize = 1, incstack = 0, save=0
    84 ;;
    85 ;; *************** function _main *****************
    86 ;; Defined at:
    87 ;;		line 18 in file "ADC_Leds.c"
    88 ;; Parameters:    Size  Location     Type
    89 ;;		None
    90 ;; Auto vars:     Size  Location     Type
    91 ;;		None
    92 ;; Return value:  Size  Location     Type
    93 ;;                  1    wreg      void 
    94 ;; Registers used:
    95 ;;		wreg, status,2
    96 ;; Tracked objects:
    97 ;;		On entry : 0/0
    98 ;;		On exit  : 0/0
    99 ;;		Unchanged: 0/0
   100 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   101 ;;      Params:         0       0       0       0       0       0       0       0       0
   102 ;;      Locals:         0       0       0       0       0       0       0       0       0
   103 ;;      Temps:          1       0       0       0       0       0       0       0       0
   104 ;;      Totals:         1       0       0       0       0       0       0       0       0
   105 ;;Total ram usage:        1 bytes
   106 ;; This function calls:
   107 ;;		Nothing
   108 ;; This function is called by:
   109 ;;		Startup code after reset
   110 ;; This function uses a non-reentrant model
   111 ;;
   112                           
   113                           	psect	text0
   114  007FB2                     __ptext0:
   115                           	callstack 0
   116  007FB2                     _main:
   117                           	callstack 31
   118  007FB2                     
   119                           ;ADC_Leds.c: 20:     ADCON1 = 0x0E;
   120  007FB2  0E0E               	movlw	14
   121  007FB4  6EC1               	movwf	193,c	;volatile
   122                           
   123                           ;ADC_Leds.c: 21:     ADCON0 = 0x00;
   124  007FB6  0E00               	movlw	0
   125  007FB8  6EC2               	movwf	194,c	;volatile
   126                           
   127                           ;ADC_Leds.c: 22:     ADCON2 = 0x8F;
   128  007FBA  0E8F               	movlw	143
   129  007FBC  6EC0               	movwf	192,c	;volatile
   130  007FBE                     
   131                           ;ADC_Leds.c: 23:     ADCON0bits.ADON = 1;
   132  007FBE  80C2               	bsf	194,0,c	;volatile
   133                           
   134                           ;ADC_Leds.c: 25:     TRISD = 0x00;
   135  007FC0  0E00               	movlw	0
   136  007FC2  6E95               	movwf	149,c	;volatile
   137                           
   138                           ;ADC_Leds.c: 26:     TRISE = 0x00;
   139  007FC4  0E00               	movlw	0
   140  007FC6  6E96               	movwf	150,c	;volatile
   141                           
   142                           ;ADC_Leds.c: 27:     LATD = 0x00;
   143  007FC8  0E00               	movlw	0
   144  007FCA  6E8C               	movwf	140,c	;volatile
   145                           
   146                           ;ADC_Leds.c: 28:     LATE = 0x00;
   147  007FCC  0E00               	movlw	0
   148  007FCE  6E8D               	movwf	141,c	;volatile
   149  007FD0                     l713:
   150                           
   151                           ;ADC_Leds.c: 31:     {;ADC_Leds.c: 32:         ADCON0bits.GO_DONE = 1;
   152  007FD0  82C2               	bsf	194,1,c	;volatile
   153  007FD2                     l28:
   154  007FD2  B2C2               	btfsc	194,1,c	;volatile
   155  007FD4  EFEE  F03F         	goto	u11
   156  007FD8  EFF0  F03F         	goto	u10
   157  007FDC                     u11:
   158  007FDC  EFE9  F03F         	goto	l28
   159  007FE0                     u10:
   160  007FE0                     
   161                           ;ADC_Leds.c: 34:         LATD = ADRESL;
   162  007FE0  CFC3 FF8C          	movff	4035,3980	;volatile
   163                           
   164                           ;ADC_Leds.c: 35:         LATE = ADRESH;
   165  007FE4  CFC4 FF8D          	movff	4036,3981	;volatile
   166  007FE8                     
   167                           ;ADC_Leds.c: 36:         _delay((unsigned long)((10)*(48000000/4000.0)));
   168  007FE8  0E9C               	movlw	156
   169  007FEA  6E01               	movwf	??_main^0,c
   170  007FEC  0ED7               	movlw	215
   171  007FEE                     u27:
   172  007FEE  2EE8               	decfsz	wreg,f,c
   173  007FF0  D7FE               	bra	u27
   174  007FF2  2E01               	decfsz	??_main^0,f,c
   175  007FF4  D7FC               	bra	u27
   176  007FF6  F000               	nop	
   177  007FF8  EFE8  F03F         	goto	l713
   178  007FFC  EF00  F000         	goto	start
   179  008000                     __end_of_main:
   180                           	callstack 0
   181  0000                     
   182                           	psect	rparam
   183  0000                     
   184                           	psect	idloc
   185                           
   186                           ;Config register IDLOC0 @ 0x200000
   187                           ;	unspecified, using default values
   188  200000                     	org	2097152
   189  200000  FF                 	db	255
   190                           
   191                           ;Config register IDLOC1 @ 0x200001
   192                           ;	unspecified, using default values
   193  200001                     	org	2097153
   194  200001  FF                 	db	255
   195                           
   196                           ;Config register IDLOC2 @ 0x200002
   197                           ;	unspecified, using default values
   198  200002                     	org	2097154
   199  200002  FF                 	db	255
   200                           
   201                           ;Config register IDLOC3 @ 0x200003
   202                           ;	unspecified, using default values
   203  200003                     	org	2097155
   204  200003  FF                 	db	255
   205                           
   206                           ;Config register IDLOC4 @ 0x200004
   207                           ;	unspecified, using default values
   208  200004                     	org	2097156
   209  200004  FF                 	db	255
   210                           
   211                           ;Config register IDLOC5 @ 0x200005
   212                           ;	unspecified, using default values
   213  200005                     	org	2097157
   214  200005  FF                 	db	255
   215                           
   216                           ;Config register IDLOC6 @ 0x200006
   217                           ;	unspecified, using default values
   218  200006                     	org	2097158
   219  200006  FF                 	db	255
   220                           
   221                           ;Config register IDLOC7 @ 0x200007
   222                           ;	unspecified, using default values
   223  200007                     	org	2097159
   224  200007  FF                 	db	255
   225                           
   226                           	psect	config
   227                           
   228                           ;Config register CONFIG1L @ 0x300000
   229                           ;	PLL Prescaler Selection bits
   230                           ;	PLLDIV = 2, Divide by 2 (8 MHz oscillator input)
   231                           ;	System Clock Postscaler Selection bits
   232                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   233                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   234                           ;	USBDIV = 2, USB clock source comes from the 96 MHz PLL divided by 2
   235  300000                     	org	3145728
   236  300000  21                 	db	33
   237                           
   238                           ;Config register CONFIG1H @ 0x300001
   239                           ;	Oscillator Selection bits
   240                           ;	FOSC = HSPLL_HS, HS oscillator, PLL enabled (HSPLL)
   241                           ;	Fail-Safe Clock Monitor Enable bit
   242                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   243                           ;	Internal/External Oscillator Switchover bit
   244                           ;	IESO = OFF, Oscillator Switchover mode disabled
   245  300001                     	org	3145729
   246  300001  0E                 	db	14
   247                           
   248                           ;Config register CONFIG2L @ 0x300002
   249                           ;	Power-up Timer Enable bit
   250                           ;	PWRT = OFF, PWRT disabled
   251                           ;	Brown-out Reset Enable bits
   252                           ;	BOR = OFF, Brown-out Reset disabled in hardware and software
   253                           ;	Brown-out Reset Voltage bits
   254                           ;	BORV = 3, Minimum setting 2.05V
   255                           ;	USB Voltage Regulator Enable bit
   256                           ;	VREGEN = OFF, USB voltage regulator disabled
   257  300002                     	org	3145730
   258  300002  19                 	db	25
   259                           
   260                           ;Config register CONFIG2H @ 0x300003
   261                           ;	Watchdog Timer Enable bit
   262                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   263                           ;	Watchdog Timer Postscale Select bits
   264                           ;	WDTPS = 32768, 1:32768
   265  300003                     	org	3145731
   266  300003  1E                 	db	30
   267                           
   268                           ; Padding undefined space
   269  300004                     	org	3145732
   270  300004  FF                 	db	255
   271                           
   272                           ;Config register CONFIG3H @ 0x300005
   273                           ;	CCP2 MUX bit
   274                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   275                           ;	PORTB A/D Enable bit
   276                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   277                           ;	Low-Power Timer 1 Oscillator Enable bit
   278                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   279                           ;	MCLR Pin Enable bit
   280                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   281  300005                     	org	3145733
   282  300005  81                 	db	129
   283                           
   284                           ;Config register CONFIG4L @ 0x300006
   285                           ;	Stack Full/Underflow Reset Enable bit
   286                           ;	STVREN = ON, Stack full/underflow will cause Reset
   287                           ;	Single-Supply ICSP Enable bit
   288                           ;	LVP = OFF, Single-Supply ICSP disabled
   289                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   290                           ;	ICPRT = OFF, ICPORT disabled
   291                           ;	Extended Instruction Set Enable bit
   292                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   293                           ;	Background Debugger Enable bit
   294                           ;	DEBUG = 0x1, unprogrammed default
   295  300006                     	org	3145734
   296  300006  81                 	db	129
   297                           
   298                           ; Padding undefined space
   299  300007                     	org	3145735
   300  300007  FF                 	db	255
   301                           
   302                           ;Config register CONFIG5L @ 0x300008
   303                           ;	Code Protection bit
   304                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   305                           ;	Code Protection bit
   306                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   307                           ;	Code Protection bit
   308                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   309                           ;	Code Protection bit
   310                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   311  300008                     	org	3145736
   312  300008  0F                 	db	15
   313                           
   314                           ;Config register CONFIG5H @ 0x300009
   315                           ;	Boot Block Code Protection bit
   316                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   317                           ;	Data EEPROM Code Protection bit
   318                           ;	CPD = OFF, Data EEPROM is not code-protected
   319  300009                     	org	3145737
   320  300009  C0                 	db	192
   321                           
   322                           ;Config register CONFIG6L @ 0x30000A
   323                           ;	Write Protection bit
   324                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   325                           ;	Write Protection bit
   326                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   327                           ;	Write Protection bit
   328                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   329                           ;	Write Protection bit
   330                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   331  30000A                     	org	3145738
   332  30000A  0F                 	db	15
   333                           
   334                           ;Config register CONFIG6H @ 0x30000B
   335                           ;	Configuration Register Write Protection bit
   336                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   337                           ;	Boot Block Write Protection bit
   338                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   339                           ;	Data EEPROM Write Protection bit
   340                           ;	WRTD = OFF, Data EEPROM is not write-protected
   341  30000B                     	org	3145739
   342  30000B  E0                 	db	224
   343                           
   344                           ;Config register CONFIG7L @ 0x30000C
   345                           ;	Table Read Protection bit
   346                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   347                           ;	Table Read Protection bit
   348                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   349                           ;	Table Read Protection bit
   350                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   351                           ;	Table Read Protection bit
   352                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   353  30000C                     	org	3145740
   354  30000C  0F                 	db	15
   355                           
   356                           ;Config register CONFIG7H @ 0x30000D
   357                           ;	Boot Block Table Read Protection bit
   358                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   359  30000D                     	org	3145741
   360  30000D  40                 	db	64
   361                           tosu	equ	0xFFF
   362                           tosh	equ	0xFFE
   363                           tosl	equ	0xFFD
   364                           stkptr	equ	0xFFC
   365                           pclatu	equ	0xFFB
   366                           pclath	equ	0xFFA
   367                           pcl	equ	0xFF9
   368                           tblptru	equ	0xFF8
   369                           tblptrh	equ	0xFF7
   370                           tblptrl	equ	0xFF6
   371                           tablat	equ	0xFF5
   372                           prodh	equ	0xFF4
   373                           prodl	equ	0xFF3
   374                           indf0	equ	0xFEF
   375                           postinc0	equ	0xFEE
   376                           postdec0	equ	0xFED
   377                           preinc0	equ	0xFEC
   378                           plusw0	equ	0xFEB
   379                           fsr0h	equ	0xFEA
   380                           fsr0l	equ	0xFE9
   381                           wreg	equ	0xFE8
   382                           indf1	equ	0xFE7
   383                           postinc1	equ	0xFE6
   384                           postdec1	equ	0xFE5
   385                           preinc1	equ	0xFE4
   386                           plusw1	equ	0xFE3
   387                           fsr1h	equ	0xFE2
   388                           fsr1l	equ	0xFE1
   389                           bsr	equ	0xFE0
   390                           indf2	equ	0xFDF
   391                           postinc2	equ	0xFDE
   392                           postdec2	equ	0xFDD
   393                           preinc2	equ	0xFDC
   394                           plusw2	equ	0xFDB
   395                           fsr2h	equ	0xFDA
   396                           fsr2l	equ	0xFD9
   397                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      1       1
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 1     1      0       0
                                              0 COMRAM     1     1      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      1       1       1        1.1%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
ABS                  0      0       0      20        0.0%
BIGRAM             7FF      0       0      21        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.32 build 20210201212658 
Symbol Table                                                                                   Thu Sep 30 15:51:08 2021

                     l30 7FE0                       l28 7FD2                       u10 7FE0  
                     u11 7FDC                       u27 7FEE                      l711 7FBE  
                    l713 7FD0                      l715 7FE8                      l709 7FB2  
                    wreg 000FE8                     _LATD 000F8C                     _LATE 000F8D  
                   _main 7FB2                     start 0000             ___param_bank 000000  
                  ?_main 0001                    _TRISD 000F95                    _TRISE 000F96  
        __initialization 7FAC             __end_of_main 8000                   ??_main 0001  
          __activetblptr 000000                   _ADCON0 000FC2                   _ADCON1 000FC1  
                 _ADCON2 000FC0                   _ADRESH 000FC4                   _ADRESL 000FC3  
                 isa$std 000001               __accesstop 0060  __end_of__initialization 7FAC  
          ___rparam_used 000001           __pcstackCOMRAM 0001                  __Hparam 0000  
                __Lparam 0000                  __pcinit 7FAC                  __ramtop 0800  
                __ptext0 7FB2     end_of_initialization 7FAC      start_initialization 7FAC  
             _ADCON0bits 000FC2                 __Hrparam 0000                 __Lrparam 0000  
          __size_of_main 004E                 isa$xinst 000000  
