 
****************************************
Report : attribute definition
        -application
Design :
Version: T-2022.03-SP5-6
Date   : Wed Nov  6 21:20:05 2024
****************************************

Attributes:
    a - application-defined
    r - read-only
    u - user-defined

Attribute name                               Class      Type       Attributes
--------------------------------------------------------------------------------
ABO                                          library    byte_array a
DCT_terminals_attributes                     lib_pin    string     a
DCT_terminals_is_polygon_attributes          lib_pin    string     a
DCT_terminals_name                           lib_pin    string     a
DCT_terminals_polygon_attributes             lib_pin    string     a
DDB_EXTRACT_HIGH_FAN_OUT_THRESHOLD_ATTR      design     integer    a
DDB_EXTRACT_HIGH_FAN_OUT_THRESHOLD_ATTR      lib_cell   integer    a
DDB_HIER_TOTAL_UNGROUP_AREA_ATTR             design     integer    a
DDB_HIER_TOTAL_UNGROUP_AREA_ATTR             lib_cell   integer    a
DDB_PRE_COLORING_EXTR_ATTR                   design     boolean    a
DDB_PRE_COLORING_EXTR_ATTR                   lib_cell   boolean    a
DDB_REAL_METALFILL_EXTR_ATTR                 design     integer    a
DDB_REAL_METALFILL_EXTR_ATTR                 lib_cell   integer    a
DDB_REFERENCE_DIRECTION_EXTR_ATTR            design     integer    a
DDB_REFERENCE_DIRECTION_EXTR_ATTR            lib_cell   integer    a
DDB_VIR_SHIELD_EXTR_ATTR                     design     boolean    a
DDB_VIR_SHIELD_EXTR_ATTR                     lib_cell   boolean    a
INIT                                         cell       string     a
LOC                                          cell       string     a
MAX_EMULATION_TLUP_FILE                      design     string     a
MAX_EMULATION_TLUP_FILE                      lib_cell   string     a
MAX_TLUP_FILE                                design     string     a
MAX_TLUP_FILE                                lib_cell   string     a
MIN_EMULATION_TLUP_FILE                      design     string     a
MIN_EMULATION_TLUP_FILE                      lib_cell   string     a
MIN_TLUP_FILE                                design     string     a
MIN_TLUP_FILE                                lib_cell   string     a
Mini mesh root                               cell       boolean    a
Mini mesh root                               lib_pin    boolean    a
Mini mesh root                               pin        boolean    a
Mini mesh root                               port       boolean    a
Multi-mode CTS/CTO clock ordering            design     string     a
Multi-mode CTS/CTO clock ordering            lib_cell   string     a
SR_sync_pin                                  lib_pin    boolean    a
SR_sync_pin                                  pin        boolean    a,r
SR_sync_pin                                  port       boolean    a,r
TLUP_MAP_FILE                                design     string     a
TLUP_MAP_FILE                                lib_cell   string     a
TLUP_USE_LAYER_NAME_FROM_TECH_FILE           design     boolean    a
TLUP_USE_LAYER_NAME_FROM_TECH_FILE           lib_cell   boolean    a
abs_has_master_case_value_attr               design     boolean    a
abs_has_master_case_value_attr               lib_cell   boolean    a
abstract_design                              design     boolean    a
abstract_design                              lib_cell   boolean    a
abstract_include_logic_no_target_lib_update  lib_cell   boolean    a
abstract_interface_pin_mode                  lib_pin    integer    a
abstract_is_imported                         lib_cell   boolean    a
actual_best_early_fall_clock_latency         pin        float      a
actual_best_early_rise_clock_latency         pin        float      a
actual_best_late_fall_clock_latency          pin        float      a
actual_best_late_rise_clock_latency          pin        float      a
actual_design_name                           design     string     a
actual_fall_transition_max                   net        float      a
actual_fall_transition_max                   pin        float      a
actual_fall_transition_max                   port       float      a
actual_fall_transition_min                   net        float      a
actual_fall_transition_min                   pin        float      a
actual_fall_transition_min                   port       float      a
actual_max_net_capacitance                   net        float      a
actual_max_net_capacitance                   pin        float      a
actual_max_net_capacitance                   port       float      a
actual_min_net_capacitance                   net        float      a
actual_min_net_capacitance                   pin        float      a
actual_min_net_capacitance                   port       float      a
actual_pin_cap_max                           pin        float      a
actual_pin_cap_min                           pin        float      a
actual_rise_transition_max                   net        float      a
actual_rise_transition_max                   pin        float      a
actual_rise_transition_max                   port       float      a
actual_rise_transition_min                   net        float      a
actual_rise_transition_min                   pin        float      a
actual_rise_transition_min                   port       float      a
actual_worst_early_fall_clock_latency        pin        float      a
actual_worst_early_rise_clock_latency        pin        float      a
actual_worst_late_fall_clock_latency         pin        float      a
actual_worst_late_rise_clock_latency         pin        float      a
add_clock                                    clock      boolean    a
adjacent_to_virtual_scan_group               pin        boolean    a
ahfs_allow_constant_net                      design     boolean    a
ahfs_allow_constant_net                      lib_cell   boolean    a
ahfs_default_reference                       design     string     a
ahfs_default_reference                       lib_cell   string     a
ahfs_enable_port_punching                    design     boolean    a
ahfs_enable_port_punching                    lib_cell   boolean    a
ahfs_global_route_deterministic_mode         design     boolean    a
ahfs_global_route_deterministic_mode         lib_cell   boolean    a
ahfs_global_route_mode                       design     boolean    a
ahfs_global_route_mode                       lib_cell   boolean    a
ahfs_global_route_multithread_mode           design     boolean    a
ahfs_global_route_multithread_mode           lib_cell   boolean    a
ahfs_has_been_called                         design     boolean    a
ahfs_has_been_called                         lib_cell   boolean    a
ahfs_hf_threshold                            design     integer    a
ahfs_hf_threshold                            lib_cell   integer    a
ahfs_is_incremental_mode                     design     boolean    a
ahfs_is_incremental_mode                     lib_cell   boolean    a
ahfs_mf_threshold                            design     integer    a
ahfs_mf_threshold                            lib_cell   integer    a
ahfs_port_map_file                           design     string     a
ahfs_port_map_file                           lib_cell   string     a
ahfs_remove_effort                           design     string     a
ahfs_remove_effort                           lib_cell   string     a
align_edge                                   bound      integer    a
align_offset                                 bound      integer    a
align_pin_ref_pin                            cell       string     a
align_pin_ref_pin                            lib_pin    string     a
align_pin_ref_pin                            port       string     a
align_pin_the_pin                            cell       string     a
align_pin_the_pin                            lib_pin    string     a
align_pin_the_pin                            port       string     a
align_pins                                   bound      byte_array a
align_ref_name                               bound      string     a
align_ref_side                               bound      integer    a
aligned_cell                                 cell       string     a
alive_during_partial_power_down              port       boolean    a
all_boundary_optimization                    cell       boolean    a
all_boundary_optimization                    design     boolean    a
all_pin_faults                               cell       integer    a
alt_abo_huge_network                         lib_cell   boolean    a
always_on                                    lib_cell   boolean    a
always_on                                    lib_pin    boolean    a
always_on                                    pin        boolean    a
always_on                                    port       boolean    a
anchor_bound                                 cell       integer    a
anchor_bound                                 physcell   integer    a
anchor_bound_factor                          cell       byte_array a
anchor_offset_x                              cell       integer    a
anchor_offset_x                              physcell   integer    a
anchor_offset_y                              cell       integer    a
anchor_offset_y                              physcell   integer    a
annotated_cell_delays                        design     boolean    a
annotated_connect_delays                     design     boolean    a
annotated_net_capacitances                   design     boolean    a
annotated_net_resistances                    design     boolean    a
annotated_timing_checks                      design     boolean    a
annotated_transition_max_fall                pin        float      a
annotated_transition_max_fall                port       float      a
annotated_transition_max_rise                pin        float      a
annotated_transition_max_rise                port       float      a
annotated_transition_min_fall                pin        float      a
annotated_transition_min_fall                port       float      a
annotated_transition_min_rise                pin        float      a
annotated_transition_min_rise                port       float      a
annotated_transition_time                    design     boolean    a
annotated_transition_time                    lib_cell   boolean    a
antenna_area_threshold                       physport   byte_array a
antenna_contact_accum_area                   physport   byte_array a
antenna_contact_accum_side_area              physport   byte_array a
antenna_contact_area                         physport   byte_array a
antenna_contact_area_partial_ratio           physport   byte_array a
antenna_contact_side_area                    physport   byte_array a
antenna_contact_side_area_partial_ratio      physport   byte_array a
antenna_diffusion_area                       physport   byte_array a
antenna_diode_type                           design     integer    a
antenna_diode_type                           port       integer    a
antenna_gate_area                            physport   byte_array a
antenna_gate_diffusion_length                physport   byte_array a
antenna_gate_perimeter                       physport   byte_array a
antenna_length_threshold                     physport   byte_array a
antenna_metal_accum_area                     physport   byte_array a
antenna_metal_accum_side_area                physport   byte_array a
antenna_metal_area                           physport   byte_array a
antenna_metal_area_partial_ratio             physport   byte_array a
antenna_metal_length                         physport   byte_array a
antenna_metal_perimeter                      physport   byte_array a
antenna_metal_side_area                      physport   byte_array a
antenna_metal_side_area_partial_ratio        physport   byte_array a
antenna_ngate_area                           physport   byte_array a
antenna_ngate_diffusion_length               physport   byte_array a
antenna_partial_ratio                        physport   byte_array a
antenna_pgate_area                           physport   byte_array a
antenna_pgate_diffusion_length               physport   byte_array a
antenna_threshold                            physport   byte_array a
ao_is_map_to_n_input                         cell       boolean    a
ao_is_parens                                 cell       boolean    a
ao_nobuff_net_dont_touch                     net        boolean    a,r
aocvm_adj_hold_endpoints                     design     integer    a
aocvm_adj_hold_endpoints                     lib_cell   integer    a
aocvm_adj_hold_guardband                     design     float      a
aocvm_adj_hold_guardband                     lib_cell   float      a
aocvm_adj_hold_percent                       design     float      a
aocvm_adj_hold_percent                       lib_cell   float      a
aocvm_adj_paths_per_endpoint_for_hold        design     integer    a
aocvm_adj_paths_per_endpoint_for_hold        lib_cell   integer    a
aocvm_adj_paths_per_endpoint_for_setup       design     integer    a
aocvm_adj_paths_per_endpoint_for_setup       lib_cell   integer    a
aocvm_adj_setup_endpoints                    design     integer    a
aocvm_adj_setup_endpoints                    lib_cell   integer    a
aocvm_adj_setup_guardband                    design     float      a
aocvm_adj_setup_guardband                    lib_cell   float      a
aocvm_adj_setup_percent                      design     float      a
aocvm_adj_setup_percent                      lib_cell   float      a
aocvm_clock_derate                           cell       boolean    a
aocvm_coefficient                            cell       float      a
arc_rise_fall_attr_count                     library    integer    a
architecture                                 cell       string     a
area                                         cell       float      a
area                                         lib_cell   float      a
area                                         placement_keepout
                                                        float      a
area_coefficient                             library    float      a
area_effort                                  cell       string     a
area_effort                                  design     string     a
area_prior_power                             design     boolean    a
area_rec_parameters_number_attr              design     integer    a
area_rec_parameters_number_attr              lib_cell   integer    a
areset                                       port       string     a
array_cell_attribute                         cell       integer    a
array_elems                                  bound      byte_array a
array_left_bound_attribute                   cell       integer    a
array_master_num_words                       cell       integer    a
array_param                                  bound      byte_array a
array_read_delay                             cell       float      a
array_right_bound_attribute                  cell       integer    a
array_write_delay                            cell       float      a
arrival_window                               pin        string     a
arrival_window                               port       string     a
ascii_scandef_cell_is_dft_generated          lib_cell   boolean    a
ascii_scandef_component                      lib_pin    string     a
ascii_scandef_dont_touch                     lib_pin    boolean    a
ascii_scandef_is_reconf_mux_hier             lib_cell   boolean    a
ascii_scandef_size_only                      lib_pin    boolean    a
ascii_scandef_start_stop                     lib_pin    string     a
ascii_scandef_timing_size_only               lib_pin    boolean    a
ascii_scandef_top                            lib_cell   string     a
ascii_scandef_top_mode                       lib_cell   string     a
associated_clock                             lib_pin    string     a
associated_clock                             pin        string     a
associated_clock                             port       string     a
associated_module                            design     string     a
assume_fully_decoded_busses                  cell       boolean    a
assume_fully_decoded_busses                  design     boolean    a
async_force_00                               cell       boolean    a
async_force_00                               design     boolean    a
async_force_01                               cell       boolean    a
async_force_01                               design     boolean    a
async_force_10                               cell       boolean    a
async_force_10                               design     boolean    a
async_force_11                               cell       boolean    a
async_force_11                               design     boolean    a
async_set_reset_q                            lib_cell   integer    a
async_set_reset_qn                           lib_cell   integer    a
asynch_set_reset                             net        boolean    a
auto_ff_asynch_set_reset                     net        boolean    a
auto_ff_synch_set_reset                      net        boolean    a
auto_latch_asynch_set_reset                  net        boolean    a
auto_latch_gated_set_reset                   net        boolean    a
auto_net_isolation                           net        integer    a
auto_net_isolation                           physnet    integer    a
auto_route_guide_count                       design     integer    a
auto_route_guide_count                       lib_cell   integer    a
auto_route_guide_prefix                      design     string     a
auto_route_guide_prefix                      lib_cell   string     a
auto_ungroup                                 cell       string     a
auto_ungroup                                 design     string     a
autofix_async                                cell       string     a
autofix_async                                design     string     a
autofix_async                                net        string     a
autofix_async                                pin        string     a
autofix_async                                port       string     a
autofix_clock                                cell       string     a
autofix_clock                                design     string     a
autofix_clock                                net        string     a
autofix_clock                                pin        string     a
autofix_clock                                port       string     a
autofix_element                              cell       boolean    a
autofix_element                              design     boolean    a
autofix_element                              net        boolean    a
autofix_element                              pin        boolean    a
autofix_element                              port       boolean    a
aux_no_pulldown_pin_property                 design     boolean    a
auxiliary_pad_cell                           design     boolean    a
ba_attaches_on_pins                          design     boolean    a
ba_attributes_on_pins                        design     boolean    a
ba_min_net_resistance                        net        float      a
ba_net_resistance                            net        float      a
ba_resistance_max                            net        float      a
ba_resistance_min                            net        float      a
balance_registers                            design     boolean    a
balance_registers                            lib_cell   boolean    a
base_name                                    design     string     a
basic_ff_function_id                         design     string     a
bb_base_cell_area                            lib_cell   float      a
bb_base_cell_orient                          lib_cell   integer    a
bb_base_cell_site                            lib_cell   string     a
bbox                                         cell       string     a
bbox                                         physcell   string     a
bbox                                         pin        string     a
bbox                                         placement_keepout
                                                        string     a
bbox                                         port       string     a
bbox_ll                                      cell       string     a
bbox_ll                                      physcell   string     a
bbox_ll                                      placement_keepout
                                                        string     a
bbox_ur                                      cell       string     a
bbox_ur                                      physcell   string     a
bbox_ur                                      placement_keepout
                                                        string     a
bc_aliased_register                          design     string     a
bc_allocation_effort                         design     string     a
bc_allow_shared_memories                     design     boolean    a
bc_anal_cyc_detect                           design     boolean    a
bc_bit_level_muxing                          design     boolean    a
bc_chain_mem_into_write                      design     boolean    a
bc_chain_oper_into_write                     design     boolean    a
bc_chain_read_into_mem                       design     boolean    a
bc_chain_read_into_oper                      design     boolean    a
bc_cmp_name                                  cell       string     a
bc_constrain_signal_memories                 design     boolean    a
bc_controller_style                          design     string     a
bc_default_chainable                         design     boolean    a
bc_detect_array_accesses                     design     boolean    a
bc_detect_memory_accesses                    design     boolean    a
bc_dont_link                                 cell       boolean    a
bc_enable_logic_data_select                  design     boolean    a
bc_enable_speculative                        design     boolean    a
bc_enable_state_chaining                     design     boolean    a
bc_enable_tracing                            design     boolean    a
bc_estimate_data_mux_input                   design     integer    a
bc_estimate_mux_input                        design     integer    a
bc_fast_sharing                              design     boolean    a
bc_fast_sharing                              lib_cell   boolean    a
bc_force_balanced_branches                   design     string     a
bc_fpga_cache_model                          design     string     a
bc_fpga_cc_delay                             design     float      a
bc_fpga_device                               design     string     a
bc_fpga_is_netlist                           design     boolean    a
bc_fpga_is_seq_net                           design     boolean    a
bc_fpga_is_timed_black_box                   design     boolean    a
bc_fpga_max_net_fall_delay                   design     float      a
bc_fpga_max_net_rise_delay                   design     float      a
bc_fpga_max_stage_op_delay                   design     float      a
bc_fpga_module                               design     boolean    a
bc_fpga_mux_cost_str                         design     string     a
bc_fpga_mux_delay_str                        design     string     a
bc_fpga_mux_size                             design     integer    a
bc_fpga_net_delay                            design     float      a
bc_fpga_op_area                              design     float      a
bc_fpga_op_delay                             design     float      a
bc_fpga_proc_name                            design     string     a
bc_fpga_speed                                design     string     a
bc_fpga_target                               design     string     a
bc_fsm_clock_pin                             pin        boolean    a
bc_fsm_clock_pin                             port       boolean    a
bc_fsm_reset_pin                             pin        boolean    a
bc_fsm_reset_pin                             port       boolean    a
bc_fsm_state_order                           pin        integer    a
bc_grouped_cmp_logic                         cell       boolean    a
bc_grouped_index_logic                       cell       boolean    a
bc_infer_multibit                            design     boolean    a
bc_infer_multibit_n                          design     integer    a
bc_is_bc_fpga                                design     boolean    a
bc_is_tracable_asap                          design     boolean    a
bc_is_tracable_failed                        design     boolean    a
bc_is_tracable_scheduled                     design     boolean    a
bc_new_fsm                                   cell       boolean    a
bc_new_fsm                                   design     boolean    a
bc_old_cyc_detect                            design     boolean    a
bc_pf_force_recompile                        design     boolean    a
bc_pf_map_effort                             design     integer    a
bc_pf_script                                 design     string     a
bc_pf_ungroup_all                            design     boolean    a
bc_pf_virtual_clock_period                   design     float      a
bc_print_all_warnings                        design     boolean    a
bc_relaxed_ss_mode                           design     boolean    a
bc_schedule_branches_asap                    design     boolean    a
bc_shared_for_synrtl                         design     boolean    a
bc_variable_name                             cell       string     a
behavioral_selector                          cell       boolean    a
bid_is_load                                  pin        boolean    a
bid_is_load                                  port       boolean    a
bidir_mode                                   design     integer    a
binding_report_string                        design     string     a
bit_width                                    lib_pin    string     a
bit_width                                    port       string     a
bit_width_for_hpower                         cell       integer    a
block_overlap                                cell       boolean    a
blockage_map                                 cell       boolean    a
blockage_map                                 design     byte_array a
blockage_map                                 lib_cell   byte_array a
blockage_map                                 lib_pin    boolean    a
blockage_map                                 port       boolean    a
boa_brt_license_mode                         design     integer    a
bottom_pin_limit                             design     integer    a
bottom_pin_limit                             lib_cell   integer    a
bound_id                                     cell       integer    a
bound_id                                     physcell   integer    a
bound_id                                     port       integer    a
bound_number                                 design     integer    a
bound_number                                 lib_cell   integer    a
bound_spot_x                                 cell       integer    a
bound_spot_y                                 cell       integer    a
bound_type                                   cell       integer    a
bound_type                                   port       integer    a
boundary_opt                                 design     boolean    a
boundary_opt                                 lib_cell   boolean    a
boundary_optimization                        cell       boolean    a
boundary_optimization                        design     boolean    a
boundary_optimization                        lib_cell   boolean    a
bounding_box_area                            phys_cluster
                                                        float      a
bounding_box_dim_x1                          cell       integer    a
bounding_box_dim_x1                          lib_pin    integer    a
bounding_box_dim_x1                          phys_cluster
                                                        integer    a
bounding_box_dim_x1                          physcell   integer    a
bounding_box_dim_x1                          port       integer    a
bounding_box_dim_x2                          phys_cluster
                                                        integer    a
bounding_box_dim_y1                          cell       integer    a
bounding_box_dim_y1                          lib_pin    integer    a
bounding_box_dim_y1                          phys_cluster
                                                        integer    a
bounding_box_dim_y1                          physcell   integer    a
bounding_box_dim_y1                          port       integer    a
bounding_box_dim_y2                          phys_cluster
                                                        integer    a
bs_adjust_joins_effort                       design     string     a
bs_and2_area                                 design     float      a
bs_and2_delay                                design     float      a
bs_and_cost                                  design     float      a
bs_and_delay                                 design     float      a
bs_area_cost                                 cell       float      a
bs_assign_delay                              cell       integer    a
bs_clock_read                                cell       boolean    a
bs_direct_connect                            cell       boolean    a
bs_grouped_cmp_logic_dsg                     cell       boolean    a
bs_grouped_for_scheduling                    cell       boolean    a
bs_grouped_index_logic_dsg                   cell       boolean    a
bs_grouped_random_logic                      cell       boolean    a
bs_is_function_call                          cell       boolean    a
bs_is_grouped_logics                         design     boolean    a
bs_is_timed                                  design     boolean    a
bs_is_timed_for_fastest                      design     boolean    a
bs_latch_cost                                design     float      a
bs_latch_delay                               design     float      a
bs_loop_end_value                            design     integer    a
bs_loop_incr_value                           design     integer    a
bs_loop_init_value                           design     integer    a
bs_margin                                    design     float      a
bs_multicycle_n_cycles                       cell       integer    a
bs_mux_cost                                  design     float      a
bs_mux_cost                                  lib_cell   float      a
bs_nand2_area                                design     float      a
bs_nand2_delay                               design     float      a
bs_not_area                                  design     float      a
bs_not_delay                                 design     float      a
bs_or_cost                                   design     float      a
bs_or_delay                                  design     float      a
bs_reg_cost                                  design     float      a
bs_retime_flip_flop_delay                    design     float      a
bs_retime_flip_flop_delay                    lib_cell   float      a
bs_retime_flip_flop_setup_time               design     float      a
bs_retime_flip_flop_setup_time               lib_cell   float      a
bs_scheduling_stages                         cell       integer    a
bs_subprogram_call_name                      cell       string     a
bs_timing_stages                             design     integer    a
bsr_spec                                     design     string     a
buffer_for_cts_boundary_cell                 design     string     a
buffer_for_cts_boundary_cell                 lib_cell   string     a
buffer_for_cts_buffer_sizing_only            design     string     a
buffer_for_cts_buffer_sizing_only            lib_cell   string     a
buffer_for_cts_delay_insert_only             design     string     a
buffer_for_cts_delay_insert_only             lib_cell   string     a
buffer_for_cts_synthesis                     design     string     a
buffer_for_cts_synthesis                     lib_cell   string     a
bus_hold_function                            port       string     a
bus_name                                     net        string     a
bus_name                                     pin        string     a
bus_name                                     port       string     a
ca_design_layer_x_offset_attr                design     byte_array a
ca_design_layer_y_offset_attr                design     byte_array a
ca_design_layer_y_offset_attr                lib_cell   byte_array a
calc_sa_tuples_mask                          lib_pin    integer    a
calc_sa_tuples_mask                          net        integer    a
calc_sa_tuples_mask                          pin        integer    a
calc_sa_tuples_mask                          port       integer    a
capacitance                                  port       float      a
capacitive_load_units                        library    float      a
carry_port_name                              cell       string     a
carry_save_dp_register                       cell       boolean    a
case_value                                   pin        string     a
case_value                                   port       string     a
ccs_recv_lib_flag_created                    library    boolean    a
cdfg_optimized_op                            cell       boolean    a
cell_0z_delay                                pin        float      a
cell_1z_delay                                pin        float      a
cell_created_by_core_wrapper                 cell       integer    a
cell_created_by_test_point_analysis          cell       integer    a
cell_degradation                             lib_pin    float      a
cell_degradation                             port       float      a
cell_delay_without_transition                cell       boolean    a
cell_em_scale_factor                         design     float      a
cell_em_scale_factor                         lib_cell   float      a
cell_fall_delay                              pin        float      a
cell_footprint                               design     string     a
cell_hier_level                              cell       integer    a
cell_is_const_mux                            cell       boolean    a
cell_is_dft_glitch_prevention_excluded       cell       boolean    a
cell_is_dont_care                            cell       boolean    a
cell_is_dont_care                            lib_pin    boolean    a
cell_is_dont_care                            port       boolean    a
cell_is_multiplexor                          cell       boolean    a
cell_is_ram                                  cell       boolean    a
cell_is_test_only                            cell       boolean    a
cell_leakage_power                           design     float      a
cell_loop_breaker                            cell       boolean    a
cell_max_fall_delay                          cell       float      a
cell_max_rise_delay                          cell       float      a
cell_min_fall_delay                          cell       float      a
cell_min_rise_delay                          cell       float      a
cell_mux_from_array_read                     cell       boolean    a
cell_orientation                             cell       integer    a
cell_overlap                                 cell       boolean    a
cell_power                                   design     float      a
cell_property                                cell       string     a
cell_property                                design     string     a
cell_ram_type                                cell       integer    a
cell_rise_delay                              pin        float      a
cell_row_type                                cell       integer    a
cell_scan_OUT                                pin        boolean    a
cell_scan_in                                 pin        boolean    a
cell_with_pin_based_max_tran                 cell       integer    a
cell_xor_type                                cell       integer    a
cell_z0_delay                                pin        float      a
cell_z1_delay                                pin        float      a
cells                                        bound      string     a
cg_cell_te_pin_connection                    pin        string     a
cg_latency_mode                              lib_cell   integer    a
cgpl_cong_cell_expansion_area                cell       float      a
cgpl_cong_cell_expansion_len_x               cell       float      a
cgpl_cong_cell_expansion_len_y               cell       float      a
cgpl_cong_cell_has_expansion                 cell       boolean    a
cgpl_fill_content_density                    design     float      a
cgpl_fill_content_density                    lib_cell   float      a
cgpl_max_content_density                     design     float      a
cgpl_max_content_density                     lib_cell   float      a
cgpl_pseudo_area_00                          cell       float      a
cgpl_pseudo_area_01                          cell       float      a
cgpl_pseudo_area_02                          cell       float      a
cgpl_pseudo_area_03                          cell       float      a
cgpl_pseudo_area_04                          cell       float      a
cgpl_pseudo_area_05                          cell       float      a
cgpl_pseudo_area_06                          cell       float      a
cgpl_pseudo_area_07                          cell       float      a
cgpl_pseudo_area_08                          cell       float      a
cgpl_pseudo_area_09                          cell       float      a
cgpl_pseudo_area_max_density_00              design     float      a
cgpl_pseudo_area_max_density_00              lib_cell   float      a
cgpl_pseudo_area_max_density_01              design     float      a
cgpl_pseudo_area_max_density_01              lib_cell   float      a
cgpl_pseudo_area_max_density_02              design     float      a
cgpl_pseudo_area_max_density_02              lib_cell   float      a
cgpl_pseudo_area_max_density_03              design     float      a
cgpl_pseudo_area_max_density_03              lib_cell   float      a
cgpl_pseudo_area_max_density_04              design     float      a
cgpl_pseudo_area_max_density_04              lib_cell   float      a
cgpl_pseudo_area_max_density_05              design     float      a
cgpl_pseudo_area_max_density_05              lib_cell   float      a
cgpl_pseudo_area_max_density_06              design     float      a
cgpl_pseudo_area_max_density_06              lib_cell   float      a
cgpl_pseudo_area_max_density_07              design     float      a
cgpl_pseudo_area_max_density_07              lib_cell   float      a
cgpl_pseudo_area_max_density_08              design     float      a
cgpl_pseudo_area_max_density_08              lib_cell   float      a
cgpl_pseudo_area_max_density_09              design     float      a
cgpl_pseudo_area_max_density_09              lib_cell   float      a
cgrs_clock_domain_num_stages                 lib_pin    integer    a
change_status                                cell       integer    a
changed_core                                 design     boolean    a
changed_core                                 lib_cell   boolean    a
changed_list_file_name                       design     string     a
channel_widths                               design     byte_array a
check_binding                                design     string     a
check_module                                 design     string     a
check_params                                 design     string     a
check_pin_widths                             design     string     a
check_point_tainted                          design     boolean    a
check_point_tainted                          lib_cell   boolean    a
choke_point_id                               cell       integer    a,r
clamp_0_function                             port       string     a
clamp_1_function                             port       string     a
clamp_latch_function                         port       string     a
clamp_z_function                             port       string     a
clear_preset_var1                            lib_cell   integer    a
clear_preset_var2                            lib_cell   integer    a
clk_ltncy_incl                               port       boolean    a
clk_src_ltncy_incl                           port       boolean    a
clock                                        port       boolean    a
clock_cycle_jitter_value                     clock      float      a
clock_driver_to_port_polarity                lib_pin    boolean    a
clock_duty_cycle_jitter_value                clock      float      a
clock_fall_transition                        clock      float      a
clock_gate_clock_pin                         lib_pin    boolean    a
clock_gate_clock_pin                         pin        boolean    a
clock_gate_clock_pin                         port       boolean    a
clock_gate_enable_pin                        lib_pin    boolean    a
clock_gate_enable_pin                        pin        boolean    a
clock_gate_enable_pin                        port       boolean    a
clock_gate_fanout                            cell       integer    a
clock_gate_gicg_neg_seqmap                   cell       integer    a
clock_gate_gicg_neg_seqmap                   design     integer    a
clock_gate_gicg_neg_seqmap                   lib_cell   integer    a
clock_gate_gicg_pos_seqmap                   cell       integer    a
clock_gate_gicg_pos_seqmap                   design     integer    a
clock_gate_gicg_pos_seqmap                   lib_cell   integer    a
clock_gate_has_observation                   cell       boolean    a
clock_gate_has_postcontrol                   cell       boolean    a
clock_gate_has_precontrol                    cell       boolean    a
clock_gate_hookup_power_port_pin             pin        string     a
clock_gate_level                             cell       integer    a
clock_gate_module_fanout                     cell       integer    a
clock_gate_multi_stage_fanout                cell       integer    a
clock_gate_obs_pin                           lib_pin    boolean    a
clock_gate_obs_pin                           pin        boolean    a
clock_gate_obs_pin                           port       boolean    a
clock_gate_out_pin                           lib_pin    boolean    a
clock_gate_out_pin                           pin        boolean    a
clock_gate_out_pin                           port       boolean    a
clock_gate_register_fanout                   cell       integer    a
clock_gate_retention_pin                     lib_pin    boolean    a
clock_gate_retention_pin                     pin        boolean    a
clock_gate_retention_pin                     port       boolean    a
clock_gate_test_pin                          lib_pin    boolean    a
clock_gate_test_pin                          pin        boolean    a
clock_gate_test_pin                          port       boolean    a
clock_gate_transitive_register_fanout        cell       integer    a
clock_gating_cell_instance                   cell       boolean    a
clock_gating_control_point                   cell       string     a
clock_gating_control_point                   design     string     a
clock_gating_control_point                   lib_cell   string     a
clock_gating_control_signal                  cell       string     a
clock_gating_control_signal                  design     string     a
clock_gating_control_signal                  lib_cell   string     a
clock_gating_depth                           cell       integer    a
clock_gating_gicg_function_id                design     string     a
clock_gating_gicg_function_id                lib_cell   string     a
clock_gating_integrated_cell                 cell       string     a
clock_gating_integrated_cell                 design     string     a
clock_gating_integrated_cell                 lib_cell   string     a
clock_gating_integrated_cell_instance        cell       string     a
clock_gating_latch_style                     cell       string     a
clock_gating_latch_style                     design     string     a
clock_gating_latch_style                     lib_cell   string     a
clock_gating_logic                           cell       boolean    a
clock_gating_negedge_logic                   cell       string     a
clock_gating_negedge_logic                   design     string     a
clock_gating_negedge_logic                   lib_cell   string     a
clock_gating_obs_depth                       cell       integer    a
clock_gating_obs_depth                       design     integer    a
clock_gating_obs_depth                       lib_cell   integer    a
clock_gating_obs_point                       cell       boolean    a
clock_gating_obs_point                       design     boolean    a
clock_gating_obs_point                       lib_cell   boolean    a
clock_gating_posedge_logic                   cell       string     a
clock_gating_posedge_logic                   design     string     a
clock_gating_posedge_logic                   lib_cell   string     a
clock_gating_reg_size                        cell       integer    a
clock_gating_reg_size                        design     integer    a
clock_gating_reg_size                        lib_cell   integer    a
clock_isolation_cell_clock_pin               port       boolean    a
clock_min_fall_transition                    clock      float      a
clock_min_rise_transition                    clock      float      a
clock_network_pins                           clock      string     a
clock_opt_net_percentage                     design     float      a
clock_opt_net_percentage                     lib_cell   float      a
clock_opt_netroute                           design     boolean    a
clock_opt_netroute                           lib_cell   boolean    a
clock_opt_no_ndr_assignment                  design     boolean    a
clock_opt_no_ndr_assignment                  lib_cell   boolean    a
clock_opt_pattern_id                         design     integer    a
clock_opt_pattern_id                         lib_cell   integer    a
clock_opt_routing_only                       design     boolean    a
clock_opt_routing_only                       lib_cell   boolean    a
clock_pin                                    port       boolean    a
clock_rise_transition                        clock      float      a
clock_specific_buffer_for_cts_boundary_cell  clock      string     a
clock_specific_buffer_for_cts_boundary_cell  lib_pin    string     a
clock_specific_buffer_for_cts_boundary_cell  pin        string     a
clock_specific_buffer_for_cts_boundary_cell  port       string     a
clock_specific_buffer_for_cts_buffer_sizing_only
                                             clock      string     a
clock_specific_buffer_for_cts_buffer_sizing_only
                                             lib_pin    string     a
clock_specific_buffer_for_cts_buffer_sizing_only
                                             pin        string     a
clock_specific_buffer_for_cts_buffer_sizing_only
                                             port       string     a
clock_specific_buffer_for_cts_delay_insert_only
                                             clock      string     a
clock_specific_buffer_for_cts_delay_insert_only
                                             lib_pin    string     a
clock_specific_buffer_for_cts_delay_insert_only
                                             pin        string     a
clock_specific_buffer_for_cts_delay_insert_only
                                             port       string     a
clock_specificbuffer_for_cts_synthesis       clock      string     a
clock_specificbuffer_for_cts_synthesis       lib_pin    string     a
clock_specificbuffer_for_cts_synthesis       pin        string     a
clock_specificbuffer_for_cts_synthesis       port       string     a
clock_st_di_ref                              lib_pin    string     a
clock_st_di_ref                              pin        string     a
clock_st_di_ref                              port       string     a
clock_st_lo_ref                              lib_pin    string     a
clock_st_lo_ref                              pin        string     a
clock_st_lo_ref                              port       string     a
clock_st_ref                                 lib_pin    string     a
clock_st_ref                                 pin        string     a
clock_st_ref                                 port       string     a
clock_st_root                                lib_pin    boolean    a
clock_st_root                                pin        boolean    a
clock_st_root                                port       boolean    a
clock_st_root_name                           cell       string     a
clock_st_root_name                           physcell   string     a
clock_st_so_ref                              lib_pin    string     a
clock_st_so_ref                              pin        string     a
clock_st_so_ref                              port       string     a
clock_st_support                             design     boolean    a
clock_st_support                             lib_cell   boolean    a
clocked_on                                   port       boolean    a
clocks                                       pin        string     a
clocks                                       port       string     a
clocks_with_sense                            pin        string     a
clocks_with_sense                            port       string     a
cluster_distance_unit                        design     float      a
cluster_distance_unit                        lib_cell   float      a
cluster_is_compiled                          design     boolean    a
cluster_number                               design     integer    a
clusters_timestamp                           design     integer    a
cmap_freeze_flag                             lib_cell   boolean    a
collar                                       cell       string     a
collar                                       design     string     a
collar                                       net        string     a
collar                                       pin        string     a
collar                                       port       string     a
comb_bdd_deactivate                          design     boolean    a
comb_bdd_degenerate                          design     boolean    a
combinational_type_exact                     cell       string     a
combinational_type_exact                     lib_cell   string     a
comment                                      library    string     a
compile_abo_cpu_time                         design     float      a
compile_abo_cpu_time                         lib_cell   float      a
compile_cpu_hostname                         design     string     a
compile_cpu_hostname                         lib_cell   string     a
compile_high_effort_area_attr                lib_cell   string     a
compile_high_effort_area_incr_attr           lib_cell   string     a
compile_high_effort_total_power_attr         lib_cell   string     a
compile_high_effort_total_power_incr_attr    lib_cell   string     a
compile_high_effort_total_power_ona_attr     lib_cell   string     a
compile_lib_cpu_time                         design     float      a
compile_lib_cpu_time                         lib_cell   float      a
compile_optimize_area_attr                   lib_cell   string     a
compile_optimize_area_incr_attr              lib_cell   string     a
compile_rbo_cpu_time                         design     float      a
compile_rbo_cpu_time                         lib_cell   float      a
compile_scan_state                           lib_cell   integer    a
compile_tdrs_cpu_time                        design     float      a
compile_tdrs_cpu_time                        lib_cell   float      a
compile_tot_cpu_time                         design     float      a
compile_tot_cpu_time                         lib_cell   float      a
compile_tot_wall_time                        design     float      a
compile_tot_wall_time                        lib_cell   float      a
compile_verify                               cell       boolean    a
compile_verify                               design     boolean    a
compiled_with_ultra                          design     boolean    a
component_implementation                     cell       string     a
component_implementation                     design     string     a
component_implementation                     lib_cell   string     a
cong_keep_structure                          cell       boolean    a
congestion_horizontal_threshold              design     float      a
congestion_horizontal_threshold              lib_cell   float      a
congestion_ideal_net                         net        boolean    a
congestion_map                               cell       boolean    a
congestion_map                               design     byte_array a
congestion_map                               port       boolean    a
congestion_maximum_utilization               design     float      a
congestion_maximum_utilization               lib_cell   float      a
congestion_optimization                      cell       boolean    a
congestion_optimization                      design     boolean    a
congestion_optimization                      lib_cell   boolean    a
congestion_parameters                        cell       boolean    a
congestion_parameters                        design     byte_array a
congestion_parameters                        port       boolean    a
congestion_parameters_number                 design     integer    a
congestion_parameters_number                 lib_cell   integer    a
congestion_vertical_threshold                design     float      a
congestion_vertical_threshold                lib_cell   float      a
connection_class                             lib_pin    string     a
connection_class                             port       string     a
const_prop_off                               cell       boolean    a
const_prop_off                               design     boolean    a
const_prop_off                               lib_cell   boolean    a
const_prop_off                               pin        boolean    a
constant_value                               pin        string     a
constant_value                               port       string     a
control_disable                              port       boolean    a
control_logic                                lib_pin    boolean    a
control_logic                                port       boolean    a
copy_design_reference_number                 cell       integer    a
core_area_llx                                design     float      a
core_area_lly                                design     float      a
core_area_urx                                design     float      a
core_area_ury                                design     float      a
core_bus_interval                            design     integer    a
core_bus_interval                            lib_cell   integer    a
core_channel_spacing                         design     integer    a
core_channel_spacing                         lib_cell   integer    a
core_height                                  design     float      a
core_height                                  lib_cell   float      a
core_max_aspect_ratio                        lib_cell   float      a
core_max_utilization                         lib_cell   float      a
core_min_aspect_ratio                        design     float      a
core_min_aspect_ratio                        lib_cell   float      a
core_min_utilization                         design     float      a
core_min_utilization                         lib_cell   float      a
core_origin_x                                design     integer    a
core_origin_x                                lib_cell   integer    a
core_origin_y                                design     integer    a
core_origin_y                                lib_cell   integer    a
core_outline                                 design     byte_array a
core_row_direction                           design     integer    a
core_row_direction                           lib_cell   integer    a
core_site_name                               design     byte_array a
core_width                                   design     float      a
core_width                                   lib_cell   float      a
core_wrapper_cell_clock                      cell       string     a
core_wrapper_cell_parent                     cell       string     a
core_wrapper_cell_port_type                  cell       string     a
core_wrapper_internal_scanen                 pin        integer    a
corner_keepout                               design     float      a
corner_keepout                               lib_cell   float      a
corr_pin_number                              port       integer    a
cost_priority                                cell       string     a
cost_priority                                design     string     a
cost_priority                                lib_cell   string     a
coupling_capacitance                         net        float      a
cp_floatpin                                  lib_pin    boolean    a
cp_floatpin                                  pin        boolean    a
cp_floatpin                                  port       boolean    a
cp_floatpin_delay_early_max_fall             lib_pin    float      a
cp_floatpin_delay_early_max_fall             pin        float      a
cp_floatpin_delay_early_max_fall             port       float      a
cp_floatpin_delay_early_max_rise             lib_pin    float      a
cp_floatpin_delay_early_max_rise             pin        float      a
cp_floatpin_delay_early_max_rise             port       float      a
cp_floatpin_delay_early_min_fall             lib_pin    float      a
cp_floatpin_delay_early_min_fall             pin        float      a
cp_floatpin_delay_early_min_fall             port       float      a
cp_floatpin_delay_early_min_rise             lib_pin    float      a
cp_floatpin_delay_early_min_rise             pin        float      a
cp_floatpin_delay_early_min_rise             port       float      a
cp_floatpin_delay_late_max_fall              lib_pin    float      a
cp_floatpin_delay_late_max_fall              pin        float      a
cp_floatpin_delay_late_max_fall              port       float      a
cp_floatpin_delay_late_max_rise              lib_pin    float      a
cp_floatpin_delay_late_max_rise              pin        float      a
cp_floatpin_delay_late_max_rise              port       float      a
cp_floatpin_delay_late_min_fall              lib_pin    float      a
cp_floatpin_delay_late_min_fall              pin        float      a
cp_floatpin_delay_late_min_fall              port       float      a
cp_floatpin_delay_late_min_rise              lib_pin    float      a
cp_floatpin_delay_late_min_rise              pin        float      a
cp_floatpin_delay_late_min_rise              port       float      a
cp_is_anchor_cell                            cell       boolean    a
cp_source_lantency                           lib_pin    string     a
cp_source_lantency                           pin        string     a
cp_source_lantency                           port       string     a
create_abs_enhanced_attr_handling            design     boolean    a
create_abs_enhanced_attr_handling            lib_cell   boolean    a
create_core_area_direction                   lib_cell   integer    a
create_design_layer_direction                lib_cell   string     a
create_ilm_all                               design     boolean    a
create_ilm_all                               lib_cell   boolean    a
create_ilm_auto_detect_clocks                design     boolean    a
create_ilm_auto_detect_clocks                lib_cell   boolean    a
create_ilm_auto_ignore                       design     boolean    a
create_ilm_auto_ignore                       lib_cell   boolean    a
create_ilm_auto_ignore_mode                  design     string     a
create_ilm_auto_ignore_mode                  lib_cell   string     a
create_ilm_boundary_logic                    design     boolean    a
create_ilm_boundary_logic                    lib_cell   boolean    a
create_ilm_case_analysis                     lib_pin    boolean    a
create_ilm_case_analysis                     pin        boolean    a
create_ilm_case_analysis                     port       boolean    a
create_ilm_case_controlled_ports             design     string     a
create_ilm_case_controlled_ports             lib_cell   string     a
create_ilm_clock_and_boundary_logic          design     boolean    a
create_ilm_clock_and_boundary_logic          lib_cell   boolean    a
create_ilm_compact                           design     boolean    a
create_ilm_compact                           lib_cell   boolean    a
create_ilm_compact_type                      design     string     a
create_ilm_compact_type                      lib_cell   string     a
create_ilm_debug                             design     boolean    a
create_ilm_debug                             lib_cell   boolean    a
create_ilm_extract                           design     boolean    a
create_ilm_extract                           lib_cell   boolean    a
create_ilm_generate_float_pin                design     boolean    a
create_ilm_generate_float_pin                lib_cell   boolean    a
create_ilm_identify                          design     boolean    a
create_ilm_identify                          lib_cell   boolean    a
create_ilm_ignore_perc                       design     float      a
create_ilm_ignore_perc                       lib_cell   float      a
create_ilm_ignore_ports                      design     string     a
create_ilm_ignore_ports                      lib_cell   string     a
create_ilm_include_shared_paths              design     boolean    a
create_ilm_include_shared_paths              lib_cell   boolean    a
create_ilm_include_xtalk                     design     boolean    a
create_ilm_include_xtalk                     lib_cell   boolean    a
create_ilm_keep_boundary_cells               design     boolean    a
create_ilm_keep_boundary_cells               lib_cell   boolean    a
create_ilm_keep_full_clock_tree              design     boolean    a
create_ilm_keep_full_clock_tree              lib_cell   boolean    a
create_ilm_keep_macros                       design     boolean    a
create_ilm_keep_macros                       lib_cell   boolean    a
create_ilm_keep_parasitics                   design     boolean    a
create_ilm_keep_parasitics                   lib_cell   boolean    a
create_ilm_latch_level                       design     integer    a
create_ilm_latch_level                       lib_cell   integer    a
create_ilm_merge_file                        design     string     a
create_ilm_merge_file                        lib_cell   string     a
create_ilm_must_connect_ports                design     string     a
create_ilm_must_connect_ports                lib_cell   string     a
create_ilm_no_auto_ignore                    design     boolean    a
create_ilm_no_auto_ignore                    lib_cell   boolean    a
create_ilm_no_physical                       design     boolean    a
create_ilm_no_physical                       lib_cell   boolean    a
create_ilm_optimizable                       design     boolean    a
create_ilm_optimizable                       lib_cell   boolean    a
create_ilm_output_file                       design     string     a
create_ilm_output_file                       lib_cell   string     a
create_ilm_physical                          design     boolean    a
create_ilm_physical                          lib_cell   boolean    a
create_ilm_scenarios                         design     string     a
create_ilm_scenarios                         lib_cell   string     a
create_ilm_side_load_options                 design     string     a
create_ilm_side_load_options                 lib_cell   string     a
create_ilm_slack_range                       design     float      a
create_ilm_slack_range                       lib_cell   float      a
create_ilm_trans_max_fall                    lib_pin    float      a
create_ilm_trans_max_fall                    pin        float      a
create_ilm_trans_max_fall                    port       float      a
create_ilm_trans_max_rise                    lib_pin    float      a
create_ilm_trans_max_rise                    pin        float      a
create_ilm_trans_max_rise                    port       float      a
create_ilm_trans_min_fall                    lib_pin    float      a
create_ilm_trans_min_fall                    pin        float      a
create_ilm_trans_min_fall                    port       float      a
create_ilm_trans_min_rise                    lib_pin    float      a
create_ilm_trans_min_rise                    pin        float      a
create_ilm_trans_min_rise                    port       float      a
create_ilm_traverse_disabled                 design     boolean    a
create_ilm_traverse_disabled                 lib_cell   boolean    a
create_ilm_use_para_view                     design     boolean    a
create_ilm_use_para_view                     lib_cell   boolean    a
create_ilm_use_parasitics                    design     boolean    a
create_ilm_use_parasitics                    lib_cell   boolean    a
create_ilm_verbose                           design     boolean    a
create_ilm_verbose                           lib_cell   boolean    a
create_placement_keepout_blocked_layers      lib_cell   string     a
create_placement_keepout_category            lib_cell   string     a
create_placement_keepout_llx                 lib_cell   string     a
create_placement_keepout_lly                 lib_cell   string     a
create_placement_keepout_name                lib_cell   string     a
create_placement_keepout_no_attr             lib_cell   string     a
create_placement_keepout_percentage          lib_cell   string     a
create_placement_keepout_type                lib_cell   string     a
create_placement_keepout_urx                 lib_cell   string     a
create_placement_keepout_ury                 lib_cell   string     a
create_site_def_dual_power                   lib_cell   string     a
create_site_def_height                       lib_cell   string     a
create_site_def_name                         lib_cell   string     a
create_site_def_row_cycle_length             lib_cell   string     a
create_site_def_symmetry                     lib_cell   string     a
create_site_def_type                         lib_cell   string     a
create_site_def_width                        lib_cell   string     a
create_site_row_coo_x                        lib_cell   string     a
create_site_row_coo_y                        lib_cell   string     a
create_site_row_count                        lib_cell   string     a
create_site_row_dir                          lib_cell   string     a
create_site_row_kind                         lib_cell   string     a
create_site_row_name                         lib_cell   string     a
create_site_row_orient                       lib_cell   string     a
create_site_row_site_type                    lib_cell   string     a
create_site_row_space                        lib_cell   string     a
create_wiring_keepouts_layer                 lib_cell   string     a
create_wiring_keepouts_llx                   lib_cell   string     a
create_wiring_keepouts_lly                   lib_cell   string     a
create_wiring_keepouts_name                  lib_cell   string     a
create_wiring_keepouts_urx                   lib_cell   string     a
create_wiring_keepouts_ury                   lib_cell   string     a
created_as_a_component                       design     boolean    a
created_as_a_component                       lib_cell   boolean    a
created_by_bsd_compiler                      cell       integer    a
created_by_rtl_fusion                        design     boolean    a,r
created_by_rtl_fusion                        lib_cell   boolean    a
created_by_test_compiler                     cell       string     a
created_by_test_compiler                     lib_pin    boolean    a
created_by_test_compiler                     pin        boolean    a
created_by_test_compiler                     port       boolean    a
created_during_dft                           cell       boolean    a
created_during_dft                           lib_pin    boolean    a
created_during_dft                           pin        boolean    a
created_during_dft                           port       boolean    a
created_during_dft_eco                       lib_pin    boolean    a
created_during_dft_eco                       pin        boolean    a
created_during_dft_eco                       port       boolean    a
critical_range                               cell       float      a
critical_range                               design     float      a
critical_range                               lib_cell   float      a
cross_cluster_net                            port       boolean    a
cross_supply_driver                          lib_pin    boolean    a
cross_supply_load                            lib_pin    boolean    a
crpr_scale_factor_hold                       design     float      a
crpr_scale_factor_hold                       lib_cell   float      a
crpr_scale_factor_setup                      design     float      a
crpr_scale_factor_setup                      lib_cell   float      a
ct_floatpin_clock_tree_name                  lib_pin    string     a
ct_floatpin_clock_tree_name                  pin        string     a
ct_floatpin_clock_tree_name                  port       string     a
ct_floatpin_internal_cap                     lib_pin    float      a
ct_floatpin_internal_cap                     pin        float      a
ct_floatpin_internal_cap                     port       float      a
ct_floatpin_max_del                          lib_pin    float      a
ct_floatpin_max_del                          pin        float      a
ct_floatpin_max_del                          port       float      a
ct_floatpin_max_del_fall                     lib_pin    float      a
ct_floatpin_max_del_fall                     pin        float      a
ct_floatpin_max_del_fall                     port       float      a
ct_floatpin_min_del                          lib_pin    float      a
ct_floatpin_min_del                          pin        float      a
ct_floatpin_min_del                          port       float      a
ct_floatpin_min_del_fall                     lib_pin    float      a
ct_floatpin_min_del_fall                     pin        float      a
ct_floatpin_min_del_fall                     port       float      a
ct_floatpin_scale_max                        design     float      a
ct_floatpin_scale_max                        lib_cell   float      a
ct_floatpin_scale_min                        design     float      a
ct_floatpin_scale_min                        lib_cell   float      a
ct_floatpin_tree_depth                       lib_pin    integer    a
ct_floatpin_tree_depth                       pin        integer    a
ct_floatpin_tree_depth                       port       integer    a
ct_has_useful_skew_opts                      clock      string     a
ct_has_useful_skew_opts                      lib_pin    string     a
ct_has_useful_skew_opts                      pin        string     a
ct_has_useful_skew_opts                      port       string     a
ct_is_dont_touch_subtree                     lib_pin    string     a
ct_is_dont_touch_subtree                     pin        string     a
ct_is_dont_touch_subtree                     port       string     a
ct_is_exclude_pin                            lib_pin    string     a
ct_is_exclude_pin                            pin        string     a
ct_is_exclude_pin                            port       string     a
ct_is_noncritical_exclude_pin                lib_pin    string     a
ct_is_noncritical_exclude_pin                pin        string     a
ct_is_noncritical_exclude_pin                port       string     a
ct_is_preserve_clock_trunk_pin               lib_pin    string     a
ct_is_preserve_clock_trunk_pin               pin        string     a
ct_is_preserve_clock_trunk_pin               port       string     a
ct_is_route_only_subtree                     lib_pin    string     a
ct_is_route_only_subtree                     pin        string     a
ct_is_route_only_subtree                     port       string     a
ct_is_snps_added                             cell       boolean    a
ct_is_snps_added                             physcell   boolean    a
ct_is_stop_pin                               lib_pin    string     a
ct_is_stop_pin                               pin        string     a
ct_is_stop_pin                               port       string     a
ct_max_layer                                 net        integer    a
ct_min_layer                                 net        integer    a
ct_min_max_layer_weights                     net        string     a
ct_minus_adjust_bound_pct                    clock      float      a
ct_minus_adjust_bound_pct                    lib_pin    float      a
ct_minus_adjust_bound_pct                    pin        float      a
ct_minus_adjust_bound_pct                    port       float      a
ct_plus_adjust_bound_pct                     clock      float      a
ct_plus_adjust_bound_pct                     lib_pin    float      a
ct_plus_adjust_bound_pct                     pin        float      a
ct_plus_adjust_bound_pct                     port       float      a
ct_positive_slack_margin                     clock      float      a
ct_positive_slack_margin                     lib_pin    float      a
ct_positive_slack_margin                     pin        float      a
ct_positive_slack_margin                     port       float      a
ct_root_offset_delay                         lib_pin    float      a
ct_root_offset_delay                         pin        float      a
ct_root_offset_delay                         port       float      a
ct_tns_effort                                clock      string     a
ct_tns_effort                                lib_pin    string     a
ct_tns_effort                                pin        string     a
ct_tns_effort                                port       string     a
ct_wns_effort                                clock      string     a
ct_wns_effort                                lib_pin    string     a
ct_wns_effort                                pin        string     a
ct_wns_effort                                port       string     a
ct_worst_length_attr                         net        float      a
ctc_preferred_max_layer                      net        integer    a
ctc_preferred_min_layer                      net        integer    a
ctdn_area_recovery                           clock      boolean    a
ctdn_area_recovery                           design     boolean    a
ctdn_area_recovery                           lib_cell   boolean    a
ctdn_area_recovery_default                   design     boolean    a
ctdn_area_recovery_default                   lib_cell   boolean    a
ctdn_drc_fixing                              clock      boolean    a
ctdn_drc_fixing                              design     boolean    a
ctdn_drc_fixing                              lib_cell   boolean    a
ctdn_drc_fixing_default                      clock      boolean    a
ctdn_drc_fixing_default                      design     boolean    a
ctdn_drc_fixing_default                      lib_cell   boolean    a
ctdn_dummy_load_insertion                    clock      boolean    a
ctdn_dummy_load_insertion                    design     boolean    a
ctdn_dummy_load_insertion                    lib_cell   boolean    a
ctdn_dummy_load_insertion_default            design     boolean    a
ctdn_dummy_load_insertion_default            lib_cell   boolean    a
ctdn_enable_multicorner_optimization         clock      string     a
ctdn_enable_multicorner_optimization         design     string     a
ctdn_enable_multicorner_optimization         lib_cell   string     a
ctdn_enable_multicorner_optimization_default design     string     a
ctdn_enable_multicorner_optimization_default lib_cell   string     a
ctdn_gate_relocation                         clock      boolean    a
ctdn_gate_relocation                         design     boolean    a
ctdn_gate_relocation                         lib_cell   boolean    a
ctdn_gate_relocation_default                 design     boolean    a
ctdn_gate_relocation_default                 lib_cell   boolean    a
ctdn_gate_sizing                             clock      boolean    a
ctdn_gate_sizing                             design     boolean    a
ctdn_gate_sizing                             lib_cell   boolean    a
ctdn_gate_sizing_default                     design     boolean    a
ctdn_gate_sizing_default                     lib_cell   boolean    a
ctdn_multi_corner_insert                     clock      string     a
ctdn_multi_corner_insert                     design     string     a
ctdn_multi_corner_insert                     lib_cell   string     a
ctdn_multi_corner_skew                       clock      string     a
ctdn_multi_corner_skew                       design     string     a
ctdn_multi_corner_skew                       lib_cell   string     a
ctdn_preserve_level                          clock      boolean    a
ctdn_preserve_level                          design     boolean    a
ctdn_preserve_level                          lib_cell   boolean    a
ctdn_preserve_level_default                  design     boolean    a
ctdn_preserve_level_default                  lib_cell   boolean    a
ctdn_relax_insertion                         clock      boolean    a
ctdn_relax_insertion                         design     boolean    a
ctdn_relax_insertion                         lib_cell   boolean    a
ctdn_relax_insertion_default                 design     boolean    a
ctdn_relax_insertion_default                 lib_cell   boolean    a
ctdn_route_balancing                         clock      boolean    a
ctdn_route_balancing                         design     boolean    a
ctdn_route_balancing                         lib_cell   boolean    a
ctdn_route_balancing_default                 design     boolean    a
ctdn_route_balancing_default                 lib_cell   boolean    a
ctdn_split_leaf_level_clusters               clock      float      a
ctdn_split_leaf_level_clusters               design     float      a
ctdn_split_leaf_level_clusters               lib_cell   float      a
ctdn_split_leaf_level_clusters_default       design     float      a
ctdn_split_leaf_level_clusters_default       lib_cell   float      a
ctdn_split_second_level_clusters             clock      float      a
ctdn_split_second_level_clusters             design     float      a
ctdn_split_second_level_clusters             lib_cell   float      a
ctdn_split_second_level_clusters_default     design     float      a
ctdn_split_second_level_clusters_default     lib_cell   float      a
ctdn_split_unbalanced_clusters               clock      boolean    a
ctdn_split_unbalanced_clusters               design     boolean    a
ctdn_split_unbalanced_clusters               lib_cell   boolean    a
ctdn_split_unbalanced_clusters_default       design     boolean    a
ctdn_split_unbalanced_clusters_default       lib_cell   boolean    a
cto_incoming_max_layer                       net        integer    a
cto_incoming_min_layer                       net        integer    a
cto_outgoing_max_layer                       net        integer    a
cto_outgoing_min_layer                       net        integer    a
cts_advanced_drc_fixing                      lib_cell   boolean    a
cts_cell_drc_seq_freeze                      cell       boolean    a
cts_cell_fix_drc_internal                    cell       boolean    a
cts_cell_is_guide_buffer                     cell       boolean    a
cts_cell_seq_freeze                          cell       boolean    a
cts_cell_source_driver_internal              cell       boolean    a
cts_clk_source_max_fall                      lib_pin    float      a
cts_clk_source_max_fall                      pin        float      a
cts_clk_source_max_fall                      port       float      a
cts_clk_source_max_rise                      lib_pin    float      a
cts_clk_source_max_rise                      pin        float      a
cts_clk_source_max_rise                      port       float      a
cts_clk_source_min_fall                      lib_pin    float      a
cts_clk_source_min_fall                      pin        float      a
cts_clk_source_min_fall                      port       float      a
cts_clk_source_min_rise                      lib_pin    float      a
cts_clk_source_min_rise                      pin        float      a
cts_clk_source_min_rise                      port       float      a
cts_config_file_read                         lib_cell   string     a
cts_config_file_write                        lib_cell   string     a
cts_design_skew_level                        design     boolean    a
cts_design_skew_level                        lib_cell   boolean    a
cts_detour_cell                              cell       boolean    a
cts_di_detour_cell                           cell       boolean    a
cts_dont_buffer                              net        boolean    a
cts_dont_size_cell                           cell       boolean    a
cts_dont_touch_subtree_propagate             cell       boolean    a
cts_dont_touch_subtree_propagate             net        boolean    a
cts_fixed_balance_pin                        pin        boolean    a
cts_force_multisource_tap                    pin        string     a
cts_force_tlocv                              lib_cell   boolean    a
cts_hf_cts_root_pin                          lib_pin    integer    a
cts_hf_cts_sink_pin                          lib_pin    integer    a
cts_is_nonstop_float_pin                     lib_pin    boolean    a
cts_is_nonstop_float_pin                     pin        boolean    a
cts_is_nonstop_float_pin                     port       boolean    a
cts_leaf_icg_float                           design     float      a
cts_leaf_icg_float                           lib_cell   float      a
cts_leaf_icg_latency                         design     float      a
cts_leaf_icg_latency                         lib_cell   float      a
cts_leaf_icg_split_annotated                 cell       boolean    a
cts_logic_level_balance                      lib_cell   boolean    a
cts_max_cap_global                           lib_cell   float      a
cts_max_fanout_global                        lib_cell   integer    a
cts_max_tran_global                          lib_cell   float      a
cts_net_drc_seq_freeze                       net        boolean    a
cts_net_fix_drc_internal                     net        boolean    a
cts_net_seq_freeze                           net        boolean    a
cts_nonstop_float_pin_max_del                lib_pin    float      a
cts_nonstop_float_pin_max_del                pin        float      a
cts_nonstop_float_pin_max_del                port       float      a
cts_nonstop_float_pin_max_del_fall           lib_pin    float      a
cts_nonstop_float_pin_max_del_fall           pin        float      a
cts_nonstop_float_pin_max_del_fall           port       float      a
cts_nonstop_float_pin_min_del                lib_pin    float      a
cts_nonstop_float_pin_min_del                pin        float      a
cts_nonstop_float_pin_min_del                port       float      a
cts_nonstop_float_pin_min_del_fall           lib_pin    float      a
cts_nonstop_float_pin_min_del_fall           pin        float      a
cts_nonstop_float_pin_min_del_fall           port       float      a
cts_pin_skew_level                           lib_pin    integer    a
cts_pin_skew_level                           pin        integer    a
cts_pin_skew_level                           port       integer    a
cts_preferred_route_mode                     net        integer    a
cts_scenario                                 design     string     a
cts_scenario                                 lib_cell   string     a
cts_sequential_synthesized                   net        boolean    a
cts_size_only_cell                           cell       boolean    a
cts_top_mode                                 lib_cell   boolean    a
current_density                              net        float      a
current_dft_partition                        design     string     a
current_dft_partition                        lib_cell   string     a
current_spfm                                 design     float      a
current_spfm                                 lib_cell   float      a
current_unit                                 library    integer    a
cus_done                                     lib_cell   boolean    a
cus_latency                                  design     boolean    a
cus_latency                                  lib_cell   boolean    a
cus_latency                                  pin        boolean    a
cus_ulatency                                 lib_pin    float      a
cus_ulatency                                 pin        float      a
cus_ulatency                                 port       float      a
data_class                                   design     string     a
data_in                                      port       boolean    a
data_in_type                                 port       integer    a
datapath_duplicate_cse                       design     string     a
datapath_optimization                        lib_cell   boolean    a
date                                         library    string     a
dbg_test_attr                                cell       integer    a
dbl_des                                      cell       string     a
dbl_des                                      design     string     a
dbl_des                                      lib_cell   string     a
dbl_ioord                                    cell       boolean    a
dbl_iord                                     cell       boolean    a
dbl_keep                                     cell       boolean    a
dbl_lint_result                              cell       boolean    a
dbl_oord                                     cell       boolean    a
dbl_ref_dblink_case_insensitive              cell       boolean    a
dbl_ref_hdl_canonical_params                 cell       string     a
dbl_ref_hdl_library                          cell       string     a
dbl_ref_hdl_parameters                       cell       string     a
dbl_ref_hdl_template                         cell       string     a
dbl_type                                     cell       integer    a
dbl_uniquified_ref_name                      cell       string     a
dblink_case_insensitive                      cell       boolean    a
dblink_stuff_copied                          cell       boolean    a
dc_expert_done                               lib_cell   boolean    a
dc_exploration_physical_done                 lib_cell   boolean    a
dc_inf_paths                                 lib_pin    string     a
dc_legalization_done                         lib_cell   boolean    a
dc_star_enabled                              design     boolean    a
dc_star_enabled                              lib_cell   boolean    a
dc_topographical_done                        lib_cell   boolean    a
dc_topographical_leakage_done                lib_cell   boolean    a
dc_ultra_done                                lib_cell   boolean    a
dc_ultra_topographical_done                  lib_cell   boolean    a
dc_ultra_topographical_spg_flow_done         design     boolean    a,r
dc_ultra_topographical_spg_flow_done         lib_cell   boolean    a
dc_upf_user_always_on_buffer                 cell       boolean    a
dcfm_information                             cell       integer    a
dcg_cong_hori_grc_overflow_num               design     integer    a
dcg_cong_hori_grc_overflow_num               lib_cell   integer    a
dcg_cong_hori_max_overflow                   design     integer    a
dcg_cong_hori_max_overflow                   lib_cell   integer    a
dcg_cong_hori_num_max_overflow_grcs          design     integer    a
dcg_cong_hori_num_max_overflow_grcs          lib_cell   integer    a
dcg_cong_hori_total_overflow                 design     integer    a
dcg_cong_hori_total_overflow                 lib_cell   integer    a
dcg_cong_num_hori_grcs                       design     integer    a
dcg_cong_num_hori_grcs                       lib_cell   integer    a
dcg_cong_num_vert_grcs                       design     integer    a
dcg_cong_num_vert_grcs                       lib_cell   integer    a
dcg_cong_sum_grc_overflow_num                design     integer    a
dcg_cong_sum_grc_overflow_num                lib_cell   integer    a
dcg_cong_sum_max_overflow                    design     integer    a
dcg_cong_sum_max_overflow                    lib_cell   integer    a
dcg_cong_sum_num_max_overflow_grcs           design     integer    a
dcg_cong_sum_num_max_overflow_grcs           lib_cell   integer    a
dcg_cong_sum_total_overflow                  design     integer    a
dcg_cong_sum_total_overflow                  lib_cell   integer    a
dcg_cong_vert_grc_overflow_num               design     integer    a
dcg_cong_vert_grc_overflow_num               lib_cell   integer    a
dcg_cong_vert_max_overflow                   design     integer    a
dcg_cong_vert_max_overflow                   lib_cell   integer    a
dcg_cong_vert_num_max_overflow_grcs          design     integer    a
dcg_cong_vert_num_max_overflow_grcs          lib_cell   integer    a
dcg_cong_vert_total_overflow                 design     integer    a
dcg_cong_vert_total_overflow                 lib_cell   integer    a
dcg_icc2_auto_floorplan_outline              design     boolean    a
dcg_icc2_auto_floorplan_outline              lib_cell   boolean    a
dcg_icc2_auto_floorplan_sites                design     boolean    a
dcg_icc2_auto_floorplan_sites                lib_cell   boolean    a
dcg_icc2_auto_floorplan_tracks               design     boolean    a
dcg_icc2_auto_floorplan_tracks               lib_cell   boolean    a
dcg_icc2_cong_hori_grc_overflow_num          design     integer    a
dcg_icc2_cong_hori_grc_overflow_num          lib_cell   integer    a
dcg_icc2_cong_hori_max_overflow              design     integer    a
dcg_icc2_cong_hori_max_overflow              lib_cell   integer    a
dcg_icc2_cong_hori_num_max_overflow_grcs     design     integer    a
dcg_icc2_cong_hori_num_max_overflow_grcs     lib_cell   integer    a
dcg_icc2_cong_hori_num_overflow_grcs         design     integer    a
dcg_icc2_cong_hori_num_overflow_grcs         lib_cell   integer    a
dcg_icc2_cong_hori_total_overflow            design     integer    a
dcg_icc2_cong_hori_total_overflow            lib_cell   integer    a
dcg_icc2_cong_sum_grc_overflow_num           design     integer    a
dcg_icc2_cong_sum_grc_overflow_num           lib_cell   integer    a
dcg_icc2_cong_sum_max_overflow               design     integer    a
dcg_icc2_cong_sum_max_overflow               lib_cell   integer    a
dcg_icc2_cong_sum_num_max_overflow_grcs      design     integer    a
dcg_icc2_cong_sum_num_max_overflow_grcs      lib_cell   integer    a
dcg_icc2_cong_sum_overflow_grcs              design     integer    a
dcg_icc2_cong_sum_overflow_grcs              lib_cell   integer    a
dcg_icc2_cong_sum_total_overflow             design     integer    a
dcg_icc2_cong_sum_total_overflow             lib_cell   integer    a
dcg_icc2_cong_vert_grc_overflow_num          design     integer    a
dcg_icc2_cong_vert_grc_overflow_num          lib_cell   integer    a
dcg_icc2_cong_vert_max_overflow              design     integer    a
dcg_icc2_cong_vert_max_overflow              lib_cell   integer    a
dcg_icc2_cong_vert_num_max_overflow_grcs     design     integer    a
dcg_icc2_cong_vert_num_max_overflow_grcs     lib_cell   integer    a
dcg_icc2_cong_vert_num_overflow_grcs         design     integer    a
dcg_icc2_cong_vert_num_overflow_grcs         lib_cell   integer    a
dcg_icc2_cong_vert_total_overflow            design     integer    a
dcg_icc2_cong_vert_total_overflow            lib_cell   integer    a
dcg_icc2_est_boundary_leak_power             design     string     a
dcg_icc2_est_boundary_leak_power             lib_cell   string     a
dcg_icc2_max_boundary_leak_power             design     string     a
dcg_icc2_max_boundary_leak_power             lib_cell   string     a
dcg_icc2_min_boundary_leak_power             design     string     a
dcg_icc2_min_boundary_leak_power             lib_cell   string     a
dcg_icc2_scn_leak_file_data                  design     string     a
dcg_icc2_scn_leak_file_data                  lib_cell   string     a
dcg_icc2_scn_sd_file_data                    design     string     a
dcg_icc2_scn_sd_file_data                    lib_cell   string     a
dcg_icc2_write_icc2_ascii_data               design     boolean    a
dcg_icc2_write_icc2_ascii_data               lib_cell   boolean    a
dcg_spg_has_default_opcond                   lib_cell   boolean    a
dcls group ids                               lib_cell   integer    a
dcm_timing                                   port       boolean    a
dct design is ready to process site rows     lib_cell   boolean    a
dct die area llx                             lib_cell   integer    a
dct die area lly                             lib_cell   integer    a
dct die area urx                             lib_cell   integer    a
dct die area ury                             lib_cell   integer    a
dct_cell_is_pre_dont_touch                   cell       boolean    a
dct_change_macro_view_cmd                    design     string     a
dct_change_macro_view_cmd                    lib_cell   string     a
dct_congestion_flow_done                     lib_cell   boolean    a
dct_congestion_option_params                 lib_cell   string     a
dct_core_area_is_from_user                   lib_cell   boolean    a
dct_design_is_physical_block                 design     boolean    a
dct_design_is_physical_block                 lib_cell   boolean    a
dct_diamond_center_object_attr               lib_pin    boolean    a
dct_dw_rp_constraints                        design     string     a
dct_dw_rp_constraints                        lib_cell   string     a
dct_epc_max_input_def_distance_unit          design     integer    a
dct_epc_max_input_def_distance_unit          lib_cell   integer    a
dct_epc_std_cell_mode                        design     string     a,r
dct_epc_std_cell_mode                        lib_cell   string     a
dct_gropto_done_attr                         design     boolean    a
dct_gropto_done_attr                         lib_cell   boolean    a
dct_group_anchor_object_attr                 lib_cell   string     a
dct_hier_abstract_mask                       design     integer    a
dct_hier_abstract_mask                       lib_cell   integer    a
dct_hier_is_physical_block                   cell       boolean    a
dct_hier_is_physical_block                   design     boolean    a
dct_hier_is_physical_block                   lib_cell   boolean    a
dct_icc2_cmdstr                              design     string     a
dct_icc2_cmdstr                              lib_cell   string     a
dct_net_max_layer_constraint                 lib_pin    integer    a
dct_net_max_layer_constraint                 net        integer    a
dct_net_max_layer_constraint                 pin        integer    a
dct_net_max_layer_constraint                 port       integer    a
dct_net_min_layer_constraint                 lib_pin    integer    a
dct_net_min_layer_constraint                 net        integer    a
dct_net_min_layer_constraint                 pin        integer    a
dct_net_min_layer_constraint                 port       integer    a
dct_pin_impl_via_ladder                      lib_pin    integer    a
dct_port_loc_inherit_attr                    lib_pin    boolean    a
dct_rectilinear die_area_outline             lib_cell   string     a
dct_rp_cell_in_keepout_location              cell       integer    a
dct_rp_constraints_icc2                      design     string     a
dct_rp_constraints_icc2                      lib_cell   string     a
dct_rp_constraints_is_propagated             design     boolean    a
dct_rp_constraints_is_propagated             lib_cell   boolean    a
dct_rp_locations                             lib_cell   string     a
dct_rp_regbank_boundary_net                  net        boolean    a
dct_rp_regbank_cell                          cell       boolean    a
dct_save_user_port_shape                     lib_pin    string     a
dct_spg_flow_done                            design     boolean    a,r
dct_spg_flow_done                            lib_cell   boolean    a
dctbounds region coords                      lib_cell   string     a
dctbounds region coords                      lib_pin    string     a
dctbounds region names                       lib_cell   string     a
dctbounds region names                       lib_pin    string     a
dctbounds region types                       lib_cell   string     a
dctbounds region types                       lib_pin    string     a
dctbounds_power_guide                        lib_cell   string     a
dctbounds_region_colors                      lib_cell   string     a
dctmv default region coords                  lib_cell   string     a
def_componentmaskshift                       lib_cell   string     a
def_conversion_factor                        design     float      a
def_conversion_factor                        lib_cell   float      a
def_fixedbump                                net        boolean    a
def_fixedbump                                physnet    boolean    a
def_inst_name                                placement_keepout
                                                        string     a
def_inst_name                                wiring_keepout
                                                        string     a
def_net_original                             net        string     a
def_net_source                               net        integer    a
def_out                                      design     string     a
def_out                                      lib_cell   string     a
def_property                                 bound      byte_array a
def_property                                 cell       byte_array a
def_property                                 lib_pin    byte_array a
def_property                                 net        byte_array a
def_property                                 physnet    byte_array a
def_property                                 port       byte_array a
def_property                                 region     byte_array a
def_route_pattern                            net        integer    a
def_route_pattern                            physnet    integer    a
def_shieldnet                                net        string     a
def_shieldnet                                physnet    string     a
def_source                                   cell       integer    a
def_source                                   physcell   integer    a
def_type                                     placement_keepout
                                                        integer    a
def_type                                     region     integer    a
def_type                                     wiring_keepout
                                                        integer    a
def_weight                                   cell       integer    a
def_weight                                   net        integer    a
def_weight                                   physcell   integer    a
def_weight                                   physnet    integer    a
default_cell_leakage_power                   library    float      a
default_connection_class                     library    string     a
default_driving_cell_dont_scale              cell       boolean    a
default_driving_cell_dont_scale              pin        boolean    a
default_driving_cell_fall                    cell       string     a
default_driving_cell_fall                    pin        string     a
default_driving_cell_from_pin_fall           cell       string     a
default_driving_cell_from_pin_fall           pin        string     a
default_driving_cell_from_pin_rise           cell       string     a
default_driving_cell_from_pin_rise           pin        string     a
default_driving_cell_library_fall            cell       string     a
default_driving_cell_library_fall            pin        string     a
default_driving_cell_library_rise            cell       string     a
default_driving_cell_library_rise            pin        string     a
default_driving_cell_multiplier              cell       float      a
default_driving_cell_multiplier              pin        float      a
default_driving_cell_no_drc                  cell       boolean    a
default_driving_cell_no_drc                  pin        boolean    a
default_driving_cell_pin_fall                cell       string     a
default_driving_cell_pin_fall                pin        string     a
default_driving_cell_pin_rise                cell       string     a
default_driving_cell_pin_rise                pin        string     a
default_driving_cell_rise                    cell       string     a
default_driving_cell_rise                    pin        string     a
default_enum                                 design     boolean    a
default_fall_drive                           cell       float      a
default_fall_drive                           pin        float      a
default_fanout_load                          cell       float      a
default_fanout_load                          library    float      a
default_fanout_load                          pin        float      a
default_flip_flop_type_exact                 design     string     a,r
default_flip_flop_type_exact                 lib_cell   string     a
default_flip_flop_type_user_string           design     string     a,r
default_flip_flop_type_user_string           lib_cell   string     a
default_horz_layer_name                      design     string     a
default_horz_layer_name                      lib_cell   string     a
default_inout_pin_cap                        library    float      a
default_input_delay                          cell       float      a
default_input_delay                          pin        float      a
default_input_pin_cap                        library    float      a
default_intrinsic_fall                       library    float      a
default_intrinsic_rise                       library    float      a
default_latch_type                           design     string     a,r
default_latch_type                           lib_cell   string     a
default_latch_type_exact                     design     string     a,r
default_latch_type_exact                     lib_cell   string     a
default_latch_type_user_string               design     string     a,r
default_latch_type_user_string               lib_cell   string     a
default_leakage_power_density                library    float      a
default_load                                 cell       float      a
default_load                                 pin        float      a
default_min_fall_drive                       cell       float      a
default_min_fall_drive                       pin        float      a
default_min_load                             cell       float      a
default_min_load                             pin        float      a
default_min_porosity                         library    float      a
default_min_port_wire_capacitance            cell       float      a
default_min_port_wire_capacitance            pin        float      a
default_min_rise_drive                       cell       float      a
default_min_rise_drive                       pin        float      a
default_ocv_derate_distance_group            library    string     a
default_ocv_derate_group                     library    string     a
default_operating_conditions                 library    string     a
default_output_delay                         cell       float      a
default_output_delay                         pin        float      a
default_output_pin_cap                       library    float      a
default_package                              design     string     a
default_part                                 library    string     a
default_port_wire_capacitance                cell       float      a
default_port_wire_capacitance                pin        float      a
default_power_gating_style                   design     string     a,r
default_power_gating_style                   lib_cell   string     a
default_region_name                          design     string     a
default_rise_drive                           cell       float      a
default_rise_drive                           pin        float      a
default_scan_flip_flop_type_exact            design     boolean    a
default_threshold_voltage_group              library    string     a
default_vert_layer_name                      design     string     a
default_vert_layer_name                      lib_cell   string     a
default_wire_load_area                       library    float      a
default_wire_load_capacitance                library    float      a
default_wire_load_mode                       design     string     a
default_wire_load_mode                       lib_cell   string     a
default_wire_load_resistance                 library    float      a
default_wire_load_selection                  library    string     a
degenerate                                   design     boolean    a
degenerate                                   library    boolean    a
degenerated                                  library    boolean    a
del_unloaded_gate_off                        cell       boolean    a
del_unloaded_gate_off                        design     boolean    a
del_unloaded_gate_off                        lib_cell   boolean    a
delay_calc_arnoldi_effort                    design     string     a
delay_calc_arnoldi_effort                    lib_cell   string     a
delay_calc_awe_effort                        design     string     a
delay_calc_awe_effort                        lib_cell   string     a
delay_calc_clockroute_mode                   design     string     a
delay_calc_clockroute_mode                   lib_cell   string     a
delay_calc_pin                               lib_pin    string     a
delay_calc_pin                               pin        string     a
delay_calc_pin                               port       string     a
delay_calc_postroute_mode                    design     string     a
delay_calc_postroute_mode                    lib_cell   string     a
delay_calc_preroute_mode                     design     string     a
delay_calc_preroute_mode                     lib_cell   string     a
delay_model                                  design     string     a
delay_model                                  library    string     a
deleted_cell_list                            design     string     a
deleted_lib_cell_genclocks                   design     string     a
deleted_lib_cell_genclocks                   lib_cell   string     a
density_outside_block                        design     float      a
density_outside_block                        lib_cell   float      a
derived_always_on                            lib_pin    boolean    a
design_cap_unit                              design     float      a
design_cap_unit                              lib_cell   float      a
design_cluster                               phys_cluster
                                                        boolean    a
design_contact_name_number_attr              design     string     a
design_contact_name_number_attr              lib_cell   string     a
design_current_unit                          design     float      a
design_current_unit                          lib_cell   float      a
design_delay_calc_mode                       design     string     a
design_delay_calc_mode                       lib_cell   string     a
design_flow_status                           design     integer    a
design_flow_status                           lib_cell   integer    a
design_has_default_ldb_attr                  lib_cell   boolean    a
design_has_net_layer_constraints             lib_cell   boolean    a
design_has_this_scenario                     design     boolean    a
design_has_this_scenario                     lib_cell   boolean    a
design_has_upf_merge_clone_attr              lib_cell   boolean    a
design_has_user_sa                           design     boolean    a,r
design_has_user_sa                           lib_cell   boolean    a
design_ideal_nets                            design     string     a
design_ideal_nets                            lib_cell   string     a
design_is_multirail_scaled                   design     boolean    a,r
design_is_multirail_scaled                   lib_cell   boolean    a
design_lao_layer_cost_penalty_ar             lib_cell   string     a
design_lao_layer_crit_util_target_ar         lib_cell   string     a
design_lao_layer_set                         lib_cell   boolean    a
design_lao_ndr_cost_percent                  lib_cell   float      a
design_lao_ndr_max_len                       lib_cell   float      a
design_lao_ndr_min_len                       lib_cell   float      a
design_lao_ndr_user_rule_names               lib_cell   string     a
design_library                               design     string     a
design_max_layer_constraints                 lib_cell   integer    a
design_min_layer_constraints                 lib_cell   integer    a
design_power_unit                            design     float      a
design_power_unit                            lib_cell   float      a
design_resistance_unit                       design     float      a
design_resistance_unit                       lib_cell   float      a
design_set_loc_unmapped_reg                  lib_cell   boolean    a
design_spg_is_restored                       lib_cell   boolean    a
design_time_unit                             design     float      a
design_time_unit                             lib_cell   float      a
design_tio_restrictions_reason               design     boolean    a
design_tio_restrictions_reason               lib_cell   boolean    a
design_type                                  design     string     a
design_voltage_unit                          design     float      a
design_voltage_unit                          lib_cell   float      a
design_was_hidden                            design     boolean    a
desired_flip_flop_clock_phase                cell       boolean    a
desired_flip_flop_clock_phase                design     boolean    a
desired_latch_gate_phase                     cell       boolean    a
desired_latch_gate_phase                     design     boolean    a
device_group_narrow                          design     string     a
device_group_narrow                          lib_cell   string     a
device_group_narrow_percentage               design     float      a
device_group_narrow_percentage               lib_cell   float      a
device_group_narrow_type                     design     integer    a
device_group_narrow_type                     lib_cell   integer    a
device_group_wide                            design     string     a
device_group_wide                            lib_cell   string     a
device_group_wide_percentage                 design     float      a
device_group_wide_percentage                 lib_cell   float      a
device_group_wide_type                       design     integer    a
device_group_wide_type                       lib_cell   integer    a
device_groups                                design     byte_array a
device_groups                                library    byte_array a
dft_bypass_segment_struct                    cell       string     a
dft_cell_is_pse_flop                         cell       boolean    a
dft_cell_is_size_only                        cell       boolean    a
dft_clock_and_edge_for_pin                   pin        string     a
dft_clock_gate_of_off_chain_register         cell       boolean    a
dft_codec_name                               pin        string     a
dft_compressor_pipe                          design     boolean    a
dft_compressor_pipe                          lib_cell   boolean    a
dft_done_attr                                design     boolean    a
dft_done_attr                                lib_cell   boolean    a
dft_dont_connect_clock_gate_of_register      cell       boolean    a
dft_drc_configuration_assume_pi_scan         design     boolean    a
dft_drc_configuration_assume_pi_scan         lib_cell   boolean    a
dft_drc_configuration_assume_po_scan         design     boolean    a
dft_drc_configuration_assume_po_scan         lib_cell   boolean    a
dft_drc_configuration_pll_bypass             design     boolean    a
dft_drc_configuration_pll_bypass             lib_cell   boolean    a
dft_exclude_clock_gate                       cell       boolean    a
dft_fast_clock_group                         lib_pin    integer    a
dft_fast_clock_group                         pin        integer    a
dft_fast_clock_group                         port       integer    a
dft_fast_clock_weight                        lib_pin    integer    a
dft_fast_clock_weight                        pin        integer    a
dft_fast_clock_weight                        port       integer    a
dft_identical_cell                           cell       integer    a
dft_insertion_ip_design_naming_style         design     string     a
dft_insertion_ip_design_naming_style         lib_cell   string     a
dft_insertion_ip_rtl_format                  design     string     a
dft_insertion_ip_rtl_format                  lib_cell   string     a
dft_insertion_ip_rtl_output_directory        design     string     a
dft_insertion_ip_rtl_output_directory        lib_cell   string     a
dft_insertion_write_ip_rtl                   design     string     a
dft_insertion_write_ip_rtl                   lib_cell   string     a
dft_location_rec_mux                         cell       string     a
dft_location_rec_mux                         lib_pin    string     a
dft_location_rec_mux                         pin        string     a
dft_location_rec_mux                         port       string     a
dft_location_so_rec_mux                      cell       string     a
dft_location_so_rec_mux                      lib_pin    string     a
dft_location_so_rec_mux                      pin        string     a
dft_location_so_rec_mux                      port       string     a
dft_logic_bist                               design     boolean    a
dft_logic_bist                               lib_cell   boolean    a
dft_logic_bist_burn_in                       design     boolean    a
dft_logic_bist_burn_in                       lib_cell   boolean    a
dft_logic_bist_ramp_down                     design     boolean    a
dft_logic_bist_ramp_down                     lib_cell   boolean    a
dft_logic_bist_ramp_up                       design     boolean    a
dft_logic_bist_ramp_up                       lib_cell   boolean    a
dft_logicbist_clk_enable                     pin        string     a
dft_logicbist_cntrl                          pin        string     a
dft_logicbist_occ                            design     integer    a
dft_logicbist_occ                            lib_cell   integer    a
dft_logicbist_rst_enable                     pin        string     a
dft_new_tp_infra_en                          design     boolean    a
dft_new_tp_infra_en                          lib_cell   boolean    a
dft_non_heterogeneous_port                   cell       boolean    a
dft_non_heterogeneous_port                   lib_pin    boolean    a
dft_non_heterogeneous_port                   pin        boolean    a
dft_non_heterogeneous_port                   port       boolean    a
dft_only_recognized_clock_gate               cell       boolean    a
dft_only_recognized_clock_gate_test_pin      pin        string     a
dft_opt_found_first                          cell       boolean    a
dft_opt_found_first                          lib_pin    boolean    a
dft_opt_found_first                          pin        boolean    a
dft_opt_found_first                          port       boolean    a
dft_opt_found_last                           cell       boolean    a
dft_opt_found_last                           lib_pin    boolean    a
dft_opt_found_last                           pin        boolean    a
dft_opt_found_last                           port       boolean    a
dft_opt_input_first                          cell       boolean    a
dft_opt_input_first                          lib_pin    boolean    a
dft_opt_input_first                          pin        boolean    a
dft_opt_input_first                          port       boolean    a
dft_opt_input_last                           cell       boolean    a
dft_opt_input_last                           lib_pin    boolean    a
dft_opt_input_last                           pin        boolean    a
dft_opt_input_last                           port       boolean    a
dft_opt_output_first                         cell       boolean    a
dft_opt_output_first                         lib_pin    boolean    a
dft_opt_output_first                         pin        boolean    a
dft_opt_output_first                         port       boolean    a
dft_opt_output_last                          cell       boolean    a
dft_opt_output_last                          lib_pin    boolean    a
dft_opt_output_last                          pin        boolean    a
dft_opt_output_last                          port       boolean    a
dft_preconnected_se                          lib_pin    boolean    a
dft_reset_group                              lib_pin    integer    a
dft_reset_group                              pin        integer    a
dft_reset_group                              port       integer    a
dft_reset_weight                             lib_pin    integer    a
dft_reset_weight                             pin        integer    a
dft_reset_weight                             port       integer    a
dft_scan_compression                         design     boolean    a
dft_scan_compression                         lib_cell   boolean    a
dft_scan_through_pin                         pin        string     a
dft_shared_head_pipe_depth                   design     integer    a
dft_shared_head_pipe_depth                   lib_cell   integer    a
dft_shared_tail_pipe_depth                   design     integer    a
dft_shared_tail_pipe_depth                   lib_cell   integer    a
dft_signal_type                              port       string     a
dft_socfabric_config                         design     string     a
dft_socfabric_config                         lib_cell   string     a
dft_special_lockup_type                      cell       integer    a
dft_special_lockup_type                      lib_pin    integer    a
dft_special_lockup_type                      port       integer    a
dft_tmdc_cell_order                          cell       integer    a
dft_xtol_pipe                                design     integer    a
dft_xtol_pipe                                lib_cell   integer    a
dft_xtol_pipe_clk                            design     string     a
dft_xtol_pipe_clk                            lib_cell   string     a
die_area_llx                                 design     integer    a
die_area_llx                                 lib_cell   integer    a
die_area_lly                                 design     integer    a
die_area_lly                                 lib_cell   integer    a
die_area_urx                                 design     integer    a
die_area_urx                                 lib_cell   integer    a
die_area_ury                                 design     integer    a
die_area_ury                                 lib_cell   integer    a
die_outline                                  design     byte_array a
differential_cell                            design     boolean    a
dimensions                                   bound      string     a
direct_power_rail_tie                        lib_pin    boolean    a
direct_power_rail_tie                        port       boolean    a
direction                                    physport   integer    a
disable_clock_gating                         cell       boolean    a
disable_clock_gating                         pin        boolean    a
disable_hbo                                  port       boolean    a
disable_incremental_implementation_selection design     boolean    a
disable_latch_transparency                   clock      boolean    a
disable_latch_transparency                   pin        boolean    a
disable_latch_transparency                   port       boolean    a
disable_timing                               cell       boolean    a
disable_timing                               lib_pin    boolean    a
disable_timing                               pin        boolean    a
disable_timing                               port       boolean    a
disabled                                     port       boolean    a
display_contents                             cell       string     a
dist_conversion_factor                       library    integer    a
distance_unit                                library    integer    a
distributed_capacitance_base                 net        float      a
distributed_capacitance_delta                net        float      a
distributed_capacitances                     design     boolean    a
divide_spec_mode                             clock      boolean    a
dont_cache                                   design     boolean    a
dont_duplicate_csa                           cell       boolean    a
dont_extract_dp_across_register              cell       boolean    a
dont_promote_layer                           design     boolean    a
dont_promote_layer                           lib_cell   boolean    a
dont_retime                                  cell       boolean    a
dont_retime                                  design     boolean    a
dont_retime                                  lib_cell   boolean    a
dont_show                                    lib_cell   boolean    a
dont_split_arithmetic                        cell       boolean    a
dont_time_through                            design     boolean    a
dont_touch                                   cell       boolean    a
dont_touch                                   design     boolean    a
dont_touch                                   lib_cell   boolean    a
dont_touch                                   net        boolean    a
dont_touch_network                           clock      boolean    a
dont_touch_network                           lib_pin    boolean    a
dont_touch_network                           pin        boolean    a
dont_touch_network                           port       boolean    a
dont_touch_network_no_propagate              clock      boolean    a
dont_touch_network_no_propagate              lib_pin    boolean    a
dont_touch_network_no_propagate              pin        boolean    a
dont_touch_network_no_propagate              port       boolean    a
dont_touch_ref_design                        cell       boolean    a
dont_transform_csa                           cell       boolean    a
dont_uniquify                                cell       boolean    a
dont_uniquify                                design     boolean    a
dont_use                                     cell       boolean    a
dont_use                                     design     boolean    a
dont_use                                     lib_cell   boolean    a
dont_use_for_shift_registers                 cell       boolean    a
dont_use_routing_rules                       design     string     a
dont_use_routing_rules                       lib_cell   string     a
dp_abo_bnd_opt                               cell       boolean    a
dp_abo_bnd_opt                               design     boolean    a
dp_abo_bnd_opt                               lib_cell   boolean    a
dp_cell_is_port_protection_diode             cell       boolean    a
dp_extract_across_registers                  cell       boolean    a
dp_op                                        cell       string     a
dp_op                                        design     string     a
dp_op                                        lib_cell   string     a
dps_dummy_cell                               cell       boolean    a
dps_ilm_logic_zero_neglect                   pin        boolean    a
dpx_cell_boundary_cell                       cell       boolean    a,r
dpx_cell_boundary_cell                       lib_pin    boolean    a
dpx_cell_boundary_cell                       port       boolean    a,r
dpx_cell_dont_touch                          cell       boolean    a,r
dpx_cell_dont_touch                          lib_pin    boolean    a
dpx_cell_dont_touch                          port       boolean    a,r
dpx_cell_size_only                           cell       boolean    a,r
dpx_cell_size_only                           lib_pin    boolean    a
dpx_cell_size_only                           port       boolean    a,r
dpx_cell_tm_size_only                        cell       boolean    a,r
dpx_cell_tm_size_only                        lib_pin    boolean    a
dpx_cell_tm_size_only                        port       boolean    a,r
dpx_net_dont_touch                           net        boolean    a,r
drive                                        port       float      a
drive_current                                port       float      a
drive_type                                   design     string     a
driven_by_dont_care                          lib_pin    boolean    a
driven_by_dont_care                          port       boolean    a
driven_by_logic_one                          lib_pin    boolean    a
driven_by_logic_one                          port       boolean    a
driven_by_logic_zero                         lib_pin    boolean    a
driven_by_logic_zero                         port       boolean    a
driven_by_original_register                  cell       boolean    a,r
driven_by_original_register                  lib_pin    boolean    a
driven_by_original_register                  port       boolean    a,r
driver_fall_transition_max                   pin        float      a
driver_fall_transition_max                   port       float      a
driver_fall_transition_min                   pin        float      a
driver_fall_transition_min                   port       float      a
driver_rise_transition_max                   pin        float      a
driver_rise_transition_max                   port       float      a
driver_rise_transition_min                   pin        float      a
driver_rise_transition_min                   port       float      a
driver_to_receiver                           design     boolean    a
driver_to_receiver                           lib_cell   boolean    a
driver_type                                  pin        integer    a
driver_type                                  port       integer    a
driver_waveform                              design     string     a
driver_waveform_fall                         design     string     a
driver_waveform_rise                         design     string     a
driving_cell_dont_scale                      lib_pin    boolean    a
driving_cell_dont_scale                      port       boolean    a
driving_cell_dont_scale_max                  port       boolean    a
driving_cell_dont_scale_min                  port       boolean    a
driving_cell_fall                            lib_pin    string     a
driving_cell_fall                            port       string     a
driving_cell_fall_max                        port       string     a
driving_cell_fall_min                        port       string     a
driving_cell_from_pin_fall                   lib_pin    string     a
driving_cell_from_pin_fall                   port       string     a
driving_cell_from_pin_fall_max               port       string     a
driving_cell_from_pin_fall_min               port       string     a
driving_cell_from_pin_rise                   lib_pin    string     a
driving_cell_from_pin_rise                   port       string     a
driving_cell_from_pin_rise_max               port       string     a
driving_cell_from_pin_rise_min               port       string     a
driving_cell_library_fall                    lib_pin    string     a
driving_cell_library_fall                    port       string     a
driving_cell_library_fall_max                port       string     a
driving_cell_library_fall_min                port       string     a
driving_cell_library_rise                    lib_pin    string     a
driving_cell_library_rise                    port       string     a
driving_cell_library_rise_max                port       string     a
driving_cell_library_rise_min                port       string     a
driving_cell_max_fall_itrans_fall            lib_pin    float      a
driving_cell_max_fall_itrans_fall            port       float      a
driving_cell_max_fall_itrans_rise            lib_pin    float      a
driving_cell_max_fall_itrans_rise            port       float      a
driving_cell_max_rise_itrans_fall            lib_pin    float      a
driving_cell_max_rise_itrans_fall            port       float      a
driving_cell_max_rise_itrans_rise            lib_pin    float      a
driving_cell_max_rise_itrans_rise            port       float      a
driving_cell_min_fall                        port       string     a
driving_cell_min_fall_itrans_fall            port       float      a
driving_cell_min_fall_itrans_rise            port       float      a
driving_cell_min_from_pin_fall               port       string     a
driving_cell_min_from_pin_rise               port       string     a
driving_cell_min_library_fall                port       string     a
driving_cell_min_library_rise                port       string     a
driving_cell_min_pin_fall                    port       string     a
driving_cell_min_pin_rise                    port       string     a
driving_cell_min_rise                        port       string     a
driving_cell_min_rise_itrans_fall            port       float      a
driving_cell_min_rise_itrans_rise            port       float      a
driving_cell_multiplier                      lib_pin    float      a
driving_cell_multiplier                      port       float      a
driving_cell_multiplier_max                  port       float      a
driving_cell_multiplier_min                  port       float      a
driving_cell_no_drc                          lib_pin    boolean    a
driving_cell_no_drc                          port       boolean    a
driving_cell_no_drc_max                      port       boolean    a
driving_cell_no_drc_min                      port       boolean    a
driving_cell_pin_fall                        lib_pin    string     a
driving_cell_pin_fall                        port       string     a
driving_cell_pin_fall_max                    port       string     a
driving_cell_pin_fall_min                    port       string     a
driving_cell_pin_rise                        lib_pin    string     a
driving_cell_pin_rise                        port       string     a
driving_cell_pin_rise_max                    port       string     a
driving_cell_pin_rise_min                    port       string     a
driving_cell_rise                            lib_pin    string     a
driving_cell_rise                            port       string     a
driving_cell_rise_max                        port       string     a
driving_cell_rise_min                        port       string     a
dtn_spread                                   lib_pin    boolean    a
dual_site_tech_type                          library    string     a
dual_site_technology                         library    boolean    a
duplicate_csa                                cell       boolean    a
duty_cycle                                   clock      float      a
dw_child_elab_name                           design     string     a
dw_child_elab_name                           lib_cell   string     a
dw_dg                                        cell       integer    a
dw_dg                                        design     integer    a
dw_dg                                        lib_cell   integer    a
dw_elab_name                                 design     string     a
dw_elab_name                                 lib_cell   string     a
dw_map_only                                  cell       boolean    a
dw_map_only                                  design     boolean    a
dw_map_only                                  lib_cell   boolean    a
dw_oi_ctrl                                   cell       boolean    a
dw_oi_ctrl                                   lib_pin    boolean    a
dw_oi_ctrl                                   net        boolean    a
dw_oi_ctrl                                   pin        boolean    a
dw_oi_ctrl                                   port       boolean    a
dw_size_only                                 cell       boolean    a
dw_size_only                                 design     boolean    a
dw_size_only                                 lib_cell   boolean    a
dw_synlib_version                            design     string     a
dw_synlib_version                            lib_cell   string     a
dwgen_int_round                              cell       integer    a
dwgen_int_round                              design     integer    a
dwgen_int_round                              lib_cell   integer    a
dwgen_int_round_error                        design     string     a
dwgen_int_round_error                        lib_cell   string     a
dwgen_int_round_string                       design     string     a
dwgen_int_round_string                       lib_cell   string     a
dwgen_round                                  cell       integer    a
dwgen_round                                  design     integer    a
dwgen_round                                  lib_cell   integer    a
dwgen_smartgen_options                       cell       string     a
dwgen_smartgen_options                       design     string     a
dwgen_smartgen_options                       lib_cell   string     a
dwgen_xref_string                            design     string     a
dwgen_xref_string                            lib_cell   string     a
dynamic_blackbox                             design     boolean    a
dynamic_placer_max_cell_density_threshold    design     integer    a
dynamic_placer_max_cell_density_threshold    lib_cell   integer    a
dynamic_power_opto                           design     boolean    a
dynamic_power_opto                           lib_cell   boolean    a
dynamic_source_early_fall_delay              clock      float      a
dynamic_source_early_fall_delay              lib_pin    float      a
dynamic_source_early_fall_delay              pin        float      a
dynamic_source_early_fall_delay              port       float      a
dynamic_source_early_fall_min_delay          clock      float      a
dynamic_source_early_fall_min_delay          lib_pin    float      a
dynamic_source_early_fall_min_delay          pin        float      a
dynamic_source_early_fall_min_delay          port       float      a
dynamic_source_early_rise_delay              clock      float      a
dynamic_source_early_rise_delay              lib_pin    float      a
dynamic_source_early_rise_delay              pin        float      a
dynamic_source_early_rise_delay              port       float      a
dynamic_source_early_rise_min_delay          clock      float      a
dynamic_source_early_rise_min_delay          lib_pin    float      a
dynamic_source_early_rise_min_delay          pin        float      a
dynamic_source_early_rise_min_delay          port       float      a
dynamic_source_late_fall_delay               clock      float      a
dynamic_source_late_fall_delay               lib_pin    float      a
dynamic_source_late_fall_delay               pin        float      a
dynamic_source_late_fall_delay               port       float      a
dynamic_source_late_fall_min_delay           clock      float      a
dynamic_source_late_fall_min_delay           lib_pin    float      a
dynamic_source_late_fall_min_delay           pin        float      a
dynamic_source_late_fall_min_delay           port       float      a
dynamic_source_late_rise_delay               clock      float      a
dynamic_source_late_rise_delay               lib_pin    float      a
dynamic_source_late_rise_delay               pin        float      a
dynamic_source_late_rise_delay               port       float      a
dynamic_source_late_rise_min_delay           clock      float      a
dynamic_source_late_rise_min_delay           lib_pin    float      a
dynamic_source_late_rise_min_delay           pin        float      a
dynamic_source_late_rise_min_delay           port       float      a
ebst_data_array                              library    byte_array a
ebst_data_id                                 port       integer    a
ebst_processed                               design     integer    a
ebst_processed                               library    integer    a
ebst_valid                                   design     boolean    a
eco_black_box                                cell       boolean    a
eco_cand_fc                                  pin        integer    a
eco_cand_fc                                  port       integer    a
eco_change_link                              cell       boolean    a
eco_changed                                  pin        boolean    a
eco_changed                                  port       boolean    a
eco_disallow_tfo_isom                        cell       boolean    a
eco_dont_recycle                             cell       boolean    a
eco_dont_reuse                               cell       boolean    a
eco_dont_tap                                 pin        boolean    a
eco_dont_tap                                 port       boolean    a
eco_dont_target                              pin        boolean    a
eco_dont_target                              port       boolean    a
eco_dw_matched                               cell       integer    a
eco_equiv                                    pin        boolean    a
eco_equiv                                    port       boolean    a
eco_exact_type                               cell       string     a
eco_fc_neg                                   pin        integer    a
eco_fc_pos                                   pin        integer    a
eco_gate_array_lib                           cell       boolean    a
eco_inst_name                                cell       string     a
eco_isom                                     pin        boolean    a
eco_isom                                     port       boolean    a
eco_merge                                    net        string     a
eco_new                                      cell       boolean    a
eco_nn_path                                  cell       string     a
eco_obsolete                                 cell       boolean    a
eco_old                                      cell       boolean    a
eco_old_design                               cell       string     a
eco_old_name                                 cell       string     a
eco_old_path                                 cell       string     a
eco_probe                                    pin        integer    a
eco_recycled                                 cell       boolean    a
eco_reg_name                                 cell       string     a
eco_skip                                     design     boolean    a
eco_spare                                    cell       boolean    a
eco_steer                                    net        string     a
eco_tap                                      net        string     a
eco_tap_order                                pin        integer    a
eco_tap_order                                port       integer    a
eco_target_fc_neg                            pin        integer    a
eco_target_fc_neg                            port       integer    a
eco_target_fc_pos                            pin        integer    a
eco_target_fc_pos                            port       integer    a
eco_target_order                             pin        integer    a
eco_target_order                             port       integer    a
eco_user_dw                                  cell       boolean    a
edge_channel                                 cell       string     a
edge_spec_mode                               clock      boolean    a
edif_name                                    design     string     a
eeq_gate_ref                                 cell       string     a
eeq_gate_ref                                 physcell   string     a
electromigration_drc                         design     float      a
electromigration_drc                         lib_cell   float      a
em_drc_use_switch_activity                   design     boolean    a
em_drc_use_switch_activity                   lib_cell   boolean    a
em_temp_degradation_factor                   library    float      a
enable                                       port       boolean    a
enable_ccap_or_filtering                     design     boolean    a
enable_ccap_or_filtering                     lib_cell   boolean    a
enable_extended_script                       design     boolean    a
enable_geneys_script                         design     string     a
enable_geneys_script                         lib_cell   string     a
enable_preroute_check                        net        boolean    a
enable_report_timing_on_clock_data_nets      lib_cell   boolean    a
encrypted_root                               design     boolean    a
end_extension                                phys_layer integer    a
endpoint_margin_max_fall                     lib_pin    float      a
endpoint_margin_max_fall                     pin        float      a
endpoint_margin_max_fall                     port       float      a
endpoint_margin_max_rise                     lib_pin    float      a
endpoint_margin_max_rise                     pin        float      a
endpoint_margin_max_rise                     port       float      a
endpoint_margin_min_fall                     lib_pin    float      a
endpoint_margin_min_fall                     pin        float      a
endpoint_margin_min_fall                     port       float      a
endpoint_margin_min_rise                     lib_pin    float      a
endpoint_margin_min_rise                     pin        float      a
endpoint_margin_min_rise                     port       float      a
entire_layer_keepout                         wiring_keepout
                                                        boolean    a
enum_identifier                              design     string     a
eq_op                                        port       boolean    a
eqop_propagation                             cell       boolean    a
eqop_propagation                             design     boolean    a
eqop_propagation                             lib_cell   boolean    a
eqop_propagation                             lib_pin    boolean    a
eqop_propagation                             pin        boolean    a
eqop_propagation                             port       boolean    a
equal_opposite_propagation                   cell       boolean    a
equal_opposite_propagation                   design     boolean    a
equal_opposite_propagation                   lib_cell   boolean    a
equal_opposite_propagation                   pin        boolean    a
esax_library_leak_power_unit_scale           library    float      a
evaluation_order                             port       integer    a
exact_map                                    cell       boolean    a
exact_map                                    design     boolean    a
exact_scan_flip_flop_type                    cell       string     a
exact_scan_flip_flop_type                    design     string     a
exact_scan_flip_flop_type                    lib_cell   string     a
exact_sequential_map                         design     boolean    a
extended_name                                library    string     a
extended_series_parallel                     design     boolean    a
extended_series_parallel                     port       boolean    a
external_calculator                          design     string     a
extra_cell_area                              phys_cluster
                                                        float      a
extra_pin_cap                                design     float      a
extra_pin_cap                                lib_cell   float      a
extract_break_segments                       design     boolean    a
extract_break_segments                       lib_cell   boolean    a
extract_ccap_scale_by_layer_min_length_attr  design     string     a
extract_ccap_scale_by_layer_min_length_attr  lib_cell   string     a
extract_max_cap_scale                        design     float      a
extract_max_cap_scale                        lib_cell   float      a
extract_max_ccap_ratio                       design     float      a
extract_max_ccap_ratio                       lib_cell   float      a
extract_max_ccap_scale                       design     float      a
extract_max_ccap_scale                       lib_cell   float      a
extract_max_ccap_scale_by_layer_attr         design     string     a
extract_max_ccap_scale_by_layer_attr         lib_cell   string     a
extract_max_ccap_thres                       design     float      a
extract_max_ccap_thres                       lib_cell   float      a
extract_max_net_ccap_avg_ratio               design     float      a
extract_max_net_ccap_avg_ratio               lib_cell   float      a
extract_max_net_ccap_ratio                   design     float      a
extract_max_net_ccap_ratio                   lib_cell   float      a
extract_max_net_ccap_threshold               design     float      a
extract_max_net_ccap_threshold               lib_cell   float      a
extract_max_process_scale                    design     float      a
extract_max_process_scale                    lib_cell   float      a
extract_max_res_scale                        design     float      a
extract_max_res_scale                        lib_cell   float      a
extract_max_res_scale_by_layer_attr          design     string     a
extract_max_res_scale_by_layer_attr          lib_cell   string     a
extract_max_segment_length                   design     integer    a
extract_max_segment_length                   lib_cell   integer    a
extract_min_cap_scale                        design     float      a
extract_min_cap_scale                        lib_cell   float      a
extract_min_ccap_ratio                       design     float      a
extract_min_ccap_ratio                       lib_cell   float      a
extract_min_ccap_scale                       design     float      a
extract_min_ccap_scale                       lib_cell   float      a
extract_min_ccap_scale_by_layer_attr         design     string     a
extract_min_ccap_scale_by_layer_attr         lib_cell   string     a
extract_min_ccap_thres                       design     float      a
extract_min_ccap_thres                       lib_cell   float      a
extract_min_net_ccap_avg_ratio               design     float      a
extract_min_net_ccap_avg_ratio               lib_cell   float      a
extract_min_net_ccap_ratio                   design     float      a
extract_min_net_ccap_ratio                   lib_cell   float      a
extract_min_net_ccap_threshold               design     float      a
extract_min_net_ccap_threshold               lib_cell   float      a
extract_min_process_scale                    design     float      a
extract_min_process_scale                    lib_cell   float      a
extract_min_res_scale                        design     float      a
extract_min_res_scale                        lib_cell   float      a
extract_min_res_scale_by_layer_attr          design     string     a
extract_min_res_scale_by_layer_attr          lib_cell   string     a
extract_no_obstruction                       design     boolean    a
extract_no_obstruction                       lib_cell   boolean    a
extract_via_scale_file                       design     string     a
extract_via_scale_file                       lib_cell   string     a
factor                                       clock      integer    a
failsafe_fsm_group                           lib_pin    string     a
failsafe_fsm_rule                            lib_pin    string     a
failure_rate                                 design     float      a
fake_loc                                     lib_pin    boolean    a
fake_loc                                     port       boolean    a
fall_arrival                                 port       float      a
fall_capacitance                             port       float      a
fall_capacitance_lower                       port       float      a
fall_capacitance_upper                       port       float      a
fall_cell_delay_no_transition                pin        boolean    a
fall_current_slope_after_threshold           port       float      a
fall_current_slope_before_threshold          port       float      a
fall_delay                                   clock      float      a
fall_delay                                   lib_pin    float      a
fall_delay                                   pin        float      a
fall_delay                                   port       float      a
fall_drive                                   lib_pin    float      a
fall_drive                                   port       float      a
fall_min_delay                               clock      float      a
fall_min_delay                               lib_pin    float      a
fall_min_delay                               pin        float      a
fall_min_delay                               port       float      a
fall_net_delay_with_transition               net        boolean    a
fall_required                                port       float      a
fall_threshold_factor                        port       float      a
fall_time_after_threshold                    port       float      a
fall_time_before_threshold                   port       float      a
fall_wire_drive                              port       float      a
fanout_load                                  lib_pin    float      a
fanout_load                                  port       float      a
fanout_number                                lib_pin    integer    a
fanout_number                                port       integer    a
fault_priority                               cell       string     a
fcall_boundary                               net        string     a
feasibility_compare_mode                     design     integer    a
feasibility_compare_mode                     lib_cell   integer    a
feasibility_design_slack_threshold           design     float      a
feasibility_design_slack_threshold           lib_cell   float      a
feasibility_enable                           design     boolean    a
feasibility_enable                           lib_cell   boolean    a
feasibility_enable_check_point               design     boolean    a
feasibility_enable_check_point               lib_cell   boolean    a
feasibility_fanout_limit                     design     integer    a
feasibility_fanout_limit                     lib_cell   integer    a
feasibility_group_io                         design     boolean    a
feasibility_group_io                         lib_cell   boolean    a
feasibility_io_margin                        design     integer    a
feasibility_io_margin                        lib_cell   integer    a
feasibility_path_groups_slack_threshold      design     string     a
feasibility_path_groups_slack_threshold      lib_cell   string     a
feasibility_reporting                        design     boolean    a
feasibility_reporting                        lib_cell   boolean    a
feasibility_zp_margin                        design     integer    a
feasibility_zp_margin                        lib_cell   integer    a
feasibility_zp_violations                    design     boolean    a
feasibility_zp_violations                    lib_cell   boolean    a
feasibility_zwl_margin                       design     integer    a
feasibility_zwl_margin                       lib_cell   integer    a
feasibility_zwl_violations                   design     boolean    a
feasibility_zwl_violations                   lib_cell   boolean    a
ff_edge_sense                                cell       integer    a
ffgen_bank_order                             cell       integer    a
find_all_ms                                  design     boolean    a
fix_hold                                     clock      boolean    a
fix_min_paths                                cell       boolean    a
fix_min_paths                                design     boolean    a
fix_multiple_port_nets                       cell       string     a
fix_multiple_port_nets                       design     string     a
fix_multiple_port_nets                       lib_cell   string     a
fixed_core                                   lib_cell   boolean    a
fixed_die                                    design     boolean    a
fixed_die                                    lib_cell   boolean    a
flatten                                      cell       boolean    a
flatten                                      design     boolean    a
flatten                                      lib_cell   boolean    a
flatten_effort                               cell       integer    a
flatten_effort                               design     integer    a
flatten_effort                               lib_cell   integer    a
flatten_minimize                             cell       integer    a
flatten_minimize                             design     integer    a
flatten_minimize                             lib_cell   integer    a
flatten_phase                                cell       boolean    a
flatten_phase                                design     boolean    a
flatten_phase                                lib_cell   boolean    a
flip_first_row_orientation                   design     integer    a
flip_first_row_orientation                   lib_cell   integer    a
flip_flop_type_exact                         cell       string     a
flip_flop_type_user_string                   cell       string     a,r
flop_is_driving_clock_gate_enable            cell       boolean    a
fmt_stdb_is_stdb                             lib_cell   boolean    a
force                                        port       boolean    a
force_carry_save_format                      cell       boolean    a
force_inverter_removal                       library    boolean    a
force_level_shifters                         net        boolean    a
force_relink                                 design     boolean    a
forced_cg_enable                             cell       boolean    a
forced_size_only                             cell       boolean    a
fpga_allow_duplicate_degenerated_gates       library    boolean    a
fpga_bridge_inputs                           design     integer    a
fpga_cell_closed                             cell       boolean    a
fpga_cell_closed                             design     boolean    a
fpga_complex_degenerate                      design     boolean    a
fpga_degenerate_output                       port       boolean    a
fpga_degenerate_print_function               cell       string     a
fpga_disable_iob_register                    port       boolean    a
fpga_generated_clock                         clock      boolean    a
fpga_global_buffer                           pin        string     a
fpga_global_buffer_clk_mfo                   design     integer    a
fpga_global_buffer_nonclk_mfo                design     integer    a
fpga_lut_insert_before_sequential            design     boolean    a
fpga_lut_output                              design     boolean    a
fpga_max_degen_input_size                    design     integer    a
fpga_min_degen_input_size                    design     integer    a
fpga_parameters                              cell       string     a
fpga_pins_locked                             cell       boolean    a
fpga_pins_locked                             design     boolean    a
fpga_prefer_undegenerated_gates              library    boolean    a
fpga_resource_limits                         design     string     a
fpga_retime                                  design     boolean    a
fpga_tech                                    library    string     a
fpga_xilinx_blkname                          cell       string     a
fpga_xilinx_init_state                       cell       string     a
fpga_xilinx_location                         cell       string     a
full_name                                    cell       string     a
full_name                                    clock      string     a
full_name                                    design     string     a
full_name                                    net        string     a
full_name                                    pin        string     a
full_name                                    port       string     a
full_name                                    power_domain
                                                        string     a
func_data_class                              cell       string     a
func_data_class                              design     string     a
func_data_class                              lib_cell   string     a
func_id                                      cell       string     a
func_module                                  cell       string     a
func_module                                  design     string     a
func_module                                  lib_cell   string     a
func_netlist                                 design     boolean    a
func_operator                                cell       string     a
func_operator                                design     string     a
func_operator                                lib_cell   string     a
func_original_profile                        design     string     a
func_permutable_inputs                       cell       string     a
func_permutable_inputs                       design     string     a
func_permutable_inputs                       lib_cell   string     a
func_use_netlist                             cell       string     a
func_use_netlist                             design     string     a
function                                     cell       string     a
function                                     port       string     a
functional_shift_register_type               pin        integer    a
gate_name                                    physcell   string     a
gated_clock_control_high                     cell       boolean    a
gated_clock_control_high                     clock      boolean    a
gated_clock_control_high                     design     boolean    a
gated_clock_control_high                     lib_cell   boolean    a
gated_clock_control_high                     pin        boolean    a
gated_clock_control_low                      cell       boolean    a
gated_clock_control_low                      clock      boolean    a
gated_clock_control_low                      design     boolean    a
gated_clock_control_low                      lib_cell   boolean    a
gated_clock_control_low                      pin        boolean    a
gated_clock_equiv                            lib_pin    string     a
gated_clock_equiv                            pin        string     a
gated_clock_equiv                            port       string     a
gated_clock_hold                             cell       float      a
gated_clock_hold                             clock      float      a
gated_clock_hold                             design     float      a
gated_clock_hold                             lib_cell   float      a
gated_clock_hold                             pin        float      a
gated_clock_setup                            cell       float      a
gated_clock_setup                            clock      float      a
gated_clock_setup                            design     float      a
gated_clock_setup                            lib_cell   float      a
gated_clock_setup                            pin        float      a
gated_fall_clock_hold                        cell       float      a
gated_fall_clock_hold                        clock      float      a
gated_fall_clock_hold                        design     float      a
gated_fall_clock_hold                        lib_cell   float      a
gated_fall_clock_hold                        pin        float      a
gated_fall_clock_setup                       cell       float      a
gated_fall_clock_setup                       clock      float      a
gated_fall_clock_setup                       design     float      a
gated_fall_clock_setup                       lib_cell   float      a
gated_fall_clock_setup                       pin        float      a
gated_rise_clock_hold                        cell       float      a
gated_rise_clock_hold                        clock      float      a
gated_rise_clock_hold                        design     float      a
gated_rise_clock_hold                        lib_cell   float      a
gated_rise_clock_hold                        pin        float      a
gated_rise_clock_setup                       cell       float      a
gated_rise_clock_setup                       clock      float      a
gated_rise_clock_setup                       design     float      a
gated_rise_clock_setup                       lib_cell   float      a
gated_rise_clock_setup                       pin        float      a
gen_common_subexprs                          port       string     a
gen_exact_comparison                         cell       boolean    a
gen_expression                               port       string     a
gen_is_bin_carrysave                         port       boolean    a
gen_is_carrysave                             port       boolean    a
gen_is_signed                                port       boolean    a
gen_is_truncated                             port       boolean    a
gen_require_cpa                              port       boolean    a
gen_trunc_dont_split                         cell       boolean    a
generated_clocks                             clock      string     a
geneys_script_path                           design     string     a
geneys_script_path                           lib_cell   string     a
gensh_complex                                cell       boolean    a
gensh_complex                                design     boolean    a
gensh_complex                                lib_cell   boolean    a
gensh_csa                                    cell       boolean    a
gensh_csa                                    design     boolean    a
gensh_csa                                    lib_cell   boolean    a
gensh_expression                             design     string     a
geometry_print                               design     string     a
glo_default                                  design     integer    a
global_strcture_off                          design     boolean    a
golden_upf_id                                lib_pin    integer    a
golden_upf_id                                power_domain
                                                        integer    a
golden_upf_id                                power_switch
                                                        integer    a
golden_upf_id                                supply_net integer    a
golden_upf_id                                supply_port
                                                        integer    a
golden_upf_loading                           lib_cell   string     a
golden_upf_name_map                          lib_cell   string     a
golden_upf_name_map_file                     lib_cell   string     a
golden_upf_unique_id                         lib_cell   integer    a
gr_id                                        design     integer    a
gr_maze_ignore_xgrid                         design     integer    a
gr_maze_ignore_xgrid                         lib_cell   integer    a
gr_maze_ignore_ygrid                         design     integer    a
gr_maze_ignore_ygrid                         lib_cell   integer    a
gr_maze_total_xgrid                          design     integer    a
gr_maze_total_xgrid                          lib_cell   integer    a
gr_maze_total_ygrid                          design     integer    a
gr_maze_total_ygrid                          lib_cell   integer    a
ground_input_voltage_range_high              design     float      a
ground_input_voltage_range_low               design     float      a
ground_output_voltage_range_high             design     float      a
ground_output_voltage_range_low              design     float      a
group_bound_height                           cell       float      a
group_bound_height                           port       float      a
group_bound_width                            cell       float      a
group_bound_width                            port       float      a
group_channel                                bound      string     a
group_eco_region                             cell       boolean    a
group_eco_region                             design     boolean    a
group_eco_region                             lib_cell   boolean    a
group_height                                 bound      float      a
group_id                                     bound      integer    a
group_max_half_perim                         bound      integer    a
group_maxx                                   bound      integer    a
group_maxy                                   bound      integer    a
group_name                                   cell       string     a
group_name                                   design     string     a
group_name                                   lib_cell   string     a
group_space                                  bound      string     a
group_type                                   bound      integer    a
group_width                                  bound      float      a
groute_pool                                  design     byte_array a
groute_pool_filename                         design     string     a
guard_band_x                                 region     float      a
guard_band_y                                 region     float      a
hard_keepout_stretch                         cell       byte_array a
hard_keepout_stretch                         design     byte_array a
hard_keepout_stretch                         physcell   byte_array a
has_async_priority_logic_added               cell       boolean    a
has_been_ungrouped                           design     boolean    a
has_builtin_pad                              port       boolean    a
has_created_ufc                              library    boolean    a
has_cts_ba                                   net        boolean    a
has_cts_ba                                   physnet    boolean    a
has_electromigration                         design     boolean    a
has_fault_data                               design     boolean    a
has_hyperbolic_noise_above_high              design     boolean    a
has_hyperbolic_noise_below_low               design     boolean    a
has_hyperbolic_noise_high                    design     boolean    a
has_hyperbolic_noise_low                     design     boolean    a
has_internal_clocks                          port       integer    a
has_maxcap                                   design     boolean    a
has_pass_gate                                port       boolean    a
has_pin_internal_power                       design     boolean    a
has_port_attribute                           lib_pin    boolean    a
has_related_supply                           lib_pin    boolean    a
has_tristate_outputs                         design     boolean    a
has_x_outputs                                design     boolean    a
hbo_keep_out_bound_interface                 cell       boolean    a
hbo_keep_out_bound_interface                 design     boolean    a
hbo_keep_out_bound_interface                 lib_cell   boolean    a
hcm_cell_activity_factor                     cell       float      a,r
hcm_cell_activity_factor                     clock      float      a,r
hcm_clock_delay_threshold                    clock      float      a,r
hcm_max_first_level_rc_delay_cstr            clock      float      a,r
hcm_max_level_rc_delay_cstr                  cell       string     a,r
hcm_max_level_rc_delay_cstr                  clock      string     a,r
hcm_max_level_rc_delay_cstr                  lib_pin    string     a
hcm_max_level_rc_delay_cstr                  net        string     a,r
hcm_max_level_rc_delay_cstr                  pin        string     a,r
hcm_max_level_rc_delay_cstr                  port       string     a,r
hcm_max_level_wire_cap_cstr                  clock      string     a,r
hcm_max_rc_delay_cstr                        cell       float      a,r
hcm_max_rc_delay_cstr                        clock      float      a,r
hcm_max_rc_delay_cstr                        lib_pin    float      a
hcm_max_rc_delay_cstr                        net        float      a,r
hcm_max_rc_delay_cstr                        pin        float      a,r
hcm_max_rc_delay_cstr                        port       float      a,r
hcm_max_total_level_rc_delay_cstr            cell       string     a,r
hcm_max_total_level_rc_delay_cstr            clock      string     a,r
hcm_max_total_level_rc_delay_cstr            lib_pin    string     a
hcm_max_total_level_rc_delay_cstr            net        string     a,r
hcm_max_total_level_rc_delay_cstr            pin        string     a,r
hcm_max_total_level_rc_delay_cstr            port       string     a,r
hcm_max_total_rc_delay_cstr                  cell       float      a,r
hcm_max_total_rc_delay_cstr                  clock      float      a,r
hcm_max_total_rc_delay_cstr                  lib_pin    float      a
hcm_max_total_rc_delay_cstr                  net        float      a,r
hcm_max_total_rc_delay_cstr                  pin        float      a,r
hcm_max_total_rc_delay_cstr                  port       float      a,r
hcm_max_transition_fall_clk_cstr             pin        string     a,r
hcm_max_transition_fall_cstr                 pin        float      a,r
hcm_max_transition_rise_clk_cstr             pin        string     a,r
hcm_max_transition_rise_cstr                 pin        float      a,r
hdl_canonical_default_params                 cell       string     a
hdl_canonical_default_params                 design     string     a
hdl_canonical_default_params                 lib_cell   string     a
hdl_canonical_params                         cell       string     a
hdl_canonical_params                         design     string     a
hdl_canonical_params                         lib_cell   string     a
hdl_canonical_params_etc_attr                design     string     a
hdl_canonical_params_etc_attr                lib_cell   string     a
hdl_config_name                              cell       string     a
hdl_config_name                              design     string     a
hdl_config_name                              lib_cell   string     a
hdl_default_architecture                     cell       string     a
hdl_default_parameters                       cell       string     a
hdl_default_parameters                       design     string     a
hdl_default_parameters                       lib_cell   string     a
hdl_design_name                              design     string     a
hdl_instance_name                            cell       string     a
hdl_instance_name                            lib_pin    string     a
hdl_instance_name                            pin        string     a
hdl_instance_name                            port       string     a
hdl_library                                  cell       string     a
hdl_library                                  design     string     a
hdl_library                                  lib_cell   string     a
hdl_ori_long_name                            cell       string     a
hdl_parameter_types                          cell       string     a
hdl_parameter_types                          design     string     a
hdl_parameter_types                          lib_cell   string     a
hdl_parameters                               cell       string     a
hdl_parameters                               design     string     a
hdl_parameters                               lib_cell   string     a
hdl_port_types                               cell       string     a
hdl_port_types                               design     string     a
hdl_port_types                               lib_cell   string     a
hdl_port_width_mismatches                    cell       string     a
hdl_reference                                cell       boolean    a
hdl_reference                                design     boolean    a
hdl_reference                                lib_cell   boolean    a
hdl_rtlsrc_design_info                       design     string     a
hdl_rtlsrc_design_info                       lib_cell   string     a
hdl_struct_port                              lib_pin    boolean    a
hdl_sv_interfaces                            cell       string     a
hdl_sv_interfaces                            design     string     a
hdl_sv_interfaces                            lib_cell   string     a
hdl_sv_interfaces_feedthroughs               design     string     a
hdl_sv_interfaces_feedthroughs               lib_cell   string     a
hdl_template                                 cell       string     a
hdl_template                                 design     string     a
hdl_template                                 lib_cell   string     a
hdl_template_was_renamed                     cell       boolean    a
hdl_useful_select_op                         cell       boolean    a
height                                       cell       float      a
height                                       physcell   float      a
height_coefficient                           library    float      a
hidden_reference                             cell       boolean    a
hier_cell                                    bound      string     a
hierarchical_mux_type                        cell       integer    a
high_fanout_nets                             design     boolean    a
high_fanout_nets                             lib_cell   boolean    a
hlpo_latch                                   cell       boolean    a
hold_clock_fall_data_fall_max                pin        float      a
hold_clock_fall_data_fall_min                pin        float      a
hold_clock_fall_data_rise_max                pin        float      a
hold_clock_fall_data_rise_min                pin        float      a
hold_clock_rise_data_fall_max                pin        float      a
hold_clock_rise_data_fall_min                pin        float      a
hold_clock_rise_data_rise_max                pin        float      a
hold_clock_rise_data_rise_min                pin        float      a
hold_fall_false                              cell       boolean    a
hold_fall_false                              clock      boolean    a
hold_fall_false                              lib_pin    boolean    a
hold_fall_false                              pin        boolean    a
hold_fall_false                              port       boolean    a
hold_fall_multiplier                         cell       integer    a
hold_fall_multiplier                         clock      integer    a
hold_fall_multiplier                         lib_pin    integer    a
hold_fall_multiplier                         pin        integer    a
hold_fall_start                              cell       boolean    a
hold_fall_start                              clock      boolean    a
hold_fall_start                              lib_pin    boolean    a
hold_fall_start                              pin        boolean    a
hold_preferred                               lib_cell   boolean    a
hold_rise_false                              cell       boolean    a
hold_rise_false                              clock      boolean    a
hold_rise_false                              lib_pin    boolean    a
hold_rise_false                              pin        boolean    a
hold_rise_multiplier                         cell       integer    a
hold_rise_multiplier                         clock      integer    a
hold_rise_multiplier                         lib_pin    integer    a
hold_rise_multiplier                         pin        integer    a
hold_rise_start                              cell       boolean    a
hold_rise_start                              clock      boolean    a
hold_rise_start                              lib_pin    boolean    a
hold_rise_start                              pin        boolean    a
hold_uncertainty                             clock      float      a
hold_uncertainty                             pin        float      a
hold_uncertainty                             port       float      a
hookup_power_gating_ports_default_naming_style
                                             design     string     a
hookup_power_gating_ports_default_naming_style
                                             lib_cell   string     a
hookup_power_gating_ports_naming_style       design     string     a
hookup_power_gating_ports_naming_style       lib_cell   string     a
hpower_clock_gating_latch                    cell       boolean    a
hpower_inv_cg_cell                           cell       boolean    a
hvt_cluster_is_good                          design     boolean    a
hvt_cluster_is_good                          lib_cell   boolean    a
hvt_cluster_is_relaxed                       design     boolean    a
hvt_cluster_is_relaxed                       lib_cell   boolean    a
hysteresis                                   port       boolean    a
icc2link_auto_floorplan                      lib_cell   boolean    a
icc2link_auto_floorplan_compile              lib_cell   boolean    a
icc2link_global_route                        lib_cell   boolean    a
icc2link_ndm_mode                            lib_cell   boolean    a
icc2link_placer                              lib_cell   boolean    a
icc2link_placer_compile                      design     boolean    a
icc2link_placer_compile                      lib_cell   boolean    a
icc_hier_abstract_mask                       design     integer    a
icc_hier_abstract_mask                       lib_cell   integer    a
ice_canonical_nand2_delay                    design     float      a
ice_canonical_nand2_delay                    lib_cell   float      a
ice_canonical_xor2_delay                     design     float      a
ice_canonical_xor2_delay                     lib_cell   float      a
icg_set_margin                               lib_cell   boolean    a
ideal_dc_placement                           lib_pin    boolean    a
ideal_dc_placement                           pin        boolean    a
ideal_dc_placement                           port       boolean    a
ideal_latency_max_fall                       lib_pin    float      a
ideal_latency_max_fall                       pin        float      a
ideal_latency_max_fall                       port       float      a
ideal_latency_max_rise                       lib_pin    float      a
ideal_latency_max_rise                       pin        float      a
ideal_latency_max_rise                       port       float      a
ideal_latency_min_fall                       lib_pin    float      a
ideal_latency_min_fall                       pin        float      a
ideal_latency_min_fall                       port       float      a
ideal_latency_min_rise                       lib_pin    float      a
ideal_latency_min_rise                       pin        float      a
ideal_latency_min_rise                       port       float      a
ideal_net                                    net        boolean    a
ideal_network                                lib_pin    integer    a
ideal_network                                pin        integer    a
ideal_network                                port       integer    a
ideal_network_options                        lib_pin    integer    a
ideal_network_options                        pin        integer    a
ideal_network_options                        port       integer    a
ideal_network_source                         lib_pin    boolean    a
ideal_network_source                         pin        boolean    a
ideal_network_source                         port       boolean    a
ideal_network_spread_attr                    cell       boolean    a
ideal_network_spread_attr                    lib_pin    boolean    a
ideal_network_spread_attr                    net        boolean    a
ideal_network_spread_attr                    pin        boolean    a
ideal_network_spread_attr                    port       boolean    a
ideal_opt_place_spread_attr                  cell       boolean    a
ideal_opt_place_spread_attr                  lib_pin    boolean    a
ideal_opt_place_spread_attr                  net        boolean    a
ideal_opt_place_spread_attr                  pin        boolean    a
ideal_opt_place_spread_attr                  port       boolean    a
ideal_opt_propagated                         pin        boolean    a
ideal_opt_propagated                         port       boolean    a
ideal_transition_max_fall                    lib_pin    float      a
ideal_transition_max_fall                    pin        float      a
ideal_transition_max_fall                    port       float      a
ideal_transition_max_rise                    lib_pin    float      a
ideal_transition_max_rise                    pin        float      a
ideal_transition_max_rise                    port       float      a
ideal_transition_min_fall                    lib_pin    float      a
ideal_transition_min_fall                    pin        float      a
ideal_transition_min_fall                    port       float      a
ideal_transition_min_rise                    lib_pin    float      a
ideal_transition_min_rise                    pin        float      a
ideal_transition_min_rise                    port       float      a
identified_interface_logic                   design     boolean    a
identified_interface_logic                   lib_cell   boolean    a
identify_shift_registers                     design     boolean    a
identify_shift_registers                     lib_cell   boolean    a
ignore_cell                                  cell       boolean    a,r
ignore_cell_dont_touch                       cell       boolean    a
ignore_dont_use                              design     string     a
ignore_layers_max_layer                      lib_cell   integer    a
ignore_layers_min_layer                      lib_cell   integer    a
ignore_object_for_svf                        lib_cell   boolean    a
ignore_tns                                   cell       boolean    a
ignore_tns                                   design     boolean    a
ignore_tns                                   lib_cell   boolean    a
illegal_clamp_condition                      port       string     a
ilm_block_name                               placement_keepout
                                                        string     a
ilm_block_name                               wiring_keepout
                                                        string     a
ilm_case_controlled_port                     lib_pin    boolean    a
ilm_case_controlled_port                     pin        boolean    a
ilm_case_controlled_port                     port       boolean    a
ilm_cell_area                                design     float      a
ilm_cell_area                                lib_cell   float      a
ilm_core_file                                design     string     a
ilm_ct_dynamic_power_unit                    design     string     a
ilm_ct_dynamic_power_unit                    lib_cell   string     a
ilm_ct_internal_power                        design     float      a
ilm_ct_internal_power                        lib_cell   float      a
ilm_ct_leakage_power                         design     float      a
ilm_ct_leakage_power                         lib_cell   float      a
ilm_ct_leakage_power_unit                    design     string     a
ilm_ct_leakage_power_unit                    lib_cell   string     a
ilm_ct_net_pin_switching_power               design     float      a
ilm_ct_net_pin_switching_power               lib_cell   float      a
ilm_ct_net_switching_power                   design     float      a
ilm_ct_net_switching_power                   lib_cell   float      a
ilm_ct_net_wire_switching_power              design     float      a
ilm_ct_net_wire_switching_power              lib_cell   float      a
ilm_design_has_conflicting_case              design     boolean    a
ilm_design_has_conflicting_case              lib_cell   boolean    a
ilm_design_has_dangling_pins                 design     boolean    a
ilm_design_has_dangling_pins                 lib_cell   boolean    a
ilm_design_has_net_mw_ids                    design     boolean    a
ilm_design_has_net_mw_ids                    lib_cell   boolean    a
ilm_has_limited_tie_offs                     design     boolean    a
ilm_has_limited_tie_offs                     lib_cell   boolean    a
ilm_inst_from_dct                            cell       boolean    a,r
ilm_internal_power                           design     float      a
ilm_internal_power                           lib_cell   float      a
ilm_leakage_power                            design     float      a
ilm_leakage_power                            lib_cell   float      a
ilm_macro_area                               design     float      a
ilm_macro_area                               lib_cell   float      a
ilm_net_mw_id                                net        integer    a
ilm_net_pin_switching_power                  design     float      a
ilm_net_pin_switching_power                  lib_cell   float      a
ilm_net_switching_power                      design     float      a
ilm_net_switching_power                      lib_cell   float      a
ilm_net_wire_switching_power                 design     float      a
ilm_net_wire_switching_power                 lib_cell   float      a
ilm_pin_is_dangling                          lib_pin    boolean    a
ilm_pin_is_dangling                          pin        boolean    a
ilm_pin_is_dangling                          port       boolean    a
ilm_port_has_clock_mesh_float_pin            lib_pin    boolean    a
ilm_port_has_clock_mesh_float_pin            port       boolean    a
ilm_port_id                                  pin        integer    a
ilm_port_slack_max_fall                      lib_pin    float      a
ilm_port_slack_max_fall                      pin        float      a
ilm_port_slack_max_fall                      port       float      a
ilm_port_slack_max_rise                      lib_pin    float      a
ilm_port_slack_max_rise                      pin        float      a
ilm_port_slack_max_rise                      port       float      a
ilm_port_slack_min_fall                      lib_pin    float      a
ilm_port_slack_min_fall                      pin        float      a
ilm_port_slack_min_fall                      port       float      a
ilm_port_slack_min_rise                      lib_pin    float      a
ilm_port_slack_min_rise                      pin        float      a
ilm_port_slack_min_rise                      port       float      a
ilm_port_x_offset                            pin        integer    a
ilm_port_y_offset                            pin        integer    a
ilm_propagate_pin_value                      lib_pin    boolean    a
ilm_propagate_pin_value                      pin        boolean    a
ilm_propagate_pin_value                      port       boolean    a
ilm_propagated_cts_exception_attr            design     boolean    a
ilm_propagated_cts_exception_attr            lib_cell   boolean    a
ilm_real_all_net_count                       design     integer    a
ilm_real_all_net_count                       lib_cell   integer    a
ilm_real_all_netgroup_count                  design     integer    a
ilm_real_all_netgroup_count                  lib_cell   integer    a
ilm_real_cell_count                          design     integer    a
ilm_real_cell_count                          lib_cell   integer    a
ilm_real_combinational_area                  design     float      a
ilm_real_combinational_area                  lib_cell   float      a
ilm_real_net_count                           design     integer    a
ilm_real_net_count                           lib_cell   integer    a
ilm_real_net_interconnect_area               design     float      a
ilm_real_net_interconnect_area               lib_cell   float      a
ilm_real_noncombinational_area               design     float      a
ilm_real_noncombinational_area               lib_cell   float      a
ilm_real_port_count                          design     integer    a
ilm_real_port_count                          lib_cell   integer    a
ilm_real_reference_count                     design     integer    a
ilm_real_reference_count                     lib_cell   integer    a
ilm_run_route_estimation                     net        boolean    a
ilm_si_attach_file_name                      design     string     a
ilm_si_attach_file_name                      lib_cell   string     a
ilm_total_area                               design     float      a
ilm_total_area                               lib_cell   float      a
implementation                               cell       string     a
implementation                               design     string     a
implementation                               lib_cell   string     a
implementation_name                          design     string     a
import_block_libraries                       lib_cell   string     a
in_context                                   cell       boolean    a
in_context                                   design     boolean    a
in_context                                   lib_cell   boolean    a
in_drc_clock_fall                            lib_pin    boolean    a
in_drc_clock_rise                            lib_pin    boolean    a
in_place_dont_touch_annotated_cells          design     boolean    a
in_place_ignore_area                         cell       boolean    a
in_place_size_only                           cell       boolean    a
in_place_swap_mode                           library    integer    a
in_port_count                                lib_cell   integer    a
include_fanin                                cell       string     a,r
include_fanout                               cell       string     a,r
include_pin_resistance                       design     boolean    a
include_pin_resistance                       lib_cell   boolean    a
incremental_map                              cell       boolean    a
incremental_map                              design     boolean    a
inferred                                     lib_pin    boolean    a
inferred                                     net        boolean    a
inferred                                     pin        boolean    a
inferred                                     port       boolean    a
inferred_power_domain                        power_domain
                                                        boolean    a
inferred_related_ground                      pin        boolean    a
inferred_related_supply                      pin        boolean    a
input_bsr_cell_type                          port       integer    a
input_format                                 design     string     a
input_map                                    port       string     a
input_parasitics                             lib_pin    float      a
input_parasitics                             port       float      a
input_signal_level                           port       string     a
input_threshold_pct_fall                     library    float      a
input_threshold_pct_fall                     port       float      a
input_threshold_pct_rise                     library    float      a
input_threshold_pct_rise                     port       float      a
input_voltage                                cell       float      a
input_voltage                                port       string     a
input_voltage_range_high                     design     float      a
input_voltage_range_low                      design     float      a
insert_scan                                  cell       boolean    a
insert_scan                                  design     boolean    a
insert_scan                                  lib_cell   boolean    a
instance_name_suffix                         design     string     a
instance_name_suffix                         lib_cell   string     a
int_power                                    cell       float      a
internal_node                                port       string     a
internal_pin                                 port       boolean    a
internal_state                               cell       string     a
internal_supply_net                          supply_net boolean    a
invert                                       clock      boolean    a
inverted_keepout                             placement_keepout
                                                        boolean    a
inverted_keepout                             wiring_keepout
                                                        boolean    a
inverted_output                              port       boolean    a
inverters_only                               design     boolean    a
inverters_only                               lib_cell   boolean    a
io_margin_bottom                             design     float      a
io_margin_bottom                             lib_cell   float      a
io_margin_left                               design     float      a
io_margin_left                               lib_cell   float      a
io_margin_right                              design     float      a
io_margin_right                              lib_cell   float      a
io_margin_top                                design     float      a
io_margin_top                                lib_cell   float      a
io_type                                      design     string     a
iob                                          cell       string     a
is_a_flip_flop                               design     boolean    a
is_a_flip_flop_bank                          design     boolean    a
is_a_generic_flip_flop                       design     boolean    a
is_a_generic_seq                             cell       boolean    a
is_a_generic_seq                             design     boolean    a
is_a_generic_tristate                        cell       boolean    a
is_a_generic_tristate                        design     boolean    a
is_a_latch                                   design     boolean    a
is_a_latch_bank                              design     boolean    a
is_a_test_cell                               design     boolean    a
is_aload_mux                                 cell       boolean    a
is_analog                                    lib_pin    boolean    a
is_analog                                    net        boolean    a
is_array_master                              cell       boolean    a
is_array_read                                cell       boolean    a
is_array_write                               cell       boolean    a
is_async_pin                                 pin        boolean    a
is_async_pin                                 port       boolean    a
is_bc_activation                             cell       boolean    a
is_bc_register                               cell       boolean    a
is_bid                                       pin        boolean    a
is_bid                                       port       boolean    a
is_black_box                                 cell       boolean    a
is_block_abstraction                         cell       boolean    a
is_bs_loop                                   design     boolean    a
is_bs_port_mux                               cell       boolean    a
is_bs_top_level                              design     boolean    a
is_bsd_en_pin                                pin        boolean    a
is_bsd_inserted                              design     boolean    a
is_bsd_inserted                              lib_cell   boolean    a
is_bussed                                    net        boolean    a
is_bussed                                    pin        boolean    a
is_bussed                                    port       boolean    a
is_cached_user_dw                            design     boolean    a
is_child_of_preserved_seq_function           design     boolean    a
is_clear_pin                                 pin        boolean    a
is_clear_pin                                 port       boolean    a
is_clock_gate                                cell       boolean    a
is_clock_gate_clock_pin                      pin        boolean    a
is_clock_gate_enable_pin                     pin        boolean    a
is_clock_gate_observation_pin                pin        boolean    a
is_clock_gate_output_pin                     pin        boolean    a
is_clock_gate_test_pin                       pin        boolean    a
is_clock_gated                               cell       boolean    a
is_clock_gating_cell                         design     boolean    a
is_clock_gating_check                        cell       boolean    a
is_clock_gating_design                       design     boolean    a
is_clock_gating_observability_design         design     boolean    a
is_clock_gating_pin                          pin        boolean    a
is_clock_isolation_cell                      design     boolean    a
is_clock_logic_design                        design     boolean    a
is_clock_logic_design                        lib_cell   boolean    a
is_clock_logic_subset_cell                   cell       boolean    a
is_clock_network_cell                        cell       boolean    a
is_clock_pin                                 pin        boolean    a
is_clock_pin                                 port       boolean    a
is_clock_used_as_clock                       pin        boolean    a
is_clock_used_as_clock                       port       boolean    a
is_clock_used_as_data                        pin        boolean    a
is_clock_used_as_data                        port       boolean    a
is_combinational                             cell       boolean    a
is_combinational                             design     boolean    a
is_comparison_cell                           cell       boolean    a
is_crc_design                                design     boolean    a
is_crc_design                                lib_cell   boolean    a
is_data_pin                                  pin        boolean    a
is_data_pin                                  port       boolean    a
is_dcls_available                            lib_cell   boolean    a
is_decap_cell                                design     boolean    a
is_detoured                                  net        boolean    a
is_dft_repeater_flop                         cell       boolean    a
is_dirty                                     cell       boolean    a
is_dummy_buffer                              cell       boolean    a
is_dummy_fsm                                 cell       boolean    a
is_dw_subblock                               cell       boolean    a
is_dw_subblock                               design     boolean    a
is_dynamic                                   design     boolean    a
is_eq_pin                                    physport   boolean    a
is_fall_edge_triggered_clock_pin             pin        boolean    a
is_fall_edge_triggered_clock_pin             port       boolean    a
is_fall_edge_triggered_data_pin              pin        boolean    a
is_fall_edge_triggered_data_pin              port       boolean    a
is_fast_handshake_loop                       design     boolean    a
is_fast_loop_entry                           design     boolean    a
is_filler_cell                               design     boolean    a
is_fixed                                     physcell   boolean    a
is_floorplan_bound                           region     boolean    a
is_from_dollar_isolate                       cell       boolean    a
is_function_operation                        cell       boolean    a
is_generated                                 clock      boolean    a
is_gicg                                      cell       boolean    a
is_gupf_loaded                               design     boolean    a
is_gupf_loaded                               lib_cell   boolean    a
is_hard_macro                                cell       boolean    a
is_hierarchical                              cell       boolean    a
is_hierarchical                              design     boolean    a
is_icg                                       cell       boolean    a
is_ilm_core                                  cell       boolean    a
is_ilm_core                                  design     boolean    a
is_ilm_core                                  lib_cell   boolean    a
is_ilm_netlist_model                         design     boolean    a
is_ilm_side_load                             cell       boolean    a
is_ilm_subdesign                             cell       boolean    a
is_ilm_subdesign                             design     boolean    a
is_ilm_subdesign                             lib_cell   boolean    a
is_insulated                                 port       boolean    a
is_interface_logic                           cell       boolean    a
is_interface_logic                           net        boolean    a
is_interface_logic                           pin        boolean    a
is_interface_logic_locked                    cell       boolean    a
is_interface_logic_locked                    net        boolean    a
is_interface_model                           design     boolean    a
is_interface_model                           lib_cell   boolean    a
is_interface_only                            design     boolean    a,r
is_interface_only                            lib_cell   boolean    a
is_interface_placement_locked                cell       boolean    a
is_interface_placement_locked                net        boolean    a
is_isolated                                  port       boolean    a
is_isolated_operator                         cell       boolean    a
is_isolation_cell                            cell       boolean    a
is_isolation_cell                            design     boolean    a
is_latch_based_clock_gate                    cell       boolean    a
is_latch_free_clock_gate                     cell       boolean    a
is_latch_loop_breaker                        pin        boolean    a
is_latch_loop_breaker                        port       boolean    a
is_lbist_inserted                            design     boolean    a
is_level_shifter                             cell       boolean    a
is_logical_black_box                         cell       boolean    a
is_long_port                                 port       boolean    a
is_loop_operation                            cell       boolean    a
is_macro_cell                                design     boolean    a
is_mapped                                    cell       boolean    a
is_mapped                                    design     boolean    a
is_mask_shiftable                            cell       boolean    a
is_mask_shiftable                            design     boolean    a
is_mcmm_ilm                                  design     boolean    a
is_mcmm_ilm                                  lib_cell   boolean    a
is_mdb_stop_point                            design     boolean    a
is_memory_cell                               design     boolean    a
is_memory_master                             cell       boolean    a
is_memory_oper                               cell       boolean    a
is_memory_read                               cell       boolean    a
is_memory_write                              cell       boolean    a
is_mmodule                                   design     boolean    a
is_mmodule                                   lib_cell   boolean    a
is_module                                    cell       boolean    a
is_module                                    design     boolean    a
is_module                                    lib_cell   boolean    a
is_multi_seqgen                              design     boolean    a
is_multibit                                  design     boolean    a
is_multibit_cell                             cell       boolean    a
is_must_join                                 physport   boolean    a
is_negative_edge_clock_gate                  cell       boolean    a
is_negative_level_sensitive_clock_pin        pin        boolean    a
is_negative_level_sensitive_clock_pin        port       boolean    a
is_negative_level_sensitive_data_pin         pin        boolean    a
is_negative_level_sensitive_data_pin         port       boolean    a
is_nested_phys_hier_root                     cell       boolean    a
is_netlist_model_module                      design     boolean    a
is_netlist_model_module                      lib_cell   boolean    a
is_nmodule                                   design     boolean    a
is_nmodule                                   lib_cell   boolean    a
is_no_enable                                 design     boolean    a
is_on_clock_network                          pin        boolean    a
is_on_clock_network                          port       boolean    a
is_oper                                      cell       boolean    a
is_oper                                      design     boolean    a
is_oper                                      lib_cell   boolean    a
is_operand_isolation_control_pin             pin        boolean    a
is_operand_isolation_data_pin                pin        boolean    a
is_operand_isolation_output_pin              pin        boolean    a
is_operand_isolator                          cell       boolean    a
is_optimizable_ilm                           design     boolean    a
is_pad                                       lib_pin    boolean    a
is_pad_differential                          design     boolean    a
is_partial_scan                              design     boolean    a
is_partial_scan                              lib_cell   boolean    a
is_physical_black_box                        cell       boolean    a
is_physical_only                             cell       boolean    a
is_physical_only                             physcell   boolean    a
is_pll_cell                                  design     boolean    a
is_pll_feedback_pin                          port       boolean    a
is_pll_output_pin                            port       boolean    a
is_pll_reference_pin                         port       boolean    a
is_positive_edge_clock_gate                  cell       boolean    a
is_positive_level_sensitive_clock_pin        pin        boolean    a
is_positive_level_sensitive_clock_pin        port       boolean    a
is_positive_level_sensitive_data_pin         pin        boolean    a
is_positive_level_sensitive_data_pin         port       boolean    a
is_power_down                                power_domain
                                                        boolean    a
is_preserved_function                        design     boolean    a
is_preserved_seq_function                    design     boolean    a
is_preset_pin                                pin        boolean    a
is_preset_pin                                port       boolean    a
is_read_activation                           cell       boolean    a
is_read_operation                            cell       boolean    a
is_receiver_cap_copy                         port       boolean    a
is_retention_cell                            cell       boolean    a
is_retention_latch                           cell       boolean    a
is_retention_register                        cell       boolean    a
is_retention_restore_pin                     pin        boolean    a
is_retention_save_pin                        pin        boolean    a
is_rise_edge_triggered_clock_pin             pin        boolean    a
is_rise_edge_triggered_clock_pin             port       boolean    a
is_rise_edge_triggered_data_pin              pin        boolean    a
is_rise_edge_triggered_data_pin              port       boolean    a
is_rp_group_cell                             cell       boolean    a
is_rtlsrc_encrypted                          design     boolean    a,r
is_rtlsrc_encrypted                          lib_cell   boolean    a
is_scan_replaced                             design     boolean    a
is_seq_function_operation                    cell       boolean    a
is_sequential                                cell       boolean    a
is_sequential                                design     boolean    a
is_si_marker_buffer                          cell       boolean    a
is_si_marker_buffer                          pin        boolean    a
is_signal_probe                              cell       boolean    a
is_signature_flop                            cell       boolean    a
is_slice_model                               design     boolean    a
is_so_marker_buffer                          cell       boolean    a
is_so_marker_buffer                          pin        boolean    a
is_soft                                      placement_keepout
                                                        boolean    a
is_soi                                       cell       boolean    a
is_soi                                       library    boolean    a
is_spare_cell                                cell       boolean    a
is_spare_cell                                physcell   boolean    a
is_synlib_module                             cell       boolean    a
is_synlib_module                             design     boolean    a
is_synlib_operator                           cell       boolean    a
is_synlib_operator                           design     boolean    a
is_systemc_rtl                               design     boolean    a
is_tap_cell                                  design     boolean    a
is_tcm_inserted                              design     boolean    a
is_test_circuitry                            cell       boolean    a
is_test_circuitry                            design     boolean    a
is_test_circuitry                            lib_cell   boolean    a
is_test_circuitry                            lib_pin    boolean    a
is_test_circuitry                            net        boolean    a
is_test_circuitry                            pin        boolean    a
is_test_circuitry                            port       boolean    a
is_test_ready                                design     boolean    a
is_unbuffered                                port       boolean    a
is_unmapped                                  cell       boolean    a
is_unmapped                                  design     boolean    a
is_upf_retention                             cell       boolean    a,r
is_var_assgn                                 cell       boolean    a
is_vh_dummy_ph_cell                          physcell   boolean    a
is_wait_until                                design     boolean    a
is_write_activation                          cell       boolean    a
is_write_operation                           cell       boolean    a
is_wrp_inserted                              design     boolean    a
is_wrp_inserted                              lib_cell   boolean    a
iso_ctrl_dependent_on_ret                    lib_pin    boolean    a
isolate_port                                 lib_pin    string     a
isolate_port                                 port       string     a
isolate_timing_path                          port       boolean    a
isolation_cell_async_clear_pin               port       boolean    a
isolation_cell_async_preset_pin              port       boolean    a
isolation_cell_data_pin                      pin        boolean    a
isolation_cell_data_pin                      port       boolean    a
isolation_cell_enable_pin                    port       boolean    a
isolation_enable_condition                   port       string     a
jtag_BSR_default_routing                     design     boolean    a
jtag_access_internal_scan                    design     boolean    a
jtag_asynchronous_reset                      design     boolean    a
jtag_at_least_one_pad_inserted               design     boolean    a
jtag_bsr_cell_port_drive_limit               design     integer    a
jtag_bsr_cell_type                           design     string     a
jtag_bsr_control_cell_position               port       integer    a
jtag_bsr_input_cell_position                 port       integer    a
jtag_bsr_output_cell_position                port       integer    a
jtag_daisy_chain_internal_scan               design     boolean    a
jtag_default_BSR_clock_input_both_cell_implementation
                                             design     string     a
jtag_default_BSR_clock_input_observe_cell_implementation
                                             design     string     a
jtag_default_BSR_clock_input_set_cell_implementation
                                             design     string     a
jtag_default_BSR_control_cell_implementation design     string     a
jtag_default_BSR_input_both_cell_implementation
                                             design     string     a
jtag_default_BSR_input_observe_cell_implementation
                                             design     string     a
jtag_default_BSR_input_set_cell_implementation
                                             design     string     a
jtag_default_BSR_output_both_cell_implementation
                                             design     string     a
jtag_default_BSR_output_observe_cell_implementation
                                             design     string     a
jtag_default_BSR_output_set_cell_implementation
                                             design     string     a
jtag_default_bypass_reg_implementation       design     string     a
jtag_default_id_reg_implementation           design     string     a
jtag_default_instruction_reg_implementation  design     string     a
jtag_default_tap_implementation              design     string     a
jtag_explicit_daisy_chained_scan_instruction design     boolean    a
jtag_explicit_parallel_scan_instructions     design     integer    a
jtag_gate_clockDR_signal                     design     boolean    a
jtag_highest_specified_bsr_position          design     integer    a
jtag_include_id_register                     design     boolean    a
jtag_inserted                                design     boolean    a
jtag_ir_size                                 design     integer    a
jtag_manufacturer_id                         design     integer    a
jtag_part_number                             design     integer    a
jtag_port                                    port       boolean    a
jtag_port_BSR_clock_input_both_cell_implementation
                                             port       string     a
jtag_port_BSR_clock_input_observe_cell_implementation
                                             port       string     a
jtag_port_BSR_clock_input_set_cell_implementation
                                             port       string     a
jtag_port_BSR_control_cell_implementation    port       string     a
jtag_port_BSR_input_both_cell_implementation port       string     a
jtag_port_BSR_input_observe_cell_implementation
                                             port       string     a
jtag_port_BSR_input_set_cell_implementation  port       string     a
jtag_port_BSR_output_both_cell_implementation
                                             port       string     a
jtag_port_BSR_output_observe_cell_implementation
                                             port       string     a
jtag_port_BSR_output_set_cell_implementation port       string     a
jtag_port_mode                               port       string     a
jtag_port_signal_type                        port       string     a
jtag_port_uses_default_routing_order         port       boolean    a
jtag_port_with_inverting_three_state         port       boolean    a
jtag_port_with_inverting_three_state_enable  port       boolean    a
jtag_tck_period                              design     float      a
jtag_version_number                          design     integer    a
jtag_without_pads                            design     boolean    a
k_process_cell_degradation                   library    float      a
k_process_cell_fall                          library    float      a
k_process_cell_leakage_power                 library    float      a
k_process_cell_rise                          library    float      a
k_process_drive_current                      library    float      a
k_process_fall_propagation                   library    float      a
k_process_fall_transition                    library    float      a
k_process_hold_fall                          library    float      a
k_process_hold_rise                          library    float      a
k_process_internal_power                     library    float      a
k_process_intrinsic_fall                     library    float      a
k_process_intrinsic_rise                     library    float      a
k_process_min_period                         library    float      a
k_process_min_pulse_width_high               library    float      a
k_process_min_pulse_width_low                library    float      a
k_process_nochange_fall                      library    float      a
k_process_nochange_rise                      library    float      a
k_process_pin_cap                            library    float      a
k_process_pin_fall_cap                       library    float      a
k_process_pin_rise_cap                       library    float      a
k_process_recovery_fall                      library    float      a
k_process_recovery_rise                      library    float      a
k_process_removal_fall                       library    float      a
k_process_removal_rise                       library    float      a
k_process_rise_propagation                   library    float      a
k_process_rise_transition                    library    float      a
k_process_setup_fall                         library    float      a
k_process_setup_rise                         library    float      a
k_process_skew_fall                          library    float      a
k_process_skew_rise                          library    float      a
k_process_wire_cap                           library    float      a
k_process_wire_res                           library    float      a
k_temp_cell_degradation                      library    float      a
k_temp_cell_fall                             library    float      a
k_temp_cell_leakage_power                    library    float      a
k_temp_cell_rise                             library    float      a
k_temp_drive_current                         library    float      a
k_temp_fall_propagation                      library    float      a
k_temp_fall_transition                       library    float      a
k_temp_hold_fall                             library    float      a
k_temp_hold_rise                             library    float      a
k_temp_internal_power                        library    float      a
k_temp_intrinsic_fall                        library    float      a
k_temp_intrinsic_rise                        library    float      a
k_temp_min_period                            library    float      a
k_temp_min_pulse_width_high                  library    float      a
k_temp_min_pulse_width_low                   library    float      a
k_temp_nochange_fall                         library    float      a
k_temp_nochange_rise                         library    float      a
k_temp_pin_cap                               library    float      a
k_temp_recovery_fall                         library    float      a
k_temp_recovery_rise                         library    float      a
k_temp_removal_fall                          library    float      a
k_temp_removal_rise                          library    float      a
k_temp_rise_propagation                      library    float      a
k_temp_rise_transition                       library    float      a
k_temp_setup_fall                            library    float      a
k_temp_setup_rise                            library    float      a
k_temp_skew_fall                             library    float      a
k_temp_skew_rise                             library    float      a
k_temp_wire_cap                              library    float      a
k_temp_wire_res                              library    float      a
k_volt_cell_degradation                      library    float      a
k_volt_cell_fall                             library    float      a
k_volt_cell_leakage_power                    library    float      a
k_volt_cell_rise                             library    float      a
k_volt_drive_current                         library    float      a
k_volt_fall_propagation                      library    float      a
k_volt_fall_transition                       library    float      a
k_volt_hold_fall                             library    float      a
k_volt_hold_rise                             library    float      a
k_volt_internal_power                        library    float      a
k_volt_intrinsic_fall                        library    float      a
k_volt_intrinsic_rise                        library    float      a
k_volt_min_period                            library    float      a
k_volt_min_pulse_width_high                  library    float      a
k_volt_min_pulse_width_low                   library    float      a
k_volt_nochange_fall                         library    float      a
k_volt_nochange_rise                         library    float      a
k_volt_pin_cap                               library    float      a
k_volt_recovery_fall                         library    float      a
k_volt_recovery_rise                         library    float      a
k_volt_removal_fall                          library    float      a
k_volt_removal_rise                          library    float      a
k_volt_rise_propagation                      library    float      a
k_volt_rise_transition                       library    float      a
k_volt_setup_fall                            library    float      a
k_volt_setup_rise                            library    float      a
k_volt_skew_fall                             library    float      a
k_volt_skew_rise                             library    float      a
k_volt_wire_cap                              library    float      a
k_volt_wire_res                              library    float      a
keepout_dim_array                            placement_keepout
                                                        byte_array a
keepout_margin_max_padding_per_macro         lib_cell   float      a
keepout_margin_min_padding_per_macro         lib_cell   float      a
keepout_margin_tracks_per_pin                lib_cell   float      a
keepout_pool                                 design     byte_array a
latch_loop_breaker_setting                   lib_pin    integer    a
latch_loop_breaker_setting                   pin        integer    a
latch_loop_breaker_setting                   port       integer    a
latch_type                                   cell       string     a,r
latch_type_exact                             cell       string     a,r
latch_type_user_string                       cell       string     a,r
latency_fall_max_offset_delay                clock      float      a
latency_fall_max_offset_delay                lib_pin    float      a
latency_fall_max_offset_delay                pin        float      a
latency_fall_max_offset_delay                port       float      a
latency_fall_min_offset_delay                clock      float      a
latency_fall_min_offset_delay                lib_pin    float      a
latency_fall_min_offset_delay                pin        float      a
latency_fall_min_offset_delay                port       float      a
latency_rise_max_offset_delay                clock      float      a
latency_rise_max_offset_delay                lib_pin    float      a
latency_rise_max_offset_delay                pin        float      a
latency_rise_max_offset_delay                port       float      a
latency_rise_min_offset_delay                clock      float      a
latency_rise_min_offset_delay                lib_pin    float      a
latency_rise_min_offset_delay                pin        float      a
latency_rise_min_offset_delay                port       float      a
layer_id                                     placement_keepout
                                                        integer    a
layer_id                                     wiring_keepout
                                                        integer    a
layer_name                                   phys_layer string     a
layer_names_for_utilization                  design     byte_array a
layer_pnet_blockage                          phys_layer boolean    a
layer_pnet_density                           phys_layer float      a
layer_pnet_ignore                            phys_layer boolean    a
layer_pnet_merge_dist                        phys_layer float      a
layer_pnet_min_height                        phys_layer float      a
layer_pnet_min_width                         phys_layer float      a
layer_pnet_no_via_additive                   phys_layer boolean    a
leak_power                                   cell       float      a
leakage_aware_opto                           design     boolean    a
leakage_aware_opto                           lib_cell   boolean    a
leakage_power_high_effort                    design     boolean    a
leakage_power_high_effort                    lib_cell   boolean    a
leakage_power_model                          design     integer    a
leakage_power_model                          lib_cell   integer    a
leakage_power_mvth_weights                   design     string     a
leakage_power_mvth_weights                   lib_cell   string     a
leakage_power_opto                           design     boolean    a
leakage_power_opto                           lib_cell   boolean    a
leakage_power_unit                           library    integer    a
left_pin_limit                               design     integer    a
left_pin_limit                               lib_cell   integer    a
legal_orientations                           cell       integer    a
legal_orientations                           physcell   integer    a
length_load_to_driver_attr                   pin        integer    a
leq_class                                    lib_cell   string     a
level_sensitive                              lib_pin    boolean    a
level_sensitive                              pin        boolean    a
level_sensitive                              port       boolean    a
level_shifter_data_pin                       pin        boolean    a
level_shifter_data_pin                       port       boolean    a
level_shifter_dont_touch                     net        boolean    a
level_shifter_location                       design     integer    a
level_shifter_location                       lib_cell   integer    a
level_shifter_strategy                       design     integer    a
level_shifter_strategy                       lib_cell   integer    a
level_shifter_threshold_percent              design     float      a
level_shifter_threshold_percent              lib_cell   float      a
level_shifter_threshold_voltage              design     float      a
level_shifter_threshold_voltage              lib_cell   float      a
level_shifter_type                           design     integer    a
levshi_dont_touch                            cell       boolean    a,r
levshi_dont_touch                            net        boolean    a,r
levshi_map_levshi_attr                       cell       string     a,r
lib_ccs_nldm_conversion_attempted            library    boolean    a
lib_cell_list                                cell       string     a
lib_cell_pad_design_name                     design     string     a
lib_file_checksum                            library    string     a
lib_file_timestamp_1                         library    integer    a
lib_file_timestamp_2                         library    integer    a
lib_pin_eqop_group                           lib_pin    integer    a
lib_pin_name                                 design     string     a
lib_pin_name                                 pin        string     a
lib_pin_type                                 design     string     a
lib_timestamp_during_creation_in_this_session
                                             library    integer    a
libgen_usage_class                           design     string     a
library                                      design     string     a
library_cell_changed                         design     boolean    a
library_cell_timing_check                    port       boolean    a
library_changed                              library    boolean    a
library_compiler_achitecture                 library    string     a
library_compiler_version                     library    string     a
library_features                             library    integer    a
library_has_cell_leakage_power_data          library    boolean    a
lim_derate_wire_length                       lib_cell   float      a
lim_rc_data                                  design     string     a
lim_rc_data                                  lib_cell   string     a
limited_design                               design     boolean    a
limited_licenses                             design     string     a
line_number                                  cell       integer    a
link_design_libraries                        design     string     a
link_design_libraries                        lib_cell   string     a
link_ignore_busses                           design     boolean    a
llx                                          design     integer    a
llx                                          lib_cell   integer    a
lly                                          design     integer    a
lly                                          lib_cell   integer    a
load                                         lib_pin    float      a
load                                         net        float      a
load                                         port       float      a
local_opt_off                                design     boolean    a
local_optz_off                               cell       boolean    a
local_optz_off                               design     boolean    a
local_optz_off                               lib_cell   boolean    a
lockup_cell_to_segment_attr                  cell       string     a
lod_canon_ref_wire_length                    design     integer    a
lod_canon_ref_wire_length                    lib_cell   integer    a
logdb_gen                                    cell       boolean    a
logdb_gen                                    lib_cell   boolean    a
logdb_ref_cnt                                design     integer    a
logic0_or_dc                                 net        boolean    a
logic1_or_dc                                 net        boolean    a
logic_decomposed_bussed                      design     boolean    a
logic_locking                                design     integer    a
logic_locking                                lib_cell   integer    a
logical_cell_from_def                        cell       boolean    a
logical_cell_from_def                        physcell   boolean    a
lookup_flag                                  cell       boolean    a
lower_x_bounds                               lib_pin    float      a
lower_x_bounds                               port       float      a
lower_y_bounds                               lib_pin    float      a
lower_y_bounds                               port       float      a
make_unique                                  cell       boolean    a
make_unique                                  design     boolean    a
manual_impl                                  cell       string     a
manual_proc                                  cell       string     a
map                                          cell       boolean    a
map                                          design     boolean    a
map                                          lib_cell   boolean    a
map_effort                                   cell       boolean    a
map_effort                                   design     integer    a
map_effort                                   lib_cell   integer    a
map_effort_option                            cell       boolean    a
map_effort_option                            design     integer    a
map_fix_map_paths                            cell       boolean    a
map_fix_map_paths                            design     boolean    a
map_for_congestion                           cell       integer    a
map_incremental                              cell       boolean    a
map_incremental                              design     boolean    a
map_only                                     cell       boolean    a
map_only                                     design     boolean    a
map_only                                     lib_cell   boolean    a
map_to_logic                                 port       string     a
map_to_mux                                   cell       boolean    a
map_to_mux                                   design     boolean    a
map_to_mux                                   lib_cell   boolean    a
map_to_select                                cell       boolean    a
map_to_select                                design     boolean    a
map_to_select                                lib_cell   boolean    a
mask_layout_type                             cell       string     a
mask_name                                    phys_layer string     a
mask_shift_layers                            cell       string     a
mask_shift_layers                            design     string     a
master_clock                                 clock      string     a
master_clock_name                            clock      string     a
master_name                                  cell       string     a
master_pin                                   clock      string     a
mater_label                                  cell       string     a
max_area                                     design     float      a
max_area                                     lib_cell   float      a
max_capacitance                              clock      float      a
max_capacitance                              design     float      a
max_capacitance                              lib_cell   float      a
max_capacitance                              lib_pin    float      a
max_capacitance                              port       float      a
max_capacitance_clock_path_attr              clock      float      a
max_cell_delay_fall                          cell       float      a
max_cell_rc_delay                            cell       float      a
max_cp_rr_id                                 lib_cell   integer    a
max_dynamic_power                            design     float      a
max_dynamic_power                            lib_cell   float      a
max_dynamic_power_unit                       design     string     a
max_dynamic_power_unit                       lib_cell   string     a
max_fall_arrival                             port       float      a
max_fall_delay                               cell       float      a
max_fall_delay                               clock      float      a
max_fall_delay                               lib_pin    float      a
max_fall_delay                               pin        float      a
max_fall_eff_capacitance                     pin        float      a
max_fall_eff_capacitance                     port       float      a
max_fall_local_slack                         pin        float      a
max_fall_local_slack                         port       float      a
max_fall_slack                               pin        float      a
max_fall_slack                               port       float      a
max_fanout                                   design     float      a
max_fanout                                   lib_cell   float      a
max_fanout                                   lib_pin    float      a
max_fanout                                   port       float      a
max_half_perimeter                           phys_cluster
                                                        integer    a
max_leakage_power                            design     float      a
max_leakage_power                            lib_cell   float      a
max_leakage_power_unit                       design     string     a
max_leakage_power_unit                       lib_cell   string     a
max_low_vth                                  design     string     a
max_low_vth                                  lib_cell   string     a
max_low_vth_percentage                       design     float      a
max_low_vth_percentage                       lib_cell   float      a
max_low_vth_type                             design     integer    a
max_low_vth_type                             lib_cell   integer    a
max_net_length                               design     float      a
max_net_length                               lib_cell   float      a
max_net_length                               lib_pin    float      a
max_net_length                               port       float      a
max_noise_slack_range                        cell       float      a
max_noise_slack_range                        design     float      a
max_peak_noise                               design     float      a
max_peak_noise                               port       float      a
max_power                                    design     float      a
max_rise_arrival                             port       float      a
max_rise_delay                               cell       float      a
max_rise_delay                               clock      float      a
max_rise_delay                               lib_pin    float      a
max_rise_delay                               pin        float      a
max_rise_eff_capacitance                     pin        float      a
max_rise_eff_capacitance                     port       float      a
max_rise_local_slack                         pin        float      a
max_rise_local_slack                         port       float      a
max_rise_slack                               pin        float      a
max_rise_slack                               port       float      a
max_slack                                    pin        float      a
max_slack                                    port       float      a
max_sr_id                                    lib_cell   integer    a
max_time_borrow                              cell       float      a
max_time_borrow                              clock      float      a
max_time_borrow                              lib_pin    float      a
max_time_borrow                              pin        float      a
max_time_borrow                              port       float      a
max_toggle_rate                              cell       float      a
max_toggle_rate                              design     float      a
max_toggle_rate                              lib_cell   float      a
max_toggle_rate                              lib_pin    float      a
max_toggle_rate                              net        float      a
max_toggle_rate                              pin        float      a
max_toggle_rate                              port       float      a
max_total_power                              design     float      a
max_total_power                              lib_cell   float      a
max_total_power_unit                         design     string     a
max_total_power_unit                         lib_cell   string     a
max_tr_related_clock                         cell       string     a
max_tr_related_clock                         design     string     a
max_tr_related_clock                         lib_cell   string     a
max_tr_related_clock                         lib_pin    string     a
max_tr_related_clock                         net        string     a
max_tr_related_clock                         pin        string     a
max_tr_related_clock                         port       string     a
max_transition                               clock      float      a
max_transition                               design     float      a
max_transition                               lib_cell   float      a
max_transition                               lib_pin    float      a
max_transition                               pin        float      a
max_transition                               port       float      a
max_transition_clock_path_attr               clock      float      a
max_transition_fall                          lib_pin    float      a
max_transition_fall                          port       float      a
max_transition_rise                          lib_pin    float      a
max_transition_rise                          port       float      a
max_unit_horizontal_capacitance              design     float      a
max_unit_horizontal_capacitance              lib_cell   float      a
max_unit_horizontal_capacitance_scaling_factor
                                             design     float      a
max_unit_horizontal_capacitance_scaling_factor
                                             lib_cell   float      a
max_unit_horizontal_resistance               design     float      a
max_unit_horizontal_resistance               lib_cell   float      a
max_unit_horizontal_resistance_scaling_factor
                                             design     float      a
max_unit_horizontal_resistance_scaling_factor
                                             lib_cell   float      a
max_unit_vertical_capacitance                design     float      a
max_unit_vertical_capacitance                lib_cell   float      a
max_unit_vertical_capacitance_scaling_factor design     float      a
max_unit_vertical_capacitance_scaling_factor lib_cell   float      a
max_unit_vertical_resistance                 design     float      a
max_unit_vertical_resistance                 lib_cell   float      a
max_unit_vertical_resistance_scaling_factor  design     float      a
max_unit_vertical_resistance_scaling_factor  lib_cell   float      a
max_utilization                              phys_cluster
                                                        float      a
max_via_resistance                           design     float      a
max_via_resistance                           lib_cell   float      a
max_via_resistance_scaling_factor            design     float      a
max_via_resistance_scaling_factor            lib_cell   float      a
max_wired_emitters                           design     float      a
max_wired_emitters                           lib_cell   float      a
max_x_perimeter                              phys_cluster
                                                        integer    a
max_y_perimeter                              phys_cluster
                                                        integer    a
max_yield                                    design     float      a
mb_bussed_ports                              design     string     a
mb_pin_map                                   design     string     a
mb_scan_chain_ports                          design     string     a
mbm_npk_rsns                                 cell       integer    a
mbm_options_string                           lib_cell   string     a
mc_design                                    design     boolean    a
mc_design                                    lib_cell   boolean    a
mcmm_dominant_scenario                       lib_cell   string     a
member_order                                 cell       integer    a
memory_addr_ext_input_delay                  cell       float      a
memory_addr_input_delay                      cell       float      a
memory_input_delay                           cell       float      a
memory_input_ext_delay                       cell       float      a
memory_module                                cell       string     a
memory_name                                  cell       string     a
memory_oper_is_read                          cell       boolean    a
memory_output_delay                          cell       float      a
memory_output_ext_delay                      cell       float      a
memory_parameters                            cell       string     a
merge_saif_requested                         design     boolean    a
milkyway_cell_name                           design     string     a
milkyway_keepout_id                          placement_keepout
                                                        integer    a
milkyway_library_name                        design     string     a
milkyway_obstr_id                            wiring_keepout
                                                        integer    a
min_block_size                               design     float      a
min_block_size                               lib_cell   float      a
min_capacitance                              lib_pin    float      a
min_capacitance                              port       float      a
min_cell_0z_delay                            pin        float      a
min_cell_1z_delay                            pin        float      a
min_cell_delay_fall                          cell       float      a
min_cell_delay_rise                          cell       float      a
min_cell_fall_delay                          pin        float      a
min_cell_rise_delay                          pin        float      a
min_cell_z0_delay                            pin        float      a
min_cell_z1_delay                            pin        float      a
min_coupling_capacitance                     net        float      a
min_fall_arrival                             port       float      a
min_fall_delay                               cell       float      a
min_fall_delay                               clock      float      a
min_fall_delay                               lib_pin    float      a
min_fall_delay                               pin        float      a
min_fall_drive                               lib_pin    float      a
min_fall_drive                               port       float      a
min_fall_eff_capacitance                     pin        float      a
min_fall_eff_capacitance                     port       float      a
min_fall_slack                               pin        float      a
min_fall_slack                               port       float      a
min_fanout                                   lib_pin    float      a
min_fanout                                   port       float      a
min_input_parasitics                         lib_pin    float      a
min_input_parasitics                         port       float      a
min_load                                     lib_pin    float      a
min_load                                     net        float      a
min_load                                     port       float      a
min_net_fall_delay                           lib_pin    float      a
min_net_fall_delay                           pin        float      a
min_net_fall_delay                           port       float      a
min_net_rise_delay                           lib_pin    float      a
min_net_rise_delay                           pin        float      a
min_noise_slack_range                        cell       float      a
min_noise_slack_range                        design     float      a
min_period                                   port       float      a
min_pipeline_stages                          cell       integer    a
min_porosity                                 design     float      a
min_porosity                                 lib_cell   float      a
min_port_pitch                               design     integer    a
min_port_pitch                               lib_cell   integer    a
min_pulse_width_high                         clock      float      a
min_pulse_width_high                         lib_pin    float      a
min_pulse_width_high                         pin        float      a
min_pulse_width_low                          clock      float      a
min_pulse_width_low                          lib_pin    float      a
min_pulse_width_low                          pin        float      a
min_rise_arrival                             port       float      a
min_rise_delay                               cell       float      a
min_rise_delay                               clock      float      a
min_rise_delay                               lib_pin    float      a
min_rise_delay                               pin        float      a
min_rise_drive                               lib_pin    float      a
min_rise_drive                               port       float      a
min_rise_eff_capacitance                     pin        float      a
min_rise_eff_capacitance                     port       float      a
min_rise_slack                               pin        float      a
min_rise_slack                               port       float      a
min_slack                                    pin        float      a
min_slack                                    port       float      a
min_transition                               lib_pin    float      a
min_transition_fall                          lib_pin    float      a
min_transition_fall                          port       float      a
min_transition_rise                          lib_pin    float      a
min_transition_rise                          port       float      a
min_unit_horizontal_capacitance              design     float      a
min_unit_horizontal_capacitance              lib_cell   float      a
min_unit_horizontal_capacitance_scaling_factor
                                             design     float      a
min_unit_horizontal_capacitance_scaling_factor
                                             lib_cell   float      a
min_unit_horizontal_resistance               design     float      a
min_unit_horizontal_resistance               lib_cell   float      a
min_unit_horizontal_resistance_scaling_factor
                                             design     float      a
min_unit_horizontal_resistance_scaling_factor
                                             lib_cell   float      a
min_unit_vertical_capacitance                design     float      a
min_unit_vertical_capacitance                lib_cell   float      a
min_unit_vertical_capacitance_scaling_factor design     float      a
min_unit_vertical_capacitance_scaling_factor lib_cell   float      a
min_unit_vertical_resistance                 design     float      a
min_unit_vertical_resistance                 lib_cell   float      a
min_unit_vertical_resistance_scaling_factor  design     float      a
min_unit_vertical_resistance_scaling_factor  lib_cell   float      a
min_via_resistance                           design     float      a
min_via_resistance                           lib_cell   float      a
min_via_resistance_scaling_factor            design     float      a
min_via_resistance_scaling_factor            lib_cell   float      a
min_width                                    phys_layer float      a
min_wire_capacitance                         lib_pin    float      a
min_wire_capacitance                         port       float      a
min_wire_load_model_selection_group          design     string     a
min_wire_load_model_selection_group          lib_cell   string     a
min_wire_load_model_selection_group          phys_cluster
                                                        string     a
min_wire_load_model_selection_group_lib      design     string     a
min_wire_load_model_selection_group_lib      lib_cell   string     a
min_wire_load_selection_type                 design     integer    a
min_wire_load_selection_type                 lib_cell   integer    a
minimize_trees                               design     boolean    a
minimize_trees                               lib_cell   boolean    a
minimum_multibit_width                       design     integer    a
minimum_multibit_width                       lib_cell   integer    a
minus_skew                                   port       float      a
minus_uncertainty                            clock      float      a
minus_uncertainty                            lib_pin    float      a
minus_uncertainty                            pin        float      a
minus_uncertainty                            port       float      a
model_drive                                  lib_pin    float      a
model_drive                                  port       float      a
model_load                                   lib_pin    float      a
model_load                                   port       float      a
model_map_effort                             design     integer    a
model_map_effort                             lib_cell   integer    a
model_scale                                  design     float      a
model_scale                                  lib_cell   float      a
module_name                                  design     string     a
module_type                                  design     string     a
mog_pin_num                                  lib_pin    integer    a
mpc_core_outline                             lib_cell   string     a
mpc_created_keepout_for_rect_core            placement_keepout
                                                        boolean    a
mpc_created_wiring_keepout_for_rect_core     wiring_keepout
                                                        boolean    a
mpc_fixed_core_for_rect_core                 design     boolean    a
mpc_fixed_core_for_rect_core                 lib_cell   boolean    a
mpc_hide_core_llx                            lib_cell   integer    a
mpc_hide_core_lly                            lib_cell   integer    a
mpc_hide_core_urx                            lib_cell   integer    a
mpc_hide_core_ury                            lib_cell   integer    a
mpc_hide_port_loc_x                          lib_pin    integer    a
mpc_hide_port_loc_y                          lib_pin    integer    a
mpc_hide_port_orient                         lib_pin    integer    a
mpc_hide_port_shape_layer                    lib_pin    integer    a
mpc_hide_port_shape_llx                      lib_pin    integer    a
mpc_hide_port_shape_lly                      lib_pin    integer    a
mpc_hide_port_shape_urx                      lib_pin    integer    a
mpc_hide_port_shape_ury                      lib_pin    integer    a
mpc_loc_x                                    lib_pin    float      a
mpc_loc_y                                    lib_pin    float      a
mpc_pnet                                     physnet    boolean    a
mpc_rectilinear_core                         design     boolean    a
mpc_rectilinear_core                         lib_cell   boolean    a
mpc_user_port_shape                          lib_pin    string     a
mpc_user_port_shape_location                 lib_pin    string     a
mpm_libname                                  design     string     a
mpm_name                                     design     string     a
mpm_only_library                             library    boolean    a
ms_asynch_control                            cell       string     a
multi_bit_dselector_high                     library    string     a
multi_bit_dselector_low                      library    string     a
multi_bit_mux                                library    string     a
multi_bit_selector                           library    string     a
multibit_mode                                design     string     a
multibit_mode                                lib_cell   string     a
multibit_not_excluded_timing_exceptions      design     string     a
multibit_not_excluded_timing_exceptions      lib_cell   string     a
multibit_timing_cstr                         design     string     a
multibit_timing_cstr                         lib_cell   string     a
multibit_width                               design     integer    a
multicell_pad_pin                            port       boolean    a
multicycle_op_name                           cell       string     a
multiple                                     port       boolean    a
multiple_drivers_legal                       cell       boolean    a
multiple_drivers_legal                       design     boolean    a
multiple_drivers_legal                       lib_cell   boolean    a
multiple_drivers_legal                       library    boolean    a
multiple_output_gate                         design     boolean    a
multiplexor_data                             design     integer    a
multiplexor_data                             lib_cell   integer    a
multiplexor_selectors                        design     integer    a
multiplexor_selectors                        lib_cell   integer    a
multiplexor_width                            design     integer    a
multiplexor_width                            lib_cell   integer    a
multiply_spec_mode                           clock      boolean    a
mux_be_merged                                cell       boolean    a
mux_gen                                      cell       boolean    a
mux_no_boundary_opt                          cell       boolean    a
mux_no_boundary_opt                          design     boolean    a
mux_no_boundary_opt                          lib_cell   boolean    a
mux_op_branch_number                         pin        integer    a
mux_op_ungroup                               cell       boolean    a
mux_op_ungroup                               design     boolean    a
mux_op_ungroup                               lib_cell   boolean    a
mux_tracking                                 lib_pin    integer    a
mv_charz                                     design     integer    a
mv_charz                                     lib_cell   integer    a
mv_enable_mv_mode_for_non_mv                 lib_cell   boolean    a
mwid_of_cell                                 cell       integer    a
mwid_of_net                                  net        integer    a
name                                         bound      string     a
name                                         cell       string     a
name                                         clock      string     a
name                                         design     string     a
name                                         library    string     a
name                                         net        string     a
name                                         phys_cluster
                                                        string     a
name                                         phys_layer string     a
name                                         physcell   string     a
name                                         physnet    string     a
name                                         physport   string     a
name                                         pin        string     a
name                                         placement_keepout
                                                        string     a
name                                         port       string     a
name                                         power_domain
                                                        string     a
name                                         power_switch
                                                        string     a
name                                         region     string     a
name                                         supply_net string     a
name                                         supply_port
                                                        string     a
name                                         wiring_keepout
                                                        string     a
negative_logic_methodology                   cell       boolean    a
net_area                                     design     float      a
net_capacitance                              net        float      a
net_delay_with_transition                    net        boolean    a
net_extract_max_cap_scale_attr               net        float      a
net_extract_max_ccap_scale_attr              net        float      a
net_extract_max_res_scale_attr               net        float      a
net_extract_min_cap_scale_attr               net        float      a
net_extract_min_ccap_scale_attr              net        float      a
net_extract_min_res_scale_attr               net        float      a
net_fall_delay                               pin        float      a
net_fall_delay                               port       float      a
net_has_user_routing_rule                    net        boolean    a
net_has_user_routing_rule                    physnet    boolean    a
net_is_dc                                    net        boolean    a
net_is_global                                net        boolean    a
net_lao_h_len                                net        float      a
net_lao_v_len                                net        float      a
net_max_length_threshold                     design     float      a
net_max_length_threshold                     lib_cell   float      a
net_max_length_threshold                     lib_pin    float      a
net_max_length_threshold                     net        float      a
net_max_length_threshold                     pin        float      a
net_max_length_threshold                     port       float      a
net_max_unit_horizontal_capacitance_scaling_factor
                                             lib_pin    float      a
net_max_unit_horizontal_capacitance_scaling_factor
                                             net        float      a
net_max_unit_horizontal_capacitance_scaling_factor
                                             physnet    float      a
net_max_unit_horizontal_capacitance_scaling_factor
                                             pin        float      a
net_max_unit_horizontal_capacitance_scaling_factor
                                             port       float      a
net_max_unit_horizontal_resistance_scaling_factor
                                             lib_pin    float      a
net_max_unit_horizontal_resistance_scaling_factor
                                             net        float      a
net_max_unit_horizontal_resistance_scaling_factor
                                             physnet    float      a
net_max_unit_horizontal_resistance_scaling_factor
                                             pin        float      a
net_max_unit_horizontal_resistance_scaling_factor
                                             port       float      a
net_max_unit_vertical_capacitance_scaling_factor
                                             lib_pin    float      a
net_max_unit_vertical_capacitance_scaling_factor
                                             net        float      a
net_max_unit_vertical_capacitance_scaling_factor
                                             physnet    float      a
net_max_unit_vertical_capacitance_scaling_factor
                                             pin        float      a
net_max_unit_vertical_capacitance_scaling_factor
                                             port       float      a
net_max_unit_vertical_resistance_scaling_factor
                                             lib_pin    float      a
net_max_unit_vertical_resistance_scaling_factor
                                             net        float      a
net_max_unit_vertical_resistance_scaling_factor
                                             physnet    float      a
net_max_unit_vertical_resistance_scaling_factor
                                             pin        float      a
net_max_unit_vertical_resistance_scaling_factor
                                             port       float      a
net_max_via_res_scaling_factor               lib_pin    float      a
net_max_via_res_scaling_factor               net        float      a
net_max_via_res_scaling_factor               pin        float      a
net_max_via_res_scaling_factor               port       float      a
net_max_via_resistance                       net        float      a
net_merge_attr                               net        string     a
net_min_unit_horizontal_capacitance_scaling_factor
                                             lib_pin    float      a
net_min_unit_horizontal_capacitance_scaling_factor
                                             net        float      a
net_min_unit_horizontal_capacitance_scaling_factor
                                             physnet    float      a
net_min_unit_horizontal_capacitance_scaling_factor
                                             pin        float      a
net_min_unit_horizontal_capacitance_scaling_factor
                                             port       float      a
net_min_unit_horizontal_resistance_scaling_factor
                                             lib_pin    float      a
net_min_unit_horizontal_resistance_scaling_factor
                                             net        float      a
net_min_unit_horizontal_resistance_scaling_factor
                                             physnet    float      a
net_min_unit_horizontal_resistance_scaling_factor
                                             pin        float      a
net_min_unit_horizontal_resistance_scaling_factor
                                             port       float      a
net_min_unit_vertical_capacitance_scaling_factor
                                             lib_pin    float      a
net_min_unit_vertical_capacitance_scaling_factor
                                             net        float      a
net_min_unit_vertical_capacitance_scaling_factor
                                             physnet    float      a
net_min_unit_vertical_capacitance_scaling_factor
                                             pin        float      a
net_min_unit_vertical_capacitance_scaling_factor
                                             port       float      a
net_min_unit_vertical_resistance_scaling_factor
                                             lib_pin    float      a
net_min_unit_vertical_resistance_scaling_factor
                                             net        float      a
net_min_unit_vertical_resistance_scaling_factor
                                             physnet    float      a
net_min_unit_vertical_resistance_scaling_factor
                                             pin        float      a
net_min_unit_vertical_resistance_scaling_factor
                                             port       float      a
net_min_via_res_scaling_factor               lib_pin    float      a
net_min_via_res_scaling_factor               net        float      a
net_min_via_res_scaling_factor               pin        float      a
net_min_via_res_scaling_factor               port       float      a
net_min_via_resistance                       net        float      a
net_name                                     physport   string     a
net_original_name                            net        string     a
net_pattern_id                               net        integer    a
net_resistance                               net        float      a
net_rise_delay                               pin        float      a
net_rise_delay                               port       float      a
net_soft_layer_constraint_flag               net        boolean    a
net_space                                    physnet    byte_array a
net_space_range                              net        byte_array a
net_space_range                              physnet    byte_array a
net_width                                    net        byte_array a
net_width                                    physnet    byte_array a
net_width_space                              net        byte_array a
new_pg_pin_syntax                            design     boolean    a
new_pg_pin_syntax                            library    boolean    a
new_rc_model_enabled                         lib_cell   boolean    a
newly_uniquified                             design     boolean    a
next_groute_id                               design     integer    a
next_keepout_id                              design     integer    a
next_obstruction_id                          design     integer    a
next_placement_id                            design     integer    a
next_route_id                                design     integer    a
next_state                                   port       boolean    a
nextstate_type                               port       integer    a
nid_compile_total_area_delta_attr            lib_cell   float      a
nid_dft_clk_init_cycles                      design     integer    a
nid_dft_clk_init_cycles                      lib_cell   integer    a
nid_opto_compile_bailout                     design     string     a
nid_opto_compile_bailout                     lib_cell   string     a
nid_taint                                    lib_cell   string     a
no_design_rule                               cell       boolean    a
no_design_rule                               design     boolean    a
no_group_reg                                 cell       boolean    a
no_legalize_fopt                             design     boolean    a
no_legalize_fopt                             lib_cell   boolean    a
no_map                                       cell       boolean    a
no_map                                       design     boolean    a
no_pulldown_pin_property                     library    string     a
no_sequential_degenerates                    design     boolean    a
no_sequential_degenerates                    library    boolean    a
nochange_clock_high_data_high_fall_max       pin        float      a
nochange_clock_high_data_high_fall_min       pin        float      a
nochange_clock_high_data_high_rise_max       pin        float      a
nochange_clock_high_data_high_rise_min       pin        float      a
nochange_clock_high_data_low_fall_max        pin        float      a
nochange_clock_high_data_low_fall_min        pin        float      a
nochange_clock_high_data_low_rise_max        pin        float      a
nochange_clock_high_data_low_rise_min        pin        float      a
nochange_clock_low_data_high_fall_max        pin        float      a
nochange_clock_low_data_high_fall_min        pin        float      a
nochange_clock_low_data_high_rise_max        pin        float      a
nochange_clock_low_data_high_rise_min        pin        float      a
nochange_clock_low_data_low_fall_max         pin        float      a
nochange_clock_low_data_low_fall_min         pin        float      a
nochange_clock_low_data_low_rise_max         pin        float      a
nochange_clock_low_data_low_rise_min         pin        float      a
nom_process                                  library    float      a
nom_temperature                              library    float      a
nom_voltage                                  library    float      a
nonpaired_twin_inc_delay_func                library    string     a
normal_cell_used_as_isolation                cell       boolean    a,r
normal_func_id                               design     string     a
not_on_row                                   cell       boolean    a
num_dist_cap_nets                            design     integer    a
number_of_pins                               lib_cell   integer    a,r
number_of_regions                            design     integer    a
obfuscation                                  design     integer    a
obfuscation                                  lib_cell   integer    a
obj_value_assertion                          cell       string     a
obj_value_assertion                          design     string     a
obj_value_assertion                          lib_cell   string     a
object_class                                 cell       string     a
object_class                                 clock      string     a
object_class                                 design     string     a
object_class                                 net        string     a
object_class                                 physcell   string     a
object_class                                 pin        string     a
object_class                                 port       string     a
object_class                                 power_domain
                                                        string     a
object_is_scan_domain_crossing               cell       string     a
object_is_scan_domain_crossing               lib_pin    string     a
object_is_scan_domain_crossing               pin        string     a
object_is_scan_domain_crossing               port       string     a
object_rtl_name                              lib_pin    string     a
object_rtl_name                              pin        string     a
object_rtl_name                              port       string     a
obs_dim_array                                wiring_keepout
                                                        byte_array a
obsolete_dct_prioritize_area_correlation     lib_cell   boolean    a
obsoleted_implementation_replaced_with       design     string     a
obstruction_id                               phys_layer integer    a
obstruction_layers                           phys_cluster
                                                        byte_array a
obstruction_pool                             design     byte_array a
obstruction_route_type                       phys_cluster
                                                        integer    a
obstruction_route_type                       wiring_keepout
                                                        integer    a
obstruction_set                              phys_cluster
                                                        byte_array a
obstructions                                 phys_cluster
                                                        integer    a
occ_lib_cell_andor21                         design     string     a
occ_lib_cell_andor21                         lib_cell   string     a
occ_lib_cell_andor22                         design     string     a
occ_lib_cell_andor22                         lib_cell   string     a
occ_lib_cell_clkbuf                          design     string     a
occ_lib_cell_clkbuf                          lib_cell   string     a
occ_lib_cell_clkinv                          design     string     a
occ_lib_cell_clkinv                          lib_cell   string     a
occ_lib_cell_nor2                            design     string     a
occ_lib_cell_nor2                            lib_cell   string     a
ocv_arc_depth                                design     float      a
ocv_arc_depth                                library    float      a
ocv_derate_distance_group                    design     string     a
ocv_derate_group                             design     string     a
odl_cell_is_size_only                        cell       boolean    a
odl_cell_marked                              cell       boolean    a
odl_opto_markings_done                       design     boolean    a
odl_opto_markings_done                       lib_cell   boolean    a
ok_for_isolation                             cell       boolean    a
ok_for_isolation                             design     boolean    a
old_pg_pin_syntax                            library    boolean    a
ona_after_incr_done_attr                     lib_cell   boolean    a
one_bit_mux                                  library    string     a
one_bit_selector                             library    string     a
only_design_rule                             cell       boolean    a
only_design_rule                             design     boolean    a
only_hold_time                               cell       boolean    a
only_hold_time                               design     boolean    a
op_cond_name                                 design     string     a
open_drain_function                          port       string     a
open_source_function                         port       string     a
operand_isolation_logic                      cell       boolean    a
operand_isolation_style                      cell       string     a
operator_type                                design     string     a
opt_add_porosity                             design     boolean    a
opt_routability                              design     float      a
opt_ungroup_ref_design                       cell       boolean    a
opt_ungrp2                                   design     boolean    a
opt_ungrp2                                   lib_cell   boolean    a
optimization_stage                           cell       string     a,r
optimize_buffer_trees                        design     boolean    a
optimize_buffer_trees                        lib_cell   boolean    a
optimize_reg_async_transform                 design     integer    a
optimize_reg_async_transform                 lib_cell   integer    a
optimize_reg_check_design                    design     boolean    a
optimize_reg_check_design                    lib_cell   boolean    a
optimize_reg_check_design_verbose            design     boolean    a
optimize_reg_check_design_verbose            lib_cell   boolean    a
optimize_reg_clock_name                      design     string     a
optimize_reg_clock_name                      lib_cell   string     a
optimize_reg_delay_threshold                 design     float      a
optimize_reg_delay_threshold                 lib_cell   float      a
optimize_reg_delay_threshold_step            design     float      a
optimize_reg_delay_threshold_step            lib_cell   float      a
optimize_reg_edge_type                       design     boolean    a
optimize_reg_edge_type                       lib_cell   boolean    a
optimize_reg_justification_effort            design     integer    a
optimize_reg_justification_effort            lib_cell   integer    a
optimize_reg_minimum_period_only             design     boolean    a
optimize_reg_minimum_period_only             lib_cell   boolean    a
optimize_reg_print_critical_loop             design     boolean    a
optimize_reg_print_critical_loop             lib_cell   boolean    a
optimize_reg_retime_latch                    design     boolean    a
optimize_reg_retime_latch                    lib_cell   boolean    a
optimize_reg_sync_transform                  design     integer    a
optimize_reg_sync_transform                  lib_cell   integer    a
optimize_registers                           design     boolean    a
optimize_registers                           lib_cell   boolean    a
optimized_useful_skew                        design     boolean    a
optimized_useful_skew                        lib_cell   boolean    a
opto_stage                                   cell       integer    a
orient                                       physport   integer    a
orientation                                  physcell   string     a
orientation_viol                             cell       boolean    a
orig_name                                    lib_pin    string     a
orig_name                                    pin        string     a,r
orig_name                                    port       string     a,r
origin                                       physcell   string     a
original_design_name                         design     string     a,r
original_design_name                         lib_cell   string     a
original_name                                port       string     a
out_port_count                               lib_cell   integer    a
outline                                      design     byte_array a
output_bsr_cell_type                         port       integer    a
output_inversion                             design     boolean    a
output_not_used                              lib_pin    boolean    a
output_not_used                              port       boolean    a
output_phase_inverted                        cell       boolean    a
output_phase_inverted_delta                  cell       boolean    a
output_signal_level                          port       string     a
output_threshold_pct_fall                    library    float      a
output_threshold_pct_rise                    library    float      a
output_voltage                               port       string     a
output_voltage_range_high                    design     float      a
output_voltage_range_low                     design     float      a
pad_cell                                     design     boolean    a
pad_cell                                     lib_cell   boolean    a
pad_cstr_clock_drvr                          lib_cell   boolean    a
pad_cstr_clock_drvr                          lib_pin    boolean    a
pad_cstr_clock_drvr                          port       boolean    a
pad_cstr_currentlevel                        lib_cell   float      a
pad_cstr_currentlevel                        lib_pin    float      a
pad_cstr_currentlevel                        port       float      a
pad_cstr_drive                               lib_pin    string     a
pad_cstr_drive                               port       string     a
pad_cstr_exact                               lib_pin    string     a
pad_cstr_exact                               port       string     a
pad_cstr_example                             lib_cell   string     a
pad_cstr_example                             lib_pin    string     a
pad_cstr_example                             port       string     a
pad_cstr_iostandard                          lib_pin    string     a
pad_cstr_iostandard                          port       string     a
pad_cstr_jtag                                design     string     a
pad_cstr_jtag                                port       string     a
pad_cstr_no_clock_drvr                       lib_cell   boolean    a
pad_cstr_no_clock_drvr                       lib_pin    boolean    a
pad_cstr_no_clock_drvr                       port       boolean    a
pad_cstr_opendrain                           lib_cell   boolean    a
pad_cstr_opendrain                           lib_pin    boolean    a
pad_cstr_opendrain                           port       boolean    a
pad_cstr_opensource                          lib_cell   boolean    a
pad_cstr_opensource                          lib_pin    boolean    a
pad_cstr_opensource                          port       boolean    a
pad_cstr_pulldown                            lib_cell   boolean    a
pad_cstr_pulldown                            lib_pin    boolean    a
pad_cstr_pulldown                            port       boolean    a
pad_cstr_pullup                              lib_cell   boolean    a
pad_cstr_pullup                              lib_pin    boolean    a
pad_cstr_pullup                              port       boolean    a
pad_cstr_schmitt                             lib_cell   boolean    a
pad_cstr_schmitt                             lib_pin    boolean    a
pad_cstr_schmitt                             port       boolean    a
pad_cstr_slew                                lib_pin    string     a
pad_cstr_slew                                port       string     a
pad_cstr_slewrate                            lib_cell   integer    a
pad_cstr_slewrate                            lib_pin    integer    a
pad_cstr_slewrate                            port       integer    a
pad_cstr_type                                port       string     a
pad_cstr_vih                                 lib_cell   float      a
pad_cstr_vih                                 lib_pin    float      a
pad_cstr_vih                                 port       float      a
pad_cstr_vil                                 lib_cell   float      a
pad_cstr_vil                                 lib_pin    float      a
pad_cstr_vil                                 port       float      a
pad_cstr_vimax                               lib_cell   float      a
pad_cstr_vimax                               lib_pin    float      a
pad_cstr_vimax                               port       float      a
pad_cstr_vimin                               lib_cell   float      a
pad_cstr_vimin                               lib_pin    float      a
pad_cstr_vimin                               port       float      a
pad_cstr_voh                                 lib_cell   float      a
pad_cstr_voh                                 lib_pin    float      a
pad_cstr_voh                                 port       float      a
pad_cstr_vol                                 lib_cell   float      a
pad_cstr_vol                                 lib_pin    float      a
pad_cstr_vol                                 port       float      a
pad_cstr_vomax                               lib_cell   float      a
pad_cstr_vomax                               lib_pin    float      a
pad_cstr_vomax                               port       float      a
pad_cstr_vomin                               lib_cell   float      a
pad_cstr_vomin                               lib_pin    float      a
pad_cstr_vomin                               port       float      a
pad_design_name                              design     string     a
pad_design_type                              design     string     a
pad_disable_val                              design     string     a
pad_hp_time                                  design     float      a
pad_location                                 lib_pin    string     a
pad_location                                 port       string     a
pad_lp_time                                  design     float      a
pad_on_chip                                  design     boolean    a
pad_type                                     design     integer    a
pads_respect_hier                            design     boolean    a
pads_thru_hier                               design     boolean    a
param                                        cell       boolean    a
param                                        design     boolean    a
param                                        port       boolean    a
parent_region                                region     string     a
part                                         design     string     a
part                                         lib_cell   string     a
pass1_area                                   lib_cell   float      a
pco_capture_clock                            lib_pin    boolean    a
pco_capture_clock                            port       boolean    a
pco_override                                 lib_pin    boolean    a
pco_override                                 port       boolean    a
pco_update_clock                             lib_pin    boolean    a
pco_update_clock                             port       boolean    a
pdef_conversion_factor                       design     float      a
pdef_layer_id                                phys_layer integer    a
pdef_lib_name                                design     string     a
pdef_net_non_default_rule                    lib_pin    string     a
pdef_net_non_default_rule                    net        string     a
pdef_net_non_default_rule                    physnet    string     a
pdef_net_non_default_rule                    pin        string     a
pdef_net_non_default_rule                    port       string     a
pdef_route_node_names                        design     byte_array a
pdef_route_pin_names                         design     byte_array a
pdef_route_shape                             design     byte_array a
pdef_route_user_defined                      design     byte_array a
pdef_route_user_defined                      lib_cell   byte_array a
pdef_version                                 design     string     a
pdef_version                                 lib_cell   string     a
pdft_cell_is_scan_cell                       cell       boolean    a
pdft_cmd_call                                design     boolean    a
pdft_cmd_call                                lib_cell   boolean    a
pdft_is_scan_in_pin                          lib_pin    integer    a
pdft_is_scan_in_pin                          pin        integer    a
pdft_is_scan_in_pin                          port       integer    a
pdft_is_scan_info_modified                   design     boolean    a
pdft_is_scan_info_modified                   lib_cell   boolean    a
pdft_is_scan_start_stop_pin                  lib_pin    integer    a
pdft_is_scan_start_stop_pin                  pin        integer    a
pdft_is_scan_start_stop_pin                  port       integer    a
period                                       clock      float      a
period                                       port       float      a
period_multiplier                            port       float      a
permutable_inputs                            design     string     a
phase_inversion                              cell       boolean    a
phase_inversion                              design     boolean    a
phase_inversion                              lib_cell   boolean    a
phase_inversion                              pin        boolean    a
phys_id                                      cell       integer    a
phys_id                                      net        integer    a
phys_id                                      physcell   integer    a
phys_id                                      physnet    integer    a
phys_id                                      placement_keepout
                                                        integer    a
phys_id                                      wiring_keepout
                                                        integer    a
physical_block                               design     boolean    a
physical_cell_height                         cell       integer    a
physical_cell_height                         design     integer    a
physical_cell_width                          cell       integer    a
physical_cell_width                          design     integer    a
physical_scale_factor                        design     integer    a
piece_type                                   library    string     a
pin_based_routing_layer                      lib_pin    string     a
pin_based_routing_layer                      pin        string     a
pin_based_routing_layer                      port       string     a
pin_based_routing_rule                       lib_pin    string     a
pin_based_routing_rule                       pin        string     a
pin_based_routing_rule                       port       string     a
pin_capacitance                              port       string     a
pin_capacitance_max                          pin        float      a
pin_capacitance_min                          pin        float      a
pin_class                                    port       integer    a
pin_constraint_bound_name                    lib_pin    string     a
pin_constraint_bound_type                    lib_pin    integer    a
pin_constraint_exclude_side                  lib_pin    string     a
pin_constraint_offedge_attr                  lib_pin    integer    a
pin_constraint_side_attr                     lib_pin    integer    a
pin_constraint_space_attr                    lib_pin    integer    a
pin_dir                                      physport   integer    a
pin_direction                                port       string     a
pin_done_port_buf                            pin        boolean    a
pin_fault                                    pin        integer    a
pin_function_class                           port       string     a
pin_function_id                              lib_pin    string     a
pin_has_async_check                          pin        boolean    a
pin_has_async_check                          port       boolean    a
pin_has_per_clock_exception                  lib_pin    boolean    a
pin_has_per_clock_exception                  pin        boolean    a
pin_has_per_clock_exception                  port       boolean    a
pin_int_power                                lib_pin    float      a
pin_int_power                                pin        float      a
pin_int_power                                port       float      a
pin_int_power_unit                           lib_pin    string     a
pin_int_power_unit                           pin        string     a
pin_int_power_unit                           port       string     a
pin_is_active_high                           port       boolean    a
pin_is_clock_to_data                         pin        boolean    a
pin_is_clock_to_data_on_current_scn          pin        boolean    a
pin_is_clock_to_data_per_scn                 lib_pin    boolean    a
pin_is_clock_to_data_per_scn                 pin        boolean    a
pin_is_clock_to_data_per_scn                 port       boolean    a
pin_is_dominant_clock                        lib_pin    boolean    a
pin_is_dominant_clock                        pin        boolean    a
pin_is_dominant_clock                        port       boolean    a
pin_is_non_ideal                             pin        boolean    a
pin_is_sda_rcc_marker_dt                     lib_pin    boolean    a
pin_lao_ctrl_flag                            lib_pin    integer    a
pin_lao_ctrl_flag                            pin        integer    a,r
pin_lao_ctrl_flag                            port       integer    a,r
pin_lao_h_layer                              lib_pin    integer    a
pin_lao_h_layer                              pin        integer    a,r
pin_lao_h_layer                              port       integer    a,r
pin_lao_rule_id                              lib_pin    integer    a
pin_lao_rule_id                              pin        integer    a,r
pin_lao_rule_id                              port       integer    a,r
pin_lao_v_layer                              lib_pin    integer    a
pin_lao_v_layer                              pin        integer    a,r
pin_lao_v_layer                              port       integer    a,r
pin_mog_func_id                              lib_pin    string     a
pin_name                                     pin        string     a
pin_name_map                                 design     byte_array a
pin_number                                   cell       integer    a
pin_on_clock_network                         pin        boolean    a
pin_on_clock_network_on_current_scn          pin        boolean    a
pin_on_clock_network_per_scn                 lib_pin    boolean    a
pin_on_clock_network_per_scn                 pin        boolean    a
pin_on_clock_network_per_scn                 port       boolean    a
pin_power                                    design     float      a
pin_properties                               pin        string     a
pin_properties                               port       string     a
pin_recv_been_processed                      library    boolean    a
pin_sense                                    port       boolean    a
pin_shape                                    physport   integer    a
pin_snapping                                 design     boolean    a
pin_snapping                                 lib_cell   boolean    a
pin_type                                     physport   integer    a
pin_type_name                                port       string     a
pin_used_in_function                         port       boolean    a
pin_used_in_input_map                        port       boolean    a
pipe_stall                                   port       string     a
pipeline_design                              design     boolean    a
pipeline_design                              lib_cell   boolean    a
pipeline_stages                              cell       integer    a
place_in_x1                                  cell       integer    a
place_in_x1                                  physcell   integer    a
place_in_x2                                  cell       integer    a
place_in_x2                                  physcell   integer    a
place_in_y1                                  cell       integer    a
place_in_y1                                  physcell   integer    a
place_in_y2                                  cell       integer    a
place_in_y2                                  physcell   integer    a
placeholder_dont_touch                       net        boolean    a,r
placement_obstructions                       phys_cluster
                                                        boolean    a
placement_pool                               design     byte_array a
placer_length_cons                           net        float      a
placer_weight                                net        float      a
plmgr_nid_space_attr                         design     string     a
plmgr_nid_space_attr                         lib_cell   string     a
plopt_skip_init_place                        design     boolean    a
plopt_skip_init_place                        lib_cell   boolean    a
plopt_skip_pre_condition                     design     boolean    a
plopt_skip_pre_condition                     lib_cell   boolean    a
plus_skew                                    port       float      a
plus_uncertainty                             clock      float      a
plus_uncertainty                             lib_pin    float      a
plus_uncertainty                             pin        float      a
plus_uncertainty                             port       float      a
pmf_ref_lib_name                             cell       string     a
pmf_ref_name                                 cell       string     a
popt_placer_max_cell_density_threshold       design     integer    a
popt_placer_max_cell_density_threshold       lib_cell   integer    a
port_created_by_core_wrapper                 cell       string     a
port_created_outside_dft                     lib_pin    boolean    a
port_dont_snap                               lib_pin    boolean    a
port_dont_snap                               port       boolean    a
port_fault                                   port       integer    a
port_group_info                              cell       byte_array a
port_group_info                              port       byte_array a
port_group_loc                               bound      byte_array a
port_group_order                             bound      integer    a
port_group_pitch                             bound      integer    a
port_height                                  lib_pin    integer    a
port_height                                  port       integer    a
port_is_data_port                            lib_pin    boolean    a
port_is_data_port                            port       boolean    a
port_is_pad                                  lib_pin    boolean    a
port_is_pad                                  port       boolean    a
port_layer_name                              cell       string     a
port_layer_name                              lib_pin    string     a
port_layer_name                              port       string     a
port_offset                                  lib_pin    integer    a
port_offset                                  port       integer    a
port_order                                   lib_pin    integer    a
port_order                                   port       integer    a
port_ordering                                lib_pin    integer    a
port_ordering                                port       integer    a
port_siding                                  lib_pin    integer    a
port_width                                   lib_pin    integer    a
port_width                                   port       integer    a
post_layout_opto                             design     boolean    a
post_vh_design                               design     boolean    a
post_vh_design                               lib_cell   boolean    a
pow_strap_viol                               cell       boolean    a
power_analysis_effort                        design     integer    a
power_analysis_effort                        lib_cell   integer    a
power_cell_type                              design     integer    a
power_clock_gate_enable                      lib_pin    boolean    a
power_clock_gate_enable                      pin        boolean    a
power_clock_gate_enable                      port       boolean    a
power_controller_instance_name               design     string     a
power_controller_instance_name               lib_cell   string     a
power_do_rticg                               design     boolean    a
power_do_rticg                               lib_cell   boolean    a
power_down                                   cell       boolean    a
power_down                                   design     boolean    a
power_down                                   lib_cell   boolean    a
power_down_function                          port       string     a
power_gating_cell                            design     string     a
power_gating_cell                            lib_cell   string     a
power_gating_style                           cell       string     a,r
power_gating_style                           lib_pin    string     a,r
power_gating_style                           pin        string     a,r
power_gating_style                           port       string     a,r
power_group_flags                            cell       integer    a
power_group_flags                            lib_pin    integer    a
power_group_flags                            port       integer    a
power_histogram_exclude_ge                   design     float      a
power_histogram_exclude_le                   design     float      a
power_histogram_flag                         design     boolean    a
power_info_requested                         design     boolean    a,r
power_info_requested                         lib_cell   boolean    a
power_leaf_cell_pin_class                    lib_pin    integer    a
power_leaf_cell_pin_class                    pin        integer    a
power_leaf_cell_pin_class                    port       integer    a
power_model                                  design     string     a
power_opt_clock_gating                       design     boolean    a
power_opt_clock_gating                       lib_cell   boolean    a
power_opt_dynamic_power_effort               design     string     a
power_opt_dynamic_power_effort               lib_cell   string     a
power_opt_dynamic_power_option               design     boolean    a
power_opt_dynamic_power_option               lib_cell   boolean    a
power_opt_leakage_power_effort               design     string     a
power_opt_leakage_power_effort               lib_cell   string     a
power_opt_leakage_power_option               design     boolean    a
power_opt_leakage_power_option               lib_cell   boolean    a
power_opt_low_power_placement                design     boolean    a
power_opt_low_power_placement                lib_cell   boolean    a
power_pin_class                              lib_pin    integer    a,r
power_pin_class                              pin        integer    a,r
power_pin_class                              port       integer    a,r
power_rail_connection                        design     string     a
power_rail_connection                        lib_cell   string     a
power_retention_cg                           cell       string     a
power_retention_cg                           design     string     a
power_retention_cg                           lib_cell   string     a
power_sg_gating_bank                         cell       integer    a
power_syth_rep                               cell       boolean    a
power_unit                                   library    integer    a
pp_class                                     port       integer    a
pp_sense                                     port       boolean    a
ppl_areset_polarity                          cell       string     a
ppl_areset_polarity                          design     string     a
ppl_areset_polarity                          lib_cell   string     a
ppl_areset_port                              cell       string     a
ppl_areset_port                              design     string     a
ppl_areset_port                              lib_cell   string     a
ppl_clock_polarity                           cell       string     a
ppl_clock_polarity                           design     string     a
ppl_clock_polarity                           lib_cell   string     a
ppl_clock_port                               cell       string     a
ppl_clock_port                               design     string     a
ppl_clock_port                               lib_cell   string     a
ppl_pipestall_polarity                       cell       string     a
ppl_pipestall_polarity                       design     string     a
ppl_pipestall_polarity                       lib_cell   string     a
ppl_pipestall_port                           cell       string     a
ppl_pipestall_port                           design     string     a
ppl_pipestall_port                           lib_cell   string     a
ppl_sreset_polarity                          cell       string     a
ppl_sreset_polarity                          design     string     a
ppl_sreset_polarity                          lib_cell   string     a
ppl_sreset_port                              cell       string     a
ppl_sreset_port                              design     string     a
ppl_sreset_port                              lib_cell   string     a
ppl_stages                                   cell       integer    a
ppl_stages                                   design     integer    a
ppl_stages                                   lib_cell   integer    a
pre_route_fopt_mode                          design     boolean    a
pre_route_fopt_mode                          lib_cell   boolean    a
preferred                                    lib_cell   boolean    a
preferred_input_pad_voltage                  library    string     a
preferred_output_pad_slew_rate_control       library    integer    a
preferred_output_pad_voltage                 library    string     a
preserve_boundary                            design     string     a
preserve_boundary                            lib_cell   string     a
preserve_hierarchy                           cell       boolean    a
preserve_hierarchy                           lib_pin    boolean    a
preserve_hierarchy                           pin        boolean    a
preserve_hierarchy                           port       boolean    a
preserved_func_delay                         design     float      a
presto_cell_ram_map                          cell       boolean    a
presto_design_ram_map                        design     boolean    a
presto_gtech_count                           cell       integer    a
pri                                          physnet    integer    a
primary_cts_corner                           design     string     a
primary_cts_corner                           lib_cell   string     a
primary_output                               design     string     a
priority_set_id                              design     integer    a
probe_point                                  port       boolean    a
propagated_clock                             clock      boolean    a
propagated_clock                             lib_pin    boolean    a
propagated_clock                             pin        boolean    a
propagated_clock                             port       boolean    a
propagated_interface_logic                   design     boolean    a
propagated_interface_logic                   lib_cell   boolean    a
propagated_keepout                           placement_keepout
                                                        boolean    a
propagated_keepout                           wiring_keepout
                                                        boolean    a
properties                                   design     string     a
proprietor                                   cell       string     a
psnmp_flags                                  cell       integer    a
psnmp_flags                                  lib_pin    integer    a
psnmp_flags                                  net        integer    a
psnmp_flags                                  pin        integer    a
psnmp_flags                                  port       integer    a
psnmp_oname                                  cell       string     a
psnmp_oname                                  lib_pin    string     a
psnmp_oname                                  net        string     a
psnmp_oname                                  pin        string     a
psnmp_oname                                  port       string     a
psnmp_phase_inverted_flag                    lib_pin    boolean    a
psnmp_snames                                 cell       string     a
psnmp_snames                                 lib_pin    string     a
psnmp_snames                                 net        string     a
psnmp_snames                                 pin        string     a
psnmp_snames                                 port       string     a
psw_has_dummy_driver                         power_switch
                                                        string     a
psyn_flag                                    phys_layer integer    a
psyn_opto_tns_effort                         design     string     a
psyn_opto_tns_effort                         lib_cell   string     a
pull_down_function                           port       string     a
pull_up_function                             port       string     a
pulling_resistance_unit                      library    integer    a
purpose_name                                 phys_layer string     a
pwlm_bbox_lens_x                             design     float      a
pwlm_bbox_lens_y                             design     float      a
pwr_cg_cell_is_replaced_integrated           cell       boolean    a
pwr_cg_cell_user_group_count                 cell       integer    a
pwr_cg_cell_user_group_is_unique             cell       boolean    a
pwr_cg_cg_register_user_group                cell       integer    a
pwr_cg_clk_edge_conflict                     cell       integer    a
pwr_cg_clk_enable                            cell       boolean    a
pwr_cg_clock_edge                            lib_pin    integer    a
pwr_cg_clock_edge                            port       integer    a
pwr_cg_count_for_register                    cell       integer    a
pwr_cg_ctrl_cond                             cell       boolean    a
pwr_cg_design_edge_type                      cell       boolean    a
pwr_cg_design_edge_type                      design     boolean    a
pwr_cg_design_edge_type                      lib_cell   boolean    a
pwr_cg_design_has_always_enabled_cg          design     boolean    a
pwr_cg_design_has_always_enabled_cg          lib_cell   boolean    a
pwr_cg_design_has_clock_gating               design     boolean    a
pwr_cg_design_has_clock_gating               lib_cell   boolean    a
pwr_cg_design_has_phys_aware_cg              lib_cell   boolean    a
pwr_cg_design_has_ungrouped_cells            cell       integer    a
pwr_cg_design_has_ungrouped_cells            design     boolean    a
pwr_cg_design_has_ungrouped_cells            lib_cell   boolean    a
pwr_cg_design_is_clock_gating                design     boolean    a
pwr_cg_design_is_clock_gating                lib_cell   boolean    a
pwr_cg_design_is_clock_gating_obs            design     boolean    a
pwr_cg_design_is_clock_gating_obs            lib_cell   boolean    a
pwr_cg_design_may_have_integrated            design     boolean    a
pwr_cg_design_may_have_integrated            lib_cell   boolean    a
pwr_cg_design_no_split                       design     boolean    a
pwr_cg_design_no_split                       lib_cell   boolean    a
pwr_cg_dont_rebalance                        cell       boolean    a
pwr_cg_dont_use                              cell       boolean    a
pwr_cg_dont_use                              design     boolean    a
pwr_cg_dont_use                              lib_cell   boolean    a
pwr_cg_gate_func                             cell       integer    a
pwr_cg_gated_cell_name                       cell       string     a
pwr_cg_gating_group                          cell       integer    a
pwr_cg_gating_group                          pin        integer    a
pwr_cg_gating_group_count                    design     integer    a
pwr_cg_gating_group_count                    lib_cell   integer    a
pwr_cg_gating_sub_group                      cell       integer    a
pwr_cg_gating_sub_group                      pin        integer    a
pwr_cg_hookup_net                            net        boolean    a
pwr_cg_identification_was_executed           design     boolean    a
pwr_cg_identification_was_executed           lib_cell   boolean    a
pwr_cg_in_ex_cell                            cell       boolean    a
pwr_cg_in_ex_reg                             cell       boolean    a
pwr_cg_inc_exc_reg                           cell       string     a
pwr_cg_inclusion_criteria                    cell       integer    a
pwr_cg_inclusion_criteria                    design     integer    a
pwr_cg_inclusion_criteria                    lib_cell   integer    a
pwr_cg_inclusion_criteria                    power_domain
                                                        integer    a
pwr_cg_inclusion_criteria_pass1_spread       cell       boolean    a
pwr_cg_ins_cg_invoked                        lib_cell   boolean    a
pwr_cg_is_replaced                           cell       boolean    a
pwr_cg_is_ungated_registers_info             lib_cell   boolean    a
pwr_cg_late_signal                           net        boolean    a
pwr_cg_max_fanout                            cell       integer    a
pwr_cg_max_fanout                            design     integer    a
pwr_cg_max_fanout                            lib_cell   integer    a
pwr_cg_mbicg                                 cell       boolean    a
pwr_cg_min_width                             cell       integer    a
pwr_cg_net_func                              net        integer    a
pwr_cg_non_gating_group                      cell       integer    a
pwr_cg_non_gating_group_count                design     integer    a
pwr_cg_non_gating_group_count                lib_cell   integer    a
pwr_cg_obs_enable_cnct                       lib_pin    boolean    a
pwr_cg_obs_enable_cnct                       pin        boolean    a
pwr_cg_obs_enable_cnct                       port       boolean    a
pwr_cg_pin_func                              lib_pin    integer    a
pwr_cg_pin_func                              pin        integer    a
pwr_cg_pin_func                              port       integer    a
pwr_cg_pin_test_se                           lib_pin    boolean    a
pwr_cg_pin_test_se                           pin        boolean    a
pwr_cg_pin_test_se                           port       boolean    a
pwr_cg_preservation_type                     cell       string     a
pwr_cg_remove_clock_gating_type              cell       integer    a
pwr_cg_remove_clock_gating_type              pin        integer    a
pwr_cg_rewire_new_cell                       cell       string     a
pwr_cg_rewire_new_cell                       pin        string     a
pwr_cg_rewire_new_sub_group                  cell       integer    a
pwr_cg_rewire_new_sub_group                  pin        integer    a
pwr_cg_rewire_target_count                   cell       integer    a
pwr_cg_seqcg_type                            cell       integer    a
pwr_cg_style_options                         lib_cell   string     a
pwr_cg_weak_expr                             design     string     a
pwr_cg_weak_expr                             lib_cell   string     a
pwr_cg_weak_factor                           net        boolean    a
pwr_ct_cell_internal_power                   lib_pin    float      a
pwr_ct_cell_internal_power_unit              lib_pin    string     a
pwr_ct_cell_leakage_power                    lib_pin    float      a
pwr_ct_cell_leakage_power_unit               lib_pin    string     a
pwr_ct_net_pin_switching_power               lib_pin    float      a
pwr_ct_net_switching_power                   lib_pin    float      a
pwr_ct_net_switching_power_unit              lib_pin    string     a
pwr_ct_net_wire_switching_power              lib_pin    float      a
pwr_cte_abandoned_attr                       lib_cell   boolean    a
pwr_cte_requested                            lib_cell   boolean    a
pwr_derate_internal_power_attr               cell       float      a
pwr_derate_internal_power_attr               design     float      a
pwr_derate_internal_power_attr               lib_cell   float      a
pwr_derate_internal_power_source_attr        cell       string     a
pwr_derate_internal_power_source_attr        design     string     a
pwr_derate_internal_power_source_attr        lib_cell   string     a
pwr_derate_leakage_power_attr                cell       float      a
pwr_derate_leakage_power_attr                design     float      a
pwr_derate_leakage_power_attr                lib_cell   float      a
pwr_derate_leakage_power_source_attr         cell       string     a
pwr_derate_leakage_power_source_attr         design     string     a
pwr_derate_leakage_power_source_attr         lib_cell   string     a
pwr_derate_switching_power_attr              cell       float      a
pwr_derate_switching_power_attr              design     float      a
pwr_derate_switching_power_attr              lib_cell   float      a
pwr_derate_switching_power_source_attr       cell       string     a
pwr_derate_switching_power_source_attr       design     string     a
pwr_derate_switching_power_source_attr       lib_cell   string     a
pwr_hvt_flow                                 lib_cell   boolean    a
pwr_low_power_placement                      design     boolean    a
pwr_low_power_placement                      lib_cell   boolean    a
pwr_net_cap                                  net        float      a
pwr_preserve_cg                              cell       boolean    a
pwr_sa_implied                               lib_pin    boolean    a
pwr_sa_implied                               net        boolean    a
pwr_sa_implied                               pin        boolean    a
pwr_sa_implied                               port       boolean    a
pwr_sg_inclusion_criteria                    cell       integer    a
pwr_sg_inclusion_criteria                    design     integer    a
pwr_sg_inclusion_criteria                    lib_cell   integer    a
pwr_sg_inclusion_criteria                    power_domain
                                                        integer    a
pwr_sg_is_ungated_registers_info             lib_cell   boolean    a
pwr_sg_sp                                    lib_pin    float      a
pwr_sg_sp                                    net        float      a
pwr_sg_sp                                    pin        float      a
pwr_sg_sp                                    port       float      a
pwr_sg_tr                                    lib_pin    float      a
pwr_sg_tr                                    net        float      a
pwr_sg_tr                                    pin        float      a
pwr_sg_tr                                    port       float      a
pwr_trace_sa_info_attr                       lib_pin    boolean    a
rc_cong_biased                               net        boolean    a
rc_ignored_layer_names                       design     string     a
rc_ignored_layer_names                       lib_cell   string     a
rc_pattern_priority                          design     string     a
rc_pattern_priority                          lib_cell   string     a
rc_scaling_max_id                            design     integer    a
rc_scaling_max_id                            lib_cell   integer    a
rc_scaling_number                            design     integer    a
rc_scaling_number                            lib_cell   integer    a
rc_scaling_pattern_number                    design     integer    a
rc_scaling_pattern_number                    lib_cell   integer    a
read_port_name                               cell       string     a
read_sched_step                              cell       integer    a
read_script                                  design     boolean    a
receiver_fall_transition_max                 pin        float      a
receiver_fall_transition_max                 port       float      a
receiver_fall_transition_min                 pin        float      a
receiver_fall_transition_min                 port       float      a
receiver_rise_transition_max                 pin        float      a
receiver_rise_transition_max                 port       float      a
receiver_rise_transition_min                 pin        float      a
receiver_rise_transition_min                 port       float      a
recovery_clock_fall_data_fall_max            pin        float      a
recovery_clock_fall_data_fall_min            pin        float      a
recovery_clock_fall_data_rise_max            pin        float      a
recovery_clock_fall_data_rise_min            pin        float      a
recovery_clock_rise_data_fall_max            pin        float      a
recovery_clock_rise_data_fall_min            pin        float      a
recovery_clock_rise_data_rise_max            pin        float      a
recovery_clock_rise_data_rise_min            pin        float      a
rect_x1                                      phys_cluster
                                                        float      a
rect_x2                                      phys_cluster
                                                        float      a
rect_y1                                      phys_cluster
                                                        float      a
rect_y2                                      phys_cluster
                                                        float      a
rectangle_array                              region     byte_array a
rectilinear_movebound                        cell       byte_array a
rectilinear_movebound                        phys_cluster
                                                        byte_array a
rectilinear_movebound                        port       byte_array a
redundancy_removal                           cell       boolean    a
redundancy_removal                           design     boolean    a
ref_dont_touch                               cell       boolean    a
ref_is_unlinkable                            cell       boolean    a
ref_name                                     cell       string     a
reference_plib                               phys_layer string     a
reg_async_gating                             cell       integer    a,r
reg_async_gating                             pin        integer    a,r
reg_group_name                               cell       string     a
region_area                                  cell       float      a
region_area                                  region     float      a
region_bbox_llx                              cell       integer    a
region_bbox_lly                              cell       integer    a
region_bbox_urx                              cell       integer    a
region_bbox_ury                              cell       integer    a
region_name                                  cell       string     a
region_rc_parameters                         design     byte_array a
region_rc_parameters_number                  design     integer    a
region_rc_parameters_number                  lib_cell   integer    a
region_utilization                           cell       float      a
region_utilization                           region     float      a
register_list                                cell       string     a
register_max_fanout                          cell       float      a
register_max_fanout                          design     float      a
register_max_fanout                          lib_cell   float      a
register_merging                             cell       integer    a,r
register_merging                             design     integer    a,r
register_merging                             lib_cell   integer    a,r
register_phase_inversion                     cell       integer    a,r
register_phase_inversion                     design     integer    a,r
register_phase_inversion                     lib_cell   integer    a,r
register_replication                         cell       integer    a,r
register_uninitialized_value                 cell       integer    a,r
regular_licenses                             design     string     a
related_clock                                lib_pin    string     a
related_clock                                net        string     a
related_clock                                pin        string     a
related_clock                                port       string     a
related_ground_net_name                      pin        string     a
related_ground_net_name                      port       string     a
related_ground_pin_index                     port       byte_array a
related_ground_pins                          port       string     a
related_power_net_name                       pin        string     a
related_power_net_name                       port       string     a
related_power_pin_index                      port       byte_array a
related_power_pins                           port       string     a
related_supply_default_primary               lib_pin    boolean    a
related_supply_default_primary               pin        boolean    a,r
related_supply_default_primary               port       boolean    a,r
relative_location                            cell       string     a
relaxed_pvt_compiled_design                  lib_cell   boolean    a
relaxed_pvt_design                           lib_cell   boolean    a
relaxed_pvt_power_domain                     power_domain
                                                        boolean    a
removal_clock_fall_data_fall_max             pin        float      a
removal_clock_fall_data_fall_min             pin        float      a
removal_clock_fall_data_rise_max             pin        float      a
removal_clock_fall_data_rise_min             pin        float      a
removal_clock_rise_data_fall_max             pin        float      a
removal_clock_rise_data_fall_min             pin        float      a
removal_clock_rise_data_rise_max             pin        float      a
removal_clock_rise_data_rise_min             pin        float      a
remove_constant_register                     cell       boolean    a
remove_constant_register                     design     boolean    a
remove_constant_register                     lib_cell   boolean    a
remove_multibit                              cell       boolean    a
remove_unloaded_register                     cell       boolean    a
remove_unloaded_register                     design     boolean    a
remove_unloaded_register                     lib_cell   boolean    a
repeater_net_dont_touch                      net        boolean    a,r
repeater_size_only                           cell       integer    a,r
replace_by                                   design     string     a
replace_fpga_flag                            design     boolean    a
replace_fpga_hierarchy                       design     boolean    a
report_mis_violation_attr                    lib_cell   string     a
resistance_unit                              library    integer    a
resistive_0_function                         port       string     a
resistive_1_function                         port       string     a
resistive_function                           port       string     a
resource_allocation                          design     string     a
resource_allocation                          lib_cell   string     a
resource_implementation                      design     string     a
resource_implementation                      lib_cell   string     a
restiction                                   physnet    integer    a
restore_action                               port       integer    a
restore_condition                            port       string     a
restore_edge_type                            port       integer    a
restrictions                                 cell       integer    a
restrictions                                 lib_pin    integer    a
restrictions                                 phys_cluster
                                                        integer    a
restrictions                                 physcell   integer    a
restrictions                                 physport   integer    a
restrictions                                 port       integer    a
resyn_off                                    cell       boolean    a
resyn_off                                    design     boolean    a
resyn_off                                    lib_cell   boolean    a
retention_cell                               design     string     a
retention_cell                               lib_cell   string     a
retention_element_lists                      lib_cell   string     a
retention_group                              net        string     a
retention_pin_class                          lib_pin    integer    a
retention_pin_class                          pin        integer    a
retention_pin_class                          port       integer    a
retention_restore_net                        cell       string     a
retention_restore_net                        lib_pin    string     a
retention_restore_net                        pin        string     a
retention_restore_net                        port       string     a
retention_restore_sense                      cell       integer    a
retention_restore_sense                      lib_pin    integer    a
retention_restore_sense                      pin        integer    a
retention_restore_sense                      port       integer    a
retention_save_net                           cell       string     a
retention_save_net                           lib_pin    string     a
retention_save_net                           pin        string     a
retention_save_net                           port       string     a
retention_save_sense                         cell       integer    a
retention_save_sense                         lib_pin    integer    a
retention_save_sense                         pin        integer    a
retention_save_sense                         port       integer    a
retention_style                              cell       string     a
retiming_backward_bound                      cell       integer    a
retiming_flop                                cell       boolean    a
retiming_flop                                lib_pin    boolean    a
retiming_flop                                pin        boolean    a
retiming_flop                                port       boolean    a
retiming_flop_hold_begin                     cell       boolean    a
retiming_flop_hold_begin                     lib_pin    boolean    a
retiming_flop_hold_begin                     pin        boolean    a
retiming_flop_hold_begin                     port       boolean    a
retiming_flop_hold_end                       cell       boolean    a
retiming_flop_hold_end                       lib_pin    boolean    a
retiming_flop_hold_end                       pin        boolean    a
retiming_flop_hold_end                       port       boolean    a
retiming_forward_bound                       cell       integer    a
retn_dont_touch                              cell       boolean    a,r
right_pin_limit                              design     integer    a
right_pin_limit                              lib_cell   integer    a
rise_arrival                                 port       float      a
rise_capacitance                             port       float      a
rise_capacitance_lower                       port       float      a
rise_capacitance_upper                       port       float      a
rise_cell_delay_no_transition                pin        boolean    a
rise_current_slope_after_threshold           port       float      a
rise_current_slope_before_threshold          port       float      a
rise_delay                                   clock      float      a
rise_delay                                   lib_pin    float      a
rise_delay                                   pin        float      a
rise_delay                                   port       float      a
rise_drive                                   lib_pin    float      a
rise_drive                                   port       float      a
rise_min_delay                               clock      float      a
rise_min_delay                               lib_pin    float      a
rise_min_delay                               pin        float      a
rise_min_delay                               port       float      a
rise_net_delay_with_transition               net        boolean    a
rise_required                                port       float      a
rise_threshold_factor                        port       float      a
rise_time_after_threshold                    port       float      a
rise_time_before_threshold                   port       float      a
rise_wire_drive                              port       float      a
roi_cell_dont_isolate                        design     boolean    a
roi_cell_dont_isolate                        lib_cell   boolean    a
roi_cell_is_isolated                         design     boolean    a
roi_cell_is_isolated                         lib_cell   boolean    a
roi_cell_sig                                 cell       string     a
roi_dg_flags                                 cell       integer    a
roi_dg_flags                                 design     integer    a
roi_dg_flags                                 lib_cell   integer    a
roi_dg_retime_clk_period                     cell       float      a
roi_dg_retime_clk_period                     design     float      a
roi_dg_retime_clk_period                     lib_cell   float      a
roi_do_datapath_gating                       cell       integer    a
roi_do_datapath_gating                       design     integer    a
roi_do_datapath_gating                       lib_cell   integer    a
roi_do_operand_isolation                     cell       boolean    a
roi_do_operand_isolation                     design     boolean    a
roi_do_operand_isolation                     lib_cell   boolean    a
roi_dont_isolate_operands                    cell       boolean    a
roi_gating_style                             cell       integer    a
roi_gating_style                             design     integer    a
roi_gating_style                             lib_cell   integer    a
roi_isolate_operands                         cell       boolean    a
roi_isolation_gain                           cell       float      a
roi_isolation_style                          cell       integer    a
roi_num_gated_ops                            cell       integer    a
roi_num_gated_ops                            design     integer    a
roi_num_gated_ops                            lib_cell   integer    a
roi_num_ungated_ops                          cell       integer    a
roi_num_ungated_ops                          design     integer    a
roi_num_ungated_ops                          lib_cell   integer    a
roi_orig_data                                pin        boolean    a
ropt_fopt_drc_net                            design     string     a
ropt_fopt_drc_net                            lib_cell   string     a
ropt_fopt_drc_pin                            design     string     a
ropt_fopt_drc_pin                            lib_cell   string     a
ropt_fopt_effort                             design     string     a
ropt_fopt_effort                             lib_cell   string     a
ropt_fopt_hold_endpoint                      design     string     a
ropt_fopt_hold_endpoint                      lib_cell   string     a
ropt_fopt_hold_margin                        design     string     a
ropt_fopt_hold_margin                        lib_cell   string     a
ropt_fopt_mode                               design     string     a
ropt_fopt_mode                               lib_cell   string     a
ropt_fopt_setup_endpoint                     design     string     a
ropt_fopt_setup_endpoint                     lib_cell   string     a
ropt_fopt_setup_margin                       design     string     a
ropt_fopt_setup_margin                       lib_cell   string     a
ropt_fopt_xtalk                              design     string     a
ropt_fopt_xtalk                              lib_cell   string     a
route_data                                   net        byte_array a
route_data                                   physnet    byte_array a
route_opt_dummy1                             design     string     a
route_opt_dummy1                             lib_cell   string     a
route_opt_dummy2                             design     boolean    a
route_opt_dummy2                             lib_cell   boolean    a
route_opt_dummy3                             design     integer    a
route_opt_dummy3                             lib_cell   integer    a
route_opt_eco_sr_loop                        design     integer    a
route_opt_eco_sr_loop                        lib_cell   integer    a
route_opt_enable_port_punching               design     boolean    a
route_opt_enable_port_punching               lib_cell   boolean    a
route_opt_fix_hold_mode                      design     string     a
route_opt_fix_hold_mode                      lib_cell   string     a
route_opt_groute_congestion_map              design     string     a
route_opt_groute_congestion_map              lib_cell   string     a
route_opt_groute_mode                        design     integer    a
route_opt_groute_mode                        lib_cell   integer    a
route_opt_no_port_punching                   design     string     a
route_opt_no_port_punching                   lib_cell   string     a
route_opt_route_runtime_limit                design     integer    a
route_opt_route_runtime_limit                lib_cell   integer    a
route_opt_route_threshold                    design     integer    a
route_opt_route_threshold                    lib_cell   integer    a
route_opt_sr_loop                            design     integer    a
route_opt_sr_loop                            lib_cell   integer    a
route_opt_ta_xtalk_mode                      design     integer    a
route_opt_ta_xtalk_mode                      lib_cell   integer    a
route_opt_wvia_sr_loop                       design     integer    a
route_opt_wvia_sr_loop                       lib_cell   integer    a
route_opt_xtalk_loop                         design     integer    a
route_opt_xtalk_loop                         lib_cell   integer    a
route_opt_xtalk_sr_loop                      design     integer    a
route_opt_xtalk_sr_loop                      lib_cell   integer    a
route_percentage                             phys_layer float      a
route_pool                                   design     byte_array a
route_pool_filename                          design     string     a
route_pool_horizontal_id                     phys_layer integer    a
route_pool_vertical_id                       phys_layer integer    a
route_user_attr_pool                         design     byte_array a
routing_track_offset_x                       design     integer    a
routing_track_offset_x                       lib_cell   integer    a
routing_track_offset_y                       design     integer    a
routing_track_offset_y                       lib_cell   integer    a
routing_utilization                          library    float      a
routing_weight                               net        integer    a
routing_weight                               physnet    integer    a
row_name                                     design     string     a
row_orient                                   phys_cluster
                                                        string     a
row_type                                     design     integer    a
rp_change_name_attr                          design     string     a
rp_change_name_attr                          lib_cell   string     a
rp_change_name_is_processed_attr             design     boolean    a
rp_change_name_is_processed_attr             lib_cell   boolean    a
rp_index                                     cell       byte_array a
rp_orientation                               cell       byte_array a
rp_override_pin_align_name                   cell       byte_array a
rpid_number                                  design     integer    a
rsop_mutex_cv_count                          design     integer    a
rsop_mutex_cv_count                          lib_cell   integer    a
rsop_mutex_st_count                          design     integer    a
rsop_mutex_st_count                          lib_cell   integer    a
rt66_gc_cols                                 design     byte_array a
rt66_gc_rows                                 design     byte_array a
rt66_gc_rows                                 lib_cell   byte_array a
rt66_glory                                   design     boolean    a
rt66_glory                                   lib_cell   boolean    a
rtl_cap                                      pin        float      a
rtl_cap                                      port       float      a
rtl_min_cap                                  pin        float      a
rtl_min_cap                                  port       float      a
rtl_min_res                                  pin        float      a
rtl_min_res                                  port       float      a
rtl_res                                      lib_pin    float      a
rtl_res                                      pin        float      a
rtl_res                                      port       float      a
rtldrc_hdl_src_line                          cell       integer    a
rtldrc_hdl_src_line                          lib_pin    integer    a
rtldrc_hdl_src_line                          net        integer    a
rtldrc_hdl_src_line                          port       integer    a
safety_core_group                            lib_pin    string     a
safety_core_rule                             lib_pin    string     a
safety_error_code_group                      lib_pin    string     a
safety_error_code_rule                       lib_pin    string     a
safety_register_group                        lib_pin    string     a
safety_register_rule                         lib_pin    string     a
safety_register_rule_target                  lib_pin    boolean    a
safety_registers                             lib_pin    integer    a
saif_toggle_rate_flag                        lib_pin    boolean    a
saif_toggle_rate_flag                        net        boolean    a
saif_toggle_rate_flag                        pin        boolean    a
saif_toggle_rate_flag                        port       boolean    a
save_action                                  port       integer    a
save_condition                               port       string     a
sb_degen_fid                                 design     string     a
sb_port_cnt                                  design     integer    a
scalar_power_lut_template_set                library    boolean    a
scaling_factors                              design     string     a
scan                                         cell       boolean    a
scan                                         design     boolean    a
scan                                         net        boolean    a
scan                                         pin        boolean    a
scan                                         port       boolean    a
scan_bidir_port_mode                         lib_pin    integer    a
scan_bidir_port_mode                         port       integer    a
scan_chain                                   cell       integer    a
scan_chain                                   design     integer    a
scan_chain                                   net        integer    a
scan_chain                                   pin        integer    a
scan_chain                                   port       integer    a
scan_chain_cell                              cell       boolean    a
scan_chain_cell                              design     boolean    a
scan_chain_cell                              lib_cell   boolean    a
scan_chains_reordered_in_compile             design     boolean    a
scan_chains_reordered_in_compile             lib_cell   boolean    a
scan_core                                    design     boolean    a
scan_element                                 cell       boolean    a
scan_element                                 design     boolean    a
scan_element                                 lib_cell   boolean    a
scan_element                                 lib_pin    boolean    a
scan_element                                 net        boolean    a
scan_element                                 pin        boolean    a
scan_end_of_chain_lockup                     cell       boolean    a
scan_end_of_chain_lockup                     lib_pin    boolean    a
scan_end_of_chain_lockup                     pin        boolean    a
scan_end_of_chain_lockup                     port       boolean    a
scan_exclude                                 cell       boolean    a
scan_exclude                                 design     boolean    a
scan_exclude                                 net        boolean    a
scan_exclude                                 pin        boolean    a
scan_exclude                                 port       boolean    a
scan_flip_flop_type                          cell       string     a
scan_flip_flop_type                          design     string     a
scan_flip_flop_type                          lib_cell   string     a
scan_flip_flop_type_exact                    cell       boolean    a
scan_in_net_name                             net        string     a
scan_latch_transparent                       cell       boolean    a
scan_latch_transparent                       design     boolean    a
scan_latch_transparent                       net        boolean    a
scan_latch_transparent                       pin        boolean    a
scan_latch_transparent                       port       boolean    a
scan_lockup                                  cell       boolean    a
scan_lockup                                  lib_pin    boolean    a
scan_lockup                                  pin        boolean    a
scan_lockup                                  port       boolean    a
scan_state_route_clocks                      design     boolean    a
scan_state_route_clocks                      lib_cell   boolean    a
scan_state_route_enables                     design     boolean    a
scan_state_route_enables                     lib_cell   boolean    a
scan_state_route_serial                      design     boolean    a
scan_state_route_serial                      lib_cell   boolean    a
scan_state_type                              design     integer    a
scan_state_type                              lib_cell   integer    a
scan_transparent                             cell       boolean    a
scan_transparent                             design     boolean    a
scan_transparent                             net        boolean    a
scan_transparent                             pin        boolean    a
scan_transparent                             port       boolean    a
scan_tristate_disable_option                 net        integer    a
scan_user                                    cell       boolean    a
scan_user                                    design     boolean    a
scan_user                                    net        boolean    a
scan_user                                    pin        boolean    a
scan_user                                    port       boolean    a
scandef_created_by_dft                       design     boolean    a
scandef_created_by_dft                       lib_cell   boolean    a
scanned_by_test_compiler                     cell       boolean    a
scanned_by_test_compiler                     design     boolean    a
scanned_by_test_compiler                     lib_cell   boolean    a
scanned_by_test_compiler                     lib_pin    boolean    a
scanned_by_test_compiler                     pin        boolean    a
scanned_by_test_compiler                     port       boolean    a
scenario_option_cts_corner_max               design     boolean    a
scenario_option_cts_corner_max               lib_cell   boolean    a
scenario_option_cts_corner_min               design     boolean    a
scenario_option_cts_corner_min               lib_cell   boolean    a
scenario_option_cts_mode                     design     boolean    a
scenario_option_cts_mode                     lib_cell   boolean    a
scenario_option_dynamic_power                design     boolean    a
scenario_option_dynamic_power                lib_cell   boolean    a
scenario_option_hold                         design     boolean    a
scenario_option_hold                         lib_cell   boolean    a
scenario_option_hold_only                    design     boolean    a
scenario_option_hold_only                    lib_cell   boolean    a
scenario_option_leakage_only                 design     boolean    a
scenario_option_leakage_only                 lib_cell   boolean    a
scenario_option_leakage_power                design     boolean    a
scenario_option_leakage_power                lib_cell   boolean    a
scenario_option_para                         design     boolean    a
scenario_option_para                         lib_cell   boolean    a
scenario_option_setup                        design     boolean    a
scenario_option_setup                        lib_cell   boolean    a
scenario_option_skip_tw                      design     boolean    a
scenario_option_skip_tw                      lib_cell   boolean    a
scenario_pre_compression_name                lib_cell   string     a
scenario_pre_compression_options             lib_cell   integer    a
scnd_route_data                              net        byte_array a
scnd_route_data                              physnet    byte_array a
sda_beyond_2_dot_0                           lib_cell   boolean    a
second_autofix_async                         cell       string     a
second_autofix_async                         design     string     a
second_autofix_async                         net        string     a
second_autofix_async                         pin        string     a
second_autofix_async                         port       string     a
selector_zero_care                           cell       boolean    a
self_test_mode_name                          design     string     a
self_test_mode_name                          lib_cell   string     a
sensitization_master                         design     string     a
seq_cell_created_by_dft                      cell       integer    a
seqgen_boundary                              cell       boolean    a
seqgen_type                                  cell       string     a
seqmap_cell_sync_reset                       cell       integer    a,r
seqmap_cell_sync_reset                       design     integer    a,r
seqmap_cell_sync_reset                       lib_cell   integer    a
seqmap_cell_sync_set                         cell       integer    a,r
seqmap_cell_sync_set                         design     integer    a,r
seqmap_cell_sync_set                         lib_cell   integer    a
seqmap_free                                  cell       boolean    a
seqmap_invalid_status                        cell       integer    a,r
sequential_bridging                          design     boolean    a
sequential_bridging                          library    boolean    a
sequential_func                              cell       string     a
sequential_func                              design     string     a
sequential_oper                              cell       string     a
sequential_oper                              design     string     a
sequential_oper_name                         cell       string     a
sequential_output                            port       boolean    a
series_parallel                              port       boolean    a
set_block_io_delay_str                       lib_pin    string     a
set_block_io_delay_str                       pin        string     a
set_block_io_delay_str                       port       string     a
set_block_supply_net_min_max                 design     string     a
set_block_supply_net_min_max                 lib_cell   string     a
set_block_supply_port_min_max                design     string     a
set_block_supply_port_min_max                lib_cell   string     a
set_cell_dont_touch                          cell       boolean    a
set_cell_dont_touch                          physcell   boolean    a
set_cell_fixed_dont_touch                    cell       boolean    a
set_cell_fixed_dont_touch                    physcell   boolean    a
set_dft_connect_data                         design     string     a
set_dft_connect_data                         lib_cell   string     a
set_dft_connect_data_length                  design     integer    a
set_dft_connect_data_length                  lib_cell   integer    a
set_dft_signal                               cell       integer    a
set_dft_signal                               lib_pin    integer    a
set_dft_signal                               pin        integer    a
set_dft_signal                               port       integer    a
set_optimize_dft_options                     design     boolean    a
set_optimize_dft_options                     lib_cell   boolean    a
set_optimize_dft_options_force_repartition   design     boolean    a
set_optimize_dft_options_force_repartition   lib_cell   boolean    a
set_optimize_dft_options_high_effort         design     boolean    a
set_optimize_dft_options_high_effort         lib_cell   boolean    a
set_optimize_dft_options_partition           design     boolean    a
set_optimize_dft_options_partition           lib_cell   boolean    a
set_optimize_dft_options_repartition_method  design     integer    a
set_optimize_dft_options_repartition_method  lib_cell   integer    a
set_optimize_dft_options_single_dir          design     boolean    a
set_optimize_dft_options_single_dir          lib_cell   boolean    a
set_pin_cts_non_stop                         lib_pin    boolean    a
set_pin_cts_non_stop                         pin        boolean    a
set_pin_cts_non_stop                         port       boolean    a
set_placement_area_llx                       lib_cell   integer    a
set_placement_area_lly                       lib_cell   integer    a
set_placement_area_urx                       lib_cell   integer    a
set_placement_area_ury                       lib_cell   integer    a
set_pnet_option_object_types                 design     string     a
set_pnet_option_object_types                 lib_cell   string     a
set_port_location_x                          lib_pin    integer    a
set_port_location_y                          lib_pin    integer    a
set_ssg_data                                 design     string     a
set_ssg_data                                 lib_cell   string     a
set_ssg_data_length                          design     integer    a
set_ssg_data_length                          lib_cell   integer    a
set_test_power_modes_data                    design     string     a
set_test_power_modes_data                    lib_cell   string     a
set_test_power_modes_data_length             design     integer    a
set_test_power_modes_data_length             lib_cell   integer    a
setup_clock_fall_data_fall_max               pin        float      a
setup_clock_fall_data_fall_min               pin        float      a
setup_clock_fall_data_rise_max               pin        float      a
setup_clock_fall_data_rise_min               pin        float      a
setup_clock_rise_data_fall_max               pin        float      a
setup_clock_rise_data_fall_min               pin        float      a
setup_clock_rise_data_rise_max               pin        float      a
setup_clock_rise_data_rise_min               pin        float      a
setup_fall_false                             cell       boolean    a
setup_fall_false                             clock      boolean    a
setup_fall_false                             lib_pin    boolean    a
setup_fall_false                             pin        boolean    a
setup_fall_multiplier                        cell       integer    a
setup_fall_multiplier                        clock      integer    a
setup_fall_multiplier                        lib_pin    integer    a
setup_fall_multiplier                        pin        integer    a
setup_fall_start                             cell       boolean    a
setup_fall_start                             clock      boolean    a
setup_fall_start                             lib_pin    boolean    a
setup_fall_start                             pin        boolean    a
setup_rise_false                             cell       boolean    a
setup_rise_false                             clock      boolean    a
setup_rise_false                             lib_pin    boolean    a
setup_rise_false                             pin        boolean    a
setup_rise_multiplier                        cell       integer    a
setup_rise_multiplier                        clock      integer    a
setup_rise_multiplier                        lib_pin    integer    a
setup_rise_multiplier                        pin        integer    a
setup_rise_start                             cell       boolean    a
setup_rise_start                             clock      boolean    a
setup_rise_start                             lib_pin    boolean    a
setup_rise_start                             pin        boolean    a
setup_uncertainty                            clock      float      a
setup_uncertainty                            pin        float      a
setup_uncertainty                            port       float      a
sge_target_system                            design     boolean    a
share_cse                                    design     boolean    a
share_cse                                    lib_cell   boolean    a
shared_memory_ports                          cell       string     a
shift_core_area                              design     boolean    a
shift_core_area                              lib_cell   boolean    a
shift_register_flop                          cell       boolean    a
shift_register_flop                          design     boolean    a
shift_register_flop                          lib_cell   boolean    a
shift_register_head                          cell       boolean    a
shift_registers_extracted                    design     boolean    a
shift_registers_extracted                    lib_cell   boolean    a
shift_registers_identified                   lib_cell   boolean    a
si_delta_delay_max_fall                      lib_pin    float      a
si_delta_delay_max_fall                      pin        float      a
si_delta_delay_max_fall                      port       float      a
si_delta_delay_max_rise                      lib_pin    float      a
si_delta_delay_max_rise                      pin        float      a
si_delta_delay_max_rise                      port       float      a
si_delta_delay_min_fall                      lib_pin    float      a
si_delta_delay_min_fall                      pin        float      a
si_delta_delay_min_fall                      port       float      a
si_delta_delay_min_rise                      lib_pin    float      a
si_delta_delay_min_rise                      pin        float      a
si_delta_delay_min_rise                      port       float      a
si_total_coupling_capacitance                cell       float      a
si_total_coupling_capacitance                lib_pin    float      a
si_total_coupling_capacitance                pin        float      a
si_total_coupling_capacitance                port       float      a
si_total_effective_driver_strength           cell       float      a
si_total_effective_driver_strength           lib_pin    float      a
si_total_effective_driver_strength           pin        float      a
si_total_effective_driver_strength           port       float      a
signal_index                                 lib_pin    integer    a
signal_index                                 port       integer    a
signal_memory_type                           cell       boolean    a
signal_type                                  cell       string     a
signal_type                                  lib_pin    string     a
signal_type                                  pin        string     a
signal_type                                  port       string     a
signoff_opt_pt_exec_dir                      design     string     a
signoff_opt_pt_exec_dir                      lib_cell   string     a
signoff_opt_pt_hold_slack_limit              design     float      a
signoff_opt_pt_hold_slack_limit              lib_cell   float      a
signoff_opt_pt_license_limit                 design     integer    a
signoff_opt_pt_license_limit                 lib_cell   integer    a
signoff_opt_pt_max_image                     design     string     a
signoff_opt_pt_max_image                     lib_cell   string     a
signoff_opt_pt_min_image                     design     string     a
signoff_opt_pt_min_image                     lib_cell   string     a
signoff_opt_pt_min_post_tcl_file             design     string     a
signoff_opt_pt_min_post_tcl_file             lib_cell   string     a
signoff_opt_pt_post_tcl_file                 design     string     a
signoff_opt_pt_post_tcl_file                 lib_cell   string     a
signoff_opt_pt_pre_tcl_file                  design     string     a
signoff_opt_pt_pre_tcl_file                  lib_cell   string     a
signoff_opt_pt_scenario_image                design     string     a
signoff_opt_pt_scenario_image                lib_cell   string     a
signoff_opt_pt_scenario_mode                 design     string     a
signoff_opt_pt_scenario_mode                 lib_cell   string     a
signoff_opt_pt_scenario_post_tcl_file        design     string     a
signoff_opt_pt_scenario_post_tcl_file        lib_cell   string     a
signoff_opt_pt_scenario_pre_tcl_file         design     string     a
signoff_opt_pt_scenario_pre_tcl_file         lib_cell   string     a
signoff_opt_pt_scenario_sdc_file             design     string     a
signoff_opt_pt_scenario_sdc_file             lib_cell   string     a
signoff_opt_pt_scenario_session              design     string     a
signoff_opt_pt_scenario_session              lib_cell   string     a
signoff_opt_pt_script                        design     string     a
signoff_opt_pt_script                        lib_cell   string     a
signoff_opt_pt_sdc_file                      design     string     a
signoff_opt_pt_sdc_file                      lib_cell   string     a
signoff_opt_pt_session                       design     string     a
signoff_opt_pt_session                       lib_cell   string     a
signoff_opt_pt_setup_slack_limit             design     float      a
signoff_opt_pt_setup_slack_limit             lib_cell   float      a
signoff_opt_star_max_image                   design     string     a
signoff_opt_star_max_image                   lib_cell   string     a
signoff_opt_star_min_image                   design     string     a
signoff_opt_star_min_image                   lib_cell   string     a
signoff_opt_star_scenario_image              design     string     a
signoff_opt_star_scenario_image              lib_cell   string     a
signoff_opt_starrcxt_cmd_file                design     string     a
signoff_opt_starrcxt_cmd_file                lib_cell   string     a
signoff_opt_starrcxt_csh_file                design     string     a
signoff_opt_starrcxt_csh_file                lib_cell   string     a
signoff_opt_starrcxt_exec_dir                design     string     a
signoff_opt_starrcxt_exec_dir                lib_cell   string     a
signoff_opt_starrcxt_map_file                design     string     a
signoff_opt_starrcxt_map_file                lib_cell   string     a
signoff_opt_starrcxt_max_nxtgrd_file         design     string     a
signoff_opt_starrcxt_max_nxtgrd_file         lib_cell   string     a
signoff_opt_starrcxt_min_nxtgrd_file         design     string     a
signoff_opt_starrcxt_min_nxtgrd_file         lib_cell   string     a
signoff_opt_starrcxt_mode                    design     integer    a
signoff_opt_starrcxt_mode                    lib_cell   integer    a
signoff_opt_starrcxt_num_partitions          design     integer    a
signoff_opt_starrcxt_num_partitions          lib_cell   integer    a
signoff_opt_starrcxt_scenario_nxtgrd_file    design     string     a
signoff_opt_starrcxt_scenario_nxtgrd_file    lib_cell   string     a
simv_tmax_cell_id                            cell       integer    a
simv_tmax_cell_id                            pin        integer    a
simv_tmax_pin_name                           pin        string     a
single_bit_degenerate                        design     string     a
site1                                        design     integer    a
site1_area                                   library    float      a
site2                                        design     integer    a
site2_area                                   library    float      a
site_ignore                                  design     boolean    a
site_name                                    design     string     a
site_number                                  design     integer    a
site_orientation                             design     integer    a
site_origin_x                                design     float      a
site_origin_y                                design     float      a
site_row_pattern                             design     integer    a
site_space                                   design     float      a
site_viol                                    cell       boolean    a
sites_ratio                                  library    float      a
size                                         lib_pin    integer    a
size                                         port       integer    a
size_off                                     design     boolean    a
size_off                                     lib_cell   boolean    a
skew_grp_name                                lib_pin    string     a
skew_grp_name                                pin        string     a
skew_grp_name                                port       string     a
skew_grp_root_pin                            lib_pin    string     a
skew_grp_root_pin                            pin        string     a
skew_grp_root_pin                            port       string     a
skip_mv_check_on_port_for_dedicated_core_wrapper
                                             lib_pin    boolean    a
skip_mv_check_on_port_for_dedicated_core_wrapper
                                             pin        boolean    a
skip_mv_check_on_port_for_dedicated_core_wrapper
                                             port       boolean    a
skip_vao_hierarchy                           cell       boolean    a
skip_vao_hierarchy                           design     boolean    a
skip_vao_hierarchy                           lib_cell   boolean    a
slack_based_max_net_delay                    lib_cell   string     a
slack_based_max_transition                   lib_cell   string     a
slave_label                                  cell       string     a
slave_name                                   cell       string     a
slew_control                                 port       integer    a
slew_derate_from_library                     library    float      a
slew_lower_threshold_pct_fall                library    float      a
slew_lower_threshold_pct_fall                port       float      a
slew_lower_threshold_pct_rise                library    float      a
slew_lower_threshold_pct_rise                port       float      a
slew_type                                    design     string     a
slew_upper_threshold_pct_fall                library    float      a
slew_upper_threshold_pct_fall                port       float      a
slew_upper_threshold_pct_rise                library    float      a
slew_upper_threshold_pct_rise                port       float      a
sm_area_buf                                  cell       integer    a
sm_area_sizeup                               cell       float      a
sm_drc_cap_buf                               cell       integer    a
sm_drc_cap_sizeup                            cell       float      a
sm_drc_cap_tried                             cell       integer    a
sm_drc_cap_tried                             net        integer    a
sm_drc_fo_buf                                cell       integer    a
sm_drc_fo_sizeup                             cell       float      a
sm_drc_fo_tried                              cell       integer    a
sm_drc_fo_tried                              net        integer    a
sm_drc_tran_buf                              cell       integer    a
sm_drc_tran_sizeup                           cell       float      a
sm_drc_tran_tried                            cell       integer    a
sm_drc_tran_tried                            net        integer    a
sm_drc_tried                                 cell       integer    a
sm_drc_tried                                 net        integer    a
sm_net_len_buf                               cell       integer    a
sm_net_len_sizeup                            cell       float      a
sm_net_len_tried                             cell       integer    a
sm_net_len_tried                             net        integer    a
sm_other_buf                                 cell       integer    a
sm_other_sizeup                              cell       float      a
sm_other_tried                               cell       integer    a
sm_other_tried                               net        integer    a
sm_power_tried                               cell       integer    a
sm_power_tried                               net        integer    a
sm_timing_buf                                cell       integer    a
sm_timing_sizeup                             cell       float      a
sm_timing_tried                              cell       integer    a
sm_timing_tried                              net        integer    a
snap_edge                                    cell       string     a
soft_keepout_stretch                         cell       byte_array a
soft_keepout_stretch                         design     byte_array a
soft_keepout_stretch                         physcell   byte_array a
sosp_pin_class                               port       byte_array a
sosp_pin_map                                 port       byte_array a
sosp_pin_sense                               port       byte_array a
source_early_fall_delay                      clock      float      a
source_early_fall_delay                      lib_pin    float      a
source_early_fall_delay                      pin        float      a
source_early_fall_delay                      port       float      a
source_early_fall_min_delay                  clock      float      a
source_early_fall_min_delay                  lib_pin    float      a
source_early_fall_min_delay                  pin        float      a
source_early_fall_min_delay                  port       float      a
source_early_rise_delay                      clock      float      a
source_early_rise_delay                      lib_pin    float      a
source_early_rise_delay                      pin        float      a
source_early_rise_delay                      port       float      a
source_early_rise_min_delay                  clock      float      a
source_early_rise_min_delay                  lib_pin    float      a
source_early_rise_min_delay                  pin        float      a
source_early_rise_min_delay                  port       float      a
source_fall_delay                            clock      float      a
source_fall_min_delay                        clock      float      a
source_file_name                             library    string     a
source_late_fall_delay                       clock      float      a
source_late_fall_delay                       lib_pin    float      a
source_late_fall_delay                       pin        float      a
source_late_fall_delay                       port       float      a
source_late_fall_min_delay                   clock      float      a
source_late_fall_min_delay                   lib_pin    float      a
source_late_fall_min_delay                   pin        float      a
source_late_fall_min_delay                   port       float      a
source_late_rise_delay                       clock      float      a
source_late_rise_delay                       lib_pin    float      a
source_late_rise_delay                       pin        float      a
source_late_rise_delay                       port       float      a
source_late_rise_min_delay                   clock      float      a
source_late_rise_min_delay                   lib_pin    float      a
source_late_rise_min_delay                   pin        float      a
source_late_rise_min_delay                   port       float      a
source_rise_delay                            clock      float      a
source_rise_min_delay                        clock      float      a
sources                                      clock      string     a
spa_beyond_2_dot_0                           lib_cell   boolean    a
spacing_rule_violator                        cell       boolean    a
special_cell_list                            net        byte_array a
special_cell_list                            physnet    byte_array a
special_location                             port       string     a
special_pin_list                             net        byte_array a
special_pin_list                             physnet    byte_array a
spfm_loss                                    cell       float      a
spfm_loss                                    pin        float      a
spg_ao_strategy_signature                    lib_cell   string     a
spg_cells_signature                          lib_cell   string     a
spg_keep_post_layer_constraints_attr         design     boolean    a
spg_keep_post_layer_constraints_attr         lib_cell   boolean    a
spg_keepout_signature                        lib_cell   string     a
spg_obstruction_signature                    lib_cell   string     a
spg_ports_signature                          lib_cell   string     a
spg_power_domain_signature                   lib_cell   string     a
spg_site_row_signature                       lib_cell   string     a
spg_voltage_area_signature                   lib_cell   string     a
split_arithmetic                             cell       boolean    a
split_size_only                              cell       boolean    a,r
sr_disable_value                             pin        integer    a
sreset                                       port       string     a
stall                                        port       string     a
state                                        physport   string     a
state_for_retiming                           cell       integer    a
state_for_retiming                           lib_cell   integer    a
state_function                               port       string     a
static_probability                           lib_pin    float      a
static_probability                           net        float      a
static_probability                           pin        float      a
static_probability                           port       float      a
stepping                                     design     string     a
stepping                                     lib_cell   string     a
stl_srs_in_design                            design     boolean    a
stl_srs_in_design                            lib_cell   boolean    a
store settings for set_autoungroup_options   lib_cell   string     a
store_value                                  port       boolean    a
structure                                    cell       boolean    a
structure                                    design     boolean    a
structure                                    lib_cell   boolean    a
structure_boolean                            cell       boolean    a
structure_boolean                            design     boolean    a
structure_boolean                            lib_cell   boolean    a
structure_boolean_effort                     design     integer    a
structure_off                                design     boolean    a
structure_off                                lib_cell   boolean    a
structure_timing                             cell       boolean    a
structure_timing                             design     boolean    a
structure_timing                             lib_cell   boolean    a
sub_design_type                              design     string     a
subtract_min_pin_load                        net        boolean    a
subtract_pin_load                            net        boolean    a
suppress_phase_optimization                  design     boolean    a
suppress_phase_optimization                  lib_cell   boolean    a
svf_checkpoint                               lib_cell   boolean    a
switch_cell_type                             design     integer    a
switch_function                              port       string     a
switch_pin                                   port       boolean    a
switching_activity                           lib_pin    float      a
switching_activity                           net        float      a
switching_activity                           pin        float      a
switching_activity                           port       float      a
syn_library                                  design     boolean    a
syncff_first                                 cell       boolean    a
syncff_first                                 design     boolean    a
syncff_first                                 lib_cell   boolean    a
syncff_first_n                               cell       boolean    a
syncff_first_n                               design     boolean    a
syncff_first_n                               lib_cell   boolean    a
syncff_last                                  cell       boolean    a
syncff_last                                  design     boolean    a
syncff_last                                  lib_cell   boolean    a
syncff_middle                                cell       boolean    a
syncff_middle                                design     boolean    a
syncff_middle                                lib_cell   boolean    a
synch_set_reset                              net        boolean    a
synchronization_element                      cell       boolean    a
synchronization_element                      lib_cell   boolean    a
synlib_array_naming_style                    design     string     a
synlib_has_sequential                        design     boolean    a
synlib_is_rounded                            design     boolean    a
synlib_is_rounded                            lib_cell   boolean    a
synlib_target_library                        design     string     a
tainted_netlist_element                      cell       string     a
tainted_netlist_element                      design     string     a
tainted_netlist_element                      lib_cell   string     a
tainted_netlist_element                      lib_pin    string     a
tainted_netlist_element                      net        string     a
tainted_netlist_element                      pin        string     a
tainted_netlist_element                      port       string     a
tainted_netlist_report                       cell       integer    a
tainted_netlist_report                       design     integer    a
tainted_netlist_report                       lib_cell   integer    a
tainted_netlist_report                       lib_pin    integer    a
tainted_netlist_report                       net        integer    a
tainted_netlist_report                       pin        integer    a
tainted_netlist_report                       port       integer    a
taper_rule_name                              phys_layer string     a
target_protected_function_class              cell       string     a
tdep_propagate                               cell       boolean    a
tdrc_bidi_mode_in_shift                      lib_pin    integer    a
tdrc_bidi_mode_in_shift                      pin        integer    a
tdrc_bidi_mode_in_shift                      port       integer    a
tdrc_simv_info                               design     integer    a
tdrc_simv_info                               lib_cell   integer    a
technology_node                              design     string     a
technology_node                              lib_cell   string     a
technology_node_infer                        lib_cell   string     a
temp_cstr_scale_factor                       lib_cell   float      a
temp_link_design                             design     boolean    a
temperature_from_max_lib                     design     float      a
temperature_from_max_lib                     lib_cell   float      a
temperature_from_min_lib                     design     float      a
temperature_from_min_lib                     lib_cell   float      a
test_area_critical_flag                      design     boolean    a
test_assume                                  lib_pin    integer    a
test_assume                                  pin        integer    a
test_assume                                  port       integer    a
test_cell                                    design     boolean    a
test_cell_for_donut_netlist                  cell       string     a
test_cell_tip_type                           cell       string     a
test_clock_fall_time                         port       float      a
test_clock_period                            port       float      a
test_clock_rise_time                         port       float      a
test_design_function                         design     string     a
test_design_is_mapped_by_core_wrapper        design     boolean    a
test_dft_cell_is_size_only                   cell       boolean    a
test_dft_cell_is_skew_group                  cell       boolean    a
test_dft_drc_tmax_set_build_options          design     string     a
test_dft_drc_tmax_set_build_options          lib_cell   string     a
test_dft_drc_tmax_set_busses                 design     string     a
test_dft_drc_tmax_set_busses                 lib_cell   string     a
test_dft_drc_tmax_set_contention             design     string     a
test_dft_drc_tmax_set_contention             lib_cell   string     a
test_dft_drc_tmax_set_drc_options            design     string     a
test_dft_drc_tmax_set_drc_options            lib_cell   string     a
test_dft_drc_tmax_set_learning               design     string     a
test_dft_drc_tmax_set_learning               lib_cell   string     a
test_dft_drc_tmax_set_netlist                design     string     a
test_dft_drc_tmax_set_netlist                lib_cell   string     a
test_dft_drc_tmax_set_rule                   design     string     a
test_dft_drc_tmax_set_rule                   lib_cell   string     a
test_dft_drc_tmax_set_simulation             design     string     a
test_dft_drc_tmax_set_simulation             lib_cell   string     a
test_dft_sas_dcc_attr                        cell       boolean    a
test_dft_sas_dcc_attr                        design     boolean    a
test_dft_sas_dcc_attr                        lib_cell   boolean    a
test_dft_sdef_attr                           cell       boolean    a
test_dft_sdef_attr                           design     boolean    a
test_dft_sdef_attr                           lib_cell   boolean    a
test_dft_sdef_attr                           lib_pin    boolean    a
test_dft_sdef_attr                           pin        boolean    a
test_dft_sdef_attr                           port       boolean    a
test_dft_sdef_cell_count_attr                cell       integer    a
test_dft_sdef_cell_count_attr                design     integer    a
test_dft_sdef_cell_count_attr                lib_cell   integer    a
test_dft_sdef_cell_count_attr                lib_pin    integer    a
test_dft_sdef_cell_count_attr                pin        integer    a
test_dft_sdef_cell_count_attr                port       integer    a
test_dft_spc_chain_attr                      design     boolean    a
test_dft_spc_chain_attr                      lib_cell   boolean    a
test_dft_transp_mode_attr                    design     boolean    a
test_dft_transp_mode_attr                    lib_cell   boolean    a
test_dft_xcell_violation                     cell       boolean    a
test_dft_xcell_violation                     design     boolean    a
test_dft_xcell_violation                     lib_cell   boolean    a
test_dft_xdcell_violation                    cell       boolean    a
test_dft_xdcell_violation                    design     boolean    a
test_dft_xdcell_violation                    lib_cell   boolean    a
test_dont_fault                              cell       integer    a
test_dont_fault                              lib_cell   integer    a
test_dont_fault                              lib_pin    integer    a
test_dont_fault                              net        integer    a
test_dont_fault                              pin        integer    a
test_dont_fault                              port       integer    a
test_driver_pin_for_transp_cells             lib_pin    integer    a
test_driver_pin_for_transp_cells             pin        integer    a
test_driver_pin_for_transp_cells             port       integer    a
test_func_id                                 port       string     a
test_hold                                    lib_pin    integer    a
test_hold                                    pin        integer    a
test_hold                                    port       integer    a
test_hookup_clock_gates_only                 design     boolean    a
test_hookup_clock_gates_only                 lib_cell   boolean    a
test_initial                                 pin        integer    a
test_is_asynchronous                         port       boolean    a
test_is_tristate_disable                     port       boolean    a
test_isolate                                 pin        boolean    a
test_modeling_info_valid                     design     boolean    a
test_modeling_not_for_atpg                   design     boolean    a
test_net_globally_traced                     net        boolean    a
test_non_scan_clock_base_clock               port       string     a
test_non_scan_clock_base_inactive_level      port       boolean    a
test_non_scan_clock_base_inverted            port       boolean    a
test_output_only                             port       boolean    a
test_pin_created_by_upf                      lib_pin    boolean    a
test_pin_created_by_upf                      pin        boolean    a
test_pin_created_by_upf                      port       boolean    a
test_pin_function                            pin        string     a
test_pipeline                                cell       boolean    a
test_pipeline                                design     boolean    a
test_pipeline                                lib_cell   boolean    a
test_pipeline                                lib_pin    boolean    a
test_pipeline                                pin        boolean    a
test_pipeline                                port       boolean    a
test_port_clock                              port       string     a
test_port_clock_gating                       cell       boolean    a
test_port_clock_gating                       lib_pin    boolean    a
test_port_clock_gating                       pin        boolean    a
test_port_clock_gating                       port       boolean    a
test_port_collar_clock_attribute             port       integer    a
test_port_function                           port       string     a
test_port_read_disable_value                 port       string     a
test_port_user_speicifed_tristate            port       string     a
test_require                                 pin        integer    a
test_routing_position                        cell       integer    a
test_routing_position                        pin        integer    a
test_scan_def_capture_time                   cell       integer    a
test_scan_def_capture_time                   pin        integer    a
test_scan_def_cell_bits                      cell       integer    a
test_scan_def_cell_pin                       cell       integer    a
test_scan_def_cell_pin                       pin        integer    a
test_scan_def_chain_capture_name             cell       string     a
test_scan_def_chain_capture_name             lib_pin    string     a
test_scan_def_chain_capture_name             pin        string     a
test_scan_def_chain_capture_name             port       string     a
test_scan_def_chain_launch_name              cell       string     a
test_scan_def_chain_launch_name              lib_pin    string     a
test_scan_def_chain_launch_name              pin        string     a
test_scan_def_chain_launch_name              port       string     a
test_scan_def_chain_name                     cell       integer    a
test_scan_def_chain_name                     lib_pin    integer    a
test_scan_def_chain_name                     pin        integer    a
test_scan_def_chain_name                     port       integer    a
test_scan_def_chain_partition                cell       string     a
test_scan_def_chain_partition                lib_pin    string     a
test_scan_def_chain_partition                pin        string     a
test_scan_def_chain_partition                port       string     a
test_scan_def_chain_port                     cell       integer    a
test_scan_def_chain_port                     lib_pin    integer    a
test_scan_def_chain_port                     pin        integer    a
test_scan_def_chain_port                     port       integer    a
test_scan_def_design_att                     design     boolean    a
test_scan_def_design_att                     lib_cell   boolean    a
test_scan_def_expand                         cell       boolean    a
test_scan_def_expand                         design     boolean    a
test_scan_def_expand                         lib_cell   boolean    a
test_scan_def_file_compressed_size           cell       integer    a
test_scan_def_file_compressed_size           design     integer    a
test_scan_def_file_compressed_size           lib_cell   integer    a
test_scan_def_file_compressed_size           lib_pin    integer    a
test_scan_def_file_compressed_size           pin        integer    a
test_scan_def_file_compressed_size           port       integer    a
test_scan_def_file_data                      cell       string     a
test_scan_def_file_data                      lib_pin    string     a
test_scan_def_file_data                      pin        string     a
test_scan_def_file_data                      port       string     a
test_scan_def_file_uncompressed_size         cell       integer    a
test_scan_def_file_uncompressed_size         design     integer    a
test_scan_def_file_uncompressed_size         lib_cell   integer    a
test_scan_def_file_uncompressed_size         lib_pin    integer    a
test_scan_def_file_uncompressed_size         pin        integer    a
test_scan_def_file_uncompressed_size         port       integer    a
test_scan_def_launch_time                    cell       integer    a
test_scan_def_launch_time                    pin        integer    a
test_scan_details_status                     design     boolean    a
test_scan_details_status                     lib_cell   boolean    a
test_scan_flop_power_gating                  design     string     a
test_scan_flop_power_gating                  lib_cell   string     a
test_scan_flop_power_gating_length           design     integer    a
test_scan_flop_power_gating_length           lib_cell   integer    a
test_scan_group_selection_gate               cell       boolean    a
test_scan_q_gating_cell                      cell       boolean    a
test_scan_style                              design     string     a
test_scan_style                              lib_cell   string     a
test_scan_suppress_toggling                  cell       boolean    a
test_scan_type                               design     integer    a
test_sccomp_buffer                           cell       boolean    a
test_sccomp_buffer                           pin        boolean    a
test_sccomp_pwr_gate                         cell       boolean    a
test_signal_is_optional                      port       boolean    a
test_target_fault_coverage                   design     integer    a
test_timing_critial_flag                     design     boolean    a
test_unconnected_test_pin_on_cg_cell         cell       string     a
test_vectors_filename                        design     string     a
testability_element                          cell       boolean    a
testability_element                          design     boolean    a
testability_element                          net        boolean    a
testability_element                          pin        boolean    a
testability_element                          port       boolean    a
testdb_autofix_cell_is_dont_touch            cell       boolean    a
testdb_autofix_clk_pin_invalid_val           pin        boolean    a
testdb_autofix_d1                            pin        boolean    a
testdb_autofix_d12                           pin        boolean    a
testdb_autofix_d17                           pin        boolean    a
testdb_autofix_d2                            pin        boolean    a
testdb_autofix_d3                            pin        boolean    a
testdb_autofix_d4                            pin        boolean    a
testdb_autofix_d5                            pin        boolean    a
testdb_autofix_d6                            pin        boolean    a
testdb_autofix_d9                            pin        boolean    a
testdb_cells_not_uniquified                  cell       string     a
testdb_clock_name_and_edge_for_pin           pin        string     a
testdb_compressed_ctl_data_length            design     integer    a
testdb_compressed_ctl_data_length            lib_cell   integer    a
testdb_compressed_ctl_version                design     integer    a
testdb_compressed_ctl_version                lib_cell   integer    a
testdb_compressed_dft_drc_rule_error_data_length
                                             design     integer    a
testdb_compressed_dft_drc_rule_error_data_length
                                             lib_cell   integer    a
testdb_compressed_dft_drc_rule_ignore_data_length
                                             design     integer    a
testdb_compressed_dft_drc_rule_ignore_data_length
                                             lib_cell   integer    a
testdb_compressed_dft_drc_rule_warn_data_length
                                             design     integer    a
testdb_compressed_dft_drc_rule_warn_data_length
                                             lib_cell   integer    a
testdb_compressed_repository_data_length     design     integer    a
testdb_compressed_repository_data_length     lib_cell   integer    a
testdb_compressed_tmax_pin_name_data         lib_pin    string     a
testdb_compressed_tmax_pin_name_data         port       string     a
testdb_compressed_tmax_pin_name_data_length  lib_pin    integer    a
testdb_compressed_tmax_pin_name_data_length  pin        integer    a
testdb_compressed_tmax_pin_name_data_length  port       integer    a
testdb_current_test_mode                     design     string     a
testdb_current_test_mode                     lib_cell   string     a
testdb_dft_drc_config_enable_int_pin         design     integer    a
testdb_dft_drc_config_enable_int_pin         lib_cell   integer    a
testdb_dft_drc_config_use_model              design     boolean    a
testdb_dft_drc_config_use_model              lib_cell   boolean    a
testdb_dft_opt_config                        design     integer    a
testdb_dft_opt_config                        lib_cell   integer    a
testdb_meth_name                             design     string     a
testdb_meth_name                             lib_cell   string     a
testdb_meth_sig_usage                        design     integer    a
testdb_meth_sig_usage                        lib_cell   integer    a
testdb_meth_sig_usage_option                 design     integer    a
testdb_meth_sig_usage_option                 lib_cell   integer    a
testdb_test_cell_violated                    cell       boolean    a
testdb_test_drc_persistency                  design     boolean    a
testdb_test_drc_persistency                  lib_cell   boolean    a
testdb_test_model_loading_attribut           cell       boolean    a
testdb_test_model_loading_attribut           design     boolean    a
testdb_test_model_loading_attribut           lib_cell   boolean    a
testdb_test_pin_violated                     pin        boolean    a
testdb_uncompressed_ctl_data_length          design     integer    a
testdb_uncompressed_ctl_data_length          lib_cell   integer    a
testdb_violated_segments_of_cell             cell       string     a
thickness_variation_file                     design     string     a
thickness_variation_file                     lib_cell   string     a
three_state                                  lib_pin    string     a
three_state                                  net        boolean    a
threshold_voltage_channel_width_factors      library    byte_array a
threshold_voltage_groups                     design     byte_array a
threshold_voltage_groups                     library    byte_array a
tied_to                                      port       string     a
tim_derate_clk_cell_check_max_early          cell       float      a
tim_derate_clk_cell_check_max_early          design     float      a
tim_derate_clk_cell_check_max_early          lib_cell   float      a
tim_derate_clk_cell_check_max_late           cell       float      a
tim_derate_clk_cell_check_max_late           design     float      a
tim_derate_clk_cell_check_max_late           lib_cell   float      a
tim_derate_clk_cell_check_min_early          cell       float      a
tim_derate_clk_cell_check_min_early          design     float      a
tim_derate_clk_cell_check_min_early          lib_cell   float      a
tim_derate_clk_cell_check_min_late           cell       float      a
tim_derate_clk_cell_check_min_late           design     float      a
tim_derate_clk_cell_check_min_late           lib_cell   float      a
tim_derate_clk_cell_delay_max_early          cell       float      a
tim_derate_clk_cell_delay_max_early          design     float      a
tim_derate_clk_cell_delay_max_early          lib_cell   float      a
tim_derate_clk_cell_delay_max_late           cell       float      a
tim_derate_clk_cell_delay_max_late           design     float      a
tim_derate_clk_cell_delay_max_late           lib_cell   float      a
tim_derate_clk_cell_delay_min_early          cell       float      a
tim_derate_clk_cell_delay_min_early          design     float      a
tim_derate_clk_cell_delay_min_early          lib_cell   float      a
tim_derate_clk_cell_delay_min_late           cell       float      a
tim_derate_clk_cell_delay_min_late           design     float      a
tim_derate_clk_cell_delay_min_late           lib_cell   float      a
tim_derate_clk_net_delay_max_early           design     float      a
tim_derate_clk_net_delay_max_early           lib_cell   float      a
tim_derate_clk_net_delay_max_late            design     float      a
tim_derate_clk_net_delay_max_late            lib_cell   float      a
tim_derate_clk_net_delay_min_early           design     float      a
tim_derate_clk_net_delay_min_early           lib_cell   float      a
tim_derate_clk_net_delay_min_late            design     float      a
tim_derate_clk_net_delay_min_late            lib_cell   float      a
tim_derate_data_cell_check_max_early         cell       float      a
tim_derate_data_cell_check_max_early         design     float      a
tim_derate_data_cell_check_max_early         lib_cell   float      a
tim_derate_data_cell_check_max_late          cell       float      a
tim_derate_data_cell_check_max_late          design     float      a
tim_derate_data_cell_check_max_late          lib_cell   float      a
tim_derate_data_cell_check_min_early         cell       float      a
tim_derate_data_cell_check_min_early         design     float      a
tim_derate_data_cell_check_min_early         lib_cell   float      a
tim_derate_data_cell_check_min_late          cell       float      a
tim_derate_data_cell_check_min_late          design     float      a
tim_derate_data_cell_check_min_late          lib_cell   float      a
tim_derate_data_cell_delay_max_early         cell       float      a
tim_derate_data_cell_delay_max_early         design     float      a
tim_derate_data_cell_delay_max_early         lib_cell   float      a
tim_derate_data_cell_delay_max_late          cell       float      a
tim_derate_data_cell_delay_max_late          design     float      a
tim_derate_data_cell_delay_max_late          lib_cell   float      a
tim_derate_data_cell_delay_min_early         cell       float      a
tim_derate_data_cell_delay_min_early         design     float      a
tim_derate_data_cell_delay_min_early         lib_cell   float      a
tim_derate_data_cell_delay_min_late          cell       float      a
tim_derate_data_cell_delay_min_late          design     float      a
tim_derate_data_cell_delay_min_late          lib_cell   float      a
tim_derate_data_net_delay_max_early          design     float      a
tim_derate_data_net_delay_max_early          lib_cell   float      a
tim_derate_data_net_delay_max_late           design     float      a
tim_derate_data_net_delay_max_late           lib_cell   float      a
tim_derate_data_net_delay_min_early          design     float      a
tim_derate_data_net_delay_min_early          lib_cell   float      a
tim_derate_data_net_delay_min_late           design     float      a
tim_derate_data_net_delay_min_late           lib_cell   float      a
tim_derate_exist                             cell       boolean    a
tim_derate_exist                             design     boolean    a
tim_derate_exist                             lib_cell   boolean    a
time_sa_saved_gtp                            lib_cell   integer    a
time_scale                                   library    integer    a
time_unit_name                               library    string     a
timing_check                                 pin        boolean    a
timing_model_type                            design     string     a
timing_size_only_scenarios                   lib_pin    string     a
timing_weight                                net        integer    a
timing_weight_dct                            net        integer    a
tio_restrictions_reason                      cell       integer    a
tio_restrictions_reason                      net        integer    a
tlu_based_adv_node                           lib_cell   integer    a
tlu_based_gaa_node                           lib_cell   boolean    a
tolerance_to_change                          design     integer    a
top_of_cache_hierarchy                       design     boolean    a
top_pin_limit                                design     integer    a
top_pin_limit                                lib_cell   integer    a
total_antenna_area_threshold                 physport   float      a
total_antenna_area_threshold_int             physport   integer    a
total_antenna_diffusion_area                 physport   float      a
total_antenna_diffusion_area_int             physport   integer    a
total_antenna_gate_area                      physport   float      a
total_antenna_gate_area_int                  physport   integer    a
total_antenna_gate_perimeter                 physport   float      a
total_antenna_gate_perimeter_int             physport   integer    a
total_antenna_length_threshold               physport   float      a
total_antenna_length_threshold_int           physport   integer    a
total_antenna_metal_area                     physport   float      a
total_antenna_metal_area_int                 physport   integer    a
total_antenna_metal_length                   physport   float      a
total_antenna_metal_length_int               physport   integer    a
total_antenna_metal_perimeter                physport   float      a
total_antenna_metal_perimeter_int            physport   integer    a
total_antenna_threshold                      physport   float      a
total_capacitance_max                        net        float      a
total_capacitance_min                        net        float      a
total_ccs_capacitance_max_fall               net        float      a
total_ccs_capacitance_max_rise               net        float      a
total_ccs_capacitance_min_fall               net        float      a
total_ccs_capacitance_min_rise               net        float      a
total_coupling_capacitance                   net        float      a
total_power_high_effort                      design     boolean    a
total_power_high_effort                      lib_cell   boolean    a
total_power_weight                           design     float      a
total_power_weight                           lib_cell   float      a
tpp_signature                                design     integer    a
tpp_signature                                lib_cell   integer    a
tpp_stitched                                 design     integer    a
tpp_stitched                                 lib_cell   integer    a
tracing_bus_position                         net        string     a
trans_01                                     port       string     a
trans_0Z                                     port       string     a
trans_1Z                                     port       string     a
transform_csa                                cell       boolean    a
transform_for_retiming                       cell       integer    a
transform_for_retiming                       lib_cell   integer    a
transition_override                          pin        boolean    a
transition_override                          port       boolean    a
transitive_slack_max_fall                    pin        float      a
transitive_slack_max_fall                    port       float      a
transitive_slack_max_rise                    pin        float      a
transitive_slack_max_rise                    port       float      a
translate                                    cell       boolean    a
translate                                    design     boolean    a
trc_src_sub                                  cell       string     a
treat_as_unrouted                            net        boolean    a
tri_control_reg                              cell       boolean    a
true_delay_case_analysis                     lib_pin    string     a
true_delay_case_analysis                     pin        string     a
true_delay_case_analysis                     port       string     a
tv_dont_touch                                cell       integer    a
tv_dont_touch                                lib_pin    integer    a
tv_dont_touch                                net        integer    a
tv_dont_touch                                port       integer    a
tv_timing_file_name_attr                     lib_cell   string     a
type                                         bound      string     a
type                                         lib_pin    integer    a
type                                         net        integer    a
type                                         physnet    integer    a
type_id                                      placement_keepout
                                                        integer    a
udpe_flags                                   cell       integer    a
unconnected_pin_property                     library    string     a
ungroup                                      cell       boolean    a
ungroup                                      design     boolean    a
ungroup                                      lib_cell   boolean    a
ungroup_all                                  cell       boolean    a
ungroup_all                                  design     boolean    a
ungroup_all                                  lib_cell   boolean    a
ungroup_all_option                           cell       boolean    a
ungroup_all_option                           design     boolean    a
ungroup_all_option                           lib_cell   boolean    a
uniquify_all                                 cell       boolean    a
uniquify_all                                 design     boolean    a
uniquify_id                                  design     integer    a
upf_cell_is_iso_or_els                       cell       boolean    a,r
upf_cell_is_preserved_source_or_sink         cell       boolean    a,r
upf_cell_on_clock_path                       cell       boolean    a,r
upf_dw_lib_cells                             cell       string     a,r
upf_dw_ret_so_attr                           cell       boolean    a,r
upf_dw_retention_strategy                    cell       string     a,r
upf_dw_retention_strategy                    design     string     a,r
upf_dw_retention_strategy                    lib_cell   string     a
upf_dw_retention_type                        cell       string     a,r
upf_first_connect_convert_pg_cmd             supply_net boolean    a
upf_first_convert_pg_cmd                     supply_net string     a
upf_first_convert_pg_cmd                     supply_port
                                                        string     a
upf_first_create_convert_pg_cmd              supply_net boolean    a
upf_first_create_convert_pg_cmd              supply_port
                                                        boolean    a
upf_input_isolation_name_attr                cell       string     a
upf_input_isolation_name_attr                design     string     a
upf_input_isolation_name_attr                lib_cell   string     a
upf_isolation_name_attr                      cell       string     a,r
upf_isolation_name_attr                      lib_pin    string     a
upf_isolation_name_attr                      pin        string     a,r
upf_isolation_name_attr                      port       string     a,r
upf_isolation_pd_name_attr                   cell       string     a,r
upf_last_convert_pg_cmd                      supply_net string     a
upf_last_convert_pg_cmd                      supply_port
                                                        string     a
upf_lib_cells                                cell       string     a,r
upf_map_iso_attr                             cell       string     a,r
upf_no_ungroup                               cell       boolean    a
upf_output_isolation_name_attr               cell       string     a
upf_output_isolation_name_attr               design     string     a
upf_output_isolation_name_attr               lib_cell   string     a
upf_retention_clamp                          cell       string     a,r
upf_retention_pd_name                        cell       string     a,r
upf_retention_strategy                       cell       string     a,r
upf_retention_strategy                       design     string     a,r
upf_retention_strategy                       lib_cell   string     a,r
upf_retention_type                           cell       string     a,r
upf_states_with_same_values_in_triplet       supply_port
                                                        string     a
upf_supply_net_created_in_rtl                supply_net boolean    a
upf_supply_port_connected_from_inside_in_rtl supply_port
                                                        boolean    a
upf_supply_port_connected_from_outside_in_rtl
                                             supply_port
                                                        boolean    a
upf_supply_port_created_in_rtl               supply_port
                                                        boolean    a
upf_unmapped_libsetup                        design     integer    a
upf_unmapped_libsetup                        lib_cell   integer    a
upper_x_bounds                               lib_pin    float      a
upper_x_bounds                               port       float      a
upper_y_bounds                               lib_pin    float      a
upper_y_bounds                               port       float      a
urx                                          design     integer    a
urx                                          lib_cell   integer    a
ury                                          design     integer    a
ury                                          lib_cell   integer    a
use_default_vhdl_generics_in_comp            cell       boolean    a
use_default_vhdl_generics_in_comp            design     boolean    a
use_default_vhdl_generics_in_comp            lib_cell   boolean    a
use_for_size_only                            design     boolean    a
use_iso_rail_for_buffering                   port       boolean    a
used_in_normal_op                            cell       boolean    a
used_in_normal_op                            lib_pin    boolean    a
used_in_normal_op                            port       boolean    a
user_annotated                               lib_pin    boolean    a
user_annotated                               net        boolean    a
user_annotated                               pin        boolean    a
user_annotated                               port       boolean    a
user_case_value                              lib_pin    string     a
user_case_value                              pin        string     a
user_case_value                              port       string     a
user_designware                              design     boolean    a
user_hierarchy                               design     boolean    a
user_net_isolation                           net        integer    a
user_net_isolation                           physnet    integer    a
user_scale                                   design     integer    a
uses_generator                               design     string     a
va_parameters                                library    byte_array a
valid_porosity                               library    boolean    a
valid_routing_layers                         library    boolean    a
validate_pad_des                             design     integer    a
valprop_keep_netlink_cell                    cell       boolean    a
values_for_layer_utilization                 design     byte_array a
vao_created                                  cell       boolean    a,r
variable_name                                cell       string     a
verification_priority                        cell       string     a
verification_priority                        design     string     a
verification_priority                        lib_cell   string     a
verify                                       design     boolean    a
verify_ilm_total_wire_c_max                  net        float      a
verify_ilm_total_wire_c_min                  net        float      a
verify_ilm_total_wire_r_max                  net        float      a
verify_ilm_total_wire_r_min                  net        float      a
verify_use_implementation                    design     string     a
verilogout_inout_force_direction             lib_pin    string     a
verilogout_inout_force_direction             pin        string     a
verilogout_inout_force_direction             port       string     a
vh_module                                    design     boolean    a
vh_module_only_design                        design     boolean    a
vh_split_design_attr                         design     boolean    a
vh_split_design_attr                         lib_cell   boolean    a
vhdl_buffer                                  lib_pin    boolean    a
vhdl_buffer                                  port       boolean    a
vhdl_changed_name                            cell       string     a,r
vhdl_changed_name                            lib_pin    string     a
vhdl_changed_name                            net        string     a,r
vhdl_changed_name                            pin        string     a,r
vhdl_changed_name                            port       string     a,r
vhdl_name                                    design     string     a
vhdl_name                                    port       string     a
vhdlin_ref                                   cell       boolean    a
vhdlin_ref                                   design     boolean    a
vhdlin_ref                                   lib_cell   boolean    a
via_extra_polygon_info_cont_num              lib_cell   string     a
via_extra_polygon_info_epc_unit_factor       lib_cell   string     a
via_extra_polygon_info_name                  lib_cell   string     a
via_extra_polygon_info_polygon_num           lib_cell   string     a
via_extra_polygon_info_polygons              lib_cell   string     a
via_extra_rect_info_cont_num                 lib_cell   string     a
via_extra_rect_info_epc_unit_factor          lib_cell   string     a
via_extra_rect_info_name                     lib_cell   string     a
via_extra_rect_info_rect_num                 lib_cell   string     a
via_extra_rect_info_rects                    lib_cell   string     a
vo_changed_name                              cell       string     a
voltage_unit                                 library    integer    a
watermark                                    design     integer    a
watermark                                    lib_cell   integer    a
waveform                                     clock      string     a
wide_wire_layer_names                        net        string     a
wide_wire_num_layers                         net        integer    a
wide_wire_space_multipliers                  net        string     a
wide_wire_via_count                          net        integer    a
wide_wire_via_names                          net        string     a
wide_wire_width_multipliers                  net        string     a
width                                        cell       float      a
width                                        phys_layer integer    a
width                                        physcell   float      a
width_coefficient                            library    float      a
wire_capacitance                             lib_pin    float      a
wire_capacitance                             port       float      a
wire_capacitance_max                         net        float      a
wire_capacitance_min                         net        float      a
wire_capacitance_multiplier_horizontal       design     float      a
wire_capacitance_multiplier_vertical         design     float      a
wire_load_mode                               design     string     a
wire_load_model_mode                         design     string     a
wire_load_model_mode                         lib_cell   string     a
wire_load_model_name                         design     string     a
wire_load_model_selection_group              design     string     a
wire_load_model_selection_group              lib_cell   string     a
wire_load_model_selection_group              phys_cluster
                                                        string     a
wire_load_model_selection_group_lib          design     string     a
wire_load_model_selection_group_lib          lib_cell   string     a
wire_load_selection_group_max                design     string     a
wire_load_selection_group_min                design     string     a
wire_load_selection_type                     design     integer    a
wire_load_selection_type                     lib_cell   integer    a
wire_min_capacitance_multiplier_horizontal   design     float      a
wire_min_capacitance_multiplier_vertical     design     float      a
wire_min_resistance_multiplier_horizontal    design     float      a
wire_min_resistance_multiplier_vertical      design     float      a
wire_resistance_multiplier_horizontal        design     float      a
wire_resistance_multiplier_vertical          design     float      a
wired_and                                    net        boolean    a
wired_or                                     net        boolean    a
within_block_abstraction                     cell       boolean    a
within_block_abstraction                     net        boolean    a
within_block_abstraction                     pin        boolean    a
worst_fall_slack                             pin        float      a
worst_fall_slack                             port       float      a
worst_length_attr                            net        float      a
worst_rise_slack                             pin        float      a
worst_rise_slack                             port       float      a
worst_slack                                  pin        float      a
worst_slack                                  port       float      a
wrapper_exclude_port                         port       boolean    a
write_port_name                              cell       string     a
write_sched_step                             cell       integer    a
wrp_cell_with_hold_mux                       lib_pin    boolean    a
wrp_clock_gate                               lib_pin    boolean    a
x                                            physport   integer    a
x2000_clb_base                               cell       integer    a
x2000_clb_k                                  cell       integer    a
x2000_clb_k_phase                            cell       integer    a
x2000_clb_q                                  cell       boolean    a
x2000_clb_reset                              cell       integer    a
x2000_clb_set                                cell       integer    a
x2000_clb_x                                  cell       integer    a
x2000_clb_y                                  cell       integer    a
x2000_iob_i                                  cell       boolean    a
x2000_iob_ts                                 cell       boolean    a
x3000_clb_base                               cell       integer    a
x3000_clb_dx                                 cell       integer    a
x3000_clb_dy                                 cell       integer    a
x3000_clb_ec                                 cell       boolean    a
x3000_clb_k                                  cell       boolean    a
x3000_clb_qx_name                            cell       string     a
x3000_clb_qy_name                            cell       string     a
x3000_clb_rd                                 cell       boolean    a
x3000_clb_x                                  cell       integer    a
x3000_clb_y                                  cell       integer    a
x3000_iob_ik                                 cell       boolean    a
x3000_iob_in                                 cell       boolean    a
x3000_iob_inreg                              cell       integer    a
x3000_iob_inreg_name                         cell       string     a
x3000_iob_ok                                 cell       boolean    a
x3000_iob_out                                cell       boolean    a
x3000_iob_out_phase                          cell       boolean    a
x3000_iob_outff                              cell       boolean    a
x3000_iob_outreg_name                        cell       string     a
x3000_iob_pullup                             cell       boolean    a
x3000_iob_slew                               cell       boolean    a
x3000_iob_tri_en_phase                       cell       boolean    a
x3000_iob_tristate                           cell       boolean    a
x_default_width                              phys_layer float      a
x_length                                     net        integer    a
xnf_blknm                                    cell       string     a
xnf_device_name                              design     string     a
xnf_init                                     cell       string     a
xnf_loc                                      cell       string     a
xnf_map                                      cell       string     a
xnf_schnm                                    design     string     a
xnfout_use_blknames                          design     boolean    a
xnfout_write_map_symbols                     design     boolean    a
xtalk_router_cap_ratio                       design     string     a
xtalk_router_cap_ratio                       lib_cell   string     a
xtalk_router_cap_threshold                   design     float      a
xtalk_router_cap_threshold                   lib_cell   float      a
xtalk_router_critical_range                  design     float      a
xtalk_router_critical_range                  lib_cell   float      a
xtalk_router_max_pin_count                   design     integer    a
xtalk_router_max_pin_count                   lib_cell   integer    a
xtalk_router_min_pin_count                   design     integer    a
xtalk_router_min_pin_count                   lib_cell   integer    a
xtalk_router_noise_threshold                 design     float      a
xtalk_router_noise_threshold                 lib_cell   float      a
xtalk_router_num_of_ccap_nets                design     integer    a
xtalk_router_num_of_ccap_nets                lib_cell   integer    a
xtalk_router_num_of_noise_nets               design     integer    a
xtalk_router_num_of_noise_nets               lib_cell   integer    a
y                                            physport   integer    a
y_default_width                              phys_layer float      a
y_length                                     net        integer    a
--------------------------------------------------------------------------------
1
