INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:45:33 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : gaussian
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.432ns  (required time - arrival time)
  Source:                 fork26/control/generateBlocks[5].regblock/transmitValue_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            buffer15/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.700ns  (clk rise@3.700ns - clk rise@0.000ns)
  Data Path Delay:        3.879ns  (logic 0.646ns (16.654%)  route 3.233ns (83.346%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.183 - 3.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=911, unset)          0.508     0.508    fork26/control/generateBlocks[5].regblock/clk
                         FDSE                                         r  fork26/control/generateBlocks[5].regblock/transmitValue_reg/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.226     0.734 f  fork26/control/generateBlocks[5].regblock/transmitValue_reg/Q
                         net (fo=6, unplaced)         0.533     1.267    buffer23/fifo/transmitValue_1
                         LUT6 (Prop_lut6_I0_O)        0.119     1.386 r  buffer23/fifo/transmitValue_i_4__15/O
                         net (fo=9, unplaced)         0.418     1.804    control_merge0/tehb/control/transmitValue_i_3__6_0
                         LUT6 (Prop_lut6_I2_O)        0.043     1.847 f  control_merge0/tehb/control/transmitValue_i_3__10/O
                         net (fo=7, unplaced)         0.412     2.259    buffer72/fifo/control_merge0_index
                         LUT6 (Prop_lut6_I2_O)        0.043     2.302 r  buffer72/fifo/transmitValue_i_3__6/O
                         net (fo=4, unplaced)         0.268     2.570    buffer72/fifo/fullReg_reg
                         LUT4 (Prop_lut4_I0_O)        0.043     2.613 r  buffer72/fifo/transmitValue_i_3__5/O
                         net (fo=2, unplaced)         0.233     2.846    buffer72/fifo/transmitValue_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.043     2.889 r  buffer72/fifo/transmitValue_i_2__6/O
                         net (fo=5, unplaced)         0.405     3.294    fork9/control/generateBlocks[3].regblock/transmitValue_reg_4
                         LUT6 (Prop_lut6_I2_O)        0.043     3.337 r  fork9/control/generateBlocks[3].regblock/transmitValue_i_2__0/O
                         net (fo=2, unplaced)         0.388     3.725    fork9/control/generateBlocks[3].regblock/transmitValue_i_2__0_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     3.768 f  fork9/control/generateBlocks[3].regblock/transmitValue_i_4__20/O
                         net (fo=14, unplaced)        0.295     4.063    buffer15/control/outputValid_reg
                         LUT5 (Prop_lut5_I4_O)        0.043     4.106 r  buffer15/control/dataReg[6]_i_1__0/O
                         net (fo=7, unplaced)         0.281     4.387    buffer15/regEnable
                         FDRE                                         r  buffer15/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.700     3.700 r  
                                                      0.000     3.700 r  clk (IN)
                         net (fo=911, unset)          0.483     4.183    buffer15/clk
                         FDRE                                         r  buffer15/dataReg_reg[0]/C
                         clock pessimism              0.000     4.183    
                         clock uncertainty           -0.035     4.147    
                         FDRE (Setup_fdre_C_CE)      -0.192     3.955    buffer15/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.955    
                         arrival time                          -4.387    
  -------------------------------------------------------------------
                         slack                                 -0.432    




