// Seed: 2018560957
module module_0 (
    input  uwire id_0,
    output uwire id_1,
    input  wor   id_2,
    input  tri   id_3,
    output wand  id_4
);
endmodule
module module_1 #(
    parameter id_2 = 32'd78
) (
    input supply1 id_0,
    input tri1 id_1,
    input wor _id_2,
    output tri0 id_3,
    input uwire id_4,
    input tri id_5
);
  assign id_3 = -1;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_5,
      id_4,
      id_3
  );
  wire id_7;
  assign id_3 = id_1;
  logic [id_2 : 1] id_8 = id_4;
endmodule
module module_2 (
    input tri0 id_0,
    input wor id_1,
    input wire id_2,
    output supply1 id_3
);
  assign id_3 = -1'b0;
  module_0 modCall_1 (
      id_2,
      id_3,
      id_0,
      id_2,
      id_3
  );
  assign modCall_1.id_2 = 0;
endmodule
