/***************************************************************************
 * MediaTek Inc.
 * 4F, No. 2 Technology 5th Rd.
 * Science-based Industrial Park
 * Hsin-chu, Taiwan, R.O.C.
 *
 * (c) Copyright 1997-2022, MediaTek, Inc.
 *
 * All rights reserved. MediaTek source code is an unpublished work and the
 * use of a copyright notice does not imply otherwise. This source code
 * contains confidential trade secret material of MediaTek. Any attempt
 * or participation in deciphering, decoding, reverse engineering or in any
 * way altering the source code is stricitly prohibited, unless the prior
 * written consent of MediaTek Technology, Inc. is obtained.
 ***************************************************************************
 */

#ifndef __RRO_CMM_H__
#define __RRO_CMM_H__

/**
 * enum mtk_hw_rro_mode - HW RRO mode
 */

enum mtk_hw_rro_mode {
	HW_RRO_MODE_OFF,
	HW_RRO_MODE_PRE_LINK,
	HW_RRO_MODE_BUF_PG,
};


#endif

