TimeQuest Timing Analyzer report for BumperCar
Fri Jun 01 13:59:26 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'vga_ctrl:vga_ctrl_realization|clk25m'
 12. Slow Model Setup: 'vga_ctrl:vga_ctrl_realization|clk50m'
 13. Slow Model Setup: 'clk100m'
 14. Slow Model Hold: 'clk100m'
 15. Slow Model Hold: 'vga_ctrl:vga_ctrl_realization|clk50m'
 16. Slow Model Hold: 'vga_ctrl:vga_ctrl_realization|clk25m'
 17. Slow Model Minimum Pulse Width: 'clk100m'
 18. Slow Model Minimum Pulse Width: 'vga_ctrl:vga_ctrl_realization|clk25m'
 19. Slow Model Minimum Pulse Width: 'vga_ctrl:vga_ctrl_realization|clk50m'
 20. Setup Times
 21. Hold Times
 22. Clock to Output Times
 23. Minimum Clock to Output Times
 24. Fast Model Setup Summary
 25. Fast Model Hold Summary
 26. Fast Model Recovery Summary
 27. Fast Model Removal Summary
 28. Fast Model Minimum Pulse Width Summary
 29. Fast Model Setup: 'vga_ctrl:vga_ctrl_realization|clk25m'
 30. Fast Model Setup: 'vga_ctrl:vga_ctrl_realization|clk50m'
 31. Fast Model Setup: 'clk100m'
 32. Fast Model Hold: 'clk100m'
 33. Fast Model Hold: 'vga_ctrl:vga_ctrl_realization|clk50m'
 34. Fast Model Hold: 'vga_ctrl:vga_ctrl_realization|clk25m'
 35. Fast Model Minimum Pulse Width: 'clk100m'
 36. Fast Model Minimum Pulse Width: 'vga_ctrl:vga_ctrl_realization|clk25m'
 37. Fast Model Minimum Pulse Width: 'vga_ctrl:vga_ctrl_realization|clk50m'
 38. Setup Times
 39. Hold Times
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Multicorner Timing Analysis Summary
 43. Setup Times
 44. Hold Times
 45. Clock to Output Times
 46. Minimum Clock to Output Times
 47. Setup Transfers
 48. Hold Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths
 52. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; BumperCar                                                         ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C70F672C8                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                     ;
+--------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------+
; Clock Name                           ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                  ;
+--------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------+
; clk100m                              ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk100m }                              ;
; vga_ctrl:vga_ctrl_realization|clk25m ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { vga_ctrl:vga_ctrl_realization|clk25m } ;
; vga_ctrl:vga_ctrl_realization|clk50m ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { vga_ctrl:vga_ctrl_realization|clk50m } ;
+--------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------+


+----------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                    ;
+------------+-----------------+--------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                           ; Note ;
+------------+-----------------+--------------------------------------+------+
; 235.07 MHz ; 235.07 MHz      ; vga_ctrl:vga_ctrl_realization|clk25m ;      ;
+------------+-----------------+--------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------+
; Slow Model Setup Summary                                      ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; vga_ctrl:vga_ctrl_realization|clk25m ; -3.254 ; -173.370      ;
; vga_ctrl:vga_ctrl_realization|clk50m ; 1.091  ; 0.000         ;
; clk100m                              ; 3.414  ; 0.000         ;
+--------------------------------------+--------+---------------+


+---------------------------------------------------------------+
; Slow Model Hold Summary                                       ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; clk100m                              ; -3.180 ; -3.180        ;
; vga_ctrl:vga_ctrl_realization|clk50m ; -0.857 ; -0.857        ;
; vga_ctrl:vga_ctrl_realization|clk25m ; 0.499  ; 0.000         ;
+--------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+---------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                        ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; clk100m                              ; -1.941 ; -30.137       ;
; vga_ctrl:vga_ctrl_realization|clk25m ; -0.742 ; -105.364      ;
; vga_ctrl:vga_ctrl_realization|clk50m ; -0.742 ; -1.484        ;
+--------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'vga_ctrl:vga_ctrl_realization|clk25m'                                                                                                                                                                    ;
+--------+----------------------------------------------+----------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                      ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+----------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -3.254 ; vga_ctrl:vga_ctrl_realization|addr_count[16] ; vga_ctrl:vga_ctrl_realization|addr_count[11] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 4.294      ;
; -3.253 ; vga_ctrl:vga_ctrl_realization|addr_count[16] ; vga_ctrl:vga_ctrl_realization|addr_count[10] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 4.293      ;
; -3.178 ; vga_ctrl:vga_ctrl_realization|vx_minus[5]    ; vga_ctrl:vga_ctrl_realization|addr_count[0]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.023      ; 4.241      ;
; -3.178 ; vga_ctrl:vga_ctrl_realization|vx_minus[5]    ; vga_ctrl:vga_ctrl_realization|addr_count[1]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.023      ; 4.241      ;
; -3.178 ; vga_ctrl:vga_ctrl_realization|vx_minus[5]    ; vga_ctrl:vga_ctrl_realization|addr_count[2]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.023      ; 4.241      ;
; -3.178 ; vga_ctrl:vga_ctrl_realization|vx_minus[5]    ; vga_ctrl:vga_ctrl_realization|addr_count[3]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.023      ; 4.241      ;
; -3.178 ; vga_ctrl:vga_ctrl_realization|vx_minus[5]    ; vga_ctrl:vga_ctrl_realization|addr_count[4]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.023      ; 4.241      ;
; -3.178 ; vga_ctrl:vga_ctrl_realization|vx_minus[5]    ; vga_ctrl:vga_ctrl_realization|addr_count[8]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.023      ; 4.241      ;
; -3.178 ; vga_ctrl:vga_ctrl_realization|vx_minus[5]    ; vga_ctrl:vga_ctrl_realization|addr_count[9]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.023      ; 4.241      ;
; -3.170 ; vga_ctrl:vga_ctrl_realization|vx_minus[5]    ; vga_ctrl:vga_ctrl_realization|addr_count[11] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.029      ; 4.239      ;
; -3.170 ; vga_ctrl:vga_ctrl_realization|vx_minus[5]    ; vga_ctrl:vga_ctrl_realization|addr_count[12] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.029      ; 4.239      ;
; -3.170 ; vga_ctrl:vga_ctrl_realization|vx_minus[5]    ; vga_ctrl:vga_ctrl_realization|addr_count[15] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.029      ; 4.239      ;
; -3.170 ; vga_ctrl:vga_ctrl_realization|vx_minus[5]    ; vga_ctrl:vga_ctrl_realization|addr_count[16] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.029      ; 4.239      ;
; -3.170 ; vga_ctrl:vga_ctrl_realization|vx_minus[5]    ; vga_ctrl:vga_ctrl_realization|addr_count[14] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.029      ; 4.239      ;
; -3.170 ; vga_ctrl:vga_ctrl_realization|vx_minus[5]    ; vga_ctrl:vga_ctrl_realization|addr_count[13] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.029      ; 4.239      ;
; -3.170 ; vga_ctrl:vga_ctrl_realization|vx_minus[5]    ; vga_ctrl:vga_ctrl_realization|addr_count[10] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.029      ; 4.239      ;
; -3.170 ; vga_ctrl:vga_ctrl_realization|vx_minus[5]    ; vga_ctrl:vga_ctrl_realization|addr_count[17] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.029      ; 4.239      ;
; -3.170 ; vga_ctrl:vga_ctrl_realization|vx_minus[5]    ; vga_ctrl:vga_ctrl_realization|addr_count[18] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.029      ; 4.239      ;
; -3.170 ; vga_ctrl:vga_ctrl_realization|vx_minus[5]    ; vga_ctrl:vga_ctrl_realization|addr_count[19] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.029      ; 4.239      ;
; -3.169 ; vga_ctrl:vga_ctrl_realization|vx_minus[5]    ; vga_ctrl:vga_ctrl_realization|addr_count[5]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.023      ; 4.232      ;
; -3.169 ; vga_ctrl:vga_ctrl_realization|vx_minus[5]    ; vga_ctrl:vga_ctrl_realization|addr_count[6]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.023      ; 4.232      ;
; -3.169 ; vga_ctrl:vga_ctrl_realization|vx_minus[5]    ; vga_ctrl:vga_ctrl_realization|addr_count[7]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.023      ; 4.232      ;
; -3.158 ; vga_ctrl:vga_ctrl_realization|vy_minus[7]    ; vga_ctrl:vga_ctrl_realization|addr_count[0]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.023      ; 4.221      ;
; -3.158 ; vga_ctrl:vga_ctrl_realization|vy_minus[7]    ; vga_ctrl:vga_ctrl_realization|addr_count[1]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.023      ; 4.221      ;
; -3.158 ; vga_ctrl:vga_ctrl_realization|vy_minus[7]    ; vga_ctrl:vga_ctrl_realization|addr_count[2]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.023      ; 4.221      ;
; -3.158 ; vga_ctrl:vga_ctrl_realization|vy_minus[7]    ; vga_ctrl:vga_ctrl_realization|addr_count[3]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.023      ; 4.221      ;
; -3.158 ; vga_ctrl:vga_ctrl_realization|vy_minus[7]    ; vga_ctrl:vga_ctrl_realization|addr_count[4]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.023      ; 4.221      ;
; -3.158 ; vga_ctrl:vga_ctrl_realization|vy_minus[7]    ; vga_ctrl:vga_ctrl_realization|addr_count[8]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.023      ; 4.221      ;
; -3.158 ; vga_ctrl:vga_ctrl_realization|vy_minus[7]    ; vga_ctrl:vga_ctrl_realization|addr_count[9]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.023      ; 4.221      ;
; -3.155 ; vga_ctrl:vga_ctrl_realization|addr_count[13] ; vga_ctrl:vga_ctrl_realization|addr_count[11] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 4.195      ;
; -3.154 ; vga_ctrl:vga_ctrl_realization|addr_count[13] ; vga_ctrl:vga_ctrl_realization|addr_count[10] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 4.194      ;
; -3.150 ; vga_ctrl:vga_ctrl_realization|vy_minus[7]    ; vga_ctrl:vga_ctrl_realization|addr_count[11] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.029      ; 4.219      ;
; -3.150 ; vga_ctrl:vga_ctrl_realization|vy_minus[7]    ; vga_ctrl:vga_ctrl_realization|addr_count[12] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.029      ; 4.219      ;
; -3.150 ; vga_ctrl:vga_ctrl_realization|vy_minus[7]    ; vga_ctrl:vga_ctrl_realization|addr_count[15] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.029      ; 4.219      ;
; -3.150 ; vga_ctrl:vga_ctrl_realization|vy_minus[7]    ; vga_ctrl:vga_ctrl_realization|addr_count[16] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.029      ; 4.219      ;
; -3.150 ; vga_ctrl:vga_ctrl_realization|vy_minus[7]    ; vga_ctrl:vga_ctrl_realization|addr_count[14] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.029      ; 4.219      ;
; -3.150 ; vga_ctrl:vga_ctrl_realization|vy_minus[7]    ; vga_ctrl:vga_ctrl_realization|addr_count[13] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.029      ; 4.219      ;
; -3.150 ; vga_ctrl:vga_ctrl_realization|vy_minus[7]    ; vga_ctrl:vga_ctrl_realization|addr_count[10] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.029      ; 4.219      ;
; -3.150 ; vga_ctrl:vga_ctrl_realization|vy_minus[7]    ; vga_ctrl:vga_ctrl_realization|addr_count[17] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.029      ; 4.219      ;
; -3.150 ; vga_ctrl:vga_ctrl_realization|vy_minus[7]    ; vga_ctrl:vga_ctrl_realization|addr_count[18] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.029      ; 4.219      ;
; -3.150 ; vga_ctrl:vga_ctrl_realization|vy_minus[7]    ; vga_ctrl:vga_ctrl_realization|addr_count[19] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.029      ; 4.219      ;
; -3.149 ; vga_ctrl:vga_ctrl_realization|vy_minus[7]    ; vga_ctrl:vga_ctrl_realization|addr_count[5]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.023      ; 4.212      ;
; -3.149 ; vga_ctrl:vga_ctrl_realization|vy_minus[7]    ; vga_ctrl:vga_ctrl_realization|addr_count[6]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.023      ; 4.212      ;
; -3.149 ; vga_ctrl:vga_ctrl_realization|vy_minus[7]    ; vga_ctrl:vga_ctrl_realization|addr_count[7]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.023      ; 4.212      ;
; -3.125 ; vga_ctrl:vga_ctrl_realization|addr_count[14] ; vga_ctrl:vga_ctrl_realization|addr_count[11] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 4.165      ;
; -3.124 ; vga_ctrl:vga_ctrl_realization|addr_count[14] ; vga_ctrl:vga_ctrl_realization|addr_count[10] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.000      ; 4.164      ;
; -3.033 ; vga_ctrl:vga_ctrl_realization|vy_minus[5]    ; vga_ctrl:vga_ctrl_realization|addr_count[0]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.023      ; 4.096      ;
; -3.033 ; vga_ctrl:vga_ctrl_realization|vy_minus[5]    ; vga_ctrl:vga_ctrl_realization|addr_count[1]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.023      ; 4.096      ;
; -3.033 ; vga_ctrl:vga_ctrl_realization|vy_minus[5]    ; vga_ctrl:vga_ctrl_realization|addr_count[2]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.023      ; 4.096      ;
; -3.033 ; vga_ctrl:vga_ctrl_realization|vy_minus[5]    ; vga_ctrl:vga_ctrl_realization|addr_count[3]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.023      ; 4.096      ;
; -3.033 ; vga_ctrl:vga_ctrl_realization|vy_minus[5]    ; vga_ctrl:vga_ctrl_realization|addr_count[4]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.023      ; 4.096      ;
; -3.033 ; vga_ctrl:vga_ctrl_realization|vy_minus[5]    ; vga_ctrl:vga_ctrl_realization|addr_count[8]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.023      ; 4.096      ;
; -3.033 ; vga_ctrl:vga_ctrl_realization|vy_minus[5]    ; vga_ctrl:vga_ctrl_realization|addr_count[9]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.023      ; 4.096      ;
; -3.032 ; vga_ctrl:vga_ctrl_realization|vy_minus[6]    ; vga_ctrl:vga_ctrl_realization|addr_count[0]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.023      ; 4.095      ;
; -3.032 ; vga_ctrl:vga_ctrl_realization|vy_minus[6]    ; vga_ctrl:vga_ctrl_realization|addr_count[1]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.023      ; 4.095      ;
; -3.032 ; vga_ctrl:vga_ctrl_realization|vy_minus[6]    ; vga_ctrl:vga_ctrl_realization|addr_count[2]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.023      ; 4.095      ;
; -3.032 ; vga_ctrl:vga_ctrl_realization|vy_minus[6]    ; vga_ctrl:vga_ctrl_realization|addr_count[3]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.023      ; 4.095      ;
; -3.032 ; vga_ctrl:vga_ctrl_realization|vy_minus[6]    ; vga_ctrl:vga_ctrl_realization|addr_count[4]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.023      ; 4.095      ;
; -3.032 ; vga_ctrl:vga_ctrl_realization|vy_minus[6]    ; vga_ctrl:vga_ctrl_realization|addr_count[8]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.023      ; 4.095      ;
; -3.032 ; vga_ctrl:vga_ctrl_realization|vy_minus[6]    ; vga_ctrl:vga_ctrl_realization|addr_count[9]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.023      ; 4.095      ;
; -3.026 ; vga_ctrl:vga_ctrl_realization|vx_minus[8]    ; vga_ctrl:vga_ctrl_realization|addr_count[0]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.023      ; 4.089      ;
; -3.026 ; vga_ctrl:vga_ctrl_realization|vx_minus[8]    ; vga_ctrl:vga_ctrl_realization|addr_count[1]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.023      ; 4.089      ;
; -3.026 ; vga_ctrl:vga_ctrl_realization|vx_minus[8]    ; vga_ctrl:vga_ctrl_realization|addr_count[2]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.023      ; 4.089      ;
; -3.026 ; vga_ctrl:vga_ctrl_realization|vx_minus[8]    ; vga_ctrl:vga_ctrl_realization|addr_count[3]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.023      ; 4.089      ;
; -3.026 ; vga_ctrl:vga_ctrl_realization|vx_minus[8]    ; vga_ctrl:vga_ctrl_realization|addr_count[4]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.023      ; 4.089      ;
; -3.026 ; vga_ctrl:vga_ctrl_realization|vx_minus[8]    ; vga_ctrl:vga_ctrl_realization|addr_count[8]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.023      ; 4.089      ;
; -3.026 ; vga_ctrl:vga_ctrl_realization|vx_minus[8]    ; vga_ctrl:vga_ctrl_realization|addr_count[9]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.023      ; 4.089      ;
; -3.025 ; vga_ctrl:vga_ctrl_realization|vy_minus[5]    ; vga_ctrl:vga_ctrl_realization|addr_count[11] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.029      ; 4.094      ;
; -3.025 ; vga_ctrl:vga_ctrl_realization|vy_minus[5]    ; vga_ctrl:vga_ctrl_realization|addr_count[12] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.029      ; 4.094      ;
; -3.025 ; vga_ctrl:vga_ctrl_realization|vy_minus[5]    ; vga_ctrl:vga_ctrl_realization|addr_count[15] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.029      ; 4.094      ;
; -3.025 ; vga_ctrl:vga_ctrl_realization|vy_minus[5]    ; vga_ctrl:vga_ctrl_realization|addr_count[16] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.029      ; 4.094      ;
; -3.025 ; vga_ctrl:vga_ctrl_realization|vy_minus[5]    ; vga_ctrl:vga_ctrl_realization|addr_count[14] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.029      ; 4.094      ;
; -3.025 ; vga_ctrl:vga_ctrl_realization|vy_minus[5]    ; vga_ctrl:vga_ctrl_realization|addr_count[13] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.029      ; 4.094      ;
; -3.025 ; vga_ctrl:vga_ctrl_realization|vy_minus[5]    ; vga_ctrl:vga_ctrl_realization|addr_count[10] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.029      ; 4.094      ;
; -3.025 ; vga_ctrl:vga_ctrl_realization|vy_minus[5]    ; vga_ctrl:vga_ctrl_realization|addr_count[17] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.029      ; 4.094      ;
; -3.025 ; vga_ctrl:vga_ctrl_realization|vy_minus[5]    ; vga_ctrl:vga_ctrl_realization|addr_count[18] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.029      ; 4.094      ;
; -3.025 ; vga_ctrl:vga_ctrl_realization|vy_minus[5]    ; vga_ctrl:vga_ctrl_realization|addr_count[19] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.029      ; 4.094      ;
; -3.024 ; vga_ctrl:vga_ctrl_realization|vy_minus[5]    ; vga_ctrl:vga_ctrl_realization|addr_count[5]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.023      ; 4.087      ;
; -3.024 ; vga_ctrl:vga_ctrl_realization|vy_minus[5]    ; vga_ctrl:vga_ctrl_realization|addr_count[6]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.023      ; 4.087      ;
; -3.024 ; vga_ctrl:vga_ctrl_realization|vy_minus[5]    ; vga_ctrl:vga_ctrl_realization|addr_count[7]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.023      ; 4.087      ;
; -3.024 ; vga_ctrl:vga_ctrl_realization|vy_minus[6]    ; vga_ctrl:vga_ctrl_realization|addr_count[11] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.029      ; 4.093      ;
; -3.024 ; vga_ctrl:vga_ctrl_realization|vy_minus[6]    ; vga_ctrl:vga_ctrl_realization|addr_count[12] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.029      ; 4.093      ;
; -3.024 ; vga_ctrl:vga_ctrl_realization|vy_minus[6]    ; vga_ctrl:vga_ctrl_realization|addr_count[15] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.029      ; 4.093      ;
; -3.024 ; vga_ctrl:vga_ctrl_realization|vy_minus[6]    ; vga_ctrl:vga_ctrl_realization|addr_count[16] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.029      ; 4.093      ;
; -3.024 ; vga_ctrl:vga_ctrl_realization|vy_minus[6]    ; vga_ctrl:vga_ctrl_realization|addr_count[14] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.029      ; 4.093      ;
; -3.024 ; vga_ctrl:vga_ctrl_realization|vy_minus[6]    ; vga_ctrl:vga_ctrl_realization|addr_count[13] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.029      ; 4.093      ;
; -3.024 ; vga_ctrl:vga_ctrl_realization|vy_minus[6]    ; vga_ctrl:vga_ctrl_realization|addr_count[10] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.029      ; 4.093      ;
; -3.024 ; vga_ctrl:vga_ctrl_realization|vy_minus[6]    ; vga_ctrl:vga_ctrl_realization|addr_count[17] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.029      ; 4.093      ;
; -3.024 ; vga_ctrl:vga_ctrl_realization|vy_minus[6]    ; vga_ctrl:vga_ctrl_realization|addr_count[18] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.029      ; 4.093      ;
; -3.024 ; vga_ctrl:vga_ctrl_realization|vy_minus[6]    ; vga_ctrl:vga_ctrl_realization|addr_count[19] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.029      ; 4.093      ;
; -3.023 ; vga_ctrl:vga_ctrl_realization|vy_minus[6]    ; vga_ctrl:vga_ctrl_realization|addr_count[5]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.023      ; 4.086      ;
; -3.023 ; vga_ctrl:vga_ctrl_realization|vy_minus[6]    ; vga_ctrl:vga_ctrl_realization|addr_count[6]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.023      ; 4.086      ;
; -3.023 ; vga_ctrl:vga_ctrl_realization|vy_minus[6]    ; vga_ctrl:vga_ctrl_realization|addr_count[7]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.023      ; 4.086      ;
; -3.018 ; vga_ctrl:vga_ctrl_realization|vx_minus[8]    ; vga_ctrl:vga_ctrl_realization|addr_count[11] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.029      ; 4.087      ;
; -3.018 ; vga_ctrl:vga_ctrl_realization|vx_minus[8]    ; vga_ctrl:vga_ctrl_realization|addr_count[12] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.029      ; 4.087      ;
; -3.018 ; vga_ctrl:vga_ctrl_realization|vx_minus[8]    ; vga_ctrl:vga_ctrl_realization|addr_count[15] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.029      ; 4.087      ;
; -3.018 ; vga_ctrl:vga_ctrl_realization|vx_minus[8]    ; vga_ctrl:vga_ctrl_realization|addr_count[16] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.029      ; 4.087      ;
; -3.018 ; vga_ctrl:vga_ctrl_realization|vx_minus[8]    ; vga_ctrl:vga_ctrl_realization|addr_count[14] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.029      ; 4.087      ;
; -3.018 ; vga_ctrl:vga_ctrl_realization|vx_minus[8]    ; vga_ctrl:vga_ctrl_realization|addr_count[13] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.029      ; 4.087      ;
; -3.018 ; vga_ctrl:vga_ctrl_realization|vx_minus[8]    ; vga_ctrl:vga_ctrl_realization|addr_count[10] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.029      ; 4.087      ;
+--------+----------------------------------------------+----------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'vga_ctrl:vga_ctrl_realization|clk50m'                                                                                                                                                   ;
+-------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 1.091 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk50m ; 0.500        ; 1.052      ; 0.805      ;
; 1.591 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk50m ; 1.000        ; 1.052      ; 0.805      ;
+-------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk100m'                                                                                                                                                       ;
+-------+--------------------------------------+--------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; 3.414 ; vga_ctrl:vga_ctrl_realization|clk50m ; vga_ctrl:vga_ctrl_realization|clk50m ; vga_ctrl:vga_ctrl_realization|clk50m ; clk100m     ; 0.500        ; 3.375      ; 0.805      ;
; 3.914 ; vga_ctrl:vga_ctrl_realization|clk50m ; vga_ctrl:vga_ctrl_realization|clk50m ; vga_ctrl:vga_ctrl_realization|clk50m ; clk100m     ; 1.000        ; 3.375      ; 0.805      ;
+-------+--------------------------------------+--------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk100m'                                                                                                                                                         ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; -3.180 ; vga_ctrl:vga_ctrl_realization|clk50m ; vga_ctrl:vga_ctrl_realization|clk50m ; vga_ctrl:vga_ctrl_realization|clk50m ; clk100m     ; 0.000        ; 3.375      ; 0.805      ;
; -2.680 ; vga_ctrl:vga_ctrl_realization|clk50m ; vga_ctrl:vga_ctrl_realization|clk50m ; vga_ctrl:vga_ctrl_realization|clk50m ; clk100m     ; -0.500       ; 3.375      ; 0.805      ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'vga_ctrl:vga_ctrl_realization|clk50m'                                                                                                                                                     ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.857 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk50m ; 0.000        ; 1.052      ; 0.805      ;
; -0.357 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk50m ; -0.500       ; 1.052      ; 0.805      ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'vga_ctrl:vga_ctrl_realization|clk25m'                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------------------+----------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                   ; To Node                                      ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------+----------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.499 ; vga_ctrl:vga_ctrl_realization|vy[0]                                         ; vga_ctrl:vga_ctrl_realization|vy[0]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; vga_ctrl:vga_ctrl_realization|vy_minus[0]                                   ; vga_ctrl:vga_ctrl_realization|vy_minus[0]    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.805      ;
; 0.749 ; vga_ctrl:vga_ctrl_realization|vy_minus[8]                                   ; vga_ctrl:vga_ctrl_realization|vy_minus[8]    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.055      ;
; 0.751 ; vga_ctrl:vga_ctrl_realization|addr_count[19]                                ; vga_ctrl:vga_ctrl_realization|addr_count[19] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.057      ;
; 0.758 ; vga_ctrl:vga_ctrl_realization|vy[8]                                         ; vga_ctrl:vga_ctrl_realization|vy[8]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.064      ;
; 1.165 ; vga_ctrl:vga_ctrl_realization|vy[1]                                         ; vga_ctrl:vga_ctrl_realization|vy[1]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.471      ;
; 1.174 ; vga_ctrl:vga_ctrl_realization|vx_minus[7]                                   ; vga_ctrl:vga_ctrl_realization|vx_minus[7]    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.480      ;
; 1.176 ; vga_ctrl:vga_ctrl_realization|vx[1]                                         ; vga_ctrl:vga_ctrl_realization|vx[1]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; vga_ctrl:vga_ctrl_realization|vx[2]                                         ; vga_ctrl:vga_ctrl_realization|vx[2]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.482      ;
; 1.177 ; vga_ctrl:vga_ctrl_realization|vy[3]                                         ; vga_ctrl:vga_ctrl_realization|vy[3]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.483      ;
; 1.178 ; vga_ctrl:vga_ctrl_realization|vy_minus[0]                                   ; vga_ctrl:vga_ctrl_realization|vy_minus[1]    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.484      ;
; 1.181 ; vga_ctrl:vga_ctrl_realization|vy[5]                                         ; vga_ctrl:vga_ctrl_realization|vy[5]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.487      ;
; 1.181 ; vga_ctrl:vga_ctrl_realization|addr_count[8]                                 ; vga_ctrl:vga_ctrl_realization|addr_count[8]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.487      ;
; 1.181 ; vga_ctrl:vga_ctrl_realization|addr_count[9]                                 ; vga_ctrl:vga_ctrl_realization|addr_count[9]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.487      ;
; 1.181 ; vga_ctrl:vga_ctrl_realization|vy[0]                                         ; vga_ctrl:vga_ctrl_realization|vy[1]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.487      ;
; 1.182 ; vga_ctrl:vga_ctrl_realization|vx_minus[2]                                   ; vga_ctrl:vga_ctrl_realization|vx_minus[2]    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.488      ;
; 1.182 ; vga_ctrl:vga_ctrl_realization|vy_minus[2]                                   ; vga_ctrl:vga_ctrl_realization|vy_minus[2]    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.488      ;
; 1.183 ; vga_ctrl:vga_ctrl_realization|vy[7]                                         ; vga_ctrl:vga_ctrl_realization|vy[7]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.489      ;
; 1.185 ; vga_ctrl:vga_ctrl_realization|vx[4]                                         ; vga_ctrl:vga_ctrl_realization|vx[4]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.491      ;
; 1.186 ; vga_ctrl:vga_ctrl_realization|vy_minus[4]                                   ; vga_ctrl:vga_ctrl_realization|vy_minus[4]    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.492      ;
; 1.190 ; vga_ctrl:vga_ctrl_realization|addr_count[14]                                ; vga_ctrl:vga_ctrl_realization|addr_count[14] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.496      ;
; 1.191 ; vga_ctrl:vga_ctrl_realization|addr_count[17]                                ; vga_ctrl:vga_ctrl_realization|addr_count[17] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.497      ;
; 1.194 ; vga_ctrl:vga_ctrl_realization|addr_count[12]                                ; vga_ctrl:vga_ctrl_realization|addr_count[12] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.500      ;
; 1.199 ; vga_ctrl:vga_ctrl_realization|vx_minus[0]                                   ; vga_ctrl:vga_ctrl_realization|vx_minus[0]    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.505      ;
; 1.221 ; vga_ctrl:vga_ctrl_realization|vy_minus[3]                                   ; vga_ctrl:vga_ctrl_realization|vy_minus[3]    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.527      ;
; 1.224 ; vga_ctrl:vga_ctrl_realization|vy_minus[1]                                   ; vga_ctrl:vga_ctrl_realization|vy_minus[1]    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.530      ;
; 1.225 ; vga_ctrl:vga_ctrl_realization|vy_minus[5]                                   ; vga_ctrl:vga_ctrl_realization|vy_minus[5]    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.531      ;
; 1.227 ; vga_ctrl:vga_ctrl_realization|addr_count[18]                                ; vga_ctrl:vga_ctrl_realization|addr_count[18] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.533      ;
; 1.229 ; vga_ctrl:vga_ctrl_realization|vx[3]                                         ; vga_ctrl:vga_ctrl_realization|vx[3]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.535      ;
; 1.233 ; vga_ctrl:vga_ctrl_realization|vy[2]                                         ; vga_ctrl:vga_ctrl_realization|vy[2]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.539      ;
; 1.234 ; vga_ctrl:vga_ctrl_realization|vy[4]                                         ; vga_ctrl:vga_ctrl_realization|vy[4]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.540      ;
; 1.235 ; vga_ctrl:vga_ctrl_realization|vy[6]                                         ; vga_ctrl:vga_ctrl_realization|vy[6]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.541      ;
; 1.235 ; vga_ctrl:vga_ctrl_realization|addr_count[16]                                ; vga_ctrl:vga_ctrl_realization|addr_count[16] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.541      ;
; 1.238 ; vga_ctrl:vga_ctrl_realization|addr_count[13]                                ; vga_ctrl:vga_ctrl_realization|addr_count[13] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.544      ;
; 1.239 ; vga_ctrl:vga_ctrl_realization|vx[6]                                         ; vga_ctrl:vga_ctrl_realization|vx[6]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.545      ;
; 1.239 ; vga_ctrl:vga_ctrl_realization|addr_count[15]                                ; vga_ctrl:vga_ctrl_realization|addr_count[15] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.545      ;
; 1.240 ; vga_ctrl:vga_ctrl_realization|vx_minus[1]                                   ; vga_ctrl:vga_ctrl_realization|vx_minus[1]    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.546      ;
; 1.240 ; vga_ctrl:vga_ctrl_realization|vx_minus[3]                                   ; vga_ctrl:vga_ctrl_realization|vx_minus[3]    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.546      ;
; 1.240 ; vga_ctrl:vga_ctrl_realization|vx_minus[6]                                   ; vga_ctrl:vga_ctrl_realization|vx_minus[6]    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.546      ;
; 1.245 ; vga_ctrl:vga_ctrl_realization|vx_minus[4]                                   ; vga_ctrl:vga_ctrl_realization|vx_minus[4]    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.551      ;
; 1.326 ; vga_ctrl:vga_ctrl_realization|vy[7]                                         ; vga_ctrl:vga_ctrl_realization|vst            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.632      ;
; 1.440 ; vga_ctrl:vga_ctrl_realization|vx[7]                                         ; vga_ctrl:vga_ctrl_realization|vx[7]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.746      ;
; 1.483 ; vga_ctrl:vga_ctrl_realization|vx[5]                                         ; vga_ctrl:vga_ctrl_realization|hst            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.001      ; 1.790      ;
; 1.505 ; vga_ctrl:vga_ctrl_realization|vy[6]                                         ; vga_ctrl:vga_ctrl_realization|vst            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.811      ;
; 1.516 ; vga_ctrl:vga_ctrl_realization|vy_minus[7]                                   ; vga_ctrl:vga_ctrl_realization|vy_minus[7]    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.822      ;
; 1.523 ; vga_ctrl:vga_ctrl_realization|vy_minus[6]                                   ; vga_ctrl:vga_ctrl_realization|vy_minus[6]    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.829      ;
; 1.523 ; vga_ctrl:vga_ctrl_realization|hst                                           ; vga_ctrl:vga_ctrl_realization|hs             ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; -0.009     ; 1.820      ;
; 1.527 ; vga_ctrl:vga_ctrl_realization|vx[6]                                         ; vga_ctrl:vga_ctrl_realization|hst            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.001      ; 1.834      ;
; 1.536 ; vga_ctrl:vga_ctrl_realization|vst                                           ; vga_ctrl:vga_ctrl_realization|vs             ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; -0.009     ; 1.833      ;
; 1.545 ; vga_ctrl:vga_ctrl_realization|vx[7]                                         ; vga_ctrl:vga_ctrl_realization|hst            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.001      ; 1.852      ;
; 1.556 ; vga_ctrl:vga_ctrl_realization|vx[4]                                         ; vga_ctrl:vga_ctrl_realization|hst            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.001      ; 1.863      ;
; 1.557 ; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|read_data[26] ; vga_ctrl:vga_ctrl_realization|gt[0]          ; clk100m                              ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; -0.492     ; 1.371      ;
; 1.557 ; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|read_data[27] ; vga_ctrl:vga_ctrl_realization|gt[1]          ; clk100m                              ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; -0.492     ; 1.371      ;
; 1.558 ; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|read_data[29] ; vga_ctrl:vga_ctrl_realization|rt[0]          ; clk100m                              ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; -0.492     ; 1.372      ;
; 1.558 ; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|read_data[30] ; vga_ctrl:vga_ctrl_realization|rt[1]          ; clk100m                              ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; -0.492     ; 1.372      ;
; 1.558 ; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|read_data[24] ; vga_ctrl:vga_ctrl_realization|bt[1]          ; clk100m                              ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; -0.492     ; 1.372      ;
; 1.561 ; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|read_data[31] ; vga_ctrl:vga_ctrl_realization|rt[2]          ; clk100m                              ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; -0.492     ; 1.375      ;
; 1.581 ; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|read_data[25] ; vga_ctrl:vga_ctrl_realization|bt[2]          ; clk100m                              ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; -0.492     ; 1.395      ;
; 1.615 ; vga_ctrl:vga_ctrl_realization|vx[9]                                         ; vga_ctrl:vga_ctrl_realization|vx[9]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.921      ;
; 1.653 ; vga_ctrl:vga_ctrl_realization|vx[5]                                         ; vga_ctrl:vga_ctrl_realization|vx[6]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.959      ;
; 1.655 ; vga_ctrl:vga_ctrl_realization|vx[1]                                         ; vga_ctrl:vga_ctrl_realization|vx[2]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.961      ;
; 1.655 ; vga_ctrl:vga_ctrl_realization|vx[2]                                         ; vga_ctrl:vga_ctrl_realization|vx[3]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.961      ;
; 1.656 ; vga_ctrl:vga_ctrl_realization|vy_minus[0]                                   ; vga_ctrl:vga_ctrl_realization|vy_minus[2]    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.962      ;
; 1.656 ; vga_ctrl:vga_ctrl_realization|vy[3]                                         ; vga_ctrl:vga_ctrl_realization|vy[4]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.962      ;
; 1.659 ; vga_ctrl:vga_ctrl_realization|addr_count[11]                                ; vga_ctrl:vga_ctrl_realization|addr_count[12] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.965      ;
; 1.660 ; vga_ctrl:vga_ctrl_realization|addr_count[8]                                 ; vga_ctrl:vga_ctrl_realization|addr_count[9]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.966      ;
; 1.660 ; vga_ctrl:vga_ctrl_realization|vy[5]                                         ; vga_ctrl:vga_ctrl_realization|vy[6]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.966      ;
; 1.661 ; vga_ctrl:vga_ctrl_realization|vy_minus[2]                                   ; vga_ctrl:vga_ctrl_realization|vy_minus[3]    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.967      ;
; 1.661 ; vga_ctrl:vga_ctrl_realization|vx_minus[2]                                   ; vga_ctrl:vga_ctrl_realization|vx_minus[3]    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.967      ;
; 1.662 ; vga_ctrl:vga_ctrl_realization|vy[7]                                         ; vga_ctrl:vga_ctrl_realization|vy[8]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.968      ;
; 1.665 ; vga_ctrl:vga_ctrl_realization|vx[0]                                         ; vga_ctrl:vga_ctrl_realization|vx[1]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.971      ;
; 1.665 ; vga_ctrl:vga_ctrl_realization|vy_minus[4]                                   ; vga_ctrl:vga_ctrl_realization|vy_minus[5]    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.971      ;
; 1.669 ; vga_ctrl:vga_ctrl_realization|addr_count[14]                                ; vga_ctrl:vga_ctrl_realization|addr_count[15] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.975      ;
; 1.673 ; vga_ctrl:vga_ctrl_realization|addr_count[12]                                ; vga_ctrl:vga_ctrl_realization|addr_count[13] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.979      ;
; 1.677 ; vga_ctrl:vga_ctrl_realization|vx_minus[0]                                   ; vga_ctrl:vga_ctrl_realization|vx_minus[1]    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 1.983      ;
; 1.701 ; vga_ctrl:vga_ctrl_realization|vy_minus[3]                                   ; vga_ctrl:vga_ctrl_realization|vy_minus[4]    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 2.007      ;
; 1.701 ; vga_ctrl:vga_ctrl_realization|vy_minus[1]                                   ; vga_ctrl:vga_ctrl_realization|vy_minus[2]    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 2.007      ;
; 1.705 ; vga_ctrl:vga_ctrl_realization|vy_minus[5]                                   ; vga_ctrl:vga_ctrl_realization|vy_minus[6]    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 2.011      ;
; 1.707 ; vga_ctrl:vga_ctrl_realization|addr_count[18]                                ; vga_ctrl:vga_ctrl_realization|addr_count[19] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 2.013      ;
; 1.709 ; vga_ctrl:vga_ctrl_realization|vx[3]                                         ; vga_ctrl:vga_ctrl_realization|vx[4]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 2.015      ;
; 1.711 ; vga_ctrl:vga_ctrl_realization|vx[0]                                         ; vga_ctrl:vga_ctrl_realization|vx[0]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 2.017      ;
; 1.713 ; vga_ctrl:vga_ctrl_realization|vy[2]                                         ; vga_ctrl:vga_ctrl_realization|vy[3]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 2.019      ;
; 1.714 ; vga_ctrl:vga_ctrl_realization|vy[4]                                         ; vga_ctrl:vga_ctrl_realization|vy[5]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 2.020      ;
; 1.715 ; vga_ctrl:vga_ctrl_realization|addr_count[0]                                 ; vga_ctrl:vga_ctrl_realization|addr_count[0]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 2.021      ;
; 1.715 ; vga_ctrl:vga_ctrl_realization|vy[6]                                         ; vga_ctrl:vga_ctrl_realization|vy[7]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 2.021      ;
; 1.715 ; vga_ctrl:vga_ctrl_realization|addr_count[16]                                ; vga_ctrl:vga_ctrl_realization|addr_count[17] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 2.021      ;
; 1.718 ; vga_ctrl:vga_ctrl_realization|addr_count[13]                                ; vga_ctrl:vga_ctrl_realization|addr_count[14] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 2.024      ;
; 1.719 ; vga_ctrl:vga_ctrl_realization|addr_count[15]                                ; vga_ctrl:vga_ctrl_realization|addr_count[16] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 2.025      ;
; 1.719 ; vga_ctrl:vga_ctrl_realization|vx[6]                                         ; vga_ctrl:vga_ctrl_realization|vx[7]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 2.025      ;
; 1.720 ; vga_ctrl:vga_ctrl_realization|vx_minus[6]                                   ; vga_ctrl:vga_ctrl_realization|vx_minus[7]    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 2.026      ;
; 1.720 ; vga_ctrl:vga_ctrl_realization|vx_minus[1]                                   ; vga_ctrl:vga_ctrl_realization|vx_minus[2]    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 2.026      ;
; 1.720 ; vga_ctrl:vga_ctrl_realization|vx_minus[3]                                   ; vga_ctrl:vga_ctrl_realization|vx_minus[4]    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 2.026      ;
; 1.723 ; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|read_data[28] ; vga_ctrl:vga_ctrl_realization|gt[2]          ; clk100m                              ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; -0.492     ; 1.537      ;
; 1.726 ; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|read_data[23] ; vga_ctrl:vga_ctrl_realization|bt[0]          ; clk100m                              ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; -0.492     ; 1.540      ;
; 1.730 ; vga_ctrl:vga_ctrl_realization|vx[8]                                         ; vga_ctrl:vga_ctrl_realization|hst            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.001      ; 2.037      ;
; 1.739 ; vga_ctrl:vga_ctrl_realization|vx[5]                                         ; vga_ctrl:vga_ctrl_realization|vx[7]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 2.045      ;
; 1.741 ; vga_ctrl:vga_ctrl_realization|vx[1]                                         ; vga_ctrl:vga_ctrl_realization|vx[3]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 2.047      ;
; 1.741 ; vga_ctrl:vga_ctrl_realization|vx[2]                                         ; vga_ctrl:vga_ctrl_realization|vx[4]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 2.047      ;
; 1.742 ; vga_ctrl:vga_ctrl_realization|vy_minus[0]                                   ; vga_ctrl:vga_ctrl_realization|vy_minus[3]    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 2.048      ;
; 1.742 ; vga_ctrl:vga_ctrl_realization|vy[3]                                         ; vga_ctrl:vga_ctrl_realization|vy[5]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 2.048      ;
+-------+-----------------------------------------------------------------------------+----------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk100m'                                                                                                                      ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                      ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------+
; -1.941 ; 1.000        ; 2.941          ; Port Rate        ; clk100m ; Rise       ; clk100m                                                                     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|clk50m                                        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|clk50m                                        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|read_data[10] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|read_data[10] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|read_data[11] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|read_data[11] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|read_data[12] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|read_data[12] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|read_data[13] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|read_data[13] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|read_data[14] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|read_data[14] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|read_data[15] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|read_data[15] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|read_data[23] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|read_data[23] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|read_data[24] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|read_data[24] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|read_data[25] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|read_data[25] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|read_data[26] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|read_data[26] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|read_data[27] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|read_data[27] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|read_data[28] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|read_data[28] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|read_data[29] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|read_data[29] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|read_data[30] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|read_data[30] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|read_data[31] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|read_data[31] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|read_data[7]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|read_data[7]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|read_data[8]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|read_data[8]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|read_data[9]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|read_data[9]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk100m ; Rise       ; clk100m|combout                                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk100m ; Rise       ; clk100m|combout                                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk100m ; Rise       ; clk100m~clkctrl|inclk[0]                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk100m ; Rise       ; clk100m~clkctrl|inclk[0]                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk100m ; Rise       ; clk100m~clkctrl|outclk                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk100m ; Rise       ; clk100m~clkctrl|outclk                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl_realization|clk50m|clk                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl_realization|clk50m|clk                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl_realization|sram_ctrl_realization|read_data[10]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl_realization|sram_ctrl_realization|read_data[10]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl_realization|sram_ctrl_realization|read_data[11]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl_realization|sram_ctrl_realization|read_data[11]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl_realization|sram_ctrl_realization|read_data[12]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl_realization|sram_ctrl_realization|read_data[12]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl_realization|sram_ctrl_realization|read_data[13]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl_realization|sram_ctrl_realization|read_data[13]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl_realization|sram_ctrl_realization|read_data[14]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl_realization|sram_ctrl_realization|read_data[14]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl_realization|sram_ctrl_realization|read_data[15]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl_realization|sram_ctrl_realization|read_data[15]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl_realization|sram_ctrl_realization|read_data[23]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl_realization|sram_ctrl_realization|read_data[23]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl_realization|sram_ctrl_realization|read_data[24]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl_realization|sram_ctrl_realization|read_data[24]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl_realization|sram_ctrl_realization|read_data[25]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl_realization|sram_ctrl_realization|read_data[25]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl_realization|sram_ctrl_realization|read_data[26]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl_realization|sram_ctrl_realization|read_data[26]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl_realization|sram_ctrl_realization|read_data[27]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl_realization|sram_ctrl_realization|read_data[27]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl_realization|sram_ctrl_realization|read_data[28]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl_realization|sram_ctrl_realization|read_data[28]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl_realization|sram_ctrl_realization|read_data[29]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl_realization|sram_ctrl_realization|read_data[29]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl_realization|sram_ctrl_realization|read_data[30]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl_realization|sram_ctrl_realization|read_data[30]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl_realization|sram_ctrl_realization|read_data[31]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl_realization|sram_ctrl_realization|read_data[31]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl_realization|sram_ctrl_realization|read_data[7]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl_realization|sram_ctrl_realization|read_data[7]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl_realization|sram_ctrl_realization|read_data[8]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl_realization|sram_ctrl_realization|read_data[8]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl_realization|sram_ctrl_realization|read_data[9]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl_realization|sram_ctrl_realization|read_data[9]|clk                 ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'vga_ctrl:vga_ctrl_realization|clk25m'                                                                                       ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                       ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------+
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|addr_count[0]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|addr_count[0]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|addr_count[10] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|addr_count[10] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|addr_count[11] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|addr_count[11] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|addr_count[12] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|addr_count[12] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|addr_count[13] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|addr_count[13] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|addr_count[14] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|addr_count[14] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|addr_count[15] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|addr_count[15] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|addr_count[16] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|addr_count[16] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|addr_count[17] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|addr_count[17] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|addr_count[18] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|addr_count[18] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|addr_count[19] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|addr_count[19] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|addr_count[1]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|addr_count[1]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|addr_count[2]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|addr_count[2]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|addr_count[3]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|addr_count[3]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|addr_count[4]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|addr_count[4]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|addr_count[5]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|addr_count[5]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|addr_count[6]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|addr_count[6]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|addr_count[7]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|addr_count[7]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|addr_count[8]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|addr_count[8]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|addr_count[9]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|addr_count[9]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|bt[0]          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|bt[0]          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|bt[1]          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|bt[1]          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|bt[2]          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|bt[2]          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|gt[0]          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|gt[0]          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|gt[1]          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|gt[1]          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|gt[2]          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|gt[2]          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|hs             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|hs             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|hst            ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|hst            ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|rt[0]          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|rt[0]          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|rt[1]          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|rt[1]          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|rt[2]          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|rt[2]          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|vs             ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|vs             ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|vst            ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|vst            ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|vx[0]          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|vx[0]          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|vx[1]          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|vx[1]          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|vx[2]          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|vx[2]          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|vx[3]          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|vx[3]          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|vx[4]          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|vx[4]          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|vx[5]          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|vx[5]          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|vx[6]          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|vx[6]          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|vx[7]          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|vx[7]          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|vx[8]          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|vx[8]          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|vx[9]          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|vx[9]          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|vx_minus[0]    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|vx_minus[0]    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|vx_minus[1]    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|vx_minus[1]    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|vx_minus[2]    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|vx_minus[2]    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|vx_minus[3]    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|vx_minus[3]    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|vx_minus[4]    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|vx_minus[4]    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|vx_minus[5]    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|vx_minus[5]    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|vx_minus[6]    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|vx_minus[6]    ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'vga_ctrl:vga_ctrl_realization|clk50m'                                                                               ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                               ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------+
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk50m ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk50m ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk50m ; Rise       ; vga_ctrl_realization|clk25m|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk50m ; Rise       ; vga_ctrl_realization|clk25m|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk50m ; Rise       ; vga_ctrl_realization|clk50m|regout   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk50m ; Rise       ; vga_ctrl_realization|clk50m|regout   ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------+


+---------------------------------------------------------------------------------+
; Setup Times                                                                     ;
+---------------------+------------+-------+-------+------------+-----------------+
; Data Port           ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------------+------------+-------+-------+------------+-----------------+
; base_sram_data[*]   ; clk100m    ; 5.532 ; 5.532 ; Rise       ; clk100m         ;
;  base_sram_data[7]  ; clk100m    ; 3.548 ; 3.548 ; Rise       ; clk100m         ;
;  base_sram_data[8]  ; clk100m    ; 3.900 ; 3.900 ; Rise       ; clk100m         ;
;  base_sram_data[9]  ; clk100m    ; 3.565 ; 3.565 ; Rise       ; clk100m         ;
;  base_sram_data[10] ; clk100m    ; 3.560 ; 3.560 ; Rise       ; clk100m         ;
;  base_sram_data[11] ; clk100m    ; 3.867 ; 3.867 ; Rise       ; clk100m         ;
;  base_sram_data[12] ; clk100m    ; 3.471 ; 3.471 ; Rise       ; clk100m         ;
;  base_sram_data[13] ; clk100m    ; 3.482 ; 3.482 ; Rise       ; clk100m         ;
;  base_sram_data[14] ; clk100m    ; 3.478 ; 3.478 ; Rise       ; clk100m         ;
;  base_sram_data[15] ; clk100m    ; 3.686 ; 3.686 ; Rise       ; clk100m         ;
;  base_sram_data[23] ; clk100m    ; 5.020 ; 5.020 ; Rise       ; clk100m         ;
;  base_sram_data[24] ; clk100m    ; 5.231 ; 5.231 ; Rise       ; clk100m         ;
;  base_sram_data[25] ; clk100m    ; 4.872 ; 4.872 ; Rise       ; clk100m         ;
;  base_sram_data[26] ; clk100m    ; 5.532 ; 5.532 ; Rise       ; clk100m         ;
;  base_sram_data[27] ; clk100m    ; 5.252 ; 5.252 ; Rise       ; clk100m         ;
;  base_sram_data[28] ; clk100m    ; 4.983 ; 4.983 ; Rise       ; clk100m         ;
;  base_sram_data[29] ; clk100m    ; 4.759 ; 4.759 ; Rise       ; clk100m         ;
;  base_sram_data[30] ; clk100m    ; 4.905 ; 4.905 ; Rise       ; clk100m         ;
;  base_sram_data[31] ; clk100m    ; 4.746 ; 4.746 ; Rise       ; clk100m         ;
+---------------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Hold Times                                                                        ;
+---------------------+------------+--------+--------+------------+-----------------+
; Data Port           ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------------+------------+--------+--------+------------+-----------------+
; base_sram_data[*]   ; clk100m    ; -3.205 ; -3.205 ; Rise       ; clk100m         ;
;  base_sram_data[7]  ; clk100m    ; -3.282 ; -3.282 ; Rise       ; clk100m         ;
;  base_sram_data[8]  ; clk100m    ; -3.634 ; -3.634 ; Rise       ; clk100m         ;
;  base_sram_data[9]  ; clk100m    ; -3.299 ; -3.299 ; Rise       ; clk100m         ;
;  base_sram_data[10] ; clk100m    ; -3.294 ; -3.294 ; Rise       ; clk100m         ;
;  base_sram_data[11] ; clk100m    ; -3.601 ; -3.601 ; Rise       ; clk100m         ;
;  base_sram_data[12] ; clk100m    ; -3.205 ; -3.205 ; Rise       ; clk100m         ;
;  base_sram_data[13] ; clk100m    ; -3.216 ; -3.216 ; Rise       ; clk100m         ;
;  base_sram_data[14] ; clk100m    ; -3.212 ; -3.212 ; Rise       ; clk100m         ;
;  base_sram_data[15] ; clk100m    ; -3.420 ; -3.420 ; Rise       ; clk100m         ;
;  base_sram_data[23] ; clk100m    ; -4.754 ; -4.754 ; Rise       ; clk100m         ;
;  base_sram_data[24] ; clk100m    ; -4.965 ; -4.965 ; Rise       ; clk100m         ;
;  base_sram_data[25] ; clk100m    ; -4.606 ; -4.606 ; Rise       ; clk100m         ;
;  base_sram_data[26] ; clk100m    ; -5.266 ; -5.266 ; Rise       ; clk100m         ;
;  base_sram_data[27] ; clk100m    ; -4.986 ; -4.986 ; Rise       ; clk100m         ;
;  base_sram_data[28] ; clk100m    ; -4.717 ; -4.717 ; Rise       ; clk100m         ;
;  base_sram_data[29] ; clk100m    ; -4.493 ; -4.493 ; Rise       ; clk100m         ;
;  base_sram_data[30] ; clk100m    ; -4.639 ; -4.639 ; Rise       ; clk100m         ;
;  base_sram_data[31] ; clk100m    ; -4.480 ; -4.480 ; Rise       ; clk100m         ;
+---------------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                            ;
+---------------------+--------------------------------------+--------+--------+------------+--------------------------------------+
; Data Port           ; Clock Port                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                      ;
+---------------------+--------------------------------------+--------+--------+------------+--------------------------------------+
; b[*]                ; vga_ctrl:vga_ctrl_realization|clk25m ; 16.599 ; 16.599 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  b[0]               ; vga_ctrl:vga_ctrl_realization|clk25m ; 12.346 ; 12.346 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  b[1]               ; vga_ctrl:vga_ctrl_realization|clk25m ; 11.446 ; 11.446 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  b[2]               ; vga_ctrl:vga_ctrl_realization|clk25m ; 16.599 ; 16.599 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
; base_sram_addr[*]   ; vga_ctrl:vga_ctrl_realization|clk25m ; 9.532  ; 9.532  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[0]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 9.532  ; 9.532  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[1]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 9.520  ; 9.520  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[2]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 7.339  ; 7.339  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[3]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 7.389  ; 7.389  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[4]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 7.400  ; 7.400  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[5]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 7.728  ; 7.728  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[6]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 7.655  ; 7.655  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[7]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 7.276  ; 7.276  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[8]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 6.967  ; 6.967  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[9]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 6.930  ; 6.930  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[10] ; vga_ctrl:vga_ctrl_realization|clk25m ; 7.657  ; 7.657  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[11] ; vga_ctrl:vga_ctrl_realization|clk25m ; 7.412  ; 7.412  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[12] ; vga_ctrl:vga_ctrl_realization|clk25m ; 7.426  ; 7.426  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[13] ; vga_ctrl:vga_ctrl_realization|clk25m ; 7.359  ; 7.359  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[14] ; vga_ctrl:vga_ctrl_realization|clk25m ; 7.669  ; 7.669  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[15] ; vga_ctrl:vga_ctrl_realization|clk25m ; 7.364  ; 7.364  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[16] ; vga_ctrl:vga_ctrl_realization|clk25m ; 7.359  ; 7.359  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[17] ; vga_ctrl:vga_ctrl_realization|clk25m ; 7.404  ; 7.404  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[18] ; vga_ctrl:vga_ctrl_realization|clk25m ; 7.749  ; 7.749  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[19] ; vga_ctrl:vga_ctrl_realization|clk25m ; 7.787  ; 7.787  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
; g[*]                ; vga_ctrl:vga_ctrl_realization|clk25m ; 16.931 ; 16.931 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  g[0]               ; vga_ctrl:vga_ctrl_realization|clk25m ; 13.555 ; 13.555 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  g[1]               ; vga_ctrl:vga_ctrl_realization|clk25m ; 14.736 ; 14.736 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  g[2]               ; vga_ctrl:vga_ctrl_realization|clk25m ; 16.931 ; 16.931 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
; hs                  ; vga_ctrl:vga_ctrl_realization|clk25m ; 13.679 ; 13.679 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
; r[*]                ; vga_ctrl:vga_ctrl_realization|clk25m ; 17.440 ; 17.440 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  r[0]               ; vga_ctrl:vga_ctrl_realization|clk25m ; 17.242 ; 17.242 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  r[1]               ; vga_ctrl:vga_ctrl_realization|clk25m ; 12.421 ; 12.421 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  r[2]               ; vga_ctrl:vga_ctrl_realization|clk25m ; 17.440 ; 17.440 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
; vs                  ; vga_ctrl:vga_ctrl_realization|clk25m ; 9.793  ; 9.793  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
+---------------------+--------------------------------------+--------+--------+------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                    ;
+---------------------+--------------------------------------+--------+--------+------------+--------------------------------------+
; Data Port           ; Clock Port                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                      ;
+---------------------+--------------------------------------+--------+--------+------------+--------------------------------------+
; b[*]                ; vga_ctrl:vga_ctrl_realization|clk25m ; 10.680 ; 10.680 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  b[0]               ; vga_ctrl:vga_ctrl_realization|clk25m ; 10.680 ; 10.680 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  b[1]               ; vga_ctrl:vga_ctrl_realization|clk25m ; 11.246 ; 11.246 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  b[2]               ; vga_ctrl:vga_ctrl_realization|clk25m ; 15.980 ; 15.980 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
; base_sram_addr[*]   ; vga_ctrl:vga_ctrl_realization|clk25m ; 6.930  ; 6.930  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[0]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 9.532  ; 9.532  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[1]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 9.520  ; 9.520  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[2]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 7.339  ; 7.339  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[3]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 7.389  ; 7.389  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[4]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 7.400  ; 7.400  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[5]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 7.728  ; 7.728  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[6]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 7.655  ; 7.655  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[7]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 7.276  ; 7.276  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[8]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 6.967  ; 6.967  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[9]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 6.930  ; 6.930  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[10] ; vga_ctrl:vga_ctrl_realization|clk25m ; 7.657  ; 7.657  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[11] ; vga_ctrl:vga_ctrl_realization|clk25m ; 7.412  ; 7.412  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[12] ; vga_ctrl:vga_ctrl_realization|clk25m ; 7.426  ; 7.426  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[13] ; vga_ctrl:vga_ctrl_realization|clk25m ; 7.359  ; 7.359  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[14] ; vga_ctrl:vga_ctrl_realization|clk25m ; 7.669  ; 7.669  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[15] ; vga_ctrl:vga_ctrl_realization|clk25m ; 7.364  ; 7.364  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[16] ; vga_ctrl:vga_ctrl_realization|clk25m ; 7.359  ; 7.359  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[17] ; vga_ctrl:vga_ctrl_realization|clk25m ; 7.404  ; 7.404  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[18] ; vga_ctrl:vga_ctrl_realization|clk25m ; 7.749  ; 7.749  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[19] ; vga_ctrl:vga_ctrl_realization|clk25m ; 7.787  ; 7.787  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
; g[*]                ; vga_ctrl:vga_ctrl_realization|clk25m ; 13.339 ; 13.339 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  g[0]               ; vga_ctrl:vga_ctrl_realization|clk25m ; 13.339 ; 13.339 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  g[1]               ; vga_ctrl:vga_ctrl_realization|clk25m ; 13.911 ; 13.911 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  g[2]               ; vga_ctrl:vga_ctrl_realization|clk25m ; 16.685 ; 16.685 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
; hs                  ; vga_ctrl:vga_ctrl_realization|clk25m ; 13.679 ; 13.679 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
; r[*]                ; vga_ctrl:vga_ctrl_realization|clk25m ; 12.180 ; 12.180 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  r[0]               ; vga_ctrl:vga_ctrl_realization|clk25m ; 17.033 ; 17.033 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  r[1]               ; vga_ctrl:vga_ctrl_realization|clk25m ; 12.180 ; 12.180 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  r[2]               ; vga_ctrl:vga_ctrl_realization|clk25m ; 17.237 ; 17.237 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
; vs                  ; vga_ctrl:vga_ctrl_realization|clk25m ; 9.793  ; 9.793  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
+---------------------+--------------------------------------+--------+--------+------------+--------------------------------------+


+---------------------------------------------------------------+
; Fast Model Setup Summary                                      ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; vga_ctrl:vga_ctrl_realization|clk25m ; -0.433 ; -16.877       ;
; vga_ctrl:vga_ctrl_realization|clk50m ; 0.773  ; 0.000         ;
; clk100m                              ; 2.133  ; 0.000         ;
+--------------------------------------+--------+---------------+


+---------------------------------------------------------------+
; Fast Model Hold Summary                                       ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; clk100m                              ; -1.753 ; -1.753        ;
; vga_ctrl:vga_ctrl_realization|clk50m ; -0.393 ; -0.393        ;
; vga_ctrl:vga_ctrl_realization|clk25m ; 0.215  ; 0.000         ;
+--------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+---------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                        ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; clk100m                              ; -1.380 ; -20.380       ;
; vga_ctrl:vga_ctrl_realization|clk25m ; -0.500 ; -71.000       ;
; vga_ctrl:vga_ctrl_realization|clk50m ; -0.500 ; -1.000        ;
+--------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'vga_ctrl:vga_ctrl_realization|clk25m'                                                                                                                                                                   ;
+--------+---------------------------------------------+----------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                      ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+----------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.433 ; vga_ctrl:vga_ctrl_realization|vy_minus[7]   ; vga_ctrl:vga_ctrl_realization|addr_count[0]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.023      ; 1.488      ;
; -0.433 ; vga_ctrl:vga_ctrl_realization|vy_minus[7]   ; vga_ctrl:vga_ctrl_realization|addr_count[1]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.023      ; 1.488      ;
; -0.433 ; vga_ctrl:vga_ctrl_realization|vy_minus[7]   ; vga_ctrl:vga_ctrl_realization|addr_count[2]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.023      ; 1.488      ;
; -0.433 ; vga_ctrl:vga_ctrl_realization|vy_minus[7]   ; vga_ctrl:vga_ctrl_realization|addr_count[3]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.023      ; 1.488      ;
; -0.433 ; vga_ctrl:vga_ctrl_realization|vy_minus[7]   ; vga_ctrl:vga_ctrl_realization|addr_count[4]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.023      ; 1.488      ;
; -0.433 ; vga_ctrl:vga_ctrl_realization|vy_minus[7]   ; vga_ctrl:vga_ctrl_realization|addr_count[8]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.023      ; 1.488      ;
; -0.433 ; vga_ctrl:vga_ctrl_realization|vy_minus[7]   ; vga_ctrl:vga_ctrl_realization|addr_count[9]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.023      ; 1.488      ;
; -0.431 ; vga_ctrl:vga_ctrl_realization|vy_minus[7]   ; vga_ctrl:vga_ctrl_realization|addr_count[5]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.022      ; 1.485      ;
; -0.431 ; vga_ctrl:vga_ctrl_realization|vy_minus[7]   ; vga_ctrl:vga_ctrl_realization|addr_count[6]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.022      ; 1.485      ;
; -0.431 ; vga_ctrl:vga_ctrl_realization|vy_minus[7]   ; vga_ctrl:vga_ctrl_realization|addr_count[7]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.022      ; 1.485      ;
; -0.430 ; vga_ctrl:vga_ctrl_realization|vy_minus[7]   ; vga_ctrl:vga_ctrl_realization|addr_count[11] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.028      ; 1.490      ;
; -0.430 ; vga_ctrl:vga_ctrl_realization|vy_minus[7]   ; vga_ctrl:vga_ctrl_realization|addr_count[12] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.028      ; 1.490      ;
; -0.430 ; vga_ctrl:vga_ctrl_realization|vy_minus[7]   ; vga_ctrl:vga_ctrl_realization|addr_count[15] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.028      ; 1.490      ;
; -0.430 ; vga_ctrl:vga_ctrl_realization|vy_minus[7]   ; vga_ctrl:vga_ctrl_realization|addr_count[16] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.028      ; 1.490      ;
; -0.430 ; vga_ctrl:vga_ctrl_realization|vy_minus[7]   ; vga_ctrl:vga_ctrl_realization|addr_count[14] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.028      ; 1.490      ;
; -0.430 ; vga_ctrl:vga_ctrl_realization|vy_minus[7]   ; vga_ctrl:vga_ctrl_realization|addr_count[13] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.028      ; 1.490      ;
; -0.430 ; vga_ctrl:vga_ctrl_realization|vy_minus[7]   ; vga_ctrl:vga_ctrl_realization|addr_count[10] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.028      ; 1.490      ;
; -0.430 ; vga_ctrl:vga_ctrl_realization|vy_minus[7]   ; vga_ctrl:vga_ctrl_realization|addr_count[17] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.028      ; 1.490      ;
; -0.430 ; vga_ctrl:vga_ctrl_realization|vy_minus[7]   ; vga_ctrl:vga_ctrl_realization|addr_count[18] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.028      ; 1.490      ;
; -0.430 ; vga_ctrl:vga_ctrl_realization|vy_minus[7]   ; vga_ctrl:vga_ctrl_realization|addr_count[19] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.028      ; 1.490      ;
; -0.417 ; vga_ctrl:vga_ctrl_realization|addr_count[0] ; vga_ctrl:vga_ctrl_realization|addr_count[19] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.005      ; 1.454      ;
; -0.400 ; vga_ctrl:vga_ctrl_realization|vx_minus[5]   ; vga_ctrl:vga_ctrl_realization|addr_count[0]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.023      ; 1.455      ;
; -0.400 ; vga_ctrl:vga_ctrl_realization|vx_minus[5]   ; vga_ctrl:vga_ctrl_realization|addr_count[1]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.023      ; 1.455      ;
; -0.400 ; vga_ctrl:vga_ctrl_realization|vx_minus[5]   ; vga_ctrl:vga_ctrl_realization|addr_count[2]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.023      ; 1.455      ;
; -0.400 ; vga_ctrl:vga_ctrl_realization|vx_minus[5]   ; vga_ctrl:vga_ctrl_realization|addr_count[3]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.023      ; 1.455      ;
; -0.400 ; vga_ctrl:vga_ctrl_realization|vx_minus[5]   ; vga_ctrl:vga_ctrl_realization|addr_count[4]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.023      ; 1.455      ;
; -0.400 ; vga_ctrl:vga_ctrl_realization|vx_minus[5]   ; vga_ctrl:vga_ctrl_realization|addr_count[8]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.023      ; 1.455      ;
; -0.400 ; vga_ctrl:vga_ctrl_realization|vx_minus[5]   ; vga_ctrl:vga_ctrl_realization|addr_count[9]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.023      ; 1.455      ;
; -0.398 ; vga_ctrl:vga_ctrl_realization|vx_minus[5]   ; vga_ctrl:vga_ctrl_realization|addr_count[5]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.022      ; 1.452      ;
; -0.398 ; vga_ctrl:vga_ctrl_realization|vx_minus[5]   ; vga_ctrl:vga_ctrl_realization|addr_count[6]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.022      ; 1.452      ;
; -0.398 ; vga_ctrl:vga_ctrl_realization|vx_minus[5]   ; vga_ctrl:vga_ctrl_realization|addr_count[7]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.022      ; 1.452      ;
; -0.397 ; vga_ctrl:vga_ctrl_realization|vx_minus[5]   ; vga_ctrl:vga_ctrl_realization|addr_count[11] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.028      ; 1.457      ;
; -0.397 ; vga_ctrl:vga_ctrl_realization|vx_minus[5]   ; vga_ctrl:vga_ctrl_realization|addr_count[12] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.028      ; 1.457      ;
; -0.397 ; vga_ctrl:vga_ctrl_realization|vx_minus[5]   ; vga_ctrl:vga_ctrl_realization|addr_count[15] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.028      ; 1.457      ;
; -0.397 ; vga_ctrl:vga_ctrl_realization|vx_minus[5]   ; vga_ctrl:vga_ctrl_realization|addr_count[16] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.028      ; 1.457      ;
; -0.397 ; vga_ctrl:vga_ctrl_realization|vx_minus[5]   ; vga_ctrl:vga_ctrl_realization|addr_count[14] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.028      ; 1.457      ;
; -0.397 ; vga_ctrl:vga_ctrl_realization|vx_minus[5]   ; vga_ctrl:vga_ctrl_realization|addr_count[13] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.028      ; 1.457      ;
; -0.397 ; vga_ctrl:vga_ctrl_realization|vx_minus[5]   ; vga_ctrl:vga_ctrl_realization|addr_count[10] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.028      ; 1.457      ;
; -0.397 ; vga_ctrl:vga_ctrl_realization|vx_minus[5]   ; vga_ctrl:vga_ctrl_realization|addr_count[17] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.028      ; 1.457      ;
; -0.397 ; vga_ctrl:vga_ctrl_realization|vx_minus[5]   ; vga_ctrl:vga_ctrl_realization|addr_count[18] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.028      ; 1.457      ;
; -0.397 ; vga_ctrl:vga_ctrl_realization|vx_minus[5]   ; vga_ctrl:vga_ctrl_realization|addr_count[19] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.028      ; 1.457      ;
; -0.393 ; vga_ctrl:vga_ctrl_realization|vy_minus[5]   ; vga_ctrl:vga_ctrl_realization|addr_count[0]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.023      ; 1.448      ;
; -0.393 ; vga_ctrl:vga_ctrl_realization|vy_minus[5]   ; vga_ctrl:vga_ctrl_realization|addr_count[1]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.023      ; 1.448      ;
; -0.393 ; vga_ctrl:vga_ctrl_realization|vy_minus[5]   ; vga_ctrl:vga_ctrl_realization|addr_count[2]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.023      ; 1.448      ;
; -0.393 ; vga_ctrl:vga_ctrl_realization|vy_minus[5]   ; vga_ctrl:vga_ctrl_realization|addr_count[3]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.023      ; 1.448      ;
; -0.393 ; vga_ctrl:vga_ctrl_realization|vy_minus[5]   ; vga_ctrl:vga_ctrl_realization|addr_count[4]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.023      ; 1.448      ;
; -0.393 ; vga_ctrl:vga_ctrl_realization|vy_minus[5]   ; vga_ctrl:vga_ctrl_realization|addr_count[8]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.023      ; 1.448      ;
; -0.393 ; vga_ctrl:vga_ctrl_realization|vy_minus[5]   ; vga_ctrl:vga_ctrl_realization|addr_count[9]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.023      ; 1.448      ;
; -0.391 ; vga_ctrl:vga_ctrl_realization|vy_minus[5]   ; vga_ctrl:vga_ctrl_realization|addr_count[5]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.022      ; 1.445      ;
; -0.391 ; vga_ctrl:vga_ctrl_realization|vy_minus[5]   ; vga_ctrl:vga_ctrl_realization|addr_count[6]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.022      ; 1.445      ;
; -0.391 ; vga_ctrl:vga_ctrl_realization|vy_minus[5]   ; vga_ctrl:vga_ctrl_realization|addr_count[7]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.022      ; 1.445      ;
; -0.390 ; vga_ctrl:vga_ctrl_realization|vy_minus[5]   ; vga_ctrl:vga_ctrl_realization|addr_count[11] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.028      ; 1.450      ;
; -0.390 ; vga_ctrl:vga_ctrl_realization|vy_minus[5]   ; vga_ctrl:vga_ctrl_realization|addr_count[12] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.028      ; 1.450      ;
; -0.390 ; vga_ctrl:vga_ctrl_realization|vy_minus[5]   ; vga_ctrl:vga_ctrl_realization|addr_count[15] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.028      ; 1.450      ;
; -0.390 ; vga_ctrl:vga_ctrl_realization|vy_minus[5]   ; vga_ctrl:vga_ctrl_realization|addr_count[16] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.028      ; 1.450      ;
; -0.390 ; vga_ctrl:vga_ctrl_realization|vy_minus[5]   ; vga_ctrl:vga_ctrl_realization|addr_count[14] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.028      ; 1.450      ;
; -0.390 ; vga_ctrl:vga_ctrl_realization|vy_minus[5]   ; vga_ctrl:vga_ctrl_realization|addr_count[13] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.028      ; 1.450      ;
; -0.390 ; vga_ctrl:vga_ctrl_realization|vy_minus[5]   ; vga_ctrl:vga_ctrl_realization|addr_count[10] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.028      ; 1.450      ;
; -0.390 ; vga_ctrl:vga_ctrl_realization|vy_minus[5]   ; vga_ctrl:vga_ctrl_realization|addr_count[17] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.028      ; 1.450      ;
; -0.390 ; vga_ctrl:vga_ctrl_realization|vy_minus[5]   ; vga_ctrl:vga_ctrl_realization|addr_count[18] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.028      ; 1.450      ;
; -0.390 ; vga_ctrl:vga_ctrl_realization|vy_minus[5]   ; vga_ctrl:vga_ctrl_realization|addr_count[19] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.028      ; 1.450      ;
; -0.389 ; vga_ctrl:vga_ctrl_realization|addr_count[1] ; vga_ctrl:vga_ctrl_realization|addr_count[19] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.005      ; 1.426      ;
; -0.389 ; vga_ctrl:vga_ctrl_realization|vy_minus[6]   ; vga_ctrl:vga_ctrl_realization|addr_count[0]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.023      ; 1.444      ;
; -0.389 ; vga_ctrl:vga_ctrl_realization|vy_minus[6]   ; vga_ctrl:vga_ctrl_realization|addr_count[1]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.023      ; 1.444      ;
; -0.389 ; vga_ctrl:vga_ctrl_realization|vy_minus[6]   ; vga_ctrl:vga_ctrl_realization|addr_count[2]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.023      ; 1.444      ;
; -0.389 ; vga_ctrl:vga_ctrl_realization|vy_minus[6]   ; vga_ctrl:vga_ctrl_realization|addr_count[3]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.023      ; 1.444      ;
; -0.389 ; vga_ctrl:vga_ctrl_realization|vy_minus[6]   ; vga_ctrl:vga_ctrl_realization|addr_count[4]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.023      ; 1.444      ;
; -0.389 ; vga_ctrl:vga_ctrl_realization|vy_minus[6]   ; vga_ctrl:vga_ctrl_realization|addr_count[8]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.023      ; 1.444      ;
; -0.389 ; vga_ctrl:vga_ctrl_realization|vy_minus[6]   ; vga_ctrl:vga_ctrl_realization|addr_count[9]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.023      ; 1.444      ;
; -0.387 ; vga_ctrl:vga_ctrl_realization|vy_minus[6]   ; vga_ctrl:vga_ctrl_realization|addr_count[5]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.022      ; 1.441      ;
; -0.387 ; vga_ctrl:vga_ctrl_realization|vy_minus[6]   ; vga_ctrl:vga_ctrl_realization|addr_count[6]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.022      ; 1.441      ;
; -0.387 ; vga_ctrl:vga_ctrl_realization|vy_minus[6]   ; vga_ctrl:vga_ctrl_realization|addr_count[7]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.022      ; 1.441      ;
; -0.386 ; vga_ctrl:vga_ctrl_realization|vy_minus[6]   ; vga_ctrl:vga_ctrl_realization|addr_count[11] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.028      ; 1.446      ;
; -0.386 ; vga_ctrl:vga_ctrl_realization|vy_minus[6]   ; vga_ctrl:vga_ctrl_realization|addr_count[12] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.028      ; 1.446      ;
; -0.386 ; vga_ctrl:vga_ctrl_realization|vy_minus[6]   ; vga_ctrl:vga_ctrl_realization|addr_count[15] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.028      ; 1.446      ;
; -0.386 ; vga_ctrl:vga_ctrl_realization|vy_minus[6]   ; vga_ctrl:vga_ctrl_realization|addr_count[16] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.028      ; 1.446      ;
; -0.386 ; vga_ctrl:vga_ctrl_realization|vy_minus[6]   ; vga_ctrl:vga_ctrl_realization|addr_count[14] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.028      ; 1.446      ;
; -0.386 ; vga_ctrl:vga_ctrl_realization|vy_minus[6]   ; vga_ctrl:vga_ctrl_realization|addr_count[13] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.028      ; 1.446      ;
; -0.386 ; vga_ctrl:vga_ctrl_realization|vy_minus[6]   ; vga_ctrl:vga_ctrl_realization|addr_count[10] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.028      ; 1.446      ;
; -0.386 ; vga_ctrl:vga_ctrl_realization|vy_minus[6]   ; vga_ctrl:vga_ctrl_realization|addr_count[17] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.028      ; 1.446      ;
; -0.386 ; vga_ctrl:vga_ctrl_realization|vy_minus[6]   ; vga_ctrl:vga_ctrl_realization|addr_count[18] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.028      ; 1.446      ;
; -0.386 ; vga_ctrl:vga_ctrl_realization|vy_minus[6]   ; vga_ctrl:vga_ctrl_realization|addr_count[19] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.028      ; 1.446      ;
; -0.385 ; vga_ctrl:vga_ctrl_realization|vy_minus[4]   ; vga_ctrl:vga_ctrl_realization|addr_count[0]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.023      ; 1.440      ;
; -0.385 ; vga_ctrl:vga_ctrl_realization|vy_minus[4]   ; vga_ctrl:vga_ctrl_realization|addr_count[1]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.023      ; 1.440      ;
; -0.385 ; vga_ctrl:vga_ctrl_realization|vy_minus[4]   ; vga_ctrl:vga_ctrl_realization|addr_count[2]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.023      ; 1.440      ;
; -0.385 ; vga_ctrl:vga_ctrl_realization|vy_minus[4]   ; vga_ctrl:vga_ctrl_realization|addr_count[3]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.023      ; 1.440      ;
; -0.385 ; vga_ctrl:vga_ctrl_realization|vy_minus[4]   ; vga_ctrl:vga_ctrl_realization|addr_count[4]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.023      ; 1.440      ;
; -0.385 ; vga_ctrl:vga_ctrl_realization|vy_minus[4]   ; vga_ctrl:vga_ctrl_realization|addr_count[8]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.023      ; 1.440      ;
; -0.385 ; vga_ctrl:vga_ctrl_realization|vy_minus[4]   ; vga_ctrl:vga_ctrl_realization|addr_count[9]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.023      ; 1.440      ;
; -0.383 ; vga_ctrl:vga_ctrl_realization|vy_minus[4]   ; vga_ctrl:vga_ctrl_realization|addr_count[5]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.022      ; 1.437      ;
; -0.383 ; vga_ctrl:vga_ctrl_realization|vy_minus[4]   ; vga_ctrl:vga_ctrl_realization|addr_count[6]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.022      ; 1.437      ;
; -0.383 ; vga_ctrl:vga_ctrl_realization|vy_minus[4]   ; vga_ctrl:vga_ctrl_realization|addr_count[7]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.022      ; 1.437      ;
; -0.382 ; vga_ctrl:vga_ctrl_realization|addr_count[0] ; vga_ctrl:vga_ctrl_realization|addr_count[18] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.005      ; 1.419      ;
; -0.382 ; vga_ctrl:vga_ctrl_realization|vy_minus[4]   ; vga_ctrl:vga_ctrl_realization|addr_count[11] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.028      ; 1.442      ;
; -0.382 ; vga_ctrl:vga_ctrl_realization|vy_minus[4]   ; vga_ctrl:vga_ctrl_realization|addr_count[12] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.028      ; 1.442      ;
; -0.382 ; vga_ctrl:vga_ctrl_realization|vy_minus[4]   ; vga_ctrl:vga_ctrl_realization|addr_count[15] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.028      ; 1.442      ;
; -0.382 ; vga_ctrl:vga_ctrl_realization|vy_minus[4]   ; vga_ctrl:vga_ctrl_realization|addr_count[16] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.028      ; 1.442      ;
; -0.382 ; vga_ctrl:vga_ctrl_realization|vy_minus[4]   ; vga_ctrl:vga_ctrl_realization|addr_count[14] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.028      ; 1.442      ;
; -0.382 ; vga_ctrl:vga_ctrl_realization|vy_minus[4]   ; vga_ctrl:vga_ctrl_realization|addr_count[13] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.028      ; 1.442      ;
; -0.382 ; vga_ctrl:vga_ctrl_realization|vy_minus[4]   ; vga_ctrl:vga_ctrl_realization|addr_count[10] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1.000        ; 0.028      ; 1.442      ;
+--------+---------------------------------------------+----------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'vga_ctrl:vga_ctrl_realization|clk50m'                                                                                                                                                   ;
+-------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.773 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk50m ; 0.500        ; 0.467      ; 0.367      ;
; 1.273 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk50m ; 1.000        ; 0.467      ; 0.367      ;
+-------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk100m'                                                                                                                                                       ;
+-------+--------------------------------------+--------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; 2.133 ; vga_ctrl:vga_ctrl_realization|clk50m ; vga_ctrl:vga_ctrl_realization|clk50m ; vga_ctrl:vga_ctrl_realization|clk50m ; clk100m     ; 0.500        ; 1.827      ; 0.367      ;
; 2.633 ; vga_ctrl:vga_ctrl_realization|clk50m ; vga_ctrl:vga_ctrl_realization|clk50m ; vga_ctrl:vga_ctrl_realization|clk50m ; clk100m     ; 1.000        ; 1.827      ; 0.367      ;
+-------+--------------------------------------+--------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk100m'                                                                                                                                                         ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; -1.753 ; vga_ctrl:vga_ctrl_realization|clk50m ; vga_ctrl:vga_ctrl_realization|clk50m ; vga_ctrl:vga_ctrl_realization|clk50m ; clk100m     ; 0.000        ; 1.827      ; 0.367      ;
; -1.253 ; vga_ctrl:vga_ctrl_realization|clk50m ; vga_ctrl:vga_ctrl_realization|clk50m ; vga_ctrl:vga_ctrl_realization|clk50m ; clk100m     ; -0.500       ; 1.827      ; 0.367      ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'vga_ctrl:vga_ctrl_realization|clk50m'                                                                                                                                                     ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.393 ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk50m ; 0.000        ; 0.467      ; 0.367      ;
; 0.107  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk50m ; -0.500       ; 0.467      ; 0.367      ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'vga_ctrl:vga_ctrl_realization|clk25m'                                                                                                                                                                    ;
+-------+----------------------------------------------+----------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                      ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.215 ; vga_ctrl:vga_ctrl_realization|vy[0]          ; vga_ctrl:vga_ctrl_realization|vy[0]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_ctrl:vga_ctrl_realization|vy_minus[0]    ; vga_ctrl:vga_ctrl_realization|vy_minus[0]    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.367      ;
; 0.242 ; vga_ctrl:vga_ctrl_realization|addr_count[19] ; vga_ctrl:vga_ctrl_realization|addr_count[19] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; vga_ctrl:vga_ctrl_realization|vy_minus[8]    ; vga_ctrl:vga_ctrl_realization|vy_minus[8]    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.395      ;
; 0.247 ; vga_ctrl:vga_ctrl_realization|vy[8]          ; vga_ctrl:vga_ctrl_realization|vy[8]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.399      ;
; 0.359 ; vga_ctrl:vga_ctrl_realization|vx_minus[7]    ; vga_ctrl:vga_ctrl_realization|vx_minus[7]    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.511      ;
; 0.361 ; vga_ctrl:vga_ctrl_realization|vx[1]          ; vga_ctrl:vga_ctrl_realization|vx[1]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; vga_ctrl:vga_ctrl_realization|vy[1]          ; vga_ctrl:vga_ctrl_realization|vy[1]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; vga_ctrl:vga_ctrl_realization|addr_count[8]  ; vga_ctrl:vga_ctrl_realization|addr_count[8]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; vga_ctrl:vga_ctrl_realization|addr_count[9]  ; vga_ctrl:vga_ctrl_realization|addr_count[9]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.513      ;
; 0.362 ; vga_ctrl:vga_ctrl_realization|vx[2]          ; vga_ctrl:vga_ctrl_realization|vx[2]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; vga_ctrl:vga_ctrl_realization|vy[3]          ; vga_ctrl:vga_ctrl_realization|vy[3]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; vga_ctrl:vga_ctrl_realization|vy[5]          ; vga_ctrl:vga_ctrl_realization|vy[5]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.514      ;
; 0.364 ; vga_ctrl:vga_ctrl_realization|vy_minus[2]    ; vga_ctrl:vga_ctrl_realization|vy_minus[2]    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.516      ;
; 0.365 ; vga_ctrl:vga_ctrl_realization|vx[4]          ; vga_ctrl:vga_ctrl_realization|vx[4]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; vga_ctrl:vga_ctrl_realization|vy[7]          ; vga_ctrl:vga_ctrl_realization|vy[7]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.517      ;
; 0.366 ; vga_ctrl:vga_ctrl_realization|vx_minus[2]    ; vga_ctrl:vga_ctrl_realization|vx_minus[2]    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.518      ;
; 0.367 ; vga_ctrl:vga_ctrl_realization|vy_minus[0]    ; vga_ctrl:vga_ctrl_realization|vy_minus[1]    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; vga_ctrl:vga_ctrl_realization|vy_minus[4]    ; vga_ctrl:vga_ctrl_realization|vy_minus[4]    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; vga_ctrl:vga_ctrl_realization|addr_count[14] ; vga_ctrl:vga_ctrl_realization|addr_count[14] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.519      ;
; 0.368 ; vga_ctrl:vga_ctrl_realization|addr_count[12] ; vga_ctrl:vga_ctrl_realization|addr_count[12] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; vga_ctrl:vga_ctrl_realization|addr_count[17] ; vga_ctrl:vga_ctrl_realization|addr_count[17] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; vga_ctrl:vga_ctrl_realization|vy[0]          ; vga_ctrl:vga_ctrl_realization|vy[1]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.520      ;
; 0.369 ; vga_ctrl:vga_ctrl_realization|vx_minus[0]    ; vga_ctrl:vga_ctrl_realization|vx_minus[0]    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.521      ;
; 0.371 ; vga_ctrl:vga_ctrl_realization|vy_minus[1]    ; vga_ctrl:vga_ctrl_realization|vy_minus[1]    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; vga_ctrl:vga_ctrl_realization|vy_minus[3]    ; vga_ctrl:vga_ctrl_realization|vy_minus[3]    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; vga_ctrl:vga_ctrl_realization|addr_count[18] ; vga_ctrl:vga_ctrl_realization|addr_count[18] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.524      ;
; 0.373 ; vga_ctrl:vga_ctrl_realization|vy_minus[5]    ; vga_ctrl:vga_ctrl_realization|vy_minus[5]    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.525      ;
; 0.375 ; vga_ctrl:vga_ctrl_realization|vx[3]          ; vga_ctrl:vga_ctrl_realization|vx[3]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.527      ;
; 0.376 ; vga_ctrl:vga_ctrl_realization|vy[2]          ; vga_ctrl:vga_ctrl_realization|vy[2]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.528      ;
; 0.376 ; vga_ctrl:vga_ctrl_realization|addr_count[16] ; vga_ctrl:vga_ctrl_realization|addr_count[16] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.528      ;
; 0.377 ; vga_ctrl:vga_ctrl_realization|addr_count[13] ; vga_ctrl:vga_ctrl_realization|addr_count[13] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.529      ;
; 0.378 ; vga_ctrl:vga_ctrl_realization|vx[6]          ; vga_ctrl:vga_ctrl_realization|vx[6]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; vga_ctrl:vga_ctrl_realization|vy[4]          ; vga_ctrl:vga_ctrl_realization|vy[4]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; vga_ctrl:vga_ctrl_realization|vy[6]          ; vga_ctrl:vga_ctrl_realization|vy[6]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; vga_ctrl:vga_ctrl_realization|addr_count[15] ; vga_ctrl:vga_ctrl_realization|addr_count[15] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.530      ;
; 0.380 ; vga_ctrl:vga_ctrl_realization|vx_minus[1]    ; vga_ctrl:vga_ctrl_realization|vx_minus[1]    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.532      ;
; 0.380 ; vga_ctrl:vga_ctrl_realization|vx_minus[3]    ; vga_ctrl:vga_ctrl_realization|vx_minus[3]    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.532      ;
; 0.380 ; vga_ctrl:vga_ctrl_realization|vx_minus[6]    ; vga_ctrl:vga_ctrl_realization|vx_minus[6]    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.532      ;
; 0.383 ; vga_ctrl:vga_ctrl_realization|vx_minus[4]    ; vga_ctrl:vga_ctrl_realization|vx_minus[4]    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.535      ;
; 0.432 ; vga_ctrl:vga_ctrl_realization|vy[7]          ; vga_ctrl:vga_ctrl_realization|vst            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.584      ;
; 0.441 ; vga_ctrl:vga_ctrl_realization|vx[7]          ; vga_ctrl:vga_ctrl_realization|vx[7]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.593      ;
; 0.444 ; vga_ctrl:vga_ctrl_realization|vx[5]          ; vga_ctrl:vga_ctrl_realization|hst            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.001      ; 0.597      ;
; 0.448 ; vga_ctrl:vga_ctrl_realization|vy_minus[7]    ; vga_ctrl:vga_ctrl_realization|vy_minus[7]    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.600      ;
; 0.451 ; vga_ctrl:vga_ctrl_realization|vx[6]          ; vga_ctrl:vga_ctrl_realization|hst            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.001      ; 0.604      ;
; 0.455 ; vga_ctrl:vga_ctrl_realization|vy_minus[6]    ; vga_ctrl:vga_ctrl_realization|vy_minus[6]    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.607      ;
; 0.466 ; vga_ctrl:vga_ctrl_realization|vy[6]          ; vga_ctrl:vga_ctrl_realization|vst            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.618      ;
; 0.466 ; vga_ctrl:vga_ctrl_realization|vx[4]          ; vga_ctrl:vga_ctrl_realization|hst            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.001      ; 0.619      ;
; 0.486 ; vga_ctrl:vga_ctrl_realization|vx[9]          ; vga_ctrl:vga_ctrl_realization|vx[9]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.638      ;
; 0.491 ; vga_ctrl:vga_ctrl_realization|hst            ; vga_ctrl:vga_ctrl_realization|hs             ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; -0.008     ; 0.635      ;
; 0.498 ; vga_ctrl:vga_ctrl_realization|vx[5]          ; vga_ctrl:vga_ctrl_realization|vx[6]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.650      ;
; 0.499 ; vga_ctrl:vga_ctrl_realization|vst            ; vga_ctrl:vga_ctrl_realization|vs             ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; -0.008     ; 0.643      ;
; 0.499 ; vga_ctrl:vga_ctrl_realization|addr_count[8]  ; vga_ctrl:vga_ctrl_realization|addr_count[9]  ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; vga_ctrl:vga_ctrl_realization|vx[1]          ; vga_ctrl:vga_ctrl_realization|vx[2]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.651      ;
; 0.500 ; vga_ctrl:vga_ctrl_realization|vx[2]          ; vga_ctrl:vga_ctrl_realization|vx[3]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.652      ;
; 0.500 ; vga_ctrl:vga_ctrl_realization|vy[3]          ; vga_ctrl:vga_ctrl_realization|vy[4]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.652      ;
; 0.500 ; vga_ctrl:vga_ctrl_realization|vy[5]          ; vga_ctrl:vga_ctrl_realization|vy[6]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.652      ;
; 0.501 ; vga_ctrl:vga_ctrl_realization|addr_count[11] ; vga_ctrl:vga_ctrl_realization|addr_count[12] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.653      ;
; 0.501 ; vga_ctrl:vga_ctrl_realization|vx[7]          ; vga_ctrl:vga_ctrl_realization|hst            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.001      ; 0.654      ;
; 0.502 ; vga_ctrl:vga_ctrl_realization|vy_minus[0]    ; vga_ctrl:vga_ctrl_realization|vy_minus[2]    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.654      ;
; 0.502 ; vga_ctrl:vga_ctrl_realization|vy_minus[2]    ; vga_ctrl:vga_ctrl_realization|vy_minus[3]    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.654      ;
; 0.503 ; vga_ctrl:vga_ctrl_realization|vy[7]          ; vga_ctrl:vga_ctrl_realization|vy[8]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.655      ;
; 0.504 ; vga_ctrl:vga_ctrl_realization|vx_minus[2]    ; vga_ctrl:vga_ctrl_realization|vx_minus[3]    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.656      ;
; 0.505 ; vga_ctrl:vga_ctrl_realization|vx[0]          ; vga_ctrl:vga_ctrl_realization|vx[1]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.657      ;
; 0.505 ; vga_ctrl:vga_ctrl_realization|vy_minus[4]    ; vga_ctrl:vga_ctrl_realization|vy_minus[5]    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.657      ;
; 0.505 ; vga_ctrl:vga_ctrl_realization|addr_count[14] ; vga_ctrl:vga_ctrl_realization|addr_count[15] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.657      ;
; 0.506 ; vga_ctrl:vga_ctrl_realization|addr_count[12] ; vga_ctrl:vga_ctrl_realization|addr_count[13] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.658      ;
; 0.507 ; vga_ctrl:vga_ctrl_realization|vx_minus[0]    ; vga_ctrl:vga_ctrl_realization|vx_minus[1]    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.659      ;
; 0.511 ; vga_ctrl:vga_ctrl_realization|vy_minus[1]    ; vga_ctrl:vga_ctrl_realization|vy_minus[2]    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.663      ;
; 0.512 ; vga_ctrl:vga_ctrl_realization|addr_count[18] ; vga_ctrl:vga_ctrl_realization|addr_count[19] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.664      ;
; 0.512 ; vga_ctrl:vga_ctrl_realization|vy_minus[3]    ; vga_ctrl:vga_ctrl_realization|vy_minus[4]    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.664      ;
; 0.513 ; vga_ctrl:vga_ctrl_realization|vy_minus[5]    ; vga_ctrl:vga_ctrl_realization|vy_minus[6]    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.665      ;
; 0.515 ; vga_ctrl:vga_ctrl_realization|vx[3]          ; vga_ctrl:vga_ctrl_realization|vx[4]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.667      ;
; 0.516 ; vga_ctrl:vga_ctrl_realization|vy[2]          ; vga_ctrl:vga_ctrl_realization|vy[3]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.668      ;
; 0.516 ; vga_ctrl:vga_ctrl_realization|addr_count[16] ; vga_ctrl:vga_ctrl_realization|addr_count[17] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.668      ;
; 0.517 ; vga_ctrl:vga_ctrl_realization|addr_count[13] ; vga_ctrl:vga_ctrl_realization|addr_count[14] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.669      ;
; 0.518 ; vga_ctrl:vga_ctrl_realization|vy[4]          ; vga_ctrl:vga_ctrl_realization|vy[5]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.670      ;
; 0.518 ; vga_ctrl:vga_ctrl_realization|vy[6]          ; vga_ctrl:vga_ctrl_realization|vy[7]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.670      ;
; 0.518 ; vga_ctrl:vga_ctrl_realization|addr_count[15] ; vga_ctrl:vga_ctrl_realization|addr_count[16] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.670      ;
; 0.518 ; vga_ctrl:vga_ctrl_realization|vx[6]          ; vga_ctrl:vga_ctrl_realization|vx[7]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.670      ;
; 0.520 ; vga_ctrl:vga_ctrl_realization|vx_minus[6]    ; vga_ctrl:vga_ctrl_realization|vx_minus[7]    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.672      ;
; 0.520 ; vga_ctrl:vga_ctrl_realization|vx_minus[1]    ; vga_ctrl:vga_ctrl_realization|vx_minus[2]    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.672      ;
; 0.520 ; vga_ctrl:vga_ctrl_realization|vx_minus[3]    ; vga_ctrl:vga_ctrl_realization|vx_minus[4]    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.672      ;
; 0.530 ; vga_ctrl:vga_ctrl_realization|vy[8]          ; vga_ctrl:vga_ctrl_realization|vst            ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.682      ;
; 0.533 ; vga_ctrl:vga_ctrl_realization|vx[5]          ; vga_ctrl:vga_ctrl_realization|vx[7]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.685      ;
; 0.534 ; vga_ctrl:vga_ctrl_realization|vx[1]          ; vga_ctrl:vga_ctrl_realization|vx[3]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.686      ;
; 0.535 ; vga_ctrl:vga_ctrl_realization|vx[2]          ; vga_ctrl:vga_ctrl_realization|vx[4]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.687      ;
; 0.535 ; vga_ctrl:vga_ctrl_realization|vy[3]          ; vga_ctrl:vga_ctrl_realization|vy[5]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.687      ;
; 0.535 ; vga_ctrl:vga_ctrl_realization|vy[5]          ; vga_ctrl:vga_ctrl_realization|vy[7]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.687      ;
; 0.536 ; vga_ctrl:vga_ctrl_realization|addr_count[11] ; vga_ctrl:vga_ctrl_realization|addr_count[13] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.688      ;
; 0.537 ; vga_ctrl:vga_ctrl_realization|vy_minus[0]    ; vga_ctrl:vga_ctrl_realization|vy_minus[3]    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.689      ;
; 0.537 ; vga_ctrl:vga_ctrl_realization|vy_minus[2]    ; vga_ctrl:vga_ctrl_realization|vy_minus[4]    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.689      ;
; 0.538 ; vga_ctrl:vga_ctrl_realization|vx[4]          ; vga_ctrl:vga_ctrl_realization|vx[6]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.690      ;
; 0.539 ; vga_ctrl:vga_ctrl_realization|vx_minus[2]    ; vga_ctrl:vga_ctrl_realization|vx_minus[4]    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.691      ;
; 0.540 ; vga_ctrl:vga_ctrl_realization|vx[0]          ; vga_ctrl:vga_ctrl_realization|vx[2]          ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.692      ;
; 0.540 ; vga_ctrl:vga_ctrl_realization|vy_minus[4]    ; vga_ctrl:vga_ctrl_realization|vy_minus[6]    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.692      ;
; 0.540 ; vga_ctrl:vga_ctrl_realization|addr_count[14] ; vga_ctrl:vga_ctrl_realization|addr_count[16] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.692      ;
; 0.541 ; vga_ctrl:vga_ctrl_realization|addr_count[12] ; vga_ctrl:vga_ctrl_realization|addr_count[14] ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.693      ;
; 0.542 ; vga_ctrl:vga_ctrl_realization|vx_minus[0]    ; vga_ctrl:vga_ctrl_realization|vx_minus[2]    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.694      ;
; 0.546 ; vga_ctrl:vga_ctrl_realization|vy_minus[1]    ; vga_ctrl:vga_ctrl_realization|vy_minus[3]    ; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 0.000        ; 0.000      ; 0.698      ;
+-------+----------------------------------------------+----------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk100m'                                                                                                                      ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                      ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk100m ; Rise       ; clk100m                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|clk50m                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|clk50m                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|read_data[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|read_data[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|read_data[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|read_data[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|read_data[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|read_data[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|read_data[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|read_data[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|read_data[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|read_data[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|read_data[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|read_data[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|read_data[23] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|read_data[23] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|read_data[24] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|read_data[24] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|read_data[25] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|read_data[25] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|read_data[26] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|read_data[26] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|read_data[27] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|read_data[27] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|read_data[28] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|read_data[28] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|read_data[29] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|read_data[29] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|read_data[30] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|read_data[30] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|read_data[31] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|read_data[31] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|read_data[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|read_data[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|read_data[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|read_data[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|read_data[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl:vga_ctrl_realization|sram_ctrl:sram_ctrl_realization|read_data[9]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk100m ; Rise       ; clk100m|combout                                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk100m ; Rise       ; clk100m|combout                                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk100m ; Rise       ; clk100m~clkctrl|inclk[0]                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk100m ; Rise       ; clk100m~clkctrl|inclk[0]                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk100m ; Rise       ; clk100m~clkctrl|outclk                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk100m ; Rise       ; clk100m~clkctrl|outclk                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl_realization|clk50m|clk                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl_realization|clk50m|clk                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl_realization|sram_ctrl_realization|read_data[10]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl_realization|sram_ctrl_realization|read_data[10]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl_realization|sram_ctrl_realization|read_data[11]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl_realization|sram_ctrl_realization|read_data[11]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl_realization|sram_ctrl_realization|read_data[12]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl_realization|sram_ctrl_realization|read_data[12]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl_realization|sram_ctrl_realization|read_data[13]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl_realization|sram_ctrl_realization|read_data[13]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl_realization|sram_ctrl_realization|read_data[14]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl_realization|sram_ctrl_realization|read_data[14]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl_realization|sram_ctrl_realization|read_data[15]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl_realization|sram_ctrl_realization|read_data[15]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl_realization|sram_ctrl_realization|read_data[23]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl_realization|sram_ctrl_realization|read_data[23]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl_realization|sram_ctrl_realization|read_data[24]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl_realization|sram_ctrl_realization|read_data[24]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl_realization|sram_ctrl_realization|read_data[25]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl_realization|sram_ctrl_realization|read_data[25]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl_realization|sram_ctrl_realization|read_data[26]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl_realization|sram_ctrl_realization|read_data[26]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl_realization|sram_ctrl_realization|read_data[27]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl_realization|sram_ctrl_realization|read_data[27]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl_realization|sram_ctrl_realization|read_data[28]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl_realization|sram_ctrl_realization|read_data[28]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl_realization|sram_ctrl_realization|read_data[29]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl_realization|sram_ctrl_realization|read_data[29]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl_realization|sram_ctrl_realization|read_data[30]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl_realization|sram_ctrl_realization|read_data[30]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl_realization|sram_ctrl_realization|read_data[31]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl_realization|sram_ctrl_realization|read_data[31]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl_realization|sram_ctrl_realization|read_data[7]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl_realization|sram_ctrl_realization|read_data[7]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl_realization|sram_ctrl_realization|read_data[8]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl_realization|sram_ctrl_realization|read_data[8]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk100m ; Rise       ; vga_ctrl_realization|sram_ctrl_realization|read_data[9]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk100m ; Rise       ; vga_ctrl_realization|sram_ctrl_realization|read_data[9]|clk                 ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'vga_ctrl:vga_ctrl_realization|clk25m'                                                                                       ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                       ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|addr_count[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|addr_count[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|addr_count[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|addr_count[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|addr_count[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|addr_count[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|addr_count[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|addr_count[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|addr_count[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|addr_count[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|addr_count[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|addr_count[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|addr_count[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|addr_count[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|addr_count[16] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|addr_count[16] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|addr_count[17] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|addr_count[17] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|addr_count[18] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|addr_count[18] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|addr_count[19] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|addr_count[19] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|addr_count[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|addr_count[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|addr_count[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|addr_count[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|addr_count[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|addr_count[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|addr_count[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|addr_count[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|addr_count[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|addr_count[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|addr_count[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|addr_count[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|addr_count[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|addr_count[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|addr_count[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|addr_count[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|addr_count[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|addr_count[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|bt[0]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|bt[0]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|bt[1]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|bt[1]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|bt[2]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|bt[2]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|gt[0]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|gt[0]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|gt[1]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|gt[1]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|gt[2]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|gt[2]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|hs             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|hs             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|hst            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|hst            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|rt[0]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|rt[0]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|rt[1]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|rt[1]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|rt[2]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|rt[2]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|vs             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|vs             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|vst            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|vst            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|vx[0]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|vx[0]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|vx[1]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|vx[1]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|vx[2]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|vx[2]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|vx[3]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|vx[3]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|vx[4]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|vx[4]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|vx[5]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|vx[5]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|vx[6]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|vx[6]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|vx[7]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|vx[7]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|vx[8]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|vx[8]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|vx[9]          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|vx[9]          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|vx_minus[0]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|vx_minus[0]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|vx_minus[1]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|vx_minus[1]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|vx_minus[2]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|vx_minus[2]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|vx_minus[3]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|vx_minus[3]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|vx_minus[4]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|vx_minus[4]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|vx_minus[5]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|vx_minus[5]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|vx_minus[6]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk25m ; Rise       ; vga_ctrl:vga_ctrl_realization|vx_minus[6]    ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'vga_ctrl:vga_ctrl_realization|clk50m'                                                                               ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                               ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk50m ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk50m ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk50m ; Rise       ; vga_ctrl_realization|clk25m|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk50m ; Rise       ; vga_ctrl_realization|clk25m|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vga_ctrl:vga_ctrl_realization|clk50m ; Rise       ; vga_ctrl_realization|clk50m|regout   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vga_ctrl:vga_ctrl_realization|clk50m ; Rise       ; vga_ctrl_realization|clk50m|regout   ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------+


+---------------------------------------------------------------------------------+
; Setup Times                                                                     ;
+---------------------+------------+-------+-------+------------+-----------------+
; Data Port           ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------------+------------+-------+-------+------------+-----------------+
; base_sram_data[*]   ; clk100m    ; 2.365 ; 2.365 ; Rise       ; clk100m         ;
;  base_sram_data[7]  ; clk100m    ; 1.590 ; 1.590 ; Rise       ; clk100m         ;
;  base_sram_data[8]  ; clk100m    ; 1.691 ; 1.691 ; Rise       ; clk100m         ;
;  base_sram_data[9]  ; clk100m    ; 1.602 ; 1.602 ; Rise       ; clk100m         ;
;  base_sram_data[10] ; clk100m    ; 1.598 ; 1.598 ; Rise       ; clk100m         ;
;  base_sram_data[11] ; clk100m    ; 1.663 ; 1.663 ; Rise       ; clk100m         ;
;  base_sram_data[12] ; clk100m    ; 1.547 ; 1.547 ; Rise       ; clk100m         ;
;  base_sram_data[13] ; clk100m    ; 1.551 ; 1.551 ; Rise       ; clk100m         ;
;  base_sram_data[14] ; clk100m    ; 1.549 ; 1.549 ; Rise       ; clk100m         ;
;  base_sram_data[15] ; clk100m    ; 1.659 ; 1.659 ; Rise       ; clk100m         ;
;  base_sram_data[23] ; clk100m    ; 2.135 ; 2.135 ; Rise       ; clk100m         ;
;  base_sram_data[24] ; clk100m    ; 2.219 ; 2.219 ; Rise       ; clk100m         ;
;  base_sram_data[25] ; clk100m    ; 2.116 ; 2.116 ; Rise       ; clk100m         ;
;  base_sram_data[26] ; clk100m    ; 2.365 ; 2.365 ; Rise       ; clk100m         ;
;  base_sram_data[27] ; clk100m    ; 2.225 ; 2.225 ; Rise       ; clk100m         ;
;  base_sram_data[28] ; clk100m    ; 2.146 ; 2.146 ; Rise       ; clk100m         ;
;  base_sram_data[29] ; clk100m    ; 2.048 ; 2.048 ; Rise       ; clk100m         ;
;  base_sram_data[30] ; clk100m    ; 2.072 ; 2.072 ; Rise       ; clk100m         ;
;  base_sram_data[31] ; clk100m    ; 2.057 ; 2.057 ; Rise       ; clk100m         ;
+---------------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Hold Times                                                                        ;
+---------------------+------------+--------+--------+------------+-----------------+
; Data Port           ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------------+------------+--------+--------+------------+-----------------+
; base_sram_data[*]   ; clk100m    ; -1.427 ; -1.427 ; Rise       ; clk100m         ;
;  base_sram_data[7]  ; clk100m    ; -1.470 ; -1.470 ; Rise       ; clk100m         ;
;  base_sram_data[8]  ; clk100m    ; -1.571 ; -1.571 ; Rise       ; clk100m         ;
;  base_sram_data[9]  ; clk100m    ; -1.482 ; -1.482 ; Rise       ; clk100m         ;
;  base_sram_data[10] ; clk100m    ; -1.478 ; -1.478 ; Rise       ; clk100m         ;
;  base_sram_data[11] ; clk100m    ; -1.543 ; -1.543 ; Rise       ; clk100m         ;
;  base_sram_data[12] ; clk100m    ; -1.427 ; -1.427 ; Rise       ; clk100m         ;
;  base_sram_data[13] ; clk100m    ; -1.431 ; -1.431 ; Rise       ; clk100m         ;
;  base_sram_data[14] ; clk100m    ; -1.429 ; -1.429 ; Rise       ; clk100m         ;
;  base_sram_data[15] ; clk100m    ; -1.539 ; -1.539 ; Rise       ; clk100m         ;
;  base_sram_data[23] ; clk100m    ; -2.015 ; -2.015 ; Rise       ; clk100m         ;
;  base_sram_data[24] ; clk100m    ; -2.099 ; -2.099 ; Rise       ; clk100m         ;
;  base_sram_data[25] ; clk100m    ; -1.996 ; -1.996 ; Rise       ; clk100m         ;
;  base_sram_data[26] ; clk100m    ; -2.245 ; -2.245 ; Rise       ; clk100m         ;
;  base_sram_data[27] ; clk100m    ; -2.105 ; -2.105 ; Rise       ; clk100m         ;
;  base_sram_data[28] ; clk100m    ; -2.026 ; -2.026 ; Rise       ; clk100m         ;
;  base_sram_data[29] ; clk100m    ; -1.928 ; -1.928 ; Rise       ; clk100m         ;
;  base_sram_data[30] ; clk100m    ; -1.952 ; -1.952 ; Rise       ; clk100m         ;
;  base_sram_data[31] ; clk100m    ; -1.937 ; -1.937 ; Rise       ; clk100m         ;
+---------------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                          ;
+---------------------+--------------------------------------+-------+-------+------------+--------------------------------------+
; Data Port           ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+---------------------+--------------------------------------+-------+-------+------------+--------------------------------------+
; b[*]                ; vga_ctrl:vga_ctrl_realization|clk25m ; 6.196 ; 6.196 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  b[0]               ; vga_ctrl:vga_ctrl_realization|clk25m ; 5.142 ; 5.142 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  b[1]               ; vga_ctrl:vga_ctrl_realization|clk25m ; 4.870 ; 4.870 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  b[2]               ; vga_ctrl:vga_ctrl_realization|clk25m ; 6.196 ; 6.196 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
; base_sram_addr[*]   ; vga_ctrl:vga_ctrl_realization|clk25m ; 4.219 ; 4.219 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[0]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 4.219 ; 4.219 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[1]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 4.208 ; 4.208 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[2]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 3.447 ; 3.447 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[3]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 3.479 ; 3.479 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[4]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 3.489 ; 3.489 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[5]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 3.579 ; 3.579 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[6]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 3.521 ; 3.521 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[7]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 3.410 ; 3.410 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[8]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 3.326 ; 3.326 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[9]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 3.312 ; 3.312 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[10] ; vga_ctrl:vga_ctrl_realization|clk25m ; 3.531 ; 3.531 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[11] ; vga_ctrl:vga_ctrl_realization|clk25m ; 3.496 ; 3.496 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[12] ; vga_ctrl:vga_ctrl_realization|clk25m ; 3.507 ; 3.507 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[13] ; vga_ctrl:vga_ctrl_realization|clk25m ; 3.445 ; 3.445 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[14] ; vga_ctrl:vga_ctrl_realization|clk25m ; 3.554 ; 3.554 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[15] ; vga_ctrl:vga_ctrl_realization|clk25m ; 3.471 ; 3.471 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[16] ; vga_ctrl:vga_ctrl_realization|clk25m ; 3.463 ; 3.463 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[17] ; vga_ctrl:vga_ctrl_realization|clk25m ; 3.489 ; 3.489 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[18] ; vga_ctrl:vga_ctrl_realization|clk25m ; 3.646 ; 3.646 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[19] ; vga_ctrl:vga_ctrl_realization|clk25m ; 3.660 ; 3.660 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
; g[*]                ; vga_ctrl:vga_ctrl_realization|clk25m ; 6.295 ; 6.295 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  g[0]               ; vga_ctrl:vga_ctrl_realization|clk25m ; 5.472 ; 5.472 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  g[1]               ; vga_ctrl:vga_ctrl_realization|clk25m ; 5.803 ; 5.803 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  g[2]               ; vga_ctrl:vga_ctrl_realization|clk25m ; 6.295 ; 6.295 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
; hs                  ; vga_ctrl:vga_ctrl_realization|clk25m ; 5.377 ; 5.377 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
; r[*]                ; vga_ctrl:vga_ctrl_realization|clk25m ; 6.780 ; 6.780 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  r[0]               ; vga_ctrl:vga_ctrl_realization|clk25m ; 6.780 ; 6.780 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  r[1]               ; vga_ctrl:vga_ctrl_realization|clk25m ; 5.206 ; 5.206 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  r[2]               ; vga_ctrl:vga_ctrl_realization|clk25m ; 6.482 ; 6.482 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
; vs                  ; vga_ctrl:vga_ctrl_realization|clk25m ; 4.367 ; 4.367 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
+---------------------+--------------------------------------+-------+-------+------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                  ;
+---------------------+--------------------------------------+-------+-------+------------+--------------------------------------+
; Data Port           ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+---------------------+--------------------------------------+-------+-------+------------+--------------------------------------+
; b[*]                ; vga_ctrl:vga_ctrl_realization|clk25m ; 4.605 ; 4.605 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  b[0]               ; vga_ctrl:vga_ctrl_realization|clk25m ; 4.605 ; 4.605 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  b[1]               ; vga_ctrl:vga_ctrl_realization|clk25m ; 4.833 ; 4.833 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  b[2]               ; vga_ctrl:vga_ctrl_realization|clk25m ; 6.022 ; 6.022 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
; base_sram_addr[*]   ; vga_ctrl:vga_ctrl_realization|clk25m ; 3.312 ; 3.312 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[0]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 4.219 ; 4.219 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[1]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 4.208 ; 4.208 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[2]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 3.447 ; 3.447 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[3]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 3.479 ; 3.479 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[4]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 3.489 ; 3.489 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[5]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 3.579 ; 3.579 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[6]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 3.521 ; 3.521 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[7]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 3.410 ; 3.410 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[8]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 3.326 ; 3.326 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[9]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 3.312 ; 3.312 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[10] ; vga_ctrl:vga_ctrl_realization|clk25m ; 3.531 ; 3.531 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[11] ; vga_ctrl:vga_ctrl_realization|clk25m ; 3.496 ; 3.496 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[12] ; vga_ctrl:vga_ctrl_realization|clk25m ; 3.507 ; 3.507 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[13] ; vga_ctrl:vga_ctrl_realization|clk25m ; 3.445 ; 3.445 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[14] ; vga_ctrl:vga_ctrl_realization|clk25m ; 3.554 ; 3.554 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[15] ; vga_ctrl:vga_ctrl_realization|clk25m ; 3.471 ; 3.471 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[16] ; vga_ctrl:vga_ctrl_realization|clk25m ; 3.463 ; 3.463 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[17] ; vga_ctrl:vga_ctrl_realization|clk25m ; 3.489 ; 3.489 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[18] ; vga_ctrl:vga_ctrl_realization|clk25m ; 3.646 ; 3.646 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[19] ; vga_ctrl:vga_ctrl_realization|clk25m ; 3.660 ; 3.660 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
; g[*]                ; vga_ctrl:vga_ctrl_realization|clk25m ; 5.375 ; 5.375 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  g[0]               ; vga_ctrl:vga_ctrl_realization|clk25m ; 5.375 ; 5.375 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  g[1]               ; vga_ctrl:vga_ctrl_realization|clk25m ; 5.540 ; 5.540 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  g[2]               ; vga_ctrl:vga_ctrl_realization|clk25m ; 6.185 ; 6.185 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
; hs                  ; vga_ctrl:vga_ctrl_realization|clk25m ; 5.377 ; 5.377 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
; r[*]                ; vga_ctrl:vga_ctrl_realization|clk25m ; 5.096 ; 5.096 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  r[0]               ; vga_ctrl:vga_ctrl_realization|clk25m ; 6.689 ; 6.689 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  r[1]               ; vga_ctrl:vga_ctrl_realization|clk25m ; 5.096 ; 5.096 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  r[2]               ; vga_ctrl:vga_ctrl_realization|clk25m ; 6.396 ; 6.396 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
; vs                  ; vga_ctrl:vga_ctrl_realization|clk25m ; 4.367 ; 4.367 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
+---------------------+--------------------------------------+-------+-------+------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                  ;
+---------------------------------------+----------+--------+----------+---------+---------------------+
; Clock                                 ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                      ; -3.254   ; -3.180 ; N/A      ; N/A     ; -1.941              ;
;  clk100m                              ; 2.133    ; -3.180 ; N/A      ; N/A     ; -1.941              ;
;  vga_ctrl:vga_ctrl_realization|clk25m ; -3.254   ; 0.215  ; N/A      ; N/A     ; -0.742              ;
;  vga_ctrl:vga_ctrl_realization|clk50m ; 0.773    ; -0.857 ; N/A      ; N/A     ; -0.742              ;
; Design-wide TNS                       ; -173.37  ; -4.037 ; 0.0      ; 0.0     ; -136.985            ;
;  clk100m                              ; 0.000    ; -3.180 ; N/A      ; N/A     ; -30.137             ;
;  vga_ctrl:vga_ctrl_realization|clk25m ; -173.370 ; 0.000  ; N/A      ; N/A     ; -105.364            ;
;  vga_ctrl:vga_ctrl_realization|clk50m ; 0.000    ; -0.857 ; N/A      ; N/A     ; -1.484              ;
+---------------------------------------+----------+--------+----------+---------+---------------------+


+---------------------------------------------------------------------------------+
; Setup Times                                                                     ;
+---------------------+------------+-------+-------+------------+-----------------+
; Data Port           ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------------+------------+-------+-------+------------+-----------------+
; base_sram_data[*]   ; clk100m    ; 5.532 ; 5.532 ; Rise       ; clk100m         ;
;  base_sram_data[7]  ; clk100m    ; 3.548 ; 3.548 ; Rise       ; clk100m         ;
;  base_sram_data[8]  ; clk100m    ; 3.900 ; 3.900 ; Rise       ; clk100m         ;
;  base_sram_data[9]  ; clk100m    ; 3.565 ; 3.565 ; Rise       ; clk100m         ;
;  base_sram_data[10] ; clk100m    ; 3.560 ; 3.560 ; Rise       ; clk100m         ;
;  base_sram_data[11] ; clk100m    ; 3.867 ; 3.867 ; Rise       ; clk100m         ;
;  base_sram_data[12] ; clk100m    ; 3.471 ; 3.471 ; Rise       ; clk100m         ;
;  base_sram_data[13] ; clk100m    ; 3.482 ; 3.482 ; Rise       ; clk100m         ;
;  base_sram_data[14] ; clk100m    ; 3.478 ; 3.478 ; Rise       ; clk100m         ;
;  base_sram_data[15] ; clk100m    ; 3.686 ; 3.686 ; Rise       ; clk100m         ;
;  base_sram_data[23] ; clk100m    ; 5.020 ; 5.020 ; Rise       ; clk100m         ;
;  base_sram_data[24] ; clk100m    ; 5.231 ; 5.231 ; Rise       ; clk100m         ;
;  base_sram_data[25] ; clk100m    ; 4.872 ; 4.872 ; Rise       ; clk100m         ;
;  base_sram_data[26] ; clk100m    ; 5.532 ; 5.532 ; Rise       ; clk100m         ;
;  base_sram_data[27] ; clk100m    ; 5.252 ; 5.252 ; Rise       ; clk100m         ;
;  base_sram_data[28] ; clk100m    ; 4.983 ; 4.983 ; Rise       ; clk100m         ;
;  base_sram_data[29] ; clk100m    ; 4.759 ; 4.759 ; Rise       ; clk100m         ;
;  base_sram_data[30] ; clk100m    ; 4.905 ; 4.905 ; Rise       ; clk100m         ;
;  base_sram_data[31] ; clk100m    ; 4.746 ; 4.746 ; Rise       ; clk100m         ;
+---------------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Hold Times                                                                        ;
+---------------------+------------+--------+--------+------------+-----------------+
; Data Port           ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------------+------------+--------+--------+------------+-----------------+
; base_sram_data[*]   ; clk100m    ; -1.427 ; -1.427 ; Rise       ; clk100m         ;
;  base_sram_data[7]  ; clk100m    ; -1.470 ; -1.470 ; Rise       ; clk100m         ;
;  base_sram_data[8]  ; clk100m    ; -1.571 ; -1.571 ; Rise       ; clk100m         ;
;  base_sram_data[9]  ; clk100m    ; -1.482 ; -1.482 ; Rise       ; clk100m         ;
;  base_sram_data[10] ; clk100m    ; -1.478 ; -1.478 ; Rise       ; clk100m         ;
;  base_sram_data[11] ; clk100m    ; -1.543 ; -1.543 ; Rise       ; clk100m         ;
;  base_sram_data[12] ; clk100m    ; -1.427 ; -1.427 ; Rise       ; clk100m         ;
;  base_sram_data[13] ; clk100m    ; -1.431 ; -1.431 ; Rise       ; clk100m         ;
;  base_sram_data[14] ; clk100m    ; -1.429 ; -1.429 ; Rise       ; clk100m         ;
;  base_sram_data[15] ; clk100m    ; -1.539 ; -1.539 ; Rise       ; clk100m         ;
;  base_sram_data[23] ; clk100m    ; -2.015 ; -2.015 ; Rise       ; clk100m         ;
;  base_sram_data[24] ; clk100m    ; -2.099 ; -2.099 ; Rise       ; clk100m         ;
;  base_sram_data[25] ; clk100m    ; -1.996 ; -1.996 ; Rise       ; clk100m         ;
;  base_sram_data[26] ; clk100m    ; -2.245 ; -2.245 ; Rise       ; clk100m         ;
;  base_sram_data[27] ; clk100m    ; -2.105 ; -2.105 ; Rise       ; clk100m         ;
;  base_sram_data[28] ; clk100m    ; -2.026 ; -2.026 ; Rise       ; clk100m         ;
;  base_sram_data[29] ; clk100m    ; -1.928 ; -1.928 ; Rise       ; clk100m         ;
;  base_sram_data[30] ; clk100m    ; -1.952 ; -1.952 ; Rise       ; clk100m         ;
;  base_sram_data[31] ; clk100m    ; -1.937 ; -1.937 ; Rise       ; clk100m         ;
+---------------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                            ;
+---------------------+--------------------------------------+--------+--------+------------+--------------------------------------+
; Data Port           ; Clock Port                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                      ;
+---------------------+--------------------------------------+--------+--------+------------+--------------------------------------+
; b[*]                ; vga_ctrl:vga_ctrl_realization|clk25m ; 16.599 ; 16.599 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  b[0]               ; vga_ctrl:vga_ctrl_realization|clk25m ; 12.346 ; 12.346 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  b[1]               ; vga_ctrl:vga_ctrl_realization|clk25m ; 11.446 ; 11.446 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  b[2]               ; vga_ctrl:vga_ctrl_realization|clk25m ; 16.599 ; 16.599 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
; base_sram_addr[*]   ; vga_ctrl:vga_ctrl_realization|clk25m ; 9.532  ; 9.532  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[0]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 9.532  ; 9.532  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[1]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 9.520  ; 9.520  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[2]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 7.339  ; 7.339  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[3]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 7.389  ; 7.389  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[4]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 7.400  ; 7.400  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[5]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 7.728  ; 7.728  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[6]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 7.655  ; 7.655  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[7]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 7.276  ; 7.276  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[8]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 6.967  ; 6.967  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[9]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 6.930  ; 6.930  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[10] ; vga_ctrl:vga_ctrl_realization|clk25m ; 7.657  ; 7.657  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[11] ; vga_ctrl:vga_ctrl_realization|clk25m ; 7.412  ; 7.412  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[12] ; vga_ctrl:vga_ctrl_realization|clk25m ; 7.426  ; 7.426  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[13] ; vga_ctrl:vga_ctrl_realization|clk25m ; 7.359  ; 7.359  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[14] ; vga_ctrl:vga_ctrl_realization|clk25m ; 7.669  ; 7.669  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[15] ; vga_ctrl:vga_ctrl_realization|clk25m ; 7.364  ; 7.364  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[16] ; vga_ctrl:vga_ctrl_realization|clk25m ; 7.359  ; 7.359  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[17] ; vga_ctrl:vga_ctrl_realization|clk25m ; 7.404  ; 7.404  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[18] ; vga_ctrl:vga_ctrl_realization|clk25m ; 7.749  ; 7.749  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[19] ; vga_ctrl:vga_ctrl_realization|clk25m ; 7.787  ; 7.787  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
; g[*]                ; vga_ctrl:vga_ctrl_realization|clk25m ; 16.931 ; 16.931 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  g[0]               ; vga_ctrl:vga_ctrl_realization|clk25m ; 13.555 ; 13.555 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  g[1]               ; vga_ctrl:vga_ctrl_realization|clk25m ; 14.736 ; 14.736 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  g[2]               ; vga_ctrl:vga_ctrl_realization|clk25m ; 16.931 ; 16.931 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
; hs                  ; vga_ctrl:vga_ctrl_realization|clk25m ; 13.679 ; 13.679 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
; r[*]                ; vga_ctrl:vga_ctrl_realization|clk25m ; 17.440 ; 17.440 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  r[0]               ; vga_ctrl:vga_ctrl_realization|clk25m ; 17.242 ; 17.242 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  r[1]               ; vga_ctrl:vga_ctrl_realization|clk25m ; 12.421 ; 12.421 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  r[2]               ; vga_ctrl:vga_ctrl_realization|clk25m ; 17.440 ; 17.440 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
; vs                  ; vga_ctrl:vga_ctrl_realization|clk25m ; 9.793  ; 9.793  ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
+---------------------+--------------------------------------+--------+--------+------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                  ;
+---------------------+--------------------------------------+-------+-------+------------+--------------------------------------+
; Data Port           ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+---------------------+--------------------------------------+-------+-------+------------+--------------------------------------+
; b[*]                ; vga_ctrl:vga_ctrl_realization|clk25m ; 4.605 ; 4.605 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  b[0]               ; vga_ctrl:vga_ctrl_realization|clk25m ; 4.605 ; 4.605 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  b[1]               ; vga_ctrl:vga_ctrl_realization|clk25m ; 4.833 ; 4.833 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  b[2]               ; vga_ctrl:vga_ctrl_realization|clk25m ; 6.022 ; 6.022 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
; base_sram_addr[*]   ; vga_ctrl:vga_ctrl_realization|clk25m ; 3.312 ; 3.312 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[0]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 4.219 ; 4.219 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[1]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 4.208 ; 4.208 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[2]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 3.447 ; 3.447 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[3]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 3.479 ; 3.479 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[4]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 3.489 ; 3.489 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[5]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 3.579 ; 3.579 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[6]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 3.521 ; 3.521 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[7]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 3.410 ; 3.410 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[8]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 3.326 ; 3.326 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[9]  ; vga_ctrl:vga_ctrl_realization|clk25m ; 3.312 ; 3.312 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[10] ; vga_ctrl:vga_ctrl_realization|clk25m ; 3.531 ; 3.531 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[11] ; vga_ctrl:vga_ctrl_realization|clk25m ; 3.496 ; 3.496 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[12] ; vga_ctrl:vga_ctrl_realization|clk25m ; 3.507 ; 3.507 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[13] ; vga_ctrl:vga_ctrl_realization|clk25m ; 3.445 ; 3.445 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[14] ; vga_ctrl:vga_ctrl_realization|clk25m ; 3.554 ; 3.554 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[15] ; vga_ctrl:vga_ctrl_realization|clk25m ; 3.471 ; 3.471 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[16] ; vga_ctrl:vga_ctrl_realization|clk25m ; 3.463 ; 3.463 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[17] ; vga_ctrl:vga_ctrl_realization|clk25m ; 3.489 ; 3.489 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[18] ; vga_ctrl:vga_ctrl_realization|clk25m ; 3.646 ; 3.646 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  base_sram_addr[19] ; vga_ctrl:vga_ctrl_realization|clk25m ; 3.660 ; 3.660 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
; g[*]                ; vga_ctrl:vga_ctrl_realization|clk25m ; 5.375 ; 5.375 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  g[0]               ; vga_ctrl:vga_ctrl_realization|clk25m ; 5.375 ; 5.375 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  g[1]               ; vga_ctrl:vga_ctrl_realization|clk25m ; 5.540 ; 5.540 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  g[2]               ; vga_ctrl:vga_ctrl_realization|clk25m ; 6.185 ; 6.185 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
; hs                  ; vga_ctrl:vga_ctrl_realization|clk25m ; 5.377 ; 5.377 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
; r[*]                ; vga_ctrl:vga_ctrl_realization|clk25m ; 5.096 ; 5.096 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  r[0]               ; vga_ctrl:vga_ctrl_realization|clk25m ; 6.689 ; 6.689 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  r[1]               ; vga_ctrl:vga_ctrl_realization|clk25m ; 5.096 ; 5.096 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
;  r[2]               ; vga_ctrl:vga_ctrl_realization|clk25m ; 6.396 ; 6.396 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
; vs                  ; vga_ctrl:vga_ctrl_realization|clk25m ; 4.367 ; 4.367 ; Rise       ; vga_ctrl:vga_ctrl_realization|clk25m ;
+---------------------+--------------------------------------+-------+-------+------------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                         ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
; From Clock                           ; To Clock                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
; vga_ctrl:vga_ctrl_realization|clk50m ; clk100m                              ; 1        ; 1        ; 0        ; 0        ;
; clk100m                              ; vga_ctrl:vga_ctrl_realization|clk25m ; 18       ; 0        ; 0        ; 0        ;
; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1074     ; 0        ; 0        ; 0        ;
; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk50m ; 1        ; 1        ; 0        ; 0        ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                          ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
; From Clock                           ; To Clock                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
; vga_ctrl:vga_ctrl_realization|clk50m ; clk100m                              ; 1        ; 1        ; 0        ; 0        ;
; clk100m                              ; vga_ctrl:vga_ctrl_realization|clk25m ; 18       ; 0        ; 0        ; 0        ;
; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk25m ; 1074     ; 0        ; 0        ; 0        ;
; vga_ctrl:vga_ctrl_realization|clk25m ; vga_ctrl:vga_ctrl_realization|clk50m ; 1        ; 1        ; 0        ; 0        ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 18    ; 18   ;
; Unconstrained Input Port Paths  ; 18    ; 18   ;
; Unconstrained Output Ports      ; 31    ; 31   ;
; Unconstrained Output Port Paths ; 49    ; 49   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Jun 01 13:59:25 2018
Info: Command: quartus_sta BumperCar -c BumperCar
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'BumperCar.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name vga_ctrl:vga_ctrl_realization|clk25m vga_ctrl:vga_ctrl_realization|clk25m
    Info (332105): create_clock -period 1.000 -name vga_ctrl:vga_ctrl_realization|clk50m vga_ctrl:vga_ctrl_realization|clk50m
    Info (332105): create_clock -period 1.000 -name clk100m clk100m
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.254
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.254      -173.370 vga_ctrl:vga_ctrl_realization|clk25m 
    Info (332119):     1.091         0.000 vga_ctrl:vga_ctrl_realization|clk50m 
    Info (332119):     3.414         0.000 clk100m 
Info (332146): Worst-case hold slack is -3.180
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.180        -3.180 clk100m 
    Info (332119):    -0.857        -0.857 vga_ctrl:vga_ctrl_realization|clk50m 
    Info (332119):     0.499         0.000 vga_ctrl:vga_ctrl_realization|clk25m 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.941
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.941       -30.137 clk100m 
    Info (332119):    -0.742      -105.364 vga_ctrl:vga_ctrl_realization|clk25m 
    Info (332119):    -0.742        -1.484 vga_ctrl:vga_ctrl_realization|clk50m 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -0.433
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.433       -16.877 vga_ctrl:vga_ctrl_realization|clk25m 
    Info (332119):     0.773         0.000 vga_ctrl:vga_ctrl_realization|clk50m 
    Info (332119):     2.133         0.000 clk100m 
Info (332146): Worst-case hold slack is -1.753
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.753        -1.753 clk100m 
    Info (332119):    -0.393        -0.393 vga_ctrl:vga_ctrl_realization|clk50m 
    Info (332119):     0.215         0.000 vga_ctrl:vga_ctrl_realization|clk25m 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -20.380 clk100m 
    Info (332119):    -0.500       -71.000 vga_ctrl:vga_ctrl_realization|clk25m 
    Info (332119):    -0.500        -1.000 vga_ctrl:vga_ctrl_realization|clk50m 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 390 megabytes
    Info: Processing ended: Fri Jun 01 13:59:26 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


