[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  13018       tick       4080171       1459544       1421879       4080171 
      2  13018       tick       7050539       2645776       2627869       7050539 
      3  13018       tick       7046267       2646287       2629707       7046267 
      4  13018       tick       7040179       2643011       2623571       7040179 
      5  13018       tick       7051386       2646462       2628463       7051386 
      6  13018       tick       7053088       2643268       2619711       7053088 
      7  13018       tick       7054982       2646300       2630208       7054982 
      8  13018       tick       7036250       2640089       2618981       7036250 
      9  13018       tick       7046468       2643281       2621530       7046468 
     10  13018       tick       7017614       2636824       2618747       7017614 
     11  13018       tick       7040625       2642756       2624567       7040625 
     12  13018       tick       7053850       2644502       2627151       7053850 
     13  13018       tick       7044559       2640323       2619591       7044559 
     14  13018       tick       7036453       2641963       2622715       7036453 
     15  13018       tick       7036634       2641276       2621120       7036634 
     16  13018       tick       7031916       2637413       2612544       7031916 
     17  13018       tick       7043631       2643157       2626782       7043631 
     18  13018       tick       7026643       2639626       2617390       7026643 
     19  13018       tick       7027507       2640373       2618129       7027507 
     20  13018       tick       6750637       2535257       2519532       6750637 
     21  13018       exit             0             0             0             0 
