<profile>

<section name = "Vitis HLS Report for 'compute_add_Pipeline_execute'" level="0">
<item name = "Date">Wed May  7 22:03:06 2025
</item>
<item name = "Version">2024.1 (Build 5069499 on May 21 2024)</item>
<item name = "Project">krnl_vadd</item>
<item name = "Solution">hls (Vitis Kernel Flow Target)</item>
<item name = "Product family">versalaicore</item>
<item name = "Target device">xcvc1902-vsva2197-2MP-e-S</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 2.158 ns, 1.35 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">4098, 4098, 20.490 us, 20.490 us, 4097, 4097, loop auto-rewind stp(delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- execute">4096, 4096, 2, 1, 1, 4096, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 91, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 104, -</column>
<column name="Register">-, -, 34, -, -</column>
<specialColumn name="Available">1934, 1968, 1799680, 899840, 463</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln106_fu_99_p2">+, 0, 0, 31, 31, 1</column>
<column name="add_ln108_fu_121_p2">+, 0, 0, 32, 32, 32</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_ext_blocking_n">and, 0, 0, 2, 2, 2</column>
<column name="ap_int_blocking_n">and, 0, 0, 2, 2, 2</column>
<column name="ap_str_blocking_n">and, 0, 0, 2, 2, 2</column>
<column name="icmp_ln106_fu_93_p2">icmp, 0, 0, 16, 32, 32</column>
<column name="ap_block_state2_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">8, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">8, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_load">32, 2, 31, 62</column>
<column name="i_fu_40">32, 2, 31, 62</column>
<column name="in1_stream_blk_n">8, 2, 1, 2</column>
<column name="in2_stream_blk_n">8, 2, 1, 2</column>
<column name="out_stream_blk_n">8, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="i_fu_40">31, 0, 31, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, compute_add_Pipeline_execute, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, compute_add_Pipeline_execute, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, compute_add_Pipeline_execute, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, compute_add_Pipeline_execute, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, compute_add_Pipeline_execute, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, compute_add_Pipeline_execute, return value</column>
<column name="ap_ext_blocking_n">out, 1, ap_ctrl_hs, compute_add_Pipeline_execute, return value</column>
<column name="ap_str_blocking_n">out, 1, ap_ctrl_hs, compute_add_Pipeline_execute, return value</column>
<column name="ap_int_blocking_n">out, 1, ap_ctrl_hs, compute_add_Pipeline_execute, return value</column>
<column name="in1_stream_dout">in, 32, ap_fifo, in1_stream, pointer</column>
<column name="in1_stream_num_data_valid">in, 3, ap_fifo, in1_stream, pointer</column>
<column name="in1_stream_fifo_cap">in, 3, ap_fifo, in1_stream, pointer</column>
<column name="in1_stream_empty_n">in, 1, ap_fifo, in1_stream, pointer</column>
<column name="in1_stream_read">out, 1, ap_fifo, in1_stream, pointer</column>
<column name="in2_stream_dout">in, 32, ap_fifo, in2_stream, pointer</column>
<column name="in2_stream_num_data_valid">in, 3, ap_fifo, in2_stream, pointer</column>
<column name="in2_stream_fifo_cap">in, 3, ap_fifo, in2_stream, pointer</column>
<column name="in2_stream_empty_n">in, 1, ap_fifo, in2_stream, pointer</column>
<column name="in2_stream_read">out, 1, ap_fifo, in2_stream, pointer</column>
<column name="out_stream_din">out, 32, ap_fifo, out_stream, pointer</column>
<column name="out_stream_num_data_valid">in, 3, ap_fifo, out_stream, pointer</column>
<column name="out_stream_fifo_cap">in, 3, ap_fifo, out_stream, pointer</column>
<column name="out_stream_full_n">in, 1, ap_fifo, out_stream, pointer</column>
<column name="out_stream_write">out, 1, ap_fifo, out_stream, pointer</column>
<column name="size_load">in, 32, ap_none, size_load, scalar</column>
</table>
</item>
</section>
</profile>
