<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Atmel Radio: F:/Downloads/Uni/Masters/Project/Software/Atmel/Mbed/Atmel_radio_zip_samr21g18a/Atmel_radio/mbed/TARGET_SAMR21G18A/core_sc300.h Source File</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">Atmel Radio
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">F:/Downloads/Uni/Masters/Project/Software/Atmel/Mbed/Atmel_radio_zip_samr21g18a/Atmel_radio/mbed/TARGET_SAMR21G18A/core_sc300.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="core__sc300_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/**************************************************************************/</span>
<a name="l00010"></a>00010 <span class="comment">/* Copyright (c) 2009 - 2015 ARM LIMITED</span>
<a name="l00011"></a>00011 <span class="comment"></span>
<a name="l00012"></a>00012 <span class="comment">   All rights reserved.</span>
<a name="l00013"></a>00013 <span class="comment">   Redistribution and use in source and binary forms, with or without</span>
<a name="l00014"></a>00014 <span class="comment">   modification, are permitted provided that the following conditions are met:</span>
<a name="l00015"></a>00015 <span class="comment">   - Redistributions of source code must retain the above copyright</span>
<a name="l00016"></a>00016 <span class="comment">     notice, this list of conditions and the following disclaimer.</span>
<a name="l00017"></a>00017 <span class="comment">   - Redistributions in binary form must reproduce the above copyright</span>
<a name="l00018"></a>00018 <span class="comment">     notice, this list of conditions and the following disclaimer in the</span>
<a name="l00019"></a>00019 <span class="comment">     documentation and/or other materials provided with the distribution.</span>
<a name="l00020"></a>00020 <span class="comment">   - Neither the name of ARM nor the names of its contributors may be used</span>
<a name="l00021"></a>00021 <span class="comment">     to endorse or promote products derived from this software without</span>
<a name="l00022"></a>00022 <span class="comment">     specific prior written permission.</span>
<a name="l00023"></a>00023 <span class="comment">   *</span>
<a name="l00024"></a>00024 <span class="comment">   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot;</span>
<a name="l00025"></a>00025 <span class="comment">   AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</span>
<a name="l00026"></a>00026 <span class="comment">   IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</span>
<a name="l00027"></a>00027 <span class="comment">   ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE</span>
<a name="l00028"></a>00028 <span class="comment">   LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</span>
<a name="l00029"></a>00029 <span class="comment">   CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</span>
<a name="l00030"></a>00030 <span class="comment">   SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</span>
<a name="l00031"></a>00031 <span class="comment">   INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</span>
<a name="l00032"></a>00032 <span class="comment">   CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</span>
<a name="l00033"></a>00033 <span class="comment">   ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</span>
<a name="l00034"></a>00034 <span class="comment">   POSSIBILITY OF SUCH DAMAGE.</span>
<a name="l00035"></a>00035 <span class="comment">   ---------------------------------------------------------------------------*/</span>
<a name="l00036"></a>00036 
<a name="l00037"></a>00037 
<a name="l00038"></a>00038 <span class="preprocessor">#if defined ( __ICCARM__ )</span>
<a name="l00039"></a>00039 <span class="preprocessor"></span><span class="preprocessor"> #pragma system_include  </span><span class="comment">/* treat file as system include file for MISRA check */</span>
<a name="l00040"></a>00040 <span class="preprocessor">#endif</span>
<a name="l00041"></a>00041 <span class="preprocessor"></span>
<a name="l00042"></a>00042 <span class="preprocessor">#ifndef __CORE_SC300_H_GENERIC</span>
<a name="l00043"></a>00043 <span class="preprocessor"></span><span class="preprocessor">#define __CORE_SC300_H_GENERIC</span>
<a name="l00044"></a>00044 <span class="preprocessor"></span>
<a name="l00045"></a>00045 <span class="preprocessor">#ifdef __cplusplus</span>
<a name="l00046"></a>00046 <span class="preprocessor"></span> <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {
<a name="l00047"></a>00047 <span class="preprocessor">#endif</span>
<a name="l00048"></a>00048 <span class="preprocessor"></span>
<a name="l00063"></a>00063 <span class="comment">/*******************************************************************************</span>
<a name="l00064"></a>00064 <span class="comment"> *                 CMSIS definitions</span>
<a name="l00065"></a>00065 <span class="comment"> ******************************************************************************/</span>
<a name="l00070"></a>00070 <span class="comment">/*  CMSIS SC300 definitions */</span>
<a name="l00071"></a><a class="code" href="core__sc300_8h.html#a0e2124db4f74f2b355904314accf1790">00071</a> <span class="preprocessor">#define __SC300_CMSIS_VERSION_MAIN  (0x04)                                   </span>
<a name="l00072"></a><a class="code" href="core__sc300_8h.html#a664c9e59952455ddeee28173b864fe9d">00072</a> <span class="preprocessor">#define __SC300_CMSIS_VERSION_SUB   (0x00)                                   </span>
<a name="l00073"></a><a class="code" href="core__sc300_8h.html#a2f960c3c99ab33e1cf4b5287821c44dd">00073</a> <span class="preprocessor">#define __SC300_CMSIS_VERSION       ((__SC300_CMSIS_VERSION_MAIN &lt;&lt; 16) | \</span>
<a name="l00074"></a>00074 <span class="preprocessor">                                      __SC300_CMSIS_VERSION_SUB          )   </span>
<a name="l00076"></a><a class="code" href="core__sc300_8h.html#aeaaf66c86e5ae02a0e1fe542cb7f4d8c">00076</a> <span class="preprocessor">#define __CORTEX_SC                 (300)                                     </span>
<a name="l00079"></a>00079 <span class="preprocessor">#if   defined ( __CC_ARM )</span>
<a name="l00080"></a>00080 <span class="preprocessor"></span><span class="preprocessor">  #define __ASM            __asm                                      </span>
<a name="l00081"></a>00081 <span class="preprocessor">  #define __INLINE         __inline                                   </span>
<a name="l00082"></a>00082 <span class="preprocessor">  #define __STATIC_INLINE  static __inline</span>
<a name="l00083"></a>00083 <span class="preprocessor"></span>
<a name="l00084"></a>00084 <span class="preprocessor">#elif defined ( __GNUC__ )</span>
<a name="l00085"></a>00085 <span class="preprocessor"></span><span class="preprocessor">  #define __ASM            __asm                                      </span>
<a name="l00086"></a>00086 <span class="preprocessor">  #define __INLINE         inline                                     </span>
<a name="l00087"></a>00087 <span class="preprocessor">  #define __STATIC_INLINE  static inline</span>
<a name="l00088"></a>00088 <span class="preprocessor"></span>
<a name="l00089"></a>00089 <span class="preprocessor">#elif defined ( __ICCARM__ )</span>
<a name="l00090"></a>00090 <span class="preprocessor"></span><span class="preprocessor">  #define __ASM            __asm                                      </span>
<a name="l00091"></a>00091 <span class="preprocessor">  #define __INLINE         inline                                     </span>
<a name="l00092"></a>00092 <span class="preprocessor">  #define __STATIC_INLINE  static inline</span>
<a name="l00093"></a>00093 <span class="preprocessor"></span>
<a name="l00094"></a>00094 <span class="preprocessor">#elif defined ( __TMS470__ )</span>
<a name="l00095"></a>00095 <span class="preprocessor"></span><span class="preprocessor">  #define __ASM            __asm                                      </span>
<a name="l00096"></a>00096 <span class="preprocessor">  #define __STATIC_INLINE  static inline</span>
<a name="l00097"></a>00097 <span class="preprocessor"></span>
<a name="l00098"></a>00098 <span class="preprocessor">#elif defined ( __TASKING__ )</span>
<a name="l00099"></a>00099 <span class="preprocessor"></span><span class="preprocessor">  #define __ASM            __asm                                      </span>
<a name="l00100"></a>00100 <span class="preprocessor">  #define __INLINE         inline                                     </span>
<a name="l00101"></a>00101 <span class="preprocessor">  #define __STATIC_INLINE  static inline</span>
<a name="l00102"></a>00102 <span class="preprocessor"></span>
<a name="l00103"></a>00103 <span class="preprocessor">#elif defined ( __CSMC__ )</span>
<a name="l00104"></a>00104 <span class="preprocessor"></span><span class="preprocessor">  #define __packed</span>
<a name="l00105"></a>00105 <span class="preprocessor"></span><span class="preprocessor">  #define __ASM            _asm                                      </span>
<a name="l00106"></a>00106 <span class="preprocessor">  #define __INLINE         inline                                    </span><span class="comment">/*use -pc99 on compile line !&lt; inline keyword for COSMIC Compiler   */</span>
<a name="l00107"></a>00107 <span class="preprocessor">  #define __STATIC_INLINE  static inline</span>
<a name="l00108"></a>00108 <span class="preprocessor"></span>
<a name="l00109"></a>00109 <span class="preprocessor">#endif</span>
<a name="l00110"></a>00110 <span class="preprocessor"></span>
<a name="l00114"></a><a class="code" href="core__sc300_8h.html#aa167d0f532a7c2b2e3a6395db2fa0776">00114</a> <span class="preprocessor">#define __FPU_USED       0</span>
<a name="l00115"></a>00115 <span class="preprocessor"></span>
<a name="l00116"></a>00116 <span class="preprocessor">#if defined ( __CC_ARM )</span>
<a name="l00117"></a>00117 <span class="preprocessor"></span><span class="preprocessor">  #if defined __TARGET_FPU_VFP</span>
<a name="l00118"></a>00118 <span class="preprocessor"></span><span class="preprocessor">    #warning &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span>
<a name="l00119"></a>00119 <span class="preprocessor"></span><span class="preprocessor">  #endif</span>
<a name="l00120"></a>00120 <span class="preprocessor"></span>
<a name="l00121"></a>00121 <span class="preprocessor">#elif defined ( __GNUC__ )</span>
<a name="l00122"></a>00122 <span class="preprocessor"></span><span class="preprocessor">  #if defined (__VFP_FP__) &amp;&amp; !defined(__SOFTFP__)</span>
<a name="l00123"></a>00123 <span class="preprocessor"></span><span class="preprocessor">    #warning &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span>
<a name="l00124"></a>00124 <span class="preprocessor"></span><span class="preprocessor">  #endif</span>
<a name="l00125"></a>00125 <span class="preprocessor"></span>
<a name="l00126"></a>00126 <span class="preprocessor">#elif defined ( __ICCARM__ )</span>
<a name="l00127"></a>00127 <span class="preprocessor"></span><span class="preprocessor">  #if defined __ARMVFP__</span>
<a name="l00128"></a>00128 <span class="preprocessor"></span><span class="preprocessor">    #warning &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span>
<a name="l00129"></a>00129 <span class="preprocessor"></span><span class="preprocessor">  #endif</span>
<a name="l00130"></a>00130 <span class="preprocessor"></span>
<a name="l00131"></a>00131 <span class="preprocessor">#elif defined ( __TMS470__ )</span>
<a name="l00132"></a>00132 <span class="preprocessor"></span><span class="preprocessor">  #if defined __TI__VFP_SUPPORT____</span>
<a name="l00133"></a>00133 <span class="preprocessor"></span><span class="preprocessor">    #warning &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span>
<a name="l00134"></a>00134 <span class="preprocessor"></span><span class="preprocessor">  #endif</span>
<a name="l00135"></a>00135 <span class="preprocessor"></span>
<a name="l00136"></a>00136 <span class="preprocessor">#elif defined ( __TASKING__ )</span>
<a name="l00137"></a>00137 <span class="preprocessor"></span><span class="preprocessor">  #if defined __FPU_VFP__</span>
<a name="l00138"></a>00138 <span class="preprocessor"></span><span class="preprocessor">    #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span>
<a name="l00139"></a>00139 <span class="preprocessor"></span><span class="preprocessor">  #endif</span>
<a name="l00140"></a>00140 <span class="preprocessor"></span>
<a name="l00141"></a>00141 <span class="preprocessor">#elif defined ( __CSMC__ )              </span><span class="comment">/* Cosmic */</span>
<a name="l00142"></a>00142 <span class="preprocessor">  #if ( __CSMC__ &amp; 0x400)               // FPU present for parser</span>
<a name="l00143"></a>00143 <span class="preprocessor"></span><span class="preprocessor">    #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span>
<a name="l00144"></a>00144 <span class="preprocessor"></span><span class="preprocessor">  #endif</span>
<a name="l00145"></a>00145 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00146"></a>00146 <span class="preprocessor"></span>
<a name="l00147"></a>00147 <span class="preprocessor">#include &lt;stdint.h&gt;</span>                      <span class="comment">/* standard types definitions                      */</span>
<a name="l00148"></a>00148 <span class="preprocessor">#include &lt;<a class="code" href="core__cm_instr_8h.html" title="CMSIS Cortex-M Core Instruction Access Header File.">core_cmInstr.h</a>&gt;</span>                <span class="comment">/* Core Instruction Access                         */</span>
<a name="l00149"></a>00149 <span class="preprocessor">#include &lt;<a class="code" href="core__cm_func_8h.html" title="CMSIS Cortex-M Core Function Access Header File.">core_cmFunc.h</a>&gt;</span>                 <span class="comment">/* Core Function Access                            */</span>
<a name="l00150"></a>00150 
<a name="l00151"></a>00151 <span class="preprocessor">#ifdef __cplusplus</span>
<a name="l00152"></a>00152 <span class="preprocessor"></span>}
<a name="l00153"></a>00153 <span class="preprocessor">#endif</span>
<a name="l00154"></a>00154 <span class="preprocessor"></span>
<a name="l00155"></a>00155 <span class="preprocessor">#endif </span><span class="comment">/* __CORE_SC300_H_GENERIC */</span>
<a name="l00156"></a>00156 
<a name="l00157"></a>00157 <span class="preprocessor">#ifndef __CMSIS_GENERIC</span>
<a name="l00158"></a>00158 <span class="preprocessor"></span>
<a name="l00159"></a>00159 <span class="preprocessor">#ifndef __CORE_SC300_H_DEPENDANT</span>
<a name="l00160"></a>00160 <span class="preprocessor"></span><span class="preprocessor">#define __CORE_SC300_H_DEPENDANT</span>
<a name="l00161"></a>00161 <span class="preprocessor"></span>
<a name="l00162"></a>00162 <span class="preprocessor">#ifdef __cplusplus</span>
<a name="l00163"></a>00163 <span class="preprocessor"></span> <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {
<a name="l00164"></a>00164 <span class="preprocessor">#endif</span>
<a name="l00165"></a>00165 <span class="preprocessor"></span>
<a name="l00166"></a>00166 <span class="comment">/* check device defines and use defaults */</span>
<a name="l00167"></a>00167 <span class="preprocessor">#if defined __CHECK_DEVICE_DEFINES</span>
<a name="l00168"></a>00168 <span class="preprocessor"></span><span class="preprocessor">  #ifndef __SC300_REV</span>
<a name="l00169"></a>00169 <span class="preprocessor"></span><span class="preprocessor">    #define __SC300_REV               0x0000</span>
<a name="l00170"></a>00170 <span class="preprocessor"></span><span class="preprocessor">    #warning &quot;__SC300_REV not defined in device header file; using default!&quot;</span>
<a name="l00171"></a>00171 <span class="preprocessor"></span><span class="preprocessor">  #endif</span>
<a name="l00172"></a>00172 <span class="preprocessor"></span>
<a name="l00173"></a>00173 <span class="preprocessor">  #ifndef __MPU_PRESENT</span>
<a name="l00174"></a>00174 <span class="preprocessor"></span><span class="preprocessor">    #define __MPU_PRESENT             0</span>
<a name="l00175"></a>00175 <span class="preprocessor"></span><span class="preprocessor">    #warning &quot;__MPU_PRESENT not defined in device header file; using default!&quot;</span>
<a name="l00176"></a>00176 <span class="preprocessor"></span><span class="preprocessor">  #endif</span>
<a name="l00177"></a>00177 <span class="preprocessor"></span>
<a name="l00178"></a>00178 <span class="preprocessor">  #ifndef __NVIC_PRIO_BITS</span>
<a name="l00179"></a>00179 <span class="preprocessor"></span><span class="preprocessor">    #define __NVIC_PRIO_BITS          4</span>
<a name="l00180"></a>00180 <span class="preprocessor"></span><span class="preprocessor">    #warning &quot;__NVIC_PRIO_BITS not defined in device header file; using default!&quot;</span>
<a name="l00181"></a>00181 <span class="preprocessor"></span><span class="preprocessor">  #endif</span>
<a name="l00182"></a>00182 <span class="preprocessor"></span>
<a name="l00183"></a>00183 <span class="preprocessor">  #ifndef __Vendor_SysTickConfig</span>
<a name="l00184"></a>00184 <span class="preprocessor"></span><span class="preprocessor">    #define __Vendor_SysTickConfig    0</span>
<a name="l00185"></a>00185 <span class="preprocessor"></span><span class="preprocessor">    #warning &quot;__Vendor_SysTickConfig not defined in device header file; using default!&quot;</span>
<a name="l00186"></a>00186 <span class="preprocessor"></span><span class="preprocessor">  #endif</span>
<a name="l00187"></a>00187 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00188"></a>00188 <span class="preprocessor"></span>
<a name="l00189"></a>00189 <span class="comment">/* IO definitions (access restrictions to peripheral registers) */</span>
<a name="l00197"></a>00197 <span class="preprocessor">#ifdef __cplusplus</span>
<a name="l00198"></a>00198 <span class="preprocessor"></span><span class="preprocessor">  #define   __I     volatile             </span>
<a name="l00199"></a>00199 <span class="preprocessor">#else</span>
<a name="l00200"></a><a class="code" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">00200</a> <span class="preprocessor"></span><span class="preprocessor">  #define   __I     volatile const       </span>
<a name="l00201"></a>00201 <span class="preprocessor">#endif</span>
<a name="l00202"></a><a class="code" href="core__sc300_8h.html#a7e25d9380f9ef903923964322e71f2f6">00202</a> <span class="preprocessor"></span><span class="preprocessor">#define     __O     volatile             </span>
<a name="l00203"></a><a class="code" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">00203</a> <span class="preprocessor">#define     __IO    volatile             </span>
<a name="l00205"></a>00205 <span class="preprocessor"></span>
<a name="l00209"></a>00209 <span class="preprocessor"></span><span class="comment">/*******************************************************************************</span>
<a name="l00210"></a>00210 <span class="comment"> *                 Register Abstraction</span>
<a name="l00211"></a>00211 <span class="comment">  Core Register contain:</span>
<a name="l00212"></a>00212 <span class="comment">  - Core Register</span>
<a name="l00213"></a>00213 <span class="comment">  - Core NVIC Register</span>
<a name="l00214"></a>00214 <span class="comment">  - Core SCB Register</span>
<a name="l00215"></a>00215 <span class="comment">  - Core SysTick Register</span>
<a name="l00216"></a>00216 <span class="comment">  - Core Debug Register</span>
<a name="l00217"></a>00217 <span class="comment">  - Core MPU Register</span>
<a name="l00218"></a>00218 <span class="comment"> ******************************************************************************/</span>
<a name="l00219"></a>00219 
<a name="l00231"></a>00231 <span class="keyword">typedef</span> <span class="keyword">union</span>
<a name="l00232"></a>00232 {
<a name="l00233"></a>00233   <span class="keyword">struct</span>
<a name="l00234"></a>00234   {
<a name="l00235"></a>00235     uint32_t _reserved0:27;              
<a name="l00236"></a>00236     uint32_t Q:1;                        
<a name="l00237"></a>00237     uint32_t V:1;                        
<a name="l00238"></a>00238     uint32_t C:1;                        
<a name="l00239"></a>00239     uint32_t Z:1;                        
<a name="l00240"></a>00240     uint32_t N:1;                        
<a name="l00241"></a>00241   } b;                                   
<a name="l00242"></a>00242   uint32_t w;                            
<a name="l00243"></a>00243 } <a class="code" href="union_a_p_s_r___type.html" title="Union type to access the Application Program Status Register (APSR).">APSR_Type</a>;
<a name="l00244"></a>00244 
<a name="l00245"></a>00245 <span class="comment">/* APSR Register Definitions */</span>
<a name="l00246"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#gac469528d210043c7bd3f12f0e6824766">00246</a> <span class="preprocessor">#define APSR_N_Pos                         31                                             </span>
<a name="l00247"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#gadbc2cf55a026f661b53fadfcf822cef1">00247</a> <span class="preprocessor">#define APSR_N_Msk                         (1UL &lt;&lt; APSR_N_Pos)                            </span>
<a name="l00249"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#ga3661286d108b1aca308d7445685eae3a">00249</a> <span class="preprocessor">#define APSR_Z_Pos                         30                                             </span>
<a name="l00250"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#ga1deb4d1aa72bb83d1f79329406f15711">00250</a> <span class="preprocessor">#define APSR_Z_Msk                         (1UL &lt;&lt; APSR_Z_Pos)                            </span>
<a name="l00252"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#ga6cf72aa6f09a168f9e5beda1a4a887b9">00252</a> <span class="preprocessor">#define APSR_C_Pos                         29                                             </span>
<a name="l00253"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#ga6d47803fbad455bc10bd1ce59f2f335d">00253</a> <span class="preprocessor">#define APSR_C_Msk                         (1UL &lt;&lt; APSR_C_Pos)                            </span>
<a name="l00255"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#gac62830f67679ccd11658c4172c3e6ea7">00255</a> <span class="preprocessor">#define APSR_V_Pos                         28                                             </span>
<a name="l00256"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#ga33305d6701356bff6890b315fe8b5489">00256</a> <span class="preprocessor">#define APSR_V_Msk                         (1UL &lt;&lt; APSR_V_Pos)                            </span>
<a name="l00258"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#ga298749e176f12827328bb7b92a6b2411">00258</a> <span class="preprocessor">#define APSR_Q_Pos                         27                                             </span>
<a name="l00259"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#ga90ffd4ec4149c2f5dd7747c1533fb002">00259</a> <span class="preprocessor">#define APSR_Q_Msk                         (1UL &lt;&lt; APSR_Q_Pos)                            </span>
<a name="l00264"></a>00264 <span class="preprocessor">typedef union</span>
<a name="l00265"></a>00265 <span class="preprocessor"></span>{
<a name="l00266"></a>00266   <span class="keyword">struct</span>
<a name="l00267"></a>00267   {
<a name="l00268"></a>00268     uint32_t <a class="code" href="group__interrupt__group.html#ga0da0a19156773eca7070722f26ff66a6" title="Define service routine.">ISR</a>:9;                      
<a name="l00269"></a>00269     uint32_t _reserved0:23;              
<a name="l00270"></a>00270   } b;                                   
<a name="l00271"></a>00271   uint32_t w;                            
<a name="l00272"></a>00272 } <a class="code" href="union_i_p_s_r___type.html" title="Union type to access the Interrupt Program Status Register (IPSR).">IPSR_Type</a>;
<a name="l00273"></a>00273 
<a name="l00274"></a>00274 <span class="comment">/* IPSR Register Definitions */</span>
<a name="l00275"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#ga0e34027584d02c43811ae908a5ca9adf">00275</a> <span class="preprocessor">#define IPSR_ISR_Pos                        0                                             </span>
<a name="l00276"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#gaf013a4579a64d1f21f56ea9f1b33ab56">00276</a> <span class="preprocessor">#define IPSR_ISR_Msk                       (0x1FFUL </span><span class="comment">/*&lt;&lt; IPSR_ISR_Pos*/</span>)                  
<a name="l00281"></a>00281 typedef union
<a name="l00282"></a>00282 {
<a name="l00283"></a>00283   <span class="keyword">struct</span>
<a name="l00284"></a>00284   {
<a name="l00285"></a>00285     uint32_t <a class="code" href="group__interrupt__group.html#ga0da0a19156773eca7070722f26ff66a6" title="Define service routine.">ISR</a>:9;                      
<a name="l00286"></a>00286     uint32_t _reserved0:15;              
<a name="l00287"></a>00287     uint32_t T:1;                        
<a name="l00288"></a>00288     uint32_t IT:2;                       
<a name="l00289"></a>00289     uint32_t Q:1;                        
<a name="l00290"></a>00290     uint32_t V:1;                        
<a name="l00291"></a>00291     uint32_t C:1;                        
<a name="l00292"></a>00292     uint32_t Z:1;                        
<a name="l00293"></a>00293     uint32_t N:1;                        
<a name="l00294"></a>00294   } b;                                   
<a name="l00295"></a>00295   uint32_t w;                            
<a name="l00296"></a>00296 } <a class="code" href="unionx_p_s_r___type.html" title="Union type to access the Special-Purpose Program Status Registers (xPSR).">xPSR_Type</a>;
<a name="l00297"></a>00297 
<a name="l00298"></a>00298 <span class="comment">/* xPSR Register Definitions */</span>
<a name="l00299"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#ga031eb1b8ebcdb3d602d0b9f2ec82a7ae">00299</a> <span class="preprocessor">#define xPSR_N_Pos                         31                                             </span>
<a name="l00300"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#gaf600f4ff41b62cf2f3b0a59b6d2e93d6">00300</a> <span class="preprocessor">#define xPSR_N_Msk                         (1UL &lt;&lt; xPSR_N_Pos)                            </span>
<a name="l00302"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#ga5869dd608eea73c80f0567d781d2230b">00302</a> <span class="preprocessor">#define xPSR_Z_Pos                         30                                             </span>
<a name="l00303"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#ga907599209fba99f579778e662021c4f2">00303</a> <span class="preprocessor">#define xPSR_Z_Msk                         (1UL &lt;&lt; xPSR_Z_Pos)                            </span>
<a name="l00305"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#ga14adb79b91f6634b351a1b57394e2db6">00305</a> <span class="preprocessor">#define xPSR_C_Pos                         29                                             </span>
<a name="l00306"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#ga21e2497255d380f956ca0f48d11d0775">00306</a> <span class="preprocessor">#define xPSR_C_Msk                         (1UL &lt;&lt; xPSR_C_Pos)                            </span>
<a name="l00308"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#gae0cfbb394490db402623d97e6a979e00">00308</a> <span class="preprocessor">#define xPSR_V_Pos                         28                                             </span>
<a name="l00309"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#gab07f94ed3b6ee695f5af719dc27995c2">00309</a> <span class="preprocessor">#define xPSR_V_Msk                         (1UL &lt;&lt; xPSR_V_Pos)                            </span>
<a name="l00311"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#gaabb4178d50676a8f19cf8f727f38ace8">00311</a> <span class="preprocessor">#define xPSR_Q_Pos                         27                                             </span>
<a name="l00312"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#ga133ac393c38559ae43ac36383e731dd4">00312</a> <span class="preprocessor">#define xPSR_Q_Msk                         (1UL &lt;&lt; xPSR_Q_Pos)                            </span>
<a name="l00314"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#gac5be1db1343f776ecd00f0a4ebe70a46">00314</a> <span class="preprocessor">#define xPSR_IT_Pos                        25                                             </span>
<a name="l00315"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#ga6dc177aab488851bb3b98cf4b420141a">00315</a> <span class="preprocessor">#define xPSR_IT_Msk                        (3UL &lt;&lt; xPSR_IT_Pos)                           </span>
<a name="l00317"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#ga98d801da9a49cda944f52aeae104dd38">00317</a> <span class="preprocessor">#define xPSR_T_Pos                         24                                             </span>
<a name="l00318"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#ga30ae2111816e82d47636a8d4577eb6ee">00318</a> <span class="preprocessor">#define xPSR_T_Msk                         (1UL &lt;&lt; xPSR_T_Pos)                            </span>
<a name="l00320"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#ga21bff245fb1aef9683f693d9d7bb2233">00320</a> <span class="preprocessor">#define xPSR_ISR_Pos                        0                                             </span>
<a name="l00321"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#gadf8eed87e0081dfe1ef1c78a0ea91afd">00321</a> <span class="preprocessor">#define xPSR_ISR_Msk                       (0x1FFUL </span><span class="comment">/*&lt;&lt; xPSR_ISR_Pos*/</span>)                  
<a name="l00326"></a>00326 typedef union
<a name="l00327"></a>00327 {
<a name="l00328"></a>00328   <span class="keyword">struct</span>
<a name="l00329"></a>00329   {
<a name="l00330"></a>00330     uint32_t nPRIV:1;                    
<a name="l00331"></a>00331     uint32_t SPSEL:1;                    
<a name="l00332"></a>00332     uint32_t _reserved1:30;              
<a name="l00333"></a>00333   } b;                                   
<a name="l00334"></a>00334   uint32_t w;                            
<a name="l00335"></a>00335 } <a class="code" href="union_c_o_n_t_r_o_l___type.html" title="Union type to access the Control Registers (CONTROL).">CONTROL_Type</a>;
<a name="l00336"></a>00336 
<a name="l00337"></a>00337 <span class="comment">/* CONTROL Register Definitions */</span>
<a name="l00338"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#ga07eafc53e609895342c6a530e9d01310">00338</a> <span class="preprocessor">#define CONTROL_SPSEL_Pos                   1                                             </span>
<a name="l00339"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#ga70b29840969b06909da21369b0b05b53">00339</a> <span class="preprocessor">#define CONTROL_SPSEL_Msk                  (1UL &lt;&lt; CONTROL_SPSEL_Pos)                     </span>
<a name="l00341"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#ga51b95bc03ec0d815b459bde0b14a5908">00341</a> <span class="preprocessor">#define CONTROL_nPRIV_Pos                   0                                             </span>
<a name="l00342"></a><a class="code" href="group___c_m_s_i_s___c_o_r_e.html#gaef3b20d77acb213338f89ce5e7bc36b0">00342</a> <span class="preprocessor">#define CONTROL_nPRIV_Msk                  (1UL </span><span class="comment">/*&lt;&lt; CONTROL_nPRIV_Pos*/</span>)                 
<a name="l00344"></a>00344 
<a name="l00355"></a>00355 typedef struct
<a name="l00356"></a>00356 {
<a name="l00357"></a>00357   <a class="code" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISER[8];                 
<a name="l00358"></a>00358        uint32_t RESERVED0[24];
<a name="l00359"></a>00359   <a class="code" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICER[8];                 
<a name="l00360"></a>00360        uint32_t RSERVED1[24];
<a name="l00361"></a>00361   <a class="code" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISPR[8];                 
<a name="l00362"></a>00362        uint32_t RESERVED2[24];
<a name="l00363"></a>00363   <a class="code" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICPR[8];                 
<a name="l00364"></a>00364        uint32_t RESERVED3[24];
<a name="l00365"></a>00365   <a class="code" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IABR[8];                 
<a name="l00366"></a>00366        uint32_t RESERVED4[56];
<a name="l00367"></a>00367   <a class="code" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  IP[240];                 
<a name="l00368"></a>00368        uint32_t RESERVED5[644];
<a name="l00369"></a>00369   <a class="code" href="core__sc300_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t STIR;                    
<a name="l00370"></a>00370 }  <a class="code" href="struct_n_v_i_c___type.html" title="Structure type to access the Nested Vectored Interrupt Controller (NVIC).">NVIC_Type</a>;
<a name="l00371"></a>00371 
<a name="l00372"></a>00372 <span class="comment">/* Software Triggered Interrupt Register Definitions */</span>
<a name="l00373"></a><a class="code" href="group___c_m_s_i_s___n_v_i_c.html#ga9eebe495e2e48d302211108837a2b3e8">00373</a> <span class="preprocessor">#define NVIC_STIR_INTID_Pos                 0                                          </span>
<a name="l00374"></a><a class="code" href="group___c_m_s_i_s___n_v_i_c.html#gae4060c4dfcebb08871ca4244176ce752">00374</a> <span class="preprocessor">#define NVIC_STIR_INTID_Msk                (0x1FFUL </span><span class="comment">/*&lt;&lt; NVIC_STIR_INTID_Pos*/</span>)        
<a name="l00376"></a>00376 
<a name="l00387"></a>00387 typedef struct
<a name="l00388"></a>00388 {
<a name="l00389"></a>00389   <a class="code" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t CPUID;                   
<a name="l00390"></a>00390   <a class="code" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICSR;                    
<a name="l00391"></a>00391   <a class="code" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VTOR;                    
<a name="l00392"></a>00392   <a class="code" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AIRCR;                   
<a name="l00393"></a>00393   <a class="code" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SCR;                     
<a name="l00394"></a>00394   <a class="code" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR;                     
<a name="l00395"></a>00395   <a class="code" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  SHP[12];                 
<a name="l00396"></a>00396   <a class="code" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SHCSR;                   
<a name="l00397"></a>00397   <a class="code" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFSR;                    
<a name="l00398"></a>00398   <a class="code" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HFSR;                    
<a name="l00399"></a>00399   <a class="code" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DFSR;                    
<a name="l00400"></a>00400   <a class="code" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MMFAR;                   
<a name="l00401"></a>00401   <a class="code" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BFAR;                    
<a name="l00402"></a>00402   <a class="code" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AFSR;                    
<a name="l00403"></a>00403   <a class="code" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t PFR[2];                  
<a name="l00404"></a>00404   <a class="code" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t DFR;                     
<a name="l00405"></a>00405   <a class="code" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t ADR;                     
<a name="l00406"></a>00406   <a class="code" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t MMFR[4];                 
<a name="l00407"></a>00407   <a class="code" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t ISAR[5];                 
<a name="l00408"></a>00408        uint32_t RESERVED0[5];
<a name="l00409"></a>00409   <a class="code" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CPACR;                   
<a name="l00410"></a>00410        uint32_t RESERVED1[129];
<a name="l00411"></a>00411   <a class="code" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SFCR;                    
<a name="l00412"></a>00412 } <a class="code" href="struct_s_c_b___type.html" title="Structure type to access the System Control Block (SCB).">SCB_Type</a>;
<a name="l00413"></a>00413 
<a name="l00414"></a>00414 <span class="comment">/* SCB CPUID Register Definitions */</span>
<a name="l00415"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga58686b88f94f789d4e6f429fe1ff58cf">00415</a> <span class="preprocessor">#define SCB_CPUID_IMPLEMENTER_Pos          24                                             </span>
<a name="l00416"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga0932b31faafd47656a03ced75a31d99b">00416</a> <span class="preprocessor">#define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL &lt;&lt; SCB_CPUID_IMPLEMENTER_Pos)          </span>
<a name="l00418"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga104462bd0815391b4044a70bd15d3a71">00418</a> <span class="preprocessor">#define SCB_CPUID_VARIANT_Pos              20                                             </span>
<a name="l00419"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gad358dfbd04300afc1824329d128b99e8">00419</a> <span class="preprocessor">#define SCB_CPUID_VARIANT_Msk              (0xFUL &lt;&lt; SCB_CPUID_VARIANT_Pos)               </span>
<a name="l00421"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gaf8b3236b08fb8e840efb682645fb0e98">00421</a> <span class="preprocessor">#define SCB_CPUID_ARCHITECTURE_Pos         16                                             </span>
<a name="l00422"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gafae4a1f27a927338ae9dc51a0e146213">00422</a> <span class="preprocessor">#define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL &lt;&lt; SCB_CPUID_ARCHITECTURE_Pos)          </span>
<a name="l00424"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga705f68eaa9afb042ca2407dc4e4629ac">00424</a> <span class="preprocessor">#define SCB_CPUID_PARTNO_Pos                4                                             </span>
<a name="l00425"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga98e581423ca016680c238c469aba546d">00425</a> <span class="preprocessor">#define SCB_CPUID_PARTNO_Msk               (0xFFFUL &lt;&lt; SCB_CPUID_PARTNO_Pos)              </span>
<a name="l00427"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga3c3d9071e574de11fb27ba57034838b1">00427</a> <span class="preprocessor">#define SCB_CPUID_REVISION_Pos              0                                             </span>
<a name="l00428"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga2ec0448b6483f77e7f5d08b4b81d85df">00428</a> <span class="preprocessor">#define SCB_CPUID_REVISION_Msk             (0xFUL </span><span class="comment">/*&lt;&lt; SCB_CPUID_REVISION_Pos*/</span>)          
<a name="l00430"></a>00430 <span class="comment">/* SCB Interrupt Control State Register Definitions */</span>
<a name="l00431"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga750d4b52624a46d71356db4ea769573b">00431</a> <span class="preprocessor">#define SCB_ICSR_NMIPENDSET_Pos            31                                             </span>
<a name="l00432"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga340e3f79e9c3607dee9f2c048b6b22e8">00432</a> <span class="preprocessor">#define SCB_ICSR_NMIPENDSET_Msk            (1UL &lt;&lt; SCB_ICSR_NMIPENDSET_Pos)               </span>
<a name="l00434"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gab5ded23d2ab1d5ff7cc7ce746205e9fe">00434</a> <span class="preprocessor">#define SCB_ICSR_PENDSVSET_Pos             28                                             </span>
<a name="l00435"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga1e40d93efb402763c8c00ddcc56724ff">00435</a> <span class="preprocessor">#define SCB_ICSR_PENDSVSET_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSVSET_Pos)                </span>
<a name="l00437"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gae218d9022288f89faf57187c4d542ecd">00437</a> <span class="preprocessor">#define SCB_ICSR_PENDSVCLR_Pos             27                                             </span>
<a name="l00438"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga4a901ace381d3c1c74ac82b22fae2e1e">00438</a> <span class="preprocessor">#define SCB_ICSR_PENDSVCLR_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSVCLR_Pos)                </span>
<a name="l00440"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga9dbb3358c6167c9c3f85661b90fb2794">00440</a> <span class="preprocessor">#define SCB_ICSR_PENDSTSET_Pos             26                                             </span>
<a name="l00441"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga7325b61ea0ec323ef2d5c893b112e546">00441</a> <span class="preprocessor">#define SCB_ICSR_PENDSTSET_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSTSET_Pos)                </span>
<a name="l00443"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gadbe25e4b333ece1341beb1a740168fdc">00443</a> <span class="preprocessor">#define SCB_ICSR_PENDSTCLR_Pos             25                                             </span>
<a name="l00444"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gab241827d2a793269d8cd99b9b28c2157">00444</a> <span class="preprocessor">#define SCB_ICSR_PENDSTCLR_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSTCLR_Pos)                </span>
<a name="l00446"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga11cb5b1f9ce167b81f31787a77e575df">00446</a> <span class="preprocessor">#define SCB_ICSR_ISRPREEMPT_Pos            23                                             </span>
<a name="l00447"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gaa966600396290808d596fe96e92ca2b5">00447</a> <span class="preprocessor">#define SCB_ICSR_ISRPREEMPT_Msk            (1UL &lt;&lt; SCB_ICSR_ISRPREEMPT_Pos)               </span>
<a name="l00449"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga10749d92b9b744094b845c2eb46d4319">00449</a> <span class="preprocessor">#define SCB_ICSR_ISRPENDING_Pos            22                                             </span>
<a name="l00450"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga056d74fd538e5d36d3be1f28d399c877">00450</a> <span class="preprocessor">#define SCB_ICSR_ISRPENDING_Msk            (1UL &lt;&lt; SCB_ICSR_ISRPENDING_Pos)               </span>
<a name="l00452"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gada60c92bf88d6fd21a8f49efa4a127b8">00452</a> <span class="preprocessor">#define SCB_ICSR_VECTPENDING_Pos           12                                             </span>
<a name="l00453"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gacb6992e7c7ddc27a370f62878a21ef72">00453</a> <span class="preprocessor">#define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL &lt;&lt; SCB_ICSR_VECTPENDING_Pos)          </span>
<a name="l00455"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga403d154200242629e6d2764bfc12a7ec">00455</a> <span class="preprocessor">#define SCB_ICSR_RETTOBASE_Pos             11                                             </span>
<a name="l00456"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gaca6fc3f79bb550f64fd7df782ed4a5f6">00456</a> <span class="preprocessor">#define SCB_ICSR_RETTOBASE_Msk             (1UL &lt;&lt; SCB_ICSR_RETTOBASE_Pos)                </span>
<a name="l00458"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gae4f602c7c5c895d5fb687b71b0979fc3">00458</a> <span class="preprocessor">#define SCB_ICSR_VECTACTIVE_Pos             0                                             </span>
<a name="l00459"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga5533791a4ecf1b9301c883047b3e8396">00459</a> <span class="preprocessor">#define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL </span><span class="comment">/*&lt;&lt; SCB_ICSR_VECTACTIVE_Pos*/</span>)       
<a name="l00461"></a>00461 <span class="comment">/* SCB Vector Table Offset Register Definitions */</span>
<a name="l00462"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gad9720a44320c053883d03b883b955751">00462</a> <span class="preprocessor">#define SCB_VTOR_TBLBASE_Pos               29                                             </span>
<a name="l00463"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga778dd0ba178466b2a8877a6b8aa345ee">00463</a> <span class="preprocessor">#define SCB_VTOR_TBLBASE_Msk               (1UL &lt;&lt; SCB_VTOR_TBLBASE_Pos)                  </span>
<a name="l00465"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gac6a55451ddd38bffcff5a211d29cea78">00465</a> <span class="preprocessor">#define SCB_VTOR_TBLOFF_Pos                 7                                             </span>
<a name="l00466"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga75e395ed74042923e8c93edf50f0996c">00466</a> <span class="preprocessor">#define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFUL &lt;&lt; SCB_VTOR_TBLOFF_Pos)            </span>
<a name="l00468"></a>00468 <span class="preprocessor"></span><span class="comment">/* SCB Application Interrupt and Reset Control Register Definitions */</span>
<a name="l00469"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gaaa27c0ba600bf82c3da08c748845b640">00469</a> <span class="preprocessor">#define SCB_AIRCR_VECTKEY_Pos              16                                             </span>
<a name="l00470"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga90c7cf0c490e7ae55f9503a7fda1dd22">00470</a> <span class="preprocessor">#define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL &lt;&lt; SCB_AIRCR_VECTKEY_Pos)            </span>
<a name="l00472"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gaec404750ff5ca07f499a3c06b62051ef">00472</a> <span class="preprocessor">#define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             </span>
<a name="l00473"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gabacedaefeefc73d666bbe59ece904493">00473</a> <span class="preprocessor">#define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL &lt;&lt; SCB_AIRCR_VECTKEYSTAT_Pos)        </span>
<a name="l00475"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gad31dec98fbc0d33ace63cb1f1a927923">00475</a> <span class="preprocessor">#define SCB_AIRCR_ENDIANESS_Pos            15                                             </span>
<a name="l00476"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga2f571f93d3d4a6eac9a3040756d3d951">00476</a> <span class="preprocessor">#define SCB_AIRCR_ENDIANESS_Msk            (1UL &lt;&lt; SCB_AIRCR_ENDIANESS_Pos)               </span>
<a name="l00478"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gaca155deccdeca0f2c76b8100d24196c8">00478</a> <span class="preprocessor">#define SCB_AIRCR_PRIGROUP_Pos              8                                             </span>
<a name="l00479"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga8be60fff03f48d0d345868060dc6dae7">00479</a> <span class="preprocessor">#define SCB_AIRCR_PRIGROUP_Msk             (7UL &lt;&lt; SCB_AIRCR_PRIGROUP_Pos)                </span>
<a name="l00481"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gaffb2737eca1eac0fc1c282a76a40953c">00481</a> <span class="preprocessor">#define SCB_AIRCR_SYSRESETREQ_Pos           2                                             </span>
<a name="l00482"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gaae1181119559a5bd36e62afa373fa720">00482</a> <span class="preprocessor">#define SCB_AIRCR_SYSRESETREQ_Msk          (1UL &lt;&lt; SCB_AIRCR_SYSRESETREQ_Pos)             </span>
<a name="l00484"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gaa30a12e892bb696e61626d71359a9029">00484</a> <span class="preprocessor">#define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             </span>
<a name="l00485"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga212c5ab1c1c82c807d30d2307aa8d218">00485</a> <span class="preprocessor">#define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL &lt;&lt; SCB_AIRCR_VECTCLRACTIVE_Pos)           </span>
<a name="l00487"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga0d483d9569cd9d1b46ec0d171b1f18d8">00487</a> <span class="preprocessor">#define SCB_AIRCR_VECTRESET_Pos             0                                             </span>
<a name="l00488"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga3006e31968bb9725e7b4ee0784d99f7f">00488</a> <span class="preprocessor">#define SCB_AIRCR_VECTRESET_Msk            (1UL </span><span class="comment">/*&lt;&lt; SCB_AIRCR_VECTRESET_Pos*/</span>)           
<a name="l00490"></a>00490 <span class="comment">/* SCB System Control Register Definitions */</span>
<a name="l00491"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga3bddcec40aeaf3d3a998446100fa0e44">00491</a> <span class="preprocessor">#define SCB_SCR_SEVONPEND_Pos               4                                             </span>
<a name="l00492"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gafb98656644a14342e467505f69a997c9">00492</a> <span class="preprocessor">#define SCB_SCR_SEVONPEND_Msk              (1UL &lt;&lt; SCB_SCR_SEVONPEND_Pos)                 </span>
<a name="l00494"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gab304f6258ec03bd9a6e7a360515c3cfe">00494</a> <span class="preprocessor">#define SCB_SCR_SLEEPDEEP_Pos               2                                             </span>
<a name="l00495"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga77c06a69c63f4b3f6ec1032e911e18e7">00495</a> <span class="preprocessor">#define SCB_SCR_SLEEPDEEP_Msk              (1UL &lt;&lt; SCB_SCR_SLEEPDEEP_Pos)                 </span>
<a name="l00497"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga3680a15114d7fdc1e25043b881308fe9">00497</a> <span class="preprocessor">#define SCB_SCR_SLEEPONEXIT_Pos             1                                             </span>
<a name="l00498"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga50a243e317b9a70781b02758d45b05ee">00498</a> <span class="preprocessor">#define SCB_SCR_SLEEPONEXIT_Msk            (1UL &lt;&lt; SCB_SCR_SLEEPONEXIT_Pos)               </span>
<a name="l00500"></a>00500 <span class="preprocessor"></span><span class="comment">/* SCB Configuration Control Register Definitions */</span>
<a name="l00501"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gac2d20a250960a432cc74da59d20e2f86">00501</a> <span class="preprocessor">#define SCB_CCR_STKALIGN_Pos                9                                             </span>
<a name="l00502"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga33cf22d3d46af158a03aad25ddea1bcb">00502</a> <span class="preprocessor">#define SCB_CCR_STKALIGN_Msk               (1UL &lt;&lt; SCB_CCR_STKALIGN_Pos)                  </span>
<a name="l00504"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga4010a4f9e2a745af1b58abe1f791ebbf">00504</a> <span class="preprocessor">#define SCB_CCR_BFHFNMIGN_Pos               8                                             </span>
<a name="l00505"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga89a28cc31cfc7d52d9d7a8fcc69c7eac">00505</a> <span class="preprocessor">#define SCB_CCR_BFHFNMIGN_Msk              (1UL &lt;&lt; SCB_CCR_BFHFNMIGN_Pos)                 </span>
<a name="l00507"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gac8d512998bb8cd9333fb7627ddf59bba">00507</a> <span class="preprocessor">#define SCB_CCR_DIV_0_TRP_Pos               4                                             </span>
<a name="l00508"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gabb9aeac71b3abd8586d0297070f61dcb">00508</a> <span class="preprocessor">#define SCB_CCR_DIV_0_TRP_Msk              (1UL &lt;&lt; SCB_CCR_DIV_0_TRP_Pos)                 </span>
<a name="l00510"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gac4e4928b864ea10fc24dbbc57d976229">00510</a> <span class="preprocessor">#define SCB_CCR_UNALIGN_TRP_Pos             3                                             </span>
<a name="l00511"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga68c96ad594af70c007923979085c99e0">00511</a> <span class="preprocessor">#define SCB_CCR_UNALIGN_TRP_Msk            (1UL &lt;&lt; SCB_CCR_UNALIGN_TRP_Pos)               </span>
<a name="l00513"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga789e41f45f59a8cd455fd59fa7652e5e">00513</a> <span class="preprocessor">#define SCB_CCR_USERSETMPEND_Pos            1                                             </span>
<a name="l00514"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga4cf59b6343ca962c80e1885710da90aa">00514</a> <span class="preprocessor">#define SCB_CCR_USERSETMPEND_Msk           (1UL &lt;&lt; SCB_CCR_USERSETMPEND_Pos)              </span>
<a name="l00516"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gab4615f7deb07386350365b10240a3c83">00516</a> <span class="preprocessor">#define SCB_CCR_NONBASETHRDENA_Pos          0                                             </span>
<a name="l00517"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gafe0f6be81b35d72d0736a0a1e3b4fbb3">00517</a> <span class="preprocessor">#define SCB_CCR_NONBASETHRDENA_Msk         (1UL </span><span class="comment">/*&lt;&lt; SCB_CCR_NONBASETHRDENA_Pos*/</span>)        
<a name="l00519"></a>00519 <span class="comment">/* SCB System Handler Control and State Register Definitions */</span>
<a name="l00520"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gae71949507636fda388ec11d5c2d30b52">00520</a> <span class="preprocessor">#define SCB_SHCSR_USGFAULTENA_Pos          18                                             </span>
<a name="l00521"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga056fb6be590857bbc029bed48b21dd79">00521</a> <span class="preprocessor">#define SCB_SHCSR_USGFAULTENA_Msk          (1UL &lt;&lt; SCB_SHCSR_USGFAULTENA_Pos)             </span>
<a name="l00523"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga3d32edbe4a5c0335f808cfc19ec7e844">00523</a> <span class="preprocessor">#define SCB_SHCSR_BUSFAULTENA_Pos          17                                             </span>
<a name="l00524"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga43e8cbe619c9980e0d1aacc85d9b9e47">00524</a> <span class="preprocessor">#define SCB_SHCSR_BUSFAULTENA_Msk          (1UL &lt;&lt; SCB_SHCSR_BUSFAULTENA_Pos)             </span>
<a name="l00526"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga685b4564a8760b4506f14ec4307b7251">00526</a> <span class="preprocessor">#define SCB_SHCSR_MEMFAULTENA_Pos          16                                             </span>
<a name="l00527"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gaf084424fa1f69bea36a1c44899d83d17">00527</a> <span class="preprocessor">#define SCB_SHCSR_MEMFAULTENA_Msk          (1UL &lt;&lt; SCB_SHCSR_MEMFAULTENA_Pos)             </span>
<a name="l00529"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga2f93ec9b243f94cdd3e94b8f0bf43641">00529</a> <span class="preprocessor">#define SCB_SHCSR_SVCALLPENDED_Pos         15                                             </span>
<a name="l00530"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga6095a7acfbad66f52822b1392be88652">00530</a> <span class="preprocessor">#define SCB_SHCSR_SVCALLPENDED_Msk         (1UL &lt;&lt; SCB_SHCSR_SVCALLPENDED_Pos)            </span>
<a name="l00532"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gaa22551e24a72b65f1e817f7ab462203b">00532</a> <span class="preprocessor">#define SCB_SHCSR_BUSFAULTPENDED_Pos       14                                             </span>
<a name="l00533"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga677c23749c4d348f30fb471d1223e783">00533</a> <span class="preprocessor">#define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL &lt;&lt; SCB_SHCSR_BUSFAULTPENDED_Pos)          </span>
<a name="l00535"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gaceb60fe2d8a8cb17fcd1c1f6b5aa924f">00535</a> <span class="preprocessor">#define SCB_SHCSR_MEMFAULTPENDED_Pos       13                                             </span>
<a name="l00536"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga9abc6c2e395f9e5af4ce05fc420fb04c">00536</a> <span class="preprocessor">#define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL &lt;&lt; SCB_SHCSR_MEMFAULTPENDED_Pos)          </span>
<a name="l00538"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga3cf03acf1fdc2edc3b047ddd47ebbf87">00538</a> <span class="preprocessor">#define SCB_SHCSR_USGFAULTPENDED_Pos       12                                             </span>
<a name="l00539"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga122b4f732732010895e438803a29d3cc">00539</a> <span class="preprocessor">#define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL &lt;&lt; SCB_SHCSR_USGFAULTPENDED_Pos)          </span>
<a name="l00541"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gaec9ca3b1213c49e2442373445e1697de">00541</a> <span class="preprocessor">#define SCB_SHCSR_SYSTICKACT_Pos           11                                             </span>
<a name="l00542"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gafef530088dc6d6bfc9f1893d52853684">00542</a> <span class="preprocessor">#define SCB_SHCSR_SYSTICKACT_Msk           (1UL &lt;&lt; SCB_SHCSR_SYSTICKACT_Pos)              </span>
<a name="l00544"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga9b9fa69ce4c5ce7fe0861dbccfb15939">00544</a> <span class="preprocessor">#define SCB_SHCSR_PENDSVACT_Pos            10                                             </span>
<a name="l00545"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gae0e837241a515d4cbadaaae1faa8e039">00545</a> <span class="preprocessor">#define SCB_SHCSR_PENDSVACT_Msk            (1UL &lt;&lt; SCB_SHCSR_PENDSVACT_Pos)               </span>
<a name="l00547"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga8b71cf4c61803752a41c96deb00d26af">00547</a> <span class="preprocessor">#define SCB_SHCSR_MONITORACT_Pos            8                                             </span>
<a name="l00548"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gaad09b4bc36e9bccccc2e110d20b16e1a">00548</a> <span class="preprocessor">#define SCB_SHCSR_MONITORACT_Msk           (1UL &lt;&lt; SCB_SHCSR_MONITORACT_Pos)              </span>
<a name="l00550"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga977f5176be2bc8b123873861b38bc02f">00550</a> <span class="preprocessor">#define SCB_SHCSR_SVCALLACT_Pos             7                                             </span>
<a name="l00551"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga634c0f69a233475289023ae5cb158fdf">00551</a> <span class="preprocessor">#define SCB_SHCSR_SVCALLACT_Msk            (1UL &lt;&lt; SCB_SHCSR_SVCALLACT_Pos)               </span>
<a name="l00553"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gae06f54f5081f01ed3f6824e451ad3656">00553</a> <span class="preprocessor">#define SCB_SHCSR_USGFAULTACT_Pos           3                                             </span>
<a name="l00554"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gab3166103b5a5f7931d0df90949c47dfe">00554</a> <span class="preprocessor">#define SCB_SHCSR_USGFAULTACT_Msk          (1UL &lt;&lt; SCB_SHCSR_USGFAULTACT_Pos)             </span>
<a name="l00556"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gaf272760f2df9ecdd8a5fbbd65c0b767a">00556</a> <span class="preprocessor">#define SCB_SHCSR_BUSFAULTACT_Pos           1                                             </span>
<a name="l00557"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga9d7a8b1054b655ad08d85c3c535d4f73">00557</a> <span class="preprocessor">#define SCB_SHCSR_BUSFAULTACT_Msk          (1UL &lt;&lt; SCB_SHCSR_BUSFAULTACT_Pos)             </span>
<a name="l00559"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga7c856f79a75dcc1d1517b19a67691803">00559</a> <span class="preprocessor">#define SCB_SHCSR_MEMFAULTACT_Pos           0                                             </span>
<a name="l00560"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga9147fd4e1b12394ae26eadf900a023a3">00560</a> <span class="preprocessor">#define SCB_SHCSR_MEMFAULTACT_Msk          (1UL </span><span class="comment">/*&lt;&lt; SCB_SHCSR_MEMFAULTACT_Pos*/</span>)         
<a name="l00562"></a>00562 <span class="comment">/* SCB Configurable Fault Status Registers Definitions */</span>
<a name="l00563"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gac8e4197b295c8560e68e2d71285c7879">00563</a> <span class="preprocessor">#define SCB_CFSR_USGFAULTSR_Pos            16                                             </span>
<a name="l00564"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga565807b1a3f31891f1f967d0fa30d03f">00564</a> <span class="preprocessor">#define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL &lt;&lt; SCB_CFSR_USGFAULTSR_Pos)          </span>
<a name="l00566"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga555a24f4f57d199f91d1d1ab7c8c3c8a">00566</a> <span class="preprocessor">#define SCB_CFSR_BUSFAULTSR_Pos             8                                             </span>
<a name="l00567"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga26dc1ddfdc37a6b92597a6f7e498c1d6">00567</a> <span class="preprocessor">#define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL &lt;&lt; SCB_CFSR_BUSFAULTSR_Pos)            </span>
<a name="l00569"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga91f41491cec5b5acca3fbc94efbd799e">00569</a> <span class="preprocessor">#define SCB_CFSR_MEMFAULTSR_Pos             0                                             </span>
<a name="l00570"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gad46716159a3808c9e7da22067d6bec98">00570</a> <span class="preprocessor">#define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL </span><span class="comment">/*&lt;&lt; SCB_CFSR_MEMFAULTSR_Pos*/</span>)        
<a name="l00572"></a>00572 <span class="comment">/* SCB Hard Fault Status Registers Definitions */</span>
<a name="l00573"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga300c90cfb7b35c82b4d44ad16c757ffb">00573</a> <span class="preprocessor">#define SCB_HFSR_DEBUGEVT_Pos              31                                             </span>
<a name="l00574"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gababd60e94756bb33929d5e6f25d8dba3">00574</a> <span class="preprocessor">#define SCB_HFSR_DEBUGEVT_Msk              (1UL &lt;&lt; SCB_HFSR_DEBUGEVT_Pos)                 </span>
<a name="l00576"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gab361e54183a378474cb419ae2a55d6f4">00576</a> <span class="preprocessor">#define SCB_HFSR_FORCED_Pos                30                                             </span>
<a name="l00577"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga6560d97ed043bc01152a7247bafa3157">00577</a> <span class="preprocessor">#define SCB_HFSR_FORCED_Msk                (1UL &lt;&lt; SCB_HFSR_FORCED_Pos)                   </span>
<a name="l00579"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga77993da8de35adea7bda6a4475f036ab">00579</a> <span class="preprocessor">#define SCB_HFSR_VECTTBL_Pos                1                                             </span>
<a name="l00580"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gaac5e289211d0a63fe879a9691cb9e1a9">00580</a> <span class="preprocessor">#define SCB_HFSR_VECTTBL_Msk               (1UL &lt;&lt; SCB_HFSR_VECTTBL_Pos)                  </span>
<a name="l00582"></a>00582 <span class="preprocessor"></span><span class="comment">/* SCB Debug Fault Status Register Definitions */</span>
<a name="l00583"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga13f502fb5ac673df9c287488c40b0c1d">00583</a> <span class="preprocessor">#define SCB_DFSR_EXTERNAL_Pos               4                                             </span>
<a name="l00584"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga3cba2ec1f588ce0b10b191d6b0d23399">00584</a> <span class="preprocessor">#define SCB_DFSR_EXTERNAL_Msk              (1UL &lt;&lt; SCB_DFSR_EXTERNAL_Pos)                 </span>
<a name="l00586"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gad02d3eaf062ac184c18a7889c9b6de57">00586</a> <span class="preprocessor">#define SCB_DFSR_VCATCH_Pos                 3                                             </span>
<a name="l00587"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gacbb931575c07b324ec793775b7c44d05">00587</a> <span class="preprocessor">#define SCB_DFSR_VCATCH_Msk                (1UL &lt;&lt; SCB_DFSR_VCATCH_Pos)                   </span>
<a name="l00589"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gaccf82364c6d0ed7206f1084277b7cc61">00589</a> <span class="preprocessor">#define SCB_DFSR_DWTTRAP_Pos                2                                             </span>
<a name="l00590"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga3f7384b8a761704655fd45396a305663">00590</a> <span class="preprocessor">#define SCB_DFSR_DWTTRAP_Msk               (1UL &lt;&lt; SCB_DFSR_DWTTRAP_Pos)                  </span>
<a name="l00592"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gaf28fdce48655f0dcefb383aebf26b050">00592</a> <span class="preprocessor">#define SCB_DFSR_BKPT_Pos                   1                                             </span>
<a name="l00593"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga609edf8f50bc49adb51ae28bcecefe1f">00593</a> <span class="preprocessor">#define SCB_DFSR_BKPT_Msk                  (1UL &lt;&lt; SCB_DFSR_BKPT_Pos)                     </span>
<a name="l00595"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gaef4ec28427f9f88ac70a13ae4e541378">00595</a> <span class="preprocessor">#define SCB_DFSR_HALTED_Pos                 0                                             </span>
<a name="l00596"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga200bcf918d57443b5e29e8ce552e4bdf">00596</a> <span class="preprocessor">#define SCB_DFSR_HALTED_Msk                (1UL </span><span class="comment">/*&lt;&lt; SCB_DFSR_HALTED_Pos*/</span>)               
<a name="l00598"></a>00598 
<a name="l00609"></a>00609 typedef struct
<a name="l00610"></a>00610 {
<a name="l00611"></a>00611        uint32_t RESERVED0[1];
<a name="l00612"></a>00612   <a class="code" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t ICTR;                    
<a name="l00613"></a>00613        uint32_t RESERVED1[1];
<a name="l00614"></a>00614 } <a class="code" href="struct_s_cn_s_c_b___type.html" title="Structure type to access the System Control and ID Register not in the SCB.">SCnSCB_Type</a>;
<a name="l00615"></a>00615 
<a name="l00616"></a>00616 <span class="comment">/* Interrupt Controller Type Register Definitions */</span>
<a name="l00617"></a><a class="code" href="group___c_m_s_i_s___s_cn_s_c_b.html#ga0777ddf379af50f9ca41d40573bfffc5">00617</a> <span class="preprocessor">#define SCnSCB_ICTR_INTLINESNUM_Pos         0                                          </span>
<a name="l00618"></a><a class="code" href="group___c_m_s_i_s___s_cn_s_c_b.html#ga3efa0f5210051464e1034b19fc7b33c7">00618</a> <span class="preprocessor">#define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL </span><span class="comment">/*&lt;&lt; SCnSCB_ICTR_INTLINESNUM_Pos*/</span>)  
<a name="l00620"></a>00620 
<a name="l00631"></a>00631 typedef struct
<a name="l00632"></a>00632 {
<a name="l00633"></a>00633   <a class="code" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CTRL;                    
<a name="l00634"></a>00634   <a class="code" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LOAD;                    
<a name="l00635"></a>00635   <a class="code" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VAL;                     
<a name="l00636"></a>00636   <a class="code" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t CALIB;                   
<a name="l00637"></a>00637 } <a class="code" href="struct_sys_tick___type.html" title="Structure type to access the System Timer (SysTick).">SysTick_Type</a>;
<a name="l00638"></a>00638 
<a name="l00639"></a>00639 <span class="comment">/* SysTick Control / Status Register Definitions */</span>
<a name="l00640"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#gadbb65d4a815759649db41df216ed4d60">00640</a> <span class="preprocessor">#define SysTick_CTRL_COUNTFLAG_Pos         16                                             </span>
<a name="l00641"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#ga1bf3033ecccf200f59baefe15dbb367c">00641</a> <span class="preprocessor">#define SysTick_CTRL_COUNTFLAG_Msk         (1UL &lt;&lt; SysTick_CTRL_COUNTFLAG_Pos)            </span>
<a name="l00643"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#ga24fbc69a5f0b78d67fda2300257baff1">00643</a> <span class="preprocessor">#define SysTick_CTRL_CLKSOURCE_Pos          2                                             </span>
<a name="l00644"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#gaa41d06039797423a46596bd313d57373">00644</a> <span class="preprocessor">#define SysTick_CTRL_CLKSOURCE_Msk         (1UL &lt;&lt; SysTick_CTRL_CLKSOURCE_Pos)            </span>
<a name="l00646"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#ga88f45bbb89ce8df3cd2b2613c7b48214">00646</a> <span class="preprocessor">#define SysTick_CTRL_TICKINT_Pos            1                                             </span>
<a name="l00647"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#ga95bb984266ca764024836a870238a027">00647</a> <span class="preprocessor">#define SysTick_CTRL_TICKINT_Msk           (1UL &lt;&lt; SysTick_CTRL_TICKINT_Pos)              </span>
<a name="l00649"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#ga0b48cc1e36d92a92e4bf632890314810">00649</a> <span class="preprocessor">#define SysTick_CTRL_ENABLE_Pos             0                                             </span>
<a name="l00650"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#ga16c9fee0ed0235524bdeb38af328fd1f">00650</a> <span class="preprocessor">#define SysTick_CTRL_ENABLE_Msk            (1UL </span><span class="comment">/*&lt;&lt; SysTick_CTRL_ENABLE_Pos*/</span>)           
<a name="l00652"></a>00652 <span class="comment">/* SysTick Reload Register Definitions */</span>
<a name="l00653"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#gaf44d10df359dc5bf5752b0894ae3bad2">00653</a> <span class="preprocessor">#define SysTick_LOAD_RELOAD_Pos             0                                             </span>
<a name="l00654"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#ga265912a7962f0e1abd170336e579b1b1">00654</a> <span class="preprocessor">#define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL </span><span class="comment">/*&lt;&lt; SysTick_LOAD_RELOAD_Pos*/</span>)    
<a name="l00656"></a>00656 <span class="comment">/* SysTick Current Register Definitions */</span>
<a name="l00657"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#ga3208104c3b019b5de35ae8c21d5c34dd">00657</a> <span class="preprocessor">#define SysTick_VAL_CURRENT_Pos             0                                             </span>
<a name="l00658"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#gafc77b56d568930b49a2474debc75ab45">00658</a> <span class="preprocessor">#define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL </span><span class="comment">/*&lt;&lt; SysTick_VAL_CURRENT_Pos*/</span>)    
<a name="l00660"></a>00660 <span class="comment">/* SysTick Calibration Register Definitions */</span>
<a name="l00661"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#ga534dbe414e7a46a6ce4c1eca1fbff409">00661</a> <span class="preprocessor">#define SysTick_CALIB_NOREF_Pos            31                                             </span>
<a name="l00662"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#ga3af0d891fdd99bcc8d8912d37830edb6">00662</a> <span class="preprocessor">#define SysTick_CALIB_NOREF_Msk            (1UL &lt;&lt; SysTick_CALIB_NOREF_Pos)               </span>
<a name="l00664"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#gadd0c9cd6641b9f6a0c618e7982954860">00664</a> <span class="preprocessor">#define SysTick_CALIB_SKEW_Pos             30                                             </span>
<a name="l00665"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#ga8a6a85a87334776f33d77fd147587431">00665</a> <span class="preprocessor">#define SysTick_CALIB_SKEW_Msk             (1UL &lt;&lt; SysTick_CALIB_SKEW_Pos)                </span>
<a name="l00667"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#gacae558f6e75a0bed5d826f606d8e695e">00667</a> <span class="preprocessor">#define SysTick_CALIB_TENMS_Pos             0                                             </span>
<a name="l00668"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#gaf1e68865c5aece2ad58971225bd3e95e">00668</a> <span class="preprocessor">#define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL </span><span class="comment">/*&lt;&lt; SysTick_CALIB_TENMS_Pos*/</span>)    
<a name="l00670"></a>00670 
<a name="l00681"></a>00681 typedef struct
<a name="l00682"></a>00682 {
<a name="l00683"></a>00683   <a class="code" href="core__sc300_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  <span class="keyword">union</span>
<a name="l00684"></a>00684   {
<a name="l00685"></a>00685     <a class="code" href="core__sc300_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t    u8;                  
<a name="l00686"></a>00686     <a class="code" href="core__sc300_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint16_t   u16;                 
<a name="l00687"></a>00687     <a class="code" href="core__sc300_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t   u32;                 
<a name="l00688"></a>00688   }  <a class="code" href="group___s_a_m_r21_e16_a__base.html#ga614217d263be1fb1a5f76e2ff7be19a2" title="(PORT) APB Base Address">PORT</a> [32];                          
<a name="l00689"></a>00689        uint32_t RESERVED0[864];
<a name="l00690"></a>00690   <a class="code" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TER;                     
<a name="l00691"></a>00691        uint32_t RESERVED1[15];
<a name="l00692"></a>00692   <a class="code" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TPR;                     
<a name="l00693"></a>00693        uint32_t RESERVED2[15];
<a name="l00694"></a>00694   <a class="code" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TCR;                     
<a name="l00695"></a>00695        uint32_t RESERVED3[29];
<a name="l00696"></a>00696   <a class="code" href="core__sc300_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t IWR;                     
<a name="l00697"></a>00697   <a class="code" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t IRR;                     
<a name="l00698"></a>00698   <a class="code" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IMCR;                    
<a name="l00699"></a>00699        uint32_t RESERVED4[43];
<a name="l00700"></a>00700   <a class="code" href="core__sc300_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t LAR;                     
<a name="l00701"></a>00701   <a class="code" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t LSR;                     
<a name="l00702"></a>00702        uint32_t RESERVED5[6];
<a name="l00703"></a>00703   <a class="code" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t PID4;                    
<a name="l00704"></a>00704   <a class="code" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t PID5;                    
<a name="l00705"></a>00705   <a class="code" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t PID6;                    
<a name="l00706"></a>00706   <a class="code" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t PID7;                    
<a name="l00707"></a>00707   <a class="code" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t PID0;                    
<a name="l00708"></a>00708   <a class="code" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t PID1;                    
<a name="l00709"></a>00709   <a class="code" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t PID2;                    
<a name="l00710"></a>00710   <a class="code" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t PID3;                    
<a name="l00711"></a>00711   <a class="code" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t CID0;                    
<a name="l00712"></a>00712   <a class="code" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t CID1;                    
<a name="l00713"></a>00713   <a class="code" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t CID2;                    
<a name="l00714"></a>00714   <a class="code" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t CID3;                    
<a name="l00715"></a>00715 } <a class="code" href="struct_i_t_m___type.html" title="Structure type to access the Instrumentation Trace Macrocell Register (ITM).">ITM_Type</a>;
<a name="l00716"></a>00716 
<a name="l00717"></a>00717 <span class="comment">/* ITM Trace Privilege Register Definitions */</span>
<a name="l00718"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#ga7abe5e590d1611599df87a1884a352e8">00718</a> <span class="preprocessor">#define ITM_TPR_PRIVMASK_Pos                0                                             </span>
<a name="l00719"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#ga168e089d882df325a387aab3a802a46b">00719</a> <span class="preprocessor">#define ITM_TPR_PRIVMASK_Msk               (0xFUL </span><span class="comment">/*&lt;&lt; ITM_TPR_PRIVMASK_Pos*/</span>)            
<a name="l00721"></a>00721 <span class="comment">/* ITM Trace Control Register Definitions */</span>
<a name="l00722"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#ga9174ad4a36052c377cef4e6aba2ed484">00722</a> <span class="preprocessor">#define ITM_TCR_BUSY_Pos                   23                                             </span>
<a name="l00723"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#ga43ad7cf33de12f2ef3a412d4f354c60f">00723</a> <span class="preprocessor">#define ITM_TCR_BUSY_Msk                   (1UL &lt;&lt; ITM_TCR_BUSY_Pos)                      </span>
<a name="l00725"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#gaca0281de867f33114aac0636f7ce65d3">00725</a> <span class="preprocessor">#define ITM_TCR_TraceBusID_Pos             16                                             </span>
<a name="l00726"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#ga60c20bd9649d1da5a2be8e656ba19a60">00726</a> <span class="preprocessor">#define ITM_TCR_TraceBusID_Msk             (0x7FUL &lt;&lt; ITM_TCR_TraceBusID_Pos)             </span>
<a name="l00728"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#ga96c7c7cbc0d98426c408090b41f583f1">00728</a> <span class="preprocessor">#define ITM_TCR_GTSFREQ_Pos                10                                             </span>
<a name="l00729"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#gade862cf009827f7f6748fc44c541b067">00729</a> <span class="preprocessor">#define ITM_TCR_GTSFREQ_Msk                (3UL &lt;&lt; ITM_TCR_GTSFREQ_Pos)                   </span>
<a name="l00731"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#gad7bc9ee1732032c6e0de035f0978e473">00731</a> <span class="preprocessor">#define ITM_TCR_TSPrescale_Pos              8                                             </span>
<a name="l00732"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#ga7a723f71bfb0204c264d8dbe8cc7ae52">00732</a> <span class="preprocessor">#define ITM_TCR_TSPrescale_Msk             (3UL &lt;&lt; ITM_TCR_TSPrescale_Pos)                </span>
<a name="l00734"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#ga7a380f0c8078f6560051406583ecd6a5">00734</a> <span class="preprocessor">#define ITM_TCR_SWOENA_Pos                  4                                             </span>
<a name="l00735"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#ga97476cb65bab16a328b35f81fd02010a">00735</a> <span class="preprocessor">#define ITM_TCR_SWOENA_Msk                 (1UL &lt;&lt; ITM_TCR_SWOENA_Pos)                    </span>
<a name="l00737"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#ga30e83ebb33aa766070fe3d1f27ae820e">00737</a> <span class="preprocessor">#define ITM_TCR_DWTENA_Pos                  3                                             </span>
<a name="l00738"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#ga98ea1c596d43d3633a202f9ee746cf70">00738</a> <span class="preprocessor">#define ITM_TCR_DWTENA_Msk                 (1UL &lt;&lt; ITM_TCR_DWTENA_Pos)                    </span>
<a name="l00740"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#gaa93a1147a39fc63980d299231252a30e">00740</a> <span class="preprocessor">#define ITM_TCR_SYNCENA_Pos                 2                                             </span>
<a name="l00741"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#gac89b74a78701c25b442105d7fe2bbefb">00741</a> <span class="preprocessor">#define ITM_TCR_SYNCENA_Msk                (1UL &lt;&lt; ITM_TCR_SYNCENA_Pos)                   </span>
<a name="l00743"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#ga5aa381845f810114ab519b90753922a1">00743</a> <span class="preprocessor">#define ITM_TCR_TSENA_Pos                   1                                             </span>
<a name="l00744"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#ga436b2e8fa24328f48f2da31c00fc9e65">00744</a> <span class="preprocessor">#define ITM_TCR_TSENA_Msk                  (1UL &lt;&lt; ITM_TCR_TSENA_Pos)                     </span>
<a name="l00746"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#ga3286b86004bce7ffe17ee269f87f8d9d">00746</a> <span class="preprocessor">#define ITM_TCR_ITMENA_Pos                  0                                             </span>
<a name="l00747"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#ga7dd53e3bff24ac09d94e61cb595cb2d9">00747</a> <span class="preprocessor">#define ITM_TCR_ITMENA_Msk                 (1UL </span><span class="comment">/*&lt;&lt; ITM_TCR_ITMENA_Pos*/</span>)                
<a name="l00749"></a>00749 <span class="comment">/* ITM Integration Write Register Definitions */</span>
<a name="l00750"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#ga04d3f842ad48f6a9127b4cecc963e1d7">00750</a> <span class="preprocessor">#define ITM_IWR_ATVALIDM_Pos                0                                             </span>
<a name="l00751"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#ga67b969f8f04ed15886727788f0e2ffd7">00751</a> <span class="preprocessor">#define ITM_IWR_ATVALIDM_Msk               (1UL </span><span class="comment">/*&lt;&lt; ITM_IWR_ATVALIDM_Pos*/</span>)              
<a name="l00753"></a>00753 <span class="comment">/* ITM Integration Read Register Definitions */</span>
<a name="l00754"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#ga259edfd1d2e877a62e06d7a240df97f4">00754</a> <span class="preprocessor">#define ITM_IRR_ATREADYM_Pos                0                                             </span>
<a name="l00755"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#ga3dbc3e15f5bde2669cd8121a1fe419b9">00755</a> <span class="preprocessor">#define ITM_IRR_ATREADYM_Msk               (1UL </span><span class="comment">/*&lt;&lt; ITM_IRR_ATREADYM_Pos*/</span>)              
<a name="l00757"></a>00757 <span class="comment">/* ITM Integration Mode Control Register Definitions */</span>
<a name="l00758"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#ga08de02bf32caf48aaa29f7c68ff5d755">00758</a> <span class="preprocessor">#define ITM_IMCR_INTEGRATION_Pos            0                                             </span>
<a name="l00759"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#ga8838bd3dd04c1a6be97cd946364a3fd2">00759</a> <span class="preprocessor">#define ITM_IMCR_INTEGRATION_Msk           (1UL </span><span class="comment">/*&lt;&lt; ITM_IMCR_INTEGRATION_Pos*/</span>)          
<a name="l00761"></a>00761 <span class="comment">/* ITM Lock Status Register Definitions */</span>
<a name="l00762"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#gabfae3e570edc8759597311ed6dfb478e">00762</a> <span class="preprocessor">#define ITM_LSR_ByteAcc_Pos                 2                                             </span>
<a name="l00763"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#ga91f492b2891bb8b7eac5b58de7b220f4">00763</a> <span class="preprocessor">#define ITM_LSR_ByteAcc_Msk                (1UL &lt;&lt; ITM_LSR_ByteAcc_Pos)                   </span>
<a name="l00765"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#ga144a49e12b83ad9809fdd2769094fdc0">00765</a> <span class="preprocessor">#define ITM_LSR_Access_Pos                  1                                             </span>
<a name="l00766"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#gac8ae69f11c0311da226c0c8ec40b3d37">00766</a> <span class="preprocessor">#define ITM_LSR_Access_Msk                 (1UL &lt;&lt; ITM_LSR_Access_Pos)                    </span>
<a name="l00768"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#gaf5740689cf14564d3f3fd91299b6c88d">00768</a> <span class="preprocessor">#define ITM_LSR_Present_Pos                 0                                             </span>
<a name="l00769"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#gaa5bc2a7f5f1d69ff819531f5508bb017">00769</a> <span class="preprocessor">#define ITM_LSR_Present_Msk                (1UL </span><span class="comment">/*&lt;&lt; ITM_LSR_Present_Pos*/</span>)               
<a name="l00771"></a>00771  <span class="comment">/* end of group CMSIS_ITM */</span>
<a name="l00772"></a>00772 
<a name="l00773"></a>00773 
<a name="l00782"></a>00782 <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00783"></a>00783 {
<a name="l00784"></a>00784   <a class="code" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CTRL;                    
<a name="l00785"></a>00785   <a class="code" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CYCCNT;                  
<a name="l00786"></a>00786   <a class="code" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CPICNT;                  
<a name="l00787"></a>00787   <a class="code" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EXCCNT;                  
<a name="l00788"></a>00788   <a class="code" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SLEEPCNT;                
<a name="l00789"></a>00789   <a class="code" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LSUCNT;                  
<a name="l00790"></a>00790   <a class="code" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FOLDCNT;                 
<a name="l00791"></a>00791   <a class="code" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t PCSR;                    
<a name="l00792"></a>00792   <a class="code" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t COMP0;                   
<a name="l00793"></a>00793   <a class="code" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MASK0;                   
<a name="l00794"></a>00794   <a class="code" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FUNCTION0;               
<a name="l00795"></a>00795        uint32_t RESERVED0[1];
<a name="l00796"></a>00796   <a class="code" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t COMP1;                   
<a name="l00797"></a>00797   <a class="code" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MASK1;                   
<a name="l00798"></a>00798   <a class="code" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FUNCTION1;               
<a name="l00799"></a>00799        uint32_t RESERVED1[1];
<a name="l00800"></a>00800   <a class="code" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t COMP2;                   
<a name="l00801"></a>00801   <a class="code" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MASK2;                   
<a name="l00802"></a>00802   <a class="code" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FUNCTION2;               
<a name="l00803"></a>00803        uint32_t RESERVED2[1];
<a name="l00804"></a>00804   <a class="code" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t COMP3;                   
<a name="l00805"></a>00805   <a class="code" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MASK3;                   
<a name="l00806"></a>00806   <a class="code" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FUNCTION3;               
<a name="l00807"></a>00807 } <a class="code" href="struct_d_w_t___type.html" title="Structure type to access the Data Watchpoint and Trace Register (DWT).">DWT_Type</a>;
<a name="l00808"></a>00808 
<a name="l00809"></a>00809 <span class="comment">/* DWT Control Register Definitions */</span>
<a name="l00810"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#gaac44b9b7d5391a7ffef129b7f6c84cd7">00810</a> <span class="preprocessor">#define DWT_CTRL_NUMCOMP_Pos               28                                          </span>
<a name="l00811"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#gaa3d37d68c2ba73f2026265584c2815e7">00811</a> <span class="preprocessor">#define DWT_CTRL_NUMCOMP_Msk               (0xFUL &lt;&lt; DWT_CTRL_NUMCOMP_Pos)             </span>
<a name="l00813"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#gaa82840323a2628e7f4a2b09b74fa73fd">00813</a> <span class="preprocessor">#define DWT_CTRL_NOTRCPKT_Pos              27                                          </span>
<a name="l00814"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga04d8bb0a065ca38e2e5f13a97e1f7073">00814</a> <span class="preprocessor">#define DWT_CTRL_NOTRCPKT_Msk              (0x1UL &lt;&lt; DWT_CTRL_NOTRCPKT_Pos)            </span>
<a name="l00816"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#gad997b9026715d5609b5a3b144eca42d0">00816</a> <span class="preprocessor">#define DWT_CTRL_NOEXTTRIG_Pos             26                                          </span>
<a name="l00817"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#gacc7d15edf7a27147c422099ab475953e">00817</a> <span class="preprocessor">#define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL &lt;&lt; DWT_CTRL_NOEXTTRIG_Pos)           </span>
<a name="l00819"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga337f6167d960f57f12aa382ffecce522">00819</a> <span class="preprocessor">#define DWT_CTRL_NOCYCCNT_Pos              25                                          </span>
<a name="l00820"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#gaf40c8d7a4fd978034c137e90f714c143">00820</a> <span class="preprocessor">#define DWT_CTRL_NOCYCCNT_Msk              (0x1UL &lt;&lt; DWT_CTRL_NOCYCCNT_Pos)            </span>
<a name="l00822"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#gad52a0e5be84363ab166cc17beca0d048">00822</a> <span class="preprocessor">#define DWT_CTRL_NOPRFCNT_Pos              24                                          </span>
<a name="l00823"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#gafd8448d7db4bc51f27f202e6e1f27823">00823</a> <span class="preprocessor">#define DWT_CTRL_NOPRFCNT_Msk              (0x1UL &lt;&lt; DWT_CTRL_NOPRFCNT_Pos)            </span>
<a name="l00825"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga0cb0640aaeb18a626d7823570d5c3cb6">00825</a> <span class="preprocessor">#define DWT_CTRL_CYCEVTENA_Pos             22                                          </span>
<a name="l00826"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga40554bd81460e39abf08810f45fac1a2">00826</a> <span class="preprocessor">#define DWT_CTRL_CYCEVTENA_Msk             (0x1UL &lt;&lt; DWT_CTRL_CYCEVTENA_Pos)           </span>
<a name="l00828"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga5602b0707f446ce78d88ff2a3a82bfff">00828</a> <span class="preprocessor">#define DWT_CTRL_FOLDEVTENA_Pos            21                                          </span>
<a name="l00829"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga717e679d775562ae09185a3776b1582f">00829</a> <span class="preprocessor">#define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL &lt;&lt; DWT_CTRL_FOLDEVTENA_Pos)          </span>
<a name="l00831"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#gaea5d1ee72188dc1d57b54c60a9f5233e">00831</a> <span class="preprocessor">#define DWT_CTRL_LSUEVTENA_Pos             20                                          </span>
<a name="l00832"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#gac47427f455fbc29d4b6f8a479169f2b2">00832</a> <span class="preprocessor">#define DWT_CTRL_LSUEVTENA_Msk             (0x1UL &lt;&lt; DWT_CTRL_LSUEVTENA_Pos)           </span>
<a name="l00834"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga9c6d62d121164013a8e3ee372f17f3e5">00834</a> <span class="preprocessor">#define DWT_CTRL_SLEEPEVTENA_Pos           19                                          </span>
<a name="l00835"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga2f431b3734fb840daf5b361034856da9">00835</a> <span class="preprocessor">#define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL &lt;&lt; DWT_CTRL_SLEEPEVTENA_Pos)         </span>
<a name="l00837"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#gaf4e73f548ae3e945ef8b1d9ff1281544">00837</a> <span class="preprocessor">#define DWT_CTRL_EXCEVTENA_Pos             18                                          </span>
<a name="l00838"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#gab7ee0def33423b5859ca4030dff63b58">00838</a> <span class="preprocessor">#define DWT_CTRL_EXCEVTENA_Msk             (0x1UL &lt;&lt; DWT_CTRL_EXCEVTENA_Pos)           </span>
<a name="l00840"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga9fff0b71fb0be1499f5180c6bce1fc8f">00840</a> <span class="preprocessor">#define DWT_CTRL_CPIEVTENA_Pos             17                                          </span>
<a name="l00841"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga189089c30aade60b983df17ad2412f6f">00841</a> <span class="preprocessor">#define DWT_CTRL_CPIEVTENA_Msk             (0x1UL &lt;&lt; DWT_CTRL_CPIEVTENA_Pos)           </span>
<a name="l00843"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga05f13b547a9a1e63e003ee0bc6446d0d">00843</a> <span class="preprocessor">#define DWT_CTRL_EXCTRCENA_Pos             16                                          </span>
<a name="l00844"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#gaf4fbb509ab3cbb768f16484c660a24c3">00844</a> <span class="preprocessor">#define DWT_CTRL_EXCTRCENA_Msk             (0x1UL &lt;&lt; DWT_CTRL_EXCTRCENA_Pos)           </span>
<a name="l00846"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga1e14afc7790fcb424fcf619e192554c9">00846</a> <span class="preprocessor">#define DWT_CTRL_PCSAMPLENA_Pos            12                                          </span>
<a name="l00847"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#gafdcf1c86f43fbeaf2780ce797c9ef3d6">00847</a> <span class="preprocessor">#define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL &lt;&lt; DWT_CTRL_PCSAMPLENA_Pos)          </span>
<a name="l00849"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga678ef08786edcbef964479217efb9284">00849</a> <span class="preprocessor">#define DWT_CTRL_SYNCTAP_Pos               10                                          </span>
<a name="l00850"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#gaf1e6c3729d56ecadeb6eeff4d225968c">00850</a> <span class="preprocessor">#define DWT_CTRL_SYNCTAP_Msk               (0x3UL &lt;&lt; DWT_CTRL_SYNCTAP_Pos)             </span>
<a name="l00852"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#gaf70b80936c7db60bf84fb6dadb8a3559">00852</a> <span class="preprocessor">#define DWT_CTRL_CYCTAP_Pos                 9                                          </span>
<a name="l00853"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga6c12e2868b8989a69445646698b8c331">00853</a> <span class="preprocessor">#define DWT_CTRL_CYCTAP_Msk                (0x1UL &lt;&lt; DWT_CTRL_CYCTAP_Pos)              </span>
<a name="l00855"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga2868c0b28eb13be930afb819f55f6f25">00855</a> <span class="preprocessor">#define DWT_CTRL_POSTINIT_Pos               5                                          </span>
<a name="l00856"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#gab8cbbee1e1d94d09f9a1f86379a08ee8">00856</a> <span class="preprocessor">#define DWT_CTRL_POSTINIT_Msk              (0xFUL &lt;&lt; DWT_CTRL_POSTINIT_Pos)            </span>
<a name="l00858"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga129bc152febfddd67a0c20c6814cba69">00858</a> <span class="preprocessor">#define DWT_CTRL_POSTPRESET_Pos             1                                          </span>
<a name="l00859"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga11d9e1e2a758fdd2657aa68ce61b9c9d">00859</a> <span class="preprocessor">#define DWT_CTRL_POSTPRESET_Msk            (0xFUL &lt;&lt; DWT_CTRL_POSTPRESET_Pos)          </span>
<a name="l00861"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#gaa4509f5f8514a7200be61691f0e01f10">00861</a> <span class="preprocessor">#define DWT_CTRL_CYCCNTENA_Pos              0                                          </span>
<a name="l00862"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga4a9d209dc2a81ea6bfa0ea21331769d3">00862</a> <span class="preprocessor">#define DWT_CTRL_CYCCNTENA_Msk             (0x1UL </span><span class="comment">/*&lt;&lt; DWT_CTRL_CYCCNTENA_Pos*/</span>)       
<a name="l00864"></a>00864 <span class="comment">/* DWT CPI Count Register Definitions */</span>
<a name="l00865"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga80e9ad8f6a9e2344af8a3cf989bebe3d">00865</a> <span class="preprocessor">#define DWT_CPICNT_CPICNT_Pos               0                                          </span>
<a name="l00866"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga76f39e7bca3fa86a4dbf7b8f6adb7217">00866</a> <span class="preprocessor">#define DWT_CPICNT_CPICNT_Msk              (0xFFUL </span><span class="comment">/*&lt;&lt; DWT_CPICNT_CPICNT_Pos*/</span>)       
<a name="l00868"></a>00868 <span class="comment">/* DWT Exception Overhead Count Register Definitions */</span>
<a name="l00869"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga031c693654030d4cba398b45d2925b1d">00869</a> <span class="preprocessor">#define DWT_EXCCNT_EXCCNT_Pos               0                                          </span>
<a name="l00870"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga057fa604a107b58a198bbbadb47e69c9">00870</a> <span class="preprocessor">#define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL </span><span class="comment">/*&lt;&lt; DWT_EXCCNT_EXCCNT_Pos*/</span>)       
<a name="l00872"></a>00872 <span class="comment">/* DWT Sleep Count Register Definitions */</span>
<a name="l00873"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga0371a84a7996dc5852c56afb2676ba1c">00873</a> <span class="preprocessor">#define DWT_SLEEPCNT_SLEEPCNT_Pos           0                                          </span>
<a name="l00874"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga1e340751d71413fef400a0a1d76cc828">00874</a> <span class="preprocessor">#define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL </span><span class="comment">/*&lt;&lt; DWT_SLEEPCNT_SLEEPCNT_Pos*/</span>)   
<a name="l00876"></a>00876 <span class="comment">/* DWT LSU Count Register Definitions */</span>
<a name="l00877"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#gab9394c7911b0b4312a096dad91d53a3d">00877</a> <span class="preprocessor">#define DWT_LSUCNT_LSUCNT_Pos               0                                          </span>
<a name="l00878"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga2186d7fc9317e20bad61336ee2925615">00878</a> <span class="preprocessor">#define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL </span><span class="comment">/*&lt;&lt; DWT_LSUCNT_LSUCNT_Pos*/</span>)       
<a name="l00880"></a>00880 <span class="comment">/* DWT Folded-instruction Count Register Definitions */</span>
<a name="l00881"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga7f8af5ac12d178ba31a516f6ed141455">00881</a> <span class="preprocessor">#define DWT_FOLDCNT_FOLDCNT_Pos             0                                          </span>
<a name="l00882"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga9cb73d0342d38b14e41027d3c5c02647">00882</a> <span class="preprocessor">#define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL </span><span class="comment">/*&lt;&lt; DWT_FOLDCNT_FOLDCNT_Pos*/</span>)     
<a name="l00884"></a>00884 <span class="comment">/* DWT Comparator Mask Register Definitions */</span>
<a name="l00885"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#gaf798ae34e2b9280ea64f4d9920cd2e7d">00885</a> <span class="preprocessor">#define DWT_MASK_MASK_Pos                   0                                          </span>
<a name="l00886"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#gadd798deb0f1312feab4fb05dcddc229b">00886</a> <span class="preprocessor">#define DWT_MASK_MASK_Msk                  (0x1FUL </span><span class="comment">/*&lt;&lt; DWT_MASK_MASK_Pos*/</span>)           
<a name="l00888"></a>00888 <span class="comment">/* DWT Comparator Function Register Definitions */</span>
<a name="l00889"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga22c5787493f74a6bacf6ffb103a190ba">00889</a> <span class="preprocessor">#define DWT_FUNCTION_MATCHED_Pos           24                                          </span>
<a name="l00890"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#gac8b1a655947490280709037808eec8ac">00890</a> <span class="preprocessor">#define DWT_FUNCTION_MATCHED_Msk           (0x1UL &lt;&lt; DWT_FUNCTION_MATCHED_Pos)         </span>
<a name="l00892"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga8b75e8ab3ffd5ea2fa762d028dc30e8c">00892</a> <span class="preprocessor">#define DWT_FUNCTION_DATAVADDR1_Pos        16                                          </span>
<a name="l00893"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#gafdbf5a8c367befe8661a4f6945c83445">00893</a> <span class="preprocessor">#define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL &lt;&lt; DWT_FUNCTION_DATAVADDR1_Pos)      </span>
<a name="l00895"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga9854cd8bf16f7dce0fb196a8029b018e">00895</a> <span class="preprocessor">#define DWT_FUNCTION_DATAVADDR0_Pos        12                                          </span>
<a name="l00896"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#gafc5efbe8f9b51e04aecd00c8a4eb50fb">00896</a> <span class="preprocessor">#define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL &lt;&lt; DWT_FUNCTION_DATAVADDR0_Pos)      </span>
<a name="l00898"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga0517a186d4d448aa6416440f40fe7a4d">00898</a> <span class="preprocessor">#define DWT_FUNCTION_DATAVSIZE_Pos         10                                          </span>
<a name="l00899"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#gaab42cbc1e6084c44d5de70971613ea76">00899</a> <span class="preprocessor">#define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL &lt;&lt; DWT_FUNCTION_DATAVSIZE_Pos)       </span>
<a name="l00901"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga89d7c48858b4d4de96cdadfac91856a1">00901</a> <span class="preprocessor">#define DWT_FUNCTION_LNK1ENA_Pos            9                                          </span>
<a name="l00902"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga64bd419260c3337cacf93607d1ad27ac">00902</a> <span class="preprocessor">#define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL &lt;&lt; DWT_FUNCTION_LNK1ENA_Pos)         </span>
<a name="l00904"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga106f3672cd4be7c7c846e20497ebe5a6">00904</a> <span class="preprocessor">#define DWT_FUNCTION_DATAVMATCH_Pos         8                                          </span>
<a name="l00905"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga32af1f1c0fcd2d8d9afd1ad79cd9970e">00905</a> <span class="preprocessor">#define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL &lt;&lt; DWT_FUNCTION_DATAVMATCH_Pos)      </span>
<a name="l00907"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga4b65d79ca37ae8010b4a726312413efd">00907</a> <span class="preprocessor">#define DWT_FUNCTION_CYCMATCH_Pos           7                                          </span>
<a name="l00908"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga8e2ed09bdd33a8f7f7ce0444f5f3bb25">00908</a> <span class="preprocessor">#define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL &lt;&lt; DWT_FUNCTION_CYCMATCH_Pos)        </span>
<a name="l00910"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga41d5b332216baa8d29561260a1b85659">00910</a> <span class="preprocessor">#define DWT_FUNCTION_EMITRANGE_Pos          5                                          </span>
<a name="l00911"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#gad46dd5aba29f2e28d4d3f50b1d291f41">00911</a> <span class="preprocessor">#define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL &lt;&lt; DWT_FUNCTION_EMITRANGE_Pos)       </span>
<a name="l00913"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga5797b556edde2bbaa4d33dcdb1a891bb">00913</a> <span class="preprocessor">#define DWT_FUNCTION_FUNCTION_Pos           0                                          </span>
<a name="l00914"></a><a class="code" href="group___c_m_s_i_s___d_w_t.html#ga3b2cda708755ecf5f921d08b25d774d1">00914</a> <span class="preprocessor">#define DWT_FUNCTION_FUNCTION_Msk          (0xFUL </span><span class="comment">/*&lt;&lt; DWT_FUNCTION_FUNCTION_Pos*/</span>)    
<a name="l00916"></a>00916  <span class="comment">/* end of group CMSIS_DWT */</span>
<a name="l00917"></a>00917 
<a name="l00918"></a>00918 
<a name="l00927"></a>00927 <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00928"></a>00928 {
<a name="l00929"></a>00929   <a class="code" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SSPSR;                   
<a name="l00930"></a>00930   <a class="code" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CSPSR;                   
<a name="l00931"></a>00931        uint32_t RESERVED0[2];
<a name="l00932"></a>00932   <a class="code" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ACPR;                    
<a name="l00933"></a>00933        uint32_t RESERVED1[55];
<a name="l00934"></a>00934   <a class="code" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SPPR;                    
<a name="l00935"></a>00935        uint32_t RESERVED2[131];
<a name="l00936"></a>00936   <a class="code" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t FFSR;                    
<a name="l00937"></a>00937   <a class="code" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FFCR;                    
<a name="l00938"></a>00938   <a class="code" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t FSCR;                    
<a name="l00939"></a>00939        uint32_t RESERVED3[759];
<a name="l00940"></a>00940   <a class="code" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t TRIGGER;                 
<a name="l00941"></a>00941   <a class="code" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t FIFO0;                   
<a name="l00942"></a>00942   <a class="code" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t ITATBCTR2;               
<a name="l00943"></a>00943        uint32_t RESERVED4[1];
<a name="l00944"></a>00944   <a class="code" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t ITATBCTR0;               
<a name="l00945"></a>00945   <a class="code" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t FIFO1;                   
<a name="l00946"></a>00946   <a class="code" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ITCTRL;                  
<a name="l00947"></a>00947        uint32_t RESERVED5[39];
<a name="l00948"></a>00948   <a class="code" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLAIMSET;                
<a name="l00949"></a>00949   <a class="code" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLAIMCLR;                
<a name="l00950"></a>00950        uint32_t RESERVED7[8];
<a name="l00951"></a>00951   <a class="code" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t DEVID;                   
<a name="l00952"></a>00952   <a class="code" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t DEVTYPE;                 
<a name="l00953"></a>00953 } <a class="code" href="struct_t_p_i___type.html" title="Structure type to access the Trace Port Interface Register (TPI).">TPI_Type</a>;
<a name="l00954"></a>00954 
<a name="l00955"></a>00955 <span class="comment">/* TPI Asynchronous Clock Prescaler Register Definitions */</span>
<a name="l00956"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga5a82d274eb2df8b0c92dd4ed63535928">00956</a> <span class="preprocessor">#define TPI_ACPR_PRESCALER_Pos              0                                          </span>
<a name="l00957"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga4fcacd27208419929921aec8457a8c13">00957</a> <span class="preprocessor">#define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL </span><span class="comment">/*&lt;&lt; TPI_ACPR_PRESCALER_Pos*/</span>)    
<a name="l00959"></a>00959 <span class="comment">/* TPI Selected Pin Protocol Register Definitions */</span>
<a name="l00960"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga0f302797b94bb2da24052082ab630858">00960</a> <span class="preprocessor">#define TPI_SPPR_TXMODE_Pos                 0                                          </span>
<a name="l00961"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#gaca085c8a954393d70dbd7240bb02cc1f">00961</a> <span class="preprocessor">#define TPI_SPPR_TXMODE_Msk                (0x3UL </span><span class="comment">/*&lt;&lt; TPI_SPPR_TXMODE_Pos*/</span>)          
<a name="l00963"></a>00963 <span class="comment">/* TPI Formatter and Flush Status Register Definitions */</span>
<a name="l00964"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga9537b8a660cc8803f57cbbee320b2fc8">00964</a> <span class="preprocessor">#define TPI_FFSR_FtNonStop_Pos              3                                          </span>
<a name="l00965"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#gaaa313f980974a8cfc7dac68c4d805ab1">00965</a> <span class="preprocessor">#define TPI_FFSR_FtNonStop_Msk             (0x1UL &lt;&lt; TPI_FFSR_FtNonStop_Pos)           </span>
<a name="l00967"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#gad30fde0c058da2ffb2b0a213be7a1b5c">00967</a> <span class="preprocessor">#define TPI_FFSR_TCPresent_Pos              2                                          </span>
<a name="l00968"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga0d6bfd263ff2fdec72d6ec9415fb1135">00968</a> <span class="preprocessor">#define TPI_FFSR_TCPresent_Msk             (0x1UL &lt;&lt; TPI_FFSR_TCPresent_Pos)           </span>
<a name="l00970"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#gaedf31fd453a878021b542b644e2869d2">00970</a> <span class="preprocessor">#define TPI_FFSR_FtStopped_Pos              1                                          </span>
<a name="l00971"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga1ab6c3abe1cf6311ee07e7c479ce5f78">00971</a> <span class="preprocessor">#define TPI_FFSR_FtStopped_Msk             (0x1UL &lt;&lt; TPI_FFSR_FtStopped_Pos)           </span>
<a name="l00973"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga542ca74a081588273e6d5275ba5da6bf">00973</a> <span class="preprocessor">#define TPI_FFSR_FlInProg_Pos               0                                          </span>
<a name="l00974"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga63dfb09259893958962914fc3a9e3824">00974</a> <span class="preprocessor">#define TPI_FFSR_FlInProg_Msk              (0x1UL </span><span class="comment">/*&lt;&lt; TPI_FFSR_FlInProg_Pos*/</span>)        
<a name="l00976"></a>00976 <span class="comment">/* TPI Formatter and Flush Control Register Definitions */</span>
<a name="l00977"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#gaa7ea11ba6ea75b541cd82e185c725b5b">00977</a> <span class="preprocessor">#define TPI_FFCR_TrigIn_Pos                 8                                          </span>
<a name="l00978"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga360b413bc5da61f751546a7133c3e4dd">00978</a> <span class="preprocessor">#define TPI_FFCR_TrigIn_Msk                (0x1UL &lt;&lt; TPI_FFCR_TrigIn_Pos)              </span>
<a name="l00980"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga99e58a0960b275a773b245e2b69b9a64">00980</a> <span class="preprocessor">#define TPI_FFCR_EnFCont_Pos                1                                          </span>
<a name="l00981"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga27d1ecf2e0ff496df03457a2a97cb2c9">00981</a> <span class="preprocessor">#define TPI_FFCR_EnFCont_Msk               (0x1UL &lt;&lt; TPI_FFCR_EnFCont_Pos)             </span>
<a name="l00983"></a>00983 <span class="preprocessor"></span><span class="comment">/* TPI TRIGGER Register Definitions */</span>
<a name="l00984"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga5517fa2ced64efbbd413720329c50b99">00984</a> <span class="preprocessor">#define TPI_TRIGGER_TRIGGER_Pos             0                                          </span>
<a name="l00985"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga814227af2b2665a0687bb49345e21110">00985</a> <span class="preprocessor">#define TPI_TRIGGER_TRIGGER_Msk            (0x1UL </span><span class="comment">/*&lt;&lt; TPI_TRIGGER_TRIGGER_Pos*/</span>)      
<a name="l00987"></a>00987 <span class="comment">/* TPI Integration ETM Data Register Definitions (FIFO0) */</span>
<a name="l00988"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#gaa7e050e9eb6528241ebc6835783b6bae">00988</a> <span class="preprocessor">#define TPI_FIFO0_ITM_ATVALID_Pos          29                                          </span>
<a name="l00989"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga94cb2493ed35d2dab7bd4092b88a05bc">00989</a> <span class="preprocessor">#define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL &lt;&lt; TPI_FIFO0_ITM_ATVALID_Pos)        </span>
<a name="l00991"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#gac2b6f7f13a2fa0be4aa7645a47dcac52">00991</a> <span class="preprocessor">#define TPI_FIFO0_ITM_bytecount_Pos        27                                          </span>
<a name="l00992"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga07bafa971b8daf0d63b3f92b9ae7fa16">00992</a> <span class="preprocessor">#define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL &lt;&lt; TPI_FIFO0_ITM_bytecount_Pos)      </span>
<a name="l00994"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga7fdeb3e465ca4aa9e3b2f424ab3bbd1d">00994</a> <span class="preprocessor">#define TPI_FIFO0_ETM_ATVALID_Pos          26                                          </span>
<a name="l00995"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga4f0005dc420b28f2369179a935b9a9d3">00995</a> <span class="preprocessor">#define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL &lt;&lt; TPI_FIFO0_ETM_ATVALID_Pos)        </span>
<a name="l00997"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga2f738e45386ebf58c4d406f578e7ddaf">00997</a> <span class="preprocessor">#define TPI_FIFO0_ETM_bytecount_Pos        24                                          </span>
<a name="l00998"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#gad2536b3a935361c68453cd068640af92">00998</a> <span class="preprocessor">#define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL &lt;&lt; TPI_FIFO0_ETM_bytecount_Pos)      </span>
<a name="l01000"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga5f0037cc80c65e86d9e94e5005077a48">01000</a> <span class="preprocessor">#define TPI_FIFO0_ETM2_Pos                 16                                          </span>
<a name="l01001"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#gaa82a7b9b99c990fb12eafb3c84b68254">01001</a> <span class="preprocessor">#define TPI_FIFO0_ETM2_Msk                 (0xFFUL &lt;&lt; TPI_FIFO0_ETM2_Pos)              </span>
<a name="l01003"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#gac5a2ef4b7f811d1f3d81ec919d794413">01003</a> <span class="preprocessor">#define TPI_FIFO0_ETM1_Pos                  8                                          </span>
<a name="l01004"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#gaad9c1a6ed34a70905005a0cc14d5f01b">01004</a> <span class="preprocessor">#define TPI_FIFO0_ETM1_Msk                 (0xFFUL &lt;&lt; TPI_FIFO0_ETM1_Pos)              </span>
<a name="l01006"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga48783ce3c695d8c06b1352a526110a87">01006</a> <span class="preprocessor">#define TPI_FIFO0_ETM0_Pos                  0                                          </span>
<a name="l01007"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#gaf924f7d1662f3f6c1da12052390cb118">01007</a> <span class="preprocessor">#define TPI_FIFO0_ETM0_Msk                 (0xFFUL </span><span class="comment">/*&lt;&lt; TPI_FIFO0_ETM0_Pos*/</span>)          
<a name="l01009"></a>01009 <span class="comment">/* TPI ITATBCTR2 Register Definitions */</span>
<a name="l01010"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga6959f73d7db4a87ae9ad9cfc99844526">01010</a> <span class="preprocessor">#define TPI_ITATBCTR2_ATREADY_Pos           0                                          </span>
<a name="l01011"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga1859502749709a2e5ead9a2599d998db">01011</a> <span class="preprocessor">#define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL </span><span class="comment">/*&lt;&lt; TPI_ITATBCTR2_ATREADY_Pos*/</span>)    
<a name="l01013"></a>01013 <span class="comment">/* TPI Integration ITM Data Register Definitions (FIFO1) */</span>
<a name="l01014"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga08edfc862b2c8c415854cc4ae2067dfb">01014</a> <span class="preprocessor">#define TPI_FIFO1_ITM_ATVALID_Pos          29                                          </span>
<a name="l01015"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#gabc1f6a3b6cac0099d7c01ca949b4dd08">01015</a> <span class="preprocessor">#define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL &lt;&lt; TPI_FIFO1_ITM_ATVALID_Pos)        </span>
<a name="l01017"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#gaa22ebf7c86e4f4b2c98cfd0b5981375a">01017</a> <span class="preprocessor">#define TPI_FIFO1_ITM_bytecount_Pos        27                                          </span>
<a name="l01018"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#gacba2edfc0499828019550141356b0dcb">01018</a> <span class="preprocessor">#define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL &lt;&lt; TPI_FIFO1_ITM_bytecount_Pos)      </span>
<a name="l01020"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga3177b8d815cf4a707a2d3d3d5499315d">01020</a> <span class="preprocessor">#define TPI_FIFO1_ETM_ATVALID_Pos          26                                          </span>
<a name="l01021"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga0e8f29a1e9378d1ceb0708035edbb86d">01021</a> <span class="preprocessor">#define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL &lt;&lt; TPI_FIFO1_ETM_ATVALID_Pos)        </span>
<a name="l01023"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#gaab31238152b5691af633a7475eaf1f06">01023</a> <span class="preprocessor">#define TPI_FIFO1_ETM_bytecount_Pos        24                                          </span>
<a name="l01024"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#gab554305459953b80554fdb1908b73291">01024</a> <span class="preprocessor">#define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL &lt;&lt; TPI_FIFO1_ETM_bytecount_Pos)      </span>
<a name="l01026"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga1828c228f3940005f48fb8dd88ada35b">01026</a> <span class="preprocessor">#define TPI_FIFO1_ITM2_Pos                 16                                          </span>
<a name="l01027"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#gae54512f926ebc00f2e056232aa21d335">01027</a> <span class="preprocessor">#define TPI_FIFO1_ITM2_Msk                 (0xFFUL &lt;&lt; TPI_FIFO1_ITM2_Pos)              </span>
<a name="l01029"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#gaece86ab513bc3d0e0a9dbd82258af49f">01029</a> <span class="preprocessor">#define TPI_FIFO1_ITM1_Pos                  8                                          </span>
<a name="l01030"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga3347f42828920dfe56e3130ad319a9e6">01030</a> <span class="preprocessor">#define TPI_FIFO1_ITM1_Msk                 (0xFFUL &lt;&lt; TPI_FIFO1_ITM1_Pos)              </span>
<a name="l01032"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga2188671488417a52abb075bcd4d73440">01032</a> <span class="preprocessor">#define TPI_FIFO1_ITM0_Pos                  0                                          </span>
<a name="l01033"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga8ae09f544fc1a428797e2a150f14a4c9">01033</a> <span class="preprocessor">#define TPI_FIFO1_ITM0_Msk                 (0xFFUL </span><span class="comment">/*&lt;&lt; TPI_FIFO1_ITM0_Pos*/</span>)          
<a name="l01035"></a>01035 <span class="comment">/* TPI ITATBCTR0 Register Definitions */</span>
<a name="l01036"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#gab1eb6866c65f02fa9c83696b49b0f346">01036</a> <span class="preprocessor">#define TPI_ITATBCTR0_ATREADY_Pos           0                                          </span>
<a name="l01037"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#gaee320b3c60f9575aa96a8742c4ff9356">01037</a> <span class="preprocessor">#define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL </span><span class="comment">/*&lt;&lt; TPI_ITATBCTR0_ATREADY_Pos*/</span>)    
<a name="l01039"></a>01039 <span class="comment">/* TPI Integration Mode Control Register Definitions */</span>
<a name="l01040"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#gaa847adb71a1bc811d2e3190528f495f0">01040</a> <span class="preprocessor">#define TPI_ITCTRL_Mode_Pos                 0                                          </span>
<a name="l01041"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#gad6f87550b468ad0920d5f405bfd3f017">01041</a> <span class="preprocessor">#define TPI_ITCTRL_Mode_Msk                (0x1UL </span><span class="comment">/*&lt;&lt; TPI_ITCTRL_Mode_Pos*/</span>)          
<a name="l01043"></a>01043 <span class="comment">/* TPI DEVID Register Definitions */</span>
<a name="l01044"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga9f46cf1a1708575f56d6b827766277f4">01044</a> <span class="preprocessor">#define TPI_DEVID_NRZVALID_Pos             11                                          </span>
<a name="l01045"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#gacecc8710a8f6a23a7d1d4f5674daf02a">01045</a> <span class="preprocessor">#define TPI_DEVID_NRZVALID_Msk             (0x1UL &lt;&lt; TPI_DEVID_NRZVALID_Pos)           </span>
<a name="l01047"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga675534579d9e25477bb38970e3ef973c">01047</a> <span class="preprocessor">#define TPI_DEVID_MANCVALID_Pos            10                                          </span>
<a name="l01048"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga4c3ee4b1a34ad1960a6b2d6e7e0ff942">01048</a> <span class="preprocessor">#define TPI_DEVID_MANCVALID_Msk            (0x1UL &lt;&lt; TPI_DEVID_MANCVALID_Pos)          </span>
<a name="l01050"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga974cccf4c958b4a45cb71c7b5de39b7b">01050</a> <span class="preprocessor">#define TPI_DEVID_PTINVALID_Pos             9                                          </span>
<a name="l01051"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga1ca84d62243e475836bba02516ba6b97">01051</a> <span class="preprocessor">#define TPI_DEVID_PTINVALID_Msk            (0x1UL &lt;&lt; TPI_DEVID_PTINVALID_Pos)          </span>
<a name="l01053"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga3f7da5de2a34be41a092e5eddd22ac4d">01053</a> <span class="preprocessor">#define TPI_DEVID_MinBufSz_Pos              6                                          </span>
<a name="l01054"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga939e068ff3f1a65b35187ab34a342cd8">01054</a> <span class="preprocessor">#define TPI_DEVID_MinBufSz_Msk             (0x7UL &lt;&lt; TPI_DEVID_MinBufSz_Pos)           </span>
<a name="l01056"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#gab382b1296b5efd057be606eb8f768df8">01056</a> <span class="preprocessor">#define TPI_DEVID_AsynClkIn_Pos             5                                          </span>
<a name="l01057"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#gab67830557d2d10be882284275025a2d3">01057</a> <span class="preprocessor">#define TPI_DEVID_AsynClkIn_Msk            (0x1UL &lt;&lt; TPI_DEVID_AsynClkIn_Pos)          </span>
<a name="l01059"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga80ecae7fec479e80e583f545996868ed">01059</a> <span class="preprocessor">#define TPI_DEVID_NrTraceInput_Pos          0                                          </span>
<a name="l01060"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#gabed454418d2140043cd65ec899abd97f">01060</a> <span class="preprocessor">#define TPI_DEVID_NrTraceInput_Msk         (0x1FUL </span><span class="comment">/*&lt;&lt; TPI_DEVID_NrTraceInput_Pos*/</span>)  
<a name="l01062"></a>01062 <span class="comment">/* TPI DEVTYPE Register Definitions */</span>
<a name="l01063"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga69c4892d332755a9f64c1680497cebdd">01063</a> <span class="preprocessor">#define TPI_DEVTYPE_MajorType_Pos           4                                          </span>
<a name="l01064"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#gaecbceed6d08ec586403b37ad47b38c88">01064</a> <span class="preprocessor">#define TPI_DEVTYPE_MajorType_Msk          (0xFUL &lt;&lt; TPI_DEVTYPE_MajorType_Pos)        </span>
<a name="l01066"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga0c799ff892af5eb3162d152abc00af7a">01066</a> <span class="preprocessor">#define TPI_DEVTYPE_SubType_Pos             0                                          </span>
<a name="l01067"></a><a class="code" href="group___c_m_s_i_s___t_p_i.html#ga5b2fd7dddaf5f64855d9c0696acd65c1">01067</a> <span class="preprocessor">#define TPI_DEVTYPE_SubType_Msk            (0xFUL </span><span class="comment">/*&lt;&lt; TPI_DEVTYPE_SubType_Pos*/</span>)      
<a name="l01069"></a>01069  <span class="comment">/* end of group CMSIS_TPI */</span>
<a name="l01070"></a>01070 
<a name="l01071"></a>01071 
<a name="l01072"></a>01072 <span class="preprocessor">#if (__MPU_PRESENT == 1)</span>
<a name="l01073"></a>01073 <span class="preprocessor"></span>
<a name="l01081"></a>01081 <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l01082"></a>01082 {
<a name="l01083"></a>01083   <a class="code" href="core__sc300_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t TYPE;                    
<a name="l01084"></a>01084   <a class="code" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CTRL;                    
<a name="l01085"></a>01085   <a class="code" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RNR;                     
<a name="l01086"></a>01086   <a class="code" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RBAR;                    
<a name="l01087"></a>01087   <a class="code" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RASR;                    
<a name="l01088"></a>01088   <a class="code" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RBAR_A1;                 
<a name="l01089"></a>01089   <a class="code" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RASR_A1;                 
<a name="l01090"></a>01090   <a class="code" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RBAR_A2;                 
<a name="l01091"></a>01091   <a class="code" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RASR_A2;                 
<a name="l01092"></a>01092   <a class="code" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RBAR_A3;                 
<a name="l01093"></a>01093   <a class="code" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RASR_A3;                 
<a name="l01094"></a>01094 } MPU_Type;
<a name="l01095"></a>01095 
<a name="l01096"></a>01096 <span class="comment">/* MPU Type Register */</span>
<a name="l01097"></a>01097 <span class="preprocessor">#define MPU_TYPE_IREGION_Pos               16                                             </span>
<a name="l01098"></a>01098 <span class="preprocessor">#define MPU_TYPE_IREGION_Msk               (0xFFUL &lt;&lt; MPU_TYPE_IREGION_Pos)               </span>
<a name="l01100"></a>01100 <span class="preprocessor">#define MPU_TYPE_DREGION_Pos                8                                             </span>
<a name="l01101"></a>01101 <span class="preprocessor">#define MPU_TYPE_DREGION_Msk               (0xFFUL &lt;&lt; MPU_TYPE_DREGION_Pos)               </span>
<a name="l01103"></a>01103 <span class="preprocessor">#define MPU_TYPE_SEPARATE_Pos               0                                             </span>
<a name="l01104"></a>01104 <span class="preprocessor">#define MPU_TYPE_SEPARATE_Msk              (1UL </span><span class="comment">/*&lt;&lt; MPU_TYPE_SEPARATE_Pos*/</span>)             
<a name="l01106"></a>01106 <span class="comment">/* MPU Control Register */</span>
<a name="l01107"></a>01107 <span class="preprocessor">#define MPU_CTRL_PRIVDEFENA_Pos             2                                             </span>
<a name="l01108"></a>01108 <span class="preprocessor">#define MPU_CTRL_PRIVDEFENA_Msk            (1UL &lt;&lt; MPU_CTRL_PRIVDEFENA_Pos)               </span>
<a name="l01110"></a>01110 <span class="preprocessor">#define MPU_CTRL_HFNMIENA_Pos               1                                             </span>
<a name="l01111"></a>01111 <span class="preprocessor">#define MPU_CTRL_HFNMIENA_Msk              (1UL &lt;&lt; MPU_CTRL_HFNMIENA_Pos)                 </span>
<a name="l01113"></a>01113 <span class="preprocessor">#define MPU_CTRL_ENABLE_Pos                 0                                             </span>
<a name="l01114"></a>01114 <span class="preprocessor">#define MPU_CTRL_ENABLE_Msk                (1UL </span><span class="comment">/*&lt;&lt; MPU_CTRL_ENABLE_Pos*/</span>)               
<a name="l01116"></a>01116 <span class="comment">/* MPU Region Number Register */</span>
<a name="l01117"></a>01117 <span class="preprocessor">#define MPU_RNR_REGION_Pos                  0                                             </span>
<a name="l01118"></a>01118 <span class="preprocessor">#define MPU_RNR_REGION_Msk                 (0xFFUL </span><span class="comment">/*&lt;&lt; MPU_RNR_REGION_Pos*/</span>)             
<a name="l01120"></a>01120 <span class="comment">/* MPU Region Base Address Register */</span>
<a name="l01121"></a>01121 <span class="preprocessor">#define MPU_RBAR_ADDR_Pos                   5                                             </span>
<a name="l01122"></a>01122 <span class="preprocessor">#define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL &lt;&lt; MPU_RBAR_ADDR_Pos)             </span>
<a name="l01124"></a>01124 <span class="preprocessor">#define MPU_RBAR_VALID_Pos                  4                                             </span>
<a name="l01125"></a>01125 <span class="preprocessor">#define MPU_RBAR_VALID_Msk                 (1UL &lt;&lt; MPU_RBAR_VALID_Pos)                    </span>
<a name="l01127"></a>01127 <span class="preprocessor">#define MPU_RBAR_REGION_Pos                 0                                             </span>
<a name="l01128"></a>01128 <span class="preprocessor">#define MPU_RBAR_REGION_Msk                (0xFUL </span><span class="comment">/*&lt;&lt; MPU_RBAR_REGION_Pos*/</span>)             
<a name="l01130"></a>01130 <span class="comment">/* MPU Region Attribute and Size Register */</span>
<a name="l01131"></a>01131 <span class="preprocessor">#define MPU_RASR_ATTRS_Pos                 16                                             </span>
<a name="l01132"></a>01132 <span class="preprocessor">#define MPU_RASR_ATTRS_Msk                 (0xFFFFUL &lt;&lt; MPU_RASR_ATTRS_Pos)               </span>
<a name="l01134"></a>01134 <span class="preprocessor">#define MPU_RASR_XN_Pos                    28                                             </span>
<a name="l01135"></a>01135 <span class="preprocessor">#define MPU_RASR_XN_Msk                    (1UL &lt;&lt; MPU_RASR_XN_Pos)                       </span>
<a name="l01137"></a>01137 <span class="preprocessor">#define MPU_RASR_AP_Pos                    24                                             </span>
<a name="l01138"></a>01138 <span class="preprocessor">#define MPU_RASR_AP_Msk                    (0x7UL &lt;&lt; MPU_RASR_AP_Pos)                     </span>
<a name="l01140"></a>01140 <span class="preprocessor">#define MPU_RASR_TEX_Pos                   19                                             </span>
<a name="l01141"></a>01141 <span class="preprocessor">#define MPU_RASR_TEX_Msk                   (0x7UL &lt;&lt; MPU_RASR_TEX_Pos)                    </span>
<a name="l01143"></a>01143 <span class="preprocessor">#define MPU_RASR_S_Pos                     18                                             </span>
<a name="l01144"></a>01144 <span class="preprocessor">#define MPU_RASR_S_Msk                     (1UL &lt;&lt; MPU_RASR_S_Pos)                        </span>
<a name="l01146"></a>01146 <span class="preprocessor">#define MPU_RASR_C_Pos                     17                                             </span>
<a name="l01147"></a>01147 <span class="preprocessor">#define MPU_RASR_C_Msk                     (1UL &lt;&lt; MPU_RASR_C_Pos)                        </span>
<a name="l01149"></a>01149 <span class="preprocessor">#define MPU_RASR_B_Pos                     16                                             </span>
<a name="l01150"></a>01150 <span class="preprocessor">#define MPU_RASR_B_Msk                     (1UL &lt;&lt; MPU_RASR_B_Pos)                        </span>
<a name="l01152"></a>01152 <span class="preprocessor">#define MPU_RASR_SRD_Pos                    8                                             </span>
<a name="l01153"></a>01153 <span class="preprocessor">#define MPU_RASR_SRD_Msk                   (0xFFUL &lt;&lt; MPU_RASR_SRD_Pos)                   </span>
<a name="l01155"></a>01155 <span class="preprocessor">#define MPU_RASR_SIZE_Pos                   1                                             </span>
<a name="l01156"></a>01156 <span class="preprocessor">#define MPU_RASR_SIZE_Msk                  (0x1FUL &lt;&lt; MPU_RASR_SIZE_Pos)                  </span>
<a name="l01158"></a>01158 <span class="preprocessor">#define MPU_RASR_ENABLE_Pos                 0                                             </span>
<a name="l01159"></a>01159 <span class="preprocessor">#define MPU_RASR_ENABLE_Msk                (1UL </span><span class="comment">/*&lt;&lt; MPU_RASR_ENABLE_Pos*/</span>)               
<a name="l01161"></a>01161 
<a name="l01162"></a>01162 #endif
<a name="l01163"></a>01163 
<a name="l01164"></a>01164 
<a name="l01173"></a>01173 <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l01174"></a>01174 {
<a name="l01175"></a>01175   <a class="code" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHCSR;                   
<a name="l01176"></a>01176   <a class="code" href="core__sc300_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t DCRSR;                   
<a name="l01177"></a>01177   <a class="code" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DCRDR;                   
<a name="l01178"></a>01178   <a class="code" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DEMCR;                   
<a name="l01179"></a>01179 } <a class="code" href="struct_core_debug___type.html" title="Structure type to access the Core Debug Register (CoreDebug).">CoreDebug_Type</a>;
<a name="l01180"></a>01180 
<a name="l01181"></a>01181 <span class="comment">/* Debug Halting Control and Status Register */</span>
<a name="l01182"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#gac91280edd0ce932665cf75a23d11d842">01182</a> <span class="preprocessor">#define CoreDebug_DHCSR_DBGKEY_Pos         16                                             </span>
<a name="l01183"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga1ce997cee15edaafe4aed77751816ffc">01183</a> <span class="preprocessor">#define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL &lt;&lt; CoreDebug_DHCSR_DBGKEY_Pos)       </span>
<a name="l01185"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga6f934c5427ea057394268e541fa97753">01185</a> <span class="preprocessor">#define CoreDebug_DHCSR_S_RESET_ST_Pos     25                                             </span>
<a name="l01186"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#gac474394bcceb31a8e09566c90b3f8922">01186</a> <span class="preprocessor">#define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL &lt;&lt; CoreDebug_DHCSR_S_RESET_ST_Pos)        </span>
<a name="l01188"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga2328118f8b3574c871a53605eb17e730">01188</a> <span class="preprocessor">#define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24                                             </span>
<a name="l01189"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga89dceb5325f6bcb36a0473d65fbfcfa6">01189</a> <span class="preprocessor">#define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL &lt;&lt; CoreDebug_DHCSR_S_RETIRE_ST_Pos)       </span>
<a name="l01191"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga2900dd56a988a4ed27ad664d5642807e">01191</a> <span class="preprocessor">#define CoreDebug_DHCSR_S_LOCKUP_Pos       19                                             </span>
<a name="l01192"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga7b67e4506d7f464ef5dafd6219739756">01192</a> <span class="preprocessor">#define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL &lt;&lt; CoreDebug_DHCSR_S_LOCKUP_Pos)          </span>
<a name="l01194"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga349ccea33accc705595624c2d334fbcb">01194</a> <span class="preprocessor">#define CoreDebug_DHCSR_S_SLEEP_Pos        18                                             </span>
<a name="l01195"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga98d51538e645c2c1a422279cd85a0a25">01195</a> <span class="preprocessor">#define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL &lt;&lt; CoreDebug_DHCSR_S_SLEEP_Pos)           </span>
<a name="l01197"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga760a9a0d7f39951dc3f07d01f1f64772">01197</a> <span class="preprocessor">#define CoreDebug_DHCSR_S_HALT_Pos         17                                             </span>
<a name="l01198"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga9f881ade3151a73bc5b02b73fe6473ca">01198</a> <span class="preprocessor">#define CoreDebug_DHCSR_S_HALT_Msk         (1UL &lt;&lt; CoreDebug_DHCSR_S_HALT_Pos)            </span>
<a name="l01200"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga20a71871ca8768019c51168c70c3f41d">01200</a> <span class="preprocessor">#define CoreDebug_DHCSR_S_REGRDY_Pos       16                                             </span>
<a name="l01201"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#gac4cd6f3178de48f473d8903e8c847c07">01201</a> <span class="preprocessor">#define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL &lt;&lt; CoreDebug_DHCSR_S_REGRDY_Pos)          </span>
<a name="l01203"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga85747214e2656df6b05ec72e4d22bd6d">01203</a> <span class="preprocessor">#define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5                                             </span>
<a name="l01204"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga53aa99b2e39a67622f3b9973e079c2b4">01204</a> <span class="preprocessor">#define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL &lt;&lt; CoreDebug_DHCSR_C_SNAPSTALL_Pos)       </span>
<a name="l01206"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga0d2907400eb948a4ea3886ca083ec8e3">01206</a> <span class="preprocessor">#define CoreDebug_DHCSR_C_MASKINTS_Pos      3                                             </span>
<a name="l01207"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga77fe1ef3c4a729c1c82fb62a94a51c31">01207</a> <span class="preprocessor">#define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL &lt;&lt; CoreDebug_DHCSR_C_MASKINTS_Pos)        </span>
<a name="l01209"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#gae1fc39e80de54c0339cbb1b298a9f0f9">01209</a> <span class="preprocessor">#define CoreDebug_DHCSR_C_STEP_Pos          2                                             </span>
<a name="l01210"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#gae6bda72fbd32cc5734ff3542170dc00d">01210</a> <span class="preprocessor">#define CoreDebug_DHCSR_C_STEP_Msk         (1UL &lt;&lt; CoreDebug_DHCSR_C_STEP_Pos)            </span>
<a name="l01212"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#gaddf1d43f8857e4efc3dc4e6b15509692">01212</a> <span class="preprocessor">#define CoreDebug_DHCSR_C_HALT_Pos          1                                             </span>
<a name="l01213"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga1d905a3aa594eb2e8bb78bcc4da05b3f">01213</a> <span class="preprocessor">#define CoreDebug_DHCSR_C_HALT_Msk         (1UL &lt;&lt; CoreDebug_DHCSR_C_HALT_Pos)            </span>
<a name="l01215"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#gab557abb5b172b74d2cf44efb9d824e4e">01215</a> <span class="preprocessor">#define CoreDebug_DHCSR_C_DEBUGEN_Pos       0                                             </span>
<a name="l01216"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#gab815c741a4fc2a61988cd2fb7594210b">01216</a> <span class="preprocessor">#define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL </span><span class="comment">/*&lt;&lt; CoreDebug_DHCSR_C_DEBUGEN_Pos*/</span>)     
<a name="l01218"></a>01218 <span class="comment">/* Debug Core Register Selector Register */</span>
<a name="l01219"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga51e75942fc0614bc9bb2c0e96fcdda9a">01219</a> <span class="preprocessor">#define CoreDebug_DCRSR_REGWnR_Pos         16                                             </span>
<a name="l01220"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga1eef4992d8f84bc6c0dffed1c87f90a5">01220</a> <span class="preprocessor">#define CoreDebug_DCRSR_REGWnR_Msk         (1UL &lt;&lt; CoreDebug_DCRSR_REGWnR_Pos)            </span>
<a name="l01222"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga52182c8a9f63a52470244c0bc2064f7b">01222</a> <span class="preprocessor">#define CoreDebug_DCRSR_REGSEL_Pos          0                                             </span>
<a name="l01223"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga17cafbd72b55030219ce5609baa7c01d">01223</a> <span class="preprocessor">#define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL </span><span class="comment">/*&lt;&lt; CoreDebug_DCRSR_REGSEL_Pos*/</span>)     
<a name="l01225"></a>01225 <span class="comment">/* Debug Exception and Monitor Control Register */</span>
<a name="l01226"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga6ff2102b98f86540224819a1b767ba39">01226</a> <span class="preprocessor">#define CoreDebug_DEMCR_TRCENA_Pos         24                                             </span>
<a name="l01227"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga5e99652c1df93b441257389f49407834">01227</a> <span class="preprocessor">#define CoreDebug_DEMCR_TRCENA_Msk         (1UL &lt;&lt; CoreDebug_DEMCR_TRCENA_Pos)            </span>
<a name="l01229"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga341020a3b7450416d72544eaf8e57a64">01229</a> <span class="preprocessor">#define CoreDebug_DEMCR_MON_REQ_Pos        19                                             </span>
<a name="l01230"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#gae6384cbe8045051186d13ef9cdeace95">01230</a> <span class="preprocessor">#define CoreDebug_DEMCR_MON_REQ_Msk        (1UL &lt;&lt; CoreDebug_DEMCR_MON_REQ_Pos)           </span>
<a name="l01232"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga9ae10710684e14a1a534e785ef390e1b">01232</a> <span class="preprocessor">#define CoreDebug_DEMCR_MON_STEP_Pos       18                                             </span>
<a name="l01233"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga2ded814556de96fc369de7ae9a7ceb98">01233</a> <span class="preprocessor">#define CoreDebug_DEMCR_MON_STEP_Msk       (1UL &lt;&lt; CoreDebug_DEMCR_MON_STEP_Pos)          </span>
<a name="l01235"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga1e2f706a59e0d8131279af1c7e152f8d">01235</a> <span class="preprocessor">#define CoreDebug_DEMCR_MON_PEND_Pos       17                                             </span>
<a name="l01236"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga68ec55930269fab78e733dcfa32392f8">01236</a> <span class="preprocessor">#define CoreDebug_DEMCR_MON_PEND_Msk       (1UL &lt;&lt; CoreDebug_DEMCR_MON_PEND_Pos)          </span>
<a name="l01238"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga802829678f6871863ae9ecf60a10425c">01238</a> <span class="preprocessor">#define CoreDebug_DEMCR_MON_EN_Pos         16                                             </span>
<a name="l01239"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#gac2b46b9b65bf8d23027f255fc9641977">01239</a> <span class="preprocessor">#define CoreDebug_DEMCR_MON_EN_Msk         (1UL &lt;&lt; CoreDebug_DEMCR_MON_EN_Pos)            </span>
<a name="l01241"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#gaed9f42053031a9a30cd8054623304c0a">01241</a> <span class="preprocessor">#define CoreDebug_DEMCR_VC_HARDERR_Pos     10                                             </span>
<a name="l01242"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga803fc98c5bb85f10f0347b23794847d1">01242</a> <span class="preprocessor">#define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL &lt;&lt; CoreDebug_DEMCR_VC_HARDERR_Pos)        </span>
<a name="l01244"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga22079a6e436f23b90308be97e19cf07e">01244</a> <span class="preprocessor">#define CoreDebug_DEMCR_VC_INTERR_Pos       9                                             </span>
<a name="l01245"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#gad6815d8e3df302d2f0ff2c2c734ed29a">01245</a> <span class="preprocessor">#define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL &lt;&lt; CoreDebug_DEMCR_VC_INTERR_Pos)         </span>
<a name="l01247"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#gab8e3d8f0f9590a51bbf10f6da3ad6933">01247</a> <span class="preprocessor">#define CoreDebug_DEMCR_VC_BUSERR_Pos       8                                             </span>
<a name="l01248"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga9d29546aefe3ca8662a7fe48dd4a5b2b">01248</a> <span class="preprocessor">#define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL &lt;&lt; CoreDebug_DEMCR_VC_BUSERR_Pos)         </span>
<a name="l01250"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga16f0d3d2ce1e1e8cd762d938ac56c4ac">01250</a> <span class="preprocessor">#define CoreDebug_DEMCR_VC_STATERR_Pos      7                                             </span>
<a name="l01251"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#gaa38b947d77672c48bba1280c0a642e19">01251</a> <span class="preprocessor">#define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL &lt;&lt; CoreDebug_DEMCR_VC_STATERR_Pos)        </span>
<a name="l01253"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga10fc7c53bca904c128bc8e1a03072d50">01253</a> <span class="preprocessor">#define CoreDebug_DEMCR_VC_CHKERR_Pos       6                                             </span>
<a name="l01254"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga2f98b461d19746ab2febfddebb73da6f">01254</a> <span class="preprocessor">#define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL &lt;&lt; CoreDebug_DEMCR_VC_CHKERR_Pos)         </span>
<a name="l01256"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#gac9d13eb2add61f610d5ced1f7ad2adf8">01256</a> <span class="preprocessor">#define CoreDebug_DEMCR_VC_NOCPERR_Pos      5                                             </span>
<a name="l01257"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga03ee58b1b02fdbf21612809034562f1c">01257</a> <span class="preprocessor">#define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL &lt;&lt; CoreDebug_DEMCR_VC_NOCPERR_Pos)        </span>
<a name="l01259"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga444454f7c7748e76cd76c3809c887c41">01259</a> <span class="preprocessor">#define CoreDebug_DEMCR_VC_MMERR_Pos        4                                             </span>
<a name="l01260"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#gad420a9b60620584faaca6289e83d3a87">01260</a> <span class="preprocessor">#define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL &lt;&lt; CoreDebug_DEMCR_VC_MMERR_Pos)          </span>
<a name="l01262"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga9fcf09666f7063a7303117aa32a85d5a">01262</a> <span class="preprocessor">#define CoreDebug_DEMCR_VC_CORERESET_Pos    0                                             </span>
<a name="l01263"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga906476e53c1e1487c30f3a1181df9e30">01263</a> <span class="preprocessor">#define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL </span><span class="comment">/*&lt;&lt; CoreDebug_DEMCR_VC_CORERESET_Pos*/</span>)  
<a name="l01265"></a>01265 
<a name="l01274"></a>01274 <span class="comment">/* Memory mapping of Cortex-M3 Hardware */</span>
<a name="l01275"></a><a class="code" href="group___c_m_s_i_s__core__base.html#ga3c14ed93192c8d9143322bbf77ebf770">01275</a> <span class="preprocessor">#define SCS_BASE            (0xE000E000UL)                            </span>
<a name="l01276"></a><a class="code" href="group___c_m_s_i_s__core__base.html#gadd76251e412a195ec0a8f47227a8359e">01276</a> <span class="preprocessor">#define ITM_BASE            (0xE0000000UL)                            </span>
<a name="l01277"></a><a class="code" href="group___c_m_s_i_s__core__base.html#gafdab534f961bf8935eb456cb7700dcd2">01277</a> <span class="preprocessor">#define DWT_BASE            (0xE0001000UL)                            </span>
<a name="l01278"></a><a class="code" href="group___c_m_s_i_s__core__base.html#ga2b1eeff850a7e418844ca847145a1a68">01278</a> <span class="preprocessor">#define TPI_BASE            (0xE0040000UL)                            </span>
<a name="l01279"></a><a class="code" href="group___c_m_s_i_s__core__base.html#ga680604dbcda9e9b31a1639fcffe5230b">01279</a> <span class="preprocessor">#define CoreDebug_BASE      (0xE000EDF0UL)                            </span>
<a name="l01280"></a><a class="code" href="group___c_m_s_i_s__core__base.html#ga58effaac0b93006b756d33209e814646">01280</a> <span class="preprocessor">#define SysTick_BASE        (SCS_BASE +  0x0010UL)                    </span>
<a name="l01281"></a><a class="code" href="group___c_m_s_i_s__core__base.html#gaa0288691785a5f868238e0468b39523d">01281</a> <span class="preprocessor">#define NVIC_BASE           (SCS_BASE +  0x0100UL)                    </span>
<a name="l01282"></a><a class="code" href="group___c_m_s_i_s__core__base.html#gad55a7ddb8d4b2398b0c1cfec76c0d9fd">01282</a> <span class="preprocessor">#define SCB_BASE            (SCS_BASE +  0x0D00UL)                    </span>
<a name="l01284"></a><a class="code" href="group___c_m_s_i_s__core__base.html#ga9fe0cd2eef83a8adad94490d9ecca63f">01284</a> <span class="preprocessor">#define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   </span>
<a name="l01285"></a><a class="code" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">01285</a> <span class="preprocessor">#define SCB                 ((SCB_Type       *)     SCB_BASE      )   </span>
<a name="l01286"></a><a class="code" href="group___c_m_s_i_s__core__base.html#gacd96c53beeaff8f603fcda425eb295de">01286</a> <span class="preprocessor">#define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   </span>
<a name="l01287"></a><a class="code" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">01287</a> <span class="preprocessor">#define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   </span>
<a name="l01288"></a><a class="code" href="group___c_m_s_i_s__core__base.html#gabae7cdf882def602cb787bb039ff6a43">01288</a> <span class="preprocessor">#define ITM                 ((ITM_Type       *)     ITM_BASE      )   </span>
<a name="l01289"></a><a class="code" href="group___c_m_s_i_s__core__base.html#gabbe5a060185e1d5afa3f85b14e10a6ce">01289</a> <span class="preprocessor">#define DWT                 ((DWT_Type       *)     DWT_BASE      )   </span>
<a name="l01290"></a><a class="code" href="group___c_m_s_i_s__core__base.html#ga8b4dd00016aed25a0ea54e9a9acd1239">01290</a> <span class="preprocessor">#define TPI                 ((TPI_Type       *)     TPI_BASE      )   </span>
<a name="l01291"></a><a class="code" href="group___c_m_s_i_s__core__base.html#gab6e30a2b802d9021619dbb0be7f5d63d">01291</a> <span class="preprocessor">#define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   </span>
<a name="l01293"></a>01293 <span class="preprocessor">#if (__MPU_PRESENT == 1)</span>
<a name="l01294"></a>01294 <span class="preprocessor"></span><span class="preprocessor">  #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    </span>
<a name="l01295"></a>01295 <span class="preprocessor">  #define MPU               ((MPU_Type       *)     MPU_BASE      )   </span>
<a name="l01296"></a>01296 <span class="preprocessor">#endif</span>
<a name="l01297"></a>01297 <span class="preprocessor"></span>
<a name="l01302"></a>01302 <span class="comment">/*******************************************************************************</span>
<a name="l01303"></a>01303 <span class="comment"> *                Hardware Abstraction Layer</span>
<a name="l01304"></a>01304 <span class="comment">  Core Function Interface contains:</span>
<a name="l01305"></a>01305 <span class="comment">  - Core NVIC Functions</span>
<a name="l01306"></a>01306 <span class="comment">  - Core SysTick Functions</span>
<a name="l01307"></a>01307 <span class="comment">  - Core Debug Functions</span>
<a name="l01308"></a>01308 <span class="comment">  - Core Register Access Functions</span>
<a name="l01309"></a>01309 <span class="comment"> ******************************************************************************/</span>
<a name="l01315"></a>01315 <span class="comment">/* ##########################   NVIC functions  #################################### */</span>
<a name="l01332"></a>01332 __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga77cfbb35a9d8027e392034321bed6904" title="Set Priority Grouping.">NVIC_SetPriorityGrouping</a>(uint32_t PriorityGroup)
<a name="l01333"></a>01333 {
<a name="l01334"></a>01334   uint32_t reg_value;
<a name="l01335"></a>01335   uint32_t PriorityGroupTmp = (PriorityGroup &amp; (uint32_t)0x07UL);             <span class="comment">/* only values 0..7 are used          */</span>
<a name="l01336"></a>01336 
<a name="l01337"></a>01337   reg_value  =  <a class="code" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR;                                                   <span class="comment">/* read old register configuration    */</span>
<a name="l01338"></a>01338   reg_value &amp;= ~((uint32_t)(<a class="code" href="group___c_m_s_i_s___s_c_b.html#ga90c7cf0c490e7ae55f9503a7fda1dd22">SCB_AIRCR_VECTKEY_Msk</a> | <a class="code" href="group___c_m_s_i_s___s_c_b.html#ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a>));             <span class="comment">/* clear bits to change               */</span>
<a name="l01339"></a>01339   reg_value  =  (reg_value                                   |
<a name="l01340"></a>01340                 ((uint32_t)0x5FAUL &lt;&lt; <a class="code" href="group___c_m_s_i_s___s_c_b.html#gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</a>) |
<a name="l01341"></a>01341                 (PriorityGroupTmp &lt;&lt; 8)                       );              <span class="comment">/* Insert write key and priorty group */</span>
<a name="l01342"></a>01342   <a class="code" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR =  reg_value;
<a name="l01343"></a>01343 }
<a name="l01344"></a>01344 
<a name="l01345"></a>01345 
<a name="l01352"></a>01352 __STATIC_INLINE uint32_t <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga394f7ce2ca826c0da26284d17ac6524d" title="Get Priority Grouping.">NVIC_GetPriorityGrouping</a>(<span class="keywordtype">void</span>)
<a name="l01353"></a>01353 {
<a name="l01354"></a>01354   <span class="keywordflow">return</span> ((uint32_t)((<a class="code" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR &amp; <a class="code" href="group___c_m_s_i_s___s_c_b.html#ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a>) &gt;&gt; <a class="code" href="group___c_m_s_i_s___s_c_b.html#gaca155deccdeca0f2c76b8100d24196c8">SCB_AIRCR_PRIGROUP_Pos</a>));
<a name="l01355"></a>01355 }
<a name="l01356"></a>01356 
<a name="l01357"></a>01357 
<a name="l01364"></a>01364 __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga3349f2e3580d7ce22d6530b7294e5921" title="Enable External Interrupt.">NVIC_EnableIRQ</a>(<a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> <a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>)
<a name="l01365"></a>01365 {
<a name="l01366"></a>01366   <a class="code" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISER[(((uint32_t)(int32_t)<a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>) &gt;&gt; 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)(int32_t)IRQn) &amp; 0x1FUL));
<a name="l01367"></a>01367 }
<a name="l01368"></a>01368 
<a name="l01369"></a>01369 
<a name="l01376"></a>01376 __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga260fba04ac8346855c57f091d4ee1e71" title="Disable External Interrupt.">NVIC_DisableIRQ</a>(<a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> IRQn)
<a name="l01377"></a>01377 {
<a name="l01378"></a>01378   <a class="code" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ICER[(((uint32_t)(int32_t)<a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>) &gt;&gt; 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)(int32_t)IRQn) &amp; 0x1FUL));
<a name="l01379"></a>01379 }
<a name="l01380"></a>01380 
<a name="l01381"></a>01381 
<a name="l01392"></a>01392 __STATIC_INLINE uint32_t <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gafec8042db64c0f8ed432b6c8386a05d8" title="Get Pending Interrupt.">NVIC_GetPendingIRQ</a>(<a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> IRQn)
<a name="l01393"></a>01393 {
<a name="l01394"></a>01394   <span class="keywordflow">return</span>((uint32_t)(((<a class="code" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISPR[(((uint32_t)(int32_t)IRQn) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((uint32_t)(int32_t)IRQn) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));
<a name="l01395"></a>01395 }
<a name="l01396"></a>01396 
<a name="l01397"></a>01397 
<a name="l01404"></a>01404 __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga3ecf446519da33e1690deffbf5be505f" title="Set Pending Interrupt.">NVIC_SetPendingIRQ</a>(<a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> IRQn)
<a name="l01405"></a>01405 {
<a name="l01406"></a>01406   <a class="code" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISPR[(((uint32_t)(int32_t)<a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>) &gt;&gt; 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)(int32_t)IRQn) &amp; 0x1FUL));
<a name="l01407"></a>01407 }
<a name="l01408"></a>01408 
<a name="l01409"></a>01409 
<a name="l01416"></a>01416 __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga332e10ef9605dc6eb10b9e14511930f8" title="Clear Pending Interrupt.">NVIC_ClearPendingIRQ</a>(<a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> IRQn)
<a name="l01417"></a>01417 {
<a name="l01418"></a>01418   <a class="code" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ICPR[(((uint32_t)(int32_t)<a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>) &gt;&gt; 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)(int32_t)IRQn) &amp; 0x1FUL));
<a name="l01419"></a>01419 }
<a name="l01420"></a>01420 
<a name="l01421"></a>01421 
<a name="l01431"></a>01431 __STATIC_INLINE uint32_t <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga47a0f52794068d076c9147aa3cb8d8a6" title="Get Active Interrupt.">NVIC_GetActive</a>(<a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> IRQn)
<a name="l01432"></a>01432 {
<a name="l01433"></a>01433   <span class="keywordflow">return</span>((uint32_t)(((<a class="code" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IABR[(((uint32_t)(int32_t)IRQn) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((uint32_t)(int32_t)IRQn) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));
<a name="l01434"></a>01434 }
<a name="l01435"></a>01435 
<a name="l01436"></a>01436 
<a name="l01446"></a>01446 __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga2305cbd44aaad792e3a4e538bdaf14f9" title="Set Interrupt Priority.">NVIC_SetPriority</a>(<a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> IRQn, uint32_t priority)
<a name="l01447"></a>01447 {
<a name="l01448"></a>01448   <span class="keywordflow">if</span>((int32_t)IRQn &lt; 0) {
<a name="l01449"></a>01449     <a class="code" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;SHP[(((uint32_t)(int32_t)<a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>) &amp; 0xFUL)-4UL] = (uint8_t)((priority &lt;&lt; (8 - <a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &amp; (uint32_t)0xFFUL);
<a name="l01450"></a>01450   }
<a name="l01451"></a>01451   <span class="keywordflow">else</span> {
<a name="l01452"></a>01452     <a class="code" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IP[((uint32_t)(int32_t)<a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>)]               = (uint8_t)((priority &lt;&lt; (8 - <a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &amp; (uint32_t)0xFFUL);
<a name="l01453"></a>01453   }
<a name="l01454"></a>01454 }
<a name="l01455"></a>01455 
<a name="l01456"></a>01456 
<a name="l01468"></a>01468 __STATIC_INLINE uint32_t <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga1cbaf8e6abd4aa4885828e7f24fcfeb4" title="Get Interrupt Priority.">NVIC_GetPriority</a>(<a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> IRQn)
<a name="l01469"></a>01469 {
<a name="l01470"></a>01470 
<a name="l01471"></a>01471   <span class="keywordflow">if</span>((int32_t)IRQn &lt; 0) {
<a name="l01472"></a>01472     <span class="keywordflow">return</span>(((uint32_t)<a class="code" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;SHP[(((uint32_t)(int32_t)IRQn) &amp; 0xFUL)-4UL] &gt;&gt; (8 - <a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)));
<a name="l01473"></a>01473   }
<a name="l01474"></a>01474   <span class="keywordflow">else</span> {
<a name="l01475"></a>01475     <span class="keywordflow">return</span>(((uint32_t)<a class="code" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IP[((uint32_t)(int32_t)IRQn)]               &gt;&gt; (8 - <a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)));
<a name="l01476"></a>01476   }
<a name="l01477"></a>01477 }
<a name="l01478"></a>01478 
<a name="l01479"></a>01479 
<a name="l01492"></a>01492 __STATIC_INLINE uint32_t <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gadb94ac5d892b376e4f3555ae0418ebac" title="Encode Priority.">NVIC_EncodePriority</a> (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
<a name="l01493"></a>01493 {
<a name="l01494"></a>01494   uint32_t PriorityGroupTmp = (PriorityGroup &amp; (uint32_t)0x07UL);   <span class="comment">/* only values 0..7 are used          */</span>
<a name="l01495"></a>01495   uint32_t PreemptPriorityBits;
<a name="l01496"></a>01496   uint32_t SubPriorityBits;
<a name="l01497"></a>01497 
<a name="l01498"></a>01498   PreemptPriorityBits = ((7UL - PriorityGroupTmp) &gt; (uint32_t)(<a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) ? (uint32_t)(<a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>) : (uint32_t)(7UL - PriorityGroupTmp);
<a name="l01499"></a>01499   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(<a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &lt; (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(<a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>));
<a name="l01500"></a>01500 
<a name="l01501"></a>01501   <span class="keywordflow">return</span> (
<a name="l01502"></a>01502            ((PreemptPriority &amp; (uint32_t)((1UL &lt;&lt; (PreemptPriorityBits)) - 1UL)) &lt;&lt; SubPriorityBits) |
<a name="l01503"></a>01503            ((SubPriority     &amp; (uint32_t)((1UL &lt;&lt; (SubPriorityBits    )) - 1UL)))
<a name="l01504"></a>01504          );
<a name="l01505"></a>01505 }
<a name="l01506"></a>01506 
<a name="l01507"></a>01507 
<a name="l01520"></a>01520 __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga4f23ef94633f75d3c97670a53949003c" title="Decode Priority.">NVIC_DecodePriority</a> (uint32_t Priority, uint32_t PriorityGroup, uint32_t* pPreemptPriority, uint32_t* pSubPriority)
<a name="l01521"></a>01521 {
<a name="l01522"></a>01522   uint32_t PriorityGroupTmp = (PriorityGroup &amp; (uint32_t)0x07UL);   <span class="comment">/* only values 0..7 are used          */</span>
<a name="l01523"></a>01523   uint32_t PreemptPriorityBits;
<a name="l01524"></a>01524   uint32_t SubPriorityBits;
<a name="l01525"></a>01525 
<a name="l01526"></a>01526   PreemptPriorityBits = ((7UL - PriorityGroupTmp) &gt; (uint32_t)(<a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) ? (uint32_t)(<a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>) : (uint32_t)(7UL - PriorityGroupTmp);
<a name="l01527"></a>01527   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(<a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &lt; (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(<a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>));
<a name="l01528"></a>01528 
<a name="l01529"></a>01529   *pPreemptPriority = (Priority &gt;&gt; SubPriorityBits) &amp; (uint32_t)((1UL &lt;&lt; (PreemptPriorityBits)) - 1UL);
<a name="l01530"></a>01530   *pSubPriority     = (Priority                   ) &amp; (uint32_t)((1UL &lt;&lt; (SubPriorityBits    )) - 1UL);
<a name="l01531"></a>01531 }
<a name="l01532"></a>01532 
<a name="l01533"></a>01533 
<a name="l01538"></a>01538 __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga1143dec48d60a3d6f238c4798a87759c" title="System Reset.">NVIC_SystemReset</a>(<span class="keywordtype">void</span>)
<a name="l01539"></a>01539 {
<a name="l01540"></a>01540   __DSB();                                                          <span class="comment">/* Ensure all outstanding memory accesses included</span>
<a name="l01541"></a>01541 <span class="comment">                                                                       buffered write are completed before reset */</span>
<a name="l01542"></a>01542   <a class="code" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR  = (uint32_t)((0x5FAUL &lt;&lt; <a class="code" href="group___c_m_s_i_s___s_c_b.html#gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</a>)    |
<a name="l01543"></a>01543                            (<a class="code" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR &amp; <a class="code" href="group___c_m_s_i_s___s_c_b.html#ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a>) |
<a name="l01544"></a>01544                             <a class="code" href="group___c_m_s_i_s___s_c_b.html#gaae1181119559a5bd36e62afa373fa720">SCB_AIRCR_SYSRESETREQ_Msk</a>    );         <span class="comment">/* Keep priority group unchanged */</span>
<a name="l01545"></a>01545   __DSB();                                                          <span class="comment">/* Ensure completion of memory access */</span>
<a name="l01546"></a>01546   <span class="keywordflow">while</span>(1) { __NOP(); }                                             <span class="comment">/* wait until reset */</span>
<a name="l01547"></a>01547 }
<a name="l01548"></a>01548 
<a name="l01553"></a>01553 <span class="comment">/* ##################################    SysTick function  ############################################ */</span>
<a name="l01560"></a>01560 <span class="preprocessor">#if (__Vendor_SysTickConfig == 0)</span>
<a name="l01561"></a>01561 <span class="preprocessor"></span>
<a name="l01577"></a>01577 __STATIC_INLINE uint32_t <a class="code" href="group___c_m_s_i_s___core___sys_tick_functions.html#gae4e8f0238527c69f522029b93c8e5b78" title="System Tick Configuration.">SysTick_Config</a>(uint32_t ticks)
<a name="l01578"></a>01578 {
<a name="l01579"></a>01579   <span class="keywordflow">if</span> ((ticks - 1UL) &gt; <a class="code" href="group___c_m_s_i_s___sys_tick.html#ga265912a7962f0e1abd170336e579b1b1">SysTick_LOAD_RELOAD_Msk</a>) { <span class="keywordflow">return</span> (1UL); }    <span class="comment">/* Reload value impossible */</span>
<a name="l01580"></a>01580 
<a name="l01581"></a>01581   <a class="code" href="group___c_m_s_i_s__core__base.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;LOAD  = (uint32_t)(ticks - 1UL);                         <span class="comment">/* set reload register */</span>
<a name="l01582"></a>01582   <a class="code" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga2305cbd44aaad792e3a4e538bdaf14f9" title="Set Interrupt Priority.">NVIC_SetPriority</a> (<a class="code" href="group___s_a_m_r21_g18_a__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a>, (1UL &lt;&lt; <a class="code" href="group___s_a_m_r21_e16_a__cmsis.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>) - 1UL); <span class="comment">/* set Priority for Systick Interrupt */</span>
<a name="l01583"></a>01583   <a class="code" href="group___c_m_s_i_s__core__base.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;VAL   = 0UL;                                             <span class="comment">/* Load the SysTick Counter Value */</span>
<a name="l01584"></a>01584   <a class="code" href="group___c_m_s_i_s__core__base.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;CTRL  = <a class="code" href="group___c_m_s_i_s___sys_tick.html#gaa41d06039797423a46596bd313d57373">SysTick_CTRL_CLKSOURCE_Msk</a> |
<a name="l01585"></a>01585                    <a class="code" href="group___c_m_s_i_s___sys_tick.html#ga95bb984266ca764024836a870238a027">SysTick_CTRL_TICKINT_Msk</a>   |
<a name="l01586"></a>01586                    <a class="code" href="group___c_m_s_i_s___sys_tick.html#ga16c9fee0ed0235524bdeb38af328fd1f">SysTick_CTRL_ENABLE_Msk</a>;                         <span class="comment">/* Enable SysTick IRQ and SysTick Timer */</span>
<a name="l01587"></a>01587   <span class="keywordflow">return</span> (0UL);                                                     <span class="comment">/* Function successful */</span>
<a name="l01588"></a>01588 }
<a name="l01589"></a>01589 
<a name="l01590"></a>01590 <span class="preprocessor">#endif</span>
<a name="l01591"></a>01591 <span class="preprocessor"></span>
<a name="l01596"></a>01596 <span class="comment">/* ##################################### Debug In/Output function ########################################### */</span>
<a name="l01603"></a>01603 <span class="keyword">extern</span> <span class="keyword">volatile</span> int32_t <a class="code" href="group___c_m_s_i_s__core___debug_functions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a>;                    
<a name="l01604"></a><a class="code" href="group___c_m_s_i_s__core___debug_functions.html#gaa822cb398ee022b59e9e6c5d7bbb228a">01604</a> <span class="preprocessor">#define                 ITM_RXBUFFER_EMPTY    0x5AA55AA5 </span>
<a name="l01617"></a>01617 <span class="preprocessor">__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)</span>
<a name="l01618"></a>01618 <span class="preprocessor"></span>{
<a name="l01619"></a>01619   <span class="keywordflow">if</span> (((<a class="code" href="group___c_m_s_i_s__core__base.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a>-&gt;TCR &amp; <a class="code" href="group___c_m_s_i_s___i_t_m.html#ga7dd53e3bff24ac09d94e61cb595cb2d9">ITM_TCR_ITMENA_Msk</a>) != 0UL) &amp;&amp;      <span class="comment">/* ITM enabled */</span>
<a name="l01620"></a>01620       ((<a class="code" href="group___c_m_s_i_s__core__base.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a>-&gt;TER &amp; 1UL               ) != 0UL)   )     <span class="comment">/* ITM Port #0 enabled */</span>
<a name="l01621"></a>01621   {
<a name="l01622"></a>01622     <span class="keywordflow">while</span> (<a class="code" href="group___c_m_s_i_s__core__base.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a>-&gt;PORT[0].u32 == 0UL) { __NOP(); }
<a name="l01623"></a>01623     <a class="code" href="group___c_m_s_i_s__core__base.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a>-&gt;PORT[0].u8 = (uint8_t)ch;
<a name="l01624"></a>01624   }
<a name="l01625"></a>01625   <span class="keywordflow">return</span> (ch);
<a name="l01626"></a>01626 }
<a name="l01627"></a>01627 
<a name="l01628"></a>01628 
<a name="l01636"></a>01636 __STATIC_INLINE int32_t <a class="code" href="group___c_m_s_i_s__core___debug_functions.html#gac3ee2c30a1ac4ed34c8a866a17decd53" title="ITM Receive Character.">ITM_ReceiveChar</a> (<span class="keywordtype">void</span>) {
<a name="l01637"></a>01637   int32_t ch = -1;                           <span class="comment">/* no character available */</span>
<a name="l01638"></a>01638 
<a name="l01639"></a>01639   <span class="keywordflow">if</span> (ITM_RxBuffer != <a class="code" href="group___c_m_s_i_s__core___debug_functions.html#gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a>) {
<a name="l01640"></a>01640     ch = <a class="code" href="group___c_m_s_i_s__core___debug_functions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a>;
<a name="l01641"></a>01641     ITM_RxBuffer = <a class="code" href="group___c_m_s_i_s__core___debug_functions.html#gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a>;       <span class="comment">/* ready for next character */</span>
<a name="l01642"></a>01642   }
<a name="l01643"></a>01643 
<a name="l01644"></a>01644   <span class="keywordflow">return</span> (ch);
<a name="l01645"></a>01645 }
<a name="l01646"></a>01646 
<a name="l01647"></a>01647 
<a name="l01655"></a>01655 __STATIC_INLINE int32_t <a class="code" href="group___c_m_s_i_s__core___debug_functions.html#gae61ce9ca5917735325cd93b0fb21dd29" title="ITM Check Character.">ITM_CheckChar</a> (<span class="keywordtype">void</span>) {
<a name="l01656"></a>01656 
<a name="l01657"></a>01657   <span class="keywordflow">if</span> (ITM_RxBuffer == <a class="code" href="group___c_m_s_i_s__core___debug_functions.html#gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a>) {
<a name="l01658"></a>01658     <span class="keywordflow">return</span> (0);                                 <span class="comment">/* no character available */</span>
<a name="l01659"></a>01659   } <span class="keywordflow">else</span> {
<a name="l01660"></a>01660     <span class="keywordflow">return</span> (1);                                 <span class="comment">/*    character available */</span>
<a name="l01661"></a>01661   }
<a name="l01662"></a>01662 }
<a name="l01663"></a>01663 
<a name="l01669"></a>01669 <span class="preprocessor">#ifdef __cplusplus</span>
<a name="l01670"></a>01670 <span class="preprocessor"></span>}
<a name="l01671"></a>01671 <span class="preprocessor">#endif</span>
<a name="l01672"></a>01672 <span class="preprocessor"></span>
<a name="l01673"></a>01673 <span class="preprocessor">#endif </span><span class="comment">/* __CORE_SC300_H_DEPENDANT */</span>
<a name="l01674"></a>01674 
<a name="l01675"></a>01675 <span class="preprocessor">#endif </span><span class="comment">/* __CMSIS_GENERIC */</span>
</pre></div></div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Thu Jun 23 2016 20:43:05 for Atmel Radio by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
