INFO: [VRFC 10-2263] Analyzing Verilog file "D:/coding/Verilog/encoder 8 to 3 with priority/encoder 8 to 3 with priority.srcs/sources_1/new/encoder_wp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder_wp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/coding/Verilog/encoder 8 to 3 with priority/encoder 8 to 3 with priority.srcs/sim_1/new/encoder_wp_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder_wp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/coding/Verilog/encoder 8 to 3 with priority/encoder 8 to 3 with priority.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
