// Seed: 3766307474
module module_0 (
    input tri id_0,
    output tri0 id_1,
    input supply1 id_2,
    output tri0 id_3,
    output wor id_4,
    input tri1 id_5
);
  logic [7:0] id_7;
  assign id_4 = -1;
  assign id_7[-1] = -1'b0;
endmodule
module module_1 (
    input wor id_0,
    input uwire id_1,
    input tri0 id_2,
    output uwire id_3,
    input supply0 id_4,
    input uwire id_5
);
  timeunit 1ps;
  xor primCall (id_3, id_2, id_1, id_0, id_5, id_4);
  module_0 modCall_1 (
      id_2,
      id_3,
      id_2,
      id_3,
      id_3,
      id_2
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2 (
    input supply1 id_0,
    output wire id_1,
    input wire id_2,
    output uwire id_3,
    input wire id_4,
    input tri id_5,
    input supply1 id_6,
    output uwire id_7,
    input tri0 id_8
);
  wire id_10;
  module_0 modCall_1 (
      id_6,
      id_7,
      id_4,
      id_1,
      id_1,
      id_5
  );
endmodule
