
---------- Begin Simulation Statistics ----------
final_tick                                  761932500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  41433                       # Simulator instruction rate (inst/s)
host_mem_usage                                5159404                       # Number of bytes of host memory used
host_op_rate                                    41524                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     4.11                       # Real time elapsed on the host
host_tick_rate                              185331137                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      170331                       # Number of instructions simulated
sim_ops                                        170713                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000762                       # Number of seconds simulated
sim_ticks                                   761932500                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu00.Branches                           22345                       # Number of branches fetched
system.cpu00.committedInsts                    100001                       # Number of instructions committed
system.cpu00.committedOps                      100294                       # Number of ops (including micro ops) committed
system.cpu00.dtb.accesses                           0                       # DTB accesses
system.cpu00.dtb.hits                               0                       # DTB hits
system.cpu00.dtb.misses                             0                       # DTB misses
system.cpu00.dtb.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.idle_fraction                   0.004434                       # Percentage of idle cycles
system.cpu00.itb.accesses                           0                       # DTB accesses
system.cpu00.itb.hits                               0                       # DTB hits
system.cpu00.itb.misses                             0                       # DTB misses
system.cpu00.itb.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.not_idle_fraction               0.995566                       # Percentage of non-idle cycles
system.cpu00.numCycles                        1523865                       # number of cpu cycles simulated
system.cpu00.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.num_busy_cycles             1517108.000009                       # Number of busy cycles
system.cpu00.num_conditional_control_insts        15927                       # number of instructions that are conditional controls
system.cpu00.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu00.num_fp_insts                          12                       # number of float instructions
system.cpu00.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_func_calls                      6418                       # number of times a function call or return occured
system.cpu00.num_idle_cycles              6756.999991                       # Number of idle cycles
system.cpu00.num_int_alu_accesses               98836                       # Number of integer alu accesses
system.cpu00.num_int_insts                      98836                       # number of integer instructions
system.cpu00.num_int_register_reads            120833                       # number of times the integer registers were read
system.cpu00.num_int_register_writes            64478                       # number of times the integer registers were written
system.cpu00.num_load_insts                     20286                       # Number of load instructions
system.cpu00.num_mem_refs                       36551                       # number of memory refs
system.cpu00.num_store_insts                    16265                       # Number of store instructions
system.cpu00.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu00.num_vec_insts                          0                       # number of vector instructions
system.cpu00.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu00.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu00.op_class::No_OpClass                 860      0.86%      0.86% # Class of executed instruction
system.cpu00.op_class::IntAlu                   62920     62.69%     63.55% # Class of executed instruction
system.cpu00.op_class::IntMult                     30      0.03%     63.58% # Class of executed instruction
system.cpu00.op_class::IntDiv                       6      0.01%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatMult                    0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatMultAcc                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatMisc                    0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdMult                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdShift                    0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdAes                      0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdAesMix                   0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash2                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash               0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash2              0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdShaSigma2                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdShaSigma3                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::MemRead                  20571     20.50%     84.08% # Class of executed instruction
system.cpu00.op_class::MemWrite                 15968     15.91%     99.99% # Class of executed instruction
system.cpu00.op_class::FloatMemRead                 0      0.00%     99.99% # Class of executed instruction
system.cpu00.op_class::FloatMemWrite               12      0.01%    100.00% # Class of executed instruction
system.cpu00.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::total                   100367                       # Class of executed instruction
system.cpu00.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::mean        3378500                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::min_value      3378500                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::max_value      3378500                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateResidencyTicks::ON     758554000                       # Cumulative time (in ticks) in various power states
system.cpu00.pwrStateResidencyTicks::CLK_GATED      3378500                       # Cumulative time (in ticks) in various power states
system.cpu00.workload.numSyscalls                  72                       # Number of system calls
system.cpu01.Branches                             923                       # Number of branches fetched
system.cpu01.committedInsts                      4918                       # Number of instructions committed
system.cpu01.committedOps                        4924                       # Number of ops (including micro ops) committed
system.cpu01.dtb.accesses                           0                       # DTB accesses
system.cpu01.dtb.hits                               0                       # DTB hits
system.cpu01.dtb.misses                             0                       # DTB misses
system.cpu01.dtb.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.idle_fraction                   0.980213                       # Percentage of idle cycles
system.cpu01.itb.accesses                           0                       # DTB accesses
system.cpu01.itb.hits                               0                       # DTB hits
system.cpu01.itb.misses                             0                       # DTB misses
system.cpu01.itb.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.not_idle_fraction               0.019787                       # Percentage of non-idle cycles
system.cpu01.numCycles                        1523865                       # number of cpu cycles simulated
system.cpu01.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.num_busy_cycles             30152.001960                       # Number of busy cycles
system.cpu01.num_conditional_control_insts          482                       # number of instructions that are conditional controls
system.cpu01.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu01.num_fp_insts                          12                       # number of float instructions
system.cpu01.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_func_calls                       441                       # number of times a function call or return occured
system.cpu01.num_idle_cycles             1493712.998040                       # Number of idle cycles
system.cpu01.num_int_alu_accesses                4838                       # Number of integer alu accesses
system.cpu01.num_int_insts                       4838                       # number of integer instructions
system.cpu01.num_int_register_reads              5573                       # number of times the integer registers were read
system.cpu01.num_int_register_writes             3589                       # number of times the integer registers were written
system.cpu01.num_load_insts                      1202                       # Number of load instructions
system.cpu01.num_mem_refs                        1781                       # number of memory refs
system.cpu01.num_store_insts                      579                       # Number of store instructions
system.cpu01.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu01.num_vec_insts                          0                       # number of vector instructions
system.cpu01.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu01.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu01.op_class::No_OpClass                  10      0.20%      0.20% # Class of executed instruction
system.cpu01.op_class::IntAlu                    3132     63.58%     63.78% # Class of executed instruction
system.cpu01.op_class::IntMult                      1      0.02%     63.80% # Class of executed instruction
system.cpu01.op_class::IntDiv                       2      0.04%     63.84% # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0      0.00%     63.84% # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0      0.00%     63.84% # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0      0.00%     63.84% # Class of executed instruction
system.cpu01.op_class::FloatMult                    0      0.00%     63.84% # Class of executed instruction
system.cpu01.op_class::FloatMultAcc                 0      0.00%     63.84% # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0      0.00%     63.84% # Class of executed instruction
system.cpu01.op_class::FloatMisc                    0      0.00%     63.84% # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0      0.00%     63.84% # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0      0.00%     63.84% # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0      0.00%     63.84% # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0      0.00%     63.84% # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0      0.00%     63.84% # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0      0.00%     63.84% # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0      0.00%     63.84% # Class of executed instruction
system.cpu01.op_class::SimdMult                     0      0.00%     63.84% # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0      0.00%     63.84% # Class of executed instruction
system.cpu01.op_class::SimdShift                    0      0.00%     63.84% # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0      0.00%     63.84% # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0      0.00%     63.84% # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0      0.00%     63.84% # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0      0.00%     63.84% # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0      0.00%     63.84% # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0      0.00%     63.84% # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0      0.00%     63.84% # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0      0.00%     63.84% # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0      0.00%     63.84% # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0      0.00%     63.84% # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0      0.00%     63.84% # Class of executed instruction
system.cpu01.op_class::SimdAes                      0      0.00%     63.84% # Class of executed instruction
system.cpu01.op_class::SimdAesMix                   0      0.00%     63.84% # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash                 0      0.00%     63.84% # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash2                0      0.00%     63.84% # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash               0      0.00%     63.84% # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash2              0      0.00%     63.84% # Class of executed instruction
system.cpu01.op_class::SimdShaSigma2                0      0.00%     63.84% # Class of executed instruction
system.cpu01.op_class::SimdShaSigma3                0      0.00%     63.84% # Class of executed instruction
system.cpu01.op_class::MemRead                   1206     24.48%     88.33% # Class of executed instruction
system.cpu01.op_class::MemWrite                   563     11.43%     99.76% # Class of executed instruction
system.cpu01.op_class::FloatMemRead                 0      0.00%     99.76% # Class of executed instruction
system.cpu01.op_class::FloatMemWrite               12      0.24%    100.00% # Class of executed instruction
system.cpu01.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::total                     4926                       # Class of executed instruction
system.cpu01.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::mean      162551000                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::min_value    162551000                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::max_value    162551000                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateResidencyTicks::ON     599381500                       # Cumulative time (in ticks) in various power states
system.cpu01.pwrStateResidencyTicks::CLK_GATED    162551000                       # Cumulative time (in ticks) in various power states
system.cpu02.Branches                             918                       # Number of branches fetched
system.cpu02.committedInsts                      4898                       # Number of instructions committed
system.cpu02.committedOps                        4904                       # Number of ops (including micro ops) committed
system.cpu02.dtb.accesses                           0                       # DTB accesses
system.cpu02.dtb.hits                               0                       # DTB hits
system.cpu02.dtb.misses                             0                       # DTB misses
system.cpu02.dtb.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.idle_fraction                   0.982959                       # Percentage of idle cycles
system.cpu02.itb.accesses                           0                       # DTB accesses
system.cpu02.itb.hits                               0                       # DTB hits
system.cpu02.itb.misses                             0                       # DTB misses
system.cpu02.itb.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.not_idle_fraction               0.017041                       # Percentage of non-idle cycles
system.cpu02.numCycles                        1523864                       # number of cpu cycles simulated
system.cpu02.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.num_busy_cycles             25967.984925                       # Number of busy cycles
system.cpu02.num_conditional_control_insts          481                       # number of instructions that are conditional controls
system.cpu02.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu02.num_fp_insts                          12                       # number of float instructions
system.cpu02.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_func_calls                       437                       # number of times a function call or return occured
system.cpu02.num_idle_cycles             1497896.015075                       # Number of idle cycles
system.cpu02.num_int_alu_accesses                4820                       # Number of integer alu accesses
system.cpu02.num_int_insts                       4820                       # number of integer instructions
system.cpu02.num_int_register_reads              5554                       # number of times the integer registers were read
system.cpu02.num_int_register_writes             3575                       # number of times the integer registers were written
system.cpu02.num_load_insts                      1197                       # Number of load instructions
system.cpu02.num_mem_refs                        1775                       # number of memory refs
system.cpu02.num_store_insts                      578                       # Number of store instructions
system.cpu02.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu02.num_vec_insts                          0                       # number of vector instructions
system.cpu02.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu02.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu02.op_class::No_OpClass                  10      0.20%      0.20% # Class of executed instruction
system.cpu02.op_class::IntAlu                    3118     63.55%     63.76% # Class of executed instruction
system.cpu02.op_class::IntMult                      1      0.02%     63.78% # Class of executed instruction
system.cpu02.op_class::IntDiv                       2      0.04%     63.82% # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0      0.00%     63.82% # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0      0.00%     63.82% # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0      0.00%     63.82% # Class of executed instruction
system.cpu02.op_class::FloatMult                    0      0.00%     63.82% # Class of executed instruction
system.cpu02.op_class::FloatMultAcc                 0      0.00%     63.82% # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0      0.00%     63.82% # Class of executed instruction
system.cpu02.op_class::FloatMisc                    0      0.00%     63.82% # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0      0.00%     63.82% # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0      0.00%     63.82% # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0      0.00%     63.82% # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0      0.00%     63.82% # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0      0.00%     63.82% # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0      0.00%     63.82% # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0      0.00%     63.82% # Class of executed instruction
system.cpu02.op_class::SimdMult                     0      0.00%     63.82% # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0      0.00%     63.82% # Class of executed instruction
system.cpu02.op_class::SimdShift                    0      0.00%     63.82% # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0      0.00%     63.82% # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0      0.00%     63.82% # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0      0.00%     63.82% # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0      0.00%     63.82% # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0      0.00%     63.82% # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0      0.00%     63.82% # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0      0.00%     63.82% # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0      0.00%     63.82% # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0      0.00%     63.82% # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0      0.00%     63.82% # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0      0.00%     63.82% # Class of executed instruction
system.cpu02.op_class::SimdAes                      0      0.00%     63.82% # Class of executed instruction
system.cpu02.op_class::SimdAesMix                   0      0.00%     63.82% # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash                 0      0.00%     63.82% # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash2                0      0.00%     63.82% # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash               0      0.00%     63.82% # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash2              0      0.00%     63.82% # Class of executed instruction
system.cpu02.op_class::SimdShaSigma2                0      0.00%     63.82% # Class of executed instruction
system.cpu02.op_class::SimdShaSigma3                0      0.00%     63.82% # Class of executed instruction
system.cpu02.op_class::MemRead                   1201     24.48%     88.30% # Class of executed instruction
system.cpu02.op_class::MemWrite                   562     11.46%     99.76% # Class of executed instruction
system.cpu02.op_class::FloatMemRead                 0      0.00%     99.76% # Class of executed instruction
system.cpu02.op_class::FloatMemWrite               12      0.24%    100.00% # Class of executed instruction
system.cpu02.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::total                     4906                       # Class of executed instruction
system.cpu02.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::mean      153119000                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::min_value    153119000                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::max_value    153119000                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateResidencyTicks::ON     608813500                       # Cumulative time (in ticks) in various power states
system.cpu02.pwrStateResidencyTicks::CLK_GATED    153119000                       # Cumulative time (in ticks) in various power states
system.cpu03.Branches                             925                       # Number of branches fetched
system.cpu03.committedInsts                      4896                       # Number of instructions committed
system.cpu03.committedOps                        4902                       # Number of ops (including micro ops) committed
system.cpu03.dtb.accesses                           0                       # DTB accesses
system.cpu03.dtb.hits                               0                       # DTB hits
system.cpu03.dtb.misses                             0                       # DTB misses
system.cpu03.dtb.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.idle_fraction                   0.982997                       # Percentage of idle cycles
system.cpu03.itb.accesses                           0                       # DTB accesses
system.cpu03.itb.hits                               0                       # DTB hits
system.cpu03.itb.misses                             0                       # DTB misses
system.cpu03.itb.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.not_idle_fraction               0.017003                       # Percentage of non-idle cycles
system.cpu03.numCycles                        1523798                       # number of cpu cycles simulated
system.cpu03.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.num_busy_cycles             25909.862733                       # Number of busy cycles
system.cpu03.num_conditional_control_insts          471                       # number of instructions that are conditional controls
system.cpu03.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu03.num_fp_insts                          12                       # number of float instructions
system.cpu03.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_func_calls                       454                       # number of times a function call or return occured
system.cpu03.num_idle_cycles             1497888.137267                       # Number of idle cycles
system.cpu03.num_int_alu_accesses                4802                       # Number of integer alu accesses
system.cpu03.num_int_insts                       4802                       # number of integer instructions
system.cpu03.num_int_register_reads              5539                       # number of times the integer registers were read
system.cpu03.num_int_register_writes             3565                       # number of times the integer registers were written
system.cpu03.num_load_insts                      1198                       # Number of load instructions
system.cpu03.num_mem_refs                        1773                       # number of memory refs
system.cpu03.num_store_insts                      575                       # Number of store instructions
system.cpu03.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu03.num_vec_insts                          0                       # number of vector instructions
system.cpu03.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu03.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu03.op_class::No_OpClass                  10      0.20%      0.20% # Class of executed instruction
system.cpu03.op_class::IntAlu                    3118     63.58%     63.78% # Class of executed instruction
system.cpu03.op_class::IntMult                      1      0.02%     63.81% # Class of executed instruction
system.cpu03.op_class::IntDiv                       2      0.04%     63.85% # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0      0.00%     63.85% # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0      0.00%     63.85% # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0      0.00%     63.85% # Class of executed instruction
system.cpu03.op_class::FloatMult                    0      0.00%     63.85% # Class of executed instruction
system.cpu03.op_class::FloatMultAcc                 0      0.00%     63.85% # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0      0.00%     63.85% # Class of executed instruction
system.cpu03.op_class::FloatMisc                    0      0.00%     63.85% # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0      0.00%     63.85% # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0      0.00%     63.85% # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0      0.00%     63.85% # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0      0.00%     63.85% # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0      0.00%     63.85% # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0      0.00%     63.85% # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0      0.00%     63.85% # Class of executed instruction
system.cpu03.op_class::SimdMult                     0      0.00%     63.85% # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0      0.00%     63.85% # Class of executed instruction
system.cpu03.op_class::SimdShift                    0      0.00%     63.85% # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0      0.00%     63.85% # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0      0.00%     63.85% # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0      0.00%     63.85% # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0      0.00%     63.85% # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0      0.00%     63.85% # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0      0.00%     63.85% # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0      0.00%     63.85% # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0      0.00%     63.85% # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0      0.00%     63.85% # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0      0.00%     63.85% # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0      0.00%     63.85% # Class of executed instruction
system.cpu03.op_class::SimdAes                      0      0.00%     63.85% # Class of executed instruction
system.cpu03.op_class::SimdAesMix                   0      0.00%     63.85% # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash                 0      0.00%     63.85% # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash2                0      0.00%     63.85% # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash               0      0.00%     63.85% # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash2              0      0.00%     63.85% # Class of executed instruction
system.cpu03.op_class::SimdShaSigma2                0      0.00%     63.85% # Class of executed instruction
system.cpu03.op_class::SimdShaSigma3                0      0.00%     63.85% # Class of executed instruction
system.cpu03.op_class::MemRead                   1202     24.51%     88.36% # Class of executed instruction
system.cpu03.op_class::MemWrite                   559     11.40%     99.76% # Class of executed instruction
system.cpu03.op_class::FloatMemRead                 0      0.00%     99.76% # Class of executed instruction
system.cpu03.op_class::FloatMemWrite               12      0.24%    100.00% # Class of executed instruction
system.cpu03.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::total                     4904                       # Class of executed instruction
system.cpu03.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::mean      141875500                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::min_value    141875500                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::max_value    141875500                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateResidencyTicks::ON     620057000                       # Cumulative time (in ticks) in various power states
system.cpu03.pwrStateResidencyTicks::CLK_GATED    141875500                       # Cumulative time (in ticks) in various power states
system.cpu04.Branches                             924                       # Number of branches fetched
system.cpu04.committedInsts                      4887                       # Number of instructions committed
system.cpu04.committedOps                        4893                       # Number of ops (including micro ops) committed
system.cpu04.dtb.accesses                           0                       # DTB accesses
system.cpu04.dtb.hits                               0                       # DTB hits
system.cpu04.dtb.misses                             0                       # DTB misses
system.cpu04.dtb.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.idle_fraction                   0.982591                       # Percentage of idle cycles
system.cpu04.itb.accesses                           0                       # DTB accesses
system.cpu04.itb.hits                               0                       # DTB hits
system.cpu04.itb.misses                             0                       # DTB misses
system.cpu04.itb.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.not_idle_fraction               0.017409                       # Percentage of non-idle cycles
system.cpu04.numCycles                        1523865                       # number of cpu cycles simulated
system.cpu04.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.num_busy_cycles             26529.001965                       # Number of busy cycles
system.cpu04.num_conditional_control_insts          468                       # number of instructions that are conditional controls
system.cpu04.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu04.num_fp_insts                          12                       # number of float instructions
system.cpu04.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_func_calls                       456                       # number of times a function call or return occured
system.cpu04.num_idle_cycles             1497335.998035                       # Number of idle cycles
system.cpu04.num_int_alu_accesses                4791                       # Number of integer alu accesses
system.cpu04.num_int_insts                       4791                       # number of integer instructions
system.cpu04.num_int_register_reads              5525                       # number of times the integer registers were read
system.cpu04.num_int_register_writes             3558                       # number of times the integer registers were written
system.cpu04.num_load_insts                      1195                       # Number of load instructions
system.cpu04.num_mem_refs                        1769                       # number of memory refs
system.cpu04.num_store_insts                      574                       # Number of store instructions
system.cpu04.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu04.num_vec_insts                          0                       # number of vector instructions
system.cpu04.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu04.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu04.op_class::No_OpClass                  10      0.20%      0.20% # Class of executed instruction
system.cpu04.op_class::IntAlu                    3113     63.60%     63.80% # Class of executed instruction
system.cpu04.op_class::IntMult                      1      0.02%     63.82% # Class of executed instruction
system.cpu04.op_class::IntDiv                       2      0.04%     63.86% # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0      0.00%     63.86% # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0      0.00%     63.86% # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0      0.00%     63.86% # Class of executed instruction
system.cpu04.op_class::FloatMult                    0      0.00%     63.86% # Class of executed instruction
system.cpu04.op_class::FloatMultAcc                 0      0.00%     63.86% # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0      0.00%     63.86% # Class of executed instruction
system.cpu04.op_class::FloatMisc                    0      0.00%     63.86% # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0      0.00%     63.86% # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0      0.00%     63.86% # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0      0.00%     63.86% # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0      0.00%     63.86% # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0      0.00%     63.86% # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0      0.00%     63.86% # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0      0.00%     63.86% # Class of executed instruction
system.cpu04.op_class::SimdMult                     0      0.00%     63.86% # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0      0.00%     63.86% # Class of executed instruction
system.cpu04.op_class::SimdShift                    0      0.00%     63.86% # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0      0.00%     63.86% # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0      0.00%     63.86% # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0      0.00%     63.86% # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0      0.00%     63.86% # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0      0.00%     63.86% # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0      0.00%     63.86% # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0      0.00%     63.86% # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0      0.00%     63.86% # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0      0.00%     63.86% # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0      0.00%     63.86% # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0      0.00%     63.86% # Class of executed instruction
system.cpu04.op_class::SimdAes                      0      0.00%     63.86% # Class of executed instruction
system.cpu04.op_class::SimdAesMix                   0      0.00%     63.86% # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash                 0      0.00%     63.86% # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash2                0      0.00%     63.86% # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash               0      0.00%     63.86% # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash2              0      0.00%     63.86% # Class of executed instruction
system.cpu04.op_class::SimdShaSigma2                0      0.00%     63.86% # Class of executed instruction
system.cpu04.op_class::SimdShaSigma3                0      0.00%     63.86% # Class of executed instruction
system.cpu04.op_class::MemRead                   1199     24.49%     88.36% # Class of executed instruction
system.cpu04.op_class::MemWrite                   558     11.40%     99.75% # Class of executed instruction
system.cpu04.op_class::FloatMemRead                 0      0.00%     99.75% # Class of executed instruction
system.cpu04.op_class::FloatMemWrite               12      0.25%    100.00% # Class of executed instruction
system.cpu04.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::total                     4895                       # Class of executed instruction
system.cpu04.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::mean      128447500                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::min_value    128447500                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::max_value    128447500                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateResidencyTicks::ON     633485000                       # Cumulative time (in ticks) in various power states
system.cpu04.pwrStateResidencyTicks::CLK_GATED    128447500                       # Cumulative time (in ticks) in various power states
system.cpu05.Branches                             923                       # Number of branches fetched
system.cpu05.committedInsts                      4884                       # Number of instructions committed
system.cpu05.committedOps                        4890                       # Number of ops (including micro ops) committed
system.cpu05.dtb.accesses                           0                       # DTB accesses
system.cpu05.dtb.hits                               0                       # DTB hits
system.cpu05.dtb.misses                             0                       # DTB misses
system.cpu05.dtb.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.idle_fraction                   0.983245                       # Percentage of idle cycles
system.cpu05.itb.accesses                           0                       # DTB accesses
system.cpu05.itb.hits                               0                       # DTB hits
system.cpu05.itb.misses                             0                       # DTB misses
system.cpu05.itb.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.not_idle_fraction               0.016755                       # Percentage of non-idle cycles
system.cpu05.numCycles                        1523865                       # number of cpu cycles simulated
system.cpu05.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.num_busy_cycles             25532.001966                       # Number of busy cycles
system.cpu05.num_conditional_control_insts          470                       # number of instructions that are conditional controls
system.cpu05.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu05.num_fp_insts                          12                       # number of float instructions
system.cpu05.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_func_calls                       453                       # number of times a function call or return occured
system.cpu05.num_idle_cycles             1498332.998034                       # Number of idle cycles
system.cpu05.num_int_alu_accesses                4791                       # Number of integer alu accesses
system.cpu05.num_int_insts                       4791                       # number of integer instructions
system.cpu05.num_int_register_reads              5522                       # number of times the integer registers were read
system.cpu05.num_int_register_writes             3557                       # number of times the integer registers were written
system.cpu05.num_load_insts                      1193                       # Number of load instructions
system.cpu05.num_mem_refs                        1766                       # number of memory refs
system.cpu05.num_store_insts                      573                       # Number of store instructions
system.cpu05.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu05.num_vec_insts                          0                       # number of vector instructions
system.cpu05.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu05.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu05.op_class::No_OpClass                  10      0.20%      0.20% # Class of executed instruction
system.cpu05.op_class::IntAlu                    3113     63.63%     63.84% # Class of executed instruction
system.cpu05.op_class::IntMult                      1      0.02%     63.86% # Class of executed instruction
system.cpu05.op_class::IntDiv                       2      0.04%     63.90% # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0      0.00%     63.90% # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0      0.00%     63.90% # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0      0.00%     63.90% # Class of executed instruction
system.cpu05.op_class::FloatMult                    0      0.00%     63.90% # Class of executed instruction
system.cpu05.op_class::FloatMultAcc                 0      0.00%     63.90% # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0      0.00%     63.90% # Class of executed instruction
system.cpu05.op_class::FloatMisc                    0      0.00%     63.90% # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0      0.00%     63.90% # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0      0.00%     63.90% # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0      0.00%     63.90% # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0      0.00%     63.90% # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0      0.00%     63.90% # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0      0.00%     63.90% # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0      0.00%     63.90% # Class of executed instruction
system.cpu05.op_class::SimdMult                     0      0.00%     63.90% # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0      0.00%     63.90% # Class of executed instruction
system.cpu05.op_class::SimdShift                    0      0.00%     63.90% # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0      0.00%     63.90% # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0      0.00%     63.90% # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0      0.00%     63.90% # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0      0.00%     63.90% # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0      0.00%     63.90% # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0      0.00%     63.90% # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0      0.00%     63.90% # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0      0.00%     63.90% # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0      0.00%     63.90% # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0      0.00%     63.90% # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0      0.00%     63.90% # Class of executed instruction
system.cpu05.op_class::SimdAes                      0      0.00%     63.90% # Class of executed instruction
system.cpu05.op_class::SimdAesMix                   0      0.00%     63.90% # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash                 0      0.00%     63.90% # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash2                0      0.00%     63.90% # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash               0      0.00%     63.90% # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash2              0      0.00%     63.90% # Class of executed instruction
system.cpu05.op_class::SimdShaSigma2                0      0.00%     63.90% # Class of executed instruction
system.cpu05.op_class::SimdShaSigma3                0      0.00%     63.90% # Class of executed instruction
system.cpu05.op_class::MemRead                   1197     24.47%     88.37% # Class of executed instruction
system.cpu05.op_class::MemWrite                   557     11.39%     99.75% # Class of executed instruction
system.cpu05.op_class::FloatMemRead                 0      0.00%     99.75% # Class of executed instruction
system.cpu05.op_class::FloatMemWrite               12      0.25%    100.00% # Class of executed instruction
system.cpu05.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::total                     4892                       # Class of executed instruction
system.cpu05.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::mean      117777500                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::min_value    117777500                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::max_value    117777500                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateResidencyTicks::ON     644155000                       # Cumulative time (in ticks) in various power states
system.cpu05.pwrStateResidencyTicks::CLK_GATED    117777500                       # Cumulative time (in ticks) in various power states
system.cpu06.Branches                             917                       # Number of branches fetched
system.cpu06.committedInsts                      4846                       # Number of instructions committed
system.cpu06.committedOps                        4852                       # Number of ops (including micro ops) committed
system.cpu06.dtb.accesses                           0                       # DTB accesses
system.cpu06.dtb.hits                               0                       # DTB hits
system.cpu06.dtb.misses                             0                       # DTB misses
system.cpu06.dtb.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.idle_fraction                   0.983264                       # Percentage of idle cycles
system.cpu06.itb.accesses                           0                       # DTB accesses
system.cpu06.itb.hits                               0                       # DTB hits
system.cpu06.itb.misses                             0                       # DTB misses
system.cpu06.itb.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.not_idle_fraction               0.016736                       # Percentage of non-idle cycles
system.cpu06.numCycles                        1523865                       # number of cpu cycles simulated
system.cpu06.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.num_busy_cycles             25503.001967                       # Number of busy cycles
system.cpu06.num_conditional_control_insts          464                       # number of instructions that are conditional controls
system.cpu06.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu06.num_fp_insts                          12                       # number of float instructions
system.cpu06.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_func_calls                       453                       # number of times a function call or return occured
system.cpu06.num_idle_cycles             1498361.998033                       # Number of idle cycles
system.cpu06.num_int_alu_accesses                4750                       # Number of integer alu accesses
system.cpu06.num_int_insts                       4750                       # number of integer instructions
system.cpu06.num_int_register_reads              5479                       # number of times the integer registers were read
system.cpu06.num_int_register_writes             3527                       # number of times the integer registers were written
system.cpu06.num_load_insts                      1184                       # Number of load instructions
system.cpu06.num_mem_refs                        1753                       # number of memory refs
system.cpu06.num_store_insts                      569                       # Number of store instructions
system.cpu06.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu06.num_vec_insts                          0                       # number of vector instructions
system.cpu06.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu06.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu06.op_class::No_OpClass                  10      0.21%      0.21% # Class of executed instruction
system.cpu06.op_class::IntAlu                    3088     63.62%     63.82% # Class of executed instruction
system.cpu06.op_class::IntMult                      1      0.02%     63.84% # Class of executed instruction
system.cpu06.op_class::IntDiv                       2      0.04%     63.89% # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0      0.00%     63.89% # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0      0.00%     63.89% # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0      0.00%     63.89% # Class of executed instruction
system.cpu06.op_class::FloatMult                    0      0.00%     63.89% # Class of executed instruction
system.cpu06.op_class::FloatMultAcc                 0      0.00%     63.89% # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0      0.00%     63.89% # Class of executed instruction
system.cpu06.op_class::FloatMisc                    0      0.00%     63.89% # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0      0.00%     63.89% # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0      0.00%     63.89% # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0      0.00%     63.89% # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0      0.00%     63.89% # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0      0.00%     63.89% # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0      0.00%     63.89% # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0      0.00%     63.89% # Class of executed instruction
system.cpu06.op_class::SimdMult                     0      0.00%     63.89% # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0      0.00%     63.89% # Class of executed instruction
system.cpu06.op_class::SimdShift                    0      0.00%     63.89% # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0      0.00%     63.89% # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0      0.00%     63.89% # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0      0.00%     63.89% # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0      0.00%     63.89% # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0      0.00%     63.89% # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0      0.00%     63.89% # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0      0.00%     63.89% # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0      0.00%     63.89% # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0      0.00%     63.89% # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0      0.00%     63.89% # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0      0.00%     63.89% # Class of executed instruction
system.cpu06.op_class::SimdAes                      0      0.00%     63.89% # Class of executed instruction
system.cpu06.op_class::SimdAesMix                   0      0.00%     63.89% # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash                 0      0.00%     63.89% # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash2                0      0.00%     63.89% # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash               0      0.00%     63.89% # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash2              0      0.00%     63.89% # Class of executed instruction
system.cpu06.op_class::SimdShaSigma2                0      0.00%     63.89% # Class of executed instruction
system.cpu06.op_class::SimdShaSigma3                0      0.00%     63.89% # Class of executed instruction
system.cpu06.op_class::MemRead                   1188     24.47%     88.36% # Class of executed instruction
system.cpu06.op_class::MemWrite                   553     11.39%     99.75% # Class of executed instruction
system.cpu06.op_class::FloatMemRead                 0      0.00%     99.75% # Class of executed instruction
system.cpu06.op_class::FloatMemWrite               12      0.25%    100.00% # Class of executed instruction
system.cpu06.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::total                     4854                       # Class of executed instruction
system.cpu06.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::mean      106330000                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::min_value    106330000                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::max_value    106330000                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateResidencyTicks::ON     655602500                       # Cumulative time (in ticks) in various power states
system.cpu06.pwrStateResidencyTicks::CLK_GATED    106330000                       # Cumulative time (in ticks) in various power states
system.cpu07.Branches                             916                       # Number of branches fetched
system.cpu07.committedInsts                      4839                       # Number of instructions committed
system.cpu07.committedOps                        4845                       # Number of ops (including micro ops) committed
system.cpu07.dtb.accesses                           0                       # DTB accesses
system.cpu07.dtb.hits                               0                       # DTB hits
system.cpu07.dtb.misses                             0                       # DTB misses
system.cpu07.dtb.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.idle_fraction                   0.983235                       # Percentage of idle cycles
system.cpu07.itb.accesses                           0                       # DTB accesses
system.cpu07.itb.hits                               0                       # DTB hits
system.cpu07.itb.misses                             0                       # DTB misses
system.cpu07.itb.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.not_idle_fraction               0.016765                       # Percentage of non-idle cycles
system.cpu07.numCycles                        1523864                       # number of cpu cycles simulated
system.cpu07.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.num_busy_cycles             25546.985202                       # Number of busy cycles
system.cpu07.num_conditional_control_insts          464                       # number of instructions that are conditional controls
system.cpu07.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu07.num_fp_insts                          12                       # number of float instructions
system.cpu07.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_func_calls                       452                       # number of times a function call or return occured
system.cpu07.num_idle_cycles             1498317.014798                       # Number of idle cycles
system.cpu07.num_int_alu_accesses                4744                       # Number of integer alu accesses
system.cpu07.num_int_insts                       4744                       # number of integer instructions
system.cpu07.num_int_register_reads              5469                       # number of times the integer registers were read
system.cpu07.num_int_register_writes             3522                       # number of times the integer registers were written
system.cpu07.num_load_insts                      1181                       # Number of load instructions
system.cpu07.num_mem_refs                        1749                       # number of memory refs
system.cpu07.num_store_insts                      568                       # Number of store instructions
system.cpu07.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu07.num_vec_insts                          0                       # number of vector instructions
system.cpu07.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu07.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu07.op_class::No_OpClass                  10      0.21%      0.21% # Class of executed instruction
system.cpu07.op_class::IntAlu                    3085     63.65%     63.85% # Class of executed instruction
system.cpu07.op_class::IntMult                      1      0.02%     63.87% # Class of executed instruction
system.cpu07.op_class::IntDiv                       2      0.04%     63.92% # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0      0.00%     63.92% # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0      0.00%     63.92% # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0      0.00%     63.92% # Class of executed instruction
system.cpu07.op_class::FloatMult                    0      0.00%     63.92% # Class of executed instruction
system.cpu07.op_class::FloatMultAcc                 0      0.00%     63.92% # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0      0.00%     63.92% # Class of executed instruction
system.cpu07.op_class::FloatMisc                    0      0.00%     63.92% # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0      0.00%     63.92% # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0      0.00%     63.92% # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0      0.00%     63.92% # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0      0.00%     63.92% # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0      0.00%     63.92% # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0      0.00%     63.92% # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0      0.00%     63.92% # Class of executed instruction
system.cpu07.op_class::SimdMult                     0      0.00%     63.92% # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0      0.00%     63.92% # Class of executed instruction
system.cpu07.op_class::SimdShift                    0      0.00%     63.92% # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0      0.00%     63.92% # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0      0.00%     63.92% # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0      0.00%     63.92% # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0      0.00%     63.92% # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0      0.00%     63.92% # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0      0.00%     63.92% # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0      0.00%     63.92% # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0      0.00%     63.92% # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0      0.00%     63.92% # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0      0.00%     63.92% # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0      0.00%     63.92% # Class of executed instruction
system.cpu07.op_class::SimdAes                      0      0.00%     63.92% # Class of executed instruction
system.cpu07.op_class::SimdAesMix                   0      0.00%     63.92% # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash                 0      0.00%     63.92% # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash2                0      0.00%     63.92% # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash               0      0.00%     63.92% # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash2              0      0.00%     63.92% # Class of executed instruction
system.cpu07.op_class::SimdShaSigma2                0      0.00%     63.92% # Class of executed instruction
system.cpu07.op_class::SimdShaSigma3                0      0.00%     63.92% # Class of executed instruction
system.cpu07.op_class::MemRead                   1185     24.45%     88.36% # Class of executed instruction
system.cpu07.op_class::MemWrite                   552     11.39%     99.75% # Class of executed instruction
system.cpu07.op_class::FloatMemRead                 0      0.00%     99.75% # Class of executed instruction
system.cpu07.op_class::FloatMemWrite               12      0.25%    100.00% # Class of executed instruction
system.cpu07.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::total                     4847                       # Class of executed instruction
system.cpu07.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::mean       92983500                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::min_value     92983500                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::max_value     92983500                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateResidencyTicks::ON     668949000                       # Cumulative time (in ticks) in various power states
system.cpu07.pwrStateResidencyTicks::CLK_GATED     92983500                       # Cumulative time (in ticks) in various power states
system.cpu08.Branches                             905                       # Number of branches fetched
system.cpu08.committedInsts                      4790                       # Number of instructions committed
system.cpu08.committedOps                        4796                       # Number of ops (including micro ops) committed
system.cpu08.dtb.accesses                           0                       # DTB accesses
system.cpu08.dtb.hits                               0                       # DTB hits
system.cpu08.dtb.misses                             0                       # DTB misses
system.cpu08.dtb.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.idle_fraction                   0.982997                       # Percentage of idle cycles
system.cpu08.itb.accesses                           0                       # DTB accesses
system.cpu08.itb.hits                               0                       # DTB hits
system.cpu08.itb.misses                             0                       # DTB misses
system.cpu08.itb.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.not_idle_fraction               0.017003                       # Percentage of non-idle cycles
system.cpu08.numCycles                        1523864                       # number of cpu cycles simulated
system.cpu08.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.num_busy_cycles             25909.984963                       # Number of busy cycles
system.cpu08.num_conditional_control_insts          460                       # number of instructions that are conditional controls
system.cpu08.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu08.num_fp_insts                          12                       # number of float instructions
system.cpu08.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_func_calls                       445                       # number of times a function call or return occured
system.cpu08.num_idle_cycles             1497954.015037                       # Number of idle cycles
system.cpu08.num_int_alu_accesses                4698                       # Number of integer alu accesses
system.cpu08.num_int_insts                       4698                       # number of integer instructions
system.cpu08.num_int_register_reads              5417                       # number of times the integer registers were read
system.cpu08.num_int_register_writes             3487                       # number of times the integer registers were written
system.cpu08.num_load_insts                      1170                       # Number of load instructions
system.cpu08.num_mem_refs                        1734                       # number of memory refs
system.cpu08.num_store_insts                      564                       # Number of store instructions
system.cpu08.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu08.num_vec_insts                          0                       # number of vector instructions
system.cpu08.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu08.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu08.op_class::No_OpClass                  10      0.21%      0.21% # Class of executed instruction
system.cpu08.op_class::IntAlu                    3051     63.59%     63.80% # Class of executed instruction
system.cpu08.op_class::IntMult                      1      0.02%     63.82% # Class of executed instruction
system.cpu08.op_class::IntDiv                       2      0.04%     63.86% # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0      0.00%     63.86% # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0      0.00%     63.86% # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0      0.00%     63.86% # Class of executed instruction
system.cpu08.op_class::FloatMult                    0      0.00%     63.86% # Class of executed instruction
system.cpu08.op_class::FloatMultAcc                 0      0.00%     63.86% # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0      0.00%     63.86% # Class of executed instruction
system.cpu08.op_class::FloatMisc                    0      0.00%     63.86% # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0      0.00%     63.86% # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0      0.00%     63.86% # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0      0.00%     63.86% # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0      0.00%     63.86% # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0      0.00%     63.86% # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0      0.00%     63.86% # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0      0.00%     63.86% # Class of executed instruction
system.cpu08.op_class::SimdMult                     0      0.00%     63.86% # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0      0.00%     63.86% # Class of executed instruction
system.cpu08.op_class::SimdShift                    0      0.00%     63.86% # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0      0.00%     63.86% # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0      0.00%     63.86% # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0      0.00%     63.86% # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0      0.00%     63.86% # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0      0.00%     63.86% # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0      0.00%     63.86% # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0      0.00%     63.86% # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0      0.00%     63.86% # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0      0.00%     63.86% # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0      0.00%     63.86% # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0      0.00%     63.86% # Class of executed instruction
system.cpu08.op_class::SimdAes                      0      0.00%     63.86% # Class of executed instruction
system.cpu08.op_class::SimdAesMix                   0      0.00%     63.86% # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash                 0      0.00%     63.86% # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash2                0      0.00%     63.86% # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash               0      0.00%     63.86% # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash2              0      0.00%     63.86% # Class of executed instruction
system.cpu08.op_class::SimdShaSigma2                0      0.00%     63.86% # Class of executed instruction
system.cpu08.op_class::SimdShaSigma3                0      0.00%     63.86% # Class of executed instruction
system.cpu08.op_class::MemRead                   1174     24.47%     88.33% # Class of executed instruction
system.cpu08.op_class::MemWrite                   548     11.42%     99.75% # Class of executed instruction
system.cpu08.op_class::FloatMemRead                 0      0.00%     99.75% # Class of executed instruction
system.cpu08.op_class::FloatMemWrite               12      0.25%    100.00% # Class of executed instruction
system.cpu08.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::total                     4798                       # Class of executed instruction
system.cpu08.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::mean       81908500                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::min_value     81908500                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::max_value     81908500                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateResidencyTicks::ON     680024000                       # Cumulative time (in ticks) in various power states
system.cpu08.pwrStateResidencyTicks::CLK_GATED     81908500                       # Cumulative time (in ticks) in various power states
system.cpu09.Branches                             899                       # Number of branches fetched
system.cpu09.committedInsts                      4745                       # Number of instructions committed
system.cpu09.committedOps                        4751                       # Number of ops (including micro ops) committed
system.cpu09.dtb.accesses                           0                       # DTB accesses
system.cpu09.dtb.hits                               0                       # DTB hits
system.cpu09.dtb.misses                             0                       # DTB misses
system.cpu09.dtb.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.idle_fraction                   0.983624                       # Percentage of idle cycles
system.cpu09.itb.accesses                           0                       # DTB accesses
system.cpu09.itb.hits                               0                       # DTB hits
system.cpu09.itb.misses                             0                       # DTB misses
system.cpu09.itb.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.not_idle_fraction               0.016376                       # Percentage of non-idle cycles
system.cpu09.numCycles                        1523865                       # number of cpu cycles simulated
system.cpu09.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.num_busy_cycles             24955.001967                       # Number of busy cycles
system.cpu09.num_conditional_control_insts          453                       # number of instructions that are conditional controls
system.cpu09.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu09.num_fp_insts                          12                       # number of float instructions
system.cpu09.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_func_calls                       446                       # number of times a function call or return occured
system.cpu09.num_idle_cycles             1498909.998033                       # Number of idle cycles
system.cpu09.num_int_alu_accesses                4649                       # Number of integer alu accesses
system.cpu09.num_int_insts                       4649                       # number of integer instructions
system.cpu09.num_int_register_reads              5363                       # number of times the integer registers were read
system.cpu09.num_int_register_writes             3451                       # number of times the integer registers were written
system.cpu09.num_load_insts                      1160                       # Number of load instructions
system.cpu09.num_mem_refs                        1719                       # number of memory refs
system.cpu09.num_store_insts                      559                       # Number of store instructions
system.cpu09.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu09.num_vec_insts                          0                       # number of vector instructions
system.cpu09.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu09.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu09.op_class::No_OpClass                  10      0.21%      0.21% # Class of executed instruction
system.cpu09.op_class::IntAlu                    3021     63.56%     63.77% # Class of executed instruction
system.cpu09.op_class::IntMult                      1      0.02%     63.79% # Class of executed instruction
system.cpu09.op_class::IntDiv                       2      0.04%     63.83% # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0      0.00%     63.83% # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0      0.00%     63.83% # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0      0.00%     63.83% # Class of executed instruction
system.cpu09.op_class::FloatMult                    0      0.00%     63.83% # Class of executed instruction
system.cpu09.op_class::FloatMultAcc                 0      0.00%     63.83% # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0      0.00%     63.83% # Class of executed instruction
system.cpu09.op_class::FloatMisc                    0      0.00%     63.83% # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0      0.00%     63.83% # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0      0.00%     63.83% # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0      0.00%     63.83% # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0      0.00%     63.83% # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0      0.00%     63.83% # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0      0.00%     63.83% # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0      0.00%     63.83% # Class of executed instruction
system.cpu09.op_class::SimdMult                     0      0.00%     63.83% # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0      0.00%     63.83% # Class of executed instruction
system.cpu09.op_class::SimdShift                    0      0.00%     63.83% # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0      0.00%     63.83% # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0      0.00%     63.83% # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0      0.00%     63.83% # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0      0.00%     63.83% # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0      0.00%     63.83% # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0      0.00%     63.83% # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0      0.00%     63.83% # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0      0.00%     63.83% # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0      0.00%     63.83% # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0      0.00%     63.83% # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0      0.00%     63.83% # Class of executed instruction
system.cpu09.op_class::SimdAes                      0      0.00%     63.83% # Class of executed instruction
system.cpu09.op_class::SimdAesMix                   0      0.00%     63.83% # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash                 0      0.00%     63.83% # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash2                0      0.00%     63.83% # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash               0      0.00%     63.83% # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash2              0      0.00%     63.83% # Class of executed instruction
system.cpu09.op_class::SimdShaSigma2                0      0.00%     63.83% # Class of executed instruction
system.cpu09.op_class::SimdShaSigma3                0      0.00%     63.83% # Class of executed instruction
system.cpu09.op_class::MemRead                   1164     24.49%     88.32% # Class of executed instruction
system.cpu09.op_class::MemWrite                   543     11.42%     99.75% # Class of executed instruction
system.cpu09.op_class::FloatMemRead                 0      0.00%     99.75% # Class of executed instruction
system.cpu09.op_class::FloatMemWrite               12      0.25%    100.00% # Class of executed instruction
system.cpu09.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::total                     4753                       # Class of executed instruction
system.cpu09.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::mean       70251000                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::min_value     70251000                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::max_value     70251000                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateResidencyTicks::ON     691681500                       # Cumulative time (in ticks) in various power states
system.cpu09.pwrStateResidencyTicks::CLK_GATED     70251000                       # Cumulative time (in ticks) in various power states
system.cpu10.Branches                             885                       # Number of branches fetched
system.cpu10.committedInsts                      4672                       # Number of instructions committed
system.cpu10.committedOps                        4678                       # Number of ops (including micro ops) committed
system.cpu10.dtb.accesses                           0                       # DTB accesses
system.cpu10.dtb.hits                               0                       # DTB hits
system.cpu10.dtb.misses                             0                       # DTB misses
system.cpu10.dtb.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.idle_fraction                   0.983766                       # Percentage of idle cycles
system.cpu10.itb.accesses                           0                       # DTB accesses
system.cpu10.itb.hits                               0                       # DTB hits
system.cpu10.itb.misses                             0                       # DTB misses
system.cpu10.itb.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.not_idle_fraction               0.016234                       # Percentage of non-idle cycles
system.cpu10.numCycles                        1523865                       # number of cpu cycles simulated
system.cpu10.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.num_busy_cycles             24739.001968                       # Number of busy cycles
system.cpu10.num_conditional_control_insts          447                       # number of instructions that are conditional controls
system.cpu10.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu10.num_fp_insts                          12                       # number of float instructions
system.cpu10.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_func_calls                       438                       # number of times a function call or return occured
system.cpu10.num_idle_cycles             1499125.998032                       # Number of idle cycles
system.cpu10.num_int_alu_accesses                4578                       # Number of integer alu accesses
system.cpu10.num_int_insts                       4578                       # number of integer instructions
system.cpu10.num_int_register_reads              5283                       # number of times the integer registers were read
system.cpu10.num_int_register_writes             3397                       # number of times the integer registers were written
system.cpu10.num_load_insts                      1142                       # Number of load instructions
system.cpu10.num_mem_refs                        1693                       # number of memory refs
system.cpu10.num_store_insts                      551                       # Number of store instructions
system.cpu10.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu10.num_vec_insts                          0                       # number of vector instructions
system.cpu10.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu10.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu10.op_class::No_OpClass                  10      0.21%      0.21% # Class of executed instruction
system.cpu10.op_class::IntAlu                    2974     63.55%     63.76% # Class of executed instruction
system.cpu10.op_class::IntMult                      1      0.02%     63.78% # Class of executed instruction
system.cpu10.op_class::IntDiv                       2      0.04%     63.82% # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0      0.00%     63.82% # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0      0.00%     63.82% # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0      0.00%     63.82% # Class of executed instruction
system.cpu10.op_class::FloatMult                    0      0.00%     63.82% # Class of executed instruction
system.cpu10.op_class::FloatMultAcc                 0      0.00%     63.82% # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0      0.00%     63.82% # Class of executed instruction
system.cpu10.op_class::FloatMisc                    0      0.00%     63.82% # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0      0.00%     63.82% # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0      0.00%     63.82% # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0      0.00%     63.82% # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0      0.00%     63.82% # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0      0.00%     63.82% # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0      0.00%     63.82% # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0      0.00%     63.82% # Class of executed instruction
system.cpu10.op_class::SimdMult                     0      0.00%     63.82% # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0      0.00%     63.82% # Class of executed instruction
system.cpu10.op_class::SimdShift                    0      0.00%     63.82% # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0      0.00%     63.82% # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0      0.00%     63.82% # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0      0.00%     63.82% # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0      0.00%     63.82% # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0      0.00%     63.82% # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0      0.00%     63.82% # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0      0.00%     63.82% # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0      0.00%     63.82% # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0      0.00%     63.82% # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0      0.00%     63.82% # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0      0.00%     63.82% # Class of executed instruction
system.cpu10.op_class::SimdAes                      0      0.00%     63.82% # Class of executed instruction
system.cpu10.op_class::SimdAesMix                   0      0.00%     63.82% # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash                 0      0.00%     63.82% # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash2                0      0.00%     63.82% # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash               0      0.00%     63.82% # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash2              0      0.00%     63.82% # Class of executed instruction
system.cpu10.op_class::SimdShaSigma2                0      0.00%     63.82% # Class of executed instruction
system.cpu10.op_class::SimdShaSigma3                0      0.00%     63.82% # Class of executed instruction
system.cpu10.op_class::MemRead                   1146     24.49%     88.31% # Class of executed instruction
system.cpu10.op_class::MemWrite                   535     11.43%     99.74% # Class of executed instruction
system.cpu10.op_class::FloatMemRead                 0      0.00%     99.74% # Class of executed instruction
system.cpu10.op_class::FloatMemWrite               12      0.26%    100.00% # Class of executed instruction
system.cpu10.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::total                     4680                       # Class of executed instruction
system.cpu10.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::mean       59538500                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::min_value     59538500                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::max_value     59538500                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateResidencyTicks::ON     702394000                       # Cumulative time (in ticks) in various power states
system.cpu10.pwrStateResidencyTicks::CLK_GATED     59538500                       # Cumulative time (in ticks) in various power states
system.cpu11.Branches                             860                       # Number of branches fetched
system.cpu11.committedInsts                      4536                       # Number of instructions committed
system.cpu11.committedOps                        4542                       # Number of ops (including micro ops) committed
system.cpu11.dtb.accesses                           0                       # DTB accesses
system.cpu11.dtb.hits                               0                       # DTB hits
system.cpu11.dtb.misses                             0                       # DTB misses
system.cpu11.dtb.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.idle_fraction                   0.983491                       # Percentage of idle cycles
system.cpu11.itb.accesses                           0                       # DTB accesses
system.cpu11.itb.hits                               0                       # DTB hits
system.cpu11.itb.misses                             0                       # DTB misses
system.cpu11.itb.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.not_idle_fraction               0.016509                       # Percentage of non-idle cycles
system.cpu11.numCycles                        1523865                       # number of cpu cycles simulated
system.cpu11.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.num_busy_cycles             25157.001967                       # Number of busy cycles
system.cpu11.num_conditional_control_insts          434                       # number of instructions that are conditional controls
system.cpu11.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu11.num_fp_insts                          12                       # number of float instructions
system.cpu11.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_func_calls                       426                       # number of times a function call or return occured
system.cpu11.num_idle_cycles             1498707.998033                       # Number of idle cycles
system.cpu11.num_int_alu_accesses                4445                       # Number of integer alu accesses
system.cpu11.num_int_insts                       4445                       # number of integer instructions
system.cpu11.num_int_register_reads              5126                       # number of times the integer registers were read
system.cpu11.num_int_register_writes             3297                       # number of times the integer registers were written
system.cpu11.num_load_insts                      1106                       # Number of load instructions
system.cpu11.num_mem_refs                        1642                       # number of memory refs
system.cpu11.num_store_insts                      536                       # Number of store instructions
system.cpu11.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu11.num_vec_insts                          0                       # number of vector instructions
system.cpu11.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu11.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu11.op_class::No_OpClass                  10      0.22%      0.22% # Class of executed instruction
system.cpu11.op_class::IntAlu                    2889     63.58%     63.80% # Class of executed instruction
system.cpu11.op_class::IntMult                      1      0.02%     63.82% # Class of executed instruction
system.cpu11.op_class::IntDiv                       2      0.04%     63.86% # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0      0.00%     63.86% # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0      0.00%     63.86% # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0      0.00%     63.86% # Class of executed instruction
system.cpu11.op_class::FloatMult                    0      0.00%     63.86% # Class of executed instruction
system.cpu11.op_class::FloatMultAcc                 0      0.00%     63.86% # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0      0.00%     63.86% # Class of executed instruction
system.cpu11.op_class::FloatMisc                    0      0.00%     63.86% # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0      0.00%     63.86% # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0      0.00%     63.86% # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0      0.00%     63.86% # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0      0.00%     63.86% # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0      0.00%     63.86% # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0      0.00%     63.86% # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0      0.00%     63.86% # Class of executed instruction
system.cpu11.op_class::SimdMult                     0      0.00%     63.86% # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0      0.00%     63.86% # Class of executed instruction
system.cpu11.op_class::SimdShift                    0      0.00%     63.86% # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0      0.00%     63.86% # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0      0.00%     63.86% # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0      0.00%     63.86% # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0      0.00%     63.86% # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0      0.00%     63.86% # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0      0.00%     63.86% # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0      0.00%     63.86% # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0      0.00%     63.86% # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0      0.00%     63.86% # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0      0.00%     63.86% # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0      0.00%     63.86% # Class of executed instruction
system.cpu11.op_class::SimdAes                      0      0.00%     63.86% # Class of executed instruction
system.cpu11.op_class::SimdAesMix                   0      0.00%     63.86% # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash                 0      0.00%     63.86% # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash2                0      0.00%     63.86% # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash               0      0.00%     63.86% # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash2              0      0.00%     63.86% # Class of executed instruction
system.cpu11.op_class::SimdShaSigma2                0      0.00%     63.86% # Class of executed instruction
system.cpu11.op_class::SimdShaSigma3                0      0.00%     63.86% # Class of executed instruction
system.cpu11.op_class::MemRead                   1110     24.43%     88.29% # Class of executed instruction
system.cpu11.op_class::MemWrite                   520     11.44%     99.74% # Class of executed instruction
system.cpu11.op_class::FloatMemRead                 0      0.00%     99.74% # Class of executed instruction
system.cpu11.op_class::FloatMemWrite               12      0.26%    100.00% # Class of executed instruction
system.cpu11.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::total                     4544                       # Class of executed instruction
system.cpu11.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::mean       46493500                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::min_value     46493500                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::max_value     46493500                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateResidencyTicks::ON     715439000                       # Cumulative time (in ticks) in various power states
system.cpu11.pwrStateResidencyTicks::CLK_GATED     46493500                       # Cumulative time (in ticks) in various power states
system.cpu12.Branches                             841                       # Number of branches fetched
system.cpu12.committedInsts                      4437                       # Number of instructions committed
system.cpu12.committedOps                        4443                       # Number of ops (including micro ops) committed
system.cpu12.dtb.accesses                           0                       # DTB accesses
system.cpu12.dtb.hits                               0                       # DTB hits
system.cpu12.dtb.misses                             0                       # DTB misses
system.cpu12.dtb.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.idle_fraction                   0.983441                       # Percentage of idle cycles
system.cpu12.itb.accesses                           0                       # DTB accesses
system.cpu12.itb.hits                               0                       # DTB hits
system.cpu12.itb.misses                             0                       # DTB misses
system.cpu12.itb.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.not_idle_fraction               0.016559                       # Percentage of non-idle cycles
system.cpu12.numCycles                        1523865                       # number of cpu cycles simulated
system.cpu12.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.num_busy_cycles             25233.001967                       # Number of busy cycles
system.cpu12.num_conditional_control_insts          426                       # number of instructions that are conditional controls
system.cpu12.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu12.num_fp_insts                          12                       # number of float instructions
system.cpu12.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_func_calls                       415                       # number of times a function call or return occured
system.cpu12.num_idle_cycles             1498631.998033                       # Number of idle cycles
system.cpu12.num_int_alu_accesses                4349                       # Number of integer alu accesses
system.cpu12.num_int_insts                       4349                       # number of integer instructions
system.cpu12.num_int_register_reads              5018                       # number of times the integer registers were read
system.cpu12.num_int_register_writes             3223                       # number of times the integer registers were written
system.cpu12.num_load_insts                      1082                       # Number of load instructions
system.cpu12.num_mem_refs                        1609                       # number of memory refs
system.cpu12.num_store_insts                      527                       # Number of store instructions
system.cpu12.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu12.num_vec_insts                          0                       # number of vector instructions
system.cpu12.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu12.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu12.op_class::No_OpClass                  10      0.22%      0.22% # Class of executed instruction
system.cpu12.op_class::IntAlu                    2823     63.51%     63.73% # Class of executed instruction
system.cpu12.op_class::IntMult                      1      0.02%     63.76% # Class of executed instruction
system.cpu12.op_class::IntDiv                       2      0.04%     63.80% # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0      0.00%     63.80% # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0      0.00%     63.80% # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0      0.00%     63.80% # Class of executed instruction
system.cpu12.op_class::FloatMult                    0      0.00%     63.80% # Class of executed instruction
system.cpu12.op_class::FloatMultAcc                 0      0.00%     63.80% # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0      0.00%     63.80% # Class of executed instruction
system.cpu12.op_class::FloatMisc                    0      0.00%     63.80% # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0      0.00%     63.80% # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0      0.00%     63.80% # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0      0.00%     63.80% # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0      0.00%     63.80% # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0      0.00%     63.80% # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0      0.00%     63.80% # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0      0.00%     63.80% # Class of executed instruction
system.cpu12.op_class::SimdMult                     0      0.00%     63.80% # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0      0.00%     63.80% # Class of executed instruction
system.cpu12.op_class::SimdShift                    0      0.00%     63.80% # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0      0.00%     63.80% # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0      0.00%     63.80% # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0      0.00%     63.80% # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0      0.00%     63.80% # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0      0.00%     63.80% # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0      0.00%     63.80% # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0      0.00%     63.80% # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0      0.00%     63.80% # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0      0.00%     63.80% # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0      0.00%     63.80% # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0      0.00%     63.80% # Class of executed instruction
system.cpu12.op_class::SimdAes                      0      0.00%     63.80% # Class of executed instruction
system.cpu12.op_class::SimdAesMix                   0      0.00%     63.80% # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash                 0      0.00%     63.80% # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash2                0      0.00%     63.80% # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash               0      0.00%     63.80% # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash2              0      0.00%     63.80% # Class of executed instruction
system.cpu12.op_class::SimdShaSigma2                0      0.00%     63.80% # Class of executed instruction
system.cpu12.op_class::SimdShaSigma3                0      0.00%     63.80% # Class of executed instruction
system.cpu12.op_class::MemRead                   1086     24.43%     88.23% # Class of executed instruction
system.cpu12.op_class::MemWrite                   511     11.50%     99.73% # Class of executed instruction
system.cpu12.op_class::FloatMemRead                 0      0.00%     99.73% # Class of executed instruction
system.cpu12.op_class::FloatMemWrite               12      0.27%    100.00% # Class of executed instruction
system.cpu12.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::total                     4445                       # Class of executed instruction
system.cpu12.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::mean       34918000                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::min_value     34918000                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::max_value     34918000                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateResidencyTicks::ON     727014500                       # Cumulative time (in ticks) in various power states
system.cpu12.pwrStateResidencyTicks::CLK_GATED     34918000                       # Cumulative time (in ticks) in various power states
system.cpu13.Branches                             835                       # Number of branches fetched
system.cpu13.committedInsts                      4406                       # Number of instructions committed
system.cpu13.committedOps                        4412                       # Number of ops (including micro ops) committed
system.cpu13.dtb.accesses                           0                       # DTB accesses
system.cpu13.dtb.hits                               0                       # DTB hits
system.cpu13.dtb.misses                             0                       # DTB misses
system.cpu13.dtb.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.idle_fraction                   0.983868                       # Percentage of idle cycles
system.cpu13.itb.accesses                           0                       # DTB accesses
system.cpu13.itb.hits                               0                       # DTB hits
system.cpu13.itb.misses                             0                       # DTB misses
system.cpu13.itb.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.not_idle_fraction               0.016132                       # Percentage of non-idle cycles
system.cpu13.numCycles                        1523864                       # number of cpu cycles simulated
system.cpu13.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.num_busy_cycles             24582.985836                       # Number of busy cycles
system.cpu13.num_conditional_control_insts          423                       # number of instructions that are conditional controls
system.cpu13.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu13.num_fp_insts                          12                       # number of float instructions
system.cpu13.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_func_calls                       412                       # number of times a function call or return occured
system.cpu13.num_idle_cycles             1499281.014164                       # Number of idle cycles
system.cpu13.num_int_alu_accesses                4319                       # Number of integer alu accesses
system.cpu13.num_int_insts                       4319                       # number of integer instructions
system.cpu13.num_int_register_reads              4985                       # number of times the integer registers were read
system.cpu13.num_int_register_writes             3200                       # number of times the integer registers were written
system.cpu13.num_load_insts                      1075                       # Number of load instructions
system.cpu13.num_mem_refs                        1599                       # number of memory refs
system.cpu13.num_store_insts                      524                       # Number of store instructions
system.cpu13.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu13.num_vec_insts                          0                       # number of vector instructions
system.cpu13.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu13.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu13.op_class::No_OpClass                  10      0.23%      0.23% # Class of executed instruction
system.cpu13.op_class::IntAlu                    2802     63.48%     63.71% # Class of executed instruction
system.cpu13.op_class::IntMult                      1      0.02%     63.73% # Class of executed instruction
system.cpu13.op_class::IntDiv                       2      0.05%     63.77% # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0      0.00%     63.77% # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0      0.00%     63.77% # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0      0.00%     63.77% # Class of executed instruction
system.cpu13.op_class::FloatMult                    0      0.00%     63.77% # Class of executed instruction
system.cpu13.op_class::FloatMultAcc                 0      0.00%     63.77% # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0      0.00%     63.77% # Class of executed instruction
system.cpu13.op_class::FloatMisc                    0      0.00%     63.77% # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0      0.00%     63.77% # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0      0.00%     63.77% # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0      0.00%     63.77% # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0      0.00%     63.77% # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0      0.00%     63.77% # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0      0.00%     63.77% # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0      0.00%     63.77% # Class of executed instruction
system.cpu13.op_class::SimdMult                     0      0.00%     63.77% # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0      0.00%     63.77% # Class of executed instruction
system.cpu13.op_class::SimdShift                    0      0.00%     63.77% # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0      0.00%     63.77% # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0      0.00%     63.77% # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0      0.00%     63.77% # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0      0.00%     63.77% # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0      0.00%     63.77% # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0      0.00%     63.77% # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0      0.00%     63.77% # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0      0.00%     63.77% # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0      0.00%     63.77% # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0      0.00%     63.77% # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0      0.00%     63.77% # Class of executed instruction
system.cpu13.op_class::SimdAes                      0      0.00%     63.77% # Class of executed instruction
system.cpu13.op_class::SimdAesMix                   0      0.00%     63.77% # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash                 0      0.00%     63.77% # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash2                0      0.00%     63.77% # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash               0      0.00%     63.77% # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash2              0      0.00%     63.77% # Class of executed instruction
system.cpu13.op_class::SimdShaSigma2                0      0.00%     63.77% # Class of executed instruction
system.cpu13.op_class::SimdShaSigma3                0      0.00%     63.77% # Class of executed instruction
system.cpu13.op_class::MemRead                   1079     24.44%     88.22% # Class of executed instruction
system.cpu13.op_class::MemWrite                   508     11.51%     99.73% # Class of executed instruction
system.cpu13.op_class::FloatMemRead                 0      0.00%     99.73% # Class of executed instruction
system.cpu13.op_class::FloatMemWrite               12      0.27%    100.00% # Class of executed instruction
system.cpu13.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::total                     4414                       # Class of executed instruction
system.cpu13.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::mean       24174500                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::min_value     24174500                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::max_value     24174500                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateResidencyTicks::ON     737758000                       # Cumulative time (in ticks) in various power states
system.cpu13.pwrStateResidencyTicks::CLK_GATED     24174500                       # Cumulative time (in ticks) in various power states
system.cpu14.Branches                             830                       # Number of branches fetched
system.cpu14.committedInsts                      4388                       # Number of instructions committed
system.cpu14.committedOps                        4394                       # Number of ops (including micro ops) committed
system.cpu14.dtb.accesses                           0                       # DTB accesses
system.cpu14.dtb.hits                               0                       # DTB hits
system.cpu14.dtb.misses                             0                       # DTB misses
system.cpu14.dtb.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.idle_fraction                   0.984902                       # Percentage of idle cycles
system.cpu14.itb.accesses                           0                       # DTB accesses
system.cpu14.itb.hits                               0                       # DTB hits
system.cpu14.itb.misses                             0                       # DTB misses
system.cpu14.itb.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.not_idle_fraction               0.015098                       # Percentage of non-idle cycles
system.cpu14.numCycles                        1523864                       # number of cpu cycles simulated
system.cpu14.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.num_busy_cycles             23007.986871                       # Number of busy cycles
system.cpu14.num_conditional_control_insts          421                       # number of instructions that are conditional controls
system.cpu14.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu14.num_fp_insts                          12                       # number of float instructions
system.cpu14.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_func_calls                       409                       # number of times a function call or return occured
system.cpu14.num_idle_cycles             1500856.013129                       # Number of idle cycles
system.cpu14.num_int_alu_accesses                4303                       # Number of integer alu accesses
system.cpu14.num_int_insts                       4303                       # number of integer instructions
system.cpu14.num_int_register_reads              4965                       # number of times the integer registers were read
system.cpu14.num_int_register_writes             3189                       # number of times the integer registers were written
system.cpu14.num_load_insts                      1070                       # Number of load instructions
system.cpu14.num_mem_refs                        1592                       # number of memory refs
system.cpu14.num_store_insts                      522                       # Number of store instructions
system.cpu14.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu14.num_vec_insts                          0                       # number of vector instructions
system.cpu14.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu14.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu14.op_class::No_OpClass                  10      0.23%      0.23% # Class of executed instruction
system.cpu14.op_class::IntAlu                    2791     63.49%     63.72% # Class of executed instruction
system.cpu14.op_class::IntMult                      1      0.02%     63.74% # Class of executed instruction
system.cpu14.op_class::IntDiv                       2      0.05%     63.79% # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0      0.00%     63.79% # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0      0.00%     63.79% # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0      0.00%     63.79% # Class of executed instruction
system.cpu14.op_class::FloatMult                    0      0.00%     63.79% # Class of executed instruction
system.cpu14.op_class::FloatMultAcc                 0      0.00%     63.79% # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0      0.00%     63.79% # Class of executed instruction
system.cpu14.op_class::FloatMisc                    0      0.00%     63.79% # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0      0.00%     63.79% # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0      0.00%     63.79% # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0      0.00%     63.79% # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0      0.00%     63.79% # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0      0.00%     63.79% # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0      0.00%     63.79% # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0      0.00%     63.79% # Class of executed instruction
system.cpu14.op_class::SimdMult                     0      0.00%     63.79% # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0      0.00%     63.79% # Class of executed instruction
system.cpu14.op_class::SimdShift                    0      0.00%     63.79% # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0      0.00%     63.79% # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0      0.00%     63.79% # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0      0.00%     63.79% # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0      0.00%     63.79% # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0      0.00%     63.79% # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0      0.00%     63.79% # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0      0.00%     63.79% # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0      0.00%     63.79% # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0      0.00%     63.79% # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0      0.00%     63.79% # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0      0.00%     63.79% # Class of executed instruction
system.cpu14.op_class::SimdAes                      0      0.00%     63.79% # Class of executed instruction
system.cpu14.op_class::SimdAesMix                   0      0.00%     63.79% # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash                 0      0.00%     63.79% # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash2                0      0.00%     63.79% # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash               0      0.00%     63.79% # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash2              0      0.00%     63.79% # Class of executed instruction
system.cpu14.op_class::SimdShaSigma2                0      0.00%     63.79% # Class of executed instruction
system.cpu14.op_class::SimdShaSigma3                0      0.00%     63.79% # Class of executed instruction
system.cpu14.op_class::MemRead                   1074     24.43%     88.22% # Class of executed instruction
system.cpu14.op_class::MemWrite                   506     11.51%     99.73% # Class of executed instruction
system.cpu14.op_class::FloatMemRead                 0      0.00%     99.73% # Class of executed instruction
system.cpu14.op_class::FloatMemWrite               12      0.27%    100.00% # Class of executed instruction
system.cpu14.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu14.op_class::total                     4396                       # Class of executed instruction
system.cpu14.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::mean       14013500                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::min_value     14013500                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::max_value     14013500                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateResidencyTicks::ON     747919000                       # Cumulative time (in ticks) in various power states
system.cpu14.pwrStateResidencyTicks::CLK_GATED     14013500                       # Cumulative time (in ticks) in various power states
system.cpu15.Branches                             843                       # Number of branches fetched
system.cpu15.committedInsts                      4188                       # Number of instructions committed
system.cpu15.committedOps                        4193                       # Number of ops (including micro ops) committed
system.cpu15.dtb.accesses                           0                       # DTB accesses
system.cpu15.dtb.hits                               0                       # DTB hits
system.cpu15.dtb.misses                             0                       # DTB misses
system.cpu15.dtb.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.idle_fraction                   0.983375                       # Percentage of idle cycles
system.cpu15.itb.accesses                           0                       # DTB accesses
system.cpu15.itb.hits                               0                       # DTB hits
system.cpu15.itb.misses                             0                       # DTB misses
system.cpu15.itb.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.not_idle_fraction               0.016625                       # Percentage of non-idle cycles
system.cpu15.numCycles                        1523865                       # number of cpu cycles simulated
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.num_busy_cycles             25335.001967                       # Number of busy cycles
system.cpu15.num_conditional_control_insts          471                       # number of instructions that are conditional controls
system.cpu15.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu15.num_fp_insts                          12                       # number of float instructions
system.cpu15.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_func_calls                       372                       # number of times a function call or return occured
system.cpu15.num_idle_cycles             1498529.998033                       # Number of idle cycles
system.cpu15.num_int_alu_accesses                4121                       # Number of integer alu accesses
system.cpu15.num_int_insts                       4121                       # number of integer instructions
system.cpu15.num_int_register_reads              4728                       # number of times the integer registers were read
system.cpu15.num_int_register_writes             3039                       # number of times the integer registers were written
system.cpu15.num_load_insts                       953                       # Number of load instructions
system.cpu15.num_mem_refs                        1423                       # number of memory refs
system.cpu15.num_store_insts                      470                       # Number of store instructions
system.cpu15.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu15.num_vec_insts                          0                       # number of vector instructions
system.cpu15.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu15.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu15.op_class::No_OpClass                  23      0.55%      0.55% # Class of executed instruction
system.cpu15.op_class::IntAlu                    2761     65.58%     66.13% # Class of executed instruction
system.cpu15.op_class::IntMult                      1      0.02%     66.15% # Class of executed instruction
system.cpu15.op_class::IntDiv                       2      0.05%     66.20% # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0      0.00%     66.20% # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0      0.00%     66.20% # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0      0.00%     66.20% # Class of executed instruction
system.cpu15.op_class::FloatMult                    0      0.00%     66.20% # Class of executed instruction
system.cpu15.op_class::FloatMultAcc                 0      0.00%     66.20% # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0      0.00%     66.20% # Class of executed instruction
system.cpu15.op_class::FloatMisc                    0      0.00%     66.20% # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0      0.00%     66.20% # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0      0.00%     66.20% # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0      0.00%     66.20% # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0      0.00%     66.20% # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0      0.00%     66.20% # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0      0.00%     66.20% # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0      0.00%     66.20% # Class of executed instruction
system.cpu15.op_class::SimdMult                     0      0.00%     66.20% # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0      0.00%     66.20% # Class of executed instruction
system.cpu15.op_class::SimdShift                    0      0.00%     66.20% # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0      0.00%     66.20% # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0      0.00%     66.20% # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0      0.00%     66.20% # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0      0.00%     66.20% # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0      0.00%     66.20% # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0      0.00%     66.20% # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0      0.00%     66.20% # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0      0.00%     66.20% # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0      0.00%     66.20% # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0      0.00%     66.20% # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0      0.00%     66.20% # Class of executed instruction
system.cpu15.op_class::SimdAes                      0      0.00%     66.20% # Class of executed instruction
system.cpu15.op_class::SimdAesMix                   0      0.00%     66.20% # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash                 0      0.00%     66.20% # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash2                0      0.00%     66.20% # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash               0      0.00%     66.20% # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash2              0      0.00%     66.20% # Class of executed instruction
system.cpu15.op_class::SimdShaSigma2                0      0.00%     66.20% # Class of executed instruction
system.cpu15.op_class::SimdShaSigma3                0      0.00%     66.20% # Class of executed instruction
system.cpu15.op_class::MemRead                    956     22.71%     88.91% # Class of executed instruction
system.cpu15.op_class::MemWrite                   455     10.81%     99.71% # Class of executed instruction
system.cpu15.op_class::FloatMemRead                 0      0.00%     99.71% # Class of executed instruction
system.cpu15.op_class::FloatMemWrite               12      0.29%    100.00% # Class of executed instruction
system.cpu15.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu15.op_class::total                     4210                       # Class of executed instruction
system.cpu15.pwrStateResidencyTicks::ON     761932500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgGap                   1489641.03                       # Average gap between requests
system.mem_ctrls0.avgMemAccLat               63370.81                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgPriority_.ruby.dir_cntrl0::samples       507.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgQLat                    44620.81                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgRdBW                       42.59                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    42.59                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.busUtil                        0.33                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.33                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.bw_read::.ruby.dir_cntrl0     42586450                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             42586450                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.ruby.dir_cntrl0     42586450                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            42586450                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bytesPerActivate::samples          277                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   116.909747                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean    97.598116                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    91.624524                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::64-127          155     55.96%     55.96% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-191           75     27.08%     83.03% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::192-255           22      7.94%     90.97% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-319           12      4.33%     95.31% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::320-383            7      2.53%     97.83% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-447            1      0.36%     98.19% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-575            2      0.72%     98.92% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::576-639            2      0.72%     99.64% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-831            1      0.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total          277                       # Bytes accessed per row activation
system.mem_ctrls0.bytesReadDRAM                 32448                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadSys                  32448                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.bytes_read::.ruby.dir_cntrl0        32448                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total             32448                       # Number of bytes read from this memory
system.mem_ctrls0.masterReadAccesses::.ruby.dir_cntrl0          507                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAvgLat::.ruby.dir_cntrl0     63370.81                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadBytes::.ruby.dir_cntrl0        32448                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadRate::.ruby.dir_cntrl0 42586449.587069720030                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadTotalLat::.ruby.dir_cntrl0     32129000                       # Per-master read total memory access latency
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numStayReadState               1179                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.num_reads::.ruby.dir_cntrl0          507                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total                507                       # Number of read requests responded to by this memory
system.mem_ctrls0.pageHitRate                   45.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.perBankRdBursts::0               42                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                7                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                6                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3               15                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4               16                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                9                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6               31                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7               76                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8               23                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9               25                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10              52                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11              77                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12              36                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13              10                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14              64                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15              18                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.priorityMaxLatency     0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.priorityMinLatency     0.000000024750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.rdQLenPdf::0                    506                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.readBursts                      507                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                  507                       # Read request sizes (log2)
system.mem_ctrls0.readReqs                        507                       # Number of read requests accepted
system.mem_ctrls0.readRowHitRate                45.17                       # Row buffer hit rate for reads
system.mem_ctrls0.readRowHits                     229                       # Number of row buffer hits during reads
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.totBusLat                   2535000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totGap                    755248000                       # Total gap between requests
system.mem_ctrls0.totMemAccLat               32129000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totQLat                    22622750                       # Total ticks spent queuing
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0_0.actBackEnergy            11687850                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.actEnergy                  742560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.actPowerDownEnergy      174620070                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_0.averagePower           471.153134                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE      4396500                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF     20280000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::SREF    143813000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN    203181750                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT      7327750                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN    382933500                       # Time in different power states
system.mem_ctrls0_0.preBackEnergy             2448000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.preEnergy                  390885                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.prePowerDownEnergy       78019200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_0.readEnergy                1442280                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy        47941920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.selfRefreshEnergy        41694120                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_0.totalEnergy             358986885                       # Total energy per rank (pJ)
system.mem_ctrls0_0.totalIdleTime           723700750                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy            14352600                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.actEnergy                 1242360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.actPowerDownEnergy      196953810                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_1.averagePower           497.535097                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE      4524000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF     22620000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::SREF     76661000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN    215099000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT     11110000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN    431918500                       # Time in different power states
system.mem_ctrls0_1.preBackEnergy             2608320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.preEnergy                  660330                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.prePowerDownEnergy       82594080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_1.readEnergy                2177700                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy        53473680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.selfRefreshEnergy        25025280                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_1.totalEnergy             379088160                       # Total energy per rank (pJ)
system.mem_ctrls0_1.totalIdleTime           719402500                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgGap                   1431651.14                       # Average gap between requests
system.mem_ctrls1.avgMemAccLat               57752.38                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgPriority_.ruby.dir_cntrl1::samples       526.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgQLat                    39002.38                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgRdBW                       44.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    44.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgRdQLen                      1.02                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.busUtil                        0.35                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.35                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.bw_read::.ruby.dir_cntrl1     44182391                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             44182391                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.ruby.dir_cntrl1     44182391                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total            44182391                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bytesPerActivate::samples          295                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   114.115254                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean    96.223237                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    86.424205                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::64-127          169     57.29%     57.29% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-191           72     24.41%     81.69% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::192-255           35     11.86%     93.56% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-319            7      2.37%     95.93% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::320-383            5      1.69%     97.63% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-447            3      1.02%     98.64% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::448-511            1      0.34%     98.98% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-575            1      0.34%     99.32% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-703            1      0.34%     99.66% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-831            1      0.34%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total          295                       # Bytes accessed per row activation
system.mem_ctrls1.bytesReadDRAM                 33664                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadSys                  33664                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.bytes_read::.ruby.dir_cntrl1        33664                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total             33664                       # Number of bytes read from this memory
system.mem_ctrls1.masterReadAccesses::.ruby.dir_cntrl1          526                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAvgLat::.ruby.dir_cntrl1     57752.38                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadBytes::.ruby.dir_cntrl1        33664                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadRate::.ruby.dir_cntrl1 44182391.484810009599                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadTotalLat::.ruby.dir_cntrl1     30377750                       # Per-master read total memory access latency
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numStayReadState               1221                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.num_reads::.ruby.dir_cntrl1          526                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total                526                       # Number of read requests responded to by this memory
system.mem_ctrls1.pageHitRate                   43.92                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.perBankRdBursts::0               37                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1               11                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                9                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3               20                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4               17                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5               10                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6               35                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7               83                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8               21                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9               25                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10              63                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11              83                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12              27                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               6                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14              63                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15              16                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.priorityMaxLatency     0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.priorityMinLatency     0.000000020250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.rdQLenPdf::0                    522                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      4                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.readBursts                      526                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                  526                       # Read request sizes (log2)
system.mem_ctrls1.readReqs                        526                       # Number of read requests accepted
system.mem_ctrls1.readRowHitRate                43.92                       # Row buffer hit rate for reads
system.mem_ctrls1.readRowHits                     231                       # Number of row buffer hits during reads
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.totBusLat                   2630000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totGap                    753048500                       # Total gap between requests
system.mem_ctrls1.totMemAccLat               30377750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totQLat                    20515250                       # Total ticks spent queuing
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1_0.actBackEnergy            12265830                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.actEnergy                  856800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.actPowerDownEnergy      169913010                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_0.averagePower           475.151933                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE      4629500                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF     20800000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::SREF    128897000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN    226848250                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT      8120750                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN    372637000                       # Time in different power states
system.mem_ctrls1_0.preBackEnergy             2560800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.preEnergy                  455400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.prePowerDownEnergy       87111360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_0.readEnergy                1585080                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy        49171200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.selfRefreshEnergy        38114220                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_0.totalEnergy             362033700                       # Total energy per rank (pJ)
system.mem_ctrls1_0.totalIdleTime           722114500                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy            14541840                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.actEnergy                 1249500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.actPowerDownEnergy      208512840                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_1.averagePower           502.759319                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE      3837000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF     23140000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::SREF     58956000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN    207564000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT     11167500                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN    457268000                       # Time in different power states
system.mem_ctrls1_1.preBackEnergy             2397120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.preEnergy                  664125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.prePowerDownEnergy       79709760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_1.readEnergy                2170560                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy        54702960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.selfRefreshEnergy        19119960                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_1.totalEnergy             383068665                       # Total energy per rank (pJ)
system.mem_ctrls1_1.totalIdleTime           716258750                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgGap                   1443721.80                       # Average gap between requests
system.mem_ctrls2.avgMemAccLat               57826.00                       # Average memory access latency per DRAM burst
system.mem_ctrls2.avgPriority_.ruby.dir_cntrl2::samples       523.00                       # Average QoS priority value for accepted requests
system.mem_ctrls2.avgQLat                    39076.00                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgRdBW                       43.93                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                    43.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls2.busUtil                        0.34                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    0.34                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls2.bw_read::.ruby.dir_cntrl2     43930401                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total             43930401                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::.ruby.dir_cntrl2     43930401                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total            43930401                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bytesPerActivate::samples          284                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   117.859155                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean    98.188424                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev    91.295396                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::64-127          160     56.34%     56.34% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-191           70     24.65%     80.99% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::192-255           27      9.51%     90.49% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-319           14      4.93%     95.42% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::320-383            6      2.11%     97.54% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-447            3      1.06%     98.59% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::448-511            1      0.35%     98.94% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::576-639            1      0.35%     99.30% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-703            1      0.35%     99.65% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-831            1      0.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total          284                       # Bytes accessed per row activation
system.mem_ctrls2.bytesReadDRAM                 33472                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadSys                  33472                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls2.bytes_read::.ruby.dir_cntrl2        33472                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total             33472                       # Number of bytes read from this memory
system.mem_ctrls2.masterReadAccesses::.ruby.dir_cntrl2          523                       # Per-master read serviced memory accesses
system.mem_ctrls2.masterReadAvgLat::.ruby.dir_cntrl2     57826.00                       # Per-master read average memory access latency
system.mem_ctrls2.masterReadBytes::.ruby.dir_cntrl2        33472                       # Per-master bytes read from memory
system.mem_ctrls2.masterReadRate::.ruby.dir_cntrl2 43930400.658851020038                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls2.masterReadTotalLat::.ruby.dir_cntrl2     30243000                       # Per-master read total memory access latency
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls2.numStayReadState               1213                       # Number of times bus staying in READ state
system.mem_ctrls2.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls2.num_reads::.ruby.dir_cntrl2          523                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total                523                       # Number of read requests responded to by this memory
system.mem_ctrls2.pageHitRate                   45.70                       # Row buffer hit rate, read and write combined
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.perBankRdBursts::0               38                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1               12                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2               10                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3               18                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4               19                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5                9                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6               39                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7               81                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8               24                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9               24                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10              53                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11              85                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12              25                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13               5                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14              63                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15              18                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls2.priorityMaxLatency     0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls2.priorityMinLatency     0.000000024750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls2.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.rdQLenPdf::0                    521                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                      2                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.readBursts                      523                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6                  523                       # Read request sizes (log2)
system.mem_ctrls2.readReqs                        523                       # Number of read requests accepted
system.mem_ctrls2.readRowHitRate                45.70                       # Row buffer hit rate for reads
system.mem_ctrls2.readRowHits                     239                       # Number of row buffer hits during reads
system.mem_ctrls2.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.totBusLat                   2615000                       # Total ticks spent in databus transfers
system.mem_ctrls2.totGap                    755066500                       # Total gap between requests
system.mem_ctrls2.totMemAccLat               30243000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.totQLat                    20436750                       # Total ticks spent queuing
system.mem_ctrls2.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls2.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls2.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls2.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls2_0.actBackEnergy            11791020                       # Energy for active background per rank (pJ)
system.mem_ctrls2_0.actEnergy                  785400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_0.actPowerDownEnergy      166960980                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_0.averagePower           464.359678                       # Core power per rank (mW)
system.mem_ctrls2_0.memoryStateTime::IDLE      3723000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::REF     19760000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::SREF    160993500                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::PRE_PDN    203273250                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT      8029250                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT_PDN    366153500                       # Time in different power states
system.mem_ctrls2_0.preBackEnergy             2137440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_0.preEnergy                  417450                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_0.prePowerDownEnergy       78056160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_0.readEnergy                1613640                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_0.refreshEnergy        46712640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_0.selfRefreshEnergy        45289680                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_0.totalEnergy             353810730                       # Total energy per rank (pJ)
system.mem_ctrls2_0.totalIdleTime           724828000                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_1.actBackEnergy            14695740                       # Energy for active background per rank (pJ)
system.mem_ctrls2_1.actEnergy                 1242360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_1.actPowerDownEnergy      218494680                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_1.averagePower           508.559262                       # Core power per rank (mW)
system.mem_ctrls2_1.memoryStateTime::IDLE      2730000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::REF     23660000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::SREF     43659500                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::PRE_PDN    201687750                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT     11051250                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT_PDN    479144000                       # Time in different power states
system.mem_ctrls2_1.preBackEnergy             1991040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_1.preEnergy                  660330                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_1.prePowerDownEnergy       77454240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_1.readEnergy                2120580                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_1.refreshEnergy        55932240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_1.selfRefreshEnergy        14896620                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_1.totalEnergy             387487830                       # Total energy per rank (pJ)
system.mem_ctrls2_1.totalIdleTime           716105000                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgGap                   1395786.51                       # Average gap between requests
system.mem_ctrls3.avgMemAccLat               57895.56                       # Average memory access latency per DRAM burst
system.mem_ctrls3.avgPriority_.ruby.dir_cntrl3::samples       541.00                       # Average QoS priority value for accepted requests
system.mem_ctrls3.avgQLat                    39145.56                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgRdBW                       45.44                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                    45.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgRdQLen                      1.01                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls3.busUtil                        0.36                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    0.36                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls3.bw_read::.ruby.dir_cntrl3     45442346                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total             45442346                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::.ruby.dir_cntrl3     45442346                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total            45442346                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bytesPerActivate::samples          307                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   112.781759                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean    93.994006                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev    90.925891                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::64-127          188     61.24%     61.24% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-191           62     20.20%     81.43% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::192-255           34     11.07%     92.51% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-319           13      4.23%     96.74% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::320-383            3      0.98%     97.72% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-447            2      0.65%     98.37% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::448-511            1      0.33%     98.70% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::576-639            1      0.33%     99.02% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-703            2      0.65%     99.67% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-831            1      0.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total          307                       # Bytes accessed per row activation
system.mem_ctrls3.bytesReadDRAM                 34624                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadSys                  34624                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls3.bytes_read::.ruby.dir_cntrl3        34624                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total             34624                       # Number of bytes read from this memory
system.mem_ctrls3.masterReadAccesses::.ruby.dir_cntrl3          541                       # Per-master read serviced memory accesses
system.mem_ctrls3.masterReadAvgLat::.ruby.dir_cntrl3     57895.56                       # Per-master read average memory access latency
system.mem_ctrls3.masterReadBytes::.ruby.dir_cntrl3        34624                       # Per-master bytes read from memory
system.mem_ctrls3.masterReadRate::.ruby.dir_cntrl3 45442345.614604972303                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls3.masterReadTotalLat::.ruby.dir_cntrl3     31321500                       # Per-master read total memory access latency
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls3.numStayReadState               1250                       # Number of times bus staying in READ state
system.mem_ctrls3.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls3.num_reads::.ruby.dir_cntrl3          541                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total                541                       # Number of read requests responded to by this memory
system.mem_ctrls3.pageHitRate                   43.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.perBankRdBursts::0               50                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1               10                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2                9                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3               16                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4               22                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5                8                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6               32                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7               86                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8               23                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9               28                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10              56                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11              83                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12              29                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13               7                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14              64                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15              18                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls3.priorityMaxLatency     0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls3.priorityMinLatency     0.000000024750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls3.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.rdQLenPdf::0                    538                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                      3                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.readBursts                      541                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6                  541                       # Read request sizes (log2)
system.mem_ctrls3.readReqs                        541                       # Number of read requests accepted
system.mem_ctrls3.readRowHitRate                43.25                       # Row buffer hit rate for reads
system.mem_ctrls3.readRowHits                     234                       # Number of row buffer hits during reads
system.mem_ctrls3.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.totBusLat                   2705000                       # Total ticks spent in databus transfers
system.mem_ctrls3.totGap                    755120500                       # Total gap between requests
system.mem_ctrls3.totMemAccLat               31321500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.totQLat                    21177750                       # Total ticks spent queuing
system.mem_ctrls3.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls3.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls3.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls3.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls3_0.actBackEnergy            12045810                       # Energy for active background per rank (pJ)
system.mem_ctrls3_0.actEnergy                  842520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_0.actPowerDownEnergy      175385580                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_0.averagePower           468.354874                       # Core power per rank (mW)
system.mem_ctrls3_0.memoryStateTime::IDLE      4122500                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::REF     20020000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::SREF    158210250                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::PRE_PDN    186588250                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT      8365500                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT_PDN    384626000                       # Time in different power states
system.mem_ctrls3_0.preBackEnergy             2344320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_0.preEnergy                  447810                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_0.prePowerDownEnergy       71648640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_0.readEnergy                1663620                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_0.refreshEnergy        47327280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_0.selfRefreshEnergy        45149220                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_0.totalEnergy             356854800                       # Total energy per rank (pJ)
system.mem_ctrls3_0.totalIdleTime           729111250                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_1.actBackEnergy            14898660                       # Energy for active background per rank (pJ)
system.mem_ctrls3_1.actEnergy                 1349460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_1.actPowerDownEnergy      219054420                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_1.averagePower           509.812188                       # Core power per rank (mW)
system.mem_ctrls3_1.memoryStateTime::IDLE      3240000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::REF     23660000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::SREF     43383500                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::PRE_PDN    199775750                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT     11508500                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT_PDN    480364750                       # Time in different power states
system.mem_ctrls3_1.preBackEnergy             2183040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_1.preEnergy                  717255                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_1.prePowerDownEnergy       76725120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_1.readEnergy                2199120                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_1.refreshEnergy        55932240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_1.selfRefreshEnergy        15383160                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_1.totalEnergy             388442475                       # Total energy per rank (pJ)
system.mem_ctrls3_1.totalIdleTime           717613500                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.Directory_Controller.CleanReplacement |           2     22.22%     22.22% |           1     11.11%     33.33% |           4     44.44%     77.78% |           2     22.22%    100.00%
system.ruby.Directory_Controller.CleanReplacement::total            9                      
system.ruby.Directory_Controller.Fetch   |         507     24.18%     24.18% |         526     25.08%     49.26% |         523     24.94%     74.20% |         541     25.80%    100.00%
system.ruby.Directory_Controller.Fetch::total         2097                      
system.ruby.Directory_Controller.I.Fetch |         507     24.18%     24.18% |         526     25.08%     49.26% |         523     24.94%     74.20% |         541     25.80%    100.00%
system.ruby.Directory_Controller.I.Fetch::total         2097                      
system.ruby.Directory_Controller.IM.Memory_Data |         507     24.18%     24.18% |         526     25.08%     49.26% |         523     24.94%     74.20% |         541     25.80%    100.00%
system.ruby.Directory_Controller.IM.Memory_Data::total         2097                      
system.ruby.Directory_Controller.M.CleanReplacement |           2     22.22%     22.22% |           1     11.11%     33.33% |           4     44.44%     77.78% |           2     22.22%    100.00%
system.ruby.Directory_Controller.M.CleanReplacement::total            9                      
system.ruby.Directory_Controller.Memory_Data |         507     24.18%     24.18% |         526     25.08%     49.26% |         523     24.94%     74.20% |         541     25.80%    100.00%
system.ruby.Directory_Controller.Memory_Data::total         2097                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples       206723                      
system.ruby.IFETCH.hit_latency_hist_seqr::mean            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::gmean            1                      
system.ruby.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |      206723    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total       206723                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size          256                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket         2559                      
system.ruby.IFETCH.latency_hist_seqr::samples       211705                      
system.ruby.IFETCH.latency_hist_seqr::mean     3.576411                      
system.ruby.IFETCH.latency_hist_seqr::gmean     1.110361                      
system.ruby.IFETCH.latency_hist_seqr::stdev    25.515685                      
system.ruby.IFETCH.latency_hist_seqr     |      211437     99.87%     99.87% |         216      0.10%     99.98% |          15      0.01%     99.98% |           3      0.00%     99.98% |           6      0.00%     99.99% |          28      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total       211705                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples         4982                      
system.ruby.IFETCH.miss_latency_hist_seqr::mean   110.481935                      
system.ruby.IFETCH.miss_latency_hist_seqr::gmean    85.497933                      
system.ruby.IFETCH.miss_latency_hist_seqr::stdev   126.350945                      
system.ruby.IFETCH.miss_latency_hist_seqr |        4714     94.62%     94.62% |         216      4.34%     98.96% |          15      0.30%     99.26% |           3      0.06%     99.32% |           6      0.12%     99.44% |          28      0.56%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total         4982                      
system.ruby.L1Cache_Controller.Ack       |           6      8.57%      8.57% |           2      2.86%     11.43% |           4      5.71%     17.14% |           3      4.29%     21.43% |           4      5.71%     27.14% |           4      5.71%     32.86% |           4      5.71%     38.57% |           3      4.29%     42.86% |           4      5.71%     48.57% |           4      5.71%     54.29% |           5      7.14%     61.43% |           3      4.29%     65.71% |           4      5.71%     71.43% |           3      4.29%     75.71% |           3      4.29%     80.00% |          14     20.00%    100.00%
system.ruby.L1Cache_Controller.Ack::total           70                      
system.ruby.L1Cache_Controller.Ack_all   |           6      9.68%      9.68% |           2      3.23%     12.90% |           4      6.45%     19.35% |           3      4.84%     24.19% |           4      6.45%     30.65% |           4      6.45%     37.10% |           4      6.45%     43.55% |           3      4.84%     48.39% |           4      6.45%     54.84% |           4      6.45%     61.29% |           4      6.45%     67.74% |           3      4.84%     72.58% |           4      6.45%     79.03% |           3      4.84%     83.87% |           3      4.84%     88.71% |           7     11.29%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total           62                      
system.ruby.L1Cache_Controller.Data      |           1     16.67%     16.67% |           1     16.67%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     16.67%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     16.67%     66.67% |           0      0.00%     66.67% |           1     16.67%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           1     16.67%    100.00%
system.ruby.L1Cache_Controller.Data::total            6                      
system.ruby.L1Cache_Controller.DataS_fromL1 |           4      5.33%      5.33% |           3      4.00%      9.33% |           9     12.00%     21.33% |           4      5.33%     26.67% |           3      4.00%     30.67% |           5      6.67%     37.33% |           5      6.67%     44.00% |           4      5.33%     49.33% |           4      5.33%     54.67% |           6      8.00%     62.67% |           4      5.33%     68.00% |           4      5.33%     73.33% |           6      8.00%     81.33% |           3      4.00%     85.33% |           5      6.67%     92.00% |           6      8.00%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total           75                      
system.ruby.L1Cache_Controller.Data_Exclusive |        3586     95.02%     95.02% |          18      0.48%     95.50% |          10      0.26%     95.76% |          11      0.29%     96.05% |          14      0.37%     96.42% |          12      0.32%     96.74% |          12      0.32%     97.06% |          12      0.32%     97.38% |          11      0.29%     97.67% |          14      0.37%     98.04% |          14      0.37%     98.41% |          13      0.34%     98.75% |          10      0.26%     99.02% |          11      0.29%     99.31% |          13      0.34%     99.66% |          13      0.34%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total         3774                      
system.ruby.L1Cache_Controller.Data_all_Acks |        5981     85.09%     85.09% |          65      0.92%     86.02% |          66      0.94%     86.95% |          70      1.00%     87.95% |          71      1.01%     88.96% |          71      1.01%     89.97% |          72      1.02%     90.99% |          72      1.02%     92.02% |          72      1.02%     93.04% |          70      1.00%     94.04% |          69      0.98%     95.02% |          70      1.00%     96.02% |          68      0.97%     96.98% |          71      1.01%     97.99% |          69      0.98%     98.98% |          72      1.02%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total         7029                      
system.ruby.L1Cache_Controller.E.Fwd_GETS |           0      0.00%      0.00% |           5     62.50%     62.50% |           0      0.00%     62.50% |           0      0.00%     62.50% |           0      0.00%     62.50% |           0      0.00%     62.50% |           0      0.00%     62.50% |           0      0.00%     62.50% |           1     12.50%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           1     12.50%     87.50% |           0      0.00%     87.50% |           1     12.50%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Fwd_GETS::total            8                      
system.ruby.L1Cache_Controller.E.Fwd_GETX |           0      0.00%      0.00% |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Fwd_GETX::total           14                      
system.ruby.L1Cache_Controller.E.L1_Replacement |        2901     96.44%     96.44% |           6      0.20%     96.64% |           6      0.20%     96.84% |           7      0.23%     97.07% |           7      0.23%     97.31% |           7      0.23%     97.54% |           7      0.23%     97.77% |           7      0.23%     98.01% |           7      0.23%     98.24% |           8      0.27%     98.50% |           8      0.27%     98.77% |           8      0.27%     99.04% |           7      0.23%     99.27% |           6      0.20%     99.47% |           7      0.23%     99.70% |           9      0.30%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total         3008                      
system.ruby.L1Cache_Controller.E.LL      |          90     98.90%     98.90% |           1      1.10%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.LL::total           91                      
system.ruby.L1Cache_Controller.E.Load    |        7664     97.00%     97.00% |          23      0.29%     97.29% |          16      0.20%     97.49% |          13      0.16%     97.66% |          18      0.23%     97.89% |          12      0.15%     98.04% |          13      0.16%     98.20% |          15      0.19%     98.39% |          14      0.18%     98.57% |          17      0.22%     98.78% |          19      0.24%     99.03% |          18      0.23%     99.25% |          10      0.13%     99.38% |          13      0.16%     99.54% |          19      0.24%     99.78% |          17      0.22%    100.00%
system.ruby.L1Cache_Controller.E.Load::total         7901                      
system.ruby.L1Cache_Controller.E.Store   |         591     92.63%     92.63% |           4      0.63%     93.26% |           2      0.31%     93.57% |           3      0.47%     94.04% |           4      0.63%     94.67% |           3      0.47%     95.14% |           3      0.47%     95.61% |           3      0.47%     96.08% |           2      0.31%     96.39% |           4      0.63%     97.02% |           4      0.63%     97.65% |           3      0.47%     98.12% |           2      0.31%     98.43% |           3      0.47%     98.90% |           4      0.63%     99.53% |           3      0.47%    100.00%
system.ruby.L1Cache_Controller.E.Store::total          638                      
system.ruby.L1Cache_Controller.Fwd_GETS  |          25     30.12%     30.12% |           7      8.43%     38.55% |           2      2.41%     40.96% |           5      6.02%     46.99% |           3      3.61%     50.60% |           2      2.41%     53.01% |           3      3.61%     56.63% |           3      3.61%     60.24% |           5      6.02%     66.27% |           5      6.02%     72.29% |           3      3.61%     75.90% |           3      3.61%     79.52% |           2      2.41%     81.93% |           3      3.61%     85.54% |           5      6.02%     91.57% |           7      8.43%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total           83                      
system.ruby.L1Cache_Controller.Fwd_GETX  |           1      1.32%      1.32% |           6      7.89%      9.21% |           6      7.89%     17.11% |           4      5.26%     22.37% |           6      7.89%     30.26% |           5      6.58%     36.84% |           6      7.89%     44.74% |           6      7.89%     52.63% |           4      5.26%     57.89% |           4      5.26%     63.16% |           6      7.89%     71.05% |           5      6.58%     77.63% |           6      7.89%     85.53% |           5      6.58%     92.11% |           3      3.95%     96.05% |           3      3.95%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total           76                      
system.ruby.L1Cache_Controller.I.L1_Replacement |          17     38.64%     38.64% |           2      4.55%     43.18% |           1      2.27%     45.45% |           3      6.82%     52.27% |           2      4.55%     56.82% |           1      2.27%     59.09% |           4      9.09%     68.18% |           2      4.55%     72.73% |           1      2.27%     75.00% |           4      9.09%     84.09% |           2      4.55%     88.64% |           0      0.00%     88.64% |           2      4.55%     93.18% |           1      2.27%     95.45% |           2      4.55%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.L1_Replacement::total           44                      
system.ruby.L1Cache_Controller.I.LL      |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     12.50%     12.50% |           1     12.50%     25.00% |           1     12.50%     37.50% |           1     12.50%     50.00% |           1     12.50%     62.50% |           1     12.50%     75.00% |           1     12.50%     87.50% |           0      0.00%     87.50% |           0      0.00%     87.50% |           0      0.00%     87.50% |           0      0.00%     87.50% |           1     12.50%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.LL::total            8                      
system.ruby.L1Cache_Controller.I.Load    |           2     10.53%     10.53% |           1      5.26%     15.79% |           1      5.26%     21.05% |           1      5.26%     26.32% |           1      5.26%     31.58% |           1      5.26%     36.84% |           1      5.26%     42.11% |           1      5.26%     47.37% |           1      5.26%     52.63% |           1      5.26%     57.89% |           1      5.26%     63.16% |           1      5.26%     68.42% |           1      5.26%     73.68% |           1      5.26%     78.95% |           1      5.26%     84.21% |           3     15.79%    100.00%
system.ruby.L1Cache_Controller.I.Load::total           19                      
system.ruby.L1Cache_Controller.I.Store   |           1      5.88%      5.88% |           1      5.88%     11.76% |           1      5.88%     17.65% |           1      5.88%     23.53% |           1      5.88%     29.41% |           1      5.88%     35.29% |           1      5.88%     41.18% |           1      5.88%     47.06% |           1      5.88%     52.94% |           1      5.88%     58.82% |           1      5.88%     64.71% |           1      5.88%     70.59% |           1      5.88%     76.47% |           1      5.88%     82.35% |           1      5.88%     88.24% |           2     11.76%    100.00%
system.ruby.L1Cache_Controller.I.Store::total           17                      
system.ruby.L1Cache_Controller.IL.Data   |           0      0.00%      0.00% |           1     20.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           1     20.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           1     20.00%     60.00% |           0      0.00%     60.00% |           1     20.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           1     20.00%    100.00%
system.ruby.L1Cache_Controller.IL.Data::total            5                      
system.ruby.L1Cache_Controller.IL.Data_all_Acks |          53     84.13%     84.13% |           0      0.00%     84.13% |           1      1.59%     85.71% |           1      1.59%     87.30% |           0      0.00%     87.30% |           1      1.59%     88.89% |           1      1.59%     90.48% |           1      1.59%     92.06% |           1      1.59%     93.65% |           1      1.59%     95.24% |           0      0.00%     95.24% |           1      1.59%     96.83% |           0      0.00%     96.83% |           1      1.59%     98.41% |           1      1.59%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IL.Data_all_Acks::total           63                      
system.ruby.L1Cache_Controller.IM.Data   |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Data::total            1                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |        1597     84.36%     84.36% |          20      1.06%     85.42% |          19      1.00%     86.42% |          19      1.00%     87.43% |          20      1.06%     88.48% |          20      1.06%     89.54% |          20      1.06%     90.60% |          20      1.06%     91.65% |          20      1.06%     92.71% |          20      1.06%     93.77% |          20      1.06%     94.82% |          20      1.06%     95.88% |          19      1.00%     96.88% |          19      1.00%     97.89% |          19      1.00%     98.89% |          21      1.11%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total         1893                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |           4      5.33%      5.33% |           3      4.00%      9.33% |           9     12.00%     21.33% |           4      5.33%     26.67% |           3      4.00%     30.67% |           5      6.67%     37.33% |           5      6.67%     44.00% |           4      5.33%     49.33% |           4      5.33%     54.67% |           6      8.00%     62.67% |           4      5.33%     68.00% |           4      5.33%     73.33% |           6      8.00%     81.33% |           3      4.00%     85.33% |           5      6.67%     92.00% |           6      8.00%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total           75                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |        3586     95.02%     95.02% |          18      0.48%     95.50% |          10      0.26%     95.76% |          11      0.29%     96.05% |          14      0.37%     96.42% |          12      0.32%     96.74% |          12      0.32%     97.06% |          12      0.32%     97.38% |          11      0.29%     97.67% |          14      0.37%     98.04% |          14      0.37%     98.41% |          13      0.34%     98.75% |          10      0.26%     99.02% |          11      0.29%     99.31% |          13      0.34%     99.66% |          13      0.34%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total         3774                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        4331     85.47%     85.47% |          45      0.89%     86.36% |          46      0.91%     87.27% |          49      0.97%     88.24% |          50      0.99%     89.22% |          49      0.97%     90.19% |          50      0.99%     91.18% |          50      0.99%     92.16% |          50      0.99%     93.15% |          49      0.97%     94.12% |          49      0.97%     95.09% |          49      0.97%     96.05% |          49      0.97%     97.02% |          51      1.01%     98.03% |          49      0.97%     98.99% |          51      1.01%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total         5067                      
system.ruby.L1Cache_Controller.IS.Inv    |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     16.67%     16.67% |           1     16.67%     33.33% |           1     16.67%     50.00% |           1     16.67%     66.67% |           1     16.67%     83.33% |           1     16.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Inv::total            6                      
system.ruby.L1Cache_Controller.IS_I.Data_all_Acks |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     16.67%     16.67% |           1     16.67%     33.33% |           1     16.67%     50.00% |           1     16.67%     66.67% |           1     16.67%     83.33% |           1     16.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS_I.Data_all_Acks::total            6                      
system.ruby.L1Cache_Controller.Ifetch    |      120871     57.09%     57.09% |        6337      2.99%     60.09% |        6313      2.98%     63.07% |        6321      2.99%     66.06% |        6309      2.98%     69.04% |        6304      2.98%     72.01% |        6258      2.96%     74.97% |        6249      2.95%     77.92% |        6183      2.92%     80.84% |        6127      2.89%     83.74% |        6033      2.85%     86.59% |        5855      2.77%     89.35% |        5725      2.70%     92.05% |        5687      2.69%     94.74% |        5662      2.67%     97.42% |        5471      2.58%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total       211705                      
system.ruby.L1Cache_Controller.Inv       |          27     32.14%     32.14% |           4      4.76%     36.90% |           3      3.57%     40.48% |           5      5.95%     46.43% |           3      3.57%     50.00% |           3      3.57%     53.57% |           4      4.76%     58.33% |           4      4.76%     63.10% |           4      4.76%     67.86% |           5      5.95%     73.81% |           4      4.76%     78.57% |           3      3.57%     82.14% |           3      3.57%     85.71% |           3      3.57%     89.29% |           5      5.95%     95.24% |           4      4.76%    100.00%
system.ruby.L1Cache_Controller.Inv::total           84                      
system.ruby.L1Cache_Controller.L.Fwd_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     14.29%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           1     14.29%     28.57% |           1     14.29%     42.86% |           0      0.00%     42.86% |           0      0.00%     42.86% |           0      0.00%     42.86% |           0      0.00%     42.86% |           1     14.29%     57.14% |           3     42.86%    100.00%
system.ruby.L1Cache_Controller.L.Fwd_GETS::total            7                      
system.ruby.L1Cache_Controller.L.Fwd_GETX |           0      0.00%      0.00% |           1      9.09%      9.09% |           1      9.09%     18.18% |           0      0.00%     18.18% |           1      9.09%     27.27% |           1      9.09%     36.36% |           1      9.09%     45.45% |           1      9.09%     54.55% |           0      0.00%     54.55% |           0      0.00%     54.55% |           1      9.09%     63.64% |           1      9.09%     72.73% |           1      9.09%     81.82% |           1      9.09%     90.91% |           0      0.00%     90.91% |           1      9.09%    100.00%
system.ruby.L1Cache_Controller.L.Fwd_GETX::total           11                      
system.ruby.L1Cache_Controller.L.LL      |           0      0.00%      0.00% |           1      4.35%      4.35% |           1      4.35%      8.70% |           1      4.35%     13.04% |           1      4.35%     17.39% |           1      4.35%     21.74% |           1      4.35%     26.09% |           1      4.35%     30.43% |           1      4.35%     34.78% |           1      4.35%     39.13% |           1      4.35%     43.48% |           1      4.35%     47.83% |           1      4.35%     52.17% |           1      4.35%     56.52% |           1      4.35%     60.87% |           9     39.13%    100.00%
system.ruby.L1Cache_Controller.L.LL::total           23                      
system.ruby.L1Cache_Controller.L.Load    |         315     87.74%     87.74% |           2      0.56%     88.30% |           2      0.56%     88.86% |           2      0.56%     89.42% |           2      0.56%     89.97% |           2      0.56%     90.53% |           2      0.56%     91.09% |           2      0.56%     91.64% |           2      0.56%     92.20% |           2      0.56%     92.76% |           2      0.56%     93.31% |           2      0.56%     93.87% |           2      0.56%     94.43% |           2      0.56%     94.99% |           2      0.56%     95.54% |          16      4.46%    100.00%
system.ruby.L1Cache_Controller.L.Load::total          359                      
system.ruby.L1Cache_Controller.L.Store   |         433     84.57%     84.57% |           5      0.98%     85.55% |           5      0.98%     86.52% |           4      0.78%     87.30% |           4      0.78%     88.09% |           5      0.98%     89.06% |           5      0.98%     90.04% |           4      0.78%     90.82% |           4      0.78%     91.60% |           4      0.78%     92.38% |           4      0.78%     93.16% |           4      0.78%     93.95% |           4      0.78%     94.73% |           4      0.78%     95.51% |           4      0.78%     96.29% |          19      3.71%    100.00%
system.ruby.L1Cache_Controller.L.Store::total          512                      
system.ruby.L1Cache_Controller.L.Unlock  |         255     78.70%     78.70% |           4      1.23%     79.94% |           4      1.23%     81.17% |           4      1.23%     82.41% |           4      1.23%     83.64% |           4      1.23%     84.88% |           4      1.23%     86.11% |           4      1.23%     87.35% |           4      1.23%     88.58% |           4      1.23%     89.81% |           4      1.23%     91.05% |           4      1.23%     92.28% |           4      1.23%     93.52% |           4      1.23%     94.75% |           4      1.23%     95.99% |          13      4.01%    100.00%
system.ruby.L1Cache_Controller.L.Unlock::total          324                      
system.ruby.L1Cache_Controller.L1_Replacement |        9537     92.39%     92.39% |          52      0.50%     92.90% |          50      0.48%     93.38% |          51      0.49%     93.88% |          54      0.52%     94.40% |          53      0.51%     94.91% |          54      0.52%     95.44% |          53      0.51%     95.95% |          52      0.50%     96.45% |          55      0.53%     96.99% |          53      0.51%     97.50% |          52      0.50%     98.00% |          50      0.48%     98.49% |          50      0.48%     98.97% |          52      0.50%     99.48% |          54      0.52%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total        10322                      
system.ruby.L1Cache_Controller.LL        |         255     73.49%     73.49% |           5      1.44%     74.93% |           5      1.44%     76.37% |           5      1.44%     77.81% |           5      1.44%     79.25% |           5      1.44%     80.69% |           5      1.44%     82.13% |           5      1.44%     83.57% |           5      1.44%     85.01% |           5      1.44%     86.46% |           5      1.44%     87.90% |           5      1.44%     89.34% |           5      1.44%     90.78% |           5      1.44%     92.22% |           5      1.44%     93.66% |          22      6.34%    100.00%
system.ruby.L1Cache_Controller.LL::total          347                      
system.ruby.L1Cache_Controller.Load      |       20035     54.07%     54.07% |        1197      3.23%     57.30% |        1192      3.22%     60.52% |        1194      3.22%     63.74% |        1190      3.21%     66.95% |        1188      3.21%     70.16% |        1179      3.18%     73.34% |        1176      3.17%     76.52% |        1165      3.14%     79.66% |        1155      3.12%     82.78% |        1137      3.07%     85.85% |        1101      2.97%     88.82% |        1077      2.91%     91.73% |        1070      2.89%     94.61% |        1065      2.87%     97.49% |         931      2.51%    100.00%
system.ruby.L1Cache_Controller.Load::total        37052                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |          24     35.82%     35.82% |           2      2.99%     38.81% |           2      2.99%     41.79% |           4      5.97%     47.76% |           3      4.48%     52.24% |           2      2.99%     55.22% |           3      4.48%     59.70% |           3      4.48%     64.18% |           3      4.48%     68.66% |           4      5.97%     74.63% |           3      4.48%     79.10% |           2      2.99%     82.09% |           2      2.99%     85.07% |           2      2.99%     88.06% |           4      5.97%     94.03% |           4      5.97%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total           67                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |           1      1.96%      1.96% |           4      7.84%      9.80% |           4      7.84%     17.65% |           3      5.88%     23.53% |           4      7.84%     31.37% |           3      5.88%     37.25% |           4      7.84%     45.10% |           4      7.84%     52.94% |           3      5.88%     58.82% |           3      5.88%     64.71% |           4      7.84%     72.55% |           3      5.88%     78.43% |           4      7.84%     86.27% |           3      5.88%     92.16% |           2      3.92%     96.08% |           2      3.92%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total           51                      
system.ruby.L1Cache_Controller.M.L1_Replacement |        2304     91.83%     91.83% |          14      0.56%     92.39% |          13      0.52%     92.91% |          11      0.44%     93.34% |          15      0.60%     93.94% |          15      0.60%     94.54% |          14      0.56%     95.10% |          14      0.56%     95.66% |          14      0.56%     96.21% |          14      0.56%     96.77% |          14      0.56%     97.33% |          15      0.60%     97.93% |          11      0.44%     98.37% |          12      0.48%     98.84% |          14      0.56%     99.40% |          15      0.60%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total         2509                      
system.ruby.L1Cache_Controller.M.LL      |         109     74.66%     74.66% |           2      1.37%     76.03% |           2      1.37%     77.40% |           2      1.37%     78.77% |           2      1.37%     80.14% |           2      1.37%     81.51% |           2      1.37%     82.88% |           2      1.37%     84.25% |           2      1.37%     85.62% |           2      1.37%     86.99% |           2      1.37%     88.36% |           2      1.37%     89.73% |           2      1.37%     91.10% |           2      1.37%     92.47% |           2      1.37%     93.84% |           9      6.16%    100.00%
system.ruby.L1Cache_Controller.M.LL::total          146                      
system.ruby.L1Cache_Controller.M.Load    |        8421     34.93%     34.93% |        1112      4.61%     39.54% |        1108      4.60%     44.14% |        1106      4.59%     48.72% |        1097      4.55%     53.27% |        1096      4.55%     57.82% |        1088      4.51%     62.33% |        1085      4.50%     66.83% |        1075      4.46%     71.29% |        1063      4.41%     75.70% |        1047      4.34%     80.04% |        1014      4.21%     84.25% |         997      4.14%     88.39% |         986      4.09%     92.48% |         979      4.06%     96.54% |         835      3.46%    100.00%
system.ruby.L1Cache_Controller.M.Load::total        24109                      
system.ruby.L1Cache_Controller.M.Store   |       13640     63.58%     63.58% |         549      2.56%     66.14% |         549      2.56%     68.70% |         547      2.55%     71.25% |         544      2.54%     73.79% |         542      2.53%     76.31% |         538      2.51%     78.82% |         539      2.51%     81.34% |         535      2.49%     83.83% |         528      2.46%     86.29% |         521      2.43%     88.72% |         507      2.36%     91.08% |         500      2.33%     93.41% |         496      2.31%     95.73% |         493      2.30%     98.02% |         424      1.98%    100.00%
system.ruby.L1Cache_Controller.M.Store::total        21452                      
system.ruby.L1Cache_Controller.M_I.Fwd_GETS |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Fwd_GETS::total            1                      
system.ruby.L1Cache_Controller.M_I.Load  |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Load::total            4                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |        5204     94.34%     94.34% |          20      0.36%     94.71% |          19      0.34%     95.05% |          18      0.33%     95.38% |          22      0.40%     95.78% |          22      0.40%     96.17% |          21      0.38%     96.56% |          21      0.38%     96.94% |          21      0.38%     97.32% |          22      0.40%     97.72% |          22      0.40%     98.11% |          23      0.42%     98.53% |          18      0.33%     98.86% |          18      0.33%     99.18% |          21      0.38%     99.56% |          24      0.44%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total         5516                      
system.ruby.L1Cache_Controller.NP.Ifetch |        4320     86.71%     86.71% |          44      0.88%     87.60% |          44      0.88%     88.48% |          44      0.88%     89.36% |          44      0.88%     90.24% |          44      0.88%     91.13% |          44      0.88%     92.01% |          44      0.88%     92.89% |          44      0.88%     93.78% |          44      0.88%     94.66% |          44      0.88%     95.54% |          44      0.88%     96.43% |          44      0.88%     97.31% |          44      0.88%     98.19% |          44      0.88%     99.08% |          46      0.92%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total         4982                      
system.ruby.L1Cache_Controller.NP.Inv    |           8     88.89%     88.89% |           1     11.11%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Inv::total            9                      
system.ruby.L1Cache_Controller.NP.LL     |          53    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.LL::total           53                      
system.ruby.L1Cache_Controller.NP.Load   |        3599     91.76%     91.76% |          21      0.54%     92.30% |          20      0.51%     92.81% |          21      0.54%     93.35% |          23      0.59%     93.93% |          22      0.56%     94.49% |          23      0.59%     95.08% |          22      0.56%     95.64% |          21      0.54%     96.18% |          24      0.61%     96.79% |          22      0.56%     97.35% |          21      0.54%     97.88% |          20      0.51%     98.39% |          20      0.51%     98.90% |          22      0.56%     99.46% |          21      0.54%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total         3922                      
system.ruby.L1Cache_Controller.NP.Store  |        1597     85.08%     85.08% |          19      1.01%     86.09% |          18      0.96%     87.05% |          18      0.96%     88.01% |          19      1.01%     89.03% |          19      1.01%     90.04% |          19      1.01%     91.05% |          19      1.01%     92.06% |          19      1.01%     93.07% |          19      1.01%     94.09% |          19      1.01%     95.10% |          19      1.01%     96.11% |          18      0.96%     97.07% |          18      0.96%     98.03% |          18      0.96%     98.99% |          19      1.01%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total         1877                      
system.ruby.L1Cache_Controller.S.Ifetch  |      116551     56.38%     56.38% |        6293      3.04%     59.42% |        6269      3.03%     62.46% |        6277      3.04%     65.49% |        6265      3.03%     68.52% |        6260      3.03%     71.55% |        6214      3.01%     74.56% |        6205      3.00%     77.56% |        6139      2.97%     80.53% |        6083      2.94%     83.47% |        5989      2.90%     86.37% |        5811      2.81%     89.18% |        5681      2.75%     91.93% |        5643      2.73%     94.66% |        5618      2.72%     97.38% |        5425      2.62%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total       206723                      
system.ruby.L1Cache_Controller.S.Inv     |          19     30.65%     30.65% |           2      3.23%     33.87% |           3      4.84%     38.71% |           4      6.45%     45.16% |           2      3.23%     48.39% |           2      3.23%     51.61% |           3      4.84%     56.45% |           3      4.84%     61.29% |           3      4.84%     66.13% |           4      6.45%     72.58% |           3      4.84%     77.42% |           2      3.23%     80.65% |           2      3.23%     83.87% |           3      4.84%     88.71% |           4      6.45%     95.16% |           3      4.84%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total           62                      
system.ruby.L1Cache_Controller.S.L1_Replacement |        4315     90.63%     90.63% |          30      0.63%     91.26% |          30      0.63%     91.89% |          30      0.63%     92.52% |          30      0.63%     93.15% |          30      0.63%     93.78% |          29      0.61%     94.39% |          30      0.63%     95.02% |          30      0.63%     95.65% |          29      0.61%     96.26% |          29      0.61%     96.87% |          29      0.61%     97.48% |          30      0.63%     98.11% |          31      0.65%     98.76% |          29      0.61%     99.37% |          30      0.63%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total         4761                      
system.ruby.L1Cache_Controller.S.LL      |           3     11.54%     11.54% |           1      3.85%     15.38% |           1      3.85%     19.23% |           1      3.85%     23.08% |           1      3.85%     26.92% |           1      3.85%     30.77% |           1      3.85%     34.62% |           1      3.85%     38.46% |           1      3.85%     42.31% |           2      7.69%     50.00% |           2      7.69%     57.69% |           2      7.69%     65.38% |           2      7.69%     73.08% |           1      3.85%     76.92% |           2      7.69%     84.62% |           4     15.38%    100.00%
system.ruby.L1Cache_Controller.S.LL::total           26                      
system.ruby.L1Cache_Controller.S.Load    |          30      4.07%      4.07% |          38      5.15%      9.21% |          45      6.10%     15.31% |          51      6.91%     22.22% |          49      6.64%     28.86% |          55      7.45%     36.31% |          52      7.05%     43.36% |          51      6.91%     50.27% |          52      7.05%     57.32% |          48      6.50%     63.82% |          46      6.23%     70.05% |          45      6.10%     76.15% |          47      6.37%     82.52% |          48      6.50%     89.02% |          42      5.69%     94.72% |          39      5.28%    100.00%
system.ruby.L1Cache_Controller.S.Load::total          738                      
system.ruby.L1Cache_Controller.S.Store   |           2      5.41%      5.41% |           1      2.70%      8.11% |           3      8.11%     16.22% |           2      5.41%     21.62% |           2      5.41%     27.03% |           3      8.11%     35.14% |           3      8.11%     43.24% |           2      5.41%     48.65% |           3      8.11%     56.76% |           3      8.11%     64.86% |           2      5.41%     70.27% |           2      5.41%     75.68% |           2      5.41%     81.08% |           2      5.41%     86.49% |           2      5.41%     91.89% |           3      8.11%    100.00%
system.ruby.L1Cache_Controller.S.Store::total           37                      
system.ruby.L1Cache_Controller.SINK_WB_ACK.WB_Ack |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SINK_WB_ACK.WB_Ack::total            1                      
system.ruby.L1Cache_Controller.SL.Ack    |           3      9.38%      9.38% |           1      3.12%     12.50% |           1      3.12%     15.62% |           1      3.12%     18.75% |           2      6.25%     25.00% |           1      3.12%     28.12% |           1      3.12%     31.25% |           1      3.12%     34.38% |           1      3.12%     37.50% |           1      3.12%     40.62% |           3      9.38%     50.00% |           1      3.12%     53.12% |           2      6.25%     59.38% |           1      3.12%     62.50% |           1      3.12%     65.62% |          11     34.38%    100.00%
system.ruby.L1Cache_Controller.SL.Ack::total           32                      
system.ruby.L1Cache_Controller.SL.Ack_all |           3     12.50%     12.50% |           1      4.17%     16.67% |           1      4.17%     20.83% |           1      4.17%     25.00% |           2      8.33%     33.33% |           1      4.17%     37.50% |           1      4.17%     41.67% |           1      4.17%     45.83% |           1      4.17%     50.00% |           1      4.17%     54.17% |           2      8.33%     62.50% |           1      4.17%     66.67% |           2      8.33%     75.00% |           1      4.17%     79.17% |           1      4.17%     83.33% |           4     16.67%    100.00%
system.ruby.L1Cache_Controller.SL.Ack_all::total           24                      
system.ruby.L1Cache_Controller.SL.Inv    |           0      0.00%      0.00% |           1     14.29%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           1     14.29%     28.57% |           1     14.29%     42.86% |           1     14.29%     57.14% |           1     14.29%     71.43% |           0      0.00%     71.43% |           1     14.29%     85.71% |           1     14.29%    100.00%
system.ruby.L1Cache_Controller.SL.Inv::total            7                      
system.ruby.L1Cache_Controller.SM.Ack    |           3      7.89%      7.89% |           1      2.63%     10.53% |           3      7.89%     18.42% |           2      5.26%     23.68% |           2      5.26%     28.95% |           3      7.89%     36.84% |           3      7.89%     44.74% |           2      5.26%     50.00% |           3      7.89%     57.89% |           3      7.89%     65.79% |           2      5.26%     71.05% |           2      5.26%     76.32% |           2      5.26%     81.58% |           2      5.26%     86.84% |           2      5.26%     92.11% |           3      7.89%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total           38                      
system.ruby.L1Cache_Controller.SM.Ack_all |           3      7.89%      7.89% |           1      2.63%     10.53% |           3      7.89%     18.42% |           2      5.26%     23.68% |           2      5.26%     28.95% |           3      7.89%     36.84% |           3      7.89%     44.74% |           2      5.26%     50.00% |           3      7.89%     57.89% |           3      7.89%     65.79% |           2      5.26%     71.05% |           2      5.26%     76.32% |           2      5.26%     81.58% |           2      5.26%     86.84% |           2      5.26%     92.11% |           3      7.89%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total           38                      
system.ruby.L1Cache_Controller.Store     |       16264     66.29%     66.29% |         579      2.36%     68.65% |         578      2.36%     71.01% |         575      2.34%     73.35% |         574      2.34%     75.69% |         573      2.34%     78.03% |         569      2.32%     80.35% |         568      2.32%     82.66% |         564      2.30%     84.96% |         559      2.28%     87.24% |         551      2.25%     89.49% |         536      2.18%     91.67% |         527      2.15%     93.82% |         524      2.14%     95.96% |         522      2.13%     98.08% |         470      1.92%    100.00%
system.ruby.L1Cache_Controller.Store::total        24533                      
system.ruby.L1Cache_Controller.Unlock    |         255     78.70%     78.70% |           4      1.23%     79.94% |           4      1.23%     81.17% |           4      1.23%     82.41% |           4      1.23%     83.64% |           4      1.23%     84.88% |           4      1.23%     86.11% |           4      1.23%     87.35% |           4      1.23%     88.58% |           4      1.23%     89.81% |           4      1.23%     91.05% |           4      1.23%     92.28% |           4      1.23%     93.52% |           4      1.23%     94.75% |           4      1.23%     95.99% |          13      4.01%    100.00%
system.ruby.L1Cache_Controller.Unlock::total          324                      
system.ruby.L1Cache_Controller.WB_Ack    |        5205     94.34%     94.34% |          20      0.36%     94.71% |          19      0.34%     95.05% |          18      0.33%     95.38% |          22      0.40%     95.78% |          22      0.40%     96.18% |          21      0.38%     96.56% |          21      0.38%     96.94% |          21      0.38%     97.32% |          22      0.40%     97.72% |          22      0.40%     98.11% |          23      0.42%     98.53% |          18      0.33%     98.86% |          18      0.33%     99.18% |          21      0.38%     99.56% |          24      0.44%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total         5517                      
system.ruby.L2Cache_Controller.Ack_all   |           1     12.50%     12.50% |           1     12.50%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           2     25.00%     50.00% |           1     12.50%     62.50% |           1     12.50%     75.00% |           0      0.00%     75.00% |           1     12.50%     87.50% |           1     12.50%    100.00%
system.ruby.L2Cache_Controller.Ack_all::total            8                      
system.ruby.L2Cache_Controller.Exclusive_Unblock |         376      6.49%      6.49% |         566      9.77%     16.27% |         314      5.42%     21.69% |         402      6.94%     28.63% |         558      9.64%     38.27% |         335      5.78%     44.05% |         249      4.30%     48.35% |         284      4.90%     53.26% |         238      4.11%     57.36% |         211      3.64%     61.01% |         317      5.47%     66.48% |         303      5.23%     71.71% |         613     10.59%     82.30% |         398      6.87%     89.17% |         350      6.04%     95.22% |         277      4.78%    100.00%
system.ruby.L2Cache_Controller.Exclusive_Unblock::total         5791                      
system.ruby.L2Cache_Controller.IM.Mem_Data |          57      7.00%      7.00% |          72      8.85%     15.85% |          61      7.49%     23.34% |          29      3.56%     26.90% |          29      3.56%     30.47% |          27      3.32%     33.78% |          28      3.44%     37.22% |          31      3.81%     41.03% |          28      3.44%     44.47% |          29      3.56%     48.03% |          76      9.34%     57.37% |          59      7.25%     64.62% |          63      7.74%     72.36% |          62      7.62%     79.98% |          90     11.06%     91.03% |          73      8.97%    100.00%
system.ruby.L2Cache_Controller.IM.Mem_Data::total          814                      
system.ruby.L2Cache_Controller.IS.L1_GET_INSTR |           1      4.76%      4.76% |           1      4.76%      9.52% |           3     14.29%     23.81% |           2      9.52%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           4     19.05%     52.38% |           0      0.00%     52.38% |           0      0.00%     52.38% |           0      0.00%     52.38% |           3     14.29%     66.67% |           5     23.81%     90.48% |           0      0.00%     90.48% |           2      9.52%    100.00%
system.ruby.L2Cache_Controller.IS.L1_GET_INSTR::total           21                      
system.ruby.L2Cache_Controller.IS.Mem_Data |          66      6.66%      6.66% |          66      6.66%     13.32% |          61      6.16%     19.48% |          78      7.87%     27.35% |          58      5.85%     33.20% |          62      6.26%     39.46% |          63      6.36%     45.81% |          59      5.95%     51.77% |          59      5.95%     57.72% |          57      5.75%     63.47% |          67      6.76%     70.23% |          56      5.65%     75.88% |          58      5.85%     81.74% |          56      5.65%     87.39% |          55      5.55%     92.94% |          70      7.06%    100.00%
system.ruby.L2Cache_Controller.IS.Mem_Data::total          991                      
system.ruby.L2Cache_Controller.ISS.L1_GETS |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ISS.L1_GETS::total            1                      
system.ruby.L2Cache_Controller.ISS.Mem_Data |          21      7.19%      7.19% |          23      7.88%     15.07% |          16      5.48%     20.55% |          18      6.16%     26.71% |          20      6.85%     33.56% |          15      5.14%     38.70% |          15      5.14%     43.84% |          15      5.14%     48.97% |          21      7.19%     56.16% |          17      5.82%     61.99% |          21      7.19%     69.18% |          18      6.16%     75.34% |          23      7.88%     83.22% |          19      6.51%     89.73% |          16      5.48%     95.21% |          14      4.79%    100.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data::total          292                      
system.ruby.L2Cache_Controller.I_I.Ack_all |           1     12.50%     12.50% |           1     12.50%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           2     25.00%     50.00% |           1     12.50%     62.50% |           1     12.50%     75.00% |           0      0.00%     75.00% |           1     12.50%     87.50% |           1     12.50%    100.00%
system.ruby.L2Cache_Controller.I_I.Ack_all::total            8                      
system.ruby.L2Cache_Controller.L1_GETS   |         260      6.49%      6.49% |         423     10.56%     17.05% |         201      5.02%     22.07% |         315      7.87%     29.94% |         479     11.96%     41.90% |         237      5.92%     47.82% |         158      3.95%     51.76% |         171      4.27%     56.03% |         143      3.57%     59.60% |         151      3.77%     63.37% |         234      5.84%     69.21% |         225      5.62%     74.83% |         399      9.96%     84.79% |         257      6.42%     91.21% |         146      3.65%     94.86% |         206      5.14%    100.00%
system.ruby.L2Cache_Controller.L1_GETS::total         4005                      
system.ruby.L2Cache_Controller.L1_GETX   |         146      7.12%      7.12% |         164      7.99%     15.11% |         113      5.51%     20.61% |          89      4.34%     24.95% |          79      3.85%     28.80% |         100      4.87%     33.67% |          91      4.43%     38.11% |         115      5.60%     43.71% |          96      4.68%     48.39% |          61      2.97%     51.36% |         100      4.87%     56.24% |          96      4.68%     60.92% |         214     10.43%     71.35% |         143      6.97%     78.31% |         218     10.62%     88.94% |         227     11.06%    100.00%
system.ruby.L2Cache_Controller.L1_GETX::total         2052                      
system.ruby.L2Cache_Controller.L1_GET_INSTR |         307      6.16%      6.16% |         321      6.44%     12.61% |         281      5.64%     18.25% |         265      5.32%     23.56% |         184      3.69%     27.26% |         380      7.63%     34.89% |         587     11.78%     46.67% |         291      5.84%     52.51% |         296      5.94%     58.45% |         275      5.52%     63.97% |         421      8.45%     72.42% |         205      4.11%     76.54% |         167      3.35%     79.89% |         382      7.67%     87.56% |         287      5.76%     93.32% |         333      6.68%    100.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR::total         4982                      
system.ruby.L2Cache_Controller.L1_PUTX   |         339      6.14%      6.14% |         547      9.91%     16.06% |         286      5.18%     21.24% |         395      7.16%     28.40% |         546      9.89%     38.29% |         325      5.89%     44.18% |         239      4.33%     48.51% |         271      4.91%     53.43% |         232      4.20%     57.63% |         207      3.75%     61.38% |         313      5.67%     67.05% |         283      5.13%     72.18% |         586     10.62%     82.80% |         375      6.80%     89.60% |         339      6.14%     95.74% |         235      4.26%    100.00%
system.ruby.L2Cache_Controller.L1_PUTX::total         5518                      
system.ruby.L2Cache_Controller.L1_UPGRADE |          17     26.56%     26.56% |           1      1.56%     28.12% |          15     23.44%     51.56% |           0      0.00%     51.56% |           0      0.00%     51.56% |           0      0.00%     51.56% |           2      3.12%     54.69% |           0      0.00%     54.69% |           0      0.00%     54.69% |           1      1.56%     56.25% |           0      0.00%     56.25% |           1      1.56%     57.81% |           0      0.00%     57.81% |           0      0.00%     57.81% |           1      1.56%     59.38% |          26     40.62%    100.00%
system.ruby.L2Cache_Controller.L1_UPGRADE::total           64                      
system.ruby.L2Cache_Controller.L2_Replacement_clean |           1     11.11%     11.11% |           1     11.11%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           2     22.22%     44.44% |           2     22.22%     66.67% |           1     11.11%     77.78% |           0      0.00%     77.78% |           1     11.11%     88.89% |           1     11.11%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement_clean::total            9                      
system.ruby.L2Cache_Controller.M.L1_GETS |         194      5.57%      5.57% |         379     10.88%     16.46% |         170      4.88%     21.34% |         295      8.47%     29.81% |         459     13.18%     42.99% |         220      6.32%     49.31% |         141      4.05%     53.36% |         154      4.42%     57.78% |         121      3.48%     61.26% |         132      3.79%     65.05% |         196      5.63%     70.68% |         188      5.40%     76.08% |         376     10.80%     86.88% |         236      6.78%     93.65% |         115      3.30%     96.96% |         106      3.04%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETS::total         3482                      
system.ruby.L2Cache_Controller.M.L1_GETX |          71      6.59%      6.59% |          78      7.24%     13.83% |          52      4.83%     18.66% |          57      5.29%     23.96% |          43      3.99%     27.95% |          70      6.50%     34.45% |          59      5.48%     39.93% |          77      7.15%     47.08% |          67      6.22%     53.30% |          32      2.97%     56.27% |          24      2.23%     58.50% |          37      3.44%     61.93% |         151     14.02%     75.95% |          81      7.52%     83.47% |         128     11.88%     95.36% |          50      4.64%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETX::total         1077                      
system.ruby.L2Cache_Controller.M.L2_Replacement_clean |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement_clean::total            1                      
system.ruby.L2Cache_Controller.MT.L1_GETS |          20     26.32%     26.32% |           2      2.63%     28.95% |          15     19.74%     48.68% |           1      1.32%     50.00% |           0      0.00%     50.00% |           1      1.32%     51.32% |           2      2.63%     53.95% |           1      1.32%     55.26% |           1      1.32%     56.58% |           2      2.63%     59.21% |           1      1.32%     60.53% |           2      2.63%     63.16% |           0      0.00%     63.16% |           2      2.63%     65.79% |           2      2.63%     68.42% |          24     31.58%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETS::total           76                      
system.ruby.L2Cache_Controller.MT.L1_GETX |          15     23.08%     23.08% |          14     21.54%     44.62% |           0      0.00%     44.62% |           3      4.62%     49.23% |           7     10.77%     60.00% |           3      4.62%     64.62% |           4      6.15%     70.77% |           7     10.77%     81.54% |           1      1.54%     83.08% |           0      0.00%     83.08% |           0      0.00%     83.08% |           0      0.00%     83.08% |           0      0.00%     83.08% |           0      0.00%     83.08% |           0      0.00%     83.08% |          11     16.92%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETX::total           65                      
system.ruby.L2Cache_Controller.MT.L1_PUTX |         339      6.15%      6.15% |         547      9.92%     16.06% |         286      5.18%     21.25% |         395      7.16%     28.41% |         546      9.90%     38.31% |         325      5.89%     44.20% |         239      4.33%     48.53% |         271      4.91%     53.44% |         232      4.21%     57.65% |         207      3.75%     61.40% |         313      5.67%     67.08% |         283      5.13%     72.21% |         586     10.62%     82.83% |         375      6.80%     89.63% |         339      6.15%     95.78% |         233      4.22%    100.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX::total         5516                      
system.ruby.L2Cache_Controller.MT_IB.WB_Data |           2      8.70%      8.70% |           1      4.35%     13.04% |           2      8.70%     21.74% |           0      0.00%     21.74% |           0      0.00%     21.74% |           0      0.00%     21.74% |           1      4.35%     26.09% |           1      4.35%     30.43% |           0      0.00%     30.43% |           1      4.35%     34.78% |           0      0.00%     34.78% |           1      4.35%     39.13% |           0      0.00%     39.13% |           0      0.00%     39.13% |           0      0.00%     39.13% |          14     60.87%    100.00%
system.ruby.L2Cache_Controller.MT_IB.WB_Data::total           23                      
system.ruby.L2Cache_Controller.MT_IB.WB_Data_clean |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     33.33%     33.33% |           1     33.33%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_IB.WB_Data_clean::total            3                      
system.ruby.L2Cache_Controller.MT_IIB.L1_GETS |           0      0.00%      0.00% |           2     11.11%     11.11% |           0      0.00%     11.11% |           0      0.00%     11.11% |           0      0.00%     11.11% |           0      0.00%     11.11% |           0      0.00%     11.11% |           0      0.00%     11.11% |           0      0.00%     11.11% |           0      0.00%     11.11% |           1      5.56%     16.67% |           1      5.56%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |          14     77.78%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.L1_GETS::total           18                      
system.ruby.L2Cache_Controller.MT_IIB.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          23    100.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.L1_GETX::total           23                      
system.ruby.L2Cache_Controller.MT_IIB.L1_PUTX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.L1_PUTX::total            1                      
system.ruby.L2Cache_Controller.MT_IIB.Unblock |           2      7.69%      7.69% |           1      3.85%     11.54% |           2      7.69%     19.23% |           0      0.00%     19.23% |           0      0.00%     19.23% |           0      0.00%     19.23% |           1      3.85%     23.08% |           1      3.85%     26.92% |           0      0.00%     26.92% |           1      3.85%     30.77% |           1      3.85%     34.62% |           2      7.69%     42.31% |           0      0.00%     42.31% |           0      0.00%     42.31% |           1      3.85%     46.15% |          14     53.85%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.Unblock::total           26                      
system.ruby.L2Cache_Controller.MT_IIB.WB_Data |          17     38.64%     38.64% |           0      0.00%     38.64% |          13     29.55%     68.18% |           1      2.27%     70.45% |           0      0.00%     70.45% |           1      2.27%     72.73% |           1      2.27%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           1      2.27%     77.27% |          10     22.73%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data::total           44                      
system.ruby.L2Cache_Controller.MT_IIB.WB_Data_clean |           1     20.00%     20.00% |           1     20.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           1     20.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           2     40.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data_clean::total            5                      
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock |         358      6.25%      6.25% |         566      9.88%     16.13% |         299      5.22%     21.34% |         402      7.02%     28.36% |         558      9.74%     38.10% |         335      5.85%     43.94% |         247      4.31%     48.25% |         284      4.96%     53.21% |         238      4.15%     57.36% |         210      3.66%     61.03% |         317      5.53%     66.56% |         302      5.27%     71.83% |         613     10.70%     82.53% |         398      6.95%     89.48% |         349      6.09%     95.57% |         254      4.43%    100.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock::total         5730                      
system.ruby.L2Cache_Controller.MT_MB.L1_GETS |           2      6.25%      6.25% |           3      9.38%     15.62% |           0      0.00%     15.62% |           0      0.00%     15.62% |           0      0.00%     15.62% |           0      0.00%     15.62% |           0      0.00%     15.62% |           0      0.00%     15.62% |           0      0.00%     15.62% |           0      0.00%     15.62% |           1      3.12%     18.75% |           1      3.12%     21.88% |           0      0.00%     21.88% |           0      0.00%     21.88% |           0      0.00%     21.88% |          25     78.12%    100.00%
system.ruby.L2Cache_Controller.MT_MB.L1_GETS::total           32                      
system.ruby.L2Cache_Controller.MT_MB.L1_GETX |           1      2.33%      2.33% |           0      0.00%      2.33% |           0      0.00%      2.33% |           0      0.00%      2.33% |           0      0.00%      2.33% |           0      0.00%      2.33% |           0      0.00%      2.33% |           0      0.00%      2.33% |           0      0.00%      2.33% |           0      0.00%      2.33% |           0      0.00%      2.33% |           0      0.00%      2.33% |           0      0.00%      2.33% |           0      0.00%      2.33% |           0      0.00%      2.33% |          42     97.67%    100.00%
system.ruby.L2Cache_Controller.MT_MB.L1_GETX::total           43                      
system.ruby.L2Cache_Controller.MT_SB.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           3    100.00%    100.00%
system.ruby.L2Cache_Controller.MT_SB.L1_GETS::total            3                      
system.ruby.L2Cache_Controller.MT_SB.L1_UPGRADE |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00%
system.ruby.L2Cache_Controller.MT_SB.L1_UPGRADE::total            1                      
system.ruby.L2Cache_Controller.MT_SB.Unblock |          18     36.73%     36.73% |           1      2.04%     38.78% |          13     26.53%     65.31% |           1      2.04%     67.35% |           0      0.00%     67.35% |           1      2.04%     69.39% |           1      2.04%     71.43% |           0      0.00%     71.43% |           1      2.04%     73.47% |           0      0.00%     73.47% |           0      0.00%     73.47% |           0      0.00%     73.47% |           0      0.00%     73.47% |           2      4.08%     77.55% |           1      2.04%     79.59% |          10     20.41%    100.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock::total           49                      
system.ruby.L2Cache_Controller.M_I.Mem_Ack |           1     11.11%     11.11% |           1     11.11%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           2     22.22%     44.44% |           2     22.22%     66.67% |           1     11.11%     77.78% |           0      0.00%     77.78% |           1     11.11%     88.89% |           1     11.11%    100.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack::total            9                      
system.ruby.L2Cache_Controller.Mem_Ack   |           1     11.11%     11.11% |           1     11.11%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           2     22.22%     44.44% |           2     22.22%     66.67% |           1     11.11%     77.78% |           0      0.00%     77.78% |           1     11.11%     88.89% |           1     11.11%    100.00%
system.ruby.L2Cache_Controller.Mem_Ack::total            9                      
system.ruby.L2Cache_Controller.Mem_Data  |         144      6.87%      6.87% |         161      7.68%     14.54% |         138      6.58%     21.13% |         125      5.96%     27.09% |         107      5.10%     32.19% |         104      4.96%     37.15% |         106      5.05%     42.20% |         105      5.01%     47.21% |         108      5.15%     52.36% |         103      4.91%     57.27% |         164      7.82%     65.09% |         133      6.34%     71.44% |         144      6.87%     78.30% |         137      6.53%     84.84% |         161      7.68%     92.51% |         157      7.49%    100.00%
system.ruby.L2Cache_Controller.Mem_Data::total         2097                      
system.ruby.L2Cache_Controller.NP.L1_GETS |          22      7.51%      7.51% |          23      7.85%     15.36% |          16      5.46%     20.82% |          18      6.14%     26.96% |          20      6.83%     33.79% |          15      5.12%     38.91% |          15      5.12%     44.03% |          15      5.12%     49.15% |          21      7.17%     56.31% |          17      5.80%     62.12% |          21      7.17%     69.28% |          18      6.14%     75.43% |          23      7.85%     83.28% |          19      6.48%     89.76% |          16      5.46%     95.22% |          14      4.78%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETS::total          293                      
system.ruby.L2Cache_Controller.NP.L1_GETX |          57      7.00%      7.00% |          72      8.85%     15.85% |          61      7.49%     23.34% |          29      3.56%     26.90% |          29      3.56%     30.47% |          27      3.32%     33.78% |          28      3.44%     37.22% |          31      3.81%     41.03% |          28      3.44%     44.47% |          29      3.56%     48.03% |          76      9.34%     57.37% |          59      7.25%     64.62% |          63      7.74%     72.36% |          62      7.62%     79.98% |          90     11.06%     91.03% |          73      8.97%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETX::total          814                      
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR |          65      6.57%      6.57% |          66      6.67%     13.23% |          61      6.16%     19.39% |          78      7.88%     27.27% |          58      5.86%     33.13% |          62      6.26%     39.39% |          63      6.36%     45.76% |          59      5.96%     51.72% |          59      5.96%     57.68% |          57      5.76%     63.43% |          67      6.77%     70.20% |          56      5.66%     75.86% |          58      5.86%     81.72% |          56      5.66%     87.37% |          55      5.56%     92.93% |          70      7.07%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR::total          990                      
system.ruby.L2Cache_Controller.SS.L1_GETS |          21     23.60%     23.60% |          14     15.73%     39.33% |           0      0.00%     39.33% |           1      1.12%     40.45% |           0      0.00%     40.45% |           1      1.12%     41.57% |           0      0.00%     41.57% |           1      1.12%     42.70% |           0      0.00%     42.70% |           0      0.00%     42.70% |          14     15.73%     58.43% |          15     16.85%     75.28% |           0      0.00%     75.28% |           0      0.00%     75.28% |          13     14.61%     89.89% |           9     10.11%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETS::total           89                      
system.ruby.L2Cache_Controller.SS.L1_GETX |           1     16.67%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           5     83.33%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETX::total            6                      
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR |         241      6.07%      6.07% |         254      6.40%     12.47% |         217      5.46%     17.93% |         185      4.66%     22.59% |         126      3.17%     25.76% |         318      8.01%     33.77% |         524     13.20%     46.97% |         232      5.84%     52.81% |         233      5.87%     58.68% |         218      5.49%     64.17% |         354      8.91%     73.08% |         149      3.75%     76.83% |         106      2.67%     79.50% |         321      8.08%     87.58% |         232      5.84%     93.43% |         261      6.57%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR::total         3971                      
system.ruby.L2Cache_Controller.SS.L1_PUTX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00%
system.ruby.L2Cache_Controller.SS.L1_PUTX::total            1                      
system.ruby.L2Cache_Controller.SS.L1_UPGRADE |          17     30.36%     30.36% |           1      1.79%     32.14% |          15     26.79%     58.93% |           0      0.00%     58.93% |           0      0.00%     58.93% |           0      0.00%     58.93% |           2      3.57%     62.50% |           0      0.00%     62.50% |           0      0.00%     62.50% |           1      1.79%     64.29% |           0      0.00%     64.29% |           1      1.79%     66.07% |           0      0.00%     66.07% |           0      0.00%     66.07% |           1      1.79%     67.86% |          18     32.14%    100.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE::total           56                      
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean |           1     12.50%     12.50% |           1     12.50%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           2     25.00%     50.00% |           1     12.50%     62.50% |           1     12.50%     75.00% |           0      0.00%     75.00% |           1     12.50%     87.50% |           1     12.50%    100.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean::total            8                      
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock |          18     29.51%     29.51% |           0      0.00%     29.51% |          15     24.59%     54.10% |           0      0.00%     54.10% |           0      0.00%     54.10% |           0      0.00%     54.10% |           2      3.28%     57.38% |           0      0.00%     57.38% |           0      0.00%     57.38% |           1      1.64%     59.02% |           0      0.00%     59.02% |           1      1.64%     60.66% |           0      0.00%     60.66% |           0      0.00%     60.66% |           1      1.64%     62.30% |          23     37.70%    100.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock::total           61                      
system.ruby.L2Cache_Controller.SS_MB.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          11    100.00%    100.00%
system.ruby.L2Cache_Controller.SS_MB.L1_GETS::total           11                      
system.ruby.L2Cache_Controller.SS_MB.L1_GETX |           1      4.17%      4.17% |           0      0.00%      4.17% |           0      0.00%      4.17% |           0      0.00%      4.17% |           0      0.00%      4.17% |           0      0.00%      4.17% |           0      0.00%      4.17% |           0      0.00%      4.17% |           0      0.00%      4.17% |           0      0.00%      4.17% |           0      0.00%      4.17% |           0      0.00%      4.17% |           0      0.00%      4.17% |           0      0.00%      4.17% |           0      0.00%      4.17% |          23     95.83%    100.00%
system.ruby.L2Cache_Controller.SS_MB.L1_GETX::total           24                      
system.ruby.L2Cache_Controller.SS_MB.L1_UPGRADE |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           7    100.00%    100.00%
system.ruby.L2Cache_Controller.SS_MB.L1_UPGRADE::total            7                      
system.ruby.L2Cache_Controller.Unblock   |          20     26.67%     26.67% |           2      2.67%     29.33% |          15     20.00%     49.33% |           1      1.33%     50.67% |           0      0.00%     50.67% |           1      1.33%     52.00% |           2      2.67%     54.67% |           1      1.33%     56.00% |           1      1.33%     57.33% |           1      1.33%     58.67% |           1      1.33%     60.00% |           2      2.67%     62.67% |           0      0.00%     62.67% |           2      2.67%     65.33% |           2      2.67%     68.00% |          24     32.00%    100.00%
system.ruby.L2Cache_Controller.Unblock::total           75                      
system.ruby.L2Cache_Controller.WB_Data   |          19     28.36%     28.36% |           1      1.49%     29.85% |          15     22.39%     52.24% |           1      1.49%     53.73% |           0      0.00%     53.73% |           1      1.49%     55.22% |           2      2.99%     58.21% |           1      1.49%     59.70% |           0      0.00%     59.70% |           1      1.49%     61.19% |           0      0.00%     61.19% |           1      1.49%     62.69% |           0      0.00%     62.69% |           0      0.00%     62.69% |           1      1.49%     64.18% |          24     35.82%    100.00%
system.ruby.L2Cache_Controller.WB_Data::total           67                      
system.ruby.L2Cache_Controller.WB_Data_clean |           1     12.50%     12.50% |           1     12.50%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           1     12.50%     37.50% |           0      0.00%     37.50% |           1     12.50%     50.00% |           1     12.50%     62.50% |           0      0.00%     62.50% |           2     25.00%     87.50% |           1     12.50%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.WB_Data_clean::total            8                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples        33107                      
system.ruby.LD.hit_latency_hist_seqr::mean            1                      
system.ruby.LD.hit_latency_hist_seqr::gmean            1                      
system.ruby.LD.hit_latency_hist_seqr     |           0      0.00%      0.00% |       33107    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total        33107                      
system.ruby.LD.latency_hist_seqr::bucket_size          256                      
system.ruby.LD.latency_hist_seqr::max_bucket         2559                      
system.ruby.LD.latency_hist_seqr::samples        37047                      
system.ruby.LD.latency_hist_seqr::mean      12.394202                      
system.ruby.LD.latency_hist_seqr::gmean      1.619257                      
system.ruby.LD.latency_hist_seqr::stdev     47.239611                      
system.ruby.LD.latency_hist_seqr         |       36826     99.40%     99.40% |         195      0.53%     99.93% |           8      0.02%     99.95% |           2      0.01%     99.96% |           0      0.00%     99.96% |          13      0.04%     99.99% |           3      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total         37047                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.LD.miss_latency_hist_seqr::samples         3940                      
system.ruby.LD.miss_latency_hist_seqr::mean   108.137310                      
system.ruby.LD.miss_latency_hist_seqr::gmean    92.929404                      
system.ruby.LD.miss_latency_hist_seqr::stdev   103.574067                      
system.ruby.LD.miss_latency_hist_seqr    |        3719     94.39%     94.39% |         195      4.95%     99.34% |           8      0.20%     99.54% |           2      0.05%     99.59% |           0      0.00%     99.59% |          13      0.33%     99.92% |           3      0.08%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total         3940                      
system.ruby.Load_Linked.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Load_Linked.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Load_Linked.hit_latency_hist_seqr::samples          260                      
system.ruby.Load_Linked.hit_latency_hist_seqr::mean            1                      
system.ruby.Load_Linked.hit_latency_hist_seqr::gmean            1                      
system.ruby.Load_Linked.hit_latency_hist_seqr |           0      0.00%      0.00% |         260    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Load_Linked.hit_latency_hist_seqr::total          260                      
system.ruby.Load_Linked.latency_hist_seqr::bucket_size          256                      
system.ruby.Load_Linked.latency_hist_seqr::max_bucket         2559                      
system.ruby.Load_Linked.latency_hist_seqr::samples          347                      
system.ruby.Load_Linked.latency_hist_seqr::mean    64.772334                      
system.ruby.Load_Linked.latency_hist_seqr::gmean     3.521220                      
system.ruby.Load_Linked.latency_hist_seqr::stdev   213.462665                      
system.ruby.Load_Linked.latency_hist_seqr |         330     95.10%     95.10% |           5      1.44%     96.54% |           4      1.15%     97.69% |           2      0.58%     98.27% |           1      0.29%     98.56% |           4      1.15%     99.71% |           1      0.29%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Load_Linked.latency_hist_seqr::total          347                      
system.ruby.Load_Linked.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.Load_Linked.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.Load_Linked.miss_latency_hist_seqr::samples           87                      
system.ruby.Load_Linked.miss_latency_hist_seqr::mean   255.356322                      
system.ruby.Load_Linked.miss_latency_hist_seqr::gmean   151.526655                      
system.ruby.Load_Linked.miss_latency_hist_seqr::stdev   366.449177                      
system.ruby.Load_Linked.miss_latency_hist_seqr |          70     80.46%     80.46% |           5      5.75%     86.21% |           4      4.60%     90.80% |           2      2.30%     93.10% |           1      1.15%     94.25% |           4      4.60%     98.85% |           1      1.15%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Load_Linked.miss_latency_hist_seqr::total           87                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples        22272                      
system.ruby.ST.hit_latency_hist_seqr::mean            1                      
system.ruby.ST.hit_latency_hist_seqr::gmean            1                      
system.ruby.ST.hit_latency_hist_seqr     |           0      0.00%      0.00% |       22272    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total        22272                      
system.ruby.ST.latency_hist_seqr::bucket_size          256                      
system.ruby.ST.latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.latency_hist_seqr::samples        24202                      
system.ruby.ST.latency_hist_seqr::mean      16.021734                      
system.ruby.ST.latency_hist_seqr::gmean      1.484721                      
system.ruby.ST.latency_hist_seqr::stdev     75.169844                      
system.ruby.ST.latency_hist_seqr         |       23642     97.69%     97.69% |         508      2.10%     99.79% |           8      0.03%     99.82% |           5      0.02%     99.84% |           1      0.00%     99.84% |          38      0.16%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total         24202                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.miss_latency_hist_seqr::samples         1930                      
system.ruby.ST.miss_latency_hist_seqr::mean   189.370984                      
system.ruby.ST.miss_latency_hist_seqr::gmean   142.039570                      
system.ruby.ST.miss_latency_hist_seqr::stdev   195.498489                      
system.ruby.ST.miss_latency_hist_seqr    |        1370     70.98%     70.98% |         508     26.32%     97.31% |           8      0.41%     97.72% |           5      0.26%     97.98% |           1      0.05%     98.03% |          38      1.97%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total         1930                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::samples          330                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::mean            1                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::gmean            1                      
system.ruby.Store_Conditional.hit_latency_hist_seqr |           0      0.00%      0.00% |         330    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Store_Conditional.hit_latency_hist_seqr::total          330                      
system.ruby.Store_Conditional.latency_hist_seqr::bucket_size           64                      
system.ruby.Store_Conditional.latency_hist_seqr::max_bucket          639                      
system.ruby.Store_Conditional.latency_hist_seqr::samples          331                      
system.ruby.Store_Conditional.latency_hist_seqr::mean     2.809668                      
system.ruby.Store_Conditional.latency_hist_seqr::gmean     1.019514                      
system.ruby.Store_Conditional.latency_hist_seqr::stdev    32.924018                      
system.ruby.Store_Conditional.latency_hist_seqr |         330     99.70%     99.70% |           0      0.00%     99.70% |           0      0.00%     99.70% |           0      0.00%     99.70% |           0      0.00%     99.70% |           0      0.00%     99.70% |           0      0.00%     99.70% |           0      0.00%     99.70% |           0      0.00%     99.70% |           1      0.30%    100.00%
system.ruby.Store_Conditional.latency_hist_seqr::total          331                      
system.ruby.Store_Conditional.miss_latency_hist_seqr::bucket_size           64                      
system.ruby.Store_Conditional.miss_latency_hist_seqr::max_bucket          639                      
system.ruby.Store_Conditional.miss_latency_hist_seqr::samples            1                      
system.ruby.Store_Conditional.miss_latency_hist_seqr::mean          600                      
system.ruby.Store_Conditional.miss_latency_hist_seqr::gmean          600                      
system.ruby.Store_Conditional.miss_latency_hist_seqr::stdev          nan                      
system.ruby.Store_Conditional.miss_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00%
system.ruby.Store_Conditional.miss_latency_hist_seqr::total            1                      
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.delayHist::bucket_size                 32                       # delay histogram for all message
system.ruby.delayHist::max_bucket                 319                       # delay histogram for all message
system.ruby.delayHist::samples                  41271                       # delay histogram for all message
system.ruby.delayHist::mean                 33.429406                       # delay histogram for all message
system.ruby.delayHist::gmean                29.838193                       # delay histogram for all message
system.ruby.delayHist::stdev                16.098803                       # delay histogram for all message
system.ruby.delayHist                    |       20256     49.08%     49.08% |       18167     44.02%     93.10% |        2817      6.83%     99.92% |          23      0.06%     99.98% |           6      0.01%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                    41271                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size           32                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket          319                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples         22324                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean        35.153422                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::gmean       30.235202                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev       19.387517                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |       11021     49.37%     49.37% |        8499     38.07%     87.44% |        2783     12.47%     99.91% |          15      0.07%     99.97% |           4      0.02%     99.99% |           2      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total           22324                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size           16                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket          159                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples         18722                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean        31.467471                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::gmean       29.461603                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev       10.641370                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |        1491      7.96%      7.96% |        7586     40.52%     48.48% |        8939     47.75%     96.23% |         667      3.56%     99.79% |          21      0.11%     99.90% |           9      0.05%     99.95% |           4      0.02%     99.97% |           3      0.02%     99.99% |           1      0.01%     99.99% |           1      0.01%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total           18722                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_2::bucket_size           16                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::max_bucket          159                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::samples           225                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::mean        25.626667                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::gmean       23.132421                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::stdev       12.187640                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2           |          41     18.22%     18.22% |         117     52.00%     70.22% |          61     27.11%     97.33% |           1      0.44%     97.78% |           4      1.78%     99.56% |           0      0.00%     99.56% |           1      0.44%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::total             225                       # delay histogram for vnet_2
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.000333                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time 11879.983127                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.000334                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time   499.690261                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.000423                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time   499.690589                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseToDir.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseToDir.avg_stall_time   564.751805                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.requestToDir.avg_buf_msgs     0.000345                       # Average number of messages in buffer
system.ruby.dir_cntrl1.requestToDir.avg_stall_time 17079.486365                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromDir.avg_buf_msgs     0.000355                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromDir.avg_stall_time   531.246862                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromMemory.avg_buf_msgs     0.000437                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromMemory.avg_stall_time   499.541626                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseToDir.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseToDir.avg_stall_time   506.052388                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.requestToDir.avg_buf_msgs     0.000343                       # Average number of messages in buffer
system.ruby.dir_cntrl2.requestToDir.avg_stall_time 16909.946744                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromDir.avg_buf_msgs     0.000346                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromDir.avg_stall_time   499.943236                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromMemory.avg_buf_msgs     0.000438                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromMemory.avg_stall_time   499.943565                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseToDir.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseToDir.avg_stall_time  1585.738255                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl3.requestToDir.avg_buf_msgs     0.000355                       # Average number of messages in buffer
system.ruby.dir_cntrl3.requestToDir.avg_stall_time 11325.104582                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromDir.avg_buf_msgs     0.000368                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromDir.avg_stall_time   513.214425                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromMemory.avg_buf_msgs     0.000449                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromMemory.avg_stall_time   499.862521                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseToDir.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseToDir.avg_stall_time   564.739009                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples       262692                      
system.ruby.hit_latency_hist_seqr::mean             1                      
system.ruby.hit_latency_hist_seqr::gmean            1                      
system.ruby.hit_latency_hist_seqr        |           0      0.00%      0.00% |      262692    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total       262692                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses        36550                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits        31293                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses         5257                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses       120871                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits       116551                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses         4320                       # Number of cache demand misses
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.103306                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   500.120417                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.mandatoryQueue.num_msg_stalls            4                       # Number of times messages were stalled
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.104586                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time  7396.167989                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_buf_msgs     0.000035                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time  3085.631628                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseFromL1Cache.avg_buf_msgs     0.000400                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time   967.942042                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.009705                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time 17615.613578                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.triggerQueue.avg_buf_msgs     0.021419                       # Average number of messages in buffer
system.ruby.l1_cntrl0.triggerQueue.avg_stall_time 62609.178636                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.003443                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time   499.741775                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.L1Dcache.demand_accesses         1781                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Dcache.demand_hits         1737                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Dcache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Icache.demand_accesses         6337                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Icache.demand_hits         6293                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl1.mandatoryQueue.avg_buf_msgs     0.005327                       # Average number of messages in buffer
system.ruby.l1_cntrl1.mandatoryQueue.avg_stall_time   116.563148                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl1.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl1.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.requestFromL1Cache.avg_buf_msgs     0.000616                       # Average number of messages in buffer
system.ruby.l1_cntrl1.requestFromL1Cache.avg_stall_time   447.890070                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.requestToL1Cache.avg_buf_msgs     0.000042                       # Average number of messages in buffer
system.ruby.l1_cntrl1.requestToL1Cache.avg_stall_time  1841.852137                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl1.responseFromL1Cache.avg_buf_msgs     0.000113                       # Average number of messages in buffer
system.ruby.l1_cntrl1.responseFromL1Cache.avg_stall_time   322.722826                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.responseToL1Cache.avg_buf_msgs     0.000073                       # Average number of messages in buffer
system.ruby.l1_cntrl1.responseToL1Cache.avg_stall_time  4905.666527                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.sequencer.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.triggerQueue.avg_buf_msgs     0.000336                       # Average number of messages in buffer
system.ruby.l1_cntrl1.triggerQueue.avg_stall_time 14623.405681                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.unblockFromL1Cache.avg_buf_msgs     0.000028                       # Average number of messages in buffer
system.ruby.l1_cntrl1.unblockFromL1Cache.avg_stall_time   116.520821                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.L1Dcache.demand_accesses         1693                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Dcache.demand_hits         1646                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Dcache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Icache.demand_accesses         6033                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Icache.demand_hits         5989                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl10.mandatoryQueue.avg_buf_msgs     0.005070                       # Average number of messages in buffer
system.ruby.l1_cntrl10.mandatoryQueue.avg_stall_time    47.187580                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl10.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl10.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl10.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl10.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl10.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl10.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl10.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl10.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl10.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.requestFromL1Cache.avg_buf_msgs     0.000612                       # Average number of messages in buffer
system.ruby.l1_cntrl10.requestFromL1Cache.avg_stall_time   253.520818                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.requestToL1Cache.avg_buf_msgs     0.000063                       # Average number of messages in buffer
system.ruby.l1_cntrl10.requestToL1Cache.avg_stall_time  1386.020425                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl10.responseFromL1Cache.avg_buf_msgs     0.000055                       # Average number of messages in buffer
system.ruby.l1_cntrl10.responseFromL1Cache.avg_stall_time    81.571531                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.responseToL1Cache.avg_buf_msgs     0.000078                       # Average number of messages in buffer
system.ruby.l1_cntrl10.responseToL1Cache.avg_stall_time  1252.229051                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.sequencer.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.triggerQueue.avg_buf_msgs     0.000336                       # Average number of messages in buffer
system.ruby.l1_cntrl10.triggerQueue.avg_stall_time  5830.983792                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.unblockFromL1Cache.avg_buf_msgs     0.000028                       # Average number of messages in buffer
system.ruby.l1_cntrl10.unblockFromL1Cache.avg_stall_time    47.133441                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.L1Dcache.demand_accesses         1642                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Dcache.demand_hits         1596                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Dcache.demand_misses           46                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Icache.demand_accesses         5855                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Icache.demand_hits         5811                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl11.mandatoryQueue.avg_buf_msgs     0.004920                       # Average number of messages in buffer
system.ruby.l1_cntrl11.mandatoryQueue.avg_stall_time    38.764261                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl11.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl11.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl11.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl11.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl11.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl11.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl11.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl11.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl11.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.requestFromL1Cache.avg_buf_msgs     0.000639                       # Average number of messages in buffer
system.ruby.l1_cntrl11.requestFromL1Cache.avg_stall_time   199.203700                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.requestToL1Cache.avg_buf_msgs     0.000070                       # Average number of messages in buffer
system.ruby.l1_cntrl11.requestToL1Cache.avg_stall_time  1302.255802                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl11.responseFromL1Cache.avg_buf_msgs     0.000052                       # Average number of messages in buffer
system.ruby.l1_cntrl11.responseFromL1Cache.avg_stall_time    73.069466                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.responseToL1Cache.avg_buf_msgs     0.000076                       # Average number of messages in buffer
system.ruby.l1_cntrl11.responseToL1Cache.avg_stall_time   922.385861                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.sequencer.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.triggerQueue.avg_buf_msgs     0.000336                       # Average number of messages in buffer
system.ruby.l1_cntrl11.triggerQueue.avg_stall_time  4734.403716                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.unblockFromL1Cache.avg_buf_msgs     0.000027                       # Average number of messages in buffer
system.ruby.l1_cntrl11.unblockFromL1Cache.avg_stall_time    38.710123                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.L1Dcache.demand_accesses         1609                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Dcache.demand_hits         1565                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Dcache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Icache.demand_accesses         5725                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Icache.demand_hits         5681                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl12.mandatoryQueue.avg_buf_msgs     0.004813                       # Average number of messages in buffer
system.ruby.l1_cntrl12.mandatoryQueue.avg_stall_time    31.193052                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl12.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl12.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl12.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl12.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl12.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl12.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl12.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl12.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl12.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.requestFromL1Cache.avg_buf_msgs     0.000505                       # Average number of messages in buffer
system.ruby.l1_cntrl12.requestFromL1Cache.avg_stall_time   181.288042                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.requestToL1Cache.avg_buf_msgs     0.000054                       # Average number of messages in buffer
system.ruby.l1_cntrl12.requestToL1Cache.avg_stall_time   743.617726                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl12.responseFromL1Cache.avg_buf_msgs     0.000039                       # Average number of messages in buffer
system.ruby.l1_cntrl12.responseFromL1Cache.avg_stall_time    51.148233                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.responseToL1Cache.avg_buf_msgs     0.000073                       # Average number of messages in buffer
system.ruby.l1_cntrl12.responseToL1Cache.avg_stall_time  1307.564670                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.sequencer.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.triggerQueue.avg_buf_msgs     0.000336                       # Average number of messages in buffer
system.ruby.l1_cntrl12.triggerQueue.avg_stall_time  3762.223111                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.unblockFromL1Cache.avg_buf_msgs     0.000026                       # Average number of messages in buffer
system.ruby.l1_cntrl12.unblockFromL1Cache.avg_stall_time    31.122180                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.L1Dcache.demand_accesses         1599                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Dcache.demand_hits         1555                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Dcache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Icache.demand_accesses         5687                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Icache.demand_hits         5643                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl13.mandatoryQueue.avg_buf_msgs     0.004781                       # Average number of messages in buffer
system.ruby.l1_cntrl13.mandatoryQueue.avg_stall_time    23.929614                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl13.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl13.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl13.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl13.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl13.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl13.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl13.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl13.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl13.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.requestFromL1Cache.avg_buf_msgs     0.000534                       # Average number of messages in buffer
system.ruby.l1_cntrl13.requestFromL1Cache.avg_stall_time   169.961579                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.requestToL1Cache.avg_buf_msgs     0.000062                       # Average number of messages in buffer
system.ruby.l1_cntrl13.requestToL1Cache.avg_stall_time   596.755968                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl13.responseFromL1Cache.avg_buf_msgs     0.000052                       # Average number of messages in buffer
system.ruby.l1_cntrl13.responseFromL1Cache.avg_stall_time    38.968020                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.responseToL1Cache.avg_buf_msgs     0.000072                       # Average number of messages in buffer
system.ruby.l1_cntrl13.responseToL1Cache.avg_stall_time   914.277543                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.sequencer.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.triggerQueue.avg_buf_msgs     0.000336                       # Average number of messages in buffer
system.ruby.l1_cntrl13.triggerQueue.avg_stall_time  2850.604300                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.unblockFromL1Cache.avg_buf_msgs     0.000024                       # Average number of messages in buffer
system.ruby.l1_cntrl13.unblockFromL1Cache.avg_stall_time    23.863663                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.L1Dcache.demand_accesses         1592                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Dcache.demand_hits         1546                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Dcache.demand_misses           46                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Icache.demand_accesses         5662                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Icache.demand_hits         5618                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl14.mandatoryQueue.avg_buf_msgs     0.004760                       # Average number of messages in buffer
system.ruby.l1_cntrl14.mandatoryQueue.avg_stall_time    16.744922                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl14.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl14.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl14.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl14.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl14.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl14.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl14.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl14.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl14.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.requestFromL1Cache.avg_buf_msgs     0.000617                       # Average number of messages in buffer
system.ruby.l1_cntrl14.requestFromL1Cache.avg_stall_time    85.225428                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.requestToL1Cache.avg_buf_msgs     0.000071                       # Average number of messages in buffer
system.ruby.l1_cntrl14.requestToL1Cache.avg_stall_time   338.922109                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl14.responseFromL1Cache.avg_buf_msgs     0.000068                       # Average number of messages in buffer
system.ruby.l1_cntrl14.responseFromL1Cache.avg_stall_time    22.217192                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.responseToL1Cache.avg_buf_msgs     0.000075                       # Average number of messages in buffer
system.ruby.l1_cntrl14.responseToL1Cache.avg_stall_time   567.905314                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.sequencer.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.triggerQueue.avg_buf_msgs     0.000336                       # Average number of messages in buffer
system.ruby.l1_cntrl14.triggerQueue.avg_stall_time  1926.427947                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.unblockFromL1Cache.avg_buf_msgs     0.000027                       # Average number of messages in buffer
system.ruby.l1_cntrl14.unblockFromL1Cache.avg_stall_time    16.682909                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.L1Dcache.demand_accesses         1423                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Dcache.demand_hits         1371                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Dcache.demand_misses           52                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Icache.demand_accesses         5471                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Icache.demand_hits         5425                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Icache.demand_misses           46                       # Number of cache demand misses
system.ruby.l1_cntrl15.mandatoryQueue.avg_buf_msgs     0.004524                       # Average number of messages in buffer
system.ruby.l1_cntrl15.mandatoryQueue.avg_stall_time     8.312417                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl15.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl15.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl15.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl15.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl15.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl15.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl15.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl15.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl15.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.requestFromL1Cache.avg_buf_msgs     0.000656                       # Average number of messages in buffer
system.ruby.l1_cntrl15.requestFromL1Cache.avg_stall_time   202.861505                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.requestToL1Cache.avg_buf_msgs     0.000259                       # Average number of messages in buffer
system.ruby.l1_cntrl15.requestToL1Cache.avg_stall_time   277.622392                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.requestToL1Cache.num_msg_stalls            4                       # Number of times messages were stalled
system.ruby.l1_cntrl15.responseFromL1Cache.avg_buf_msgs     0.000066                       # Average number of messages in buffer
system.ruby.l1_cntrl15.responseFromL1Cache.avg_stall_time    15.124701                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.responseToL1Cache.avg_buf_msgs     0.000090                       # Average number of messages in buffer
system.ruby.l1_cntrl15.responseToL1Cache.avg_stall_time   418.441954                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.sequencer.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.triggerQueue.avg_buf_msgs     0.001092                       # Average number of messages in buffer
system.ruby.l1_cntrl15.triggerQueue.avg_stall_time   834.635697                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.unblockFromL1Cache.avg_buf_msgs     0.000031                       # Average number of messages in buffer
system.ruby.l1_cntrl15.unblockFromL1Cache.avg_stall_time     8.250403                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.L1Dcache.demand_accesses         1775                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Dcache.demand_hits         1730                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Dcache.demand_misses           45                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Icache.demand_accesses         6313                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Icache.demand_hits         6269                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl2.mandatoryQueue.avg_buf_msgs     0.005308                       # Average number of messages in buffer
system.ruby.l1_cntrl2.mandatoryQueue.avg_stall_time   109.000798                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl2.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl2.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl2.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl2.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl2.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl2.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl2.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl2.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl2.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.requestFromL1Cache.avg_buf_msgs     0.000624                       # Average number of messages in buffer
system.ruby.l1_cntrl2.requestFromL1Cache.avg_stall_time   403.030453                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.requestToL1Cache.avg_buf_msgs     0.000046                       # Average number of messages in buffer
system.ruby.l1_cntrl2.requestToL1Cache.avg_stall_time  2351.332643                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl2.responseFromL1Cache.avg_buf_msgs     0.000039                       # Average number of messages in buffer
system.ruby.l1_cntrl2.responseFromL1Cache.avg_stall_time   206.484827                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.responseToL1Cache.avg_buf_msgs     0.000073                       # Average number of messages in buffer
system.ruby.l1_cntrl2.responseToL1Cache.avg_stall_time  4122.856689                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.sequencer.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.triggerQueue.avg_buf_msgs     0.000336                       # Average number of messages in buffer
system.ruby.l1_cntrl2.triggerQueue.avg_stall_time 13728.418266                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.unblockFromL1Cache.avg_buf_msgs     0.000028                       # Average number of messages in buffer
system.ruby.l1_cntrl2.unblockFromL1Cache.avg_stall_time   108.962409                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.L1Dcache.demand_accesses         1774                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Dcache.demand_hits         1729                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Dcache.demand_misses           45                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Icache.demand_accesses         6321                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Icache.demand_hits         6277                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl3.mandatoryQueue.avg_buf_msgs     0.005312                       # Average number of messages in buffer
system.ruby.l1_cntrl3.mandatoryQueue.avg_stall_time   101.603817                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl3.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl3.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl3.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl3.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl3.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl3.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl3.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl3.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl3.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.requestFromL1Cache.avg_buf_msgs     0.000572                       # Average number of messages in buffer
system.ruby.l1_cntrl3.requestFromL1Cache.avg_stall_time   252.346173                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.requestToL1Cache.avg_buf_msgs     0.000056                       # Average number of messages in buffer
system.ruby.l1_cntrl3.requestToL1Cache.avg_stall_time  2434.907632                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl3.responseFromL1Cache.avg_buf_msgs     0.000070                       # Average number of messages in buffer
system.ruby.l1_cntrl3.responseFromL1Cache.avg_stall_time   192.349717                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.responseToL1Cache.avg_buf_msgs     0.000072                       # Average number of messages in buffer
system.ruby.l1_cntrl3.responseToL1Cache.avg_stall_time  3330.210710                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.sequencer.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.triggerQueue.avg_buf_msgs     0.000336                       # Average number of messages in buffer
system.ruby.l1_cntrl3.triggerQueue.avg_stall_time 12777.278894                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.unblockFromL1Cache.avg_buf_msgs     0.000025                       # Average number of messages in buffer
system.ruby.l1_cntrl3.unblockFromL1Cache.avg_stall_time   101.565428                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.L1Dcache.demand_accesses         1769                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Dcache.demand_hits         1721                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Dcache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Icache.demand_accesses         6309                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Icache.demand_hits         6265                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl4.mandatoryQueue.avg_buf_msgs     0.005301                       # Average number of messages in buffer
system.ruby.l1_cntrl4.mandatoryQueue.avg_stall_time    92.994787                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl4.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl4.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl4.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl4.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl4.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl4.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl4.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl4.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl4.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.requestFromL1Cache.avg_buf_msgs     0.000634                       # Average number of messages in buffer
system.ruby.l1_cntrl4.requestFromL1Cache.avg_stall_time   316.718345                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.requestToL1Cache.avg_buf_msgs     0.000039                       # Average number of messages in buffer
system.ruby.l1_cntrl4.requestToL1Cache.avg_stall_time  1511.366177                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl4.responseFromL1Cache.avg_buf_msgs     0.000047                       # Average number of messages in buffer
system.ruby.l1_cntrl4.responseFromL1Cache.avg_stall_time   174.855385                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.responseToL1Cache.avg_buf_msgs     0.000078                       # Average number of messages in buffer
system.ruby.l1_cntrl4.responseToL1Cache.avg_stall_time  4053.398783                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.sequencer.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.triggerQueue.avg_buf_msgs     0.000336                       # Average number of messages in buffer
system.ruby.l1_cntrl4.triggerQueue.avg_stall_time 11655.793725                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.unblockFromL1Cache.avg_buf_msgs     0.000027                       # Average number of messages in buffer
system.ruby.l1_cntrl4.unblockFromL1Cache.avg_stall_time    92.936055                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.L1Dcache.demand_accesses         1766                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Dcache.demand_hits         1718                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Dcache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Icache.demand_accesses         6304                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Icache.demand_hits         6260                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl5.mandatoryQueue.avg_buf_msgs     0.005296                       # Average number of messages in buffer
system.ruby.l1_cntrl5.mandatoryQueue.avg_stall_time    85.665726                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl5.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl5.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl5.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl5.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl5.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl5.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl5.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl5.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl5.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.requestFromL1Cache.avg_buf_msgs     0.000634                       # Average number of messages in buffer
system.ruby.l1_cntrl5.requestFromL1Cache.avg_stall_time   372.994656                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.requestToL1Cache.avg_buf_msgs     0.000045                       # Average number of messages in buffer
system.ruby.l1_cntrl5.requestToL1Cache.avg_stall_time  1754.081903                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl5.responseFromL1Cache.avg_buf_msgs     0.000038                       # Average number of messages in buffer
system.ruby.l1_cntrl5.responseFromL1Cache.avg_stall_time   159.535787                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.responseToL1Cache.avg_buf_msgs     0.000077                       # Average number of messages in buffer
system.ruby.l1_cntrl5.responseToL1Cache.avg_stall_time  3265.320098                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.sequencer.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.triggerQueue.avg_buf_msgs     0.000336                       # Average number of messages in buffer
system.ruby.l1_cntrl5.triggerQueue.avg_stall_time 10742.452977                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.unblockFromL1Cache.avg_buf_msgs     0.000028                       # Average number of messages in buffer
system.ruby.l1_cntrl5.unblockFromL1Cache.avg_stall_time    85.615524                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.L1Dcache.demand_accesses         1753                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Dcache.demand_hits         1704                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Dcache.demand_misses           49                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Icache.demand_accesses         6258                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Icache.demand_hits         6214                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl6.mandatoryQueue.avg_buf_msgs     0.005257                       # Average number of messages in buffer
system.ruby.l1_cntrl6.mandatoryQueue.avg_stall_time    78.144062                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl6.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl6.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl6.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl6.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl6.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl6.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl6.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl6.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl6.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.requestFromL1Cache.avg_buf_msgs     0.000618                       # Average number of messages in buffer
system.ruby.l1_cntrl6.requestFromL1Cache.avg_stall_time   196.913770                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.requestToL1Cache.avg_buf_msgs     0.000055                       # Average number of messages in buffer
system.ruby.l1_cntrl6.requestToL1Cache.avg_stall_time  1980.378852                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl6.responseFromL1Cache.avg_buf_msgs     0.000055                       # Average number of messages in buffer
system.ruby.l1_cntrl6.responseFromL1Cache.avg_stall_time   144.091505                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.responseToL1Cache.avg_buf_msgs     0.000077                       # Average number of messages in buffer
system.ruby.l1_cntrl6.responseToL1Cache.avg_stall_time  2574.520060                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.sequencer.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.triggerQueue.avg_buf_msgs     0.000336                       # Average number of messages in buffer
system.ruby.l1_cntrl6.triggerQueue.avg_stall_time  9772.372296                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.unblockFromL1Cache.avg_buf_msgs     0.000028                       # Average number of messages in buffer
system.ruby.l1_cntrl6.unblockFromL1Cache.avg_stall_time    78.097798                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.L1Dcache.demand_accesses         1749                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Dcache.demand_hits         1702                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Dcache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Icache.demand_accesses         6249                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Icache.demand_hits         6205                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl7.mandatoryQueue.avg_buf_msgs     0.005248                       # Average number of messages in buffer
system.ruby.l1_cntrl7.mandatoryQueue.avg_stall_time    69.400177                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl7.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl7.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl7.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl7.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl7.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl7.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl7.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl7.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl7.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.requestFromL1Cache.avg_buf_msgs     0.000624                       # Average number of messages in buffer
system.ruby.l1_cntrl7.requestFromL1Cache.avg_stall_time   336.935359                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.requestToL1Cache.avg_buf_msgs     0.000063                       # Average number of messages in buffer
system.ruby.l1_cntrl7.requestToL1Cache.avg_stall_time  2160.525063                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl7.responseFromL1Cache.avg_buf_msgs     0.000055                       # Average number of messages in buffer
system.ruby.l1_cntrl7.responseFromL1Cache.avg_stall_time   129.449788                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.responseToL1Cache.avg_buf_msgs     0.000075                       # Average number of messages in buffer
system.ruby.l1_cntrl7.responseToL1Cache.avg_stall_time  1936.830377                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.sequencer.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.triggerQueue.avg_buf_msgs     0.000336                       # Average number of messages in buffer
system.ruby.l1_cntrl7.triggerQueue.avg_stall_time  8653.281039                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.unblockFromL1Cache.avg_buf_msgs     0.000026                       # Average number of messages in buffer
system.ruby.l1_cntrl7.unblockFromL1Cache.avg_stall_time    69.353913                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.L1Dcache.demand_accesses         1734                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Dcache.demand_hits         1687                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Dcache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Icache.demand_accesses         6183                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Icache.demand_hits         6139                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl8.mandatoryQueue.avg_buf_msgs     0.005195                       # Average number of messages in buffer
system.ruby.l1_cntrl8.mandatoryQueue.avg_stall_time    62.251578                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl8.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl8.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl8.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl8.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl8.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl8.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl8.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl8.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl8.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.requestFromL1Cache.avg_buf_msgs     0.000602                       # Average number of messages in buffer
system.ruby.l1_cntrl8.requestFromL1Cache.avg_stall_time   251.418598                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.requestToL1Cache.avg_buf_msgs     0.000047                       # Average number of messages in buffer
system.ruby.l1_cntrl8.requestToL1Cache.avg_stall_time  1324.176695                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl8.responseFromL1Cache.avg_buf_msgs     0.000068                       # Average number of messages in buffer
system.ruby.l1_cntrl8.responseFromL1Cache.avg_stall_time   114.440585                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.responseToL1Cache.avg_buf_msgs     0.000076                       # Average number of messages in buffer
system.ruby.l1_cntrl8.responseToL1Cache.avg_stall_time  2387.038558                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.sequencer.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.triggerQueue.avg_buf_msgs     0.000336                       # Average number of messages in buffer
system.ruby.l1_cntrl8.triggerQueue.avg_stall_time  7741.074250                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.unblockFromL1Cache.avg_buf_msgs     0.000026                       # Average number of messages in buffer
system.ruby.l1_cntrl8.unblockFromL1Cache.avg_stall_time    62.186940                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.L1Dcache.demand_accesses         1719                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Dcache.demand_hits         1669                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Dcache.demand_misses           50                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Icache.demand_accesses         6127                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Icache.demand_hits         6083                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl9.mandatoryQueue.avg_buf_msgs     0.005149                       # Average number of messages in buffer
system.ruby.l1_cntrl9.mandatoryQueue.avg_stall_time    54.288274                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl9.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl9.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl9.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl9.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl9.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl9.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl9.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl9.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl9.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.requestFromL1Cache.avg_buf_msgs     0.000613                       # Average number of messages in buffer
system.ruby.l1_cntrl9.requestFromL1Cache.avg_stall_time   130.911860                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.requestToL1Cache.avg_buf_msgs     0.000056                       # Average number of messages in buffer
system.ruby.l1_cntrl9.requestToL1Cache.avg_stall_time  1373.921588                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl9.responseFromL1Cache.avg_buf_msgs     0.000070                       # Average number of messages in buffer
system.ruby.l1_cntrl9.responseFromL1Cache.avg_stall_time    99.500941                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.responseToL1Cache.avg_buf_msgs     0.000079                       # Average number of messages in buffer
system.ruby.l1_cntrl9.responseToL1Cache.avg_stall_time  1735.334832                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.sequencer.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.triggerQueue.avg_buf_msgs     0.000336                       # Average number of messages in buffer
system.ruby.l1_cntrl9.triggerQueue.avg_stall_time  6737.394792                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.unblockFromL1Cache.avg_buf_msgs     0.000030                       # Average number of messages in buffer
system.ruby.l1_cntrl9.unblockFromL1Cache.avg_stall_time    54.230198                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.000189                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time   999.457301                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_buf_msgs     0.000041                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time   107.539382                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.000755                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time 11772.656720                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.num_msg_stalls            4                       # Number of times messages were stalled
system.ruby.l2_cntrl0.L2cache.demand_accesses          726                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits          545                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses          181                       # Number of cache demand misses
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.001112                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   783.049680                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.000109                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time 14733.287719                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.000260                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time  5596.583030                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.DirRequestFromL2Cache.avg_buf_msgs     0.000211                       # Average number of messages in buffer
system.ruby.l2_cntrl1.DirRequestFromL2Cache.avg_stall_time   999.167249                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestFromL2Cache.avg_buf_msgs     0.000012                       # Average number of messages in buffer
system.ruby.l2_cntrl1.L1RequestFromL2Cache.avg_stall_time   110.085868                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestToL2Cache.avg_buf_msgs     0.001061                       # Average number of messages in buffer
system.ruby.l2_cntrl1.L1RequestToL2Cache.avg_stall_time 16944.749692                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestToL2Cache.num_msg_stalls            5                       # Number of times messages were stalled
system.ruby.l2_cntrl1.L2cache.demand_accesses          904                       # Number of cache demand accesses
system.ruby.l2_cntrl1.L2cache.demand_hits          726                       # Number of cache demand hits
system.ruby.l2_cntrl1.L2cache.demand_misses          178                       # Number of cache demand misses
system.ruby.l2_cntrl1.fully_busy_cycles             1                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl1.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl1.responseFromL2Cache.avg_buf_msgs     0.001579                       # Average number of messages in buffer
system.ruby.l2_cntrl1.responseFromL2Cache.avg_stall_time   823.407913                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.responseToL2Cache.avg_buf_msgs     0.000108                       # Average number of messages in buffer
system.ruby.l2_cntrl1.responseToL2Cache.avg_stall_time 14648.742852                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.unblockToL2Cache.avg_buf_msgs     0.000373                       # Average number of messages in buffer
system.ruby.l2_cntrl1.unblockToL2Cache.avg_stall_time  8247.816577                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.DirRequestFromL2Cache.avg_buf_msgs     0.000215                       # Average number of messages in buffer
system.ruby.l2_cntrl10.DirRequestFromL2Cache.avg_stall_time   986.648424                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestFromL2Cache.avg_buf_msgs     0.000002                       # Average number of messages in buffer
system.ruby.l2_cntrl10.L1RequestFromL2Cache.avg_stall_time    50.205235                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestToL2Cache.avg_buf_msgs     0.000759                       # Average number of messages in buffer
system.ruby.l2_cntrl10.L1RequestToL2Cache.avg_stall_time 23000.359302                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestToL2Cache.num_msg_stalls            2                       # Number of times messages were stalled
system.ruby.l2_cntrl10.L2cache.demand_accesses          753                       # Number of cache demand accesses
system.ruby.l2_cntrl10.L2cache.demand_hits          588                       # Number of cache demand hits
system.ruby.l2_cntrl10.L2cache.demand_misses          165                       # Number of cache demand misses
system.ruby.l2_cntrl10.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl10.responseFromL2Cache.avg_buf_msgs     0.001146                       # Average number of messages in buffer
system.ruby.l2_cntrl10.responseFromL2Cache.avg_stall_time   760.716337                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.responseToL2Cache.avg_buf_msgs     0.000111                       # Average number of messages in buffer
system.ruby.l2_cntrl10.responseToL2Cache.avg_stall_time 17046.953308                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.unblockToL2Cache.avg_buf_msgs     0.000209                       # Average number of messages in buffer
system.ruby.l2_cntrl10.unblockToL2Cache.avg_stall_time 16384.877922                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.DirRequestFromL2Cache.avg_buf_msgs     0.000175                       # Average number of messages in buffer
system.ruby.l2_cntrl11.DirRequestFromL2Cache.avg_stall_time   999.636451                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestFromL2Cache.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.l2_cntrl11.L1RequestFromL2Cache.avg_stall_time   114.929473                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestToL2Cache.avg_buf_msgs     0.000583                       # Average number of messages in buffer
system.ruby.l2_cntrl11.L1RequestToL2Cache.avg_stall_time 28844.889788                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestToL2Cache.num_msg_stalls            2                       # Number of times messages were stalled
system.ruby.l2_cntrl11.L2cache.demand_accesses          525                       # Number of cache demand accesses
system.ruby.l2_cntrl11.L2cache.demand_hits          390                       # Number of cache demand hits
system.ruby.l2_cntrl11.L2cache.demand_misses          135                       # Number of cache demand misses
system.ruby.l2_cntrl11.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl11.responseFromL2Cache.avg_buf_msgs     0.000796                       # Average number of messages in buffer
system.ruby.l2_cntrl11.responseFromL2Cache.avg_stall_time   763.096141                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.responseToL2Cache.avg_buf_msgs     0.000091                       # Average number of messages in buffer
system.ruby.l2_cntrl11.responseToL2Cache.avg_stall_time 16968.287867                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.unblockToL2Cache.avg_buf_msgs     0.000200                       # Average number of messages in buffer
system.ruby.l2_cntrl11.unblockToL2Cache.avg_stall_time 19666.931450                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.DirRequestFromL2Cache.avg_buf_msgs     0.000189                       # Average number of messages in buffer
system.ruby.l2_cntrl12.DirRequestFromL2Cache.avg_stall_time   998.522179                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestFromL2Cache.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l2_cntrl12.L1RequestFromL2Cache.avg_stall_time    33.226697                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestToL2Cache.avg_buf_msgs     0.000896                       # Average number of messages in buffer
system.ruby.l2_cntrl12.L1RequestToL2Cache.avg_stall_time 23338.737344                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L2cache.demand_accesses          780                       # Number of cache demand accesses
system.ruby.l2_cntrl12.L2cache.demand_hits          633                       # Number of cache demand hits
system.ruby.l2_cntrl12.L2cache.demand_misses          147                       # Number of cache demand misses
system.ruby.l2_cntrl12.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl12.responseFromL2Cache.avg_buf_msgs     0.001377                       # Average number of messages in buffer
system.ruby.l2_cntrl12.responseFromL2Cache.avg_stall_time   753.721295                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.responseToL2Cache.avg_buf_msgs     0.000096                       # Average number of messages in buffer
system.ruby.l2_cntrl12.responseToL2Cache.avg_stall_time 22557.967728                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.unblockToL2Cache.avg_buf_msgs     0.000402                       # Average number of messages in buffer
system.ruby.l2_cntrl12.unblockToL2Cache.avg_stall_time 14030.152281                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.DirRequestFromL2Cache.avg_buf_msgs     0.000180                       # Average number of messages in buffer
system.ruby.l2_cntrl13.DirRequestFromL2Cache.avg_stall_time   998.854885                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L1RequestFromL2Cache.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l2_cntrl13.L1RequestFromL2Cache.avg_stall_time   107.781530                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L1RequestToL2Cache.avg_buf_msgs     0.000759                       # Average number of messages in buffer
system.ruby.l2_cntrl13.L1RequestToL2Cache.avg_stall_time 22592.301473                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L2cache.demand_accesses          782                       # Number of cache demand accesses
system.ruby.l2_cntrl13.L2cache.demand_hits          638                       # Number of cache demand hits
system.ruby.l2_cntrl13.L2cache.demand_misses          144                       # Number of cache demand misses
system.ruby.l2_cntrl13.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl13.responseFromL2Cache.avg_buf_msgs     0.001306                       # Average number of messages in buffer
system.ruby.l2_cntrl13.responseFromL2Cache.avg_stall_time   805.552986                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.responseToL2Cache.avg_buf_msgs     0.000091                       # Average number of messages in buffer
system.ruby.l2_cntrl13.responseToL2Cache.avg_stall_time 22306.191168                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.unblockToL2Cache.avg_buf_msgs     0.000262                       # Average number of messages in buffer
system.ruby.l2_cntrl13.unblockToL2Cache.avg_stall_time 16643.303701                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.DirRequestFromL2Cache.avg_buf_msgs     0.000211                       # Average number of messages in buffer
system.ruby.l2_cntrl14.DirRequestFromL2Cache.avg_stall_time   998.684267                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L1RequestFromL2Cache.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.l2_cntrl14.L1RequestFromL2Cache.avg_stall_time   107.514774                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L1RequestToL2Cache.avg_buf_msgs     0.000650                       # Average number of messages in buffer
system.ruby.l2_cntrl14.L1RequestToL2Cache.avg_stall_time 29020.713114                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L2cache.demand_accesses          652                       # Number of cache demand accesses
system.ruby.l2_cntrl14.L2cache.demand_hits          489                       # Number of cache demand hits
system.ruby.l2_cntrl14.L2cache.demand_misses          163                       # Number of cache demand misses
system.ruby.l2_cntrl14.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl14.responseFromL2Cache.avg_buf_msgs     0.001049                       # Average number of messages in buffer
system.ruby.l2_cntrl14.responseFromL2Cache.avg_stall_time   788.294895                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.responseToL2Cache.avg_buf_msgs     0.000108                       # Average number of messages in buffer
system.ruby.l2_cntrl14.responseToL2Cache.avg_stall_time 14689.929240                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.unblockToL2Cache.avg_buf_msgs     0.000231                       # Average number of messages in buffer
system.ruby.l2_cntrl14.unblockToL2Cache.avg_stall_time 19454.107800                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.DirRequestFromL2Cache.avg_buf_msgs     0.000206                       # Average number of messages in buffer
system.ruby.l2_cntrl15.DirRequestFromL2Cache.avg_stall_time   998.179629                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestFromL2Cache.avg_buf_msgs     0.000117                       # Average number of messages in buffer
system.ruby.l2_cntrl15.L1RequestFromL2Cache.avg_stall_time   110.564913                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestToL2Cache.avg_buf_msgs     0.013317                       # Average number of messages in buffer
system.ruby.l2_cntrl15.L1RequestToL2Cache.avg_stall_time 28988.856945                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestToL2Cache.num_msg_stalls          150                       # Number of times messages were stalled
system.ruby.l2_cntrl15.L2cache.demand_accesses          643                       # Number of cache demand accesses
system.ruby.l2_cntrl15.L2cache.demand_hits          449                       # Number of cache demand hits
system.ruby.l2_cntrl15.L2cache.demand_misses          194                       # Number of cache demand misses
system.ruby.l2_cntrl15.fully_busy_cycles           33                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl15.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl15.responseFromL2Cache.avg_buf_msgs     0.001212                       # Average number of messages in buffer
system.ruby.l2_cntrl15.responseFromL2Cache.avg_stall_time   768.676688                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.responseToL2Cache.avg_buf_msgs     0.000120                       # Average number of messages in buffer
system.ruby.l2_cntrl15.responseToL2Cache.avg_stall_time 15304.808525                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.unblockToL2Cache.avg_buf_msgs     0.000198                       # Average number of messages in buffer
system.ruby.l2_cntrl15.unblockToL2Cache.avg_stall_time 21642.524438                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.DirRequestFromL2Cache.avg_buf_msgs     0.000181                       # Average number of messages in buffer
system.ruby.l2_cntrl2.DirRequestFromL2Cache.avg_stall_time   999.982938                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L1RequestFromL2Cache.avg_buf_msgs     0.000020                       # Average number of messages in buffer
system.ruby.l2_cntrl2.L1RequestFromL2Cache.avg_stall_time   116.536570                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L1RequestToL2Cache.avg_buf_msgs     0.000588                       # Average number of messages in buffer
system.ruby.l2_cntrl2.L1RequestToL2Cache.avg_stall_time 17914.493439                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L2cache.demand_accesses          610                       # Number of cache demand accesses
system.ruby.l2_cntrl2.L2cache.demand_hits          454                       # Number of cache demand hits
system.ruby.l2_cntrl2.L2cache.demand_misses          156                       # Number of cache demand misses
system.ruby.l2_cntrl2.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl2.responseFromL2Cache.avg_buf_msgs     0.000925                       # Average number of messages in buffer
system.ruby.l2_cntrl2.responseFromL2Cache.avg_stall_time   768.446024                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.responseToL2Cache.avg_buf_msgs     0.000100                       # Average number of messages in buffer
system.ruby.l2_cntrl2.responseToL2Cache.avg_stall_time 23586.482071                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.unblockToL2Cache.avg_buf_msgs     0.000216                       # Average number of messages in buffer
system.ruby.l2_cntrl2.unblockToL2Cache.avg_stall_time 11172.456885                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.DirRequestFromL2Cache.avg_buf_msgs     0.000164                       # Average number of messages in buffer
system.ruby.l2_cntrl3.DirRequestFromL2Cache.avg_stall_time   999.812976                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L1RequestFromL2Cache.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.l2_cntrl3.L1RequestFromL2Cache.avg_stall_time   107.567600                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L1RequestToL2Cache.avg_buf_msgs     0.000698                       # Average number of messages in buffer
system.ruby.l2_cntrl3.L1RequestToL2Cache.avg_stall_time 20721.364097                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L2cache.demand_accesses          669                       # Number of cache demand accesses
system.ruby.l2_cntrl3.L2cache.demand_hits          538                       # Number of cache demand hits
system.ruby.l2_cntrl3.L2cache.demand_misses          131                       # Number of cache demand misses
system.ruby.l2_cntrl3.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl3.responseFromL2Cache.avg_buf_msgs     0.001071                       # Average number of messages in buffer
system.ruby.l2_cntrl3.responseFromL2Cache.avg_stall_time   799.197108                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.responseToL2Cache.avg_buf_msgs     0.000083                       # Average number of messages in buffer
system.ruby.l2_cntrl3.responseToL2Cache.avg_stall_time 23382.191001                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.unblockToL2Cache.avg_buf_msgs     0.000264                       # Average number of messages in buffer
system.ruby.l2_cntrl3.unblockToL2Cache.avg_stall_time 13928.921533                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.DirRequestFromL2Cache.avg_buf_msgs     0.000140                       # Average number of messages in buffer
system.ruby.l2_cntrl4.DirRequestFromL2Cache.avg_stall_time   997.385595                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L1RequestFromL2Cache.avg_buf_msgs     0.000005                       # Average number of messages in buffer
system.ruby.l2_cntrl4.L1RequestFromL2Cache.avg_stall_time    84.261074                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L1RequestToL2Cache.avg_buf_msgs     0.000845                       # Average number of messages in buffer
system.ruby.l2_cntrl4.L1RequestToL2Cache.avg_stall_time 16481.124999                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L2cache.demand_accesses          742                       # Number of cache demand accesses
system.ruby.l2_cntrl4.L2cache.demand_hits          628                       # Number of cache demand hits
system.ruby.l2_cntrl4.L2cache.demand_misses          114                       # Number of cache demand misses
system.ruby.l2_cntrl4.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl4.responseFromL2Cache.avg_buf_msgs     0.001253                       # Average number of messages in buffer
system.ruby.l2_cntrl4.responseFromL2Cache.avg_stall_time   763.048892                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.responseToL2Cache.avg_buf_msgs     0.000070                       # Average number of messages in buffer
system.ruby.l2_cntrl4.responseToL2Cache.avg_stall_time 17259.330381                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.unblockToL2Cache.avg_buf_msgs     0.000366                       # Average number of messages in buffer
system.ruby.l2_cntrl4.unblockToL2Cache.avg_stall_time  8188.033728                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.DirRequestFromL2Cache.avg_buf_msgs     0.000136                       # Average number of messages in buffer
system.ruby.l2_cntrl5.DirRequestFromL2Cache.avg_stall_time   999.006474                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L1RequestFromL2Cache.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.l2_cntrl5.L1RequestFromL2Cache.avg_stall_time    76.918232                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L1RequestToL2Cache.avg_buf_msgs     0.000684                       # Average number of messages in buffer
system.ruby.l2_cntrl5.L1RequestToL2Cache.avg_stall_time 16042.469967                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L2cache.demand_accesses          717                       # Number of cache demand accesses
system.ruby.l2_cntrl5.L2cache.demand_hits          609                       # Number of cache demand hits
system.ruby.l2_cntrl5.L2cache.demand_misses          108                       # Number of cache demand misses
system.ruby.l2_cntrl5.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl5.responseFromL2Cache.avg_buf_msgs     0.001081                       # Average number of messages in buffer
system.ruby.l2_cntrl5.responseFromL2Cache.avg_stall_time   793.212326                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.responseToL2Cache.avg_buf_msgs     0.000069                       # Average number of messages in buffer
system.ruby.l2_cntrl5.responseToL2Cache.avg_stall_time 16902.806353                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.unblockToL2Cache.avg_buf_msgs     0.000220                       # Average number of messages in buffer
system.ruby.l2_cntrl5.unblockToL2Cache.avg_stall_time 11069.258764                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.DirRequestFromL2Cache.avg_buf_msgs     0.000139                       # Average number of messages in buffer
system.ruby.l2_cntrl6.DirRequestFromL2Cache.avg_stall_time   999.317525                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L1RequestFromL2Cache.avg_buf_msgs     0.000005                       # Average number of messages in buffer
system.ruby.l2_cntrl6.L1RequestFromL2Cache.avg_stall_time   107.452760                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L1RequestToL2Cache.avg_buf_msgs     0.000707                       # Average number of messages in buffer
system.ruby.l2_cntrl6.L1RequestToL2Cache.avg_stall_time 19810.310315                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L2cache.demand_accesses          838                       # Number of cache demand accesses
system.ruby.l2_cntrl6.L2cache.demand_hits          726                       # Number of cache demand hits
system.ruby.l2_cntrl6.L2cache.demand_misses          112                       # Number of cache demand misses
system.ruby.l2_cntrl6.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl6.responseFromL2Cache.avg_buf_msgs     0.001190                       # Average number of messages in buffer
system.ruby.l2_cntrl6.responseFromL2Cache.avg_stall_time   807.531179                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.responseToL2Cache.avg_buf_msgs     0.000071                       # Average number of messages in buffer
system.ruby.l2_cntrl6.responseToL2Cache.avg_stall_time 19922.111545                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.unblockToL2Cache.avg_buf_msgs     0.000165                       # Average number of messages in buffer
system.ruby.l2_cntrl6.unblockToL2Cache.avg_stall_time 13916.453882                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.DirRequestFromL2Cache.avg_buf_msgs     0.000138                       # Average number of messages in buffer
system.ruby.l2_cntrl7.DirRequestFromL2Cache.avg_stall_time   995.232517                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L1RequestFromL2Cache.avg_buf_msgs     0.000005                       # Average number of messages in buffer
system.ruby.l2_cntrl7.L1RequestFromL2Cache.avg_stall_time    68.093631                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L1RequestToL2Cache.avg_buf_msgs     0.000556                       # Average number of messages in buffer
system.ruby.l2_cntrl7.L1RequestToL2Cache.avg_stall_time 23710.201025                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L2cache.demand_accesses          577                       # Number of cache demand accesses
system.ruby.l2_cntrl7.L2cache.demand_hits          464                       # Number of cache demand hits
system.ruby.l2_cntrl7.L2cache.demand_misses          113                       # Number of cache demand misses
system.ruby.l2_cntrl7.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl7.responseFromL2Cache.avg_buf_msgs     0.000856                       # Average number of messages in buffer
system.ruby.l2_cntrl7.responseFromL2Cache.avg_stall_time   770.605336                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.responseToL2Cache.avg_buf_msgs     0.000070                       # Average number of messages in buffer
system.ruby.l2_cntrl7.responseToL2Cache.avg_stall_time 19736.943239                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.unblockToL2Cache.avg_buf_msgs     0.000187                       # Average number of messages in buffer
system.ruby.l2_cntrl7.unblockToL2Cache.avg_stall_time 16845.420026                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.DirRequestFromL2Cache.avg_buf_msgs     0.000142                       # Average number of messages in buffer
system.ruby.l2_cntrl8.DirRequestFromL2Cache.avg_stall_time   990.927674                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L1RequestFromL2Cache.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l2_cntrl8.L1RequestFromL2Cache.avg_stall_time    53.068022                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L1RequestToL2Cache.avg_buf_msgs     0.000503                       # Average number of messages in buffer
system.ruby.l2_cntrl8.L1RequestToL2Cache.avg_stall_time 17468.475912                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L2cache.demand_accesses          535                       # Number of cache demand accesses
system.ruby.l2_cntrl8.L2cache.demand_hits          421                       # Number of cache demand hits
system.ruby.l2_cntrl8.L2cache.demand_misses          114                       # Number of cache demand misses
system.ruby.l2_cntrl8.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl8.responseFromL2Cache.avg_buf_msgs     0.000877                       # Average number of messages in buffer
system.ruby.l2_cntrl8.responseFromL2Cache.avg_stall_time   771.395432                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.responseToL2Cache.avg_buf_msgs     0.000072                       # Average number of messages in buffer
system.ruby.l2_cntrl8.responseToL2Cache.avg_stall_time 19660.618225                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.unblockToL2Cache.avg_buf_msgs     0.000157                       # Average number of messages in buffer
system.ruby.l2_cntrl8.unblockToL2Cache.avg_stall_time 10824.806011                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.DirRequestFromL2Cache.avg_buf_msgs     0.000135                       # Average number of messages in buffer
system.ruby.l2_cntrl9.DirRequestFromL2Cache.avg_stall_time   995.664970                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L1RequestFromL2Cache.avg_buf_msgs     0.000002                       # Average number of messages in buffer
system.ruby.l2_cntrl9.L1RequestFromL2Cache.avg_stall_time     0.106637                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L1RequestToL2Cache.avg_buf_msgs     0.000456                       # Average number of messages in buffer
system.ruby.l2_cntrl9.L1RequestToL2Cache.avg_stall_time 20946.258030                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L2cache.demand_accesses          488                       # Number of cache demand accesses
system.ruby.l2_cntrl9.L2cache.demand_hits          383                       # Number of cache demand hits
system.ruby.l2_cntrl9.L2cache.demand_misses          105                       # Number of cache demand misses
system.ruby.l2_cntrl9.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl9.responseFromL2Cache.avg_buf_msgs     0.000742                       # Average number of messages in buffer
system.ruby.l2_cntrl9.responseFromL2Cache.avg_stall_time   722.312344                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.responseToL2Cache.avg_buf_msgs     0.000068                       # Average number of messages in buffer
system.ruby.l2_cntrl9.responseToL2Cache.avg_stall_time 19753.530992                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.unblockToL2Cache.avg_buf_msgs     0.000139                       # Average number of messages in buffer
system.ruby.l2_cntrl9.unblockToL2Cache.avg_stall_time 13692.479965                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size          256                      
system.ruby.latency_hist_seqr::max_bucket         2559                      
system.ruby.latency_hist_seqr::samples         273632                      
system.ruby.latency_hist_seqr::mean          5.947682                      
system.ruby.latency_hist_seqr::gmean         1.200602                      
system.ruby.latency_hist_seqr::stdev        37.254054                      
system.ruby.latency_hist_seqr            |      272565     99.61%     99.61% |         924      0.34%     99.95% |          36      0.01%     99.96% |          12      0.00%     99.97% |           8      0.00%     99.97% |          83      0.03%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total           273632                      
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.miss_latency_hist_seqr::samples        10940                      
system.ruby.miss_latency_hist_seqr::mean   124.751737                      
system.ruby.miss_latency_hist_seqr::gmean    96.813868                      
system.ruby.miss_latency_hist_seqr::stdev   141.466795                      
system.ruby.miss_latency_hist_seqr       |        9873     90.25%     90.25% |         924      8.45%     98.69% |          36      0.33%     99.02% |          12      0.11%     99.13% |           8      0.07%     99.20% |          83      0.76%     99.96% |           4      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total        10940                      
system.ruby.network.average_flit_latency    31.243295                      
system.ruby.network.average_flit_network_latency    28.056846                      
system.ruby.network.average_flit_queueing_latency     3.186450                      
system.ruby.network.average_flit_vnet_latency |   32.142947                       |   26.807977                       |   23.425053                      
system.ruby.network.average_flit_vqueue_latency |    6.908048                       |    1.869777                       |    1.055492                      
system.ruby.network.average_hops             2.832492                      
system.ruby.network.average_packet_latency    33.672684                      
system.ruby.network.average_packet_network_latency    28.711921                      
system.ruby.network.average_packet_queueing_latency     4.960763                      
system.ruby.network.average_packet_vnet_latency |   28.877661                       |   30.266937                       |   23.425053                      
system.ruby.network.average_packet_vqueue_latency |    9.562705                       |    1.671988                       |    1.055492                      
system.ruby.network.avg_link_utilization     0.335001                      
system.ruby.network.avg_vc_load          |    0.091045     27.18%     27.18% |    0.225030     67.17%     94.35% |    0.018926      5.65%    100.00%
system.ruby.network.avg_vc_load::total       0.335001                      
system.ruby.network.ext_in_link_utilization       105642                      
system.ruby.network.ext_links00.credit_links0.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.credit_links1.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links0.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links1.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links0.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links1.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links0.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links1.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links0.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links1.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links0.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links1.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links0.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links1.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links0.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links1.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links0.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links1.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links0.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links1.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links0.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links1.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links0.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links1.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links0.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links1.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links0.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links1.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links0.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links1.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links0.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links1.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links0.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links1.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links0.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links1.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links0.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links1.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links0.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links1.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links0.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links1.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links0.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links1.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links0.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links1.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links0.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links1.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links0.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links1.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links0.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links1.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links0.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links1.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links0.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links1.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links0.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links1.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links0.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links1.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links0.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links1.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links0.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links1.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links0.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links1.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links0.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links1.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links0.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links1.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links0.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links1.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links0.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links1.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links0.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links1.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links0.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links1.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links0.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links1.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links0.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links1.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links0.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links1.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links0.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links1.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links0.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links1.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links0.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links1.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links0.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links1.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links0.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links1.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links0.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links1.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links0.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links1.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links0.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links1.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links0.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links1.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links0.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links1.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links0.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links1.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links0.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links1.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links0.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links1.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links0.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links1.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links0.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links1.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links0.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links1.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links0.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links1.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links0.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links1.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links0.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links1.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links0.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links1.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links0.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links1.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links0.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links1.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links0.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links1.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links0.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links1.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links0.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links1.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links0.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links1.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links0.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links1.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links0.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links1.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links0.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links1.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links0.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links1.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_out_link_utilization       105637                      
system.ruby.network.flit_network_latency |      918999                       |     1902160                       |      142682                      
system.ruby.network.flit_queueing_latency |      197508                       |      132670                       |        6429                      
system.ruby.network.flits_injected       |       28591     27.06%     27.06% |       70960     67.17%     94.23% |        6092      5.77%    100.00%
system.ruby.network.flits_injected::total       105643                      
system.ruby.network.flits_received       |       28591     27.07%     27.07% |       70955     67.17%     94.23% |        6091      5.77%    100.00%
system.ruby.network.flits_received::total       105637                      
system.ruby.network.int_link_utilization       299218                      
system.ruby.network.int_links00.credit_link.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.network_link.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.credit_link.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.network_link.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.credit_link.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.network_link.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.credit_link.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.network_link.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.credit_link.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.network_link.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.credit_link.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.network_link.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.credit_link.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.network_link.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.credit_link.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.network_link.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.credit_link.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.network_link.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.credit_link.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.network_link.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.credit_link.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.network_link.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.credit_link.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.network_link.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.credit_link.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.network_link.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.credit_link.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.network_link.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.credit_link.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.network_link.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.credit_link.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.network_link.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.credit_link.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.network_link.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.credit_link.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.network_link.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.credit_link.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.network_link.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.credit_link.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.network_link.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.credit_link.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.network_link.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.credit_link.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.network_link.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.credit_link.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.network_link.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.credit_link.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.network_link.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.credit_link.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.network_link.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.credit_link.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.network_link.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.credit_link.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.network_link.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.credit_link.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.network_link.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.credit_link.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.network_link.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.credit_link.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.network_link.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.credit_link.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.network_link.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.credit_link.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.network_link.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.credit_link.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.network_link.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.credit_link.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.network_link.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.credit_link.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.network_link.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.credit_link.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.network_link.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.credit_link.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.network_link.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.credit_link.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.network_link.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.credit_link.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.network_link.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.credit_link.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.network_link.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.credit_link.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.network_link.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.credit_link.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.network_link.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.credit_link.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.network_link.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.credit_link.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.network_link.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.credit_link.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.network_link.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.credit_link.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.network_link.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.credit_link.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.network_link.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.credit_link.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.network_link.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs00.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs01.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs02.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs03.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs04.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs05.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs06.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs07.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs08.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs09.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs10.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs11.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs12.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs13.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs14.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs15.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs16.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs17.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs18.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs19.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs20.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs21.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs22.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs23.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs24.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs25.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs26.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs27.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs28.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs29.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs30.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs31.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs32.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs33.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs34.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs35.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.packet_network_latency |      535825                       |      566930                       |      142682                      
system.ruby.network.packet_queueing_latency |      177436                       |       31318                       |        6429                      
system.ruby.network.packets_injected     |       18555     42.77%     42.77% |       18732     43.18%     85.96% |        6092     14.04%    100.00%
system.ruby.network.packets_injected::total        43379                      
system.ruby.network.packets_received     |       18555     42.78%     42.78% |       18731     43.18%     85.96% |        6091     14.04%    100.00%
system.ruby.network.packets_received::total        43377                      
system.ruby.network.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.buffer_reads        88356                      
system.ruby.network.routers00.buffer_writes        88356                      
system.ruby.network.routers00.crossbar_activity        88356                      
system.ruby.network.routers00.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.sw_input_arbiter_activity        88368                      
system.ruby.network.routers00.sw_output_arbiter_activity        88356                      
system.ruby.network.routers01.buffer_reads        38590                      
system.ruby.network.routers01.buffer_writes        38590                      
system.ruby.network.routers01.crossbar_activity        38590                      
system.ruby.network.routers01.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.sw_input_arbiter_activity        38607                      
system.ruby.network.routers01.sw_output_arbiter_activity        38590                      
system.ruby.network.routers02.buffer_reads        25797                      
system.ruby.network.routers02.buffer_writes        25797                      
system.ruby.network.routers02.crossbar_activity        25797                      
system.ruby.network.routers02.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.sw_input_arbiter_activity        25811                      
system.ruby.network.routers02.sw_output_arbiter_activity        25797                      
system.ruby.network.routers03.buffer_reads        15602                      
system.ruby.network.routers03.buffer_writes        15602                      
system.ruby.network.routers03.crossbar_activity        15602                      
system.ruby.network.routers03.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.sw_input_arbiter_activity        15607                      
system.ruby.network.routers03.sw_output_arbiter_activity        15602                      
system.ruby.network.routers04.buffer_reads        49709                      
system.ruby.network.routers04.buffer_writes        49709                      
system.ruby.network.routers04.crossbar_activity        49707                      
system.ruby.network.routers04.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.sw_input_arbiter_activity        49715                      
system.ruby.network.routers04.sw_output_arbiter_activity        49707                      
system.ruby.network.routers05.buffer_reads        20218                      
system.ruby.network.routers05.buffer_writes        20218                      
system.ruby.network.routers05.crossbar_activity        20218                      
system.ruby.network.routers05.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.sw_input_arbiter_activity        20224                      
system.ruby.network.routers05.sw_output_arbiter_activity        20218                      
system.ruby.network.routers06.buffer_reads        16539                      
system.ruby.network.routers06.buffer_writes        16539                      
system.ruby.network.routers06.crossbar_activity        16539                      
system.ruby.network.routers06.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.sw_input_arbiter_activity        16563                      
system.ruby.network.routers06.sw_output_arbiter_activity        16539                      
system.ruby.network.routers07.buffer_reads        11497                      
system.ruby.network.routers07.buffer_writes        11497                      
system.ruby.network.routers07.crossbar_activity        11497                      
system.ruby.network.routers07.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.sw_input_arbiter_activity        11509                      
system.ruby.network.routers07.sw_output_arbiter_activity        11497                      
system.ruby.network.routers08.buffer_reads        32298                      
system.ruby.network.routers08.buffer_writes        32298                      
system.ruby.network.routers08.crossbar_activity        32298                      
system.ruby.network.routers08.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.sw_input_arbiter_activity        32307                      
system.ruby.network.routers08.sw_output_arbiter_activity        32298                      
system.ruby.network.routers09.buffer_reads        15932                      
system.ruby.network.routers09.buffer_writes        15932                      
system.ruby.network.routers09.crossbar_activity        15932                      
system.ruby.network.routers09.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.sw_input_arbiter_activity        15940                      
system.ruby.network.routers09.sw_output_arbiter_activity        15932                      
system.ruby.network.routers10.buffer_reads        15233                      
system.ruby.network.routers10.buffer_writes        15233                      
system.ruby.network.routers10.crossbar_activity        15233                      
system.ruby.network.routers10.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.sw_input_arbiter_activity        15237                      
system.ruby.network.routers10.sw_output_arbiter_activity        15233                      
system.ruby.network.routers11.buffer_reads        10531                      
system.ruby.network.routers11.buffer_writes        10531                      
system.ruby.network.routers11.crossbar_activity        10531                      
system.ruby.network.routers11.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.sw_input_arbiter_activity        10543                      
system.ruby.network.routers11.sw_output_arbiter_activity        10531                      
system.ruby.network.routers12.buffer_reads        21668                      
system.ruby.network.routers12.buffer_writes        21668                      
system.ruby.network.routers12.crossbar_activity        21668                      
system.ruby.network.routers12.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.sw_input_arbiter_activity        21669                      
system.ruby.network.routers12.sw_output_arbiter_activity        21668                      
system.ruby.network.routers13.buffer_reads        17519                      
system.ruby.network.routers13.buffer_writes        17519                      
system.ruby.network.routers13.crossbar_activity        17519                      
system.ruby.network.routers13.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.sw_input_arbiter_activity        17526                      
system.ruby.network.routers13.sw_output_arbiter_activity        17519                      
system.ruby.network.routers14.buffer_reads        14625                      
system.ruby.network.routers14.buffer_writes        14625                      
system.ruby.network.routers14.crossbar_activity        14625                      
system.ruby.network.routers14.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.sw_input_arbiter_activity        14631                      
system.ruby.network.routers14.sw_output_arbiter_activity        14625                      
system.ruby.network.routers15.buffer_reads        10745                      
system.ruby.network.routers15.buffer_writes        10745                      
system.ruby.network.routers15.crossbar_activity        10745                      
system.ruby.network.routers15.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.sw_input_arbiter_activity        10753                      
system.ruby.network.routers15.sw_output_arbiter_activity        10745                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples       273643                      
system.ruby.outstanding_req_hist_seqr::mean            1                      
system.ruby.outstanding_req_hist_seqr::gmean            1                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |      273643    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total       273643                      
system.ruby.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED    761932500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
