INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/marco/VivadoProjects/project_reti_logiche_final/project_reti_logiche_final.srcs/sources_1/new/10766073_10764083.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
INFO: [VRFC 10-3107] analyzing entity 'CounterAdd'
INFO: [VRFC 10-3107] analyzing entity 'CounterK'
INFO: [VRFC 10-3107] analyzing entity 'Mux'
INFO: [VRFC 10-3107] analyzing entity 'ZeroReading'
INFO: [VRFC 10-3107] analyzing entity 'CredibilityT'
INFO: [VRFC 10-3107] analyzing entity 'FlipFlopT'
INFO: [VRFC 10-3107] analyzing entity 'LVR'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/marco/VivadoProjects/project_reti_logiche_final/project_reti_logiche_final.srcs/Reset_Sim/new/project_reti_logiche_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_tb'
