// Seed: 2264001238
module module_0 ();
  logic id_1;
  ;
  always @(posedge -1 == 1 or posedge id_1) begin : LABEL_0
    $unsigned(61);
    ;
  end
  initial begin : LABEL_1
    id_1 <= id_1;
    id_1 <= id_1;
    id_1 <= 1;
  end
endmodule
module module_1 #(
    parameter id_1 = 32'd72
) (
    input tri1 id_0,
    input tri1 _id_1,
    output supply1 id_2
);
  assign id_2 = -1;
  buf primCall (id_2, id_4);
  assign id_2 = -1'b0;
  logic [id_1  &  -1 : -1] id_4;
  assign id_4[id_1+id_1+-1] = id_0;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
