{'data_out': {'CDeps': [],
              'CLines': [],
              'Clocked': False,
              'DDeps': [['data_reversed', 'rev_type']],
              'DLines': ['191:D'],
              'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f0104d71210>]},
 'data_reversed': {'CDeps': [[], []],
                   'CLines': [[], []],
                   'Clocked': False,
                   'DDeps': [['data_in'],
                             ['data_in',
                              'DATA_SIZE',
                              'type',
                              'i',
                              'DATA_SIZE',
                              'type',
                              'i'],
                             ['data_in',
                              'DATA_SIZE',
                              'type',
                              'i',
                              'DATA_SIZE',
                              'type',
                              'i',
                              'DATA_SIZE',
                              'type',
                              'i',
                              'DATA_SIZE',
                              'type']],
                   'DLines': ['176:D', '184:D', '186:D'],
                   'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f010518f350>,
                                   <pyverilog.vparser.ast.Assign object at 0x7f0104d74410>,
                                   <pyverilog.vparser.ast.Assign object at 0x7f0104d74e50>]}}
