{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1765234838065 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765234838065 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  8 18:00:38 2025 " "Processing started: Mon Dec  8 18:00:38 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1765234838065 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765234838065 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Asteroids -c Asteroids " "Command: quartus_map --read_settings_files=on --write_settings_files=off Asteroids -c Asteroids" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765234838065 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1765234838319 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1765234838319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "meteorthing.v 1 1 " "Found 1 design units, including 1 entities, in source file meteorthing.v" { { "Info" "ISGN_ENTITY_NAME" "1 meteorthing " "Found entity 1: meteorthing" {  } { { "meteorthing.v" "" { Text "C:/Users/close/OneDrive/Desktop/FinalP/meteorthing.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765234843555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765234843555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync_640x480.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_sync_640x480.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_sync_640x480 " "Found entity 1: vga_sync_640x480" {  } { { "vga_sync_640x480.v" "" { Text "C:/Users/close/OneDrive/Desktop/FinalP/vga_sync_640x480.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765234843556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765234843556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_core_simple.v 1 1 " "Found 1 design units, including 1 entities, in source file game_core_simple.v" { { "Info" "ISGN_ENTITY_NAME" "1 game_core_simple " "Found entity 1: game_core_simple" {  } { { "game_core_simple.v" "" { Text "C:/Users/close/OneDrive/Desktop/FinalP/game_core_simple.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765234843557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765234843557 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 asteroids_top.v(827) " "Verilog HDL Expression warning at asteroids_top.v(827): truncated literal to match 3 bits" {  } { { "asteroids_top.v" "" { Text "C:/Users/close/OneDrive/Desktop/FinalP/asteroids_top.v" 827 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1765234843559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asteroids_top.v 1 1 " "Found 1 design units, including 1 entities, in source file asteroids_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 asteroids_top " "Found entity 1: asteroids_top" {  } { { "asteroids_top.v" "" { Text "C:/Users/close/OneDrive/Desktop/FinalP/asteroids_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765234843559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765234843559 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "inside ship_sprite_color.v(182) " "Verilog HDL Declaration warning at ship_sprite_color.v(182): \"inside\" is SystemVerilog-2005 keyword" {  } { { "ship_sprite_color.v" "" { Text "C:/Users/close/OneDrive/Desktop/FinalP/ship_sprite_color.v" 182 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1765234843560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ship_sprite_color.v 1 1 " "Found 1 design units, including 1 entities, in source file ship_sprite_color.v" { { "Info" "ISGN_ENTITY_NAME" "1 ship_sprite_color " "Found entity 1: ship_sprite_color" {  } { { "ship_sprite_color.v" "" { Text "C:/Users/close/OneDrive/Desktop/FinalP/ship_sprite_color.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765234843560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765234843560 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "asteroids_top " "Elaborating entity \"asteroids_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1765234843578 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 asteroids_top.v(119) " "Verilog HDL assignment warning at asteroids_top.v(119): truncated value with size 11 to match size of target (10)" {  } { { "asteroids_top.v" "" { Text "C:/Users/close/OneDrive/Desktop/FinalP/asteroids_top.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765234843593 "|asteroids_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 asteroids_top.v(122) " "Verilog HDL assignment warning at asteroids_top.v(122): truncated value with size 11 to match size of target (10)" {  } { { "asteroids_top.v" "" { Text "C:/Users/close/OneDrive/Desktop/FinalP/asteroids_top.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765234843593 "|asteroids_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 asteroids_top.v(692) " "Verilog HDL assignment warning at asteroids_top.v(692): truncated value with size 32 to match size of target (4)" {  } { { "asteroids_top.v" "" { Text "C:/Users/close/OneDrive/Desktop/FinalP/asteroids_top.v" 692 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765234843594 "|asteroids_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 asteroids_top.v(691) " "Verilog HDL assignment warning at asteroids_top.v(691): truncated value with size 32 to match size of target (4)" {  } { { "asteroids_top.v" "" { Text "C:/Users/close/OneDrive/Desktop/FinalP/asteroids_top.v" 691 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765234843595 "|asteroids_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 asteroids_top.v(690) " "Verilog HDL assignment warning at asteroids_top.v(690): truncated value with size 32 to match size of target (4)" {  } { { "asteroids_top.v" "" { Text "C:/Users/close/OneDrive/Desktop/FinalP/asteroids_top.v" 690 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765234843595 "|asteroids_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "t_rel_x asteroids_top.v(712) " "Verilog HDL Always Construct warning at asteroids_top.v(712): inferring latch(es) for variable \"t_rel_x\", which holds its previous value in one or more paths through the always construct" {  } { { "asteroids_top.v" "" { Text "C:/Users/close/OneDrive/Desktop/FinalP/asteroids_top.v" 712 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1765234843599 "|asteroids_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "t_rel_y asteroids_top.v(712) " "Verilog HDL Always Construct warning at asteroids_top.v(712): inferring latch(es) for variable \"t_rel_y\", which holds its previous value in one or more paths through the always construct" {  } { { "asteroids_top.v" "" { Text "C:/Users/close/OneDrive/Desktop/FinalP/asteroids_top.v" 712 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1765234843599 "|asteroids_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "t_char_idx asteroids_top.v(712) " "Verilog HDL Always Construct warning at asteroids_top.v(712): inferring latch(es) for variable \"t_char_idx\", which holds its previous value in one or more paths through the always construct" {  } { { "asteroids_top.v" "" { Text "C:/Users/close/OneDrive/Desktop/FinalP/asteroids_top.v" 712 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1765234843599 "|asteroids_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "t_col asteroids_top.v(712) " "Verilog HDL Always Construct warning at asteroids_top.v(712): inferring latch(es) for variable \"t_col\", which holds its previous value in one or more paths through the always construct" {  } { { "asteroids_top.v" "" { Text "C:/Users/close/OneDrive/Desktop/FinalP/asteroids_top.v" 712 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1765234843599 "|asteroids_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "t_cid asteroids_top.v(712) " "Verilog HDL Always Construct warning at asteroids_top.v(712): inferring latch(es) for variable \"t_cid\", which holds its previous value in one or more paths through the always construct" {  } { { "asteroids_top.v" "" { Text "C:/Users/close/OneDrive/Desktop/FinalP/asteroids_top.v" 712 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1765234843599 "|asteroids_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "t_row_bits asteroids_top.v(712) " "Verilog HDL Always Construct warning at asteroids_top.v(712): inferring latch(es) for variable \"t_row_bits\", which holds its previous value in one or more paths through the always construct" {  } { { "asteroids_top.v" "" { Text "C:/Users/close/OneDrive/Desktop/FinalP/asteroids_top.v" 712 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1765234843599 "|asteroids_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "g_rel_x asteroids_top.v(735) " "Verilog HDL Always Construct warning at asteroids_top.v(735): inferring latch(es) for variable \"g_rel_x\", which holds its previous value in one or more paths through the always construct" {  } { { "asteroids_top.v" "" { Text "C:/Users/close/OneDrive/Desktop/FinalP/asteroids_top.v" 735 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1765234843602 "|asteroids_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "g_rel_y asteroids_top.v(735) " "Verilog HDL Always Construct warning at asteroids_top.v(735): inferring latch(es) for variable \"g_rel_y\", which holds its previous value in one or more paths through the always construct" {  } { { "asteroids_top.v" "" { Text "C:/Users/close/OneDrive/Desktop/FinalP/asteroids_top.v" 735 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1765234843602 "|asteroids_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "g_char_idx asteroids_top.v(735) " "Verilog HDL Always Construct warning at asteroids_top.v(735): inferring latch(es) for variable \"g_char_idx\", which holds its previous value in one or more paths through the always construct" {  } { { "asteroids_top.v" "" { Text "C:/Users/close/OneDrive/Desktop/FinalP/asteroids_top.v" 735 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1765234843602 "|asteroids_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "g_col asteroids_top.v(735) " "Verilog HDL Always Construct warning at asteroids_top.v(735): inferring latch(es) for variable \"g_col\", which holds its previous value in one or more paths through the always construct" {  } { { "asteroids_top.v" "" { Text "C:/Users/close/OneDrive/Desktop/FinalP/asteroids_top.v" 735 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1765234843602 "|asteroids_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "g_cid asteroids_top.v(735) " "Verilog HDL Always Construct warning at asteroids_top.v(735): inferring latch(es) for variable \"g_cid\", which holds its previous value in one or more paths through the always construct" {  } { { "asteroids_top.v" "" { Text "C:/Users/close/OneDrive/Desktop/FinalP/asteroids_top.v" 735 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1765234843602 "|asteroids_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "g_row_bits asteroids_top.v(735) " "Verilog HDL Always Construct warning at asteroids_top.v(735): inferring latch(es) for variable \"g_row_bits\", which holds its previous value in one or more paths through the always construct" {  } { { "asteroids_top.v" "" { Text "C:/Users/close/OneDrive/Desktop/FinalP/asteroids_top.v" 735 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1765234843602 "|asteroids_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r_rel_x asteroids_top.v(758) " "Verilog HDL Always Construct warning at asteroids_top.v(758): inferring latch(es) for variable \"r_rel_x\", which holds its previous value in one or more paths through the always construct" {  } { { "asteroids_top.v" "" { Text "C:/Users/close/OneDrive/Desktop/FinalP/asteroids_top.v" 758 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1765234843604 "|asteroids_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r_rel_y asteroids_top.v(758) " "Verilog HDL Always Construct warning at asteroids_top.v(758): inferring latch(es) for variable \"r_rel_y\", which holds its previous value in one or more paths through the always construct" {  } { { "asteroids_top.v" "" { Text "C:/Users/close/OneDrive/Desktop/FinalP/asteroids_top.v" 758 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1765234843604 "|asteroids_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r_char_idx asteroids_top.v(758) " "Verilog HDL Always Construct warning at asteroids_top.v(758): inferring latch(es) for variable \"r_char_idx\", which holds its previous value in one or more paths through the always construct" {  } { { "asteroids_top.v" "" { Text "C:/Users/close/OneDrive/Desktop/FinalP/asteroids_top.v" 758 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1765234843604 "|asteroids_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r_col asteroids_top.v(758) " "Verilog HDL Always Construct warning at asteroids_top.v(758): inferring latch(es) for variable \"r_col\", which holds its previous value in one or more paths through the always construct" {  } { { "asteroids_top.v" "" { Text "C:/Users/close/OneDrive/Desktop/FinalP/asteroids_top.v" 758 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1765234843604 "|asteroids_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r_cid asteroids_top.v(758) " "Verilog HDL Always Construct warning at asteroids_top.v(758): inferring latch(es) for variable \"r_cid\", which holds its previous value in one or more paths through the always construct" {  } { { "asteroids_top.v" "" { Text "C:/Users/close/OneDrive/Desktop/FinalP/asteroids_top.v" 758 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1765234843604 "|asteroids_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r_row_bits asteroids_top.v(758) " "Verilog HDL Always Construct warning at asteroids_top.v(758): inferring latch(es) for variable \"r_row_bits\", which holds its previous value in one or more paths through the always construct" {  } { { "asteroids_top.v" "" { Text "C:/Users/close/OneDrive/Desktop/FinalP/asteroids_top.v" 758 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1765234843604 "|asteroids_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "s_rel_x asteroids_top.v(781) " "Verilog HDL Always Construct warning at asteroids_top.v(781): inferring latch(es) for variable \"s_rel_x\", which holds its previous value in one or more paths through the always construct" {  } { { "asteroids_top.v" "" { Text "C:/Users/close/OneDrive/Desktop/FinalP/asteroids_top.v" 781 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1765234843607 "|asteroids_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "s_rel_y asteroids_top.v(781) " "Verilog HDL Always Construct warning at asteroids_top.v(781): inferring latch(es) for variable \"s_rel_y\", which holds its previous value in one or more paths through the always construct" {  } { { "asteroids_top.v" "" { Text "C:/Users/close/OneDrive/Desktop/FinalP/asteroids_top.v" 781 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1765234843607 "|asteroids_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "s_char_idx asteroids_top.v(781) " "Verilog HDL Always Construct warning at asteroids_top.v(781): inferring latch(es) for variable \"s_char_idx\", which holds its previous value in one or more paths through the always construct" {  } { { "asteroids_top.v" "" { Text "C:/Users/close/OneDrive/Desktop/FinalP/asteroids_top.v" 781 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1765234843607 "|asteroids_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "s_col asteroids_top.v(781) " "Verilog HDL Always Construct warning at asteroids_top.v(781): inferring latch(es) for variable \"s_col\", which holds its previous value in one or more paths through the always construct" {  } { { "asteroids_top.v" "" { Text "C:/Users/close/OneDrive/Desktop/FinalP/asteroids_top.v" 781 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1765234843607 "|asteroids_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "s_cid asteroids_top.v(781) " "Verilog HDL Always Construct warning at asteroids_top.v(781): inferring latch(es) for variable \"s_cid\", which holds its previous value in one or more paths through the always construct" {  } { { "asteroids_top.v" "" { Text "C:/Users/close/OneDrive/Desktop/FinalP/asteroids_top.v" 781 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1765234843607 "|asteroids_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "s_row_bits asteroids_top.v(781) " "Verilog HDL Always Construct warning at asteroids_top.v(781): inferring latch(es) for variable \"s_row_bits\", which holds its previous value in one or more paths through the always construct" {  } { { "asteroids_top.v" "" { Text "C:/Users/close/OneDrive/Desktop/FinalP/asteroids_top.v" 781 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1765234843607 "|asteroids_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "h_rel_x asteroids_top.v(818) " "Verilog HDL Always Construct warning at asteroids_top.v(818): inferring latch(es) for variable \"h_rel_x\", which holds its previous value in one or more paths through the always construct" {  } { { "asteroids_top.v" "" { Text "C:/Users/close/OneDrive/Desktop/FinalP/asteroids_top.v" 818 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1765234843612 "|asteroids_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "h_rel_y asteroids_top.v(818) " "Verilog HDL Always Construct warning at asteroids_top.v(818): inferring latch(es) for variable \"h_rel_y\", which holds its previous value in one or more paths through the always construct" {  } { { "asteroids_top.v" "" { Text "C:/Users/close/OneDrive/Desktop/FinalP/asteroids_top.v" 818 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1765234843612 "|asteroids_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "h_char_idx asteroids_top.v(818) " "Verilog HDL Always Construct warning at asteroids_top.v(818): inferring latch(es) for variable \"h_char_idx\", which holds its previous value in one or more paths through the always construct" {  } { { "asteroids_top.v" "" { Text "C:/Users/close/OneDrive/Desktop/FinalP/asteroids_top.v" 818 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1765234843612 "|asteroids_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "h_col asteroids_top.v(818) " "Verilog HDL Always Construct warning at asteroids_top.v(818): inferring latch(es) for variable \"h_col\", which holds its previous value in one or more paths through the always construct" {  } { { "asteroids_top.v" "" { Text "C:/Users/close/OneDrive/Desktop/FinalP/asteroids_top.v" 818 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1765234843612 "|asteroids_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hp_digit asteroids_top.v(818) " "Verilog HDL Always Construct warning at asteroids_top.v(818): inferring latch(es) for variable \"hp_digit\", which holds its previous value in one or more paths through the always construct" {  } { { "asteroids_top.v" "" { Text "C:/Users/close/OneDrive/Desktop/FinalP/asteroids_top.v" 818 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1765234843612 "|asteroids_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "h_cid asteroids_top.v(818) " "Verilog HDL Always Construct warning at asteroids_top.v(818): inferring latch(es) for variable \"h_cid\", which holds its previous value in one or more paths through the always construct" {  } { { "asteroids_top.v" "" { Text "C:/Users/close/OneDrive/Desktop/FinalP/asteroids_top.v" 818 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1765234843612 "|asteroids_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "h_row_bits asteroids_top.v(818) " "Verilog HDL Always Construct warning at asteroids_top.v(818): inferring latch(es) for variable \"h_row_bits\", which holds its previous value in one or more paths through the always construct" {  } { { "asteroids_top.v" "" { Text "C:/Users/close/OneDrive/Desktop/FinalP/asteroids_top.v" 818 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1765234843612 "|asteroids_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_sync_640x480 vga_sync_640x480:vga_inst " "Elaborating entity \"vga_sync_640x480\" for hierarchy \"vga_sync_640x480:vga_inst\"" {  } { { "asteroids_top.v" "vga_inst" { Text "C:/Users/close/OneDrive/Desktop/FinalP/asteroids_top.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765234843637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "meteorthing meteorthing:meteor0_inst " "Elaborating entity \"meteorthing\" for hierarchy \"meteorthing:meteor0_inst\"" {  } { { "asteroids_top.v" "meteor0_inst" { Text "C:/Users/close/OneDrive/Desktop/FinalP/asteroids_top.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765234843638 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 meteorthing.v(29) " "Verilog HDL assignment warning at meteorthing.v(29): truncated value with size 32 to match size of target (10)" {  } { { "meteorthing.v" "" { Text "C:/Users/close/OneDrive/Desktop/FinalP/meteorthing.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765234843639 "|asteroids_top|meteorthing:meteor_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_core_simple game_core_simple:core_inst " "Elaborating entity \"game_core_simple\" for hierarchy \"game_core_simple:core_inst\"" {  } { { "asteroids_top.v" "core_inst" { Text "C:/Users/close/OneDrive/Desktop/FinalP/asteroids_top.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765234843639 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 11 game_core_simple.v(154) " "Verilog HDL assignment warning at game_core_simple.v(154): truncated value with size 33 to match size of target (11)" {  } { { "game_core_simple.v" "" { Text "C:/Users/close/OneDrive/Desktop/FinalP/game_core_simple.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765234843641 "|asteroids_top|game_core_simple:core_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 11 game_core_simple.v(155) " "Verilog HDL assignment warning at game_core_simple.v(155): truncated value with size 33 to match size of target (11)" {  } { { "game_core_simple.v" "" { Text "C:/Users/close/OneDrive/Desktop/FinalP/game_core_simple.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765234843641 "|asteroids_top|game_core_simple:core_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 game_core_simple.v(170) " "Verilog HDL assignment warning at game_core_simple.v(170): truncated value with size 32 to match size of target (10)" {  } { { "game_core_simple.v" "" { Text "C:/Users/close/OneDrive/Desktop/FinalP/game_core_simple.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765234843641 "|asteroids_top|game_core_simple:core_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 game_core_simple.v(171) " "Verilog HDL assignment warning at game_core_simple.v(171): truncated value with size 32 to match size of target (10)" {  } { { "game_core_simple.v" "" { Text "C:/Users/close/OneDrive/Desktop/FinalP/game_core_simple.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765234843641 "|asteroids_top|game_core_simple:core_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 game_core_simple.v(226) " "Verilog HDL assignment warning at game_core_simple.v(226): truncated value with size 32 to match size of target (10)" {  } { { "game_core_simple.v" "" { Text "C:/Users/close/OneDrive/Desktop/FinalP/game_core_simple.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765234843641 "|asteroids_top|game_core_simple:core_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 game_core_simple.v(233) " "Verilog HDL assignment warning at game_core_simple.v(233): truncated value with size 32 to match size of target (10)" {  } { { "game_core_simple.v" "" { Text "C:/Users/close/OneDrive/Desktop/FinalP/game_core_simple.v" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765234843641 "|asteroids_top|game_core_simple:core_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 game_core_simple.v(235) " "Verilog HDL assignment warning at game_core_simple.v(235): truncated value with size 32 to match size of target (10)" {  } { { "game_core_simple.v" "" { Text "C:/Users/close/OneDrive/Desktop/FinalP/game_core_simple.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765234843641 "|asteroids_top|game_core_simple:core_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 game_core_simple.v(240) " "Verilog HDL assignment warning at game_core_simple.v(240): truncated value with size 32 to match size of target (10)" {  } { { "game_core_simple.v" "" { Text "C:/Users/close/OneDrive/Desktop/FinalP/game_core_simple.v" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765234843641 "|asteroids_top|game_core_simple:core_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 game_core_simple.v(242) " "Verilog HDL assignment warning at game_core_simple.v(242): truncated value with size 32 to match size of target (10)" {  } { { "game_core_simple.v" "" { Text "C:/Users/close/OneDrive/Desktop/FinalP/game_core_simple.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765234843641 "|asteroids_top|game_core_simple:core_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 game_core_simple.v(247) " "Verilog HDL assignment warning at game_core_simple.v(247): truncated value with size 32 to match size of target (10)" {  } { { "game_core_simple.v" "" { Text "C:/Users/close/OneDrive/Desktop/FinalP/game_core_simple.v" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765234843641 "|asteroids_top|game_core_simple:core_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 game_core_simple.v(266) " "Verilog HDL assignment warning at game_core_simple.v(266): truncated value with size 32 to match size of target (10)" {  } { { "game_core_simple.v" "" { Text "C:/Users/close/OneDrive/Desktop/FinalP/game_core_simple.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765234843641 "|asteroids_top|game_core_simple:core_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ship_sprite_color ship_sprite_color:ship_color_inst " "Elaborating entity \"ship_sprite_color\" for hierarchy \"ship_sprite_color:ship_color_inst\"" {  } { { "asteroids_top.v" "ship_color_inst" { Text "C:/Users/close/OneDrive/Desktop/FinalP/asteroids_top.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765234843641 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ship_sprite_color.v(177) " "Verilog HDL assignment warning at ship_sprite_color.v(177): truncated value with size 32 to match size of target (10)" {  } { { "ship_sprite_color.v" "" { Text "C:/Users/close/OneDrive/Desktop/FinalP/ship_sprite_color.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765234843642 "|asteroids_top|ship_sprite_color:ship_color_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ship_sprite_color.v(178) " "Verilog HDL assignment warning at ship_sprite_color.v(178): truncated value with size 32 to match size of target (10)" {  } { { "ship_sprite_color.v" "" { Text "C:/Users/close/OneDrive/Desktop/FinalP/ship_sprite_color.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765234843642 "|asteroids_top|ship_sprite_color:ship_color_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 ship_sprite_color.v(184) " "Verilog HDL assignment warning at ship_sprite_color.v(184): truncated value with size 10 to match size of target (4)" {  } { { "ship_sprite_color.v" "" { Text "C:/Users/close/OneDrive/Desktop/FinalP/ship_sprite_color.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765234843642 "|asteroids_top|ship_sprite_color:ship_color_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 ship_sprite_color.v(185) " "Verilog HDL assignment warning at ship_sprite_color.v(185): truncated value with size 10 to match size of target (4)" {  } { { "ship_sprite_color.v" "" { Text "C:/Users/close/OneDrive/Desktop/FinalP/ship_sprite_color.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765234843642 "|asteroids_top|ship_sprite_color:ship_color_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 ship_sprite_color.v(32) " "Net \"rom.data_a\" at ship_sprite_color.v(32) has no driver or initial value, using a default initial value '0'" {  } { { "ship_sprite_color.v" "" { Text "C:/Users/close/OneDrive/Desktop/FinalP/ship_sprite_color.v" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765234843642 "|asteroids_top|ship_sprite_color:ship_color_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 ship_sprite_color.v(32) " "Net \"rom.waddr_a\" at ship_sprite_color.v(32) has no driver or initial value, using a default initial value '0'" {  } { { "ship_sprite_color.v" "" { Text "C:/Users/close/OneDrive/Desktop/FinalP/ship_sprite_color.v" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765234843642 "|asteroids_top|ship_sprite_color:ship_color_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 ship_sprite_color.v(32) " "Net \"rom.we_a\" at ship_sprite_color.v(32) has no driver or initial value, using a default initial value '0'" {  } { { "ship_sprite_color.v" "" { Text "C:/Users/close/OneDrive/Desktop/FinalP/ship_sprite_color.v" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765234843642 "|asteroids_top|ship_sprite_color:ship_color_inst"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "ship_sprite_color:ship_color_inst\|rom " "RAM logic \"ship_sprite_color:ship_color_inst\|rom\" is uninferred due to asynchronous read logic" {  } { { "ship_sprite_color.v" "rom" { Text "C:/Users/close/OneDrive/Desktop/FinalP/ship_sprite_color.v" 32 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1765234843868 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1765234843868 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "game_core_simple:core_inst\|prev_meteor0_y\[9\] game_core_simple:core_inst\|prev_meteor0_y\[9\]~_emulated game_core_simple:core_inst\|prev_meteor0_y\[9\]~1 " "Register \"game_core_simple:core_inst\|prev_meteor0_y\[9\]\" is converted into an equivalent circuit using register \"game_core_simple:core_inst\|prev_meteor0_y\[9\]~_emulated\" and latch \"game_core_simple:core_inst\|prev_meteor0_y\[9\]~1\"" {  } { { "game_core_simple.v" "" { Text "C:/Users/close/OneDrive/Desktop/FinalP/game_core_simple.v" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1765234844342 "|asteroids_top|game_core_simple:core_inst|prev_meteor0_y[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "game_core_simple:core_inst\|prev_meteor0_y\[8\] game_core_simple:core_inst\|prev_meteor0_y\[8\]~_emulated game_core_simple:core_inst\|prev_meteor0_y\[8\]~5 " "Register \"game_core_simple:core_inst\|prev_meteor0_y\[8\]\" is converted into an equivalent circuit using register \"game_core_simple:core_inst\|prev_meteor0_y\[8\]~_emulated\" and latch \"game_core_simple:core_inst\|prev_meteor0_y\[8\]~5\"" {  } { { "game_core_simple.v" "" { Text "C:/Users/close/OneDrive/Desktop/FinalP/game_core_simple.v" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1765234844342 "|asteroids_top|game_core_simple:core_inst|prev_meteor0_y[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "game_core_simple:core_inst\|prev_meteor0_y\[7\] game_core_simple:core_inst\|prev_meteor0_y\[7\]~_emulated game_core_simple:core_inst\|prev_meteor0_y\[7\]~9 " "Register \"game_core_simple:core_inst\|prev_meteor0_y\[7\]\" is converted into an equivalent circuit using register \"game_core_simple:core_inst\|prev_meteor0_y\[7\]~_emulated\" and latch \"game_core_simple:core_inst\|prev_meteor0_y\[7\]~9\"" {  } { { "game_core_simple.v" "" { Text "C:/Users/close/OneDrive/Desktop/FinalP/game_core_simple.v" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1765234844342 "|asteroids_top|game_core_simple:core_inst|prev_meteor0_y[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "game_core_simple:core_inst\|prev_meteor0_y\[6\] game_core_simple:core_inst\|prev_meteor0_y\[6\]~_emulated game_core_simple:core_inst\|prev_meteor0_y\[6\]~13 " "Register \"game_core_simple:core_inst\|prev_meteor0_y\[6\]\" is converted into an equivalent circuit using register \"game_core_simple:core_inst\|prev_meteor0_y\[6\]~_emulated\" and latch \"game_core_simple:core_inst\|prev_meteor0_y\[6\]~13\"" {  } { { "game_core_simple.v" "" { Text "C:/Users/close/OneDrive/Desktop/FinalP/game_core_simple.v" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1765234844342 "|asteroids_top|game_core_simple:core_inst|prev_meteor0_y[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "game_core_simple:core_inst\|prev_meteor0_y\[5\] game_core_simple:core_inst\|prev_meteor0_y\[5\]~_emulated game_core_simple:core_inst\|prev_meteor0_y\[5\]~17 " "Register \"game_core_simple:core_inst\|prev_meteor0_y\[5\]\" is converted into an equivalent circuit using register \"game_core_simple:core_inst\|prev_meteor0_y\[5\]~_emulated\" and latch \"game_core_simple:core_inst\|prev_meteor0_y\[5\]~17\"" {  } { { "game_core_simple.v" "" { Text "C:/Users/close/OneDrive/Desktop/FinalP/game_core_simple.v" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1765234844342 "|asteroids_top|game_core_simple:core_inst|prev_meteor0_y[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "game_core_simple:core_inst\|prev_meteor0_y\[4\] game_core_simple:core_inst\|prev_meteor0_y\[4\]~_emulated game_core_simple:core_inst\|prev_meteor0_y\[4\]~21 " "Register \"game_core_simple:core_inst\|prev_meteor0_y\[4\]\" is converted into an equivalent circuit using register \"game_core_simple:core_inst\|prev_meteor0_y\[4\]~_emulated\" and latch \"game_core_simple:core_inst\|prev_meteor0_y\[4\]~21\"" {  } { { "game_core_simple.v" "" { Text "C:/Users/close/OneDrive/Desktop/FinalP/game_core_simple.v" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1765234844342 "|asteroids_top|game_core_simple:core_inst|prev_meteor0_y[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "game_core_simple:core_inst\|prev_meteor0_y\[3\] game_core_simple:core_inst\|prev_meteor0_y\[3\]~_emulated game_core_simple:core_inst\|prev_meteor0_y\[3\]~25 " "Register \"game_core_simple:core_inst\|prev_meteor0_y\[3\]\" is converted into an equivalent circuit using register \"game_core_simple:core_inst\|prev_meteor0_y\[3\]~_emulated\" and latch \"game_core_simple:core_inst\|prev_meteor0_y\[3\]~25\"" {  } { { "game_core_simple.v" "" { Text "C:/Users/close/OneDrive/Desktop/FinalP/game_core_simple.v" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1765234844342 "|asteroids_top|game_core_simple:core_inst|prev_meteor0_y[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "game_core_simple:core_inst\|prev_meteor0_y\[2\] game_core_simple:core_inst\|prev_meteor0_y\[2\]~_emulated game_core_simple:core_inst\|prev_meteor0_y\[2\]~29 " "Register \"game_core_simple:core_inst\|prev_meteor0_y\[2\]\" is converted into an equivalent circuit using register \"game_core_simple:core_inst\|prev_meteor0_y\[2\]~_emulated\" and latch \"game_core_simple:core_inst\|prev_meteor0_y\[2\]~29\"" {  } { { "game_core_simple.v" "" { Text "C:/Users/close/OneDrive/Desktop/FinalP/game_core_simple.v" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1765234844342 "|asteroids_top|game_core_simple:core_inst|prev_meteor0_y[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "game_core_simple:core_inst\|prev_meteor0_y\[1\] game_core_simple:core_inst\|prev_meteor0_y\[1\]~_emulated game_core_simple:core_inst\|prev_meteor0_y\[1\]~33 " "Register \"game_core_simple:core_inst\|prev_meteor0_y\[1\]\" is converted into an equivalent circuit using register \"game_core_simple:core_inst\|prev_meteor0_y\[1\]~_emulated\" and latch \"game_core_simple:core_inst\|prev_meteor0_y\[1\]~33\"" {  } { { "game_core_simple.v" "" { Text "C:/Users/close/OneDrive/Desktop/FinalP/game_core_simple.v" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1765234844342 "|asteroids_top|game_core_simple:core_inst|prev_meteor0_y[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "game_core_simple:core_inst\|prev_meteor1_y\[9\] game_core_simple:core_inst\|prev_meteor1_y\[9\]~_emulated game_core_simple:core_inst\|prev_meteor1_y\[9\]~1 " "Register \"game_core_simple:core_inst\|prev_meteor1_y\[9\]\" is converted into an equivalent circuit using register \"game_core_simple:core_inst\|prev_meteor1_y\[9\]~_emulated\" and latch \"game_core_simple:core_inst\|prev_meteor1_y\[9\]~1\"" {  } { { "game_core_simple.v" "" { Text "C:/Users/close/OneDrive/Desktop/FinalP/game_core_simple.v" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1765234844342 "|asteroids_top|game_core_simple:core_inst|prev_meteor1_y[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "game_core_simple:core_inst\|prev_meteor1_y\[8\] game_core_simple:core_inst\|prev_meteor1_y\[8\]~_emulated game_core_simple:core_inst\|prev_meteor1_y\[8\]~5 " "Register \"game_core_simple:core_inst\|prev_meteor1_y\[8\]\" is converted into an equivalent circuit using register \"game_core_simple:core_inst\|prev_meteor1_y\[8\]~_emulated\" and latch \"game_core_simple:core_inst\|prev_meteor1_y\[8\]~5\"" {  } { { "game_core_simple.v" "" { Text "C:/Users/close/OneDrive/Desktop/FinalP/game_core_simple.v" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1765234844342 "|asteroids_top|game_core_simple:core_inst|prev_meteor1_y[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "game_core_simple:core_inst\|prev_meteor1_y\[7\] game_core_simple:core_inst\|prev_meteor1_y\[7\]~_emulated game_core_simple:core_inst\|prev_meteor1_y\[7\]~9 " "Register \"game_core_simple:core_inst\|prev_meteor1_y\[7\]\" is converted into an equivalent circuit using register \"game_core_simple:core_inst\|prev_meteor1_y\[7\]~_emulated\" and latch \"game_core_simple:core_inst\|prev_meteor1_y\[7\]~9\"" {  } { { "game_core_simple.v" "" { Text "C:/Users/close/OneDrive/Desktop/FinalP/game_core_simple.v" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1765234844342 "|asteroids_top|game_core_simple:core_inst|prev_meteor1_y[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "game_core_simple:core_inst\|prev_meteor1_y\[6\] game_core_simple:core_inst\|prev_meteor1_y\[6\]~_emulated game_core_simple:core_inst\|prev_meteor1_y\[6\]~13 " "Register \"game_core_simple:core_inst\|prev_meteor1_y\[6\]\" is converted into an equivalent circuit using register \"game_core_simple:core_inst\|prev_meteor1_y\[6\]~_emulated\" and latch \"game_core_simple:core_inst\|prev_meteor1_y\[6\]~13\"" {  } { { "game_core_simple.v" "" { Text "C:/Users/close/OneDrive/Desktop/FinalP/game_core_simple.v" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1765234844342 "|asteroids_top|game_core_simple:core_inst|prev_meteor1_y[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "game_core_simple:core_inst\|prev_meteor1_y\[5\] game_core_simple:core_inst\|prev_meteor1_y\[5\]~_emulated game_core_simple:core_inst\|prev_meteor1_y\[5\]~17 " "Register \"game_core_simple:core_inst\|prev_meteor1_y\[5\]\" is converted into an equivalent circuit using register \"game_core_simple:core_inst\|prev_meteor1_y\[5\]~_emulated\" and latch \"game_core_simple:core_inst\|prev_meteor1_y\[5\]~17\"" {  } { { "game_core_simple.v" "" { Text "C:/Users/close/OneDrive/Desktop/FinalP/game_core_simple.v" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1765234844342 "|asteroids_top|game_core_simple:core_inst|prev_meteor1_y[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "game_core_simple:core_inst\|prev_meteor1_y\[4\] game_core_simple:core_inst\|prev_meteor1_y\[4\]~_emulated game_core_simple:core_inst\|prev_meteor1_y\[4\]~21 " "Register \"game_core_simple:core_inst\|prev_meteor1_y\[4\]\" is converted into an equivalent circuit using register \"game_core_simple:core_inst\|prev_meteor1_y\[4\]~_emulated\" and latch \"game_core_simple:core_inst\|prev_meteor1_y\[4\]~21\"" {  } { { "game_core_simple.v" "" { Text "C:/Users/close/OneDrive/Desktop/FinalP/game_core_simple.v" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1765234844342 "|asteroids_top|game_core_simple:core_inst|prev_meteor1_y[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "game_core_simple:core_inst\|prev_meteor1_y\[3\] game_core_simple:core_inst\|prev_meteor1_y\[3\]~_emulated game_core_simple:core_inst\|prev_meteor1_y\[3\]~25 " "Register \"game_core_simple:core_inst\|prev_meteor1_y\[3\]\" is converted into an equivalent circuit using register \"game_core_simple:core_inst\|prev_meteor1_y\[3\]~_emulated\" and latch \"game_core_simple:core_inst\|prev_meteor1_y\[3\]~25\"" {  } { { "game_core_simple.v" "" { Text "C:/Users/close/OneDrive/Desktop/FinalP/game_core_simple.v" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1765234844342 "|asteroids_top|game_core_simple:core_inst|prev_meteor1_y[3]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1765234844342 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N VCC " "Pin \"VGA_BLANK_N\" is stuck at VCC" {  } { { "asteroids_top.v" "" { Text "C:/Users/close/OneDrive/Desktop/FinalP/asteroids_top.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765234845949 "|asteroids_top|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "asteroids_top.v" "" { Text "C:/Users/close/OneDrive/Desktop/FinalP/asteroids_top.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765234845949 "|asteroids_top|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1765234845949 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1765234846029 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1765234847594 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1765234847723 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765234847723 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1355 " "Implemented 1355 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1765234847775 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1765234847775 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1317 " "Implemented 1317 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1765234847775 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1765234847775 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 78 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 78 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4896 " "Peak virtual memory: 4896 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1765234847787 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  8 18:00:47 2025 " "Processing ended: Mon Dec  8 18:00:47 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1765234847787 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1765234847787 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1765234847787 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1765234847787 ""}
