/// Auto-generated bit field definitions for EXTI
/// Family: stm32g0
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>
#include "hal/utils/bitfield.hpp"

namespace alloy::hal::st::stm32g0::exti {

using namespace alloy::hal::bitfields;

// ============================================================================
// EXTI Bit Field Definitions
// ============================================================================

/// RTSR1 - EXTI rising trigger selection register
namespace rtsr1 {
    /// Rising trigger event configuration bit of Configurable Event line
    /// Position: 0, Width: 1
    using RT0 = BitField<0, 1>;
    constexpr uint32_t RT0_Pos = 0;
    constexpr uint32_t RT0_Msk = RT0::mask;

    /// Rising trigger event configuration bit of Configurable Event line
    /// Position: 1, Width: 1
    using RT1 = BitField<1, 1>;
    constexpr uint32_t RT1_Pos = 1;
    constexpr uint32_t RT1_Msk = RT1::mask;

    /// Rising trigger event configuration bit of Configurable Event line
    /// Position: 2, Width: 1
    using RT2 = BitField<2, 1>;
    constexpr uint32_t RT2_Pos = 2;
    constexpr uint32_t RT2_Msk = RT2::mask;

    /// Rising trigger event configuration bit of Configurable Event line
    /// Position: 3, Width: 1
    using RT3 = BitField<3, 1>;
    constexpr uint32_t RT3_Pos = 3;
    constexpr uint32_t RT3_Msk = RT3::mask;

    /// Rising trigger event configuration bit of Configurable Event line
    /// Position: 4, Width: 1
    using RT4 = BitField<4, 1>;
    constexpr uint32_t RT4_Pos = 4;
    constexpr uint32_t RT4_Msk = RT4::mask;

    /// Rising trigger event configuration bit of Configurable Event line
    /// Position: 5, Width: 1
    using RT5 = BitField<5, 1>;
    constexpr uint32_t RT5_Pos = 5;
    constexpr uint32_t RT5_Msk = RT5::mask;

    /// Rising trigger event configuration bit of Configurable Event line
    /// Position: 6, Width: 1
    using RT6 = BitField<6, 1>;
    constexpr uint32_t RT6_Pos = 6;
    constexpr uint32_t RT6_Msk = RT6::mask;

    /// Rising trigger event configuration bit of Configurable Event line
    /// Position: 7, Width: 1
    using RT7 = BitField<7, 1>;
    constexpr uint32_t RT7_Pos = 7;
    constexpr uint32_t RT7_Msk = RT7::mask;

    /// Rising trigger event configuration bit of Configurable Event line
    /// Position: 8, Width: 1
    using RT8 = BitField<8, 1>;
    constexpr uint32_t RT8_Pos = 8;
    constexpr uint32_t RT8_Msk = RT8::mask;

    /// Rising trigger event configuration bit of Configurable Event line
    /// Position: 9, Width: 1
    using RT9 = BitField<9, 1>;
    constexpr uint32_t RT9_Pos = 9;
    constexpr uint32_t RT9_Msk = RT9::mask;

    /// Rising trigger event configuration bit of Configurable Event line
    /// Position: 10, Width: 1
    using RT10 = BitField<10, 1>;
    constexpr uint32_t RT10_Pos = 10;
    constexpr uint32_t RT10_Msk = RT10::mask;

    /// Rising trigger event configuration bit of Configurable Event line
    /// Position: 11, Width: 1
    using RT11 = BitField<11, 1>;
    constexpr uint32_t RT11_Pos = 11;
    constexpr uint32_t RT11_Msk = RT11::mask;

    /// Rising trigger event configuration bit of Configurable Event line
    /// Position: 12, Width: 1
    using RT12 = BitField<12, 1>;
    constexpr uint32_t RT12_Pos = 12;
    constexpr uint32_t RT12_Msk = RT12::mask;

    /// Rising trigger event configuration bit of Configurable Event line
    /// Position: 13, Width: 1
    using RT13 = BitField<13, 1>;
    constexpr uint32_t RT13_Pos = 13;
    constexpr uint32_t RT13_Msk = RT13::mask;

    /// Rising trigger event configuration bit of Configurable Event line
    /// Position: 14, Width: 1
    using RT14 = BitField<14, 1>;
    constexpr uint32_t RT14_Pos = 14;
    constexpr uint32_t RT14_Msk = RT14::mask;

    /// Rising trigger event configuration bit of Configurable Event line
    /// Position: 15, Width: 1
    using RT15 = BitField<15, 1>;
    constexpr uint32_t RT15_Pos = 15;
    constexpr uint32_t RT15_Msk = RT15::mask;

    /// Rising trigger event configuration bit of Configurable Event line
    /// Position: 16, Width: 1
    using RT16 = BitField<16, 1>;
    constexpr uint32_t RT16_Pos = 16;
    constexpr uint32_t RT16_Msk = RT16::mask;

    /// Rising trigger event configuration bit of Configurable Event line
    /// Position: 17, Width: 1
    using RT17 = BitField<17, 1>;
    constexpr uint32_t RT17_Pos = 17;
    constexpr uint32_t RT17_Msk = RT17::mask;

    /// Rising trigger event configuration bit of Configurable Event line
    /// Position: 18, Width: 1
    using RT18 = BitField<18, 1>;
    constexpr uint32_t RT18_Pos = 18;
    constexpr uint32_t RT18_Msk = RT18::mask;

    /// Rising trigger event configuration bit of Configurable Event line
    /// Position: 20, Width: 1
    using RT20 = BitField<20, 1>;
    constexpr uint32_t RT20_Pos = 20;
    constexpr uint32_t RT20_Msk = RT20::mask;

}  // namespace rtsr1

/// FTSR1 - EXTI falling trigger selection register
namespace ftsr1 {
    /// Falling trigger event configuration bit of configurable line
    /// Position: 0, Width: 1
    using FT0 = BitField<0, 1>;
    constexpr uint32_t FT0_Pos = 0;
    constexpr uint32_t FT0_Msk = FT0::mask;

    /// Falling trigger event configuration bit of configurable line
    /// Position: 1, Width: 1
    using FT1 = BitField<1, 1>;
    constexpr uint32_t FT1_Pos = 1;
    constexpr uint32_t FT1_Msk = FT1::mask;

    /// Falling trigger event configuration bit of configurable line
    /// Position: 2, Width: 1
    using FT2 = BitField<2, 1>;
    constexpr uint32_t FT2_Pos = 2;
    constexpr uint32_t FT2_Msk = FT2::mask;

    /// Falling trigger event configuration bit of configurable line
    /// Position: 3, Width: 1
    using FT3 = BitField<3, 1>;
    constexpr uint32_t FT3_Pos = 3;
    constexpr uint32_t FT3_Msk = FT3::mask;

    /// Falling trigger event configuration bit of configurable line
    /// Position: 4, Width: 1
    using FT4 = BitField<4, 1>;
    constexpr uint32_t FT4_Pos = 4;
    constexpr uint32_t FT4_Msk = FT4::mask;

    /// Falling trigger event configuration bit of configurable line
    /// Position: 5, Width: 1
    using FT5 = BitField<5, 1>;
    constexpr uint32_t FT5_Pos = 5;
    constexpr uint32_t FT5_Msk = FT5::mask;

    /// Falling trigger event configuration bit of configurable line
    /// Position: 6, Width: 1
    using FT6 = BitField<6, 1>;
    constexpr uint32_t FT6_Pos = 6;
    constexpr uint32_t FT6_Msk = FT6::mask;

    /// Falling trigger event configuration bit of configurable line
    /// Position: 7, Width: 1
    using FT7 = BitField<7, 1>;
    constexpr uint32_t FT7_Pos = 7;
    constexpr uint32_t FT7_Msk = FT7::mask;

    /// Falling trigger event configuration bit of configurable line
    /// Position: 8, Width: 1
    using FT8 = BitField<8, 1>;
    constexpr uint32_t FT8_Pos = 8;
    constexpr uint32_t FT8_Msk = FT8::mask;

    /// Falling trigger event configuration bit of configurable line
    /// Position: 9, Width: 1
    using FT9 = BitField<9, 1>;
    constexpr uint32_t FT9_Pos = 9;
    constexpr uint32_t FT9_Msk = FT9::mask;

    /// Falling trigger event configuration bit of configurable line
    /// Position: 10, Width: 1
    using FT10 = BitField<10, 1>;
    constexpr uint32_t FT10_Pos = 10;
    constexpr uint32_t FT10_Msk = FT10::mask;

    /// Falling trigger event configuration bit of configurable line
    /// Position: 11, Width: 1
    using FT11 = BitField<11, 1>;
    constexpr uint32_t FT11_Pos = 11;
    constexpr uint32_t FT11_Msk = FT11::mask;

    /// Falling trigger event configuration bit of configurable line
    /// Position: 12, Width: 1
    using FT12 = BitField<12, 1>;
    constexpr uint32_t FT12_Pos = 12;
    constexpr uint32_t FT12_Msk = FT12::mask;

    /// Falling trigger event configuration bit of configurable line
    /// Position: 13, Width: 1
    using FT13 = BitField<13, 1>;
    constexpr uint32_t FT13_Pos = 13;
    constexpr uint32_t FT13_Msk = FT13::mask;

    /// Falling trigger event configuration bit of configurable line
    /// Position: 14, Width: 1
    using FT14 = BitField<14, 1>;
    constexpr uint32_t FT14_Pos = 14;
    constexpr uint32_t FT14_Msk = FT14::mask;

    /// Falling trigger event configuration bit of configurable line
    /// Position: 15, Width: 1
    using FT15 = BitField<15, 1>;
    constexpr uint32_t FT15_Pos = 15;
    constexpr uint32_t FT15_Msk = FT15::mask;

    /// Falling trigger event configuration bit of configurable line
    /// Position: 16, Width: 1
    using FT16 = BitField<16, 1>;
    constexpr uint32_t FT16_Pos = 16;
    constexpr uint32_t FT16_Msk = FT16::mask;

    /// Falling trigger event configuration bit of configurable line
    /// Position: 17, Width: 1
    using FT17 = BitField<17, 1>;
    constexpr uint32_t FT17_Pos = 17;
    constexpr uint32_t FT17_Msk = FT17::mask;

    /// Falling trigger event configuration bit of configurable line
    /// Position: 18, Width: 1
    using FT18 = BitField<18, 1>;
    constexpr uint32_t FT18_Pos = 18;
    constexpr uint32_t FT18_Msk = FT18::mask;

    /// Rising trigger event configuration bit of Configurable Event input
    /// Position: 20, Width: 1
    using FT20 = BitField<20, 1>;
    constexpr uint32_t FT20_Pos = 20;
    constexpr uint32_t FT20_Msk = FT20::mask;

}  // namespace ftsr1

/// SWIER1 - EXTI software interrupt event register
namespace swier1 {
    /// Software rising edge event trigger on line
    /// Position: 0, Width: 1
    using SWI0 = BitField<0, 1>;
    constexpr uint32_t SWI0_Pos = 0;
    constexpr uint32_t SWI0_Msk = SWI0::mask;

    /// Software rising edge event trigger on line
    /// Position: 1, Width: 1
    using SWI1 = BitField<1, 1>;
    constexpr uint32_t SWI1_Pos = 1;
    constexpr uint32_t SWI1_Msk = SWI1::mask;

    /// Software rising edge event trigger on line
    /// Position: 2, Width: 1
    using SWI2 = BitField<2, 1>;
    constexpr uint32_t SWI2_Pos = 2;
    constexpr uint32_t SWI2_Msk = SWI2::mask;

    /// Software rising edge event trigger on line
    /// Position: 3, Width: 1
    using SWI3 = BitField<3, 1>;
    constexpr uint32_t SWI3_Pos = 3;
    constexpr uint32_t SWI3_Msk = SWI3::mask;

    /// Software rising edge event trigger on line
    /// Position: 4, Width: 1
    using SWI4 = BitField<4, 1>;
    constexpr uint32_t SWI4_Pos = 4;
    constexpr uint32_t SWI4_Msk = SWI4::mask;

    /// Software rising edge event trigger on line
    /// Position: 5, Width: 1
    using SWI5 = BitField<5, 1>;
    constexpr uint32_t SWI5_Pos = 5;
    constexpr uint32_t SWI5_Msk = SWI5::mask;

    /// Software rising edge event trigger on line
    /// Position: 6, Width: 1
    using SWI6 = BitField<6, 1>;
    constexpr uint32_t SWI6_Pos = 6;
    constexpr uint32_t SWI6_Msk = SWI6::mask;

    /// Software rising edge event trigger on line
    /// Position: 7, Width: 1
    using SWI7 = BitField<7, 1>;
    constexpr uint32_t SWI7_Pos = 7;
    constexpr uint32_t SWI7_Msk = SWI7::mask;

    /// Software rising edge event trigger on line
    /// Position: 8, Width: 1
    using SWI8 = BitField<8, 1>;
    constexpr uint32_t SWI8_Pos = 8;
    constexpr uint32_t SWI8_Msk = SWI8::mask;

    /// Software rising edge event trigger on line
    /// Position: 9, Width: 1
    using SWI9 = BitField<9, 1>;
    constexpr uint32_t SWI9_Pos = 9;
    constexpr uint32_t SWI9_Msk = SWI9::mask;

    /// Software rising edge event trigger on line
    /// Position: 10, Width: 1
    using SWI10 = BitField<10, 1>;
    constexpr uint32_t SWI10_Pos = 10;
    constexpr uint32_t SWI10_Msk = SWI10::mask;

    /// Software rising edge event trigger on line
    /// Position: 11, Width: 1
    using SWI11 = BitField<11, 1>;
    constexpr uint32_t SWI11_Pos = 11;
    constexpr uint32_t SWI11_Msk = SWI11::mask;

    /// Software rising edge event trigger on line
    /// Position: 12, Width: 1
    using SWI12 = BitField<12, 1>;
    constexpr uint32_t SWI12_Pos = 12;
    constexpr uint32_t SWI12_Msk = SWI12::mask;

    /// Software rising edge event trigger on line
    /// Position: 13, Width: 1
    using SWI13 = BitField<13, 1>;
    constexpr uint32_t SWI13_Pos = 13;
    constexpr uint32_t SWI13_Msk = SWI13::mask;

    /// Software rising edge event trigger on line
    /// Position: 14, Width: 1
    using SWI14 = BitField<14, 1>;
    constexpr uint32_t SWI14_Pos = 14;
    constexpr uint32_t SWI14_Msk = SWI14::mask;

    /// Software rising edge event trigger on line
    /// Position: 15, Width: 1
    using SWI15 = BitField<15, 1>;
    constexpr uint32_t SWI15_Pos = 15;
    constexpr uint32_t SWI15_Msk = SWI15::mask;

    /// Software rising edge event trigger on line
    /// Position: 16, Width: 1
    using SWI16 = BitField<16, 1>;
    constexpr uint32_t SWI16_Pos = 16;
    constexpr uint32_t SWI16_Msk = SWI16::mask;

    /// Software rising edge event trigger on line
    /// Position: 17, Width: 1
    using SWI17 = BitField<17, 1>;
    constexpr uint32_t SWI17_Pos = 17;
    constexpr uint32_t SWI17_Msk = SWI17::mask;

    /// Software rising edge event trigger on line
    /// Position: 18, Width: 1
    using SWI18 = BitField<18, 1>;
    constexpr uint32_t SWI18_Pos = 18;
    constexpr uint32_t SWI18_Msk = SWI18::mask;

    /// Software rising edge event trigger on line
    /// Position: 20, Width: 1
    using SWI20 = BitField<20, 1>;
    constexpr uint32_t SWI20_Pos = 20;
    constexpr uint32_t SWI20_Msk = SWI20::mask;

}  // namespace swier1

/// RPR1 - EXTI rising edge pending register
namespace rpr1 {
    /// Rising edge event pending for configurable line
    /// Position: 0, Width: 1
    using RPIF0 = BitField<0, 1>;
    constexpr uint32_t RPIF0_Pos = 0;
    constexpr uint32_t RPIF0_Msk = RPIF0::mask;

    /// Rising edge event pending for configurable line
    /// Position: 1, Width: 1
    using RPIF1 = BitField<1, 1>;
    constexpr uint32_t RPIF1_Pos = 1;
    constexpr uint32_t RPIF1_Msk = RPIF1::mask;

    /// Rising edge event pending for configurable line
    /// Position: 2, Width: 1
    using RPIF2 = BitField<2, 1>;
    constexpr uint32_t RPIF2_Pos = 2;
    constexpr uint32_t RPIF2_Msk = RPIF2::mask;

    /// Rising edge event pending for configurable line
    /// Position: 3, Width: 1
    using RPIF3 = BitField<3, 1>;
    constexpr uint32_t RPIF3_Pos = 3;
    constexpr uint32_t RPIF3_Msk = RPIF3::mask;

    /// Rising edge event pending for configurable line
    /// Position: 4, Width: 1
    using RPIF4 = BitField<4, 1>;
    constexpr uint32_t RPIF4_Pos = 4;
    constexpr uint32_t RPIF4_Msk = RPIF4::mask;

    /// configurable event inputs x rising edge Pending bit
    /// Position: 5, Width: 1
    using RPIF5 = BitField<5, 1>;
    constexpr uint32_t RPIF5_Pos = 5;
    constexpr uint32_t RPIF5_Msk = RPIF5::mask;

    /// Rising edge event pending for configurable line
    /// Position: 6, Width: 1
    using RPIF6 = BitField<6, 1>;
    constexpr uint32_t RPIF6_Pos = 6;
    constexpr uint32_t RPIF6_Msk = RPIF6::mask;

    /// Rising edge event pending for configurable line
    /// Position: 7, Width: 1
    using RPIF7 = BitField<7, 1>;
    constexpr uint32_t RPIF7_Pos = 7;
    constexpr uint32_t RPIF7_Msk = RPIF7::mask;

    /// Rising edge event pending for configurable line
    /// Position: 8, Width: 1
    using RPIF8 = BitField<8, 1>;
    constexpr uint32_t RPIF8_Pos = 8;
    constexpr uint32_t RPIF8_Msk = RPIF8::mask;

    /// Rising edge event pending for configurable line
    /// Position: 9, Width: 1
    using RPIF9 = BitField<9, 1>;
    constexpr uint32_t RPIF9_Pos = 9;
    constexpr uint32_t RPIF9_Msk = RPIF9::mask;

    /// Rising edge event pending for configurable line
    /// Position: 10, Width: 1
    using RPIF10 = BitField<10, 1>;
    constexpr uint32_t RPIF10_Pos = 10;
    constexpr uint32_t RPIF10_Msk = RPIF10::mask;

    /// Rising edge event pending for configurable line
    /// Position: 11, Width: 1
    using RPIF11 = BitField<11, 1>;
    constexpr uint32_t RPIF11_Pos = 11;
    constexpr uint32_t RPIF11_Msk = RPIF11::mask;

    /// Rising edge event pending for configurable line
    /// Position: 12, Width: 1
    using RPIF12 = BitField<12, 1>;
    constexpr uint32_t RPIF12_Pos = 12;
    constexpr uint32_t RPIF12_Msk = RPIF12::mask;

    /// Rising edge event pending for configurable line
    /// Position: 13, Width: 1
    using RPIF13 = BitField<13, 1>;
    constexpr uint32_t RPIF13_Pos = 13;
    constexpr uint32_t RPIF13_Msk = RPIF13::mask;

    /// Rising edge event pending for configurable line
    /// Position: 14, Width: 1
    using RPIF14 = BitField<14, 1>;
    constexpr uint32_t RPIF14_Pos = 14;
    constexpr uint32_t RPIF14_Msk = RPIF14::mask;

    /// Rising edge event pending for configurable line
    /// Position: 15, Width: 1
    using RPIF15 = BitField<15, 1>;
    constexpr uint32_t RPIF15_Pos = 15;
    constexpr uint32_t RPIF15_Msk = RPIF15::mask;

    /// Rising edge event pending for configurable line
    /// Position: 16, Width: 1
    using RPIF16 = BitField<16, 1>;
    constexpr uint32_t RPIF16_Pos = 16;
    constexpr uint32_t RPIF16_Msk = RPIF16::mask;

    /// Rising edge event pending for configurable line
    /// Position: 17, Width: 1
    using RPIF17 = BitField<17, 1>;
    constexpr uint32_t RPIF17_Pos = 17;
    constexpr uint32_t RPIF17_Msk = RPIF17::mask;

    /// Rising edge event pending for configurable line
    /// Position: 18, Width: 1
    using RPIF18 = BitField<18, 1>;
    constexpr uint32_t RPIF18_Pos = 18;
    constexpr uint32_t RPIF18_Msk = RPIF18::mask;

    /// Rising edge event pending for configurable line
    /// Position: 20, Width: 1
    using RPIF20 = BitField<20, 1>;
    constexpr uint32_t RPIF20_Pos = 20;
    constexpr uint32_t RPIF20_Msk = RPIF20::mask;

}  // namespace rpr1

/// FPR1 - EXTI falling edge pending register
namespace fpr1 {
    /// Falling edge event pending for configurable line
    /// Position: 0, Width: 1
    using FPIF0 = BitField<0, 1>;
    constexpr uint32_t FPIF0_Pos = 0;
    constexpr uint32_t FPIF0_Msk = FPIF0::mask;

    /// Falling edge event pending for configurable line
    /// Position: 1, Width: 1
    using FPIF1 = BitField<1, 1>;
    constexpr uint32_t FPIF1_Pos = 1;
    constexpr uint32_t FPIF1_Msk = FPIF1::mask;

    /// Falling edge event pending for configurable line
    /// Position: 2, Width: 1
    using FPIF2 = BitField<2, 1>;
    constexpr uint32_t FPIF2_Pos = 2;
    constexpr uint32_t FPIF2_Msk = FPIF2::mask;

    /// Falling edge event pending for configurable line
    /// Position: 3, Width: 1
    using FPIF3 = BitField<3, 1>;
    constexpr uint32_t FPIF3_Pos = 3;
    constexpr uint32_t FPIF3_Msk = FPIF3::mask;

    /// Falling edge event pending for configurable line
    /// Position: 4, Width: 1
    using FPIF4 = BitField<4, 1>;
    constexpr uint32_t FPIF4_Pos = 4;
    constexpr uint32_t FPIF4_Msk = FPIF4::mask;

    /// Falling edge event pending for configurable line
    /// Position: 5, Width: 1
    using FPIF5 = BitField<5, 1>;
    constexpr uint32_t FPIF5_Pos = 5;
    constexpr uint32_t FPIF5_Msk = FPIF5::mask;

    /// Falling edge event pending for configurable line
    /// Position: 6, Width: 1
    using FPIF6 = BitField<6, 1>;
    constexpr uint32_t FPIF6_Pos = 6;
    constexpr uint32_t FPIF6_Msk = FPIF6::mask;

    /// Falling edge event pending for configurable line
    /// Position: 7, Width: 1
    using FPIF7 = BitField<7, 1>;
    constexpr uint32_t FPIF7_Pos = 7;
    constexpr uint32_t FPIF7_Msk = FPIF7::mask;

    /// Falling edge event pending for configurable line
    /// Position: 8, Width: 1
    using FPIF8 = BitField<8, 1>;
    constexpr uint32_t FPIF8_Pos = 8;
    constexpr uint32_t FPIF8_Msk = FPIF8::mask;

    /// Falling edge event pending for configurable line
    /// Position: 9, Width: 1
    using FPIF9 = BitField<9, 1>;
    constexpr uint32_t FPIF9_Pos = 9;
    constexpr uint32_t FPIF9_Msk = FPIF9::mask;

    /// Falling edge event pending for configurable line
    /// Position: 10, Width: 1
    using FPIF10 = BitField<10, 1>;
    constexpr uint32_t FPIF10_Pos = 10;
    constexpr uint32_t FPIF10_Msk = FPIF10::mask;

    /// Falling edge event pending for configurable line
    /// Position: 11, Width: 1
    using FPIF11 = BitField<11, 1>;
    constexpr uint32_t FPIF11_Pos = 11;
    constexpr uint32_t FPIF11_Msk = FPIF11::mask;

    /// Falling edge event pending for configurable line
    /// Position: 12, Width: 1
    using FPIF12 = BitField<12, 1>;
    constexpr uint32_t FPIF12_Pos = 12;
    constexpr uint32_t FPIF12_Msk = FPIF12::mask;

    /// Falling edge event pending for configurable line
    /// Position: 13, Width: 1
    using FPIF13 = BitField<13, 1>;
    constexpr uint32_t FPIF13_Pos = 13;
    constexpr uint32_t FPIF13_Msk = FPIF13::mask;

    /// Falling edge event pending for configurable line
    /// Position: 14, Width: 1
    using FPIF14 = BitField<14, 1>;
    constexpr uint32_t FPIF14_Pos = 14;
    constexpr uint32_t FPIF14_Msk = FPIF14::mask;

    /// Falling edge event pending for configurable line
    /// Position: 15, Width: 1
    using FPIF15 = BitField<15, 1>;
    constexpr uint32_t FPIF15_Pos = 15;
    constexpr uint32_t FPIF15_Msk = FPIF15::mask;

    /// Falling edge event pending for configurable line
    /// Position: 16, Width: 1
    using FPIF16 = BitField<16, 1>;
    constexpr uint32_t FPIF16_Pos = 16;
    constexpr uint32_t FPIF16_Msk = FPIF16::mask;

    /// Falling edge event pending for configurable line
    /// Position: 17, Width: 1
    using FPIF17 = BitField<17, 1>;
    constexpr uint32_t FPIF17_Pos = 17;
    constexpr uint32_t FPIF17_Msk = FPIF17::mask;

    /// Falling edge event pending for configurable line
    /// Position: 18, Width: 1
    using FPIF18 = BitField<18, 1>;
    constexpr uint32_t FPIF18_Pos = 18;
    constexpr uint32_t FPIF18_Msk = FPIF18::mask;

    /// Falling edge event pending for configurable line
    /// Position: 20, Width: 1
    using FPIF20 = BitField<20, 1>;
    constexpr uint32_t FPIF20_Pos = 20;
    constexpr uint32_t FPIF20_Msk = FPIF20::mask;

}  // namespace fpr1

/// RTSR2 - EXTI rising trigger selection register 2
namespace rtsr2 {
    /// Rising trigger event configuration bit of configurable line 34
    /// Position: 2, Width: 1
    using RT2 = BitField<2, 1>;
    constexpr uint32_t RT2_Pos = 2;
    constexpr uint32_t RT2_Msk = RT2::mask;

}  // namespace rtsr2

/// FTSR2 - EXTI falling trigger selection register 2
namespace ftsr2 {
    /// Falling trigger event configuration bit of configurable line 34
    /// Position: 2, Width: 1
    using FT2 = BitField<2, 1>;
    constexpr uint32_t FT2_Pos = 2;
    constexpr uint32_t FT2_Msk = FT2::mask;

}  // namespace ftsr2

/// SWIER2 - EXTI software interrupt event register 2
namespace swier2 {
    /// Software rising edge event trigger on line 34
    /// Position: 2, Width: 1
    using SWI2 = BitField<2, 1>;
    constexpr uint32_t SWI2_Pos = 2;
    constexpr uint32_t SWI2_Msk = SWI2::mask;

}  // namespace swier2

/// RPR2 - EXTI rising edge pending register 2
namespace rpr2 {
    /// Rising edge event pending for configurable line 34
    /// Position: 2, Width: 1
    using RPIF2 = BitField<2, 1>;
    constexpr uint32_t RPIF2_Pos = 2;
    constexpr uint32_t RPIF2_Msk = RPIF2::mask;

}  // namespace rpr2

/// FPR2 - EXTI falling edge pending register 2
namespace fpr2 {
    /// Falling edge event pending for configurable line 34
    /// Position: 2, Width: 1
    using FPIF2 = BitField<2, 1>;
    constexpr uint32_t FPIF2_Pos = 2;
    constexpr uint32_t FPIF2_Msk = FPIF2::mask;

}  // namespace fpr2

/// EXTICR1 - EXTI external interrupt selection register
namespace exticr1 {
    /// GPIO port selection
    /// Position: 0, Width: 8
    using EXTI0_7 = BitField<0, 8>;
    constexpr uint32_t EXTI0_7_Pos = 0;
    constexpr uint32_t EXTI0_7_Msk = EXTI0_7::mask;

    /// GPIO port selection
    /// Position: 8, Width: 8
    using EXTI8_15 = BitField<8, 8>;
    constexpr uint32_t EXTI8_15_Pos = 8;
    constexpr uint32_t EXTI8_15_Msk = EXTI8_15::mask;

    /// GPIO port selection
    /// Position: 16, Width: 8
    using EXTI16_23 = BitField<16, 8>;
    constexpr uint32_t EXTI16_23_Pos = 16;
    constexpr uint32_t EXTI16_23_Msk = EXTI16_23::mask;

    /// GPIO port selection
    /// Position: 24, Width: 8
    using EXTI24_31 = BitField<24, 8>;
    constexpr uint32_t EXTI24_31_Pos = 24;
    constexpr uint32_t EXTI24_31_Msk = EXTI24_31::mask;

}  // namespace exticr1

/// EXTICR2 - EXTI external interrupt selection register
namespace exticr2 {
    /// GPIO port selection
    /// Position: 0, Width: 8
    using EXTI0_7 = BitField<0, 8>;
    constexpr uint32_t EXTI0_7_Pos = 0;
    constexpr uint32_t EXTI0_7_Msk = EXTI0_7::mask;

    /// GPIO port selection
    /// Position: 8, Width: 8
    using EXTI8_15 = BitField<8, 8>;
    constexpr uint32_t EXTI8_15_Pos = 8;
    constexpr uint32_t EXTI8_15_Msk = EXTI8_15::mask;

    /// GPIO port selection
    /// Position: 16, Width: 8
    using EXTI16_23 = BitField<16, 8>;
    constexpr uint32_t EXTI16_23_Pos = 16;
    constexpr uint32_t EXTI16_23_Msk = EXTI16_23::mask;

    /// GPIO port selection
    /// Position: 24, Width: 8
    using EXTI24_31 = BitField<24, 8>;
    constexpr uint32_t EXTI24_31_Pos = 24;
    constexpr uint32_t EXTI24_31_Msk = EXTI24_31::mask;

}  // namespace exticr2

/// EXTICR3 - EXTI external interrupt selection register
namespace exticr3 {
    /// GPIO port selection
    /// Position: 0, Width: 8
    using EXTI0_7 = BitField<0, 8>;
    constexpr uint32_t EXTI0_7_Pos = 0;
    constexpr uint32_t EXTI0_7_Msk = EXTI0_7::mask;

    /// GPIO port selection
    /// Position: 8, Width: 8
    using EXTI8_15 = BitField<8, 8>;
    constexpr uint32_t EXTI8_15_Pos = 8;
    constexpr uint32_t EXTI8_15_Msk = EXTI8_15::mask;

    /// GPIO port selection
    /// Position: 16, Width: 8
    using EXTI16_23 = BitField<16, 8>;
    constexpr uint32_t EXTI16_23_Pos = 16;
    constexpr uint32_t EXTI16_23_Msk = EXTI16_23::mask;

    /// GPIO port selection
    /// Position: 24, Width: 8
    using EXTI24_31 = BitField<24, 8>;
    constexpr uint32_t EXTI24_31_Pos = 24;
    constexpr uint32_t EXTI24_31_Msk = EXTI24_31::mask;

}  // namespace exticr3

/// EXTICR4 - EXTI external interrupt selection register
namespace exticr4 {
    /// GPIO port selection
    /// Position: 0, Width: 8
    using EXTI0_7 = BitField<0, 8>;
    constexpr uint32_t EXTI0_7_Pos = 0;
    constexpr uint32_t EXTI0_7_Msk = EXTI0_7::mask;

    /// GPIO port selection
    /// Position: 8, Width: 8
    using EXTI8_15 = BitField<8, 8>;
    constexpr uint32_t EXTI8_15_Pos = 8;
    constexpr uint32_t EXTI8_15_Msk = EXTI8_15::mask;

    /// GPIO port selection
    /// Position: 16, Width: 8
    using EXTI16_23 = BitField<16, 8>;
    constexpr uint32_t EXTI16_23_Pos = 16;
    constexpr uint32_t EXTI16_23_Msk = EXTI16_23::mask;

    /// GPIO port selection
    /// Position: 24, Width: 8
    using EXTI24_31 = BitField<24, 8>;
    constexpr uint32_t EXTI24_31_Pos = 24;
    constexpr uint32_t EXTI24_31_Msk = EXTI24_31::mask;

}  // namespace exticr4

/// IMR1 - EXTI CPU wakeup with interrupt mask register
namespace imr1 {
    /// CPU wakeup with interrupt mask on event input
    /// Position: 0, Width: 1
    using IM0 = BitField<0, 1>;
    constexpr uint32_t IM0_Pos = 0;
    constexpr uint32_t IM0_Msk = IM0::mask;

    /// CPU wakeup with interrupt mask on event input
    /// Position: 1, Width: 1
    using IM1 = BitField<1, 1>;
    constexpr uint32_t IM1_Pos = 1;
    constexpr uint32_t IM1_Msk = IM1::mask;

    /// CPU wakeup with interrupt mask on event input
    /// Position: 2, Width: 1
    using IM2 = BitField<2, 1>;
    constexpr uint32_t IM2_Pos = 2;
    constexpr uint32_t IM2_Msk = IM2::mask;

    /// CPU wakeup with interrupt mask on event input
    /// Position: 3, Width: 1
    using IM3 = BitField<3, 1>;
    constexpr uint32_t IM3_Pos = 3;
    constexpr uint32_t IM3_Msk = IM3::mask;

    /// CPU wakeup with interrupt mask on event input
    /// Position: 4, Width: 1
    using IM4 = BitField<4, 1>;
    constexpr uint32_t IM4_Pos = 4;
    constexpr uint32_t IM4_Msk = IM4::mask;

    /// CPU wakeup with interrupt mask on event input
    /// Position: 5, Width: 1
    using IM5 = BitField<5, 1>;
    constexpr uint32_t IM5_Pos = 5;
    constexpr uint32_t IM5_Msk = IM5::mask;

    /// CPU wakeup with interrupt mask on event input
    /// Position: 6, Width: 1
    using IM6 = BitField<6, 1>;
    constexpr uint32_t IM6_Pos = 6;
    constexpr uint32_t IM6_Msk = IM6::mask;

    /// CPU wakeup with interrupt mask on event input
    /// Position: 7, Width: 1
    using IM7 = BitField<7, 1>;
    constexpr uint32_t IM7_Pos = 7;
    constexpr uint32_t IM7_Msk = IM7::mask;

    /// CPU wakeup with interrupt mask on event input
    /// Position: 8, Width: 1
    using IM8 = BitField<8, 1>;
    constexpr uint32_t IM8_Pos = 8;
    constexpr uint32_t IM8_Msk = IM8::mask;

    /// CPU wakeup with interrupt mask on event input
    /// Position: 9, Width: 1
    using IM9 = BitField<9, 1>;
    constexpr uint32_t IM9_Pos = 9;
    constexpr uint32_t IM9_Msk = IM9::mask;

    /// CPU wakeup with interrupt mask on event input
    /// Position: 10, Width: 1
    using IM10 = BitField<10, 1>;
    constexpr uint32_t IM10_Pos = 10;
    constexpr uint32_t IM10_Msk = IM10::mask;

    /// CPU wakeup with interrupt mask on event input
    /// Position: 11, Width: 1
    using IM11 = BitField<11, 1>;
    constexpr uint32_t IM11_Pos = 11;
    constexpr uint32_t IM11_Msk = IM11::mask;

    /// CPU wakeup with interrupt mask on event input
    /// Position: 12, Width: 1
    using IM12 = BitField<12, 1>;
    constexpr uint32_t IM12_Pos = 12;
    constexpr uint32_t IM12_Msk = IM12::mask;

    /// CPU wakeup with interrupt mask on event input
    /// Position: 13, Width: 1
    using IM13 = BitField<13, 1>;
    constexpr uint32_t IM13_Pos = 13;
    constexpr uint32_t IM13_Msk = IM13::mask;

    /// CPU wakeup with interrupt mask on event input
    /// Position: 14, Width: 1
    using IM14 = BitField<14, 1>;
    constexpr uint32_t IM14_Pos = 14;
    constexpr uint32_t IM14_Msk = IM14::mask;

    /// CPU wakeup with interrupt mask on event input
    /// Position: 15, Width: 1
    using IM15 = BitField<15, 1>;
    constexpr uint32_t IM15_Pos = 15;
    constexpr uint32_t IM15_Msk = IM15::mask;

    /// CPU wakeup with interrupt mask on event input
    /// Position: 16, Width: 1
    using IM16 = BitField<16, 1>;
    constexpr uint32_t IM16_Pos = 16;
    constexpr uint32_t IM16_Msk = IM16::mask;

    /// CPU wakeup with interrupt mask on event input
    /// Position: 17, Width: 1
    using IM17 = BitField<17, 1>;
    constexpr uint32_t IM17_Pos = 17;
    constexpr uint32_t IM17_Msk = IM17::mask;

    /// CPU wakeup with interrupt mask on event input
    /// Position: 18, Width: 1
    using IM18 = BitField<18, 1>;
    constexpr uint32_t IM18_Pos = 18;
    constexpr uint32_t IM18_Msk = IM18::mask;

    /// CPU wakeup with interrupt mask on event input
    /// Position: 19, Width: 1
    using IM19 = BitField<19, 1>;
    constexpr uint32_t IM19_Pos = 19;
    constexpr uint32_t IM19_Msk = IM19::mask;

    /// CPU wakeup with interrupt mask on event input
    /// Position: 20, Width: 1
    using IM20 = BitField<20, 1>;
    constexpr uint32_t IM20_Pos = 20;
    constexpr uint32_t IM20_Msk = IM20::mask;

    /// CPU wakeup with interrupt mask on event input
    /// Position: 21, Width: 1
    using IM21 = BitField<21, 1>;
    constexpr uint32_t IM21_Pos = 21;
    constexpr uint32_t IM21_Msk = IM21::mask;

    /// CPU wakeup with interrupt mask on event input
    /// Position: 22, Width: 1
    using IM22 = BitField<22, 1>;
    constexpr uint32_t IM22_Pos = 22;
    constexpr uint32_t IM22_Msk = IM22::mask;

    /// CPU wakeup with interrupt mask on event input
    /// Position: 23, Width: 1
    using IM23 = BitField<23, 1>;
    constexpr uint32_t IM23_Pos = 23;
    constexpr uint32_t IM23_Msk = IM23::mask;

    /// CPU wakeup with interrupt mask on event input
    /// Position: 24, Width: 1
    using IM24 = BitField<24, 1>;
    constexpr uint32_t IM24_Pos = 24;
    constexpr uint32_t IM24_Msk = IM24::mask;

    /// CPU wakeup with interrupt mask on event input
    /// Position: 25, Width: 1
    using IM25 = BitField<25, 1>;
    constexpr uint32_t IM25_Pos = 25;
    constexpr uint32_t IM25_Msk = IM25::mask;

    /// CPU wakeup with interrupt mask on event input
    /// Position: 26, Width: 1
    using IM26 = BitField<26, 1>;
    constexpr uint32_t IM26_Pos = 26;
    constexpr uint32_t IM26_Msk = IM26::mask;

    /// CPU wakeup with interrupt mask on event input
    /// Position: 27, Width: 1
    using IM27 = BitField<27, 1>;
    constexpr uint32_t IM27_Pos = 27;
    constexpr uint32_t IM27_Msk = IM27::mask;

    /// CPU wakeup with interrupt mask on event input
    /// Position: 28, Width: 1
    using IM28 = BitField<28, 1>;
    constexpr uint32_t IM28_Pos = 28;
    constexpr uint32_t IM28_Msk = IM28::mask;

    /// CPU wakeup with interrupt mask on event input
    /// Position: 29, Width: 1
    using IM29 = BitField<29, 1>;
    constexpr uint32_t IM29_Pos = 29;
    constexpr uint32_t IM29_Msk = IM29::mask;

    /// CPU wakeup with interrupt mask on event input
    /// Position: 30, Width: 1
    using IM30 = BitField<30, 1>;
    constexpr uint32_t IM30_Pos = 30;
    constexpr uint32_t IM30_Msk = IM30::mask;

    /// CPU wakeup with interrupt mask on event input
    /// Position: 31, Width: 1
    using IM31 = BitField<31, 1>;
    constexpr uint32_t IM31_Pos = 31;
    constexpr uint32_t IM31_Msk = IM31::mask;

}  // namespace imr1

/// EMR1 - EXTI CPU wakeup with event mask register
namespace emr1 {
    /// CPU wakeup with event mask on event input
    /// Position: 0, Width: 1
    using EM0 = BitField<0, 1>;
    constexpr uint32_t EM0_Pos = 0;
    constexpr uint32_t EM0_Msk = EM0::mask;

    /// CPU wakeup with event mask on event input
    /// Position: 1, Width: 1
    using EM1 = BitField<1, 1>;
    constexpr uint32_t EM1_Pos = 1;
    constexpr uint32_t EM1_Msk = EM1::mask;

    /// CPU wakeup with event mask on event input
    /// Position: 2, Width: 1
    using EM2 = BitField<2, 1>;
    constexpr uint32_t EM2_Pos = 2;
    constexpr uint32_t EM2_Msk = EM2::mask;

    /// CPU wakeup with event mask on event input
    /// Position: 3, Width: 1
    using EM3 = BitField<3, 1>;
    constexpr uint32_t EM3_Pos = 3;
    constexpr uint32_t EM3_Msk = EM3::mask;

    /// CPU wakeup with event mask on event input
    /// Position: 4, Width: 1
    using EM4 = BitField<4, 1>;
    constexpr uint32_t EM4_Pos = 4;
    constexpr uint32_t EM4_Msk = EM4::mask;

    /// CPU wakeup with event mask on event input
    /// Position: 5, Width: 1
    using EM5 = BitField<5, 1>;
    constexpr uint32_t EM5_Pos = 5;
    constexpr uint32_t EM5_Msk = EM5::mask;

    /// CPU wakeup with event mask on event input
    /// Position: 6, Width: 1
    using EM6 = BitField<6, 1>;
    constexpr uint32_t EM6_Pos = 6;
    constexpr uint32_t EM6_Msk = EM6::mask;

    /// CPU wakeup with event mask on event input
    /// Position: 7, Width: 1
    using EM7 = BitField<7, 1>;
    constexpr uint32_t EM7_Pos = 7;
    constexpr uint32_t EM7_Msk = EM7::mask;

    /// CPU wakeup with event mask on event input
    /// Position: 8, Width: 1
    using EM8 = BitField<8, 1>;
    constexpr uint32_t EM8_Pos = 8;
    constexpr uint32_t EM8_Msk = EM8::mask;

    /// CPU wakeup with event mask on event input
    /// Position: 9, Width: 1
    using EM9 = BitField<9, 1>;
    constexpr uint32_t EM9_Pos = 9;
    constexpr uint32_t EM9_Msk = EM9::mask;

    /// CPU wakeup with event mask on event input
    /// Position: 10, Width: 1
    using EM10 = BitField<10, 1>;
    constexpr uint32_t EM10_Pos = 10;
    constexpr uint32_t EM10_Msk = EM10::mask;

    /// CPU wakeup with event mask on event input
    /// Position: 11, Width: 1
    using EM11 = BitField<11, 1>;
    constexpr uint32_t EM11_Pos = 11;
    constexpr uint32_t EM11_Msk = EM11::mask;

    /// CPU wakeup with event mask on event input
    /// Position: 12, Width: 1
    using EM12 = BitField<12, 1>;
    constexpr uint32_t EM12_Pos = 12;
    constexpr uint32_t EM12_Msk = EM12::mask;

    /// CPU wakeup with event mask on event input
    /// Position: 13, Width: 1
    using EM13 = BitField<13, 1>;
    constexpr uint32_t EM13_Pos = 13;
    constexpr uint32_t EM13_Msk = EM13::mask;

    /// CPU wakeup with event mask on event input
    /// Position: 14, Width: 1
    using EM14 = BitField<14, 1>;
    constexpr uint32_t EM14_Pos = 14;
    constexpr uint32_t EM14_Msk = EM14::mask;

    /// CPU wakeup with event mask on event input
    /// Position: 15, Width: 1
    using EM15 = BitField<15, 1>;
    constexpr uint32_t EM15_Pos = 15;
    constexpr uint32_t EM15_Msk = EM15::mask;

    /// CPU wakeup with event mask on event input
    /// Position: 16, Width: 1
    using EM16 = BitField<16, 1>;
    constexpr uint32_t EM16_Pos = 16;
    constexpr uint32_t EM16_Msk = EM16::mask;

    /// CPU wakeup with event mask on event input
    /// Position: 17, Width: 1
    using EM17 = BitField<17, 1>;
    constexpr uint32_t EM17_Pos = 17;
    constexpr uint32_t EM17_Msk = EM17::mask;

    /// CPU wakeup with event mask on event input
    /// Position: 18, Width: 1
    using EM18 = BitField<18, 1>;
    constexpr uint32_t EM18_Pos = 18;
    constexpr uint32_t EM18_Msk = EM18::mask;

    /// CPU wakeup with event mask on event input
    /// Position: 19, Width: 1
    using EM19 = BitField<19, 1>;
    constexpr uint32_t EM19_Pos = 19;
    constexpr uint32_t EM19_Msk = EM19::mask;

    /// CPU wakeup with event mask on event input
    /// Position: 21, Width: 1
    using EM21 = BitField<21, 1>;
    constexpr uint32_t EM21_Pos = 21;
    constexpr uint32_t EM21_Msk = EM21::mask;

    /// CPU wakeup with event mask on event input
    /// Position: 23, Width: 1
    using EM23 = BitField<23, 1>;
    constexpr uint32_t EM23_Pos = 23;
    constexpr uint32_t EM23_Msk = EM23::mask;

    /// CPU wakeup with event mask on event input
    /// Position: 25, Width: 1
    using EM25 = BitField<25, 1>;
    constexpr uint32_t EM25_Pos = 25;
    constexpr uint32_t EM25_Msk = EM25::mask;

    /// CPU wakeup with event mask on event input
    /// Position: 26, Width: 1
    using EM26 = BitField<26, 1>;
    constexpr uint32_t EM26_Pos = 26;
    constexpr uint32_t EM26_Msk = EM26::mask;

    /// CPU wakeup with event mask on event input
    /// Position: 27, Width: 1
    using EM27 = BitField<27, 1>;
    constexpr uint32_t EM27_Pos = 27;
    constexpr uint32_t EM27_Msk = EM27::mask;

    /// CPU wakeup with event mask on event input
    /// Position: 28, Width: 1
    using EM28 = BitField<28, 1>;
    constexpr uint32_t EM28_Pos = 28;
    constexpr uint32_t EM28_Msk = EM28::mask;

    /// CPU wakeup with event mask on event input
    /// Position: 29, Width: 1
    using EM29 = BitField<29, 1>;
    constexpr uint32_t EM29_Pos = 29;
    constexpr uint32_t EM29_Msk = EM29::mask;

    /// CPU wakeup with event mask on event input
    /// Position: 30, Width: 1
    using EM30 = BitField<30, 1>;
    constexpr uint32_t EM30_Pos = 30;
    constexpr uint32_t EM30_Msk = EM30::mask;

    /// CPU wakeup with event mask on event input
    /// Position: 31, Width: 1
    using EM31 = BitField<31, 1>;
    constexpr uint32_t EM31_Pos = 31;
    constexpr uint32_t EM31_Msk = EM31::mask;

}  // namespace emr1

/// IMR2 - EXTI CPU wakeup with interrupt mask register
namespace imr2 {
    /// CPU wakeup with interrupt mask on event input
    /// Position: 0, Width: 1
    using IM32 = BitField<0, 1>;
    constexpr uint32_t IM32_Pos = 0;
    constexpr uint32_t IM32_Msk = IM32::mask;

    /// CPU wakeup with interrupt mask on event input
    /// Position: 1, Width: 1
    using IM33 = BitField<1, 1>;
    constexpr uint32_t IM33_Pos = 1;
    constexpr uint32_t IM33_Msk = IM33::mask;

    /// CPU wakeup with interrupt mask on event input
    /// Position: 2, Width: 1
    using IM34 = BitField<2, 1>;
    constexpr uint32_t IM34_Pos = 2;
    constexpr uint32_t IM34_Msk = IM34::mask;

    /// CPU wakeup with interrupt mask on event input
    /// Position: 3, Width: 1
    using IM35 = BitField<3, 1>;
    constexpr uint32_t IM35_Pos = 3;
    constexpr uint32_t IM35_Msk = IM35::mask;

}  // namespace imr2

/// EMR2 - EXTI CPU wakeup with event mask register
namespace emr2 {
    /// CPU wakeup with event mask on event input
    /// Position: 0, Width: 1
    using EM32 = BitField<0, 1>;
    constexpr uint32_t EM32_Pos = 0;
    constexpr uint32_t EM32_Msk = EM32::mask;

    /// CPU wakeup with event mask on event input
    /// Position: 1, Width: 1
    using EM33 = BitField<1, 1>;
    constexpr uint32_t EM33_Pos = 1;
    constexpr uint32_t EM33_Msk = EM33::mask;

    /// CPU wakeup with event mask on event input
    /// Position: 2, Width: 1
    using EM34 = BitField<2, 1>;
    constexpr uint32_t EM34_Pos = 2;
    constexpr uint32_t EM34_Msk = EM34::mask;

    /// CPU wakeup with event mask on event input
    /// Position: 3, Width: 1
    using EM35 = BitField<3, 1>;
    constexpr uint32_t EM35_Pos = 3;
    constexpr uint32_t EM35_Msk = EM35::mask;

}  // namespace emr2

}  // namespace alloy::hal::st::stm32g0::exti
