32-Bit RISC-V Single Cycle Implementation (Work in Progress)
