// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4.op
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module bitPacking (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        outStream_V_V_din,
        outStream_V_V_full_n,
        outStream_V_V_write,
        inStream_V_V_dout,
        inStream_V_V_empty_n,
        inStream_V_V_read,
        inStreamSize_V_dout,
        inStreamSize_V_empty_n,
        inStreamSize_V_read,
        prevSize,
        bufferOut_V_read,
        bitIdx_read,
        ap_return_0,
        ap_return_1,
        ap_return_2
);

parameter    ap_ST_fsm_state1 = 7'd1;
parameter    ap_ST_fsm_state2 = 7'd2;
parameter    ap_ST_fsm_state3 = 7'd4;
parameter    ap_ST_fsm_pp0_stage0 = 7'd8;
parameter    ap_ST_fsm_state7 = 7'd16;
parameter    ap_ST_fsm_state8 = 7'd32;
parameter    ap_ST_fsm_state9 = 7'd64;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [63:0] outStream_V_V_din;
input   outStream_V_V_full_n;
output   outStream_V_V_write;
input  [63:0] inStream_V_V_dout;
input   inStream_V_V_empty_n;
output   inStream_V_V_read;
input  [15:0] inStreamSize_V_dout;
input   inStreamSize_V_empty_n;
output   inStreamSize_V_read;
input  [31:0] prevSize;
input  [127:0] bufferOut_V_read;
input  [31:0] bitIdx_read;
output  [31:0] ap_return_0;
output  [127:0] ap_return_1;
output  [31:0] ap_return_2;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[63:0] outStream_V_V_din;
reg outStream_V_V_write;
reg inStream_V_V_read;
reg inStreamSize_V_read;
reg[31:0] ap_return_0;
reg[127:0] ap_return_1;
reg[31:0] ap_return_2;

(* fsm_encoding = "none" *) reg   [6:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    outStream_V_V_blk_n;
wire    ap_CS_fsm_state3;
wire   [0:0] tmp_119_fu_413_p2;
reg    ap_enable_reg_pp0_iter2;
wire    ap_block_pp0_stage0;
reg   [0:0] tmp_120_reg_796;
reg   [0:0] ap_reg_pp0_iter1_tmp_120_reg_796;
wire    ap_CS_fsm_state9;
wire   [0:0] icmp_fu_674_p2;
reg    inStream_V_V_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_CS_fsm_state7;
wire   [0:0] tmp_124_fu_497_p2;
reg    inStreamSize_V_blk_n;
wire   [0:0] tmp_fu_241_p2;
reg   [127:0] p_Val2_s_reg_181;
reg   [25:0] i_reg_191;
reg    ap_block_state1;
wire   [31:0] size_fu_247_p1;
reg   [0:0] tmp_1129_reg_754;
wire    ap_CS_fsm_state2;
reg   [25:0] tmp_113_reg_760;
wire   [5:0] tmp_1130_fu_269_p1;
reg   [5:0] tmp_1130_reg_765;
wire   [26:0] tmp_117_fu_326_p3;
reg   [26:0] tmp_117_reg_770;
wire   [26:0] sizeInOutV_fu_363_p3;
reg   [26:0] sizeInOutV_reg_776;
reg    ap_block_state3;
wire   [31:0] leftOverBit_fu_395_p3;
reg   [31:0] leftOverBit_reg_781;
wire   [6:0] tmp_1132_fu_402_p1;
reg   [6:0] tmp_1132_reg_786;
wire   [0:0] tmp_120_fu_427_p2;
wire    ap_block_state4_pp0_stage0_iter0;
reg    ap_block_state5_pp0_stage0_iter1;
reg    ap_block_state6_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_11001;
wire   [25:0] i_s_fu_432_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [63:0] tmp_V_66_fu_479_p1;
reg   [63:0] tmp_V_66_reg_805;
wire   [127:0] tmp_123_fu_493_p1;
reg   [127:0] tmp_123_reg_810;
reg   [63:0] tmp_V_69_reg_818;
reg    ap_block_state7;
wire   [0:0] tmp_1147_fu_516_p2;
reg   [0:0] tmp_1147_reg_823;
wire   [7:0] tmp_1149_fu_521_p1;
reg   [7:0] tmp_1149_reg_831;
wire   [127:0] p_Result_s_fu_654_p2;
wire    ap_CS_fsm_state8;
wire   [31:0] tmp_125_fu_660_p2;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state4;
reg   [31:0] size2_reg_171;
reg   [127:0] ap_phi_mux_p_Val2_s_phi_fu_184_p4;
reg   [127:0] p_Val2_68_reg_202;
reg   [31:0] bitIdx_reg_212;
wire   [127:0] tmp_127_fu_695_p1;
reg   [127:0] ap_phi_mux_bufferOut_V_2_phi_fu_224_p4;
reg    ap_block_state9;
wire   [31:0] tmp_128_fu_700_p2;
reg   [31:0] ap_phi_mux_bitIdx_1_phi_fu_234_p4;
wire  signed [63:0] tmp_V_fu_418_p1;
reg    ap_block_pp0_stage0_01001;
wire   [63:0] tmp_V_68_fu_680_p1;
wire   [31:0] tmp_s_fu_273_p2;
wire   [31:0] p_neg_fu_286_p2;
wire   [25:0] tmp_114_fu_292_p4;
wire   [26:0] tmp_197_cast_fu_302_p1;
wire   [25:0] tmp_116_fu_312_p4;
wire   [0:0] tmp_1133_fu_278_p3;
wire   [26:0] tmp_115_fu_306_p2;
wire   [26:0] tmp_199_cast_fu_322_p1;
wire   [31:0] p_neg6_fu_334_p2;
wire   [25:0] tmp_112_fu_340_p4;
wire   [26:0] p_lshr7_cast_fu_350_p1;
wire   [26:0] p_neg_t8_fu_354_p2;
wire   [26:0] p_lshr_f9_cast_fu_360_p1;
wire   [5:0] tmp_1131_fu_377_p1;
wire   [31:0] p_and_t_fu_381_p3;
wire   [31:0] p_neg_t_fu_389_p2;
wire   [31:0] p_and_f_fu_370_p3;
wire   [29:0] tmp_118_fu_406_p3;
wire   [26:0] i_cast_fu_423_p1;
wire   [6:0] tmp_1134_fu_438_p1;
wire   [127:0] tmp_1135_fu_441_p1;
wire   [127:0] tmp_1136_fu_445_p2;
wire   [127:0] tmp_1137_fu_451_p2;
wire   [127:0] tmp_1139_fu_463_p1;
wire   [127:0] tmp_1138_fu_457_p2;
wire   [127:0] tmp_1140_fu_467_p2;
wire   [127:0] p_Result_34_fu_473_p2;
wire   [63:0] tmp_122_fu_483_p4;
wire   [6:0] Hi_assign_s_fu_502_p2;
wire  signed [31:0] Hi_assign_37_cast_fu_507_p1;
wire   [31:0] Hi_assign_12_fu_511_p2;
wire   [6:0] tmp_1143_fu_525_p2;
wire   [63:0] tmp_1144_fu_530_p1;
wire   [63:0] tmp_1145_fu_534_p2;
wire   [63:0] p_Result_35_fu_540_p2;
wire   [7:0] tmp_1148_fu_549_p1;
wire   [7:0] tmp_1150_fu_552_p2;
wire   [7:0] tmp_1151_fu_558_p3;
wire   [7:0] tmp_1153_fu_570_p3;
wire   [7:0] tmp_1152_fu_564_p3;
wire   [7:0] tmp_1154_fu_577_p2;
wire   [127:0] loc_V_fu_545_p1;
wire   [127:0] tmp_1155_fu_583_p1;
wire   [127:0] tmp_1158_fu_595_p2;
reg   [127:0] tmp_1159_fu_601_p4;
wire   [127:0] tmp_1156_fu_587_p1;
wire   [127:0] tmp_1157_fu_591_p1;
wire   [127:0] tmp_1161_fu_618_p2;
wire   [127:0] tmp_1162_fu_624_p2;
wire   [127:0] p_demorgan_fu_630_p2;
wire   [127:0] tmp_1163_fu_636_p2;
wire   [127:0] tmp_1160_fu_611_p3;
wire   [127:0] tmp_1164_fu_642_p2;
wire   [127:0] tmp_1165_fu_648_p2;
wire   [25:0] tmp_1167_fu_664_p4;
wire   [63:0] tmp_126_fu_685_p4;
reg   [31:0] ap_return_0_preg;
reg   [127:0] ap_return_1_preg;
reg   [31:0] ap_return_2_preg;
reg   [6:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_116;

// power-on initialization
initial begin
#0 ap_CS_fsm = 7'd1;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_return_0_preg = 32'd0;
#0 ap_return_1_preg = 128'd0;
#0 ap_return_2_preg = 32'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state4) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((~((tmp_119_fu_413_p2 == 1'd0) & (outStream_V_V_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state4)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state4);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if ((~((tmp_119_fu_413_p2 == 1'd0) & (outStream_V_V_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_0_preg <= 32'd0;
    end else begin
        if ((~((icmp_fu_674_p2 == 1'd1) & (outStream_V_V_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state9))) begin
            ap_return_0_preg <= size2_reg_171;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_1_preg <= 128'd0;
    end else begin
        if ((~((icmp_fu_674_p2 == 1'd1) & (outStream_V_V_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state9))) begin
            ap_return_1_preg <= ap_phi_mux_bufferOut_V_2_phi_fu_224_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_2_preg <= 32'd0;
    end else begin
        if ((~((icmp_fu_674_p2 == 1'd1) & (outStream_V_V_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state9))) begin
            ap_return_2_preg <= ap_phi_mux_bitIdx_1_phi_fu_234_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        bitIdx_reg_212 <= tmp_125_fu_660_p2;
    end else if ((~((tmp_124_fu_497_p2 == 1'd0) & (inStream_V_V_empty_n == 1'b0)) & (tmp_124_fu_497_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        bitIdx_reg_212 <= bitIdx_read;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_120_fu_427_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        i_reg_191 <= i_s_fu_432_p2;
    end else if ((~((tmp_119_fu_413_p2 == 1'd0) & (outStream_V_V_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3))) begin
        i_reg_191 <= 26'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        p_Val2_68_reg_202 <= p_Result_s_fu_654_p2;
    end else if ((~((tmp_124_fu_497_p2 == 1'd0) & (inStream_V_V_empty_n == 1'b0)) & (tmp_124_fu_497_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        p_Val2_68_reg_202 <= p_Val2_s_reg_181;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_tmp_120_reg_796 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Val2_s_reg_181 <= tmp_123_reg_810;
    end else if ((~((tmp_119_fu_413_p2 == 1'd0) & (outStream_V_V_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3))) begin
        p_Val2_s_reg_181 <= bufferOut_V_read;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_116)) begin
        if ((tmp_fu_241_p2 == 1'd1)) begin
            size2_reg_171 <= prevSize;
        end else if ((tmp_fu_241_p2 == 1'd0)) begin
            size2_reg_171 <= size_fu_247_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_reg_pp0_iter1_tmp_120_reg_796 <= tmp_120_reg_796;
        tmp_120_reg_796 <= tmp_120_fu_427_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((tmp_119_fu_413_p2 == 1'd0) & (outStream_V_V_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3))) begin
        leftOverBit_reg_781 <= leftOverBit_fu_395_p3;
        sizeInOutV_reg_776 <= sizeInOutV_fu_363_p3;
        tmp_1132_reg_786 <= tmp_1132_fu_402_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        tmp_1129_reg_754 <= size2_reg_171[32'd31];
        tmp_1130_reg_765 <= tmp_1130_fu_269_p1;
        tmp_113_reg_760 <= {{size2_reg_171[31:6]}};
        tmp_117_reg_770 <= tmp_117_fu_326_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((tmp_124_fu_497_p2 == 1'd0) & (inStream_V_V_empty_n == 1'b0)) & (tmp_124_fu_497_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        tmp_1147_reg_823 <= tmp_1147_fu_516_p2;
        tmp_1149_reg_831 <= tmp_1149_fu_521_p1;
        tmp_V_69_reg_818 <= inStream_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_120_reg_796 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_123_reg_810[63 : 0] <= tmp_123_fu_493_p1[63 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_120_reg_796 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_66_reg_805 <= tmp_V_66_fu_479_p1;
    end
end

always @ (*) begin
    if ((tmp_120_fu_427_p2 == 1'd0)) begin
        ap_condition_pp0_exit_iter0_state4 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state4 = 1'b0;
    end
end

always @ (*) begin
    if (((~((icmp_fu_674_p2 == 1'd1) & (outStream_V_V_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state9)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        if ((icmp_fu_674_p2 == 1'd0)) begin
            ap_phi_mux_bitIdx_1_phi_fu_234_p4 = bitIdx_reg_212;
        end else if ((icmp_fu_674_p2 == 1'd1)) begin
            ap_phi_mux_bitIdx_1_phi_fu_234_p4 = tmp_128_fu_700_p2;
        end else begin
            ap_phi_mux_bitIdx_1_phi_fu_234_p4 = 'bx;
        end
    end else begin
        ap_phi_mux_bitIdx_1_phi_fu_234_p4 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        if ((icmp_fu_674_p2 == 1'd0)) begin
            ap_phi_mux_bufferOut_V_2_phi_fu_224_p4 = p_Val2_68_reg_202;
        end else if ((icmp_fu_674_p2 == 1'd1)) begin
            ap_phi_mux_bufferOut_V_2_phi_fu_224_p4 = tmp_127_fu_695_p1;
        end else begin
            ap_phi_mux_bufferOut_V_2_phi_fu_224_p4 = 'bx;
        end
    end else begin
        ap_phi_mux_bufferOut_V_2_phi_fu_224_p4 = 'bx;
    end
end

always @ (*) begin
    if (((ap_reg_pp0_iter1_tmp_120_reg_796 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_p_Val2_s_phi_fu_184_p4 = tmp_123_reg_810;
    end else begin
        ap_phi_mux_p_Val2_s_phi_fu_184_p4 = p_Val2_s_reg_181;
    end
end

always @ (*) begin
    if ((~((icmp_fu_674_p2 == 1'd1) & (outStream_V_V_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state9))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((~((icmp_fu_674_p2 == 1'd1) & (outStream_V_V_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state9))) begin
        ap_return_0 = size2_reg_171;
    end else begin
        ap_return_0 = ap_return_0_preg;
    end
end

always @ (*) begin
    if ((~((icmp_fu_674_p2 == 1'd1) & (outStream_V_V_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state9))) begin
        ap_return_1 = ap_phi_mux_bufferOut_V_2_phi_fu_224_p4;
    end else begin
        ap_return_1 = ap_return_1_preg;
    end
end

always @ (*) begin
    if ((~((icmp_fu_674_p2 == 1'd1) & (outStream_V_V_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state9))) begin
        ap_return_2 = ap_phi_mux_bitIdx_1_phi_fu_234_p4;
    end else begin
        ap_return_2 = ap_return_2_preg;
    end
end

always @ (*) begin
    if (((tmp_fu_241_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        inStreamSize_V_blk_n = inStreamSize_V_empty_n;
    end else begin
        inStreamSize_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | ((tmp_fu_241_p2 == 1'd0) & (inStreamSize_V_empty_n == 1'b0))) & (tmp_fu_241_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        inStreamSize_V_read = 1'b1;
    end else begin
        inStreamSize_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_124_fu_497_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((tmp_120_reg_796 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        inStream_V_V_blk_n = inStream_V_V_empty_n;
    end else begin
        inStream_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((tmp_124_fu_497_p2 == 1'd0) & (inStream_V_V_empty_n == 1'b0)) & (tmp_124_fu_497_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((tmp_120_reg_796 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        inStream_V_V_read = 1'b1;
    end else begin
        inStream_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_fu_674_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9)) | ((ap_reg_pp0_iter1_tmp_120_reg_796 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((tmp_119_fu_413_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)))) begin
        outStream_V_V_blk_n = outStream_V_V_full_n;
    end else begin
        outStream_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((icmp_fu_674_p2 == 1'd1) & (outStream_V_V_full_n == 1'b0)) & (icmp_fu_674_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
        outStream_V_V_din = tmp_V_68_fu_680_p1;
    end else if (((ap_reg_pp0_iter1_tmp_120_reg_796 == 1'd1) & (1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        outStream_V_V_din = tmp_V_66_reg_805;
    end else if ((~((tmp_119_fu_413_p2 == 1'd0) & (outStream_V_V_full_n == 1'b0)) & (tmp_119_fu_413_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        outStream_V_V_din = tmp_V_fu_418_p1;
    end else begin
        outStream_V_V_din = 'bx;
    end
end

always @ (*) begin
    if (((~((icmp_fu_674_p2 == 1'd1) & (outStream_V_V_full_n == 1'b0)) & (icmp_fu_674_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9)) | ((ap_reg_pp0_iter1_tmp_120_reg_796 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | (~((tmp_119_fu_413_p2 == 1'd0) & (outStream_V_V_full_n == 1'b0)) & (tmp_119_fu_413_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)))) begin
        outStream_V_V_write = 1'b1;
    end else begin
        outStream_V_V_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | ((tmp_fu_241_p2 == 1'd0) & (inStreamSize_V_empty_n == 1'b0))) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if ((~((tmp_119_fu_413_p2 == 1'd0) & (outStream_V_V_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter1 == 1'b0) & (tmp_120_fu_427_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone)) & ~((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone)) | ((ap_enable_reg_pp0_iter1 == 1'b0) & (tmp_120_fu_427_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state7 : begin
            if ((~((tmp_124_fu_497_p2 == 1'd0) & (inStream_V_V_empty_n == 1'b0)) & (tmp_124_fu_497_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else if ((~((tmp_124_fu_497_p2 == 1'd0) & (inStream_V_V_empty_n == 1'b0)) & (tmp_124_fu_497_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if ((~((icmp_fu_674_p2 == 1'd1) & (outStream_V_V_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Hi_assign_12_fu_511_p2 = ($signed(bitIdx_read) + $signed(Hi_assign_37_cast_fu_507_p1));

assign Hi_assign_37_cast_fu_507_p1 = $signed(Hi_assign_s_fu_502_p2);

assign Hi_assign_s_fu_502_p2 = ($signed(7'd127) + $signed(tmp_1132_reg_786));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd6];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((tmp_120_reg_796 == 1'd1) & (inStream_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_reg_pp0_iter1_tmp_120_reg_796 == 1'd1) & (outStream_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((tmp_120_reg_796 == 1'd1) & (inStream_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_reg_pp0_iter1_tmp_120_reg_796 == 1'd1) & (outStream_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((tmp_120_reg_796 == 1'd1) & (inStream_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_reg_pp0_iter1_tmp_120_reg_796 == 1'd1) & (outStream_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | ((tmp_fu_241_p2 == 1'd0) & (inStreamSize_V_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state3 = ((tmp_119_fu_413_p2 == 1'd0) & (outStream_V_V_full_n == 1'b0));
end

assign ap_block_state4_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state5_pp0_stage0_iter1 = ((tmp_120_reg_796 == 1'd1) & (inStream_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state6_pp0_stage0_iter2 = ((ap_reg_pp0_iter1_tmp_120_reg_796 == 1'd1) & (outStream_V_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state7 = ((tmp_124_fu_497_p2 == 1'd0) & (inStream_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state9 = ((icmp_fu_674_p2 == 1'd1) & (outStream_V_V_full_n == 1'b0));
end

always @ (*) begin
    ap_condition_116 = (~((ap_start == 1'b0) | ((tmp_fu_241_p2 == 1'd0) & (inStreamSize_V_empty_n == 1'b0))) & (1'b1 == ap_CS_fsm_state1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign i_cast_fu_423_p1 = i_reg_191;

assign i_s_fu_432_p2 = (i_reg_191 + 26'd1);

assign icmp_fu_674_p2 = (($signed(tmp_1167_fu_664_p4) > $signed(26'd0)) ? 1'b1 : 1'b0);

assign leftOverBit_fu_395_p3 = ((tmp_1129_reg_754[0:0] === 1'b1) ? p_neg_t_fu_389_p2 : p_and_f_fu_370_p3);

assign loc_V_fu_545_p1 = p_Result_35_fu_540_p2;

assign p_Result_34_fu_473_p2 = (tmp_1140_fu_467_p2 | tmp_1138_fu_457_p2);

assign p_Result_35_fu_540_p2 = (tmp_V_69_reg_818 & tmp_1145_fu_534_p2);

assign p_Result_s_fu_654_p2 = (tmp_1165_fu_648_p2 | tmp_1164_fu_642_p2);

assign p_and_f_fu_370_p3 = {{26'd0}, {tmp_1130_reg_765}};

assign p_and_t_fu_381_p3 = {{26'd0}, {tmp_1131_fu_377_p1}};

assign p_demorgan_fu_630_p2 = (tmp_1162_fu_624_p2 & tmp_1161_fu_618_p2);

assign p_lshr7_cast_fu_350_p1 = tmp_112_fu_340_p4;

assign p_lshr_f9_cast_fu_360_p1 = tmp_113_reg_760;

assign p_neg6_fu_334_p2 = (32'd0 - size2_reg_171);

assign p_neg_fu_286_p2 = (32'd0 - tmp_s_fu_273_p2);

assign p_neg_t8_fu_354_p2 = (27'd0 - p_lshr7_cast_fu_350_p1);

assign p_neg_t_fu_389_p2 = (32'd0 - p_and_t_fu_381_p3);

assign sizeInOutV_fu_363_p3 = ((tmp_1129_reg_754[0:0] === 1'b1) ? p_neg_t8_fu_354_p2 : p_lshr_f9_cast_fu_360_p1);

assign size_fu_247_p1 = inStreamSize_V_dout;

assign tmp_112_fu_340_p4 = {{p_neg6_fu_334_p2[31:6]}};

assign tmp_1130_fu_269_p1 = size2_reg_171[5:0];

assign tmp_1131_fu_377_p1 = p_neg6_fu_334_p2[5:0];

assign tmp_1132_fu_402_p1 = leftOverBit_fu_395_p3[6:0];

assign tmp_1133_fu_278_p3 = tmp_s_fu_273_p2[32'd31];

assign tmp_1134_fu_438_p1 = bitIdx_read[6:0];

assign tmp_1135_fu_441_p1 = tmp_1134_fu_438_p1;

assign tmp_1136_fu_445_p2 = 128'd18446744073709551615 << tmp_1135_fu_441_p1;

assign tmp_1137_fu_451_p2 = (tmp_1136_fu_445_p2 ^ 128'd340282366920938463463374607431768211455);

assign tmp_1138_fu_457_p2 = (tmp_1137_fu_451_p2 & ap_phi_mux_p_Val2_s_phi_fu_184_p4);

assign tmp_1139_fu_463_p1 = inStream_V_V_dout;

assign tmp_1140_fu_467_p2 = tmp_1139_fu_463_p1 << tmp_1135_fu_441_p1;

assign tmp_1143_fu_525_p2 = ($signed(7'd64) - $signed(tmp_1132_reg_786));

assign tmp_1144_fu_530_p1 = tmp_1143_fu_525_p2;

assign tmp_1145_fu_534_p2 = 64'd18446744073709551615 >> tmp_1144_fu_530_p1;

assign tmp_1147_fu_516_p2 = ((bitIdx_read > Hi_assign_12_fu_511_p2) ? 1'b1 : 1'b0);

assign tmp_1148_fu_549_p1 = bitIdx_read[7:0];

assign tmp_1149_fu_521_p1 = Hi_assign_12_fu_511_p2[7:0];

assign tmp_114_fu_292_p4 = {{p_neg_fu_286_p2[31:6]}};

assign tmp_1150_fu_552_p2 = (8'd127 - tmp_1148_fu_549_p1);

assign tmp_1151_fu_558_p3 = ((tmp_1147_reg_823[0:0] === 1'b1) ? tmp_1148_fu_549_p1 : tmp_1149_reg_831);

assign tmp_1152_fu_564_p3 = ((tmp_1147_reg_823[0:0] === 1'b1) ? tmp_1149_reg_831 : tmp_1148_fu_549_p1);

assign tmp_1153_fu_570_p3 = ((tmp_1147_reg_823[0:0] === 1'b1) ? tmp_1150_fu_552_p2 : tmp_1148_fu_549_p1);

assign tmp_1154_fu_577_p2 = (8'd127 - tmp_1151_fu_558_p3);

assign tmp_1155_fu_583_p1 = tmp_1153_fu_570_p3;

assign tmp_1156_fu_587_p1 = tmp_1152_fu_564_p3;

assign tmp_1157_fu_591_p1 = tmp_1154_fu_577_p2;

assign tmp_1158_fu_595_p2 = loc_V_fu_545_p1 << tmp_1155_fu_583_p1;

integer ap_tvar_int_0;

always @ (tmp_1158_fu_595_p2) begin
    for (ap_tvar_int_0 = 128 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 127 - 0) begin
            tmp_1159_fu_601_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            tmp_1159_fu_601_p4[ap_tvar_int_0] = tmp_1158_fu_595_p2[127 - ap_tvar_int_0];
        end
    end
end

assign tmp_115_fu_306_p2 = (27'd0 - tmp_197_cast_fu_302_p1);

assign tmp_1160_fu_611_p3 = ((tmp_1147_reg_823[0:0] === 1'b1) ? tmp_1159_fu_601_p4 : tmp_1158_fu_595_p2);

assign tmp_1161_fu_618_p2 = 128'd340282366920938463463374607431768211455 << tmp_1156_fu_587_p1;

assign tmp_1162_fu_624_p2 = 128'd340282366920938463463374607431768211455 >> tmp_1157_fu_591_p1;

assign tmp_1163_fu_636_p2 = (p_demorgan_fu_630_p2 ^ 128'd340282366920938463463374607431768211455);

assign tmp_1164_fu_642_p2 = (tmp_1163_fu_636_p2 & p_Val2_s_reg_181);

assign tmp_1165_fu_648_p2 = (tmp_1160_fu_611_p3 & p_demorgan_fu_630_p2);

assign tmp_1167_fu_664_p4 = {{bitIdx_reg_212[31:6]}};

assign tmp_116_fu_312_p4 = {{tmp_s_fu_273_p2[31:6]}};

assign tmp_117_fu_326_p3 = ((tmp_1133_fu_278_p3[0:0] === 1'b1) ? tmp_115_fu_306_p2 : tmp_199_cast_fu_322_p1);

assign tmp_118_fu_406_p3 = {{tmp_117_reg_770}, {3'd0}};

assign tmp_119_fu_413_p2 = ((tmp_117_reg_770 == 27'd0) ? 1'b1 : 1'b0);

assign tmp_120_fu_427_p2 = (($signed(i_cast_fu_423_p1) < $signed(sizeInOutV_reg_776)) ? 1'b1 : 1'b0);

assign tmp_122_fu_483_p4 = {{p_Result_34_fu_473_p2[127:64]}};

assign tmp_123_fu_493_p1 = tmp_122_fu_483_p4;

assign tmp_124_fu_497_p2 = ((tmp_1132_reg_786 == 7'd0) ? 1'b1 : 1'b0);

assign tmp_125_fu_660_p2 = (bitIdx_read + leftOverBit_reg_781);

assign tmp_126_fu_685_p4 = {{p_Val2_68_reg_202[127:64]}};

assign tmp_127_fu_695_p1 = tmp_126_fu_685_p4;

assign tmp_128_fu_700_p2 = ($signed(32'd4294967232) + $signed(bitIdx_reg_212));

assign tmp_197_cast_fu_302_p1 = tmp_114_fu_292_p4;

assign tmp_199_cast_fu_322_p1 = tmp_116_fu_312_p4;

assign tmp_V_66_fu_479_p1 = p_Result_34_fu_473_p2[63:0];

assign tmp_V_68_fu_680_p1 = p_Val2_68_reg_202[63:0];

assign tmp_V_fu_418_p1 = $signed(tmp_118_fu_406_p3);

assign tmp_fu_241_p2 = ((prevSize == 32'd0) ? 1'b1 : 1'b0);

assign tmp_s_fu_273_p2 = (bitIdx_read + size2_reg_171);

always @ (posedge ap_clk) begin
    tmp_123_reg_810[127:64] <= 64'b0000000000000000000000000000000000000000000000000000000000000000;
end

endmodule //bitPacking
