#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5f342c589490 .scope module, "ClockSelect_tb" "ClockSelect_tb" 2 1;
 .timescale 0 0;
v0x5f342c5f1c30_0 .net "CounterClock0", 0 0, L_0x5f342c5baf10;  1 drivers
v0x5f342c5f1d20_0 .net "CounterClock1", 0 0, L_0x5f342c5b76d0;  1 drivers
v0x5f342c5f1df0_0 .net "CounterEdge0", 0 0, L_0x5f342c5b92f0;  1 drivers
v0x5f342c5f1ef0_0 .net "CounterEdge1", 0 0, L_0x5f342c5b84e0;  1 drivers
v0x5f342c5f1fc0_0 .var "TMCI0", 0 0;
v0x5f342c5f2060_0 .var "TMCI1", 0 0;
v0x5f342c5f2130_0 .var "clk", 0 0;
v0x5f342c5f21d0_0 .var "clock_select_0", 2 0;
v0x5f342c5f22a0_0 .var "clock_select_1", 2 0;
v0x5f342c5f2370_0 .var "edge_select_0", 0 0;
v0x5f342c5f2440_0 .var "edge_select_1", 0 0;
S_0x5f342c589620 .scope module, "ClockSelect_u" "ClockSelect" 2 14, 3 1 0, S_0x5f342c589490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "TMCI0";
    .port_info 2 /INPUT 1 "TMCI1";
    .port_info 3 /INPUT 3 "clock_select_0";
    .port_info 4 /INPUT 3 "clock_select_1";
    .port_info 5 /INPUT 1 "edge_select_0";
    .port_info 6 /INPUT 1 "edge_select_1";
    .port_info 7 /OUTPUT 1 "CounterClock0";
    .port_info 8 /OUTPUT 1 "CounterEdge0";
    .port_info 9 /OUTPUT 1 "CounterClock1";
    .port_info 10 /OUTPUT 1 "CounterEdge1";
P_0x5f342c589800 .param/l "CLK_SELECT_BIT_WIDTH" 0 3 2, +C4<00000000000000000000000000000011>;
L_0x5f342c5baf10 .functor BUFZ 1, v0x5f342c5f1950_0, C4<0>, C4<0>, C4<0>;
L_0x5f342c5b76d0 .functor BUFZ 1, v0x5f342c5f1a10_0, C4<0>, C4<0>, C4<0>;
L_0x5f342c5b92f0 .functor BUFZ 1, v0x5f342c5f2370_0, C4<0>, C4<0>, C4<0>;
L_0x5f342c5b84e0 .functor BUFZ 1, v0x5f342c5f2440_0, C4<0>, C4<0>, C4<0>;
v0x5f342c5f0ca0_0 .net "CounterClock0", 0 0, L_0x5f342c5baf10;  alias, 1 drivers
v0x5f342c5f0d60_0 .net "CounterClock1", 0 0, L_0x5f342c5b76d0;  alias, 1 drivers
v0x5f342c5f0e20_0 .net "CounterEdge0", 0 0, L_0x5f342c5b92f0;  alias, 1 drivers
v0x5f342c5f0ef0_0 .net "CounterEdge1", 0 0, L_0x5f342c5b84e0;  alias, 1 drivers
v0x5f342c5f0fb0_0 .net "TMCI0", 0 0, v0x5f342c5f1fc0_0;  1 drivers
v0x5f342c5f10c0_0 .net "TMCI1", 0 0, v0x5f342c5f2060_0;  1 drivers
v0x5f342c5f1180_0 .net "clk", 0 0, v0x5f342c5f2130_0;  1 drivers
v0x5f342c5f1220_0 .net "clk_div1024", 0 0, v0x5f342c5b7870_0;  1 drivers
v0x5f342c5f12c0_0 .net "clk_div2", 0 0, v0x5f342c5b6a10_0;  1 drivers
v0x5f342c5f1390_0 .net "clk_div32", 0 0, v0x5f342c5ef920_0;  1 drivers
v0x5f342c5f1460_0 .net "clk_div64", 0 0, v0x5f342c5efeb0_0;  1 drivers
v0x5f342c5f1530_0 .net "clk_div8", 0 0, v0x5f342c5f0490_0;  1 drivers
v0x5f342c5f1600_0 .net "clk_div8192", 0 0, v0x5f342c5f0a90_0;  1 drivers
v0x5f342c5f16d0_0 .net "clock_select_0", 2 0, v0x5f342c5f21d0_0;  1 drivers
v0x5f342c5f1770_0 .net "clock_select_1", 2 0, v0x5f342c5f22a0_0;  1 drivers
v0x5f342c5f1810_0 .net "edge_select_0", 0 0, v0x5f342c5f2370_0;  1 drivers
v0x5f342c5f18b0_0 .net "edge_select_1", 0 0, v0x5f342c5f2440_0;  1 drivers
v0x5f342c5f1950_0 .var "selected_clk_0", 0 0;
v0x5f342c5f1a10_0 .var "selected_clk_1", 0 0;
E_0x5f342c5ca900/0 .event anyedge, v0x5f342c5f1770_0, v0x5f342c5b6a10_0, v0x5f342c5f0490_0, v0x5f342c5ef920_0;
E_0x5f342c5ca900/1 .event anyedge, v0x5f342c5efeb0_0, v0x5f342c5b7870_0, v0x5f342c5f0a90_0, v0x5f342c5f0fb0_0;
E_0x5f342c5ca900/2 .event anyedge, v0x5f342c5f10c0_0, v0x5f342c5f1a10_0;
E_0x5f342c5ca900 .event/or E_0x5f342c5ca900/0, E_0x5f342c5ca900/1, E_0x5f342c5ca900/2;
E_0x5f342c5cac00/0 .event anyedge, v0x5f342c5f16d0_0, v0x5f342c5b6a10_0, v0x5f342c5f0490_0, v0x5f342c5ef920_0;
E_0x5f342c5cac00/1 .event anyedge, v0x5f342c5efeb0_0, v0x5f342c5b7870_0, v0x5f342c5f0a90_0, v0x5f342c5f0fb0_0;
E_0x5f342c5cac00/2 .event anyedge, v0x5f342c5f10c0_0, v0x5f342c5f1950_0;
E_0x5f342c5cac00 .event/or E_0x5f342c5cac00/0, E_0x5f342c5cac00/1, E_0x5f342c5cac00/2;
S_0x5f342c5ccb70 .scope module, "div1024" "ClockDivider" 3 29, 3 69 0, S_0x5f342c589620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /OUTPUT 1 "clk_out";
P_0x5f342c5ccd50 .param/l "DIVISOR" 0 3 70, +C4<00000000000000000000010000000000>;
v0x5f342c5bb0b0_0 .net "clk_in", 0 0, v0x5f342c5f2130_0;  alias, 1 drivers
v0x5f342c5b7870_0 .var "clk_out", 0 0;
v0x5f342c5b9490_0 .var "counter", 27 0;
E_0x5f342c5ad230 .event posedge, v0x5f342c5bb0b0_0;
S_0x5f342c5ef160 .scope module, "div2" "ClockDivider" 3 25, 3 69 0, S_0x5f342c589620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /OUTPUT 1 "clk_out";
P_0x5f342c5ef340 .param/l "DIVISOR" 0 3 70, +C4<00000000000000000000000000000010>;
v0x5f342c5b8680_0 .net "clk_in", 0 0, v0x5f342c5f2130_0;  alias, 1 drivers
v0x5f342c5b6a10_0 .var "clk_out", 0 0;
v0x5f342c5ef400_0 .var "counter", 27 0;
S_0x5f342c5ef550 .scope module, "div32" "ClockDivider" 3 27, 3 69 0, S_0x5f342c589620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /OUTPUT 1 "clk_out";
P_0x5f342c5ef760 .param/l "DIVISOR" 0 3 70, +C4<00000000000000000000000000100000>;
v0x5f342c5ef830_0 .net "clk_in", 0 0, v0x5f342c5f2130_0;  alias, 1 drivers
v0x5f342c5ef920_0 .var "clk_out", 0 0;
v0x5f342c5ef9e0_0 .var "counter", 27 0;
S_0x5f342c5efb00 .scope module, "div64" "ClockDivider" 3 28, 3 69 0, S_0x5f342c589620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /OUTPUT 1 "clk_out";
P_0x5f342c5efce0 .param/l "DIVISOR" 0 3 70, +C4<00000000000000000000000001000000>;
v0x5f342c5efdf0_0 .net "clk_in", 0 0, v0x5f342c5f2130_0;  alias, 1 drivers
v0x5f342c5efeb0_0 .var "clk_out", 0 0;
v0x5f342c5eff70_0 .var "counter", 27 0;
S_0x5f342c5f00c0 .scope module, "div8" "ClockDivider" 3 26, 3 69 0, S_0x5f342c589620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /OUTPUT 1 "clk_out";
P_0x5f342c5f02f0 .param/l "DIVISOR" 0 3 70, +C4<00000000000000000000000000001000>;
v0x5f342c5f03d0_0 .net "clk_in", 0 0, v0x5f342c5f2130_0;  alias, 1 drivers
v0x5f342c5f0490_0 .var "clk_out", 0 0;
v0x5f342c5f0550_0 .var "counter", 27 0;
S_0x5f342c5f06a0 .scope module, "div8192" "ClockDivider" 3 30, 3 69 0, S_0x5f342c589620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /OUTPUT 1 "clk_out";
P_0x5f342c5f0830 .param/l "DIVISOR" 0 3 70, +C4<00000000000000000010000000000000>;
v0x5f342c5f09d0_0 .net "clk_in", 0 0, v0x5f342c5f2130_0;  alias, 1 drivers
v0x5f342c5f0a90_0 .var "clk_out", 0 0;
v0x5f342c5f0b50_0 .var "counter", 27 0;
    .scope S_0x5f342c5ef160;
T_0 ;
    %pushi/vec4 0, 0, 28;
    %store/vec4 v0x5f342c5ef400_0, 0, 28;
    %end;
    .thread T_0;
    .scope S_0x5f342c5ef160;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f342c5b6a10_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x5f342c5ef160;
T_2 ;
    %wait E_0x5f342c5ad230;
    %load/vec4 v0x5f342c5ef400_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x5f342c5b6a10_0;
    %inv;
    %assign/vec4 v0x5f342c5b6a10_0, 0;
    %pushi/vec4 0, 0, 28;
    %assign/vec4 v0x5f342c5ef400_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5f342c5ef400_0;
    %addi 1, 0, 28;
    %assign/vec4 v0x5f342c5ef400_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5f342c5f00c0;
T_3 ;
    %pushi/vec4 0, 0, 28;
    %store/vec4 v0x5f342c5f0550_0, 0, 28;
    %end;
    .thread T_3;
    .scope S_0x5f342c5f00c0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f342c5f0490_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x5f342c5f00c0;
T_5 ;
    %wait E_0x5f342c5ad230;
    %load/vec4 v0x5f342c5f0550_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x5f342c5f0490_0;
    %inv;
    %assign/vec4 v0x5f342c5f0490_0, 0;
    %pushi/vec4 0, 0, 28;
    %assign/vec4 v0x5f342c5f0550_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5f342c5f0550_0;
    %addi 1, 0, 28;
    %assign/vec4 v0x5f342c5f0550_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5f342c5ef550;
T_6 ;
    %pushi/vec4 0, 0, 28;
    %store/vec4 v0x5f342c5ef9e0_0, 0, 28;
    %end;
    .thread T_6;
    .scope S_0x5f342c5ef550;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f342c5ef920_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x5f342c5ef550;
T_8 ;
    %wait E_0x5f342c5ad230;
    %load/vec4 v0x5f342c5ef9e0_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x5f342c5ef920_0;
    %inv;
    %assign/vec4 v0x5f342c5ef920_0, 0;
    %pushi/vec4 0, 0, 28;
    %assign/vec4 v0x5f342c5ef9e0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5f342c5ef9e0_0;
    %addi 1, 0, 28;
    %assign/vec4 v0x5f342c5ef9e0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5f342c5efb00;
T_9 ;
    %pushi/vec4 0, 0, 28;
    %store/vec4 v0x5f342c5eff70_0, 0, 28;
    %end;
    .thread T_9;
    .scope S_0x5f342c5efb00;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f342c5efeb0_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0x5f342c5efb00;
T_11 ;
    %wait E_0x5f342c5ad230;
    %load/vec4 v0x5f342c5eff70_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x5f342c5efeb0_0;
    %inv;
    %assign/vec4 v0x5f342c5efeb0_0, 0;
    %pushi/vec4 0, 0, 28;
    %assign/vec4 v0x5f342c5eff70_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x5f342c5eff70_0;
    %addi 1, 0, 28;
    %assign/vec4 v0x5f342c5eff70_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5f342c5ccb70;
T_12 ;
    %pushi/vec4 0, 0, 28;
    %store/vec4 v0x5f342c5b9490_0, 0, 28;
    %end;
    .thread T_12;
    .scope S_0x5f342c5ccb70;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f342c5b7870_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_0x5f342c5ccb70;
T_14 ;
    %wait E_0x5f342c5ad230;
    %load/vec4 v0x5f342c5b9490_0;
    %pad/u 32;
    %cmpi/e 1023, 0, 32;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v0x5f342c5b7870_0;
    %inv;
    %assign/vec4 v0x5f342c5b7870_0, 0;
    %pushi/vec4 0, 0, 28;
    %assign/vec4 v0x5f342c5b9490_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x5f342c5b9490_0;
    %addi 1, 0, 28;
    %assign/vec4 v0x5f342c5b9490_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x5f342c5f06a0;
T_15 ;
    %pushi/vec4 0, 0, 28;
    %store/vec4 v0x5f342c5f0b50_0, 0, 28;
    %end;
    .thread T_15;
    .scope S_0x5f342c5f06a0;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f342c5f0a90_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0x5f342c5f06a0;
T_17 ;
    %wait E_0x5f342c5ad230;
    %load/vec4 v0x5f342c5f0b50_0;
    %pad/u 32;
    %cmpi/e 8191, 0, 32;
    %jmp/0xz  T_17.0, 4;
    %load/vec4 v0x5f342c5f0a90_0;
    %inv;
    %assign/vec4 v0x5f342c5f0a90_0, 0;
    %pushi/vec4 0, 0, 28;
    %assign/vec4 v0x5f342c5f0b50_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x5f342c5f0b50_0;
    %addi 1, 0, 28;
    %assign/vec4 v0x5f342c5f0b50_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x5f342c589620;
T_18 ;
    %wait E_0x5f342c5cac00;
    %load/vec4 v0x5f342c5f16d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_18.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_18.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_18.7, 6;
    %load/vec4 v0x5f342c5f1950_0;
    %store/vec4 v0x5f342c5f1950_0, 0, 1;
    %jmp T_18.9;
T_18.0 ;
    %load/vec4 v0x5f342c5f12c0_0;
    %store/vec4 v0x5f342c5f1950_0, 0, 1;
    %jmp T_18.9;
T_18.1 ;
    %load/vec4 v0x5f342c5f1530_0;
    %store/vec4 v0x5f342c5f1950_0, 0, 1;
    %jmp T_18.9;
T_18.2 ;
    %load/vec4 v0x5f342c5f1390_0;
    %store/vec4 v0x5f342c5f1950_0, 0, 1;
    %jmp T_18.9;
T_18.3 ;
    %load/vec4 v0x5f342c5f1460_0;
    %store/vec4 v0x5f342c5f1950_0, 0, 1;
    %jmp T_18.9;
T_18.4 ;
    %load/vec4 v0x5f342c5f1220_0;
    %store/vec4 v0x5f342c5f1950_0, 0, 1;
    %jmp T_18.9;
T_18.5 ;
    %load/vec4 v0x5f342c5f1600_0;
    %store/vec4 v0x5f342c5f1950_0, 0, 1;
    %jmp T_18.9;
T_18.6 ;
    %load/vec4 v0x5f342c5f0fb0_0;
    %store/vec4 v0x5f342c5f1950_0, 0, 1;
    %jmp T_18.9;
T_18.7 ;
    %load/vec4 v0x5f342c5f10c0_0;
    %store/vec4 v0x5f342c5f1950_0, 0, 1;
    %jmp T_18.9;
T_18.9 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x5f342c589620;
T_19 ;
    %wait E_0x5f342c5ca900;
    %load/vec4 v0x5f342c5f1770_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_19.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_19.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_19.7, 6;
    %load/vec4 v0x5f342c5f1a10_0;
    %store/vec4 v0x5f342c5f1a10_0, 0, 1;
    %jmp T_19.9;
T_19.0 ;
    %load/vec4 v0x5f342c5f12c0_0;
    %store/vec4 v0x5f342c5f1a10_0, 0, 1;
    %jmp T_19.9;
T_19.1 ;
    %load/vec4 v0x5f342c5f1530_0;
    %store/vec4 v0x5f342c5f1a10_0, 0, 1;
    %jmp T_19.9;
T_19.2 ;
    %load/vec4 v0x5f342c5f1390_0;
    %store/vec4 v0x5f342c5f1a10_0, 0, 1;
    %jmp T_19.9;
T_19.3 ;
    %load/vec4 v0x5f342c5f1460_0;
    %store/vec4 v0x5f342c5f1a10_0, 0, 1;
    %jmp T_19.9;
T_19.4 ;
    %load/vec4 v0x5f342c5f1220_0;
    %store/vec4 v0x5f342c5f1a10_0, 0, 1;
    %jmp T_19.9;
T_19.5 ;
    %load/vec4 v0x5f342c5f1600_0;
    %store/vec4 v0x5f342c5f1a10_0, 0, 1;
    %jmp T_19.9;
T_19.6 ;
    %load/vec4 v0x5f342c5f0fb0_0;
    %store/vec4 v0x5f342c5f1a10_0, 0, 1;
    %jmp T_19.9;
T_19.7 ;
    %load/vec4 v0x5f342c5f10c0_0;
    %store/vec4 v0x5f342c5f1a10_0, 0, 1;
    %jmp T_19.9;
T_19.9 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x5f342c589490;
T_20 ;
    %delay 5, 0;
    %load/vec4 v0x5f342c5f2130_0;
    %inv;
    %store/vec4 v0x5f342c5f2130_0, 0, 1;
    %jmp T_20;
    .thread T_20;
    .scope S_0x5f342c589490;
T_21 ;
    %delay 10, 0;
    %load/vec4 v0x5f342c5f1fc0_0;
    %inv;
    %store/vec4 v0x5f342c5f1fc0_0, 0, 1;
    %jmp T_21;
    .thread T_21;
    .scope S_0x5f342c589490;
T_22 ;
    %delay 15, 0;
    %load/vec4 v0x5f342c5f2060_0;
    %inv;
    %store/vec4 v0x5f342c5f2060_0, 0, 1;
    %jmp T_22;
    .thread T_22;
    .scope S_0x5f342c589490;
T_23 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f342c5f2130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f342c5f1fc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f342c5f2060_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5f342c5f21d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f342c5f2370_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x5f342c5f22a0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f342c5f2440_0, 0, 1;
    %delay 200, 0;
    %vpi_call 2 44 "$finish" {0 0 0};
    %end;
    .thread T_23;
    .scope S_0x5f342c589490;
T_24 ;
    %vpi_call 2 48 "$dumpfile", "Output/ClockSelect.vcd" {0 0 0};
    %vpi_call 2 49 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5f342c589490 {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "Testbench/ClockSelect_tb.v";
    "RTL/ClockSelect.v";
