// Seed: 1539163960
module module_0 (
    output wor id_0,
    input tri0 id_1,
    output supply1 id_2
);
  assign {(id_1), -1, !id_1, id_1, id_1, ~1} = -1'b0 & -1 & 1'b0 - -1 & -1;
  assign module_1.id_14 = 0;
endmodule
module module_1 (
    input uwire id_0,
    output uwire id_1,
    input wire id_2,
    input uwire id_3,
    output supply1 id_4,
    input tri1 id_5,
    input supply0 id_6,
    output tri0 id_7,
    input tri0 id_8,
    output supply0 id_9,
    input tri1 id_10,
    output tri id_11,
    input supply0 id_12,
    output tri id_13,
    input wor id_14,
    input wire id_15,
    input tri id_16,
    input tri1 id_17,
    input uwire id_18
);
  final $signed(62);
  ;
  module_0 modCall_1 (
      id_4,
      id_10,
      id_1
  );
endmodule
