<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from utd-sv
rc: 1 (means success: 0)
tags: utd-sv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v</a>
defines: 
time_elapsed: 0.948s
ram usage: 39204 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpkxatnzxu/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/utd-sv <a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-23" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:23</a>: No timescale set for &#34;spu_lsurpt1&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-23" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:23</a>: Compile module &#34;work@spu_lsurpt1&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-27" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:27</a>: Implicit port type (wire) for &#34;so&#34;,
there are 12 more instances of this message.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-23" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:23</a>: Top level module &#34;work@spu_lsurpt1&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-149" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:149</a>: Cannot find a module definition for &#34;work@spu_lsurpt1::dffe_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-160" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:160</a>: Cannot find a module definition for &#34;work@spu_lsurpt1::dffe_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-166" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:166</a>: Cannot find a module definition for &#34;work@spu_lsurpt1::dp_mux2es&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-181" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:181</a>: Cannot find a module definition for &#34;work@spu_lsurpt1::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-187" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:187</a>: Cannot find a module definition for &#34;work@spu_lsurpt1::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-196" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:196</a>: Cannot find a module definition for &#34;work@spu_lsurpt1::dffr_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-203" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:203</a>: Cannot find a module definition for &#34;work@spu_lsurpt1::dffr_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-214" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:214</a>: Cannot find a module definition for &#34;work@spu_lsurpt1::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-220" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:220</a>: Cannot find a module definition for &#34;work@spu_lsurpt1::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-226" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:226</a>: Cannot find a module definition for &#34;work@spu_lsurpt1::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-238" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:238</a>: Cannot find a module definition for &#34;work@spu_lsurpt1::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-259" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:259</a>: Cannot find a module definition for &#34;work@spu_lsurpt1::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-265" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:265</a>: Cannot find a module definition for &#34;work@spu_lsurpt1::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-270" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:270</a>: Cannot find a module definition for &#34;work@spu_lsurpt1::dff_s&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 15.

[NTE:EL0511] Nb leaf instances: 14.

[WRN:EL0512] Nb undefined modules: 4.

[WRN:EL0513] Nb undefined instances: 14.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 17
[   NOTE] : 6
+ cat /tmpfs/tmp/tmpkxatnzxu/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_spu_lsurpt1
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpkxatnzxu/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpkxatnzxu/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@spu_lsurpt1)
 |vpiName:work@spu_lsurpt1
 |uhdmallPackages:
 \_package: builtin, parent:work@spu_lsurpt1
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@spu_lsurpt1, file:<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v</a>, line:23, parent:work@spu_lsurpt1
   |vpiDefName:work@spu_lsurpt1
   |vpiFullName:work@spu_lsurpt1
   |vpiPort:
   \_port: (so), line:27
     |vpiName:so
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (so), line:27
         |vpiName:so
         |vpiFullName:work@spu_lsurpt1.so
   |vpiPort:
   \_port: (spu_lsu_ldxa_data_w2), line:29
     |vpiName:spu_lsu_ldxa_data_w2
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_lsu_ldxa_data_w2), line:29
         |vpiName:spu_lsu_ldxa_data_w2
         |vpiFullName:work@spu_lsurpt1.spu_lsu_ldxa_data_w2
   |vpiPort:
   \_port: (spu_lsu_ldxa_data_vld_w2), line:30
     |vpiName:spu_lsu_ldxa_data_vld_w2
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_lsu_ldxa_data_vld_w2), line:30
         |vpiName:spu_lsu_ldxa_data_vld_w2
         |vpiFullName:work@spu_lsurpt1.spu_lsu_ldxa_data_vld_w2
   |vpiPort:
   \_port: (spu_lsu_ldxa_tid_w2), line:31
     |vpiName:spu_lsu_ldxa_tid_w2
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_lsu_ldxa_tid_w2), line:31
         |vpiName:spu_lsu_ldxa_tid_w2
         |vpiFullName:work@spu_lsurpt1.spu_lsu_ldxa_tid_w2
   |vpiPort:
   \_port: (spu_lsu_ldst_pckt), line:33
     |vpiName:spu_lsu_ldst_pckt
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_lsu_ldst_pckt), line:33
         |vpiName:spu_lsu_ldst_pckt
         |vpiFullName:work@spu_lsurpt1.spu_lsu_ldst_pckt
   |vpiPort:
   \_port: (spu_lsurpt1_rs3_data_g2), line:36
     |vpiName:spu_lsurpt1_rs3_data_g2
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_lsurpt1_rs3_data_g2), line:36
         |vpiName:spu_lsurpt1_rs3_data_g2
         |vpiFullName:work@spu_lsurpt1.spu_lsurpt1_rs3_data_g2
   |vpiPort:
   \_port: (spu_lsu_ldxa_illgl_va_w2), line:39
     |vpiName:spu_lsu_ldxa_illgl_va_w2
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_lsu_ldxa_illgl_va_w2), line:39
         |vpiName:spu_lsu_ldxa_illgl_va_w2
         |vpiFullName:work@spu_lsurpt1.spu_lsu_ldxa_illgl_va_w2
   |vpiPort:
   \_port: (spu_lsurpt1_stb_empty), line:41
     |vpiName:spu_lsurpt1_stb_empty
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_lsurpt1_stb_empty), line:41
         |vpiName:spu_lsurpt1_stb_empty
         |vpiFullName:work@spu_lsurpt1.spu_lsurpt1_stb_empty
   |vpiPort:
   \_port: (spu_lsurpt_cpx_data_out), line:43
     |vpiName:spu_lsurpt_cpx_data_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_lsurpt_cpx_data_out), line:43
         |vpiName:spu_lsurpt_cpx_data_out
         |vpiFullName:work@spu_lsurpt1.spu_lsurpt_cpx_data_out
   |vpiPort:
   \_port: (spu_ifu_ttype_tid_w2), line:45
     |vpiName:spu_ifu_ttype_tid_w2
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_ifu_ttype_tid_w2), line:45
         |vpiName:spu_ifu_ttype_tid_w2
         |vpiFullName:work@spu_lsurpt1.spu_ifu_ttype_tid_w2
   |vpiPort:
   \_port: (spu_lsu_unc_error_w2), line:47
     |vpiName:spu_lsu_unc_error_w2
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_lsu_unc_error_w2), line:47
         |vpiName:spu_lsu_unc_error_w2
         |vpiFullName:work@spu_lsurpt1.spu_lsu_unc_error_w2
   |vpiPort:
   \_port: (spu_ifu_err_addr_w2), line:49
     |vpiName:spu_ifu_err_addr_w2
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_ifu_err_addr_w2), line:49
         |vpiName:spu_ifu_err_addr_w2
         |vpiFullName:work@spu_lsurpt1.spu_ifu_err_addr_w2
   |vpiPort:
   \_port: (spu_lsu_stxa_ack_tid), line:51
     |vpiName:spu_lsu_stxa_ack_tid
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_lsu_stxa_ack_tid), line:51
         |vpiName:spu_lsu_stxa_ack_tid
         |vpiFullName:work@spu_lsurpt1.spu_lsu_stxa_ack_tid
   |vpiPort:
   \_port: (spu_ctl_ldxa_illgl_va_w), line:55
     |vpiName:spu_ctl_ldxa_illgl_va_w
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_ctl_ldxa_illgl_va_w), line:55
         |vpiName:spu_ctl_ldxa_illgl_va_w
         |vpiFullName:work@spu_lsurpt1.spu_ctl_ldxa_illgl_va_w
   |vpiPort:
   \_port: (spu_madp_ldxa_data), line:57
     |vpiName:spu_madp_ldxa_data
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_madp_ldxa_data), line:57
         |vpiName:spu_madp_ldxa_data
         |vpiFullName:work@spu_lsurpt1.spu_madp_ldxa_data
   |vpiPort:
   \_port: (spu_ldstreq_pcx), line:59
     |vpiName:spu_ldstreq_pcx
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_ldstreq_pcx), line:59
         |vpiName:spu_ldstreq_pcx
         |vpiFullName:work@spu_lsurpt1.spu_ldstreq_pcx
   |vpiPort:
   \_port: (spu_ctl_ldxa_data_vld_w2), line:61
     |vpiName:spu_ctl_ldxa_data_vld_w2
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_ctl_ldxa_data_vld_w2), line:61
         |vpiName:spu_ctl_ldxa_data_vld_w2
         |vpiFullName:work@spu_lsurpt1.spu_ctl_ldxa_data_vld_w2
   |vpiPort:
   \_port: (spu_ctl_ldxa_tid_w2), line:62
     |vpiName:spu_ctl_ldxa_tid_w2
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_ctl_ldxa_tid_w2), line:62
         |vpiName:spu_ctl_ldxa_tid_w2
         |vpiFullName:work@spu_lsurpt1.spu_ctl_ldxa_tid_w2
   |vpiPort:
   \_port: (exu_lsu_rs3_data_e), line:65
     |vpiName:exu_lsu_rs3_data_e
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (exu_lsu_rs3_data_e), line:65
         |vpiName:exu_lsu_rs3_data_e
         |vpiFullName:work@spu_lsurpt1.exu_lsu_rs3_data_e
   |vpiPort:
   \_port: (lsu_spu_stb_empty), line:67
     |vpiName:lsu_spu_stb_empty
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (lsu_spu_stb_empty), line:67
         |vpiName:lsu_spu_stb_empty
         |vpiFullName:work@spu_lsurpt1.lsu_spu_stb_empty
   |vpiPort:
   \_port: (spu_lsurpt_cpx_data_in), line:69
     |vpiName:spu_lsurpt_cpx_data_in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_lsurpt_cpx_data_in), line:69
         |vpiName:spu_lsurpt_cpx_data_in
         |vpiFullName:work@spu_lsurpt1.spu_lsurpt_cpx_data_in
   |vpiPort:
   \_port: (spu_wen_pcx_wen), line:71
     |vpiName:spu_wen_pcx_wen
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_wen_pcx_wen), line:71
         |vpiName:spu_wen_pcx_wen
         |vpiFullName:work@spu_lsurpt1.spu_wen_pcx_wen
   |vpiPort:
   \_port: (spu_wen_pcx_7170_sel), line:72
     |vpiName:spu_wen_pcx_7170_sel
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_wen_pcx_7170_sel), line:72
         |vpiName:spu_wen_pcx_7170_sel
         |vpiFullName:work@spu_lsurpt1.spu_wen_pcx_7170_sel
   |vpiPort:
   \_port: (spu_ifu_ttype_tid_w), line:74
     |vpiName:spu_ifu_ttype_tid_w
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_ifu_ttype_tid_w), line:74
         |vpiName:spu_ifu_ttype_tid_w
         |vpiFullName:work@spu_lsurpt1.spu_ifu_ttype_tid_w
   |vpiPort:
   \_port: (spu_lsu_unc_error_w), line:76
     |vpiName:spu_lsu_unc_error_w
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_lsu_unc_error_w), line:76
         |vpiName:spu_lsu_unc_error_w
         |vpiFullName:work@spu_lsurpt1.spu_lsu_unc_error_w
   |vpiPort:
   \_port: (spu_lsu_stxa_ack_tid_ctl), line:78
     |vpiName:spu_lsu_stxa_ack_tid_ctl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_lsu_stxa_ack_tid_ctl), line:78
         |vpiName:spu_lsu_stxa_ack_tid_ctl
         |vpiFullName:work@spu_lsurpt1.spu_lsu_stxa_ack_tid_ctl
   |vpiPort:
   \_port: (si), line:82
     |vpiName:si
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (si), line:82
         |vpiName:si
         |vpiFullName:work@spu_lsurpt1.si
   |vpiPort:
   \_port: (se), line:82
     |vpiName:se
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (se), line:82
         |vpiName:se
         |vpiFullName:work@spu_lsurpt1.se
   |vpiPort:
   \_port: (reset_l), line:85
     |vpiName:reset_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (reset_l), line:85
         |vpiName:reset_l
         |vpiFullName:work@spu_lsurpt1.reset_l
   |vpiPort:
   \_port: (rclk), line:86
     |vpiName:rclk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rclk), line:86
         |vpiName:rclk
         |vpiFullName:work@spu_lsurpt1.rclk
   |vpiContAssign:
   \_cont_assign: , line:173
     |vpiRhs:
     \_part_select: , line:173, parent:spu_ldstreq_pcx
       |vpiConstantSelect:1
       |vpiParent:
       \_ref_obj: (spu_ldstreq_pcx)
       |vpiLeftRange:
       \_constant: , line:173
         |vpiConstType:7
         |vpiDecompile:103
         |vpiSize:32
         |INT:103
       |vpiRightRange:
       \_constant: , line:173
         |vpiConstType:7
         |vpiDecompile:72
         |vpiSize:32
         |INT:72
     |vpiLhs:
     \_part_select: , line:173, parent:spu_ifu_err_addr_w2
       |vpiConstantSelect:1
       |vpiParent:
       \_ref_obj: (spu_ifu_err_addr_w2)
       |vpiLeftRange:
       \_constant: , line:173
         |vpiConstType:7
         |vpiDecompile:39
         |vpiSize:32
         |INT:39
       |vpiRightRange:
       \_constant: , line:173
         |vpiConstType:7
         |vpiDecompile:8
         |vpiSize:32
         |INT:8
   |vpiContAssign:
   \_cont_assign: , line:174
     |vpiRhs:
     \_part_select: , line:174, parent:spu_ldstreq_pcx
       |vpiConstantSelect:1
       |vpiParent:
       \_ref_obj: (spu_ldstreq_pcx)
       |vpiLeftRange:
       \_constant: , line:174
         |vpiConstType:7
         |vpiDecompile:71
         |vpiSize:32
         |INT:71
       |vpiRightRange:
       \_constant: , line:174
         |vpiConstType:7
         |vpiDecompile:70
         |vpiSize:32
         |INT:70
     |vpiLhs:
     \_part_select: , line:174, parent:spu_ifu_err_addr_w2
       |vpiConstantSelect:1
       |vpiParent:
       \_ref_obj: (spu_ifu_err_addr_w2)
       |vpiLeftRange:
       \_constant: , line:174
         |vpiConstType:7
         |vpiDecompile:7
         |vpiSize:32
         |INT:7
       |vpiRightRange:
       \_constant: , line:174
         |vpiConstType:7
         |vpiDecompile:6
         |vpiSize:32
         |INT:6
   |vpiContAssign:
   \_cont_assign: , line:176
     |vpiRhs:
     \_part_select: , line:176, parent:spu_ldstreq_pcx
       |vpiConstantSelect:1
       |vpiParent:
       \_ref_obj: (spu_ldstreq_pcx)
       |vpiLeftRange:
       \_constant: , line:176
         |vpiConstType:7
         |vpiDecompile:69
         |vpiSize:32
         |INT:69
       |vpiRightRange:
       \_constant: , line:176
         |vpiConstType:7
         |vpiDecompile:68
         |vpiSize:32
         |INT:68
     |vpiLhs:
     \_part_select: , line:176, parent:spu_ifu_err_addr_w2
       |vpiConstantSelect:1
       |vpiParent:
       \_ref_obj: (spu_ifu_err_addr_w2)
       |vpiLeftRange:
       \_constant: , line:176
         |vpiConstType:7
         |vpiDecompile:5
         |vpiSize:32
         |INT:5
       |vpiRightRange:
       \_constant: , line:176
         |vpiConstType:7
         |vpiDecompile:4
         |vpiSize:32
         |INT:4
   |vpiContAssign:
   \_cont_assign: , line:194
     |vpiRhs:
     \_operation: , line:194
       |vpiOpType:4
       |vpiOperand:
       \_ref_obj: (reset_l), line:194
         |vpiName:reset_l
         |vpiFullName:work@spu_lsurpt1.reset_l
     |vpiLhs:
     \_ref_obj: (reset), line:194
       |vpiName:reset
       |vpiFullName:work@spu_lsurpt1.reset
   |vpiContAssign:
   \_cont_assign: , line:249
     |vpiRhs:
     \_part_select: , line:249, parent:spu_lsurpt_cpx_data_in
       |vpiConstantSelect:1
       |vpiParent:
       \_ref_obj: (spu_lsurpt_cpx_data_in)
       |vpiLeftRange:
       \_constant: , line:249
         |vpiConstType:7
         |vpiDecompile:134
         |vpiSize:32
         |INT:134
       |vpiRightRange:
       \_constant: , line:249
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
     |vpiLhs:
     \_part_select: , line:249, parent:spu_lsurpt_cpx_data_out
       |vpiConstantSelect:1
       |vpiParent:
       \_ref_obj: (spu_lsurpt_cpx_data_out)
       |vpiLeftRange:
       \_constant: , line:249
         |vpiConstType:7
         |vpiDecompile:134
         |vpiSize:32
         |INT:134
       |vpiRightRange:
       \_constant: , line:249
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (spu_ldstreq_pcx_q), line:159
     |vpiName:spu_ldstreq_pcx_q
     |vpiFullName:work@spu_lsurpt1.spu_ldstreq_pcx_q
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (reset), line:194
     |vpiName:reset
     |vpiFullName:work@spu_lsurpt1.reset
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (spu_lsurpt1_rs3_data_m), line:212
     |vpiName:spu_lsurpt1_rs3_data_m
     |vpiFullName:work@spu_lsurpt1.spu_lsurpt1_rs3_data_m
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (spu_lsurpt1_rs3_data_g), line:212
     |vpiName:spu_lsurpt1_rs3_data_g
     |vpiFullName:work@spu_lsurpt1.spu_lsurpt1_rs3_data_g
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (so), line:27
   |vpiNet:
   \_logic_net: (spu_lsu_ldxa_data_w2), line:29
   |vpiNet:
   \_logic_net: (spu_lsu_ldxa_data_vld_w2), line:30
   |vpiNet:
   \_logic_net: (spu_lsu_ldxa_tid_w2), line:31
   |vpiNet:
   \_logic_net: (spu_lsu_ldst_pckt), line:33
   |vpiNet:
   \_logic_net: (spu_lsurpt1_rs3_data_g2), line:36
   |vpiNet:
   \_logic_net: (spu_lsu_ldxa_illgl_va_w2), line:39
   |vpiNet:
   \_logic_net: (spu_lsurpt1_stb_empty), line:41
   |vpiNet:
   \_logic_net: (spu_lsurpt_cpx_data_out), line:43
   |vpiNet:
   \_logic_net: (spu_ifu_ttype_tid_w2), line:45
   |vpiNet:
   \_logic_net: (spu_lsu_unc_error_w2), line:47
   |vpiNet:
   \_logic_net: (spu_ifu_err_addr_w2), line:49
   |vpiNet:
   \_logic_net: (spu_lsu_stxa_ack_tid), line:51
   |vpiNet:
   \_logic_net: (spu_ctl_ldxa_illgl_va_w), line:55
   |vpiNet:
   \_logic_net: (spu_madp_ldxa_data), line:57
   |vpiNet:
   \_logic_net: (spu_ldstreq_pcx), line:59
   |vpiNet:
   \_logic_net: (spu_ctl_ldxa_data_vld_w2), line:61
   |vpiNet:
   \_logic_net: (spu_ctl_ldxa_tid_w2), line:62
   |vpiNet:
   \_logic_net: (exu_lsu_rs3_data_e), line:65
   |vpiNet:
   \_logic_net: (lsu_spu_stb_empty), line:67
   |vpiNet:
   \_logic_net: (spu_lsurpt_cpx_data_in), line:69
   |vpiNet:
   \_logic_net: (spu_wen_pcx_wen), line:71
   |vpiNet:
   \_logic_net: (spu_wen_pcx_7170_sel), line:72
   |vpiNet:
   \_logic_net: (spu_ifu_ttype_tid_w), line:74
   |vpiNet:
   \_logic_net: (spu_lsu_unc_error_w), line:76
   |vpiNet:
   \_logic_net: (spu_lsu_stxa_ack_tid_ctl), line:78
   |vpiNet:
   \_logic_net: (si), line:82
   |vpiNet:
   \_logic_net: (se), line:82
   |vpiNet:
   \_logic_net: (reset_l), line:85
   |vpiNet:
   \_logic_net: (rclk), line:86
 |uhdmtopModules:
 \_module: work@spu_lsurpt1 (work@spu_lsurpt1), file:<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v</a>, line:23
   |vpiDefName:work@spu_lsurpt1
   |vpiName:work@spu_lsurpt1
   |vpiPort:
   \_port: (so), line:27, parent:work@spu_lsurpt1
     |vpiName:so
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (so), line:27, parent:work@spu_lsurpt1
         |vpiName:so
         |vpiFullName:work@spu_lsurpt1.so
   |vpiPort:
   \_port: (spu_lsu_ldxa_data_w2), line:29, parent:work@spu_lsurpt1
     |vpiName:spu_lsu_ldxa_data_w2
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_lsu_ldxa_data_w2), line:29, parent:work@spu_lsurpt1
         |vpiName:spu_lsu_ldxa_data_w2
         |vpiFullName:work@spu_lsurpt1.spu_lsu_ldxa_data_w2
         |vpiRange:
         \_range: , line:122
           |vpiLeftRange:
           \_constant: , line:122
             |vpiConstType:7
             |vpiDecompile:63
             |vpiSize:32
             |INT:63
           |vpiRightRange:
           \_constant: , line:122
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (spu_lsu_ldxa_data_vld_w2), line:30, parent:work@spu_lsurpt1
     |vpiName:spu_lsu_ldxa_data_vld_w2
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_lsu_ldxa_data_vld_w2), line:30, parent:work@spu_lsurpt1
         |vpiName:spu_lsu_ldxa_data_vld_w2
         |vpiFullName:work@spu_lsurpt1.spu_lsu_ldxa_data_vld_w2
   |vpiPort:
   \_port: (spu_lsu_ldxa_tid_w2), line:31, parent:work@spu_lsurpt1
     |vpiName:spu_lsu_ldxa_tid_w2
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_lsu_ldxa_tid_w2), line:31, parent:work@spu_lsurpt1
         |vpiName:spu_lsu_ldxa_tid_w2
         |vpiFullName:work@spu_lsurpt1.spu_lsu_ldxa_tid_w2
         |vpiRange:
         \_range: , line:124
           |vpiLeftRange:
           \_constant: , line:124
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
           |vpiRightRange:
           \_constant: , line:124
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (spu_lsu_ldst_pckt), line:33, parent:work@spu_lsurpt1
     |vpiName:spu_lsu_ldst_pckt
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_lsu_ldst_pckt), line:33, parent:work@spu_lsurpt1
         |vpiName:spu_lsu_ldst_pckt
         |vpiFullName:work@spu_lsurpt1.spu_lsu_ldst_pckt
         |vpiRange:
         \_range: , line:120
           |vpiLeftRange:
           \_constant: , line:120
             |vpiConstType:7
             |vpiDecompile:122
             |vpiSize:32
             |INT:122
           |vpiRightRange:
           \_constant: , line:120
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (spu_lsurpt1_rs3_data_g2), line:36, parent:work@spu_lsurpt1
     |vpiName:spu_lsurpt1_rs3_data_g2
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_lsurpt1_rs3_data_g2), line:36, parent:work@spu_lsurpt1
         |vpiName:spu_lsurpt1_rs3_data_g2
         |vpiFullName:work@spu_lsurpt1.spu_lsurpt1_rs3_data_g2
         |vpiRange:
         \_range: , line:127
           |vpiLeftRange:
           \_constant: , line:127
             |vpiConstType:7
             |vpiDecompile:63
             |vpiSize:32
             |INT:63
           |vpiRightRange:
           \_constant: , line:127
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (spu_lsu_ldxa_illgl_va_w2), line:39, parent:work@spu_lsurpt1
     |vpiName:spu_lsu_ldxa_illgl_va_w2
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_lsu_ldxa_illgl_va_w2), line:39, parent:work@spu_lsurpt1
         |vpiName:spu_lsu_ldxa_illgl_va_w2
         |vpiFullName:work@spu_lsurpt1.spu_lsu_ldxa_illgl_va_w2
   |vpiPort:
   \_port: (spu_lsurpt1_stb_empty), line:41, parent:work@spu_lsurpt1
     |vpiName:spu_lsurpt1_stb_empty
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_lsurpt1_stb_empty), line:41, parent:work@spu_lsurpt1
         |vpiName:spu_lsurpt1_stb_empty
         |vpiFullName:work@spu_lsurpt1.spu_lsurpt1_stb_empty
         |vpiRange:
         \_range: , line:132
           |vpiLeftRange:
           \_constant: , line:132
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
           |vpiRightRange:
           \_constant: , line:132
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (spu_lsurpt_cpx_data_out), line:43, parent:work@spu_lsurpt1
     |vpiName:spu_lsurpt_cpx_data_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_lsurpt_cpx_data_out), line:43, parent:work@spu_lsurpt1
         |vpiName:spu_lsurpt_cpx_data_out
         |vpiFullName:work@spu_lsurpt1.spu_lsurpt_cpx_data_out
         |vpiRange:
         \_range: , line:134
           |vpiLeftRange:
           \_constant: , line:134
             |vpiConstType:7
             |vpiDecompile:134
             |vpiSize:32
             |INT:134
           |vpiRightRange:
           \_constant: , line:134
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (spu_ifu_ttype_tid_w2), line:45, parent:work@spu_lsurpt1
     |vpiName:spu_ifu_ttype_tid_w2
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_ifu_ttype_tid_w2), line:45, parent:work@spu_lsurpt1
         |vpiName:spu_ifu_ttype_tid_w2
         |vpiFullName:work@spu_lsurpt1.spu_ifu_ttype_tid_w2
         |vpiRange:
         \_range: , line:136
           |vpiLeftRange:
           \_constant: , line:136
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
           |vpiRightRange:
           \_constant: , line:136
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (spu_lsu_unc_error_w2), line:47, parent:work@spu_lsurpt1
     |vpiName:spu_lsu_unc_error_w2
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_lsu_unc_error_w2), line:47, parent:work@spu_lsurpt1
         |vpiName:spu_lsu_unc_error_w2
         |vpiFullName:work@spu_lsurpt1.spu_lsu_unc_error_w2
   |vpiPort:
   \_port: (spu_ifu_err_addr_w2), line:49, parent:work@spu_lsurpt1
     |vpiName:spu_ifu_err_addr_w2
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_ifu_err_addr_w2), line:49, parent:work@spu_lsurpt1
         |vpiName:spu_ifu_err_addr_w2
         |vpiFullName:work@spu_lsurpt1.spu_ifu_err_addr_w2
         |vpiRange:
         \_range: , line:140
           |vpiLeftRange:
           \_constant: , line:140
             |vpiConstType:7
             |vpiDecompile:39
             |vpiSize:32
             |INT:39
           |vpiRightRange:
           \_constant: , line:140
             |vpiConstType:7
             |vpiDecompile:4
             |vpiSize:32
             |INT:4
   |vpiPort:
   \_port: (spu_lsu_stxa_ack_tid), line:51, parent:work@spu_lsurpt1
     |vpiName:spu_lsu_stxa_ack_tid
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_lsu_stxa_ack_tid), line:51, parent:work@spu_lsurpt1
         |vpiName:spu_lsu_stxa_ack_tid
         |vpiFullName:work@spu_lsurpt1.spu_lsu_stxa_ack_tid
         |vpiRange:
         \_range: , line:142
           |vpiLeftRange:
           \_constant: , line:142
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
           |vpiRightRange:
           \_constant: , line:142
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (spu_ctl_ldxa_illgl_va_w), line:55, parent:work@spu_lsurpt1
     |vpiName:spu_ctl_ldxa_illgl_va_w
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_ctl_ldxa_illgl_va_w), line:55, parent:work@spu_lsurpt1
         |vpiName:spu_ctl_ldxa_illgl_va_w
         |vpiFullName:work@spu_lsurpt1.spu_ctl_ldxa_illgl_va_w
   |vpiPort:
   \_port: (spu_madp_ldxa_data), line:57, parent:work@spu_lsurpt1
     |vpiName:spu_madp_ldxa_data
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_madp_ldxa_data), line:57, parent:work@spu_lsurpt1
         |vpiName:spu_madp_ldxa_data
         |vpiFullName:work@spu_lsurpt1.spu_madp_ldxa_data
         |vpiRange:
         \_range: , line:95
           |vpiLeftRange:
           \_constant: , line:95
             |vpiConstType:7
             |vpiDecompile:63
             |vpiSize:32
             |INT:63
           |vpiRightRange:
           \_constant: , line:95
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (spu_ldstreq_pcx), line:59, parent:work@spu_lsurpt1
     |vpiName:spu_ldstreq_pcx
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_ldstreq_pcx), line:59, parent:work@spu_lsurpt1
         |vpiName:spu_ldstreq_pcx
         |vpiFullName:work@spu_lsurpt1.spu_ldstreq_pcx
         |vpiRange:
         \_range: , line:97
           |vpiLeftRange:
           \_constant: , line:97
             |vpiConstType:7
             |vpiDecompile:122
             |vpiSize:32
             |INT:122
           |vpiRightRange:
           \_constant: , line:97
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (spu_ctl_ldxa_data_vld_w2), line:61, parent:work@spu_lsurpt1
     |vpiName:spu_ctl_ldxa_data_vld_w2
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_ctl_ldxa_data_vld_w2), line:61, parent:work@spu_lsurpt1
         |vpiName:spu_ctl_ldxa_data_vld_w2
         |vpiFullName:work@spu_lsurpt1.spu_ctl_ldxa_data_vld_w2
   |vpiPort:
   \_port: (spu_ctl_ldxa_tid_w2), line:62, parent:work@spu_lsurpt1
     |vpiName:spu_ctl_ldxa_tid_w2
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_ctl_ldxa_tid_w2), line:62, parent:work@spu_lsurpt1
         |vpiName:spu_ctl_ldxa_tid_w2
         |vpiFullName:work@spu_lsurpt1.spu_ctl_ldxa_tid_w2
         |vpiRange:
         \_range: , line:100
           |vpiLeftRange:
           \_constant: , line:100
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
           |vpiRightRange:
           \_constant: , line:100
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (exu_lsu_rs3_data_e), line:65, parent:work@spu_lsurpt1
     |vpiName:exu_lsu_rs3_data_e
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (exu_lsu_rs3_data_e), line:65, parent:work@spu_lsurpt1
         |vpiName:exu_lsu_rs3_data_e
         |vpiFullName:work@spu_lsurpt1.exu_lsu_rs3_data_e
         |vpiRange:
         \_range: , line:103
           |vpiLeftRange:
           \_constant: , line:103
             |vpiConstType:7
             |vpiDecompile:63
             |vpiSize:32
             |INT:63
           |vpiRightRange:
           \_constant: , line:103
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (lsu_spu_stb_empty), line:67, parent:work@spu_lsurpt1
     |vpiName:lsu_spu_stb_empty
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (lsu_spu_stb_empty), line:67, parent:work@spu_lsurpt1
         |vpiName:lsu_spu_stb_empty
         |vpiFullName:work@spu_lsurpt1.lsu_spu_stb_empty
         |vpiRange:
         \_range: , line:107
           |vpiLeftRange:
           \_constant: , line:107
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
           |vpiRightRange:
           \_constant: , line:107
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (spu_lsurpt_cpx_data_in), line:69, parent:work@spu_lsurpt1
     |vpiName:spu_lsurpt_cpx_data_in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_lsurpt_cpx_data_in), line:69, parent:work@spu_lsurpt1
         |vpiName:spu_lsurpt_cpx_data_in
         |vpiFullName:work@spu_lsurpt1.spu_lsurpt_cpx_data_in
         |vpiRange:
         \_range: , line:109
           |vpiLeftRange:
           \_constant: , line:109
             |vpiConstType:7
             |vpiDecompile:134
             |vpiSize:32
             |INT:134
           |vpiRightRange:
           \_constant: , line:109
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (spu_wen_pcx_wen), line:71, parent:work@spu_lsurpt1
     |vpiName:spu_wen_pcx_wen
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_wen_pcx_wen), line:71, parent:work@spu_lsurpt1
         |vpiName:spu_wen_pcx_wen
         |vpiFullName:work@spu_lsurpt1.spu_wen_pcx_wen
   |vpiPort:
   \_port: (spu_wen_pcx_7170_sel), line:72, parent:work@spu_lsurpt1
     |vpiName:spu_wen_pcx_7170_sel
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_wen_pcx_7170_sel), line:72, parent:work@spu_lsurpt1
         |vpiName:spu_wen_pcx_7170_sel
         |vpiFullName:work@spu_lsurpt1.spu_wen_pcx_7170_sel
   |vpiPort:
   \_port: (spu_ifu_ttype_tid_w), line:74, parent:work@spu_lsurpt1
     |vpiName:spu_ifu_ttype_tid_w
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_ifu_ttype_tid_w), line:74, parent:work@spu_lsurpt1
         |vpiName:spu_ifu_ttype_tid_w
         |vpiFullName:work@spu_lsurpt1.spu_ifu_ttype_tid_w
         |vpiRange:
         \_range: , line:114
           |vpiLeftRange:
           \_constant: , line:114
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
           |vpiRightRange:
           \_constant: , line:114
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (spu_lsu_unc_error_w), line:76, parent:work@spu_lsurpt1
     |vpiName:spu_lsu_unc_error_w
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_lsu_unc_error_w), line:76, parent:work@spu_lsurpt1
         |vpiName:spu_lsu_unc_error_w
         |vpiFullName:work@spu_lsurpt1.spu_lsu_unc_error_w
   |vpiPort:
   \_port: (spu_lsu_stxa_ack_tid_ctl), line:78, parent:work@spu_lsurpt1
     |vpiName:spu_lsu_stxa_ack_tid_ctl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_lsu_stxa_ack_tid_ctl), line:78, parent:work@spu_lsurpt1
         |vpiName:spu_lsu_stxa_ack_tid_ctl
         |vpiFullName:work@spu_lsurpt1.spu_lsu_stxa_ack_tid_ctl
         |vpiRange:
         \_range: , line:118
           |vpiLeftRange:
           \_constant: , line:118
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
           |vpiRightRange:
           \_constant: , line:118
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (si), line:82, parent:work@spu_lsurpt1
     |vpiName:si
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (si), line:82, parent:work@spu_lsurpt1
         |vpiName:si
         |vpiFullName:work@spu_lsurpt1.si
   |vpiPort:
   \_port: (se), line:82, parent:work@spu_lsurpt1
     |vpiName:se
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (se), line:82, parent:work@spu_lsurpt1
         |vpiName:se
         |vpiFullName:work@spu_lsurpt1.se
   |vpiPort:
   \_port: (reset_l), line:85, parent:work@spu_lsurpt1
     |vpiName:reset_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (reset_l), line:85, parent:work@spu_lsurpt1
         |vpiName:reset_l
         |vpiFullName:work@spu_lsurpt1.reset_l
   |vpiPort:
   \_port: (rclk), line:86, parent:work@spu_lsurpt1
     |vpiName:rclk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rclk), line:86, parent:work@spu_lsurpt1
         |vpiName:rclk
         |vpiFullName:work@spu_lsurpt1.rclk
   |vpiModule:
   \_module: work@spu_lsurpt1::dffe_s (pcx_ff), file:<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v</a>, line:149, parent:work@spu_lsurpt1
     |vpiDefName:work@spu_lsurpt1::dffe_s
     |vpiName:pcx_ff
     |vpiFullName:work@spu_lsurpt1.pcx_ff
     |vpiPort:
     \_port: (din), parent:pcx_ff
       |vpiName:din
       |vpiHighConn:
       \_operation: , line:150
         |vpiOpType:33
         |vpiOperand:
         \_part_select: , line:150, parent:spu_ldstreq_pcx
           |vpiConstantSelect:1
           |vpiParent:
           \_ref_obj: (spu_ldstreq_pcx)
           |vpiLeftRange:
           \_constant: , line:150
             |vpiConstType:7
             |vpiDecompile:122
             |vpiSize:32
             |INT:122
           |vpiRightRange:
           \_constant: , line:150
             |vpiConstType:7
             |vpiDecompile:72
             |vpiSize:32
             |INT:72
         |vpiOperand:
         \_part_select: , line:150, parent:spu_ldstreq_pcx
           |vpiConstantSelect:1
           |vpiParent:
           \_ref_obj: (spu_ldstreq_pcx)
           |vpiLeftRange:
           \_constant: , line:150
             |vpiConstType:7
             |vpiDecompile:69
             |vpiSize:32
             |INT:69
           |vpiRightRange:
           \_constant: , line:150
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
     |vpiPort:
     \_port: (q), parent:pcx_ff
       |vpiName:q
       |vpiHighConn:
       \_operation: , line:151
         |vpiOpType:33
         |vpiOperand:
         \_part_select: , line:151, parent:spu_lsu_ldst_pckt
           |vpiConstantSelect:1
           |vpiParent:
           \_ref_obj: (spu_lsu_ldst_pckt)
           |vpiLeftRange:
           \_constant: , line:151
             |vpiConstType:7
             |vpiDecompile:122
             |vpiSize:32
             |INT:122
           |vpiRightRange:
           \_constant: , line:151
             |vpiConstType:7
             |vpiDecompile:72
             |vpiSize:32
             |INT:72
         |vpiOperand:
         \_part_select: , line:151, parent:spu_lsu_ldst_pckt
           |vpiConstantSelect:1
           |vpiParent:
           \_ref_obj: (spu_lsu_ldst_pckt)
           |vpiLeftRange:
           \_constant: , line:151
             |vpiConstType:7
             |vpiDecompile:69
             |vpiSize:32
             |INT:69
           |vpiRightRange:
           \_constant: , line:151
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
     |vpiPort:
     \_port: (en), parent:pcx_ff
       |vpiName:en
       |vpiHighConn:
       \_ref_obj: (spu_wen_pcx_wen), line:152
         |vpiName:spu_wen_pcx_wen
         |vpiActual:
         \_logic_net: (spu_wen_pcx_wen), line:71, parent:work@spu_lsurpt1
     |vpiPort:
     \_port: (clk), parent:pcx_ff
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:152
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:86, parent:work@spu_lsurpt1
     |vpiPort:
     \_port: (se), parent:pcx_ff
       |vpiName:se
       |vpiHighConn:
       \_constant: , line:152
         |vpiConstType:3
         |vpiDecompile:&#39;b0
         |vpiSize:1
         |BIN:0
     |vpiPort:
     \_port: (si), parent:pcx_ff
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:152
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:82, parent:work@spu_lsurpt1
     |vpiPort:
     \_port: (so), parent:pcx_ff
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:152
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:27, parent:work@spu_lsurpt1
     |vpiInstance:
     \_module: work@spu_lsurpt1 (work@spu_lsurpt1), file:<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v</a>, line:23
   |vpiModule:
   \_module: work@spu_lsurpt1::dffe_s (pcx_7170_ff), file:<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v</a>, line:160, parent:work@spu_lsurpt1
     |vpiDefName:work@spu_lsurpt1::dffe_s
     |vpiName:pcx_7170_ff
     |vpiFullName:work@spu_lsurpt1.pcx_7170_ff
     |vpiPort:
     \_port: (din), parent:pcx_7170_ff
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (spu_ldstreq_pcx), line:161
         |vpiName:spu_ldstreq_pcx
         |vpiActual:
         \_logic_net: (spu_ldstreq_pcx), line:59, parent:work@spu_lsurpt1
     |vpiPort:
     \_port: (q), parent:pcx_7170_ff
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (spu_ldstreq_pcx_q), line:162
         |vpiName:spu_ldstreq_pcx_q
         |vpiActual:
         \_logic_net: (spu_ldstreq_pcx_q), line:159, parent:work@spu_lsurpt1
           |vpiName:spu_ldstreq_pcx_q
           |vpiFullName:work@spu_lsurpt1.spu_ldstreq_pcx_q
           |vpiNetType:1
           |vpiRange:
           \_range: , line:159
             |vpiLeftRange:
             \_constant: , line:159
               |vpiConstType:7
               |vpiDecompile:71
               |vpiSize:32
               |INT:71
             |vpiRightRange:
             \_constant: , line:159
               |vpiConstType:7
               |vpiDecompile:70
               |vpiSize:32
               |INT:70
     |vpiPort:
     \_port: (en), parent:pcx_7170_ff
       |vpiName:en
       |vpiHighConn:
       \_ref_obj: (spu_wen_pcx_wen), line:163
         |vpiName:spu_wen_pcx_wen
         |vpiActual:
         \_logic_net: (spu_wen_pcx_wen), line:71, parent:work@spu_lsurpt1
     |vpiPort:
     \_port: (clk), parent:pcx_7170_ff
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:163
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:86, parent:work@spu_lsurpt1
     |vpiPort:
     \_port: (se), parent:pcx_7170_ff
       |vpiName:se
       |vpiHighConn:
       \_constant: , line:163
         |vpiConstType:3
         |vpiDecompile:&#39;b0
         |vpiSize:1
         |BIN:0
     |vpiPort:
     \_port: (si), parent:pcx_7170_ff
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:163
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:82, parent:work@spu_lsurpt1
     |vpiPort:
     \_port: (so), parent:pcx_7170_ff
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:163
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:27, parent:work@spu_lsurpt1
     |vpiInstance:
     \_module: work@spu_lsurpt1 (work@spu_lsurpt1), file:<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v</a>, line:23
   |vpiModule:
   \_module: work@spu_lsurpt1::dp_mux2es (pcx_7170_mx), file:<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v</a>, line:166, parent:work@spu_lsurpt1
     |vpiDefName:work@spu_lsurpt1::dp_mux2es
     |vpiName:pcx_7170_mx
     |vpiFullName:work@spu_lsurpt1.pcx_7170_mx
     |vpiPort:
     \_port: (in0), parent:pcx_7170_mx
       |vpiName:in0
       |vpiHighConn:
       \_ref_obj: (spu_ldstreq_pcx_q), line:167
         |vpiName:spu_ldstreq_pcx_q
         |vpiActual:
         \_logic_net: (spu_ldstreq_pcx_q), line:159, parent:work@spu_lsurpt1
     |vpiPort:
     \_port: (in1), parent:pcx_7170_mx
       |vpiName:in1
       |vpiHighConn:
       \_ref_obj: (spu_ldstreq_pcx), line:168
         |vpiName:spu_ldstreq_pcx
         |vpiActual:
         \_logic_net: (spu_ldstreq_pcx), line:59, parent:work@spu_lsurpt1
     |vpiPort:
     \_port: (sel), parent:pcx_7170_mx
       |vpiName:sel
       |vpiHighConn:
       \_ref_obj: (spu_wen_pcx_7170_sel), line:169
         |vpiName:spu_wen_pcx_7170_sel
         |vpiActual:
         \_logic_net: (spu_wen_pcx_7170_sel), line:72, parent:work@spu_lsurpt1
     |vpiPort:
     \_port: (dout), parent:pcx_7170_mx
       |vpiName:dout
       |vpiHighConn:
       \_ref_obj: (spu_lsu_ldst_pckt), line:170
         |vpiName:spu_lsu_ldst_pckt
         |vpiActual:
         \_logic_net: (spu_lsu_ldst_pckt), line:33, parent:work@spu_lsurpt1
     |vpiInstance:
     \_module: work@spu_lsurpt1 (work@spu_lsurpt1), file:<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v</a>, line:23
   |vpiModule:
   \_module: work@spu_lsurpt1::dff_s (ldxa_data_ff), file:<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v</a>, line:181, parent:work@spu_lsurpt1
     |vpiDefName:work@spu_lsurpt1::dff_s
     |vpiName:ldxa_data_ff
     |vpiFullName:work@spu_lsurpt1.ldxa_data_ff
     |vpiPort:
     \_port: (din), parent:ldxa_data_ff
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (spu_madp_ldxa_data), line:182
         |vpiName:spu_madp_ldxa_data
         |vpiActual:
         \_logic_net: (spu_madp_ldxa_data), line:57, parent:work@spu_lsurpt1
     |vpiPort:
     \_port: (q), parent:ldxa_data_ff
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (spu_lsu_ldxa_data_w2), line:183
         |vpiName:spu_lsu_ldxa_data_w2
         |vpiActual:
         \_logic_net: (spu_lsu_ldxa_data_w2), line:29, parent:work@spu_lsurpt1
     |vpiPort:
     \_port: (clk), parent:ldxa_data_ff
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:184
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:86, parent:work@spu_lsurpt1
     |vpiPort:
     \_port: (se), parent:ldxa_data_ff
       |vpiName:se
       |vpiHighConn:
       \_constant: , line:184
         |vpiConstType:3
         |vpiDecompile:&#39;b0
         |vpiSize:1
         |BIN:0
     |vpiPort:
     \_port: (si), parent:ldxa_data_ff
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:184
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:82, parent:work@spu_lsurpt1
     |vpiPort:
     \_port: (so), parent:ldxa_data_ff
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:184
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:27, parent:work@spu_lsurpt1
     |vpiInstance:
     \_module: work@spu_lsurpt1 (work@spu_lsurpt1), file:<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v</a>, line:23
   |vpiModule:
   \_module: work@spu_lsurpt1::dff_s (ldxa_tid_ff), file:<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v</a>, line:187, parent:work@spu_lsurpt1
     |vpiDefName:work@spu_lsurpt1::dff_s
     |vpiName:ldxa_tid_ff
     |vpiFullName:work@spu_lsurpt1.ldxa_tid_ff
     |vpiPort:
     \_port: (din), parent:ldxa_tid_ff
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (spu_ctl_ldxa_tid_w2), line:188
         |vpiName:spu_ctl_ldxa_tid_w2
         |vpiActual:
         \_logic_net: (spu_ctl_ldxa_tid_w2), line:62, parent:work@spu_lsurpt1
     |vpiPort:
     \_port: (q), parent:ldxa_tid_ff
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (spu_lsu_ldxa_tid_w2), line:189
         |vpiName:spu_lsu_ldxa_tid_w2
         |vpiActual:
         \_logic_net: (spu_lsu_ldxa_tid_w2), line:31, parent:work@spu_lsurpt1
     |vpiPort:
     \_port: (clk), parent:ldxa_tid_ff
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:190
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:86, parent:work@spu_lsurpt1
     |vpiPort:
     \_port: (se), parent:ldxa_tid_ff
       |vpiName:se
       |vpiHighConn:
       \_constant: , line:190
         |vpiConstType:3
         |vpiDecompile:&#39;b0
         |vpiSize:1
         |BIN:0
     |vpiPort:
     \_port: (si), parent:ldxa_tid_ff
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:190
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:82, parent:work@spu_lsurpt1
     |vpiPort:
     \_port: (so), parent:ldxa_tid_ff
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:190
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:27, parent:work@spu_lsurpt1
     |vpiInstance:
     \_module: work@spu_lsurpt1 (work@spu_lsurpt1), file:<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v</a>, line:23
   |vpiModule:
   \_module: work@spu_lsurpt1::dffr_s (ldxa_vld_ff), file:<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v</a>, line:196, parent:work@spu_lsurpt1
     |vpiDefName:work@spu_lsurpt1::dffr_s
     |vpiName:ldxa_vld_ff
     |vpiFullName:work@spu_lsurpt1.ldxa_vld_ff
     |vpiPort:
     \_port: (din), parent:ldxa_vld_ff
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (spu_ctl_ldxa_data_vld_w2), line:197
         |vpiName:spu_ctl_ldxa_data_vld_w2
         |vpiActual:
         \_logic_net: (spu_ctl_ldxa_data_vld_w2), line:61, parent:work@spu_lsurpt1
     |vpiPort:
     \_port: (q), parent:ldxa_vld_ff
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (spu_lsu_ldxa_data_vld_w2), line:198
         |vpiName:spu_lsu_ldxa_data_vld_w2
         |vpiActual:
         \_logic_net: (spu_lsu_ldxa_data_vld_w2), line:30, parent:work@spu_lsurpt1
     |vpiPort:
     \_port: (rst), parent:ldxa_vld_ff
       |vpiName:rst
       |vpiHighConn:
       \_ref_obj: (reset), line:199
         |vpiName:reset
         |vpiActual:
         \_logic_net: (reset), line:194, parent:work@spu_lsurpt1
           |vpiName:reset
           |vpiFullName:work@spu_lsurpt1.reset
           |vpiNetType:1
     |vpiPort:
     \_port: (clk), parent:ldxa_vld_ff
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:200
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:86, parent:work@spu_lsurpt1
     |vpiPort:
     \_port: (se), parent:ldxa_vld_ff
       |vpiName:se
       |vpiHighConn:
       \_constant: , line:200
         |vpiConstType:3
         |vpiDecompile:&#39;b0
         |vpiSize:1
         |BIN:0
     |vpiPort:
     \_port: (si), parent:ldxa_vld_ff
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:200
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:82, parent:work@spu_lsurpt1
     |vpiPort:
     \_port: (so), parent:ldxa_vld_ff
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:200
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:27, parent:work@spu_lsurpt1
     |vpiInstance:
     \_module: work@spu_lsurpt1 (work@spu_lsurpt1), file:<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v</a>, line:23
   |vpiModule:
   \_module: work@spu_lsurpt1::dffr_s (illgl_va_ff), file:<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v</a>, line:203, parent:work@spu_lsurpt1
     |vpiDefName:work@spu_lsurpt1::dffr_s
     |vpiName:illgl_va_ff
     |vpiFullName:work@spu_lsurpt1.illgl_va_ff
     |vpiPort:
     \_port: (din), parent:illgl_va_ff
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (spu_ctl_ldxa_illgl_va_w), line:204
         |vpiName:spu_ctl_ldxa_illgl_va_w
         |vpiActual:
         \_logic_net: (spu_ctl_ldxa_illgl_va_w), line:55, parent:work@spu_lsurpt1
     |vpiPort:
     \_port: (q), parent:illgl_va_ff
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (spu_lsu_ldxa_illgl_va_w2), line:205
         |vpiName:spu_lsu_ldxa_illgl_va_w2
         |vpiActual:
         \_logic_net: (spu_lsu_ldxa_illgl_va_w2), line:39, parent:work@spu_lsurpt1
     |vpiPort:
     \_port: (rst), parent:illgl_va_ff
       |vpiName:rst
       |vpiHighConn:
       \_ref_obj: (reset), line:206
         |vpiName:reset
         |vpiActual:
         \_logic_net: (reset), line:194, parent:work@spu_lsurpt1
     |vpiPort:
     \_port: (clk), parent:illgl_va_ff
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:207
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:86, parent:work@spu_lsurpt1
     |vpiPort:
     \_port: (se), parent:illgl_va_ff
       |vpiName:se
       |vpiHighConn:
       \_constant: , line:207
         |vpiConstType:3
         |vpiDecompile:&#39;b0
         |vpiSize:1
         |BIN:0
     |vpiPort:
     \_port: (si), parent:illgl_va_ff
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:207
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:82, parent:work@spu_lsurpt1
     |vpiPort:
     \_port: (so), parent:illgl_va_ff
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:207
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:27, parent:work@spu_lsurpt1
     |vpiInstance:
     \_module: work@spu_lsurpt1 (work@spu_lsurpt1), file:<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v</a>, line:23
   |vpiModule:
   \_module: work@spu_lsurpt1::dff_s (exu_rs3_data_e_ff), file:<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v</a>, line:214, parent:work@spu_lsurpt1
     |vpiDefName:work@spu_lsurpt1::dff_s
     |vpiName:exu_rs3_data_e_ff
     |vpiFullName:work@spu_lsurpt1.exu_rs3_data_e_ff
     |vpiPort:
     \_port: (din), parent:exu_rs3_data_e_ff
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (exu_lsu_rs3_data_e), line:215
         |vpiName:exu_lsu_rs3_data_e
         |vpiActual:
         \_logic_net: (exu_lsu_rs3_data_e), line:65, parent:work@spu_lsurpt1
     |vpiPort:
     \_port: (q), parent:exu_rs3_data_e_ff
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (spu_lsurpt1_rs3_data_m), line:216
         |vpiName:spu_lsurpt1_rs3_data_m
         |vpiActual:
         \_logic_net: (spu_lsurpt1_rs3_data_m), line:212, parent:work@spu_lsurpt1
           |vpiName:spu_lsurpt1_rs3_data_m
           |vpiFullName:work@spu_lsurpt1.spu_lsurpt1_rs3_data_m
           |vpiNetType:1
           |vpiRange:
           \_range: , line:212
             |vpiLeftRange:
             \_constant: , line:212
               |vpiConstType:7
               |vpiDecompile:63
               |vpiSize:32
               |INT:63
             |vpiRightRange:
             \_constant: , line:212
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (clk), parent:exu_rs3_data_e_ff
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:217
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:86, parent:work@spu_lsurpt1
     |vpiPort:
     \_port: (se), parent:exu_rs3_data_e_ff
       |vpiName:se
       |vpiHighConn:
       \_constant: , line:217
         |vpiConstType:3
         |vpiDecompile:&#39;b0
         |vpiSize:1
         |BIN:0
     |vpiPort:
     \_port: (si), parent:exu_rs3_data_e_ff
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:217
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:82, parent:work@spu_lsurpt1
     |vpiPort:
     \_port: (so), parent:exu_rs3_data_e_ff
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:217
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:27, parent:work@spu_lsurpt1
     |vpiInstance:
     \_module: work@spu_lsurpt1 (work@spu_lsurpt1), file:<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v</a>, line:23
   |vpiModule:
   \_module: work@spu_lsurpt1::dff_s (spu_rs3_data_m_ff), file:<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v</a>, line:220, parent:work@spu_lsurpt1
     |vpiDefName:work@spu_lsurpt1::dff_s
     |vpiName:spu_rs3_data_m_ff
     |vpiFullName:work@spu_lsurpt1.spu_rs3_data_m_ff
     |vpiPort:
     \_port: (din), parent:spu_rs3_data_m_ff
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (spu_lsurpt1_rs3_data_m), line:221
         |vpiName:spu_lsurpt1_rs3_data_m
         |vpiActual:
         \_logic_net: (spu_lsurpt1_rs3_data_m), line:212, parent:work@spu_lsurpt1
     |vpiPort:
     \_port: (q), parent:spu_rs3_data_m_ff
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (spu_lsurpt1_rs3_data_g), line:222
         |vpiName:spu_lsurpt1_rs3_data_g
         |vpiActual:
         \_logic_net: (spu_lsurpt1_rs3_data_g), line:212, parent:work@spu_lsurpt1
           |vpiName:spu_lsurpt1_rs3_data_g
           |vpiFullName:work@spu_lsurpt1.spu_lsurpt1_rs3_data_g
           |vpiNetType:1
           |vpiRange:
           \_range: , line:212
             |vpiLeftRange:
             \_constant: , line:212
               |vpiConstType:7
               |vpiDecompile:63
               |vpiSize:32
               |INT:63
             |vpiRightRange:
             \_constant: , line:212
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (clk), parent:spu_rs3_data_m_ff
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:223
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:86, parent:work@spu_lsurpt1
     |vpiPort:
     \_port: (se), parent:spu_rs3_data_m_ff
       |vpiName:se
       |vpiHighConn:
       \_constant: , line:223
         |vpiConstType:3
         |vpiDecompile:&#39;b0
         |vpiSize:1
         |BIN:0
     |vpiPort:
     \_port: (si), parent:spu_rs3_data_m_ff
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:223
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:82, parent:work@spu_lsurpt1
     |vpiPort:
     \_port: (so), parent:spu_rs3_data_m_ff
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:223
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:27, parent:work@spu_lsurpt1
     |vpiInstance:
     \_module: work@spu_lsurpt1 (work@spu_lsurpt1), file:<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v</a>, line:23
   |vpiModule:
   \_module: work@spu_lsurpt1::dff_s (spu_rs3_data_g_ff), file:<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v</a>, line:226, parent:work@spu_lsurpt1
     |vpiDefName:work@spu_lsurpt1::dff_s
     |vpiName:spu_rs3_data_g_ff
     |vpiFullName:work@spu_lsurpt1.spu_rs3_data_g_ff
     |vpiPort:
     \_port: (din), parent:spu_rs3_data_g_ff
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (spu_lsurpt1_rs3_data_g), line:227
         |vpiName:spu_lsurpt1_rs3_data_g
         |vpiActual:
         \_logic_net: (spu_lsurpt1_rs3_data_g), line:212, parent:work@spu_lsurpt1
     |vpiPort:
     \_port: (q), parent:spu_rs3_data_g_ff
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (spu_lsurpt1_rs3_data_g2), line:228
         |vpiName:spu_lsurpt1_rs3_data_g2
         |vpiActual:
         \_logic_net: (spu_lsurpt1_rs3_data_g2), line:36, parent:work@spu_lsurpt1
     |vpiPort:
     \_port: (clk), parent:spu_rs3_data_g_ff
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:229
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:86, parent:work@spu_lsurpt1
     |vpiPort:
     \_port: (se), parent:spu_rs3_data_g_ff
       |vpiName:se
       |vpiHighConn:
       \_constant: , line:229
         |vpiConstType:3
         |vpiDecompile:&#39;b0
         |vpiSize:1
         |BIN:0
     |vpiPort:
     \_port: (si), parent:spu_rs3_data_g_ff
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:229
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:82, parent:work@spu_lsurpt1
     |vpiPort:
     \_port: (so), parent:spu_rs3_data_g_ff
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:229
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:27, parent:work@spu_lsurpt1
     |vpiInstance:
     \_module: work@spu_lsurpt1 (work@spu_lsurpt1), file:<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v</a>, line:23
   |vpiModule:
   \_module: work@spu_lsurpt1::dff_s (lsu_spu_stb_empty_ff), file:<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v</a>, line:238, parent:work@spu_lsurpt1
     |vpiDefName:work@spu_lsurpt1::dff_s
     |vpiName:lsu_spu_stb_empty_ff
     |vpiFullName:work@spu_lsurpt1.lsu_spu_stb_empty_ff
     |vpiPort:
     \_port: (din), parent:lsu_spu_stb_empty_ff
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (lsu_spu_stb_empty), line:239
         |vpiName:lsu_spu_stb_empty
         |vpiActual:
         \_logic_net: (lsu_spu_stb_empty), line:67, parent:work@spu_lsurpt1
     |vpiPort:
     \_port: (q), parent:lsu_spu_stb_empty_ff
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (spu_lsurpt1_stb_empty), line:240
         |vpiName:spu_lsurpt1_stb_empty
         |vpiActual:
         \_logic_net: (spu_lsurpt1_stb_empty), line:41, parent:work@spu_lsurpt1
     |vpiPort:
     \_port: (clk), parent:lsu_spu_stb_empty_ff
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:241
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:86, parent:work@spu_lsurpt1
     |vpiPort:
     \_port: (se), parent:lsu_spu_stb_empty_ff
       |vpiName:se
       |vpiHighConn:
       \_constant: , line:241
         |vpiConstType:3
         |vpiDecompile:&#39;b0
         |vpiSize:1
         |BIN:0
     |vpiPort:
     \_port: (si), parent:lsu_spu_stb_empty_ff
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:241
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:82, parent:work@spu_lsurpt1
     |vpiPort:
     \_port: (so), parent:lsu_spu_stb_empty_ff
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:241
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:27, parent:work@spu_lsurpt1
     |vpiInstance:
     \_module: work@spu_lsurpt1 (work@spu_lsurpt1), file:<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v</a>, line:23
   |vpiModule:
   \_module: work@spu_lsurpt1::dff_s (spu_ifu_ttype_tid_w2_ff), file:<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v</a>, line:259, parent:work@spu_lsurpt1
     |vpiDefName:work@spu_lsurpt1::dff_s
     |vpiName:spu_ifu_ttype_tid_w2_ff
     |vpiFullName:work@spu_lsurpt1.spu_ifu_ttype_tid_w2_ff
     |vpiPort:
     \_port: (din), parent:spu_ifu_ttype_tid_w2_ff
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (spu_ifu_ttype_tid_w), line:260
         |vpiName:spu_ifu_ttype_tid_w
         |vpiActual:
         \_logic_net: (spu_ifu_ttype_tid_w), line:74, parent:work@spu_lsurpt1
     |vpiPort:
     \_port: (q), parent:spu_ifu_ttype_tid_w2_ff
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (spu_ifu_ttype_tid_w2), line:261
         |vpiName:spu_ifu_ttype_tid_w2
         |vpiActual:
         \_logic_net: (spu_ifu_ttype_tid_w2), line:45, parent:work@spu_lsurpt1
     |vpiPort:
     \_port: (clk), parent:spu_ifu_ttype_tid_w2_ff
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:262
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:86, parent:work@spu_lsurpt1
     |vpiPort:
     \_port: (se), parent:spu_ifu_ttype_tid_w2_ff
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:262
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:82, parent:work@spu_lsurpt1
     |vpiPort:
     \_port: (si), parent:spu_ifu_ttype_tid_w2_ff
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:262
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:82, parent:work@spu_lsurpt1
     |vpiPort:
     \_port: (so), parent:spu_ifu_ttype_tid_w2_ff
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:262
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:27, parent:work@spu_lsurpt1
     |vpiInstance:
     \_module: work@spu_lsurpt1 (work@spu_lsurpt1), file:<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v</a>, line:23
   |vpiModule:
   \_module: work@spu_lsurpt1::dff_s (spu_lsu_unc_error_w2_ff), file:<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v</a>, line:265, parent:work@spu_lsurpt1
     |vpiDefName:work@spu_lsurpt1::dff_s
     |vpiName:spu_lsu_unc_error_w2_ff
     |vpiFullName:work@spu_lsurpt1.spu_lsu_unc_error_w2_ff
     |vpiPort:
     \_port: (din), parent:spu_lsu_unc_error_w2_ff
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (spu_lsu_unc_error_w), line:266
         |vpiName:spu_lsu_unc_error_w
         |vpiActual:
         \_logic_net: (spu_lsu_unc_error_w), line:76, parent:work@spu_lsurpt1
     |vpiPort:
     \_port: (q), parent:spu_lsu_unc_error_w2_ff
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (spu_lsu_unc_error_w2), line:267
         |vpiName:spu_lsu_unc_error_w2
         |vpiActual:
         \_logic_net: (spu_lsu_unc_error_w2), line:47, parent:work@spu_lsurpt1
     |vpiPort:
     \_port: (clk), parent:spu_lsu_unc_error_w2_ff
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:268
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:86, parent:work@spu_lsurpt1
     |vpiPort:
     \_port: (se), parent:spu_lsu_unc_error_w2_ff
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:268
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:82, parent:work@spu_lsurpt1
     |vpiPort:
     \_port: (si), parent:spu_lsu_unc_error_w2_ff
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:268
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:82, parent:work@spu_lsurpt1
     |vpiPort:
     \_port: (so), parent:spu_lsu_unc_error_w2_ff
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:268
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:27, parent:work@spu_lsurpt1
     |vpiInstance:
     \_module: work@spu_lsurpt1 (work@spu_lsurpt1), file:<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v</a>, line:23
   |vpiModule:
   \_module: work@spu_lsurpt1::dff_s (spu_lsu_stxa_ack_tid_ff), file:<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v</a>, line:270, parent:work@spu_lsurpt1
     |vpiDefName:work@spu_lsurpt1::dff_s
     |vpiName:spu_lsu_stxa_ack_tid_ff
     |vpiFullName:work@spu_lsurpt1.spu_lsu_stxa_ack_tid_ff
     |vpiPort:
     \_port: (din), parent:spu_lsu_stxa_ack_tid_ff
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (spu_lsu_stxa_ack_tid_ctl), line:271
         |vpiName:spu_lsu_stxa_ack_tid_ctl
         |vpiActual:
         \_logic_net: (spu_lsu_stxa_ack_tid_ctl), line:78, parent:work@spu_lsurpt1
     |vpiPort:
     \_port: (q), parent:spu_lsu_stxa_ack_tid_ff
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (spu_lsu_stxa_ack_tid), line:272
         |vpiName:spu_lsu_stxa_ack_tid
         |vpiActual:
         \_logic_net: (spu_lsu_stxa_ack_tid), line:51, parent:work@spu_lsurpt1
     |vpiPort:
     \_port: (clk), parent:spu_lsu_stxa_ack_tid_ff
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:273
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:86, parent:work@spu_lsurpt1
     |vpiPort:
     \_port: (se), parent:spu_lsu_stxa_ack_tid_ff
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:273
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:82, parent:work@spu_lsurpt1
     |vpiPort:
     \_port: (si), parent:spu_lsu_stxa_ack_tid_ff
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:273
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:82, parent:work@spu_lsurpt1
     |vpiPort:
     \_port: (so), parent:spu_lsu_stxa_ack_tid_ff
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:273
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:27, parent:work@spu_lsurpt1
     |vpiInstance:
     \_module: work@spu_lsurpt1 (work@spu_lsurpt1), file:<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v</a>, line:23
   |vpiNet:
   \_logic_net: (spu_ldstreq_pcx_q), line:159, parent:work@spu_lsurpt1
   |vpiNet:
   \_logic_net: (reset), line:194, parent:work@spu_lsurpt1
   |vpiNet:
   \_logic_net: (spu_lsurpt1_rs3_data_m), line:212, parent:work@spu_lsurpt1
   |vpiNet:
   \_logic_net: (spu_lsurpt1_rs3_data_g), line:212, parent:work@spu_lsurpt1
   |vpiNet:
   \_logic_net: (so), line:27, parent:work@spu_lsurpt1
   |vpiNet:
   \_logic_net: (spu_lsu_ldxa_data_w2), line:29, parent:work@spu_lsurpt1
   |vpiNet:
   \_logic_net: (spu_lsu_ldxa_data_vld_w2), line:30, parent:work@spu_lsurpt1
   |vpiNet:
   \_logic_net: (spu_lsu_ldxa_tid_w2), line:31, parent:work@spu_lsurpt1
   |vpiNet:
   \_logic_net: (spu_lsu_ldst_pckt), line:33, parent:work@spu_lsurpt1
   |vpiNet:
   \_logic_net: (spu_lsurpt1_rs3_data_g2), line:36, parent:work@spu_lsurpt1
   |vpiNet:
   \_logic_net: (spu_lsu_ldxa_illgl_va_w2), line:39, parent:work@spu_lsurpt1
   |vpiNet:
   \_logic_net: (spu_lsurpt1_stb_empty), line:41, parent:work@spu_lsurpt1
   |vpiNet:
   \_logic_net: (spu_lsurpt_cpx_data_out), line:43, parent:work@spu_lsurpt1
   |vpiNet:
   \_logic_net: (spu_ifu_ttype_tid_w2), line:45, parent:work@spu_lsurpt1
   |vpiNet:
   \_logic_net: (spu_lsu_unc_error_w2), line:47, parent:work@spu_lsurpt1
   |vpiNet:
   \_logic_net: (spu_ifu_err_addr_w2), line:49, parent:work@spu_lsurpt1
   |vpiNet:
   \_logic_net: (spu_lsu_stxa_ack_tid), line:51, parent:work@spu_lsurpt1
   |vpiNet:
   \_logic_net: (spu_ctl_ldxa_illgl_va_w), line:55, parent:work@spu_lsurpt1
   |vpiNet:
   \_logic_net: (spu_madp_ldxa_data), line:57, parent:work@spu_lsurpt1
   |vpiNet:
   \_logic_net: (spu_ldstreq_pcx), line:59, parent:work@spu_lsurpt1
   |vpiNet:
   \_logic_net: (spu_ctl_ldxa_data_vld_w2), line:61, parent:work@spu_lsurpt1
   |vpiNet:
   \_logic_net: (spu_ctl_ldxa_tid_w2), line:62, parent:work@spu_lsurpt1
   |vpiNet:
   \_logic_net: (exu_lsu_rs3_data_e), line:65, parent:work@spu_lsurpt1
   |vpiNet:
   \_logic_net: (lsu_spu_stb_empty), line:67, parent:work@spu_lsurpt1
   |vpiNet:
   \_logic_net: (spu_lsurpt_cpx_data_in), line:69, parent:work@spu_lsurpt1
   |vpiNet:
   \_logic_net: (spu_wen_pcx_wen), line:71, parent:work@spu_lsurpt1
   |vpiNet:
   \_logic_net: (spu_wen_pcx_7170_sel), line:72, parent:work@spu_lsurpt1
   |vpiNet:
   \_logic_net: (spu_ifu_ttype_tid_w), line:74, parent:work@spu_lsurpt1
   |vpiNet:
   \_logic_net: (spu_lsu_unc_error_w), line:76, parent:work@spu_lsurpt1
   |vpiNet:
   \_logic_net: (spu_lsu_stxa_ack_tid_ctl), line:78, parent:work@spu_lsurpt1
   |vpiNet:
   \_logic_net: (si), line:82, parent:work@spu_lsurpt1
   |vpiNet:
   \_logic_net: (se), line:82, parent:work@spu_lsurpt1
   |vpiNet:
   \_logic_net: (reset_l), line:85, parent:work@spu_lsurpt1
   |vpiNet:
   \_logic_net: (rclk), line:86, parent:work@spu_lsurpt1
Object: \work_spu_lsurpt1 of type 3000
Object: \work_spu_lsurpt1 of type 32
Object: \so of type 44
Object: \spu_lsu_ldxa_data_w2 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \spu_lsu_ldxa_data_vld_w2 of type 44
Object: \spu_lsu_ldxa_tid_w2 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \spu_lsu_ldst_pckt of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \spu_lsurpt1_rs3_data_g2 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \spu_lsu_ldxa_illgl_va_w2 of type 44
Object: \spu_lsurpt1_stb_empty of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \spu_lsurpt_cpx_data_out of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \spu_ifu_ttype_tid_w2 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \spu_lsu_unc_error_w2 of type 44
Object: \spu_ifu_err_addr_w2 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \spu_lsu_stxa_ack_tid of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \spu_ctl_ldxa_illgl_va_w of type 44
Object: \spu_madp_ldxa_data of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \spu_ldstreq_pcx of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \spu_ctl_ldxa_data_vld_w2 of type 44
Object: \spu_ctl_ldxa_tid_w2 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \exu_lsu_rs3_data_e of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \lsu_spu_stb_empty of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \spu_lsurpt_cpx_data_in of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \spu_wen_pcx_wen of type 44
Object: \spu_wen_pcx_7170_sel of type 44
Object: \spu_ifu_ttype_tid_w of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \spu_lsu_unc_error_w of type 44
Object: \spu_lsu_stxa_ack_tid_ctl of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \si of type 44
Object: \se of type 44
Object: \reset_l of type 44
Object: \rclk of type 44
Object: \pcx_ff of type 32
Object: \din of type 44
Object: \q of type 44
Object: \en of type 44
Object: \clk of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \pcx_7170_ff of type 32
Object: \din of type 44
Object: \q of type 44
Object: \en of type 44
Object: \clk of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \pcx_7170_mx of type 32
Object: \in0 of type 44
Object: \in1 of type 44
Object: \sel of type 44
Object: \dout of type 44
Object: \ldxa_data_ff of type 32
Object: \din of type 44
Object: \q of type 44
Object: \clk of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \ldxa_tid_ff of type 32
Object: \din of type 44
Object: \q of type 44
Object: \clk of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \ldxa_vld_ff of type 32
Object: \din of type 44
Object: \q of type 44
Object: \rst of type 44
Object: \clk of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \illgl_va_ff of type 32
Object: \din of type 44
Object: \q of type 44
Object: \rst of type 44
Object: \clk of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \exu_rs3_data_e_ff of type 32
Object: \din of type 44
Object: \q of type 44
Object: \clk of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \spu_rs3_data_m_ff of type 32
Object: \din of type 44
Object: \q of type 44
Object: \clk of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \spu_rs3_data_g_ff of type 32
Object: \din of type 44
Object: \q of type 44
Object: \clk of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \lsu_spu_stb_empty_ff of type 32
Object: \din of type 44
Object: \q of type 44
Object: \clk of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \spu_ifu_ttype_tid_w2_ff of type 32
Object: \din of type 44
Object: \q of type 44
Object: \clk of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \spu_lsu_unc_error_w2_ff of type 32
Object: \din of type 44
Object: \q of type 44
Object: \clk of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \spu_lsu_stxa_ack_tid_ff of type 32
Object: \din of type 44
Object: \q of type 44
Object: \clk of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \spu_ldstreq_pcx_q of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \reset of type 36
Object: \spu_lsurpt1_rs3_data_m of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \spu_lsurpt1_rs3_data_g of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \so of type 36
Object: \spu_lsu_ldxa_data_w2 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \spu_lsu_ldxa_data_vld_w2 of type 36
Object: \spu_lsu_ldxa_tid_w2 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \spu_lsu_ldst_pckt of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \spu_lsurpt1_rs3_data_g2 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \spu_lsu_ldxa_illgl_va_w2 of type 36
Object: \spu_lsurpt1_stb_empty of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \spu_lsurpt_cpx_data_out of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \spu_ifu_ttype_tid_w2 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \spu_lsu_unc_error_w2 of type 36
Object: \spu_ifu_err_addr_w2 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \spu_lsu_stxa_ack_tid of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \spu_ctl_ldxa_illgl_va_w of type 36
Object: \spu_madp_ldxa_data of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \spu_ldstreq_pcx of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \spu_ctl_ldxa_data_vld_w2 of type 36
Object: \spu_ctl_ldxa_tid_w2 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \exu_lsu_rs3_data_e of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \lsu_spu_stb_empty of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \spu_lsurpt_cpx_data_in of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \spu_wen_pcx_wen of type 36
Object: \spu_wen_pcx_7170_sel of type 36
Object: \spu_ifu_ttype_tid_w of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \spu_lsu_unc_error_w of type 36
Object: \spu_lsu_stxa_ack_tid_ctl of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \si of type 36
Object: \se of type 36
Object: \reset_l of type 36
Object: \rclk of type 36
Object: \work_spu_lsurpt1 of type 32
Object: \so of type 44
Object: \spu_lsu_ldxa_data_w2 of type 44
Object: \spu_lsu_ldxa_data_vld_w2 of type 44
Object: \spu_lsu_ldxa_tid_w2 of type 44
Object: \spu_lsu_ldst_pckt of type 44
Object: \spu_lsurpt1_rs3_data_g2 of type 44
Object: \spu_lsu_ldxa_illgl_va_w2 of type 44
Object: \spu_lsurpt1_stb_empty of type 44
Object: \spu_lsurpt_cpx_data_out of type 44
Object: \spu_ifu_ttype_tid_w2 of type 44
Object: \spu_lsu_unc_error_w2 of type 44
Object: \spu_ifu_err_addr_w2 of type 44
Object: \spu_lsu_stxa_ack_tid of type 44
Object: \spu_ctl_ldxa_illgl_va_w of type 44
Object: \spu_madp_ldxa_data of type 44
Object: \spu_ldstreq_pcx of type 44
Object: \spu_ctl_ldxa_data_vld_w2 of type 44
Object: \spu_ctl_ldxa_tid_w2 of type 44
Object: \exu_lsu_rs3_data_e of type 44
Object: \lsu_spu_stb_empty of type 44
Object: \spu_lsurpt_cpx_data_in of type 44
Object: \spu_wen_pcx_wen of type 44
Object: \spu_wen_pcx_7170_sel of type 44
Object: \spu_ifu_ttype_tid_w of type 44
Object: \spu_lsu_unc_error_w of type 44
Object: \spu_lsu_stxa_ack_tid_ctl of type 44
Object: \si of type 44
Object: \se of type 44
Object: \reset_l of type 44
Object: \rclk of type 44
Object:  of type 8
Object:  of type 42
Object: \spu_ifu_err_addr_w2 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 42
Object: \spu_ldstreq_pcx of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object:  of type 42
Object: \spu_ifu_err_addr_w2 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 42
Object: \spu_ldstreq_pcx of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object:  of type 42
Object: \spu_ifu_err_addr_w2 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 42
Object: \spu_ldstreq_pcx of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \reset of type 608
Object:  of type 39
Object: \reset_l of type 608
Object:  of type 8
Object:  of type 42
Object: \spu_lsurpt_cpx_data_out of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 42
Object: \spu_lsurpt_cpx_data_in of type 608
Object:  of type 7
Object:  of type 7
Object: \spu_ldstreq_pcx_q of type 36
Object: \reset of type 36
Object: \spu_lsurpt1_rs3_data_m of type 36
Object: \spu_lsurpt1_rs3_data_g of type 36
Object: \so of type 36
Object: \spu_lsu_ldxa_data_w2 of type 36
Object: \spu_lsu_ldxa_data_vld_w2 of type 36
Object: \spu_lsu_ldxa_tid_w2 of type 36
Object: \spu_lsu_ldst_pckt of type 36
Object: \spu_lsurpt1_rs3_data_g2 of type 36
Object: \spu_lsu_ldxa_illgl_va_w2 of type 36
Object: \spu_lsurpt1_stb_empty of type 36
Object: \spu_lsurpt_cpx_data_out of type 36
Object: \spu_ifu_ttype_tid_w2 of type 36
Object: \spu_lsu_unc_error_w2 of type 36
Object: \spu_ifu_err_addr_w2 of type 36
Object: \spu_lsu_stxa_ack_tid of type 36
Object: \spu_ctl_ldxa_illgl_va_w of type 36
Object: \spu_madp_ldxa_data of type 36
Object: \spu_ldstreq_pcx of type 36
Object: \spu_ctl_ldxa_data_vld_w2 of type 36
Object: \spu_ctl_ldxa_tid_w2 of type 36
Object: \exu_lsu_rs3_data_e of type 36
Object: \lsu_spu_stb_empty of type 36
Object: \spu_lsurpt_cpx_data_in of type 36
Object: \spu_wen_pcx_wen of type 36
Object: \spu_wen_pcx_7170_sel of type 36
Object: \spu_ifu_ttype_tid_w of type 36
Object: \spu_lsu_unc_error_w of type 36
Object: \spu_lsu_stxa_ack_tid_ctl of type 36
Object: \si of type 36
Object: \se of type 36
Object: \reset_l of type 36
Object: \rclk of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_spu_lsurpt1::dp_mux2es&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3008be0] str=&#39;\work_spu_lsurpt1::dp_mux2es&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3008d00] str=&#39;\in0&#39; port=45
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3008e40] str=&#39;\in1&#39; port=46
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3008f80] str=&#39;\sel&#39; port=47
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x30090a0] str=&#39;\dout&#39; port=48
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3008be0] str=&#39;\work_spu_lsurpt1::dp_mux2es&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3008d00] str=&#39;\in0&#39; basic_prep port=45 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3008e40] str=&#39;\in1&#39; basic_prep port=46 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3008f80] str=&#39;\sel&#39; basic_prep port=47 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x30090a0] str=&#39;\dout&#39; basic_prep port=48 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_spu_lsurpt1::dff_s&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x300a330] str=&#39;\work_spu_lsurpt1::dff_s&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x300a450] str=&#39;\din&#39; port=49
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x300a590] str=&#39;\q&#39; port=50
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x300a6d0] str=&#39;\clk&#39; port=51
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x300a7f0] str=&#39;\se&#39; port=52
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x300a910] str=&#39;\si&#39; port=53
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x300aa80] str=&#39;\so&#39; port=54
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x300a330] str=&#39;\work_spu_lsurpt1::dff_s&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x300a450] str=&#39;\din&#39; basic_prep port=49 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x300a590] str=&#39;\q&#39; basic_prep port=50 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x300a6d0] str=&#39;\clk&#39; basic_prep port=51 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x300a7f0] str=&#39;\se&#39; basic_prep port=52 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x300a910] str=&#39;\si&#39; basic_prep port=53 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x300aa80] str=&#39;\so&#39; basic_prep port=54 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_spu_lsurpt1::dffe_s&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x30050d0] str=&#39;\work_spu_lsurpt1::dffe_s&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3005210] str=&#39;\din&#39; port=31
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3005350] str=&#39;\q&#39; port=32
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3005490] str=&#39;\en&#39; port=33
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x30055b0] str=&#39;\clk&#39; port=34
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x30056d0] str=&#39;\se&#39; port=35
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3005840] str=&#39;\si&#39; port=36
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3005960] str=&#39;\so&#39; port=37
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x30050d0] str=&#39;\work_spu_lsurpt1::dffe_s&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3005210] str=&#39;\din&#39; basic_prep port=31 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3005350] str=&#39;\q&#39; basic_prep port=32 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3005490] str=&#39;\en&#39; basic_prep port=33 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x30055b0] str=&#39;\clk&#39; basic_prep port=34 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x30056d0] str=&#39;\se&#39; basic_prep port=35 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3005840] str=&#39;\si&#39; basic_prep port=36 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3005960] str=&#39;\so&#39; basic_prep port=37 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_spu_lsurpt1&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2ffc3d0] str=&#39;\work_spu_lsurpt1&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-27" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:27</a>.0-27.0&gt; [0x2ffc670] str=&#39;\so&#39; output reg port=1
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-29" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:29</a>.0-29.0&gt; [0x2ffc8c0] str=&#39;\spu_lsu_ldxa_data_w2&#39; output reg port=2
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-122" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:122</a>.0-122.0&gt; [0x2ffcb10]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-122" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:122</a>.0-122.0&gt; [0x2ffd030] bits=&#39;00000000000000000000000000111111&#39;(32) range=[31:0] int=63
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-122" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:122</a>.0-122.0&gt; [0x2ffd210] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-30" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:30</a>.0-30.0&gt; [0x2ffce70] str=&#39;\spu_lsu_ldxa_data_vld_w2&#39; output reg port=3
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-31" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:31</a>.0-31.0&gt; [0x2ffd410] str=&#39;\spu_lsu_ldxa_tid_w2&#39; output reg port=4
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-124" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:124</a>.0-124.0&gt; [0x2ffd530]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-124" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:124</a>.0-124.0&gt; [0x2ffd870] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-124" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:124</a>.0-124.0&gt; [0x2ffda20] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-33" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:33</a>.0-33.0&gt; [0x2ffd6e0] str=&#39;\spu_lsu_ldst_pckt&#39; output reg port=5
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-120" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:120</a>.0-120.0&gt; [0x2ffdbd0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-120" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:120</a>.0-120.0&gt; [0x2ffdef0] bits=&#39;00000000000000000000000001111010&#39;(32) range=[31:0] int=122
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-120" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:120</a>.0-120.0&gt; [0x2ffe0a0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-36" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:36</a>.0-36.0&gt; [0x2ffdd60] str=&#39;\spu_lsurpt1_rs3_data_g2&#39; output reg port=6
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-127" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:127</a>.0-127.0&gt; [0x2ffe2a0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-127" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:127</a>.0-127.0&gt; [0x2ffe5c0] bits=&#39;00000000000000000000000000111111&#39;(32) range=[31:0] int=63
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-127" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:127</a>.0-127.0&gt; [0x2ffe770] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-39" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:39</a>.0-39.0&gt; [0x2ffe430] str=&#39;\spu_lsu_ldxa_illgl_va_w2&#39; output reg port=7
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-41" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:41</a>.0-41.0&gt; [0x2ffe970] str=&#39;\spu_lsurpt1_stb_empty&#39; output reg port=8
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-132" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:132</a>.0-132.0&gt; [0x2ffeab0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-132" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:132</a>.0-132.0&gt; [0x2ffedf0] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-132" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:132</a>.0-132.0&gt; [0x2ffefa0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-43" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:43</a>.0-43.0&gt; [0x2ffec60] str=&#39;\spu_lsurpt_cpx_data_out&#39; output reg port=9
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-134" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:134</a>.0-134.0&gt; [0x2fff150]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-134" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:134</a>.0-134.0&gt; [0x2fff470] bits=&#39;00000000000000000000000010000110&#39;(32) range=[31:0] int=134
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-134" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:134</a>.0-134.0&gt; [0x2fff620] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-45" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:45</a>.0-45.0&gt; [0x2fff7d0] str=&#39;\spu_ifu_ttype_tid_w2&#39; output reg port=10
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-136" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:136</a>.0-136.0&gt; [0x2fff8f0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-136" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:136</a>.0-136.0&gt; [0x2fffbc0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-136" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:136</a>.0-136.0&gt; [0x2fffd70] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-47" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:47</a>.0-47.0&gt; [0x2fffa30] str=&#39;\spu_lsu_unc_error_w2&#39; output reg port=11
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-49" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:49</a>.0-49.0&gt; [0x2ffff20] str=&#39;\spu_ifu_err_addr_w2&#39; output reg port=12
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-140" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:140</a>.0-140.0&gt; [0x3000060]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-140" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:140</a>.0-140.0&gt; [0x30003a0] bits=&#39;00000000000000000000000000100111&#39;(32) range=[31:0] int=39
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-140" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:140</a>.0-140.0&gt; [0x3000550] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-51" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:51</a>.0-51.0&gt; [0x3000210] str=&#39;\spu_lsu_stxa_ack_tid&#39; output reg port=13
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-142" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:142</a>.0-142.0&gt; [0x3000700]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-142" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:142</a>.0-142.0&gt; [0x3000a20] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-142" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:142</a>.0-142.0&gt; [0x3000bd0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-55" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:55</a>.0-55.0&gt; [0x3000890] str=&#39;\spu_ctl_ldxa_illgl_va_w&#39; input port=14
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-57" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:57</a>.0-57.0&gt; [0x3000dd0] str=&#39;\spu_madp_ldxa_data&#39; input port=15
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-95" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:95</a>.0-95.0&gt; [0x3000f10]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-95" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:95</a>.0-95.0&gt; [0x3001250] bits=&#39;00000000000000000000000000111111&#39;(32) range=[31:0] int=63
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-95" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:95</a>.0-95.0&gt; [0x3001400] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-59" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:59</a>.0-59.0&gt; [0x30010c0] str=&#39;\spu_ldstreq_pcx&#39; input port=16
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-97" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:97</a>.0-97.0&gt; [0x30015b0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-97" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:97</a>.0-97.0&gt; [0x30018d0] bits=&#39;00000000000000000000000001111010&#39;(32) range=[31:0] int=122
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-97" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:97</a>.0-97.0&gt; [0x3001a80] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-61" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:61</a>.0-61.0&gt; [0x3001740] str=&#39;\spu_ctl_ldxa_data_vld_w2&#39; input port=17
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-62" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:62</a>.0-62.0&gt; [0x3001d90] str=&#39;\spu_ctl_ldxa_tid_w2&#39; input port=18
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-100" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:100</a>.0-100.0&gt; [0x3001ed0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-100" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:100</a>.0-100.0&gt; [0x3002210] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-100" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:100</a>.0-100.0&gt; [0x30023c0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-65" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:65</a>.0-65.0&gt; [0x3002080] str=&#39;\exu_lsu_rs3_data_e&#39; input port=19
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-103" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:103</a>.0-103.0&gt; [0x3002570]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-103" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:103</a>.0-103.0&gt; [0x3002890] bits=&#39;00000000000000000000000000111111&#39;(32) range=[31:0] int=63
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-103" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:103</a>.0-103.0&gt; [0x3002a40] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-67" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:67</a>.0-67.0&gt; [0x3002700] str=&#39;\lsu_spu_stb_empty&#39; input port=20
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-107" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:107</a>.0-107.0&gt; [0x3002bf0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-107" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:107</a>.0-107.0&gt; [0x3002f10] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-107" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:107</a>.0-107.0&gt; [0x30030c0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-69" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:69</a>.0-69.0&gt; [0x3002d80] str=&#39;\spu_lsurpt_cpx_data_in&#39; input port=21
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-109" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:109</a>.0-109.0&gt; [0x3003270]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-109" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:109</a>.0-109.0&gt; [0x3003590] bits=&#39;00000000000000000000000010000110&#39;(32) range=[31:0] int=134
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-109" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:109</a>.0-109.0&gt; [0x3003740] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-71" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:71</a>.0-71.0&gt; [0x3003400] str=&#39;\spu_wen_pcx_wen&#39; input port=22
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-72" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:72</a>.0-72.0&gt; [0x30038f0] str=&#39;\spu_wen_pcx_7170_sel&#39; input port=23
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-74" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:74</a>.0-74.0&gt; [0x3003a60] str=&#39;\spu_ifu_ttype_tid_w&#39; input port=24
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-114" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:114</a>.0-114.0&gt; [0x3003be0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-114" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:114</a>.0-114.0&gt; [0x3003f20] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-114" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:114</a>.0-114.0&gt; [0x30040d0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-76" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:76</a>.0-76.0&gt; [0x3003d90] str=&#39;\spu_lsu_unc_error_w&#39; input port=25
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-78" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:78</a>.0-78.0&gt; [0x30042d0] str=&#39;\spu_lsu_stxa_ack_tid_ctl&#39; input port=26
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-118" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:118</a>.0-118.0&gt; [0x3004410]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-118" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:118</a>.0-118.0&gt; [0x3004750] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-118" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:118</a>.0-118.0&gt; [0x3004900] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-82" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:82</a>.0-82.0&gt; [0x30045c0] str=&#39;\si&#39; input port=27
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-82" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:82</a>.0-82.0&gt; [0x3004b00] str=&#39;\se&#39; input port=28
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-85" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:85</a>.0-85.0&gt; [0x3004c70] str=&#39;\reset_l&#39; input port=29
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-86" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:86</a>.0-86.0&gt; [0x3004e00] str=&#39;\rclk&#39; input port=30
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-149" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:149</a>.0-149.0&gt; [0x3004fb0] str=&#39;\pcx_ff&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3005ad0] str=&#39;\work_spu_lsurpt1::dffe_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-149" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:149</a>.0-149.0&gt; [0x3005c10] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-149" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:149</a>.0-149.0&gt; [0x3005d30]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-149" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:149</a>.0-149.0&gt; [0x3005f30] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-149" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:149</a>.0-149.0&gt; [0x3006050]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-149" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:149</a>.0-149.0&gt; [0x3006230] str=&#39;\en&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-149" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:149</a>.0-149.0&gt; [0x3006350] str=&#39;\spu_wen_pcx_wen&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-149" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:149</a>.0-149.0&gt; [0x3006550] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-149" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:149</a>.0-149.0&gt; [0x3006670] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-149" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:149</a>.0-149.0&gt; [0x30068c0] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-149" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:149</a>.0-149.0&gt; [0x30069e0]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-149" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:149</a>.0-149.0&gt; [0x3006be0] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-149" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:149</a>.0-149.0&gt; [0x3006d00] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-149" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:149</a>.0-149.0&gt; [0x3006f00] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-149" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:149</a>.0-149.0&gt; [0x3007020] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-160" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:160</a>.0-160.0&gt; [0x3007200] str=&#39;\pcx_7170_ff&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3007370] str=&#39;\work_spu_lsurpt1::dffe_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-160" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:160</a>.0-160.0&gt; [0x30074d0] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-160" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:160</a>.0-160.0&gt; [0x30075f0] str=&#39;\spu_ldstreq_pcx&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-160" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:160</a>.0-160.0&gt; [0x30077f0] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-160" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:160</a>.0-160.0&gt; [0x3007910] str=&#39;\spu_ldstreq_pcx_q&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-160" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:160</a>.0-160.0&gt; [0x3007af0] str=&#39;\en&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-160" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:160</a>.0-160.0&gt; [0x3007c10] str=&#39;\spu_wen_pcx_wen&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-160" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:160</a>.0-160.0&gt; [0x3007e10] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-160" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:160</a>.0-160.0&gt; [0x3007f30] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-160" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:160</a>.0-160.0&gt; [0x3008180] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-160" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:160</a>.0-160.0&gt; [0x30082a0]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-160" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:160</a>.0-160.0&gt; [0x30084a0] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-160" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:160</a>.0-160.0&gt; [0x30085c0] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-160" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:160</a>.0-160.0&gt; [0x30087c0] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-160" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:160</a>.0-160.0&gt; [0x30088e0] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-166" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:166</a>.0-166.0&gt; [0x3008ac0] str=&#39;\pcx_7170_mx&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3009250] str=&#39;\work_spu_lsurpt1::dp_mux2es&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-166" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:166</a>.0-166.0&gt; [0x3009370] str=&#39;\in0&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-166" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:166</a>.0-166.0&gt; [0x3009490] str=&#39;\spu_ldstreq_pcx_q&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-166" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:166</a>.0-166.0&gt; [0x3009690] str=&#39;\in1&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-166" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:166</a>.0-166.0&gt; [0x30097b0] str=&#39;\spu_ldstreq_pcx&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-166" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:166</a>.0-166.0&gt; [0x3009990] str=&#39;\sel&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-166" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:166</a>.0-166.0&gt; [0x3009ab0] str=&#39;\spu_wen_pcx_7170_sel&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-166" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:166</a>.0-166.0&gt; [0x3009cb0] str=&#39;\dout&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-166" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:166</a>.0-166.0&gt; [0x3009dd0] str=&#39;\spu_lsu_ldst_pckt&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-181" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:181</a>.0-181.0&gt; [0x300a210] str=&#39;\ldxa_data_ff&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x300ac30] str=&#39;\work_spu_lsurpt1::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-181" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:181</a>.0-181.0&gt; [0x300ad50] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-181" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:181</a>.0-181.0&gt; [0x300ae70] str=&#39;\spu_madp_ldxa_data&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-181" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:181</a>.0-181.0&gt; [0x300b050] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-181" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:181</a>.0-181.0&gt; [0x300b170] str=&#39;\spu_lsu_ldxa_data_w2&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-181" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:181</a>.0-181.0&gt; [0x300b350] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-181" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:181</a>.0-181.0&gt; [0x300b470] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-181" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:181</a>.0-181.0&gt; [0x300b670] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-181" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:181</a>.0-181.0&gt; [0x300b790]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-181" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:181</a>.0-181.0&gt; [0x300b9e0] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-181" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:181</a>.0-181.0&gt; [0x300bb00] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-181" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:181</a>.0-181.0&gt; [0x300bd00] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-181" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:181</a>.0-181.0&gt; [0x300be20] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-187" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:187</a>.0-187.0&gt; [0x300c000] str=&#39;\ldxa_tid_ff&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x300c120] str=&#39;\work_spu_lsurpt1::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-187" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:187</a>.0-187.0&gt; [0x300c280] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-187" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:187</a>.0-187.0&gt; [0x300c3a0] str=&#39;\spu_ctl_ldxa_tid_w2&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-187" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:187</a>.0-187.0&gt; [0x300c5a0] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-187" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:187</a>.0-187.0&gt; [0x300c6c0] str=&#39;\spu_lsu_ldxa_tid_w2&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-187" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:187</a>.0-187.0&gt; [0x300c8a0] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-187" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:187</a>.0-187.0&gt; [0x300c9c0] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-187" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:187</a>.0-187.0&gt; [0x300cbc0] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-187" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:187</a>.0-187.0&gt; [0x300cce0]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-187" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:187</a>.0-187.0&gt; [0x300cf30] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-187" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:187</a>.0-187.0&gt; [0x300d050] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-187" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:187</a>.0-187.0&gt; [0x300d250] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-187" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:187</a>.0-187.0&gt; [0x302b5e0] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-196" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:196</a>.0-196.0&gt; [0x302b700] str=&#39;\ldxa_vld_ff&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x302c220] str=&#39;\work_spu_lsurpt1::dffr_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-196" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:196</a>.0-196.0&gt; [0x302c340] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-196" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:196</a>.0-196.0&gt; [0x302c460] str=&#39;\spu_ctl_ldxa_data_vld_w2&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-196" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:196</a>.0-196.0&gt; [0x302c660] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-196" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:196</a>.0-196.0&gt; [0x302c780] str=&#39;\spu_lsu_ldxa_data_vld_w2&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-196" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:196</a>.0-196.0&gt; [0x302c960] str=&#39;\rst&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-196" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:196</a>.0-196.0&gt; [0x302ca80] str=&#39;\reset&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-196" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:196</a>.0-196.0&gt; [0x302cc80] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-196" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:196</a>.0-196.0&gt; [0x302cda0] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-196" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:196</a>.0-196.0&gt; [0x302cff0] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-196" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:196</a>.0-196.0&gt; [0x302d110]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-196" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:196</a>.0-196.0&gt; [0x302d310] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-196" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:196</a>.0-196.0&gt; [0x302d430] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-196" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:196</a>.0-196.0&gt; [0x302d630] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-196" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:196</a>.0-196.0&gt; [0x302d750] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-203" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:203</a>.0-203.0&gt; [0x302d930] str=&#39;\illgl_va_ff&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x302daa0] str=&#39;\work_spu_lsurpt1::dffr_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-203" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:203</a>.0-203.0&gt; [0x302dc00] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-203" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:203</a>.0-203.0&gt; [0x302dd20] str=&#39;\spu_ctl_ldxa_illgl_va_w&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-203" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:203</a>.0-203.0&gt; [0x302ded0] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-203" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:203</a>.0-203.0&gt; [0x302dff0] str=&#39;\spu_lsu_ldxa_illgl_va_w2&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-203" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:203</a>.0-203.0&gt; [0x302e110] str=&#39;\rst&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-203" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:203</a>.0-203.0&gt; [0x302e230] str=&#39;\reset&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-203" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:203</a>.0-203.0&gt; [0x302e350] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-203" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:203</a>.0-203.0&gt; [0x302e470] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-203" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:203</a>.0-203.0&gt; [0x302e590] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-203" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:203</a>.0-203.0&gt; [0x302e6b0]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-203" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:203</a>.0-203.0&gt; [0x302e7d0] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-203" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:203</a>.0-203.0&gt; [0x302e8f0] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-203" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:203</a>.0-203.0&gt; [0x302ea60] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-203" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:203</a>.0-203.0&gt; [0x302eb80] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-214" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:214</a>.0-214.0&gt; [0x302ed40] str=&#39;\exu_rs3_data_e_ff&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x302ee60] str=&#39;\work_spu_lsurpt1::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-214" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:214</a>.0-214.0&gt; [0x302ef80] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-214" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:214</a>.0-214.0&gt; [0x302f0a0] str=&#39;\exu_lsu_rs3_data_e&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-214" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:214</a>.0-214.0&gt; [0x302f260] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-214" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:214</a>.0-214.0&gt; [0x302f380] str=&#39;\spu_lsurpt1_rs3_data_m&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-214" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:214</a>.0-214.0&gt; [0x302f540] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-214" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:214</a>.0-214.0&gt; [0x302f660] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-214" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:214</a>.0-214.0&gt; [0x302f820] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-214" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:214</a>.0-214.0&gt; [0x302f940]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-214" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:214</a>.0-214.0&gt; [0x302fb50] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-214" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:214</a>.0-214.0&gt; [0x302fc70] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-214" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:214</a>.0-214.0&gt; [0x302fe30] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-214" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:214</a>.0-214.0&gt; [0x302ff50] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-220" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:220</a>.0-220.0&gt; [0x3030110] str=&#39;\spu_rs3_data_m_ff&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3030230] str=&#39;\work_spu_lsurpt1::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-220" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:220</a>.0-220.0&gt; [0x3030350] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-220" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:220</a>.0-220.0&gt; [0x3030470] str=&#39;\spu_lsurpt1_rs3_data_m&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-220" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:220</a>.0-220.0&gt; [0x3030630] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-220" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:220</a>.0-220.0&gt; [0x3030750] str=&#39;\spu_lsurpt1_rs3_data_g&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-220" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:220</a>.0-220.0&gt; [0x3030910] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-220" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:220</a>.0-220.0&gt; [0x3030a30] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-220" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:220</a>.0-220.0&gt; [0x3030bf0] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-220" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:220</a>.0-220.0&gt; [0x3030d10]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-220" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:220</a>.0-220.0&gt; [0x3030f20] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-220" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:220</a>.0-220.0&gt; [0x3031040] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-220" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:220</a>.0-220.0&gt; [0x3031200] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-220" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:220</a>.0-220.0&gt; [0x3031320] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-226" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:226</a>.0-226.0&gt; [0x30314e0] str=&#39;\spu_rs3_data_g_ff&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3031600] str=&#39;\work_spu_lsurpt1::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-226" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:226</a>.0-226.0&gt; [0x3031720] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-226" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:226</a>.0-226.0&gt; [0x3031840] str=&#39;\spu_lsurpt1_rs3_data_g&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-226" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:226</a>.0-226.0&gt; [0x30319b0] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-226" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:226</a>.0-226.0&gt; [0x3031ad0] str=&#39;\spu_lsurpt1_rs3_data_g2&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-226" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:226</a>.0-226.0&gt; [0x3031c90] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-226" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:226</a>.0-226.0&gt; [0x3031db0] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-226" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:226</a>.0-226.0&gt; [0x3031f70] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-226" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:226</a>.0-226.0&gt; [0x3032090]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-226" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:226</a>.0-226.0&gt; [0x30322a0] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-226" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:226</a>.0-226.0&gt; [0x30323c0] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-226" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:226</a>.0-226.0&gt; [0x3032580] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-226" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:226</a>.0-226.0&gt; [0x30326a0] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-238" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:238</a>.0-238.0&gt; [0x3032860] str=&#39;\lsu_spu_stb_empty_ff&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3032980] str=&#39;\work_spu_lsurpt1::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-238" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:238</a>.0-238.0&gt; [0x3032aa0] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-238" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:238</a>.0-238.0&gt; [0x3032bc0] str=&#39;\lsu_spu_stb_empty&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-238" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:238</a>.0-238.0&gt; [0x3032d30] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-238" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:238</a>.0-238.0&gt; [0x3032e50] str=&#39;\spu_lsurpt1_stb_empty&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-238" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:238</a>.0-238.0&gt; [0x3033010] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-238" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:238</a>.0-238.0&gt; [0x3033130] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-238" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:238</a>.0-238.0&gt; [0x30332f0] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-238" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:238</a>.0-238.0&gt; [0x3033410]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-238" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:238</a>.0-238.0&gt; [0x3033620] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-238" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:238</a>.0-238.0&gt; [0x3033740] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-238" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:238</a>.0-238.0&gt; [0x3033900] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-238" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:238</a>.0-238.0&gt; [0x3033a20] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-259" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:259</a>.0-259.0&gt; [0x3033be0] str=&#39;\spu_ifu_ttype_tid_w2_ff&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3033d00] str=&#39;\work_spu_lsurpt1::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-259" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:259</a>.0-259.0&gt; [0x3033e20] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-259" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:259</a>.0-259.0&gt; [0x3033f40] str=&#39;\spu_ifu_ttype_tid_w&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-259" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:259</a>.0-259.0&gt; [0x30340b0] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-259" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:259</a>.0-259.0&gt; [0x30341d0] str=&#39;\spu_ifu_ttype_tid_w2&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-259" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:259</a>.0-259.0&gt; [0x3034390] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-259" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:259</a>.0-259.0&gt; [0x30344b0] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-259" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:259</a>.0-259.0&gt; [0x3034670] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-259" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:259</a>.0-259.0&gt; [0x3034790] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-259" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:259</a>.0-259.0&gt; [0x30349a0] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-259" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:259</a>.0-259.0&gt; [0x3034ac0] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-259" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:259</a>.0-259.0&gt; [0x3034c80] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-259" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:259</a>.0-259.0&gt; [0x3034da0] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-265" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:265</a>.0-265.0&gt; [0x3034f60] str=&#39;\spu_lsu_unc_error_w2_ff&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3035080] str=&#39;\work_spu_lsurpt1::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-265" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:265</a>.0-265.0&gt; [0x30351a0] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-265" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:265</a>.0-265.0&gt; [0x30352c0] str=&#39;\spu_lsu_unc_error_w&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-265" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:265</a>.0-265.0&gt; [0x3035430] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-265" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:265</a>.0-265.0&gt; [0x3035550] str=&#39;\spu_lsu_unc_error_w2&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-265" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:265</a>.0-265.0&gt; [0x3035710] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-265" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:265</a>.0-265.0&gt; [0x3035830] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-265" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:265</a>.0-265.0&gt; [0x30359f0] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-265" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:265</a>.0-265.0&gt; [0x3035b10] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-265" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:265</a>.0-265.0&gt; [0x3035d20] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-265" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:265</a>.0-265.0&gt; [0x3035e40] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-265" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:265</a>.0-265.0&gt; [0x3036000] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-265" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:265</a>.0-265.0&gt; [0x3036120] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-270" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:270</a>.0-270.0&gt; [0x30362e0] str=&#39;\spu_lsu_stxa_ack_tid_ff&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3036400] str=&#39;\work_spu_lsurpt1::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-270" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:270</a>.0-270.0&gt; [0x3036520] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-270" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:270</a>.0-270.0&gt; [0x3036640] str=&#39;\spu_lsu_stxa_ack_tid_ctl&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-270" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:270</a>.0-270.0&gt; [0x3036800] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-270" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:270</a>.0-270.0&gt; [0x3036920] str=&#39;\spu_lsu_stxa_ack_tid&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-270" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:270</a>.0-270.0&gt; [0x3036ae0] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-270" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:270</a>.0-270.0&gt; [0x3036c00] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-270" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:270</a>.0-270.0&gt; [0x3036dc0] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-270" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:270</a>.0-270.0&gt; [0x3036ee0] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-270" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:270</a>.0-270.0&gt; [0x30370f0] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-270" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:270</a>.0-270.0&gt; [0x3037210] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-270" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:270</a>.0-270.0&gt; [0x30373d0] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-270" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:270</a>.0-270.0&gt; [0x30374f0] str=&#39;\so&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-159" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:159</a>.0-159.0&gt; [0x30376b0] str=&#39;\spu_ldstreq_pcx_q&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-159" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:159</a>.0-159.0&gt; [0x30377d0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-159" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:159</a>.0-159.0&gt; [0x3037ab0] bits=&#39;00000000000000000000000001000111&#39;(32) range=[31:0] int=71
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-159" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:159</a>.0-159.0&gt; [0x3037c20] bits=&#39;00000000000000000000000001000110&#39;(32) range=[31:0] int=70
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-194" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:194</a>.0-194.0&gt; [0x3037940] str=&#39;\reset&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-212" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:212</a>.0-212.0&gt; [0x3037de0] str=&#39;\spu_lsurpt1_rs3_data_m&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-212" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:212</a>.0-212.0&gt; [0x3037f00]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-212" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:212</a>.0-212.0&gt; [0x30381e0] bits=&#39;00000000000000000000000000111111&#39;(32) range=[31:0] int=63
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-212" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:212</a>.0-212.0&gt; [0x3038350] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-212" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:212</a>.0-212.0&gt; [0x3038070] str=&#39;\spu_lsurpt1_rs3_data_g&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-212" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:212</a>.0-212.0&gt; [0x30384c0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-212" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:212</a>.0-212.0&gt; [0x30387a0] bits=&#39;00000000000000000000000000111111&#39;(32) range=[31:0] int=63
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-212" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:212</a>.0-212.0&gt; [0x3038910] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-173" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:173</a>.0-173.0&gt; [0x3038bf0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-173" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:173</a>.0-173.0&gt; [0x30397e0] str=&#39;\spu_ifu_err_addr_w2&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-173" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:173</a>.0-173.0&gt; [0x3039940]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-173" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:173</a>.0-173.0&gt; [0x3039ba0] bits=&#39;00000000000000000000000000100111&#39;(32) range=[31:0] int=39
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-173" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:173</a>.0-173.0&gt; [0x3039d50] bits=&#39;00000000000000000000000000001000&#39;(32) range=[31:0] int=8
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-173" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:173</a>.0-173.0&gt; [0x3039a80] str=&#39;\spu_ldstreq_pcx&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-173" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:173</a>.0-173.0&gt; [0x3039f00]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-173" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:173</a>.0-173.0&gt; [0x303a200] bits=&#39;00000000000000000000000001100111&#39;(32) range=[31:0] int=103
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-173" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:173</a>.0-173.0&gt; [0x303a3b0] bits=&#39;00000000000000000000000001001000&#39;(32) range=[31:0] int=72
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-174" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:174</a>.0-174.0&gt; [0x303a090]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-174" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:174</a>.0-174.0&gt; [0x303a560] str=&#39;\spu_ifu_err_addr_w2&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-174" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:174</a>.0-174.0&gt; [0x2ffbb90]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-174" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:174</a>.0-174.0&gt; [0x303a7f0] bits=&#39;00000000000000000000000000000111&#39;(32) range=[31:0] int=7
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-174" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:174</a>.0-174.0&gt; [0x303a910] bits=&#39;00000000000000000000000000000110&#39;(32) range=[31:0] int=6
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-174" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:174</a>.0-174.0&gt; [0x303a6d0] str=&#39;\spu_ldstreq_pcx&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-174" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:174</a>.0-174.0&gt; [0x303aa30]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-174" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:174</a>.0-174.0&gt; [0x303ac70] bits=&#39;00000000000000000000000001000111&#39;(32) range=[31:0] int=71
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-174" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:174</a>.0-174.0&gt; [0x303ad90] bits=&#39;00000000000000000000000001000110&#39;(32) range=[31:0] int=70
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-176" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:176</a>.0-176.0&gt; [0x303ab50]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-176" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:176</a>.0-176.0&gt; [0x303aeb0] str=&#39;\spu_ifu_err_addr_w2&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-176" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:176</a>.0-176.0&gt; [0x303afd0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-176" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:176</a>.0-176.0&gt; [0x303b210] bits=&#39;00000000000000000000000000000101&#39;(32) range=[31:0] int=5
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-176" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:176</a>.0-176.0&gt; [0x303b330] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-176" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:176</a>.0-176.0&gt; [0x303b0f0] str=&#39;\spu_ldstreq_pcx&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-176" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:176</a>.0-176.0&gt; [0x303b450]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-176" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:176</a>.0-176.0&gt; [0x303b690] bits=&#39;00000000000000000000000001000101&#39;(32) range=[31:0] int=69
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-176" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:176</a>.0-176.0&gt; [0x303b7b0] bits=&#39;00000000000000000000000001000100&#39;(32) range=[31:0] int=68
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-194" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:194</a>.0-194.0&gt; [0x303b570]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-194" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:194</a>.0-194.0&gt; [0x303b8d0] str=&#39;\reset&#39;
        AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-194" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:194</a>.0-194.0&gt; [0x303b9f0]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-194" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:194</a>.0-194.0&gt; [0x303bb10] str=&#39;\reset_l&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-249" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:249</a>.0-249.0&gt; [0x303bc80]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-249" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:249</a>.0-249.0&gt; [0x303bda0] str=&#39;\spu_lsurpt_cpx_data_out&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-249" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:249</a>.0-249.0&gt; [0x303bf10]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-249" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:249</a>.0-249.0&gt; [0x303c150] bits=&#39;00000000000000000000000010000110&#39;(32) range=[31:0] int=134
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-249" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:249</a>.0-249.0&gt; [0x303c270] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-249" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:249</a>.0-249.0&gt; [0x303c030] str=&#39;\spu_lsurpt_cpx_data_in&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-249" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:249</a>.0-249.0&gt; [0x303c3e0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-249" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:249</a>.0-249.0&gt; [0x303c620] bits=&#39;00000000000000000000000010000110&#39;(32) range=[31:0] int=134
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-249" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:249</a>.0-249.0&gt; [0x303c740] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
--- END OF AST DUMP ---
Warning: reg &#39;\spu_ifu_err_addr_w2&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-173" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:173</a>.0-173.0.
Warning: reg &#39;\spu_ifu_err_addr_w2&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-174" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:174</a>.0-174.0.
Warning: reg &#39;\spu_ifu_err_addr_w2&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-176" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:176</a>.0-176.0.
Warning: reg &#39;\spu_lsurpt_cpx_data_out&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-249" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:249</a>.0-249.0.
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2ffc3d0] str=&#39;\work_spu_lsurpt1&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-27" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:27</a>.0-27.0&gt; [0x2ffc670] str=&#39;\so&#39; output reg basic_prep port=1 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-29" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:29</a>.0-29.0&gt; [0x2ffc8c0] str=&#39;\spu_lsu_ldxa_data_w2&#39; output reg basic_prep port=2 range=[63:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-122" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:122</a>.0-122.0&gt; [0x2ffcb10] basic_prep range=[63:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-122" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:122</a>.0-122.0&gt; [0x2ffd030] bits=&#39;00000000000000000000000000111111&#39;(32) basic_prep range=[31:0] int=63
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-122" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:122</a>.0-122.0&gt; [0x2ffd210] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-30" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:30</a>.0-30.0&gt; [0x2ffce70] str=&#39;\spu_lsu_ldxa_data_vld_w2&#39; output reg basic_prep port=3 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-31" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:31</a>.0-31.0&gt; [0x2ffd410] str=&#39;\spu_lsu_ldxa_tid_w2&#39; output reg basic_prep port=4 range=[1:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-124" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:124</a>.0-124.0&gt; [0x2ffd530] basic_prep range=[1:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-124" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:124</a>.0-124.0&gt; [0x2ffd870] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-124" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:124</a>.0-124.0&gt; [0x2ffda20] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-33" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:33</a>.0-33.0&gt; [0x2ffd6e0] str=&#39;\spu_lsu_ldst_pckt&#39; output reg basic_prep port=5 range=[122:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-120" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:120</a>.0-120.0&gt; [0x2ffdbd0] basic_prep range=[122:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-120" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:120</a>.0-120.0&gt; [0x2ffdef0] bits=&#39;00000000000000000000000001111010&#39;(32) basic_prep range=[31:0] int=122
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-120" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:120</a>.0-120.0&gt; [0x2ffe0a0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-36" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:36</a>.0-36.0&gt; [0x2ffdd60] str=&#39;\spu_lsurpt1_rs3_data_g2&#39; output reg basic_prep port=6 range=[63:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-127" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:127</a>.0-127.0&gt; [0x2ffe2a0] basic_prep range=[63:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-127" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:127</a>.0-127.0&gt; [0x2ffe5c0] bits=&#39;00000000000000000000000000111111&#39;(32) basic_prep range=[31:0] int=63
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-127" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:127</a>.0-127.0&gt; [0x2ffe770] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-39" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:39</a>.0-39.0&gt; [0x2ffe430] str=&#39;\spu_lsu_ldxa_illgl_va_w2&#39; output reg basic_prep port=7 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-41" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:41</a>.0-41.0&gt; [0x2ffe970] str=&#39;\spu_lsurpt1_stb_empty&#39; output reg basic_prep port=8 range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-132" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:132</a>.0-132.0&gt; [0x2ffeab0] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-132" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:132</a>.0-132.0&gt; [0x2ffedf0] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-132" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:132</a>.0-132.0&gt; [0x2ffefa0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-43" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:43</a>.0-43.0&gt; [0x2ffec60] str=&#39;\spu_lsurpt_cpx_data_out&#39; output reg basic_prep port=9 range=[134:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-134" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:134</a>.0-134.0&gt; [0x2fff150] basic_prep range=[134:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-134" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:134</a>.0-134.0&gt; [0x2fff470] bits=&#39;00000000000000000000000010000110&#39;(32) basic_prep range=[31:0] int=134
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-134" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:134</a>.0-134.0&gt; [0x2fff620] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-45" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:45</a>.0-45.0&gt; [0x2fff7d0] str=&#39;\spu_ifu_ttype_tid_w2&#39; output reg basic_prep port=10 range=[1:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-136" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:136</a>.0-136.0&gt; [0x2fff8f0] basic_prep range=[1:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-136" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:136</a>.0-136.0&gt; [0x2fffbc0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-136" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:136</a>.0-136.0&gt; [0x2fffd70] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-47" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:47</a>.0-47.0&gt; [0x2fffa30] str=&#39;\spu_lsu_unc_error_w2&#39; output reg basic_prep port=11 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-49" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:49</a>.0-49.0&gt; [0x2ffff20] str=&#39;\spu_ifu_err_addr_w2&#39; output reg basic_prep port=12 range=[39:4]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-140" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:140</a>.0-140.0&gt; [0x3000060] basic_prep range=[39:4]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-140" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:140</a>.0-140.0&gt; [0x30003a0] bits=&#39;00000000000000000000000000100111&#39;(32) basic_prep range=[31:0] int=39
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-140" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:140</a>.0-140.0&gt; [0x3000550] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-51" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:51</a>.0-51.0&gt; [0x3000210] str=&#39;\spu_lsu_stxa_ack_tid&#39; output reg basic_prep port=13 range=[1:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-142" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:142</a>.0-142.0&gt; [0x3000700] basic_prep range=[1:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-142" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:142</a>.0-142.0&gt; [0x3000a20] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-142" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:142</a>.0-142.0&gt; [0x3000bd0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-55" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:55</a>.0-55.0&gt; [0x3000890] str=&#39;\spu_ctl_ldxa_illgl_va_w&#39; input basic_prep port=14 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-57" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:57</a>.0-57.0&gt; [0x3000dd0] str=&#39;\spu_madp_ldxa_data&#39; input basic_prep port=15 range=[63:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-95" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:95</a>.0-95.0&gt; [0x3000f10] basic_prep range=[63:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-95" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:95</a>.0-95.0&gt; [0x3001250] bits=&#39;00000000000000000000000000111111&#39;(32) basic_prep range=[31:0] int=63
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-95" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:95</a>.0-95.0&gt; [0x3001400] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-59" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:59</a>.0-59.0&gt; [0x30010c0] str=&#39;\spu_ldstreq_pcx&#39; input basic_prep port=16 range=[122:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-97" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:97</a>.0-97.0&gt; [0x30015b0] basic_prep range=[122:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-97" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:97</a>.0-97.0&gt; [0x30018d0] bits=&#39;00000000000000000000000001111010&#39;(32) basic_prep range=[31:0] int=122
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-97" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:97</a>.0-97.0&gt; [0x3001a80] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-61" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:61</a>.0-61.0&gt; [0x3001740] str=&#39;\spu_ctl_ldxa_data_vld_w2&#39; input basic_prep port=17 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-62" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:62</a>.0-62.0&gt; [0x3001d90] str=&#39;\spu_ctl_ldxa_tid_w2&#39; input basic_prep port=18 range=[1:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-100" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:100</a>.0-100.0&gt; [0x3001ed0] basic_prep range=[1:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-100" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:100</a>.0-100.0&gt; [0x3002210] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-100" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:100</a>.0-100.0&gt; [0x30023c0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-65" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:65</a>.0-65.0&gt; [0x3002080] str=&#39;\exu_lsu_rs3_data_e&#39; input basic_prep port=19 range=[63:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-103" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:103</a>.0-103.0&gt; [0x3002570] basic_prep range=[63:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-103" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:103</a>.0-103.0&gt; [0x3002890] bits=&#39;00000000000000000000000000111111&#39;(32) basic_prep range=[31:0] int=63
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-103" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:103</a>.0-103.0&gt; [0x3002a40] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-67" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:67</a>.0-67.0&gt; [0x3002700] str=&#39;\lsu_spu_stb_empty&#39; input basic_prep port=20 range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-107" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:107</a>.0-107.0&gt; [0x3002bf0] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-107" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:107</a>.0-107.0&gt; [0x3002f10] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-107" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:107</a>.0-107.0&gt; [0x30030c0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-69" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:69</a>.0-69.0&gt; [0x3002d80] str=&#39;\spu_lsurpt_cpx_data_in&#39; input basic_prep port=21 range=[134:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-109" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:109</a>.0-109.0&gt; [0x3003270] basic_prep range=[134:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-109" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:109</a>.0-109.0&gt; [0x3003590] bits=&#39;00000000000000000000000010000110&#39;(32) basic_prep range=[31:0] int=134
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-109" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:109</a>.0-109.0&gt; [0x3003740] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-71" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:71</a>.0-71.0&gt; [0x3003400] str=&#39;\spu_wen_pcx_wen&#39; input basic_prep port=22 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-72" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:72</a>.0-72.0&gt; [0x30038f0] str=&#39;\spu_wen_pcx_7170_sel&#39; input basic_prep port=23 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-74" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:74</a>.0-74.0&gt; [0x3003a60] str=&#39;\spu_ifu_ttype_tid_w&#39; input basic_prep port=24 range=[1:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-114" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:114</a>.0-114.0&gt; [0x3003be0] basic_prep range=[1:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-114" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:114</a>.0-114.0&gt; [0x3003f20] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-114" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:114</a>.0-114.0&gt; [0x30040d0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-76" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:76</a>.0-76.0&gt; [0x3003d90] str=&#39;\spu_lsu_unc_error_w&#39; input basic_prep port=25 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-78" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:78</a>.0-78.0&gt; [0x30042d0] str=&#39;\spu_lsu_stxa_ack_tid_ctl&#39; input basic_prep port=26 range=[1:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-118" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:118</a>.0-118.0&gt; [0x3004410] basic_prep range=[1:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-118" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:118</a>.0-118.0&gt; [0x3004750] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-118" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:118</a>.0-118.0&gt; [0x3004900] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-82" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:82</a>.0-82.0&gt; [0x30045c0] str=&#39;\si&#39; input basic_prep port=27 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-82" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:82</a>.0-82.0&gt; [0x3004b00] str=&#39;\se&#39; input basic_prep port=28 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-85" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:85</a>.0-85.0&gt; [0x3004c70] str=&#39;\reset_l&#39; input basic_prep port=29 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-86" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:86</a>.0-86.0&gt; [0x3004e00] str=&#39;\rclk&#39; input basic_prep port=30 range=[0:0]
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-149" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:149</a>.0-149.0&gt; [0x3004fb0] str=&#39;\pcx_ff&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3005ad0] str=&#39;\work_spu_lsurpt1::dffe_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-149" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:149</a>.0-149.0&gt; [0x3005c10] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-149" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:149</a>.0-149.0&gt; [0x3005d30 -&gt; 0x3062750] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-149" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:149</a>.0-149.0&gt; [0x3005f30] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-149" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:149</a>.0-149.0&gt; [0x3006050 -&gt; 0x3062750] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-149" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:149</a>.0-149.0&gt; [0x3006230] str=&#39;\en&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-149" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:149</a>.0-149.0&gt; [0x3006350 -&gt; 0x3003400] str=&#39;\spu_wen_pcx_wen&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-149" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:149</a>.0-149.0&gt; [0x3006550] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-149" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:149</a>.0-149.0&gt; [0x3006670 -&gt; 0x3004e00] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-149" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:149</a>.0-149.0&gt; [0x30068c0] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-149" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:149</a>.0-149.0&gt; [0x30069e0 -&gt; 0x3062750] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-149" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:149</a>.0-149.0&gt; [0x3006be0] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-149" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:149</a>.0-149.0&gt; [0x3006d00 -&gt; 0x30045c0] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-149" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:149</a>.0-149.0&gt; [0x3006f00] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-149" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:149</a>.0-149.0&gt; [0x3007020 -&gt; 0x2ffc670] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-160" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:160</a>.0-160.0&gt; [0x3007200] str=&#39;\pcx_7170_ff&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3007370] str=&#39;\work_spu_lsurpt1::dffe_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-160" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:160</a>.0-160.0&gt; [0x30074d0] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-160" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:160</a>.0-160.0&gt; [0x30075f0 -&gt; 0x30010c0] str=&#39;\spu_ldstreq_pcx&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-160" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:160</a>.0-160.0&gt; [0x30077f0] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-160" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:160</a>.0-160.0&gt; [0x3007910 -&gt; 0x30376b0] str=&#39;\spu_ldstreq_pcx_q&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-160" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:160</a>.0-160.0&gt; [0x3007af0] str=&#39;\en&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-160" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:160</a>.0-160.0&gt; [0x3007c10 -&gt; 0x3003400] str=&#39;\spu_wen_pcx_wen&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-160" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:160</a>.0-160.0&gt; [0x3007e10] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-160" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:160</a>.0-160.0&gt; [0x3007f30 -&gt; 0x3004e00] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-160" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:160</a>.0-160.0&gt; [0x3008180] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-160" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:160</a>.0-160.0&gt; [0x30082a0 -&gt; 0x3062750] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-160" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:160</a>.0-160.0&gt; [0x30084a0] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-160" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:160</a>.0-160.0&gt; [0x30085c0 -&gt; 0x30045c0] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-160" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:160</a>.0-160.0&gt; [0x30087c0] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-160" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:160</a>.0-160.0&gt; [0x30088e0 -&gt; 0x2ffc670] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-166" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:166</a>.0-166.0&gt; [0x3008ac0] str=&#39;\pcx_7170_mx&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3009250] str=&#39;\work_spu_lsurpt1::dp_mux2es&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-166" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:166</a>.0-166.0&gt; [0x3009370] str=&#39;\in0&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-166" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:166</a>.0-166.0&gt; [0x3009490 -&gt; 0x30376b0] str=&#39;\spu_ldstreq_pcx_q&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-166" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:166</a>.0-166.0&gt; [0x3009690] str=&#39;\in1&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-166" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:166</a>.0-166.0&gt; [0x30097b0 -&gt; 0x30010c0] str=&#39;\spu_ldstreq_pcx&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-166" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:166</a>.0-166.0&gt; [0x3009990] str=&#39;\sel&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-166" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:166</a>.0-166.0&gt; [0x3009ab0 -&gt; 0x30038f0] str=&#39;\spu_wen_pcx_7170_sel&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-166" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:166</a>.0-166.0&gt; [0x3009cb0] str=&#39;\dout&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-166" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:166</a>.0-166.0&gt; [0x3009dd0 -&gt; 0x2ffd6e0] str=&#39;\spu_lsu_ldst_pckt&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-181" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:181</a>.0-181.0&gt; [0x300a210] str=&#39;\ldxa_data_ff&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x300ac30] str=&#39;\work_spu_lsurpt1::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-181" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:181</a>.0-181.0&gt; [0x300ad50] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-181" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:181</a>.0-181.0&gt; [0x300ae70 -&gt; 0x3000dd0] str=&#39;\spu_madp_ldxa_data&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-181" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:181</a>.0-181.0&gt; [0x300b050] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-181" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:181</a>.0-181.0&gt; [0x300b170 -&gt; 0x2ffc8c0] str=&#39;\spu_lsu_ldxa_data_w2&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-181" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:181</a>.0-181.0&gt; [0x300b350] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-181" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:181</a>.0-181.0&gt; [0x300b470 -&gt; 0x3004e00] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-181" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:181</a>.0-181.0&gt; [0x300b670] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-181" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:181</a>.0-181.0&gt; [0x300b790 -&gt; 0x3062750] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-181" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:181</a>.0-181.0&gt; [0x300b9e0] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-181" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:181</a>.0-181.0&gt; [0x300bb00 -&gt; 0x30045c0] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-181" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:181</a>.0-181.0&gt; [0x300bd00] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-181" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:181</a>.0-181.0&gt; [0x300be20 -&gt; 0x2ffc670] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-187" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:187</a>.0-187.0&gt; [0x300c000] str=&#39;\ldxa_tid_ff&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x300c120] str=&#39;\work_spu_lsurpt1::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-187" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:187</a>.0-187.0&gt; [0x300c280] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-187" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:187</a>.0-187.0&gt; [0x300c3a0 -&gt; 0x3001d90] str=&#39;\spu_ctl_ldxa_tid_w2&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-187" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:187</a>.0-187.0&gt; [0x300c5a0] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-187" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:187</a>.0-187.0&gt; [0x300c6c0 -&gt; 0x2ffd410] str=&#39;\spu_lsu_ldxa_tid_w2&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-187" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:187</a>.0-187.0&gt; [0x300c8a0] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-187" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:187</a>.0-187.0&gt; [0x300c9c0 -&gt; 0x3004e00] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-187" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:187</a>.0-187.0&gt; [0x300cbc0] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-187" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:187</a>.0-187.0&gt; [0x300cce0 -&gt; 0x3062750] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-187" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:187</a>.0-187.0&gt; [0x300cf30] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-187" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:187</a>.0-187.0&gt; [0x300d050 -&gt; 0x30045c0] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-187" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:187</a>.0-187.0&gt; [0x300d250] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-187" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:187</a>.0-187.0&gt; [0x302b5e0 -&gt; 0x2ffc670] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-196" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:196</a>.0-196.0&gt; [0x302b700] str=&#39;\ldxa_vld_ff&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x302c220] str=&#39;\work_spu_lsurpt1::dffr_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-196" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:196</a>.0-196.0&gt; [0x302c340] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-196" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:196</a>.0-196.0&gt; [0x302c460 -&gt; 0x3001740] str=&#39;\spu_ctl_ldxa_data_vld_w2&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-196" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:196</a>.0-196.0&gt; [0x302c660] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-196" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:196</a>.0-196.0&gt; [0x302c780 -&gt; 0x2ffce70] str=&#39;\spu_lsu_ldxa_data_vld_w2&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-196" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:196</a>.0-196.0&gt; [0x302c960] str=&#39;\rst&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-196" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:196</a>.0-196.0&gt; [0x302ca80 -&gt; 0x3037940] str=&#39;\reset&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-196" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:196</a>.0-196.0&gt; [0x302cc80] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-196" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:196</a>.0-196.0&gt; [0x302cda0 -&gt; 0x3004e00] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-196" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:196</a>.0-196.0&gt; [0x302cff0] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-196" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:196</a>.0-196.0&gt; [0x302d110 -&gt; 0x3062750] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-196" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:196</a>.0-196.0&gt; [0x302d310] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-196" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:196</a>.0-196.0&gt; [0x302d430 -&gt; 0x30045c0] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-196" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:196</a>.0-196.0&gt; [0x302d630] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-196" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:196</a>.0-196.0&gt; [0x302d750 -&gt; 0x2ffc670] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-203" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:203</a>.0-203.0&gt; [0x302d930] str=&#39;\illgl_va_ff&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x302daa0] str=&#39;\work_spu_lsurpt1::dffr_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-203" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:203</a>.0-203.0&gt; [0x302dc00] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-203" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:203</a>.0-203.0&gt; [0x302dd20 -&gt; 0x3000890] str=&#39;\spu_ctl_ldxa_illgl_va_w&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-203" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:203</a>.0-203.0&gt; [0x302ded0] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-203" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:203</a>.0-203.0&gt; [0x302dff0 -&gt; 0x2ffe430] str=&#39;\spu_lsu_ldxa_illgl_va_w2&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-203" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:203</a>.0-203.0&gt; [0x302e110] str=&#39;\rst&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-203" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:203</a>.0-203.0&gt; [0x302e230 -&gt; 0x3037940] str=&#39;\reset&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-203" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:203</a>.0-203.0&gt; [0x302e350] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-203" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:203</a>.0-203.0&gt; [0x302e470 -&gt; 0x3004e00] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-203" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:203</a>.0-203.0&gt; [0x302e590] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-203" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:203</a>.0-203.0&gt; [0x302e6b0 -&gt; 0x3062750] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-203" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:203</a>.0-203.0&gt; [0x302e7d0] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-203" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:203</a>.0-203.0&gt; [0x302e8f0 -&gt; 0x30045c0] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-203" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:203</a>.0-203.0&gt; [0x302ea60] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-203" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:203</a>.0-203.0&gt; [0x302eb80 -&gt; 0x2ffc670] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-214" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:214</a>.0-214.0&gt; [0x302ed40] str=&#39;\exu_rs3_data_e_ff&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x302ee60] str=&#39;\work_spu_lsurpt1::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-214" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:214</a>.0-214.0&gt; [0x302ef80] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-214" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:214</a>.0-214.0&gt; [0x302f0a0 -&gt; 0x3002080] str=&#39;\exu_lsu_rs3_data_e&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-214" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:214</a>.0-214.0&gt; [0x302f260] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-214" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:214</a>.0-214.0&gt; [0x302f380 -&gt; 0x3037de0] str=&#39;\spu_lsurpt1_rs3_data_m&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-214" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:214</a>.0-214.0&gt; [0x302f540] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-214" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:214</a>.0-214.0&gt; [0x302f660 -&gt; 0x3004e00] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-214" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:214</a>.0-214.0&gt; [0x302f820] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-214" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:214</a>.0-214.0&gt; [0x302f940 -&gt; 0x3062750] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-214" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:214</a>.0-214.0&gt; [0x302fb50] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-214" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:214</a>.0-214.0&gt; [0x302fc70 -&gt; 0x30045c0] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-214" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:214</a>.0-214.0&gt; [0x302fe30] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-214" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:214</a>.0-214.0&gt; [0x302ff50 -&gt; 0x2ffc670] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-220" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:220</a>.0-220.0&gt; [0x3030110] str=&#39;\spu_rs3_data_m_ff&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3030230] str=&#39;\work_spu_lsurpt1::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-220" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:220</a>.0-220.0&gt; [0x3030350] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-220" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:220</a>.0-220.0&gt; [0x3030470 -&gt; 0x3037de0] str=&#39;\spu_lsurpt1_rs3_data_m&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-220" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:220</a>.0-220.0&gt; [0x3030630] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-220" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:220</a>.0-220.0&gt; [0x3030750 -&gt; 0x3038070] str=&#39;\spu_lsurpt1_rs3_data_g&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-220" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:220</a>.0-220.0&gt; [0x3030910] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-220" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:220</a>.0-220.0&gt; [0x3030a30 -&gt; 0x3004e00] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-220" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:220</a>.0-220.0&gt; [0x3030bf0] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-220" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:220</a>.0-220.0&gt; [0x3030d10 -&gt; 0x3062750] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-220" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:220</a>.0-220.0&gt; [0x3030f20] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-220" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:220</a>.0-220.0&gt; [0x3031040 -&gt; 0x30045c0] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-220" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:220</a>.0-220.0&gt; [0x3031200] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-220" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:220</a>.0-220.0&gt; [0x3031320 -&gt; 0x2ffc670] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-226" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:226</a>.0-226.0&gt; [0x30314e0] str=&#39;\spu_rs3_data_g_ff&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3031600] str=&#39;\work_spu_lsurpt1::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-226" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:226</a>.0-226.0&gt; [0x3031720] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-226" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:226</a>.0-226.0&gt; [0x3031840 -&gt; 0x3038070] str=&#39;\spu_lsurpt1_rs3_data_g&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-226" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:226</a>.0-226.0&gt; [0x30319b0] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-226" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:226</a>.0-226.0&gt; [0x3031ad0 -&gt; 0x2ffdd60] str=&#39;\spu_lsurpt1_rs3_data_g2&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-226" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:226</a>.0-226.0&gt; [0x3031c90] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-226" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:226</a>.0-226.0&gt; [0x3031db0 -&gt; 0x3004e00] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-226" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:226</a>.0-226.0&gt; [0x3031f70] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-226" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:226</a>.0-226.0&gt; [0x3032090 -&gt; 0x3062750] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-226" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:226</a>.0-226.0&gt; [0x30322a0] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-226" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:226</a>.0-226.0&gt; [0x30323c0 -&gt; 0x30045c0] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-226" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:226</a>.0-226.0&gt; [0x3032580] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-226" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:226</a>.0-226.0&gt; [0x30326a0 -&gt; 0x2ffc670] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-238" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:238</a>.0-238.0&gt; [0x3032860] str=&#39;\lsu_spu_stb_empty_ff&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3032980] str=&#39;\work_spu_lsurpt1::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-238" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:238</a>.0-238.0&gt; [0x3032aa0] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-238" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:238</a>.0-238.0&gt; [0x3032bc0 -&gt; 0x3002700] str=&#39;\lsu_spu_stb_empty&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-238" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:238</a>.0-238.0&gt; [0x3032d30] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-238" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:238</a>.0-238.0&gt; [0x3032e50 -&gt; 0x2ffe970] str=&#39;\spu_lsurpt1_stb_empty&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-238" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:238</a>.0-238.0&gt; [0x3033010] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-238" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:238</a>.0-238.0&gt; [0x3033130 -&gt; 0x3004e00] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-238" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:238</a>.0-238.0&gt; [0x30332f0] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-238" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:238</a>.0-238.0&gt; [0x3033410 -&gt; 0x3062750] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-238" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:238</a>.0-238.0&gt; [0x3033620] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-238" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:238</a>.0-238.0&gt; [0x3033740 -&gt; 0x30045c0] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-238" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:238</a>.0-238.0&gt; [0x3033900] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-238" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:238</a>.0-238.0&gt; [0x3033a20 -&gt; 0x2ffc670] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-259" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:259</a>.0-259.0&gt; [0x3033be0] str=&#39;\spu_ifu_ttype_tid_w2_ff&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3033d00] str=&#39;\work_spu_lsurpt1::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-259" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:259</a>.0-259.0&gt; [0x3033e20] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-259" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:259</a>.0-259.0&gt; [0x3033f40 -&gt; 0x3003a60] str=&#39;\spu_ifu_ttype_tid_w&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-259" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:259</a>.0-259.0&gt; [0x30340b0] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-259" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:259</a>.0-259.0&gt; [0x30341d0 -&gt; 0x2fff7d0] str=&#39;\spu_ifu_ttype_tid_w2&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-259" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:259</a>.0-259.0&gt; [0x3034390] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-259" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:259</a>.0-259.0&gt; [0x30344b0 -&gt; 0x3004e00] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-259" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:259</a>.0-259.0&gt; [0x3034670] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-259" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:259</a>.0-259.0&gt; [0x3034790 -&gt; 0x3004b00] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-259" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:259</a>.0-259.0&gt; [0x30349a0] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-259" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:259</a>.0-259.0&gt; [0x3034ac0 -&gt; 0x30045c0] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-259" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:259</a>.0-259.0&gt; [0x3034c80] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-259" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:259</a>.0-259.0&gt; [0x3034da0 -&gt; 0x2ffc670] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-265" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:265</a>.0-265.0&gt; [0x3034f60] str=&#39;\spu_lsu_unc_error_w2_ff&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3035080] str=&#39;\work_spu_lsurpt1::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-265" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:265</a>.0-265.0&gt; [0x30351a0] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-265" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:265</a>.0-265.0&gt; [0x30352c0 -&gt; 0x3003d90] str=&#39;\spu_lsu_unc_error_w&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-265" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:265</a>.0-265.0&gt; [0x3035430] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-265" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:265</a>.0-265.0&gt; [0x3035550 -&gt; 0x2fffa30] str=&#39;\spu_lsu_unc_error_w2&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-265" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:265</a>.0-265.0&gt; [0x3035710] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-265" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:265</a>.0-265.0&gt; [0x3035830 -&gt; 0x3004e00] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-265" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:265</a>.0-265.0&gt; [0x30359f0] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-265" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:265</a>.0-265.0&gt; [0x3035b10 -&gt; 0x3004b00] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-265" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:265</a>.0-265.0&gt; [0x3035d20] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-265" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:265</a>.0-265.0&gt; [0x3035e40 -&gt; 0x30045c0] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-265" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:265</a>.0-265.0&gt; [0x3036000] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-265" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:265</a>.0-265.0&gt; [0x3036120 -&gt; 0x2ffc670] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-270" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:270</a>.0-270.0&gt; [0x30362e0] str=&#39;\spu_lsu_stxa_ack_tid_ff&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3036400] str=&#39;\work_spu_lsurpt1::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-270" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:270</a>.0-270.0&gt; [0x3036520] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-270" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:270</a>.0-270.0&gt; [0x3036640 -&gt; 0x30042d0] str=&#39;\spu_lsu_stxa_ack_tid_ctl&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-270" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:270</a>.0-270.0&gt; [0x3036800] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-270" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:270</a>.0-270.0&gt; [0x3036920 -&gt; 0x3000210] str=&#39;\spu_lsu_stxa_ack_tid&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-270" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:270</a>.0-270.0&gt; [0x3036ae0] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-270" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:270</a>.0-270.0&gt; [0x3036c00 -&gt; 0x3004e00] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-270" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:270</a>.0-270.0&gt; [0x3036dc0] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-270" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:270</a>.0-270.0&gt; [0x3036ee0 -&gt; 0x3004b00] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-270" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:270</a>.0-270.0&gt; [0x30370f0] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-270" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:270</a>.0-270.0&gt; [0x3037210 -&gt; 0x30045c0] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-270" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:270</a>.0-270.0&gt; [0x30373d0] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-270" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:270</a>.0-270.0&gt; [0x30374f0 -&gt; 0x2ffc670] str=&#39;\so&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-159" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:159</a>.0-159.0&gt; [0x30376b0] str=&#39;\spu_ldstreq_pcx_q&#39; basic_prep range=[71:70]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-159" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:159</a>.0-159.0&gt; [0x30377d0] basic_prep range=[71:70]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-159" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:159</a>.0-159.0&gt; [0x3037ab0] bits=&#39;00000000000000000000000001000111&#39;(32) basic_prep range=[31:0] int=71
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-159" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:159</a>.0-159.0&gt; [0x3037c20] bits=&#39;00000000000000000000000001000110&#39;(32) basic_prep range=[31:0] int=70
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-194" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:194</a>.0-194.0&gt; [0x3037940] str=&#39;\reset&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-212" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:212</a>.0-212.0&gt; [0x3037de0] str=&#39;\spu_lsurpt1_rs3_data_m&#39; basic_prep range=[63:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-212" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:212</a>.0-212.0&gt; [0x3037f00] basic_prep range=[63:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-212" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:212</a>.0-212.0&gt; [0x30381e0] bits=&#39;00000000000000000000000000111111&#39;(32) basic_prep range=[31:0] int=63
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-212" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:212</a>.0-212.0&gt; [0x3038350] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-212" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:212</a>.0-212.0&gt; [0x3038070] str=&#39;\spu_lsurpt1_rs3_data_g&#39; basic_prep range=[63:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-212" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:212</a>.0-212.0&gt; [0x30384c0] basic_prep range=[63:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-212" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:212</a>.0-212.0&gt; [0x30387a0] bits=&#39;00000000000000000000000000111111&#39;(32) basic_prep range=[31:0] int=63
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-212" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:212</a>.0-212.0&gt; [0x3038910] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-173" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:173</a>.0-173.0&gt; [0x3038bf0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-173" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:173</a>.0-173.0&gt; [0x30397e0 -&gt; 0x2ffff20] str=&#39;\spu_ifu_err_addr_w2&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-173" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:173</a>.0-173.0&gt; [0x3039940] basic_prep range=[39:8]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-173" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:173</a>.0-173.0&gt; [0x3039ba0] bits=&#39;00000000000000000000000000100111&#39;(32) basic_prep range=[31:0] int=39
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-173" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:173</a>.0-173.0&gt; [0x3039d50] bits=&#39;00000000000000000000000000001000&#39;(32) basic_prep range=[31:0] int=8
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-173" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:173</a>.0-173.0&gt; [0x3039a80 -&gt; 0x30010c0] str=&#39;\spu_ldstreq_pcx&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-173" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:173</a>.0-173.0&gt; [0x3039f00] basic_prep range=[103:72]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-173" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:173</a>.0-173.0&gt; [0x303a200] bits=&#39;00000000000000000000000001100111&#39;(32) basic_prep range=[31:0] int=103
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-173" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:173</a>.0-173.0&gt; [0x303a3b0] bits=&#39;00000000000000000000000001001000&#39;(32) basic_prep range=[31:0] int=72
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-174" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:174</a>.0-174.0&gt; [0x303a090] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-174" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:174</a>.0-174.0&gt; [0x303a560 -&gt; 0x2ffff20] str=&#39;\spu_ifu_err_addr_w2&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-174" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:174</a>.0-174.0&gt; [0x2ffbb90] basic_prep range=[7:6]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-174" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:174</a>.0-174.0&gt; [0x303a7f0] bits=&#39;00000000000000000000000000000111&#39;(32) basic_prep range=[31:0] int=7
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-174" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:174</a>.0-174.0&gt; [0x303a910] bits=&#39;00000000000000000000000000000110&#39;(32) basic_prep range=[31:0] int=6
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-174" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:174</a>.0-174.0&gt; [0x303a6d0 -&gt; 0x30010c0] str=&#39;\spu_ldstreq_pcx&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-174" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:174</a>.0-174.0&gt; [0x303aa30] basic_prep range=[71:70]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-174" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:174</a>.0-174.0&gt; [0x303ac70] bits=&#39;00000000000000000000000001000111&#39;(32) basic_prep range=[31:0] int=71
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-174" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:174</a>.0-174.0&gt; [0x303ad90] bits=&#39;00000000000000000000000001000110&#39;(32) basic_prep range=[31:0] int=70
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-176" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:176</a>.0-176.0&gt; [0x303ab50] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-176" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:176</a>.0-176.0&gt; [0x303aeb0 -&gt; 0x2ffff20] str=&#39;\spu_ifu_err_addr_w2&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-176" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:176</a>.0-176.0&gt; [0x303afd0] basic_prep range=[5:4]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-176" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:176</a>.0-176.0&gt; [0x303b210] bits=&#39;00000000000000000000000000000101&#39;(32) basic_prep range=[31:0] int=5
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-176" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:176</a>.0-176.0&gt; [0x303b330] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-176" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:176</a>.0-176.0&gt; [0x303b0f0 -&gt; 0x30010c0] str=&#39;\spu_ldstreq_pcx&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-176" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:176</a>.0-176.0&gt; [0x303b450] basic_prep range=[69:68]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-176" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:176</a>.0-176.0&gt; [0x303b690] bits=&#39;00000000000000000000000001000101&#39;(32) basic_prep range=[31:0] int=69
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-176" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:176</a>.0-176.0&gt; [0x303b7b0] bits=&#39;00000000000000000000000001000100&#39;(32) basic_prep range=[31:0] int=68
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-194" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:194</a>.0-194.0&gt; [0x303b570] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-194" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:194</a>.0-194.0&gt; [0x303b8d0 -&gt; 0x3037940] str=&#39;\reset&#39; basic_prep
        AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-194" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:194</a>.0-194.0&gt; [0x303b9f0] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-194" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:194</a>.0-194.0&gt; [0x303bb10 -&gt; 0x3004c70] str=&#39;\reset_l&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-249" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:249</a>.0-249.0&gt; [0x303bc80] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-249" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:249</a>.0-249.0&gt; [0x303bda0 -&gt; 0x2ffec60] str=&#39;\spu_lsurpt_cpx_data_out&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-249" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:249</a>.0-249.0&gt; [0x303bf10] basic_prep range=[134:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-249" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:249</a>.0-249.0&gt; [0x303c150] bits=&#39;00000000000000000000000010000110&#39;(32) basic_prep range=[31:0] int=134
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-249" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:249</a>.0-249.0&gt; [0x303c270] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-249" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:249</a>.0-249.0&gt; [0x303c030 -&gt; 0x3002d80] str=&#39;\spu_lsurpt_cpx_data_in&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-249" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:249</a>.0-249.0&gt; [0x303c3e0] basic_prep range=[134:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-249" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:249</a>.0-249.0&gt; [0x303c620] bits=&#39;00000000000000000000000010000110&#39;(32) basic_prep range=[31:0] int=134
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-249" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:249</a>.0-249.0&gt; [0x303c740] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-0" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:0</a>.0-0.0&gt; [0x3062750] basic_prep
--- END OF AST DUMP ---
<a href="../../../../third_party/tests/utd-sv/spu_lsurpt1.v.html#l-149" target="file-frame">third_party/tests/utd-sv/spu_lsurpt1.v:149</a>: Warning: Identifier `&#39; is implicitly declared.
Generating RTLIL representation for module `\work_spu_lsurpt1::dffr_s&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x302b820] str=&#39;\work_spu_lsurpt1::dffr_s&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x302b940] str=&#39;\din&#39; port=61
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x302ba60] str=&#39;\q&#39; port=62
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x302bba0] str=&#39;\rst&#39; port=63
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x302bcc0] str=&#39;\clk&#39; port=64
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x302bde0] str=&#39;\se&#39; port=65
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x302bf50] str=&#39;\si&#39; port=66
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x302c070] str=&#39;\so&#39; port=67
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x302b820] str=&#39;\work_spu_lsurpt1::dffr_s&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x302b940] str=&#39;\din&#39; basic_prep port=61 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x302ba60] str=&#39;\q&#39; basic_prep port=62 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x302bba0] str=&#39;\rst&#39; basic_prep port=63 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x302bcc0] str=&#39;\clk&#39; basic_prep port=64 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x302bde0] str=&#39;\se&#39; basic_prep port=65 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x302bf50] str=&#39;\si&#39; basic_prep port=66 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x302c070] str=&#39;\so&#39; basic_prep port=67 range=[0:0]
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
ERROR: Module `work_spu_lsurpt1::dff_s&#39; referenced in module `work_spu_lsurpt1&#39; in cell `spu_lsu_stxa_ack_tid_ff&#39; does not have a port named &#39;so&#39;.

</pre>
</body>