// Seed: 2936491473
module module_0 (
    output supply1 id_0,
    input uwire id_1,
    input wand id_2,
    input tri1 id_3,
    input supply1 id_4,
    input tri id_5,
    input wand id_6,
    input tri1 id_7
);
  assign {id_2, 1'h0, id_4, 1} = id_3;
  supply0 id_9 = 1;
  always @(negedge 1'b0) id_0 = 1;
  assign id_9 = id_1;
  tri0 id_10 = 1'b0;
endmodule
macromodule module_1 (
    input wand id_0,
    output supply1 id_1,
    output supply0 id_2,
    input supply1 id_3,
    input supply0 id_4,
    output wor id_5,
    output wire id_6,
    input wand id_7,
    output supply1 id_8,
    inout tri id_9,
    input wor id_10,
    input tri1 id_11,
    input tri id_12,
    output wand id_13,
    output supply1 id_14,
    output wand id_15,
    output wire id_16
);
  assign id_6 = id_3;
  module_0(
      id_6, id_11, id_3, id_12, id_4, id_4, id_0, id_12
  );
endmodule
