{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1481620188942 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1481620188957 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 13 17:09:48 2016 " "Processing started: Tue Dec 13 17:09:48 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1481620188957 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1481620188957 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ddsgenerator -c ddsgenerator " "Command: quartus_map --read_settings_files=on --write_settings_files=off ddsgenerator -c ddsgenerator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1481620188957 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1481620189801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddsgenerator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ddsgenerator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddsgenerator " "Found entity 1: ddsgenerator" {  } { { "ddsgenerator.bdf" "" { Schematic "C:/altera/project/ddsgenerator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481620231613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481620231613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romchoose.v 1 1 " "Found 1 design units, including 1 entities, in source file romchoose.v" { { "Info" "ISGN_ENTITY_NAME" "1 romchoose " "Found entity 1: romchoose" {  } { { "romchoose.v" "" { Text "C:/altera/project/romchoose.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481620231660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481620231660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/altera/project/pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481620231660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481620231660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_0002 " "Found entity 1: pll_0002" {  } { { "pll/pll_0002.v" "" { Text "C:/altera/project/pll/pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481620231675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481620231675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phaseadd.v 1 1 " "Found 1 design units, including 1 entities, in source file phaseadd.v" { { "Info" "ISGN_ENTITY_NAME" "1 phaseadd " "Found entity 1: phaseadd" {  } { { "phaseadd.v" "" { Text "C:/altera/project/phaseadd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481620231675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481620231675 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "22 keygenerator.v(28) " "Verilog HDL Expression warning at keygenerator.v(28): truncated literal to match 22 bits" {  } { { "keygenerator.v" "" { Text "C:/altera/project/keygenerator.v" 28 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1481620231675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keygenerator.v 1 1 " "Found 1 design units, including 1 entities, in source file keygenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 keygenerator " "Found entity 1: keygenerator" {  } { { "keygenerator.v" "" { Text "C:/altera/project/keygenerator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481620231691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481620231691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freshow.v 1 1 " "Found 1 design units, including 1 entities, in source file freshow.v" { { "Info" "ISGN_ENTITY_NAME" "1 freshow " "Found entity 1: freshow" {  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481620231691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481620231691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sinrom.v 1 1 " "Found 1 design units, including 1 entities, in source file sinrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 sinrom " "Found entity 1: sinrom" {  } { { "sinrom.v" "" { Text "C:/altera/project/sinrom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481620231691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481620231691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "square.v 1 1 " "Found 1 design units, including 1 entities, in source file square.v" { { "Info" "ISGN_ENTITY_NAME" "1 square " "Found entity 1: square" {  } { { "square.v" "" { Text "C:/altera/project/square.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481620231691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481620231691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triangle.v 1 1 " "Found 1 design units, including 1 entities, in source file triangle.v" { { "Info" "ISGN_ENTITY_NAME" "1 triangle " "Found entity 1: triangle" {  } { { "triangle.v" "" { Text "C:/altera/project/triangle.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481620231691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481620231691 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ddsgenerator " "Elaborating entity \"ddsgenerator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1481620232082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "romchoose romchoose:inst4 " "Elaborating entity \"romchoose\" for hierarchy \"romchoose:inst4\"" {  } { { "ddsgenerator.bdf" "inst4" { Schematic "C:/altera/project/ddsgenerator.bdf" { { 232 552 752 344 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620232144 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q1 romchoose.v(18) " "Verilog HDL Always Construct warning at romchoose.v(18): variable \"q1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "romchoose.v" "" { Text "C:/altera/project/romchoose.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1481620232160 "|ddsgenerator|romchoose:inst4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q2 romchoose.v(19) " "Verilog HDL Always Construct warning at romchoose.v(19): variable \"q2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "romchoose.v" "" { Text "C:/altera/project/romchoose.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1481620232160 "|ddsgenerator|romchoose:inst4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q3 romchoose.v(20) " "Verilog HDL Always Construct warning at romchoose.v(20): variable \"q3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "romchoose.v" "" { Text "C:/altera/project/romchoose.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1481620232160 "|ddsgenerator|romchoose:inst4"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "romchoose.v(17) " "Verilog HDL Case Statement warning at romchoose.v(17): incomplete case statement has no default case item" {  } { { "romchoose.v" "" { Text "C:/altera/project/romchoose.v" 17 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1481620232160 "|ddsgenerator|romchoose:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "signalout romchoose.v(15) " "Verilog HDL Always Construct warning at romchoose.v(15): inferring latch(es) for variable \"signalout\", which holds its previous value in one or more paths through the always construct" {  } { { "romchoose.v" "" { Text "C:/altera/project/romchoose.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1481620232160 "|ddsgenerator|romchoose:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signalout\[0\] romchoose.v(15) " "Inferred latch for \"signalout\[0\]\" at romchoose.v(15)" {  } { { "romchoose.v" "" { Text "C:/altera/project/romchoose.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481620232160 "|ddsgenerator|romchoose:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signalout\[1\] romchoose.v(15) " "Inferred latch for \"signalout\[1\]\" at romchoose.v(15)" {  } { { "romchoose.v" "" { Text "C:/altera/project/romchoose.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481620232160 "|ddsgenerator|romchoose:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signalout\[2\] romchoose.v(15) " "Inferred latch for \"signalout\[2\]\" at romchoose.v(15)" {  } { { "romchoose.v" "" { Text "C:/altera/project/romchoose.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481620232160 "|ddsgenerator|romchoose:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signalout\[3\] romchoose.v(15) " "Inferred latch for \"signalout\[3\]\" at romchoose.v(15)" {  } { { "romchoose.v" "" { Text "C:/altera/project/romchoose.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481620232160 "|ddsgenerator|romchoose:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signalout\[4\] romchoose.v(15) " "Inferred latch for \"signalout\[4\]\" at romchoose.v(15)" {  } { { "romchoose.v" "" { Text "C:/altera/project/romchoose.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481620232160 "|ddsgenerator|romchoose:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signalout\[5\] romchoose.v(15) " "Inferred latch for \"signalout\[5\]\" at romchoose.v(15)" {  } { { "romchoose.v" "" { Text "C:/altera/project/romchoose.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481620232160 "|ddsgenerator|romchoose:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signalout\[6\] romchoose.v(15) " "Inferred latch for \"signalout\[6\]\" at romchoose.v(15)" {  } { { "romchoose.v" "" { Text "C:/altera/project/romchoose.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481620232160 "|ddsgenerator|romchoose:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signalout\[7\] romchoose.v(15) " "Inferred latch for \"signalout\[7\]\" at romchoose.v(15)" {  } { { "romchoose.v" "" { Text "C:/altera/project/romchoose.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481620232160 "|ddsgenerator|romchoose:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinrom romchoose:inst4\|sinrom:sin_inst " "Elaborating entity \"sinrom\" for hierarchy \"romchoose:inst4\|sinrom:sin_inst\"" {  } { { "romchoose.v" "sin_inst" { Text "C:/altera/project/romchoose.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620232176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram romchoose:inst4\|sinrom:sin_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"romchoose:inst4\|sinrom:sin_inst\|altsyncram:altsyncram_component\"" {  } { { "sinrom.v" "altsyncram_component" { Text "C:/altera/project/sinrom.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620232551 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "romchoose:inst4\|sinrom:sin_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"romchoose:inst4\|sinrom:sin_inst\|altsyncram:altsyncram_component\"" {  } { { "sinrom.v" "" { Text "C:/altera/project/sinrom.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481620232566 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "romchoose:inst4\|sinrom:sin_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"romchoose:inst4\|sinrom:sin_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620232566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620232566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620232566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sin.mif " "Parameter \"init_file\" = \"sin.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620232566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620232566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620232566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620232566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620232566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620232566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620232566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620232566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620232566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620232566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620232566 ""}  } { { "sinrom.v" "" { Text "C:/altera/project/sinrom.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1481620232566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d7f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d7f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d7f1 " "Found entity 1: altsyncram_d7f1" {  } { { "db/altsyncram_d7f1.tdf" "" { Text "C:/altera/project/db/altsyncram_d7f1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481620232738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481620232738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d7f1 romchoose:inst4\|sinrom:sin_inst\|altsyncram:altsyncram_component\|altsyncram_d7f1:auto_generated " "Elaborating entity \"altsyncram_d7f1\" for hierarchy \"romchoose:inst4\|sinrom:sin_inst\|altsyncram:altsyncram_component\|altsyncram_d7f1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620232738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square romchoose:inst4\|square:square_inst " "Elaborating entity \"square\" for hierarchy \"romchoose:inst4\|square:square_inst\"" {  } { { "romchoose.v" "square_inst" { Text "C:/altera/project/romchoose.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620232770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram romchoose:inst4\|square:square_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"romchoose:inst4\|square:square_inst\|altsyncram:altsyncram_component\"" {  } { { "square.v" "altsyncram_component" { Text "C:/altera/project/square.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620232785 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "romchoose:inst4\|square:square_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"romchoose:inst4\|square:square_inst\|altsyncram:altsyncram_component\"" {  } { { "square.v" "" { Text "C:/altera/project/square.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481620232833 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "romchoose:inst4\|square:square_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"romchoose:inst4\|square:square_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620232833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620232833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620232833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file square.mif " "Parameter \"init_file\" = \"square.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620232833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620232833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620232833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620232833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620232833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620232833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620232833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620232833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620232833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620232833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620232833 ""}  } { { "square.v" "" { Text "C:/altera/project/square.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1481620232833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_khf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_khf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_khf1 " "Found entity 1: altsyncram_khf1" {  } { { "db/altsyncram_khf1.tdf" "" { Text "C:/altera/project/db/altsyncram_khf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481620232894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481620232894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_khf1 romchoose:inst4\|square:square_inst\|altsyncram:altsyncram_component\|altsyncram_khf1:auto_generated " "Elaborating entity \"altsyncram_khf1\" for hierarchy \"romchoose:inst4\|square:square_inst\|altsyncram:altsyncram_component\|altsyncram_khf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620232894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangle romchoose:inst4\|triangle:tri_inst " "Elaborating entity \"triangle\" for hierarchy \"romchoose:inst4\|triangle:tri_inst\"" {  } { { "romchoose.v" "tri_inst" { Text "C:/altera/project/romchoose.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620232925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram romchoose:inst4\|triangle:tri_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"romchoose:inst4\|triangle:tri_inst\|altsyncram:altsyncram_component\"" {  } { { "triangle.v" "altsyncram_component" { Text "C:/altera/project/triangle.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620232941 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "romchoose:inst4\|triangle:tri_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"romchoose:inst4\|triangle:tri_inst\|altsyncram:altsyncram_component\"" {  } { { "triangle.v" "" { Text "C:/altera/project/triangle.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481620232957 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "romchoose:inst4\|triangle:tri_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"romchoose:inst4\|triangle:tri_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620232957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620232957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620232957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file tri.mif " "Parameter \"init_file\" = \"tri.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620232957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620232957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620232957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620232957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620232957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620232957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620232957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620232957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620232957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620232957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620232957 ""}  } { { "triangle.v" "" { Text "C:/altera/project/triangle.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1481620232957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i7f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i7f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i7f1 " "Found entity 1: altsyncram_i7f1" {  } { { "db/altsyncram_i7f1.tdf" "" { Text "C:/altera/project/db/altsyncram_i7f1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481620233035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481620233035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i7f1 romchoose:inst4\|triangle:tri_inst\|altsyncram:altsyncram_component\|altsyncram_i7f1:auto_generated " "Elaborating entity \"altsyncram_i7f1\" for hierarchy \"romchoose:inst4\|triangle:tri_inst\|altsyncram:altsyncram_component\|altsyncram_i7f1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620233035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:inst " "Elaborating entity \"pll\" for hierarchy \"pll:inst\"" {  } { { "ddsgenerator.bdf" "inst" { Schematic "C:/altera/project/ddsgenerator.bdf" { { 64 -720 -560 208 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620233035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_0002 pll:inst\|pll_0002:pll_inst " "Elaborating entity \"pll_0002\" for hierarchy \"pll:inst\|pll_0002:pll_inst\"" {  } { { "pll.v" "pll_inst" { Text "C:/altera/project/pll.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620233051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll:inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll:inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "pll/pll_0002.v" "altera_pll_i" { Text "C:/altera/project/pll/pll_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620233113 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1481620233129 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll:inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "pll/pll_0002.v" "" { Text "C:/altera/project/pll/pll_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481620233129 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll:inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620233129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620233129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620233129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620233129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 10.240000 MHz " "Parameter \"output_clock_frequency0\" = \"10.240000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620233129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620233129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620233129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620233129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620233129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620233129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620233129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620233129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620233129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620233129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620233129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620233129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620233129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620233129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620233129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620233129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620233129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620233129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620233129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620233129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620233129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620233129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620233129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620233129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620233129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620233129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620233129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620233129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620233129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620233129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620233129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620233129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620233129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620233129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620233129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620233129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620233129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620233129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620233129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620233129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620233129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620233129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620233129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620233129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620233129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620233129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620233129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620233129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620233129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620233129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620233129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620233129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620233129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620233129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620233129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620233129 ""}  } { { "pll/pll_0002.v" "" { Text "C:/altera/project/pll/pll_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1481620233129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "phaseadd phaseadd:inst5 " "Elaborating entity \"phaseadd\" for hierarchy \"phaseadd:inst5\"" {  } { { "ddsgenerator.bdf" "inst5" { Schematic "C:/altera/project/ddsgenerator.bdf" { { 248 112 288 328 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620233129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keygenerator keygenerator:inst1 " "Elaborating entity \"keygenerator\" for hierarchy \"keygenerator:inst1\"" {  } { { "ddsgenerator.bdf" "inst1" { Schematic "C:/altera/project/ddsgenerator.bdf" { { 264 -240 -72 376 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620233144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freshow freshow:inst8 " "Elaborating entity \"freshow\" for hierarchy \"freshow:inst8\"" {  } { { "ddsgenerator.bdf" "inst8" { Schematic "C:/altera/project/ddsgenerator.bdf" { { 456 96 280 568 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620233160 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 freshow.v(6) " "Verilog HDL assignment warning at freshow.v(6): truncated value with size 32 to match size of target (4)" {  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1481620233175 "|ddsgenerator|freshow:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 freshow.v(7) " "Verilog HDL assignment warning at freshow.v(7): truncated value with size 32 to match size of target (4)" {  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1481620233175 "|ddsgenerator|freshow:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 freshow.v(8) " "Verilog HDL assignment warning at freshow.v(8): truncated value with size 32 to match size of target (4)" {  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1481620233175 "|ddsgenerator|freshow:inst8"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "freshow.v(12) " "Verilog HDL Case Statement warning at freshow.v(12): incomplete case statement has no default case item" {  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 12 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1481620233175 "|ddsgenerator|freshow:inst8"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hundr freshow.v(10) " "Verilog HDL Always Construct warning at freshow.v(10): inferring latch(es) for variable \"hundr\", which holds its previous value in one or more paths through the always construct" {  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1481620233175 "|ddsgenerator|freshow:inst8"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "freshow.v(28) " "Verilog HDL Case Statement warning at freshow.v(28): incomplete case statement has no default case item" {  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 28 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1481620233175 "|ddsgenerator|freshow:inst8"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dec freshow.v(26) " "Verilog HDL Always Construct warning at freshow.v(26): inferring latch(es) for variable \"dec\", which holds its previous value in one or more paths through the always construct" {  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1481620233175 "|ddsgenerator|freshow:inst8"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "freshow.v(44) " "Verilog HDL Case Statement warning at freshow.v(44): incomplete case statement has no default case item" {  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 44 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1481620233175 "|ddsgenerator|freshow:inst8"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "uni freshow.v(42) " "Verilog HDL Always Construct warning at freshow.v(42): inferring latch(es) for variable \"uni\", which holds its previous value in one or more paths through the always construct" {  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1481620233175 "|ddsgenerator|freshow:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uni\[0\] freshow.v(42) " "Inferred latch for \"uni\[0\]\" at freshow.v(42)" {  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481620233175 "|ddsgenerator|freshow:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uni\[1\] freshow.v(42) " "Inferred latch for \"uni\[1\]\" at freshow.v(42)" {  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481620233175 "|ddsgenerator|freshow:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uni\[2\] freshow.v(42) " "Inferred latch for \"uni\[2\]\" at freshow.v(42)" {  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481620233175 "|ddsgenerator|freshow:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uni\[3\] freshow.v(42) " "Inferred latch for \"uni\[3\]\" at freshow.v(42)" {  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481620233175 "|ddsgenerator|freshow:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uni\[4\] freshow.v(42) " "Inferred latch for \"uni\[4\]\" at freshow.v(42)" {  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481620233175 "|ddsgenerator|freshow:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uni\[5\] freshow.v(42) " "Inferred latch for \"uni\[5\]\" at freshow.v(42)" {  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481620233175 "|ddsgenerator|freshow:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uni\[6\] freshow.v(42) " "Inferred latch for \"uni\[6\]\" at freshow.v(42)" {  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481620233175 "|ddsgenerator|freshow:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dec\[0\] freshow.v(26) " "Inferred latch for \"dec\[0\]\" at freshow.v(26)" {  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481620233175 "|ddsgenerator|freshow:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dec\[1\] freshow.v(26) " "Inferred latch for \"dec\[1\]\" at freshow.v(26)" {  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481620233175 "|ddsgenerator|freshow:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dec\[2\] freshow.v(26) " "Inferred latch for \"dec\[2\]\" at freshow.v(26)" {  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481620233175 "|ddsgenerator|freshow:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dec\[3\] freshow.v(26) " "Inferred latch for \"dec\[3\]\" at freshow.v(26)" {  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481620233175 "|ddsgenerator|freshow:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dec\[4\] freshow.v(26) " "Inferred latch for \"dec\[4\]\" at freshow.v(26)" {  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481620233175 "|ddsgenerator|freshow:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dec\[5\] freshow.v(26) " "Inferred latch for \"dec\[5\]\" at freshow.v(26)" {  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481620233175 "|ddsgenerator|freshow:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dec\[6\] freshow.v(26) " "Inferred latch for \"dec\[6\]\" at freshow.v(26)" {  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481620233175 "|ddsgenerator|freshow:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hundr\[0\] freshow.v(10) " "Inferred latch for \"hundr\[0\]\" at freshow.v(10)" {  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481620233175 "|ddsgenerator|freshow:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hundr\[1\] freshow.v(10) " "Inferred latch for \"hundr\[1\]\" at freshow.v(10)" {  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481620233175 "|ddsgenerator|freshow:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hundr\[2\] freshow.v(10) " "Inferred latch for \"hundr\[2\]\" at freshow.v(10)" {  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481620233175 "|ddsgenerator|freshow:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hundr\[3\] freshow.v(10) " "Inferred latch for \"hundr\[3\]\" at freshow.v(10)" {  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481620233175 "|ddsgenerator|freshow:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hundr\[4\] freshow.v(10) " "Inferred latch for \"hundr\[4\]\" at freshow.v(10)" {  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481620233175 "|ddsgenerator|freshow:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hundr\[5\] freshow.v(10) " "Inferred latch for \"hundr\[5\]\" at freshow.v(10)" {  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481620233175 "|ddsgenerator|freshow:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hundr\[6\] freshow.v(10) " "Inferred latch for \"hundr\[6\]\" at freshow.v(10)" {  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1481620233175 "|ddsgenerator|freshow:inst8"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "freshow:inst8\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"freshow:inst8\|Mod0\"" {  } { { "freshow.v" "Mod0" { Text "C:/altera/project/freshow.v" 7 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481620234207 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "freshow:inst8\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"freshow:inst8\|Div1\"" {  } { { "freshow.v" "Div1" { Text "C:/altera/project/freshow.v" 7 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481620234207 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "freshow:inst8\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"freshow:inst8\|Div0\"" {  } { { "freshow.v" "Div0" { Text "C:/altera/project/freshow.v" 6 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481620234207 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "freshow:inst8\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"freshow:inst8\|Mod1\"" {  } { { "freshow.v" "Mod1" { Text "C:/altera/project/freshow.v" 8 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481620234207 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1481620234207 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "freshow:inst8\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"freshow:inst8\|lpm_divide:Mod0\"" {  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 7 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481620234347 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "freshow:inst8\|lpm_divide:Mod0 " "Instantiated megafunction \"freshow:inst8\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620234347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620234347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620234347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620234347 ""}  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 7 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1481620234347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_c2m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_c2m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_c2m " "Found entity 1: lpm_divide_c2m" {  } { { "db/lpm_divide_c2m.tdf" "" { Text "C:/altera/project/db/lpm_divide_c2m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481620234458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481620234458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "C:/altera/project/db/sign_div_unsign_fkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481620234629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481620234629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_4te.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_4te.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_4te " "Found entity 1: alt_u_div_4te" {  } { { "db/alt_u_div_4te.tdf" "" { Text "C:/altera/project/db/alt_u_div_4te.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481620234722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481620234722 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "freshow:inst8\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"freshow:inst8\|lpm_divide:Div1\"" {  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 7 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481620234785 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "freshow:inst8\|lpm_divide:Div1 " "Instantiated megafunction \"freshow:inst8\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620234785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620234785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620234785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620234785 ""}  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 7 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1481620234785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4am " "Found entity 1: lpm_divide_4am" {  } { { "db/lpm_divide_4am.tdf" "" { Text "C:/altera/project/db/lpm_divide_4am.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481620234910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481620234910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "C:/altera/project/db/sign_div_unsign_akh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481620235019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481620235019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qse " "Found entity 1: alt_u_div_qse" {  } { { "db/alt_u_div_qse.tdf" "" { Text "C:/altera/project/db/alt_u_div_qse.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481620235050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481620235050 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "freshow:inst8\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"freshow:inst8\|lpm_divide:Div0\"" {  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 6 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481620235129 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "freshow:inst8\|lpm_divide:Div0 " "Instantiated megafunction \"freshow:inst8\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620235129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620235129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620235129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620235129 ""}  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 6 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1481620235129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_9am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9am " "Found entity 1: lpm_divide_9am" {  } { { "db/lpm_divide_9am.tdf" "" { Text "C:/altera/project/db/lpm_divide_9am.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481620235254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481620235254 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "freshow:inst8\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"freshow:inst8\|lpm_divide:Mod1\"" {  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 8 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481620235285 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "freshow:inst8\|lpm_divide:Mod1 " "Instantiated megafunction \"freshow:inst8\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620235300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620235300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620235300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481620235300 ""}  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 8 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1481620235300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_92m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_92m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_92m " "Found entity 1: lpm_divide_92m" {  } { { "db/lpm_divide_92m.tdf" "" { Text "C:/altera/project/db/lpm_divide_92m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481620235379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481620235379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ckh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ckh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ckh " "Found entity 1: sign_div_unsign_ckh" {  } { { "db/sign_div_unsign_ckh.tdf" "" { Text "C:/altera/project/db/sign_div_unsign_ckh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481620235446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481620235446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_use.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_use.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_use " "Found entity 1: alt_u_div_use" {  } { { "db/alt_u_div_use.tdf" "" { Text "C:/altera/project/db/alt_u_div_use.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481620235504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481620235504 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "freshow:inst8\|hundr\[6\] " "LATCH primitive \"freshow:inst8\|hundr\[6\]\" is permanently enabled" {  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1481620235707 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "freshow:inst8\|hundr\[5\] " "LATCH primitive \"freshow:inst8\|hundr\[5\]\" is permanently enabled" {  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1481620235707 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "freshow:inst8\|hundr\[4\] " "LATCH primitive \"freshow:inst8\|hundr\[4\]\" is permanently enabled" {  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1481620235707 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "freshow:inst8\|hundr\[3\] " "LATCH primitive \"freshow:inst8\|hundr\[3\]\" is permanently enabled" {  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1481620235707 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "freshow:inst8\|hundr\[2\] " "LATCH primitive \"freshow:inst8\|hundr\[2\]\" is permanently enabled" {  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1481620235707 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "freshow:inst8\|hundr\[1\] " "LATCH primitive \"freshow:inst8\|hundr\[1\]\" is permanently enabled" {  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1481620235707 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "freshow:inst8\|hundr\[0\] " "LATCH primitive \"freshow:inst8\|hundr\[0\]\" is permanently enabled" {  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1481620235707 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "romchoose:inst4\|signalout\[7\] " "Latch romchoose:inst4\|signalout\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA select\[1\] " "Ports D and ENA on the latch are fed by the same signal select\[1\]" {  } { { "ddsgenerator.bdf" "" { Schematic "C:/altera/project/ddsgenerator.bdf" { { 368 240 416 384 "select\[1..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1481620236269 ""}  } { { "romchoose.v" "" { Text "C:/altera/project/romchoose.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1481620236269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "romchoose:inst4\|signalout\[6\] " "Latch romchoose:inst4\|signalout\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA select\[1\] " "Ports D and ENA on the latch are fed by the same signal select\[1\]" {  } { { "ddsgenerator.bdf" "" { Schematic "C:/altera/project/ddsgenerator.bdf" { { 368 240 416 384 "select\[1..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1481620236269 ""}  } { { "romchoose.v" "" { Text "C:/altera/project/romchoose.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1481620236269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "romchoose:inst4\|signalout\[5\] " "Latch romchoose:inst4\|signalout\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA select\[1\] " "Ports D and ENA on the latch are fed by the same signal select\[1\]" {  } { { "ddsgenerator.bdf" "" { Schematic "C:/altera/project/ddsgenerator.bdf" { { 368 240 416 384 "select\[1..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1481620236269 ""}  } { { "romchoose.v" "" { Text "C:/altera/project/romchoose.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1481620236269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "romchoose:inst4\|signalout\[4\] " "Latch romchoose:inst4\|signalout\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA select\[1\] " "Ports D and ENA on the latch are fed by the same signal select\[1\]" {  } { { "ddsgenerator.bdf" "" { Schematic "C:/altera/project/ddsgenerator.bdf" { { 368 240 416 384 "select\[1..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1481620236269 ""}  } { { "romchoose.v" "" { Text "C:/altera/project/romchoose.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1481620236269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "romchoose:inst4\|signalout\[3\] " "Latch romchoose:inst4\|signalout\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA select\[1\] " "Ports D and ENA on the latch are fed by the same signal select\[1\]" {  } { { "ddsgenerator.bdf" "" { Schematic "C:/altera/project/ddsgenerator.bdf" { { 368 240 416 384 "select\[1..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1481620236269 ""}  } { { "romchoose.v" "" { Text "C:/altera/project/romchoose.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1481620236269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "romchoose:inst4\|signalout\[2\] " "Latch romchoose:inst4\|signalout\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA select\[1\] " "Ports D and ENA on the latch are fed by the same signal select\[1\]" {  } { { "ddsgenerator.bdf" "" { Schematic "C:/altera/project/ddsgenerator.bdf" { { 368 240 416 384 "select\[1..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1481620236269 ""}  } { { "romchoose.v" "" { Text "C:/altera/project/romchoose.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1481620236269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "romchoose:inst4\|signalout\[1\] " "Latch romchoose:inst4\|signalout\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA select\[1\] " "Ports D and ENA on the latch are fed by the same signal select\[1\]" {  } { { "ddsgenerator.bdf" "" { Schematic "C:/altera/project/ddsgenerator.bdf" { { 368 240 416 384 "select\[1..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1481620236269 ""}  } { { "romchoose.v" "" { Text "C:/altera/project/romchoose.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1481620236269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "romchoose:inst4\|signalout\[0\] " "Latch romchoose:inst4\|signalout\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA select\[1\] " "Ports D and ENA on the latch are fed by the same signal select\[1\]" {  } { { "ddsgenerator.bdf" "" { Schematic "C:/altera/project/ddsgenerator.bdf" { { 368 240 416 384 "select\[1..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1481620236269 ""}  } { { "romchoose.v" "" { Text "C:/altera/project/romchoose.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1481620236269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freshow:inst8\|dec\[6\] " "Latch freshow:inst8\|dec\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA freshow:inst8\|lpm_divide:Div1\|lpm_divide_4am:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_qse:divider\|op_6~synth " "Ports D and ENA on the latch are fed by the same signal freshow:inst8\|lpm_divide:Div1\|lpm_divide_4am:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_qse:divider\|op_6~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1481620236269 ""}  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1481620236269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freshow:inst8\|dec\[5\] " "Latch freshow:inst8\|dec\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA freshow:inst8\|lpm_divide:Div1\|lpm_divide_4am:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_qse:divider\|op_6~synth " "Ports D and ENA on the latch are fed by the same signal freshow:inst8\|lpm_divide:Div1\|lpm_divide_4am:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_qse:divider\|op_6~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1481620236269 ""}  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1481620236269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freshow:inst8\|dec\[4\] " "Latch freshow:inst8\|dec\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA freshow:inst8\|lpm_divide:Div1\|lpm_divide_4am:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_qse:divider\|op_5~synth " "Ports D and ENA on the latch are fed by the same signal freshow:inst8\|lpm_divide:Div1\|lpm_divide_4am:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_qse:divider\|op_5~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1481620236269 ""}  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1481620236269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freshow:inst8\|dec\[3\] " "Latch freshow:inst8\|dec\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA freshow:inst8\|lpm_divide:Div1\|lpm_divide_4am:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_qse:divider\|op_6~synth " "Ports D and ENA on the latch are fed by the same signal freshow:inst8\|lpm_divide:Div1\|lpm_divide_4am:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_qse:divider\|op_6~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1481620236269 ""}  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1481620236269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freshow:inst8\|dec\[2\] " "Latch freshow:inst8\|dec\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA freshow:inst8\|lpm_divide:Div1\|lpm_divide_4am:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_qse:divider\|op_5~synth " "Ports D and ENA on the latch are fed by the same signal freshow:inst8\|lpm_divide:Div1\|lpm_divide_4am:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_qse:divider\|op_5~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1481620236269 ""}  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1481620236269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freshow:inst8\|dec\[1\] " "Latch freshow:inst8\|dec\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA freshow:inst8\|lpm_divide:Div1\|lpm_divide_4am:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_qse:divider\|op_5~synth " "Ports D and ENA on the latch are fed by the same signal freshow:inst8\|lpm_divide:Div1\|lpm_divide_4am:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_qse:divider\|op_5~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1481620236269 ""}  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1481620236269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freshow:inst8\|dec\[0\] " "Latch freshow:inst8\|dec\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA freshow:inst8\|lpm_divide:Div1\|lpm_divide_4am:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_qse:divider\|op_6~synth " "Ports D and ENA on the latch are fed by the same signal freshow:inst8\|lpm_divide:Div1\|lpm_divide_4am:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_qse:divider\|op_6~synth" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1481620236269 ""}  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1481620236269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freshow:inst8\|uni\[6\] " "Latch freshow:inst8\|uni\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keygenerator:inst1\|key_scan\[1\] " "Ports D and ENA on the latch are fed by the same signal keygenerator:inst1\|key_scan\[1\]" {  } { { "keygenerator.v" "" { Text "C:/altera/project/keygenerator.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1481620236269 ""}  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1481620236269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freshow:inst8\|uni\[5\] " "Latch freshow:inst8\|uni\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keygenerator:inst1\|key_scan\[1\] " "Ports D and ENA on the latch are fed by the same signal keygenerator:inst1\|key_scan\[1\]" {  } { { "keygenerator.v" "" { Text "C:/altera/project/keygenerator.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1481620236269 ""}  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1481620236269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freshow:inst8\|uni\[4\] " "Latch freshow:inst8\|uni\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keygenerator:inst1\|key_scan\[1\] " "Ports D and ENA on the latch are fed by the same signal keygenerator:inst1\|key_scan\[1\]" {  } { { "keygenerator.v" "" { Text "C:/altera/project/keygenerator.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1481620236269 ""}  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1481620236269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freshow:inst8\|uni\[3\] " "Latch freshow:inst8\|uni\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keygenerator:inst1\|key_scan\[1\] " "Ports D and ENA on the latch are fed by the same signal keygenerator:inst1\|key_scan\[1\]" {  } { { "keygenerator.v" "" { Text "C:/altera/project/keygenerator.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1481620236269 ""}  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1481620236269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freshow:inst8\|uni\[2\] " "Latch freshow:inst8\|uni\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keygenerator:inst1\|key_scan\[1\] " "Ports D and ENA on the latch are fed by the same signal keygenerator:inst1\|key_scan\[1\]" {  } { { "keygenerator.v" "" { Text "C:/altera/project/keygenerator.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1481620236269 ""}  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1481620236269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freshow:inst8\|uni\[1\] " "Latch freshow:inst8\|uni\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keygenerator:inst1\|key_scan\[1\] " "Ports D and ENA on the latch are fed by the same signal keygenerator:inst1\|key_scan\[1\]" {  } { { "keygenerator.v" "" { Text "C:/altera/project/keygenerator.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1481620236269 ""}  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1481620236269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freshow:inst8\|uni\[0\] " "Latch freshow:inst8\|uni\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA keygenerator:inst1\|key_scan\[1\] " "Ports D and ENA on the latch are fed by the same signal keygenerator:inst1\|key_scan\[1\]" {  } { { "keygenerator.v" "" { Text "C:/altera/project/keygenerator.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1481620236269 ""}  } { { "freshow.v" "" { Text "C:/altera/project/freshow.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1481620236269 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ge\[6\] VCC " "Pin \"ge\[6\]\" is stuck at VCC" {  } { { "ddsgenerator.bdf" "" { Schematic "C:/altera/project/ddsgenerator.bdf" { { 600 320 496 616 "ge\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481620236972 "|ddsgenerator|ge[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ge\[5\] GND " "Pin \"ge\[5\]\" is stuck at GND" {  } { { "ddsgenerator.bdf" "" { Schematic "C:/altera/project/ddsgenerator.bdf" { { 600 320 496 616 "ge\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481620236972 "|ddsgenerator|ge[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ge\[4\] GND " "Pin \"ge\[4\]\" is stuck at GND" {  } { { "ddsgenerator.bdf" "" { Schematic "C:/altera/project/ddsgenerator.bdf" { { 600 320 496 616 "ge\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481620236972 "|ddsgenerator|ge[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ge\[3\] GND " "Pin \"ge\[3\]\" is stuck at GND" {  } { { "ddsgenerator.bdf" "" { Schematic "C:/altera/project/ddsgenerator.bdf" { { 600 320 496 616 "ge\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481620236972 "|ddsgenerator|ge[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ge\[2\] GND " "Pin \"ge\[2\]\" is stuck at GND" {  } { { "ddsgenerator.bdf" "" { Schematic "C:/altera/project/ddsgenerator.bdf" { { 600 320 496 616 "ge\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481620236972 "|ddsgenerator|ge[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ge\[1\] GND " "Pin \"ge\[1\]\" is stuck at GND" {  } { { "ddsgenerator.bdf" "" { Schematic "C:/altera/project/ddsgenerator.bdf" { { 600 320 496 616 "ge\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481620236972 "|ddsgenerator|ge[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ge\[0\] GND " "Pin \"ge\[0\]\" is stuck at GND" {  } { { "ddsgenerator.bdf" "" { Schematic "C:/altera/project/ddsgenerator.bdf" { { 600 320 496 616 "ge\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481620236972 "|ddsgenerator|ge[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1481620236972 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1481620237176 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "generator " "Ignored assignments for entity \"generator\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity generator -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1481620238113 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1481620238113 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1481620238113 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1481620238113 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1481620238113 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1481620238113 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1481620238113 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1481620238113 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1481620238113 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1481620238113 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1481620238113 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1481620238113 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1481620238113 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity generator -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1481620238113 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1481620238113 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity generator -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1481620238113 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity generator -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1481620238113 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity generator -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1481620238113 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity generator -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1481620238113 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity generator -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1481620238113 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity generator -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1481620238113 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity generator -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1481620238113 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1481620238113 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity generator -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity generator -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1481620238113 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1481620238113 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1481620238910 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481620238910 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "385 " "Implemented 385 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1481620240035 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1481620240035 ""} { "Info" "ICUT_CUT_TM_LCELLS" "318 " "Implemented 318 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1481620240035 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1481620240035 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1481620240035 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1481620240035 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 100 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 100 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "760 " "Peak virtual memory: 760 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1481620240269 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 13 17:10:40 2016 " "Processing ended: Tue Dec 13 17:10:40 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1481620240269 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:52 " "Elapsed time: 00:00:52" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1481620240269 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:01 " "Total CPU time (on all processors): 00:01:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1481620240269 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1481620240269 ""}
