<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="a3.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="a3_2_1a.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="a3_2_1a.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="a3_3.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="a3_3.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="a3_3.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="a3_3.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="a3_3.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="a3_3.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="a3_3.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="a3_3.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="a3_3_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="a3_3_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="a3_4.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="a3_4.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="a3_4.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="a3_4.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="a3_4.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="a3_4.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="a3_4.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="a3_4.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="a3_4_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="a3_4_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="a3_ax1.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="a3_ax1.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="a3_ax1.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="a3_ax1.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="a3_ax1.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="a3_ax1.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="a3_ax1.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="a3_ax1.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="a3_ax1_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="a3_ax1_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_a3_1a_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_a3_2_1a_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_a3_2_2a_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_a3_4_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_a3_4_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_a3_4_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_a3_4_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_a3_ax1_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_a3_ax1_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1621440744" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1621440744">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1621441465" xil_pn:in_ck="721235762908088726" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1621441465">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="a3_1a.vhd"/>
      <outfile xil_pn:name="a3_1ba.vhd"/>
      <outfile xil_pn:name="a3_1bb.vhd"/>
      <outfile xil_pn:name="a3_1bc.vhd"/>
      <outfile xil_pn:name="a3_1bd.vhd"/>
      <outfile xil_pn:name="a3_2_1a.vhd"/>
      <outfile xil_pn:name="a3_2_1ba.vhd"/>
      <outfile xil_pn:name="a3_2_1bb.vhd"/>
      <outfile xil_pn:name="a3_2_1bc.vhd"/>
      <outfile xil_pn:name="a3_2_1bd.vhd"/>
      <outfile xil_pn:name="a3_2_2a.vhd"/>
      <outfile xil_pn:name="a3_2_2ba.vhd"/>
      <outfile xil_pn:name="a3_2_2bb.vhd"/>
      <outfile xil_pn:name="a3_2_2bc.vhd"/>
      <outfile xil_pn:name="a3_2_2bd.vhd"/>
      <outfile xil_pn:name="a3_3.vhd"/>
      <outfile xil_pn:name="a3_4.vhd"/>
      <outfile xil_pn:name="a3_ax1.vhd"/>
      <outfile xil_pn:name="tb_a3_1a.vhd"/>
      <outfile xil_pn:name="tb_a3_1ba.vhd"/>
      <outfile xil_pn:name="tb_a3_1bb.vhd"/>
      <outfile xil_pn:name="tb_a3_1bc.vhd"/>
      <outfile xil_pn:name="tb_a3_1bd.vhd"/>
      <outfile xil_pn:name="tb_a3_2_1a.vhd"/>
      <outfile xil_pn:name="tb_a3_2_1ba.vhd"/>
      <outfile xil_pn:name="tb_a3_2_1bb.vhd"/>
      <outfile xil_pn:name="tb_a3_2_1bc.vhd"/>
      <outfile xil_pn:name="tb_a3_2_1bd.vhd"/>
      <outfile xil_pn:name="tb_a3_2_2a.vhd"/>
      <outfile xil_pn:name="tb_a3_2_2ba.vhd"/>
      <outfile xil_pn:name="tb_a3_2_2bb.vhd"/>
      <outfile xil_pn:name="tb_a3_2_2bc.vhd"/>
      <outfile xil_pn:name="tb_a3_2_2bd.vhd"/>
      <outfile xil_pn:name="tb_a3_3.vhd"/>
      <outfile xil_pn:name="tb_a3_4.vhd"/>
      <outfile xil_pn:name="tb_a3_ax1.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1622901323" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-3582827148947914596" xil_pn:start_ts="1622901323">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1622901323" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="3690182246626415802" xil_pn:start_ts="1622901323">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1622897749" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-8922648896220214247" xil_pn:start_ts="1622897749">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1621441469" xil_pn:in_ck="721235762908088726" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1621441469">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="a3_1a.vhd"/>
      <outfile xil_pn:name="a3_1ba.vhd"/>
      <outfile xil_pn:name="a3_1bb.vhd"/>
      <outfile xil_pn:name="a3_1bc.vhd"/>
      <outfile xil_pn:name="a3_1bd.vhd"/>
      <outfile xil_pn:name="a3_2_1a.vhd"/>
      <outfile xil_pn:name="a3_2_1ba.vhd"/>
      <outfile xil_pn:name="a3_2_1bb.vhd"/>
      <outfile xil_pn:name="a3_2_1bc.vhd"/>
      <outfile xil_pn:name="a3_2_1bd.vhd"/>
      <outfile xil_pn:name="a3_2_2a.vhd"/>
      <outfile xil_pn:name="a3_2_2ba.vhd"/>
      <outfile xil_pn:name="a3_2_2bb.vhd"/>
      <outfile xil_pn:name="a3_2_2bc.vhd"/>
      <outfile xil_pn:name="a3_2_2bd.vhd"/>
      <outfile xil_pn:name="a3_3.vhd"/>
      <outfile xil_pn:name="a3_4.vhd"/>
      <outfile xil_pn:name="a3_ax1.vhd"/>
      <outfile xil_pn:name="tb_a3_1a.vhd"/>
      <outfile xil_pn:name="tb_a3_1ba.vhd"/>
      <outfile xil_pn:name="tb_a3_1bb.vhd"/>
      <outfile xil_pn:name="tb_a3_1bc.vhd"/>
      <outfile xil_pn:name="tb_a3_1bd.vhd"/>
      <outfile xil_pn:name="tb_a3_2_1a.vhd"/>
      <outfile xil_pn:name="tb_a3_2_1ba.vhd"/>
      <outfile xil_pn:name="tb_a3_2_1bb.vhd"/>
      <outfile xil_pn:name="tb_a3_2_1bc.vhd"/>
      <outfile xil_pn:name="tb_a3_2_1bd.vhd"/>
      <outfile xil_pn:name="tb_a3_2_2a.vhd"/>
      <outfile xil_pn:name="tb_a3_2_2ba.vhd"/>
      <outfile xil_pn:name="tb_a3_2_2bb.vhd"/>
      <outfile xil_pn:name="tb_a3_2_2bc.vhd"/>
      <outfile xil_pn:name="tb_a3_2_2bd.vhd"/>
      <outfile xil_pn:name="tb_a3_3.vhd"/>
      <outfile xil_pn:name="tb_a3_4.vhd"/>
      <outfile xil_pn:name="tb_a3_ax1.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1622901324" xil_pn:in_ck="721235762908088726" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-6683501903846299746" xil_pn:start_ts="1622901323">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_a3_4_beh.prj"/>
      <outfile xil_pn:name="tb_a3_4_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1622901324" xil_pn:in_ck="5216060163727722314" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-2289148662193999575" xil_pn:start_ts="1622901324">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_a3_4_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1622895193" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1622895193">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1622903030" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-327652242030461016" xil_pn:start_ts="1622903030">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1622903030" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="3728154304008593712" xil_pn:start_ts="1622903030">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1622903030" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1622903030">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1622903030" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-985373831955507830" xil_pn:start_ts="1622903030">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1622903030" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1622903030">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1622903030" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-486309917329580422" xil_pn:start_ts="1622903030">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1622903037" xil_pn:in_ck="-8277911363492318354" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="8863881090507695981" xil_pn:start_ts="1622903030">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="a3_ax1.lso"/>
      <outfile xil_pn:name="a3_ax1.ngc"/>
      <outfile xil_pn:name="a3_ax1.ngr"/>
      <outfile xil_pn:name="a3_ax1.prj"/>
      <outfile xil_pn:name="a3_ax1.stx"/>
      <outfile xil_pn:name="a3_ax1.syr"/>
      <outfile xil_pn:name="a3_ax1.xst"/>
      <outfile xil_pn:name="a3_ax1_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
