#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x141767690 .scope module, "TB_Pipeline" "TB_Pipeline" 2 9;
 .timescale -9 -9;
v0x142b48d80_0 .var "clk", 0 0;
v0x142b48e10_0 .var "debug", 0 0;
v0x142b48ea0_0 .var "rst", 0 0;
S_0x1417be1a0 .scope module, "riscv_top" "RISCVTop" 2 49, 3 5 0, S_0x141767690;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "debug";
v0x142b48660_0 .net "clk", 0 0, v0x142b48d80_0;  1 drivers
v0x142b486f0_0 .net "debug", 0 0, v0x142b48e10_0;  1 drivers
v0x142b48780_0 .net "instr", 31 0, L_0x142b51430;  1 drivers
v0x142b48890_0 .net "instr_addr", 31 0, L_0x142b48fb0;  1 drivers
v0x142b48920_0 .net "mem_addr", 31 0, L_0x142b4dec0;  1 drivers
v0x142b489b0_0 .net "mem_read_data", 31 0, L_0x142b51840;  1 drivers
v0x142b48a40_0 .net "mem_write_data", 31 0, L_0x142b49020;  1 drivers
v0x142b48ad0_0 .net "ram_write", 0 0, L_0x142b4edc0;  1 drivers
v0x142b48b60_0 .net "rst", 0 0, v0x142b48ea0_0;  1 drivers
v0x142b48cf0_0 .net "write_type", 2 0, L_0x142b4eeb0;  1 drivers
S_0x1417bd080 .scope module, "instr_mem" "INSTMEM" 3 22, 4 3 0, S_0x1417be1a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "addr";
    .port_info 2 /OUTPUT 32 "data_out";
P_0x1417b96b0 .param/l "LEN" 0 4 8, +C4<00000000000000010000000000000000>;
L_0x142b51430 .functor BUFZ 32, L_0x142b4d0e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1417bca10_0 .net *"_ivl_0", 31 0, L_0x142b4d0e0;  1 drivers
v0x1417e59a0_0 .net *"_ivl_2", 31 0, L_0x142b51390;  1 drivers
v0x1417e4870_0 .net *"_ivl_4", 29 0, L_0x142b4d180;  1 drivers
L_0x148089258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1417e4900_0 .net *"_ivl_6", 1 0, L_0x148089258;  1 drivers
v0x1417e37d0_0 .net "addr", 31 0, L_0x142b48fb0;  alias, 1 drivers
v0x1417e3860_0 .net "clk", 0 0, v0x142b48d80_0;  alias, 1 drivers
v0x1417e2730_0 .net "data_out", 31 0, L_0x142b51430;  alias, 1 drivers
v0x1417e27c0_0 .var/i "i", 31 0;
v0x1417fb960 .array "mem_core", 65535 0, 31 0;
L_0x142b4d0e0 .array/port v0x1417fb960, L_0x142b51390;
L_0x142b4d180 .part L_0x142b48fb0, 2, 30;
L_0x142b51390 .concat [ 30 2 0 0], L_0x142b4d180, L_0x148089258;
S_0x1417bf6e0 .scope module, "mem" "MEM" 3 28, 5 3 0, S_0x1417be1a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "debug";
    .port_info 2 /INPUT 1 "write_enable";
    .port_info 3 /INPUT 3 "write_type";
    .port_info 4 /INPUT 32 "addr";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /OUTPUT 32 "data_out";
P_0x141770090 .param/l "LEN" 0 5 13, +C4<00000000000000010000000000000000>;
L_0x142b51840 .functor BUFZ 32, L_0x142b51760, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1417fda80_0 .net *"_ivl_10", 31 0, L_0x142b51760;  1 drivers
v0x1417fdb10_0 .net *"_ivl_2", 29 0, L_0x142b514a0;  1 drivers
L_0x1480892a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1417fc9f0_0 .net *"_ivl_4", 1 0, L_0x1480892a0;  1 drivers
v0x1417fca80_0 .net "addr", 31 0, L_0x142b4dec0;  alias, 1 drivers
v0x142b04cc0_0 .net "base_index", 31 0, L_0x142b51540;  1 drivers
v0x142b04d50_0 .net "clk", 0 0, v0x142b48d80_0;  alias, 1 drivers
v0x142b0f780_0 .net "data_in", 31 0, L_0x142b49020;  alias, 1 drivers
v0x142b0f810_0 .net "data_out", 31 0, L_0x142b51840;  alias, 1 drivers
v0x142b161a0_0 .net "debug", 0 0, v0x142b48e10_0;  alias, 1 drivers
v0x142b15e90_0 .var/i "i", 31 0;
v0x142b15f20 .array "mem_core", 65535 0, 31 0;
v0x142b15560_0 .var/i "out_file", 31 0;
v0x142b155f0_0 .var/i "ram_index", 31 0;
v0x142b15250_0 .net "sb_offset", 1 0, L_0x142b51620;  1 drivers
v0x142b152e0_0 .net "sh_offset", 0 0, L_0x142b516c0;  1 drivers
v0x142b14f40_0 .net "write_enable", 0 0, L_0x142b4edc0;  alias, 1 drivers
v0x142b14fd0_0 .net "write_type", 2 0, L_0x142b4eeb0;  alias, 1 drivers
E_0x1417febc0 .event posedge, v0x1417e3860_0;
L_0x142b514a0 .part L_0x142b4dec0, 2, 30;
L_0x142b51540 .concat [ 30 2 0 0], L_0x142b514a0, L_0x1480892a0;
L_0x142b51620 .part L_0x142b4dec0, 0, 2;
L_0x142b516c0 .part L_0x142b4dec0, 1, 1;
L_0x142b51760 .array/port v0x142b15f20, L_0x142b51540;
S_0x1417dbe90 .scope module, "riscv" "RISCVPipeline" 3 14, 6 16 0, S_0x1417be1a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "instr";
    .port_info 3 /INPUT 32 "mem_read_data";
    .port_info 4 /OUTPUT 1 "ram_write";
    .port_info 5 /OUTPUT 3 "write_type";
    .port_info 6 /OUTPUT 32 "instr_addr";
    .port_info 7 /OUTPUT 32 "mem_addr";
    .port_info 8 /OUTPUT 32 "mem_write_data";
L_0x142b48fb0 .functor BUFZ 32, v0x142b3d4f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x142b49020 .functor BUFZ 32, L_0x142b4e400, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x142b4dec0 .functor BUFZ 32, L_0x142b4e020, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x142b4edc0 .functor BUFZ 1, L_0x142b4e5a0, C4<0>, C4<0>, C4<0>;
L_0x142b4eeb0 .functor BUFZ 3, L_0x142b4e9c0, C4<000>, C4<000>, C4<000>;
L_0x142b4f020 .functor BUFZ 3, L_0x142b4e9c0, C4<000>, C4<000>, C4<000>;
L_0x142b51930 .functor BUFT 32, L_0x142b51430, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x148088dd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x142b442c0_0 .net/2u *"_ivl_16", 1 0, L_0x148088dd8;  1 drivers
v0x142b44360_0 .net *"_ivl_18", 0 0, L_0x142b4f090;  1 drivers
L_0x148088e20 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x142b44400_0 .net/2u *"_ivl_20", 1 0, L_0x148088e20;  1 drivers
v0x142b44490_0 .net *"_ivl_22", 0 0, L_0x142b4f130;  1 drivers
L_0x148088e68 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x142b44520_0 .net/2u *"_ivl_24", 1 0, L_0x148088e68;  1 drivers
v0x142b44610_0 .net *"_ivl_26", 0 0, L_0x142b4f230;  1 drivers
v0x142b446b0_0 .net *"_ivl_28", 31 0, L_0x142b4f410;  1 drivers
v0x142b44760_0 .net *"_ivl_30", 31 0, L_0x142b4f4b0;  1 drivers
v0x142b44810_0 .net "alu_result_ex", 31 0, v0x1417e0c60_0;  1 drivers
v0x142b449a0_0 .net "alu_result_mem", 31 0, L_0x142b4e020;  1 drivers
v0x142b44ab0_0 .net "alu_result_wb", 31 0, L_0x142b4fa90;  1 drivers
v0x142b44b40_0 .net "alu_src1_ex", 0 0, L_0x142b4d030;  1 drivers
v0x142b44c50_0 .net "alu_src1_id", 0 0, v0x142b32160_0;  1 drivers
v0x142b44d60_0 .net "alu_src2_ex", 0 0, L_0x142b4d580;  1 drivers
v0x142b44e70_0 .net "alu_src2_id", 0 0, v0x142b32250_0;  1 drivers
v0x142b44f80_0 .net "alu_type_ex", 3 0, L_0x142b4c7d0;  1 drivers
v0x142b45090_0 .net "alu_type_id", 3 0, v0x142b32320_0;  1 drivers
v0x142b45220_0 .net "branch_id", 0 0, L_0x142b4ba10;  1 drivers
v0x142b452b0_0 .net "bubble_ex", 0 0, L_0x142b51230;  1 drivers
v0x142b45340_0 .net "bubble_id", 0 0, L_0x142b511c0;  1 drivers
L_0x148089180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x142b453d0_0 .net "bubble_if", 0 0, L_0x148089180;  1 drivers
L_0x1480891c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x142b45460_0 .net "bubble_mem", 0 0, L_0x1480891c8;  1 drivers
L_0x148089210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x142b454f0_0 .net "bubble_wb", 0 0, L_0x148089210;  1 drivers
v0x142b45580_0 .net "clk", 0 0, v0x142b48d80_0;  alias, 1 drivers
v0x142b45610_0 .net "imm_ex", 31 0, L_0x142b4bfb0;  1 drivers
v0x142b456a0_0 .net "imm_id", 31 0, v0x142b35160_0;  1 drivers
v0x142b45730_0 .net "imm_mem", 31 0, L_0x142b4e2a0;  1 drivers
v0x142b457c0_0 .net "imm_wb", 31 0, L_0x142b4fc30;  1 drivers
v0x142b45850_0 .net "instr", 31 0, L_0x142b51430;  alias, 1 drivers
v0x142b458e0_0 .net "instr_addr", 31 0, L_0x142b48fb0;  alias, 1 drivers
v0x142b45970_0 .net "instr_funct3_ex", 2 0, L_0x142b4c930;  1 drivers
v0x142b45a80_0 .net "instr_funct3_id", 2 0, L_0x142b4bc30;  1 drivers
v0x142b45b10_0 .net "instr_funct3_mem", 2 0, L_0x142b4e9c0;  1 drivers
v0x142b45120_0 .net "instr_id", 31 0, L_0x142b49180;  1 drivers
v0x142b45da0_0 .net "instr_if", 31 0, L_0x142b51930;  1 drivers
v0x142b45e30_0 .net "jal_id", 0 0, L_0x142b4bb00;  1 drivers
v0x142b45ec0_0 .net "jalr_id", 0 0, L_0x142b4bbc0;  1 drivers
v0x142b45f50_0 .net "load_type_mem", 2 0, L_0x142b4f020;  1 drivers
v0x142b45fe0_0 .net "mem2reg_data", 31 0, v0x142b3e440_0;  1 drivers
v0x142b46070_0 .net "mem2reg_data_wb", 31 0, L_0x142b4f930;  1 drivers
v0x142b46100_0 .net "mem_addr", 31 0, L_0x142b4dec0;  alias, 1 drivers
v0x142b46190_0 .net "mem_read_data", 31 0, L_0x142b51840;  alias, 1 drivers
v0x142b46220_0 .net "mem_read_ex", 0 0, L_0x142b4d420;  1 drivers
v0x142b462b0_0 .net "mem_read_id", 0 0, v0x142b331a0_0;  1 drivers
v0x142b463c0_0 .net "mem_read_mem", 0 0, L_0x142b4e860;  1 drivers
v0x142b464d0_0 .net "mem_write_data", 31 0, L_0x142b49020;  alias, 1 drivers
v0x142b46560_0 .net "mem_write_ex", 0 0, L_0x142b4cbf0;  1 drivers
v0x142b46670_0 .net "mem_write_id", 0 0, v0x142b332b0_0;  1 drivers
v0x142b46780_0 .net "mem_write_mem", 0 0, L_0x142b4e5a0;  1 drivers
v0x142b46810_0 .net "new_pc", 31 0, v0x142b35e10_0;  1 drivers
o0x148059ac0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x142b46920_0 .net "nxpc_wb", 31 0, o0x148059ac0;  0 drivers
v0x142b469b0_0 .net "pc_ex", 31 0, L_0x142b4bdf0;  1 drivers
v0x142b46ac0_0 .net "pc_id", 31 0, L_0x142b492a0;  1 drivers
v0x142b46b50_0 .net "pc_if", 31 0, v0x142b3d4f0_0;  1 drivers
v0x142b46be0_0 .net "pc_plus4_ex", 31 0, L_0x142b4bed0;  1 drivers
v0x142b46cf0_0 .net "pc_plus4_id", 31 0, L_0x142b49420;  1 drivers
v0x142b46d80_0 .net "pc_plus4_if", 31 0, L_0x142b451b0;  1 drivers
v0x142b46e10_0 .net "pc_plus4_mem", 31 0, L_0x142b4e140;  1 drivers
v0x142b46f20_0 .net "pc_plus4_wb", 31 0, L_0x142b4fdd0;  1 drivers
v0x142b46fb0_0 .net "pc_src", 0 0, v0x142b36130_0;  1 drivers
v0x142b47040_0 .net "ram_write", 0 0, L_0x142b4edc0;  alias, 1 drivers
v0x142b470d0_0 .net "rd_ex", 4 0, L_0x142b4c330;  1 drivers
v0x142b47160_0 .net "rd_id", 4 0, L_0x142b494d0;  1 drivers
v0x142b471f0_0 .net "rd_mem", 4 0, L_0x142b4eb20;  1 drivers
v0x142b47280_0 .net "rd_wb", 4 0, L_0x142b4ff70;  1 drivers
v0x142b45ba0_0 .net "reg_src_ex", 1 0, L_0x142b4ca90;  1 drivers
v0x142b45cb0_0 .net "reg_src_id", 1 0, v0x142b33410_0;  1 drivers
v0x142b47390_0 .net "reg_src_mem", 1 0, L_0x142b4ed10;  1 drivers
v0x142b474a0_0 .net "reg_src_wb", 1 0, L_0x142b4f7d0;  1 drivers
v0x142b47530_0 .net "reg_write_data_mem_tp", 31 0, L_0x142b4f680;  1 drivers
v0x142b475c0_0 .net "reg_write_data_wb_tp", 31 0, v0x142b441b0_0;  1 drivers
v0x142b47650_0 .net "reg_write_ex", 0 0, L_0x142b4cd50;  1 drivers
v0x142b476e0_0 .net "reg_write_id", 0 0, v0x142b33570_0;  1 drivers
v0x142b477f0_0 .net "reg_write_mem", 0 0, L_0x142b4e700;  1 drivers
v0x142b47880_0 .net "reg_write_wb", 0 0, L_0x142b500d0;  1 drivers
v0x142b47990_0 .net "rs1_data_ex", 31 0, L_0x142b4c090;  1 drivers
v0x142b47a20_0 .net "rs1_data_id", 31 0, L_0x142b4b830;  1 drivers
v0x142b47ab0_0 .net "rs1_ex", 4 0, L_0x142b4c490;  1 drivers
v0x142b47b40_0 .net "rs1_fwd_ex", 1 0, v0x142b21910_0;  1 drivers
v0x142b47c50_0 .net "rs1_fwd_id", 1 0, v0x142b22230_0;  1 drivers
v0x142b47ce0_0 .net "rs1_id", 4 0, L_0x142b495c0;  1 drivers
v0x142b47d70_0 .net "rs2_data_ex", 31 0, L_0x142b4c1d0;  1 drivers
v0x142b47e00_0 .net "rs2_data_ex_new", 31 0, L_0x142b27660;  1 drivers
v0x142b47e90_0 .net "rs2_data_id", 31 0, L_0x142b4b920;  1 drivers
v0x142b47f20_0 .net "rs2_data_mem", 31 0, L_0x142b4e400;  1 drivers
v0x142b47fb0_0 .net "rs2_ex", 4 0, L_0x142b4c630;  1 drivers
v0x142b48040_0 .net "rs2_fwd_ex", 1 0, v0x142b21a50_0;  1 drivers
v0x142b48150_0 .net "rs2_fwd_id", 1 0, v0x142b22380_0;  1 drivers
v0x142b481e0_0 .net "rs2_id", 4 0, L_0x142b49640;  1 drivers
v0x142b48270_0 .net "rst", 0 0, v0x142b48ea0_0;  alias, 1 drivers
L_0x1480890a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x142b48300_0 .net "stall_ex", 0 0, L_0x1480890a8;  1 drivers
v0x142b48390_0 .net "stall_id", 0 0, L_0x142b51070;  1 drivers
v0x142b48420_0 .net "stall_if", 0 0, L_0x142b50f80;  1 drivers
L_0x1480890f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x142b484b0_0 .net "stall_mem", 0 0, L_0x1480890f0;  1 drivers
L_0x148089138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x142b48540_0 .net "stall_wb", 0 0, L_0x148089138;  1 drivers
v0x142b485d0_0 .net "write_type", 2 0, L_0x142b4eeb0;  alias, 1 drivers
L_0x142b4f090 .cmp/eq 2, L_0x142b4ed10, L_0x148088dd8;
L_0x142b4f130 .cmp/eq 2, L_0x142b4ed10, L_0x148088e20;
L_0x142b4f230 .cmp/eq 2, L_0x142b4ed10, L_0x148088e68;
L_0x142b4f410 .functor MUXZ 32, L_0x142b4e140, L_0x142b4e2a0, L_0x142b4f230, C4<>;
L_0x142b4f4b0 .functor MUXZ 32, L_0x142b4f410, v0x142b3e440_0, L_0x142b4f130, C4<>;
L_0x142b4f680 .functor MUXZ 32, L_0x142b4f4b0, L_0x142b4e020, L_0x142b4f090, C4<>;
S_0x1417dbbc0 .scope module, "ex_mem" "EX_MEM" 6 155, 7 2 0, S_0x1417dbe90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "pc_plus4_ex";
    .port_info 2 /INPUT 32 "imm_ex";
    .port_info 3 /INPUT 32 "rs2_data_ex";
    .port_info 4 /INPUT 32 "alu_result_ex";
    .port_info 5 /INPUT 1 "mem_read_ex";
    .port_info 6 /INPUT 1 "mem_write_ex";
    .port_info 7 /INPUT 1 "reg_write_ex";
    .port_info 8 /INPUT 2 "reg_src_ex";
    .port_info 9 /INPUT 3 "instr_funct3_ex";
    .port_info 10 /INPUT 5 "rd_ex";
    .port_info 11 /INPUT 1 "stall_mem";
    .port_info 12 /INPUT 1 "bubble_mem";
    .port_info 13 /OUTPUT 1 "mem_read_mem";
    .port_info 14 /OUTPUT 1 "mem_write_mem";
    .port_info 15 /OUTPUT 1 "reg_write_mem";
    .port_info 16 /OUTPUT 32 "pc_plus4_mem";
    .port_info 17 /OUTPUT 32 "imm_mem";
    .port_info 18 /OUTPUT 32 "rs2_data_mem";
    .port_info 19 /OUTPUT 32 "alu_result_mem";
    .port_info 20 /OUTPUT 2 "reg_src_mem";
    .port_info 21 /OUTPUT 3 "instr_funct3_mem";
    .port_info 22 /OUTPUT 5 "rd_mem";
    .port_info 23 /OUTPUT 1 "mem_write";
    .port_info 24 /OUTPUT 3 "write_type";
    .port_info 25 /OUTPUT 32 "write_data";
    .port_info 26 /OUTPUT 32 "mem_addr";
v0x142b0dd40_0 .net "alu_result_ex", 31 0, v0x1417e0c60_0;  alias, 1 drivers
v0x142b0a9b0_0 .net "alu_result_mem", 31 0, L_0x142b4e020;  alias, 1 drivers
v0x142b0aa40_0 .net "bubble_mem", 0 0, L_0x1480891c8;  alias, 1 drivers
v0x142b0cbb0_0 .net "clk", 0 0, v0x142b48d80_0;  alias, 1 drivers
v0x142b0cc40_0 .net "imm_ex", 31 0, L_0x142b4bfb0;  alias, 1 drivers
v0x142b13cd0_0 .net "imm_mem", 31 0, L_0x142b4e2a0;  alias, 1 drivers
v0x142b13d60_0 .net "instr_funct3_ex", 2 0, L_0x142b4c930;  alias, 1 drivers
v0x1417bbad0_0 .net "instr_funct3_mem", 2 0, L_0x142b4e9c0;  alias, 1 drivers
v0x1417bbb60_0 .net "mem_addr", 31 0, L_0x142b4dec0;  alias, 1 drivers
v0x1417bb7a0_0 .net "mem_read_ex", 0 0, L_0x142b4d420;  alias, 1 drivers
v0x1417bb830_0 .net "mem_read_mem", 0 0, L_0x142b4e860;  alias, 1 drivers
o0x148051b40 .functor BUFZ 1, C4<z>; HiZ drive
v0x1417bc200_0 .net "mem_write", 0 0, o0x148051b40;  0 drivers
v0x1417bc290_0 .net "mem_write_ex", 0 0, L_0x142b4cbf0;  alias, 1 drivers
v0x1417bbef0_0 .net "mem_write_mem", 0 0, L_0x142b4e5a0;  alias, 1 drivers
v0x1417bbf80_0 .net "pc_plus4_ex", 31 0, L_0x142b4bed0;  alias, 1 drivers
v0x1417c5dd0_0 .net "pc_plus4_mem", 31 0, L_0x142b4e140;  alias, 1 drivers
v0x1417c5e60_0 .net "rd_ex", 4 0, L_0x142b4c330;  alias, 1 drivers
v0x1417e3f90_0 .net "rd_mem", 4 0, L_0x142b4eb20;  alias, 1 drivers
v0x1417e2df0_0 .net "reg_src_ex", 1 0, L_0x142b4ca90;  alias, 1 drivers
v0x1417e2e80_0 .net "reg_src_mem", 1 0, L_0x142b4ed10;  alias, 1 drivers
v0x1417e4f30_0 .net "reg_write_ex", 0 0, L_0x142b4cd50;  alias, 1 drivers
v0x1417e4fc0_0 .net "reg_write_mem", 0 0, L_0x142b4e700;  alias, 1 drivers
v0x1417eb2b0_0 .net "rs2_data_ex", 31 0, L_0x142b27660;  alias, 1 drivers
v0x1417eb340_0 .net "rs2_data_mem", 31 0, L_0x142b4e400;  alias, 1 drivers
v0x142b0fe40_0 .net "stall_mem", 0 0, L_0x1480890f0;  alias, 1 drivers
v0x142b0fed0_0 .net "write_data", 31 0, L_0x142b49020;  alias, 1 drivers
v0x142b15c40_0 .net "write_type", 2 0, L_0x142b4eeb0;  alias, 1 drivers
S_0x1417db8f0 .scope module, "EX_MEM_alu_result" "PipeDff" 7 23, 8 1 0, S_0x1417dbbc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x1417ffcc0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x142b4e020 .functor BUFZ 32, v0x1417f2400_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1417d8b10_0 .net "bubble", 0 0, L_0x1480891c8;  alias, 1 drivers
v0x1417d8ba0_0 .net "clk", 0 0, v0x142b48d80_0;  alias, 1 drivers
v0x1417d6960_0 .net "data_in", 31 0, v0x1417e0c60_0;  alias, 1 drivers
v0x1417d69f0_0 .net "data_out", 31 0, L_0x142b4e020;  alias, 1 drivers
v0x1417f2370_0 .net "data_out_wire", 31 0, v0x1417f2400_0;  1 drivers
v0x1417f2400_0 .var "data_reg", 31 0;
L_0x148088b08 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1417f2de0_0 .net "default_val", 31 0, L_0x148088b08;  1 drivers
v0x1417f2e70_0 .net "stall", 0 0, L_0x1480890f0;  alias, 1 drivers
S_0x1417db620 .scope module, "EX_MEM_imm" "PipeDff" 7 25, 8 1 0, S_0x1417dbbc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x142b075d0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x142b4e2a0 .functor BUFZ 32, v0x1417c5aa0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x142b0a340_0 .net "bubble", 0 0, L_0x1480891c8;  alias, 1 drivers
v0x142b07650_0 .net "clk", 0 0, v0x142b48d80_0;  alias, 1 drivers
v0x1417db350_0 .net "data_in", 31 0, L_0x142b4bfb0;  alias, 1 drivers
v0x1417db3e0_0 .net "data_out", 31 0, L_0x142b4e2a0;  alias, 1 drivers
v0x1417c5a10_0 .net "data_out_wire", 31 0, v0x1417c5aa0_0;  1 drivers
v0x1417c5aa0_0 .var "data_reg", 31 0;
L_0x148088b98 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1417c60c0_0 .net "default_val", 31 0, L_0x148088b98;  1 drivers
v0x1417c6150_0 .net "stall", 0 0, L_0x1480890f0;  alias, 1 drivers
S_0x1417e0990 .scope module, "EX_MEM_instr_funct3" "PipeDff" 7 32, 8 1 0, S_0x1417dbbc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 3 "default_val";
    .port_info 4 /INPUT 3 "data_in";
    .port_info 5 /OUTPUT 3 "data_out";
P_0x1417e3c30 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000011>;
L_0x142b4e9c0 .functor BUFZ 3, v0x1417e7070_0, C4<000>, C4<000>, C4<000>;
v0x1417df950_0 .net "bubble", 0 0, L_0x1480891c8;  alias, 1 drivers
v0x1417e2b60_0 .net "clk", 0 0, v0x142b48d80_0;  alias, 1 drivers
v0x1417e2bf0_0 .net "data_in", 2 0, L_0x142b4c930;  alias, 1 drivers
v0x1417e9190_0 .net "data_out", 2 0, L_0x142b4e9c0;  alias, 1 drivers
v0x1417e9220_0 .net "data_out_wire", 2 0, v0x1417e7070_0;  1 drivers
v0x1417e7070_0 .var "data_reg", 2 0;
L_0x148088d00 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x1417e7100_0 .net "default_val", 2 0, L_0x148088d00;  1 drivers
v0x1417e1a90_0 .net "stall", 0 0, L_0x1480890f0;  alias, 1 drivers
S_0x1417dd970 .scope module, "EX_MEM_mem_read" "PipeDff" 7 30, 8 1 0, S_0x1417dbbc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x1417dc8c0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x142b4e860 .functor BUFZ 1, v0x1417ea2b0_0, C4<0>, C4<0>, C4<0>;
v0x1417e8190_0 .net "bubble", 0 0, L_0x1480891c8;  alias, 1 drivers
v0x1417ed3d0_0 .net "clk", 0 0, v0x142b48d80_0;  alias, 1 drivers
v0x1417ed460_0 .net "data_in", 0 0, L_0x142b4d420;  alias, 1 drivers
v0x1417dc940_0 .net "data_out", 0 0, L_0x142b4e860;  alias, 1 drivers
v0x1417ea220_0 .net "data_out_wire", 0 0, v0x1417ea2b0_0;  1 drivers
v0x1417ea2b0_0 .var "data_reg", 0 0;
L_0x148088cb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1417ef4f0_0 .net "default_val", 0 0, L_0x148088cb8;  1 drivers
v0x1417ef580_0 .net "stall", 0 0, L_0x1480890f0;  alias, 1 drivers
S_0x1417e5fe0 .scope module, "EX_MEM_mem_write" "PipeDff" 7 28, 8 1 0, S_0x1417dbbc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x1417de7e0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x142b4e5a0 .functor BUFZ 1, v0x1417f6100_0, C4<0>, C4<0>, C4<0>;
v0x1417ec3d0_0 .net "bubble", 0 0, L_0x1480891c8;  alias, 1 drivers
v0x1417e4c60_0 .net "clk", 0 0, v0x142b48d80_0;  alias, 1 drivers
v0x1417e4cf0_0 .net "data_in", 0 0, L_0x142b4cbf0;  alias, 1 drivers
v0x1417ee460_0 .net "data_out", 0 0, L_0x142b4e5a0;  alias, 1 drivers
v0x1417ee4f0_0 .net "data_out_wire", 0 0, v0x1417f6100_0;  1 drivers
v0x1417f6100_0 .var "data_reg", 0 0;
L_0x148088c28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1417f6190_0 .net "default_val", 0 0, L_0x148088c28;  1 drivers
v0x1417f1b00_0 .net "stall", 0 0, L_0x1480890f0;  alias, 1 drivers
S_0x1417f9bd0 .scope module, "EX_MEM_pc_plus4" "PipeDff" 7 24, 8 1 0, S_0x1417dbbc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x1417e7190 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x142b4e140 .functor BUFZ 32, v0x1417fad60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1417ff1f0_0 .net "bubble", 0 0, L_0x1480891c8;  alias, 1 drivers
v0x1417ff280_0 .net "clk", 0 0, v0x142b48d80_0;  alias, 1 drivers
v0x1417f7cd0_0 .net "data_in", 31 0, L_0x142b4bed0;  alias, 1 drivers
v0x1417f7d60_0 .net "data_out", 31 0, L_0x142b4e140;  alias, 1 drivers
v0x1417facd0_0 .net "data_out_wire", 31 0, v0x1417fad60_0;  1 drivers
v0x1417fad60_0 .var "data_reg", 31 0;
L_0x148088b50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1417fd0d0_0 .net "default_val", 31 0, L_0x148088b50;  1 drivers
v0x1417fd160_0 .net "stall", 0 0, L_0x1480890f0;  alias, 1 drivers
S_0x1417fe160 .scope module, "EX_MEM_rd" "PipeDff" 7 33, 8 1 0, S_0x1417dbbc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 5 "default_val";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 5 "data_out";
P_0x1417f8ad0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000101>;
L_0x142b4eb20 .functor BUFZ 5, v0x142b0fc00_0, C4<00000>, C4<00000>, C4<00000>;
v0x1417f6cd0_0 .net "bubble", 0 0, L_0x1480891c8;  alias, 1 drivers
v0x1417f6970_0 .net "clk", 0 0, v0x142b48d80_0;  alias, 1 drivers
v0x1417f6a00_0 .net "data_in", 4 0, L_0x142b4c330;  alias, 1 drivers
v0x1417f8b50_0 .net "data_out", 4 0, L_0x142b4eb20;  alias, 1 drivers
v0x142b0fb70_0 .net "data_out_wire", 4 0, v0x142b0fc00_0;  1 drivers
v0x142b0fc00_0 .var "data_reg", 4 0;
L_0x148088d48 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x142b098e0_0 .net "default_val", 4 0, L_0x148088d48;  1 drivers
v0x142b09970_0 .net "stall", 0 0, L_0x1480890f0;  alias, 1 drivers
S_0x142b09610 .scope module, "EX_MEM_reg_src" "PipeDff" 7 34, 8 1 0, S_0x1417dbbc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 2 "default_val";
    .port_info 4 /INPUT 2 "data_in";
    .port_info 5 /OUTPUT 2 "data_out";
P_0x142b05990 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000010>;
L_0x142b4ed10 .functor BUFZ 2, v0x142b0b870_0, C4<00>, C4<00>, C4<00>;
v0x142b0d9e0_0 .net "bubble", 0 0, L_0x1480891c8;  alias, 1 drivers
v0x142b0da70_0 .net "clk", 0 0, v0x142b48d80_0;  alias, 1 drivers
v0x142b0c8e0_0 .net "data_in", 1 0, L_0x142b4ca90;  alias, 1 drivers
v0x142b0c970_0 .net "data_out", 1 0, L_0x142b4ed10;  alias, 1 drivers
v0x142b0b7e0_0 .net "data_out_wire", 1 0, v0x142b0b870_0;  1 drivers
v0x142b0b870_0 .var "data_reg", 1 0;
L_0x148088d90 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x142b143c0_0 .net "default_val", 1 0, L_0x148088d90;  1 drivers
v0x142b14450_0 .net "stall", 0 0, L_0x1480890f0;  alias, 1 drivers
S_0x142b1b1d0 .scope module, "EX_MEM_reg_write" "PipeDff" 7 29, 8 1 0, S_0x1417dbbc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x1417dc9f0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x142b4e700 .functor BUFZ 1, v0x1417c6440_0, C4<0>, C4<0>, C4<0>;
v0x1417be470_0 .net "bubble", 0 0, L_0x1480891c8;  alias, 1 drivers
v0x1417be500_0 .net "clk", 0 0, v0x142b48d80_0;  alias, 1 drivers
v0x1417bf9d0_0 .net "data_in", 0 0, L_0x142b4cd50;  alias, 1 drivers
v0x1417bfa60_0 .net "data_out", 0 0, L_0x142b4e700;  alias, 1 drivers
v0x1417c63b0_0 .net "data_out_wire", 0 0, v0x1417c6440_0;  1 drivers
v0x1417c6440_0 .var "data_reg", 0 0;
L_0x148088c70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1417dfb60_0 .net "default_val", 0 0, L_0x148088c70;  1 drivers
v0x1417dfbf0_0 .net "stall", 0 0, L_0x1480890f0;  alias, 1 drivers
S_0x1417dea60 .scope module, "EX_MEM_rs2_data" "PipeDff" 7 26, 8 1 0, S_0x1417dbbc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x1417f1b90 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x142b4e400 .functor BUFZ 32, v0x142b0edb0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1417f9f30_0 .net "bubble", 0 0, L_0x1480891c8;  alias, 1 drivers
v0x1417fafa0_0 .net "clk", 0 0, v0x142b48d80_0;  alias, 1 drivers
v0x1417fb030_0 .net "data_in", 31 0, L_0x142b27660;  alias, 1 drivers
v0x1417f8da0_0 .net "data_out", 31 0, L_0x142b4e400;  alias, 1 drivers
v0x1417f8e30_0 .net "data_out_wire", 31 0, v0x142b0edb0_0;  1 drivers
v0x142b0edb0_0 .var "data_reg", 31 0;
L_0x148088be0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x142b0ee40_0 .net "default_val", 31 0, L_0x148088be0;  1 drivers
v0x142b0dcb0_0 .net "stall", 0 0, L_0x1480890f0;  alias, 1 drivers
S_0x142b15930 .scope module, "ex_module" "EX_MODULE" 6 128, 9 3 0, S_0x1417dbe90;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "alu_type";
    .port_info 1 /INPUT 1 "alu_src1";
    .port_info 2 /INPUT 1 "alu_src2";
    .port_info 3 /INPUT 32 "pc";
    .port_info 4 /INPUT 32 "rs1_data";
    .port_info 5 /INPUT 32 "rs2_data";
    .port_info 6 /INPUT 32 "imm";
    .port_info 7 /INPUT 32 "reg_write_data_mem";
    .port_info 8 /INPUT 32 "reg_write_data_wb";
    .port_info 9 /INPUT 2 "rs1_fwd_ex";
    .port_info 10 /INPUT 2 "rs2_fwd_ex";
    .port_info 11 /OUTPUT 32 "alu_result";
    .port_info 12 /OUTPUT 32 "rs2_data_ex_new";
    .port_info 13 /OUTPUT 1 "pc_src";
L_0x142b4ddd0 .functor BUFZ 32, v0x1417e0c60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x142b27660 .functor BUFZ 32, L_0x142b4d8c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14171c890_0 .net "alu_result", 31 0, v0x1417e0c60_0;  alias, 1 drivers
v0x14171c940_0 .net "alu_result_wire", 31 0, L_0x142b4ddd0;  1 drivers
v0x141707e70_0 .net "alu_src1", 0 0, L_0x142b4d030;  alias, 1 drivers
v0x141707f00_0 .net "alu_src2", 0 0, L_0x142b4d580;  alias, 1 drivers
v0x141707f90_0 .net "alu_type", 3 0, L_0x142b4c7d0;  alias, 1 drivers
v0x141708060_0 .net "imm", 31 0, L_0x142b4bfb0;  alias, 1 drivers
v0x141738bc0_0 .net "less_than", 0 0, v0x142b0bab0_0;  1 drivers
v0x141738c50_0 .net "op1", 31 0, L_0x142b4da60;  1 drivers
v0x141738ce0_0 .net "op2", 31 0, L_0x142b4dbf0;  1 drivers
v0x141738df0_0 .net "pc", 31 0, L_0x142b4bdf0;  alias, 1 drivers
o0x148052a70 .functor BUFZ 1, C4<z>; HiZ drive
v0x141752e40_0 .net "pc_src", 0 0, o0x148052a70;  0 drivers
v0x141752ed0_0 .net "reg_write_data_mem", 31 0, L_0x142b4f680;  alias, 1 drivers
v0x141752f60_0 .net "reg_write_data_wb", 31 0, v0x142b441b0_0;  alias, 1 drivers
v0x141752ff0_0 .net "rs1_data", 31 0, L_0x142b4c090;  alias, 1 drivers
v0x141753080_0 .net "rs1_data_new", 31 0, L_0x142b4d7d0;  1 drivers
v0x142b20d00_0 .net "rs1_fwd_ex", 1 0, v0x142b21910_0;  alias, 1 drivers
v0x142b20d90_0 .net "rs2_data", 31 0, L_0x142b4c1d0;  alias, 1 drivers
v0x142b20f60_0 .net "rs2_data_ex_new", 31 0, L_0x142b27660;  alias, 1 drivers
v0x142b20ff0_0 .net "rs2_data_new", 31 0, L_0x142b4d8c0;  1 drivers
v0x142b21080_0 .net "rs2_fwd_ex", 1 0, v0x142b21a50_0;  alias, 1 drivers
v0x142b21110_0 .net "zero", 0 0, v0x142b0bb40_0;  1 drivers
S_0x142b146d0 .scope module, "EX_ALU" "ALU" 9 40, 10 2 0, S_0x142b15930;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "alu_in1";
    .port_info 1 /INPUT 32 "alu_in2";
    .port_info 2 /INPUT 4 "alu_type";
    .port_info 3 /OUTPUT 32 "alu_result";
    .port_info 4 /OUTPUT 1 "zero";
    .port_info 5 /OUTPUT 1 "less_than";
v0x142b042f0_0 .net "alu_in1", 31 0, L_0x142b4da60;  alias, 1 drivers
v0x142b04380_0 .net "alu_in2", 31 0, L_0x142b4dbf0;  alias, 1 drivers
v0x1417e0c60_0 .var "alu_result", 31 0;
v0x1417e0cf0_0 .net "alu_type", 3 0, L_0x142b4c7d0;  alias, 1 drivers
v0x142b0bab0_0 .var "less_than", 0 0;
v0x142b0bb40_0 .var "zero", 0 0;
E_0x1417d26b0 .event edge, v0x1417e0cf0_0, v0x142b042f0_0, v0x142b04380_0, v0x1417d6960_0;
S_0x1417bb0c0 .scope module, "EX_OP_SELECTOR" "OpSelector" 9 24, 11 3 0, S_0x142b15930;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "alu_src1";
    .port_info 1 /INPUT 1 "alu_src2";
    .port_info 2 /INPUT 32 "rs1_data";
    .port_info 3 /INPUT 32 "rs2_data";
    .port_info 4 /INPUT 32 "reg_write_data_mem";
    .port_info 5 /INPUT 32 "reg_write_data_wb";
    .port_info 6 /INPUT 2 "fwd_ex1";
    .port_info 7 /INPUT 2 "fwd_ex2";
    .port_info 8 /INPUT 32 "pc";
    .port_info 9 /INPUT 32 "imm";
    .port_info 10 /OUTPUT 32 "op1";
    .port_info 11 /OUTPUT 32 "op2";
    .port_info 12 /OUTPUT 32 "rs1_data_new";
    .port_info 13 /OUTPUT 32 "rs2_data_new";
L_0x142b4d7d0 .functor BUFZ 32, v0x1417507c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x142b4d8c0 .functor BUFZ 32, v0x1417059c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x148088a78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142b4d9b0 .functor XNOR 1, L_0x142b4d030, L_0x148088a78, C4<0>, C4<0>;
L_0x148088ac0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x142b4db40 .functor XNOR 1, L_0x142b4d580, L_0x148088ac0, C4<0>, C4<0>;
v0x14170f6e0_0 .net/2u *"_ivl_10", 0 0, L_0x148088ac0;  1 drivers
v0x14170f780_0 .net *"_ivl_12", 0 0, L_0x142b4db40;  1 drivers
v0x14170f820_0 .net/2u *"_ivl_4", 0 0, L_0x148088a78;  1 drivers
v0x14174b9c0_0 .net *"_ivl_6", 0 0, L_0x142b4d9b0;  1 drivers
v0x14174ba50_0 .net "alu_src1", 0 0, L_0x142b4d030;  alias, 1 drivers
v0x14174baf0_0 .net "alu_src2", 0 0, L_0x142b4d580;  alias, 1 drivers
v0x14174bb90_0 .net "data_op1", 31 0, v0x1417507c0_0;  1 drivers
v0x14174bc30_0 .net "data_op2", 31 0, v0x1417059c0_0;  1 drivers
v0x141709410_0 .net "fwd_ex1", 1 0, v0x142b21910_0;  alias, 1 drivers
v0x141709540_0 .net "fwd_ex2", 1 0, v0x142b21a50_0;  alias, 1 drivers
v0x1417095d0_0 .net "imm", 31 0, L_0x142b4bfb0;  alias, 1 drivers
v0x14171f340_0 .net "op1", 31 0, L_0x142b4da60;  alias, 1 drivers
v0x14171f3d0_0 .net "op2", 31 0, L_0x142b4dbf0;  alias, 1 drivers
v0x14171f460_0 .net "pc", 31 0, L_0x142b4bdf0;  alias, 1 drivers
v0x14171f4f0_0 .net "reg_write_data_mem", 31 0, L_0x142b4f680;  alias, 1 drivers
v0x1417199e0_0 .net "reg_write_data_wb", 31 0, v0x142b441b0_0;  alias, 1 drivers
v0x141719a70_0 .net "rs1_data", 31 0, L_0x142b4c090;  alias, 1 drivers
v0x141719c00_0 .net "rs1_data_new", 31 0, L_0x142b4d7d0;  alias, 1 drivers
v0x14171c700_0 .net "rs2_data", 31 0, L_0x142b4c1d0;  alias, 1 drivers
v0x14171c790_0 .net "rs2_data_new", 31 0, L_0x142b4d8c0;  alias, 1 drivers
L_0x142b4da60 .functor MUXZ 32, L_0x142b4bdf0, v0x1417507c0_0, L_0x142b4d9b0, C4<>;
L_0x142b4dbf0 .functor MUXZ 32, L_0x142b4bfb0, v0x1417059c0_0, L_0x142b4db40, C4<>;
S_0x141750650 .scope module, "FWD_MUX_1" "FWD_MUX" 11 13, 12 2 0, S_0x1417bb0c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "Data_EX";
    .port_info 1 /INPUT 32 "Data_MEM";
    .port_info 2 /INPUT 32 "Data_WB";
    .port_info 3 /INPUT 2 "fwd_ex";
    .port_info 4 /OUTPUT 32 "Data_out";
v0x1417bb230_0 .net "Data_EX", 31 0, L_0x142b4c090;  alias, 1 drivers
v0x1417bb4a0_0 .net "Data_MEM", 31 0, L_0x142b4f680;  alias, 1 drivers
v0x1417bb530_0 .net "Data_WB", 31 0, v0x142b441b0_0;  alias, 1 drivers
v0x1417507c0_0 .var "Data_out", 31 0;
v0x141750850_0 .net "fwd_ex", 1 0, v0x142b21910_0;  alias, 1 drivers
E_0x1417e0dd0 .event edge, v0x141750850_0, v0x1417bb230_0, v0x1417bb4a0_0, v0x1417bb530_0;
S_0x141724360 .scope module, "FWD_MUX_2" "FWD_MUX" 11 14, 12 2 0, S_0x1417bb0c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "Data_EX";
    .port_info 1 /INPUT 32 "Data_MEM";
    .port_info 2 /INPUT 32 "Data_WB";
    .port_info 3 /INPUT 2 "fwd_ex";
    .port_info 4 /OUTPUT 32 "Data_out";
v0x1417057d0_0 .net "Data_EX", 31 0, L_0x142b4c1d0;  alias, 1 drivers
v0x141705860_0 .net "Data_MEM", 31 0, L_0x142b4f680;  alias, 1 drivers
v0x1417058f0_0 .net "Data_WB", 31 0, v0x142b441b0_0;  alias, 1 drivers
v0x1417059c0_0 .var "Data_out", 31 0;
v0x14170f600_0 .net "fwd_ex", 1 0, v0x142b21a50_0;  alias, 1 drivers
E_0x1417245a0 .event edge, v0x14170f600_0, v0x1417057d0_0, v0x1417bb4a0_0, v0x1417bb530_0;
S_0x142b21260 .scope module, "forward_unit_ex" "Forward_Unit_Ex" 6 255, 13 2 0, S_0x1417dbe90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "reg_write_mem";
    .port_info 1 /INPUT 5 "rs1_ex";
    .port_info 2 /INPUT 5 "rs2_ex";
    .port_info 3 /INPUT 5 "rd_mem";
    .port_info 4 /INPUT 5 "rd_wb";
    .port_info 5 /INPUT 1 "reg_write_wb";
    .port_info 6 /OUTPUT 2 "rs1_fwd_ex";
    .port_info 7 /OUTPUT 2 "rs2_fwd_ex";
v0x142b21530_0 .net "rd_mem", 4 0, L_0x142b4eb20;  alias, 1 drivers
v0x142b21620_0 .net "rd_wb", 4 0, L_0x142b4ff70;  alias, 1 drivers
v0x142b216c0_0 .net "reg_write_mem", 0 0, L_0x142b4e700;  alias, 1 drivers
v0x142b217b0_0 .net "reg_write_wb", 0 0, L_0x142b500d0;  alias, 1 drivers
v0x142b21840_0 .net "rs1_ex", 4 0, L_0x142b4c490;  alias, 1 drivers
v0x142b21910_0 .var "rs1_fwd_ex", 1 0;
v0x142b219a0_0 .net "rs2_ex", 4 0, L_0x142b4c630;  alias, 1 drivers
v0x142b21a50_0 .var "rs2_fwd_ex", 1 0;
E_0x1417bc360/0 .event edge, v0x1417bfa60_0, v0x1417f8b50_0, v0x142b21840_0, v0x142b217b0_0;
E_0x1417bc360/1 .event edge, v0x142b21620_0, v0x142b219a0_0;
E_0x1417bc360 .event/or E_0x1417bc360/0, E_0x1417bc360/1;
S_0x142b21bb0 .scope module, "forward_unit_id" "Forward_Unit_Id" 6 246, 14 2 0, S_0x1417dbe90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "reg_write_mem";
    .port_info 1 /INPUT 5 "rs1_id";
    .port_info 2 /INPUT 5 "rs2_id";
    .port_info 3 /INPUT 5 "rd_mem";
    .port_info 4 /INPUT 1 "branch_id";
    .port_info 5 /INPUT 1 "jal_id";
    .port_info 6 /INPUT 1 "jalr_id";
    .port_info 7 /OUTPUT 2 "rs1_fwd_id";
    .port_info 8 /OUTPUT 2 "rs2_fwd_id";
v0x142b21f00_0 .net "branch_id", 0 0, L_0x142b4ba10;  alias, 1 drivers
v0x142b21fa0_0 .net "jal_id", 0 0, L_0x142b4bb00;  alias, 1 drivers
v0x142b22040_0 .net "jalr_id", 0 0, L_0x142b4bbc0;  alias, 1 drivers
v0x142b220d0_0 .net "rd_mem", 4 0, L_0x142b4eb20;  alias, 1 drivers
v0x142b22160_0 .net "reg_write_mem", 0 0, L_0x142b4e700;  alias, 1 drivers
v0x142b22230_0 .var "rs1_fwd_id", 1 0;
v0x142b222d0_0 .net "rs1_id", 4 0, L_0x142b495c0;  alias, 1 drivers
v0x142b22380_0 .var "rs2_fwd_id", 1 0;
v0x142b22430_0 .net "rs2_id", 4 0, L_0x142b49640;  alias, 1 drivers
E_0x142b21ea0/0 .event edge, v0x1417bfa60_0, v0x142b21f00_0, v0x1417f8b50_0, v0x142b222d0_0;
E_0x142b21ea0/1 .event edge, v0x142b22040_0, v0x142b22430_0;
E_0x142b21ea0 .event/or E_0x142b21ea0/0, E_0x142b21ea0/1;
S_0x142b22620 .scope module, "hazard_detect_unit" "Hazard_Detect_Unit" 6 231, 15 2 0, S_0x1417dbe90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "pc_src_id";
    .port_info 2 /INPUT 1 "jal_id";
    .port_info 3 /INPUT 1 "jalr_id";
    .port_info 4 /INPUT 1 "branch_id";
    .port_info 5 /INPUT 5 "rs1_id";
    .port_info 6 /INPUT 5 "rs2_id";
    .port_info 7 /INPUT 5 "rd_mem";
    .port_info 8 /INPUT 5 "rd_ex";
    .port_info 9 /INPUT 1 "mem_read_ex";
    .port_info 10 /INPUT 1 "mem_read_mem";
    .port_info 11 /INPUT 1 "reg_write_ex";
    .port_info 12 /OUTPUT 1 "stall_if";
    .port_info 13 /OUTPUT 1 "bubble_if";
    .port_info 14 /OUTPUT 1 "stall_id";
    .port_info 15 /OUTPUT 1 "bubble_id";
    .port_info 16 /OUTPUT 1 "stall_ex";
    .port_info 17 /OUTPUT 1 "bubble_ex";
    .port_info 18 /OUTPUT 1 "stall_mem";
    .port_info 19 /OUTPUT 1 "bubble_mem";
    .port_info 20 /OUTPUT 1 "stall_wb";
    .port_info 21 /OUTPUT 1 "bubble_wb";
L_0x142b50180 .functor OR 1, L_0x142b4ba10, L_0x142b4bbc0, C4<0>, C4<0>;
L_0x142b504b0 .functor OR 1, L_0x142b50230, L_0x142b502f0, C4<0>, C4<0>;
L_0x142b50560 .functor AND 1, L_0x142b4cd50, L_0x142b504b0, C4<1>, C4<1>;
L_0x142b50950 .functor OR 1, L_0x142b50610, L_0x142b507b0, C4<0>, C4<0>;
L_0x142b509c0 .functor AND 1, L_0x142b4e860, L_0x142b50950, C4<1>, C4<1>;
L_0x142b50aa0 .functor OR 1, L_0x142b50560, L_0x142b509c0, C4<0>, C4<0>;
L_0x142b50b90 .functor AND 1, L_0x142b50180, L_0x142b50aa0, C4<1>, C4<1>;
L_0x142b50cc0 .functor OR 1, L_0x142b4ba10, L_0x142b4bbc0, C4<0>, C4<0>;
L_0x142b38300 .functor OR 1, L_0x142b50cc0, L_0x142b4bb00, C4<0>, C4<0>;
L_0x142b50f80 .functor BUFZ 1, L_0x142b50b90, C4<0>, C4<0>, C4<0>;
L_0x142b51070 .functor BUFZ 1, L_0x142b50b90, C4<0>, C4<0>, C4<0>;
L_0x142b511c0 .functor BUFZ 1, L_0x142b38300, C4<0>, C4<0>, C4<0>;
L_0x142b51230 .functor BUFZ 1, L_0x142b50b90, C4<0>, C4<0>, C4<0>;
v0x142b22a50_0 .net *"_ivl_1", 0 0, L_0x142b50180;  1 drivers
v0x142b22b00_0 .net *"_ivl_10", 0 0, L_0x142b50610;  1 drivers
v0x142b22ba0_0 .net *"_ivl_12", 0 0, L_0x142b507b0;  1 drivers
v0x142b22c30_0 .net *"_ivl_15", 0 0, L_0x142b50950;  1 drivers
v0x142b22cd0_0 .net *"_ivl_17", 0 0, L_0x142b509c0;  1 drivers
v0x142b22db0_0 .net *"_ivl_19", 0 0, L_0x142b50aa0;  1 drivers
v0x142b22e50_0 .net *"_ivl_2", 0 0, L_0x142b50230;  1 drivers
v0x142b22ef0_0 .net *"_ivl_23", 0 0, L_0x142b50cc0;  1 drivers
v0x142b22f90_0 .net *"_ivl_4", 0 0, L_0x142b502f0;  1 drivers
v0x142b230a0_0 .net *"_ivl_7", 0 0, L_0x142b504b0;  1 drivers
v0x142b23130_0 .net *"_ivl_9", 0 0, L_0x142b50560;  1 drivers
v0x142b231d0_0 .net "branch_id", 0 0, L_0x142b4ba10;  alias, 1 drivers
v0x142b23280_0 .net "bubble", 0 0, L_0x142b38300;  1 drivers
v0x142b23310_0 .net "bubble_ex", 0 0, L_0x142b51230;  alias, 1 drivers
v0x142b233a0_0 .net "bubble_id", 0 0, L_0x142b511c0;  alias, 1 drivers
v0x142b23430_0 .net "bubble_if", 0 0, L_0x148089180;  alias, 1 drivers
v0x142b234c0_0 .net "bubble_mem", 0 0, L_0x1480891c8;  alias, 1 drivers
v0x142b23650_0 .net "bubble_wb", 0 0, L_0x148089210;  alias, 1 drivers
v0x142b236e0_0 .net "jal_id", 0 0, L_0x142b4bb00;  alias, 1 drivers
v0x142b23790_0 .net "jalr_id", 0 0, L_0x142b4bbc0;  alias, 1 drivers
v0x142b23820_0 .net "mem_read_ex", 0 0, L_0x142b4d420;  alias, 1 drivers
v0x142b238b0_0 .net "mem_read_mem", 0 0, L_0x142b4e860;  alias, 1 drivers
v0x142b23980_0 .net "pc_src_id", 0 0, v0x142b36130_0;  alias, 1 drivers
v0x142b23a10_0 .net "rd_ex", 4 0, L_0x142b4c330;  alias, 1 drivers
v0x142b23ae0_0 .net "rd_mem", 4 0, L_0x142b4eb20;  alias, 1 drivers
v0x142b23bf0_0 .net "reg_write_ex", 0 0, L_0x142b4cd50;  alias, 1 drivers
v0x142b23c80_0 .net "rs1_id", 4 0, L_0x142b495c0;  alias, 1 drivers
v0x142b23d10_0 .net "rs2_id", 4 0, L_0x142b49640;  alias, 1 drivers
v0x142b23da0_0 .net "rst", 0 0, v0x142b48ea0_0;  alias, 1 drivers
v0x142b23e30_0 .net "stall", 0 0, L_0x142b50b90;  1 drivers
v0x142b23ec0_0 .net "stall_ex", 0 0, L_0x1480890a8;  alias, 1 drivers
v0x142b23f50_0 .net "stall_id", 0 0, L_0x142b51070;  alias, 1 drivers
v0x142b23fe0_0 .net "stall_if", 0 0, L_0x142b50f80;  alias, 1 drivers
v0x142b23550_0 .net "stall_mem", 0 0, L_0x1480890f0;  alias, 1 drivers
v0x142b24270_0 .net "stall_wb", 0 0, L_0x148089138;  alias, 1 drivers
L_0x142b50230 .cmp/eq 5, L_0x142b4c330, L_0x142b495c0;
L_0x142b502f0 .cmp/eq 5, L_0x142b4c330, L_0x142b49640;
L_0x142b50610 .cmp/eq 5, L_0x142b4eb20, L_0x142b495c0;
L_0x142b507b0 .cmp/eq 5, L_0x142b4eb20, L_0x142b49640;
S_0x142b244b0 .scope module, "id_ex" "ID_EX" 6 103, 16 2 0, S_0x1417dbe90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "pc_id";
    .port_info 2 /INPUT 32 "pc_plus4_id";
    .port_info 3 /INPUT 32 "imm_id";
    .port_info 4 /INPUT 32 "rs1_data_id";
    .port_info 5 /INPUT 32 "rs2_data_id";
    .port_info 6 /INPUT 1 "branch_id";
    .port_info 7 /INPUT 1 "jal_id";
    .port_info 8 /INPUT 1 "jalr_id";
    .port_info 9 /INPUT 1 "mem_read_id";
    .port_info 10 /INPUT 1 "mem_write_id";
    .port_info 11 /INPUT 1 "reg_write_id";
    .port_info 12 /INPUT 2 "reg_src_id";
    .port_info 13 /INPUT 1 "alu_src1_id";
    .port_info 14 /INPUT 1 "alu_src2_id";
    .port_info 15 /INPUT 3 "instr_funct3_id";
    .port_info 16 /INPUT 4 "alu_type_id";
    .port_info 17 /INPUT 5 "rd_id";
    .port_info 18 /INPUT 5 "rs1_id";
    .port_info 19 /INPUT 5 "rs2_id";
    .port_info 20 /INPUT 1 "stall_ex";
    .port_info 21 /INPUT 1 "bubble_ex";
    .port_info 22 /OUTPUT 1 "mem_read_ex";
    .port_info 23 /OUTPUT 1 "mem_write_ex";
    .port_info 24 /OUTPUT 1 "reg_write_ex";
    .port_info 25 /OUTPUT 1 "alu_src1_ex";
    .port_info 26 /OUTPUT 1 "alu_src2_ex";
    .port_info 27 /OUTPUT 32 "pc_plus4_ex";
    .port_info 28 /OUTPUT 32 "pc_ex";
    .port_info 29 /OUTPUT 32 "imm_ex";
    .port_info 30 /OUTPUT 32 "rs1_data_ex";
    .port_info 31 /OUTPUT 32 "rs2_data_ex";
    .port_info 32 /OUTPUT 2 "reg_src_ex";
    .port_info 33 /OUTPUT 3 "instr_funct3_ex";
    .port_info 34 /OUTPUT 4 "alu_type_ex";
    .port_info 35 /OUTPUT 5 "rd_ex";
    .port_info 36 /OUTPUT 5 "rs1_ex";
    .port_info 37 /OUTPUT 5 "rs2_ex";
v0x142b2fa00_0 .net "alu_src1_ex", 0 0, L_0x142b4d030;  alias, 1 drivers
v0x142b2fa90_0 .net "alu_src1_id", 0 0, v0x142b32160_0;  alias, 1 drivers
v0x142b2fb20_0 .net "alu_src2_ex", 0 0, L_0x142b4d580;  alias, 1 drivers
v0x142b2fbd0_0 .net "alu_src2_id", 0 0, v0x142b32250_0;  alias, 1 drivers
v0x142b2fc80_0 .net "alu_type_ex", 3 0, L_0x142b4c7d0;  alias, 1 drivers
v0x142b2fd50_0 .net "alu_type_id", 3 0, v0x142b32320_0;  alias, 1 drivers
v0x142b2fde0_0 .net "branch_ex", 0 0, L_0x142b4d2e0;  1 drivers
v0x142b2fe70_0 .net "branch_id", 0 0, L_0x142b4ba10;  alias, 1 drivers
v0x142b2ff00_0 .net "bubble_ex", 0 0, L_0x142b51230;  alias, 1 drivers
v0x142b30010_0 .net "clk", 0 0, v0x142b48d80_0;  alias, 1 drivers
v0x142b26ab0_0 .net "imm_ex", 31 0, L_0x142b4bfb0;  alias, 1 drivers
v0x142b26b40_0 .net "imm_id", 31 0, v0x142b35160_0;  alias, 1 drivers
v0x142b26bf0_0 .net "instr_funct3_ex", 2 0, L_0x142b4c930;  alias, 1 drivers
v0x142b300a0_0 .net "instr_funct3_id", 2 0, L_0x142b4bc30;  alias, 1 drivers
v0x142b30130_0 .net "jal_ex", 0 0, L_0x142b4d6e0;  1 drivers
v0x142b301c0_0 .net "jal_id", 0 0, L_0x142b4bb00;  alias, 1 drivers
v0x142b30250_0 .net "jalr_ex", 0 0, L_0x142b4ceb0;  1 drivers
v0x142b303e0_0 .net "jalr_id", 0 0, L_0x142b4bbc0;  alias, 1 drivers
v0x142b30470_0 .net "mem_read_ex", 0 0, L_0x142b4d420;  alias, 1 drivers
v0x142b30500_0 .net "mem_read_id", 0 0, v0x142b331a0_0;  alias, 1 drivers
v0x142b305b0_0 .net "mem_write_ex", 0 0, L_0x142b4cbf0;  alias, 1 drivers
v0x142b30640_0 .net "mem_write_id", 0 0, v0x142b332b0_0;  alias, 1 drivers
v0x142b306d0_0 .net "pc_ex", 31 0, L_0x142b4bdf0;  alias, 1 drivers
v0x142b30760_0 .net "pc_id", 31 0, L_0x142b492a0;  alias, 1 drivers
v0x142b307f0_0 .net "pc_plus4_ex", 31 0, L_0x142b4bed0;  alias, 1 drivers
v0x142b30880_0 .net "pc_plus4_id", 31 0, L_0x142b49420;  alias, 1 drivers
v0x142b30930_0 .net "rd_ex", 4 0, L_0x142b4c330;  alias, 1 drivers
v0x142b30a40_0 .net "rd_id", 4 0, L_0x142b494d0;  alias, 1 drivers
v0x142b30af0_0 .net "reg_src_ex", 1 0, L_0x142b4ca90;  alias, 1 drivers
v0x142b30b80_0 .net "reg_src_id", 1 0, v0x142b33410_0;  alias, 1 drivers
v0x142b30c10_0 .net "reg_write_ex", 0 0, L_0x142b4cd50;  alias, 1 drivers
v0x142b30d20_0 .net "reg_write_id", 0 0, v0x142b33570_0;  alias, 1 drivers
v0x142b30db0_0 .net "rs1_data_ex", 31 0, L_0x142b4c090;  alias, 1 drivers
v0x142b31040_0 .net "rs1_data_id", 31 0, L_0x142b4b830;  alias, 1 drivers
v0x142b310d0_0 .net "rs1_ex", 4 0, L_0x142b4c490;  alias, 1 drivers
v0x142b31160_0 .net "rs1_id", 4 0, L_0x142b495c0;  alias, 1 drivers
v0x142b311f0_0 .net "rs2_data_ex", 31 0, L_0x142b4c1d0;  alias, 1 drivers
v0x142b31280_0 .net "rs2_data_id", 31 0, L_0x142b4b920;  alias, 1 drivers
v0x142b31310_0 .net "rs2_ex", 4 0, L_0x142b4c630;  alias, 1 drivers
v0x142b313a0_0 .net "rs2_id", 4 0, L_0x142b49640;  alias, 1 drivers
v0x142b31440_0 .net "stall_ex", 0 0, L_0x1480890a8;  alias, 1 drivers
S_0x142b24b30 .scope module, "ID_EX_alu_src1" "PipeDff" 16 41, 8 1 0, S_0x142b244b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x142b24d00 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x142b4d030 .functor BUFZ 1, v0x142b25180_0, C4<0>, C4<0>, C4<0>;
v0x142b24eb0_0 .net "bubble", 0 0, L_0x142b51230;  alias, 1 drivers
v0x142b24f40_0 .net "clk", 0 0, v0x142b48d80_0;  alias, 1 drivers
v0x142b24fd0_0 .net "data_in", 0 0, v0x142b32160_0;  alias, 1 drivers
v0x142b25060_0 .net "data_out", 0 0, L_0x142b4d030;  alias, 1 drivers
v0x142b250f0_0 .net "data_out_wire", 0 0, v0x142b25180_0;  1 drivers
v0x142b25180_0 .var "data_reg", 0 0;
L_0x148088910 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x142b25210_0 .net "default_val", 0 0, L_0x148088910;  1 drivers
v0x142b252c0_0 .net "stall", 0 0, L_0x1480890a8;  alias, 1 drivers
S_0x142b253d0 .scope module, "ID_EX_alu_src2" "PipeDff" 16 44, 8 1 0, S_0x142b244b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x142b255a0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x142b4d580 .functor BUFZ 1, v0x142b25ab0_0, C4<0>, C4<0>, C4<0>;
v0x142b25760_0 .net "bubble", 0 0, L_0x142b51230;  alias, 1 drivers
v0x142b25830_0 .net "clk", 0 0, v0x142b48d80_0;  alias, 1 drivers
v0x142b258c0_0 .net "data_in", 0 0, v0x142b32250_0;  alias, 1 drivers
v0x142b25950_0 .net "data_out", 0 0, L_0x142b4d580;  alias, 1 drivers
v0x142b259e0_0 .net "data_out_wire", 0 0, v0x142b25ab0_0;  1 drivers
v0x142b25ab0_0 .var "data_reg", 0 0;
L_0x1480889e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x142b25b40_0 .net "default_val", 0 0, L_0x1480889e8;  1 drivers
v0x142b25be0_0 .net "stall", 0 0, L_0x1480890a8;  alias, 1 drivers
S_0x142b25d20 .scope module, "ID_EX_alu_type" "PipeDff" 16 33, 8 1 0, S_0x142b244b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 4 "default_val";
    .port_info 4 /INPUT 4 "data_in";
    .port_info 5 /OUTPUT 4 "data_out";
P_0x142b25ee0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000100>;
L_0x142b4c7d0 .functor BUFZ 4, v0x142b263b0_0, C4<0000>, C4<0000>, C4<0000>;
v0x142b260a0_0 .net "bubble", 0 0, L_0x142b51230;  alias, 1 drivers
v0x142b26130_0 .net "clk", 0 0, v0x142b48d80_0;  alias, 1 drivers
v0x142b261c0_0 .net "data_in", 3 0, v0x142b32320_0;  alias, 1 drivers
v0x142b26250_0 .net "data_out", 3 0, L_0x142b4c7d0;  alias, 1 drivers
v0x142b262e0_0 .net "data_out_wire", 3 0, v0x142b263b0_0;  1 drivers
v0x142b263b0_0 .var "data_reg", 3 0;
L_0x148088760 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x142b26450_0 .net "default_val", 3 0, L_0x148088760;  1 drivers
v0x142b26500_0 .net "stall", 0 0, L_0x1480890a8;  alias, 1 drivers
S_0x142b26620 .scope module, "ID_EX_branch" "PipeDff" 16 42, 8 1 0, S_0x142b244b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x142b267e0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x142b4d2e0 .functor BUFZ 1, v0x142b26e10_0, C4<0>, C4<0>, C4<0>;
v0x142b26970_0 .net "bubble", 0 0, L_0x142b51230;  alias, 1 drivers
v0x142b26a10_0 .net "clk", 0 0, v0x142b48d80_0;  alias, 1 drivers
v0x142b05890_0 .net "data_in", 0 0, L_0x142b4ba10;  alias, 1 drivers
v0x142b26cb0_0 .net "data_out", 0 0, L_0x142b4d2e0;  alias, 1 drivers
v0x142b26d40_0 .net "data_out_wire", 0 0, v0x142b26e10_0;  1 drivers
v0x142b26e10_0 .var "data_reg", 0 0;
L_0x148088958 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x142b26ea0_0 .net "default_val", 0 0, L_0x148088958;  1 drivers
v0x142b26f30_0 .net "stall", 0 0, L_0x1480890a8;  alias, 1 drivers
S_0x142b270b0 .scope module, "ID_EX_imm" "PipeDff" 16 25, 8 1 0, S_0x142b244b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x142b27270 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x142b4bfb0 .functor BUFZ 32, v0x142b27770_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x142b27400_0 .net "bubble", 0 0, L_0x142b51230;  alias, 1 drivers
v0x142b274a0_0 .net "clk", 0 0, v0x142b48d80_0;  alias, 1 drivers
v0x142b27540_0 .net "data_in", 31 0, v0x142b35160_0;  alias, 1 drivers
v0x142b275d0_0 .net "data_out", 31 0, L_0x142b4bfb0;  alias, 1 drivers
v0x142b276e0_0 .net "data_out_wire", 31 0, v0x142b27770_0;  1 drivers
v0x142b27770_0 .var "data_reg", 31 0;
L_0x1480885b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x142b27800_0 .net "default_val", 31 0, L_0x1480885b0;  1 drivers
v0x142b278a0_0 .net "stall", 0 0, L_0x1480890a8;  alias, 1 drivers
S_0x142b279c0 .scope module, "ID_EX_instr_funct3" "PipeDff" 16 34, 8 1 0, S_0x142b244b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 3 "default_val";
    .port_info 4 /INPUT 3 "data_in";
    .port_info 5 /OUTPUT 3 "data_out";
P_0x142b27b80 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000011>;
L_0x142b4c930 .functor BUFZ 3, v0x142b28040_0, C4<000>, C4<000>, C4<000>;
v0x142b27d10_0 .net "bubble", 0 0, L_0x142b51230;  alias, 1 drivers
v0x142b27db0_0 .net "clk", 0 0, v0x142b48d80_0;  alias, 1 drivers
v0x142b27e50_0 .net "data_in", 2 0, L_0x142b4bc30;  alias, 1 drivers
v0x142b27ee0_0 .net "data_out", 2 0, L_0x142b4c930;  alias, 1 drivers
v0x142b27f70_0 .net "data_out_wire", 2 0, v0x142b28040_0;  1 drivers
v0x142b28040_0 .var "data_reg", 2 0;
L_0x1480887a8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x142b280e0_0 .net "default_val", 2 0, L_0x1480887a8;  1 drivers
v0x142b28190_0 .net "stall", 0 0, L_0x1480890a8;  alias, 1 drivers
S_0x142b282b0 .scope module, "ID_EX_jal" "PipeDff" 16 45, 8 1 0, S_0x142b244b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x142b28470 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x142b4d6e0 .functor BUFZ 1, v0x142b28930_0, C4<0>, C4<0>, C4<0>;
v0x142b28600_0 .net "bubble", 0 0, L_0x142b51230;  alias, 1 drivers
v0x142b286a0_0 .net "clk", 0 0, v0x142b48d80_0;  alias, 1 drivers
v0x142b28740_0 .net "data_in", 0 0, L_0x142b4bb00;  alias, 1 drivers
v0x142b287d0_0 .net "data_out", 0 0, L_0x142b4d6e0;  alias, 1 drivers
v0x142b28860_0 .net "data_out_wire", 0 0, v0x142b28930_0;  1 drivers
v0x142b28930_0 .var "data_reg", 0 0;
L_0x148088a30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x142b289d0_0 .net "default_val", 0 0, L_0x148088a30;  1 drivers
v0x142b28a80_0 .net "stall", 0 0, L_0x1480890a8;  alias, 1 drivers
S_0x142b28ba0 .scope module, "ID_EX_jalr" "PipeDff" 16 40, 8 1 0, S_0x142b244b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x142b28d60 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x142b4ceb0 .functor BUFZ 1, v0x142b292d0_0, C4<0>, C4<0>, C4<0>;
v0x142b28ef0_0 .net "bubble", 0 0, L_0x142b51230;  alias, 1 drivers
v0x142b29090_0 .net "clk", 0 0, v0x142b48d80_0;  alias, 1 drivers
v0x142b29120_0 .net "data_in", 0 0, L_0x142b4bbc0;  alias, 1 drivers
v0x142b291b0_0 .net "data_out", 0 0, L_0x142b4ceb0;  alias, 1 drivers
v0x142b29240_0 .net "data_out_wire", 0 0, v0x142b292d0_0;  1 drivers
v0x142b292d0_0 .var "data_reg", 0 0;
L_0x1480888c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x142b29360_0 .net "default_val", 0 0, L_0x1480888c8;  1 drivers
v0x142b293f0_0 .net "stall", 0 0, L_0x1480890a8;  alias, 1 drivers
S_0x142b295f0 .scope module, "ID_EX_mem_read" "PipeDff" 16 43, 8 1 0, S_0x142b244b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x142b25c70 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x142b4d420 .functor BUFZ 1, v0x142b29c20_0, C4<0>, C4<0>, C4<0>;
v0x142b29930_0 .net "bubble", 0 0, L_0x142b51230;  alias, 1 drivers
v0x142b299c0_0 .net "clk", 0 0, v0x142b48d80_0;  alias, 1 drivers
v0x142b29a60_0 .net "data_in", 0 0, v0x142b331a0_0;  alias, 1 drivers
v0x142b29af0_0 .net "data_out", 0 0, L_0x142b4d420;  alias, 1 drivers
v0x142b29b80_0 .net "data_out_wire", 0 0, v0x142b29c20_0;  1 drivers
v0x142b29c20_0 .var "data_reg", 0 0;
L_0x1480889a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x142b29cd0_0 .net "default_val", 0 0, L_0x1480889a0;  1 drivers
v0x142b29d80_0 .net "stall", 0 0, L_0x1480890a8;  alias, 1 drivers
S_0x142b29ea0 .scope module, "ID_EX_mem_write" "PipeDff" 16 38, 8 1 0, S_0x142b244b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x142b2a060 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x142b4cbf0 .functor BUFZ 1, v0x142b2a520_0, C4<0>, C4<0>, C4<0>;
v0x142b2a1f0_0 .net "bubble", 0 0, L_0x142b51230;  alias, 1 drivers
v0x142b2a290_0 .net "clk", 0 0, v0x142b48d80_0;  alias, 1 drivers
v0x142b2a330_0 .net "data_in", 0 0, v0x142b332b0_0;  alias, 1 drivers
v0x142b2a3c0_0 .net "data_out", 0 0, L_0x142b4cbf0;  alias, 1 drivers
v0x142b2a450_0 .net "data_out_wire", 0 0, v0x142b2a520_0;  1 drivers
v0x142b2a520_0 .var "data_reg", 0 0;
L_0x148088838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x142b2a5c0_0 .net "default_val", 0 0, L_0x148088838;  1 drivers
v0x142b2a670_0 .net "stall", 0 0, L_0x1480890a8;  alias, 1 drivers
S_0x142b2a790 .scope module, "ID_EX_pc" "PipeDff" 16 23, 8 1 0, S_0x142b244b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x142b2a950 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x142b4bdf0 .functor BUFZ 32, v0x142b2ae10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x142b2aae0_0 .net "bubble", 0 0, L_0x142b51230;  alias, 1 drivers
v0x142b2ab80_0 .net "clk", 0 0, v0x142b48d80_0;  alias, 1 drivers
v0x142b2ac20_0 .net "data_in", 31 0, L_0x142b492a0;  alias, 1 drivers
v0x142b2acb0_0 .net "data_out", 31 0, L_0x142b4bdf0;  alias, 1 drivers
v0x142b2ad40_0 .net "data_out_wire", 31 0, v0x142b2ae10_0;  1 drivers
v0x142b2ae10_0 .var "data_reg", 31 0;
L_0x148088520 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x142b2aeb0_0 .net "default_val", 31 0, L_0x148088520;  1 drivers
v0x142b2af60_0 .net "stall", 0 0, L_0x1480890a8;  alias, 1 drivers
S_0x142b2b080 .scope module, "ID_EX_pc_plus4" "PipeDff" 16 24, 8 1 0, S_0x142b244b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x142b2b240 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x142b4bed0 .functor BUFZ 32, v0x142b2b700_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x142b2b3d0_0 .net "bubble", 0 0, L_0x142b51230;  alias, 1 drivers
v0x142b2b470_0 .net "clk", 0 0, v0x142b48d80_0;  alias, 1 drivers
v0x142b2b510_0 .net "data_in", 31 0, L_0x142b49420;  alias, 1 drivers
v0x142b2b5a0_0 .net "data_out", 31 0, L_0x142b4bed0;  alias, 1 drivers
v0x142b2b630_0 .net "data_out_wire", 31 0, v0x142b2b700_0;  1 drivers
v0x142b2b700_0 .var "data_reg", 31 0;
L_0x148088568 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x142b2b7a0_0 .net "default_val", 31 0, L_0x148088568;  1 drivers
v0x142b2b850_0 .net "stall", 0 0, L_0x1480890a8;  alias, 1 drivers
S_0x142b2b970 .scope module, "ID_EX_rd" "PipeDff" 16 29, 8 1 0, S_0x142b244b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 5 "default_val";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 5 "data_out";
P_0x142b2bb30 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000101>;
L_0x142b4c330 .functor BUFZ 5, v0x142b2bfc0_0, C4<00000>, C4<00000>, C4<00000>;
v0x142b2bcc0_0 .net "bubble", 0 0, L_0x142b51230;  alias, 1 drivers
v0x142b2bd60_0 .net "clk", 0 0, v0x142b48d80_0;  alias, 1 drivers
v0x142b2be00_0 .net "data_in", 4 0, L_0x142b494d0;  alias, 1 drivers
v0x142b2be90_0 .net "data_out", 4 0, L_0x142b4c330;  alias, 1 drivers
v0x142b2bf20_0 .net "data_out_wire", 4 0, v0x142b2bfc0_0;  1 drivers
v0x142b2bfc0_0 .var "data_reg", 4 0;
L_0x148088688 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x142b2c070_0 .net "default_val", 4 0, L_0x148088688;  1 drivers
v0x142b2c120_0 .net "stall", 0 0, L_0x1480890a8;  alias, 1 drivers
S_0x142b2c240 .scope module, "ID_EX_reg_src" "PipeDff" 16 35, 8 1 0, S_0x142b244b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 2 "default_val";
    .port_info 4 /INPUT 2 "data_in";
    .port_info 5 /OUTPUT 2 "data_out";
P_0x142b2c400 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000010>;
L_0x142b4ca90 .functor BUFZ 2, v0x142b2c8c0_0, C4<00>, C4<00>, C4<00>;
v0x142b2c590_0 .net "bubble", 0 0, L_0x142b51230;  alias, 1 drivers
v0x142b2c630_0 .net "clk", 0 0, v0x142b48d80_0;  alias, 1 drivers
v0x142b2c6d0_0 .net "data_in", 1 0, v0x142b33410_0;  alias, 1 drivers
v0x142b2c760_0 .net "data_out", 1 0, L_0x142b4ca90;  alias, 1 drivers
v0x142b2c7f0_0 .net "data_out_wire", 1 0, v0x142b2c8c0_0;  1 drivers
v0x142b2c8c0_0 .var "data_reg", 1 0;
L_0x1480887f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x142b2c960_0 .net "default_val", 1 0, L_0x1480887f0;  1 drivers
v0x142b2ca10_0 .net "stall", 0 0, L_0x1480890a8;  alias, 1 drivers
S_0x142b2cb30 .scope module, "ID_EX_reg_write" "PipeDff" 16 39, 8 1 0, S_0x142b244b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x142b2ccf0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x142b4cd50 .functor BUFZ 1, v0x142b2d180_0, C4<0>, C4<0>, C4<0>;
v0x142b2ce80_0 .net "bubble", 0 0, L_0x142b51230;  alias, 1 drivers
v0x142b2cf20_0 .net "clk", 0 0, v0x142b48d80_0;  alias, 1 drivers
v0x142b2cfc0_0 .net "data_in", 0 0, v0x142b33570_0;  alias, 1 drivers
v0x142b2d050_0 .net "data_out", 0 0, L_0x142b4cd50;  alias, 1 drivers
v0x142b2d0e0_0 .net "data_out_wire", 0 0, v0x142b2d180_0;  1 drivers
v0x142b2d180_0 .var "data_reg", 0 0;
L_0x148088880 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x142b2d230_0 .net "default_val", 0 0, L_0x148088880;  1 drivers
v0x142b2d2e0_0 .net "stall", 0 0, L_0x1480890a8;  alias, 1 drivers
S_0x142b2d400 .scope module, "ID_EX_rs1" "PipeDff" 16 30, 8 1 0, S_0x142b244b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 5 "default_val";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 5 "data_out";
P_0x142b2d5c0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000101>;
L_0x142b4c490 .functor BUFZ 5, v0x142b2dba0_0, C4<00000>, C4<00000>, C4<00000>;
v0x142b2d750_0 .net "bubble", 0 0, L_0x142b51230;  alias, 1 drivers
v0x142b28f90_0 .net "clk", 0 0, v0x142b48d80_0;  alias, 1 drivers
v0x142b2d9f0_0 .net "data_in", 4 0, L_0x142b495c0;  alias, 1 drivers
v0x142b2da80_0 .net "data_out", 4 0, L_0x142b4c490;  alias, 1 drivers
v0x142b2db10_0 .net "data_out_wire", 4 0, v0x142b2dba0_0;  1 drivers
v0x142b2dba0_0 .var "data_reg", 4 0;
L_0x1480886d0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x142b2dc30_0 .net "default_val", 4 0, L_0x1480886d0;  1 drivers
v0x142b2dcd0_0 .net "stall", 0 0, L_0x1480890a8;  alias, 1 drivers
S_0x142b2df60 .scope module, "ID_EX_rs1_data" "PipeDff" 16 26, 8 1 0, S_0x142b244b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x142b2e1d0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x142b4c090 .functor BUFZ 32, v0x142b2e5c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x142b2e2e0_0 .net "bubble", 0 0, L_0x142b51230;  alias, 1 drivers
v0x142b2e370_0 .net "clk", 0 0, v0x142b48d80_0;  alias, 1 drivers
v0x142b2e400_0 .net "data_in", 31 0, L_0x142b4b830;  alias, 1 drivers
v0x142b2e490_0 .net "data_out", 31 0, L_0x142b4c090;  alias, 1 drivers
v0x142b2e520_0 .net "data_out_wire", 31 0, v0x142b2e5c0_0;  1 drivers
v0x142b2e5c0_0 .var "data_reg", 31 0;
L_0x1480885f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x142b2e670_0 .net "default_val", 31 0, L_0x1480885f8;  1 drivers
v0x142b2e720_0 .net "stall", 0 0, L_0x1480890a8;  alias, 1 drivers
S_0x142b2e840 .scope module, "ID_EX_rs2" "PipeDff" 16 31, 8 1 0, S_0x142b244b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 5 "default_val";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 5 "data_out";
P_0x142b2ea00 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000101>;
L_0x142b4c630 .functor BUFZ 5, v0x142b2eec0_0, C4<00000>, C4<00000>, C4<00000>;
v0x142b2eb90_0 .net "bubble", 0 0, L_0x142b51230;  alias, 1 drivers
v0x142b2ec30_0 .net "clk", 0 0, v0x142b48d80_0;  alias, 1 drivers
v0x142b2ecd0_0 .net "data_in", 4 0, L_0x142b49640;  alias, 1 drivers
v0x142b2ed60_0 .net "data_out", 4 0, L_0x142b4c630;  alias, 1 drivers
v0x142b2edf0_0 .net "data_out_wire", 4 0, v0x142b2eec0_0;  1 drivers
v0x142b2eec0_0 .var "data_reg", 4 0;
L_0x148088718 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x142b2ef60_0 .net "default_val", 4 0, L_0x148088718;  1 drivers
v0x142b2f010_0 .net "stall", 0 0, L_0x1480890a8;  alias, 1 drivers
S_0x142b2f130 .scope module, "ID_EX_rs2_data" "PipeDff" 16 27, 8 1 0, S_0x142b244b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x142b2f2f0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x142b4c1d0 .functor BUFZ 32, v0x142b2f780_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x142b2f480_0 .net "bubble", 0 0, L_0x142b51230;  alias, 1 drivers
v0x142b2f520_0 .net "clk", 0 0, v0x142b48d80_0;  alias, 1 drivers
v0x142b2f5c0_0 .net "data_in", 31 0, L_0x142b4b920;  alias, 1 drivers
v0x142b2f650_0 .net "data_out", 31 0, L_0x142b4c1d0;  alias, 1 drivers
v0x142b2f6e0_0 .net "data_out_wire", 31 0, v0x142b2f780_0;  1 drivers
v0x142b2f780_0 .var "data_reg", 31 0;
L_0x148088640 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x142b2f830_0 .net "default_val", 31 0, L_0x148088640;  1 drivers
v0x142b2f8e0_0 .net "stall", 0 0, L_0x1480890a8;  alias, 1 drivers
S_0x142b31860 .scope module, "id_module" "ID_MODULE" 6 63, 17 7 0, S_0x1417dbe90;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /INPUT 32 "pc";
    .port_info 2 /INPUT 32 "pc_plus4";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "reg_write_in";
    .port_info 5 /INPUT 32 "reg_write_data_mem";
    .port_info 6 /INPUT 32 "reg_write_data_wb";
    .port_info 7 /INPUT 2 "rs1_fwd_id";
    .port_info 8 /INPUT 2 "rs2_fwd_id";
    .port_info 9 /INPUT 5 "rd_wb";
    .port_info 10 /OUTPUT 1 "pc_src";
    .port_info 11 /OUTPUT 2 "reg_src";
    .port_info 12 /OUTPUT 1 "alu_src1";
    .port_info 13 /OUTPUT 1 "alu_src2";
    .port_info 14 /OUTPUT 1 "mem_read";
    .port_info 15 /OUTPUT 1 "mem_write";
    .port_info 16 /OUTPUT 1 "reg_write_out";
    .port_info 17 /OUTPUT 32 "rs1_data";
    .port_info 18 /OUTPUT 32 "rs2_data";
    .port_info 19 /OUTPUT 32 "imm";
    .port_info 20 /OUTPUT 32 "new_pc";
    .port_info 21 /OUTPUT 3 "branch_type";
    .port_info 22 /OUTPUT 3 "load_type";
    .port_info 23 /OUTPUT 3 "store_type";
    .port_info 24 /OUTPUT 3 "instr_funct3";
    .port_info 25 /OUTPUT 4 "alu_type";
    .port_info 26 /OUTPUT 5 "rd";
    .port_info 27 /OUTPUT 5 "rs1";
    .port_info 28 /OUTPUT 5 "rs2";
    .port_info 29 /OUTPUT 1 "branch";
    .port_info 30 /OUTPUT 1 "jal";
    .port_info 31 /OUTPUT 1 "jalr";
L_0x142b494d0 .functor BUFZ 5, v0x142b334e0_0, C4<00000>, C4<00000>, C4<00000>;
L_0x142b495c0 .functor BUFZ 5, v0x142b33640_0, C4<00000>, C4<00000>, C4<00000>;
L_0x142b49640 .functor BUFZ 5, v0x142b336d0_0, C4<00000>, C4<00000>, C4<00000>;
L_0x142b49840 .functor OR 1, L_0x142b500d0, L_0x142b49720, C4<0>, C4<0>;
L_0x142b49a50 .functor OR 1, L_0x142b49840, L_0x142b49910, C4<0>, C4<0>;
L_0x142b4b830 .functor BUFZ 32, L_0x142b4a540, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x142b4b920 .functor BUFZ 32, L_0x142b4aad0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x142b4ba10 .functor BUFZ 1, v0x142b32c00_0, C4<0>, C4<0>, C4<0>;
L_0x142b4bb00 .functor BUFZ 1, v0x142b32fb0_0, C4<0>, C4<0>, C4<0>;
L_0x142b4bbc0 .functor BUFZ 1, v0x142b33050_0, C4<0>, C4<0>, C4<0>;
L_0x142b4bc30 .functor BUFZ 3, v0x142b32ed0_0, C4<000>, C4<000>, C4<000>;
v0x142b37a30_0 .net "R_Addr1", 4 0, v0x142b33640_0;  1 drivers
v0x142b37ae0_0 .net "R_Addr2", 4 0, v0x142b336d0_0;  1 drivers
v0x142b37bc0_0 .net "W_Addr", 4 0, v0x142b334e0_0;  1 drivers
v0x142b37c50_0 .net *"_ivl_11", 0 0, L_0x142b49840;  1 drivers
L_0x148088178 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x142b37ce0_0 .net/2u *"_ivl_12", 1 0, L_0x148088178;  1 drivers
v0x142b37dd0_0 .net *"_ivl_14", 0 0, L_0x142b49910;  1 drivers
L_0x148088130 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x142b37e70_0 .net/2u *"_ivl_6", 1 0, L_0x148088130;  1 drivers
v0x142b37f20_0 .net *"_ivl_8", 0 0, L_0x142b49720;  1 drivers
v0x142b37fc0_0 .net "alu_src1", 0 0, v0x142b32160_0;  alias, 1 drivers
v0x142b380d0_0 .net "alu_src2", 0 0, v0x142b32250_0;  alias, 1 drivers
v0x142b38160_0 .net "alu_type", 3 0, v0x142b32320_0;  alias, 1 drivers
v0x142b38270_0 .net "branch", 0 0, L_0x142b4ba10;  alias, 1 drivers
v0x142b38380_0 .net "branch_inn", 0 0, v0x142b32c00_0;  1 drivers
v0x142b38410_0 .net "branch_type", 2 0, L_0x142b49bb0;  1 drivers
v0x142b384a0_0 .net "clk", 0 0, v0x142b48d80_0;  alias, 1 drivers
v0x142b38530_0 .net "funct3_inn", 2 0, v0x142b32ed0_0;  1 drivers
v0x142b385c0_0 .net "imm", 31 0, v0x142b35160_0;  alias, 1 drivers
v0x142b38750_0 .net "instr", 31 0, L_0x142b49180;  alias, 1 drivers
v0x142b387e0_0 .net "instr_funct3", 2 0, L_0x142b4bc30;  alias, 1 drivers
v0x142b388b0_0 .net "jal", 0 0, L_0x142b4bb00;  alias, 1 drivers
v0x142b38940_0 .net "jal_inn", 0 0, v0x142b32fb0_0;  1 drivers
v0x142b389d0_0 .net "jalr", 0 0, L_0x142b4bbc0;  alias, 1 drivers
v0x142b38ae0_0 .net "jalr_inn", 0 0, v0x142b33050_0;  1 drivers
v0x142b38b70_0 .net "less_than", 0 0, L_0x142b4b710;  1 drivers
v0x142b38c40_0 .net "load_type", 2 0, L_0x142b49c20;  1 drivers
v0x142b38cd0_0 .net "mem_read", 0 0, v0x142b331a0_0;  alias, 1 drivers
v0x142b38d60_0 .net "mem_write", 0 0, v0x142b332b0_0;  alias, 1 drivers
v0x142b38df0_0 .net "new_pc", 31 0, v0x142b35e10_0;  alias, 1 drivers
v0x142b38e80_0 .net "pc", 31 0, L_0x142b492a0;  alias, 1 drivers
v0x142b38f10_0 .net "pc_plus4", 31 0, L_0x142b49420;  alias, 1 drivers
v0x142b38fa0_0 .net "pc_src", 0 0, v0x142b36130_0;  alias, 1 drivers
v0x142b39070_0 .net "rd", 4 0, L_0x142b494d0;  alias, 1 drivers
v0x142b39140_0 .net "rd_wb", 4 0, L_0x142b4ff70;  alias, 1 drivers
v0x142b38690_0 .net "reg_src", 1 0, v0x142b33410_0;  alias, 1 drivers
v0x142b393d0_0 .net "reg_write_data_mem", 31 0, L_0x142b4f680;  alias, 1 drivers
v0x142b39460_0 .net "reg_write_data_wb", 31 0, v0x142b441b0_0;  alias, 1 drivers
v0x142b394f0_0 .net "reg_write_enable", 0 0, L_0x142b49a50;  1 drivers
v0x142b39580_0 .net "reg_write_in", 0 0, L_0x142b500d0;  alias, 1 drivers
v0x142b39610_0 .net "reg_write_out", 0 0, v0x142b33570_0;  alias, 1 drivers
v0x142b396a0_0 .net "rs1", 4 0, L_0x142b495c0;  alias, 1 drivers
v0x142b397b0_0 .net "rs1_data", 31 0, L_0x142b4b830;  alias, 1 drivers
v0x142b39840_0 .net "rs1_data_new", 31 0, L_0x142b4ad10;  1 drivers
v0x142b398d0_0 .net "rs1_data_old", 31 0, L_0x142b4a540;  1 drivers
v0x142b399a0_0 .net "rs1_fwd_id", 1 0, v0x142b22230_0;  alias, 1 drivers
v0x142b39a70_0 .net "rs2", 4 0, L_0x142b49640;  alias, 1 drivers
v0x142b39b80_0 .net "rs2_data", 31 0, L_0x142b4b920;  alias, 1 drivers
v0x142b39c10_0 .net "rs2_data_new", 31 0, L_0x142b4af50;  1 drivers
v0x142b39ce0_0 .net "rs2_data_old", 31 0, L_0x142b4aad0;  1 drivers
v0x142b39db0_0 .net "rs2_fwd_id", 1 0, v0x142b22380_0;  alias, 1 drivers
v0x142b39e80_0 .net "store_type", 2 0, L_0x142b49d10;  1 drivers
v0x142b39f10_0 .net "zero", 0 0, L_0x142b4b1b0;  1 drivers
L_0x142b49720 .cmp/ne 2, v0x142b22230_0, L_0x148088130;
L_0x142b49910 .cmp/ne 2, v0x142b22380_0, L_0x148088178;
S_0x142b31dd0 .scope module, "ID_ALU_Control" "ALUControl" 17 65, 18 3 0, S_0x142b31860;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /INPUT 32 "R_Data1";
    .port_info 2 /INPUT 32 "R_Data2";
    .port_info 3 /INPUT 32 "imm";
    .port_info 4 /OUTPUT 1 "alu_src1";
    .port_info 5 /OUTPUT 1 "alu_src2";
    .port_info 6 /OUTPUT 4 "alu_type";
v0x142b31ff0_0 .net "R_Data1", 31 0, L_0x142b4ad10;  alias, 1 drivers
v0x142b320b0_0 .net "R_Data2", 31 0, L_0x142b4af50;  alias, 1 drivers
v0x142b32160_0 .var "alu_src1", 0 0;
v0x142b32250_0 .var "alu_src2", 0 0;
v0x142b32320_0 .var "alu_type", 3 0;
v0x142b32430_0 .net "funct3", 2 0, L_0x142b49f60;  1 drivers
v0x142b324c0_0 .net "funct7", 6 0, L_0x142b4a000;  1 drivers
v0x142b32550_0 .net "imm", 31 0, v0x142b35160_0;  alias, 1 drivers
v0x142b32620_0 .net "instr", 31 0, L_0x142b49180;  alias, 1 drivers
v0x142b32730_0 .net "opcode", 6 0, L_0x142b49dc0;  1 drivers
E_0x142b24760 .event edge, v0x142b32730_0, v0x142b32430_0, v0x142b324c0_0;
L_0x142b49dc0 .part L_0x142b49180, 0, 7;
L_0x142b49f60 .part L_0x142b49180, 12, 3;
L_0x142b4a000 .part L_0x142b49180, 25, 7;
S_0x142b32820 .scope module, "ID_Control_Unit" "ControlUnit" 17 45, 19 3 0, S_0x142b31860;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 5 "rs1_read_addr";
    .port_info 2 /OUTPUT 5 "rs2_read_addr";
    .port_info 3 /OUTPUT 5 "reg_write_addr";
    .port_info 4 /OUTPUT 3 "instr_funct3";
    .port_info 5 /OUTPUT 3 "store_type";
    .port_info 6 /OUTPUT 2 "reg_src";
    .port_info 7 /OUTPUT 3 "branch_type";
    .port_info 8 /OUTPUT 3 "load_type";
    .port_info 9 /OUTPUT 1 "branch";
    .port_info 10 /OUTPUT 1 "jal";
    .port_info 11 /OUTPUT 1 "jalr";
    .port_info 12 /OUTPUT 1 "mem_read";
    .port_info 13 /OUTPUT 1 "mem_write";
    .port_info 14 /OUTPUT 1 "reg_write_enable";
L_0x142b49bb0 .functor BUFZ 3, v0x142b32d50_0, C4<000>, C4<000>, C4<000>;
L_0x142b49c20 .functor BUFZ 3, v0x142b32d50_0, C4<000>, C4<000>, C4<000>;
L_0x142b49d10 .functor BUFZ 3, v0x142b32d50_0, C4<000>, C4<000>, C4<000>;
v0x142b32c00_0 .var "branch", 0 0;
v0x142b32ca0_0 .net "branch_type", 2 0, L_0x142b49bb0;  alias, 1 drivers
v0x142b32d50_0 .var "funct3", 2 0;
v0x142b32e10_0 .net "instr", 31 0, L_0x142b49180;  alias, 1 drivers
v0x142b32ed0_0 .var "instr_funct3", 2 0;
v0x142b32fb0_0 .var "jal", 0 0;
v0x142b33050_0 .var "jalr", 0 0;
v0x142b330f0_0 .net "load_type", 2 0, L_0x142b49c20;  alias, 1 drivers
v0x142b331a0_0 .var "mem_read", 0 0;
v0x142b332b0_0 .var "mem_write", 0 0;
v0x142b33380_0 .var "opcode", 6 0;
v0x142b33410_0 .var "reg_src", 1 0;
v0x142b334e0_0 .var "reg_write_addr", 4 0;
v0x142b33570_0 .var "reg_write_enable", 0 0;
v0x142b33640_0 .var "rs1_read_addr", 4 0;
v0x142b336d0_0 .var "rs2_read_addr", 4 0;
v0x142b33770_0 .net "store_type", 2 0, L_0x142b49d10;  alias, 1 drivers
E_0x142b24720 .event edge, v0x142b32620_0, v0x142b32d50_0, v0x142b33380_0;
S_0x142b339f0 .scope module, "ID_ID_Control" "ID_Control" 17 87, 20 2 0, S_0x142b31860;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "rs1_data";
    .port_info 1 /INPUT 32 "rs2_data";
    .port_info 2 /INPUT 32 "reg_write_data_mem";
    .port_info 3 /INPUT 2 "rs1_fwd_id";
    .port_info 4 /INPUT 2 "rs2_fwd_id";
    .port_info 5 /INPUT 3 "funct3";
    .port_info 6 /INPUT 4 "alu_type";
    .port_info 7 /INPUT 1 "branch";
    .port_info 8 /OUTPUT 32 "rs1_data_update";
    .port_info 9 /OUTPUT 32 "rs2_data_update";
    .port_info 10 /OUTPUT 1 "zero";
    .port_info 11 /OUTPUT 1 "less_than";
L_0x142b4b490 .functor OR 1, L_0x142b4b350, L_0x142b4b3f0, C4<0>, C4<0>;
L_0x148088400 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x142b33cf0_0 .net/2u *"_ivl_0", 1 0, L_0x148088400;  1 drivers
L_0x148088490 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x142b33d80_0 .net/2u *"_ivl_14", 2 0, L_0x148088490;  1 drivers
v0x142b33e30_0 .net *"_ivl_16", 0 0, L_0x142b4b350;  1 drivers
L_0x1480884d8 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x142b33ee0_0 .net/2u *"_ivl_18", 2 0, L_0x1480884d8;  1 drivers
v0x142b33f90_0 .net *"_ivl_2", 0 0, L_0x142b4ac30;  1 drivers
v0x142b34070_0 .net *"_ivl_20", 0 0, L_0x142b4b3f0;  1 drivers
v0x142b34110_0 .net *"_ivl_23", 0 0, L_0x142b4b490;  1 drivers
v0x142b341b0_0 .net *"_ivl_24", 0 0, L_0x142b4b580;  1 drivers
v0x142b34250_0 .net *"_ivl_26", 0 0, L_0x142b4b620;  1 drivers
L_0x148088448 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x142b34360_0 .net/2u *"_ivl_6", 1 0, L_0x148088448;  1 drivers
v0x142b34400_0 .net *"_ivl_8", 0 0, L_0x142b4aeb0;  1 drivers
v0x142b344a0_0 .net "alu_type", 3 0, v0x142b32320_0;  alias, 1 drivers
v0x142b34540_0 .net "branch", 0 0, v0x142b32c00_0;  alias, 1 drivers
v0x142b345f0_0 .net "funct3", 2 0, v0x142b32ed0_0;  alias, 1 drivers
v0x142b34680_0 .net "less_than", 0 0, L_0x142b4b710;  alias, 1 drivers
v0x142b34710_0 .net "reg_write_data_mem", 31 0, L_0x142b4f680;  alias, 1 drivers
v0x142b34820_0 .net "rs1_data", 31 0, L_0x142b4a540;  alias, 1 drivers
v0x142b349b0_0 .net "rs1_data_update", 31 0, L_0x142b4ad10;  alias, 1 drivers
v0x142b34a40_0 .net "rs1_fwd_id", 1 0, v0x142b22230_0;  alias, 1 drivers
v0x142b34ad0_0 .net "rs2_data", 31 0, L_0x142b4aad0;  alias, 1 drivers
v0x142b34b60_0 .net "rs2_data_update", 31 0, L_0x142b4af50;  alias, 1 drivers
v0x142b34bf0_0 .net "rs2_fwd_id", 1 0, v0x142b22380_0;  alias, 1 drivers
v0x142b34c80_0 .net "zero", 0 0, L_0x142b4b1b0;  alias, 1 drivers
L_0x142b4ac30 .cmp/eq 2, v0x142b22230_0, L_0x148088400;
L_0x142b4ad10 .functor MUXZ 32, L_0x142b4a540, L_0x142b4f680, L_0x142b4ac30, C4<>;
L_0x142b4aeb0 .cmp/eq 2, v0x142b22380_0, L_0x148088448;
L_0x142b4af50 .functor MUXZ 32, L_0x142b4aad0, L_0x142b4f680, L_0x142b4aeb0, C4<>;
L_0x142b4b1b0 .cmp/eq 32, L_0x142b4ad10, L_0x142b4af50;
L_0x142b4b350 .cmp/eq 3, v0x142b32ed0_0, L_0x148088490;
L_0x142b4b3f0 .cmp/eq 3, v0x142b32ed0_0, L_0x1480884d8;
L_0x142b4b580 .cmp/gt 32, L_0x142b4af50, L_0x142b4ad10;
L_0x142b4b620 .cmp/gt.s 32, L_0x142b4af50, L_0x142b4ad10;
L_0x142b4b710 .functor MUXZ 1, L_0x142b4b620, L_0x142b4b580, L_0x142b4b490, C4<>;
S_0x142b34e30 .scope module, "ID_Imm_Gen" "ImmGen" 17 37, 21 3 0, S_0x142b31860;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 32 "imm";
v0x142b350a0_0 .var "funct3", 2 0;
v0x142b35160_0 .var "imm", 31 0;
v0x142b35200_0 .var "imm12", 11 0;
v0x142b35290_0 .var "imm20", 20 0;
v0x142b35320_0 .var "immtemp", 31 0;
v0x142b35400_0 .net "instr", 31 0, L_0x142b49180;  alias, 1 drivers
v0x142b354e0_0 .var "opcode", 6 0;
E_0x142b35030/0 .event edge, v0x142b32620_0, v0x142b354e0_0, v0x142b350a0_0, v0x142b35320_0;
E_0x142b35030/1 .event edge, v0x142b35200_0, v0x142b35290_0;
E_0x142b35030 .event/or E_0x142b35030/0, E_0x142b35030/1;
S_0x142b355a0 .scope module, "ID_PC_EX" "PC_EX" 17 98, 22 2 0, S_0x142b31860;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "branch";
    .port_info 1 /INPUT 1 "jal";
    .port_info 2 /INPUT 1 "jalr";
    .port_info 3 /INPUT 3 "branch_type";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 32 "pc_plus4";
    .port_info 6 /INPUT 32 "rs1_data";
    .port_info 7 /INPUT 32 "imm";
    .port_info 8 /INPUT 1 "zero";
    .port_info 9 /INPUT 1 "less_than";
    .port_info 10 /OUTPUT 1 "pc_src";
    .port_info 11 /OUTPUT 32 "new_pc";
v0x142b359b0_0 .net "branch", 0 0, v0x142b32c00_0;  alias, 1 drivers
v0x142b35a80_0 .net "branch_type", 2 0, L_0x142b49bb0;  alias, 1 drivers
v0x142b35b10_0 .net "imm", 31 0, v0x142b35160_0;  alias, 1 drivers
v0x142b35c20_0 .net "jal", 0 0, v0x142b32fb0_0;  alias, 1 drivers
v0x142b35cd0_0 .net "jalr", 0 0, v0x142b33050_0;  alias, 1 drivers
v0x142b35d60_0 .net "less_than", 0 0, L_0x142b4b710;  alias, 1 drivers
v0x142b35e10_0 .var "new_pc", 31 0;
v0x142b35ea0_0 .var "new_pc_temp", 31 0;
v0x142b35f30_0 .net "pc", 31 0, L_0x142b492a0;  alias, 1 drivers
v0x142b36050_0 .net "pc_plus4", 31 0, L_0x142b49420;  alias, 1 drivers
v0x142b36130_0 .var "pc_src", 0 0;
v0x142b361c0_0 .net "rs1_data", 31 0, L_0x142b4ad10;  alias, 1 drivers
v0x142b36290_0 .net "zero", 0 0, L_0x142b4b1b0;  alias, 1 drivers
E_0x142b35920/0 .event edge, v0x142b32fb0_0, v0x142b2ac20_0, v0x142b27540_0, v0x142b33050_0;
E_0x142b35920/1 .event edge, v0x142b31ff0_0, v0x142b32c00_0, v0x142b32ca0_0, v0x142b34c80_0;
E_0x142b35920/2 .event edge, v0x142b35ea0_0, v0x142b2b510_0, v0x142b34680_0;
E_0x142b35920 .event/or E_0x142b35920/0, E_0x142b35920/1, E_0x142b35920/2;
S_0x142b36410 .scope module, "ID_RegFile" "RegFile" 17 76, 23 2 0, S_0x142b31860;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reg_write_enable";
    .port_info 2 /INPUT 5 "read_addr1";
    .port_info 3 /INPUT 5 "read_addr2";
    .port_info 4 /INPUT 5 "reg_write_addr";
    .port_info 5 /INPUT 32 "reg_write_data";
    .port_info 6 /OUTPUT 32 "read_data1";
    .port_info 7 /OUTPUT 32 "read_data2";
v0x142b36720_0 .net *"_ivl_0", 31 0, L_0x142b4a0a0;  1 drivers
v0x142b367e0_0 .net *"_ivl_10", 6 0, L_0x142b4a380;  1 drivers
L_0x148088250 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x142b36880_0 .net *"_ivl_13", 1 0, L_0x148088250;  1 drivers
L_0x148088298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x142b36910_0 .net/2u *"_ivl_14", 31 0, L_0x148088298;  1 drivers
v0x142b369a0_0 .net *"_ivl_18", 31 0, L_0x142b4a660;  1 drivers
L_0x1480882e0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x142b36a90_0 .net *"_ivl_21", 26 0, L_0x1480882e0;  1 drivers
L_0x148088328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x142b36b40_0 .net/2u *"_ivl_22", 31 0, L_0x148088328;  1 drivers
v0x142b36bf0_0 .net *"_ivl_24", 0 0, L_0x142b4a7a0;  1 drivers
v0x142b36c90_0 .net *"_ivl_26", 31 0, L_0x142b4a8e0;  1 drivers
v0x142b36da0_0 .net *"_ivl_28", 6 0, L_0x142b4a980;  1 drivers
L_0x1480881c0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x142b36e50_0 .net *"_ivl_3", 26 0, L_0x1480881c0;  1 drivers
L_0x148088370 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x142b36f00_0 .net *"_ivl_31", 1 0, L_0x148088370;  1 drivers
L_0x1480883b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x142b36fb0_0 .net/2u *"_ivl_32", 31 0, L_0x1480883b8;  1 drivers
L_0x148088208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x142b37060_0 .net/2u *"_ivl_4", 31 0, L_0x148088208;  1 drivers
v0x142b37110_0 .net *"_ivl_6", 0 0, L_0x142b4a1c0;  1 drivers
v0x142b371b0_0 .net *"_ivl_8", 31 0, L_0x142b4a2e0;  1 drivers
v0x142b37260_0 .net "clk", 0 0, v0x142b48d80_0;  alias, 1 drivers
v0x142b373f0_0 .var/i "i", 31 0;
v0x142b37480_0 .net "read_addr1", 4 0, v0x142b33640_0;  alias, 1 drivers
v0x142b37530_0 .net "read_addr2", 4 0, v0x142b336d0_0;  alias, 1 drivers
v0x142b375c0_0 .net "read_data1", 31 0, L_0x142b4a540;  alias, 1 drivers
v0x142b37650_0 .net "read_data2", 31 0, L_0x142b4aad0;  alias, 1 drivers
v0x142b376e0_0 .net "reg_write_addr", 4 0, L_0x142b4ff70;  alias, 1 drivers
v0x142b37770_0 .net "reg_write_data", 31 0, v0x142b441b0_0;  alias, 1 drivers
v0x142b37880_0 .net "reg_write_enable", 0 0, L_0x142b49a50;  alias, 1 drivers
v0x142b37910 .array "register_file", 31 0, 31 0;
E_0x142b366d0 .event negedge, v0x1417e3860_0;
L_0x142b4a0a0 .concat [ 5 27 0 0], v0x142b33640_0, L_0x1480881c0;
L_0x142b4a1c0 .cmp/ne 32, L_0x142b4a0a0, L_0x148088208;
L_0x142b4a2e0 .array/port v0x142b37910, L_0x142b4a380;
L_0x142b4a380 .concat [ 5 2 0 0], v0x142b33640_0, L_0x148088250;
L_0x142b4a540 .functor MUXZ 32, L_0x148088298, L_0x142b4a2e0, L_0x142b4a1c0, C4<>;
L_0x142b4a660 .concat [ 5 27 0 0], v0x142b336d0_0, L_0x1480882e0;
L_0x142b4a7a0 .cmp/ne 32, L_0x142b4a660, L_0x148088328;
L_0x142b4a8e0 .array/port v0x142b37910, L_0x142b4a980;
L_0x142b4a980 .concat [ 5 2 0 0], v0x142b336d0_0, L_0x148088370;
L_0x142b4aad0 .functor MUXZ 32, L_0x1480883b8, L_0x142b4a8e0, L_0x142b4a7a0, C4<>;
S_0x142b3a240 .scope module, "if_id" "IF_ID" 6 54, 24 2 0, S_0x1417dbe90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "instr_if";
    .port_info 2 /INPUT 32 "pc_if";
    .port_info 3 /INPUT 32 "pc_plus4_if";
    .port_info 4 /INPUT 1 "stall_id";
    .port_info 5 /INPUT 1 "bubble_id";
    .port_info 6 /OUTPUT 32 "instr_id";
    .port_info 7 /OUTPUT 32 "pc_id";
    .port_info 8 /OUTPUT 32 "pc_plus4_id";
v0x142b3c010_0 .net "bubble_id", 0 0, L_0x142b511c0;  alias, 1 drivers
v0x142b3c120_0 .net "clk", 0 0, v0x142b48d80_0;  alias, 1 drivers
v0x142b3c1b0_0 .net "instr_id", 31 0, L_0x142b49180;  alias, 1 drivers
v0x142b3c240_0 .net "instr_if", 31 0, L_0x142b51430;  alias, 1 drivers
v0x142b3c2d0_0 .net "pc_id", 31 0, L_0x142b492a0;  alias, 1 drivers
v0x142b3c3a0_0 .net "pc_if", 31 0, v0x142b3d4f0_0;  alias, 1 drivers
v0x142b3c430_0 .net "pc_plus4_id", 31 0, L_0x142b49420;  alias, 1 drivers
v0x142b3c4c0_0 .net "pc_plus4_if", 31 0, L_0x142b451b0;  alias, 1 drivers
v0x142b3c570_0 .net "stall_id", 0 0, L_0x142b51070;  alias, 1 drivers
S_0x142b3a490 .scope module, "IF_ID_instr" "PipeDff" 24 8, 8 1 0, S_0x142b3a240;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x142b3a600 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x142b49180 .functor BUFZ 32, v0x142b3ab40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x142b3a7c0_0 .net "bubble", 0 0, L_0x142b511c0;  alias, 1 drivers
v0x142b3a880_0 .net "clk", 0 0, v0x142b48d80_0;  alias, 1 drivers
v0x142b3a910_0 .net "data_in", 31 0, L_0x142b51430;  alias, 1 drivers
v0x142b3a9a0_0 .net "data_out", 31 0, L_0x142b49180;  alias, 1 drivers
v0x142b3aab0_0 .net "data_out_wire", 31 0, v0x142b3ab40_0;  1 drivers
v0x142b3ab40_0 .var "data_reg", 31 0;
L_0x148088058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x142b3abd0_0 .net "default_val", 31 0, L_0x148088058;  1 drivers
v0x142b3ac70_0 .net "stall", 0 0, L_0x142b51070;  alias, 1 drivers
S_0x142b3ad80 .scope module, "IF_ID_pc" "PipeDff" 24 9, 8 1 0, S_0x142b3a240;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x142b3af50 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x142b492a0 .functor BUFZ 32, v0x142b3b4a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x142b3b110_0 .net "bubble", 0 0, L_0x142b511c0;  alias, 1 drivers
v0x142b3b1e0_0 .net "clk", 0 0, v0x142b48d80_0;  alias, 1 drivers
v0x142b3b270_0 .net "data_in", 31 0, v0x142b3d4f0_0;  alias, 1 drivers
v0x142b3b300_0 .net "data_out", 31 0, L_0x142b492a0;  alias, 1 drivers
v0x142b3b410_0 .net "data_out_wire", 31 0, v0x142b3b4a0_0;  1 drivers
v0x142b3b4a0_0 .var "data_reg", 31 0;
L_0x1480880a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x142b3b530_0 .net "default_val", 31 0, L_0x1480880a0;  1 drivers
v0x142b3b5c0_0 .net "stall", 0 0, L_0x142b51070;  alias, 1 drivers
S_0x142b3b6f0 .scope module, "IF_ID_pc_plus4" "PipeDff" 24 10, 8 1 0, S_0x142b3a240;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x142b3b8b0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x142b49420 .functor BUFZ 32, v0x142b3bdc0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x142b3ba70_0 .net "bubble", 0 0, L_0x142b511c0;  alias, 1 drivers
v0x142b3bb00_0 .net "clk", 0 0, v0x142b48d80_0;  alias, 1 drivers
v0x142b3bb90_0 .net "data_in", 31 0, L_0x142b451b0;  alias, 1 drivers
v0x142b3bc20_0 .net "data_out", 31 0, L_0x142b49420;  alias, 1 drivers
v0x142b3bd30_0 .net "data_out_wire", 31 0, v0x142b3bdc0_0;  1 drivers
v0x142b3bdc0_0 .var "data_reg", 31 0;
L_0x1480880e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x142b3be50_0 .net "default_val", 31 0, L_0x1480880e8;  1 drivers
v0x142b3bef0_0 .net "stall", 0 0, L_0x142b51070;  alias, 1 drivers
S_0x142b3c790 .scope module, "if_module" "IF_MODULE" 6 32, 25 5 0, S_0x1417dbe90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "pc_src";
    .port_info 3 /INPUT 32 "new_pc";
    .port_info 4 /INPUT 1 "stall_if";
    .port_info 5 /INPUT 1 "bubble_if";
    .port_info 6 /OUTPUT 32 "pc_plus4";
    .port_info 7 /OUTPUT 32 "pc";
L_0x142b451b0 .functor BUFZ 32, v0x142b3cf30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x142b3d8c0_0 .net "bubble_if", 0 0, L_0x148089180;  alias, 1 drivers
v0x142b3d960_0 .net "clk", 0 0, v0x142b48d80_0;  alias, 1 drivers
v0x142b3da00_0 .net "new_pc", 31 0, v0x142b35e10_0;  alias, 1 drivers
v0x142b3da90_0 .net "pc", 31 0, v0x142b3d4f0_0;  alias, 1 drivers
L_0x148088010 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x142b3dba0_0 .net "pc_incre", 31 0, L_0x148088010;  1 drivers
v0x142b3dc40_0 .net "pc_plus4", 31 0, L_0x142b451b0;  alias, 1 drivers
v0x142b3dd10_0 .net "pc_plus4_inn", 31 0, v0x142b3cf30_0;  1 drivers
v0x142b3ddf0_0 .net "pc_src", 0 0, v0x142b36130_0;  alias, 1 drivers
v0x142b3df00_0 .net "rst", 0 0, v0x142b48ea0_0;  alias, 1 drivers
v0x142b3e010_0 .net "stall_if", 0 0, L_0x142b50f80;  alias, 1 drivers
S_0x142b3ca40 .scope module, "IF_ADD" "Adder" 25 32, 26 1 0, S_0x142b3c790;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "op_num1";
    .port_info 1 /INPUT 32 "op_num2";
    .port_info 2 /OUTPUT 32 "res";
P_0x142b3cc00 .param/l "WIDTH" 0 26 1, +C4<00000000000000000000000000100000>;
v0x142b3cdb0_0 .net "op_num1", 31 0, v0x142b3d4f0_0;  alias, 1 drivers
v0x142b3cea0_0 .net "op_num2", 31 0, L_0x148088010;  alias, 1 drivers
v0x142b3cf30_0 .var "res", 31 0;
E_0x142b3cd70 .event edge, v0x142b3b270_0, v0x142b3cea0_0;
S_0x142b3cfc0 .scope module, "IF_PC" "PC" 25 17, 27 1 0, S_0x142b3c790;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc_plus4";
    .port_info 3 /INPUT 1 "pc_src";
    .port_info 4 /INPUT 1 "stall_if";
    .port_info 5 /INPUT 1 "bubble_if";
    .port_info 6 /INPUT 32 "new_pc";
    .port_info 7 /OUTPUT 32 "pc";
v0x142b3d2c0_0 .net "bubble_if", 0 0, L_0x148089180;  alias, 1 drivers
v0x142b3d370_0 .net "clk", 0 0, v0x142b48d80_0;  alias, 1 drivers
v0x142b3d400_0 .net "new_pc", 31 0, v0x142b35e10_0;  alias, 1 drivers
v0x142b3d4f0_0 .var "pc", 31 0;
v0x142b3d580_0 .net "pc_plus4", 31 0, v0x142b3cf30_0;  alias, 1 drivers
v0x142b3d650_0 .net "pc_src", 0 0, v0x142b36130_0;  alias, 1 drivers
v0x142b3d6e0_0 .net "rst", 0 0, v0x142b48ea0_0;  alias, 1 drivers
v0x142b3d790_0 .net "stall_if", 0 0, L_0x142b50f80;  alias, 1 drivers
E_0x142b3d290 .event posedge, v0x142b23da0_0, v0x1417e3860_0;
S_0x142b3e100 .scope module, "mem_module" "MEM_MODULE" 6 190, 28 2 0, S_0x1417dbe90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "mem_read";
    .port_info 1 /INPUT 3 "load_type";
    .port_info 2 /INPUT 32 "mem_read_data";
    .port_info 3 /OUTPUT 32 "mem2reg_data";
v0x142b3e380_0 .net "load_type", 2 0, L_0x142b4f020;  alias, 1 drivers
v0x142b3e440_0 .var "mem2reg_data", 31 0;
v0x142b3e4e0_0 .net "mem_read", 0 0, L_0x142b4e860;  alias, 1 drivers
v0x142b3e570_0 .net "mem_read_data", 31 0, L_0x142b51840;  alias, 1 drivers
v0x142b3e620_0 .var "temp", 31 0;
E_0x142b3e320 .event edge, v0x1417dc940_0, v0x142b3e380_0, v0x142b0f810_0, v0x142b3e620_0;
S_0x142b3e730 .scope module, "mem_wb" "MEM_WB" 6 204, 29 2 0, S_0x1417dbe90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "pc_plus4_mem";
    .port_info 2 /INPUT 32 "imm_mem";
    .port_info 3 /INPUT 32 "alu_result_mem";
    .port_info 4 /INPUT 32 "mem2reg_data_mem";
    .port_info 5 /INPUT 1 "reg_write_mem";
    .port_info 6 /INPUT 2 "reg_src_mem";
    .port_info 7 /INPUT 5 "rd_mem";
    .port_info 8 /INPUT 1 "stall_wb";
    .port_info 9 /INPUT 1 "bubble_wb";
    .port_info 10 /OUTPUT 1 "reg_write_wb";
    .port_info 11 /OUTPUT 32 "nxpc_wb";
    .port_info 12 /OUTPUT 32 "pc_plus4_wb";
    .port_info 13 /OUTPUT 32 "imm_wb";
    .port_info 14 /OUTPUT 32 "alu_result_wb";
    .port_info 15 /OUTPUT 32 "mem2reg_data_wb";
    .port_info 16 /OUTPUT 5 "rd_wb";
    .port_info 17 /OUTPUT 2 "reg_src_wb";
v0x142b42b00_0 .net "alu_result_mem", 31 0, L_0x142b4e020;  alias, 1 drivers
v0x142b42b90_0 .net "alu_result_wb", 31 0, L_0x142b4fa90;  alias, 1 drivers
v0x142b42c30_0 .net "bubble_wb", 0 0, L_0x148089210;  alias, 1 drivers
v0x142b42de0_0 .net "clk", 0 0, v0x142b48d80_0;  alias, 1 drivers
v0x142b42e70_0 .net "imm_mem", 31 0, L_0x142b4e2a0;  alias, 1 drivers
v0x142b42f40_0 .net "imm_wb", 31 0, L_0x142b4fc30;  alias, 1 drivers
v0x142b42fd0_0 .net "mem2reg_data_mem", 31 0, v0x142b3e440_0;  alias, 1 drivers
v0x142b43060_0 .net "mem2reg_data_wb", 31 0, L_0x142b4f930;  alias, 1 drivers
v0x142b430f0_0 .net "nxpc_wb", 31 0, o0x148059ac0;  alias, 0 drivers
v0x142b43200_0 .net "pc_plus4_mem", 31 0, L_0x142b4e140;  alias, 1 drivers
v0x142b43290_0 .net "pc_plus4_wb", 31 0, L_0x142b4fdd0;  alias, 1 drivers
v0x142b43340_0 .net "rd_mem", 4 0, L_0x142b4eb20;  alias, 1 drivers
v0x142b433d0_0 .net "rd_wb", 4 0, L_0x142b4ff70;  alias, 1 drivers
v0x142b434e0_0 .net "reg_src_mem", 1 0, L_0x142b4ed10;  alias, 1 drivers
v0x142b43570_0 .net "reg_src_wb", 1 0, L_0x142b4f7d0;  alias, 1 drivers
v0x142b43600_0 .net "reg_write_mem", 0 0, L_0x142b4e700;  alias, 1 drivers
v0x142b43690_0 .net "reg_write_wb", 0 0, L_0x142b500d0;  alias, 1 drivers
v0x142b43820_0 .net "stall_wb", 0 0, L_0x148089138;  alias, 1 drivers
S_0x142b3eb30 .scope module, "MEM_WB_alu_result" "PipeDff" 29 20, 8 1 0, S_0x142b3e730;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x142b3ed00 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x142b4fa90 .functor BUFZ 32, v0x142b3f200_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x142b3eec0_0 .net "bubble", 0 0, L_0x148089210;  alias, 1 drivers
v0x142b3ef80_0 .net "clk", 0 0, v0x142b48d80_0;  alias, 1 drivers
v0x142b3f010_0 .net "data_in", 31 0, L_0x142b4e020;  alias, 1 drivers
v0x142b3f0a0_0 .net "data_out", 31 0, L_0x142b4fa90;  alias, 1 drivers
v0x142b3f130_0 .net "data_out_wire", 31 0, v0x142b3f200_0;  1 drivers
v0x142b3f200_0 .var "data_reg", 31 0;
L_0x148088f40 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x142b3f2a0_0 .net "default_val", 31 0, L_0x148088f40;  1 drivers
v0x142b3f350_0 .net "stall", 0 0, L_0x148089138;  alias, 1 drivers
S_0x142b3f460 .scope module, "MEM_WB_imm" "PipeDff" 29 21, 8 1 0, S_0x142b3e730;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x142b3f630 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x142b4fc30 .functor BUFZ 32, v0x142b3fb40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x142b3f7f0_0 .net "bubble", 0 0, L_0x148089210;  alias, 1 drivers
v0x142b3f8c0_0 .net "clk", 0 0, v0x142b48d80_0;  alias, 1 drivers
v0x142b3f950_0 .net "data_in", 31 0, L_0x142b4e2a0;  alias, 1 drivers
v0x142b3f9e0_0 .net "data_out", 31 0, L_0x142b4fc30;  alias, 1 drivers
v0x142b3fa70_0 .net "data_out_wire", 31 0, v0x142b3fb40_0;  1 drivers
v0x142b3fb40_0 .var "data_reg", 31 0;
L_0x148088f88 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x142b3fbd0_0 .net "default_val", 31 0, L_0x148088f88;  1 drivers
v0x142b3fc70_0 .net "stall", 0 0, L_0x148089138;  alias, 1 drivers
S_0x142b3fdb0 .scope module, "MEM_WB_mem2reg_data" "PipeDff" 29 19, 8 1 0, S_0x142b3e730;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x142b3ff70 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x142b4f930 .functor BUFZ 32, v0x142b40420_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x142b40130_0 .net "bubble", 0 0, L_0x148089210;  alias, 1 drivers
v0x142b401c0_0 .net "clk", 0 0, v0x142b48d80_0;  alias, 1 drivers
v0x142b40250_0 .net "data_in", 31 0, v0x142b3e440_0;  alias, 1 drivers
v0x142b402e0_0 .net "data_out", 31 0, L_0x142b4f930;  alias, 1 drivers
v0x142b40370_0 .net "data_out_wire", 31 0, v0x142b40420_0;  1 drivers
v0x142b40420_0 .var "data_reg", 31 0;
L_0x148088ef8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x142b404d0_0 .net "default_val", 31 0, L_0x148088ef8;  1 drivers
v0x142b40580_0 .net "stall", 0 0, L_0x148089138;  alias, 1 drivers
S_0x142b406a0 .scope module, "MEM_WB_pc_plus4" "PipeDff" 29 22, 8 1 0, S_0x142b3e730;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x142b40860 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x142b4fdd0 .functor BUFZ 32, v0x142b40d60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x142b409f0_0 .net "bubble", 0 0, L_0x148089210;  alias, 1 drivers
v0x142b40a90_0 .net "clk", 0 0, v0x142b48d80_0;  alias, 1 drivers
v0x142b40b30_0 .net "data_in", 31 0, L_0x142b4e140;  alias, 1 drivers
v0x142b40c00_0 .net "data_out", 31 0, L_0x142b4fdd0;  alias, 1 drivers
v0x142b40c90_0 .net "data_out_wire", 31 0, v0x142b40d60_0;  1 drivers
v0x142b40d60_0 .var "data_reg", 31 0;
L_0x148088fd0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x142b40e00_0 .net "default_val", 31 0, L_0x148088fd0;  1 drivers
v0x142b40eb0_0 .net "stall", 0 0, L_0x148089138;  alias, 1 drivers
S_0x142b41030 .scope module, "MEM_WB_rd" "PipeDff" 29 24, 8 1 0, S_0x142b3e730;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 5 "default_val";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 5 "data_out";
P_0x142b411f0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000101>;
L_0x142b4ff70 .functor BUFZ 5, v0x142b41670_0, C4<00000>, C4<00000>, C4<00000>;
v0x142b41380_0 .net "bubble", 0 0, L_0x148089210;  alias, 1 drivers
v0x142b41420_0 .net "clk", 0 0, v0x142b48d80_0;  alias, 1 drivers
v0x142b414c0_0 .net "data_in", 4 0, L_0x142b4eb20;  alias, 1 drivers
v0x142b41550_0 .net "data_out", 4 0, L_0x142b4ff70;  alias, 1 drivers
v0x142b415e0_0 .net "data_out_wire", 4 0, v0x142b41670_0;  1 drivers
v0x142b41670_0 .var "data_reg", 4 0;
L_0x148089018 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x142b41720_0 .net "default_val", 4 0, L_0x148089018;  1 drivers
v0x142b417d0_0 .net "stall", 0 0, L_0x148089138;  alias, 1 drivers
S_0x142b418f0 .scope module, "MEM_WB_reg_src" "PipeDff" 29 17, 8 1 0, S_0x142b3e730;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 2 "default_val";
    .port_info 4 /INPUT 2 "data_in";
    .port_info 5 /OUTPUT 2 "data_out";
P_0x142b41ab0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000010>;
L_0x142b4f7d0 .functor BUFZ 2, v0x142b41f70_0, C4<00>, C4<00>, C4<00>;
v0x142b41c40_0 .net "bubble", 0 0, L_0x148089210;  alias, 1 drivers
v0x142b41ce0_0 .net "clk", 0 0, v0x142b48d80_0;  alias, 1 drivers
v0x142b41d80_0 .net "data_in", 1 0, L_0x142b4ed10;  alias, 1 drivers
v0x142b41e10_0 .net "data_out", 1 0, L_0x142b4f7d0;  alias, 1 drivers
v0x142b41ea0_0 .net "data_out_wire", 1 0, v0x142b41f70_0;  1 drivers
v0x142b41f70_0 .var "data_reg", 1 0;
L_0x148088eb0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x142b42010_0 .net "default_val", 1 0, L_0x148088eb0;  1 drivers
v0x142b420c0_0 .net "stall", 0 0, L_0x148089138;  alias, 1 drivers
S_0x142b421e0 .scope module, "MEM_WB_reg_write_mem" "PipeDff" 29 25, 8 1 0, S_0x142b3e730;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x142b423a0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x142b500d0 .functor BUFZ 1, v0x142b428a0_0, C4<0>, C4<0>, C4<0>;
v0x142b42530_0 .net "bubble", 0 0, L_0x148089210;  alias, 1 drivers
v0x142b425d0_0 .net "clk", 0 0, v0x142b48d80_0;  alias, 1 drivers
v0x142b42670_0 .net "data_in", 0 0, L_0x142b4e700;  alias, 1 drivers
v0x142b42780_0 .net "data_out", 0 0, L_0x142b500d0;  alias, 1 drivers
v0x142b42810_0 .net "data_out_wire", 0 0, v0x142b428a0_0;  1 drivers
v0x142b428a0_0 .var "data_reg", 0 0;
L_0x148089060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x142b42930_0 .net "default_val", 0 0, L_0x148089060;  1 drivers
v0x142b429e0_0 .net "stall", 0 0, L_0x148089138;  alias, 1 drivers
S_0x142b43a90 .scope module, "wb_module" "WB_MODULE" 6 222, 30 2 0, S_0x1417dbe90;
 .timescale -9 -9;
    .port_info 0 /INPUT 2 "reg_src";
    .port_info 1 /INPUT 32 "pc_plus4";
    .port_info 2 /INPUT 32 "nxpc";
    .port_info 3 /INPUT 32 "imm";
    .port_info 4 /INPUT 32 "alu_result";
    .port_info 5 /INPUT 32 "mem2reg_data";
    .port_info 6 /OUTPUT 32 "reg_write_data";
v0x142b3e8f0_0 .net "alu_result", 31 0, L_0x142b4fa90;  alias, 1 drivers
v0x142b43d90_0 .net "imm", 31 0, L_0x142b4fc30;  alias, 1 drivers
v0x142b43e70_0 .net "mem2reg_data", 31 0, L_0x142b4f930;  alias, 1 drivers
v0x142b43f40_0 .net "nxpc", 31 0, o0x148059ac0;  alias, 0 drivers
v0x142b43fd0_0 .net "pc_plus4", 31 0, L_0x142b4fdd0;  alias, 1 drivers
v0x142b440e0_0 .net "reg_src", 1 0, L_0x142b4f7d0;  alias, 1 drivers
v0x142b441b0_0 .var "reg_write_data", 31 0;
E_0x142b40f90/0 .event edge, v0x142b41e10_0, v0x142b3f0a0_0, v0x142b402e0_0, v0x142b3f9e0_0;
E_0x142b40f90/1 .event edge, v0x142b40c00_0;
E_0x142b40f90 .event/or E_0x142b40f90/0, E_0x142b40f90/1;
    .scope S_0x142b3cfc0;
T_0 ;
    %wait E_0x142b3d290;
    %load/vec4 v0x142b3d6e0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x142b3d2c0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_0.0, 9;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x142b3d4f0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x142b3d790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x142b3d4f0_0;
    %assign/vec4 v0x142b3d4f0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x142b3d650_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v0x142b3d400_0;
    %assign/vec4 v0x142b3d4f0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x142b3d580_0;
    %assign/vec4 v0x142b3d4f0_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x142b3ca40;
T_1 ;
    %wait E_0x142b3cd70;
    %load/vec4 v0x142b3cdb0_0;
    %load/vec4 v0x142b3cea0_0;
    %add;
    %store/vec4 v0x142b3cf30_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x142b3a490;
T_2 ;
    %wait E_0x1417febc0;
    %load/vec4 v0x142b3ac70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x142b3aab0_0;
    %assign/vec4 v0x142b3ab40_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x142b3a7c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x142b3abd0_0;
    %assign/vec4 v0x142b3ab40_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x142b3a910_0;
    %assign/vec4 v0x142b3ab40_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x142b3ad80;
T_3 ;
    %wait E_0x1417febc0;
    %load/vec4 v0x142b3b5c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x142b3b410_0;
    %assign/vec4 v0x142b3b4a0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x142b3b110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x142b3b530_0;
    %assign/vec4 v0x142b3b4a0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x142b3b270_0;
    %assign/vec4 v0x142b3b4a0_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x142b3b6f0;
T_4 ;
    %wait E_0x1417febc0;
    %load/vec4 v0x142b3bef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x142b3bd30_0;
    %assign/vec4 v0x142b3bdc0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x142b3ba70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x142b3be50_0;
    %assign/vec4 v0x142b3bdc0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x142b3bb90_0;
    %assign/vec4 v0x142b3bdc0_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x142b34e30;
T_5 ;
    %wait E_0x142b35030;
    %load/vec4 v0x142b35400_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x142b350a0_0, 0, 3;
    %load/vec4 v0x142b35400_0;
    %parti/s 7, 0, 2;
    %store/vec4 v0x142b354e0_0, 0, 7;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x142b35320_0, 0, 32;
    %load/vec4 v0x142b354e0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x142b35160_0, 0, 32;
    %jmp T_5.10;
T_5.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x142b35160_0, 0, 32;
    %jmp T_5.10;
T_5.1 ;
    %load/vec4 v0x142b350a0_0;
    %pushi/vec4 1, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x142b350a0_0;
    %pushi/vec4 5, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.11, 8;
    %load/vec4 v0x142b35400_0;
    %parti/s 12, 20, 6;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x142b35320_0, 4, 12;
    %load/vec4 v0x142b35320_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x142b35160_0, 0, 32;
    %jmp T_5.12;
T_5.11 ;
    %load/vec4 v0x142b35400_0;
    %parti/s 5, 20, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x142b35320_0, 4, 5;
    %load/vec4 v0x142b35320_0;
    %store/vec4 v0x142b35160_0, 0, 32;
T_5.12 ;
    %jmp T_5.10;
T_5.2 ;
    %load/vec4 v0x142b35400_0;
    %parti/s 7, 25, 6;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x142b35320_0, 4, 7;
    %load/vec4 v0x142b35400_0;
    %parti/s 5, 7, 4;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x142b35320_0, 4, 5;
    %load/vec4 v0x142b35320_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x142b35160_0, 0, 32;
    %jmp T_5.10;
T_5.3 ;
    %load/vec4 v0x142b35400_0;
    %parti/s 12, 20, 6;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x142b35320_0, 4, 12;
    %load/vec4 v0x142b35320_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x142b35160_0, 0, 32;
    %jmp T_5.10;
T_5.4 ;
    %load/vec4 v0x142b35400_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x142b35200_0, 4, 1;
    %load/vec4 v0x142b35400_0;
    %parti/s 6, 25, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x142b35200_0, 4, 6;
    %load/vec4 v0x142b35400_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x142b35200_0, 4, 1;
    %load/vec4 v0x142b35400_0;
    %parti/s 4, 8, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x142b35200_0, 4, 4;
    %load/vec4 v0x142b35200_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x142b35320_0, 4, 12;
    %load/vec4 v0x142b35320_0;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x142b35160_0, 0, 32;
    %jmp T_5.10;
T_5.5 ;
    %load/vec4 v0x142b35400_0;
    %parti/s 20, 12, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x142b35320_0, 4, 20;
    %load/vec4 v0x142b35320_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x142b35160_0, 0, 32;
    %jmp T_5.10;
T_5.6 ;
    %load/vec4 v0x142b35400_0;
    %parti/s 20, 12, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x142b35320_0, 4, 20;
    %load/vec4 v0x142b35320_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x142b35160_0, 0, 32;
    %jmp T_5.10;
T_5.7 ;
    %load/vec4 v0x142b35400_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x142b35290_0, 4, 1;
    %load/vec4 v0x142b35400_0;
    %parti/s 8, 12, 5;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x142b35290_0, 4, 8;
    %load/vec4 v0x142b35400_0;
    %parti/s 1, 20, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x142b35290_0, 4, 1;
    %load/vec4 v0x142b35400_0;
    %parti/s 10, 21, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x142b35290_0, 4, 10;
    %load/vec4 v0x142b35290_0;
    %pad/u 20;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x142b35320_0, 4, 20;
    %load/vec4 v0x142b35320_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x142b35160_0, 0, 32;
    %jmp T_5.10;
T_5.8 ;
    %load/vec4 v0x142b35400_0;
    %parti/s 12, 20, 6;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x142b35320_0, 4, 12;
    %load/vec4 v0x142b35320_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x142b35160_0, 0, 32;
    %jmp T_5.10;
T_5.10 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x142b32820;
T_6 ;
    %wait E_0x142b24720;
    %load/vec4 v0x142b32e10_0;
    %parti/s 7, 0, 2;
    %store/vec4 v0x142b33380_0, 0, 7;
    %load/vec4 v0x142b32e10_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x142b32d50_0, 0, 3;
    %load/vec4 v0x142b32e10_0;
    %parti/s 5, 15, 5;
    %store/vec4 v0x142b33640_0, 0, 5;
    %load/vec4 v0x142b32e10_0;
    %parti/s 5, 20, 6;
    %store/vec4 v0x142b336d0_0, 0, 5;
    %load/vec4 v0x142b32e10_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x142b334e0_0, 0, 5;
    %load/vec4 v0x142b32d50_0;
    %store/vec4 v0x142b32ed0_0, 0, 3;
    %load/vec4 v0x142b33380_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142b32c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142b32fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142b33050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142b331a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142b332b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142b33570_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x142b33410_0, 0, 2;
    %jmp T_6.10;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142b32c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142b32fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142b33050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142b331a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142b332b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142b33570_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x142b33410_0, 0, 2;
    %jmp T_6.10;
T_6.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142b32c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142b32fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142b33050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142b331a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142b332b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142b33570_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x142b33410_0, 0, 2;
    %jmp T_6.10;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142b32c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142b32fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142b33050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142b331a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142b332b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142b33570_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x142b33410_0, 0, 2;
    %jmp T_6.10;
T_6.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142b331a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142b32c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142b32fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142b33050_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142b331a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142b332b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142b33570_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x142b33410_0, 0, 2;
    %jmp T_6.10;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142b32c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142b32fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142b33050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142b331a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142b332b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142b33570_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x142b33410_0, 0, 2;
    %jmp T_6.10;
T_6.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142b32c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142b32fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142b33050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142b331a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142b332b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142b33570_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x142b33410_0, 0, 2;
    %jmp T_6.10;
T_6.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142b32c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142b32fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142b33050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142b331a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142b332b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142b33570_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x142b33410_0, 0, 2;
    %jmp T_6.10;
T_6.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142b32c00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142b32fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142b33050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142b331a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142b332b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142b33570_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x142b33410_0, 0, 2;
    %jmp T_6.10;
T_6.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142b32c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142b32fb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142b33050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142b331a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142b332b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142b33570_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x142b33410_0, 0, 2;
    %jmp T_6.10;
T_6.10 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x142b31dd0;
T_7 ;
    %wait E_0x142b24760;
    %load/vec4 v0x142b32730_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %jmp T_7.9;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142b32160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142b32250_0, 0, 1;
    %load/vec4 v0x142b32430_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x142b32320_0, 0, 4;
    %jmp T_7.19;
T_7.10 ;
    %load/vec4 v0x142b324c0_0;
    %cmpi/e 0, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_7.20, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_7.21, 8;
T_7.20 ; End of true expr.
    %pushi/vec4 8, 0, 4;
    %jmp/0 T_7.21, 8;
 ; End of false expr.
    %blend;
T_7.21;
    %store/vec4 v0x142b32320_0, 0, 4;
    %jmp T_7.19;
T_7.11 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x142b32320_0, 0, 4;
    %jmp T_7.19;
T_7.12 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x142b32320_0, 0, 4;
    %jmp T_7.19;
T_7.13 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x142b32320_0, 0, 4;
    %jmp T_7.19;
T_7.14 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x142b32320_0, 0, 4;
    %jmp T_7.19;
T_7.15 ;
    %load/vec4 v0x142b324c0_0;
    %cmpi/e 0, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_7.22, 8;
    %pushi/vec4 5, 0, 4;
    %jmp/1 T_7.23, 8;
T_7.22 ; End of true expr.
    %pushi/vec4 13, 0, 4;
    %jmp/0 T_7.23, 8;
 ; End of false expr.
    %blend;
T_7.23;
    %store/vec4 v0x142b32320_0, 0, 4;
    %jmp T_7.19;
T_7.16 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x142b32320_0, 0, 4;
    %jmp T_7.19;
T_7.17 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x142b32320_0, 0, 4;
    %jmp T_7.19;
T_7.19 ;
    %pop/vec4 1;
    %jmp T_7.9;
T_7.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142b32160_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142b32250_0, 0, 1;
    %load/vec4 v0x142b32430_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.24, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.25, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.26, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.27, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.28, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.30, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.31, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x142b32320_0, 0, 4;
    %jmp T_7.33;
T_7.24 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x142b32320_0, 0, 4;
    %jmp T_7.33;
T_7.25 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x142b32320_0, 0, 4;
    %jmp T_7.33;
T_7.26 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x142b32320_0, 0, 4;
    %jmp T_7.33;
T_7.27 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x142b32320_0, 0, 4;
    %jmp T_7.33;
T_7.28 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x142b32320_0, 0, 4;
    %jmp T_7.33;
T_7.29 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x142b32320_0, 0, 4;
    %jmp T_7.33;
T_7.30 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x142b32320_0, 0, 4;
    %jmp T_7.33;
T_7.31 ;
    %load/vec4 v0x142b324c0_0;
    %cmpi/e 0, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_7.34, 8;
    %pushi/vec4 5, 0, 4;
    %jmp/1 T_7.35, 8;
T_7.34 ; End of true expr.
    %pushi/vec4 13, 0, 4;
    %jmp/0 T_7.35, 8;
 ; End of false expr.
    %blend;
T_7.35;
    %store/vec4 v0x142b32320_0, 0, 4;
    %jmp T_7.33;
T_7.33 ;
    %pop/vec4 1;
    %jmp T_7.9;
T_7.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142b32160_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142b32250_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x142b32320_0, 0, 4;
    %jmp T_7.9;
T_7.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142b32160_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142b32250_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x142b32320_0, 0, 4;
    %jmp T_7.9;
T_7.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142b32160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142b32250_0, 0, 1;
    %load/vec4 v0x142b32430_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.36, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.37, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.38, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.39, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.40, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.41, 6;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x142b32320_0, 0, 4;
    %jmp T_7.43;
T_7.36 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x142b32320_0, 0, 4;
    %jmp T_7.43;
T_7.37 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x142b32320_0, 0, 4;
    %jmp T_7.43;
T_7.38 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x142b32320_0, 0, 4;
    %jmp T_7.43;
T_7.39 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x142b32320_0, 0, 4;
    %jmp T_7.43;
T_7.40 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x142b32320_0, 0, 4;
    %jmp T_7.43;
T_7.41 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x142b32320_0, 0, 4;
    %jmp T_7.43;
T_7.43 ;
    %pop/vec4 1;
    %jmp T_7.9;
T_7.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142b32160_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142b32250_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x142b32320_0, 0, 4;
    %jmp T_7.9;
T_7.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142b32160_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142b32250_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x142b32320_0, 0, 4;
    %jmp T_7.9;
T_7.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142b32160_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142b32250_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x142b32320_0, 0, 4;
    %jmp T_7.9;
T_7.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142b32160_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142b32250_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x142b32320_0, 0, 4;
    %jmp T_7.9;
T_7.9 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x142b36410;
T_8 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x142b373f0_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x142b373f0_0;
    %cmpi/s 32, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x142b373f0_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0x142b37910, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x142b373f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x142b373f0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x142b36410;
T_9 ;
    %wait E_0x142b366d0;
    %load/vec4 v0x142b37880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x142b37770_0;
    %load/vec4 v0x142b376e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142b37910, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x142b355a0;
T_10 ;
    %wait E_0x142b35920;
    %load/vec4 v0x142b35c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x142b35f30_0;
    %load/vec4 v0x142b35b10_0;
    %add;
    %store/vec4 v0x142b35e10_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142b36130_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x142b35cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x142b361c0_0;
    %load/vec4 v0x142b35b10_0;
    %add;
    %store/vec4 v0x142b35e10_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142b36130_0, 0, 1;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x142b359b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x142b35f30_0;
    %load/vec4 v0x142b35b10_0;
    %add;
    %store/vec4 v0x142b35ea0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142b36130_0, 0, 1;
    %load/vec4 v0x142b35a80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %load/vec4 v0x142b36050_0;
    %store/vec4 v0x142b35e10_0, 0, 32;
    %jmp T_10.13;
T_10.6 ;
    %load/vec4 v0x142b36290_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.14, 8;
    %load/vec4 v0x142b35ea0_0;
    %jmp/1 T_10.15, 8;
T_10.14 ; End of true expr.
    %load/vec4 v0x142b36050_0;
    %jmp/0 T_10.15, 8;
 ; End of false expr.
    %blend;
T_10.15;
    %store/vec4 v0x142b35e10_0, 0, 32;
    %jmp T_10.13;
T_10.7 ;
    %load/vec4 v0x142b36290_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_10.16, 8;
    %load/vec4 v0x142b35ea0_0;
    %jmp/1 T_10.17, 8;
T_10.16 ; End of true expr.
    %load/vec4 v0x142b36050_0;
    %jmp/0 T_10.17, 8;
 ; End of false expr.
    %blend;
T_10.17;
    %store/vec4 v0x142b35e10_0, 0, 32;
    %jmp T_10.13;
T_10.8 ;
    %load/vec4 v0x142b35d60_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.18, 8;
    %load/vec4 v0x142b35ea0_0;
    %jmp/1 T_10.19, 8;
T_10.18 ; End of true expr.
    %load/vec4 v0x142b36050_0;
    %jmp/0 T_10.19, 8;
 ; End of false expr.
    %blend;
T_10.19;
    %store/vec4 v0x142b35e10_0, 0, 32;
    %jmp T_10.13;
T_10.9 ;
    %load/vec4 v0x142b35d60_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.20, 8;
    %load/vec4 v0x142b35ea0_0;
    %jmp/1 T_10.21, 8;
T_10.20 ; End of true expr.
    %load/vec4 v0x142b36050_0;
    %jmp/0 T_10.21, 8;
 ; End of false expr.
    %blend;
T_10.21;
    %store/vec4 v0x142b35e10_0, 0, 32;
    %jmp T_10.13;
T_10.10 ;
    %load/vec4 v0x142b35d60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_10.22, 8;
    %load/vec4 v0x142b35ea0_0;
    %jmp/1 T_10.23, 8;
T_10.22 ; End of true expr.
    %load/vec4 v0x142b36050_0;
    %jmp/0 T_10.23, 8;
 ; End of false expr.
    %blend;
T_10.23;
    %store/vec4 v0x142b35e10_0, 0, 32;
    %jmp T_10.13;
T_10.11 ;
    %load/vec4 v0x142b35d60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_10.24, 8;
    %load/vec4 v0x142b35ea0_0;
    %jmp/1 T_10.25, 8;
T_10.24 ; End of true expr.
    %load/vec4 v0x142b36050_0;
    %jmp/0 T_10.25, 8;
 ; End of false expr.
    %blend;
T_10.25;
    %store/vec4 v0x142b35e10_0, 0, 32;
    %jmp T_10.13;
T_10.13 ;
    %pop/vec4 1;
    %jmp T_10.5;
T_10.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142b36130_0, 0, 1;
    %load/vec4 v0x142b36050_0;
    %store/vec4 v0x142b35e10_0, 0, 32;
T_10.5 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x142b2a790;
T_11 ;
    %wait E_0x1417febc0;
    %load/vec4 v0x142b2af60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x142b2ad40_0;
    %assign/vec4 v0x142b2ae10_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x142b2aae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x142b2aeb0_0;
    %assign/vec4 v0x142b2ae10_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x142b2ac20_0;
    %assign/vec4 v0x142b2ae10_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x142b2b080;
T_12 ;
    %wait E_0x1417febc0;
    %load/vec4 v0x142b2b850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x142b2b630_0;
    %assign/vec4 v0x142b2b700_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x142b2b3d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x142b2b7a0_0;
    %assign/vec4 v0x142b2b700_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x142b2b510_0;
    %assign/vec4 v0x142b2b700_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x142b270b0;
T_13 ;
    %wait E_0x1417febc0;
    %load/vec4 v0x142b278a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x142b276e0_0;
    %assign/vec4 v0x142b27770_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x142b27400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x142b27800_0;
    %assign/vec4 v0x142b27770_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x142b27540_0;
    %assign/vec4 v0x142b27770_0, 0;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x142b2df60;
T_14 ;
    %wait E_0x1417febc0;
    %load/vec4 v0x142b2e720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x142b2e520_0;
    %assign/vec4 v0x142b2e5c0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x142b2e2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x142b2e670_0;
    %assign/vec4 v0x142b2e5c0_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x142b2e400_0;
    %assign/vec4 v0x142b2e5c0_0, 0;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x142b2f130;
T_15 ;
    %wait E_0x1417febc0;
    %load/vec4 v0x142b2f8e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x142b2f6e0_0;
    %assign/vec4 v0x142b2f780_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x142b2f480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x142b2f830_0;
    %assign/vec4 v0x142b2f780_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x142b2f5c0_0;
    %assign/vec4 v0x142b2f780_0, 0;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x142b2b970;
T_16 ;
    %wait E_0x1417febc0;
    %load/vec4 v0x142b2c120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x142b2bf20_0;
    %assign/vec4 v0x142b2bfc0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x142b2bcc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x142b2c070_0;
    %assign/vec4 v0x142b2bfc0_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x142b2be00_0;
    %assign/vec4 v0x142b2bfc0_0, 0;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x142b2d400;
T_17 ;
    %wait E_0x1417febc0;
    %load/vec4 v0x142b2dcd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x142b2db10_0;
    %assign/vec4 v0x142b2dba0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x142b2d750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x142b2dc30_0;
    %assign/vec4 v0x142b2dba0_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0x142b2d9f0_0;
    %assign/vec4 v0x142b2dba0_0, 0;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x142b2e840;
T_18 ;
    %wait E_0x1417febc0;
    %load/vec4 v0x142b2f010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x142b2edf0_0;
    %assign/vec4 v0x142b2eec0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x142b2eb90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x142b2ef60_0;
    %assign/vec4 v0x142b2eec0_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0x142b2ecd0_0;
    %assign/vec4 v0x142b2eec0_0, 0;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x142b25d20;
T_19 ;
    %wait E_0x1417febc0;
    %load/vec4 v0x142b26500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x142b262e0_0;
    %assign/vec4 v0x142b263b0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x142b260a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x142b26450_0;
    %assign/vec4 v0x142b263b0_0, 0;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0x142b261c0_0;
    %assign/vec4 v0x142b263b0_0, 0;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x142b279c0;
T_20 ;
    %wait E_0x1417febc0;
    %load/vec4 v0x142b28190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x142b27f70_0;
    %assign/vec4 v0x142b28040_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x142b27d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x142b280e0_0;
    %assign/vec4 v0x142b28040_0, 0;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v0x142b27e50_0;
    %assign/vec4 v0x142b28040_0, 0;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x142b2c240;
T_21 ;
    %wait E_0x1417febc0;
    %load/vec4 v0x142b2ca10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x142b2c7f0_0;
    %assign/vec4 v0x142b2c8c0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x142b2c590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x142b2c960_0;
    %assign/vec4 v0x142b2c8c0_0, 0;
    %jmp T_21.3;
T_21.2 ;
    %load/vec4 v0x142b2c6d0_0;
    %assign/vec4 v0x142b2c8c0_0, 0;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x142b29ea0;
T_22 ;
    %wait E_0x1417febc0;
    %load/vec4 v0x142b2a670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x142b2a450_0;
    %assign/vec4 v0x142b2a520_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x142b2a1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x142b2a5c0_0;
    %assign/vec4 v0x142b2a520_0, 0;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v0x142b2a330_0;
    %assign/vec4 v0x142b2a520_0, 0;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x142b2cb30;
T_23 ;
    %wait E_0x1417febc0;
    %load/vec4 v0x142b2d2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x142b2d0e0_0;
    %assign/vec4 v0x142b2d180_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x142b2ce80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x142b2d230_0;
    %assign/vec4 v0x142b2d180_0, 0;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v0x142b2cfc0_0;
    %assign/vec4 v0x142b2d180_0, 0;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x142b28ba0;
T_24 ;
    %wait E_0x1417febc0;
    %load/vec4 v0x142b293f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0x142b29240_0;
    %assign/vec4 v0x142b292d0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x142b28ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0x142b29360_0;
    %assign/vec4 v0x142b292d0_0, 0;
    %jmp T_24.3;
T_24.2 ;
    %load/vec4 v0x142b29120_0;
    %assign/vec4 v0x142b292d0_0, 0;
T_24.3 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x142b24b30;
T_25 ;
    %wait E_0x1417febc0;
    %load/vec4 v0x142b252c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x142b250f0_0;
    %assign/vec4 v0x142b25180_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x142b24eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x142b25210_0;
    %assign/vec4 v0x142b25180_0, 0;
    %jmp T_25.3;
T_25.2 ;
    %load/vec4 v0x142b24fd0_0;
    %assign/vec4 v0x142b25180_0, 0;
T_25.3 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x142b26620;
T_26 ;
    %wait E_0x1417febc0;
    %load/vec4 v0x142b26f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0x142b26d40_0;
    %assign/vec4 v0x142b26e10_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x142b26970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x142b26ea0_0;
    %assign/vec4 v0x142b26e10_0, 0;
    %jmp T_26.3;
T_26.2 ;
    %load/vec4 v0x142b05890_0;
    %assign/vec4 v0x142b26e10_0, 0;
T_26.3 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x142b295f0;
T_27 ;
    %wait E_0x1417febc0;
    %load/vec4 v0x142b29d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v0x142b29b80_0;
    %assign/vec4 v0x142b29c20_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x142b29930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0x142b29cd0_0;
    %assign/vec4 v0x142b29c20_0, 0;
    %jmp T_27.3;
T_27.2 ;
    %load/vec4 v0x142b29a60_0;
    %assign/vec4 v0x142b29c20_0, 0;
T_27.3 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x142b253d0;
T_28 ;
    %wait E_0x1417febc0;
    %load/vec4 v0x142b25be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v0x142b259e0_0;
    %assign/vec4 v0x142b25ab0_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x142b25760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0x142b25b40_0;
    %assign/vec4 v0x142b25ab0_0, 0;
    %jmp T_28.3;
T_28.2 ;
    %load/vec4 v0x142b258c0_0;
    %assign/vec4 v0x142b25ab0_0, 0;
T_28.3 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x142b282b0;
T_29 ;
    %wait E_0x1417febc0;
    %load/vec4 v0x142b28a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v0x142b28860_0;
    %assign/vec4 v0x142b28930_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x142b28600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0x142b289d0_0;
    %assign/vec4 v0x142b28930_0, 0;
    %jmp T_29.3;
T_29.2 ;
    %load/vec4 v0x142b28740_0;
    %assign/vec4 v0x142b28930_0, 0;
T_29.3 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x141750650;
T_30 ;
    %wait E_0x1417e0dd0;
    %load/vec4 v0x141750850_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_30.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_30.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_30.2, 6;
    %load/vec4 v0x1417bb230_0;
    %store/vec4 v0x1417507c0_0, 0, 32;
    %jmp T_30.4;
T_30.0 ;
    %load/vec4 v0x1417bb230_0;
    %store/vec4 v0x1417507c0_0, 0, 32;
    %jmp T_30.4;
T_30.1 ;
    %load/vec4 v0x1417bb4a0_0;
    %store/vec4 v0x1417507c0_0, 0, 32;
    %jmp T_30.4;
T_30.2 ;
    %load/vec4 v0x1417bb530_0;
    %store/vec4 v0x1417507c0_0, 0, 32;
    %jmp T_30.4;
T_30.4 ;
    %pop/vec4 1;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x141724360;
T_31 ;
    %wait E_0x1417245a0;
    %load/vec4 v0x14170f600_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %load/vec4 v0x1417057d0_0;
    %store/vec4 v0x1417059c0_0, 0, 32;
    %jmp T_31.4;
T_31.0 ;
    %load/vec4 v0x1417057d0_0;
    %store/vec4 v0x1417059c0_0, 0, 32;
    %jmp T_31.4;
T_31.1 ;
    %load/vec4 v0x141705860_0;
    %store/vec4 v0x1417059c0_0, 0, 32;
    %jmp T_31.4;
T_31.2 ;
    %load/vec4 v0x1417058f0_0;
    %store/vec4 v0x1417059c0_0, 0, 32;
    %jmp T_31.4;
T_31.4 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x142b146d0;
T_32 ;
    %wait E_0x1417d26b0;
    %load/vec4 v0x1417e0cf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_32.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_32.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_32.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_32.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_32.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_32.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_32.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_32.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_32.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_32.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1417e0c60_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142b0bb40_0, 0, 1;
    %jmp T_32.11;
T_32.0 ;
    %load/vec4 v0x142b042f0_0;
    %load/vec4 v0x142b04380_0;
    %add;
    %store/vec4 v0x1417e0c60_0, 0, 32;
    %load/vec4 v0x1417e0c60_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x142b0bb40_0, 0, 1;
    %jmp T_32.11;
T_32.1 ;
    %load/vec4 v0x142b042f0_0;
    %ix/getv 4, v0x142b04380_0;
    %shiftl 4;
    %store/vec4 v0x1417e0c60_0, 0, 32;
    %load/vec4 v0x1417e0c60_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x142b0bb40_0, 0, 1;
    %jmp T_32.11;
T_32.2 ;
    %load/vec4 v0x142b042f0_0;
    %load/vec4 v0x142b04380_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x1417e0c60_0, 0, 32;
    %load/vec4 v0x1417e0c60_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x142b0bb40_0, 0, 1;
    %jmp T_32.11;
T_32.3 ;
    %load/vec4 v0x142b042f0_0;
    %load/vec4 v0x142b04380_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x1417e0c60_0, 0, 32;
    %load/vec4 v0x1417e0c60_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x142b0bb40_0, 0, 1;
    %jmp T_32.11;
T_32.4 ;
    %load/vec4 v0x142b042f0_0;
    %load/vec4 v0x142b04380_0;
    %xor;
    %store/vec4 v0x1417e0c60_0, 0, 32;
    %load/vec4 v0x1417e0c60_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x142b0bb40_0, 0, 1;
    %jmp T_32.11;
T_32.5 ;
    %load/vec4 v0x142b042f0_0;
    %ix/getv 4, v0x142b04380_0;
    %shiftr 4;
    %store/vec4 v0x1417e0c60_0, 0, 32;
    %load/vec4 v0x1417e0c60_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x142b0bb40_0, 0, 1;
    %jmp T_32.11;
T_32.6 ;
    %load/vec4 v0x142b042f0_0;
    %load/vec4 v0x142b04380_0;
    %or;
    %store/vec4 v0x1417e0c60_0, 0, 32;
    %load/vec4 v0x1417e0c60_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x142b0bb40_0, 0, 1;
    %jmp T_32.11;
T_32.7 ;
    %load/vec4 v0x142b042f0_0;
    %load/vec4 v0x142b04380_0;
    %and;
    %store/vec4 v0x1417e0c60_0, 0, 32;
    %load/vec4 v0x1417e0c60_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x142b0bb40_0, 0, 1;
    %jmp T_32.11;
T_32.8 ;
    %load/vec4 v0x142b042f0_0;
    %load/vec4 v0x142b04380_0;
    %sub;
    %store/vec4 v0x1417e0c60_0, 0, 32;
    %load/vec4 v0x1417e0c60_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x142b0bb40_0, 0, 1;
    %jmp T_32.11;
T_32.9 ;
    %load/vec4 v0x142b042f0_0;
    %ix/getv 4, v0x142b04380_0;
    %shiftr/s 4;
    %store/vec4 v0x1417e0c60_0, 0, 32;
    %load/vec4 v0x1417e0c60_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x142b0bb40_0, 0, 1;
    %jmp T_32.11;
T_32.11 ;
    %pop/vec4 1;
    %load/vec4 v0x142b042f0_0;
    %load/vec4 v0x142b04380_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x142b0bab0_0, 0, 1;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x1417db8f0;
T_33 ;
    %wait E_0x1417febc0;
    %load/vec4 v0x1417f2e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %load/vec4 v0x1417f2370_0;
    %assign/vec4 v0x1417f2400_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x1417d8b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0x1417f2de0_0;
    %assign/vec4 v0x1417f2400_0, 0;
    %jmp T_33.3;
T_33.2 ;
    %load/vec4 v0x1417d6960_0;
    %assign/vec4 v0x1417f2400_0, 0;
T_33.3 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x1417f9bd0;
T_34 ;
    %wait E_0x1417febc0;
    %load/vec4 v0x1417fd160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v0x1417facd0_0;
    %assign/vec4 v0x1417fad60_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x1417ff1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v0x1417fd0d0_0;
    %assign/vec4 v0x1417fad60_0, 0;
    %jmp T_34.3;
T_34.2 ;
    %load/vec4 v0x1417f7cd0_0;
    %assign/vec4 v0x1417fad60_0, 0;
T_34.3 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x1417db620;
T_35 ;
    %wait E_0x1417febc0;
    %load/vec4 v0x1417c6150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v0x1417c5a10_0;
    %assign/vec4 v0x1417c5aa0_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x142b0a340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %load/vec4 v0x1417c60c0_0;
    %assign/vec4 v0x1417c5aa0_0, 0;
    %jmp T_35.3;
T_35.2 ;
    %load/vec4 v0x1417db350_0;
    %assign/vec4 v0x1417c5aa0_0, 0;
T_35.3 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x1417dea60;
T_36 ;
    %wait E_0x1417febc0;
    %load/vec4 v0x142b0dcb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %load/vec4 v0x1417f8e30_0;
    %assign/vec4 v0x142b0edb0_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x1417f9f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %load/vec4 v0x142b0ee40_0;
    %assign/vec4 v0x142b0edb0_0, 0;
    %jmp T_36.3;
T_36.2 ;
    %load/vec4 v0x1417fb030_0;
    %assign/vec4 v0x142b0edb0_0, 0;
T_36.3 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x1417e5fe0;
T_37 ;
    %wait E_0x1417febc0;
    %load/vec4 v0x1417f1b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %load/vec4 v0x1417ee4f0_0;
    %assign/vec4 v0x1417f6100_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x1417ec3d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v0x1417f6190_0;
    %assign/vec4 v0x1417f6100_0, 0;
    %jmp T_37.3;
T_37.2 ;
    %load/vec4 v0x1417e4cf0_0;
    %assign/vec4 v0x1417f6100_0, 0;
T_37.3 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x142b1b1d0;
T_38 ;
    %wait E_0x1417febc0;
    %load/vec4 v0x1417dfbf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %load/vec4 v0x1417c63b0_0;
    %assign/vec4 v0x1417c6440_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x1417be470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %load/vec4 v0x1417dfb60_0;
    %assign/vec4 v0x1417c6440_0, 0;
    %jmp T_38.3;
T_38.2 ;
    %load/vec4 v0x1417bf9d0_0;
    %assign/vec4 v0x1417c6440_0, 0;
T_38.3 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x1417dd970;
T_39 ;
    %wait E_0x1417febc0;
    %load/vec4 v0x1417ef580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %load/vec4 v0x1417ea220_0;
    %assign/vec4 v0x1417ea2b0_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x1417e8190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %load/vec4 v0x1417ef4f0_0;
    %assign/vec4 v0x1417ea2b0_0, 0;
    %jmp T_39.3;
T_39.2 ;
    %load/vec4 v0x1417ed460_0;
    %assign/vec4 v0x1417ea2b0_0, 0;
T_39.3 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x1417e0990;
T_40 ;
    %wait E_0x1417febc0;
    %load/vec4 v0x1417e1a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %load/vec4 v0x1417e9220_0;
    %assign/vec4 v0x1417e7070_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x1417df950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %load/vec4 v0x1417e7100_0;
    %assign/vec4 v0x1417e7070_0, 0;
    %jmp T_40.3;
T_40.2 ;
    %load/vec4 v0x1417e2bf0_0;
    %assign/vec4 v0x1417e7070_0, 0;
T_40.3 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x1417fe160;
T_41 ;
    %wait E_0x1417febc0;
    %load/vec4 v0x142b09970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %load/vec4 v0x142b0fb70_0;
    %assign/vec4 v0x142b0fc00_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x1417f6cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %load/vec4 v0x142b098e0_0;
    %assign/vec4 v0x142b0fc00_0, 0;
    %jmp T_41.3;
T_41.2 ;
    %load/vec4 v0x1417f6a00_0;
    %assign/vec4 v0x142b0fc00_0, 0;
T_41.3 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x142b09610;
T_42 ;
    %wait E_0x1417febc0;
    %load/vec4 v0x142b14450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %load/vec4 v0x142b0b7e0_0;
    %assign/vec4 v0x142b0b870_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x142b0d9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.2, 8;
    %load/vec4 v0x142b143c0_0;
    %assign/vec4 v0x142b0b870_0, 0;
    %jmp T_42.3;
T_42.2 ;
    %load/vec4 v0x142b0c8e0_0;
    %assign/vec4 v0x142b0b870_0, 0;
T_42.3 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x142b3e100;
T_43 ;
    %wait E_0x142b3e320;
    %load/vec4 v0x142b3e4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x142b3e440_0, 0, 32;
    %load/vec4 v0x142b3e380_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x142b3e440_0, 0, 32;
    %jmp T_43.8;
T_43.2 ;
    %load/vec4 v0x142b3e570_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x142b3e620_0, 4, 8;
    %load/vec4 v0x142b3e620_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x142b3e440_0, 0, 32;
    %jmp T_43.8;
T_43.3 ;
    %load/vec4 v0x142b3e570_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x142b3e620_0, 4, 8;
    %load/vec4 v0x142b3e620_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x142b3e440_0, 0, 32;
    %jmp T_43.8;
T_43.4 ;
    %load/vec4 v0x142b3e570_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x142b3e620_0, 4, 16;
    %load/vec4 v0x142b3e620_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x142b3e440_0, 0, 32;
    %jmp T_43.8;
T_43.5 ;
    %load/vec4 v0x142b3e570_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x142b3e620_0, 4, 16;
    %load/vec4 v0x142b3e620_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x142b3e440_0, 0, 32;
    %jmp T_43.8;
T_43.6 ;
    %load/vec4 v0x142b3e570_0;
    %store/vec4 v0x142b3e440_0, 0, 32;
    %jmp T_43.8;
T_43.8 ;
    %pop/vec4 1;
T_43.0 ;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x142b418f0;
T_44 ;
    %wait E_0x1417febc0;
    %load/vec4 v0x142b420c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %load/vec4 v0x142b41ea0_0;
    %assign/vec4 v0x142b41f70_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x142b41c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.2, 8;
    %load/vec4 v0x142b42010_0;
    %assign/vec4 v0x142b41f70_0, 0;
    %jmp T_44.3;
T_44.2 ;
    %load/vec4 v0x142b41d80_0;
    %assign/vec4 v0x142b41f70_0, 0;
T_44.3 ;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x142b3fdb0;
T_45 ;
    %wait E_0x1417febc0;
    %load/vec4 v0x142b40580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %load/vec4 v0x142b40370_0;
    %assign/vec4 v0x142b40420_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x142b40130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.2, 8;
    %load/vec4 v0x142b404d0_0;
    %assign/vec4 v0x142b40420_0, 0;
    %jmp T_45.3;
T_45.2 ;
    %load/vec4 v0x142b40250_0;
    %assign/vec4 v0x142b40420_0, 0;
T_45.3 ;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x142b3eb30;
T_46 ;
    %wait E_0x1417febc0;
    %load/vec4 v0x142b3f350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %load/vec4 v0x142b3f130_0;
    %assign/vec4 v0x142b3f200_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x142b3eec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.2, 8;
    %load/vec4 v0x142b3f2a0_0;
    %assign/vec4 v0x142b3f200_0, 0;
    %jmp T_46.3;
T_46.2 ;
    %load/vec4 v0x142b3f010_0;
    %assign/vec4 v0x142b3f200_0, 0;
T_46.3 ;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x142b3f460;
T_47 ;
    %wait E_0x1417febc0;
    %load/vec4 v0x142b3fc70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %load/vec4 v0x142b3fa70_0;
    %assign/vec4 v0x142b3fb40_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x142b3f7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.2, 8;
    %load/vec4 v0x142b3fbd0_0;
    %assign/vec4 v0x142b3fb40_0, 0;
    %jmp T_47.3;
T_47.2 ;
    %load/vec4 v0x142b3f950_0;
    %assign/vec4 v0x142b3fb40_0, 0;
T_47.3 ;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x142b406a0;
T_48 ;
    %wait E_0x1417febc0;
    %load/vec4 v0x142b40eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %load/vec4 v0x142b40c90_0;
    %assign/vec4 v0x142b40d60_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0x142b409f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.2, 8;
    %load/vec4 v0x142b40e00_0;
    %assign/vec4 v0x142b40d60_0, 0;
    %jmp T_48.3;
T_48.2 ;
    %load/vec4 v0x142b40b30_0;
    %assign/vec4 v0x142b40d60_0, 0;
T_48.3 ;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x142b41030;
T_49 ;
    %wait E_0x1417febc0;
    %load/vec4 v0x142b417d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %load/vec4 v0x142b415e0_0;
    %assign/vec4 v0x142b41670_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0x142b41380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.2, 8;
    %load/vec4 v0x142b41720_0;
    %assign/vec4 v0x142b41670_0, 0;
    %jmp T_49.3;
T_49.2 ;
    %load/vec4 v0x142b414c0_0;
    %assign/vec4 v0x142b41670_0, 0;
T_49.3 ;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0x142b421e0;
T_50 ;
    %wait E_0x1417febc0;
    %load/vec4 v0x142b429e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %load/vec4 v0x142b42810_0;
    %assign/vec4 v0x142b428a0_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0x142b42530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.2, 8;
    %load/vec4 v0x142b42930_0;
    %assign/vec4 v0x142b428a0_0, 0;
    %jmp T_50.3;
T_50.2 ;
    %load/vec4 v0x142b42670_0;
    %assign/vec4 v0x142b428a0_0, 0;
T_50.3 ;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0x142b43a90;
T_51 ;
    %wait E_0x142b40f90;
    %load/vec4 v0x142b440e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x142b441b0_0, 0, 32;
    %jmp T_51.5;
T_51.0 ;
    %load/vec4 v0x142b3e8f0_0;
    %store/vec4 v0x142b441b0_0, 0, 32;
    %jmp T_51.5;
T_51.1 ;
    %load/vec4 v0x142b43e70_0;
    %store/vec4 v0x142b441b0_0, 0, 32;
    %jmp T_51.5;
T_51.2 ;
    %load/vec4 v0x142b43d90_0;
    %store/vec4 v0x142b441b0_0, 0, 32;
    %jmp T_51.5;
T_51.3 ;
    %load/vec4 v0x142b43fd0_0;
    %store/vec4 v0x142b441b0_0, 0, 32;
    %jmp T_51.5;
T_51.5 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x142b21bb0;
T_52 ;
    %wait E_0x142b21ea0;
    %load/vec4 v0x142b22160_0;
    %load/vec4 v0x142b21f00_0;
    %and;
    %load/vec4 v0x142b220d0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x142b220d0_0;
    %load/vec4 v0x142b222d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x142b22230_0, 0, 2;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0x142b22160_0;
    %load/vec4 v0x142b22040_0;
    %and;
    %load/vec4 v0x142b220d0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x142b220d0_0;
    %load/vec4 v0x142b222d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x142b22230_0, 0, 2;
    %jmp T_52.3;
T_52.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x142b22230_0, 0, 2;
T_52.3 ;
T_52.1 ;
    %load/vec4 v0x142b22160_0;
    %load/vec4 v0x142b21f00_0;
    %and;
    %load/vec4 v0x142b220d0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x142b220d0_0;
    %load/vec4 v0x142b22430_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x142b22380_0, 0, 2;
    %jmp T_52.5;
T_52.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x142b22380_0, 0, 2;
T_52.5 ;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x142b21260;
T_53 ;
    %wait E_0x1417bc360;
    %load/vec4 v0x142b216c0_0;
    %load/vec4 v0x142b21530_0;
    %load/vec4 v0x142b21840_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x142b21910_0, 0, 2;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0x142b217b0_0;
    %load/vec4 v0x142b21530_0;
    %load/vec4 v0x142b21840_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x142b21620_0;
    %load/vec4 v0x142b21840_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.2, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x142b21910_0, 0, 2;
    %jmp T_53.3;
T_53.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x142b21910_0, 0, 2;
T_53.3 ;
T_53.1 ;
    %load/vec4 v0x142b216c0_0;
    %load/vec4 v0x142b21530_0;
    %load/vec4 v0x142b219a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x142b21a50_0, 0, 2;
    %jmp T_53.5;
T_53.4 ;
    %load/vec4 v0x142b217b0_0;
    %load/vec4 v0x142b21530_0;
    %load/vec4 v0x142b219a0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x142b21620_0;
    %load/vec4 v0x142b219a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.6, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x142b21a50_0, 0, 2;
    %jmp T_53.7;
T_53.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x142b21a50_0, 0, 2;
T_53.7 ;
T_53.5 ;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x1417bd080;
T_54 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x1417e27c0_0, 0, 32;
T_54.0 ;
    %load/vec4 v0x1417e27c0_0;
    %cmpi/s 65536, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_54.1, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x1417e27c0_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0x1417fb960, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1417e27c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1417e27c0_0, 0, 32;
    %jmp T_54.0;
T_54.1 ;
    %vpi_call 4 33 "$readmemh", "./test_codes/3_test_btype/rom_data.hex", v0x1417fb960 {0 0 0};
    %end;
    .thread T_54;
    .scope S_0x1417bf6e0;
T_55 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x142b155f0_0, 0, 32;
    %end;
    .thread T_55;
    .scope S_0x1417bf6e0;
T_56 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x142b15e90_0, 0, 32;
T_56.0 ;
    %load/vec4 v0x142b15e90_0;
    %cmpi/s 65536, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_56.1, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x142b15e90_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0x142b15f20, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x142b15e90_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x142b15e90_0, 0, 32;
    %jmp T_56.0;
T_56.1 ;
    %vpi_call 5 41 "$readmemh", "./test_codes/3_test_btype/ram_data.hex", v0x142b15f20 {0 0 0};
    %vpi_func 5 42 "$fopen" 32, "ram3.txt", "w" {0 0 0};
    %store/vec4 v0x142b15560_0, 0, 32;
    %end;
    .thread T_56;
    .scope S_0x1417bf6e0;
T_57 ;
    %wait E_0x1417febc0;
    %load/vec4 v0x142b14f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %load/vec4 v0x142b14fd0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_57.2, 4;
    %load/vec4 v0x142b15250_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_57.4, 4;
    %load/vec4 v0x142b0f780_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0x142b04cc0_0;
    %flag_mov 8, 4;
    %ix/load 5, 24, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x142b15f20, 4, 5;
    %jmp T_57.5;
T_57.4 ;
    %load/vec4 v0x142b15250_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_57.6, 4;
    %load/vec4 v0x142b0f780_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0x142b04cc0_0;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x142b15f20, 4, 5;
    %jmp T_57.7;
T_57.6 ;
    %load/vec4 v0x142b15250_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_57.8, 4;
    %load/vec4 v0x142b0f780_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0x142b04cc0_0;
    %flag_mov 8, 4;
    %ix/load 5, 8, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x142b15f20, 4, 5;
    %jmp T_57.9;
T_57.8 ;
    %load/vec4 v0x142b15250_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_57.10, 4;
    %load/vec4 v0x142b0f780_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0x142b04cc0_0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x142b15f20, 4, 5;
T_57.10 ;
T_57.9 ;
T_57.7 ;
T_57.5 ;
    %jmp T_57.3;
T_57.2 ;
    %load/vec4 v0x142b14fd0_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_57.12, 4;
    %load/vec4 v0x142b152e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_57.14, 4;
    %load/vec4 v0x142b0f780_0;
    %parti/s 16, 0, 2;
    %ix/getv 4, v0x142b04cc0_0;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x142b15f20, 4, 5;
    %jmp T_57.15;
T_57.14 ;
    %load/vec4 v0x142b152e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_57.16, 4;
    %load/vec4 v0x142b0f780_0;
    %parti/s 16, 0, 2;
    %ix/getv 4, v0x142b04cc0_0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x142b15f20, 4, 5;
T_57.16 ;
T_57.15 ;
    %jmp T_57.13;
T_57.12 ;
    %load/vec4 v0x142b14fd0_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_57.18, 4;
    %load/vec4 v0x142b0f780_0;
    %ix/getv 3, v0x142b04cc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x142b15f20, 0, 4;
T_57.18 ;
T_57.13 ;
T_57.3 ;
T_57.0 ;
    %jmp T_57;
    .thread T_57;
    .scope S_0x1417bf6e0;
T_58 ;
    %wait E_0x1417febc0;
    %load/vec4 v0x142b161a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x142b15e90_0, 0, 32;
T_58.2 ;
    %load/vec4 v0x142b15e90_0;
    %cmpi/s 7, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_58.3, 5;
    %vpi_call 5 152 "$fwrite", v0x142b15560_0, "%8h\012", &A<v0x142b15f20, v0x142b15e90_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x142b15e90_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x142b15e90_0, 0, 32;
    %jmp T_58.2;
T_58.3 ;
T_58.0 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0x141767690;
T_59 ;
    %vpi_call 2 11 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 12 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x141767690 {0 0 0};
    %end;
    .thread T_59;
    .scope S_0x141767690;
T_60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142b48d80_0, 0, 1;
    %end;
    .thread T_60;
    .scope S_0x141767690;
T_61 ;
    %delay 1, 0;
    %load/vec4 v0x142b48d80_0;
    %inv;
    %store/vec4 v0x142b48d80_0, 0, 1;
    %jmp T_61;
    .thread T_61;
    .scope S_0x141767690;
T_62 ;
    %delay 0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142b48ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142b48e10_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142b48ea0_0, 0, 1;
    %delay 1024, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x142b48e10_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x142b48e10_0, 0, 1;
    %vpi_call 2 45 "$stop" {0 0 0};
    %end;
    .thread T_62;
# The file index is used to find the file name in the following table.
:file_names 31;
    "N/A";
    "<interactive>";
    "tb/tb_pipeline.v";
    "./src/riscv_top.v";
    "./src/inst_mem.v";
    "./src/mem.v";
    "./src/riscv.v";
    "./src/pipe_regs/ex_mem.v";
    "./src/templates/pipe_dff.v";
    "./src/five_stages/ex.v";
    "./src/dp_components/alu.v";
    "./src/dp_components/op_selector.v";
    "./src/dp_components/forward_mux.v";
    "./src/hazard_unit/forward_unit_ex.v";
    "./src/hazard_unit/forward_unit_id.v";
    "./src/hazard_unit/hazard_detect_unit.v";
    "./src/pipe_regs/id_ex.v";
    "./src/five_stages/id.v";
    "./src/cp_components/alu_control.v";
    "./src/cp_components/control_unit.v";
    "./src/dp_components/id_control.v";
    "./src/dp_components/imm_gen.v";
    "./src/dp_components/pc_ex.v";
    "./src/dp_components/regfile.v";
    "./src/pipe_regs/if_id.v";
    "./src/five_stages/if.v";
    "./src/templates/adder.v";
    "./src/dp_components/pc.v";
    "./src/five_stages/mem.v";
    "./src/pipe_regs/mem_wb.v";
    "./src/five_stages/wb.v";
