// Seed: 1370850231
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
endmodule
module module_1 (
    output tri0 id_0,
    output tri0 id_1,
    input supply0 id_2,
    input tri1 id_3,
    output wor id_4,
    input tri id_5
);
  wand id_7 = 1;
  tri1 id_8 = 1;
  id_9(
      .id_0(id_8), .id_1(1), .id_2(id_4 == id_7), .id_3(1), .id_4(1'b0 == id_4)
  );
  module_0 modCall_1 (
      id_8,
      id_7,
      id_8,
      id_8,
      id_7,
      id_7,
      id_7
  );
endmodule
