module d_ff_async_b(
    input clk,
    input d,
    input rst,
    output reg q
);

always @(posedge clk or negedge rst ) begin
    if (!rst)
    q<=1'b0;
    else 
    q<=d;  
end

endmodule
