Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Apr  8 17:57:40 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Design       : or1200_flat
| Device       : xcku035-ffva1156
| Speed File   : -3  PREVIEW 1.10 09-18-2014
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.384ns  (required time - arrival time)
  Source:                 or1200_operandmuxes/operand_a_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        5.635ns  (logic 3.750ns (66.548%)  route 1.885ns (33.452%))
  Logic Levels:           17  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
                                                      0.000     0.000    clk
    SLICE_X65Y109        net (fo=682, unset)          0.000     0.000    or1200_operandmuxes/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y109        FDRE (Prop_FDRE_C_Q)         0.156     0.156    or1200_operandmuxes/operand_a_reg[10]/Q
    SLICE_X67Y110        net (fo=24, unset)           0.405     0.561    or1200_operandmuxes/O4[10]
    SLICE_X67Y110        LUT1 (Prop_LUT1_I0_O)        0.035     0.596    or1200_operandmuxes/mul_prod_i_25__0/O
    SLICE_X67Y110        net (fo=1, routed)           0.000     0.596    or1200_operandmuxes/n_0_mul_prod_i_25__0
    SLICE_X67Y110        CARRY8 (Prop_CARRY8_S[2]_CO[7])
                                                      0.318     0.914    or1200_operandmuxes/mul_prod_i_18__0/CO[7]
    SLICE_X67Y111        net (fo=1, unset)            0.000     0.914    or1200_operandmuxes/n_0_mul_prod_i_18__0
    SLICE_X67Y111        CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.043     0.957    or1200_operandmuxes/mul_prod_i_36/CO[7]
    SLICE_X67Y112        net (fo=1, unset)            0.000     0.957    or1200_operandmuxes/n_0_mul_prod_i_36
    SLICE_X67Y112        CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.182     1.139    or1200_operandmuxes/mul_prod_i_33/O[7]
    SLICE_X70Y113        net (fo=1, unset)            0.271     1.410    or1200_ctrl/x0[31]
    SLICE_X70Y113        LUT4 (Prop_LUT4_I0_O)        0.078     1.488    or1200_ctrl/mul_prod_i_1/O
    DSP48E2_X12Y46       net (fo=3, unset)            0.295     1.783    or1200_mult_mac/mul_prod/mul_prod/B[14]
    DSP48E2_X12Y46       DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[14]_B2_DATA[14])
                                                      0.209     1.992    or1200_mult_mac/mul_prod/mul_prod/DSP_A_B_DATA_INST/B2_DATA[14]
    DSP48E2_X12Y46       net (fo=1, routed)           0.000     1.992    or1200_mult_mac/mul_prod/mul_prod/DSP_A_B_DATA.B2_DATA<14>
    DSP48E2_X12Y46       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[14]_B2B1[14])
                                                      0.071     2.063    or1200_mult_mac/mul_prod/mul_prod/DSP_PREADD_DATA_INST/B2B1[14]
    DSP48E2_X12Y46       net (fo=1, routed)           0.000     2.063    or1200_mult_mac/mul_prod/mul_prod/DSP_PREADD_DATA.B2B1<14>
    DSP48E2_X12Y46       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[14]_U[25])
                                                      0.692     2.755    or1200_mult_mac/mul_prod/mul_prod/DSP_MULTIPLIER_INST/U[25]
    DSP48E2_X12Y46       net (fo=1, routed)           0.000     2.755    or1200_mult_mac/mul_prod/mul_prod/DSP_MULTIPLIER.U<25>
    DSP48E2_X12Y46       DSP_M_DATA (Prop_DSP_M_DATA_U[25]_U_DATA[25])
                                                      0.059     2.814    or1200_mult_mac/mul_prod/mul_prod/DSP_M_DATA_INST/U_DATA[25]
    DSP48E2_X12Y46       net (fo=1, routed)           0.000     2.814    or1200_mult_mac/mul_prod/mul_prod/DSP_M_DATA.U_DATA<25>
    DSP48E2_X12Y46       DSP_ALU (Prop_DSP_ALU_U_DATA[25]_ALU_OUT[28])
                                                      0.550     3.364    or1200_mult_mac/mul_prod/mul_prod/DSP_ALU_INST/ALU_OUT[28]
    DSP48E2_X12Y46       net (fo=1, routed)           0.000     3.364    or1200_mult_mac/mul_prod/mul_prod/DSP_ALU.ALU_OUT<28>
    DSP48E2_X12Y46       DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[28]_PCOUT[28])
                                                      0.090     3.454    or1200_mult_mac/mul_prod/mul_prod/DSP_OUTPUT_INST/PCOUT[28]
    DSP48E2_X12Y47       net (fo=1, unset)            0.004     3.458    or1200_mult_mac/mul_prod__0/mul_prod/PCIN[28]
    DSP48E2_X12Y47       DSP_ALU (Prop_DSP_ALU_PCIN[28]_ALU_OUT[14])
                                                      0.535     3.993    or1200_mult_mac/mul_prod__0/mul_prod/DSP_ALU_INST/ALU_OUT[14]
    DSP48E2_X12Y47       net (fo=1, routed)           0.000     3.993    or1200_mult_mac/mul_prod__0/mul_prod/DSP_ALU.ALU_OUT<14>
    DSP48E2_X12Y47       DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[14]_P[14])
                                                      0.066     4.059    or1200_mult_mac/mul_prod__0/mul_prod/DSP_OUTPUT_INST/P[14]
    SLICE_X71Y118        net (fo=1, unset)            0.664     4.723    or1200_mult_mac/n_91_mul_prod__0/mul_prod
    SLICE_X71Y118        LUT2 (Prop_LUT2_I1_O)        0.034     4.757    or1200_mult_mac/mul_prod_r[55]_i_10/O
    SLICE_X71Y118        net (fo=1, routed)           0.000     4.757    or1200_mult_mac/n_0_mul_prod_r[55]_i_10
    SLICE_X71Y118        CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.371     5.128    or1200_mult_mac/mul_prod_r_reg[55]_i_2/CO[7]
    SLICE_X71Y119        net (fo=1, unset)            0.000     5.128    or1200_mult_mac/n_0_mul_prod_r_reg[55]_i_2
    SLICE_X71Y119        CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.182     5.310    or1200_mult_mac/mul_prod_r_reg[63]_i_4/O[7]
    SLICE_X70Y122        net (fo=1, unset)            0.246     5.556    or1200_mult_mac/mul_prod__3[63]
    SLICE_X70Y122        LUT6 (Prop_LUT6_I4_O)        0.079     5.635    or1200_mult_mac/mul_prod_r[63]_i_2/O
    SLICE_X70Y122        net (fo=1, routed)           0.000     5.635    or1200_mult_mac/n_0_mul_prod_r[63]_i_2
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000    
                                                      0.000     6.000    clk
    SLICE_X70Y122        net (fo=682, unset)          0.000     6.000    or1200_mult_mac/clk
                         clock pessimism              0.000     6.000    
                         clock uncertainty           -0.035     5.965    
    SLICE_X70Y122        FDRE (Setup_FDRE_C_D)        0.054     6.019    or1200_mult_mac/mul_prod_r_reg[63]
  -------------------------------------------------------------------
                         required time                          6.019    
                         arrival time                          -5.635    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.400ns  (required time - arrival time)
  Source:                 or1200_operandmuxes/operand_a_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        5.620ns  (logic 3.710ns (66.014%)  route 1.910ns (33.986%))
  Logic Levels:           17  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
                                                      0.000     0.000    clk
    SLICE_X65Y109        net (fo=682, unset)          0.000     0.000    or1200_operandmuxes/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y109        FDRE (Prop_FDRE_C_Q)         0.156     0.156    or1200_operandmuxes/operand_a_reg[10]/Q
    SLICE_X67Y110        net (fo=24, unset)           0.405     0.561    or1200_operandmuxes/O4[10]
    SLICE_X67Y110        LUT1 (Prop_LUT1_I0_O)        0.035     0.596    or1200_operandmuxes/mul_prod_i_25__0/O
    SLICE_X67Y110        net (fo=1, routed)           0.000     0.596    or1200_operandmuxes/n_0_mul_prod_i_25__0
    SLICE_X67Y110        CARRY8 (Prop_CARRY8_S[2]_CO[7])
                                                      0.318     0.914    or1200_operandmuxes/mul_prod_i_18__0/CO[7]
    SLICE_X67Y111        net (fo=1, unset)            0.000     0.914    or1200_operandmuxes/n_0_mul_prod_i_18__0
    SLICE_X67Y111        CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.043     0.957    or1200_operandmuxes/mul_prod_i_36/CO[7]
    SLICE_X67Y112        net (fo=1, unset)            0.000     0.957    or1200_operandmuxes/n_0_mul_prod_i_36
    SLICE_X67Y112        CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.182     1.139    or1200_operandmuxes/mul_prod_i_33/O[7]
    SLICE_X70Y113        net (fo=1, unset)            0.271     1.410    or1200_ctrl/x0[31]
    SLICE_X70Y113        LUT4 (Prop_LUT4_I0_O)        0.078     1.488    or1200_ctrl/mul_prod_i_1/O
    DSP48E2_X12Y46       net (fo=3, unset)            0.295     1.783    or1200_mult_mac/mul_prod/mul_prod/B[14]
    DSP48E2_X12Y46       DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[14]_B2_DATA[14])
                                                      0.209     1.992    or1200_mult_mac/mul_prod/mul_prod/DSP_A_B_DATA_INST/B2_DATA[14]
    DSP48E2_X12Y46       net (fo=1, routed)           0.000     1.992    or1200_mult_mac/mul_prod/mul_prod/DSP_A_B_DATA.B2_DATA<14>
    DSP48E2_X12Y46       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[14]_B2B1[14])
                                                      0.071     2.063    or1200_mult_mac/mul_prod/mul_prod/DSP_PREADD_DATA_INST/B2B1[14]
    DSP48E2_X12Y46       net (fo=1, routed)           0.000     2.063    or1200_mult_mac/mul_prod/mul_prod/DSP_PREADD_DATA.B2B1<14>
    DSP48E2_X12Y46       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[14]_U[25])
                                                      0.692     2.755    or1200_mult_mac/mul_prod/mul_prod/DSP_MULTIPLIER_INST/U[25]
    DSP48E2_X12Y46       net (fo=1, routed)           0.000     2.755    or1200_mult_mac/mul_prod/mul_prod/DSP_MULTIPLIER.U<25>
    DSP48E2_X12Y46       DSP_M_DATA (Prop_DSP_M_DATA_U[25]_U_DATA[25])
                                                      0.059     2.814    or1200_mult_mac/mul_prod/mul_prod/DSP_M_DATA_INST/U_DATA[25]
    DSP48E2_X12Y46       net (fo=1, routed)           0.000     2.814    or1200_mult_mac/mul_prod/mul_prod/DSP_M_DATA.U_DATA<25>
    DSP48E2_X12Y46       DSP_ALU (Prop_DSP_ALU_U_DATA[25]_ALU_OUT[28])
                                                      0.550     3.364    or1200_mult_mac/mul_prod/mul_prod/DSP_ALU_INST/ALU_OUT[28]
    DSP48E2_X12Y46       net (fo=1, routed)           0.000     3.364    or1200_mult_mac/mul_prod/mul_prod/DSP_ALU.ALU_OUT<28>
    DSP48E2_X12Y46       DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[28]_PCOUT[28])
                                                      0.090     3.454    or1200_mult_mac/mul_prod/mul_prod/DSP_OUTPUT_INST/PCOUT[28]
    DSP48E2_X12Y47       net (fo=1, unset)            0.004     3.458    or1200_mult_mac/mul_prod__0/mul_prod/PCIN[28]
    DSP48E2_X12Y47       DSP_ALU (Prop_DSP_ALU_PCIN[28]_ALU_OUT[14])
                                                      0.535     3.993    or1200_mult_mac/mul_prod__0/mul_prod/DSP_ALU_INST/ALU_OUT[14]
    DSP48E2_X12Y47       net (fo=1, routed)           0.000     3.993    or1200_mult_mac/mul_prod__0/mul_prod/DSP_ALU.ALU_OUT<14>
    DSP48E2_X12Y47       DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[14]_P[14])
                                                      0.066     4.059    or1200_mult_mac/mul_prod__0/mul_prod/DSP_OUTPUT_INST/P[14]
    SLICE_X71Y118        net (fo=1, unset)            0.664     4.723    or1200_mult_mac/n_91_mul_prod__0/mul_prod
    SLICE_X71Y118        LUT2 (Prop_LUT2_I1_O)        0.034     4.757    or1200_mult_mac/mul_prod_r[55]_i_10/O
    SLICE_X71Y118        net (fo=1, routed)           0.000     4.757    or1200_mult_mac/n_0_mul_prod_r[55]_i_10
    SLICE_X71Y118        CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.371     5.128    or1200_mult_mac/mul_prod_r_reg[55]_i_2/CO[7]
    SLICE_X71Y119        net (fo=1, unset)            0.000     5.128    or1200_mult_mac/n_0_mul_prod_r_reg[55]_i_2
    SLICE_X71Y119        CARRY8 (Prop_CARRY8_CI_O[4])
                                                      0.142     5.270    or1200_mult_mac/mul_prod_r_reg[63]_i_4/O[4]
    SLICE_X68Y121        net (fo=1, unset)            0.271     5.541    or1200_mult_mac/mul_prod__3[60]
    SLICE_X68Y121        LUT6 (Prop_LUT6_I4_O)        0.079     5.620    or1200_mult_mac/mul_prod_r[60]_i_1/O
    SLICE_X68Y121        net (fo=1, routed)           0.000     5.620    or1200_mult_mac/n_0_mul_prod_r[60]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000    
                                                      0.000     6.000    clk
    SLICE_X68Y121        net (fo=682, unset)          0.000     6.000    or1200_mult_mac/clk
                         clock pessimism              0.000     6.000    
                         clock uncertainty           -0.035     5.965    
    SLICE_X68Y121        FDRE (Setup_FDRE_C_D)        0.055     6.020    or1200_mult_mac/mul_prod_r_reg[60]
  -------------------------------------------------------------------
                         required time                          6.020    
                         arrival time                          -5.620    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.402ns  (required time - arrival time)
  Source:                 or1200_operandmuxes/operand_a_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        5.621ns  (logic 3.741ns (66.554%)  route 1.880ns (33.446%))
  Logic Levels:           17  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
                                                      0.000     0.000    clk
    SLICE_X65Y109        net (fo=682, unset)          0.000     0.000    or1200_operandmuxes/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y109        FDRE (Prop_FDRE_C_Q)         0.156     0.156    or1200_operandmuxes/operand_a_reg[10]/Q
    SLICE_X67Y110        net (fo=24, unset)           0.405     0.561    or1200_operandmuxes/O4[10]
    SLICE_X67Y110        LUT1 (Prop_LUT1_I0_O)        0.035     0.596    or1200_operandmuxes/mul_prod_i_25__0/O
    SLICE_X67Y110        net (fo=1, routed)           0.000     0.596    or1200_operandmuxes/n_0_mul_prod_i_25__0
    SLICE_X67Y110        CARRY8 (Prop_CARRY8_S[2]_CO[7])
                                                      0.318     0.914    or1200_operandmuxes/mul_prod_i_18__0/CO[7]
    SLICE_X67Y111        net (fo=1, unset)            0.000     0.914    or1200_operandmuxes/n_0_mul_prod_i_18__0
    SLICE_X67Y111        CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.043     0.957    or1200_operandmuxes/mul_prod_i_36/CO[7]
    SLICE_X67Y112        net (fo=1, unset)            0.000     0.957    or1200_operandmuxes/n_0_mul_prod_i_36
    SLICE_X67Y112        CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.182     1.139    or1200_operandmuxes/mul_prod_i_33/O[7]
    SLICE_X70Y113        net (fo=1, unset)            0.271     1.410    or1200_ctrl/x0[31]
    SLICE_X70Y113        LUT4 (Prop_LUT4_I0_O)        0.078     1.488    or1200_ctrl/mul_prod_i_1/O
    DSP48E2_X12Y46       net (fo=3, unset)            0.295     1.783    or1200_mult_mac/mul_prod/mul_prod/B[14]
    DSP48E2_X12Y46       DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[14]_B2_DATA[14])
                                                      0.209     1.992    or1200_mult_mac/mul_prod/mul_prod/DSP_A_B_DATA_INST/B2_DATA[14]
    DSP48E2_X12Y46       net (fo=1, routed)           0.000     1.992    or1200_mult_mac/mul_prod/mul_prod/DSP_A_B_DATA.B2_DATA<14>
    DSP48E2_X12Y46       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[14]_B2B1[14])
                                                      0.071     2.063    or1200_mult_mac/mul_prod/mul_prod/DSP_PREADD_DATA_INST/B2B1[14]
    DSP48E2_X12Y46       net (fo=1, routed)           0.000     2.063    or1200_mult_mac/mul_prod/mul_prod/DSP_PREADD_DATA.B2B1<14>
    DSP48E2_X12Y46       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[14]_U[25])
                                                      0.692     2.755    or1200_mult_mac/mul_prod/mul_prod/DSP_MULTIPLIER_INST/U[25]
    DSP48E2_X12Y46       net (fo=1, routed)           0.000     2.755    or1200_mult_mac/mul_prod/mul_prod/DSP_MULTIPLIER.U<25>
    DSP48E2_X12Y46       DSP_M_DATA (Prop_DSP_M_DATA_U[25]_U_DATA[25])
                                                      0.059     2.814    or1200_mult_mac/mul_prod/mul_prod/DSP_M_DATA_INST/U_DATA[25]
    DSP48E2_X12Y46       net (fo=1, routed)           0.000     2.814    or1200_mult_mac/mul_prod/mul_prod/DSP_M_DATA.U_DATA<25>
    DSP48E2_X12Y46       DSP_ALU (Prop_DSP_ALU_U_DATA[25]_ALU_OUT[28])
                                                      0.550     3.364    or1200_mult_mac/mul_prod/mul_prod/DSP_ALU_INST/ALU_OUT[28]
    DSP48E2_X12Y46       net (fo=1, routed)           0.000     3.364    or1200_mult_mac/mul_prod/mul_prod/DSP_ALU.ALU_OUT<28>
    DSP48E2_X12Y46       DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[28]_PCOUT[28])
                                                      0.090     3.454    or1200_mult_mac/mul_prod/mul_prod/DSP_OUTPUT_INST/PCOUT[28]
    DSP48E2_X12Y47       net (fo=1, unset)            0.004     3.458    or1200_mult_mac/mul_prod__0/mul_prod/PCIN[28]
    DSP48E2_X12Y47       DSP_ALU (Prop_DSP_ALU_PCIN[28]_ALU_OUT[14])
                                                      0.535     3.993    or1200_mult_mac/mul_prod__0/mul_prod/DSP_ALU_INST/ALU_OUT[14]
    DSP48E2_X12Y47       net (fo=1, routed)           0.000     3.993    or1200_mult_mac/mul_prod__0/mul_prod/DSP_ALU.ALU_OUT<14>
    DSP48E2_X12Y47       DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[14]_P[14])
                                                      0.066     4.059    or1200_mult_mac/mul_prod__0/mul_prod/DSP_OUTPUT_INST/P[14]
    SLICE_X71Y118        net (fo=1, unset)            0.664     4.723    or1200_mult_mac/n_91_mul_prod__0/mul_prod
    SLICE_X71Y118        LUT2 (Prop_LUT2_I1_O)        0.034     4.757    or1200_mult_mac/mul_prod_r[55]_i_10/O
    SLICE_X71Y118        net (fo=1, routed)           0.000     4.757    or1200_mult_mac/n_0_mul_prod_r[55]_i_10
    SLICE_X71Y118        CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.371     5.128    or1200_mult_mac/mul_prod_r_reg[55]_i_2/CO[7]
    SLICE_X71Y119        net (fo=1, unset)            0.000     5.128    or1200_mult_mac/n_0_mul_prod_r_reg[55]_i_2
    SLICE_X71Y119        CARRY8 (Prop_CARRY8_CI_O[5])
                                                      0.173     5.301    or1200_mult_mac/mul_prod_r_reg[63]_i_4/O[5]
    SLICE_X70Y122        net (fo=1, unset)            0.241     5.542    or1200_mult_mac/mul_prod__3[61]
    SLICE_X70Y122        LUT6 (Prop_LUT6_I4_O)        0.079     5.621    or1200_mult_mac/mul_prod_r[61]_i_1/O
    SLICE_X70Y122        net (fo=1, routed)           0.000     5.621    or1200_mult_mac/n_0_mul_prod_r[61]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000    
                                                      0.000     6.000    clk
    SLICE_X70Y122        net (fo=682, unset)          0.000     6.000    or1200_mult_mac/clk
                         clock pessimism              0.000     6.000    
                         clock uncertainty           -0.035     5.965    
    SLICE_X70Y122        FDRE (Setup_FDRE_C_D)        0.058     6.023    or1200_mult_mac/mul_prod_r_reg[61]
  -------------------------------------------------------------------
                         required time                          6.023    
                         arrival time                          -5.621    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.409ns  (required time - arrival time)
  Source:                 or1200_operandmuxes/operand_a_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        5.616ns  (logic 3.710ns (66.061%)  route 1.906ns (33.939%))
  Logic Levels:           17  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
                                                      0.000     0.000    clk
    SLICE_X65Y109        net (fo=682, unset)          0.000     0.000    or1200_operandmuxes/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y109        FDRE (Prop_FDRE_C_Q)         0.156     0.156    or1200_operandmuxes/operand_a_reg[10]/Q
    SLICE_X67Y110        net (fo=24, unset)           0.405     0.561    or1200_operandmuxes/O4[10]
    SLICE_X67Y110        LUT1 (Prop_LUT1_I0_O)        0.035     0.596    or1200_operandmuxes/mul_prod_i_25__0/O
    SLICE_X67Y110        net (fo=1, routed)           0.000     0.596    or1200_operandmuxes/n_0_mul_prod_i_25__0
    SLICE_X67Y110        CARRY8 (Prop_CARRY8_S[2]_CO[7])
                                                      0.318     0.914    or1200_operandmuxes/mul_prod_i_18__0/CO[7]
    SLICE_X67Y111        net (fo=1, unset)            0.000     0.914    or1200_operandmuxes/n_0_mul_prod_i_18__0
    SLICE_X67Y111        CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.043     0.957    or1200_operandmuxes/mul_prod_i_36/CO[7]
    SLICE_X67Y112        net (fo=1, unset)            0.000     0.957    or1200_operandmuxes/n_0_mul_prod_i_36
    SLICE_X67Y112        CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.182     1.139    or1200_operandmuxes/mul_prod_i_33/O[7]
    SLICE_X70Y113        net (fo=1, unset)            0.271     1.410    or1200_ctrl/x0[31]
    SLICE_X70Y113        LUT4 (Prop_LUT4_I0_O)        0.078     1.488    or1200_ctrl/mul_prod_i_1/O
    DSP48E2_X12Y46       net (fo=3, unset)            0.295     1.783    or1200_mult_mac/mul_prod/mul_prod/B[14]
    DSP48E2_X12Y46       DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[14]_B2_DATA[14])
                                                      0.209     1.992    or1200_mult_mac/mul_prod/mul_prod/DSP_A_B_DATA_INST/B2_DATA[14]
    DSP48E2_X12Y46       net (fo=1, routed)           0.000     1.992    or1200_mult_mac/mul_prod/mul_prod/DSP_A_B_DATA.B2_DATA<14>
    DSP48E2_X12Y46       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[14]_B2B1[14])
                                                      0.071     2.063    or1200_mult_mac/mul_prod/mul_prod/DSP_PREADD_DATA_INST/B2B1[14]
    DSP48E2_X12Y46       net (fo=1, routed)           0.000     2.063    or1200_mult_mac/mul_prod/mul_prod/DSP_PREADD_DATA.B2B1<14>
    DSP48E2_X12Y46       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[14]_U[25])
                                                      0.692     2.755    or1200_mult_mac/mul_prod/mul_prod/DSP_MULTIPLIER_INST/U[25]
    DSP48E2_X12Y46       net (fo=1, routed)           0.000     2.755    or1200_mult_mac/mul_prod/mul_prod/DSP_MULTIPLIER.U<25>
    DSP48E2_X12Y46       DSP_M_DATA (Prop_DSP_M_DATA_U[25]_U_DATA[25])
                                                      0.059     2.814    or1200_mult_mac/mul_prod/mul_prod/DSP_M_DATA_INST/U_DATA[25]
    DSP48E2_X12Y46       net (fo=1, routed)           0.000     2.814    or1200_mult_mac/mul_prod/mul_prod/DSP_M_DATA.U_DATA<25>
    DSP48E2_X12Y46       DSP_ALU (Prop_DSP_ALU_U_DATA[25]_ALU_OUT[28])
                                                      0.550     3.364    or1200_mult_mac/mul_prod/mul_prod/DSP_ALU_INST/ALU_OUT[28]
    DSP48E2_X12Y46       net (fo=1, routed)           0.000     3.364    or1200_mult_mac/mul_prod/mul_prod/DSP_ALU.ALU_OUT<28>
    DSP48E2_X12Y46       DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[28]_PCOUT[28])
                                                      0.090     3.454    or1200_mult_mac/mul_prod/mul_prod/DSP_OUTPUT_INST/PCOUT[28]
    DSP48E2_X12Y47       net (fo=1, unset)            0.004     3.458    or1200_mult_mac/mul_prod__0/mul_prod/PCIN[28]
    DSP48E2_X12Y47       DSP_ALU (Prop_DSP_ALU_PCIN[28]_ALU_OUT[14])
                                                      0.535     3.993    or1200_mult_mac/mul_prod__0/mul_prod/DSP_ALU_INST/ALU_OUT[14]
    DSP48E2_X12Y47       net (fo=1, routed)           0.000     3.993    or1200_mult_mac/mul_prod__0/mul_prod/DSP_ALU.ALU_OUT<14>
    DSP48E2_X12Y47       DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[14]_P[14])
                                                      0.066     4.059    or1200_mult_mac/mul_prod__0/mul_prod/DSP_OUTPUT_INST/P[14]
    SLICE_X71Y118        net (fo=1, unset)            0.664     4.723    or1200_mult_mac/n_91_mul_prod__0/mul_prod
    SLICE_X71Y118        LUT2 (Prop_LUT2_I1_O)        0.034     4.757    or1200_mult_mac/mul_prod_r[55]_i_10/O
    SLICE_X71Y118        net (fo=1, routed)           0.000     4.757    or1200_mult_mac/n_0_mul_prod_r[55]_i_10
    SLICE_X71Y118        CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.371     5.128    or1200_mult_mac/mul_prod_r_reg[55]_i_2/CO[7]
    SLICE_X71Y119        net (fo=1, unset)            0.000     5.128    or1200_mult_mac/n_0_mul_prod_r_reg[55]_i_2
    SLICE_X71Y119        CARRY8 (Prop_CARRY8_CI_O[6])
                                                      0.139     5.267    or1200_mult_mac/mul_prod_r_reg[63]_i_4/O[6]
    SLICE_X68Y121        net (fo=1, unset)            0.267     5.534    or1200_mult_mac/mul_prod__3[62]
    SLICE_X68Y121        LUT6 (Prop_LUT6_I4_O)        0.082     5.616    or1200_mult_mac/mul_prod_r[62]_i_1/O
    SLICE_X68Y121        net (fo=1, routed)           0.000     5.616    or1200_mult_mac/n_0_mul_prod_r[62]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000    
                                                      0.000     6.000    clk
    SLICE_X68Y121        net (fo=682, unset)          0.000     6.000    or1200_mult_mac/clk
                         clock pessimism              0.000     6.000    
                         clock uncertainty           -0.035     5.965    
    SLICE_X68Y121        FDRE (Setup_FDRE_C_D)        0.060     6.025    or1200_mult_mac/mul_prod_r_reg[62]
  -------------------------------------------------------------------
                         required time                          6.025    
                         arrival time                          -5.616    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.424ns  (required time - arrival time)
  Source:                 or1200_operandmuxes/operand_a_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        5.597ns  (logic 3.669ns (65.553%)  route 1.928ns (34.447%))
  Logic Levels:           17  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
                                                      0.000     0.000    clk
    SLICE_X65Y109        net (fo=682, unset)          0.000     0.000    or1200_operandmuxes/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y109        FDRE (Prop_FDRE_C_Q)         0.156     0.156    or1200_operandmuxes/operand_a_reg[10]/Q
    SLICE_X67Y110        net (fo=24, unset)           0.405     0.561    or1200_operandmuxes/O4[10]
    SLICE_X67Y110        LUT1 (Prop_LUT1_I0_O)        0.035     0.596    or1200_operandmuxes/mul_prod_i_25__0/O
    SLICE_X67Y110        net (fo=1, routed)           0.000     0.596    or1200_operandmuxes/n_0_mul_prod_i_25__0
    SLICE_X67Y110        CARRY8 (Prop_CARRY8_S[2]_CO[7])
                                                      0.318     0.914    or1200_operandmuxes/mul_prod_i_18__0/CO[7]
    SLICE_X67Y111        net (fo=1, unset)            0.000     0.914    or1200_operandmuxes/n_0_mul_prod_i_18__0
    SLICE_X67Y111        CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.043     0.957    or1200_operandmuxes/mul_prod_i_36/CO[7]
    SLICE_X67Y112        net (fo=1, unset)            0.000     0.957    or1200_operandmuxes/n_0_mul_prod_i_36
    SLICE_X67Y112        CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.182     1.139    or1200_operandmuxes/mul_prod_i_33/O[7]
    SLICE_X70Y113        net (fo=1, unset)            0.271     1.410    or1200_ctrl/x0[31]
    SLICE_X70Y113        LUT4 (Prop_LUT4_I0_O)        0.078     1.488    or1200_ctrl/mul_prod_i_1/O
    DSP48E2_X12Y46       net (fo=3, unset)            0.295     1.783    or1200_mult_mac/mul_prod/mul_prod/B[14]
    DSP48E2_X12Y46       DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[14]_B2_DATA[14])
                                                      0.209     1.992    or1200_mult_mac/mul_prod/mul_prod/DSP_A_B_DATA_INST/B2_DATA[14]
    DSP48E2_X12Y46       net (fo=1, routed)           0.000     1.992    or1200_mult_mac/mul_prod/mul_prod/DSP_A_B_DATA.B2_DATA<14>
    DSP48E2_X12Y46       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[14]_B2B1[14])
                                                      0.071     2.063    or1200_mult_mac/mul_prod/mul_prod/DSP_PREADD_DATA_INST/B2B1[14]
    DSP48E2_X12Y46       net (fo=1, routed)           0.000     2.063    or1200_mult_mac/mul_prod/mul_prod/DSP_PREADD_DATA.B2B1<14>
    DSP48E2_X12Y46       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[14]_U[25])
                                                      0.692     2.755    or1200_mult_mac/mul_prod/mul_prod/DSP_MULTIPLIER_INST/U[25]
    DSP48E2_X12Y46       net (fo=1, routed)           0.000     2.755    or1200_mult_mac/mul_prod/mul_prod/DSP_MULTIPLIER.U<25>
    DSP48E2_X12Y46       DSP_M_DATA (Prop_DSP_M_DATA_U[25]_U_DATA[25])
                                                      0.059     2.814    or1200_mult_mac/mul_prod/mul_prod/DSP_M_DATA_INST/U_DATA[25]
    DSP48E2_X12Y46       net (fo=1, routed)           0.000     2.814    or1200_mult_mac/mul_prod/mul_prod/DSP_M_DATA.U_DATA<25>
    DSP48E2_X12Y46       DSP_ALU (Prop_DSP_ALU_U_DATA[25]_ALU_OUT[47])
                                                      0.540     3.354    or1200_mult_mac/mul_prod/mul_prod/DSP_ALU_INST/ALU_OUT[47]
    DSP48E2_X12Y46       net (fo=1, routed)           0.000     3.354    or1200_mult_mac/mul_prod/mul_prod/DSP_ALU.ALU_OUT<47>
    DSP48E2_X12Y46       DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.076     3.430    or1200_mult_mac/mul_prod/mul_prod/DSP_OUTPUT_INST/PCOUT[47]
    DSP48E2_X12Y47       net (fo=1, unset)            0.019     3.449    or1200_mult_mac/mul_prod__0/mul_prod/PCIN[47]
    DSP48E2_X12Y47       DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[6])
                                                      0.481     3.930    or1200_mult_mac/mul_prod__0/mul_prod/DSP_ALU_INST/ALU_OUT[6]
    DSP48E2_X12Y47       net (fo=1, routed)           0.000     3.930    or1200_mult_mac/mul_prod__0/mul_prod/DSP_ALU.ALU_OUT<6>
    DSP48E2_X12Y47       DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[6]_P[6])
                                                      0.071     4.001    or1200_mult_mac/mul_prod__0/mul_prod/DSP_OUTPUT_INST/P[6]
    SLICE_X71Y117        net (fo=1, unset)            0.572     4.573    or1200_mult_mac/n_99_mul_prod__0/mul_prod
    SLICE_X71Y117        LUT2 (Prop_LUT2_I1_O)        0.034     4.607    or1200_mult_mac/mul_prod_r[47]_i_10/O
    SLICE_X71Y117        net (fo=1, routed)           0.000     4.607    or1200_mult_mac/n_0_mul_prod_r[47]_i_10
    SLICE_X71Y117        CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.371     4.978    or1200_mult_mac/mul_prod_r_reg[47]_i_2/CO[7]
    SLICE_X71Y118        net (fo=1, unset)            0.000     4.978    or1200_mult_mac/n_0_mul_prod_r_reg[47]_i_2
    SLICE_X71Y118        CARRY8 (Prop_CARRY8_CI_O[5])
                                                      0.173     5.151    or1200_mult_mac/mul_prod_r_reg[55]_i_2/O[5]
    SLICE_X72Y119        net (fo=1, unset)            0.366     5.517    or1200_mult_mac/mul_prod__3[53]
    SLICE_X72Y119        LUT6 (Prop_LUT6_I4_O)        0.080     5.597    or1200_mult_mac/mul_prod_r[53]_i_1/O
    SLICE_X72Y119        net (fo=1, routed)           0.000     5.597    or1200_mult_mac/n_0_mul_prod_r[53]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000    
                                                      0.000     6.000    clk
    SLICE_X72Y119        net (fo=682, unset)          0.000     6.000    or1200_mult_mac/clk
                         clock pessimism              0.000     6.000    
                         clock uncertainty           -0.035     5.965    
    SLICE_X72Y119        FDRE (Setup_FDRE_C_D)        0.056     6.021    or1200_mult_mac/mul_prod_r_reg[53]
  -------------------------------------------------------------------
                         required time                          6.021    
                         arrival time                          -5.597    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.428ns  (required time - arrival time)
  Source:                 or1200_operandmuxes/operand_a_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        5.598ns  (logic 3.676ns (65.666%)  route 1.922ns (34.334%))
  Logic Levels:           17  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
                                                      0.000     0.000    clk
    SLICE_X65Y109        net (fo=682, unset)          0.000     0.000    or1200_operandmuxes/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y109        FDRE (Prop_FDRE_C_Q)         0.156     0.156    or1200_operandmuxes/operand_a_reg[10]/Q
    SLICE_X67Y110        net (fo=24, unset)           0.405     0.561    or1200_operandmuxes/O4[10]
    SLICE_X67Y110        LUT1 (Prop_LUT1_I0_O)        0.035     0.596    or1200_operandmuxes/mul_prod_i_25__0/O
    SLICE_X67Y110        net (fo=1, routed)           0.000     0.596    or1200_operandmuxes/n_0_mul_prod_i_25__0
    SLICE_X67Y110        CARRY8 (Prop_CARRY8_S[2]_CO[7])
                                                      0.318     0.914    or1200_operandmuxes/mul_prod_i_18__0/CO[7]
    SLICE_X67Y111        net (fo=1, unset)            0.000     0.914    or1200_operandmuxes/n_0_mul_prod_i_18__0
    SLICE_X67Y111        CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.043     0.957    or1200_operandmuxes/mul_prod_i_36/CO[7]
    SLICE_X67Y112        net (fo=1, unset)            0.000     0.957    or1200_operandmuxes/n_0_mul_prod_i_36
    SLICE_X67Y112        CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.182     1.139    or1200_operandmuxes/mul_prod_i_33/O[7]
    SLICE_X70Y113        net (fo=1, unset)            0.271     1.410    or1200_ctrl/x0[31]
    SLICE_X70Y113        LUT4 (Prop_LUT4_I0_O)        0.078     1.488    or1200_ctrl/mul_prod_i_1/O
    DSP48E2_X12Y46       net (fo=3, unset)            0.295     1.783    or1200_mult_mac/mul_prod/mul_prod/B[14]
    DSP48E2_X12Y46       DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[14]_B2_DATA[14])
                                                      0.209     1.992    or1200_mult_mac/mul_prod/mul_prod/DSP_A_B_DATA_INST/B2_DATA[14]
    DSP48E2_X12Y46       net (fo=1, routed)           0.000     1.992    or1200_mult_mac/mul_prod/mul_prod/DSP_A_B_DATA.B2_DATA<14>
    DSP48E2_X12Y46       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[14]_B2B1[14])
                                                      0.071     2.063    or1200_mult_mac/mul_prod/mul_prod/DSP_PREADD_DATA_INST/B2B1[14]
    DSP48E2_X12Y46       net (fo=1, routed)           0.000     2.063    or1200_mult_mac/mul_prod/mul_prod/DSP_PREADD_DATA.B2B1<14>
    DSP48E2_X12Y46       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[14]_U[25])
                                                      0.692     2.755    or1200_mult_mac/mul_prod/mul_prod/DSP_MULTIPLIER_INST/U[25]
    DSP48E2_X12Y46       net (fo=1, routed)           0.000     2.755    or1200_mult_mac/mul_prod/mul_prod/DSP_MULTIPLIER.U<25>
    DSP48E2_X12Y46       DSP_M_DATA (Prop_DSP_M_DATA_U[25]_U_DATA[25])
                                                      0.059     2.814    or1200_mult_mac/mul_prod/mul_prod/DSP_M_DATA_INST/U_DATA[25]
    DSP48E2_X12Y46       net (fo=1, routed)           0.000     2.814    or1200_mult_mac/mul_prod/mul_prod/DSP_M_DATA.U_DATA<25>
    DSP48E2_X12Y46       DSP_ALU (Prop_DSP_ALU_U_DATA[25]_ALU_OUT[47])
                                                      0.540     3.354    or1200_mult_mac/mul_prod/mul_prod/DSP_ALU_INST/ALU_OUT[47]
    DSP48E2_X12Y46       net (fo=1, routed)           0.000     3.354    or1200_mult_mac/mul_prod/mul_prod/DSP_ALU.ALU_OUT<47>
    DSP48E2_X12Y46       DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.076     3.430    or1200_mult_mac/mul_prod/mul_prod/DSP_OUTPUT_INST/PCOUT[47]
    DSP48E2_X12Y47       net (fo=1, unset)            0.019     3.449    or1200_mult_mac/mul_prod__0/mul_prod/PCIN[47]
    DSP48E2_X12Y47       DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[6])
                                                      0.481     3.930    or1200_mult_mac/mul_prod__0/mul_prod/DSP_ALU_INST/ALU_OUT[6]
    DSP48E2_X12Y47       net (fo=1, routed)           0.000     3.930    or1200_mult_mac/mul_prod__0/mul_prod/DSP_ALU.ALU_OUT<6>
    DSP48E2_X12Y47       DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[6]_P[6])
                                                      0.071     4.001    or1200_mult_mac/mul_prod__0/mul_prod/DSP_OUTPUT_INST/P[6]
    SLICE_X71Y117        net (fo=1, unset)            0.572     4.573    or1200_mult_mac/n_99_mul_prod__0/mul_prod
    SLICE_X71Y117        LUT2 (Prop_LUT2_I1_O)        0.034     4.607    or1200_mult_mac/mul_prod_r[47]_i_10/O
    SLICE_X71Y117        net (fo=1, routed)           0.000     4.607    or1200_mult_mac/n_0_mul_prod_r[47]_i_10
    SLICE_X71Y117        CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.371     4.978    or1200_mult_mac/mul_prod_r_reg[47]_i_2/CO[7]
    SLICE_X71Y118        net (fo=1, unset)            0.000     4.978    or1200_mult_mac/n_0_mul_prod_r_reg[47]_i_2
    SLICE_X71Y118        CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.182     5.160    or1200_mult_mac/mul_prod_r_reg[55]_i_2/O[7]
    SLICE_X71Y120        net (fo=1, unset)            0.360     5.520    or1200_mult_mac/mul_prod__3[55]
    SLICE_X71Y120        LUT6 (Prop_LUT6_I4_O)        0.078     5.598    or1200_mult_mac/mul_prod_r[55]_i_1/O
    SLICE_X71Y120        net (fo=1, routed)           0.000     5.598    or1200_mult_mac/n_0_mul_prod_r[55]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000    
                                                      0.000     6.000    clk
    SLICE_X71Y120        net (fo=682, unset)          0.000     6.000    or1200_mult_mac/clk
                         clock pessimism              0.000     6.000    
                         clock uncertainty           -0.035     5.965    
    SLICE_X71Y120        FDRE (Setup_FDRE_C_D)        0.061     6.026    or1200_mult_mac/mul_prod_r_reg[55]
  -------------------------------------------------------------------
                         required time                          6.026    
                         arrival time                          -5.598    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.480ns  (required time - arrival time)
  Source:                 or1200_operandmuxes/operand_a_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        5.540ns  (logic 3.596ns (64.910%)  route 1.944ns (35.090%))
  Logic Levels:           17  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
                                                      0.000     0.000    clk
    SLICE_X65Y109        net (fo=682, unset)          0.000     0.000    or1200_operandmuxes/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y109        FDRE (Prop_FDRE_C_Q)         0.156     0.156    or1200_operandmuxes/operand_a_reg[10]/Q
    SLICE_X67Y110        net (fo=24, unset)           0.405     0.561    or1200_operandmuxes/O4[10]
    SLICE_X67Y110        LUT1 (Prop_LUT1_I0_O)        0.035     0.596    or1200_operandmuxes/mul_prod_i_25__0/O
    SLICE_X67Y110        net (fo=1, routed)           0.000     0.596    or1200_operandmuxes/n_0_mul_prod_i_25__0
    SLICE_X67Y110        CARRY8 (Prop_CARRY8_S[2]_CO[7])
                                                      0.318     0.914    or1200_operandmuxes/mul_prod_i_18__0/CO[7]
    SLICE_X67Y111        net (fo=1, unset)            0.000     0.914    or1200_operandmuxes/n_0_mul_prod_i_18__0
    SLICE_X67Y111        CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.043     0.957    or1200_operandmuxes/mul_prod_i_36/CO[7]
    SLICE_X67Y112        net (fo=1, unset)            0.000     0.957    or1200_operandmuxes/n_0_mul_prod_i_36
    SLICE_X67Y112        CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.182     1.139    or1200_operandmuxes/mul_prod_i_33/O[7]
    SLICE_X70Y113        net (fo=1, unset)            0.271     1.410    or1200_ctrl/x0[31]
    SLICE_X70Y113        LUT4 (Prop_LUT4_I0_O)        0.078     1.488    or1200_ctrl/mul_prod_i_1/O
    DSP48E2_X12Y46       net (fo=3, unset)            0.295     1.783    or1200_mult_mac/mul_prod/mul_prod/B[14]
    DSP48E2_X12Y46       DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[14]_B2_DATA[14])
                                                      0.209     1.992    or1200_mult_mac/mul_prod/mul_prod/DSP_A_B_DATA_INST/B2_DATA[14]
    DSP48E2_X12Y46       net (fo=1, routed)           0.000     1.992    or1200_mult_mac/mul_prod/mul_prod/DSP_A_B_DATA.B2_DATA<14>
    DSP48E2_X12Y46       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[14]_B2B1[14])
                                                      0.071     2.063    or1200_mult_mac/mul_prod/mul_prod/DSP_PREADD_DATA_INST/B2B1[14]
    DSP48E2_X12Y46       net (fo=1, routed)           0.000     2.063    or1200_mult_mac/mul_prod/mul_prod/DSP_PREADD_DATA.B2B1<14>
    DSP48E2_X12Y46       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[14]_U[25])
                                                      0.692     2.755    or1200_mult_mac/mul_prod/mul_prod/DSP_MULTIPLIER_INST/U[25]
    DSP48E2_X12Y46       net (fo=1, routed)           0.000     2.755    or1200_mult_mac/mul_prod/mul_prod/DSP_MULTIPLIER.U<25>
    DSP48E2_X12Y46       DSP_M_DATA (Prop_DSP_M_DATA_U[25]_U_DATA[25])
                                                      0.059     2.814    or1200_mult_mac/mul_prod/mul_prod/DSP_M_DATA_INST/U_DATA[25]
    DSP48E2_X12Y46       net (fo=1, routed)           0.000     2.814    or1200_mult_mac/mul_prod/mul_prod/DSP_M_DATA.U_DATA<25>
    DSP48E2_X12Y46       DSP_ALU (Prop_DSP_ALU_U_DATA[25]_ALU_OUT[47])
                                                      0.540     3.354    or1200_mult_mac/mul_prod/mul_prod/DSP_ALU_INST/ALU_OUT[47]
    DSP48E2_X12Y46       net (fo=1, routed)           0.000     3.354    or1200_mult_mac/mul_prod/mul_prod/DSP_ALU.ALU_OUT<47>
    DSP48E2_X12Y46       DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.076     3.430    or1200_mult_mac/mul_prod/mul_prod/DSP_OUTPUT_INST/PCOUT[47]
    DSP48E2_X12Y47       net (fo=1, unset)            0.019     3.449    or1200_mult_mac/mul_prod__0/mul_prod/PCIN[47]
    DSP48E2_X12Y47       DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[6])
                                                      0.481     3.930    or1200_mult_mac/mul_prod__0/mul_prod/DSP_ALU_INST/ALU_OUT[6]
    DSP48E2_X12Y47       net (fo=1, routed)           0.000     3.930    or1200_mult_mac/mul_prod__0/mul_prod/DSP_ALU.ALU_OUT<6>
    DSP48E2_X12Y47       DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[6]_P[6])
                                                      0.071     4.001    or1200_mult_mac/mul_prod__0/mul_prod/DSP_OUTPUT_INST/P[6]
    SLICE_X71Y117        net (fo=1, unset)            0.572     4.573    or1200_mult_mac/n_99_mul_prod__0/mul_prod
    SLICE_X71Y117        LUT2 (Prop_LUT2_I1_O)        0.034     4.607    or1200_mult_mac/mul_prod_r[47]_i_10/O
    SLICE_X71Y117        net (fo=1, routed)           0.000     4.607    or1200_mult_mac/n_0_mul_prod_r[47]_i_10
    SLICE_X71Y117        CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.371     4.978    or1200_mult_mac/mul_prod_r_reg[47]_i_2/CO[7]
    SLICE_X71Y118        net (fo=1, unset)            0.000     4.978    or1200_mult_mac/n_0_mul_prod_r_reg[47]_i_2
    SLICE_X71Y118        CARRY8 (Prop_CARRY8_CI_O[2])
                                                      0.096     5.074    or1200_mult_mac/mul_prod_r_reg[55]_i_2/O[2]
    SLICE_X71Y121        net (fo=1, unset)            0.382     5.456    or1200_mult_mac/mul_prod__3[50]
    SLICE_X71Y121        LUT6 (Prop_LUT6_I4_O)        0.084     5.540    or1200_mult_mac/mul_prod_r[50]_i_1/O
    SLICE_X71Y121        net (fo=1, routed)           0.000     5.540    or1200_mult_mac/n_0_mul_prod_r[50]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000    
                                                      0.000     6.000    clk
    SLICE_X71Y121        net (fo=682, unset)          0.000     6.000    or1200_mult_mac/clk
                         clock pessimism              0.000     6.000    
                         clock uncertainty           -0.035     5.965    
    SLICE_X71Y121        FDRE (Setup_FDRE_C_D)        0.055     6.020    or1200_mult_mac/mul_prod_r_reg[50]
  -------------------------------------------------------------------
                         required time                          6.020    
                         arrival time                          -5.540    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.494ns  (required time - arrival time)
  Source:                 or1200_operandmuxes/operand_a_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        5.527ns  (logic 3.602ns (65.171%)  route 1.925ns (34.829%))
  Logic Levels:           17  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
                                                      0.000     0.000    clk
    SLICE_X65Y109        net (fo=682, unset)          0.000     0.000    or1200_operandmuxes/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y109        FDRE (Prop_FDRE_C_Q)         0.156     0.156    or1200_operandmuxes/operand_a_reg[10]/Q
    SLICE_X67Y110        net (fo=24, unset)           0.405     0.561    or1200_operandmuxes/O4[10]
    SLICE_X67Y110        LUT1 (Prop_LUT1_I0_O)        0.035     0.596    or1200_operandmuxes/mul_prod_i_25__0/O
    SLICE_X67Y110        net (fo=1, routed)           0.000     0.596    or1200_operandmuxes/n_0_mul_prod_i_25__0
    SLICE_X67Y110        CARRY8 (Prop_CARRY8_S[2]_CO[7])
                                                      0.318     0.914    or1200_operandmuxes/mul_prod_i_18__0/CO[7]
    SLICE_X67Y111        net (fo=1, unset)            0.000     0.914    or1200_operandmuxes/n_0_mul_prod_i_18__0
    SLICE_X67Y111        CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.043     0.957    or1200_operandmuxes/mul_prod_i_36/CO[7]
    SLICE_X67Y112        net (fo=1, unset)            0.000     0.957    or1200_operandmuxes/n_0_mul_prod_i_36
    SLICE_X67Y112        CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.182     1.139    or1200_operandmuxes/mul_prod_i_33/O[7]
    SLICE_X70Y113        net (fo=1, unset)            0.271     1.410    or1200_ctrl/x0[31]
    SLICE_X70Y113        LUT4 (Prop_LUT4_I0_O)        0.078     1.488    or1200_ctrl/mul_prod_i_1/O
    DSP48E2_X12Y46       net (fo=3, unset)            0.295     1.783    or1200_mult_mac/mul_prod/mul_prod/B[14]
    DSP48E2_X12Y46       DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[14]_B2_DATA[14])
                                                      0.209     1.992    or1200_mult_mac/mul_prod/mul_prod/DSP_A_B_DATA_INST/B2_DATA[14]
    DSP48E2_X12Y46       net (fo=1, routed)           0.000     1.992    or1200_mult_mac/mul_prod/mul_prod/DSP_A_B_DATA.B2_DATA<14>
    DSP48E2_X12Y46       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[14]_B2B1[14])
                                                      0.071     2.063    or1200_mult_mac/mul_prod/mul_prod/DSP_PREADD_DATA_INST/B2B1[14]
    DSP48E2_X12Y46       net (fo=1, routed)           0.000     2.063    or1200_mult_mac/mul_prod/mul_prod/DSP_PREADD_DATA.B2B1<14>
    DSP48E2_X12Y46       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[14]_U[25])
                                                      0.692     2.755    or1200_mult_mac/mul_prod/mul_prod/DSP_MULTIPLIER_INST/U[25]
    DSP48E2_X12Y46       net (fo=1, routed)           0.000     2.755    or1200_mult_mac/mul_prod/mul_prod/DSP_MULTIPLIER.U<25>
    DSP48E2_X12Y46       DSP_M_DATA (Prop_DSP_M_DATA_U[25]_U_DATA[25])
                                                      0.059     2.814    or1200_mult_mac/mul_prod/mul_prod/DSP_M_DATA_INST/U_DATA[25]
    DSP48E2_X12Y46       net (fo=1, routed)           0.000     2.814    or1200_mult_mac/mul_prod/mul_prod/DSP_M_DATA.U_DATA<25>
    DSP48E2_X12Y46       DSP_ALU (Prop_DSP_ALU_U_DATA[25]_ALU_OUT[47])
                                                      0.540     3.354    or1200_mult_mac/mul_prod/mul_prod/DSP_ALU_INST/ALU_OUT[47]
    DSP48E2_X12Y46       net (fo=1, routed)           0.000     3.354    or1200_mult_mac/mul_prod/mul_prod/DSP_ALU.ALU_OUT<47>
    DSP48E2_X12Y46       DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.076     3.430    or1200_mult_mac/mul_prod/mul_prod/DSP_OUTPUT_INST/PCOUT[47]
    DSP48E2_X12Y47       net (fo=1, unset)            0.019     3.449    or1200_mult_mac/mul_prod__0/mul_prod/PCIN[47]
    DSP48E2_X12Y47       DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[6])
                                                      0.481     3.930    or1200_mult_mac/mul_prod__0/mul_prod/DSP_ALU_INST/ALU_OUT[6]
    DSP48E2_X12Y47       net (fo=1, routed)           0.000     3.930    or1200_mult_mac/mul_prod__0/mul_prod/DSP_ALU.ALU_OUT<6>
    DSP48E2_X12Y47       DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[6]_P[6])
                                                      0.071     4.001    or1200_mult_mac/mul_prod__0/mul_prod/DSP_OUTPUT_INST/P[6]
    SLICE_X71Y117        net (fo=1, unset)            0.572     4.573    or1200_mult_mac/n_99_mul_prod__0/mul_prod
    SLICE_X71Y117        LUT2 (Prop_LUT2_I1_O)        0.034     4.607    or1200_mult_mac/mul_prod_r[47]_i_10/O
    SLICE_X71Y117        net (fo=1, routed)           0.000     4.607    or1200_mult_mac/n_0_mul_prod_r[47]_i_10
    SLICE_X71Y117        CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.371     4.978    or1200_mult_mac/mul_prod_r_reg[47]_i_2/CO[7]
    SLICE_X71Y118        net (fo=1, unset)            0.000     4.978    or1200_mult_mac/n_0_mul_prod_r_reg[47]_i_2
    SLICE_X71Y118        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     5.083    or1200_mult_mac/mul_prod_r_reg[55]_i_2/O[0]
    SLICE_X71Y120        net (fo=1, unset)            0.363     5.446    or1200_mult_mac/mul_prod__3[48]
    SLICE_X71Y120        LUT6 (Prop_LUT6_I4_O)        0.081     5.527    or1200_mult_mac/mul_prod_r[48]_i_1/O
    SLICE_X71Y120        net (fo=1, routed)           0.000     5.527    or1200_mult_mac/n_0_mul_prod_r[48]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000    
                                                      0.000     6.000    clk
    SLICE_X71Y120        net (fo=682, unset)          0.000     6.000    or1200_mult_mac/clk
                         clock pessimism              0.000     6.000    
                         clock uncertainty           -0.035     5.965    
    SLICE_X71Y120        FDRE (Setup_FDRE_C_D)        0.056     6.021    or1200_mult_mac/mul_prod_r_reg[48]
  -------------------------------------------------------------------
                         required time                          6.021    
                         arrival time                          -5.527    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.507ns  (required time - arrival time)
  Source:                 or1200_operandmuxes/operand_a_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        5.518ns  (logic 3.667ns (66.455%)  route 1.851ns (33.545%))
  Logic Levels:           17  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
                                                      0.000     0.000    clk
    SLICE_X65Y109        net (fo=682, unset)          0.000     0.000    or1200_operandmuxes/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y109        FDRE (Prop_FDRE_C_Q)         0.156     0.156    or1200_operandmuxes/operand_a_reg[10]/Q
    SLICE_X67Y110        net (fo=24, unset)           0.405     0.561    or1200_operandmuxes/O4[10]
    SLICE_X67Y110        LUT1 (Prop_LUT1_I0_O)        0.035     0.596    or1200_operandmuxes/mul_prod_i_25__0/O
    SLICE_X67Y110        net (fo=1, routed)           0.000     0.596    or1200_operandmuxes/n_0_mul_prod_i_25__0
    SLICE_X67Y110        CARRY8 (Prop_CARRY8_S[2]_CO[7])
                                                      0.318     0.914    or1200_operandmuxes/mul_prod_i_18__0/CO[7]
    SLICE_X67Y111        net (fo=1, unset)            0.000     0.914    or1200_operandmuxes/n_0_mul_prod_i_18__0
    SLICE_X67Y111        CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.043     0.957    or1200_operandmuxes/mul_prod_i_36/CO[7]
    SLICE_X67Y112        net (fo=1, unset)            0.000     0.957    or1200_operandmuxes/n_0_mul_prod_i_36
    SLICE_X67Y112        CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.182     1.139    or1200_operandmuxes/mul_prod_i_33/O[7]
    SLICE_X70Y113        net (fo=1, unset)            0.271     1.410    or1200_ctrl/x0[31]
    SLICE_X70Y113        LUT4 (Prop_LUT4_I0_O)        0.078     1.488    or1200_ctrl/mul_prod_i_1/O
    DSP48E2_X12Y46       net (fo=3, unset)            0.295     1.783    or1200_mult_mac/mul_prod/mul_prod/B[14]
    DSP48E2_X12Y46       DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[14]_B2_DATA[14])
                                                      0.209     1.992    or1200_mult_mac/mul_prod/mul_prod/DSP_A_B_DATA_INST/B2_DATA[14]
    DSP48E2_X12Y46       net (fo=1, routed)           0.000     1.992    or1200_mult_mac/mul_prod/mul_prod/DSP_A_B_DATA.B2_DATA<14>
    DSP48E2_X12Y46       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[14]_B2B1[14])
                                                      0.071     2.063    or1200_mult_mac/mul_prod/mul_prod/DSP_PREADD_DATA_INST/B2B1[14]
    DSP48E2_X12Y46       net (fo=1, routed)           0.000     2.063    or1200_mult_mac/mul_prod/mul_prod/DSP_PREADD_DATA.B2B1<14>
    DSP48E2_X12Y46       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[14]_U[25])
                                                      0.692     2.755    or1200_mult_mac/mul_prod/mul_prod/DSP_MULTIPLIER_INST/U[25]
    DSP48E2_X12Y46       net (fo=1, routed)           0.000     2.755    or1200_mult_mac/mul_prod/mul_prod/DSP_MULTIPLIER.U<25>
    DSP48E2_X12Y46       DSP_M_DATA (Prop_DSP_M_DATA_U[25]_U_DATA[25])
                                                      0.059     2.814    or1200_mult_mac/mul_prod/mul_prod/DSP_M_DATA_INST/U_DATA[25]
    DSP48E2_X12Y46       net (fo=1, routed)           0.000     2.814    or1200_mult_mac/mul_prod/mul_prod/DSP_M_DATA.U_DATA<25>
    DSP48E2_X12Y46       DSP_ALU (Prop_DSP_ALU_U_DATA[25]_ALU_OUT[28])
                                                      0.550     3.364    or1200_mult_mac/mul_prod/mul_prod/DSP_ALU_INST/ALU_OUT[28]
    DSP48E2_X12Y46       net (fo=1, routed)           0.000     3.364    or1200_mult_mac/mul_prod/mul_prod/DSP_ALU.ALU_OUT<28>
    DSP48E2_X12Y46       DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[28]_PCOUT[28])
                                                      0.090     3.454    or1200_mult_mac/mul_prod/mul_prod/DSP_OUTPUT_INST/PCOUT[28]
    DSP48E2_X12Y47       net (fo=1, unset)            0.004     3.458    or1200_mult_mac/mul_prod__0/mul_prod/PCIN[28]
    DSP48E2_X12Y47       DSP_ALU (Prop_DSP_ALU_PCIN[28]_ALU_OUT[14])
                                                      0.535     3.993    or1200_mult_mac/mul_prod__0/mul_prod/DSP_ALU_INST/ALU_OUT[14]
    DSP48E2_X12Y47       net (fo=1, routed)           0.000     3.993    or1200_mult_mac/mul_prod__0/mul_prod/DSP_ALU.ALU_OUT<14>
    DSP48E2_X12Y47       DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[14]_P[14])
                                                      0.066     4.059    or1200_mult_mac/mul_prod__0/mul_prod/DSP_OUTPUT_INST/P[14]
    SLICE_X71Y118        net (fo=1, unset)            0.664     4.723    or1200_mult_mac/n_91_mul_prod__0/mul_prod
    SLICE_X71Y118        LUT2 (Prop_LUT2_I1_O)        0.034     4.757    or1200_mult_mac/mul_prod_r[55]_i_10/O
    SLICE_X71Y118        net (fo=1, routed)           0.000     4.757    or1200_mult_mac/n_0_mul_prod_r[55]_i_10
    SLICE_X71Y118        CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.371     5.128    or1200_mult_mac/mul_prod_r_reg[55]_i_2/CO[7]
    SLICE_X71Y119        net (fo=1, unset)            0.000     5.128    or1200_mult_mac/n_0_mul_prod_r_reg[55]_i_2
    SLICE_X71Y119        CARRY8 (Prop_CARRY8_CI_O[2])
                                                      0.096     5.224    or1200_mult_mac/mul_prod_r_reg[63]_i_4/O[2]
    SLICE_X71Y121        net (fo=1, unset)            0.212     5.436    or1200_mult_mac/mul_prod__3[58]
    SLICE_X71Y121        LUT6 (Prop_LUT6_I4_O)        0.082     5.518    or1200_mult_mac/mul_prod_r[58]_i_1/O
    SLICE_X71Y121        net (fo=1, routed)           0.000     5.518    or1200_mult_mac/n_0_mul_prod_r[58]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000    
                                                      0.000     6.000    clk
    SLICE_X71Y121        net (fo=682, unset)          0.000     6.000    or1200_mult_mac/clk
                         clock pessimism              0.000     6.000    
                         clock uncertainty           -0.035     5.965    
    SLICE_X71Y121        FDRE (Setup_FDRE_C_D)        0.060     6.025    or1200_mult_mac/mul_prod_r_reg[58]
  -------------------------------------------------------------------
                         required time                          6.025    
                         arrival time                          -5.518    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.508ns  (required time - arrival time)
  Source:                 or1200_ctrl/alu_op_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        5.511ns  (logic 3.297ns (59.826%)  route 2.214ns (40.174%))
  Logic Levels:           15  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
                                                      0.000     0.000    clk
    SLICE_X56Y113        net (fo=682, unset)          0.000     0.000    or1200_ctrl/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y113        FDRE (Prop_FDRE_C_Q)         0.156     0.156    or1200_ctrl/alu_op_reg[2]/Q
    SLICE_X70Y117        net (fo=103, unset)          0.712     0.868    or1200_ctrl/O53[2]
    SLICE_X70Y117        LUT5 (Prop_LUT5_I1_O)        0.054     0.922    or1200_ctrl/mul_prod_i_38/O
    SLICE_X70Y114        net (fo=64, unset)           0.375     1.297    or1200_ctrl/or1200_mult_mac/y1
    SLICE_X70Y114        LUT4 (Prop_LUT4_I1_O)        0.104     1.401    or1200_ctrl/mul_prod_i_27/O
    DSP48E2_X12Y44       net (fo=2, unset)            0.275     1.676    or1200_mult_mac/mul_prod__1/mul_prod/B[5]
    DSP48E2_X12Y44       DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[5]_B2_DATA[5])
                                                      0.243     1.919    or1200_mult_mac/mul_prod__1/mul_prod/DSP_A_B_DATA_INST/B2_DATA[5]
    DSP48E2_X12Y44       net (fo=1, routed)           0.000     1.919    or1200_mult_mac/mul_prod__1/mul_prod/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X12Y44       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[5]_B2B1[5])
                                                      0.079     1.998    or1200_mult_mac/mul_prod__1/mul_prod/DSP_PREADD_DATA_INST/B2B1[5]
    DSP48E2_X12Y44       net (fo=1, routed)           0.000     1.998    or1200_mult_mac/mul_prod__1/mul_prod/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X12Y44       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[5]_U[19])
                                                      0.681     2.679    or1200_mult_mac/mul_prod__1/mul_prod/DSP_MULTIPLIER_INST/U[19]
    DSP48E2_X12Y44       net (fo=1, routed)           0.000     2.679    or1200_mult_mac/mul_prod__1/mul_prod/DSP_MULTIPLIER.U<19>
    DSP48E2_X12Y44       DSP_M_DATA (Prop_DSP_M_DATA_U[19]_U_DATA[19])
                                                      0.058     2.737    or1200_mult_mac/mul_prod__1/mul_prod/DSP_M_DATA_INST/U_DATA[19]
    DSP48E2_X12Y44       net (fo=1, routed)           0.000     2.737    or1200_mult_mac/mul_prod__1/mul_prod/DSP_M_DATA.U_DATA<19>
    DSP48E2_X12Y44       DSP_ALU (Prop_DSP_ALU_U_DATA[19]_ALU_OUT[24])
                                                      0.546     3.283    or1200_mult_mac/mul_prod__1/mul_prod/DSP_ALU_INST/ALU_OUT[24]
    DSP48E2_X12Y44       net (fo=1, routed)           0.000     3.283    or1200_mult_mac/mul_prod__1/mul_prod/DSP_ALU.ALU_OUT<24>
    DSP48E2_X12Y44       DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[24]_PCOUT[24])
                                                      0.074     3.357    or1200_mult_mac/mul_prod__1/mul_prod/DSP_OUTPUT_INST/PCOUT[24]
    DSP48E2_X12Y45       net (fo=1, unset)            0.007     3.364    or1200_mult_mac/mul_prod__2/mul_prod/PCIN[24]
    DSP48E2_X12Y45       DSP_ALU (Prop_DSP_ALU_PCIN[24]_ALU_OUT[7])
                                                      0.515     3.879    or1200_mult_mac/mul_prod__2/mul_prod/DSP_ALU_INST/ALU_OUT[7]
    DSP48E2_X12Y45       net (fo=1, routed)           0.000     3.879    or1200_mult_mac/mul_prod__2/mul_prod/DSP_ALU.ALU_OUT<7>
    DSP48E2_X12Y45       DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[7]_P[7])
                                                      0.078     3.957    or1200_mult_mac/mul_prod__2/mul_prod/DSP_OUTPUT_INST/P[7]
    SLICE_X71Y115        net (fo=2, unset)            0.401     4.358    or1200_mult_mac/n_98_mul_prod__2/mul_prod
    SLICE_X71Y115        LUT2 (Prop_LUT2_I0_O)        0.034     4.392    or1200_mult_mac/mul_prod_r[31]_i_10/O
    SLICE_X71Y115        net (fo=1, routed)           0.000     4.392    or1200_mult_mac/n_0_mul_prod_r[31]_i_10
    SLICE_X71Y115        CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.371     4.763    or1200_mult_mac/mul_prod_r_reg[31]_i_2/CO[7]
    SLICE_X71Y116        net (fo=1, unset)            0.000     4.763    or1200_mult_mac/n_0_mul_prod_r_reg[31]_i_2
    SLICE_X71Y116        CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.043     4.806    or1200_mult_mac/mul_prod_r_reg[39]_i_2/CO[7]
    SLICE_X71Y117        net (fo=1, unset)            0.000     4.806    or1200_mult_mac/n_0_mul_prod_r_reg[39]_i_2
    SLICE_X71Y117        CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.182     4.988    or1200_mult_mac/mul_prod_r_reg[47]_i_2/O[7]
    SLICE_X72Y119        net (fo=1, unset)            0.444     5.432    or1200_mult_mac/mul_prod__3[47]
    SLICE_X72Y119        LUT6 (Prop_LUT6_I4_O)        0.079     5.511    or1200_mult_mac/mul_prod_r[47]_i_1/O
    SLICE_X72Y119        net (fo=1, routed)           0.000     5.511    or1200_mult_mac/n_0_mul_prod_r[47]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000    
                                                      0.000     6.000    clk
    SLICE_X72Y119        net (fo=682, unset)          0.000     6.000    or1200_mult_mac/clk
                         clock pessimism              0.000     6.000    
                         clock uncertainty           -0.035     5.965    
    SLICE_X72Y119        FDRE (Setup_FDRE_C_D)        0.054     6.019    or1200_mult_mac/mul_prod_r_reg[47]
  -------------------------------------------------------------------
                         required time                          6.019    
                         arrival time                          -5.511    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.534ns  (required time - arrival time)
  Source:                 or1200_operandmuxes/operand_a_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        5.487ns  (logic 3.634ns (66.229%)  route 1.853ns (33.771%))
  Logic Levels:           17  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
                                                      0.000     0.000    clk
    SLICE_X65Y109        net (fo=682, unset)          0.000     0.000    or1200_operandmuxes/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y109        FDRE (Prop_FDRE_C_Q)         0.156     0.156    or1200_operandmuxes/operand_a_reg[10]/Q
    SLICE_X67Y110        net (fo=24, unset)           0.405     0.561    or1200_operandmuxes/O4[10]
    SLICE_X67Y110        LUT1 (Prop_LUT1_I0_O)        0.035     0.596    or1200_operandmuxes/mul_prod_i_25__0/O
    SLICE_X67Y110        net (fo=1, routed)           0.000     0.596    or1200_operandmuxes/n_0_mul_prod_i_25__0
    SLICE_X67Y110        CARRY8 (Prop_CARRY8_S[2]_CO[7])
                                                      0.318     0.914    or1200_operandmuxes/mul_prod_i_18__0/CO[7]
    SLICE_X67Y111        net (fo=1, unset)            0.000     0.914    or1200_operandmuxes/n_0_mul_prod_i_18__0
    SLICE_X67Y111        CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.043     0.957    or1200_operandmuxes/mul_prod_i_36/CO[7]
    SLICE_X67Y112        net (fo=1, unset)            0.000     0.957    or1200_operandmuxes/n_0_mul_prod_i_36
    SLICE_X67Y112        CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.182     1.139    or1200_operandmuxes/mul_prod_i_33/O[7]
    SLICE_X70Y113        net (fo=1, unset)            0.271     1.410    or1200_ctrl/x0[31]
    SLICE_X70Y113        LUT4 (Prop_LUT4_I0_O)        0.078     1.488    or1200_ctrl/mul_prod_i_1/O
    DSP48E2_X12Y46       net (fo=3, unset)            0.295     1.783    or1200_mult_mac/mul_prod/mul_prod/B[14]
    DSP48E2_X12Y46       DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[14]_B2_DATA[14])
                                                      0.209     1.992    or1200_mult_mac/mul_prod/mul_prod/DSP_A_B_DATA_INST/B2_DATA[14]
    DSP48E2_X12Y46       net (fo=1, routed)           0.000     1.992    or1200_mult_mac/mul_prod/mul_prod/DSP_A_B_DATA.B2_DATA<14>
    DSP48E2_X12Y46       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[14]_B2B1[14])
                                                      0.071     2.063    or1200_mult_mac/mul_prod/mul_prod/DSP_PREADD_DATA_INST/B2B1[14]
    DSP48E2_X12Y46       net (fo=1, routed)           0.000     2.063    or1200_mult_mac/mul_prod/mul_prod/DSP_PREADD_DATA.B2B1<14>
    DSP48E2_X12Y46       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[14]_U[25])
                                                      0.692     2.755    or1200_mult_mac/mul_prod/mul_prod/DSP_MULTIPLIER_INST/U[25]
    DSP48E2_X12Y46       net (fo=1, routed)           0.000     2.755    or1200_mult_mac/mul_prod/mul_prod/DSP_MULTIPLIER.U<25>
    DSP48E2_X12Y46       DSP_M_DATA (Prop_DSP_M_DATA_U[25]_U_DATA[25])
                                                      0.059     2.814    or1200_mult_mac/mul_prod/mul_prod/DSP_M_DATA_INST/U_DATA[25]
    DSP48E2_X12Y46       net (fo=1, routed)           0.000     2.814    or1200_mult_mac/mul_prod/mul_prod/DSP_M_DATA.U_DATA<25>
    DSP48E2_X12Y46       DSP_ALU (Prop_DSP_ALU_U_DATA[25]_ALU_OUT[47])
                                                      0.540     3.354    or1200_mult_mac/mul_prod/mul_prod/DSP_ALU_INST/ALU_OUT[47]
    DSP48E2_X12Y46       net (fo=1, routed)           0.000     3.354    or1200_mult_mac/mul_prod/mul_prod/DSP_ALU.ALU_OUT<47>
    DSP48E2_X12Y46       DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.076     3.430    or1200_mult_mac/mul_prod/mul_prod/DSP_OUTPUT_INST/PCOUT[47]
    DSP48E2_X12Y47       net (fo=1, unset)            0.019     3.449    or1200_mult_mac/mul_prod__0/mul_prod/PCIN[47]
    DSP48E2_X12Y47       DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[6])
                                                      0.481     3.930    or1200_mult_mac/mul_prod__0/mul_prod/DSP_ALU_INST/ALU_OUT[6]
    DSP48E2_X12Y47       net (fo=1, routed)           0.000     3.930    or1200_mult_mac/mul_prod__0/mul_prod/DSP_ALU.ALU_OUT<6>
    DSP48E2_X12Y47       DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[6]_P[6])
                                                      0.071     4.001    or1200_mult_mac/mul_prod__0/mul_prod/DSP_OUTPUT_INST/P[6]
    SLICE_X71Y117        net (fo=1, unset)            0.572     4.573    or1200_mult_mac/n_99_mul_prod__0/mul_prod
    SLICE_X71Y117        LUT2 (Prop_LUT2_I1_O)        0.034     4.607    or1200_mult_mac/mul_prod_r[47]_i_10/O
    SLICE_X71Y117        net (fo=1, routed)           0.000     4.607    or1200_mult_mac/n_0_mul_prod_r[47]_i_10
    SLICE_X71Y117        CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.371     4.978    or1200_mult_mac/mul_prod_r_reg[47]_i_2/CO[7]
    SLICE_X71Y118        net (fo=1, unset)            0.000     4.978    or1200_mult_mac/n_0_mul_prod_r_reg[47]_i_2
    SLICE_X71Y118        CARRY8 (Prop_CARRY8_CI_O[3])
                                                      0.138     5.116    or1200_mult_mac/mul_prod_r_reg[55]_i_2/O[3]
    SLICE_X69Y121        net (fo=1, unset)            0.291     5.407    or1200_mult_mac/mul_prod__3[51]
    SLICE_X69Y121        LUT6 (Prop_LUT6_I4_O)        0.080     5.487    or1200_mult_mac/mul_prod_r[51]_i_1/O
    SLICE_X69Y121        net (fo=1, routed)           0.000     5.487    or1200_mult_mac/n_0_mul_prod_r[51]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000    
                                                      0.000     6.000    clk
    SLICE_X69Y121        net (fo=682, unset)          0.000     6.000    or1200_mult_mac/clk
                         clock pessimism              0.000     6.000    
                         clock uncertainty           -0.035     5.965    
    SLICE_X69Y121        FDRE (Setup_FDRE_C_D)        0.056     6.021    or1200_mult_mac/mul_prod_r_reg[51]
  -------------------------------------------------------------------
                         required time                          6.021    
                         arrival time                          -5.487    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.545ns  (required time - arrival time)
  Source:                 or1200_ctrl/alu_op_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        5.476ns  (logic 3.247ns (59.295%)  route 2.229ns (40.705%))
  Logic Levels:           15  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
                                                      0.000     0.000    clk
    SLICE_X56Y113        net (fo=682, unset)          0.000     0.000    or1200_ctrl/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y113        FDRE (Prop_FDRE_C_Q)         0.156     0.156    or1200_ctrl/alu_op_reg[2]/Q
    SLICE_X70Y117        net (fo=103, unset)          0.712     0.868    or1200_ctrl/O53[2]
    SLICE_X70Y117        LUT5 (Prop_LUT5_I1_O)        0.054     0.922    or1200_ctrl/mul_prod_i_38/O
    SLICE_X70Y114        net (fo=64, unset)           0.375     1.297    or1200_ctrl/or1200_mult_mac/y1
    SLICE_X70Y114        LUT4 (Prop_LUT4_I1_O)        0.104     1.401    or1200_ctrl/mul_prod_i_27/O
    DSP48E2_X12Y44       net (fo=2, unset)            0.275     1.676    or1200_mult_mac/mul_prod__1/mul_prod/B[5]
    DSP48E2_X12Y44       DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[5]_B2_DATA[5])
                                                      0.243     1.919    or1200_mult_mac/mul_prod__1/mul_prod/DSP_A_B_DATA_INST/B2_DATA[5]
    DSP48E2_X12Y44       net (fo=1, routed)           0.000     1.919    or1200_mult_mac/mul_prod__1/mul_prod/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X12Y44       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[5]_B2B1[5])
                                                      0.079     1.998    or1200_mult_mac/mul_prod__1/mul_prod/DSP_PREADD_DATA_INST/B2B1[5]
    DSP48E2_X12Y44       net (fo=1, routed)           0.000     1.998    or1200_mult_mac/mul_prod__1/mul_prod/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X12Y44       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[5]_U[19])
                                                      0.681     2.679    or1200_mult_mac/mul_prod__1/mul_prod/DSP_MULTIPLIER_INST/U[19]
    DSP48E2_X12Y44       net (fo=1, routed)           0.000     2.679    or1200_mult_mac/mul_prod__1/mul_prod/DSP_MULTIPLIER.U<19>
    DSP48E2_X12Y44       DSP_M_DATA (Prop_DSP_M_DATA_U[19]_U_DATA[19])
                                                      0.058     2.737    or1200_mult_mac/mul_prod__1/mul_prod/DSP_M_DATA_INST/U_DATA[19]
    DSP48E2_X12Y44       net (fo=1, routed)           0.000     2.737    or1200_mult_mac/mul_prod__1/mul_prod/DSP_M_DATA.U_DATA<19>
    DSP48E2_X12Y44       DSP_ALU (Prop_DSP_ALU_U_DATA[19]_ALU_OUT[24])
                                                      0.546     3.283    or1200_mult_mac/mul_prod__1/mul_prod/DSP_ALU_INST/ALU_OUT[24]
    DSP48E2_X12Y44       net (fo=1, routed)           0.000     3.283    or1200_mult_mac/mul_prod__1/mul_prod/DSP_ALU.ALU_OUT<24>
    DSP48E2_X12Y44       DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[24]_PCOUT[24])
                                                      0.074     3.357    or1200_mult_mac/mul_prod__1/mul_prod/DSP_OUTPUT_INST/PCOUT[24]
    DSP48E2_X12Y45       net (fo=1, unset)            0.007     3.364    or1200_mult_mac/mul_prod__2/mul_prod/PCIN[24]
    DSP48E2_X12Y45       DSP_ALU (Prop_DSP_ALU_PCIN[24]_ALU_OUT[7])
                                                      0.515     3.879    or1200_mult_mac/mul_prod__2/mul_prod/DSP_ALU_INST/ALU_OUT[7]
    DSP48E2_X12Y45       net (fo=1, routed)           0.000     3.879    or1200_mult_mac/mul_prod__2/mul_prod/DSP_ALU.ALU_OUT<7>
    DSP48E2_X12Y45       DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[7]_P[7])
                                                      0.078     3.957    or1200_mult_mac/mul_prod__2/mul_prod/DSP_OUTPUT_INST/P[7]
    SLICE_X71Y115        net (fo=2, unset)            0.401     4.358    or1200_mult_mac/n_98_mul_prod__2/mul_prod
    SLICE_X71Y115        LUT2 (Prop_LUT2_I0_O)        0.034     4.392    or1200_mult_mac/mul_prod_r[31]_i_10/O
    SLICE_X71Y115        net (fo=1, routed)           0.000     4.392    or1200_mult_mac/n_0_mul_prod_r[31]_i_10
    SLICE_X71Y115        CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.371     4.763    or1200_mult_mac/mul_prod_r_reg[31]_i_2/CO[7]
    SLICE_X71Y116        net (fo=1, unset)            0.000     4.763    or1200_mult_mac/n_0_mul_prod_r_reg[31]_i_2
    SLICE_X71Y116        CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.043     4.806    or1200_mult_mac/mul_prod_r_reg[39]_i_2/CO[7]
    SLICE_X71Y117        net (fo=1, unset)            0.000     4.806    or1200_mult_mac/n_0_mul_prod_r_reg[39]_i_2
    SLICE_X71Y117        CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.134     4.940    or1200_mult_mac/mul_prod_r_reg[47]_i_2/O[1]
    SLICE_X72Y120        net (fo=1, unset)            0.459     5.399    or1200_mult_mac/mul_prod__3[41]
    SLICE_X72Y120        LUT6 (Prop_LUT6_I4_O)        0.077     5.476    or1200_mult_mac/mul_prod_r[41]_i_1/O
    SLICE_X72Y120        net (fo=1, routed)           0.000     5.476    or1200_mult_mac/n_0_mul_prod_r[41]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000    
                                                      0.000     6.000    clk
    SLICE_X72Y120        net (fo=682, unset)          0.000     6.000    or1200_mult_mac/clk
                         clock pessimism              0.000     6.000    
                         clock uncertainty           -0.035     5.965    
    SLICE_X72Y120        FDRE (Setup_FDRE_C_D)        0.056     6.021    or1200_mult_mac/mul_prod_r_reg[41]
  -------------------------------------------------------------------
                         required time                          6.021    
                         arrival time                          -5.476    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.550ns  (required time - arrival time)
  Source:                 or1200_operandmuxes/operand_a_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        5.471ns  (logic 3.707ns (67.757%)  route 1.764ns (32.243%))
  Logic Levels:           17  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
                                                      0.000     0.000    clk
    SLICE_X65Y109        net (fo=682, unset)          0.000     0.000    or1200_operandmuxes/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y109        FDRE (Prop_FDRE_C_Q)         0.156     0.156    or1200_operandmuxes/operand_a_reg[10]/Q
    SLICE_X67Y110        net (fo=24, unset)           0.405     0.561    or1200_operandmuxes/O4[10]
    SLICE_X67Y110        LUT1 (Prop_LUT1_I0_O)        0.035     0.596    or1200_operandmuxes/mul_prod_i_25__0/O
    SLICE_X67Y110        net (fo=1, routed)           0.000     0.596    or1200_operandmuxes/n_0_mul_prod_i_25__0
    SLICE_X67Y110        CARRY8 (Prop_CARRY8_S[2]_CO[7])
                                                      0.318     0.914    or1200_operandmuxes/mul_prod_i_18__0/CO[7]
    SLICE_X67Y111        net (fo=1, unset)            0.000     0.914    or1200_operandmuxes/n_0_mul_prod_i_18__0
    SLICE_X67Y111        CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.043     0.957    or1200_operandmuxes/mul_prod_i_36/CO[7]
    SLICE_X67Y112        net (fo=1, unset)            0.000     0.957    or1200_operandmuxes/n_0_mul_prod_i_36
    SLICE_X67Y112        CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.182     1.139    or1200_operandmuxes/mul_prod_i_33/O[7]
    SLICE_X70Y113        net (fo=1, unset)            0.271     1.410    or1200_ctrl/x0[31]
    SLICE_X70Y113        LUT4 (Prop_LUT4_I0_O)        0.078     1.488    or1200_ctrl/mul_prod_i_1/O
    DSP48E2_X12Y46       net (fo=3, unset)            0.295     1.783    or1200_mult_mac/mul_prod/mul_prod/B[14]
    DSP48E2_X12Y46       DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[14]_B2_DATA[14])
                                                      0.209     1.992    or1200_mult_mac/mul_prod/mul_prod/DSP_A_B_DATA_INST/B2_DATA[14]
    DSP48E2_X12Y46       net (fo=1, routed)           0.000     1.992    or1200_mult_mac/mul_prod/mul_prod/DSP_A_B_DATA.B2_DATA<14>
    DSP48E2_X12Y46       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[14]_B2B1[14])
                                                      0.071     2.063    or1200_mult_mac/mul_prod/mul_prod/DSP_PREADD_DATA_INST/B2B1[14]
    DSP48E2_X12Y46       net (fo=1, routed)           0.000     2.063    or1200_mult_mac/mul_prod/mul_prod/DSP_PREADD_DATA.B2B1<14>
    DSP48E2_X12Y46       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[14]_U[25])
                                                      0.692     2.755    or1200_mult_mac/mul_prod/mul_prod/DSP_MULTIPLIER_INST/U[25]
    DSP48E2_X12Y46       net (fo=1, routed)           0.000     2.755    or1200_mult_mac/mul_prod/mul_prod/DSP_MULTIPLIER.U<25>
    DSP48E2_X12Y46       DSP_M_DATA (Prop_DSP_M_DATA_U[25]_U_DATA[25])
                                                      0.059     2.814    or1200_mult_mac/mul_prod/mul_prod/DSP_M_DATA_INST/U_DATA[25]
    DSP48E2_X12Y46       net (fo=1, routed)           0.000     2.814    or1200_mult_mac/mul_prod/mul_prod/DSP_M_DATA.U_DATA<25>
    DSP48E2_X12Y46       DSP_ALU (Prop_DSP_ALU_U_DATA[25]_ALU_OUT[28])
                                                      0.550     3.364    or1200_mult_mac/mul_prod/mul_prod/DSP_ALU_INST/ALU_OUT[28]
    DSP48E2_X12Y46       net (fo=1, routed)           0.000     3.364    or1200_mult_mac/mul_prod/mul_prod/DSP_ALU.ALU_OUT<28>
    DSP48E2_X12Y46       DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[28]_PCOUT[28])
                                                      0.090     3.454    or1200_mult_mac/mul_prod/mul_prod/DSP_OUTPUT_INST/PCOUT[28]
    DSP48E2_X12Y47       net (fo=1, unset)            0.004     3.458    or1200_mult_mac/mul_prod__0/mul_prod/PCIN[28]
    DSP48E2_X12Y47       DSP_ALU (Prop_DSP_ALU_PCIN[28]_ALU_OUT[14])
                                                      0.535     3.993    or1200_mult_mac/mul_prod__0/mul_prod/DSP_ALU_INST/ALU_OUT[14]
    DSP48E2_X12Y47       net (fo=1, routed)           0.000     3.993    or1200_mult_mac/mul_prod__0/mul_prod/DSP_ALU.ALU_OUT<14>
    DSP48E2_X12Y47       DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[14]_P[14])
                                                      0.066     4.059    or1200_mult_mac/mul_prod__0/mul_prod/DSP_OUTPUT_INST/P[14]
    SLICE_X71Y118        net (fo=1, unset)            0.664     4.723    or1200_mult_mac/n_91_mul_prod__0/mul_prod
    SLICE_X71Y118        LUT2 (Prop_LUT2_I1_O)        0.034     4.757    or1200_mult_mac/mul_prod_r[55]_i_10/O
    SLICE_X71Y118        net (fo=1, routed)           0.000     4.757    or1200_mult_mac/n_0_mul_prod_r[55]_i_10
    SLICE_X71Y118        CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.371     5.128    or1200_mult_mac/mul_prod_r_reg[55]_i_2/CO[7]
    SLICE_X71Y119        net (fo=1, unset)            0.000     5.128    or1200_mult_mac/n_0_mul_prod_r_reg[55]_i_2
    SLICE_X71Y119        CARRY8 (Prop_CARRY8_CI_O[3])
                                                      0.138     5.266    or1200_mult_mac/mul_prod_r_reg[63]_i_4/O[3]
    SLICE_X71Y121        net (fo=1, unset)            0.125     5.391    or1200_mult_mac/mul_prod__3[59]
    SLICE_X71Y121        LUT6 (Prop_LUT6_I4_O)        0.080     5.471    or1200_mult_mac/mul_prod_r[59]_i_1/O
    SLICE_X71Y121        net (fo=1, routed)           0.000     5.471    or1200_mult_mac/n_0_mul_prod_r[59]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000    
                                                      0.000     6.000    clk
    SLICE_X71Y121        net (fo=682, unset)          0.000     6.000    or1200_mult_mac/clk
                         clock pessimism              0.000     6.000    
                         clock uncertainty           -0.035     5.965    
    SLICE_X71Y121        FDRE (Setup_FDRE_C_D)        0.056     6.021    or1200_mult_mac/mul_prod_r_reg[59]
  -------------------------------------------------------------------
                         required time                          6.021    
                         arrival time                          -5.471    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.556ns  (required time - arrival time)
  Source:                 or1200_operandmuxes/operand_a_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        5.465ns  (logic 3.700ns (67.704%)  route 1.765ns (32.296%))
  Logic Levels:           17  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
                                                      0.000     0.000    clk
    SLICE_X65Y109        net (fo=682, unset)          0.000     0.000    or1200_operandmuxes/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y109        FDRE (Prop_FDRE_C_Q)         0.156     0.156    or1200_operandmuxes/operand_a_reg[10]/Q
    SLICE_X67Y110        net (fo=24, unset)           0.405     0.561    or1200_operandmuxes/O4[10]
    SLICE_X67Y110        LUT1 (Prop_LUT1_I0_O)        0.035     0.596    or1200_operandmuxes/mul_prod_i_25__0/O
    SLICE_X67Y110        net (fo=1, routed)           0.000     0.596    or1200_operandmuxes/n_0_mul_prod_i_25__0
    SLICE_X67Y110        CARRY8 (Prop_CARRY8_S[2]_CO[7])
                                                      0.318     0.914    or1200_operandmuxes/mul_prod_i_18__0/CO[7]
    SLICE_X67Y111        net (fo=1, unset)            0.000     0.914    or1200_operandmuxes/n_0_mul_prod_i_18__0
    SLICE_X67Y111        CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.043     0.957    or1200_operandmuxes/mul_prod_i_36/CO[7]
    SLICE_X67Y112        net (fo=1, unset)            0.000     0.957    or1200_operandmuxes/n_0_mul_prod_i_36
    SLICE_X67Y112        CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.182     1.139    or1200_operandmuxes/mul_prod_i_33/O[7]
    SLICE_X70Y113        net (fo=1, unset)            0.271     1.410    or1200_ctrl/x0[31]
    SLICE_X70Y113        LUT4 (Prop_LUT4_I0_O)        0.078     1.488    or1200_ctrl/mul_prod_i_1/O
    DSP48E2_X12Y46       net (fo=3, unset)            0.295     1.783    or1200_mult_mac/mul_prod/mul_prod/B[14]
    DSP48E2_X12Y46       DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[14]_B2_DATA[14])
                                                      0.209     1.992    or1200_mult_mac/mul_prod/mul_prod/DSP_A_B_DATA_INST/B2_DATA[14]
    DSP48E2_X12Y46       net (fo=1, routed)           0.000     1.992    or1200_mult_mac/mul_prod/mul_prod/DSP_A_B_DATA.B2_DATA<14>
    DSP48E2_X12Y46       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[14]_B2B1[14])
                                                      0.071     2.063    or1200_mult_mac/mul_prod/mul_prod/DSP_PREADD_DATA_INST/B2B1[14]
    DSP48E2_X12Y46       net (fo=1, routed)           0.000     2.063    or1200_mult_mac/mul_prod/mul_prod/DSP_PREADD_DATA.B2B1<14>
    DSP48E2_X12Y46       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[14]_U[25])
                                                      0.692     2.755    or1200_mult_mac/mul_prod/mul_prod/DSP_MULTIPLIER_INST/U[25]
    DSP48E2_X12Y46       net (fo=1, routed)           0.000     2.755    or1200_mult_mac/mul_prod/mul_prod/DSP_MULTIPLIER.U<25>
    DSP48E2_X12Y46       DSP_M_DATA (Prop_DSP_M_DATA_U[25]_U_DATA[25])
                                                      0.059     2.814    or1200_mult_mac/mul_prod/mul_prod/DSP_M_DATA_INST/U_DATA[25]
    DSP48E2_X12Y46       net (fo=1, routed)           0.000     2.814    or1200_mult_mac/mul_prod/mul_prod/DSP_M_DATA.U_DATA<25>
    DSP48E2_X12Y46       DSP_ALU (Prop_DSP_ALU_U_DATA[25]_ALU_OUT[28])
                                                      0.550     3.364    or1200_mult_mac/mul_prod/mul_prod/DSP_ALU_INST/ALU_OUT[28]
    DSP48E2_X12Y46       net (fo=1, routed)           0.000     3.364    or1200_mult_mac/mul_prod/mul_prod/DSP_ALU.ALU_OUT<28>
    DSP48E2_X12Y46       DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[28]_PCOUT[28])
                                                      0.090     3.454    or1200_mult_mac/mul_prod/mul_prod/DSP_OUTPUT_INST/PCOUT[28]
    DSP48E2_X12Y47       net (fo=1, unset)            0.004     3.458    or1200_mult_mac/mul_prod__0/mul_prod/PCIN[28]
    DSP48E2_X12Y47       DSP_ALU (Prop_DSP_ALU_PCIN[28]_ALU_OUT[14])
                                                      0.535     3.993    or1200_mult_mac/mul_prod__0/mul_prod/DSP_ALU_INST/ALU_OUT[14]
    DSP48E2_X12Y47       net (fo=1, routed)           0.000     3.993    or1200_mult_mac/mul_prod__0/mul_prod/DSP_ALU.ALU_OUT<14>
    DSP48E2_X12Y47       DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[14]_P[14])
                                                      0.066     4.059    or1200_mult_mac/mul_prod__0/mul_prod/DSP_OUTPUT_INST/P[14]
    SLICE_X71Y118        net (fo=1, unset)            0.664     4.723    or1200_mult_mac/n_91_mul_prod__0/mul_prod
    SLICE_X71Y118        LUT2 (Prop_LUT2_I1_O)        0.034     4.757    or1200_mult_mac/mul_prod_r[55]_i_10/O
    SLICE_X71Y118        net (fo=1, routed)           0.000     4.757    or1200_mult_mac/n_0_mul_prod_r[55]_i_10
    SLICE_X71Y118        CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.371     5.128    or1200_mult_mac/mul_prod_r_reg[55]_i_2/CO[7]
    SLICE_X71Y119        net (fo=1, unset)            0.000     5.128    or1200_mult_mac/n_0_mul_prod_r_reg[55]_i_2
    SLICE_X71Y119        CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.134     5.262    or1200_mult_mac/mul_prod_r_reg[63]_i_4/O[1]
    SLICE_X71Y121        net (fo=1, unset)            0.126     5.388    or1200_mult_mac/mul_prod__3[57]
    SLICE_X71Y121        LUT6 (Prop_LUT6_I4_O)        0.077     5.465    or1200_mult_mac/mul_prod_r[57]_i_1/O
    SLICE_X71Y121        net (fo=1, routed)           0.000     5.465    or1200_mult_mac/n_0_mul_prod_r[57]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000    
                                                      0.000     6.000    clk
    SLICE_X71Y121        net (fo=682, unset)          0.000     6.000    or1200_mult_mac/clk
                         clock pessimism              0.000     6.000    
                         clock uncertainty           -0.035     5.965    
    SLICE_X71Y121        FDRE (Setup_FDRE_C_D)        0.056     6.021    or1200_mult_mac/mul_prod_r_reg[57]
  -------------------------------------------------------------------
                         required time                          6.021    
                         arrival time                          -5.465    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.565ns  (required time - arrival time)
  Source:                 or1200_operandmuxes/operand_a_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        5.459ns  (logic 3.637ns (66.624%)  route 1.822ns (33.376%))
  Logic Levels:           17  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
                                                      0.000     0.000    clk
    SLICE_X65Y109        net (fo=682, unset)          0.000     0.000    or1200_operandmuxes/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y109        FDRE (Prop_FDRE_C_Q)         0.156     0.156    or1200_operandmuxes/operand_a_reg[10]/Q
    SLICE_X67Y110        net (fo=24, unset)           0.405     0.561    or1200_operandmuxes/O4[10]
    SLICE_X67Y110        LUT1 (Prop_LUT1_I0_O)        0.035     0.596    or1200_operandmuxes/mul_prod_i_25__0/O
    SLICE_X67Y110        net (fo=1, routed)           0.000     0.596    or1200_operandmuxes/n_0_mul_prod_i_25__0
    SLICE_X67Y110        CARRY8 (Prop_CARRY8_S[2]_CO[7])
                                                      0.318     0.914    or1200_operandmuxes/mul_prod_i_18__0/CO[7]
    SLICE_X67Y111        net (fo=1, unset)            0.000     0.914    or1200_operandmuxes/n_0_mul_prod_i_18__0
    SLICE_X67Y111        CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.043     0.957    or1200_operandmuxes/mul_prod_i_36/CO[7]
    SLICE_X67Y112        net (fo=1, unset)            0.000     0.957    or1200_operandmuxes/n_0_mul_prod_i_36
    SLICE_X67Y112        CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.182     1.139    or1200_operandmuxes/mul_prod_i_33/O[7]
    SLICE_X70Y113        net (fo=1, unset)            0.271     1.410    or1200_ctrl/x0[31]
    SLICE_X70Y113        LUT4 (Prop_LUT4_I0_O)        0.078     1.488    or1200_ctrl/mul_prod_i_1/O
    DSP48E2_X12Y46       net (fo=3, unset)            0.295     1.783    or1200_mult_mac/mul_prod/mul_prod/B[14]
    DSP48E2_X12Y46       DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[14]_B2_DATA[14])
                                                      0.209     1.992    or1200_mult_mac/mul_prod/mul_prod/DSP_A_B_DATA_INST/B2_DATA[14]
    DSP48E2_X12Y46       net (fo=1, routed)           0.000     1.992    or1200_mult_mac/mul_prod/mul_prod/DSP_A_B_DATA.B2_DATA<14>
    DSP48E2_X12Y46       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[14]_B2B1[14])
                                                      0.071     2.063    or1200_mult_mac/mul_prod/mul_prod/DSP_PREADD_DATA_INST/B2B1[14]
    DSP48E2_X12Y46       net (fo=1, routed)           0.000     2.063    or1200_mult_mac/mul_prod/mul_prod/DSP_PREADD_DATA.B2B1<14>
    DSP48E2_X12Y46       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[14]_U[25])
                                                      0.692     2.755    or1200_mult_mac/mul_prod/mul_prod/DSP_MULTIPLIER_INST/U[25]
    DSP48E2_X12Y46       net (fo=1, routed)           0.000     2.755    or1200_mult_mac/mul_prod/mul_prod/DSP_MULTIPLIER.U<25>
    DSP48E2_X12Y46       DSP_M_DATA (Prop_DSP_M_DATA_U[25]_U_DATA[25])
                                                      0.059     2.814    or1200_mult_mac/mul_prod/mul_prod/DSP_M_DATA_INST/U_DATA[25]
    DSP48E2_X12Y46       net (fo=1, routed)           0.000     2.814    or1200_mult_mac/mul_prod/mul_prod/DSP_M_DATA.U_DATA<25>
    DSP48E2_X12Y46       DSP_ALU (Prop_DSP_ALU_U_DATA[25]_ALU_OUT[47])
                                                      0.540     3.354    or1200_mult_mac/mul_prod/mul_prod/DSP_ALU_INST/ALU_OUT[47]
    DSP48E2_X12Y46       net (fo=1, routed)           0.000     3.354    or1200_mult_mac/mul_prod/mul_prod/DSP_ALU.ALU_OUT<47>
    DSP48E2_X12Y46       DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.076     3.430    or1200_mult_mac/mul_prod/mul_prod/DSP_OUTPUT_INST/PCOUT[47]
    DSP48E2_X12Y47       net (fo=1, unset)            0.019     3.449    or1200_mult_mac/mul_prod__0/mul_prod/PCIN[47]
    DSP48E2_X12Y47       DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[6])
                                                      0.481     3.930    or1200_mult_mac/mul_prod__0/mul_prod/DSP_ALU_INST/ALU_OUT[6]
    DSP48E2_X12Y47       net (fo=1, routed)           0.000     3.930    or1200_mult_mac/mul_prod__0/mul_prod/DSP_ALU.ALU_OUT<6>
    DSP48E2_X12Y47       DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[6]_P[6])
                                                      0.071     4.001    or1200_mult_mac/mul_prod__0/mul_prod/DSP_OUTPUT_INST/P[6]
    SLICE_X71Y117        net (fo=1, unset)            0.572     4.573    or1200_mult_mac/n_99_mul_prod__0/mul_prod
    SLICE_X71Y117        LUT2 (Prop_LUT2_I1_O)        0.034     4.607    or1200_mult_mac/mul_prod_r[47]_i_10/O
    SLICE_X71Y117        net (fo=1, routed)           0.000     4.607    or1200_mult_mac/n_0_mul_prod_r[47]_i_10
    SLICE_X71Y117        CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.371     4.978    or1200_mult_mac/mul_prod_r_reg[47]_i_2/CO[7]
    SLICE_X71Y118        net (fo=1, unset)            0.000     4.978    or1200_mult_mac/n_0_mul_prod_r_reg[47]_i_2
    SLICE_X71Y118        CARRY8 (Prop_CARRY8_CI_O[4])
                                                      0.142     5.120    or1200_mult_mac/mul_prod_r_reg[55]_i_2/O[4]
    SLICE_X72Y119        net (fo=1, unset)            0.260     5.380    or1200_mult_mac/mul_prod__3[52]
    SLICE_X72Y119        LUT6 (Prop_LUT6_I4_O)        0.079     5.459    or1200_mult_mac/mul_prod_r[52]_i_1/O
    SLICE_X72Y119        net (fo=1, routed)           0.000     5.459    or1200_mult_mac/n_0_mul_prod_r[52]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000    
                                                      0.000     6.000    clk
    SLICE_X72Y119        net (fo=682, unset)          0.000     6.000    or1200_mult_mac/clk
                         clock pessimism              0.000     6.000    
                         clock uncertainty           -0.035     5.965    
    SLICE_X72Y119        FDRE (Setup_FDRE_C_D)        0.059     6.024    or1200_mult_mac/mul_prod_r_reg[52]
  -------------------------------------------------------------------
                         required time                          6.024    
                         arrival time                          -5.459    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.568ns  (required time - arrival time)
  Source:                 or1200_operandmuxes/operand_a_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        5.456ns  (logic 3.675ns (67.357%)  route 1.781ns (32.643%))
  Logic Levels:           17  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
                                                      0.000     0.000    clk
    SLICE_X65Y109        net (fo=682, unset)          0.000     0.000    or1200_operandmuxes/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y109        FDRE (Prop_FDRE_C_Q)         0.156     0.156    or1200_operandmuxes/operand_a_reg[10]/Q
    SLICE_X67Y110        net (fo=24, unset)           0.405     0.561    or1200_operandmuxes/O4[10]
    SLICE_X67Y110        LUT1 (Prop_LUT1_I0_O)        0.035     0.596    or1200_operandmuxes/mul_prod_i_25__0/O
    SLICE_X67Y110        net (fo=1, routed)           0.000     0.596    or1200_operandmuxes/n_0_mul_prod_i_25__0
    SLICE_X67Y110        CARRY8 (Prop_CARRY8_S[2]_CO[7])
                                                      0.318     0.914    or1200_operandmuxes/mul_prod_i_18__0/CO[7]
    SLICE_X67Y111        net (fo=1, unset)            0.000     0.914    or1200_operandmuxes/n_0_mul_prod_i_18__0
    SLICE_X67Y111        CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.043     0.957    or1200_operandmuxes/mul_prod_i_36/CO[7]
    SLICE_X67Y112        net (fo=1, unset)            0.000     0.957    or1200_operandmuxes/n_0_mul_prod_i_36
    SLICE_X67Y112        CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.182     1.139    or1200_operandmuxes/mul_prod_i_33/O[7]
    SLICE_X70Y113        net (fo=1, unset)            0.271     1.410    or1200_ctrl/x0[31]
    SLICE_X70Y113        LUT4 (Prop_LUT4_I0_O)        0.078     1.488    or1200_ctrl/mul_prod_i_1/O
    DSP48E2_X12Y46       net (fo=3, unset)            0.295     1.783    or1200_mult_mac/mul_prod/mul_prod/B[14]
    DSP48E2_X12Y46       DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[14]_B2_DATA[14])
                                                      0.209     1.992    or1200_mult_mac/mul_prod/mul_prod/DSP_A_B_DATA_INST/B2_DATA[14]
    DSP48E2_X12Y46       net (fo=1, routed)           0.000     1.992    or1200_mult_mac/mul_prod/mul_prod/DSP_A_B_DATA.B2_DATA<14>
    DSP48E2_X12Y46       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[14]_B2B1[14])
                                                      0.071     2.063    or1200_mult_mac/mul_prod/mul_prod/DSP_PREADD_DATA_INST/B2B1[14]
    DSP48E2_X12Y46       net (fo=1, routed)           0.000     2.063    or1200_mult_mac/mul_prod/mul_prod/DSP_PREADD_DATA.B2B1<14>
    DSP48E2_X12Y46       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[14]_U[25])
                                                      0.692     2.755    or1200_mult_mac/mul_prod/mul_prod/DSP_MULTIPLIER_INST/U[25]
    DSP48E2_X12Y46       net (fo=1, routed)           0.000     2.755    or1200_mult_mac/mul_prod/mul_prod/DSP_MULTIPLIER.U<25>
    DSP48E2_X12Y46       DSP_M_DATA (Prop_DSP_M_DATA_U[25]_U_DATA[25])
                                                      0.059     2.814    or1200_mult_mac/mul_prod/mul_prod/DSP_M_DATA_INST/U_DATA[25]
    DSP48E2_X12Y46       net (fo=1, routed)           0.000     2.814    or1200_mult_mac/mul_prod/mul_prod/DSP_M_DATA.U_DATA<25>
    DSP48E2_X12Y46       DSP_ALU (Prop_DSP_ALU_U_DATA[25]_ALU_OUT[28])
                                                      0.550     3.364    or1200_mult_mac/mul_prod/mul_prod/DSP_ALU_INST/ALU_OUT[28]
    DSP48E2_X12Y46       net (fo=1, routed)           0.000     3.364    or1200_mult_mac/mul_prod/mul_prod/DSP_ALU.ALU_OUT<28>
    DSP48E2_X12Y46       DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[28]_PCOUT[28])
                                                      0.090     3.454    or1200_mult_mac/mul_prod/mul_prod/DSP_OUTPUT_INST/PCOUT[28]
    DSP48E2_X12Y47       net (fo=1, unset)            0.004     3.458    or1200_mult_mac/mul_prod__0/mul_prod/PCIN[28]
    DSP48E2_X12Y47       DSP_ALU (Prop_DSP_ALU_PCIN[28]_ALU_OUT[14])
                                                      0.535     3.993    or1200_mult_mac/mul_prod__0/mul_prod/DSP_ALU_INST/ALU_OUT[14]
    DSP48E2_X12Y47       net (fo=1, routed)           0.000     3.993    or1200_mult_mac/mul_prod__0/mul_prod/DSP_ALU.ALU_OUT<14>
    DSP48E2_X12Y47       DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[14]_P[14])
                                                      0.066     4.059    or1200_mult_mac/mul_prod__0/mul_prod/DSP_OUTPUT_INST/P[14]
    SLICE_X71Y118        net (fo=1, unset)            0.664     4.723    or1200_mult_mac/n_91_mul_prod__0/mul_prod
    SLICE_X71Y118        LUT2 (Prop_LUT2_I1_O)        0.034     4.757    or1200_mult_mac/mul_prod_r[55]_i_10/O
    SLICE_X71Y118        net (fo=1, routed)           0.000     4.757    or1200_mult_mac/n_0_mul_prod_r[55]_i_10
    SLICE_X71Y118        CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.371     5.128    or1200_mult_mac/mul_prod_r_reg[55]_i_2/CO[7]
    SLICE_X71Y119        net (fo=1, unset)            0.000     5.128    or1200_mult_mac/n_0_mul_prod_r_reg[55]_i_2
    SLICE_X71Y119        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     5.233    or1200_mult_mac/mul_prod_r_reg[63]_i_4/O[0]
    SLICE_X72Y119        net (fo=1, unset)            0.142     5.375    or1200_mult_mac/mul_prod__3[56]
    SLICE_X72Y119        LUT6 (Prop_LUT6_I4_O)        0.081     5.456    or1200_mult_mac/mul_prod_r[56]_i_1/O
    SLICE_X72Y119        net (fo=1, routed)           0.000     5.456    or1200_mult_mac/n_0_mul_prod_r[56]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000    
                                                      0.000     6.000    clk
    SLICE_X72Y119        net (fo=682, unset)          0.000     6.000    or1200_mult_mac/clk
                         clock pessimism              0.000     6.000    
                         clock uncertainty           -0.035     5.965    
    SLICE_X72Y119        FDRE (Setup_FDRE_C_D)        0.059     6.024    or1200_mult_mac/mul_prod_r_reg[56]
  -------------------------------------------------------------------
                         required time                          6.024    
                         arrival time                          -5.456    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.600ns  (required time - arrival time)
  Source:                 or1200_operandmuxes/operand_a_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        5.421ns  (logic 3.640ns (67.146%)  route 1.781ns (32.854%))
  Logic Levels:           17  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
                                                      0.000     0.000    clk
    SLICE_X65Y109        net (fo=682, unset)          0.000     0.000    or1200_operandmuxes/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y109        FDRE (Prop_FDRE_C_Q)         0.156     0.156    or1200_operandmuxes/operand_a_reg[10]/Q
    SLICE_X67Y110        net (fo=24, unset)           0.405     0.561    or1200_operandmuxes/O4[10]
    SLICE_X67Y110        LUT1 (Prop_LUT1_I0_O)        0.035     0.596    or1200_operandmuxes/mul_prod_i_25__0/O
    SLICE_X67Y110        net (fo=1, routed)           0.000     0.596    or1200_operandmuxes/n_0_mul_prod_i_25__0
    SLICE_X67Y110        CARRY8 (Prop_CARRY8_S[2]_CO[7])
                                                      0.318     0.914    or1200_operandmuxes/mul_prod_i_18__0/CO[7]
    SLICE_X67Y111        net (fo=1, unset)            0.000     0.914    or1200_operandmuxes/n_0_mul_prod_i_18__0
    SLICE_X67Y111        CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.043     0.957    or1200_operandmuxes/mul_prod_i_36/CO[7]
    SLICE_X67Y112        net (fo=1, unset)            0.000     0.957    or1200_operandmuxes/n_0_mul_prod_i_36
    SLICE_X67Y112        CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.182     1.139    or1200_operandmuxes/mul_prod_i_33/O[7]
    SLICE_X70Y113        net (fo=1, unset)            0.271     1.410    or1200_ctrl/x0[31]
    SLICE_X70Y113        LUT4 (Prop_LUT4_I0_O)        0.078     1.488    or1200_ctrl/mul_prod_i_1/O
    DSP48E2_X12Y46       net (fo=3, unset)            0.295     1.783    or1200_mult_mac/mul_prod/mul_prod/B[14]
    DSP48E2_X12Y46       DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[14]_B2_DATA[14])
                                                      0.209     1.992    or1200_mult_mac/mul_prod/mul_prod/DSP_A_B_DATA_INST/B2_DATA[14]
    DSP48E2_X12Y46       net (fo=1, routed)           0.000     1.992    or1200_mult_mac/mul_prod/mul_prod/DSP_A_B_DATA.B2_DATA<14>
    DSP48E2_X12Y46       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[14]_B2B1[14])
                                                      0.071     2.063    or1200_mult_mac/mul_prod/mul_prod/DSP_PREADD_DATA_INST/B2B1[14]
    DSP48E2_X12Y46       net (fo=1, routed)           0.000     2.063    or1200_mult_mac/mul_prod/mul_prod/DSP_PREADD_DATA.B2B1<14>
    DSP48E2_X12Y46       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[14]_U[25])
                                                      0.692     2.755    or1200_mult_mac/mul_prod/mul_prod/DSP_MULTIPLIER_INST/U[25]
    DSP48E2_X12Y46       net (fo=1, routed)           0.000     2.755    or1200_mult_mac/mul_prod/mul_prod/DSP_MULTIPLIER.U<25>
    DSP48E2_X12Y46       DSP_M_DATA (Prop_DSP_M_DATA_U[25]_U_DATA[25])
                                                      0.059     2.814    or1200_mult_mac/mul_prod/mul_prod/DSP_M_DATA_INST/U_DATA[25]
    DSP48E2_X12Y46       net (fo=1, routed)           0.000     2.814    or1200_mult_mac/mul_prod/mul_prod/DSP_M_DATA.U_DATA<25>
    DSP48E2_X12Y46       DSP_ALU (Prop_DSP_ALU_U_DATA[25]_ALU_OUT[47])
                                                      0.540     3.354    or1200_mult_mac/mul_prod/mul_prod/DSP_ALU_INST/ALU_OUT[47]
    DSP48E2_X12Y46       net (fo=1, routed)           0.000     3.354    or1200_mult_mac/mul_prod/mul_prod/DSP_ALU.ALU_OUT<47>
    DSP48E2_X12Y46       DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.076     3.430    or1200_mult_mac/mul_prod/mul_prod/DSP_OUTPUT_INST/PCOUT[47]
    DSP48E2_X12Y47       net (fo=1, unset)            0.019     3.449    or1200_mult_mac/mul_prod__0/mul_prod/PCIN[47]
    DSP48E2_X12Y47       DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[6])
                                                      0.481     3.930    or1200_mult_mac/mul_prod__0/mul_prod/DSP_ALU_INST/ALU_OUT[6]
    DSP48E2_X12Y47       net (fo=1, routed)           0.000     3.930    or1200_mult_mac/mul_prod__0/mul_prod/DSP_ALU.ALU_OUT<6>
    DSP48E2_X12Y47       DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[6]_P[6])
                                                      0.071     4.001    or1200_mult_mac/mul_prod__0/mul_prod/DSP_OUTPUT_INST/P[6]
    SLICE_X71Y117        net (fo=1, unset)            0.572     4.573    or1200_mult_mac/n_99_mul_prod__0/mul_prod
    SLICE_X71Y117        LUT2 (Prop_LUT2_I1_O)        0.034     4.607    or1200_mult_mac/mul_prod_r[47]_i_10/O
    SLICE_X71Y117        net (fo=1, routed)           0.000     4.607    or1200_mult_mac/n_0_mul_prod_r[47]_i_10
    SLICE_X71Y117        CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.371     4.978    or1200_mult_mac/mul_prod_r_reg[47]_i_2/CO[7]
    SLICE_X71Y118        net (fo=1, unset)            0.000     4.978    or1200_mult_mac/n_0_mul_prod_r_reg[47]_i_2
    SLICE_X71Y118        CARRY8 (Prop_CARRY8_CI_O[6])
                                                      0.139     5.117    or1200_mult_mac/mul_prod_r_reg[55]_i_2/O[6]
    SLICE_X71Y120        net (fo=1, unset)            0.219     5.336    or1200_mult_mac/mul_prod__3[54]
    SLICE_X71Y120        LUT6 (Prop_LUT6_I4_O)        0.085     5.421    or1200_mult_mac/mul_prod_r[54]_i_1/O
    SLICE_X71Y120        net (fo=1, routed)           0.000     5.421    or1200_mult_mac/n_0_mul_prod_r[54]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000    
                                                      0.000     6.000    clk
    SLICE_X71Y120        net (fo=682, unset)          0.000     6.000    or1200_mult_mac/clk
                         clock pessimism              0.000     6.000    
                         clock uncertainty           -0.035     5.965    
    SLICE_X71Y120        FDRE (Setup_FDRE_C_D)        0.056     6.021    or1200_mult_mac/mul_prod_r_reg[54]
  -------------------------------------------------------------------
                         required time                          6.021    
                         arrival time                          -5.421    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.621ns  (required time - arrival time)
  Source:                 or1200_operandmuxes/operand_a_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        5.398ns  (logic 3.625ns (67.155%)  route 1.773ns (32.846%))
  Logic Levels:           17  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
                                                      0.000     0.000    clk
    SLICE_X65Y109        net (fo=682, unset)          0.000     0.000    or1200_operandmuxes/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y109        FDRE (Prop_FDRE_C_Q)         0.156     0.156    or1200_operandmuxes/operand_a_reg[10]/Q
    SLICE_X67Y110        net (fo=24, unset)           0.405     0.561    or1200_operandmuxes/O4[10]
    SLICE_X67Y110        LUT1 (Prop_LUT1_I0_O)        0.035     0.596    or1200_operandmuxes/mul_prod_i_25__0/O
    SLICE_X67Y110        net (fo=1, routed)           0.000     0.596    or1200_operandmuxes/n_0_mul_prod_i_25__0
    SLICE_X67Y110        CARRY8 (Prop_CARRY8_S[2]_CO[7])
                                                      0.318     0.914    or1200_operandmuxes/mul_prod_i_18__0/CO[7]
    SLICE_X67Y111        net (fo=1, unset)            0.000     0.914    or1200_operandmuxes/n_0_mul_prod_i_18__0
    SLICE_X67Y111        CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.043     0.957    or1200_operandmuxes/mul_prod_i_36/CO[7]
    SLICE_X67Y112        net (fo=1, unset)            0.000     0.957    or1200_operandmuxes/n_0_mul_prod_i_36
    SLICE_X67Y112        CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.182     1.139    or1200_operandmuxes/mul_prod_i_33/O[7]
    SLICE_X70Y113        net (fo=1, unset)            0.271     1.410    or1200_ctrl/x0[31]
    SLICE_X70Y113        LUT4 (Prop_LUT4_I0_O)        0.078     1.488    or1200_ctrl/mul_prod_i_1/O
    DSP48E2_X12Y46       net (fo=3, unset)            0.295     1.783    or1200_mult_mac/mul_prod/mul_prod/B[14]
    DSP48E2_X12Y46       DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[14]_B2_DATA[14])
                                                      0.209     1.992    or1200_mult_mac/mul_prod/mul_prod/DSP_A_B_DATA_INST/B2_DATA[14]
    DSP48E2_X12Y46       net (fo=1, routed)           0.000     1.992    or1200_mult_mac/mul_prod/mul_prod/DSP_A_B_DATA.B2_DATA<14>
    DSP48E2_X12Y46       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[14]_B2B1[14])
                                                      0.071     2.063    or1200_mult_mac/mul_prod/mul_prod/DSP_PREADD_DATA_INST/B2B1[14]
    DSP48E2_X12Y46       net (fo=1, routed)           0.000     2.063    or1200_mult_mac/mul_prod/mul_prod/DSP_PREADD_DATA.B2B1<14>
    DSP48E2_X12Y46       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[14]_U[25])
                                                      0.692     2.755    or1200_mult_mac/mul_prod/mul_prod/DSP_MULTIPLIER_INST/U[25]
    DSP48E2_X12Y46       net (fo=1, routed)           0.000     2.755    or1200_mult_mac/mul_prod/mul_prod/DSP_MULTIPLIER.U<25>
    DSP48E2_X12Y46       DSP_M_DATA (Prop_DSP_M_DATA_U[25]_U_DATA[25])
                                                      0.059     2.814    or1200_mult_mac/mul_prod/mul_prod/DSP_M_DATA_INST/U_DATA[25]
    DSP48E2_X12Y46       net (fo=1, routed)           0.000     2.814    or1200_mult_mac/mul_prod/mul_prod/DSP_M_DATA.U_DATA<25>
    DSP48E2_X12Y46       DSP_ALU (Prop_DSP_ALU_U_DATA[25]_ALU_OUT[47])
                                                      0.540     3.354    or1200_mult_mac/mul_prod/mul_prod/DSP_ALU_INST/ALU_OUT[47]
    DSP48E2_X12Y46       net (fo=1, routed)           0.000     3.354    or1200_mult_mac/mul_prod/mul_prod/DSP_ALU.ALU_OUT<47>
    DSP48E2_X12Y46       DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.076     3.430    or1200_mult_mac/mul_prod/mul_prod/DSP_OUTPUT_INST/PCOUT[47]
    DSP48E2_X12Y47       net (fo=1, unset)            0.019     3.449    or1200_mult_mac/mul_prod__0/mul_prod/PCIN[47]
    DSP48E2_X12Y47       DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[6])
                                                      0.481     3.930    or1200_mult_mac/mul_prod__0/mul_prod/DSP_ALU_INST/ALU_OUT[6]
    DSP48E2_X12Y47       net (fo=1, routed)           0.000     3.930    or1200_mult_mac/mul_prod__0/mul_prod/DSP_ALU.ALU_OUT<6>
    DSP48E2_X12Y47       DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[6]_P[6])
                                                      0.071     4.001    or1200_mult_mac/mul_prod__0/mul_prod/DSP_OUTPUT_INST/P[6]
    SLICE_X71Y117        net (fo=1, unset)            0.572     4.573    or1200_mult_mac/n_99_mul_prod__0/mul_prod
    SLICE_X71Y117        LUT2 (Prop_LUT2_I1_O)        0.034     4.607    or1200_mult_mac/mul_prod_r[47]_i_10/O
    SLICE_X71Y117        net (fo=1, routed)           0.000     4.607    or1200_mult_mac/n_0_mul_prod_r[47]_i_10
    SLICE_X71Y117        CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.371     4.978    or1200_mult_mac/mul_prod_r_reg[47]_i_2/CO[7]
    SLICE_X71Y118        net (fo=1, unset)            0.000     4.978    or1200_mult_mac/n_0_mul_prod_r_reg[47]_i_2
    SLICE_X71Y118        CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.134     5.112    or1200_mult_mac/mul_prod_r_reg[55]_i_2/O[1]
    SLICE_X71Y120        net (fo=1, unset)            0.211     5.323    or1200_mult_mac/mul_prod__3[49]
    SLICE_X71Y120        LUT6 (Prop_LUT6_I4_O)        0.075     5.398    or1200_mult_mac/mul_prod_r[49]_i_1/O
    SLICE_X71Y120        net (fo=1, routed)           0.000     5.398    or1200_mult_mac/n_0_mul_prod_r[49]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000    
                                                      0.000     6.000    clk
    SLICE_X71Y120        net (fo=682, unset)          0.000     6.000    or1200_mult_mac/clk
                         clock pessimism              0.000     6.000    
                         clock uncertainty           -0.035     5.965    
    SLICE_X71Y120        FDRE (Setup_FDRE_C_D)        0.054     6.019    or1200_mult_mac/mul_prod_r_reg[49]
  -------------------------------------------------------------------
                         required time                          6.019    
                         arrival time                          -5.398    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.632ns  (required time - arrival time)
  Source:                 or1200_ctrl/alu_op_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        5.393ns  (logic 3.220ns (59.707%)  route 2.173ns (40.293%))
  Logic Levels:           15  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
                                                      0.000     0.000    clk
    SLICE_X56Y113        net (fo=682, unset)          0.000     0.000    or1200_ctrl/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y113        FDRE (Prop_FDRE_C_Q)         0.156     0.156    or1200_ctrl/alu_op_reg[2]/Q
    SLICE_X70Y117        net (fo=103, unset)          0.712     0.868    or1200_ctrl/O53[2]
    SLICE_X70Y117        LUT5 (Prop_LUT5_I1_O)        0.054     0.922    or1200_ctrl/mul_prod_i_38/O
    SLICE_X70Y114        net (fo=64, unset)           0.375     1.297    or1200_ctrl/or1200_mult_mac/y1
    SLICE_X70Y114        LUT4 (Prop_LUT4_I1_O)        0.104     1.401    or1200_ctrl/mul_prod_i_27/O
    DSP48E2_X12Y44       net (fo=2, unset)            0.275     1.676    or1200_mult_mac/mul_prod__1/mul_prod/B[5]
    DSP48E2_X12Y44       DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[5]_B2_DATA[5])
                                                      0.243     1.919    or1200_mult_mac/mul_prod__1/mul_prod/DSP_A_B_DATA_INST/B2_DATA[5]
    DSP48E2_X12Y44       net (fo=1, routed)           0.000     1.919    or1200_mult_mac/mul_prod__1/mul_prod/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X12Y44       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[5]_B2B1[5])
                                                      0.079     1.998    or1200_mult_mac/mul_prod__1/mul_prod/DSP_PREADD_DATA_INST/B2B1[5]
    DSP48E2_X12Y44       net (fo=1, routed)           0.000     1.998    or1200_mult_mac/mul_prod__1/mul_prod/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X12Y44       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[5]_U[19])
                                                      0.681     2.679    or1200_mult_mac/mul_prod__1/mul_prod/DSP_MULTIPLIER_INST/U[19]
    DSP48E2_X12Y44       net (fo=1, routed)           0.000     2.679    or1200_mult_mac/mul_prod__1/mul_prod/DSP_MULTIPLIER.U<19>
    DSP48E2_X12Y44       DSP_M_DATA (Prop_DSP_M_DATA_U[19]_U_DATA[19])
                                                      0.058     2.737    or1200_mult_mac/mul_prod__1/mul_prod/DSP_M_DATA_INST/U_DATA[19]
    DSP48E2_X12Y44       net (fo=1, routed)           0.000     2.737    or1200_mult_mac/mul_prod__1/mul_prod/DSP_M_DATA.U_DATA<19>
    DSP48E2_X12Y44       DSP_ALU (Prop_DSP_ALU_U_DATA[19]_ALU_OUT[24])
                                                      0.546     3.283    or1200_mult_mac/mul_prod__1/mul_prod/DSP_ALU_INST/ALU_OUT[24]
    DSP48E2_X12Y44       net (fo=1, routed)           0.000     3.283    or1200_mult_mac/mul_prod__1/mul_prod/DSP_ALU.ALU_OUT<24>
    DSP48E2_X12Y44       DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[24]_PCOUT[24])
                                                      0.074     3.357    or1200_mult_mac/mul_prod__1/mul_prod/DSP_OUTPUT_INST/PCOUT[24]
    DSP48E2_X12Y45       net (fo=1, unset)            0.007     3.364    or1200_mult_mac/mul_prod__2/mul_prod/PCIN[24]
    DSP48E2_X12Y45       DSP_ALU (Prop_DSP_ALU_PCIN[24]_ALU_OUT[7])
                                                      0.515     3.879    or1200_mult_mac/mul_prod__2/mul_prod/DSP_ALU_INST/ALU_OUT[7]
    DSP48E2_X12Y45       net (fo=1, routed)           0.000     3.879    or1200_mult_mac/mul_prod__2/mul_prod/DSP_ALU.ALU_OUT<7>
    DSP48E2_X12Y45       DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[7]_P[7])
                                                      0.078     3.957    or1200_mult_mac/mul_prod__2/mul_prod/DSP_OUTPUT_INST/P[7]
    SLICE_X71Y115        net (fo=2, unset)            0.401     4.358    or1200_mult_mac/n_98_mul_prod__2/mul_prod
    SLICE_X71Y115        LUT2 (Prop_LUT2_I0_O)        0.034     4.392    or1200_mult_mac/mul_prod_r[31]_i_10/O
    SLICE_X71Y115        net (fo=1, routed)           0.000     4.392    or1200_mult_mac/n_0_mul_prod_r[31]_i_10
    SLICE_X71Y115        CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.371     4.763    or1200_mult_mac/mul_prod_r_reg[31]_i_2/CO[7]
    SLICE_X71Y116        net (fo=1, unset)            0.000     4.763    or1200_mult_mac/n_0_mul_prod_r_reg[31]_i_2
    SLICE_X71Y116        CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.043     4.806    or1200_mult_mac/mul_prod_r_reg[39]_i_2/CO[7]
    SLICE_X71Y117        net (fo=1, unset)            0.000     4.806    or1200_mult_mac/n_0_mul_prod_r_reg[39]_i_2
    SLICE_X71Y117        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     4.911    or1200_mult_mac/mul_prod_r_reg[47]_i_2/O[0]
    SLICE_X72Y117        net (fo=1, unset)            0.403     5.314    or1200_mult_mac/mul_prod__3[40]
    SLICE_X72Y117        LUT6 (Prop_LUT6_I4_O)        0.079     5.393    or1200_mult_mac/mul_prod_r[40]_i_1/O
    SLICE_X72Y117        net (fo=1, routed)           0.000     5.393    or1200_mult_mac/n_0_mul_prod_r[40]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000    
                                                      0.000     6.000    clk
    SLICE_X72Y117        net (fo=682, unset)          0.000     6.000    or1200_mult_mac/clk
                         clock pessimism              0.000     6.000    
                         clock uncertainty           -0.035     5.965    
    SLICE_X72Y117        FDRE (Setup_FDRE_C_D)        0.060     6.025    or1200_mult_mac/mul_prod_r_reg[40]
  -------------------------------------------------------------------
                         required time                          6.025    
                         arrival time                          -5.393    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.666ns  (required time - arrival time)
  Source:                 or1200_ctrl/alu_op_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        5.355ns  (logic 3.204ns (59.832%)  route 2.151ns (40.168%))
  Logic Levels:           14  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
                                                      0.000     0.000    clk
    SLICE_X56Y113        net (fo=682, unset)          0.000     0.000    or1200_ctrl/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y113        FDRE (Prop_FDRE_C_Q)         0.156     0.156    or1200_ctrl/alu_op_reg[2]/Q
    SLICE_X70Y117        net (fo=103, unset)          0.712     0.868    or1200_ctrl/O53[2]
    SLICE_X70Y117        LUT5 (Prop_LUT5_I1_O)        0.054     0.922    or1200_ctrl/mul_prod_i_38/O
    SLICE_X70Y114        net (fo=64, unset)           0.375     1.297    or1200_ctrl/or1200_mult_mac/y1
    SLICE_X70Y114        LUT4 (Prop_LUT4_I1_O)        0.104     1.401    or1200_ctrl/mul_prod_i_27/O
    DSP48E2_X12Y44       net (fo=2, unset)            0.275     1.676    or1200_mult_mac/mul_prod__1/mul_prod/B[5]
    DSP48E2_X12Y44       DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[5]_B2_DATA[5])
                                                      0.243     1.919    or1200_mult_mac/mul_prod__1/mul_prod/DSP_A_B_DATA_INST/B2_DATA[5]
    DSP48E2_X12Y44       net (fo=1, routed)           0.000     1.919    or1200_mult_mac/mul_prod__1/mul_prod/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X12Y44       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[5]_B2B1[5])
                                                      0.079     1.998    or1200_mult_mac/mul_prod__1/mul_prod/DSP_PREADD_DATA_INST/B2B1[5]
    DSP48E2_X12Y44       net (fo=1, routed)           0.000     1.998    or1200_mult_mac/mul_prod__1/mul_prod/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X12Y44       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[5]_U[19])
                                                      0.681     2.679    or1200_mult_mac/mul_prod__1/mul_prod/DSP_MULTIPLIER_INST/U[19]
    DSP48E2_X12Y44       net (fo=1, routed)           0.000     2.679    or1200_mult_mac/mul_prod__1/mul_prod/DSP_MULTIPLIER.U<19>
    DSP48E2_X12Y44       DSP_M_DATA (Prop_DSP_M_DATA_U[19]_U_DATA[19])
                                                      0.058     2.737    or1200_mult_mac/mul_prod__1/mul_prod/DSP_M_DATA_INST/U_DATA[19]
    DSP48E2_X12Y44       net (fo=1, routed)           0.000     2.737    or1200_mult_mac/mul_prod__1/mul_prod/DSP_M_DATA.U_DATA<19>
    DSP48E2_X12Y44       DSP_ALU (Prop_DSP_ALU_U_DATA[19]_ALU_OUT[24])
                                                      0.546     3.283    or1200_mult_mac/mul_prod__1/mul_prod/DSP_ALU_INST/ALU_OUT[24]
    DSP48E2_X12Y44       net (fo=1, routed)           0.000     3.283    or1200_mult_mac/mul_prod__1/mul_prod/DSP_ALU.ALU_OUT<24>
    DSP48E2_X12Y44       DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[24]_PCOUT[24])
                                                      0.074     3.357    or1200_mult_mac/mul_prod__1/mul_prod/DSP_OUTPUT_INST/PCOUT[24]
    DSP48E2_X12Y45       net (fo=1, unset)            0.007     3.364    or1200_mult_mac/mul_prod__2/mul_prod/PCIN[24]
    DSP48E2_X12Y45       DSP_ALU (Prop_DSP_ALU_PCIN[24]_ALU_OUT[7])
                                                      0.515     3.879    or1200_mult_mac/mul_prod__2/mul_prod/DSP_ALU_INST/ALU_OUT[7]
    DSP48E2_X12Y45       net (fo=1, routed)           0.000     3.879    or1200_mult_mac/mul_prod__2/mul_prod/DSP_ALU.ALU_OUT<7>
    DSP48E2_X12Y45       DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[7]_P[7])
                                                      0.078     3.957    or1200_mult_mac/mul_prod__2/mul_prod/DSP_OUTPUT_INST/P[7]
    SLICE_X71Y115        net (fo=2, unset)            0.401     4.358    or1200_mult_mac/n_98_mul_prod__2/mul_prod
    SLICE_X71Y115        LUT2 (Prop_LUT2_I0_O)        0.034     4.392    or1200_mult_mac/mul_prod_r[31]_i_10/O
    SLICE_X71Y115        net (fo=1, routed)           0.000     4.392    or1200_mult_mac/n_0_mul_prod_r[31]_i_10
    SLICE_X71Y115        CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.371     4.763    or1200_mult_mac/mul_prod_r_reg[31]_i_2/CO[7]
    SLICE_X71Y116        net (fo=1, unset)            0.000     4.763    or1200_mult_mac/n_0_mul_prod_r_reg[31]_i_2
    SLICE_X71Y116        CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.134     4.897    or1200_mult_mac/mul_prod_r_reg[39]_i_2/O[1]
    SLICE_X72Y117        net (fo=1, unset)            0.381     5.278    or1200_mult_mac/mul_prod__3[33]
    SLICE_X72Y117        LUT6 (Prop_LUT6_I4_O)        0.077     5.355    or1200_mult_mac/mul_prod_r[33]_i_1/O
    SLICE_X72Y117        net (fo=1, routed)           0.000     5.355    or1200_mult_mac/n_0_mul_prod_r[33]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000    
                                                      0.000     6.000    clk
    SLICE_X72Y117        net (fo=682, unset)          0.000     6.000    or1200_mult_mac/clk
                         clock pessimism              0.000     6.000    
                         clock uncertainty           -0.035     5.965    
    SLICE_X72Y117        FDRE (Setup_FDRE_C_D)        0.056     6.021    or1200_mult_mac/mul_prod_r_reg[33]
  -------------------------------------------------------------------
                         required time                          6.021    
                         arrival time                          -5.355    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.682ns  (required time - arrival time)
  Source:                 or1200_ctrl/alu_op_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        5.338ns  (logic 3.289ns (61.615%)  route 2.049ns (38.385%))
  Logic Levels:           15  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
                                                      0.000     0.000    clk
    SLICE_X56Y113        net (fo=682, unset)          0.000     0.000    or1200_ctrl/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y113        FDRE (Prop_FDRE_C_Q)         0.156     0.156    or1200_ctrl/alu_op_reg[2]/Q
    SLICE_X70Y117        net (fo=103, unset)          0.712     0.868    or1200_ctrl/O53[2]
    SLICE_X70Y117        LUT5 (Prop_LUT5_I1_O)        0.054     0.922    or1200_ctrl/mul_prod_i_38/O
    SLICE_X70Y114        net (fo=64, unset)           0.375     1.297    or1200_ctrl/or1200_mult_mac/y1
    SLICE_X70Y114        LUT4 (Prop_LUT4_I1_O)        0.104     1.401    or1200_ctrl/mul_prod_i_27/O
    DSP48E2_X12Y44       net (fo=2, unset)            0.275     1.676    or1200_mult_mac/mul_prod__1/mul_prod/B[5]
    DSP48E2_X12Y44       DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[5]_B2_DATA[5])
                                                      0.243     1.919    or1200_mult_mac/mul_prod__1/mul_prod/DSP_A_B_DATA_INST/B2_DATA[5]
    DSP48E2_X12Y44       net (fo=1, routed)           0.000     1.919    or1200_mult_mac/mul_prod__1/mul_prod/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X12Y44       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[5]_B2B1[5])
                                                      0.079     1.998    or1200_mult_mac/mul_prod__1/mul_prod/DSP_PREADD_DATA_INST/B2B1[5]
    DSP48E2_X12Y44       net (fo=1, routed)           0.000     1.998    or1200_mult_mac/mul_prod__1/mul_prod/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X12Y44       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[5]_U[19])
                                                      0.681     2.679    or1200_mult_mac/mul_prod__1/mul_prod/DSP_MULTIPLIER_INST/U[19]
    DSP48E2_X12Y44       net (fo=1, routed)           0.000     2.679    or1200_mult_mac/mul_prod__1/mul_prod/DSP_MULTIPLIER.U<19>
    DSP48E2_X12Y44       DSP_M_DATA (Prop_DSP_M_DATA_U[19]_U_DATA[19])
                                                      0.058     2.737    or1200_mult_mac/mul_prod__1/mul_prod/DSP_M_DATA_INST/U_DATA[19]
    DSP48E2_X12Y44       net (fo=1, routed)           0.000     2.737    or1200_mult_mac/mul_prod__1/mul_prod/DSP_M_DATA.U_DATA<19>
    DSP48E2_X12Y44       DSP_ALU (Prop_DSP_ALU_U_DATA[19]_ALU_OUT[24])
                                                      0.546     3.283    or1200_mult_mac/mul_prod__1/mul_prod/DSP_ALU_INST/ALU_OUT[24]
    DSP48E2_X12Y44       net (fo=1, routed)           0.000     3.283    or1200_mult_mac/mul_prod__1/mul_prod/DSP_ALU.ALU_OUT<24>
    DSP48E2_X12Y44       DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[24]_PCOUT[24])
                                                      0.074     3.357    or1200_mult_mac/mul_prod__1/mul_prod/DSP_OUTPUT_INST/PCOUT[24]
    DSP48E2_X12Y45       net (fo=1, unset)            0.007     3.364    or1200_mult_mac/mul_prod__2/mul_prod/PCIN[24]
    DSP48E2_X12Y45       DSP_ALU (Prop_DSP_ALU_PCIN[24]_ALU_OUT[7])
                                                      0.515     3.879    or1200_mult_mac/mul_prod__2/mul_prod/DSP_ALU_INST/ALU_OUT[7]
    DSP48E2_X12Y45       net (fo=1, routed)           0.000     3.879    or1200_mult_mac/mul_prod__2/mul_prod/DSP_ALU.ALU_OUT<7>
    DSP48E2_X12Y45       DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[7]_P[7])
                                                      0.078     3.957    or1200_mult_mac/mul_prod__2/mul_prod/DSP_OUTPUT_INST/P[7]
    SLICE_X71Y115        net (fo=2, unset)            0.401     4.358    or1200_mult_mac/n_98_mul_prod__2/mul_prod
    SLICE_X71Y115        LUT2 (Prop_LUT2_I0_O)        0.034     4.392    or1200_mult_mac/mul_prod_r[31]_i_10/O
    SLICE_X71Y115        net (fo=1, routed)           0.000     4.392    or1200_mult_mac/n_0_mul_prod_r[31]_i_10
    SLICE_X71Y115        CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.371     4.763    or1200_mult_mac/mul_prod_r_reg[31]_i_2/CO[7]
    SLICE_X71Y116        net (fo=1, unset)            0.000     4.763    or1200_mult_mac/n_0_mul_prod_r_reg[31]_i_2
    SLICE_X71Y116        CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.043     4.806    or1200_mult_mac/mul_prod_r_reg[39]_i_2/CO[7]
    SLICE_X71Y117        net (fo=1, unset)            0.000     4.806    or1200_mult_mac/n_0_mul_prod_r_reg[39]_i_2
    SLICE_X71Y117        CARRY8 (Prop_CARRY8_CI_O[5])
                                                      0.173     4.979    or1200_mult_mac/mul_prod_r_reg[47]_i_2/O[5]
    SLICE_X72Y119        net (fo=1, unset)            0.279     5.258    or1200_mult_mac/mul_prod__3[45]
    SLICE_X72Y119        LUT6 (Prop_LUT6_I4_O)        0.080     5.338    or1200_mult_mac/mul_prod_r[45]_i_1/O
    SLICE_X72Y119        net (fo=1, routed)           0.000     5.338    or1200_mult_mac/n_0_mul_prod_r[45]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000    
                                                      0.000     6.000    clk
    SLICE_X72Y119        net (fo=682, unset)          0.000     6.000    or1200_mult_mac/clk
                         clock pessimism              0.000     6.000    
                         clock uncertainty           -0.035     5.965    
    SLICE_X72Y119        FDRE (Setup_FDRE_C_D)        0.055     6.020    or1200_mult_mac/mul_prod_r_reg[45]
  -------------------------------------------------------------------
                         required time                          6.020    
                         arrival time                          -5.338    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.689ns  (required time - arrival time)
  Source:                 or1200_ctrl/alu_op_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        5.332ns  (logic 3.260ns (61.140%)  route 2.072ns (38.860%))
  Logic Levels:           15  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
                                                      0.000     0.000    clk
    SLICE_X56Y113        net (fo=682, unset)          0.000     0.000    or1200_ctrl/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y113        FDRE (Prop_FDRE_C_Q)         0.156     0.156    or1200_ctrl/alu_op_reg[2]/Q
    SLICE_X70Y117        net (fo=103, unset)          0.712     0.868    or1200_ctrl/O53[2]
    SLICE_X70Y117        LUT5 (Prop_LUT5_I1_O)        0.054     0.922    or1200_ctrl/mul_prod_i_38/O
    SLICE_X70Y114        net (fo=64, unset)           0.375     1.297    or1200_ctrl/or1200_mult_mac/y1
    SLICE_X70Y114        LUT4 (Prop_LUT4_I1_O)        0.104     1.401    or1200_ctrl/mul_prod_i_27/O
    DSP48E2_X12Y44       net (fo=2, unset)            0.275     1.676    or1200_mult_mac/mul_prod__1/mul_prod/B[5]
    DSP48E2_X12Y44       DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[5]_B2_DATA[5])
                                                      0.243     1.919    or1200_mult_mac/mul_prod__1/mul_prod/DSP_A_B_DATA_INST/B2_DATA[5]
    DSP48E2_X12Y44       net (fo=1, routed)           0.000     1.919    or1200_mult_mac/mul_prod__1/mul_prod/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X12Y44       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[5]_B2B1[5])
                                                      0.079     1.998    or1200_mult_mac/mul_prod__1/mul_prod/DSP_PREADD_DATA_INST/B2B1[5]
    DSP48E2_X12Y44       net (fo=1, routed)           0.000     1.998    or1200_mult_mac/mul_prod__1/mul_prod/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X12Y44       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[5]_U[19])
                                                      0.681     2.679    or1200_mult_mac/mul_prod__1/mul_prod/DSP_MULTIPLIER_INST/U[19]
    DSP48E2_X12Y44       net (fo=1, routed)           0.000     2.679    or1200_mult_mac/mul_prod__1/mul_prod/DSP_MULTIPLIER.U<19>
    DSP48E2_X12Y44       DSP_M_DATA (Prop_DSP_M_DATA_U[19]_U_DATA[19])
                                                      0.058     2.737    or1200_mult_mac/mul_prod__1/mul_prod/DSP_M_DATA_INST/U_DATA[19]
    DSP48E2_X12Y44       net (fo=1, routed)           0.000     2.737    or1200_mult_mac/mul_prod__1/mul_prod/DSP_M_DATA.U_DATA<19>
    DSP48E2_X12Y44       DSP_ALU (Prop_DSP_ALU_U_DATA[19]_ALU_OUT[24])
                                                      0.546     3.283    or1200_mult_mac/mul_prod__1/mul_prod/DSP_ALU_INST/ALU_OUT[24]
    DSP48E2_X12Y44       net (fo=1, routed)           0.000     3.283    or1200_mult_mac/mul_prod__1/mul_prod/DSP_ALU.ALU_OUT<24>
    DSP48E2_X12Y44       DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[24]_PCOUT[24])
                                                      0.074     3.357    or1200_mult_mac/mul_prod__1/mul_prod/DSP_OUTPUT_INST/PCOUT[24]
    DSP48E2_X12Y45       net (fo=1, unset)            0.007     3.364    or1200_mult_mac/mul_prod__2/mul_prod/PCIN[24]
    DSP48E2_X12Y45       DSP_ALU (Prop_DSP_ALU_PCIN[24]_ALU_OUT[7])
                                                      0.515     3.879    or1200_mult_mac/mul_prod__2/mul_prod/DSP_ALU_INST/ALU_OUT[7]
    DSP48E2_X12Y45       net (fo=1, routed)           0.000     3.879    or1200_mult_mac/mul_prod__2/mul_prod/DSP_ALU.ALU_OUT<7>
    DSP48E2_X12Y45       DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[7]_P[7])
                                                      0.078     3.957    or1200_mult_mac/mul_prod__2/mul_prod/DSP_OUTPUT_INST/P[7]
    SLICE_X71Y115        net (fo=2, unset)            0.401     4.358    or1200_mult_mac/n_98_mul_prod__2/mul_prod
    SLICE_X71Y115        LUT2 (Prop_LUT2_I0_O)        0.034     4.392    or1200_mult_mac/mul_prod_r[31]_i_10/O
    SLICE_X71Y115        net (fo=1, routed)           0.000     4.392    or1200_mult_mac/n_0_mul_prod_r[31]_i_10
    SLICE_X71Y115        CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.371     4.763    or1200_mult_mac/mul_prod_r_reg[31]_i_2/CO[7]
    SLICE_X71Y116        net (fo=1, unset)            0.000     4.763    or1200_mult_mac/n_0_mul_prod_r_reg[31]_i_2
    SLICE_X71Y116        CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.043     4.806    or1200_mult_mac/mul_prod_r_reg[39]_i_2/CO[7]
    SLICE_X71Y117        net (fo=1, unset)            0.000     4.806    or1200_mult_mac/n_0_mul_prod_r_reg[39]_i_2
    SLICE_X71Y117        CARRY8 (Prop_CARRY8_CI_O[6])
                                                      0.139     4.945    or1200_mult_mac/mul_prod_r_reg[47]_i_2/O[6]
    SLICE_X72Y119        net (fo=1, unset)            0.302     5.247    or1200_mult_mac/mul_prod__3[46]
    SLICE_X72Y119        LUT6 (Prop_LUT6_I4_O)        0.085     5.332    or1200_mult_mac/mul_prod_r[46]_i_1/O
    SLICE_X72Y119        net (fo=1, routed)           0.000     5.332    or1200_mult_mac/n_0_mul_prod_r[46]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000    
                                                      0.000     6.000    clk
    SLICE_X72Y119        net (fo=682, unset)          0.000     6.000    or1200_mult_mac/clk
                         clock pessimism              0.000     6.000    
                         clock uncertainty           -0.035     5.965    
    SLICE_X72Y119        FDRE (Setup_FDRE_C_D)        0.056     6.021    or1200_mult_mac/mul_prod_r_reg[46]
  -------------------------------------------------------------------
                         required time                          6.021    
                         arrival time                          -5.332    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.727ns  (required time - arrival time)
  Source:                 or1200_ctrl/alu_op_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        5.293ns  (logic 3.259ns (61.572%)  route 2.034ns (38.428%))
  Logic Levels:           15  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
                                                      0.000     0.000    clk
    SLICE_X56Y113        net (fo=682, unset)          0.000     0.000    or1200_ctrl/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y113        FDRE (Prop_FDRE_C_Q)         0.156     0.156    or1200_ctrl/alu_op_reg[2]/Q
    SLICE_X70Y117        net (fo=103, unset)          0.712     0.868    or1200_ctrl/O53[2]
    SLICE_X70Y117        LUT5 (Prop_LUT5_I1_O)        0.054     0.922    or1200_ctrl/mul_prod_i_38/O
    SLICE_X70Y114        net (fo=64, unset)           0.375     1.297    or1200_ctrl/or1200_mult_mac/y1
    SLICE_X70Y114        LUT4 (Prop_LUT4_I1_O)        0.104     1.401    or1200_ctrl/mul_prod_i_27/O
    DSP48E2_X12Y44       net (fo=2, unset)            0.275     1.676    or1200_mult_mac/mul_prod__1/mul_prod/B[5]
    DSP48E2_X12Y44       DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[5]_B2_DATA[5])
                                                      0.243     1.919    or1200_mult_mac/mul_prod__1/mul_prod/DSP_A_B_DATA_INST/B2_DATA[5]
    DSP48E2_X12Y44       net (fo=1, routed)           0.000     1.919    or1200_mult_mac/mul_prod__1/mul_prod/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X12Y44       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[5]_B2B1[5])
                                                      0.079     1.998    or1200_mult_mac/mul_prod__1/mul_prod/DSP_PREADD_DATA_INST/B2B1[5]
    DSP48E2_X12Y44       net (fo=1, routed)           0.000     1.998    or1200_mult_mac/mul_prod__1/mul_prod/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X12Y44       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[5]_U[19])
                                                      0.681     2.679    or1200_mult_mac/mul_prod__1/mul_prod/DSP_MULTIPLIER_INST/U[19]
    DSP48E2_X12Y44       net (fo=1, routed)           0.000     2.679    or1200_mult_mac/mul_prod__1/mul_prod/DSP_MULTIPLIER.U<19>
    DSP48E2_X12Y44       DSP_M_DATA (Prop_DSP_M_DATA_U[19]_U_DATA[19])
                                                      0.058     2.737    or1200_mult_mac/mul_prod__1/mul_prod/DSP_M_DATA_INST/U_DATA[19]
    DSP48E2_X12Y44       net (fo=1, routed)           0.000     2.737    or1200_mult_mac/mul_prod__1/mul_prod/DSP_M_DATA.U_DATA<19>
    DSP48E2_X12Y44       DSP_ALU (Prop_DSP_ALU_U_DATA[19]_ALU_OUT[24])
                                                      0.546     3.283    or1200_mult_mac/mul_prod__1/mul_prod/DSP_ALU_INST/ALU_OUT[24]
    DSP48E2_X12Y44       net (fo=1, routed)           0.000     3.283    or1200_mult_mac/mul_prod__1/mul_prod/DSP_ALU.ALU_OUT<24>
    DSP48E2_X12Y44       DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[24]_PCOUT[24])
                                                      0.074     3.357    or1200_mult_mac/mul_prod__1/mul_prod/DSP_OUTPUT_INST/PCOUT[24]
    DSP48E2_X12Y45       net (fo=1, unset)            0.007     3.364    or1200_mult_mac/mul_prod__2/mul_prod/PCIN[24]
    DSP48E2_X12Y45       DSP_ALU (Prop_DSP_ALU_PCIN[24]_ALU_OUT[7])
                                                      0.515     3.879    or1200_mult_mac/mul_prod__2/mul_prod/DSP_ALU_INST/ALU_OUT[7]
    DSP48E2_X12Y45       net (fo=1, routed)           0.000     3.879    or1200_mult_mac/mul_prod__2/mul_prod/DSP_ALU.ALU_OUT<7>
    DSP48E2_X12Y45       DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[7]_P[7])
                                                      0.078     3.957    or1200_mult_mac/mul_prod__2/mul_prod/DSP_OUTPUT_INST/P[7]
    SLICE_X71Y115        net (fo=2, unset)            0.401     4.358    or1200_mult_mac/n_98_mul_prod__2/mul_prod
    SLICE_X71Y115        LUT2 (Prop_LUT2_I0_O)        0.034     4.392    or1200_mult_mac/mul_prod_r[31]_i_10/O
    SLICE_X71Y115        net (fo=1, routed)           0.000     4.392    or1200_mult_mac/n_0_mul_prod_r[31]_i_10
    SLICE_X71Y115        CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.371     4.763    or1200_mult_mac/mul_prod_r_reg[31]_i_2/CO[7]
    SLICE_X71Y116        net (fo=1, unset)            0.000     4.763    or1200_mult_mac/n_0_mul_prod_r_reg[31]_i_2
    SLICE_X71Y116        CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.043     4.806    or1200_mult_mac/mul_prod_r_reg[39]_i_2/CO[7]
    SLICE_X71Y117        net (fo=1, unset)            0.000     4.806    or1200_mult_mac/n_0_mul_prod_r_reg[39]_i_2
    SLICE_X71Y117        CARRY8 (Prop_CARRY8_CI_O[4])
                                                      0.142     4.948    or1200_mult_mac/mul_prod_r_reg[47]_i_2/O[4]
    SLICE_X72Y118        net (fo=1, unset)            0.264     5.212    or1200_mult_mac/mul_prod__3[44]
    SLICE_X72Y118        LUT6 (Prop_LUT6_I4_O)        0.081     5.293    or1200_mult_mac/mul_prod_r[44]_i_1/O
    SLICE_X72Y118        net (fo=1, routed)           0.000     5.293    or1200_mult_mac/n_0_mul_prod_r[44]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000    
                                                      0.000     6.000    clk
    SLICE_X72Y118        net (fo=682, unset)          0.000     6.000    or1200_mult_mac/clk
                         clock pessimism              0.000     6.000    
                         clock uncertainty           -0.035     5.965    
    SLICE_X72Y118        FDRE (Setup_FDRE_C_D)        0.055     6.020    or1200_mult_mac/mul_prod_r_reg[44]
  -------------------------------------------------------------------
                         required time                          6.020    
                         arrival time                          -5.293    
  -------------------------------------------------------------------
                         slack                                  0.727    

Slack (MET) :             0.737ns  (required time - arrival time)
  Source:                 or1200_ctrl/alu_op_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        5.287ns  (logic 3.209ns (60.696%)  route 2.078ns (39.304%))
  Logic Levels:           14  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
                                                      0.000     0.000    clk
    SLICE_X56Y113        net (fo=682, unset)          0.000     0.000    or1200_ctrl/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y113        FDRE (Prop_FDRE_C_Q)         0.156     0.156    or1200_ctrl/alu_op_reg[2]/Q
    SLICE_X70Y117        net (fo=103, unset)          0.712     0.868    or1200_ctrl/O53[2]
    SLICE_X70Y117        LUT5 (Prop_LUT5_I1_O)        0.054     0.922    or1200_ctrl/mul_prod_i_38/O
    SLICE_X70Y114        net (fo=64, unset)           0.375     1.297    or1200_ctrl/or1200_mult_mac/y1
    SLICE_X70Y114        LUT4 (Prop_LUT4_I1_O)        0.104     1.401    or1200_ctrl/mul_prod_i_27/O
    DSP48E2_X12Y44       net (fo=2, unset)            0.275     1.676    or1200_mult_mac/mul_prod__1/mul_prod/B[5]
    DSP48E2_X12Y44       DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[5]_B2_DATA[5])
                                                      0.243     1.919    or1200_mult_mac/mul_prod__1/mul_prod/DSP_A_B_DATA_INST/B2_DATA[5]
    DSP48E2_X12Y44       net (fo=1, routed)           0.000     1.919    or1200_mult_mac/mul_prod__1/mul_prod/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X12Y44       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[5]_B2B1[5])
                                                      0.079     1.998    or1200_mult_mac/mul_prod__1/mul_prod/DSP_PREADD_DATA_INST/B2B1[5]
    DSP48E2_X12Y44       net (fo=1, routed)           0.000     1.998    or1200_mult_mac/mul_prod__1/mul_prod/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X12Y44       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[5]_U[19])
                                                      0.681     2.679    or1200_mult_mac/mul_prod__1/mul_prod/DSP_MULTIPLIER_INST/U[19]
    DSP48E2_X12Y44       net (fo=1, routed)           0.000     2.679    or1200_mult_mac/mul_prod__1/mul_prod/DSP_MULTIPLIER.U<19>
    DSP48E2_X12Y44       DSP_M_DATA (Prop_DSP_M_DATA_U[19]_U_DATA[19])
                                                      0.058     2.737    or1200_mult_mac/mul_prod__1/mul_prod/DSP_M_DATA_INST/U_DATA[19]
    DSP48E2_X12Y44       net (fo=1, routed)           0.000     2.737    or1200_mult_mac/mul_prod__1/mul_prod/DSP_M_DATA.U_DATA<19>
    DSP48E2_X12Y44       DSP_ALU (Prop_DSP_ALU_U_DATA[19]_ALU_OUT[24])
                                                      0.546     3.283    or1200_mult_mac/mul_prod__1/mul_prod/DSP_ALU_INST/ALU_OUT[24]
    DSP48E2_X12Y44       net (fo=1, routed)           0.000     3.283    or1200_mult_mac/mul_prod__1/mul_prod/DSP_ALU.ALU_OUT<24>
    DSP48E2_X12Y44       DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[24]_PCOUT[24])
                                                      0.074     3.357    or1200_mult_mac/mul_prod__1/mul_prod/DSP_OUTPUT_INST/PCOUT[24]
    DSP48E2_X12Y45       net (fo=1, unset)            0.007     3.364    or1200_mult_mac/mul_prod__2/mul_prod/PCIN[24]
    DSP48E2_X12Y45       DSP_ALU (Prop_DSP_ALU_PCIN[24]_ALU_OUT[7])
                                                      0.515     3.879    or1200_mult_mac/mul_prod__2/mul_prod/DSP_ALU_INST/ALU_OUT[7]
    DSP48E2_X12Y45       net (fo=1, routed)           0.000     3.879    or1200_mult_mac/mul_prod__2/mul_prod/DSP_ALU.ALU_OUT<7>
    DSP48E2_X12Y45       DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[7]_P[7])
                                                      0.078     3.957    or1200_mult_mac/mul_prod__2/mul_prod/DSP_OUTPUT_INST/P[7]
    SLICE_X71Y115        net (fo=2, unset)            0.401     4.358    or1200_mult_mac/n_98_mul_prod__2/mul_prod
    SLICE_X71Y115        LUT2 (Prop_LUT2_I0_O)        0.034     4.392    or1200_mult_mac/mul_prod_r[31]_i_10/O
    SLICE_X71Y115        net (fo=1, routed)           0.000     4.392    or1200_mult_mac/n_0_mul_prod_r[31]_i_10
    SLICE_X71Y115        CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.371     4.763    or1200_mult_mac/mul_prod_r_reg[31]_i_2/CO[7]
    SLICE_X71Y116        net (fo=1, unset)            0.000     4.763    or1200_mult_mac/n_0_mul_prod_r_reg[31]_i_2
    SLICE_X71Y116        CARRY8 (Prop_CARRY8_CI_O[3])
                                                      0.138     4.901    or1200_mult_mac/mul_prod_r_reg[39]_i_2/O[3]
    SLICE_X72Y117        net (fo=1, unset)            0.308     5.209    or1200_mult_mac/mul_prod__3[35]
    SLICE_X72Y117        LUT6 (Prop_LUT6_I4_O)        0.078     5.287    or1200_mult_mac/mul_prod_r[35]_i_1/O
    SLICE_X72Y117        net (fo=1, routed)           0.000     5.287    or1200_mult_mac/n_0_mul_prod_r[35]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000    
                                                      0.000     6.000    clk
    SLICE_X72Y117        net (fo=682, unset)          0.000     6.000    or1200_mult_mac/clk
                         clock pessimism              0.000     6.000    
                         clock uncertainty           -0.035     5.965    
    SLICE_X72Y117        FDRE (Setup_FDRE_C_D)        0.059     6.024    or1200_mult_mac/mul_prod_r_reg[35]
  -------------------------------------------------------------------
                         required time                          6.024    
                         arrival time                          -5.287    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.737ns  (required time - arrival time)
  Source:                 or1200_ctrl/alu_op_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        5.284ns  (logic 3.254ns (61.582%)  route 2.030ns (38.418%))
  Logic Levels:           15  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
                                                      0.000     0.000    clk
    SLICE_X56Y113        net (fo=682, unset)          0.000     0.000    or1200_ctrl/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y113        FDRE (Prop_FDRE_C_Q)         0.156     0.156    or1200_ctrl/alu_op_reg[2]/Q
    SLICE_X70Y117        net (fo=103, unset)          0.712     0.868    or1200_ctrl/O53[2]
    SLICE_X70Y117        LUT5 (Prop_LUT5_I1_O)        0.054     0.922    or1200_ctrl/mul_prod_i_38/O
    SLICE_X70Y114        net (fo=64, unset)           0.375     1.297    or1200_ctrl/or1200_mult_mac/y1
    SLICE_X70Y114        LUT4 (Prop_LUT4_I1_O)        0.104     1.401    or1200_ctrl/mul_prod_i_27/O
    DSP48E2_X12Y44       net (fo=2, unset)            0.275     1.676    or1200_mult_mac/mul_prod__1/mul_prod/B[5]
    DSP48E2_X12Y44       DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[5]_B2_DATA[5])
                                                      0.243     1.919    or1200_mult_mac/mul_prod__1/mul_prod/DSP_A_B_DATA_INST/B2_DATA[5]
    DSP48E2_X12Y44       net (fo=1, routed)           0.000     1.919    or1200_mult_mac/mul_prod__1/mul_prod/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X12Y44       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[5]_B2B1[5])
                                                      0.079     1.998    or1200_mult_mac/mul_prod__1/mul_prod/DSP_PREADD_DATA_INST/B2B1[5]
    DSP48E2_X12Y44       net (fo=1, routed)           0.000     1.998    or1200_mult_mac/mul_prod__1/mul_prod/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X12Y44       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[5]_U[19])
                                                      0.681     2.679    or1200_mult_mac/mul_prod__1/mul_prod/DSP_MULTIPLIER_INST/U[19]
    DSP48E2_X12Y44       net (fo=1, routed)           0.000     2.679    or1200_mult_mac/mul_prod__1/mul_prod/DSP_MULTIPLIER.U<19>
    DSP48E2_X12Y44       DSP_M_DATA (Prop_DSP_M_DATA_U[19]_U_DATA[19])
                                                      0.058     2.737    or1200_mult_mac/mul_prod__1/mul_prod/DSP_M_DATA_INST/U_DATA[19]
    DSP48E2_X12Y44       net (fo=1, routed)           0.000     2.737    or1200_mult_mac/mul_prod__1/mul_prod/DSP_M_DATA.U_DATA<19>
    DSP48E2_X12Y44       DSP_ALU (Prop_DSP_ALU_U_DATA[19]_ALU_OUT[24])
                                                      0.546     3.283    or1200_mult_mac/mul_prod__1/mul_prod/DSP_ALU_INST/ALU_OUT[24]
    DSP48E2_X12Y44       net (fo=1, routed)           0.000     3.283    or1200_mult_mac/mul_prod__1/mul_prod/DSP_ALU.ALU_OUT<24>
    DSP48E2_X12Y44       DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[24]_PCOUT[24])
                                                      0.074     3.357    or1200_mult_mac/mul_prod__1/mul_prod/DSP_OUTPUT_INST/PCOUT[24]
    DSP48E2_X12Y45       net (fo=1, unset)            0.007     3.364    or1200_mult_mac/mul_prod__2/mul_prod/PCIN[24]
    DSP48E2_X12Y45       DSP_ALU (Prop_DSP_ALU_PCIN[24]_ALU_OUT[7])
                                                      0.515     3.879    or1200_mult_mac/mul_prod__2/mul_prod/DSP_ALU_INST/ALU_OUT[7]
    DSP48E2_X12Y45       net (fo=1, routed)           0.000     3.879    or1200_mult_mac/mul_prod__2/mul_prod/DSP_ALU.ALU_OUT<7>
    DSP48E2_X12Y45       DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[7]_P[7])
                                                      0.078     3.957    or1200_mult_mac/mul_prod__2/mul_prod/DSP_OUTPUT_INST/P[7]
    SLICE_X71Y115        net (fo=2, unset)            0.401     4.358    or1200_mult_mac/n_98_mul_prod__2/mul_prod
    SLICE_X71Y115        LUT2 (Prop_LUT2_I0_O)        0.034     4.392    or1200_mult_mac/mul_prod_r[31]_i_10/O
    SLICE_X71Y115        net (fo=1, routed)           0.000     4.392    or1200_mult_mac/n_0_mul_prod_r[31]_i_10
    SLICE_X71Y115        CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.371     4.763    or1200_mult_mac/mul_prod_r_reg[31]_i_2/CO[7]
    SLICE_X71Y116        net (fo=1, unset)            0.000     4.763    or1200_mult_mac/n_0_mul_prod_r_reg[31]_i_2
    SLICE_X71Y116        CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.043     4.806    or1200_mult_mac/mul_prod_r_reg[39]_i_2/CO[7]
    SLICE_X71Y117        net (fo=1, unset)            0.000     4.806    or1200_mult_mac/n_0_mul_prod_r_reg[39]_i_2
    SLICE_X71Y117        CARRY8 (Prop_CARRY8_CI_O[3])
                                                      0.138     4.944    or1200_mult_mac/mul_prod_r_reg[47]_i_2/O[3]
    SLICE_X72Y118        net (fo=1, unset)            0.260     5.204    or1200_mult_mac/mul_prod__3[43]
    SLICE_X72Y118        LUT6 (Prop_LUT6_I4_O)        0.080     5.284    or1200_mult_mac/mul_prod_r[43]_i_1/O
    SLICE_X72Y118        net (fo=1, routed)           0.000     5.284    or1200_mult_mac/n_0_mul_prod_r[43]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000    
                                                      0.000     6.000    clk
    SLICE_X72Y118        net (fo=682, unset)          0.000     6.000    or1200_mult_mac/clk
                         clock pessimism              0.000     6.000    
                         clock uncertainty           -0.035     5.965    
    SLICE_X72Y118        FDRE (Setup_FDRE_C_D)        0.056     6.021    or1200_mult_mac/mul_prod_r_reg[43]
  -------------------------------------------------------------------
                         required time                          6.021    
                         arrival time                          -5.284    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.759ns  (required time - arrival time)
  Source:                 or1200_ctrl/alu_op_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        5.260ns  (logic 3.244ns (61.673%)  route 2.016ns (38.327%))
  Logic Levels:           14  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
                                                      0.000     0.000    clk
    SLICE_X56Y113        net (fo=682, unset)          0.000     0.000    or1200_ctrl/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y113        FDRE (Prop_FDRE_C_Q)         0.156     0.156    or1200_ctrl/alu_op_reg[2]/Q
    SLICE_X70Y117        net (fo=103, unset)          0.712     0.868    or1200_ctrl/O53[2]
    SLICE_X70Y117        LUT5 (Prop_LUT5_I1_O)        0.054     0.922    or1200_ctrl/mul_prod_i_38/O
    SLICE_X70Y114        net (fo=64, unset)           0.375     1.297    or1200_ctrl/or1200_mult_mac/y1
    SLICE_X70Y114        LUT4 (Prop_LUT4_I1_O)        0.104     1.401    or1200_ctrl/mul_prod_i_27/O
    DSP48E2_X12Y44       net (fo=2, unset)            0.275     1.676    or1200_mult_mac/mul_prod__1/mul_prod/B[5]
    DSP48E2_X12Y44       DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[5]_B2_DATA[5])
                                                      0.243     1.919    or1200_mult_mac/mul_prod__1/mul_prod/DSP_A_B_DATA_INST/B2_DATA[5]
    DSP48E2_X12Y44       net (fo=1, routed)           0.000     1.919    or1200_mult_mac/mul_prod__1/mul_prod/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X12Y44       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[5]_B2B1[5])
                                                      0.079     1.998    or1200_mult_mac/mul_prod__1/mul_prod/DSP_PREADD_DATA_INST/B2B1[5]
    DSP48E2_X12Y44       net (fo=1, routed)           0.000     1.998    or1200_mult_mac/mul_prod__1/mul_prod/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X12Y44       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[5]_U[19])
                                                      0.681     2.679    or1200_mult_mac/mul_prod__1/mul_prod/DSP_MULTIPLIER_INST/U[19]
    DSP48E2_X12Y44       net (fo=1, routed)           0.000     2.679    or1200_mult_mac/mul_prod__1/mul_prod/DSP_MULTIPLIER.U<19>
    DSP48E2_X12Y44       DSP_M_DATA (Prop_DSP_M_DATA_U[19]_U_DATA[19])
                                                      0.058     2.737    or1200_mult_mac/mul_prod__1/mul_prod/DSP_M_DATA_INST/U_DATA[19]
    DSP48E2_X12Y44       net (fo=1, routed)           0.000     2.737    or1200_mult_mac/mul_prod__1/mul_prod/DSP_M_DATA.U_DATA<19>
    DSP48E2_X12Y44       DSP_ALU (Prop_DSP_ALU_U_DATA[19]_ALU_OUT[24])
                                                      0.546     3.283    or1200_mult_mac/mul_prod__1/mul_prod/DSP_ALU_INST/ALU_OUT[24]
    DSP48E2_X12Y44       net (fo=1, routed)           0.000     3.283    or1200_mult_mac/mul_prod__1/mul_prod/DSP_ALU.ALU_OUT<24>
    DSP48E2_X12Y44       DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[24]_PCOUT[24])
                                                      0.074     3.357    or1200_mult_mac/mul_prod__1/mul_prod/DSP_OUTPUT_INST/PCOUT[24]
    DSP48E2_X12Y45       net (fo=1, unset)            0.007     3.364    or1200_mult_mac/mul_prod__2/mul_prod/PCIN[24]
    DSP48E2_X12Y45       DSP_ALU (Prop_DSP_ALU_PCIN[24]_ALU_OUT[7])
                                                      0.515     3.879    or1200_mult_mac/mul_prod__2/mul_prod/DSP_ALU_INST/ALU_OUT[7]
    DSP48E2_X12Y45       net (fo=1, routed)           0.000     3.879    or1200_mult_mac/mul_prod__2/mul_prod/DSP_ALU.ALU_OUT<7>
    DSP48E2_X12Y45       DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[7]_P[7])
                                                      0.078     3.957    or1200_mult_mac/mul_prod__2/mul_prod/DSP_OUTPUT_INST/P[7]
    SLICE_X71Y115        net (fo=2, unset)            0.401     4.358    or1200_mult_mac/n_98_mul_prod__2/mul_prod
    SLICE_X71Y115        LUT2 (Prop_LUT2_I0_O)        0.034     4.392    or1200_mult_mac/mul_prod_r[31]_i_10/O
    SLICE_X71Y115        net (fo=1, routed)           0.000     4.392    or1200_mult_mac/n_0_mul_prod_r[31]_i_10
    SLICE_X71Y115        CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.371     4.763    or1200_mult_mac/mul_prod_r_reg[31]_i_2/CO[7]
    SLICE_X71Y116        net (fo=1, unset)            0.000     4.763    or1200_mult_mac/n_0_mul_prod_r_reg[31]_i_2
    SLICE_X71Y116        CARRY8 (Prop_CARRY8_CI_O[5])
                                                      0.173     4.936    or1200_mult_mac/mul_prod_r_reg[39]_i_2/O[5]
    SLICE_X72Y116        net (fo=1, unset)            0.246     5.182    or1200_mult_mac/mul_prod__3[37]
    SLICE_X72Y116        LUT6 (Prop_LUT6_I4_O)        0.078     5.260    or1200_mult_mac/mul_prod_r[37]_i_1/O
    SLICE_X72Y116        net (fo=1, routed)           0.000     5.260    or1200_mult_mac/n_0_mul_prod_r[37]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000    
                                                      0.000     6.000    clk
    SLICE_X72Y116        net (fo=682, unset)          0.000     6.000    or1200_mult_mac/clk
                         clock pessimism              0.000     6.000    
                         clock uncertainty           -0.035     5.965    
    SLICE_X72Y116        FDRE (Setup_FDRE_C_D)        0.054     6.019    or1200_mult_mac/mul_prod_r_reg[37]
  -------------------------------------------------------------------
                         required time                          6.019    
                         arrival time                          -5.260    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.786ns  (required time - arrival time)
  Source:                 or1200_ctrl/alu_op_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        5.238ns  (logic 3.216ns (61.397%)  route 2.022ns (38.603%))
  Logic Levels:           14  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
                                                      0.000     0.000    clk
    SLICE_X56Y113        net (fo=682, unset)          0.000     0.000    or1200_ctrl/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y113        FDRE (Prop_FDRE_C_Q)         0.156     0.156    or1200_ctrl/alu_op_reg[2]/Q
    SLICE_X70Y117        net (fo=103, unset)          0.712     0.868    or1200_ctrl/O53[2]
    SLICE_X70Y117        LUT5 (Prop_LUT5_I1_O)        0.054     0.922    or1200_ctrl/mul_prod_i_38/O
    SLICE_X70Y114        net (fo=64, unset)           0.375     1.297    or1200_ctrl/or1200_mult_mac/y1
    SLICE_X70Y114        LUT4 (Prop_LUT4_I1_O)        0.104     1.401    or1200_ctrl/mul_prod_i_27/O
    DSP48E2_X12Y44       net (fo=2, unset)            0.275     1.676    or1200_mult_mac/mul_prod__1/mul_prod/B[5]
    DSP48E2_X12Y44       DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[5]_B2_DATA[5])
                                                      0.243     1.919    or1200_mult_mac/mul_prod__1/mul_prod/DSP_A_B_DATA_INST/B2_DATA[5]
    DSP48E2_X12Y44       net (fo=1, routed)           0.000     1.919    or1200_mult_mac/mul_prod__1/mul_prod/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X12Y44       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[5]_B2B1[5])
                                                      0.079     1.998    or1200_mult_mac/mul_prod__1/mul_prod/DSP_PREADD_DATA_INST/B2B1[5]
    DSP48E2_X12Y44       net (fo=1, routed)           0.000     1.998    or1200_mult_mac/mul_prod__1/mul_prod/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X12Y44       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[5]_U[19])
                                                      0.681     2.679    or1200_mult_mac/mul_prod__1/mul_prod/DSP_MULTIPLIER_INST/U[19]
    DSP48E2_X12Y44       net (fo=1, routed)           0.000     2.679    or1200_mult_mac/mul_prod__1/mul_prod/DSP_MULTIPLIER.U<19>
    DSP48E2_X12Y44       DSP_M_DATA (Prop_DSP_M_DATA_U[19]_U_DATA[19])
                                                      0.058     2.737    or1200_mult_mac/mul_prod__1/mul_prod/DSP_M_DATA_INST/U_DATA[19]
    DSP48E2_X12Y44       net (fo=1, routed)           0.000     2.737    or1200_mult_mac/mul_prod__1/mul_prod/DSP_M_DATA.U_DATA<19>
    DSP48E2_X12Y44       DSP_ALU (Prop_DSP_ALU_U_DATA[19]_ALU_OUT[24])
                                                      0.546     3.283    or1200_mult_mac/mul_prod__1/mul_prod/DSP_ALU_INST/ALU_OUT[24]
    DSP48E2_X12Y44       net (fo=1, routed)           0.000     3.283    or1200_mult_mac/mul_prod__1/mul_prod/DSP_ALU.ALU_OUT<24>
    DSP48E2_X12Y44       DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[24]_PCOUT[24])
                                                      0.074     3.357    or1200_mult_mac/mul_prod__1/mul_prod/DSP_OUTPUT_INST/PCOUT[24]
    DSP48E2_X12Y45       net (fo=1, unset)            0.007     3.364    or1200_mult_mac/mul_prod__2/mul_prod/PCIN[24]
    DSP48E2_X12Y45       DSP_ALU (Prop_DSP_ALU_PCIN[24]_ALU_OUT[7])
                                                      0.515     3.879    or1200_mult_mac/mul_prod__2/mul_prod/DSP_ALU_INST/ALU_OUT[7]
    DSP48E2_X12Y45       net (fo=1, routed)           0.000     3.879    or1200_mult_mac/mul_prod__2/mul_prod/DSP_ALU.ALU_OUT<7>
    DSP48E2_X12Y45       DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[7]_P[7])
                                                      0.078     3.957    or1200_mult_mac/mul_prod__2/mul_prod/DSP_OUTPUT_INST/P[7]
    SLICE_X71Y115        net (fo=2, unset)            0.401     4.358    or1200_mult_mac/n_98_mul_prod__2/mul_prod
    SLICE_X71Y115        LUT2 (Prop_LUT2_I0_O)        0.034     4.392    or1200_mult_mac/mul_prod_r[31]_i_10/O
    SLICE_X71Y115        net (fo=1, routed)           0.000     4.392    or1200_mult_mac/n_0_mul_prod_r[31]_i_10
    SLICE_X71Y115        CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.371     4.763    or1200_mult_mac/mul_prod_r_reg[31]_i_2/CO[7]
    SLICE_X71Y116        net (fo=1, unset)            0.000     4.763    or1200_mult_mac/n_0_mul_prod_r_reg[31]_i_2
    SLICE_X71Y116        CARRY8 (Prop_CARRY8_CI_O[4])
                                                      0.142     4.905    or1200_mult_mac/mul_prod_r_reg[39]_i_2/O[4]
    SLICE_X72Y117        net (fo=1, unset)            0.252     5.157    or1200_mult_mac/mul_prod__3[36]
    SLICE_X72Y117        LUT6 (Prop_LUT6_I4_O)        0.081     5.238    or1200_mult_mac/mul_prod_r[36]_i_1/O
    SLICE_X72Y117        net (fo=1, routed)           0.000     5.238    or1200_mult_mac/n_0_mul_prod_r[36]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000    
                                                      0.000     6.000    clk
    SLICE_X72Y117        net (fo=682, unset)          0.000     6.000    or1200_mult_mac/clk
                         clock pessimism              0.000     6.000    
                         clock uncertainty           -0.035     5.965    
    SLICE_X72Y117        FDRE (Setup_FDRE_C_D)        0.059     6.024    or1200_mult_mac/mul_prod_r_reg[36]
  -------------------------------------------------------------------
                         required time                          6.024    
                         arrival time                          -5.238    
  -------------------------------------------------------------------
                         slack                                  0.786    

Slack (MET) :             0.786ns  (required time - arrival time)
  Source:                 or1200_ctrl/alu_op_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        5.235ns  (logic 3.217ns (61.452%)  route 2.018ns (38.548%))
  Logic Levels:           14  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
                                                      0.000     0.000    clk
    SLICE_X56Y113        net (fo=682, unset)          0.000     0.000    or1200_ctrl/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y113        FDRE (Prop_FDRE_C_Q)         0.156     0.156    or1200_ctrl/alu_op_reg[2]/Q
    SLICE_X70Y117        net (fo=103, unset)          0.712     0.868    or1200_ctrl/O53[2]
    SLICE_X70Y117        LUT5 (Prop_LUT5_I1_O)        0.054     0.922    or1200_ctrl/mul_prod_i_38/O
    SLICE_X70Y114        net (fo=64, unset)           0.375     1.297    or1200_ctrl/or1200_mult_mac/y1
    SLICE_X70Y114        LUT4 (Prop_LUT4_I1_O)        0.104     1.401    or1200_ctrl/mul_prod_i_27/O
    DSP48E2_X12Y44       net (fo=2, unset)            0.275     1.676    or1200_mult_mac/mul_prod__1/mul_prod/B[5]
    DSP48E2_X12Y44       DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[5]_B2_DATA[5])
                                                      0.243     1.919    or1200_mult_mac/mul_prod__1/mul_prod/DSP_A_B_DATA_INST/B2_DATA[5]
    DSP48E2_X12Y44       net (fo=1, routed)           0.000     1.919    or1200_mult_mac/mul_prod__1/mul_prod/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X12Y44       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[5]_B2B1[5])
                                                      0.079     1.998    or1200_mult_mac/mul_prod__1/mul_prod/DSP_PREADD_DATA_INST/B2B1[5]
    DSP48E2_X12Y44       net (fo=1, routed)           0.000     1.998    or1200_mult_mac/mul_prod__1/mul_prod/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X12Y44       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[5]_U[19])
                                                      0.681     2.679    or1200_mult_mac/mul_prod__1/mul_prod/DSP_MULTIPLIER_INST/U[19]
    DSP48E2_X12Y44       net (fo=1, routed)           0.000     2.679    or1200_mult_mac/mul_prod__1/mul_prod/DSP_MULTIPLIER.U<19>
    DSP48E2_X12Y44       DSP_M_DATA (Prop_DSP_M_DATA_U[19]_U_DATA[19])
                                                      0.058     2.737    or1200_mult_mac/mul_prod__1/mul_prod/DSP_M_DATA_INST/U_DATA[19]
    DSP48E2_X12Y44       net (fo=1, routed)           0.000     2.737    or1200_mult_mac/mul_prod__1/mul_prod/DSP_M_DATA.U_DATA<19>
    DSP48E2_X12Y44       DSP_ALU (Prop_DSP_ALU_U_DATA[19]_ALU_OUT[24])
                                                      0.546     3.283    or1200_mult_mac/mul_prod__1/mul_prod/DSP_ALU_INST/ALU_OUT[24]
    DSP48E2_X12Y44       net (fo=1, routed)           0.000     3.283    or1200_mult_mac/mul_prod__1/mul_prod/DSP_ALU.ALU_OUT<24>
    DSP48E2_X12Y44       DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[24]_PCOUT[24])
                                                      0.074     3.357    or1200_mult_mac/mul_prod__1/mul_prod/DSP_OUTPUT_INST/PCOUT[24]
    DSP48E2_X12Y45       net (fo=1, unset)            0.007     3.364    or1200_mult_mac/mul_prod__2/mul_prod/PCIN[24]
    DSP48E2_X12Y45       DSP_ALU (Prop_DSP_ALU_PCIN[24]_ALU_OUT[7])
                                                      0.515     3.879    or1200_mult_mac/mul_prod__2/mul_prod/DSP_ALU_INST/ALU_OUT[7]
    DSP48E2_X12Y45       net (fo=1, routed)           0.000     3.879    or1200_mult_mac/mul_prod__2/mul_prod/DSP_ALU.ALU_OUT<7>
    DSP48E2_X12Y45       DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[7]_P[7])
                                                      0.078     3.957    or1200_mult_mac/mul_prod__2/mul_prod/DSP_OUTPUT_INST/P[7]
    SLICE_X71Y115        net (fo=2, unset)            0.401     4.358    or1200_mult_mac/n_98_mul_prod__2/mul_prod
    SLICE_X71Y115        LUT2 (Prop_LUT2_I0_O)        0.034     4.392    or1200_mult_mac/mul_prod_r[31]_i_10/O
    SLICE_X71Y115        net (fo=1, routed)           0.000     4.392    or1200_mult_mac/n_0_mul_prod_r[31]_i_10
    SLICE_X71Y115        CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.371     4.763    or1200_mult_mac/mul_prod_r_reg[31]_i_2/CO[7]
    SLICE_X71Y116        net (fo=1, unset)            0.000     4.763    or1200_mult_mac/n_0_mul_prod_r_reg[31]_i_2
    SLICE_X71Y116        CARRY8 (Prop_CARRY8_CI_O[6])
                                                      0.139     4.902    or1200_mult_mac/mul_prod_r_reg[39]_i_2/O[6]
    SLICE_X72Y116        net (fo=1, unset)            0.248     5.150    or1200_mult_mac/mul_prod__3[38]
    SLICE_X72Y116        LUT6 (Prop_LUT6_I4_O)        0.085     5.235    or1200_mult_mac/mul_prod_r[38]_i_1/O
    SLICE_X72Y116        net (fo=1, routed)           0.000     5.235    or1200_mult_mac/n_0_mul_prod_r[38]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000    
                                                      0.000     6.000    clk
    SLICE_X72Y116        net (fo=682, unset)          0.000     6.000    or1200_mult_mac/clk
                         clock pessimism              0.000     6.000    
                         clock uncertainty           -0.035     5.965    
    SLICE_X72Y116        FDRE (Setup_FDRE_C_D)        0.056     6.021    or1200_mult_mac/mul_prod_r_reg[38]
  -------------------------------------------------------------------
                         required time                          6.021    
                         arrival time                          -5.235    
  -------------------------------------------------------------------
                         slack                                  0.786    

Slack (MET) :             0.788ns  (required time - arrival time)
  Source:                 or1200_ctrl/alu_op_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        5.219ns  (logic 2.866ns (54.915%)  route 2.353ns (45.085%))
  Logic Levels:           12  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1 LUT5=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
                                                      0.000     0.000    clk
    SLICE_X56Y113        net (fo=682, unset)          0.000     0.000    or1200_ctrl/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y113        FDRE (Prop_FDRE_C_Q)         0.156     0.156    or1200_ctrl/alu_op_reg[2]/Q
    SLICE_X70Y117        net (fo=103, unset)          0.712     0.868    or1200_ctrl/O53[2]
    SLICE_X70Y117        LUT5 (Prop_LUT5_I1_O)        0.054     0.922    or1200_ctrl/mul_prod_i_38/O
    SLICE_X70Y114        net (fo=64, unset)           0.375     1.297    or1200_ctrl/or1200_mult_mac/y1
    SLICE_X70Y114        LUT4 (Prop_LUT4_I1_O)        0.104     1.401    or1200_ctrl/mul_prod_i_27/O
    DSP48E2_X12Y44       net (fo=2, unset)            0.275     1.676    or1200_mult_mac/mul_prod__1/mul_prod/B[5]
    DSP48E2_X12Y44       DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[5]_B2_DATA[5])
                                                      0.243     1.919    or1200_mult_mac/mul_prod__1/mul_prod/DSP_A_B_DATA_INST/B2_DATA[5]
    DSP48E2_X12Y44       net (fo=1, routed)           0.000     1.919    or1200_mult_mac/mul_prod__1/mul_prod/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X12Y44       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[5]_B2B1[5])
                                                      0.079     1.998    or1200_mult_mac/mul_prod__1/mul_prod/DSP_PREADD_DATA_INST/B2B1[5]
    DSP48E2_X12Y44       net (fo=1, routed)           0.000     1.998    or1200_mult_mac/mul_prod__1/mul_prod/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X12Y44       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[5]_U[19])
                                                      0.681     2.679    or1200_mult_mac/mul_prod__1/mul_prod/DSP_MULTIPLIER_INST/U[19]
    DSP48E2_X12Y44       net (fo=1, routed)           0.000     2.679    or1200_mult_mac/mul_prod__1/mul_prod/DSP_MULTIPLIER.U<19>
    DSP48E2_X12Y44       DSP_M_DATA (Prop_DSP_M_DATA_U[19]_U_DATA[19])
                                                      0.058     2.737    or1200_mult_mac/mul_prod__1/mul_prod/DSP_M_DATA_INST/U_DATA[19]
    DSP48E2_X12Y44       net (fo=1, routed)           0.000     2.737    or1200_mult_mac/mul_prod__1/mul_prod/DSP_M_DATA.U_DATA<19>
    DSP48E2_X12Y44       DSP_ALU (Prop_DSP_ALU_U_DATA[19]_ALU_OUT[19])
                                                      0.557     3.294    or1200_mult_mac/mul_prod__1/mul_prod/DSP_ALU_INST/ALU_OUT[19]
    DSP48E2_X12Y44       net (fo=1, routed)           0.000     3.294    or1200_mult_mac/mul_prod__1/mul_prod/DSP_ALU.ALU_OUT<19>
    DSP48E2_X12Y44       DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[19]_PCOUT[19])
                                                      0.071     3.365    or1200_mult_mac/mul_prod__1/mul_prod/DSP_OUTPUT_INST/PCOUT[19]
    DSP48E2_X12Y45       net (fo=1, unset)            0.002     3.367    or1200_mult_mac/mul_prod__2/mul_prod/PCIN[19]
    DSP48E2_X12Y45       DSP_ALU (Prop_DSP_ALU_PCIN[19]_ALU_OUT[3])
                                                      0.492     3.859    or1200_mult_mac/mul_prod__2/mul_prod/DSP_ALU_INST/ALU_OUT[3]
    DSP48E2_X12Y45       net (fo=1, routed)           0.000     3.859    or1200_mult_mac/mul_prod__2/mul_prod/DSP_ALU.ALU_OUT<3>
    DSP48E2_X12Y45       DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[3]_P[3])
                                                      0.110     3.969    or1200_mult_mac/mul_prod__2/mul_prod/DSP_OUTPUT_INST/P[3]
    SLICE_X71Y114        net (fo=2, unset)            0.550     4.519    or1200_mult_mac/n_102_mul_prod__2/mul_prod
    SLICE_X71Y114        CARRY8 (Prop_CARRY8_DI[4]_O[5])
                                                      0.161     4.680    or1200_mult_mac/mul_prod_r_reg[23]_i_2/O[5]
    SLICE_X68Y113        net (fo=1, unset)            0.439     5.119    or1200_mult_mac/mul_prod__3[21]
    SLICE_X68Y113        LUT5 (Prop_LUT5_I3_O)        0.100     5.219    or1200_mult_mac/mul_prod_r[21]_i_1/O
    SLICE_X68Y113        net (fo=1, routed)           0.000     5.219    or1200_mult_mac/n_0_mul_prod_r[21]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000    
                                                      0.000     6.000    clk
    SLICE_X68Y113        net (fo=682, unset)          0.000     6.000    or1200_mult_mac/clk
                         clock pessimism              0.000     6.000    
                         clock uncertainty           -0.035     5.965    
    SLICE_X68Y113        FDRE (Setup_FDRE_C_D)        0.042     6.007    or1200_mult_mac/mul_prod_r_reg[21]
  -------------------------------------------------------------------
                         required time                          6.007    
                         arrival time                          -5.219    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.792ns  (required time - arrival time)
  Source:                 or1200_ctrl/alu_op_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        5.227ns  (logic 3.214ns (61.488%)  route 2.013ns (38.512%))
  Logic Levels:           15  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
                                                      0.000     0.000    clk
    SLICE_X56Y113        net (fo=682, unset)          0.000     0.000    or1200_ctrl/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y113        FDRE (Prop_FDRE_C_Q)         0.156     0.156    or1200_ctrl/alu_op_reg[2]/Q
    SLICE_X70Y117        net (fo=103, unset)          0.712     0.868    or1200_ctrl/O53[2]
    SLICE_X70Y117        LUT5 (Prop_LUT5_I1_O)        0.054     0.922    or1200_ctrl/mul_prod_i_38/O
    SLICE_X70Y114        net (fo=64, unset)           0.375     1.297    or1200_ctrl/or1200_mult_mac/y1
    SLICE_X70Y114        LUT4 (Prop_LUT4_I1_O)        0.104     1.401    or1200_ctrl/mul_prod_i_27/O
    DSP48E2_X12Y44       net (fo=2, unset)            0.275     1.676    or1200_mult_mac/mul_prod__1/mul_prod/B[5]
    DSP48E2_X12Y44       DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[5]_B2_DATA[5])
                                                      0.243     1.919    or1200_mult_mac/mul_prod__1/mul_prod/DSP_A_B_DATA_INST/B2_DATA[5]
    DSP48E2_X12Y44       net (fo=1, routed)           0.000     1.919    or1200_mult_mac/mul_prod__1/mul_prod/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X12Y44       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[5]_B2B1[5])
                                                      0.079     1.998    or1200_mult_mac/mul_prod__1/mul_prod/DSP_PREADD_DATA_INST/B2B1[5]
    DSP48E2_X12Y44       net (fo=1, routed)           0.000     1.998    or1200_mult_mac/mul_prod__1/mul_prod/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X12Y44       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[5]_U[19])
                                                      0.681     2.679    or1200_mult_mac/mul_prod__1/mul_prod/DSP_MULTIPLIER_INST/U[19]
    DSP48E2_X12Y44       net (fo=1, routed)           0.000     2.679    or1200_mult_mac/mul_prod__1/mul_prod/DSP_MULTIPLIER.U<19>
    DSP48E2_X12Y44       DSP_M_DATA (Prop_DSP_M_DATA_U[19]_U_DATA[19])
                                                      0.058     2.737    or1200_mult_mac/mul_prod__1/mul_prod/DSP_M_DATA_INST/U_DATA[19]
    DSP48E2_X12Y44       net (fo=1, routed)           0.000     2.737    or1200_mult_mac/mul_prod__1/mul_prod/DSP_M_DATA.U_DATA<19>
    DSP48E2_X12Y44       DSP_ALU (Prop_DSP_ALU_U_DATA[19]_ALU_OUT[24])
                                                      0.546     3.283    or1200_mult_mac/mul_prod__1/mul_prod/DSP_ALU_INST/ALU_OUT[24]
    DSP48E2_X12Y44       net (fo=1, routed)           0.000     3.283    or1200_mult_mac/mul_prod__1/mul_prod/DSP_ALU.ALU_OUT<24>
    DSP48E2_X12Y44       DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[24]_PCOUT[24])
                                                      0.074     3.357    or1200_mult_mac/mul_prod__1/mul_prod/DSP_OUTPUT_INST/PCOUT[24]
    DSP48E2_X12Y45       net (fo=1, unset)            0.007     3.364    or1200_mult_mac/mul_prod__2/mul_prod/PCIN[24]
    DSP48E2_X12Y45       DSP_ALU (Prop_DSP_ALU_PCIN[24]_ALU_OUT[7])
                                                      0.515     3.879    or1200_mult_mac/mul_prod__2/mul_prod/DSP_ALU_INST/ALU_OUT[7]
    DSP48E2_X12Y45       net (fo=1, routed)           0.000     3.879    or1200_mult_mac/mul_prod__2/mul_prod/DSP_ALU.ALU_OUT<7>
    DSP48E2_X12Y45       DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[7]_P[7])
                                                      0.078     3.957    or1200_mult_mac/mul_prod__2/mul_prod/DSP_OUTPUT_INST/P[7]
    SLICE_X71Y115        net (fo=2, unset)            0.401     4.358    or1200_mult_mac/n_98_mul_prod__2/mul_prod
    SLICE_X71Y115        LUT2 (Prop_LUT2_I0_O)        0.034     4.392    or1200_mult_mac/mul_prod_r[31]_i_10/O
    SLICE_X71Y115        net (fo=1, routed)           0.000     4.392    or1200_mult_mac/n_0_mul_prod_r[31]_i_10
    SLICE_X71Y115        CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.371     4.763    or1200_mult_mac/mul_prod_r_reg[31]_i_2/CO[7]
    SLICE_X71Y116        net (fo=1, unset)            0.000     4.763    or1200_mult_mac/n_0_mul_prod_r_reg[31]_i_2
    SLICE_X71Y116        CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.043     4.806    or1200_mult_mac/mul_prod_r_reg[39]_i_2/CO[7]
    SLICE_X71Y117        net (fo=1, unset)            0.000     4.806    or1200_mult_mac/n_0_mul_prod_r_reg[39]_i_2
    SLICE_X71Y117        CARRY8 (Prop_CARRY8_CI_O[2])
                                                      0.096     4.902    or1200_mult_mac/mul_prod_r_reg[47]_i_2/O[2]
    SLICE_X72Y118        net (fo=1, unset)            0.243     5.145    or1200_mult_mac/mul_prod__3[42]
    SLICE_X72Y118        LUT6 (Prop_LUT6_I4_O)        0.082     5.227    or1200_mult_mac/mul_prod_r[42]_i_1/O
    SLICE_X72Y118        net (fo=1, routed)           0.000     5.227    or1200_mult_mac/n_0_mul_prod_r[42]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000    
                                                      0.000     6.000    clk
    SLICE_X72Y118        net (fo=682, unset)          0.000     6.000    or1200_mult_mac/clk
                         clock pessimism              0.000     6.000    
                         clock uncertainty           -0.035     5.965    
    SLICE_X72Y118        FDRE (Setup_FDRE_C_D)        0.054     6.019    or1200_mult_mac/mul_prod_r_reg[42]
  -------------------------------------------------------------------
                         required time                          6.019    
                         arrival time                          -5.227    
  -------------------------------------------------------------------
                         slack                                  0.792    




