/* This file has been automatically generated, you must _NOT_ edit it directly. (Sun Dec 18 23:30:37 2011) */
#include "x86_architecture.hpp"
const char *X86Architecture::m_Mnemonic[0x371] =
{
  "aaa",
  "aad",
  "aam",
  "aas",
  "adc",
  "add",
  "aesdec",
  "aesdeclast",
  "aesenc",
  "aesenclast",
  "aesimc",
  "aeskeygenassist",
  "altinst",
  "and",
  "andn",
  "arpl",
  "bb0_reset",
  "bb1_reset",
  "bextr",
  "blendpd",
  "blendps",
  "blendvpd",
  "blendvps",
  "blendw",
  "blsi",
  "blsmsk",
  "blsr",
  "bound",
  "bsf",
  "bsr",
  "bswap",
  "bt",
  "btc",
  "btr",
  "bts",
  "bzhi",
  "call",
  "cbw",
  "cdq",
  "cdqe",
  "clc",
  "cld",
  "clflush",
  "clgi",
  "cli",
  "clts",
  "cmc",
  "cmovb",
  "cmovbe",
  "cmovl",
  "cmovle",
  "cmovnb",
  "cmovnbe",
  "cmovnl",
  "cmovnle",
  "cmovno",
  "cmovnp",
  "cmovns",
  "cmovnz",
  "cmovo",
  "cmovp",
  "cmovs",
  "cmovz",
  "cmp",
  "cmps",
  "cmpxchg",
  "cmpxchg16b",
  "cmpxchg8b",
  "cpu_read",
  "cpu_write",
  "cpuid",
  "cqo",
  "crc32",
  "cvtpd2pi",
  "cvtpi2pd",
  "cvtpi2ps",
  "cvtps2pi",
  "cvttpd2pi",
  "cvttps2pi",
  "cwd",
  "cwde",
  "daa",
  "das",
  "dec",
  "div",
  "dmint",
  "dppd",
  "dpps",
  "emms",
  "enter",
  "extractps",
  "extrq",
  "f2xm1",
  "f4x4",
  "fabs",
  "fadd",
  "faddp",
  "fbld",
  "fbstp",
  "fchs",
  "fcmovb",
  "fcmovbe",
  "fcmove",
  "fcmovnb",
  "fcmovnbe",
  "fcmovne",
  "fcmovnu",
  "fcmovu",
  "fcom",
  "fcomi",
  "fcomip",
  "fcomp",
  "fcompp",
  "fcos",
  "fdecstp",
  "fdiv",
  "fdivp",
  "fdivr",
  "fdivrp",
  "femms",
  "ffree",
  "fiadd",
  "ficom",
  "ficomp",
  "fidiv",
  "fidivr",
  "fild",
  "fimul",
  "fincstp",
  "fist",
  "fistp",
  "fisttp",
  "fisub",
  "fisubr",
  "fld",
  "fld1",
  "fldcw",
  "fldenv",
  "fldl2t",
  "fldlde",
  "fldlg2",
  "fldln2",
  "fldpi",
  "fldz",
  "fmul",
  "fmulp",
  "fnclex",
  "fndisi",
  "fneni",
  "fninit",
  "fnop",
  "fnsetpm",
  "fnstsw",
  "fpatan",
  "fprem",
  "fprem1",
  "fptan",
  "frichop",
  "frinear",
  "frint2",
  "frndint",
  "frstor",
  "frstpm",
  "fsave",
  "fsbp0",
  "fsbp1",
  "fsbp2",
  "fscale",
  "fsin",
  "fsincos",
  "fsqrt",
  "fst",
  "fstcw",
  "fstdw",
  "fstenv",
  "fstp",
  "fstsg",
  "fstsw",
  "fsub",
  "fsubp",
  "fsubr",
  "fsubrp",
  "ftst",
  "ftstp",
  "fucom",
  "fucomi",
  "fucomip",
  "fucomp",
  "fucompp",
  "fxam",
  "fxch",
  "fxrstor",
  "fxsave",
  "fxtract",
  "fyl2x",
  "fyl2xp1",
  "getsec",
  "hint_nop",
  "hlt",
  "ibts",
  "icebp",
  "idiv",
  "imul",
  "in",
  "inc",
  "ins",
  "insertps",
  "int",
  "into",
  "invd",
  "invept",
  "invlpg",
  "invlpga",
  "invpcid",
  "invvpid",
  "iret",
  "jb",
  "jbe",
  "jcxz",
  "jecxz",
  "jl",
  "jle",
  "jmp",
  "jmpe",
  "jnb",
  "jnbe",
  "jnl",
  "jnle",
  "jno",
  "jnp",
  "jns",
  "jnz",
  "jo",
  "jp",
  "jrcxz",
  "js",
  "jz",
  "lahf",
  "lar",
  "lds",
  "lea",
  "leave",
  "les",
  "lfence",
  "lfs",
  "lgdt",
  "lgs",
  "lidt",
  "lldt",
  "lmsw",
  "loadall",
  "lods",
  "loop",
  "loopnz",
  "loopz",
  "lsl",
  "lss",
  "ltr",
  "lzcnt",
  "maskmovq",
  "mfence",
  "monitor",
  "montmul",
  "mov",
  "movbe",
  "movd",
  "movdq2q",
  "movntdqa",
  "movnti",
  "movntq",
  "movntsd",
  "movntss",
  "movq",
  "movq2dq",
  "movs",
  "movsx",
  "movzx",
  "mpsadbw",
  "mul",
  "mulx",
  "mwait",
  "neg",
  "nop",
  "not",
  "or",
  "out",
  "outs",
  "pabsb",
  "pabsd",
  "pabsw",
  "packssdw",
  "packsswb",
  "packusdw",
  "packuswb",
  "paddb",
  "paddd",
  "paddq",
  "paddsb",
  "paddsw",
  "paddusb",
  "paddusw",
  "paddw",
  "palignr",
  "pand",
  "pandn",
  "pavgb",
  "pavgusb",
  "pavgw",
  "pblendvb",
  "pclmulqdq",
  "pcmpeqb",
  "pcmpeqd",
  "pcmpeqq",
  "pcmpeqw",
  "pcmpestri",
  "pcmpestrm",
  "pcmpgtb",
  "pcmpgtd",
  "pcmpgtq",
  "pcmpgtw",
  "pcmpistri",
  "pcmpistrm",
  "pd2id",
  "pdep",
  "pext",
  "pextrb",
  "pextrd",
  "pextrw",
  "pf2iw",
  "pfacc",
  "pfadd",
  "pfcmge",
  "pfcmpeq",
  "pfcmpgt",
  "pfmax",
  "pfmin",
  "pfmul",
  "pfnacc",
  "pfpnacc",
  "pfrcp",
  "pfrcpit1",
  "pfrcpit2",
  "pfrcpv",
  "pfrsqit1",
  "pfrsqrt",
  "pfrsqrtv",
  "pfsub",
  "pfsubr",
  "phaddd",
  "phaddsw",
  "phaddw",
  "phminposuw",
  "phsubd",
  "phsubsw",
  "phsubw",
  "pi2fd",
  "pi2fw",
  "pinsrb",
  "pinsrd",
  "pinsrw",
  "pmaddubsw",
  "pmaddwd",
  "pmaxsb",
  "pmaxsd",
  "pmaxsw",
  "pmaxub",
  "pmaxud",
  "pmaxuw",
  "pminsb",
  "pminsd",
  "pminsw",
  "pminub",
  "pminud",
  "pminuw",
  "pmovmskb",
  "pmovsxbd",
  "pmovsxbq",
  "pmovsxbw",
  "pmovsxdq",
  "pmovsxwd",
  "pmovsxwq",
  "pmovzxbd",
  "pmovzxbq",
  "pmovzxbw",
  "pmovzxdq",
  "pmovzxwd",
  "pmovzxwq",
  "pmuldq",
  "pmulhrsw",
  "pmulhrw",
  "pmulhuw",
  "pmulhw",
  "pmulld",
  "pmullw",
  "pmuludq",
  "pop",
  "popa",
  "popad",
  "popcnt",
  "popf",
  "por",
  "prefetch",
  "prefetchw",
  "psadbw",
  "pshufb",
  "pshufw",
  "psignb",
  "psignd",
  "psignw",
  "pslld",
  "psllq",
  "psllw",
  "psrad",
  "psraw",
  "psrld",
  "psrlq",
  "psrlw",
  "psubb",
  "psubd",
  "psubq",
  "psubsb",
  "psubsw",
  "psubusb",
  "psubusw",
  "psubw",
  "pswapd",
  "ptest",
  "punpckhbw",
  "punpckhdq",
  "punpckhwd",
  "punpcklbw",
  "punpckldq",
  "push",
  "pusha",
  "pushad",
  "pushf",
  "pxor",
  "rcl",
  "rcr",
  "rdfsbase",
  "rdgsbase",
  "rdm",
  "rdmsr",
  "rdpmc",
  "rdshr",
  "rdtsc",
  "rdtscp",
  "ret",
  "retf",
  "rol",
  "ror",
  "rorx",
  "roundpd",
  "roundps",
  "roundsd",
  "roundss",
  "rsm",
  "sahf",
  "sal",
  "salc",
  "sar",
  "sarx",
  "sbb",
  "scas",
  "setb",
  "setbe",
  "setl",
  "setle",
  "setnb",
  "setnbe",
  "setnl",
  "setnle",
  "setno",
  "setnp",
  "setns",
  "setnz",
  "seto",
  "setp",
  "sets",
  "setz",
  "sfence",
  "sgdt",
  "shl",
  "shld",
  "shlx",
  "shr",
  "shrd",
  "shrx",
  "sidt",
  "skinit",
  "sldt",
  "smint",
  "smsw",
  "stc",
  "std",
  "stgi",
  "sti",
  "stos",
  "str",
  "sub",
  "swapgs",
  "syscall",
  "sysenter",
  "sysexit",
  "sysret",
  "test",
  "tzcnt",
  "ud",
  "ud1",
  "ud2",
  "umov",
  "vaddpd",
  "vaddps",
  "vaddsd",
  "vaddss",
  "vaddsubps",
  "vaesdec",
  "vaesdeclast",
  "vaesenc",
  "vaesenclast",
  "vaesimc",
  "vaeskeygenassist",
  "vandnpd",
  "vandnps",
  "vandpd",
  "vandps",
  "vblendpd",
  "vblendps",
  "vblendvpd",
  "vblendvps",
  "vblendw",
  "vbroadcastf128",
  "vbroadcasti128",
  "vbroadcastsd",
  "vbroadcastss",
  "vcmpgtd",
  "vcomisd",
  "vcomiss",
  "vcvtdq2pd",
  "vcvtdq2ps",
  "vcvtpd2dq",
  "vcvtpd2ps",
  "vcvtph2ps",
  "vcvtps2dq",
  "vcvtps2pd",
  "vcvtps2ph",
  "vcvtsd2si",
  "vcvtsd2ss",
  "vcvtsi2sd",
  "vcvtsi2ss",
  "vcvtss2sd",
  "vcvtss2si",
  "vcvttpd2dq",
  "vcvttps2dq",
  "vcvttsd2si",
  "vcvttss2si",
  "vdivpd",
  "vdivps",
  "vdivsd",
  "vdivss",
  "vdppd",
  "vdpps",
  "verr",
  "verw",
  "vextractf128",
  "vextracti128",
  "vextractps",
  "vfmadd132pd",
  "vfmadd132ps",
  "vfmadd132sd",
  "vfmadd132ss",
  "vfmadd213pd",
  "vfmadd213ps",
  "vfmadd213sd",
  "vfmadd213ss",
  "vfmadd231pd",
  "vfmadd231ps",
  "vfmadd231sd",
  "vfmadd231ss",
  "vfmaddsub132pd",
  "vfmaddsub132ps",
  "vfmaddsub213pd",
  "vfmaddsub213ps",
  "vfmaddsub231pd",
  "vfmaddsub231ps",
  "vfmsub132pd",
  "vfmsub132ps",
  "vfmsub132sd",
  "vfmsub132ss",
  "vfmsub213pd",
  "vfmsub213ps",
  "vfmsub213sd",
  "vfmsub213ss",
  "vfmsub231pd",
  "vfmsub231ps",
  "vfmsub231sd",
  "vfmsub231ss",
  "vfmsubadd132pd",
  "vfmsubadd132ps",
  "vfmsubadd213pd",
  "vfmsubadd213ps",
  "vfmsubadd231pd",
  "vfmsubadd231ps",
  "vfnmadd132pd",
  "vfnmadd132ps",
  "vfnmadd132sd",
  "vfnmadd132ss",
  "vfnmadd213pd",
  "vfnmadd213ps",
  "vfnmadd213sd",
  "vfnmadd213ss",
  "vfnmadd231pd",
  "vfnmadd231ps",
  "vfnmadd231sd",
  "vfnmadd231ss",
  "vfnmsub132pd",
  "vfnmsub132ps",
  "vfnmsub132sd",
  "vfnmsub132ss",
  "vfnmsub213pd",
  "vfnmsub213ps",
  "vfnmsub213sd",
  "vfnmsub213ss",
  "vfnmsub231pd",
  "vfnmsub231ps",
  "vfnmsub231sd",
  "vfnmsub231ss",
  "vhaddpd",
  "vhaddps",
  "vhsubpd",
  "vhsubps",
  "vinsertf128",
  "vinserti128",
  "vinsertps",
  "vlddqu",
  "vldmxcsr",
  "vmaskmovdqu",
  "vmaskmovpd",
  "vmaskmovps",
  "vmaxpd",
  "vmaxps",
  "vmaxsd",
  "vmaxss",
  "vmcall",
  "vmclear",
  "vminpd",
  "vminps",
  "vminsd",
  "vminss",
  "vmlaunch",
  "vmload",
  "vmmcall",
  "vmodqa",
  "vmovapd",
  "vmovaps",
  "vmovd",
  "vmovddup",
  "vmovdqa",
  "vmovdqu",
  "vmovhpd",
  "vmovhps",
  "vmovlpd",
  "vmovlps",
  "vmovmskpd",
  "vmovmskps",
  "vmovntdq",
  "vmovntdqa",
  "vmovntpd",
  "vmovntps",
  "vmovq",
  "vmovsd",
  "vmovshdup",
  "vmovsldup",
  "vmovss",
  "vmovupd",
  "vmovups",
  "vmpsadbw",
  "vmptrld",
  "vmptrst",
  "vmread",
  "vmresume",
  "vmrun",
  "vmsave",
  "vmulpd",
  "vmulps",
  "vmulsd",
  "vmulss",
  "vmwrite",
  "vmxoff",
  "vmxon",
  "vorpd",
  "vorps",
  "vpabsb",
  "vpabsd",
  "vpabsw",
  "vpackssdw",
  "vpacksswb",
  "vpackusdw",
  "vpackuswb",
  "vpaddb",
  "vpaddd",
  "vpaddq",
  "vpaddsb",
  "vpaddsw",
  "vpaddusb",
  "vpaddusw",
  "vpaddw",
  "vpalignr",
  "vpand",
  "vpandn",
  "vpavgb",
  "vpavgw",
  "vpblendd",
  "vpblendvp",
  "vpbroadcastb",
  "vpbroadcastd",
  "vpbroadcastq",
  "vpbroadcastw",
  "vpclmulqdq",
  "vpcmpeqb",
  "vpcmpeqd",
  "vpcmpeqq",
  "vpcmpeqw",
  "vpcmpestri",
  "vpcmpestrm",
  "vpcmpgtb",
  "vpcmpgtq",
  "vpcmpgtw",
  "vpcmpistri",
  "vpcmpistrm",
  "vperm2f128",
  "vperm2i128",
  "vpermd",
  "vpermilpd",
  "vpermilps",
  "vpermps",
  "vpermq",
  "vpextrb",
  "vpextrd",
  "vpextrw",
  "vpgatherdd",
  "vpgatherdpd",
  "vpgatherdps",
  "vpgatherdq",
  "vpgatherqd",
  "vpgatherqpd",
  "vpgatherqps",
  "vpgatherqq",
  "vphaddd",
  "vphaddsw",
  "vphaddw",
  "vphminposuw",
  "vphsubd",
  "vphsubsw",
  "vphsubw",
  "vpinsrb",
  "vpinsrd",
  "vpinsrw",
  "vpmaddubsw",
  "vpmaddwd",
  "vpmaskmovd",
  "vpmaskmovq",
  "vpmaxsb",
  "vpmaxsd",
  "vpmaxsw",
  "vpmaxub",
  "vpmaxud",
  "vpmaxuw",
  "vpminsb",
  "vpminsd",
  "vpminsw",
  "vpminub",
  "vpminud",
  "vpminuw",
  "vpmovmskb",
  "vpmovsxbd",
  "vpmovsxbq",
  "vpmovsxbw",
  "vpmovsxdq",
  "vpmovsxwd",
  "vpmovsxwq",
  "vpmovzxbd",
  "vpmovzxbq",
  "vpmovzxbw",
  "vpmovzxdq",
  "vpmovzxwd",
  "vpmovzxwq",
  "vpmuldq",
  "vpmulhrsw",
  "vpmulhuw",
  "vpmulhw",
  "vpmulld",
  "vpmullw",
  "vpmuludq",
  "vpor",
  "vpsadbw",
  "vpshufb",
  "vpshufd",
  "vpshufhw",
  "vpshuflw",
  "vpsignb",
  "vpsignd",
  "vpsignw",
  "vpsllvd",
  "vpsllvq",
  "vpsllw",
  "vpsrad",
  "vpsravd",
  "vpsraw",
  "vpsrld",
  "vpsrlvd",
  "vpsrlvq",
  "vpsrlw",
  "vpsubb",
  "vpsubd",
  "vpsubq",
  "vpsubsb",
  "vpsubsw",
  "vpsubusb",
  "vpsubusw",
  "vpsubw",
  "vptest",
  "vpunpckhbw",
  "vpunpckhdq",
  "vpunpckhqdq",
  "vpunpckhwd",
  "vpunpcklqdq",
  "vpunpcklwd",
  "vpupcklbw",
  "vpupckldq",
  "vpxor",
  "vrcpps",
  "vrcpss",
  "vroundpd",
  "vroundps",
  "vroundsd",
  "vroundss",
  "vrsqrtps",
  "vrsqrtss",
  "vshufpd",
  "vshufps",
  "vsplld",
  "vspllq",
  "vsqrtps",
  "vsqrtpsd",
  "vsqrtsd",
  "vsqrtss",
  "vstmxcsr",
  "vsubpd",
  "vsubps",
  "vsubsd",
  "vsubss",
  "vtestpd",
  "vtestps",
  "vucomisd",
  "vucomiss",
  "vunpckhpd",
  "vunpckhps",
  "vunpcklpd",
  "vunpcklps",
  "vxorpd",
  "vxorps",
  "vzeroupper",
  "wbindvd",
  "wrfsbase",
  "wrgsbase",
  "wrmsr",
  "wrshr",
  "xadd",
  "xbts",
  "xchg",
  "xcrypt",
  "xgetbv",
  "xlat",
  "xor",
  "xrstor",
  "xsave",
  "xsaveopt",
  "xsetbv",
  "xsha",
  "xstore"
};
const X86Architecture::TDisassembler X86Architecture::m_Table1[0x100] =
{
  &X86Architecture::Opcode1_00,
  &X86Architecture::Opcode1_01,
  &X86Architecture::Opcode1_02,
  &X86Architecture::Opcode1_03,
  &X86Architecture::Opcode1_04,
  &X86Architecture::Opcode1_05,
  &X86Architecture::Opcode1_06,
  &X86Architecture::Opcode1_07,
  &X86Architecture::Opcode1_08,
  &X86Architecture::Opcode1_09,
  &X86Architecture::Opcode1_0a,
  &X86Architecture::Opcode1_0b,
  &X86Architecture::Opcode1_0c,
  &X86Architecture::Opcode1_0d,
  &X86Architecture::Opcode1_0e,
  &X86Architecture::Opcode1_0f,
  &X86Architecture::Opcode1_10,
  &X86Architecture::Opcode1_11,
  &X86Architecture::Opcode1_12,
  &X86Architecture::Opcode1_13,
  &X86Architecture::Opcode1_14,
  &X86Architecture::Opcode1_15,
  &X86Architecture::Opcode1_16,
  &X86Architecture::Opcode1_17,
  &X86Architecture::Opcode1_18,
  &X86Architecture::Opcode1_19,
  &X86Architecture::Opcode1_1a,
  &X86Architecture::Opcode1_1b,
  &X86Architecture::Opcode1_1c,
  &X86Architecture::Opcode1_1d,
  &X86Architecture::Opcode1_1e,
  &X86Architecture::Opcode1_1f,
  &X86Architecture::Opcode1_20,
  &X86Architecture::Opcode1_21,
  &X86Architecture::Opcode1_22,
  &X86Architecture::Opcode1_23,
  &X86Architecture::Opcode1_24,
  &X86Architecture::Opcode1_25,
  &X86Architecture::Opcode1_26,
  &X86Architecture::Opcode1_27,
  &X86Architecture::Opcode1_28,
  &X86Architecture::Opcode1_29,
  &X86Architecture::Opcode1_2a,
  &X86Architecture::Opcode1_2b,
  &X86Architecture::Opcode1_2c,
  &X86Architecture::Opcode1_2d,
  &X86Architecture::Opcode1_2e,
  &X86Architecture::Opcode1_2f,
  &X86Architecture::Opcode1_30,
  &X86Architecture::Opcode1_31,
  &X86Architecture::Opcode1_32,
  &X86Architecture::Opcode1_33,
  &X86Architecture::Opcode1_34,
  &X86Architecture::Opcode1_35,
  &X86Architecture::Opcode1_36,
  &X86Architecture::Opcode1_37,
  &X86Architecture::Opcode1_38,
  &X86Architecture::Opcode1_39,
  &X86Architecture::Opcode1_3a,
  &X86Architecture::Opcode1_3b,
  &X86Architecture::Opcode1_3c,
  &X86Architecture::Opcode1_3d,
  &X86Architecture::Opcode1_3e,
  &X86Architecture::Opcode1_3f,
  &X86Architecture::Opcode1_40,
  &X86Architecture::Opcode1_41,
  &X86Architecture::Opcode1_42,
  &X86Architecture::Opcode1_43,
  &X86Architecture::Opcode1_44,
  &X86Architecture::Opcode1_45,
  &X86Architecture::Opcode1_46,
  &X86Architecture::Opcode1_47,
  &X86Architecture::Opcode1_48,
  &X86Architecture::Opcode1_49,
  &X86Architecture::Opcode1_4a,
  &X86Architecture::Opcode1_4b,
  &X86Architecture::Opcode1_4c,
  &X86Architecture::Opcode1_4d,
  &X86Architecture::Opcode1_4e,
  &X86Architecture::Opcode1_4f,
  &X86Architecture::Opcode1_50,
  &X86Architecture::Opcode1_51,
  &X86Architecture::Opcode1_52,
  &X86Architecture::Opcode1_53,
  &X86Architecture::Opcode1_54,
  &X86Architecture::Opcode1_55,
  &X86Architecture::Opcode1_56,
  &X86Architecture::Opcode1_57,
  &X86Architecture::Opcode1_58,
  &X86Architecture::Opcode1_59,
  &X86Architecture::Opcode1_5a,
  &X86Architecture::Opcode1_5b,
  &X86Architecture::Opcode1_5c,
  &X86Architecture::Opcode1_5d,
  &X86Architecture::Opcode1_5e,
  &X86Architecture::Opcode1_5f,
  &X86Architecture::Opcode1_60,
  &X86Architecture::Opcode1_61,
  &X86Architecture::Opcode1_62,
  &X86Architecture::Opcode1_63,
  &X86Architecture::Opcode1_64,
  &X86Architecture::Opcode1_65,
  &X86Architecture::Opcode1_66,
  &X86Architecture::Opcode1_67,
  &X86Architecture::Opcode1_68,
  &X86Architecture::Opcode1_69,
  &X86Architecture::Opcode1_6a,
  &X86Architecture::Opcode1_6b,
  &X86Architecture::Opcode1_6c,
  &X86Architecture::Opcode1_6d,
  &X86Architecture::Opcode1_6e,
  &X86Architecture::Opcode1_6f,
  &X86Architecture::Opcode1_70,
  &X86Architecture::Opcode1_71,
  &X86Architecture::Opcode1_72,
  &X86Architecture::Opcode1_73,
  &X86Architecture::Opcode1_74,
  &X86Architecture::Opcode1_75,
  &X86Architecture::Opcode1_76,
  &X86Architecture::Opcode1_77,
  &X86Architecture::Opcode1_78,
  &X86Architecture::Opcode1_79,
  &X86Architecture::Opcode1_7a,
  &X86Architecture::Opcode1_7b,
  &X86Architecture::Opcode1_7c,
  &X86Architecture::Opcode1_7d,
  &X86Architecture::Opcode1_7e,
  &X86Architecture::Opcode1_7f,
  &X86Architecture::Opcode1_80,
  &X86Architecture::Opcode1_81,
  &X86Architecture::Opcode1_82,
  &X86Architecture::Opcode1_83,
  &X86Architecture::Opcode1_84,
  &X86Architecture::Opcode1_85,
  &X86Architecture::Opcode1_86,
  &X86Architecture::Opcode1_87,
  &X86Architecture::Opcode1_88,
  &X86Architecture::Opcode1_89,
  &X86Architecture::Opcode1_8a,
  &X86Architecture::Opcode1_8b,
  &X86Architecture::Opcode1_8c,
  &X86Architecture::Opcode1_8d,
  &X86Architecture::Opcode1_8e,
  &X86Architecture::Opcode1_8f,
  &X86Architecture::Opcode1_90,
  &X86Architecture::Opcode1_91,
  &X86Architecture::Opcode1_92,
  &X86Architecture::Opcode1_93,
  &X86Architecture::Opcode1_94,
  &X86Architecture::Opcode1_95,
  &X86Architecture::Opcode1_96,
  &X86Architecture::Opcode1_97,
  &X86Architecture::Opcode1_98,
  &X86Architecture::Opcode1_99,
  &X86Architecture::Opcode1_9a,
  &X86Architecture::Opcode1_9b,
  &X86Architecture::Opcode1_9c,
  &X86Architecture::Opcode1_9d,
  &X86Architecture::Opcode1_9e,
  &X86Architecture::Opcode1_9f,
  &X86Architecture::Opcode1_a0,
  &X86Architecture::Opcode1_a1,
  &X86Architecture::Opcode1_a2,
  &X86Architecture::Opcode1_a3,
  &X86Architecture::Opcode1_a4,
  &X86Architecture::Opcode1_a5,
  &X86Architecture::Opcode1_a6,
  &X86Architecture::Opcode1_a7,
  &X86Architecture::Opcode1_a8,
  &X86Architecture::Opcode1_a9,
  &X86Architecture::Opcode1_aa,
  &X86Architecture::Opcode1_ab,
  &X86Architecture::Opcode1_ac,
  &X86Architecture::Opcode1_ad,
  &X86Architecture::Opcode1_ae,
  &X86Architecture::Opcode1_af,
  &X86Architecture::Opcode1_b0,
  &X86Architecture::Opcode1_b1,
  &X86Architecture::Opcode1_b2,
  &X86Architecture::Opcode1_b3,
  &X86Architecture::Opcode1_b4,
  &X86Architecture::Opcode1_b5,
  &X86Architecture::Opcode1_b6,
  &X86Architecture::Opcode1_b7,
  &X86Architecture::Opcode1_b8,
  &X86Architecture::Opcode1_b9,
  &X86Architecture::Opcode1_ba,
  &X86Architecture::Opcode1_bb,
  &X86Architecture::Opcode1_bc,
  &X86Architecture::Opcode1_bd,
  &X86Architecture::Opcode1_be,
  &X86Architecture::Opcode1_bf,
  &X86Architecture::Opcode1_c0,
  &X86Architecture::Opcode1_c1,
  &X86Architecture::Opcode1_c2,
  &X86Architecture::Opcode1_c3,
  &X86Architecture::Opcode1_c4,
  &X86Architecture::Opcode1_c5,
  &X86Architecture::Opcode1_c6,
  &X86Architecture::Opcode1_c7,
  &X86Architecture::Opcode1_c8,
  &X86Architecture::Opcode1_c9,
  &X86Architecture::Opcode1_ca,
  &X86Architecture::Opcode1_cb,
  &X86Architecture::Opcode1_cc,
  &X86Architecture::Opcode1_cd,
  &X86Architecture::Opcode1_ce,
  &X86Architecture::Opcode1_cf,
  &X86Architecture::Opcode1_d0,
  &X86Architecture::Opcode1_d1,
  &X86Architecture::Opcode1_d2,
  &X86Architecture::Opcode1_d3,
  &X86Architecture::Opcode1_d4,
  &X86Architecture::Opcode1_d5,
  &X86Architecture::Opcode1_d6,
  &X86Architecture::Opcode1_d7,
  &X86Architecture::Opcode1_d8,
  &X86Architecture::Opcode1_d9,
  &X86Architecture::Opcode1_da,
  &X86Architecture::Opcode1_db,
  &X86Architecture::Opcode1_dc,
  &X86Architecture::Opcode1_dd,
  &X86Architecture::Opcode1_de,
  &X86Architecture::Opcode1_df,
  &X86Architecture::Opcode1_e0,
  &X86Architecture::Opcode1_e1,
  &X86Architecture::Opcode1_e2,
  &X86Architecture::Opcode1_e3,
  &X86Architecture::Opcode1_e4,
  &X86Architecture::Opcode1_e5,
  &X86Architecture::Opcode1_e6,
  &X86Architecture::Opcode1_e7,
  &X86Architecture::Opcode1_e8,
  &X86Architecture::Opcode1_e9,
  &X86Architecture::Opcode1_ea,
  &X86Architecture::Opcode1_eb,
  &X86Architecture::Opcode1_ec,
  &X86Architecture::Opcode1_ed,
  &X86Architecture::Opcode1_ee,
  &X86Architecture::Opcode1_ef,
  &X86Architecture::Opcode1_f0,
  &X86Architecture::Opcode1_f1,
  &X86Architecture::Opcode1_f2,
  &X86Architecture::Opcode1_f3,
  &X86Architecture::Opcode1_f4,
  &X86Architecture::Opcode1_f5,
  &X86Architecture::Opcode1_f6,
  &X86Architecture::Opcode1_f7,
  &X86Architecture::Opcode1_f8,
  &X86Architecture::Opcode1_f9,
  &X86Architecture::Opcode1_fa,
  &X86Architecture::Opcode1_fb,
  &X86Architecture::Opcode1_fc,
  &X86Architecture::Opcode1_fd,
  &X86Architecture::Opcode1_fe,
  &X86Architecture::Opcode1_ff
};

const X86Architecture::TDisassembler X86Architecture::m_Table2[0x100] =
{
  &X86Architecture::Opcode2_00,
  &X86Architecture::Opcode2_01,
  &X86Architecture::Opcode2_02,
  &X86Architecture::Opcode2_03,
  &X86Architecture::Opcode2_04,
  &X86Architecture::Opcode2_05,
  &X86Architecture::Opcode2_06,
  &X86Architecture::Opcode2_07,
  &X86Architecture::Opcode2_08,
  &X86Architecture::Opcode2_09,
  &X86Architecture::Opcode2_0a,
  &X86Architecture::Opcode2_0b,
  &X86Architecture::Opcode2_0c,
  &X86Architecture::Opcode2_0d,
  &X86Architecture::Opcode2_0e,
  &X86Architecture::Opcode2_0f,
  &X86Architecture::Opcode2_10,
  &X86Architecture::Opcode2_11,
  &X86Architecture::Opcode2_12,
  &X86Architecture::Opcode2_13,
  &X86Architecture::Opcode2_14,
  &X86Architecture::Opcode2_15,
  &X86Architecture::Opcode2_16,
  &X86Architecture::Opcode2_17,
  &X86Architecture::Opcode2_18,
  &X86Architecture::Opcode2_19,
  &X86Architecture::Opcode2_1a,
  &X86Architecture::Opcode2_1b,
  &X86Architecture::Opcode2_1c,
  &X86Architecture::Opcode2_1d,
  &X86Architecture::Opcode2_1e,
  &X86Architecture::Opcode2_1f,
  &X86Architecture::Opcode2_20,
  &X86Architecture::Opcode2_21,
  &X86Architecture::Opcode2_22,
  &X86Architecture::Opcode2_23,
  &X86Architecture::Opcode2_24,
  &X86Architecture::Opcode2_25,
  &X86Architecture::Opcode2_26,
  &X86Architecture::Opcode2_27,
  &X86Architecture::Opcode2_28,
  &X86Architecture::Opcode2_29,
  &X86Architecture::Opcode2_2a,
  &X86Architecture::Opcode2_2b,
  &X86Architecture::Opcode2_2c,
  &X86Architecture::Opcode2_2d,
  &X86Architecture::Opcode2_2e,
  &X86Architecture::Opcode2_2f,
  &X86Architecture::Opcode2_30,
  &X86Architecture::Opcode2_31,
  &X86Architecture::Opcode2_32,
  &X86Architecture::Opcode2_33,
  &X86Architecture::Opcode2_34,
  &X86Architecture::Opcode2_35,
  &X86Architecture::Opcode2_36,
  &X86Architecture::Opcode2_37,
  &X86Architecture::Opcode2_38,
  &X86Architecture::Opcode2_39,
  &X86Architecture::Opcode2_3a,
  &X86Architecture::Opcode2_3b,
  &X86Architecture::Opcode2_3c,
  &X86Architecture::Opcode2_3d,
  &X86Architecture::Opcode2_3e,
  &X86Architecture::Opcode2_3f,
  &X86Architecture::Opcode2_40,
  &X86Architecture::Opcode2_41,
  &X86Architecture::Opcode2_42,
  &X86Architecture::Opcode2_43,
  &X86Architecture::Opcode2_44,
  &X86Architecture::Opcode2_45,
  &X86Architecture::Opcode2_46,
  &X86Architecture::Opcode2_47,
  &X86Architecture::Opcode2_48,
  &X86Architecture::Opcode2_49,
  &X86Architecture::Opcode2_4a,
  &X86Architecture::Opcode2_4b,
  &X86Architecture::Opcode2_4c,
  &X86Architecture::Opcode2_4d,
  &X86Architecture::Opcode2_4e,
  &X86Architecture::Opcode2_4f,
  &X86Architecture::Opcode2_50,
  &X86Architecture::Opcode2_51,
  &X86Architecture::Opcode2_52,
  &X86Architecture::Opcode2_53,
  &X86Architecture::Opcode2_54,
  &X86Architecture::Opcode2_55,
  &X86Architecture::Opcode2_56,
  &X86Architecture::Opcode2_57,
  &X86Architecture::Opcode2_58,
  &X86Architecture::Opcode2_59,
  &X86Architecture::Opcode2_5a,
  &X86Architecture::Opcode2_5b,
  &X86Architecture::Opcode2_5c,
  &X86Architecture::Opcode2_5d,
  &X86Architecture::Opcode2_5e,
  &X86Architecture::Opcode2_5f,
  &X86Architecture::Opcode2_60,
  &X86Architecture::Opcode2_61,
  &X86Architecture::Opcode2_62,
  &X86Architecture::Opcode2_63,
  &X86Architecture::Opcode2_64,
  &X86Architecture::Opcode2_65,
  &X86Architecture::Opcode2_66,
  &X86Architecture::Opcode2_67,
  &X86Architecture::Opcode2_68,
  &X86Architecture::Opcode2_69,
  &X86Architecture::Opcode2_6a,
  &X86Architecture::Opcode2_6b,
  &X86Architecture::Opcode2_6c,
  &X86Architecture::Opcode2_6d,
  &X86Architecture::Opcode2_6e,
  &X86Architecture::Opcode2_6f,
  &X86Architecture::Opcode2_70,
  &X86Architecture::Opcode2_71,
  &X86Architecture::Opcode2_72,
  &X86Architecture::Opcode2_73,
  &X86Architecture::Opcode2_74,
  &X86Architecture::Opcode2_75,
  &X86Architecture::Opcode2_76,
  &X86Architecture::Opcode2_77,
  &X86Architecture::Opcode2_78,
  &X86Architecture::Opcode2_79,
  &X86Architecture::Opcode2_7a,
  &X86Architecture::Opcode2_7b,
  &X86Architecture::Opcode2_7c,
  &X86Architecture::Opcode2_7d,
  &X86Architecture::Opcode2_7e,
  &X86Architecture::Opcode2_7f,
  &X86Architecture::Opcode2_80,
  &X86Architecture::Opcode2_81,
  &X86Architecture::Opcode2_82,
  &X86Architecture::Opcode2_83,
  &X86Architecture::Opcode2_84,
  &X86Architecture::Opcode2_85,
  &X86Architecture::Opcode2_86,
  &X86Architecture::Opcode2_87,
  &X86Architecture::Opcode2_88,
  &X86Architecture::Opcode2_89,
  &X86Architecture::Opcode2_8a,
  &X86Architecture::Opcode2_8b,
  &X86Architecture::Opcode2_8c,
  &X86Architecture::Opcode2_8d,
  &X86Architecture::Opcode2_8e,
  &X86Architecture::Opcode2_8f,
  &X86Architecture::Opcode2_90,
  &X86Architecture::Opcode2_91,
  &X86Architecture::Opcode2_92,
  &X86Architecture::Opcode2_93,
  &X86Architecture::Opcode2_94,
  &X86Architecture::Opcode2_95,
  &X86Architecture::Opcode2_96,
  &X86Architecture::Opcode2_97,
  &X86Architecture::Opcode2_98,
  &X86Architecture::Opcode2_99,
  &X86Architecture::Opcode2_9a,
  &X86Architecture::Opcode2_9b,
  &X86Architecture::Opcode2_9c,
  &X86Architecture::Opcode2_9d,
  &X86Architecture::Opcode2_9e,
  &X86Architecture::Opcode2_9f,
  &X86Architecture::Opcode2_a0,
  &X86Architecture::Opcode2_a1,
  &X86Architecture::Opcode2_a2,
  &X86Architecture::Opcode2_a3,
  &X86Architecture::Opcode2_a4,
  &X86Architecture::Opcode2_a5,
  &X86Architecture::Opcode2_a6,
  &X86Architecture::Opcode2_a7,
  &X86Architecture::Opcode2_a8,
  &X86Architecture::Opcode2_a9,
  &X86Architecture::Opcode2_aa,
  &X86Architecture::Opcode2_ab,
  &X86Architecture::Opcode2_ac,
  &X86Architecture::Opcode2_ad,
  &X86Architecture::Opcode2_ae,
  &X86Architecture::Opcode2_af,
  &X86Architecture::Opcode2_b0,
  &X86Architecture::Opcode2_b1,
  &X86Architecture::Opcode2_b2,
  &X86Architecture::Opcode2_b3,
  &X86Architecture::Opcode2_b4,
  &X86Architecture::Opcode2_b5,
  &X86Architecture::Opcode2_b6,
  &X86Architecture::Opcode2_b7,
  &X86Architecture::Opcode2_b8,
  &X86Architecture::Opcode2_b9,
  &X86Architecture::Opcode2_ba,
  &X86Architecture::Opcode2_bb,
  &X86Architecture::Opcode2_bc,
  &X86Architecture::Opcode2_bd,
  &X86Architecture::Opcode2_be,
  &X86Architecture::Opcode2_bf,
  &X86Architecture::Opcode2_c0,
  &X86Architecture::Opcode2_c1,
  &X86Architecture::Opcode2_c2,
  &X86Architecture::Opcode2_c3,
  &X86Architecture::Opcode2_c4,
  &X86Architecture::Opcode2_c5,
  &X86Architecture::Opcode2_c6,
  &X86Architecture::Opcode2_c7,
  &X86Architecture::Opcode2_c8,
  &X86Architecture::Opcode2_c9,
  &X86Architecture::Opcode2_ca,
  &X86Architecture::Opcode2_cb,
  &X86Architecture::Opcode2_cc,
  &X86Architecture::Opcode2_cd,
  &X86Architecture::Opcode2_ce,
  &X86Architecture::Opcode2_cf,
  &X86Architecture::Opcode2_d0,
  &X86Architecture::Opcode2_d1,
  &X86Architecture::Opcode2_d2,
  &X86Architecture::Opcode2_d3,
  &X86Architecture::Opcode2_d4,
  &X86Architecture::Opcode2_d5,
  &X86Architecture::Opcode2_d6,
  &X86Architecture::Opcode2_d7,
  &X86Architecture::Opcode2_d8,
  &X86Architecture::Opcode2_d9,
  &X86Architecture::Opcode2_da,
  &X86Architecture::Opcode2_db,
  &X86Architecture::Opcode2_dc,
  &X86Architecture::Opcode2_dd,
  &X86Architecture::Opcode2_de,
  &X86Architecture::Opcode2_df,
  &X86Architecture::Opcode2_e0,
  &X86Architecture::Opcode2_e1,
  &X86Architecture::Opcode2_e2,
  &X86Architecture::Opcode2_e3,
  &X86Architecture::Opcode2_e4,
  &X86Architecture::Opcode2_e5,
  &X86Architecture::Opcode2_e6,
  &X86Architecture::Opcode2_e7,
  &X86Architecture::Opcode2_e8,
  &X86Architecture::Opcode2_e9,
  &X86Architecture::Opcode2_ea,
  &X86Architecture::Opcode2_eb,
  &X86Architecture::Opcode2_ec,
  &X86Architecture::Opcode2_ed,
  &X86Architecture::Opcode2_ee,
  &X86Architecture::Opcode2_ef,
  &X86Architecture::Opcode2_f0,
  &X86Architecture::Opcode2_f1,
  &X86Architecture::Opcode2_f2,
  &X86Architecture::Opcode2_f3,
  &X86Architecture::Opcode2_f4,
  &X86Architecture::Opcode2_f5,
  &X86Architecture::Opcode2_f6,
  &X86Architecture::Opcode2_f7,
  &X86Architecture::Opcode2_f8,
  &X86Architecture::Opcode2_f9,
  &X86Architecture::Opcode2_fa,
  &X86Architecture::Opcode2_fb,
  &X86Architecture::Opcode2_fc,
  &X86Architecture::Opcode2_fd,
  &X86Architecture::Opcode2_fe,
  &X86Architecture::Opcode2_ff
};

const X86Architecture::TDisassembler X86Architecture::m_Table3dnow1[0x100] =
{
  &X86Architecture::Opcode3dnow1_00,
  &X86Architecture::Opcode3dnow1_01,
  &X86Architecture::Opcode3dnow1_02,
  &X86Architecture::Opcode3dnow1_03,
  &X86Architecture::Opcode3dnow1_04,
  &X86Architecture::Opcode3dnow1_05,
  &X86Architecture::Opcode3dnow1_06,
  &X86Architecture::Opcode3dnow1_07,
  &X86Architecture::Opcode3dnow1_08,
  &X86Architecture::Opcode3dnow1_09,
  &X86Architecture::Opcode3dnow1_0a,
  &X86Architecture::Opcode3dnow1_0b,
  &X86Architecture::Opcode3dnow1_0c,
  &X86Architecture::Opcode3dnow1_0d,
  &X86Architecture::Opcode3dnow1_0e,
  &X86Architecture::Opcode3dnow1_0f,
  &X86Architecture::Opcode3dnow1_10,
  &X86Architecture::Opcode3dnow1_11,
  &X86Architecture::Opcode3dnow1_12,
  &X86Architecture::Opcode3dnow1_13,
  &X86Architecture::Opcode3dnow1_14,
  &X86Architecture::Opcode3dnow1_15,
  &X86Architecture::Opcode3dnow1_16,
  &X86Architecture::Opcode3dnow1_17,
  &X86Architecture::Opcode3dnow1_18,
  &X86Architecture::Opcode3dnow1_19,
  &X86Architecture::Opcode3dnow1_1a,
  &X86Architecture::Opcode3dnow1_1b,
  &X86Architecture::Opcode3dnow1_1c,
  &X86Architecture::Opcode3dnow1_1d,
  &X86Architecture::Opcode3dnow1_1e,
  &X86Architecture::Opcode3dnow1_1f,
  &X86Architecture::Opcode3dnow1_20,
  &X86Architecture::Opcode3dnow1_21,
  &X86Architecture::Opcode3dnow1_22,
  &X86Architecture::Opcode3dnow1_23,
  &X86Architecture::Opcode3dnow1_24,
  &X86Architecture::Opcode3dnow1_25,
  &X86Architecture::Opcode3dnow1_26,
  &X86Architecture::Opcode3dnow1_27,
  &X86Architecture::Opcode3dnow1_28,
  &X86Architecture::Opcode3dnow1_29,
  &X86Architecture::Opcode3dnow1_2a,
  &X86Architecture::Opcode3dnow1_2b,
  &X86Architecture::Opcode3dnow1_2c,
  &X86Architecture::Opcode3dnow1_2d,
  &X86Architecture::Opcode3dnow1_2e,
  &X86Architecture::Opcode3dnow1_2f,
  &X86Architecture::Opcode3dnow1_30,
  &X86Architecture::Opcode3dnow1_31,
  &X86Architecture::Opcode3dnow1_32,
  &X86Architecture::Opcode3dnow1_33,
  &X86Architecture::Opcode3dnow1_34,
  &X86Architecture::Opcode3dnow1_35,
  &X86Architecture::Opcode3dnow1_36,
  &X86Architecture::Opcode3dnow1_37,
  &X86Architecture::Opcode3dnow1_38,
  &X86Architecture::Opcode3dnow1_39,
  &X86Architecture::Opcode3dnow1_3a,
  &X86Architecture::Opcode3dnow1_3b,
  &X86Architecture::Opcode3dnow1_3c,
  &X86Architecture::Opcode3dnow1_3d,
  &X86Architecture::Opcode3dnow1_3e,
  &X86Architecture::Opcode3dnow1_3f,
  &X86Architecture::Opcode3dnow1_40,
  &X86Architecture::Opcode3dnow1_41,
  &X86Architecture::Opcode3dnow1_42,
  &X86Architecture::Opcode3dnow1_43,
  &X86Architecture::Opcode3dnow1_44,
  &X86Architecture::Opcode3dnow1_45,
  &X86Architecture::Opcode3dnow1_46,
  &X86Architecture::Opcode3dnow1_47,
  &X86Architecture::Opcode3dnow1_48,
  &X86Architecture::Opcode3dnow1_49,
  &X86Architecture::Opcode3dnow1_4a,
  &X86Architecture::Opcode3dnow1_4b,
  &X86Architecture::Opcode3dnow1_4c,
  &X86Architecture::Opcode3dnow1_4d,
  &X86Architecture::Opcode3dnow1_4e,
  &X86Architecture::Opcode3dnow1_4f,
  &X86Architecture::Opcode3dnow1_50,
  &X86Architecture::Opcode3dnow1_51,
  &X86Architecture::Opcode3dnow1_52,
  &X86Architecture::Opcode3dnow1_53,
  &X86Architecture::Opcode3dnow1_54,
  &X86Architecture::Opcode3dnow1_55,
  &X86Architecture::Opcode3dnow1_56,
  &X86Architecture::Opcode3dnow1_57,
  &X86Architecture::Opcode3dnow1_58,
  &X86Architecture::Opcode3dnow1_59,
  &X86Architecture::Opcode3dnow1_5a,
  &X86Architecture::Opcode3dnow1_5b,
  &X86Architecture::Opcode3dnow1_5c,
  &X86Architecture::Opcode3dnow1_5d,
  &X86Architecture::Opcode3dnow1_5e,
  &X86Architecture::Opcode3dnow1_5f,
  &X86Architecture::Opcode3dnow1_60,
  &X86Architecture::Opcode3dnow1_61,
  &X86Architecture::Opcode3dnow1_62,
  &X86Architecture::Opcode3dnow1_63,
  &X86Architecture::Opcode3dnow1_64,
  &X86Architecture::Opcode3dnow1_65,
  &X86Architecture::Opcode3dnow1_66,
  &X86Architecture::Opcode3dnow1_67,
  &X86Architecture::Opcode3dnow1_68,
  &X86Architecture::Opcode3dnow1_69,
  &X86Architecture::Opcode3dnow1_6a,
  &X86Architecture::Opcode3dnow1_6b,
  &X86Architecture::Opcode3dnow1_6c,
  &X86Architecture::Opcode3dnow1_6d,
  &X86Architecture::Opcode3dnow1_6e,
  &X86Architecture::Opcode3dnow1_6f,
  &X86Architecture::Opcode3dnow1_70,
  &X86Architecture::Opcode3dnow1_71,
  &X86Architecture::Opcode3dnow1_72,
  &X86Architecture::Opcode3dnow1_73,
  &X86Architecture::Opcode3dnow1_74,
  &X86Architecture::Opcode3dnow1_75,
  &X86Architecture::Opcode3dnow1_76,
  &X86Architecture::Opcode3dnow1_77,
  &X86Architecture::Opcode3dnow1_78,
  &X86Architecture::Opcode3dnow1_79,
  &X86Architecture::Opcode3dnow1_7a,
  &X86Architecture::Opcode3dnow1_7b,
  &X86Architecture::Opcode3dnow1_7c,
  &X86Architecture::Opcode3dnow1_7d,
  &X86Architecture::Opcode3dnow1_7e,
  &X86Architecture::Opcode3dnow1_7f,
  &X86Architecture::Opcode3dnow1_80,
  &X86Architecture::Opcode3dnow1_81,
  &X86Architecture::Opcode3dnow1_82,
  &X86Architecture::Opcode3dnow1_83,
  &X86Architecture::Opcode3dnow1_84,
  &X86Architecture::Opcode3dnow1_85,
  &X86Architecture::Opcode3dnow1_86,
  &X86Architecture::Opcode3dnow1_87,
  &X86Architecture::Opcode3dnow1_88,
  &X86Architecture::Opcode3dnow1_89,
  &X86Architecture::Opcode3dnow1_8a,
  &X86Architecture::Opcode3dnow1_8b,
  &X86Architecture::Opcode3dnow1_8c,
  &X86Architecture::Opcode3dnow1_8d,
  &X86Architecture::Opcode3dnow1_8e,
  &X86Architecture::Opcode3dnow1_8f,
  &X86Architecture::Opcode3dnow1_90,
  &X86Architecture::Opcode3dnow1_91,
  &X86Architecture::Opcode3dnow1_92,
  &X86Architecture::Opcode3dnow1_93,
  &X86Architecture::Opcode3dnow1_94,
  &X86Architecture::Opcode3dnow1_95,
  &X86Architecture::Opcode3dnow1_96,
  &X86Architecture::Opcode3dnow1_97,
  &X86Architecture::Opcode3dnow1_98,
  &X86Architecture::Opcode3dnow1_99,
  &X86Architecture::Opcode3dnow1_9a,
  &X86Architecture::Opcode3dnow1_9b,
  &X86Architecture::Opcode3dnow1_9c,
  &X86Architecture::Opcode3dnow1_9d,
  &X86Architecture::Opcode3dnow1_9e,
  &X86Architecture::Opcode3dnow1_9f,
  &X86Architecture::Opcode3dnow1_a0,
  &X86Architecture::Opcode3dnow1_a1,
  &X86Architecture::Opcode3dnow1_a2,
  &X86Architecture::Opcode3dnow1_a3,
  &X86Architecture::Opcode3dnow1_a4,
  &X86Architecture::Opcode3dnow1_a5,
  &X86Architecture::Opcode3dnow1_a6,
  &X86Architecture::Opcode3dnow1_a7,
  &X86Architecture::Opcode3dnow1_a8,
  &X86Architecture::Opcode3dnow1_a9,
  &X86Architecture::Opcode3dnow1_aa,
  &X86Architecture::Opcode3dnow1_ab,
  &X86Architecture::Opcode3dnow1_ac,
  &X86Architecture::Opcode3dnow1_ad,
  &X86Architecture::Opcode3dnow1_ae,
  &X86Architecture::Opcode3dnow1_af,
  &X86Architecture::Opcode3dnow1_b0,
  &X86Architecture::Opcode3dnow1_b1,
  &X86Architecture::Opcode3dnow1_b2,
  &X86Architecture::Opcode3dnow1_b3,
  &X86Architecture::Opcode3dnow1_b4,
  &X86Architecture::Opcode3dnow1_b5,
  &X86Architecture::Opcode3dnow1_b6,
  &X86Architecture::Opcode3dnow1_b7,
  &X86Architecture::Opcode3dnow1_b8,
  &X86Architecture::Opcode3dnow1_b9,
  &X86Architecture::Opcode3dnow1_ba,
  &X86Architecture::Opcode3dnow1_bb,
  &X86Architecture::Opcode3dnow1_bc,
  &X86Architecture::Opcode3dnow1_bd,
  &X86Architecture::Opcode3dnow1_be,
  &X86Architecture::Opcode3dnow1_bf,
  &X86Architecture::Opcode3dnow1_c0,
  &X86Architecture::Opcode3dnow1_c1,
  &X86Architecture::Opcode3dnow1_c2,
  &X86Architecture::Opcode3dnow1_c3,
  &X86Architecture::Opcode3dnow1_c4,
  &X86Architecture::Opcode3dnow1_c5,
  &X86Architecture::Opcode3dnow1_c6,
  &X86Architecture::Opcode3dnow1_c7,
  &X86Architecture::Opcode3dnow1_c8,
  &X86Architecture::Opcode3dnow1_c9,
  &X86Architecture::Opcode3dnow1_ca,
  &X86Architecture::Opcode3dnow1_cb,
  &X86Architecture::Opcode3dnow1_cc,
  &X86Architecture::Opcode3dnow1_cd,
  &X86Architecture::Opcode3dnow1_ce,
  &X86Architecture::Opcode3dnow1_cf,
  &X86Architecture::Opcode3dnow1_d0,
  &X86Architecture::Opcode3dnow1_d1,
  &X86Architecture::Opcode3dnow1_d2,
  &X86Architecture::Opcode3dnow1_d3,
  &X86Architecture::Opcode3dnow1_d4,
  &X86Architecture::Opcode3dnow1_d5,
  &X86Architecture::Opcode3dnow1_d6,
  &X86Architecture::Opcode3dnow1_d7,
  &X86Architecture::Opcode3dnow1_d8,
  &X86Architecture::Opcode3dnow1_d9,
  &X86Architecture::Opcode3dnow1_da,
  &X86Architecture::Opcode3dnow1_db,
  &X86Architecture::Opcode3dnow1_dc,
  &X86Architecture::Opcode3dnow1_dd,
  &X86Architecture::Opcode3dnow1_de,
  &X86Architecture::Opcode3dnow1_df,
  &X86Architecture::Opcode3dnow1_e0,
  &X86Architecture::Opcode3dnow1_e1,
  &X86Architecture::Opcode3dnow1_e2,
  &X86Architecture::Opcode3dnow1_e3,
  &X86Architecture::Opcode3dnow1_e4,
  &X86Architecture::Opcode3dnow1_e5,
  &X86Architecture::Opcode3dnow1_e6,
  &X86Architecture::Opcode3dnow1_e7,
  &X86Architecture::Opcode3dnow1_e8,
  &X86Architecture::Opcode3dnow1_e9,
  &X86Architecture::Opcode3dnow1_ea,
  &X86Architecture::Opcode3dnow1_eb,
  &X86Architecture::Opcode3dnow1_ec,
  &X86Architecture::Opcode3dnow1_ed,
  &X86Architecture::Opcode3dnow1_ee,
  &X86Architecture::Opcode3dnow1_ef,
  &X86Architecture::Opcode3dnow1_f0,
  &X86Architecture::Opcode3dnow1_f1,
  &X86Architecture::Opcode3dnow1_f2,
  &X86Architecture::Opcode3dnow1_f3,
  &X86Architecture::Opcode3dnow1_f4,
  &X86Architecture::Opcode3dnow1_f5,
  &X86Architecture::Opcode3dnow1_f6,
  &X86Architecture::Opcode3dnow1_f7,
  &X86Architecture::Opcode3dnow1_f8,
  &X86Architecture::Opcode3dnow1_f9,
  &X86Architecture::Opcode3dnow1_fa,
  &X86Architecture::Opcode3dnow1_fb,
  &X86Architecture::Opcode3dnow1_fc,
  &X86Architecture::Opcode3dnow1_fd,
  &X86Architecture::Opcode3dnow1_fe,
  &X86Architecture::Opcode3dnow1_ff
};

const X86Architecture::TDisassembler X86Architecture::m_Table3_38[0x100] =
{
  &X86Architecture::Opcode3_38_00,
  &X86Architecture::Opcode3_38_01,
  &X86Architecture::Opcode3_38_02,
  &X86Architecture::Opcode3_38_03,
  &X86Architecture::Opcode3_38_04,
  &X86Architecture::Opcode3_38_05,
  &X86Architecture::Opcode3_38_06,
  &X86Architecture::Opcode3_38_07,
  &X86Architecture::Opcode3_38_08,
  &X86Architecture::Opcode3_38_09,
  &X86Architecture::Opcode3_38_0a,
  &X86Architecture::Opcode3_38_0b,
  &X86Architecture::Opcode3_38_0c,
  &X86Architecture::Opcode3_38_0d,
  &X86Architecture::Opcode3_38_0e,
  &X86Architecture::Opcode3_38_0f,
  &X86Architecture::Opcode3_38_10,
  &X86Architecture::Opcode3_38_11,
  &X86Architecture::Opcode3_38_12,
  &X86Architecture::Opcode3_38_13,
  &X86Architecture::Opcode3_38_14,
  &X86Architecture::Opcode3_38_15,
  &X86Architecture::Opcode3_38_16,
  &X86Architecture::Opcode3_38_17,
  &X86Architecture::Opcode3_38_18,
  &X86Architecture::Opcode3_38_19,
  &X86Architecture::Opcode3_38_1a,
  &X86Architecture::Opcode3_38_1b,
  &X86Architecture::Opcode3_38_1c,
  &X86Architecture::Opcode3_38_1d,
  &X86Architecture::Opcode3_38_1e,
  &X86Architecture::Opcode3_38_1f,
  &X86Architecture::Opcode3_38_20,
  &X86Architecture::Opcode3_38_21,
  &X86Architecture::Opcode3_38_22,
  &X86Architecture::Opcode3_38_23,
  &X86Architecture::Opcode3_38_24,
  &X86Architecture::Opcode3_38_25,
  &X86Architecture::Opcode3_38_26,
  &X86Architecture::Opcode3_38_27,
  &X86Architecture::Opcode3_38_28,
  &X86Architecture::Opcode3_38_29,
  &X86Architecture::Opcode3_38_2a,
  &X86Architecture::Opcode3_38_2b,
  &X86Architecture::Opcode3_38_2c,
  &X86Architecture::Opcode3_38_2d,
  &X86Architecture::Opcode3_38_2e,
  &X86Architecture::Opcode3_38_2f,
  &X86Architecture::Opcode3_38_30,
  &X86Architecture::Opcode3_38_31,
  &X86Architecture::Opcode3_38_32,
  &X86Architecture::Opcode3_38_33,
  &X86Architecture::Opcode3_38_34,
  &X86Architecture::Opcode3_38_35,
  &X86Architecture::Opcode3_38_36,
  &X86Architecture::Opcode3_38_37,
  &X86Architecture::Opcode3_38_38,
  &X86Architecture::Opcode3_38_39,
  &X86Architecture::Opcode3_38_3a,
  &X86Architecture::Opcode3_38_3b,
  &X86Architecture::Opcode3_38_3c,
  &X86Architecture::Opcode3_38_3d,
  &X86Architecture::Opcode3_38_3e,
  &X86Architecture::Opcode3_38_3f,
  &X86Architecture::Opcode3_38_40,
  &X86Architecture::Opcode3_38_41,
  &X86Architecture::Opcode3_38_42,
  &X86Architecture::Opcode3_38_43,
  &X86Architecture::Opcode3_38_44,
  &X86Architecture::Opcode3_38_45,
  &X86Architecture::Opcode3_38_46,
  &X86Architecture::Opcode3_38_47,
  &X86Architecture::Opcode3_38_48,
  &X86Architecture::Opcode3_38_49,
  &X86Architecture::Opcode3_38_4a,
  &X86Architecture::Opcode3_38_4b,
  &X86Architecture::Opcode3_38_4c,
  &X86Architecture::Opcode3_38_4d,
  &X86Architecture::Opcode3_38_4e,
  &X86Architecture::Opcode3_38_4f,
  &X86Architecture::Opcode3_38_50,
  &X86Architecture::Opcode3_38_51,
  &X86Architecture::Opcode3_38_52,
  &X86Architecture::Opcode3_38_53,
  &X86Architecture::Opcode3_38_54,
  &X86Architecture::Opcode3_38_55,
  &X86Architecture::Opcode3_38_56,
  &X86Architecture::Opcode3_38_57,
  &X86Architecture::Opcode3_38_58,
  &X86Architecture::Opcode3_38_59,
  &X86Architecture::Opcode3_38_5a,
  &X86Architecture::Opcode3_38_5b,
  &X86Architecture::Opcode3_38_5c,
  &X86Architecture::Opcode3_38_5d,
  &X86Architecture::Opcode3_38_5e,
  &X86Architecture::Opcode3_38_5f,
  &X86Architecture::Opcode3_38_60,
  &X86Architecture::Opcode3_38_61,
  &X86Architecture::Opcode3_38_62,
  &X86Architecture::Opcode3_38_63,
  &X86Architecture::Opcode3_38_64,
  &X86Architecture::Opcode3_38_65,
  &X86Architecture::Opcode3_38_66,
  &X86Architecture::Opcode3_38_67,
  &X86Architecture::Opcode3_38_68,
  &X86Architecture::Opcode3_38_69,
  &X86Architecture::Opcode3_38_6a,
  &X86Architecture::Opcode3_38_6b,
  &X86Architecture::Opcode3_38_6c,
  &X86Architecture::Opcode3_38_6d,
  &X86Architecture::Opcode3_38_6e,
  &X86Architecture::Opcode3_38_6f,
  &X86Architecture::Opcode3_38_70,
  &X86Architecture::Opcode3_38_71,
  &X86Architecture::Opcode3_38_72,
  &X86Architecture::Opcode3_38_73,
  &X86Architecture::Opcode3_38_74,
  &X86Architecture::Opcode3_38_75,
  &X86Architecture::Opcode3_38_76,
  &X86Architecture::Opcode3_38_77,
  &X86Architecture::Opcode3_38_78,
  &X86Architecture::Opcode3_38_79,
  &X86Architecture::Opcode3_38_7a,
  &X86Architecture::Opcode3_38_7b,
  &X86Architecture::Opcode3_38_7c,
  &X86Architecture::Opcode3_38_7d,
  &X86Architecture::Opcode3_38_7e,
  &X86Architecture::Opcode3_38_7f,
  &X86Architecture::Opcode3_38_80,
  &X86Architecture::Opcode3_38_81,
  &X86Architecture::Opcode3_38_82,
  &X86Architecture::Opcode3_38_83,
  &X86Architecture::Opcode3_38_84,
  &X86Architecture::Opcode3_38_85,
  &X86Architecture::Opcode3_38_86,
  &X86Architecture::Opcode3_38_87,
  &X86Architecture::Opcode3_38_88,
  &X86Architecture::Opcode3_38_89,
  &X86Architecture::Opcode3_38_8a,
  &X86Architecture::Opcode3_38_8b,
  &X86Architecture::Opcode3_38_8c,
  &X86Architecture::Opcode3_38_8d,
  &X86Architecture::Opcode3_38_8e,
  &X86Architecture::Opcode3_38_8f,
  &X86Architecture::Opcode3_38_90,
  &X86Architecture::Opcode3_38_91,
  &X86Architecture::Opcode3_38_92,
  &X86Architecture::Opcode3_38_93,
  &X86Architecture::Opcode3_38_94,
  &X86Architecture::Opcode3_38_95,
  &X86Architecture::Opcode3_38_96,
  &X86Architecture::Opcode3_38_97,
  &X86Architecture::Opcode3_38_98,
  &X86Architecture::Opcode3_38_99,
  &X86Architecture::Opcode3_38_9a,
  &X86Architecture::Opcode3_38_9b,
  &X86Architecture::Opcode3_38_9c,
  &X86Architecture::Opcode3_38_9d,
  &X86Architecture::Opcode3_38_9e,
  &X86Architecture::Opcode3_38_9f,
  &X86Architecture::Opcode3_38_a0,
  &X86Architecture::Opcode3_38_a1,
  &X86Architecture::Opcode3_38_a2,
  &X86Architecture::Opcode3_38_a3,
  &X86Architecture::Opcode3_38_a4,
  &X86Architecture::Opcode3_38_a5,
  &X86Architecture::Opcode3_38_a6,
  &X86Architecture::Opcode3_38_a7,
  &X86Architecture::Opcode3_38_a8,
  &X86Architecture::Opcode3_38_a9,
  &X86Architecture::Opcode3_38_aa,
  &X86Architecture::Opcode3_38_ab,
  &X86Architecture::Opcode3_38_ac,
  &X86Architecture::Opcode3_38_ad,
  &X86Architecture::Opcode3_38_ae,
  &X86Architecture::Opcode3_38_af,
  &X86Architecture::Opcode3_38_b0,
  &X86Architecture::Opcode3_38_b1,
  &X86Architecture::Opcode3_38_b2,
  &X86Architecture::Opcode3_38_b3,
  &X86Architecture::Opcode3_38_b4,
  &X86Architecture::Opcode3_38_b5,
  &X86Architecture::Opcode3_38_b6,
  &X86Architecture::Opcode3_38_b7,
  &X86Architecture::Opcode3_38_b8,
  &X86Architecture::Opcode3_38_b9,
  &X86Architecture::Opcode3_38_ba,
  &X86Architecture::Opcode3_38_bb,
  &X86Architecture::Opcode3_38_bc,
  &X86Architecture::Opcode3_38_bd,
  &X86Architecture::Opcode3_38_be,
  &X86Architecture::Opcode3_38_bf,
  &X86Architecture::Opcode3_38_c0,
  &X86Architecture::Opcode3_38_c1,
  &X86Architecture::Opcode3_38_c2,
  &X86Architecture::Opcode3_38_c3,
  &X86Architecture::Opcode3_38_c4,
  &X86Architecture::Opcode3_38_c5,
  &X86Architecture::Opcode3_38_c6,
  &X86Architecture::Opcode3_38_c7,
  &X86Architecture::Opcode3_38_c8,
  &X86Architecture::Opcode3_38_c9,
  &X86Architecture::Opcode3_38_ca,
  &X86Architecture::Opcode3_38_cb,
  &X86Architecture::Opcode3_38_cc,
  &X86Architecture::Opcode3_38_cd,
  &X86Architecture::Opcode3_38_ce,
  &X86Architecture::Opcode3_38_cf,
  &X86Architecture::Opcode3_38_d0,
  &X86Architecture::Opcode3_38_d1,
  &X86Architecture::Opcode3_38_d2,
  &X86Architecture::Opcode3_38_d3,
  &X86Architecture::Opcode3_38_d4,
  &X86Architecture::Opcode3_38_d5,
  &X86Architecture::Opcode3_38_d6,
  &X86Architecture::Opcode3_38_d7,
  &X86Architecture::Opcode3_38_d8,
  &X86Architecture::Opcode3_38_d9,
  &X86Architecture::Opcode3_38_da,
  &X86Architecture::Opcode3_38_db,
  &X86Architecture::Opcode3_38_dc,
  &X86Architecture::Opcode3_38_dd,
  &X86Architecture::Opcode3_38_de,
  &X86Architecture::Opcode3_38_df,
  &X86Architecture::Opcode3_38_e0,
  &X86Architecture::Opcode3_38_e1,
  &X86Architecture::Opcode3_38_e2,
  &X86Architecture::Opcode3_38_e3,
  &X86Architecture::Opcode3_38_e4,
  &X86Architecture::Opcode3_38_e5,
  &X86Architecture::Opcode3_38_e6,
  &X86Architecture::Opcode3_38_e7,
  &X86Architecture::Opcode3_38_e8,
  &X86Architecture::Opcode3_38_e9,
  &X86Architecture::Opcode3_38_ea,
  &X86Architecture::Opcode3_38_eb,
  &X86Architecture::Opcode3_38_ec,
  &X86Architecture::Opcode3_38_ed,
  &X86Architecture::Opcode3_38_ee,
  &X86Architecture::Opcode3_38_ef,
  &X86Architecture::Opcode3_38_f0,
  &X86Architecture::Opcode3_38_f1,
  &X86Architecture::Opcode3_38_f2,
  &X86Architecture::Opcode3_38_f3,
  &X86Architecture::Opcode3_38_f4,
  &X86Architecture::Opcode3_38_f5,
  &X86Architecture::Opcode3_38_f6,
  &X86Architecture::Opcode3_38_f7,
  &X86Architecture::Opcode3_38_f8,
  &X86Architecture::Opcode3_38_f9,
  &X86Architecture::Opcode3_38_fa,
  &X86Architecture::Opcode3_38_fb,
  &X86Architecture::Opcode3_38_fc,
  &X86Architecture::Opcode3_38_fd,
  &X86Architecture::Opcode3_38_fe,
  &X86Architecture::Opcode3_38_ff
};

const X86Architecture::TDisassembler X86Architecture::m_Table3_3a[0x100] =
{
  &X86Architecture::Opcode3_3a_00,
  &X86Architecture::Opcode3_3a_01,
  &X86Architecture::Opcode3_3a_02,
  &X86Architecture::Opcode3_3a_03,
  &X86Architecture::Opcode3_3a_04,
  &X86Architecture::Opcode3_3a_05,
  &X86Architecture::Opcode3_3a_06,
  &X86Architecture::Opcode3_3a_07,
  &X86Architecture::Opcode3_3a_08,
  &X86Architecture::Opcode3_3a_09,
  &X86Architecture::Opcode3_3a_0a,
  &X86Architecture::Opcode3_3a_0b,
  &X86Architecture::Opcode3_3a_0c,
  &X86Architecture::Opcode3_3a_0d,
  &X86Architecture::Opcode3_3a_0e,
  &X86Architecture::Opcode3_3a_0f,
  &X86Architecture::Opcode3_3a_10,
  &X86Architecture::Opcode3_3a_11,
  &X86Architecture::Opcode3_3a_12,
  &X86Architecture::Opcode3_3a_13,
  &X86Architecture::Opcode3_3a_14,
  &X86Architecture::Opcode3_3a_15,
  &X86Architecture::Opcode3_3a_16,
  &X86Architecture::Opcode3_3a_17,
  &X86Architecture::Opcode3_3a_18,
  &X86Architecture::Opcode3_3a_19,
  &X86Architecture::Opcode3_3a_1a,
  &X86Architecture::Opcode3_3a_1b,
  &X86Architecture::Opcode3_3a_1c,
  &X86Architecture::Opcode3_3a_1d,
  &X86Architecture::Opcode3_3a_1e,
  &X86Architecture::Opcode3_3a_1f,
  &X86Architecture::Opcode3_3a_20,
  &X86Architecture::Opcode3_3a_21,
  &X86Architecture::Opcode3_3a_22,
  &X86Architecture::Opcode3_3a_23,
  &X86Architecture::Opcode3_3a_24,
  &X86Architecture::Opcode3_3a_25,
  &X86Architecture::Opcode3_3a_26,
  &X86Architecture::Opcode3_3a_27,
  &X86Architecture::Opcode3_3a_28,
  &X86Architecture::Opcode3_3a_29,
  &X86Architecture::Opcode3_3a_2a,
  &X86Architecture::Opcode3_3a_2b,
  &X86Architecture::Opcode3_3a_2c,
  &X86Architecture::Opcode3_3a_2d,
  &X86Architecture::Opcode3_3a_2e,
  &X86Architecture::Opcode3_3a_2f,
  &X86Architecture::Opcode3_3a_30,
  &X86Architecture::Opcode3_3a_31,
  &X86Architecture::Opcode3_3a_32,
  &X86Architecture::Opcode3_3a_33,
  &X86Architecture::Opcode3_3a_34,
  &X86Architecture::Opcode3_3a_35,
  &X86Architecture::Opcode3_3a_36,
  &X86Architecture::Opcode3_3a_37,
  &X86Architecture::Opcode3_3a_38,
  &X86Architecture::Opcode3_3a_39,
  &X86Architecture::Opcode3_3a_3a,
  &X86Architecture::Opcode3_3a_3b,
  &X86Architecture::Opcode3_3a_3c,
  &X86Architecture::Opcode3_3a_3d,
  &X86Architecture::Opcode3_3a_3e,
  &X86Architecture::Opcode3_3a_3f,
  &X86Architecture::Opcode3_3a_40,
  &X86Architecture::Opcode3_3a_41,
  &X86Architecture::Opcode3_3a_42,
  &X86Architecture::Opcode3_3a_43,
  &X86Architecture::Opcode3_3a_44,
  &X86Architecture::Opcode3_3a_45,
  &X86Architecture::Opcode3_3a_46,
  &X86Architecture::Opcode3_3a_47,
  &X86Architecture::Opcode3_3a_48,
  &X86Architecture::Opcode3_3a_49,
  &X86Architecture::Opcode3_3a_4a,
  &X86Architecture::Opcode3_3a_4b,
  &X86Architecture::Opcode3_3a_4c,
  &X86Architecture::Opcode3_3a_4d,
  &X86Architecture::Opcode3_3a_4e,
  &X86Architecture::Opcode3_3a_4f,
  &X86Architecture::Opcode3_3a_50,
  &X86Architecture::Opcode3_3a_51,
  &X86Architecture::Opcode3_3a_52,
  &X86Architecture::Opcode3_3a_53,
  &X86Architecture::Opcode3_3a_54,
  &X86Architecture::Opcode3_3a_55,
  &X86Architecture::Opcode3_3a_56,
  &X86Architecture::Opcode3_3a_57,
  &X86Architecture::Opcode3_3a_58,
  &X86Architecture::Opcode3_3a_59,
  &X86Architecture::Opcode3_3a_5a,
  &X86Architecture::Opcode3_3a_5b,
  &X86Architecture::Opcode3_3a_5c,
  &X86Architecture::Opcode3_3a_5d,
  &X86Architecture::Opcode3_3a_5e,
  &X86Architecture::Opcode3_3a_5f,
  &X86Architecture::Opcode3_3a_60,
  &X86Architecture::Opcode3_3a_61,
  &X86Architecture::Opcode3_3a_62,
  &X86Architecture::Opcode3_3a_63,
  &X86Architecture::Opcode3_3a_64,
  &X86Architecture::Opcode3_3a_65,
  &X86Architecture::Opcode3_3a_66,
  &X86Architecture::Opcode3_3a_67,
  &X86Architecture::Opcode3_3a_68,
  &X86Architecture::Opcode3_3a_69,
  &X86Architecture::Opcode3_3a_6a,
  &X86Architecture::Opcode3_3a_6b,
  &X86Architecture::Opcode3_3a_6c,
  &X86Architecture::Opcode3_3a_6d,
  &X86Architecture::Opcode3_3a_6e,
  &X86Architecture::Opcode3_3a_6f,
  &X86Architecture::Opcode3_3a_70,
  &X86Architecture::Opcode3_3a_71,
  &X86Architecture::Opcode3_3a_72,
  &X86Architecture::Opcode3_3a_73,
  &X86Architecture::Opcode3_3a_74,
  &X86Architecture::Opcode3_3a_75,
  &X86Architecture::Opcode3_3a_76,
  &X86Architecture::Opcode3_3a_77,
  &X86Architecture::Opcode3_3a_78,
  &X86Architecture::Opcode3_3a_79,
  &X86Architecture::Opcode3_3a_7a,
  &X86Architecture::Opcode3_3a_7b,
  &X86Architecture::Opcode3_3a_7c,
  &X86Architecture::Opcode3_3a_7d,
  &X86Architecture::Opcode3_3a_7e,
  &X86Architecture::Opcode3_3a_7f,
  &X86Architecture::Opcode3_3a_80,
  &X86Architecture::Opcode3_3a_81,
  &X86Architecture::Opcode3_3a_82,
  &X86Architecture::Opcode3_3a_83,
  &X86Architecture::Opcode3_3a_84,
  &X86Architecture::Opcode3_3a_85,
  &X86Architecture::Opcode3_3a_86,
  &X86Architecture::Opcode3_3a_87,
  &X86Architecture::Opcode3_3a_88,
  &X86Architecture::Opcode3_3a_89,
  &X86Architecture::Opcode3_3a_8a,
  &X86Architecture::Opcode3_3a_8b,
  &X86Architecture::Opcode3_3a_8c,
  &X86Architecture::Opcode3_3a_8d,
  &X86Architecture::Opcode3_3a_8e,
  &X86Architecture::Opcode3_3a_8f,
  &X86Architecture::Opcode3_3a_90,
  &X86Architecture::Opcode3_3a_91,
  &X86Architecture::Opcode3_3a_92,
  &X86Architecture::Opcode3_3a_93,
  &X86Architecture::Opcode3_3a_94,
  &X86Architecture::Opcode3_3a_95,
  &X86Architecture::Opcode3_3a_96,
  &X86Architecture::Opcode3_3a_97,
  &X86Architecture::Opcode3_3a_98,
  &X86Architecture::Opcode3_3a_99,
  &X86Architecture::Opcode3_3a_9a,
  &X86Architecture::Opcode3_3a_9b,
  &X86Architecture::Opcode3_3a_9c,
  &X86Architecture::Opcode3_3a_9d,
  &X86Architecture::Opcode3_3a_9e,
  &X86Architecture::Opcode3_3a_9f,
  &X86Architecture::Opcode3_3a_a0,
  &X86Architecture::Opcode3_3a_a1,
  &X86Architecture::Opcode3_3a_a2,
  &X86Architecture::Opcode3_3a_a3,
  &X86Architecture::Opcode3_3a_a4,
  &X86Architecture::Opcode3_3a_a5,
  &X86Architecture::Opcode3_3a_a6,
  &X86Architecture::Opcode3_3a_a7,
  &X86Architecture::Opcode3_3a_a8,
  &X86Architecture::Opcode3_3a_a9,
  &X86Architecture::Opcode3_3a_aa,
  &X86Architecture::Opcode3_3a_ab,
  &X86Architecture::Opcode3_3a_ac,
  &X86Architecture::Opcode3_3a_ad,
  &X86Architecture::Opcode3_3a_ae,
  &X86Architecture::Opcode3_3a_af,
  &X86Architecture::Opcode3_3a_b0,
  &X86Architecture::Opcode3_3a_b1,
  &X86Architecture::Opcode3_3a_b2,
  &X86Architecture::Opcode3_3a_b3,
  &X86Architecture::Opcode3_3a_b4,
  &X86Architecture::Opcode3_3a_b5,
  &X86Architecture::Opcode3_3a_b6,
  &X86Architecture::Opcode3_3a_b7,
  &X86Architecture::Opcode3_3a_b8,
  &X86Architecture::Opcode3_3a_b9,
  &X86Architecture::Opcode3_3a_ba,
  &X86Architecture::Opcode3_3a_bb,
  &X86Architecture::Opcode3_3a_bc,
  &X86Architecture::Opcode3_3a_bd,
  &X86Architecture::Opcode3_3a_be,
  &X86Architecture::Opcode3_3a_bf,
  &X86Architecture::Opcode3_3a_c0,
  &X86Architecture::Opcode3_3a_c1,
  &X86Architecture::Opcode3_3a_c2,
  &X86Architecture::Opcode3_3a_c3,
  &X86Architecture::Opcode3_3a_c4,
  &X86Architecture::Opcode3_3a_c5,
  &X86Architecture::Opcode3_3a_c6,
  &X86Architecture::Opcode3_3a_c7,
  &X86Architecture::Opcode3_3a_c8,
  &X86Architecture::Opcode3_3a_c9,
  &X86Architecture::Opcode3_3a_ca,
  &X86Architecture::Opcode3_3a_cb,
  &X86Architecture::Opcode3_3a_cc,
  &X86Architecture::Opcode3_3a_cd,
  &X86Architecture::Opcode3_3a_ce,
  &X86Architecture::Opcode3_3a_cf,
  &X86Architecture::Opcode3_3a_d0,
  &X86Architecture::Opcode3_3a_d1,
  &X86Architecture::Opcode3_3a_d2,
  &X86Architecture::Opcode3_3a_d3,
  &X86Architecture::Opcode3_3a_d4,
  &X86Architecture::Opcode3_3a_d5,
  &X86Architecture::Opcode3_3a_d6,
  &X86Architecture::Opcode3_3a_d7,
  &X86Architecture::Opcode3_3a_d8,
  &X86Architecture::Opcode3_3a_d9,
  &X86Architecture::Opcode3_3a_da,
  &X86Architecture::Opcode3_3a_db,
  &X86Architecture::Opcode3_3a_dc,
  &X86Architecture::Opcode3_3a_dd,
  &X86Architecture::Opcode3_3a_de,
  &X86Architecture::Opcode3_3a_df,
  &X86Architecture::Opcode3_3a_e0,
  &X86Architecture::Opcode3_3a_e1,
  &X86Architecture::Opcode3_3a_e2,
  &X86Architecture::Opcode3_3a_e3,
  &X86Architecture::Opcode3_3a_e4,
  &X86Architecture::Opcode3_3a_e5,
  &X86Architecture::Opcode3_3a_e6,
  &X86Architecture::Opcode3_3a_e7,
  &X86Architecture::Opcode3_3a_e8,
  &X86Architecture::Opcode3_3a_e9,
  &X86Architecture::Opcode3_3a_ea,
  &X86Architecture::Opcode3_3a_eb,
  &X86Architecture::Opcode3_3a_ec,
  &X86Architecture::Opcode3_3a_ed,
  &X86Architecture::Opcode3_3a_ee,
  &X86Architecture::Opcode3_3a_ef,
  &X86Architecture::Opcode3_3a_f0,
  &X86Architecture::Opcode3_3a_f1,
  &X86Architecture::Opcode3_3a_f2,
  &X86Architecture::Opcode3_3a_f3,
  &X86Architecture::Opcode3_3a_f4,
  &X86Architecture::Opcode3_3a_f5,
  &X86Architecture::Opcode3_3a_f6,
  &X86Architecture::Opcode3_3a_f7,
  &X86Architecture::Opcode3_3a_f8,
  &X86Architecture::Opcode3_3a_f9,
  &X86Architecture::Opcode3_3a_fa,
  &X86Architecture::Opcode3_3a_fb,
  &X86Architecture::Opcode3_3a_fc,
  &X86Architecture::Opcode3_3a_fd,
  &X86Architecture::Opcode3_3a_fe,
  &X86Architecture::Opcode3_3a_ff
};

const X86Architecture::TDisassembler X86Architecture::m_Tablefp1[0x40] =
{
  &X86Architecture::Opcodefp1_c0,
  &X86Architecture::Opcodefp1_c1,
  &X86Architecture::Opcodefp1_c2,
  &X86Architecture::Opcodefp1_c3,
  &X86Architecture::Opcodefp1_c4,
  &X86Architecture::Opcodefp1_c5,
  &X86Architecture::Opcodefp1_c6,
  &X86Architecture::Opcodefp1_c7,
  &X86Architecture::Opcodefp1_c8,
  &X86Architecture::Opcodefp1_c9,
  &X86Architecture::Opcodefp1_ca,
  &X86Architecture::Opcodefp1_cb,
  &X86Architecture::Opcodefp1_cc,
  &X86Architecture::Opcodefp1_cd,
  &X86Architecture::Opcodefp1_ce,
  &X86Architecture::Opcodefp1_cf,
  &X86Architecture::Opcodefp1_d0,
  &X86Architecture::Opcodefp1_d1,
  &X86Architecture::Opcodefp1_d2,
  &X86Architecture::Opcodefp1_d3,
  &X86Architecture::Opcodefp1_d4,
  &X86Architecture::Opcodefp1_d5,
  &X86Architecture::Opcodefp1_d6,
  &X86Architecture::Opcodefp1_d7,
  &X86Architecture::Opcodefp1_d8,
  &X86Architecture::Opcodefp1_d9,
  &X86Architecture::Opcodefp1_da,
  &X86Architecture::Opcodefp1_db,
  &X86Architecture::Opcodefp1_dc,
  &X86Architecture::Opcodefp1_dd,
  &X86Architecture::Opcodefp1_de,
  &X86Architecture::Opcodefp1_df,
  &X86Architecture::Opcodefp1_e0,
  &X86Architecture::Opcodefp1_e1,
  &X86Architecture::Opcodefp1_e2,
  &X86Architecture::Opcodefp1_e3,
  &X86Architecture::Opcodefp1_e4,
  &X86Architecture::Opcodefp1_e5,
  &X86Architecture::Opcodefp1_e6,
  &X86Architecture::Opcodefp1_e7,
  &X86Architecture::Opcodefp1_e8,
  &X86Architecture::Opcodefp1_e9,
  &X86Architecture::Opcodefp1_ea,
  &X86Architecture::Opcodefp1_eb,
  &X86Architecture::Opcodefp1_ec,
  &X86Architecture::Opcodefp1_ed,
  &X86Architecture::Opcodefp1_ee,
  &X86Architecture::Opcodefp1_ef,
  &X86Architecture::Opcodefp1_f0,
  &X86Architecture::Opcodefp1_f1,
  &X86Architecture::Opcodefp1_f2,
  &X86Architecture::Opcodefp1_f3,
  &X86Architecture::Opcodefp1_f4,
  &X86Architecture::Opcodefp1_f5,
  &X86Architecture::Opcodefp1_f6,
  &X86Architecture::Opcodefp1_f7,
  &X86Architecture::Opcodefp1_f8,
  &X86Architecture::Opcodefp1_f9,
  &X86Architecture::Opcodefp1_fa,
  &X86Architecture::Opcodefp1_fb,
  &X86Architecture::Opcodefp1_fc,
  &X86Architecture::Opcodefp1_fd,
  &X86Architecture::Opcodefp1_fe,
  &X86Architecture::Opcodefp1_ff
};

const X86Architecture::TDisassembler X86Architecture::m_Tablefp2[0x40] =
{
  &X86Architecture::Opcodefp2_c0,
  &X86Architecture::Opcodefp2_c1,
  &X86Architecture::Opcodefp2_c2,
  &X86Architecture::Opcodefp2_c3,
  &X86Architecture::Opcodefp2_c4,
  &X86Architecture::Opcodefp2_c5,
  &X86Architecture::Opcodefp2_c6,
  &X86Architecture::Opcodefp2_c7,
  &X86Architecture::Opcodefp2_c8,
  &X86Architecture::Opcodefp2_c9,
  &X86Architecture::Opcodefp2_ca,
  &X86Architecture::Opcodefp2_cb,
  &X86Architecture::Opcodefp2_cc,
  &X86Architecture::Opcodefp2_cd,
  &X86Architecture::Opcodefp2_ce,
  &X86Architecture::Opcodefp2_cf,
  &X86Architecture::Opcodefp2_d0,
  &X86Architecture::Opcodefp2_d1,
  &X86Architecture::Opcodefp2_d2,
  &X86Architecture::Opcodefp2_d3,
  &X86Architecture::Opcodefp2_d4,
  &X86Architecture::Opcodefp2_d5,
  &X86Architecture::Opcodefp2_d6,
  &X86Architecture::Opcodefp2_d7,
  &X86Architecture::Opcodefp2_d8,
  &X86Architecture::Opcodefp2_d9,
  &X86Architecture::Opcodefp2_da,
  &X86Architecture::Opcodefp2_db,
  &X86Architecture::Opcodefp2_dc,
  &X86Architecture::Opcodefp2_dd,
  &X86Architecture::Opcodefp2_de,
  &X86Architecture::Opcodefp2_df,
  &X86Architecture::Opcodefp2_e0,
  &X86Architecture::Opcodefp2_e1,
  &X86Architecture::Opcodefp2_e2,
  &X86Architecture::Opcodefp2_e3,
  &X86Architecture::Opcodefp2_e4,
  &X86Architecture::Opcodefp2_e5,
  &X86Architecture::Opcodefp2_e6,
  &X86Architecture::Opcodefp2_e7,
  &X86Architecture::Opcodefp2_e8,
  &X86Architecture::Opcodefp2_e9,
  &X86Architecture::Opcodefp2_ea,
  &X86Architecture::Opcodefp2_eb,
  &X86Architecture::Opcodefp2_ec,
  &X86Architecture::Opcodefp2_ed,
  &X86Architecture::Opcodefp2_ee,
  &X86Architecture::Opcodefp2_ef,
  &X86Architecture::Opcodefp2_f0,
  &X86Architecture::Opcodefp2_f1,
  &X86Architecture::Opcodefp2_f2,
  &X86Architecture::Opcodefp2_f3,
  &X86Architecture::Opcodefp2_f4,
  &X86Architecture::Opcodefp2_f5,
  &X86Architecture::Opcodefp2_f6,
  &X86Architecture::Opcodefp2_f7,
  &X86Architecture::Opcodefp2_f8,
  &X86Architecture::Opcodefp2_f9,
  &X86Architecture::Opcodefp2_fa,
  &X86Architecture::Opcodefp2_fb,
  &X86Architecture::Opcodefp2_fc,
  &X86Architecture::Opcodefp2_fd,
  &X86Architecture::Opcodefp2_fe,
  &X86Architecture::Opcodefp2_ff
};

const X86Architecture::TDisassembler X86Architecture::m_Tablefp3[0x40] =
{
  &X86Architecture::Opcodefp3_c0,
  &X86Architecture::Opcodefp3_c1,
  &X86Architecture::Opcodefp3_c2,
  &X86Architecture::Opcodefp3_c3,
  &X86Architecture::Opcodefp3_c4,
  &X86Architecture::Opcodefp3_c5,
  &X86Architecture::Opcodefp3_c6,
  &X86Architecture::Opcodefp3_c7,
  &X86Architecture::Opcodefp3_c8,
  &X86Architecture::Opcodefp3_c9,
  &X86Architecture::Opcodefp3_ca,
  &X86Architecture::Opcodefp3_cb,
  &X86Architecture::Opcodefp3_cc,
  &X86Architecture::Opcodefp3_cd,
  &X86Architecture::Opcodefp3_ce,
  &X86Architecture::Opcodefp3_cf,
  &X86Architecture::Opcodefp3_d0,
  &X86Architecture::Opcodefp3_d1,
  &X86Architecture::Opcodefp3_d2,
  &X86Architecture::Opcodefp3_d3,
  &X86Architecture::Opcodefp3_d4,
  &X86Architecture::Opcodefp3_d5,
  &X86Architecture::Opcodefp3_d6,
  &X86Architecture::Opcodefp3_d7,
  &X86Architecture::Opcodefp3_d8,
  &X86Architecture::Opcodefp3_d9,
  &X86Architecture::Opcodefp3_da,
  &X86Architecture::Opcodefp3_db,
  &X86Architecture::Opcodefp3_dc,
  &X86Architecture::Opcodefp3_dd,
  &X86Architecture::Opcodefp3_de,
  &X86Architecture::Opcodefp3_df,
  &X86Architecture::Opcodefp3_e0,
  &X86Architecture::Opcodefp3_e1,
  &X86Architecture::Opcodefp3_e2,
  &X86Architecture::Opcodefp3_e3,
  &X86Architecture::Opcodefp3_e4,
  &X86Architecture::Opcodefp3_e5,
  &X86Architecture::Opcodefp3_e6,
  &X86Architecture::Opcodefp3_e7,
  &X86Architecture::Opcodefp3_e8,
  &X86Architecture::Opcodefp3_e9,
  &X86Architecture::Opcodefp3_ea,
  &X86Architecture::Opcodefp3_eb,
  &X86Architecture::Opcodefp3_ec,
  &X86Architecture::Opcodefp3_ed,
  &X86Architecture::Opcodefp3_ee,
  &X86Architecture::Opcodefp3_ef,
  &X86Architecture::Opcodefp3_f0,
  &X86Architecture::Opcodefp3_f1,
  &X86Architecture::Opcodefp3_f2,
  &X86Architecture::Opcodefp3_f3,
  &X86Architecture::Opcodefp3_f4,
  &X86Architecture::Opcodefp3_f5,
  &X86Architecture::Opcodefp3_f6,
  &X86Architecture::Opcodefp3_f7,
  &X86Architecture::Opcodefp3_f8,
  &X86Architecture::Opcodefp3_f9,
  &X86Architecture::Opcodefp3_fa,
  &X86Architecture::Opcodefp3_fb,
  &X86Architecture::Opcodefp3_fc,
  &X86Architecture::Opcodefp3_fd,
  &X86Architecture::Opcodefp3_fe,
  &X86Architecture::Opcodefp3_ff
};

const X86Architecture::TDisassembler X86Architecture::m_Tablefp4[0x40] =
{
  &X86Architecture::Opcodefp4_c0,
  &X86Architecture::Opcodefp4_c1,
  &X86Architecture::Opcodefp4_c2,
  &X86Architecture::Opcodefp4_c3,
  &X86Architecture::Opcodefp4_c4,
  &X86Architecture::Opcodefp4_c5,
  &X86Architecture::Opcodefp4_c6,
  &X86Architecture::Opcodefp4_c7,
  &X86Architecture::Opcodefp4_c8,
  &X86Architecture::Opcodefp4_c9,
  &X86Architecture::Opcodefp4_ca,
  &X86Architecture::Opcodefp4_cb,
  &X86Architecture::Opcodefp4_cc,
  &X86Architecture::Opcodefp4_cd,
  &X86Architecture::Opcodefp4_ce,
  &X86Architecture::Opcodefp4_cf,
  &X86Architecture::Opcodefp4_d0,
  &X86Architecture::Opcodefp4_d1,
  &X86Architecture::Opcodefp4_d2,
  &X86Architecture::Opcodefp4_d3,
  &X86Architecture::Opcodefp4_d4,
  &X86Architecture::Opcodefp4_d5,
  &X86Architecture::Opcodefp4_d6,
  &X86Architecture::Opcodefp4_d7,
  &X86Architecture::Opcodefp4_d8,
  &X86Architecture::Opcodefp4_d9,
  &X86Architecture::Opcodefp4_da,
  &X86Architecture::Opcodefp4_db,
  &X86Architecture::Opcodefp4_dc,
  &X86Architecture::Opcodefp4_dd,
  &X86Architecture::Opcodefp4_de,
  &X86Architecture::Opcodefp4_df,
  &X86Architecture::Opcodefp4_e0,
  &X86Architecture::Opcodefp4_e1,
  &X86Architecture::Opcodefp4_e2,
  &X86Architecture::Opcodefp4_e3,
  &X86Architecture::Opcodefp4_e4,
  &X86Architecture::Opcodefp4_e5,
  &X86Architecture::Opcodefp4_e6,
  &X86Architecture::Opcodefp4_e7,
  &X86Architecture::Opcodefp4_e8,
  &X86Architecture::Opcodefp4_e9,
  &X86Architecture::Opcodefp4_ea,
  &X86Architecture::Opcodefp4_eb,
  &X86Architecture::Opcodefp4_ec,
  &X86Architecture::Opcodefp4_ed,
  &X86Architecture::Opcodefp4_ee,
  &X86Architecture::Opcodefp4_ef,
  &X86Architecture::Opcodefp4_f0,
  &X86Architecture::Opcodefp4_f1,
  &X86Architecture::Opcodefp4_f2,
  &X86Architecture::Opcodefp4_f3,
  &X86Architecture::Opcodefp4_f4,
  &X86Architecture::Opcodefp4_f5,
  &X86Architecture::Opcodefp4_f6,
  &X86Architecture::Opcodefp4_f7,
  &X86Architecture::Opcodefp4_f8,
  &X86Architecture::Opcodefp4_f9,
  &X86Architecture::Opcodefp4_fa,
  &X86Architecture::Opcodefp4_fb,
  &X86Architecture::Opcodefp4_fc,
  &X86Architecture::Opcodefp4_fd,
  &X86Architecture::Opcodefp4_fe,
  &X86Architecture::Opcodefp4_ff
};

const X86Architecture::TDisassembler X86Architecture::m_Tablefp5[0x40] =
{
  &X86Architecture::Opcodefp5_c0,
  &X86Architecture::Opcodefp5_c1,
  &X86Architecture::Opcodefp5_c2,
  &X86Architecture::Opcodefp5_c3,
  &X86Architecture::Opcodefp5_c4,
  &X86Architecture::Opcodefp5_c5,
  &X86Architecture::Opcodefp5_c6,
  &X86Architecture::Opcodefp5_c7,
  &X86Architecture::Opcodefp5_c8,
  &X86Architecture::Opcodefp5_c9,
  &X86Architecture::Opcodefp5_ca,
  &X86Architecture::Opcodefp5_cb,
  &X86Architecture::Opcodefp5_cc,
  &X86Architecture::Opcodefp5_cd,
  &X86Architecture::Opcodefp5_ce,
  &X86Architecture::Opcodefp5_cf,
  &X86Architecture::Opcodefp5_d0,
  &X86Architecture::Opcodefp5_d1,
  &X86Architecture::Opcodefp5_d2,
  &X86Architecture::Opcodefp5_d3,
  &X86Architecture::Opcodefp5_d4,
  &X86Architecture::Opcodefp5_d5,
  &X86Architecture::Opcodefp5_d6,
  &X86Architecture::Opcodefp5_d7,
  &X86Architecture::Opcodefp5_d8,
  &X86Architecture::Opcodefp5_d9,
  &X86Architecture::Opcodefp5_da,
  &X86Architecture::Opcodefp5_db,
  &X86Architecture::Opcodefp5_dc,
  &X86Architecture::Opcodefp5_dd,
  &X86Architecture::Opcodefp5_de,
  &X86Architecture::Opcodefp5_df,
  &X86Architecture::Opcodefp5_e0,
  &X86Architecture::Opcodefp5_e1,
  &X86Architecture::Opcodefp5_e2,
  &X86Architecture::Opcodefp5_e3,
  &X86Architecture::Opcodefp5_e4,
  &X86Architecture::Opcodefp5_e5,
  &X86Architecture::Opcodefp5_e6,
  &X86Architecture::Opcodefp5_e7,
  &X86Architecture::Opcodefp5_e8,
  &X86Architecture::Opcodefp5_e9,
  &X86Architecture::Opcodefp5_ea,
  &X86Architecture::Opcodefp5_eb,
  &X86Architecture::Opcodefp5_ec,
  &X86Architecture::Opcodefp5_ed,
  &X86Architecture::Opcodefp5_ee,
  &X86Architecture::Opcodefp5_ef,
  &X86Architecture::Opcodefp5_f0,
  &X86Architecture::Opcodefp5_f1,
  &X86Architecture::Opcodefp5_f2,
  &X86Architecture::Opcodefp5_f3,
  &X86Architecture::Opcodefp5_f4,
  &X86Architecture::Opcodefp5_f5,
  &X86Architecture::Opcodefp5_f6,
  &X86Architecture::Opcodefp5_f7,
  &X86Architecture::Opcodefp5_f8,
  &X86Architecture::Opcodefp5_f9,
  &X86Architecture::Opcodefp5_fa,
  &X86Architecture::Opcodefp5_fb,
  &X86Architecture::Opcodefp5_fc,
  &X86Architecture::Opcodefp5_fd,
  &X86Architecture::Opcodefp5_fe,
  &X86Architecture::Opcodefp5_ff
};

const X86Architecture::TDisassembler X86Architecture::m_Tablefp6[0x40] =
{
  &X86Architecture::Opcodefp6_c0,
  &X86Architecture::Opcodefp6_c1,
  &X86Architecture::Opcodefp6_c2,
  &X86Architecture::Opcodefp6_c3,
  &X86Architecture::Opcodefp6_c4,
  &X86Architecture::Opcodefp6_c5,
  &X86Architecture::Opcodefp6_c6,
  &X86Architecture::Opcodefp6_c7,
  &X86Architecture::Opcodefp6_c8,
  &X86Architecture::Opcodefp6_c9,
  &X86Architecture::Opcodefp6_ca,
  &X86Architecture::Opcodefp6_cb,
  &X86Architecture::Opcodefp6_cc,
  &X86Architecture::Opcodefp6_cd,
  &X86Architecture::Opcodefp6_ce,
  &X86Architecture::Opcodefp6_cf,
  &X86Architecture::Opcodefp6_d0,
  &X86Architecture::Opcodefp6_d1,
  &X86Architecture::Opcodefp6_d2,
  &X86Architecture::Opcodefp6_d3,
  &X86Architecture::Opcodefp6_d4,
  &X86Architecture::Opcodefp6_d5,
  &X86Architecture::Opcodefp6_d6,
  &X86Architecture::Opcodefp6_d7,
  &X86Architecture::Opcodefp6_d8,
  &X86Architecture::Opcodefp6_d9,
  &X86Architecture::Opcodefp6_da,
  &X86Architecture::Opcodefp6_db,
  &X86Architecture::Opcodefp6_dc,
  &X86Architecture::Opcodefp6_dd,
  &X86Architecture::Opcodefp6_de,
  &X86Architecture::Opcodefp6_df,
  &X86Architecture::Opcodefp6_e0,
  &X86Architecture::Opcodefp6_e1,
  &X86Architecture::Opcodefp6_e2,
  &X86Architecture::Opcodefp6_e3,
  &X86Architecture::Opcodefp6_e4,
  &X86Architecture::Opcodefp6_e5,
  &X86Architecture::Opcodefp6_e6,
  &X86Architecture::Opcodefp6_e7,
  &X86Architecture::Opcodefp6_e8,
  &X86Architecture::Opcodefp6_e9,
  &X86Architecture::Opcodefp6_ea,
  &X86Architecture::Opcodefp6_eb,
  &X86Architecture::Opcodefp6_ec,
  &X86Architecture::Opcodefp6_ed,
  &X86Architecture::Opcodefp6_ee,
  &X86Architecture::Opcodefp6_ef,
  &X86Architecture::Opcodefp6_f0,
  &X86Architecture::Opcodefp6_f1,
  &X86Architecture::Opcodefp6_f2,
  &X86Architecture::Opcodefp6_f3,
  &X86Architecture::Opcodefp6_f4,
  &X86Architecture::Opcodefp6_f5,
  &X86Architecture::Opcodefp6_f6,
  &X86Architecture::Opcodefp6_f7,
  &X86Architecture::Opcodefp6_f8,
  &X86Architecture::Opcodefp6_f9,
  &X86Architecture::Opcodefp6_fa,
  &X86Architecture::Opcodefp6_fb,
  &X86Architecture::Opcodefp6_fc,
  &X86Architecture::Opcodefp6_fd,
  &X86Architecture::Opcodefp6_fe,
  &X86Architecture::Opcodefp6_ff
};

const X86Architecture::TDisassembler X86Architecture::m_Tablefp7[0x40] =
{
  &X86Architecture::Opcodefp7_c0,
  &X86Architecture::Opcodefp7_c1,
  &X86Architecture::Opcodefp7_c2,
  &X86Architecture::Opcodefp7_c3,
  &X86Architecture::Opcodefp7_c4,
  &X86Architecture::Opcodefp7_c5,
  &X86Architecture::Opcodefp7_c6,
  &X86Architecture::Opcodefp7_c7,
  &X86Architecture::Opcodefp7_c8,
  &X86Architecture::Opcodefp7_c9,
  &X86Architecture::Opcodefp7_ca,
  &X86Architecture::Opcodefp7_cb,
  &X86Architecture::Opcodefp7_cc,
  &X86Architecture::Opcodefp7_cd,
  &X86Architecture::Opcodefp7_ce,
  &X86Architecture::Opcodefp7_cf,
  &X86Architecture::Opcodefp7_d0,
  &X86Architecture::Opcodefp7_d1,
  &X86Architecture::Opcodefp7_d2,
  &X86Architecture::Opcodefp7_d3,
  &X86Architecture::Opcodefp7_d4,
  &X86Architecture::Opcodefp7_d5,
  &X86Architecture::Opcodefp7_d6,
  &X86Architecture::Opcodefp7_d7,
  &X86Architecture::Opcodefp7_d8,
  &X86Architecture::Opcodefp7_d9,
  &X86Architecture::Opcodefp7_da,
  &X86Architecture::Opcodefp7_db,
  &X86Architecture::Opcodefp7_dc,
  &X86Architecture::Opcodefp7_dd,
  &X86Architecture::Opcodefp7_de,
  &X86Architecture::Opcodefp7_df,
  &X86Architecture::Opcodefp7_e0,
  &X86Architecture::Opcodefp7_e1,
  &X86Architecture::Opcodefp7_e2,
  &X86Architecture::Opcodefp7_e3,
  &X86Architecture::Opcodefp7_e4,
  &X86Architecture::Opcodefp7_e5,
  &X86Architecture::Opcodefp7_e6,
  &X86Architecture::Opcodefp7_e7,
  &X86Architecture::Opcodefp7_e8,
  &X86Architecture::Opcodefp7_e9,
  &X86Architecture::Opcodefp7_ea,
  &X86Architecture::Opcodefp7_eb,
  &X86Architecture::Opcodefp7_ec,
  &X86Architecture::Opcodefp7_ed,
  &X86Architecture::Opcodefp7_ee,
  &X86Architecture::Opcodefp7_ef,
  &X86Architecture::Opcodefp7_f0,
  &X86Architecture::Opcodefp7_f1,
  &X86Architecture::Opcodefp7_f2,
  &X86Architecture::Opcodefp7_f3,
  &X86Architecture::Opcodefp7_f4,
  &X86Architecture::Opcodefp7_f5,
  &X86Architecture::Opcodefp7_f6,
  &X86Architecture::Opcodefp7_f7,
  &X86Architecture::Opcodefp7_f8,
  &X86Architecture::Opcodefp7_f9,
  &X86Architecture::Opcodefp7_fa,
  &X86Architecture::Opcodefp7_fb,
  &X86Architecture::Opcodefp7_fc,
  &X86Architecture::Opcodefp7_fd,
  &X86Architecture::Opcodefp7_fe,
  &X86Architecture::Opcodefp7_ff
};

const X86Architecture::TDisassembler X86Architecture::m_Tablefp8[0x40] =
{
  &X86Architecture::Opcodefp8_c0,
  &X86Architecture::Opcodefp8_c1,
  &X86Architecture::Opcodefp8_c2,
  &X86Architecture::Opcodefp8_c3,
  &X86Architecture::Opcodefp8_c4,
  &X86Architecture::Opcodefp8_c5,
  &X86Architecture::Opcodefp8_c6,
  &X86Architecture::Opcodefp8_c7,
  &X86Architecture::Opcodefp8_c8,
  &X86Architecture::Opcodefp8_c9,
  &X86Architecture::Opcodefp8_ca,
  &X86Architecture::Opcodefp8_cb,
  &X86Architecture::Opcodefp8_cc,
  &X86Architecture::Opcodefp8_cd,
  &X86Architecture::Opcodefp8_ce,
  &X86Architecture::Opcodefp8_cf,
  &X86Architecture::Opcodefp8_d0,
  &X86Architecture::Opcodefp8_d1,
  &X86Architecture::Opcodefp8_d2,
  &X86Architecture::Opcodefp8_d3,
  &X86Architecture::Opcodefp8_d4,
  &X86Architecture::Opcodefp8_d5,
  &X86Architecture::Opcodefp8_d6,
  &X86Architecture::Opcodefp8_d7,
  &X86Architecture::Opcodefp8_d8,
  &X86Architecture::Opcodefp8_d9,
  &X86Architecture::Opcodefp8_da,
  &X86Architecture::Opcodefp8_db,
  &X86Architecture::Opcodefp8_dc,
  &X86Architecture::Opcodefp8_dd,
  &X86Architecture::Opcodefp8_de,
  &X86Architecture::Opcodefp8_df,
  &X86Architecture::Opcodefp8_e0,
  &X86Architecture::Opcodefp8_e1,
  &X86Architecture::Opcodefp8_e2,
  &X86Architecture::Opcodefp8_e3,
  &X86Architecture::Opcodefp8_e4,
  &X86Architecture::Opcodefp8_e5,
  &X86Architecture::Opcodefp8_e6,
  &X86Architecture::Opcodefp8_e7,
  &X86Architecture::Opcodefp8_e8,
  &X86Architecture::Opcodefp8_e9,
  &X86Architecture::Opcodefp8_ea,
  &X86Architecture::Opcodefp8_eb,
  &X86Architecture::Opcodefp8_ec,
  &X86Architecture::Opcodefp8_ed,
  &X86Architecture::Opcodefp8_ee,
  &X86Architecture::Opcodefp8_ef,
  &X86Architecture::Opcodefp8_f0,
  &X86Architecture::Opcodefp8_f1,
  &X86Architecture::Opcodefp8_f2,
  &X86Architecture::Opcodefp8_f3,
  &X86Architecture::Opcodefp8_f4,
  &X86Architecture::Opcodefp8_f5,
  &X86Architecture::Opcodefp8_f6,
  &X86Architecture::Opcodefp8_f7,
  &X86Architecture::Opcodefp8_f8,
  &X86Architecture::Opcodefp8_f9,
  &X86Architecture::Opcodefp8_fa,
  &X86Architecture::Opcodefp8_fb,
  &X86Architecture::Opcodefp8_fc,
  &X86Architecture::Opcodefp8_fd,
  &X86Architecture::Opcodefp8_fe,
  &X86Architecture::Opcodefp8_ff
};

const X86Architecture::TDisassembler X86Architecture::m_Table_sse5a[0x100] =
{
  &X86Architecture::Opcode_sse5a_00,
  &X86Architecture::Opcode_sse5a_01,
  &X86Architecture::Opcode_sse5a_02,
  &X86Architecture::Opcode_sse5a_03,
  &X86Architecture::Opcode_sse5a_04,
  &X86Architecture::Opcode_sse5a_05,
  &X86Architecture::Opcode_sse5a_06,
  &X86Architecture::Opcode_sse5a_07,
  &X86Architecture::Opcode_sse5a_08,
  &X86Architecture::Opcode_sse5a_09,
  &X86Architecture::Opcode_sse5a_0a,
  &X86Architecture::Opcode_sse5a_0b,
  &X86Architecture::Opcode_sse5a_0c,
  &X86Architecture::Opcode_sse5a_0d,
  &X86Architecture::Opcode_sse5a_0e,
  &X86Architecture::Opcode_sse5a_0f,
  &X86Architecture::Opcode_sse5a_10,
  &X86Architecture::Opcode_sse5a_11,
  &X86Architecture::Opcode_sse5a_12,
  &X86Architecture::Opcode_sse5a_13,
  &X86Architecture::Opcode_sse5a_14,
  &X86Architecture::Opcode_sse5a_15,
  &X86Architecture::Opcode_sse5a_16,
  &X86Architecture::Opcode_sse5a_17,
  &X86Architecture::Opcode_sse5a_18,
  &X86Architecture::Opcode_sse5a_19,
  &X86Architecture::Opcode_sse5a_1a,
  &X86Architecture::Opcode_sse5a_1b,
  &X86Architecture::Opcode_sse5a_1c,
  &X86Architecture::Opcode_sse5a_1d,
  &X86Architecture::Opcode_sse5a_1e,
  &X86Architecture::Opcode_sse5a_1f,
  &X86Architecture::Opcode_sse5a_20,
  &X86Architecture::Opcode_sse5a_21,
  &X86Architecture::Opcode_sse5a_22,
  &X86Architecture::Opcode_sse5a_23,
  &X86Architecture::Opcode_sse5a_24,
  &X86Architecture::Opcode_sse5a_25,
  &X86Architecture::Opcode_sse5a_26,
  &X86Architecture::Opcode_sse5a_27,
  &X86Architecture::Opcode_sse5a_28,
  &X86Architecture::Opcode_sse5a_29,
  &X86Architecture::Opcode_sse5a_2a,
  &X86Architecture::Opcode_sse5a_2b,
  &X86Architecture::Opcode_sse5a_2c,
  &X86Architecture::Opcode_sse5a_2d,
  &X86Architecture::Opcode_sse5a_2e,
  &X86Architecture::Opcode_sse5a_2f,
  &X86Architecture::Opcode_sse5a_30,
  &X86Architecture::Opcode_sse5a_31,
  &X86Architecture::Opcode_sse5a_32,
  &X86Architecture::Opcode_sse5a_33,
  &X86Architecture::Opcode_sse5a_34,
  &X86Architecture::Opcode_sse5a_35,
  &X86Architecture::Opcode_sse5a_36,
  &X86Architecture::Opcode_sse5a_37,
  &X86Architecture::Opcode_sse5a_38,
  &X86Architecture::Opcode_sse5a_39,
  &X86Architecture::Opcode_sse5a_3a,
  &X86Architecture::Opcode_sse5a_3b,
  &X86Architecture::Opcode_sse5a_3c,
  &X86Architecture::Opcode_sse5a_3d,
  &X86Architecture::Opcode_sse5a_3e,
  &X86Architecture::Opcode_sse5a_3f,
  &X86Architecture::Opcode_sse5a_40,
  &X86Architecture::Opcode_sse5a_41,
  &X86Architecture::Opcode_sse5a_42,
  &X86Architecture::Opcode_sse5a_43,
  &X86Architecture::Opcode_sse5a_44,
  &X86Architecture::Opcode_sse5a_45,
  &X86Architecture::Opcode_sse5a_46,
  &X86Architecture::Opcode_sse5a_47,
  &X86Architecture::Opcode_sse5a_48,
  &X86Architecture::Opcode_sse5a_49,
  &X86Architecture::Opcode_sse5a_4a,
  &X86Architecture::Opcode_sse5a_4b,
  &X86Architecture::Opcode_sse5a_4c,
  &X86Architecture::Opcode_sse5a_4d,
  &X86Architecture::Opcode_sse5a_4e,
  &X86Architecture::Opcode_sse5a_4f,
  &X86Architecture::Opcode_sse5a_50,
  &X86Architecture::Opcode_sse5a_51,
  &X86Architecture::Opcode_sse5a_52,
  &X86Architecture::Opcode_sse5a_53,
  &X86Architecture::Opcode_sse5a_54,
  &X86Architecture::Opcode_sse5a_55,
  &X86Architecture::Opcode_sse5a_56,
  &X86Architecture::Opcode_sse5a_57,
  &X86Architecture::Opcode_sse5a_58,
  &X86Architecture::Opcode_sse5a_59,
  &X86Architecture::Opcode_sse5a_5a,
  &X86Architecture::Opcode_sse5a_5b,
  &X86Architecture::Opcode_sse5a_5c,
  &X86Architecture::Opcode_sse5a_5d,
  &X86Architecture::Opcode_sse5a_5e,
  &X86Architecture::Opcode_sse5a_5f,
  &X86Architecture::Opcode_sse5a_60,
  &X86Architecture::Opcode_sse5a_61,
  &X86Architecture::Opcode_sse5a_62,
  &X86Architecture::Opcode_sse5a_63,
  &X86Architecture::Opcode_sse5a_64,
  &X86Architecture::Opcode_sse5a_65,
  &X86Architecture::Opcode_sse5a_66,
  &X86Architecture::Opcode_sse5a_67,
  &X86Architecture::Opcode_sse5a_68,
  &X86Architecture::Opcode_sse5a_69,
  &X86Architecture::Opcode_sse5a_6a,
  &X86Architecture::Opcode_sse5a_6b,
  &X86Architecture::Opcode_sse5a_6c,
  &X86Architecture::Opcode_sse5a_6d,
  &X86Architecture::Opcode_sse5a_6e,
  &X86Architecture::Opcode_sse5a_6f,
  &X86Architecture::Opcode_sse5a_70,
  &X86Architecture::Opcode_sse5a_71,
  &X86Architecture::Opcode_sse5a_72,
  &X86Architecture::Opcode_sse5a_73,
  &X86Architecture::Opcode_sse5a_74,
  &X86Architecture::Opcode_sse5a_75,
  &X86Architecture::Opcode_sse5a_76,
  &X86Architecture::Opcode_sse5a_77,
  &X86Architecture::Opcode_sse5a_78,
  &X86Architecture::Opcode_sse5a_79,
  &X86Architecture::Opcode_sse5a_7a,
  &X86Architecture::Opcode_sse5a_7b,
  &X86Architecture::Opcode_sse5a_7c,
  &X86Architecture::Opcode_sse5a_7d,
  &X86Architecture::Opcode_sse5a_7e,
  &X86Architecture::Opcode_sse5a_7f,
  &X86Architecture::Opcode_sse5a_80,
  &X86Architecture::Opcode_sse5a_81,
  &X86Architecture::Opcode_sse5a_82,
  &X86Architecture::Opcode_sse5a_83,
  &X86Architecture::Opcode_sse5a_84,
  &X86Architecture::Opcode_sse5a_85,
  &X86Architecture::Opcode_sse5a_86,
  &X86Architecture::Opcode_sse5a_87,
  &X86Architecture::Opcode_sse5a_88,
  &X86Architecture::Opcode_sse5a_89,
  &X86Architecture::Opcode_sse5a_8a,
  &X86Architecture::Opcode_sse5a_8b,
  &X86Architecture::Opcode_sse5a_8c,
  &X86Architecture::Opcode_sse5a_8d,
  &X86Architecture::Opcode_sse5a_8e,
  &X86Architecture::Opcode_sse5a_8f,
  &X86Architecture::Opcode_sse5a_90,
  &X86Architecture::Opcode_sse5a_91,
  &X86Architecture::Opcode_sse5a_92,
  &X86Architecture::Opcode_sse5a_93,
  &X86Architecture::Opcode_sse5a_94,
  &X86Architecture::Opcode_sse5a_95,
  &X86Architecture::Opcode_sse5a_96,
  &X86Architecture::Opcode_sse5a_97,
  &X86Architecture::Opcode_sse5a_98,
  &X86Architecture::Opcode_sse5a_99,
  &X86Architecture::Opcode_sse5a_9a,
  &X86Architecture::Opcode_sse5a_9b,
  &X86Architecture::Opcode_sse5a_9c,
  &X86Architecture::Opcode_sse5a_9d,
  &X86Architecture::Opcode_sse5a_9e,
  &X86Architecture::Opcode_sse5a_9f,
  &X86Architecture::Opcode_sse5a_a0,
  &X86Architecture::Opcode_sse5a_a1,
  &X86Architecture::Opcode_sse5a_a2,
  &X86Architecture::Opcode_sse5a_a3,
  &X86Architecture::Opcode_sse5a_a4,
  &X86Architecture::Opcode_sse5a_a5,
  &X86Architecture::Opcode_sse5a_a6,
  &X86Architecture::Opcode_sse5a_a7,
  &X86Architecture::Opcode_sse5a_a8,
  &X86Architecture::Opcode_sse5a_a9,
  &X86Architecture::Opcode_sse5a_aa,
  &X86Architecture::Opcode_sse5a_ab,
  &X86Architecture::Opcode_sse5a_ac,
  &X86Architecture::Opcode_sse5a_ad,
  &X86Architecture::Opcode_sse5a_ae,
  &X86Architecture::Opcode_sse5a_af,
  &X86Architecture::Opcode_sse5a_b0,
  &X86Architecture::Opcode_sse5a_b1,
  &X86Architecture::Opcode_sse5a_b2,
  &X86Architecture::Opcode_sse5a_b3,
  &X86Architecture::Opcode_sse5a_b4,
  &X86Architecture::Opcode_sse5a_b5,
  &X86Architecture::Opcode_sse5a_b6,
  &X86Architecture::Opcode_sse5a_b7,
  &X86Architecture::Opcode_sse5a_b8,
  &X86Architecture::Opcode_sse5a_b9,
  &X86Architecture::Opcode_sse5a_ba,
  &X86Architecture::Opcode_sse5a_bb,
  &X86Architecture::Opcode_sse5a_bc,
  &X86Architecture::Opcode_sse5a_bd,
  &X86Architecture::Opcode_sse5a_be,
  &X86Architecture::Opcode_sse5a_bf,
  &X86Architecture::Opcode_sse5a_c0,
  &X86Architecture::Opcode_sse5a_c1,
  &X86Architecture::Opcode_sse5a_c2,
  &X86Architecture::Opcode_sse5a_c3,
  &X86Architecture::Opcode_sse5a_c4,
  &X86Architecture::Opcode_sse5a_c5,
  &X86Architecture::Opcode_sse5a_c6,
  &X86Architecture::Opcode_sse5a_c7,
  &X86Architecture::Opcode_sse5a_c8,
  &X86Architecture::Opcode_sse5a_c9,
  &X86Architecture::Opcode_sse5a_ca,
  &X86Architecture::Opcode_sse5a_cb,
  &X86Architecture::Opcode_sse5a_cc,
  &X86Architecture::Opcode_sse5a_cd,
  &X86Architecture::Opcode_sse5a_ce,
  &X86Architecture::Opcode_sse5a_cf,
  &X86Architecture::Opcode_sse5a_d0,
  &X86Architecture::Opcode_sse5a_d1,
  &X86Architecture::Opcode_sse5a_d2,
  &X86Architecture::Opcode_sse5a_d3,
  &X86Architecture::Opcode_sse5a_d4,
  &X86Architecture::Opcode_sse5a_d5,
  &X86Architecture::Opcode_sse5a_d6,
  &X86Architecture::Opcode_sse5a_d7,
  &X86Architecture::Opcode_sse5a_d8,
  &X86Architecture::Opcode_sse5a_d9,
  &X86Architecture::Opcode_sse5a_da,
  &X86Architecture::Opcode_sse5a_db,
  &X86Architecture::Opcode_sse5a_dc,
  &X86Architecture::Opcode_sse5a_dd,
  &X86Architecture::Opcode_sse5a_de,
  &X86Architecture::Opcode_sse5a_df,
  &X86Architecture::Opcode_sse5a_e0,
  &X86Architecture::Opcode_sse5a_e1,
  &X86Architecture::Opcode_sse5a_e2,
  &X86Architecture::Opcode_sse5a_e3,
  &X86Architecture::Opcode_sse5a_e4,
  &X86Architecture::Opcode_sse5a_e5,
  &X86Architecture::Opcode_sse5a_e6,
  &X86Architecture::Opcode_sse5a_e7,
  &X86Architecture::Opcode_sse5a_e8,
  &X86Architecture::Opcode_sse5a_e9,
  &X86Architecture::Opcode_sse5a_ea,
  &X86Architecture::Opcode_sse5a_eb,
  &X86Architecture::Opcode_sse5a_ec,
  &X86Architecture::Opcode_sse5a_ed,
  &X86Architecture::Opcode_sse5a_ee,
  &X86Architecture::Opcode_sse5a_ef,
  &X86Architecture::Opcode_sse5a_f0,
  &X86Architecture::Opcode_sse5a_f1,
  &X86Architecture::Opcode_sse5a_f2,
  &X86Architecture::Opcode_sse5a_f3,
  &X86Architecture::Opcode_sse5a_f4,
  &X86Architecture::Opcode_sse5a_f5,
  &X86Architecture::Opcode_sse5a_f6,
  &X86Architecture::Opcode_sse5a_f7,
  &X86Architecture::Opcode_sse5a_f8,
  &X86Architecture::Opcode_sse5a_f9,
  &X86Architecture::Opcode_sse5a_fa,
  &X86Architecture::Opcode_sse5a_fb,
  &X86Architecture::Opcode_sse5a_fc,
  &X86Architecture::Opcode_sse5a_fd,
  &X86Architecture::Opcode_sse5a_fe,
  &X86Architecture::Opcode_sse5a_ff
};

/*
Opcode: 00
- add
operand: ['Eb', 'Gb']
*/
bool X86Architecture::Opcode1_00(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Add);
    return Operand__Eb_Gb(rBinStrm, Address, rInsn);
}

/*
Opcode: 01
- add
operand: ['Ev', 'Gv']
*/
bool X86Architecture::Opcode1_01(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Add);
    return Operand__Ev_Gv(rBinStrm, Address, rInsn);
}

/*
Opcode: 02
- add
operand: ['Gb', 'Eb']
*/
bool X86Architecture::Opcode1_02(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Add);
    return Operand__Gb_Eb(rBinStrm, Address, rInsn);
}

/*
Opcode: 03
- add
operand: ['Gv', 'Ev']
*/
bool X86Architecture::Opcode1_03(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Add);
    return Operand__Gv_Ev(rBinStrm, Address, rInsn);
}

/*
Opcode: 04
- add
operand: ['AL', 'Ib']
*/
bool X86Architecture::Opcode1_04(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Add);
    return Operand__AL_Ib(rBinStrm, Address, rInsn);
}

/*
Opcode: 05
- add
operand: ['rAX', 'Iz']
*/
bool X86Architecture::Opcode1_05(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Add);
    return Operand__rAX_Iz(rBinStrm, Address, rInsn);
}

/*
Opcode: 06
- push
operand: ['ES']
flag: nm64
*/
bool X86Architecture::Opcode1_06(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_Cfg.Get("Bit") != X86_Bit_64)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Push);
      return Operand__ES(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: 07
- pop
operand: ['ES']
flag: nm64
*/
bool X86Architecture::Opcode1_07(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_Cfg.Get("Bit") != X86_Bit_64)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pop);
      return Operand__ES(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: 08
- or
operand: ['Eb', 'Gb']
*/
bool X86Architecture::Opcode1_08(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Or);
    return Operand__Eb_Gb(rBinStrm, Address, rInsn);
}

/*
Opcode: 09
- or
operand: ['Ev', 'Gv']
*/
bool X86Architecture::Opcode1_09(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Or);
    return Operand__Ev_Gv(rBinStrm, Address, rInsn);
}

/*
Opcode: 0a
- or
operand: ['Gb', 'Eb']
*/
bool X86Architecture::Opcode1_0a(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Or);
    return Operand__Gb_Eb(rBinStrm, Address, rInsn);
}

/*
Opcode: 0b
- or
operand: ['Gv', 'Ev']
*/
bool X86Architecture::Opcode1_0b(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Or);
    return Operand__Gv_Ev(rBinStrm, Address, rInsn);
}

/*
Opcode: 0c
- or
operand: ['AL', 'Ib']
*/
bool X86Architecture::Opcode1_0c(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Or);
    return Operand__AL_Ib(rBinStrm, Address, rInsn);
}

/*
Opcode: 0d
- or
operand: ['rAX', 'Iz']
*/
bool X86Architecture::Opcode1_0d(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Or);
    return Operand__rAX_Iz(rBinStrm, Address, rInsn);
}

/*
Opcode: 0e
- push
operand: ['CS']
flag: nm64
*/
bool X86Architecture::Opcode1_0e(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_Cfg.Get("Bit") != X86_Bit_64)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Push);
      return Operand__CS(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: 0f
- 
reference: TABLE2
CPU Model: >= X86_Arch_80286
*/
bool X86Architecture::Opcode1_0f(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Opcode;
    rBinStrm.Read(Address, Opcode);

    rInsn.Length()++;
    if (Opcode + 1 > sizeof(m_Table2))
      return false;
    return (this->*m_Table2[Opcode])(rBinStrm, Address + 1, rInsn);
}

/*
Opcode: 10
- adc
operand: ['Eb', 'Gb']
*/
bool X86Architecture::Opcode1_10(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Adc);
    return Operand__Eb_Gb(rBinStrm, Address, rInsn);
}

/*
Opcode: 11
- adc
operand: ['Ev', 'Gv']
*/
bool X86Architecture::Opcode1_11(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Adc);
    return Operand__Ev_Gv(rBinStrm, Address, rInsn);
}

/*
Opcode: 12
- adc
operand: ['Gb', 'Eb']
*/
bool X86Architecture::Opcode1_12(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Adc);
    return Operand__Gb_Eb(rBinStrm, Address, rInsn);
}

/*
Opcode: 13
- adc
operand: ['Gv', 'Ev']
*/
bool X86Architecture::Opcode1_13(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Adc);
    return Operand__Gv_Ev(rBinStrm, Address, rInsn);
}

/*
Opcode: 14
- adc
operand: ['AL', 'Ib']
*/
bool X86Architecture::Opcode1_14(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Adc);
    return Operand__AL_Ib(rBinStrm, Address, rInsn);
}

/*
Opcode: 15
- adc
operand: ['rAX', 'Iz']
*/
bool X86Architecture::Opcode1_15(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Adc);
    return Operand__rAX_Iz(rBinStrm, Address, rInsn);
}

/*
Opcode: 16
- push
operand: ['SS']
flag: nm64
*/
bool X86Architecture::Opcode1_16(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_Cfg.Get("Bit") != X86_Bit_64)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Push);
      return Operand__SS(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: 17
- pop
operand: ['SS']
flag: nm64
*/
bool X86Architecture::Opcode1_17(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_Cfg.Get("Bit") != X86_Bit_64)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pop);
      return Operand__SS(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: 18
- sbb
operand: ['Eb', 'Gb']
*/
bool X86Architecture::Opcode1_18(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Sbb);
    return Operand__Eb_Gb(rBinStrm, Address, rInsn);
}

/*
Opcode: 19
- sbb
operand: ['Ev', 'Gv']
*/
bool X86Architecture::Opcode1_19(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Sbb);
    return Operand__Ev_Gv(rBinStrm, Address, rInsn);
}

/*
Opcode: 1a
- sbb
operand: ['Gb', 'Eb']
*/
bool X86Architecture::Opcode1_1a(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Sbb);
    return Operand__Gb_Eb(rBinStrm, Address, rInsn);
}

/*
Opcode: 1b
- sbb
operand: ['Gv', 'Ev']
*/
bool X86Architecture::Opcode1_1b(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Sbb);
    return Operand__Gv_Ev(rBinStrm, Address, rInsn);
}

/*
Opcode: 1c
- sbb
operand: ['AL', 'Ib']
*/
bool X86Architecture::Opcode1_1c(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Sbb);
    return Operand__AL_Ib(rBinStrm, Address, rInsn);
}

/*
Opcode: 1d
- sbb
operand: ['rAX', 'Iz']
*/
bool X86Architecture::Opcode1_1d(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Sbb);
    return Operand__rAX_Iz(rBinStrm, Address, rInsn);
}

/*
Opcode: 1e
- push
operand: ['DS']
flag: nm64
*/
bool X86Architecture::Opcode1_1e(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_Cfg.Get("Bit") != X86_Bit_64)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Push);
      return Operand__DS(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: 1f
- pop
operand: ['DS']
flag: nm64
*/
bool X86Architecture::Opcode1_1f(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_Cfg.Get("Bit") != X86_Bit_64)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pop);
      return Operand__DS(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: 20
- and
operand: ['Eb', 'Gb']
*/
bool X86Architecture::Opcode1_20(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_And);
    return Operand__Eb_Gb(rBinStrm, Address, rInsn);
}

/*
Opcode: 21
- and
operand: ['Ev', 'Gv']
*/
bool X86Architecture::Opcode1_21(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_And);
    return Operand__Ev_Gv(rBinStrm, Address, rInsn);
}

/*
Opcode: 22
- and
operand: ['Gb', 'Eb']
*/
bool X86Architecture::Opcode1_22(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_And);
    return Operand__Gb_Eb(rBinStrm, Address, rInsn);
}

/*
Opcode: 23
- and
operand: ['Gv', 'Ev']
*/
bool X86Architecture::Opcode1_23(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_And);
    return Operand__Gv_Ev(rBinStrm, Address, rInsn);
}

/*
Opcode: 24
- and
operand: ['AL', 'Ib']
*/
bool X86Architecture::Opcode1_24(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_And);
    return Operand__AL_Ib(rBinStrm, Address, rInsn);
}

/*
Opcode: 25
- and
operand: ['rAX', 'Iz']
*/
bool X86Architecture::Opcode1_25(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_And);
    return Operand__rAX_Iz(rBinStrm, Address, rInsn);
}

/*
Opcode: 26
- ES
constraint: pfx1
*/
bool X86Architecture::Opcode1_26(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.Prefix() |= X86_Prefix_ES;
    return Disassemble(rBinStrm, Address + 1 - 1, rInsn);
}

/*
Opcode: 27
- daa
flag: nm64
*/
bool X86Architecture::Opcode1_27(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_Cfg.Get("Bit") != X86_Bit_64)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Daa);
      return true;
    }
    else
      return false;
}

/*
Opcode: 28
- sub
operand: ['Eb', 'Gb']
*/
bool X86Architecture::Opcode1_28(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Sub);
    return Operand__Eb_Gb(rBinStrm, Address, rInsn);
}

/*
Opcode: 29
- sub
operand: ['Ev', 'Gv']
*/
bool X86Architecture::Opcode1_29(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Sub);
    return Operand__Ev_Gv(rBinStrm, Address, rInsn);
}

/*
Opcode: 2a
- sub
operand: ['Gb', 'Eb']
*/
bool X86Architecture::Opcode1_2a(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Sub);
    return Operand__Gb_Eb(rBinStrm, Address, rInsn);
}

/*
Opcode: 2b
- sub
operand: ['Gv', 'Ev']
*/
bool X86Architecture::Opcode1_2b(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Sub);
    return Operand__Gv_Ev(rBinStrm, Address, rInsn);
}

/*
Opcode: 2c
- sub
operand: ['AL', 'Ib']
*/
bool X86Architecture::Opcode1_2c(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Sub);
    return Operand__AL_Ib(rBinStrm, Address, rInsn);
}

/*
Opcode: 2d
- sub
operand: ['rAX', 'Iz']
*/
bool X86Architecture::Opcode1_2d(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Sub);
    return Operand__rAX_Iz(rBinStrm, Address, rInsn);
}

/*
Opcode: 2e
- CS
constraint: pfx1
- HintNotTaken
constraint: pfx1
CPU Model: >= X86_Arch_Pentium_4
*/
bool X86Architecture::Opcode1_2e(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_Pentium_4)
    {
      rInsn.Length()++;
      rInsn.Prefix() |= X86_Prefix_HintNotTaken;
      return Disassemble(rBinStrm, Address + 1 - 1, rInsn);
    }
    else
    {
      rInsn.Length()++;
      rInsn.Prefix() |= X86_Prefix_CS;
      return Disassemble(rBinStrm, Address + 1 - 1, rInsn);
    }
}

/*
Opcode: 2f
- das
flag: nm64
*/
bool X86Architecture::Opcode1_2f(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_Cfg.Get("Bit") != X86_Bit_64)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Das);
      return true;
    }
    else
      return false;
}

/*
Opcode: 30
- xor
operand: ['Eb', 'Gb']
*/
bool X86Architecture::Opcode1_30(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Xor);
    return Operand__Eb_Gb(rBinStrm, Address, rInsn);
}

/*
Opcode: 31
- xor
operand: ['Ev', 'Gv']
*/
bool X86Architecture::Opcode1_31(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Xor);
    return Operand__Ev_Gv(rBinStrm, Address, rInsn);
}

/*
Opcode: 32
- xor
operand: ['Gb', 'Eb']
*/
bool X86Architecture::Opcode1_32(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Xor);
    return Operand__Gb_Eb(rBinStrm, Address, rInsn);
}

/*
Opcode: 33
- xor
operand: ['Gv', 'Ev']
*/
bool X86Architecture::Opcode1_33(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Xor);
    return Operand__Gv_Ev(rBinStrm, Address, rInsn);
}

/*
Opcode: 34
- xor
operand: ['AL', 'Ib']
*/
bool X86Architecture::Opcode1_34(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Xor);
    return Operand__AL_Ib(rBinStrm, Address, rInsn);
}

/*
Opcode: 35
- xor
operand: ['rAX', 'Iz']
*/
bool X86Architecture::Opcode1_35(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Xor);
    return Operand__rAX_Iz(rBinStrm, Address, rInsn);
}

/*
Opcode: 36
- SS
constraint: pfx1
*/
bool X86Architecture::Opcode1_36(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.Prefix() |= X86_Prefix_SS;
    return Disassemble(rBinStrm, Address + 1 - 1, rInsn);
}

/*
Opcode: 37
- aaa
*/
bool X86Architecture::Opcode1_37(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Aaa);
    return true;
}

/*
Opcode: 38
- cmp
operand: ['Eb', 'Gb']
*/
bool X86Architecture::Opcode1_38(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Cmp);
    return Operand__Eb_Gb(rBinStrm, Address, rInsn);
}

/*
Opcode: 39
- cmp
operand: ['Ev', 'Gv']
*/
bool X86Architecture::Opcode1_39(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Cmp);
    return Operand__Ev_Gv(rBinStrm, Address, rInsn);
}

/*
Opcode: 3a
- cmp
operand: ['Gb', 'Eb']
*/
bool X86Architecture::Opcode1_3a(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Cmp);
    return Operand__Gb_Eb(rBinStrm, Address, rInsn);
}

/*
Opcode: 3b
- cmp
operand: ['Gv', 'Ev']
*/
bool X86Architecture::Opcode1_3b(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Cmp);
    return Operand__Gv_Ev(rBinStrm, Address, rInsn);
}

/*
Opcode: 3c
- cmp
operand: ['AL', 'Ib']
*/
bool X86Architecture::Opcode1_3c(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Cmp);
    return Operand__AL_Ib(rBinStrm, Address, rInsn);
}

/*
Opcode: 3d
- cmp
operand: ['rAX', 'Iz']
*/
bool X86Architecture::Opcode1_3d(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Cmp);
    return Operand__rAX_Iz(rBinStrm, Address, rInsn);
}

/*
Opcode: 3e
- DS
constraint: pfx1
- HintTaken
constraint: pfx1
CPU Model: >= X86_Arch_Pentium_4
*/
bool X86Architecture::Opcode1_3e(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_Pentium_4)
    {
      rInsn.Length()++;
      rInsn.Prefix() |= X86_Prefix_HintTaken;
      return Disassemble(rBinStrm, Address + 1 - 1, rInsn);
    }
    else
    {
      rInsn.Length()++;
      rInsn.Prefix() |= X86_Prefix_DS;
      return Disassemble(rBinStrm, Address + 1 - 1, rInsn);
    }
}

/*
Opcode: 3f
- aas
flag: nm64
*/
bool X86Architecture::Opcode1_3f(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_Cfg.Get("Bit") != X86_Bit_64)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Aas);
      return true;
    }
    else
      return false;
}

/*
Opcode: 40
- inc
operand: ['eAX']
- REX
operand: ['']
constraint: pfx1
flag: m64
*/
bool X86Architecture::Opcode1_40(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_Cfg.Get("Bit") == X86_Bit_64)
    {
      rInsn.Length()++;
      rInsn.Prefix() |= X86_Prefix_REX;
      return Disassemble(rBinStrm, Address + 1 - 1, rInsn);
    }
    else
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Inc);
      return Operand__eAX(rBinStrm, Address, rInsn);
    }
}

/*
Opcode: 41
- inc
operand: ['eCX']
- REX_b
operand: ['']
constraint: pfx1
flag: m64
*/
bool X86Architecture::Opcode1_41(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_Cfg.Get("Bit") == X86_Bit_64)
    {
      rInsn.Length()++;
      rInsn.Prefix() |= X86_Prefix_REX_b;
      return Disassemble(rBinStrm, Address + 1 - 1, rInsn);
    }
    else
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Inc);
      return Operand__eCX(rBinStrm, Address, rInsn);
    }
}

/*
Opcode: 42
- inc
operand: ['eDX']
- REX_x
operand: ['']
constraint: pfx1
flag: m64
*/
bool X86Architecture::Opcode1_42(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_Cfg.Get("Bit") == X86_Bit_64)
    {
      rInsn.Length()++;
      rInsn.Prefix() |= X86_Prefix_REX_x;
      return Disassemble(rBinStrm, Address + 1 - 1, rInsn);
    }
    else
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Inc);
      return Operand__eDX(rBinStrm, Address, rInsn);
    }
}

/*
Opcode: 43
- inc
operand: ['eBX']
- REX_xb
operand: ['']
constraint: pfx1
flag: m64
*/
bool X86Architecture::Opcode1_43(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_Cfg.Get("Bit") == X86_Bit_64)
    {
      rInsn.Length()++;
      rInsn.Prefix() |= X86_Prefix_REX_xb;
      return Disassemble(rBinStrm, Address + 1 - 1, rInsn);
    }
    else
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Inc);
      return Operand__eBX(rBinStrm, Address, rInsn);
    }
}

/*
Opcode: 44
- inc
operand: ['eSP']
- REX_r
operand: ['']
constraint: pfx1
flag: m64
*/
bool X86Architecture::Opcode1_44(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_Cfg.Get("Bit") == X86_Bit_64)
    {
      rInsn.Length()++;
      rInsn.Prefix() |= X86_Prefix_REX_r;
      return Disassemble(rBinStrm, Address + 1 - 1, rInsn);
    }
    else
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Inc);
      return Operand__eSP(rBinStrm, Address, rInsn);
    }
}

/*
Opcode: 45
- inc
operand: ['eBP']
- REX_rb
operand: ['']
constraint: pfx1
flag: m64
*/
bool X86Architecture::Opcode1_45(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_Cfg.Get("Bit") == X86_Bit_64)
    {
      rInsn.Length()++;
      rInsn.Prefix() |= X86_Prefix_REX_rb;
      return Disassemble(rBinStrm, Address + 1 - 1, rInsn);
    }
    else
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Inc);
      return Operand__eBP(rBinStrm, Address, rInsn);
    }
}

/*
Opcode: 46
- inc
operand: ['eSI']
- REX_rx
operand: ['']
constraint: pfx1
flag: m64
*/
bool X86Architecture::Opcode1_46(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_Cfg.Get("Bit") == X86_Bit_64)
    {
      rInsn.Length()++;
      rInsn.Prefix() |= X86_Prefix_REX_rx;
      return Disassemble(rBinStrm, Address + 1 - 1, rInsn);
    }
    else
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Inc);
      return Operand__eSI(rBinStrm, Address, rInsn);
    }
}

/*
Opcode: 47
- inc
operand: ['eDI']
- REX_rxb
operand: ['']
constraint: pfx1
flag: m64
*/
bool X86Architecture::Opcode1_47(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_Cfg.Get("Bit") == X86_Bit_64)
    {
      rInsn.Length()++;
      rInsn.Prefix() |= X86_Prefix_REX_rxb;
      return Disassemble(rBinStrm, Address + 1 - 1, rInsn);
    }
    else
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Inc);
      return Operand__eDI(rBinStrm, Address, rInsn);
    }
}

/*
Opcode: 48
- dec
operand: ['eAX']
- REX_w
operand: ['']
constraint: pfx1
flag: m64
*/
bool X86Architecture::Opcode1_48(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_Cfg.Get("Bit") == X86_Bit_64)
    {
      rInsn.Length()++;
      rInsn.Prefix() |= X86_Prefix_REX_w;
      return Disassemble(rBinStrm, Address + 1 - 1, rInsn);
    }
    else
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Dec);
      return Operand__eAX(rBinStrm, Address, rInsn);
    }
}

/*
Opcode: 49
- dec
operand: ['eCX']
- REX_wb
operand: ['']
constraint: pfx1
flag: m64
*/
bool X86Architecture::Opcode1_49(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_Cfg.Get("Bit") == X86_Bit_64)
    {
      rInsn.Length()++;
      rInsn.Prefix() |= X86_Prefix_REX_wb;
      return Disassemble(rBinStrm, Address + 1 - 1, rInsn);
    }
    else
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Dec);
      return Operand__eCX(rBinStrm, Address, rInsn);
    }
}

/*
Opcode: 4a
- dec
operand: ['eDX']
- REX_wx
operand: ['']
constraint: pfx1
flag: m64
*/
bool X86Architecture::Opcode1_4a(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_Cfg.Get("Bit") == X86_Bit_64)
    {
      rInsn.Length()++;
      rInsn.Prefix() |= X86_Prefix_REX_wx;
      return Disassemble(rBinStrm, Address + 1 - 1, rInsn);
    }
    else
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Dec);
      return Operand__eDX(rBinStrm, Address, rInsn);
    }
}

/*
Opcode: 4b
- dec
operand: ['eBX']
- REX_wxb
operand: ['']
constraint: pfx1
flag: m64
*/
bool X86Architecture::Opcode1_4b(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_Cfg.Get("Bit") == X86_Bit_64)
    {
      rInsn.Length()++;
      rInsn.Prefix() |= X86_Prefix_REX_wxb;
      return Disassemble(rBinStrm, Address + 1 - 1, rInsn);
    }
    else
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Dec);
      return Operand__eBX(rBinStrm, Address, rInsn);
    }
}

/*
Opcode: 4c
- dec
operand: ['eSP']
- REX_wr
operand: ['']
constraint: pfx1
flag: m64
*/
bool X86Architecture::Opcode1_4c(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_Cfg.Get("Bit") == X86_Bit_64)
    {
      rInsn.Length()++;
      rInsn.Prefix() |= X86_Prefix_REX_wr;
      return Disassemble(rBinStrm, Address + 1 - 1, rInsn);
    }
    else
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Dec);
      return Operand__eSP(rBinStrm, Address, rInsn);
    }
}

/*
Opcode: 4d
- dec
operand: ['eBP']
- REX_wrb
operand: ['']
constraint: pfx1
flag: m64
*/
bool X86Architecture::Opcode1_4d(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_Cfg.Get("Bit") == X86_Bit_64)
    {
      rInsn.Length()++;
      rInsn.Prefix() |= X86_Prefix_REX_wrb;
      return Disassemble(rBinStrm, Address + 1 - 1, rInsn);
    }
    else
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Dec);
      return Operand__eBP(rBinStrm, Address, rInsn);
    }
}

/*
Opcode: 4e
- dec
operand: ['eSI']
- REX_wrx
operand: ['']
constraint: pfx1
flag: m64
*/
bool X86Architecture::Opcode1_4e(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_Cfg.Get("Bit") == X86_Bit_64)
    {
      rInsn.Length()++;
      rInsn.Prefix() |= X86_Prefix_REX_wrx;
      return Disassemble(rBinStrm, Address + 1 - 1, rInsn);
    }
    else
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Dec);
      return Operand__eSI(rBinStrm, Address, rInsn);
    }
}

/*
Opcode: 4f
- dec
operand: ['eDI']
- REX_wrxb
constraint: pfx1
flag: m64
*/
bool X86Architecture::Opcode1_4f(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_Cfg.Get("Bit") == X86_Bit_64)
    {
      rInsn.Length()++;
      rInsn.Prefix() |= X86_Prefix_REX_wrxb;
      return Disassemble(rBinStrm, Address + 1 - 1, rInsn);
    }
    else
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Dec);
      return Operand__eDI(rBinStrm, Address, rInsn);
    }
}

/*
Opcode: 50
- push
operand: ['rAX']
constraint: d64
- push
operand: ['r8']
flag: rexb | m64
*/
bool X86Architecture::Opcode1_50(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (rInsn.GetPrefix() & X86_Prefix_REX_b && m_Cfg.Get("Bit") == X86_Bit_64)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Push);
      return Operand__r8(rBinStrm, Address, rInsn);
    }
    else
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Push);
      return Operand__rAX(rBinStrm, Address, rInsn);
    }
}

/*
Opcode: 51
- push
operand: ['rCX']
constraint: d64
- push
operand: ['r9']
flag: rexb | m64
*/
bool X86Architecture::Opcode1_51(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (rInsn.GetPrefix() & X86_Prefix_REX_b && m_Cfg.Get("Bit") == X86_Bit_64)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Push);
      return Operand__r9(rBinStrm, Address, rInsn);
    }
    else
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Push);
      return Operand__rCX(rBinStrm, Address, rInsn);
    }
}

/*
Opcode: 52
- push
operand: ['rDX']
constraint: d64
- push
operand: ['r10']
flag: rexb | m64
*/
bool X86Architecture::Opcode1_52(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (rInsn.GetPrefix() & X86_Prefix_REX_b && m_Cfg.Get("Bit") == X86_Bit_64)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Push);
      return Operand__r10(rBinStrm, Address, rInsn);
    }
    else
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Push);
      return Operand__rDX(rBinStrm, Address, rInsn);
    }
}

/*
Opcode: 53
- push
operand: ['rBX']
constraint: d64
- push
operand: ['r11']
flag: rexb | m64
*/
bool X86Architecture::Opcode1_53(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (rInsn.GetPrefix() & X86_Prefix_REX_b && m_Cfg.Get("Bit") == X86_Bit_64)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Push);
      return Operand__r11(rBinStrm, Address, rInsn);
    }
    else
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Push);
      return Operand__rBX(rBinStrm, Address, rInsn);
    }
}

/*
Opcode: 54
- push
operand: ['rSP']
constraint: d64
- push
operand: ['r12']
flag: rexb | m64
*/
bool X86Architecture::Opcode1_54(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (rInsn.GetPrefix() & X86_Prefix_REX_b && m_Cfg.Get("Bit") == X86_Bit_64)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Push);
      return Operand__r12(rBinStrm, Address, rInsn);
    }
    else
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Push);
      return Operand__rSP(rBinStrm, Address, rInsn);
    }
}

/*
Opcode: 55
- push
operand: ['rBP']
constraint: d64
- push
operand: ['r13']
flag: rexb | m64
*/
bool X86Architecture::Opcode1_55(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (rInsn.GetPrefix() & X86_Prefix_REX_b && m_Cfg.Get("Bit") == X86_Bit_64)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Push);
      return Operand__r13(rBinStrm, Address, rInsn);
    }
    else
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Push);
      return Operand__rBP(rBinStrm, Address, rInsn);
    }
}

/*
Opcode: 56
- push
operand: ['rSI']
constraint: d64
- push
operand: ['r14']
flag: rexb | m64
*/
bool X86Architecture::Opcode1_56(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (rInsn.GetPrefix() & X86_Prefix_REX_b && m_Cfg.Get("Bit") == X86_Bit_64)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Push);
      return Operand__r14(rBinStrm, Address, rInsn);
    }
    else
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Push);
      return Operand__rSI(rBinStrm, Address, rInsn);
    }
}

/*
Opcode: 57
- push
operand: ['rDI']
constraint: d64
- push
operand: ['r15']
flag: rexb | m64
*/
bool X86Architecture::Opcode1_57(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (rInsn.GetPrefix() & X86_Prefix_REX_b && m_Cfg.Get("Bit") == X86_Bit_64)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Push);
      return Operand__r15(rBinStrm, Address, rInsn);
    }
    else
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Push);
      return Operand__rDI(rBinStrm, Address, rInsn);
    }
}

/*
Opcode: 58
- pop
operand: ['rAX']
- pop
operand: ['r8']
flag: rexb | m64
*/
bool X86Architecture::Opcode1_58(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (rInsn.GetPrefix() & X86_Prefix_REX_b && m_Cfg.Get("Bit") == X86_Bit_64)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pop);
      return Operand__r8(rBinStrm, Address, rInsn);
    }
    else
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pop);
      return Operand__rAX(rBinStrm, Address, rInsn);
    }
}

/*
Opcode: 59
- pop
operand: ['rCX']
- pop
operand: ['r9']
flag: rexb | m64
*/
bool X86Architecture::Opcode1_59(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (rInsn.GetPrefix() & X86_Prefix_REX_b && m_Cfg.Get("Bit") == X86_Bit_64)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pop);
      return Operand__r9(rBinStrm, Address, rInsn);
    }
    else
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pop);
      return Operand__rCX(rBinStrm, Address, rInsn);
    }
}

/*
Opcode: 5a
- pop
operand: ['rDX']
- pop
operand: ['r10']
flag: rexb | m64
*/
bool X86Architecture::Opcode1_5a(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (rInsn.GetPrefix() & X86_Prefix_REX_b && m_Cfg.Get("Bit") == X86_Bit_64)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pop);
      return Operand__r10(rBinStrm, Address, rInsn);
    }
    else
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pop);
      return Operand__rDX(rBinStrm, Address, rInsn);
    }
}

/*
Opcode: 5b
- pop
operand: ['rBX']
- pop
operand: ['r11']
flag: rexb | m64
*/
bool X86Architecture::Opcode1_5b(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (rInsn.GetPrefix() & X86_Prefix_REX_b && m_Cfg.Get("Bit") == X86_Bit_64)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pop);
      return Operand__r11(rBinStrm, Address, rInsn);
    }
    else
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pop);
      return Operand__rBX(rBinStrm, Address, rInsn);
    }
}

/*
Opcode: 5c
- pop
operand: ['rSP']
- pop
operand: ['r12']
flag: rexb | m64
*/
bool X86Architecture::Opcode1_5c(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (rInsn.GetPrefix() & X86_Prefix_REX_b && m_Cfg.Get("Bit") == X86_Bit_64)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pop);
      return Operand__r12(rBinStrm, Address, rInsn);
    }
    else
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pop);
      return Operand__rSP(rBinStrm, Address, rInsn);
    }
}

/*
Opcode: 5d
- pop
operand: ['rBP']
- pop
operand: ['r13']
flag: rexb | m64
*/
bool X86Architecture::Opcode1_5d(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (rInsn.GetPrefix() & X86_Prefix_REX_b && m_Cfg.Get("Bit") == X86_Bit_64)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pop);
      return Operand__r13(rBinStrm, Address, rInsn);
    }
    else
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pop);
      return Operand__rBP(rBinStrm, Address, rInsn);
    }
}

/*
Opcode: 5e
- pop
operand: ['rSI']
- pop
operand: ['r14']
flag: rexb | m64
*/
bool X86Architecture::Opcode1_5e(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (rInsn.GetPrefix() & X86_Prefix_REX_b && m_Cfg.Get("Bit") == X86_Bit_64)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pop);
      return Operand__r14(rBinStrm, Address, rInsn);
    }
    else
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pop);
      return Operand__rSI(rBinStrm, Address, rInsn);
    }
}

/*
Opcode: 5f
- pop
operand: ['rDI']
- pop
operand: ['r15']
flag: rexb | m64
*/
bool X86Architecture::Opcode1_5f(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (rInsn.GetPrefix() & X86_Prefix_REX_b && m_Cfg.Get("Bit") == X86_Bit_64)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pop);
      return Operand__r15(rBinStrm, Address, rInsn);
    }
    else
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pop);
      return Operand__rDI(rBinStrm, Address, rInsn);
    }
}

/*
Opcode: 60
- pusha
flag: nm64
CPU Model: >= X86_Arch_80186
- pushad
flag: nm64 | na16
CPU Model: >= X86_Arch_80186
*/
bool X86Architecture::Opcode1_60(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80186 && m_Cfg.Get("Bit") != X86_Bit_64 && (m_Cfg.Get("Bit") == X86_Bit_16 && rInsn.Prefix() & X86_Prefix_AdSize) || (m_Cfg.Get("Bit") != X86_Bit_16 && !(rInsn.Prefix() & X86_Prefix_AdSize)))
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pushad);
      return true;
    }
    else if (m_CpuModel >= X86_Arch_80186 && m_Cfg.Get("Bit") != X86_Bit_64)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pusha);
      return true;
    }
    return false;
}

/*
Opcode: 61
- popa
flag: nm64
CPU Model: >= X86_Arch_80186
- popad
flag: nm64 | na16
CPU Model: >= X86_Arch_80186
*/
bool X86Architecture::Opcode1_61(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80186 && m_Cfg.Get("Bit") != X86_Bit_64 && (m_Cfg.Get("Bit") == X86_Bit_16 && rInsn.Prefix() & X86_Prefix_AdSize) || (m_Cfg.Get("Bit") != X86_Bit_16 && !(rInsn.Prefix() & X86_Prefix_AdSize)))
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Popad);
      return true;
    }
    else if (m_CpuModel >= X86_Arch_80186 && m_Cfg.Get("Bit") != X86_Bit_64)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Popa);
      return true;
    }
    return false;
}

/*
Opcode: 62
- bound
operand: ['Gv', 'Ma']
flag: nm64
CPU Model: >= X86_Arch_80186
*/
bool X86Architecture::Opcode1_62(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80186 && m_Cfg.Get("Bit") != X86_Bit_64)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Bound);
      return Operand__Gv_Ma(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: 63
- arpl
operand: ['Ew', 'Gw']
flag: nm64
CPU Model: == X86_Arch_80286
- movsx
operand: ['Gv', 'Ed']
CPU Model: >= X86_Arch_80386
*/
bool X86Architecture::Opcode1_63(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80386)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Movsx);
      return Operand__Gv_Ed(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel == X86_Arch_80286 && m_Cfg.Get("Bit") != X86_Bit_64)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Arpl);
      return Operand__Ew_Gw(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 64
- FS
constraint: pfx1
CPU Model: >= X86_Arch_80386
- HintAltTaken
constraint: pfx1
CPU Model: >= X86_Arch_Pentium_4
*/
bool X86Architecture::Opcode1_64(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_Pentium_4)
    {
      rInsn.Length()++;
      rInsn.Prefix() |= X86_Prefix_HintAltTaken;
      return Disassemble(rBinStrm, Address + 1 - 1, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_80386)
    {
      rInsn.Length()++;
      rInsn.Prefix() |= X86_Prefix_FS;
      return Disassemble(rBinStrm, Address + 1 - 1, rInsn);
    }
    return false;
}

/*
Opcode: 65
- GS
constraint: pfx1
CPU Model: >= X86_Arch_80386
*/
bool X86Architecture::Opcode1_65(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80386)
    {
      rInsn.Length()++;
      rInsn.Prefix() |= X86_Prefix_GS;
      return Disassemble(rBinStrm, Address + 1 - 1, rInsn);
    }
    else
      return false;
}

/*
Opcode: 66
- OpSize
constraint: pfx1
CPU Model: >= X86_Arch_80386
*/
bool X86Architecture::Opcode1_66(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80386)
    {
      rInsn.Length()++;
      rInsn.Prefix() |= X86_Prefix_OpSize;
      return Disassemble(rBinStrm, Address + 1 - 1, rInsn);
    }
    else
      return false;
}

/*
Opcode: 67
- AdSize
constraint: pfx1
CPU Model: >= X86_Arch_80386
*/
bool X86Architecture::Opcode1_67(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80386)
    {
      rInsn.Length()++;
      rInsn.Prefix() |= X86_Prefix_AdSize;
      return Disassemble(rBinStrm, Address + 1 - 1, rInsn);
    }
    else
      return false;
}

/*
Opcode: 68
- push
operand: ['Iz']
CPU Model: >= X86_Arch_80186
*/
bool X86Architecture::Opcode1_68(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80186)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Push);
      return Operand__Iz(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: 69
- imul
operand: ['Gv', 'Ev', 'Iz']
CPU Model: >= X86_Arch_80186
*/
bool X86Architecture::Opcode1_69(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80186)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Imul);
      return Operand__Gv_Ev_Iz(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: 6a
- push
operand: ['Ib']
CPU Model: >= X86_Arch_80186
*/
bool X86Architecture::Opcode1_6a(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80186)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Push);
      return Operand__Ib(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: 6b
- imul
operand: ['Gv', 'Ev', 'Ib']
CPU Model: >= X86_Arch_80186
*/
bool X86Architecture::Opcode1_6b(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80186)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Imul);
      return Operand__Gv_Ev_Ib(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: 6c
- ins
operand: ['Yb', 'DX']
CPU Model: >= X86_Arch_80186
*/
bool X86Architecture::Opcode1_6c(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80186)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Ins);
      return Operand__Yb_DX(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: 6d
- ins
operand: ['Yz', 'DX']
CPU Model: >= X86_Arch_80186
*/
bool X86Architecture::Opcode1_6d(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80186)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Ins);
      return Operand__Yz_DX(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: 6e
- outs
operand: ['DX', 'Xb']
CPU Model: >= X86_Arch_80186
*/
bool X86Architecture::Opcode1_6e(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80186)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Outs);
      return Operand__DX_Xb(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: 6f
- outs
operand: ['DX', 'Xz']
CPU Model: >= X86_Arch_80186
*/
bool X86Architecture::Opcode1_6f(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80186)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Outs);
      return Operand__DX_Xz(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: 70
- jo
operand: ['Jb']
OpType: jmp
cond: o
*/
bool X86Architecture::Opcode1_70(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Jo);
    rInsn.SetCondition(X86_Cond_O);
    rInsn.SetOperationType(Instruction::OpJump);
    return Operand__Jb(rBinStrm, Address, rInsn);
}

/*
Opcode: 71
- jno
operand: ['Jb']
OpType: jmp
cond: no
*/
bool X86Architecture::Opcode1_71(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Jno);
    rInsn.SetCondition(X86_Cond_No);
    rInsn.SetOperationType(Instruction::OpJump);
    return Operand__Jb(rBinStrm, Address, rInsn);
}

/*
Opcode: 72
- jb
operand: ['Jb']
OpType: jmp
cond: b
*/
bool X86Architecture::Opcode1_72(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Jb);
    rInsn.SetCondition(X86_Cond_B);
    rInsn.SetOperationType(Instruction::OpJump);
    return Operand__Jb(rBinStrm, Address, rInsn);
}

/*
Opcode: 73
- jnb
operand: ['Jb']
OpType: jmp
cond: nb
*/
bool X86Architecture::Opcode1_73(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Jnb);
    rInsn.SetCondition(X86_Cond_Nb);
    rInsn.SetOperationType(Instruction::OpJump);
    return Operand__Jb(rBinStrm, Address, rInsn);
}

/*
Opcode: 74
- jz
operand: ['Jb']
OpType: jmp
cond: z
*/
bool X86Architecture::Opcode1_74(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Jz);
    rInsn.SetCondition(X86_Cond_Z);
    rInsn.SetOperationType(Instruction::OpJump);
    return Operand__Jb(rBinStrm, Address, rInsn);
}

/*
Opcode: 75
- jnz
operand: ['Jb']
OpType: jmp
cond: nz
*/
bool X86Architecture::Opcode1_75(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Jnz);
    rInsn.SetCondition(X86_Cond_Nz);
    rInsn.SetOperationType(Instruction::OpJump);
    return Operand__Jb(rBinStrm, Address, rInsn);
}

/*
Opcode: 76
- jbe
operand: ['Jb']
OpType: jmp
cond: be
*/
bool X86Architecture::Opcode1_76(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Jbe);
    rInsn.SetCondition(X86_Cond_Be);
    rInsn.SetOperationType(Instruction::OpJump);
    return Operand__Jb(rBinStrm, Address, rInsn);
}

/*
Opcode: 77
- jnbe
operand: ['Jb']
OpType: jmp
cond: nbe
*/
bool X86Architecture::Opcode1_77(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Jnbe);
    rInsn.SetCondition(X86_Cond_Nbe);
    rInsn.SetOperationType(Instruction::OpJump);
    return Operand__Jb(rBinStrm, Address, rInsn);
}

/*
Opcode: 78
- js
operand: ['Jb']
OpType: jmp
cond: s
*/
bool X86Architecture::Opcode1_78(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Js);
    rInsn.SetCondition(X86_Cond_S);
    rInsn.SetOperationType(Instruction::OpJump);
    return Operand__Jb(rBinStrm, Address, rInsn);
}

/*
Opcode: 79
- jns
operand: ['Jb']
OpType: jmp
cond: ns
*/
bool X86Architecture::Opcode1_79(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Jns);
    rInsn.SetCondition(X86_Cond_Ns);
    rInsn.SetOperationType(Instruction::OpJump);
    return Operand__Jb(rBinStrm, Address, rInsn);
}

/*
Opcode: 7a
- jp
operand: ['Jb']
OpType: jmp
cond: p
*/
bool X86Architecture::Opcode1_7a(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Jp);
    rInsn.SetCondition(X86_Cond_P);
    rInsn.SetOperationType(Instruction::OpJump);
    return Operand__Jb(rBinStrm, Address, rInsn);
}

/*
Opcode: 7b
- jnp
operand: ['Jb']
OpType: jmp
cond: np
*/
bool X86Architecture::Opcode1_7b(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Jnp);
    rInsn.SetCondition(X86_Cond_Np);
    rInsn.SetOperationType(Instruction::OpJump);
    return Operand__Jb(rBinStrm, Address, rInsn);
}

/*
Opcode: 7c
- jl
operand: ['Jb']
OpType: jmp
cond: l
*/
bool X86Architecture::Opcode1_7c(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Jl);
    rInsn.SetCondition(X86_Cond_L);
    rInsn.SetOperationType(Instruction::OpJump);
    return Operand__Jb(rBinStrm, Address, rInsn);
}

/*
Opcode: 7d
- jnl
operand: ['Jb']
OpType: jmp
cond: nl
*/
bool X86Architecture::Opcode1_7d(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Jnl);
    rInsn.SetCondition(X86_Cond_Nl);
    rInsn.SetOperationType(Instruction::OpJump);
    return Operand__Jb(rBinStrm, Address, rInsn);
}

/*
Opcode: 7e
- jle
operand: ['Jb']
OpType: jmp
cond: le
*/
bool X86Architecture::Opcode1_7e(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Jle);
    rInsn.SetCondition(X86_Cond_Le);
    rInsn.SetOperationType(Instruction::OpJump);
    return Operand__Jb(rBinStrm, Address, rInsn);
}

/*
Opcode: 7f
- jnle
operand: ['Jb']
OpType: jmp
cond: nle
*/
bool X86Architecture::Opcode1_7f(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Jnle);
    rInsn.SetCondition(X86_Cond_Nle);
    rInsn.SetOperationType(Instruction::OpJump);
    return Operand__Jb(rBinStrm, Address, rInsn);
}

/*
Opcode: 80
- 
operand: ['Eb', 'Ib']
reference: GROUP01
/0
- add
/1
- or
/2
- adc
/3
- sbb
/4
- and
/5
- sub
/6
- xor
/7
- cmp
*/
bool X86Architecture::Opcode1_80(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 ModRmByte;
    rBinStrm.Read(Address, ModRmByte);

    x86::ModRM ModRm(ModRmByte);
    switch (ModRm.Reg())
    {
    case 0x0:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Add);
      return Operand__Eb_Ib(rBinStrm, Address, rInsn);
    case 0x1:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Or);
      return Operand__Eb_Ib(rBinStrm, Address, rInsn);
    case 0x2:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Adc);
      return Operand__Eb_Ib(rBinStrm, Address, rInsn);
    case 0x3:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Sbb);
      return Operand__Eb_Ib(rBinStrm, Address, rInsn);
    case 0x4:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_And);
      return Operand__Eb_Ib(rBinStrm, Address, rInsn);
    case 0x5:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Sub);
      return Operand__Eb_Ib(rBinStrm, Address, rInsn);
    case 0x6:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Xor);
      return Operand__Eb_Ib(rBinStrm, Address, rInsn);
    case 0x7:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Cmp);
      return Operand__Eb_Ib(rBinStrm, Address, rInsn);
    default:
      return false;
    }
}

/*
Opcode: 81
- 
operand: ['Ev', 'Iz']
reference: GROUP01
/0
- add
operand: ['Eb', 'Ib']
/1
- or
operand: ['Eb', 'Ib']
/2
- adc
operand: ['Eb', 'Ib']
/3
- sbb
operand: ['Eb', 'Ib']
/4
- and
operand: ['Eb', 'Ib']
/5
- sub
operand: ['Eb', 'Ib']
/6
- xor
operand: ['Eb', 'Ib']
/7
- cmp
operand: ['Eb', 'Ib']
*/
bool X86Architecture::Opcode1_81(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 ModRmByte;
    rBinStrm.Read(Address, ModRmByte);

    x86::ModRM ModRm(ModRmByte);
    switch (ModRm.Reg())
    {
    case 0x0:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Add);
      return Operand__Ev_Iz(rBinStrm, Address, rInsn);
    case 0x1:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Or);
      return Operand__Ev_Iz(rBinStrm, Address, rInsn);
    case 0x2:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Adc);
      return Operand__Ev_Iz(rBinStrm, Address, rInsn);
    case 0x3:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Sbb);
      return Operand__Ev_Iz(rBinStrm, Address, rInsn);
    case 0x4:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_And);
      return Operand__Ev_Iz(rBinStrm, Address, rInsn);
    case 0x5:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Sub);
      return Operand__Ev_Iz(rBinStrm, Address, rInsn);
    case 0x6:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Xor);
      return Operand__Ev_Iz(rBinStrm, Address, rInsn);
    case 0x7:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Cmp);
      return Operand__Ev_Iz(rBinStrm, Address, rInsn);
    default:
      return false;
    }
}

/*
Opcode: 82
- 
operand: ['Eb', 'Ib']
reference: GROUP01
flag: nm64
/0
- add
operand: ['Ev', 'Iz']
/1
- or
operand: ['Ev', 'Iz']
/2
- adc
operand: ['Ev', 'Iz']
/3
- sbb
operand: ['Ev', 'Iz']
/4
- and
operand: ['Ev', 'Iz']
/5
- sub
operand: ['Ev', 'Iz']
/6
- xor
operand: ['Ev', 'Iz']
/7
- cmp
operand: ['Ev', 'Iz']
*/
bool X86Architecture::Opcode1_82(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 ModRmByte;
    rBinStrm.Read(Address, ModRmByte);

    x86::ModRM ModRm(ModRmByte);
    switch (ModRm.Reg())
    {
    case 0x0:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Add);
      return Operand__Eb_Ib(rBinStrm, Address, rInsn);
    case 0x1:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Or);
      return Operand__Eb_Ib(rBinStrm, Address, rInsn);
    case 0x2:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Adc);
      return Operand__Eb_Ib(rBinStrm, Address, rInsn);
    case 0x3:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Sbb);
      return Operand__Eb_Ib(rBinStrm, Address, rInsn);
    case 0x4:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_And);
      return Operand__Eb_Ib(rBinStrm, Address, rInsn);
    case 0x5:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Sub);
      return Operand__Eb_Ib(rBinStrm, Address, rInsn);
    case 0x6:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Xor);
      return Operand__Eb_Ib(rBinStrm, Address, rInsn);
    case 0x7:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Cmp);
      return Operand__Eb_Ib(rBinStrm, Address, rInsn);
    default:
      return false;
    }
}

/*
Opcode: 83
- 
operand: ['Ev', 'Ib']
reference: GROUP01
/0
- add
operand: ['Eb', 'Ib']
/1
- or
operand: ['Eb', 'Ib']
/2
- adc
operand: ['Eb', 'Ib']
/3
- sbb
operand: ['Eb', 'Ib']
/4
- and
operand: ['Eb', 'Ib']
/5
- sub
operand: ['Eb', 'Ib']
/6
- xor
operand: ['Eb', 'Ib']
/7
- cmp
operand: ['Eb', 'Ib']
*/
bool X86Architecture::Opcode1_83(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 ModRmByte;
    rBinStrm.Read(Address, ModRmByte);

    x86::ModRM ModRm(ModRmByte);
    switch (ModRm.Reg())
    {
    case 0x0:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Add);
      return Operand__Ev_Ib(rBinStrm, Address, rInsn);
    case 0x1:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Or);
      return Operand__Ev_Ib(rBinStrm, Address, rInsn);
    case 0x2:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Adc);
      return Operand__Ev_Ib(rBinStrm, Address, rInsn);
    case 0x3:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Sbb);
      return Operand__Ev_Ib(rBinStrm, Address, rInsn);
    case 0x4:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_And);
      return Operand__Ev_Ib(rBinStrm, Address, rInsn);
    case 0x5:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Sub);
      return Operand__Ev_Ib(rBinStrm, Address, rInsn);
    case 0x6:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Xor);
      return Operand__Ev_Ib(rBinStrm, Address, rInsn);
    case 0x7:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Cmp);
      return Operand__Ev_Ib(rBinStrm, Address, rInsn);
    default:
      return false;
    }
}

/*
Opcode: 84
- test
operand: ['Eb', 'Gb']
*/
bool X86Architecture::Opcode1_84(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Test);
    return Operand__Eb_Gb(rBinStrm, Address, rInsn);
}

/*
Opcode: 85
- test
operand: ['Ev', 'Gv']
*/
bool X86Architecture::Opcode1_85(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Test);
    return Operand__Ev_Gv(rBinStrm, Address, rInsn);
}

/*
Opcode: 86
- xchg
operand: ['Eb', 'Gb']
*/
bool X86Architecture::Opcode1_86(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Xchg);
    return Operand__Eb_Gb(rBinStrm, Address, rInsn);
}

/*
Opcode: 87
- xchg
operand: ['Ev', 'Gv']
*/
bool X86Architecture::Opcode1_87(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Xchg);
    return Operand__Ev_Gv(rBinStrm, Address, rInsn);
}

/*
Opcode: 88
- mov
operand: ['Eb', 'Gb']
*/
bool X86Architecture::Opcode1_88(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Mov);
    return Operand__Eb_Gb(rBinStrm, Address, rInsn);
}

/*
Opcode: 89
- mov
operand: ['Ev', 'Gv']
*/
bool X86Architecture::Opcode1_89(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Mov);
    return Operand__Ev_Gv(rBinStrm, Address, rInsn);
}

/*
Opcode: 8a
- mov
operand: ['Gb', 'Eb']
*/
bool X86Architecture::Opcode1_8a(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Mov);
    return Operand__Gb_Eb(rBinStrm, Address, rInsn);
}

/*
Opcode: 8b
- mov
operand: ['Gv', 'Ev']
*/
bool X86Architecture::Opcode1_8b(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Mov);
    return Operand__Gv_Ev(rBinStrm, Address, rInsn);
}

/*
Opcode: 8c
- mov
operand: ['Ew', 'Sw']
*/
bool X86Architecture::Opcode1_8c(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Mov);
    return Operand__Ew_Sw(rBinStrm, Address, rInsn);
}

/*
Opcode: 8d
- lea
operand: ['Gv', 'M']
*/
bool X86Architecture::Opcode1_8d(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Lea);
    return Operand__Gv_M(rBinStrm, Address, rInsn);
}

/*
Opcode: 8e
- mov
operand: ['Sw', 'Ew']
*/
bool X86Architecture::Opcode1_8e(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Mov);
    return Operand__Sw_Ew(rBinStrm, Address, rInsn);
}

/*
Opcode: 8f
- 
reference: GROUP1A
/0
- pop
operand: ['Ev']
constraint: d64
/1
- Xop
constraint: pfx1
/2
** INVALID **
/3
** INVALID **
/4
** INVALID **
/5
** INVALID **
/6
** INVALID **
*/
bool X86Architecture::Opcode1_8f(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 ModRmByte;
    rBinStrm.Read(Address, ModRmByte);

    x86::ModRM ModRm(ModRmByte);
    switch (ModRm.Reg())
    {
    case 0x0:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pop);
      return Operand__Ev(rBinStrm, Address, rInsn);
    case 0x1:
      rInsn.Length()++;
      rInsn.Prefix() |= X86_Prefix_Xop;
      return Disassemble(rBinStrm, Address + 1 - 1, rInsn);
    case 0x2:
      return false;
    case 0x3:
      return false;
    case 0x4:
      return false;
    case 0x5:
      return false;
    case 0x6:
      return false;
    default:
      return false;
    }
}

/*
Opcode: 90
- nop
- xchg
operand: ['r8', 'rAX']
flag: rexb
*/
bool X86Architecture::Opcode1_90(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (rInsn.GetPrefix() & X86_Prefix_REX_b)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Xchg);
      return Operand__r8_rAX(rBinStrm, Address, rInsn);
    }
    else
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Nop);
      return true;
    }
}

/*
Opcode: 91
- xchg
operand: ['rCX', 'rAX']
- xchg
operand: ['r9', 'rAX']
flag: rexb
*/
bool X86Architecture::Opcode1_91(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (rInsn.GetPrefix() & X86_Prefix_REX_b)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Xchg);
      return Operand__r9_rAX(rBinStrm, Address, rInsn);
    }
    else
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Xchg);
      return Operand__rCX_rAX(rBinStrm, Address, rInsn);
    }
}

/*
Opcode: 92
- xchg
operand: ['rDX', 'rAX']
- xchg
operand: ['r10', 'rAX']
flag: rexb
*/
bool X86Architecture::Opcode1_92(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (rInsn.GetPrefix() & X86_Prefix_REX_b)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Xchg);
      return Operand__r10_rAX(rBinStrm, Address, rInsn);
    }
    else
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Xchg);
      return Operand__rDX_rAX(rBinStrm, Address, rInsn);
    }
}

/*
Opcode: 93
- xchg
operand: ['rBX', 'rAX']
- xchg
operand: ['r11', 'rAX']
flag: rexb
*/
bool X86Architecture::Opcode1_93(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (rInsn.GetPrefix() & X86_Prefix_REX_b)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Xchg);
      return Operand__r11_rAX(rBinStrm, Address, rInsn);
    }
    else
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Xchg);
      return Operand__rBX_rAX(rBinStrm, Address, rInsn);
    }
}

/*
Opcode: 94
- xchg
operand: ['rSP', 'rAX']
- xchg
operand: ['r12', 'rAX']
flag: rexb
*/
bool X86Architecture::Opcode1_94(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (rInsn.GetPrefix() & X86_Prefix_REX_b)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Xchg);
      return Operand__r12_rAX(rBinStrm, Address, rInsn);
    }
    else
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Xchg);
      return Operand__rSP_rAX(rBinStrm, Address, rInsn);
    }
}

/*
Opcode: 95
- xchg
operand: ['rBP', 'rAX']
- xchg
operand: ['r13', 'rAX']
flag: rexb
*/
bool X86Architecture::Opcode1_95(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (rInsn.GetPrefix() & X86_Prefix_REX_b)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Xchg);
      return Operand__r13_rAX(rBinStrm, Address, rInsn);
    }
    else
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Xchg);
      return Operand__rBP_rAX(rBinStrm, Address, rInsn);
    }
}

/*
Opcode: 96
- xchg
operand: ['rSI', 'rAX']
- xchg
operand: ['r14', 'rAX']
flag: rexb
*/
bool X86Architecture::Opcode1_96(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (rInsn.GetPrefix() & X86_Prefix_REX_b)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Xchg);
      return Operand__r14_rAX(rBinStrm, Address, rInsn);
    }
    else
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Xchg);
      return Operand__rSI_rAX(rBinStrm, Address, rInsn);
    }
}

/*
Opcode: 97
- xchg
operand: ['rDI', 'rAX']
- xchg
operand: ['r15', 'rAX']
flag: rexb
*/
bool X86Architecture::Opcode1_97(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (rInsn.GetPrefix() & X86_Prefix_REX_b)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Xchg);
      return Operand__r15_rAX(rBinStrm, Address, rInsn);
    }
    else
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Xchg);
      return Operand__rDI_rAX(rBinStrm, Address, rInsn);
    }
}

/*
Opcode: 98
- cbw
CPU Model: == X86_Arch_8088
- cwde
CPU Model: >= X86_Arch_80386
- cdqe
flag: rexw
*/
bool X86Architecture::Opcode1_98(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (rInsn.GetPrefix() & X86_Prefix_REX_w)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Cdqe);
      return true;
    }
    else if (m_CpuModel >= X86_Arch_80386)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Cwde);
      return true;
    }
    else if (m_CpuModel == X86_Arch_8088)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Cbw);
      return true;
    }
    return false;
}

/*
Opcode: 99
- cwd
CPU Model: == X86_Arch_8088
- cdq
CPU Model: >= X86_Arch_80386
- cqo
flag: rexw
*/
bool X86Architecture::Opcode1_99(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (rInsn.GetPrefix() & X86_Prefix_REX_w)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Cqo);
      return true;
    }
    else if (m_CpuModel >= X86_Arch_80386)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Cdq);
      return true;
    }
    else if (m_CpuModel == X86_Arch_8088)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Cwd);
      return true;
    }
    return false;
}

/*
Opcode: 9a
- call
operand: ['Ap']
OpType: call
flag: nm64
*/
bool X86Architecture::Opcode1_9a(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_Cfg.Get("Bit") != X86_Bit_64)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Call);
      rInsn.SetOperationType(Instruction::OpCall);
      return Operand__Ap(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: 9b
- Wait
constraint: pfx1
*/
bool X86Architecture::Opcode1_9b(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.Prefix() |= X86_Prefix_Wait;
    return Disassemble(rBinStrm, Address + 1 - 1, rInsn);
}

/*
Opcode: 9c
- pushf
operand: ['Fv']
*/
bool X86Architecture::Opcode1_9c(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Pushf);
    return Operand__Fv(rBinStrm, Address, rInsn);
}

/*
Opcode: 9d
- popf
operand: ['Fv']
*/
bool X86Architecture::Opcode1_9d(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Popf);
    return Operand__Fv(rBinStrm, Address, rInsn);
}

/*
Opcode: 9e
- sahf
*/
bool X86Architecture::Opcode1_9e(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Sahf);
    return true;
}

/*
Opcode: 9f
- lahf
*/
bool X86Architecture::Opcode1_9f(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Lahf);
    return true;
}

/*
Opcode: a0
- mov
operand: ['AL', 'Ov']
*/
bool X86Architecture::Opcode1_a0(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Mov);
    return Operand__AL_Ov(rBinStrm, Address, rInsn);
}

/*
Opcode: a1
- mov
operand: ['rAX', 'Ov']
*/
bool X86Architecture::Opcode1_a1(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Mov);
    return Operand__rAX_Ov(rBinStrm, Address, rInsn);
}

/*
Opcode: a2
- mov
operand: ['Ov', 'AL']
*/
bool X86Architecture::Opcode1_a2(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Mov);
    return Operand__Ov_AL(rBinStrm, Address, rInsn);
}

/*
Opcode: a3
- mov
operand: ['Ov', 'rAX']
*/
bool X86Architecture::Opcode1_a3(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Mov);
    return Operand__Ov_rAX(rBinStrm, Address, rInsn);
}

/*
Opcode: a4
- movs
operand: ['Yb', 'Xb']
*/
bool X86Architecture::Opcode1_a4(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Movs);
    return Operand__Yb_Xb(rBinStrm, Address, rInsn);
}

/*
Opcode: a5
- movs
operand: ['Yv', 'Xv']
*/
bool X86Architecture::Opcode1_a5(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Movs);
    return Operand__Yv_Xv(rBinStrm, Address, rInsn);
}

/*
Opcode: a6
- cmps
operand: ['Yb', 'Xb']
*/
bool X86Architecture::Opcode1_a6(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Cmps);
    return Operand__Yb_Xb(rBinStrm, Address, rInsn);
}

/*
Opcode: a7
- cmps
operand: ['Yb', 'Xb']
*/
bool X86Architecture::Opcode1_a7(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Cmps);
    return Operand__Yb_Xb(rBinStrm, Address, rInsn);
}

/*
Opcode: a8
- test
operand: ['AL', 'Ib']
*/
bool X86Architecture::Opcode1_a8(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Test);
    return Operand__AL_Ib(rBinStrm, Address, rInsn);
}

/*
Opcode: a9
- test
operand: ['rAX', 'Iz']
*/
bool X86Architecture::Opcode1_a9(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Test);
    return Operand__rAX_Iz(rBinStrm, Address, rInsn);
}

/*
Opcode: aa
- stos
operand: ['Yb', 'AL']
*/
bool X86Architecture::Opcode1_aa(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Stos);
    return Operand__Yb_AL(rBinStrm, Address, rInsn);
}

/*
Opcode: ab
- stos
operand: ['Yv', 'rAX']
*/
bool X86Architecture::Opcode1_ab(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Stos);
    return Operand__Yv_rAX(rBinStrm, Address, rInsn);
}

/*
Opcode: ac
- lods
operand: ['AL', 'Xb']
*/
bool X86Architecture::Opcode1_ac(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Lods);
    return Operand__AL_Xb(rBinStrm, Address, rInsn);
}

/*
Opcode: ad
- lods
operand: ['rAX', 'Xv']
*/
bool X86Architecture::Opcode1_ad(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Lods);
    return Operand__rAX_Xv(rBinStrm, Address, rInsn);
}

/*
Opcode: ae
- scas
operand: ['Yb', 'AL']
*/
bool X86Architecture::Opcode1_ae(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Scas);
    return Operand__Yb_AL(rBinStrm, Address, rInsn);
}

/*
Opcode: af
- scas
operand: ['Yv', 'rAX']
*/
bool X86Architecture::Opcode1_af(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Scas);
    return Operand__Yv_rAX(rBinStrm, Address, rInsn);
}

/*
Opcode: b0
- mov
operand: ['AL', 'Ib']
- mov
operand: ['r8b', 'Ib']
flag: rexb
*/
bool X86Architecture::Opcode1_b0(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (rInsn.GetPrefix() & X86_Prefix_REX_b)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Mov);
      return Operand__r8b_Ib(rBinStrm, Address, rInsn);
    }
    else
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Mov);
      return Operand__AL_Ib(rBinStrm, Address, rInsn);
    }
}

/*
Opcode: b1
- mov
operand: ['CL', 'Ib']
- mov
operand: ['r9b', 'Ib']
flag: rexb
*/
bool X86Architecture::Opcode1_b1(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (rInsn.GetPrefix() & X86_Prefix_REX_b)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Mov);
      return Operand__r9b_Ib(rBinStrm, Address, rInsn);
    }
    else
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Mov);
      return Operand__CL_Ib(rBinStrm, Address, rInsn);
    }
}

/*
Opcode: b2
- mov
operand: ['DL', 'Ib']
- mov
operand: ['r10b', 'Ib']
flag: rexb
*/
bool X86Architecture::Opcode1_b2(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (rInsn.GetPrefix() & X86_Prefix_REX_b)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Mov);
      return Operand__r10b_Ib(rBinStrm, Address, rInsn);
    }
    else
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Mov);
      return Operand__DL_Ib(rBinStrm, Address, rInsn);
    }
}

/*
Opcode: b3
- mov
operand: ['BL', 'Ib']
- mov
operand: ['r11b', 'Ib']
flag: rexb
*/
bool X86Architecture::Opcode1_b3(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (rInsn.GetPrefix() & X86_Prefix_REX_b)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Mov);
      return Operand__r11b_Ib(rBinStrm, Address, rInsn);
    }
    else
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Mov);
      return Operand__BL_Ib(rBinStrm, Address, rInsn);
    }
}

/*
Opcode: b4
- mov
operand: ['AH', 'Ib']
- mov
operand: ['r12b', 'Ib']
flag: rexb
*/
bool X86Architecture::Opcode1_b4(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (rInsn.GetPrefix() & X86_Prefix_REX_b)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Mov);
      return Operand__r12b_Ib(rBinStrm, Address, rInsn);
    }
    else
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Mov);
      return Operand__AH_Ib(rBinStrm, Address, rInsn);
    }
}

/*
Opcode: b5
- mov
operand: ['CH', 'Ib']
- mov
operand: ['r13b', 'Ib']
flag: rexb
*/
bool X86Architecture::Opcode1_b5(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (rInsn.GetPrefix() & X86_Prefix_REX_b)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Mov);
      return Operand__r13b_Ib(rBinStrm, Address, rInsn);
    }
    else
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Mov);
      return Operand__CH_Ib(rBinStrm, Address, rInsn);
    }
}

/*
Opcode: b6
- mov
operand: ['DH', 'Ib']
- mov
operand: ['r14b', 'Ib']
flag: rexb
*/
bool X86Architecture::Opcode1_b6(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (rInsn.GetPrefix() & X86_Prefix_REX_b)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Mov);
      return Operand__r14b_Ib(rBinStrm, Address, rInsn);
    }
    else
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Mov);
      return Operand__DH_Ib(rBinStrm, Address, rInsn);
    }
}

/*
Opcode: b7
- mov
operand: ['BH', 'Ib']
- mov
operand: ['r15b', 'Ib']
flag: rexb
*/
bool X86Architecture::Opcode1_b7(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (rInsn.GetPrefix() & X86_Prefix_REX_b)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Mov);
      return Operand__r15b_Ib(rBinStrm, Address, rInsn);
    }
    else
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Mov);
      return Operand__BH_Ib(rBinStrm, Address, rInsn);
    }
}

/*
Opcode: b8
- mov
operand: ['rAX', 'Iv']
- mov
operand: ['r8', 'Iv']
flag: rexb
*/
bool X86Architecture::Opcode1_b8(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (rInsn.GetPrefix() & X86_Prefix_REX_b)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Mov);
      return Operand__r8_Iv(rBinStrm, Address, rInsn);
    }
    else
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Mov);
      return Operand__rAX_Iv(rBinStrm, Address, rInsn);
    }
}

/*
Opcode: b9
- mov
operand: ['rCX', 'Iv']
- mov
operand: ['r9', 'Iv']
flag: rexb
*/
bool X86Architecture::Opcode1_b9(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (rInsn.GetPrefix() & X86_Prefix_REX_b)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Mov);
      return Operand__r9_Iv(rBinStrm, Address, rInsn);
    }
    else
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Mov);
      return Operand__rCX_Iv(rBinStrm, Address, rInsn);
    }
}

/*
Opcode: ba
- mov
operand: ['rDX', 'Iv']
- mov
operand: ['r10', 'Iv']
flag: rexb
*/
bool X86Architecture::Opcode1_ba(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (rInsn.GetPrefix() & X86_Prefix_REX_b)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Mov);
      return Operand__r10_Iv(rBinStrm, Address, rInsn);
    }
    else
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Mov);
      return Operand__rDX_Iv(rBinStrm, Address, rInsn);
    }
}

/*
Opcode: bb
- mov
operand: ['rBX', 'Iv']
- mov
operand: ['r11', 'Iv']
flag: rexb
*/
bool X86Architecture::Opcode1_bb(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (rInsn.GetPrefix() & X86_Prefix_REX_b)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Mov);
      return Operand__r11_Iv(rBinStrm, Address, rInsn);
    }
    else
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Mov);
      return Operand__rBX_Iv(rBinStrm, Address, rInsn);
    }
}

/*
Opcode: bc
- mov
operand: ['rSP', 'Iv']
- mov
operand: ['r12', 'Iv']
flag: rexb
*/
bool X86Architecture::Opcode1_bc(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (rInsn.GetPrefix() & X86_Prefix_REX_b)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Mov);
      return Operand__r12_Iv(rBinStrm, Address, rInsn);
    }
    else
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Mov);
      return Operand__rSP_Iv(rBinStrm, Address, rInsn);
    }
}

/*
Opcode: bd
- mov
operand: ['rBP', 'Iv']
- mov
operand: ['r13', 'Iv']
flag: rexb
*/
bool X86Architecture::Opcode1_bd(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (rInsn.GetPrefix() & X86_Prefix_REX_b)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Mov);
      return Operand__r13_Iv(rBinStrm, Address, rInsn);
    }
    else
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Mov);
      return Operand__rBP_Iv(rBinStrm, Address, rInsn);
    }
}

/*
Opcode: be
- mov
operand: ['rSI', 'Iv']
- mov
operand: ['r14', 'Iv']
flag: rexb
*/
bool X86Architecture::Opcode1_be(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (rInsn.GetPrefix() & X86_Prefix_REX_b)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Mov);
      return Operand__r14_Iv(rBinStrm, Address, rInsn);
    }
    else
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Mov);
      return Operand__rSI_Iv(rBinStrm, Address, rInsn);
    }
}

/*
Opcode: bf
- mov
operand: ['rDI', 'Iv']
- mov
operand: ['r15', 'Iv']
flag: rexb
*/
bool X86Architecture::Opcode1_bf(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (rInsn.GetPrefix() & X86_Prefix_REX_b)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Mov);
      return Operand__r15_Iv(rBinStrm, Address, rInsn);
    }
    else
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Mov);
      return Operand__rDI_Iv(rBinStrm, Address, rInsn);
    }
}

/*
Opcode: c0
- 
operand: ['Eb', 'Ib']
reference: GROUP02
/0
- rol
/1
- ror
/2
- rcl
/3
- rcr
/4
- shl
/5
- shr
/6
- sal
/7
- sar
*/
bool X86Architecture::Opcode1_c0(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 ModRmByte;
    rBinStrm.Read(Address, ModRmByte);

    x86::ModRM ModRm(ModRmByte);
    switch (ModRm.Reg())
    {
    case 0x0:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Rol);
      return Operand__Eb_Ib(rBinStrm, Address, rInsn);
    case 0x1:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Ror);
      return Operand__Eb_Ib(rBinStrm, Address, rInsn);
    case 0x2:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Rcl);
      return Operand__Eb_Ib(rBinStrm, Address, rInsn);
    case 0x3:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Rcr);
      return Operand__Eb_Ib(rBinStrm, Address, rInsn);
    case 0x4:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Shl);
      return Operand__Eb_Ib(rBinStrm, Address, rInsn);
    case 0x5:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Shr);
      return Operand__Eb_Ib(rBinStrm, Address, rInsn);
    case 0x6:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Sal);
      return Operand__Eb_Ib(rBinStrm, Address, rInsn);
    case 0x7:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Sar);
      return Operand__Eb_Ib(rBinStrm, Address, rInsn);
    default:
      return false;
    }
}

/*
Opcode: c1
- 
operand: ['Ev', 'Ib']
reference: GROUP02
/0
- rol
operand: ['Eb', 'Ib']
/1
- ror
operand: ['Eb', 'Ib']
/2
- rcl
operand: ['Eb', 'Ib']
/3
- rcr
operand: ['Eb', 'Ib']
/4
- shl
operand: ['Eb', 'Ib']
/5
- shr
operand: ['Eb', 'Ib']
/6
- sal
operand: ['Eb', 'Ib']
/7
- sar
operand: ['Eb', 'Ib']
*/
bool X86Architecture::Opcode1_c1(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 ModRmByte;
    rBinStrm.Read(Address, ModRmByte);

    x86::ModRM ModRm(ModRmByte);
    switch (ModRm.Reg())
    {
    case 0x0:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Rol);
      return Operand__Ev_Ib(rBinStrm, Address, rInsn);
    case 0x1:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Ror);
      return Operand__Ev_Ib(rBinStrm, Address, rInsn);
    case 0x2:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Rcl);
      return Operand__Ev_Ib(rBinStrm, Address, rInsn);
    case 0x3:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Rcr);
      return Operand__Ev_Ib(rBinStrm, Address, rInsn);
    case 0x4:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Shl);
      return Operand__Ev_Ib(rBinStrm, Address, rInsn);
    case 0x5:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Shr);
      return Operand__Ev_Ib(rBinStrm, Address, rInsn);
    case 0x6:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Sal);
      return Operand__Ev_Ib(rBinStrm, Address, rInsn);
    case 0x7:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Sar);
      return Operand__Ev_Ib(rBinStrm, Address, rInsn);
    default:
      return false;
    }
}

/*
Opcode: c2
- ret
operand: ['Iw']
OpType: ret
*/
bool X86Architecture::Opcode1_c2(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Ret);
    rInsn.SetOperationType(Instruction::OpRet);
    return Operand__Iw(rBinStrm, Address, rInsn);
}

/*
Opcode: c3
- ret
OpType: ret
*/
bool X86Architecture::Opcode1_c3(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Ret);
    rInsn.SetOperationType(Instruction::OpRet);
    return true;
}

/*
Opcode: c4
- les
operand: ['Gv', 'Mp']
- VEX3
constraint: pfx3
flag: m64
*/
bool X86Architecture::Opcode1_c4(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_Cfg.Get("Bit") == X86_Bit_64)
    {
      rInsn.Length()++;
      rInsn.Prefix() |= X86_Prefix_VEX3;
      return Disassemble(rBinStrm, Address + 3 - 1, rInsn);
    }
    else
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Les);
      return Operand__Gv_Mp(rBinStrm, Address, rInsn);
    }
}

/*
Opcode: c5
- lds
operand: ['Gv', 'Mp']
- VEX2
constraint: pfx2
flag: m64
*/
bool X86Architecture::Opcode1_c5(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_Cfg.Get("Bit") == X86_Bit_64)
    {
      rInsn.Length()++;
      rInsn.Prefix() |= X86_Prefix_VEX2;
      return Disassemble(rBinStrm, Address + 2 - 1, rInsn);
    }
    else
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Lds);
      return Operand__Gv_Mp(rBinStrm, Address, rInsn);
    }
}

/*
Opcode: c6
- 
operand: ['Eb', 'Ib']
reference: GROUP11
/0
- mov
operand: ['Eb', 'Ib']
/1
** INVALID **
/2
** INVALID **
/3
** INVALID **
/4
** INVALID **
/5
** INVALID **
/6
** INVALID **
/7
** INVALID **
*/
bool X86Architecture::Opcode1_c6(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 ModRmByte;
    rBinStrm.Read(Address, ModRmByte);

    x86::ModRM ModRm(ModRmByte);
    switch (ModRm.Reg())
    {
    case 0x0:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Mov);
      return Operand__Eb_Ib(rBinStrm, Address, rInsn);
    case 0x1:
      return false;
    case 0x2:
      return false;
    case 0x3:
      return false;
    case 0x4:
      return false;
    case 0x5:
      return false;
    case 0x6:
      return false;
    case 0x7:
      return false;
    default:
      return false;
    }
}

/*
Opcode: c7
- 
operand: ['Ev', 'Iz']
reference: GROUP11
/0
- mov
operand: ['Eb', 'Ib']
/1
** INVALID **
/2
** INVALID **
/3
** INVALID **
/4
** INVALID **
/5
** INVALID **
/6
** INVALID **
/7
** INVALID **
*/
bool X86Architecture::Opcode1_c7(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 ModRmByte;
    rBinStrm.Read(Address, ModRmByte);

    x86::ModRM ModRm(ModRmByte);
    switch (ModRm.Reg())
    {
    case 0x0:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Mov);
      return Operand__Ev_Iz(rBinStrm, Address, rInsn);
    case 0x1:
      return false;
    case 0x2:
      return false;
    case 0x3:
      return false;
    case 0x4:
      return false;
    case 0x5:
      return false;
    case 0x6:
      return false;
    case 0x7:
      return false;
    default:
      return false;
    }
}

/*
Opcode: c8
- enter
operand: ['Iw', 'Ib']
CPU Model: >= X86_Arch_80186
*/
bool X86Architecture::Opcode1_c8(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80186)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Enter);
      return Operand__Iw_Ib(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: c9
- leave
CPU Model: >= X86_Arch_80186
*/
bool X86Architecture::Opcode1_c9(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80186)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Leave);
      return true;
    }
    else
      return false;
}

/*
Opcode: ca
- retf
operand: ['Iw']
OpType: ret
*/
bool X86Architecture::Opcode1_ca(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Retf);
    rInsn.SetOperationType(Instruction::OpRet);
    return Operand__Iw(rBinStrm, Address, rInsn);
}

/*
Opcode: cb
- retf
OpType: ret
*/
bool X86Architecture::Opcode1_cb(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Retf);
    rInsn.SetOperationType(Instruction::OpRet);
    return true;
}

/*
Opcode: cc
- int
operand: ['3']
*/
bool X86Architecture::Opcode1_cc(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Int);
    return Operand__3(rBinStrm, Address, rInsn);
}

/*
Opcode: cd
- int
operand: ['Ib']
*/
bool X86Architecture::Opcode1_cd(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Int);
    return Operand__Ib(rBinStrm, Address, rInsn);
}

/*
Opcode: ce
- into
flag: nm64
*/
bool X86Architecture::Opcode1_ce(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_Cfg.Get("Bit") != X86_Bit_64)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Into);
      return true;
    }
    else
      return false;
}

/*
Opcode: cf
- iret
OpType: ret
*/
bool X86Architecture::Opcode1_cf(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Iret);
    rInsn.SetOperationType(Instruction::OpRet);
    return true;
}

/*
Opcode: d0
- 
operand: ['Eb', '1']
reference: GROUP02
/0
- rol
operand: ['Ev', 'Ib']
/1
- ror
operand: ['Ev', 'Ib']
/2
- rcl
operand: ['Ev', 'Ib']
/3
- rcr
operand: ['Ev', 'Ib']
/4
- shl
operand: ['Ev', 'Ib']
/5
- shr
operand: ['Ev', 'Ib']
/6
- sal
operand: ['Ev', 'Ib']
/7
- sar
operand: ['Ev', 'Ib']
*/
bool X86Architecture::Opcode1_d0(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 ModRmByte;
    rBinStrm.Read(Address, ModRmByte);

    x86::ModRM ModRm(ModRmByte);
    switch (ModRm.Reg())
    {
    case 0x0:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Rol);
      return Operand__Eb_1(rBinStrm, Address, rInsn);
    case 0x1:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Ror);
      return Operand__Eb_1(rBinStrm, Address, rInsn);
    case 0x2:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Rcl);
      return Operand__Eb_1(rBinStrm, Address, rInsn);
    case 0x3:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Rcr);
      return Operand__Eb_1(rBinStrm, Address, rInsn);
    case 0x4:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Shl);
      return Operand__Eb_1(rBinStrm, Address, rInsn);
    case 0x5:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Shr);
      return Operand__Eb_1(rBinStrm, Address, rInsn);
    case 0x6:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Sal);
      return Operand__Eb_1(rBinStrm, Address, rInsn);
    case 0x7:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Sar);
      return Operand__Eb_1(rBinStrm, Address, rInsn);
    default:
      return false;
    }
}

/*
Opcode: d1
- 
operand: ['Ev', '1']
reference: GROUP02
/0
- rol
operand: ['Eb', '1']
/1
- ror
operand: ['Eb', '1']
/2
- rcl
operand: ['Eb', '1']
/3
- rcr
operand: ['Eb', '1']
/4
- shl
operand: ['Eb', '1']
/5
- shr
operand: ['Eb', '1']
/6
- sal
operand: ['Eb', '1']
/7
- sar
operand: ['Eb', '1']
*/
bool X86Architecture::Opcode1_d1(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 ModRmByte;
    rBinStrm.Read(Address, ModRmByte);

    x86::ModRM ModRm(ModRmByte);
    switch (ModRm.Reg())
    {
    case 0x0:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Rol);
      return Operand__Ev_1(rBinStrm, Address, rInsn);
    case 0x1:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Ror);
      return Operand__Ev_1(rBinStrm, Address, rInsn);
    case 0x2:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Rcl);
      return Operand__Ev_1(rBinStrm, Address, rInsn);
    case 0x3:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Rcr);
      return Operand__Ev_1(rBinStrm, Address, rInsn);
    case 0x4:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Shl);
      return Operand__Ev_1(rBinStrm, Address, rInsn);
    case 0x5:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Shr);
      return Operand__Ev_1(rBinStrm, Address, rInsn);
    case 0x6:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Sal);
      return Operand__Ev_1(rBinStrm, Address, rInsn);
    case 0x7:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Sar);
      return Operand__Ev_1(rBinStrm, Address, rInsn);
    default:
      return false;
    }
}

/*
Opcode: d2
- 
operand: ['Eb', 'CL']
reference: GROUP02
/0
- rol
operand: ['Ev', '1']
/1
- ror
operand: ['Ev', '1']
/2
- rcl
operand: ['Ev', '1']
/3
- rcr
operand: ['Ev', '1']
/4
- shl
operand: ['Ev', '1']
/5
- shr
operand: ['Ev', '1']
/6
- sal
operand: ['Ev', '1']
/7
- sar
operand: ['Ev', '1']
*/
bool X86Architecture::Opcode1_d2(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 ModRmByte;
    rBinStrm.Read(Address, ModRmByte);

    x86::ModRM ModRm(ModRmByte);
    switch (ModRm.Reg())
    {
    case 0x0:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Rol);
      return Operand__Eb_CL(rBinStrm, Address, rInsn);
    case 0x1:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Ror);
      return Operand__Eb_CL(rBinStrm, Address, rInsn);
    case 0x2:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Rcl);
      return Operand__Eb_CL(rBinStrm, Address, rInsn);
    case 0x3:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Rcr);
      return Operand__Eb_CL(rBinStrm, Address, rInsn);
    case 0x4:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Shl);
      return Operand__Eb_CL(rBinStrm, Address, rInsn);
    case 0x5:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Shr);
      return Operand__Eb_CL(rBinStrm, Address, rInsn);
    case 0x6:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Sal);
      return Operand__Eb_CL(rBinStrm, Address, rInsn);
    case 0x7:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Sar);
      return Operand__Eb_CL(rBinStrm, Address, rInsn);
    default:
      return false;
    }
}

/*
Opcode: d3
- 
operand: ['Ev', 'CL']
reference: GROUP02
/0
- rol
operand: ['Eb', 'CL']
/1
- ror
operand: ['Eb', 'CL']
/2
- rcl
operand: ['Eb', 'CL']
/3
- rcr
operand: ['Eb', 'CL']
/4
- shl
operand: ['Eb', 'CL']
/5
- shr
operand: ['Eb', 'CL']
/6
- sal
operand: ['Eb', 'CL']
/7
- sar
operand: ['Eb', 'CL']
*/
bool X86Architecture::Opcode1_d3(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 ModRmByte;
    rBinStrm.Read(Address, ModRmByte);

    x86::ModRM ModRm(ModRmByte);
    switch (ModRm.Reg())
    {
    case 0x0:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Rol);
      return Operand__Ev_CL(rBinStrm, Address, rInsn);
    case 0x1:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Ror);
      return Operand__Ev_CL(rBinStrm, Address, rInsn);
    case 0x2:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Rcl);
      return Operand__Ev_CL(rBinStrm, Address, rInsn);
    case 0x3:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Rcr);
      return Operand__Ev_CL(rBinStrm, Address, rInsn);
    case 0x4:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Shl);
      return Operand__Ev_CL(rBinStrm, Address, rInsn);
    case 0x5:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Shr);
      return Operand__Ev_CL(rBinStrm, Address, rInsn);
    case 0x6:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Sal);
      return Operand__Ev_CL(rBinStrm, Address, rInsn);
    case 0x7:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Sar);
      return Operand__Ev_CL(rBinStrm, Address, rInsn);
    default:
      return false;
    }
}

/*
Opcode: d4
- aam
operand: ['Ib']
flag: nm64
*/
bool X86Architecture::Opcode1_d4(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_Cfg.Get("Bit") != X86_Bit_64)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Aam);
      return Operand__Ib(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: d5
- aad
operand: ['Ib']
flag: nm64
*/
bool X86Architecture::Opcode1_d5(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_Cfg.Get("Bit") != X86_Bit_64)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Aad);
      return Operand__Ib(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: d6
- salc
flag: nm64
*/
bool X86Architecture::Opcode1_d6(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_Cfg.Get("Bit") != X86_Bit_64)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Salc);
      return true;
    }
    else
      return false;
}

/*
Opcode: d7
- xlat
*/
bool X86Architecture::Opcode1_d7(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Xlat);
    return true;
}

/*
Opcode: d8
- 
reference: FPU0
*/
bool X86Architecture::Opcode1_d8(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 ModRmByte;
    rBinStrm.Read(Address, ModRmByte);

    if (ModRmByte < 0xc0)
    {
      u8 ModRmByte;
      rBinStrm.Read(Address, ModRmByte);

      x86::ModRM ModRm(ModRmByte);
      switch (ModRm.Reg())
      {
      case 0x0:
        rInsn.Length()++;
        rInsn.SetOpcode(X86_Opcode_Fadd);
        return Operand__m32fp(rBinStrm, Address, rInsn);
      case 0x1:
        rInsn.Length()++;
        rInsn.SetOpcode(X86_Opcode_Fmul);
        return Operand__m32fp(rBinStrm, Address, rInsn);
      case 0x2:
        rInsn.Length()++;
        rInsn.SetOpcode(X86_Opcode_Fcom);
        return Operand__m32fp(rBinStrm, Address, rInsn);
      case 0x3:
        rInsn.Length()++;
        rInsn.SetOpcode(X86_Opcode_Fcomp);
        return Operand__m32fp(rBinStrm, Address, rInsn);
      case 0x4:
        rInsn.Length()++;
        rInsn.SetOpcode(X86_Opcode_Fsub);
        return Operand__m32fp(rBinStrm, Address, rInsn);
      case 0x5:
        rInsn.Length()++;
        rInsn.SetOpcode(X86_Opcode_Fsubr);
        return Operand__m32fp(rBinStrm, Address, rInsn);
      case 0x6:
        rInsn.Length()++;
        rInsn.SetOpcode(X86_Opcode_Fdiv);
        return Operand__m32fp(rBinStrm, Address, rInsn);
      case 0x7:
        rInsn.Length()++;
        rInsn.SetOpcode(X86_Opcode_Fdivr);
        return Operand__m32fp(rBinStrm, Address, rInsn);
      default:
        return false;
      }
    }
    else
    {
      u8 Opcode;
      rBinStrm.Read(Address, Opcode);

      rInsn.Length()++;
      return (this->*m_Tablefp1[Opcode - 0xc0])(rBinStrm, Address + 1, rInsn);
    }
}

/*
Opcode: d9
- 
reference: FPU1
*/
bool X86Architecture::Opcode1_d9(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 ModRmByte;
    rBinStrm.Read(Address, ModRmByte);

    if (ModRmByte < 0xc0)
    {
      u8 ModRmByte;
      rBinStrm.Read(Address, ModRmByte);

      x86::ModRM ModRm(ModRmByte);
      switch (ModRm.Reg())
      {
      case 0x0:
        rInsn.Length()++;
        rInsn.SetOpcode(X86_Opcode_Fld);
        return Operand__m32fp(rBinStrm, Address, rInsn);
      case 0x1:
        return false;
      case 0x2:
        rInsn.Length()++;
        rInsn.SetOpcode(X86_Opcode_Fst);
        return Operand__m32fp(rBinStrm, Address, rInsn);
      case 0x3:
        rInsn.Length()++;
        rInsn.SetOpcode(X86_Opcode_Fstp);
        return Operand__m32fp(rBinStrm, Address, rInsn);
      case 0x4:
        rInsn.Length()++;
        rInsn.SetOpcode(X86_Opcode_Fldenv);
        return Operand__m14_28byte(rBinStrm, Address, rInsn);
      case 0x5:
        rInsn.Length()++;
        rInsn.SetOpcode(X86_Opcode_Fldcw);
        return Operand__m2byte(rBinStrm, Address, rInsn);
      case 0x6:
        rInsn.Length()++;
        rInsn.SetOpcode(X86_Opcode_Fstenv);
        return Operand__m14_28byte(rBinStrm, Address, rInsn);
      case 0x7:
        rInsn.Length()++;
        rInsn.SetOpcode(X86_Opcode_Fstcw);
        return Operand__m2byte(rBinStrm, Address, rInsn);
      default:
        return false;
      }
    }
    else
    {
      u8 Opcode;
      rBinStrm.Read(Address, Opcode);

      rInsn.Length()++;
      return (this->*m_Tablefp2[Opcode - 0xc0])(rBinStrm, Address + 1, rInsn);
    }
}

/*
Opcode: da
- 
reference: FPU2
*/
bool X86Architecture::Opcode1_da(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 ModRmByte;
    rBinStrm.Read(Address, ModRmByte);

    if (ModRmByte < 0xc0)
    {
      u8 ModRmByte;
      rBinStrm.Read(Address, ModRmByte);

      x86::ModRM ModRm(ModRmByte);
      switch (ModRm.Reg())
      {
      case 0x0:
        rInsn.Length()++;
        rInsn.SetOpcode(X86_Opcode_Fiadd);
        return Operand__m32int(rBinStrm, Address, rInsn);
      case 0x1:
        rInsn.Length()++;
        rInsn.SetOpcode(X86_Opcode_Fimul);
        return Operand__m32int(rBinStrm, Address, rInsn);
      case 0x2:
        rInsn.Length()++;
        rInsn.SetOpcode(X86_Opcode_Ficom);
        return Operand__m32int(rBinStrm, Address, rInsn);
      case 0x3:
        rInsn.Length()++;
        rInsn.SetOpcode(X86_Opcode_Ficomp);
        return Operand__m32int(rBinStrm, Address, rInsn);
      case 0x4:
        rInsn.Length()++;
        rInsn.SetOpcode(X86_Opcode_Fisub);
        return Operand__m32int(rBinStrm, Address, rInsn);
      case 0x5:
        rInsn.Length()++;
        rInsn.SetOpcode(X86_Opcode_Fisubr);
        return Operand__m32int(rBinStrm, Address, rInsn);
      case 0x6:
        rInsn.Length()++;
        rInsn.SetOpcode(X86_Opcode_Fidiv);
        return Operand__m32int(rBinStrm, Address, rInsn);
      case 0x7:
        rInsn.Length()++;
        rInsn.SetOpcode(X86_Opcode_Fidivr);
        return Operand__m32int(rBinStrm, Address, rInsn);
      default:
        return false;
      }
    }
    else
    {
      u8 Opcode;
      rBinStrm.Read(Address, Opcode);

      rInsn.Length()++;
      return (this->*m_Tablefp3[Opcode - 0xc0])(rBinStrm, Address + 1, rInsn);
    }
}

/*
Opcode: db
- 
reference: FPU3
*/
bool X86Architecture::Opcode1_db(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 ModRmByte;
    rBinStrm.Read(Address, ModRmByte);

    if (ModRmByte < 0xc0)
    {
      u8 ModRmByte;
      rBinStrm.Read(Address, ModRmByte);

      x86::ModRM ModRm(ModRmByte);
      switch (ModRm.Reg())
      {
      case 0x0:
        rInsn.Length()++;
        rInsn.SetOpcode(X86_Opcode_Fild);
        return Operand__m64fp(rBinStrm, Address, rInsn);
      case 0x1:
        rInsn.Length()++;
        rInsn.SetOpcode(X86_Opcode_Fisttp);
        return Operand__m64fp(rBinStrm, Address, rInsn);
      case 0x2:
        rInsn.Length()++;
        rInsn.SetOpcode(X86_Opcode_Fist);
        return Operand__m64fp(rBinStrm, Address, rInsn);
      case 0x3:
        rInsn.Length()++;
        rInsn.SetOpcode(X86_Opcode_Fistp);
        return Operand__m64fp(rBinStrm, Address, rInsn);
      case 0x4:
        return false;
      case 0x5:
        rInsn.Length()++;
        rInsn.SetOpcode(X86_Opcode_Fld);
        return Operand__m80fp(rBinStrm, Address, rInsn);
      case 0x6:
        return false;
      case 0x7:
        rInsn.Length()++;
        rInsn.SetOpcode(X86_Opcode_Fstp);
        return Operand__m80fp(rBinStrm, Address, rInsn);
      default:
        return false;
      }
    }
    else
    {
      u8 Opcode;
      rBinStrm.Read(Address, Opcode);

      rInsn.Length()++;
      return (this->*m_Tablefp4[Opcode - 0xc0])(rBinStrm, Address + 1, rInsn);
    }
}

/*
Opcode: dc
- 
reference: FPU4
*/
bool X86Architecture::Opcode1_dc(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 ModRmByte;
    rBinStrm.Read(Address, ModRmByte);

    if (ModRmByte < 0xc0)
    {
      u8 ModRmByte;
      rBinStrm.Read(Address, ModRmByte);

      x86::ModRM ModRm(ModRmByte);
      switch (ModRm.Reg())
      {
      case 0x0:
        rInsn.Length()++;
        rInsn.SetOpcode(X86_Opcode_Fadd);
        return Operand__m64fp(rBinStrm, Address, rInsn);
      case 0x1:
        rInsn.Length()++;
        rInsn.SetOpcode(X86_Opcode_Fmul);
        return Operand__m64fp(rBinStrm, Address, rInsn);
      case 0x2:
        rInsn.Length()++;
        rInsn.SetOpcode(X86_Opcode_Fcom);
        return Operand__m64fp(rBinStrm, Address, rInsn);
      case 0x3:
        rInsn.Length()++;
        rInsn.SetOpcode(X86_Opcode_Fcomp);
        return Operand__m64fp(rBinStrm, Address, rInsn);
      case 0x4:
        rInsn.Length()++;
        rInsn.SetOpcode(X86_Opcode_Fsub);
        return Operand__m64fp(rBinStrm, Address, rInsn);
      case 0x5:
        rInsn.Length()++;
        rInsn.SetOpcode(X86_Opcode_Fsubr);
        return Operand__m64fp(rBinStrm, Address, rInsn);
      case 0x6:
        rInsn.Length()++;
        rInsn.SetOpcode(X86_Opcode_Fdiv);
        return Operand__m64fp(rBinStrm, Address, rInsn);
      case 0x7:
        rInsn.Length()++;
        rInsn.SetOpcode(X86_Opcode_Fdivr);
        return Operand__m64fp(rBinStrm, Address, rInsn);
      default:
        return false;
      }
    }
    else
    {
      u8 Opcode;
      rBinStrm.Read(Address, Opcode);

      rInsn.Length()++;
      return (this->*m_Tablefp5[Opcode - 0xc0])(rBinStrm, Address + 1, rInsn);
    }
}

/*
Opcode: dd
- 
reference: FPU5
*/
bool X86Architecture::Opcode1_dd(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 ModRmByte;
    rBinStrm.Read(Address, ModRmByte);

    if (ModRmByte < 0xc0)
    {
      u8 ModRmByte;
      rBinStrm.Read(Address, ModRmByte);

      x86::ModRM ModRm(ModRmByte);
      switch (ModRm.Reg())
      {
      case 0x0:
        rInsn.Length()++;
        rInsn.SetOpcode(X86_Opcode_Fld);
        return Operand__m64fp(rBinStrm, Address, rInsn);
      case 0x1:
        rInsn.Length()++;
        rInsn.SetOpcode(X86_Opcode_Fisttp);
        return Operand__m64int(rBinStrm, Address, rInsn);
      case 0x2:
        rInsn.Length()++;
        rInsn.SetOpcode(X86_Opcode_Fst);
        return Operand__m64fp(rBinStrm, Address, rInsn);
      case 0x3:
        rInsn.Length()++;
        rInsn.SetOpcode(X86_Opcode_Fstp);
        return Operand__m64fp(rBinStrm, Address, rInsn);
      case 0x4:
        rInsn.Length()++;
        rInsn.SetOpcode(X86_Opcode_Frstor);
        return Operand__m94_108byte(rBinStrm, Address, rInsn);
      case 0x5:
        return false;
      case 0x6:
        rInsn.Length()++;
        rInsn.SetOpcode(X86_Opcode_Fsave);
        return Operand__m94_108byte(rBinStrm, Address, rInsn);
      case 0x7:
        rInsn.Length()++;
        rInsn.SetOpcode(X86_Opcode_Fstsw);
        return Operand__m2byte(rBinStrm, Address, rInsn);
      default:
        return false;
      }
    }
    else
    {
      u8 Opcode;
      rBinStrm.Read(Address, Opcode);

      rInsn.Length()++;
      return (this->*m_Tablefp6[Opcode - 0xc0])(rBinStrm, Address + 1, rInsn);
    }
}

/*
Opcode: de
- 
reference: FPU6
*/
bool X86Architecture::Opcode1_de(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 ModRmByte;
    rBinStrm.Read(Address, ModRmByte);

    if (ModRmByte < 0xc0)
    {
      u8 ModRmByte;
      rBinStrm.Read(Address, ModRmByte);

      x86::ModRM ModRm(ModRmByte);
      switch (ModRm.Reg())
      {
      case 0x0:
        rInsn.Length()++;
        rInsn.SetOpcode(X86_Opcode_Fiadd);
        return Operand__m16int(rBinStrm, Address, rInsn);
      case 0x1:
        rInsn.Length()++;
        rInsn.SetOpcode(X86_Opcode_Fimul);
        return Operand__m16int(rBinStrm, Address, rInsn);
      case 0x2:
        rInsn.Length()++;
        rInsn.SetOpcode(X86_Opcode_Ficom);
        return Operand__m16int(rBinStrm, Address, rInsn);
      case 0x3:
        rInsn.Length()++;
        rInsn.SetOpcode(X86_Opcode_Ficomp);
        return Operand__m16int(rBinStrm, Address, rInsn);
      case 0x4:
        rInsn.Length()++;
        rInsn.SetOpcode(X86_Opcode_Fisub);
        return Operand__m16int(rBinStrm, Address, rInsn);
      case 0x5:
        rInsn.Length()++;
        rInsn.SetOpcode(X86_Opcode_Fisubr);
        return Operand__m16int(rBinStrm, Address, rInsn);
      case 0x6:
        rInsn.Length()++;
        rInsn.SetOpcode(X86_Opcode_Fidiv);
        return Operand__m16int(rBinStrm, Address, rInsn);
      case 0x7:
        rInsn.Length()++;
        rInsn.SetOpcode(X86_Opcode_Fidivr);
        return Operand__m16int(rBinStrm, Address, rInsn);
      default:
        return false;
      }
    }
    else
    {
      u8 Opcode;
      rBinStrm.Read(Address, Opcode);

      rInsn.Length()++;
      return (this->*m_Tablefp7[Opcode - 0xc0])(rBinStrm, Address + 1, rInsn);
    }
}

/*
Opcode: df
- 
reference: FPU7
*/
bool X86Architecture::Opcode1_df(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 ModRmByte;
    rBinStrm.Read(Address, ModRmByte);

    if (ModRmByte < 0xc0)
    {
      u8 ModRmByte;
      rBinStrm.Read(Address, ModRmByte);

      x86::ModRM ModRm(ModRmByte);
      switch (ModRm.Reg())
      {
      case 0x0:
        rInsn.Length()++;
        rInsn.SetOpcode(X86_Opcode_Fild);
        return true;
      case 0x1:
        rInsn.Length()++;
        rInsn.SetOpcode(X86_Opcode_Fisttp);
        return true;
      case 0x2:
        rInsn.Length()++;
        rInsn.SetOpcode(X86_Opcode_Fist);
        return true;
      case 0x3:
        rInsn.Length()++;
        rInsn.SetOpcode(X86_Opcode_Fistp);
        return true;
      case 0x4:
        rInsn.Length()++;
        rInsn.SetOpcode(X86_Opcode_Fbld);
        return true;
      case 0x5:
        rInsn.Length()++;
        rInsn.SetOpcode(X86_Opcode_Fild);
        return true;
      case 0x6:
        rInsn.Length()++;
        rInsn.SetOpcode(X86_Opcode_Fbstp);
        return true;
      case 0x7:
        rInsn.Length()++;
        rInsn.SetOpcode(X86_Opcode_Fistp);
        return true;
      default:
        return false;
      }
    }
    else
    {
      u8 Opcode;
      rBinStrm.Read(Address, Opcode);

      rInsn.Length()++;
      return (this->*m_Tablefp8[Opcode - 0xc0])(rBinStrm, Address + 1, rInsn);
    }
}

/*
Opcode: e0
- loopnz
operand: ['Jb']
OpType: jmp
cond: nz
*/
bool X86Architecture::Opcode1_e0(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Loopnz);
    rInsn.SetCondition(X86_Cond_Nz);
    rInsn.SetOperationType(Instruction::OpJump);
    return Operand__Jb(rBinStrm, Address, rInsn);
}

/*
Opcode: e1
- loopz
operand: ['Jb']
OpType: jmp
cond: z
*/
bool X86Architecture::Opcode1_e1(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Loopz);
    rInsn.SetCondition(X86_Cond_Z);
    rInsn.SetOperationType(Instruction::OpJump);
    return Operand__Jb(rBinStrm, Address, rInsn);
}

/*
Opcode: e2
- loop
operand: ['Jb']
OpType: jmp
cond: z
*/
bool X86Architecture::Opcode1_e2(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Loop);
    rInsn.SetCondition(X86_Cond_Z);
    rInsn.SetOperationType(Instruction::OpJump);
    return Operand__Jb(rBinStrm, Address, rInsn);
}

/*
Opcode: e3
- jcxz
operand: ['Jb']
OpType: jmp
cond: z
- jecxz
operand: ['Jb']
OpType: jmp
cond: z
flag: na16
- jrcxz
operand: ['Jb']
OpType: jmp
cond: z
flag: a64
*/
bool X86Architecture::Opcode1_e3(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_Cfg.Get("Bit") == X86_Bit_64 && !(rInsn.Prefix() & X86_Prefix_AdSize))
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Jrcxz);
      rInsn.SetCondition(X86_Cond_Z);
      rInsn.SetOperationType(Instruction::OpJump);
      return Operand__Jb(rBinStrm, Address, rInsn);
    }
    else if ((m_Cfg.Get("Bit") == X86_Bit_16 && rInsn.Prefix() & X86_Prefix_AdSize) || (m_Cfg.Get("Bit") != X86_Bit_16 && !(rInsn.Prefix() & X86_Prefix_AdSize)))
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Jecxz);
      rInsn.SetCondition(X86_Cond_Z);
      rInsn.SetOperationType(Instruction::OpJump);
      return Operand__Jb(rBinStrm, Address, rInsn);
    }
    else
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Jcxz);
      rInsn.SetCondition(X86_Cond_Z);
      rInsn.SetOperationType(Instruction::OpJump);
      return Operand__Jb(rBinStrm, Address, rInsn);
    }
}

/*
Opcode: e4
- in
operand: ['AL', 'Ib']
*/
bool X86Architecture::Opcode1_e4(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_In);
    return Operand__AL_Ib(rBinStrm, Address, rInsn);
}

/*
Opcode: e5
- in
operand: ['eAX', 'Ib']
*/
bool X86Architecture::Opcode1_e5(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_In);
    return Operand__eAX_Ib(rBinStrm, Address, rInsn);
}

/*
Opcode: e6
- out
operand: ['Ib', 'AL']
*/
bool X86Architecture::Opcode1_e6(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Out);
    return Operand__Ib_AL(rBinStrm, Address, rInsn);
}

/*
Opcode: e7
- out
operand: ['Ib', 'eAX']
*/
bool X86Architecture::Opcode1_e7(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Out);
    return Operand__Ib_eAX(rBinStrm, Address, rInsn);
}

/*
Opcode: e8
- call
operand: ['Jz']
OpType: call
*/
bool X86Architecture::Opcode1_e8(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Call);
    rInsn.SetOperationType(Instruction::OpCall);
    return Operand__Jz(rBinStrm, Address, rInsn);
}

/*
Opcode: e9
- jmp
operand: ['Jz']
OpType: jmp
*/
bool X86Architecture::Opcode1_e9(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Jmp);
    rInsn.SetOperationType(Instruction::OpJump);
    return Operand__Jz(rBinStrm, Address, rInsn);
}

/*
Opcode: ea
- jmp
operand: ['Ap']
OpType: jmp
flag: nm64
*/
bool X86Architecture::Opcode1_ea(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_Cfg.Get("Bit") != X86_Bit_64)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Jmp);
      rInsn.SetOperationType(Instruction::OpJump);
      return Operand__Ap(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: eb
- jmp
operand: ['Jb']
OpType: jmp
*/
bool X86Architecture::Opcode1_eb(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Jmp);
    rInsn.SetOperationType(Instruction::OpJump);
    return Operand__Jb(rBinStrm, Address, rInsn);
}

/*
Opcode: ec
- in
operand: ['AL', 'DX']
*/
bool X86Architecture::Opcode1_ec(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_In);
    return Operand__AL_DX(rBinStrm, Address, rInsn);
}

/*
Opcode: ed
- in
operand: ['eAX', 'DX']
*/
bool X86Architecture::Opcode1_ed(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_In);
    return Operand__eAX_DX(rBinStrm, Address, rInsn);
}

/*
Opcode: ee
- out
operand: ['DX', 'AL']
*/
bool X86Architecture::Opcode1_ee(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Out);
    return Operand__DX_AL(rBinStrm, Address, rInsn);
}

/*
Opcode: ef
- out
operand: ['DX', 'eAX']
*/
bool X86Architecture::Opcode1_ef(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Out);
    return Operand__DX_eAX(rBinStrm, Address, rInsn);
}

/*
Opcode: f0
- Lock
constraint: pfx1
*/
bool X86Architecture::Opcode1_f0(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.Prefix() |= X86_Prefix_Lock;
    return Disassemble(rBinStrm, Address + 1 - 1, rInsn);
}

/*
Opcode: f1
- icebp
*/
bool X86Architecture::Opcode1_f1(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Icebp);
    return true;
}

/*
Opcode: f2
- RepNz
constraint: pfx1
*/
bool X86Architecture::Opcode1_f2(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.Prefix() |= X86_Prefix_RepNz;
    return Disassemble(rBinStrm, Address + 1 - 1, rInsn);
}

/*
Opcode: f3
- Rep
constraint: pfx1
*/
bool X86Architecture::Opcode1_f3(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.Prefix() |= X86_Prefix_Rep;
    return Disassemble(rBinStrm, Address + 1 - 1, rInsn);
}

/*
Opcode: f4
- hlt
*/
bool X86Architecture::Opcode1_f4(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Hlt);
    return true;
}

/*
Opcode: f5
- cmc
*/
bool X86Architecture::Opcode1_f5(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Cmc);
    return true;
}

/*
Opcode: f6
- 
reference: GROUP03A
/0
- test
operand: ['Eb', 'Ib']
/1
- test
operand: ['Eb', 'Ib']
/2
- not
operand: ['Eb']
/3
- neg
operand: ['Eb']
/4
- mul
operand: ['Eb']
/5
- imul
operand: ['Eb']
/6
- div
operand: ['Eb']
/7
- idiv
operand: ['Eb']
*/
bool X86Architecture::Opcode1_f6(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 ModRmByte;
    rBinStrm.Read(Address, ModRmByte);

    x86::ModRM ModRm(ModRmByte);
    switch (ModRm.Reg())
    {
    case 0x0:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Test);
      return Operand__Eb_Ib(rBinStrm, Address, rInsn);
    case 0x1:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Test);
      return Operand__Eb_Ib(rBinStrm, Address, rInsn);
    case 0x2:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Not);
      return Operand__Eb(rBinStrm, Address, rInsn);
    case 0x3:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Neg);
      return Operand__Eb(rBinStrm, Address, rInsn);
    case 0x4:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Mul);
      return Operand__Eb(rBinStrm, Address, rInsn);
    case 0x5:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Imul);
      return Operand__Eb(rBinStrm, Address, rInsn);
    case 0x6:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Div);
      return Operand__Eb(rBinStrm, Address, rInsn);
    case 0x7:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Idiv);
      return Operand__Eb(rBinStrm, Address, rInsn);
    default:
      return false;
    }
}

/*
Opcode: f7
- 
reference: GROUP03B
/0
- test
operand: ['Ev', 'Iz']
/1
- test
operand: ['Ev', 'Iz']
/2
- not
operand: ['Ev']
/3
- neg
operand: ['Ev']
/4
- mul
operand: ['Ev']
/5
- imul
operand: ['Ev']
/6
- div
operand: ['Ev']
/7
- idiv
operand: ['Ev']
*/
bool X86Architecture::Opcode1_f7(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 ModRmByte;
    rBinStrm.Read(Address, ModRmByte);

    x86::ModRM ModRm(ModRmByte);
    switch (ModRm.Reg())
    {
    case 0x0:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Test);
      return Operand__Ev_Iz(rBinStrm, Address, rInsn);
    case 0x1:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Test);
      return Operand__Ev_Iz(rBinStrm, Address, rInsn);
    case 0x2:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Not);
      return Operand__Ev(rBinStrm, Address, rInsn);
    case 0x3:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Neg);
      return Operand__Ev(rBinStrm, Address, rInsn);
    case 0x4:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Mul);
      return Operand__Ev(rBinStrm, Address, rInsn);
    case 0x5:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Imul);
      return Operand__Ev(rBinStrm, Address, rInsn);
    case 0x6:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Div);
      return Operand__Ev(rBinStrm, Address, rInsn);
    case 0x7:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Idiv);
      return Operand__Ev(rBinStrm, Address, rInsn);
    default:
      return false;
    }
}

/*
Opcode: f8
- clc
*/
bool X86Architecture::Opcode1_f8(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Clc);
    return true;
}

/*
Opcode: f9
- stc
*/
bool X86Architecture::Opcode1_f9(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Stc);
    return true;
}

/*
Opcode: fa
- cli
*/
bool X86Architecture::Opcode1_fa(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Cli);
    return true;
}

/*
Opcode: fb
- sti
*/
bool X86Architecture::Opcode1_fb(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Sti);
    return true;
}

/*
Opcode: fc
- cld
*/
bool X86Architecture::Opcode1_fc(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Cld);
    return true;
}

/*
Opcode: fd
- std
*/
bool X86Architecture::Opcode1_fd(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Std);
    return true;
}

/*
Opcode: fe
- 
reference: GROUP04
/0
- inc
operand: ['Eb']
/1
- dec
operand: ['Eb']
/2
** INVALID **
/3
** INVALID **
/4
** INVALID **
/5
** INVALID **
/6
** INVALID **
/7
** INVALID **
*/
bool X86Architecture::Opcode1_fe(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 ModRmByte;
    rBinStrm.Read(Address, ModRmByte);

    x86::ModRM ModRm(ModRmByte);
    switch (ModRm.Reg())
    {
    case 0x0:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Inc);
      return Operand__Eb(rBinStrm, Address, rInsn);
    case 0x1:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Dec);
      return Operand__Eb(rBinStrm, Address, rInsn);
    case 0x2:
      return false;
    case 0x3:
      return false;
    case 0x4:
      return false;
    case 0x5:
      return false;
    case 0x6:
      return false;
    case 0x7:
      return false;
    default:
      return false;
    }
}

/*
Opcode: ff
- 
reference: GROUP05
/0
- inc
operand: ['Ev']
/1
- dec
operand: ['Ev']
/2
- call
operand: ['Ev']
constraint: df64
OpType: call
/3
- call
operand: ['Mp']
OpType: call
/4
- jmp
operand: ['Ev']
constraint: df64
OpType: jmp
/5
- jmp
operand: ['Mp']
OpType: jmp
/6
- push
operand: ['Ev']
constraint: d64
/7
** INVALID **
*/
bool X86Architecture::Opcode1_ff(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 ModRmByte;
    rBinStrm.Read(Address, ModRmByte);

    x86::ModRM ModRm(ModRmByte);
    switch (ModRm.Reg())
    {
    case 0x0:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Inc);
      return Operand__Ev(rBinStrm, Address, rInsn);
    case 0x1:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Dec);
      return Operand__Ev(rBinStrm, Address, rInsn);
    case 0x2:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Call);
      rInsn.SetOperationType(Instruction::OpCall);
      return Operand__Ev(rBinStrm, Address, rInsn);
    case 0x3:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Call);
      rInsn.SetOperationType(Instruction::OpCall);
      return Operand__Mp(rBinStrm, Address, rInsn);
    case 0x4:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Jmp);
      rInsn.SetOperationType(Instruction::OpJump);
      return Operand__Ev(rBinStrm, Address, rInsn);
    case 0x5:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Jmp);
      rInsn.SetOperationType(Instruction::OpJump);
      return Operand__Mp(rBinStrm, Address, rInsn);
    case 0x6:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Push);
      return Operand__Ev(rBinStrm, Address, rInsn);
    case 0x7:
      return false;
    default:
      return false;
    }
}

/*
Opcode: 00
- 
reference: GROUP06
/0
  - sldt
  operand: ['Mw']
  - sldt
  operand: ['Rv']
  flag: na16
/1
  - str
  operand: ['Mw']
  - str
  operand: ['Rv']
  flag: na16
/2
  - lldt
  operand: ['Mw']
  - lldt
  operand: ['Rv']
  flag: na16
/3
  - ltr
  operand: ['Mw']
  - ltr
  operand: ['Rv']
  flag: na16
/4
  - verr
  operand: ['Mw']
  - verr
  operand: ['Rv']
  flag: na16
/5
  - verw
  operand: ['Mw']
  - verw
  operand: ['Rv']
  flag: na16
/6
- jmpe
operand: ['Ev']
flag: ia64
/7
** INVALID **
*/
bool X86Architecture::Opcode2_00(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 ModRmByte;
    rBinStrm.Read(Address, ModRmByte);

    x86::ModRM ModRm(ModRmByte);
    switch (ModRm.Reg())
    {
    case 0x0:
      if ((m_Cfg.Get("Bit") == X86_Bit_16 && rInsn.Prefix() & X86_Prefix_AdSize) || (m_Cfg.Get("Bit") != X86_Bit_16 && !(rInsn.Prefix() & X86_Prefix_AdSize)))
      {
        rInsn.Length()++;
        rInsn.SetOpcode(X86_Opcode_Sldt);
        return Operand__Rv(rBinStrm, Address, rInsn);
      }
      else
      {
        rInsn.Length()++;
        rInsn.SetOpcode(X86_Opcode_Sldt);
        return Operand__Mw(rBinStrm, Address, rInsn);
      }
    case 0x1:
      if ((m_Cfg.Get("Bit") == X86_Bit_16 && rInsn.Prefix() & X86_Prefix_AdSize) || (m_Cfg.Get("Bit") != X86_Bit_16 && !(rInsn.Prefix() & X86_Prefix_AdSize)))
      {
        rInsn.Length()++;
        rInsn.SetOpcode(X86_Opcode_Str);
        return Operand__Rv(rBinStrm, Address, rInsn);
      }
      else
      {
        rInsn.Length()++;
        rInsn.SetOpcode(X86_Opcode_Str);
        return Operand__Mw(rBinStrm, Address, rInsn);
      }
    case 0x2:
      if ((m_Cfg.Get("Bit") == X86_Bit_16 && rInsn.Prefix() & X86_Prefix_AdSize) || (m_Cfg.Get("Bit") != X86_Bit_16 && !(rInsn.Prefix() & X86_Prefix_AdSize)))
      {
        rInsn.Length()++;
        rInsn.SetOpcode(X86_Opcode_Lldt);
        return Operand__Rv(rBinStrm, Address, rInsn);
      }
      else
      {
        rInsn.Length()++;
        rInsn.SetOpcode(X86_Opcode_Lldt);
        return Operand__Mw(rBinStrm, Address, rInsn);
      }
    case 0x3:
      if ((m_Cfg.Get("Bit") == X86_Bit_16 && rInsn.Prefix() & X86_Prefix_AdSize) || (m_Cfg.Get("Bit") != X86_Bit_16 && !(rInsn.Prefix() & X86_Prefix_AdSize)))
      {
        rInsn.Length()++;
        rInsn.SetOpcode(X86_Opcode_Ltr);
        return Operand__Rv(rBinStrm, Address, rInsn);
      }
      else
      {
        rInsn.Length()++;
        rInsn.SetOpcode(X86_Opcode_Ltr);
        return Operand__Mw(rBinStrm, Address, rInsn);
      }
    case 0x4:
      if ((m_Cfg.Get("Bit") == X86_Bit_16 && rInsn.Prefix() & X86_Prefix_AdSize) || (m_Cfg.Get("Bit") != X86_Bit_16 && !(rInsn.Prefix() & X86_Prefix_AdSize)))
      {
        rInsn.Length()++;
        rInsn.SetOpcode(X86_Opcode_Verr);
        return Operand__Rv(rBinStrm, Address, rInsn);
      }
      else
      {
        rInsn.Length()++;
        rInsn.SetOpcode(X86_Opcode_Verr);
        return Operand__Mw(rBinStrm, Address, rInsn);
      }
    case 0x5:
      if ((m_Cfg.Get("Bit") == X86_Bit_16 && rInsn.Prefix() & X86_Prefix_AdSize) || (m_Cfg.Get("Bit") != X86_Bit_16 && !(rInsn.Prefix() & X86_Prefix_AdSize)))
      {
        rInsn.Length()++;
        rInsn.SetOpcode(X86_Opcode_Verw);
        return Operand__Rv(rBinStrm, Address, rInsn);
      }
      else
      {
        rInsn.Length()++;
        rInsn.SetOpcode(X86_Opcode_Verw);
        return Operand__Mw(rBinStrm, Address, rInsn);
      }
    case 0x6:
      if (m_ProcType == X86_ProcType_IA64)
      {
        rInsn.Length()++;
        rInsn.SetOpcode(X86_Opcode_Jmpe);
        return Operand__Ev(rBinStrm, Address, rInsn);
      }
      else
        return false;
    case 0x7:
      return false;
    default:
      return false;
    }
}

/*
Opcode: 01
- 
reference: GROUP07
/0
  - sgdt
  operand: ['Mp']
  constraint: f64
  - vmcall
  suffix: 0xc1
  - vmlaunch
  suffix: 0xc2
  - vmresume
  suffix: 0xc3
  - vmxoff
  suffix: 0xc4
/1
  - sidt
  operand: ['Mp']
  constraint: f64
  - monitor
  suffix: 0xc8
  - mwait
  suffix: 0xc9
/2
  - lgdt
  operand: ['Mp']
  constraint: f64
  - xgetbv
  suffix: 0xd0
  - xsetbv
  suffix: 0xd1
/3
  - lidt
  operand: ['Mp']
  constraint: f64
  - vmrun
  suffix: 0xd8
  - vmmcall
  suffix: 0xd9
  - vmload
  suffix: 0xda
  - vmsave
  suffix: 0xdb
  - stgi
  suffix: 0xdc
  - clgi
  suffix: 0xdd
  - skinit
  suffix: 0xde
  - invlpga
  suffix: 0xdf
/4
  - smsw
  operand: ['Mw']
  - smsw
  operand: ['Rv']
  flag: na16
/5
** INVALID **
/6
  - lmsw
  operand: ['Mw']
  - lmsw
  operand: ['Rv']
  flag: na16
/7
  - invlpg
  operand: ['M']
  - swapgs
  suffix: 0xf8
  - rdtscp
  suffix: 0xf9
*/
bool X86Architecture::Opcode2_01(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 ModRmByte;
    rBinStrm.Read(Address, ModRmByte);

    x86::ModRM ModRm(ModRmByte);
    switch (ModRm.Reg())
    {
    case 0x0:
      {
        u8 Suffix;
        rBinStrm.Read(Address + 0, Suffix);

        if (Suffix == 0xc4)
        {
          rInsn.Length()++;
          rInsn.SetOpcode(X86_Opcode_Vmxoff);
          return true;
        }
        else if (Suffix == 0xc3)
        {
          rInsn.Length()++;
          rInsn.SetOpcode(X86_Opcode_Vmresume);
          return true;
        }
        else if (Suffix == 0xc2)
        {
          rInsn.Length()++;
          rInsn.SetOpcode(X86_Opcode_Vmlaunch);
          return true;
        }
        else if (Suffix == 0xc1)
        {
          rInsn.Length()++;
          rInsn.SetOpcode(X86_Opcode_Vmcall);
          return true;
        }
        else
        {
          rInsn.Length()++;
          rInsn.SetOpcode(X86_Opcode_Sgdt);
          return Operand__Mp(rBinStrm, Address, rInsn);
        }
      }
    case 0x1:
      {
        u8 Suffix;
        rBinStrm.Read(Address + 0, Suffix);

        if (Suffix == 0xc9)
        {
          rInsn.Length()++;
          rInsn.SetOpcode(X86_Opcode_Mwait);
          return true;
        }
        else if (Suffix == 0xc8)
        {
          rInsn.Length()++;
          rInsn.SetOpcode(X86_Opcode_Monitor);
          return true;
        }
        else
        {
          rInsn.Length()++;
          rInsn.SetOpcode(X86_Opcode_Sidt);
          return Operand__Mp(rBinStrm, Address, rInsn);
        }
      }
    case 0x2:
      {
        u8 Suffix;
        rBinStrm.Read(Address + 0, Suffix);

        if (Suffix == 0xd1)
        {
          rInsn.Length()++;
          rInsn.SetOpcode(X86_Opcode_Xsetbv);
          return true;
        }
        else if (Suffix == 0xd0)
        {
          rInsn.Length()++;
          rInsn.SetOpcode(X86_Opcode_Xgetbv);
          return true;
        }
        else
        {
          rInsn.Length()++;
          rInsn.SetOpcode(X86_Opcode_Lgdt);
          return Operand__Mp(rBinStrm, Address, rInsn);
        }
      }
    case 0x3:
      {
        u8 Suffix;
        rBinStrm.Read(Address + 0, Suffix);

        if (Suffix == 0xdf)
        {
          rInsn.Length()++;
          rInsn.SetOpcode(X86_Opcode_Invlpga);
          return true;
        }
        else if (Suffix == 0xde)
        {
          rInsn.Length()++;
          rInsn.SetOpcode(X86_Opcode_Skinit);
          return true;
        }
        else if (Suffix == 0xdd)
        {
          rInsn.Length()++;
          rInsn.SetOpcode(X86_Opcode_Clgi);
          return true;
        }
        else if (Suffix == 0xdc)
        {
          rInsn.Length()++;
          rInsn.SetOpcode(X86_Opcode_Stgi);
          return true;
        }
        else if (Suffix == 0xdb)
        {
          rInsn.Length()++;
          rInsn.SetOpcode(X86_Opcode_Vmsave);
          return true;
        }
        else if (Suffix == 0xda)
        {
          rInsn.Length()++;
          rInsn.SetOpcode(X86_Opcode_Vmload);
          return true;
        }
        else if (Suffix == 0xd9)
        {
          rInsn.Length()++;
          rInsn.SetOpcode(X86_Opcode_Vmmcall);
          return true;
        }
        else if (Suffix == 0xd8)
        {
          rInsn.Length()++;
          rInsn.SetOpcode(X86_Opcode_Vmrun);
          return true;
        }
        else
        {
          rInsn.Length()++;
          rInsn.SetOpcode(X86_Opcode_Lidt);
          return Operand__Mp(rBinStrm, Address, rInsn);
        }
      }
    case 0x4:
      if ((m_Cfg.Get("Bit") == X86_Bit_16 && rInsn.Prefix() & X86_Prefix_AdSize) || (m_Cfg.Get("Bit") != X86_Bit_16 && !(rInsn.Prefix() & X86_Prefix_AdSize)))
      {
        rInsn.Length()++;
        rInsn.SetOpcode(X86_Opcode_Smsw);
        return Operand__Rv(rBinStrm, Address, rInsn);
      }
      else
      {
        rInsn.Length()++;
        rInsn.SetOpcode(X86_Opcode_Smsw);
        return Operand__Mw(rBinStrm, Address, rInsn);
      }
    case 0x5:
      return false;
    case 0x6:
      if ((m_Cfg.Get("Bit") == X86_Bit_16 && rInsn.Prefix() & X86_Prefix_AdSize) || (m_Cfg.Get("Bit") != X86_Bit_16 && !(rInsn.Prefix() & X86_Prefix_AdSize)))
      {
        rInsn.Length()++;
        rInsn.SetOpcode(X86_Opcode_Lmsw);
        return Operand__Rv(rBinStrm, Address, rInsn);
      }
      else
      {
        rInsn.Length()++;
        rInsn.SetOpcode(X86_Opcode_Lmsw);
        return Operand__Mw(rBinStrm, Address, rInsn);
      }
    case 0x7:
      {
        u8 Suffix;
        rBinStrm.Read(Address + 0, Suffix);

        if (Suffix == 0xf9)
        {
          rInsn.Length()++;
          rInsn.SetOpcode(X86_Opcode_Rdtscp);
          return true;
        }
        else if (Suffix == 0xf8)
        {
          rInsn.Length()++;
          rInsn.SetOpcode(X86_Opcode_Swapgs);
          return true;
        }
        else
        {
          rInsn.Length()++;
          rInsn.SetOpcode(X86_Opcode_Invlpg);
          return Operand__M(rBinStrm, Address, rInsn);
        }
      }
    default:
      return false;
    }
}

/*
Opcode: 02
- lar
operand: ['Gv', 'Ew']
*/
bool X86Architecture::Opcode2_02(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Lar);
    return Operand__Gv_Ew(rBinStrm, Address, rInsn);
}

/*
Opcode: 03
- lsl
operand: ['Gv', 'Ew']
*/
bool X86Architecture::Opcode2_03(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Lsl);
    return Operand__Gv_Ew(rBinStrm, Address, rInsn);
}

/*
Opcode: 04
- loadall
CPU Model: == X86_Arch_80286
*/
bool X86Architecture::Opcode2_04(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel == X86_Arch_80286)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Loadall);
      return true;
    }
    else
      return false;
}

/*
Opcode: 05
- loadall
CPU Model: == X86_Arch_80286
- syscall
CPU Model: >= X86_Arch_K6_2
*/
bool X86Architecture::Opcode2_05(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_K6_2)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Syscall);
      return true;
    }
    else if (m_CpuModel == X86_Arch_80286)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Loadall);
      return true;
    }
    return false;
}

/*
Opcode: 06
- clts
*/
bool X86Architecture::Opcode2_06(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Clts);
    return true;
}

/*
Opcode: 07
- loadall
CPU Model: == X86_Arch_80386
- sysret
CPU Model: >= X86_Arch_K6_2
*/
bool X86Architecture::Opcode2_07(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_K6_2)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Sysret);
      return true;
    }
    else if (m_CpuModel == X86_Arch_80386)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Loadall);
      return true;
    }
    return false;
}

/*
Opcode: 08
- invd
CPU Model: >= X86_Arch_80486
*/
bool X86Architecture::Opcode2_08(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80486)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Invd);
      return true;
    }
    else
      return false;
}

/*
Opcode: 09
- wbindvd
CPU Model: >= X86_Arch_80486
*/
bool X86Architecture::Opcode2_09(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80486)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Wbindvd);
      return true;
    }
    else
      return false;
}

/*
Opcode: 0a
** INVALID **
*/
bool X86Architecture::Opcode2_0a(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 0b
- ud1
CPU Model: >= X86_Arch_80286
*/
bool X86Architecture::Opcode2_0b(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80286)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Ud1);
      return true;
    }
    else
      return false;
}

/*
Opcode: 0c
** INVALID **
*/
bool X86Architecture::Opcode2_0c(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 0d
** INVALID **
- nop
operand: ['Ev']
CPU Model: >= X86_Arch_Pentium_pro
- 
operand: ['M']
reference: GROUP3DNOW1
flag: amd
*/
bool X86Architecture::Opcode2_0d(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_ProcType == X86_ProcType_AMD)
    {
      u8 ModRmByte;
      rBinStrm.Read(Address, ModRmByte);

      x86::ModRM ModRm(ModRmByte);
      switch (ModRm.Reg())
      {
      case 0x0:
        rInsn.Length()++;
        rInsn.SetOpcode(X86_Opcode_Prefetch);
        return Operand__M(rBinStrm, Address, rInsn);
      case 0x1:
        rInsn.Length()++;
        rInsn.SetOpcode(X86_Opcode_Prefetchw);
        return Operand__M(rBinStrm, Address, rInsn);
      case 0x2:
        rInsn.Length()++;
        rInsn.SetOpcode(X86_Opcode_Prefetch);
        return Operand__M(rBinStrm, Address, rInsn);
      case 0x3:
        rInsn.Length()++;
        rInsn.SetOpcode(X86_Opcode_Prefetch);
        return Operand__M(rBinStrm, Address, rInsn);
      case 0x4:
        rInsn.Length()++;
        rInsn.SetOpcode(X86_Opcode_Prefetch);
        return Operand__M(rBinStrm, Address, rInsn);
      case 0x5:
        rInsn.Length()++;
        rInsn.SetOpcode(X86_Opcode_Prefetch);
        return Operand__M(rBinStrm, Address, rInsn);
      case 0x6:
        rInsn.Length()++;
        rInsn.SetOpcode(X86_Opcode_Prefetch);
        return Operand__M(rBinStrm, Address, rInsn);
      case 0x7:
        rInsn.Length()++;
        rInsn.SetOpcode(X86_Opcode_Prefetch);
        return Operand__M(rBinStrm, Address, rInsn);
      default:
        return false;
      }
    }
    else if (m_CpuModel >= X86_Arch_Pentium_pro)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Nop);
      return Operand__Ev(rBinStrm, Address, rInsn);
    }
    else
    {
      return false;
    }
}

/*
Opcode: 0e
** INVALID **
- femms
flag: amd
*/
bool X86Architecture::Opcode2_0e(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_ProcType == X86_ProcType_AMD)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Femms);
      return true;
    }
    else
    {
      return false;
    }
}

/*
Opcode: 0f
** INVALID **
- 
reference: TABLE3DNOW1
CPU Model: >= X86_Arch_K6_2
*/
bool X86Architecture::Opcode2_0f(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_K6_2)
    {
      u8 Opcode;
      rBinStrm.Read(Address, Opcode);

      rInsn.Length()++;
      if (Opcode + 1 > sizeof(m_Table3dnow1))
        return false;
      return (this->*m_Table3dnow1[Opcode])(rBinStrm, Address + 1, rInsn);
    }
    else
    {
      return false;
    }
}

/*
Opcode: 10
- umov
operand: ['Eb', 'Gb']
CPU Model: == X86_Arch_80386
- vmovups
operand: ['Vx', 'Wx']
CPU Model: >= X86_Arch_Sse
- vmovupd
operand: ['Vx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Sse2
- vmovss
operand: ['Vo', 'Mod']
prefix: 0xf3
CPU Model: >= X86_Arch_Sse
- vmovsd
operand: ['Vo', 'Moq']
prefix: 0xf2
CPU Model: >= X86_Arch_Sse2
*/
bool X86Architecture::Opcode2_10(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0xf2)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vmovsd);
      return Operand__Vo_Moq(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse && Prefix == 0xf3)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vmovss);
      return Operand__Vo_Mod(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vmovupd);
      return Operand__Vx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vmovups);
      return Operand__Vx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel == X86_Arch_80386)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Umov);
      return Operand__Eb_Gb(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 11
- umov
operand: ['Ev', 'Gv']
CPU Model: == X86_Arch_80386
- vmovups
operand: ['Wx', 'Vx']
CPU Model: >= X86_Arch_Sse
- vmovupd
operand: ['Wx', 'Vx']
prefix: 0x66
CPU Model: >= X86_Arch_Sse2
- vmovss
operand: ['Mo', 'Vod']
prefix: 0xf3
CPU Model: >= X86_Arch_Sse
- vmovsd
operand: ['Mo', 'Voq']
prefix: 0xf2
CPU Model: >= X86_Arch_Sse2
*/
bool X86Architecture::Opcode2_11(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0xf2)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vmovsd);
      return Operand__Mo_Voq(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse && Prefix == 0xf3)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vmovss);
      return Operand__Mo_Vod(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vmovupd);
      return Operand__Wx_Vx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vmovups);
      return Operand__Wx_Vx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel == X86_Arch_80386)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Umov);
      return Operand__Ev_Gv(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 12
- umov
operand: ['Gb', 'Ev']
CPU Model: == X86_Arch_80386
- vmovlps
operand: ['Vo', 'Ho', 'Moq']
CPU Model: >= X86_Arch_Sse
- vmovlpd
operand: ['Vo', 'Ho', 'Moq']
prefix: 0x66
CPU Model: >= X86_Arch_Sse2
- vmovsldup
operand: ['Vx', 'Wx']
prefix: 0xf3
CPU Model: >= X86_Arch_Sse3
- vmovddup
operand: ['Vo', 'Woq']
prefix: 0xf2
CPU Model: >= X86_Arch_Sse3
*/
bool X86Architecture::Opcode2_12(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse3 && Prefix == 0xf2)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vmovddup);
      return Operand__Vo_Woq(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse3 && Prefix == 0xf3)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vmovsldup);
      return Operand__Vx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vmovlpd);
      return Operand__Vo_Ho_Moq(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vmovlps);
      return Operand__Vo_Ho_Moq(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel == X86_Arch_80386)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Umov);
      return Operand__Gb_Ev(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 13
- umov
operand: ['Gv', 'Ev']
CPU Model: == X86_Arch_80386
- vmovlps
operand: ['Moq', 'Vo']
CPU Model: >= X86_Arch_Sse
- vmovlpd
operand: ['Moq', 'Vo']
CPU Model: >= X86_Arch_Sse2
*/
bool X86Architecture::Opcode2_13(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_Sse2)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vmovlpd);
      return Operand__Moq_Vo(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vmovlps);
      return Operand__Moq_Vo(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel == X86_Arch_80386)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Umov);
      return Operand__Gv_Ev(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 14
** INVALID **
- vunpcklps
operand: ['Vx', 'Hx', 'Wx']
CPU Model: >= X86_Arch_Sse
- vunpcklpd
operand: ['Vx', 'Hx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Sse2
*/
bool X86Architecture::Opcode2_14(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vunpcklpd);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vunpcklps);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else
    {
      return false;
    }
}

/*
Opcode: 15
** INVALID **
- vunpckhps
operand: ['Vx', 'Hx', 'Wx']
CPU Model: >= X86_Arch_Sse
- vunpckhpd
operand: ['Vx', 'Hx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Sse2
*/
bool X86Architecture::Opcode2_15(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vunpckhpd);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vunpckhps);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else
    {
      return false;
    }
}

/*
Opcode: 16
** INVALID **
- vmovhps
operand: ['Vo', 'Ho', 'Moq']
CPU Model: >= X86_Arch_Sse
- vmovhpd
operand: ['Vo', 'Ho', 'Moq']
prefix: 0x66
CPU Model: >= X86_Arch_Sse2
- vmovshdup
operand: ['Vx', 'Wx']
prefix: 0xf3
CPU Model: >= X86_Arch_Sse3
*/
bool X86Architecture::Opcode2_16(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse3 && Prefix == 0xf3)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vmovshdup);
      return Operand__Vx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vmovhpd);
      return Operand__Vo_Ho_Moq(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vmovhps);
      return Operand__Vo_Ho_Moq(rBinStrm, Address, rInsn);
    }
    else
    {
      return false;
    }
}

/*
Opcode: 17
** INVALID **
- vmovhps
operand: ['Moq', 'Vo']
CPU Model: >= X86_Arch_Sse
- vmovhpd
operand: ['Moq', 'Vo']
prefix: 0x66
CPU Model: >= X86_Arch_Sse2
*/
bool X86Architecture::Opcode2_17(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vmovhpd);
      return Operand__Moq_Vo(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vmovhps);
      return Operand__Moq_Vo(rBinStrm, Address, rInsn);
    }
    else
    {
      return false;
    }
}

/*
Opcode: 18
- 
reference: GROUP16
/0
- hint_nop
operand: ['Ev']
/1
- hint_nop
operand: ['Ev']
/2
- hint_nop
operand: ['Ev']
/3
- hint_nop
operand: ['Ev']
/4
- hint_nop
operand: ['Ev']
/5
- hint_nop
operand: ['Ev']
/6
- hint_nop
operand: ['Ev']
/7
- hint_nop
operand: ['Ev']
*/
bool X86Architecture::Opcode2_18(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 ModRmByte;
    rBinStrm.Read(Address, ModRmByte);

    x86::ModRM ModRm(ModRmByte);
    switch (ModRm.Reg())
    {
    case 0x0:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      return Operand__Ev(rBinStrm, Address, rInsn);
    case 0x1:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      return Operand__Ev(rBinStrm, Address, rInsn);
    case 0x2:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      return Operand__Ev(rBinStrm, Address, rInsn);
    case 0x3:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      return Operand__Ev(rBinStrm, Address, rInsn);
    case 0x4:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      return Operand__Ev(rBinStrm, Address, rInsn);
    case 0x5:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      return Operand__Ev(rBinStrm, Address, rInsn);
    case 0x6:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      return Operand__Ev(rBinStrm, Address, rInsn);
    case 0x7:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      return Operand__Ev(rBinStrm, Address, rInsn);
    default:
      return false;
    }
}

/*
Opcode: 19
- 
reference: GROUP16
/0
- hint_nop
operand: ['Ev']
/1
- hint_nop
operand: ['Ev']
/2
- hint_nop
operand: ['Ev']
/3
- hint_nop
operand: ['Ev']
/4
- hint_nop
operand: ['Ev']
/5
- hint_nop
operand: ['Ev']
/6
- hint_nop
operand: ['Ev']
/7
- hint_nop
operand: ['Ev']
*/
bool X86Architecture::Opcode2_19(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 ModRmByte;
    rBinStrm.Read(Address, ModRmByte);

    x86::ModRM ModRm(ModRmByte);
    switch (ModRm.Reg())
    {
    case 0x0:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      return Operand__Ev(rBinStrm, Address, rInsn);
    case 0x1:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      return Operand__Ev(rBinStrm, Address, rInsn);
    case 0x2:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      return Operand__Ev(rBinStrm, Address, rInsn);
    case 0x3:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      return Operand__Ev(rBinStrm, Address, rInsn);
    case 0x4:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      return Operand__Ev(rBinStrm, Address, rInsn);
    case 0x5:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      return Operand__Ev(rBinStrm, Address, rInsn);
    case 0x6:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      return Operand__Ev(rBinStrm, Address, rInsn);
    case 0x7:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      return Operand__Ev(rBinStrm, Address, rInsn);
    default:
      return false;
    }
}

/*
Opcode: 1a
- 
reference: GROUP16
/0
- hint_nop
operand: ['Ev']
/1
- hint_nop
operand: ['Ev']
/2
- hint_nop
operand: ['Ev']
/3
- hint_nop
operand: ['Ev']
/4
- hint_nop
operand: ['Ev']
/5
- hint_nop
operand: ['Ev']
/6
- hint_nop
operand: ['Ev']
/7
- hint_nop
operand: ['Ev']
*/
bool X86Architecture::Opcode2_1a(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 ModRmByte;
    rBinStrm.Read(Address, ModRmByte);

    x86::ModRM ModRm(ModRmByte);
    switch (ModRm.Reg())
    {
    case 0x0:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      return Operand__Ev(rBinStrm, Address, rInsn);
    case 0x1:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      return Operand__Ev(rBinStrm, Address, rInsn);
    case 0x2:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      return Operand__Ev(rBinStrm, Address, rInsn);
    case 0x3:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      return Operand__Ev(rBinStrm, Address, rInsn);
    case 0x4:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      return Operand__Ev(rBinStrm, Address, rInsn);
    case 0x5:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      return Operand__Ev(rBinStrm, Address, rInsn);
    case 0x6:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      return Operand__Ev(rBinStrm, Address, rInsn);
    case 0x7:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      return Operand__Ev(rBinStrm, Address, rInsn);
    default:
      return false;
    }
}

/*
Opcode: 1b
- 
reference: GROUP16
/0
- hint_nop
operand: ['Ev']
/1
- hint_nop
operand: ['Ev']
/2
- hint_nop
operand: ['Ev']
/3
- hint_nop
operand: ['Ev']
/4
- hint_nop
operand: ['Ev']
/5
- hint_nop
operand: ['Ev']
/6
- hint_nop
operand: ['Ev']
/7
- hint_nop
operand: ['Ev']
*/
bool X86Architecture::Opcode2_1b(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 ModRmByte;
    rBinStrm.Read(Address, ModRmByte);

    x86::ModRM ModRm(ModRmByte);
    switch (ModRm.Reg())
    {
    case 0x0:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      return Operand__Ev(rBinStrm, Address, rInsn);
    case 0x1:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      return Operand__Ev(rBinStrm, Address, rInsn);
    case 0x2:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      return Operand__Ev(rBinStrm, Address, rInsn);
    case 0x3:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      return Operand__Ev(rBinStrm, Address, rInsn);
    case 0x4:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      return Operand__Ev(rBinStrm, Address, rInsn);
    case 0x5:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      return Operand__Ev(rBinStrm, Address, rInsn);
    case 0x6:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      return Operand__Ev(rBinStrm, Address, rInsn);
    case 0x7:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      return Operand__Ev(rBinStrm, Address, rInsn);
    default:
      return false;
    }
}

/*
Opcode: 1c
- 
reference: GROUP16
/0
- hint_nop
operand: ['Ev']
/1
- hint_nop
operand: ['Ev']
/2
- hint_nop
operand: ['Ev']
/3
- hint_nop
operand: ['Ev']
/4
- hint_nop
operand: ['Ev']
/5
- hint_nop
operand: ['Ev']
/6
- hint_nop
operand: ['Ev']
/7
- hint_nop
operand: ['Ev']
*/
bool X86Architecture::Opcode2_1c(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 ModRmByte;
    rBinStrm.Read(Address, ModRmByte);

    x86::ModRM ModRm(ModRmByte);
    switch (ModRm.Reg())
    {
    case 0x0:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      return Operand__Ev(rBinStrm, Address, rInsn);
    case 0x1:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      return Operand__Ev(rBinStrm, Address, rInsn);
    case 0x2:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      return Operand__Ev(rBinStrm, Address, rInsn);
    case 0x3:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      return Operand__Ev(rBinStrm, Address, rInsn);
    case 0x4:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      return Operand__Ev(rBinStrm, Address, rInsn);
    case 0x5:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      return Operand__Ev(rBinStrm, Address, rInsn);
    case 0x6:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      return Operand__Ev(rBinStrm, Address, rInsn);
    case 0x7:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      return Operand__Ev(rBinStrm, Address, rInsn);
    default:
      return false;
    }
}

/*
Opcode: 1d
- 
reference: GROUP16
/0
- hint_nop
operand: ['Ev']
/1
- hint_nop
operand: ['Ev']
/2
- hint_nop
operand: ['Ev']
/3
- hint_nop
operand: ['Ev']
/4
- hint_nop
operand: ['Ev']
/5
- hint_nop
operand: ['Ev']
/6
- hint_nop
operand: ['Ev']
/7
- hint_nop
operand: ['Ev']
*/
bool X86Architecture::Opcode2_1d(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 ModRmByte;
    rBinStrm.Read(Address, ModRmByte);

    x86::ModRM ModRm(ModRmByte);
    switch (ModRm.Reg())
    {
    case 0x0:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      return Operand__Ev(rBinStrm, Address, rInsn);
    case 0x1:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      return Operand__Ev(rBinStrm, Address, rInsn);
    case 0x2:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      return Operand__Ev(rBinStrm, Address, rInsn);
    case 0x3:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      return Operand__Ev(rBinStrm, Address, rInsn);
    case 0x4:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      return Operand__Ev(rBinStrm, Address, rInsn);
    case 0x5:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      return Operand__Ev(rBinStrm, Address, rInsn);
    case 0x6:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      return Operand__Ev(rBinStrm, Address, rInsn);
    case 0x7:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      return Operand__Ev(rBinStrm, Address, rInsn);
    default:
      return false;
    }
}

/*
Opcode: 1e
- 
reference: GROUP16
/0
- hint_nop
operand: ['Ev']
/1
- hint_nop
operand: ['Ev']
/2
- hint_nop
operand: ['Ev']
/3
- hint_nop
operand: ['Ev']
/4
- hint_nop
operand: ['Ev']
/5
- hint_nop
operand: ['Ev']
/6
- hint_nop
operand: ['Ev']
/7
- hint_nop
operand: ['Ev']
*/
bool X86Architecture::Opcode2_1e(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 ModRmByte;
    rBinStrm.Read(Address, ModRmByte);

    x86::ModRM ModRm(ModRmByte);
    switch (ModRm.Reg())
    {
    case 0x0:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      return Operand__Ev(rBinStrm, Address, rInsn);
    case 0x1:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      return Operand__Ev(rBinStrm, Address, rInsn);
    case 0x2:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      return Operand__Ev(rBinStrm, Address, rInsn);
    case 0x3:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      return Operand__Ev(rBinStrm, Address, rInsn);
    case 0x4:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      return Operand__Ev(rBinStrm, Address, rInsn);
    case 0x5:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      return Operand__Ev(rBinStrm, Address, rInsn);
    case 0x6:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      return Operand__Ev(rBinStrm, Address, rInsn);
    case 0x7:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      return Operand__Ev(rBinStrm, Address, rInsn);
    default:
      return false;
    }
}

/*
Opcode: 1f
- 
reference: GROUP16
/0
- hint_nop
operand: ['Ev']
/1
- hint_nop
operand: ['Ev']
/2
- hint_nop
operand: ['Ev']
/3
- hint_nop
operand: ['Ev']
/4
- hint_nop
operand: ['Ev']
/5
- hint_nop
operand: ['Ev']
/6
- hint_nop
operand: ['Ev']
/7
- hint_nop
operand: ['Ev']
*/
bool X86Architecture::Opcode2_1f(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 ModRmByte;
    rBinStrm.Read(Address, ModRmByte);

    x86::ModRM ModRm(ModRmByte);
    switch (ModRm.Reg())
    {
    case 0x0:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      return Operand__Ev(rBinStrm, Address, rInsn);
    case 0x1:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      return Operand__Ev(rBinStrm, Address, rInsn);
    case 0x2:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      return Operand__Ev(rBinStrm, Address, rInsn);
    case 0x3:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      return Operand__Ev(rBinStrm, Address, rInsn);
    case 0x4:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      return Operand__Ev(rBinStrm, Address, rInsn);
    case 0x5:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      return Operand__Ev(rBinStrm, Address, rInsn);
    case 0x6:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      return Operand__Ev(rBinStrm, Address, rInsn);
    case 0x7:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      return Operand__Ev(rBinStrm, Address, rInsn);
    default:
      return false;
    }
}

/*
Opcode: 20
** INVALID **
- mov
operand: ['Ry', 'Cy']
constraint: f64
CPU Model: >= X86_Arch_80386
*/
bool X86Architecture::Opcode2_20(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80386)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Mov);
      return Operand__Ry_Cy(rBinStrm, Address, rInsn);
    }
    else
    {
      return false;
    }
}

/*
Opcode: 21
** INVALID **
- mov
operand: ['Ry', 'Dy']
constraint: f64
CPU Model: >= X86_Arch_80386
*/
bool X86Architecture::Opcode2_21(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80386)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Mov);
      return Operand__Ry_Dy(rBinStrm, Address, rInsn);
    }
    else
    {
      return false;
    }
}

/*
Opcode: 22
** INVALID **
- mov
operand: ['Dy', 'Ry']
constraint: f64
CPU Model: >= X86_Arch_80386
*/
bool X86Architecture::Opcode2_22(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80386)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Mov);
      return Operand__Dy_Ry(rBinStrm, Address, rInsn);
    }
    else
    {
      return false;
    }
}

/*
Opcode: 23
** INVALID **
- mov
operand: ['Dy', 'Ry']
constraint: f64
CPU Model: >= X86_Arch_80386
*/
bool X86Architecture::Opcode2_23(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80386)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Mov);
      return Operand__Dy_Ry(rBinStrm, Address, rInsn);
    }
    else
    {
      return false;
    }
}

/*
Opcode: 24
** INVALID **
- mov
operand: ['Ry', 'Ty']
CPU Model: == X86_Arch_80386
- 
reference: TABLE_SSE5A
flag: amd
*/
bool X86Architecture::Opcode2_24(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_ProcType == X86_ProcType_AMD)
    {
      u8 Opcode;
      rBinStrm.Read(Address, Opcode);

      rInsn.Length()++;
      if (Opcode + 1 > sizeof(m_Table_sse5a))
        return false;
      return (this->*m_Table_sse5a[Opcode])(rBinStrm, Address + 1, rInsn);
    }
    else if (m_CpuModel == X86_Arch_80386)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Mov);
      return Operand__Ry_Ty(rBinStrm, Address, rInsn);
    }
    else
    {
      return false;
    }
}

/*
Opcode: 25
** INVALID **
- 
reference: TABLE_SSE5A
flag: amd
*/
bool X86Architecture::Opcode2_25(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_ProcType == X86_ProcType_AMD)
    {
      u8 Opcode;
      rBinStrm.Read(Address, Opcode);

      rInsn.Length()++;
      if (Opcode + 1 > sizeof(m_Table_sse5a))
        return false;
      return (this->*m_Table_sse5a[Opcode])(rBinStrm, Address + 1, rInsn);
    }
    else
    {
      return false;
    }
}

/*
Opcode: 26
** INVALID **
- mov
operand: ['Ty', 'Ry']
constraint: f64
CPU Model: == X86_Arch_80386
*/
bool X86Architecture::Opcode2_26(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel == X86_Arch_80386)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Mov);
      return Operand__Ty_Ry(rBinStrm, Address, rInsn);
    }
    else
    {
      return false;
    }
}

/*
Opcode: 27
** INVALID **
*/
bool X86Architecture::Opcode2_27(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 28
- vmovaps
operand: ['Vx', 'Wx']
CPU Model: >= X86_Arch_Sse
- vmovapd
operand: ['Vx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Sse2
*/
bool X86Architecture::Opcode2_28(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vmovapd);
      return Operand__Vx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vmovaps);
      return Operand__Vx_Wx(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 29
- vmovaps
operand: ['Wx', 'Vx']
CPU Model: >= X86_Arch_Sse
- vmovapd
operand: ['Wx', 'Vx']
prefix: 0x66
CPU Model: >= X86_Arch_Sse2
*/
bool X86Architecture::Opcode2_29(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vmovapd);
      return Operand__Wx_Vx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vmovaps);
      return Operand__Wx_Vx(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 2a
- cvtpi2ps
operand: ['Vo', 'Mq']
CPU Model: >= X86_Arch_Sse
- cvtpi2ps
operand: ['Vo', 'Nq']
CPU Model: >= X86_Arch_Sse
- cvtpi2pd
operand: ['Vo', 'Mq']
prefix: 0x66
CPU Model: >= X86_Arch_Sse
- cvtpi2pd
operand: ['Vo', 'Nq']
prefix: 0x66
CPU Model: >= X86_Arch_Sse
- vcvtsi2ss
operand: ['Vo', 'Ho', 'Ey']
prefix: 0xf3
CPU Model: >= X86_Arch_Sse
- vcvtsi2sd
operand: ['Vo', 'Ho', 'Ey']
prefix: 0xf2
CPU Model: >= X86_Arch_Sse2
*/
bool X86Architecture::Opcode2_2a(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0xf2)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vcvtsi2sd);
      return Operand__Vo_Ho_Ey(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse && Prefix == 0xf3)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vcvtsi2ss);
      return Operand__Vo_Ho_Ey(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Cvtpi2pd);
      return Operand__Vo_Nq(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Cvtpi2pd);
      return Operand__Vo_Mq(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Cvtpi2ps);
      return Operand__Vo_Nq(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Cvtpi2ps);
      return Operand__Vo_Mq(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 2b
- vmovntps
operand: ['Mx', 'Vx']
CPU Model: >= X86_Arch_Sse
- vmovntpd
operand: ['Mx', 'Vx']
prefix: 0x66
CPU Model: >= X86_Arch_Sse2
- movntss
operand: ['Md', 'Vo']
prefix: 0xf3
CPU Model: >= X86_Arch_Sse4a
- movntsd
operand: ['Mq', 'Vo']
prefix: 0xf2
CPU Model: >= X86_Arch_Sse4a
*/
bool X86Architecture::Opcode2_2b(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse4a && Prefix == 0xf2)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Movntsd);
      return Operand__Mq_Vo(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse4a && Prefix == 0xf3)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Movntss);
      return Operand__Md_Vo(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vmovntpd);
      return Operand__Mx_Vx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vmovntps);
      return Operand__Mx_Vx(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 2c
- cvttps2pi
operand: ['Pq', 'Woq']
CPU Model: >= X86_Arch_Sse
- cvttpd2pi
operand: ['Pq', 'Wo']
prefix: 0x66
CPU Model: >= X86_Arch_Sse2_mmx
- vcvttss2si
operand: ['Gy', 'Wod']
prefix: 0xf3
CPU Model: >= X86_Arch_Sse
- vcvttsd2si
operand: ['Gy', 'Woq']
prefix: 0xf2
CPU Model: >= X86_Arch_Sse2
*/
bool X86Architecture::Opcode2_2c(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0xf2)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vcvttsd2si);
      return Operand__Gy_Woq(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse && Prefix == 0xf3)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vcvttss2si);
      return Operand__Gy_Wod(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse2_mmx && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Cvttpd2pi);
      return Operand__Pq_Wo(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Cvttps2pi);
      return Operand__Pq_Woq(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 2d
- cvtps2pi
operand: ['Pq', 'Woq']
CPU Model: >= X86_Arch_Sse
- cvtpd2pi
operand: ['Pq', 'Wo']
prefix: 0x66
CPU Model: >= X86_Arch_Sse2_mmx
- vcvtss2si
operand: ['Gy', 'Wod']
prefix: 0xf3
CPU Model: >= X86_Arch_Sse
- vcvtsd2si
operand: ['Gy', 'Woq']
prefix: 0xf2
CPU Model: >= X86_Arch_Sse2
*/
bool X86Architecture::Opcode2_2d(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0xf2)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vcvtsd2si);
      return Operand__Gy_Woq(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse && Prefix == 0xf3)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vcvtss2si);
      return Operand__Gy_Wod(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse2_mmx && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Cvtpd2pi);
      return Operand__Pq_Wo(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Cvtps2pi);
      return Operand__Pq_Woq(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 2e
- vucomiss
operand: ['Vo', 'Wod']
CPU Model: >= X86_Arch_Sse
- vucomisd
operand: ['Vo', 'Woq']
prefix: 0x66
CPU Model: >= X86_Arch_Sse2
*/
bool X86Architecture::Opcode2_2e(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vucomisd);
      return Operand__Vo_Woq(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vucomiss);
      return Operand__Vo_Wod(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 2f
- vcomiss
operand: ['Vo', 'Wod']
CPU Model: >= X86_Arch_Sse
- vcomisd
operand: ['Vo', 'Woq']
prefix: 0x66
CPU Model: >= X86_Arch_Sse2
*/
bool X86Architecture::Opcode2_2f(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vcomisd);
      return Operand__Vo_Woq(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vcomiss);
      return Operand__Vo_Wod(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 30
- wrmsr
*/
bool X86Architecture::Opcode2_30(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Wrmsr);
    return true;
}

/*
Opcode: 31
- rdtsc
*/
bool X86Architecture::Opcode2_31(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Rdtsc);
    return true;
}

/*
Opcode: 32
- rdmsr
*/
bool X86Architecture::Opcode2_32(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Rdmsr);
    return true;
}

/*
Opcode: 33
- rdpmc
*/
bool X86Architecture::Opcode2_33(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Rdpmc);
    return true;
}

/*
Opcode: 34
- sysenter
flag: intel
*/
bool X86Architecture::Opcode2_34(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_ProcType == X86_ProcType_INTEL)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Sysenter);
      return true;
    }
    else
      return false;
}

/*
Opcode: 35
- sysexit
flag: intel
*/
bool X86Architecture::Opcode2_35(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_ProcType == X86_ProcType_INTEL)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Sysexit);
      return true;
    }
    else
      return false;
}

/*
Opcode: 36
** INVALID **
- rdshr
operand: ['Ed']
flag: cyrix
*/
bool X86Architecture::Opcode2_36(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_ProcType == X86_ProcType_CYRIX)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Rdshr);
      return Operand__Ed(rBinStrm, Address, rInsn);
    }
    else
    {
      return false;
    }
}

/*
Opcode: 37
- getsec
- wrshr
operand: ['Ed']
flag: cyrix
*/
bool X86Architecture::Opcode2_37(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_ProcType == X86_ProcType_CYRIX)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Wrshr);
      return Operand__Ed(rBinStrm, Address, rInsn);
    }
    else
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Getsec);
      return true;
    }
}

/*
Opcode: 38
- 
reference: TABLE3_38
- smint
flag: cyrix
CPU Model: >= X86_Arch_80486
- smint
flag: cyrix
CPU Model: >= X86_Arch_Geode_lx
*/
bool X86Architecture::Opcode2_38(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_Geode_lx && m_ProcType == X86_ProcType_CYRIX)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Smint);
      return true;
    }
    else if (m_CpuModel >= X86_Arch_80486 && m_ProcType == X86_ProcType_CYRIX)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Smint);
      return true;
    }
    else
    {
      u8 Opcode;
      rBinStrm.Read(Address, Opcode);

      rInsn.Length()++;
      if (Opcode + 1 > sizeof(m_Table3_38))
        return false;
      return (this->*m_Table3_38[Opcode])(rBinStrm, Address + 1, rInsn);
    }
}

/*
Opcode: 39
- dmint
flag: cyrix
CPU Model: >= X86_Arch_Geode_lx
*/
bool X86Architecture::Opcode2_39(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_Geode_lx && m_ProcType == X86_ProcType_CYRIX)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Dmint);
      return true;
    }
    else
      return false;
}

/*
Opcode: 3a
- 
reference: TABLE3_3A
- bb0_reset
flag: cyrix
CPU Model: >= X86_Arch_Cyrix_gx1
- rdm
flag: cyrix
CPU Model: >= X86_Arch_Geode_lx
*/
bool X86Architecture::Opcode2_3a(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_Geode_lx && m_ProcType == X86_ProcType_CYRIX)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Rdm);
      return true;
    }
    else if (m_CpuModel >= X86_Arch_Cyrix_gx1 && m_ProcType == X86_ProcType_CYRIX)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Bb0_reset);
      return true;
    }
    else
    {
      u8 Opcode;
      rBinStrm.Read(Address, Opcode);

      rInsn.Length()++;
      if (Opcode + 1 > sizeof(m_Table3_3a))
        return false;
      return (this->*m_Table3_3a[Opcode])(rBinStrm, Address + 1, rInsn);
    }
}

/*
Opcode: 3b
- bb1_reset
flag: cyrix
CPU Model: >= X86_Arch_Cyrix_gx1
*/
bool X86Architecture::Opcode2_3b(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_Cyrix_gx1 && m_ProcType == X86_ProcType_CYRIX)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Bb1_reset);
      return true;
    }
    else
      return false;
}

/*
Opcode: 3c
- cpu_write
flag: cyrix
CPU Model: >= X86_Arch_Cyrix_gx1
*/
bool X86Architecture::Opcode2_3c(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_Cyrix_gx1 && m_ProcType == X86_ProcType_CYRIX)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Cpu_write);
      return true;
    }
    else
      return false;
}

/*
Opcode: 3d
- cpu_read
flag: cyrix
CPU Model: >= X86_Arch_Cyrix_gx1
*/
bool X86Architecture::Opcode2_3d(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_Cyrix_gx1 && m_ProcType == X86_ProcType_CYRIX)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Cpu_read);
      return true;
    }
    else
      return false;
}

/*
Opcode: 3e
** INVALID **
*/
bool X86Architecture::Opcode2_3e(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 3f
- altinst
flag: cyrix
CPU Model: >= X86_Arch_Centaur_ais
*/
bool X86Architecture::Opcode2_3f(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_Centaur_ais && m_ProcType == X86_ProcType_CYRIX)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Altinst);
      return true;
    }
    else
      return false;
}

/*
Opcode: 40
- cmovo
operand: ['Gv', 'Ev']
cond: o
*/
bool X86Architecture::Opcode2_40(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Cmovo);
    rInsn.SetCondition(X86_Cond_O);
    return Operand__Gv_Ev(rBinStrm, Address, rInsn);
}

/*
Opcode: 41
- cmovno
operand: ['Gv', 'Ev']
cond: no
*/
bool X86Architecture::Opcode2_41(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Cmovno);
    rInsn.SetCondition(X86_Cond_No);
    return Operand__Gv_Ev(rBinStrm, Address, rInsn);
}

/*
Opcode: 42
- cmovb
operand: ['Gv', 'Ev']
cond: b
*/
bool X86Architecture::Opcode2_42(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Cmovb);
    rInsn.SetCondition(X86_Cond_B);
    return Operand__Gv_Ev(rBinStrm, Address, rInsn);
}

/*
Opcode: 43
- cmovnb
operand: ['Gv', 'Ev']
cond: nb
*/
bool X86Architecture::Opcode2_43(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Cmovnb);
    rInsn.SetCondition(X86_Cond_Nb);
    return Operand__Gv_Ev(rBinStrm, Address, rInsn);
}

/*
Opcode: 44
- cmovz
operand: ['Gv', 'Ev']
cond: z
*/
bool X86Architecture::Opcode2_44(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Cmovz);
    rInsn.SetCondition(X86_Cond_Z);
    return Operand__Gv_Ev(rBinStrm, Address, rInsn);
}

/*
Opcode: 45
- cmovnz
operand: ['Gv', 'Ev']
cond: nz
*/
bool X86Architecture::Opcode2_45(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Cmovnz);
    rInsn.SetCondition(X86_Cond_Nz);
    return Operand__Gv_Ev(rBinStrm, Address, rInsn);
}

/*
Opcode: 46
- cmovbe
operand: ['Gv', 'Ev']
cond: be
*/
bool X86Architecture::Opcode2_46(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Cmovbe);
    rInsn.SetCondition(X86_Cond_Be);
    return Operand__Gv_Ev(rBinStrm, Address, rInsn);
}

/*
Opcode: 47
- cmovnbe
operand: ['Gv', 'Ev']
cond: nbe
*/
bool X86Architecture::Opcode2_47(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Cmovnbe);
    rInsn.SetCondition(X86_Cond_Nbe);
    return Operand__Gv_Ev(rBinStrm, Address, rInsn);
}

/*
Opcode: 48
- cmovs
operand: ['Gv', 'Ev']
cond: s
*/
bool X86Architecture::Opcode2_48(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Cmovs);
    rInsn.SetCondition(X86_Cond_S);
    return Operand__Gv_Ev(rBinStrm, Address, rInsn);
}

/*
Opcode: 49
- cmovns
operand: ['Gv', 'Ev']
cond: ns
*/
bool X86Architecture::Opcode2_49(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Cmovns);
    rInsn.SetCondition(X86_Cond_Ns);
    return Operand__Gv_Ev(rBinStrm, Address, rInsn);
}

/*
Opcode: 4a
- cmovp
operand: ['Gv', 'Ev']
cond: p
*/
bool X86Architecture::Opcode2_4a(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Cmovp);
    rInsn.SetCondition(X86_Cond_P);
    return Operand__Gv_Ev(rBinStrm, Address, rInsn);
}

/*
Opcode: 4b
- cmovnp
operand: ['Gv', 'Ev']
cond: np
*/
bool X86Architecture::Opcode2_4b(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Cmovnp);
    rInsn.SetCondition(X86_Cond_Np);
    return Operand__Gv_Ev(rBinStrm, Address, rInsn);
}

/*
Opcode: 4c
- cmovl
operand: ['Gv', 'Ev']
cond: l
*/
bool X86Architecture::Opcode2_4c(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Cmovl);
    rInsn.SetCondition(X86_Cond_L);
    return Operand__Gv_Ev(rBinStrm, Address, rInsn);
}

/*
Opcode: 4d
- cmovnl
operand: ['Gv', 'Ev']
cond: nl
*/
bool X86Architecture::Opcode2_4d(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Cmovnl);
    rInsn.SetCondition(X86_Cond_Nl);
    return Operand__Gv_Ev(rBinStrm, Address, rInsn);
}

/*
Opcode: 4e
- cmovle
operand: ['Gv', 'Ev']
cond: le
*/
bool X86Architecture::Opcode2_4e(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Cmovle);
    rInsn.SetCondition(X86_Cond_Le);
    return Operand__Gv_Ev(rBinStrm, Address, rInsn);
}

/*
Opcode: 4f
- cmovnle
operand: ['Gv', 'Ev']
cond: nle
*/
bool X86Architecture::Opcode2_4f(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Cmovnle);
    rInsn.SetCondition(X86_Cond_Nle);
    return Operand__Gv_Ev(rBinStrm, Address, rInsn);
}

/*
Opcode: 50
- vmovmskps
operand: ['Gy', 'Ux']
CPU Model: >= X86_Arch_Sse
- vmovmskpd
operand: ['Gy', 'Ux']
prefix: 0x66
CPU Model: >= X86_Arch_Sse2
*/
bool X86Architecture::Opcode2_50(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vmovmskpd);
      return Operand__Gy_Ux(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vmovmskps);
      return Operand__Gy_Ux(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 51
- vsqrtps
operand: ['Vx', 'Wx']
CPU Model: >= X86_Arch_Sse
- vsqrtpsd
operand: ['Vx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Sse2
- vsqrtss
operand: ['Vo', 'Ho', 'Wod']
prefix: 0xf3
CPU Model: >= X86_Arch_Sse
- vsqrtsd
operand: ['Vo', 'Ho', 'Woq']
prefix: 0xf2
CPU Model: >= X86_Arch_Sse2
*/
bool X86Architecture::Opcode2_51(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0xf2)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vsqrtsd);
      return Operand__Vo_Ho_Woq(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse && Prefix == 0xf3)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vsqrtss);
      return Operand__Vo_Ho_Wod(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vsqrtpsd);
      return Operand__Vx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vsqrtps);
      return Operand__Vx_Wx(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 52
- vrsqrtps
operand: ['Vx', 'Wx']
CPU Model: >= X86_Arch_Sse
- vrsqrtss
operand: ['Vo', 'Ho', 'Wod']
prefix: 0xf3
CPU Model: >= X86_Arch_Sse
*/
bool X86Architecture::Opcode2_52(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse && Prefix == 0xf3)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vrsqrtss);
      return Operand__Vo_Ho_Wod(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vrsqrtps);
      return Operand__Vx_Wx(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 53
- vrcpps
operand: ['Vx', 'Wx']
CPU Model: >= X86_Arch_Sse
- vrcpss
operand: ['Vo', 'Ho', 'Wod']
prefix: 0xf3
CPU Model: >= X86_Arch_Sse
*/
bool X86Architecture::Opcode2_53(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse && Prefix == 0xf3)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vrcpss);
      return Operand__Vo_Ho_Wod(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vrcpps);
      return Operand__Vx_Wx(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 54
- vandps
operand: ['Vx', 'Hx', 'Wx']
CPU Model: >= X86_Arch_Sse
- vandpd
operand: ['Vx', 'Hx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Sse2
*/
bool X86Architecture::Opcode2_54(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vandpd);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vandps);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 55
- vandnps
operand: ['Vx', 'Hx', 'Wx']
CPU Model: >= X86_Arch_Sse
- vandnpd
operand: ['Vx', 'Hx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Sse2
*/
bool X86Architecture::Opcode2_55(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vandnpd);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vandnps);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 56
- vorps
operand: ['Vx', 'Hx', 'Wx']
CPU Model: >= X86_Arch_Sse
- vorpd
operand: ['Vx', 'Hx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Sse
*/
bool X86Architecture::Opcode2_56(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vorpd);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vorps);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 57
- vxorps
operand: ['Vx', 'Hx', 'Wx']
CPU Model: >= X86_Arch_Sse
- vxorpd
operand: ['Vx', 'Hx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Sse2
*/
bool X86Architecture::Opcode2_57(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vxorpd);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vxorps);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 58
- vaddps
operand: ['Vx', 'Hx', 'Wx']
CPU Model: >= X86_Arch_Sse
- vaddpd
operand: ['Vx', 'Hx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Sse2
- vaddss
operand: ['Vo', 'Ho', 'Wod']
prefix: 0xf3
CPU Model: >= X86_Arch_Sse
- vaddsd
operand: ['Vo', 'Ho', 'Woq']
prefix: 0xf2
CPU Model: >= X86_Arch_Sse2
*/
bool X86Architecture::Opcode2_58(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0xf2)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vaddsd);
      return Operand__Vo_Ho_Woq(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse && Prefix == 0xf3)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vaddss);
      return Operand__Vo_Ho_Wod(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vaddpd);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vaddps);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 59
- vmulps
operand: ['Vx', 'Hx', 'Wx']
CPU Model: >= X86_Arch_Sse
- vmulpd
operand: ['Vx', 'Hx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Sse2
- vmulss
operand: ['Vo', 'Ho', 'Wod']
prefix: 0xf3
CPU Model: >= X86_Arch_Sse
- vmulsd
operand: ['Vo', 'Ho', 'Woq']
prefix: 0xf2
CPU Model: >= X86_Arch_Sse2
*/
bool X86Architecture::Opcode2_59(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0xf2)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vmulsd);
      return Operand__Vo_Ho_Woq(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse && Prefix == 0xf3)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vmulss);
      return Operand__Vo_Ho_Wod(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vmulpd);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vmulps);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 5a
- vcvtps2pd
operand: ['Vx', 'Hx', 'Wx']
CPU Model: >= X86_Arch_Sse
- vcvtpd2ps
operand: ['Vx', 'Hx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Sse2
- vcvtss2sd
operand: ['Vo', 'Ho', 'Wod']
prefix: 0xf3
CPU Model: >= X86_Arch_Sse2
- vcvtsd2ss
operand: ['Vo', 'Ho', 'Woq']
prefix: 0xf2
CPU Model: >= X86_Arch_Sse2
*/
bool X86Architecture::Opcode2_5a(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0xf2)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vcvtsd2ss);
      return Operand__Vo_Ho_Woq(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0xf3)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vcvtss2sd);
      return Operand__Vo_Ho_Wod(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vcvtpd2ps);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vcvtps2pd);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 5b
- vcvtdq2ps
operand: ['Vx', 'Wx']
CPU Model: >= X86_Arch_Sse
- vcvtps2dq
operand: ['Vx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Sse2
- vcvttps2dq
operand: ['Vx', 'Wx']
prefix: 0xf3
CPU Model: >= X86_Arch_Sse2
*/
bool X86Architecture::Opcode2_5b(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0xf3)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vcvttps2dq);
      return Operand__Vx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vcvtps2dq);
      return Operand__Vx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vcvtdq2ps);
      return Operand__Vx_Wx(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 5c
- vsubps
operand: ['Vx', 'Hx', 'Wx']
CPU Model: >= X86_Arch_Sse
- vsubpd
operand: ['Vx', 'Hx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Sse2
- vsubss
operand: ['Vo', 'Ho', 'Wod']
prefix: 0xf3
CPU Model: >= X86_Arch_Sse
- vsubsd
operand: ['Vo', 'Ho', 'Woq']
prefix: 0xf2
CPU Model: >= X86_Arch_Sse2
*/
bool X86Architecture::Opcode2_5c(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0xf2)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vsubsd);
      return Operand__Vo_Ho_Woq(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse && Prefix == 0xf3)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vsubss);
      return Operand__Vo_Ho_Wod(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vsubpd);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vsubps);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 5d
- vminps
operand: ['Vx', 'Hx', 'Wx']
CPU Model: >= X86_Arch_Sse
- vminpd
operand: ['Vx', 'Hx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Sse2
- vminss
operand: ['Vo', 'Ho', 'Wod']
prefix: 0xf3
CPU Model: >= X86_Arch_Sse
- vminsd
operand: ['Vo', 'Ho', 'Woq']
prefix: 0xf2
CPU Model: >= X86_Arch_Sse2
*/
bool X86Architecture::Opcode2_5d(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0xf2)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vminsd);
      return Operand__Vo_Ho_Woq(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse && Prefix == 0xf3)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vminss);
      return Operand__Vo_Ho_Wod(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vminpd);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vminps);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 5e
- vdivps
operand: ['Vx', 'Hx', 'Wx']
CPU Model: >= X86_Arch_Sse
- vdivpd
operand: ['Vx', 'Hx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Sse2
- vdivss
operand: ['Vo', 'Ho', 'Wod']
prefix: 0xf3
CPU Model: >= X86_Arch_Sse
- vdivsd
operand: ['Vo', 'Ho', 'Woq']
prefix: 0xf2
CPU Model: >= X86_Arch_Sse2
*/
bool X86Architecture::Opcode2_5e(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0xf2)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vdivsd);
      return Operand__Vo_Ho_Woq(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse && Prefix == 0xf3)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vdivss);
      return Operand__Vo_Ho_Wod(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vdivpd);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vdivps);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 5f
- vmaxps
operand: ['Vx', 'Hx', 'Wx']
CPU Model: >= X86_Arch_Sse
- vmaxpd
operand: ['Vx', 'Hx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Sse2
- vmaxss
operand: ['Vo', 'Ho', 'Wod']
prefix: 0xf3
CPU Model: >= X86_Arch_Sse
- vmaxsd
operand: ['Vo', 'Ho', 'Woq']
prefix: 0xf2
CPU Model: >= X86_Arch_Sse2
*/
bool X86Architecture::Opcode2_5f(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0xf2)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vmaxsd);
      return Operand__Vo_Ho_Woq(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse && Prefix == 0xf3)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vmaxss);
      return Operand__Vo_Ho_Wod(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vmaxpd);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vmaxps);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 60
- punpcklbw
operand: ['Pq', 'Qd']
CPU Model: >= X86_Arch_Mmx
- vpupcklbw
operand: ['Vx', 'Hx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Sse2
*/
bool X86Architecture::Opcode2_60(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpupcklbw);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Mmx)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Punpcklbw);
      return Operand__Pq_Qd(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 61
- vpunpcklwd
operand: ['Pq', 'Qd']
CPU Model: >= X86_Arch_Mmx
- vpunpcklwd
operand: ['Vx', 'Hx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Sse2
*/
bool X86Architecture::Opcode2_61(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpunpcklwd);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Mmx)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpunpcklwd);
      return Operand__Pq_Qd(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 62
- punpckldq
operand: ['Pq', 'Qd']
CPU Model: >= X86_Arch_Mmx
- vpupckldq
operand: ['Vx', 'Hx', 'Wx']
CPU Model: >= X86_Arch_Sse2
*/
bool X86Architecture::Opcode2_62(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_Sse2)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpupckldq);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Mmx)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Punpckldq);
      return Operand__Pq_Qd(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 63
- packsswb
operand: ['Pq', 'Qq']
CPU Model: >= X86_Arch_Mmx
- vpacksswb
operand: ['Vx', 'Hx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Sse2
*/
bool X86Architecture::Opcode2_63(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpacksswb);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Mmx)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Packsswb);
      return Operand__Pq_Qq(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 64
- pcmpgtb
operand: ['Pq', 'Qq']
CPU Model: >= X86_Arch_Mmx
- vpcmpgtb
operand: ['Vx', 'Hx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Sse2
*/
bool X86Architecture::Opcode2_64(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpcmpgtb);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Mmx)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pcmpgtb);
      return Operand__Pq_Qq(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 65
- pcmpgtw
operand: ['Pq', 'Qq']
CPU Model: >= X86_Arch_Mmx
- vpcmpgtw
operand: ['Vx', 'Hx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Sse2
*/
bool X86Architecture::Opcode2_65(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpcmpgtw);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Mmx)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pcmpgtw);
      return Operand__Pq_Qq(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 66
- pcmpgtd
operand: ['Pq', 'Qq']
CPU Model: >= X86_Arch_Mmx
- vcmpgtd
operand: ['Vx', 'Hx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Sse2
*/
bool X86Architecture::Opcode2_66(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vcmpgtd);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Mmx)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pcmpgtd);
      return Operand__Pq_Qq(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 67
- packuswb
operand: ['Pq', 'Qq']
CPU Model: >= X86_Arch_Mmx
- vpackuswb
operand: ['Vx', 'Hx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Sse2
*/
bool X86Architecture::Opcode2_67(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpackuswb);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Mmx)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Packuswb);
      return Operand__Pq_Qq(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 68
- punpckhbw
operand: ['Pq', 'Qq']
CPU Model: >= X86_Arch_Mmx
- vpunpckhbw
operand: ['Hx', 'Hx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Sse2
*/
bool X86Architecture::Opcode2_68(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpunpckhbw);
      return Operand__Hx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Mmx)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Punpckhbw);
      return Operand__Pq_Qq(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 69
- punpckhwd
operand: ['Pq', 'Qq']
CPU Model: >= X86_Arch_Mmx
- vpunpckhwd
operand: ['Vx', 'Hx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Sse2
*/
bool X86Architecture::Opcode2_69(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpunpckhwd);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Mmx)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Punpckhwd);
      return Operand__Pq_Qq(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 6a
- punpckhdq
operand: ['Pq', 'Qq']
CPU Model: >= X86_Arch_Mmx
- vpunpckhdq
operand: ['Vx', 'Hx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Sse2
*/
bool X86Architecture::Opcode2_6a(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpunpckhdq);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Mmx)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Punpckhdq);
      return Operand__Pq_Qq(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 6b
- packssdw
operand: ['Pq', 'Qq']
CPU Model: >= X86_Arch_Mmx
- vpackssdw
operand: ['Vx', 'Hx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Sse2
*/
bool X86Architecture::Opcode2_6b(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpackssdw);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Mmx)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Packssdw);
      return Operand__Pq_Qq(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 6c
** INVALID **
- vpunpcklqdq
operand: ['Vx', 'Hx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Sse2
*/
bool X86Architecture::Opcode2_6c(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpunpcklqdq);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else
    {
      return false;
    }
}

/*
Opcode: 6d
** INVALID **
- vpunpckhqdq
operand: ['Vx', 'Hx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Sse2
*/
bool X86Architecture::Opcode2_6d(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpunpckhqdq);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else
    {
      return false;
    }
}

/*
Opcode: 6e
- movd
operand: ['Pq', 'Ey']
CPU Model: >= X86_Arch_Mmx
- vmovd
operand: ['Vo', 'Ey']
prefix: 0x66
CPU Model: >= X86_Arch_Sse2
*/
bool X86Architecture::Opcode2_6e(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vmovd);
      return Operand__Vo_Ey(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Mmx)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Movd);
      return Operand__Pq_Ey(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 6f
- movq
operand: ['Pq', 'Qq']
CPU Model: >= X86_Arch_Mmx
- vmodqa
operand: ['Vx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Sse2
- vmovdqu
operand: ['Vx', 'Wx']
prefix: 0xf3
CPU Model: >= X86_Arch_Sse
*/
bool X86Architecture::Opcode2_6f(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse && Prefix == 0xf3)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vmovdqu);
      return Operand__Vx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vmodqa);
      return Operand__Vx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Mmx)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Movq);
      return Operand__Pq_Qq(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 70
- pshufw
operand: ['Pq', 'Qq', 'Ib']
CPU Model: >= X86_Arch_Mmx_sse
- vpshufd
operand: ['Vx', 'Wx', 'Ib']
prefix: 0x66
CPU Model: >= X86_Arch_Sse2
- vpshufhw
operand: ['Vx', 'Wx', 'Ib']
prefix: 0xf3
CPU Model: >= X86_Arch_Sse2
- vpshuflw
operand: ['Vx', 'Wx', 'Ib']
prefix: 0xf2
CPU Model: >= X86_Arch_Sse2
*/
bool X86Architecture::Opcode2_70(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0xf2)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpshuflw);
      return Operand__Vx_Wx_Ib(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0xf3)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpshufhw);
      return Operand__Vx_Wx_Ib(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpshufd);
      return Operand__Vx_Wx_Ib(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Mmx_sse)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pshufw);
      return Operand__Pq_Qq_Ib(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 71
** INVALID **
*/
bool X86Architecture::Opcode2_71(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 72
** INVALID **
*/
bool X86Architecture::Opcode2_72(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 73
** INVALID **
*/
bool X86Architecture::Opcode2_73(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 74
- pcmpeqb
operand: ['Pq', 'Qq']
CPU Model: >= X86_Arch_Mmx
- vpcmpeqb
operand: ['Vx', 'Hx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Sse2
*/
bool X86Architecture::Opcode2_74(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpcmpeqb);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Mmx)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pcmpeqb);
      return Operand__Pq_Qq(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 75
- pcmpeqw
operand: ['Pq', 'Qq']
CPU Model: >= X86_Arch_Mmx
- vpcmpeqw
operand: ['Vx', 'Hx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Sse2
*/
bool X86Architecture::Opcode2_75(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpcmpeqw);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Mmx)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pcmpeqw);
      return Operand__Pq_Qq(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 76
- pcmpeqd
operand: ['Pq', 'Qq']
CPU Model: >= X86_Arch_Mmx
- vpcmpeqd
operand: ['Vx', 'Hx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Sse2
*/
bool X86Architecture::Opcode2_76(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpcmpeqd);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Mmx)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pcmpeqd);
      return Operand__Pq_Qq(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 77
- emms
CPU Model: >= X86_Arch_Mmx
- vzeroupper
CPU Model: >= X86_Arch_Avx
*/
bool X86Architecture::Opcode2_77(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_Avx)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vzeroupper);
      return true;
    }
    else if (m_CpuModel >= X86_Arch_Mmx)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Emms);
      return true;
    }
    return false;
}

/*
Opcode: 78
- vmread
operand: ['Ey', 'Gy']
- extrq
operand: ['Uo', 'Ib', 'Ib']
prefix: 0x66
CPU Model: >= X86_Arch_Sse4a
*/
bool X86Architecture::Opcode2_78(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse4a && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Extrq);
      return Operand__Uo_Ib_Ib(rBinStrm, Address, rInsn);
    }
    else
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vmread);
      return Operand__Ey_Gy(rBinStrm, Address, rInsn);
    }
}

/*
Opcode: 79
- vmwrite
operand: ['Gy', 'Ey']
- extrq
operand: ['Vo', 'Uo']
prefix: 0x66
CPU Model: >= X86_Arch_Sse4a
*/
bool X86Architecture::Opcode2_79(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse4a && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Extrq);
      return Operand__Vo_Uo(rBinStrm, Address, rInsn);
    }
    else
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vmwrite);
      return Operand__Gy_Ey(rBinStrm, Address, rInsn);
    }
}

/*
Opcode: 7a
- 
reference: TABLE_SSE5A
flag: amd
*/
bool X86Architecture::Opcode2_7a(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Opcode;
    rBinStrm.Read(Address, Opcode);

    rInsn.Length()++;
    if (Opcode + 1 > sizeof(m_Table_sse5a))
      return false;
    return (this->*m_Table_sse5a[Opcode])(rBinStrm, Address + 1, rInsn);
}

/*
Opcode: 7b
- 
reference: TABLE_SSE5A
flag: amd
*/
bool X86Architecture::Opcode2_7b(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Opcode;
    rBinStrm.Read(Address, Opcode);

    rInsn.Length()++;
    if (Opcode + 1 > sizeof(m_Table_sse5a))
      return false;
    return (this->*m_Table_sse5a[Opcode])(rBinStrm, Address + 1, rInsn);
}

/*
Opcode: 7c
** INVALID **
- vhaddpd
operand: ['Vx', 'Hx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Sse3
- vhaddps
operand: ['Vx', 'Hx', 'Wx']
prefix: 0xf2
CPU Model: >= X86_Arch_Sse3
*/
bool X86Architecture::Opcode2_7c(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse3 && Prefix == 0xf2)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vhaddps);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse3 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vhaddpd);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else
    {
      return false;
    }
}

/*
Opcode: 7d
** INVALID **
- vhsubpd
operand: ['Vx', 'Hx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Sse3
- vhsubps
operand: ['Vx', 'Hx', 'Wx']
prefix: 0xf2
CPU Model: >= X86_Arch_Sse3
*/
bool X86Architecture::Opcode2_7d(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse3 && Prefix == 0xf2)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vhsubps);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse3 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vhsubpd);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else
    {
      return false;
    }
}

/*
Opcode: 7e
- movd
operand: ['Ey', 'Pq']
CPU Model: >= X86_Arch_Mmx
- vmovd
operand: ['Ey', 'Vo']
prefix: 0x66
CPU Model: >= X86_Arch_Sse2
- vmovq
operand: ['Vo', 'Woq']
prefix: 0xf3
CPU Model: >= X86_Arch_Sse2
*/
bool X86Architecture::Opcode2_7e(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0xf3)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vmovq);
      return Operand__Vo_Woq(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vmovd);
      return Operand__Ey_Vo(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Mmx)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Movd);
      return Operand__Ey_Pq(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 7f
- movq
operand: ['Qq', 'Pq']
CPU Model: >= X86_Arch_Mmx
- vmovdqa
operand: ['Wx', 'Vx']
prefix: 0x66
CPU Model: >= X86_Arch_Sse2
- vmovdqu
operand: ['Wx', 'Vx']
prefix: 0xf3
CPU Model: >= X86_Arch_Sse2
*/
bool X86Architecture::Opcode2_7f(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0xf3)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vmovdqu);
      return Operand__Wx_Vx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vmovdqa);
      return Operand__Wx_Vx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Mmx)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Movq);
      return Operand__Qq_Pq(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 80
- jo
operand: ['Jz']
constraint: df64
OpType: jmp
cond: o
CPU Model: >= X86_Arch_80386
*/
bool X86Architecture::Opcode2_80(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80386)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Jo);
      rInsn.SetCondition(X86_Cond_O);
      rInsn.SetOperationType(Instruction::OpJump);
      return Operand__Jz(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: 81
- jno
operand: ['Jz']
constraint: df64
OpType: jmp
cond: no
CPU Model: >= X86_Arch_80386
*/
bool X86Architecture::Opcode2_81(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80386)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Jno);
      rInsn.SetCondition(X86_Cond_No);
      rInsn.SetOperationType(Instruction::OpJump);
      return Operand__Jz(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: 82
- jb
operand: ['Jz']
constraint: df64
OpType: jmp
cond: b
CPU Model: >= X86_Arch_80386
*/
bool X86Architecture::Opcode2_82(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80386)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Jb);
      rInsn.SetCondition(X86_Cond_B);
      rInsn.SetOperationType(Instruction::OpJump);
      return Operand__Jz(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: 83
- jnb
operand: ['Jz']
constraint: df64
OpType: jmp
cond: nb
CPU Model: >= X86_Arch_80386
*/
bool X86Architecture::Opcode2_83(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80386)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Jnb);
      rInsn.SetCondition(X86_Cond_Nb);
      rInsn.SetOperationType(Instruction::OpJump);
      return Operand__Jz(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: 84
- jz
operand: ['Jz']
constraint: df64
OpType: jmp
cond: z
CPU Model: >= X86_Arch_80386
*/
bool X86Architecture::Opcode2_84(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80386)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Jz);
      rInsn.SetCondition(X86_Cond_Z);
      rInsn.SetOperationType(Instruction::OpJump);
      return Operand__Jz(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: 85
- jnz
operand: ['Jz']
constraint: df64
OpType: jmp
cond: nz
CPU Model: >= X86_Arch_80386
*/
bool X86Architecture::Opcode2_85(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80386)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Jnz);
      rInsn.SetCondition(X86_Cond_Nz);
      rInsn.SetOperationType(Instruction::OpJump);
      return Operand__Jz(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: 86
- jbe
operand: ['Jz']
constraint: df64
OpType: jmp
cond: be
CPU Model: >= X86_Arch_80386
*/
bool X86Architecture::Opcode2_86(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80386)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Jbe);
      rInsn.SetCondition(X86_Cond_Be);
      rInsn.SetOperationType(Instruction::OpJump);
      return Operand__Jz(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: 87
- jnbe
operand: ['Jz']
constraint: df64
OpType: jmp
cond: nbe
CPU Model: >= X86_Arch_80386
*/
bool X86Architecture::Opcode2_87(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80386)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Jnbe);
      rInsn.SetCondition(X86_Cond_Nbe);
      rInsn.SetOperationType(Instruction::OpJump);
      return Operand__Jz(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: 88
- js
operand: ['Jz']
constraint: df64
OpType: jmp
cond: s
CPU Model: >= X86_Arch_80386
*/
bool X86Architecture::Opcode2_88(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80386)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Js);
      rInsn.SetCondition(X86_Cond_S);
      rInsn.SetOperationType(Instruction::OpJump);
      return Operand__Jz(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: 89
- jns
operand: ['Jz']
constraint: df64
OpType: jmp
cond: ns
CPU Model: >= X86_Arch_80386
*/
bool X86Architecture::Opcode2_89(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80386)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Jns);
      rInsn.SetCondition(X86_Cond_Ns);
      rInsn.SetOperationType(Instruction::OpJump);
      return Operand__Jz(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: 8a
- jp
operand: ['Jz']
constraint: df64
OpType: jmp
cond: p
CPU Model: >= X86_Arch_80386
*/
bool X86Architecture::Opcode2_8a(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80386)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Jp);
      rInsn.SetCondition(X86_Cond_P);
      rInsn.SetOperationType(Instruction::OpJump);
      return Operand__Jz(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: 8b
- jnp
operand: ['Jz']
constraint: df64
OpType: jmp
cond: np
CPU Model: >= X86_Arch_80386
*/
bool X86Architecture::Opcode2_8b(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80386)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Jnp);
      rInsn.SetCondition(X86_Cond_Np);
      rInsn.SetOperationType(Instruction::OpJump);
      return Operand__Jz(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: 8c
- jl
operand: ['Jz']
constraint: df64
OpType: jmp
cond: l
CPU Model: >= X86_Arch_80386
*/
bool X86Architecture::Opcode2_8c(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80386)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Jl);
      rInsn.SetCondition(X86_Cond_L);
      rInsn.SetOperationType(Instruction::OpJump);
      return Operand__Jz(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: 8d
- jnl
operand: ['Jz']
constraint: df64
OpType: jmp
cond: nl
CPU Model: >= X86_Arch_80386
*/
bool X86Architecture::Opcode2_8d(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80386)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Jnl);
      rInsn.SetCondition(X86_Cond_Nl);
      rInsn.SetOperationType(Instruction::OpJump);
      return Operand__Jz(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: 8e
- jle
operand: ['Jz']
constraint: df64
OpType: jmp
cond: le
CPU Model: >= X86_Arch_80386
*/
bool X86Architecture::Opcode2_8e(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80386)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Jle);
      rInsn.SetCondition(X86_Cond_Le);
      rInsn.SetOperationType(Instruction::OpJump);
      return Operand__Jz(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: 8f
- jnle
operand: ['Jz']
constraint: df64
OpType: jmp
cond: nle
CPU Model: >= X86_Arch_80386
*/
bool X86Architecture::Opcode2_8f(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80386)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Jnle);
      rInsn.SetCondition(X86_Cond_Nle);
      rInsn.SetOperationType(Instruction::OpJump);
      return Operand__Jz(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: 90
- seto
operand: ['Eb']
cond: o
CPU Model: >= X86_Arch_80386
*/
bool X86Architecture::Opcode2_90(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80386)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Seto);
      rInsn.SetCondition(X86_Cond_O);
      return Operand__Eb(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: 91
- setno
operand: ['Eb']
cond: no
CPU Model: >= X86_Arch_80386
*/
bool X86Architecture::Opcode2_91(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80386)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Setno);
      rInsn.SetCondition(X86_Cond_No);
      return Operand__Eb(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: 92
- setb
operand: ['Eb']
cond: b
CPU Model: >= X86_Arch_80386
*/
bool X86Architecture::Opcode2_92(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80386)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Setb);
      rInsn.SetCondition(X86_Cond_B);
      return Operand__Eb(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: 93
- setnb
operand: ['Eb']
cond: nb
CPU Model: >= X86_Arch_80386
*/
bool X86Architecture::Opcode2_93(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80386)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Setnb);
      rInsn.SetCondition(X86_Cond_Nb);
      return Operand__Eb(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: 94
- setz
operand: ['Eb']
cond: z
CPU Model: >= X86_Arch_80386
*/
bool X86Architecture::Opcode2_94(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80386)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Setz);
      rInsn.SetCondition(X86_Cond_Z);
      return Operand__Eb(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: 95
- setnz
operand: ['Eb']
cond: nz
CPU Model: >= X86_Arch_80386
*/
bool X86Architecture::Opcode2_95(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80386)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Setnz);
      rInsn.SetCondition(X86_Cond_Nz);
      return Operand__Eb(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: 96
- setbe
operand: ['Eb']
cond: be
CPU Model: >= X86_Arch_80386
*/
bool X86Architecture::Opcode2_96(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80386)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Setbe);
      rInsn.SetCondition(X86_Cond_Be);
      return Operand__Eb(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: 97
- setnbe
operand: ['Eb']
cond: nbe
CPU Model: >= X86_Arch_80386
*/
bool X86Architecture::Opcode2_97(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80386)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Setnbe);
      rInsn.SetCondition(X86_Cond_Nbe);
      return Operand__Eb(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: 98
- sets
operand: ['Eb']
cond: s
CPU Model: >= X86_Arch_80386
*/
bool X86Architecture::Opcode2_98(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80386)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Sets);
      rInsn.SetCondition(X86_Cond_S);
      return Operand__Eb(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: 99
- setns
operand: ['Eb']
cond: ns
CPU Model: >= X86_Arch_80386
*/
bool X86Architecture::Opcode2_99(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80386)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Setns);
      rInsn.SetCondition(X86_Cond_Ns);
      return Operand__Eb(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: 9a
- setp
operand: ['Eb']
cond: p
CPU Model: >= X86_Arch_80386
*/
bool X86Architecture::Opcode2_9a(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80386)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Setp);
      rInsn.SetCondition(X86_Cond_P);
      return Operand__Eb(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: 9b
- setnp
operand: ['Eb']
cond: np
CPU Model: >= X86_Arch_80386
*/
bool X86Architecture::Opcode2_9b(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80386)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Setnp);
      rInsn.SetCondition(X86_Cond_Np);
      return Operand__Eb(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: 9c
- setl
operand: ['Eb']
cond: l
CPU Model: >= X86_Arch_80386
*/
bool X86Architecture::Opcode2_9c(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80386)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Setl);
      rInsn.SetCondition(X86_Cond_L);
      return Operand__Eb(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: 9d
- setnl
operand: ['Eb']
cond: nl
CPU Model: >= X86_Arch_80386
*/
bool X86Architecture::Opcode2_9d(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80386)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Setnl);
      rInsn.SetCondition(X86_Cond_Nl);
      return Operand__Eb(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: 9e
- setle
operand: ['Eb']
cond: le
CPU Model: >= X86_Arch_80386
*/
bool X86Architecture::Opcode2_9e(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80386)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Setle);
      rInsn.SetCondition(X86_Cond_Le);
      return Operand__Eb(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: 9f
- setnle
operand: ['Eb']
cond: nle
CPU Model: >= X86_Arch_80386
*/
bool X86Architecture::Opcode2_9f(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80386)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Setnle);
      rInsn.SetCondition(X86_Cond_Nle);
      return Operand__Eb(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: a0
- push
operand: ['FS']
constraint: df64
CPU Model: >= X86_Arch_80386
*/
bool X86Architecture::Opcode2_a0(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80386)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Push);
      return Operand__FS(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: a1
- pop
operand: ['FS']
constraint: df64
CPU Model: >= X86_Arch_80386
*/
bool X86Architecture::Opcode2_a1(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80386)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pop);
      return Operand__FS(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: a2
- cpuid
*/
bool X86Architecture::Opcode2_a2(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Cpuid);
    return true;
}

/*
Opcode: a3
- bt
operand: ['Ev', 'Gv']
CPU Model: >= X86_Arch_80386
*/
bool X86Architecture::Opcode2_a3(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80386)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Bt);
      return Operand__Ev_Gv(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: a4
- shld
operand: ['Ev', 'Gv', 'Ib']
CPU Model: >= X86_Arch_80386
*/
bool X86Architecture::Opcode2_a4(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80386)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Shld);
      return Operand__Ev_Gv_Ib(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: a5
- shld
operand: ['Ev', 'Gv', 'CL']
CPU Model: >= X86_Arch_80386
*/
bool X86Architecture::Opcode2_a5(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80386)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Shld);
      return Operand__Ev_Gv_CL(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: a6
- xbts
CPU Model: == X86_Arch_80386|| == X86_Arch_80486
- montmul
CPU Model: >= X86_Arch_Centaur_mm
- xsha
CPU Model: >= X86_Arch_Centaur_he
*/
bool X86Architecture::Opcode2_a6(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_Centaur_he)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Xsha);
      return true;
    }
    else if (m_CpuModel >= X86_Arch_Centaur_mm)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Montmul);
      return true;
    }
    else if (m_CpuModel == X86_Arch_80386 || m_CpuModel == X86_Arch_80486)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Xbts);
      return true;
    }
    return false;
}

/*
Opcode: a7
- ibts
CPU Model: == X86_Arch_80386|| == X86_Arch_80486
- xstore
CPU Model: >= X86_Arch_Centaur_rng
- xcrypt
CPU Model: >= X86_Arch_Centaur_ace
*/
bool X86Architecture::Opcode2_a7(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_Centaur_ace)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Xcrypt);
      return true;
    }
    else if (m_CpuModel >= X86_Arch_Centaur_rng)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Xstore);
      return true;
    }
    else if (m_CpuModel == X86_Arch_80386 || m_CpuModel == X86_Arch_80486)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Ibts);
      return true;
    }
    return false;
}

/*
Opcode: a8
- push
operand: ['GS']
constraint: d64
CPU Model: >= X86_Arch_80386
*/
bool X86Architecture::Opcode2_a8(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80386)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Push);
      return Operand__GS(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: a9
- pop
operand: ['GS']
constraint: d64
CPU Model: >= X86_Arch_80386
*/
bool X86Architecture::Opcode2_a9(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80386)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pop);
      return Operand__GS(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: aa
- rsm
CPU Model: >= X86_Arch_80386sl
*/
bool X86Architecture::Opcode2_aa(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80386sl)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Rsm);
      return true;
    }
    else
      return false;
}

/*
Opcode: ab
- bts
operand: ['Ev', 'Gv']
CPU Model: >= X86_Arch_80386
*/
bool X86Architecture::Opcode2_ab(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80386)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Bts);
      return Operand__Ev_Gv(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: ac
- shrd
operand: ['Ev', 'Gv', 'Ib']
CPU Model: >= X86_Arch_80386
*/
bool X86Architecture::Opcode2_ac(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80386)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Shrd);
      return Operand__Ev_Gv_Ib(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: ad
- shrd
operand: ['Ev', 'Gv', 'CL']
CPU Model: >= X86_Arch_80386
*/
bool X86Architecture::Opcode2_ad(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80386)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Shrd);
      return Operand__Ev_Gv_CL(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: ae
- 
reference: GROUP15
/0
  - fxsave
  operand: ['M']
  - rdfsbase
  operand: ['Ry']
  prefix: 0xf3
/1
  - fxrstor
  operand: ['M']
  - rdgsbase
  operand: ['Ry']
  prefix: 0xf3
/2
  - vldmxcsr
  operand: ['Md']
  - wrfsbase
  operand: ['Ry']
  prefix: 0xf3
/3
  - vstmxcsr
  operand: ['Md']
  - wrgsbase
  operand: ['Ry']
  prefix: 0xf3
/4
- xsave
operand: ['M']
/5
  - xrstor
  operand: ['M']
  - lfence
  suffix: 0xe8
/6
  - xsaveopt
  operand: ['M']
  - mfence
  suffix: 0xf0
/7
  - clflush
  operand: ['M']
  - sfence
  suffix: 0xf8
*/
bool X86Architecture::Opcode2_ae(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 ModRmByte;
    rBinStrm.Read(Address, ModRmByte);

    x86::ModRM ModRm(ModRmByte);
    switch (ModRm.Reg())
    {
    case 0x0:
      {
        u8 Prefix;
        rBinStrm.Read(Address - 2, Prefix);

        if (Prefix == 0xf3)
        {
          rInsn.Length()++;
          rInsn.SetOpcode(X86_Opcode_Rdfsbase);
          return Operand__Ry(rBinStrm, Address, rInsn);
        }
        else
        {
          rInsn.Length()++;
          rInsn.SetOpcode(X86_Opcode_Fxsave);
          return Operand__M(rBinStrm, Address, rInsn);
        }
      }
    case 0x1:
      {
        u8 Prefix;
        rBinStrm.Read(Address - 2, Prefix);

        if (Prefix == 0xf3)
        {
          rInsn.Length()++;
          rInsn.SetOpcode(X86_Opcode_Rdgsbase);
          return Operand__Ry(rBinStrm, Address, rInsn);
        }
        else
        {
          rInsn.Length()++;
          rInsn.SetOpcode(X86_Opcode_Fxrstor);
          return Operand__M(rBinStrm, Address, rInsn);
        }
      }
    case 0x2:
      {
        u8 Prefix;
        rBinStrm.Read(Address - 2, Prefix);

        if (Prefix == 0xf3)
        {
          rInsn.Length()++;
          rInsn.SetOpcode(X86_Opcode_Wrfsbase);
          return Operand__Ry(rBinStrm, Address, rInsn);
        }
        else
        {
          rInsn.Length()++;
          rInsn.SetOpcode(X86_Opcode_Vldmxcsr);
          return Operand__Md(rBinStrm, Address, rInsn);
        }
      }
    case 0x3:
      {
        u8 Prefix;
        rBinStrm.Read(Address - 2, Prefix);

        if (Prefix == 0xf3)
        {
          rInsn.Length()++;
          rInsn.SetOpcode(X86_Opcode_Wrgsbase);
          return Operand__Ry(rBinStrm, Address, rInsn);
        }
        else
        {
          rInsn.Length()++;
          rInsn.SetOpcode(X86_Opcode_Vstmxcsr);
          return Operand__Md(rBinStrm, Address, rInsn);
        }
      }
    case 0x4:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Xsave);
      return Operand__M(rBinStrm, Address, rInsn);
    case 0x5:
      {
        u8 Suffix;
        rBinStrm.Read(Address + 0, Suffix);

        if (Suffix == 0xe8)
        {
          rInsn.Length()++;
          rInsn.SetOpcode(X86_Opcode_Lfence);
          return true;
        }
        else
        {
          rInsn.Length()++;
          rInsn.SetOpcode(X86_Opcode_Xrstor);
          return Operand__M(rBinStrm, Address, rInsn);
        }
      }
    case 0x6:
      {
        u8 Suffix;
        rBinStrm.Read(Address + 0, Suffix);

        if (Suffix == 0xf0)
        {
          rInsn.Length()++;
          rInsn.SetOpcode(X86_Opcode_Mfence);
          return true;
        }
        else
        {
          rInsn.Length()++;
          rInsn.SetOpcode(X86_Opcode_Xsaveopt);
          return Operand__M(rBinStrm, Address, rInsn);
        }
      }
    case 0x7:
      {
        u8 Suffix;
        rBinStrm.Read(Address + 0, Suffix);

        if (Suffix == 0xf8)
        {
          rInsn.Length()++;
          rInsn.SetOpcode(X86_Opcode_Sfence);
          return true;
        }
        else
        {
          rInsn.Length()++;
          rInsn.SetOpcode(X86_Opcode_Clflush);
          return Operand__M(rBinStrm, Address, rInsn);
        }
      }
    default:
      return false;
    }
}

/*
Opcode: af
- imul
operand: ['Gv', 'Ev']
CPU Model: >= X86_Arch_80386
*/
bool X86Architecture::Opcode2_af(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80386)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Imul);
      return Operand__Gv_Ev(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: b0
- cmpxchg
operand: ['Eb', 'Gb']
CPU Model: >= X86_Arch_80486
*/
bool X86Architecture::Opcode2_b0(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80486)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Cmpxchg);
      return Operand__Eb_Gb(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: b1
- cmpxchg
operand: ['Ev', 'Gv']
CPU Model: >= X86_Arch_80486
*/
bool X86Architecture::Opcode2_b1(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80486)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Cmpxchg);
      return Operand__Ev_Gv(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: b2
- lss
operand: ['Gv', 'Mp']
CPU Model: >= X86_Arch_80386
*/
bool X86Architecture::Opcode2_b2(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80386)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Lss);
      return Operand__Gv_Mp(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: b3
- btr
operand: ['Ev', 'Gv']
CPU Model: >= X86_Arch_80386
*/
bool X86Architecture::Opcode2_b3(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80386)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Btr);
      return Operand__Ev_Gv(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: b4
- lfs
operand: ['Gv', 'Mp']
CPU Model: >= X86_Arch_80386
*/
bool X86Architecture::Opcode2_b4(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80386)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Lfs);
      return Operand__Gv_Mp(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: b5
- lgs
operand: ['Gv', 'Mp']
CPU Model: >= X86_Arch_80386
*/
bool X86Architecture::Opcode2_b5(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80386)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Lgs);
      return Operand__Gv_Mp(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: b6
- movzx
operand: ['Gv', 'Eb']
CPU Model: >= X86_Arch_80386
*/
bool X86Architecture::Opcode2_b6(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80386)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Movzx);
      return Operand__Gv_Eb(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: b7
- movzx
operand: ['Gv', 'Ew']
CPU Model: >= X86_Arch_80386
*/
bool X86Architecture::Opcode2_b7(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80386)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Movzx);
      return Operand__Gv_Ew(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: b8
- jmpe
operand: ['Jz']
flag: ia64
- popcnt
operand: ['Gv', 'Ev']
prefix: 0xf3
*/
bool X86Architecture::Opcode2_b8(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (Prefix == 0xf3)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Popcnt);
      return Operand__Gv_Ev(rBinStrm, Address, rInsn);
    }
    else if (m_ProcType == X86_ProcType_IA64)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Jmpe);
      return Operand__Jz(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: b9
- 
reference: GROUP10
CPU Model: >= X86_Arch_80286
/0
- ud2
/1
- ud2
/2
- ud2
/3
- ud2
/4
- ud2
/5
- ud2
/6
- ud2
/7
- ud2
*/
bool X86Architecture::Opcode2_b9(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 ModRmByte;
    rBinStrm.Read(Address, ModRmByte);

    x86::ModRM ModRm(ModRmByte);
    switch (ModRm.Reg())
    {
    case 0x0:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Ud2);
      return true;
    case 0x1:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Ud2);
      return true;
    case 0x2:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Ud2);
      return true;
    case 0x3:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Ud2);
      return true;
    case 0x4:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Ud2);
      return true;
    case 0x5:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Ud2);
      return true;
    case 0x6:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Ud2);
      return true;
    case 0x7:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Ud2);
      return true;
    default:
      return false;
    }
}

/*
Opcode: ba
- 
reference: GROUP08
CPU Model: >= X86_Arch_80386
/0
** INVALID **
/1
** INVALID **
/2
** INVALID **
/3
** INVALID **
/4
- bt
operand: ['Ev', 'Ib']
/5
- bts
operand: ['Ev', 'Ib']
/6
- btr
operand: ['Ev', 'Ib']
/7
- btc
operand: ['Ev', 'Ib']
*/
bool X86Architecture::Opcode2_ba(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 ModRmByte;
    rBinStrm.Read(Address, ModRmByte);

    x86::ModRM ModRm(ModRmByte);
    switch (ModRm.Reg())
    {
    case 0x0:
      return false;
    case 0x1:
      return false;
    case 0x2:
      return false;
    case 0x3:
      return false;
    case 0x4:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Bt);
      return Operand__Ev_Ib(rBinStrm, Address, rInsn);
    case 0x5:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Bts);
      return Operand__Ev_Ib(rBinStrm, Address, rInsn);
    case 0x6:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Btr);
      return Operand__Ev_Ib(rBinStrm, Address, rInsn);
    case 0x7:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Btc);
      return Operand__Ev_Ib(rBinStrm, Address, rInsn);
    default:
      return false;
    }
}

/*
Opcode: bb
- btc
operand: ['Ev', 'Gv']
CPU Model: >= X86_Arch_80386
*/
bool X86Architecture::Opcode2_bb(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80386)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Btc);
      return Operand__Ev_Gv(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: bc
- bsf
operand: ['Gv', 'Ev']
CPU Model: >= X86_Arch_80386
- tzcnt
operand: ['Gv', 'Ev']
prefix: 0xf3
*/
bool X86Architecture::Opcode2_bc(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (Prefix == 0xf3)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Tzcnt);
      return Operand__Gv_Ev(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_80386)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Bsf);
      return Operand__Gv_Ev(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: bd
- bsr
operand: ['Gv', 'Ev']
CPU Model: >= X86_Arch_80386
- lzcnt
operand: ['Gv', 'Ev']
prefix: 0xf3
*/
bool X86Architecture::Opcode2_bd(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (Prefix == 0xf3)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Lzcnt);
      return Operand__Gv_Ev(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_80386)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Bsr);
      return Operand__Gv_Ev(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: be
- movsx
operand: ['Gv', 'Eb']
CPU Model: >= X86_Arch_80386
*/
bool X86Architecture::Opcode2_be(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80386)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Movsx);
      return Operand__Gv_Eb(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: bf
- movsx
operand: ['Gv', 'Ew']
CPU Model: >= X86_Arch_80386
*/
bool X86Architecture::Opcode2_bf(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80386)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Movsx);
      return Operand__Gv_Ew(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: c0
- xadd
operand: ['Eb', 'Gb']
CPU Model: >= X86_Arch_80486
*/
bool X86Architecture::Opcode2_c0(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80486)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Xadd);
      return Operand__Eb_Gb(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: c1
- xadd
operand: ['Ev', 'Gv']
CPU Model: >= X86_Arch_80486
*/
bool X86Architecture::Opcode2_c1(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80486)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Xadd);
      return Operand__Ev_Gv(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: c2
** INVALID **
*/
bool X86Architecture::Opcode2_c2(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: c3
- movnti
operand: ['My', 'Gy']
CPU Model: >= X86_Arch_Sse2
*/
bool X86Architecture::Opcode2_c3(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_Sse2)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Movnti);
      return Operand__My_Gy(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: c4
- pinsrw
operand: ['Pq', 'Mw', 'Ib']
CPU Model: >= X86_Arch_Mmx_sse
- vpinsrw
operand: ['Vo', 'Ho', 'Mw', 'Ib']
prefix: 0x66
CPU Model: >= X86_Arch_Sse2
*/
bool X86Architecture::Opcode2_c4(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpinsrw);
      return Operand__Vo_Ho_Mw_Ib(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Mmx_sse)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pinsrw);
      return Operand__Pq_Mw_Ib(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: c5
- pextrw
operand: ['Gy', 'Nq', 'Ib']
CPU Model: >= X86_Arch_Mmx_sse
- vpextrw
operand: ['Gy', 'Uo', 'Ib']
prefix: 0x66
CPU Model: >= X86_Arch_Sse2
*/
bool X86Architecture::Opcode2_c5(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpextrw);
      return Operand__Gy_Uo_Ib(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Mmx_sse)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pextrw);
      return Operand__Gy_Nq_Ib(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: c6
- vshufps
operand: ['Vx', 'Hx', 'Wx', 'Ib']
CPU Model: >= X86_Arch_Sse
- vshufpd
operand: ['Vx', 'Hx', 'Wx', 'Ib']
prefix: 0x66
CPU Model: >= X86_Arch_Sse2
*/
bool X86Architecture::Opcode2_c6(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vshufpd);
      return Operand__Vx_Hx_Wx_Ib(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vshufps);
      return Operand__Vx_Hx_Wx_Ib(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: c7
- 
reference: GROUP09
/0
** INVALID **
/1
  - cmpxchg8b
  operand: ['Mq']
  - cmpxchg16b
  operand: ['Mo']
  flag: m64
/2
** INVALID **
/3
** INVALID **
/4
** INVALID **
/5
** INVALID **
/6
  - vmptrld
  operand: ['Mq']
  - vmclear
  operand: ['Mq']
  prefix: 0x66
  - vmxon
  prefix: 0xf3
/7
- vmptrst
operand: ['Mq']
*/
bool X86Architecture::Opcode2_c7(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 ModRmByte;
    rBinStrm.Read(Address, ModRmByte);

    x86::ModRM ModRm(ModRmByte);
    switch (ModRm.Reg())
    {
    case 0x0:
      return false;
    case 0x1:
      if (m_Cfg.Get("Bit") == X86_Bit_64)
      {
        rInsn.Length()++;
        rInsn.SetOpcode(X86_Opcode_Cmpxchg16b);
        return Operand__Mo(rBinStrm, Address, rInsn);
      }
      else
      {
        rInsn.Length()++;
        rInsn.SetOpcode(X86_Opcode_Cmpxchg8b);
        return Operand__Mq(rBinStrm, Address, rInsn);
      }
    case 0x2:
      return false;
    case 0x3:
      return false;
    case 0x4:
      return false;
    case 0x5:
      return false;
    case 0x6:
      {
        u8 Prefix;
        rBinStrm.Read(Address - 2, Prefix);

        if (Prefix == 0xf3)
        {
          rInsn.Length()++;
          rInsn.SetOpcode(X86_Opcode_Vmxon);
          return true;
        }
        else if (Prefix == 0x66)
        {
          rInsn.Length()++;
          rInsn.SetOpcode(X86_Opcode_Vmclear);
          return Operand__Mq(rBinStrm, Address, rInsn);
        }
        else
        {
          rInsn.Length()++;
          rInsn.SetOpcode(X86_Opcode_Vmptrld);
          return Operand__Mq(rBinStrm, Address, rInsn);
        }
      }
    case 0x7:
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vmptrst);
      return Operand__Mq(rBinStrm, Address, rInsn);
    default:
      return false;
    }
}

/*
Opcode: c8
- bswap
operand: ['rAX']
CPU Model: >= X86_Arch_80486
- bswap
operand: ['r8']
flag: rexb
CPU Model: >= X86_Arch_80486
*/
bool X86Architecture::Opcode2_c8(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80486 && rInsn.GetPrefix() & X86_Prefix_REX_b)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Bswap);
      return Operand__r8(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_80486)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Bswap);
      return Operand__rAX(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: c9
- bswap
operand: ['rCX']
CPU Model: >= X86_Arch_80486
- bswap
operand: ['r9']
flag: rexb
CPU Model: >= X86_Arch_80486
*/
bool X86Architecture::Opcode2_c9(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80486 && rInsn.GetPrefix() & X86_Prefix_REX_b)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Bswap);
      return Operand__r9(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_80486)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Bswap);
      return Operand__rCX(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: ca
- bswap
operand: ['rDX']
CPU Model: >= X86_Arch_80486
- bswap
operand: ['r10']
flag: rexb
CPU Model: >= X86_Arch_80486
*/
bool X86Architecture::Opcode2_ca(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80486 && rInsn.GetPrefix() & X86_Prefix_REX_b)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Bswap);
      return Operand__r10(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_80486)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Bswap);
      return Operand__rDX(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: cb
- bswap
operand: ['rBX']
CPU Model: >= X86_Arch_80486
- bswap
operand: ['r11']
flag: rexb
CPU Model: >= X86_Arch_80486
*/
bool X86Architecture::Opcode2_cb(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80486 && rInsn.GetPrefix() & X86_Prefix_REX_b)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Bswap);
      return Operand__r11(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_80486)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Bswap);
      return Operand__rBX(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: cc
- bswap
operand: ['rSP']
CPU Model: >= X86_Arch_80486
- bswap
operand: ['r12']
flag: rexb
CPU Model: >= X86_Arch_80486
*/
bool X86Architecture::Opcode2_cc(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80486 && rInsn.GetPrefix() & X86_Prefix_REX_b)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Bswap);
      return Operand__r12(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_80486)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Bswap);
      return Operand__rSP(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: cd
- bswap
operand: ['rBP']
CPU Model: >= X86_Arch_80486
- bswap
operand: ['r13']
flag: rexb
CPU Model: >= X86_Arch_80486
*/
bool X86Architecture::Opcode2_cd(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80486 && rInsn.GetPrefix() & X86_Prefix_REX_b)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Bswap);
      return Operand__r13(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_80486)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Bswap);
      return Operand__rBP(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: ce
- bswap
operand: ['rSI']
CPU Model: >= X86_Arch_80486
- bswap
operand: ['r14']
flag: rexb
CPU Model: >= X86_Arch_80486
*/
bool X86Architecture::Opcode2_ce(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80486 && rInsn.GetPrefix() & X86_Prefix_REX_b)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Bswap);
      return Operand__r14(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_80486)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Bswap);
      return Operand__rSI(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: cf
- bswap
operand: ['rDI']
CPU Model: >= X86_Arch_80486
- bswap
operand: ['r15']
flag: rexb
CPU Model: >= X86_Arch_80486
*/
bool X86Architecture::Opcode2_cf(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80486 && rInsn.GetPrefix() & X86_Prefix_REX_b)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Bswap);
      return Operand__r15(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_80486)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Bswap);
      return Operand__rDI(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: d0
** INVALID **
- vaddsubps
operand: ['Vx', 'Hx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Sse3
- vaddsubps
operand: ['Vx', 'Hx', 'Wx']
prefix: 0xf2
CPU Model: >= X86_Arch_Sse3
*/
bool X86Architecture::Opcode2_d0(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse3 && Prefix == 0xf2)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vaddsubps);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse3 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vaddsubps);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else
    {
      return false;
    }
}

/*
Opcode: d1
- psrlw
operand: ['Pq', 'Qq']
CPU Model: >= X86_Arch_Mmx
- vpsrlw
operand: ['Vx', 'Hx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Sse2
*/
bool X86Architecture::Opcode2_d1(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpsrlw);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Mmx)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Psrlw);
      return Operand__Pq_Qq(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: d2
- psrld
operand: ['Pq', 'Qq']
CPU Model: >= X86_Arch_Mmx
- vpsrld
operand: ['Vx', 'Hx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Sse2
*/
bool X86Architecture::Opcode2_d2(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpsrld);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Mmx)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Psrld);
      return Operand__Pq_Qq(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: d3
- psrlq
operand: ['Pq', 'Qq']
CPU Model: >= X86_Arch_Mmx
- vpsrld
operand: ['Vx', 'Hx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Sse2
*/
bool X86Architecture::Opcode2_d3(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpsrld);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Mmx)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Psrlq);
      return Operand__Pq_Qq(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: d4
- paddq
operand: ['Pq', 'Qq']
CPU Model: >= X86_Arch_Mmx_sse2
- vpaddq
operand: ['Vx', 'Hx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Sse2
*/
bool X86Architecture::Opcode2_d4(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpaddq);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Mmx_sse2)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Paddq);
      return Operand__Pq_Qq(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: d5
- pmullw
operand: ['Pq', 'Qq']
CPU Model: >= X86_Arch_Mmx
- vpmullw
operand: ['Vx', 'Hx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Sse2
*/
bool X86Architecture::Opcode2_d5(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpmullw);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Mmx)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pmullw);
      return Operand__Pq_Qq(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: d6
** INVALID **
- vmovq
operand: ['Woq', 'Vo']
prefix: 0x66
CPU Model: >= X86_Arch_Sse2
- movq2dq
operand: ['Vo', 'Nq']
prefix: 0xf3
CPU Model: >= X86_Arch_Sse2_mmx
- movdq2q
operand: ['Pq', 'Uq']
prefix: 0xf2
CPU Model: >= X86_Arch_Sse2_mmx
*/
bool X86Architecture::Opcode2_d6(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse2_mmx && Prefix == 0xf2)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Movdq2q);
      return Operand__Pq_Uq(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse2_mmx && Prefix == 0xf3)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Movq2dq);
      return Operand__Vo_Nq(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vmovq);
      return Operand__Woq_Vo(rBinStrm, Address, rInsn);
    }
    else
    {
      return false;
    }
}

/*
Opcode: d7
- pmovmskb
operand: ['Gy', 'Nq']
CPU Model: >= X86_Arch_Mmx_sse
- vpmovmskb
operand: ['Gy', 'Ux']
prefix: 0x66
CPU Model: >= X86_Arch_Sse2
*/
bool X86Architecture::Opcode2_d7(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpmovmskb);
      return Operand__Gy_Ux(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Mmx_sse)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pmovmskb);
      return Operand__Gy_Nq(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: d8
- psubusb
operand: ['Pq', 'Qq']
CPU Model: >= X86_Arch_Mmx
- vpsubusb
operand: ['Vx', 'Hx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Sse2
*/
bool X86Architecture::Opcode2_d8(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpsubusb);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Mmx)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Psubusb);
      return Operand__Pq_Qq(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: d9
- psubusw
operand: ['Pq', 'Qq']
CPU Model: >= X86_Arch_Mmx
- vpsubusw
operand: ['Vx', 'Hx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Sse2
*/
bool X86Architecture::Opcode2_d9(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpsubusw);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Mmx)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Psubusw);
      return Operand__Pq_Qq(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: da
- pminub
operand: ['Pq', 'Qq']
CPU Model: >= X86_Arch_Mmx
- vpminub
operand: ['Vx', 'Hx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Sse2
*/
bool X86Architecture::Opcode2_da(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpminub);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Mmx)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pminub);
      return Operand__Pq_Qq(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: db
- pand
operand: ['Pq', 'Qq']
CPU Model: >= X86_Arch_Mmx
- vpand
operand: ['Vx', 'Hx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Sse2
*/
bool X86Architecture::Opcode2_db(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpand);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Mmx)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pand);
      return Operand__Pq_Qq(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: dc
- paddusb
operand: ['Pq', 'Qq']
CPU Model: >= X86_Arch_Mmx
- vpaddusb
operand: ['Vx', 'Hx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Sse2
*/
bool X86Architecture::Opcode2_dc(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpaddusb);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Mmx)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Paddusb);
      return Operand__Pq_Qq(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: dd
- paddusw
operand: ['Pq', 'Qq']
CPU Model: >= X86_Arch_Mmx
- vpaddusw
operand: ['Vx', 'Hx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Sse2
*/
bool X86Architecture::Opcode2_dd(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpaddusw);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Mmx)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Paddusw);
      return Operand__Pq_Qq(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: de
- pmaxub
operand: ['Pq', 'Qq']
CPU Model: >= X86_Arch_Mmx
- vpmaxub
operand: ['Vx', 'Hx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Sse2
*/
bool X86Architecture::Opcode2_de(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpmaxub);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Mmx)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pmaxub);
      return Operand__Pq_Qq(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: df
- pandn
operand: ['Pq', 'Qq']
CPU Model: >= X86_Arch_Mmx
- vpandn
operand: ['Vx', 'Hx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Sse2
*/
bool X86Architecture::Opcode2_df(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpandn);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Mmx)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pandn);
      return Operand__Pq_Qq(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: e0
- pavgb
operand: ['Pq', 'Qq']
CPU Model: >= X86_Arch_Mmx_sse
- vpavgb
operand: ['Vx', 'Hx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Sse2
*/
bool X86Architecture::Opcode2_e0(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpavgb);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Mmx_sse)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pavgb);
      return Operand__Pq_Qq(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: e1
- psraw
operand: ['Pq', 'Qq']
CPU Model: >= X86_Arch_Mmx
- vpsraw
operand: ['Vx', 'Hx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Sse2
*/
bool X86Architecture::Opcode2_e1(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpsraw);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Mmx)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Psraw);
      return Operand__Pq_Qq(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: e2
- psrad
operand: ['Pq', 'Qq']
CPU Model: >= X86_Arch_Mmx
- vpsrad
operand: ['Vx', 'Hx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Sse2
*/
bool X86Architecture::Opcode2_e2(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpsrad);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Mmx)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Psrad);
      return Operand__Pq_Qq(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: e3
- pavgw
operand: ['Pq', 'Qq']
CPU Model: >= X86_Arch_Mmx_sse
- vpavgw
operand: ['Vx', 'Hx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Sse2
*/
bool X86Architecture::Opcode2_e3(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpavgw);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Mmx_sse)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pavgw);
      return Operand__Pq_Qq(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: e4
- pmulhuw
operand: ['Pq', 'Qq']
CPU Model: >= X86_Arch_Mmx_sse
- vpmulhuw
operand: ['Vx', 'Hx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Sse2
*/
bool X86Architecture::Opcode2_e4(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpmulhuw);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Mmx_sse)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pmulhuw);
      return Operand__Pq_Qq(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: e5
- pmulhw
operand: ['Pq', 'Qq']
CPU Model: >= X86_Arch_Mmx
- vpmulhw
operand: ['Vx', 'Hx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Sse2
*/
bool X86Architecture::Opcode2_e5(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpmulhw);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Mmx)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pmulhw);
      return Operand__Pq_Qq(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: e6
** INVALID **
- vcvttpd2dq
operand: ['Vo', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Sse2
- vcvtdq2pd
operand: ['Vo', 'Woq']
prefix: 0xf3
CPU Model: >= X86_Arch_Sse2
- vcvtpd2dq
operand: ['Vo', 'Wx']
prefix: 0xf2
CPU Model: >= X86_Arch_Sse2
*/
bool X86Architecture::Opcode2_e6(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0xf2)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vcvtpd2dq);
      return Operand__Vo_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0xf3)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vcvtdq2pd);
      return Operand__Vo_Woq(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vcvttpd2dq);
      return Operand__Vo_Wx(rBinStrm, Address, rInsn);
    }
    else
    {
      return false;
    }
}

/*
Opcode: e7
- movntq
operand: ['Mq', 'Pq']
CPU Model: >= X86_Arch_Mmx_sse
- vmovntdq
operand: ['Mx', 'Vx']
prefix: 0x66
CPU Model: >= X86_Arch_Sse2
*/
bool X86Architecture::Opcode2_e7(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vmovntdq);
      return Operand__Mx_Vx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Mmx_sse)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Movntq);
      return Operand__Mq_Pq(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: e8
- psubsb
operand: ['Pq', 'Qq']
CPU Model: >= X86_Arch_Mmx
- vpsubsb
operand: ['Vx', 'Hx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Sse2
*/
bool X86Architecture::Opcode2_e8(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpsubsb);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Mmx)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Psubsb);
      return Operand__Pq_Qq(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: e9
- psubsw
operand: ['Pq', 'Qq']
CPU Model: >= X86_Arch_Mmx
- vpsubsw
operand: ['Vx', 'Hx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Sse2
*/
bool X86Architecture::Opcode2_e9(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpsubsw);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Mmx)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Psubsw);
      return Operand__Pq_Qq(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: ea
- pminsw
operand: ['Pq', 'Qq']
CPU Model: >= X86_Arch_Mmx
- vpminsw
operand: ['Vx', 'Hx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Sse2
*/
bool X86Architecture::Opcode2_ea(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpminsw);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Mmx)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pminsw);
      return Operand__Pq_Qq(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: eb
- por
operand: ['Pq', 'Qq']
CPU Model: >= X86_Arch_Mmx
- vpor
operand: ['Vx', 'Hx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Sse2
*/
bool X86Architecture::Opcode2_eb(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpor);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Mmx)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Por);
      return Operand__Pq_Qq(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: ec
- paddsb
operand: ['Pq', 'Qq']
CPU Model: >= X86_Arch_Mmx
- vpaddsb
operand: ['Vx', 'Hx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Sse2
*/
bool X86Architecture::Opcode2_ec(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpaddsb);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Mmx)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Paddsb);
      return Operand__Pq_Qq(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: ed
- paddsw
operand: ['Pq', 'Qq']
CPU Model: >= X86_Arch_Mmx
- vpaddsw
operand: ['Vx', 'Hx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Sse2
*/
bool X86Architecture::Opcode2_ed(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpaddsw);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Mmx)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Paddsw);
      return Operand__Pq_Qq(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: ee
- pmaxsw
operand: ['Pq', 'Qq']
CPU Model: >= X86_Arch_Mmx
- vpmaxsw
operand: ['Vx', 'Hx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Sse2
*/
bool X86Architecture::Opcode2_ee(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpmaxsw);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Mmx)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pmaxsw);
      return Operand__Pq_Qq(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: ef
- pxor
operand: ['Pq', 'Qq']
CPU Model: >= X86_Arch_Mmx
- vpxor
operand: ['Vx', 'Hx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Sse2
*/
bool X86Architecture::Opcode2_ef(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpxor);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Mmx)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pxor);
      return Operand__Pq_Qq(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: f0
** INVALID **
- vlddqu
operand: ['Vx', 'Mx']
prefix: 0xf2
CPU Model: >= X86_Arch_Sse3
*/
bool X86Architecture::Opcode2_f0(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse3 && Prefix == 0xf2)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vlddqu);
      return Operand__Vx_Mx(rBinStrm, Address, rInsn);
    }
    else
    {
      return false;
    }
}

/*
Opcode: f1
- psllw
operand: ['Pq', 'Qq']
CPU Model: >= X86_Arch_Mmx
- vpsllw
operand: ['Vx', 'Hx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Sse2
*/
bool X86Architecture::Opcode2_f1(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpsllw);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Mmx)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Psllw);
      return Operand__Pq_Qq(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: f2
- pslld
operand: ['Pq', 'Qq']
CPU Model: >= X86_Arch_Mmx
- vsplld
operand: ['Vx', 'Hx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Sse2
*/
bool X86Architecture::Opcode2_f2(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vsplld);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Mmx)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pslld);
      return Operand__Pq_Qq(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: f3
- psllq
operand: ['Pq', 'Qq']
CPU Model: >= X86_Arch_Mmx
- vspllq
operand: ['Vx', 'Hx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Sse2
*/
bool X86Architecture::Opcode2_f3(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vspllq);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Mmx)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Psllq);
      return Operand__Pq_Qq(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: f4
- pmuludq
operand: ['Pq', 'Qq']
CPU Model: >= X86_Arch_Mmx_sse2
- vpmuludq
operand: ['Vx', 'Hx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Sse2
*/
bool X86Architecture::Opcode2_f4(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpmuludq);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Mmx_sse2)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pmuludq);
      return Operand__Pq_Qq(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: f5
- pmaddwd
operand: ['Pq', 'Qq']
CPU Model: >= X86_Arch_Mmx
- vpmaddwd
operand: ['Vx', 'Hx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Sse2
*/
bool X86Architecture::Opcode2_f5(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpmaddwd);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Mmx)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pmaddwd);
      return Operand__Pq_Qq(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: f6
- psadbw
operand: ['Pq', 'Qq']
CPU Model: >= X86_Arch_Mmx_sse
- vpsadbw
operand: ['Vx', 'Hx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Sse2
*/
bool X86Architecture::Opcode2_f6(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpsadbw);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Mmx_sse)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Psadbw);
      return Operand__Pq_Qq(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: f7
- maskmovq
operand: ['Pq', 'Nq']
CPU Model: >= X86_Arch_Mmx_sse
- vmaskmovdqu
operand: ['Vo', 'Uo']
prefix: 0x66
CPU Model: >= X86_Arch_Sse2
*/
bool X86Architecture::Opcode2_f7(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vmaskmovdqu);
      return Operand__Vo_Uo(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Mmx_sse)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Maskmovq);
      return Operand__Pq_Nq(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: f8
- psubb
operand: ['Pq', 'Qq']
CPU Model: >= X86_Arch_Mmx
- vpsubb
operand: ['Vx', 'Hx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Sse2
*/
bool X86Architecture::Opcode2_f8(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpsubb);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Mmx)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Psubb);
      return Operand__Pq_Qq(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: f9
- psubw
operand: ['Pq', 'Qq']
CPU Model: >= X86_Arch_Mmx
- vpsubw
operand: ['Vx', 'Hx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Sse2
*/
bool X86Architecture::Opcode2_f9(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpsubw);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Mmx)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Psubw);
      return Operand__Pq_Qq(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: fa
- psubd
operand: ['Pq', 'Qq']
CPU Model: >= X86_Arch_Mmx
- vpsubd
operand: ['Vx', 'Hx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Sse2
*/
bool X86Architecture::Opcode2_fa(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpsubd);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Mmx)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Psubd);
      return Operand__Pq_Qq(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: fb
- psubq
operand: ['Pq', 'Qq']
CPU Model: >= X86_Arch_Mmx
- vpsubq
operand: ['Vx', 'Hx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Sse2
*/
bool X86Architecture::Opcode2_fb(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpsubq);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Mmx)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Psubq);
      return Operand__Pq_Qq(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: fc
- paddb
operand: ['Pq', 'Qq']
CPU Model: >= X86_Arch_Mmx
- vpaddb
operand: ['Vx', 'Hx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Sse2
*/
bool X86Architecture::Opcode2_fc(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpaddb);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Mmx)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Paddb);
      return Operand__Pq_Qq(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: fd
- paddw
operand: ['Pq', 'Qq']
CPU Model: >= X86_Arch_Mmx
- vpaddw
operand: ['Vx', 'Hx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Sse2
*/
bool X86Architecture::Opcode2_fd(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpaddw);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Mmx)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Paddw);
      return Operand__Pq_Qq(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: fe
- paddd
operand: ['Pq', 'Qq']
CPU Model: >= X86_Arch_Mmx
- vpaddd
operand: ['Vx', 'Hx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Sse2
*/
bool X86Architecture::Opcode2_fe(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpaddd);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Mmx)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Paddd);
      return Operand__Pq_Qq(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: ff
- ud
flag: amd
*/
bool X86Architecture::Opcode2_ff(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_ProcType == X86_ProcType_AMD)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Ud);
      return true;
    }
    return false;
}

/*
Opcode: 00
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_00(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 01
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_01(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 02
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_02(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 03
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_03(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 04
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_04(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 05
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_05(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 06
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_06(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 07
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_07(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 08
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_08(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 09
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_09(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 0a
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_0a(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 0b
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_0b(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 0c
- pi2fw
operand: ['Pq', 'Qq']
flag: amd
*/
bool X86Architecture::Opcode3dnow1_0c(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_ProcType == X86_ProcType_AMD)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pi2fw);
      return Operand__Pq_Qq(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: 0d
- pi2fd
operand: ['Pq', 'Qq']
flag: amd
*/
bool X86Architecture::Opcode3dnow1_0d(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_ProcType == X86_ProcType_AMD)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pi2fd);
      return Operand__Pq_Qq(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: 0e
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_0e(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 0f
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_0f(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 10
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_10(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 11
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_11(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 12
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_12(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 13
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_13(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 14
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_14(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 15
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_15(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 16
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_16(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 17
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_17(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 18
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_18(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 19
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_19(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 1a
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_1a(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 1b
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_1b(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 1c
- pf2iw
operand: ['Pq', 'Qq']
flag: amd
*/
bool X86Architecture::Opcode3dnow1_1c(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_ProcType == X86_ProcType_AMD)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pf2iw);
      return Operand__Pq_Qq(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: 1d
- pd2id
operand: ['Pq', 'Qq']
flag: amd
*/
bool X86Architecture::Opcode3dnow1_1d(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_ProcType == X86_ProcType_AMD)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pd2id);
      return Operand__Pq_Qq(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: 1e
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_1e(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 1f
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_1f(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 20
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_20(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 21
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_21(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 22
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_22(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 23
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_23(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 24
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_24(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 25
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_25(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 26
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_26(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 27
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_27(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 28
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_28(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 29
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_29(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 2a
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_2a(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 2b
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_2b(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 2c
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_2c(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 2d
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_2d(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 2e
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_2e(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 2f
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_2f(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 30
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_30(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 31
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_31(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 32
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_32(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 33
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_33(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 34
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_34(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 35
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_35(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 36
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_36(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 37
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_37(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 38
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_38(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 39
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_39(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 3a
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_3a(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 3b
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_3b(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 3c
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_3c(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 3d
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_3d(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 3e
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_3e(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 3f
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_3f(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 40
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_40(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 41
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_41(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 42
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_42(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 43
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_43(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 44
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_44(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 45
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_45(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 46
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_46(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 47
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_47(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 48
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_48(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 49
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_49(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 4a
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_4a(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 4b
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_4b(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 4c
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_4c(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 4d
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_4d(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 4e
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_4e(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 4f
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_4f(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 50
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_50(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 51
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_51(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 52
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_52(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 53
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_53(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 54
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_54(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 55
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_55(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 56
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_56(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 57
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_57(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 58
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_58(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 59
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_59(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 5a
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_5a(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 5b
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_5b(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 5c
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_5c(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 5d
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_5d(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 5e
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_5e(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 5f
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_5f(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 60
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_60(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 61
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_61(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 62
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_62(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 63
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_63(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 64
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_64(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 65
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_65(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 66
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_66(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 67
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_67(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 68
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_68(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 69
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_69(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 6a
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_6a(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 6b
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_6b(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 6c
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_6c(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 6d
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_6d(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 6e
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_6e(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 6f
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_6f(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 70
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_70(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 71
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_71(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 72
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_72(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 73
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_73(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 74
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_74(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 75
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_75(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 76
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_76(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 77
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_77(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 78
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_78(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 79
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_79(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 7a
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_7a(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 7b
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_7b(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 7c
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_7c(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 7d
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_7d(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 7e
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_7e(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 7f
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_7f(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 80
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_80(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 81
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_81(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 82
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_82(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 83
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_83(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 84
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_84(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 85
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_85(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 86
- pfrcpv
operand: ['Pq', 'Qq']
flag: cyrix
CPU Model: >= X86_Arch_Geode_lx
*/
bool X86Architecture::Opcode3dnow1_86(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_Geode_lx && m_ProcType == X86_ProcType_CYRIX)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pfrcpv);
      return Operand__Pq_Qq(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: 87
- pfrsqrtv
operand: ['Pq', 'Qq']
flag: cyrix
CPU Model: >= X86_Arch_Geode_lx
*/
bool X86Architecture::Opcode3dnow1_87(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_Geode_lx && m_ProcType == X86_ProcType_CYRIX)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pfrsqrtv);
      return Operand__Pq_Qq(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: 88
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_88(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 89
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_89(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 8a
- pfnacc
operand: ['Pq', 'Qq']
flag: amd
*/
bool X86Architecture::Opcode3dnow1_8a(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_ProcType == X86_ProcType_AMD)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pfnacc);
      return Operand__Pq_Qq(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: 8b
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_8b(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 8c
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_8c(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 8d
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_8d(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 8e
- pfpnacc
operand: ['Pq', 'Qq']
flag: amd
*/
bool X86Architecture::Opcode3dnow1_8e(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_ProcType == X86_ProcType_AMD)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pfpnacc);
      return Operand__Pq_Qq(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: 8f
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_8f(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 90
- pfcmge
operand: ['Pq', 'Qq']
flag: amd
*/
bool X86Architecture::Opcode3dnow1_90(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_ProcType == X86_ProcType_AMD)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pfcmge);
      return Operand__Pq_Qq(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: 91
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_91(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 92
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_92(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 93
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_93(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 94
- pfmin
operand: ['Pq', 'Qq']
flag: amd
*/
bool X86Architecture::Opcode3dnow1_94(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_ProcType == X86_ProcType_AMD)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pfmin);
      return Operand__Pq_Qq(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: 95
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_95(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 96
- pfrcp
operand: ['Pq', 'Qq']
flag: amd
*/
bool X86Architecture::Opcode3dnow1_96(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_ProcType == X86_ProcType_AMD)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pfrcp);
      return Operand__Pq_Qq(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: 97
- pfrsqrt
operand: ['Pq', 'Qq']
flag: amd
*/
bool X86Architecture::Opcode3dnow1_97(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_ProcType == X86_ProcType_AMD)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pfrsqrt);
      return Operand__Pq_Qq(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: 98
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_98(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 99
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_99(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 9a
- pfsub
operand: ['Pq', 'Qq']
flag: amd
*/
bool X86Architecture::Opcode3dnow1_9a(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_ProcType == X86_ProcType_AMD)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pfsub);
      return Operand__Pq_Qq(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: 9b
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_9b(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 9c
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_9c(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 9d
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_9d(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 9e
- pfadd
operand: ['Pq', 'Qq']
flag: amd
*/
bool X86Architecture::Opcode3dnow1_9e(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_ProcType == X86_ProcType_AMD)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pfadd);
      return Operand__Pq_Qq(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: 9f
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_9f(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: a0
- pfcmpgt
operand: ['Pq', 'Qq']
flag: amd
*/
bool X86Architecture::Opcode3dnow1_a0(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_ProcType == X86_ProcType_AMD)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pfcmpgt);
      return Operand__Pq_Qq(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: a1
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_a1(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: a2
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_a2(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: a3
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_a3(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: a4
- pfmax
operand: ['Pq', 'Qq']
flag: amd
*/
bool X86Architecture::Opcode3dnow1_a4(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_ProcType == X86_ProcType_AMD)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pfmax);
      return Operand__Pq_Qq(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: a5
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_a5(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: a6
- pfrcpit1
operand: ['Pq', 'Qq']
flag: amd
*/
bool X86Architecture::Opcode3dnow1_a6(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_ProcType == X86_ProcType_AMD)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pfrcpit1);
      return Operand__Pq_Qq(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: a7
- pfrsqit1
operand: ['Pq', 'Qq']
flag: amd
*/
bool X86Architecture::Opcode3dnow1_a7(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_ProcType == X86_ProcType_AMD)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pfrsqit1);
      return Operand__Pq_Qq(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: a8
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_a8(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: a9
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_a9(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: aa
- pfsubr
operand: ['Pq', 'Qq']
flag: amd
*/
bool X86Architecture::Opcode3dnow1_aa(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_ProcType == X86_ProcType_AMD)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pfsubr);
      return Operand__Pq_Qq(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: ab
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_ab(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: ac
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_ac(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: ad
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_ad(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: ae
- pfacc
operand: ['Pq', 'Qq']
flag: amd
*/
bool X86Architecture::Opcode3dnow1_ae(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_ProcType == X86_ProcType_AMD)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pfacc);
      return Operand__Pq_Qq(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: af
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_af(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: b0
- pfcmpeq
operand: ['Pq', 'Qq']
flag: amd
*/
bool X86Architecture::Opcode3dnow1_b0(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_ProcType == X86_ProcType_AMD)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pfcmpeq);
      return Operand__Pq_Qq(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: b1
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_b1(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: b2
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_b2(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: b3
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_b3(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: b4
- pfmul
operand: ['Pq', 'Qq']
flag: amd
*/
bool X86Architecture::Opcode3dnow1_b4(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_ProcType == X86_ProcType_AMD)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pfmul);
      return Operand__Pq_Qq(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: b5
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_b5(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: b6
- pfrcpit2
operand: ['Pq', 'Qq']
flag: amd
*/
bool X86Architecture::Opcode3dnow1_b6(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_ProcType == X86_ProcType_AMD)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pfrcpit2);
      return Operand__Pq_Qq(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: b7
- pmulhrw
operand: ['Pq', 'Qq']
flag: amd
*/
bool X86Architecture::Opcode3dnow1_b7(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_ProcType == X86_ProcType_AMD)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pmulhrw);
      return Operand__Pq_Qq(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: b8
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_b8(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: b9
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_b9(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: ba
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_ba(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: bb
- pswapd
operand: ['Pq', 'Qq']
flag: amd
*/
bool X86Architecture::Opcode3dnow1_bb(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_ProcType == X86_ProcType_AMD)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pswapd);
      return Operand__Pq_Qq(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: bc
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_bc(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: bd
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_bd(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: be
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_be(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: bf
- pavgusb
operand: ['Pq', 'Qq']
flag: amd
*/
bool X86Architecture::Opcode3dnow1_bf(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_ProcType == X86_ProcType_AMD)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pavgusb);
      return Operand__Pq_Qq(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: c0
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_c0(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: c1
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_c1(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: c2
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_c2(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: c3
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_c3(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: c4
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_c4(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: c5
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_c5(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: c6
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_c6(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: c7
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_c7(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: c8
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_c8(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: c9
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_c9(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: ca
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_ca(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: cb
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_cb(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: cc
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_cc(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: cd
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_cd(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: ce
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_ce(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: cf
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_cf(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: d0
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_d0(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: d1
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_d1(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: d2
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_d2(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: d3
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_d3(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: d4
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_d4(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: d5
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_d5(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: d6
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_d6(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: d7
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_d7(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: d8
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_d8(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: d9
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_d9(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: da
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_da(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: db
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_db(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: dc
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_dc(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: dd
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_dd(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: de
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_de(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: df
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_df(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: e0
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_e0(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: e1
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_e1(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: e2
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_e2(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: e3
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_e3(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: e4
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_e4(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: e5
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_e5(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: e6
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_e6(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: e7
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_e7(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: e8
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_e8(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: e9
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_e9(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: ea
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_ea(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: eb
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_eb(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: ec
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_ec(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: ed
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_ed(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: ee
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_ee(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: ef
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_ef(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: f0
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_f0(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: f1
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_f1(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: f2
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_f2(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: f3
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_f3(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: f4
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_f4(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: f5
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_f5(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: f6
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_f6(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: f7
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_f7(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: f8
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_f8(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: f9
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_f9(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: fa
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_fa(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: fb
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_fb(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: fc
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_fc(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: fd
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_fd(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: fe
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_fe(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: ff
** INVALID **
*/
bool X86Architecture::Opcode3dnow1_ff(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 00
- pshufb
operand: ['Pq', 'Qq']
CPU Model: >= X86_Arch_Ssse3
- pshufb
operand: ['Vx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Ssse3
- vpshufb
operand: ['Vx', 'Hx', 'Wx']
flag: ny
prefix: 0x66
CPU Model: >= X86_Arch_Avx
- vpshufb
operand: ['Vx', 'Hx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Avx2
*/
bool X86Architecture::Opcode3_38_00(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpshufb);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Avx && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpshufb);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Ssse3 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pshufb);
      return Operand__Vx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Ssse3)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pshufb);
      return Operand__Pq_Qq(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 01
- phaddw
operand: ['Pq', 'Qq']
CPU Model: >= X86_Arch_Ssse3
- phaddw
operand: ['Vx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Ssse3
- vphaddw
operand: ['Vx', 'Hx', 'Wx']
flag: ny
prefix: 0x66
CPU Model: >= X86_Arch_Avx
- vphaddw
operand: ['Vx', 'Hx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Avx2
*/
bool X86Architecture::Opcode3_38_01(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vphaddw);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Avx && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vphaddw);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Ssse3 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Phaddw);
      return Operand__Vx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Ssse3)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Phaddw);
      return Operand__Pq_Qq(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 02
- phaddd
operand: ['Pq', 'Qq']
CPU Model: >= X86_Arch_Ssse3
- phaddd
operand: ['Vx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Ssse3
- vphaddd
operand: ['Vx', 'Hx', 'Wx']
flag: ny
prefix: 0x66
CPU Model: >= X86_Arch_Avx
- vphaddd
operand: ['Vx', 'Hx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Avx2
*/
bool X86Architecture::Opcode3_38_02(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vphaddd);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Avx && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vphaddd);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Ssse3 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Phaddd);
      return Operand__Vx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Ssse3)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Phaddd);
      return Operand__Pq_Qq(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 03
- phaddsw
operand: ['Pq', 'Qq']
CPU Model: >= X86_Arch_Ssse3
- phaddsw
operand: ['Vx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Ssse3
- vphaddsw
operand: ['Vx', 'Hx', 'Wx']
flag: ny
prefix: 0x66
CPU Model: >= X86_Arch_Avx
- vphaddsw
operand: ['Vx', 'Hx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Avx2
*/
bool X86Architecture::Opcode3_38_03(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vphaddsw);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Avx && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vphaddsw);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Ssse3 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Phaddsw);
      return Operand__Vx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Ssse3)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Phaddsw);
      return Operand__Pq_Qq(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 04
- pmaddubsw
operand: ['Pq', 'Qq']
CPU Model: >= X86_Arch_Ssse3
- pmaddubsw
operand: ['Vx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Ssse3
- vpmaddubsw
operand: ['Vx', 'Hx', 'Wx']
flag: ny
prefix: 0x66
CPU Model: >= X86_Arch_Avx
- vpmaddubsw
operand: ['Vx', 'Hx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Avx2
*/
bool X86Architecture::Opcode3_38_04(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpmaddubsw);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Avx && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpmaddubsw);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Ssse3 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pmaddubsw);
      return Operand__Vx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Ssse3)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pmaddubsw);
      return Operand__Pq_Qq(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 05
- phsubw
operand: ['Pq', 'Qq']
CPU Model: >= X86_Arch_Ssse3
- phsubw
operand: ['Vx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Ssse3
- vphsubw
operand: ['Vx', 'Hx', 'Wx']
flag: ny
prefix: 0x66
CPU Model: >= X86_Arch_Avx
- vphsubw
operand: ['Vx', 'Hx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Avx2
*/
bool X86Architecture::Opcode3_38_05(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vphsubw);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Avx && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vphsubw);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Ssse3 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Phsubw);
      return Operand__Vx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Ssse3)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Phsubw);
      return Operand__Pq_Qq(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 06
- phsubd
operand: ['Pq', 'Qq']
CPU Model: >= X86_Arch_Ssse3
- phsubd
operand: ['Vx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Ssse3
- vphsubd
operand: ['Vx', 'Hx', 'Wx']
flag: ny
prefix: 0x66
CPU Model: >= X86_Arch_Avx
- vphsubd
operand: ['Vx', 'Hx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Avx2
*/
bool X86Architecture::Opcode3_38_06(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vphsubd);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Avx && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vphsubd);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Ssse3 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Phsubd);
      return Operand__Vx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Ssse3)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Phsubd);
      return Operand__Pq_Qq(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 07
- phsubsw
operand: ['Pq', 'Qq']
CPU Model: >= X86_Arch_Ssse3
- phsubsw
operand: ['Vx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Ssse3
- vphsubsw
operand: ['Vx', 'Hx', 'Wx']
flag: ny
prefix: 0x66
CPU Model: >= X86_Arch_Avx
- vphsubsw
operand: ['Vx', 'Hx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Avx2
*/
bool X86Architecture::Opcode3_38_07(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vphsubsw);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Avx && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vphsubsw);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Ssse3 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Phsubsw);
      return Operand__Vx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Ssse3)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Phsubsw);
      return Operand__Pq_Qq(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 08
- psignb
operand: ['Pq', 'Qq']
CPU Model: >= X86_Arch_Ssse3
- psignb
operand: ['Vx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Ssse3
- vpsignb
operand: ['Vx', 'Hx', 'Wx']
flag: ny
prefix: 0x66
CPU Model: >= X86_Arch_Avx
- vpsignb
operand: ['Vx', 'Hx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Avx2
*/
bool X86Architecture::Opcode3_38_08(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpsignb);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Avx && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpsignb);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Ssse3 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Psignb);
      return Operand__Vx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Ssse3)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Psignb);
      return Operand__Pq_Qq(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 09
- psignw
operand: ['Pq', 'Qq']
CPU Model: >= X86_Arch_Ssse3
- psignw
operand: ['Vx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Ssse3
- vpsignw
operand: ['Vx', 'Hx', 'Wx']
flag: ny
prefix: 0x66
CPU Model: >= X86_Arch_Avx
- vpsignw
operand: ['Vx', 'Hx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Avx2
*/
bool X86Architecture::Opcode3_38_09(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpsignw);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Avx && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpsignw);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Ssse3 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Psignw);
      return Operand__Vx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Ssse3)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Psignw);
      return Operand__Pq_Qq(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 0a
- psignd
operand: ['Pq', 'Qq']
CPU Model: >= X86_Arch_Ssse3
- psignd
operand: ['Vx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Ssse3
- vpsignd
operand: ['Vx', 'Hx', 'Wx']
flag: ny
prefix: 0x66
CPU Model: >= X86_Arch_Avx
- vpsignd
operand: ['Vx', 'Hx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Avx2
*/
bool X86Architecture::Opcode3_38_0a(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpsignd);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Avx && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpsignd);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Ssse3 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Psignd);
      return Operand__Vx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Ssse3)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Psignd);
      return Operand__Pq_Qq(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 0b
- pmulhrsw
operand: ['Pq', 'Qq']
CPU Model: >= X86_Arch_Ssse3
- pmulhrsw
operand: ['Vx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Ssse3
- vpmulhrsw
operand: ['Vx', 'Hx', 'Wx']
flag: ny
prefix: 0x66
CPU Model: >= X86_Arch_Avx
- vpmulhrsw
operand: ['Vx', 'Hx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Avx2
*/
bool X86Architecture::Opcode3_38_0b(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpmulhrsw);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Avx && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpmulhrsw);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Ssse3 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pmulhrsw);
      return Operand__Vx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Ssse3)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pmulhrsw);
      return Operand__Pq_Qq(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 0c
- vpermilps
operand: ['Vx', 'Hx', 'Wx']
flag: w0
prefix: 0x66
CPU Model: >= X86_Arch_Avx
*/
bool X86Architecture::Opcode3_38_0c(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpermilps);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: 0d
- vpermilpd
operand: ['Vx', 'Hx', 'Wx']
flag: w0
prefix: 0x66
CPU Model: >= X86_Arch_Avx
*/
bool X86Architecture::Opcode3_38_0d(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpermilpd);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: 0e
- vtestps
operand: ['Vx', 'Wx']
flag: nv | w0
prefix: 0x66
CPU Model: >= X86_Arch_Avx
*/
bool X86Architecture::Opcode3_38_0e(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vtestps);
      return Operand__Vx_Wx(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: 0f
- vtestpd
operand: ['Vx', 'Wx']
flag: nv | w0
prefix: 0x66
CPU Model: >= X86_Arch_Avx
*/
bool X86Architecture::Opcode3_38_0f(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vtestpd);
      return Operand__Vx_Wx(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: 10
- pblendvb
operand: ['Vo', 'Wo']
prefix: 0x66
CPU Model: >= X86_Arch_Sse41
*/
bool X86Architecture::Opcode3_38_10(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse41 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pblendvb);
      return Operand__Vo_Wo(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: 11
** INVALID **
*/
bool X86Architecture::Opcode3_38_11(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 12
** INVALID **
*/
bool X86Architecture::Opcode3_38_12(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 13
- vcvtph2ps
operand: ['Vo', 'Woq']
flag: vl0
prefix: 0x66
CPU Model: >= X86_Arch_F16c
- vcvtph2ps
operand: ['Vy', 'Woo']
flag: vl1
prefix: 0x66
CPU Model: >= X86_Arch_F16c
*/
bool X86Architecture::Opcode3_38_13(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_F16c && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vcvtph2ps);
      return Operand__Vy_Woo(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_F16c && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vcvtph2ps);
      return Operand__Vo_Woq(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 14
- blendvps
operand: ['Vo', 'Wo']
prefix: 0x66
CPU Model: >= X86_Arch_Sse41
*/
bool X86Architecture::Opcode3_38_14(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse41 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Blendvps);
      return Operand__Vo_Wo(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: 15
- blendvpd
operand: ['Vo', 'Wo']
prefix: 0x66
CPU Model: >= X86_Arch_Sse41
*/
bool X86Architecture::Opcode3_38_15(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse41 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Blendvpd);
      return Operand__Vo_Wo(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: 16
- vpermps
operand: ['Vy', 'Hy', 'Wy']
prefix: 0x66
CPU Model: >= X86_Arch_Avx2
*/
bool X86Architecture::Opcode3_38_16(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpermps);
      return Operand__Vy_Hy_Wy(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: 17
- ptest
operand: ['Vx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Sse41
- vptest
operand: ['Vx', 'Wx']
flag: nv
prefix: 0x66
CPU Model: >= X86_Arch_Avx
*/
bool X86Architecture::Opcode3_38_17(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vptest);
      return Operand__Vx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse41 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Ptest);
      return Operand__Vx_Wx(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 18
- vbroadcastss
operand: ['Vx', 'Mod']
flag: nc | w0
prefix: 0x66
CPU Model: >= X86_Arch_Avx
- vbroadcastss
operand: ['Vx', 'Uo']
flag: nc | w0
prefix: 0x66
CPU Model: >= X86_Arch_Avx2
*/
bool X86Architecture::Opcode3_38_18(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vbroadcastss);
      return Operand__Vx_Uo(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Avx && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vbroadcastss);
      return Operand__Vx_Mod(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 19
- vbroadcastsd
operand: ['Vy', 'Moq']
flag: nc | w0
prefix: 0x66
CPU Model: >= X86_Arch_Avx
- vbroadcastsd
operand: ['Vy', 'Uo']
flag: nc | w0
prefix: 0x66
CPU Model: >= X86_Arch_Avx2
*/
bool X86Architecture::Opcode3_38_19(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vbroadcastsd);
      return Operand__Vy_Uo(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Avx && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vbroadcastsd);
      return Operand__Vy_Moq(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 1a
- vbroadcastf128
operand: ['Vy', 'Mo']
flag: nv | w0
prefix: 0x66
CPU Model: >= X86_Arch_Avx
*/
bool X86Architecture::Opcode3_38_1a(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vbroadcastf128);
      return Operand__Vy_Mo(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: 1b
** INVALID **
*/
bool X86Architecture::Opcode3_38_1b(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 1c
- pabsb
operand: ['Pq', 'Qq']
CPU Model: >= X86_Arch_Ssse3
- pabsb
operand: ['Vx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Ssse3
- vpabsb
operand: ['Vx', 'Wx']
flag: ny
prefix: 0x66
CPU Model: >= X86_Arch_Avx
- vpabsb
operand: ['Vx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Avx2
*/
bool X86Architecture::Opcode3_38_1c(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpabsb);
      return Operand__Vx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Avx && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpabsb);
      return Operand__Vx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Ssse3 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pabsb);
      return Operand__Vx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Ssse3)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pabsb);
      return Operand__Pq_Qq(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 1d
- pabsw
operand: ['Pq', 'Qq']
CPU Model: >= X86_Arch_Ssse3
- pabsw
operand: ['Vx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Ssse3
- vpabsw
operand: ['Vx', 'Wx']
flag: ny
prefix: 0x66
CPU Model: >= X86_Arch_Avx
- vpabsw
operand: ['Vx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Avx2
*/
bool X86Architecture::Opcode3_38_1d(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpabsw);
      return Operand__Vx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Avx && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpabsw);
      return Operand__Vx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Ssse3 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pabsw);
      return Operand__Vx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Ssse3)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pabsw);
      return Operand__Pq_Qq(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 1e
- pabsd
operand: ['Pq', 'Qq']
CPU Model: >= X86_Arch_Ssse3
- pabsd
operand: ['Vx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Ssse3
- vpabsd
operand: ['Vx', 'Wx']
flag: ny
prefix: 0x66
CPU Model: >= X86_Arch_Avx
- vpabsd
operand: ['Vx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Avx2
*/
bool X86Architecture::Opcode3_38_1e(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpabsd);
      return Operand__Vx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Avx && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpabsd);
      return Operand__Vx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Ssse3 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pabsd);
      return Operand__Vx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Ssse3)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pabsd);
      return Operand__Pq_Qq(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 1f
** INVALID **
*/
bool X86Architecture::Opcode3_38_1f(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 20
- pmovsxbw
operand: ['Vo', 'Woq']
prefix: 0x66
CPU Model: >= X86_Arch_Sse41
- vpmovsxbw
operand: ['Vo', 'Woq']
flag: ny | nv
prefix: 0x66
CPU Model: >= X86_Arch_Avx
- vpmovsxbw
operand: ['Vy', 'Woo']
prefix: 0x66
CPU Model: >= X86_Arch_Avx2
*/
bool X86Architecture::Opcode3_38_20(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpmovsxbw);
      return Operand__Vy_Woo(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Avx && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpmovsxbw);
      return Operand__Vo_Woq(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse41 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pmovsxbw);
      return Operand__Vo_Woq(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 21
- pmovsxbd
operand: ['Vo', 'Wod']
prefix: 0x66
CPU Model: >= X86_Arch_Sse41
- vpmovsxbd
operand: ['Vo', 'Wod']
flag: ny | nv
prefix: 0x66
CPU Model: >= X86_Arch_Avx
- vpmovsxbd
operand: ['Vy', 'Woq']
prefix: 0x66
CPU Model: >= X86_Arch_Avx2
*/
bool X86Architecture::Opcode3_38_21(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpmovsxbd);
      return Operand__Vy_Woq(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Avx && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpmovsxbd);
      return Operand__Vo_Wod(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse41 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pmovsxbd);
      return Operand__Vo_Wod(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 22
- pmovsxbq
operand: ['Vo', 'Wow']
prefix: 0x66
CPU Model: >= X86_Arch_Sse41
- vpmovsxbq
operand: ['Vo', 'Wow']
flag: ny | nv
prefix: 0x66
CPU Model: >= X86_Arch_Avx
- vpmovsxbq
operand: ['Vy', 'Wod']
prefix: 0x66
CPU Model: >= X86_Arch_Avx2
*/
bool X86Architecture::Opcode3_38_22(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpmovsxbq);
      return Operand__Vy_Wod(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Avx && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpmovsxbq);
      return Operand__Vo_Wow(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse41 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pmovsxbq);
      return Operand__Vo_Wow(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 23
- pmovsxwd
operand: ['Vo', 'Woq']
prefix: 0x66
CPU Model: >= X86_Arch_Sse41
- vpmovsxwd
operand: ['Vo', 'Woq']
flag: ny | nv
prefix: 0x66
CPU Model: >= X86_Arch_Avx
- vpmovsxwd
operand: ['Vy', 'Woo']
prefix: 0x66
CPU Model: >= X86_Arch_Avx2
*/
bool X86Architecture::Opcode3_38_23(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpmovsxwd);
      return Operand__Vy_Woo(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Avx && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpmovsxwd);
      return Operand__Vo_Woq(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse41 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pmovsxwd);
      return Operand__Vo_Woq(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 24
- pmovsxwq
operand: ['Vo', 'Wod']
prefix: 0x66
CPU Model: >= X86_Arch_Sse41
- vpmovsxwq
operand: ['Vo', 'Wod']
flag: ny | nv
prefix: 0x66
CPU Model: >= X86_Arch_Avx
- vpmovsxwq
operand: ['Vy', 'Woq']
prefix: 0x66
CPU Model: >= X86_Arch_Avx2
*/
bool X86Architecture::Opcode3_38_24(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpmovsxwq);
      return Operand__Vy_Woq(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Avx && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpmovsxwq);
      return Operand__Vo_Wod(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse41 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pmovsxwq);
      return Operand__Vo_Wod(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 25
- pmovsxdq
operand: ['Vo', 'Wow']
prefix: 0x66
CPU Model: >= X86_Arch_Sse41
- vpmovsxdq
operand: ['Vo', 'Wow']
flag: ny | nv
prefix: 0x66
CPU Model: >= X86_Arch_Avx
- vpmovsxdq
operand: ['Vy', 'Wod']
prefix: 0x66
CPU Model: >= X86_Arch_Avx2
*/
bool X86Architecture::Opcode3_38_25(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpmovsxdq);
      return Operand__Vy_Wod(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Avx && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpmovsxdq);
      return Operand__Vo_Wow(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse41 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pmovsxdq);
      return Operand__Vo_Wow(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 26
** INVALID **
*/
bool X86Architecture::Opcode3_38_26(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 27
** INVALID **
*/
bool X86Architecture::Opcode3_38_27(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 28
- pmuldq
operand: ['Vx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Sse41
- vpmuldq
operand: ['Vx', 'Hx', 'Wx']
flag: ny
prefix: 0x66
CPU Model: >= X86_Arch_Avx
- vpmuldq
operand: ['Vx', 'Hx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Avx2
*/
bool X86Architecture::Opcode3_38_28(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpmuldq);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Avx && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpmuldq);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse41 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pmuldq);
      return Operand__Vx_Wx(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 29
- pcmpeqq
operand: ['Vx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Sse41
- vpcmpeqq
operand: ['Vx', 'Hx', 'Wx']
flag: ny
prefix: 0x66
CPU Model: >= X86_Arch_Avx
- vpcmpeqq
operand: ['Vx', 'Hx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Avx2
*/
bool X86Architecture::Opcode3_38_29(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpcmpeqq);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Avx && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpcmpeqq);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse41 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pcmpeqq);
      return Operand__Vx_Wx(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 2a
- movntdqa
operand: ['Vx', 'Mx']
prefix: 0x66
CPU Model: >= X86_Arch_Sse41
- vmovntdqa
operand: ['Vx', 'Mx']
flag: nv | ny
prefix: 0x66
CPU Model: >= X86_Arch_Avx
- vmovntdqa
operand: ['Vx', 'Mx']
flag: nv
prefix: 0x66
CPU Model: >= X86_Arch_Avx2
*/
bool X86Architecture::Opcode3_38_2a(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vmovntdqa);
      return Operand__Vx_Mx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Avx && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vmovntdqa);
      return Operand__Vx_Mx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse41 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Movntdqa);
      return Operand__Vx_Mx(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 2b
- packusdw
operand: ['Vx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Sse41
- vpackusdw
operand: ['Vx', 'Hx', 'Wx']
flag: ny
prefix: 0x66
CPU Model: >= X86_Arch_Avx
- vpackusdw
operand: ['Vx', 'Hx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Avx2
*/
bool X86Architecture::Opcode3_38_2b(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpackusdw);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Avx && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpackusdw);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse41 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Packusdw);
      return Operand__Vx_Wx(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 2c
- vmaskmovps
operand: ['Vx', 'Hx', 'Mx']
flag: w0
prefix: 0x66
CPU Model: >= X86_Arch_Avx
*/
bool X86Architecture::Opcode3_38_2c(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vmaskmovps);
      return Operand__Vx_Hx_Mx(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: 2d
- vmaskmovpd
operand: ['Vx', 'Hx', 'Mx']
flag: w0
prefix: 0x66
CPU Model: >= X86_Arch_Avx
*/
bool X86Architecture::Opcode3_38_2d(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vmaskmovpd);
      return Operand__Vx_Hx_Mx(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: 2e
- vmaskmovps
operand: ['Mx', 'Hx', 'Vx']
flag: w0
prefix: 0x66
CPU Model: >= X86_Arch_Avx
*/
bool X86Architecture::Opcode3_38_2e(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vmaskmovps);
      return Operand__Mx_Hx_Vx(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: 2f
- vmaskmovpd
operand: ['Mx', 'Hx', 'Vx']
flag: w0
prefix: 0x66
CPU Model: >= X86_Arch_Avx
*/
bool X86Architecture::Opcode3_38_2f(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vmaskmovpd);
      return Operand__Mx_Hx_Vx(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: 30
- pmovzxbw
operand: ['Vo', 'Woq']
prefix: 0x66
CPU Model: >= X86_Arch_Sse41
- vpmovzxbw
operand: ['Vo', 'Woq']
flag: ny | nv
prefix: 0x66
CPU Model: >= X86_Arch_Avx
- vpmovzxbw
operand: ['Vy', 'Woo']
prefix: 0x66
CPU Model: >= X86_Arch_Avx2
*/
bool X86Architecture::Opcode3_38_30(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpmovzxbw);
      return Operand__Vy_Woo(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Avx && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpmovzxbw);
      return Operand__Vo_Woq(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse41 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pmovzxbw);
      return Operand__Vo_Woq(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 31
- pmovzxbd
operand: ['Vo', 'Wod']
prefix: 0x66
CPU Model: >= X86_Arch_Sse41
- vpmovzxbd
operand: ['Vo', 'Wod']
flag: ny | nv
prefix: 0x66
CPU Model: >= X86_Arch_Avx
- vpmovzxbd
operand: ['Vy', 'Woq']
prefix: 0x66
CPU Model: >= X86_Arch_Avx2
*/
bool X86Architecture::Opcode3_38_31(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpmovzxbd);
      return Operand__Vy_Woq(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Avx && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpmovzxbd);
      return Operand__Vo_Wod(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse41 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pmovzxbd);
      return Operand__Vo_Wod(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 32
- pmovzxbq
operand: ['Vo', 'Wow']
prefix: 0x66
CPU Model: >= X86_Arch_Sse41
- vpmovzxbq
operand: ['Vo', 'Wow']
flag: ny | nv
prefix: 0x66
CPU Model: >= X86_Arch_Avx
- vpmovzxbq
operand: ['Vy', 'Wod']
prefix: 0x66
CPU Model: >= X86_Arch_Avx2
*/
bool X86Architecture::Opcode3_38_32(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpmovzxbq);
      return Operand__Vy_Wod(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Avx && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpmovzxbq);
      return Operand__Vo_Wow(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse41 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pmovzxbq);
      return Operand__Vo_Wow(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 33
- pmovzxwd
operand: ['Vo', 'Woq']
prefix: 0x66
CPU Model: >= X86_Arch_Sse41
- vpmovzxwd
operand: ['Vo', 'Woq']
flag: ny | nv
prefix: 0x66
CPU Model: >= X86_Arch_Avx
- vpmovzxwd
operand: ['Vy', 'Woo']
prefix: 0x66
CPU Model: >= X86_Arch_Avx2
*/
bool X86Architecture::Opcode3_38_33(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpmovzxwd);
      return Operand__Vy_Woo(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Avx && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpmovzxwd);
      return Operand__Vo_Woq(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse41 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pmovzxwd);
      return Operand__Vo_Woq(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 34
- pmovzxwq
operand: ['Vo', 'Wod']
prefix: 0x66
CPU Model: >= X86_Arch_Sse41
- vpmovzxwq
operand: ['Vo', 'Wod']
flag: ny | nv
prefix: 0x66
CPU Model: >= X86_Arch_Avx
- vpmovzxwq
operand: ['Vy', 'Woq']
prefix: 0x66
CPU Model: >= X86_Arch_Avx2
*/
bool X86Architecture::Opcode3_38_34(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpmovzxwq);
      return Operand__Vy_Woq(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Avx && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpmovzxwq);
      return Operand__Vo_Wod(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse41 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pmovzxwq);
      return Operand__Vo_Wod(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 35
- pmovzxdq
operand: ['Vo', 'Woq']
prefix: 0x66
CPU Model: >= X86_Arch_Sse41
- vpmovzxdq
operand: ['Vo', 'Woq']
flag: ny | nv
prefix: 0x66
CPU Model: >= X86_Arch_Avx
- vpmovzxdq
operand: ['Vy', 'Woo']
prefix: 0x66
CPU Model: >= X86_Arch_Avx2
*/
bool X86Architecture::Opcode3_38_35(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpmovzxdq);
      return Operand__Vy_Woo(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Avx && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpmovzxdq);
      return Operand__Vo_Woq(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse41 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pmovzxdq);
      return Operand__Vo_Woq(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 36
- vpermd
operand: ['Vy', 'Hy', 'Wy']
prefix: 0x66
CPU Model: >= X86_Arch_Avx2
*/
bool X86Architecture::Opcode3_38_36(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpermd);
      return Operand__Vy_Hy_Wy(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: 37
- pcmpgtq
operand: ['Vx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Sse42
- vpcmpgtq
operand: ['Vx', 'Hx', 'Wx']
flag: ny
prefix: 0x66
CPU Model: >= X86_Arch_Avx
*/
bool X86Architecture::Opcode3_38_37(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpcmpgtq);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse42 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pcmpgtq);
      return Operand__Vx_Wx(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 38
- pminsb
operand: ['Vx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Sse41
- vpminsb
operand: ['Vx', 'Hx', 'Wx']
flag: ny
prefix: 0x66
CPU Model: >= X86_Arch_Avx
- vpminsb
operand: ['Vx', 'Hx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Avx2
*/
bool X86Architecture::Opcode3_38_38(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpminsb);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Avx && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpminsb);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse41 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pminsb);
      return Operand__Vx_Wx(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 39
- pminsd
operand: ['Vx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Sse41
- vpminsd
operand: ['Vx', 'Hx', 'Wx']
flag: ny
prefix: 0x66
CPU Model: >= X86_Arch_Avx
- vpminsd
operand: ['Vx', 'Hx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Avx2
*/
bool X86Architecture::Opcode3_38_39(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpminsd);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Avx && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpminsd);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse41 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pminsd);
      return Operand__Vx_Wx(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 3a
- pminuw
operand: ['Vx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Sse41
- vpminuw
operand: ['Vx', 'Hx', 'Wx']
flag: ny
prefix: 0x66
CPU Model: >= X86_Arch_Avx
- vpminuw
operand: ['Vx', 'Hx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Avx2
*/
bool X86Architecture::Opcode3_38_3a(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpminuw);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Avx && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpminuw);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse41 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pminuw);
      return Operand__Vx_Wx(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 3b
- pminud
operand: ['Vx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Sse41
- vpminud
operand: ['Vx', 'Hx', 'Wx']
flag: ny
prefix: 0x66
CPU Model: >= X86_Arch_Avx
- vpminud
operand: ['Vx', 'Hx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Avx2
*/
bool X86Architecture::Opcode3_38_3b(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpminud);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Avx && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpminud);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse41 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pminud);
      return Operand__Vx_Wx(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 3c
- pmaxsb
operand: ['Vx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Sse41
- vpmaxsb
operand: ['Vx', 'Hx', 'Wx']
flag: ny
prefix: 0x66
CPU Model: >= X86_Arch_Avx
- vpmaxsb
operand: ['Vx', 'Hx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Avx2
*/
bool X86Architecture::Opcode3_38_3c(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpmaxsb);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Avx && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpmaxsb);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse41 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pmaxsb);
      return Operand__Vx_Wx(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 3d
- pmaxsd
operand: ['Vx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Sse41
- vpmaxsd
operand: ['Vx', 'Hx', 'Wx']
flag: ny
prefix: 0x66
CPU Model: >= X86_Arch_Avx
- vpmaxsd
operand: ['Vx', 'Hx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Avx2
*/
bool X86Architecture::Opcode3_38_3d(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpmaxsd);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Avx && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpmaxsd);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse41 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pmaxsd);
      return Operand__Vx_Wx(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 3e
- pmaxuw
operand: ['Vx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Sse41
- vpmaxuw
operand: ['Vx', 'Hx', 'Wx']
flag: ny
prefix: 0x66
CPU Model: >= X86_Arch_Avx
- vpmaxuw
operand: ['Vx', 'Hx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Avx2
*/
bool X86Architecture::Opcode3_38_3e(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpmaxuw);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Avx && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpmaxuw);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse41 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pmaxuw);
      return Operand__Vx_Wx(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 3f
- pmaxud
operand: ['Vx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Sse41
- vpmaxud
operand: ['Vx', 'Hx', 'Wx']
flag: ny
prefix: 0x66
CPU Model: >= X86_Arch_Avx
- vpmaxud
operand: ['Vx', 'Hx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Avx2
*/
bool X86Architecture::Opcode3_38_3f(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpmaxud);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Avx && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpmaxud);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse41 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pmaxud);
      return Operand__Vx_Wx(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 40
- pmulld
operand: ['Vx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Sse41
- vpmulld
operand: ['Vx', 'Hx', 'Wx']
flag: ny
prefix: 0x66
CPU Model: >= X86_Arch_Avx
- vpmulld
operand: ['Vx', 'Hx', 'Wx']
prefix: 0x66
CPU Model: >= X86_Arch_Avx2
*/
bool X86Architecture::Opcode3_38_40(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpmulld);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Avx && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpmulld);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse41 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pmulld);
      return Operand__Vx_Wx(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 41
- phminposuw
operand: ['Vo', 'Wo']
prefix: 0x66
CPU Model: >= X86_Arch_Sse41
- vphminposuw
operand: ['Vo', 'Wo']
flag: ny | nv
prefix: 0x66
CPU Model: >= X86_Arch_Avx
*/
bool X86Architecture::Opcode3_38_41(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vphminposuw);
      return Operand__Vo_Wo(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse41 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Phminposuw);
      return Operand__Vo_Wo(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 42
** INVALID **
*/
bool X86Architecture::Opcode3_38_42(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 43
** INVALID **
*/
bool X86Architecture::Opcode3_38_43(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 44
** INVALID **
*/
bool X86Architecture::Opcode3_38_44(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 45
- vpsrlvd
operand: ['Vx', 'Hx', 'Wx']
flag: w0
prefix: 0x66
CPU Model: >= X86_Arch_Avx2
- vpsrlvq
operand: ['Vx', 'Hx', 'Wx']
flag: w1
prefix: 0x66
CPU Model: >= X86_Arch_Avx2
*/
bool X86Architecture::Opcode3_38_45(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpsrlvq);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Avx2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpsrlvd);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 46
- vpsravd
operand: ['Vx', 'Hx', 'Wx']
flag: w0
prefix: 0x66
CPU Model: >= X86_Arch_Avx2
*/
bool X86Architecture::Opcode3_38_46(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpsravd);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: 47
- vpsllvd
operand: ['Vx', 'Hx', 'Wx']
flag: w0
prefix: 0x66
CPU Model: >= X86_Arch_Avx2
- vpsllvq
operand: ['Vx', 'Hx', 'Wx']
flag: w0
prefix: 0x66
CPU Model: >= X86_Arch_Avx2
*/
bool X86Architecture::Opcode3_38_47(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpsllvq);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Avx2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpsllvd);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 48
** INVALID **
*/
bool X86Architecture::Opcode3_38_48(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 49
** INVALID **
*/
bool X86Architecture::Opcode3_38_49(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 4a
** INVALID **
*/
bool X86Architecture::Opcode3_38_4a(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 4b
** INVALID **
*/
bool X86Architecture::Opcode3_38_4b(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 4c
** INVALID **
*/
bool X86Architecture::Opcode3_38_4c(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 4d
** INVALID **
*/
bool X86Architecture::Opcode3_38_4d(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 4e
** INVALID **
*/
bool X86Architecture::Opcode3_38_4e(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 4f
** INVALID **
*/
bool X86Architecture::Opcode3_38_4f(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 50
** INVALID **
*/
bool X86Architecture::Opcode3_38_50(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 51
** INVALID **
*/
bool X86Architecture::Opcode3_38_51(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 52
** INVALID **
*/
bool X86Architecture::Opcode3_38_52(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 53
** INVALID **
*/
bool X86Architecture::Opcode3_38_53(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 54
** INVALID **
*/
bool X86Architecture::Opcode3_38_54(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 55
** INVALID **
*/
bool X86Architecture::Opcode3_38_55(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 56
** INVALID **
*/
bool X86Architecture::Opcode3_38_56(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 57
** INVALID **
*/
bool X86Architecture::Opcode3_38_57(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 58
- vpbroadcastd
operand: ['Vx', 'Mod']
flag: nv | w0
prefix: 0x66
CPU Model: >= X86_Arch_Avx2
*/
bool X86Architecture::Opcode3_38_58(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpbroadcastd);
      return Operand__Vx_Mod(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: 59
- vpbroadcastq
operand: ['Vx', 'Moq']
flag: nv | w0
prefix: 0x66
CPU Model: >= X86_Arch_Avx2
*/
bool X86Architecture::Opcode3_38_59(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpbroadcastq);
      return Operand__Vx_Moq(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: 5a
- vbroadcasti128
operand: ['Vy', 'Mo']
flag: nv | w0
prefix: 0x66
CPU Model: >= X86_Arch_Avx2
*/
bool X86Architecture::Opcode3_38_5a(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vbroadcasti128);
      return Operand__Vy_Mo(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: 5b
** INVALID **
*/
bool X86Architecture::Opcode3_38_5b(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 5c
** INVALID **
*/
bool X86Architecture::Opcode3_38_5c(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 5d
** INVALID **
*/
bool X86Architecture::Opcode3_38_5d(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 5e
** INVALID **
*/
bool X86Architecture::Opcode3_38_5e(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 5f
** INVALID **
*/
bool X86Architecture::Opcode3_38_5f(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 60
** INVALID **
*/
bool X86Architecture::Opcode3_38_60(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 61
** INVALID **
*/
bool X86Architecture::Opcode3_38_61(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 62
** INVALID **
*/
bool X86Architecture::Opcode3_38_62(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 63
** INVALID **
*/
bool X86Architecture::Opcode3_38_63(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 64
** INVALID **
*/
bool X86Architecture::Opcode3_38_64(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 65
** INVALID **
*/
bool X86Architecture::Opcode3_38_65(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 66
** INVALID **
*/
bool X86Architecture::Opcode3_38_66(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 67
** INVALID **
*/
bool X86Architecture::Opcode3_38_67(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 68
** INVALID **
*/
bool X86Architecture::Opcode3_38_68(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 69
** INVALID **
*/
bool X86Architecture::Opcode3_38_69(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 6a
** INVALID **
*/
bool X86Architecture::Opcode3_38_6a(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 6b
** INVALID **
*/
bool X86Architecture::Opcode3_38_6b(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 6c
** INVALID **
*/
bool X86Architecture::Opcode3_38_6c(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 6d
** INVALID **
*/
bool X86Architecture::Opcode3_38_6d(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 6e
** INVALID **
*/
bool X86Architecture::Opcode3_38_6e(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 6f
** INVALID **
*/
bool X86Architecture::Opcode3_38_6f(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 70
** INVALID **
*/
bool X86Architecture::Opcode3_38_70(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 71
** INVALID **
*/
bool X86Architecture::Opcode3_38_71(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 72
** INVALID **
*/
bool X86Architecture::Opcode3_38_72(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 73
** INVALID **
*/
bool X86Architecture::Opcode3_38_73(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 74
** INVALID **
*/
bool X86Architecture::Opcode3_38_74(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 75
** INVALID **
*/
bool X86Architecture::Opcode3_38_75(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 76
** INVALID **
*/
bool X86Architecture::Opcode3_38_76(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 77
** INVALID **
*/
bool X86Architecture::Opcode3_38_77(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 78
- vpbroadcastb
operand: ['Vx', 'Mo', 'b']
flag: nv
prefix: 0x66
CPU Model: >= X86_Arch_Avx2
*/
bool X86Architecture::Opcode3_38_78(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpbroadcastb);
      return Operand__Vx_Mo_b(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: 79
- vpbroadcastw
operand: ['Vx', 'Mo', 'w']
flag: nv
prefix: 0x66
CPU Model: >= X86_Arch_Avx2
*/
bool X86Architecture::Opcode3_38_79(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpbroadcastw);
      return Operand__Vx_Mo_w(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: 7a
** INVALID **
*/
bool X86Architecture::Opcode3_38_7a(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 7b
** INVALID **
*/
bool X86Architecture::Opcode3_38_7b(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 7c
** INVALID **
*/
bool X86Architecture::Opcode3_38_7c(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 7d
** INVALID **
*/
bool X86Architecture::Opcode3_38_7d(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 7e
** INVALID **
*/
bool X86Architecture::Opcode3_38_7e(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 7f
** INVALID **
*/
bool X86Architecture::Opcode3_38_7f(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 80
- invept
operand: ['Gy', 'Mo']
prefix: 0x66
CPU Model: >= X86_Arch_Vmx
*/
bool X86Architecture::Opcode3_38_80(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Vmx && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Invept);
      return Operand__Gy_Mo(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: 81
- invvpid
operand: ['Gy', 'Mo']
prefix: 0x66
CPU Model: >= X86_Arch_Vmx
*/
bool X86Architecture::Opcode3_38_81(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Vmx && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Invvpid);
      return Operand__Gy_Mo(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: 82
- invpcid
operand: ['Gy', 'Mo']
prefix: 0x66
CPU Model: >= X86_Arch_Invpcid
*/
bool X86Architecture::Opcode3_38_82(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Invpcid && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Invpcid);
      return Operand__Gy_Mo(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: 83
** INVALID **
*/
bool X86Architecture::Opcode3_38_83(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 84
** INVALID **
*/
bool X86Architecture::Opcode3_38_84(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 85
** INVALID **
*/
bool X86Architecture::Opcode3_38_85(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 86
** INVALID **
*/
bool X86Architecture::Opcode3_38_86(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 87
** INVALID **
*/
bool X86Architecture::Opcode3_38_87(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 88
** INVALID **
*/
bool X86Architecture::Opcode3_38_88(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 89
** INVALID **
*/
bool X86Architecture::Opcode3_38_89(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 8a
** INVALID **
*/
bool X86Architecture::Opcode3_38_8a(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 8b
** INVALID **
*/
bool X86Architecture::Opcode3_38_8b(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 8c
- vpmaskmovd
operand: ['Vx', 'Hx', 'Mx']
flag: w0
prefix: 0x66
CPU Model: >= X86_Arch_Avx2
- vpmaskmovq
operand: ['Vx', 'Hx', 'Mx']
flag: w1
prefix: 0x66
CPU Model: >= X86_Arch_Avx2
*/
bool X86Architecture::Opcode3_38_8c(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpmaskmovq);
      return Operand__Vx_Hx_Mx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Avx2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpmaskmovd);
      return Operand__Vx_Hx_Mx(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 8d
** INVALID **
*/
bool X86Architecture::Opcode3_38_8d(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 8e
- vpmaskmovd
operand: ['Mx', 'Hx', 'Vx']
flag: w0
prefix: 0x66
CPU Model: >= X86_Arch_Avx2
- vpmaskmovq
operand: ['Mx', 'Hx', 'Vx']
flag: w1
prefix: 0x66
CPU Model: >= X86_Arch_Avx2
*/
bool X86Architecture::Opcode3_38_8e(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpmaskmovq);
      return Operand__Mx_Hx_Vx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Avx2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpmaskmovd);
      return Operand__Mx_Hx_Vx(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 8f
** INVALID **
*/
bool X86Architecture::Opcode3_38_8f(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 90
- vpgatherdd
operand: ['Vx', 'Md', 'x', 'Hx']
flag: w0
prefix: 0x66
CPU Model: >= X86_Arch_Avx2
- vpgatherdq
operand: ['Vx', 'Mqo', 'Hx']
flag: w1
prefix: 0x66
CPU Model: >= X86_Arch_Avx2
*/
bool X86Architecture::Opcode3_38_90(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpgatherdq);
      return Operand__Vx_Mqo_Hx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Avx2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpgatherdd);
      return Operand__Vx_Md_x_Hx(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 91
- vpgatherqd
operand: ['Vo', 'Md', 'x', 'Ho']
flag: w0
prefix: 0x66
CPU Model: >= X86_Arch_Avx2
- vpgatherqq
operand: ['Vx', 'Mq', 'x', 'Hx']
flag: w1
prefix: 0x66
CPU Model: >= X86_Arch_Avx2
*/
bool X86Architecture::Opcode3_38_91(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpgatherqq);
      return Operand__Vx_Mq_x_Hx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Avx2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpgatherqd);
      return Operand__Vo_Md_x_Ho(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 92
- vpgatherdps
operand: ['Vx', 'Md', 'x', 'Hx']
flag: w0
prefix: 0x66
CPU Model: >= X86_Arch_Avx2
- vpgatherdpd
operand: ['Vx', 'Mqo', 'Hx']
flag: w1
prefix: 0x66
CPU Model: >= X86_Arch_Avx2
*/
bool X86Architecture::Opcode3_38_92(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpgatherdpd);
      return Operand__Vx_Mqo_Hx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Avx2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpgatherdps);
      return Operand__Vx_Md_x_Hx(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 93
- vpgatherqps
operand: ['Vo', 'Md', 'x', 'Ho']
flag: w0
prefix: 0x66
CPU Model: >= X86_Arch_Avx2
- vpgatherqpd
operand: ['Vx', 'Mq', 'x', 'Hx']
flag: w1
prefix: 0x66
CPU Model: >= X86_Arch_Avx2
*/
bool X86Architecture::Opcode3_38_93(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpgatherqpd);
      return Operand__Vx_Mq_x_Hx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Avx2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpgatherqps);
      return Operand__Vo_Md_x_Ho(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 94
** INVALID **
*/
bool X86Architecture::Opcode3_38_94(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 95
** INVALID **
*/
bool X86Architecture::Opcode3_38_95(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 96
- vfmaddsub132ps
operand: ['Vx', 'Hx', 'Wx']
flag: w0
prefix: 0x66
CPU Model: >= X86_Arch_Fma
- vfmaddsub132pd
operand: ['Vx', 'Hx', 'Wx']
flag: w1
prefix: 0x66
CPU Model: >= X86_Arch_Fma
*/
bool X86Architecture::Opcode3_38_96(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Fma && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vfmaddsub132pd);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Fma && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vfmaddsub132ps);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 97
- vfmsubadd132ps
operand: ['Vx', 'Hx', 'Wx']
flag: w0
prefix: 0x66
CPU Model: >= X86_Arch_Fma
- vfmsubadd132pd
operand: ['Vx', 'Hx', 'Wx']
flag: w1
prefix: 0x66
CPU Model: >= X86_Arch_Fma
*/
bool X86Architecture::Opcode3_38_97(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Fma && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vfmsubadd132pd);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Fma && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vfmsubadd132ps);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 98
- vfmadd132ps
operand: ['Vx', 'Hx', 'Wx']
flag: w0
prefix: 0x66
CPU Model: >= X86_Arch_Fma
- vfmadd132pd
operand: ['Vx', 'Hx', 'Wx']
flag: w1
prefix: 0x66
CPU Model: >= X86_Arch_Fma
*/
bool X86Architecture::Opcode3_38_98(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Fma && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vfmadd132pd);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Fma && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vfmadd132ps);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 99
- vfmadd132ss
operand: ['Vo', 'Ho', 'Wd']
flag: w0
prefix: 0x66
CPU Model: >= X86_Arch_Fma
- vfmadd132sd
operand: ['Vo', 'Ho', 'Wq']
flag: w1
prefix: 0x66
CPU Model: >= X86_Arch_Fma
*/
bool X86Architecture::Opcode3_38_99(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Fma && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vfmadd132sd);
      return Operand__Vo_Ho_Wq(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Fma && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vfmadd132ss);
      return Operand__Vo_Ho_Wd(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 9a
- vfmsub132ps
operand: ['Vx', 'Hx', 'Wx']
flag: w0
prefix: 0x66
CPU Model: >= X86_Arch_Fma
- vfmsub132pd
operand: ['Vx', 'Hx', 'Wx']
flag: w1
prefix: 0x66
CPU Model: >= X86_Arch_Fma
*/
bool X86Architecture::Opcode3_38_9a(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Fma && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vfmsub132pd);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Fma && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vfmsub132ps);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 9b
- vfmsub132ss
operand: ['Vo', 'Ho', 'Wd']
flag: w0
prefix: 0x66
CPU Model: >= X86_Arch_Fma
- vfmsub132sd
operand: ['Vo', 'Ho', 'Wq']
flag: w1
prefix: 0x66
CPU Model: >= X86_Arch_Fma
*/
bool X86Architecture::Opcode3_38_9b(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Fma && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vfmsub132sd);
      return Operand__Vo_Ho_Wq(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Fma && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vfmsub132ss);
      return Operand__Vo_Ho_Wd(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 9c
- vfnmadd132ps
operand: ['Vx', 'Hx', 'Wx']
flag: w0
prefix: 0x66
CPU Model: >= X86_Arch_Fma
- vfnmadd132pd
operand: ['Vx', 'Hx', 'Wx']
flag: w1
prefix: 0x66
CPU Model: >= X86_Arch_Fma
*/
bool X86Architecture::Opcode3_38_9c(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Fma && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vfnmadd132pd);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Fma && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vfnmadd132ps);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 9d
- vfnmadd132ss
operand: ['Vo', 'Ho', 'Wd']
flag: w0
prefix: 0x66
CPU Model: >= X86_Arch_Fma
- vfnmadd132sd
operand: ['Vo', 'Ho', 'Wq']
flag: w1
prefix: 0x66
CPU Model: >= X86_Arch_Fma
*/
bool X86Architecture::Opcode3_38_9d(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Fma && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vfnmadd132sd);
      return Operand__Vo_Ho_Wq(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Fma && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vfnmadd132ss);
      return Operand__Vo_Ho_Wd(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 9e
- vfnmsub132ps
operand: ['Vx', 'Hx', 'Wx']
flag: w0
prefix: 0x66
CPU Model: >= X86_Arch_Fma
- vfnmsub132pd
operand: ['Vx', 'Hx', 'Wx']
flag: w1
prefix: 0x66
CPU Model: >= X86_Arch_Fma
*/
bool X86Architecture::Opcode3_38_9e(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Fma && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vfnmsub132pd);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Fma && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vfnmsub132ps);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 9f
- vfnmsub132ss
operand: ['Vo', 'Ho', 'Wd']
flag: w0
prefix: 0x66
CPU Model: >= X86_Arch_Fma
- vfnmsub132sd
operand: ['Vo', 'Ho', 'Wq']
flag: w1
prefix: 0x66
CPU Model: >= X86_Arch_Fma
*/
bool X86Architecture::Opcode3_38_9f(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Fma && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vfnmsub132sd);
      return Operand__Vo_Ho_Wq(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Fma && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vfnmsub132ss);
      return Operand__Vo_Ho_Wd(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: a0
** INVALID **
*/
bool X86Architecture::Opcode3_38_a0(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: a1
** INVALID **
*/
bool X86Architecture::Opcode3_38_a1(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: a2
** INVALID **
*/
bool X86Architecture::Opcode3_38_a2(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: a3
** INVALID **
*/
bool X86Architecture::Opcode3_38_a3(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: a4
** INVALID **
*/
bool X86Architecture::Opcode3_38_a4(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: a5
** INVALID **
*/
bool X86Architecture::Opcode3_38_a5(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: a6
- vfmaddsub213ps
operand: ['Vx', 'Hx', 'Wx']
flag: w0
prefix: 0x66
CPU Model: >= X86_Arch_Fma
- vfmaddsub213pd
operand: ['Vx', 'Hx', 'Wx']
flag: w1
prefix: 0x66
CPU Model: >= X86_Arch_Fma
*/
bool X86Architecture::Opcode3_38_a6(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Fma && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vfmaddsub213pd);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Fma && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vfmaddsub213ps);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: a7
- vfmsubadd213ps
operand: ['Vx', 'Hx', 'Wx']
flag: w0
prefix: 0x66
CPU Model: >= X86_Arch_Fma
- vfmsubadd213pd
operand: ['Vx', 'Hx', 'Wx']
flag: w1
prefix: 0x66
CPU Model: >= X86_Arch_Fma
*/
bool X86Architecture::Opcode3_38_a7(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Fma && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vfmsubadd213pd);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Fma && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vfmsubadd213ps);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: a8
- vfmadd213ps
operand: ['Vx', 'Hx', 'Wx']
flag: w0
prefix: 0x66
CPU Model: >= X86_Arch_Fma
- vfmadd213pd
operand: ['Vx', 'Hx', 'Wx']
flag: w1
prefix: 0x66
CPU Model: >= X86_Arch_Fma
*/
bool X86Architecture::Opcode3_38_a8(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Fma && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vfmadd213pd);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Fma && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vfmadd213ps);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: a9
- vfmadd213ss
operand: ['Vo', 'Ho', 'Wd']
flag: w0
prefix: 0x66
CPU Model: >= X86_Arch_Fma
- vfmadd213sd
operand: ['Vo', 'Ho', 'Wq']
flag: w1
prefix: 0x66
CPU Model: >= X86_Arch_Fma
*/
bool X86Architecture::Opcode3_38_a9(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Fma && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vfmadd213sd);
      return Operand__Vo_Ho_Wq(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Fma && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vfmadd213ss);
      return Operand__Vo_Ho_Wd(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: aa
- vfmsub213ps
operand: ['Vx', 'Hx', 'Wx']
flag: w0
prefix: 0x66
CPU Model: >= X86_Arch_Fma
- vfmsub213pd
operand: ['Vx', 'Hx', 'Wx']
flag: w1
prefix: 0x66
CPU Model: >= X86_Arch_Fma
*/
bool X86Architecture::Opcode3_38_aa(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Fma && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vfmsub213pd);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Fma && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vfmsub213ps);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: ab
- vfmsub213ss
operand: ['Vo', 'Ho', 'Wd']
flag: w0
prefix: 0x66
CPU Model: >= X86_Arch_Fma
- vfmsub213sd
operand: ['Vo', 'Ho', 'Wq']
flag: w1
prefix: 0x66
CPU Model: >= X86_Arch_Fma
*/
bool X86Architecture::Opcode3_38_ab(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Fma && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vfmsub213sd);
      return Operand__Vo_Ho_Wq(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Fma && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vfmsub213ss);
      return Operand__Vo_Ho_Wd(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: ac
- vfnmadd213ps
operand: ['Vx', 'Hx', 'Wx']
flag: w0
prefix: 0x66
CPU Model: >= X86_Arch_Fma
- vfnmadd213pd
operand: ['Vx', 'Hx', 'Wx']
flag: w1
prefix: 0x66
CPU Model: >= X86_Arch_Fma
*/
bool X86Architecture::Opcode3_38_ac(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Fma && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vfnmadd213pd);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Fma && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vfnmadd213ps);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: ad
- vfnmadd213ss
operand: ['Vo', 'Ho', 'Wd']
flag: w0
prefix: 0x66
CPU Model: >= X86_Arch_Fma
- vfnmadd213sd
operand: ['Vo', 'Ho', 'Wq']
flag: w1
prefix: 0x66
CPU Model: >= X86_Arch_Fma
*/
bool X86Architecture::Opcode3_38_ad(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Fma && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vfnmadd213sd);
      return Operand__Vo_Ho_Wq(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Fma && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vfnmadd213ss);
      return Operand__Vo_Ho_Wd(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: ae
- vfnmsub213ps
operand: ['Vx', 'Hx', 'Wx']
flag: w0
prefix: 0x66
CPU Model: >= X86_Arch_Fma
- vfnmsub213pd
operand: ['Vx', 'Hx', 'Wx']
flag: w1
prefix: 0x66
CPU Model: >= X86_Arch_Fma
*/
bool X86Architecture::Opcode3_38_ae(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Fma && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vfnmsub213pd);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Fma && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vfnmsub213ps);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: af
- vfnmsub213ss
operand: ['Vo', 'Ho', 'Wd']
flag: w0
prefix: 0x66
CPU Model: >= X86_Arch_Fma
- vfnmsub213sd
operand: ['Vo', 'Ho', 'Wq']
flag: w1
prefix: 0x66
CPU Model: >= X86_Arch_Fma
*/
bool X86Architecture::Opcode3_38_af(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Fma && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vfnmsub213sd);
      return Operand__Vo_Ho_Wq(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Fma && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vfnmsub213ss);
      return Operand__Vo_Ho_Wd(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: b0
** INVALID **
*/
bool X86Architecture::Opcode3_38_b0(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: b1
** INVALID **
*/
bool X86Architecture::Opcode3_38_b1(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: b2
** INVALID **
*/
bool X86Architecture::Opcode3_38_b2(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: b3
** INVALID **
*/
bool X86Architecture::Opcode3_38_b3(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: b4
** INVALID **
*/
bool X86Architecture::Opcode3_38_b4(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: b5
** INVALID **
*/
bool X86Architecture::Opcode3_38_b5(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: b6
- vfmaddsub231ps
operand: ['Vx', 'Hx', 'Wx']
flag: w0
prefix: 0x66
CPU Model: >= X86_Arch_Fma
- vfmaddsub231pd
operand: ['Vx', 'Hx', 'Wx']
flag: w1
prefix: 0x66
CPU Model: >= X86_Arch_Fma
*/
bool X86Architecture::Opcode3_38_b6(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Fma && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vfmaddsub231pd);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Fma && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vfmaddsub231ps);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: b7
- vfmsubadd231ps
operand: ['Vx', 'Hx', 'Wx']
flag: w0
prefix: 0x66
CPU Model: >= X86_Arch_Fma
- vfmsubadd231pd
operand: ['Vx', 'Hx', 'Wx']
flag: w1
prefix: 0x66
CPU Model: >= X86_Arch_Fma
*/
bool X86Architecture::Opcode3_38_b7(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Fma && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vfmsubadd231pd);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Fma && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vfmsubadd231ps);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: b8
- vfmadd231ps
operand: ['Vx', 'Hx', 'Wx']
flag: w0
prefix: 0x66
CPU Model: >= X86_Arch_Fma
- vfmadd231pd
operand: ['Vx', 'Hx', 'Wx']
flag: w1
prefix: 0x66
CPU Model: >= X86_Arch_Fma
*/
bool X86Architecture::Opcode3_38_b8(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Fma && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vfmadd231pd);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Fma && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vfmadd231ps);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: b9
- vfmadd231ss
operand: ['Vo', 'Ho', 'Wd']
flag: w0
prefix: 0x66
CPU Model: >= X86_Arch_Fma
- vfmadd231sd
operand: ['Vo', 'Ho', 'Wq']
flag: w1
prefix: 0x66
CPU Model: >= X86_Arch_Fma
*/
bool X86Architecture::Opcode3_38_b9(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Fma && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vfmadd231sd);
      return Operand__Vo_Ho_Wq(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Fma && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vfmadd231ss);
      return Operand__Vo_Ho_Wd(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: ba
- vfmsub231ps
operand: ['Vx', 'Hx', 'Wx']
flag: w0
prefix: 0x66
CPU Model: >= X86_Arch_Fma
- vfmsub231pd
operand: ['Vx', 'Hx', 'Wx']
flag: w1
prefix: 0x66
CPU Model: >= X86_Arch_Fma
*/
bool X86Architecture::Opcode3_38_ba(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Fma && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vfmsub231pd);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Fma && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vfmsub231ps);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: bb
- vfmsub231ss
operand: ['Vo', 'Ho', 'Wd']
flag: w0
prefix: 0x66
CPU Model: >= X86_Arch_Fma
- vfmsub231sd
operand: ['Vo', 'Ho', 'Wq']
flag: w1
prefix: 0x66
CPU Model: >= X86_Arch_Fma
*/
bool X86Architecture::Opcode3_38_bb(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Fma && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vfmsub231sd);
      return Operand__Vo_Ho_Wq(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Fma && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vfmsub231ss);
      return Operand__Vo_Ho_Wd(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: bc
- vfnmadd231ps
operand: ['Vx', 'Hx', 'Wx']
flag: w0
prefix: 0x66
CPU Model: >= X86_Arch_Fma
- vfnmadd231pd
operand: ['Vx', 'Hx', 'Wx']
flag: w1
prefix: 0x66
CPU Model: >= X86_Arch_Fma
*/
bool X86Architecture::Opcode3_38_bc(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Fma && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vfnmadd231pd);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Fma && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vfnmadd231ps);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: bd
- vfnmadd231ss
operand: ['Vo', 'Ho', 'Wd']
flag: w0
prefix: 0x66
CPU Model: >= X86_Arch_Fma
- vfnmadd231sd
operand: ['Vo', 'Ho', 'Wq']
flag: w1
prefix: 0x66
CPU Model: >= X86_Arch_Fma
*/
bool X86Architecture::Opcode3_38_bd(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Fma && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vfnmadd231sd);
      return Operand__Vo_Ho_Wq(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Fma && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vfnmadd231ss);
      return Operand__Vo_Ho_Wd(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: be
- vfnmsub231ps
operand: ['Vx', 'Hx', 'Wx']
flag: w0
prefix: 0x66
CPU Model: >= X86_Arch_Fma
- vfnmsub231pd
operand: ['Vx', 'Hx', 'Wx']
flag: w1
prefix: 0x66
CPU Model: >= X86_Arch_Fma
*/
bool X86Architecture::Opcode3_38_be(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Fma && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vfnmsub231pd);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Fma && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vfnmsub231ps);
      return Operand__Vx_Hx_Wx(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: bf
- vfnmsub231ss
operand: ['Vo', 'Ho', 'Wd']
flag: w0
prefix: 0x66
CPU Model: >= X86_Arch_Fma
- vfnmsub231sd
operand: ['Vo', 'Ho', 'Wq']
flag: w1
prefix: 0x66
CPU Model: >= X86_Arch_Fma
*/
bool X86Architecture::Opcode3_38_bf(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Fma && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vfnmsub231sd);
      return Operand__Vo_Ho_Wq(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Fma && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vfnmsub231ss);
      return Operand__Vo_Ho_Wd(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: c0
** INVALID **
*/
bool X86Architecture::Opcode3_38_c0(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: c1
** INVALID **
*/
bool X86Architecture::Opcode3_38_c1(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: c2
** INVALID **
*/
bool X86Architecture::Opcode3_38_c2(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: c3
** INVALID **
*/
bool X86Architecture::Opcode3_38_c3(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: c4
** INVALID **
*/
bool X86Architecture::Opcode3_38_c4(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: c5
** INVALID **
*/
bool X86Architecture::Opcode3_38_c5(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: c6
** INVALID **
*/
bool X86Architecture::Opcode3_38_c6(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: c7
** INVALID **
*/
bool X86Architecture::Opcode3_38_c7(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: c8
** INVALID **
*/
bool X86Architecture::Opcode3_38_c8(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: c9
** INVALID **
*/
bool X86Architecture::Opcode3_38_c9(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: ca
** INVALID **
*/
bool X86Architecture::Opcode3_38_ca(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: cb
** INVALID **
*/
bool X86Architecture::Opcode3_38_cb(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: cc
** INVALID **
*/
bool X86Architecture::Opcode3_38_cc(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: cd
** INVALID **
*/
bool X86Architecture::Opcode3_38_cd(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: ce
** INVALID **
*/
bool X86Architecture::Opcode3_38_ce(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: cf
** INVALID **
*/
bool X86Architecture::Opcode3_38_cf(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: d0
** INVALID **
*/
bool X86Architecture::Opcode3_38_d0(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: d1
** INVALID **
*/
bool X86Architecture::Opcode3_38_d1(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: d2
** INVALID **
*/
bool X86Architecture::Opcode3_38_d2(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: d3
** INVALID **
*/
bool X86Architecture::Opcode3_38_d3(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: d4
** INVALID **
*/
bool X86Architecture::Opcode3_38_d4(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: d5
** INVALID **
*/
bool X86Architecture::Opcode3_38_d5(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: d6
** INVALID **
*/
bool X86Architecture::Opcode3_38_d6(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: d7
** INVALID **
*/
bool X86Architecture::Opcode3_38_d7(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: d8
** INVALID **
*/
bool X86Architecture::Opcode3_38_d8(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: d9
** INVALID **
*/
bool X86Architecture::Opcode3_38_d9(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: da
** INVALID **
*/
bool X86Architecture::Opcode3_38_da(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: db
- aesimc
operand: ['Vo', 'Wo']
flag: nv | ny
prefix: 0x66
CPU Model: >= X86_Arch_Aes
- vaesimc
operand: ['Vo', 'Wo']
flag: nv | ny
prefix: 0x66
CPU Model: >= X86_Arch_Avx
*/
bool X86Architecture::Opcode3_38_db(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vaesimc);
      return Operand__Vo_Wo(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Aes && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Aesimc);
      return Operand__Vo_Wo(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: dc
- aesenc
operand: ['Vo', 'Wo']
flag: nv | ny
prefix: 0x66
CPU Model: >= X86_Arch_Aes
- vaesenc
operand: ['Vo', 'Ho', 'Wo']
flag: ny
prefix: 0x66
CPU Model: >= X86_Arch_Avx
*/
bool X86Architecture::Opcode3_38_dc(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vaesenc);
      return Operand__Vo_Ho_Wo(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Aes && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Aesenc);
      return Operand__Vo_Wo(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: dd
- aesenclast
operand: ['Vo', 'Wo']
flag: nv | ny
prefix: 0x66
CPU Model: >= X86_Arch_Aes
- vaesenclast
operand: ['Vo', 'Ho', 'Wo']
flag: ny
prefix: 0x66
CPU Model: >= X86_Arch_Avx
*/
bool X86Architecture::Opcode3_38_dd(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vaesenclast);
      return Operand__Vo_Ho_Wo(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Aes && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Aesenclast);
      return Operand__Vo_Wo(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: de
- aesdec
operand: ['Vo', 'Wo']
flag: nv | ny
prefix: 0x66
CPU Model: >= X86_Arch_Aes
- vaesdec
operand: ['Vo', 'Ho', 'Wo']
flag: ny
prefix: 0x66
CPU Model: >= X86_Arch_Avx
*/
bool X86Architecture::Opcode3_38_de(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vaesdec);
      return Operand__Vo_Ho_Wo(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Aes && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Aesdec);
      return Operand__Vo_Wo(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: df
- aesdeclast
operand: ['Vo', 'Wo']
flag: nv | ny
prefix: 0x66
CPU Model: >= X86_Arch_Aes
- vaesdeclast
operand: ['Vo', 'Ho', 'Wo']
flag: ny
prefix: 0x66
CPU Model: >= X86_Arch_Avx
*/
bool X86Architecture::Opcode3_38_df(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vaesdeclast);
      return Operand__Vo_Ho_Wo(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Aes && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Aesdeclast);
      return Operand__Vo_Wo(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: e0
** INVALID **
*/
bool X86Architecture::Opcode3_38_e0(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: e1
** INVALID **
*/
bool X86Architecture::Opcode3_38_e1(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: e2
** INVALID **
*/
bool X86Architecture::Opcode3_38_e2(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: e3
** INVALID **
*/
bool X86Architecture::Opcode3_38_e3(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: e4
** INVALID **
*/
bool X86Architecture::Opcode3_38_e4(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: e5
** INVALID **
*/
bool X86Architecture::Opcode3_38_e5(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: e6
** INVALID **
*/
bool X86Architecture::Opcode3_38_e6(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: e7
** INVALID **
*/
bool X86Architecture::Opcode3_38_e7(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: e8
** INVALID **
*/
bool X86Architecture::Opcode3_38_e8(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: e9
** INVALID **
*/
bool X86Architecture::Opcode3_38_e9(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: ea
** INVALID **
*/
bool X86Architecture::Opcode3_38_ea(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: eb
** INVALID **
*/
bool X86Architecture::Opcode3_38_eb(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: ec
** INVALID **
*/
bool X86Architecture::Opcode3_38_ec(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: ed
** INVALID **
*/
bool X86Architecture::Opcode3_38_ed(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: ee
** INVALID **
*/
bool X86Architecture::Opcode3_38_ee(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: ef
** INVALID **
*/
bool X86Architecture::Opcode3_38_ef(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: f0
- movbe
operand: ['Gv', 'Mv']
CPU Model: >= X86_Arch_Movbe
- movbe
operand: ['Gv', 'Mv']
prefix: 0x66
CPU Model: >= X86_Arch_Movbe
- crc32
operand: ['Gy', 'Eb']
prefix: 0xf2
CPU Model: >= X86_Arch_Sse42
- crc32
operand: ['Gy', 'Eb']
prefix: 0x66, 0xf2
CPU Model: >= X86_Arch_Sse42
*/
bool X86Architecture::Opcode3_38_f0(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse42 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Crc32);
      return Operand__Gy_Eb(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse42 && Prefix == 0xf2)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Crc32);
      return Operand__Gy_Eb(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Movbe && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Movbe);
      return Operand__Gv_Mv(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Movbe)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Movbe);
      return Operand__Gv_Mv(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: f1
- movbe
operand: ['Mv', 'Gv']
CPU Model: >= X86_Arch_Movbe
- movbe
operand: ['Mv', 'Gv']
prefix: 0x66
CPU Model: >= X86_Arch_Movbe
- crc32
operand: ['Gy', 'Ev']
prefix: 0xf2
CPU Model: >= X86_Arch_Sse42
- crc32
operand: ['Gy', 'Ev']
prefix: 0x66, 0xf2
CPU Model: >= X86_Arch_Sse42
*/
bool X86Architecture::Opcode3_38_f1(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Sse42 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Crc32);
      return Operand__Gy_Ev(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse42 && Prefix == 0xf2)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Crc32);
      return Operand__Gy_Ev(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Movbe && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Movbe);
      return Operand__Mv_Gv(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Movbe)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Movbe);
      return Operand__Mv_Gv(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: f2
- andn
operand: ['Gy', 'By', 'Ey']
CPU Model: >= X86_Arch_Bmi
*/
bool X86Architecture::Opcode3_38_f2(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_Bmi)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Andn);
      return Operand__Gy_By_Ey(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: f3
- 
reference: GROUP17
- 
reference: GROUP17
prefix: 0x66
- 
reference: GROUP17
prefix: 0xf3
- 
reference: GROUP17
prefix: 0xf2
- 
reference: GROUP17
prefix: 0x66, 0xf2
*/
bool X86Architecture::Opcode3_38_f3(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (Prefix == 0x66)
    {
      u8 ModRmByte;
      rBinStrm.Read(Address, ModRmByte);

      x86::ModRM ModRm(ModRmByte);
      switch (ModRm.Reg())
      {
      case 0x0:
        return false;
      case 0x1:
        if (m_CpuModel >= X86_Arch_Bmi)
        {
          rInsn.Length()++;
          rInsn.SetOpcode(X86_Opcode_Blsr);
          return Operand__By_Ey(rBinStrm, Address, rInsn);
        }
        else
          return false;
      case 0x2:
        if (m_CpuModel >= X86_Arch_Bmi)
        {
          rInsn.Length()++;
          rInsn.SetOpcode(X86_Opcode_Blsmsk);
          return Operand__By_Ey(rBinStrm, Address, rInsn);
        }
        else
          return false;
      case 0x3:
        if (m_CpuModel >= X86_Arch_Bmi)
        {
          rInsn.Length()++;
          rInsn.SetOpcode(X86_Opcode_Blsi);
          return Operand__By_Ey(rBinStrm, Address, rInsn);
        }
        else
          return false;
      case 0x4:
        return false;
      case 0x5:
        return false;
      case 0x6:
        return false;
      case 0x7:
        return false;
      default:
        return false;
      }
    }
    else if (Prefix == 0xf2)
    {
      u8 ModRmByte;
      rBinStrm.Read(Address, ModRmByte);

      x86::ModRM ModRm(ModRmByte);
      switch (ModRm.Reg())
      {
      case 0x0:
        return false;
      case 0x1:
        if (m_CpuModel >= X86_Arch_Bmi)
        {
          rInsn.Length()++;
          rInsn.SetOpcode(X86_Opcode_Blsr);
          return Operand__By_Ey(rBinStrm, Address, rInsn);
        }
        else
          return false;
      case 0x2:
        if (m_CpuModel >= X86_Arch_Bmi)
        {
          rInsn.Length()++;
          rInsn.SetOpcode(X86_Opcode_Blsmsk);
          return Operand__By_Ey(rBinStrm, Address, rInsn);
        }
        else
          return false;
      case 0x3:
        if (m_CpuModel >= X86_Arch_Bmi)
        {
          rInsn.Length()++;
          rInsn.SetOpcode(X86_Opcode_Blsi);
          return Operand__By_Ey(rBinStrm, Address, rInsn);
        }
        else
          return false;
      case 0x4:
        return false;
      case 0x5:
        return false;
      case 0x6:
        return false;
      case 0x7:
        return false;
      default:
        return false;
      }
    }
    else if (Prefix == 0xf3)
    {
      u8 ModRmByte;
      rBinStrm.Read(Address, ModRmByte);

      x86::ModRM ModRm(ModRmByte);
      switch (ModRm.Reg())
      {
      case 0x0:
        return false;
      case 0x1:
        if (m_CpuModel >= X86_Arch_Bmi)
        {
          rInsn.Length()++;
          rInsn.SetOpcode(X86_Opcode_Blsr);
          return Operand__By_Ey(rBinStrm, Address, rInsn);
        }
        else
          return false;
      case 0x2:
        if (m_CpuModel >= X86_Arch_Bmi)
        {
          rInsn.Length()++;
          rInsn.SetOpcode(X86_Opcode_Blsmsk);
          return Operand__By_Ey(rBinStrm, Address, rInsn);
        }
        else
          return false;
      case 0x3:
        if (m_CpuModel >= X86_Arch_Bmi)
        {
          rInsn.Length()++;
          rInsn.SetOpcode(X86_Opcode_Blsi);
          return Operand__By_Ey(rBinStrm, Address, rInsn);
        }
        else
          return false;
      case 0x4:
        return false;
      case 0x5:
        return false;
      case 0x6:
        return false;
      case 0x7:
        return false;
      default:
        return false;
      }
    }
    else if (Prefix == 0x66)
    {
      u8 ModRmByte;
      rBinStrm.Read(Address, ModRmByte);

      x86::ModRM ModRm(ModRmByte);
      switch (ModRm.Reg())
      {
      case 0x0:
        return false;
      case 0x1:
        if (m_CpuModel >= X86_Arch_Bmi)
        {
          rInsn.Length()++;
          rInsn.SetOpcode(X86_Opcode_Blsr);
          return Operand__By_Ey(rBinStrm, Address, rInsn);
        }
        else
          return false;
      case 0x2:
        if (m_CpuModel >= X86_Arch_Bmi)
        {
          rInsn.Length()++;
          rInsn.SetOpcode(X86_Opcode_Blsmsk);
          return Operand__By_Ey(rBinStrm, Address, rInsn);
        }
        else
          return false;
      case 0x3:
        if (m_CpuModel >= X86_Arch_Bmi)
        {
          rInsn.Length()++;
          rInsn.SetOpcode(X86_Opcode_Blsi);
          return Operand__By_Ey(rBinStrm, Address, rInsn);
        }
        else
          return false;
      case 0x4:
        return false;
      case 0x5:
        return false;
      case 0x6:
        return false;
      case 0x7:
        return false;
      default:
        return false;
      }
    }
    else
    {
      u8 ModRmByte;
      rBinStrm.Read(Address, ModRmByte);

      x86::ModRM ModRm(ModRmByte);
      switch (ModRm.Reg())
      {
      case 0x0:
        return false;
      case 0x1:
        if (m_CpuModel >= X86_Arch_Bmi)
        {
          rInsn.Length()++;
          rInsn.SetOpcode(X86_Opcode_Blsr);
          return Operand__By_Ey(rBinStrm, Address, rInsn);
        }
        else
          return false;
      case 0x2:
        if (m_CpuModel >= X86_Arch_Bmi)
        {
          rInsn.Length()++;
          rInsn.SetOpcode(X86_Opcode_Blsmsk);
          return Operand__By_Ey(rBinStrm, Address, rInsn);
        }
        else
          return false;
      case 0x3:
        if (m_CpuModel >= X86_Arch_Bmi)
        {
          rInsn.Length()++;
          rInsn.SetOpcode(X86_Opcode_Blsi);
          return Operand__By_Ey(rBinStrm, Address, rInsn);
        }
        else
          return false;
      case 0x4:
        return false;
      case 0x5:
        return false;
      case 0x6:
        return false;
      case 0x7:
        return false;
      default:
        return false;
      }
    }
}

/*
Opcode: f4
** INVALID **
*/
bool X86Architecture::Opcode3_38_f4(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: f5
- bzhi
operand: ['Gy', 'Ey', 'By']
CPU Model: >= X86_Arch_Bmi2
- pext
operand: ['Gy', 'By', 'Ey']
prefix: 0xf3
CPU Model: >= X86_Arch_Bmi2
- pdep
operand: ['Gy', 'By', 'Ey']
prefix: 0xf2
CPU Model: >= X86_Arch_Bmi2
*/
bool X86Architecture::Opcode3_38_f5(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Bmi2 && Prefix == 0xf2)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pdep);
      return Operand__Gy_By_Ey(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Bmi2 && Prefix == 0xf3)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pext);
      return Operand__Gy_By_Ey(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Bmi2)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Bzhi);
      return Operand__Gy_Ey_By(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: f6
- mulx
operand: ['Gy', 'Ey', 'By']
prefix: 0xf2
CPU Model: >= X86_Arch_Bmi2
*/
bool X86Architecture::Opcode3_38_f6(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Bmi2 && Prefix == 0xf2)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Mulx);
      return Operand__Gy_Ey_By(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: f7
- bextr
operand: ['Gy', 'Ey', 'By']
CPU Model: >= X86_Arch_Bmi
- shlx
operand: ['Gy', 'Ey', 'By']
prefix: 0x66
CPU Model: >= X86_Arch_Bmi2
- sarx
operand: ['Gy', 'Ey', 'By']
prefix: 0xf3
CPU Model: >= X86_Arch_Bmi2
- shrx
operand: ['Gy', 'Ey', 'By']
prefix: 0xf2
CPU Model: >= X86_Arch_Bmi2
*/
bool X86Architecture::Opcode3_38_f7(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Bmi2 && Prefix == 0xf2)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Shrx);
      return Operand__Gy_Ey_By(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Bmi2 && Prefix == 0xf3)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Sarx);
      return Operand__Gy_Ey_By(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Bmi2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Shlx);
      return Operand__Gy_Ey_By(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Bmi)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Bextr);
      return Operand__Gy_Ey_By(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: f8
** INVALID **
*/
bool X86Architecture::Opcode3_38_f8(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: f9
** INVALID **
*/
bool X86Architecture::Opcode3_38_f9(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: fa
** INVALID **
*/
bool X86Architecture::Opcode3_38_fa(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: fb
** INVALID **
*/
bool X86Architecture::Opcode3_38_fb(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: fc
** INVALID **
*/
bool X86Architecture::Opcode3_38_fc(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: fd
** INVALID **
*/
bool X86Architecture::Opcode3_38_fd(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: fe
** INVALID **
*/
bool X86Architecture::Opcode3_38_fe(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: ff
** INVALID **
*/
bool X86Architecture::Opcode3_38_ff(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 00
- vpermq
operand: ['Vy', 'Wy', 'Ib']
prefix: 0x66
CPU Model: >= X86_Arch_Avx2
*/
bool X86Architecture::Opcode3_3a_00(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpermq);
      return Operand__Vy_Wy_Ib(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: 01
- vpermd
operand: ['Vy', 'Wy', 'Ib']
prefix: 0x66
CPU Model: >= X86_Arch_Avx2
*/
bool X86Architecture::Opcode3_3a_01(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpermd);
      return Operand__Vy_Wy_Ib(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: 02
- vpblendd
operand: ['Vx', 'Hx', 'Wx', 'Ib']
prefix: 0x66
CPU Model: >= X86_Arch_Avx2
*/
bool X86Architecture::Opcode3_3a_02(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpblendd);
      return Operand__Vx_Hx_Wx_Ib(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: 03
** INVALID **
*/
bool X86Architecture::Opcode3_3a_03(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 04
- vpermilps
operand: ['Vx', 'Wx', 'Ib']
prefix: 0x66
CPU Model: >= X86_Arch_Avx
*/
bool X86Architecture::Opcode3_3a_04(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpermilps);
      return Operand__Vx_Wx_Ib(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: 05
- vpermilpd
operand: ['Vx', 'Wx', 'Ib']
prefix: 0x66
CPU Model: >= X86_Arch_Avx
*/
bool X86Architecture::Opcode3_3a_05(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpermilpd);
      return Operand__Vx_Wx_Ib(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: 06
- vperm2f128
operand: ['Vy', 'Hy', 'Wy', 'Ib']
prefix: 0x66
CPU Model: >= X86_Arch_Avx
*/
bool X86Architecture::Opcode3_3a_06(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vperm2f128);
      return Operand__Vy_Hy_Wy_Ib(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: 07
** INVALID **
*/
bool X86Architecture::Opcode3_3a_07(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 08
- roundps
operand: ['Vx', 'Wx', 'Ib']
prefix: 0x66
CPU Model: >= X86_Arch_Sse41
- vroundps
operand: ['Vx', 'Wx', 'Ib']
flag: nv
prefix: 0x66
CPU Model: >= X86_Arch_Avx
*/
bool X86Architecture::Opcode3_3a_08(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vroundps);
      return Operand__Vx_Wx_Ib(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse41 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Roundps);
      return Operand__Vx_Wx_Ib(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 09
- roundpd
operand: ['Vx', 'Wx', 'Ib']
prefix: 0x66
CPU Model: >= X86_Arch_Sse41
- vroundpd
operand: ['Vx', 'Wx', 'Ib']
flag: nv
prefix: 0x66
CPU Model: >= X86_Arch_Avx
*/
bool X86Architecture::Opcode3_3a_09(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vroundpd);
      return Operand__Vx_Wx_Ib(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse41 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Roundpd);
      return Operand__Vx_Wx_Ib(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 0a
- roundss
operand: ['Vo', 'Woq', 'Ib']
prefix: 0x66
CPU Model: >= X86_Arch_Sse41
- vroundss
operand: ['Vo', 'Ho', 'Woq', 'Ib']
flag: ny
prefix: 0x66
CPU Model: >= X86_Arch_Avx
*/
bool X86Architecture::Opcode3_3a_0a(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vroundss);
      return Operand__Vo_Ho_Woq_Ib(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse41 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Roundss);
      return Operand__Vo_Woq_Ib(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 0b
- roundsd
operand: ['Vo', 'Woq', 'Ib']
prefix: 0x66
CPU Model: >= X86_Arch_Sse41
- vroundsd
operand: ['Vo', 'Ho', 'Woq', 'Ib']
flag: ny
prefix: 0x66
CPU Model: >= X86_Arch_Avx
*/
bool X86Architecture::Opcode3_3a_0b(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vroundsd);
      return Operand__Vo_Ho_Woq_Ib(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse41 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Roundsd);
      return Operand__Vo_Woq_Ib(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 0c
- blendps
operand: ['Vx', 'Wx', 'Ib']
prefix: 0x66
CPU Model: >= X86_Arch_Sse41
- vblendps
operand: ['Vx', 'Hx', 'Wx', 'Ib']
prefix: 0x66
CPU Model: >= X86_Arch_Avx
*/
bool X86Architecture::Opcode3_3a_0c(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vblendps);
      return Operand__Vx_Hx_Wx_Ib(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse41 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Blendps);
      return Operand__Vx_Wx_Ib(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 0d
- blendpd
operand: ['Vx', 'Wx', 'Ib']
prefix: 0x66
CPU Model: >= X86_Arch_Sse41
- vblendpd
operand: ['Vx', 'Hx', 'Wx', 'Ib']
prefix: 0x66
CPU Model: >= X86_Arch_Avx
*/
bool X86Architecture::Opcode3_3a_0d(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vblendpd);
      return Operand__Vx_Hx_Wx_Ib(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse41 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Blendpd);
      return Operand__Vx_Wx_Ib(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 0e
- blendw
operand: ['Vx', 'Wx', 'Ib']
prefix: 0x66
CPU Model: >= X86_Arch_Sse41
- vblendw
operand: ['Vx', 'Hx', 'Wx', 'Ib']
flag: ny
prefix: 0x66
CPU Model: >= X86_Arch_Avx
- vblendw
operand: ['Vx', 'Hx', 'Wx', 'Ib']
prefix: 0x66
CPU Model: >= X86_Arch_Avx2
*/
bool X86Architecture::Opcode3_3a_0e(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vblendw);
      return Operand__Vx_Hx_Wx_Ib(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Avx && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vblendw);
      return Operand__Vx_Hx_Wx_Ib(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse41 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Blendw);
      return Operand__Vx_Wx_Ib(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 0f
- palignr
operand: ['Pq', 'Qq', 'Ib']
CPU Model: >= X86_Arch_Ssse3
- palignr
operand: ['Vx', 'Wx', 'Ib']
prefix: 0x66
CPU Model: >= X86_Arch_Ssse3
- vpalignr
operand: ['Vx', 'Hx', 'Wx', 'Ib']
flag: ny
prefix: 0x66
CPU Model: >= X86_Arch_Avx
- vpalignr
operand: ['Vx', 'Hx', 'Wx', 'Ib']
prefix: 0x66
CPU Model: >= X86_Arch_Avx2
*/
bool X86Architecture::Opcode3_3a_0f(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpalignr);
      return Operand__Vx_Hx_Wx_Ib(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Avx && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpalignr);
      return Operand__Vx_Hx_Wx_Ib(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Ssse3 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Palignr);
      return Operand__Vx_Wx_Ib(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Ssse3)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Palignr);
      return Operand__Pq_Qq_Ib(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 10
** INVALID **
*/
bool X86Architecture::Opcode3_3a_10(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 11
** INVALID **
*/
bool X86Architecture::Opcode3_3a_11(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 12
** INVALID **
*/
bool X86Architecture::Opcode3_3a_12(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 13
** INVALID **
*/
bool X86Architecture::Opcode3_3a_13(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 14
- pextrb
operand: ['Eyb', 'Vo', 'Ib']
prefix: 0x66
CPU Model: >= X86_Arch_Sse41
- vpextrb
operand: ['Wob', 'Vo', 'Ib']
flag: ny | nv
prefix: 0x66
CPU Model: >= X86_Arch_Avx
*/
bool X86Architecture::Opcode3_3a_14(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpextrb);
      return Operand__Wob_Vo_Ib(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse41 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pextrb);
      return Operand__Eyb_Vo_Ib(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 15
- pextrw
operand: ['Eyw', 'Vo', 'Ib']
prefix: 0x66
CPU Model: >= X86_Arch_Sse41
- vpextrw
operand: ['Wow', 'Vo', 'Ib']
flag: ny | nv
prefix: 0x66
CPU Model: >= X86_Arch_Avx
*/
bool X86Architecture::Opcode3_3a_15(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpextrw);
      return Operand__Wow_Vo_Ib(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse41 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pextrw);
      return Operand__Eyw_Vo_Ib(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 16
- pextrd
operand: ['Ey', 'Vo', 'Ib']
constraint: f64
prefix: 0x66
CPU Model: >= X86_Arch_Sse41
- vpextrd
operand: ['Ey', 'Vo', 'Ib']
constraint: f64
flag: ny | nv
prefix: 0x66
CPU Model: >= X86_Arch_Avx
*/
bool X86Architecture::Opcode3_3a_16(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpextrd);
      return Operand__Ey_Vo_Ib(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse41 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pextrd);
      return Operand__Ey_Vo_Ib(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 17
- extractps
operand: ['Ey', 'Vo', 'Ib']
prefix: 0x66
CPU Model: >= X86_Arch_Sse41
- vextractps
operand: ['Ey', 'Vo', 'Ib']
flag: ny | nv
prefix: 0x66
CPU Model: >= X86_Arch_Avx
*/
bool X86Architecture::Opcode3_3a_17(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vextractps);
      return Operand__Ey_Vo_Ib(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse41 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Extractps);
      return Operand__Ey_Vo_Ib(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 18
- vinsertf128
operand: ['Vy', 'Hy', 'Wo', 'Ib']
prefix: 0x66
CPU Model: >= X86_Arch_Avx
*/
bool X86Architecture::Opcode3_3a_18(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vinsertf128);
      return Operand__Vy_Hy_Wo_Ib(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: 19
- vextractf128
operand: ['Wo', 'Vy', 'Ib']
prefix: 0x66
CPU Model: >= X86_Arch_Avx
*/
bool X86Architecture::Opcode3_3a_19(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vextractf128);
      return Operand__Wo_Vy_Ib(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: 1a
** INVALID **
*/
bool X86Architecture::Opcode3_3a_1a(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 1b
** INVALID **
*/
bool X86Architecture::Opcode3_3a_1b(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 1c
** INVALID **
*/
bool X86Architecture::Opcode3_3a_1c(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 1d
- vcvtps2ph
operand: ['Woqo', 'Vx', 'Ib']
prefix: 0x66
CPU Model: >= X86_Arch_F16c
*/
bool X86Architecture::Opcode3_3a_1d(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_F16c && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vcvtps2ph);
      return Operand__Woqo_Vx_Ib(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: 1e
** INVALID **
*/
bool X86Architecture::Opcode3_3a_1e(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 1f
** INVALID **
*/
bool X86Architecture::Opcode3_3a_1f(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 20
- pinsrb
operand: ['Vo', 'Edb', 'Ib']
prefix: 0x66
CPU Model: >= X86_Arch_Sse41
- vpinsrb
operand: ['Vo', 'Ho', 'Edb', 'Ib']
flag: ny
prefix: 0x66
CPU Model: >= X86_Arch_Avx
*/
bool X86Architecture::Opcode3_3a_20(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpinsrb);
      return Operand__Vo_Ho_Edb_Ib(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse41 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pinsrb);
      return Operand__Vo_Edb_Ib(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 21
- insertps
operand: ['Vo', 'Uod', 'Ib']
prefix: 0x66
CPU Model: >= X86_Arch_Sse41
- vinsertps
operand: ['Vo', 'Ho', 'Uod', 'Ib']
flag: ny
prefix: 0x66
CPU Model: >= X86_Arch_Avx
*/
bool X86Architecture::Opcode3_3a_21(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vinsertps);
      return Operand__Vo_Ho_Uod_Ib(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse41 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Insertps);
      return Operand__Vo_Uod_Ib(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 22
- pinsrd
operand: ['Vo', 'Ey', 'Ib']
prefix: 0x66
CPU Model: >= X86_Arch_Sse41
- vpinsrd
operand: ['Vo', 'Ho', 'Ey', 'Ib']
flag: ny
prefix: 0x66
CPU Model: >= X86_Arch_Avx
*/
bool X86Architecture::Opcode3_3a_22(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpinsrd);
      return Operand__Vo_Ho_Ey_Ib(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse41 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pinsrd);
      return Operand__Vo_Ey_Ib(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 23
** INVALID **
*/
bool X86Architecture::Opcode3_3a_23(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 24
** INVALID **
*/
bool X86Architecture::Opcode3_3a_24(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 25
** INVALID **
*/
bool X86Architecture::Opcode3_3a_25(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 26
** INVALID **
*/
bool X86Architecture::Opcode3_3a_26(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 27
** INVALID **
*/
bool X86Architecture::Opcode3_3a_27(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 28
** INVALID **
*/
bool X86Architecture::Opcode3_3a_28(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 29
** INVALID **
*/
bool X86Architecture::Opcode3_3a_29(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 2a
** INVALID **
*/
bool X86Architecture::Opcode3_3a_2a(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 2b
** INVALID **
*/
bool X86Architecture::Opcode3_3a_2b(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 2c
** INVALID **
*/
bool X86Architecture::Opcode3_3a_2c(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 2d
** INVALID **
*/
bool X86Architecture::Opcode3_3a_2d(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 2e
** INVALID **
*/
bool X86Architecture::Opcode3_3a_2e(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 2f
** INVALID **
*/
bool X86Architecture::Opcode3_3a_2f(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 30
** INVALID **
*/
bool X86Architecture::Opcode3_3a_30(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 31
** INVALID **
*/
bool X86Architecture::Opcode3_3a_31(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 32
** INVALID **
*/
bool X86Architecture::Opcode3_3a_32(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 33
** INVALID **
*/
bool X86Architecture::Opcode3_3a_33(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 34
** INVALID **
*/
bool X86Architecture::Opcode3_3a_34(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 35
** INVALID **
*/
bool X86Architecture::Opcode3_3a_35(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 36
** INVALID **
*/
bool X86Architecture::Opcode3_3a_36(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 37
** INVALID **
*/
bool X86Architecture::Opcode3_3a_37(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 38
- vinserti128
operand: ['Vy', 'Hy', 'Wo', 'Ib']
prefix: 0x66
CPU Model: >= X86_Arch_Avx2
*/
bool X86Architecture::Opcode3_3a_38(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vinserti128);
      return Operand__Vy_Hy_Wo_Ib(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: 39
- vextracti128
operand: ['Wo', 'Vy', 'Ib']
flag: nv
prefix: 0x66
CPU Model: >= X86_Arch_Avx2
*/
bool X86Architecture::Opcode3_3a_39(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vextracti128);
      return Operand__Wo_Vy_Ib(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: 3a
** INVALID **
*/
bool X86Architecture::Opcode3_3a_3a(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 3b
** INVALID **
*/
bool X86Architecture::Opcode3_3a_3b(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 3c
** INVALID **
*/
bool X86Architecture::Opcode3_3a_3c(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 3d
** INVALID **
*/
bool X86Architecture::Opcode3_3a_3d(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 3e
** INVALID **
*/
bool X86Architecture::Opcode3_3a_3e(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 3f
** INVALID **
*/
bool X86Architecture::Opcode3_3a_3f(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 40
- dpps
operand: ['Vx', 'Wx', 'Ib']
prefix: 0x66
CPU Model: >= X86_Arch_Sse41
- vdpps
operand: ['Vx', 'Hx', 'Wx', 'Ib']
prefix: 0x66
CPU Model: >= X86_Arch_Avx
*/
bool X86Architecture::Opcode3_3a_40(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vdpps);
      return Operand__Vx_Hx_Wx_Ib(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse41 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Dpps);
      return Operand__Vx_Wx_Ib(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 41
- dppd
operand: ['Vo', 'Wo', 'Ib']
prefix: 0x66
CPU Model: >= X86_Arch_Sse41
- vdppd
operand: ['Vo', 'Ho', 'Wo', 'Ib']
flag: ny
prefix: 0x66
CPU Model: >= X86_Arch_Avx
*/
bool X86Architecture::Opcode3_3a_41(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vdppd);
      return Operand__Vo_Ho_Wo_Ib(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse41 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Dppd);
      return Operand__Vo_Wo_Ib(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 42
- mpsadbw
operand: ['Vx', 'Wx', 'Ib']
prefix: 0x66
CPU Model: >= X86_Arch_Sse41
- vmpsadbw
operand: ['Vx', 'Hx', 'Wx', 'Ib']
flag: ny
prefix: 0x66
CPU Model: >= X86_Arch_Avx
- vmpsadbw
operand: ['Vx', 'Hx', 'Wx', 'Ib']
prefix: 0x66
CPU Model: >= X86_Arch_Avx2
*/
bool X86Architecture::Opcode3_3a_42(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vmpsadbw);
      return Operand__Vx_Hx_Wx_Ib(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Avx && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vmpsadbw);
      return Operand__Vx_Hx_Wx_Ib(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse41 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Mpsadbw);
      return Operand__Vx_Wx_Ib(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 43
** INVALID **
*/
bool X86Architecture::Opcode3_3a_43(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 44
- pclmulqdq
operand: ['Vo', 'Wo', 'Ib']
prefix: 0x66
CPU Model: >= X86_Arch_Clmul
- vpclmulqdq
operand: ['Vo', 'Ho', 'Wo', 'Ib']
flag: ny
prefix: 0x66
CPU Model: >= X86_Arch_Avx
*/
bool X86Architecture::Opcode3_3a_44(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpclmulqdq);
      return Operand__Vo_Ho_Wo_Ib(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Clmul && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pclmulqdq);
      return Operand__Vo_Wo_Ib(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 45
** INVALID **
*/
bool X86Architecture::Opcode3_3a_45(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 46
- vperm2i128
operand: ['Vy', 'Hy', 'Wy', 'Ib']
prefix: 0x66
CPU Model: >= X86_Arch_Avx2
*/
bool X86Architecture::Opcode3_3a_46(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vperm2i128);
      return Operand__Vy_Hy_Wy_Ib(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: 47
** INVALID **
*/
bool X86Architecture::Opcode3_3a_47(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 48
** INVALID **
*/
bool X86Architecture::Opcode3_3a_48(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 49
** INVALID **
*/
bool X86Architecture::Opcode3_3a_49(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 4a
- vblendvps
operand: ['Vx', 'Hx', 'Wx', 'Lx']
prefix: 0x66
CPU Model: >= X86_Arch_Avx
*/
bool X86Architecture::Opcode3_3a_4a(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vblendvps);
      return Operand__Vx_Hx_Wx_Lx(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: 4b
- vblendvpd
operand: ['Vx', 'Hx', 'Wx', 'Lx']
prefix: 0x66
CPU Model: >= X86_Arch_Avx
*/
bool X86Architecture::Opcode3_3a_4b(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vblendvpd);
      return Operand__Vx_Hx_Wx_Lx(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: 4c
- vpblendvp
operand: ['Vx', 'Hx', 'Wx', 'Lx']
flag: ny
prefix: 0x66
CPU Model: >= X86_Arch_Avx
- vpblendvp
operand: ['Vx', 'Hx', 'Wx', 'Lx']
prefix: 0x66
CPU Model: >= X86_Arch_Avx2
*/
bool X86Architecture::Opcode3_3a_4c(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx2 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpblendvp);
      return Operand__Vx_Hx_Wx_Lx(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Avx && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpblendvp);
      return Operand__Vx_Hx_Wx_Lx(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 4d
** INVALID **
*/
bool X86Architecture::Opcode3_3a_4d(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 4e
** INVALID **
*/
bool X86Architecture::Opcode3_3a_4e(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 4f
** INVALID **
*/
bool X86Architecture::Opcode3_3a_4f(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 50
** INVALID **
*/
bool X86Architecture::Opcode3_3a_50(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 51
** INVALID **
*/
bool X86Architecture::Opcode3_3a_51(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 52
** INVALID **
*/
bool X86Architecture::Opcode3_3a_52(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 53
** INVALID **
*/
bool X86Architecture::Opcode3_3a_53(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 54
** INVALID **
*/
bool X86Architecture::Opcode3_3a_54(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 55
** INVALID **
*/
bool X86Architecture::Opcode3_3a_55(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 56
** INVALID **
*/
bool X86Architecture::Opcode3_3a_56(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 57
** INVALID **
*/
bool X86Architecture::Opcode3_3a_57(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 58
** INVALID **
*/
bool X86Architecture::Opcode3_3a_58(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 59
** INVALID **
*/
bool X86Architecture::Opcode3_3a_59(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 5a
** INVALID **
*/
bool X86Architecture::Opcode3_3a_5a(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 5b
** INVALID **
*/
bool X86Architecture::Opcode3_3a_5b(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 5c
** INVALID **
*/
bool X86Architecture::Opcode3_3a_5c(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 5d
** INVALID **
*/
bool X86Architecture::Opcode3_3a_5d(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 5e
** INVALID **
*/
bool X86Architecture::Opcode3_3a_5e(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 5f
** INVALID **
*/
bool X86Architecture::Opcode3_3a_5f(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 60
- pcmpestrm
operand: ['Vo', 'Wo', 'Ib']
prefix: 0x66
CPU Model: >= X86_Arch_Sse42
- vpcmpestrm
operand: ['Vo', 'Wo', 'Ib']
flag: ny | nv
prefix: 0x66
CPU Model: >= X86_Arch_Avx
*/
bool X86Architecture::Opcode3_3a_60(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpcmpestrm);
      return Operand__Vo_Wo_Ib(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse42 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pcmpestrm);
      return Operand__Vo_Wo_Ib(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 61
- pcmpestri
operand: ['Vo', 'Wo', 'Ib']
prefix: 0x66
CPU Model: >= X86_Arch_Sse42
- vpcmpestri
operand: ['Vo', 'Wo', 'Ib']
flag: ny | nv
prefix: 0x66
CPU Model: >= X86_Arch_Avx
*/
bool X86Architecture::Opcode3_3a_61(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpcmpestri);
      return Operand__Vo_Wo_Ib(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse42 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pcmpestri);
      return Operand__Vo_Wo_Ib(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 62
- pcmpistrm
operand: ['Vo', 'Wo', 'Ib']
prefix: 0x66
CPU Model: >= X86_Arch_Sse42
- vpcmpistrm
operand: ['Vo', 'Wo', 'Ib']
flag: ny | nv
prefix: 0x66
CPU Model: >= X86_Arch_Avx
*/
bool X86Architecture::Opcode3_3a_62(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpcmpistrm);
      return Operand__Vo_Wo_Ib(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse42 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pcmpistrm);
      return Operand__Vo_Wo_Ib(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 63
- pcmpistri
operand: ['Vo', 'Wo', 'Ib']
prefix: 0x66
CPU Model: >= X86_Arch_Sse42
- vpcmpistri
operand: ['Vo', 'Wo', 'Ib']
flag: ny | nv
prefix: 0x66
CPU Model: >= X86_Arch_Avx
*/
bool X86Architecture::Opcode3_3a_63(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vpcmpistri);
      return Operand__Vo_Wo_Ib(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Sse42 && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Pcmpistri);
      return Operand__Vo_Wo_Ib(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: 64
** INVALID **
*/
bool X86Architecture::Opcode3_3a_64(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 65
** INVALID **
*/
bool X86Architecture::Opcode3_3a_65(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 66
** INVALID **
*/
bool X86Architecture::Opcode3_3a_66(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 67
** INVALID **
*/
bool X86Architecture::Opcode3_3a_67(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 68
** INVALID **
*/
bool X86Architecture::Opcode3_3a_68(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 69
** INVALID **
*/
bool X86Architecture::Opcode3_3a_69(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 6a
** INVALID **
*/
bool X86Architecture::Opcode3_3a_6a(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 6b
** INVALID **
*/
bool X86Architecture::Opcode3_3a_6b(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 6c
** INVALID **
*/
bool X86Architecture::Opcode3_3a_6c(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 6d
** INVALID **
*/
bool X86Architecture::Opcode3_3a_6d(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 6e
** INVALID **
*/
bool X86Architecture::Opcode3_3a_6e(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 6f
** INVALID **
*/
bool X86Architecture::Opcode3_3a_6f(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 70
** INVALID **
*/
bool X86Architecture::Opcode3_3a_70(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 71
** INVALID **
*/
bool X86Architecture::Opcode3_3a_71(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 72
** INVALID **
*/
bool X86Architecture::Opcode3_3a_72(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 73
** INVALID **
*/
bool X86Architecture::Opcode3_3a_73(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 74
** INVALID **
*/
bool X86Architecture::Opcode3_3a_74(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 75
** INVALID **
*/
bool X86Architecture::Opcode3_3a_75(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 76
** INVALID **
*/
bool X86Architecture::Opcode3_3a_76(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 77
** INVALID **
*/
bool X86Architecture::Opcode3_3a_77(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 78
** INVALID **
*/
bool X86Architecture::Opcode3_3a_78(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 79
** INVALID **
*/
bool X86Architecture::Opcode3_3a_79(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 7a
** INVALID **
*/
bool X86Architecture::Opcode3_3a_7a(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 7b
** INVALID **
*/
bool X86Architecture::Opcode3_3a_7b(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 7c
** INVALID **
*/
bool X86Architecture::Opcode3_3a_7c(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 7d
** INVALID **
*/
bool X86Architecture::Opcode3_3a_7d(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 7e
** INVALID **
*/
bool X86Architecture::Opcode3_3a_7e(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 7f
** INVALID **
*/
bool X86Architecture::Opcode3_3a_7f(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 80
** INVALID **
*/
bool X86Architecture::Opcode3_3a_80(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 81
** INVALID **
*/
bool X86Architecture::Opcode3_3a_81(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 82
** INVALID **
*/
bool X86Architecture::Opcode3_3a_82(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 83
** INVALID **
*/
bool X86Architecture::Opcode3_3a_83(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 84
** INVALID **
*/
bool X86Architecture::Opcode3_3a_84(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 85
** INVALID **
*/
bool X86Architecture::Opcode3_3a_85(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 86
** INVALID **
*/
bool X86Architecture::Opcode3_3a_86(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 87
** INVALID **
*/
bool X86Architecture::Opcode3_3a_87(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 88
** INVALID **
*/
bool X86Architecture::Opcode3_3a_88(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 89
** INVALID **
*/
bool X86Architecture::Opcode3_3a_89(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 8a
** INVALID **
*/
bool X86Architecture::Opcode3_3a_8a(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 8b
** INVALID **
*/
bool X86Architecture::Opcode3_3a_8b(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 8c
** INVALID **
*/
bool X86Architecture::Opcode3_3a_8c(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 8d
** INVALID **
*/
bool X86Architecture::Opcode3_3a_8d(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 8e
** INVALID **
*/
bool X86Architecture::Opcode3_3a_8e(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 8f
** INVALID **
*/
bool X86Architecture::Opcode3_3a_8f(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 90
** INVALID **
*/
bool X86Architecture::Opcode3_3a_90(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 91
** INVALID **
*/
bool X86Architecture::Opcode3_3a_91(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 92
** INVALID **
*/
bool X86Architecture::Opcode3_3a_92(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 93
** INVALID **
*/
bool X86Architecture::Opcode3_3a_93(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 94
** INVALID **
*/
bool X86Architecture::Opcode3_3a_94(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 95
** INVALID **
*/
bool X86Architecture::Opcode3_3a_95(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 96
** INVALID **
*/
bool X86Architecture::Opcode3_3a_96(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 97
** INVALID **
*/
bool X86Architecture::Opcode3_3a_97(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 98
** INVALID **
*/
bool X86Architecture::Opcode3_3a_98(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 99
** INVALID **
*/
bool X86Architecture::Opcode3_3a_99(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 9a
** INVALID **
*/
bool X86Architecture::Opcode3_3a_9a(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 9b
** INVALID **
*/
bool X86Architecture::Opcode3_3a_9b(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 9c
** INVALID **
*/
bool X86Architecture::Opcode3_3a_9c(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 9d
** INVALID **
*/
bool X86Architecture::Opcode3_3a_9d(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 9e
** INVALID **
*/
bool X86Architecture::Opcode3_3a_9e(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 9f
** INVALID **
*/
bool X86Architecture::Opcode3_3a_9f(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: a0
** INVALID **
*/
bool X86Architecture::Opcode3_3a_a0(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: a1
** INVALID **
*/
bool X86Architecture::Opcode3_3a_a1(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: a2
** INVALID **
*/
bool X86Architecture::Opcode3_3a_a2(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: a3
** INVALID **
*/
bool X86Architecture::Opcode3_3a_a3(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: a4
** INVALID **
*/
bool X86Architecture::Opcode3_3a_a4(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: a5
** INVALID **
*/
bool X86Architecture::Opcode3_3a_a5(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: a6
** INVALID **
*/
bool X86Architecture::Opcode3_3a_a6(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: a7
** INVALID **
*/
bool X86Architecture::Opcode3_3a_a7(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: a8
** INVALID **
*/
bool X86Architecture::Opcode3_3a_a8(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: a9
** INVALID **
*/
bool X86Architecture::Opcode3_3a_a9(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: aa
** INVALID **
*/
bool X86Architecture::Opcode3_3a_aa(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: ab
** INVALID **
*/
bool X86Architecture::Opcode3_3a_ab(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: ac
** INVALID **
*/
bool X86Architecture::Opcode3_3a_ac(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: ad
** INVALID **
*/
bool X86Architecture::Opcode3_3a_ad(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: ae
** INVALID **
*/
bool X86Architecture::Opcode3_3a_ae(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: af
** INVALID **
*/
bool X86Architecture::Opcode3_3a_af(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: b0
** INVALID **
*/
bool X86Architecture::Opcode3_3a_b0(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: b1
** INVALID **
*/
bool X86Architecture::Opcode3_3a_b1(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: b2
** INVALID **
*/
bool X86Architecture::Opcode3_3a_b2(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: b3
** INVALID **
*/
bool X86Architecture::Opcode3_3a_b3(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: b4
** INVALID **
*/
bool X86Architecture::Opcode3_3a_b4(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: b5
** INVALID **
*/
bool X86Architecture::Opcode3_3a_b5(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: b6
** INVALID **
*/
bool X86Architecture::Opcode3_3a_b6(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: b7
** INVALID **
*/
bool X86Architecture::Opcode3_3a_b7(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: b8
** INVALID **
*/
bool X86Architecture::Opcode3_3a_b8(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: b9
** INVALID **
*/
bool X86Architecture::Opcode3_3a_b9(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: ba
** INVALID **
*/
bool X86Architecture::Opcode3_3a_ba(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: bb
** INVALID **
*/
bool X86Architecture::Opcode3_3a_bb(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: bc
** INVALID **
*/
bool X86Architecture::Opcode3_3a_bc(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: bd
** INVALID **
*/
bool X86Architecture::Opcode3_3a_bd(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: be
** INVALID **
*/
bool X86Architecture::Opcode3_3a_be(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: bf
** INVALID **
*/
bool X86Architecture::Opcode3_3a_bf(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: c0
** INVALID **
*/
bool X86Architecture::Opcode3_3a_c0(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: c1
** INVALID **
*/
bool X86Architecture::Opcode3_3a_c1(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: c2
** INVALID **
*/
bool X86Architecture::Opcode3_3a_c2(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: c3
** INVALID **
*/
bool X86Architecture::Opcode3_3a_c3(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: c4
** INVALID **
*/
bool X86Architecture::Opcode3_3a_c4(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: c5
** INVALID **
*/
bool X86Architecture::Opcode3_3a_c5(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: c6
** INVALID **
*/
bool X86Architecture::Opcode3_3a_c6(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: c7
** INVALID **
*/
bool X86Architecture::Opcode3_3a_c7(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: c8
** INVALID **
*/
bool X86Architecture::Opcode3_3a_c8(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: c9
** INVALID **
*/
bool X86Architecture::Opcode3_3a_c9(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: ca
** INVALID **
*/
bool X86Architecture::Opcode3_3a_ca(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: cb
** INVALID **
*/
bool X86Architecture::Opcode3_3a_cb(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: cc
** INVALID **
*/
bool X86Architecture::Opcode3_3a_cc(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: cd
** INVALID **
*/
bool X86Architecture::Opcode3_3a_cd(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: ce
** INVALID **
*/
bool X86Architecture::Opcode3_3a_ce(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: cf
** INVALID **
*/
bool X86Architecture::Opcode3_3a_cf(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: d0
** INVALID **
*/
bool X86Architecture::Opcode3_3a_d0(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: d1
** INVALID **
*/
bool X86Architecture::Opcode3_3a_d1(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: d2
** INVALID **
*/
bool X86Architecture::Opcode3_3a_d2(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: d3
** INVALID **
*/
bool X86Architecture::Opcode3_3a_d3(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: d4
** INVALID **
*/
bool X86Architecture::Opcode3_3a_d4(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: d5
** INVALID **
*/
bool X86Architecture::Opcode3_3a_d5(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: d6
** INVALID **
*/
bool X86Architecture::Opcode3_3a_d6(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: d7
** INVALID **
*/
bool X86Architecture::Opcode3_3a_d7(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: d8
** INVALID **
*/
bool X86Architecture::Opcode3_3a_d8(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: d9
** INVALID **
*/
bool X86Architecture::Opcode3_3a_d9(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: da
** INVALID **
*/
bool X86Architecture::Opcode3_3a_da(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: db
** INVALID **
*/
bool X86Architecture::Opcode3_3a_db(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: dc
** INVALID **
*/
bool X86Architecture::Opcode3_3a_dc(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: dd
** INVALID **
*/
bool X86Architecture::Opcode3_3a_dd(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: de
** INVALID **
*/
bool X86Architecture::Opcode3_3a_de(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: df
- aeskeygenassist
operand: ['Vo', 'Wo', 'Ib']
prefix: 0x66
CPU Model: >= X86_Arch_Aes
- vaeskeygenassist
operand: ['Vo', 'Wo', 'Ib']
flag: ny | nc
prefix: 0x66
CPU Model: >= X86_Arch_Avx
*/
bool X86Architecture::Opcode3_3a_df(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Avx && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Vaeskeygenassist);
      return Operand__Vo_Wo_Ib(rBinStrm, Address, rInsn);
    }
    else if (m_CpuModel >= X86_Arch_Aes && Prefix == 0x66)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Aeskeygenassist);
      return Operand__Vo_Wo_Ib(rBinStrm, Address, rInsn);
    }
    return false;
}

/*
Opcode: e0
** INVALID **
*/
bool X86Architecture::Opcode3_3a_e0(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: e1
** INVALID **
*/
bool X86Architecture::Opcode3_3a_e1(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: e2
** INVALID **
*/
bool X86Architecture::Opcode3_3a_e2(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: e3
** INVALID **
*/
bool X86Architecture::Opcode3_3a_e3(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: e4
** INVALID **
*/
bool X86Architecture::Opcode3_3a_e4(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: e5
** INVALID **
*/
bool X86Architecture::Opcode3_3a_e5(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: e6
** INVALID **
*/
bool X86Architecture::Opcode3_3a_e6(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: e7
** INVALID **
*/
bool X86Architecture::Opcode3_3a_e7(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: e8
** INVALID **
*/
bool X86Architecture::Opcode3_3a_e8(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: e9
** INVALID **
*/
bool X86Architecture::Opcode3_3a_e9(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: ea
** INVALID **
*/
bool X86Architecture::Opcode3_3a_ea(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: eb
** INVALID **
*/
bool X86Architecture::Opcode3_3a_eb(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: ec
** INVALID **
*/
bool X86Architecture::Opcode3_3a_ec(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: ed
** INVALID **
*/
bool X86Architecture::Opcode3_3a_ed(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: ee
** INVALID **
*/
bool X86Architecture::Opcode3_3a_ee(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: ef
** INVALID **
*/
bool X86Architecture::Opcode3_3a_ef(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: f0
- rorx
operand: ['By', 'Ey', 'Ib']
flag: ny | nv
prefix: 0xf2
CPU Model: >= X86_Arch_Bmi2
*/
bool X86Architecture::Opcode3_3a_f0(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    u8 Prefix;
    rBinStrm.Read(Address - 2, Prefix);

    if (m_CpuModel >= X86_Arch_Bmi2 && Prefix == 0xf2)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Rorx);
      return Operand__By_Ey_Ib(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: f1
** INVALID **
*/
bool X86Architecture::Opcode3_3a_f1(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: f2
** INVALID **
*/
bool X86Architecture::Opcode3_3a_f2(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: f3
** INVALID **
*/
bool X86Architecture::Opcode3_3a_f3(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: f4
** INVALID **
*/
bool X86Architecture::Opcode3_3a_f4(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: f5
** INVALID **
*/
bool X86Architecture::Opcode3_3a_f5(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: f6
** INVALID **
*/
bool X86Architecture::Opcode3_3a_f6(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: f7
** INVALID **
*/
bool X86Architecture::Opcode3_3a_f7(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: f8
** INVALID **
*/
bool X86Architecture::Opcode3_3a_f8(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: f9
** INVALID **
*/
bool X86Architecture::Opcode3_3a_f9(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: fa
** INVALID **
*/
bool X86Architecture::Opcode3_3a_fa(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: fb
** INVALID **
*/
bool X86Architecture::Opcode3_3a_fb(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: fc
** INVALID **
*/
bool X86Architecture::Opcode3_3a_fc(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: fd
** INVALID **
*/
bool X86Architecture::Opcode3_3a_fd(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: fe
** INVALID **
*/
bool X86Architecture::Opcode3_3a_fe(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: ff
** INVALID **
*/
bool X86Architecture::Opcode3_3a_ff(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: c0
- fadd
operand: ['ST0', 'ST0']
*/
bool X86Architecture::Opcodefp1_c0(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fadd);
    return Operand__ST0_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: c1
- fadd
operand: ['ST0', 'ST1']
*/
bool X86Architecture::Opcodefp1_c1(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fadd);
    return Operand__ST0_ST1(rBinStrm, Address, rInsn);
}

/*
Opcode: c2
- fadd
operand: ['ST0', 'ST2']
*/
bool X86Architecture::Opcodefp1_c2(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fadd);
    return Operand__ST0_ST2(rBinStrm, Address, rInsn);
}

/*
Opcode: c3
- fadd
operand: ['ST0', 'ST3']
*/
bool X86Architecture::Opcodefp1_c3(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fadd);
    return Operand__ST0_ST3(rBinStrm, Address, rInsn);
}

/*
Opcode: c4
- fadd
operand: ['ST0', 'ST4']
*/
bool X86Architecture::Opcodefp1_c4(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fadd);
    return Operand__ST0_ST4(rBinStrm, Address, rInsn);
}

/*
Opcode: c5
- fadd
operand: ['ST0', 'ST5']
*/
bool X86Architecture::Opcodefp1_c5(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fadd);
    return Operand__ST0_ST5(rBinStrm, Address, rInsn);
}

/*
Opcode: c6
- fadd
operand: ['ST0', 'ST6']
*/
bool X86Architecture::Opcodefp1_c6(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fadd);
    return Operand__ST0_ST6(rBinStrm, Address, rInsn);
}

/*
Opcode: c7
- fadd
operand: ['ST0', 'ST7']
*/
bool X86Architecture::Opcodefp1_c7(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fadd);
    return Operand__ST0_ST7(rBinStrm, Address, rInsn);
}

/*
Opcode: c8
- fmul
operand: ['ST0', 'ST0']
*/
bool X86Architecture::Opcodefp1_c8(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fmul);
    return Operand__ST0_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: c9
- fmul
operand: ['ST0', 'ST1']
*/
bool X86Architecture::Opcodefp1_c9(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fmul);
    return Operand__ST0_ST1(rBinStrm, Address, rInsn);
}

/*
Opcode: ca
- fmul
operand: ['ST0', 'ST2']
*/
bool X86Architecture::Opcodefp1_ca(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fmul);
    return Operand__ST0_ST2(rBinStrm, Address, rInsn);
}

/*
Opcode: cb
- fmul
operand: ['ST0', 'ST3']
*/
bool X86Architecture::Opcodefp1_cb(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fmul);
    return Operand__ST0_ST3(rBinStrm, Address, rInsn);
}

/*
Opcode: cc
- fmul
operand: ['ST0', 'ST4']
*/
bool X86Architecture::Opcodefp1_cc(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fmul);
    return Operand__ST0_ST4(rBinStrm, Address, rInsn);
}

/*
Opcode: cd
- fmul
operand: ['ST0', 'ST5']
*/
bool X86Architecture::Opcodefp1_cd(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fmul);
    return Operand__ST0_ST5(rBinStrm, Address, rInsn);
}

/*
Opcode: ce
- fmul
operand: ['ST0', 'ST6']
*/
bool X86Architecture::Opcodefp1_ce(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fmul);
    return Operand__ST0_ST6(rBinStrm, Address, rInsn);
}

/*
Opcode: cf
- fmul
operand: ['ST0', 'ST7']
*/
bool X86Architecture::Opcodefp1_cf(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fmul);
    return Operand__ST0_ST7(rBinStrm, Address, rInsn);
}

/*
Opcode: d0
- fcom
operand: ['ST0', 'ST0']
*/
bool X86Architecture::Opcodefp1_d0(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fcom);
    return Operand__ST0_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: d1
- fcom
operand: ['ST0', 'ST1']
*/
bool X86Architecture::Opcodefp1_d1(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fcom);
    return Operand__ST0_ST1(rBinStrm, Address, rInsn);
}

/*
Opcode: d2
- fcom
operand: ['ST0', 'ST2']
*/
bool X86Architecture::Opcodefp1_d2(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fcom);
    return Operand__ST0_ST2(rBinStrm, Address, rInsn);
}

/*
Opcode: d3
- fcom
operand: ['ST0', 'ST3']
*/
bool X86Architecture::Opcodefp1_d3(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fcom);
    return Operand__ST0_ST3(rBinStrm, Address, rInsn);
}

/*
Opcode: d4
- fcom
operand: ['ST0', 'ST4']
*/
bool X86Architecture::Opcodefp1_d4(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fcom);
    return Operand__ST0_ST4(rBinStrm, Address, rInsn);
}

/*
Opcode: d5
- fcom
operand: ['ST0', 'ST5']
*/
bool X86Architecture::Opcodefp1_d5(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fcom);
    return Operand__ST0_ST5(rBinStrm, Address, rInsn);
}

/*
Opcode: d6
- fcom
operand: ['ST0', 'ST6']
*/
bool X86Architecture::Opcodefp1_d6(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fcom);
    return Operand__ST0_ST6(rBinStrm, Address, rInsn);
}

/*
Opcode: d7
- fcom
operand: ['ST0', 'ST7']
*/
bool X86Architecture::Opcodefp1_d7(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fcom);
    return Operand__ST0_ST7(rBinStrm, Address, rInsn);
}

/*
Opcode: d8
- fcomp
operand: ['ST0', 'ST0']
*/
bool X86Architecture::Opcodefp1_d8(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fcomp);
    return Operand__ST0_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: d9
- fcomp
operand: ['ST0', 'ST1']
*/
bool X86Architecture::Opcodefp1_d9(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fcomp);
    return Operand__ST0_ST1(rBinStrm, Address, rInsn);
}

/*
Opcode: da
- fcomp
operand: ['ST0', 'ST2']
*/
bool X86Architecture::Opcodefp1_da(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fcomp);
    return Operand__ST0_ST2(rBinStrm, Address, rInsn);
}

/*
Opcode: db
- fcomp
operand: ['ST0', 'ST3']
*/
bool X86Architecture::Opcodefp1_db(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fcomp);
    return Operand__ST0_ST3(rBinStrm, Address, rInsn);
}

/*
Opcode: dc
- fcomp
operand: ['ST0', 'ST4']
*/
bool X86Architecture::Opcodefp1_dc(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fcomp);
    return Operand__ST0_ST4(rBinStrm, Address, rInsn);
}

/*
Opcode: dd
- fcomp
operand: ['ST0', 'ST5']
*/
bool X86Architecture::Opcodefp1_dd(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fcomp);
    return Operand__ST0_ST5(rBinStrm, Address, rInsn);
}

/*
Opcode: de
- fcomp
operand: ['ST0', 'ST6']
*/
bool X86Architecture::Opcodefp1_de(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fcomp);
    return Operand__ST0_ST6(rBinStrm, Address, rInsn);
}

/*
Opcode: df
- fcomp
operand: ['ST0', 'ST7']
*/
bool X86Architecture::Opcodefp1_df(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fcomp);
    return Operand__ST0_ST7(rBinStrm, Address, rInsn);
}

/*
Opcode: e0
- fsub
operand: ['ST0', 'ST0']
*/
bool X86Architecture::Opcodefp1_e0(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fsub);
    return Operand__ST0_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: e1
- fsub
operand: ['ST0', 'ST1']
*/
bool X86Architecture::Opcodefp1_e1(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fsub);
    return Operand__ST0_ST1(rBinStrm, Address, rInsn);
}

/*
Opcode: e2
- fsub
operand: ['ST0', 'ST2']
*/
bool X86Architecture::Opcodefp1_e2(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fsub);
    return Operand__ST0_ST2(rBinStrm, Address, rInsn);
}

/*
Opcode: e3
- fsub
operand: ['ST0', 'ST3']
*/
bool X86Architecture::Opcodefp1_e3(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fsub);
    return Operand__ST0_ST3(rBinStrm, Address, rInsn);
}

/*
Opcode: e4
- fsub
operand: ['ST0', 'ST4']
*/
bool X86Architecture::Opcodefp1_e4(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fsub);
    return Operand__ST0_ST4(rBinStrm, Address, rInsn);
}

/*
Opcode: e5
- fsub
operand: ['ST0', 'ST5']
*/
bool X86Architecture::Opcodefp1_e5(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fsub);
    return Operand__ST0_ST5(rBinStrm, Address, rInsn);
}

/*
Opcode: e6
- fsub
operand: ['ST0', 'ST6']
*/
bool X86Architecture::Opcodefp1_e6(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fsub);
    return Operand__ST0_ST6(rBinStrm, Address, rInsn);
}

/*
Opcode: e7
- fsub
operand: ['ST0', 'ST7']
*/
bool X86Architecture::Opcodefp1_e7(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fsub);
    return Operand__ST0_ST7(rBinStrm, Address, rInsn);
}

/*
Opcode: e8
- fsubr
operand: ['ST0', 'ST0']
*/
bool X86Architecture::Opcodefp1_e8(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fsubr);
    return Operand__ST0_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: e9
- fsubr
operand: ['ST0', 'ST1']
*/
bool X86Architecture::Opcodefp1_e9(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fsubr);
    return Operand__ST0_ST1(rBinStrm, Address, rInsn);
}

/*
Opcode: ea
- fsubr
operand: ['ST0', 'ST2']
*/
bool X86Architecture::Opcodefp1_ea(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fsubr);
    return Operand__ST0_ST2(rBinStrm, Address, rInsn);
}

/*
Opcode: eb
- fsubr
operand: ['ST0', 'ST3']
*/
bool X86Architecture::Opcodefp1_eb(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fsubr);
    return Operand__ST0_ST3(rBinStrm, Address, rInsn);
}

/*
Opcode: ec
- fsubr
operand: ['ST0', 'ST4']
*/
bool X86Architecture::Opcodefp1_ec(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fsubr);
    return Operand__ST0_ST4(rBinStrm, Address, rInsn);
}

/*
Opcode: ed
- fsubr
operand: ['ST0', 'ST5']
*/
bool X86Architecture::Opcodefp1_ed(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fsubr);
    return Operand__ST0_ST5(rBinStrm, Address, rInsn);
}

/*
Opcode: ee
- fsubr
operand: ['ST0', 'ST6']
*/
bool X86Architecture::Opcodefp1_ee(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fsubr);
    return Operand__ST0_ST6(rBinStrm, Address, rInsn);
}

/*
Opcode: ef
- fsubr
operand: ['ST0', 'ST7']
*/
bool X86Architecture::Opcodefp1_ef(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fsubr);
    return Operand__ST0_ST7(rBinStrm, Address, rInsn);
}

/*
Opcode: f0
- fdiv
operand: ['ST0', 'ST0']
*/
bool X86Architecture::Opcodefp1_f0(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fdiv);
    return Operand__ST0_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: f1
- fdiv
operand: ['ST0', 'ST1']
*/
bool X86Architecture::Opcodefp1_f1(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fdiv);
    return Operand__ST0_ST1(rBinStrm, Address, rInsn);
}

/*
Opcode: f2
- fdiv
operand: ['ST0', 'ST2']
*/
bool X86Architecture::Opcodefp1_f2(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fdiv);
    return Operand__ST0_ST2(rBinStrm, Address, rInsn);
}

/*
Opcode: f3
- fdiv
operand: ['ST0', 'ST3']
*/
bool X86Architecture::Opcodefp1_f3(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fdiv);
    return Operand__ST0_ST3(rBinStrm, Address, rInsn);
}

/*
Opcode: f4
- fdiv
operand: ['ST0', 'ST4']
*/
bool X86Architecture::Opcodefp1_f4(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fdiv);
    return Operand__ST0_ST4(rBinStrm, Address, rInsn);
}

/*
Opcode: f5
- fdiv
operand: ['ST0', 'ST5']
*/
bool X86Architecture::Opcodefp1_f5(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fdiv);
    return Operand__ST0_ST5(rBinStrm, Address, rInsn);
}

/*
Opcode: f6
- fdiv
operand: ['ST0', 'ST6']
*/
bool X86Architecture::Opcodefp1_f6(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fdiv);
    return Operand__ST0_ST6(rBinStrm, Address, rInsn);
}

/*
Opcode: f7
- fdiv
operand: ['ST0', 'ST7']
*/
bool X86Architecture::Opcodefp1_f7(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fdiv);
    return Operand__ST0_ST7(rBinStrm, Address, rInsn);
}

/*
Opcode: f8
- fdivr
operand: ['ST0', 'ST0']
*/
bool X86Architecture::Opcodefp1_f8(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fdivr);
    return Operand__ST0_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: f9
- fdivr
operand: ['ST0', 'ST1']
*/
bool X86Architecture::Opcodefp1_f9(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fdivr);
    return Operand__ST0_ST1(rBinStrm, Address, rInsn);
}

/*
Opcode: fa
- fdivr
operand: ['ST0', 'ST2']
*/
bool X86Architecture::Opcodefp1_fa(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fdivr);
    return Operand__ST0_ST2(rBinStrm, Address, rInsn);
}

/*
Opcode: fb
- fdivr
operand: ['ST0', 'ST3']
*/
bool X86Architecture::Opcodefp1_fb(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fdivr);
    return Operand__ST0_ST3(rBinStrm, Address, rInsn);
}

/*
Opcode: fc
- fdivr
operand: ['ST0', 'ST4']
*/
bool X86Architecture::Opcodefp1_fc(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fdivr);
    return Operand__ST0_ST4(rBinStrm, Address, rInsn);
}

/*
Opcode: fd
- fdivr
operand: ['ST0', 'ST5']
*/
bool X86Architecture::Opcodefp1_fd(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fdivr);
    return Operand__ST0_ST5(rBinStrm, Address, rInsn);
}

/*
Opcode: fe
- fdivr
operand: ['ST0', 'ST6']
*/
bool X86Architecture::Opcodefp1_fe(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fdivr);
    return Operand__ST0_ST6(rBinStrm, Address, rInsn);
}

/*
Opcode: ff
- fdivr
operand: ['ST0', 'ST7']
*/
bool X86Architecture::Opcodefp1_ff(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fdivr);
    return Operand__ST0_ST7(rBinStrm, Address, rInsn);
}

/*
Opcode: c0
- fld
operand: ['ST0', 'ST0']
*/
bool X86Architecture::Opcodefp2_c0(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fld);
    return Operand__ST0_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: c1
- fld
operand: ['ST0', 'ST1']
*/
bool X86Architecture::Opcodefp2_c1(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fld);
    return Operand__ST0_ST1(rBinStrm, Address, rInsn);
}

/*
Opcode: c2
- fld
operand: ['ST0', 'ST2']
*/
bool X86Architecture::Opcodefp2_c2(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fld);
    return Operand__ST0_ST2(rBinStrm, Address, rInsn);
}

/*
Opcode: c3
- fld
operand: ['ST0', 'ST3']
*/
bool X86Architecture::Opcodefp2_c3(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fld);
    return Operand__ST0_ST3(rBinStrm, Address, rInsn);
}

/*
Opcode: c4
- fld
operand: ['ST0', 'ST4']
*/
bool X86Architecture::Opcodefp2_c4(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fld);
    return Operand__ST0_ST4(rBinStrm, Address, rInsn);
}

/*
Opcode: c5
- fld
operand: ['ST0', 'ST5']
*/
bool X86Architecture::Opcodefp2_c5(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fld);
    return Operand__ST0_ST5(rBinStrm, Address, rInsn);
}

/*
Opcode: c6
- fld
operand: ['ST0', 'ST6']
*/
bool X86Architecture::Opcodefp2_c6(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fld);
    return Operand__ST0_ST6(rBinStrm, Address, rInsn);
}

/*
Opcode: c7
- fld
operand: ['ST0', 'ST7']
*/
bool X86Architecture::Opcodefp2_c7(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fld);
    return Operand__ST0_ST7(rBinStrm, Address, rInsn);
}

/*
Opcode: c8
- fxch
operand: ['ST0', 'ST0']
*/
bool X86Architecture::Opcodefp2_c8(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fxch);
    return Operand__ST0_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: c9
- fxch
operand: ['ST0', 'ST1']
*/
bool X86Architecture::Opcodefp2_c9(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fxch);
    return Operand__ST0_ST1(rBinStrm, Address, rInsn);
}

/*
Opcode: ca
- fxch
operand: ['ST0', 'ST2']
*/
bool X86Architecture::Opcodefp2_ca(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fxch);
    return Operand__ST0_ST2(rBinStrm, Address, rInsn);
}

/*
Opcode: cb
- fxch
operand: ['ST0', 'ST3']
*/
bool X86Architecture::Opcodefp2_cb(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fxch);
    return Operand__ST0_ST3(rBinStrm, Address, rInsn);
}

/*
Opcode: cc
- fxch
operand: ['ST0', 'ST4']
*/
bool X86Architecture::Opcodefp2_cc(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fxch);
    return Operand__ST0_ST4(rBinStrm, Address, rInsn);
}

/*
Opcode: cd
- fxch
operand: ['ST0', 'ST5']
*/
bool X86Architecture::Opcodefp2_cd(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fxch);
    return Operand__ST0_ST5(rBinStrm, Address, rInsn);
}

/*
Opcode: ce
- fxch
operand: ['ST0', 'ST6']
*/
bool X86Architecture::Opcodefp2_ce(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fxch);
    return Operand__ST0_ST6(rBinStrm, Address, rInsn);
}

/*
Opcode: cf
- fxch
operand: ['ST0', 'ST7']
*/
bool X86Architecture::Opcodefp2_cf(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fxch);
    return Operand__ST0_ST7(rBinStrm, Address, rInsn);
}

/*
Opcode: d0
- fnop
*/
bool X86Architecture::Opcodefp2_d0(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fnop);
    return true;
}

/*
Opcode: d1
** INVALID **
*/
bool X86Architecture::Opcodefp2_d1(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: d2
** INVALID **
*/
bool X86Architecture::Opcodefp2_d2(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: d3
** INVALID **
*/
bool X86Architecture::Opcodefp2_d3(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: d4
** INVALID **
*/
bool X86Architecture::Opcodefp2_d4(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: d5
** INVALID **
*/
bool X86Architecture::Opcodefp2_d5(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: d6
** INVALID **
*/
bool X86Architecture::Opcodefp2_d6(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: d7
** INVALID **
*/
bool X86Architecture::Opcodefp2_d7(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: d8
** INVALID **
*/
bool X86Architecture::Opcodefp2_d8(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: d9
** INVALID **
*/
bool X86Architecture::Opcodefp2_d9(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: da
** INVALID **
*/
bool X86Architecture::Opcodefp2_da(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: db
** INVALID **
*/
bool X86Architecture::Opcodefp2_db(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: dc
** INVALID **
*/
bool X86Architecture::Opcodefp2_dc(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: dd
** INVALID **
*/
bool X86Architecture::Opcodefp2_dd(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: de
** INVALID **
*/
bool X86Architecture::Opcodefp2_de(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: df
** INVALID **
*/
bool X86Architecture::Opcodefp2_df(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: e0
- fchs
*/
bool X86Architecture::Opcodefp2_e0(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fchs);
    return true;
}

/*
Opcode: e1
- fabs
*/
bool X86Architecture::Opcodefp2_e1(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fabs);
    return true;
}

/*
Opcode: e2
** INVALID **
*/
bool X86Architecture::Opcodefp2_e2(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: e3
** INVALID **
*/
bool X86Architecture::Opcodefp2_e3(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: e4
- ftst
*/
bool X86Architecture::Opcodefp2_e4(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Ftst);
    return true;
}

/*
Opcode: e5
- fxam
*/
bool X86Architecture::Opcodefp2_e5(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fxam);
    return true;
}

/*
Opcode: e6
** INVALID **
- ftstp
flag: cyrix
*/
bool X86Architecture::Opcodefp2_e6(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_ProcType == X86_ProcType_CYRIX)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Ftstp);
      return true;
    }
    else
    {
      return false;
    }
}

/*
Opcode: e7
** INVALID **
*/
bool X86Architecture::Opcodefp2_e7(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: e8
- fld1
*/
bool X86Architecture::Opcodefp2_e8(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fld1);
    return true;
}

/*
Opcode: e9
- fldl2t
*/
bool X86Architecture::Opcodefp2_e9(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fldl2t);
    return true;
}

/*
Opcode: ea
- fldlde
*/
bool X86Architecture::Opcodefp2_ea(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fldlde);
    return true;
}

/*
Opcode: eb
- fldpi
*/
bool X86Architecture::Opcodefp2_eb(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fldpi);
    return true;
}

/*
Opcode: ec
- fldlg2
*/
bool X86Architecture::Opcodefp2_ec(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fldlg2);
    return true;
}

/*
Opcode: ed
- fldln2
*/
bool X86Architecture::Opcodefp2_ed(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fldln2);
    return true;
}

/*
Opcode: ee
- fldz
*/
bool X86Architecture::Opcodefp2_ee(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fldz);
    return true;
}

/*
Opcode: ef
** INVALID **
*/
bool X86Architecture::Opcodefp2_ef(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: f0
- f2xm1
*/
bool X86Architecture::Opcodefp2_f0(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_F2xm1);
    return true;
}

/*
Opcode: f1
- fyl2x
*/
bool X86Architecture::Opcodefp2_f1(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fyl2x);
    return true;
}

/*
Opcode: f2
- fptan
*/
bool X86Architecture::Opcodefp2_f2(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fptan);
    return true;
}

/*
Opcode: f3
- fpatan
*/
bool X86Architecture::Opcodefp2_f3(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fpatan);
    return true;
}

/*
Opcode: f4
- fxtract
*/
bool X86Architecture::Opcodefp2_f4(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fxtract);
    return true;
}

/*
Opcode: f5
- fprem1
CPU Model: >= X86_Arch_80387
*/
bool X86Architecture::Opcodefp2_f5(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80387)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Fprem1);
      return true;
    }
    else
      return false;
}

/*
Opcode: f6
- fdecstp
*/
bool X86Architecture::Opcodefp2_f6(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fdecstp);
    return true;
}

/*
Opcode: f7
- fincstp
*/
bool X86Architecture::Opcodefp2_f7(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fincstp);
    return true;
}

/*
Opcode: f8
- fprem
*/
bool X86Architecture::Opcodefp2_f8(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fprem);
    return true;
}

/*
Opcode: f9
- fyl2xp1
*/
bool X86Architecture::Opcodefp2_f9(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fyl2xp1);
    return true;
}

/*
Opcode: fa
- fsqrt
*/
bool X86Architecture::Opcodefp2_fa(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fsqrt);
    return true;
}

/*
Opcode: fb
- fsincos
CPU Model: >= X86_Arch_80387
*/
bool X86Architecture::Opcodefp2_fb(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80387)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Fsincos);
      return true;
    }
    else
      return false;
}

/*
Opcode: fc
- frndint
*/
bool X86Architecture::Opcodefp2_fc(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Frndint);
    return true;
}

/*
Opcode: fd
- fscale
*/
bool X86Architecture::Opcodefp2_fd(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fscale);
    return true;
}

/*
Opcode: fe
- fsin
CPU Model: >= X86_Arch_80387
*/
bool X86Architecture::Opcodefp2_fe(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80387)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Fsin);
      return true;
    }
    else
      return false;
}

/*
Opcode: ff
- fcos
CPU Model: >= X86_Arch_80387
*/
bool X86Architecture::Opcodefp2_ff(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80387)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Fcos);
      return true;
    }
    else
      return false;
}

/*
Opcode: c0
- fcmovb
operand: ['ST0', 'ST0']
*/
bool X86Architecture::Opcodefp3_c0(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fcmovb);
    return Operand__ST0_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: c1
- fcmovb
operand: ['ST0', 'ST1']
*/
bool X86Architecture::Opcodefp3_c1(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fcmovb);
    return Operand__ST0_ST1(rBinStrm, Address, rInsn);
}

/*
Opcode: c2
- fcmovb
operand: ['ST0', 'ST2']
*/
bool X86Architecture::Opcodefp3_c2(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fcmovb);
    return Operand__ST0_ST2(rBinStrm, Address, rInsn);
}

/*
Opcode: c3
- fcmovb
operand: ['ST0', 'ST3']
*/
bool X86Architecture::Opcodefp3_c3(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fcmovb);
    return Operand__ST0_ST3(rBinStrm, Address, rInsn);
}

/*
Opcode: c4
- fcmovb
operand: ['ST0', 'ST4']
*/
bool X86Architecture::Opcodefp3_c4(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fcmovb);
    return Operand__ST0_ST4(rBinStrm, Address, rInsn);
}

/*
Opcode: c5
- fcmovb
operand: ['ST0', 'ST5']
*/
bool X86Architecture::Opcodefp3_c5(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fcmovb);
    return Operand__ST0_ST5(rBinStrm, Address, rInsn);
}

/*
Opcode: c6
- fcmovb
operand: ['ST0', 'ST6']
*/
bool X86Architecture::Opcodefp3_c6(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fcmovb);
    return Operand__ST0_ST6(rBinStrm, Address, rInsn);
}

/*
Opcode: c7
- fcmovb
operand: ['ST0', 'ST7']
*/
bool X86Architecture::Opcodefp3_c7(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fcmovb);
    return Operand__ST0_ST7(rBinStrm, Address, rInsn);
}

/*
Opcode: c8
- fcmove
operand: ['ST0', 'ST0']
*/
bool X86Architecture::Opcodefp3_c8(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fcmove);
    return Operand__ST0_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: c9
- fcmove
operand: ['ST0', 'ST1']
*/
bool X86Architecture::Opcodefp3_c9(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fcmove);
    return Operand__ST0_ST1(rBinStrm, Address, rInsn);
}

/*
Opcode: ca
- fcmove
operand: ['ST0', 'ST2']
*/
bool X86Architecture::Opcodefp3_ca(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fcmove);
    return Operand__ST0_ST2(rBinStrm, Address, rInsn);
}

/*
Opcode: cb
- fcmove
operand: ['ST0', 'ST3']
*/
bool X86Architecture::Opcodefp3_cb(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fcmove);
    return Operand__ST0_ST3(rBinStrm, Address, rInsn);
}

/*
Opcode: cc
- fcmove
operand: ['ST0', 'ST4']
*/
bool X86Architecture::Opcodefp3_cc(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fcmove);
    return Operand__ST0_ST4(rBinStrm, Address, rInsn);
}

/*
Opcode: cd
- fcmove
operand: ['ST0', 'ST5']
*/
bool X86Architecture::Opcodefp3_cd(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fcmove);
    return Operand__ST0_ST5(rBinStrm, Address, rInsn);
}

/*
Opcode: ce
- fcmove
operand: ['ST0', 'ST6']
*/
bool X86Architecture::Opcodefp3_ce(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fcmove);
    return Operand__ST0_ST6(rBinStrm, Address, rInsn);
}

/*
Opcode: cf
- fcmove
operand: ['ST0', 'ST7']
*/
bool X86Architecture::Opcodefp3_cf(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fcmove);
    return Operand__ST0_ST7(rBinStrm, Address, rInsn);
}

/*
Opcode: d0
- fcmovbe
operand: ['ST0', 'ST0']
*/
bool X86Architecture::Opcodefp3_d0(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fcmovbe);
    return Operand__ST0_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: d1
- fcmovbe
operand: ['ST0', 'ST1']
*/
bool X86Architecture::Opcodefp3_d1(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fcmovbe);
    return Operand__ST0_ST1(rBinStrm, Address, rInsn);
}

/*
Opcode: d2
- fcmovbe
operand: ['ST0', 'ST2']
*/
bool X86Architecture::Opcodefp3_d2(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fcmovbe);
    return Operand__ST0_ST2(rBinStrm, Address, rInsn);
}

/*
Opcode: d3
- fcmovbe
operand: ['ST0', 'ST3']
*/
bool X86Architecture::Opcodefp3_d3(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fcmovbe);
    return Operand__ST0_ST3(rBinStrm, Address, rInsn);
}

/*
Opcode: d4
- fcmovbe
operand: ['ST0', 'ST4']
*/
bool X86Architecture::Opcodefp3_d4(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fcmovbe);
    return Operand__ST0_ST4(rBinStrm, Address, rInsn);
}

/*
Opcode: d5
- fcmovbe
operand: ['ST0', 'ST5']
*/
bool X86Architecture::Opcodefp3_d5(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fcmovbe);
    return Operand__ST0_ST5(rBinStrm, Address, rInsn);
}

/*
Opcode: d6
- fcmovbe
operand: ['ST0', 'ST6']
*/
bool X86Architecture::Opcodefp3_d6(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fcmovbe);
    return Operand__ST0_ST6(rBinStrm, Address, rInsn);
}

/*
Opcode: d7
- fcmovbe
operand: ['ST0', 'ST7']
*/
bool X86Architecture::Opcodefp3_d7(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fcmovbe);
    return Operand__ST0_ST7(rBinStrm, Address, rInsn);
}

/*
Opcode: d8
- fcmovu
operand: ['ST0', 'ST0']
*/
bool X86Architecture::Opcodefp3_d8(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fcmovu);
    return Operand__ST0_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: d9
- fcmovu
operand: ['ST0', 'ST1']
*/
bool X86Architecture::Opcodefp3_d9(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fcmovu);
    return Operand__ST0_ST1(rBinStrm, Address, rInsn);
}

/*
Opcode: da
- fcmovu
operand: ['ST0', 'ST2']
*/
bool X86Architecture::Opcodefp3_da(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fcmovu);
    return Operand__ST0_ST2(rBinStrm, Address, rInsn);
}

/*
Opcode: db
- fcmovu
operand: ['ST0', 'ST3']
*/
bool X86Architecture::Opcodefp3_db(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fcmovu);
    return Operand__ST0_ST3(rBinStrm, Address, rInsn);
}

/*
Opcode: dc
- fcmovu
operand: ['ST0', 'ST4']
*/
bool X86Architecture::Opcodefp3_dc(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fcmovu);
    return Operand__ST0_ST4(rBinStrm, Address, rInsn);
}

/*
Opcode: dd
- fcmovu
operand: ['ST0', 'ST5']
*/
bool X86Architecture::Opcodefp3_dd(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fcmovu);
    return Operand__ST0_ST5(rBinStrm, Address, rInsn);
}

/*
Opcode: de
- fcmovu
operand: ['ST0', 'ST6']
*/
bool X86Architecture::Opcodefp3_de(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fcmovu);
    return Operand__ST0_ST6(rBinStrm, Address, rInsn);
}

/*
Opcode: df
- fcmovu
operand: ['ST0', 'ST7']
*/
bool X86Architecture::Opcodefp3_df(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fcmovu);
    return Operand__ST0_ST7(rBinStrm, Address, rInsn);
}

/*
Opcode: e0
** INVALID **
*/
bool X86Architecture::Opcodefp3_e0(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: e1
** INVALID **
*/
bool X86Architecture::Opcodefp3_e1(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: e2
** INVALID **
*/
bool X86Architecture::Opcodefp3_e2(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: e3
** INVALID **
*/
bool X86Architecture::Opcodefp3_e3(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: e4
** INVALID **
*/
bool X86Architecture::Opcodefp3_e4(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: e5
** INVALID **
*/
bool X86Architecture::Opcodefp3_e5(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: e6
** INVALID **
*/
bool X86Architecture::Opcodefp3_e6(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: e7
** INVALID **
*/
bool X86Architecture::Opcodefp3_e7(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: e8
** INVALID **
*/
bool X86Architecture::Opcodefp3_e8(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: e9
- fucompp
CPU Model: >= X86_Arch_80387
*/
bool X86Architecture::Opcodefp3_e9(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80387)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Fucompp);
      return true;
    }
    else
      return false;
}

/*
Opcode: ea
** INVALID **
*/
bool X86Architecture::Opcodefp3_ea(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: eb
** INVALID **
*/
bool X86Architecture::Opcodefp3_eb(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: ec
** INVALID **
*/
bool X86Architecture::Opcodefp3_ec(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: ed
** INVALID **
*/
bool X86Architecture::Opcodefp3_ed(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: ee
** INVALID **
*/
bool X86Architecture::Opcodefp3_ee(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: ef
** INVALID **
*/
bool X86Architecture::Opcodefp3_ef(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: f0
** INVALID **
*/
bool X86Architecture::Opcodefp3_f0(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: f1
** INVALID **
*/
bool X86Architecture::Opcodefp3_f1(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: f2
** INVALID **
*/
bool X86Architecture::Opcodefp3_f2(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: f3
** INVALID **
*/
bool X86Architecture::Opcodefp3_f3(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: f4
** INVALID **
*/
bool X86Architecture::Opcodefp3_f4(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: f5
** INVALID **
*/
bool X86Architecture::Opcodefp3_f5(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: f6
** INVALID **
*/
bool X86Architecture::Opcodefp3_f6(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: f7
** INVALID **
*/
bool X86Architecture::Opcodefp3_f7(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: f8
** INVALID **
*/
bool X86Architecture::Opcodefp3_f8(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: f9
** INVALID **
*/
bool X86Architecture::Opcodefp3_f9(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: fa
** INVALID **
*/
bool X86Architecture::Opcodefp3_fa(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: fb
** INVALID **
*/
bool X86Architecture::Opcodefp3_fb(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: fc
** INVALID **
*/
bool X86Architecture::Opcodefp3_fc(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: fd
** INVALID **
*/
bool X86Architecture::Opcodefp3_fd(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: fe
** INVALID **
*/
bool X86Architecture::Opcodefp3_fe(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: ff
** INVALID **
*/
bool X86Architecture::Opcodefp3_ff(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: c0
- fcmovnb
operand: ['ST0', 'ST0']
*/
bool X86Architecture::Opcodefp4_c0(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fcmovnb);
    return Operand__ST0_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: c1
- fcmovnb
operand: ['ST0', 'ST1']
*/
bool X86Architecture::Opcodefp4_c1(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fcmovnb);
    return Operand__ST0_ST1(rBinStrm, Address, rInsn);
}

/*
Opcode: c2
- fcmovnb
operand: ['ST0', 'ST2']
*/
bool X86Architecture::Opcodefp4_c2(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fcmovnb);
    return Operand__ST0_ST2(rBinStrm, Address, rInsn);
}

/*
Opcode: c3
- fcmovnb
operand: ['ST0', 'ST3']
*/
bool X86Architecture::Opcodefp4_c3(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fcmovnb);
    return Operand__ST0_ST3(rBinStrm, Address, rInsn);
}

/*
Opcode: c4
- fcmovnb
operand: ['ST0', 'ST4']
*/
bool X86Architecture::Opcodefp4_c4(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fcmovnb);
    return Operand__ST0_ST4(rBinStrm, Address, rInsn);
}

/*
Opcode: c5
- fcmovnb
operand: ['ST0', 'ST5']
*/
bool X86Architecture::Opcodefp4_c5(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fcmovnb);
    return Operand__ST0_ST5(rBinStrm, Address, rInsn);
}

/*
Opcode: c6
- fcmovnb
operand: ['ST0', 'ST6']
*/
bool X86Architecture::Opcodefp4_c6(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fcmovnb);
    return Operand__ST0_ST6(rBinStrm, Address, rInsn);
}

/*
Opcode: c7
- fcmovnb
operand: ['ST0', 'ST7']
*/
bool X86Architecture::Opcodefp4_c7(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fcmovnb);
    return Operand__ST0_ST7(rBinStrm, Address, rInsn);
}

/*
Opcode: c8
- fcmovne
operand: ['ST0', 'ST0']
*/
bool X86Architecture::Opcodefp4_c8(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fcmovne);
    return Operand__ST0_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: c9
- fcmovne
operand: ['ST0', 'ST1']
*/
bool X86Architecture::Opcodefp4_c9(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fcmovne);
    return Operand__ST0_ST1(rBinStrm, Address, rInsn);
}

/*
Opcode: ca
- fcmovne
operand: ['ST0', 'ST2']
*/
bool X86Architecture::Opcodefp4_ca(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fcmovne);
    return Operand__ST0_ST2(rBinStrm, Address, rInsn);
}

/*
Opcode: cb
- fcmovne
operand: ['ST0', 'ST3']
*/
bool X86Architecture::Opcodefp4_cb(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fcmovne);
    return Operand__ST0_ST3(rBinStrm, Address, rInsn);
}

/*
Opcode: cc
- fcmovne
operand: ['ST0', 'ST4']
*/
bool X86Architecture::Opcodefp4_cc(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fcmovne);
    return Operand__ST0_ST4(rBinStrm, Address, rInsn);
}

/*
Opcode: cd
- fcmovne
operand: ['ST0', 'ST5']
*/
bool X86Architecture::Opcodefp4_cd(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fcmovne);
    return Operand__ST0_ST5(rBinStrm, Address, rInsn);
}

/*
Opcode: ce
- fcmovne
operand: ['ST0', 'ST6']
*/
bool X86Architecture::Opcodefp4_ce(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fcmovne);
    return Operand__ST0_ST6(rBinStrm, Address, rInsn);
}

/*
Opcode: cf
- fcmovne
operand: ['ST0', 'ST7']
*/
bool X86Architecture::Opcodefp4_cf(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fcmovne);
    return Operand__ST0_ST7(rBinStrm, Address, rInsn);
}

/*
Opcode: d0
- fcmovnbe
operand: ['ST0', 'ST0']
*/
bool X86Architecture::Opcodefp4_d0(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fcmovnbe);
    return Operand__ST0_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: d1
- fcmovnbe
operand: ['ST0', 'ST1']
*/
bool X86Architecture::Opcodefp4_d1(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fcmovnbe);
    return Operand__ST0_ST1(rBinStrm, Address, rInsn);
}

/*
Opcode: d2
- fcmovnbe
operand: ['ST0', 'ST2']
*/
bool X86Architecture::Opcodefp4_d2(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fcmovnbe);
    return Operand__ST0_ST2(rBinStrm, Address, rInsn);
}

/*
Opcode: d3
- fcmovnbe
operand: ['ST0', 'ST3']
*/
bool X86Architecture::Opcodefp4_d3(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fcmovnbe);
    return Operand__ST0_ST3(rBinStrm, Address, rInsn);
}

/*
Opcode: d4
- fcmovnbe
operand: ['ST0', 'ST4']
*/
bool X86Architecture::Opcodefp4_d4(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fcmovnbe);
    return Operand__ST0_ST4(rBinStrm, Address, rInsn);
}

/*
Opcode: d5
- fcmovnbe
operand: ['ST0', 'ST5']
*/
bool X86Architecture::Opcodefp4_d5(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fcmovnbe);
    return Operand__ST0_ST5(rBinStrm, Address, rInsn);
}

/*
Opcode: d6
- fcmovnbe
operand: ['ST0', 'ST6']
*/
bool X86Architecture::Opcodefp4_d6(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fcmovnbe);
    return Operand__ST0_ST6(rBinStrm, Address, rInsn);
}

/*
Opcode: d7
- fcmovnbe
operand: ['ST0', 'ST7']
*/
bool X86Architecture::Opcodefp4_d7(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fcmovnbe);
    return Operand__ST0_ST7(rBinStrm, Address, rInsn);
}

/*
Opcode: d8
- fcmovnu
operand: ['ST0', 'ST0']
*/
bool X86Architecture::Opcodefp4_d8(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fcmovnu);
    return Operand__ST0_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: d9
- fcmovnu
operand: ['ST0', 'ST1']
*/
bool X86Architecture::Opcodefp4_d9(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fcmovnu);
    return Operand__ST0_ST1(rBinStrm, Address, rInsn);
}

/*
Opcode: da
- fcmovnu
operand: ['ST0', 'ST2']
*/
bool X86Architecture::Opcodefp4_da(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fcmovnu);
    return Operand__ST0_ST2(rBinStrm, Address, rInsn);
}

/*
Opcode: db
- fcmovnu
operand: ['ST0', 'ST3']
*/
bool X86Architecture::Opcodefp4_db(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fcmovnu);
    return Operand__ST0_ST3(rBinStrm, Address, rInsn);
}

/*
Opcode: dc
- fcmovnu
operand: ['ST0', 'ST4']
*/
bool X86Architecture::Opcodefp4_dc(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fcmovnu);
    return Operand__ST0_ST4(rBinStrm, Address, rInsn);
}

/*
Opcode: dd
- fcmovnu
operand: ['ST0', 'ST5']
*/
bool X86Architecture::Opcodefp4_dd(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fcmovnu);
    return Operand__ST0_ST5(rBinStrm, Address, rInsn);
}

/*
Opcode: de
- fcmovnu
operand: ['ST0', 'ST6']
*/
bool X86Architecture::Opcodefp4_de(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fcmovnu);
    return Operand__ST0_ST6(rBinStrm, Address, rInsn);
}

/*
Opcode: df
- fcmovnu
operand: ['ST0', 'ST7']
*/
bool X86Architecture::Opcodefp4_df(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fcmovnu);
    return Operand__ST0_ST7(rBinStrm, Address, rInsn);
}

/*
Opcode: e0
** INVALID **
- fneni
CPU Model: == X86_Arch_8087
*/
bool X86Architecture::Opcodefp4_e0(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel == X86_Arch_8087)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Fneni);
      return true;
    }
    else
    {
      return false;
    }
}

/*
Opcode: e1
** INVALID **
- fndisi
CPU Model: == X86_Arch_8087
*/
bool X86Architecture::Opcodefp4_e1(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel == X86_Arch_8087)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Fndisi);
      return true;
    }
    else
    {
      return false;
    }
}

/*
Opcode: e2
- fnclex
*/
bool X86Architecture::Opcodefp4_e2(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fnclex);
    return true;
}

/*
Opcode: e3
- fninit
*/
bool X86Architecture::Opcodefp4_e3(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fninit);
    return true;
}

/*
Opcode: e4
** INVALID **
- fnsetpm
CPU Model: == X86_Arch_80287
*/
bool X86Architecture::Opcodefp4_e4(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel == X86_Arch_80287)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Fnsetpm);
      return true;
    }
    else
    {
      return false;
    }
}

/*
Opcode: e5
** INVALID **
- frstpm
CPU Model: == X86_Arch_80287xl
*/
bool X86Architecture::Opcodefp4_e5(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel == X86_Arch_80287xl)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Frstpm);
      return true;
    }
    else
    {
      return false;
    }
}

/*
Opcode: e6
** INVALID **
*/
bool X86Architecture::Opcodefp4_e6(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: e7
** INVALID **
*/
bool X86Architecture::Opcodefp4_e7(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: e8
- fucomi
operand: ['ST0', 'ST0']
- fsbp0
flag: iit
*/
bool X86Architecture::Opcodefp4_e8(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_ProcType == X86_ProcType_IIT)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Fsbp0);
      return true;
    }
    else
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Fucomi);
      return Operand__ST0_ST0(rBinStrm, Address, rInsn);
    }
}

/*
Opcode: e9
- fucomi
operand: ['ST0', 'ST1']
*/
bool X86Architecture::Opcodefp4_e9(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fucomi);
    return Operand__ST0_ST1(rBinStrm, Address, rInsn);
}

/*
Opcode: ea
- fucomi
operand: ['ST0', 'ST2']
- fsbp2
flag: iit
*/
bool X86Architecture::Opcodefp4_ea(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_ProcType == X86_ProcType_IIT)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Fsbp2);
      return true;
    }
    else
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Fucomi);
      return Operand__ST0_ST2(rBinStrm, Address, rInsn);
    }
}

/*
Opcode: eb
- fucomi
operand: ['ST0', 'ST3']
- fsbp1
flag: iit
*/
bool X86Architecture::Opcodefp4_eb(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_ProcType == X86_ProcType_IIT)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Fsbp1);
      return true;
    }
    else
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Fucomi);
      return Operand__ST0_ST3(rBinStrm, Address, rInsn);
    }
}

/*
Opcode: ec
- fucomi
operand: ['ST0', 'ST4']
*/
bool X86Architecture::Opcodefp4_ec(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fucomi);
    return Operand__ST0_ST4(rBinStrm, Address, rInsn);
}

/*
Opcode: ed
- fucomi
operand: ['ST0', 'ST5']
*/
bool X86Architecture::Opcodefp4_ed(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fucomi);
    return Operand__ST0_ST5(rBinStrm, Address, rInsn);
}

/*
Opcode: ee
- fucomi
operand: ['ST0', 'ST6']
*/
bool X86Architecture::Opcodefp4_ee(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fucomi);
    return Operand__ST0_ST6(rBinStrm, Address, rInsn);
}

/*
Opcode: ef
- fucomi
operand: ['ST0', 'ST7']
*/
bool X86Architecture::Opcodefp4_ef(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fucomi);
    return Operand__ST0_ST7(rBinStrm, Address, rInsn);
}

/*
Opcode: f0
- fcomi
operand: ['ST0', 'ST0']
*/
bool X86Architecture::Opcodefp4_f0(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fcomi);
    return Operand__ST0_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: f1
- fcomi
operand: ['ST0', 'ST1']
- f4x4
flag: iit
*/
bool X86Architecture::Opcodefp4_f1(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_ProcType == X86_ProcType_IIT)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_F4x4);
      return true;
    }
    else
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Fcomi);
      return Operand__ST0_ST1(rBinStrm, Address, rInsn);
    }
}

/*
Opcode: f2
- fcomi
operand: ['ST0', 'ST2']
*/
bool X86Architecture::Opcodefp4_f2(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fcomi);
    return Operand__ST0_ST2(rBinStrm, Address, rInsn);
}

/*
Opcode: f3
- fcomi
operand: ['ST0', 'ST3']
*/
bool X86Architecture::Opcodefp4_f3(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fcomi);
    return Operand__ST0_ST3(rBinStrm, Address, rInsn);
}

/*
Opcode: f4
- fcomi
operand: ['ST0', 'ST4']
*/
bool X86Architecture::Opcodefp4_f4(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fcomi);
    return Operand__ST0_ST4(rBinStrm, Address, rInsn);
}

/*
Opcode: f5
- fcomi
operand: ['ST0', 'ST5']
*/
bool X86Architecture::Opcodefp4_f5(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fcomi);
    return Operand__ST0_ST5(rBinStrm, Address, rInsn);
}

/*
Opcode: f6
- fcomi
operand: ['ST0', 'ST6']
*/
bool X86Architecture::Opcodefp4_f6(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fcomi);
    return Operand__ST0_ST6(rBinStrm, Address, rInsn);
}

/*
Opcode: f7
- fcomi
operand: ['ST0', 'ST7']
*/
bool X86Architecture::Opcodefp4_f7(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fcomi);
    return Operand__ST0_ST7(rBinStrm, Address, rInsn);
}

/*
Opcode: f8
** INVALID **
- frint2
flag: cyrix
*/
bool X86Architecture::Opcodefp4_f8(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_ProcType == X86_ProcType_CYRIX)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Frint2);
      return true;
    }
    else
    {
      return false;
    }
}

/*
Opcode: f9
** INVALID **
*/
bool X86Architecture::Opcodefp4_f9(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: fa
** INVALID **
*/
bool X86Architecture::Opcodefp4_fa(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: fb
** INVALID **
*/
bool X86Architecture::Opcodefp4_fb(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: fc
** INVALID **
*/
bool X86Architecture::Opcodefp4_fc(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: fd
** INVALID **
*/
bool X86Architecture::Opcodefp4_fd(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: fe
** INVALID **
*/
bool X86Architecture::Opcodefp4_fe(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: ff
** INVALID **
*/
bool X86Architecture::Opcodefp4_ff(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: c0
- fadd
operand: ['ST0', 'ST0']
*/
bool X86Architecture::Opcodefp5_c0(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fadd);
    return Operand__ST0_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: c1
- fadd
operand: ['ST1', 'ST0']
*/
bool X86Architecture::Opcodefp5_c1(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fadd);
    return Operand__ST1_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: c2
- fadd
operand: ['ST2', 'ST0']
*/
bool X86Architecture::Opcodefp5_c2(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fadd);
    return Operand__ST2_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: c3
- fadd
operand: ['ST3', 'ST0']
*/
bool X86Architecture::Opcodefp5_c3(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fadd);
    return Operand__ST3_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: c4
- fadd
operand: ['ST4', 'ST0']
*/
bool X86Architecture::Opcodefp5_c4(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fadd);
    return Operand__ST4_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: c5
- fadd
operand: ['ST5', 'ST0']
*/
bool X86Architecture::Opcodefp5_c5(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fadd);
    return Operand__ST5_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: c6
- fadd
operand: ['ST6', 'ST0']
*/
bool X86Architecture::Opcodefp5_c6(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fadd);
    return Operand__ST6_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: c7
- fadd
operand: ['ST7', 'ST0']
*/
bool X86Architecture::Opcodefp5_c7(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fadd);
    return Operand__ST7_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: c8
- fmul
operand: ['ST0', 'ST0']
*/
bool X86Architecture::Opcodefp5_c8(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fmul);
    return Operand__ST0_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: c9
- fmul
operand: ['ST1', 'ST0']
*/
bool X86Architecture::Opcodefp5_c9(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fmul);
    return Operand__ST1_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: ca
- fmul
operand: ['ST2', 'ST0']
*/
bool X86Architecture::Opcodefp5_ca(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fmul);
    return Operand__ST2_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: cb
- fmul
operand: ['ST3', 'ST0']
*/
bool X86Architecture::Opcodefp5_cb(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fmul);
    return Operand__ST3_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: cc
- fmul
operand: ['ST4', 'ST0']
*/
bool X86Architecture::Opcodefp5_cc(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fmul);
    return Operand__ST4_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: cd
- fmul
operand: ['ST5', 'ST0']
*/
bool X86Architecture::Opcodefp5_cd(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fmul);
    return Operand__ST5_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: ce
- fmul
operand: ['ST6', 'ST0']
*/
bool X86Architecture::Opcodefp5_ce(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fmul);
    return Operand__ST6_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: cf
- fmul
operand: ['ST7', 'ST0']
*/
bool X86Architecture::Opcodefp5_cf(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fmul);
    return Operand__ST7_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: d0
** INVALID **
*/
bool X86Architecture::Opcodefp5_d0(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: d1
** INVALID **
*/
bool X86Architecture::Opcodefp5_d1(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: d2
** INVALID **
*/
bool X86Architecture::Opcodefp5_d2(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: d3
** INVALID **
*/
bool X86Architecture::Opcodefp5_d3(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: d4
** INVALID **
*/
bool X86Architecture::Opcodefp5_d4(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: d5
** INVALID **
*/
bool X86Architecture::Opcodefp5_d5(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: d6
** INVALID **
*/
bool X86Architecture::Opcodefp5_d6(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: d7
** INVALID **
*/
bool X86Architecture::Opcodefp5_d7(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: d8
** INVALID **
*/
bool X86Architecture::Opcodefp5_d8(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: d9
** INVALID **
*/
bool X86Architecture::Opcodefp5_d9(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: da
** INVALID **
*/
bool X86Architecture::Opcodefp5_da(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: db
** INVALID **
*/
bool X86Architecture::Opcodefp5_db(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: dc
** INVALID **
*/
bool X86Architecture::Opcodefp5_dc(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: dd
** INVALID **
*/
bool X86Architecture::Opcodefp5_dd(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: de
** INVALID **
*/
bool X86Architecture::Opcodefp5_de(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: df
** INVALID **
*/
bool X86Architecture::Opcodefp5_df(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: e0
- fsubr
operand: ['ST0', 'ST0']
*/
bool X86Architecture::Opcodefp5_e0(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fsubr);
    return Operand__ST0_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: e1
- fsubr
operand: ['ST1', 'ST0']
*/
bool X86Architecture::Opcodefp5_e1(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fsubr);
    return Operand__ST1_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: e2
- fsubr
operand: ['ST2', 'ST0']
*/
bool X86Architecture::Opcodefp5_e2(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fsubr);
    return Operand__ST2_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: e3
- fsubr
operand: ['ST3', 'ST0']
*/
bool X86Architecture::Opcodefp5_e3(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fsubr);
    return Operand__ST3_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: e4
- fsubr
operand: ['ST4', 'ST0']
*/
bool X86Architecture::Opcodefp5_e4(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fsubr);
    return Operand__ST4_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: e5
- fsubr
operand: ['ST5', 'ST0']
*/
bool X86Architecture::Opcodefp5_e5(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fsubr);
    return Operand__ST5_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: e6
- fsubr
operand: ['ST6', 'ST0']
*/
bool X86Architecture::Opcodefp5_e6(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fsubr);
    return Operand__ST6_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: e7
- fsubr
operand: ['ST7', 'ST0']
*/
bool X86Architecture::Opcodefp5_e7(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fsubr);
    return Operand__ST7_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: e8
- fsub
operand: ['ST0', 'ST0']
*/
bool X86Architecture::Opcodefp5_e8(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fsub);
    return Operand__ST0_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: e9
- fsub
operand: ['ST1', 'ST0']
*/
bool X86Architecture::Opcodefp5_e9(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fsub);
    return Operand__ST1_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: ea
- fsub
operand: ['ST2', 'ST0']
*/
bool X86Architecture::Opcodefp5_ea(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fsub);
    return Operand__ST2_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: eb
- fsub
operand: ['ST3', 'ST0']
*/
bool X86Architecture::Opcodefp5_eb(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fsub);
    return Operand__ST3_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: ec
- fsub
operand: ['ST4', 'ST0']
*/
bool X86Architecture::Opcodefp5_ec(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fsub);
    return Operand__ST4_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: ed
- fsub
operand: ['ST5', 'ST0']
*/
bool X86Architecture::Opcodefp5_ed(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fsub);
    return Operand__ST5_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: ee
- fsub
operand: ['ST6', 'ST0']
*/
bool X86Architecture::Opcodefp5_ee(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fsub);
    return Operand__ST6_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: ef
- fsub
operand: ['ST7', 'ST0']
*/
bool X86Architecture::Opcodefp5_ef(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fsub);
    return Operand__ST7_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: f0
- fdivr
operand: ['ST0', 'ST0']
*/
bool X86Architecture::Opcodefp5_f0(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fdivr);
    return Operand__ST0_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: f1
- fdivr
operand: ['ST1', 'ST0']
*/
bool X86Architecture::Opcodefp5_f1(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fdivr);
    return Operand__ST1_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: f2
- fdivr
operand: ['ST2', 'ST0']
*/
bool X86Architecture::Opcodefp5_f2(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fdivr);
    return Operand__ST2_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: f3
- fdivr
operand: ['ST3', 'ST0']
*/
bool X86Architecture::Opcodefp5_f3(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fdivr);
    return Operand__ST3_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: f4
- fdivr
operand: ['ST4', 'ST0']
*/
bool X86Architecture::Opcodefp5_f4(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fdivr);
    return Operand__ST4_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: f5
- fdivr
operand: ['ST5', 'ST0']
*/
bool X86Architecture::Opcodefp5_f5(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fdivr);
    return Operand__ST5_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: f6
- fdivr
operand: ['ST6', 'ST0']
*/
bool X86Architecture::Opcodefp5_f6(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fdivr);
    return Operand__ST6_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: f7
- fdivr
operand: ['ST7', 'ST0']
*/
bool X86Architecture::Opcodefp5_f7(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fdivr);
    return Operand__ST7_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: f8
- fdiv
operand: ['ST0', 'ST0']
*/
bool X86Architecture::Opcodefp5_f8(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fdiv);
    return Operand__ST0_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: f9
- fdiv
operand: ['ST1', 'ST0']
*/
bool X86Architecture::Opcodefp5_f9(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fdiv);
    return Operand__ST1_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: fa
- fdiv
operand: ['ST2', 'ST0']
*/
bool X86Architecture::Opcodefp5_fa(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fdiv);
    return Operand__ST2_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: fb
- fdiv
operand: ['ST3', 'ST0']
*/
bool X86Architecture::Opcodefp5_fb(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fdiv);
    return Operand__ST3_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: fc
- fdiv
operand: ['ST4', 'ST0']
*/
bool X86Architecture::Opcodefp5_fc(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fdiv);
    return Operand__ST4_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: fd
- fdiv
operand: ['ST5', 'ST0']
*/
bool X86Architecture::Opcodefp5_fd(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fdiv);
    return Operand__ST5_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: fe
- fdiv
operand: ['ST6', 'ST0']
*/
bool X86Architecture::Opcodefp5_fe(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fdiv);
    return Operand__ST6_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: ff
- fdiv
operand: ['ST7', 'ST0']
*/
bool X86Architecture::Opcodefp5_ff(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fdiv);
    return Operand__ST7_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: c0
- ffree
operand: ['ST0']
*/
bool X86Architecture::Opcodefp6_c0(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Ffree);
    return Operand__ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: c1
- ffree
operand: ['ST1']
*/
bool X86Architecture::Opcodefp6_c1(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Ffree);
    return Operand__ST1(rBinStrm, Address, rInsn);
}

/*
Opcode: c2
- ffree
operand: ['ST2']
*/
bool X86Architecture::Opcodefp6_c2(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Ffree);
    return Operand__ST2(rBinStrm, Address, rInsn);
}

/*
Opcode: c3
- ffree
operand: ['ST3']
*/
bool X86Architecture::Opcodefp6_c3(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Ffree);
    return Operand__ST3(rBinStrm, Address, rInsn);
}

/*
Opcode: c4
- ffree
operand: ['ST4']
*/
bool X86Architecture::Opcodefp6_c4(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Ffree);
    return Operand__ST4(rBinStrm, Address, rInsn);
}

/*
Opcode: c5
- ffree
operand: ['ST5']
*/
bool X86Architecture::Opcodefp6_c5(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Ffree);
    return Operand__ST5(rBinStrm, Address, rInsn);
}

/*
Opcode: c6
- ffree
operand: ['ST6']
*/
bool X86Architecture::Opcodefp6_c6(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Ffree);
    return Operand__ST6(rBinStrm, Address, rInsn);
}

/*
Opcode: c7
- ffree
operand: ['ST7']
*/
bool X86Architecture::Opcodefp6_c7(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Ffree);
    return Operand__ST7(rBinStrm, Address, rInsn);
}

/*
Opcode: c8
** INVALID **
*/
bool X86Architecture::Opcodefp6_c8(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: c9
** INVALID **
*/
bool X86Architecture::Opcodefp6_c9(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: ca
** INVALID **
*/
bool X86Architecture::Opcodefp6_ca(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: cb
** INVALID **
*/
bool X86Architecture::Opcodefp6_cb(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: cc
** INVALID **
*/
bool X86Architecture::Opcodefp6_cc(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: cd
** INVALID **
*/
bool X86Architecture::Opcodefp6_cd(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: ce
** INVALID **
*/
bool X86Architecture::Opcodefp6_ce(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: cf
** INVALID **
*/
bool X86Architecture::Opcodefp6_cf(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: d0
- fst
operand: ['ST0']
*/
bool X86Architecture::Opcodefp6_d0(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fst);
    return Operand__ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: d1
- fst
operand: ['ST1']
*/
bool X86Architecture::Opcodefp6_d1(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fst);
    return Operand__ST1(rBinStrm, Address, rInsn);
}

/*
Opcode: d2
- fst
operand: ['ST2']
*/
bool X86Architecture::Opcodefp6_d2(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fst);
    return Operand__ST2(rBinStrm, Address, rInsn);
}

/*
Opcode: d3
- fst
operand: ['ST3']
*/
bool X86Architecture::Opcodefp6_d3(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fst);
    return Operand__ST3(rBinStrm, Address, rInsn);
}

/*
Opcode: d4
- fst
operand: ['ST4']
*/
bool X86Architecture::Opcodefp6_d4(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fst);
    return Operand__ST4(rBinStrm, Address, rInsn);
}

/*
Opcode: d5
- fst
operand: ['ST5']
*/
bool X86Architecture::Opcodefp6_d5(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fst);
    return Operand__ST5(rBinStrm, Address, rInsn);
}

/*
Opcode: d6
- fst
operand: ['ST6']
*/
bool X86Architecture::Opcodefp6_d6(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fst);
    return Operand__ST6(rBinStrm, Address, rInsn);
}

/*
Opcode: d7
- fst
operand: ['ST7']
*/
bool X86Architecture::Opcodefp6_d7(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fst);
    return Operand__ST7(rBinStrm, Address, rInsn);
}

/*
Opcode: d8
- fstp
operand: ['ST0']
*/
bool X86Architecture::Opcodefp6_d8(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fstp);
    return Operand__ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: d9
- fstp
operand: ['ST1']
*/
bool X86Architecture::Opcodefp6_d9(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fstp);
    return Operand__ST1(rBinStrm, Address, rInsn);
}

/*
Opcode: da
- fstp
operand: ['ST2']
*/
bool X86Architecture::Opcodefp6_da(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fstp);
    return Operand__ST2(rBinStrm, Address, rInsn);
}

/*
Opcode: db
- fstp
operand: ['ST3']
*/
bool X86Architecture::Opcodefp6_db(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fstp);
    return Operand__ST3(rBinStrm, Address, rInsn);
}

/*
Opcode: dc
- fstp
operand: ['ST4']
*/
bool X86Architecture::Opcodefp6_dc(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fstp);
    return Operand__ST4(rBinStrm, Address, rInsn);
}

/*
Opcode: dd
- fstp
operand: ['ST5']
*/
bool X86Architecture::Opcodefp6_dd(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fstp);
    return Operand__ST5(rBinStrm, Address, rInsn);
}

/*
Opcode: de
- fstp
operand: ['ST6']
*/
bool X86Architecture::Opcodefp6_de(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fstp);
    return Operand__ST6(rBinStrm, Address, rInsn);
}

/*
Opcode: df
- fstp
operand: ['ST7']
*/
bool X86Architecture::Opcodefp6_df(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fstp);
    return Operand__ST7(rBinStrm, Address, rInsn);
}

/*
Opcode: e0
- fucom
operand: ['ST0', 'ST0']
CPU Model: >= X86_Arch_80387
*/
bool X86Architecture::Opcodefp6_e0(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80387)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Fucom);
      return Operand__ST0_ST0(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: e1
- fucom
operand: ['ST1', 'ST0']
CPU Model: >= X86_Arch_80387
*/
bool X86Architecture::Opcodefp6_e1(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80387)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Fucom);
      return Operand__ST1_ST0(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: e2
- fucom
operand: ['ST2', 'ST0']
CPU Model: >= X86_Arch_80387
*/
bool X86Architecture::Opcodefp6_e2(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80387)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Fucom);
      return Operand__ST2_ST0(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: e3
- fucom
operand: ['ST3', 'ST0']
CPU Model: >= X86_Arch_80387
*/
bool X86Architecture::Opcodefp6_e3(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80387)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Fucom);
      return Operand__ST3_ST0(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: e4
- fucom
operand: ['ST4', 'ST0']
CPU Model: >= X86_Arch_80387
*/
bool X86Architecture::Opcodefp6_e4(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80387)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Fucom);
      return Operand__ST4_ST0(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: e5
- fucom
operand: ['ST5', 'ST0']
CPU Model: >= X86_Arch_80387
*/
bool X86Architecture::Opcodefp6_e5(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80387)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Fucom);
      return Operand__ST5_ST0(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: e6
- fucom
operand: ['ST6', 'ST0']
CPU Model: >= X86_Arch_80387
*/
bool X86Architecture::Opcodefp6_e6(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80387)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Fucom);
      return Operand__ST6_ST0(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: e7
- fucom
operand: ['ST7', 'ST0']
CPU Model: >= X86_Arch_80387
*/
bool X86Architecture::Opcodefp6_e7(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80387)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Fucom);
      return Operand__ST7_ST0(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: e8
- fucomp
operand: ['ST0']
CPU Model: >= X86_Arch_80387
*/
bool X86Architecture::Opcodefp6_e8(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80387)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Fucomp);
      return Operand__ST0(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: e9
- fucomp
operand: ['ST1']
CPU Model: >= X86_Arch_80387
*/
bool X86Architecture::Opcodefp6_e9(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80387)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Fucomp);
      return Operand__ST1(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: ea
- fucomp
operand: ['ST2']
CPU Model: >= X86_Arch_80387
*/
bool X86Architecture::Opcodefp6_ea(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80387)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Fucomp);
      return Operand__ST2(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: eb
- fucomp
operand: ['ST3']
CPU Model: >= X86_Arch_80387
*/
bool X86Architecture::Opcodefp6_eb(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80387)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Fucomp);
      return Operand__ST3(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: ec
- fucomp
operand: ['ST4']
CPU Model: >= X86_Arch_80387
*/
bool X86Architecture::Opcodefp6_ec(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80387)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Fucomp);
      return Operand__ST4(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: ed
- fucomp
operand: ['ST5']
CPU Model: >= X86_Arch_80387
*/
bool X86Architecture::Opcodefp6_ed(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80387)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Fucomp);
      return Operand__ST5(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: ee
- fucomp
operand: ['ST6']
CPU Model: >= X86_Arch_80387
*/
bool X86Architecture::Opcodefp6_ee(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80387)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Fucomp);
      return Operand__ST6(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: ef
- fucomp
operand: ['ST7']
CPU Model: >= X86_Arch_80387
*/
bool X86Architecture::Opcodefp6_ef(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80387)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Fucomp);
      return Operand__ST7(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: f0
** INVALID **
*/
bool X86Architecture::Opcodefp6_f0(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: f1
** INVALID **
*/
bool X86Architecture::Opcodefp6_f1(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: f2
** INVALID **
*/
bool X86Architecture::Opcodefp6_f2(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: f3
** INVALID **
*/
bool X86Architecture::Opcodefp6_f3(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: f4
** INVALID **
*/
bool X86Architecture::Opcodefp6_f4(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: f5
** INVALID **
*/
bool X86Architecture::Opcodefp6_f5(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: f6
** INVALID **
*/
bool X86Architecture::Opcodefp6_f6(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: f7
** INVALID **
*/
bool X86Architecture::Opcodefp6_f7(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: f8
** INVALID **
*/
bool X86Architecture::Opcodefp6_f8(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: f9
** INVALID **
*/
bool X86Architecture::Opcodefp6_f9(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: fa
** INVALID **
*/
bool X86Architecture::Opcodefp6_fa(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: fb
** INVALID **
*/
bool X86Architecture::Opcodefp6_fb(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: fc
** INVALID **
- frichop
flag: cyrix
*/
bool X86Architecture::Opcodefp6_fc(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_ProcType == X86_ProcType_CYRIX)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Frichop);
      return true;
    }
    else
    {
      return false;
    }
}

/*
Opcode: fd
** INVALID **
*/
bool X86Architecture::Opcodefp6_fd(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: fe
** INVALID **
*/
bool X86Architecture::Opcodefp6_fe(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: ff
** INVALID **
*/
bool X86Architecture::Opcodefp6_ff(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: c0
- faddp
operand: ['ST0', 'ST0']
*/
bool X86Architecture::Opcodefp7_c0(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Faddp);
    return Operand__ST0_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: c1
- faddp
operand: ['ST1', 'ST0']
*/
bool X86Architecture::Opcodefp7_c1(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Faddp);
    return Operand__ST1_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: c2
- faddp
operand: ['ST2', 'ST0']
*/
bool X86Architecture::Opcodefp7_c2(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Faddp);
    return Operand__ST2_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: c3
- faddp
operand: ['ST3', 'ST0']
*/
bool X86Architecture::Opcodefp7_c3(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Faddp);
    return Operand__ST3_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: c4
- faddp
operand: ['ST4', 'ST0']
*/
bool X86Architecture::Opcodefp7_c4(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Faddp);
    return Operand__ST4_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: c5
- faddp
operand: ['ST5', 'ST0']
*/
bool X86Architecture::Opcodefp7_c5(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Faddp);
    return Operand__ST5_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: c6
- faddp
operand: ['ST6', 'ST0']
*/
bool X86Architecture::Opcodefp7_c6(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Faddp);
    return Operand__ST6_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: c7
- faddp
operand: ['ST7', 'ST0']
*/
bool X86Architecture::Opcodefp7_c7(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Faddp);
    return Operand__ST7_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: c8
- fmulp
operand: ['ST0', 'ST0']
*/
bool X86Architecture::Opcodefp7_c8(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fmulp);
    return Operand__ST0_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: c9
- fmulp
operand: ['ST1', 'ST0']
*/
bool X86Architecture::Opcodefp7_c9(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fmulp);
    return Operand__ST1_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: ca
- fmulp
operand: ['ST2', 'ST0']
*/
bool X86Architecture::Opcodefp7_ca(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fmulp);
    return Operand__ST2_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: cb
- fmulp
operand: ['ST3', 'ST0']
*/
bool X86Architecture::Opcodefp7_cb(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fmulp);
    return Operand__ST3_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: cc
- fmulp
operand: ['ST4', 'ST0']
*/
bool X86Architecture::Opcodefp7_cc(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fmulp);
    return Operand__ST4_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: cd
- fmulp
operand: ['ST5', 'ST0']
*/
bool X86Architecture::Opcodefp7_cd(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fmulp);
    return Operand__ST5_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: ce
- fmulp
operand: ['ST6', 'ST0']
*/
bool X86Architecture::Opcodefp7_ce(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fmulp);
    return Operand__ST6_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: cf
- fmulp
operand: ['ST7', 'ST0']
*/
bool X86Architecture::Opcodefp7_cf(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fmulp);
    return Operand__ST7_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: d0
** INVALID **
*/
bool X86Architecture::Opcodefp7_d0(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: d1
** INVALID **
*/
bool X86Architecture::Opcodefp7_d1(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: d2
** INVALID **
*/
bool X86Architecture::Opcodefp7_d2(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: d3
** INVALID **
*/
bool X86Architecture::Opcodefp7_d3(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: d4
** INVALID **
*/
bool X86Architecture::Opcodefp7_d4(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: d5
** INVALID **
*/
bool X86Architecture::Opcodefp7_d5(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: d6
** INVALID **
*/
bool X86Architecture::Opcodefp7_d6(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: d7
** INVALID **
*/
bool X86Architecture::Opcodefp7_d7(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: d8
** INVALID **
*/
bool X86Architecture::Opcodefp7_d8(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: d9
- fcompp
*/
bool X86Architecture::Opcodefp7_d9(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fcompp);
    return true;
}

/*
Opcode: da
** INVALID **
*/
bool X86Architecture::Opcodefp7_da(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: db
** INVALID **
*/
bool X86Architecture::Opcodefp7_db(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: dc
** INVALID **
*/
bool X86Architecture::Opcodefp7_dc(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: dd
** INVALID **
*/
bool X86Architecture::Opcodefp7_dd(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: de
** INVALID **
*/
bool X86Architecture::Opcodefp7_de(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: df
** INVALID **
*/
bool X86Architecture::Opcodefp7_df(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: e0
- fsubrp
operand: ['ST0', 'ST0']
*/
bool X86Architecture::Opcodefp7_e0(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fsubrp);
    return Operand__ST0_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: e1
- fsubrp
operand: ['ST1', 'ST0']
*/
bool X86Architecture::Opcodefp7_e1(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fsubrp);
    return Operand__ST1_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: e2
- fsubrp
operand: ['ST2', 'ST0']
*/
bool X86Architecture::Opcodefp7_e2(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fsubrp);
    return Operand__ST2_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: e3
- fsubrp
operand: ['ST3', 'ST0']
*/
bool X86Architecture::Opcodefp7_e3(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fsubrp);
    return Operand__ST3_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: e4
- fsubrp
operand: ['ST4', 'ST0']
*/
bool X86Architecture::Opcodefp7_e4(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fsubrp);
    return Operand__ST4_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: e5
- fsubrp
operand: ['ST5', 'ST0']
*/
bool X86Architecture::Opcodefp7_e5(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fsubrp);
    return Operand__ST5_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: e6
- fsubrp
operand: ['ST6', 'ST0']
*/
bool X86Architecture::Opcodefp7_e6(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fsubrp);
    return Operand__ST6_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: e7
- fsubrp
operand: ['ST7', 'ST0']
*/
bool X86Architecture::Opcodefp7_e7(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fsubrp);
    return Operand__ST7_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: e8
- fsubp
operand: ['ST0', 'ST0']
*/
bool X86Architecture::Opcodefp7_e8(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fsubp);
    return Operand__ST0_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: e9
- fsubp
operand: ['ST1', 'ST0']
*/
bool X86Architecture::Opcodefp7_e9(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fsubp);
    return Operand__ST1_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: ea
- fsubp
operand: ['ST2', 'ST0']
*/
bool X86Architecture::Opcodefp7_ea(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fsubp);
    return Operand__ST2_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: eb
- fsubp
operand: ['ST3', 'ST0']
*/
bool X86Architecture::Opcodefp7_eb(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fsubp);
    return Operand__ST3_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: ec
- fsubp
operand: ['ST4', 'ST0']
*/
bool X86Architecture::Opcodefp7_ec(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fsubp);
    return Operand__ST4_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: ed
- fsubp
operand: ['ST5', 'ST0']
*/
bool X86Architecture::Opcodefp7_ed(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fsubp);
    return Operand__ST5_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: ee
- fsubp
operand: ['ST6', 'ST0']
*/
bool X86Architecture::Opcodefp7_ee(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fsubp);
    return Operand__ST6_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: ef
- fsubp
operand: ['ST7', 'ST0']
*/
bool X86Architecture::Opcodefp7_ef(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fsubp);
    return Operand__ST7_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: f0
- fdivrp
operand: ['ST0', 'ST0']
*/
bool X86Architecture::Opcodefp7_f0(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fdivrp);
    return Operand__ST0_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: f1
- fdivrp
operand: ['ST1', 'ST0']
*/
bool X86Architecture::Opcodefp7_f1(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fdivrp);
    return Operand__ST1_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: f2
- fdivrp
operand: ['ST2', 'ST0']
*/
bool X86Architecture::Opcodefp7_f2(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fdivrp);
    return Operand__ST2_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: f3
- fdivrp
operand: ['ST3', 'ST0']
*/
bool X86Architecture::Opcodefp7_f3(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fdivrp);
    return Operand__ST3_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: f4
- fdivrp
operand: ['ST4', 'ST0']
*/
bool X86Architecture::Opcodefp7_f4(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fdivrp);
    return Operand__ST4_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: f5
- fdivrp
operand: ['ST5', 'ST0']
*/
bool X86Architecture::Opcodefp7_f5(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fdivrp);
    return Operand__ST5_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: f6
- fdivrp
operand: ['ST6', 'ST0']
*/
bool X86Architecture::Opcodefp7_f6(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fdivrp);
    return Operand__ST6_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: f7
- fdivrp
operand: ['ST7', 'ST0']
*/
bool X86Architecture::Opcodefp7_f7(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fdivrp);
    return Operand__ST7_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: f8
- fdivp
operand: ['ST0', 'ST0']
*/
bool X86Architecture::Opcodefp7_f8(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fdivp);
    return Operand__ST0_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: f9
- fdivp
operand: ['ST1', 'ST0']
*/
bool X86Architecture::Opcodefp7_f9(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fdivp);
    return Operand__ST1_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: fa
- fdivp
operand: ['ST2', 'ST0']
*/
bool X86Architecture::Opcodefp7_fa(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fdivp);
    return Operand__ST2_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: fb
- fdivp
operand: ['ST3', 'ST0']
*/
bool X86Architecture::Opcodefp7_fb(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fdivp);
    return Operand__ST3_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: fc
- fdivp
operand: ['ST4', 'ST0']
*/
bool X86Architecture::Opcodefp7_fc(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fdivp);
    return Operand__ST4_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: fd
- fdivp
operand: ['ST5', 'ST0']
*/
bool X86Architecture::Opcodefp7_fd(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fdivp);
    return Operand__ST5_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: fe
- fdivp
operand: ['ST6', 'ST0']
*/
bool X86Architecture::Opcodefp7_fe(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fdivp);
    return Operand__ST6_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: ff
- fdivp
operand: ['ST7', 'ST0']
*/
bool X86Architecture::Opcodefp7_ff(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fdivp);
    return Operand__ST7_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: c0
** INVALID **
*/
bool X86Architecture::Opcodefp8_c0(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: c1
** INVALID **
*/
bool X86Architecture::Opcodefp8_c1(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: c2
** INVALID **
*/
bool X86Architecture::Opcodefp8_c2(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: c3
** INVALID **
*/
bool X86Architecture::Opcodefp8_c3(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: c4
** INVALID **
*/
bool X86Architecture::Opcodefp8_c4(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: c5
** INVALID **
*/
bool X86Architecture::Opcodefp8_c5(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: c6
** INVALID **
*/
bool X86Architecture::Opcodefp8_c6(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: c7
** INVALID **
*/
bool X86Architecture::Opcodefp8_c7(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: c8
** INVALID **
*/
bool X86Architecture::Opcodefp8_c8(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: c9
** INVALID **
*/
bool X86Architecture::Opcodefp8_c9(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: ca
** INVALID **
*/
bool X86Architecture::Opcodefp8_ca(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: cb
** INVALID **
*/
bool X86Architecture::Opcodefp8_cb(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: cc
** INVALID **
*/
bool X86Architecture::Opcodefp8_cc(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: cd
** INVALID **
*/
bool X86Architecture::Opcodefp8_cd(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: ce
** INVALID **
*/
bool X86Architecture::Opcodefp8_ce(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: cf
** INVALID **
*/
bool X86Architecture::Opcodefp8_cf(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: d0
** INVALID **
*/
bool X86Architecture::Opcodefp8_d0(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: d1
** INVALID **
*/
bool X86Architecture::Opcodefp8_d1(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: d2
** INVALID **
*/
bool X86Architecture::Opcodefp8_d2(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: d3
** INVALID **
*/
bool X86Architecture::Opcodefp8_d3(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: d4
** INVALID **
*/
bool X86Architecture::Opcodefp8_d4(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: d5
** INVALID **
*/
bool X86Architecture::Opcodefp8_d5(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: d6
** INVALID **
*/
bool X86Architecture::Opcodefp8_d6(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: d7
** INVALID **
*/
bool X86Architecture::Opcodefp8_d7(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: d8
** INVALID **
*/
bool X86Architecture::Opcodefp8_d8(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: d9
** INVALID **
*/
bool X86Architecture::Opcodefp8_d9(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: da
** INVALID **
*/
bool X86Architecture::Opcodefp8_da(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: db
** INVALID **
*/
bool X86Architecture::Opcodefp8_db(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: dc
** INVALID **
*/
bool X86Architecture::Opcodefp8_dc(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: dd
** INVALID **
*/
bool X86Architecture::Opcodefp8_dd(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: de
** INVALID **
*/
bool X86Architecture::Opcodefp8_de(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: df
** INVALID **
*/
bool X86Architecture::Opcodefp8_df(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: e0
- fnstsw
operand: ['AX']
CPU Model: >= X86_Arch_80287
*/
bool X86Architecture::Opcodefp8_e0(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel >= X86_Arch_80287)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Fnstsw);
      return Operand__AX(rBinStrm, Address, rInsn);
    }
    else
      return false;
}

/*
Opcode: e1
** INVALID **
- fstdw
operand: ['AX']
CPU Model: == X86_Arch_80387sl
*/
bool X86Architecture::Opcodefp8_e1(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel == X86_Arch_80387sl)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Fstdw);
      return Operand__AX(rBinStrm, Address, rInsn);
    }
    else
    {
      return false;
    }
}

/*
Opcode: e2
** INVALID **
- fstsg
operand: ['AX']
CPU Model: == X86_Arch_80387sl
*/
bool X86Architecture::Opcodefp8_e2(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_CpuModel == X86_Arch_80387sl)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Fstsg);
      return Operand__AX(rBinStrm, Address, rInsn);
    }
    else
    {
      return false;
    }
}

/*
Opcode: e3
** INVALID **
*/
bool X86Architecture::Opcodefp8_e3(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: e4
** INVALID **
*/
bool X86Architecture::Opcodefp8_e4(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: e5
** INVALID **
*/
bool X86Architecture::Opcodefp8_e5(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: e6
** INVALID **
*/
bool X86Architecture::Opcodefp8_e6(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: e7
** INVALID **
*/
bool X86Architecture::Opcodefp8_e7(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: e8
- fucomip
operand: ['ST0', 'ST0']
*/
bool X86Architecture::Opcodefp8_e8(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fucomip);
    return Operand__ST0_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: e9
- fucomip
operand: ['ST0', 'ST1']
*/
bool X86Architecture::Opcodefp8_e9(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fucomip);
    return Operand__ST0_ST1(rBinStrm, Address, rInsn);
}

/*
Opcode: ea
- fucomip
operand: ['ST0', 'ST2']
*/
bool X86Architecture::Opcodefp8_ea(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fucomip);
    return Operand__ST0_ST2(rBinStrm, Address, rInsn);
}

/*
Opcode: eb
- fucomip
operand: ['ST0', 'ST3']
*/
bool X86Architecture::Opcodefp8_eb(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fucomip);
    return Operand__ST0_ST3(rBinStrm, Address, rInsn);
}

/*
Opcode: ec
- fucomip
operand: ['ST0', 'ST4']
*/
bool X86Architecture::Opcodefp8_ec(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fucomip);
    return Operand__ST0_ST4(rBinStrm, Address, rInsn);
}

/*
Opcode: ed
- fucomip
operand: ['ST0', 'ST5']
*/
bool X86Architecture::Opcodefp8_ed(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fucomip);
    return Operand__ST0_ST5(rBinStrm, Address, rInsn);
}

/*
Opcode: ee
- fucomip
operand: ['ST0', 'ST6']
*/
bool X86Architecture::Opcodefp8_ee(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fucomip);
    return Operand__ST0_ST6(rBinStrm, Address, rInsn);
}

/*
Opcode: ef
- fucomip
operand: ['ST0', 'ST7']
*/
bool X86Architecture::Opcodefp8_ef(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fucomip);
    return Operand__ST0_ST7(rBinStrm, Address, rInsn);
}

/*
Opcode: f0
- fcomip
operand: ['ST0', 'ST0']
*/
bool X86Architecture::Opcodefp8_f0(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fcomip);
    return Operand__ST0_ST0(rBinStrm, Address, rInsn);
}

/*
Opcode: f1
- fcomip
operand: ['ST0', 'ST1']
*/
bool X86Architecture::Opcodefp8_f1(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fcomip);
    return Operand__ST0_ST1(rBinStrm, Address, rInsn);
}

/*
Opcode: f2
- fcomip
operand: ['ST0', 'ST2']
*/
bool X86Architecture::Opcodefp8_f2(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fcomip);
    return Operand__ST0_ST2(rBinStrm, Address, rInsn);
}

/*
Opcode: f3
- fcomip
operand: ['ST0', 'ST3']
*/
bool X86Architecture::Opcodefp8_f3(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fcomip);
    return Operand__ST0_ST3(rBinStrm, Address, rInsn);
}

/*
Opcode: f4
- fcomip
operand: ['ST0', 'ST4']
*/
bool X86Architecture::Opcodefp8_f4(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fcomip);
    return Operand__ST0_ST4(rBinStrm, Address, rInsn);
}

/*
Opcode: f5
- fcomip
operand: ['ST0', 'ST5']
*/
bool X86Architecture::Opcodefp8_f5(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fcomip);
    return Operand__ST0_ST5(rBinStrm, Address, rInsn);
}

/*
Opcode: f6
- fcomip
operand: ['ST0', 'ST6']
*/
bool X86Architecture::Opcodefp8_f6(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fcomip);
    return Operand__ST0_ST6(rBinStrm, Address, rInsn);
}

/*
Opcode: f7
- fcomip
operand: ['ST0', 'ST7']
*/
bool X86Architecture::Opcodefp8_f7(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    rInsn.Length()++;
    rInsn.SetOpcode(X86_Opcode_Fcomip);
    return Operand__ST0_ST7(rBinStrm, Address, rInsn);
}

/*
Opcode: f8
** INVALID **
*/
bool X86Architecture::Opcodefp8_f8(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: f9
** INVALID **
*/
bool X86Architecture::Opcodefp8_f9(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: fa
** INVALID **
*/
bool X86Architecture::Opcodefp8_fa(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: fb
** INVALID **
*/
bool X86Architecture::Opcodefp8_fb(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: fc
** INVALID **
- frinear
flag: cyrix
*/
bool X86Architecture::Opcodefp8_fc(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    if (m_ProcType == X86_ProcType_CYRIX)
    {
      rInsn.Length()++;
      rInsn.SetOpcode(X86_Opcode_Frinear);
      return true;
    }
    else
    {
      return false;
    }
}

/*
Opcode: fd
** INVALID **
*/
bool X86Architecture::Opcodefp8_fd(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: fe
** INVALID **
*/
bool X86Architecture::Opcodefp8_fe(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: ff
** INVALID **
*/
bool X86Architecture::Opcodefp8_ff(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 00
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_00(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 01
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_01(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 02
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_02(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 03
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_03(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 04
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_04(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 05
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_05(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 06
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_06(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 07
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_07(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 08
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_08(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 09
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_09(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 0a
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_0a(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 0b
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_0b(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 0c
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_0c(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 0d
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_0d(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 0e
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_0e(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 0f
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_0f(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 10
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_10(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 11
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_11(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 12
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_12(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 13
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_13(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 14
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_14(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 15
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_15(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 16
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_16(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 17
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_17(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 18
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_18(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 19
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_19(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 1a
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_1a(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 1b
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_1b(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 1c
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_1c(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 1d
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_1d(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 1e
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_1e(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 1f
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_1f(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 20
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_20(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 21
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_21(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 22
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_22(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 23
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_23(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 24
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_24(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 25
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_25(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 26
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_26(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 27
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_27(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 28
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_28(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 29
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_29(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 2a
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_2a(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 2b
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_2b(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 2c
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_2c(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 2d
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_2d(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 2e
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_2e(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 2f
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_2f(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 30
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_30(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 31
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_31(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 32
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_32(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 33
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_33(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 34
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_34(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 35
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_35(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 36
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_36(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 37
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_37(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 38
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_38(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 39
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_39(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 3a
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_3a(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 3b
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_3b(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 3c
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_3c(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 3d
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_3d(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 3e
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_3e(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 3f
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_3f(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 40
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_40(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 41
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_41(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 42
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_42(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 43
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_43(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 44
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_44(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 45
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_45(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 46
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_46(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 47
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_47(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 48
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_48(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 49
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_49(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 4a
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_4a(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 4b
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_4b(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 4c
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_4c(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 4d
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_4d(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 4e
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_4e(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 4f
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_4f(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 50
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_50(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 51
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_51(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 52
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_52(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 53
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_53(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 54
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_54(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 55
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_55(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 56
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_56(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 57
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_57(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 58
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_58(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 59
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_59(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 5a
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_5a(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 5b
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_5b(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 5c
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_5c(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 5d
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_5d(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 5e
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_5e(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 5f
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_5f(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 60
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_60(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 61
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_61(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 62
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_62(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 63
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_63(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 64
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_64(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 65
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_65(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 66
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_66(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 67
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_67(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 68
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_68(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 69
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_69(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 6a
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_6a(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 6b
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_6b(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 6c
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_6c(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 6d
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_6d(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 6e
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_6e(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 6f
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_6f(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 70
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_70(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 71
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_71(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 72
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_72(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 73
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_73(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 74
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_74(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 75
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_75(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 76
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_76(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 77
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_77(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 78
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_78(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 79
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_79(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 7a
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_7a(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 7b
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_7b(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 7c
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_7c(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 7d
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_7d(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 7e
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_7e(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 7f
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_7f(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 80
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_80(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 81
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_81(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 82
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_82(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 83
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_83(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 84
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_84(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 85
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_85(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 86
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_86(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 87
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_87(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 88
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_88(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 89
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_89(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 8a
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_8a(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 8b
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_8b(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 8c
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_8c(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 8d
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_8d(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 8e
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_8e(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 8f
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_8f(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 90
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_90(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 91
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_91(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 92
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_92(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 93
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_93(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 94
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_94(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 95
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_95(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 96
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_96(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 97
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_97(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 98
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_98(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 99
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_99(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 9a
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_9a(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 9b
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_9b(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 9c
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_9c(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 9d
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_9d(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 9e
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_9e(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: 9f
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_9f(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: a0
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_a0(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: a1
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_a1(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: a2
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_a2(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: a3
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_a3(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: a4
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_a4(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: a5
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_a5(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: a6
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_a6(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: a7
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_a7(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: a8
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_a8(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: a9
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_a9(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: aa
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_aa(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: ab
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_ab(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: ac
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_ac(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: ad
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_ad(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: ae
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_ae(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: af
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_af(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: b0
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_b0(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: b1
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_b1(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: b2
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_b2(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: b3
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_b3(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: b4
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_b4(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: b5
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_b5(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: b6
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_b6(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: b7
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_b7(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: b8
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_b8(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: b9
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_b9(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: ba
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_ba(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: bb
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_bb(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: bc
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_bc(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: bd
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_bd(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: be
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_be(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: bf
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_bf(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: c0
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_c0(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: c1
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_c1(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: c2
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_c2(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: c3
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_c3(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: c4
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_c4(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: c5
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_c5(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: c6
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_c6(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: c7
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_c7(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: c8
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_c8(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: c9
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_c9(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: ca
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_ca(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: cb
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_cb(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: cc
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_cc(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: cd
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_cd(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: ce
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_ce(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: cf
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_cf(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: d0
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_d0(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: d1
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_d1(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: d2
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_d2(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: d3
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_d3(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: d4
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_d4(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: d5
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_d5(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: d6
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_d6(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: d7
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_d7(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: d8
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_d8(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: d9
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_d9(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: da
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_da(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: db
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_db(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: dc
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_dc(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: dd
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_dd(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: de
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_de(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: df
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_df(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: e0
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_e0(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: e1
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_e1(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: e2
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_e2(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: e3
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_e3(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: e4
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_e4(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: e5
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_e5(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: e6
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_e6(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: e7
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_e7(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: e8
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_e8(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: e9
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_e9(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: ea
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_ea(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: eb
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_eb(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: ec
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_ec(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: ed
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_ed(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: ee
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_ee(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: ef
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_ef(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: f0
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_f0(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: f1
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_f1(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: f2
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_f2(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: f3
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_f3(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: f4
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_f4(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: f5
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_f5(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: f6
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_f6(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: f7
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_f7(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: f8
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_f8(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: f9
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_f9(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: fa
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_fa(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: fb
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_fb(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: fc
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_fc(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: fd
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_fd(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: fe
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_fe(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

/*
Opcode: ff
** INVALID **
*/
bool X86Architecture::Opcode_sse5a_ff(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
    return false;
}

bool X86Architecture::Operand__Ev_Iz(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  size_t PrefixOpcodeLength = rInsn.GetLength();
  if (!Decode_Ev(rBinStrm, Address, rInsn, rInsn.Operand(0)))
    return false;
  if (!Decode_Iz(rBinStrm, Address + (rInsn.GetLength() - PrefixOpcodeLength), rInsn, rInsn.Operand(1)))
    return false;
  return true;
}
bool X86Architecture::Operand__rBX_Iv(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_rBX(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Iv(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__Rv(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Rv(rBinStrm, Address, rInsn, rInsn.Operand(0));
}
bool X86Architecture::Operand__Yv_rAX(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Yv(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_rAX(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__Vo_Ho_Wo(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Vo(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Ho(rBinStrm, Address, rInsn, rInsn.Operand(1)) &&
    Decode_Wo(rBinStrm, Address, rInsn, rInsn.Operand(2));
}
bool X86Architecture::Operand__Gv_Ev(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Gv(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Ev(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__Gv_Ew(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Gv(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Ew(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__rSP_rAX(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_rSP(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_rAX(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__r15_Iv(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_r15(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Iv(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__Mx_Vx(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Mx(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Vx(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__Ev_Gv_Ib(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  size_t PrefixOpcodeLength = rInsn.GetLength();
  if (!Decode_Ev(rBinStrm, Address, rInsn, rInsn.Operand(0)))
    return false;
  if (!Decode_Gv(rBinStrm, Address, rInsn, rInsn.Operand(1)))
    return false;
  if (!Decode_Ib(rBinStrm, Address + (rInsn.GetLength() - PrefixOpcodeLength), rInsn, rInsn.Operand(2)))
    return false;
  return true;
}
bool X86Architecture::Operand__r8b_Ib(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_r8b(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Ib(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__Gv_Eb(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Gv(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Eb(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__Yv_Xv(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Yv(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Xv(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__Gv_Ed(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Gv(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Ed(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__Woqo_Vx_Ib(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Woqo(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Vx(rBinStrm, Address, rInsn, rInsn.Operand(1)) &&
    Decode_Ib(rBinStrm, Address, rInsn, rInsn.Operand(2));
}
bool X86Architecture::Operand__Md_Vo(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Md(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Vo(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__Ev_Ib(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  size_t PrefixOpcodeLength = rInsn.GetLength();
  if (!Decode_Ev(rBinStrm, Address, rInsn, rInsn.Operand(0)))
    return false;
  if (!Decode_Ib(rBinStrm, Address + (rInsn.GetLength() - PrefixOpcodeLength), rInsn, rInsn.Operand(1)))
    return false;
  return true;
}
bool X86Architecture::Operand__Vo_Ho_Wq(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Vo(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Ho(rBinStrm, Address, rInsn, rInsn.Operand(1)) &&
    Decode_Wq(rBinStrm, Address, rInsn, rInsn.Operand(2));
}
bool X86Architecture::Operand__r10_Iv(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_r10(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Iv(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__rSP_Iv(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_rSP(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Iv(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__Ib_eAX(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Ib(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_eAX(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__Jz(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Jz(rBinStrm, Address, rInsn, rInsn.Operand(0));
}
bool X86Architecture::Operand__rBP_rAX(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_rBP(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_rAX(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__Mq_Vo(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Mq(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Vo(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__Moq_Vo(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Moq(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Vo(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__eAX_Ib(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_eAX(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Ib(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__Vy_Wod(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Vy(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Wod(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__CH_Ib(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_CH(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Ib(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__DX_AL(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_DX(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_AL(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__ST7(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_ST7(rBinStrm, Address, rInsn, rInsn.Operand(0));
}
bool X86Architecture::Operand__Vx_Mo_b(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Vx(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Mo(rBinStrm, Address, rInsn, rInsn.Operand(1)) &&
    Decode_b(rBinStrm, Address, rInsn, rInsn.Operand(2));
}
bool X86Architecture::Operand__Mo_Voq(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Mo(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Voq(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__r15_rAX(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_r15(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_rAX(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__Sw_Ew(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Sw(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Ew(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__Vo_Uo(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Vo(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Uo(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__Jb(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Jb(rBinStrm, Address, rInsn, rInsn.Operand(0));
}
bool X86Architecture::Operand__Wob_Vo_Ib(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Wob(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Vo(rBinStrm, Address, rInsn, rInsn.Operand(1)) &&
    Decode_Ib(rBinStrm, Address, rInsn, rInsn.Operand(2));
}
bool X86Architecture::Operand__r14(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_r14(rBinStrm, Address, rInsn, rInsn.Operand(0));
}
bool X86Architecture::Operand__r15(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_r15(rBinStrm, Address, rInsn, rInsn.Operand(0));
}
bool X86Architecture::Operand__r12(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_r12(rBinStrm, Address, rInsn, rInsn.Operand(0));
}
bool X86Architecture::Operand__r13(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_r13(rBinStrm, Address, rInsn, rInsn.Operand(0));
}
bool X86Architecture::Operand__r10(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_r10(rBinStrm, Address, rInsn, rInsn.Operand(0));
}
bool X86Architecture::Operand__r11(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_r11(rBinStrm, Address, rInsn, rInsn.Operand(0));
}
bool X86Architecture::Operand__Ov_AL(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Ov(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_AL(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__r13b_Ib(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_r13b(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Ib(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__Vo_Wo(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Vo(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Wo(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__Vo_Uod_Ib(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Vo(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Uod(rBinStrm, Address, rInsn, rInsn.Operand(1)) &&
    Decode_Ib(rBinStrm, Address, rInsn, rInsn.Operand(2));
}
bool X86Architecture::Operand__Ry(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Ry(rBinStrm, Address, rInsn, rInsn.Operand(0));
}
bool X86Architecture::Operand__m94_108byte(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_m94(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_108byte(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__Vo_Ho_Uod_Ib(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Vo(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Ho(rBinStrm, Address, rInsn, rInsn.Operand(1)) &&
    Decode_Uod(rBinStrm, Address, rInsn, rInsn.Operand(2)) &&
    Decode_Ib(rBinStrm, Address, rInsn, rInsn.Operand(3));
}
bool X86Architecture::Operand__Vo_Ey(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Vo(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Ey(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__Wow_Vo_Ib(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Wow(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Vo(rBinStrm, Address, rInsn, rInsn.Operand(1)) &&
    Decode_Ib(rBinStrm, Address, rInsn, rInsn.Operand(2));
}
bool X86Architecture::Operand__Ry_Ty(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Ry(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Ty(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__ST2(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_ST2(rBinStrm, Address, rInsn, rInsn.Operand(0));
}
bool X86Architecture::Operand__Yb_DX(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Yb(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_DX(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__Vo_Edb_Ib(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Vo(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Edb(rBinStrm, Address, rInsn, rInsn.Operand(1)) &&
    Decode_Ib(rBinStrm, Address, rInsn, rInsn.Operand(2));
}
bool X86Architecture::Operand__Ev_Gv(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Ev(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Gv(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__eAX_DX(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_eAX(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_DX(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__Eb_Ib(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  size_t PrefixOpcodeLength = rInsn.GetLength();
  if (!Decode_Eb(rBinStrm, Address, rInsn, rInsn.Operand(0)))
    return false;
  if (!Decode_Ib(rBinStrm, Address + (rInsn.GetLength() - PrefixOpcodeLength), rInsn, rInsn.Operand(1)))
    return false;
  return true;
}
bool X86Architecture::Operand__r13_rAX(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_r13(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_rAX(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__Vx_Mx(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Vx(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Mx(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__Vo_Ho_Woq(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Vo(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Ho(rBinStrm, Address, rInsn, rInsn.Operand(1)) &&
    Decode_Woq(rBinStrm, Address, rInsn, rInsn.Operand(2));
}
bool X86Architecture::Operand__AL_DX(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_AL(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_DX(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__rDX(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_rDX(rBinStrm, Address, rInsn, rInsn.Operand(0));
}
bool X86Architecture::Operand__Vx_Mod(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Vx(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Mod(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__rCX_rAX(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_rCX(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_rAX(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__Vo_Ho_Ey(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Vo(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Ho(rBinStrm, Address, rInsn, rInsn.Operand(1)) &&
    Decode_Ey(rBinStrm, Address, rInsn, rInsn.Operand(2));
}
bool X86Architecture::Operand__Pq_Mw_Ib(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Pq(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Mw(rBinStrm, Address, rInsn, rInsn.Operand(1)) &&
    Decode_Ib(rBinStrm, Address, rInsn, rInsn.Operand(2));
}
bool X86Architecture::Operand__ST5_ST0(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_ST5(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_ST0(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__m80fp(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_m80fp(rBinStrm, Address, rInsn, rInsn.Operand(0));
}
bool X86Architecture::Operand__Vy_Uo(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Vy(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Uo(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__AL_Ov(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_AL(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Ov(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__Ew_Gw(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Ew(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Gw(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__Vo_Mq(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Vo(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Mq(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__rDI(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_rDI(rBinStrm, Address, rInsn, rInsn.Operand(0));
}
bool X86Architecture::Operand__Gy_Woq(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Gy(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Woq(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__Vx_Hx_Wx(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Vx(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Hx(rBinStrm, Address, rInsn, rInsn.Operand(1)) &&
    Decode_Wx(rBinStrm, Address, rInsn, rInsn.Operand(2));
}
bool X86Architecture::Operand__rSI(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_rSI(rBinStrm, Address, rInsn, rInsn.Operand(0));
}
bool X86Architecture::Operand__Md(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Md(rBinStrm, Address, rInsn, rInsn.Operand(0));
}
bool X86Architecture::Operand__eDI(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_eDI(rBinStrm, Address, rInsn, rInsn.Operand(0));
}
bool X86Architecture::Operand__Pq_Ey(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Pq(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Ey(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__Mo_Vod(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Mo(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Vod(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__Pq_Qq_Ib(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Pq(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Qq(rBinStrm, Address, rInsn, rInsn.Operand(1)) &&
    Decode_Ib(rBinStrm, Address, rInsn, rInsn.Operand(2));
}
bool X86Architecture::Operand__Vo_Ho_Mw_Ib(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Vo(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Ho(rBinStrm, Address, rInsn, rInsn.Operand(1)) &&
    Decode_Mw(rBinStrm, Address, rInsn, rInsn.Operand(2)) &&
    Decode_Ib(rBinStrm, Address, rInsn, rInsn.Operand(3));
}
bool X86Architecture::Operand__Gy_Wod(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Gy(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Wod(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__Vy_Hy_Wy_Ib(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Vy(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Hy(rBinStrm, Address, rInsn, rInsn.Operand(1)) &&
    Decode_Wy(rBinStrm, Address, rInsn, rInsn.Operand(2)) &&
    Decode_Ib(rBinStrm, Address, rInsn, rInsn.Operand(3));
}
bool X86Architecture::Operand__eDX(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_eDX(rBinStrm, Address, rInsn, rInsn.Operand(0));
}
bool X86Architecture::Operand__Ib_AL(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Ib(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_AL(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__rSP(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_rSP(rBinStrm, Address, rInsn, rInsn.Operand(0));
}
bool X86Architecture::Operand__m14_28byte(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_m14(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_28byte(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__Vo_Wx(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Vo(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Wx(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__Gy_Nq_Ib(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Gy(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Nq(rBinStrm, Address, rInsn, rInsn.Operand(1)) &&
    Decode_Ib(rBinStrm, Address, rInsn, rInsn.Operand(2));
}
bool X86Architecture::Operand__rCX(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_rCX(rBinStrm, Address, rInsn, rInsn.Operand(0));
}
bool X86Architecture::Operand__Qq_Pq(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Qq(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Pq(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__Gb_Eb(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Gb(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Eb(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__rDI_rAX(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_rDI(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_rAX(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__Woq_Vo(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Woq(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Vo(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__DX_Xz(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_DX(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Xz(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__m32fp(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_m32fp(rBinStrm, Address, rInsn, rInsn.Operand(0));
}
bool X86Architecture::Operand__3(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_3(rBinStrm, Address, rInsn, rInsn.Operand(0));
}
bool X86Architecture::Operand__DX_Xb(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_DX(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Xb(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__Vx_Mqo_Hx(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Vx(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Mqo(rBinStrm, Address, rInsn, rInsn.Operand(1)) &&
    Decode_Hx(rBinStrm, Address, rInsn, rInsn.Operand(2));
}
bool X86Architecture::Operand__Pq_Uq(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Pq(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Uq(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__Vo_Ey_Ib(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Vo(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Ey(rBinStrm, Address, rInsn, rInsn.Operand(1)) &&
    Decode_Ib(rBinStrm, Address, rInsn, rInsn.Operand(2));
}
bool X86Architecture::Operand__BL_Ib(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_BL(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Ib(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__Mo(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Mo(rBinStrm, Address, rInsn, rInsn.Operand(0));
}
bool X86Architecture::Operand__AH_Ib(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_AH(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Ib(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__r11_rAX(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_r11(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_rAX(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__r15b_Ib(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_r15b(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Ib(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__Ey_Pq(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Ey(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Pq(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__Ry_Cy(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Ry(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Cy(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__r14_rAX(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_r14(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_rAX(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__Uo_Ib_Ib(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Uo(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Ib(rBinStrm, Address, rInsn, rInsn.Operand(1)) &&
    Decode_Ib(rBinStrm, Address, rInsn, rInsn.Operand(2));
}
bool X86Architecture::Operand__r10_rAX(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_r10(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_rAX(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__Eyw_Vo_Ib(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  size_t PrefixOpcodeLength = rInsn.GetLength();
  if (!Decode_Eyw(rBinStrm, Address, rInsn, rInsn.Operand(0)))
    return false;
  if (!Decode_Vo(rBinStrm, Address, rInsn, rInsn.Operand(1)))
    return false;
  if (!Decode_Ib(rBinStrm, Address + (rInsn.GetLength() - PrefixOpcodeLength), rInsn, rInsn.Operand(2)))
    return false;
  return true;
}
bool X86Architecture::Operand__Gy_Ux(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Gy(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Ux(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__Ew_Sw(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Ew(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Sw(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__Mw(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Mw(rBinStrm, Address, rInsn, rInsn.Operand(0));
}
bool X86Architecture::Operand__Mq(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Mq(rBinStrm, Address, rInsn, rInsn.Operand(0));
}
bool X86Architecture::Operand__Mp(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Mp(rBinStrm, Address, rInsn, rInsn.Operand(0));
}
bool X86Architecture::Operand__Mx_Hx_Vx(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Mx(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Hx(rBinStrm, Address, rInsn, rInsn.Operand(1)) &&
    Decode_Vx(rBinStrm, Address, rInsn, rInsn.Operand(2));
}
bool X86Architecture::Operand__m2byte(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_m2byte(rBinStrm, Address, rInsn, rInsn.Operand(0));
}
bool X86Architecture::Operand__Vo_Ho_Wd(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Vo(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Ho(rBinStrm, Address, rInsn, rInsn.Operand(1)) &&
    Decode_Wd(rBinStrm, Address, rInsn, rInsn.Operand(2));
}
bool X86Architecture::Operand__Vy_Hy_Wo_Ib(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Vy(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Hy(rBinStrm, Address, rInsn, rInsn.Operand(1)) &&
    Decode_Wo(rBinStrm, Address, rInsn, rInsn.Operand(2)) &&
    Decode_Ib(rBinStrm, Address, rInsn, rInsn.Operand(3));
}
bool X86Architecture::Operand__ES(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_ES(rBinStrm, Address, rInsn, rInsn.Operand(0));
}
bool X86Architecture::Operand__Vo_Woq_Ib(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Vo(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Woq(rBinStrm, Address, rInsn, rInsn.Operand(1)) &&
    Decode_Ib(rBinStrm, Address, rInsn, rInsn.Operand(2));
}
bool X86Architecture::Operand__Vo_Woq(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Vo(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Woq(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__Vy_Hy_Wy(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Vy(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Hy(rBinStrm, Address, rInsn, rInsn.Operand(1)) &&
    Decode_Wy(rBinStrm, Address, rInsn, rInsn.Operand(2));
}
bool X86Architecture::Operand__Vo_Nq(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Vo(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Nq(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__r10b_Ib(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_r10b(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Ib(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__rBX(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_rBX(rBinStrm, Address, rInsn, rInsn.Operand(0));
}
bool X86Architecture::Operand__Eb_CL(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Eb(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_CL(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__Gv_Ma(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Gv(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Ma(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__Gv_M(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Gv(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_M(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__r8(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_r8(rBinStrm, Address, rInsn, rInsn.Operand(0));
}
bool X86Architecture::Operand__r9(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_r9(rBinStrm, Address, rInsn, rInsn.Operand(0));
}
bool X86Architecture::Operand__rBP(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_rBP(rBinStrm, Address, rInsn, rInsn.Operand(0));
}
bool X86Architecture::Operand__Vx_Wx(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Vx(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Wx(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__Vo_Wod(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Vo(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Wod(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__Gy_Mo(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Gy(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Mo(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__Gv_Mp(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Gv(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Mp(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__Ev(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Ev(rBinStrm, Address, rInsn, rInsn.Operand(0));
}
bool X86Architecture::Operand__rDI_Iv(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_rDI(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Iv(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__Gv_Mv(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Gv(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Mv(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__By_Ey(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_By(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Ey(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__GS(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_GS(rBinStrm, Address, rInsn, rInsn.Operand(0));
}
bool X86Architecture::Operand__Gy_Ey(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Gy(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Ey(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__FS(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_FS(rBinStrm, Address, rInsn, rInsn.Operand(0));
}
bool X86Architecture::Operand__Vo_Ho_Wo_Ib(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Vo(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Ho(rBinStrm, Address, rInsn, rInsn.Operand(1)) &&
    Decode_Wo(rBinStrm, Address, rInsn, rInsn.Operand(2)) &&
    Decode_Ib(rBinStrm, Address, rInsn, rInsn.Operand(3));
}
bool X86Architecture::Operand__r11b_Ib(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_r11b(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Ib(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__Dy_Ry(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Dy(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Ry(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__CL_Ib(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_CL(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Ib(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__Eb(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Eb(rBinStrm, Address, rInsn, rInsn.Operand(0));
}
bool X86Architecture::Operand__ST5(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_ST5(rBinStrm, Address, rInsn, rInsn.Operand(0));
}
bool X86Architecture::Operand__eBP(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_eBP(rBinStrm, Address, rInsn, rInsn.Operand(0));
}
bool X86Architecture::Operand__Vo_Ho_Woq_Ib(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Vo(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Ho(rBinStrm, Address, rInsn, rInsn.Operand(1)) &&
    Decode_Woq(rBinStrm, Address, rInsn, rInsn.Operand(2)) &&
    Decode_Ib(rBinStrm, Address, rInsn, rInsn.Operand(3));
}
bool X86Architecture::Operand__Vy_Moq(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Vy(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Moq(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__ST0_ST0(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_ST0(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_ST0(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__eBX(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_eBX(rBinStrm, Address, rInsn, rInsn.Operand(0));
}
bool X86Architecture::Operand__rBX_rAX(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_rBX(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_rAX(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__ST2_ST0(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_ST2(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_ST0(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__Pq_Wo(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Pq(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Wo(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__Fv(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Fv(rBinStrm, Address, rInsn, rInsn.Operand(0));
}
bool X86Architecture::Operand__r14_Iv(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_r14(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Iv(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__Gy_Uo_Ib(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Gy(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Uo(rBinStrm, Address, rInsn, rInsn.Operand(1)) &&
    Decode_Ib(rBinStrm, Address, rInsn, rInsn.Operand(2));
}
bool X86Architecture::Operand__rDX_rAX(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_rDX(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_rAX(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__rAX_Xv(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_rAX(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Xv(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__DX_eAX(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_DX(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_eAX(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__Vo_Wo_Ib(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Vo(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Wo(rBinStrm, Address, rInsn, rInsn.Operand(1)) &&
    Decode_Ib(rBinStrm, Address, rInsn, rInsn.Operand(2));
}
bool X86Architecture::Operand__Vx_Hx_Wx_Lx(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Vx(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Hx(rBinStrm, Address, rInsn, rInsn.Operand(1)) &&
    Decode_Wx(rBinStrm, Address, rInsn, rInsn.Operand(2)) &&
    Decode_Lx(rBinStrm, Address, rInsn, rInsn.Operand(3));
}
bool X86Architecture::Operand__rAX_Ov(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_rAX(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Ov(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__DH_Ib(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_DH(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Ib(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__Pq_Nq(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Pq(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Nq(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__Yb_Xb(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Yb(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Xb(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__Eb_1(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Eb(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_1(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__Vo_Ho_Ey_Ib(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Vo(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Ho(rBinStrm, Address, rInsn, rInsn.Operand(1)) &&
    Decode_Ey(rBinStrm, Address, rInsn, rInsn.Operand(2)) &&
    Decode_Ib(rBinStrm, Address, rInsn, rInsn.Operand(3));
}
bool X86Architecture::Operand__m16int(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_m16int(rBinStrm, Address, rInsn, rInsn.Operand(0));
}
bool X86Architecture::Operand__Vo_Mod(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Vo(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Mod(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__Hx_Hx_Wx(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Hx(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Hx(rBinStrm, Address, rInsn, rInsn.Operand(1)) &&
    Decode_Wx(rBinStrm, Address, rInsn, rInsn.Operand(2));
}
bool X86Architecture::Operand__AX(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_AX(rBinStrm, Address, rInsn, rInsn.Operand(0));
}
bool X86Architecture::Operand__Vo_Ho_Wod(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Vo(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Ho(rBinStrm, Address, rInsn, rInsn.Operand(1)) &&
    Decode_Wod(rBinStrm, Address, rInsn, rInsn.Operand(2));
}
bool X86Architecture::Operand__AL_Xb(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_AL(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Xb(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__r12_rAX(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_r12(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_rAX(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__r8_Iv(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_r8(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Iv(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__r14b_Ib(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_r14b(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Ib(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__Ev_CL(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Ev(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_CL(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__rCX_Iv(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_rCX(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Iv(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__ST0_ST5(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_ST0(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_ST5(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__Vo_Moq(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Vo(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Moq(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__CS(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_CS(rBinStrm, Address, rInsn, rInsn.Operand(0));
}
bool X86Architecture::Operand__Ty_Ry(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Ty(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Ry(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__DL_Ib(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_DL(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Ib(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__m64int(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_m64int(rBinStrm, Address, rInsn, rInsn.Operand(0));
}
bool X86Architecture::Operand__Mv_Gv(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Mv(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Gv(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__eCX(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_eCX(rBinStrm, Address, rInsn, rInsn.Operand(0));
}
bool X86Architecture::Operand__Vx_Hx_Wx_Ib(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Vx(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Hx(rBinStrm, Address, rInsn, rInsn.Operand(1)) &&
    Decode_Wx(rBinStrm, Address, rInsn, rInsn.Operand(2)) &&
    Decode_Ib(rBinStrm, Address, rInsn, rInsn.Operand(3));
}
bool X86Architecture::Operand__By_Ey_Ib(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_By(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Ey(rBinStrm, Address, rInsn, rInsn.Operand(1)) &&
    Decode_Ib(rBinStrm, Address, rInsn, rInsn.Operand(2));
}
bool X86Architecture::Operand__eSP(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_eSP(rBinStrm, Address, rInsn, rInsn.Operand(0));
}
bool X86Architecture::Operand__SS(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_SS(rBinStrm, Address, rInsn, rInsn.Operand(0));
}
bool X86Architecture::Operand__Ev_1(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Ev(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_1(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__Vx_Wx_Ib(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Vx(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Wx(rBinStrm, Address, rInsn, rInsn.Operand(1)) &&
    Decode_Ib(rBinStrm, Address, rInsn, rInsn.Operand(2));
}
bool X86Architecture::Operand__Vo_Wow(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Vo(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Wow(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__Ey_Gy(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Ey(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Gy(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__ST7_ST0(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_ST7(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_ST0(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__Pq_Woq(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Pq(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Woq(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__ST0_ST7(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_ST0(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_ST7(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__Ed(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Ed(rBinStrm, Address, rInsn, rInsn.Operand(0));
}
bool X86Architecture::Operand__Vx_Uo(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Vx(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Uo(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__Gy_By_Ey(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Gy(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_By(rBinStrm, Address, rInsn, rInsn.Operand(1)) &&
    Decode_Ey(rBinStrm, Address, rInsn, rInsn.Operand(2));
}
bool X86Architecture::Operand__r13_Iv(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_r13(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Iv(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__Yz_DX(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Yz(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_DX(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__eSI(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_eSI(rBinStrm, Address, rInsn, rInsn.Operand(0));
}
bool X86Architecture::Operand__Vo_Ho_Edb_Ib(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Vo(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Ho(rBinStrm, Address, rInsn, rInsn.Operand(1)) &&
    Decode_Edb(rBinStrm, Address, rInsn, rInsn.Operand(2)) &&
    Decode_Ib(rBinStrm, Address, rInsn, rInsn.Operand(3));
}
bool X86Architecture::Operand__Wo_Vy_Ib(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Wo(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Vy(rBinStrm, Address, rInsn, rInsn.Operand(1)) &&
    Decode_Ib(rBinStrm, Address, rInsn, rInsn.Operand(2));
}
bool X86Architecture::Operand__Vy_Woo(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Vy(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Woo(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__Gy_Ey_By(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Gy(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Ey(rBinStrm, Address, rInsn, rInsn.Operand(1)) &&
    Decode_By(rBinStrm, Address, rInsn, rInsn.Operand(2));
}
bool X86Architecture::Operand__Gy_Ev(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Gy(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Ev(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__Ry_Dy(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Ry(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Dy(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__Gv_Ev_Ib(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Gv(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Ev(rBinStrm, Address, rInsn, rInsn.Operand(1)) &&
    Decode_Ib(rBinStrm, Address, rInsn, rInsn.Operand(2));
}
bool X86Architecture::Operand__m64fp(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_m64fp(rBinStrm, Address, rInsn, rInsn.Operand(0));
}
bool X86Architecture::Operand__Ey_Vo_Ib(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  size_t PrefixOpcodeLength = rInsn.GetLength();
  if (!Decode_Ey(rBinStrm, Address, rInsn, rInsn.Operand(0)))
    return false;
  if (!Decode_Vo(rBinStrm, Address, rInsn, rInsn.Operand(1)))
    return false;
  if (!Decode_Ib(rBinStrm, Address + (rInsn.GetLength() - PrefixOpcodeLength), rInsn, rInsn.Operand(2)))
    return false;
  return true;
}
bool X86Architecture::Operand__r9_Iv(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_r9(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Iv(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__ST6_ST0(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_ST6(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_ST0(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__Gv_Ev_Iz(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Gv(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Ev(rBinStrm, Address, rInsn, rInsn.Operand(1)) &&
    Decode_Iz(rBinStrm, Address, rInsn, rInsn.Operand(2));
}
bool X86Architecture::Operand__r9b_Ib(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_r9b(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Ib(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__Iw_Ib(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Iw(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Ib(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__DS(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_DS(rBinStrm, Address, rInsn, rInsn.Operand(0));
}
bool X86Architecture::Operand__Ov_rAX(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Ov(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_rAX(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__Vx_Md_x_Hx(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Vx(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Md(rBinStrm, Address, rInsn, rInsn.Operand(1)) &&
    Decode_x(rBinStrm, Address, rInsn, rInsn.Operand(2)) &&
    Decode_Hx(rBinStrm, Address, rInsn, rInsn.Operand(3));
}
bool X86Architecture::Operand__Mq_Pq(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Mq(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Pq(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__Gy_Eb(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Gy(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Eb(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__rSI_rAX(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_rSI(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_rAX(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__m32int(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_m32int(rBinStrm, Address, rInsn, rInsn.Operand(0));
}
bool X86Architecture::Operand__Gy_Nq(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Gy(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Nq(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__ST1_ST0(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_ST1(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_ST0(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__r8_rAX(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_r8(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_rAX(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__Pq_Qd(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Pq(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Qd(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__ST4(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_ST4(rBinStrm, Address, rInsn, rInsn.Operand(0));
}
bool X86Architecture::Operand__Vy_Wy_Ib(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Vy(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Wy(rBinStrm, Address, rInsn, rInsn.Operand(1)) &&
    Decode_Ib(rBinStrm, Address, rInsn, rInsn.Operand(2));
}
bool X86Architecture::Operand__ST6(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_ST6(rBinStrm, Address, rInsn, rInsn.Operand(0));
}
bool X86Architecture::Operand__Ev_Gv_CL(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Ev(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Gv(rBinStrm, Address, rInsn, rInsn.Operand(1)) &&
    Decode_CL(rBinStrm, Address, rInsn, rInsn.Operand(2));
}
bool X86Architecture::Operand__ST0(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_ST0(rBinStrm, Address, rInsn, rInsn.Operand(0));
}
bool X86Architecture::Operand__ST1(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_ST1(rBinStrm, Address, rInsn, rInsn.Operand(0));
}
bool X86Architecture::Operand__Vo_Md_x_Ho(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Vo(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Md(rBinStrm, Address, rInsn, rInsn.Operand(1)) &&
    Decode_x(rBinStrm, Address, rInsn, rInsn.Operand(2)) &&
    Decode_Ho(rBinStrm, Address, rInsn, rInsn.Operand(3));
}
bool X86Architecture::Operand__Ey_Vo(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Ey(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Vo(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__ST3_ST0(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_ST3(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_ST0(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__rSI_Iv(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_rSI(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Iv(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__Pq_Qq(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Pq(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Qq(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__Vy_Mo(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Vy(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Mo(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__rAX_Iv(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_rAX(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Iv(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__Vx_Moq(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Vx(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Moq(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__ST3(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_ST3(rBinStrm, Address, rInsn, rInsn.Operand(0));
}
bool X86Architecture::Operand__Gb_Ev(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Gb(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Ev(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__Eb_Gb(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Eb(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Gb(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__M(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_M(rBinStrm, Address, rInsn, rInsn.Operand(0));
}
bool X86Architecture::Operand__Yb_AL(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Yb(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_AL(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__rAX_Iz(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_rAX(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Iz(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__eAX(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_eAX(rBinStrm, Address, rInsn, rInsn.Operand(0));
}
bool X86Architecture::Operand__rDX_Iv(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_rDX(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Iv(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__ST0_ST6(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_ST0(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_ST6(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__My_Gy(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_My(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Gy(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__ST0_ST4(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_ST0(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_ST4(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__Vx_Mq_x_Hx(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Vx(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Mq(rBinStrm, Address, rInsn, rInsn.Operand(1)) &&
    Decode_x(rBinStrm, Address, rInsn, rInsn.Operand(2)) &&
    Decode_Hx(rBinStrm, Address, rInsn, rInsn.Operand(3));
}
bool X86Architecture::Operand__ST0_ST2(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_ST0(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_ST2(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__ST0_ST3(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_ST0(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_ST3(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__rAX(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_rAX(rBinStrm, Address, rInsn, rInsn.Operand(0));
}
bool X86Architecture::Operand__ST0_ST1(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_ST0(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_ST1(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__r11_Iv(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_r11(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Iv(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__r12b_Ib(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_r12b(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Ib(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__Vo_Ho_Moq(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Vo(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Ho(rBinStrm, Address, rInsn, rInsn.Operand(1)) &&
    Decode_Moq(rBinStrm, Address, rInsn, rInsn.Operand(2));
}
bool X86Architecture::Operand__Iz(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Iz(rBinStrm, Address, rInsn, rInsn.Operand(0));
}
bool X86Architecture::Operand__BH_Ib(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_BH(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Ib(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__Vy_Woq(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Vy(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Woq(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__Eyb_Vo_Ib(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  size_t PrefixOpcodeLength = rInsn.GetLength();
  if (!Decode_Eyb(rBinStrm, Address, rInsn, rInsn.Operand(0)))
    return false;
  if (!Decode_Vo(rBinStrm, Address, rInsn, rInsn.Operand(1)))
    return false;
  if (!Decode_Ib(rBinStrm, Address + (rInsn.GetLength() - PrefixOpcodeLength), rInsn, rInsn.Operand(2)))
    return false;
  return true;
}
bool X86Architecture::Operand__Iw(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Iw(rBinStrm, Address, rInsn, rInsn.Operand(0));
}
bool X86Architecture::Operand__Vx_Mo_w(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Vx(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Mo(rBinStrm, Address, rInsn, rInsn.Operand(1)) &&
    Decode_w(rBinStrm, Address, rInsn, rInsn.Operand(2));
}
bool X86Architecture::Operand__Ap(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Ap(rBinStrm, Address, rInsn, rInsn.Operand(0));
}
bool X86Architecture::Operand__ST4_ST0(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_ST4(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_ST0(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__Vx_Hx_Mx(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Vx(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Hx(rBinStrm, Address, rInsn, rInsn.Operand(1)) &&
    Decode_Mx(rBinStrm, Address, rInsn, rInsn.Operand(2));
}
bool X86Architecture::Operand__r12_Iv(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_r12(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Iv(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__Wx_Vx(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Wx(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Vx(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__rBP_Iv(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_rBP(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Iv(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__r9_rAX(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_r9(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_rAX(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__AL_Ib(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_AL(rBinStrm, Address, rInsn, rInsn.Operand(0)) &&
    Decode_Ib(rBinStrm, Address, rInsn, rInsn.Operand(1));
}
bool X86Architecture::Operand__Ib(BinaryStream const& rBinStrm, TAddress Address, Instruction& rInsn)
{
  return
    Decode_Ib(rBinStrm, Address, rInsn, rInsn.Operand(0));
}
