#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Sep  5 20:44:52 2023
# Process ID: 17136
# Current directory: C:/Users/STOVAG/Desktop/cpu_vga_ip_test/cpu_vga_top/cpu/cpu.runs/vga_controller_0_synth_1
# Command line: vivado.exe -log vga_controller_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source vga_controller_0.tcl
# Log file: C:/Users/STOVAG/Desktop/cpu_vga_ip_test/cpu_vga_top/cpu/cpu.runs/vga_controller_0_synth_1/vga_controller_0.vds
# Journal file: C:/Users/STOVAG/Desktop/cpu_vga_ip_test/cpu_vga_top/cpu/cpu.runs/vga_controller_0_synth_1\vivado.jou
#-----------------------------------------------------------
source vga_controller_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/STOVAG/Desktop/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2019.2/data/ip'.
Command: synth_design -top vga_controller_0 -part xc7a35tlcsg324-2L -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35tl'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35tl'
INFO: [Device 21-403] Loading part xc7a35tlcsg324-2L
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14772 
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/Users/STOVAG/Desktop/cpu_vga_ip_test/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/vga_controller_0/src/vga.v:3]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/Users/STOVAG/Desktop/cpu_vga_ip_test/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/vga_controller_0/src/vga.v:4]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/Users/STOVAG/Desktop/cpu_vga_ip_test/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/vga_controller_0/src/vga.v:5]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/Users/STOVAG/Desktop/cpu_vga_ip_test/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/vga_controller_0/src/vga.v:6]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/Users/STOVAG/Desktop/cpu_vga_ip_test/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/vga_controller_0/src/vga.v:7]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/Users/STOVAG/Desktop/cpu_vga_ip_test/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/vga_controller_0/src/vga.v:8]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/Users/STOVAG/Desktop/cpu_vga_ip_test/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/vga_controller_0/src/vga.v:10]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/Users/STOVAG/Desktop/cpu_vga_ip_test/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/vga_controller_0/src/vga.v:11]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/Users/STOVAG/Desktop/cpu_vga_ip_test/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/vga_controller_0/src/vga.v:12]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/Users/STOVAG/Desktop/cpu_vga_ip_test/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/vga_controller_0/src/vga.v:13]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/Users/STOVAG/Desktop/cpu_vga_ip_test/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/vga_controller_0/src/vga.v:14]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/Users/STOVAG/Desktop/cpu_vga_ip_test/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/vga_controller_0/src/vga.v:15]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/Users/STOVAG/Desktop/cpu_vga_ip_test/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/vga_controller_0/src/vga.v:17]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/Users/STOVAG/Desktop/cpu_vga_ip_test/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/vga_controller_0/src/vga.v:18]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/Users/STOVAG/Desktop/cpu_vga_ip_test/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/vga_controller_0/src/vga.v:20]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/Users/STOVAG/Desktop/cpu_vga_ip_test/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/vga_controller_0/src/vga.v:22]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/Users/STOVAG/Desktop/cpu_vga_ip_test/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/vga_controller_0/src/vga.v:23]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/Users/STOVAG/Desktop/cpu_vga_ip_test/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/vga_controller_0/src/vga.v:24]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/Users/STOVAG/Desktop/cpu_vga_ip_test/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/vga_controller_0/src/vga.v:26]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/Users/STOVAG/Desktop/cpu_vga_ip_test/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/vga_controller_0/src/vga.v:27]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [c:/Users/STOVAG/Desktop/cpu_vga_ip_test/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/vga_controller_0/src/vga.v:28]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 853.512 ; gain = 241.418
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'vga_controller_0' [c:/Users/STOVAG/Desktop/cpu_vga_ip_test/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/vga_controller_0/synth/vga_controller_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'vga' [c:/Users/STOVAG/Desktop/cpu_vga_ip_test/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/vga_controller_0/src/vga.v:30]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_ip' [c:/Users/STOVAG/Desktop/cpu_vga_ip_test/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/vga_controller_0/src/clk_wiz_ip/clk_wiz_ip.v:70]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_ip_clk_wiz' [c:/Users/STOVAG/Desktop/cpu_vga_ip_test/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/vga_controller_0/src/clk_wiz_ip/clk_wiz_ip_clk_wiz.v:68]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [D:/vivado/Vivado/2019.2/scripts/rt/data/unisim_comp.v:32937]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (1#1) [D:/vivado/Vivado/2019.2/scripts/rt/data/unisim_comp.v:32937]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [D:/vivado/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39940]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 50.375000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 15.500000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter REF_JITTER2 bound to: 0.010000 - type: double 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (2#1) [D:/vivado/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39940]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [D:/vivado/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [D:/vivado/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_ip_clk_wiz' (4#1) [c:/Users/STOVAG/Desktop/cpu_vga_ip_test/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/vga_controller_0/src/clk_wiz_ip/clk_wiz_ip_clk_wiz.v:68]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_ip' (5#1) [c:/Users/STOVAG/Desktop/cpu_vga_ip_test/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/vga_controller_0/src/clk_wiz_ip/clk_wiz_ip.v:70]
INFO: [Synth 8-226] default block is never used [c:/Users/STOVAG/Desktop/cpu_vga_ip_test/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/vga_controller_0/src/vga.v:575]
WARNING: [Synth 8-6014] Unused sequential element j_reg was removed.  [c:/Users/STOVAG/Desktop/cpu_vga_ip_test/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/vga_controller_0/src/vga.v:558]
WARNING: [Synth 8-6014] Unused sequential element i_reg was removed.  [c:/Users/STOVAG/Desktop/cpu_vga_ip_test/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/vga_controller_0/src/vga.v:559]
WARNING: [Synth 8-6014] Unused sequential element k_reg was removed.  [c:/Users/STOVAG/Desktop/cpu_vga_ip_test/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/vga_controller_0/src/vga.v:572]
WARNING: [Synth 8-6014] Unused sequential element distance_reg was removed.  [c:/Users/STOVAG/Desktop/cpu_vga_ip_test/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/vga_controller_0/src/vga.v:1029]
INFO: [Synth 8-6155] done synthesizing module 'vga' (6#1) [c:/Users/STOVAG/Desktop/cpu_vga_ip_test/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/vga_controller_0/src/vga.v:30]
INFO: [Synth 8-6155] done synthesizing module 'vga_controller_0' (7#1) [c:/Users/STOVAG/Desktop/cpu_vga_ip_test/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/vga_controller_0/synth/vga_controller_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 909.355 ; gain = 297.262
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 919.727 ; gain = 307.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 919.727 ; gain = 307.633
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 931.770 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/STOVAG/Desktop/cpu_vga_ip_test/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/vga_controller_0/src/clk_wiz_ip/clk_wiz_ip_board.xdc] for cell 'inst/clk_wiz/inst'
Finished Parsing XDC File [c:/Users/STOVAG/Desktop/cpu_vga_ip_test/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/vga_controller_0/src/clk_wiz_ip/clk_wiz_ip_board.xdc] for cell 'inst/clk_wiz/inst'
Parsing XDC File [c:/Users/STOVAG/Desktop/cpu_vga_ip_test/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/vga_controller_0/src/clk_wiz_ip/clk_wiz_ip.xdc] for cell 'inst/clk_wiz/inst'
Finished Parsing XDC File [c:/Users/STOVAG/Desktop/cpu_vga_ip_test/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/vga_controller_0/src/clk_wiz_ip/clk_wiz_ip.xdc] for cell 'inst/clk_wiz/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/STOVAG/Desktop/cpu_vga_ip_test/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/vga_controller_0/src/clk_wiz_ip/clk_wiz_ip.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vga_controller_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vga_controller_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/STOVAG/Desktop/cpu_vga_ip_test/cpu_vga_top/cpu/cpu.runs/vga_controller_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/STOVAG/Desktop/cpu_vga_ip_test/cpu_vga_top/cpu/cpu.runs/vga_controller_0_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/STOVAG/Desktop/cpu_vga_ip_test/cpu_vga_top/cpu/cpu.runs/vga_controller_0_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vga_controller_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vga_controller_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1019.832 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1019.832 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1019.832 ; gain = 407.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tlcsg324-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1019.832 ; gain = 407.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst/clk_wiz/inst. (constraint file  C:/Users/STOVAG/Desktop/cpu_vga_ip_test/cpu_vga_top/cpu/cpu.runs/vga_controller_0_synth_1/dont_touch.xdc, line 11).
Applied set_property DONT_TOUCH = true for inst/clk_wiz. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1019.832 ; gain = 407.738
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "mode" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "a" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1060.469 ; gain = 448.375
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |clk_wiz_ip_clk_wiz__GC0 |           1|         3|
|2     |muxpart__5_vga          |           1|    770057|
|3     |vga__GCB1               |           1|     15123|
+------+------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 13    
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 31    
	   5 Input      4 Bit        Muxes := 3     
	   6 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module vga 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 13    
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 31    
	   5 Input      4 Bit        Muxes := 3     
	   6 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/STOVAG/Desktop/cpu_vga_ip_test/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/vga_controller_0/src/vga.v:1029]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/STOVAG/Desktop/cpu_vga_ip_test/cpu_vga_top/cpu/cpu.srcs/sources_1/ip/vga_controller_0/src/vga.v:1029]
DSP Report: Generating DSP reg_r4, operation Mode is: A*B.
DSP Report: operator reg_r4 is absorbed into DSP reg_r4.
DSP Report: operator reg_r4 is absorbed into DSP reg_r4.
DSP Report: Generating DSP reg_r4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator reg_r4 is absorbed into DSP reg_r4.
DSP Report: operator reg_r4 is absorbed into DSP reg_r4.
DSP Report: Generating DSP reg_r4, operation Mode is: A*B.
DSP Report: operator reg_r4 is absorbed into DSP reg_r4.
DSP Report: operator reg_r4 is absorbed into DSP reg_r4.
DSP Report: Generating DSP reg_r4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator reg_r4 is absorbed into DSP reg_r4.
DSP Report: operator reg_r4 is absorbed into DSP reg_r4.
DSP Report: Generating DSP reg_r4, operation Mode is: A*B.
DSP Report: operator reg_r4 is absorbed into DSP reg_r4.
DSP Report: operator reg_r4 is absorbed into DSP reg_r4.
DSP Report: Generating DSP reg_r4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator reg_r4 is absorbed into DSP reg_r4.
DSP Report: operator reg_r4 is absorbed into DSP reg_r4.
DSP Report: Generating DSP reg_r4, operation Mode is: A*B.
DSP Report: operator reg_r4 is absorbed into DSP reg_r4.
DSP Report: operator reg_r4 is absorbed into DSP reg_r4.
DSP Report: Generating DSP reg_r4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator reg_r4 is absorbed into DSP reg_r4.
DSP Report: operator reg_r4 is absorbed into DSP reg_r4.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 1309.695 ; gain = 697.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+-----------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name      | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|vga_controller_0 | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vga_controller_0 | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vga_controller_0 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vga_controller_0 | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vga_controller_0 | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vga_controller_0 | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vga_controller_0 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vga_controller_0 | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-----------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |clk_wiz_ip_clk_wiz__GC0 |           1|         3|
|2     |muxpart__5_vga          |           1|     11451|
|3     |vga__GCB1               |           1|      2442|
+------+------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 1309.695 ; gain = 697.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:06 ; elapsed = 00:01:07 . Memory (MB): peak = 1309.695 ; gain = 697.602
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |clk_wiz_ip_clk_wiz__GC0 |           1|         3|
|2     |muxpart__5_vga          |           1|     11451|
|3     |vga__GCB1               |           1|      2442|
+------+------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:10 ; elapsed = 00:01:11 . Memory (MB): peak = 1336.562 ; gain = 724.469
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:15 ; elapsed = 00:01:17 . Memory (MB): peak = 1340.656 ; gain = 728.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:15 ; elapsed = 00:01:17 . Memory (MB): peak = 1340.656 ; gain = 728.562
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:16 ; elapsed = 00:01:17 . Memory (MB): peak = 1340.656 ; gain = 728.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:16 ; elapsed = 00:01:17 . Memory (MB): peak = 1340.656 ; gain = 728.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:16 ; elapsed = 00:01:18 . Memory (MB): peak = 1340.656 ; gain = 728.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:17 ; elapsed = 00:01:18 . Memory (MB): peak = 1340.656 ; gain = 728.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     2|
|2     |CARRY4     |   181|
|3     |DSP48E1    |     6|
|4     |LUT1       |    68|
|5     |LUT2       |   621|
|6     |LUT3       |   272|
|7     |LUT4       |   201|
|8     |LUT5       |   556|
|9     |LUT6       |  3689|
|10    |MMCME2_ADV |     1|
|11    |MUXF7      |   384|
|12    |MUXF8      |    54|
|13    |FDRE       |   147|
|14    |IBUF       |     1|
+------+-----------+------+

Report Instance Areas: 
+------+------------+-------------------+------+
|      |Instance    |Module             |Cells |
+------+------------+-------------------+------+
|1     |top         |                   |  6183|
|2     |  inst      |vga                |  6112|
|3     |    clk_wiz |clk_wiz_ip         |     4|
|4     |      inst  |clk_wiz_ip_clk_wiz |     4|
+------+------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:17 ; elapsed = 00:01:18 . Memory (MB): peak = 1340.656 ; gain = 728.562
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:10 ; elapsed = 00:01:16 . Memory (MB): peak = 1340.656 ; gain = 628.457
Synthesis Optimization Complete : Time (s): cpu = 00:01:17 ; elapsed = 00:01:18 . Memory (MB): peak = 1340.656 ; gain = 728.562
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 1340.656 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 626 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'vga_controller_0' is not ideal for floorplanning, since the cellview 'vga' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1340.656 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 26 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:22 ; elapsed = 00:01:24 . Memory (MB): peak = 1340.656 ; gain = 1002.742
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1340.656 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/STOVAG/Desktop/cpu_vga_ip_test/cpu_vga_top/cpu/cpu.runs/vga_controller_0_synth_1/vga_controller_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP vga_controller_0, cache-ID = 5d5286ab2ee1fe4b
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1340.656 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/STOVAG/Desktop/cpu_vga_ip_test/cpu_vga_top/cpu/cpu.runs/vga_controller_0_synth_1/vga_controller_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file vga_controller_0_utilization_synth.rpt -pb vga_controller_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Sep  5 20:46:23 2023...
