// Seed: 1032068238
module module_0 (
    input logic id_0,
    input id_1,
    output wire id_2
);
  assign id_2[1] = 1;
endmodule
