verilog xil_defaultlib "V:/4_VHDL_labo/__OPDRACHTEN/VHDL_C/VHDL-Project_github/BCD_teller_V01/BCD_teller_V01.sim/sim_1/synth/timing/testbench_time_synth.v"
vhdl xil_defaultlib "V:/4_VHDL_labo/__OPDRACHTEN/VHDL_C/VHDL-Project_github/BCD_teller_V01/BCD_teller_V01.srcs/sim_1/new/TB_BCD_Teller.vhd"
