// Seed: 2015170592
module module_0;
  wire id_1, id_2;
  assign module_1.type_23 = 0;
  wire id_3;
endmodule
module module_1 (
    input uwire id_0,
    output uwire id_1,
    id_11,
    output uwire id_2,
    input wor id_3,
    id_12,
    output uwire id_4,
    input uwire id_5,
    input supply0 id_6,
    input tri id_7,
    output tri id_8,
    input supply1 id_9
);
  id_13(
      .id_0(id_0), .id_1(!1), .id_2(), .id_3(id_1 - id_9), .id_4(1'b0)
  ); id_14(
      id_6
  );
  assign #(-1) id_12 = -1'h0;
  assign id_11 = 1;
  module_0 modCall_1 ();
  wire id_15 = 1;
  wor  id_16;
  wire id_17;
  parameter id_18 = id_16;
endmodule
