<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ABGABE LN: HAL_Driver/Inc/stm32f0xx_ll_adc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ABGABE LN
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('stm32f0xx__ll__adc_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">stm32f0xx_ll_adc.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="stm32f0xx__ll__adc_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#ifndef __STM32F0xx_LL_ADC_H</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#define __STM32F0xx_LL_ADC_H</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">/* Includes ------------------------------------------------------------------*/</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="stm32f0xx_8h.html">stm32f0xx.h</a>&quot;</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#if defined (ADC1)</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">/* Private types -------------------------------------------------------------*/</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">/* Private variables ---------------------------------------------------------*/</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">/* Private constants ---------------------------------------------------------*/</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">/* Internal mask for ADC group regular trigger:                               */</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">/* To select into literal LL_ADC_REG_TRIG_x the relevant bits for:            */</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">/* - regular trigger source                                                   */</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">/* - regular trigger edge                                                     */</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#define ADC_REG_TRIG_EXT_EDGE_DEFAULT       (ADC_CFGR1_EXTEN_0) </span><span class="comment">/* Trigger edge set to rising edge (default setting for compatibility with some ADC on other STM32 families having this setting set by HW default value) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">/* Mask containing trigger source masks for each of possible                  */</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">/* trigger edge selection duplicated with shifts [0; 4; 8; 12]                */</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">/* corresponding to {SW start; ext trigger; ext trigger; ext trigger}.        */</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#define ADC_REG_TRIG_SOURCE_MASK            (((LL_ADC_REG_TRIG_SOFTWARE &amp; ADC_CFGR1_EXTSEL) &lt;&lt; (4U * 0U)) | \</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">                                             ((ADC_CFGR1_EXTSEL)                            &lt;&lt; (4U * 1U)) | \</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">                                             ((ADC_CFGR1_EXTSEL)                            &lt;&lt; (4U * 2U)) | \</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">                                             ((ADC_CFGR1_EXTSEL)                            &lt;&lt; (4U * 3U))  )</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment">/* Mask containing trigger edge masks for each of possible                    */</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">/* trigger edge selection duplicated with shifts [0; 4; 8; 12]                */</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">/* corresponding to {SW start; ext trigger; ext trigger; ext trigger}.        */</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#define ADC_REG_TRIG_EDGE_MASK              (((LL_ADC_REG_TRIG_SOFTWARE &amp; ADC_CFGR1_EXTEN) &lt;&lt; (4U * 0U)) | \</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">                                             ((ADC_REG_TRIG_EXT_EDGE_DEFAULT)              &lt;&lt; (4U * 1U)) | \</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">                                             ((ADC_REG_TRIG_EXT_EDGE_DEFAULT)              &lt;&lt; (4U * 2U)) | \</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">                                             ((ADC_REG_TRIG_EXT_EDGE_DEFAULT)              &lt;&lt; (4U * 3U))  )</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">/* Definition of ADC group regular trigger bits information.                  */</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#define ADC_REG_TRIG_EXTSEL_BITOFFSET_POS  ((uint32_t) 6U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_CFGR1_EXTSEL) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#define ADC_REG_TRIG_EXTEN_BITOFFSET_POS   ((uint32_t)10U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_CFGR1_EXTEN) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">/* Internal mask for ADC channel:                                             */</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">/* To select into literal LL_ADC_CHANNEL_x the relevant bits for:             */</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">/* - channel identifier defined by number                                     */</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">/* - channel identifier defined by bitfield                                   */</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">/* - channel differentiation between external channels (connected to          */</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">/*   GPIO pins) and internal channels (connected to internal paths)           */</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_ID_NUMBER_MASK         (ADC_CFGR1_AWDCH)</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_ID_BITFIELD_MASK       (ADC_CHSELR_CHSEL)</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS ((uint32_t)26U)</span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_CHANNEL_ID_NUMBER_MASK) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_ID_MASK                (ADC_CHANNEL_ID_NUMBER_MASK | ADC_CHANNEL_ID_BITFIELD_MASK | ADC_CHANNEL_ID_INTERNAL_CH_MASK)</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment">/* Equivalent mask of ADC_CHANNEL_NUMBER_MASK aligned on register LSB (bit 0) */</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 ((uint32_t)0x0000001FU) </span><span class="comment">/* Equivalent to shift: (ADC_CHANNEL_NUMBER_MASK &gt;&gt; POSITION_VAL(ADC_CHANNEL_NUMBER_MASK)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment">/* Channel differentiation between external and internal channels */</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_ID_INTERNAL_CH         ((uint32_t)0x80000000U) </span><span class="comment">/* Marker of internal channel */</span><span class="preprocessor"></span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_ID_INTERNAL_CH_MASK    (ADC_CHANNEL_ID_INTERNAL_CH)</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">/* Definition of channels ID number information to be inserted into           */</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">/* channels literals definition.                                              */</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_0_NUMBER               ((uint32_t)0x00000000U)</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_1_NUMBER               (                                                                                ADC_CFGR1_AWDCH_0)</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_2_NUMBER               (                                                            ADC_CFGR1_AWDCH_1                    )</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_3_NUMBER               (                                                            ADC_CFGR1_AWDCH_1 | ADC_CFGR1_AWDCH_0)</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_4_NUMBER               (                                        ADC_CFGR1_AWDCH_2                                        )</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_5_NUMBER               (                                        ADC_CFGR1_AWDCH_2                     | ADC_CFGR1_AWDCH_0)</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_6_NUMBER               (                                        ADC_CFGR1_AWDCH_2 | ADC_CFGR1_AWDCH_1                    )</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_7_NUMBER               (                                        ADC_CFGR1_AWDCH_2 | ADC_CFGR1_AWDCH_1 | ADC_CFGR1_AWDCH_0)</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_8_NUMBER               (                    ADC_CFGR1_AWDCH_3                                                            )</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_9_NUMBER               (                    ADC_CFGR1_AWDCH_3                                         | ADC_CFGR1_AWDCH_0)</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_10_NUMBER              (                    ADC_CFGR1_AWDCH_3                     | ADC_CFGR1_AWDCH_1                    )</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_11_NUMBER              (                    ADC_CFGR1_AWDCH_3                     | ADC_CFGR1_AWDCH_1 | ADC_CFGR1_AWDCH_0)</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_12_NUMBER              (                    ADC_CFGR1_AWDCH_3 | ADC_CFGR1_AWDCH_2                                        )</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_13_NUMBER              (                    ADC_CFGR1_AWDCH_3 | ADC_CFGR1_AWDCH_2                     | ADC_CFGR1_AWDCH_0)</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_14_NUMBER              (                    ADC_CFGR1_AWDCH_3 | ADC_CFGR1_AWDCH_2 | ADC_CFGR1_AWDCH_1                    )</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_15_NUMBER              (                    ADC_CFGR1_AWDCH_3 | ADC_CFGR1_AWDCH_2 | ADC_CFGR1_AWDCH_1 | ADC_CFGR1_AWDCH_0)</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_16_NUMBER              (ADC_CFGR1_AWDCH_4                                                                                )</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_17_NUMBER              (ADC_CFGR1_AWDCH_4                                                             | ADC_CFGR1_AWDCH_0)</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_18_NUMBER              (ADC_CFGR1_AWDCH_4                                         | ADC_CFGR1_AWDCH_1                    )</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment">/* Definition of channels ID bitfield information to be inserted into         */</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment">/* channels literals definition.                                              */</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_0_BITFIELD             (ADC_CHSELR_CHSEL0)</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_1_BITFIELD             (ADC_CHSELR_CHSEL1)</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_2_BITFIELD             (ADC_CHSELR_CHSEL2)</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_3_BITFIELD             (ADC_CHSELR_CHSEL3)</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_4_BITFIELD             (ADC_CHSELR_CHSEL4)</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_5_BITFIELD             (ADC_CHSELR_CHSEL5)</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_6_BITFIELD             (ADC_CHSELR_CHSEL6)</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_7_BITFIELD             (ADC_CHSELR_CHSEL7)</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_8_BITFIELD             (ADC_CHSELR_CHSEL8)</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_9_BITFIELD             (ADC_CHSELR_CHSEL9)</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_10_BITFIELD            (ADC_CHSELR_CHSEL10)</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_11_BITFIELD            (ADC_CHSELR_CHSEL11)</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_12_BITFIELD            (ADC_CHSELR_CHSEL12)</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_13_BITFIELD            (ADC_CHSELR_CHSEL13)</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_14_BITFIELD            (ADC_CHSELR_CHSEL14)</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_15_BITFIELD            (ADC_CHSELR_CHSEL15)</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_16_BITFIELD            (ADC_CHSELR_CHSEL16)</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_17_BITFIELD            (ADC_CHSELR_CHSEL17)</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#define ADC_CHANNEL_18_BITFIELD            (ADC_CHSELR_CHSEL18)</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment">/* Internal mask for ADC analog watchdog:                                     */</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment">/* To select into literals LL_ADC_AWD_CHANNELx_xxx the relevant bits for:     */</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment">/* (concatenation of multiple bits used in different analog watchdogs,        */</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment">/* (feature of several watchdogs not available on all STM32 families)).       */</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment">/* - analog watchdog 1: monitored channel defined by number,                  */</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment">/*   selection of ADC group (ADC group regular).                              */</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment">/* Internal register offset for ADC analog watchdog channel configuration */</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">#define ADC_AWD_CR1_REGOFFSET              ((uint32_t)0x00000000U)</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">#define ADC_AWD_CRX_REGOFFSET_MASK         (ADC_AWD_CR1_REGOFFSET)</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">#define ADC_AWD_CR1_CHANNEL_MASK           (ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL)</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">#define ADC_AWD_CR_ALL_CHANNEL_MASK        (ADC_AWD_CR1_CHANNEL_MASK)</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment">/* Internal register offset for ADC analog watchdog threshold configuration */</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">#define ADC_AWD_TR1_REGOFFSET              (ADC_AWD_CR1_REGOFFSET)</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">#define ADC_AWD_TRX_REGOFFSET_MASK         (ADC_AWD_TR1_REGOFFSET)</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment">/* ADC registers bits positions */</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">#define ADC_CFGR1_RES_BITOFFSET_POS        ((uint32_t) 3U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_CFGR1_RES) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">#define ADC_CFGR1_AWDSGL_BITOFFSET_POS     ((uint32_t)22U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_CFGR1_AWDSGL) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">#define ADC_TR_HT_BITOFFSET_POS            ((uint32_t)16U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_TR_HT) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL0_BITOFFSET_POS    ((uint32_t) 0U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_CHSELR_CHSEL0) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL1_BITOFFSET_POS    ((uint32_t) 1U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_CHSELR_CHSEL1) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL2_BITOFFSET_POS    ((uint32_t) 2U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_CHSELR_CHSEL2) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL3_BITOFFSET_POS    ((uint32_t) 3U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_CHSELR_CHSEL3) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL4_BITOFFSET_POS    ((uint32_t) 4U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_CHSELR_CHSEL4) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL5_BITOFFSET_POS    ((uint32_t) 5U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_CHSELR_CHSEL5) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL6_BITOFFSET_POS    ((uint32_t) 6U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_CHSELR_CHSEL6) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL7_BITOFFSET_POS    ((uint32_t) 7U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_CHSELR_CHSEL7) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL8_BITOFFSET_POS    ((uint32_t) 8U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_CHSELR_CHSEL8) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL9_BITOFFSET_POS    ((uint32_t) 9U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_CHSELR_CHSEL9) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL10_BITOFFSET_POS   ((uint32_t)10U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_CHSELR_CHSEL10) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL11_BITOFFSET_POS   ((uint32_t)11U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_CHSELR_CHSEL11) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL12_BITOFFSET_POS   ((uint32_t)12U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_CHSELR_CHSEL12) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL13_BITOFFSET_POS   ((uint32_t)13U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_CHSELR_CHSEL13) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL14_BITOFFSET_POS   ((uint32_t)14U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_CHSELR_CHSEL14) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL15_BITOFFSET_POS   ((uint32_t)15U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_CHSELR_CHSEL15) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL16_BITOFFSET_POS   ((uint32_t)16U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_CHSELR_CHSEL16) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL17_BITOFFSET_POS   ((uint32_t)17U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_CHSELR_CHSEL17) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL18_BITOFFSET_POS   ((uint32_t)18U) </span><span class="comment">/* Value equivalent to POSITION_VAL(ADC_CHSELR_CHSEL18) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment">/* ADC registers bits groups */</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">#define ADC_CR_BITS_PROPERTY_RS            (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN) </span><span class="comment">/* ADC register CR bits with HW property &quot;rs&quot;: Software can read as well as set this bit. Writing &#39;0&#39; has no effect on the bit value. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment">/* ADC internal channels related definitions */</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment">/* Internal voltage reference VrefInt */</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor">#define VREFINT_CAL_ADDR                   ((uint16_t*) ((uint32_t)0x1FFFF7BAU)) </span><span class="comment">/* Internal voltage reference, address of parameter VREFINT_CAL: VrefInt ADC raw data acquired at temperature 30 DegC (tolerance: +-5 DegC), Vref+ = 3.3 V (tolerance: +-10 mV). */</span><span class="preprocessor"></span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor">#define VREFINT_CAL_VREF                   ((uint32_t) 3300U)                    </span><span class="comment">/* Analog voltage reference (Vref+) value with which temperature sensor has been calibrated in production (tolerance: +-10 mV) (unit: mV). */</span><span class="preprocessor"></span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment">/* Temperature sensor */</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">#define TEMPSENSOR_CAL1_ADDR               ((uint16_t*) ((uint32_t)0x1FFFF7B8U)) </span><span class="comment">/* Internal temperature sensor, address of parameter TS_CAL1: On STM32F0, temperature sensor ADC raw data acquired at temperature  30 DegC (tolerance: +-5 DegC), Vref+ = 3.3 V (tolerance: +-10 mV). */</span><span class="preprocessor"></span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor">#define TEMPSENSOR_CAL2_ADDR               ((uint16_t*) ((uint32_t)0x1FFFF7C2U)) </span><span class="comment">/* Internal temperature sensor, address of parameter TS_CAL2: On STM32F0, temperature sensor ADC raw data acquired at temperature 110 DegC (tolerance: +-5 DegC), Vref+ = 3.3 V (tolerance: +-10 mV). */</span><span class="preprocessor"></span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor">#define TEMPSENSOR_CAL1_TEMP               (( int32_t)   30)                     </span><span class="comment">/* Internal temperature sensor, temperature at which temperature sensor has been calibrated in production for data into TEMPSENSOR_CAL1_ADDR (tolerance: +-5 DegC) (unit: DegC). */</span><span class="preprocessor"></span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">#define TEMPSENSOR_CAL2_TEMP               (( int32_t)  110)                     </span><span class="comment">/* Internal temperature sensor, temperature at which temperature sensor has been calibrated in production for data into TEMPSENSOR_CAL2_ADDR (tolerance: +-5 DegC) (unit: DegC). */</span><span class="preprocessor"></span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor">#define TEMPSENSOR_CAL_VREFANALOG          ((uint32_t) 3300U)                    </span><span class="comment">/* Analog voltage reference (Vref+) voltage with which temperature sensor has been calibrated in production (+-10 mV) (unit: mV). */</span><span class="preprocessor"></span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">#if  defined(USE_FULL_LL_DRIVER)</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment">/* Private macros ------------------------------------------------------------*/</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment">/* Exported types ------------------------------------------------------------*/</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;{</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;  uint32_t Clock;                       </div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;  uint32_t Resolution;                  </div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;  uint32_t DataAlignment;               </div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;  uint32_t LowPowerMode;                </div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;} LL_ADC_InitTypeDef;</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;{</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;  uint32_t TriggerSource;               </div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;  uint32_t SequencerDiscont;            </div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;  uint32_t ContinuousMode;              </div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;  uint32_t DMATransfer;                 </div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;  uint32_t Overrun;                     </div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;} LL_ADC_REG_InitTypeDef;</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="comment">/* Exported constants --------------------------------------------------------*/</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor">#define LL_ADC_FLAG_ADRDY                  ADC_ISR_ADRDY      </span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor">#define LL_ADC_FLAG_EOC                    ADC_ISR_EOC        </span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor">#define LL_ADC_FLAG_EOS                    ADC_ISR_EOS        </span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor">#define LL_ADC_FLAG_OVR                    ADC_ISR_OVR        </span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor">#define LL_ADC_FLAG_EOSMP                  ADC_ISR_EOSMP      </span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor">#define LL_ADC_FLAG_AWD1                   ADC_ISR_AWD        </span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="preprocessor">#define LL_ADC_IT_ADRDY                    ADC_IER_ADRDYIE    </span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="preprocessor">#define LL_ADC_IT_EOC                      ADC_IER_EOCIE      </span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor">#define LL_ADC_IT_EOS                      ADC_IER_EOSIE      </span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="preprocessor">#define LL_ADC_IT_OVR                      ADC_IER_OVRIE      </span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor">#define LL_ADC_IT_EOSMP                    ADC_IER_EOSMPIE    </span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor">#define LL_ADC_IT_AWD1                     ADC_IER_AWDIE      </span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor"></span><span class="comment">/* List of ADC registers intended to be used (most commonly) with             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="comment">/* DMA transfer.                                                              */</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="comment">/* Refer to function @ref LL_ADC_DMA_GetRegAddr().                            */</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="preprocessor">#define LL_ADC_DMA_REG_REGULAR_DATA          ((uint32_t)0x00000000U) </span><span class="comment">/* ADC group regular conversion data register (corresponding to register DR) to be used with ADC configured in independent mode. Without DMA transfer, register accessed by LL function @ref LL_ADC_REG_ReadConversionData32() and other functions @ref LL_ADC_REG_ReadConversionDatax() */</span><span class="preprocessor"></span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="comment">/* Note: Other measurement paths to internal channels may be available        */</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="comment">/*       (connections to other peripherals).                                  */</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="comment">/*       If they are not listed below, they do not require any specific       */</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="comment">/*       path enable. In this case, Access to measurement path is done        */</span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="comment">/*       only by selecting the corresponding ADC internal channel.            */</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="preprocessor">#define LL_ADC_PATH_INTERNAL_NONE          ((uint32_t)0x00000000U)</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="preprocessor">#define LL_ADC_PATH_INTERNAL_VREFINT       (ADC_CCR_VREFEN)       </span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="preprocessor">#define LL_ADC_PATH_INTERNAL_TEMPSENSOR    (ADC_CCR_TSEN)         </span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="preprocessor">#if defined(ADC_CCR_VBATEN)</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="preprocessor">#define LL_ADC_PATH_INTERNAL_VBAT          (ADC_CCR_VBATEN)       </span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="preprocessor">#define LL_ADC_CLOCK_SYNC_PCLK_DIV4        (ADC_CFGR2_CKMODE_1)                                  </span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="preprocessor">#define LL_ADC_CLOCK_SYNC_PCLK_DIV2        (ADC_CFGR2_CKMODE_0)                                  </span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="preprocessor">#define LL_ADC_CLOCK_ASYNC                 ((uint32_t)0x00000000U)                               </span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="preprocessor">#define LL_ADC_RESOLUTION_12B              ((uint32_t)0x00000000U)             </span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor">#define LL_ADC_RESOLUTION_10B              (                  ADC_CFGR1_RES_0) </span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="preprocessor">#define LL_ADC_RESOLUTION_8B               (ADC_CFGR1_RES_1                  ) </span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="preprocessor">#define LL_ADC_RESOLUTION_6B               (ADC_CFGR1_RES_1 | ADC_CFGR1_RES_0) </span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="preprocessor">#define LL_ADC_DATA_ALIGN_RIGHT            ((uint32_t)0x00000000U)</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="preprocessor">#define LL_ADC_DATA_ALIGN_LEFT             (ADC_CFGR1_ALIGN)      </span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="preprocessor">#define LL_ADC_LP_MODE_NONE                ((uint32_t)0x00000000U)             </span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="preprocessor">#define LL_ADC_LP_AUTOWAIT                 (ADC_CFGR1_WAIT)                    </span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="preprocessor">#define LL_ADC_LP_AUTOPOWEROFF             (ADC_CFGR1_AUTOFF)                  </span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="preprocessor">#define LL_ADC_LP_AUTOWAIT_AUTOPOWEROFF    (ADC_CFGR1_WAIT | ADC_CFGR1_AUTOFF) </span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="preprocessor">#define LL_ADC_GROUP_REGULAR               ((uint32_t)0x00000001U) </span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="preprocessor">#define LL_ADC_CHANNEL_0                   (ADC_CHANNEL_0_NUMBER  | ADC_CHANNEL_0_BITFIELD ) </span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="preprocessor">#define LL_ADC_CHANNEL_1                   (ADC_CHANNEL_1_NUMBER  | ADC_CHANNEL_1_BITFIELD ) </span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="preprocessor">#define LL_ADC_CHANNEL_2                   (ADC_CHANNEL_2_NUMBER  | ADC_CHANNEL_2_BITFIELD ) </span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="preprocessor">#define LL_ADC_CHANNEL_3                   (ADC_CHANNEL_3_NUMBER  | ADC_CHANNEL_3_BITFIELD ) </span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="preprocessor">#define LL_ADC_CHANNEL_4                   (ADC_CHANNEL_4_NUMBER  | ADC_CHANNEL_4_BITFIELD ) </span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="preprocessor">#define LL_ADC_CHANNEL_5                   (ADC_CHANNEL_5_NUMBER  | ADC_CHANNEL_5_BITFIELD ) </span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor">#define LL_ADC_CHANNEL_6                   (ADC_CHANNEL_6_NUMBER  | ADC_CHANNEL_6_BITFIELD ) </span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="preprocessor">#define LL_ADC_CHANNEL_7                   (ADC_CHANNEL_7_NUMBER  | ADC_CHANNEL_7_BITFIELD ) </span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="preprocessor">#define LL_ADC_CHANNEL_8                   (ADC_CHANNEL_8_NUMBER  | ADC_CHANNEL_8_BITFIELD ) </span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="preprocessor">#define LL_ADC_CHANNEL_9                   (ADC_CHANNEL_9_NUMBER  | ADC_CHANNEL_9_BITFIELD ) </span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="preprocessor">#define LL_ADC_CHANNEL_10                  (ADC_CHANNEL_10_NUMBER | ADC_CHANNEL_10_BITFIELD) </span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="preprocessor">#define LL_ADC_CHANNEL_11                  (ADC_CHANNEL_11_NUMBER | ADC_CHANNEL_11_BITFIELD) </span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="preprocessor">#define LL_ADC_CHANNEL_12                  (ADC_CHANNEL_12_NUMBER | ADC_CHANNEL_12_BITFIELD) </span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="preprocessor">#define LL_ADC_CHANNEL_13                  (ADC_CHANNEL_13_NUMBER | ADC_CHANNEL_13_BITFIELD) </span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="preprocessor">#define LL_ADC_CHANNEL_14                  (ADC_CHANNEL_14_NUMBER | ADC_CHANNEL_14_BITFIELD) </span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="preprocessor">#define LL_ADC_CHANNEL_15                  (ADC_CHANNEL_15_NUMBER | ADC_CHANNEL_15_BITFIELD) </span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="preprocessor">#define LL_ADC_CHANNEL_16                  (ADC_CHANNEL_16_NUMBER | ADC_CHANNEL_16_BITFIELD) </span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="preprocessor">#define LL_ADC_CHANNEL_17                  (ADC_CHANNEL_17_NUMBER | ADC_CHANNEL_17_BITFIELD) </span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="preprocessor">#define LL_ADC_CHANNEL_VREFINT             (LL_ADC_CHANNEL_17 | ADC_CHANNEL_ID_INTERNAL_CH)  </span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="preprocessor">#define LL_ADC_CHANNEL_TEMPSENSOR          (LL_ADC_CHANNEL_16 | ADC_CHANNEL_ID_INTERNAL_CH)  </span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="preprocessor">#if defined(ADC_CCR_VBATEN)</span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="preprocessor">#define LL_ADC_CHANNEL_18                  (ADC_CHANNEL_18_NUMBER | ADC_CHANNEL_18_BITFIELD) </span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="preprocessor">#define LL_ADC_CHANNEL_VBAT                (LL_ADC_CHANNEL_18 | ADC_CHANNEL_ID_INTERNAL_CH)  </span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="preprocessor">#define LL_ADC_REG_TRIG_SOFTWARE           ((uint32_t)0x00000000U)                                                   </span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM1_TRGO      (ADC_REG_TRIG_EXT_EDGE_DEFAULT)                                           </span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM1_CH4       (ADC_CFGR1_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)                      </span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM2_TRGO      (ADC_CFGR1_EXTSEL_1 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)                      </span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM3_TRGO      (ADC_CFGR1_EXTSEL_1 | ADC_CFGR1_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT) </span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_TIM15_TRGO     (ADC_CFGR1_EXTSEL_2 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)                      </span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_RISING         (                    ADC_CFGR1_EXTEN_0) </span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_FALLING        (ADC_CFGR1_EXTEN_1                    ) </span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="preprocessor">#define LL_ADC_REG_TRIG_EXT_RISINGFALLING  (ADC_CFGR1_EXTEN_1 | ADC_CFGR1_EXTEN_0) </span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="preprocessor">#define LL_ADC_REG_CONV_SINGLE             ((uint32_t)0x00000000U) </span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="preprocessor">#define LL_ADC_REG_CONV_CONTINUOUS         (ADC_CFGR1_CONT)        </span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="preprocessor">#define LL_ADC_REG_DMA_TRANSFER_NONE       ((uint32_t)0x00000000U)              </span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="preprocessor">#define LL_ADC_REG_DMA_TRANSFER_LIMITED    (                   ADC_CFGR1_DMAEN) </span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="preprocessor">#define LL_ADC_REG_DMA_TRANSFER_UNLIMITED  (ADC_CFGR1_DMACFG | ADC_CFGR1_DMAEN) </span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="preprocessor">#define LL_ADC_REG_OVR_DATA_PRESERVED      ((uint32_t)0x00000000U)</span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="preprocessor">#define LL_ADC_REG_OVR_DATA_OVERWRITTEN    (ADC_CFGR1_OVRMOD)     </span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_DIR_FORWARD    ((uint32_t)0x00000000U)</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="preprocessor">#define LL_ADC_REG_SEQ_SCAN_DIR_BACKWARD   (ADC_CFGR1_SCANDIR)    </span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="preprocessor">#define LL_ADC_REG_SEQ_DISCONT_DISABLE     ((uint32_t)0x00000000U)                                                          </span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="preprocessor">#define LL_ADC_REG_SEQ_DISCONT_1RANK       (ADC_CFGR1_DISCEN)                                                               </span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="preprocessor">#define LL_ADC_SAMPLINGTIME_1CYCLE_5       ((uint32_t)0x00000000U)                               </span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="preprocessor">#define LL_ADC_SAMPLINGTIME_7CYCLES_5      (ADC_SMPR_SMP_0)                                      </span></div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="preprocessor">#define LL_ADC_SAMPLINGTIME_13CYCLES_5     (ADC_SMPR_SMP_1)                                      </span></div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="preprocessor">#define LL_ADC_SAMPLINGTIME_28CYCLES_5     (ADC_SMPR_SMP_1 | ADC_SMPR_SMP_0)                     </span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="preprocessor">#define LL_ADC_SAMPLINGTIME_41CYCLES_5     (ADC_SMPR_SMP_2)                                      </span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="preprocessor">#define LL_ADC_SAMPLINGTIME_55CYCLES_5     (ADC_SMPR_SMP_2 | ADC_SMPR_SMP_0)                     </span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="preprocessor">#define LL_ADC_SAMPLINGTIME_71CYCLES_5     (ADC_SMPR_SMP_2 | ADC_SMPR_SMP_1)                     </span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="preprocessor">#define LL_ADC_SAMPLINGTIME_239CYCLES_5    (ADC_SMPR_SMP_2 | ADC_SMPR_SMP_1 | ADC_SMPR_SMP_0)    </span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="preprocessor">#define LL_ADC_AWD1                        (ADC_AWD_CR1_CHANNEL_MASK  | ADC_AWD_CR1_REGOFFSET) </span></div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_DISABLE                 ((uint32_t)0x00000000U)                                                                    </span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_ALL_CHANNELS_REG        (                                                    ADC_CFGR1_AWDEN                   )   </span></div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_0_REG           ((LL_ADC_CHANNEL_0  &amp; ADC_CHANNEL_ID_MASK)         | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL)   </span></div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_1_REG           ((LL_ADC_CHANNEL_1  &amp; ADC_CHANNEL_ID_MASK)         | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL)   </span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_2_REG           ((LL_ADC_CHANNEL_2  &amp; ADC_CHANNEL_ID_MASK)         | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL)   </span></div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_3_REG           ((LL_ADC_CHANNEL_3  &amp; ADC_CHANNEL_ID_MASK)         | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL)   </span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_4_REG           ((LL_ADC_CHANNEL_4  &amp; ADC_CHANNEL_ID_MASK)         | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL)   </span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_5_REG           ((LL_ADC_CHANNEL_5  &amp; ADC_CHANNEL_ID_MASK)         | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL)   </span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_6_REG           ((LL_ADC_CHANNEL_6  &amp; ADC_CHANNEL_ID_MASK)         | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL)   </span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_7_REG           ((LL_ADC_CHANNEL_7  &amp; ADC_CHANNEL_ID_MASK)         | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL)   </span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_8_REG           ((LL_ADC_CHANNEL_8  &amp; ADC_CHANNEL_ID_MASK)         | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL)   </span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_9_REG           ((LL_ADC_CHANNEL_9  &amp; ADC_CHANNEL_ID_MASK)         | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL)   </span></div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_10_REG          ((LL_ADC_CHANNEL_10 &amp; ADC_CHANNEL_ID_MASK)         | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL)   </span></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_11_REG          ((LL_ADC_CHANNEL_11 &amp; ADC_CHANNEL_ID_MASK)         | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL)   </span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_12_REG          ((LL_ADC_CHANNEL_12 &amp; ADC_CHANNEL_ID_MASK)         | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL)   </span></div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_13_REG          ((LL_ADC_CHANNEL_13 &amp; ADC_CHANNEL_ID_MASK)         | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL)   </span></div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_14_REG          ((LL_ADC_CHANNEL_14 &amp; ADC_CHANNEL_ID_MASK)         | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL)   </span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_15_REG          ((LL_ADC_CHANNEL_15 &amp; ADC_CHANNEL_ID_MASK)         | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL)   </span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_16_REG          ((LL_ADC_CHANNEL_16 &amp; ADC_CHANNEL_ID_MASK)         | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL)   </span></div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_17_REG          ((LL_ADC_CHANNEL_17 &amp; ADC_CHANNEL_ID_MASK)         | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL)   </span></div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CH_VREFINT_REG          ((LL_ADC_CHANNEL_VREFINT    &amp; ADC_CHANNEL_ID_MASK) | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL)   </span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CH_TEMPSENSOR_REG       ((LL_ADC_CHANNEL_TEMPSENSOR &amp; ADC_CHANNEL_ID_MASK) | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL)   </span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="preprocessor">#if defined(ADC_CCR_VBATEN)</span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CHANNEL_18_REG          ((LL_ADC_CHANNEL_18 &amp; ADC_CHANNEL_ID_MASK)         | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL)   </span></div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_CH_VBAT_REG             ((LL_ADC_CHANNEL_VBAT       &amp; ADC_CHANNEL_ID_MASK) | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL)   </span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_THRESHOLD_HIGH          (ADC_TR_HT            )     </span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_THRESHOLD_LOW           (            ADC_TR_LT)     </span></div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="preprocessor">#define LL_ADC_AWD_THRESHOLDS_HIGH_LOW     (ADC_TR_HT | ADC_TR_LT)     </span></div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="preprocessor"></span><span class="comment">/* Note: Only ADC IP HW delays are defined in ADC LL driver driver,           */</span><span class="preprocessor"></span></div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="comment">/*       not timeout values.                                                  */</span></div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="comment">/*       Timeout values for ADC operations are dependent to device clock      */</span></div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="comment">/*       configuration (system clock versus ADC clock),                       */</span></div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="comment">/*       and therefore must be defined in user application.                   */</span></div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="comment">/*       Indications for estimation of ADC timeout delays, for this           */</span></div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="comment">/*       STM32 serie:                                                         */</span></div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="comment">/*       - ADC calibration time: maximum delay is 83/fADC.                    */</span></div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="comment">/*         (refer to device datasheet, parameter &quot;tCAL&quot;)                      */</span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="comment">/*       - ADC enable time: maximum delay is 1 conversion cycle.              */</span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="comment">/*         (refer to device datasheet, parameter &quot;tSTAB&quot;)                     */</span></div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="comment">/*       - ADC disable time: maximum delay should be a few ADC clock cycles   */</span></div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="comment">/*       - ADC stop conversion time: maximum delay should be a few ADC clock  */</span></div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="comment">/*         cycles                                                             */</span></div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="comment">/*       - ADC conversion time: duration depending on ADC clock and ADC       */</span></div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="comment">/*         configuration.                                                     */</span></div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="comment">/*         (refer to device reference manual, section &quot;Timing&quot;)               */</span></div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="comment">/* Delay for internal voltage reference stabilization time.                   */</span></div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="comment">/* Delay set to maximum value (refer to device datasheet,                     */</span></div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="comment">/* parameter &quot;tSTART&quot;).                                                       */</span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="comment">/* Unit: us                                                                   */</span></div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="preprocessor">#define LL_ADC_DELAY_VREFINT_STAB_US       ((uint32_t)  10U)  </span></div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="preprocessor"></span><span class="comment">/* Delay for temperature sensor stabilization time.                           */</span><span class="preprocessor"></span></div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="comment">/* Literal set to maximum value (refer to device datasheet,                   */</span></div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="comment">/* parameter &quot;tSTART&quot;).                                                       */</span></div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="comment">/* Unit: us                                                                   */</span></div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="preprocessor">#define LL_ADC_DELAY_TEMPSENSOR_STAB_US    ((uint32_t)  10U)  </span></div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="preprocessor"></span><span class="comment">/* Delay required between ADC end of calibration and ADC enable.              */</span><span class="preprocessor"></span></div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="comment">/* Note: On this STM32 serie, a minimum number of ADC clock cycles            */</span></div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="comment">/*       are required between ADC end of calibration and ADC enable.          */</span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="comment">/*       Wait time can be computed in user application by waiting for the     */</span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="comment">/*       equivalent number of CPU cycles, by taking into account              */</span></div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="comment">/*       ratio of CPU clock versus ADC clock prescalers.                      */</span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="comment">/* Unit: ADC clock cycles.                                                    */</span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="preprocessor">#define LL_ADC_DELAY_CALIB_ENABLE_ADC_CYCLES ((uint32_t) 2U)  </span></div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="preprocessor"></span><span class="comment">/* Exported macro ------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="preprocessor">#define LL_ADC_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__-&gt;__REG__, (__VALUE__))</span></div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="preprocessor">#define LL_ADC_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__-&gt;__REG__)</span></div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="preprocessor">#define __LL_ADC_CHANNEL_TO_DECIMAL_NB(__CHANNEL__)                                                               \</span></div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="preprocessor">  ((((__CHANNEL__) &amp; ADC_CHANNEL_ID_BITFIELD_MASK) == 0U)                                                         \</span></div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="preprocessor">    ? (                                                                                                           \</span></div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="preprocessor">       ((__CHANNEL__) &amp; ADC_CHANNEL_ID_NUMBER_MASK) &gt;&gt; ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS                        \</span></div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="preprocessor">      )                                                                                                           \</span></div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="preprocessor">      :                                                                                                           \</span></div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="preprocessor">      (                                                                                                           \</span></div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="preprocessor">       (((__CHANNEL__) &amp; ADC_CHSELR_CHSEL0) == ADC_CHSELR_CHSEL0) ? (0U) :                                        \</span></div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="preprocessor">        (                                                                                                         \</span></div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="preprocessor">         (((__CHANNEL__) &amp; ADC_CHSELR_CHSEL1) == ADC_CHSELR_CHSEL1) ? (1U) :                                      \</span></div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="preprocessor">          (                                                                                                       \</span></div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="preprocessor">           (((__CHANNEL__) &amp; ADC_CHSELR_CHSEL2) == ADC_CHSELR_CHSEL2) ? (2U) :                                    \</span></div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="preprocessor">            (                                                                                                     \</span></div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="preprocessor">             (((__CHANNEL__) &amp; ADC_CHSELR_CHSEL3) == ADC_CHSELR_CHSEL3) ? (3U) :                                  \</span></div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="preprocessor">              (                                                                                                   \</span></div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="preprocessor">               (((__CHANNEL__) &amp; ADC_CHSELR_CHSEL4) == ADC_CHSELR_CHSEL4) ? (4U) :                                \</span></div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="preprocessor">                (                                                                                                 \</span></div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="preprocessor">                 (((__CHANNEL__) &amp; ADC_CHSELR_CHSEL5) == ADC_CHSELR_CHSEL5) ? (5U) :                              \</span></div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="preprocessor">                  (                                                                                               \</span></div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="preprocessor">                   (((__CHANNEL__) &amp; ADC_CHSELR_CHSEL6) == ADC_CHSELR_CHSEL6) ? (6U) :                            \</span></div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="preprocessor">                    (                                                                                             \</span></div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="preprocessor">                     (((__CHANNEL__) &amp; ADC_CHSELR_CHSEL7) == ADC_CHSELR_CHSEL7) ? (7U) :                          \</span></div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="preprocessor">                      (                                                                                           \</span></div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="preprocessor">                       (((__CHANNEL__) &amp; ADC_CHSELR_CHSEL8) == ADC_CHSELR_CHSEL8) ? (8U) :                        \</span></div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="preprocessor">                        (                                                                                         \</span></div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="preprocessor">                         (((__CHANNEL__) &amp; ADC_CHSELR_CHSEL9) == ADC_CHSELR_CHSEL9) ? (9U) :                      \</span></div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="preprocessor">                          (                                                                                       \</span></div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="preprocessor">                           (((__CHANNEL__) &amp; ADC_CHSELR_CHSEL10) == ADC_CHSELR_CHSEL10) ? (10U) :                 \</span></div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="preprocessor">                            (                                                                                     \</span></div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="preprocessor">                             (((__CHANNEL__) &amp; ADC_CHSELR_CHSEL11) == ADC_CHSELR_CHSEL11) ? (11U) :               \</span></div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="preprocessor">                              (                                                                                   \</span></div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="preprocessor">                               (((__CHANNEL__) &amp; ADC_CHSELR_CHSEL12) == ADC_CHSELR_CHSEL12) ? (12U) :             \</span></div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="preprocessor">                                (                                                                                 \</span></div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;<span class="preprocessor">                                 (((__CHANNEL__) &amp; ADC_CHSELR_CHSEL13) == ADC_CHSELR_CHSEL13) ? (13U) :           \</span></div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="preprocessor">                                  (                                                                               \</span></div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="preprocessor">                                   (((__CHANNEL__) &amp; ADC_CHSELR_CHSEL14) == ADC_CHSELR_CHSEL14) ? (14U) :         \</span></div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="preprocessor">                                    (                                                                             \</span></div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="preprocessor">                                     (((__CHANNEL__) &amp; ADC_CHSELR_CHSEL15) == ADC_CHSELR_CHSEL15) ? (15U) :       \</span></div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="preprocessor">                                      (                                                                           \</span></div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="preprocessor">                                       (((__CHANNEL__) &amp; ADC_CHSELR_CHSEL16) == ADC_CHSELR_CHSEL16) ? (16U) :     \</span></div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="preprocessor">                                        (                                                                         \</span></div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="preprocessor">                                         (((__CHANNEL__) &amp; ADC_CHSELR_CHSEL17) == ADC_CHSELR_CHSEL17) ? (17U) :   \</span></div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="preprocessor">                                          (                                                                       \</span></div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="preprocessor">                                           (((__CHANNEL__) &amp; ADC_CHSELR_CHSEL18) == ADC_CHSELR_CHSEL18) ? (18U) : \</span></div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="preprocessor">                                            (0U)                                                                   \</span></div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;<span class="preprocessor">                                          )                                                                       \</span></div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="preprocessor">                                        )                                                                         \</span></div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="preprocessor">                                      )                                                                           \</span></div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="preprocessor">                                    )                                                                             \</span></div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="preprocessor">                                  )                                                                               \</span></div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="preprocessor">                                )                                                                                 \</span></div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="preprocessor">                              )                                                                                   \</span></div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="preprocessor">                            )                                                                                     \</span></div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="preprocessor">                          )                                                                                       \</span></div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<span class="preprocessor">                        )                                                                                         \</span></div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="preprocessor">                      )                                                                                           \</span></div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="preprocessor">                    )                                                                                             \</span></div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="preprocessor">                  )                                                                                               \</span></div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="preprocessor">                )                                                                                                 \</span></div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="preprocessor">              )                                                                                                   \</span></div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<span class="preprocessor">            )                                                                                                     \</span></div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="preprocessor">          )                                                                                                       \</span></div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="preprocessor">        )                                                                                                         \</span></div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="preprocessor">      )                                                                                                           \</span></div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="preprocessor">  )</span></div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;</div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="preprocessor">#define __LL_ADC_DECIMAL_NB_TO_CHANNEL(__DECIMAL_NB__)                         \</span></div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<span class="preprocessor">  (                                                                            \</span></div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;<span class="preprocessor">   ((__DECIMAL_NB__) &lt;&lt; ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) |                 \</span></div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="preprocessor">   (ADC_CHSELR_CHSEL0 &lt;&lt; (__DECIMAL_NB__))                                     \</span></div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;<span class="preprocessor">  )</span></div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;</div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;<span class="preprocessor">#define __LL_ADC_IS_CHANNEL_INTERNAL(__CHANNEL__)                              \</span></div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;<span class="preprocessor">  (((__CHANNEL__) &amp; ADC_CHANNEL_ID_INTERNAL_CH_MASK) != 0U)</span></div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;</div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;<span class="preprocessor">#define __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL(__CHANNEL__)                     \</span></div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;<span class="preprocessor">  ((__CHANNEL__) &amp; ~ADC_CHANNEL_ID_INTERNAL_CH_MASK)</span></div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;</div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;<span class="preprocessor">#if defined(ADC_CCR_VBATEN)</span></div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;<span class="preprocessor">#define __LL_ADC_IS_CHANNEL_INTERNAL_AVAILABLE(__ADC_INSTANCE__, __CHANNEL__)  \</span></div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;<span class="preprocessor">  (                                                                            \</span></div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;<span class="preprocessor">    ((__CHANNEL__) == LL_ADC_CHANNEL_VREFINT)    ||                            \</span></div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;<span class="preprocessor">    ((__CHANNEL__) == LL_ADC_CHANNEL_TEMPSENSOR) ||                            \</span></div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="preprocessor">    ((__CHANNEL__) == LL_ADC_CHANNEL_VBAT)                                     \</span></div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="preprocessor">  )</span></div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;<span class="preprocessor">#define __LL_ADC_IS_CHANNEL_INTERNAL_AVAILABLE(__ADC_INSTANCE__, __CHANNEL__)  \</span></div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="preprocessor">  (                                                                            \</span></div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;<span class="preprocessor">    ((__CHANNEL__) == LL_ADC_CHANNEL_VREFINT)    ||                            \</span></div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="preprocessor">    ((__CHANNEL__) == LL_ADC_CHANNEL_TEMPSENSOR)                               \</span></div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;<span class="preprocessor">  )</span></div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;</div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;<span class="preprocessor">#define __LL_ADC_ANALOGWD_CHANNEL_GROUP(__CHANNEL__, __GROUP__)                                           \</span></div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;<span class="preprocessor">  (((__CHANNEL__) &amp; ADC_CHANNEL_ID_MASK) | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL)</span></div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;</div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;<span class="preprocessor">#define __LL_ADC_ANALOGWD_SET_THRESHOLD_RESOLUTION(__ADC_RESOLUTION__, __AWD_THRESHOLD__) \</span></div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;<span class="preprocessor">  ((__AWD_THRESHOLD__) &lt;&lt; ((__ADC_RESOLUTION__) &gt;&gt; (ADC_CFGR1_RES_BITOFFSET_POS - 1U )))</span></div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;</div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;<span class="preprocessor">#define __LL_ADC_ANALOGWD_GET_THRESHOLD_RESOLUTION(__ADC_RESOLUTION__, __AWD_THRESHOLD_12_BITS__) \</span></div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;<span class="preprocessor">  ((__AWD_THRESHOLD_12_BITS__) &gt;&gt; ((__ADC_RESOLUTION__) &gt;&gt; (ADC_CFGR1_RES_BITOFFSET_POS - 1U )))</span></div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;</div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;<span class="preprocessor">#define __LL_ADC_ANALOGWD_THRESHOLDS_HIGH_LOW(__AWD_THRESHOLD_TYPE__, __AWD_THRESHOLDS__) \</span></div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;<span class="preprocessor">  (((__AWD_THRESHOLD_TYPE__) == LL_ADC_AWD_THRESHOLD_LOW)                                 \</span></div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;<span class="preprocessor">    ? (                                                                                   \</span></div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;<span class="preprocessor">       (__AWD_THRESHOLDS__) &amp; LL_ADC_AWD_THRESHOLD_LOW                                    \</span></div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;<span class="preprocessor">      )                                                                                   \</span></div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;<span class="preprocessor">      :                                                                                   \</span></div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;<span class="preprocessor">      (                                                                                   \</span></div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;<span class="preprocessor">       ((__AWD_THRESHOLDS__) &gt;&gt; ADC_TR_HT_BITOFFSET_POS) &amp; LL_ADC_AWD_THRESHOLD_LOW       \</span></div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;<span class="preprocessor">      )                                                                                   \</span></div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;<span class="preprocessor">  )</span></div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;</div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;<span class="preprocessor">#define __LL_ADC_COMMON_INSTANCE(__ADCx__)                                     \</span></div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;<span class="preprocessor">  (ADC1_COMMON)</span></div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;</div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;<span class="preprocessor">#define __LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__ADCXY_COMMON__)              \</span></div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;<span class="preprocessor">  LL_ADC_IsEnabled(ADC1)</span></div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;</div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;<span class="preprocessor">#define __LL_ADC_DIGITAL_SCALE(__ADC_RESOLUTION__)                             \</span></div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;<span class="preprocessor">  (((uint32_t)0xFFFU) &gt;&gt; ((__ADC_RESOLUTION__) &gt;&gt; (ADC_CFGR1_RES_BITOFFSET_POS - 1U)))</span></div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;</div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;<span class="preprocessor">#define __LL_ADC_CONVERT_DATA_RESOLUTION(__DATA__, __ADC_RESOLUTION_CURRENT__, __ADC_RESOLUTION_TARGET__) \</span></div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;<span class="preprocessor">  (((__DATA__)                                                                 \</span></div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;<span class="preprocessor">    &lt;&lt; ((__ADC_RESOLUTION_CURRENT__) &gt;&gt; (ADC_CFGR1_RES_BITOFFSET_POS - 1U)))   \</span></div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;<span class="preprocessor">   &gt;&gt; ((__ADC_RESOLUTION_TARGET__) &gt;&gt; (ADC_CFGR1_RES_BITOFFSET_POS - 1U))      \</span></div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;<span class="preprocessor">  )</span></div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;</div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;<span class="preprocessor">#define __LL_ADC_CALC_DATA_TO_VOLTAGE(__VREFANALOG_VOLTAGE__,\</span></div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;<span class="preprocessor">                                      __ADC_DATA__,\</span></div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;<span class="preprocessor">                                      __ADC_RESOLUTION__)                      \</span></div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;<span class="preprocessor">  ((__ADC_DATA__) * (__VREFANALOG_VOLTAGE__)                                   \</span></div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;<span class="preprocessor">   / __LL_ADC_DIGITAL_SCALE(__ADC_RESOLUTION__)                                \</span></div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;<span class="preprocessor">  )</span></div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;</div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;<span class="preprocessor">#define __LL_ADC_CALC_VREFANALOG_VOLTAGE(__VREFINT_ADC_DATA__,\</span></div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;<span class="preprocessor">                                         __ADC_RESOLUTION__)                   \</span></div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;<span class="preprocessor">  (((uint32_t)(*VREFINT_CAL_ADDR) * VREFINT_CAL_VREF)                          \</span></div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;<span class="preprocessor">    / __LL_ADC_CONVERT_DATA_RESOLUTION((__VREFINT_ADC_DATA__),                 \</span></div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;<span class="preprocessor">                                       (__ADC_RESOLUTION__),                   \</span></div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;<span class="preprocessor">                                       LL_ADC_RESOLUTION_12B)                  \</span></div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;<span class="preprocessor">  )</span></div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;</div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;<span class="preprocessor">#define __LL_ADC_CALC_TEMPERATURE(__VREFANALOG_VOLTAGE__,\</span></div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;<span class="preprocessor">                                  __TEMPSENSOR_ADC_DATA__,\</span></div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;<span class="preprocessor">                                  __ADC_RESOLUTION__)                              \</span></div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;<span class="preprocessor">  (((( ((int32_t)((__LL_ADC_CONVERT_DATA_RESOLUTION((__TEMPSENSOR_ADC_DATA__),     \</span></div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;<span class="preprocessor">                                                    (__ADC_RESOLUTION__),          \</span></div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;<span class="preprocessor">                                                    LL_ADC_RESOLUTION_12B)         \</span></div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;<span class="preprocessor">                   * (__VREFANALOG_VOLTAGE__))                                     \</span></div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;<span class="preprocessor">                  / TEMPSENSOR_CAL_VREFANALOG)                                     \</span></div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;<span class="preprocessor">        - (int32_t) *TEMPSENSOR_CAL1_ADDR)                                         \</span></div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;<span class="preprocessor">     ) * (int32_t)(TEMPSENSOR_CAL2_TEMP - TEMPSENSOR_CAL1_TEMP)                    \</span></div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;<span class="preprocessor">    ) / (int32_t)((int32_t)*TEMPSENSOR_CAL2_ADDR - (int32_t)*TEMPSENSOR_CAL1_ADDR) \</span></div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;<span class="preprocessor">   ) + TEMPSENSOR_CAL1_TEMP                                                        \</span></div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;<span class="preprocessor">  )</span></div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;</div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;<span class="preprocessor">#define __LL_ADC_CALC_TEMPERATURE_TYP_PARAMS(__TEMPSENSOR_TYP_AVGSLOPE__,\</span></div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;<span class="preprocessor">                                             __TEMPSENSOR_TYP_CALX_V__,\</span></div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;<span class="preprocessor">                                             __TEMPSENSOR_CALX_TEMP__,\</span></div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;<span class="preprocessor">                                             __VREFANALOG_VOLTAGE__,\</span></div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;<span class="preprocessor">                                             __TEMPSENSOR_ADC_DATA__,\</span></div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;<span class="preprocessor">                                             __ADC_RESOLUTION__)               \</span></div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;<span class="preprocessor">  ((( (                                                                        \</span></div><div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;<span class="preprocessor">       (int32_t)(((__TEMPSENSOR_TYP_CALX_V__))                                 \</span></div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;<span class="preprocessor">                 * 1000)                                                       \</span></div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;<span class="preprocessor">       -                                                                       \</span></div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;<span class="preprocessor">       (int32_t)((((__TEMPSENSOR_ADC_DATA__) * (__VREFANALOG_VOLTAGE__))       \</span></div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;<span class="preprocessor">                  / __LL_ADC_DIGITAL_SCALE(__ADC_RESOLUTION__))                \</span></div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;<span class="preprocessor">                 * 1000)                                                       \</span></div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;<span class="preprocessor">      )                                                                        \</span></div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;<span class="preprocessor">    ) / (__TEMPSENSOR_TYP_AVGSLOPE__)                                          \</span></div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;<span class="preprocessor">   ) + (__TEMPSENSOR_CALX_TEMP__)                                              \</span></div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;<span class="preprocessor">  )</span></div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;</div><div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;<span class="comment">/* Exported functions --------------------------------------------------------*/</span></div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;<span class="comment">/* Note: LL ADC functions to set DMA transfer are located into sections of    */</span></div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;<span class="comment">/*       configuration of ADC instance, groups and multimode (if available):  */</span></div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;<span class="comment">/*       @ref LL_ADC_REG_SetDMATransfer(), ...                                */</span></div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;</div><div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;__STATIC_INLINE uint32_t LL_ADC_DMA_GetRegAddr(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Register)</div><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;{</div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;  <span class="comment">/* Retrieve address of register DR */</span></div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;  <span class="keywordflow">return</span> (uint32_t)&amp;(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">DR</a>);</div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;}</div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;</div><div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_SetCommonPathInternalCh(<a class="code" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON, uint32_t PathInternal)</div><div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;{</div><div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;<span class="preprocessor">#if defined(ADC_CCR_VBATEN)</span></div><div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;  MODIFY_REG(ADCxy_COMMON-&gt;<a class="code" href="struct_a_d_c___common___type_def.html#a5e1322e27c40bf91d172f9673f205c97">CCR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gaecc47464aaa52f565d8daa9cf1a86054">ADC_CCR_VREFEN</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#gaec05330012f52f35421531c72819fada">ADC_CCR_TSEN</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#gaaeefa6f00268db0df10fb97112a9f456">ADC_CCR_VBATEN</a>, PathInternal);</div><div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;  MODIFY_REG(ADCxy_COMMON-&gt;<a class="code" href="struct_a_d_c___common___type_def.html#a5e1322e27c40bf91d172f9673f205c97">CCR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gaecc47464aaa52f565d8daa9cf1a86054">ADC_CCR_VREFEN</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#gaec05330012f52f35421531c72819fada">ADC_CCR_TSEN</a>, PathInternal);</div><div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;}</div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;</div><div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(<a class="code" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON)</div><div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;{</div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;<span class="preprocessor">#if defined(ADC_CCR_VBATEN)</span></div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(ADCxy_COMMON-&gt;<a class="code" href="struct_a_d_c___common___type_def.html#a5e1322e27c40bf91d172f9673f205c97">CCR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gaecc47464aaa52f565d8daa9cf1a86054">ADC_CCR_VREFEN</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#gaec05330012f52f35421531c72819fada">ADC_CCR_TSEN</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#gaaeefa6f00268db0df10fb97112a9f456">ADC_CCR_VBATEN</a>));</div><div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(ADCxy_COMMON-&gt;<a class="code" href="struct_a_d_c___common___type_def.html#a5e1322e27c40bf91d172f9673f205c97">CCR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gaecc47464aaa52f565d8daa9cf1a86054">ADC_CCR_VREFEN</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#gaec05330012f52f35421531c72819fada">ADC_CCR_TSEN</a>));</div><div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;}</div><div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;</div><div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_SetClock(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t ClockSource)</div><div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;{</div><div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;  MODIFY_REG(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#ad587bd6f59142b90c879b7c8aaf1bb8c">CFGR2</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga5821334c58af9ea7fa1205c1459f5a3a">ADC_CFGR2_CKMODE</a>, ClockSource);</div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;}</div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;</div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;__STATIC_INLINE uint32_t LL_ADC_GetClock(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;{</div><div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#ad587bd6f59142b90c879b7c8aaf1bb8c">CFGR2</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga5821334c58af9ea7fa1205c1459f5a3a">ADC_CFGR2_CKMODE</a>));</div><div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;}</div><div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;</div><div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_SetResolution(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Resolution)</div><div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;{</div><div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;  MODIFY_REG(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a7a12ab903dcfa91c96beb2e36562eed6">CFGR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga9d5676c559f66561a86e6236ba803f98">ADC_CFGR1_RES</a>, Resolution);</div><div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;}</div><div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;</div><div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;__STATIC_INLINE uint32_t LL_ADC_GetResolution(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;{</div><div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a7a12ab903dcfa91c96beb2e36562eed6">CFGR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga9d5676c559f66561a86e6236ba803f98">ADC_CFGR1_RES</a>));</div><div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;}</div><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;</div><div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_SetDataAlignment(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t DataAlignment)</div><div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;{</div><div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;  MODIFY_REG(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a7a12ab903dcfa91c96beb2e36562eed6">CFGR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga48d91913f0fe8acb7a07de52505a1fa7">ADC_CFGR1_ALIGN</a>, DataAlignment);</div><div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;}</div><div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;</div><div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;__STATIC_INLINE uint32_t LL_ADC_GetDataAlignment(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;{</div><div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a7a12ab903dcfa91c96beb2e36562eed6">CFGR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga48d91913f0fe8acb7a07de52505a1fa7">ADC_CFGR1_ALIGN</a>));</div><div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;}</div><div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;</div><div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_SetLowPowerMode(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t LowPowerMode)</div><div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;{</div><div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;  MODIFY_REG(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a7a12ab903dcfa91c96beb2e36562eed6">CFGR1</a>, (<a class="code" href="group___peripheral___registers___bits___definition.html#ga2fe986e2a65282b01053839f8c0877a3">ADC_CFGR1_WAIT</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga2ff56271bc473179a89b075fda664512">ADC_CFGR1_AUTOFF</a>), LowPowerMode);</div><div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;}</div><div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;</div><div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;__STATIC_INLINE uint32_t LL_ADC_GetLowPowerMode(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;{</div><div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a7a12ab903dcfa91c96beb2e36562eed6">CFGR1</a>, (<a class="code" href="group___peripheral___registers___bits___definition.html#ga2fe986e2a65282b01053839f8c0877a3">ADC_CFGR1_WAIT</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga2ff56271bc473179a89b075fda664512">ADC_CFGR1_AUTOFF</a>)));</div><div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;}</div><div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;</div><div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_SetSamplingTimeCommonChannels(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t SamplingTime)</div><div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;{</div><div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;  MODIFY_REG(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#ad969d65fa03d3b7940bbc4250b773893">SMPR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gaceac2124a2a41388f9f5e5c2c310a27e">ADC_SMPR_SMP</a>, SamplingTime);</div><div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;}</div><div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;</div><div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;{</div><div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#ad969d65fa03d3b7940bbc4250b773893">SMPR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gaceac2124a2a41388f9f5e5c2c310a27e">ADC_SMPR_SMP</a>));</div><div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;}</div><div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;</div><div class="line"><a name="l01862"></a><span class="lineno"> 1862</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_REG_SetTriggerSource(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t TriggerSource)</div><div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;{</div><div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;  MODIFY_REG(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a7a12ab903dcfa91c96beb2e36562eed6">CFGR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gafc48e957d935d791a767c763b9225832">ADC_CFGR1_EXTEN</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga01460f832e7bd04e150f86425aa922dd">ADC_CFGR1_EXTSEL</a>, TriggerSource);</div><div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;}</div><div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;</div><div class="line"><a name="l01892"></a><span class="lineno"> 1892</span>&#160;__STATIC_INLINE uint32_t LL_ADC_REG_GetTriggerSource(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l01893"></a><span class="lineno"> 1893</span>&#160;{</div><div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160;  <span class="keyword">register</span> uint32_t TriggerSource = READ_BIT(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a7a12ab903dcfa91c96beb2e36562eed6">CFGR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga01460f832e7bd04e150f86425aa922dd">ADC_CFGR1_EXTSEL</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#gafc48e957d935d791a767c763b9225832">ADC_CFGR1_EXTEN</a>);</div><div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160;  </div><div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160;  <span class="comment">/* Value for shift of {0; 4; 8; 12} depending on value of bitfield          */</span></div><div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160;  <span class="comment">/* corresponding to ADC_CFGR1_EXTEN {0; 1; 2; 3}.                           */</span></div><div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;  <span class="keyword">register</span> uint32_t ShiftExten = ((TriggerSource &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#gafc48e957d935d791a767c763b9225832">ADC_CFGR1_EXTEN</a>) &gt;&gt; (ADC_REG_TRIG_EXTEN_BITOFFSET_POS - 2U));</div><div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160;  </div><div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160;  <span class="comment">/* Set bitfield corresponding to ADC_CFGR1_EXTEN and ADC_CFGR1_EXTSEL       */</span></div><div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160;  <span class="comment">/* to match with triggers literals definition.                              */</span></div><div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160;  <span class="keywordflow">return</span> ((TriggerSource</div><div class="line"><a name="l01903"></a><span class="lineno"> 1903</span>&#160;           &amp; (ADC_REG_TRIG_SOURCE_MASK &gt;&gt; ShiftExten) &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#ga01460f832e7bd04e150f86425aa922dd">ADC_CFGR1_EXTSEL</a>)</div><div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;          | ((ADC_REG_TRIG_EDGE_MASK &gt;&gt; ShiftExten) &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#gafc48e957d935d791a767c763b9225832">ADC_CFGR1_EXTEN</a>)</div><div class="line"><a name="l01905"></a><span class="lineno"> 1905</span>&#160;         );</div><div class="line"><a name="l01906"></a><span class="lineno"> 1906</span>&#160;}</div><div class="line"><a name="l01907"></a><span class="lineno"> 1907</span>&#160;</div><div class="line"><a name="l01919"></a><span class="lineno"> 1919</span>&#160;__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160;{</div><div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a7a12ab903dcfa91c96beb2e36562eed6">CFGR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gafc48e957d935d791a767c763b9225832">ADC_CFGR1_EXTEN</a>) == (LL_ADC_REG_TRIG_SOFTWARE &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#gafc48e957d935d791a767c763b9225832">ADC_CFGR1_EXTEN</a>));</div><div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160;}</div><div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160;</div><div class="line"><a name="l01939"></a><span class="lineno"> 1939</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_REG_SetTriggerEdge(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t ExternalTriggerEdge)</div><div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160;{</div><div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160;  MODIFY_REG(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a7a12ab903dcfa91c96beb2e36562eed6">CFGR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gafc48e957d935d791a767c763b9225832">ADC_CFGR1_EXTEN</a>, ExternalTriggerEdge);</div><div class="line"><a name="l01942"></a><span class="lineno"> 1942</span>&#160;}</div><div class="line"><a name="l01943"></a><span class="lineno"> 1943</span>&#160;</div><div class="line"><a name="l01954"></a><span class="lineno"> 1954</span>&#160;__STATIC_INLINE uint32_t LL_ADC_REG_GetTriggerEdge(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160;{</div><div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a7a12ab903dcfa91c96beb2e36562eed6">CFGR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gafc48e957d935d791a767c763b9225832">ADC_CFGR1_EXTEN</a>));</div><div class="line"><a name="l01957"></a><span class="lineno"> 1957</span>&#160;}</div><div class="line"><a name="l01958"></a><span class="lineno"> 1958</span>&#160;</div><div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160;</div><div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_REG_SetSequencerScanDirection(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t ScanDirection)</div><div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160;{</div><div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160;  MODIFY_REG(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a7a12ab903dcfa91c96beb2e36562eed6">CFGR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga138c4d67e5735326ffc922409f3fc8f4">ADC_CFGR1_SCANDIR</a>, ScanDirection);</div><div class="line"><a name="l01978"></a><span class="lineno"> 1978</span>&#160;}</div><div class="line"><a name="l01979"></a><span class="lineno"> 1979</span>&#160;</div><div class="line"><a name="l01990"></a><span class="lineno"> 1990</span>&#160;__STATIC_INLINE uint32_t LL_ADC_REG_GetSequencerScanDirection(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l01991"></a><span class="lineno"> 1991</span>&#160;{</div><div class="line"><a name="l01992"></a><span class="lineno"> 1992</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a7a12ab903dcfa91c96beb2e36562eed6">CFGR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga138c4d67e5735326ffc922409f3fc8f4">ADC_CFGR1_SCANDIR</a>));</div><div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;}</div><div class="line"><a name="l01994"></a><span class="lineno"> 1994</span>&#160;</div><div class="line"><a name="l02012"></a><span class="lineno"> 2012</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_REG_SetSequencerDiscont(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t SeqDiscont)</div><div class="line"><a name="l02013"></a><span class="lineno"> 2013</span>&#160;{</div><div class="line"><a name="l02014"></a><span class="lineno"> 2014</span>&#160;  MODIFY_REG(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a7a12ab903dcfa91c96beb2e36562eed6">CFGR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gae26a4779335193192049e1d58e3b2718">ADC_CFGR1_DISCEN</a>, SeqDiscont);</div><div class="line"><a name="l02015"></a><span class="lineno"> 2015</span>&#160;}</div><div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;</div><div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;__STATIC_INLINE uint32_t LL_ADC_REG_GetSequencerDiscont(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160;{</div><div class="line"><a name="l02029"></a><span class="lineno"> 2029</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a7a12ab903dcfa91c96beb2e36562eed6">CFGR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gae26a4779335193192049e1d58e3b2718">ADC_CFGR1_DISCEN</a>));</div><div class="line"><a name="l02030"></a><span class="lineno"> 2030</span>&#160;}</div><div class="line"><a name="l02031"></a><span class="lineno"> 2031</span>&#160;</div><div class="line"><a name="l02103"></a><span class="lineno"> 2103</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_REG_SetSequencerChannels(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Channel)</div><div class="line"><a name="l02104"></a><span class="lineno"> 2104</span>&#160;{</div><div class="line"><a name="l02105"></a><span class="lineno"> 2105</span>&#160;  <span class="comment">/* Parameter &quot;Channel&quot; is used with masks because containing                */</span></div><div class="line"><a name="l02106"></a><span class="lineno"> 2106</span>&#160;  <span class="comment">/* other bits reserved for other purpose.                                   */</span></div><div class="line"><a name="l02107"></a><span class="lineno"> 2107</span>&#160;  WRITE_REG(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a0ffde5fc9674bafc8a44e80cf36953a3">CHSELR</a>, (Channel &amp; ADC_CHANNEL_ID_BITFIELD_MASK));</div><div class="line"><a name="l02108"></a><span class="lineno"> 2108</span>&#160;}</div><div class="line"><a name="l02109"></a><span class="lineno"> 2109</span>&#160;</div><div class="line"><a name="l02181"></a><span class="lineno"> 2181</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_REG_SetSequencerChAdd(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Channel)</div><div class="line"><a name="l02182"></a><span class="lineno"> 2182</span>&#160;{</div><div class="line"><a name="l02183"></a><span class="lineno"> 2183</span>&#160;  <span class="comment">/* Parameter &quot;Channel&quot; is used with masks because containing                */</span></div><div class="line"><a name="l02184"></a><span class="lineno"> 2184</span>&#160;  <span class="comment">/* other bits reserved for other purpose.                                   */</span></div><div class="line"><a name="l02185"></a><span class="lineno"> 2185</span>&#160;  SET_BIT(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a0ffde5fc9674bafc8a44e80cf36953a3">CHSELR</a>, (Channel &amp; ADC_CHANNEL_ID_BITFIELD_MASK));</div><div class="line"><a name="l02186"></a><span class="lineno"> 2186</span>&#160;}</div><div class="line"><a name="l02187"></a><span class="lineno"> 2187</span>&#160;</div><div class="line"><a name="l02259"></a><span class="lineno"> 2259</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_REG_SetSequencerChRem(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Channel)</div><div class="line"><a name="l02260"></a><span class="lineno"> 2260</span>&#160;{</div><div class="line"><a name="l02261"></a><span class="lineno"> 2261</span>&#160;  <span class="comment">/* Parameter &quot;Channel&quot; is used with masks because containing                */</span></div><div class="line"><a name="l02262"></a><span class="lineno"> 2262</span>&#160;  <span class="comment">/* other bits reserved for other purpose.                                   */</span></div><div class="line"><a name="l02263"></a><span class="lineno"> 2263</span>&#160;  CLEAR_BIT(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a0ffde5fc9674bafc8a44e80cf36953a3">CHSELR</a>, (Channel &amp; ADC_CHANNEL_ID_BITFIELD_MASK));</div><div class="line"><a name="l02264"></a><span class="lineno"> 2264</span>&#160;}</div><div class="line"><a name="l02265"></a><span class="lineno"> 2265</span>&#160;</div><div class="line"><a name="l02334"></a><span class="lineno"> 2334</span>&#160;__STATIC_INLINE uint32_t LL_ADC_REG_GetSequencerChannels(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l02335"></a><span class="lineno"> 2335</span>&#160;{</div><div class="line"><a name="l02336"></a><span class="lineno"> 2336</span>&#160;  <span class="keyword">register</span> uint32_t ChannelsBitfield = READ_BIT(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a0ffde5fc9674bafc8a44e80cf36953a3">CHSELR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga9ca21fba6d475be2101310ee709e3434">ADC_CHSELR_CHSEL</a>);</div><div class="line"><a name="l02337"></a><span class="lineno"> 2337</span>&#160;  </div><div class="line"><a name="l02338"></a><span class="lineno"> 2338</span>&#160;  <span class="keywordflow">return</span> (   (((ChannelsBitfield &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#gab167e83ae3042f3041d4da630d58ccc6">ADC_CHSELR_CHSEL0</a>) &gt;&gt; ADC_CHSELR_CHSEL0_BITOFFSET_POS) * LL_ADC_CHANNEL_0)</div><div class="line"><a name="l02339"></a><span class="lineno"> 2339</span>&#160;           | (((ChannelsBitfield &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#ga2617214deca9d2d1fe358e7012de53b7">ADC_CHSELR_CHSEL1</a>) &gt;&gt; ADC_CHSELR_CHSEL1_BITOFFSET_POS) * LL_ADC_CHANNEL_1)</div><div class="line"><a name="l02340"></a><span class="lineno"> 2340</span>&#160;           | (((ChannelsBitfield &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#ga828269a978a7bee65fc836de87b422d7">ADC_CHSELR_CHSEL2</a>) &gt;&gt; ADC_CHSELR_CHSEL2_BITOFFSET_POS) * LL_ADC_CHANNEL_2)</div><div class="line"><a name="l02341"></a><span class="lineno"> 2341</span>&#160;           | (((ChannelsBitfield &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#ga697a712147bfa61fd786ae5ce3ca2bfa">ADC_CHSELR_CHSEL3</a>) &gt;&gt; ADC_CHSELR_CHSEL3_BITOFFSET_POS) * LL_ADC_CHANNEL_3)</div><div class="line"><a name="l02342"></a><span class="lineno"> 2342</span>&#160;           | (((ChannelsBitfield &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#gae71a9b3ba55c541de0fd39ce647ba619">ADC_CHSELR_CHSEL4</a>) &gt;&gt; ADC_CHSELR_CHSEL4_BITOFFSET_POS) * LL_ADC_CHANNEL_4)</div><div class="line"><a name="l02343"></a><span class="lineno"> 2343</span>&#160;           | (((ChannelsBitfield &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#ga1bb861455b1d4bcfc419e7a5d76655ec">ADC_CHSELR_CHSEL5</a>) &gt;&gt; ADC_CHSELR_CHSEL5_BITOFFSET_POS) * LL_ADC_CHANNEL_5)</div><div class="line"><a name="l02344"></a><span class="lineno"> 2344</span>&#160;           | (((ChannelsBitfield &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#ga8dbf486a3f4f0d1fa4b2fb3fc6a875ae">ADC_CHSELR_CHSEL6</a>) &gt;&gt; ADC_CHSELR_CHSEL6_BITOFFSET_POS) * LL_ADC_CHANNEL_6)</div><div class="line"><a name="l02345"></a><span class="lineno"> 2345</span>&#160;           | (((ChannelsBitfield &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#ga4f9b146cfe8e9ca180676f8e9af40b8b">ADC_CHSELR_CHSEL7</a>) &gt;&gt; ADC_CHSELR_CHSEL7_BITOFFSET_POS) * LL_ADC_CHANNEL_7)</div><div class="line"><a name="l02346"></a><span class="lineno"> 2346</span>&#160;           | (((ChannelsBitfield &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#ga01e1d27f5eba18a59660d7b32611f068">ADC_CHSELR_CHSEL8</a>) &gt;&gt; ADC_CHSELR_CHSEL8_BITOFFSET_POS) * LL_ADC_CHANNEL_8)</div><div class="line"><a name="l02347"></a><span class="lineno"> 2347</span>&#160;           | (((ChannelsBitfield &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#gaacfdf93021c4aa68f312f6f58c437091">ADC_CHSELR_CHSEL9</a>) &gt;&gt; ADC_CHSELR_CHSEL9_BITOFFSET_POS) * LL_ADC_CHANNEL_9)</div><div class="line"><a name="l02348"></a><span class="lineno"> 2348</span>&#160;           | (((ChannelsBitfield &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#gac6252eddc09ac86f0ba2fc34e9973b52">ADC_CHSELR_CHSEL10</a>) &gt;&gt; ADC_CHSELR_CHSEL10_BITOFFSET_POS) * LL_ADC_CHANNEL_10)</div><div class="line"><a name="l02349"></a><span class="lineno"> 2349</span>&#160;           | (((ChannelsBitfield &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#ga0c74cdf4888bb431e36aa8f636c66e75">ADC_CHSELR_CHSEL11</a>) &gt;&gt; ADC_CHSELR_CHSEL11_BITOFFSET_POS) * LL_ADC_CHANNEL_11)</div><div class="line"><a name="l02350"></a><span class="lineno"> 2350</span>&#160;           | (((ChannelsBitfield &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#ga835b5a1068e5b4746a61a637831a6add">ADC_CHSELR_CHSEL12</a>) &gt;&gt; ADC_CHSELR_CHSEL12_BITOFFSET_POS) * LL_ADC_CHANNEL_12)</div><div class="line"><a name="l02351"></a><span class="lineno"> 2351</span>&#160;           | (((ChannelsBitfield &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#gad9615a92dc5d719eda04efc0fbcc2274">ADC_CHSELR_CHSEL13</a>) &gt;&gt; ADC_CHSELR_CHSEL13_BITOFFSET_POS) * LL_ADC_CHANNEL_13)</div><div class="line"><a name="l02352"></a><span class="lineno"> 2352</span>&#160;           | (((ChannelsBitfield &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#gab5b84d83a703faf41021f5aed1b08d1f">ADC_CHSELR_CHSEL14</a>) &gt;&gt; ADC_CHSELR_CHSEL14_BITOFFSET_POS) * LL_ADC_CHANNEL_14)</div><div class="line"><a name="l02353"></a><span class="lineno"> 2353</span>&#160;           | (((ChannelsBitfield &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#gab84928f30f310c5995fda17d09356caa">ADC_CHSELR_CHSEL15</a>) &gt;&gt; ADC_CHSELR_CHSEL15_BITOFFSET_POS) * LL_ADC_CHANNEL_15)</div><div class="line"><a name="l02354"></a><span class="lineno"> 2354</span>&#160;           | (((ChannelsBitfield &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#ga8dfc51c25f28841ceffb83ba992d07c5">ADC_CHSELR_CHSEL16</a>) &gt;&gt; ADC_CHSELR_CHSEL16_BITOFFSET_POS) * LL_ADC_CHANNEL_16)</div><div class="line"><a name="l02355"></a><span class="lineno"> 2355</span>&#160;           | (((ChannelsBitfield &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#gaec0461a534becec3c117d67abeb386b4">ADC_CHSELR_CHSEL17</a>) &gt;&gt; ADC_CHSELR_CHSEL17_BITOFFSET_POS) * LL_ADC_CHANNEL_17)</div><div class="line"><a name="l02356"></a><span class="lineno"> 2356</span>&#160;#<span class="keywordflow">if</span> defined(<a class="code" href="group___peripheral___registers___bits___definition.html#gaaeefa6f00268db0df10fb97112a9f456">ADC_CCR_VBATEN</a>)</div><div class="line"><a name="l02357"></a><span class="lineno"> 2357</span>&#160;           | (((ChannelsBitfield &amp; <a class="code" href="group___peripheral___registers___bits___definition.html#ga8056645767f844ce037f2a45fdb54ca6">ADC_CHSELR_CHSEL18</a>) &gt;&gt; ADC_CHSELR_CHSEL18_BITOFFSET_POS) * LL_ADC_CHANNEL_18)</div><div class="line"><a name="l02358"></a><span class="lineno"> 2358</span>&#160;#endif</div><div class="line"><a name="l02359"></a><span class="lineno"> 2359</span>&#160;         );</div><div class="line"><a name="l02360"></a><span class="lineno"> 2360</span>&#160;}</div><div class="line"><a name="l02380"></a><span class="lineno"> 2380</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_REG_SetContinuousMode(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Continuous)</div><div class="line"><a name="l02381"></a><span class="lineno"> 2381</span>&#160;{</div><div class="line"><a name="l02382"></a><span class="lineno"> 2382</span>&#160;  MODIFY_REG(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a7a12ab903dcfa91c96beb2e36562eed6">CFGR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga2a68ef1ef5f97552db10e8a4303eb0a2">ADC_CFGR1_CONT</a>, Continuous);</div><div class="line"><a name="l02383"></a><span class="lineno"> 2383</span>&#160;}</div><div class="line"><a name="l02384"></a><span class="lineno"> 2384</span>&#160;</div><div class="line"><a name="l02397"></a><span class="lineno"> 2397</span>&#160;__STATIC_INLINE uint32_t LL_ADC_REG_GetContinuousMode(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l02398"></a><span class="lineno"> 2398</span>&#160;{</div><div class="line"><a name="l02399"></a><span class="lineno"> 2399</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a7a12ab903dcfa91c96beb2e36562eed6">CFGR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga2a68ef1ef5f97552db10e8a4303eb0a2">ADC_CFGR1_CONT</a>));</div><div class="line"><a name="l02400"></a><span class="lineno"> 2400</span>&#160;}</div><div class="line"><a name="l02401"></a><span class="lineno"> 2401</span>&#160;</div><div class="line"><a name="l02435"></a><span class="lineno"> 2435</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_REG_SetDMATransfer(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t DMATransfer)</div><div class="line"><a name="l02436"></a><span class="lineno"> 2436</span>&#160;{</div><div class="line"><a name="l02437"></a><span class="lineno"> 2437</span>&#160;  MODIFY_REG(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a7a12ab903dcfa91c96beb2e36562eed6">CFGR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga1466dacc8afdc2a11ed1d10720834c0f">ADC_CFGR1_DMAEN</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#gab698a32d964b2c094ba4d42931c21068">ADC_CFGR1_DMACFG</a>, DMATransfer);</div><div class="line"><a name="l02438"></a><span class="lineno"> 2438</span>&#160;}</div><div class="line"><a name="l02439"></a><span class="lineno"> 2439</span>&#160;</div><div class="line"><a name="l02468"></a><span class="lineno"> 2468</span>&#160;__STATIC_INLINE uint32_t LL_ADC_REG_GetDMATransfer(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l02469"></a><span class="lineno"> 2469</span>&#160;{</div><div class="line"><a name="l02470"></a><span class="lineno"> 2470</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a7a12ab903dcfa91c96beb2e36562eed6">CFGR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga1466dacc8afdc2a11ed1d10720834c0f">ADC_CFGR1_DMAEN</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#gab698a32d964b2c094ba4d42931c21068">ADC_CFGR1_DMACFG</a>));</div><div class="line"><a name="l02471"></a><span class="lineno"> 2471</span>&#160;}</div><div class="line"><a name="l02472"></a><span class="lineno"> 2472</span>&#160;</div><div class="line"><a name="l02493"></a><span class="lineno"> 2493</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_REG_SetOverrun(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t Overrun)</div><div class="line"><a name="l02494"></a><span class="lineno"> 2494</span>&#160;{</div><div class="line"><a name="l02495"></a><span class="lineno"> 2495</span>&#160;  MODIFY_REG(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a7a12ab903dcfa91c96beb2e36562eed6">CFGR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gadbd980c2b24383afb370bfe69860064f">ADC_CFGR1_OVRMOD</a>, Overrun);</div><div class="line"><a name="l02496"></a><span class="lineno"> 2496</span>&#160;}</div><div class="line"><a name="l02497"></a><span class="lineno"> 2497</span>&#160;</div><div class="line"><a name="l02507"></a><span class="lineno"> 2507</span>&#160;__STATIC_INLINE uint32_t LL_ADC_REG_GetOverrun(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l02508"></a><span class="lineno"> 2508</span>&#160;{</div><div class="line"><a name="l02509"></a><span class="lineno"> 2509</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a7a12ab903dcfa91c96beb2e36562eed6">CFGR1</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gadbd980c2b24383afb370bfe69860064f">ADC_CFGR1_OVRMOD</a>));</div><div class="line"><a name="l02510"></a><span class="lineno"> 2510</span>&#160;}</div><div class="line"><a name="l02511"></a><span class="lineno"> 2511</span>&#160;</div><div class="line"><a name="l02574"></a><span class="lineno"> 2574</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_SetAnalogWDMonitChannels(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t AWDChannelGroup)</div><div class="line"><a name="l02575"></a><span class="lineno"> 2575</span>&#160;{</div><div class="line"><a name="l02576"></a><span class="lineno"> 2576</span>&#160;  MODIFY_REG(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a7a12ab903dcfa91c96beb2e36562eed6">CFGR1</a>,</div><div class="line"><a name="l02577"></a><span class="lineno"> 2577</span>&#160;             (ADC_CFGR1_AWDCH | ADC_CFGR1_AWDSGL | ADC_CFGR1_AWDEN),</div><div class="line"><a name="l02578"></a><span class="lineno"> 2578</span>&#160;             (AWDChannelGroup &amp; ADC_AWD_CR_ALL_CHANNEL_MASK));</div><div class="line"><a name="l02579"></a><span class="lineno"> 2579</span>&#160;}</div><div class="line"><a name="l02580"></a><span class="lineno"> 2580</span>&#160;</div><div class="line"><a name="l02634"></a><span class="lineno"> 2634</span>&#160;__STATIC_INLINE uint32_t LL_ADC_GetAnalogWDMonitChannels(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l02635"></a><span class="lineno"> 2635</span>&#160;{</div><div class="line"><a name="l02636"></a><span class="lineno"> 2636</span>&#160;  <span class="keyword">register</span> uint32_t AWDChannelGroup = READ_BIT(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a7a12ab903dcfa91c96beb2e36562eed6">CFGR1</a>, (ADC_CFGR1_AWDCH | ADC_CFGR1_AWDSGL | ADC_CFGR1_AWDEN));</div><div class="line"><a name="l02637"></a><span class="lineno"> 2637</span>&#160;  </div><div class="line"><a name="l02638"></a><span class="lineno"> 2638</span>&#160;  <span class="comment">/* Note: Set variable according to channel definition including channel ID  */</span></div><div class="line"><a name="l02639"></a><span class="lineno"> 2639</span>&#160;  <span class="comment">/*       with bitfield.                                                     */</span></div><div class="line"><a name="l02640"></a><span class="lineno"> 2640</span>&#160;  <span class="keyword">register</span> uint32_t AWDChannelSingle = ((AWDChannelGroup &amp; ADC_CFGR1_AWDSGL) &gt;&gt; ADC_CFGR1_AWDSGL_BITOFFSET_POS);</div><div class="line"><a name="l02641"></a><span class="lineno"> 2641</span>&#160;  <span class="keyword">register</span> uint32_t AWDChannelBitField = (ADC_CHANNEL_0_BITFIELD &lt;&lt; ((AWDChannelGroup &amp; ADC_CHANNEL_ID_NUMBER_MASK) &gt;&gt; ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS));</div><div class="line"><a name="l02642"></a><span class="lineno"> 2642</span>&#160;  </div><div class="line"><a name="l02643"></a><span class="lineno"> 2643</span>&#160;  <span class="keywordflow">return</span> (AWDChannelGroup | (AWDChannelBitField * AWDChannelSingle));</div><div class="line"><a name="l02644"></a><span class="lineno"> 2644</span>&#160;}</div><div class="line"><a name="l02645"></a><span class="lineno"> 2645</span>&#160;</div><div class="line"><a name="l02672"></a><span class="lineno"> 2672</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_ConfigAnalogWDThresholds(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t AWDThresholdHighValue, uint32_t AWDThresholdLowValue)</div><div class="line"><a name="l02673"></a><span class="lineno"> 2673</span>&#160;{</div><div class="line"><a name="l02674"></a><span class="lineno"> 2674</span>&#160;  MODIFY_REG(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a63d179b7a36a715dce7203858d3be132">TR</a>,</div><div class="line"><a name="l02675"></a><span class="lineno"> 2675</span>&#160;             ADC_TR_HT | ADC_TR_LT,</div><div class="line"><a name="l02676"></a><span class="lineno"> 2676</span>&#160;             (AWDThresholdHighValue &lt;&lt; ADC_TR_HT_BITOFFSET_POS) | AWDThresholdLowValue);</div><div class="line"><a name="l02677"></a><span class="lineno"> 2677</span>&#160;}</div><div class="line"><a name="l02678"></a><span class="lineno"> 2678</span>&#160;</div><div class="line"><a name="l02707"></a><span class="lineno"> 2707</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_SetAnalogWDThresholds(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t AWDThresholdsHighLow, uint32_t AWDThresholdValue)</div><div class="line"><a name="l02708"></a><span class="lineno"> 2708</span>&#160;{</div><div class="line"><a name="l02709"></a><span class="lineno"> 2709</span>&#160;  <span class="comment">/* Parameter &quot;AWDThresholdsHighLow&quot; is used with mask &quot;0x00000010&quot;          */</span></div><div class="line"><a name="l02710"></a><span class="lineno"> 2710</span>&#160;  <span class="comment">/* to be equivalent to &quot;POSITION_VAL(AWDThresholdsHighLow)&quot;: if threshold   */</span></div><div class="line"><a name="l02711"></a><span class="lineno"> 2711</span>&#160;  <span class="comment">/* high is selected, then data is shifted to LSB. Else(threshold low),      */</span></div><div class="line"><a name="l02712"></a><span class="lineno"> 2712</span>&#160;  <span class="comment">/* data is not shifted.                                                     */</span></div><div class="line"><a name="l02713"></a><span class="lineno"> 2713</span>&#160;  MODIFY_REG(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a63d179b7a36a715dce7203858d3be132">TR</a>,</div><div class="line"><a name="l02714"></a><span class="lineno"> 2714</span>&#160;             AWDThresholdsHighLow,</div><div class="line"><a name="l02715"></a><span class="lineno"> 2715</span>&#160;             AWDThresholdValue &lt;&lt; ((AWDThresholdsHighLow &gt;&gt; ADC_TR_HT_BITOFFSET_POS) &amp; ((uint32_t)0x00000010U)));</div><div class="line"><a name="l02716"></a><span class="lineno"> 2716</span>&#160;}</div><div class="line"><a name="l02717"></a><span class="lineno"> 2717</span>&#160;</div><div class="line"><a name="l02742"></a><span class="lineno"> 2742</span>&#160;__STATIC_INLINE uint32_t LL_ADC_GetAnalogWDThresholds(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, uint32_t AWDThresholdsHighLow)</div><div class="line"><a name="l02743"></a><span class="lineno"> 2743</span>&#160;{</div><div class="line"><a name="l02744"></a><span class="lineno"> 2744</span>&#160;  <span class="comment">/* Parameter &quot;AWDThresholdsHighLow&quot; is used with mask &quot;0x00000010&quot;          */</span></div><div class="line"><a name="l02745"></a><span class="lineno"> 2745</span>&#160;  <span class="comment">/* to be equivalent to &quot;POSITION_VAL(AWDThresholdsHighLow)&quot;: if threshold   */</span></div><div class="line"><a name="l02746"></a><span class="lineno"> 2746</span>&#160;  <span class="comment">/* high is selected, then data is shifted to LSB. Else(threshold low or     */</span></div><div class="line"><a name="l02747"></a><span class="lineno"> 2747</span>&#160;  <span class="comment">/* both thresholds), data is not shifted.                                   */</span></div><div class="line"><a name="l02748"></a><span class="lineno"> 2748</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a63d179b7a36a715dce7203858d3be132">TR</a>,</div><div class="line"><a name="l02749"></a><span class="lineno"> 2749</span>&#160;                             (AWDThresholdsHighLow | ADC_TR_LT))</div><div class="line"><a name="l02750"></a><span class="lineno"> 2750</span>&#160;                    &gt;&gt; ((~AWDThresholdsHighLow) &amp; ((uint32_t)0x00000010U))</div><div class="line"><a name="l02751"></a><span class="lineno"> 2751</span>&#160;                   );</div><div class="line"><a name="l02752"></a><span class="lineno"> 2752</span>&#160;}</div><div class="line"><a name="l02753"></a><span class="lineno"> 2753</span>&#160;</div><div class="line"><a name="l02778"></a><span class="lineno"> 2778</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_Enable(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l02779"></a><span class="lineno"> 2779</span>&#160;{</div><div class="line"><a name="l02780"></a><span class="lineno"> 2780</span>&#160;  <span class="comment">/* Note: Write register with some additional bits forced to state reset     */</span></div><div class="line"><a name="l02781"></a><span class="lineno"> 2781</span>&#160;  <span class="comment">/*       instead of modifying only the selected bit for this function,      */</span></div><div class="line"><a name="l02782"></a><span class="lineno"> 2782</span>&#160;  <span class="comment">/*       to not interfere with bits with HW property &quot;rs&quot;.                  */</span></div><div class="line"><a name="l02783"></a><span class="lineno"> 2783</span>&#160;  MODIFY_REG(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>,</div><div class="line"><a name="l02784"></a><span class="lineno"> 2784</span>&#160;             ADC_CR_BITS_PROPERTY_RS,</div><div class="line"><a name="l02785"></a><span class="lineno"> 2785</span>&#160;             <a class="code" href="group___peripheral___registers___bits___definition.html#ga26fe09dfd6969dd95591942e80cc3d2b">ADC_CR_ADEN</a>);</div><div class="line"><a name="l02786"></a><span class="lineno"> 2786</span>&#160;}</div><div class="line"><a name="l02787"></a><span class="lineno"> 2787</span>&#160;</div><div class="line"><a name="l02798"></a><span class="lineno"> 2798</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_Disable(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l02799"></a><span class="lineno"> 2799</span>&#160;{</div><div class="line"><a name="l02800"></a><span class="lineno"> 2800</span>&#160;  <span class="comment">/* Note: Write register with some additional bits forced to state reset     */</span></div><div class="line"><a name="l02801"></a><span class="lineno"> 2801</span>&#160;  <span class="comment">/*       instead of modifying only the selected bit for this function,      */</span></div><div class="line"><a name="l02802"></a><span class="lineno"> 2802</span>&#160;  <span class="comment">/*       to not interfere with bits with HW property &quot;rs&quot;.                  */</span></div><div class="line"><a name="l02803"></a><span class="lineno"> 2803</span>&#160;  MODIFY_REG(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>,</div><div class="line"><a name="l02804"></a><span class="lineno"> 2804</span>&#160;             ADC_CR_BITS_PROPERTY_RS,</div><div class="line"><a name="l02805"></a><span class="lineno"> 2805</span>&#160;             <a class="code" href="group___peripheral___registers___bits___definition.html#gad99494f414a25f32a5f00ea39ea2150a">ADC_CR_ADDIS</a>);</div><div class="line"><a name="l02806"></a><span class="lineno"> 2806</span>&#160;}</div><div class="line"><a name="l02807"></a><span class="lineno"> 2807</span>&#160;</div><div class="line"><a name="l02817"></a><span class="lineno"> 2817</span>&#160;__STATIC_INLINE uint32_t LL_ADC_IsEnabled(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l02818"></a><span class="lineno"> 2818</span>&#160;{</div><div class="line"><a name="l02819"></a><span class="lineno"> 2819</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga26fe09dfd6969dd95591942e80cc3d2b">ADC_CR_ADEN</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga26fe09dfd6969dd95591942e80cc3d2b">ADC_CR_ADEN</a>));</div><div class="line"><a name="l02820"></a><span class="lineno"> 2820</span>&#160;}</div><div class="line"><a name="l02821"></a><span class="lineno"> 2821</span>&#160;</div><div class="line"><a name="l02828"></a><span class="lineno"> 2828</span>&#160;__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l02829"></a><span class="lineno"> 2829</span>&#160;{</div><div class="line"><a name="l02830"></a><span class="lineno"> 2830</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gad99494f414a25f32a5f00ea39ea2150a">ADC_CR_ADDIS</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#gad99494f414a25f32a5f00ea39ea2150a">ADC_CR_ADDIS</a>));</div><div class="line"><a name="l02831"></a><span class="lineno"> 2831</span>&#160;}</div><div class="line"><a name="l02832"></a><span class="lineno"> 2832</span>&#160;</div><div class="line"><a name="l02858"></a><span class="lineno"> 2858</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_StartCalibration(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l02859"></a><span class="lineno"> 2859</span>&#160;{</div><div class="line"><a name="l02860"></a><span class="lineno"> 2860</span>&#160;  <span class="comment">/* Note: Write register with some additional bits forced to state reset     */</span></div><div class="line"><a name="l02861"></a><span class="lineno"> 2861</span>&#160;  <span class="comment">/*       instead of modifying only the selected bit for this function,      */</span></div><div class="line"><a name="l02862"></a><span class="lineno"> 2862</span>&#160;  <span class="comment">/*       to not interfere with bits with HW property &quot;rs&quot;.                  */</span></div><div class="line"><a name="l02863"></a><span class="lineno"> 2863</span>&#160;  MODIFY_REG(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>,</div><div class="line"><a name="l02864"></a><span class="lineno"> 2864</span>&#160;             ADC_CR_BITS_PROPERTY_RS,</div><div class="line"><a name="l02865"></a><span class="lineno"> 2865</span>&#160;             <a class="code" href="group___peripheral___registers___bits___definition.html#ga87c66f671af3241a20d7dfa2a048b40a">ADC_CR_ADCAL</a>);</div><div class="line"><a name="l02866"></a><span class="lineno"> 2866</span>&#160;}</div><div class="line"><a name="l02867"></a><span class="lineno"> 2867</span>&#160;</div><div class="line"><a name="l02874"></a><span class="lineno"> 2874</span>&#160;__STATIC_INLINE uint32_t LL_ADC_IsCalibrationOnGoing(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l02875"></a><span class="lineno"> 2875</span>&#160;{</div><div class="line"><a name="l02876"></a><span class="lineno"> 2876</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga87c66f671af3241a20d7dfa2a048b40a">ADC_CR_ADCAL</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga87c66f671af3241a20d7dfa2a048b40a">ADC_CR_ADCAL</a>));</div><div class="line"><a name="l02877"></a><span class="lineno"> 2877</span>&#160;}</div><div class="line"><a name="l02878"></a><span class="lineno"> 2878</span>&#160;</div><div class="line"><a name="l02905"></a><span class="lineno"> 2905</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_REG_StartConversion(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l02906"></a><span class="lineno"> 2906</span>&#160;{</div><div class="line"><a name="l02907"></a><span class="lineno"> 2907</span>&#160;  <span class="comment">/* Note: Write register with some additional bits forced to state reset     */</span></div><div class="line"><a name="l02908"></a><span class="lineno"> 2908</span>&#160;  <span class="comment">/*       instead of modifying only the selected bit for this function,      */</span></div><div class="line"><a name="l02909"></a><span class="lineno"> 2909</span>&#160;  <span class="comment">/*       to not interfere with bits with HW property &quot;rs&quot;.                  */</span></div><div class="line"><a name="l02910"></a><span class="lineno"> 2910</span>&#160;  MODIFY_REG(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>,</div><div class="line"><a name="l02911"></a><span class="lineno"> 2911</span>&#160;             ADC_CR_BITS_PROPERTY_RS,</div><div class="line"><a name="l02912"></a><span class="lineno"> 2912</span>&#160;             <a class="code" href="group___peripheral___registers___bits___definition.html#ga25021284fb6bfad3e8448edc6ef81218">ADC_CR_ADSTART</a>);</div><div class="line"><a name="l02913"></a><span class="lineno"> 2913</span>&#160;}</div><div class="line"><a name="l02914"></a><span class="lineno"> 2914</span>&#160;</div><div class="line"><a name="l02925"></a><span class="lineno"> 2925</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_REG_StopConversion(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l02926"></a><span class="lineno"> 2926</span>&#160;{</div><div class="line"><a name="l02927"></a><span class="lineno"> 2927</span>&#160;  <span class="comment">/* Note: Write register with some additional bits forced to state reset     */</span></div><div class="line"><a name="l02928"></a><span class="lineno"> 2928</span>&#160;  <span class="comment">/*       instead of modifying only the selected bit for this function,      */</span></div><div class="line"><a name="l02929"></a><span class="lineno"> 2929</span>&#160;  <span class="comment">/*       to not interfere with bits with HW property &quot;rs&quot;.                  */</span></div><div class="line"><a name="l02930"></a><span class="lineno"> 2930</span>&#160;  MODIFY_REG(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>,</div><div class="line"><a name="l02931"></a><span class="lineno"> 2931</span>&#160;             ADC_CR_BITS_PROPERTY_RS,</div><div class="line"><a name="l02932"></a><span class="lineno"> 2932</span>&#160;             <a class="code" href="group___peripheral___registers___bits___definition.html#ga56c924ba75bdb8b75aa9130b75effbe5">ADC_CR_ADSTP</a>);</div><div class="line"><a name="l02933"></a><span class="lineno"> 2933</span>&#160;}</div><div class="line"><a name="l02934"></a><span class="lineno"> 2934</span>&#160;</div><div class="line"><a name="l02941"></a><span class="lineno"> 2941</span>&#160;__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l02942"></a><span class="lineno"> 2942</span>&#160;{</div><div class="line"><a name="l02943"></a><span class="lineno"> 2943</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga25021284fb6bfad3e8448edc6ef81218">ADC_CR_ADSTART</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga25021284fb6bfad3e8448edc6ef81218">ADC_CR_ADSTART</a>));</div><div class="line"><a name="l02944"></a><span class="lineno"> 2944</span>&#160;}</div><div class="line"><a name="l02945"></a><span class="lineno"> 2945</span>&#160;</div><div class="line"><a name="l02952"></a><span class="lineno"> 2952</span>&#160;__STATIC_INLINE uint32_t LL_ADC_REG_IsStopConversionOngoing(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l02953"></a><span class="lineno"> 2953</span>&#160;{</div><div class="line"><a name="l02954"></a><span class="lineno"> 2954</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga56c924ba75bdb8b75aa9130b75effbe5">ADC_CR_ADSTP</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga56c924ba75bdb8b75aa9130b75effbe5">ADC_CR_ADSTP</a>));</div><div class="line"><a name="l02955"></a><span class="lineno"> 2955</span>&#160;}</div><div class="line"><a name="l02956"></a><span class="lineno"> 2956</span>&#160;</div><div class="line"><a name="l02966"></a><span class="lineno"> 2966</span>&#160;__STATIC_INLINE uint32_t LL_ADC_REG_ReadConversionData32(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l02967"></a><span class="lineno"> 2967</span>&#160;{</div><div class="line"><a name="l02968"></a><span class="lineno"> 2968</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">DR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gada596183c4087696c486546e88176038">ADC_DR_DATA</a>));</div><div class="line"><a name="l02969"></a><span class="lineno"> 2969</span>&#160;}</div><div class="line"><a name="l02970"></a><span class="lineno"> 2970</span>&#160;</div><div class="line"><a name="l02981"></a><span class="lineno"> 2981</span>&#160;__STATIC_INLINE uint16_t LL_ADC_REG_ReadConversionData12(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l02982"></a><span class="lineno"> 2982</span>&#160;{</div><div class="line"><a name="l02983"></a><span class="lineno"> 2983</span>&#160;  <span class="keywordflow">return</span> (uint16_t)(READ_BIT(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">DR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gada596183c4087696c486546e88176038">ADC_DR_DATA</a>));</div><div class="line"><a name="l02984"></a><span class="lineno"> 2984</span>&#160;}</div><div class="line"><a name="l02985"></a><span class="lineno"> 2985</span>&#160;</div><div class="line"><a name="l02996"></a><span class="lineno"> 2996</span>&#160;__STATIC_INLINE uint16_t LL_ADC_REG_ReadConversionData10(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l02997"></a><span class="lineno"> 2997</span>&#160;{</div><div class="line"><a name="l02998"></a><span class="lineno"> 2998</span>&#160;  <span class="keywordflow">return</span> (uint16_t)(READ_BIT(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">DR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gada596183c4087696c486546e88176038">ADC_DR_DATA</a>));</div><div class="line"><a name="l02999"></a><span class="lineno"> 2999</span>&#160;}</div><div class="line"><a name="l03000"></a><span class="lineno"> 3000</span>&#160;</div><div class="line"><a name="l03011"></a><span class="lineno"> 3011</span>&#160;__STATIC_INLINE uint8_t LL_ADC_REG_ReadConversionData8(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l03012"></a><span class="lineno"> 3012</span>&#160;{</div><div class="line"><a name="l03013"></a><span class="lineno"> 3013</span>&#160;  <span class="keywordflow">return</span> (uint8_t)(READ_BIT(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">DR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gada596183c4087696c486546e88176038">ADC_DR_DATA</a>));</div><div class="line"><a name="l03014"></a><span class="lineno"> 3014</span>&#160;}</div><div class="line"><a name="l03015"></a><span class="lineno"> 3015</span>&#160;</div><div class="line"><a name="l03026"></a><span class="lineno"> 3026</span>&#160;__STATIC_INLINE uint8_t LL_ADC_REG_ReadConversionData6(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l03027"></a><span class="lineno"> 3027</span>&#160;{</div><div class="line"><a name="l03028"></a><span class="lineno"> 3028</span>&#160;  <span class="keywordflow">return</span> (uint8_t)(READ_BIT(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">DR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#gada596183c4087696c486546e88176038">ADC_DR_DATA</a>));</div><div class="line"><a name="l03029"></a><span class="lineno"> 3029</span>&#160;}</div><div class="line"><a name="l03030"></a><span class="lineno"> 3030</span>&#160;</div><div class="line"><a name="l03048"></a><span class="lineno"> 3048</span>&#160;__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_ADRDY(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l03049"></a><span class="lineno"> 3049</span>&#160;{</div><div class="line"><a name="l03050"></a><span class="lineno"> 3050</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY));</div><div class="line"><a name="l03051"></a><span class="lineno"> 3051</span>&#160;}</div><div class="line"><a name="l03052"></a><span class="lineno"> 3052</span>&#160;</div><div class="line"><a name="l03059"></a><span class="lineno"> 3059</span>&#160;__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_EOC(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l03060"></a><span class="lineno"> 3060</span>&#160;{</div><div class="line"><a name="l03061"></a><span class="lineno"> 3061</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, <a class="code" href="group___peripheral___registers___bits___definition.html#ga949681e78b978c1ccd680f11137a1550">ADC_ISR_EOC</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga949681e78b978c1ccd680f11137a1550">ADC_ISR_EOC</a>));</div><div class="line"><a name="l03062"></a><span class="lineno"> 3062</span>&#160;}</div><div class="line"><a name="l03063"></a><span class="lineno"> 3063</span>&#160;</div><div class="line"><a name="l03070"></a><span class="lineno"> 3070</span>&#160;__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_EOS(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l03071"></a><span class="lineno"> 3071</span>&#160;{</div><div class="line"><a name="l03072"></a><span class="lineno"> 3072</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, LL_ADC_FLAG_EOS) == (LL_ADC_FLAG_EOS));</div><div class="line"><a name="l03073"></a><span class="lineno"> 3073</span>&#160;}</div><div class="line"><a name="l03074"></a><span class="lineno"> 3074</span>&#160;</div><div class="line"><a name="l03081"></a><span class="lineno"> 3081</span>&#160;__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_OVR(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l03082"></a><span class="lineno"> 3082</span>&#160;{</div><div class="line"><a name="l03083"></a><span class="lineno"> 3083</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, LL_ADC_FLAG_OVR) == (LL_ADC_FLAG_OVR));</div><div class="line"><a name="l03084"></a><span class="lineno"> 3084</span>&#160;}</div><div class="line"><a name="l03085"></a><span class="lineno"> 3085</span>&#160;</div><div class="line"><a name="l03092"></a><span class="lineno"> 3092</span>&#160;__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_EOSMP(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l03093"></a><span class="lineno"> 3093</span>&#160;{</div><div class="line"><a name="l03094"></a><span class="lineno"> 3094</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, LL_ADC_FLAG_EOSMP) == (LL_ADC_FLAG_EOSMP));</div><div class="line"><a name="l03095"></a><span class="lineno"> 3095</span>&#160;}</div><div class="line"><a name="l03096"></a><span class="lineno"> 3096</span>&#160;</div><div class="line"><a name="l03103"></a><span class="lineno"> 3103</span>&#160;__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_AWD1(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l03104"></a><span class="lineno"> 3104</span>&#160;{</div><div class="line"><a name="l03105"></a><span class="lineno"> 3105</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, LL_ADC_FLAG_AWD1) == (LL_ADC_FLAG_AWD1));</div><div class="line"><a name="l03106"></a><span class="lineno"> 3106</span>&#160;}</div><div class="line"><a name="l03107"></a><span class="lineno"> 3107</span>&#160;</div><div class="line"><a name="l03117"></a><span class="lineno"> 3117</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_ClearFlag_ADRDY(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l03118"></a><span class="lineno"> 3118</span>&#160;{</div><div class="line"><a name="l03119"></a><span class="lineno"> 3119</span>&#160;  WRITE_REG(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, LL_ADC_FLAG_ADRDY);</div><div class="line"><a name="l03120"></a><span class="lineno"> 3120</span>&#160;}</div><div class="line"><a name="l03121"></a><span class="lineno"> 3121</span>&#160;</div><div class="line"><a name="l03128"></a><span class="lineno"> 3128</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_ClearFlag_EOC(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l03129"></a><span class="lineno"> 3129</span>&#160;{</div><div class="line"><a name="l03130"></a><span class="lineno"> 3130</span>&#160;  WRITE_REG(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, LL_ADC_FLAG_EOC);</div><div class="line"><a name="l03131"></a><span class="lineno"> 3131</span>&#160;}</div><div class="line"><a name="l03132"></a><span class="lineno"> 3132</span>&#160;</div><div class="line"><a name="l03139"></a><span class="lineno"> 3139</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_ClearFlag_EOS(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l03140"></a><span class="lineno"> 3140</span>&#160;{</div><div class="line"><a name="l03141"></a><span class="lineno"> 3141</span>&#160;  WRITE_REG(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, LL_ADC_FLAG_EOS);</div><div class="line"><a name="l03142"></a><span class="lineno"> 3142</span>&#160;}</div><div class="line"><a name="l03143"></a><span class="lineno"> 3143</span>&#160;</div><div class="line"><a name="l03150"></a><span class="lineno"> 3150</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_ClearFlag_OVR(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l03151"></a><span class="lineno"> 3151</span>&#160;{</div><div class="line"><a name="l03152"></a><span class="lineno"> 3152</span>&#160;  WRITE_REG(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, LL_ADC_FLAG_OVR);</div><div class="line"><a name="l03153"></a><span class="lineno"> 3153</span>&#160;}</div><div class="line"><a name="l03154"></a><span class="lineno"> 3154</span>&#160;</div><div class="line"><a name="l03161"></a><span class="lineno"> 3161</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_ClearFlag_EOSMP(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l03162"></a><span class="lineno"> 3162</span>&#160;{</div><div class="line"><a name="l03163"></a><span class="lineno"> 3163</span>&#160;  WRITE_REG(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, LL_ADC_FLAG_EOSMP);</div><div class="line"><a name="l03164"></a><span class="lineno"> 3164</span>&#160;}</div><div class="line"><a name="l03165"></a><span class="lineno"> 3165</span>&#160;</div><div class="line"><a name="l03172"></a><span class="lineno"> 3172</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_ClearFlag_AWD1(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l03173"></a><span class="lineno"> 3173</span>&#160;{</div><div class="line"><a name="l03174"></a><span class="lineno"> 3174</span>&#160;  WRITE_REG(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>, LL_ADC_FLAG_AWD1);</div><div class="line"><a name="l03175"></a><span class="lineno"> 3175</span>&#160;}</div><div class="line"><a name="l03176"></a><span class="lineno"> 3176</span>&#160;</div><div class="line"><a name="l03191"></a><span class="lineno"> 3191</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_EnableIT_ADRDY(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l03192"></a><span class="lineno"> 3192</span>&#160;{</div><div class="line"><a name="l03193"></a><span class="lineno"> 3193</span>&#160;  SET_BIT(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_ADRDY);</div><div class="line"><a name="l03194"></a><span class="lineno"> 3194</span>&#160;}</div><div class="line"><a name="l03195"></a><span class="lineno"> 3195</span>&#160;</div><div class="line"><a name="l03202"></a><span class="lineno"> 3202</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_EnableIT_EOC(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l03203"></a><span class="lineno"> 3203</span>&#160;{</div><div class="line"><a name="l03204"></a><span class="lineno"> 3204</span>&#160;  SET_BIT(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_EOC);</div><div class="line"><a name="l03205"></a><span class="lineno"> 3205</span>&#160;}</div><div class="line"><a name="l03206"></a><span class="lineno"> 3206</span>&#160;</div><div class="line"><a name="l03213"></a><span class="lineno"> 3213</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_EnableIT_EOS(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l03214"></a><span class="lineno"> 3214</span>&#160;{</div><div class="line"><a name="l03215"></a><span class="lineno"> 3215</span>&#160;  SET_BIT(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_EOS);</div><div class="line"><a name="l03216"></a><span class="lineno"> 3216</span>&#160;}</div><div class="line"><a name="l03217"></a><span class="lineno"> 3217</span>&#160;</div><div class="line"><a name="l03224"></a><span class="lineno"> 3224</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_EnableIT_OVR(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l03225"></a><span class="lineno"> 3225</span>&#160;{</div><div class="line"><a name="l03226"></a><span class="lineno"> 3226</span>&#160;  SET_BIT(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_OVR);</div><div class="line"><a name="l03227"></a><span class="lineno"> 3227</span>&#160;}</div><div class="line"><a name="l03228"></a><span class="lineno"> 3228</span>&#160;</div><div class="line"><a name="l03235"></a><span class="lineno"> 3235</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_EnableIT_EOSMP(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l03236"></a><span class="lineno"> 3236</span>&#160;{</div><div class="line"><a name="l03237"></a><span class="lineno"> 3237</span>&#160;  SET_BIT(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_EOSMP);</div><div class="line"><a name="l03238"></a><span class="lineno"> 3238</span>&#160;}</div><div class="line"><a name="l03239"></a><span class="lineno"> 3239</span>&#160;</div><div class="line"><a name="l03246"></a><span class="lineno"> 3246</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_EnableIT_AWD1(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l03247"></a><span class="lineno"> 3247</span>&#160;{</div><div class="line"><a name="l03248"></a><span class="lineno"> 3248</span>&#160;  SET_BIT(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_AWD1);</div><div class="line"><a name="l03249"></a><span class="lineno"> 3249</span>&#160;}</div><div class="line"><a name="l03250"></a><span class="lineno"> 3250</span>&#160;</div><div class="line"><a name="l03257"></a><span class="lineno"> 3257</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_DisableIT_ADRDY(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l03258"></a><span class="lineno"> 3258</span>&#160;{</div><div class="line"><a name="l03259"></a><span class="lineno"> 3259</span>&#160;  CLEAR_BIT(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_ADRDY);</div><div class="line"><a name="l03260"></a><span class="lineno"> 3260</span>&#160;}</div><div class="line"><a name="l03261"></a><span class="lineno"> 3261</span>&#160;</div><div class="line"><a name="l03268"></a><span class="lineno"> 3268</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_DisableIT_EOC(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l03269"></a><span class="lineno"> 3269</span>&#160;{</div><div class="line"><a name="l03270"></a><span class="lineno"> 3270</span>&#160;  CLEAR_BIT(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_EOC);</div><div class="line"><a name="l03271"></a><span class="lineno"> 3271</span>&#160;}</div><div class="line"><a name="l03272"></a><span class="lineno"> 3272</span>&#160;</div><div class="line"><a name="l03279"></a><span class="lineno"> 3279</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_DisableIT_EOS(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l03280"></a><span class="lineno"> 3280</span>&#160;{</div><div class="line"><a name="l03281"></a><span class="lineno"> 3281</span>&#160;  CLEAR_BIT(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_EOS);</div><div class="line"><a name="l03282"></a><span class="lineno"> 3282</span>&#160;}</div><div class="line"><a name="l03283"></a><span class="lineno"> 3283</span>&#160;</div><div class="line"><a name="l03290"></a><span class="lineno"> 3290</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_DisableIT_OVR(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l03291"></a><span class="lineno"> 3291</span>&#160;{</div><div class="line"><a name="l03292"></a><span class="lineno"> 3292</span>&#160;  CLEAR_BIT(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_OVR);</div><div class="line"><a name="l03293"></a><span class="lineno"> 3293</span>&#160;}</div><div class="line"><a name="l03294"></a><span class="lineno"> 3294</span>&#160;</div><div class="line"><a name="l03301"></a><span class="lineno"> 3301</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_DisableIT_EOSMP(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l03302"></a><span class="lineno"> 3302</span>&#160;{</div><div class="line"><a name="l03303"></a><span class="lineno"> 3303</span>&#160;  CLEAR_BIT(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_EOSMP);</div><div class="line"><a name="l03304"></a><span class="lineno"> 3304</span>&#160;}</div><div class="line"><a name="l03305"></a><span class="lineno"> 3305</span>&#160;</div><div class="line"><a name="l03312"></a><span class="lineno"> 3312</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_ADC_DisableIT_AWD1(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l03313"></a><span class="lineno"> 3313</span>&#160;{</div><div class="line"><a name="l03314"></a><span class="lineno"> 3314</span>&#160;  CLEAR_BIT(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_AWD1);</div><div class="line"><a name="l03315"></a><span class="lineno"> 3315</span>&#160;}</div><div class="line"><a name="l03316"></a><span class="lineno"> 3316</span>&#160;</div><div class="line"><a name="l03324"></a><span class="lineno"> 3324</span>&#160;__STATIC_INLINE uint32_t LL_ADC_IsEnabledIT_ADRDY(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l03325"></a><span class="lineno"> 3325</span>&#160;{</div><div class="line"><a name="l03326"></a><span class="lineno"> 3326</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_ADRDY) == (LL_ADC_IT_ADRDY));</div><div class="line"><a name="l03327"></a><span class="lineno"> 3327</span>&#160;}</div><div class="line"><a name="l03328"></a><span class="lineno"> 3328</span>&#160;</div><div class="line"><a name="l03336"></a><span class="lineno"> 3336</span>&#160;__STATIC_INLINE uint32_t LL_ADC_IsEnabledIT_EOC(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l03337"></a><span class="lineno"> 3337</span>&#160;{</div><div class="line"><a name="l03338"></a><span class="lineno"> 3338</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_EOC) == (LL_ADC_IT_EOC));</div><div class="line"><a name="l03339"></a><span class="lineno"> 3339</span>&#160;}</div><div class="line"><a name="l03340"></a><span class="lineno"> 3340</span>&#160;</div><div class="line"><a name="l03348"></a><span class="lineno"> 3348</span>&#160;__STATIC_INLINE uint32_t LL_ADC_IsEnabledIT_EOS(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l03349"></a><span class="lineno"> 3349</span>&#160;{</div><div class="line"><a name="l03350"></a><span class="lineno"> 3350</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_EOS) == (LL_ADC_IT_EOS));</div><div class="line"><a name="l03351"></a><span class="lineno"> 3351</span>&#160;}</div><div class="line"><a name="l03352"></a><span class="lineno"> 3352</span>&#160;</div><div class="line"><a name="l03360"></a><span class="lineno"> 3360</span>&#160;__STATIC_INLINE uint32_t LL_ADC_IsEnabledIT_OVR(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l03361"></a><span class="lineno"> 3361</span>&#160;{</div><div class="line"><a name="l03362"></a><span class="lineno"> 3362</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_OVR) == (LL_ADC_IT_OVR));</div><div class="line"><a name="l03363"></a><span class="lineno"> 3363</span>&#160;}</div><div class="line"><a name="l03364"></a><span class="lineno"> 3364</span>&#160;</div><div class="line"><a name="l03372"></a><span class="lineno"> 3372</span>&#160;__STATIC_INLINE uint32_t LL_ADC_IsEnabledIT_EOSMP(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l03373"></a><span class="lineno"> 3373</span>&#160;{</div><div class="line"><a name="l03374"></a><span class="lineno"> 3374</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_EOSMP) == (LL_ADC_IT_EOSMP));</div><div class="line"><a name="l03375"></a><span class="lineno"> 3375</span>&#160;}</div><div class="line"><a name="l03376"></a><span class="lineno"> 3376</span>&#160;</div><div class="line"><a name="l03384"></a><span class="lineno"> 3384</span>&#160;__STATIC_INLINE uint32_t LL_ADC_IsEnabledIT_AWD1(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx)</div><div class="line"><a name="l03385"></a><span class="lineno"> 3385</span>&#160;{</div><div class="line"><a name="l03386"></a><span class="lineno"> 3386</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(ADCx-&gt;<a class="code" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>, LL_ADC_IT_AWD1) == (LL_ADC_IT_AWD1));</div><div class="line"><a name="l03387"></a><span class="lineno"> 3387</span>&#160;}</div><div class="line"><a name="l03388"></a><span class="lineno"> 3388</span>&#160;</div><div class="line"><a name="l03393"></a><span class="lineno"> 3393</span>&#160;<span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div><div class="line"><a name="l03394"></a><span class="lineno"> 3394</span>&#160;</div><div class="line"><a name="l03398"></a><span class="lineno"> 3398</span>&#160;<span class="comment">/* Initialization of some features of ADC common parameters and multimode */</span></div><div class="line"><a name="l03399"></a><span class="lineno"> 3399</span>&#160;<span class="comment">/* Note: On this STM32 serie, there is no ADC common initialization           */</span></div><div class="line"><a name="l03400"></a><span class="lineno"> 3400</span>&#160;<span class="comment">/*       function.                                                            */</span></div><div class="line"><a name="l03401"></a><span class="lineno"> 3401</span>&#160;ErrorStatus LL_ADC_CommonDeInit(<a class="code" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *ADCxy_COMMON);</div><div class="line"><a name="l03402"></a><span class="lineno"> 3402</span>&#160;</div><div class="line"><a name="l03403"></a><span class="lineno"> 3403</span>&#160;<span class="comment">/* De-initialization of ADC instance */</span></div><div class="line"><a name="l03404"></a><span class="lineno"> 3404</span>&#160;ErrorStatus LL_ADC_DeInit(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx);</div><div class="line"><a name="l03405"></a><span class="lineno"> 3405</span>&#160;</div><div class="line"><a name="l03406"></a><span class="lineno"> 3406</span>&#160;<span class="comment">/* Initialization of some features of ADC instance */</span></div><div class="line"><a name="l03407"></a><span class="lineno"> 3407</span>&#160;ErrorStatus LL_ADC_Init(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, LL_ADC_InitTypeDef *ADC_InitStruct);</div><div class="line"><a name="l03408"></a><span class="lineno"> 3408</span>&#160;<span class="keywordtype">void</span>        LL_ADC_StructInit(LL_ADC_InitTypeDef *ADC_InitStruct);</div><div class="line"><a name="l03409"></a><span class="lineno"> 3409</span>&#160;</div><div class="line"><a name="l03410"></a><span class="lineno"> 3410</span>&#160;<span class="comment">/* Initialization of some features of ADC instance and ADC group regular */</span></div><div class="line"><a name="l03411"></a><span class="lineno"> 3411</span>&#160;ErrorStatus LL_ADC_REG_Init(<a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *ADCx, LL_ADC_REG_InitTypeDef *ADC_REG_InitStruct);</div><div class="line"><a name="l03412"></a><span class="lineno"> 3412</span>&#160;<span class="keywordtype">void</span>        LL_ADC_REG_StructInit(LL_ADC_REG_InitTypeDef *ADC_REG_InitStruct);</div><div class="line"><a name="l03413"></a><span class="lineno"> 3413</span>&#160;</div><div class="line"><a name="l03417"></a><span class="lineno"> 3417</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div><div class="line"><a name="l03418"></a><span class="lineno"> 3418</span>&#160;</div><div class="line"><a name="l03427"></a><span class="lineno"> 3427</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* ADC1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03428"></a><span class="lineno"> 3428</span>&#160;</div><div class="line"><a name="l03433"></a><span class="lineno"> 3433</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l03434"></a><span class="lineno"> 3434</span>&#160;}</div><div class="line"><a name="l03435"></a><span class="lineno"> 3435</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l03436"></a><span class="lineno"> 3436</span>&#160;</div><div class="line"><a name="l03437"></a><span class="lineno"> 3437</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __STM32F0xx_LL_ADC_H */</span><span class="preprocessor"></span></div><div class="line"><a name="l03438"></a><span class="lineno"> 3438</span>&#160;</div><div class="line"><a name="l03439"></a><span class="lineno"> 3439</span>&#160;<span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span></div><div class="ttc" id="struct_a_d_c___common___type_def_html_a5e1322e27c40bf91d172f9673f205c97"><div class="ttname"><a href="struct_a_d_c___common___type_def.html#a5e1322e27c40bf91d172f9673f205c97">ADC_Common_TypeDef::CCR</a></div><div class="ttdeci">__IO uint32_t CCR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:153</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga0c74cdf4888bb431e36aa8f636c66e75"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0c74cdf4888bb431e36aa8f636c66e75">ADC_CHSELR_CHSEL11</a></div><div class="ttdeci">#define ADC_CHSELR_CHSEL11</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:798</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaceac2124a2a41388f9f5e5c2c310a27e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaceac2124a2a41388f9f5e5c2c310a27e">ADC_SMPR_SMP</a></div><div class="ttdeci">#define ADC_SMPR_SMP</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:721</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gac6252eddc09ac86f0ba2fc34e9973b52"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac6252eddc09ac86f0ba2fc34e9973b52">ADC_CHSELR_CHSEL10</a></div><div class="ttdeci">#define ADC_CHSELR_CHSEL10</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:801</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gab167e83ae3042f3041d4da630d58ccc6"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab167e83ae3042f3041d4da630d58ccc6">ADC_CHSELR_CHSEL0</a></div><div class="ttdeci">#define ADC_CHSELR_CHSEL0</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:831</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_ad969d65fa03d3b7940bbc4250b773893"><div class="ttname"><a href="struct_a_d_c___type_def.html#ad969d65fa03d3b7940bbc4250b773893">ADC_TypeDef::SMPR</a></div><div class="ttdeci">__IO uint32_t SMPR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:141</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga87c66f671af3241a20d7dfa2a048b40a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga87c66f671af3241a20d7dfa2a048b40a">ADC_CR_ADCAL</a></div><div class="ttdeci">#define ADC_CR_ADCAL</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:628</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gafc48e957d935d791a767c763b9225832"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gafc48e957d935d791a767c763b9225832">ADC_CFGR1_EXTEN</a></div><div class="ttdeci">#define ADC_CFGR1_EXTEN</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:660</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gadbd980c2b24383afb370bfe69860064f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gadbd980c2b24383afb370bfe69860064f">ADC_CFGR1_OVRMOD</a></div><div class="ttdeci">#define ADC_CFGR1_OVRMOD</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:666</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gada596183c4087696c486546e88176038"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gada596183c4087696c486546e88176038">ADC_DR_DATA</a></div><div class="ttdeci">#define ADC_DR_DATA</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:836</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaacfdf93021c4aa68f312f6f58c437091"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaacfdf93021c4aa68f312f6f58c437091">ADC_CHSELR_CHSEL9</a></div><div class="ttdeci">#define ADC_CHSELR_CHSEL9</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:804</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga8dbf486a3f4f0d1fa4b2fb3fc6a875ae"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8dbf486a3f4f0d1fa4b2fb3fc6a875ae">ADC_CHSELR_CHSEL6</a></div><div class="ttdeci">#define ADC_CHSELR_CHSEL6</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:813</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_a7a12ab903dcfa91c96beb2e36562eed6"><div class="ttname"><a href="struct_a_d_c___type_def.html#a7a12ab903dcfa91c96beb2e36562eed6">ADC_TypeDef::CFGR1</a></div><div class="ttdeci">__IO uint32_t CFGR1</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:139</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_ad587bd6f59142b90c879b7c8aaf1bb8c"><div class="ttname"><a href="struct_a_d_c___type_def.html#ad587bd6f59142b90c879b7c8aaf1bb8c">ADC_TypeDef::CFGR2</a></div><div class="ttdeci">__IO uint32_t CFGR2</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:140</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga949681e78b978c1ccd680f11137a1550"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga949681e78b978c1ccd680f11137a1550">ADC_ISR_EOC</a></div><div class="ttdeci">#define ADC_ISR_EOC</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:574</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga26fe09dfd6969dd95591942e80cc3d2b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga26fe09dfd6969dd95591942e80cc3d2b">ADC_CR_ADEN</a></div><div class="ttdeci">#define ADC_CR_ADEN</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:616</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_ab3c49a96815fcbee63d95e1e74f20e75"><div class="ttname"><a href="struct_a_d_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ADC_TypeDef::ISR</a></div><div class="ttdeci">__IO uint32_t ISR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:136</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gad99494f414a25f32a5f00ea39ea2150a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad99494f414a25f32a5f00ea39ea2150a">ADC_CR_ADDIS</a></div><div class="ttdeci">#define ADC_CR_ADDIS</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:619</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga697a712147bfa61fd786ae5ce3ca2bfa"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga697a712147bfa61fd786ae5ce3ca2bfa">ADC_CHSELR_CHSEL3</a></div><div class="ttdeci">#define ADC_CHSELR_CHSEL3</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:822</div></div>
<div class="ttc" id="stm32f0xx_8h_html"><div class="ttname"><a href="stm32f0xx_8h.html">stm32f0xx.h</a></div><div class="ttdoc">CMSIS STM32F0xx Device Peripheral Access Layer Header File. </div></div>
<div class="ttc" id="struct_a_d_c___type_def_html"><div class="ttname"><a href="struct_a_d_c___type_def.html">ADC_TypeDef</a></div><div class="ttdoc">Analog to Digital Converter. </div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:134</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga9d5676c559f66561a86e6236ba803f98"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9d5676c559f66561a86e6236ba803f98">ADC_CFGR1_RES</a></div><div class="ttdeci">#define ADC_CFGR1_RES</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:643</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gad9615a92dc5d719eda04efc0fbcc2274"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad9615a92dc5d719eda04efc0fbcc2274">ADC_CHSELR_CHSEL13</a></div><div class="ttdeci">#define ADC_CHSELR_CHSEL13</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:792</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga9ca21fba6d475be2101310ee709e3434"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9ca21fba6d475be2101310ee709e3434">ADC_CHSELR_CHSEL</a></div><div class="ttdeci">#define ADC_CHSELR_CHSEL</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:774</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga138c4d67e5735326ffc922409f3fc8f4"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga138c4d67e5735326ffc922409f3fc8f4">ADC_CFGR1_SCANDIR</a></div><div class="ttdeci">#define ADC_CFGR1_SCANDIR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:639</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga1bb861455b1d4bcfc419e7a5d76655ec"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1bb861455b1d4bcfc419e7a5d76655ec">ADC_CHSELR_CHSEL5</a></div><div class="ttdeci">#define ADC_CHSELR_CHSEL5</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:816</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_a63d179b7a36a715dce7203858d3be132"><div class="ttname"><a href="struct_a_d_c___type_def.html#a63d179b7a36a715dce7203858d3be132">ADC_TypeDef::TR</a></div><div class="ttdeci">__IO uint32_t TR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:144</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga1466dacc8afdc2a11ed1d10720834c0f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1466dacc8afdc2a11ed1d10720834c0f">ADC_CFGR1_DMAEN</a></div><div class="ttdeci">#define ADC_CFGR1_DMAEN</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:633</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gab5b84d83a703faf41021f5aed1b08d1f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab5b84d83a703faf41021f5aed1b08d1f">ADC_CHSELR_CHSEL14</a></div><div class="ttdeci">#define ADC_CHSELR_CHSEL14</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:789</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_a0ffde5fc9674bafc8a44e80cf36953a3"><div class="ttname"><a href="struct_a_d_c___type_def.html#a0ffde5fc9674bafc8a44e80cf36953a3">ADC_TypeDef::CHSELR</a></div><div class="ttdeci">__IO uint32_t CHSELR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:146</div></div>
<div class="ttc" id="struct_a_d_c___common___type_def_html"><div class="ttname"><a href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a></div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:151</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga828269a978a7bee65fc836de87b422d7"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga828269a978a7bee65fc836de87b422d7">ADC_CHSELR_CHSEL2</a></div><div class="ttdeci">#define ADC_CHSELR_CHSEL2</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:825</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaec05330012f52f35421531c72819fada"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaec05330012f52f35421531c72819fada">ADC_CCR_TSEN</a></div><div class="ttdeci">#define ADC_CCR_TSEN</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:861</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga8056645767f844ce037f2a45fdb54ca6"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8056645767f844ce037f2a45fdb54ca6">ADC_CHSELR_CHSEL18</a></div><div class="ttdeci">#define ADC_CHSELR_CHSEL18</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:777</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga835b5a1068e5b4746a61a637831a6add"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga835b5a1068e5b4746a61a637831a6add">ADC_CHSELR_CHSEL12</a></div><div class="ttdeci">#define ADC_CHSELR_CHSEL12</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:795</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga8dfc51c25f28841ceffb83ba992d07c5"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8dfc51c25f28841ceffb83ba992d07c5">ADC_CHSELR_CHSEL16</a></div><div class="ttdeci">#define ADC_CHSELR_CHSEL16</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:783</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaecc47464aaa52f565d8daa9cf1a86054"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaecc47464aaa52f565d8daa9cf1a86054">ADC_CCR_VREFEN</a></div><div class="ttdeci">#define ADC_CCR_VREFEN</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:858</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga2ff56271bc473179a89b075fda664512"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2ff56271bc473179a89b075fda664512">ADC_CFGR1_AUTOFF</a></div><div class="ttdeci">#define ADC_CFGR1_AUTOFF</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:675</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gab698a32d964b2c094ba4d42931c21068"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab698a32d964b2c094ba4d42931c21068">ADC_CFGR1_DMACFG</a></div><div class="ttdeci">#define ADC_CFGR1_DMACFG</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:636</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga01e1d27f5eba18a59660d7b32611f068"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga01e1d27f5eba18a59660d7b32611f068">ADC_CHSELR_CHSEL8</a></div><div class="ttdeci">#define ADC_CHSELR_CHSEL8</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:807</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaec0461a534becec3c117d67abeb386b4"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaec0461a534becec3c117d67abeb386b4">ADC_CHSELR_CHSEL17</a></div><div class="ttdeci">#define ADC_CHSELR_CHSEL17</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:780</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="struct_a_d_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">ADC_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:138</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga4f9b146cfe8e9ca180676f8e9af40b8b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4f9b146cfe8e9ca180676f8e9af40b8b">ADC_CHSELR_CHSEL7</a></div><div class="ttdeci">#define ADC_CHSELR_CHSEL7</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:810</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga2a68ef1ef5f97552db10e8a4303eb0a2"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2a68ef1ef5f97552db10e8a4303eb0a2">ADC_CFGR1_CONT</a></div><div class="ttdeci">#define ADC_CFGR1_CONT</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:669</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga2617214deca9d2d1fe358e7012de53b7"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2617214deca9d2d1fe358e7012de53b7">ADC_CHSELR_CHSEL1</a></div><div class="ttdeci">#define ADC_CHSELR_CHSEL1</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:828</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaaeefa6f00268db0df10fb97112a9f456"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaaeefa6f00268db0df10fb97112a9f456">ADC_CCR_VBATEN</a></div><div class="ttdeci">#define ADC_CCR_VBATEN</div><div class="ttdef"><b>Definition:</b> stm32f031x6.h:875</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga25021284fb6bfad3e8448edc6ef81218"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga25021284fb6bfad3e8448edc6ef81218">ADC_CR_ADSTART</a></div><div class="ttdeci">#define ADC_CR_ADSTART</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:622</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga5821334c58af9ea7fa1205c1459f5a3a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5821334c58af9ea7fa1205c1459f5a3a">ADC_CFGR2_CKMODE</a></div><div class="ttdeci">#define ADC_CFGR2_CKMODE</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:710</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga01460f832e7bd04e150f86425aa922dd"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga01460f832e7bd04e150f86425aa922dd">ADC_CFGR1_EXTSEL</a></div><div class="ttdeci">#define ADC_CFGR1_EXTSEL</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:653</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gae26a4779335193192049e1d58e3b2718"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae26a4779335193192049e1d58e3b2718">ADC_CFGR1_DISCEN</a></div><div class="ttdeci">#define ADC_CFGR1_DISCEN</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:678</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gae71a9b3ba55c541de0fd39ce647ba619"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae71a9b3ba55c541de0fd39ce647ba619">ADC_CHSELR_CHSEL4</a></div><div class="ttdeci">#define ADC_CHSELR_CHSEL4</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:819</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga56c924ba75bdb8b75aa9130b75effbe5"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga56c924ba75bdb8b75aa9130b75effbe5">ADC_CR_ADSTP</a></div><div class="ttdeci">#define ADC_CR_ADSTP</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:625</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga48d91913f0fe8acb7a07de52505a1fa7"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga48d91913f0fe8acb7a07de52505a1fa7">ADC_CFGR1_ALIGN</a></div><div class="ttdeci">#define ADC_CFGR1_ALIGN</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:649</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_a3df0d8dfcd1ec958659ffe21eb64fa94"><div class="ttname"><a href="struct_a_d_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">ADC_TypeDef::DR</a></div><div class="ttdeci">__IO uint32_t DR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:148</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga2fe986e2a65282b01053839f8c0877a3"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2fe986e2a65282b01053839f8c0877a3">ADC_CFGR1_WAIT</a></div><div class="ttdeci">#define ADC_CFGR1_WAIT</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:672</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_a6566f8cfbd1d8aa7e8db046aa35e77db"><div class="ttname"><a href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">ADC_TypeDef::IER</a></div><div class="ttdeci">__IO uint32_t IER</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:137</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gab84928f30f310c5995fda17d09356caa"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab84928f30f310c5995fda17d09356caa">ADC_CHSELR_CHSEL15</a></div><div class="ttdeci">#define ADC_CHSELR_CHSEL15</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:786</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_8cfaa5a6f8648a8e57f51340ac35165a.html">HAL_Driver</a></li><li class="navelem"><a class="el" href="dir_b3e30d010ba20f828eb6ada1cb6aefb8.html">Inc</a></li><li class="navelem"><a class="el" href="stm32f0xx__ll__adc_8h.html">stm32f0xx_ll_adc.h</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
