#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5c9676c40470 .scope module, "processor_tb" "processor_tb" 2 3;
 .timescale -9 -12;
v0x5c9676c6e6d0_0 .var "clk", 0 0;
v0x5c9676c6e790_0 .var/i "idx", 31 0;
v0x5c9676c6e870_0 .net "instr_opcode", 5 0, L_0x5c9676c837b0;  1 drivers
v0x5c9676c6e970_0 .var/i "passedTests", 31 0;
v0x5c9676c6ea30_0 .net "prog_count", 31 0, L_0x5c9676c83630;  1 drivers
v0x5c9676c6eaf0_0 .net "reg1_addr", 4 0, L_0x5c9676c814f0;  1 drivers
v0x5c9676c6ebc0_0 .net "reg1_data", 31 0, L_0x5c9676c83840;  1 drivers
v0x5c9676c6ec90_0 .net "reg2_addr", 4 0, L_0x5c9676c815e0;  1 drivers
v0x5c9676c6ed60_0 .net "reg2_data", 31 0, L_0x5c9676c83940;  1 drivers
v0x5c9676c6eec0_0 .var "rst", 0 0;
v0x5c9676c6ef60_0 .var/i "ticks", 31 0;
v0x5c9676c6f020_0 .var/i "totalTests", 31 0;
v0x5c9676c6f100_0 .net "write_reg_addr", 4 0, L_0x5c9676c839d0;  1 drivers
v0x5c9676c6f1f0_0 .net "write_reg_data", 31 0, L_0x5c9676c838d0;  1 drivers
E_0x5c9676bc3d30 .event negedge, v0x5c9676c59b10_0;
S_0x5c9676c407f0 .scope module, "uut" "lab05_pipelined" 2 32, 3 721 0, S_0x5c9676c40470;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 6 "opcode";
    .port_info 4 /OUTPUT 5 "src1_addr";
    .port_info 5 /OUTPUT 32 "src1_out";
    .port_info 6 /OUTPUT 5 "src2_addr";
    .port_info 7 /OUTPUT 32 "src2_out";
    .port_info 8 /OUTPUT 5 "dst_addr";
    .port_info 9 /OUTPUT 32 "dst_data";
L_0x5c9676c81480 .functor BUFZ 1, v0x5c9676c58bf0_0, C4<0>, C4<0>, C4<0>;
L_0x5c9676c81ce0 .functor BUFZ 1, v0x5c9676c589b0_0, C4<0>, C4<0>, C4<0>;
L_0x5c9676c81df0 .functor BUFZ 1, v0x5c9676c58720_0, C4<0>, C4<0>, C4<0>;
L_0x5c9676c81eb0 .functor BUFZ 1, v0x5c9676c588a0_0, C4<0>, C4<0>, C4<0>;
L_0x5c9676c82140 .functor BUFZ 1, v0x5c9676c58a70_0, C4<0>, C4<0>, C4<0>;
L_0x5c9676c82250 .functor BUFZ 1, v0x5c9676c58b30_0, C4<0>, C4<0>, C4<0>;
L_0x5c9676c82350 .functor BUFZ 2, v0x5c9676c58560_0, C4<00>, C4<00>, C4<00>;
L_0x5c9676c82550 .functor BUFZ 1, v0x5c9676c58660_0, C4<0>, C4<0>, C4<0>;
L_0x5c9676c82d50 .functor AND 1, L_0x5c9676c82b80, v0x5c9676c5d980_0, C4<1>, C4<1>;
L_0x5c9676c83630 .functor BUFZ 32, v0x5c9676c5f0f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5c9676c837b0 .functor BUFZ 6, L_0x5c9676c80ce0, C4<000000>, C4<000000>, C4<000000>;
L_0x5c9676c83840 .functor BUFZ 32, L_0x5c9676c6f500, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5c9676c83940 .functor BUFZ 32, L_0x5c9676c6f500, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5c9676c839d0 .functor BUFZ 5, v0x5c9676c69030_0, C4<00000>, C4<00000>, C4<00000>;
L_0x5c9676c838d0 .functor BUFZ 32, v0x5c9676c550f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5c9676c69bf0_0 .net "PC", 31 0, L_0x5c9676c83630;  alias, 1 drivers
v0x5c9676c69cf0_0 .net "PCSrc", 0 0, L_0x5c9676c82d50;  1 drivers
v0x5c9676c69db0_0 .net "PC_temp", 31 0, v0x5c9676c5f0f0_0;  1 drivers
L_0x70b7830771c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5c9676c69ea0_0 .net/2u *"_ivl_13", 1 0, L_0x70b7830771c8;  1 drivers
v0x5c9676c69f40_0 .net *"_ivl_42", 0 0, L_0x5c9676c81480;  1 drivers
v0x5c9676c6a070_0 .net *"_ivl_47", 0 0, L_0x5c9676c81ce0;  1 drivers
v0x5c9676c6a150_0 .net *"_ivl_51", 0 0, L_0x5c9676c81df0;  1 drivers
v0x5c9676c6a230_0 .net *"_ivl_55", 0 0, L_0x5c9676c81eb0;  1 drivers
v0x5c9676c6a310_0 .net *"_ivl_60", 0 0, L_0x5c9676c82140;  1 drivers
v0x5c9676c6a3f0_0 .net *"_ivl_64", 0 0, L_0x5c9676c82250;  1 drivers
v0x5c9676c6a4d0_0 .net *"_ivl_68", 1 0, L_0x5c9676c82350;  1 drivers
v0x5c9676c6a5b0_0 .net *"_ivl_73", 0 0, L_0x5c9676c82550;  1 drivers
v0x5c9676c6a690_0 .net *"_ivl_75", 0 0, L_0x5c9676c82b80;  1 drivers
v0x5c9676c6a770_0 .net *"_ivl_9", 29 0, L_0x5c9676c80b70;  1 drivers
v0x5c9676c6a850_0 .net "alu_op", 1 0, L_0x5c9676c81340;  1 drivers
v0x5c9676c6a910_0 .net "alu_src", 0 0, L_0x5c9676c813e0;  1 drivers
v0x5c9676c6a9b0_0 .net "branchAddr", 31 0, L_0x5c9676c82790;  1 drivers
v0x5c9676c6ab60_0 .net "clk", 0 0, v0x5c9676c6e6d0_0;  1 drivers
v0x5c9676c6ac00_0 .net "data_val", 31 0, L_0x5c9676c7fd50;  1 drivers
v0x5c9676c6aca0_0 .net "dst_addr", 4 0, L_0x5c9676c839d0;  alias, 1 drivers
v0x5c9676c6ad80_0 .net "dst_addr_temp", 4 0, v0x5c9676c69030_0;  1 drivers
v0x5c9676c6ae40_0 .net "dst_data", 31 0, L_0x5c9676c838d0;  alias, 1 drivers
v0x5c9676c6af20_0 .net "dst_data_temp", 31 0, v0x5c9676c550f0_0;  1 drivers
v0x5c9676c6afe0_0 .net "incrPC", 31 0, v0x5c9676c57e70_0;  1 drivers
v0x5c9676c6b0a0_0 .net "instr", 31 0, v0x5c9676c66800_0;  1 drivers
v0x5c9676c6b160_0 .net "mem_addr", 31 0, v0x5c9676c5c270_0;  1 drivers
v0x5c9676c6b2b0_0 .net "mem_data", 31 0, L_0x5c9676c829d0;  1 drivers
v0x5c9676c6b370_0 .net "mem_read", 0 0, L_0x5c9676c83250;  1 drivers
v0x5c9676c6b410_0 .net "mem_write", 0 0, L_0x5c9676c82cb0;  1 drivers
v0x5c9676c6b4b0_0 .net "opcode", 5 0, L_0x5c9676c837b0;  alias, 1 drivers
v0x5c9676c6b550_0 .net "opcode_temp", 5 0, L_0x5c9676c80ce0;  1 drivers
v0x5c9676c6b610_0 .net "reg_dst", 0 0, L_0x5c9676c811f0;  1 drivers
v0x5c9676c6b6b0_0 .net "reg_write", 0 0, L_0x5c9676c833a0;  1 drivers
v0x5c9676c6b750_0 .net "rst", 0 0, v0x5c9676c6eec0_0;  1 drivers
v0x5c9676c6b7f0_0 .net "s0", 31 0, v0x5c9676c55860_0;  1 drivers
v0x5c9676c6b8e0_0 .net "s1", 0 0, v0x5c9676c58bf0_0;  1 drivers
v0x5c9676c6b980_0 .net "s10", 4 0, L_0x5c9676c80ee0;  1 drivers
v0x5c9676c6ba20_0 .net "s11", 4 0, L_0x5c9676c80fc0;  1 drivers
v0x5c9676c6bb10_0 .net "s12", 15 0, L_0x5c9676c81060;  1 drivers
v0x5c9676c6bbb0_0 .net "s13", 31 0, L_0x5c9676c81b10;  1 drivers
v0x5c9676c6bc50_0 .net "s14", 4 0, L_0x5c9676c808d0;  1 drivers
v0x5c9676c6bd10_0 .net "s15", 4 0, L_0x5c9676c80a20;  1 drivers
v0x5c9676c6bdd0_0 .net "s16", 4 0, v0x5c9676c55ff0_0;  1 drivers
v0x5c9676c6be90_0 .net "s17", 5 0, L_0x5c9676c81150;  1 drivers
v0x5c9676c6bf50_0 .net "s18", 3 0, v0x5c9676c56540_0;  1 drivers
v0x5c9676c6c040_0 .net "s19", 31 0, v0x5c9676c631d0_0;  1 drivers
v0x5c9676c6c100_0 .net "s2", 0 0, v0x5c9676c589b0_0;  1 drivers
v0x5c9676c6c1a0_0 .net "s20", 31 0, L_0x5c9676c80570;  1 drivers
v0x5c9676c6c240_0 .net "s21", 31 0, v0x5c9676c549a0_0;  1 drivers
v0x5c9676c6c350_0 .net "s22", 0 0, v0x5c9676c577e0_0;  1 drivers
v0x5c9676c6c3f0_0 .net "s23", 31 0, v0x5c9676c57660_0;  1 drivers
v0x5c9676c6c4b0_0 .net "s24", 31 0, L_0x5c9676c806c0;  1 drivers
v0x5c9676c6c570_0 .net "s25", 0 0, L_0x5c9676c83590;  1 drivers
v0x5c9676c6c610_0 .net "s26", 31 0, L_0x5c9676c82f70;  1 drivers
v0x5c9676c6c6b0_0 .net "s27", 31 0, L_0x5c9676c82e50;  1 drivers
v0x5c9676c6c770_0 .net "s28", 31 0, L_0x5c9676c80440;  1 drivers
v0x5c9676c6c830_0 .net "s29", 31 0, L_0x5c9676c80c40;  1 drivers
v0x5c9676c6c920_0 .net "s3", 0 0, v0x5c9676c58720_0;  1 drivers
v0x5c9676c6c9f0_0 .net "s30", 31 0, v0x5c9676c56da0_0;  1 drivers
v0x5c9676c6ca90_0 .net "s31", 0 0, v0x5c9676c5d980_0;  1 drivers
v0x5c9676c6cb80_0 .net "s32", 7 0, L_0x5c9676c831b0;  1 drivers
v0x5c9676c6cc20_0 .net "s33", 7 0, L_0x5c9676c7f9b0;  1 drivers
v0x5c9676c6ccf0_0 .net "s34", 31 0, L_0x5c9676c800e0;  1 drivers
v0x5c9676c6cd90_0 .net "s35", 31 0, L_0x5c9676c801e0;  1 drivers
v0x5c9676c6cee0_0 .net "s36", 1 0, L_0x5c9676c81c40;  1 drivers
v0x5c9676c6d3b0_0 .net "s37", 2 0, L_0x5c9676c81f70;  1 drivers
v0x5c9676c6d4c0_0 .net "s38", 3 0, L_0x5c9676c82410;  1 drivers
v0x5c9676c6d5d0_0 .net "s39", 1 0, L_0x5c9676c802c0;  1 drivers
v0x5c9676c6d720_0 .net "s4", 0 0, v0x5c9676c588a0_0;  1 drivers
v0x5c9676c6d7c0_0 .net "s40", 2 0, L_0x5c9676c80330;  1 drivers
v0x5c9676c6d8f0_0 .net "s41", 3 0, v0x5c9676c60de0_0;  1 drivers
v0x5c9676c6d9b0_0 .net "s42", 1 0, L_0x5c9676c826b0;  1 drivers
v0x5c9676c6db00_0 .net "s43", 2 0, v0x5c9676c5b2c0_0;  1 drivers
v0x5c9676c6dbc0_0 .net "s44", 4 0, L_0x5c9676c82af0;  1 drivers
v0x5c9676c6dd10_0 .net "s45", 1 0, v0x5c9676c678a0_0;  1 drivers
v0x5c9676c6ddd0_0 .net "s5", 0 0, v0x5c9676c58a70_0;  1 drivers
v0x5c9676c6de70_0 .net "s6", 0 0, v0x5c9676c58b30_0;  1 drivers
v0x5c9676c6df10_0 .net "s7", 1 0, v0x5c9676c58560_0;  1 drivers
v0x5c9676c6dfb0_0 .net "s8", 0 0, v0x5c9676c58660_0;  1 drivers
v0x5c9676c6e050_0 .net "s9", 4 0, L_0x5c9676c80e40;  1 drivers
v0x5c9676c6e0f0_0 .net "src1_addr", 4 0, L_0x5c9676c814f0;  alias, 1 drivers
v0x5c9676c6e190_0 .net "src1_out", 31 0, L_0x5c9676c83840;  alias, 1 drivers
v0x5c9676c6e250_0 .net "src2", 31 0, L_0x5c9676c6f870;  1 drivers
v0x5c9676c6e310_0 .net "src2_addr", 4 0, L_0x5c9676c815e0;  alias, 1 drivers
v0x5c9676c6e3f0_0 .net "src2_out", 31 0, L_0x5c9676c83940;  alias, 1 drivers
v0x5c9676c6e4d0_0 .net "src2_out_temp", 31 0, L_0x5c9676c6f500;  1 drivers
L_0x5c9676c7f9b0 .part v0x5c9676c5f0f0_0, 2, 8;
L_0x5c9676c80b70 .part v0x5c9676c631d0_0, 2, 30;
L_0x5c9676c80c40 .concat8 [ 2 30 0 0], L_0x70b7830771c8, L_0x5c9676c80b70;
L_0x5c9676c80ce0 .part v0x5c9676c66800_0, 26, 6;
L_0x5c9676c80e40 .part v0x5c9676c66800_0, 21, 5;
L_0x5c9676c80ee0 .part v0x5c9676c66800_0, 16, 5;
L_0x5c9676c80fc0 .part v0x5c9676c66800_0, 11, 5;
L_0x5c9676c81060 .part v0x5c9676c66800_0, 0, 16;
L_0x5c9676c81150 .part v0x5c9676c631d0_0, 0, 6;
L_0x5c9676c811f0 .part v0x5c9676c60de0_0, 0, 1;
L_0x5c9676c81340 .part v0x5c9676c60de0_0, 1, 2;
L_0x5c9676c813e0 .part v0x5c9676c60de0_0, 3, 1;
L_0x5c9676c814f0 .part v0x5c9676c66800_0, 21, 5;
L_0x5c9676c815e0 .part v0x5c9676c66800_0, 16, 5;
L_0x5c9676c81c40 .concat8 [ 1 1 0 0], L_0x5c9676c81480, L_0x5c9676c81ce0;
L_0x5c9676c81f70 .concat8 [ 1 1 1 0], L_0x5c9676c81df0, L_0x5c9676c81eb0, L_0x5c9676c82140;
L_0x5c9676c82410 .concat8 [ 1 2 1 0], L_0x5c9676c82250, L_0x5c9676c82350, L_0x5c9676c82550;
L_0x5c9676c82b80 .part v0x5c9676c5b2c0_0, 0, 1;
L_0x5c9676c831b0 .part v0x5c9676c5c270_0, 0, 8;
L_0x5c9676c83250 .part v0x5c9676c5b2c0_0, 1, 1;
L_0x5c9676c82cb0 .part v0x5c9676c5b2c0_0, 2, 1;
L_0x5c9676c833a0 .part v0x5c9676c678a0_0, 0, 1;
L_0x5c9676c83590 .part v0x5c9676c678a0_0, 1, 1;
S_0x5c9676c3fd70 .scope module, "DIG_BitExtender_i8" "DIG_BitExtender" 3 911, 3 493 0, S_0x5c9676c407f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 32 "out";
P_0x5c9676c1dd00 .param/l "inputBits" 0 3 494, +C4<00000000000000000000000000010000>;
P_0x5c9676c1dd40 .param/l "outputBits" 0 3 495, +C4<00000000000000000000000000100000>;
v0x5c9676c396a0_0 .net *"_ivl_1", 0 0, L_0x5c9676c81750;  1 drivers
v0x5c9676c38bf0_0 .net *"_ivl_2", 15 0, L_0x5c9676c817f0;  1 drivers
v0x5c9676c34b00_0 .net "in", 15 0, L_0x5c9676c81060;  alias, 1 drivers
v0x5c9676c33940_0 .net "out", 31 0, L_0x5c9676c81b10;  alias, 1 drivers
L_0x5c9676c81750 .part L_0x5c9676c81060, 15, 1;
LS_0x5c9676c817f0_0_0 .concat [ 1 1 1 1], L_0x5c9676c81750, L_0x5c9676c81750, L_0x5c9676c81750, L_0x5c9676c81750;
LS_0x5c9676c817f0_0_4 .concat [ 1 1 1 1], L_0x5c9676c81750, L_0x5c9676c81750, L_0x5c9676c81750, L_0x5c9676c81750;
LS_0x5c9676c817f0_0_8 .concat [ 1 1 1 1], L_0x5c9676c81750, L_0x5c9676c81750, L_0x5c9676c81750, L_0x5c9676c81750;
LS_0x5c9676c817f0_0_12 .concat [ 1 1 1 1], L_0x5c9676c81750, L_0x5c9676c81750, L_0x5c9676c81750, L_0x5c9676c81750;
L_0x5c9676c817f0 .concat [ 4 4 4 4], LS_0x5c9676c817f0_0_0, LS_0x5c9676c817f0_0_4, LS_0x5c9676c817f0_0_8, LS_0x5c9676c817f0_0_12;
L_0x5c9676c81b10 .concat [ 16 16 0 0], L_0x5c9676c81060, L_0x5c9676c817f0;
S_0x5c9676c400f0 .scope module, "DIG_RAMDualAccess_i4" "DIG_RAMDualAccess" 3 840, 3 210 0, S_0x5c9676c407f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "ld";
    .port_info 2 /INPUT 8 "1A";
    .port_info 3 /INPUT 8 "2A";
    .port_info 4 /INPUT 32 "1Din";
    .port_info 5 /INPUT 1 "str";
    .port_info 6 /OUTPUT 32 "1D";
    .port_info 7 /OUTPUT 32 "2D";
P_0x5c9676bce9f0 .param/l "AddrBits" 0 3 213, +C4<00000000000000000000000000001000>;
P_0x5c9676bcea30 .param/l "Bits" 0 3 212, +C4<00000000000000000000000000100000>;
L_0x5c9676c800e0 .functor BUFZ 32, L_0x5c9676c7fed0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5c9676c33da0_0 .net "1A", 7 0, L_0x5c9676c831b0;  alias, 1 drivers
v0x5c9676c19e50_0 .net "1D", 31 0, L_0x5c9676c7fd50;  alias, 1 drivers
v0x5c9676c1dc60_0 .net "1Din", 31 0, L_0x5c9676c829d0;  alias, 1 drivers
v0x5c9676c538a0_0 .net "2A", 7 0, L_0x5c9676c7f9b0;  alias, 1 drivers
v0x5c9676c53980_0 .net "2D", 31 0, L_0x5c9676c800e0;  alias, 1 drivers
v0x5c9676c53a60_0 .net "C", 0 0, v0x5c9676c6e6d0_0;  alias, 1 drivers
v0x5c9676c53b20_0 .net *"_ivl_0", 31 0, L_0x5c9676c7faa0;  1 drivers
v0x5c9676c53c00_0 .net *"_ivl_10", 31 0, L_0x5c9676c7fed0;  1 drivers
v0x5c9676c53ce0_0 .net *"_ivl_12", 9 0, L_0x5c9676c7ffa0;  1 drivers
L_0x70b783077180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5c9676c53dc0_0 .net *"_ivl_15", 1 0, L_0x70b783077180;  1 drivers
v0x5c9676c53ea0_0 .net *"_ivl_2", 9 0, L_0x5c9676c7fb70;  1 drivers
L_0x70b783077138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5c9676c53f80_0 .net *"_ivl_5", 1 0, L_0x70b783077138;  1 drivers
o0x70b7830c0378 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x5c9676c54060_0 name=_ivl_6
v0x5c9676c54140_0 .net "ld", 0 0, L_0x5c9676c83250;  alias, 1 drivers
v0x5c9676c54200 .array "memory", 255 0, 31 0;
v0x5c9676c542c0_0 .net "str", 0 0, L_0x5c9676c82cb0;  alias, 1 drivers
E_0x5c9676bc4390 .event posedge, v0x5c9676c53a60_0;
L_0x5c9676c7faa0 .array/port v0x5c9676c54200, L_0x5c9676c7fb70;
L_0x5c9676c7fb70 .concat [ 8 2 0 0], L_0x5c9676c831b0, L_0x70b783077138;
L_0x5c9676c7fd50 .functor MUXZ 32, o0x70b7830c0378, L_0x5c9676c7faa0, L_0x5c9676c83250, C4<>;
L_0x5c9676c7fed0 .array/port v0x5c9676c54200, L_0x5c9676c7ffa0;
L_0x5c9676c7ffa0 .concat [ 8 2 0 0], L_0x5c9676c7f9b0, L_0x70b783077180;
S_0x5c9676c54480 .scope module, "Mux_2x1_NBits_i11" "Mux_2x1_NBits" 3 933, 3 191 0, S_0x5c9676c407f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "in_0";
    .port_info 2 /INPUT 32 "in_1";
    .port_info 3 /OUTPUT 32 "out";
P_0x5c9676c54610 .param/l "Bits" 0 3 192, +C4<00000000000000000000000000100000>;
v0x5c9676c547c0_0 .net "in_0", 31 0, L_0x5c9676c806c0;  alias, 1 drivers
v0x5c9676c548c0_0 .net "in_1", 31 0, v0x5c9676c631d0_0;  alias, 1 drivers
v0x5c9676c549a0_0 .var "out", 31 0;
v0x5c9676c54a90_0 .net "sel", 0 0, L_0x5c9676c813e0;  alias, 1 drivers
E_0x5c9676bc4920 .event anyedge, v0x5c9676c54a90_0, v0x5c9676c547c0_0, v0x5c9676c548c0_0;
S_0x5c9676c54c20 .scope module, "Mux_2x1_NBits_i16" "Mux_2x1_NBits" 3 1003, 3 191 0, S_0x5c9676c407f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "in_0";
    .port_info 2 /INPUT 32 "in_1";
    .port_info 3 /OUTPUT 32 "out";
P_0x5c9676c54e00 .param/l "Bits" 0 3 192, +C4<00000000000000000000000000100000>;
v0x5c9676c54f10_0 .net "in_0", 31 0, L_0x5c9676c82f70;  alias, 1 drivers
v0x5c9676c55010_0 .net "in_1", 31 0, L_0x5c9676c82e50;  alias, 1 drivers
v0x5c9676c550f0_0 .var "out", 31 0;
v0x5c9676c551e0_0 .net "sel", 0 0, L_0x5c9676c83590;  alias, 1 drivers
E_0x5c9676b7fa90 .event anyedge, v0x5c9676c551e0_0, v0x5c9676c54f10_0, v0x5c9676c55010_0;
S_0x5c9676c55370 .scope module, "Mux_2x1_NBits_i3" "Mux_2x1_NBits" 3 829, 3 191 0, S_0x5c9676c407f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "in_0";
    .port_info 2 /INPUT 32 "in_1";
    .port_info 3 /OUTPUT 32 "out";
P_0x5c9676c555a0 .param/l "Bits" 0 3 192, +C4<00000000000000000000000000100000>;
v0x5c9676c55680_0 .net "in_0", 31 0, v0x5c9676c57e70_0;  alias, 1 drivers
v0x5c9676c55780_0 .net "in_1", 31 0, L_0x5c9676c82790;  alias, 1 drivers
v0x5c9676c55860_0 .var "out", 31 0;
v0x5c9676c55950_0 .net "sel", 0 0, L_0x5c9676c82d50;  alias, 1 drivers
E_0x5c9676c44720 .event anyedge, v0x5c9676c55950_0, v0x5c9676c55680_0, v0x5c9676c55780_0;
S_0x5c9676c55ae0 .scope module, "Mux_2x1_NBits_i9" "Mux_2x1_NBits" 3 918, 3 191 0, S_0x5c9676c407f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 5 "in_0";
    .port_info 2 /INPUT 5 "in_1";
    .port_info 3 /OUTPUT 5 "out";
P_0x5c9676c55cc0 .param/l "Bits" 0 3 192, +C4<00000000000000000000000000000101>;
v0x5c9676c55e10_0 .net "in_0", 4 0, L_0x5c9676c808d0;  alias, 1 drivers
v0x5c9676c55f10_0 .net "in_1", 4 0, L_0x5c9676c80a20;  alias, 1 drivers
v0x5c9676c55ff0_0 .var "out", 4 0;
v0x5c9676c560e0_0 .net "sel", 0 0, L_0x5c9676c811f0;  alias, 1 drivers
E_0x5c9676c55d90 .event anyedge, v0x5c9676c560e0_0, v0x5c9676c55e10_0, v0x5c9676c55f10_0;
S_0x5c9676c56270 .scope module, "alu_control_i10" "alu_control" 3 925, 3 544 0, S_0x5c9676c407f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "alu_op";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /OUTPUT 4 "alu_control";
v0x5c9676c56540_0 .var "alu_control", 3 0;
v0x5c9676c56640_0 .net "alu_op", 1 0, L_0x5c9676c81340;  alias, 1 drivers
v0x5c9676c56720_0 .net "funct", 5 0, L_0x5c9676c81150;  alias, 1 drivers
E_0x5c9676c564c0 .event anyedge, v0x5c9676c56640_0, v0x5c9676c56720_0;
S_0x5c9676c56860 .scope module, "alu_i12" "alu" 3 940, 3 155 0, S_0x5c9676c407f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "alu_control";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /INPUT 32 "B";
    .port_info 3 /OUTPUT 1 "zero";
    .port_info 4 /OUTPUT 32 "result";
v0x5c9676c56ad0_0 .net "A", 31 0, L_0x5c9676c80440;  alias, 1 drivers
v0x5c9676c56bd0_0 .net "B", 31 0, L_0x5c9676c80c40;  alias, 1 drivers
L_0x70b783077210 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x5c9676c56cb0_0 .net "alu_control", 3 0, L_0x70b783077210;  1 drivers
v0x5c9676c56da0_0 .var "result", 31 0;
v0x5c9676c56e80_0 .var "temp", 31 0;
v0x5c9676c56fb0_0 .var "zero", 0 0;
E_0x5c9676c56a70 .event anyedge, v0x5c9676c56bd0_0, v0x5c9676c56ad0_0, v0x5c9676c56cb0_0;
S_0x5c9676c57110 .scope module, "alu_i13" "alu" 3 947, 3 155 0, S_0x5c9676c407f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "alu_control";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /INPUT 32 "B";
    .port_info 3 /OUTPUT 1 "zero";
    .port_info 4 /OUTPUT 32 "result";
v0x5c9676c57370_0 .net "A", 31 0, L_0x5c9676c80570;  alias, 1 drivers
v0x5c9676c57470_0 .net "B", 31 0, v0x5c9676c549a0_0;  alias, 1 drivers
v0x5c9676c57560_0 .net "alu_control", 3 0, v0x5c9676c56540_0;  alias, 1 drivers
v0x5c9676c57660_0 .var "result", 31 0;
v0x5c9676c57700_0 .var "temp", 31 0;
v0x5c9676c577e0_0 .var "zero", 0 0;
E_0x5c9676c572f0 .event anyedge, v0x5c9676c549a0_0, v0x5c9676c57370_0, v0x5c9676c56540_0;
S_0x5c9676c57940 .scope module, "alu_i2" "alu" 3 819, 3 155 0, S_0x5c9676c407f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "alu_control";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /INPUT 32 "B";
    .port_info 3 /OUTPUT 1 "zero";
    .port_info 4 /OUTPUT 32 "result";
v0x5c9676c57ba0_0 .net "A", 31 0, v0x5c9676c5f0f0_0;  alias, 1 drivers
L_0x70b7830770f0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5c9676c57ca0_0 .net "B", 31 0, L_0x70b7830770f0;  1 drivers
L_0x70b7830770a8 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x5c9676c57d80_0 .net "alu_control", 3 0, L_0x70b7830770a8;  1 drivers
v0x5c9676c57e70_0 .var "result", 31 0;
v0x5c9676c57f60_0 .var "temp", 31 0;
v0x5c9676c58070_0 .var "zero", 0 0;
E_0x5c9676c57b20 .event anyedge, v0x5c9676c57ca0_0, v0x5c9676c57ba0_0, v0x5c9676c57d80_0;
S_0x5c9676c581d0 .scope module, "control_unit_i7" "control_unit" 3 896, 3 424 0, S_0x5c9676c407f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "instr_op";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
v0x5c9676c58560_0 .var "alu_op", 1 0;
v0x5c9676c58660_0 .var "alu_src", 0 0;
v0x5c9676c58720_0 .var "branch", 0 0;
v0x5c9676c587c0_0 .net "instr_op", 5 0, L_0x5c9676c80ce0;  alias, 1 drivers
v0x5c9676c588a0_0 .var "mem_read", 0 0;
v0x5c9676c589b0_0 .var "mem_to_reg", 0 0;
v0x5c9676c58a70_0 .var "mem_write", 0 0;
v0x5c9676c58b30_0 .var "reg_dst", 0 0;
v0x5c9676c58bf0_0 .var "reg_write", 0 0;
E_0x5c9676c584e0 .event anyedge, v0x5c9676c587c0_0;
S_0x5c9676c58e60 .scope module, "cpu_registers_i1" "cpu_registers" 3 807, 3 81 0, S_0x5c9676c407f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 5 "src1_addr";
    .port_info 4 /INPUT 5 "src2_addr";
    .port_info 5 /INPUT 5 "dst_addr";
    .port_info 6 /INPUT 32 "data_in";
    .port_info 7 /OUTPUT 32 "src1_out";
    .port_info 8 /OUTPUT 32 "src2_out";
L_0x5c9676c6f500 .functor BUFZ 32, L_0x5c9676c6f2c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5c9676c6f870 .functor BUFZ 32, L_0x5c9676c6f620, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5c9676c59120 .array "RFILE", 0 31, 31 0;
v0x5c9676c59200_0 .net *"_ivl_0", 31 0, L_0x5c9676c6f2c0;  1 drivers
v0x5c9676c592e0_0 .net *"_ivl_10", 6 0, L_0x5c9676c6f6c0;  1 drivers
L_0x70b783077060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5c9676c593a0_0 .net *"_ivl_13", 1 0, L_0x70b783077060;  1 drivers
v0x5c9676c59480_0 .net *"_ivl_2", 6 0, L_0x5c9676c6f3c0;  1 drivers
L_0x70b783077018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5c9676c595b0_0 .net *"_ivl_5", 1 0, L_0x70b783077018;  1 drivers
v0x5c9676c59690_0 .net *"_ivl_8", 31 0, L_0x5c9676c6f620;  1 drivers
v0x5c9676c59770_0 .net "clk", 0 0, v0x5c9676c6e6d0_0;  alias, 1 drivers
v0x5c9676c59810_0 .net "data_in", 31 0, v0x5c9676c550f0_0;  alias, 1 drivers
v0x5c9676c59970_0 .net "dst_addr", 4 0, v0x5c9676c69030_0;  alias, 1 drivers
v0x5c9676c59a30_0 .var/i "i", 31 0;
v0x5c9676c59b10_0 .net "rst", 0 0, v0x5c9676c6eec0_0;  alias, 1 drivers
v0x5c9676c59bd0_0 .net "src1_addr", 4 0, L_0x5c9676c80e40;  alias, 1 drivers
v0x5c9676c59cb0_0 .net "src1_out", 31 0, L_0x5c9676c6f500;  alias, 1 drivers
v0x5c9676c59d90_0 .net "src2_addr", 4 0, L_0x5c9676c80ee0;  alias, 1 drivers
v0x5c9676c59e70_0 .net "src2_out", 31 0, L_0x5c9676c6f870;  alias, 1 drivers
v0x5c9676c59f50_0 .net "write_en", 0 0, L_0x5c9676c833a0;  alias, 1 drivers
L_0x5c9676c6f2c0 .array/port v0x5c9676c59120, L_0x5c9676c6f3c0;
L_0x5c9676c6f3c0 .concat [ 5 2 0 0], L_0x5c9676c80e40, L_0x70b783077018;
L_0x5c9676c6f620 .array/port v0x5c9676c59120, L_0x5c9676c6f6c0;
L_0x5c9676c6f6c0 .concat [ 5 2 0 0], L_0x5c9676c80ee0, L_0x70b783077060;
S_0x5c9676c5a130 .scope module, "ex_mem_i14" "ex_mem" 3 963, 3 591 0, S_0x5c9676c407f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "WB";
    .port_info 1 /INPUT 3 "M";
    .port_info 2 /INPUT 32 "ba_in";
    .port_info 3 /INPUT 32 "ar_in";
    .port_info 4 /INPUT 1 "z_in";
    .port_info 5 /INPUT 32 "rd2_in";
    .port_info 6 /INPUT 5 "dr_in";
    .port_info 7 /INPUT 1 "en";
    .port_info 8 /INPUT 1 "clk";
    .port_info 9 /OUTPUT 2 "WB_out";
    .port_info 10 /OUTPUT 3 "M_out";
    .port_info 11 /OUTPUT 32 "ba_out";
    .port_info 12 /OUTPUT 1 "z_out";
    .port_info 13 /OUTPUT 32 "ar_out";
    .port_info 14 /OUTPUT 32 "rd2_out";
    .port_info 15 /OUTPUT 5 "dr_out";
v0x5c9676c5dad0_0 .net "M", 2 0, L_0x5c9676c80330;  alias, 1 drivers
v0x5c9676c5dbb0_0 .net "M_out", 2 0, v0x5c9676c5b2c0_0;  alias, 1 drivers
v0x5c9676c5dc80_0 .net "WB", 1 0, L_0x5c9676c802c0;  alias, 1 drivers
v0x5c9676c5dd80_0 .net "WB_out", 1 0, L_0x5c9676c826b0;  alias, 1 drivers
v0x5c9676c5de50_0 .net "ar_in", 31 0, v0x5c9676c57660_0;  alias, 1 drivers
v0x5c9676c5df90_0 .net "ar_out", 31 0, v0x5c9676c5c270_0;  alias, 1 drivers
v0x5c9676c5e030_0 .net "ba_in", 31 0, v0x5c9676c56da0_0;  alias, 1 drivers
v0x5c9676c5e120_0 .net "ba_out", 31 0, L_0x5c9676c82790;  alias, 1 drivers
v0x5c9676c5e230_0 .net "clk", 0 0, v0x5c9676c6e6d0_0;  alias, 1 drivers
v0x5c9676c5e4e0_0 .net "dr_in", 4 0, v0x5c9676c55ff0_0;  alias, 1 drivers
v0x5c9676c5e5a0_0 .net "dr_out", 4 0, L_0x5c9676c82af0;  alias, 1 drivers
v0x5c9676c5e660_0 .net "en", 0 0, v0x5c9676c6e6d0_0;  alias, 1 drivers
v0x5c9676c5e700_0 .net "rd2_in", 31 0, L_0x5c9676c806c0;  alias, 1 drivers
v0x5c9676c5e7f0_0 .net "rd2_out", 31 0, L_0x5c9676c829d0;  alias, 1 drivers
v0x5c9676c5e900_0 .net "z_in", 0 0, v0x5c9676c577e0_0;  alias, 1 drivers
v0x5c9676c5e9f0_0 .net "z_out", 0 0, v0x5c9676c5d980_0;  alias, 1 drivers
S_0x5c9676c5a450 .scope module, "DIG_Register_BUS_i0" "DIG_Register_BUS" 3 612, 3 240 0, S_0x5c9676c5a130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 2 "D";
    .port_info 3 /OUTPUT 2 "Q";
P_0x5c9676c5a650 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000000010>;
L_0x5c9676c826b0 .functor BUFZ 2, v0x5c9676c5ab30_0, C4<00>, C4<00>, C4<00>;
v0x5c9676c5a7e0_0 .net "C", 0 0, v0x5c9676c6e6d0_0;  alias, 1 drivers
v0x5c9676c5a8f0_0 .net "D", 1 0, L_0x5c9676c802c0;  alias, 1 drivers
v0x5c9676c5a9d0_0 .net "Q", 1 0, L_0x5c9676c826b0;  alias, 1 drivers
v0x5c9676c5aa90_0 .net "en", 0 0, v0x5c9676c6e6d0_0;  alias, 1 drivers
v0x5c9676c5ab30_0 .var "state", 1 0;
S_0x5c9676c5ace0 .scope module, "DIG_Register_BUS_i1" "DIG_Register_BUS" 3 621, 3 240 0, S_0x5c9676c5a130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 3 "D";
    .port_info 3 /OUTPUT 3 "Q";
P_0x5c9676c5aee0 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000000011>;
v0x5c9676c5afb0_0 .net "C", 0 0, v0x5c9676c6e6d0_0;  alias, 1 drivers
v0x5c9676c5b050_0 .net "D", 2 0, L_0x5c9676c80330;  alias, 1 drivers
v0x5c9676c5b130_0 .net "Q", 2 0, v0x5c9676c5b2c0_0;  alias, 1 drivers
v0x5c9676c5b220_0 .net "en", 0 0, v0x5c9676c6e6d0_0;  alias, 1 drivers
v0x5c9676c5b2c0_0 .var "state", 2 0;
S_0x5c9676c5b420 .scope module, "DIG_Register_BUS_i2" "DIG_Register_BUS" 3 630, 3 240 0, S_0x5c9676c5a130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "D";
    .port_info 3 /OUTPUT 32 "Q";
P_0x5c9676c5b600 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000100000>;
L_0x5c9676c82790 .functor BUFZ 32, v0x5c9676c5bac0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5c9676c5b790_0 .net "C", 0 0, v0x5c9676c6e6d0_0;  alias, 1 drivers
v0x5c9676c5b830_0 .net "D", 31 0, v0x5c9676c56da0_0;  alias, 1 drivers
v0x5c9676c5b920_0 .net "Q", 31 0, L_0x5c9676c82790;  alias, 1 drivers
v0x5c9676c5ba20_0 .net "en", 0 0, v0x5c9676c6e6d0_0;  alias, 1 drivers
v0x5c9676c5bac0_0 .var "state", 31 0;
S_0x5c9676c5bc30 .scope module, "DIG_Register_BUS_i4" "DIG_Register_BUS" 3 645, 3 240 0, S_0x5c9676c5a130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "D";
    .port_info 3 /OUTPUT 32 "Q";
P_0x5c9676c5be10 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000100000>;
v0x5c9676c5bf50_0 .net "C", 0 0, v0x5c9676c6e6d0_0;  alias, 1 drivers
v0x5c9676c5c010_0 .net "D", 31 0, v0x5c9676c57660_0;  alias, 1 drivers
v0x5c9676c5c100_0 .net "Q", 31 0, v0x5c9676c5c270_0;  alias, 1 drivers
v0x5c9676c5c1d0_0 .net "en", 0 0, v0x5c9676c6e6d0_0;  alias, 1 drivers
v0x5c9676c5c270_0 .var "state", 31 0;
S_0x5c9676c5c420 .scope module, "DIG_Register_BUS_i5" "DIG_Register_BUS" 3 654, 3 240 0, S_0x5c9676c5a130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "D";
    .port_info 3 /OUTPUT 32 "Q";
P_0x5c9676c5c650 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000100000>;
L_0x5c9676c829d0 .functor BUFZ 32, v0x5c9676c5cab0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5c9676c5c760_0 .net "C", 0 0, v0x5c9676c6e6d0_0;  alias, 1 drivers
v0x5c9676c5c820_0 .net "D", 31 0, L_0x5c9676c806c0;  alias, 1 drivers
v0x5c9676c5c910_0 .net "Q", 31 0, L_0x5c9676c829d0;  alias, 1 drivers
v0x5c9676c5ca10_0 .net "en", 0 0, v0x5c9676c6e6d0_0;  alias, 1 drivers
v0x5c9676c5cab0_0 .var "state", 31 0;
S_0x5c9676c5cc20 .scope module, "DIG_Register_BUS_i6" "DIG_Register_BUS" 3 663, 3 240 0, S_0x5c9676c5a130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 5 "D";
    .port_info 3 /OUTPUT 5 "Q";
P_0x5c9676c5ce00 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000000101>;
L_0x5c9676c82af0 .functor BUFZ 5, v0x5c9676c5d260_0, C4<00000>, C4<00000>, C4<00000>;
v0x5c9676c5cf40_0 .net "C", 0 0, v0x5c9676c6e6d0_0;  alias, 1 drivers
v0x5c9676c5d000_0 .net "D", 4 0, v0x5c9676c55ff0_0;  alias, 1 drivers
v0x5c9676c5d0f0_0 .net "Q", 4 0, L_0x5c9676c82af0;  alias, 1 drivers
v0x5c9676c5d1c0_0 .net "en", 0 0, v0x5c9676c6e6d0_0;  alias, 1 drivers
v0x5c9676c5d260_0 .var "state", 4 0;
S_0x5c9676c5d410 .scope module, "DIG_Register_i3" "DIG_Register" 3 636, 3 573 0, S_0x5c9676c5a130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /OUTPUT 1 "Q";
v0x5c9676c5d660_0 .net "C", 0 0, v0x5c9676c6e6d0_0;  alias, 1 drivers
v0x5c9676c5d720_0 .net "D", 0 0, v0x5c9676c577e0_0;  alias, 1 drivers
v0x5c9676c5d810_0 .net "Q", 0 0, v0x5c9676c5d980_0;  alias, 1 drivers
v0x5c9676c5d8e0_0 .net "en", 0 0, v0x5c9676c6e6d0_0;  alias, 1 drivers
v0x5c9676c5d980_0 .var "state", 0 0;
S_0x5c9676c5ec70 .scope module, "gen_register_i0" "gen_register" 3 799, 3 29 0, S_0x5c9676c407f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
P_0x5c9676c5ee50 .param/l "WORD_SIZE" 0 3 31, +C4<00000000000000000000000000100000>;
v0x5c9676c5ef70_0 .net "clk", 0 0, v0x5c9676c6e6d0_0;  alias, 1 drivers
v0x5c9676c5f030_0 .net "data_in", 31 0, v0x5c9676c55860_0;  alias, 1 drivers
v0x5c9676c5f0f0_0 .var "data_out", 31 0;
v0x5c9676c5f190_0 .net "rst", 0 0, v0x5c9676c6eec0_0;  alias, 1 drivers
v0x5c9676c5f260_0 .net "write_en", 0 0, v0x5c9676c6e6d0_0;  alias, 1 drivers
E_0x5c9676c5eef0 .event posedge, v0x5c9676c53a60_0, v0x5c9676c59b10_0;
S_0x5c9676c5f390 .scope module, "id_ex_i6" "id_ex" 3 860, 3 290 0, S_0x5c9676c407f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 2 "WB";
    .port_info 3 /INPUT 3 "M";
    .port_info 4 /INPUT 4 "EX";
    .port_info 5 /INPUT 32 "ip_in";
    .port_info 6 /INPUT 32 "rd1_in";
    .port_info 7 /INPUT 32 "rd2_in";
    .port_info 8 /INPUT 32 "iv_in";
    .port_info 9 /INPUT 5 "dr1_in";
    .port_info 10 /INPUT 5 "dr2_in";
    .port_info 11 /OUTPUT 2 "WB_out";
    .port_info 12 /OUTPUT 3 "M_out";
    .port_info 13 /OUTPUT 4 "EX_out";
    .port_info 14 /OUTPUT 32 "ip_out";
    .port_info 15 /OUTPUT 32 "rd1_out";
    .port_info 16 /OUTPUT 32 "rd2_out";
    .port_info 17 /OUTPUT 32 "iv_out";
    .port_info 18 /OUTPUT 5 "dr1_out";
    .port_info 19 /OUTPUT 5 "dr2_out";
v0x5c9676c64350_0 .net "EX", 3 0, L_0x5c9676c82410;  alias, 1 drivers
v0x5c9676c64430_0 .net "EX_out", 3 0, v0x5c9676c60de0_0;  alias, 1 drivers
v0x5c9676c64500_0 .net "M", 2 0, L_0x5c9676c81f70;  alias, 1 drivers
v0x5c9676c64600_0 .net "M_out", 2 0, L_0x5c9676c80330;  alias, 1 drivers
v0x5c9676c646a0_0 .net "WB", 1 0, L_0x5c9676c81c40;  alias, 1 drivers
v0x5c9676c64790_0 .net "WB_out", 1 0, L_0x5c9676c802c0;  alias, 1 drivers
v0x5c9676c64830_0 .net "clk", 0 0, v0x5c9676c6e6d0_0;  alias, 1 drivers
v0x5c9676c648d0_0 .net "dr1_in", 4 0, L_0x5c9676c80ee0;  alias, 1 drivers
v0x5c9676c649e0_0 .net "dr1_out", 4 0, L_0x5c9676c808d0;  alias, 1 drivers
v0x5c9676c64aa0_0 .net "dr2_in", 4 0, L_0x5c9676c80fc0;  alias, 1 drivers
v0x5c9676c64b60_0 .net "dr2_out", 4 0, L_0x5c9676c80a20;  alias, 1 drivers
v0x5c9676c64c50_0 .net "en", 0 0, v0x5c9676c6e6d0_0;  alias, 1 drivers
v0x5c9676c64cf0_0 .net "ip_in", 31 0, L_0x5c9676c801e0;  alias, 1 drivers
v0x5c9676c64db0_0 .net "ip_out", 31 0, L_0x5c9676c80440;  alias, 1 drivers
v0x5c9676c64ea0_0 .net "iv_in", 31 0, L_0x5c9676c81b10;  alias, 1 drivers
v0x5c9676c64fb0_0 .net "iv_out", 31 0, v0x5c9676c631d0_0;  alias, 1 drivers
v0x5c9676c650c0_0 .net "rd1_in", 31 0, L_0x5c9676c6f500;  alias, 1 drivers
v0x5c9676c651d0_0 .net "rd1_out", 31 0, L_0x5c9676c80570;  alias, 1 drivers
v0x5c9676c652e0_0 .net "rd2_in", 31 0, L_0x5c9676c6f870;  alias, 1 drivers
v0x5c9676c653f0_0 .net "rd2_out", 31 0, L_0x5c9676c806c0;  alias, 1 drivers
S_0x5c9676c5f760 .scope module, "DIG_Register_BUS_i0" "DIG_Register_BUS" 3 315, 3 240 0, S_0x5c9676c5f390;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 2 "D";
    .port_info 3 /OUTPUT 2 "Q";
P_0x5c9676c5f960 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000000010>;
L_0x5c9676c802c0 .functor BUFZ 2, v0x5c9676c5fe00_0, C4<00>, C4<00>, C4<00>;
v0x5c9676c5faa0_0 .net "C", 0 0, v0x5c9676c6e6d0_0;  alias, 1 drivers
v0x5c9676c5fb60_0 .net "D", 1 0, L_0x5c9676c81c40;  alias, 1 drivers
v0x5c9676c5fc40_0 .net "Q", 1 0, L_0x5c9676c802c0;  alias, 1 drivers
v0x5c9676c5fd60_0 .net "en", 0 0, v0x5c9676c6e6d0_0;  alias, 1 drivers
v0x5c9676c5fe00_0 .var "state", 1 0;
S_0x5c9676c5ffb0 .scope module, "DIG_Register_BUS_i1" "DIG_Register_BUS" 3 324, 3 240 0, S_0x5c9676c5f390;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 3 "D";
    .port_info 3 /OUTPUT 3 "Q";
P_0x5c9676c601b0 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000000011>;
L_0x5c9676c80330 .functor BUFZ 3, v0x5c9676c60600_0, C4<000>, C4<000>, C4<000>;
v0x5c9676c602c0_0 .net "C", 0 0, v0x5c9676c6e6d0_0;  alias, 1 drivers
v0x5c9676c60360_0 .net "D", 2 0, L_0x5c9676c81f70;  alias, 1 drivers
v0x5c9676c60440_0 .net "Q", 2 0, L_0x5c9676c80330;  alias, 1 drivers
v0x5c9676c60560_0 .net "en", 0 0, v0x5c9676c6e6d0_0;  alias, 1 drivers
v0x5c9676c60600_0 .var "state", 2 0;
S_0x5c9676c607b0 .scope module, "DIG_Register_BUS_i2" "DIG_Register_BUS" 3 333, 3 240 0, S_0x5c9676c5f390;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 4 "D";
    .port_info 3 /OUTPUT 4 "Q";
P_0x5c9676c60990 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000000100>;
v0x5c9676c60ad0_0 .net "C", 0 0, v0x5c9676c6e6d0_0;  alias, 1 drivers
v0x5c9676c60b70_0 .net "D", 3 0, L_0x5c9676c82410;  alias, 1 drivers
v0x5c9676c60c50_0 .net "Q", 3 0, v0x5c9676c60de0_0;  alias, 1 drivers
v0x5c9676c60d40_0 .net "en", 0 0, v0x5c9676c6e6d0_0;  alias, 1 drivers
v0x5c9676c60de0_0 .var "state", 3 0;
S_0x5c9676c60f90 .scope module, "DIG_Register_BUS_i3" "DIG_Register_BUS" 3 342, 3 240 0, S_0x5c9676c5f390;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "D";
    .port_info 3 /OUTPUT 32 "Q";
P_0x5c9676c61170 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000100000>;
L_0x5c9676c80440 .functor BUFZ 32, v0x5c9676c615f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5c9676c612b0_0 .net "C", 0 0, v0x5c9676c6e6d0_0;  alias, 1 drivers
v0x5c9676c61370_0 .net "D", 31 0, L_0x5c9676c801e0;  alias, 1 drivers
v0x5c9676c61450_0 .net "Q", 31 0, L_0x5c9676c80440;  alias, 1 drivers
v0x5c9676c61550_0 .net "en", 0 0, v0x5c9676c6e6d0_0;  alias, 1 drivers
v0x5c9676c615f0_0 .var "state", 31 0;
S_0x5c9676c61780 .scope module, "DIG_Register_BUS_i4" "DIG_Register_BUS" 3 351, 3 240 0, S_0x5c9676c5f390;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "D";
    .port_info 3 /OUTPUT 32 "Q";
P_0x5c9676c619b0 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000100000>;
L_0x5c9676c80570 .functor BUFZ 32, v0x5c9676c61e10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5c9676c61ac0_0 .net "C", 0 0, v0x5c9676c6e6d0_0;  alias, 1 drivers
v0x5c9676c61b80_0 .net "D", 31 0, L_0x5c9676c6f500;  alias, 1 drivers
v0x5c9676c61c70_0 .net "Q", 31 0, L_0x5c9676c80570;  alias, 1 drivers
v0x5c9676c61d70_0 .net "en", 0 0, v0x5c9676c6e6d0_0;  alias, 1 drivers
v0x5c9676c61e10_0 .var "state", 31 0;
S_0x5c9676c61f80 .scope module, "DIG_Register_BUS_i5" "DIG_Register_BUS" 3 360, 3 240 0, S_0x5c9676c5f390;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "D";
    .port_info 3 /OUTPUT 32 "Q";
P_0x5c9676c62160 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000100000>;
L_0x5c9676c806c0 .functor BUFZ 32, v0x5c9676c625c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5c9676c622a0_0 .net "C", 0 0, v0x5c9676c6e6d0_0;  alias, 1 drivers
v0x5c9676c62360_0 .net "D", 31 0, L_0x5c9676c6f870;  alias, 1 drivers
v0x5c9676c62450_0 .net "Q", 31 0, L_0x5c9676c806c0;  alias, 1 drivers
v0x5c9676c62520_0 .net "en", 0 0, v0x5c9676c6e6d0_0;  alias, 1 drivers
v0x5c9676c625c0_0 .var "state", 31 0;
S_0x5c9676c62750 .scope module, "DIG_Register_BUS_i6" "DIG_Register_BUS" 3 369, 3 240 0, S_0x5c9676c5f390;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "D";
    .port_info 3 /OUTPUT 32 "Q";
P_0x5c9676c62930 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000100000>;
v0x5c9676c62a70_0 .net "C", 0 0, v0x5c9676c6e6d0_0;  alias, 1 drivers
v0x5c9676c62f40_0 .net "D", 31 0, L_0x5c9676c81b10;  alias, 1 drivers
v0x5c9676c63030_0 .net "Q", 31 0, v0x5c9676c631d0_0;  alias, 1 drivers
v0x5c9676c63130_0 .net "en", 0 0, v0x5c9676c6e6d0_0;  alias, 1 drivers
v0x5c9676c631d0_0 .var "state", 31 0;
S_0x5c9676c63340 .scope module, "DIG_Register_BUS_i7" "DIG_Register_BUS" 3 378, 3 240 0, S_0x5c9676c5f390;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 5 "D";
    .port_info 3 /OUTPUT 5 "Q";
P_0x5c9676c63520 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000000101>;
L_0x5c9676c808d0 .functor BUFZ 5, v0x5c9676c639b0_0, C4<00000>, C4<00000>, C4<00000>;
v0x5c9676c63660_0 .net "C", 0 0, v0x5c9676c6e6d0_0;  alias, 1 drivers
v0x5c9676c63720_0 .net "D", 4 0, L_0x5c9676c80ee0;  alias, 1 drivers
v0x5c9676c63810_0 .net "Q", 4 0, L_0x5c9676c808d0;  alias, 1 drivers
v0x5c9676c63910_0 .net "en", 0 0, v0x5c9676c6e6d0_0;  alias, 1 drivers
v0x5c9676c639b0_0 .var "state", 4 0;
S_0x5c9676c63b20 .scope module, "DIG_Register_BUS_i8" "DIG_Register_BUS" 3 387, 3 240 0, S_0x5c9676c5f390;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 5 "D";
    .port_info 3 /OUTPUT 5 "Q";
P_0x5c9676c61960 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000000101>;
L_0x5c9676c80a20 .functor BUFZ 5, v0x5c9676c641c0_0, C4<00000>, C4<00000>, C4<00000>;
v0x5c9676c63e80_0 .net "C", 0 0, v0x5c9676c6e6d0_0;  alias, 1 drivers
v0x5c9676c63f40_0 .net "D", 4 0, L_0x5c9676c80fc0;  alias, 1 drivers
v0x5c9676c64020_0 .net "Q", 4 0, L_0x5c9676c80a20;  alias, 1 drivers
v0x5c9676c64120_0 .net "en", 0 0, v0x5c9676c6e6d0_0;  alias, 1 drivers
v0x5c9676c641c0_0 .var "state", 4 0;
S_0x5c9676c65730 .scope module, "if_id_i5" "if_id" 3 851, 3 260 0, S_0x5c9676c407f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "ip_in";
    .port_info 3 /INPUT 32 "in_in";
    .port_info 4 /OUTPUT 32 "ip_out";
    .port_info 5 /OUTPUT 32 "in_out";
v0x5c9676c669b0_0 .net "clk", 0 0, v0x5c9676c6e6d0_0;  alias, 1 drivers
v0x5c9676c66a70_0 .net "en", 0 0, v0x5c9676c6e6d0_0;  alias, 1 drivers
v0x5c9676c66b30_0 .net "in_in", 31 0, L_0x5c9676c800e0;  alias, 1 drivers
v0x5c9676c66c20_0 .net "in_out", 31 0, v0x5c9676c66800_0;  alias, 1 drivers
v0x5c9676c66cc0_0 .net "ip_in", 31 0, v0x5c9676c57e70_0;  alias, 1 drivers
v0x5c9676c66db0_0 .net "ip_out", 31 0, L_0x5c9676c801e0;  alias, 1 drivers
S_0x5c9676c659a0 .scope module, "DIG_Register_BUS_i0" "DIG_Register_BUS" 3 272, 3 240 0, S_0x5c9676c65730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "D";
    .port_info 3 /OUTPUT 32 "Q";
P_0x5c9676c65ba0 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000100000>;
L_0x5c9676c801e0 .functor BUFZ 32, v0x5c9676c660a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5c9676c65d40_0 .net "C", 0 0, v0x5c9676c6e6d0_0;  alias, 1 drivers
v0x5c9676c65e00_0 .net "D", 31 0, v0x5c9676c57e70_0;  alias, 1 drivers
v0x5c9676c65f10_0 .net "Q", 31 0, L_0x5c9676c801e0;  alias, 1 drivers
v0x5c9676c66000_0 .net "en", 0 0, v0x5c9676c6e6d0_0;  alias, 1 drivers
v0x5c9676c660a0_0 .var "state", 31 0;
S_0x5c9676c66250 .scope module, "DIG_Register_BUS_i1" "DIG_Register_BUS" 3 282, 3 240 0, S_0x5c9676c65730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "D";
    .port_info 3 /OUTPUT 32 "Q";
P_0x5c9676c66450 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000100000>;
v0x5c9676c66560_0 .net "C", 0 0, v0x5c9676c6e6d0_0;  alias, 1 drivers
v0x5c9676c66600_0 .net "D", 31 0, L_0x5c9676c800e0;  alias, 1 drivers
v0x5c9676c666c0_0 .net "Q", 31 0, v0x5c9676c66800_0;  alias, 1 drivers
v0x5c9676c66760_0 .net "en", 0 0, v0x5c9676c6e6d0_0;  alias, 1 drivers
v0x5c9676c66800_0 .var "state", 31 0;
S_0x5c9676c66f70 .scope module, "mem_wb_i15" "mem_wb" 3 983, 3 671 0, S_0x5c9676c407f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "WB";
    .port_info 1 /INPUT 32 "rd_in";
    .port_info 2 /INPUT 32 "ar_in";
    .port_info 3 /INPUT 5 "dr_in";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "en";
    .port_info 6 /OUTPUT 2 "WB_out";
    .port_info 7 /OUTPUT 32 "rd_out";
    .port_info 8 /OUTPUT 32 "ar_out";
    .port_info 9 /OUTPUT 5 "dr_out";
v0x5c9676c691c0_0 .net "WB", 1 0, L_0x5c9676c826b0;  alias, 1 drivers
v0x5c9676c692a0_0 .net "WB_out", 1 0, v0x5c9676c678a0_0;  alias, 1 drivers
v0x5c9676c69360_0 .net "ar_in", 31 0, v0x5c9676c5c270_0;  alias, 1 drivers
v0x5c9676c69430_0 .net "ar_out", 31 0, L_0x5c9676c82f70;  alias, 1 drivers
v0x5c9676c69520_0 .net "clk", 0 0, v0x5c9676c6e6d0_0;  alias, 1 drivers
v0x5c9676c69610_0 .net "dr_in", 4 0, L_0x5c9676c82af0;  alias, 1 drivers
v0x5c9676c696d0_0 .net "dr_out", 4 0, v0x5c9676c69030_0;  alias, 1 drivers
v0x5c9676c697e0_0 .net "en", 0 0, v0x5c9676c6e6d0_0;  alias, 1 drivers
v0x5c9676c69880_0 .net "rd_in", 31 0, L_0x5c9676c7fd50;  alias, 1 drivers
v0x5c9676c69940_0 .net "rd_out", 31 0, L_0x5c9676c82e50;  alias, 1 drivers
S_0x5c9676c67260 .scope module, "DIG_Register_BUS_i0" "DIG_Register_BUS" 3 686, 3 240 0, S_0x5c9676c66f70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 2 "D";
    .port_info 3 /OUTPUT 2 "Q";
P_0x5c9676c67460 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000000010>;
v0x5c9676c67570_0 .net "C", 0 0, v0x5c9676c6e6d0_0;  alias, 1 drivers
v0x5c9676c67630_0 .net "D", 1 0, L_0x5c9676c826b0;  alias, 1 drivers
v0x5c9676c67740_0 .net "Q", 1 0, v0x5c9676c678a0_0;  alias, 1 drivers
v0x5c9676c67800_0 .net "en", 0 0, v0x5c9676c6e6d0_0;  alias, 1 drivers
v0x5c9676c678a0_0 .var "state", 1 0;
S_0x5c9676c67a50 .scope module, "DIG_Register_BUS_i1" "DIG_Register_BUS" 3 695, 3 240 0, S_0x5c9676c66f70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "D";
    .port_info 3 /OUTPUT 32 "Q";
P_0x5c9676c67c50 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000100000>;
L_0x5c9676c82e50 .functor BUFZ 32, v0x5c9676c68060_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5c9676c67d60_0 .net "C", 0 0, v0x5c9676c6e6d0_0;  alias, 1 drivers
v0x5c9676c67e00_0 .net "D", 31 0, L_0x5c9676c7fd50;  alias, 1 drivers
v0x5c9676c67ec0_0 .net "Q", 31 0, L_0x5c9676c82e50;  alias, 1 drivers
v0x5c9676c67fc0_0 .net "en", 0 0, v0x5c9676c6e6d0_0;  alias, 1 drivers
v0x5c9676c68060_0 .var "state", 31 0;
S_0x5c9676c681d0 .scope module, "DIG_Register_BUS_i2" "DIG_Register_BUS" 3 704, 3 240 0, S_0x5c9676c66f70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "D";
    .port_info 3 /OUTPUT 32 "Q";
P_0x5c9676c683b0 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000100000>;
L_0x5c9676c82f70 .functor BUFZ 32, v0x5c9676c68840_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5c9676c68520_0 .net "C", 0 0, v0x5c9676c6e6d0_0;  alias, 1 drivers
v0x5c9676c685c0_0 .net "D", 31 0, v0x5c9676c5c270_0;  alias, 1 drivers
v0x5c9676c686d0_0 .net "Q", 31 0, L_0x5c9676c82f70;  alias, 1 drivers
v0x5c9676c687a0_0 .net "en", 0 0, v0x5c9676c6e6d0_0;  alias, 1 drivers
v0x5c9676c68840_0 .var "state", 31 0;
S_0x5c9676c689d0 .scope module, "DIG_Register_BUS_i3" "DIG_Register_BUS" 3 713, 3 240 0, S_0x5c9676c66f70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 5 "D";
    .port_info 3 /OUTPUT 5 "Q";
P_0x5c9676c68bb0 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000000101>;
v0x5c9676c68cf0_0 .net "C", 0 0, v0x5c9676c6e6d0_0;  alias, 1 drivers
v0x5c9676c68db0_0 .net "D", 4 0, L_0x5c9676c82af0;  alias, 1 drivers
v0x5c9676c68ec0_0 .net "Q", 4 0, v0x5c9676c69030_0;  alias, 1 drivers
v0x5c9676c68f90_0 .net "en", 0 0, v0x5c9676c6e6d0_0;  alias, 1 drivers
v0x5c9676c69030_0 .var "state", 4 0;
    .scope S_0x5c9676c5ec70;
T_0 ;
    %wait E_0x5c9676c5eef0;
    %load/vec4 v0x5c9676c5f190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5c9676c5f0f0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5c9676c5ef70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x5c9676c5f260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x5c9676c5f030_0;
    %assign/vec4 v0x5c9676c5f0f0_0, 0;
T_0.4 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5c9676c58e60;
T_1 ;
    %wait E_0x5c9676bc4390;
    %load/vec4 v0x5c9676c59b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c9676c59a30_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x5c9676c59a30_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5c9676c59a30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c9676c59120, 0, 4;
    %load/vec4 v0x5c9676c59a30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5c9676c59a30_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5c9676c59f50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.6, 9;
    %load/vec4 v0x5c9676c59970_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
T_1.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x5c9676c59810_0;
    %load/vec4 v0x5c9676c59970_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c9676c59120, 0, 4;
T_1.4 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5c9676c57940;
T_2 ;
    %wait E_0x5c9676c57b20;
    %load/vec4 v0x5c9676c57d80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c9676c57f60_0, 0, 32;
    %jmp T_2.7;
T_2.0 ;
    %load/vec4 v0x5c9676c57ba0_0;
    %load/vec4 v0x5c9676c57ca0_0;
    %and;
    %store/vec4 v0x5c9676c57e70_0, 0, 32;
    %jmp T_2.7;
T_2.1 ;
    %load/vec4 v0x5c9676c57ba0_0;
    %load/vec4 v0x5c9676c57ca0_0;
    %or;
    %store/vec4 v0x5c9676c57e70_0, 0, 32;
    %jmp T_2.7;
T_2.2 ;
    %load/vec4 v0x5c9676c57ba0_0;
    %load/vec4 v0x5c9676c57ca0_0;
    %add;
    %store/vec4 v0x5c9676c57e70_0, 0, 32;
    %jmp T_2.7;
T_2.3 ;
    %load/vec4 v0x5c9676c57ba0_0;
    %load/vec4 v0x5c9676c57ca0_0;
    %sub;
    %store/vec4 v0x5c9676c57e70_0, 0, 32;
    %jmp T_2.7;
T_2.4 ;
    %load/vec4 v0x5c9676c57ba0_0;
    %load/vec4 v0x5c9676c57ca0_0;
    %or;
    %inv;
    %store/vec4 v0x5c9676c57e70_0, 0, 32;
    %jmp T_2.7;
T_2.5 ;
    %load/vec4 v0x5c9676c57ba0_0;
    %load/vec4 v0x5c9676c57ca0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.9, 8;
T_2.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.9, 8;
 ; End of false expr.
    %blend;
T_2.9;
    %store/vec4 v0x5c9676c57e70_0, 0, 32;
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
    %load/vec4 v0x5c9676c57e70_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_2.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.11, 8;
T_2.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.11, 8;
 ; End of false expr.
    %blend;
T_2.11;
    %pad/s 1;
    %store/vec4 v0x5c9676c58070_0, 0, 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5c9676c55370;
T_3 ;
    %wait E_0x5c9676c44720;
    %load/vec4 v0x5c9676c55950_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c9676c55860_0, 0, 32;
    %jmp T_3.3;
T_3.0 ;
    %load/vec4 v0x5c9676c55680_0;
    %store/vec4 v0x5c9676c55860_0, 0, 32;
    %jmp T_3.3;
T_3.1 ;
    %load/vec4 v0x5c9676c55780_0;
    %store/vec4 v0x5c9676c55860_0, 0, 32;
    %jmp T_3.3;
T_3.3 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5c9676c400f0;
T_4 ;
    %wait E_0x5c9676bc4390;
    %load/vec4 v0x5c9676c542c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x5c9676c1dc60_0;
    %load/vec4 v0x5c9676c33da0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c9676c54200, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5c9676c659a0;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c9676c660a0_0, 0, 32;
    %end;
    .thread T_5;
    .scope S_0x5c9676c659a0;
T_6 ;
    %wait E_0x5c9676bc4390;
    %load/vec4 v0x5c9676c66000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x5c9676c65e00_0;
    %assign/vec4 v0x5c9676c660a0_0, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5c9676c66250;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c9676c66800_0, 0, 32;
    %end;
    .thread T_7;
    .scope S_0x5c9676c66250;
T_8 ;
    %wait E_0x5c9676bc4390;
    %load/vec4 v0x5c9676c66760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x5c9676c66600_0;
    %assign/vec4 v0x5c9676c66800_0, 0;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5c9676c5f760;
T_9 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5c9676c5fe00_0, 0, 2;
    %end;
    .thread T_9;
    .scope S_0x5c9676c5f760;
T_10 ;
    %wait E_0x5c9676bc4390;
    %load/vec4 v0x5c9676c5fd60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x5c9676c5fb60_0;
    %assign/vec4 v0x5c9676c5fe00_0, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5c9676c5ffb0;
T_11 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5c9676c60600_0, 0, 3;
    %end;
    .thread T_11;
    .scope S_0x5c9676c5ffb0;
T_12 ;
    %wait E_0x5c9676bc4390;
    %load/vec4 v0x5c9676c60560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x5c9676c60360_0;
    %assign/vec4 v0x5c9676c60600_0, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5c9676c607b0;
T_13 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5c9676c60de0_0, 0, 4;
    %end;
    .thread T_13;
    .scope S_0x5c9676c607b0;
T_14 ;
    %wait E_0x5c9676bc4390;
    %load/vec4 v0x5c9676c60d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x5c9676c60b70_0;
    %assign/vec4 v0x5c9676c60de0_0, 0;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x5c9676c60f90;
T_15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c9676c615f0_0, 0, 32;
    %end;
    .thread T_15;
    .scope S_0x5c9676c60f90;
T_16 ;
    %wait E_0x5c9676bc4390;
    %load/vec4 v0x5c9676c61550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x5c9676c61370_0;
    %assign/vec4 v0x5c9676c615f0_0, 0;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x5c9676c61780;
T_17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c9676c61e10_0, 0, 32;
    %end;
    .thread T_17;
    .scope S_0x5c9676c61780;
T_18 ;
    %wait E_0x5c9676bc4390;
    %load/vec4 v0x5c9676c61d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x5c9676c61b80_0;
    %assign/vec4 v0x5c9676c61e10_0, 0;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x5c9676c61f80;
T_19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c9676c625c0_0, 0, 32;
    %end;
    .thread T_19;
    .scope S_0x5c9676c61f80;
T_20 ;
    %wait E_0x5c9676bc4390;
    %load/vec4 v0x5c9676c62520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x5c9676c62360_0;
    %assign/vec4 v0x5c9676c625c0_0, 0;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x5c9676c62750;
T_21 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c9676c631d0_0, 0, 32;
    %end;
    .thread T_21;
    .scope S_0x5c9676c62750;
T_22 ;
    %wait E_0x5c9676bc4390;
    %load/vec4 v0x5c9676c63130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x5c9676c62f40_0;
    %assign/vec4 v0x5c9676c631d0_0, 0;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x5c9676c63340;
T_23 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5c9676c639b0_0, 0, 5;
    %end;
    .thread T_23;
    .scope S_0x5c9676c63340;
T_24 ;
    %wait E_0x5c9676bc4390;
    %load/vec4 v0x5c9676c63910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0x5c9676c63720_0;
    %assign/vec4 v0x5c9676c639b0_0, 0;
T_24.0 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x5c9676c63b20;
T_25 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5c9676c641c0_0, 0, 5;
    %end;
    .thread T_25;
    .scope S_0x5c9676c63b20;
T_26 ;
    %wait E_0x5c9676bc4390;
    %load/vec4 v0x5c9676c64120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0x5c9676c63f40_0;
    %assign/vec4 v0x5c9676c641c0_0, 0;
T_26.0 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x5c9676c581d0;
T_27 ;
    %wait E_0x5c9676c584e0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c9676c58b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c9676c58720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c9676c588a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c9676c589b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5c9676c58560_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c9676c58a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c9676c58660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c9676c58bf0_0, 0, 1;
    %load/vec4 v0x5c9676c587c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_27.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_27.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_27.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_27.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c9676c58720_0, 0, 1;
    %jmp T_27.6;
T_27.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c9676c58b30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c9676c58bf0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5c9676c58560_0, 0, 2;
    %jmp T_27.6;
T_27.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c9676c58660_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c9676c58bf0_0, 0, 1;
    %jmp T_27.6;
T_27.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c9676c58660_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c9676c589b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c9676c58bf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c9676c588a0_0, 0, 1;
    %jmp T_27.6;
T_27.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c9676c58660_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c9676c58a70_0, 0, 1;
    %jmp T_27.6;
T_27.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c9676c58b30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c9676c58720_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5c9676c58560_0, 0, 2;
    %jmp T_27.6;
T_27.6 ;
    %pop/vec4 1;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x5c9676c55ae0;
T_28 ;
    %wait E_0x5c9676c55d90;
    %load/vec4 v0x5c9676c560e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5c9676c55ff0_0, 0, 5;
    %jmp T_28.3;
T_28.0 ;
    %load/vec4 v0x5c9676c55e10_0;
    %store/vec4 v0x5c9676c55ff0_0, 0, 5;
    %jmp T_28.3;
T_28.1 ;
    %load/vec4 v0x5c9676c55f10_0;
    %store/vec4 v0x5c9676c55ff0_0, 0, 5;
    %jmp T_28.3;
T_28.3 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x5c9676c56270;
T_29 ;
    %wait E_0x5c9676c564c0;
    %load/vec4 v0x5c9676c56640_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_29.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5c9676c56540_0, 0, 4;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x5c9676c56640_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_29.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5c9676c56540_0, 0, 4;
    %jmp T_29.3;
T_29.2 ;
    %load/vec4 v0x5c9676c56720_0;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_29.7, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_29.8, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_29.9, 6;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5c9676c56540_0, 0, 4;
    %jmp T_29.11;
T_29.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5c9676c56540_0, 0, 4;
    %jmp T_29.11;
T_29.5 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5c9676c56540_0, 0, 4;
    %jmp T_29.11;
T_29.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5c9676c56540_0, 0, 4;
    %jmp T_29.11;
T_29.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5c9676c56540_0, 0, 4;
    %jmp T_29.11;
T_29.8 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5c9676c56540_0, 0, 4;
    %jmp T_29.11;
T_29.9 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x5c9676c56540_0, 0, 4;
    %jmp T_29.11;
T_29.11 ;
    %pop/vec4 1;
T_29.3 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x5c9676c54480;
T_30 ;
    %wait E_0x5c9676bc4920;
    %load/vec4 v0x5c9676c54a90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_30.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_30.1, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c9676c549a0_0, 0, 32;
    %jmp T_30.3;
T_30.0 ;
    %load/vec4 v0x5c9676c547c0_0;
    %store/vec4 v0x5c9676c549a0_0, 0, 32;
    %jmp T_30.3;
T_30.1 ;
    %load/vec4 v0x5c9676c548c0_0;
    %store/vec4 v0x5c9676c549a0_0, 0, 32;
    %jmp T_30.3;
T_30.3 ;
    %pop/vec4 1;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x5c9676c56860;
T_31 ;
    %wait E_0x5c9676c56a70;
    %load/vec4 v0x5c9676c56cb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c9676c56e80_0, 0, 32;
    %jmp T_31.7;
T_31.0 ;
    %load/vec4 v0x5c9676c56ad0_0;
    %load/vec4 v0x5c9676c56bd0_0;
    %and;
    %store/vec4 v0x5c9676c56da0_0, 0, 32;
    %jmp T_31.7;
T_31.1 ;
    %load/vec4 v0x5c9676c56ad0_0;
    %load/vec4 v0x5c9676c56bd0_0;
    %or;
    %store/vec4 v0x5c9676c56da0_0, 0, 32;
    %jmp T_31.7;
T_31.2 ;
    %load/vec4 v0x5c9676c56ad0_0;
    %load/vec4 v0x5c9676c56bd0_0;
    %add;
    %store/vec4 v0x5c9676c56da0_0, 0, 32;
    %jmp T_31.7;
T_31.3 ;
    %load/vec4 v0x5c9676c56ad0_0;
    %load/vec4 v0x5c9676c56bd0_0;
    %sub;
    %store/vec4 v0x5c9676c56da0_0, 0, 32;
    %jmp T_31.7;
T_31.4 ;
    %load/vec4 v0x5c9676c56ad0_0;
    %load/vec4 v0x5c9676c56bd0_0;
    %or;
    %inv;
    %store/vec4 v0x5c9676c56da0_0, 0, 32;
    %jmp T_31.7;
T_31.5 ;
    %load/vec4 v0x5c9676c56ad0_0;
    %load/vec4 v0x5c9676c56bd0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_31.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_31.9, 8;
T_31.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_31.9, 8;
 ; End of false expr.
    %blend;
T_31.9;
    %store/vec4 v0x5c9676c56da0_0, 0, 32;
    %jmp T_31.7;
T_31.7 ;
    %pop/vec4 1;
    %load/vec4 v0x5c9676c56da0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_31.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_31.11, 8;
T_31.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_31.11, 8;
 ; End of false expr.
    %blend;
T_31.11;
    %pad/s 1;
    %store/vec4 v0x5c9676c56fb0_0, 0, 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x5c9676c57110;
T_32 ;
    %wait E_0x5c9676c572f0;
    %load/vec4 v0x5c9676c57560_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_32.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_32.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_32.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_32.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_32.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_32.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c9676c57700_0, 0, 32;
    %jmp T_32.7;
T_32.0 ;
    %load/vec4 v0x5c9676c57370_0;
    %load/vec4 v0x5c9676c57470_0;
    %and;
    %store/vec4 v0x5c9676c57660_0, 0, 32;
    %jmp T_32.7;
T_32.1 ;
    %load/vec4 v0x5c9676c57370_0;
    %load/vec4 v0x5c9676c57470_0;
    %or;
    %store/vec4 v0x5c9676c57660_0, 0, 32;
    %jmp T_32.7;
T_32.2 ;
    %load/vec4 v0x5c9676c57370_0;
    %load/vec4 v0x5c9676c57470_0;
    %add;
    %store/vec4 v0x5c9676c57660_0, 0, 32;
    %jmp T_32.7;
T_32.3 ;
    %load/vec4 v0x5c9676c57370_0;
    %load/vec4 v0x5c9676c57470_0;
    %sub;
    %store/vec4 v0x5c9676c57660_0, 0, 32;
    %jmp T_32.7;
T_32.4 ;
    %load/vec4 v0x5c9676c57370_0;
    %load/vec4 v0x5c9676c57470_0;
    %or;
    %inv;
    %store/vec4 v0x5c9676c57660_0, 0, 32;
    %jmp T_32.7;
T_32.5 ;
    %load/vec4 v0x5c9676c57370_0;
    %load/vec4 v0x5c9676c57470_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_32.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_32.9, 8;
T_32.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_32.9, 8;
 ; End of false expr.
    %blend;
T_32.9;
    %store/vec4 v0x5c9676c57660_0, 0, 32;
    %jmp T_32.7;
T_32.7 ;
    %pop/vec4 1;
    %load/vec4 v0x5c9676c57660_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_32.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_32.11, 8;
T_32.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_32.11, 8;
 ; End of false expr.
    %blend;
T_32.11;
    %pad/s 1;
    %store/vec4 v0x5c9676c577e0_0, 0, 1;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x5c9676c5a450;
T_33 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5c9676c5ab30_0, 0, 2;
    %end;
    .thread T_33;
    .scope S_0x5c9676c5a450;
T_34 ;
    %wait E_0x5c9676bc4390;
    %load/vec4 v0x5c9676c5aa90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v0x5c9676c5a8f0_0;
    %assign/vec4 v0x5c9676c5ab30_0, 0;
T_34.0 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x5c9676c5ace0;
T_35 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5c9676c5b2c0_0, 0, 3;
    %end;
    .thread T_35;
    .scope S_0x5c9676c5ace0;
T_36 ;
    %wait E_0x5c9676bc4390;
    %load/vec4 v0x5c9676c5b220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %load/vec4 v0x5c9676c5b050_0;
    %assign/vec4 v0x5c9676c5b2c0_0, 0;
T_36.0 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x5c9676c5b420;
T_37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c9676c5bac0_0, 0, 32;
    %end;
    .thread T_37;
    .scope S_0x5c9676c5b420;
T_38 ;
    %wait E_0x5c9676bc4390;
    %load/vec4 v0x5c9676c5ba20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %load/vec4 v0x5c9676c5b830_0;
    %assign/vec4 v0x5c9676c5bac0_0, 0;
T_38.0 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x5c9676c5d410;
T_39 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c9676c5d980_0, 0, 1;
    %end;
    .thread T_39;
    .scope S_0x5c9676c5d410;
T_40 ;
    %wait E_0x5c9676bc4390;
    %load/vec4 v0x5c9676c5d8e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %load/vec4 v0x5c9676c5d720_0;
    %assign/vec4 v0x5c9676c5d980_0, 0;
T_40.0 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x5c9676c5bc30;
T_41 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c9676c5c270_0, 0, 32;
    %end;
    .thread T_41;
    .scope S_0x5c9676c5bc30;
T_42 ;
    %wait E_0x5c9676bc4390;
    %load/vec4 v0x5c9676c5c1d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %load/vec4 v0x5c9676c5c010_0;
    %assign/vec4 v0x5c9676c5c270_0, 0;
T_42.0 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x5c9676c5c420;
T_43 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c9676c5cab0_0, 0, 32;
    %end;
    .thread T_43;
    .scope S_0x5c9676c5c420;
T_44 ;
    %wait E_0x5c9676bc4390;
    %load/vec4 v0x5c9676c5ca10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %load/vec4 v0x5c9676c5c820_0;
    %assign/vec4 v0x5c9676c5cab0_0, 0;
T_44.0 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x5c9676c5cc20;
T_45 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5c9676c5d260_0, 0, 5;
    %end;
    .thread T_45;
    .scope S_0x5c9676c5cc20;
T_46 ;
    %wait E_0x5c9676bc4390;
    %load/vec4 v0x5c9676c5d1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %load/vec4 v0x5c9676c5d000_0;
    %assign/vec4 v0x5c9676c5d260_0, 0;
T_46.0 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x5c9676c67260;
T_47 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5c9676c678a0_0, 0, 2;
    %end;
    .thread T_47;
    .scope S_0x5c9676c67260;
T_48 ;
    %wait E_0x5c9676bc4390;
    %load/vec4 v0x5c9676c67800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %load/vec4 v0x5c9676c67630_0;
    %assign/vec4 v0x5c9676c678a0_0, 0;
T_48.0 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x5c9676c67a50;
T_49 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c9676c68060_0, 0, 32;
    %end;
    .thread T_49;
    .scope S_0x5c9676c67a50;
T_50 ;
    %wait E_0x5c9676bc4390;
    %load/vec4 v0x5c9676c67fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %load/vec4 v0x5c9676c67e00_0;
    %assign/vec4 v0x5c9676c68060_0, 0;
T_50.0 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0x5c9676c681d0;
T_51 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c9676c68840_0, 0, 32;
    %end;
    .thread T_51;
    .scope S_0x5c9676c681d0;
T_52 ;
    %wait E_0x5c9676bc4390;
    %load/vec4 v0x5c9676c687a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %load/vec4 v0x5c9676c685c0_0;
    %assign/vec4 v0x5c9676c68840_0, 0;
T_52.0 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0x5c9676c689d0;
T_53 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5c9676c69030_0, 0, 5;
    %end;
    .thread T_53;
    .scope S_0x5c9676c689d0;
T_54 ;
    %wait E_0x5c9676bc4390;
    %load/vec4 v0x5c9676c68f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %load/vec4 v0x5c9676c68db0_0;
    %assign/vec4 v0x5c9676c69030_0, 0;
T_54.0 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0x5c9676c54c20;
T_55 ;
    %wait E_0x5c9676b7fa90;
    %load/vec4 v0x5c9676c551e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_55.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_55.1, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c9676c550f0_0, 0, 32;
    %jmp T_55.3;
T_55.0 ;
    %load/vec4 v0x5c9676c54f10_0;
    %store/vec4 v0x5c9676c550f0_0, 0, 32;
    %jmp T_55.3;
T_55.1 ;
    %load/vec4 v0x5c9676c55010_0;
    %store/vec4 v0x5c9676c550f0_0, 0, 32;
    %jmp T_55.3;
T_55.3 ;
    %pop/vec4 1;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x5c9676c40470;
T_56 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c9676c6e970_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c9676c6f020_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c9676c6ef60_0, 0, 32;
    %end;
    .thread T_56;
    .scope S_0x5c9676c40470;
T_57 ;
    %vpi_call 2 21 "$dumpfile", "lab05.vcd" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c9676c6e790_0, 0, 32;
T_57.0 ;
    %load/vec4 v0x5c9676c6e790_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_57.1, 5;
    %vpi_call 2 23 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x5c9676c59120, v0x5c9676c6e790_0 > {0 0 0};
    %load/vec4 v0x5c9676c6e790_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5c9676c6e790_0, 0, 32;
    %jmp T_57.0;
T_57.1 ;
    %vpi_call 2 25 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5c9676c40470 {0 0 0};
    %end;
    .thread T_57;
    .scope S_0x5c9676c40470;
T_58 ;
    %vpi_call 2 29 "$readmemb", "init.coe", v0x5c9676c54200, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_58;
    .scope S_0x5c9676c40470;
T_59 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c9676c6e6d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c9676c6eec0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c9676c6e6d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c9676c6eec0_0, 0, 1;
    %delay 45000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c9676c6eec0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c9676c6e6d0_0, 0, 1;
T_59.0 ;
    %delay 50000, 0;
    %load/vec4 v0x5c9676c6e6d0_0;
    %inv;
    %store/vec4 v0x5c9676c6e6d0_0, 0, 1;
    %jmp T_59.0;
    %end;
    .thread T_59;
    .scope S_0x5c9676c40470;
T_60 ;
    %wait E_0x5c9676bc3d30;
    %wait E_0x5c9676bc4390;
    %delay 100000, 0;
    %vpi_call 2 68 "$display", "------------------------------------------------------------------" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c9676c6ef60_0, 0, 32;
T_60.0 ;
    %load/vec4 v0x5c9676c6ef60_0;
    %cmpi/s 14, 0, 32;
    %jmp/0xz T_60.1, 5;
    %wait E_0x5c9676bc4390;
    %vpi_call 2 71 "$display", "PC: %2d opcode: %06b write reg addr: %2d write reg data: %4h", v0x5c9676c6ea30_0, v0x5c9676c6e870_0, v0x5c9676c6f100_0, v0x5c9676c6f1f0_0 {0 0 0};
    %load/vec4 v0x5c9676c6ef60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5c9676c6ef60_0, 0, 32;
    %jmp T_60.0;
T_60.1 ;
    %vpi_call 2 73 "$display", "------------------------------------------------------------------" {0 0 0};
    %vpi_call 2 74 "$finish" {0 0 0};
    %end;
    .thread T_60;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "lab05_tb.v";
    "lab05_pipelined.v";
