<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Miscellaneous Control Register"><title>imxrt_ral::pmu::MISC2_CLR - Rust</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../../static.files/rustdoc-84e720fa.css"><meta name="rustdoc-vars" data-root-path="../../../" data-static-root-path="../../../static.files/" data-current-crate="imxrt_ral" data-themes="" data-resource-suffix="" data-rustdoc-version="1.89.0 (29483883e 2025-08-04)" data-channel="1.89.0" data-search-js="search-92309212.js" data-settings-js="settings-5514c975.js" ><script src="../../../static.files/storage-4e99c027.js"></script><script defer src="../sidebar-items.js"></script><script defer src="../../../static.files/main-fd3af306.js"></script><noscript><link rel="stylesheet" href="../../../static.files/noscript-32bb7600.css"></noscript><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-32x32-6580c154.png"><link rel="icon" type="image/svg+xml" href="../../../static.files/favicon-044be391.svg"></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle" title="show sidebar"></button></nav><nav class="sidebar"><div class="sidebar-crate"><h2><a href="../../../imxrt_ral/index.html">imxrt_<wbr>ral</a><span class="version">0.6.1</span></h2></div><div class="sidebar-elems"><section id="rustdoc-toc"><h2 class="location"><a href="#">Module MISC2_<wbr>CLR</a></h2><h3><a href="#modules">Module Items</a></h3><ul class="block"><li><a href="#modules" title="Modules">Modules</a></li></ul></section><div id="rustdoc-modnav"><h2><a href="../index.html">In imxrt_<wbr>ral::<wbr>pmu</a></h2></div></div></nav><div class="sidebar-resizer" title="Drag to resize sidebar"></div><main><div class="width-limiter"><rustdoc-search></rustdoc-search><section id="main-content" class="content"><div class="main-heading"><div class="rustdoc-breadcrumbs"><a href="../../index.html">imxrt_ral</a>::<wbr><a href="../index.html">pmu</a></div><h1>Module <span>MISC2_CLR</span><button id="copy-path" title="Copy item path to clipboard">Copy item path</button></h1><rustdoc-toolbar></rustdoc-toolbar><span class="sub-heading"><a class="src" href="../../../src/imxrt_ral/blocks/imxrt1011/pmu.rs.html#3353">Source</a> </span></div><details class="toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>Miscellaneous Control Register</p>
</div></details><h2 id="modules" class="section-header">Modules<a href="#modules" class="anchor">§</a></h2><dl class="item-table"><dt><a class="mod" href="AUDIO_DIV_LSB/index.html" title="mod imxrt_ral::pmu::MISC2_CLR::AUDIO_DIV_LSB">AUDIO_<wbr>DIV_<wbr>LSB</a></dt><dd>LSB of Post-divider for Audio PLL</dd><dt><a class="mod" href="AUDIO_DIV_MSB/index.html" title="mod imxrt_ral::pmu::MISC2_CLR::AUDIO_DIV_MSB">AUDIO_<wbr>DIV_<wbr>MSB</a></dt><dd>MSB of Post-divider for Audio PLL</dd><dt><a class="mod" href="PLL3_DISABLE/index.html" title="mod imxrt_ral::pmu::MISC2_CLR::PLL3_DISABLE">PLL3_<wbr>DISABLE</a></dt><dd>Default value of “0”</dd><dt><a class="mod" href="REG0_BO_OFFSET/index.html" title="mod imxrt_ral::pmu::MISC2_CLR::REG0_BO_OFFSET">REG0_<wbr>BO_<wbr>OFFSET</a></dt><dd>This field defines the brown out voltage offset for the CORE power domain</dd><dt><a class="mod" href="REG0_BO_STATUS/index.html" title="mod imxrt_ral::pmu::MISC2_CLR::REG0_BO_STATUS">REG0_<wbr>BO_<wbr>STATUS</a></dt><dd>Reg0 brownout status bit.</dd><dt><a class="mod" href="REG0_ENABLE_BO/index.html" title="mod imxrt_ral::pmu::MISC2_CLR::REG0_ENABLE_BO">REG0_<wbr>ENABLE_<wbr>BO</a></dt><dd>Enables the brownout detection.</dd><dt><a class="mod" href="REG0_STEP_TIME/index.html" title="mod imxrt_ral::pmu::MISC2_CLR::REG0_STEP_TIME">REG0_<wbr>STEP_<wbr>TIME</a></dt><dd>Number of clock periods (24MHz clock).</dd><dt><a class="mod" href="REG1_BO_OFFSET/index.html" title="mod imxrt_ral::pmu::MISC2_CLR::REG1_BO_OFFSET">REG1_<wbr>BO_<wbr>OFFSET</a></dt><dd>This field defines the brown out voltage offset for the xPU power domain</dd><dt><a class="mod" href="REG1_BO_STATUS/index.html" title="mod imxrt_ral::pmu::MISC2_CLR::REG1_BO_STATUS">REG1_<wbr>BO_<wbr>STATUS</a></dt><dd>Reg1 brownout status bit.</dd><dt><a class="mod" href="REG1_ENABLE_BO/index.html" title="mod imxrt_ral::pmu::MISC2_CLR::REG1_ENABLE_BO">REG1_<wbr>ENABLE_<wbr>BO</a></dt><dd>Enables the brownout detection.</dd><dt><a class="mod" href="REG1_STEP_TIME/index.html" title="mod imxrt_ral::pmu::MISC2_CLR::REG1_STEP_TIME">REG1_<wbr>STEP_<wbr>TIME</a></dt><dd>Number of clock periods (24MHz clock).</dd><dt><a class="mod" href="REG2_BO_OFFSET/index.html" title="mod imxrt_ral::pmu::MISC2_CLR::REG2_BO_OFFSET">REG2_<wbr>BO_<wbr>OFFSET</a></dt><dd>This field defines the brown out voltage offset for the xPU power domain</dd><dt><a class="mod" href="REG2_BO_STATUS/index.html" title="mod imxrt_ral::pmu::MISC2_CLR::REG2_BO_STATUS">REG2_<wbr>BO_<wbr>STATUS</a></dt><dd>Reg2 brownout status bit.</dd><dt><a class="mod" href="REG2_ENABLE_BO/index.html" title="mod imxrt_ral::pmu::MISC2_CLR::REG2_ENABLE_BO">REG2_<wbr>ENABLE_<wbr>BO</a></dt><dd>Enables the brownout detection.</dd><dt><a class="mod" href="REG2_OK/index.html" title="mod imxrt_ral::pmu::MISC2_CLR::REG2_OK">REG2_OK</a></dt><dd>Signals that the voltage is above the brownout level for the SOC supply</dd><dt><a class="mod" href="REG2_STEP_TIME/index.html" title="mod imxrt_ral::pmu::MISC2_CLR::REG2_STEP_TIME">REG2_<wbr>STEP_<wbr>TIME</a></dt><dd>Number of clock periods (24MHz clock).</dd></dl></section></div></main></body></html>