
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19752
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1103.145 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [D:/ish/verilog/vivadoWS/20240516_UpCounter_FSM/20240516_UpCounter_FSM.srcs/sources_1/new/top.v:3]
INFO: [Synth 8-6157] synthesizing module 'clkDiv' [D:/ish/verilog/vivadoWS/20240516_UpCounter_FSM/20240516_UpCounter_FSM.srcs/sources_1/imports/vivadoWS/240510_UpCounter_10k/240510_UpCounter_10k.srcs/sources_1/imports/new/fndController.v:157]
	Parameter MAX_COUNT bound to: 10000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clkDiv' (1#1) [D:/ish/verilog/vivadoWS/20240516_UpCounter_FSM/20240516_UpCounter_FSM.srcs/sources_1/imports/vivadoWS/240510_UpCounter_10k/240510_UpCounter_10k.srcs/sources_1/imports/new/fndController.v:157]
INFO: [Synth 8-6157] synthesizing module 'up_counter' [D:/ish/verilog/vivadoWS/20240516_UpCounter_FSM/20240516_UpCounter_FSM.srcs/sources_1/new/up_counter.v:3]
INFO: [Synth 8-6155] done synthesizing module 'up_counter' (2#1) [D:/ish/verilog/vivadoWS/20240516_UpCounter_FSM/20240516_UpCounter_FSM.srcs/sources_1/new/up_counter.v:3]
INFO: [Synth 8-6157] synthesizing module 'fndController' [D:/ish/verilog/vivadoWS/20240516_UpCounter_FSM/20240516_UpCounter_FSM.srcs/sources_1/imports/vivadoWS/240510_UpCounter_10k/240510_UpCounter_10k.srcs/sources_1/imports/new/fndController.v:3]
INFO: [Synth 8-6157] synthesizing module 'clkDiv__parameterized0' [D:/ish/verilog/vivadoWS/20240516_UpCounter_FSM/20240516_UpCounter_FSM.srcs/sources_1/imports/vivadoWS/240510_UpCounter_10k/240510_UpCounter_10k.srcs/sources_1/imports/new/fndController.v:157]
	Parameter MAX_COUNT bound to: 100000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clkDiv__parameterized0' (2#1) [D:/ish/verilog/vivadoWS/20240516_UpCounter_FSM/20240516_UpCounter_FSM.srcs/sources_1/imports/vivadoWS/240510_UpCounter_10k/240510_UpCounter_10k.srcs/sources_1/imports/new/fndController.v:157]
INFO: [Synth 8-6157] synthesizing module 'counter' [D:/ish/verilog/vivadoWS/20240516_UpCounter_FSM/20240516_UpCounter_FSM.srcs/sources_1/imports/vivadoWS/240510_UpCounter_10k/240510_UpCounter_10k.srcs/sources_1/imports/new/fndController.v:134]
	Parameter MAX_COUNT bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (3#1) [D:/ish/verilog/vivadoWS/20240516_UpCounter_FSM/20240516_UpCounter_FSM.srcs/sources_1/imports/vivadoWS/240510_UpCounter_10k/240510_UpCounter_10k.srcs/sources_1/imports/new/fndController.v:134]
INFO: [Synth 8-6157] synthesizing module 'decoder' [D:/ish/verilog/vivadoWS/20240516_UpCounter_FSM/20240516_UpCounter_FSM.srcs/sources_1/imports/vivadoWS/240510_UpCounter_10k/240510_UpCounter_10k.srcs/sources_1/imports/new/fndController.v:119]
INFO: [Synth 8-226] default block is never used [D:/ish/verilog/vivadoWS/20240516_UpCounter_FSM/20240516_UpCounter_FSM.srcs/sources_1/imports/vivadoWS/240510_UpCounter_10k/240510_UpCounter_10k.srcs/sources_1/imports/new/fndController.v:124]
INFO: [Synth 8-6155] done synthesizing module 'decoder' (4#1) [D:/ish/verilog/vivadoWS/20240516_UpCounter_FSM/20240516_UpCounter_FSM.srcs/sources_1/imports/vivadoWS/240510_UpCounter_10k/240510_UpCounter_10k.srcs/sources_1/imports/new/fndController.v:119]
INFO: [Synth 8-6157] synthesizing module 'digitSplitter' [D:/ish/verilog/vivadoWS/20240516_UpCounter_FSM/20240516_UpCounter_FSM.srcs/sources_1/imports/vivadoWS/240510_UpCounter_10k/240510_UpCounter_10k.srcs/sources_1/imports/new/fndController.v:60]
INFO: [Synth 8-6155] done synthesizing module 'digitSplitter' (5#1) [D:/ish/verilog/vivadoWS/20240516_UpCounter_FSM/20240516_UpCounter_FSM.srcs/sources_1/imports/vivadoWS/240510_UpCounter_10k/240510_UpCounter_10k.srcs/sources_1/imports/new/fndController.v:60]
INFO: [Synth 8-6157] synthesizing module 'mux' [D:/ish/verilog/vivadoWS/20240516_UpCounter_FSM/20240516_UpCounter_FSM.srcs/sources_1/imports/vivadoWS/240510_UpCounter_10k/240510_UpCounter_10k.srcs/sources_1/imports/new/fndController.v:73]
INFO: [Synth 8-226] default block is never used [D:/ish/verilog/vivadoWS/20240516_UpCounter_FSM/20240516_UpCounter_FSM.srcs/sources_1/imports/vivadoWS/240510_UpCounter_10k/240510_UpCounter_10k.srcs/sources_1/imports/new/fndController.v:82]
INFO: [Synth 8-6155] done synthesizing module 'mux' (6#1) [D:/ish/verilog/vivadoWS/20240516_UpCounter_FSM/20240516_UpCounter_FSM.srcs/sources_1/imports/vivadoWS/240510_UpCounter_10k/240510_UpCounter_10k.srcs/sources_1/imports/new/fndController.v:73]
INFO: [Synth 8-6157] synthesizing module 'BCDtoSEG' [D:/ish/verilog/vivadoWS/20240516_UpCounter_FSM/20240516_UpCounter_FSM.srcs/sources_1/imports/vivadoWS/240510_UpCounter_10k/240510_UpCounter_10k.srcs/sources_1/imports/new/fndController.v:92]
INFO: [Synth 8-226] default block is never used [D:/ish/verilog/vivadoWS/20240516_UpCounter_FSM/20240516_UpCounter_FSM.srcs/sources_1/imports/vivadoWS/240510_UpCounter_10k/240510_UpCounter_10k.srcs/sources_1/imports/new/fndController.v:97]
INFO: [Synth 8-6155] done synthesizing module 'BCDtoSEG' (7#1) [D:/ish/verilog/vivadoWS/20240516_UpCounter_FSM/20240516_UpCounter_FSM.srcs/sources_1/imports/vivadoWS/240510_UpCounter_10k/240510_UpCounter_10k.srcs/sources_1/imports/new/fndController.v:92]
INFO: [Synth 8-6155] done synthesizing module 'fndController' (8#1) [D:/ish/verilog/vivadoWS/20240516_UpCounter_FSM/20240516_UpCounter_FSM.srcs/sources_1/imports/vivadoWS/240510_UpCounter_10k/240510_UpCounter_10k.srcs/sources_1/imports/new/fndController.v:3]
INFO: [Synth 8-6157] synthesizing module 'button' [D:/ish/verilog/vivadoWS/20240516_UpCounter_FSM/20240516_UpCounter_FSM.srcs/sources_1/imports/vivadoWS/20240514_button_moore_mealy/20240514_button_moore_mealy.srcs/sources_1/new/button.v:3]
	Parameter N bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'button' (9#1) [D:/ish/verilog/vivadoWS/20240516_UpCounter_FSM/20240516_UpCounter_FSM.srcs/sources_1/imports/vivadoWS/20240514_button_moore_mealy/20240514_button_moore_mealy.srcs/sources_1/new/button.v:3]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [D:/ish/verilog/vivadoWS/20240516_UpCounter_FSM/20240516_UpCounter_FSM.srcs/sources_1/new/control_unit.v:3]
	Parameter STOP bound to: 2'b00 
	Parameter RUN bound to: 2'b01 
	Parameter CLEAR bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [D:/ish/verilog/vivadoWS/20240516_UpCounter_FSM/20240516_UpCounter_FSM.srcs/sources_1/new/control_unit.v:38]
INFO: [Synth 8-155] case statement is not full and has no default [D:/ish/verilog/vivadoWS/20240516_UpCounter_FSM/20240516_UpCounter_FSM.srcs/sources_1/new/control_unit.v:61]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (10#1) [D:/ish/verilog/vivadoWS/20240516_UpCounter_FSM/20240516_UpCounter_FSM.srcs/sources_1/new/control_unit.v:3]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/ish/verilog/vivadoWS/20240516_UpCounter_FSM/20240516_UpCounter_FSM.srcs/sources_1/new/top.v:69]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [D:/ish/verilog/vivadoWS/20240516_UpCounter_FSM/20240516_UpCounter_FSM.runs/synth_1/.Xil/Vivado-9648-DESKTOP-7CFQ9ND/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (11#1) [D:/ish/verilog/vivadoWS/20240516_UpCounter_FSM/20240516_UpCounter_FSM.runs/synth_1/.Xil/Vivado-9648-DESKTOP-7CFQ9ND/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'U_Btn_RunStop'. This will prevent further optimization [D:/ish/verilog/vivadoWS/20240516_UpCounter_FSM/20240516_UpCounter_FSM.srcs/sources_1/new/top.v:45]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'U_ILA'. This will prevent further optimization [D:/ish/verilog/vivadoWS/20240516_UpCounter_FSM/20240516_UpCounter_FSM.srcs/sources_1/new/top.v:69]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'U_ControlUnit'. This will prevent further optimization [D:/ish/verilog/vivadoWS/20240516_UpCounter_FSM/20240516_UpCounter_FSM.srcs/sources_1/new/top.v:57]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'U_Btn_Clear'. This will prevent further optimization [D:/ish/verilog/vivadoWS/20240516_UpCounter_FSM/20240516_UpCounter_FSM.srcs/sources_1/new/top.v:51]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'U_UpCounter'. This will prevent further optimization [D:/ish/verilog/vivadoWS/20240516_UpCounter_FSM/20240516_UpCounter_FSM.srcs/sources_1/new/top.v:26]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'U_FndController'. This will prevent further optimization [D:/ish/verilog/vivadoWS/20240516_UpCounter_FSM/20240516_UpCounter_FSM.srcs/sources_1/new/top.v:35]
INFO: [Synth 8-6155] done synthesizing module 'top' (12#1) [D:/ish/verilog/vivadoWS/20240516_UpCounter_FSM/20240516_UpCounter_FSM.srcs/sources_1/new/top.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1103.145 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1103.145 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1103.145 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1103.145 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/ish/verilog/vivadoWS/20240516_UpCounter_FSM/20240516_UpCounter_FSM.gen/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'U_ILA'
Finished Parsing XDC File [d:/ish/verilog/vivadoWS/20240516_UpCounter_FSM/20240516_UpCounter_FSM.gen/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'U_ILA'
Parsing XDC File [D:/ish/verilog/vivadoWS/20240516_UpCounter_FSM/20240516_UpCounter_FSM.srcs/constrs_1/imports/user_util/MY_Basys-3-Master.xdc]
Finished Parsing XDC File [D:/ish/verilog/vivadoWS/20240516_UpCounter_FSM/20240516_UpCounter_FSM.srcs/constrs_1/imports/user_util/MY_Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/ish/verilog/vivadoWS/20240516_UpCounter_FSM/20240516_UpCounter_FSM.srcs/constrs_1/imports/user_util/MY_Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1206.953 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1206.953 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1206.953 ; gain = 103.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1206.953 ; gain = 103.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U_ILA. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1206.953 ; gain = 103.809
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'control_unit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    STOP |                              001 |                               00
                     RUN |                              010 |                               01
                   CLEAR |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'control_unit'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1206.953 ; gain = 103.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   24 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 1     
	   2 Input   14 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 1206.953 ; gain = 103.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1206.953 ; gain = 103.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1207.988 ; gain = 104.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1223.348 ; gain = 120.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 1239.121 ; gain = 135.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 1239.121 ; gain = 135.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 1239.121 ; gain = 135.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 1239.121 ; gain = 135.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 1239.121 ; gain = 135.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 1239.121 ; gain = 135.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |ila_0         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |ila    |     1|
|2     |BUFG   |     1|
|3     |CARRY4 |    34|
|4     |LUT1   |     5|
|5     |LUT2   |    86|
|6     |LUT3   |    40|
|7     |LUT4   |    65|
|8     |LUT5   |    31|
|9     |LUT6   |    69|
|10    |FDCE   |    61|
|11    |FDPE   |     1|
|12    |FDRE   |    22|
|13    |IBUF   |     4|
|14    |OBUF   |    15|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 1239.121 ; gain = 135.977
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 1239.121 ; gain = 32.168
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 1239.121 ; gain = 135.977
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1251.184 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 34 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1252.203 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
54 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 1252.203 ; gain = 149.059
INFO: [Common 17-1381] The checkpoint 'D:/ish/verilog/vivadoWS/20240516_UpCounter_FSM/20240516_UpCounter_FSM.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May 16 13:21:15 2024...
