{"id":"311754552_Fused-layer_CNN_accelerators","authors":["Manoj Alwani","Han Chen","Michael Ferdman","Peter Milder"],"meta":["October 2016","DOI:10.1109/MICRO.2016.7783725","Conference: 2016 49th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO)"],"references":["305196650_Going_deeper_with_convolutions","281591020_DjiNN_and_Tonic_DNN_as_a_Service_and_Its_Implications_for_Future_Warehouse_Scale_Computers","319770411_Torch7_A_Matlab-like_Environment_for_Machine_Learning","319770183_Imagenet_classification_with_deep_convolutional_neural_networks","312727767_Going_deeper_with_convolutions","312448985_DaDianNao_A_machine-learning_supercomputer","312446405_Optimizing_fpgabased_accelerator_design_for_deep_convolutional_neural_networks","309594118_A_reconfigurable_fabric_for_accelerating_large-scale_datacenter_services","301367952_Optimizing_FPGA-based_Accelerator_Design_for_Deep_Convolutional_Neural_Networks","300717715_Inter-Tile_Reuse_Optimization_Applied_to_Bandwidth_Constrained_Embedded_Accelerators"]}