{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1623567690989 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1623567690998 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 13 19:01:30 2021 " "Processing started: Sun Jun 13 19:01:30 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1623567690998 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623567690998 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cs701_irp -c cs701_irp " "Command: quartus_map --read_settings_files=on --write_settings_files=off cs701_irp -c cs701_irp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623567690999 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1623567691482 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1623567691482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tdmamintypes.vhd 2 0 " "Found 2 design units, including 0 entities, in source file tdmamintypes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TdmaMinTypes " "Found design unit 1: TdmaMinTypes" {  } { { "TdmaMinTypes.vhd" "" { Text "C:/Users/symes/University/CS701_IRP/TdmaMinTypes.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623567699844 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 TdmaMinTypes-body " "Found design unit 2: TdmaMinTypes-body" {  } { { "TdmaMinTypes.vhd" "" { Text "C:/Users/symes/University/CS701_IRP/TdmaMinTypes.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623567699844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623567699844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync_ram_testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sync_ram_testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync_ram_testbench-behaviour " "Found design unit 1: sync_ram_testbench-behaviour" {  } { { "sync_ram_testbench.vhd" "" { Text "C:/Users/symes/University/CS701_IRP/sync_ram_testbench.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623567699849 ""} { "Info" "ISGN_ENTITY_NAME" "1 sync_ram_testbench " "Found entity 1: sync_ram_testbench" {  } { { "sync_ram_testbench.vhd" "" { Text "C:/Users/symes/University/CS701_IRP/sync_ram_testbench.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623567699849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623567699849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sync_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync_ram-RTL " "Found design unit 1: sync_ram-RTL" {  } { { "sync_ram.vhd" "" { Text "C:/Users/symes/University/CS701_IRP/sync_ram.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623567699853 ""} { "Info" "ISGN_ENTITY_NAME" "1 sync_ram " "Found entity 1: sync_ram" {  } { { "sync_ram.vhd" "" { Text "C:/Users/symes/University/CS701_IRP/sync_ram.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623567699853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623567699853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peak_detect_testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file peak_detect_testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 peak_detect_testbench-behaviour " "Found design unit 1: peak_detect_testbench-behaviour" {  } { { "peak_detect_testbench.vhd" "" { Text "C:/Users/symes/University/CS701_IRP/peak_detect_testbench.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623567699857 ""} { "Info" "ISGN_ENTITY_NAME" "1 peak_detect_testbench " "Found entity 1: peak_detect_testbench" {  } { { "peak_detect_testbench.vhd" "" { Text "C:/Users/symes/University/CS701_IRP/peak_detect_testbench.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623567699857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623567699857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peak_detect.vhd 2 1 " "Found 2 design units, including 1 entities, in source file peak_detect.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 peak_detect-behaviour " "Found design unit 1: peak_detect-behaviour" {  } { { "peak_detect.vhd" "" { Text "C:/Users/symes/University/CS701_IRP/peak_detect.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623567699860 ""} { "Info" "ISGN_ENTITY_NAME" "1 peak_detect " "Found entity 1: peak_detect" {  } { { "peak_detect.vhd" "" { Text "C:/Users/symes/University/CS701_IRP/peak_detect.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623567699860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623567699860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac_testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mac_testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mac_testbench-behaviour " "Found design unit 1: mac_testbench-behaviour" {  } { { "mac_testbench.vhd" "" { Text "C:/Users/symes/University/CS701_IRP/mac_testbench.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623567699862 ""} { "Info" "ISGN_ENTITY_NAME" "1 mac_testbench " "Found entity 1: mac_testbench" {  } { { "mac_testbench.vhd" "" { Text "C:/Users/symes/University/CS701_IRP/mac_testbench.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623567699862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623567699862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mac-behaviour " "Found design unit 1: mac-behaviour" {  } { { "mac.vhd" "" { Text "C:/Users/symes/University/CS701_IRP/mac.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623567699865 ""} { "Info" "ISGN_ENTITY_NAME" "1 mac " "Found entity 1: mac" {  } { { "mac.vhd" "" { Text "C:/Users/symes/University/CS701_IRP/mac.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623567699865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623567699865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv_unit_testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conv_unit_testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conv_unit_testbench-behaviour " "Found design unit 1: conv_unit_testbench-behaviour" {  } { { "conv_unit_testbench.vhd" "" { Text "C:/Users/symes/University/CS701_IRP/conv_unit_testbench.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623567699868 ""} { "Info" "ISGN_ENTITY_NAME" "1 conv_unit_testbench " "Found entity 1: conv_unit_testbench" {  } { { "conv_unit_testbench.vhd" "" { Text "C:/Users/symes/University/CS701_IRP/conv_unit_testbench.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623567699868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623567699868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conv_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conv_unit-behaviour " "Found design unit 1: conv_unit-behaviour" {  } { { "conv_unit.vhd" "" { Text "C:/Users/symes/University/CS701_IRP/conv_unit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623567699873 ""} { "Info" "ISGN_ENTITY_NAME" "1 conv_unit " "Found entity 1: conv_unit" {  } { { "conv_unit.vhd" "" { Text "C:/Users/symes/University/CS701_IRP/conv_unit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623567699873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623567699873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cecil_dp_asp_testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cecil_dp_asp_testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cecil_dp_asp_testbench-behaviour " "Found design unit 1: cecil_dp_asp_testbench-behaviour" {  } { { "cecil_dp_asp_testbench.vhd" "" { Text "C:/Users/symes/University/CS701_IRP/cecil_dp_asp_testbench.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623567699876 ""} { "Info" "ISGN_ENTITY_NAME" "1 cecil_dp_asp_testbench " "Found entity 1: cecil_dp_asp_testbench" {  } { { "cecil_dp_asp_testbench.vhd" "" { Text "C:/Users/symes/University/CS701_IRP/cecil_dp_asp_testbench.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623567699876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623567699876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cecil_dp_asp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cecil_dp_asp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cecil_dp_asp-behaviour " "Found design unit 1: cecil_dp_asp-behaviour" {  } { { "cecil_dp_asp.vhd" "" { Text "C:/Users/symes/University/CS701_IRP/cecil_dp_asp.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623567699879 ""} { "Info" "ISGN_ENTITY_NAME" "1 cecil_dp_asp " "Found entity 1: cecil_dp_asp" {  } { { "cecil_dp_asp.vhd" "" { Text "C:/Users/symes/University/CS701_IRP/cecil_dp_asp.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623567699879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623567699879 ""}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "cecil_dp_asp work cecil_dp_asp SAFECOPY.vhd(23) " "VHDL Primary Unit Declaration error at cecil_dp_asp SAFECOPY.vhd(23): primary unit \"cecil_dp_asp\" already exists in library \"work\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "cecil_dp_asp SAFECOPY.vhd" "" { Text "C:/Users/symes/University/CS701_IRP/cecil_dp_asp SAFECOPY.vhd" 23 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1623567699883 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "cecil_dp_asp cecil_dp_asp.vhd(23) " "HDL error at cecil_dp_asp.vhd(23): see declaration for object \"cecil_dp_asp\"" {  } { { "cecil_dp_asp.vhd" "" { Text "C:/Users/symes/University/CS701_IRP/cecil_dp_asp.vhd" 23 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623567699883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cecil_dp_asp safecopy.vhd 0 0 " "Found 0 design units, including 0 entities, in source file cecil_dp_asp safecopy.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623567699884 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4837 " "Peak virtual memory: 4837 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1623567700005 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jun 13 19:01:40 2021 " "Processing ended: Sun Jun 13 19:01:40 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1623567700005 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1623567700005 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1623567700005 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1623567700005 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1623567700773 ""}
