Running: C:\XilinxISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/Programming/EE2230/Lab9_1/speaker_test_isim_beh.exe -prj D:/Programming/EE2230/Lab9_1/speaker_test_beh.prj work.speaker_test work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "D:/Programming/EE2230/Lab9_1/speaker_control.v" into library work
Analyzing Verilog file "D:/Programming/EE2230/Lab9_1/buzzer_control.v" into library work
Analyzing Verilog file "D:/Programming/EE2230/Lab9_1/speaker.v" into library work
Analyzing Verilog file "D:/Programming/EE2230/Lab9_1/speaker_test.v" into library work
Analyzing Verilog file "C:/XilinxISE/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module buzzer_control
Compiling module speaker_control
Compiling module speaker
Compiling module speaker_test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 Verilog Units
Built simulation executable D:/Programming/EE2230/Lab9_1/speaker_test_isim_beh.exe
Fuse Memory Usage: 26204 KB
Fuse CPU Usage: 328 ms
