==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xck24-ubva530-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck24-ubva530-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: source ./covariance/solution1/directives.tcl
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.165 seconds; current allocated memory: 0.461 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 12.855 seconds; peak allocated memory: 87.918 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xck24-ubva530-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck24-ubva530-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: source ./covariance/solution1/directives.tcl
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.109 seconds; current allocated memory: 87.164 MB.
INFO: [HLS 200-10] Analyzing design file '../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.48 seconds; current allocated memory: 88.250 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.403 seconds; current allocated memory: 88.762 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.008 seconds; current allocated memory: 88.770 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.027 seconds; current allocated memory: 94.453 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.021 seconds; current allocated memory: 95.676 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_5_1' (../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:6) in function 'covariance' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_17_5' (../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:17) in function 'covariance' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_5_1' (../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:6) in function 'covariance' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_17_5' (../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:17) in function 'covariance' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_7_2' (../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:7) in function 'covariance' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_10_3' (../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:10) in function 'covariance' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_19_6' (../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:18) in function 'covariance' completely with a factor of 32.
INFO: [XFORM 203-11] Balancing expressions in function 'covariance' (../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:3)...62 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.218 seconds; current allocated memory: 118.711 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_16_4' (../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:15:7) in function 'covariance' the outer loop is not a perfect loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 134.375 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'covariance' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'covariance_Pipeline_VITIS_LOOP_5_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_5_1'.
WARNING: [HLS 200-885] The II Violation in module 'covariance_Pipeline_VITIS_LOOP_5_1' (loop 'VITIS_LOOP_5_1'): Unable to schedule 'load' operation ('data_load_7', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8) on array 'data' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'data'.
WARNING: [HLS 200-885] The II Violation in module 'covariance_Pipeline_VITIS_LOOP_5_1' (loop 'VITIS_LOOP_5_1'): Unable to schedule 'load' operation ('data_load_15', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8) on array 'data' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'data'.
WARNING: [HLS 200-885] The II Violation in module 'covariance_Pipeline_VITIS_LOOP_5_1' (loop 'VITIS_LOOP_5_1'): Unable to schedule 'load' operation ('data_load_19', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8) on array 'data' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'data'.
WARNING: [HLS 200-885] The II Violation in module 'covariance_Pipeline_VITIS_LOOP_5_1' (loop 'VITIS_LOOP_5_1'): Unable to schedule 'load' operation ('data_load_23', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:8) on array 'data' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'data'.
WARNING: [HLS 200-885] The II Violation in module 'covariance_Pipeline_VITIS_LOOP_5_1' (loop 'VITIS_LOOP_5_1'): Unable to schedule 'store' operation ('data_addr_5_write_ln11', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:11) of variable 'sub_ln11_5', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:11 on array 'data' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'data'.
WARNING: [HLS 200-885] The II Violation in module 'covariance_Pipeline_VITIS_LOOP_5_1' (loop 'VITIS_LOOP_5_1'): Unable to schedule 'store' operation ('data_addr_21_write_ln11', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:11) of variable 'sub_ln11_21', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:11 on array 'data' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'data'.
WARNING: [HLS 200-885] The II Violation in module 'covariance_Pipeline_VITIS_LOOP_5_1' (loop 'VITIS_LOOP_5_1'): Unable to schedule 'store' operation ('data_addr_29_write_ln11', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:11) of variable 'sub_ln11_29', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:11 on array 'data' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'data'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 49, loop 'VITIS_LOOP_5_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.849 seconds; current allocated memory: 143.699 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.452 seconds; current allocated memory: 144.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'covariance_Pipeline_VITIS_LOOP_17_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_5'.
WARNING: [HLS 200-885] The II Violation in module 'covariance_Pipeline_VITIS_LOOP_17_5' (loop 'VITIS_LOOP_17_5'): Unable to schedule 'load' operation ('data_load_33', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:20) on array 'data' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'data'.
WARNING: [HLS 200-885] The II Violation in module 'covariance_Pipeline_VITIS_LOOP_17_5' (loop 'VITIS_LOOP_17_5'): Unable to schedule 'load' operation ('data_load_37', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:20) on array 'data' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'data'.
WARNING: [HLS 200-885] The II Violation in module 'covariance_Pipeline_VITIS_LOOP_17_5' (loop 'VITIS_LOOP_17_5'): Unable to schedule 'load' operation ('data_load_45', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:20) on array 'data' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'data'.
WARNING: [HLS 200-885] The II Violation in module 'covariance_Pipeline_VITIS_LOOP_17_5' (loop 'VITIS_LOOP_17_5'): Unable to schedule 'load' operation ('data_load_49', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:20) on array 'data' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'data'.
WARNING: [HLS 200-885] The II Violation in module 'covariance_Pipeline_VITIS_LOOP_17_5' (loop 'VITIS_LOOP_17_5'): Unable to schedule 'load' operation ('data_load_89', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:20) on array 'data' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'data'.
WARNING: [HLS 200-885] The II Violation in module 'covariance_Pipeline_VITIS_LOOP_17_5' (loop 'VITIS_LOOP_17_5'): Unable to schedule 'load' operation ('data_load_65', ../../../../Documents/LAP_hls_benchmarks/Vitis/covariance/covariance.cpp:20) on array 'data' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'data'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 19, loop 'VITIS_LOOP_17_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.156 seconds; current allocated memory: 145.156 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.385 seconds; current allocated memory: 145.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'covariance' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 145.875 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.338 seconds; current allocated memory: 146.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'covariance_Pipeline_VITIS_LOOP_5_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'covariance_Pipeline_VITIS_LOOP_5_1' pipeline 'VITIS_LOOP_5_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'covariance_Pipeline_VITIS_LOOP_5_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.677 seconds; current allocated memory: 149.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'covariance_Pipeline_VITIS_LOOP_17_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'covariance_Pipeline_VITIS_LOOP_17_5' pipeline 'VITIS_LOOP_17_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_31s_31s_31_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'covariance_Pipeline_VITIS_LOOP_17_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.562 seconds; current allocated memory: 157.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'covariance' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'covariance/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'covariance/cov' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'covariance' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'covariance'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.72 seconds; current allocated memory: 162.660 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.674 seconds; current allocated memory: 169.379 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.648 seconds; current allocated memory: 175.176 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for covariance.
INFO: [VLOG 209-307] Generating Verilog RTL for covariance.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 292.25 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 9 seconds. CPU system time: 2 seconds. Elapsed time: 17.55 seconds; current allocated memory: 88.020 MB.
INFO: [HLS 200-112] Total CPU user time: 10 seconds. Total CPU system time: 3 seconds. Total elapsed time: 29.553 seconds; peak allocated memory: 175.230 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xck24-ubva530-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xck24-ubva530-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: source ./covariance/solution1/directives.tcl
INFO: [HLS 200-1510] Running: cosim_design -rtl vhdl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-322] Starting VHDL simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 19.754 seconds; current allocated memory: 5.121 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 31.581 seconds; peak allocated memory: 92.891 MB.
