--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Install\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1541 paths analyzed, 160 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.176ns.
--------------------------------------------------------------------------------
Slack:                  14.824ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_23 (FF)
  Destination:          my_test/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.044ns (Levels of Logic = 4)
  Clock Path Skew:      -0.097ns (0.625 - 0.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_23 to my_test/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y48.DQ       Tcko                  0.476   M_ctr_q_23
                                                       ctr/M_ctr_q_23
    SLICE_X5Y44.D2       net (fanout=4)        1.452   M_ctr_q_23
    SLICE_X5Y44.D        Tilo                  0.259   my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>3
                                                       my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>4
    SLICE_X5Y43.A1       net (fanout=5)        0.943   my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>3
    SLICE_X5Y43.A        Tilo                  0.259   my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>1
                                                       my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>6
    SLICE_X4Y39.D5       net (fanout=4)        0.919   my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o
    SLICE_X4Y39.D        Tilo                  0.254   my_test/M_state_q_FSM_FFd3
                                                       my_test/M_state_q_FSM_FFd3-In4
    SLICE_X4Y39.C6       net (fanout=1)        0.143   my_test/M_state_q_FSM_FFd3-In4
    SLICE_X4Y39.CLK      Tas                   0.339   my_test/M_state_q_FSM_FFd3
                                                       my_test/M_state_q_FSM_FFd3-In8
                                                       my_test/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      5.044ns (1.587ns logic, 3.457ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack:                  15.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_21 (FF)
  Destination:          my_test/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.787ns (Levels of Logic = 4)
  Clock Path Skew:      -0.097ns (0.625 - 0.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_21 to my_test/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y48.BQ       Tcko                  0.476   M_ctr_q_23
                                                       ctr/M_ctr_q_21
    SLICE_X5Y44.D5       net (fanout=4)        1.195   M_ctr_q_21
    SLICE_X5Y44.D        Tilo                  0.259   my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>3
                                                       my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>4
    SLICE_X5Y43.A1       net (fanout=5)        0.943   my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>3
    SLICE_X5Y43.A        Tilo                  0.259   my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>1
                                                       my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>6
    SLICE_X4Y39.D5       net (fanout=4)        0.919   my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o
    SLICE_X4Y39.D        Tilo                  0.254   my_test/M_state_q_FSM_FFd3
                                                       my_test/M_state_q_FSM_FFd3-In4
    SLICE_X4Y39.C6       net (fanout=1)        0.143   my_test/M_state_q_FSM_FFd3-In4
    SLICE_X4Y39.CLK      Tas                   0.339   my_test/M_state_q_FSM_FFd3
                                                       my_test/M_state_q_FSM_FFd3-In8
                                                       my_test/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      4.787ns (1.587ns logic, 3.200ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack:                  15.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_23 (FF)
  Destination:          my_test/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.743ns (Levels of Logic = 4)
  Clock Path Skew:      -0.097ns (0.625 - 0.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_23 to my_test/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y48.DQ       Tcko                  0.476   M_ctr_q_23
                                                       ctr/M_ctr_q_23
    SLICE_X5Y44.D2       net (fanout=4)        1.452   M_ctr_q_23
    SLICE_X5Y44.D        Tilo                  0.259   my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>3
                                                       my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>4
    SLICE_X5Y43.A1       net (fanout=5)        0.943   my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>3
    SLICE_X5Y43.A        Tilo                  0.259   my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>1
                                                       my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>6
    SLICE_X4Y39.A6       net (fanout=4)        0.618   my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o
    SLICE_X4Y39.A        Tilo                  0.254   my_test/M_state_q_FSM_FFd3
                                                       my_test/M_state_q_FSM_FFd2-In5
    SLICE_X4Y39.B6       net (fanout=1)        0.143   my_test/M_state_q_FSM_FFd2-In5
    SLICE_X4Y39.CLK      Tas                   0.339   my_test/M_state_q_FSM_FFd3
                                                       my_test/M_state_q_FSM_FFd2-In8
                                                       my_test/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.743ns (1.587ns logic, 3.156ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack:                  15.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_23 (FF)
  Destination:          my_test/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.730ns (Levels of Logic = 3)
  Clock Path Skew:      -0.098ns (0.624 - 0.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_23 to my_test/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y48.DQ       Tcko                  0.476   M_ctr_q_23
                                                       ctr/M_ctr_q_23
    SLICE_X5Y44.D2       net (fanout=4)        1.452   M_ctr_q_23
    SLICE_X5Y44.D        Tilo                  0.259   my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>3
                                                       my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>4
    SLICE_X5Y43.A1       net (fanout=5)        0.943   my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>3
    SLICE_X5Y43.A        Tilo                  0.259   my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>1
                                                       my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>6
    SLICE_X7Y39.D4       net (fanout=4)        0.968   my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o
    SLICE_X7Y39.CLK      Tas                   0.373   my_test/M_state_q_FSM_FFd4
                                                       my_test/M_state_q_FSM_FFd4-In15
                                                       my_test/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      4.730ns (1.367ns logic, 3.363ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  15.287ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_23 (FF)
  Destination:          my_test/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.581ns (Levels of Logic = 3)
  Clock Path Skew:      -0.097ns (0.625 - 0.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_23 to my_test/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y48.DQ       Tcko                  0.476   M_ctr_q_23
                                                       ctr/M_ctr_q_23
    SLICE_X5Y44.D2       net (fanout=4)        1.452   M_ctr_q_23
    SLICE_X5Y44.D        Tilo                  0.259   my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>3
                                                       my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>4
    SLICE_X5Y43.A1       net (fanout=5)        0.943   my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>3
    SLICE_X5Y43.A        Tilo                  0.259   my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>1
                                                       my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>6
    SLICE_X4Y39.C3       net (fanout=4)        0.853   my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o
    SLICE_X4Y39.CLK      Tas                   0.339   my_test/M_state_q_FSM_FFd3
                                                       my_test/M_state_q_FSM_FFd3-In8
                                                       my_test/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      4.581ns (1.333ns logic, 3.248ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack:                  15.327ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_19 (FF)
  Destination:          my_test/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.609ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.321 - 0.350)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_19 to my_test/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y47.DQ       Tcko                  0.476   M_ctr_q_19
                                                       ctr/M_ctr_q_19
    SLICE_X5Y44.D3       net (fanout=4)        1.017   M_ctr_q_19
    SLICE_X5Y44.D        Tilo                  0.259   my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>3
                                                       my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>4
    SLICE_X5Y43.A1       net (fanout=5)        0.943   my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>3
    SLICE_X5Y43.A        Tilo                  0.259   my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>1
                                                       my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>6
    SLICE_X4Y39.D5       net (fanout=4)        0.919   my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o
    SLICE_X4Y39.D        Tilo                  0.254   my_test/M_state_q_FSM_FFd3
                                                       my_test/M_state_q_FSM_FFd3-In4
    SLICE_X4Y39.C6       net (fanout=1)        0.143   my_test/M_state_q_FSM_FFd3-In4
    SLICE_X4Y39.CLK      Tas                   0.339   my_test/M_state_q_FSM_FFd3
                                                       my_test/M_state_q_FSM_FFd3-In8
                                                       my_test/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      4.609ns (1.587ns logic, 3.022ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack:                  15.340ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_18 (FF)
  Destination:          my_test/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.596ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.321 - 0.350)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_18 to my_test/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y47.CQ       Tcko                  0.476   M_ctr_q_19
                                                       ctr/M_ctr_q_18
    SLICE_X5Y44.D1       net (fanout=4)        1.004   M_ctr_q_18
    SLICE_X5Y44.D        Tilo                  0.259   my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>3
                                                       my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>4
    SLICE_X5Y43.A1       net (fanout=5)        0.943   my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>3
    SLICE_X5Y43.A        Tilo                  0.259   my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>1
                                                       my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>6
    SLICE_X4Y39.D5       net (fanout=4)        0.919   my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o
    SLICE_X4Y39.D        Tilo                  0.254   my_test/M_state_q_FSM_FFd3
                                                       my_test/M_state_q_FSM_FFd3-In4
    SLICE_X4Y39.C6       net (fanout=1)        0.143   my_test/M_state_q_FSM_FFd3-In4
    SLICE_X4Y39.CLK      Tas                   0.339   my_test/M_state_q_FSM_FFd3
                                                       my_test/M_state_q_FSM_FFd3-In8
                                                       my_test/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      4.596ns (1.587ns logic, 3.009ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack:                  15.382ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_21 (FF)
  Destination:          my_test/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.486ns (Levels of Logic = 4)
  Clock Path Skew:      -0.097ns (0.625 - 0.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_21 to my_test/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y48.BQ       Tcko                  0.476   M_ctr_q_23
                                                       ctr/M_ctr_q_21
    SLICE_X5Y44.D5       net (fanout=4)        1.195   M_ctr_q_21
    SLICE_X5Y44.D        Tilo                  0.259   my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>3
                                                       my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>4
    SLICE_X5Y43.A1       net (fanout=5)        0.943   my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>3
    SLICE_X5Y43.A        Tilo                  0.259   my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>1
                                                       my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>6
    SLICE_X4Y39.A6       net (fanout=4)        0.618   my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o
    SLICE_X4Y39.A        Tilo                  0.254   my_test/M_state_q_FSM_FFd3
                                                       my_test/M_state_q_FSM_FFd2-In5
    SLICE_X4Y39.B6       net (fanout=1)        0.143   my_test/M_state_q_FSM_FFd2-In5
    SLICE_X4Y39.CLK      Tas                   0.339   my_test/M_state_q_FSM_FFd3
                                                       my_test/M_state_q_FSM_FFd2-In8
                                                       my_test/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.486ns (1.587ns logic, 2.899ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack:                  15.394ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_21 (FF)
  Destination:          my_test/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.473ns (Levels of Logic = 3)
  Clock Path Skew:      -0.098ns (0.624 - 0.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_21 to my_test/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y48.BQ       Tcko                  0.476   M_ctr_q_23
                                                       ctr/M_ctr_q_21
    SLICE_X5Y44.D5       net (fanout=4)        1.195   M_ctr_q_21
    SLICE_X5Y44.D        Tilo                  0.259   my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>3
                                                       my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>4
    SLICE_X5Y43.A1       net (fanout=5)        0.943   my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>3
    SLICE_X5Y43.A        Tilo                  0.259   my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>1
                                                       my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>6
    SLICE_X7Y39.D4       net (fanout=4)        0.968   my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o
    SLICE_X7Y39.CLK      Tas                   0.373   my_test/M_state_q_FSM_FFd4
                                                       my_test/M_state_q_FSM_FFd4-In15
                                                       my_test/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      4.473ns (1.367ns logic, 3.106ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack:                  15.455ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_23 (FF)
  Destination:          my_test/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.413ns (Levels of Logic = 3)
  Clock Path Skew:      -0.097ns (0.625 - 0.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_23 to my_test/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y48.DQ       Tcko                  0.476   M_ctr_q_23
                                                       ctr/M_ctr_q_23
    SLICE_X5Y44.D2       net (fanout=4)        1.452   M_ctr_q_23
    SLICE_X5Y44.D        Tilo                  0.259   my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>3
                                                       my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>4
    SLICE_X7Y39.A3       net (fanout=5)        0.879   my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>3
    SLICE_X7Y39.A        Tilo                  0.259   my_test/M_state_q_FSM_FFd4
                                                       my_test/M_state_q_FSM_FFd3-In7
    SLICE_X4Y39.C2       net (fanout=1)        0.749   my_test/M_state_q_FSM_FFd3-In7
    SLICE_X4Y39.CLK      Tas                   0.339   my_test/M_state_q_FSM_FFd3
                                                       my_test/M_state_q_FSM_FFd3-In8
                                                       my_test/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      4.413ns (1.333ns logic, 3.080ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack:                  15.512ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_22 (FF)
  Destination:          my_test/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.356ns (Levels of Logic = 4)
  Clock Path Skew:      -0.097ns (0.625 - 0.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_22 to my_test/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y48.CQ       Tcko                  0.476   M_ctr_q_23
                                                       ctr/M_ctr_q_22
    SLICE_X5Y44.D4       net (fanout=4)        0.764   M_ctr_q_22
    SLICE_X5Y44.D        Tilo                  0.259   my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>3
                                                       my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>4
    SLICE_X5Y43.A1       net (fanout=5)        0.943   my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>3
    SLICE_X5Y43.A        Tilo                  0.259   my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>1
                                                       my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>6
    SLICE_X4Y39.D5       net (fanout=4)        0.919   my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o
    SLICE_X4Y39.D        Tilo                  0.254   my_test/M_state_q_FSM_FFd3
                                                       my_test/M_state_q_FSM_FFd3-In4
    SLICE_X4Y39.C6       net (fanout=1)        0.143   my_test/M_state_q_FSM_FFd3-In4
    SLICE_X4Y39.CLK      Tas                   0.339   my_test/M_state_q_FSM_FFd3
                                                       my_test/M_state_q_FSM_FFd3-In8
                                                       my_test/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      4.356ns (1.587ns logic, 2.769ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack:                  15.542ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_23 (FF)
  Destination:          my_test/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.326ns (Levels of Logic = 3)
  Clock Path Skew:      -0.097ns (0.625 - 0.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_23 to my_test/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y48.DQ       Tcko                  0.476   M_ctr_q_23
                                                       ctr/M_ctr_q_23
    SLICE_X5Y44.D2       net (fanout=4)        1.452   M_ctr_q_23
    SLICE_X5Y44.D        Tilo                  0.259   my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>3
                                                       my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>4
    SLICE_X5Y39.C4       net (fanout=5)        0.813   my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>3
    SLICE_X5Y39.C        Tilo                  0.259   my_test/N79
                                                       my_test/M_state_q_FSM_FFd2-In2
    SLICE_X4Y39.B2       net (fanout=1)        0.728   my_test/M_state_q_FSM_FFd2-In2
    SLICE_X4Y39.CLK      Tas                   0.339   my_test/M_state_q_FSM_FFd3
                                                       my_test/M_state_q_FSM_FFd2-In8
                                                       my_test/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.326ns (1.333ns logic, 2.993ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack:                  15.544ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_21 (FF)
  Destination:          my_test/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.324ns (Levels of Logic = 3)
  Clock Path Skew:      -0.097ns (0.625 - 0.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_21 to my_test/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y48.BQ       Tcko                  0.476   M_ctr_q_23
                                                       ctr/M_ctr_q_21
    SLICE_X5Y44.D5       net (fanout=4)        1.195   M_ctr_q_21
    SLICE_X5Y44.D        Tilo                  0.259   my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>3
                                                       my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>4
    SLICE_X5Y43.A1       net (fanout=5)        0.943   my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>3
    SLICE_X5Y43.A        Tilo                  0.259   my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>1
                                                       my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>6
    SLICE_X4Y39.C3       net (fanout=4)        0.853   my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o
    SLICE_X4Y39.CLK      Tas                   0.339   my_test/M_state_q_FSM_FFd3
                                                       my_test/M_state_q_FSM_FFd3-In8
                                                       my_test/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      4.324ns (1.333ns logic, 2.991ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack:                  15.621ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_5 (FF)
  Destination:          my_test/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.318ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.321 - 0.347)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_5 to my_test/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.BQ       Tcko                  0.476   M_ctr_q_7
                                                       ctr/M_ctr_q_5
    SLICE_X5Y43.C1       net (fanout=4)        0.984   M_ctr_q_5
    SLICE_X5Y43.C        Tilo                  0.259   my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>1
                                                       my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>1
    SLICE_X7Y39.A1       net (fanout=5)        1.252   my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o[26]
    SLICE_X7Y39.A        Tilo                  0.259   my_test/M_state_q_FSM_FFd4
                                                       my_test/M_state_q_FSM_FFd3-In7
    SLICE_X4Y39.C2       net (fanout=1)        0.749   my_test/M_state_q_FSM_FFd3-In7
    SLICE_X4Y39.CLK      Tas                   0.339   my_test/M_state_q_FSM_FFd3
                                                       my_test/M_state_q_FSM_FFd3-In8
                                                       my_test/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      4.318ns (1.333ns logic, 2.985ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack:                  15.628ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_19 (FF)
  Destination:          my_test/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.308ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.321 - 0.350)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_19 to my_test/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y47.DQ       Tcko                  0.476   M_ctr_q_19
                                                       ctr/M_ctr_q_19
    SLICE_X5Y44.D3       net (fanout=4)        1.017   M_ctr_q_19
    SLICE_X5Y44.D        Tilo                  0.259   my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>3
                                                       my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>4
    SLICE_X5Y43.A1       net (fanout=5)        0.943   my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>3
    SLICE_X5Y43.A        Tilo                  0.259   my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>1
                                                       my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>6
    SLICE_X4Y39.A6       net (fanout=4)        0.618   my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o
    SLICE_X4Y39.A        Tilo                  0.254   my_test/M_state_q_FSM_FFd3
                                                       my_test/M_state_q_FSM_FFd2-In5
    SLICE_X4Y39.B6       net (fanout=1)        0.143   my_test/M_state_q_FSM_FFd2-In5
    SLICE_X4Y39.CLK      Tas                   0.339   my_test/M_state_q_FSM_FFd3
                                                       my_test/M_state_q_FSM_FFd2-In8
                                                       my_test/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.308ns (1.587ns logic, 2.721ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack:                  15.640ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_19 (FF)
  Destination:          my_test/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.295ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.320 - 0.350)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_19 to my_test/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y47.DQ       Tcko                  0.476   M_ctr_q_19
                                                       ctr/M_ctr_q_19
    SLICE_X5Y44.D3       net (fanout=4)        1.017   M_ctr_q_19
    SLICE_X5Y44.D        Tilo                  0.259   my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>3
                                                       my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>4
    SLICE_X5Y43.A1       net (fanout=5)        0.943   my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>3
    SLICE_X5Y43.A        Tilo                  0.259   my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>1
                                                       my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>6
    SLICE_X7Y39.D4       net (fanout=4)        0.968   my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o
    SLICE_X7Y39.CLK      Tas                   0.373   my_test/M_state_q_FSM_FFd4
                                                       my_test/M_state_q_FSM_FFd4-In15
                                                       my_test/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      4.295ns (1.367ns logic, 2.928ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack:                  15.640ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_12 (FF)
  Destination:          my_test/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.296ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.321 - 0.350)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_12 to my_test/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y46.AQ       Tcko                  0.476   M_ctr_q_15
                                                       ctr/M_ctr_q_12
    SLICE_X5Y44.C1       net (fanout=4)        1.150   M_ctr_q_12
    SLICE_X5Y44.C        Tilo                  0.259   my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>3
                                                       my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>3
    SLICE_X5Y43.A4       net (fanout=5)        0.497   my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>2
    SLICE_X5Y43.A        Tilo                  0.259   my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>1
                                                       my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>6
    SLICE_X4Y39.D5       net (fanout=4)        0.919   my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o
    SLICE_X4Y39.D        Tilo                  0.254   my_test/M_state_q_FSM_FFd3
                                                       my_test/M_state_q_FSM_FFd3-In4
    SLICE_X4Y39.C6       net (fanout=1)        0.143   my_test/M_state_q_FSM_FFd3-In4
    SLICE_X4Y39.CLK      Tas                   0.339   my_test/M_state_q_FSM_FFd3
                                                       my_test/M_state_q_FSM_FFd3-In8
                                                       my_test/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      4.296ns (1.587ns logic, 2.709ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack:                  15.641ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_18 (FF)
  Destination:          my_test/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.295ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.321 - 0.350)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_18 to my_test/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y47.CQ       Tcko                  0.476   M_ctr_q_19
                                                       ctr/M_ctr_q_18
    SLICE_X5Y44.D1       net (fanout=4)        1.004   M_ctr_q_18
    SLICE_X5Y44.D        Tilo                  0.259   my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>3
                                                       my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>4
    SLICE_X5Y43.A1       net (fanout=5)        0.943   my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>3
    SLICE_X5Y43.A        Tilo                  0.259   my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>1
                                                       my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>6
    SLICE_X4Y39.A6       net (fanout=4)        0.618   my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o
    SLICE_X4Y39.A        Tilo                  0.254   my_test/M_state_q_FSM_FFd3
                                                       my_test/M_state_q_FSM_FFd2-In5
    SLICE_X4Y39.B6       net (fanout=1)        0.143   my_test/M_state_q_FSM_FFd2-In5
    SLICE_X4Y39.CLK      Tas                   0.339   my_test/M_state_q_FSM_FFd3
                                                       my_test/M_state_q_FSM_FFd2-In8
                                                       my_test/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.295ns (1.587ns logic, 2.708ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack:                  15.653ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_18 (FF)
  Destination:          my_test/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.282ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.320 - 0.350)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_18 to my_test/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y47.CQ       Tcko                  0.476   M_ctr_q_19
                                                       ctr/M_ctr_q_18
    SLICE_X5Y44.D1       net (fanout=4)        1.004   M_ctr_q_18
    SLICE_X5Y44.D        Tilo                  0.259   my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>3
                                                       my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>4
    SLICE_X5Y43.A1       net (fanout=5)        0.943   my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>3
    SLICE_X5Y43.A        Tilo                  0.259   my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>1
                                                       my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>6
    SLICE_X7Y39.D4       net (fanout=4)        0.968   my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o
    SLICE_X7Y39.CLK      Tas                   0.373   my_test/M_state_q_FSM_FFd4
                                                       my_test/M_state_q_FSM_FFd4-In15
                                                       my_test/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      4.282ns (1.367ns logic, 2.915ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack:                  15.659ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_20 (FF)
  Destination:          my_test/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.209ns (Levels of Logic = 4)
  Clock Path Skew:      -0.097ns (0.625 - 0.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_20 to my_test/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y48.AQ       Tcko                  0.476   M_ctr_q_23
                                                       ctr/M_ctr_q_20
    SLICE_X5Y44.D6       net (fanout=4)        0.617   M_ctr_q_20
    SLICE_X5Y44.D        Tilo                  0.259   my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>3
                                                       my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>4
    SLICE_X5Y43.A1       net (fanout=5)        0.943   my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>3
    SLICE_X5Y43.A        Tilo                  0.259   my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>1
                                                       my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>6
    SLICE_X4Y39.D5       net (fanout=4)        0.919   my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o
    SLICE_X4Y39.D        Tilo                  0.254   my_test/M_state_q_FSM_FFd3
                                                       my_test/M_state_q_FSM_FFd3-In4
    SLICE_X4Y39.C6       net (fanout=1)        0.143   my_test/M_state_q_FSM_FFd3-In4
    SLICE_X4Y39.CLK      Tas                   0.339   my_test/M_state_q_FSM_FFd3
                                                       my_test/M_state_q_FSM_FFd3-In8
                                                       my_test/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      4.209ns (1.587ns logic, 2.622ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack:                  15.678ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_12 (FF)
  Destination:          my_test/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.258ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (0.321 - 0.350)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_12 to my_test/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y46.AQ       Tcko                  0.476   M_ctr_q_15
                                                       ctr/M_ctr_q_12
    SLICE_X5Y44.C1       net (fanout=4)        1.150   M_ctr_q_12
    SLICE_X5Y44.C        Tilo                  0.259   my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>3
                                                       my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>3
    SLICE_X5Y39.C1       net (fanout=5)        1.047   my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>2
    SLICE_X5Y39.C        Tilo                  0.259   my_test/N79
                                                       my_test/M_state_q_FSM_FFd2-In2
    SLICE_X4Y39.B2       net (fanout=1)        0.728   my_test/M_state_q_FSM_FFd2-In2
    SLICE_X4Y39.CLK      Tas                   0.339   my_test/M_state_q_FSM_FFd3
                                                       my_test/M_state_q_FSM_FFd2-In8
                                                       my_test/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.258ns (1.333ns logic, 2.925ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack:                  15.712ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_21 (FF)
  Destination:          my_test/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.156ns (Levels of Logic = 3)
  Clock Path Skew:      -0.097ns (0.625 - 0.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_21 to my_test/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y48.BQ       Tcko                  0.476   M_ctr_q_23
                                                       ctr/M_ctr_q_21
    SLICE_X5Y44.D5       net (fanout=4)        1.195   M_ctr_q_21
    SLICE_X5Y44.D        Tilo                  0.259   my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>3
                                                       my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>4
    SLICE_X7Y39.A3       net (fanout=5)        0.879   my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>3
    SLICE_X7Y39.A        Tilo                  0.259   my_test/M_state_q_FSM_FFd4
                                                       my_test/M_state_q_FSM_FFd3-In7
    SLICE_X4Y39.C2       net (fanout=1)        0.749   my_test/M_state_q_FSM_FFd3-In7
    SLICE_X4Y39.CLK      Tas                   0.339   my_test/M_state_q_FSM_FFd3
                                                       my_test/M_state_q_FSM_FFd3-In8
                                                       my_test/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      4.156ns (1.333ns logic, 2.823ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack:                  15.726ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_24 (FF)
  Destination:          my_test/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.142ns (Levels of Logic = 3)
  Clock Path Skew:      -0.097ns (0.625 - 0.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_24 to my_test/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y49.AQ       Tcko                  0.476   M_ctr_value[3]
                                                       ctr/M_ctr_q_24
    SLICE_X5Y43.B3       net (fanout=13)       1.078   M_ctr_q_24
    SLICE_X5Y43.B        Tilo                  0.259   my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>1
                                                       my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>5
    SLICE_X7Y39.A4       net (fanout=5)        0.982   my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>4
    SLICE_X7Y39.A        Tilo                  0.259   my_test/M_state_q_FSM_FFd4
                                                       my_test/M_state_q_FSM_FFd3-In7
    SLICE_X4Y39.C2       net (fanout=1)        0.749   my_test/M_state_q_FSM_FFd3-In7
    SLICE_X4Y39.CLK      Tas                   0.339   my_test/M_state_q_FSM_FFd3
                                                       my_test/M_state_q_FSM_FFd3-In8
                                                       my_test/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      4.142ns (1.333ns logic, 2.809ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack:                  15.737ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_11 (FF)
  Destination:          my_test/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.200ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.321 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_11 to my_test/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y45.DQ       Tcko                  0.476   M_ctr_q_11
                                                       ctr/M_ctr_q_11
    SLICE_X5Y43.D1       net (fanout=4)        0.973   M_ctr_q_11
    SLICE_X5Y43.D        Tilo                  0.259   my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>1
                                                       my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>2
    SLICE_X5Y39.C2       net (fanout=5)        1.166   my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>1
    SLICE_X5Y39.C        Tilo                  0.259   my_test/N79
                                                       my_test/M_state_q_FSM_FFd2-In2
    SLICE_X4Y39.B2       net (fanout=1)        0.728   my_test/M_state_q_FSM_FFd2-In2
    SLICE_X4Y39.CLK      Tas                   0.339   my_test/M_state_q_FSM_FFd3
                                                       my_test/M_state_q_FSM_FFd2-In8
                                                       my_test/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.200ns (1.333ns logic, 2.867ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack:                  15.740ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_10 (FF)
  Destination:          my_test/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.197ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.321 - 0.349)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_10 to my_test/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y45.CQ       Tcko                  0.476   M_ctr_q_11
                                                       ctr/M_ctr_q_10
    SLICE_X5Y43.D2       net (fanout=4)        0.970   M_ctr_q_10
    SLICE_X5Y43.D        Tilo                  0.259   my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>1
                                                       my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>2
    SLICE_X5Y39.C2       net (fanout=5)        1.166   my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>1
    SLICE_X5Y39.C        Tilo                  0.259   my_test/N79
                                                       my_test/M_state_q_FSM_FFd2-In2
    SLICE_X4Y39.B2       net (fanout=1)        0.728   my_test/M_state_q_FSM_FFd2-In2
    SLICE_X4Y39.CLK      Tas                   0.339   my_test/M_state_q_FSM_FFd3
                                                       my_test/M_state_q_FSM_FFd2-In8
                                                       my_test/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.197ns (1.333ns logic, 2.864ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack:                  15.749ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_5 (FF)
  Destination:          my_test/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.190ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.321 - 0.347)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_5 to my_test/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.BQ       Tcko                  0.476   M_ctr_q_7
                                                       ctr/M_ctr_q_5
    SLICE_X5Y43.C1       net (fanout=4)        0.984   M_ctr_q_5
    SLICE_X5Y43.C        Tilo                  0.259   my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>1
                                                       my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>1
    SLICE_X5Y43.A2       net (fanout=5)        0.557   my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o[26]
    SLICE_X5Y43.A        Tilo                  0.259   my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>1
                                                       my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>6
    SLICE_X4Y39.D5       net (fanout=4)        0.919   my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o
    SLICE_X4Y39.D        Tilo                  0.254   my_test/M_state_q_FSM_FFd3
                                                       my_test/M_state_q_FSM_FFd3-In4
    SLICE_X4Y39.C6       net (fanout=1)        0.143   my_test/M_state_q_FSM_FFd3-In4
    SLICE_X4Y39.CLK      Tas                   0.339   my_test/M_state_q_FSM_FFd3
                                                       my_test/M_state_q_FSM_FFd3-In8
                                                       my_test/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      4.190ns (1.587ns logic, 2.603ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack:                  15.755ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_12 (FF)
  Destination:          my_test/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.181ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (0.321 - 0.350)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_12 to my_test/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y46.AQ       Tcko                  0.476   M_ctr_q_15
                                                       ctr/M_ctr_q_12
    SLICE_X5Y44.C1       net (fanout=4)        1.150   M_ctr_q_12
    SLICE_X5Y44.C        Tilo                  0.259   my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>3
                                                       my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>3
    SLICE_X7Y39.A5       net (fanout=5)        0.949   my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>2
    SLICE_X7Y39.A        Tilo                  0.259   my_test/M_state_q_FSM_FFd4
                                                       my_test/M_state_q_FSM_FFd3-In7
    SLICE_X4Y39.C2       net (fanout=1)        0.749   my_test/M_state_q_FSM_FFd3-In7
    SLICE_X4Y39.CLK      Tas                   0.339   my_test/M_state_q_FSM_FFd3
                                                       my_test/M_state_q_FSM_FFd3-In8
                                                       my_test/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      4.181ns (1.333ns logic, 2.848ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack:                  15.774ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_23 (FF)
  Destination:          my_test/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.093ns (Levels of Logic = 3)
  Clock Path Skew:      -0.098ns (0.624 - 0.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_23 to my_test/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y48.DQ       Tcko                  0.476   M_ctr_q_23
                                                       ctr/M_ctr_q_23
    SLICE_X5Y44.D2       net (fanout=4)        1.452   M_ctr_q_23
    SLICE_X5Y44.D        Tilo                  0.259   my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>3
                                                       my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>4
    SLICE_X7Y39.B2       net (fanout=5)        1.063   my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>3
    SLICE_X7Y39.B        Tilo                  0.259   my_test/M_state_q_FSM_FFd4
                                                       my_test/M_state_q_FSM_FFd2-In2_SW0
    SLICE_X7Y39.C4       net (fanout=1)        0.320   my_test/N0
    SLICE_X7Y39.CLK      Tas                   0.264   my_test/M_state_q_FSM_FFd4
                                                       my_test/M_state_q_FSM_FFd1-In
                                                       my_test/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.093ns (1.258ns logic, 2.835ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack:                  15.784ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_14 (FF)
  Destination:          my_test/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.152ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.321 - 0.350)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_14 to my_test/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y46.CQ       Tcko                  0.476   M_ctr_q_15
                                                       ctr/M_ctr_q_14
    SLICE_X5Y44.C3       net (fanout=4)        1.006   M_ctr_q_14
    SLICE_X5Y44.C        Tilo                  0.259   my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>3
                                                       my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>3
    SLICE_X5Y43.A4       net (fanout=5)        0.497   my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>2
    SLICE_X5Y43.A        Tilo                  0.259   my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>1
                                                       my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>6
    SLICE_X4Y39.D5       net (fanout=4)        0.919   my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o
    SLICE_X4Y39.D        Tilo                  0.254   my_test/M_state_q_FSM_FFd3
                                                       my_test/M_state_q_FSM_FFd3-In4
    SLICE_X4Y39.C6       net (fanout=1)        0.143   my_test/M_state_q_FSM_FFd3-In4
    SLICE_X4Y39.CLK      Tas                   0.339   my_test/M_state_q_FSM_FFd3
                                                       my_test/M_state_q_FSM_FFd3-In8
                                                       my_test/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      4.152ns (1.587ns logic, 2.565ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack:                  15.790ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_19 (FF)
  Destination:          my_test/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.146ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (0.321 - 0.350)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_19 to my_test/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y47.DQ       Tcko                  0.476   M_ctr_q_19
                                                       ctr/M_ctr_q_19
    SLICE_X5Y44.D3       net (fanout=4)        1.017   M_ctr_q_19
    SLICE_X5Y44.D        Tilo                  0.259   my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>3
                                                       my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>4
    SLICE_X5Y43.A1       net (fanout=5)        0.943   my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>3
    SLICE_X5Y43.A        Tilo                  0.259   my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>1
                                                       my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o<26>6
    SLICE_X4Y39.C3       net (fanout=4)        0.853   my_test/M_myBlinker_hold_time[26]_GND_4_o_equal_40_o
    SLICE_X4Y39.CLK      Tas                   0.339   my_test/M_state_q_FSM_FFd3
                                                       my_test/M_state_q_FSM_FFd3-In8
                                                       my_test/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      4.146ns (1.333ns logic, 2.813ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: my_test/M_myBlinker_hold_time[26]/CLK
  Logical resource: my_test/myBlinker/M_holder_q_25/CK
  Location pin: SLICE_X4Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: my_test/M_myBlinker_hold_time[26]/CLK
  Logical resource: my_test/myBlinker/M_holder_q_26/CK
  Location pin: SLICE_X4Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: my_test/M_state_q_FSM_FFd3/CLK
  Logical resource: my_test/M_state_q_FSM_FFd2/CK
  Location pin: SLICE_X4Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: my_test/M_state_q_FSM_FFd3/CLK
  Logical resource: my_test/M_state_q_FSM_FFd3/CK
  Location pin: SLICE_X4Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: ctr/M_ctr_q_0/CK
  Location pin: SLICE_X6Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: ctr/M_ctr_q_1/CK
  Location pin: SLICE_X6Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: ctr/M_ctr_q_2/CK
  Location pin: SLICE_X6Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: ctr/M_ctr_q_3/CK
  Location pin: SLICE_X6Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_7/CLK
  Logical resource: ctr/M_ctr_q_4/CK
  Location pin: SLICE_X6Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_7/CLK
  Logical resource: ctr/M_ctr_q_5/CK
  Location pin: SLICE_X6Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_7/CLK
  Logical resource: ctr/M_ctr_q_6/CK
  Location pin: SLICE_X6Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_7/CLK
  Logical resource: ctr/M_ctr_q_7/CK
  Location pin: SLICE_X6Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_11/CLK
  Logical resource: ctr/M_ctr_q_8/CK
  Location pin: SLICE_X6Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_11/CLK
  Logical resource: ctr/M_ctr_q_9/CK
  Location pin: SLICE_X6Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_11/CLK
  Logical resource: ctr/M_ctr_q_10/CK
  Location pin: SLICE_X6Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_11/CLK
  Logical resource: ctr/M_ctr_q_11/CK
  Location pin: SLICE_X6Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_15/CLK
  Logical resource: ctr/M_ctr_q_12/CK
  Location pin: SLICE_X6Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_15/CLK
  Logical resource: ctr/M_ctr_q_13/CK
  Location pin: SLICE_X6Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_15/CLK
  Logical resource: ctr/M_ctr_q_14/CK
  Location pin: SLICE_X6Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_15/CLK
  Logical resource: ctr/M_ctr_q_15/CK
  Location pin: SLICE_X6Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_19/CLK
  Logical resource: ctr/M_ctr_q_16/CK
  Location pin: SLICE_X6Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_19/CLK
  Logical resource: ctr/M_ctr_q_17/CK
  Location pin: SLICE_X6Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_19/CLK
  Logical resource: ctr/M_ctr_q_18/CK
  Location pin: SLICE_X6Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_19/CLK
  Logical resource: ctr/M_ctr_q_19/CK
  Location pin: SLICE_X6Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_23/CLK
  Logical resource: ctr/M_ctr_q_20/CK
  Location pin: SLICE_X6Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_23/CLK
  Logical resource: ctr/M_ctr_q_21/CK
  Location pin: SLICE_X6Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_23/CLK
  Logical resource: ctr/M_ctr_q_22/CK
  Location pin: SLICE_X6Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_23/CLK
  Logical resource: ctr/M_ctr_q_23/CK
  Location pin: SLICE_X6Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_value[3]/CLK
  Logical resource: ctr/M_ctr_q_24/CK
  Location pin: SLICE_X6Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.176|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1541 paths, 0 nets, and 227 connections

Design statistics:
   Minimum period:   5.176ns{1}   (Maximum frequency: 193.199MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Oct 20 22:07:06 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 223 MB



