
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.60+8 (git sha1 0e31e389f, clang++ 21.1.6 -fPIC -O3)

-- Executing script file `design_smt2.ys' --

1. Executing RTLIL frontend.
Input filename: design_prep.il

2. Executing HIERARCHY pass (managing design hierarchy).
Attribute `top' found on module `simple_immediate_assert_statement'. Setting top module to simple_immediate_assert_statement.

2.1. Analyzing design hierarchy..
Top module:  \simple_immediate_assert_statement

2.2. Analyzing design hierarchy..
Top module:  \simple_immediate_assert_statement
Removed 0 unused modules.
Module simple_immediate_assert_statement directly or indirectly contains formal properties -> setting "keep" attribute.

3. Executing FORMALFF pass.

4. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

5. Printing statistics.

=== simple_immediate_assert_statement ===

        +----------Local Count, excluding submodules.
        | 
        4 wires
        4 wire bits
        2 public wires
        2 public wire bits
        1 ports
        1 port bits
        4 cells
        1   $and
        1   $anyseq
        1   $assert
        1   $initstate

6. Executing SMT2 backend.

6.1. Executing BMUXMAP pass.

6.2. Executing DEMUXMAP pass.
Creating SMT-LIBv2 representation of module simple_immediate_assert_statement.

End of script. Logfile hash: f547a5cf25, CPU: user 0.01s system 0.01s, MEM: 16.36 MB peak
Yosys 0.60+8 (git sha1 0e31e389f, clang++ 21.1.6 -fPIC -O3)
Time spent: 70% 2x write_smt2 (0 sec), 11% 2x read_rtlil (0 sec), ...
