Search.setIndex({docnames:["auto_basic/display_hierarchical_netlist","auto_basic/display_info","auto_basic/group_ungroup_cells","auto_basic/index","auto_basic/merge_instance","auto_basic/merge_multiple_instances","auto_basic/partitioning_experiments","auto_basic/sg_execution_times","auto_basic/wire_feedthrough","auto_openfpga/basic/01_fpga_arch_parse","auto_openfpga/basic/02_fpga_basic_elements","auto_openfpga/basic/03_initial_placement","auto_openfpga/basic/04_fpga_grid_generation","auto_openfpga/basic/05_fpga_instance_name","auto_openfpga/basic/06_FloorplanDesign01","auto_openfpga/basic/07_FloorplanHeterogeneousDesign01","auto_openfpga/basic/08_grid_floor_plan_example","auto_openfpga/basic/rename_modules","auto_openfpga/basic/sg_execution_times","auto_openfpga/clock_tree/01_connection_patterns","auto_openfpga/clock_tree/02_create_htree","auto_openfpga/clock_tree/03_create_htree","auto_openfpga/clock_tree/04_create_clock_tree","auto_openfpga/clock_tree/05_clock_tree_insertion","auto_openfpga/clock_tree/06_reset_feedthrough","auto_openfpga/clock_tree/07_clock_tree_example1","auto_openfpga/clock_tree/08_clock_tree_example2","auto_openfpga/clock_tree/09_clock_tree_example3","auto_openfpga/clock_tree/09_clock_tree_example4","auto_openfpga/clock_tree/sg_execution_times","auto_openfpga/index","auto_openfpga/partition/01_netlist_to_graph","auto_openfpga/partition/02_switch_partition_01","auto_openfpga/partition/03_switch_partition_02","auto_openfpga/partition/04_switch_partition_03","auto_openfpga/partition/05_module_partition","auto_openfpga/partition/06_tile_creation","auto_openfpga/partition/sg_execution_times","auto_openfpga/rendering/01_floorplan_rendering","auto_openfpga/rendering/02_render_routing_box","auto_openfpga/rendering/03_render_edge_routing_box","auto_openfpga/rendering/sg_execution_times","auto_sample_verilog/basic_hierarchy","auto_sample_verilog/grid_example","auto_sample_verilog/index","auto_sample_verilog/nested_hierarchy","auto_sample_verilog/square_grid","developers/index","example","index","introduction/install","introduction/tutorial","reference/classes/bundle","reference/classes/cable","reference/classes/definition","reference/classes/element","reference/classes/index","reference/classes/innerpin","reference/classes/instance","reference/classes/library","reference/classes/outerpin","reference/classes/pin","reference/classes/port","reference/classes/wire","reference/index","reference/openfpga/Tile01/bottom-left-tile","reference/openfpga/Tile01/bottom-right-tile","reference/openfpga/Tile01/bottom-tile","reference/openfpga/Tile01/left-tile","reference/openfpga/Tile01/right-tile","reference/openfpga/Tile01/tile","reference/openfpga/Tile01/top-left-tile","reference/openfpga/Tile01/top-right-tile","reference/openfpga/Tile01/top-tile","reference/openfpga/base","reference/openfpga/index","reference/openfpga/routing_render","reference/openfpga/tile01","reference/utility/generated/util.ConnectPoint","reference/utility/generated/util.ConnectPointList","reference/utility/generated/util.ConnectionPattern","reference/utility/generated/util.FPGAGridGen","reference/utility/generated/util.FloorPlanViz","reference/utility/generated/util.GridFloorplanGen","reference/utility/generated/util.OpenFPGA","reference/utility/generated/util.OpenFPGA_Arch","reference/utility/generated/util.OpenFPGA_Config_Generator","reference/utility/generated/util.OpenFPGA_Placement_Generator","reference/utility/generated/util.OpenFPGA_Tile_Generator","reference/utility/generated/util.RoutingRender","reference/utility/generated/util.Tile01","reference/utility/generated/util.cb_renderer","reference/utility/generated/util.config_chain_01","reference/utility/generated/util.config_chain_simple","reference/utility/generated/util.get_attr","reference/utility/generated/util.get_names","reference/utility/generated/util.initial_placement","reference/utility/generated/util.prepare_graph_from_nx","reference/utility/generated/util.run_metis","reference/utility/generated/util.sb_renderer","reference/utility/generated/util.write_metis_graph","reference/utility/index","reference/visualization/architecture_visualizer","reference/visualization/floorplan_visualizer","reference/visualization/index","tests/index"],envversion:{"sphinx.domains.c":2,"sphinx.domains.changeset":1,"sphinx.domains.citation":1,"sphinx.domains.cpp":4,"sphinx.domains.index":1,"sphinx.domains.javascript":2,"sphinx.domains.math":2,"sphinx.domains.python":3,"sphinx.domains.rst":2,"sphinx.domains.std":2,"sphinx.ext.intersphinx":1,"sphinx.ext.todo":2,"sphinx.ext.viewcode":1,sphinx:56},filenames:["auto_basic/display_hierarchical_netlist.rst","auto_basic/display_info.rst","auto_basic/group_ungroup_cells.rst","auto_basic/index.rst","auto_basic/merge_instance.rst","auto_basic/merge_multiple_instances.rst","auto_basic/partitioning_experiments.rst","auto_basic/sg_execution_times.rst","auto_basic/wire_feedthrough.rst","auto_openfpga/basic/01_fpga_arch_parse.rst","auto_openfpga/basic/02_fpga_basic_elements.rst","auto_openfpga/basic/03_initial_placement.rst","auto_openfpga/basic/04_fpga_grid_generation.rst","auto_openfpga/basic/05_fpga_instance_name.rst","auto_openfpga/basic/06_FloorplanDesign01.rst","auto_openfpga/basic/07_FloorplanHeterogeneousDesign01.rst","auto_openfpga/basic/08_grid_floor_plan_example.rst","auto_openfpga/basic/rename_modules.rst","auto_openfpga/basic/sg_execution_times.rst","auto_openfpga/clock_tree/01_connection_patterns.rst","auto_openfpga/clock_tree/02_create_htree.rst","auto_openfpga/clock_tree/03_create_htree.rst","auto_openfpga/clock_tree/04_create_clock_tree.rst","auto_openfpga/clock_tree/05_clock_tree_insertion.rst","auto_openfpga/clock_tree/06_reset_feedthrough.rst","auto_openfpga/clock_tree/07_clock_tree_example1.rst","auto_openfpga/clock_tree/08_clock_tree_example2.rst","auto_openfpga/clock_tree/09_clock_tree_example3.rst","auto_openfpga/clock_tree/09_clock_tree_example4.rst","auto_openfpga/clock_tree/sg_execution_times.rst","auto_openfpga/index.rst","auto_openfpga/partition/01_netlist_to_graph.rst","auto_openfpga/partition/02_switch_partition_01.rst","auto_openfpga/partition/03_switch_partition_02.rst","auto_openfpga/partition/04_switch_partition_03.rst","auto_openfpga/partition/05_module_partition.rst","auto_openfpga/partition/06_tile_creation.rst","auto_openfpga/partition/sg_execution_times.rst","auto_openfpga/rendering/01_floorplan_rendering.rst","auto_openfpga/rendering/02_render_routing_box.rst","auto_openfpga/rendering/03_render_edge_routing_box.rst","auto_openfpga/rendering/sg_execution_times.rst","auto_sample_verilog/basic_hierarchy.rst","auto_sample_verilog/grid_example.rst","auto_sample_verilog/index.rst","auto_sample_verilog/nested_hierarchy.rst","auto_sample_verilog/square_grid.rst","developers/index.rst","example.rst","index.rst","introduction/install.rst","introduction/tutorial.rst","reference/classes/bundle.rst","reference/classes/cable.rst","reference/classes/definition.rst","reference/classes/element.rst","reference/classes/index.rst","reference/classes/innerpin.rst","reference/classes/instance.rst","reference/classes/library.rst","reference/classes/outerpin.rst","reference/classes/pin.rst","reference/classes/port.rst","reference/classes/wire.rst","reference/index.rst","reference/openfpga/Tile01/bottom-left-tile.rst","reference/openfpga/Tile01/bottom-right-tile.rst","reference/openfpga/Tile01/bottom-tile.rst","reference/openfpga/Tile01/left-tile.rst","reference/openfpga/Tile01/right-tile.rst","reference/openfpga/Tile01/tile.rst","reference/openfpga/Tile01/top-left-tile.rst","reference/openfpga/Tile01/top-right-tile.rst","reference/openfpga/Tile01/top-tile.rst","reference/openfpga/base.rst","reference/openfpga/index.rst","reference/openfpga/routing_render.rst","reference/openfpga/tile01.rst","reference/utility/generated/util.ConnectPoint.rst","reference/utility/generated/util.ConnectPointList.rst","reference/utility/generated/util.ConnectionPattern.rst","reference/utility/generated/util.FPGAGridGen.rst","reference/utility/generated/util.FloorPlanViz.rst","reference/utility/generated/util.GridFloorplanGen.rst","reference/utility/generated/util.OpenFPGA.rst","reference/utility/generated/util.OpenFPGA_Arch.rst","reference/utility/generated/util.OpenFPGA_Config_Generator.rst","reference/utility/generated/util.OpenFPGA_Placement_Generator.rst","reference/utility/generated/util.OpenFPGA_Tile_Generator.rst","reference/utility/generated/util.RoutingRender.rst","reference/utility/generated/util.Tile01.rst","reference/utility/generated/util.cb_renderer.rst","reference/utility/generated/util.config_chain_01.rst","reference/utility/generated/util.config_chain_simple.rst","reference/utility/generated/util.get_attr.rst","reference/utility/generated/util.get_names.rst","reference/utility/generated/util.initial_placement.rst","reference/utility/generated/util.prepare_graph_from_nx.rst","reference/utility/generated/util.run_metis.rst","reference/utility/generated/util.sb_renderer.rst","reference/utility/generated/util.write_metis_graph.rst","reference/utility/index.rst","reference/visualization/architecture_visualizer.rst","reference/visualization/floorplan_visualizer.rst","reference/visualization/index.rst","tests/index.rst"],objects:{"spydrnet_physical.ir.bundle":{Bundle:[52,0,1,""]},"spydrnet_physical.ir.bundle.Bundle":{get_index:[52,1,1,""],get_verilog_index:[52,1,1,""],size:[52,2,1,""]},"spydrnet_physical.ir.cable":{Cable:[53,0,1,""]},"spydrnet_physical.ir.cable.Cable":{assign_cable:[53,1,1,""],check_concat:[53,1,1,""],connect_instance_port:[53,1,1,""],connect_port:[53,1,1,""],is_port_cable:[53,2,1,""],size:[53,2,1,""]},"spydrnet_physical.ir.definition":{Definition:[54,0,1,""]},"spydrnet_physical.ir.definition.Definition":{OptPins:[54,1,1,""],OptWires:[54,1,1,""],combine_cables:[54,1,1,""],combine_ports:[54,1,1,""],create_feedthrough:[54,1,1,""],create_feedthrough_multiple:[54,1,1,""],create_feedthroughs_ports:[54,1,1,""],create_ft_multiple:[54,1,1,""],create_ft_ports:[54,1,1,""],duplicate_port:[54,1,1,""],flatten_instance:[54,1,1,""],get_connectivity_network:[54,1,1,""],make_instance_unique:[54,1,1,""],merge_instance:[54,1,1,""],merge_multiple_instance:[54,1,1,""],remove_port:[54,1,1,""]},"spydrnet_physical.ir.element":{Element:[55,0,1,""]},"spydrnet_physical.ir.element.Element":{get_index:[55,2,1,""],get_verilog_index:[55,2,1,""]},"spydrnet_physical.ir.innerpin":{InnerPin:[57,0,1,""]},"spydrnet_physical.ir.innerpin.InnerPin":{index:[57,1,1,""]},"spydrnet_physical.ir.instance":{Instance:[58,0,1,""]},"spydrnet_physical.ir.instance.Instance":{check_all_scalar_connections:[58,1,1,""],get_port_cables:[58,1,1,""],get_port_pins:[58,1,1,""]},"spydrnet_physical.ir.library":{Library:[59,0,1,""]},"spydrnet_physical.ir.library.Library":{create_top_wrapper:[59,1,1,""]},"spydrnet_physical.ir.outerpin":{OuterPin:[60,0,1,""]},"spydrnet_physical.ir.outerpin.OuterPin":{get_index:[60,2,1,""],port:[60,2,1,""]},"spydrnet_physical.ir.pin":{Pin:[61,0,1,""]},"spydrnet_physical.ir.pin.Pin":{is_connected:[61,2,1,""]},"spydrnet_physical.ir.port":{Port:[62,0,1,""]},"spydrnet_physical.ir.port.Port":{change_name:[62,1,1,""],size:[62,2,1,""]},"spydrnet_physical.ir.wire":{Wire:[63,0,1,""]},"spydrnet_physical.ir.wire.Wire":{get_driver:[63,1,1,""],index:[63,1,1,""]},"spydrnet_physical.util":{FloorPlanViz:[103,0,1,""],OpenFPGA:[74,0,1,""],RoutingRender:[76,0,1,""],Tile01:[77,0,1,""],cb_renderer:[76,0,1,""],sb_renderer:[76,0,1,""]},"spydrnet_physical.util.FloorPlanViz":{add_block:[103,1,1,""],add_stylehseet:[103,1,1,""],add_symbol:[103,1,1,""],add_top_block:[103,1,1,""],compose:[103,1,1,""],custom_style_sheet:[103,2,1,""],get_html:[103,1,1,""],get_svg:[103,1,1,""]},"spydrnet_physical.util.OpenFPGA":{add_configuration_scheme:[74,1,1,""],create_cb_bus:[74,1,1,""],create_grid_clb_bus:[74,1,1,""],create_grid_clb_feedthroughs:[74,1,1,""],create_grid_io_bus:[74,1,1,""],create_placement:[74,1,1,""],create_sb_bus:[74,1,1,""],create_tiles:[74,1,1,""],design_top_stat:[74,1,1,""],fix_grid_pin_names:[74,1,1,""],get_top_instance:[74,1,1,""],library:[74,2,1,""],merge_all_grid_ios:[74,1,1,""],netlist:[74,2,1,""],place_pins:[74,1,1,""],register_config_generator:[74,1,1,""],register_placement_creator:[74,1,1,""],register_tile_generator:[74,1,1,""],remove_config_chain:[74,1,1,""],remove_undriven_nets:[74,1,1,""],render_floorplan:[74,1,1,""],save_netlist:[74,1,1,""],top_module:[74,2,1,""]},"spydrnet_physical.util.RoutingRender":{__init__:[76,1,1,""],add_partitions:[76,1,1,""],extract_info:[76,1,1,""],get_stats:[76,1,1,""],render_connection_box:[76,1,1,""],render_switch_pattern:[76,1,1,""],report_incoming_channels:[76,1,1,""],report_outgoing_channels:[76,1,1,""],save:[76,1,1,""],update_dimensions:[76,1,1,""]},"spydrnet_physical.util.RoutingRender.self":{name:[76,3,1,""],root:[76,3,1,""],scale:[76,3,1,""],spacing:[76,3,1,""]},"spydrnet_physical.util.Tile01":{_bottom_left_tile:[77,1,1,""],_bottom_right_tile:[77,1,1,""],_bottom_tile:[77,1,1,""],_left_tile:[77,1,1,""],_main_tile:[77,1,1,""],_right_tile:[77,1,1,""],_top_left_tile:[77,1,1,""],_top_right_tile:[77,1,1,""],_top_tile:[77,1,1,""],create_tiles:[77,1,1,""],merge_and_update:[77,1,1,""]},"spydrnet_physical.util.cb_renderer":{extract_info:[76,1,1,""],report_ipins:[76,1,1,""]},"spydrnet_physical.util.sb_renderer":{extract_info:[76,1,1,""],report_connectivity:[76,1,1,""]},"util.ConnectPoint":{__init__:[78,1,1,""]},"util.ConnectPointList":{__init__:[79,1,1,""]},"util.ConnectionPattern":{__init__:[80,1,1,""]},"util.FPGAGridGen":{__init__:[81,1,1,""]},"util.FloorPlanViz":{__init__:[82,1,1,""]},"util.GridFloorplanGen":{__init__:[83,1,1,""]},"util.OpenFPGA":{__init__:[84,1,1,""]},"util.OpenFPGA_Arch":{__init__:[85,1,1,""]},"util.OpenFPGA_Config_Generator":{__init__:[86,1,1,""]},"util.OpenFPGA_Placement_Generator":{__init__:[87,1,1,""]},"util.OpenFPGA_Tile_Generator":{__init__:[88,1,1,""]},"util.RoutingRender":{__init__:[89,1,1,""]},"util.RoutingRender.self":{name:[89,3,1,""],root:[89,3,1,""],scale:[89,3,1,""],spacing:[89,3,1,""]},"util.Tile01":{__init__:[90,1,1,""]},"util.cb_renderer":{__init__:[91,1,1,""]},"util.config_chain_01":{__init__:[92,1,1,""]},"util.config_chain_simple":{__init__:[93,1,1,""]},"util.initial_placement":{__init__:[96,1,1,""]},"util.sb_renderer":{__init__:[99,1,1,""]},util:{ConnectPoint:[78,0,1,""],ConnectPointList:[79,0,1,""],ConnectionPattern:[80,0,1,""],FPGAGridGen:[81,0,1,""],FloorPlanViz:[82,0,1,""],GridFloorplanGen:[83,0,1,""],OpenFPGA:[84,0,1,""],OpenFPGA_Arch:[85,0,1,""],OpenFPGA_Config_Generator:[86,0,1,""],OpenFPGA_Placement_Generator:[87,0,1,""],OpenFPGA_Tile_Generator:[88,0,1,""],RoutingRender:[89,0,1,""],Tile01:[90,0,1,""],cb_renderer:[91,0,1,""],config_chain_01:[92,0,1,""],config_chain_simple:[93,0,1,""],get_attr:[94,4,1,""],get_names:[95,4,1,""],initial_placement:[96,0,1,""],prepare_graph_from_nx:[97,4,1,""],run_metis:[98,4,1,""],sb_renderer:[99,0,1,""],write_metis_graph:[100,4,1,""]}},objnames:{"0":["py","class","Python class"],"1":["py","method","Python method"],"2":["py","property","Python property"],"3":["py","attribute","Python attribute"],"4":["py","function","Python function"]},objtypes:{"0":"py:class","1":"py:method","2":"py:property","3":"py:attribute","4":"py:function"},terms:{"0":[0,1,2,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,31,32,33,34,35,36,37,38,39,40,41,42,43,46,54,82,103],"00":[7,18,29,37,41],"001":[5,7,17,18],"002":[9,18],"003":[12,18],"004":[16,18,32,37],"01":[29,30,37,48,75],"014":[2,7],"015":[4,7],"017":[7,8,38,41],"01_connection_pattern":[19,29],"01_floorplan_rend":[38,41],"01_fpga_arch_pars":[9,18],"01_netlist_to_graph":[31,37],"02":[18,30,37,48],"021":[0,7],"026":[27,29],"02_create_htre":[20,29],"02_fpga_basic_el":[10,18],"02_render_routing_box":[39,41],"02_switch_partition_01":[32,37],"03":[18,29],"032":[1,7],"038":[28,29],"03_create_htre":[21,29],"03_initial_plac":[11,18],"03_render_edge_routing_box":[40,41],"03_switch_partition_02":[33,37],"04":37,"045":[40,41],"046":[25,29],"04_create_clock_tre":[22,29],"04_fpga_grid_gener":[12,18],"04_switch_partition_03":[34,37],"05":37,"050":[19,29],"059":[22,29,33,37],"05_clock_tree_insert":[23,29],"05_fpga_instance_nam":[13,18],"05_module_partit":[35,37],"06":[18,37],"061":[26,29,37],"06_floorplandesign01":[14,18],"06_reset_feedthrough":[24,29],"06_tile_cr":[36,37],"073":[31,37],"07_clock_tree_example1":[25,29],"07_floorplanheterogeneousdesign01":[15,18],"08":37,"08_clock_tree_example2":[26,29],"08_grid_floor_plan_exampl":[16,18],"09":29,"090":[6,7],"09_clock_tree_example3":[27,29],"09_clock_tree_example4":[28,29],"1":[1,6,9,10,11,12,13,14,15,16,19,20,21,22,23,24,26,27,28,29,30,31,32,33,34,35,36,38,39,40,42,43,46,48,59,76,103],"10":[6,13,14,20,22,25,26,27,28,31,33,34,35,38,39],"100":[6,15,22,33,34,35,83],"1000":[82,103],"10000":35,"103":[10,18],"104":11,"1050":16,"1080":15,"11":[6,21,33,34,35,39],"1100":15,"1136":11,"1160":15,"1180":15,"1192":14,"12":[11,12,15,35,36,39],"124":36,"125":22,"128":[39,41],"1280":15,"1288":11,"13":[21,35,39],"1300":15,"1360":15,"1380":15,"14":[6,35,39],"140":15,"1480":15,"15":[24,31,33,34,35,39],"150":[22,32,38,39,40],"1500":15,"152":11,"1560":15,"1580":15,"16":[11,15,35,36,39],"160":15,"162":34,"167":[20,29],"1680":15,"16x16":25,"16x24":26,"17":[15,35,39],"1700":15,"18":[6,12,35,39],"180":[14,15],"189":41,"19":[18,21,27,35,39],"190":7,"1900":15,"2":[1,6,12,13,14,15,19,20,21,23,24,25,27,28,29,30,31,32,33,34,35,39,40,43,46,48,76],"20":[6,15,20,22,25,26,27,28,33,35,36,38,39],"200":[14,15,16,22,32,39,40],"21":39,"22":[35,39],"224":11,"23":[36,39],"24":39,"25":[27,33,37,38,39],"250":[16,22,38],"26":39,"27":39,"273":15,"28":[15,39],"280":[14,15,29],"283":[14,18],"286":[36,37],"29":39,"2d":[12,24,81],"2x2":23,"3":[1,6,10,11,12,14,15,19,21,22,23,24,29,30,31,33,34,35,36,39,40,43,46,48],"30":[22,33,38,39],"300":[15,22],"31":[15,39],"32":[15,39],"33":[20,25,26,28,39],"34":39,"340":15,"342":[11,18],"35":[22,33,39],"350":16,"36":39,"360":15,"37":39,"376":11,"38":39,"380":15,"39":[35,39],"4":[1,6,10,11,12,13,14,15,16,19,20,21,22,23,24,25,26,27,28,31,32,33,34,35,36,38,39,40],"40":[22,38,76,89,91,99],"400":22,"41":35,"42":15,"422":[23,29],"450":16,"48":15,"480":15,"484":[24,29],"49":26,"497":18,"4x4":[9,10,13,14,24,29,30,48],"5":[6,12,15,19,22,23,31,32,33,35,36,39,40],"50":[6,11,14,15,16,32,38,39,40],"500":[15,22],"528":11,"550":16,"560":15,"580":15,"584":14,"6":[6,9,12,15,20,24,31,33,34,35,39,40],"60":[15,38],"63":35,"650":16,"680":[11,15],"6e6858":15,"7":[12,15,31,35,39,40],"700":[15,22],"702":[34,37],"71":35,"72":35,"74":35,"750":16,"760":15,"780":15,"8":[15,16,21,22,24,31,33,35,39,40,81],"81":11,"828":[15,18],"832":11,"850":16,"880":15,"888":14,"8x8":15,"9":[6,11,13,14,23,24,31,33,34,35,36,39,40],"90":19,"900":15,"927":[21,29],"929":[13,18],"937":[35,37],"96":11,"960":15,"97":36,"980":15,"984":11,"99":35,"999":[34,35],"9x12":27,"9x9":[23,24],"\u142f":83,"\u1431":83,"boolean":32,"case":[31,32],"class":[2,4,8,9,10,11,12,14,15,16,22,32,34,35,39,49,51,52,53,54,55,57,58,59,60,61,62,63,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,96,99,103],"default":[11,14,15,19,20,31,38,52,53,54,55,57,59,60,61,62,63,103],"do":[54,60],"export":50,"final":[38,103],"float":[54,74],"function":[3,7,23,24,30,34,35,48,49,50,54,59,64,74,75,76,103],"import":[0,1,2,4,5,6,8,9,10,11,12,13,14,15,16,17,19,20,21,22,23,24,25,26,27,28,31,32,33,34,35,36,38,39,40,49,50,56],"int":[20,21,23,24,25,26,27,28,32,33,35,52,53,62,80,83,84],"new":[4,54,59,76,89],"return":[21,22,23,24,32,33,34,35,39,52,53,54,55,57,58,59,60,62,63,74,94,95,103],"short":54,"switch":[30,32,35,41,48,70,76,77,89,99],"true":[0,1,2,4,6,8,10,11,14,15,16,19,20,21,22,23,24,25,26,27,28,31,32,33,34,35,36,38,40,53,54,74],"try":[1,23],"while":[20,50,53,54,92],A:[30,38,103],And:35,As:60,By:[19,20,31],For:[1,50],IN:[1,54],If:[54,56],In:[23,31,32,49],It:[33,49,54,70],No:12,On:[38,103],The:[0,33,38,49,54,56,77,103],To:[33,50,51,70],_0:[34,35],_0_:74,_0__:11,_1:[34,35,36,59],_1__1:35,_:[10,21,23,24,33,34,35,36,39,40,46,54,74],__:[23,24,39,40],_____:39,________________________________________:39,_____________________________________l__:39,_____________________________________t__:39,____________________________________b___:39,____________________________________r___:39,___________________________________l____:39,___________________________________t____:39,__________________________________b_____:39,__________________________________r_____:39,_________________________________l______:39,_________________________________t______:39,________________________________b_______:39,________________________________r_______:39,_____________________________l__________:39,_____________________________t__________:39,____________________________b___________:39,____________________________r___________:39,___________________________l____________:39,___________________________t____________:39,__________________________b_____________:39,__________________________r_____________:39,_________________________l______________:39,_________________________t______________:39,________________________b_______________:39,________________________r_______________:39,_____________________l__________________:39,_____________________t__________________:39,____________________b___________________:39,____________________r___________________:39,___________________l____________________:39,___________________t____________________:39,__________________b_____________________:39,__________________r_____________________:39,_________________l______________________:39,_________________t______________________:39,________________b_______________________:39,________________r_______________________:39,_____________l__________________________:39,_____________t__________________________:39,____________b___________________________:39,____________r___________________________:39,___________l____________________________:39,___________l_____________l___________l__:39,___________t____________________________:39,___________t_____________t___________t__:39,__________b_____________________________:39,__________b_____________b___________b___:39,__________r_____________________________:39,__________r_____________r___________r___:39,_________l______________________________:39,_________l___________l_____________l____:39,_________t______________________________:39,_________t___________t_____________t____:39,_________tb__________t__b______t___tb_b_:39,________b_______________________________:39,________b___________b_____________b_____:39,________b__t________b____t____b___b__t_t:39,________r_______________________________:39,________r___________r_____________r_____:39,________rl__________rl________rl__rl____:39,_____l__________________________________:39,_____l_____________l_____________l______:39,_____l____r________l___lr________l__r_r_:39,_____t__________________________________:39,_____t_____________t_____________t______:39,____b___________________________________:39,____b_____________b_____________b_______:39,____bt____________bt__bt________bt______:39,____r___________________________________:39,____r_____________r_____________r_______:39,____r______l______r___r__l______r____l_l:39,____rl____________rl__rl________rl______:39,____x:39,___l____________________________________:39,___l_____________l___________l__________:39,___l____r______l_l__r________lr___r_____:39,___t____________________________________:39,___t_____________t___________t__________:39,___t____b______t_t__b________tb___b_____:39,___x_:39,__b_____________________________________:39,__b_____________b___________b___________:39,__b______t____b_b____t______b__t___t____:39,__bt__________btbt__________bt__________:39,__init__:[76,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,96,99],__main__:[10,11,12,13,14,15,16,32,33,34,35,36,39,40],__module_experiments_cbx_1__1_:35,__module_experiments_cby_1__1_:35,__module_experiments_sb_1__1_:35,__name__:[10,11,12,13,14,15,16,32,33,34,35,36,39,40],__partition_experiments_01:6,__partition_experiments_02:33,__partition_experiments_cbx_1__1_:34,__partition_experiments_cby_1__1_:34,__pin_:74,__pin_i_0_:74,__pin_i_:74,__pin_inpad_0_:74,__pin_o_0_:74,__pin_o_:74,__pin_outpad_0_:74,__pin_outpad_:74,__r_____________________________________:39,__r_____________r___________r___________:39,__r______l____r_r____l______r__l___l____:39,__w:[35,87,96],__x__:39,_annotate_netlist:38,_basic_hierarchy_floorplan:38,_bottom_left_til:77,_bottom_right_til:77,_bottom_til:77,_cbx_1__1_0:32,_cbx_1__1_1:32,_cbx_1__1_2:33,_cbx_1__1_3:33,_cbx_1__1_:39,_cbx_1__1_arrang:39,_cbx_1__1_extend:33,_cbx_1__2_0:32,_cbx_1__2_1:32,_cbx_1__2_2:33,_cbx_1__2_:39,_ccdff_:33,_clock_tree_connect:23,_clock_tree_connections_l0:23,_clock_tree_connections_l1:23,_clock_tree_example_arch_01:25,_clock_tree_example_arch_02:26,_clock_tree_example_arch_03:27,_clock_tree_example_arch_04:28,_clock_tree_floorplan:22,_complete_grid_metr:12,_complete_metr:[12,15],_design_floorplan:14,_dup:54,_external_metis_run:6,_feedthrough_design:22,_fishbone_pattern:19,_fishbone_pattern_0:22,_fishbone_pattern_90:19,_fishbone_pattern_margin:19,_fishbone_pattern_merg:19,_fishbone_pattern_sampl:19,_fishbone_pattern_scaling1:19,_fishbone_pattern_scaling2:19,_fpga_grid_floorplan:[14,15],_fpga_initial_plac:11,_fpga_top:[23,24],_fpga_top_initi:[23,24],_ft_:54,_graph:[33,35],_graph_pr:35,_grid:[34,35],_grid_floorplan:16,_hetero_design_floorplan:15,_htree_pattern:20,_hybrid_connectivity_pattern:21,_hybrid_connectivity_pattern_graph:21,_i_1:1,_in:[34,35,54,76],_in_:35,_includ:10,_initial_design:[0,2,8],_initial_design_merg:4,_input_port:35,_inst:1,_ipin_:[33,34,35,36],_l______________________________________:39,_l___________l_____________l____________:39,_l_____l__r__l__________r__l________r_r_:39,_left_til:77,_lr____l_____lr_r__________lr___________:39,_main_til:77,_merged_design:4,_module_experiments_:35,_module_experiments_cbx_1__1_:35,_module_experiments_cby_1__1_:35,_module_experiments_sb_1__1_:35,_nx_graph:[31,34,35],_nx_graph_pr:34,_nx_graph_split:31,_out:[34,35,54],_out_:35,_output:35,_output_bu:8,_output_tile02:36,_output_wir:8,_part_:[35,36],_partition_experiments_01:6,_partition_experiments_02:33,_partition_experiments_:34,_partition_experiments_cbx_1__1_:34,_partition_experiments_cby_1__1_:34,_pin_i:[33,34,35],_pin_o:35,_pymetis_run:6,_releas:12,_reset_connect:24,_right_til:77,_square_grid_design:22,_static:34,_t______________________________________:39,_t___________t_____________t____________:39,_t_____t__b__t__________b__t________b_b_:39,_t__b__t_____t____b___b____t____b_______:39,_task:[10,23,24,33,34,35],_temp:34,_tmp:10,_top_left_til:77,_top_right_til:77,_top_til:77,_track_:[35,36],_ungrouped_design:2,_verilog:[10,11,13,14,15,23,24,32,33,34,35,36,39],_wrapper:59,_x___:39,a8d0db:[14,15],about:54,absorb:54,across:[30,37,48,70],ad:[35,54,103],add:[6,14,15,20,25,26,27,28,32,34,35,38,49,50,56,74,103],add_block:103,add_configuration_schem:74,add_connect:21,add_connect_point:23,add_edg:6,add_nod:[6,33,34,35],add_partit:76,add_stylehseet:103,add_subgraph:[6,33,34,35],add_symbol:103,add_top_block:103,adjac:33,adjnci:[6,97],adjust:[14,15],affili:1,after:[36,51,74,77,92],agnost:83,aim:6,alia:54,all:[1,3,30,33,34,35,38,54,58,76,77,103],allow:[49,51,77],also:[1,10],altern:[50,59],alwai:76,an:[1,49,56],analyz:[49,56],anchor:19,ani:[21,49,53,54,61],annot:[21,34,35,38],annotate_graph:[34,35],anyth:54,api:49,append:[10,23,24,32,33,34,35,36,49],aquamarin:35,ar:[6,33,35,38,49,54,56,58,74,76,78,103],arbitari:[38,103],arbitrari:[21,39],arch:[9,13,14,15],arch_fil:[12,13,14,15,81],arch_layout_snnipet:12,arch_xml:[74,84],architectur:[12,18,29,30,48,81,104],area_info:[11,14],areafil:[11,14,96],arg:[54,74],arrai:[32,33],arrang:39,assig:33,assign:[31,33,34,35,53,54,74],assign_c:53,associ:60,attr:94,attribut:[78,79,80,82,83,84,85,86,92,93,94],auto_bas:[7,34],auto_basic_jupyt:3,auto_basic_python:3,auto_openfpga_bas:18,auto_openfpga_clock_tre:29,auto_openfpga_jupyt:30,auto_openfpga_partit:37,auto_openfpga_python:30,auto_openfpga_rend:41,auto_prog_output:12,azur:35,b:[15,32,33,35,38,76,103],b_1__1:36,b_______________________________________:39,b___________b_____________b_____________:39,b_____b____tb____________tb__________t_t:39,b____tb_____b______t___t__b______t______:39,back:92,base:[11,14,15,31,32,33,49,51,52,53,54,55,57,58,59,60,61,62,63,76,77,80,89],base_dir:36,basenam:[32,39,40],bash:12,basic:[18,19,20,41,48,75],basic_hierarchi:[0,8,31,38,44],becaus:[1,32],beetween:[32,33,53,54,76,89,103],befor:[11,14,15,33,36,74],beig:35,belong:53,below:77,better:92,between:1,bgcolor:33,bianri:81,bias:77,bisqu:35,black:78,bleed:50,block:[15,38,54,74,75,103],bool:[39,53,54,76,103],both:32,bottom:[22,24,32,33,34,35,38,39,40,74,76,77,89,103],bottom_11:40,bottom_13:40,bottom_15:40,bottom_17:40,bottom_19:40,bottom_1:40,bottom_21:40,bottom_23:40,bottom_25:40,bottom_27:40,bottom_29:40,bottom_31:40,bottom_33:40,bottom_35:40,bottom_37:40,bottom_39:40,bottom_3:40,bottom_5:40,bottom_7:40,bottom_9:40,bottom_cbx_height:15,bottom_cbx_width:15,bottom_chan:32,bottom_grid:[33,34],bottom_grid_:33,bottom_grid_top_width_0_height_0_subtile_:74,bottom_ipin_0:33,bottom_ipin_1:33,bottom_ipin_2:33,bottom_ipin_3:33,bottom_ipin_4:33,bottom_ipin_5:33,bottom_ipin_6:33,bottom_ipin_7:33,bottom_ipin_8:33,bottom_ipin_9:33,bottom_left_grid_right_width_0_height_0_subtile_:74,bottom_pin_i:33,bottom_right_grid_left_width_0_height_0_subtile_:74,bottom_width_0_height_0_subtile_:74,box:[30,35,37,41,48,70,74,76,77,89,91,99],brief:51,browser:50,bu:[10,11,14,15,23,24,31,36,54,74],bufg:1,built:93,bundl:56,bus_in:[8,31,38,42],bus_in_0:31,bus_in_1:31,bus_out:[31,38,42],bus_out_0:31,bus_out_1:31,buse:[75,77],byt:24,byu:1,byuccl:51,c6ecba:33,c:[1,15,38,50,103],cabl:[8,10,23,24,36,54,56,57,58,62,63,94,95],cable0:8,cable_list:[10,23,24,36],cable_nam:54,calcul:32,call:[6,56],callabl:[54,59,103],can:[1,11,14,15,19,20,32,33,39,40,50,54,56,76,92,93],cannot:60,cb:[30,36,37,39,40,48,74],cb_list:74,cb_modul:[33,34],cb_render:40,cb_vweight:34,cbx11:10,cbx:[14,15,23,24,32,74,77],cbx_1__0_:[11,12,13,15,24,36,40],cbx_1__1_:[10,11,12,13,15,24,33,34,36,40],cbx_1__1__0:35,cbx_1__1__1:35,cbx_1__2_:[12,13,15,24],cbx_1__3_:[12,13,15,24],cbx_1__4_:[11,12,13,15,24,36,40],cbx_1__5_:[12,15],cbx_1__6_:[12,15],cbx_1__7_:[12,15],cbx_1__8_:[12,15],cbx_2__0_:[12,13,15,24],cbx_2__1_:[13,24],cbx_2__2_:[12,13,15,24],cbx_2__3_:[13,24],cbx_2__4_:[12,13,15,24],cbx_2__6_:[12,15],cbx_2__8_:[12,15],cbx_3__0_:[12,13,15,24],cbx_3__1_:[12,13,15,24],cbx_3__2_:[12,13,15,24],cbx_3__3_:[12,13,15,24],cbx_3__4_:[12,13,15,24],cbx_3__5_:[12,15],cbx_3__6_:[12,15],cbx_3__7_:[12,15],cbx_3__8_:[12,15],cbx_4__0_:[12,13,15,24],cbx_4__1_:[12,13,15,24],cbx_4__2_:[12,13,15,24],cbx_4__3_:[12,13,15,24],cbx_4__4_:[12,13,15,24],cbx_4__5_:[12,15],cbx_4__6_:[12,15],cbx_4__7_:[12,15],cbx_4__8_:[12,15],cbx_5__0_:[12,15],cbx_5__1_:[12,15],cbx_5__2_:[12,15],cbx_5__3_:[12,15],cbx_5__4_:[12,15],cbx_5__5_:[12,15],cbx_5__6_:[12,15],cbx_5__7_:[12,15],cbx_5__8_:[12,15],cbx_6__0_:[12,15],cbx_6__1_:[12,15],cbx_6__2_:[12,15],cbx_6__3_:[12,15],cbx_6__4_:[12,15],cbx_6__5_:[12,15],cbx_6__6_:[12,15],cbx_6__7_:[12,15],cbx_6__8_:[12,15],cbx_7__0_:[12,15],cbx_7__1_:[12,15],cbx_7__2_:[12,15],cbx_7__3_:[12,15],cbx_7__4_:[12,15],cbx_7__5_:[12,15],cbx_7__6_:[12,15],cbx_7__7_:[12,15],cbx_7__8_:[12,15],cbx_8__0_:[12,15],cbx_8__2_:[12,15],cbx_8__4_:[12,15],cbx_8__6_:[12,15],cbx_8__8_:[12,15],cbx_:[14,15,40],cbx_color:[14,15],cbx_height:15,cbx_marg_b:15,cbx_marg_l:15,cbx_marg_r:15,cbx_marg_t:15,cbx_membership:[34,35],cbx_w:14,cbx_width:15,cby:[14,15,23,24,32,77],cby_0__1_:[11,12,13,15,24,36,40],cby_0__2_:[11,12,13,15,24],cby_0__3_:[11,12,13,15,24],cby_0__4_:[11,12,13,15,24],cby_0__5_:[12,15],cby_0__6_:[12,15],cby_0__7_:[12,15],cby_0__8_:[12,15],cby_1__1_:[11,12,13,15,24,34,36,40],cby_1__2_:[12,13,15,24],cby_1__3_:[12,13,15,24],cby_1__4_:[12,13,15,24],cby_1__5_:[12,15],cby_1__6_:[12,15],cby_1__7_:[12,15],cby_1__8_:[12,15],cby_2__1_:[12,13,15,24],cby_2__2_:[12,13,15,24],cby_2__3_:[12,13,15,24],cby_2__4_:[12,13,15,24],cby_2__5_:[12,15],cby_2__6_:[12,15],cby_2__7_:[12,15],cby_2__8_:[12,15],cby_3__1_:[12,13,15,24],cby_3__2_:[12,13,15,24],cby_3__3_:[12,13,15,24],cby_3__4_:[12,13,15,24],cby_3__5_:[12,15],cby_3__6_:[12,15],cby_3__7_:[12,15],cby_3__8_:[12,15],cby_4__1_:[11,12,13,15,24,36,40],cby_4__2_:[12,13,15,24],cby_4__3_:[12,13,15,24],cby_4__4_:[12,13,15,24],cby_4__5_:[12,15],cby_4__6_:[12,15],cby_4__7_:[12,15],cby_4__8_:[12,15],cby_5__1_:[12,15],cby_5__2_:[12,15],cby_5__3_:[12,15],cby_5__4_:[12,15],cby_5__5_:[12,15],cby_5__6_:[12,15],cby_5__7_:[12,15],cby_5__8_:[12,15],cby_6__1_:[12,15],cby_6__2_:[12,15],cby_6__3_:[12,15],cby_6__4_:[12,15],cby_6__5_:[12,15],cby_6__6_:[12,15],cby_6__7_:[12,15],cby_6__8_:[12,15],cby_7__1_:[12,15],cby_7__2_:[12,15],cby_7__3_:[12,15],cby_7__4_:[12,15],cby_7__5_:[12,15],cby_7__6_:[12,15],cby_7__7_:[12,15],cby_7__8_:[12,15],cby_8__1_:[12,15],cby_8__2_:[12,15],cby_8__3_:[12,15],cby_8__4_:[12,15],cby_8__5_:[12,15],cby_8__6_:[12,15],cby_8__7_:[12,15],cby_8__8_:[12,15],cby_:[14,15,40],cby_color:[14,15],cby_h:14,cby_height:15,cby_marg_b:15,cby_marg_l:15,cby_marg_r:15,cby_marg_t:15,cby_width:15,ccdff:[33,34,35],ccff_:74,ccff_head:33,ccff_tail:[33,35],ccl:1,ce:1,ceefe4:[14,15],cell:[3,7,48,54],celldefin:45,central:70,cfg_done:[33,34,35],chain:[10,23,24,33,36,74,92,93],chan:[34,35],chan_in_port:[34,35],chan_map:39,chan_out:76,chang:[54,62],change_nam:62,chani:[35,39,76],channel:[32,34,35,39],channel_crossov:76,channel_map:[35,39,76],chanx:[33,35,39,76,89],chanx_:76,chanx_l:[39,76,89],chanx_l_driv:[76,89],chanx_l_ft:[76,89],chanx_l_len:[76,89],chanx_l_out_map:[76,89],chanx_left:[33,34,40],chanx_left_in:33,chanx_left_out:33,chanx_port:33,chanx_r:[39,76,89],chanx_r_len:[76,89],chanx_right:[33,34,40],chanx_right_in:33,chanx_right_out:33,chany_:76,chany_b:39,chany_bottom:[34,40],chany_t:39,chany_top:[34,40],characterist:49,check:[24,50,53,58,61],check_all_scalar_connect:[10,23,24,36,58],check_concat:53,checked_previous_inst:1,child:1,children:1,circl:33,circuit:[6,56],cl:74,cla:[74,84],class_:[25,26,27,28],clb:[9,12,14,15,74,77,81],clb_1__1_:[12,13],clb_1__2_:[12,13],clb_1__3_:[12,13],clb_1__4_:[12,13],clb_1__5_:12,clb_1__6_:12,clb_1__7_:12,clb_1__8_:12,clb_2__1_:13,clb_2__2_:13,clb_2__3_:13,clb_2__4_:13,clb_3__1_:[12,13],clb_3__2_:[12,13],clb_3__3_:[12,13],clb_3__4_:[12,13],clb_3__5_:12,clb_3__6_:12,clb_3__7_:12,clb_3__8_:12,clb_4__1_:[12,13],clb_4__2_:[12,13],clb_4__3_:[12,13],clb_4__4_:[12,13],clb_4__5_:12,clb_4__6_:12,clb_4__7_:12,clb_4__8_:12,clb_5__1_:12,clb_5__2_:12,clb_5__3_:12,clb_5__4_:12,clb_5__5_:12,clb_5__6_:12,clb_5__7_:12,clb_5__8_:12,clb_6__1_:12,clb_6__2_:12,clb_6__3_:12,clb_6__4_:12,clb_6__5_:12,clb_6__6_:12,clb_6__7_:12,clb_6__8_:12,clb_7__1_:12,clb_7__2_:12,clb_7__3_:12,clb_7__4_:12,clb_7__5_:12,clb_7__6_:12,clb_7__7_:12,clb_7__8_:12,clb_grid_i:14,clb_grid_x:14,clb_h:[14,15],clb_marg_b:15,clb_marg_l:15,clb_marg_r:15,clb_marg_t:15,clb_w:[14,15],clean_and_annotate_cb_graph:35,clean_and_annotate_sb_graph:35,clean_cb_graph:34,cleanup:23,click:[0,1,2,4,5,6,8,9,10,11,12,13,14,15,16,17,19,20,21,22,23,24,25,26,27,28,31,32,33,34,35,36,38,39,40],clk:[1,22,46],clk_bottom_in:22,clk_cabl:22,clk_clk_ft_assign:22,clk_ft:22,clk_ibuf_bufg_inst:1,clk_ibuf_inst:1,clk_l0:23,clk_l0_cabl:23,clk_l1:23,clk_l1_cabl:23,clk_left_in:22,clk_left_out:22,clk_right_in:22,clk_right_out:22,clk_top_out:22,clock:[20,23,29,48],clockwis:[38,74,103],clone:54,clr:1,cluster:[6,33,34,35],code:[0,1,2,3,4,5,6,8,9,10,11,12,13,14,15,16,17,19,20,21,22,23,24,25,26,27,28,30,31,32,33,34,35,36,38,39,40],collect:30,color:[6,14,15,20,21,33,34,35,78],column:[27,83],com:50,combin:[23,54,70],combine_c:[10,23,24,36,54],combine_pattern:[23,25,26,27,28],combine_port:[33,54],command:[38,50,51,103],complet:[12,49,51],complex:92,compon:[38,103],compos:[0,2,4,8,11,14,15,22,23,24,33,34,35,38,103],concaten:53,concern:51,conenct:[76,91],config_chain_simpl:33,configur:[10,34,35,74,92,93],conn:[30,37,48],conn_box:40,connect:[0,1,2,8,23,24,25,26,27,28,29,30,31,32,33,38,41,48,50,53,54,58,61,70,74,76,77,78,79,80,89,103],connect_instance_port:53,connect_port:53,connection_box:74,connectionpattern:[19,20,21,22,23,24,25,26,27,28],connectpoint:23,connectpointlist:80,connet:21,consid:[23,24,38,53,54,74,103],consider:83,constraint:[54,77],contain:[25,26,27,28,50,95],continu:21,contracted_nod:[34,35],control:103,convert:[6,10,11,14,15,23,24,31,33,36,54,74,75,77,97],convert_node_labels_to_integ:[34,35],copi:60,cordin:[23,24,38,74,103],core:84,corner:[70,74,77],correctli:50,corrospond:[60,62],could:92,count:[1,11,15,32,36],cpat:21,crear:54,creat:[1,4,6,10,14,15,19,23,25,26,27,28,29,30,32,35,36,39,48,50,53,54,56,59,74,76,77,80,87,92,105],create_c:[22,23,24],create_cb_bu:[10,11,14,15,23,24,36,74],create_feedthrough:[8,49,54],create_feedthrough_multipl:[49,54],create_feedthroughs_port:54,create_ft_connect:[22,23,24],create_ft_multipl:54,create_ft_port:[22,23,24,54],create_graph:21,create_grid_clb_bu:[10,11,14,15,23,24,36,74],create_grid_clb_feedthrough:[10,36,74],create_grid_io_bu:[10,11,14,15,23,24,36,74],create_librari:56,create_plac:[11,14,74],create_sb_bu:[10,11,14,15,23,24,36,74],create_til:[36,74,77],create_top_wrapp:59,create_unconn_wir:[2,4,8,22],creation:[36,74],crop_edg:19,cross:[11,14,15,32,38,103],csr:[6,33,34,35,100],cur:32,current:[35,50,54,59,103],current_inst:1,current_netlist:1,cursor:[20,21,23,25,26,27,28],cust_proj:10,custom:[38,54,103,105],custom_style_sheet:103,custommodul:[10,23,24,33,34,35],cut:[6,32,33,34,35,98],d3:[0,103],d9d9f3:[14,15],d:[1,15,38,103],data:[14,15,31,34,35,51,97],ddd0b1:[14,15],dead:32,debug:[32,33,34,35,38,39,40,96],def:[1,10,11,12,13,14,15,16,21,22,23,24,32,33,34,35,36,39,40],defin:80,definit:[1,2,4,8,11,14,15,22,36,38,53,56,59,74,82,94,95,97,100,103],definition_list:[23,24,33,34,35],definition_nam:54,defit:38,demonst:[10,11,14,15,36],demonstr:[4,5,6,9,10,17,19,20,23,30,31,32,33,41,48,92],demostr:[0,2,8,16,21,39,40],depth:1,deriv:15,design:[1,3,5,7,8,11,15,25,26,27,28,35,36,48,49,74,77,81,83,103],design_nam:[12,13,14,15,81],design_top_stat:[11,14,15,36,74],desir:[19,20],detail:[38,50,51,70,103],develop:49,dff:33,dfs_preorder_nod:21,diagon:78,dict:54,dict_kei:50,dictionari:74,diff:32,differ:[19,20,23,32,38,51,54,74,84,103],difffer:32,digon:74,dimens:[15,38,76,103],diment:33,dir:[34,35],direct:[1,38,54,62,76,83,103,105],directli:[50,60],directori:[12,50,81],disconnect:33,disconnect_pin:33,displai:[3,7,48],display_hierarchical_netlist:[0,7],display_info:[1,7],document:[51,56],doe:54,dot:[21,33,34,35],down:33,down_port:23,down_to:63,download:[0,1,2,3,4,5,6,8,9,10,11,12,13,14,15,16,17,19,20,21,22,23,24,25,26,27,28,30,31,32,33,34,35,36,38,39,40],dp:[12,81],draw:[6,21,31,33,34,35,103],driver:[54,63,76,89],driver_channels_1:76,driver_channels_2:76,dry_run:54,dryrun:54,dsp:[12,81],dummi:22,dump:[34,35],duplic:54,duplicate_port:54,dure:[23,24,49],dwg:[11,14,15,16,22,38],e:[15,32,33,38,103],each:[1,6,23,31,32,33,38,54,58,74,76,78,83,89,103],each_fil:36,eachinst:36,eachm:15,eachv:[10,11,13,14,15,23,24,33,34,35,36],echo:50,edf:56,edg:[6,15,31,33,34,35,38,50,54,103],edge_nam:[31,35],edif:[49,56],either:78,element:[18,30,48,52,56,60,76,89],elif:[14,34,35],els:[6,15,21,23,33,35,39,54],emb:23,embed:[23,24,29,48],empti:[12,15,56,81],enabl:[1,50],enable_file_log:[2,4,10,11,12,13,14,15,23,24,32,33,34,35,36,38,39,40],enable_ibuf_inst:1,encod:[10,11,13,14,15,23,24,33,34,35,36],end:[13,24,60],endcelldefin:45,endmodul:[42,43,45,46],engin:35,entri:103,enumer:[6,33,34,35,36,39,40],enumerate_grid:[12,13,14,15],equal:[31,32],error:54,essenti:49,evalu:6,even:1,eweight:[6,33,34,35,97,100],exampl:[0,1,2,4,5,6,8,9,10,11,12,13,14,15,16,17,19,20,21,22,23,24,29,31,32,33,34,35,36,38,39,40,49,56,74,76,81,92],example_design:12,example_fil:81,exceed:1,execut:[6,7,18,29,37,41,50],exist:[49,54,76],exist_ok:[35,36],expect:[12,35,50,54,75,81],experiment:[3,7,48],explan:92,explicit:[38,103],extend:[19,20,52,53,54,55,57,58,60,61,62,63],extens:49,extern:[6,11,14,15,33,34,35,54],extract:[32,74,76],extract_info:76,f3cfcf:33,f:[6,10,11,13,14,15,21,22,23,24,25,26,27,28,31,32,33,34,35,36,38,39,40,103],f_str:[33,34,35],fabric:[25,26,27,30,37,48,70],fals:[23,24,31,32,33,38,53,54,61,74,76,96,100,103],fanout:54,fdce:1,featur:[30,49],feedthough:[8,54],feedthrough:[0,2,3,7,29,30,48,54,74,76,89],feedtrhough:76,few:54,figur:56,file:[6,7,9,10,11,12,13,14,15,18,23,24,29,32,33,34,35,36,37,41,50,56,74,76,81,89,99,103],file_out:0,filenam:[6,32,33,34,35,38,39,40,74,76,98,100],fill:[34,35],filter:[1,10,23,24,34,35,36,54,103],filter_c:103,filter_direct:[40,76],find:32,first:[23,33,38,54,74,103],fishbon:[19,20],fishbone_pattern:[19,22],fix:[10,11,13,14,15,23,24,33,34,35,36,74,81],fix_grid_pin_nam:74,flag:32,flat:77,flatten:[33,35,36],flatten_inst:[2,33,34,35,36,54],flattern:[33,34,35,36,54],flexibl:49,fllenam:[34,35],floorplan:[11,14,15,18,30,41,48,64,76,83],floorplan_visu:[82,103],floorplanviz:[11,14,15,22,33,38,103],fn:[34,35],fnmatch:[33,34,35],follow:[6,22,33,50,54,56,74,78],form:77,format:[12,15,32,33,34,35,39,40,49,54,76,100],found:61,four_bit_count:56,fourbitcount:1,fp:[10,11,12,13,14,15,22,23,24,33,34,35,36,38],fpga44_gsb:[32,33,39,40],fpga44_task:[9,10,13,14],fpga44_verilog:10,fpga4x4:[13,14],fpga66_flex:81,fpga88_hetero_task:15,fpga8x8:15,fpga:[11,14,15,18,24,29,30,33,35,37,48,74,76,80,81,84,89],fpga_arch:9,fpga_grid:[13,14,15,87,96],fpga_top:[10,11,13,14,15,23,29,30,33,34,35,36,48,74,84],fpgagridgen:[12,13,14,15,87,96],fpv:[10,11,13,14,15,23,24,33,34,35,36],framework:49,fro:54,from:[0,1,2,3,4,5,6,7,9,10,12,13,16,17,18,19,20,21,22,23,24,25,26,27,28,30,31,32,33,34,35,37,38,39,40,48,50,54,60,74,76,81,87,89,94,96,99,103],from_i:78,from_n:35,from_x:78,ft:[54,76,89],fucntion:[53,74],full:[0,1,2,4,5,6,8,9,10,11,12,13,14,15,16,17,19,20,21,22,23,24,25,26,27,28,31,32,33,34,35,36,38,39,40],g:33,galleri:[0,1,2,3,4,5,6,8,9,10,11,12,13,14,15,16,17,19,20,21,22,23,24,25,26,27,28,30,31,32,33,34,35,36,38,39,40],ganeshgor:50,gener:[0,1,2,3,4,5,6,8,9,10,11,13,14,15,17,18,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,38,39,40,48,74,75,76,77,81,83,84,87,89,99,103],generate_edgelist:[31,34,35],genrat:[3,7,19,20,48,83],get:[33,34,35,51,74],get_active_plugin:50,get_bia:32,get_block:12,get_cabl:[8,22,24,33],get_cable_nam:54,get_connectivity_network:[31,33,34,35,54],get_definit:[1,10,14,15,22,33,34,35,36,38],get_driv:63,get_edge_list:6,get_fishbon:[19,22,24],get_html:103,get_htre:[20,21,23],get_index:[52,55,60],get_inst:[1,2,4,8,10,14,15,22,23,24,33,34,35,36,38],get_label:33,get_layout:9,get_leaf_sum:21,get_librari:1,get_nam:[33,35,36],get_nod:[6,33,34,35],get_node_attribut:[6,33,34,35],get_pin:1,get_pin_nam:54,get_port:[22,33,34,35,38],get_port_c:58,get_port_nam:54,get_port_pin:58,get_stat:[39,76],get_svg:[11,14,15,22,38,103],get_top_inst:[12,13,14,15,74],get_top_instance_nam:[22,23,24],get_verilog_index:[52,55],get_weight:[6,54],get_x_i:[14,15],getlogg:[2,4,10,11,12,13,14,15,23,24,32,33,34,35,36,38,39,40],git:50,github:[1,50],given:[0,2,8,35,53,54,74,76,77,89,100],glob:[10,11,13,14,15,23,24,32,33,34,35,36,39,40],global:[19,20,33,35,50],go:74,gpio:75,gpmeti:[6,33,34,35],graph:[6,21,30,33,34,35,37,48,49,54,97,100],graph_dot2:6,graph_dot:[6,31,34,35],green:[6,19,33,34,35],grei:23,grid:[10,11,13,14,15,18,23,24,30,34,35,36,48,74,76,77,78,80,81,83,84,86,88,90,92,93,96],grid_:74,grid_bottom_in:74,grid_bottom_out:74,grid_clb:[10,11,14,15,23,24,36,70,74],grid_clb_1__1_:[15,24],grid_clb_1__2_:[15,24],grid_clb_1__3_:[15,24],grid_clb_1__4_:[15,24],grid_clb_1__5_:15,grid_clb_1__6_:15,grid_clb_1__7_:15,grid_clb_1__8_:15,grid_clb_2__1_:24,grid_clb_2__2_:24,grid_clb_2__3_:24,grid_clb_2__4_:24,grid_clb_3__1_:[15,24],grid_clb_3__2_:[15,24],grid_clb_3__3_:[15,24],grid_clb_3__4_:[15,24],grid_clb_3__5_:15,grid_clb_3__6_:15,grid_clb_3__7_:15,grid_clb_3__8_:15,grid_clb_4__1_:[15,24],grid_clb_4__2_:[15,24],grid_clb_4__3_:[15,24],grid_clb_4__4_:[15,24],grid_clb_4__5_:15,grid_clb_4__6_:15,grid_clb_4__7_:15,grid_clb_4__8_:15,grid_clb_5__1_:15,grid_clb_5__2_:15,grid_clb_5__3_:15,grid_clb_5__4_:15,grid_clb_5__5_:15,grid_clb_5__6_:15,grid_clb_5__7_:15,grid_clb_5__8_:15,grid_clb_6__1_:15,grid_clb_6__2_:15,grid_clb_6__3_:15,grid_clb_6__4_:15,grid_clb_6__5_:15,grid_clb_6__6_:15,grid_clb_6__7_:15,grid_clb_6__8_:15,grid_clb_7__1_:15,grid_clb_7__2_:15,grid_clb_7__3_:15,grid_clb_7__4_:15,grid_clb_7__5_:15,grid_clb_7__6_:15,grid_clb_7__7_:15,grid_clb_7__8_:15,grid_color:[14,15],grid_exampl:44,grid_i:[14,15,83],grid_io:[10,23,24,36,74],grid_io_bottom:36,grid_io_left:36,grid_io_list:74,grid_io_right:36,grid_io_top:36,grid_left_in:74,grid_left_out:74,grid_mult_8:15,grid_mult_8_2__1_:15,grid_mult_8_2__3_:15,grid_mult_8_2__5_:15,grid_mult_8_2__7_:15,grid_mult_8_8__1_:15,grid_mult_8_8__3_:15,grid_mult_8_8__5_:15,grid_mult_8_8__7_:15,grid_plan:[14,15,16],grid_right_in:74,grid_right_out:74,grid_siz:87,grid_top_in:74,grid_top_out:74,grid_x:[14,15,83],grid_x_point:83,grid_x_width:83,grid_y_height:83,grid_y_point:83,gride:[16,83],gridfloorplangen:[14,15,16],gridio:96,group:[3,7,25,26,27,28,35,48,54,74],group_ungroup_cel:[2,7],gsb:[32,40,76,89,99],gsb_xml:[76,89,91,99],guidelin:49,h:[15,29,30,48],h_chan:35,have:[50,54,60],hdi_primit:1,height:[11,12,14,15,20,21,22,23,25,26,27,28,38,77,82,83,103],help:54,here:[0,1,2,4,5,6,8,9,10,11,12,13,14,15,16,17,19,20,21,22,23,24,25,26,27,28,31,32,33,34,35,36,38,39,40,56],hetero_color:15,heterogen:28,hetrogeneous_fabr:15,hi:1,hierarch:[3,7,48],hierarchi:1,higher:[34,35,54],highlight:20,hmeti:6,home:50,homogen:[10,18,25,26,27,30,48],homogeneous_fabr:[9,10,11,13,14,23,24,32,33,34,35,36,39,40],horizont:[32,33,35,39,40,74,76,78,89],how:[0,2,4,5,6,8,10,11,14,15,16,17,19,20,21,23,30,31,32,33,35,36,39,40,41,48,92,93],howev:92,html:[0,49,103],htmlcompos:0,htree:[19,20,23],htree_pattern:20,http:50,hwschemat:0,hyb_pat:21,hybrid:[29,30,48],i0:1,i1:1,i2:1,i3:1,i4:1,i:[1,10,14,15,23,24,28,32,33,34,35,36],ibuf:1,id:[25,26,27,28],illustr:[76,89],imag:[1,38,103],implement:[23,38,103],implmenet:[82,103],in0:[22,31,38,42,43,45,46],in0_0:31,in1:[31,38,42,43,45],in1_0:31,in_0:22,in_1:22,in_2:22,in_3:22,in_coming_pin:1,in_edg:[34,35],in_indx:35,in_pin:[35,40,76],inc_dec:1,inc_dec_ibuf_inst:1,includ:[10,33,49],incom:[39,76,89],indent:[1,11,14,15,16,19,20,21,22,23,24,25,26,27,28,34,35,38],independ:54,index:[6,32,33,34,35,39,49,52,55,57,60,63,76,89],indic:23,individu:31,indx:[33,34,35,39,40,54],info:[2,4,10,11,12,13,14,15,23,24,33,34,35,36],inform:[3,7,9,18,30,32,34,38,39,40,48,50,51,74,76,78,91,99,103],init:84,initi:[8,76],initial_plac:[11,14,15],initial_port:54,initialis:[76,80,82,89],inlineconstraint:[14,15,38],inner:60,inner_pin:[1,60],innerconnect:53,innerpin:[53,56,60],inpad:74,inport:54,input:[1,34,35,38,42,43,45,46,54,74,75,103],inputs1:[34,35],inputs2:[34,35],insert:[20,29,30,48,103],insform:76,inspect:54,inst1:[4,8,54],inst2:[4,8],inst:[2,14,15],inst_1:54,inst_1_0:[2,4,8,31,38,42,45],inst_1_0_module2_0:2,inst_1_0_module2_1:2,inst_1_11:[22,43,46],inst_1_12:[22,43,46],inst_1_13:[22,46],inst_1_14:[22,46],inst_1_1:[2,4,8,31,38,42,45],inst_1_1_module2_0:2,inst_1_1_module2_1:2,inst_1_21:[22,43,46],inst_1_22:[22,43,46],inst_1_23:[22,46],inst_1_24:[22,46],inst_1_31:[22,46],inst_1_32:[22,46],inst_1_33:[22,46],inst_1_34:[22,46],inst_1_41:[22,46],inst_1_42:[22,46],inst_1_43:[22,46],inst_1_44:[22,46],inst_1_:22,inst_2:54,inst_2_0:[8,31,38,42],inst_2_11:43,inst_2_12:43,inst_2_1:[8,31,38,42],inst_2_21:43,inst_2_22:43,inst_n:54,inst_nam:[14,15,59],instal:[49,51,54],instanc:[1,2,3,7,10,11,14,15,18,22,30,33,34,35,36,38,48,53,54,56,59,60,74,77,94,95,103],instance_count:1,instance_list:[35,36,77],instance_nam:54,instances_list:54,instances_list_tupl:54,instn:54,inter0:43,inter1:43,intermedi:56,intern:[45,53,54,77],introduc:30,inv:1,inv_buf_passg:10,invalid:78,io:[9,15,74],io_bottom:[12,81],io_bottom_in:74,io_bottom_out:74,io_left:[12,81],io_left_in:74,io_left_out:74,io_right:[12,81],io_right_in:74,io_right_out:74,io_top:[12,81],io_top_in:74,io_top_out:74,ipin:[33,76],ipin_b:39,ipin_l:[39,76,89],ipin_l_len:[76,89],ipin_r:39,ipin_t:39,ipynb:[0,1,2,4,5,6,8,9,10,11,12,13,14,15,16,17,19,20,21,22,23,24,25,26,27,28,31,32,33,34,35,36,38,39,40],ir:[2,4,8,10,22,52,53,54,55,56,57,58,59,60,61,62,63,74,87],is_connect:61,is_downto:[53,62],is_leaf:1,is_port_c:53,is_scalar:[53,62],isol:[34,35],item:[15,35],iter:103,itertool:[10,23,24,33,36],its:[1,38,82,103],itself:82,jensrestemei:1,join:[9,10,11,12,13,14,15,23,24,31,33,34,35,36],js:103,json:[34,35,36],json_graph:[6,34,35],jupyt:[0,1,2,3,4,5,6,8,9,10,11,12,13,14,15,16,17,19,20,21,22,23,24,25,26,27,28,30,31,32,33,34,35,36,38,39,40],just:[22,54,83],k6_n10_openfpga:9,k6_n10_tileabl:[9,13,14,15],keep:49,kei:[15,32,50],keyword:74,kwarg:[54,74],l0:[23,39],l0_patt:23,l1:[23,39],l1_patt:23,l2:39,l3:39,l4:39,l5:39,l6:39,l7:39,l8:39,l9:39,l:[32,33,35,76],label:[6,21,31,33,34,35],lambda:[1,10,23,24,32,36,39,54,103],larg:1,latest:50,launch_shel:[33,35],layer:[29,30,48],layout:[9,14,15,18,30,48,81,85],lb:[10,11,13,14,15,23,24,33,34,35,36],lbl:[35,39],leaf_node_weight:21,left:[22,24,32,33,34,35,38,39,40,74,76,77,89,103],left_11:40,left_13:40,left_15:40,left_17:40,left_19:40,left_1:[40,76],left_21:40,left_23:40,left_25:40,left_27:40,left_29:40,left_31:40,left_33:40,left_35:40,left_37:40,left_39:40,left_3:40,left_5:40,left_7:40,left_9:40,left_bottom_grid_top_width_0_height_0_subtile_:74,left_cby_height:15,left_cby_width:15,left_chan:32,left_grid_right_width_0_height_0_subtile_:74,left_pinmap:[32,33],left_top_grid_bottom_width_0_height_0_subtile_:74,left_tre:19,left_width_0_height_0_subtile_:74,len:[33,34,35],length:[21,31,76,89],less:35,level:[1,10,23,24,36,74,78,84,103],librari:[1,6,10,19,20,30,33,50,51,56,74,77,84,86,88,90,92,93],libraries_definit:1,like:[19,20,49,50,51,56,75,77],linewidth:[32,39,40],list:[1,6,10,25,26,27,28,33,34,35,36,50,54,74,76,77,79,83,89,94,95],load:[36,50,51,54],load_example_netlist_by_nam:1,load_grid:[13,14,15],load_netlist_by_nam:[0,2,4,8,22,31,38],loc_i:[11,14,15,22,38,103],loc_x:[11,14,15,22,38,103],local:50,locat:[38,54,74,76,103],locatt:32,log:[2,4,6,10,11,12,13,14,15,23,24,32,33,34,35,36,38,39,40,105],log_level:[2,4,10,11,12,13,14,15,23,24,32,33,34,35,36,38,39,40],logger:[2,4,10,11,12,13,14,15,23,24,32,33,34,35,36,38,39,40],logic:9,lower:[35,53],lower_index:[53,62,63],lr:[33,34,35],lut1:1,lut3:1,lut4:1,lut5:1,m:50,made:[54,56,78],mai:1,main:[10,11,12,13,14,15,16,32,33,34,35,36,39,40,77],make_instance_uniqu:54,mani:31,manipul:77,map:[12,18,23,24,30,32,33,34,35,48,54,76,89,92],margin:[15,19,20,76,89],matplotlib:[6,21,31,34,35],matric:12,matrix:[12,81],max:35,maximum:1,mb:[7,18,29,37,41],meanwhil:50,mem:[10,34,35],mem_bottom_ipin_0_ccdff_0_:36,mem_bottom_ipin_0_ccdff_1_:36,mem_bottom_ipin_0_ccdff_2_:36,mem_bottom_ipin_0_ccdff_3_:36,mem_bottom_ipin_1_ccdff_0_:36,mem_bottom_ipin_1_ccdff_1_:36,mem_bottom_ipin_1_ccdff_2_:36,mem_bottom_ipin_1_ccdff_3_:36,mem_bottom_ipin_2_ccdff_0_:36,mem_bottom_ipin_2_ccdff_1_:36,mem_bottom_ipin_2_ccdff_2_:36,mem_bottom_ipin_2_ccdff_3_:36,mem_bottom_ipin_3_ccdff_0_:36,mem_bottom_ipin_3_ccdff_1_:36,mem_bottom_ipin_3_ccdff_2_:36,mem_bottom_ipin_3_ccdff_3_:36,mem_bottom_ipin_4_ccdff_0_:36,mem_bottom_ipin_4_ccdff_1_:36,mem_bottom_ipin_4_ccdff_2_:36,mem_bottom_ipin_4_ccdff_3_:36,mem_bottom_ipin_5_ccdff_0_:36,mem_bottom_ipin_5_ccdff_1_:36,mem_bottom_ipin_5_ccdff_2_:36,mem_bottom_ipin_5_ccdff_3_:36,mem_bottom_ipin_6_ccdff_0_:36,mem_bottom_ipin_6_ccdff_1_:36,mem_bottom_ipin_6_ccdff_2_:36,mem_bottom_ipin_6_ccdff_3_:36,mem_bottom_ipin_7_ccdff_0_:36,mem_bottom_ipin_7_ccdff_1_:36,mem_bottom_ipin_7_ccdff_2_:36,mem_bottom_ipin_7_ccdff_3_:36,mem_bottom_ipin_8_ccdff_0_:36,mem_bottom_ipin_8_ccdff_1_:36,mem_bottom_ipin_8_ccdff_2_:36,mem_bottom_ipin_8_ccdff_3_:36,mem_bottom_ipin_9_ccdff_0_:36,mem_bottom_ipin_9_ccdff_1_:36,mem_bottom_ipin_9_ccdff_2_:36,mem_bottom_ipin_9_ccdff_3_:36,mem_top_ipin_0_ccdff_0_:36,mem_top_ipin_0_ccdff_1_:36,mem_top_ipin_0_ccdff_2_:36,mem_top_ipin_0_ccdff_3_:36,mem_top_ipin_1_ccdff_0_:36,mem_top_ipin_1_ccdff_1_:36,mem_top_ipin_1_ccdff_2_:36,mem_top_ipin_1_ccdff_3_:36,mem_top_ipin_2_ccdff_0_:36,mem_top_ipin_2_ccdff_1_:36,mem_top_ipin_2_ccdff_2_:36,mem_top_ipin_2_ccdff_3_:36,mem_top_ipin_3_ccdff_0_:36,mem_top_ipin_3_ccdff_1_:36,mem_top_ipin_3_ccdff_2_:36,mem_top_ipin_3_ccdff_3_:36,mem_top_ipin_4_ccdff_0_:36,mem_top_ipin_4_ccdff_1_:36,mem_top_ipin_4_ccdff_2_:36,mem_top_ipin_4_ccdff_3_:36,mem_top_ipin_5_ccdff_0_:36,mem_top_ipin_5_ccdff_1_:36,mem_top_ipin_5_ccdff_2_:36,mem_top_ipin_5_ccdff_3_:36,mem_top_ipin_6_ccdff_0_:36,mem_top_ipin_6_ccdff_1_:36,mem_top_ipin_6_ccdff_2_:36,mem_top_ipin_6_ccdff_3_:36,mem_top_ipin_7_ccdff_0_:36,mem_top_ipin_7_ccdff_1_:36,mem_top_ipin_7_ccdff_2_:36,mem_top_ipin_7_ccdff_3_:36,membership:[6,33],memori:[10,56],merg:[3,7,19,20,21,22,23,24,34,35,48,54,74,75,77],merge_all_grid_io:[11,14,15,23,24,74],merge_and_upd:77,merge_inst:[4,7,35,36,49,54],merge_list:74,merge_multiple_inst:[5,7,54],merged_modul:4,merged_module_instance_0:4,method:[6,23,54,74,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,96,99],meti:[6,33,34,35,100],metric:12,mid11:43,mid12:43,mid21:43,mid22:43,minconn:[6,33,34,35],mind:49,minim:[1,77],minut:[0,1,2,4,5,6,8,9,10,11,12,13,14,15,16,17,19,20,21,22,23,24,25,26,27,28,31,32,33,34,35,36,38,39,40],mkdir:[35,36],modif:[49,77],modifi:[60,76],modul:[2,11,14,15,18,23,24,32,33,34,35,36,38,39,40,42,43,45,46,48,49,50,54,74,75,76,77,87,89,96,103],module1:[8,22,38,42,43,45,46],module2:[2,8,38,42,43,45],module2_0:45,module2_1:45,module_partit:35,module_shap:15,more:[22,50],move_i:[20,21,23,25,26,27,28],mult8:15,mult:15,mult_8:15,mult_8_2__1_:12,mult_8_2__3_:12,mult_8_2__5_:12,mult_8_2__7_:12,mult_8_8__1_:12,mult_8_8__3_:12,mult_8_8__5_:12,mult_8_8__7_:12,multipl:[10,11,13,14,15,23,24,32,33,34,35,36,54],must:54,mutlipl:[38,103],mux:[10,32,33,34,35,39,76],mux_bottom_ipin_0_buf_x1_0_:36,mux_bottom_ipin_0_const1_0_:36,mux_bottom_ipin_0_mux_l1_in_0_:36,mux_bottom_ipin_0_mux_l2_in_0_:36,mux_bottom_ipin_0_mux_l2_in_1_:36,mux_bottom_ipin_0_mux_l2_in_2_:36,mux_bottom_ipin_0_mux_l2_in_3_:36,mux_bottom_ipin_0_mux_l3_in_0_:36,mux_bottom_ipin_0_mux_l3_in_1_:36,mux_bottom_ipin_0_mux_l4_in_0_:36,mux_bottom_ipin_1_buf_x1_0_:36,mux_bottom_ipin_1_const1_0_:36,mux_bottom_ipin_1_mux_l1_in_0_:36,mux_bottom_ipin_1_mux_l2_in_0_:36,mux_bottom_ipin_1_mux_l2_in_1_:36,mux_bottom_ipin_1_mux_l2_in_2_:36,mux_bottom_ipin_1_mux_l2_in_3_:36,mux_bottom_ipin_1_mux_l3_in_0_:36,mux_bottom_ipin_1_mux_l3_in_1_:36,mux_bottom_ipin_1_mux_l4_in_0_:36,mux_bottom_ipin_2_buf_x1_0_:36,mux_bottom_ipin_2_const1_0_:36,mux_bottom_ipin_2_mux_l1_in_0_:36,mux_bottom_ipin_2_mux_l2_in_0_:36,mux_bottom_ipin_2_mux_l2_in_1_:36,mux_bottom_ipin_2_mux_l2_in_2_:36,mux_bottom_ipin_2_mux_l2_in_3_:36,mux_bottom_ipin_2_mux_l3_in_0_:36,mux_bottom_ipin_2_mux_l3_in_1_:36,mux_bottom_ipin_2_mux_l4_in_0_:36,mux_bottom_ipin_3_buf_x1_0_:36,mux_bottom_ipin_3_const1_0_:36,mux_bottom_ipin_3_mux_l1_in_0_:36,mux_bottom_ipin_3_mux_l2_in_0_:36,mux_bottom_ipin_3_mux_l2_in_1_:36,mux_bottom_ipin_3_mux_l2_in_2_:36,mux_bottom_ipin_3_mux_l2_in_3_:36,mux_bottom_ipin_3_mux_l3_in_0_:36,mux_bottom_ipin_3_mux_l3_in_1_:36,mux_bottom_ipin_3_mux_l4_in_0_:36,mux_bottom_ipin_4_buf_x1_0_:36,mux_bottom_ipin_4_const1_0_:36,mux_bottom_ipin_4_mux_l1_in_0_:36,mux_bottom_ipin_4_mux_l2_in_0_:36,mux_bottom_ipin_4_mux_l2_in_1_:36,mux_bottom_ipin_4_mux_l2_in_2_:36,mux_bottom_ipin_4_mux_l2_in_3_:36,mux_bottom_ipin_4_mux_l3_in_0_:36,mux_bottom_ipin_4_mux_l3_in_1_:36,mux_bottom_ipin_4_mux_l4_in_0_:36,mux_bottom_ipin_5_buf_x1_0_:36,mux_bottom_ipin_5_const1_0_:36,mux_bottom_ipin_5_mux_l1_in_0_:36,mux_bottom_ipin_5_mux_l2_in_0_:36,mux_bottom_ipin_5_mux_l2_in_1_:36,mux_bottom_ipin_5_mux_l2_in_2_:36,mux_bottom_ipin_5_mux_l2_in_3_:36,mux_bottom_ipin_5_mux_l3_in_0_:36,mux_bottom_ipin_5_mux_l3_in_1_:36,mux_bottom_ipin_5_mux_l4_in_0_:36,mux_bottom_ipin_6_buf_x1_0_:36,mux_bottom_ipin_6_const1_0_:36,mux_bottom_ipin_6_mux_l1_in_0_:36,mux_bottom_ipin_6_mux_l2_in_0_:36,mux_bottom_ipin_6_mux_l2_in_1_:36,mux_bottom_ipin_6_mux_l2_in_2_:36,mux_bottom_ipin_6_mux_l2_in_3_:36,mux_bottom_ipin_6_mux_l3_in_0_:36,mux_bottom_ipin_6_mux_l3_in_1_:36,mux_bottom_ipin_6_mux_l4_in_0_:36,mux_bottom_ipin_7_buf_x1_0_:36,mux_bottom_ipin_7_const1_0_:36,mux_bottom_ipin_7_mux_l1_in_0_:36,mux_bottom_ipin_7_mux_l2_in_0_:36,mux_bottom_ipin_7_mux_l2_in_1_:36,mux_bottom_ipin_7_mux_l2_in_2_:36,mux_bottom_ipin_7_mux_l2_in_3_:36,mux_bottom_ipin_7_mux_l3_in_0_:36,mux_bottom_ipin_7_mux_l3_in_1_:36,mux_bottom_ipin_7_mux_l4_in_0_:36,mux_bottom_ipin_8_buf_x1_0_:36,mux_bottom_ipin_8_const1_0_:36,mux_bottom_ipin_8_mux_l1_in_0_:36,mux_bottom_ipin_8_mux_l2_in_0_:36,mux_bottom_ipin_8_mux_l2_in_1_:36,mux_bottom_ipin_8_mux_l2_in_2_:36,mux_bottom_ipin_8_mux_l2_in_3_:36,mux_bottom_ipin_8_mux_l3_in_0_:36,mux_bottom_ipin_8_mux_l3_in_1_:36,mux_bottom_ipin_8_mux_l4_in_0_:36,mux_bottom_ipin_9_buf_x1_0_:36,mux_bottom_ipin_9_const1_0_:36,mux_bottom_ipin_9_mux_l1_in_0_:36,mux_bottom_ipin_9_mux_l2_in_0_:36,mux_bottom_ipin_9_mux_l2_in_1_:36,mux_bottom_ipin_9_mux_l2_in_2_:36,mux_bottom_ipin_9_mux_l2_in_3_:36,mux_bottom_ipin_9_mux_l3_in_0_:36,mux_bottom_ipin_9_mux_l3_in_1_:36,mux_bottom_ipin_9_mux_l4_in_0_:36,mux_top_ipin_0_buf_x1_0_:36,mux_top_ipin_0_const1_0_:36,mux_top_ipin_0_mux_l1_in_0_:36,mux_top_ipin_0_mux_l2_in_0_:36,mux_top_ipin_0_mux_l2_in_1_:36,mux_top_ipin_0_mux_l2_in_2_:36,mux_top_ipin_0_mux_l2_in_3_:36,mux_top_ipin_0_mux_l3_in_0_:36,mux_top_ipin_0_mux_l3_in_1_:36,mux_top_ipin_0_mux_l4_in_0_:36,mux_top_ipin_1_buf_x1_0_:36,mux_top_ipin_1_const1_0_:36,mux_top_ipin_1_mux_l1_in_0_:36,mux_top_ipin_1_mux_l2_in_0_:36,mux_top_ipin_1_mux_l2_in_1_:36,mux_top_ipin_1_mux_l2_in_2_:36,mux_top_ipin_1_mux_l2_in_3_:36,mux_top_ipin_1_mux_l3_in_0_:36,mux_top_ipin_1_mux_l3_in_1_:36,mux_top_ipin_1_mux_l4_in_0_:36,mux_top_ipin_2_buf_x1_0_:36,mux_top_ipin_2_const1_0_:36,mux_top_ipin_2_mux_l1_in_0_:36,mux_top_ipin_2_mux_l2_in_0_:36,mux_top_ipin_2_mux_l2_in_1_:36,mux_top_ipin_2_mux_l2_in_2_:36,mux_top_ipin_2_mux_l2_in_3_:36,mux_top_ipin_2_mux_l3_in_0_:36,mux_top_ipin_2_mux_l3_in_1_:36,mux_top_ipin_2_mux_l4_in_0_:36,mux_top_ipin_3_buf_x1_0_:36,mux_top_ipin_3_const1_0_:36,mux_top_ipin_3_mux_l1_in_0_:36,mux_top_ipin_3_mux_l2_in_0_:36,mux_top_ipin_3_mux_l2_in_1_:36,mux_top_ipin_3_mux_l2_in_2_:36,mux_top_ipin_3_mux_l2_in_3_:36,mux_top_ipin_3_mux_l3_in_0_:36,mux_top_ipin_3_mux_l3_in_1_:36,mux_top_ipin_3_mux_l4_in_0_:36,mux_top_ipin_4_buf_x1_0_:36,mux_top_ipin_4_const1_0_:36,mux_top_ipin_4_mux_l1_in_0_:36,mux_top_ipin_4_mux_l2_in_0_:36,mux_top_ipin_4_mux_l2_in_1_:36,mux_top_ipin_4_mux_l2_in_2_:36,mux_top_ipin_4_mux_l2_in_3_:36,mux_top_ipin_4_mux_l3_in_0_:36,mux_top_ipin_4_mux_l3_in_1_:36,mux_top_ipin_4_mux_l4_in_0_:36,mux_top_ipin_5_buf_x1_0_:36,mux_top_ipin_5_const1_0_:36,mux_top_ipin_5_mux_l1_in_0_:36,mux_top_ipin_5_mux_l2_in_0_:36,mux_top_ipin_5_mux_l2_in_1_:36,mux_top_ipin_5_mux_l2_in_2_:36,mux_top_ipin_5_mux_l2_in_3_:36,mux_top_ipin_5_mux_l3_in_0_:36,mux_top_ipin_5_mux_l3_in_1_:36,mux_top_ipin_5_mux_l4_in_0_:36,mux_top_ipin_6_buf_x1_0_:36,mux_top_ipin_6_const1_0_:36,mux_top_ipin_6_mux_l1_in_0_:36,mux_top_ipin_6_mux_l2_in_0_:36,mux_top_ipin_6_mux_l2_in_1_:36,mux_top_ipin_6_mux_l2_in_2_:36,mux_top_ipin_6_mux_l2_in_3_:36,mux_top_ipin_6_mux_l3_in_0_:36,mux_top_ipin_6_mux_l3_in_1_:36,mux_top_ipin_6_mux_l4_in_0_:36,mux_top_ipin_7_buf_x1_0_:36,mux_top_ipin_7_const1_0_:36,mux_top_ipin_7_mux_l1_in_0_:36,mux_top_ipin_7_mux_l2_in_0_:36,mux_top_ipin_7_mux_l2_in_1_:36,mux_top_ipin_7_mux_l2_in_2_:36,mux_top_ipin_7_mux_l2_in_3_:36,mux_top_ipin_7_mux_l3_in_0_:36,mux_top_ipin_7_mux_l3_in_1_:36,mux_top_ipin_7_mux_l4_in_0_:36,my_netlist:1,n:[10,12,15,31,33,34,35,39],n_cut:[6,33],name:[1,2,4,8,10,11,13,14,15,22,23,24,33,34,35,36,53,54,58,59,62,74,76,81,84,89,91,95,99],name_map:74,namedtemporaryfil:[10,11,13,14,15,23,24,33,34,35,36],nbottom:39,ncut:[6,33,34],need:[22,54,76,92],neighbor:[75,77],neighbour:74,nested_hierarchi:[2,4,44],net:[10,23,24,35,36,54,74],netlist:[2,3,4,6,7,8,10,13,18,22,23,24,30,32,33,34,35,36,37,38,48,49,50,56,74,75,77,83,84,86,87,88,90,92,93,96],netlistsvg:10,netowrkx:[31,54,100],networkx:[6,21,30,33,34,35,37,48,54,97],new_cabl:54,new_cable_nam:54,new_definition_nam:[4,35,36,54],new_instance_nam:[4,35,36,54],new_nam:54,new_port:54,newli:54,newport:54,next:[1,2,4,8,10,14,15,22,23,24,33,34,35,36,38],next_inst:1,nforamt:74,nic30:0,niter:[6,33,34,35],nleft:39,no_driv:54,no_load:54,node:[6,21,31,33,34,35,54],node_indx:[34,35],node_lbl:21,node_link_data:35,node_nam:[6,31,33,34,35],non:21,none:[1,13,14,15,32,33,34,35,39,53,54,58,59,60,62,74,76,79,81,83,84,85,89,91,96,99,100],noprint:76,note:1,notebook:[0,1,2,3,4,5,6,8,9,10,11,12,13,14,15,16,17,19,20,21,22,23,24,25,26,27,28,30,31,32,33,34,35,36,38,39,40],notimpl:[5,17],np:[32,33,39,40],nright:39,ntop:39,number:[1,32,53,57,62,63,76],numpi:[32,33,39,40],nx:[6,21,31,33,34,35],nx_agraph:33,nx_pydot:[6,21,31,33,34,35],o:1,object:[10,38,54,60,76,94,95,103],objtyp:[6,33,34,35],obtain:36,obuf:1,odd:27,offset:[22,38,76,89,103],offset_i:[15,16],offset_x:[15,16],onc:50,one:[50,54],onl:74,onli:[38,49,54,103],opac:[20,25,26,27,28],open:[0,10,11,12,13,14,15,23,24,33,34,35,36],openfpga:[10,11,13,14,15,18,23,24,33,34,35,37,48,64,77,87],openfpga_arch:9,openfpga_bas:75,opin_b:[39,76],opin_bottom:40,opin_l:[39,76,89],opin_l_b:[76,89],opin_l_b_len:[76,89],opin_l_len:[76,89],opin_l_t:[76,89],opin_l_t_len:[76,89],opin_left:40,opin_r:[39,76],opin_right:40,opin_t:[39,76],opin_top:40,opins_1:76,opposit:32,optim:54,optimis:54,option:[6,19,22,24,33,34,35,38,54,82,98,103],optpin:54,optwir:54,order:54,ordereddict:[22,24],origin:[19,38,92,103],os:[0,2,4,5,8,9,10,11,14,17,22,32,33,34,35,36,38,39,40],osid:35,other:[49,53,54],out0:[22,31,38,42,43,45,46],out0_0:31,out1:43,out:[1,2,4,5,6,8,9,11,12,13,14,15,16,17,22,24,31,33,34,35,36,38,39,40,42,43,45,46,54],out_0:22,out_1:22,out_2:22,out_3:22,out_degre:21,out_going_pin:1,out_obuf:1,out_pin:76,out_reg:1,outer:[58,60],outerpin:[56,58],outgo:[39,76,89],outlin:70,outpad:74,outport:54,output1:[2,4,8],output2:8,output:[1,12,19,20,21,34,35,42,43,45,46,50,54,74,76,81],outputs1:[34,35],outputs2:[34,35],outsid:1,over:103,overrid:54,overview:56,p1:[33,34,35],p2:[33,34,35],p3:35,p4:35,p:[10,14,23,24,33,34,35,36],p_manag:[19,20,22,23,24,25,26,27,28],packag:[49,50],padfil:96,page:[49,51,103],pair:[54,74],pan:103,param:15,paramet:[38,53,54,58,59,62,63,74,76,77,80,81,84,89,94,95,103],paramt:83,parent:[2,4,8,22,35,36,57,63],parrent:[38,103],pars:[10,11,13,14,15,18,23,24,30,33,34,35,36,48,56,76,89],parser:[49,56],part1:[6,33,34,35],part2:[6,33,34,35],part:[33,35,36,60],part_graph:[6,33],partit:[3,7,35,37,48],partitioning_experi:[6,7],parts_fil:36,pass:[33,34,35,54,84,94,95],path:[0,2,4,5,8,9,10,17,22,32,34,35,36,38,39,40,76,77,81,89,103],pathlib:[35,36],patten:74,pattern:[22,23,24,25,26,27,28,29,30,32,48,74,80],pb_type:9,per:35,perform:[33,38,49,54,77,103],peripheri:74,pformat:34,physic:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,50,51,52,53,54,55,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105],pin2:1,pin:[10,23,24,33,34,35,36,38,39,54,56,60,62,74,76,103],pin_i:[33,34,35],pin_label:76,pin_map:[54,76],pin_nam:54,pin_name_to_numb:33,pinmap:[32,33,39,76],pip:50,pitch:83,place:[11,14,15,35,38,103],place_pin:74,placement:[18,30,38,48,74,87,103],placement_cr:14,placment:74,plan:[14,15],pleas:[50,51],plt:[6,21,31,34,35],plugin:50,pmap:76,png:[21,33],point:[11,14,15,20,32,38,54,74,79,83,103],port:[1,10,23,24,31,33,34,35,36,38,53,54,56,58,59,60,74,94,95,103],port_:33,port_map:59,port_nam:54,posit:76,post:[6,54],pp:22,pprint:[22,24,33,34,35,38],pre:[32,80],pre_releas:50,prepar:[23,24],prepare_graph_from_nx:6,prepare_netlist:[34,35],pretti:[11,14,15,16,19,20,21,22,23,24,25,26,27,28,38],previous_inst:1,primit:[1,10],primitives_librari:1,print:[1,5,6,9,12,13,15,16,17,22,23,24,31,32,33,34,35,36,39,40,50,76],print_connect:1,print_grid:[12,15],print_head:[39,76],print_instance_grid_map:22,print_partition_info:[34,35],print_reference_grid_map:22,process:49,prog_clk:[33,34,35],prog_reset:[33,34,35],program:10,proj:[10,11,13,14,15,23,24,32,33,34,35,36,39],project:0,prop:[14,15,38,103],properti:[22,38,52,53,54,55,58,59,60,61,62,74,78,94,95,103],provid:[9,11,14,15,35,51,53,54,74,75,76,82,84],proxi:74,pt:[14,15,23],ptint:24,pull_connection_up:23,pure:49,push_connection_down:23,py:[0,1,2,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,31,32,33,34,35,36,37,38,39,40,41,81,87,96],pydot:[6,33,34,35],pymeti:[6,33],pyplot:[6,21,31,34,35],python3:[50,81],python:[0,1,2,3,4,5,6,8,9,10,11,12,13,14,15,16,17,19,20,21,22,23,24,25,26,27,28,30,31,32,33,34,35,36,38,39,40,49,51,52,55,56,60],q:[1,33],quiet:[54,74],r0:39,r1:39,r2:39,r3:39,r4:39,r5:39,r6:39,r7:39,r8:39,r9:39,r:[10,11,13,14,15,23,24,32,33,34,35,36,76],r_______________________________________:39,r___________r_____________r_____________:39,r_____r____lr____________lr__________l_l:39,r__l__r_____r__l_l________r__l__________:39,rais:54,ram9k:[12,81],rang:[12,13,14,15,20,21,22,23,24,25,26,27,28,32,33,35],rank:[34,35],read:[10,11,13,14,15,23,24,33,34,35,36,76,89],readlin:[10,11,13,14,15,23,24,33,34,35,36],readwrit:[6,34,35],rect:[20,25,26,27,28,31,33,38,103],rectangular:[26,38,103],rectilinear:[38,103],recurs:1,red:[6,20,21,23,33,34,35],redner:103,refer:[0,1,2,4,8,10,11,14,15,22,23,24,31,36,38,49,51,54],regener:31,regex:74,regist:[33,74],register_config_gener:74,register_placement_cr:[11,14,74],register_tile_gener:[36,74],relabel:[34,35],relat:[48,49,50,75],releas:50,release_root:[12,13,14,15,81],remain:54,remov:[10,33,35,36,54,74],remove_c:33,remove_child:10,remove_children_from:33,remove_config_chain:[10,23,24,36,74],remove_direct_interc:[23,24],remove_edges_from:[34,35],remove_nod:[34,35],remove_nodes_from:[34,35],remove_port:[33,54],remove_undriven_net:[10,23,24,36,74],renam:[18,30,48],rename_modul:[17,18],render:[0,6,18,32,33,41,48,50,74,75,82,89,91,99,103],render_connection_box:[32,33,39,76],render_floorplan:74,render_grid:[14,15,16],render_ipin:[32,33],render_pattern:[19,20,21,22,23,24,25,26,27,28],render_switch_pattern:[32,33,39,76],repeat:[21,70],repo:50,report:[39,76],report_connect:[40,76],report_incoming_channel:[39,76],report_ipin:[32,33,40,76],report_outgoing_channel:[39,76],repositori:1,repres:[31,38,49,54,56,103],represent:[31,54,56,83],requir:92,reset:[19,29,30,48],reset_c:24,reset_conn_patt:24,reset_wir:24,resourc:35,respect:[38,63,103],restructur:[48,49,74,84,92],result:105,return_group:[14,15],reus:54,revers:53,right:[22,24,32,34,35,38,39,40,70,76,77,89,103],right_0:40,right_10:40,right_12:40,right_14:40,right_16:40,right_18:40,right_20:40,right_22:40,right_24:40,right_26:40,right_28:40,right_2:40,right_30:40,right_32:40,right_34:40,right_36:40,right_38:40,right_4:40,right_6:40,right_8:40,right_bottom_grid_top_width_0_height_0_subtile_:74,right_cby_height:15,right_cby_width:15,right_chan:32,right_grid_left_width_0_height_0_subtile_:74,right_top_grid_bottom_width_0_height_0_subtile_:74,right_tre:19,right_width_0_height_0_subtile_:74,root:[21,76,89],rotat:[19,20],rout:[10,11,13,14,15,19,20,23,24,32,33,34,35,36,38,39,75,103],routingrend:[32,33,39],row1:[22,46],row2:[22,46],row3:[22,46],row4:[22,46],row:[27,83],rst:1,rst_ibuf_inst:1,rule:80,run:[0,1,2,4,5,6,8,9,10,11,12,13,14,15,16,17,19,20,21,22,23,24,25,26,27,28,31,32,33,34,35,36,38,39,40,50,74],run_meti:[6,33,34,35],s:[1,12,63],same:[54,56,78],sampl:[19,20,49,83],sample_connect:19,save:[34,35,36,39,74,76],save_graph:[34,35],save_netlist:[10,36,74],save_paritioned_graph:35,save_partitioned_graph:35,savea:[11,14,15,16,19,20,21,22,23,24,25,26,27,28,38],sb11_gsb:33,sb:[14,15,23,24,30,32,36,37,39,40,48,74,77],sb_0__0_:[11,12,13,14,15,24,36,40],sb_0__1_:[11,12,13,14,15,24,36,40],sb_0__2_:[11,12,13,14,15,24],sb_0__3_:[11,12,13,14,15,24],sb_0__4_:[11,12,13,14,15,24,36,40],sb_0__5_:[12,15],sb_0__6_:[12,15],sb_0__7_:[12,15],sb_0__8_:[12,15],sb_1__0_:[11,12,13,14,15,24,36,40],sb_1__1_:[11,12,13,14,15,24,32,33,36,39,40],sb_1__1__0:36,sb_1__1__1:36,sb_1__1__2:36,sb_1__1__3:36,sb_1__2_:[12,13,14,15,24,36],sb_1__3_:[12,13,14,15,24,36],sb_1__4_:[11,12,13,14,15,24,36,40],sb_1__5_:[12,15],sb_1__6_:[12,15],sb_1__7_:[12,15],sb_1__8_:[12,15],sb_2__0_:[12,13,14,15,24],sb_2__1_:[12,13,14,15,24,36],sb_2__2_:[12,13,14,15,24,36],sb_2__3_:[12,13,14,15,24,36],sb_2__4_:[12,13,14,15,24],sb_2__5_:[12,15],sb_2__6_:[12,15],sb_2__7_:[12,15],sb_2__8_:[12,15],sb_3__0_:[12,13,14,15,24],sb_3__1_:[12,13,14,15,24,36],sb_3__2_:[12,13,14,15,24,36],sb_3__3_:[12,13,14,15,24,36],sb_3__4_:[12,13,14,15,24],sb_3__5_:[12,15],sb_3__6_:[12,15],sb_3__7_:[12,15],sb_3__8_:[12,15],sb_4__0_:[11,12,13,14,15,24,36,40],sb_4__1_:[11,12,13,14,15,24,36,40],sb_4__2_:[12,13,14,15,24],sb_4__3_:[12,13,14,15,24],sb_4__4_:[11,12,13,14,15,24,36,40],sb_4__5_:[12,15],sb_4__6_:[12,15],sb_4__7_:[12,15],sb_4__8_:[12,15],sb_5__0_:[12,15],sb_5__1_:[12,15],sb_5__2_:[12,15],sb_5__3_:[12,15],sb_5__4_:[12,15],sb_5__5_:[12,15],sb_5__6_:[12,15],sb_5__7_:[12,15],sb_5__8_:[12,15],sb_6__0_:[12,15],sb_6__1_:[12,15],sb_6__2_:[12,15],sb_6__3_:[12,15],sb_6__4_:[12,15],sb_6__5_:[12,15],sb_6__6_:[12,15],sb_6__7_:[12,15],sb_6__8_:[12,15],sb_7__0_:[12,15],sb_7__1_:[12,15],sb_7__2_:[12,15],sb_7__3_:[12,15],sb_7__4_:[12,15],sb_7__5_:[12,15],sb_7__6_:[12,15],sb_7__7_:[12,15],sb_7__8_:[12,15],sb_8__0_:[12,15],sb_8__1_:[12,15],sb_8__2_:[12,15],sb_8__3_:[12,15],sb_8__4_:[12,15],sb_8__5_:[12,15],sb_8__6_:[12,15],sb_8__7_:[12,15],sb_8__8_:[12,15],sb_:[10,14,15,23,24,36,40],sb_bottom_l_in:74,sb_bottom_r_in:74,sb_color:[14,15],sb_left_b_in:74,sb_left_t_in:74,sb_render:[32,33,39,40],sb_right_b_in:74,sb_right_t_in:74,sb_top_l_in:74,sb_top_r_in:74,sc_height:[38,103],sc_width:[38,103],scalabl:49,scalar:[0,2,8,54],scale:[19,20,32,39,40,76,89,91,99],scalei:[38,103],scalex:[38,103],scan_chain:33,schemat:[0,10],scheme:77,script:[0,1,2,4,5,6,8,9,10,11,12,13,14,15,16,17,19,20,21,22,23,24,25,26,27,28,31,32,33,34,35,36,38,39,40,49,92,103],sdn:[0,1,2,4,5,8,10,11,12,13,14,15,17,22,23,24,25,26,27,28,31,32,33,34,35,36,38,39,40,50,54,56,84],sdn_verilog_assignment_1:22,sdn_verilog_assignment_1_0:36,sdn_verilog_assignment_1_10:36,sdn_verilog_assignment_1_11:36,sdn_verilog_assignment_1_12:36,sdn_verilog_assignment_1_13:36,sdn_verilog_assignment_1_14:36,sdn_verilog_assignment_1_15:36,sdn_verilog_assignment_1_16:36,sdn_verilog_assignment_1_17:36,sdn_verilog_assignment_1_18:36,sdn_verilog_assignment_1_19:36,sdn_verilog_assignment_1_1:36,sdn_verilog_assignment_1_20:36,sdn_verilog_assignment_1_21:36,sdn_verilog_assignment_1_22:36,sdn_verilog_assignment_1_23:36,sdn_verilog_assignment_1_24:36,sdn_verilog_assignment_1_25:36,sdn_verilog_assignment_1_26:36,sdn_verilog_assignment_1_27:36,sdn_verilog_assignment_1_28:36,sdn_verilog_assignment_1_29:36,sdn_verilog_assignment_1_2:36,sdn_verilog_assignment_1_30:36,sdn_verilog_assignment_1_31:36,sdn_verilog_assignment_1_32:36,sdn_verilog_assignment_1_33:36,sdn_verilog_assignment_1_34:36,sdn_verilog_assignment_1_35:36,sdn_verilog_assignment_1_36:36,sdn_verilog_assignment_1_37:36,sdn_verilog_assignment_1_38:36,sdn_verilog_assignment_1_39:36,sdn_verilog_assignment_1_3:36,sdn_verilog_assignment_1_4:36,sdn_verilog_assignment_1_5:36,sdn_verilog_assignment_1_6:36,sdn_verilog_assignment_1_7:36,sdn_verilog_assignment_1_8:36,sdn_verilog_assignment_1_9:36,sdnphy:[0,2,4,5,8,17,22,24,31,38,51],search:49,second:[0,1,2,4,5,6,8,9,10,11,12,13,14,15,16,17,19,20,21,22,23,24,25,26,27,28,31,32,33,34,35,36,38,39,40],section:[12,22,76,89],see:1,seek:[10,11,13,14,15,23,24,33,34,35,36],select:[1,81],self:[53,76,89],selfloop_edg:[34,35],separ:0,seq:32,sequenc:92,set:[35,38,77,82,103],set_color:[6,19,23,33],set_column_width:[14,15,16],set_label:6,set_printopt:[32,39,40],set_rankdir:[33,34,35],set_row_height:[14,15,16],set_shap:33,sexampl:10,shape:[11,14,15,31,32,38,74,103],shapingconf:96,shell:[33,35],shift:33,should:54,show:[32,33,56,93],show_graph_stat:[34,35],show_placement_data:[11,14,15],show_stat:[22,24],shown:[74,77],sice:[38,103],side2:[38,103],side:[21,22,33,35,38,39,74,76,77,89,103],signal:[19,20,33,34,35],similar:[38,103],simpl:[6,38,56,103],simpler:1,simplifi:[22,30,33,37,48,49],singl:[3,7,31,48,54,58],sink:[20,34,35],sink_point:[25,26,27,28],sink_pt:[25,26,27,28],site:76,size:[10,20,23,24,25,26,27,28,36,52,53,62,80,83,84],size_i:83,size_x:83,sizei:[79,80],sizex:[79,80],skip:[76,103],skip_connect:[11,14,15,38,103],skip_constraint:[0,2,4,8,22,23,24,33,34,35,74],skip_pin:[11,14,15,103],skip_point:[25,26,27,28],sklearn:35,some:[1,38,49,103],sort:[32,33,38,103],sort_cabl:74,sort_input_channel:32,sort_inst:74,sort_pin:74,sort_port:74,sort_print:74,sourc:[0,1,2,3,4,5,6,8,9,10,11,12,13,14,15,16,17,19,20,21,22,23,24,25,26,27,28,30,31,32,33,34,35,36,38,39,40,52,53,54,55,57,58,59,60,61,62,63,74,76,77,84,85,86,87,88,89,90,91,92,93,94,95,97,98,99,100,103],source_fil:[10,11,13,14,15,23,24,33,34,35,36],space:[32,39,40,76,89,91,99],specif:[54,76,94],sphinx:[0,1,2,3,4,5,6,8,9,10,11,12,13,14,15,16,17,19,20,21,22,23,24,25,26,27,28,30,31,32,33,34,35,36,38,39,40],split:[21,22,30,31,32,33,34,37,48],split_port:[22,31,34,35,54],splitext:[32,39,40],spydrnet:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,50,51,52,53,54,55,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105],spydrnet_log:[2,4,10,11,12,13,14,15,23,24,32,33,34,35,36,38,39,40],spydrnet_phys:[0,2,4,5,6,8,9,10,11,12,13,14,15,16,17,19,20,21,22,23,24,25,26,27,28,31,32,33,34,35,36,38,39,40,50,52,53,54,55,57,58,59,60,61,62,63,74,76,77,87,96,103],squar:[21,25,28],square_grid:[22,44],standard_cell_primit:[10,23,24,33,35],standard_cell_wrapp:[10,34],start:[10,74],startswith:[33,35],stat:[11,15,33,34,35,36,39],statist:[74,76],step:[20,21,23],store:[34,38,78,79,103],str:[1,6,10,11,12,13,14,15,23,24,33,34,35,36,39,54,58,59,62,74,76,81,84,89,94,95],strcutur:36,strictli:78,string:[74,103],strip:33,structur:[10,11,14,15,23,24,35,36,49,51,54,74,77,97],style:[34,35,103],stylesheet:103,sub_modul:[10,11,13,14,15,23,24,33,34,35,36],subgraph:[6,33],submodul:35,sufffix:54,suffix:[10,11,13,14,15,23,24,33,34,35,36,54],suit:92,sum:[32,33],summari:64,support:[19,20,49,103],support_fil:12,svg:[6,11,14,15,16,19,20,21,22,23,24,25,26,27,28,31,32,33,34,35,38,39,40,50,76,82,103],svg_main:[20,25,26,27,28],svgwrite:[25,26,27,28,50,103],sw:[32,33],sw_bottom:[32,33],sw_left:32,sw_right:32,sw_top:[32,33],switch_mat:32,switch_partition_03:34,sy:[23,24],symbol:103,system:6,t:[1,32,33,35,76],tag:33,target:33,task:[23,24,33,34,35],task_dir:9,tech:[32,33],techmap:[6,33],tempfil:[10,11,13,14,15,23,24,33,34,35,36],templat:87,temporari:[10,11,13,14,15,23,24,33,34,35,36],thei:54,them:[32,103],thi:[0,2,4,5,6,8,9,10,11,12,14,15,16,19,20,21,23,31,32,33,34,35,36,38,39,40,50,51,52,53,54,55,56,57,58,60,61,62,63,74,75,76,77,78,79,80,81,83,84,89,91,92,93,97,100,103],thoguh:35,through:54,tighter:77,tile01:[10,77],tile02:36,tile:[11,14,15,21,30,37,48,74,92],tile_1__1_:43,tile_1__2_:43,tile_1__:46,tile_2__1_:43,tile_2__2_:43,tile_2__:46,tile_3__:46,tile_4__:46,tile_cr:74,tile_nam:77,tileabl:23,tiles_data:36,time:[0,1,2,4,5,6,8,9,10,11,12,13,14,15,16,17,19,20,21,22,23,24,25,26,27,28,31,32,33,34,35,36,38,39,40,77],titl:[19,20,21,22,23,24,25,26,27,28],to_i:78,to_n:35,to_numpy_arrai:[6,33,34,35],to_pydot:[6,21,31,33,34,35],to_undirect:[34,35],to_x:78,todo:[5,17,21,38,92,103],togther:54,tool:[1,56],top:[0,2,4,8,10,12,22,23,24,31,32,33,34,35,36,38,39,40,42,43,45,46,59,70,74,76,77,84,89,103],top_0:40,top_10:40,top_12:40,top_14:40,top_16:40,top_18:40,top_1:76,top_20:40,top_22:40,top_24:40,top_26:40,top_28:40,top_2:40,top_30:40,top_32:40,top_34:40,top_36:40,top_38:40,top_4:40,top_6:40,top_8:40,top_cbx_height:15,top_cbx_width:15,top_chan:32,top_definit:[22,23,24],top_grid:[33,34],top_grid_:33,top_grid_bottom_width_0_height_0_subtile_:74,top_inst:[0,1,2,4,8,22,31,33,38,59],top_ipin_0:33,top_ipin_1:33,top_ipin_2:33,top_ipin_3:33,top_ipin_4:33,top_ipin_5:33,top_ipin_6:33,top_ipin_7:33,top_ipin_8:33,top_ipin_9:33,top_left_grid_right_width_0_height_0_subtile_:74,top_modul:[10,11,14,15,23,24,36,74,77,84,86,88,90,92,93,103],top_pin_i:33,top_pinmap:32,top_right_grid_left_width_0_height_0_subtile_:74,top_width_0_height_0_subtile_:74,topsid:70,total:[0,1,2,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,31,32,33,34,35,36,37,38,39,40,41],total_weight:21,toward:[76,77],track:35,track_0:35,tranform:92,transal:[19,20],transform:[19,20,38,49,56,64,103],transit:23,translat:[19,20,21,23],tree:[6,29,48],tupl:[35,54],tutori:49,two:[3,7,29,30,33,35,48,54],txt:[11,12,14,15],type:[53,54,59,62,94,95],unchang:54,under:50,undriven:[10,36,74],ungroup:[3,7,48],uniqu:[54,74,76,89],unwant:33,updat:[32,76,77],update_dimens:76,upper:[35,39,53],us:[0,1,6,10,11,14,15,16,23,30,33,34,35,38,49,50,51,54,56,74,103],user:[11,14,15,49,50,60],usign:10,usng:[19,20],util:[1,6,9,10,11,12,13,14,15,16,19,20,21,22,23,24,25,26,27,28,32,33,34,35,36,38,39,40,64,74,76,77,103],v:[0,2,4,8,10,11,13,14,15,22,23,24,32,33,34,35,36,38,39],v_chan:35,valid:[38,103],valu:[33,34,35,38,103],varaiabl:15,variabl:[35,38,74,103],vector:[0,2,8,54],veri_proj:10,verilog:[10,13,18,22,23,24,30,33,34,35,37,38,48,49,52,55,74,95,103],vertic:[32,35,39,40,74,76,78],viewbox:[76,82,103],visit:50,visual:[11,14,15,38,49,64],visualiaz:103,visualis:[3,7,38,48,82,103,104],vpr:9,vpr_arch:[9,85],vpr_arch_render_demo:[12,81],vstack:[32,33],vweight:[6,33,34,35,100],w:[10,12,15,33,34,35],wai:56,we:[23,50],websock:50,websocket:50,weight:[6,21,31,33,34,35],weigt:33,what:1,when:[38,103],where:[32,38,103],which:[9,19,20,23,33,38,49,54,74,84,103],whichcna:74,width:[11,12,14,15,20,21,22,23,25,26,27,28,38,77,80,82,83,103],width_f:20,window:0,wire0:[8,42,45],wire0_0:31,wire:[0,1,2,8,10,11,14,15,21,22,23,24,31,33,36,42,43,45,46,53,54,56,57,58,61,75,77],wire_bu:42,wire_bus_1:31,wire_feedthrough:[7,8],without:54,work:[1,74,84],would:56,wrapper:59,write:[10,11,12,13,14,15,23,24,33,34,35,36,100],write_blackbox:[22,23,24],write_dot:[21,33,34,35],write_metis_graph:[6,33,34,35],write_png:[21,33],write_svg:[6,21,31,33,34,35],written:70,x:[1,10,12,13,15,20,21,22,23,24,25,26,27,28,32,33,36,39,40,74,83],x____:39,x_margin:19,x_offset:[14,15],xadj:[6,97],xi:[14,15],xml:[9,12,13,14,15,32,33,39,40,76,81,89],xx:40,y:[12,13,15,20,21,22,23,24,25,26,27,28,50,74,83],y_offset:[14,15],yaml:22,ydir:23,yet:50,yi:[14,15],yosi:10,you:[50,51,56],your:50,zip:[3,30,35],zoom:103},titles:["<span class=\"section-number\">1.1. </span>Visualise Hierarchical Netlist","<span class=\"section-number\">1.2. </span>Display Netlist Information Functions","<span class=\"section-number\">1.3. </span>Grouping ungrouping cells","<span class=\"section-number\">1. </span>Basic Restructuring Examples","<span class=\"section-number\">1.4. </span>Merging two instances in the design","<span class=\"section-number\">1.5. </span>Merging group of instances","<span class=\"section-number\">1.6. </span>Partitions Experimentation","Computation times","<span class=\"section-number\">1.7. </span>Genrating feedthrough from single instance","<span class=\"section-number\">2.1.1. </span>OpenFPGA Architecture Parsing","<span class=\"section-number\">2.1.2. </span>Render FPGA Basic Elements","<span class=\"section-number\">2.1.3. </span>Render Placement information from Verilog netlist","<span class=\"section-number\">2.1.4. </span>FPGA Layout grid generation","<span class=\"section-number\">2.1.5. </span>FPGA Instance to Layout mapping","<span class=\"section-number\">2.1.6. </span>Render Placement information from Verilog netlist","<span class=\"section-number\">2.1.7. </span>Render Placement information from Verilog netlist","<span class=\"section-number\">2.1.8. </span>Grid Floorplan Generator","<span class=\"section-number\">2.1.9. </span>Renaming Homogeneous FPGA Modules","Computation times","<span class=\"section-number\">2.2.1. </span>Connection Pattern Generation","<span class=\"section-number\">2.2.2. </span>Create H-Tree Connectivity pattern","<span class=\"section-number\">2.2.3. </span>Create Hybrid Connectivity Pattern","<span class=\"section-number\">2.2.4. </span>Create Clock Tree Embedding","<span class=\"section-number\">2.2.5. </span>Two layer H-Tree insertion in 4x4 FPGA","<span class=\"section-number\">2.2.6. </span>Create Reset Feedthrough in fpga_top","<span class=\"section-number\">2.2.7. </span>Clock tree insertion Example Architecture 1","<span class=\"section-number\">2.2.8. </span>Clock tree insertion Example Architecture 2","<span class=\"section-number\">2.2.9. </span>Clock tree insertion Example Architecture 3","<span class=\"section-number\">2.2.10. </span>Clock tree insertion Example Architecture 3","Computation times","<span class=\"section-number\">2. </span>OpenFPGA Related Restructuring","<span class=\"section-number\">2.4.1. </span>Netlist to graph (networkx)","<span class=\"section-number\">2.4.2. </span>Partition Conn Box 01","<span class=\"section-number\">2.4.3. </span>Partition Conn Box 02","<span class=\"section-number\">2.4.4. </span>Partition Conn Box 02 - Simplified","<span class=\"section-number\">2.4.5. </span>Split CBs and SBs across fabric","<span class=\"section-number\">2.4.6. </span>FPGA Tiles from OpenFPGA Verilog","Computation times","<span class=\"section-number\">2.3.1. </span>Demonstrate how to render basic floorplan","<span class=\"section-number\">2.3.2. </span>Rendering Switch and Connection Boxes","<span class=\"section-number\">2.3.3. </span>Rendering Switch and Connection Boxes","Computation times","basic_hierarchy","grid_example","Sample Verilog Netlists","nested_hierarchy","square_grid","Developers Guidelines","Examples","SpyDrNet-Physical Documentation","Install","Tutorial","Bundle","Cable","Definition","Element","SpyDrNet-Physical API Summary","InnerPin","Instance","Library","OuterPin","Pin","Port","Wire","API Reference","Bottom-left-Tile","Bottom-Right-Tile","Bottom-Tile","Left-Tile","Right-Tile","Tile","Top-left-Tile","Top-Right-Tile","Top-Tile","OpenFPGA Base","OpenFPGA Transformations","Routing Render","Tile-01","util.ConnectPoint","util.ConnectPointList","util.ConnectionPattern","util.FPGAGridGen","util.FloorPlanViz","util.GridFloorplanGen","util.OpenFPGA","util.OpenFPGA_Arch","util.OpenFPGA_Config_Generator","util.OpenFPGA_Placement_Generator","util.OpenFPGA_Tile_Generator","util.RoutingRender","util.Tile01","util.cb_renderer","util.config_chain_01","util.config_chain_simple","util.get_attr","util.get_names","util.initial_placement","util.prepare_graph_from_nx","util.run_metis","util.sb_renderer","util.write_metis_graph","Utility Functions","Architecture Visualisation","FloorPlan Visualizer","Visualization and Floorplanning","Unit Tests"],titleterms:{"01":[32,77],"02":[33,34],"1":25,"2":26,"3":[27,28],"4x4":23,"class":[47,101],"function":[1,101],"switch":[39,40],across:35,api:[56,64,75],architectur:[9,25,26,27,28,102],base:[74,75],basic:[3,10,30,38,56],basic_hierarchi:42,bottom:[65,66,67],box:[32,33,34,39,40],bundl:52,cabl:53,cb:35,cb_render:[76,91],cell:2,channel:[76,89],clock:[22,25,26,27,28,30],comput:[7,18,29,37,41],config_chain_01:92,config_chain_simpl:93,configur:75,conn:[32,33,34],connect:[19,20,21,39,40,101],connectionpattern:80,connectpoint:78,connectpointlist:79,content:49,creat:[20,21,22,24],definit:54,demonstr:38,depend:50,descript:70,design:4,detail:77,develop:[47,50],displai:1,document:49,each:77,element:[10,55],embed:[22,30],exampl:[3,25,26,27,28,30,48],experiment:6,fabric:35,feedthrough:[8,24],floorplan:[16,38,103,104],floorplanviz:82,fpga:[10,12,13,17,23,36,101],fpga_top:24,fpgagridgen:81,from:[8,11,14,15,36],gener:[12,16,19,101],genrat:8,get_attr:94,get_nam:95,graph:[31,101],grid:[12,16],grid_exampl:43,gridfloorplangen:83,group:[2,5],guidelin:47,h:[20,23],helper:101,hierarch:0,hierarchi:47,homogen:17,how:38,hybrid:21,indic:49,inform:[1,11,14,15],initial_plac:96,innerpin:57,insert:[23,25,26,27,28],instal:50,instanc:[4,5,8,13,58],interfac:51,io:70,layer:23,layout:[12,13],left:[65,68,71],librari:59,map:13,merg:[4,5],method:[77,101],modul:[17,30],nested_hierarchi:45,netlist:[0,1,11,14,15,31,44],networkx:31,object:56,openfpga:[9,30,36,74,75,84,101],openfpga_arch:85,openfpga_config_gener:86,openfpga_placement_gener:87,openfpga_tile_gener:88,outerpin:60,outlin:104,output:38,overview:[52,53,54,55,57,58,59,60,61,62,63,74,101,103],pars:9,partit:[6,30,32,33,34,101],pattern:[19,20,21,101],physic:[49,56],pin:61,placement:[11,14,15],port:62,prepare_graph_from_nx:97,refer:64,relat:[30,101],renam:17,render:[10,11,14,15,30,38,39,40,76,101],reset:24,restructur:[3,30],right:[66,69,72],rout:76,routingrend:[76,89],run_meti:98,sampl:44,sb:35,sb_render:[76,99],sdc:75,shell:51,simplifi:34,singl:8,split:35,spydrnet:[49,56],square_grid:46,structur:47,summari:56,tabl:49,templat:101,test:105,tile01:90,tile:[36,65,66,67,68,69,70,71,72,73,75,77,101],time:[7,18,29,37,41],top:[71,72,73],transform:75,tree:[20,22,23,25,26,27,28,30],tutori:51,two:[4,23],type:56,ungroup:2,unit:105,util:[78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101],valid:50,variabl:[76,89],verif:75,verilog:[11,14,15,36,44],version:50,visual:[51,101,103,104],visualis:[0,102],wire:63,write_metis_graph:100}})