// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module GCM_AE_HW_1x8_shift_rows (
        ap_ready,
        state,
        ap_return
);


output   ap_ready;
input  [127:0] state;
output  [127:0] ap_return;

wire   [7:0] tmp2_fu_62_p4;
wire   [127:0] p_Result_s_fu_72_p5;
wire   [7:0] tmp_s_fu_84_p4;
wire   [127:0] p_Result_1_fu_94_p5;
wire   [7:0] tmp_1_fu_106_p4;
wire   [127:0] p_Result_2_fu_116_p5;
wire   [7:0] tmp_2_fu_128_p4;
wire   [127:0] p_Result_3_fu_138_p5;
wire   [7:0] tmp_3_fu_150_p4;
wire   [127:0] p_Result_4_fu_160_p5;
wire   [7:0] tmp_4_fu_172_p4;
wire   [127:0] p_Result_5_fu_182_p5;
wire   [7:0] tmp_5_fu_194_p4;
wire   [127:0] p_Result_6_fu_204_p5;
wire   [7:0] tmp_6_fu_216_p4;
wire   [127:0] p_Result_7_fu_226_p5;
wire   [7:0] tmp_7_fu_238_p4;
wire   [127:0] p_Result_8_fu_248_p5;
wire   [7:0] tmp_8_fu_260_p4;
wire   [127:0] p_Result_9_fu_270_p5;
wire   [7:0] tmp_9_fu_282_p4;
wire   [127:0] p_Result_10_fu_292_p5;
wire   [7:0] tmp_10_fu_304_p4;

assign ap_ready = 1'b1;

assign p_Result_10_fu_292_p5 = {{p_Result_9_fu_270_p5[127:96]}, {tmp_9_fu_282_p4}, {p_Result_9_fu_270_p5[87:0]}};

assign p_Result_1_fu_94_p5 = {{p_Result_s_fu_72_p5[127:48]}, {tmp_s_fu_84_p4}, {p_Result_s_fu_72_p5[39:0]}};

assign p_Result_2_fu_116_p5 = {{p_Result_1_fu_94_p5[127:80]}, {tmp_1_fu_106_p4}, {p_Result_1_fu_94_p5[71:0]}};

assign p_Result_3_fu_138_p5 = {{p_Result_2_fu_116_p5[127:112]}, {tmp_2_fu_128_p4}, {p_Result_2_fu_116_p5[103:0]}};

assign p_Result_4_fu_160_p5 = {{p_Result_3_fu_138_p5[127:24]}, {tmp_3_fu_150_p4}, {p_Result_3_fu_138_p5[15:0]}};

assign p_Result_5_fu_182_p5 = {{p_Result_4_fu_160_p5[127:88]}, {tmp_4_fu_172_p4}, {p_Result_4_fu_160_p5[79:0]}};

assign p_Result_6_fu_204_p5 = {{p_Result_5_fu_182_p5[127:56]}, {tmp_5_fu_194_p4}, {p_Result_5_fu_182_p5[47:0]}};

assign p_Result_7_fu_226_p5 = {{p_Result_6_fu_204_p5[127:120]}, {tmp_6_fu_216_p4}, {p_Result_6_fu_204_p5[111:0]}};

assign p_Result_8_fu_248_p5 = {{p_Result_7_fu_226_p5[127:32]}, {tmp_7_fu_238_p4}, {p_Result_7_fu_226_p5[23:0]}};

assign p_Result_9_fu_270_p5 = {{tmp_8_fu_260_p4}, {p_Result_8_fu_248_p5[119:0]}};

assign p_Result_s_fu_72_p5 = {{state[127:16]}, {tmp2_fu_62_p4}, {state[7:0]}};

assign tmp2_fu_62_p4 = {{state[47:40]}};

assign tmp_10_fu_304_p4 = {{state[31:24]}};

assign tmp_1_fu_106_p4 = {{state[111:104]}};

assign tmp_2_fu_128_p4 = {{state[15:8]}};

assign tmp_3_fu_150_p4 = {{state[87:80]}};

assign tmp_4_fu_172_p4 = {{state[23:16]}};

assign tmp_5_fu_194_p4 = {{state[119:112]}};

assign tmp_6_fu_216_p4 = {{state[55:48]}};

assign tmp_7_fu_238_p4 = {{state[127:120]}};

assign tmp_8_fu_260_p4 = {{state[95:88]}};

assign tmp_9_fu_282_p4 = {{state[63:56]}};

assign tmp_s_fu_84_p4 = {{state[79:72]}};

assign ap_return = {{p_Result_10_fu_292_p5[127:64]}, {tmp_10_fu_304_p4}, {p_Result_10_fu_292_p5[55:0]}};

endmodule //GCM_AE_HW_1x8_shift_rows
