ARM GAS  /tmp/cctcMdw4.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.HAL_MspInit,"ax",%progbits
  20              		.align	1
  21              		.global	HAL_MspInit
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	HAL_MspInit:
  27              	.LFB130:
  28              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
   1:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_hal_msp.c **** /**
   3:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_hal_msp.c ****   * @file         stm32f4xx_hal_msp.c
   5:Core/Src/stm32f4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f4xx_hal_msp.c ****   *
  10:Core/Src/stm32f4xx_hal_msp.c ****   * Copyright (c) 2022 STMicroelectronics.
  11:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f4xx_hal_msp.c ****   *
  13:Core/Src/stm32f4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f4xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f4xx_hal_msp.c ****   *
  17:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f4xx_hal_msp.c ****   */
  19:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f4xx_hal_msp.c **** 
  21:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f4xx_hal_msp.c **** 
  25:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f4xx_hal_msp.c **** 
  27:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32f4xx_hal_msp.c **** 
  30:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
ARM GAS  /tmp/cctcMdw4.s 			page 2


  31:Core/Src/stm32f4xx_hal_msp.c **** 
  32:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32f4xx_hal_msp.c **** 
  35:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32f4xx_hal_msp.c **** 
  37:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32f4xx_hal_msp.c **** 
  40:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32f4xx_hal_msp.c **** 
  42:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32f4xx_hal_msp.c **** 
  45:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32f4xx_hal_msp.c **** 
  47:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32f4xx_hal_msp.c **** 
  50:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32f4xx_hal_msp.c **** 
  52:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32f4xx_hal_msp.c **** 
  55:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32f4xx_hal_msp.c **** 
  57:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32f4xx_hal_msp.c **** 
  59:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32f4xx_hal_msp.c **** /**
  61:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  62:Core/Src/stm32f4xx_hal_msp.c ****   */
  63:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  64:Core/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 64 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 8
  65:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  66:Core/Src/stm32f4xx_hal_msp.c **** 
  67:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  68:Core/Src/stm32f4xx_hal_msp.c **** 
  69:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  37              		.loc 1 69 3 view .LVU1
  38              	.LBB2:
  39              		.loc 1 69 3 view .LVU2
  40 0002 0021     		movs	r1, #0
  41 0004 0091     		str	r1, [sp]
  42              		.loc 1 69 3 view .LVU3
  43 0006 0B4B     		ldr	r3, .L3
  44 0008 5A6C     		ldr	r2, [r3, #68]
  45 000a 42F48042 		orr	r2, r2, #16384
  46 000e 5A64     		str	r2, [r3, #68]
ARM GAS  /tmp/cctcMdw4.s 			page 3


  47              		.loc 1 69 3 view .LVU4
  48 0010 5A6C     		ldr	r2, [r3, #68]
  49 0012 02F48042 		and	r2, r2, #16384
  50 0016 0092     		str	r2, [sp]
  51              		.loc 1 69 3 view .LVU5
  52 0018 009A     		ldr	r2, [sp]
  53              	.LBE2:
  54              		.loc 1 69 3 view .LVU6
  70:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  55              		.loc 1 70 3 view .LVU7
  56              	.LBB3:
  57              		.loc 1 70 3 view .LVU8
  58 001a 0191     		str	r1, [sp, #4]
  59              		.loc 1 70 3 view .LVU9
  60 001c 1A6C     		ldr	r2, [r3, #64]
  61 001e 42F08052 		orr	r2, r2, #268435456
  62 0022 1A64     		str	r2, [r3, #64]
  63              		.loc 1 70 3 view .LVU10
  64 0024 1B6C     		ldr	r3, [r3, #64]
  65 0026 03F08053 		and	r3, r3, #268435456
  66 002a 0193     		str	r3, [sp, #4]
  67              		.loc 1 70 3 view .LVU11
  68 002c 019B     		ldr	r3, [sp, #4]
  69              	.LBE3:
  70              		.loc 1 70 3 view .LVU12
  71:Core/Src/stm32f4xx_hal_msp.c **** 
  72:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  73:Core/Src/stm32f4xx_hal_msp.c **** 
  74:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  75:Core/Src/stm32f4xx_hal_msp.c **** 
  76:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  77:Core/Src/stm32f4xx_hal_msp.c **** }
  71              		.loc 1 77 1 is_stmt 0 view .LVU13
  72 002e 02B0     		add	sp, sp, #8
  73              	.LCFI1:
  74              		.cfi_def_cfa_offset 0
  75              		@ sp needed
  76 0030 7047     		bx	lr
  77              	.L4:
  78 0032 00BF     		.align	2
  79              	.L3:
  80 0034 00380240 		.word	1073887232
  81              		.cfi_endproc
  82              	.LFE130:
  84              		.section	.text.HAL_SD_MspInit,"ax",%progbits
  85              		.align	1
  86              		.global	HAL_SD_MspInit
  87              		.syntax unified
  88              		.thumb
  89              		.thumb_func
  91              	HAL_SD_MspInit:
  92              	.LVL0:
  93              	.LFB131:
  78:Core/Src/stm32f4xx_hal_msp.c **** 
  79:Core/Src/stm32f4xx_hal_msp.c **** /**
  80:Core/Src/stm32f4xx_hal_msp.c **** * @brief SD MSP Initialization
  81:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
ARM GAS  /tmp/cctcMdw4.s 			page 4


  82:Core/Src/stm32f4xx_hal_msp.c **** * @param hsd: SD handle pointer
  83:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
  84:Core/Src/stm32f4xx_hal_msp.c **** */
  85:Core/Src/stm32f4xx_hal_msp.c **** void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
  86:Core/Src/stm32f4xx_hal_msp.c **** {
  94              		.loc 1 86 1 is_stmt 1 view -0
  95              		.cfi_startproc
  96              		@ args = 0, pretend = 0, frame = 32
  97              		@ frame_needed = 0, uses_anonymous_args = 0
  98              		.loc 1 86 1 is_stmt 0 view .LVU15
  99 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 100              	.LCFI2:
 101              		.cfi_def_cfa_offset 20
 102              		.cfi_offset 4, -20
 103              		.cfi_offset 5, -16
 104              		.cfi_offset 6, -12
 105              		.cfi_offset 7, -8
 106              		.cfi_offset 14, -4
 107 0002 89B0     		sub	sp, sp, #36
 108              	.LCFI3:
 109              		.cfi_def_cfa_offset 56
  87:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 110              		.loc 1 87 3 is_stmt 1 view .LVU16
 111              		.loc 1 87 20 is_stmt 0 view .LVU17
 112 0004 0023     		movs	r3, #0
 113 0006 0393     		str	r3, [sp, #12]
 114 0008 0493     		str	r3, [sp, #16]
 115 000a 0593     		str	r3, [sp, #20]
 116 000c 0693     		str	r3, [sp, #24]
 117 000e 0793     		str	r3, [sp, #28]
  88:Core/Src/stm32f4xx_hal_msp.c ****   if(hsd->Instance==SDIO)
 118              		.loc 1 88 3 is_stmt 1 view .LVU18
 119              		.loc 1 88 9 is_stmt 0 view .LVU19
 120 0010 0268     		ldr	r2, [r0]
 121              		.loc 1 88 5 view .LVU20
 122 0012 204B     		ldr	r3, .L9
 123 0014 9A42     		cmp	r2, r3
 124 0016 01D0     		beq	.L8
 125              	.LVL1:
 126              	.L5:
  89:Core/Src/stm32f4xx_hal_msp.c ****   {
  90:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SDIO_MspInit 0 */
  91:Core/Src/stm32f4xx_hal_msp.c **** 
  92:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SDIO_MspInit 0 */
  93:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
  94:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SDIO_CLK_ENABLE();
  95:Core/Src/stm32f4xx_hal_msp.c **** 
  96:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
  97:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
  98:Core/Src/stm32f4xx_hal_msp.c ****     /**SDIO GPIO Configuration
  99:Core/Src/stm32f4xx_hal_msp.c ****     PC8     ------> SDIO_D0
 100:Core/Src/stm32f4xx_hal_msp.c ****     PC12     ------> SDIO_CK
 101:Core/Src/stm32f4xx_hal_msp.c ****     PD2     ------> SDIO_CMD
 102:Core/Src/stm32f4xx_hal_msp.c ****     */
 103:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_12;
 104:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 105:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  /tmp/cctcMdw4.s 			page 5


 106:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 107:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 108:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 109:Core/Src/stm32f4xx_hal_msp.c **** 
 110:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2;
 111:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 112:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 113:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 114:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 115:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 116:Core/Src/stm32f4xx_hal_msp.c **** 
 117:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SDIO_MspInit 1 */
 118:Core/Src/stm32f4xx_hal_msp.c **** 
 119:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SDIO_MspInit 1 */
 120:Core/Src/stm32f4xx_hal_msp.c ****   }
 121:Core/Src/stm32f4xx_hal_msp.c **** 
 122:Core/Src/stm32f4xx_hal_msp.c **** }
 127              		.loc 1 122 1 view .LVU21
 128 0018 09B0     		add	sp, sp, #36
 129              	.LCFI4:
 130              		.cfi_remember_state
 131              		.cfi_def_cfa_offset 20
 132              		@ sp needed
 133 001a F0BD     		pop	{r4, r5, r6, r7, pc}
 134              	.LVL2:
 135              	.L8:
 136              	.LCFI5:
 137              		.cfi_restore_state
  94:Core/Src/stm32f4xx_hal_msp.c **** 
 138              		.loc 1 94 5 is_stmt 1 view .LVU22
 139              	.LBB4:
  94:Core/Src/stm32f4xx_hal_msp.c **** 
 140              		.loc 1 94 5 view .LVU23
 141 001c 0024     		movs	r4, #0
 142 001e 0094     		str	r4, [sp]
  94:Core/Src/stm32f4xx_hal_msp.c **** 
 143              		.loc 1 94 5 view .LVU24
 144 0020 03F58633 		add	r3, r3, #68608
 145 0024 5A6C     		ldr	r2, [r3, #68]
 146 0026 42F40062 		orr	r2, r2, #2048
 147 002a 5A64     		str	r2, [r3, #68]
  94:Core/Src/stm32f4xx_hal_msp.c **** 
 148              		.loc 1 94 5 view .LVU25
 149 002c 5A6C     		ldr	r2, [r3, #68]
 150 002e 02F40062 		and	r2, r2, #2048
 151 0032 0092     		str	r2, [sp]
  94:Core/Src/stm32f4xx_hal_msp.c **** 
 152              		.loc 1 94 5 view .LVU26
 153 0034 009A     		ldr	r2, [sp]
 154              	.LBE4:
  94:Core/Src/stm32f4xx_hal_msp.c **** 
 155              		.loc 1 94 5 view .LVU27
  96:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 156              		.loc 1 96 5 view .LVU28
 157              	.LBB5:
  96:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 158              		.loc 1 96 5 view .LVU29
ARM GAS  /tmp/cctcMdw4.s 			page 6


 159 0036 0194     		str	r4, [sp, #4]
  96:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 160              		.loc 1 96 5 view .LVU30
 161 0038 1A6B     		ldr	r2, [r3, #48]
 162 003a 42F00402 		orr	r2, r2, #4
 163 003e 1A63     		str	r2, [r3, #48]
  96:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 164              		.loc 1 96 5 view .LVU31
 165 0040 1A6B     		ldr	r2, [r3, #48]
 166 0042 02F00402 		and	r2, r2, #4
 167 0046 0192     		str	r2, [sp, #4]
  96:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 168              		.loc 1 96 5 view .LVU32
 169 0048 019A     		ldr	r2, [sp, #4]
 170              	.LBE5:
  96:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 171              		.loc 1 96 5 view .LVU33
  97:Core/Src/stm32f4xx_hal_msp.c ****     /**SDIO GPIO Configuration
 172              		.loc 1 97 5 view .LVU34
 173              	.LBB6:
  97:Core/Src/stm32f4xx_hal_msp.c ****     /**SDIO GPIO Configuration
 174              		.loc 1 97 5 view .LVU35
 175 004a 0294     		str	r4, [sp, #8]
  97:Core/Src/stm32f4xx_hal_msp.c ****     /**SDIO GPIO Configuration
 176              		.loc 1 97 5 view .LVU36
 177 004c 1A6B     		ldr	r2, [r3, #48]
 178 004e 42F00802 		orr	r2, r2, #8
 179 0052 1A63     		str	r2, [r3, #48]
  97:Core/Src/stm32f4xx_hal_msp.c ****     /**SDIO GPIO Configuration
 180              		.loc 1 97 5 view .LVU37
 181 0054 1B6B     		ldr	r3, [r3, #48]
 182 0056 03F00803 		and	r3, r3, #8
 183 005a 0293     		str	r3, [sp, #8]
  97:Core/Src/stm32f4xx_hal_msp.c ****     /**SDIO GPIO Configuration
 184              		.loc 1 97 5 view .LVU38
 185 005c 029B     		ldr	r3, [sp, #8]
 186              	.LBE6:
  97:Core/Src/stm32f4xx_hal_msp.c ****     /**SDIO GPIO Configuration
 187              		.loc 1 97 5 view .LVU39
 103:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 188              		.loc 1 103 5 view .LVU40
 103:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 189              		.loc 1 103 25 is_stmt 0 view .LVU41
 190 005e 4FF48853 		mov	r3, #4352
 191 0062 0393     		str	r3, [sp, #12]
 104:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 192              		.loc 1 104 5 is_stmt 1 view .LVU42
 104:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 193              		.loc 1 104 26 is_stmt 0 view .LVU43
 194 0064 0227     		movs	r7, #2
 195 0066 0497     		str	r7, [sp, #16]
 105:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 196              		.loc 1 105 5 is_stmt 1 view .LVU44
 106:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 197              		.loc 1 106 5 view .LVU45
 106:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 198              		.loc 1 106 27 is_stmt 0 view .LVU46
ARM GAS  /tmp/cctcMdw4.s 			page 7


 199 0068 0326     		movs	r6, #3
 200 006a 0696     		str	r6, [sp, #24]
 107:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 201              		.loc 1 107 5 is_stmt 1 view .LVU47
 107:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 202              		.loc 1 107 31 is_stmt 0 view .LVU48
 203 006c 0C25     		movs	r5, #12
 204 006e 0795     		str	r5, [sp, #28]
 108:Core/Src/stm32f4xx_hal_msp.c **** 
 205              		.loc 1 108 5 is_stmt 1 view .LVU49
 206 0070 0DEB0501 		add	r1, sp, r5
 207 0074 0848     		ldr	r0, .L9+4
 208              	.LVL3:
 108:Core/Src/stm32f4xx_hal_msp.c **** 
 209              		.loc 1 108 5 is_stmt 0 view .LVU50
 210 0076 FFF7FEFF 		bl	HAL_GPIO_Init
 211              	.LVL4:
 110:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 212              		.loc 1 110 5 is_stmt 1 view .LVU51
 110:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 213              		.loc 1 110 25 is_stmt 0 view .LVU52
 214 007a 0423     		movs	r3, #4
 215 007c 0393     		str	r3, [sp, #12]
 111:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 216              		.loc 1 111 5 is_stmt 1 view .LVU53
 111:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 217              		.loc 1 111 26 is_stmt 0 view .LVU54
 218 007e 0497     		str	r7, [sp, #16]
 112:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 219              		.loc 1 112 5 is_stmt 1 view .LVU55
 112:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 220              		.loc 1 112 26 is_stmt 0 view .LVU56
 221 0080 0594     		str	r4, [sp, #20]
 113:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 222              		.loc 1 113 5 is_stmt 1 view .LVU57
 113:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 223              		.loc 1 113 27 is_stmt 0 view .LVU58
 224 0082 0696     		str	r6, [sp, #24]
 114:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 225              		.loc 1 114 5 is_stmt 1 view .LVU59
 114:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 226              		.loc 1 114 31 is_stmt 0 view .LVU60
 227 0084 0795     		str	r5, [sp, #28]
 115:Core/Src/stm32f4xx_hal_msp.c **** 
 228              		.loc 1 115 5 is_stmt 1 view .LVU61
 229 0086 0DEB0501 		add	r1, sp, r5
 230 008a 0448     		ldr	r0, .L9+8
 231 008c FFF7FEFF 		bl	HAL_GPIO_Init
 232              	.LVL5:
 233              		.loc 1 122 1 is_stmt 0 view .LVU62
 234 0090 C2E7     		b	.L5
 235              	.L10:
 236 0092 00BF     		.align	2
 237              	.L9:
 238 0094 002C0140 		.word	1073818624
 239 0098 00080240 		.word	1073874944
 240 009c 000C0240 		.word	1073875968
ARM GAS  /tmp/cctcMdw4.s 			page 8


 241              		.cfi_endproc
 242              	.LFE131:
 244              		.section	.text.HAL_SD_MspDeInit,"ax",%progbits
 245              		.align	1
 246              		.global	HAL_SD_MspDeInit
 247              		.syntax unified
 248              		.thumb
 249              		.thumb_func
 251              	HAL_SD_MspDeInit:
 252              	.LVL6:
 253              	.LFB132:
 123:Core/Src/stm32f4xx_hal_msp.c **** 
 124:Core/Src/stm32f4xx_hal_msp.c **** /**
 125:Core/Src/stm32f4xx_hal_msp.c **** * @brief SD MSP De-Initialization
 126:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 127:Core/Src/stm32f4xx_hal_msp.c **** * @param hsd: SD handle pointer
 128:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 129:Core/Src/stm32f4xx_hal_msp.c **** */
 130:Core/Src/stm32f4xx_hal_msp.c **** void HAL_SD_MspDeInit(SD_HandleTypeDef* hsd)
 131:Core/Src/stm32f4xx_hal_msp.c **** {
 254              		.loc 1 131 1 is_stmt 1 view -0
 255              		.cfi_startproc
 256              		@ args = 0, pretend = 0, frame = 0
 257              		@ frame_needed = 0, uses_anonymous_args = 0
 258              		.loc 1 131 1 is_stmt 0 view .LVU64
 259 0000 08B5     		push	{r3, lr}
 260              	.LCFI6:
 261              		.cfi_def_cfa_offset 8
 262              		.cfi_offset 3, -8
 263              		.cfi_offset 14, -4
 132:Core/Src/stm32f4xx_hal_msp.c ****   if(hsd->Instance==SDIO)
 264              		.loc 1 132 3 is_stmt 1 view .LVU65
 265              		.loc 1 132 9 is_stmt 0 view .LVU66
 266 0002 0268     		ldr	r2, [r0]
 267              		.loc 1 132 5 view .LVU67
 268 0004 094B     		ldr	r3, .L15
 269 0006 9A42     		cmp	r2, r3
 270 0008 00D0     		beq	.L14
 271              	.LVL7:
 272              	.L11:
 133:Core/Src/stm32f4xx_hal_msp.c ****   {
 134:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SDIO_MspDeInit 0 */
 135:Core/Src/stm32f4xx_hal_msp.c **** 
 136:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SDIO_MspDeInit 0 */
 137:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 138:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SDIO_CLK_DISABLE();
 139:Core/Src/stm32f4xx_hal_msp.c **** 
 140:Core/Src/stm32f4xx_hal_msp.c ****     /**SDIO GPIO Configuration
 141:Core/Src/stm32f4xx_hal_msp.c ****     PC8     ------> SDIO_D0
 142:Core/Src/stm32f4xx_hal_msp.c ****     PC12     ------> SDIO_CK
 143:Core/Src/stm32f4xx_hal_msp.c ****     PD2     ------> SDIO_CMD
 144:Core/Src/stm32f4xx_hal_msp.c ****     */
 145:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_8|GPIO_PIN_12);
 146:Core/Src/stm32f4xx_hal_msp.c **** 
 147:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOD, GPIO_PIN_2);
 148:Core/Src/stm32f4xx_hal_msp.c **** 
 149:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SDIO_MspDeInit 1 */
ARM GAS  /tmp/cctcMdw4.s 			page 9


 150:Core/Src/stm32f4xx_hal_msp.c **** 
 151:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SDIO_MspDeInit 1 */
 152:Core/Src/stm32f4xx_hal_msp.c ****   }
 153:Core/Src/stm32f4xx_hal_msp.c **** 
 154:Core/Src/stm32f4xx_hal_msp.c **** }
 273              		.loc 1 154 1 view .LVU68
 274 000a 08BD     		pop	{r3, pc}
 275              	.LVL8:
 276              	.L14:
 138:Core/Src/stm32f4xx_hal_msp.c **** 
 277              		.loc 1 138 5 is_stmt 1 view .LVU69
 278 000c 084A     		ldr	r2, .L15+4
 279 000e 536C     		ldr	r3, [r2, #68]
 280 0010 23F40063 		bic	r3, r3, #2048
 281 0014 5364     		str	r3, [r2, #68]
 145:Core/Src/stm32f4xx_hal_msp.c **** 
 282              		.loc 1 145 5 view .LVU70
 283 0016 4FF48851 		mov	r1, #4352
 284 001a 0648     		ldr	r0, .L15+8
 285              	.LVL9:
 145:Core/Src/stm32f4xx_hal_msp.c **** 
 286              		.loc 1 145 5 is_stmt 0 view .LVU71
 287 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 288              	.LVL10:
 147:Core/Src/stm32f4xx_hal_msp.c **** 
 289              		.loc 1 147 5 is_stmt 1 view .LVU72
 290 0020 0421     		movs	r1, #4
 291 0022 0548     		ldr	r0, .L15+12
 292 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 293              	.LVL11:
 294              		.loc 1 154 1 is_stmt 0 view .LVU73
 295 0028 EFE7     		b	.L11
 296              	.L16:
 297 002a 00BF     		.align	2
 298              	.L15:
 299 002c 002C0140 		.word	1073818624
 300 0030 00380240 		.word	1073887232
 301 0034 00080240 		.word	1073874944
 302 0038 000C0240 		.word	1073875968
 303              		.cfi_endproc
 304              	.LFE132:
 306              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 307              		.align	1
 308              		.global	HAL_UART_MspInit
 309              		.syntax unified
 310              		.thumb
 311              		.thumb_func
 313              	HAL_UART_MspInit:
 314              	.LVL12:
 315              	.LFB133:
 155:Core/Src/stm32f4xx_hal_msp.c **** 
 156:Core/Src/stm32f4xx_hal_msp.c **** /**
 157:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP Initialization
 158:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 159:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 160:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 161:Core/Src/stm32f4xx_hal_msp.c **** */
ARM GAS  /tmp/cctcMdw4.s 			page 10


 162:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 163:Core/Src/stm32f4xx_hal_msp.c **** {
 316              		.loc 1 163 1 is_stmt 1 view -0
 317              		.cfi_startproc
 318              		@ args = 0, pretend = 0, frame = 32
 319              		@ frame_needed = 0, uses_anonymous_args = 0
 320              		.loc 1 163 1 is_stmt 0 view .LVU75
 321 0000 00B5     		push	{lr}
 322              	.LCFI7:
 323              		.cfi_def_cfa_offset 4
 324              		.cfi_offset 14, -4
 325 0002 89B0     		sub	sp, sp, #36
 326              	.LCFI8:
 327              		.cfi_def_cfa_offset 40
 164:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 328              		.loc 1 164 3 is_stmt 1 view .LVU76
 329              		.loc 1 164 20 is_stmt 0 view .LVU77
 330 0004 0023     		movs	r3, #0
 331 0006 0393     		str	r3, [sp, #12]
 332 0008 0493     		str	r3, [sp, #16]
 333 000a 0593     		str	r3, [sp, #20]
 334 000c 0693     		str	r3, [sp, #24]
 335 000e 0793     		str	r3, [sp, #28]
 165:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART2)
 336              		.loc 1 165 3 is_stmt 1 view .LVU78
 337              		.loc 1 165 11 is_stmt 0 view .LVU79
 338 0010 0268     		ldr	r2, [r0]
 339              		.loc 1 165 5 view .LVU80
 340 0012 154B     		ldr	r3, .L21
 341 0014 9A42     		cmp	r2, r3
 342 0016 02D0     		beq	.L20
 343              	.LVL13:
 344              	.L17:
 166:Core/Src/stm32f4xx_hal_msp.c ****   {
 167:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
 168:Core/Src/stm32f4xx_hal_msp.c **** 
 169:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
 170:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 171:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 172:Core/Src/stm32f4xx_hal_msp.c **** 
 173:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 174:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 175:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> USART2_TX
 176:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> USART2_RX
 177:Core/Src/stm32f4xx_hal_msp.c ****     */
 178:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 179:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 180:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 181:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 182:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 183:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 184:Core/Src/stm32f4xx_hal_msp.c **** 
 185:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 186:Core/Src/stm32f4xx_hal_msp.c **** 
 187:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 188:Core/Src/stm32f4xx_hal_msp.c ****   }
 189:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/cctcMdw4.s 			page 11


 190:Core/Src/stm32f4xx_hal_msp.c **** }
 345              		.loc 1 190 1 view .LVU81
 346 0018 09B0     		add	sp, sp, #36
 347              	.LCFI9:
 348              		.cfi_remember_state
 349              		.cfi_def_cfa_offset 4
 350              		@ sp needed
 351 001a 5DF804FB 		ldr	pc, [sp], #4
 352              	.LVL14:
 353              	.L20:
 354              	.LCFI10:
 355              		.cfi_restore_state
 171:Core/Src/stm32f4xx_hal_msp.c **** 
 356              		.loc 1 171 5 is_stmt 1 view .LVU82
 357              	.LBB7:
 171:Core/Src/stm32f4xx_hal_msp.c **** 
 358              		.loc 1 171 5 view .LVU83
 359 001e 0021     		movs	r1, #0
 360 0020 0191     		str	r1, [sp, #4]
 171:Core/Src/stm32f4xx_hal_msp.c **** 
 361              		.loc 1 171 5 view .LVU84
 362 0022 03F5FA33 		add	r3, r3, #128000
 363 0026 1A6C     		ldr	r2, [r3, #64]
 364 0028 42F40032 		orr	r2, r2, #131072
 365 002c 1A64     		str	r2, [r3, #64]
 171:Core/Src/stm32f4xx_hal_msp.c **** 
 366              		.loc 1 171 5 view .LVU85
 367 002e 1A6C     		ldr	r2, [r3, #64]
 368 0030 02F40032 		and	r2, r2, #131072
 369 0034 0192     		str	r2, [sp, #4]
 171:Core/Src/stm32f4xx_hal_msp.c **** 
 370              		.loc 1 171 5 view .LVU86
 371 0036 019A     		ldr	r2, [sp, #4]
 372              	.LBE7:
 171:Core/Src/stm32f4xx_hal_msp.c **** 
 373              		.loc 1 171 5 view .LVU87
 173:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 374              		.loc 1 173 5 view .LVU88
 375              	.LBB8:
 173:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 376              		.loc 1 173 5 view .LVU89
 377 0038 0291     		str	r1, [sp, #8]
 173:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 378              		.loc 1 173 5 view .LVU90
 379 003a 1A6B     		ldr	r2, [r3, #48]
 380 003c 42F00102 		orr	r2, r2, #1
 381 0040 1A63     		str	r2, [r3, #48]
 173:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 382              		.loc 1 173 5 view .LVU91
 383 0042 1B6B     		ldr	r3, [r3, #48]
 384 0044 03F00103 		and	r3, r3, #1
 385 0048 0293     		str	r3, [sp, #8]
 173:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 386              		.loc 1 173 5 view .LVU92
 387 004a 029B     		ldr	r3, [sp, #8]
 388              	.LBE8:
 173:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
ARM GAS  /tmp/cctcMdw4.s 			page 12


 389              		.loc 1 173 5 view .LVU93
 178:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 390              		.loc 1 178 5 view .LVU94
 178:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 391              		.loc 1 178 25 is_stmt 0 view .LVU95
 392 004c 0C23     		movs	r3, #12
 393 004e 0393     		str	r3, [sp, #12]
 179:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 394              		.loc 1 179 5 is_stmt 1 view .LVU96
 179:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 395              		.loc 1 179 26 is_stmt 0 view .LVU97
 396 0050 0223     		movs	r3, #2
 397 0052 0493     		str	r3, [sp, #16]
 180:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 398              		.loc 1 180 5 is_stmt 1 view .LVU98
 181:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 399              		.loc 1 181 5 view .LVU99
 181:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 400              		.loc 1 181 27 is_stmt 0 view .LVU100
 401 0054 0323     		movs	r3, #3
 402 0056 0693     		str	r3, [sp, #24]
 182:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 403              		.loc 1 182 5 is_stmt 1 view .LVU101
 182:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 404              		.loc 1 182 31 is_stmt 0 view .LVU102
 405 0058 0723     		movs	r3, #7
 406 005a 0793     		str	r3, [sp, #28]
 183:Core/Src/stm32f4xx_hal_msp.c **** 
 407              		.loc 1 183 5 is_stmt 1 view .LVU103
 408 005c 03A9     		add	r1, sp, #12
 409 005e 0348     		ldr	r0, .L21+4
 410              	.LVL15:
 183:Core/Src/stm32f4xx_hal_msp.c **** 
 411              		.loc 1 183 5 is_stmt 0 view .LVU104
 412 0060 FFF7FEFF 		bl	HAL_GPIO_Init
 413              	.LVL16:
 414              		.loc 1 190 1 view .LVU105
 415 0064 D8E7     		b	.L17
 416              	.L22:
 417 0066 00BF     		.align	2
 418              	.L21:
 419 0068 00440040 		.word	1073759232
 420 006c 00000240 		.word	1073872896
 421              		.cfi_endproc
 422              	.LFE133:
 424              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 425              		.align	1
 426              		.global	HAL_UART_MspDeInit
 427              		.syntax unified
 428              		.thumb
 429              		.thumb_func
 431              	HAL_UART_MspDeInit:
 432              	.LVL17:
 433              	.LFB134:
 191:Core/Src/stm32f4xx_hal_msp.c **** 
 192:Core/Src/stm32f4xx_hal_msp.c **** /**
 193:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP De-Initialization
ARM GAS  /tmp/cctcMdw4.s 			page 13


 194:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 195:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 196:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 197:Core/Src/stm32f4xx_hal_msp.c **** */
 198:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 199:Core/Src/stm32f4xx_hal_msp.c **** {
 434              		.loc 1 199 1 is_stmt 1 view -0
 435              		.cfi_startproc
 436              		@ args = 0, pretend = 0, frame = 0
 437              		@ frame_needed = 0, uses_anonymous_args = 0
 438              		.loc 1 199 1 is_stmt 0 view .LVU107
 439 0000 08B5     		push	{r3, lr}
 440              	.LCFI11:
 441              		.cfi_def_cfa_offset 8
 442              		.cfi_offset 3, -8
 443              		.cfi_offset 14, -4
 200:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART2)
 444              		.loc 1 200 3 is_stmt 1 view .LVU108
 445              		.loc 1 200 11 is_stmt 0 view .LVU109
 446 0002 0268     		ldr	r2, [r0]
 447              		.loc 1 200 5 view .LVU110
 448 0004 064B     		ldr	r3, .L27
 449 0006 9A42     		cmp	r2, r3
 450 0008 00D0     		beq	.L26
 451              	.LVL18:
 452              	.L23:
 201:Core/Src/stm32f4xx_hal_msp.c ****   {
 202:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 203:Core/Src/stm32f4xx_hal_msp.c **** 
 204:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 205:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 206:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 207:Core/Src/stm32f4xx_hal_msp.c **** 
 208:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 209:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> USART2_TX
 210:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> USART2_RX
 211:Core/Src/stm32f4xx_hal_msp.c ****     */
 212:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 213:Core/Src/stm32f4xx_hal_msp.c **** 
 214:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 215:Core/Src/stm32f4xx_hal_msp.c **** 
 216:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 217:Core/Src/stm32f4xx_hal_msp.c ****   }
 218:Core/Src/stm32f4xx_hal_msp.c **** 
 219:Core/Src/stm32f4xx_hal_msp.c **** }
 453              		.loc 1 219 1 view .LVU111
 454 000a 08BD     		pop	{r3, pc}
 455              	.LVL19:
 456              	.L26:
 206:Core/Src/stm32f4xx_hal_msp.c **** 
 457              		.loc 1 206 5 is_stmt 1 view .LVU112
 458 000c 054A     		ldr	r2, .L27+4
 459 000e 136C     		ldr	r3, [r2, #64]
 460 0010 23F40033 		bic	r3, r3, #131072
 461 0014 1364     		str	r3, [r2, #64]
 212:Core/Src/stm32f4xx_hal_msp.c **** 
 462              		.loc 1 212 5 view .LVU113
ARM GAS  /tmp/cctcMdw4.s 			page 14


 463 0016 0C21     		movs	r1, #12
 464 0018 0348     		ldr	r0, .L27+8
 465              	.LVL20:
 212:Core/Src/stm32f4xx_hal_msp.c **** 
 466              		.loc 1 212 5 is_stmt 0 view .LVU114
 467 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 468              	.LVL21:
 469              		.loc 1 219 1 view .LVU115
 470 001e F4E7     		b	.L23
 471              	.L28:
 472              		.align	2
 473              	.L27:
 474 0020 00440040 		.word	1073759232
 475 0024 00380240 		.word	1073887232
 476 0028 00000240 		.word	1073872896
 477              		.cfi_endproc
 478              	.LFE134:
 480              		.text
 481              	.Letext0:
 482              		.file 2 "/home/gvelardez/ARM_TOOLS/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/machine/_d
 483              		.file 3 "/home/gvelardez/ARM_TOOLS/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/_stdin
 484              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 485              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 486              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 487              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 488              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_sdmmc.h"
 489              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_sd.h"
 490              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
ARM GAS  /tmp/cctcMdw4.s 			page 15


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_hal_msp.c
     /tmp/cctcMdw4.s:20     .text.HAL_MspInit:0000000000000000 $t
     /tmp/cctcMdw4.s:26     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/cctcMdw4.s:80     .text.HAL_MspInit:0000000000000034 $d
     /tmp/cctcMdw4.s:85     .text.HAL_SD_MspInit:0000000000000000 $t
     /tmp/cctcMdw4.s:91     .text.HAL_SD_MspInit:0000000000000000 HAL_SD_MspInit
     /tmp/cctcMdw4.s:238    .text.HAL_SD_MspInit:0000000000000094 $d
     /tmp/cctcMdw4.s:245    .text.HAL_SD_MspDeInit:0000000000000000 $t
     /tmp/cctcMdw4.s:251    .text.HAL_SD_MspDeInit:0000000000000000 HAL_SD_MspDeInit
     /tmp/cctcMdw4.s:299    .text.HAL_SD_MspDeInit:000000000000002c $d
     /tmp/cctcMdw4.s:307    .text.HAL_UART_MspInit:0000000000000000 $t
     /tmp/cctcMdw4.s:313    .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
     /tmp/cctcMdw4.s:419    .text.HAL_UART_MspInit:0000000000000068 $d
     /tmp/cctcMdw4.s:425    .text.HAL_UART_MspDeInit:0000000000000000 $t
     /tmp/cctcMdw4.s:431    .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
     /tmp/cctcMdw4.s:474    .text.HAL_UART_MspDeInit:0000000000000020 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_GPIO_DeInit
