Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat May  2 02:35:47 2020
| Host         : LAPTOP-AG87OV99 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 139 register/latch pins with no clock driven by root clock pin: CAM_PCLK (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2394 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 157 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     21.299        0.000                      0                 1661        0.036        0.000                      0                 1661        2.000        0.000                       0                   165  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                           Waveform(ns)         Period(ns)      Frequency(MHz)
-----                           ------------         ----------      --------------
CLK                             {0.000 4.000}        8.000           125.000         
  CLKOUT_24MHZ_clk_wiz_0        {0.000 20.822}       41.644          24.013          
  CLKOUT_25_175MHZ_clk_wiz_0    {0.000 19.863}       39.726          25.172          
  clkfbout_clk_wiz_0            {0.000 20.000}       40.000          25.000          
clk_fpga_0                      {0.000 10.000}       20.000          50.000          
sys_clk_pin                     {0.000 4.000}        8.000           125.000         
  CLKOUT_24MHZ_clk_wiz_0_1      {0.000 20.822}       41.644          24.013          
  CLKOUT_25_175MHZ_clk_wiz_0_1  {0.000 19.863}       39.726          25.172          
  clkfbout_clk_wiz_0_1          {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                                                                                                                                                                               2.000        0.000                       0                     1  
  CLKOUT_24MHZ_clk_wiz_0                                                                                                                                                         39.489        0.000                       0                     2  
  CLKOUT_25_175MHZ_clk_wiz_0         21.299        0.000                      0                 1661        0.196        0.000                      0                 1661       19.363        0.000                       0                   158  
  clkfbout_clk_wiz_0                                                                                                                                                             37.845        0.000                       0                     3  
clk_fpga_0                                                                                                                                                                       17.845        0.000                       0                     1  
sys_clk_pin                                                                                                                                                                       2.000        0.000                       0                     1  
  CLKOUT_24MHZ_clk_wiz_0_1                                                                                                                                                       39.489        0.000                       0                     2  
  CLKOUT_25_175MHZ_clk_wiz_0_1       21.312        0.000                      0                 1661        0.196        0.000                      0                 1661       19.363        0.000                       0                   158  
  clkfbout_clk_wiz_0_1                                                                                                                                                           37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                    To Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                    --------                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLKOUT_25_175MHZ_clk_wiz_0_1  CLKOUT_25_175MHZ_clk_wiz_0         21.299        0.000                      0                 1661        0.036        0.000                      0                 1661  
CLKOUT_25_175MHZ_clk_wiz_0    CLKOUT_25_175MHZ_clk_wiz_0_1       21.299        0.000                      0                 1661        0.036        0.000                      0                 1661  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT_24MHZ_clk_wiz_0
  To Clock:  CLKOUT_24MHZ_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       39.489ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT_24MHZ_clk_wiz_0
Waveform(ns):       { 0.000 20.822 }
Period(ns):         41.644
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         41.644      39.489     BUFGCTRL_X0Y16   clk_wiz_0_inst/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         41.644      40.395     MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       41.644      171.716    MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT_25_175MHZ_clk_wiz_0
  To Clock:  CLKOUT_25_175MHZ_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       21.299ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.196ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.299ns  (required time - arrival time)
  Source:                 vga_out_inst/ADDR/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.726ns  (CLKOUT_25_175MHZ_clk_wiz_0 rise@39.726ns - CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.507ns  (logic 4.159ns (23.756%)  route 13.348ns (76.244%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 38.220 - 39.726 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         1.754    -0.939    vga_out_inst/CLK
    DSP48_X2Y14          DSP48E1                                      r  vga_out_inst/ADDR/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.070 f  vga_out_inst/ADDR/P[15]
                         net (fo=103, routed)        12.603    15.673    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X106Y69        LUT5 (Prop_lut5_I1_O)        0.150    15.823 r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__20/O
                         net (fo=1, routed)           0.745    16.568    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/enb_array[1]
    RAMB36_X5Y13         RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                     39.726    39.726 r  
    K17                                               0.000    39.726 r  CLK (IN)
                         net (fo=0)                   0.000    39.726    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.130 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.478 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.490    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.581 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         1.639    38.220    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y13         RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.453    38.673    
                         clock uncertainty           -0.160    38.513    
    RAMB36_X5Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.645    37.868    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.868    
                         arrival time                         -16.568    
  -------------------------------------------------------------------
                         slack                                 21.299    

Slack (MET) :             21.466ns  (required time - arrival time)
  Source:                 vga_out_inst/ADDR/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.726ns  (CLKOUT_25_175MHZ_clk_wiz_0 rise@39.726ns - CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.466ns  (logic 4.009ns (22.954%)  route 13.457ns (77.046%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 38.215 - 39.726 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         1.754    -0.939    vga_out_inst/CLK
    DSP48_X2Y14          DSP48E1                                      r  vga_out_inst/ADDR/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.070 r  vga_out_inst/ADDR/P[15]
                         net (fo=103, routed)        13.457    16.527    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X5Y16         RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                     39.726    39.726 r  
    K17                                               0.000    39.726 r  CLK (IN)
                         net (fo=0)                   0.000    39.726    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.130 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.478 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.490    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.581 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         1.634    38.215    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y16         RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.453    38.668    
                         clock uncertainty           -0.160    38.508    
    RAMB36_X5Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    37.993    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         37.993    
                         arrival time                         -16.527    
  -------------------------------------------------------------------
                         slack                                 21.466    

Slack (MET) :             21.544ns  (required time - arrival time)
  Source:                 vga_out_inst/ADDR/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.726ns  (CLKOUT_25_175MHZ_clk_wiz_0 rise@39.726ns - CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.459ns  (logic 4.133ns (23.672%)  route 13.326ns (76.328%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 38.215 - 39.726 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         1.754    -0.939    vga_out_inst/CLK
    DSP48_X2Y14          DSP48E1                                      r  vga_out_inst/ADDR/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.070 f  vga_out_inst/ADDR/P[15]
                         net (fo=103, routed)        12.603    15.673    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X106Y69        LUT5 (Prop_lut5_I1_O)        0.124    15.797 r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__19/O
                         net (fo=1, routed)           0.724    16.521    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X5Y14         RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                     39.726    39.726 r  
    K17                                               0.000    39.726 r  CLK (IN)
                         net (fo=0)                   0.000    39.726    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.130 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.478 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.490    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.581 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         1.634    38.215    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y14         RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.453    38.668    
                         clock uncertainty           -0.160    38.508    
    RAMB36_X5Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.065    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.065    
                         arrival time                         -16.521    
  -------------------------------------------------------------------
                         slack                                 21.544    

Slack (MET) :             21.668ns  (required time - arrival time)
  Source:                 vga_out_inst/ADDR/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.726ns  (CLKOUT_25_175MHZ_clk_wiz_0 rise@39.726ns - CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.257ns  (logic 4.009ns (23.231%)  route 13.248ns (76.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 38.209 - 39.726 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         1.754    -0.939    vga_out_inst/CLK
    DSP48_X2Y14          DSP48E1                                      r  vga_out_inst/ADDR/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.070 r  vga_out_inst/ADDR/P[15]
                         net (fo=103, routed)        13.248    16.318    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X5Y15         RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                     39.726    39.726 r  
    K17                                               0.000    39.726 r  CLK (IN)
                         net (fo=0)                   0.000    39.726    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.130 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.478 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.490    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.581 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         1.628    38.209    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y15         RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.453    38.662    
                         clock uncertainty           -0.160    38.502    
    RAMB36_X5Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    37.987    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         37.987    
                         arrival time                         -16.318    
  -------------------------------------------------------------------
                         slack                                 21.668    

Slack (MET) :             22.124ns  (required time - arrival time)
  Source:                 vga_out_inst/ADDR/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.726ns  (CLKOUT_25_175MHZ_clk_wiz_0 rise@39.726ns - CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.889ns  (logic 4.133ns (24.472%)  route 12.756ns (75.528%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 38.224 - 39.726 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         1.754    -0.939    vga_out_inst/CLK
    DSP48_X2Y14          DSP48E1                                      r  vga_out_inst/ADDR/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.070 r  vga_out_inst/ADDR/P[15]
                         net (fo=103, routed)        12.171    15.241    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X106Y62        LUT5 (Prop_lut5_I1_O)        0.124    15.365 r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__16/O
                         net (fo=1, routed)           0.585    15.950    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/enb_array[13]
    RAMB36_X5Y12         RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                     39.726    39.726 r  
    K17                                               0.000    39.726 r  CLK (IN)
                         net (fo=0)                   0.000    39.726    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.130 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.478 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.490    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.581 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         1.643    38.224    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y12         RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.453    38.677    
                         clock uncertainty           -0.160    38.517    
    RAMB36_X5Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.074    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.074    
                         arrival time                         -15.950    
  -------------------------------------------------------------------
                         slack                                 22.124    

Slack (MET) :             22.158ns  (required time - arrival time)
  Source:                 vga_out_inst/ADDR/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.726ns  (CLKOUT_25_175MHZ_clk_wiz_0 rise@39.726ns - CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.858ns  (logic 4.133ns (24.517%)  route 12.725ns (75.483%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 38.227 - 39.726 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         1.754    -0.939    vga_out_inst/CLK
    DSP48_X2Y14          DSP48E1                                      r  vga_out_inst/ADDR/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.070 f  vga_out_inst/ADDR/P[15]
                         net (fo=103, routed)        11.950    15.020    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X106Y57        LUT5 (Prop_lut5_I1_O)        0.124    15.144 r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__24/O
                         net (fo=1, routed)           0.775    15.919    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/enb_array[5]
    RAMB36_X5Y10         RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                     39.726    39.726 r  
    K17                                               0.000    39.726 r  CLK (IN)
                         net (fo=0)                   0.000    39.726    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.130 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.478 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.490    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.581 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         1.646    38.227    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y10         RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.453    38.680    
                         clock uncertainty           -0.160    38.520    
    RAMB36_X5Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.077    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.077    
                         arrival time                         -15.919    
  -------------------------------------------------------------------
                         slack                                 22.158    

Slack (MET) :             22.292ns  (required time - arrival time)
  Source:                 vga_out_inst/ADDR/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.726ns  (CLKOUT_25_175MHZ_clk_wiz_0 rise@39.726ns - CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.520ns  (logic 4.127ns (24.982%)  route 12.393ns (75.018%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 38.226 - 39.726 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         1.754    -0.939    vga_out_inst/CLK
    DSP48_X2Y14          DSP48E1                                      r  vga_out_inst/ADDR/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.070 r  vga_out_inst/ADDR/P[15]
                         net (fo=103, routed)        11.950    15.020    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X106Y57        LUT5 (Prop_lut5_I1_O)        0.118    15.138 r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__12/O
                         net (fo=1, routed)           0.443    15.581    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/enb_array[9]
    RAMB36_X5Y11         RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                     39.726    39.726 r  
    K17                                               0.000    39.726 r  CLK (IN)
                         net (fo=0)                   0.000    39.726    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.130 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.478 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.490    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.581 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         1.645    38.226    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y11         RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.453    38.679    
                         clock uncertainty           -0.160    38.519    
    RAMB36_X5Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.645    37.874    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.874    
                         arrival time                         -15.581    
  -------------------------------------------------------------------
                         slack                                 22.292    

Slack (MET) :             22.907ns  (required time - arrival time)
  Source:                 vga_out_inst/ADDR/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.726ns  (CLKOUT_25_175MHZ_clk_wiz_0 rise@39.726ns - CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.137ns  (logic 4.133ns (25.612%)  route 12.004ns (74.388%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.242 - 39.726 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         1.754    -0.939    vga_out_inst/CLK
    DSP48_X2Y14          DSP48E1                                      r  vga_out_inst/ADDR/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.070 f  vga_out_inst/ADDR/P[15]
                         net (fo=103, routed)        11.216    14.287    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X106Y47        LUT5 (Prop_lut5_I1_O)        0.124    14.411 r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__25/O
                         net (fo=1, routed)           0.788    15.198    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/enb_array[6]
    RAMB36_X5Y8          RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                     39.726    39.726 r  
    K17                                               0.000    39.726 r  CLK (IN)
                         net (fo=0)                   0.000    39.726    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.130 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.478 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.490    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.581 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         1.661    38.242    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y8          RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.467    38.709    
                         clock uncertainty           -0.160    38.548    
    RAMB36_X5Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.105    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.105    
                         arrival time                         -15.198    
  -------------------------------------------------------------------
                         slack                                 22.907    

Slack (MET) :             23.058ns  (required time - arrival time)
  Source:                 vga_out_inst/ADDR/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.726ns  (CLKOUT_25_175MHZ_clk_wiz_0 rise@39.726ns - CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.787ns  (logic 4.127ns (26.142%)  route 11.660ns (73.858%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.244 - 39.726 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         1.754    -0.939    vga_out_inst/CLK
    DSP48_X2Y14          DSP48E1                                      r  vga_out_inst/ADDR/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.070 r  vga_out_inst/ADDR/P[15]
                         net (fo=103, routed)        11.216    14.287    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X106Y47        LUT5 (Prop_lut5_I1_O)        0.118    14.405 r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__11/O
                         net (fo=1, routed)           0.443    14.848    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/enb_array[8]
    RAMB36_X5Y9          RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                     39.726    39.726 r  
    K17                                               0.000    39.726 r  CLK (IN)
                         net (fo=0)                   0.000    39.726    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.130 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.478 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.490    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.581 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         1.663    38.244    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y9          RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.467    38.711    
                         clock uncertainty           -0.160    38.550    
    RAMB36_X5Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.645    37.905    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.905    
                         arrival time                         -14.848    
  -------------------------------------------------------------------
                         slack                                 23.058    

Slack (MET) :             23.076ns  (required time - arrival time)
  Source:                 vga_out_inst/ADDR/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.726ns  (CLKOUT_25_175MHZ_clk_wiz_0 rise@39.726ns - CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.966ns  (logic 4.133ns (25.887%)  route 11.833ns (74.113%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.239 - 39.726 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         1.754    -0.939    vga_out_inst/CLK
    DSP48_X2Y14          DSP48E1                                      r  vga_out_inst/ADDR/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.070 r  vga_out_inst/ADDR/P[15]
                         net (fo=103, routed)        11.248    14.318    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X106Y37        LUT5 (Prop_lut5_I1_O)        0.124    14.442 r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__49/O
                         net (fo=1, routed)           0.585    15.027    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/enb_array[30]
    RAMB36_X5Y7          RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                     39.726    39.726 r  
    K17                                               0.000    39.726 r  CLK (IN)
                         net (fo=0)                   0.000    39.726    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.130 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.478 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.490    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.581 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         1.658    38.239    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y7          RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.467    38.706    
                         clock uncertainty           -0.160    38.545    
    RAMB36_X5Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.102    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.102    
                         arrival time                         -15.027    
  -------------------------------------------------------------------
                         slack                                 23.076    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns - CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.032%)  route 0.125ns (46.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         0.582    -0.626    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y41         FDRE                                         r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.125    -0.360    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X56Y41         FDRE                                         r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         0.851    -0.864    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y41         FDRE                                         r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.239    -0.626    
    SLICE_X56Y41         FDRE (Hold_fdre_C_D)         0.070    -0.556    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns - CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.181%)  route 0.210ns (59.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         0.560    -0.648    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X48Y41         FDRE                                         r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.507 r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=105, routed)         0.210    -0.297    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[4]
    SLICE_X42Y41         FDRE                                         r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         0.828    -0.887    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X42Y41         FDRE                                         r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                         clock pessimism              0.275    -0.613    
    SLICE_X42Y41         FDRE (Hold_fdre_C_D)         0.059    -0.554    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns - CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.727%)  route 0.205ns (59.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         0.560    -0.648    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X48Y41         FDRE                                         r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.507 r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=105, routed)         0.205    -0.301    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[6]
    SLICE_X42Y41         FDRE                                         r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         0.828    -0.887    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X42Y41         FDRE                                         r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
                         clock pessimism              0.275    -0.613    
    SLICE_X42Y41         FDRE (Hold_fdre_C_D)         0.052    -0.561    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.561    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 vga_out_inst/syncgen_inst/VCNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            vga_out_inst/syncgen_inst/VCNT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns - CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.209ns (54.965%)  route 0.171ns (45.035%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         0.558    -0.650    vga_out_inst/syncgen_inst/CLK
    SLICE_X38Y35         FDRE                                         r  vga_out_inst/syncgen_inst/VCNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDRE (Prop_fdre_C_Q)         0.164    -0.486 r  vga_out_inst/syncgen_inst/VCNT_reg[3]/Q
                         net (fo=8, routed)           0.171    -0.314    vga_out_inst/syncgen_inst/VCNT[3]
    SLICE_X38Y35         LUT6 (Prop_lut6_I1_O)        0.045    -0.269 r  vga_out_inst/syncgen_inst/VCNT[3]_i_1/O
                         net (fo=2, routed)           0.000    -0.269    vga_out_inst/syncgen_inst/VCNT_reg[0]_0[3]
    SLICE_X38Y35         FDRE                                         r  vga_out_inst/syncgen_inst/VCNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         0.824    -0.891    vga_out_inst/syncgen_inst/CLK
    SLICE_X38Y35         FDRE                                         r  vga_out_inst/syncgen_inst/VCNT_reg[3]/C
                         clock pessimism              0.242    -0.650    
    SLICE_X38Y35         FDRE (Hold_fdre_C_D)         0.121    -0.529    vga_out_inst/syncgen_inst/VCNT_reg[3]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 vga_out_inst/syncgen_inst/VCNT_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            vga_out_inst/VGA_B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns - CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (49.957%)  route 0.186ns (50.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         0.558    -0.650    vga_out_inst/syncgen_inst/CLK
    SLICE_X37Y35         FDRE                                         r  vga_out_inst/syncgen_inst/VCNT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.509 r  vga_out_inst/syncgen_inst/VCNT_reg[8]/Q
                         net (fo=16, routed)          0.186    -0.322    vga_out_inst/syncgen_inst/VCNT[8]
    SLICE_X37Y32         LUT6 (Prop_lut6_I2_O)        0.045    -0.277 r  vga_out_inst/syncgen_inst/VGA_B[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    vga_out_inst/syncgen_inst_n_13
    SLICE_X37Y32         FDRE                                         r  vga_out_inst/VGA_B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         0.821    -0.894    vga_out_inst/CLK
    SLICE_X37Y32         FDRE                                         r  vga_out_inst/VGA_B_reg[2]/C
                         clock pessimism              0.257    -0.638    
    SLICE_X37Y32         FDRE (Hold_fdre_C_D)         0.091    -0.547    vga_out_inst/VGA_B_reg[2]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 vga_out_inst/syncgen_inst/VCNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            vga_out_inst/syncgen_inst/VCNT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns - CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.209ns (51.574%)  route 0.196ns (48.426%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         0.558    -0.650    vga_out_inst/syncgen_inst/CLK
    SLICE_X38Y35         FDRE                                         r  vga_out_inst/syncgen_inst/VCNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDRE (Prop_fdre_C_Q)         0.164    -0.486 f  vga_out_inst/syncgen_inst/VCNT_reg[3]/Q
                         net (fo=8, routed)           0.196    -0.289    vga_out_inst/syncgen_inst/VCNT[3]
    SLICE_X38Y35         LUT6 (Prop_lut6_I0_O)        0.045    -0.244 r  vga_out_inst/syncgen_inst/VCNT[2]_i_1/O
                         net (fo=2, routed)           0.000    -0.244    vga_out_inst/syncgen_inst/VCNT_reg[0]_0[2]
    SLICE_X38Y35         FDRE                                         r  vga_out_inst/syncgen_inst/VCNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         0.824    -0.891    vga_out_inst/syncgen_inst/CLK
    SLICE_X38Y35         FDRE                                         r  vga_out_inst/syncgen_inst/VCNT_reg[2]/C
                         clock pessimism              0.242    -0.650    
    SLICE_X38Y35         FDRE (Hold_fdre_C_D)         0.121    -0.529    vga_out_inst/syncgen_inst/VCNT_reg[2]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 vga_out_inst/syncgen_inst/HCNT_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            vga_out_inst/syncgen_inst/HCNT_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns - CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.015%)  route 0.193ns (50.985%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         0.558    -0.650    vga_out_inst/syncgen_inst/CLK
    SLICE_X37Y36         FDRE                                         r  vga_out_inst/syncgen_inst/HCNT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.509 r  vga_out_inst/syncgen_inst/HCNT_reg[8]/Q
                         net (fo=6, routed)           0.193    -0.315    vga_out_inst/syncgen_inst/HCNT[8]
    SLICE_X37Y36         LUT5 (Prop_lut5_I4_O)        0.045    -0.270 r  vga_out_inst/syncgen_inst/ADDR_i_3/O
                         net (fo=2, routed)           0.000    -0.270    vga_out_inst/syncgen_inst/D[8]
    SLICE_X37Y36         FDRE                                         r  vga_out_inst/syncgen_inst/HCNT_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         0.824    -0.891    vga_out_inst/syncgen_inst/CLK
    SLICE_X37Y36         FDRE                                         r  vga_out_inst/syncgen_inst/HCNT_reg[8]/C
                         clock pessimism              0.242    -0.650    
    SLICE_X37Y36         FDRE (Hold_fdre_C_D)         0.092    -0.558    vga_out_inst/syncgen_inst/HCNT_reg[8]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 vga_out_inst/syncgen_inst/HCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            vga_out_inst/syncgen_inst/HCNT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns - CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.207ns (49.813%)  route 0.209ns (50.187%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         0.558    -0.650    vga_out_inst/syncgen_inst/CLK
    SLICE_X36Y35         FDRE                                         r  vga_out_inst/syncgen_inst/HCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.164    -0.486 f  vga_out_inst/syncgen_inst/HCNT_reg[0]/Q
                         net (fo=8, routed)           0.209    -0.277    vga_out_inst/syncgen_inst/HCNT[0]
    SLICE_X36Y35         LUT1 (Prop_lut1_I0_O)        0.043    -0.234 r  vga_out_inst/syncgen_inst/ADDR_i_11/O
                         net (fo=2, routed)           0.000    -0.234    vga_out_inst/syncgen_inst/D[0]
    SLICE_X36Y35         FDRE                                         r  vga_out_inst/syncgen_inst/HCNT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         0.824    -0.891    vga_out_inst/syncgen_inst/CLK
    SLICE_X36Y35         FDRE                                         r  vga_out_inst/syncgen_inst/HCNT_reg[0]/C
                         clock pessimism              0.242    -0.650    
    SLICE_X36Y35         FDRE (Hold_fdre_C_D)         0.123    -0.527    vga_out_inst/syncgen_inst/HCNT_reg[0]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 vga_out_inst/syncgen_inst/HCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            vga_out_inst/syncgen_inst/HCNT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns - CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.207ns (49.813%)  route 0.209ns (50.187%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         0.558    -0.650    vga_out_inst/syncgen_inst/CLK
    SLICE_X36Y35         FDRE                                         r  vga_out_inst/syncgen_inst/HCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.164    -0.486 r  vga_out_inst/syncgen_inst/HCNT_reg[0]/Q
                         net (fo=8, routed)           0.209    -0.277    vga_out_inst/syncgen_inst/HCNT[0]
    SLICE_X36Y35         LUT2 (Prop_lut2_I0_O)        0.043    -0.234 r  vga_out_inst/syncgen_inst/ADDR_i_10/O
                         net (fo=2, routed)           0.000    -0.234    vga_out_inst/syncgen_inst/D[1]
    SLICE_X36Y35         FDRE                                         r  vga_out_inst/syncgen_inst/HCNT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         0.824    -0.891    vga_out_inst/syncgen_inst/CLK
    SLICE_X36Y35         FDRE                                         r  vga_out_inst/syncgen_inst/HCNT_reg[1]/C
                         clock pessimism              0.242    -0.650    
    SLICE_X36Y35         FDRE (Hold_fdre_C_D)         0.123    -0.527    vga_out_inst/syncgen_inst/HCNT_reg[1]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 vga_out_inst/syncgen_inst/VCNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            vga_out_inst/syncgen_inst/VGA_VS_reg/D
                            (rising edge-triggered cell FDSE clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns - CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.209ns (51.029%)  route 0.201ns (48.971%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         0.558    -0.650    vga_out_inst/syncgen_inst/CLK
    SLICE_X38Y35         FDRE                                         r  vga_out_inst/syncgen_inst/VCNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDRE (Prop_fdre_C_Q)         0.164    -0.486 r  vga_out_inst/syncgen_inst/VCNT_reg[2]/Q
                         net (fo=9, routed)           0.201    -0.285    vga_out_inst/syncgen_inst/VCNT[2]
    SLICE_X39Y36         LUT4 (Prop_lut4_I2_O)        0.045    -0.240 r  vga_out_inst/syncgen_inst/VGA_VS_i_2/O
                         net (fo=1, routed)           0.000    -0.240    vga_out_inst/syncgen_inst/VGA_VS_i_2_n_0
    SLICE_X39Y36         FDSE                                         r  vga_out_inst/syncgen_inst/VGA_VS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         0.824    -0.891    vga_out_inst/syncgen_inst/CLK
    SLICE_X39Y36         FDSE                                         r  vga_out_inst/syncgen_inst/VGA_VS_reg/C
                         clock pessimism              0.257    -0.635    
    SLICE_X39Y36         FDSE (Hold_fdse_C_D)         0.092    -0.543    vga_out_inst/syncgen_inst/VGA_VS_reg
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.303    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT_25_175MHZ_clk_wiz_0
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.726
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.726      36.834     RAMB36_X0Y6      blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.726      36.834     RAMB36_X2Y13     blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.726      36.834     RAMB36_X0Y7      blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.726      36.834     RAMB36_X1Y6      blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.726      36.834     RAMB36_X1Y7      blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.726      36.834     RAMB36_X3Y23     blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.726      36.834     RAMB36_X3Y24     blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.726      36.834     RAMB36_X0Y8      blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.726      36.834     RAMB36_X3Y10     blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.726      36.834     RAMB36_X0Y9      blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.726      173.634    MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X38Y37     vga_out_inst/syncgen_inst/VCNT_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X38Y37     vga_out_inst/syncgen_inst/VCNT_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X38Y37     vga_out_inst/syncgen_inst/VCNT_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X42Y41     blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X42Y41     blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X28Y46     blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_301_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X28Y46     blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_301_cooolDelFlop/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X38Y30     vga_out_inst/VGA_B_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X37Y31     vga_out_inst/VGA_B_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X37Y32     vga_out_inst/VGA_B_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X42Y25     vga_out_inst/VGA_B_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X42Y25     vga_out_inst/VGA_R_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X42Y25     vga_out_inst/VGA_R_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X42Y27     vga_out_inst/VGA_R_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X42Y27     vga_out_inst/VGA_R_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X28Y46     blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_301_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X28Y46     blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_301_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X38Y30     vga_out_inst/VGA_B_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X38Y30     vga_out_inst/VGA_B_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X37Y31     vga_out_inst/VGA_B_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y19   clk_wiz_0_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT_24MHZ_clk_wiz_0_1
  To Clock:  CLKOUT_24MHZ_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       39.489ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT_24MHZ_clk_wiz_0_1
Waveform(ns):       { 0.000 20.822 }
Period(ns):         41.644
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         41.644      39.489     BUFGCTRL_X0Y16   clk_wiz_0_inst/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         41.644      40.395     MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       41.644      171.716    MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT_25_175MHZ_clk_wiz_0_1
  To Clock:  CLKOUT_25_175MHZ_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       21.312ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.196ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.312ns  (required time - arrival time)
  Source:                 vga_out_inst/ADDR/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.726ns  (CLKOUT_25_175MHZ_clk_wiz_0_1 rise@39.726ns - CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.507ns  (logic 4.159ns (23.756%)  route 13.348ns (76.244%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 38.220 - 39.726 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         1.754    -0.939    vga_out_inst/CLK
    DSP48_X2Y14          DSP48E1                                      r  vga_out_inst/ADDR/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.070 f  vga_out_inst/ADDR/P[15]
                         net (fo=103, routed)        12.603    15.673    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X106Y69        LUT5 (Prop_lut5_I1_O)        0.150    15.823 r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__20/O
                         net (fo=1, routed)           0.745    16.568    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/enb_array[1]
    RAMB36_X5Y13         RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                     39.726    39.726 r  
    K17                                               0.000    39.726 r  CLK (IN)
                         net (fo=0)                   0.000    39.726    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.130 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.478 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.490    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.581 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         1.639    38.220    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y13         RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.453    38.673    
                         clock uncertainty           -0.147    38.526    
    RAMB36_X5Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.645    37.881    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.881    
                         arrival time                         -16.568    
  -------------------------------------------------------------------
                         slack                                 21.312    

Slack (MET) :             21.479ns  (required time - arrival time)
  Source:                 vga_out_inst/ADDR/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.726ns  (CLKOUT_25_175MHZ_clk_wiz_0_1 rise@39.726ns - CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.466ns  (logic 4.009ns (22.954%)  route 13.457ns (77.046%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 38.215 - 39.726 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         1.754    -0.939    vga_out_inst/CLK
    DSP48_X2Y14          DSP48E1                                      r  vga_out_inst/ADDR/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.070 r  vga_out_inst/ADDR/P[15]
                         net (fo=103, routed)        13.457    16.527    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X5Y16         RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                     39.726    39.726 r  
    K17                                               0.000    39.726 r  CLK (IN)
                         net (fo=0)                   0.000    39.726    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.130 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.478 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.490    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.581 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         1.634    38.215    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y16         RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.453    38.668    
                         clock uncertainty           -0.147    38.521    
    RAMB36_X5Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    38.006    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.006    
                         arrival time                         -16.527    
  -------------------------------------------------------------------
                         slack                                 21.479    

Slack (MET) :             21.557ns  (required time - arrival time)
  Source:                 vga_out_inst/ADDR/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.726ns  (CLKOUT_25_175MHZ_clk_wiz_0_1 rise@39.726ns - CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.459ns  (logic 4.133ns (23.672%)  route 13.326ns (76.328%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 38.215 - 39.726 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         1.754    -0.939    vga_out_inst/CLK
    DSP48_X2Y14          DSP48E1                                      r  vga_out_inst/ADDR/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.070 f  vga_out_inst/ADDR/P[15]
                         net (fo=103, routed)        12.603    15.673    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X106Y69        LUT5 (Prop_lut5_I1_O)        0.124    15.797 r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__19/O
                         net (fo=1, routed)           0.724    16.521    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X5Y14         RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                     39.726    39.726 r  
    K17                                               0.000    39.726 r  CLK (IN)
                         net (fo=0)                   0.000    39.726    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.130 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.478 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.490    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.581 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         1.634    38.215    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y14         RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.453    38.668    
                         clock uncertainty           -0.147    38.521    
    RAMB36_X5Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.078    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.078    
                         arrival time                         -16.521    
  -------------------------------------------------------------------
                         slack                                 21.557    

Slack (MET) :             21.681ns  (required time - arrival time)
  Source:                 vga_out_inst/ADDR/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.726ns  (CLKOUT_25_175MHZ_clk_wiz_0_1 rise@39.726ns - CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.257ns  (logic 4.009ns (23.231%)  route 13.248ns (76.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 38.209 - 39.726 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         1.754    -0.939    vga_out_inst/CLK
    DSP48_X2Y14          DSP48E1                                      r  vga_out_inst/ADDR/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.070 r  vga_out_inst/ADDR/P[15]
                         net (fo=103, routed)        13.248    16.318    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X5Y15         RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                     39.726    39.726 r  
    K17                                               0.000    39.726 r  CLK (IN)
                         net (fo=0)                   0.000    39.726    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.130 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.478 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.490    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.581 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         1.628    38.209    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y15         RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.453    38.662    
                         clock uncertainty           -0.147    38.515    
    RAMB36_X5Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    38.000    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.000    
                         arrival time                         -16.318    
  -------------------------------------------------------------------
                         slack                                 21.681    

Slack (MET) :             22.137ns  (required time - arrival time)
  Source:                 vga_out_inst/ADDR/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.726ns  (CLKOUT_25_175MHZ_clk_wiz_0_1 rise@39.726ns - CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.889ns  (logic 4.133ns (24.472%)  route 12.756ns (75.528%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 38.224 - 39.726 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         1.754    -0.939    vga_out_inst/CLK
    DSP48_X2Y14          DSP48E1                                      r  vga_out_inst/ADDR/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.070 r  vga_out_inst/ADDR/P[15]
                         net (fo=103, routed)        12.171    15.241    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X106Y62        LUT5 (Prop_lut5_I1_O)        0.124    15.365 r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__16/O
                         net (fo=1, routed)           0.585    15.950    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/enb_array[13]
    RAMB36_X5Y12         RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                     39.726    39.726 r  
    K17                                               0.000    39.726 r  CLK (IN)
                         net (fo=0)                   0.000    39.726    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.130 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.478 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.490    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.581 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         1.643    38.224    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y12         RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.453    38.677    
                         clock uncertainty           -0.147    38.530    
    RAMB36_X5Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.087    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.087    
                         arrival time                         -15.950    
  -------------------------------------------------------------------
                         slack                                 22.137    

Slack (MET) :             22.171ns  (required time - arrival time)
  Source:                 vga_out_inst/ADDR/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.726ns  (CLKOUT_25_175MHZ_clk_wiz_0_1 rise@39.726ns - CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.858ns  (logic 4.133ns (24.517%)  route 12.725ns (75.483%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 38.227 - 39.726 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         1.754    -0.939    vga_out_inst/CLK
    DSP48_X2Y14          DSP48E1                                      r  vga_out_inst/ADDR/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.070 f  vga_out_inst/ADDR/P[15]
                         net (fo=103, routed)        11.950    15.020    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X106Y57        LUT5 (Prop_lut5_I1_O)        0.124    15.144 r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__24/O
                         net (fo=1, routed)           0.775    15.919    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/enb_array[5]
    RAMB36_X5Y10         RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                     39.726    39.726 r  
    K17                                               0.000    39.726 r  CLK (IN)
                         net (fo=0)                   0.000    39.726    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.130 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.478 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.490    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.581 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         1.646    38.227    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y10         RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.453    38.680    
                         clock uncertainty           -0.147    38.533    
    RAMB36_X5Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.090    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.090    
                         arrival time                         -15.919    
  -------------------------------------------------------------------
                         slack                                 22.171    

Slack (MET) :             22.305ns  (required time - arrival time)
  Source:                 vga_out_inst/ADDR/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.726ns  (CLKOUT_25_175MHZ_clk_wiz_0_1 rise@39.726ns - CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.520ns  (logic 4.127ns (24.982%)  route 12.393ns (75.018%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 38.226 - 39.726 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         1.754    -0.939    vga_out_inst/CLK
    DSP48_X2Y14          DSP48E1                                      r  vga_out_inst/ADDR/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.070 r  vga_out_inst/ADDR/P[15]
                         net (fo=103, routed)        11.950    15.020    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X106Y57        LUT5 (Prop_lut5_I1_O)        0.118    15.138 r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__12/O
                         net (fo=1, routed)           0.443    15.581    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/enb_array[9]
    RAMB36_X5Y11         RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                     39.726    39.726 r  
    K17                                               0.000    39.726 r  CLK (IN)
                         net (fo=0)                   0.000    39.726    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.130 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.478 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.490    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.581 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         1.645    38.226    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y11         RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.453    38.679    
                         clock uncertainty           -0.147    38.532    
    RAMB36_X5Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.645    37.887    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.887    
                         arrival time                         -15.581    
  -------------------------------------------------------------------
                         slack                                 22.305    

Slack (MET) :             22.920ns  (required time - arrival time)
  Source:                 vga_out_inst/ADDR/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.726ns  (CLKOUT_25_175MHZ_clk_wiz_0_1 rise@39.726ns - CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.137ns  (logic 4.133ns (25.612%)  route 12.004ns (74.388%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.242 - 39.726 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         1.754    -0.939    vga_out_inst/CLK
    DSP48_X2Y14          DSP48E1                                      r  vga_out_inst/ADDR/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.070 f  vga_out_inst/ADDR/P[15]
                         net (fo=103, routed)        11.216    14.287    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X106Y47        LUT5 (Prop_lut5_I1_O)        0.124    14.411 r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__25/O
                         net (fo=1, routed)           0.788    15.198    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/enb_array[6]
    RAMB36_X5Y8          RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                     39.726    39.726 r  
    K17                                               0.000    39.726 r  CLK (IN)
                         net (fo=0)                   0.000    39.726    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.130 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.478 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.490    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.581 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         1.661    38.242    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y8          RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.467    38.709    
                         clock uncertainty           -0.147    38.561    
    RAMB36_X5Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.118    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.118    
                         arrival time                         -15.198    
  -------------------------------------------------------------------
                         slack                                 22.920    

Slack (MET) :             23.070ns  (required time - arrival time)
  Source:                 vga_out_inst/ADDR/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.726ns  (CLKOUT_25_175MHZ_clk_wiz_0_1 rise@39.726ns - CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.787ns  (logic 4.127ns (26.142%)  route 11.660ns (73.858%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.244 - 39.726 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         1.754    -0.939    vga_out_inst/CLK
    DSP48_X2Y14          DSP48E1                                      r  vga_out_inst/ADDR/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.070 r  vga_out_inst/ADDR/P[15]
                         net (fo=103, routed)        11.216    14.287    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X106Y47        LUT5 (Prop_lut5_I1_O)        0.118    14.405 r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__11/O
                         net (fo=1, routed)           0.443    14.848    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/enb_array[8]
    RAMB36_X5Y9          RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                     39.726    39.726 r  
    K17                                               0.000    39.726 r  CLK (IN)
                         net (fo=0)                   0.000    39.726    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.130 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.478 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.490    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.581 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         1.663    38.244    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y9          RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.467    38.711    
                         clock uncertainty           -0.147    38.563    
    RAMB36_X5Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.645    37.918    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.918    
                         arrival time                         -14.848    
  -------------------------------------------------------------------
                         slack                                 23.070    

Slack (MET) :             23.088ns  (required time - arrival time)
  Source:                 vga_out_inst/ADDR/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.726ns  (CLKOUT_25_175MHZ_clk_wiz_0_1 rise@39.726ns - CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.966ns  (logic 4.133ns (25.887%)  route 11.833ns (74.113%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.239 - 39.726 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         1.754    -0.939    vga_out_inst/CLK
    DSP48_X2Y14          DSP48E1                                      r  vga_out_inst/ADDR/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.070 r  vga_out_inst/ADDR/P[15]
                         net (fo=103, routed)        11.248    14.318    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X106Y37        LUT5 (Prop_lut5_I1_O)        0.124    14.442 r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__49/O
                         net (fo=1, routed)           0.585    15.027    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/enb_array[30]
    RAMB36_X5Y7          RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                     39.726    39.726 r  
    K17                                               0.000    39.726 r  CLK (IN)
                         net (fo=0)                   0.000    39.726    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.130 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.478 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.490    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.581 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         1.658    38.239    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y7          RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.467    38.706    
                         clock uncertainty           -0.147    38.558    
    RAMB36_X5Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.115    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.115    
                         arrival time                         -15.027    
  -------------------------------------------------------------------
                         slack                                 23.088    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns - CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.032%)  route 0.125ns (46.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         0.582    -0.626    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y41         FDRE                                         r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.125    -0.360    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X56Y41         FDRE                                         r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         0.851    -0.864    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y41         FDRE                                         r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.239    -0.626    
    SLICE_X56Y41         FDRE (Hold_fdre_C_D)         0.070    -0.556    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns - CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.181%)  route 0.210ns (59.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         0.560    -0.648    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X48Y41         FDRE                                         r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.507 r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=105, routed)         0.210    -0.297    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[4]
    SLICE_X42Y41         FDRE                                         r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         0.828    -0.887    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X42Y41         FDRE                                         r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                         clock pessimism              0.275    -0.613    
    SLICE_X42Y41         FDRE (Hold_fdre_C_D)         0.059    -0.554    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns - CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.727%)  route 0.205ns (59.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         0.560    -0.648    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X48Y41         FDRE                                         r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.507 r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=105, routed)         0.205    -0.301    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[6]
    SLICE_X42Y41         FDRE                                         r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         0.828    -0.887    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X42Y41         FDRE                                         r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
                         clock pessimism              0.275    -0.613    
    SLICE_X42Y41         FDRE (Hold_fdre_C_D)         0.052    -0.561    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.561    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 vga_out_inst/syncgen_inst/VCNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            vga_out_inst/syncgen_inst/VCNT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns - CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.209ns (54.965%)  route 0.171ns (45.035%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         0.558    -0.650    vga_out_inst/syncgen_inst/CLK
    SLICE_X38Y35         FDRE                                         r  vga_out_inst/syncgen_inst/VCNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDRE (Prop_fdre_C_Q)         0.164    -0.486 r  vga_out_inst/syncgen_inst/VCNT_reg[3]/Q
                         net (fo=8, routed)           0.171    -0.314    vga_out_inst/syncgen_inst/VCNT[3]
    SLICE_X38Y35         LUT6 (Prop_lut6_I1_O)        0.045    -0.269 r  vga_out_inst/syncgen_inst/VCNT[3]_i_1/O
                         net (fo=2, routed)           0.000    -0.269    vga_out_inst/syncgen_inst/VCNT_reg[0]_0[3]
    SLICE_X38Y35         FDRE                                         r  vga_out_inst/syncgen_inst/VCNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         0.824    -0.891    vga_out_inst/syncgen_inst/CLK
    SLICE_X38Y35         FDRE                                         r  vga_out_inst/syncgen_inst/VCNT_reg[3]/C
                         clock pessimism              0.242    -0.650    
    SLICE_X38Y35         FDRE (Hold_fdre_C_D)         0.121    -0.529    vga_out_inst/syncgen_inst/VCNT_reg[3]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 vga_out_inst/syncgen_inst/VCNT_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            vga_out_inst/VGA_B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns - CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (49.957%)  route 0.186ns (50.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         0.558    -0.650    vga_out_inst/syncgen_inst/CLK
    SLICE_X37Y35         FDRE                                         r  vga_out_inst/syncgen_inst/VCNT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.509 r  vga_out_inst/syncgen_inst/VCNT_reg[8]/Q
                         net (fo=16, routed)          0.186    -0.322    vga_out_inst/syncgen_inst/VCNT[8]
    SLICE_X37Y32         LUT6 (Prop_lut6_I2_O)        0.045    -0.277 r  vga_out_inst/syncgen_inst/VGA_B[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    vga_out_inst/syncgen_inst_n_13
    SLICE_X37Y32         FDRE                                         r  vga_out_inst/VGA_B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         0.821    -0.894    vga_out_inst/CLK
    SLICE_X37Y32         FDRE                                         r  vga_out_inst/VGA_B_reg[2]/C
                         clock pessimism              0.257    -0.638    
    SLICE_X37Y32         FDRE (Hold_fdre_C_D)         0.091    -0.547    vga_out_inst/VGA_B_reg[2]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 vga_out_inst/syncgen_inst/VCNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            vga_out_inst/syncgen_inst/VCNT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns - CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.209ns (51.574%)  route 0.196ns (48.426%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         0.558    -0.650    vga_out_inst/syncgen_inst/CLK
    SLICE_X38Y35         FDRE                                         r  vga_out_inst/syncgen_inst/VCNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDRE (Prop_fdre_C_Q)         0.164    -0.486 f  vga_out_inst/syncgen_inst/VCNT_reg[3]/Q
                         net (fo=8, routed)           0.196    -0.289    vga_out_inst/syncgen_inst/VCNT[3]
    SLICE_X38Y35         LUT6 (Prop_lut6_I0_O)        0.045    -0.244 r  vga_out_inst/syncgen_inst/VCNT[2]_i_1/O
                         net (fo=2, routed)           0.000    -0.244    vga_out_inst/syncgen_inst/VCNT_reg[0]_0[2]
    SLICE_X38Y35         FDRE                                         r  vga_out_inst/syncgen_inst/VCNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         0.824    -0.891    vga_out_inst/syncgen_inst/CLK
    SLICE_X38Y35         FDRE                                         r  vga_out_inst/syncgen_inst/VCNT_reg[2]/C
                         clock pessimism              0.242    -0.650    
    SLICE_X38Y35         FDRE (Hold_fdre_C_D)         0.121    -0.529    vga_out_inst/syncgen_inst/VCNT_reg[2]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 vga_out_inst/syncgen_inst/HCNT_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            vga_out_inst/syncgen_inst/HCNT_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns - CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.015%)  route 0.193ns (50.985%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         0.558    -0.650    vga_out_inst/syncgen_inst/CLK
    SLICE_X37Y36         FDRE                                         r  vga_out_inst/syncgen_inst/HCNT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.509 r  vga_out_inst/syncgen_inst/HCNT_reg[8]/Q
                         net (fo=6, routed)           0.193    -0.315    vga_out_inst/syncgen_inst/HCNT[8]
    SLICE_X37Y36         LUT5 (Prop_lut5_I4_O)        0.045    -0.270 r  vga_out_inst/syncgen_inst/ADDR_i_3/O
                         net (fo=2, routed)           0.000    -0.270    vga_out_inst/syncgen_inst/D[8]
    SLICE_X37Y36         FDRE                                         r  vga_out_inst/syncgen_inst/HCNT_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         0.824    -0.891    vga_out_inst/syncgen_inst/CLK
    SLICE_X37Y36         FDRE                                         r  vga_out_inst/syncgen_inst/HCNT_reg[8]/C
                         clock pessimism              0.242    -0.650    
    SLICE_X37Y36         FDRE (Hold_fdre_C_D)         0.092    -0.558    vga_out_inst/syncgen_inst/HCNT_reg[8]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 vga_out_inst/syncgen_inst/HCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            vga_out_inst/syncgen_inst/HCNT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns - CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.207ns (49.813%)  route 0.209ns (50.187%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         0.558    -0.650    vga_out_inst/syncgen_inst/CLK
    SLICE_X36Y35         FDRE                                         r  vga_out_inst/syncgen_inst/HCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.164    -0.486 f  vga_out_inst/syncgen_inst/HCNT_reg[0]/Q
                         net (fo=8, routed)           0.209    -0.277    vga_out_inst/syncgen_inst/HCNT[0]
    SLICE_X36Y35         LUT1 (Prop_lut1_I0_O)        0.043    -0.234 r  vga_out_inst/syncgen_inst/ADDR_i_11/O
                         net (fo=2, routed)           0.000    -0.234    vga_out_inst/syncgen_inst/D[0]
    SLICE_X36Y35         FDRE                                         r  vga_out_inst/syncgen_inst/HCNT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         0.824    -0.891    vga_out_inst/syncgen_inst/CLK
    SLICE_X36Y35         FDRE                                         r  vga_out_inst/syncgen_inst/HCNT_reg[0]/C
                         clock pessimism              0.242    -0.650    
    SLICE_X36Y35         FDRE (Hold_fdre_C_D)         0.123    -0.527    vga_out_inst/syncgen_inst/HCNT_reg[0]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 vga_out_inst/syncgen_inst/HCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            vga_out_inst/syncgen_inst/HCNT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns - CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.207ns (49.813%)  route 0.209ns (50.187%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         0.558    -0.650    vga_out_inst/syncgen_inst/CLK
    SLICE_X36Y35         FDRE                                         r  vga_out_inst/syncgen_inst/HCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.164    -0.486 r  vga_out_inst/syncgen_inst/HCNT_reg[0]/Q
                         net (fo=8, routed)           0.209    -0.277    vga_out_inst/syncgen_inst/HCNT[0]
    SLICE_X36Y35         LUT2 (Prop_lut2_I0_O)        0.043    -0.234 r  vga_out_inst/syncgen_inst/ADDR_i_10/O
                         net (fo=2, routed)           0.000    -0.234    vga_out_inst/syncgen_inst/D[1]
    SLICE_X36Y35         FDRE                                         r  vga_out_inst/syncgen_inst/HCNT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         0.824    -0.891    vga_out_inst/syncgen_inst/CLK
    SLICE_X36Y35         FDRE                                         r  vga_out_inst/syncgen_inst/HCNT_reg[1]/C
                         clock pessimism              0.242    -0.650    
    SLICE_X36Y35         FDRE (Hold_fdre_C_D)         0.123    -0.527    vga_out_inst/syncgen_inst/HCNT_reg[1]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 vga_out_inst/syncgen_inst/VCNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            vga_out_inst/syncgen_inst/VGA_VS_reg/D
                            (rising edge-triggered cell FDSE clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns - CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.209ns (51.029%)  route 0.201ns (48.971%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         0.558    -0.650    vga_out_inst/syncgen_inst/CLK
    SLICE_X38Y35         FDRE                                         r  vga_out_inst/syncgen_inst/VCNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDRE (Prop_fdre_C_Q)         0.164    -0.486 r  vga_out_inst/syncgen_inst/VCNT_reg[2]/Q
                         net (fo=9, routed)           0.201    -0.285    vga_out_inst/syncgen_inst/VCNT[2]
    SLICE_X39Y36         LUT4 (Prop_lut4_I2_O)        0.045    -0.240 r  vga_out_inst/syncgen_inst/VGA_VS_i_2/O
                         net (fo=1, routed)           0.000    -0.240    vga_out_inst/syncgen_inst/VGA_VS_i_2_n_0
    SLICE_X39Y36         FDSE                                         r  vga_out_inst/syncgen_inst/VGA_VS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         0.824    -0.891    vga_out_inst/syncgen_inst/CLK
    SLICE_X39Y36         FDSE                                         r  vga_out_inst/syncgen_inst/VGA_VS_reg/C
                         clock pessimism              0.257    -0.635    
    SLICE_X39Y36         FDSE (Hold_fdse_C_D)         0.092    -0.543    vga_out_inst/syncgen_inst/VGA_VS_reg
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.303    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT_25_175MHZ_clk_wiz_0_1
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.726
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.726      36.834     RAMB36_X0Y6      blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.726      36.834     RAMB36_X2Y13     blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.726      36.834     RAMB36_X0Y7      blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.726      36.834     RAMB36_X1Y6      blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.726      36.834     RAMB36_X1Y7      blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.726      36.834     RAMB36_X3Y23     blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.726      36.834     RAMB36_X3Y24     blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.726      36.834     RAMB36_X0Y8      blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.726      36.834     RAMB36_X3Y10     blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.726      36.834     RAMB36_X0Y9      blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.726      173.634    MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X38Y37     vga_out_inst/syncgen_inst/VCNT_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X38Y37     vga_out_inst/syncgen_inst/VCNT_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X38Y37     vga_out_inst/syncgen_inst/VCNT_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X42Y41     blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X42Y41     blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X28Y46     blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_301_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X28Y46     blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_301_cooolDelFlop/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X38Y30     vga_out_inst/VGA_B_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X37Y31     vga_out_inst/VGA_B_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X37Y32     vga_out_inst/VGA_B_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X42Y25     vga_out_inst/VGA_B_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X42Y25     vga_out_inst/VGA_R_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X42Y25     vga_out_inst/VGA_R_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X42Y27     vga_out_inst/VGA_R_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X42Y27     vga_out_inst/VGA_R_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X28Y46     blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_301_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X28Y46     blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_301_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X38Y30     vga_out_inst/VGA_B_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X38Y30     vga_out_inst/VGA_B_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X37Y31     vga_out_inst/VGA_B_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y19   clk_wiz_0_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT_25_175MHZ_clk_wiz_0_1
  To Clock:  CLKOUT_25_175MHZ_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       21.299ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.299ns  (required time - arrival time)
  Source:                 vga_out_inst/ADDR/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.726ns  (CLKOUT_25_175MHZ_clk_wiz_0 rise@39.726ns - CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.507ns  (logic 4.159ns (23.756%)  route 13.348ns (76.244%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 38.220 - 39.726 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         1.754    -0.939    vga_out_inst/CLK
    DSP48_X2Y14          DSP48E1                                      r  vga_out_inst/ADDR/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.070 f  vga_out_inst/ADDR/P[15]
                         net (fo=103, routed)        12.603    15.673    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X106Y69        LUT5 (Prop_lut5_I1_O)        0.150    15.823 r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__20/O
                         net (fo=1, routed)           0.745    16.568    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/enb_array[1]
    RAMB36_X5Y13         RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                     39.726    39.726 r  
    K17                                               0.000    39.726 r  CLK (IN)
                         net (fo=0)                   0.000    39.726    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.130 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.478 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.490    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.581 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         1.639    38.220    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y13         RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.453    38.673    
                         clock uncertainty           -0.160    38.513    
    RAMB36_X5Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.645    37.868    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.868    
                         arrival time                         -16.568    
  -------------------------------------------------------------------
                         slack                                 21.299    

Slack (MET) :             21.466ns  (required time - arrival time)
  Source:                 vga_out_inst/ADDR/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.726ns  (CLKOUT_25_175MHZ_clk_wiz_0 rise@39.726ns - CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.466ns  (logic 4.009ns (22.954%)  route 13.457ns (77.046%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 38.215 - 39.726 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         1.754    -0.939    vga_out_inst/CLK
    DSP48_X2Y14          DSP48E1                                      r  vga_out_inst/ADDR/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.070 r  vga_out_inst/ADDR/P[15]
                         net (fo=103, routed)        13.457    16.527    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X5Y16         RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                     39.726    39.726 r  
    K17                                               0.000    39.726 r  CLK (IN)
                         net (fo=0)                   0.000    39.726    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.130 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.478 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.490    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.581 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         1.634    38.215    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y16         RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.453    38.668    
                         clock uncertainty           -0.160    38.508    
    RAMB36_X5Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    37.993    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         37.993    
                         arrival time                         -16.527    
  -------------------------------------------------------------------
                         slack                                 21.466    

Slack (MET) :             21.544ns  (required time - arrival time)
  Source:                 vga_out_inst/ADDR/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.726ns  (CLKOUT_25_175MHZ_clk_wiz_0 rise@39.726ns - CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.459ns  (logic 4.133ns (23.672%)  route 13.326ns (76.328%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 38.215 - 39.726 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         1.754    -0.939    vga_out_inst/CLK
    DSP48_X2Y14          DSP48E1                                      r  vga_out_inst/ADDR/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.070 f  vga_out_inst/ADDR/P[15]
                         net (fo=103, routed)        12.603    15.673    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X106Y69        LUT5 (Prop_lut5_I1_O)        0.124    15.797 r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__19/O
                         net (fo=1, routed)           0.724    16.521    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X5Y14         RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                     39.726    39.726 r  
    K17                                               0.000    39.726 r  CLK (IN)
                         net (fo=0)                   0.000    39.726    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.130 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.478 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.490    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.581 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         1.634    38.215    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y14         RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.453    38.668    
                         clock uncertainty           -0.160    38.508    
    RAMB36_X5Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.065    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.065    
                         arrival time                         -16.521    
  -------------------------------------------------------------------
                         slack                                 21.544    

Slack (MET) :             21.668ns  (required time - arrival time)
  Source:                 vga_out_inst/ADDR/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.726ns  (CLKOUT_25_175MHZ_clk_wiz_0 rise@39.726ns - CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.257ns  (logic 4.009ns (23.231%)  route 13.248ns (76.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 38.209 - 39.726 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         1.754    -0.939    vga_out_inst/CLK
    DSP48_X2Y14          DSP48E1                                      r  vga_out_inst/ADDR/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.070 r  vga_out_inst/ADDR/P[15]
                         net (fo=103, routed)        13.248    16.318    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X5Y15         RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                     39.726    39.726 r  
    K17                                               0.000    39.726 r  CLK (IN)
                         net (fo=0)                   0.000    39.726    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.130 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.478 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.490    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.581 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         1.628    38.209    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y15         RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.453    38.662    
                         clock uncertainty           -0.160    38.502    
    RAMB36_X5Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    37.987    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         37.987    
                         arrival time                         -16.318    
  -------------------------------------------------------------------
                         slack                                 21.668    

Slack (MET) :             22.124ns  (required time - arrival time)
  Source:                 vga_out_inst/ADDR/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.726ns  (CLKOUT_25_175MHZ_clk_wiz_0 rise@39.726ns - CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.889ns  (logic 4.133ns (24.472%)  route 12.756ns (75.528%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 38.224 - 39.726 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         1.754    -0.939    vga_out_inst/CLK
    DSP48_X2Y14          DSP48E1                                      r  vga_out_inst/ADDR/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.070 r  vga_out_inst/ADDR/P[15]
                         net (fo=103, routed)        12.171    15.241    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X106Y62        LUT5 (Prop_lut5_I1_O)        0.124    15.365 r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__16/O
                         net (fo=1, routed)           0.585    15.950    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/enb_array[13]
    RAMB36_X5Y12         RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                     39.726    39.726 r  
    K17                                               0.000    39.726 r  CLK (IN)
                         net (fo=0)                   0.000    39.726    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.130 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.478 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.490    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.581 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         1.643    38.224    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y12         RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.453    38.677    
                         clock uncertainty           -0.160    38.517    
    RAMB36_X5Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.074    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.074    
                         arrival time                         -15.950    
  -------------------------------------------------------------------
                         slack                                 22.124    

Slack (MET) :             22.158ns  (required time - arrival time)
  Source:                 vga_out_inst/ADDR/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.726ns  (CLKOUT_25_175MHZ_clk_wiz_0 rise@39.726ns - CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.858ns  (logic 4.133ns (24.517%)  route 12.725ns (75.483%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 38.227 - 39.726 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         1.754    -0.939    vga_out_inst/CLK
    DSP48_X2Y14          DSP48E1                                      r  vga_out_inst/ADDR/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.070 f  vga_out_inst/ADDR/P[15]
                         net (fo=103, routed)        11.950    15.020    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X106Y57        LUT5 (Prop_lut5_I1_O)        0.124    15.144 r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__24/O
                         net (fo=1, routed)           0.775    15.919    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/enb_array[5]
    RAMB36_X5Y10         RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                     39.726    39.726 r  
    K17                                               0.000    39.726 r  CLK (IN)
                         net (fo=0)                   0.000    39.726    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.130 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.478 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.490    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.581 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         1.646    38.227    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y10         RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.453    38.680    
                         clock uncertainty           -0.160    38.520    
    RAMB36_X5Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.077    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.077    
                         arrival time                         -15.919    
  -------------------------------------------------------------------
                         slack                                 22.158    

Slack (MET) :             22.292ns  (required time - arrival time)
  Source:                 vga_out_inst/ADDR/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.726ns  (CLKOUT_25_175MHZ_clk_wiz_0 rise@39.726ns - CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.520ns  (logic 4.127ns (24.982%)  route 12.393ns (75.018%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 38.226 - 39.726 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         1.754    -0.939    vga_out_inst/CLK
    DSP48_X2Y14          DSP48E1                                      r  vga_out_inst/ADDR/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.070 r  vga_out_inst/ADDR/P[15]
                         net (fo=103, routed)        11.950    15.020    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X106Y57        LUT5 (Prop_lut5_I1_O)        0.118    15.138 r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__12/O
                         net (fo=1, routed)           0.443    15.581    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/enb_array[9]
    RAMB36_X5Y11         RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                     39.726    39.726 r  
    K17                                               0.000    39.726 r  CLK (IN)
                         net (fo=0)                   0.000    39.726    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.130 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.478 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.490    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.581 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         1.645    38.226    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y11         RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.453    38.679    
                         clock uncertainty           -0.160    38.519    
    RAMB36_X5Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.645    37.874    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.874    
                         arrival time                         -15.581    
  -------------------------------------------------------------------
                         slack                                 22.292    

Slack (MET) :             22.907ns  (required time - arrival time)
  Source:                 vga_out_inst/ADDR/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.726ns  (CLKOUT_25_175MHZ_clk_wiz_0 rise@39.726ns - CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.137ns  (logic 4.133ns (25.612%)  route 12.004ns (74.388%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.242 - 39.726 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         1.754    -0.939    vga_out_inst/CLK
    DSP48_X2Y14          DSP48E1                                      r  vga_out_inst/ADDR/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.070 f  vga_out_inst/ADDR/P[15]
                         net (fo=103, routed)        11.216    14.287    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X106Y47        LUT5 (Prop_lut5_I1_O)        0.124    14.411 r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__25/O
                         net (fo=1, routed)           0.788    15.198    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/enb_array[6]
    RAMB36_X5Y8          RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                     39.726    39.726 r  
    K17                                               0.000    39.726 r  CLK (IN)
                         net (fo=0)                   0.000    39.726    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.130 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.478 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.490    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.581 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         1.661    38.242    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y8          RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.467    38.709    
                         clock uncertainty           -0.160    38.548    
    RAMB36_X5Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.105    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.105    
                         arrival time                         -15.198    
  -------------------------------------------------------------------
                         slack                                 22.907    

Slack (MET) :             23.058ns  (required time - arrival time)
  Source:                 vga_out_inst/ADDR/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.726ns  (CLKOUT_25_175MHZ_clk_wiz_0 rise@39.726ns - CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.787ns  (logic 4.127ns (26.142%)  route 11.660ns (73.858%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.244 - 39.726 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         1.754    -0.939    vga_out_inst/CLK
    DSP48_X2Y14          DSP48E1                                      r  vga_out_inst/ADDR/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.070 r  vga_out_inst/ADDR/P[15]
                         net (fo=103, routed)        11.216    14.287    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X106Y47        LUT5 (Prop_lut5_I1_O)        0.118    14.405 r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__11/O
                         net (fo=1, routed)           0.443    14.848    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/enb_array[8]
    RAMB36_X5Y9          RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                     39.726    39.726 r  
    K17                                               0.000    39.726 r  CLK (IN)
                         net (fo=0)                   0.000    39.726    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.130 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.478 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.490    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.581 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         1.663    38.244    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y9          RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.467    38.711    
                         clock uncertainty           -0.160    38.550    
    RAMB36_X5Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.645    37.905    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.905    
                         arrival time                         -14.848    
  -------------------------------------------------------------------
                         slack                                 23.058    

Slack (MET) :             23.076ns  (required time - arrival time)
  Source:                 vga_out_inst/ADDR/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.726ns  (CLKOUT_25_175MHZ_clk_wiz_0 rise@39.726ns - CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.966ns  (logic 4.133ns (25.887%)  route 11.833ns (74.113%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.239 - 39.726 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         1.754    -0.939    vga_out_inst/CLK
    DSP48_X2Y14          DSP48E1                                      r  vga_out_inst/ADDR/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.070 r  vga_out_inst/ADDR/P[15]
                         net (fo=103, routed)        11.248    14.318    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X106Y37        LUT5 (Prop_lut5_I1_O)        0.124    14.442 r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__49/O
                         net (fo=1, routed)           0.585    15.027    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/enb_array[30]
    RAMB36_X5Y7          RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                     39.726    39.726 r  
    K17                                               0.000    39.726 r  CLK (IN)
                         net (fo=0)                   0.000    39.726    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.130 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.478 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.490    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.581 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         1.658    38.239    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y7          RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.467    38.706    
                         clock uncertainty           -0.160    38.545    
    RAMB36_X5Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.102    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.102    
                         arrival time                         -15.027    
  -------------------------------------------------------------------
                         slack                                 23.076    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns - CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.032%)  route 0.125ns (46.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         0.582    -0.626    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y41         FDRE                                         r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.125    -0.360    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X56Y41         FDRE                                         r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         0.851    -0.864    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y41         FDRE                                         r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.239    -0.626    
                         clock uncertainty            0.160    -0.466    
    SLICE_X56Y41         FDRE (Hold_fdre_C_D)         0.070    -0.396    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns - CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.181%)  route 0.210ns (59.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         0.560    -0.648    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X48Y41         FDRE                                         r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.507 r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=105, routed)         0.210    -0.297    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[4]
    SLICE_X42Y41         FDRE                                         r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         0.828    -0.887    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X42Y41         FDRE                                         r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                         clock pessimism              0.275    -0.613    
                         clock uncertainty            0.160    -0.453    
    SLICE_X42Y41         FDRE (Hold_fdre_C_D)         0.059    -0.394    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns - CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.727%)  route 0.205ns (59.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         0.560    -0.648    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X48Y41         FDRE                                         r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.507 r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=105, routed)         0.205    -0.301    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[6]
    SLICE_X42Y41         FDRE                                         r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         0.828    -0.887    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X42Y41         FDRE                                         r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
                         clock pessimism              0.275    -0.613    
                         clock uncertainty            0.160    -0.453    
    SLICE_X42Y41         FDRE (Hold_fdre_C_D)         0.052    -0.401    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 vga_out_inst/syncgen_inst/VCNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            vga_out_inst/syncgen_inst/VCNT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns - CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.209ns (54.965%)  route 0.171ns (45.035%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         0.558    -0.650    vga_out_inst/syncgen_inst/CLK
    SLICE_X38Y35         FDRE                                         r  vga_out_inst/syncgen_inst/VCNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDRE (Prop_fdre_C_Q)         0.164    -0.486 r  vga_out_inst/syncgen_inst/VCNT_reg[3]/Q
                         net (fo=8, routed)           0.171    -0.314    vga_out_inst/syncgen_inst/VCNT[3]
    SLICE_X38Y35         LUT6 (Prop_lut6_I1_O)        0.045    -0.269 r  vga_out_inst/syncgen_inst/VCNT[3]_i_1/O
                         net (fo=2, routed)           0.000    -0.269    vga_out_inst/syncgen_inst/VCNT_reg[0]_0[3]
    SLICE_X38Y35         FDRE                                         r  vga_out_inst/syncgen_inst/VCNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         0.824    -0.891    vga_out_inst/syncgen_inst/CLK
    SLICE_X38Y35         FDRE                                         r  vga_out_inst/syncgen_inst/VCNT_reg[3]/C
                         clock pessimism              0.242    -0.650    
                         clock uncertainty            0.160    -0.490    
    SLICE_X38Y35         FDRE (Hold_fdre_C_D)         0.121    -0.369    vga_out_inst/syncgen_inst/VCNT_reg[3]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 vga_out_inst/syncgen_inst/VCNT_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            vga_out_inst/VGA_B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns - CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (49.957%)  route 0.186ns (50.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         0.558    -0.650    vga_out_inst/syncgen_inst/CLK
    SLICE_X37Y35         FDRE                                         r  vga_out_inst/syncgen_inst/VCNT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.509 r  vga_out_inst/syncgen_inst/VCNT_reg[8]/Q
                         net (fo=16, routed)          0.186    -0.322    vga_out_inst/syncgen_inst/VCNT[8]
    SLICE_X37Y32         LUT6 (Prop_lut6_I2_O)        0.045    -0.277 r  vga_out_inst/syncgen_inst/VGA_B[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    vga_out_inst/syncgen_inst_n_13
    SLICE_X37Y32         FDRE                                         r  vga_out_inst/VGA_B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         0.821    -0.894    vga_out_inst/CLK
    SLICE_X37Y32         FDRE                                         r  vga_out_inst/VGA_B_reg[2]/C
                         clock pessimism              0.257    -0.638    
                         clock uncertainty            0.160    -0.478    
    SLICE_X37Y32         FDRE (Hold_fdre_C_D)         0.091    -0.387    vga_out_inst/VGA_B_reg[2]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 vga_out_inst/syncgen_inst/VCNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            vga_out_inst/syncgen_inst/VCNT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns - CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.209ns (51.574%)  route 0.196ns (48.426%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         0.558    -0.650    vga_out_inst/syncgen_inst/CLK
    SLICE_X38Y35         FDRE                                         r  vga_out_inst/syncgen_inst/VCNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDRE (Prop_fdre_C_Q)         0.164    -0.486 f  vga_out_inst/syncgen_inst/VCNT_reg[3]/Q
                         net (fo=8, routed)           0.196    -0.289    vga_out_inst/syncgen_inst/VCNT[3]
    SLICE_X38Y35         LUT6 (Prop_lut6_I0_O)        0.045    -0.244 r  vga_out_inst/syncgen_inst/VCNT[2]_i_1/O
                         net (fo=2, routed)           0.000    -0.244    vga_out_inst/syncgen_inst/VCNT_reg[0]_0[2]
    SLICE_X38Y35         FDRE                                         r  vga_out_inst/syncgen_inst/VCNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         0.824    -0.891    vga_out_inst/syncgen_inst/CLK
    SLICE_X38Y35         FDRE                                         r  vga_out_inst/syncgen_inst/VCNT_reg[2]/C
                         clock pessimism              0.242    -0.650    
                         clock uncertainty            0.160    -0.490    
    SLICE_X38Y35         FDRE (Hold_fdre_C_D)         0.121    -0.369    vga_out_inst/syncgen_inst/VCNT_reg[2]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 vga_out_inst/syncgen_inst/HCNT_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            vga_out_inst/syncgen_inst/HCNT_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns - CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.015%)  route 0.193ns (50.985%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         0.558    -0.650    vga_out_inst/syncgen_inst/CLK
    SLICE_X37Y36         FDRE                                         r  vga_out_inst/syncgen_inst/HCNT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.509 r  vga_out_inst/syncgen_inst/HCNT_reg[8]/Q
                         net (fo=6, routed)           0.193    -0.315    vga_out_inst/syncgen_inst/HCNT[8]
    SLICE_X37Y36         LUT5 (Prop_lut5_I4_O)        0.045    -0.270 r  vga_out_inst/syncgen_inst/ADDR_i_3/O
                         net (fo=2, routed)           0.000    -0.270    vga_out_inst/syncgen_inst/D[8]
    SLICE_X37Y36         FDRE                                         r  vga_out_inst/syncgen_inst/HCNT_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         0.824    -0.891    vga_out_inst/syncgen_inst/CLK
    SLICE_X37Y36         FDRE                                         r  vga_out_inst/syncgen_inst/HCNT_reg[8]/C
                         clock pessimism              0.242    -0.650    
                         clock uncertainty            0.160    -0.490    
    SLICE_X37Y36         FDRE (Hold_fdre_C_D)         0.092    -0.398    vga_out_inst/syncgen_inst/HCNT_reg[8]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 vga_out_inst/syncgen_inst/HCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            vga_out_inst/syncgen_inst/HCNT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns - CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.207ns (49.813%)  route 0.209ns (50.187%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         0.558    -0.650    vga_out_inst/syncgen_inst/CLK
    SLICE_X36Y35         FDRE                                         r  vga_out_inst/syncgen_inst/HCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.164    -0.486 f  vga_out_inst/syncgen_inst/HCNT_reg[0]/Q
                         net (fo=8, routed)           0.209    -0.277    vga_out_inst/syncgen_inst/HCNT[0]
    SLICE_X36Y35         LUT1 (Prop_lut1_I0_O)        0.043    -0.234 r  vga_out_inst/syncgen_inst/ADDR_i_11/O
                         net (fo=2, routed)           0.000    -0.234    vga_out_inst/syncgen_inst/D[0]
    SLICE_X36Y35         FDRE                                         r  vga_out_inst/syncgen_inst/HCNT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         0.824    -0.891    vga_out_inst/syncgen_inst/CLK
    SLICE_X36Y35         FDRE                                         r  vga_out_inst/syncgen_inst/HCNT_reg[0]/C
                         clock pessimism              0.242    -0.650    
                         clock uncertainty            0.160    -0.490    
    SLICE_X36Y35         FDRE (Hold_fdre_C_D)         0.123    -0.367    vga_out_inst/syncgen_inst/HCNT_reg[0]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 vga_out_inst/syncgen_inst/HCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            vga_out_inst/syncgen_inst/HCNT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns - CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.207ns (49.813%)  route 0.209ns (50.187%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         0.558    -0.650    vga_out_inst/syncgen_inst/CLK
    SLICE_X36Y35         FDRE                                         r  vga_out_inst/syncgen_inst/HCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.164    -0.486 r  vga_out_inst/syncgen_inst/HCNT_reg[0]/Q
                         net (fo=8, routed)           0.209    -0.277    vga_out_inst/syncgen_inst/HCNT[0]
    SLICE_X36Y35         LUT2 (Prop_lut2_I0_O)        0.043    -0.234 r  vga_out_inst/syncgen_inst/ADDR_i_10/O
                         net (fo=2, routed)           0.000    -0.234    vga_out_inst/syncgen_inst/D[1]
    SLICE_X36Y35         FDRE                                         r  vga_out_inst/syncgen_inst/HCNT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         0.824    -0.891    vga_out_inst/syncgen_inst/CLK
    SLICE_X36Y35         FDRE                                         r  vga_out_inst/syncgen_inst/HCNT_reg[1]/C
                         clock pessimism              0.242    -0.650    
                         clock uncertainty            0.160    -0.490    
    SLICE_X36Y35         FDRE (Hold_fdre_C_D)         0.123    -0.367    vga_out_inst/syncgen_inst/HCNT_reg[1]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 vga_out_inst/syncgen_inst/VCNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            vga_out_inst/syncgen_inst/VGA_VS_reg/D
                            (rising edge-triggered cell FDSE clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns - CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.209ns (51.029%)  route 0.201ns (48.971%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         0.558    -0.650    vga_out_inst/syncgen_inst/CLK
    SLICE_X38Y35         FDRE                                         r  vga_out_inst/syncgen_inst/VCNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDRE (Prop_fdre_C_Q)         0.164    -0.486 r  vga_out_inst/syncgen_inst/VCNT_reg[2]/Q
                         net (fo=9, routed)           0.201    -0.285    vga_out_inst/syncgen_inst/VCNT[2]
    SLICE_X39Y36         LUT4 (Prop_lut4_I2_O)        0.045    -0.240 r  vga_out_inst/syncgen_inst/VGA_VS_i_2/O
                         net (fo=1, routed)           0.000    -0.240    vga_out_inst/syncgen_inst/VGA_VS_i_2_n_0
    SLICE_X39Y36         FDSE                                         r  vga_out_inst/syncgen_inst/VGA_VS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         0.824    -0.891    vga_out_inst/syncgen_inst/CLK
    SLICE_X39Y36         FDSE                                         r  vga_out_inst/syncgen_inst/VGA_VS_reg/C
                         clock pessimism              0.257    -0.635    
                         clock uncertainty            0.160    -0.475    
    SLICE_X39Y36         FDSE (Hold_fdse_C_D)         0.092    -0.383    vga_out_inst/syncgen_inst/VGA_VS_reg
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.142    





---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT_25_175MHZ_clk_wiz_0
  To Clock:  CLKOUT_25_175MHZ_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       21.299ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.299ns  (required time - arrival time)
  Source:                 vga_out_inst/ADDR/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.726ns  (CLKOUT_25_175MHZ_clk_wiz_0_1 rise@39.726ns - CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.507ns  (logic 4.159ns (23.756%)  route 13.348ns (76.244%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 38.220 - 39.726 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         1.754    -0.939    vga_out_inst/CLK
    DSP48_X2Y14          DSP48E1                                      r  vga_out_inst/ADDR/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.070 f  vga_out_inst/ADDR/P[15]
                         net (fo=103, routed)        12.603    15.673    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X106Y69        LUT5 (Prop_lut5_I1_O)        0.150    15.823 r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__20/O
                         net (fo=1, routed)           0.745    16.568    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/enb_array[1]
    RAMB36_X5Y13         RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                     39.726    39.726 r  
    K17                                               0.000    39.726 r  CLK (IN)
                         net (fo=0)                   0.000    39.726    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.130 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.478 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.490    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.581 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         1.639    38.220    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y13         RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.453    38.673    
                         clock uncertainty           -0.160    38.513    
    RAMB36_X5Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.645    37.868    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.868    
                         arrival time                         -16.568    
  -------------------------------------------------------------------
                         slack                                 21.299    

Slack (MET) :             21.466ns  (required time - arrival time)
  Source:                 vga_out_inst/ADDR/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.726ns  (CLKOUT_25_175MHZ_clk_wiz_0_1 rise@39.726ns - CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.466ns  (logic 4.009ns (22.954%)  route 13.457ns (77.046%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 38.215 - 39.726 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         1.754    -0.939    vga_out_inst/CLK
    DSP48_X2Y14          DSP48E1                                      r  vga_out_inst/ADDR/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.070 r  vga_out_inst/ADDR/P[15]
                         net (fo=103, routed)        13.457    16.527    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X5Y16         RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                     39.726    39.726 r  
    K17                                               0.000    39.726 r  CLK (IN)
                         net (fo=0)                   0.000    39.726    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.130 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.478 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.490    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.581 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         1.634    38.215    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y16         RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.453    38.668    
                         clock uncertainty           -0.160    38.508    
    RAMB36_X5Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    37.993    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         37.993    
                         arrival time                         -16.527    
  -------------------------------------------------------------------
                         slack                                 21.466    

Slack (MET) :             21.544ns  (required time - arrival time)
  Source:                 vga_out_inst/ADDR/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.726ns  (CLKOUT_25_175MHZ_clk_wiz_0_1 rise@39.726ns - CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.459ns  (logic 4.133ns (23.672%)  route 13.326ns (76.328%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 38.215 - 39.726 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         1.754    -0.939    vga_out_inst/CLK
    DSP48_X2Y14          DSP48E1                                      r  vga_out_inst/ADDR/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.070 f  vga_out_inst/ADDR/P[15]
                         net (fo=103, routed)        12.603    15.673    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X106Y69        LUT5 (Prop_lut5_I1_O)        0.124    15.797 r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__19/O
                         net (fo=1, routed)           0.724    16.521    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X5Y14         RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                     39.726    39.726 r  
    K17                                               0.000    39.726 r  CLK (IN)
                         net (fo=0)                   0.000    39.726    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.130 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.478 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.490    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.581 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         1.634    38.215    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y14         RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.453    38.668    
                         clock uncertainty           -0.160    38.508    
    RAMB36_X5Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.065    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.065    
                         arrival time                         -16.521    
  -------------------------------------------------------------------
                         slack                                 21.544    

Slack (MET) :             21.668ns  (required time - arrival time)
  Source:                 vga_out_inst/ADDR/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.726ns  (CLKOUT_25_175MHZ_clk_wiz_0_1 rise@39.726ns - CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.257ns  (logic 4.009ns (23.231%)  route 13.248ns (76.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 38.209 - 39.726 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         1.754    -0.939    vga_out_inst/CLK
    DSP48_X2Y14          DSP48E1                                      r  vga_out_inst/ADDR/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.070 r  vga_out_inst/ADDR/P[15]
                         net (fo=103, routed)        13.248    16.318    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X5Y15         RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                     39.726    39.726 r  
    K17                                               0.000    39.726 r  CLK (IN)
                         net (fo=0)                   0.000    39.726    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.130 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.478 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.490    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.581 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         1.628    38.209    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y15         RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.453    38.662    
                         clock uncertainty           -0.160    38.502    
    RAMB36_X5Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    37.987    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         37.987    
                         arrival time                         -16.318    
  -------------------------------------------------------------------
                         slack                                 21.668    

Slack (MET) :             22.124ns  (required time - arrival time)
  Source:                 vga_out_inst/ADDR/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.726ns  (CLKOUT_25_175MHZ_clk_wiz_0_1 rise@39.726ns - CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.889ns  (logic 4.133ns (24.472%)  route 12.756ns (75.528%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 38.224 - 39.726 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         1.754    -0.939    vga_out_inst/CLK
    DSP48_X2Y14          DSP48E1                                      r  vga_out_inst/ADDR/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.070 r  vga_out_inst/ADDR/P[15]
                         net (fo=103, routed)        12.171    15.241    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X106Y62        LUT5 (Prop_lut5_I1_O)        0.124    15.365 r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__16/O
                         net (fo=1, routed)           0.585    15.950    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/enb_array[13]
    RAMB36_X5Y12         RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                     39.726    39.726 r  
    K17                                               0.000    39.726 r  CLK (IN)
                         net (fo=0)                   0.000    39.726    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.130 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.478 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.490    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.581 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         1.643    38.224    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y12         RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.453    38.677    
                         clock uncertainty           -0.160    38.517    
    RAMB36_X5Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.074    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.074    
                         arrival time                         -15.950    
  -------------------------------------------------------------------
                         slack                                 22.124    

Slack (MET) :             22.158ns  (required time - arrival time)
  Source:                 vga_out_inst/ADDR/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.726ns  (CLKOUT_25_175MHZ_clk_wiz_0_1 rise@39.726ns - CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.858ns  (logic 4.133ns (24.517%)  route 12.725ns (75.483%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 38.227 - 39.726 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         1.754    -0.939    vga_out_inst/CLK
    DSP48_X2Y14          DSP48E1                                      r  vga_out_inst/ADDR/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.070 f  vga_out_inst/ADDR/P[15]
                         net (fo=103, routed)        11.950    15.020    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X106Y57        LUT5 (Prop_lut5_I1_O)        0.124    15.144 r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__24/O
                         net (fo=1, routed)           0.775    15.919    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/enb_array[5]
    RAMB36_X5Y10         RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                     39.726    39.726 r  
    K17                                               0.000    39.726 r  CLK (IN)
                         net (fo=0)                   0.000    39.726    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.130 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.478 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.490    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.581 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         1.646    38.227    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y10         RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.453    38.680    
                         clock uncertainty           -0.160    38.520    
    RAMB36_X5Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.077    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.077    
                         arrival time                         -15.919    
  -------------------------------------------------------------------
                         slack                                 22.158    

Slack (MET) :             22.292ns  (required time - arrival time)
  Source:                 vga_out_inst/ADDR/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.726ns  (CLKOUT_25_175MHZ_clk_wiz_0_1 rise@39.726ns - CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.520ns  (logic 4.127ns (24.982%)  route 12.393ns (75.018%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 38.226 - 39.726 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         1.754    -0.939    vga_out_inst/CLK
    DSP48_X2Y14          DSP48E1                                      r  vga_out_inst/ADDR/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.070 r  vga_out_inst/ADDR/P[15]
                         net (fo=103, routed)        11.950    15.020    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X106Y57        LUT5 (Prop_lut5_I1_O)        0.118    15.138 r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__12/O
                         net (fo=1, routed)           0.443    15.581    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/enb_array[9]
    RAMB36_X5Y11         RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                     39.726    39.726 r  
    K17                                               0.000    39.726 r  CLK (IN)
                         net (fo=0)                   0.000    39.726    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.130 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.478 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.490    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.581 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         1.645    38.226    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y11         RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.453    38.679    
                         clock uncertainty           -0.160    38.519    
    RAMB36_X5Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.645    37.874    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.874    
                         arrival time                         -15.581    
  -------------------------------------------------------------------
                         slack                                 22.292    

Slack (MET) :             22.907ns  (required time - arrival time)
  Source:                 vga_out_inst/ADDR/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.726ns  (CLKOUT_25_175MHZ_clk_wiz_0_1 rise@39.726ns - CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.137ns  (logic 4.133ns (25.612%)  route 12.004ns (74.388%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.242 - 39.726 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         1.754    -0.939    vga_out_inst/CLK
    DSP48_X2Y14          DSP48E1                                      r  vga_out_inst/ADDR/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.070 f  vga_out_inst/ADDR/P[15]
                         net (fo=103, routed)        11.216    14.287    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X106Y47        LUT5 (Prop_lut5_I1_O)        0.124    14.411 r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__25/O
                         net (fo=1, routed)           0.788    15.198    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/enb_array[6]
    RAMB36_X5Y8          RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                     39.726    39.726 r  
    K17                                               0.000    39.726 r  CLK (IN)
                         net (fo=0)                   0.000    39.726    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.130 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.478 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.490    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.581 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         1.661    38.242    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y8          RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.467    38.709    
                         clock uncertainty           -0.160    38.548    
    RAMB36_X5Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.105    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.105    
                         arrival time                         -15.198    
  -------------------------------------------------------------------
                         slack                                 22.907    

Slack (MET) :             23.058ns  (required time - arrival time)
  Source:                 vga_out_inst/ADDR/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.726ns  (CLKOUT_25_175MHZ_clk_wiz_0_1 rise@39.726ns - CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.787ns  (logic 4.127ns (26.142%)  route 11.660ns (73.858%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.244 - 39.726 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         1.754    -0.939    vga_out_inst/CLK
    DSP48_X2Y14          DSP48E1                                      r  vga_out_inst/ADDR/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.070 r  vga_out_inst/ADDR/P[15]
                         net (fo=103, routed)        11.216    14.287    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X106Y47        LUT5 (Prop_lut5_I1_O)        0.118    14.405 r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__11/O
                         net (fo=1, routed)           0.443    14.848    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/enb_array[8]
    RAMB36_X5Y9          RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                     39.726    39.726 r  
    K17                                               0.000    39.726 r  CLK (IN)
                         net (fo=0)                   0.000    39.726    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.130 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.478 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.490    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.581 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         1.663    38.244    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y9          RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.467    38.711    
                         clock uncertainty           -0.160    38.550    
    RAMB36_X5Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.645    37.905    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.905    
                         arrival time                         -14.848    
  -------------------------------------------------------------------
                         slack                                 23.058    

Slack (MET) :             23.076ns  (required time - arrival time)
  Source:                 vga_out_inst/ADDR/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.726ns  (CLKOUT_25_175MHZ_clk_wiz_0_1 rise@39.726ns - CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.966ns  (logic 4.133ns (25.887%)  route 11.833ns (74.113%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.239 - 39.726 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         1.754    -0.939    vga_out_inst/CLK
    DSP48_X2Y14          DSP48E1                                      r  vga_out_inst/ADDR/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.070 r  vga_out_inst/ADDR/P[15]
                         net (fo=103, routed)        11.248    14.318    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X106Y37        LUT5 (Prop_lut5_I1_O)        0.124    14.442 r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__49/O
                         net (fo=1, routed)           0.585    15.027    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/enb_array[30]
    RAMB36_X5Y7          RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                     39.726    39.726 r  
    K17                                               0.000    39.726 r  CLK (IN)
                         net (fo=0)                   0.000    39.726    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.130 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.292    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.478 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.490    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    36.581 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         1.658    38.239    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y7          RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.467    38.706    
                         clock uncertainty           -0.160    38.545    
    RAMB36_X5Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.102    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.102    
                         arrival time                         -15.027    
  -------------------------------------------------------------------
                         slack                                 23.076    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns - CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.032%)  route 0.125ns (46.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         0.582    -0.626    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y41         FDRE                                         r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.125    -0.360    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X56Y41         FDRE                                         r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         0.851    -0.864    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y41         FDRE                                         r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.239    -0.626    
                         clock uncertainty            0.160    -0.466    
    SLICE_X56Y41         FDRE (Hold_fdre_C_D)         0.070    -0.396    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns - CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.181%)  route 0.210ns (59.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         0.560    -0.648    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X48Y41         FDRE                                         r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.507 r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=105, routed)         0.210    -0.297    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[4]
    SLICE_X42Y41         FDRE                                         r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         0.828    -0.887    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X42Y41         FDRE                                         r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                         clock pessimism              0.275    -0.613    
                         clock uncertainty            0.160    -0.453    
    SLICE_X42Y41         FDRE (Hold_fdre_C_D)         0.059    -0.394    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns - CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.727%)  route 0.205ns (59.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         0.560    -0.648    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X48Y41         FDRE                                         r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.507 r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=105, routed)         0.205    -0.301    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[6]
    SLICE_X42Y41         FDRE                                         r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         0.828    -0.887    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X42Y41         FDRE                                         r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
                         clock pessimism              0.275    -0.613    
                         clock uncertainty            0.160    -0.453    
    SLICE_X42Y41         FDRE (Hold_fdre_C_D)         0.052    -0.401    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 vga_out_inst/syncgen_inst/VCNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            vga_out_inst/syncgen_inst/VCNT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns - CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.209ns (54.965%)  route 0.171ns (45.035%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         0.558    -0.650    vga_out_inst/syncgen_inst/CLK
    SLICE_X38Y35         FDRE                                         r  vga_out_inst/syncgen_inst/VCNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDRE (Prop_fdre_C_Q)         0.164    -0.486 r  vga_out_inst/syncgen_inst/VCNT_reg[3]/Q
                         net (fo=8, routed)           0.171    -0.314    vga_out_inst/syncgen_inst/VCNT[3]
    SLICE_X38Y35         LUT6 (Prop_lut6_I1_O)        0.045    -0.269 r  vga_out_inst/syncgen_inst/VCNT[3]_i_1/O
                         net (fo=2, routed)           0.000    -0.269    vga_out_inst/syncgen_inst/VCNT_reg[0]_0[3]
    SLICE_X38Y35         FDRE                                         r  vga_out_inst/syncgen_inst/VCNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         0.824    -0.891    vga_out_inst/syncgen_inst/CLK
    SLICE_X38Y35         FDRE                                         r  vga_out_inst/syncgen_inst/VCNT_reg[3]/C
                         clock pessimism              0.242    -0.650    
                         clock uncertainty            0.160    -0.490    
    SLICE_X38Y35         FDRE (Hold_fdre_C_D)         0.121    -0.369    vga_out_inst/syncgen_inst/VCNT_reg[3]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 vga_out_inst/syncgen_inst/VCNT_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            vga_out_inst/VGA_B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns - CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (49.957%)  route 0.186ns (50.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         0.558    -0.650    vga_out_inst/syncgen_inst/CLK
    SLICE_X37Y35         FDRE                                         r  vga_out_inst/syncgen_inst/VCNT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.509 r  vga_out_inst/syncgen_inst/VCNT_reg[8]/Q
                         net (fo=16, routed)          0.186    -0.322    vga_out_inst/syncgen_inst/VCNT[8]
    SLICE_X37Y32         LUT6 (Prop_lut6_I2_O)        0.045    -0.277 r  vga_out_inst/syncgen_inst/VGA_B[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    vga_out_inst/syncgen_inst_n_13
    SLICE_X37Y32         FDRE                                         r  vga_out_inst/VGA_B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         0.821    -0.894    vga_out_inst/CLK
    SLICE_X37Y32         FDRE                                         r  vga_out_inst/VGA_B_reg[2]/C
                         clock pessimism              0.257    -0.638    
                         clock uncertainty            0.160    -0.478    
    SLICE_X37Y32         FDRE (Hold_fdre_C_D)         0.091    -0.387    vga_out_inst/VGA_B_reg[2]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 vga_out_inst/syncgen_inst/VCNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            vga_out_inst/syncgen_inst/VCNT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns - CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.209ns (51.574%)  route 0.196ns (48.426%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         0.558    -0.650    vga_out_inst/syncgen_inst/CLK
    SLICE_X38Y35         FDRE                                         r  vga_out_inst/syncgen_inst/VCNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDRE (Prop_fdre_C_Q)         0.164    -0.486 f  vga_out_inst/syncgen_inst/VCNT_reg[3]/Q
                         net (fo=8, routed)           0.196    -0.289    vga_out_inst/syncgen_inst/VCNT[3]
    SLICE_X38Y35         LUT6 (Prop_lut6_I0_O)        0.045    -0.244 r  vga_out_inst/syncgen_inst/VCNT[2]_i_1/O
                         net (fo=2, routed)           0.000    -0.244    vga_out_inst/syncgen_inst/VCNT_reg[0]_0[2]
    SLICE_X38Y35         FDRE                                         r  vga_out_inst/syncgen_inst/VCNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         0.824    -0.891    vga_out_inst/syncgen_inst/CLK
    SLICE_X38Y35         FDRE                                         r  vga_out_inst/syncgen_inst/VCNT_reg[2]/C
                         clock pessimism              0.242    -0.650    
                         clock uncertainty            0.160    -0.490    
    SLICE_X38Y35         FDRE (Hold_fdre_C_D)         0.121    -0.369    vga_out_inst/syncgen_inst/VCNT_reg[2]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 vga_out_inst/syncgen_inst/HCNT_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            vga_out_inst/syncgen_inst/HCNT_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns - CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.015%)  route 0.193ns (50.985%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         0.558    -0.650    vga_out_inst/syncgen_inst/CLK
    SLICE_X37Y36         FDRE                                         r  vga_out_inst/syncgen_inst/HCNT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.509 r  vga_out_inst/syncgen_inst/HCNT_reg[8]/Q
                         net (fo=6, routed)           0.193    -0.315    vga_out_inst/syncgen_inst/HCNT[8]
    SLICE_X37Y36         LUT5 (Prop_lut5_I4_O)        0.045    -0.270 r  vga_out_inst/syncgen_inst/ADDR_i_3/O
                         net (fo=2, routed)           0.000    -0.270    vga_out_inst/syncgen_inst/D[8]
    SLICE_X37Y36         FDRE                                         r  vga_out_inst/syncgen_inst/HCNT_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         0.824    -0.891    vga_out_inst/syncgen_inst/CLK
    SLICE_X37Y36         FDRE                                         r  vga_out_inst/syncgen_inst/HCNT_reg[8]/C
                         clock pessimism              0.242    -0.650    
                         clock uncertainty            0.160    -0.490    
    SLICE_X37Y36         FDRE (Hold_fdre_C_D)         0.092    -0.398    vga_out_inst/syncgen_inst/HCNT_reg[8]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 vga_out_inst/syncgen_inst/HCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            vga_out_inst/syncgen_inst/HCNT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns - CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.207ns (49.813%)  route 0.209ns (50.187%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         0.558    -0.650    vga_out_inst/syncgen_inst/CLK
    SLICE_X36Y35         FDRE                                         r  vga_out_inst/syncgen_inst/HCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.164    -0.486 f  vga_out_inst/syncgen_inst/HCNT_reg[0]/Q
                         net (fo=8, routed)           0.209    -0.277    vga_out_inst/syncgen_inst/HCNT[0]
    SLICE_X36Y35         LUT1 (Prop_lut1_I0_O)        0.043    -0.234 r  vga_out_inst/syncgen_inst/ADDR_i_11/O
                         net (fo=2, routed)           0.000    -0.234    vga_out_inst/syncgen_inst/D[0]
    SLICE_X36Y35         FDRE                                         r  vga_out_inst/syncgen_inst/HCNT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         0.824    -0.891    vga_out_inst/syncgen_inst/CLK
    SLICE_X36Y35         FDRE                                         r  vga_out_inst/syncgen_inst/HCNT_reg[0]/C
                         clock pessimism              0.242    -0.650    
                         clock uncertainty            0.160    -0.490    
    SLICE_X36Y35         FDRE (Hold_fdre_C_D)         0.123    -0.367    vga_out_inst/syncgen_inst/HCNT_reg[0]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 vga_out_inst/syncgen_inst/HCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            vga_out_inst/syncgen_inst/HCNT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns - CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.207ns (49.813%)  route 0.209ns (50.187%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         0.558    -0.650    vga_out_inst/syncgen_inst/CLK
    SLICE_X36Y35         FDRE                                         r  vga_out_inst/syncgen_inst/HCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.164    -0.486 r  vga_out_inst/syncgen_inst/HCNT_reg[0]/Q
                         net (fo=8, routed)           0.209    -0.277    vga_out_inst/syncgen_inst/HCNT[0]
    SLICE_X36Y35         LUT2 (Prop_lut2_I0_O)        0.043    -0.234 r  vga_out_inst/syncgen_inst/ADDR_i_10/O
                         net (fo=2, routed)           0.000    -0.234    vga_out_inst/syncgen_inst/D[1]
    SLICE_X36Y35         FDRE                                         r  vga_out_inst/syncgen_inst/HCNT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         0.824    -0.891    vga_out_inst/syncgen_inst/CLK
    SLICE_X36Y35         FDRE                                         r  vga_out_inst/syncgen_inst/HCNT_reg[1]/C
                         clock pessimism              0.242    -0.650    
                         clock uncertainty            0.160    -0.490    
    SLICE_X36Y35         FDRE (Hold_fdre_C_D)         0.123    -0.367    vga_out_inst/syncgen_inst/HCNT_reg[1]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 vga_out_inst/syncgen_inst/VCNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT_25_175MHZ_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.726ns})
  Destination:            vga_out_inst/syncgen_inst/VGA_VS_reg/D
                            (rising edge-triggered cell FDSE clocked by CLKOUT_25_175MHZ_clk_wiz_0_1  {rise@0.000ns fall@19.863ns period=39.726ns})
  Path Group:             CLKOUT_25_175MHZ_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT_25_175MHZ_clk_wiz_0_1 rise@0.000ns - CLKOUT_25_175MHZ_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.209ns (51.029%)  route 0.201ns (48.971%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT_25_175MHZ_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         0.558    -0.650    vga_out_inst/syncgen_inst/CLK
    SLICE_X38Y35         FDRE                                         r  vga_out_inst/syncgen_inst/VCNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDRE (Prop_fdre_C_Q)         0.164    -0.486 r  vga_out_inst/syncgen_inst/VCNT_reg[2]/Q
                         net (fo=9, routed)           0.201    -0.285    vga_out_inst/syncgen_inst/VCNT[2]
    SLICE_X39Y36         LUT4 (Prop_lut4_I2_O)        0.045    -0.240 r  vga_out_inst/syncgen_inst/VGA_VS_i_2/O
                         net (fo=1, routed)           0.000    -0.240    vga_out_inst/syncgen_inst/VGA_VS_i_2_n_0
    SLICE_X39Y36         FDSE                                         r  vga_out_inst/syncgen_inst/VGA_VS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT_25_175MHZ_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/CLK
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_wiz_0_inst/inst/CLK_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_wiz_0_inst/inst/CLKOUT_25_175MHZ_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=157, routed)         0.824    -0.891    vga_out_inst/syncgen_inst/CLK
    SLICE_X39Y36         FDSE                                         r  vga_out_inst/syncgen_inst/VGA_VS_reg/C
                         clock pessimism              0.257    -0.635    
                         clock uncertainty            0.160    -0.475    
    SLICE_X39Y36         FDSE (Hold_fdse_C_D)         0.092    -0.383    vga_out_inst/syncgen_inst/VGA_VS_reg
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.142    





