static void F_1 ( unsigned long V_1 )\r\n{\r\n}\r\nstatic void F_2 ( unsigned long V_1 )\r\n{\r\n}\r\nstatic void F_3 ( unsigned long V_1 )\r\n{\r\nT_1 V_2 = ( T_1 ) V_1 ;\r\nstruct V_3 * V_4 = F_4 ( V_2 , struct V_3 , V_5 [ V_2 -> V_6 ] ) ;\r\nT_2 V_7 = NULL ;\r\nunsigned long V_8 = 0 ;\r\nT_3 V_9 = 0 ;\r\nbool V_10 = false ;\r\nF_5 ( & ( V_4 -> V_11 ) , V_8 ) ;\r\nF_6 ( V_12 , L_1 , V_13 ) ;\r\nif( V_2 -> V_14 != 0xffff )\r\n{\r\nwhile( ! F_7 ( & V_2 -> V_15 ) )\r\n{\r\nV_7 = ( T_2 ) F_8 ( V_2 -> V_15 . V_16 , V_17 , V_18 ) ;\r\nif( V_9 == 0 )\r\nV_2 -> V_19 = V_7 -> V_20 ;\r\nif( F_9 ( V_7 -> V_20 , V_2 -> V_19 ) ||\r\nF_10 ( V_7 -> V_20 , V_2 -> V_19 ) )\r\n{\r\nF_11 ( & V_7 -> V_18 ) ;\r\nif( F_10 ( V_7 -> V_20 , V_2 -> V_19 ) )\r\nV_2 -> V_19 = ( V_2 -> V_19 + 1 ) % 4096 ;\r\nF_6 ( V_12 , L_2 , V_7 -> V_20 ) ;\r\nV_4 -> V_21 [ V_9 ] = V_7 -> V_22 ;\r\nV_9 ++ ;\r\nF_12 ( & V_7 -> V_18 , & V_4 -> V_23 ) ;\r\n}\r\nelse\r\n{\r\nV_10 = true ;\r\nbreak;\r\n}\r\n}\r\n}\r\nif( V_9 > 0 )\r\n{\r\nV_2 -> V_14 = 0xffff ;\r\nif( V_9 > V_24 ) {\r\nF_6 ( V_25 , L_3 ) ;\r\nF_13 ( & ( V_4 -> V_11 ) , V_8 ) ;\r\nreturn;\r\n}\r\nF_14 ( V_4 , V_4 -> V_21 , V_9 ) ;\r\n}\r\nif( V_10 && ( V_2 -> V_14 == 0xffff ) )\r\n{\r\nV_2 -> V_14 = V_2 -> V_19 ;\r\nF_15 ( & V_2 -> V_26 ,\r\nV_27 + F_16 ( V_4 -> V_28 -> V_29 ) ) ;\r\n}\r\nF_13 ( & ( V_4 -> V_11 ) , V_8 ) ;\r\n}\r\nstatic void F_17 ( unsigned long V_1 )\r\n{\r\nT_4 V_30 = ( T_4 ) V_1 ;\r\nT_3 V_6 = V_30 -> V_6 ;\r\nstruct V_3 * V_4 = F_4 ( V_30 , struct V_3 , V_31 [ V_6 ] ) ;\r\nF_18 ( V_4 , V_30 , V_32 , false ) ;\r\nF_6 ( V_33 , L_4 ) ;\r\n}\r\nstatic void F_19 ( T_5 V_34 )\r\n{\r\nF_20 ( V_34 -> V_35 ) ;\r\nmemset ( & V_34 -> V_36 , 0 , sizeof( V_37 ) ) ;\r\nmemset ( & V_34 -> V_38 , 0 , sizeof( V_39 ) * V_40 ) ;\r\nV_34 -> V_41 = 0 ;\r\nV_34 -> V_42 = 0 ;\r\n}\r\nstatic void F_21 ( T_4 V_43 )\r\n{\r\nF_19 ( & V_43 -> V_44 ) ;\r\nV_43 -> V_45 = 0 ;\r\nV_43 -> V_46 = false ;\r\nV_43 -> V_47 = false ;\r\nV_43 -> V_48 = false ;\r\nF_22 ( & V_43 -> V_49 ) ;\r\nF_22 ( & V_43 -> V_50 ) ;\r\n}\r\nstatic void F_23 ( T_1 V_43 )\r\n{\r\nF_19 ( & V_43 -> V_44 ) ;\r\nV_43 -> V_19 = 0xffff ;\r\nV_43 -> V_14 = 0xffff ;\r\nF_22 ( & V_43 -> V_51 ) ;\r\n}\r\nvoid F_24 ( struct V_3 * V_4 )\r\n{\r\nT_4 V_52 = V_4 -> V_31 ;\r\nT_1 V_53 = V_4 -> V_5 ;\r\nT_2 V_54 = V_4 -> V_55 ;\r\nT_3 V_56 = 0 ;\r\nF_6 ( V_57 , L_5 , V_13 ) ;\r\nF_25 ( & V_4 -> V_58 ) ;\r\nF_25 ( & V_4 -> V_59 ) ;\r\nF_25 ( & V_4 -> V_60 ) ;\r\nfor( V_56 = 0 ; V_56 < V_61 ; V_56 ++ )\r\n{\r\nV_52 -> V_6 = V_56 ;\r\nF_26 ( & V_52 -> V_44 . V_62 , F_1 ,\r\n( unsigned long ) V_52 ) ;\r\nF_26 ( & V_52 -> V_44 . V_63 , F_2 ,\r\n( unsigned long ) V_52 ) ;\r\nF_26 ( & V_52 -> V_64 , F_17 ,\r\n( unsigned long ) V_52 ) ;\r\nF_26 ( & V_52 -> V_50 . V_65 , V_66 ,\r\n( unsigned long ) V_52 ) ;\r\nF_26 ( & V_52 -> V_49 . V_65 ,\r\nV_67 , ( unsigned long ) V_52 ) ;\r\nF_21 ( V_52 ) ;\r\nF_12 ( & V_52 -> V_44 . V_18 , & V_4 -> V_60 ) ;\r\nV_52 ++ ;\r\n}\r\nF_25 ( & V_4 -> V_68 ) ;\r\nF_25 ( & V_4 -> V_69 ) ;\r\nF_25 ( & V_4 -> V_70 ) ;\r\nfor( V_56 = 0 ; V_56 < V_61 ; V_56 ++ )\r\n{\r\nV_53 -> V_6 = V_56 ;\r\nF_25 ( & V_53 -> V_15 ) ;\r\nF_26 ( & V_53 -> V_44 . V_62 , F_1 ,\r\n( unsigned long ) V_53 ) ;\r\nF_26 ( & V_53 -> V_44 . V_63 , F_2 ,\r\n( unsigned long ) V_53 ) ;\r\nF_26 ( & V_53 -> V_51 . V_65 ,\r\nV_71 , ( unsigned long ) V_53 ) ;\r\nF_26 ( & V_53 -> V_26 , F_3 ,\r\n( unsigned long ) V_53 ) ;\r\nF_23 ( V_53 ) ;\r\nF_12 ( & V_53 -> V_44 . V_18 , & V_4 -> V_70 ) ;\r\nV_53 ++ ;\r\n}\r\nF_25 ( & V_4 -> V_23 ) ;\r\nfor( V_56 = 0 ; V_56 < V_72 ; V_56 ++ )\r\n{\r\nF_12 ( & V_54 -> V_18 , & V_4 -> V_23 ) ;\r\nif( V_56 == ( V_72 - 1 ) )\r\nbreak;\r\nV_54 = & V_4 -> V_55 [ V_56 + 1 ] ;\r\n}\r\n}\r\nstatic void F_27 ( struct V_3 * V_4 ,\r\nT_5 V_34 , T_6 V_73 )\r\n{\r\nF_28 ( & V_34 -> V_62 ) ;\r\nF_28 ( & V_34 -> V_63 ) ;\r\nif( V_73 != 0 )\r\nF_15 ( & V_34 -> V_63 ,\r\nV_27 + F_16 ( V_73 ) ) ;\r\n}\r\nstatic T_5 F_29 ( struct V_3 * V_4 ,\r\nT_3 * V_35 , T_3 V_74 ,\r\nT_7 V_75 )\r\n{\r\nT_3 V_76 ;\r\nbool V_77 [ 4 ] = { 0 } ;\r\nstruct V_78 * V_79 ;\r\nT_5 V_80 = NULL ;\r\nif( V_4 -> V_81 == V_82 )\r\n{\r\nif( V_75 == V_83 )\r\n{\r\nV_77 [ V_84 ] = true ;\r\nV_77 [ V_85 ] = true ;\r\n}\r\nelse\r\n{\r\nV_77 [ V_86 ] = true ;\r\nV_77 [ V_85 ] = true ;\r\n}\r\n}\r\nelse if( V_4 -> V_81 == V_87 )\r\n{\r\nif( V_75 == V_83 )\r\nV_77 [ V_86 ] = true ;\r\nelse\r\nV_77 [ V_84 ] = true ;\r\n}\r\nelse\r\n{\r\nif( V_75 == V_83 )\r\n{\r\nV_77 [ V_86 ] = true ;\r\nV_77 [ V_85 ] = true ;\r\nV_77 [ V_88 ] = true ;\r\n}\r\nelse\r\n{\r\nV_77 [ V_84 ] = true ;\r\nV_77 [ V_85 ] = true ;\r\nV_77 [ V_88 ] = true ;\r\n}\r\n}\r\nif( V_75 == V_83 )\r\nV_79 = & V_4 -> V_58 ;\r\nelse\r\nV_79 = & V_4 -> V_68 ;\r\nfor( V_76 = 0 ; V_76 <= V_85 ; V_76 ++ )\r\n{\r\nif ( ! V_77 [ V_76 ] )\r\ncontinue;\r\nF_30 (pRet, psearch_list, List) {\r\nif ( memcmp ( V_80 -> V_35 , V_35 , 6 ) == 0 )\r\nif ( V_80 -> V_36 . V_89 . V_90 . V_91 . V_92 == V_74 )\r\nif( V_80 -> V_36 . V_89 . V_90 . V_91 . V_93 == V_76 )\r\n{\r\nbreak;\r\n}\r\n}\r\nif( & V_80 -> V_18 != V_79 )\r\nbreak;\r\n}\r\nif( & V_80 -> V_18 != V_79 ) {\r\nreturn V_80 ;\r\n}\r\nelse\r\nreturn NULL ;\r\n}\r\nstatic void F_31 ( T_5 V_34 , T_3 * V_35 ,\r\nT_8 V_94 , T_9 V_95 , T_3 V_96 ,\r\nT_3 V_97 )\r\n{\r\nT_3 V_56 ;\r\nif( V_34 == NULL )\r\nreturn;\r\nmemcpy ( V_34 -> V_35 , V_35 , 6 ) ;\r\nif( V_94 != NULL )\r\nmemcpy ( ( T_3 * ) ( & ( V_34 -> V_36 ) ) , ( T_3 * ) V_94 , sizeof( V_37 ) ) ;\r\nfor( V_56 = 0 ; V_56 < V_96 ; V_56 ++ )\r\nmemcpy ( ( T_3 * ) ( & ( V_34 -> V_38 [ V_56 ] ) ) , ( T_3 * ) V_95 , sizeof( V_39 ) ) ;\r\nV_34 -> V_41 = V_97 ;\r\nV_34 -> V_42 = V_96 ;\r\n}\r\nbool F_32 (\r\nstruct V_3 * V_4 ,\r\nT_5 * V_98 ,\r\nT_3 * V_35 ,\r\nT_3 V_74 ,\r\nT_7 V_75 ,\r\nbool V_99\r\n)\r\n{\r\nT_3 V_100 = 0 ;\r\nif ( F_33 ( V_35 ) )\r\n{\r\nF_6 ( V_25 , L_6 ) ;\r\nreturn false ;\r\n}\r\nif ( V_4 -> V_101 . V_102 . V_103 == 0 )\r\nV_100 = 0 ;\r\nelse\r\n{\r\nif ( ! F_34 ( V_74 ) )\r\n{\r\nF_6 ( V_25 , L_7 , V_13 , V_74 ) ;\r\nreturn false ;\r\n}\r\nswitch ( V_74 )\r\n{\r\ncase 0 :\r\ncase 3 :\r\nV_100 = 0 ;\r\nbreak;\r\ncase 1 :\r\ncase 2 :\r\nV_100 = 2 ;\r\nbreak;\r\ncase 4 :\r\ncase 5 :\r\nV_100 = 5 ;\r\nbreak;\r\ncase 6 :\r\ncase 7 :\r\nV_100 = 7 ;\r\nbreak;\r\n}\r\n}\r\n* V_98 = F_29 (\r\nV_4 ,\r\nV_35 ,\r\nV_100 ,\r\nV_75 ) ;\r\nif( * V_98 != NULL )\r\n{\r\nreturn true ;\r\n}\r\nelse\r\n{\r\nif ( ! V_99 ) {\r\nF_6 ( V_57 , L_8 , V_100 ) ;\r\nreturn false ;\r\n}\r\nelse\r\n{\r\nV_37 V_36 ;\r\nT_10 V_104 = & V_36 . V_89 . V_90 ;\r\nstruct V_78 * V_105 =\r\n( V_75 == V_83 ) ?\r\n( & V_4 -> V_60 ) :\r\n( & V_4 -> V_70 ) ;\r\nstruct V_78 * V_106 =\r\n( V_75 == V_83 ) ?\r\n( & V_4 -> V_58 ) :\r\n( & V_4 -> V_68 ) ;\r\nT_11 V_107 = ( V_4 -> V_81 == V_82 ) ?\r\n( ( V_75 == V_83 ) ? V_84 : V_86 ) :\r\n( ( V_75 == V_83 ) ? V_86 : V_84 ) ;\r\nF_6 ( V_57 , L_9 ) ;\r\nif( ! F_7 ( V_105 ) )\r\n{\r\n( * V_98 ) = F_8 ( V_105 -> V_108 , V_109 , V_18 ) ;\r\nF_11 ( & ( * V_98 ) -> V_18 ) ;\r\nif( V_75 == V_83 )\r\n{\r\nT_4 V_110 = F_4 ( * V_98 , V_111 , V_44 ) ;\r\nF_21 ( V_110 ) ;\r\n}\r\nelse{\r\nT_1 V_110 = F_4 ( * V_98 , V_112 , V_44 ) ;\r\nF_23 ( V_110 ) ;\r\n}\r\nF_6 ( V_57 , L_10 , V_100 , V_107 , V_35 ) ;\r\nV_104 -> V_91 . V_113 = 0 ;\r\nV_104 -> V_91 . V_92 = V_100 ;\r\nV_104 -> V_91 . V_93 = V_107 ;\r\nV_104 -> V_91 . V_114 = 1 ;\r\nV_104 -> V_91 . V_115 = 0 ;\r\nV_104 -> V_91 . V_116 = 0 ;\r\nV_104 -> V_91 . V_117 = V_100 ;\r\nV_104 -> V_91 . V_118 = 0 ;\r\nV_104 -> V_91 . V_119 = 0 ;\r\nF_31 ( * V_98 , V_35 , & V_36 , NULL , 0 , 0 ) ;\r\nF_27 ( V_4 , * V_98 , 0 ) ;\r\nF_12 ( & ( ( * V_98 ) -> V_18 ) , V_106 ) ;\r\nreturn true ;\r\n}\r\nelse\r\n{\r\nF_6 ( V_25 , L_11 , V_13 ) ;\r\nreturn false ;\r\n}\r\n}\r\n}\r\n}\r\nstatic void F_35 ( struct V_3 * V_4 , T_5 V_120 ,\r\nT_7 V_75 )\r\n{\r\nunsigned long V_8 = 0 ;\r\nF_28 ( & V_120 -> V_62 ) ;\r\nF_28 ( & V_120 -> V_63 ) ;\r\nF_36 ( V_4 , V_120 , V_75 ) ;\r\nif( V_75 == V_121 )\r\n{\r\nT_2 V_54 ;\r\nT_1 V_53 = ( T_1 ) V_120 ;\r\nif( F_37 ( & V_53 -> V_26 ) )\r\nF_28 ( & V_53 -> V_26 ) ;\r\nwhile( ! F_7 ( & V_53 -> V_15 ) )\r\n{\r\nF_5 ( & ( V_4 -> V_11 ) , V_8 ) ;\r\nV_54 = ( T_2 ) F_8 ( V_53 -> V_15 . V_16 , V_17 , V_18 ) ;\r\nF_11 ( & V_54 -> V_18 ) ;\r\n{\r\nint V_122 = 0 ;\r\nstruct V_123 * V_22 = V_54 -> V_22 ;\r\nif ( F_38 ( ! V_22 ) )\r\n{\r\nF_13 ( & ( V_4 -> V_11 ) , V_8 ) ;\r\nreturn;\r\n}\r\nfor( V_122 = 0 ; V_122 < V_22 -> V_124 ; V_122 ++ ) {\r\nF_39 ( V_22 -> V_125 [ V_122 ] ) ;\r\n}\r\nF_40 ( V_22 ) ;\r\nV_22 = NULL ;\r\n}\r\nF_12 ( & V_54 -> V_18 , & V_4 -> V_23 ) ;\r\nF_13 ( & ( V_4 -> V_11 ) , V_8 ) ;\r\n}\r\n}\r\nelse\r\n{\r\nT_4 V_52 = ( T_4 ) V_120 ;\r\nF_28 ( & V_52 -> V_64 ) ;\r\n}\r\n}\r\nvoid F_41 ( struct V_3 * V_4 , T_3 * V_35 )\r\n{\r\nT_5 V_43 , V_126 ;\r\nF_42 ( L_12 , V_35 ) ;\r\nF_43 (pTS, pTmpTS, &ieee->Tx_TS_Pending_List, List)\r\n{\r\nif ( memcmp ( V_43 -> V_35 , V_35 , 6 ) == 0 )\r\n{\r\nF_35 ( V_4 , V_43 , V_83 ) ;\r\nF_11 ( & V_43 -> V_18 ) ;\r\nF_12 ( & V_43 -> V_18 , & V_4 -> V_60 ) ;\r\n}\r\n}\r\nF_43 (pTS, pTmpTS, &ieee->Tx_TS_Admit_List, List)\r\n{\r\nif ( memcmp ( V_43 -> V_35 , V_35 , 6 ) == 0 )\r\n{\r\nF_42 ( L_13 ) ;\r\nF_35 ( V_4 , V_43 , V_83 ) ;\r\nF_11 ( & V_43 -> V_18 ) ;\r\nF_12 ( & V_43 -> V_18 , & V_4 -> V_60 ) ;\r\n}\r\n}\r\nF_43 (pTS, pTmpTS, &ieee->Rx_TS_Pending_List, List)\r\n{\r\nif ( memcmp ( V_43 -> V_35 , V_35 , 6 ) == 0 )\r\n{\r\nF_35 ( V_4 , V_43 , V_121 ) ;\r\nF_11 ( & V_43 -> V_18 ) ;\r\nF_12 ( & V_43 -> V_18 , & V_4 -> V_70 ) ;\r\n}\r\n}\r\nF_43 (pTS, pTmpTS, &ieee->Rx_TS_Admit_List, List)\r\n{\r\nif ( memcmp ( V_43 -> V_35 , V_35 , 6 ) == 0 )\r\n{\r\nF_35 ( V_4 , V_43 , V_121 ) ;\r\nF_11 ( & V_43 -> V_18 ) ;\r\nF_12 ( & V_43 -> V_18 , & V_4 -> V_70 ) ;\r\n}\r\n}\r\n}\r\nvoid F_44 ( struct V_3 * V_4 )\r\n{\r\nT_5 V_43 , V_126 ;\r\nF_43 (pTS, pTmpTS, &ieee->Tx_TS_Pending_List, List)\r\n{\r\nF_35 ( V_4 , V_43 , V_83 ) ;\r\nF_11 ( & V_43 -> V_18 ) ;\r\nF_12 ( & V_43 -> V_18 , & V_4 -> V_60 ) ;\r\n}\r\nF_43 (pTS, pTmpTS, &ieee->Tx_TS_Admit_List, List)\r\n{\r\nF_35 ( V_4 , V_43 , V_83 ) ;\r\nF_11 ( & V_43 -> V_18 ) ;\r\nF_12 ( & V_43 -> V_18 , & V_4 -> V_60 ) ;\r\n}\r\nF_43 (pTS, pTmpTS, &ieee->Rx_TS_Pending_List, List)\r\n{\r\nF_35 ( V_4 , V_43 , V_121 ) ;\r\nF_11 ( & V_43 -> V_18 ) ;\r\nF_12 ( & V_43 -> V_18 , & V_4 -> V_70 ) ;\r\n}\r\nF_43 (pTS, pTmpTS, &ieee->Rx_TS_Admit_List, List)\r\n{\r\nF_35 ( V_4 , V_43 , V_121 ) ;\r\nF_11 ( & V_43 -> V_18 ) ;\r\nF_12 ( & V_43 -> V_18 , & V_4 -> V_70 ) ;\r\n}\r\n}\r\nvoid F_45 ( struct V_3 * V_4 , T_4 V_52 )\r\n{\r\nif( ! V_52 -> V_46 )\r\n{\r\nV_52 -> V_46 = true ;\r\nif( V_52 -> V_47 )\r\n{\r\nF_6 ( V_33 , L_14 ) ;\r\nF_15 ( & V_52 -> V_64 ,\r\nV_27 + F_16 ( V_127 ) ) ;\r\n}\r\nelse\r\n{\r\nF_6 ( V_33 , L_15 ) ;\r\nF_15 ( & V_52 -> V_64 , V_27 + 10 ) ;\r\n}\r\n}\r\nelse\r\nF_6 ( V_25 , L_16 , V_13 ) ;\r\n}
