# system info p1b on 2018.10.06.12:46:49
system_info:
name,value
DEVICE,10AX115S2F45I1SG
DEVICE_FAMILY,Arria 10
GENERATION_ID,0
#
#
# Files generated for p1b on 2018.10.06.12:46:49
files:
filepath,kind,attributes,module,is_top
sim/p1b.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,p1b,true
altera_pcie_a10_hip_180/sim/p1b_altera_pcie_a10_hip_180_d4vpmgy.v,VERILOG,,p1b_altera_pcie_a10_hip_180_d4vpmgy,false
altera_pcie_a10_hip_180/sim/altpcie_a10_hip_pipen1b.v,VERILOG,,p1b_altera_pcie_a10_hip_180_d4vpmgy,false
altera_pcie_a10_hip_180/sim/altpcie_sc_bitsync.v,VERILOG,,p1b_altera_pcie_a10_hip_180_d4vpmgy,false
altera_pcie_a10_hip_180/sim/altpcie_reset_delay_sync.v,VERILOG,,p1b_altera_pcie_a10_hip_180_d4vpmgy,false
altera_pcie_a10_hip_180/sim/altpcie_rs_a10_hip.v,VERILOG,,p1b_altera_pcie_a10_hip_180_d4vpmgy,false
altera_pcie_a10_hip_180/sim/altpcie_a10_hip_pllnphy.v,VERILOG,,p1b_altera_pcie_a10_hip_180_d4vpmgy,false
altera_pcie_a10_hip_180/sim/skp_det_g3.v,VERILOG,,p1b_altera_pcie_a10_hip_180_d4vpmgy,false
altera_pcie_a10_hip_180/sim/altera_xcvr_functions.sv,SYSTEM_VERILOG,,p1b_altera_pcie_a10_hip_180_d4vpmgy,false
altera_pcie_a10_hip_180/sim/altpcie_monitor_a10_dlhip_sim.sv,SYSTEM_VERILOG,,p1b_altera_pcie_a10_hip_180_d4vpmgy,false
altera_pcie_a10_hip_180/sim/altpcie_tlp_inspector_a10.v,VERILOG,,p1b_altera_pcie_a10_hip_180_d4vpmgy,false
altera_pcie_a10_hip_180/sim/altpcie_tlp_inspector_cseb_a10.sv,SYSTEM_VERILOG,,p1b_altera_pcie_a10_hip_180_d4vpmgy,false
altera_pcie_a10_hip_180/sim/altpcie_tlp_inspector_monitor_a10.sv,SYSTEM_VERILOG,,p1b_altera_pcie_a10_hip_180_d4vpmgy,false
altera_pcie_a10_hip_180/sim/altpcie_tlp_inspector_trigger_a10.v,VERILOG,,p1b_altera_pcie_a10_hip_180_d4vpmgy,false
altera_pcie_a10_hip_180/sim/altpcie_tlp_inspector_pcsig_drive_a10.v,VERILOG,,p1b_altera_pcie_a10_hip_180_d4vpmgy,false
altera_pcie_a10_hip_180/sim/altpcie_a10_gbfifo.v,VERILOG,,p1b_altera_pcie_a10_hip_180_d4vpmgy,false
altera_pcie_a10_hip_180/sim/altpcie_scfifo_a10.v,VERILOG,,p1b_altera_pcie_a10_hip_180_d4vpmgy,false
altera_pcie_a10_hip_180/sim/altpcie_a10_scfifo_ext.v,VERILOG,,p1b_altera_pcie_a10_hip_180_d4vpmgy,false
altera_pcie_a10_hip_180/sim/phy_g1x8.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,phy_g1x8,false
altera_pcie_a10_hip_180/sim/fpll_g1g2xn.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,fpll_g1g2xn,false
altera_xcvr_native_a10_180/sim/alt_xcvr_resync.sv,SYSTEM_VERILOG,,p1b_altera_xcvr_native_a10_180_ei7wkpy,false
altera_xcvr_native_a10_180/sim/alt_xcvr_arbiter.sv,SYSTEM_VERILOG,,p1b_altera_xcvr_native_a10_180_ei7wkpy,false
altera_xcvr_native_a10_180/sim/mentor/alt_xcvr_resync.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,p1b_altera_xcvr_native_a10_180_ei7wkpy,false
altera_xcvr_native_a10_180/sim/mentor/alt_xcvr_arbiter.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,p1b_altera_xcvr_native_a10_180_ei7wkpy,false
altera_xcvr_native_a10_180/sim/twentynm_pcs.sv,SYSTEM_VERILOG,,p1b_altera_xcvr_native_a10_180_ei7wkpy,false
altera_xcvr_native_a10_180/sim/twentynm_pma.sv,SYSTEM_VERILOG,,p1b_altera_xcvr_native_a10_180_ei7wkpy,false
altera_xcvr_native_a10_180/sim/twentynm_xcvr_avmm.sv,SYSTEM_VERILOG,,p1b_altera_xcvr_native_a10_180_ei7wkpy,false
altera_xcvr_native_a10_180/sim/twentynm_xcvr_native.sv,SYSTEM_VERILOG,,p1b_altera_xcvr_native_a10_180_ei7wkpy,false
altera_xcvr_native_a10_180/sim/mentor/twentynm_pcs.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,p1b_altera_xcvr_native_a10_180_ei7wkpy,false
altera_xcvr_native_a10_180/sim/mentor/twentynm_pma.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,p1b_altera_xcvr_native_a10_180_ei7wkpy,false
altera_xcvr_native_a10_180/sim/mentor/twentynm_xcvr_avmm.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,p1b_altera_xcvr_native_a10_180_ei7wkpy,false
altera_xcvr_native_a10_180/sim/mentor/twentynm_xcvr_native.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,p1b_altera_xcvr_native_a10_180_ei7wkpy,false
altera_xcvr_native_a10_180/sim/altera_xcvr_native_a10_functions_h.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=altera_xcvr_native_a10_functions_h,p1b_altera_xcvr_native_a10_180_ei7wkpy,false
altera_xcvr_native_a10_180/sim/a10_avmm_h.sv,SYSTEM_VERILOG,,p1b_altera_xcvr_native_a10_180_ei7wkpy,false
altera_xcvr_native_a10_180/sim/alt_xcvr_native_pipe_retry.sv,SYSTEM_VERILOG,,p1b_altera_xcvr_native_a10_180_ei7wkpy,false
altera_xcvr_native_a10_180/sim/alt_xcvr_native_avmm_csr.sv,SYSTEM_VERILOG,,p1b_altera_xcvr_native_a10_180_ei7wkpy,false
altera_xcvr_native_a10_180/sim/alt_xcvr_native_prbs_accum.sv,SYSTEM_VERILOG,,p1b_altera_xcvr_native_a10_180_ei7wkpy,false
altera_xcvr_native_a10_180/sim/alt_xcvr_native_odi_accel.sv,SYSTEM_VERILOG,,p1b_altera_xcvr_native_a10_180_ei7wkpy,false
altera_xcvr_native_a10_180/sim/alt_xcvr_native_rcfg_arb.sv,SYSTEM_VERILOG,,p1b_altera_xcvr_native_a10_180_ei7wkpy,false
altera_xcvr_native_a10_180/sim/altera_xcvr_native_pcie_dfe_params_h.sv,SYSTEM_VERILOG,,p1b_altera_xcvr_native_a10_180_ei7wkpy,false
altera_xcvr_native_a10_180/sim/pcie_mgmt_commands_h.sv,SYSTEM_VERILOG,,p1b_altera_xcvr_native_a10_180_ei7wkpy,false
altera_xcvr_native_a10_180/sim/pcie_mgmt_functions_h.sv,SYSTEM_VERILOG,,p1b_altera_xcvr_native_a10_180_ei7wkpy,false
altera_xcvr_native_a10_180/sim/pcie_mgmt_program.sv,SYSTEM_VERILOG,,p1b_altera_xcvr_native_a10_180_ei7wkpy,false
altera_xcvr_native_a10_180/sim/pcie_mgmt_cpu.sv,SYSTEM_VERILOG,,p1b_altera_xcvr_native_a10_180_ei7wkpy,false
altera_xcvr_native_a10_180/sim/pcie_mgmt_master.sv,SYSTEM_VERILOG,,p1b_altera_xcvr_native_a10_180_ei7wkpy,false
altera_xcvr_native_a10_180/sim/altera_xcvr_native_pcie_dfe_ip.sv,SYSTEM_VERILOG,,p1b_altera_xcvr_native_a10_180_ei7wkpy,false
altera_xcvr_native_a10_180/sim/plain_files.txt,OTHER,,p1b_altera_xcvr_native_a10_180_ei7wkpy,false
altera_xcvr_native_a10_180/sim/mentor_files.txt,OTHER,,p1b_altera_xcvr_native_a10_180_ei7wkpy,false
altera_xcvr_native_a10_180/sim/cadence_files.txt,OTHER,,p1b_altera_xcvr_native_a10_180_ei7wkpy,false
altera_xcvr_native_a10_180/sim/synopsys_files.txt,OTHER,,p1b_altera_xcvr_native_a10_180_ei7wkpy,false
altera_xcvr_native_a10_180/sim/aldec_files.txt,OTHER,,p1b_altera_xcvr_native_a10_180_ei7wkpy,false
altera_xcvr_native_a10_180/sim/p1b_altera_xcvr_native_a10_180_ei7wkpy.sv,SYSTEM_VERILOG,,p1b_altera_xcvr_native_a10_180_ei7wkpy,false
altera_xcvr_native_a10_180/sim/alt_xcvr_native_rcfg_opt_logic_ei7wkpy.sv,SYSTEM_VERILOG,,p1b_altera_xcvr_native_a10_180_ei7wkpy,false
altera_xcvr_fpll_a10_180/sim/twentynm_xcvr_avmm.sv,SYSTEM_VERILOG,,altera_xcvr_fpll_a10,false
altera_xcvr_fpll_a10_180/sim/mentor/twentynm_xcvr_avmm.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_xcvr_fpll_a10,false
altera_xcvr_fpll_a10_180/sim/alt_xcvr_resync.sv,SYSTEM_VERILOG,,altera_xcvr_fpll_a10,false
altera_xcvr_fpll_a10_180/sim/mentor/alt_xcvr_resync.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_xcvr_fpll_a10,false
altera_xcvr_fpll_a10_180/sim/altera_xcvr_fpll_a10.sv,SYSTEM_VERILOG,,altera_xcvr_fpll_a10,false
altera_xcvr_fpll_a10_180/sim/mentor/altera_xcvr_fpll_a10.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_xcvr_fpll_a10,false
altera_xcvr_fpll_a10_180/sim/a10_avmm_h.sv,SYSTEM_VERILOG,,altera_xcvr_fpll_a10,false
altera_xcvr_fpll_a10_180/sim/alt_xcvr_native_avmm_nf.sv,SYSTEM_VERILOG,,altera_xcvr_fpll_a10,false
altera_xcvr_fpll_a10_180/sim/alt_xcvr_pll_embedded_debug.sv,SYSTEM_VERILOG,,altera_xcvr_fpll_a10,false
altera_xcvr_fpll_a10_180/sim/alt_xcvr_pll_avmm_csr.sv,SYSTEM_VERILOG,,altera_xcvr_fpll_a10,false
altera_xcvr_fpll_a10_180/sim/mentor/alt_xcvr_pll_embedded_debug.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_xcvr_fpll_a10,false
altera_xcvr_fpll_a10_180/sim/mentor/alt_xcvr_pll_avmm_csr.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_xcvr_fpll_a10,false
altera_xcvr_fpll_a10_180/sim/plain_files.txt,OTHER,,altera_xcvr_fpll_a10,false
altera_xcvr_fpll_a10_180/sim/mentor_files.txt,OTHER,,altera_xcvr_fpll_a10,false
altera_xcvr_fpll_a10_180/sim/cadence_files.txt,OTHER,,altera_xcvr_fpll_a10,false
altera_xcvr_fpll_a10_180/sim/synopsys_files.txt,OTHER,,altera_xcvr_fpll_a10,false
altera_xcvr_fpll_a10_180/sim/aldec_files.txt,OTHER,,altera_xcvr_fpll_a10,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
p1b.pcie_a10_hip_0,p1b_altera_pcie_a10_hip_180_d4vpmgy
p1b.pcie_a10_hip_0.phy_g1x8,phy_g1x8
p1b.pcie_a10_hip_0.phy_g1x8.phy_g1x8,p1b_altera_xcvr_native_a10_180_ei7wkpy
p1b.pcie_a10_hip_0.fpll_g1g2xn,fpll_g1g2xn
p1b.pcie_a10_hip_0.fpll_g1g2xn.fpll_g1g2xn,altera_xcvr_fpll_a10
