// Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
// Date        : Wed Jul 27 02:36:48 2016
// Host        : LinuxBox running 64-bit Debian GNU/Linux 8.5 (jessie)
// Command     : write_verilog -force -mode funcsim
//               /home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/ip/inputMemory2/inputMemory2_sim_netlist.v
// Design      : inputMemory2
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7a100tcsg324-2
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "inputMemory2,blk_mem_gen_v8_3_1,{}" *) (* core_generation_info = "inputMemory2,blk_mem_gen_v8_3_1,{x_ipProduct=Vivado 2015.4,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=blk_mem_gen,x_ipVersion=8.3,x_ipCoreRevision=1,x_ipLanguage=VHDL,x_ipSimLanguage=MIXED,C_FAMILY=artix7,C_XDEVICEFAMILY=artix7,C_ELABORATION_DIR=./,C_INTERFACE_TYPE=0,C_AXI_TYPE=1,C_AXI_SLAVE_TYPE=0,C_USE_BRAM_BLOCK=0,C_ENABLE_32BIT_ADDRESS=0,C_CTRL_ECC_ALGO=NONE,C_HAS_AXI_ID=0,C_AXI_ID_WIDTH=4,C_MEM_TYPE=2,C_BYTE_SIZE=9,C_ALGORITHM=1,C_PRIM_TYPE=1,C_LOAD_INIT_FILE=1,C_INIT_FILE_NAME=inputMemory2.mif,C_INIT_FILE=inputMemory2.mem,C_USE_DEFAULT_DATA=0,C_DEFAULT_DATA=0,C_HAS_RSTA=0,C_RST_PRIORITY_A=CE,C_RSTRAM_A=0,C_INITA_VAL=0,C_HAS_ENA=1,C_HAS_REGCEA=0,C_USE_BYTE_WEA=0,C_WEA_WIDTH=1,C_WRITE_MODE_A=WRITE_FIRST,C_WRITE_WIDTH_A=24,C_READ_WIDTH_A=24,C_WRITE_DEPTH_A=2048,C_READ_DEPTH_A=2048,C_ADDRA_WIDTH=11,C_HAS_RSTB=0,C_RST_PRIORITY_B=CE,C_RSTRAM_B=0,C_INITB_VAL=0,C_HAS_ENB=1,C_HAS_REGCEB=0,C_USE_BYTE_WEB=0,C_WEB_WIDTH=1,C_WRITE_MODE_B=WRITE_FIRST,C_WRITE_WIDTH_B=24,C_READ_WIDTH_B=24,C_WRITE_DEPTH_B=2048,C_READ_DEPTH_B=2048,C_ADDRB_WIDTH=11,C_HAS_MEM_OUTPUT_REGS_A=1,C_HAS_MEM_OUTPUT_REGS_B=1,C_HAS_MUX_OUTPUT_REGS_A=0,C_HAS_MUX_OUTPUT_REGS_B=0,C_MUX_PIPELINE_STAGES=0,C_HAS_SOFTECC_INPUT_REGS_A=0,C_HAS_SOFTECC_OUTPUT_REGS_B=0,C_USE_SOFTECC=0,C_USE_ECC=0,C_EN_ECC_PIPE=0,C_HAS_INJECTERR=0,C_SIM_COLLISION_CHECK=ALL,C_COMMON_CLK=0,C_DISABLE_WARN_BHV_COLL=0,C_EN_SLEEP_PIN=0,C_USE_URAM=0,C_EN_RDADDRA_CHG=0,C_EN_RDADDRB_CHG=0,C_EN_DEEPSLEEP_PIN=0,C_EN_SHUTDOWN_PIN=0,C_EN_SAFETY_CKT=0,C_DISABLE_WARN_BHV_RANGE=0,C_COUNT_36K_BRAM=1,C_COUNT_18K_BRAM=1,C_EST_POWER_SUMMARY=Estimated Power for IP     _     8.041 mW}" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "blk_mem_gen_v8_3_1,Vivado 2015.4" *) 
(* NotValidForBitStream *)
module inputMemory2
   (clka,
    ena,
    wea,
    addra,
    dina,
    douta,
    clkb,
    enb,
    web,
    addrb,
    dinb,
    doutb);
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) input clka;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA EN" *) input ena;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA WE" *) input [0:0]wea;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [10:0]addra;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN" *) input [23:0]dina;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [23:0]douta;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTB CLK" *) input clkb;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTB EN" *) input enb;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTB WE" *) input [0:0]web;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTB ADDR" *) input [10:0]addrb;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTB DIN" *) input [23:0]dinb;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTB DOUT" *) output [23:0]doutb;

  wire [10:0]addra;
  wire [10:0]addrb;
  wire clka;
  wire clkb;
  wire [23:0]dina;
  wire [23:0]dinb;
  wire [23:0]douta;
  wire [23:0]doutb;
  wire ena;
  wire enb;
  wire [0:0]wea;
  wire [0:0]web;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [10:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [10:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [23:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "11" *) 
  (* C_ADDRB_WIDTH = "11" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "1" *) 
  (* C_COUNT_36K_BRAM = "1" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DEFAULT_DATA = "0" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ELABORATION_DIR = "./" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     8.041 mW" *) 
  (* C_FAMILY = "artix7" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "1" *) 
  (* C_HAS_ENB = "1" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "1" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "1" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "inputMemory2.mem" *) 
  (* C_INIT_FILE_NAME = "inputMemory2.mif" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "1" *) 
  (* C_MEM_TYPE = "2" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "2048" *) 
  (* C_READ_DEPTH_B = "2048" *) 
  (* C_READ_WIDTH_A = "24" *) 
  (* C_READ_WIDTH_B = "24" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "2048" *) 
  (* C_WRITE_DEPTH_B = "2048" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "24" *) 
  (* C_WRITE_WIDTH_B = "24" *) 
  (* C_XDEVICEFAMILY = "artix7" *) 
  (* DONT_TOUCH *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  inputMemory2_blk_mem_gen_v8_3_1 U0
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .eccpipece(1'b0),
        .ena(ena),
        .enb(enb),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[10:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[10:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[23:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module inputMemory2_blk_mem_gen_generic_cstr
   (douta,
    doutb,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [23:0]douta;
  output [23:0]doutb;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [10:0]addra;
  input [10:0]addrb;
  input [23:0]dina;
  input [23:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire [10:0]addra;
  wire [10:0]addrb;
  wire clka;
  wire clkb;
  wire [23:0]dina;
  wire [23:0]dinb;
  wire [23:0]douta;
  wire [23:0]doutb;
  wire ena;
  wire enb;
  wire [0:0]wea;
  wire [0:0]web;

  inputMemory2_blk_mem_gen_prim_width \ramloop[0].ram.r 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina[8:0]),
        .dinb(dinb[8:0]),
        .douta(douta[8:0]),
        .doutb(doutb[8:0]),
        .ena(ena),
        .enb(enb),
        .wea(wea),
        .web(web));
  inputMemory2_blk_mem_gen_prim_width__parameterized0 \ramloop[1].ram.r 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina[23:9]),
        .dinb(dinb[23:9]),
        .douta(douta[23:9]),
        .doutb(doutb[23:9]),
        .ena(ena),
        .enb(enb),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module inputMemory2_blk_mem_gen_prim_width
   (douta,
    doutb,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [8:0]douta;
  output [8:0]doutb;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [10:0]addra;
  input [10:0]addrb;
  input [8:0]dina;
  input [8:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire [10:0]addra;
  wire [10:0]addrb;
  wire clka;
  wire clkb;
  wire [8:0]dina;
  wire [8:0]dinb;
  wire [8:0]douta;
  wire [8:0]doutb;
  wire ena;
  wire enb;
  wire [0:0]wea;
  wire [0:0]web;

  inputMemory2_blk_mem_gen_prim_wrapper_init \prim_init.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .ena(ena),
        .enb(enb),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module inputMemory2_blk_mem_gen_prim_width__parameterized0
   (douta,
    doutb,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [14:0]douta;
  output [14:0]doutb;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [10:0]addra;
  input [10:0]addrb;
  input [14:0]dina;
  input [14:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire [10:0]addra;
  wire [10:0]addrb;
  wire clka;
  wire clkb;
  wire [14:0]dina;
  wire [14:0]dinb;
  wire [14:0]douta;
  wire [14:0]doutb;
  wire ena;
  wire enb;
  wire [0:0]wea;
  wire [0:0]web;

  inputMemory2_blk_mem_gen_prim_wrapper_init__parameterized0 \prim_init.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .ena(ena),
        .enb(enb),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module inputMemory2_blk_mem_gen_prim_wrapper_init
   (douta,
    doutb,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [8:0]douta;
  output [8:0]doutb;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [10:0]addra;
  input [10:0]addrb;
  input [8:0]dina;
  input [8:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire [10:0]addra;
  wire [10:0]addrb;
  wire clka;
  wire clkb;
  wire [8:0]dina;
  wire [8:0]dinb;
  wire [8:0]douta;
  wire [8:0]doutb;
  wire ena;
  wire enb;
  wire [0:0]wea;
  wire [0:0]web;
  wire [15:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED ;
  wire [15:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED ;
  wire [1:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED ;
  wire [1:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED ;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'hAFFF78F711BCD7AF1AF080F896DC4933C46B0379642EF75963A530A04F94EB7D),
    .INITP_01(256'h88E4085E3E1B9A7133C6AD728ABEC3A44ACA2A576269B3454E208D3D4BEB787D),
    .INITP_02(256'hE9482E75AFA9D61AE8776BCE88B57A86BF1E386362592A58E694E0E06284A95E),
    .INITP_03(256'hF286A0C357B8F908531766ED9E39E03FEDFD1EB52B540117E83F4EC8D3BFB83D),
    .INITP_04(256'h9B79F11F1A68C5D73153B6C11FBE06270D7CC8B1E1210B541CDAF5AC4E98E20E),
    .INITP_05(256'hEB6B7ED42E927C25B1CB95E023B5539668E6B600591197186C0E64FC1E93D6B8),
    .INITP_06(256'h52F47C6E9F3BFFD35ABB33287E2A32C5F601D219507E2CAA10EE4AF5DC8D92D0),
    .INITP_07(256'hE1E4CCE0A8333B5DCC53EC5B7CCCAAF9BF1DA8CCAB0851A6F9E473AA5CE75494),
    .INIT_00(256'h525E576D69735F5E6162615F5C546B6B615F5C7B677261626066625F5A56766C),
    .INIT_01(256'h3C60726C6B75615D60575E5F58526B6F406158696D74625F64615F6059526B6D),
    .INIT_02(256'h3E4FAD696D6C5D636365605C58516B714063A06E6C705F5E5C56635C58506A73),
    .INIT_03(256'h3F407D636D695A689C856C5C564D6C553D3C9D656D695C619A8B605F56516C65),
    .INIT_04(256'h433D6B63616D52B4A075645C5854694440416D636D6B5AA69D7C675A56506A47),
    .INIT_05(256'h78403F663D6C7BB89C746053565169485B3E54664A6B49BF9E725F5756506A47),
    .INIT_06(256'h7E3E3F6F3F67C4BAA6676D57564F6F4B7C403A613D6BC7B7AF70675757516C4A),
    .INIT_07(256'h7E5D41C53D5DBDB2A5946655524E6D497E4143C23D66C0B89F7D6B56524D7047),
    .INIT_08(256'h7B813EC2B8A4B4A5948A6453544F724B7C7A3FBB9779B8B0A08A6455524F6F4B),
    .INIT_09(256'h7D823CA6B5AA9F948C7D7151564D734A7C7F3FC1B6A7A7A090847555554C744A),
    .INIT_0A(256'h7C7D4C97C3AC9589877B6E575C4D714D7C813F96B9AD928F887C6A51584E724B),
    .INIT_0B(256'h7C826E3A50B7AA4A7F7768664A4C724C7C7F5A6681B2A653947C695B544E734D),
    .INIT_0C(256'h80827B417E52999A5255755F4A4D734B7F837A417B849C7763656860464C714B),
    .INIT_0D(256'h7E817C3B4575A09F465C5456565077497F817D3D4A649DA14C507460524E754A),
    .INIT_0E(256'h7C7C813B54A8A68D81504A675652774A7C7E803A4E90A79D6E544A535952764B),
    .INIT_0F(256'h7F7B7C48675893579C574C595D537A4B7B7D7F41609F9B6F8A5D4B7C5353784A),
    .INIT_10(256'h7878795F756A9CB354594B5F884D7B457E7979516C449052843D595E6F4E7947),
    .INIT_11(256'h84767A738154A08A7F903B5D4C4E7F4081777A6B7B52A5996D743C6079527E45),
    .INIT_12(256'h93787A7C81648C86727154436B5E7C4083747A77816495917BA04355606B7D3E),
    .INIT_13(256'hA081797B7857717C6B383E3F78787A3AA17E797A7D607F816F3D4F3E76817740),
    .INIT_14(256'hA586787B6344947D65466D556D6B7E40A580777B704B607B6740574271647D3C),
    .INIT_15(256'hAF9F77784F4274595D3F5469786A7E40AA92787A5741AE776442615261717E3F),
    .INIT_16(256'h9AA3787B4E3E7B615543438E9A628143A8A178794D3E8153594243808A707E43),
    .INIT_17(256'h8B9D78804D3E6679393F448782597E49A1A5787E4B3F79734B3F427D92627F4A),
    .INIT_18(256'h3E9B6961553BA3715840428A76487F3B449A787151417B75483F46A395547B41),
    .INIT_19(256'h5482567958BC8D6B56475691574377644C995773567F976C554445975A3C7F44),
    .INIT_1A(256'h51507B7555B284675343777943467C8E5266597756B4856B54476C7F45487B84),
    .INIT_1B(256'h5C4C987255B17D60563E6070493F7C965B479D7252B280645341747D483F7B90),
    .INIT_1C(256'h5C4C6C7463AA75616348486A4B487B9B594E7A7660AF7A615F4145754B477B98),
    .INIT_1D(256'h57538441929D6B6363513A774E447CA75D48804B75A5706063513B944A407CA4),
    .INIT_1E(256'h474B495DBC8E646B604E3A6560497FA0525B5F50AD93666762403A5A57447BA6),
    .INIT_1F(256'h3F585361BF856B695B5539515A4F81AC3F465466C289686A5D57365C5A4982A7),
    .INIT_20(256'h415D5D90686F5A605F5F615E5A515B6A675E5FA0686A5961626063615B56646C),
    .INIT_21(256'h3F6455676C785D5C635C61615A5058733E635A766B765D5D63605F5F5A505E6E),
    .INIT_22(256'h3C3C7D656C715C615D6C5D60594F56673E4F61676E755C5D6455605F5A4F5472),
    .INIT_23(256'h3B43B661656C585BA48D765E594C56553B40A7626A6D5B658F96695F584F565A),
    .INIT_24(256'h553E48666B6F56BCA47E69585751545539428964686D5974A0866E5D574F5453),
    .INIT_25(256'h76403E67566F43BCB176665957525356753F3967666E51C19F78645358535358),
    .INIT_26(256'h804C426A3471CCBAA9787056595159587E444369427084BAB4716D59574F5655),
    .INIT_27(256'h7B7F3ECD7E6FC0B5A7916259704E55547B6C45AF326FCDB9AD996B5661505956),
    .INIT_28(256'h7A803DC5BA6BB2A998947456784D58527B803CCAB960BBB39C94615A774E5853),
    .INIT_29(256'h7C814887BAB0989B8F856C55804C59547B813DB4B4A5A49B95917257814C5853),
    .INIT_2A(256'h7B7D7541A7B2A483827E6C62874C5C567D7F6361BDAC9493838171587B4C5B57),
    .INIT_2B(256'h7D82803F6BAAA47073766C5D894C5A5579807E3956B6AC52877C6A5E8F4D5A56),
    .INIT_2C(256'h7E82833C536DA2A96A5B6E675A4B5C527D827F3D8E6C9F9972586D67774C5B55),
    .INIT_2D(256'h7C82803B3B3DAC9272634E644C5060547D83853A3854A89B616565654B4C5C51),
    .INIT_2E(256'h797D80534250AC869B5A5775545262537B817E433F3FAD8C926C516550526253),
    .INIT_2F(256'h7A7E7B704648A34E904E4F5F6E516153797D7E664851A480A251555C5E545F55),
    .INIT_30(256'h7E7C787A4A32915C3E874E67634C5F4D7B7D7976463EA84A416C4673704A614F),
    .INIT_31(256'h8476797B4543B58582983F84656E614888777C7B4A399A7D6AA041795A4B624C),
    .INIT_32(256'h9D83787C4546BA77813B3848867A62488D80797D3F49B9808A563E788B886247),
    .INIT_33(256'hA6817777593FB46475466554936B5F429F7F78785043BD6D7B403D4997725F47),
    .INIT_34(256'hAA9A74796B4697786D5576478C61665EA78D76796242946A724C98488D6B664B),
    .INIT_35(256'hAE9C707972466C5F684F3C98795E6261AE9B7178704796776A564B50716D6562),
    .INIT_36(256'h9CA96E797A41645C5F47418B8B63745DA3A1717977426F5964493B8B835B7764),
    .INIT_37(256'h72A46E8080493F894A404161765A655BA2A66E7D7E4548795C40418B9B56665B),
    .INIT_38(256'h4996685E7548A8726342468689547C463A9B6F77794B5D805443428477566755),
    .INIT_39(256'h50485B777488916F5E4745A363537B3E4C6B536A77449E6D5D43439B7C66703D),
    .INIT_3A(256'h604D917375C48D6F5F403C95513F6D405949707873C38C7061403B9B5B477442),
    .INIT_3B(256'h574E9C7278B98665614E5CA0434B74445D4E9B7177BD8A6B61473F9544436D3F),
    .INIT_3C(256'h4F4999784FB77C616959396147466F525D4B9B7375B6816267564795494B744C),
    .INIT_3D(256'h3F59643551AF73606441389C42466D6740538B5643B5785F6751396C414A6C5A),
    .INIT_3E(256'h414A445A66A06C68615837876C4C7076464B414455A96F64644638814C456D70),
    .INIT_3F(256'h4C75525A9C926E695D5645576E536D983C61505C7F986B6B60583D737F526E8B),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram 
       (.ADDRARDADDR({addra,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb[7:0]}),
        .DIPADIP({1'b0,dina[8]}),
        .DIPBDIP({1'b0,dinb[8]}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED [15:8],douta[7:0]}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED [15:8],doutb[7:0]}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED [1],douta[8]}),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED [1],doutb[8]}),
        .ENARDEN(ena),
        .ENBWREN(enb),
        .REGCEAREGCE(ena),
        .REGCEB(enb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({wea,wea}),
        .WEBWE({1'b0,1'b0,web,web}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module inputMemory2_blk_mem_gen_prim_wrapper_init__parameterized0
   (douta,
    doutb,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [14:0]douta;
  output [14:0]doutb;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [10:0]addra;
  input [10:0]addrb;
  input [14:0]dina;
  input [14:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_37 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_69 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_87 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_91 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 ;
  wire [10:0]addra;
  wire [10:0]addrb;
  wire clka;
  wire clkb;
  wire [14:0]dina;
  wire [14:0]dinb;
  wire [14:0]douta;
  wire [14:0]doutb;
  wire ena;
  wire enb;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:16]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:16]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:2]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:2]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h62AF612F5BAB73D16F3F6F445FAD6531683365B368B2663162AD58A576C96FC1),
    .INIT_01(256'h502260AE57A66E4370C17042612D663068B267B2693267B162AD5A2475C67141),
    .INIT_02(256'h2C0B5FAF58A96C3C71436EC0622F66B0693368B169B1683162AC5A2573C37141),
    .INIT_03(256'h2D0A60AF69466D3E71436D3D63AE662F673066AD692F67B062AC5A24744371C2),
    .INIT_04(256'h320C65B27BE86EBF70C26BB9652D672F65AE662B683066AE622B59A474C373C6),
    .INIT_05(256'h300C4C1E7FF26D3C6FC06AB764AD673063B16631692F672E632B59A374C27447),
    .INIT_06(256'h2E8B2A887D686C396FBF6BB7642B64AD695363C368AF68AF652B59A3754473C0),
    .INIT_07(256'h2E8B2C0975506CB86F3E6D37622A5F306B5764C2603068AE63AA572176C46B31),
    .INIT_08(256'h308D310C70C06D386E3A6F3960296BD96C57623C5E2E682C6128552176C3579E),
    .INIT_09(256'h2E8D320C723E6E3766AF703A59A36EE06D57623860AF6A2F5FA855A276434B17),
    .INIT_0A(256'h429F2F0B52246F384D196FBA4E1B72656DD663375F2C65AB5FA856A175C34D19),
    .INIT_0B(256'h623B308D2E0B6EB7368B703A59BA71626AD166B95DAB5E26602956A175C34F9B),
    .INIT_0C(256'h66C0308C29066F35328B703A746A70E16FDD653761305DA760A9562175424F9B),
    .INIT_0D(256'h68452F0B320C6EBD370D6FB973E971E26F5A5F2F64B45CA66028562074C34F1C),
    .INIT_0E(256'h6AC72E0A340E74E7360B6E3770E56FE06DD562BC65B45E265E25549F74C34E1A),
    .INIT_0F(256'h6A45431E320D75EA2E8A69B16FE36FDD6ED86ECF62B05DA65CA355A07543519C),
    .INIT_10(256'h69C45FB7310C72635CCA6DC36F61705D6D556B47632F5C245DA458217646559E),
    .INIT_11(256'h69436AC02F8B746772636F586E5E6E576BCD6C47602D5B235BA557A27748571F),
    .INIT_12(256'h694369C12F0B756770E16B586CD76DD46DCE6B4469395BA35C2657A0784A579F),
    .INIT_13(256'h69C56A452E0A725A6FDF6F5C6BD06C4E6E4B68BE67375AA25BA857A177C9559F),
    .INIT_14(256'h69446AC62E096CCF70E26FDE68496D4A69C469BD62B25D245BAA572077C9551E),
    .INIT_15(256'h68446AC4330F65CF74E96DDC6DD167415FBC693B6936652C5C2C56A0784A58A0),
    .INIT_16(256'h67436A45401B462C61C36F5F70DB34125738613464B3652E5A2756A078CA5B21),
    .INIT_17(256'h674369C655AE2C8750A071626F5C290E42245A2C62B064B2549E56A0784A5C21),
    .INIT_18(256'h66C369C765BB320E74C95B436B5559B73C193D9A632F62AF539C561F784A5AA1),
    .INIT_19(256'h66C36A4864BD328F72CC469B68D16F5335103191622F63AF59A0551F784A5820),
    .INIT_1A(256'h67446A48633F310C441A602D69526ED7300E308E5D2C642F5F2655A078CB551E),
    .INIT_1B(256'h68456AC865412F8A37906E3D74556C5532103715459A5CA560A856A078CB541E),
    .INIT_1C(256'h684366C468462F8A399576CE77596A535CB33411330E5DA462AB57A277CC539E),
    .INIT_1D(256'h664260C069C92E8A3F9A7BDB76D96C496E45320F2E0D65AD6329572277CC531D),
    .INIT_1E(256'h5FBD64C468C72E0B47A278D876D565326D4C3594308E643563A85722784D541E),
    .INIT_1F(256'h5E3E664468C533904D28562676505A256D533192300F532562AB5822784E549E),
    .INIT_20(256'h5DBD66C368C23B9751AC3C91774D411A62C62B89341534956CBE582078CD501B),
    .INIT_21(256'h583866416741492454B154AB79D36BD75724401C300F351576515A21784F4B18),
    .INIT_22(256'h69CD63BE6641563056B550A077D66ECB6BB25DB72C083415573A612779514B17),
    .INIT_23(256'h75DB5EBB65C15EB85A385CA4754F6E4270BC6FCE2C8832932E8D60247A524714),
    .INIT_24(256'h74DA5B38654164BE5CBA6B2E73C973CC71BC6CD9310E3090359460AC79514211),
    .INIT_25(256'h766062C1633F68C45F3C6C2E72447449713849B33F1D2C0B36996029784F3D8F),
    .INIT_26(256'h77657154623F69C55DB967AC703D744570B62B0A429C2A09381D5D31784D388D),
    .INIT_27(256'h766478DE62C068C559B55A246F36724070332B872A0A2C09399F592B794E370B),
    .INIT_28(256'h76E679DE62BF67C4522F42976A2C72407031328D3E9E3592381C57A3794E3D8F),
    .INIT_29(256'h7766796061BF674449A62E8D70CB72C06FB034905AB3481F379A5AA8794F4292),
    .INIT_2A(256'h76E7796361BE65C3411D288A775D713C6FB0348E51AC3C173616592A794F4111),
    .INIT_2B(256'h776879E661BE65C23B162C8C6DB8672B6F2F368D3C1D41A03C2155A679504111),
    .INIT_2C(256'h77E779E7613F654338942F8B6FB769A66BAC37902D0D5B31412A53A878D04113),
    .INIT_2D(256'h776479E95EBE65443A14328D70BA6DAF662837912F8D56B447B3469E78D14093),
    .INIT_2E(256'h79E77A695CBE63C43C14338E6CBB6EB85EA2378F330E4C2944B0401B78D0481A),
    .INIT_2F(256'h775C7A675A3C61C33E16338D61306FBB4190350E361054B14027371678D04599),
    .INIT_30(256'h3D977A66573B5AB7439A308D63BE6C384798310C3B134E3A4632329377CE3B11),
    .INIT_31(256'h350C7AE550B0562C469E270774DC6CB75EA7308C391041AA3C222B8D76CC358C),
    .INIT_32(256'h4A9D7C66542A5CB8471E4F3A73D86D355A25310F350F46B132942606774D3E14),
    .INIT_33(256'h532474D85CB05F3D48207E6B72516D3558A532913496462E33142D8C76CC4BAA),
    .INIT_34(256'h512263BE61B55F3D49A17AE571CC6E3555A233113FA73F252C0C300F774E563F),
    .INIT_35(256'h50215728714E5E3C4CA378E371C96E355823310E422C3C212D8C2E8E78505946),
    .INIT_36(256'h5126539E7CE85DBB4FA4786270C66E345BA4300C3F283D232F0F2C8A78515A47),
    .INIT_37(256'h4E2457A17DE85D3C53A876E070446DB26128360D3D1F379D2F0F2C8A754F5CCB),
    .INIT_38(256'h4A21562177585E3E5E3375DF6FC26DB368AF41943110381F2E0F2E0D77505D4D),
    .INIT_39(256'h4AA3509E6D465BBC5DB4745D6FBF6EB46E33511D3311371D30102F0F77505D4E),
    .INIT_3A(256'h49A44A9A74D6401B5B39735B6FBD70346F3361272F0B46B231902B0A77D162D4),
    .INIT_3B(256'h45204A9E7D623811684D72D86F3B70356EB4662A2C0A3BA332922D8D77D264D7),
    .INIT_3C(256'h411C4D2467C0451E73DE71D36EB970376EB445162989331534162D8D78D46256),
    .INIT_3D(256'h3B16419A469A4C2778E7714F6EB770396E3359222A89369936182F8F79545E51),
    .INIT_3E(256'h348F3E9756A5532F79EA70CD6F3970386E32692D310A361832142F8F7AD465D6),
    .INIT_3F(256'h340F4AA25D2855AE78E7704A6FBB70386EB168AE45123393361532927A546C5C),
    .INIT_40(256'h6134612E5EAE7F6D6F406E3F58A7653167B365B267B366B265AF592566316EC0),
    .INIT_41(256'h2F8C622E5EAD7B6270C070C25AA865B068316731693267B165AE592465AF7040),
    .INIT_42(256'h2D0A64315BA972CC714171C55DAB662F683267B1693167B165AE592365B07142),
    .INIT_43(256'h328D67B458266C3C714171C45F2B662F67B1672E68B167B0652E58A466AF7346),
    .INIT_44(256'h310C4C9E5D316BBA70C16FC1602A66AE663165AB68B067AF63AD582366AF7549),
    .INIT_45(256'h2F092B886FD16CBA70406D3D602A672F632D64B6692E68AF63AD58A365AE73C1),
    .INIT_46(256'h2F892D8A7E6E6BB86FBE6BBA6029673067CB674D663169AE662D5923672F6F36),
    .INIT_47(256'h308B328E7FF76C376E3A6D3A5EA761286E5C66485F35692E652B582167AF682E),
    .INIT_48(256'h2B89320D785A6D386E3A703C5C265F386DD965445F3367B1622A562167AD62AA),
    .INIT_49(256'h431F2F8B43196E386FBA733F59A470636EDA64C060B1632C61A95621662C63AC),
    .INIT_4A(256'h67BE308C28056F3869B3733F552073E76C55663C5F2F5DA662AA56A265AC64AD),
    .INIT_4B(256'h67C02E8C2E0A6F3856A37340481671E36F5D673B61315DA7632A56A2652B63AC),
    .INIT_4C(256'h6A472E8C348E71B93C91733F59C0716271E0653763B55E2862AA56A1652C632B),
    .INIT_4D(256'h6B493290340E723B2C8472BF75EE71636E5A623A66375EA860AA5722652D62AC),
    .INIT_4E(256'h69C5502A320E715D260272BF756D6FE16FDC6E5365B55FA762B0552064AD612A),
    .INIT_4F(256'h6A44673F300B78EF4A367341706470DF6ED96D4D64305FA86ABF5721642C6129),
    .INIT_50(256'h69C369412F8A78ED7163733C6F626FDF6C516DCE5F2D60A970475A2265AE63AA),
    .INIT_51(256'h68C26AC42F8A766A7163713F6EDD6ED96CD06DCE68BB5D26724B5922672F66AB),
    .INIT_52(256'h69436BC62E896EE16FE06FDA6C556CD36DCF6C4A693A5F2677D557A06830662C),
    .INIT_53(256'h6A446BC5328D58C2716270DF694D6CD26DCC6AC464355CA578D657A067B0642C),
    .INIT_54(256'h69446A4446203F2472656EDC6B4F6F4C6C466C4269B95D267955572067B1662D),
    .INIT_55(256'h684369C35C332D0D6EDA6FDF715B5CB85EB961B76635632D7B5C572068B2692D),
    .INIT_56(256'h68426944683D2A8652A771E170DD2D1049AB5B3063315E2A7BE0582169B26BAF),
    .INIT_57(256'h6742684569C1308B60336DDC6E5A4FB13D9E49A464325B2877DA582069B26B2F),
    .INIT_58(256'h664268C56AC5308B77D54A2B6BD66F523D9E3413623163AE6BC757206A336A2E),
    .INIT_59(256'h664269466C492F8B43A2472669D6705C379936955EAD622E5C2D571F6B34672B),
    .INIT_5A(256'h66C269C76C4C2E8928043E18715869D237953A18479E5CAA569F56A06B3462A9),
    .INIT_5B(256'h67416A4869462D882E89398C775D664B55AD361635915E2B5B2058216BB46028),
    .INIT_5C(256'h67C168C664C1300C318C4491775E68C8704E3B9B339165AF602559226AB66028),
    .INIT_5D(256'h68C160C067473B98318D559F77DD71C46F543393361460B0622859A36A355FA8),
    .INIT_5E(256'h623D614168474B263390531F76D96BBE6CD42E0F36144FA0683058A26B355F28),
    .INIT_5F(256'h5A3965446844573134904E1A77D8521C68CC3A1631913B976F3C58A26BB65EA6),
    .INIT_60(256'h59B964C368C360B936113C0F79DD481745145A332D0C3B1D72BF59206C375C24),
    .INIT_61(256'h5CBE634067C2663F381331866D4D58A63F8E6946331136985FB158A06C3658A1),
    .INIT_62(256'h71D65F3B66C366C238133C0D6E4E6DBC65AF7057310C3D1F33964E9E6DB85820),
    .INIT_63(256'h74DA5B396541674336914916755F6E40724069532E8A3EA5341561306EB9541D),
    .INIT_64(256'h74DC68CB63C06845348E4C99766270C0744749A328083DA244295CB36E39509C),
    .INIT_65(256'h75E2775C623F68C53611471676E2713D73C33B8C2484309040284FA96EB84F9B),
    .INIT_66(256'h766278DD613E68C43B193A1077E26F3872BE4412308D3B94442F46A36F384C99),
    .INIT_67(256'h766477DC61BE66C242202D8A78E06B31723A4A1851AD409B42AE439D6F394996),
    .INIT_68(256'h75E578E060BD65414A272A8A744F6DB471B84F9C70D42E0F41AA429C6FBA519D),
    .INIT_69(256'h766678E45EBC65C1532D300E7250703D70B6532256392E8F41293B97703B5BA9),
    .INIT_6A(256'h776779655E3A64405AB43491734F6F3B70B44FA136963B963A1D3F1C70BD5AAA),
    .INIT_6B(256'h77E879655D3963C06038379269326AAF7133489C318B64453EA13796703B5929),
    .INIT_6C(256'h786678E65BB86442653D39106CB56EA66EB04117300B6EC63FA536166E3D5B2C),
    .INIT_6D(256'h7864796958B6654366BF3A105F2E6D2C6B2E3C15308D6BC441AA399C6E3D5B29),
    .INIT_6E(256'h7BE879E854B463C365413B924217703C6AAC368F318D60C446B334956FBB5F2B),
    .INIT_6F(256'h66467A6852B4614364C23E16300B72C5599F368F328E40A23A1F3617703C60AC),
    .INIT_70(256'h328B7B6652B45C3B643F3E973A1F6FC055213611330F49303D2137956DBA5BA8),
    .INIT_71(256'h469A7C644FAF5229633C3C15735E6C39692F340F3410482E432C36946F434C1A),
    .INIT_72(256'h4C1D623F502558B264BE3411765C6C3566AC330F34104D3840253A1C6F3E3F91),
    .INIT_73(256'h4E1F439962B55CBA65BE58C273D66E3865AC3490320F4DBC359A349473C53F11),
    .INIT_74(256'h51A44818704C5DBB66407D6D73526F396BAF340E2E0A4B3632952E8F74433F13),
    .INIT_75(256'h50264F9D7B625C3A67427D6C72506EB96EB0378F308C47B230912A0A74C23991),
    .INIT_76(256'h4A2355A27CE75A396642796771CE6E386F314818348F47322D0C2B0A74C33A11),
    .INIT_77(256'h469F58247CE859B964C27864714A6E356EB25A233E1D4CB82D0B2F0F72433C94),
    .INIT_78(256'h4922521F7D6959BB603F77E370C76EB46F3463A9359245B12E0E311173C54019),
    .INIT_79(256'h419C4A9A7EEB5CBE4A2277E270456EB46F35692D2F8B339A2D0D2C8D7443451F),
    .INIT_7A(256'h38114D207EE54623449776616FC36E336F3562A82C8A3B1E2C0B2E8F73424825),
    .INIT_7B(256'h36904CA36A4527044CA274DF6FC06F346EB4441529884AB62B8C2E0E6FC14E2F),
    .INIT_7C(256'h3914411940143A124D25735C6F3D6FB56F354A992C0941A92F102E0D6C405236),
    .INIT_7D(256'h35904018429550A752B072586EBC6FB86F3468AD318A43AB3B9F30906E415439),
    .INIT_7E(256'h348E4D274D9F5BAE5C3F71546FBC70396EB36A2E48953CA14127331366BD5FCA),
    .INIT_7F(256'h4A9C57B44A1E62B069D170D2703D70386EB269AE5B2034953D20379461BA6955),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dinb}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:16],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_37 ,douta}),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:16],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_69 ,doutb}),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:2],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_87 ,\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88 }),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:2],\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_91 ,\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena),
        .ENBWREN(enb),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(ena),
        .REGCEB(enb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,web,web,web,web}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module inputMemory2_blk_mem_gen_top
   (douta,
    doutb,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [23:0]douta;
  output [23:0]doutb;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [10:0]addra;
  input [10:0]addrb;
  input [23:0]dina;
  input [23:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire [10:0]addra;
  wire [10:0]addrb;
  wire clka;
  wire clkb;
  wire [23:0]dina;
  wire [23:0]dinb;
  wire [23:0]douta;
  wire [23:0]doutb;
  wire ena;
  wire enb;
  wire [0:0]wea;
  wire [0:0]web;

  inputMemory2_blk_mem_gen_generic_cstr \valid.cstr 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .ena(ena),
        .enb(enb),
        .wea(wea),
        .web(web));
endmodule

(* C_ADDRA_WIDTH = "11" *) (* C_ADDRB_WIDTH = "11" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "1" *) 
(* C_COUNT_36K_BRAM = "1" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     8.041 mW" *) 
(* C_FAMILY = "artix7" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "1" *) 
(* C_HAS_ENB = "1" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "1" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "1" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "inputMemory2.mem" *) 
(* C_INIT_FILE_NAME = "inputMemory2.mif" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "1" *) 
(* C_MEM_TYPE = "2" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "2048" *) (* C_READ_DEPTH_B = "2048" *) (* C_READ_WIDTH_A = "24" *) 
(* C_READ_WIDTH_B = "24" *) (* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) 
(* C_RST_PRIORITY_A = "CE" *) (* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) 
(* C_USE_BRAM_BLOCK = "0" *) (* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) 
(* C_USE_DEFAULT_DATA = "0" *) (* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) 
(* C_USE_URAM = "0" *) (* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) 
(* C_WRITE_DEPTH_A = "2048" *) (* C_WRITE_DEPTH_B = "2048" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
(* C_WRITE_MODE_B = "WRITE_FIRST" *) (* C_WRITE_WIDTH_A = "24" *) (* C_WRITE_WIDTH_B = "24" *) 
(* C_XDEVICEFAMILY = "artix7" *) (* ORIG_REF_NAME = "blk_mem_gen_v8_3_1" *) (* downgradeipidentifiedwarnings = "yes" *) 
module inputMemory2_blk_mem_gen_v8_3_1
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [10:0]addra;
  input [23:0]dina;
  output [23:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [10:0]addrb;
  input [23:0]dinb;
  output [23:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [10:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [23:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [23:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [10:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [10:0]addra;
  wire [10:0]addrb;
  wire clka;
  wire clkb;
  wire [23:0]dina;
  wire [23:0]dinb;
  wire [23:0]douta;
  wire [23:0]doutb;
  wire eccpipece;
  wire ena;
  wire enb;
  wire injectdbiterr;
  wire injectsbiterr;
  wire regcea;
  wire regceb;
  wire rsta;
  wire rstb;
  wire s_aclk;
  wire s_aresetn;
  wire [31:0]s_axi_araddr;
  wire [1:0]s_axi_arburst;
  wire [3:0]s_axi_arid;
  wire [7:0]s_axi_arlen;
  wire [2:0]s_axi_arsize;
  wire s_axi_arvalid;
  wire [31:0]s_axi_awaddr;
  wire [1:0]s_axi_awburst;
  wire [3:0]s_axi_awid;
  wire [7:0]s_axi_awlen;
  wire [2:0]s_axi_awsize;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_injectdbiterr;
  wire s_axi_injectsbiterr;
  wire s_axi_rready;
  wire [23:0]s_axi_wdata;
  wire s_axi_wlast;
  wire [0:0]s_axi_wstrb;
  wire s_axi_wvalid;
  wire sleep;
  wire [0:0]wea;
  wire [0:0]web;

  assign dbiterr = \<const0> ;
  assign rdaddrecc[10] = \<const0> ;
  assign rdaddrecc[9] = \<const0> ;
  assign rdaddrecc[8] = \<const0> ;
  assign rdaddrecc[7] = \<const0> ;
  assign rdaddrecc[6] = \<const0> ;
  assign rdaddrecc[5] = \<const0> ;
  assign rdaddrecc[4] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[10] = \<const0> ;
  assign s_axi_rdaddrecc[9] = \<const0> ;
  assign s_axi_rdaddrecc[8] = \<const0> ;
  assign s_axi_rdaddrecc[7] = \<const0> ;
  assign s_axi_rdaddrecc[6] = \<const0> ;
  assign s_axi_rdaddrecc[5] = \<const0> ;
  assign s_axi_rdaddrecc[4] = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[23] = \<const0> ;
  assign s_axi_rdata[22] = \<const0> ;
  assign s_axi_rdata[21] = \<const0> ;
  assign s_axi_rdata[20] = \<const0> ;
  assign s_axi_rdata[19] = \<const0> ;
  assign s_axi_rdata[18] = \<const0> ;
  assign s_axi_rdata[17] = \<const0> ;
  assign s_axi_rdata[16] = \<const0> ;
  assign s_axi_rdata[15] = \<const0> ;
  assign s_axi_rdata[14] = \<const0> ;
  assign s_axi_rdata[13] = \<const0> ;
  assign s_axi_rdata[12] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  inputMemory2_blk_mem_gen_v8_3_1_synth inst_blk_mem_gen
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .ena(ena),
        .enb(enb),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_3_1_synth" *) 
module inputMemory2_blk_mem_gen_v8_3_1_synth
   (douta,
    doutb,
    clka,
    clkb,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [23:0]douta;
  output [23:0]doutb;
  input clka;
  input clkb;
  input ena;
  input enb;
  input [10:0]addra;
  input [10:0]addrb;
  input [23:0]dina;
  input [23:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire [10:0]addra;
  wire [10:0]addrb;
  wire clka;
  wire clkb;
  wire [23:0]dina;
  wire [23:0]dinb;
  wire [23:0]douta;
  wire [23:0]doutb;
  wire ena;
  wire enb;
  wire [0:0]wea;
  wire [0:0]web;

  inputMemory2_blk_mem_gen_top \gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .ena(ena),
        .enb(enb),
        .wea(wea),
        .web(web));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
