DRM_MODE_ENCODER_TMDS,VAR_0
GFP_KERNEL,VAR_1
INTEL_OUTPUT_DP,VAR_2
IS_CHERRYVIEW,FUNC_0
IS_VALLEYVIEW,FUNC_1
PORT_A,VAR_3
PORT_D,VAR_4
chv_dp_post_pll_disable,VAR_5
chv_dp_pre_pll_enable,VAR_6
chv_post_disable_dp,VAR_7
chv_pre_enable_dp,VAR_8
drm_encoder_cleanup,FUNC_2
drm_encoder_init,FUNC_3
g4x_disable_dp,VAR_9
g4x_enable_dp,VAR_10
g4x_post_disable_dp,VAR_11
g4x_pre_enable_dp,VAR_12
intel_bios_port_aux_ch,FUNC_4
intel_connector_alloc,FUNC_5
intel_dp_compute_config,VAR_13
intel_dp_enc_funcs,VAR_14
intel_dp_encoder_suspend,VAR_15
intel_dp_get_config,VAR_16
intel_dp_get_hw_state,VAR_17
intel_dp_hotplug,VAR_18
intel_dp_hpd_pulse,VAR_19
intel_dp_init_connector,FUNC_6
intel_infoframe_init,FUNC_7
intel_panel_update_backlight,VAR_20
intel_port_to_power_domain,FUNC_8
kfree,FUNC_9
kzalloc,FUNC_10
port_name,FUNC_11
vlv_disable_dp,VAR_21
vlv_dp_pre_pll_enable,VAR_22
vlv_enable_dp,VAR_23
vlv_post_disable_dp,VAR_24
vlv_pre_enable_dp,VAR_25
intel_dp_init,FUNC_12
dev_priv,VAR_26
output_reg,VAR_27
port,VAR_28
intel_dig_port,VAR_29
intel_encoder,VAR_30
encoder,VAR_31
intel_connector,VAR_32
