{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1514374513222 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1514374513223 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 27 19:35:13 2017 " "Processing started: Wed Dec 27 19:35:13 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1514374513223 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1514374513223 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off NinthProject-00 -c NinthProject-00 " "Command: quartus_map --read_settings_files=on --write_settings_files=off NinthProject-00 -c NinthProject-00" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1514374513223 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1514374513608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "second.v 1 1 " "Found 1 design units, including 1 entities, in source file second.v" { { "Info" "ISGN_ENTITY_NAME" "1 Second " "Found entity 1: Second" {  } { { "Second.v" "" { Text "E:/testofquartus/NinthProject-00/Second.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514374513657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514374513657 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mux_8.v(7) " "Verilog HDL information at mux_8.v(7): always construct contains both blocking and non-blocking assignments" {  } { { "mux_8.v" "" { Text "E:/testofquartus/NinthProject-00/mux_8.v" 7 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1514374513660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8 " "Found entity 1: mux_8" {  } { { "mux_8.v" "" { Text "E:/testofquartus/NinthProject-00/mux_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514374513661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514374513661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "move_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file move_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 move_reg " "Found entity 1: move_reg" {  } { { "move_reg.v" "" { Text "E:/testofquartus/NinthProject-00/move_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514374513664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514374513664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file frequency_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_divider " "Found entity 1: frequency_divider" {  } { { "frequency_divider.v" "" { Text "E:/testofquartus/NinthProject-00/frequency_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514374513666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514374513666 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "xl_generate.v(6) " "Verilog HDL information at xl_generate.v(6): always construct contains both blocking and non-blocking assignments" {  } { { "xl_generate.v" "" { Text "E:/testofquartus/NinthProject-00/xl_generate.v" 6 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1514374513669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xl_generate.v 1 1 " "Found 1 design units, including 1 entities, in source file xl_generate.v" { { "Info" "ISGN_ENTITY_NAME" "1 xl_generate " "Found entity 1: xl_generate" {  } { { "xl_generate.v" "" { Text "E:/testofquartus/NinthProject-00/xl_generate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514374513670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514374513670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xl_reciver.v 1 1 " "Found 1 design units, including 1 entities, in source file xl_reciver.v" { { "Info" "ISGN_ENTITY_NAME" "1 xl_reciver " "Found entity 1: xl_reciver" {  } { { "xl_reciver.v" "" { Text "E:/testofquartus/NinthProject-00/xl_reciver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514374513672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514374513672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ninthproject_00.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ninthproject_00.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 NinthProject_00 " "Found entity 1: NinthProject_00" {  } { { "NinthProject_00.bdf" "" { Schematic "E:/testofquartus/NinthProject-00/NinthProject_00.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514374513675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514374513675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder.v" "" { Text "E:/testofquartus/NinthProject-00/Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514374513678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514374513678 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "NinthProject_00 " "Elaborating entity \"NinthProject_00\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1514374513725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xl_reciver xl_reciver:inst2 " "Elaborating entity \"xl_reciver\" for hierarchy \"xl_reciver:inst2\"" {  } { { "NinthProject_00.bdf" "inst2" { Schematic "E:/testofquartus/NinthProject-00/NinthProject_00.bdf" { { 168 824 1000 280 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514374513741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider frequency_divider:inst " "Elaborating entity \"frequency_divider\" for hierarchy \"frequency_divider:inst\"" {  } { { "NinthProject_00.bdf" "inst" { Schematic "E:/testofquartus/NinthProject-00/NinthProject_00.bdf" { { 128 400 584 240 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514374513745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xl_generate xl_generate:inst1 " "Elaborating entity \"xl_generate\" for hierarchy \"xl_generate:inst1\"" {  } { { "NinthProject_00.bdf" "inst1" { Schematic "E:/testofquartus/NinthProject-00/NinthProject_00.bdf" { { 184 640 792 296 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514374513751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Second Second:inst6 " "Elaborating entity \"Second\" for hierarchy \"Second:inst6\"" {  } { { "NinthProject_00.bdf" "inst6" { Schematic "E:/testofquartus/NinthProject-00/NinthProject_00.bdf" { { 224 1376 1528 304 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514374513753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8 mux_8:inst5 " "Elaborating entity \"mux_8\" for hierarchy \"mux_8:inst5\"" {  } { { "NinthProject_00.bdf" "inst5" { Schematic "E:/testofquartus/NinthProject-00/NinthProject_00.bdf" { { 264 1192 1368 472 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514374513756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "move_reg move_reg:inst4 " "Elaborating entity \"move_reg\" for hierarchy \"move_reg:inst4\"" {  } { { "NinthProject_00.bdf" "inst4" { Schematic "E:/testofquartus/NinthProject-00/NinthProject_00.bdf" { { 264 1000 1184 440 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514374513759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder Decoder:inst3 " "Elaborating entity \"Decoder\" for hierarchy \"Decoder:inst3\"" {  } { { "NinthProject_00.bdf" "inst3" { Schematic "E:/testofquartus/NinthProject-00/NinthProject_00.bdf" { { 280 824 976 360 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514374513762 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "num\[0\] GND " "Pin \"num\[0\]\" is stuck at GND" {  } { { "NinthProject_00.bdf" "" { Schematic "E:/testofquartus/NinthProject-00/NinthProject_00.bdf" { { 248 1536 1712 264 "num\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1514374514613 "|NinthProject_00|num[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1514374514613 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1514374514721 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/testofquartus/NinthProject-00/output_files/NinthProject-00.map.smsg " "Generated suppressed messages file E:/testofquartus/NinthProject-00/output_files/NinthProject-00.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1514374515017 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1514374515095 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514374515095 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "171 " "Implemented 171 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1514374515142 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1514374515142 ""} { "Info" "ICUT_CUT_TM_LCELLS" "141 " "Implemented 141 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1514374515142 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1514374515142 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "513 " "Peak virtual memory: 513 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1514374515164 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 27 19:35:15 2017 " "Processing ended: Wed Dec 27 19:35:15 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1514374515164 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1514374515164 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1514374515164 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1514374515164 ""}
