# FPGA DESIGN FLOW DOCUMENTATION

*We've already summarised the process that exist in fpga design flow. To navigate click [here](fpga_design_flow_chart.md)*
Now we gonna replicate the entire block diagram flow in this documentation

**Design Code, Testbench Code and I/O Planning constraints are presented [here](source_codes.md)**

*. CREATING PROJECT
![image](https://user-images.githubusercontent.com/115934581/219873306-1e6c9431-2853-41e9-977a-2bb6e3c5abf7.png)
![image](https://user-images.githubusercontent.com/115934581/219873375-33f748f5-8a1f-406d-b624-de164bd65ece.png)
![image](https://user-images.githubusercontent.com/115934581/219873786-1109afe9-9381-4ae3-a1d7-ffcfeca3cba8.png)
![image](https://user-images.githubusercontent.com/115934581/219873987-82405059-c5e8-46be-9c04-ebb6ab495dbf.png)

---
1. DESIGN ENTRY
![image](https://user-images.githubusercontent.com/115934581/219874478-5cc1b4e0-5f06-4d34-a45b-76520b9dcc48.png)
![image](https://user-images.githubusercontent.com/115934581/219874754-4ebf44ce-443e-4d9a-a84b-7b13be4c3b00.png)
![image](https://user-images.githubusercontent.com/115934581/219874830-21adaaca-741a-4327-a177-65b574b6c638.png)
![image](https://user-images.githubusercontent.com/115934581/219874987-5e33a938-e70f-479f-9965-d748f0c4a974.png)
![image](https://user-images.githubusercontent.com/115934581/219875174-ec0e2813-00a0-42e8-8d5b-aed57c9ebae3.png)
![image](https://user-images.githubusercontent.com/115934581/219875396-c8792fa0-e9e5-4064-b7f8-47a1bd03fd0d.png)

---
2. BEHAVIOURAL SIMULATION
---
![image](https://user-images.githubusercontent.com/115934581/219876629-86bcd4e3-1827-44aa-8b4b-419cfe97bb18.png)
![image](https://user-images.githubusercontent.com/115934581/219876660-34b2515e-561d-4b39-9ae0-4415908bc26a.png)
![image](https://user-images.githubusercontent.com/115934581/219876736-dd12f760-ac4d-4736-beb7-db3022c0e98e.png)
![image](https://user-images.githubusercontent.com/115934581/219876823-7cd15d45-1b66-4df0-a3f1-c041691931bb.png)
![image](https://user-images.githubusercontent.com/115934581/219876906-feeee01a-8805-42fe-80e4-67d8f281ec5d.png)
![image](https://user-images.githubusercontent.com/115934581/219877017-5806853a-fdf7-45b8-829f-bda39c456f41.png)
![image](https://user-images.githubusercontent.com/115934581/219877132-f392bd4d-b5c3-4b52-92df-0013e4dd5ebc.png)

---
3. SYNTHESIS
---
![image](https://user-images.githubusercontent.com/115934581/219877271-2f5689b2-4ef6-4817-a8c2-6017fd341069.png)
![image](https://user-images.githubusercontent.com/115934581/219878023-0725b032-ba07-4150-91f4-54142f5de1f0.png)

---
<!-- 4. POST SYNTHESIS FUNCTIONAL SIMULATION -->
<!-- ![image](https://user-images.githubusercontent.com/115934581/219878658-f55d8a2b-6a8e-4901-a6b2-63ed79c4a926.png) -->
<!-- ![image](https://user-images.githubusercontent.com/115934581/219879365-45e73d35-47f4-4584-aebf-1545b5a9c732.png) -->

---
4. I/O PLANNING
---
![image](https://user-images.githubusercontent.com/115934581/219879928-a4f0f359-2ff7-4f8a-924f-f2c3cb10bf51.png)
![image](https://user-images.githubusercontent.com/115934581/219880032-bf6e8fde-e1e4-4872-b93b-7ef83810a57e.png)

5. POST SYNTHESIS FUNCTIONAL SIMULATION
---
![image](https://user-images.githubusercontent.com/115934581/219880817-ce13839d-17fb-45c1-b7b1-684a0ce8f3a0.png)
![image](https://user-images.githubusercontent.com/115934581/219881074-87912fe3-3307-4f9b-ac23-d22282d53b75.png)

6. IMPLEMENTATION
---
![image](https://user-images.githubusercontent.com/115934581/219885061-c2687379-3c1e-4730-bea1-37de3f1b2f1f.png)


