$date
	Mon Jan  9 22:00:16 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module brailleToBinaryTb $end
$var wire 8 ! Y [8:1] $end
$var reg 1 " CLK $end
$var reg 1 # I $end
$var reg 1 $ R $end
$scope module BTA $end
$var wire 1 " CLK $end
$var wire 1 # I $end
$var wire 1 $ R $end
$var wire 8 % Y [8:1] $end
$var reg 4 & ns [3:0] $end
$var reg 8 ' op [8:1] $end
$var reg 4 ( ps [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
b0 '
b1 &
b0 %
0$
0#
1"
b0 !
$end
#5
0"
#10
b10 &
b1 (
1"
1$
#15
0"
#20
b100 &
b10 (
1"
#25
0"
#30
b0 &
b100 (
1"
#35
0"
#40
b0 (
b0 &
1"
1#
#45
0"
#50
1"
#55
0"
#60
1"
#65
0"
#70
b1 &
1"
0#
#75
0"
#80
b10 &
b1 (
1"
#85
0"
#90
b10 (
b11 &
1"
1#
#95
0"
#100
b111 &
b11 (
1"
#105
0"
#110
b111 (
b1010 &
1"
0#
#115
0"
#120
b110100 !
b110100 %
b110100 '
b1010 (
b0 &
1"
1#
#125
0"
#130
b0 !
b0 %
b0 '
b0 (
1"
#135
0"
#140
1"
#145
0"
#150
1"
#155
0"
#160
1"
#165
0"
#170
1"
#175
0"
#180
1"
#185
0"
#190
1"
#195
0"
#200
1"
#205
0"
#210
1"
#215
0"
#220
1"
#225
0"
#230
1"
#235
0"
#240
1"
#245
0"
#250
1"
#255
0"
#260
1"
#265
0"
#270
1"
#275
0"
#280
1"
#285
0"
#290
1"
#295
0"
#300
1"
