
ants_master_MSS_MSS_CM3_0_app:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00009d70  20000000  20000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  20009d70  20009d70  00011d70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .data         00000530  20009d78  20009d78  00011d78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00000200  2000a2a8  2000a2a8  000122a8  2**2
                  ALLOC
  4 .stack        00003000  2000a4a8  2000a4a8  000122a8  2**0
                  ALLOC
  5 .comment      00000306  00000000  00000000  000122a8  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 00000958  00000000  00000000  000125ae  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_pubnames 00001850  00000000  00000000  00012f06  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   0000d674  00000000  00000000  00014756  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 000018bb  00000000  00000000  00021dca  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   000050c2  00000000  00000000  00023685  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  00002bb0  00000000  00000000  00028748  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    00004a22  00000000  00000000  0002b2f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    000033f5  00000000  00000000  0002fd1a  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macinfo 0006c443  00000000  00000000  0003310f  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .ARM.attributes 00000025  00000000  00000000  0009f552  2**0
                  CONTENTS, READONLY
 16 .debug_ranges 000008e0  00000000  00000000  0009f577  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

20000000 <__text_start>:
20000000:	20010000 	.word	0x20010000
20000004:	20000299 	.word	0x20000299
20000008:	20000309 	.word	0x20000309
2000000c:	2000030b 	.word	0x2000030b
20000010:	2000030d 	.word	0x2000030d
20000014:	2000030f 	.word	0x2000030f
20000018:	20000311 	.word	0x20000311
	...
2000002c:	20000313 	.word	0x20000313
20000030:	20000315 	.word	0x20000315
20000034:	00000000 	.word	0x00000000
20000038:	20000317 	.word	0x20000317
2000003c:	20000319 	.word	0x20000319
20000040:	2000031b 	.word	0x2000031b
20000044:	2000031d 	.word	0x2000031d
20000048:	2000031f 	.word	0x2000031f
2000004c:	20000321 	.word	0x20000321
20000050:	20000323 	.word	0x20000323
20000054:	20000325 	.word	0x20000325
20000058:	20000327 	.word	0x20000327
2000005c:	20000329 	.word	0x20000329
20000060:	2000032b 	.word	0x2000032b
20000064:	2000032d 	.word	0x2000032d
20000068:	20001fa5 	.word	0x20001fa5
2000006c:	20001fd1 	.word	0x20001fd1
20000070:	20002b21 	.word	0x20002b21
20000074:	20002b4d 	.word	0x20002b4d
20000078:	20000337 	.word	0x20000337
2000007c:	20000339 	.word	0x20000339
20000080:	2000033b 	.word	0x2000033b
20000084:	2000033d 	.word	0x2000033d
20000088:	2000033f 	.word	0x2000033f
2000008c:	20000341 	.word	0x20000341
20000090:	20001595 	.word	0x20001595
20000094:	20000345 	.word	0x20000345
20000098:	20000347 	.word	0x20000347
2000009c:	20000349 	.word	0x20000349
200000a0:	2000034b 	.word	0x2000034b
	...
200000bc:	2000034d 	.word	0x2000034d
200000c0:	2000034f 	.word	0x2000034f
200000c4:	20000351 	.word	0x20000351
200000c8:	20000353 	.word	0x20000353
200000cc:	20000355 	.word	0x20000355
200000d0:	20000357 	.word	0x20000357
200000d4:	20000359 	.word	0x20000359
200000d8:	2000035b 	.word	0x2000035b
200000dc:	2000035d 	.word	0x2000035d
200000e0:	2000035f 	.word	0x2000035f
200000e4:	20000361 	.word	0x20000361
200000e8:	20000363 	.word	0x20000363
200000ec:	20000365 	.word	0x20000365
200000f0:	20000367 	.word	0x20000367
200000f4:	20000369 	.word	0x20000369
200000f8:	2000036b 	.word	0x2000036b
200000fc:	2000036d 	.word	0x2000036d
20000100:	2000036f 	.word	0x2000036f
20000104:	20000371 	.word	0x20000371
20000108:	20000373 	.word	0x20000373
2000010c:	20000375 	.word	0x20000375
20000110:	20000377 	.word	0x20000377
20000114:	20000379 	.word	0x20000379
20000118:	2000037b 	.word	0x2000037b
2000011c:	2000037d 	.word	0x2000037d
20000120:	2000037f 	.word	0x2000037f
20000124:	20000381 	.word	0x20000381
20000128:	20000383 	.word	0x20000383
2000012c:	20000385 	.word	0x20000385
20000130:	20000387 	.word	0x20000387
20000134:	20000389 	.word	0x20000389
20000138:	2000038b 	.word	0x2000038b
2000013c:	2000038d 	.word	0x2000038d
20000140:	2000038f 	.word	0x2000038f
20000144:	20000391 	.word	0x20000391
20000148:	20000393 	.word	0x20000393
2000014c:	20000395 	.word	0x20000395
20000150:	20000397 	.word	0x20000397
20000154:	20000399 	.word	0x20000399
20000158:	2000039b 	.word	0x2000039b
2000015c:	2000039d 	.word	0x2000039d
20000160:	2000039f 	.word	0x2000039f
20000164:	200003a1 	.word	0x200003a1
20000168:	200003a3 	.word	0x200003a3
2000016c:	200003a5 	.word	0x200003a5
20000170:	200003a7 	.word	0x200003a7
20000174:	200003a9 	.word	0x200003a9
20000178:	200003ab 	.word	0x200003ab
2000017c:	200003ad 	.word	0x200003ad
20000180:	200003af 	.word	0x200003af
20000184:	200003b1 	.word	0x200003b1
20000188:	200003b3 	.word	0x200003b3
2000018c:	200003b5 	.word	0x200003b5
20000190:	200003b7 	.word	0x200003b7
20000194:	200003b9 	.word	0x200003b9
20000198:	200003bb 	.word	0x200003bb
2000019c:	200003bd 	.word	0x200003bd
200001a0:	200003bf 	.word	0x200003bf
200001a4:	200003c1 	.word	0x200003c1
200001a8:	200003c3 	.word	0x200003c3
200001ac:	200003c5 	.word	0x200003c5
200001b0:	200003c7 	.word	0x200003c7
200001b4:	200003c9 	.word	0x200003c9
200001b8:	200003cb 	.word	0x200003cb
200001bc:	200003cd 	.word	0x200003cd
200001c0:	200003cf 	.word	0x200003cf
200001c4:	200003d1 	.word	0x200003d1
200001c8:	200003d3 	.word	0x200003d3
200001cc:	200003d5 	.word	0x200003d5
200001d0:	200003d7 	.word	0x200003d7
200001d4:	200003d9 	.word	0x200003d9
200001d8:	200003db 	.word	0x200003db
200001dc:	200003dd 	.word	0x200003dd
200001e0:	200003df 	.word	0x200003df
200001e4:	200003e1 	.word	0x200003e1
200001e8:	200003e3 	.word	0x200003e3
200001ec:	200003e5 	.word	0x200003e5
200001f0:	200003e7 	.word	0x200003e7
200001f4:	200003e9 	.word	0x200003e9
200001f8:	200003eb 	.word	0x200003eb
200001fc:	200003ed 	.word	0x200003ed
20000200:	200003ef 	.word	0x200003ef
20000204:	200003f1 	.word	0x200003f1
20000208:	200003f3 	.word	0x200003f3
2000020c:	200003f5 	.word	0x200003f5
20000210:	200003f7 	.word	0x200003f7
20000214:	200003f9 	.word	0x200003f9
20000218:	20002f31 	.word	0x20002f31
2000021c:	20002f59 	.word	0x20002f59
20000220:	20002f81 	.word	0x20002f81
20000224:	20002fa9 	.word	0x20002fa9
20000228:	20002fd1 	.word	0x20002fd1
2000022c:	20002ff9 	.word	0x20002ff9
20000230:	20003021 	.word	0x20003021
20000234:	20003049 	.word	0x20003049
20000238:	20003071 	.word	0x20003071
2000023c:	20003099 	.word	0x20003099
20000240:	200030c1 	.word	0x200030c1
20000244:	200030e9 	.word	0x200030e9
20000248:	20003111 	.word	0x20003111
2000024c:	20003139 	.word	0x20003139
20000250:	20003161 	.word	0x20003161
20000254:	20003189 	.word	0x20003189
20000258:	200031b1 	.word	0x200031b1
2000025c:	200031d9 	.word	0x200031d9
20000260:	20003201 	.word	0x20003201
20000264:	20003229 	.word	0x20003229
20000268:	20003251 	.word	0x20003251
2000026c:	20003279 	.word	0x20003279
20000270:	200032a1 	.word	0x200032a1
20000274:	200032c9 	.word	0x200032c9
20000278:	200032f1 	.word	0x200032f1
2000027c:	20003319 	.word	0x20003319
20000280:	20003341 	.word	0x20003341
20000284:	20003369 	.word	0x20003369
20000288:	20003391 	.word	0x20003391
2000028c:	200033b9 	.word	0x200033b9
20000290:	200033e1 	.word	0x200033e1
20000294:	20003409 	.word	0x20003409

20000298 <Reset_Handler>:
20000298:	4868      	ldr	r0, [pc, #416]	; (2000043c <ACE_ADC2_FifoEmpty_IRQHandler+0x44>)
2000029a:	4780      	blx	r0
2000029c:	4868      	ldr	r0, [pc, #416]	; (20000440 <ACE_ADC2_FifoEmpty_IRQHandler+0x48>)
2000029e:	2800      	cmp	r0, #0
200002a0:	d10b      	bne.n	200002ba <copy_data>
200002a2:	4868      	ldr	r0, [pc, #416]	; (20000444 <ACE_ADC2_FifoEmpty_IRQHandler+0x4c>)
200002a4:	4968      	ldr	r1, [pc, #416]	; (20000448 <ACE_ADC2_FifoEmpty_IRQHandler+0x50>)
200002a6:	4a69      	ldr	r2, [pc, #420]	; (2000044c <ACE_ADC2_FifoEmpty_IRQHandler+0x54>)
200002a8:	4288      	cmp	r0, r1
200002aa:	d006      	beq.n	200002ba <copy_data>

200002ac <copy_code_loop>:
200002ac:	4291      	cmp	r1, r2
200002ae:	bf1c      	itt	ne
200002b0:	f850 3b04 	ldrne.w	r3, [r0], #4
200002b4:	f841 3b04 	strne.w	r3, [r1], #4
200002b8:	d1f8      	bne.n	200002ac <copy_code_loop>

200002ba <copy_data>:
200002ba:	4865      	ldr	r0, [pc, #404]	; (20000450 <ACE_ADC2_FifoEmpty_IRQHandler+0x58>)
200002bc:	4965      	ldr	r1, [pc, #404]	; (20000454 <ACE_ADC2_FifoEmpty_IRQHandler+0x5c>)
200002be:	4a66      	ldr	r2, [pc, #408]	; (20000458 <ACE_ADC2_FifoEmpty_IRQHandler+0x60>)
200002c0:	4288      	cmp	r0, r1
200002c2:	d006      	beq.n	200002d2 <clear_bss>

200002c4 <copy_data_loop>:
200002c4:	4291      	cmp	r1, r2
200002c6:	bf1c      	itt	ne
200002c8:	f850 3b04 	ldrne.w	r3, [r0], #4
200002cc:	f841 3b04 	strne.w	r3, [r1], #4
200002d0:	d1f8      	bne.n	200002c4 <copy_data_loop>

200002d2 <clear_bss>:
200002d2:	4862      	ldr	r0, [pc, #392]	; (2000045c <ACE_ADC2_FifoEmpty_IRQHandler+0x64>)
200002d4:	4962      	ldr	r1, [pc, #392]	; (20000460 <ACE_ADC2_FifoEmpty_IRQHandler+0x68>)
200002d6:	4a63      	ldr	r2, [pc, #396]	; (20000464 <ACE_ADC2_FifoEmpty_IRQHandler+0x6c>)

200002d8 <clear_bss_loop>:
200002d8:	4291      	cmp	r1, r2
200002da:	bf18      	it	ne
200002dc:	f841 0b04 	strne.w	r0, [r1], #4
200002e0:	d1fa      	bne.n	200002d8 <clear_bss_loop>
	...

200002f0 <call_glob_ctor>:
200002f0:	f8df 0174 	ldr.w	r0, [pc, #372]	; 20000468 <ACE_ADC2_FifoEmpty_IRQHandler+0x70>
200002f4:	f20f 0e03 	addw	lr, pc, #3
200002f8:	4700      	bx	r0

200002fa <branch_to_main>:
200002fa:	f04f 0000 	mov.w	r0, #0
200002fe:	f04f 0100 	mov.w	r1, #0
20000302:	f8df f168 	ldr.w	pc, [pc, #360]	; 2000046c <ACE_ADC2_FifoEmpty_IRQHandler+0x74>

20000306 <ExitLoop>:
20000306:	e7fe      	b.n	20000306 <ExitLoop>

20000308 <NMI_Handler>:
20000308:	e7fe      	b.n	20000308 <NMI_Handler>

2000030a <HardFault_Handler>:
2000030a:	e7fe      	b.n	2000030a <HardFault_Handler>

2000030c <MemManage_Handler>:
2000030c:	e7fe      	b.n	2000030c <MemManage_Handler>

2000030e <BusFault_Handler>:
2000030e:	e7fe      	b.n	2000030e <BusFault_Handler>

20000310 <UsageFault_Handler>:
20000310:	e7fe      	b.n	20000310 <UsageFault_Handler>

20000312 <SVC_Handler>:
20000312:	e7fe      	b.n	20000312 <SVC_Handler>

20000314 <DebugMon_Handler>:
20000314:	e7fe      	b.n	20000314 <DebugMon_Handler>

20000316 <PendSV_Handler>:
20000316:	e7fe      	b.n	20000316 <PendSV_Handler>

20000318 <SysTick_Handler>:
20000318:	e7fe      	b.n	20000318 <SysTick_Handler>

2000031a <WdogWakeup_IRQHandler>:
2000031a:	e7fe      	b.n	2000031a <WdogWakeup_IRQHandler>

2000031c <BrownOut_1_5V_IRQHandler>:
2000031c:	e7fe      	b.n	2000031c <BrownOut_1_5V_IRQHandler>

2000031e <BrownOut_3_3V_IRQHandler>:
2000031e:	e7fe      	b.n	2000031e <BrownOut_3_3V_IRQHandler>

20000320 <RTC_Match_IRQHandler>:
20000320:	e7fe      	b.n	20000320 <RTC_Match_IRQHandler>

20000322 <RTCIF_Pub_IRQHandler>:
20000322:	e7fe      	b.n	20000322 <RTCIF_Pub_IRQHandler>

20000324 <EthernetMAC_IRQHandler>:
20000324:	e7fe      	b.n	20000324 <EthernetMAC_IRQHandler>

20000326 <IAP_IRQHandler>:
20000326:	e7fe      	b.n	20000326 <IAP_IRQHandler>

20000328 <ENVM0_IRQHandler>:
20000328:	e7fe      	b.n	20000328 <ENVM0_IRQHandler>

2000032a <ENVM1_IRQHandler>:
2000032a:	e7fe      	b.n	2000032a <ENVM1_IRQHandler>

2000032c <DMA_IRQHandler>:
2000032c:	e7fe      	b.n	2000032c <DMA_IRQHandler>
2000032e:	e7fe      	b.n	2000032e <DMA_IRQHandler+0x2>
20000330:	e7fe      	b.n	20000330 <DMA_IRQHandler+0x4>
20000332:	e7fe      	b.n	20000332 <DMA_IRQHandler+0x6>
20000334:	e7fe      	b.n	20000334 <DMA_IRQHandler+0x8>

20000336 <I2C0_IRQHandler>:
20000336:	e7fe      	b.n	20000336 <I2C0_IRQHandler>

20000338 <I2C0_SMBAlert_IRQHandler>:
20000338:	e7fe      	b.n	20000338 <I2C0_SMBAlert_IRQHandler>

2000033a <I2C0_SMBus_IRQHandler>:
2000033a:	e7fe      	b.n	2000033a <I2C0_SMBus_IRQHandler>

2000033c <I2C1_IRQHandler>:
2000033c:	e7fe      	b.n	2000033c <I2C1_IRQHandler>

2000033e <I2C1_SMBAlert_IRQHandler>:
2000033e:	e7fe      	b.n	2000033e <I2C1_SMBAlert_IRQHandler>

20000340 <I2C1_SMBus_IRQHandler>:
20000340:	e7fe      	b.n	20000340 <I2C1_SMBus_IRQHandler>
20000342:	e7fe      	b.n	20000342 <I2C1_SMBus_IRQHandler+0x2>

20000344 <Timer2_IRQHandler>:
20000344:	e7fe      	b.n	20000344 <Timer2_IRQHandler>

20000346 <PLL_Lock_IRQHandler>:
20000346:	e7fe      	b.n	20000346 <PLL_Lock_IRQHandler>

20000348 <PLL_LockLost_IRQHandler>:
20000348:	e7fe      	b.n	20000348 <PLL_LockLost_IRQHandler>

2000034a <CommError_IRQHandler>:
2000034a:	e7fe      	b.n	2000034a <CommError_IRQHandler>

2000034c <Fabric_IRQHandler>:
2000034c:	e7fe      	b.n	2000034c <Fabric_IRQHandler>

2000034e <GPIO0_IRQHandler>:
2000034e:	e7fe      	b.n	2000034e <GPIO0_IRQHandler>

20000350 <GPIO1_IRQHandler>:
20000350:	e7fe      	b.n	20000350 <GPIO1_IRQHandler>

20000352 <GPIO2_IRQHandler>:
20000352:	e7fe      	b.n	20000352 <GPIO2_IRQHandler>

20000354 <GPIO3_IRQHandler>:
20000354:	e7fe      	b.n	20000354 <GPIO3_IRQHandler>

20000356 <GPIO4_IRQHandler>:
20000356:	e7fe      	b.n	20000356 <GPIO4_IRQHandler>

20000358 <GPIO5_IRQHandler>:
20000358:	e7fe      	b.n	20000358 <GPIO5_IRQHandler>

2000035a <GPIO6_IRQHandler>:
2000035a:	e7fe      	b.n	2000035a <GPIO6_IRQHandler>

2000035c <GPIO7_IRQHandler>:
2000035c:	e7fe      	b.n	2000035c <GPIO7_IRQHandler>

2000035e <GPIO8_IRQHandler>:
2000035e:	e7fe      	b.n	2000035e <GPIO8_IRQHandler>

20000360 <GPIO9_IRQHandler>:
20000360:	e7fe      	b.n	20000360 <GPIO9_IRQHandler>

20000362 <GPIO10_IRQHandler>:
20000362:	e7fe      	b.n	20000362 <GPIO10_IRQHandler>

20000364 <GPIO11_IRQHandler>:
20000364:	e7fe      	b.n	20000364 <GPIO11_IRQHandler>

20000366 <GPIO12_IRQHandler>:
20000366:	e7fe      	b.n	20000366 <GPIO12_IRQHandler>

20000368 <GPIO13_IRQHandler>:
20000368:	e7fe      	b.n	20000368 <GPIO13_IRQHandler>

2000036a <GPIO14_IRQHandler>:
2000036a:	e7fe      	b.n	2000036a <GPIO14_IRQHandler>

2000036c <GPIO15_IRQHandler>:
2000036c:	e7fe      	b.n	2000036c <GPIO15_IRQHandler>

2000036e <GPIO16_IRQHandler>:
2000036e:	e7fe      	b.n	2000036e <GPIO16_IRQHandler>

20000370 <GPIO17_IRQHandler>:
20000370:	e7fe      	b.n	20000370 <GPIO17_IRQHandler>

20000372 <GPIO18_IRQHandler>:
20000372:	e7fe      	b.n	20000372 <GPIO18_IRQHandler>

20000374 <GPIO19_IRQHandler>:
20000374:	e7fe      	b.n	20000374 <GPIO19_IRQHandler>

20000376 <GPIO20_IRQHandler>:
20000376:	e7fe      	b.n	20000376 <GPIO20_IRQHandler>

20000378 <GPIO21_IRQHandler>:
20000378:	e7fe      	b.n	20000378 <GPIO21_IRQHandler>

2000037a <GPIO22_IRQHandler>:
2000037a:	e7fe      	b.n	2000037a <GPIO22_IRQHandler>

2000037c <GPIO23_IRQHandler>:
2000037c:	e7fe      	b.n	2000037c <GPIO23_IRQHandler>

2000037e <GPIO24_IRQHandler>:
2000037e:	e7fe      	b.n	2000037e <GPIO24_IRQHandler>

20000380 <GPIO25_IRQHandler>:
20000380:	e7fe      	b.n	20000380 <GPIO25_IRQHandler>

20000382 <GPIO26_IRQHandler>:
20000382:	e7fe      	b.n	20000382 <GPIO26_IRQHandler>

20000384 <GPIO27_IRQHandler>:
20000384:	e7fe      	b.n	20000384 <GPIO27_IRQHandler>

20000386 <GPIO28_IRQHandler>:
20000386:	e7fe      	b.n	20000386 <GPIO28_IRQHandler>

20000388 <GPIO29_IRQHandler>:
20000388:	e7fe      	b.n	20000388 <GPIO29_IRQHandler>

2000038a <GPIO30_IRQHandler>:
2000038a:	e7fe      	b.n	2000038a <GPIO30_IRQHandler>

2000038c <GPIO31_IRQHandler>:
2000038c:	e7fe      	b.n	2000038c <GPIO31_IRQHandler>

2000038e <ACE_PC0_Flag0_IRQHandler>:
2000038e:	e7fe      	b.n	2000038e <ACE_PC0_Flag0_IRQHandler>

20000390 <ACE_PC0_Flag1_IRQHandler>:
20000390:	e7fe      	b.n	20000390 <ACE_PC0_Flag1_IRQHandler>

20000392 <ACE_PC0_Flag2_IRQHandler>:
20000392:	e7fe      	b.n	20000392 <ACE_PC0_Flag2_IRQHandler>

20000394 <ACE_PC0_Flag3_IRQHandler>:
20000394:	e7fe      	b.n	20000394 <ACE_PC0_Flag3_IRQHandler>

20000396 <ACE_PC1_Flag0_IRQHandler>:
20000396:	e7fe      	b.n	20000396 <ACE_PC1_Flag0_IRQHandler>

20000398 <ACE_PC1_Flag1_IRQHandler>:
20000398:	e7fe      	b.n	20000398 <ACE_PC1_Flag1_IRQHandler>

2000039a <ACE_PC1_Flag2_IRQHandler>:
2000039a:	e7fe      	b.n	2000039a <ACE_PC1_Flag2_IRQHandler>

2000039c <ACE_PC1_Flag3_IRQHandler>:
2000039c:	e7fe      	b.n	2000039c <ACE_PC1_Flag3_IRQHandler>

2000039e <ACE_PC2_Flag0_IRQHandler>:
2000039e:	e7fe      	b.n	2000039e <ACE_PC2_Flag0_IRQHandler>

200003a0 <ACE_PC2_Flag1_IRQHandler>:
200003a0:	e7fe      	b.n	200003a0 <ACE_PC2_Flag1_IRQHandler>

200003a2 <ACE_PC2_Flag2_IRQHandler>:
200003a2:	e7fe      	b.n	200003a2 <ACE_PC2_Flag2_IRQHandler>

200003a4 <ACE_PC2_Flag3_IRQHandler>:
200003a4:	e7fe      	b.n	200003a4 <ACE_PC2_Flag3_IRQHandler>

200003a6 <ACE_ADC0_DataValid_IRQHandler>:
200003a6:	e7fe      	b.n	200003a6 <ACE_ADC0_DataValid_IRQHandler>

200003a8 <ACE_ADC1_DataValid_IRQHandler>:
200003a8:	e7fe      	b.n	200003a8 <ACE_ADC1_DataValid_IRQHandler>

200003aa <ACE_ADC2_DataValid_IRQHandler>:
200003aa:	e7fe      	b.n	200003aa <ACE_ADC2_DataValid_IRQHandler>

200003ac <ACE_ADC0_CalDone_IRQHandler>:
200003ac:	e7fe      	b.n	200003ac <ACE_ADC0_CalDone_IRQHandler>

200003ae <ACE_ADC1_CalDone_IRQHandler>:
200003ae:	e7fe      	b.n	200003ae <ACE_ADC1_CalDone_IRQHandler>

200003b0 <ACE_ADC2_CalDone_IRQHandler>:
200003b0:	e7fe      	b.n	200003b0 <ACE_ADC2_CalDone_IRQHandler>

200003b2 <ACE_ADC0_CalStart_IRQHandler>:
200003b2:	e7fe      	b.n	200003b2 <ACE_ADC0_CalStart_IRQHandler>

200003b4 <ACE_ADC1_CalStart_IRQHandler>:
200003b4:	e7fe      	b.n	200003b4 <ACE_ADC1_CalStart_IRQHandler>

200003b6 <ACE_ADC2_CalStart_IRQHandler>:
200003b6:	e7fe      	b.n	200003b6 <ACE_ADC2_CalStart_IRQHandler>

200003b8 <ACE_Comp0_Fall_IRQHandler>:
200003b8:	e7fe      	b.n	200003b8 <ACE_Comp0_Fall_IRQHandler>

200003ba <ACE_Comp1_Fall_IRQHandler>:
200003ba:	e7fe      	b.n	200003ba <ACE_Comp1_Fall_IRQHandler>

200003bc <ACE_Comp2_Fall_IRQHandler>:
200003bc:	e7fe      	b.n	200003bc <ACE_Comp2_Fall_IRQHandler>

200003be <ACE_Comp3_Fall_IRQHandler>:
200003be:	e7fe      	b.n	200003be <ACE_Comp3_Fall_IRQHandler>

200003c0 <ACE_Comp4_Fall_IRQHandler>:
200003c0:	e7fe      	b.n	200003c0 <ACE_Comp4_Fall_IRQHandler>

200003c2 <ACE_Comp5_Fall_IRQHandler>:
200003c2:	e7fe      	b.n	200003c2 <ACE_Comp5_Fall_IRQHandler>

200003c4 <ACE_Comp6_Fall_IRQHandler>:
200003c4:	e7fe      	b.n	200003c4 <ACE_Comp6_Fall_IRQHandler>

200003c6 <ACE_Comp7_Fall_IRQHandler>:
200003c6:	e7fe      	b.n	200003c6 <ACE_Comp7_Fall_IRQHandler>

200003c8 <ACE_Comp8_Fall_IRQHandler>:
200003c8:	e7fe      	b.n	200003c8 <ACE_Comp8_Fall_IRQHandler>

200003ca <ACE_Comp9_Fall_IRQHandler>:
200003ca:	e7fe      	b.n	200003ca <ACE_Comp9_Fall_IRQHandler>

200003cc <ACE_Comp10_Fall_IRQHandler>:
200003cc:	e7fe      	b.n	200003cc <ACE_Comp10_Fall_IRQHandler>

200003ce <ACE_Comp11_Fall_IRQHandler>:
200003ce:	e7fe      	b.n	200003ce <ACE_Comp11_Fall_IRQHandler>

200003d0 <ACE_Comp0_Rise_IRQHandler>:
200003d0:	e7fe      	b.n	200003d0 <ACE_Comp0_Rise_IRQHandler>

200003d2 <ACE_Comp1_Rise_IRQHandler>:
200003d2:	e7fe      	b.n	200003d2 <ACE_Comp1_Rise_IRQHandler>

200003d4 <ACE_Comp2_Rise_IRQHandler>:
200003d4:	e7fe      	b.n	200003d4 <ACE_Comp2_Rise_IRQHandler>

200003d6 <ACE_Comp3_Rise_IRQHandler>:
200003d6:	e7fe      	b.n	200003d6 <ACE_Comp3_Rise_IRQHandler>

200003d8 <ACE_Comp4_Rise_IRQHandler>:
200003d8:	e7fe      	b.n	200003d8 <ACE_Comp4_Rise_IRQHandler>

200003da <ACE_Comp5_Rise_IRQHandler>:
200003da:	e7fe      	b.n	200003da <ACE_Comp5_Rise_IRQHandler>

200003dc <ACE_Comp6_Rise_IRQHandler>:
200003dc:	e7fe      	b.n	200003dc <ACE_Comp6_Rise_IRQHandler>

200003de <ACE_Comp7_Rise_IRQHandler>:
200003de:	e7fe      	b.n	200003de <ACE_Comp7_Rise_IRQHandler>

200003e0 <ACE_Comp8_Rise_IRQHandler>:
200003e0:	e7fe      	b.n	200003e0 <ACE_Comp8_Rise_IRQHandler>

200003e2 <ACE_Comp9_Rise_IRQHandler>:
200003e2:	e7fe      	b.n	200003e2 <ACE_Comp9_Rise_IRQHandler>

200003e4 <ACE_Comp10_Rise_IRQHandler>:
200003e4:	e7fe      	b.n	200003e4 <ACE_Comp10_Rise_IRQHandler>

200003e6 <ACE_Comp11_Rise_IRQHandler>:
200003e6:	e7fe      	b.n	200003e6 <ACE_Comp11_Rise_IRQHandler>

200003e8 <ACE_ADC0_FifoFull_IRQHandler>:
200003e8:	e7fe      	b.n	200003e8 <ACE_ADC0_FifoFull_IRQHandler>

200003ea <ACE_ADC0_FifoAFull_IRQHandler>:
200003ea:	e7fe      	b.n	200003ea <ACE_ADC0_FifoAFull_IRQHandler>

200003ec <ACE_ADC0_FifoEmpty_IRQHandler>:
200003ec:	e7fe      	b.n	200003ec <ACE_ADC0_FifoEmpty_IRQHandler>

200003ee <ACE_ADC1_FifoFull_IRQHandler>:
200003ee:	e7fe      	b.n	200003ee <ACE_ADC1_FifoFull_IRQHandler>

200003f0 <ACE_ADC1_FifoAFull_IRQHandler>:
200003f0:	e7fe      	b.n	200003f0 <ACE_ADC1_FifoAFull_IRQHandler>

200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>:
200003f2:	e7fe      	b.n	200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>

200003f4 <ACE_ADC2_FifoFull_IRQHandler>:
200003f4:	e7fe      	b.n	200003f4 <ACE_ADC2_FifoFull_IRQHandler>

200003f6 <ACE_ADC2_FifoAFull_IRQHandler>:
200003f6:	e7fe      	b.n	200003f6 <ACE_ADC2_FifoAFull_IRQHandler>

200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>:
200003f8:	e7fe      	b.n	200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>
200003fa:	e7fe      	b.n	200003fa <ACE_ADC2_FifoEmpty_IRQHandler+0x2>
200003fc:	e7fe      	b.n	200003fc <ACE_ADC2_FifoEmpty_IRQHandler+0x4>
200003fe:	e7fe      	b.n	200003fe <ACE_ADC2_FifoEmpty_IRQHandler+0x6>
20000400:	e7fe      	b.n	20000400 <ACE_ADC2_FifoEmpty_IRQHandler+0x8>
20000402:	e7fe      	b.n	20000402 <ACE_ADC2_FifoEmpty_IRQHandler+0xa>
20000404:	e7fe      	b.n	20000404 <ACE_ADC2_FifoEmpty_IRQHandler+0xc>
20000406:	e7fe      	b.n	20000406 <ACE_ADC2_FifoEmpty_IRQHandler+0xe>
20000408:	e7fe      	b.n	20000408 <ACE_ADC2_FifoEmpty_IRQHandler+0x10>
2000040a:	e7fe      	b.n	2000040a <ACE_ADC2_FifoEmpty_IRQHandler+0x12>
2000040c:	e7fe      	b.n	2000040c <ACE_ADC2_FifoEmpty_IRQHandler+0x14>
2000040e:	e7fe      	b.n	2000040e <ACE_ADC2_FifoEmpty_IRQHandler+0x16>
20000410:	e7fe      	b.n	20000410 <ACE_ADC2_FifoEmpty_IRQHandler+0x18>
20000412:	e7fe      	b.n	20000412 <ACE_ADC2_FifoEmpty_IRQHandler+0x1a>
20000414:	e7fe      	b.n	20000414 <ACE_ADC2_FifoEmpty_IRQHandler+0x1c>
20000416:	e7fe      	b.n	20000416 <ACE_ADC2_FifoEmpty_IRQHandler+0x1e>
20000418:	e7fe      	b.n	20000418 <ACE_ADC2_FifoEmpty_IRQHandler+0x20>
2000041a:	e7fe      	b.n	2000041a <ACE_ADC2_FifoEmpty_IRQHandler+0x22>
2000041c:	e7fe      	b.n	2000041c <ACE_ADC2_FifoEmpty_IRQHandler+0x24>
2000041e:	e7fe      	b.n	2000041e <ACE_ADC2_FifoEmpty_IRQHandler+0x26>
20000420:	e7fe      	b.n	20000420 <ACE_ADC2_FifoEmpty_IRQHandler+0x28>
20000422:	e7fe      	b.n	20000422 <ACE_ADC2_FifoEmpty_IRQHandler+0x2a>
20000424:	e7fe      	b.n	20000424 <ACE_ADC2_FifoEmpty_IRQHandler+0x2c>
20000426:	e7fe      	b.n	20000426 <ACE_ADC2_FifoEmpty_IRQHandler+0x2e>
20000428:	e7fe      	b.n	20000428 <ACE_ADC2_FifoEmpty_IRQHandler+0x30>
2000042a:	e7fe      	b.n	2000042a <ACE_ADC2_FifoEmpty_IRQHandler+0x32>
2000042c:	e7fe      	b.n	2000042c <ACE_ADC2_FifoEmpty_IRQHandler+0x34>
2000042e:	e7fe      	b.n	2000042e <ACE_ADC2_FifoEmpty_IRQHandler+0x36>
20000430:	e7fe      	b.n	20000430 <ACE_ADC2_FifoEmpty_IRQHandler+0x38>
20000432:	e7fe      	b.n	20000432 <ACE_ADC2_FifoEmpty_IRQHandler+0x3a>
20000434:	e7fe      	b.n	20000434 <ACE_ADC2_FifoEmpty_IRQHandler+0x3c>
20000436:	e7fe      	b.n	20000436 <ACE_ADC2_FifoEmpty_IRQHandler+0x3e>
20000438:	e7fe      	b.n	20000438 <ACE_ADC2_FifoEmpty_IRQHandler+0x40>
2000043a:	0000      	.short	0x0000
2000043c:	20002c9d 	.word	0x20002c9d
20000440:	00000000 	.word	0x00000000
20000444:	20000000 	.word	0x20000000
20000448:	20000000 	.word	0x20000000
2000044c:	20009d78 	.word	0x20009d78
20000450:	20009d78 	.word	0x20009d78
20000454:	20009d78 	.word	0x20009d78
20000458:	2000a2a8 	.word	0x2000a2a8
2000045c:	00000000 	.word	0x00000000
20000460:	2000a2a8 	.word	0x2000a2a8
20000464:	2000a4a8 	.word	0x2000a4a8
20000468:	20003c05 	.word	0x20003c05
2000046c:	20000595 	.word	0x20000595

20000470 <__do_global_dtors_aux>:
20000470:	f24a 23a8 	movw	r3, #41640	; 0xa2a8
20000474:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000478:	781a      	ldrb	r2, [r3, #0]
2000047a:	b90a      	cbnz	r2, 20000480 <__do_global_dtors_aux+0x10>
2000047c:	2001      	movs	r0, #1
2000047e:	7018      	strb	r0, [r3, #0]
20000480:	4770      	bx	lr
20000482:	bf00      	nop

20000484 <frame_dummy>:
20000484:	f649 5078 	movw	r0, #40312	; 0x9d78
20000488:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000048c:	b508      	push	{r3, lr}
2000048e:	6803      	ldr	r3, [r0, #0]
20000490:	b12b      	cbz	r3, 2000049e <frame_dummy+0x1a>
20000492:	f240 0300 	movw	r3, #0
20000496:	f2c0 0300 	movt	r3, #0
2000049a:	b103      	cbz	r3, 2000049e <frame_dummy+0x1a>
2000049c:	4798      	blx	r3
2000049e:	bd08      	pop	{r3, pc}

200004a0 <trigger_solenoid_pin_init>:
#include "timer_t.h"

#define TRIGGER_DURATION 100
#define AFTER_FIRING_DELAY 500

void trigger_solenoid_pin_init() {
200004a0:	b580      	push	{r7, lr}
200004a2:	af00      	add	r7, sp, #0
    MSS_GPIO_init();
200004a4:	f002 fb86 	bl	20002bb4 <MSS_GPIO_init>
    MSS_GPIO_config(MSS_GPIO_1, MSS_GPIO_OUTPUT_MODE);
200004a8:	f04f 0001 	mov.w	r0, #1
200004ac:	f04f 0105 	mov.w	r1, #5
200004b0:	f002 fbb6 	bl	20002c20 <MSS_GPIO_config>
    MSS_GPIO_set_output(MSS_GPIO_1, 0);
200004b4:	f04f 0001 	mov.w	r0, #1
200004b8:	f04f 0100 	mov.w	r1, #0
200004bc:	f002 fbce 	bl	20002c5c <MSS_GPIO_set_output>
}
200004c0:	bd80      	pop	{r7, pc}
200004c2:	bf00      	nop

200004c4 <trigger_solenoid_activate>:

// activate the trigger for ms miliseconds
void trigger_solenoid_activate(uint32_t ms) {
200004c4:	b580      	push	{r7, lr}
200004c6:	b082      	sub	sp, #8
200004c8:	af00      	add	r7, sp, #0
200004ca:	6078      	str	r0, [r7, #4]

	// Use a GPIO pin and a delay
	MSS_GPIO_set_output(MSS_GPIO_1, 1);
200004cc:	f04f 0001 	mov.w	r0, #1
200004d0:	f04f 0101 	mov.w	r1, #1
200004d4:	f002 fbc2 	bl	20002c5c <MSS_GPIO_set_output>
	use_me_carefully_ms_delay_timer(ms);
200004d8:	6878      	ldr	r0, [r7, #4]
200004da:	f001 f9d5 	bl	20001888 <use_me_carefully_ms_delay_timer>

	//volatile uint32_t i;
	//for(i = 0; i < ms * CYCLE_MULT; i++) { }
	MSS_GPIO_set_output(MSS_GPIO_1, 0);
200004de:	f04f 0001 	mov.w	r0, #1
200004e2:	f04f 0100 	mov.w	r1, #0
200004e6:	f002 fbb9 	bl	20002c5c <MSS_GPIO_set_output>

    // second delay for safety
	use_me_carefully_ms_delay_timer(AFTER_FIRING_DELAY);
200004ea:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
200004ee:	f001 f9cb 	bl	20001888 <use_me_carefully_ms_delay_timer>
}
200004f2:	f107 0708 	add.w	r7, r7, #8
200004f6:	46bd      	mov	sp, r7
200004f8:	bd80      	pop	{r7, pc}
200004fa:	bf00      	nop

200004fc <lights_init>:
#define LIGHTS_RELOADING   0x04
#define LIGHTS_b           0x05
#define LIGHTS_c           0x06
#define LIGHTS_d           0x07

void lights_init() {
200004fc:	b580      	push	{r7, lr}
200004fe:	af00      	add	r7, sp, #0

    MSS_GPIO_init();
20000500:	f002 fb58 	bl	20002bb4 <MSS_GPIO_init>
    MSS_GPIO_config(MSS_GPIO_4, MSS_GPIO_OUTPUT_MODE);
20000504:	f04f 0004 	mov.w	r0, #4
20000508:	f04f 0105 	mov.w	r1, #5
2000050c:	f002 fb88 	bl	20002c20 <MSS_GPIO_config>
    MSS_GPIO_config(MSS_GPIO_5, MSS_GPIO_OUTPUT_MODE);
20000510:	f04f 0005 	mov.w	r0, #5
20000514:	f04f 0105 	mov.w	r1, #5
20000518:	f002 fb82 	bl	20002c20 <MSS_GPIO_config>
    MSS_GPIO_config(MSS_GPIO_6, MSS_GPIO_OUTPUT_MODE);
2000051c:	f04f 0006 	mov.w	r0, #6
20000520:	f04f 0105 	mov.w	r1, #5
20000524:	f002 fb7c 	bl	20002c20 <MSS_GPIO_config>
    MSS_GPIO_set_output(MSS_GPIO_4, 0);
20000528:	f04f 0004 	mov.w	r0, #4
2000052c:	f04f 0100 	mov.w	r1, #0
20000530:	f002 fb94 	bl	20002c5c <MSS_GPIO_set_output>
    MSS_GPIO_set_output(MSS_GPIO_5, 0);
20000534:	f04f 0005 	mov.w	r0, #5
20000538:	f04f 0100 	mov.w	r1, #0
2000053c:	f002 fb8e 	bl	20002c5c <MSS_GPIO_set_output>
    MSS_GPIO_set_output(MSS_GPIO_6, 0);
20000540:	f04f 0006 	mov.w	r0, #6
20000544:	f04f 0100 	mov.w	r1, #0
20000548:	f002 fb88 	bl	20002c5c <MSS_GPIO_set_output>

}
2000054c:	bd80      	pop	{r7, pc}
2000054e:	bf00      	nop

20000550 <lights_set>:

void lights_set(uint8_t pattern) {
20000550:	b580      	push	{r7, lr}
20000552:	b082      	sub	sp, #8
20000554:	af00      	add	r7, sp, #0
20000556:	4603      	mov	r3, r0
20000558:	71fb      	strb	r3, [r7, #7]

    MSS_GPIO_set_output(MSS_GPIO_4, (0x01 & pattern)); // lsb
2000055a:	79fb      	ldrb	r3, [r7, #7]
2000055c:	f003 0301 	and.w	r3, r3, #1
20000560:	f04f 0004 	mov.w	r0, #4
20000564:	4619      	mov	r1, r3
20000566:	f002 fb79 	bl	20002c5c <MSS_GPIO_set_output>
    MSS_GPIO_set_output(MSS_GPIO_5, (0x02 & pattern));
2000056a:	79fb      	ldrb	r3, [r7, #7]
2000056c:	f003 0302 	and.w	r3, r3, #2
20000570:	f04f 0005 	mov.w	r0, #5
20000574:	4619      	mov	r1, r3
20000576:	f002 fb71 	bl	20002c5c <MSS_GPIO_set_output>
    MSS_GPIO_set_output(MSS_GPIO_6, (0x04 & pattern)); // msp
2000057a:	79fb      	ldrb	r3, [r7, #7]
2000057c:	f003 0304 	and.w	r3, r3, #4
20000580:	f04f 0006 	mov.w	r0, #6
20000584:	4619      	mov	r1, r3
20000586:	f002 fb69 	bl	20002c5c <MSS_GPIO_set_output>
}
2000058a:	f107 0708 	add.w	r7, r7, #8
2000058e:	46bd      	mov	sp, r7
20000590:	bd80      	pop	{r7, pc}
20000592:	bf00      	nop

20000594 <main>:
static lcd_screen_state_t lcd_last_state;
static circle_t trg;
static circle_t lasttrg;
*/

int main() {
20000594:	b580      	push	{r7, lr}
20000596:	b082      	sub	sp, #8
20000598:	af00      	add	r7, sp, #0

    /*
     * configure GPIO_0 as an output pin
     */
    MSS_GPIO_init();
2000059a:	f002 fb0b 	bl	20002bb4 <MSS_GPIO_init>
    MSS_GPIO_config(MSS_GPIO_0, MSS_GPIO_OUTPUT_MODE);
2000059e:	f04f 0000 	mov.w	r0, #0
200005a2:	f04f 0105 	mov.w	r1, #5
200005a6:	f002 fb3b 	bl	20002c20 <MSS_GPIO_config>
    MSS_GPIO_set_output(MSS_GPIO_0, 0);
200005aa:	f04f 0000 	mov.w	r0, #0
200005ae:	f04f 0100 	mov.w	r1, #0
200005b2:	f002 fb53 	bl	20002c5c <MSS_GPIO_set_output>

    /*
     * Initialize the solenoid
     */
    trigger_solenoid_pin_init();
200005b6:	f7ff ff73 	bl	200004a0 <trigger_solenoid_pin_init>
     * n64 controller state
     */
    n64_state_t n64_buttons;
    n64_state_t last_buttons;

    n64_reset();
200005ba:	f000 fe61 	bl	20001280 <n64_reset>
    n64_enable();
200005be:	f000 fe71 	bl	200012a4 <n64_enable>

    n64_get_state(&last_buttons);
200005c2:	463b      	mov	r3, r7
200005c4:	4618      	mov	r0, r3
200005c6:	f000 fe43 	bl	20001250 <n64_get_state>
    /*
     * Initialize display and refresh timer
     */

    //disp_init();
    set_clk(CLK_SPEED); // Only for scaling
200005ca:	f24e 1000 	movw	r0, #57600	; 0xe100
200005ce:	f2c0 50f5 	movt	r0, #1525	; 0x5f5
200005d2:	f001 f8ab 	bl	2000172c <set_clk>
    //_reload_motion();

    /*
     * Lights initialization
     */
    lights_init();
200005d6:	f7ff ff91 	bl	200004fc <lights_init>
    lights_set(LIGHTS_IDLE);
200005da:	f04f 0000 	mov.w	r0, #0
200005de:	f7ff ffb7 	bl	20000550 <lights_set>

    /*
     * Pixy initalization
     */
    Pixy_init();
200005e2:	f000 fccb 	bl	20000f7c <Pixy_init>

    /*
     * Top-level control loop
     */
    printf("A.N.T.S. 3000, ready for action!\r\n");
200005e6:	f649 006c 	movw	r0, #39020	; 0x986c
200005ea:	f2c2 0000 	movt	r0, #8192	; 0x2000
200005ee:	f003 ffb7 	bl	20004560 <puts>
    while (1) {

        n64_get_state( &n64_buttons );
200005f2:	f107 0304 	add.w	r3, r7, #4
200005f6:	4618      	mov	r0, r3
200005f8:	f000 fe2a 	bl	20001250 <n64_get_state>

        do_ready_live_fire( &n64_buttons, &last_buttons );
200005fc:	f107 0204 	add.w	r2, r7, #4
20000600:	463b      	mov	r3, r7
20000602:	4610      	mov	r0, r2
20000604:	4619      	mov	r1, r3
20000606:	f000 f81f 	bl	20000648 <do_ready_live_fire>

        do_solenoid( &n64_buttons, &last_buttons );
2000060a:	f107 0204 	add.w	r2, r7, #4
2000060e:	463b      	mov	r3, r7
20000610:	4610      	mov	r0, r2
20000612:	4619      	mov	r1, r3
20000614:	f000 f966 	bl	200008e4 <do_solenoid>

        do_servos_manual( &n64_buttons, &last_buttons );
20000618:	f107 0204 	add.w	r2, r7, #4
2000061c:	463b      	mov	r3, r7
2000061e:	4610      	mov	r0, r2
20000620:	4619      	mov	r1, r3
20000622:	f000 f983 	bl	2000092c <do_servos_manual>

        do_automatic( &n64_buttons, &last_buttons );
20000626:	f107 0204 	add.w	r2, r7, #4
2000062a:	463b      	mov	r3, r7
2000062c:	4610      	mov	r0, r2
2000062e:	4619      	mov	r1, r3
20000630:	f000 fa3e 	bl	20000ab0 <do_automatic>

        do_manual_reload( &n64_buttons, &last_buttons );
20000634:	f107 0204 	add.w	r2, r7, #4
20000638:	463b      	mov	r3, r7
2000063a:	4610      	mov	r0, r2
2000063c:	4619      	mov	r1, r3
2000063e:	f000 f855 	bl	200006ec <do_manual_reload>

        if (PRINT_N64_STATE) {
            n64_print_state( &n64_buttons );
        }

        last_buttons = n64_buttons;
20000642:	687b      	ldr	r3, [r7, #4]
20000644:	603b      	str	r3, [r7, #0]
    }
20000646:	e7d4      	b.n	200005f2 <main+0x5e>

20000648 <do_ready_live_fire>:

/*
 * Checks that the Start button has been pressed to enable
 * or diable the firing enable
 */
void do_ready_live_fire(n64_state_t* state, n64_state_t* last_state) {
20000648:	b580      	push	{r7, lr}
2000064a:	b082      	sub	sp, #8
2000064c:	af00      	add	r7, sp, #0
2000064e:	6078      	str	r0, [r7, #4]
20000650:	6039      	str	r1, [r7, #0]
	// This global only gets set here, read anywhere, cleared after firing (not repeat mode)
	if ( !g_live_fire_enabled && n64_released(Start)) {
20000652:	f24a 23a9 	movw	r3, #41641	; 0xa2a9
20000656:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000065a:	781b      	ldrb	r3, [r3, #0]
2000065c:	2b00      	cmp	r3, #0
2000065e:	d11d      	bne.n	2000069c <do_ready_live_fire+0x54>
20000660:	687b      	ldr	r3, [r7, #4]
20000662:	781b      	ldrb	r3, [r3, #0]
20000664:	f003 0308 	and.w	r3, r3, #8
20000668:	2b00      	cmp	r3, #0
2000066a:	d117      	bne.n	2000069c <do_ready_live_fire+0x54>
2000066c:	683b      	ldr	r3, [r7, #0]
2000066e:	781b      	ldrb	r3, [r3, #0]
20000670:	f003 0308 	and.w	r3, r3, #8
20000674:	2b00      	cmp	r3, #0
20000676:	d011      	beq.n	2000069c <do_ready_live_fire+0x54>
		g_live_fire_enabled = 1;
20000678:	f24a 23a9 	movw	r3, #41641	; 0xa2a9
2000067c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000680:	f04f 0201 	mov.w	r2, #1
20000684:	701a      	strb	r2, [r3, #0]
		lights_set(LIGHTS_SAFETY_OFF);
20000686:	f04f 0001 	mov.w	r0, #1
2000068a:	f7ff ff61 	bl	20000550 <lights_set>
		printf("DANGER ZONE: Live-fire enabled.\r\n");
2000068e:	f649 0090 	movw	r0, #39056	; 0x9890
20000692:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000696:	f003 ff63 	bl	20004560 <puts>
 * Checks that the Start button has been pressed to enable
 * or diable the firing enable
 */
void do_ready_live_fire(n64_state_t* state, n64_state_t* last_state) {
	// This global only gets set here, read anywhere, cleared after firing (not repeat mode)
	if ( !g_live_fire_enabled && n64_released(Start)) {
2000069a:	e023      	b.n	200006e4 <do_ready_live_fire+0x9c>
		g_live_fire_enabled = 1;
		lights_set(LIGHTS_SAFETY_OFF);
		printf("DANGER ZONE: Live-fire enabled.\r\n");
	}
	else if (g_live_fire_enabled && n64_released(Start)) {
2000069c:	f24a 23a9 	movw	r3, #41641	; 0xa2a9
200006a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006a4:	781b      	ldrb	r3, [r3, #0]
200006a6:	2b00      	cmp	r3, #0
200006a8:	d01c      	beq.n	200006e4 <do_ready_live_fire+0x9c>
200006aa:	687b      	ldr	r3, [r7, #4]
200006ac:	781b      	ldrb	r3, [r3, #0]
200006ae:	f003 0308 	and.w	r3, r3, #8
200006b2:	2b00      	cmp	r3, #0
200006b4:	d116      	bne.n	200006e4 <do_ready_live_fire+0x9c>
200006b6:	683b      	ldr	r3, [r7, #0]
200006b8:	781b      	ldrb	r3, [r3, #0]
200006ba:	f003 0308 	and.w	r3, r3, #8
200006be:	2b00      	cmp	r3, #0
200006c0:	d010      	beq.n	200006e4 <do_ready_live_fire+0x9c>
		g_live_fire_enabled = 0;
200006c2:	f24a 23a9 	movw	r3, #41641	; 0xa2a9
200006c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006ca:	f04f 0200 	mov.w	r2, #0
200006ce:	701a      	strb	r2, [r3, #0]
		lights_set(LIGHTS_IDLE);
200006d0:	f04f 0000 	mov.w	r0, #0
200006d4:	f7ff ff3c 	bl	20000550 <lights_set>
		printf("Live-fire disabled.\r\n");
200006d8:	f649 00b4 	movw	r0, #39092	; 0x98b4
200006dc:	f2c2 0000 	movt	r0, #8192	; 0x2000
200006e0:	f003 ff3e 	bl	20004560 <puts>
	}
}
200006e4:	f107 0708 	add.w	r7, r7, #8
200006e8:	46bd      	mov	sp, r7
200006ea:	bd80      	pop	{r7, pc}

200006ec <do_manual_reload>:
/*
 * Press A to start a manual reload, then load a single dart in the chamber.
 * When finished, press A again to return to firing position
 * Allows screen to keep track of if loaded
 */
void do_manual_reload(n64_state_t* state, n64_state_t* last_state) {
200006ec:	b580      	push	{r7, lr}
200006ee:	b082      	sub	sp, #8
200006f0:	af00      	add	r7, sp, #0
200006f2:	6078      	str	r0, [r7, #4]
200006f4:	6039      	str	r1, [r7, #0]

	// From testing
	static uint32_t x_return_time = 360;
	static uint32_t y_return_time = 255;

	if (n64_pressed(A)) {
200006f6:	687b      	ldr	r3, [r7, #4]
200006f8:	781b      	ldrb	r3, [r3, #0]
200006fa:	f003 0301 	and.w	r3, r3, #1
200006fe:	2b00      	cmp	r3, #0
20000700:	f000 809b 	beq.w	2000083a <do_manual_reload+0x14e>
20000704:	683b      	ldr	r3, [r7, #0]
20000706:	781b      	ldrb	r3, [r3, #0]
20000708:	f003 0301 	and.w	r3, r3, #1
2000070c:	2b00      	cmp	r3, #0
2000070e:	f040 8094 	bne.w	2000083a <do_manual_reload+0x14e>

		if (in_reload_position) {
20000712:	f24a 23b4 	movw	r3, #41652	; 0xa2b4
20000716:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000071a:	781b      	ldrb	r3, [r3, #0]
2000071c:	2b00      	cmp	r3, #0
2000071e:	d03c      	beq.n	2000079a <do_manual_reload+0xae>
		    set_y_servo_analog_pw(SERVO_HALF_REVERSE);
20000720:	f64e 0048 	movw	r0, #59464	; 0xe848
20000724:	f2c0 0001 	movt	r0, #1
20000728:	f000 fe3e 	bl	200013a8 <set_y_servo_analog_pw>
		    set_x_servo_analog_pw(SERVO_HALF_REVERSE);
2000072c:	f64e 0048 	movw	r0, #59464	; 0xe848
20000730:	f2c0 0001 	movt	r0, #1
20000734:	f000 fe18 	bl	20001368 <set_x_servo_analog_pw>
		    use_me_carefully_ms_delay_timer(y_return_time);
20000738:	f649 537c 	movw	r3, #40316	; 0x9d7c
2000073c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000740:	681b      	ldr	r3, [r3, #0]
20000742:	4618      	mov	r0, r3
20000744:	f001 f8a0 	bl	20001888 <use_me_carefully_ms_delay_timer>
		    servo_do(Y_SET_NEUTRAL);
20000748:	f240 1344 	movw	r3, #324	; 0x144
2000074c:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000750:	f04f 0200 	mov.w	r2, #0
20000754:	601a      	str	r2, [r3, #0]
			use_me_carefully_ms_delay_timer(x_return_time - y_return_time);
20000756:	f649 5380 	movw	r3, #40320	; 0x9d80
2000075a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000075e:	681a      	ldr	r2, [r3, #0]
20000760:	f649 537c 	movw	r3, #40316	; 0x9d7c
20000764:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000768:	681b      	ldr	r3, [r3, #0]
2000076a:	ebc3 0302 	rsb	r3, r3, r2
2000076e:	4618      	mov	r0, r3
20000770:	f001 f88a 	bl	20001888 <use_me_carefully_ms_delay_timer>
			servo_do(X_SET_NEUTRAL);
20000774:	f240 1304 	movw	r3, #260	; 0x104
20000778:	f2c4 0305 	movt	r3, #16389	; 0x4005
2000077c:	f04f 0200 	mov.w	r2, #0
20000780:	601a      	str	r2, [r3, #0]
			in_reload_position = 0;
20000782:	f24a 23b4 	movw	r3, #41652	; 0xa2b4
20000786:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000078a:	f04f 0200 	mov.w	r2, #0
2000078e:	701a      	strb	r2, [r3, #0]
			lights_set(LIGHTS_IDLE);
20000790:	f04f 0000 	mov.w	r0, #0
20000794:	f7ff fedc 	bl	20000550 <lights_set>
20000798:	e04f      	b.n	2000083a <do_manual_reload+0x14e>
		}
		else {
			in_reload_position = 1;
2000079a:	f24a 23b4 	movw	r3, #41652	; 0xa2b4
2000079e:	f2c2 0300 	movt	r3, #8192	; 0x2000
200007a2:	f04f 0201 	mov.w	r2, #1
200007a6:	701a      	strb	r2, [r3, #0]
			lights_set(LIGHTS_RELOADING);
200007a8:	f04f 0004 	mov.w	r0, #4
200007ac:	f7ff fed0 	bl	20000550 <lights_set>
			// go to down left limit
			set_x_servo_analog_pw(185000);
200007b0:	f24d 20a8 	movw	r0, #53928	; 0xd2a8
200007b4:	f2c0 0002 	movt	r0, #2
200007b8:	f000 fdd6 	bl	20001368 <set_x_servo_analog_pw>
			set_y_servo_analog_pw(SERVO_HALF_FORWARD);
200007bc:	f64a 3098 	movw	r0, #43928	; 0xab98
200007c0:	f2c0 0002 	movt	r0, #2
200007c4:	f000 fdf0 	bl	200013a8 <set_y_servo_analog_pw>
			while (servo_r(READ_LOWER_STOP) || servo_r(READ_FORWARD_STOP)) {
200007c8:	e01b      	b.n	20000802 <do_manual_reload+0x116>
				if (!servo_r(READ_LOWER_STOP)) {
200007ca:	f240 1354 	movw	r3, #340	; 0x154
200007ce:	f2c4 0305 	movt	r3, #16389	; 0x4005
200007d2:	681b      	ldr	r3, [r3, #0]
200007d4:	2b00      	cmp	r3, #0
200007d6:	d106      	bne.n	200007e6 <do_manual_reload+0xfa>
					servo_do(Y_SET_NEUTRAL);
200007d8:	f240 1344 	movw	r3, #324	; 0x144
200007dc:	f2c4 0305 	movt	r3, #16389	; 0x4005
200007e0:	f04f 0200 	mov.w	r2, #0
200007e4:	601a      	str	r2, [r3, #0]
				}
				if (!servo_r(READ_FORWARD_STOP)) {
200007e6:	f240 1310 	movw	r3, #272	; 0x110
200007ea:	f2c4 0305 	movt	r3, #16389	; 0x4005
200007ee:	681b      	ldr	r3, [r3, #0]
200007f0:	2b00      	cmp	r3, #0
200007f2:	d106      	bne.n	20000802 <do_manual_reload+0x116>
					servo_do(X_SET_NEUTRAL);
200007f4:	f240 1304 	movw	r3, #260	; 0x104
200007f8:	f2c4 0305 	movt	r3, #16389	; 0x4005
200007fc:	f04f 0200 	mov.w	r2, #0
20000800:	601a      	str	r2, [r3, #0]
			in_reload_position = 1;
			lights_set(LIGHTS_RELOADING);
			// go to down left limit
			set_x_servo_analog_pw(185000);
			set_y_servo_analog_pw(SERVO_HALF_FORWARD);
			while (servo_r(READ_LOWER_STOP) || servo_r(READ_FORWARD_STOP)) {
20000802:	f240 1354 	movw	r3, #340	; 0x154
20000806:	f2c4 0305 	movt	r3, #16389	; 0x4005
2000080a:	681b      	ldr	r3, [r3, #0]
2000080c:	2b00      	cmp	r3, #0
2000080e:	d1dc      	bne.n	200007ca <do_manual_reload+0xde>
20000810:	f240 1310 	movw	r3, #272	; 0x110
20000814:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000818:	681b      	ldr	r3, [r3, #0]
2000081a:	2b00      	cmp	r3, #0
2000081c:	d1d5      	bne.n	200007ca <do_manual_reload+0xde>
				}
				if (!servo_r(READ_FORWARD_STOP)) {
					servo_do(X_SET_NEUTRAL);
				}
			}
			servo_do(X_SET_NEUTRAL);
2000081e:	f240 1304 	movw	r3, #260	; 0x104
20000822:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000826:	f04f 0200 	mov.w	r2, #0
2000082a:	601a      	str	r2, [r3, #0]
			servo_do(Y_SET_NEUTRAL);
2000082c:	f240 1344 	movw	r3, #324	; 0x144
20000830:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000834:	f04f 0200 	mov.w	r2, #0
20000838:	601a      	str	r2, [r3, #0]
		}
	}
}
2000083a:	f107 0708 	add.w	r7, r7, #8
2000083e:	46bd      	mov	sp, r7
20000840:	bd80      	pop	{r7, pc}
20000842:	bf00      	nop

20000844 <_reload_motion>:
/*
 * Helper function to execute the 'reload' motion
 *
 * called by do_solenoid and the auto mode firing
 */
void _reload_motion() {
20000844:	b580      	push	{r7, lr}
20000846:	af00      	add	r7, sp, #0
    // now go thru the 'reload' motion
    set_y_servo_analog_pw(SERVO_HALF_FORWARD);
20000848:	f64a 3098 	movw	r0, #43928	; 0xab98
2000084c:	f2c0 0002 	movt	r0, #2
20000850:	f000 fdaa 	bl	200013a8 <set_y_servo_analog_pw>
    while (servo_r(READ_LOWER_STOP)) { }
20000854:	f240 1354 	movw	r3, #340	; 0x154
20000858:	f2c4 0305 	movt	r3, #16389	; 0x4005
2000085c:	681b      	ldr	r3, [r3, #0]
2000085e:	2b00      	cmp	r3, #0
20000860:	d1f8      	bne.n	20000854 <_reload_motion+0x10>

    // magic numbers from real-world testing
    set_y_servo_analog_pw(SERVO_HALF_REVERSE);
20000862:	f64e 0048 	movw	r0, #59464	; 0xe848
20000866:	f2c0 0001 	movt	r0, #1
2000086a:	f000 fd9d 	bl	200013a8 <set_y_servo_analog_pw>
    use_me_carefully_ms_delay_timer(250);
2000086e:	f04f 00fa 	mov.w	r0, #250	; 0xfa
20000872:	f001 f809 	bl	20001888 <use_me_carefully_ms_delay_timer>
    set_y_servo_analog_pw(SERVO_NEUTRAL);
20000876:	f644 10f0 	movw	r0, #18928	; 0x49f0
2000087a:	f2c0 0002 	movt	r0, #2
2000087e:	f000 fd93 	bl	200013a8 <set_y_servo_analog_pw>
}
20000882:	bd80      	pop	{r7, pc}

20000884 <_fire_dart>:
/*
 * Helper to be called in manual and automatic modes
 * to fire, reload (action), and clear g_ready_live_fire
 */
void _fire_dart() {
20000884:	b580      	push	{r7, lr}
20000886:	af00      	add	r7, sp, #0
	if ( ! g_live_fire_enabled) {
20000888:	f24a 23a9 	movw	r3, #41641	; 0xa2a9
2000088c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000890:	781b      	ldrb	r3, [r3, #0]
20000892:	2b00      	cmp	r3, #0
20000894:	d106      	bne.n	200008a4 <_fire_dart+0x20>
		printf("ERROR: Attempted to fire without live fire enabledr\r\n");
20000896:	f649 00cc 	movw	r0, #39116	; 0x98cc
2000089a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000089e:	f003 fe5f 	bl	20004560 <puts>
		return;
200008a2:	e01e      	b.n	200008e2 <_fire_dart+0x5e>
	}

	lights_set(LIGHTS_FIRING);
200008a4:	f04f 0003 	mov.w	r0, #3
200008a8:	f7ff fe52 	bl	20000550 <lights_set>
	trigger_solenoid_activate(TRIGGER_DURATION);
200008ac:	f04f 0064 	mov.w	r0, #100	; 0x64
200008b0:	f7ff fe08 	bl	200004c4 <trigger_solenoid_activate>
	lights_set(LIGHTS_RELOADING);
200008b4:	f04f 0004 	mov.w	r0, #4
200008b8:	f7ff fe4a 	bl	20000550 <lights_set>
    _reload_motion();
200008bc:	f7ff ffc2 	bl	20000844 <_reload_motion>

    // Safer single-shot mode
    if ( ! REPEATED_FIRING_MODE) {
    	g_live_fire_enabled = 0;
200008c0:	f24a 23a9 	movw	r3, #41641	; 0xa2a9
200008c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200008c8:	f04f 0200 	mov.w	r2, #0
200008cc:	701a      	strb	r2, [r3, #0]
    	lights_set(LIGHTS_IDLE);
200008ce:	f04f 0000 	mov.w	r0, #0
200008d2:	f7ff fe3d 	bl	20000550 <lights_set>
    	printf("Live-fire disabled.\r\n");
200008d6:	f649 00b4 	movw	r0, #39092	; 0x98b4
200008da:	f2c2 0000 	movt	r0, #8192	; 0x2000
200008de:	f003 fe3f 	bl	20004560 <puts>
    }
    else {
    	lights_set(LIGHTS_SAFETY_OFF);
    }
}
200008e2:	bd80      	pop	{r7, pc}

200008e4 <do_solenoid>:

/*
 * Checks the controller state and then triggers the solenoid
 * Also checks and adjusts the duration of the solenoid
 */
void do_solenoid(n64_state_t* state, n64_state_t* last_state) {
200008e4:	b580      	push	{r7, lr}
200008e6:	b082      	sub	sp, #8
200008e8:	af00      	add	r7, sp, #0
200008ea:	6078      	str	r0, [r7, #4]
200008ec:	6039      	str	r1, [r7, #0]
     * trigger the solenoid:
     *   Z to fire
     *   C Up to increment the time
     *   C Down to decrement the time
     */
    if (g_live_fire_enabled && n64_pressed(Z)) {
200008ee:	f24a 23a9 	movw	r3, #41641	; 0xa2a9
200008f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200008f6:	781b      	ldrb	r3, [r3, #0]
200008f8:	2b00      	cmp	r3, #0
200008fa:	d013      	beq.n	20000924 <do_solenoid+0x40>
200008fc:	687b      	ldr	r3, [r7, #4]
200008fe:	781b      	ldrb	r3, [r3, #0]
20000900:	f003 0304 	and.w	r3, r3, #4
20000904:	2b00      	cmp	r3, #0
20000906:	d00d      	beq.n	20000924 <do_solenoid+0x40>
20000908:	683b      	ldr	r3, [r7, #0]
2000090a:	781b      	ldrb	r3, [r3, #0]
2000090c:	f003 0304 	and.w	r3, r3, #4
20000910:	2b00      	cmp	r3, #0
20000912:	d107      	bne.n	20000924 <do_solenoid+0x40>
        printf("Z pressed, activating trigger solenoid\r\n");
20000914:	f649 1004 	movw	r0, #39172	; 0x9904
20000918:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000091c:	f003 fe20 	bl	20004560 <puts>
		_fire_dart();
20000920:	f7ff ffb0 	bl	20000884 <_fire_dart>
            milliseconds -= increment;
            printf("Decrementing solenoid time to: %d ms\r\n", milliseconds);
        }
    }
    */
}
20000924:	f107 0708 	add.w	r7, r7, #8
20000928:	46bd      	mov	sp, r7
2000092a:	bd80      	pop	{r7, pc}

2000092c <do_servos_manual>:
 *
 * The analog stick also works and is even better
 * for fine control of the turret
 *
 */
void do_servos_manual(n64_state_t* state, n64_state_t* last_state) {
2000092c:	b580      	push	{r7, lr}
2000092e:	b082      	sub	sp, #8
20000930:	af00      	add	r7, sp, #0
20000932:	6078      	str	r0, [r7, #4]
20000934:	6039      	str	r1, [r7, #0]
    /*lcd_state.target_mode = MANUAL_MODE;*/
    // Digital Pitch control
    if (n64_pressed(Down)) {
20000936:	687b      	ldr	r3, [r7, #4]
20000938:	781b      	ldrb	r3, [r3, #0]
2000093a:	f003 0320 	and.w	r3, r3, #32
2000093e:	2b00      	cmp	r3, #0
20000940:	d00d      	beq.n	2000095e <do_servos_manual+0x32>
20000942:	683b      	ldr	r3, [r7, #0]
20000944:	781b      	ldrb	r3, [r3, #0]
20000946:	f003 0320 	and.w	r3, r3, #32
2000094a:	2b00      	cmp	r3, #0
2000094c:	d107      	bne.n	2000095e <do_servos_manual+0x32>
        servo_do(Y_SET_FORWARD);
2000094e:	f240 1348 	movw	r3, #328	; 0x148
20000952:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000956:	f04f 0200 	mov.w	r2, #0
2000095a:	601a      	str	r2, [r3, #0]
 *
 */
void do_servos_manual(n64_state_t* state, n64_state_t* last_state) {
    /*lcd_state.target_mode = MANUAL_MODE;*/
    // Digital Pitch control
    if (n64_pressed(Down)) {
2000095c:	e032      	b.n	200009c4 <do_servos_manual+0x98>
        servo_do(Y_SET_FORWARD);

        //printf("servo_do Y_SET_FORWARD\r\n");
    }
    else if (n64_pressed(Up)) {
2000095e:	687b      	ldr	r3, [r7, #4]
20000960:	781b      	ldrb	r3, [r3, #0]
20000962:	f003 0310 	and.w	r3, r3, #16
20000966:	2b00      	cmp	r3, #0
20000968:	d00d      	beq.n	20000986 <do_servos_manual+0x5a>
2000096a:	683b      	ldr	r3, [r7, #0]
2000096c:	781b      	ldrb	r3, [r3, #0]
2000096e:	f003 0310 	and.w	r3, r3, #16
20000972:	2b00      	cmp	r3, #0
20000974:	d107      	bne.n	20000986 <do_servos_manual+0x5a>
        servo_do(Y_SET_REVERSE);
20000976:	f240 134c 	movw	r3, #332	; 0x14c
2000097a:	f2c4 0305 	movt	r3, #16389	; 0x4005
2000097e:	f04f 0200 	mov.w	r2, #0
20000982:	601a      	str	r2, [r3, #0]
    if (n64_pressed(Down)) {
        servo_do(Y_SET_FORWARD);

        //printf("servo_do Y_SET_FORWARD\r\n");
    }
    else if (n64_pressed(Up)) {
20000984:	e01e      	b.n	200009c4 <do_servos_manual+0x98>
        servo_do(Y_SET_REVERSE);
        //printf("servo_do Y_SET_REVERSE\r\n");
    }
    else if (n64_released(Up) || n64_released(Down)) {
20000986:	687b      	ldr	r3, [r7, #4]
20000988:	781b      	ldrb	r3, [r3, #0]
2000098a:	f003 0310 	and.w	r3, r3, #16
2000098e:	2b00      	cmp	r3, #0
20000990:	d105      	bne.n	2000099e <do_servos_manual+0x72>
20000992:	683b      	ldr	r3, [r7, #0]
20000994:	781b      	ldrb	r3, [r3, #0]
20000996:	f003 0310 	and.w	r3, r3, #16
2000099a:	2b00      	cmp	r3, #0
2000099c:	d10b      	bne.n	200009b6 <do_servos_manual+0x8a>
2000099e:	687b      	ldr	r3, [r7, #4]
200009a0:	781b      	ldrb	r3, [r3, #0]
200009a2:	f003 0320 	and.w	r3, r3, #32
200009a6:	2b00      	cmp	r3, #0
200009a8:	d10c      	bne.n	200009c4 <do_servos_manual+0x98>
200009aa:	683b      	ldr	r3, [r7, #0]
200009ac:	781b      	ldrb	r3, [r3, #0]
200009ae:	f003 0320 	and.w	r3, r3, #32
200009b2:	2b00      	cmp	r3, #0
200009b4:	d006      	beq.n	200009c4 <do_servos_manual+0x98>
        servo_do(Y_SET_NEUTRAL);
200009b6:	f240 1344 	movw	r3, #324	; 0x144
200009ba:	f2c4 0305 	movt	r3, #16389	; 0x4005
200009be:	f04f 0200 	mov.w	r2, #0
200009c2:	601a      	str	r2, [r3, #0]
        //printf("servo_do Y_SET_NEUTRAL\r\n");
    }

    // Digital Yaw control
    if (n64_pressed(Left)) {
200009c4:	687b      	ldr	r3, [r7, #4]
200009c6:	781b      	ldrb	r3, [r3, #0]
200009c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
200009cc:	2b00      	cmp	r3, #0
200009ce:	d00d      	beq.n	200009ec <do_servos_manual+0xc0>
200009d0:	683b      	ldr	r3, [r7, #0]
200009d2:	781b      	ldrb	r3, [r3, #0]
200009d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
200009d8:	2b00      	cmp	r3, #0
200009da:	d107      	bne.n	200009ec <do_servos_manual+0xc0>
        servo_do(X_SET_FORWARD);
200009dc:	f240 1308 	movw	r3, #264	; 0x108
200009e0:	f2c4 0305 	movt	r3, #16389	; 0x4005
200009e4:	f04f 0200 	mov.w	r2, #0
200009e8:	601a      	str	r2, [r3, #0]
        servo_do(Y_SET_NEUTRAL);
        //printf("servo_do Y_SET_NEUTRAL\r\n");
    }

    // Digital Yaw control
    if (n64_pressed(Left)) {
200009ea:	e032      	b.n	20000a52 <do_servos_manual+0x126>
        servo_do(X_SET_FORWARD);
        //set_x_servo_analog_pw(SERVO_FULL_FORWARD);
        //printf("servo_do X_SET_FORWARD\r\n");
    }
    else if (n64_pressed(Right)) {
200009ec:	687b      	ldr	r3, [r7, #4]
200009ee:	781b      	ldrb	r3, [r3, #0]
200009f0:	f003 0380 	and.w	r3, r3, #128	; 0x80
200009f4:	2b00      	cmp	r3, #0
200009f6:	d00d      	beq.n	20000a14 <do_servos_manual+0xe8>
200009f8:	683b      	ldr	r3, [r7, #0]
200009fa:	781b      	ldrb	r3, [r3, #0]
200009fc:	f003 0380 	and.w	r3, r3, #128	; 0x80
20000a00:	2b00      	cmp	r3, #0
20000a02:	d107      	bne.n	20000a14 <do_servos_manual+0xe8>
        servo_do(X_SET_REVERSE);
20000a04:	f240 130c 	movw	r3, #268	; 0x10c
20000a08:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000a0c:	f04f 0200 	mov.w	r2, #0
20000a10:	601a      	str	r2, [r3, #0]
    if (n64_pressed(Left)) {
        servo_do(X_SET_FORWARD);
        //set_x_servo_analog_pw(SERVO_FULL_FORWARD);
        //printf("servo_do X_SET_FORWARD\r\n");
    }
    else if (n64_pressed(Right)) {
20000a12:	e01e      	b.n	20000a52 <do_servos_manual+0x126>
        servo_do(X_SET_REVERSE);
        //set_x_servo_analog_pw(SERVO_FULL_REVERSE);
        //printf("servo_do X_SET_REVERSE\r\n");
    }
    else if (n64_released(Left) || n64_released(Right)) {
20000a14:	687b      	ldr	r3, [r7, #4]
20000a16:	781b      	ldrb	r3, [r3, #0]
20000a18:	f003 0340 	and.w	r3, r3, #64	; 0x40
20000a1c:	2b00      	cmp	r3, #0
20000a1e:	d105      	bne.n	20000a2c <do_servos_manual+0x100>
20000a20:	683b      	ldr	r3, [r7, #0]
20000a22:	781b      	ldrb	r3, [r3, #0]
20000a24:	f003 0340 	and.w	r3, r3, #64	; 0x40
20000a28:	2b00      	cmp	r3, #0
20000a2a:	d10b      	bne.n	20000a44 <do_servos_manual+0x118>
20000a2c:	687b      	ldr	r3, [r7, #4]
20000a2e:	781b      	ldrb	r3, [r3, #0]
20000a30:	f003 0380 	and.w	r3, r3, #128	; 0x80
20000a34:	2b00      	cmp	r3, #0
20000a36:	d10c      	bne.n	20000a52 <do_servos_manual+0x126>
20000a38:	683b      	ldr	r3, [r7, #0]
20000a3a:	781b      	ldrb	r3, [r3, #0]
20000a3c:	f003 0380 	and.w	r3, r3, #128	; 0x80
20000a40:	2b00      	cmp	r3, #0
20000a42:	d006      	beq.n	20000a52 <do_servos_manual+0x126>
        servo_do(X_SET_NEUTRAL);
20000a44:	f240 1304 	movw	r3, #260	; 0x104
20000a48:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000a4c:	f04f 0200 	mov.w	r2, #0
20000a50:	601a      	str	r2, [r3, #0]
        //printf("servo_do X_SET_NEUTRAL\r\n");
    }

    // Analog Pitch and Yaw
    static n64_to_pwm_t analog_pwm_vals;
    if (state->X_axis != last_state->X_axis ||
20000a52:	687b      	ldr	r3, [r7, #4]
20000a54:	789a      	ldrb	r2, [r3, #2]
20000a56:	683b      	ldr	r3, [r7, #0]
20000a58:	789b      	ldrb	r3, [r3, #2]
20000a5a:	b252      	sxtb	r2, r2
20000a5c:	b25b      	sxtb	r3, r3
20000a5e:	429a      	cmp	r2, r3
20000a60:	d107      	bne.n	20000a72 <do_servos_manual+0x146>
    	state->Y_axis != last_state->Y_axis ) {
20000a62:	687b      	ldr	r3, [r7, #4]
20000a64:	78da      	ldrb	r2, [r3, #3]
20000a66:	683b      	ldr	r3, [r7, #0]
20000a68:	78db      	ldrb	r3, [r3, #3]
        //printf("servo_do X_SET_NEUTRAL\r\n");
    }

    // Analog Pitch and Yaw
    static n64_to_pwm_t analog_pwm_vals;
    if (state->X_axis != last_state->X_axis ||
20000a6a:	b252      	sxtb	r2, r2
20000a6c:	b25b      	sxtb	r3, r3
20000a6e:	429a      	cmp	r2, r3
20000a70:	d016      	beq.n	20000aa0 <do_servos_manual+0x174>
    	state->Y_axis != last_state->Y_axis ) {

		map_n64_analog_to_servo_pwm(state, &analog_pwm_vals);
20000a72:	6878      	ldr	r0, [r7, #4]
20000a74:	f24a 21ac 	movw	r1, #41644	; 0xa2ac
20000a78:	f2c2 0100 	movt	r1, #8192	; 0x2000
20000a7c:	f000 fc58 	bl	20001330 <map_n64_analog_to_servo_pwm>
		set_x_servo_analog_pw(analog_pwm_vals.x_pwm);
20000a80:	f24a 23ac 	movw	r3, #41644	; 0xa2ac
20000a84:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a88:	681b      	ldr	r3, [r3, #0]
20000a8a:	4618      	mov	r0, r3
20000a8c:	f000 fc6c 	bl	20001368 <set_x_servo_analog_pw>
		set_y_servo_analog_pw(analog_pwm_vals.y_pwm);
20000a90:	f24a 23ac 	movw	r3, #41644	; 0xa2ac
20000a94:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a98:	685b      	ldr	r3, [r3, #4]
20000a9a:	4618      	mov	r0, r3
20000a9c:	f000 fc84 	bl	200013a8 <set_y_servo_analog_pw>
    }
  /*  disp_update((void*)&g_disp_update_argument);*/
    start_hardware_timer();
20000aa0:	f000 fdaa 	bl	200015f8 <start_hardware_timer>
}
20000aa4:	f107 0708 	add.w	r7, r7, #8
20000aa8:	46bd      	mov	sp, r7
20000aaa:	bd80      	pop	{r7, pc}
20000aac:	0000      	lsls	r0, r0, #0
	...

20000ab0 <do_automatic>:

// lambda value for the exponentially weighted moving average
#define EWMA_LAMBDA 0.15
#define EWMA_LAMBDA_INVERSE 0.85

void do_automatic(n64_state_t* state, n64_state_t* last_state) {
20000ab0:	b590      	push	{r4, r7, lr}
20000ab2:	b08b      	sub	sp, #44	; 0x2c
20000ab4:	af00      	add	r7, sp, #0
20000ab6:	6078      	str	r0, [r7, #4]
20000ab8:	6039      	str	r1, [r7, #0]
    if ( ! g_live_fire_enabled || ! n64_pressed(R)) {
20000aba:	f24a 23a9 	movw	r3, #41641	; 0xa2a9
20000abe:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ac2:	781b      	ldrb	r3, [r3, #0]
20000ac4:	2b00      	cmp	r3, #0
20000ac6:	f000 81c2 	beq.w	20000e4e <do_automatic+0x39e>
20000aca:	687b      	ldr	r3, [r7, #4]
20000acc:	785b      	ldrb	r3, [r3, #1]
20000ace:	f003 0308 	and.w	r3, r3, #8
20000ad2:	2b00      	cmp	r3, #0
20000ad4:	f000 81bd 	beq.w	20000e52 <do_automatic+0x3a2>
20000ad8:	683b      	ldr	r3, [r7, #0]
20000ada:	785b      	ldrb	r3, [r3, #1]
20000adc:	f003 0308 	and.w	r3, r3, #8
20000ae0:	2b00      	cmp	r3, #0
20000ae2:	f040 81b8 	bne.w	20000e56 <do_automatic+0x3a6>
        return;
    }
    /*lcd_state.target_mode = AUTO_MODE;*/

    printf("Beginning automated seek-and-destroy!\r\n");
20000ae6:	f649 102c 	movw	r0, #39212	; 0x992c
20000aea:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000aee:	f003 fd37 	bl	20004560 <puts>
    lights_set(LIGHTS_AUTO_MODE);
20000af2:	f04f 0002 	mov.w	r0, #2
20000af6:	f7ff fd2b 	bl	20000550 <lights_set>

    // just a good idea
    servo_do(X_SET_NEUTRAL);
20000afa:	f240 1304 	movw	r3, #260	; 0x104
20000afe:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000b02:	f04f 0200 	mov.w	r2, #0
20000b06:	601a      	str	r2, [r3, #0]
    servo_do(Y_SET_NEUTRAL);
20000b08:	f240 1344 	movw	r3, #324	; 0x144
20000b0c:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000b10:	f04f 0200 	mov.w	r2, #0
20000b14:	601a      	str	r2, [r3, #0]

    // turn on the laser
    //MSS_GPIO_set_output(MSS_GPIO_0, 1);

    int active = 1;
20000b16:	f04f 0301 	mov.w	r3, #1
20000b1a:	60fb      	str	r3, [r7, #12]
    target_pos_t target;

    uint32_t x_pw = SERVO_NEUTRAL;
20000b1c:	f644 13f0 	movw	r3, #18928	; 0x49f0
20000b20:	f2c0 0302 	movt	r3, #2
20000b24:	613b      	str	r3, [r7, #16]
    uint32_t y_pw = SERVO_NEUTRAL;
20000b26:	f644 13f0 	movw	r3, #18928	; 0x49f0
20000b2a:	f2c0 0302 	movt	r3, #2
20000b2e:	617b      	str	r3, [r7, #20]
    uint32_t new_x_pw, new_y_pw;
    uint8_t x_on_target = 0;
20000b30:	f04f 0300 	mov.w	r3, #0
20000b34:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
    uint8_t y_on_target = 0;
20000b38:	f04f 0300 	mov.w	r3, #0
20000b3c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    uint32_t junk_frame_count = 0;
20000b40:	f04f 0300 	mov.w	r3, #0
20000b44:	627b      	str	r3, [r7, #36]	; 0x24

    while (active) {
20000b46:	e17d      	b.n	20000e44 <do_automatic+0x394>

        if ( Pixy_get_target_location(&target) == -1 ) {
20000b48:	f107 0308 	add.w	r3, r7, #8
20000b4c:	4618      	mov	r0, r3
20000b4e:	f000 fb57 	bl	20001200 <Pixy_get_target_location>
20000b52:	4603      	mov	r3, r0
20000b54:	f1b3 3fff 	cmp.w	r3, #4294967295
20000b58:	d118      	bne.n	20000b8c <do_automatic+0xdc>
    		//set_x_servo_analog_pw(SERVO_NEUTRAL);
    		//set_y_servo_analog_pw(SERVO_NEUTRAL);
        	//printf("x: %d\ty: %d\r\n", -1, -1);

        	// TODO use a defined value
        	use_me_carefully_ms_delay_timer(5);
20000b5a:	f04f 0005 	mov.w	r0, #5
20000b5e:	f000 fe93 	bl	20001888 <use_me_carefully_ms_delay_timer>
        	junk_frame_count++;
20000b62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
20000b64:	f103 0301 	add.w	r3, r3, #1
20000b68:	627b      	str	r3, [r7, #36]	; 0x24

        	if (junk_frame_count == 20) {
20000b6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
20000b6c:	2b14      	cmp	r3, #20
20000b6e:	f040 812c 	bne.w	20000dca <do_automatic+0x31a>
        		//servo_do(X_SET_NEUTRAL);
        		//servo_do(Y_SET_NEUTRAL);
            	set_x_servo_analog_pw(SERVO_NEUTRAL);
20000b72:	f644 10f0 	movw	r0, #18928	; 0x49f0
20000b76:	f2c0 0002 	movt	r0, #2
20000b7a:	f000 fbf5 	bl	20001368 <set_x_servo_analog_pw>
            	set_y_servo_analog_pw(SERVO_NEUTRAL);
20000b7e:	f644 10f0 	movw	r0, #18928	; 0x49f0
20000b82:	f2c0 0002 	movt	r0, #2
20000b86:	f000 fc0f 	bl	200013a8 <set_y_servo_analog_pw>
20000b8a:	e11f      	b.n	20000dcc <do_automatic+0x31c>
        	}
        }
        // else, target found, coordinates valid
        else {
        	printf("x: %d\ty: %d\r\n", target.x, target.y);
20000b8c:	893b      	ldrh	r3, [r7, #8]
20000b8e:	b21a      	sxth	r2, r3
20000b90:	897b      	ldrh	r3, [r7, #10]
20000b92:	b21b      	sxth	r3, r3
20000b94:	f649 1054 	movw	r0, #39252	; 0x9954
20000b98:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000b9c:	4611      	mov	r1, r2
20000b9e:	461a      	mov	r2, r3
20000ba0:	f003 fc70 	bl	20004484 <printf>
		    junk_frame_count = 0;
20000ba4:	f04f 0300 	mov.w	r3, #0
20000ba8:	627b      	str	r3, [r7, #36]	; 0x24

        	// X servo adjustment
		    if (target.x < PIXY_X_CENTER) {
20000baa:	893b      	ldrh	r3, [r7, #8]
20000bac:	b21b      	sxth	r3, r3
20000bae:	2ba3      	cmp	r3, #163	; 0xa3
20000bb0:	dc16      	bgt.n	20000be0 <do_automatic+0x130>
		        // go left (forward -> 2ms)
		    	new_x_pw = SERVO_DEADBAND_UPPER + X_SCALE_PW*(PIXY_X_CENTER - target.x);
20000bb2:	893b      	ldrh	r3, [r7, #8]
20000bb4:	b21b      	sxth	r3, r3
20000bb6:	f1c3 03a4 	rsb	r3, r3, #164	; 0xa4
20000bba:	f44f 72c8 	mov.w	r2, #400	; 0x190
20000bbe:	fb02 f303 	mul.w	r3, r2, r3
20000bc2:	f503 3316 	add.w	r3, r3, #153600	; 0x25800
20000bc6:	f503 63af 	add.w	r3, r3, #1400	; 0x578
20000bca:	61bb      	str	r3, [r7, #24]
		    	// upper and lower pw bounds
		    	//new_x_pw = (new_x_pw < X_FORWARD_MIN) ? X_FORWARD_MIN : new_x_pw;
		    	new_x_pw = (new_x_pw > SERVO_HALF_FORWARD) ? SERVO_HALF_FORWARD : new_x_pw;
20000bcc:	69ba      	ldr	r2, [r7, #24]
20000bce:	f64a 3398 	movw	r3, #43928	; 0xab98
20000bd2:	f2c0 0302 	movt	r3, #2
20000bd6:	429a      	cmp	r2, r3
20000bd8:	bf38      	it	cc
20000bda:	4613      	movcc	r3, r2
20000bdc:	61bb      	str	r3, [r7, #24]
20000bde:	e019      	b.n	20000c14 <do_automatic+0x164>
		    }
		    else if (target.x > PIXY_X_CENTER) {
20000be0:	893b      	ldrh	r3, [r7, #8]
20000be2:	b21b      	sxth	r3, r3
20000be4:	2ba4      	cmp	r3, #164	; 0xa4
20000be6:	dd15      	ble.n	20000c14 <do_automatic+0x164>
		        // go right (reverse -> 1ms)
		    	new_x_pw = SERVO_DEADBAND_LOWER - X_SCALE_PW*(target.x - PIXY_X_CENTER);
20000be8:	893b      	ldrh	r3, [r7, #8]
20000bea:	b21a      	sxth	r2, r3
20000bec:	f64f 6370 	movw	r3, #65136	; 0xfe70
20000bf0:	f6cf 73ff 	movt	r3, #65535	; 0xffff
20000bf4:	fb03 f302 	mul.w	r3, r3, r2
20000bf8:	f503 334e 	add.w	r3, r3, #210944	; 0x33800
20000bfc:	f503 63cf 	add.w	r3, r3, #1656	; 0x678
20000c00:	61bb      	str	r3, [r7, #24]
		    	// upper and lower pw bounds
		    	//new_x_pw = (new_x_pw > X_REVERSE_MIN) ? X_REVERSE_MIN : new_x_pw;
		    	new_x_pw = (new_x_pw < SERVO_HALF_REVERSE) ? SERVO_HALF_REVERSE : new_x_pw;
20000c02:	69ba      	ldr	r2, [r7, #24]
20000c04:	f64e 0348 	movw	r3, #59464	; 0xe848
20000c08:	f2c0 0301 	movt	r3, #1
20000c0c:	429a      	cmp	r2, r3
20000c0e:	bf28      	it	cs
20000c10:	4613      	movcs	r3, r2
20000c12:	61bb      	str	r3, [r7, #24]
		    }

		    if (target.x > (PIXY_X_CENTER-PIXY_X_DEADZONE)
		    		 && target.x < (PIXY_X_CENTER+PIXY_X_DEADZONE)){
20000c14:	893b      	ldrh	r3, [r7, #8]
		    	// upper and lower pw bounds
		    	//new_x_pw = (new_x_pw > X_REVERSE_MIN) ? X_REVERSE_MIN : new_x_pw;
		    	new_x_pw = (new_x_pw < SERVO_HALF_REVERSE) ? SERVO_HALF_REVERSE : new_x_pw;
		    }

		    if (target.x > (PIXY_X_CENTER-PIXY_X_DEADZONE)
20000c16:	b21b      	sxth	r3, r3
20000c18:	2b92      	cmp	r3, #146	; 0x92
20000c1a:	dd10      	ble.n	20000c3e <do_automatic+0x18e>
		    		 && target.x < (PIXY_X_CENTER+PIXY_X_DEADZONE)){
20000c1c:	893b      	ldrh	r3, [r7, #8]
		    	// upper and lower pw bounds
		    	//new_x_pw = (new_x_pw > X_REVERSE_MIN) ? X_REVERSE_MIN : new_x_pw;
		    	new_x_pw = (new_x_pw < SERVO_HALF_REVERSE) ? SERVO_HALF_REVERSE : new_x_pw;
		    }

		    if (target.x > (PIXY_X_CENTER-PIXY_X_DEADZONE)
20000c1e:	b21b      	sxth	r3, r3
20000c20:	2bb5      	cmp	r3, #181	; 0xb5
20000c22:	dc0c      	bgt.n	20000c3e <do_automatic+0x18e>
		    		 && target.x < (PIXY_X_CENTER+PIXY_X_DEADZONE)){
		    	x_on_target++; // use to enforce on target count before firing
20000c24:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
20000c28:	f103 0301 	add.w	r3, r3, #1
20000c2c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
		    	printf("X on target!\r\n");
20000c30:	f649 1064 	movw	r0, #39268	; 0x9964
20000c34:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000c38:	f003 fc92 	bl	20004560 <puts>
		    	// upper and lower pw bounds
		    	//new_x_pw = (new_x_pw > X_REVERSE_MIN) ? X_REVERSE_MIN : new_x_pw;
		    	new_x_pw = (new_x_pw < SERVO_HALF_REVERSE) ? SERVO_HALF_REVERSE : new_x_pw;
		    }

		    if (target.x > (PIXY_X_CENTER-PIXY_X_DEADZONE)
20000c3c:	e003      	b.n	20000c46 <do_automatic+0x196>
		    		 && target.x < (PIXY_X_CENTER+PIXY_X_DEADZONE)){
		    	x_on_target++; // use to enforce on target count before firing
		    	printf("X on target!\r\n");
		    }
		    else {
		    	x_on_target = 0; // (x_on_target > 0)? x_on_target-- : 0;
20000c3e:	f04f 0300 	mov.w	r3, #0
20000c42:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
		    }
		    x_pw = (uint32_t)(EWMA_LAMBDA * new_x_pw) + (uint32_t)(EWMA_LAMBDA_INVERSE * x_pw);
20000c46:	69b8      	ldr	r0, [r7, #24]
20000c48:	f002 fd34 	bl	200036b4 <__aeabi_ui2d>
20000c4c:	4602      	mov	r2, r0
20000c4e:	460b      	mov	r3, r1
20000c50:	4610      	mov	r0, r2
20000c52:	4619      	mov	r1, r3
20000c54:	a382      	add	r3, pc, #520	; (adr r3, 20000e60 <do_automatic+0x3b0>)
20000c56:	e9d3 2300 	ldrd	r2, r3, [r3]
20000c5a:	f002 fda1 	bl	200037a0 <__aeabi_dmul>
20000c5e:	4602      	mov	r2, r0
20000c60:	460b      	mov	r3, r1
20000c62:	4610      	mov	r0, r2
20000c64:	4619      	mov	r1, r3
20000c66:	f002 ffad 	bl	20003bc4 <__aeabi_d2uiz>
20000c6a:	4604      	mov	r4, r0
20000c6c:	6938      	ldr	r0, [r7, #16]
20000c6e:	f002 fd21 	bl	200036b4 <__aeabi_ui2d>
20000c72:	4602      	mov	r2, r0
20000c74:	460b      	mov	r3, r1
20000c76:	4610      	mov	r0, r2
20000c78:	4619      	mov	r1, r3
20000c7a:	a37b      	add	r3, pc, #492	; (adr r3, 20000e68 <do_automatic+0x3b8>)
20000c7c:	e9d3 2300 	ldrd	r2, r3, [r3]
20000c80:	f002 fd8e 	bl	200037a0 <__aeabi_dmul>
20000c84:	4602      	mov	r2, r0
20000c86:	460b      	mov	r3, r1
20000c88:	4610      	mov	r0, r2
20000c8a:	4619      	mov	r1, r3
20000c8c:	f002 ff9a 	bl	20003bc4 <__aeabi_d2uiz>
20000c90:	4603      	mov	r3, r0
20000c92:	4423      	add	r3, r4
20000c94:	613b      	str	r3, [r7, #16]

		    // Y servo adjustment
		    if (target.y < PIXY_Y_CENTER) {
20000c96:	897b      	ldrh	r3, [r7, #10]
20000c98:	b21b      	sxth	r3, r3
20000c9a:	2b69      	cmp	r3, #105	; 0x69
20000c9c:	dc14      	bgt.n	20000cc8 <do_automatic+0x218>
		        // go up (reverse -> 1ms)
		    	new_y_pw = SERVO_DEADBAND_LOWER - Y_SCALE_PW*(PIXY_Y_CENTER - target.y);
20000c9e:	897b      	ldrh	r3, [r7, #10]
20000ca0:	b21b      	sxth	r3, r3
20000ca2:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
20000ca6:	fb02 f303 	mul.w	r3, r2, r3
20000caa:	f503 33b6 	add.w	r3, r3, #93184	; 0x16c00
20000cae:	f503 734c 	add.w	r3, r3, #816	; 0x330
20000cb2:	61fb      	str	r3, [r7, #28]
		    	// upper and lower pw bounds
		    	//new_y_pw = (new_y_pw > Y_REVERSE_MIN) ? Y_REVERSE_MIN : new_y_pw;
		    	new_y_pw = (new_y_pw < SERVO_HALF_REVERSE) ? SERVO_HALF_REVERSE : new_y_pw;
20000cb4:	69fa      	ldr	r2, [r7, #28]
20000cb6:	f64e 0348 	movw	r3, #59464	; 0xe848
20000cba:	f2c0 0301 	movt	r3, #1
20000cbe:	429a      	cmp	r2, r3
20000cc0:	bf28      	it	cs
20000cc2:	4613      	movcs	r3, r2
20000cc4:	61fb      	str	r3, [r7, #28]
20000cc6:	e017      	b.n	20000cf8 <do_automatic+0x248>
		    }
		    else if (target.y > PIXY_Y_CENTER) {
20000cc8:	897b      	ldrh	r3, [r7, #10]
20000cca:	b21b      	sxth	r3, r3
20000ccc:	2b6a      	cmp	r3, #106	; 0x6a
20000cce:	dd13      	ble.n	20000cf8 <do_automatic+0x248>
		        // go up (forward -> 2ms)
		    	new_y_pw = SERVO_DEADBAND_UPPER + Y_SCALE_PW*(target.y - PIXY_Y_CENTER);
20000cd0:	897b      	ldrh	r3, [r7, #10]
20000cd2:	b21b      	sxth	r3, r3
20000cd4:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
20000cd8:	fb02 f303 	mul.w	r3, r2, r3
20000cdc:	f503 33c6 	add.w	r3, r3, #101376	; 0x18c00
20000ce0:	f503 731c 	add.w	r3, r3, #624	; 0x270
20000ce4:	61fb      	str	r3, [r7, #28]
		    	// upper and lower pw bounds
		    	//new_y_pw = (new_y_pw < Y_FORWARD_MIN) ? Y_FORWARD_MIN : new_y_pw;
		    	new_y_pw = (new_y_pw > SERVO_HALF_FORWARD) ? SERVO_HALF_FORWARD : new_y_pw;
20000ce6:	69fa      	ldr	r2, [r7, #28]
20000ce8:	f64a 3398 	movw	r3, #43928	; 0xab98
20000cec:	f2c0 0302 	movt	r3, #2
20000cf0:	429a      	cmp	r2, r3
20000cf2:	bf38      	it	cc
20000cf4:	4613      	movcc	r3, r2
20000cf6:	61fb      	str	r3, [r7, #28]
		    }

		    if (target.y > (PIXY_Y_CENTER-PIXY_Y_DEADZONE)
		    		 && target.y < (PIXY_Y_CENTER+PIXY_Y_DEADZONE)){
20000cf8:	897b      	ldrh	r3, [r7, #10]
		    	// upper and lower pw bounds
		    	//new_y_pw = (new_y_pw < Y_FORWARD_MIN) ? Y_FORWARD_MIN : new_y_pw;
		    	new_y_pw = (new_y_pw > SERVO_HALF_FORWARD) ? SERVO_HALF_FORWARD : new_y_pw;
		    }

		    if (target.y > (PIXY_Y_CENTER-PIXY_Y_DEADZONE)
20000cfa:	b21b      	sxth	r3, r3
20000cfc:	2b5a      	cmp	r3, #90	; 0x5a
20000cfe:	dd10      	ble.n	20000d22 <do_automatic+0x272>
		    		 && target.y < (PIXY_Y_CENTER+PIXY_Y_DEADZONE)){
20000d00:	897b      	ldrh	r3, [r7, #10]
		    	// upper and lower pw bounds
		    	//new_y_pw = (new_y_pw < Y_FORWARD_MIN) ? Y_FORWARD_MIN : new_y_pw;
		    	new_y_pw = (new_y_pw > SERVO_HALF_FORWARD) ? SERVO_HALF_FORWARD : new_y_pw;
		    }

		    if (target.y > (PIXY_Y_CENTER-PIXY_Y_DEADZONE)
20000d02:	b21b      	sxth	r3, r3
20000d04:	2b79      	cmp	r3, #121	; 0x79
20000d06:	dc0c      	bgt.n	20000d22 <do_automatic+0x272>
		    		 && target.y < (PIXY_Y_CENTER+PIXY_Y_DEADZONE)){
		    	printf("Y on target!\r\n");
20000d08:	f649 1074 	movw	r0, #39284	; 0x9974
20000d0c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000d10:	f003 fc26 	bl	20004560 <puts>
		    	y_on_target++;
20000d14:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
20000d18:	f103 0301 	add.w	r3, r3, #1
20000d1c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
		    	// upper and lower pw bounds
		    	//new_y_pw = (new_y_pw < Y_FORWARD_MIN) ? Y_FORWARD_MIN : new_y_pw;
		    	new_y_pw = (new_y_pw > SERVO_HALF_FORWARD) ? SERVO_HALF_FORWARD : new_y_pw;
		    }

		    if (target.y > (PIXY_Y_CENTER-PIXY_Y_DEADZONE)
20000d20:	e003      	b.n	20000d2a <do_automatic+0x27a>
		    		 && target.y < (PIXY_Y_CENTER+PIXY_Y_DEADZONE)){
		    	printf("Y on target!\r\n");
		    	y_on_target++;
		    }
		    else {
		    	y_on_target = 0;
20000d22:	f04f 0300 	mov.w	r3, #0
20000d26:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
		    }
		    y_pw = (uint32_t)(EWMA_LAMBDA * new_y_pw) + (uint32_t)(EWMA_LAMBDA_INVERSE * y_pw);
20000d2a:	69f8      	ldr	r0, [r7, #28]
20000d2c:	f002 fcc2 	bl	200036b4 <__aeabi_ui2d>
20000d30:	4602      	mov	r2, r0
20000d32:	460b      	mov	r3, r1
20000d34:	4610      	mov	r0, r2
20000d36:	4619      	mov	r1, r3
20000d38:	a349      	add	r3, pc, #292	; (adr r3, 20000e60 <do_automatic+0x3b0>)
20000d3a:	e9d3 2300 	ldrd	r2, r3, [r3]
20000d3e:	f002 fd2f 	bl	200037a0 <__aeabi_dmul>
20000d42:	4602      	mov	r2, r0
20000d44:	460b      	mov	r3, r1
20000d46:	4610      	mov	r0, r2
20000d48:	4619      	mov	r1, r3
20000d4a:	f002 ff3b 	bl	20003bc4 <__aeabi_d2uiz>
20000d4e:	4604      	mov	r4, r0
20000d50:	6978      	ldr	r0, [r7, #20]
20000d52:	f002 fcaf 	bl	200036b4 <__aeabi_ui2d>
20000d56:	4602      	mov	r2, r0
20000d58:	460b      	mov	r3, r1
20000d5a:	4610      	mov	r0, r2
20000d5c:	4619      	mov	r1, r3
20000d5e:	a342      	add	r3, pc, #264	; (adr r3, 20000e68 <do_automatic+0x3b8>)
20000d60:	e9d3 2300 	ldrd	r2, r3, [r3]
20000d64:	f002 fd1c 	bl	200037a0 <__aeabi_dmul>
20000d68:	4602      	mov	r2, r0
20000d6a:	460b      	mov	r3, r1
20000d6c:	4610      	mov	r0, r2
20000d6e:	4619      	mov	r1, r3
20000d70:	f002 ff28 	bl	20003bc4 <__aeabi_d2uiz>
20000d74:	4603      	mov	r3, r0
20000d76:	4423      	add	r3, r4
20000d78:	617b      	str	r3, [r7, #20]

        	// set the servos
        	set_x_servo_analog_pw(x_pw);
20000d7a:	6938      	ldr	r0, [r7, #16]
20000d7c:	f000 faf4 	bl	20001368 <set_x_servo_analog_pw>
        	set_y_servo_analog_pw(y_pw);
20000d80:	6978      	ldr	r0, [r7, #20]
20000d82:	f000 fb11 	bl	200013a8 <set_y_servo_analog_pw>
        	start_hardware_timer();
        	// spin lock until screen finishes updating
        	while (g_disp_update_lock) {}
*/
        	// fire a dart, then exit the loop after getting n64 state
        	if ((x_on_target > ON_TARGET_FRAMES) && (y_on_target > ON_TARGET_FRAMES)) {
20000d86:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
20000d8a:	2b0a      	cmp	r3, #10
20000d8c:	d91e      	bls.n	20000dcc <do_automatic+0x31c>
20000d8e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
20000d92:	2b0a      	cmp	r3, #10
20000d94:	d91a      	bls.n	20000dcc <do_automatic+0x31c>
        		printf("Target acquired, firing!\r\n");
20000d96:	f649 1084 	movw	r0, #39300	; 0x9984
20000d9a:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000d9e:	f003 fbdf 	bl	20004560 <puts>
        		_fire_dart();
20000da2:	f7ff fd6f 	bl	20000884 <_fire_dart>
        		servo_do(X_SET_NEUTRAL);
20000da6:	f240 1304 	movw	r3, #260	; 0x104
20000daa:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000dae:	f04f 0200 	mov.w	r2, #0
20000db2:	601a      	str	r2, [r3, #0]
                servo_do(Y_SET_NEUTRAL);
20000db4:	f240 1344 	movw	r3, #324	; 0x144
20000db8:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000dbc:	f04f 0200 	mov.w	r2, #0
20000dc0:	601a      	str	r2, [r3, #0]
        		active = 0;
20000dc2:	f04f 0300 	mov.w	r3, #0
20000dc6:	60fb      	str	r3, [r7, #12]
20000dc8:	e000      	b.n	20000dcc <do_automatic+0x31c>

        	if (junk_frame_count == 20) {
        		//servo_do(X_SET_NEUTRAL);
        		//servo_do(Y_SET_NEUTRAL);
            	set_x_servo_analog_pw(SERVO_NEUTRAL);
            	set_y_servo_analog_pw(SERVO_NEUTRAL);
20000dca:	bf00      	nop
                servo_do(Y_SET_NEUTRAL);
        		active = 0;
        	}
        }

        if (n64_pressed(B)) {
20000dcc:	687b      	ldr	r3, [r7, #4]
20000dce:	781b      	ldrb	r3, [r3, #0]
20000dd0:	f003 0302 	and.w	r3, r3, #2
20000dd4:	2b00      	cmp	r3, #0
20000dd6:	d027      	beq.n	20000e28 <do_automatic+0x378>
20000dd8:	683b      	ldr	r3, [r7, #0]
20000dda:	781b      	ldrb	r3, [r3, #0]
20000ddc:	f003 0302 	and.w	r3, r3, #2
20000de0:	2b00      	cmp	r3, #0
20000de2:	d121      	bne.n	20000e28 <do_automatic+0x378>
            active = 0;
20000de4:	f04f 0300 	mov.w	r3, #0
20000de8:	60fb      	str	r3, [r7, #12]
            servo_do(X_SET_NEUTRAL);
20000dea:	f240 1304 	movw	r3, #260	; 0x104
20000dee:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000df2:	f04f 0200 	mov.w	r2, #0
20000df6:	601a      	str	r2, [r3, #0]
            servo_do(Y_SET_NEUTRAL);
20000df8:	f240 1344 	movw	r3, #324	; 0x144
20000dfc:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000e00:	f04f 0200 	mov.w	r2, #0
20000e04:	601a      	str	r2, [r3, #0]
            g_live_fire_enabled = 0;
20000e06:	f24a 23a9 	movw	r3, #41641	; 0xa2a9
20000e0a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e0e:	f04f 0200 	mov.w	r2, #0
20000e12:	701a      	strb	r2, [r3, #0]
            printf("Aborting seek-and-destroy & disabling live-fire\r\n");
20000e14:	f649 10a0 	movw	r0, #39328	; 0x99a0
20000e18:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000e1c:	f003 fba0 	bl	20004560 <puts>
            lights_set(LIGHTS_IDLE);
20000e20:	f04f 0000 	mov.w	r0, #0
20000e24:	f7ff fb94 	bl	20000550 <lights_set>
        }

        *last_state = *state;
20000e28:	683a      	ldr	r2, [r7, #0]
20000e2a:	687b      	ldr	r3, [r7, #4]
20000e2c:	4611      	mov	r1, r2
20000e2e:	461a      	mov	r2, r3
20000e30:	f04f 0304 	mov.w	r3, #4
20000e34:	4608      	mov	r0, r1
20000e36:	4611      	mov	r1, r2
20000e38:	461a      	mov	r2, r3
20000e3a:	f003 f9ed 	bl	20004218 <memcpy>
        n64_get_state( state );
20000e3e:	6878      	ldr	r0, [r7, #4]
20000e40:	f000 fa06 	bl	20001250 <n64_get_state>
    uint32_t new_x_pw, new_y_pw;
    uint8_t x_on_target = 0;
    uint8_t y_on_target = 0;
    uint32_t junk_frame_count = 0;

    while (active) {
20000e44:	68fb      	ldr	r3, [r7, #12]
20000e46:	2b00      	cmp	r3, #0
20000e48:	f47f ae7e 	bne.w	20000b48 <do_automatic+0x98>
20000e4c:	e004      	b.n	20000e58 <do_automatic+0x3a8>
#define EWMA_LAMBDA 0.15
#define EWMA_LAMBDA_INVERSE 0.85

void do_automatic(n64_state_t* state, n64_state_t* last_state) {
    if ( ! g_live_fire_enabled || ! n64_pressed(R)) {
        return;
20000e4e:	bf00      	nop
20000e50:	e002      	b.n	20000e58 <do_automatic+0x3a8>
20000e52:	bf00      	nop
20000e54:	e000      	b.n	20000e58 <do_automatic+0x3a8>
20000e56:	bf00      	nop
        n64_get_state( state );
    }

    // shut off the laser
    //MSS_GPIO_set_output(MSS_GPIO_0, 0);
}
20000e58:	f107 072c 	add.w	r7, r7, #44	; 0x2c
20000e5c:	46bd      	mov	sp, r7
20000e5e:	bd90      	pop	{r4, r7, pc}
20000e60:	33333333 	.word	0x33333333
20000e64:	3fc33333 	.word	0x3fc33333
20000e68:	33333333 	.word	0x33333333
20000e6c:	3feb3333 	.word	0x3feb3333

20000e70 <getByte>:
///////////////////////////////////////////////////////////////////////////////
// SPI routines

// SPI sends as it receives so we need a getByte routine that
// takes an output data argument
uint8_t getByte(uint8_t out) {
20000e70:	b580      	push	{r7, lr}
20000e72:	b084      	sub	sp, #16
20000e74:	af00      	add	r7, sp, #0
20000e76:	4603      	mov	r3, r0
20000e78:	71fb      	strb	r3, [r7, #7]

    uint8_t in_rx;

    MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
20000e7a:	f24a 309c 	movw	r0, #41884	; 0xa39c
20000e7e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000e82:	f04f 0100 	mov.w	r1, #0
20000e86:	f001 faeb 	bl	20002460 <MSS_SPI_set_slave_select>
    in_rx = MSS_SPI_transfer_frame(&g_mss_spi1, out);
20000e8a:	79fb      	ldrb	r3, [r7, #7]
20000e8c:	f24a 309c 	movw	r0, #41884	; 0xa39c
20000e90:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000e94:	4619      	mov	r1, r3
20000e96:	f001 fbaf 	bl	200025f8 <MSS_SPI_transfer_frame>
20000e9a:	4603      	mov	r3, r0
20000e9c:	73fb      	strb	r3, [r7, #15]
    MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
20000e9e:	f24a 309c 	movw	r0, #41884	; 0xa39c
20000ea2:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000ea6:	f04f 0100 	mov.w	r1, #0
20000eaa:	f001 fb5d 	bl	20002568 <MSS_SPI_clear_slave_select>

    return in_rx;
20000eae:	7bfb      	ldrb	r3, [r7, #15]
}
20000eb0:	4618      	mov	r0, r3
20000eb2:	f107 0710 	add.w	r7, r7, #16
20000eb6:	46bd      	mov	sp, r7
20000eb8:	bd80      	pop	{r7, pc}
20000eba:	bf00      	nop

20000ebc <getWord>:

uint16_t getWord() {
20000ebc:	b580      	push	{r7, lr}
20000ebe:	b082      	sub	sp, #8
20000ec0:	af00      	add	r7, sp, #0
    // ordering is big endian because Pixy is sending 16 bits through SPI
    uint16_t w;
    uint8_t c, cout = 0;
20000ec2:	f04f 0300 	mov.w	r3, #0
20000ec6:	71fb      	strb	r3, [r7, #7]

    if (g_outLen) {
20000ec8:	f24a 23f8 	movw	r3, #41720	; 0xa2f8
20000ecc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ed0:	781b      	ldrb	r3, [r3, #0]
20000ed2:	2b00      	cmp	r3, #0
20000ed4:	d035      	beq.n	20000f42 <getWord+0x86>
        w = getByte(PIXY_SYNC_BYTE_DATA);
20000ed6:	f04f 005b 	mov.w	r0, #91	; 0x5b
20000eda:	f7ff ffc9 	bl	20000e70 <getByte>
20000ede:	4603      	mov	r3, r0
20000ee0:	80bb      	strh	r3, [r7, #4]
        cout = g_outBuf[g_outReadIndex++];
20000ee2:	f24a 23f9 	movw	r3, #41721	; 0xa2f9
20000ee6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000eea:	781a      	ldrb	r2, [r3, #0]
20000eec:	4611      	mov	r1, r2
20000eee:	f24a 23b8 	movw	r3, #41656	; 0xa2b8
20000ef2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ef6:	5c5b      	ldrb	r3, [r3, r1]
20000ef8:	71fb      	strb	r3, [r7, #7]
20000efa:	f102 0301 	add.w	r3, r2, #1
20000efe:	b2da      	uxtb	r2, r3
20000f00:	f24a 23f9 	movw	r3, #41721	; 0xa2f9
20000f04:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f08:	701a      	strb	r2, [r3, #0]
        g_outLen--;
20000f0a:	f24a 23f8 	movw	r3, #41720	; 0xa2f8
20000f0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f12:	781b      	ldrb	r3, [r3, #0]
20000f14:	f103 33ff 	add.w	r3, r3, #4294967295
20000f18:	b2da      	uxtb	r2, r3
20000f1a:	f24a 23f8 	movw	r3, #41720	; 0xa2f8
20000f1e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f22:	701a      	strb	r2, [r3, #0]
        if (g_outReadIndex == PIXY_OUTBUF_SIZE)
20000f24:	f24a 23f9 	movw	r3, #41721	; 0xa2f9
20000f28:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f2c:	781b      	ldrb	r3, [r3, #0]
20000f2e:	2b40      	cmp	r3, #64	; 0x40
20000f30:	d10e      	bne.n	20000f50 <getWord+0x94>
            g_outReadIndex = 0;
20000f32:	f24a 23f9 	movw	r3, #41721	; 0xa2f9
20000f36:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f3a:	f04f 0200 	mov.w	r2, #0
20000f3e:	701a      	strb	r2, [r3, #0]
20000f40:	e007      	b.n	20000f52 <getWord+0x96>
    } else
        w = getByte(PIXY_SYNC_BYTE);  // send out sync byte
20000f42:	f04f 005a 	mov.w	r0, #90	; 0x5a
20000f46:	f7ff ff93 	bl	20000e70 <getByte>
20000f4a:	4603      	mov	r3, r0
20000f4c:	80bb      	strh	r3, [r7, #4]
20000f4e:	e000      	b.n	20000f52 <getWord+0x96>
    if (g_outLen) {
        w = getByte(PIXY_SYNC_BYTE_DATA);
        cout = g_outBuf[g_outReadIndex++];
        g_outLen--;
        if (g_outReadIndex == PIXY_OUTBUF_SIZE)
            g_outReadIndex = 0;
20000f50:	bf00      	nop
    } else
        w = getByte(PIXY_SYNC_BYTE);  // send out sync byte

    w <<= 8;
20000f52:	88bb      	ldrh	r3, [r7, #4]
20000f54:	ea4f 2303 	mov.w	r3, r3, lsl #8
20000f58:	80bb      	strh	r3, [r7, #4]
    c = getByte(cout);  // send out data byte
20000f5a:	79fb      	ldrb	r3, [r7, #7]
20000f5c:	4618      	mov	r0, r3
20000f5e:	f7ff ff87 	bl	20000e70 <getByte>
20000f62:	4603      	mov	r3, r0
20000f64:	71bb      	strb	r3, [r7, #6]
    w |= c;
20000f66:	79ba      	ldrb	r2, [r7, #6]
20000f68:	88bb      	ldrh	r3, [r7, #4]
20000f6a:	ea42 0303 	orr.w	r3, r2, r3
20000f6e:	80bb      	strh	r3, [r7, #4]

    return w;
20000f70:	88bb      	ldrh	r3, [r7, #4]
}
20000f72:	4618      	mov	r0, r3
20000f74:	f107 0708 	add.w	r7, r7, #8
20000f78:	46bd      	mov	sp, r7
20000f7a:	bd80      	pop	{r7, pc}

20000f7c <Pixy_init>:
    return len;
}
// end SPI routines
///////////////////////////////////////////////////////////////////////////////

void Pixy_init() {
20000f7c:	b580      	push	{r7, lr}
20000f7e:	b084      	sub	sp, #16
20000f80:	af02      	add	r7, sp, #8
    g_blocks = (pixy_block_t *)malloc(sizeof(pixy_block_t) * PIXY_ARRAYSIZE);
20000f82:	f44f 6096 	mov.w	r0, #1200	; 0x4b0
20000f86:	f002 fe6d 	bl	20003c64 <malloc>
20000f8a:	4603      	mov	r3, r0
20000f8c:	461a      	mov	r2, r3
20000f8e:	f24a 3344 	movw	r3, #41796	; 0xa344
20000f92:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f96:	601a      	str	r2, [r3, #0]

    const uint8_t frame_size = 8;  // Single byte for Pixy
20000f98:	f04f 0308 	mov.w	r3, #8
20000f9c:	71fb      	strb	r3, [r7, #7]

    MSS_SPI_init(&g_mss_spi1);
20000f9e:	f24a 309c 	movw	r0, #41884	; 0xa39c
20000fa2:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000fa6:	f001 f881 	bl	200020ac <MSS_SPI_init>
    MSS_SPI_configure_master_mode(
20000faa:	79fb      	ldrb	r3, [r7, #7]
20000fac:	9300      	str	r3, [sp, #0]
20000fae:	f24a 309c 	movw	r0, #41884	; 0xa39c
20000fb2:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000fb6:	f04f 0100 	mov.w	r1, #0
20000fba:	f04f 0200 	mov.w	r2, #0
20000fbe:	f04f 0307 	mov.w	r3, #7
20000fc2:	f001 f9bd 	bl	20002340 <MSS_SPI_configure_master_mode>
          &g_mss_spi1, MSS_SPI_SLAVE_0,
          MSS_SPI_MODE0,         // based on Pixy documentation
          MSS_SPI_PCLK_DIV_256,  // can be between 256 and 2
          frame_size);
}
20000fc6:	f107 0708 	add.w	r7, r7, #8
20000fca:	46bd      	mov	sp, r7
20000fcc:	bd80      	pop	{r7, pc}
20000fce:	bf00      	nop

20000fd0 <Pixy_get_start>:

int Pixy_get_start(void) {
20000fd0:	b580      	push	{r7, lr}
20000fd2:	b082      	sub	sp, #8
20000fd4:	af00      	add	r7, sp, #0
    uint16_t w, lastw;

    lastw = 0xffff;
20000fd6:	f64f 73ff 	movw	r3, #65535	; 0xffff
20000fda:	80fb      	strh	r3, [r7, #6]

    while (1) {
        w = getWord();
20000fdc:	f7ff ff6e 	bl	20000ebc <getWord>
20000fe0:	4603      	mov	r3, r0
20000fe2:	80bb      	strh	r3, [r7, #4]
        if (w == 0 && lastw == 0)
20000fe4:	88bb      	ldrh	r3, [r7, #4]
20000fe6:	2b00      	cmp	r3, #0
20000fe8:	d105      	bne.n	20000ff6 <Pixy_get_start+0x26>
20000fea:	88fb      	ldrh	r3, [r7, #6]
20000fec:	2b00      	cmp	r3, #0
20000fee:	d102      	bne.n	20000ff6 <Pixy_get_start+0x26>
            return 0;  // no start code
20000ff0:	f04f 0300 	mov.w	r3, #0
20000ff4:	e033      	b.n	2000105e <Pixy_get_start+0x8e>
        else if (w == PIXY_START_WORD && lastw == PIXY_START_WORD) {
20000ff6:	88ba      	ldrh	r2, [r7, #4]
20000ff8:	f64a 2355 	movw	r3, #43605	; 0xaa55
20000ffc:	429a      	cmp	r2, r3
20000ffe:	d10e      	bne.n	2000101e <Pixy_get_start+0x4e>
20001000:	88fa      	ldrh	r2, [r7, #6]
20001002:	f64a 2355 	movw	r3, #43605	; 0xaa55
20001006:	429a      	cmp	r2, r3
20001008:	d109      	bne.n	2000101e <Pixy_get_start+0x4e>
            g_blockType = NORMAL_BLOCK;
2000100a:	f24a 3348 	movw	r3, #41800	; 0xa348
2000100e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001012:	f04f 0200 	mov.w	r2, #0
20001016:	701a      	strb	r2, [r3, #0]
            return 1;  // code found!
20001018:	f04f 0301 	mov.w	r3, #1
2000101c:	e01f      	b.n	2000105e <Pixy_get_start+0x8e>
        } else if (w == PIXY_START_WORD_CC && lastw == PIXY_START_WORD) {
2000101e:	88ba      	ldrh	r2, [r7, #4]
20001020:	f64a 2356 	movw	r3, #43606	; 0xaa56
20001024:	429a      	cmp	r2, r3
20001026:	d10e      	bne.n	20001046 <Pixy_get_start+0x76>
20001028:	88fa      	ldrh	r2, [r7, #6]
2000102a:	f64a 2355 	movw	r3, #43605	; 0xaa55
2000102e:	429a      	cmp	r2, r3
20001030:	d109      	bne.n	20001046 <Pixy_get_start+0x76>
            g_blockType = CC_BLOCK;  // found color code block
20001032:	f24a 3348 	movw	r3, #41800	; 0xa348
20001036:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000103a:	f04f 0201 	mov.w	r2, #1
2000103e:	701a      	strb	r2, [r3, #0]
            return 1;
20001040:	f04f 0301 	mov.w	r3, #1
20001044:	e00b      	b.n	2000105e <Pixy_get_start+0x8e>
        } else if (w == PIXY_START_WORDX)
20001046:	88ba      	ldrh	r2, [r7, #4]
20001048:	f245 53aa 	movw	r3, #21930	; 0x55aa
2000104c:	429a      	cmp	r2, r3
2000104e:	d103      	bne.n	20001058 <Pixy_get_start+0x88>
            getByte(0);  // we're out of sync! (backwards)
20001050:	f04f 0000 	mov.w	r0, #0
20001054:	f7ff ff0c 	bl	20000e70 <getByte>

        lastw = w;
20001058:	88bb      	ldrh	r3, [r7, #4]
2000105a:	80fb      	strh	r3, [r7, #6]
    }
2000105c:	e7be      	b.n	20000fdc <Pixy_get_start+0xc>
}
2000105e:	4618      	mov	r0, r3
20001060:	f107 0708 	add.w	r7, r7, #8
20001064:	46bd      	mov	sp, r7
20001066:	bd80      	pop	{r7, pc}

20001068 <Pixy_get_blocks>:

uint16_t Pixy_get_blocks(uint16_t max_blocks) {
20001068:	b580      	push	{r7, lr}
2000106a:	b086      	sub	sp, #24
2000106c:	af00      	add	r7, sp, #0
2000106e:	4603      	mov	r3, r0
20001070:	80fb      	strh	r3, [r7, #6]
    uint8_t i;
    uint16_t w, blockCount, checksum, sum;
    pixy_block_t *block;

    if (!g_skipStart) {
20001072:	f24a 23fc 	movw	r3, #41724	; 0xa2fc
20001076:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000107a:	681b      	ldr	r3, [r3, #0]
2000107c:	2b00      	cmp	r3, #0
2000107e:	d107      	bne.n	20001090 <Pixy_get_blocks+0x28>
        if (Pixy_get_start() == 0)
20001080:	f7ff ffa6 	bl	20000fd0 <Pixy_get_start>
20001084:	4603      	mov	r3, r0
20001086:	2b00      	cmp	r3, #0
20001088:	d10a      	bne.n	200010a0 <Pixy_get_blocks+0x38>
            return 0;
2000108a:	f04f 0300 	mov.w	r3, #0
2000108e:	e0b1      	b.n	200011f4 <Pixy_get_blocks+0x18c>
    } else
        g_skipStart = 0;
20001090:	f24a 23fc 	movw	r3, #41724	; 0xa2fc
20001094:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001098:	f04f 0200 	mov.w	r2, #0
2000109c:	601a      	str	r2, [r3, #0]
2000109e:	e000      	b.n	200010a2 <Pixy_get_blocks+0x3a>
    uint16_t w, blockCount, checksum, sum;
    pixy_block_t *block;

    if (!g_skipStart) {
        if (Pixy_get_start() == 0)
            return 0;
200010a0:	bf00      	nop
    } else
        g_skipStart = 0;

    for (blockCount = 0;
200010a2:	f04f 0300 	mov.w	r3, #0
200010a6:	81fb      	strh	r3, [r7, #14]
200010a8:	e09b      	b.n	200011e2 <Pixy_get_blocks+0x17a>
         blockCount < max_blocks && blockCount < PIXY_ARRAYSIZE;) {
        checksum = getWord();
200010aa:	f7ff ff07 	bl	20000ebc <getWord>
200010ae:	4603      	mov	r3, r0
200010b0:	823b      	strh	r3, [r7, #16]
        if (checksum ==
200010b2:	8a3a      	ldrh	r2, [r7, #16]
200010b4:	f64a 2355 	movw	r3, #43605	; 0xaa55
200010b8:	429a      	cmp	r2, r3
200010ba:	d10f      	bne.n	200010dc <Pixy_get_blocks+0x74>
            PIXY_START_WORD)  // we've reached the beginning of the next frame
        {
            g_skipStart = 1;
200010bc:	f24a 23fc 	movw	r3, #41724	; 0xa2fc
200010c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200010c4:	f04f 0201 	mov.w	r2, #1
200010c8:	601a      	str	r2, [r3, #0]
            g_blockType = NORMAL_BLOCK;
200010ca:	f24a 3348 	movw	r3, #41800	; 0xa348
200010ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
200010d2:	f04f 0200 	mov.w	r2, #0
200010d6:	701a      	strb	r2, [r3, #0]
            return blockCount;
200010d8:	89fb      	ldrh	r3, [r7, #14]
200010da:	e08b      	b.n	200011f4 <Pixy_get_blocks+0x18c>
        } else if (checksum == PIXY_START_WORD_CC) {
200010dc:	8a3a      	ldrh	r2, [r7, #16]
200010de:	f64a 2356 	movw	r3, #43606	; 0xaa56
200010e2:	429a      	cmp	r2, r3
200010e4:	d10f      	bne.n	20001106 <Pixy_get_blocks+0x9e>
            g_skipStart = 1;
200010e6:	f24a 23fc 	movw	r3, #41724	; 0xa2fc
200010ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
200010ee:	f04f 0201 	mov.w	r2, #1
200010f2:	601a      	str	r2, [r3, #0]
            g_blockType = CC_BLOCK;
200010f4:	f24a 3348 	movw	r3, #41800	; 0xa348
200010f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200010fc:	f04f 0201 	mov.w	r2, #1
20001100:	701a      	strb	r2, [r3, #0]
            return blockCount;
20001102:	89fb      	ldrh	r3, [r7, #14]
20001104:	e076      	b.n	200011f4 <Pixy_get_blocks+0x18c>
        } else if (checksum == 0)
20001106:	8a3b      	ldrh	r3, [r7, #16]
20001108:	2b00      	cmp	r3, #0
2000110a:	d101      	bne.n	20001110 <Pixy_get_blocks+0xa8>
            return blockCount;
2000110c:	89fb      	ldrh	r3, [r7, #14]
2000110e:	e071      	b.n	200011f4 <Pixy_get_blocks+0x18c>

        block = g_blocks + blockCount;
20001110:	f24a 3344 	movw	r3, #41796	; 0xa344
20001114:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001118:	6819      	ldr	r1, [r3, #0]
2000111a:	89fa      	ldrh	r2, [r7, #14]
2000111c:	4613      	mov	r3, r2
2000111e:	ea4f 0343 	mov.w	r3, r3, lsl #1
20001122:	4413      	add	r3, r2
20001124:	ea4f 0383 	mov.w	r3, r3, lsl #2
20001128:	440b      	add	r3, r1
2000112a:	617b      	str	r3, [r7, #20]

        for (i = 0, sum = 0; i < sizeof(pixy_block_t) / sizeof(uint16_t); i++) {
2000112c:	f04f 0300 	mov.w	r3, #0
20001130:	72fb      	strb	r3, [r7, #11]
20001132:	f04f 0300 	mov.w	r3, #0
20001136:	827b      	strh	r3, [r7, #18]
20001138:	e021      	b.n	2000117e <Pixy_get_blocks+0x116>
            if (g_blockType == NORMAL_BLOCK &&
2000113a:	f24a 3348 	movw	r3, #41800	; 0xa348
2000113e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001142:	781b      	ldrb	r3, [r3, #0]
20001144:	2b00      	cmp	r3, #0
20001146:	d107      	bne.n	20001158 <Pixy_get_blocks+0xf0>
20001148:	7afb      	ldrb	r3, [r7, #11]
2000114a:	2b04      	cmp	r3, #4
2000114c:	d904      	bls.n	20001158 <Pixy_get_blocks+0xf0>
                i >= 5)  // no angle for normal block
            {
                block->angle = 0;
2000114e:	697b      	ldr	r3, [r7, #20]
20001150:	f04f 0200 	mov.w	r2, #0
20001154:	815a      	strh	r2, [r3, #10]
                break;
20001156:	e015      	b.n	20001184 <Pixy_get_blocks+0x11c>
            }
            w = getWord();
20001158:	f7ff feb0 	bl	20000ebc <getWord>
2000115c:	4603      	mov	r3, r0
2000115e:	81bb      	strh	r3, [r7, #12]
            sum += w;
20001160:	8a7a      	ldrh	r2, [r7, #18]
20001162:	89bb      	ldrh	r3, [r7, #12]
20001164:	4413      	add	r3, r2
20001166:	827b      	strh	r3, [r7, #18]
            *((uint16_t *)block + i) = w;
20001168:	697a      	ldr	r2, [r7, #20]
2000116a:	7afb      	ldrb	r3, [r7, #11]
2000116c:	ea4f 0343 	mov.w	r3, r3, lsl #1
20001170:	4413      	add	r3, r2
20001172:	89ba      	ldrh	r2, [r7, #12]
20001174:	801a      	strh	r2, [r3, #0]
        } else if (checksum == 0)
            return blockCount;

        block = g_blocks + blockCount;

        for (i = 0, sum = 0; i < sizeof(pixy_block_t) / sizeof(uint16_t); i++) {
20001176:	7afb      	ldrb	r3, [r7, #11]
20001178:	f103 0301 	add.w	r3, r3, #1
2000117c:	72fb      	strb	r3, [r7, #11]
2000117e:	7afb      	ldrb	r3, [r7, #11]
20001180:	2b05      	cmp	r3, #5
20001182:	d9da      	bls.n	2000113a <Pixy_get_blocks+0xd2>
            sum += w;
            *((uint16_t *)block + i) = w;
        }

        // check checksum
        if (checksum == sum)
20001184:	8a3a      	ldrh	r2, [r7, #16]
20001186:	8a7b      	ldrh	r3, [r7, #18]
20001188:	429a      	cmp	r2, r3
2000118a:	d104      	bne.n	20001196 <Pixy_get_blocks+0x12e>
            blockCount++;
2000118c:	89fb      	ldrh	r3, [r7, #14]
2000118e:	f103 0301 	add.w	r3, r3, #1
20001192:	81fb      	strh	r3, [r7, #14]
20001194:	e005      	b.n	200011a2 <Pixy_get_blocks+0x13a>
        else
            printf("checksum error!\n");
20001196:	f649 10d4 	movw	r0, #39380	; 0x99d4
2000119a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000119e:	f003 f9df 	bl	20004560 <puts>

        w = getWord();
200011a2:	f7ff fe8b 	bl	20000ebc <getWord>
200011a6:	4603      	mov	r3, r0
200011a8:	81bb      	strh	r3, [r7, #12]
        if (w == PIXY_START_WORD)
200011aa:	89ba      	ldrh	r2, [r7, #12]
200011ac:	f64a 2355 	movw	r3, #43605	; 0xaa55
200011b0:	429a      	cmp	r2, r3
200011b2:	d107      	bne.n	200011c4 <Pixy_get_blocks+0x15c>
            g_blockType = NORMAL_BLOCK;
200011b4:	f24a 3348 	movw	r3, #41800	; 0xa348
200011b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200011bc:	f04f 0200 	mov.w	r2, #0
200011c0:	701a      	strb	r2, [r3, #0]
200011c2:	e00e      	b.n	200011e2 <Pixy_get_blocks+0x17a>
        else if (w == PIXY_START_WORD_CC)
200011c4:	89ba      	ldrh	r2, [r7, #12]
200011c6:	f64a 2356 	movw	r3, #43606	; 0xaa56
200011ca:	429a      	cmp	r2, r3
200011cc:	d107      	bne.n	200011de <Pixy_get_blocks+0x176>
            g_blockType = CC_BLOCK;
200011ce:	f24a 3348 	movw	r3, #41800	; 0xa348
200011d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200011d6:	f04f 0201 	mov.w	r2, #1
200011da:	701a      	strb	r2, [r3, #0]
200011dc:	e001      	b.n	200011e2 <Pixy_get_blocks+0x17a>
        else
            return blockCount;
200011de:	89fb      	ldrh	r3, [r7, #14]
200011e0:	e008      	b.n	200011f4 <Pixy_get_blocks+0x18c>
        if (Pixy_get_start() == 0)
            return 0;
    } else
        g_skipStart = 0;

    for (blockCount = 0;
200011e2:	89fa      	ldrh	r2, [r7, #14]
200011e4:	88fb      	ldrh	r3, [r7, #6]
200011e6:	429a      	cmp	r2, r3
200011e8:	d203      	bcs.n	200011f2 <Pixy_get_blocks+0x18a>
200011ea:	89fb      	ldrh	r3, [r7, #14]
200011ec:	2b63      	cmp	r3, #99	; 0x63
200011ee:	f67f af5c 	bls.w	200010aa <Pixy_get_blocks+0x42>
200011f2:	e7ff      	b.n	200011f4 <Pixy_get_blocks+0x18c>
        else if (w == PIXY_START_WORD_CC)
            g_blockType = CC_BLOCK;
        else
            return blockCount;
    }
}
200011f4:	4618      	mov	r0, r3
200011f6:	f107 0718 	add.w	r7, r7, #24
200011fa:	46bd      	mov	sp, r7
200011fc:	bd80      	pop	{r7, pc}
200011fe:	bf00      	nop

20001200 <Pixy_get_target_location>:
    if (Pixy_get_blocks(1) == 0)
        return NULL;
    return g_blocks;
}

int Pixy_get_target_location(target_pos_t* target) {
20001200:	b580      	push	{r7, lr}
20001202:	b082      	sub	sp, #8
20001204:	af00      	add	r7, sp, #0
20001206:	6078      	str	r0, [r7, #4]

    // get a block and make sure g_blocks is valid
    if(Pixy_get_blocks(1) == 0) {
20001208:	f04f 0001 	mov.w	r0, #1
2000120c:	f7ff ff2c 	bl	20001068 <Pixy_get_blocks>
20001210:	4603      	mov	r3, r0
20001212:	2b00      	cmp	r3, #0
20001214:	d102      	bne.n	2000121c <Pixy_get_target_location+0x1c>
        return -1;
20001216:	f04f 33ff 	mov.w	r3, #4294967295
2000121a:	e013      	b.n	20001244 <Pixy_get_target_location+0x44>
    }

    target->x = g_blocks[0].x;
2000121c:	f24a 3344 	movw	r3, #41796	; 0xa344
20001220:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001224:	681b      	ldr	r3, [r3, #0]
20001226:	885b      	ldrh	r3, [r3, #2]
20001228:	461a      	mov	r2, r3
2000122a:	687b      	ldr	r3, [r7, #4]
2000122c:	801a      	strh	r2, [r3, #0]
    target->y = g_blocks[0].y;
2000122e:	f24a 3344 	movw	r3, #41796	; 0xa344
20001232:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001236:	681b      	ldr	r3, [r3, #0]
20001238:	889b      	ldrh	r3, [r3, #4]
2000123a:	461a      	mov	r2, r3
2000123c:	687b      	ldr	r3, [r7, #4]
2000123e:	805a      	strh	r2, [r3, #2]

    return 0;
20001240:	f04f 0300 	mov.w	r3, #0
}
20001244:	4618      	mov	r0, r3
20001246:	f107 0708 	add.w	r7, r7, #8
2000124a:	46bd      	mov	sp, r7
2000124c:	bd80      	pop	{r7, pc}
2000124e:	bf00      	nop

20001250 <n64_get_state>:

#include "n64_driver.h"

// read the current state
void n64_get_state(n64_state_t* state)
{
20001250:	b580      	push	{r7, lr}
20001252:	b084      	sub	sp, #16
20001254:	af00      	add	r7, sp, #0
20001256:	6078      	str	r0, [r7, #4]
    volatile n64_state_t* address = (volatile n64_state_t*)N64_ADDR;
20001258:	f240 0300 	movw	r3, #0
2000125c:	f2c4 0305 	movt	r3, #16389	; 0x4005
20001260:	60fb      	str	r3, [r7, #12]
    *state = *address;
20001262:	687a      	ldr	r2, [r7, #4]
20001264:	68fb      	ldr	r3, [r7, #12]
20001266:	4611      	mov	r1, r2
20001268:	461a      	mov	r2, r3
2000126a:	f04f 0304 	mov.w	r3, #4
2000126e:	4608      	mov	r0, r1
20001270:	4611      	mov	r1, r2
20001272:	461a      	mov	r2, r3
20001274:	f002 ffd0 	bl	20004218 <memcpy>
}
20001278:	f107 0710 	add.w	r7, r7, #16
2000127c:	46bd      	mov	sp, r7
2000127e:	bd80      	pop	{r7, pc}

20001280 <n64_reset>:

// send a reset signal
void n64_reset()
{
20001280:	b480      	push	{r7}
20001282:	b083      	sub	sp, #12
20001284:	af00      	add	r7, sp, #0
    volatile uint32_t* address = (volatile uint32_t*)N64_ADDR;
20001286:	f240 0300 	movw	r3, #0
2000128a:	f2c4 0305 	movt	r3, #16389	; 0x4005
2000128e:	607b      	str	r3, [r7, #4]
    *address = N64_RESET;
20001290:	687b      	ldr	r3, [r7, #4]
20001292:	f04f 02ff 	mov.w	r2, #255	; 0xff
20001296:	601a      	str	r2, [r3, #0]
}
20001298:	f107 070c 	add.w	r7, r7, #12
2000129c:	46bd      	mov	sp, r7
2000129e:	bc80      	pop	{r7}
200012a0:	4770      	bx	lr
200012a2:	bf00      	nop

200012a4 <n64_enable>:

// enable button polling
void n64_enable()
{
200012a4:	b480      	push	{r7}
200012a6:	b083      	sub	sp, #12
200012a8:	af00      	add	r7, sp, #0
    volatile uint32_t* address = (volatile uint32_t*)N64_ADDR;
200012aa:	f240 0300 	movw	r3, #0
200012ae:	f2c4 0305 	movt	r3, #16389	; 0x4005
200012b2:	607b      	str	r3, [r7, #4]
    *address = N64_GET_BUTTONS;
200012b4:	687b      	ldr	r3, [r7, #4]
200012b6:	f04f 0201 	mov.w	r2, #1
200012ba:	601a      	str	r2, [r3, #0]
}
200012bc:	f107 070c 	add.w	r7, r7, #12
200012c0:	46bd      	mov	sp, r7
200012c2:	bc80      	pop	{r7}
200012c4:	4770      	bx	lr
200012c6:	bf00      	nop

200012c8 <_map_n64_to_pwm_val>:
        state->Y_axis
    );
}

#define SERVO_NEUTRAL 150000
uint32_t _map_n64_to_pwm_val(int8_t val) {
200012c8:	b480      	push	{r7}
200012ca:	b085      	sub	sp, #20
200012cc:	af00      	add	r7, sp, #0
200012ce:	4603      	mov	r3, r0
200012d0:	71fb      	strb	r3, [r7, #7]

	// apply deadzone
	if (val < N64_ANALOG_DEADZONE && val > -N64_ANALOG_DEADZONE) {
200012d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
200012d6:	2b06      	cmp	r3, #6
200012d8:	dc07      	bgt.n	200012ea <_map_n64_to_pwm_val+0x22>
200012da:	f997 3007 	ldrsb.w	r3, [r7, #7]
200012de:	f113 0f06 	cmn.w	r3, #6
200012e2:	db02      	blt.n	200012ea <_map_n64_to_pwm_val+0x22>
		val = 0;
200012e4:	f04f 0300 	mov.w	r3, #0
200012e8:	71fb      	strb	r3, [r7, #7]
	}
	// apply upper bound
	if (val > N64_ANALOG_MAX) {
200012ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
200012ee:	2b50      	cmp	r3, #80	; 0x50
200012f0:	dd03      	ble.n	200012fa <_map_n64_to_pwm_val+0x32>
		val = N64_ANALOG_MAX;
200012f2:	f04f 0350 	mov.w	r3, #80	; 0x50
200012f6:	71fb      	strb	r3, [r7, #7]
200012f8:	e007      	b.n	2000130a <_map_n64_to_pwm_val+0x42>
	}
	else if (val < -N64_ANALOG_MAX) {
200012fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
200012fe:	f113 0f50 	cmn.w	r3, #80	; 0x50
20001302:	da02      	bge.n	2000130a <_map_n64_to_pwm_val+0x42>
		val = -N64_ANALOG_MAX;
20001304:	f06f 034f 	mvn.w	r3, #79	; 0x4f
20001308:	71fb      	strb	r3, [r7, #7]
	}

	// calculate scaling factor
	int32_t scaling_factor = val * N64_ANALOG_TO_PWM_CYCLES;
2000130a:	f997 3007 	ldrsb.w	r3, [r7, #7]
2000130e:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
20001312:	fb02 f303 	mul.w	r3, r2, r3
20001316:	60fb      	str	r3, [r7, #12]

	// final pwm value
	return SERVO_NEUTRAL - scaling_factor;
20001318:	68fb      	ldr	r3, [r7, #12]
2000131a:	f5c3 3312 	rsb	r3, r3, #149504	; 0x24800
2000131e:	f503 73f8 	add.w	r3, r3, #496	; 0x1f0
}
20001322:	4618      	mov	r0, r3
20001324:	f107 0714 	add.w	r7, r7, #20
20001328:	46bd      	mov	sp, r7
2000132a:	bc80      	pop	{r7}
2000132c:	4770      	bx	lr
2000132e:	bf00      	nop

20001330 <map_n64_analog_to_servo_pwm>:


void map_n64_analog_to_servo_pwm(n64_state_t* state, n64_to_pwm_t* pwm_vals) {
20001330:	b580      	push	{r7, lr}
20001332:	b082      	sub	sp, #8
20001334:	af00      	add	r7, sp, #0
20001336:	6078      	str	r0, [r7, #4]
20001338:	6039      	str	r1, [r7, #0]

	pwm_vals->x_pwm = _map_n64_to_pwm_val(state->X_axis);
2000133a:	687b      	ldr	r3, [r7, #4]
2000133c:	789b      	ldrb	r3, [r3, #2]
2000133e:	b25b      	sxtb	r3, r3
20001340:	4618      	mov	r0, r3
20001342:	f7ff ffc1 	bl	200012c8 <_map_n64_to_pwm_val>
20001346:	4602      	mov	r2, r0
20001348:	683b      	ldr	r3, [r7, #0]
2000134a:	601a      	str	r2, [r3, #0]
	pwm_vals->y_pwm = _map_n64_to_pwm_val(state->Y_axis);
2000134c:	687b      	ldr	r3, [r7, #4]
2000134e:	78db      	ldrb	r3, [r3, #3]
20001350:	b25b      	sxtb	r3, r3
20001352:	4618      	mov	r0, r3
20001354:	f7ff ffb8 	bl	200012c8 <_map_n64_to_pwm_val>
20001358:	4602      	mov	r2, r0
2000135a:	683b      	ldr	r3, [r7, #0]
2000135c:	605a      	str	r2, [r3, #4]
}
2000135e:	f107 0708 	add.w	r7, r7, #8
20001362:	46bd      	mov	sp, r7
20001364:	bd80      	pop	{r7, pc}
20001366:	bf00      	nop

20001368 <set_x_servo_analog_pw>:

#include "servo_control.h"

void set_x_servo_analog_pw(uint32_t new_pw) {
20001368:	b480      	push	{r7}
2000136a:	b083      	sub	sp, #12
2000136c:	af00      	add	r7, sp, #0
2000136e:	6078      	str	r0, [r7, #4]
    static uint32_t current_pw = 0xFFFFFFFF;

    if (new_pw == current_pw) {
20001370:	f649 5388 	movw	r3, #40328	; 0x9d88
20001374:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001378:	681b      	ldr	r3, [r3, #0]
2000137a:	687a      	ldr	r2, [r7, #4]
2000137c:	429a      	cmp	r2, r3
2000137e:	d00c      	beq.n	2000139a <set_x_servo_analog_pw+0x32>
        return;
    }

    servo_w(X_SET_SERVO, new_pw);
20001380:	f240 1300 	movw	r3, #256	; 0x100
20001384:	f2c4 0305 	movt	r3, #16389	; 0x4005
20001388:	687a      	ldr	r2, [r7, #4]
2000138a:	601a      	str	r2, [r3, #0]

    current_pw = new_pw;
2000138c:	f649 5388 	movw	r3, #40328	; 0x9d88
20001390:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001394:	687a      	ldr	r2, [r7, #4]
20001396:	601a      	str	r2, [r3, #0]
20001398:	e000      	b.n	2000139c <set_x_servo_analog_pw+0x34>

void set_x_servo_analog_pw(uint32_t new_pw) {
    static uint32_t current_pw = 0xFFFFFFFF;

    if (new_pw == current_pw) {
        return;
2000139a:	bf00      	nop

    servo_w(X_SET_SERVO, new_pw);

    current_pw = new_pw;
    //printf("X servo set to: %d\r\n", current_pw);
}
2000139c:	f107 070c 	add.w	r7, r7, #12
200013a0:	46bd      	mov	sp, r7
200013a2:	bc80      	pop	{r7}
200013a4:	4770      	bx	lr
200013a6:	bf00      	nop

200013a8 <set_y_servo_analog_pw>:

void set_y_servo_analog_pw(uint32_t new_pw) {
200013a8:	b480      	push	{r7}
200013aa:	b083      	sub	sp, #12
200013ac:	af00      	add	r7, sp, #0
200013ae:	6078      	str	r0, [r7, #4]
    static uint32_t current_pw = 0xFFFFFFFF;

    if (new_pw == current_pw) {
200013b0:	f649 5384 	movw	r3, #40324	; 0x9d84
200013b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200013b8:	681b      	ldr	r3, [r3, #0]
200013ba:	687a      	ldr	r2, [r7, #4]
200013bc:	429a      	cmp	r2, r3
200013be:	d00c      	beq.n	200013da <set_y_servo_analog_pw+0x32>
        return;
    }

    servo_w(Y_SET_SERVO, new_pw);
200013c0:	f240 1340 	movw	r3, #320	; 0x140
200013c4:	f2c4 0305 	movt	r3, #16389	; 0x4005
200013c8:	687a      	ldr	r2, [r7, #4]
200013ca:	601a      	str	r2, [r3, #0]

    current_pw = new_pw;
200013cc:	f649 5384 	movw	r3, #40324	; 0x9d84
200013d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200013d4:	687a      	ldr	r2, [r7, #4]
200013d6:	601a      	str	r2, [r3, #0]
200013d8:	e000      	b.n	200013dc <set_y_servo_analog_pw+0x34>

void set_y_servo_analog_pw(uint32_t new_pw) {
    static uint32_t current_pw = 0xFFFFFFFF;

    if (new_pw == current_pw) {
        return;
200013da:	bf00      	nop

    servo_w(Y_SET_SERVO, new_pw);

    current_pw = new_pw;
    //printf("Y servo set to: %d\r\n", current_pw);
}
200013dc:	f107 070c 	add.w	r7, r7, #12
200013e0:	46bd      	mov	sp, r7
200013e2:	bc80      	pop	{r7}
200013e4:	4770      	bx	lr
200013e6:	bf00      	nop

200013e8 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
200013e8:	b480      	push	{r7}
200013ea:	b083      	sub	sp, #12
200013ec:	af00      	add	r7, sp, #0
200013ee:	4603      	mov	r3, r0
200013f0:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
200013f2:	f24e 1300 	movw	r3, #57600	; 0xe100
200013f6:	f2ce 0300 	movt	r3, #57344	; 0xe000
200013fa:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
200013fe:	ea4f 1252 	mov.w	r2, r2, lsr #5
20001402:	88f9      	ldrh	r1, [r7, #6]
20001404:	f001 011f 	and.w	r1, r1, #31
20001408:	f04f 0001 	mov.w	r0, #1
2000140c:	fa00 f101 	lsl.w	r1, r0, r1
20001410:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20001414:	f107 070c 	add.w	r7, r7, #12
20001418:	46bd      	mov	sp, r7
2000141a:	bc80      	pop	{r7}
2000141c:	4770      	bx	lr
2000141e:	bf00      	nop

20001420 <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
20001420:	b480      	push	{r7}
20001422:	b083      	sub	sp, #12
20001424:	af00      	add	r7, sp, #0
20001426:	4603      	mov	r3, r0
20001428:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
2000142a:	f24e 1300 	movw	r3, #57600	; 0xe100
2000142e:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001432:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20001436:	ea4f 1252 	mov.w	r2, r2, lsr #5
2000143a:	88f9      	ldrh	r1, [r7, #6]
2000143c:	f001 011f 	and.w	r1, r1, #31
20001440:	f04f 0001 	mov.w	r0, #1
20001444:	fa00 f101 	lsl.w	r1, r0, r1
20001448:	f102 0220 	add.w	r2, r2, #32
2000144c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20001450:	f107 070c 	add.w	r7, r7, #12
20001454:	46bd      	mov	sp, r7
20001456:	bc80      	pop	{r7}
20001458:	4770      	bx	lr
2000145a:	bf00      	nop

2000145c <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
2000145c:	b480      	push	{r7}
2000145e:	b083      	sub	sp, #12
20001460:	af00      	add	r7, sp, #0
20001462:	4603      	mov	r3, r0
20001464:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20001466:	f24e 1300 	movw	r3, #57600	; 0xe100
2000146a:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000146e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20001472:	ea4f 1252 	mov.w	r2, r2, lsr #5
20001476:	88f9      	ldrh	r1, [r7, #6]
20001478:	f001 011f 	and.w	r1, r1, #31
2000147c:	f04f 0001 	mov.w	r0, #1
20001480:	fa00 f101 	lsl.w	r1, r0, r1
20001484:	f102 0260 	add.w	r2, r2, #96	; 0x60
20001488:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
2000148c:	f107 070c 	add.w	r7, r7, #12
20001490:	46bd      	mov	sp, r7
20001492:	bc80      	pop	{r7}
20001494:	4770      	bx	lr
20001496:	bf00      	nop

20001498 <MSS_TIM1_init>:
    one-shot mode. Allowed values for this parameter are:
        - MSS_TIMER_PERIODIC_MODE
        - MSS_TIMER_ONE_SHOT_MODE
 */
static __INLINE void MSS_TIM1_init( mss_timer_mode_t mode )
{
20001498:	b580      	push	{r7, lr}
2000149a:	b082      	sub	sp, #8
2000149c:	af00      	add	r7, sp, #0
2000149e:	4603      	mov	r3, r0
200014a0:	71fb      	strb	r3, [r7, #7]
    NVIC_DisableIRQ( Timer1_IRQn );             /* Disable timer 1 irq in the Cortex-M3 NVIC */  
200014a2:	f04f 0014 	mov.w	r0, #20
200014a6:	f7ff ffbb 	bl	20001420 <NVIC_DisableIRQ>
    
    SYSREG->SOFT_RST_CR &= ~SYSREG_TIMER_SOFTRESET_MASK; /* Take timer block out of reset */
200014aa:	f242 0300 	movw	r3, #8192	; 0x2000
200014ae:	f2ce 0304 	movt	r3, #57348	; 0xe004
200014b2:	f242 0200 	movw	r2, #8192	; 0x2000
200014b6:	f2ce 0204 	movt	r2, #57348	; 0xe004
200014ba:	6b12      	ldr	r2, [r2, #48]	; 0x30
200014bc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
200014c0:	631a      	str	r2, [r3, #48]	; 0x30
    
    TIMER->TIM64_MODE = 0U;                     /* switch to 32 bits mode */
200014c2:	f245 0300 	movw	r3, #20480	; 0x5000
200014c6:	f2c4 0300 	movt	r3, #16384	; 0x4000
200014ca:	f04f 0200 	mov.w	r2, #0
200014ce:	655a      	str	r2, [r3, #84]	; 0x54
    
    TIMER_BITBAND->TIM1ENABLE = 0U;             /* disable timer */
200014d0:	f240 0300 	movw	r3, #0
200014d4:	f2c4 230a 	movt	r3, #16906	; 0x420a
200014d8:	f04f 0200 	mov.w	r2, #0
200014dc:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    TIMER_BITBAND->TIM1INTEN = 0U;              /* disable interrupt */
200014e0:	f240 0300 	movw	r3, #0
200014e4:	f2c4 230a 	movt	r3, #16906	; 0x420a
200014e8:	f04f 0200 	mov.w	r2, #0
200014ec:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    TIMER_BITBAND->TIM1MODE = (uint32_t)mode;   /* set mode (continuous/one-shot) */
200014f0:	f240 0300 	movw	r3, #0
200014f4:	f2c4 230a 	movt	r3, #16906	; 0x420a
200014f8:	79fa      	ldrb	r2, [r7, #7]
200014fa:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    
    TIMER->TIM1_RIS = 1U;                       /* clear timer 1 interrupt */
200014fe:	f245 0300 	movw	r3, #20480	; 0x5000
20001502:	f2c4 0300 	movt	r3, #16384	; 0x4000
20001506:	f04f 0201 	mov.w	r2, #1
2000150a:	611a      	str	r2, [r3, #16]
    NVIC_ClearPendingIRQ( Timer1_IRQn );        /* clear timer 1 interrupt within NVIC */
2000150c:	f04f 0014 	mov.w	r0, #20
20001510:	f7ff ffa4 	bl	2000145c <NVIC_ClearPendingIRQ>
}
20001514:	f107 0708 	add.w	r7, r7, #8
20001518:	46bd      	mov	sp, r7
2000151a:	bd80      	pop	{r7, pc}

2000151c <MSS_TIM1_start>:
  MSS_TIM1_load_immediate() or MSS_TIM1_load_background() functions. 
  Note: The MSS_TIM1_start() function is also used to resume the down-counter
        if previously stopped using MSS_TIM1_stop() function.
 */
static __INLINE void MSS_TIM1_start( void )
{
2000151c:	b480      	push	{r7}
2000151e:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM1ENABLE = 1U;    /* enable timer */
20001520:	f240 0300 	movw	r3, #0
20001524:	f2c4 230a 	movt	r3, #16906	; 0x420a
20001528:	f04f 0201 	mov.w	r2, #1
2000152c:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
}
20001530:	46bd      	mov	sp, r7
20001532:	bc80      	pop	{r7}
20001534:	4770      	bx	lr
20001536:	bf00      	nop

20001538 <MSS_TIM1_load_immediate>:
  @param load_value
    The load_value parameter specifies the value from which the Timer 1 
    down-counter will start decrementing.
 */
static __INLINE void MSS_TIM1_load_immediate( uint32_t load_value )
{
20001538:	b480      	push	{r7}
2000153a:	b083      	sub	sp, #12
2000153c:	af00      	add	r7, sp, #0
2000153e:	6078      	str	r0, [r7, #4]
    TIMER->TIM1_LOADVAL = load_value;
20001540:	f245 0300 	movw	r3, #20480	; 0x5000
20001544:	f2c4 0300 	movt	r3, #16384	; 0x4000
20001548:	687a      	ldr	r2, [r7, #4]
2000154a:	605a      	str	r2, [r3, #4]
}
2000154c:	f107 070c 	add.w	r7, r7, #12
20001550:	46bd      	mov	sp, r7
20001552:	bc80      	pop	{r7}
20001554:	4770      	bx	lr
20001556:	bf00      	nop

20001558 <MSS_TIM1_enable_irq>:
  weak linkage, in the SmartFusion CMSIS-PAL. You must provide your own
  implementation of the Timer1_IRQHandler() function, that will override the
  default implementation, to suit your application.
 */
static __INLINE void MSS_TIM1_enable_irq( void )
{
20001558:	b580      	push	{r7, lr}
2000155a:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM1INTEN = 1U;
2000155c:	f240 0300 	movw	r3, #0
20001560:	f2c4 230a 	movt	r3, #16906	; 0x420a
20001564:	f04f 0201 	mov.w	r2, #1
20001568:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    NVIC_EnableIRQ( Timer1_IRQn );
2000156c:	f04f 0014 	mov.w	r0, #20
20001570:	f7ff ff3a 	bl	200013e8 <NVIC_EnableIRQ>
}
20001574:	bd80      	pop	{r7, pc}
20001576:	bf00      	nop

20001578 <MSS_TIM1_clear_irq>:
  implementation of the Timer1_IRQHandler() Timer 1 interrupt service routine
  (ISR) in order to prevent the same interrupt event retriggering a call to the
  ISR.
 */
static __INLINE void MSS_TIM1_clear_irq( void )
{
20001578:	b480      	push	{r7}
2000157a:	af00      	add	r7, sp, #0
    TIMER->TIM1_RIS = 1U;
2000157c:	f245 0300 	movw	r3, #20480	; 0x5000
20001580:	f2c4 0300 	movt	r3, #16384	; 0x4000
20001584:	f04f 0201 	mov.w	r2, #1
20001588:	611a      	str	r2, [r3, #16]
    /*
      To ensure all the previous instructions are completed, data barrier 
      instruction is used. The dsb data barriers instruction completes,
      only after all the previous instruction are completed. 
     */
    __ASM volatile ("dsb");
2000158a:	f3bf 8f4f 	dsb	sy
}
2000158e:	46bd      	mov	sp, r7
20001590:	bc80      	pop	{r7}
20001592:	4770      	bx	lr

20001594 <Timer1_IRQHandler>:
#define MS_TO_S 1000

// pointer to start of linked list
struct Timer* root = NULL;

void Timer1_IRQHandler(void) {
20001594:	b580      	push	{r7, lr}
20001596:	b082      	sub	sp, #8
20001598:	af00      	add	r7, sp, #0
	DBG("TIOMER INTERURUPT");
    struct Handler* handlers = update_timers();
2000159a:	f000 f8ef 	bl	2000177c <update_timers>
2000159e:	4603      	mov	r3, r0
200015a0:	603b      	str	r3, [r7, #0]

    MSS_TIM1_clear_irq();
200015a2:	f7ff ffe9 	bl	20001578 <MSS_TIM1_clear_irq>

    // if not empty, start the timer again
    if (root) {
200015a6:	f24a 3300 	movw	r3, #41728	; 0xa300
200015aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
200015ae:	681b      	ldr	r3, [r3, #0]
200015b0:	2b00      	cmp	r3, #0
200015b2:	d019      	beq.n	200015e8 <Timer1_IRQHandler+0x54>
        MSS_TIM1_load_immediate(root->time_left);
200015b4:	f24a 3300 	movw	r3, #41728	; 0xa300
200015b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200015bc:	681b      	ldr	r3, [r3, #0]
200015be:	685b      	ldr	r3, [r3, #4]
200015c0:	4618      	mov	r0, r3
200015c2:	f7ff ffb9 	bl	20001538 <MSS_TIM1_load_immediate>
        MSS_TIM1_start();
200015c6:	f7ff ffa9 	bl	2000151c <MSS_TIM1_start>
    }

    // call the timer handlers
    while (handlers) {
200015ca:	e00d      	b.n	200015e8 <Timer1_IRQHandler+0x54>
        handlers->handler(handlers->arg);
200015cc:	683b      	ldr	r3, [r7, #0]
200015ce:	681b      	ldr	r3, [r3, #0]
200015d0:	683a      	ldr	r2, [r7, #0]
200015d2:	6892      	ldr	r2, [r2, #8]
200015d4:	4610      	mov	r0, r2
200015d6:	4798      	blx	r3

        struct Handler* tmp = handlers;
200015d8:	683b      	ldr	r3, [r7, #0]
200015da:	607b      	str	r3, [r7, #4]
        handlers = handlers->next;
200015dc:	683b      	ldr	r3, [r7, #0]
200015de:	685b      	ldr	r3, [r3, #4]
200015e0:	603b      	str	r3, [r7, #0]

        free(tmp);
200015e2:	6878      	ldr	r0, [r7, #4]
200015e4:	f002 fb36 	bl	20003c54 <free>
        MSS_TIM1_load_immediate(root->time_left);
        MSS_TIM1_start();
    }

    // call the timer handlers
    while (handlers) {
200015e8:	683b      	ldr	r3, [r7, #0]
200015ea:	2b00      	cmp	r3, #0
200015ec:	d1ee      	bne.n	200015cc <Timer1_IRQHandler+0x38>
        struct Handler* tmp = handlers;
        handlers = handlers->next;

        free(tmp);
    }
}
200015ee:	f107 0708 	add.w	r7, r7, #8
200015f2:	46bd      	mov	sp, r7
200015f4:	bd80      	pop	{r7, pc}
200015f6:	bf00      	nop

200015f8 <start_hardware_timer>:

void start_hardware_timer() {
200015f8:	b580      	push	{r7, lr}
200015fa:	af00      	add	r7, sp, #0

    MSS_TIM1_init(MSS_TIMER_ONE_SHOT_MODE);
200015fc:	f04f 0001 	mov.w	r0, #1
20001600:	f7ff ff4a 	bl	20001498 <MSS_TIM1_init>
    MSS_TIM1_load_immediate(root->time_left);
20001604:	f24a 3300 	movw	r3, #41728	; 0xa300
20001608:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000160c:	681b      	ldr	r3, [r3, #0]
2000160e:	685b      	ldr	r3, [r3, #4]
20001610:	4618      	mov	r0, r3
20001612:	f7ff ff91 	bl	20001538 <MSS_TIM1_load_immediate>
    MSS_TIM1_start();
20001616:	f7ff ff81 	bl	2000151c <MSS_TIM1_start>
    MSS_TIM1_enable_irq();
2000161a:	f7ff ff9d 	bl	20001558 <MSS_TIM1_enable_irq>
}
2000161e:	bd80      	pop	{r7, pc}

20001620 <insert_timer>:

// put new timer in list maintaining order least time remaining to most
void insert_timer(struct Timer* newtimer) {
20001620:	b480      	push	{r7}
20001622:	b085      	sub	sp, #20
20001624:	af00      	add	r7, sp, #0
20001626:	6078      	str	r0, [r7, #4]
	DBG("inserting timer");
    // insert empty case
    if (root == NULL) {
20001628:	f24a 3300 	movw	r3, #41728	; 0xa300
2000162c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001630:	681b      	ldr	r3, [r3, #0]
20001632:	2b00      	cmp	r3, #0
20001634:	d106      	bne.n	20001644 <insert_timer+0x24>
        root = newtimer;
20001636:	f24a 3300 	movw	r3, #41728	; 0xa300
2000163a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000163e:	687a      	ldr	r2, [r7, #4]
20001640:	601a      	str	r2, [r3, #0]
        return;
20001642:	e033      	b.n	200016ac <insert_timer+0x8c>
    }

    // front insert case
    if (newtimer->time_left < root->time_left) {
20001644:	687b      	ldr	r3, [r7, #4]
20001646:	685a      	ldr	r2, [r3, #4]
20001648:	f24a 3300 	movw	r3, #41728	; 0xa300
2000164c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001650:	681b      	ldr	r3, [r3, #0]
20001652:	685b      	ldr	r3, [r3, #4]
20001654:	429a      	cmp	r2, r3
20001656:	d20d      	bcs.n	20001674 <insert_timer+0x54>
    	DBG("inserting timer at root");
        newtimer->next = root;
20001658:	f24a 3300 	movw	r3, #41728	; 0xa300
2000165c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001660:	681a      	ldr	r2, [r3, #0]
20001662:	687b      	ldr	r3, [r7, #4]
20001664:	611a      	str	r2, [r3, #16]
        root = newtimer;
20001666:	f24a 3300 	movw	r3, #41728	; 0xa300
2000166a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000166e:	687a      	ldr	r2, [r7, #4]
20001670:	601a      	str	r2, [r3, #0]
        return;
20001672:	e01b      	b.n	200016ac <insert_timer+0x8c>
    }

    struct Timer* pos = root;
20001674:	f24a 3300 	movw	r3, #41728	; 0xa300
20001678:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000167c:	681b      	ldr	r3, [r3, #0]
2000167e:	60fb      	str	r3, [r7, #12]

    // pos will be the "insert after" location list_t* pos = head;
    while (pos->next != NULL && pos->next->time_left < newtimer->time_left) {
20001680:	e002      	b.n	20001688 <insert_timer+0x68>
        DBG("inserting timer in middle of list");
    	pos = pos->next;
20001682:	68fb      	ldr	r3, [r7, #12]
20001684:	691b      	ldr	r3, [r3, #16]
20001686:	60fb      	str	r3, [r7, #12]
    }

    struct Timer* pos = root;

    // pos will be the "insert after" location list_t* pos = head;
    while (pos->next != NULL && pos->next->time_left < newtimer->time_left) {
20001688:	68fb      	ldr	r3, [r7, #12]
2000168a:	691b      	ldr	r3, [r3, #16]
2000168c:	2b00      	cmp	r3, #0
2000168e:	d006      	beq.n	2000169e <insert_timer+0x7e>
20001690:	68fb      	ldr	r3, [r7, #12]
20001692:	691b      	ldr	r3, [r3, #16]
20001694:	685a      	ldr	r2, [r3, #4]
20001696:	687b      	ldr	r3, [r7, #4]
20001698:	685b      	ldr	r3, [r3, #4]
2000169a:	429a      	cmp	r2, r3
2000169c:	d3f1      	bcc.n	20001682 <insert_timer+0x62>
        DBG("inserting timer in middle of list");
    	pos = pos->next;
    }

    // insert after pos
    newtimer->next = pos->next;
2000169e:	68fb      	ldr	r3, [r7, #12]
200016a0:	691a      	ldr	r2, [r3, #16]
200016a2:	687b      	ldr	r3, [r7, #4]
200016a4:	611a      	str	r2, [r3, #16]
    pos->next = newtimer;
200016a6:	68fb      	ldr	r3, [r7, #12]
200016a8:	687a      	ldr	r2, [r7, #4]
200016aa:	611a      	str	r2, [r3, #16]
}
200016ac:	f107 0714 	add.w	r7, r7, #20
200016b0:	46bd      	mov	sp, r7
200016b2:	bc80      	pop	{r7}
200016b4:	4770      	bx	lr
200016b6:	bf00      	nop

200016b8 <add_timer>:

void add_timer(handler_t handler, void *arg, uint32_t period, uint32_t mode) {
200016b8:	b580      	push	{r7, lr}
200016ba:	b086      	sub	sp, #24
200016bc:	af00      	add	r7, sp, #0
200016be:	60f8      	str	r0, [r7, #12]
200016c0:	60b9      	str	r1, [r7, #8]
200016c2:	607a      	str	r2, [r7, #4]
200016c4:	603b      	str	r3, [r7, #0]
    struct Timer* newtimer = malloc(sizeof(struct Timer));
200016c6:	f04f 0018 	mov.w	r0, #24
200016ca:	f002 facb 	bl	20003c64 <malloc>
200016ce:	4603      	mov	r3, r0
200016d0:	617b      	str	r3, [r7, #20]


    newtimer->handler = handler;
200016d2:	697b      	ldr	r3, [r7, #20]
200016d4:	68fa      	ldr	r2, [r7, #12]
200016d6:	601a      	str	r2, [r3, #0]
    newtimer->time_left = period;
200016d8:	697b      	ldr	r3, [r7, #20]
200016da:	687a      	ldr	r2, [r7, #4]
200016dc:	605a      	str	r2, [r3, #4]
    newtimer->period = period;
200016de:	697b      	ldr	r3, [r7, #20]
200016e0:	687a      	ldr	r2, [r7, #4]
200016e2:	609a      	str	r2, [r3, #8]
    newtimer->mode = mode;
200016e4:	697b      	ldr	r3, [r7, #20]
200016e6:	683a      	ldr	r2, [r7, #0]
200016e8:	60da      	str	r2, [r3, #12]
    newtimer->next = NULL;
200016ea:	697b      	ldr	r3, [r7, #20]
200016ec:	f04f 0200 	mov.w	r2, #0
200016f0:	611a      	str	r2, [r3, #16]
    newtimer->arg = arg;
200016f2:	697b      	ldr	r3, [r7, #20]
200016f4:	68ba      	ldr	r2, [r7, #8]
200016f6:	615a      	str	r2, [r3, #20]

    insert_timer(newtimer);
200016f8:	6978      	ldr	r0, [r7, #20]
200016fa:	f7ff ff91 	bl	20001620 <insert_timer>
}
200016fe:	f107 0718 	add.w	r7, r7, #24
20001702:	46bd      	mov	sp, r7
20001704:	bd80      	pop	{r7, pc}
20001706:	bf00      	nop

20001708 <add_timer_single>:
	DBG("Adding periodic timer: %d", period);
    add_timer(handler, arg, period, PERIODIC);
}

// add a one shot timer to the linked list.
void add_timer_single(handler_t handler, void *arg, uint32_t period) {
20001708:	b580      	push	{r7, lr}
2000170a:	b084      	sub	sp, #16
2000170c:	af00      	add	r7, sp, #0
2000170e:	60f8      	str	r0, [r7, #12]
20001710:	60b9      	str	r1, [r7, #8]
20001712:	607a      	str	r2, [r7, #4]
    add_timer(handler, arg, period, ONE_SHOT);
20001714:	68f8      	ldr	r0, [r7, #12]
20001716:	68b9      	ldr	r1, [r7, #8]
20001718:	687a      	ldr	r2, [r7, #4]
2000171a:	f04f 0301 	mov.w	r3, #1
2000171e:	f7ff ffcb 	bl	200016b8 <add_timer>
}
20001722:	f107 0710 	add.w	r7, r7, #16
20001726:	46bd      	mov	sp, r7
20001728:	bd80      	pop	{r7, pc}
2000172a:	bf00      	nop

2000172c <set_clk>:

static uint32_t g_clk_hz;
void set_clk(uint32_t clk_hz){
2000172c:	b480      	push	{r7}
2000172e:	b083      	sub	sp, #12
20001730:	af00      	add	r7, sp, #0
20001732:	6078      	str	r0, [r7, #4]
	g_clk_hz = clk_hz;
20001734:	f24a 3304 	movw	r3, #41732	; 0xa304
20001738:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000173c:	687a      	ldr	r2, [r7, #4]
2000173e:	601a      	str	r2, [r3, #0]
}
20001740:	f107 070c 	add.w	r7, r7, #12
20001744:	46bd      	mov	sp, r7
20001746:	bc80      	pop	{r7}
20001748:	4770      	bx	lr
2000174a:	bf00      	nop

2000174c <to_ticks>:
uint32_t to_ticks(uint32_t dur_ms){
2000174c:	b480      	push	{r7}
2000174e:	b085      	sub	sp, #20
20001750:	af00      	add	r7, sp, #0
20001752:	6078      	str	r0, [r7, #4]
	uint32_t ticks = g_clk_hz/(MS_TO_S/dur_ms);
20001754:	f24a 3304 	movw	r3, #41732	; 0xa304
20001758:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000175c:	681a      	ldr	r2, [r3, #0]
2000175e:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
20001762:	687b      	ldr	r3, [r7, #4]
20001764:	fbb1 f3f3 	udiv	r3, r1, r3
20001768:	fbb2 f3f3 	udiv	r3, r2, r3
2000176c:	60fb      	str	r3, [r7, #12]
	return ticks;
2000176e:	68fb      	ldr	r3, [r7, #12]
}
20001770:	4618      	mov	r0, r3
20001772:	f107 0714 	add.w	r7, r7, #20
20001776:	46bd      	mov	sp, r7
20001778:	bc80      	pop	{r7}
2000177a:	4770      	bx	lr

2000177c <update_timers>:

// update down count with elapsed time, call fnc if timer zero,
// update continuous timers with new down count
struct Handler* update_timers(void) {
2000177c:	b580      	push	{r7, lr}
2000177e:	b086      	sub	sp, #24
20001780:	af00      	add	r7, sp, #0
	DBG("updating timers");
    // first, update all the time_left fields
    struct Timer* node = root;
20001782:	f24a 3300 	movw	r3, #41728	; 0xa300
20001786:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000178a:	681b      	ldr	r3, [r3, #0]
2000178c:	603b      	str	r3, [r7, #0]
    uint32_t elapsed = root->time_left;
2000178e:	f24a 3300 	movw	r3, #41728	; 0xa300
20001792:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001796:	681b      	ldr	r3, [r3, #0]
20001798:	685b      	ldr	r3, [r3, #4]
2000179a:	607b      	str	r3, [r7, #4]

    while (node) {
2000179c:	e009      	b.n	200017b2 <update_timers+0x36>
        node->time_left -= elapsed;
2000179e:	683b      	ldr	r3, [r7, #0]
200017a0:	685a      	ldr	r2, [r3, #4]
200017a2:	687b      	ldr	r3, [r7, #4]
200017a4:	ebc3 0202 	rsb	r2, r3, r2
200017a8:	683b      	ldr	r3, [r7, #0]
200017aa:	605a      	str	r2, [r3, #4]
        node = node->next;
200017ac:	683b      	ldr	r3, [r7, #0]
200017ae:	691b      	ldr	r3, [r3, #16]
200017b0:	603b      	str	r3, [r7, #0]
	DBG("updating timers");
    // first, update all the time_left fields
    struct Timer* node = root;
    uint32_t elapsed = root->time_left;

    while (node) {
200017b2:	683b      	ldr	r3, [r7, #0]
200017b4:	2b00      	cmp	r3, #0
200017b6:	d1f2      	bne.n	2000179e <update_timers+0x22>
        node->time_left -= elapsed;
        node = node->next;
    }

    struct Handler* handlers_root = NULL;
200017b8:	f04f 0300 	mov.w	r3, #0
200017bc:	60bb      	str	r3, [r7, #8]
    struct Handler* handlers_tail = NULL;
200017be:	f04f 0300 	mov.w	r3, #0
200017c2:	60fb      	str	r3, [r7, #12]


    // second, deal with the zeroed timer
    while (root->time_left == 0) {
200017c4:	e042      	b.n	2000184c <update_timers+0xd0>

        // handlers list tail insert
        struct Handler* new_handler = malloc(sizeof(struct Handler));
200017c6:	f04f 000c 	mov.w	r0, #12
200017ca:	f002 fa4b 	bl	20003c64 <malloc>
200017ce:	4603      	mov	r3, r0
200017d0:	613b      	str	r3, [r7, #16]
        new_handler->handler = NULL;
200017d2:	693b      	ldr	r3, [r7, #16]
200017d4:	f04f 0200 	mov.w	r2, #0
200017d8:	601a      	str	r2, [r3, #0]
        new_handler->next = NULL;
200017da:	693b      	ldr	r3, [r7, #16]
200017dc:	f04f 0200 	mov.w	r2, #0
200017e0:	605a      	str	r2, [r3, #4]

        if (handlers_root == NULL) {
200017e2:	68bb      	ldr	r3, [r7, #8]
200017e4:	2b00      	cmp	r3, #0
200017e6:	d104      	bne.n	200017f2 <update_timers+0x76>
        	DBG("returining one handler");
            handlers_root = new_handler;
200017e8:	693b      	ldr	r3, [r7, #16]
200017ea:	60bb      	str	r3, [r7, #8]
            handlers_tail = new_handler;
200017ec:	693b      	ldr	r3, [r7, #16]
200017ee:	60fb      	str	r3, [r7, #12]
200017f0:	e004      	b.n	200017fc <update_timers+0x80>
        }
        else {
        	DBG("returining multiple handlers");
            handlers_tail->next = new_handler;
200017f2:	68fb      	ldr	r3, [r7, #12]
200017f4:	693a      	ldr	r2, [r7, #16]
200017f6:	605a      	str	r2, [r3, #4]
            handlers_tail = new_handler;
200017f8:	693b      	ldr	r3, [r7, #16]
200017fa:	60fb      	str	r3, [r7, #12]
        }
        // list is set, now just use new_handler


        // deal with the front timer in that list
        struct Timer* head = root;
200017fc:	f24a 3300 	movw	r3, #41728	; 0xa300
20001800:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001804:	681b      	ldr	r3, [r3, #0]
20001806:	617b      	str	r3, [r7, #20]
        root = head->next;
20001808:	697b      	ldr	r3, [r7, #20]
2000180a:	691a      	ldr	r2, [r3, #16]
2000180c:	f24a 3300 	movw	r3, #41728	; 0xa300
20001810:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001814:	601a      	str	r2, [r3, #0]

        new_handler->handler = head->handler;
20001816:	697b      	ldr	r3, [r7, #20]
20001818:	681a      	ldr	r2, [r3, #0]
2000181a:	693b      	ldr	r3, [r7, #16]
2000181c:	601a      	str	r2, [r3, #0]
        new_handler->arg = head->arg;
2000181e:	697b      	ldr	r3, [r7, #20]
20001820:	695a      	ldr	r2, [r3, #20]
20001822:	693b      	ldr	r3, [r7, #16]
20001824:	609a      	str	r2, [r3, #8]
        if (head->mode == ONE_SHOT) {
20001826:	697b      	ldr	r3, [r7, #20]
20001828:	68db      	ldr	r3, [r3, #12]
2000182a:	2b01      	cmp	r3, #1
2000182c:	d103      	bne.n	20001836 <update_timers+0xba>
            free(head);
2000182e:	6978      	ldr	r0, [r7, #20]
20001830:	f002 fa10 	bl	20003c54 <free>
20001834:	e00a      	b.n	2000184c <update_timers+0xd0>
        }

        else {
            head->time_left = head->period;
20001836:	697b      	ldr	r3, [r7, #20]
20001838:	689a      	ldr	r2, [r3, #8]
2000183a:	697b      	ldr	r3, [r7, #20]
2000183c:	605a      	str	r2, [r3, #4]
            head->next = NULL;
2000183e:	697b      	ldr	r3, [r7, #20]
20001840:	f04f 0200 	mov.w	r2, #0
20001844:	611a      	str	r2, [r3, #16]
            insert_timer(head);
20001846:	6978      	ldr	r0, [r7, #20]
20001848:	f7ff feea 	bl	20001620 <insert_timer>
    struct Handler* handlers_root = NULL;
    struct Handler* handlers_tail = NULL;


    // second, deal with the zeroed timer
    while (root->time_left == 0) {
2000184c:	f24a 3300 	movw	r3, #41728	; 0xa300
20001850:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001854:	681b      	ldr	r3, [r3, #0]
20001856:	685b      	ldr	r3, [r3, #4]
20001858:	2b00      	cmp	r3, #0
2000185a:	d0b4      	beq.n	200017c6 <update_timers+0x4a>
            head->next = NULL;
            insert_timer(head);
        }
    }

    return handlers_root;
2000185c:	68bb      	ldr	r3, [r7, #8]
}
2000185e:	4618      	mov	r0, r3
20001860:	f107 0718 	add.w	r7, r7, #24
20001864:	46bd      	mov	sp, r7
20001866:	bd80      	pop	{r7, pc}

20001868 <_end_delay_timer>:

// dumb delay timer callback lock
uint8_t delay_timer_lock;
void _end_delay_timer(void* null_arg) {
20001868:	b480      	push	{r7}
2000186a:	b083      	sub	sp, #12
2000186c:	af00      	add	r7, sp, #0
2000186e:	6078      	str	r0, [r7, #4]
	DBG("unlocking");
	delay_timer_lock = 0;
20001870:	f24a 3349 	movw	r3, #41801	; 0xa349
20001874:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001878:	f04f 0200 	mov.w	r2, #0
2000187c:	701a      	strb	r2, [r3, #0]
}
2000187e:	f107 070c 	add.w	r7, r7, #12
20001882:	46bd      	mov	sp, r7
20001884:	bc80      	pop	{r7}
20001886:	4770      	bx	lr

20001888 <use_me_carefully_ms_delay_timer>:

void use_me_carefully_ms_delay_timer(uint32_t ms) {
20001888:	b580      	push	{r7, lr}
2000188a:	b082      	sub	sp, #8
2000188c:	af00      	add	r7, sp, #0
2000188e:	6078      	str	r0, [r7, #4]

	delay_timer_lock = 1;
20001890:	f24a 3349 	movw	r3, #41801	; 0xa349
20001894:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001898:	f04f 0201 	mov.w	r2, #1
2000189c:	701a      	strb	r2, [r3, #0]
	DBG("delaying for %d", ms);
	// start hardware timer with _end_timer callback
	add_timer_single((handler_t)_end_delay_timer, NULL, to_ticks(ms));
2000189e:	6878      	ldr	r0, [r7, #4]
200018a0:	f7ff ff54 	bl	2000174c <to_ticks>
200018a4:	4603      	mov	r3, r0
200018a6:	f641 0069 	movw	r0, #6249	; 0x1869
200018aa:	f2c2 0000 	movt	r0, #8192	; 0x2000
200018ae:	f04f 0100 	mov.w	r1, #0
200018b2:	461a      	mov	r2, r3
200018b4:	f7ff ff28 	bl	20001708 <add_timer_single>
	start_hardware_timer();
200018b8:	f7ff fe9e 	bl	200015f8 <start_hardware_timer>
	while (delay_timer_lock) {}
200018bc:	f24a 3349 	movw	r3, #41801	; 0xa349
200018c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200018c4:	781b      	ldrb	r3, [r3, #0]
200018c6:	2b00      	cmp	r3, #0
200018c8:	d1f8      	bne.n	200018bc <use_me_carefully_ms_delay_timer+0x34>
}
200018ca:	f107 0708 	add.w	r7, r7, #8
200018ce:	46bd      	mov	sp, r7
200018d0:	bd80      	pop	{r7, pc}
200018d2:	bf00      	nop

200018d4 <_close>:

/*==============================================================================
 * Close a file.
 */
int _close(int file)
{
200018d4:	b480      	push	{r7}
200018d6:	b083      	sub	sp, #12
200018d8:	af00      	add	r7, sp, #0
200018da:	6078      	str	r0, [r7, #4]
    return -1;
200018dc:	f04f 33ff 	mov.w	r3, #4294967295
}
200018e0:	4618      	mov	r0, r3
200018e2:	f107 070c 	add.w	r7, r7, #12
200018e6:	46bd      	mov	sp, r7
200018e8:	bc80      	pop	{r7}
200018ea:	4770      	bx	lr

200018ec <_exit>:
{
	/* Should we force a system reset? */
	while( 1 )
	{
		;
	}
200018ec:	b480      	push	{r7}
200018ee:	b083      	sub	sp, #12
200018f0:	af00      	add	r7, sp, #0
200018f2:	6078      	str	r0, [r7, #4]
200018f4:	e7fe      	b.n	200018f4 <_exit+0x8>
200018f6:	bf00      	nop

200018f8 <_fstat>:

/*==============================================================================
 * Status of an open file.
 */
int _fstat(int file, struct stat *st)
{
200018f8:	b480      	push	{r7}
200018fa:	b083      	sub	sp, #12
200018fc:	af00      	add	r7, sp, #0
200018fe:	6078      	str	r0, [r7, #4]
20001900:	6039      	str	r1, [r7, #0]
    st->st_mode = S_IFCHR;
20001902:	683b      	ldr	r3, [r7, #0]
20001904:	f44f 5200 	mov.w	r2, #8192	; 0x2000
20001908:	605a      	str	r2, [r3, #4]
    return 0;
2000190a:	f04f 0300 	mov.w	r3, #0
}
2000190e:	4618      	mov	r0, r3
20001910:	f107 070c 	add.w	r7, r7, #12
20001914:	46bd      	mov	sp, r7
20001916:	bc80      	pop	{r7}
20001918:	4770      	bx	lr
2000191a:	bf00      	nop

2000191c <_isatty>:

/*==============================================================================
 * Query whether output stream is a terminal.
 */
int _isatty(int file)
{
2000191c:	b480      	push	{r7}
2000191e:	b083      	sub	sp, #12
20001920:	af00      	add	r7, sp, #0
20001922:	6078      	str	r0, [r7, #4]
    return 1;
20001924:	f04f 0301 	mov.w	r3, #1
}
20001928:	4618      	mov	r0, r3
2000192a:	f107 070c 	add.w	r7, r7, #12
2000192e:	46bd      	mov	sp, r7
20001930:	bc80      	pop	{r7}
20001932:	4770      	bx	lr

20001934 <_lseek>:

/*==============================================================================
 * Set position in a file.
 */
int _lseek(int file, int ptr, int dir)
{
20001934:	b480      	push	{r7}
20001936:	b085      	sub	sp, #20
20001938:	af00      	add	r7, sp, #0
2000193a:	60f8      	str	r0, [r7, #12]
2000193c:	60b9      	str	r1, [r7, #8]
2000193e:	607a      	str	r2, [r7, #4]
    return 0;
20001940:	f04f 0300 	mov.w	r3, #0
}
20001944:	4618      	mov	r0, r3
20001946:	f107 0714 	add.w	r7, r7, #20
2000194a:	46bd      	mov	sp, r7
2000194c:	bc80      	pop	{r7}
2000194e:	4770      	bx	lr

20001950 <_read>:

/*==============================================================================
 * Read from a file.
 */
int _read(int file, char *ptr, int len)
{
20001950:	b480      	push	{r7}
20001952:	b085      	sub	sp, #20
20001954:	af00      	add	r7, sp, #0
20001956:	60f8      	str	r0, [r7, #12]
20001958:	60b9      	str	r1, [r7, #8]
2000195a:	607a      	str	r2, [r7, #4]
    return 0;
2000195c:	f04f 0300 	mov.w	r3, #0
}
20001960:	4618      	mov	r0, r3
20001962:	f107 0714 	add.w	r7, r7, #20
20001966:	46bd      	mov	sp, r7
20001968:	bc80      	pop	{r7}
2000196a:	4770      	bx	lr

2000196c <_write_r>:
 * all files, including stdoutso if you need to generate any output, for
 * example to a serial port for debugging, you should make your minimal write
 * capable of doing this.
 */
int _write_r( void * reent, int file, char * ptr, int len )
{
2000196c:	b580      	push	{r7, lr}
2000196e:	b084      	sub	sp, #16
20001970:	af00      	add	r7, sp, #0
20001972:	60f8      	str	r0, [r7, #12]
20001974:	60b9      	str	r1, [r7, #8]
20001976:	607a      	str	r2, [r7, #4]
20001978:	603b      	str	r3, [r7, #0]
#ifdef ACTEL_STDIO_THRU_UART
    /*--------------------------------------------------------------------------
     * Initialize the UART driver if it is the first time this function is
     * called.
     */
    if ( !g_stdio_uart_init_done )
2000197a:	f24a 3308 	movw	r3, #41736	; 0xa308
2000197e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001982:	681b      	ldr	r3, [r3, #0]
20001984:	2b00      	cmp	r3, #0
20001986:	d110      	bne.n	200019aa <_write_r+0x3e>
    {
        MSS_UART_init( &g_mss_uart0, ACTEL_STDIO_BAUD_RATE, (MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY));
20001988:	f24a 3074 	movw	r0, #41844	; 0xa374
2000198c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001990:	f44f 4161 	mov.w	r1, #57600	; 0xe100
20001994:	f04f 0203 	mov.w	r2, #3
20001998:	f000 f87e 	bl	20001a98 <MSS_UART_init>
        g_stdio_uart_init_done = 1;
2000199c:	f24a 3308 	movw	r3, #41736	; 0xa308
200019a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200019a4:	f04f 0201 	mov.w	r2, #1
200019a8:	601a      	str	r2, [r3, #0]
    }
    
    /*--------------------------------------------------------------------------
     * Output text to the UART.
     */
    MSS_UART_polled_tx( &g_mss_uart0, (uint8_t *)ptr, len );
200019aa:	683b      	ldr	r3, [r7, #0]
200019ac:	f24a 3074 	movw	r0, #41844	; 0xa374
200019b0:	f2c2 0000 	movt	r0, #8192	; 0x2000
200019b4:	6879      	ldr	r1, [r7, #4]
200019b6:	461a      	mov	r2, r3
200019b8:	f000 f970 	bl	20001c9c <MSS_UART_polled_tx>
    
    return len;
200019bc:	683b      	ldr	r3, [r7, #0]
#else   /* ACTEL_STDIO_THRU_UART */
    return 0;
#endif  /* ACTEL_STDIO_THRU_UART */
}
200019be:	4618      	mov	r0, r3
200019c0:	f107 0710 	add.w	r7, r7, #16
200019c4:	46bd      	mov	sp, r7
200019c6:	bd80      	pop	{r7, pc}

200019c8 <_sbrk>:
 * it is useful to have a working implementation. The following suffices for a
 * standalone system; it exploits the symbol _end automatically defined by the
 * GNU linker. 
 */
caddr_t _sbrk(int incr)
{
200019c8:	b580      	push	{r7, lr}
200019ca:	b084      	sub	sp, #16
200019cc:	af00      	add	r7, sp, #0
200019ce:	6078      	str	r0, [r7, #4]
    extern char _end;		/* Defined by the linker */
    static char *heap_end;
    char *prev_heap_end;
    char * stack_ptr;
    
    if (heap_end == 0)
200019d0:	f24a 330c 	movw	r3, #41740	; 0xa30c
200019d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200019d8:	681b      	ldr	r3, [r3, #0]
200019da:	2b00      	cmp	r3, #0
200019dc:	d108      	bne.n	200019f0 <_sbrk+0x28>
    {
      heap_end = &_end;
200019de:	f24a 330c 	movw	r3, #41740	; 0xa30c
200019e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200019e6:	f24a 42a8 	movw	r2, #42152	; 0xa4a8
200019ea:	f2c2 0200 	movt	r2, #8192	; 0x2000
200019ee:	601a      	str	r2, [r3, #0]
    }
    
    prev_heap_end = heap_end;
200019f0:	f24a 330c 	movw	r3, #41740	; 0xa30c
200019f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200019f8:	681b      	ldr	r3, [r3, #0]
200019fa:	60bb      	str	r3, [r7, #8]
    asm volatile ("MRS %0, msp" : "=r" (stack_ptr) );
200019fc:	f3ef 8308 	mrs	r3, MSP
20001a00:	60fb      	str	r3, [r7, #12]
    if (heap_end + incr > stack_ptr)
20001a02:	f24a 330c 	movw	r3, #41740	; 0xa30c
20001a06:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001a0a:	681a      	ldr	r2, [r3, #0]
20001a0c:	687b      	ldr	r3, [r7, #4]
20001a0e:	441a      	add	r2, r3
20001a10:	68fb      	ldr	r3, [r7, #12]
20001a12:	429a      	cmp	r2, r3
20001a14:	d90f      	bls.n	20001a36 <_sbrk+0x6e>
    {
      _write_r ((void *)0, 1, "Heap and stack collision\n", 25);
20001a16:	f04f 0000 	mov.w	r0, #0
20001a1a:	f04f 0101 	mov.w	r1, #1
20001a1e:	f649 2218 	movw	r2, #39448	; 0x9a18
20001a22:	f2c2 0200 	movt	r2, #8192	; 0x2000
20001a26:	f04f 0319 	mov.w	r3, #25
20001a2a:	f7ff ff9f 	bl	2000196c <_write_r>
      _exit (1);
20001a2e:	f04f 0001 	mov.w	r0, #1
20001a32:	f7ff ff5b 	bl	200018ec <_exit>
    }
  
    heap_end += incr;
20001a36:	f24a 330c 	movw	r3, #41740	; 0xa30c
20001a3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001a3e:	681a      	ldr	r2, [r3, #0]
20001a40:	687b      	ldr	r3, [r7, #4]
20001a42:	441a      	add	r2, r3
20001a44:	f24a 330c 	movw	r3, #41740	; 0xa30c
20001a48:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001a4c:	601a      	str	r2, [r3, #0]
    return (caddr_t) prev_heap_end;
20001a4e:	68bb      	ldr	r3, [r7, #8]
}
20001a50:	4618      	mov	r0, r3
20001a52:	f107 0710 	add.w	r7, r7, #16
20001a56:	46bd      	mov	sp, r7
20001a58:	bd80      	pop	{r7, pc}
20001a5a:	bf00      	nop

20001a5c <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20001a5c:	b480      	push	{r7}
20001a5e:	b083      	sub	sp, #12
20001a60:	af00      	add	r7, sp, #0
20001a62:	4603      	mov	r3, r0
20001a64:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20001a66:	f24e 1300 	movw	r3, #57600	; 0xe100
20001a6a:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001a6e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20001a72:	ea4f 1252 	mov.w	r2, r2, lsr #5
20001a76:	88f9      	ldrh	r1, [r7, #6]
20001a78:	f001 011f 	and.w	r1, r1, #31
20001a7c:	f04f 0001 	mov.w	r0, #1
20001a80:	fa00 f101 	lsl.w	r1, r0, r1
20001a84:	f102 0260 	add.w	r2, r2, #96	; 0x60
20001a88:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20001a8c:	f107 070c 	add.w	r7, r7, #12
20001a90:	46bd      	mov	sp, r7
20001a92:	bc80      	pop	{r7}
20001a94:	4770      	bx	lr
20001a96:	bf00      	nop

20001a98 <MSS_UART_init>:
(
    mss_uart_instance_t* this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
20001a98:	b580      	push	{r7, lr}
20001a9a:	b088      	sub	sp, #32
20001a9c:	af00      	add	r7, sp, #0
20001a9e:	60f8      	str	r0, [r7, #12]
20001aa0:	60b9      	str	r1, [r7, #8]
20001aa2:	4613      	mov	r3, r2
20001aa4:	71fb      	strb	r3, [r7, #7]
    uint16_t baud_value = 1U;
20001aa6:	f04f 0301 	mov.w	r3, #1
20001aaa:	82fb      	strh	r3, [r7, #22]
    uint32_t pclk_freq = 0U;
20001aac:	f04f 0300 	mov.w	r3, #0
20001ab0:	61bb      	str	r3, [r7, #24]
    uint32_t baud_value_l;

    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001ab2:	68fa      	ldr	r2, [r7, #12]
20001ab4:	f24a 3374 	movw	r3, #41844	; 0xa374
20001ab8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001abc:	429a      	cmp	r2, r3
20001abe:	d007      	beq.n	20001ad0 <MSS_UART_init+0x38>
20001ac0:	68fa      	ldr	r2, [r7, #12]
20001ac2:	f24a 334c 	movw	r3, #41804	; 0xa34c
20001ac6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001aca:	429a      	cmp	r2, r3
20001acc:	d000      	beq.n	20001ad0 <MSS_UART_init+0x38>
20001ace:	be00      	bkpt	0x0000

    /* baud_rate should be greater than 0 */
    ASSERT( 0U < baud_rate );
20001ad0:	68bb      	ldr	r3, [r7, #8]
20001ad2:	2b00      	cmp	r3, #0
20001ad4:	d100      	bne.n	20001ad8 <MSS_UART_init+0x40>
20001ad6:	be00      	bkpt	0x0000

    /* Force the value of the CMSIS global variables holding the various system
     * clock frequencies to be updated. */
    SystemCoreClockUpdate();
20001ad8:	f001 f8e6 	bl	20002ca8 <SystemCoreClockUpdate>

    if ( this_uart == &g_mss_uart0 )
20001adc:	68fa      	ldr	r2, [r7, #12]
20001ade:	f24a 3374 	movw	r3, #41844	; 0xa374
20001ae2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001ae6:	429a      	cmp	r2, r3
20001ae8:	d12e      	bne.n	20001b48 <MSS_UART_init+0xb0>
    {
        this_uart->hw_reg = UART0;
20001aea:	68fb      	ldr	r3, [r7, #12]
20001aec:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
20001af0:	601a      	str	r2, [r3, #0]
        this_uart->hw_reg_bit = UART0_BITBAND;
20001af2:	68fb      	ldr	r3, [r7, #12]
20001af4:	f04f 4284 	mov.w	r2, #1107296256	; 0x42000000
20001af8:	605a      	str	r2, [r3, #4]
        this_uart->irqn = UART0_IRQn;
20001afa:	68fb      	ldr	r3, [r7, #12]
20001afc:	f04f 020a 	mov.w	r2, #10
20001b00:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK0;
20001b02:	f649 5394 	movw	r3, #40340	; 0x9d94
20001b06:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001b0a:	681b      	ldr	r3, [r3, #0]
20001b0c:	61bb      	str	r3, [r7, #24]

        /* reset UART0 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART0_SOFTRESET_MASK;
20001b0e:	f242 0300 	movw	r3, #8192	; 0x2000
20001b12:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001b16:	f242 0200 	movw	r2, #8192	; 0x2000
20001b1a:	f2ce 0204 	movt	r2, #57348	; 0xe004
20001b1e:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001b20:	f042 0280 	orr.w	r2, r2, #128	; 0x80
20001b24:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART0 interrupt */
        NVIC_ClearPendingIRQ( UART0_IRQn );
20001b26:	f04f 000a 	mov.w	r0, #10
20001b2a:	f7ff ff97 	bl	20001a5c <NVIC_ClearPendingIRQ>
        /* Take UART0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART0_SOFTRESET_MASK;
20001b2e:	f242 0300 	movw	r3, #8192	; 0x2000
20001b32:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001b36:	f242 0200 	movw	r2, #8192	; 0x2000
20001b3a:	f2ce 0204 	movt	r2, #57348	; 0xe004
20001b3e:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001b40:	f022 0280 	bic.w	r2, r2, #128	; 0x80
20001b44:	631a      	str	r2, [r3, #48]	; 0x30
20001b46:	e031      	b.n	20001bac <MSS_UART_init+0x114>
    }
    else
    {
        this_uart->hw_reg = UART1;
20001b48:	68fa      	ldr	r2, [r7, #12]
20001b4a:	f240 0300 	movw	r3, #0
20001b4e:	f2c4 0301 	movt	r3, #16385	; 0x4001
20001b52:	6013      	str	r3, [r2, #0]
        this_uart->hw_reg_bit = UART1_BITBAND;
20001b54:	68fa      	ldr	r2, [r7, #12]
20001b56:	f240 0300 	movw	r3, #0
20001b5a:	f2c4 2320 	movt	r3, #16928	; 0x4220
20001b5e:	6053      	str	r3, [r2, #4]
        this_uart->irqn = UART1_IRQn;
20001b60:	68fb      	ldr	r3, [r7, #12]
20001b62:	f04f 020b 	mov.w	r2, #11
20001b66:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK1;
20001b68:	f649 5398 	movw	r3, #40344	; 0x9d98
20001b6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001b70:	681b      	ldr	r3, [r3, #0]
20001b72:	61bb      	str	r3, [r7, #24]

        /* Reset UART1 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART1_SOFTRESET_MASK;
20001b74:	f242 0300 	movw	r3, #8192	; 0x2000
20001b78:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001b7c:	f242 0200 	movw	r2, #8192	; 0x2000
20001b80:	f2ce 0204 	movt	r2, #57348	; 0xe004
20001b84:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001b86:	f442 7280 	orr.w	r2, r2, #256	; 0x100
20001b8a:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART1 interrupt */
        NVIC_ClearPendingIRQ( UART1_IRQn );
20001b8c:	f04f 000b 	mov.w	r0, #11
20001b90:	f7ff ff64 	bl	20001a5c <NVIC_ClearPendingIRQ>
        /* Take UART1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART1_SOFTRESET_MASK;
20001b94:	f242 0300 	movw	r3, #8192	; 0x2000
20001b98:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001b9c:	f242 0200 	movw	r2, #8192	; 0x2000
20001ba0:	f2ce 0204 	movt	r2, #57348	; 0xe004
20001ba4:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001ba6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
20001baa:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* disable interrupts */
    this_uart->hw_reg->IER = 0U;
20001bac:	68fb      	ldr	r3, [r7, #12]
20001bae:	681b      	ldr	r3, [r3, #0]
20001bb0:	f04f 0200 	mov.w	r2, #0
20001bb4:	711a      	strb	r2, [r3, #4]
     * The baud value is computed using the following equation:
     *      baud_value_l = PCLK_Frequency / (baud_rate * 16)
     * The baud value is rounded up or down depending on what would be the remainder
     * of the divide by 16 operation.
     */
    if( 0U < baud_rate )
20001bb6:	68bb      	ldr	r3, [r7, #8]
20001bb8:	2b00      	cmp	r3, #0
20001bba:	d021      	beq.n	20001c00 <MSS_UART_init+0x168>
    {
        baud_value_l = (uint32_t)(pclk_freq / baud_rate);
20001bbc:	69ba      	ldr	r2, [r7, #24]
20001bbe:	68bb      	ldr	r3, [r7, #8]
20001bc0:	fbb2 f3f3 	udiv	r3, r2, r3
20001bc4:	61fb      	str	r3, [r7, #28]
        if( baud_value_l & 0x00000008U )
20001bc6:	69fb      	ldr	r3, [r7, #28]
20001bc8:	f003 0308 	and.w	r3, r3, #8
20001bcc:	2b00      	cmp	r3, #0
20001bce:	d006      	beq.n	20001bde <MSS_UART_init+0x146>
        {
            /* remainder above 0.5 */
            baud_value_l = (baud_value_l >> 4U) + 1U;        
20001bd0:	69fb      	ldr	r3, [r7, #28]
20001bd2:	ea4f 1313 	mov.w	r3, r3, lsr #4
20001bd6:	f103 0301 	add.w	r3, r3, #1
20001bda:	61fb      	str	r3, [r7, #28]
20001bdc:	e003      	b.n	20001be6 <MSS_UART_init+0x14e>
        }
        else
        {
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
20001bde:	69fb      	ldr	r3, [r7, #28]
20001be0:	ea4f 1313 	mov.w	r3, r3, lsr #4
20001be4:	61fb      	str	r3, [r7, #28]
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
20001be6:	69fa      	ldr	r2, [r7, #28]
20001be8:	f64f 73ff 	movw	r3, #65535	; 0xffff
20001bec:	429a      	cmp	r2, r3
20001bee:	d900      	bls.n	20001bf2 <MSS_UART_init+0x15a>
20001bf0:	be00      	bkpt	0x0000
        if( baud_value_l <= (uint32_t)UINT16_MAX)
20001bf2:	69fa      	ldr	r2, [r7, #28]
20001bf4:	f64f 73ff 	movw	r3, #65535	; 0xffff
20001bf8:	429a      	cmp	r2, r3
20001bfa:	d801      	bhi.n	20001c00 <MSS_UART_init+0x168>
        {
            baud_value = (uint16_t)baud_value_l;
20001bfc:	69fb      	ldr	r3, [r7, #28]
20001bfe:	82fb      	strh	r3, [r7, #22]
        }
    }
    
    /* set divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)1;
20001c00:	68fb      	ldr	r3, [r7, #12]
20001c02:	685b      	ldr	r3, [r3, #4]
20001c04:	f04f 0201 	mov.w	r2, #1
20001c08:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* msb of baud value */
    this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8);
20001c0c:	68fb      	ldr	r3, [r7, #12]
20001c0e:	681b      	ldr	r3, [r3, #0]
20001c10:	8afa      	ldrh	r2, [r7, #22]
20001c12:	ea4f 2212 	mov.w	r2, r2, lsr #8
20001c16:	b292      	uxth	r2, r2
20001c18:	b2d2      	uxtb	r2, r2
20001c1a:	711a      	strb	r2, [r3, #4]
    /* lsb of baud value */
    this_uart->hw_reg->DLR = (uint8_t)baud_value;
20001c1c:	68fb      	ldr	r3, [r7, #12]
20001c1e:	681b      	ldr	r3, [r3, #0]
20001c20:	8afa      	ldrh	r2, [r7, #22]
20001c22:	b2d2      	uxtb	r2, r2
20001c24:	701a      	strb	r2, [r3, #0]

    /* reset divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)0;
20001c26:	68fb      	ldr	r3, [r7, #12]
20001c28:	685b      	ldr	r3, [r3, #4]
20001c2a:	f04f 0200 	mov.w	r2, #0
20001c2e:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;
20001c32:	68fb      	ldr	r3, [r7, #12]
20001c34:	681b      	ldr	r3, [r3, #0]
20001c36:	79fa      	ldrb	r2, [r7, #7]
20001c38:	731a      	strb	r2, [r3, #12]

    /* FIFO configuration */
    /* RX FIFO length = 1 byte, clear receiver FIFO, 
       clear transmitter FIFO, enable RXRDYN and TXRDYN pins. */
    this_uart->hw_reg->FCR = (uint8_t)MSS_UART_FIFO_SINGLE_BYTE | 
20001c3a:	68fb      	ldr	r3, [r7, #12]
20001c3c:	681b      	ldr	r3, [r3, #0]
20001c3e:	f04f 020e 	mov.w	r2, #14
20001c42:	721a      	strb	r2, [r3, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_CLEAR_TX_FIFO_MASK | 
                              FCR_ENABLE_TXRDY_RXRDY_MASK;
    /* disable loopback */
    this_uart->hw_reg_bit->MCR_LOOP = (uint32_t)0;
20001c44:	68fb      	ldr	r3, [r7, #12]
20001c46:	685b      	ldr	r3, [r3, #4]
20001c48:	f04f 0200 	mov.w	r2, #0
20001c4c:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

    /* Instance setup */
    this_uart->tx_buff_size = TX_COMPLETE;
20001c50:	68fb      	ldr	r3, [r7, #12]
20001c52:	f04f 0200 	mov.w	r2, #0
20001c56:	611a      	str	r2, [r3, #16]
    this_uart->tx_buffer = (const uint8_t *)0;
20001c58:	68fb      	ldr	r3, [r7, #12]
20001c5a:	f04f 0200 	mov.w	r2, #0
20001c5e:	60da      	str	r2, [r3, #12]
    this_uart->tx_idx = 0U;
20001c60:	68fb      	ldr	r3, [r7, #12]
20001c62:	f04f 0200 	mov.w	r2, #0
20001c66:	615a      	str	r2, [r3, #20]

    /* Default handlers for MSS UART interrupts */
    this_uart->rx_handler       = NULL_HANDLER;
20001c68:	68fb      	ldr	r3, [r7, #12]
20001c6a:	f04f 0200 	mov.w	r2, #0
20001c6e:	61da      	str	r2, [r3, #28]
    this_uart->tx_handler       = default_tx_handler;
20001c70:	68fa      	ldr	r2, [r7, #12]
20001c72:	f641 639d 	movw	r3, #7837	; 0x1e9d
20001c76:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001c7a:	6213      	str	r3, [r2, #32]
    this_uart->linests_handler  = NULL_HANDLER;
20001c7c:	68fb      	ldr	r3, [r7, #12]
20001c7e:	f04f 0200 	mov.w	r2, #0
20001c82:	619a      	str	r2, [r3, #24]
    this_uart->modemsts_handler = NULL_HANDLER;
20001c84:	68fb      	ldr	r3, [r7, #12]
20001c86:	f04f 0200 	mov.w	r2, #0
20001c8a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Initialize the sticky status */
    this_uart->status = 0U;
20001c8c:	68fb      	ldr	r3, [r7, #12]
20001c8e:	f04f 0200 	mov.w	r2, #0
20001c92:	729a      	strb	r2, [r3, #10]
}
20001c94:	f107 0720 	add.w	r7, r7, #32
20001c98:	46bd      	mov	sp, r7
20001c9a:	bd80      	pop	{r7, pc}

20001c9c <MSS_UART_polled_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
20001c9c:	b480      	push	{r7}
20001c9e:	b089      	sub	sp, #36	; 0x24
20001ca0:	af00      	add	r7, sp, #0
20001ca2:	60f8      	str	r0, [r7, #12]
20001ca4:	60b9      	str	r1, [r7, #8]
20001ca6:	607a      	str	r2, [r7, #4]
    uint32_t char_idx = 0U;
20001ca8:	f04f 0300 	mov.w	r3, #0
20001cac:	613b      	str	r3, [r7, #16]
    uint32_t size_sent;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001cae:	68fa      	ldr	r2, [r7, #12]
20001cb0:	f24a 3374 	movw	r3, #41844	; 0xa374
20001cb4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001cb8:	429a      	cmp	r2, r3
20001cba:	d007      	beq.n	20001ccc <MSS_UART_polled_tx+0x30>
20001cbc:	68fa      	ldr	r2, [r7, #12]
20001cbe:	f24a 334c 	movw	r3, #41804	; 0xa34c
20001cc2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001cc6:	429a      	cmp	r2, r3
20001cc8:	d000      	beq.n	20001ccc <MSS_UART_polled_tx+0x30>
20001cca:	be00      	bkpt	0x0000
    ASSERT( pbuff != ( (uint8_t *)0 ) );
20001ccc:	68bb      	ldr	r3, [r7, #8]
20001cce:	2b00      	cmp	r3, #0
20001cd0:	d100      	bne.n	20001cd4 <MSS_UART_polled_tx+0x38>
20001cd2:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
20001cd4:	687b      	ldr	r3, [r7, #4]
20001cd6:	2b00      	cmp	r3, #0
20001cd8:	d100      	bne.n	20001cdc <MSS_UART_polled_tx+0x40>
20001cda:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20001cdc:	68fa      	ldr	r2, [r7, #12]
20001cde:	f24a 3374 	movw	r3, #41844	; 0xa374
20001ce2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001ce6:	429a      	cmp	r2, r3
20001ce8:	d006      	beq.n	20001cf8 <MSS_UART_polled_tx+0x5c>
20001cea:	68fa      	ldr	r2, [r7, #12]
20001cec:	f24a 334c 	movw	r3, #41804	; 0xa34c
20001cf0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001cf4:	429a      	cmp	r2, r3
20001cf6:	d13d      	bne.n	20001d74 <MSS_UART_polled_tx+0xd8>
20001cf8:	68bb      	ldr	r3, [r7, #8]
20001cfa:	2b00      	cmp	r3, #0
20001cfc:	d03a      	beq.n	20001d74 <MSS_UART_polled_tx+0xd8>
20001cfe:	687b      	ldr	r3, [r7, #4]
20001d00:	2b00      	cmp	r3, #0
20001d02:	d037      	beq.n	20001d74 <MSS_UART_polled_tx+0xd8>
         /* Remain in this loop until the entire input buffer
          * has been transferred to the UART.
          */
        do {
            /* Read the Line Status Register and update the sticky record */
            status = this_uart->hw_reg->LSR;
20001d04:	68fb      	ldr	r3, [r7, #12]
20001d06:	681b      	ldr	r3, [r3, #0]
20001d08:	7d1b      	ldrb	r3, [r3, #20]
20001d0a:	76fb      	strb	r3, [r7, #27]
            this_uart->status |= status;
20001d0c:	68fb      	ldr	r3, [r7, #12]
20001d0e:	7a9a      	ldrb	r2, [r3, #10]
20001d10:	7efb      	ldrb	r3, [r7, #27]
20001d12:	ea42 0303 	orr.w	r3, r2, r3
20001d16:	b2da      	uxtb	r2, r3
20001d18:	68fb      	ldr	r3, [r7, #12]
20001d1a:	729a      	strb	r2, [r3, #10]

            /* Check if TX FIFO is empty. */
            if( status & MSS_UART_THRE )
20001d1c:	7efb      	ldrb	r3, [r7, #27]
20001d1e:	f003 0320 	and.w	r3, r3, #32
20001d22:	2b00      	cmp	r3, #0
20001d24:	d023      	beq.n	20001d6e <MSS_UART_polled_tx+0xd2>
            {
                uint32_t fill_size = TX_FIFO_SIZE;
20001d26:	f04f 0310 	mov.w	r3, #16
20001d2a:	61fb      	str	r3, [r7, #28]

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
20001d2c:	687b      	ldr	r3, [r7, #4]
20001d2e:	2b0f      	cmp	r3, #15
20001d30:	d801      	bhi.n	20001d36 <MSS_UART_polled_tx+0x9a>
                {
                    fill_size = tx_size;
20001d32:	687b      	ldr	r3, [r7, #4]
20001d34:	61fb      	str	r3, [r7, #28]
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20001d36:	f04f 0300 	mov.w	r3, #0
20001d3a:	617b      	str	r3, [r7, #20]
20001d3c:	e00e      	b.n	20001d5c <MSS_UART_polled_tx+0xc0>
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
20001d3e:	68fb      	ldr	r3, [r7, #12]
20001d40:	681b      	ldr	r3, [r3, #0]
20001d42:	68b9      	ldr	r1, [r7, #8]
20001d44:	693a      	ldr	r2, [r7, #16]
20001d46:	440a      	add	r2, r1
20001d48:	7812      	ldrb	r2, [r2, #0]
20001d4a:	701a      	strb	r2, [r3, #0]
20001d4c:	693b      	ldr	r3, [r7, #16]
20001d4e:	f103 0301 	add.w	r3, r3, #1
20001d52:	613b      	str	r3, [r7, #16]
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20001d54:	697b      	ldr	r3, [r7, #20]
20001d56:	f103 0301 	add.w	r3, r3, #1
20001d5a:	617b      	str	r3, [r7, #20]
20001d5c:	697a      	ldr	r2, [r7, #20]
20001d5e:	69fb      	ldr	r3, [r7, #28]
20001d60:	429a      	cmp	r2, r3
20001d62:	d3ec      	bcc.n	20001d3e <MSS_UART_polled_tx+0xa2>
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
                }

                /* Calculate the number of untransmitted bytes remaining. */
                tx_size -= size_sent;
20001d64:	687a      	ldr	r2, [r7, #4]
20001d66:	697b      	ldr	r3, [r7, #20]
20001d68:	ebc3 0302 	rsb	r3, r3, r2
20001d6c:	607b      	str	r3, [r7, #4]
            }
        }while( tx_size );
20001d6e:	687b      	ldr	r3, [r7, #4]
20001d70:	2b00      	cmp	r3, #0
20001d72:	d1c7      	bne.n	20001d04 <MSS_UART_polled_tx+0x68>
    }
}
20001d74:	f107 0724 	add.w	r7, r7, #36	; 0x24
20001d78:	46bd      	mov	sp, r7
20001d7a:	bc80      	pop	{r7}
20001d7c:	4770      	bx	lr
20001d7e:	bf00      	nop

20001d80 <MSS_UART_isr>:
static void
MSS_UART_isr
(
    mss_uart_instance_t * this_uart
)
{
20001d80:	b580      	push	{r7, lr}
20001d82:	b084      	sub	sp, #16
20001d84:	af00      	add	r7, sp, #0
20001d86:	6078      	str	r0, [r7, #4]
    uint8_t iirf;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001d88:	687a      	ldr	r2, [r7, #4]
20001d8a:	f24a 3374 	movw	r3, #41844	; 0xa374
20001d8e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001d92:	429a      	cmp	r2, r3
20001d94:	d007      	beq.n	20001da6 <MSS_UART_isr+0x26>
20001d96:	687a      	ldr	r2, [r7, #4]
20001d98:	f24a 334c 	movw	r3, #41804	; 0xa34c
20001d9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001da0:	429a      	cmp	r2, r3
20001da2:	d000      	beq.n	20001da6 <MSS_UART_isr+0x26>
20001da4:	be00      	bkpt	0x0000

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
20001da6:	687a      	ldr	r2, [r7, #4]
20001da8:	f24a 3374 	movw	r3, #41844	; 0xa374
20001dac:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001db0:	429a      	cmp	r2, r3
20001db2:	d006      	beq.n	20001dc2 <MSS_UART_isr+0x42>
20001db4:	687a      	ldr	r2, [r7, #4]
20001db6:	f24a 334c 	movw	r3, #41804	; 0xa34c
20001dba:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001dbe:	429a      	cmp	r2, r3
20001dc0:	d167      	bne.n	20001e92 <MSS_UART_isr+0x112>
    {
        iirf = this_uart->hw_reg->IIR & IIRF_MASK;
20001dc2:	687b      	ldr	r3, [r7, #4]
20001dc4:	681b      	ldr	r3, [r3, #0]
20001dc6:	7a1b      	ldrb	r3, [r3, #8]
20001dc8:	b2db      	uxtb	r3, r3
20001dca:	f003 030f 	and.w	r3, r3, #15
20001dce:	73fb      	strb	r3, [r7, #15]

        switch ( iirf )
20001dd0:	7bfb      	ldrb	r3, [r7, #15]
20001dd2:	2b0c      	cmp	r3, #12
20001dd4:	d854      	bhi.n	20001e80 <MSS_UART_isr+0x100>
20001dd6:	a201      	add	r2, pc, #4	; (adr r2, 20001ddc <MSS_UART_isr+0x5c>)
20001dd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
20001ddc:	20001e11 	.word	0x20001e11
20001de0:	20001e81 	.word	0x20001e81
20001de4:	20001e2d 	.word	0x20001e2d
20001de8:	20001e81 	.word	0x20001e81
20001dec:	20001e49 	.word	0x20001e49
20001df0:	20001e81 	.word	0x20001e81
20001df4:	20001e65 	.word	0x20001e65
20001df8:	20001e81 	.word	0x20001e81
20001dfc:	20001e81 	.word	0x20001e81
20001e00:	20001e81 	.word	0x20001e81
20001e04:	20001e81 	.word	0x20001e81
20001e08:	20001e81 	.word	0x20001e81
20001e0c:	20001e49 	.word	0x20001e49
        {
            case IIRF_MODEM_STATUS:  /* Modem status interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->modemsts_handler );
20001e10:	687b      	ldr	r3, [r7, #4]
20001e12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
20001e14:	2b00      	cmp	r3, #0
20001e16:	d100      	bne.n	20001e1a <MSS_UART_isr+0x9a>
20001e18:	be00      	bkpt	0x0000
                if( NULL_HANDLER != this_uart->modemsts_handler )
20001e1a:	687b      	ldr	r3, [r7, #4]
20001e1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
20001e1e:	2b00      	cmp	r3, #0
20001e20:	d030      	beq.n	20001e84 <MSS_UART_isr+0x104>
                {
                   (*(this_uart->modemsts_handler))( this_uart );
20001e22:	687b      	ldr	r3, [r7, #4]
20001e24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
20001e26:	6878      	ldr	r0, [r7, #4]
20001e28:	4798      	blx	r3
                }
            }
            break;
20001e2a:	e032      	b.n	20001e92 <MSS_UART_isr+0x112>

            case IIRF_THRE: /* Transmitter Holding Register Empty */
            {
                ASSERT( NULL_HANDLER != this_uart->tx_handler );
20001e2c:	687b      	ldr	r3, [r7, #4]
20001e2e:	6a1b      	ldr	r3, [r3, #32]
20001e30:	2b00      	cmp	r3, #0
20001e32:	d100      	bne.n	20001e36 <MSS_UART_isr+0xb6>
20001e34:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->tx_handler )
20001e36:	687b      	ldr	r3, [r7, #4]
20001e38:	6a1b      	ldr	r3, [r3, #32]
20001e3a:	2b00      	cmp	r3, #0
20001e3c:	d024      	beq.n	20001e88 <MSS_UART_isr+0x108>
                {
                    (*(this_uart->tx_handler))( this_uart );
20001e3e:	687b      	ldr	r3, [r7, #4]
20001e40:	6a1b      	ldr	r3, [r3, #32]
20001e42:	6878      	ldr	r0, [r7, #4]
20001e44:	4798      	blx	r3
                }
            }
            break;
20001e46:	e024      	b.n	20001e92 <MSS_UART_isr+0x112>

            case IIRF_RX_DATA:      /* Received Data Available */
            case IIRF_DATA_TIMEOUT: /* Received Data Timed-out */
            {
                ASSERT( NULL_HANDLER != this_uart->rx_handler );
20001e48:	687b      	ldr	r3, [r7, #4]
20001e4a:	69db      	ldr	r3, [r3, #28]
20001e4c:	2b00      	cmp	r3, #0
20001e4e:	d100      	bne.n	20001e52 <MSS_UART_isr+0xd2>
20001e50:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->rx_handler )
20001e52:	687b      	ldr	r3, [r7, #4]
20001e54:	69db      	ldr	r3, [r3, #28]
20001e56:	2b00      	cmp	r3, #0
20001e58:	d018      	beq.n	20001e8c <MSS_UART_isr+0x10c>
                {
                    (*(this_uart->rx_handler))( this_uart );
20001e5a:	687b      	ldr	r3, [r7, #4]
20001e5c:	69db      	ldr	r3, [r3, #28]
20001e5e:	6878      	ldr	r0, [r7, #4]
20001e60:	4798      	blx	r3
                }
            }
            break;
20001e62:	e016      	b.n	20001e92 <MSS_UART_isr+0x112>

            case IIRF_RX_LINE_STATUS:  /* Line Status Interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->linests_handler );
20001e64:	687b      	ldr	r3, [r7, #4]
20001e66:	699b      	ldr	r3, [r3, #24]
20001e68:	2b00      	cmp	r3, #0
20001e6a:	d100      	bne.n	20001e6e <MSS_UART_isr+0xee>
20001e6c:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->linests_handler )
20001e6e:	687b      	ldr	r3, [r7, #4]
20001e70:	699b      	ldr	r3, [r3, #24]
20001e72:	2b00      	cmp	r3, #0
20001e74:	d00c      	beq.n	20001e90 <MSS_UART_isr+0x110>
                {
                   (*(this_uart->linests_handler))( this_uart );
20001e76:	687b      	ldr	r3, [r7, #4]
20001e78:	699b      	ldr	r3, [r3, #24]
20001e7a:	6878      	ldr	r0, [r7, #4]
20001e7c:	4798      	blx	r3
                }
            }
            break;
20001e7e:	e008      	b.n	20001e92 <MSS_UART_isr+0x112>

            default:
            {
                ASSERT( INVALID_INTERRUPT );
20001e80:	be00      	bkpt	0x0000
20001e82:	e006      	b.n	20001e92 <MSS_UART_isr+0x112>
                if( NULL_HANDLER != this_uart->modemsts_handler )
                {
                   (*(this_uart->modemsts_handler))( this_uart );
                }
            }
            break;
20001e84:	bf00      	nop
20001e86:	e004      	b.n	20001e92 <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->tx_handler )
                {
                    (*(this_uart->tx_handler))( this_uart );
                }
            }
            break;
20001e88:	bf00      	nop
20001e8a:	e002      	b.n	20001e92 <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->rx_handler )
                {
                    (*(this_uart->rx_handler))( this_uart );
                }
            }
            break;
20001e8c:	bf00      	nop
20001e8e:	e000      	b.n	20001e92 <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->linests_handler )
                {
                   (*(this_uart->linests_handler))( this_uart );
                }
            }
            break;
20001e90:	bf00      	nop
                ASSERT( INVALID_INTERRUPT );
            }
            break;
        }
    }
}
20001e92:	f107 0710 	add.w	r7, r7, #16
20001e96:	46bd      	mov	sp, r7
20001e98:	bd80      	pop	{r7, pc}
20001e9a:	bf00      	nop

20001e9c <default_tx_handler>:
static void
default_tx_handler
(
    mss_uart_instance_t * this_uart
)
{
20001e9c:	b480      	push	{r7}
20001e9e:	b087      	sub	sp, #28
20001ea0:	af00      	add	r7, sp, #0
20001ea2:	6078      	str	r0, [r7, #4]
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001ea4:	687a      	ldr	r2, [r7, #4]
20001ea6:	f24a 3374 	movw	r3, #41844	; 0xa374
20001eaa:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001eae:	429a      	cmp	r2, r3
20001eb0:	d007      	beq.n	20001ec2 <default_tx_handler+0x26>
20001eb2:	687a      	ldr	r2, [r7, #4]
20001eb4:	f24a 334c 	movw	r3, #41804	; 0xa34c
20001eb8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001ebc:	429a      	cmp	r2, r3
20001ebe:	d000      	beq.n	20001ec2 <default_tx_handler+0x26>
20001ec0:	be00      	bkpt	0x0000
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
20001ec2:	687b      	ldr	r3, [r7, #4]
20001ec4:	68db      	ldr	r3, [r3, #12]
20001ec6:	2b00      	cmp	r3, #0
20001ec8:	d100      	bne.n	20001ecc <default_tx_handler+0x30>
20001eca:	be00      	bkpt	0x0000
    ASSERT( 0U < this_uart->tx_buff_size );
20001ecc:	687b      	ldr	r3, [r7, #4]
20001ece:	691b      	ldr	r3, [r3, #16]
20001ed0:	2b00      	cmp	r3, #0
20001ed2:	d100      	bne.n	20001ed6 <default_tx_handler+0x3a>
20001ed4:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20001ed6:	687a      	ldr	r2, [r7, #4]
20001ed8:	f24a 3374 	movw	r3, #41844	; 0xa374
20001edc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001ee0:	429a      	cmp	r2, r3
20001ee2:	d006      	beq.n	20001ef2 <default_tx_handler+0x56>
20001ee4:	687a      	ldr	r2, [r7, #4]
20001ee6:	f24a 334c 	movw	r3, #41804	; 0xa34c
20001eea:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001eee:	429a      	cmp	r2, r3
20001ef0:	d152      	bne.n	20001f98 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
20001ef2:	687b      	ldr	r3, [r7, #4]
20001ef4:	68db      	ldr	r3, [r3, #12]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20001ef6:	2b00      	cmp	r3, #0
20001ef8:	d04e      	beq.n	20001f98 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
20001efa:	687b      	ldr	r3, [r7, #4]
20001efc:	691b      	ldr	r3, [r3, #16]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20001efe:	2b00      	cmp	r3, #0
20001f00:	d04a      	beq.n	20001f98 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
20001f02:	687b      	ldr	r3, [r7, #4]
20001f04:	681b      	ldr	r3, [r3, #0]
20001f06:	7d1b      	ldrb	r3, [r3, #20]
20001f08:	72fb      	strb	r3, [r7, #11]
        this_uart->status |= status;
20001f0a:	687b      	ldr	r3, [r7, #4]
20001f0c:	7a9a      	ldrb	r2, [r3, #10]
20001f0e:	7afb      	ldrb	r3, [r7, #11]
20001f10:	ea42 0303 	orr.w	r3, r2, r3
20001f14:	b2da      	uxtb	r2, r3
20001f16:	687b      	ldr	r3, [r7, #4]
20001f18:	729a      	strb	r2, [r3, #10]

        /*
         * This function should only be called as a result of a THRE interrupt.
         * Verify that this is true before proceeding to transmit data.
         */
        if ( status & MSS_UART_THRE )
20001f1a:	7afb      	ldrb	r3, [r7, #11]
20001f1c:	f003 0320 	and.w	r3, r3, #32
20001f20:	2b00      	cmp	r3, #0
20001f22:	d029      	beq.n	20001f78 <default_tx_handler+0xdc>
        {
            uint32_t i;
            uint32_t fill_size = TX_FIFO_SIZE;
20001f24:	f04f 0310 	mov.w	r3, #16
20001f28:	613b      	str	r3, [r7, #16]
            uint32_t tx_remain = this_uart->tx_buff_size - this_uart->tx_idx;
20001f2a:	687b      	ldr	r3, [r7, #4]
20001f2c:	691a      	ldr	r2, [r3, #16]
20001f2e:	687b      	ldr	r3, [r7, #4]
20001f30:	695b      	ldr	r3, [r3, #20]
20001f32:	ebc3 0302 	rsb	r3, r3, r2
20001f36:	617b      	str	r3, [r7, #20]

            /* Calculate the number of bytes to transmit. */
            if ( tx_remain < TX_FIFO_SIZE )
20001f38:	697b      	ldr	r3, [r7, #20]
20001f3a:	2b0f      	cmp	r3, #15
20001f3c:	d801      	bhi.n	20001f42 <default_tx_handler+0xa6>
            {
                fill_size = tx_remain;
20001f3e:	697b      	ldr	r3, [r7, #20]
20001f40:	613b      	str	r3, [r7, #16]
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
20001f42:	f04f 0300 	mov.w	r3, #0
20001f46:	60fb      	str	r3, [r7, #12]
20001f48:	e012      	b.n	20001f70 <default_tx_handler+0xd4>
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
20001f4a:	687b      	ldr	r3, [r7, #4]
20001f4c:	681b      	ldr	r3, [r3, #0]
20001f4e:	687a      	ldr	r2, [r7, #4]
20001f50:	68d1      	ldr	r1, [r2, #12]
20001f52:	687a      	ldr	r2, [r7, #4]
20001f54:	6952      	ldr	r2, [r2, #20]
20001f56:	440a      	add	r2, r1
20001f58:	7812      	ldrb	r2, [r2, #0]
20001f5a:	701a      	strb	r2, [r3, #0]
                ++this_uart->tx_idx;
20001f5c:	687b      	ldr	r3, [r7, #4]
20001f5e:	695b      	ldr	r3, [r3, #20]
20001f60:	f103 0201 	add.w	r2, r3, #1
20001f64:	687b      	ldr	r3, [r7, #4]
20001f66:	615a      	str	r2, [r3, #20]
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
20001f68:	68fb      	ldr	r3, [r7, #12]
20001f6a:	f103 0301 	add.w	r3, r3, #1
20001f6e:	60fb      	str	r3, [r7, #12]
20001f70:	68fa      	ldr	r2, [r7, #12]
20001f72:	693b      	ldr	r3, [r7, #16]
20001f74:	429a      	cmp	r2, r3
20001f76:	d3e8      	bcc.n	20001f4a <default_tx_handler+0xae>
                ++this_uart->tx_idx;
            }
        }

        /* Flag Tx as complete if all data has been pushed into the Tx FIFO. */
        if ( this_uart->tx_idx == this_uart->tx_buff_size )
20001f78:	687b      	ldr	r3, [r7, #4]
20001f7a:	695a      	ldr	r2, [r3, #20]
20001f7c:	687b      	ldr	r3, [r7, #4]
20001f7e:	691b      	ldr	r3, [r3, #16]
20001f80:	429a      	cmp	r2, r3
20001f82:	d109      	bne.n	20001f98 <default_tx_handler+0xfc>
        {
            this_uart->tx_buff_size = TX_COMPLETE;
20001f84:	687b      	ldr	r3, [r7, #4]
20001f86:	f04f 0200 	mov.w	r2, #0
20001f8a:	611a      	str	r2, [r3, #16]
            /* disables TX interrupt */
            this_uart->hw_reg_bit->IER_ETBEI = 0U;
20001f8c:	687b      	ldr	r3, [r7, #4]
20001f8e:	685b      	ldr	r3, [r3, #4]
20001f90:	f04f 0200 	mov.w	r2, #0
20001f94:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        }
    }
}
20001f98:	f107 071c 	add.w	r7, r7, #28
20001f9c:	46bd      	mov	sp, r7
20001f9e:	bc80      	pop	{r7}
20001fa0:	4770      	bx	lr
20001fa2:	bf00      	nop

20001fa4 <UART0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART0_IRQHandler( void )
#else
void UART0_IRQHandler( void )
#endif
{
20001fa4:	4668      	mov	r0, sp
20001fa6:	f020 0107 	bic.w	r1, r0, #7
20001faa:	468d      	mov	sp, r1
20001fac:	b589      	push	{r0, r3, r7, lr}
20001fae:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart0 );
20001fb0:	f24a 3074 	movw	r0, #41844	; 0xa374
20001fb4:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001fb8:	f7ff fee2 	bl	20001d80 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART0_IRQn );
20001fbc:	f04f 000a 	mov.w	r0, #10
20001fc0:	f7ff fd4c 	bl	20001a5c <NVIC_ClearPendingIRQ>
}
20001fc4:	46bd      	mov	sp, r7
20001fc6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20001fca:	4685      	mov	sp, r0
20001fcc:	4770      	bx	lr
20001fce:	bf00      	nop

20001fd0 <UART1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART1_IRQHandler( void )
#else
void UART1_IRQHandler( void )
#endif
{
20001fd0:	4668      	mov	r0, sp
20001fd2:	f020 0107 	bic.w	r1, r0, #7
20001fd6:	468d      	mov	sp, r1
20001fd8:	b589      	push	{r0, r3, r7, lr}
20001fda:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart1 );
20001fdc:	f24a 304c 	movw	r0, #41804	; 0xa34c
20001fe0:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001fe4:	f7ff fecc 	bl	20001d80 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART1_IRQn );
20001fe8:	f04f 000b 	mov.w	r0, #11
20001fec:	f7ff fd36 	bl	20001a5c <NVIC_ClearPendingIRQ>
}
20001ff0:	46bd      	mov	sp, r7
20001ff2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20001ff6:	4685      	mov	sp, r0
20001ff8:	4770      	bx	lr
20001ffa:	bf00      	nop

20001ffc <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
20001ffc:	b480      	push	{r7}
20001ffe:	b083      	sub	sp, #12
20002000:	af00      	add	r7, sp, #0
20002002:	4603      	mov	r3, r0
20002004:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20002006:	f24e 1300 	movw	r3, #57600	; 0xe100
2000200a:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000200e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20002012:	ea4f 1252 	mov.w	r2, r2, lsr #5
20002016:	88f9      	ldrh	r1, [r7, #6]
20002018:	f001 011f 	and.w	r1, r1, #31
2000201c:	f04f 0001 	mov.w	r0, #1
20002020:	fa00 f101 	lsl.w	r1, r0, r1
20002024:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20002028:	f107 070c 	add.w	r7, r7, #12
2000202c:	46bd      	mov	sp, r7
2000202e:	bc80      	pop	{r7}
20002030:	4770      	bx	lr
20002032:	bf00      	nop

20002034 <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
20002034:	b480      	push	{r7}
20002036:	b083      	sub	sp, #12
20002038:	af00      	add	r7, sp, #0
2000203a:	4603      	mov	r3, r0
2000203c:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
2000203e:	f24e 1300 	movw	r3, #57600	; 0xe100
20002042:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002046:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
2000204a:	ea4f 1252 	mov.w	r2, r2, lsr #5
2000204e:	88f9      	ldrh	r1, [r7, #6]
20002050:	f001 011f 	and.w	r1, r1, #31
20002054:	f04f 0001 	mov.w	r0, #1
20002058:	fa00 f101 	lsl.w	r1, r0, r1
2000205c:	f102 0220 	add.w	r2, r2, #32
20002060:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20002064:	f107 070c 	add.w	r7, r7, #12
20002068:	46bd      	mov	sp, r7
2000206a:	bc80      	pop	{r7}
2000206c:	4770      	bx	lr
2000206e:	bf00      	nop

20002070 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20002070:	b480      	push	{r7}
20002072:	b083      	sub	sp, #12
20002074:	af00      	add	r7, sp, #0
20002076:	4603      	mov	r3, r0
20002078:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
2000207a:	f24e 1300 	movw	r3, #57600	; 0xe100
2000207e:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002082:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20002086:	ea4f 1252 	mov.w	r2, r2, lsr #5
2000208a:	88f9      	ldrh	r1, [r7, #6]
2000208c:	f001 011f 	and.w	r1, r1, #31
20002090:	f04f 0001 	mov.w	r0, #1
20002094:	fa00 f101 	lsl.w	r1, r0, r1
20002098:	f102 0260 	add.w	r2, r2, #96	; 0x60
2000209c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
200020a0:	f107 070c 	add.w	r7, r7, #12
200020a4:	46bd      	mov	sp, r7
200020a6:	bc80      	pop	{r7}
200020a8:	4770      	bx	lr
200020aa:	bf00      	nop

200020ac <MSS_SPI_init>:
 */
void MSS_SPI_init
(
    mss_spi_instance_t * this_spi
)
{
200020ac:	b580      	push	{r7, lr}
200020ae:	b084      	sub	sp, #16
200020b0:	af00      	add	r7, sp, #0
200020b2:	6078      	str	r0, [r7, #4]
    uint16_t slave;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
200020b4:	687a      	ldr	r2, [r7, #4]
200020b6:	f24a 4320 	movw	r3, #42016	; 0xa420
200020ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
200020be:	429a      	cmp	r2, r3
200020c0:	d007      	beq.n	200020d2 <MSS_SPI_init+0x26>
200020c2:	687a      	ldr	r2, [r7, #4]
200020c4:	f24a 339c 	movw	r3, #41884	; 0xa39c
200020c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200020cc:	429a      	cmp	r2, r3
200020ce:	d000      	beq.n	200020d2 <MSS_SPI_init+0x26>
200020d0:	be00      	bkpt	0x0000
     * Initialize SPI driver instance data. Relies on the majority
     * of data requiring 0 for initial state so we just need to fill
     * with 0s and finish off with a small number of non zero values.
     */
    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
200020d2:	687b      	ldr	r3, [r7, #4]
200020d4:	889b      	ldrh	r3, [r3, #4]
200020d6:	b21b      	sxth	r3, r3
200020d8:	4618      	mov	r0, r3
200020da:	f7ff ffab 	bl	20002034 <NVIC_DisableIRQ>

    memset(this_spi, 0, sizeof(mss_spi_instance_t));
200020de:	6878      	ldr	r0, [r7, #4]
200020e0:	f04f 0100 	mov.w	r1, #0
200020e4:	f04f 0284 	mov.w	r2, #132	; 0x84
200020e8:	f002 f95e 	bl	200043a8 <memset>
    
    this_spi->cmd_done = 1u;
200020ec:	687b      	ldr	r3, [r7, #4]
200020ee:	f04f 0201 	mov.w	r2, #1
200020f2:	625a      	str	r2, [r3, #36]	; 0x24

    for(slave = 0u; slave < (uint16_t)MSS_SPI_MAX_NB_OF_SLAVES; ++slave)
200020f4:	f04f 0300 	mov.w	r3, #0
200020f8:	81fb      	strh	r3, [r7, #14]
200020fa:	e00d      	b.n	20002118 <MSS_SPI_init+0x6c>
    {
        this_spi->slaves_cfg[slave].ctrl_reg = NOT_CONFIGURED;
200020fc:	89fb      	ldrh	r3, [r7, #14]
200020fe:	687a      	ldr	r2, [r7, #4]
20002100:	f103 0306 	add.w	r3, r3, #6
20002104:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20002108:	4413      	add	r3, r2
2000210a:	f04f 32ff 	mov.w	r2, #4294967295
2000210e:	605a      	str	r2, [r3, #4]

    memset(this_spi, 0, sizeof(mss_spi_instance_t));
    
    this_spi->cmd_done = 1u;

    for(slave = 0u; slave < (uint16_t)MSS_SPI_MAX_NB_OF_SLAVES; ++slave)
20002110:	89fb      	ldrh	r3, [r7, #14]
20002112:	f103 0301 	add.w	r3, r3, #1
20002116:	81fb      	strh	r3, [r7, #14]
20002118:	89fb      	ldrh	r3, [r7, #14]
2000211a:	2b07      	cmp	r3, #7
2000211c:	d9ee      	bls.n	200020fc <MSS_SPI_init+0x50>
    {
        this_spi->slaves_cfg[slave].ctrl_reg = NOT_CONFIGURED;
    }

    if(this_spi == &g_mss_spi0)
2000211e:	687a      	ldr	r2, [r7, #4]
20002120:	f24a 4320 	movw	r3, #42016	; 0xa420
20002124:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002128:	429a      	cmp	r2, r3
2000212a:	d126      	bne.n	2000217a <MSS_SPI_init+0xce>
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI0_BASE);
2000212c:	687a      	ldr	r2, [r7, #4]
2000212e:	f241 0300 	movw	r3, #4096	; 0x1000
20002132:	f2c4 0300 	movt	r3, #16384	; 0x4000
20002136:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI0_IRQn;
20002138:	687b      	ldr	r3, [r7, #4]
2000213a:	f04f 020c 	mov.w	r2, #12
2000213e:	809a      	strh	r2, [r3, #4]

        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
20002140:	f242 0300 	movw	r3, #8192	; 0x2000
20002144:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002148:	f242 0200 	movw	r2, #8192	; 0x2000
2000214c:	f2ce 0204 	movt	r2, #57348	; 0xe004
20002150:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002152:	f442 7200 	orr.w	r2, r2, #512	; 0x200
20002156:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
20002158:	f04f 000c 	mov.w	r0, #12
2000215c:	f7ff ff88 	bl	20002070 <NVIC_ClearPendingIRQ>
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;
20002160:	f242 0300 	movw	r3, #8192	; 0x2000
20002164:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002168:	f242 0200 	movw	r2, #8192	; 0x2000
2000216c:	f2ce 0204 	movt	r2, #57348	; 0xe004
20002170:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002172:	f422 7200 	bic.w	r2, r2, #512	; 0x200
20002176:	631a      	str	r2, [r3, #48]	; 0x30
20002178:	e025      	b.n	200021c6 <MSS_SPI_init+0x11a>
    }
    else
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI1_BASE);
2000217a:	687a      	ldr	r2, [r7, #4]
2000217c:	f241 0300 	movw	r3, #4096	; 0x1000
20002180:	f2c4 0301 	movt	r3, #16385	; 0x4001
20002184:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI1_IRQn;
20002186:	687b      	ldr	r3, [r7, #4]
20002188:	f04f 020d 	mov.w	r2, #13
2000218c:	809a      	strh	r2, [r3, #4]
        
        /* reset SPI1 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI1_SOFTRESET_MASK;
2000218e:	f242 0300 	movw	r3, #8192	; 0x2000
20002192:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002196:	f242 0200 	movw	r2, #8192	; 0x2000
2000219a:	f2ce 0204 	movt	r2, #57348	; 0xe004
2000219e:	6b12      	ldr	r2, [r2, #48]	; 0x30
200021a0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
200021a4:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
200021a6:	f04f 000d 	mov.w	r0, #13
200021aa:	f7ff ff61 	bl	20002070 <NVIC_ClearPendingIRQ>
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
200021ae:	f242 0300 	movw	r3, #8192	; 0x2000
200021b2:	f2ce 0304 	movt	r3, #57348	; 0xe004
200021b6:	f242 0200 	movw	r2, #8192	; 0x2000
200021ba:	f2ce 0204 	movt	r2, #57348	; 0xe004
200021be:	6b12      	ldr	r2, [r2, #48]	; 0x30
200021c0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
200021c4:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* De-assert reset bit. */
    this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
200021c6:	687b      	ldr	r3, [r7, #4]
200021c8:	681b      	ldr	r3, [r3, #0]
200021ca:	687a      	ldr	r2, [r7, #4]
200021cc:	6812      	ldr	r2, [r2, #0]
200021ce:	6812      	ldr	r2, [r2, #0]
200021d0:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
200021d4:	601a      	str	r2, [r3, #0]
}
200021d6:	f107 0710 	add.w	r7, r7, #16
200021da:	46bd      	mov	sp, r7
200021dc:	bd80      	pop	{r7, pc}
200021de:	bf00      	nop

200021e0 <recover_from_rx_overflow>:
 */
static void recover_from_rx_overflow
(
    mss_spi_instance_t * this_spi
)
{
200021e0:	b580      	push	{r7, lr}
200021e2:	b08a      	sub	sp, #40	; 0x28
200021e4:	af00      	add	r7, sp, #0
200021e6:	6078      	str	r0, [r7, #4]
    uint32_t slave_select;
    
    /*
     * Read current SPI hardware block configuration.
     */
    control_reg = this_spi->hw_reg->CONTROL;
200021e8:	687b      	ldr	r3, [r7, #4]
200021ea:	681b      	ldr	r3, [r3, #0]
200021ec:	681b      	ldr	r3, [r3, #0]
200021ee:	60fb      	str	r3, [r7, #12]
    clk_gen = this_spi->hw_reg->CLK_GEN;
200021f0:	687b      	ldr	r3, [r7, #4]
200021f2:	681b      	ldr	r3, [r3, #0]
200021f4:	699b      	ldr	r3, [r3, #24]
200021f6:	613b      	str	r3, [r7, #16]
    frame_size = this_spi->hw_reg->TXRXDF_SIZE;
200021f8:	687b      	ldr	r3, [r7, #4]
200021fa:	681b      	ldr	r3, [r3, #0]
200021fc:	685b      	ldr	r3, [r3, #4]
200021fe:	617b      	str	r3, [r7, #20]
    control2 = this_spi->hw_reg->CONTROL2;
20002200:	687b      	ldr	r3, [r7, #4]
20002202:	681b      	ldr	r3, [r3, #0]
20002204:	6a9b      	ldr	r3, [r3, #40]	; 0x28
20002206:	61bb      	str	r3, [r7, #24]
    packet_size = this_spi->hw_reg->PKTSIZE;
20002208:	687b      	ldr	r3, [r7, #4]
2000220a:	681b      	ldr	r3, [r3, #0]
2000220c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
2000220e:	61fb      	str	r3, [r7, #28]
    cmd_size = this_spi->hw_reg->CMDSIZE;
20002210:	687b      	ldr	r3, [r7, #4]
20002212:	681b      	ldr	r3, [r3, #0]
20002214:	6b5b      	ldr	r3, [r3, #52]	; 0x34
20002216:	623b      	str	r3, [r7, #32]
    slave_select = this_spi->hw_reg->SLAVE_SELECT;
20002218:	687b      	ldr	r3, [r7, #4]
2000221a:	681b      	ldr	r3, [r3, #0]
2000221c:	69db      	ldr	r3, [r3, #28]
2000221e:	627b      	str	r3, [r7, #36]	; 0x24
     
    /*
     * Reset the SPI hardware block.
     */
    if(this_spi == &g_mss_spi0)
20002220:	687a      	ldr	r2, [r7, #4]
20002222:	f24a 4320 	movw	r3, #42016	; 0xa420
20002226:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000222a:	429a      	cmp	r2, r3
2000222c:	d12e      	bne.n	2000228c <recover_from_rx_overflow+0xac>
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI0_BASE);
2000222e:	687a      	ldr	r2, [r7, #4]
20002230:	f241 0300 	movw	r3, #4096	; 0x1000
20002234:	f2c4 0300 	movt	r3, #16384	; 0x4000
20002238:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI0_IRQn;
2000223a:	687b      	ldr	r3, [r7, #4]
2000223c:	f04f 020c 	mov.w	r2, #12
20002240:	809a      	strh	r2, [r3, #4]

        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
20002242:	f242 0300 	movw	r3, #8192	; 0x2000
20002246:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000224a:	f242 0200 	movw	r2, #8192	; 0x2000
2000224e:	f2ce 0204 	movt	r2, #57348	; 0xe004
20002252:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002254:	f442 7200 	orr.w	r2, r2, #512	; 0x200
20002258:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
2000225a:	f04f 000c 	mov.w	r0, #12
2000225e:	f7ff ff07 	bl	20002070 <NVIC_ClearPendingIRQ>
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;
20002262:	f242 0300 	movw	r3, #8192	; 0x2000
20002266:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000226a:	f242 0200 	movw	r2, #8192	; 0x2000
2000226e:	f2ce 0204 	movt	r2, #57348	; 0xe004
20002272:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002274:	f422 7200 	bic.w	r2, r2, #512	; 0x200
20002278:	631a      	str	r2, [r3, #48]	; 0x30

        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
2000227a:	687b      	ldr	r3, [r7, #4]
2000227c:	681b      	ldr	r3, [r3, #0]
2000227e:	687a      	ldr	r2, [r7, #4]
20002280:	6812      	ldr	r2, [r2, #0]
20002282:	6812      	ldr	r2, [r2, #0]
20002284:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
20002288:	601a      	str	r2, [r3, #0]
2000228a:	e02d      	b.n	200022e8 <recover_from_rx_overflow+0x108>
    }
    else
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI1_BASE);
2000228c:	687a      	ldr	r2, [r7, #4]
2000228e:	f241 0300 	movw	r3, #4096	; 0x1000
20002292:	f2c4 0301 	movt	r3, #16385	; 0x4001
20002296:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI1_IRQn;
20002298:	687b      	ldr	r3, [r7, #4]
2000229a:	f04f 020d 	mov.w	r2, #13
2000229e:	809a      	strh	r2, [r3, #4]
        
        /* reset SPI1 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI1_SOFTRESET_MASK;
200022a0:	f242 0300 	movw	r3, #8192	; 0x2000
200022a4:	f2ce 0304 	movt	r3, #57348	; 0xe004
200022a8:	f242 0200 	movw	r2, #8192	; 0x2000
200022ac:	f2ce 0204 	movt	r2, #57348	; 0xe004
200022b0:	6b12      	ldr	r2, [r2, #48]	; 0x30
200022b2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
200022b6:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
200022b8:	f04f 000d 	mov.w	r0, #13
200022bc:	f7ff fed8 	bl	20002070 <NVIC_ClearPendingIRQ>
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
200022c0:	f242 0300 	movw	r3, #8192	; 0x2000
200022c4:	f2ce 0304 	movt	r3, #57348	; 0xe004
200022c8:	f242 0200 	movw	r2, #8192	; 0x2000
200022cc:	f2ce 0204 	movt	r2, #57348	; 0xe004
200022d0:	6b12      	ldr	r2, [r2, #48]	; 0x30
200022d2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
200022d6:	631a      	str	r2, [r3, #48]	; 0x30
        
        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
200022d8:	687b      	ldr	r3, [r7, #4]
200022da:	681b      	ldr	r3, [r3, #0]
200022dc:	687a      	ldr	r2, [r7, #4]
200022de:	6812      	ldr	r2, [r2, #0]
200022e0:	6812      	ldr	r2, [r2, #0]
200022e2:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
200022e6:	601a      	str	r2, [r3, #0]
    }
    
    /*
     * Restore SPI hardware block configuration.
     */
    control_reg &= ~(uint32_t)CTRL_ENABLE_MASK;
200022e8:	68fb      	ldr	r3, [r7, #12]
200022ea:	f023 0301 	bic.w	r3, r3, #1
200022ee:	60fb      	str	r3, [r7, #12]
    this_spi->hw_reg->CONTROL = control_reg;
200022f0:	687b      	ldr	r3, [r7, #4]
200022f2:	681b      	ldr	r3, [r3, #0]
200022f4:	68fa      	ldr	r2, [r7, #12]
200022f6:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CLK_GEN = clk_gen;
200022f8:	687b      	ldr	r3, [r7, #4]
200022fa:	681b      	ldr	r3, [r3, #0]
200022fc:	693a      	ldr	r2, [r7, #16]
200022fe:	619a      	str	r2, [r3, #24]
    this_spi->hw_reg->TXRXDF_SIZE = frame_size;
20002300:	687b      	ldr	r3, [r7, #4]
20002302:	681b      	ldr	r3, [r3, #0]
20002304:	697a      	ldr	r2, [r7, #20]
20002306:	605a      	str	r2, [r3, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
20002308:	687b      	ldr	r3, [r7, #4]
2000230a:	681b      	ldr	r3, [r3, #0]
2000230c:	687a      	ldr	r2, [r7, #4]
2000230e:	6812      	ldr	r2, [r2, #0]
20002310:	6812      	ldr	r2, [r2, #0]
20002312:	f042 0201 	orr.w	r2, r2, #1
20002316:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL2 = control2;
20002318:	687b      	ldr	r3, [r7, #4]
2000231a:	681b      	ldr	r3, [r3, #0]
2000231c:	69ba      	ldr	r2, [r7, #24]
2000231e:	629a      	str	r2, [r3, #40]	; 0x28
    this_spi->hw_reg->PKTSIZE = packet_size;
20002320:	687b      	ldr	r3, [r7, #4]
20002322:	681b      	ldr	r3, [r3, #0]
20002324:	69fa      	ldr	r2, [r7, #28]
20002326:	631a      	str	r2, [r3, #48]	; 0x30
    this_spi->hw_reg->CMDSIZE = cmd_size;
20002328:	687b      	ldr	r3, [r7, #4]
2000232a:	681b      	ldr	r3, [r3, #0]
2000232c:	6a3a      	ldr	r2, [r7, #32]
2000232e:	635a      	str	r2, [r3, #52]	; 0x34
    this_spi->hw_reg->SLAVE_SELECT = slave_select;
20002330:	687b      	ldr	r3, [r7, #4]
20002332:	681b      	ldr	r3, [r3, #0]
20002334:	6a7a      	ldr	r2, [r7, #36]	; 0x24
20002336:	61da      	str	r2, [r3, #28]
}
20002338:	f107 0728 	add.w	r7, r7, #40	; 0x28
2000233c:	46bd      	mov	sp, r7
2000233e:	bd80      	pop	{r7, pc}

20002340 <MSS_SPI_configure_master_mode>:
    mss_spi_slave_t         slave,
    mss_spi_protocol_mode_t protocol_mode,
    mss_spi_pclk_div_t      clk_rate,
    uint8_t                 frame_bit_length
)
{
20002340:	b580      	push	{r7, lr}
20002342:	b084      	sub	sp, #16
20002344:	af00      	add	r7, sp, #0
20002346:	60f8      	str	r0, [r7, #12]
20002348:	607a      	str	r2, [r7, #4]
2000234a:	460a      	mov	r2, r1
2000234c:	72fa      	strb	r2, [r7, #11]
2000234e:	70fb      	strb	r3, [r7, #3]
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20002350:	68fa      	ldr	r2, [r7, #12]
20002352:	f24a 4320 	movw	r3, #42016	; 0xa420
20002356:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000235a:	429a      	cmp	r2, r3
2000235c:	d007      	beq.n	2000236e <MSS_SPI_configure_master_mode+0x2e>
2000235e:	68fa      	ldr	r2, [r7, #12]
20002360:	f24a 339c 	movw	r3, #41884	; 0xa39c
20002364:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002368:	429a      	cmp	r2, r3
2000236a:	d000      	beq.n	2000236e <MSS_SPI_configure_master_mode+0x2e>
2000236c:	be00      	bkpt	0x0000
    ASSERT(slave < MSS_SPI_MAX_NB_OF_SLAVES);
2000236e:	7afb      	ldrb	r3, [r7, #11]
20002370:	2b07      	cmp	r3, #7
20002372:	d900      	bls.n	20002376 <MSS_SPI_configure_master_mode+0x36>
20002374:	be00      	bkpt	0x0000
    ASSERT(frame_bit_length <= MAX_FRAME_LENGTH);
20002376:	7e3b      	ldrb	r3, [r7, #24]
20002378:	2b20      	cmp	r3, #32
2000237a:	d900      	bls.n	2000237e <MSS_SPI_configure_master_mode+0x3e>
2000237c:	be00      	bkpt	0x0000
    
    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
2000237e:	68fb      	ldr	r3, [r7, #12]
20002380:	889b      	ldrh	r3, [r3, #4]
20002382:	b21b      	sxth	r3, r3
20002384:	4618      	mov	r0, r3
20002386:	f7ff fe55 	bl	20002034 <NVIC_DisableIRQ>

    /* Reset slave transfer mode to unknown to wipe slate clean */
    this_spi->slave_xfer_mode = MSS_SPI_SLAVE_XFER_NONE;
2000238a:	68fb      	ldr	r3, [r7, #12]
2000238c:	f04f 0200 	mov.w	r2, #0
20002390:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set the mode. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
20002394:	68fb      	ldr	r3, [r7, #12]
20002396:	681b      	ldr	r3, [r3, #0]
20002398:	68fa      	ldr	r2, [r7, #12]
2000239a:	6812      	ldr	r2, [r2, #0]
2000239c:	6812      	ldr	r2, [r2, #0]
2000239e:	f022 0201 	bic.w	r2, r2, #1
200023a2:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL |= CTRL_MASTER_MASK;
200023a4:	68fb      	ldr	r3, [r7, #12]
200023a6:	681b      	ldr	r3, [r3, #0]
200023a8:	68fa      	ldr	r2, [r7, #12]
200023aa:	6812      	ldr	r2, [r2, #0]
200023ac:	6812      	ldr	r2, [r2, #0]
200023ae:	f042 0202 	orr.w	r2, r2, #2
200023b2:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
200023b4:	68fb      	ldr	r3, [r7, #12]
200023b6:	681b      	ldr	r3, [r3, #0]
200023b8:	68fa      	ldr	r2, [r7, #12]
200023ba:	6812      	ldr	r2, [r2, #0]
200023bc:	6812      	ldr	r2, [r2, #0]
200023be:	f042 0201 	orr.w	r2, r2, #1
200023c2:	601a      	str	r2, [r3, #0]
    /*
     * Keep track of the required register configuration for this slave. These
     * values will be used by the MSS_SPI_set_slave_select() function to configure
     * the master to match the slave being selected.
     */
    if(slave < MSS_SPI_MAX_NB_OF_SLAVES)     
200023c4:	7afb      	ldrb	r3, [r7, #11]
200023c6:	2b07      	cmp	r3, #7
200023c8:	d83f      	bhi.n	2000244a <MSS_SPI_configure_master_mode+0x10a>
         *
         * We only do it for Motorola modes and if you need the slave selected
         * deselected between frames in modes 0 or 2 then remove SPS_MASK from
         * below.
         */
        if((MSS_SPI_MODE0 == protocol_mode) || (MSS_SPI_MODE1 == protocol_mode) ||
200023ca:	687b      	ldr	r3, [r7, #4]
200023cc:	2b00      	cmp	r3, #0
200023ce:	d00b      	beq.n	200023e8 <MSS_SPI_configure_master_mode+0xa8>
200023d0:	687b      	ldr	r3, [r7, #4]
200023d2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
200023d6:	d007      	beq.n	200023e8 <MSS_SPI_configure_master_mode+0xa8>
200023d8:	687b      	ldr	r3, [r7, #4]
200023da:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
200023de:	d003      	beq.n	200023e8 <MSS_SPI_configure_master_mode+0xa8>
200023e0:	687b      	ldr	r3, [r7, #4]
200023e2:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
200023e6:	d10f      	bne.n	20002408 <MSS_SPI_configure_master_mode+0xc8>
           (MSS_SPI_MODE2 == protocol_mode) || (MSS_SPI_MODE3 == protocol_mode))
        {
            this_spi->slaves_cfg[slave].ctrl_reg = MASTER_MODE_MASK | SPS_MASK |
200023e8:	7afa      	ldrb	r2, [r7, #11]
200023ea:	6879      	ldr	r1, [r7, #4]
200023ec:	f240 1302 	movw	r3, #258	; 0x102
200023f0:	f2c2 4300 	movt	r3, #9216	; 0x2400
200023f4:	ea41 0303 	orr.w	r3, r1, r3
200023f8:	68f9      	ldr	r1, [r7, #12]
200023fa:	f102 0206 	add.w	r2, r2, #6
200023fe:	ea4f 02c2 	mov.w	r2, r2, lsl #3
20002402:	440a      	add	r2, r1
20002404:	6053      	str	r3, [r2, #4]
         *
         * We only do it for Motorola modes and if you need the slave selected
         * deselected between frames in modes 0 or 2 then remove SPS_MASK from
         * below.
         */
        if((MSS_SPI_MODE0 == protocol_mode) || (MSS_SPI_MODE1 == protocol_mode) ||
20002406:	e00e      	b.n	20002426 <MSS_SPI_configure_master_mode+0xe6>
                                                   (uint32_t)protocol_mode | 
                                                   ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
        }
        else
        {
            this_spi->slaves_cfg[slave].ctrl_reg = MASTER_MODE_MASK |
20002408:	7afa      	ldrb	r2, [r7, #11]
2000240a:	6879      	ldr	r1, [r7, #4]
2000240c:	f240 1302 	movw	r3, #258	; 0x102
20002410:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002414:	ea41 0303 	orr.w	r3, r1, r3
20002418:	68f9      	ldr	r1, [r7, #12]
2000241a:	f102 0206 	add.w	r2, r2, #6
2000241e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
20002422:	440a      	add	r2, r1
20002424:	6053      	str	r3, [r2, #4]
                                                   BIGFIFO_MASK |
                                                   (uint32_t)protocol_mode | 
                                                   ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
        }
        
        this_spi->slaves_cfg[slave].txrxdf_size_reg = frame_bit_length;
20002426:	7afb      	ldrb	r3, [r7, #11]
20002428:	68fa      	ldr	r2, [r7, #12]
2000242a:	f103 0306 	add.w	r3, r3, #6
2000242e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20002432:	4413      	add	r3, r2
20002434:	7e3a      	ldrb	r2, [r7, #24]
20002436:	721a      	strb	r2, [r3, #8]
        this_spi->slaves_cfg[slave].clk_gen = (uint8_t)clk_rate;
20002438:	7afb      	ldrb	r3, [r7, #11]
2000243a:	68fa      	ldr	r2, [r7, #12]
2000243c:	f103 0306 	add.w	r3, r3, #6
20002440:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20002444:	4413      	add	r3, r2
20002446:	78fa      	ldrb	r2, [r7, #3]
20002448:	725a      	strb	r2, [r3, #9]
    }
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
2000244a:	68fb      	ldr	r3, [r7, #12]
2000244c:	889b      	ldrh	r3, [r3, #4]
2000244e:	b21b      	sxth	r3, r3
20002450:	4618      	mov	r0, r3
20002452:	f7ff fdd3 	bl	20001ffc <NVIC_EnableIRQ>
}
20002456:	f107 0710 	add.w	r7, r7, #16
2000245a:	46bd      	mov	sp, r7
2000245c:	bd80      	pop	{r7, pc}
2000245e:	bf00      	nop

20002460 <MSS_SPI_set_slave_select>:
void MSS_SPI_set_slave_select
(
    mss_spi_instance_t * this_spi,
    mss_spi_slave_t slave
)
{
20002460:	b580      	push	{r7, lr}
20002462:	b084      	sub	sp, #16
20002464:	af00      	add	r7, sp, #0
20002466:	6078      	str	r0, [r7, #4]
20002468:	460b      	mov	r3, r1
2000246a:	70fb      	strb	r3, [r7, #3]
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
2000246c:	687a      	ldr	r2, [r7, #4]
2000246e:	f24a 4320 	movw	r3, #42016	; 0xa420
20002472:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002476:	429a      	cmp	r2, r3
20002478:	d007      	beq.n	2000248a <MSS_SPI_set_slave_select+0x2a>
2000247a:	687a      	ldr	r2, [r7, #4]
2000247c:	f24a 339c 	movw	r3, #41884	; 0xa39c
20002480:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002484:	429a      	cmp	r2, r3
20002486:	d000      	beq.n	2000248a <MSS_SPI_set_slave_select+0x2a>
20002488:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
2000248a:	687b      	ldr	r3, [r7, #4]
2000248c:	681b      	ldr	r3, [r3, #0]
2000248e:	681b      	ldr	r3, [r3, #0]
20002490:	f003 0302 	and.w	r3, r3, #2
20002494:	2b00      	cmp	r3, #0
20002496:	d100      	bne.n	2000249a <MSS_SPI_set_slave_select+0x3a>
20002498:	be00      	bkpt	0x0000
    
    ASSERT(this_spi->slaves_cfg[slave].ctrl_reg != NOT_CONFIGURED);
2000249a:	78fb      	ldrb	r3, [r7, #3]
2000249c:	687a      	ldr	r2, [r7, #4]
2000249e:	f103 0306 	add.w	r3, r3, #6
200024a2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
200024a6:	4413      	add	r3, r2
200024a8:	685b      	ldr	r3, [r3, #4]
200024aa:	f1b3 3fff 	cmp.w	r3, #4294967295
200024ae:	d100      	bne.n	200024b2 <MSS_SPI_set_slave_select+0x52>
200024b0:	be00      	bkpt	0x0000

    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
200024b2:	687b      	ldr	r3, [r7, #4]
200024b4:	889b      	ldrh	r3, [r3, #4]
200024b6:	b21b      	sxth	r3, r3
200024b8:	4618      	mov	r0, r3
200024ba:	f7ff fdbb 	bl	20002034 <NVIC_DisableIRQ>

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
200024be:	687b      	ldr	r3, [r7, #4]
200024c0:	681b      	ldr	r3, [r3, #0]
200024c2:	689b      	ldr	r3, [r3, #8]
200024c4:	f003 0304 	and.w	r3, r3, #4
200024c8:	60fb      	str	r3, [r7, #12]
    if(rx_overflow)
200024ca:	68fb      	ldr	r3, [r7, #12]
200024cc:	2b00      	cmp	r3, #0
200024ce:	d002      	beq.n	200024d6 <MSS_SPI_set_slave_select+0x76>
    {
         recover_from_rx_overflow(this_spi);
200024d0:	6878      	ldr	r0, [r7, #4]
200024d2:	f7ff fe85 	bl	200021e0 <recover_from_rx_overflow>
    }
    
    /* Set the clock rate. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
200024d6:	687b      	ldr	r3, [r7, #4]
200024d8:	681b      	ldr	r3, [r3, #0]
200024da:	687a      	ldr	r2, [r7, #4]
200024dc:	6812      	ldr	r2, [r2, #0]
200024de:	6812      	ldr	r2, [r2, #0]
200024e0:	f022 0201 	bic.w	r2, r2, #1
200024e4:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL = this_spi->slaves_cfg[slave].ctrl_reg;
200024e6:	687b      	ldr	r3, [r7, #4]
200024e8:	681a      	ldr	r2, [r3, #0]
200024ea:	78fb      	ldrb	r3, [r7, #3]
200024ec:	6879      	ldr	r1, [r7, #4]
200024ee:	f103 0306 	add.w	r3, r3, #6
200024f2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
200024f6:	440b      	add	r3, r1
200024f8:	685b      	ldr	r3, [r3, #4]
200024fa:	6013      	str	r3, [r2, #0]
    this_spi->hw_reg->CLK_GEN = this_spi->slaves_cfg[slave].clk_gen;
200024fc:	687b      	ldr	r3, [r7, #4]
200024fe:	681a      	ldr	r2, [r3, #0]
20002500:	78fb      	ldrb	r3, [r7, #3]
20002502:	6879      	ldr	r1, [r7, #4]
20002504:	f103 0306 	add.w	r3, r3, #6
20002508:	ea4f 03c3 	mov.w	r3, r3, lsl #3
2000250c:	440b      	add	r3, r1
2000250e:	7a5b      	ldrb	r3, [r3, #9]
20002510:	6193      	str	r3, [r2, #24]
    this_spi->hw_reg->TXRXDF_SIZE = this_spi->slaves_cfg[slave].txrxdf_size_reg;
20002512:	687b      	ldr	r3, [r7, #4]
20002514:	681a      	ldr	r2, [r3, #0]
20002516:	78fb      	ldrb	r3, [r7, #3]
20002518:	6879      	ldr	r1, [r7, #4]
2000251a:	f103 0306 	add.w	r3, r3, #6
2000251e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20002522:	440b      	add	r3, r1
20002524:	7a1b      	ldrb	r3, [r3, #8]
20002526:	6053      	str	r3, [r2, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
20002528:	687b      	ldr	r3, [r7, #4]
2000252a:	681b      	ldr	r3, [r3, #0]
2000252c:	687a      	ldr	r2, [r7, #4]
2000252e:	6812      	ldr	r2, [r2, #0]
20002530:	6812      	ldr	r2, [r2, #0]
20002532:	f042 0201 	orr.w	r2, r2, #1
20002536:	601a      	str	r2, [r3, #0]
    
    /* Set slave select */
    this_spi->hw_reg->SLAVE_SELECT |= ((uint32_t)1 << (uint32_t)slave);
20002538:	687b      	ldr	r3, [r7, #4]
2000253a:	681b      	ldr	r3, [r3, #0]
2000253c:	687a      	ldr	r2, [r7, #4]
2000253e:	6812      	ldr	r2, [r2, #0]
20002540:	69d1      	ldr	r1, [r2, #28]
20002542:	78fa      	ldrb	r2, [r7, #3]
20002544:	f04f 0001 	mov.w	r0, #1
20002548:	fa00 f202 	lsl.w	r2, r0, r2
2000254c:	ea41 0202 	orr.w	r2, r1, r2
20002550:	61da      	str	r2, [r3, #28]
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
20002552:	687b      	ldr	r3, [r7, #4]
20002554:	889b      	ldrh	r3, [r3, #4]
20002556:	b21b      	sxth	r3, r3
20002558:	4618      	mov	r0, r3
2000255a:	f7ff fd4f 	bl	20001ffc <NVIC_EnableIRQ>
}
2000255e:	f107 0710 	add.w	r7, r7, #16
20002562:	46bd      	mov	sp, r7
20002564:	bd80      	pop	{r7, pc}
20002566:	bf00      	nop

20002568 <MSS_SPI_clear_slave_select>:
void MSS_SPI_clear_slave_select
(
    mss_spi_instance_t * this_spi,
    mss_spi_slave_t slave
)
{
20002568:	b580      	push	{r7, lr}
2000256a:	b084      	sub	sp, #16
2000256c:	af00      	add	r7, sp, #0
2000256e:	6078      	str	r0, [r7, #4]
20002570:	460b      	mov	r3, r1
20002572:	70fb      	strb	r3, [r7, #3]
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20002574:	687a      	ldr	r2, [r7, #4]
20002576:	f24a 4320 	movw	r3, #42016	; 0xa420
2000257a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000257e:	429a      	cmp	r2, r3
20002580:	d007      	beq.n	20002592 <MSS_SPI_clear_slave_select+0x2a>
20002582:	687a      	ldr	r2, [r7, #4]
20002584:	f24a 339c 	movw	r3, #41884	; 0xa39c
20002588:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000258c:	429a      	cmp	r2, r3
2000258e:	d000      	beq.n	20002592 <MSS_SPI_clear_slave_select+0x2a>
20002590:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
20002592:	687b      	ldr	r3, [r7, #4]
20002594:	681b      	ldr	r3, [r3, #0]
20002596:	681b      	ldr	r3, [r3, #0]
20002598:	f003 0302 	and.w	r3, r3, #2
2000259c:	2b00      	cmp	r3, #0
2000259e:	d100      	bne.n	200025a2 <MSS_SPI_clear_slave_select+0x3a>
200025a0:	be00      	bkpt	0x0000

    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
200025a2:	687b      	ldr	r3, [r7, #4]
200025a4:	889b      	ldrh	r3, [r3, #4]
200025a6:	b21b      	sxth	r3, r3
200025a8:	4618      	mov	r0, r3
200025aa:	f7ff fd43 	bl	20002034 <NVIC_DisableIRQ>

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
200025ae:	687b      	ldr	r3, [r7, #4]
200025b0:	681b      	ldr	r3, [r3, #0]
200025b2:	689b      	ldr	r3, [r3, #8]
200025b4:	f003 0304 	and.w	r3, r3, #4
200025b8:	60fb      	str	r3, [r7, #12]
    if(rx_overflow)
200025ba:	68fb      	ldr	r3, [r7, #12]
200025bc:	2b00      	cmp	r3, #0
200025be:	d002      	beq.n	200025c6 <MSS_SPI_clear_slave_select+0x5e>
    {
         recover_from_rx_overflow(this_spi);
200025c0:	6878      	ldr	r0, [r7, #4]
200025c2:	f7ff fe0d 	bl	200021e0 <recover_from_rx_overflow>
    }
    
    this_spi->hw_reg->SLAVE_SELECT &= ~((uint32_t)1 << (uint32_t)slave);
200025c6:	687b      	ldr	r3, [r7, #4]
200025c8:	681b      	ldr	r3, [r3, #0]
200025ca:	687a      	ldr	r2, [r7, #4]
200025cc:	6812      	ldr	r2, [r2, #0]
200025ce:	69d1      	ldr	r1, [r2, #28]
200025d0:	78fa      	ldrb	r2, [r7, #3]
200025d2:	f04f 0001 	mov.w	r0, #1
200025d6:	fa00 f202 	lsl.w	r2, r0, r2
200025da:	ea6f 0202 	mvn.w	r2, r2
200025de:	ea01 0202 	and.w	r2, r1, r2
200025e2:	61da      	str	r2, [r3, #28]
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
200025e4:	687b      	ldr	r3, [r7, #4]
200025e6:	889b      	ldrh	r3, [r3, #4]
200025e8:	b21b      	sxth	r3, r3
200025ea:	4618      	mov	r0, r3
200025ec:	f7ff fd06 	bl	20001ffc <NVIC_EnableIRQ>
}
200025f0:	f107 0710 	add.w	r7, r7, #16
200025f4:	46bd      	mov	sp, r7
200025f6:	bd80      	pop	{r7, pc}

200025f8 <MSS_SPI_transfer_frame>:
uint32_t MSS_SPI_transfer_frame
(
    mss_spi_instance_t * this_spi,
    uint32_t tx_bits
)
{
200025f8:	b480      	push	{r7}
200025fa:	b087      	sub	sp, #28
200025fc:	af00      	add	r7, sp, #0
200025fe:	6078      	str	r0, [r7, #4]
20002600:	6039      	str	r1, [r7, #0]
    volatile uint32_t dummy;
    uint32_t rx_fifo_empty;
    uint32_t rx_ready;
    uint32_t tx_done;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20002602:	687a      	ldr	r2, [r7, #4]
20002604:	f24a 4320 	movw	r3, #42016	; 0xa420
20002608:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000260c:	429a      	cmp	r2, r3
2000260e:	d007      	beq.n	20002620 <MSS_SPI_transfer_frame+0x28>
20002610:	687a      	ldr	r2, [r7, #4]
20002612:	f24a 339c 	movw	r3, #41884	; 0xa39c
20002616:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000261a:	429a      	cmp	r2, r3
2000261c:	d000      	beq.n	20002620 <MSS_SPI_transfer_frame+0x28>
2000261e:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
20002620:	687b      	ldr	r3, [r7, #4]
20002622:	681b      	ldr	r3, [r3, #0]
20002624:	681b      	ldr	r3, [r3, #0]
20002626:	f003 0302 	and.w	r3, r3, #2
2000262a:	2b00      	cmp	r3, #0
2000262c:	d100      	bne.n	20002630 <MSS_SPI_transfer_frame+0x38>
2000262e:	be00      	bkpt	0x0000
    
    /* Ensure single frame transfer selected so interrupts work correctly */
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK)
20002630:	687b      	ldr	r3, [r7, #4]
20002632:	681a      	ldr	r2, [r3, #0]
20002634:	687b      	ldr	r3, [r7, #4]
20002636:	681b      	ldr	r3, [r3, #0]
20002638:	6819      	ldr	r1, [r3, #0]
2000263a:	f240 03ff 	movw	r3, #255	; 0xff
2000263e:	f6cf 7300 	movt	r3, #65280	; 0xff00
20002642:	ea01 0303 	and.w	r3, r1, r3
20002646:	f443 7380 	orr.w	r3, r3, #256	; 0x100
2000264a:	6013      	str	r3, [r2, #0]
                                | ((uint32_t)1u << TXRXDFCOUNT_SHIFT);

    /* Flush the Tx and Rx FIFOs. Please note this does not have any effect on A2F200. */
    this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
2000264c:	687b      	ldr	r3, [r7, #4]
2000264e:	681b      	ldr	r3, [r3, #0]
20002650:	687a      	ldr	r2, [r7, #4]
20002652:	6812      	ldr	r2, [r2, #0]
20002654:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
20002656:	f042 020c 	orr.w	r2, r2, #12
2000265a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Flush Rx FIFO in case we are executing on A2F200. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
2000265c:	687b      	ldr	r3, [r7, #4]
2000265e:	681b      	ldr	r3, [r3, #0]
20002660:	689b      	ldr	r3, [r3, #8]
20002662:	f003 0340 	and.w	r3, r3, #64	; 0x40
20002666:	60fb      	str	r3, [r7, #12]
    while(0u == rx_fifo_empty)
20002668:	e00b      	b.n	20002682 <MSS_SPI_transfer_frame+0x8a>
    {
        dummy = this_spi->hw_reg->RX_DATA;
2000266a:	687b      	ldr	r3, [r7, #4]
2000266c:	681b      	ldr	r3, [r3, #0]
2000266e:	691b      	ldr	r3, [r3, #16]
20002670:	60bb      	str	r3, [r7, #8]
        dummy = dummy;  /* Prevent Lint warning. */
20002672:	68bb      	ldr	r3, [r7, #8]
20002674:	60bb      	str	r3, [r7, #8]
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
20002676:	687b      	ldr	r3, [r7, #4]
20002678:	681b      	ldr	r3, [r3, #0]
2000267a:	689b      	ldr	r3, [r3, #8]
2000267c:	f003 0340 	and.w	r3, r3, #64	; 0x40
20002680:	60fb      	str	r3, [r7, #12]
    /* Flush the Tx and Rx FIFOs. Please note this does not have any effect on A2F200. */
    this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
    
    /* Flush Rx FIFO in case we are executing on A2F200. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    while(0u == rx_fifo_empty)
20002682:	68fb      	ldr	r3, [r7, #12]
20002684:	2b00      	cmp	r3, #0
20002686:	d0f0      	beq.n	2000266a <MSS_SPI_transfer_frame+0x72>
        dummy = dummy;  /* Prevent Lint warning. */
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    }
    
    /* Send frame. */
    this_spi->hw_reg->TX_DATA = tx_bits;
20002688:	687b      	ldr	r3, [r7, #4]
2000268a:	681b      	ldr	r3, [r3, #0]
2000268c:	683a      	ldr	r2, [r7, #0]
2000268e:	615a      	str	r2, [r3, #20]
    
    /* Wait for frame Tx to complete. */
    tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
20002690:	687b      	ldr	r3, [r7, #4]
20002692:	681b      	ldr	r3, [r3, #0]
20002694:	689b      	ldr	r3, [r3, #8]
20002696:	f003 0301 	and.w	r3, r3, #1
2000269a:	617b      	str	r3, [r7, #20]
    while(0u == tx_done)
2000269c:	e005      	b.n	200026aa <MSS_SPI_transfer_frame+0xb2>
    {
        tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
2000269e:	687b      	ldr	r3, [r7, #4]
200026a0:	681b      	ldr	r3, [r3, #0]
200026a2:	689b      	ldr	r3, [r3, #8]
200026a4:	f003 0301 	and.w	r3, r3, #1
200026a8:	617b      	str	r3, [r7, #20]
    /* Send frame. */
    this_spi->hw_reg->TX_DATA = tx_bits;
    
    /* Wait for frame Tx to complete. */
    tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
    while(0u == tx_done)
200026aa:	697b      	ldr	r3, [r7, #20]
200026ac:	2b00      	cmp	r3, #0
200026ae:	d0f6      	beq.n	2000269e <MSS_SPI_transfer_frame+0xa6>
        tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
    }
    
    /* Read received frame. */
    /* Wait for Rx complete. */
    rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
200026b0:	687b      	ldr	r3, [r7, #4]
200026b2:	681b      	ldr	r3, [r3, #0]
200026b4:	689b      	ldr	r3, [r3, #8]
200026b6:	f003 0302 	and.w	r3, r3, #2
200026ba:	613b      	str	r3, [r7, #16]
    while(0u == rx_ready)
200026bc:	e005      	b.n	200026ca <MSS_SPI_transfer_frame+0xd2>
    {
        rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
200026be:	687b      	ldr	r3, [r7, #4]
200026c0:	681b      	ldr	r3, [r3, #0]
200026c2:	689b      	ldr	r3, [r3, #8]
200026c4:	f003 0302 	and.w	r3, r3, #2
200026c8:	613b      	str	r3, [r7, #16]
    }
    
    /* Read received frame. */
    /* Wait for Rx complete. */
    rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
    while(0u == rx_ready)
200026ca:	693b      	ldr	r3, [r7, #16]
200026cc:	2b00      	cmp	r3, #0
200026ce:	d0f6      	beq.n	200026be <MSS_SPI_transfer_frame+0xc6>
    {
        rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
    }
    /* Return Rx data. */
    return( this_spi->hw_reg->RX_DATA );
200026d0:	687b      	ldr	r3, [r7, #4]
200026d2:	681b      	ldr	r3, [r3, #0]
200026d4:	691b      	ldr	r3, [r3, #16]
}
200026d6:	4618      	mov	r0, r3
200026d8:	f107 071c 	add.w	r7, r7, #28
200026dc:	46bd      	mov	sp, r7
200026de:	bc80      	pop	{r7}
200026e0:	4770      	bx	lr
200026e2:	bf00      	nop

200026e4 <fill_slave_tx_fifo>:
 */
static void fill_slave_tx_fifo
(
    mss_spi_instance_t * this_spi
)
{
200026e4:	b480      	push	{r7}
200026e6:	b085      	sub	sp, #20
200026e8:	af00      	add	r7, sp, #0
200026ea:	6078      	str	r0, [r7, #4]
    uint32_t guard = 0u;
200026ec:	f04f 0300 	mov.w	r3, #0
200026f0:	60fb      	str	r3, [r7, #12]

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
200026f2:	e00e      	b.n	20002712 <fill_slave_tx_fifo+0x2e>
          (this_spi->slave_tx_idx < this_spi->slave_tx_size))
    {
        /* Sending from primary slave transmit buffer */
        this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
200026f4:	687b      	ldr	r3, [r7, #4]
200026f6:	681b      	ldr	r3, [r3, #0]
200026f8:	687a      	ldr	r2, [r7, #4]
200026fa:	6891      	ldr	r1, [r2, #8]
200026fc:	687a      	ldr	r2, [r7, #4]
200026fe:	6912      	ldr	r2, [r2, #16]
20002700:	440a      	add	r2, r1
20002702:	7812      	ldrb	r2, [r2, #0]
20002704:	615a      	str	r2, [r3, #20]
        ++this_spi->slave_tx_idx;
20002706:	687b      	ldr	r3, [r7, #4]
20002708:	691b      	ldr	r3, [r3, #16]
2000270a:	f103 0201 	add.w	r2, r3, #1
2000270e:	687b      	ldr	r3, [r7, #4]
20002710:	611a      	str	r2, [r3, #16]
    mss_spi_instance_t * this_spi
)
{
    uint32_t guard = 0u;

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20002712:	687b      	ldr	r3, [r7, #4]
20002714:	681b      	ldr	r3, [r3, #0]
20002716:	689b      	ldr	r3, [r3, #8]
20002718:	f403 7380 	and.w	r3, r3, #256	; 0x100
2000271c:	2b00      	cmp	r3, #0
2000271e:	d105      	bne.n	2000272c <fill_slave_tx_fifo+0x48>
          (this_spi->slave_tx_idx < this_spi->slave_tx_size))
20002720:	687b      	ldr	r3, [r7, #4]
20002722:	691a      	ldr	r2, [r3, #16]
20002724:	687b      	ldr	r3, [r7, #4]
20002726:	68db      	ldr	r3, [r3, #12]
    mss_spi_instance_t * this_spi
)
{
    uint32_t guard = 0u;

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20002728:	429a      	cmp	r2, r3
2000272a:	d3e3      	bcc.n	200026f4 <fill_slave_tx_fifo+0x10>
        /* Sending from primary slave transmit buffer */
        this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
2000272c:	687b      	ldr	r3, [r7, #4]
2000272e:	691a      	ldr	r2, [r3, #16]
20002730:	687b      	ldr	r3, [r7, #4]
20002732:	68db      	ldr	r3, [r3, #12]
20002734:	429a      	cmp	r2, r3
20002736:	d31c      	bcc.n	20002772 <fill_slave_tx_fifo+0x8e>
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20002738:	e00e      	b.n	20002758 <fill_slave_tx_fifo+0x74>
              (this_spi->resp_buff_tx_idx < this_spi->resp_buff_size))
        {
            /* Sending from command response buffer */
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
2000273a:	687b      	ldr	r3, [r7, #4]
2000273c:	681b      	ldr	r3, [r3, #0]
2000273e:	687a      	ldr	r2, [r7, #4]
20002740:	6951      	ldr	r1, [r2, #20]
20002742:	687a      	ldr	r2, [r7, #4]
20002744:	69d2      	ldr	r2, [r2, #28]
20002746:	440a      	add	r2, r1
20002748:	7812      	ldrb	r2, [r2, #0]
2000274a:	615a      	str	r2, [r3, #20]
            ++this_spi->resp_buff_tx_idx;
2000274c:	687b      	ldr	r3, [r7, #4]
2000274e:	69db      	ldr	r3, [r3, #28]
20002750:	f103 0201 	add.w	r2, r3, #1
20002754:	687b      	ldr	r3, [r7, #4]
20002756:	61da      	str	r2, [r3, #28]
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20002758:	687b      	ldr	r3, [r7, #4]
2000275a:	681b      	ldr	r3, [r3, #0]
2000275c:	689b      	ldr	r3, [r3, #8]
2000275e:	f403 7380 	and.w	r3, r3, #256	; 0x100
20002762:	2b00      	cmp	r3, #0
20002764:	d105      	bne.n	20002772 <fill_slave_tx_fifo+0x8e>
              (this_spi->resp_buff_tx_idx < this_spi->resp_buff_size))
20002766:	687b      	ldr	r3, [r7, #4]
20002768:	69da      	ldr	r2, [r3, #28]
2000276a:	687b      	ldr	r3, [r7, #4]
2000276c:	699b      	ldr	r3, [r3, #24]
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
2000276e:	429a      	cmp	r2, r3
20002770:	d3e3      	bcc.n	2000273a <fill_slave_tx_fifo+0x56>
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
            ++this_spi->resp_buff_tx_idx;
        }
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
20002772:	687b      	ldr	r3, [r7, #4]
20002774:	6a5b      	ldr	r3, [r3, #36]	; 0x24
20002776:	2b00      	cmp	r3, #0
20002778:	d01f      	beq.n	200027ba <fill_slave_tx_fifo+0xd6>
2000277a:	687b      	ldr	r3, [r7, #4]
2000277c:	691a      	ldr	r2, [r3, #16]
2000277e:	687b      	ldr	r3, [r7, #4]
20002780:	68db      	ldr	r3, [r3, #12]
20002782:	429a      	cmp	r2, r3
20002784:	d319      	bcc.n	200027ba <fill_slave_tx_fifo+0xd6>
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
20002786:	687b      	ldr	r3, [r7, #4]
20002788:	69da      	ldr	r2, [r3, #28]
2000278a:	687b      	ldr	r3, [r7, #4]
2000278c:	699b      	ldr	r3, [r3, #24]
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
            ++this_spi->resp_buff_tx_idx;
        }
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
2000278e:	429a      	cmp	r2, r3
20002790:	d313      	bcc.n	200027ba <fill_slave_tx_fifo+0xd6>
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20002792:	e008      	b.n	200027a6 <fill_slave_tx_fifo+0xc2>
              (guard < BIG_FIFO_SIZE))
        {
            /* Nothing left so pad with 0s for consistency */
            this_spi->hw_reg->TX_DATA = 0x00u;
20002794:	687b      	ldr	r3, [r7, #4]
20002796:	681b      	ldr	r3, [r3, #0]
20002798:	f04f 0200 	mov.w	r2, #0
2000279c:	615a      	str	r2, [r3, #20]
             * We use the guard count to cover the unlikely event that we are
             * never seeing the TX FIFO full because the data is being pulled
             * out as fast as we can stuff it in. In this event we never spend
             * more than a full FIFOs worth of time spinning here.
             */
            guard++;
2000279e:	68fb      	ldr	r3, [r7, #12]
200027a0:	f103 0301 	add.w	r3, r3, #1
200027a4:	60fb      	str	r3, [r7, #12]
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
200027a6:	687b      	ldr	r3, [r7, #4]
200027a8:	681b      	ldr	r3, [r3, #0]
200027aa:	689b      	ldr	r3, [r3, #8]
200027ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
200027b0:	2b00      	cmp	r3, #0
200027b2:	d102      	bne.n	200027ba <fill_slave_tx_fifo+0xd6>
200027b4:	68fb      	ldr	r3, [r7, #12]
200027b6:	2b1f      	cmp	r3, #31
200027b8:	d9ec      	bls.n	20002794 <fill_slave_tx_fifo+0xb0>
             */
            guard++;
        }
    }

}
200027ba:	f107 0714 	add.w	r7, r7, #20
200027be:	46bd      	mov	sp, r7
200027c0:	bc80      	pop	{r7}
200027c2:	4770      	bx	lr

200027c4 <read_slave_rx_fifo>:
 */
static void read_slave_rx_fifo
(
    mss_spi_instance_t * this_spi
)
{
200027c4:	b580      	push	{r7, lr}
200027c6:	b084      	sub	sp, #16
200027c8:	af00      	add	r7, sp, #0
200027ca:	6078      	str	r0, [r7, #4]
    volatile uint32_t rx_frame;
    
    if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
200027cc:	687b      	ldr	r3, [r7, #4]
200027ce:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
200027d2:	2b02      	cmp	r3, #2
200027d4:	d115      	bne.n	20002802 <read_slave_rx_fifo+0x3e>
    {
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
200027d6:	e00c      	b.n	200027f2 <read_slave_rx_fifo+0x2e>
        {
            /* Single frame handling mode. */
            rx_frame = this_spi->hw_reg->RX_DATA;
200027d8:	687b      	ldr	r3, [r7, #4]
200027da:	681b      	ldr	r3, [r3, #0]
200027dc:	691b      	ldr	r3, [r3, #16]
200027de:	60fb      	str	r3, [r7, #12]
            if(0u != this_spi->frame_rx_handler)
200027e0:	687b      	ldr	r3, [r7, #4]
200027e2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
200027e4:	2b00      	cmp	r3, #0
200027e6:	d004      	beq.n	200027f2 <read_slave_rx_fifo+0x2e>
            {
                this_spi->frame_rx_handler( rx_frame );
200027e8:	687b      	ldr	r3, [r7, #4]
200027ea:	6f5b      	ldr	r3, [r3, #116]	; 0x74
200027ec:	68fa      	ldr	r2, [r7, #12]
200027ee:	4610      	mov	r0, r2
200027f0:	4798      	blx	r3
{
    volatile uint32_t rx_frame;
    
    if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
    {
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
200027f2:	687b      	ldr	r3, [r7, #4]
200027f4:	681b      	ldr	r3, [r3, #0]
200027f6:	689b      	ldr	r3, [r3, #8]
200027f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
200027fc:	2b00      	cmp	r3, #0
200027fe:	d0eb      	beq.n	200027d8 <read_slave_rx_fifo+0x14>
20002800:	e032      	b.n	20002868 <read_slave_rx_fifo+0xa4>
            {
                this_spi->frame_rx_handler( rx_frame );
            }
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
20002802:	687b      	ldr	r3, [r7, #4]
20002804:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20002808:	2b01      	cmp	r3, #1
2000280a:	d125      	bne.n	20002858 <read_slave_rx_fifo+0x94>
    {
        /* Block handling mode. */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
2000280c:	e017      	b.n	2000283e <read_slave_rx_fifo+0x7a>
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
2000280e:	687b      	ldr	r3, [r7, #4]
20002810:	681b      	ldr	r3, [r3, #0]
20002812:	691b      	ldr	r3, [r3, #16]
20002814:	60fb      	str	r3, [r7, #12]
            if(this_spi->slave_rx_idx < this_spi->slave_rx_size)
20002816:	687b      	ldr	r3, [r7, #4]
20002818:	6b1a      	ldr	r2, [r3, #48]	; 0x30
2000281a:	687b      	ldr	r3, [r7, #4]
2000281c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
2000281e:	429a      	cmp	r2, r3
20002820:	d207      	bcs.n	20002832 <read_slave_rx_fifo+0x6e>
            {
                this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
20002822:	687b      	ldr	r3, [r7, #4]
20002824:	6a9a      	ldr	r2, [r3, #40]	; 0x28
20002826:	687b      	ldr	r3, [r7, #4]
20002828:	6b1b      	ldr	r3, [r3, #48]	; 0x30
2000282a:	4413      	add	r3, r2
2000282c:	68fa      	ldr	r2, [r7, #12]
2000282e:	b2d2      	uxtb	r2, r2
20002830:	701a      	strb	r2, [r3, #0]
            }

            ++this_spi->slave_rx_idx;
20002832:	687b      	ldr	r3, [r7, #4]
20002834:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20002836:	f103 0201 	add.w	r2, r3, #1
2000283a:	687b      	ldr	r3, [r7, #4]
2000283c:	631a      	str	r2, [r3, #48]	; 0x30
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
    {
        /* Block handling mode. */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
2000283e:	687b      	ldr	r3, [r7, #4]
20002840:	681b      	ldr	r3, [r3, #0]
20002842:	689b      	ldr	r3, [r3, #8]
20002844:	f003 0340 	and.w	r3, r3, #64	; 0x40
20002848:	2b00      	cmp	r3, #0
2000284a:	d0e0      	beq.n	2000280e <read_slave_rx_fifo+0x4a>
2000284c:	e00c      	b.n	20002868 <read_slave_rx_fifo+0xa4>
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
2000284e:	687b      	ldr	r3, [r7, #4]
20002850:	681b      	ldr	r3, [r3, #0]
20002852:	691b      	ldr	r3, [r3, #16]
20002854:	60fb      	str	r3, [r7, #12]
20002856:	e000      	b.n	2000285a <read_slave_rx_fifo+0x96>
        }
    }
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20002858:	bf00      	nop
2000285a:	687b      	ldr	r3, [r7, #4]
2000285c:	681b      	ldr	r3, [r3, #0]
2000285e:	689b      	ldr	r3, [r3, #8]
20002860:	f003 0340 	and.w	r3, r3, #64	; 0x40
20002864:	2b00      	cmp	r3, #0
20002866:	d0f2      	beq.n	2000284e <read_slave_rx_fifo+0x8a>
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
        }
    }
}
20002868:	f107 0710 	add.w	r7, r7, #16
2000286c:	46bd      	mov	sp, r7
2000286e:	bd80      	pop	{r7, pc}

20002870 <mss_spi_isr>:
 */
static void mss_spi_isr
(
    mss_spi_instance_t * this_spi
)
{    
20002870:	b580      	push	{r7, lr}
20002872:	b086      	sub	sp, #24
20002874:	af00      	add	r7, sp, #0
20002876:	6078      	str	r0, [r7, #4]
    volatile uint32_t rx_frame;
    __I  uint32_t *this_mis = &this_spi->hw_reg->MIS;
20002878:	687b      	ldr	r3, [r7, #4]
2000287a:	681b      	ldr	r3, [r3, #0]
2000287c:	f103 0320 	add.w	r3, r3, #32
20002880:	613b      	str	r3, [r7, #16]

    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20002882:	687a      	ldr	r2, [r7, #4]
20002884:	f24a 4320 	movw	r3, #42016	; 0xa420
20002888:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000288c:	429a      	cmp	r2, r3
2000288e:	d007      	beq.n	200028a0 <mss_spi_isr+0x30>
20002890:	687a      	ldr	r2, [r7, #4]
20002892:	f24a 339c 	movw	r3, #41884	; 0xa39c
20002896:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000289a:	429a      	cmp	r2, r3
2000289c:	d000      	beq.n	200028a0 <mss_spi_isr+0x30>
2000289e:	be00      	bkpt	0x0000
  
    if(0u != (*this_mis & RXDONE_IRQ_MASK))
200028a0:	693b      	ldr	r3, [r7, #16]
200028a2:	681b      	ldr	r3, [r3, #0]
200028a4:	f003 0302 	and.w	r3, r3, #2
200028a8:	2b00      	cmp	r3, #0
200028aa:	d052      	beq.n	20002952 <mss_spi_isr+0xe2>
    {
        if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
200028ac:	687b      	ldr	r3, [r7, #4]
200028ae:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
200028b2:	2b02      	cmp	r3, #2
200028b4:	d115      	bne.n	200028e2 <mss_spi_isr+0x72>
        {
            /* Single frame handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
200028b6:	e00c      	b.n	200028d2 <mss_spi_isr+0x62>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
200028b8:	687b      	ldr	r3, [r7, #4]
200028ba:	681b      	ldr	r3, [r3, #0]
200028bc:	691b      	ldr	r3, [r3, #16]
200028be:	60fb      	str	r3, [r7, #12]
                if(0u != this_spi->frame_rx_handler)
200028c0:	687b      	ldr	r3, [r7, #4]
200028c2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
200028c4:	2b00      	cmp	r3, #0
200028c6:	d004      	beq.n	200028d2 <mss_spi_isr+0x62>
                {
                    this_spi->frame_rx_handler( rx_frame );
200028c8:	687b      	ldr	r3, [r7, #4]
200028ca:	6f5b      	ldr	r3, [r3, #116]	; 0x74
200028cc:	68fa      	ldr	r2, [r7, #12]
200028ce:	4610      	mov	r0, r2
200028d0:	4798      	blx	r3
    if(0u != (*this_mis & RXDONE_IRQ_MASK))
    {
        if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
        {
            /* Single frame handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
200028d2:	687b      	ldr	r3, [r7, #4]
200028d4:	681b      	ldr	r3, [r3, #0]
200028d6:	689b      	ldr	r3, [r3, #8]
200028d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
200028dc:	2b00      	cmp	r3, #0
200028de:	d0eb      	beq.n	200028b8 <mss_spi_isr+0x48>
200028e0:	e032      	b.n	20002948 <mss_spi_isr+0xd8>
                {
                    this_spi->frame_rx_handler( rx_frame );
                }
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
200028e2:	687b      	ldr	r3, [r7, #4]
200028e4:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
200028e8:	2b01      	cmp	r3, #1
200028ea:	d125      	bne.n	20002938 <mss_spi_isr+0xc8>
        {
            /* Block handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
200028ec:	e017      	b.n	2000291e <mss_spi_isr+0xae>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;                /* Read from FIFO irrespective */
200028ee:	687b      	ldr	r3, [r7, #4]
200028f0:	681b      	ldr	r3, [r3, #0]
200028f2:	691b      	ldr	r3, [r3, #16]
200028f4:	60fb      	str	r3, [r7, #12]
                if(this_spi->slave_rx_idx < this_spi->slave_rx_size) /* Write to array if required */
200028f6:	687b      	ldr	r3, [r7, #4]
200028f8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
200028fa:	687b      	ldr	r3, [r7, #4]
200028fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
200028fe:	429a      	cmp	r2, r3
20002900:	d207      	bcs.n	20002912 <mss_spi_isr+0xa2>
                {
                    this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
20002902:	687b      	ldr	r3, [r7, #4]
20002904:	6a9a      	ldr	r2, [r3, #40]	; 0x28
20002906:	687b      	ldr	r3, [r7, #4]
20002908:	6b1b      	ldr	r3, [r3, #48]	; 0x30
2000290a:	4413      	add	r3, r2
2000290c:	68fa      	ldr	r2, [r7, #12]
2000290e:	b2d2      	uxtb	r2, r2
20002910:	701a      	strb	r2, [r3, #0]
                }

                ++this_spi->slave_rx_idx;            
20002912:	687b      	ldr	r3, [r7, #4]
20002914:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20002916:	f103 0201 	add.w	r2, r3, #1
2000291a:	687b      	ldr	r3, [r7, #4]
2000291c:	631a      	str	r2, [r3, #48]	; 0x30
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
        {
            /* Block handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
2000291e:	687b      	ldr	r3, [r7, #4]
20002920:	681b      	ldr	r3, [r3, #0]
20002922:	689b      	ldr	r3, [r3, #8]
20002924:	f003 0340 	and.w	r3, r3, #64	; 0x40
20002928:	2b00      	cmp	r3, #0
2000292a:	d0e0      	beq.n	200028ee <mss_spi_isr+0x7e>
2000292c:	e00c      	b.n	20002948 <mss_spi_isr+0xd8>
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
2000292e:	687b      	ldr	r3, [r7, #4]
20002930:	681b      	ldr	r3, [r3, #0]
20002932:	691b      	ldr	r3, [r3, #16]
20002934:	60fb      	str	r3, [r7, #12]
20002936:	e000      	b.n	2000293a <mss_spi_isr+0xca>
            }
        }
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20002938:	bf00      	nop
2000293a:	687b      	ldr	r3, [r7, #4]
2000293c:	681b      	ldr	r3, [r3, #0]
2000293e:	689b      	ldr	r3, [r3, #8]
20002940:	f003 0340 	and.w	r3, r3, #64	; 0x40
20002944:	2b00      	cmp	r3, #0
20002946:	d0f2      	beq.n	2000292e <mss_spi_isr+0xbe>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
            }
        }

        this_spi->hw_reg->INT_CLEAR = RXDONE_IRQ_MASK;
20002948:	687b      	ldr	r3, [r7, #4]
2000294a:	681b      	ldr	r3, [r3, #0]
2000294c:	f04f 0202 	mov.w	r2, #2
20002950:	60da      	str	r2, [r3, #12]
    }

   /* Handle transmit. */
    if(0u != (*this_mis & TXDONE_IRQ_MASK))
20002952:	693b      	ldr	r3, [r7, #16]
20002954:	681b      	ldr	r3, [r3, #0]
20002956:	f003 0301 	and.w	r3, r3, #1
2000295a:	b2db      	uxtb	r3, r3
2000295c:	2b00      	cmp	r3, #0
2000295e:	d012      	beq.n	20002986 <mss_spi_isr+0x116>
    {
        if( MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode )
20002960:	687b      	ldr	r3, [r7, #4]
20002962:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20002966:	2b02      	cmp	r3, #2
20002968:	d105      	bne.n	20002976 <mss_spi_isr+0x106>
        {
           /* Reload slave tx frame into Tx data register. */
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
2000296a:	687b      	ldr	r3, [r7, #4]
2000296c:	681b      	ldr	r3, [r3, #0]
2000296e:	687a      	ldr	r2, [r7, #4]
20002970:	6f92      	ldr	r2, [r2, #120]	; 0x78
20002972:	615a      	str	r2, [r3, #20]
20002974:	e002      	b.n	2000297c <mss_spi_isr+0x10c>
        }
        else /* Must be block mode so load FIFO to the max */
        {
            fill_slave_tx_fifo(this_spi);
20002976:	6878      	ldr	r0, [r7, #4]
20002978:	f7ff feb4 	bl	200026e4 <fill_slave_tx_fifo>
        }

        this_spi->hw_reg->INT_CLEAR = TXDONE_IRQ_MASK;
2000297c:	687b      	ldr	r3, [r7, #4]
2000297e:	681b      	ldr	r3, [r3, #0]
20002980:	f04f 0201 	mov.w	r2, #1
20002984:	60da      	str	r2, [r3, #12]
    }
    
    /* Handle command interrupt. */
    if(0u != (*this_mis & CMD_IRQ_MASK))
20002986:	693b      	ldr	r3, [r7, #16]
20002988:	681b      	ldr	r3, [r3, #0]
2000298a:	f003 0310 	and.w	r3, r3, #16
2000298e:	2b00      	cmp	r3, #0
20002990:	d023      	beq.n	200029da <mss_spi_isr+0x16a>
    {
        read_slave_rx_fifo(this_spi);
20002992:	6878      	ldr	r0, [r7, #4]
20002994:	f7ff ff16 	bl	200027c4 <read_slave_rx_fifo>
        
        /*
         * Call the command handler if one exists.
         */
        if(0u != this_spi->cmd_handler)
20002998:	687b      	ldr	r3, [r7, #4]
2000299a:	6a1b      	ldr	r3, [r3, #32]
2000299c:	2b00      	cmp	r3, #0
2000299e:	d00b      	beq.n	200029b8 <mss_spi_isr+0x148>
        {
            (*this_spi->cmd_handler)(this_spi->slave_rx_buffer, this_spi->slave_rx_idx);
200029a0:	687b      	ldr	r3, [r7, #4]
200029a2:	6a1b      	ldr	r3, [r3, #32]
200029a4:	687a      	ldr	r2, [r7, #4]
200029a6:	6a91      	ldr	r1, [r2, #40]	; 0x28
200029a8:	687a      	ldr	r2, [r7, #4]
200029aa:	6b12      	ldr	r2, [r2, #48]	; 0x30
200029ac:	4608      	mov	r0, r1
200029ae:	4611      	mov	r1, r2
200029b0:	4798      	blx	r3
            fill_slave_tx_fifo(this_spi);
200029b2:	6878      	ldr	r0, [r7, #4]
200029b4:	f7ff fe96 	bl	200026e4 <fill_slave_tx_fifo>
        }
        /* Set cmd_done to indicate it is now safe to 0 fill TX FIFO */
        this_spi->cmd_done = 1u;
200029b8:	687b      	ldr	r3, [r7, #4]
200029ba:	f04f 0201 	mov.w	r2, #1
200029be:	625a      	str	r2, [r3, #36]	; 0x24
        /* Disable command interrupt until slave select becomes de-asserted to avoid retriggering. */
        this_spi->hw_reg->CONTROL2 &= ~(uint32_t)C2_ENABLE_CMD_IRQ_MASK;
200029c0:	687b      	ldr	r3, [r7, #4]
200029c2:	681b      	ldr	r3, [r3, #0]
200029c4:	687a      	ldr	r2, [r7, #4]
200029c6:	6812      	ldr	r2, [r2, #0]
200029c8:	6a92      	ldr	r2, [r2, #40]	; 0x28
200029ca:	f022 0210 	bic.w	r2, r2, #16
200029ce:	629a      	str	r2, [r3, #40]	; 0x28
        this_spi->hw_reg->INT_CLEAR = CMD_IRQ_MASK;
200029d0:	687b      	ldr	r3, [r7, #4]
200029d2:	681b      	ldr	r3, [r3, #0]
200029d4:	f04f 0210 	mov.w	r2, #16
200029d8:	60da      	str	r2, [r3, #12]
    }

    if(0u != (*this_mis & RXOVFLOW_IRQ_MASK))
200029da:	693b      	ldr	r3, [r7, #16]
200029dc:	681b      	ldr	r3, [r3, #0]
200029de:	f003 0304 	and.w	r3, r3, #4
200029e2:	2b00      	cmp	r3, #0
200029e4:	d00f      	beq.n	20002a06 <mss_spi_isr+0x196>
    {
        /*
         * Receive overflow, not a lot we can do for this. Reset the receive
         *  FIFO, clear the interrupt and hope it doesn't happen again...
         */
        this_spi->hw_reg->COMMAND |= RX_FIFO_RESET_MASK;
200029e6:	687b      	ldr	r3, [r7, #4]
200029e8:	681b      	ldr	r3, [r3, #0]
200029ea:	687a      	ldr	r2, [r7, #4]
200029ec:	6812      	ldr	r2, [r2, #0]
200029ee:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
200029f0:	f042 0204 	orr.w	r2, r2, #4
200029f4:	62da      	str	r2, [r3, #44]	; 0x2c
        recover_from_rx_overflow(this_spi);
200029f6:	6878      	ldr	r0, [r7, #4]
200029f8:	f7ff fbf2 	bl	200021e0 <recover_from_rx_overflow>
        this_spi->hw_reg->INT_CLEAR = RXOVFLOW_IRQ_MASK;
200029fc:	687b      	ldr	r3, [r7, #4]
200029fe:	681b      	ldr	r3, [r3, #0]
20002a00:	f04f 0204 	mov.w	r2, #4
20002a04:	60da      	str	r2, [r3, #12]
     * slave TX FIFO data setup (if there is one).
     * In block mode this will probably not be very successful as we will
     * be out of synch with the master but the reset on SSEND will hopefully
     * take care of that for the next transfer.
     */
    if(0u != (*this_mis & TXURUN_IRQ_MASK))
20002a06:	693b      	ldr	r3, [r7, #16]
20002a08:	681b      	ldr	r3, [r3, #0]
20002a0a:	f003 0308 	and.w	r3, r3, #8
20002a0e:	2b00      	cmp	r3, #0
20002a10:	d031      	beq.n	20002a76 <mss_spi_isr+0x206>
    {
        this_spi->hw_reg->COMMAND |= TX_FIFO_RESET_MASK;
20002a12:	687b      	ldr	r3, [r7, #4]
20002a14:	681b      	ldr	r3, [r3, #0]
20002a16:	687a      	ldr	r2, [r7, #4]
20002a18:	6812      	ldr	r2, [r2, #0]
20002a1a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
20002a1c:	f042 0208 	orr.w	r2, r2, #8
20002a20:	62da      	str	r2, [r3, #44]	; 0x2c
        if( MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode )
20002a22:	687b      	ldr	r3, [r7, #4]
20002a24:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20002a28:	2b02      	cmp	r3, #2
20002a2a:	d113      	bne.n	20002a54 <mss_spi_isr+0x1e4>
        {
            this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK)
20002a2c:	687b      	ldr	r3, [r7, #4]
20002a2e:	681a      	ldr	r2, [r3, #0]
20002a30:	687b      	ldr	r3, [r7, #4]
20002a32:	681b      	ldr	r3, [r3, #0]
20002a34:	6819      	ldr	r1, [r3, #0]
20002a36:	f240 03ff 	movw	r3, #255	; 0xff
20002a3a:	f6cf 7300 	movt	r3, #65280	; 0xff00
20002a3e:	ea01 0303 	and.w	r3, r1, r3
20002a42:	f443 7380 	orr.w	r3, r3, #256	; 0x100
20002a46:	6013      	str	r3, [r2, #0]
                                        | ((uint32_t)1u << TXRXDFCOUNT_SHIFT);
           /* Reload slave tx frame into Tx data register. */
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
20002a48:	687b      	ldr	r3, [r7, #4]
20002a4a:	681b      	ldr	r3, [r3, #0]
20002a4c:	687a      	ldr	r2, [r7, #4]
20002a4e:	6f92      	ldr	r2, [r2, #120]	; 0x78
20002a50:	615a      	str	r2, [r3, #20]
20002a52:	e00b      	b.n	20002a6c <mss_spi_isr+0x1fc>
        }
        else if( MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode )
20002a54:	687b      	ldr	r3, [r7, #4]
20002a56:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20002a5a:	2b01      	cmp	r3, #1
20002a5c:	d106      	bne.n	20002a6c <mss_spi_isr+0x1fc>
        {
            /* Block mode so reload FIFO to the max */
            this_spi->slave_tx_idx = 0u;
20002a5e:	687b      	ldr	r3, [r7, #4]
20002a60:	f04f 0200 	mov.w	r2, #0
20002a64:	611a      	str	r2, [r3, #16]
            fill_slave_tx_fifo(this_spi);
20002a66:	6878      	ldr	r0, [r7, #4]
20002a68:	f7ff fe3c 	bl	200026e4 <fill_slave_tx_fifo>
        else
        {
            /* Not frame or block mode? Can't do anything here... */
        }

        this_spi->hw_reg->INT_CLEAR = TXURUN_IRQ_MASK;
20002a6c:	687b      	ldr	r3, [r7, #4]
20002a6e:	681b      	ldr	r3, [r3, #0]
20002a70:	f04f 0208 	mov.w	r2, #8
20002a74:	60da      	str	r2, [r3, #12]
    /*
     * Handle slave select becoming de-asserted. Only enables if
     * we are operating in block mode, in frame mode we do everything
     * in the receive and transmit interrupt handlers.
     */
    if(0u != (*this_mis & SSEND_IRQ_MASK))
20002a76:	693b      	ldr	r3, [r7, #16]
20002a78:	681b      	ldr	r3, [r3, #0]
20002a7a:	f003 0320 	and.w	r3, r3, #32
20002a7e:	2b00      	cmp	r3, #0
20002a80:	d049      	beq.n	20002b16 <mss_spi_isr+0x2a6>
    {
        uint32_t rx_size;
        
        read_slave_rx_fifo(this_spi);
20002a82:	6878      	ldr	r0, [r7, #4]
20002a84:	f7ff fe9e 	bl	200027c4 <read_slave_rx_fifo>
        rx_size = this_spi->slave_rx_idx;
20002a88:	687b      	ldr	r3, [r7, #4]
20002a8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20002a8c:	617b      	str	r3, [r7, #20]
        /*
         * Re-enable command interrupt if required and clear all the response
         * buffer state in readiness for next response. This must be done
         * before reloading the TX FIFO.
         */
        if(0u != this_spi->cmd_handler)
20002a8e:	687b      	ldr	r3, [r7, #4]
20002a90:	6a1b      	ldr	r3, [r3, #32]
20002a92:	2b00      	cmp	r3, #0
20002a94:	d01c      	beq.n	20002ad0 <mss_spi_isr+0x260>
        {
            this_spi->cmd_done = 0u;
20002a96:	687b      	ldr	r3, [r7, #4]
20002a98:	f04f 0200 	mov.w	r2, #0
20002a9c:	625a      	str	r2, [r3, #36]	; 0x24
            this_spi->resp_tx_buffer = 0u;
20002a9e:	687b      	ldr	r3, [r7, #4]
20002aa0:	f04f 0200 	mov.w	r2, #0
20002aa4:	615a      	str	r2, [r3, #20]
            this_spi->resp_buff_size = 0u;
20002aa6:	687b      	ldr	r3, [r7, #4]
20002aa8:	f04f 0200 	mov.w	r2, #0
20002aac:	619a      	str	r2, [r3, #24]
            this_spi->resp_buff_tx_idx = 0u;
20002aae:	687b      	ldr	r3, [r7, #4]
20002ab0:	f04f 0200 	mov.w	r2, #0
20002ab4:	61da      	str	r2, [r3, #28]
            this_spi->hw_reg->INT_CLEAR = CMD_IRQ_MASK;
20002ab6:	687b      	ldr	r3, [r7, #4]
20002ab8:	681b      	ldr	r3, [r3, #0]
20002aba:	f04f 0210 	mov.w	r2, #16
20002abe:	60da      	str	r2, [r3, #12]
            this_spi->hw_reg->CONTROL2 |= C2_ENABLE_CMD_IRQ_MASK;
20002ac0:	687b      	ldr	r3, [r7, #4]
20002ac2:	681b      	ldr	r3, [r3, #0]
20002ac4:	687a      	ldr	r2, [r7, #4]
20002ac6:	6812      	ldr	r2, [r2, #0]
20002ac8:	6a92      	ldr	r2, [r2, #40]	; 0x28
20002aca:	f042 0210 	orr.w	r2, r2, #16
20002ace:	629a      	str	r2, [r3, #40]	; 0x28
        /* 
         * Reset the transmit index to 0 to restart transmit at the start of the
         * transmit buffer in the next transaction. This also requires flushing
         * the Tx FIFO and refilling it with the start of Tx data buffer.
         */
        this_spi->slave_tx_idx = 0u;
20002ad0:	687b      	ldr	r3, [r7, #4]
20002ad2:	f04f 0200 	mov.w	r2, #0
20002ad6:	611a      	str	r2, [r3, #16]
        this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
20002ad8:	687b      	ldr	r3, [r7, #4]
20002ada:	681b      	ldr	r3, [r3, #0]
20002adc:	687a      	ldr	r2, [r7, #4]
20002ade:	6812      	ldr	r2, [r2, #0]
20002ae0:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
20002ae2:	f042 020c 	orr.w	r2, r2, #12
20002ae6:	62da      	str	r2, [r3, #44]	; 0x2c
        fill_slave_tx_fifo(this_spi);
20002ae8:	6878      	ldr	r0, [r7, #4]
20002aea:	f7ff fdfb 	bl	200026e4 <fill_slave_tx_fifo>
        
        /* Prepare to receive next packet. */
        this_spi->slave_rx_idx = 0u;
20002aee:	687b      	ldr	r3, [r7, #4]
20002af0:	f04f 0200 	mov.w	r2, #0
20002af4:	631a      	str	r2, [r3, #48]	; 0x30
        /*
         * Call the receive handler if one exists.
         */
        if(0u != this_spi->block_rx_handler)
20002af6:	687b      	ldr	r3, [r7, #4]
20002af8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
20002afa:	2b00      	cmp	r3, #0
20002afc:	d006      	beq.n	20002b0c <mss_spi_isr+0x29c>
        {
            (*this_spi->block_rx_handler)(this_spi->slave_rx_buffer, rx_size);
20002afe:	687b      	ldr	r3, [r7, #4]
20002b00:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
20002b02:	687a      	ldr	r2, [r7, #4]
20002b04:	6a92      	ldr	r2, [r2, #40]	; 0x28
20002b06:	4610      	mov	r0, r2
20002b08:	6979      	ldr	r1, [r7, #20]
20002b0a:	4798      	blx	r3
        }
        
        this_spi->hw_reg->INT_CLEAR = SSEND_IRQ_MASK;
20002b0c:	687b      	ldr	r3, [r7, #4]
20002b0e:	681b      	ldr	r3, [r3, #0]
20002b10:	f04f 0220 	mov.w	r2, #32
20002b14:	60da      	str	r2, [r3, #12]
    }
}
20002b16:	f107 0718 	add.w	r7, r7, #24
20002b1a:	46bd      	mov	sp, r7
20002b1c:	bd80      	pop	{r7, pc}
20002b1e:	bf00      	nop

20002b20 <SPI0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI0_IRQHandler(void)
#else
void SPI0_IRQHandler( void )
#endif
{
20002b20:	4668      	mov	r0, sp
20002b22:	f020 0107 	bic.w	r1, r0, #7
20002b26:	468d      	mov	sp, r1
20002b28:	b589      	push	{r0, r3, r7, lr}
20002b2a:	af00      	add	r7, sp, #0
    mss_spi_isr(&g_mss_spi0);
20002b2c:	f24a 4020 	movw	r0, #42016	; 0xa420
20002b30:	f2c2 0000 	movt	r0, #8192	; 0x2000
20002b34:	f7ff fe9c 	bl	20002870 <mss_spi_isr>
    NVIC_ClearPendingIRQ(SPI0_IRQn);
20002b38:	f04f 000c 	mov.w	r0, #12
20002b3c:	f7ff fa98 	bl	20002070 <NVIC_ClearPendingIRQ>
}
20002b40:	46bd      	mov	sp, r7
20002b42:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002b46:	4685      	mov	sp, r0
20002b48:	4770      	bx	lr
20002b4a:	bf00      	nop

20002b4c <SPI1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI1_IRQHandler(void)
#else
void SPI1_IRQHandler(void)
#endif
{
20002b4c:	4668      	mov	r0, sp
20002b4e:	f020 0107 	bic.w	r1, r0, #7
20002b52:	468d      	mov	sp, r1
20002b54:	b589      	push	{r0, r3, r7, lr}
20002b56:	af00      	add	r7, sp, #0
    mss_spi_isr(&g_mss_spi1);
20002b58:	f24a 309c 	movw	r0, #41884	; 0xa39c
20002b5c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20002b60:	f7ff fe86 	bl	20002870 <mss_spi_isr>
    NVIC_ClearPendingIRQ(SPI1_IRQn);
20002b64:	f04f 000d 	mov.w	r0, #13
20002b68:	f7ff fa82 	bl	20002070 <NVIC_ClearPendingIRQ>
}
20002b6c:	46bd      	mov	sp, r7
20002b6e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002b72:	4685      	mov	sp, r0
20002b74:	4770      	bx	lr
20002b76:	bf00      	nop

20002b78 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20002b78:	b480      	push	{r7}
20002b7a:	b083      	sub	sp, #12
20002b7c:	af00      	add	r7, sp, #0
20002b7e:	4603      	mov	r3, r0
20002b80:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20002b82:	f24e 1300 	movw	r3, #57600	; 0xe100
20002b86:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002b8a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20002b8e:	ea4f 1252 	mov.w	r2, r2, lsr #5
20002b92:	88f9      	ldrh	r1, [r7, #6]
20002b94:	f001 011f 	and.w	r1, r1, #31
20002b98:	f04f 0001 	mov.w	r0, #1
20002b9c:	fa00 f101 	lsl.w	r1, r0, r1
20002ba0:	f102 0260 	add.w	r2, r2, #96	; 0x60
20002ba4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20002ba8:	f107 070c 	add.w	r7, r7, #12
20002bac:	46bd      	mov	sp, r7
20002bae:	bc80      	pop	{r7}
20002bb0:	4770      	bx	lr
20002bb2:	bf00      	nop

20002bb4 <MSS_GPIO_init>:
/*-------------------------------------------------------------------------*//**
 * MSS_GPIO_init
 * See "mss_gpio.h" for details of how to use this function.
 */
void MSS_GPIO_init( void )
{
20002bb4:	b580      	push	{r7, lr}
20002bb6:	b082      	sub	sp, #8
20002bb8:	af00      	add	r7, sp, #0
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
20002bba:	f242 0300 	movw	r3, #8192	; 0x2000
20002bbe:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002bc2:	f242 0200 	movw	r2, #8192	; 0x2000
20002bc6:	f2ce 0204 	movt	r2, #57348	; 0xe004
20002bca:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002bcc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
20002bd0:	631a      	str	r2, [r3, #48]	; 0x30
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
20002bd2:	f04f 0300 	mov.w	r3, #0
20002bd6:	607b      	str	r3, [r7, #4]
20002bd8:	e00e      	b.n	20002bf8 <MSS_GPIO_init+0x44>
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
20002bda:	687a      	ldr	r2, [r7, #4]
20002bdc:	f649 23b4 	movw	r3, #39604	; 0x9ab4
20002be0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002be4:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
20002be8:	b21b      	sxth	r3, r3
20002bea:	4618      	mov	r0, r3
20002bec:	f7ff ffc4 	bl	20002b78 <NVIC_ClearPendingIRQ>
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
20002bf0:	687b      	ldr	r3, [r7, #4]
20002bf2:	f103 0301 	add.w	r3, r3, #1
20002bf6:	607b      	str	r3, [r7, #4]
20002bf8:	687b      	ldr	r3, [r7, #4]
20002bfa:	2b1f      	cmp	r3, #31
20002bfc:	d9ed      	bls.n	20002bda <MSS_GPIO_init+0x26>
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
    }
    /* Take MSS GPIO hardware out of reset. */
    SYSREG->SOFT_RST_CR &= ~SYSREG_GPIO_SOFTRESET_MASK;
20002bfe:	f242 0300 	movw	r3, #8192	; 0x2000
20002c02:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002c06:	f242 0200 	movw	r2, #8192	; 0x2000
20002c0a:	f2ce 0204 	movt	r2, #57348	; 0xe004
20002c0e:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002c10:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
20002c14:	631a      	str	r2, [r3, #48]	; 0x30
}
20002c16:	f107 0708 	add.w	r7, r7, #8
20002c1a:	46bd      	mov	sp, r7
20002c1c:	bd80      	pop	{r7, pc}
20002c1e:	bf00      	nop

20002c20 <MSS_GPIO_config>:
void MSS_GPIO_config
(
    mss_gpio_id_t port_id,
    uint32_t config
)
{
20002c20:	b480      	push	{r7}
20002c22:	b085      	sub	sp, #20
20002c24:	af00      	add	r7, sp, #0
20002c26:	4603      	mov	r3, r0
20002c28:	6039      	str	r1, [r7, #0]
20002c2a:	71fb      	strb	r3, [r7, #7]
    uint32_t gpio_idx = (uint32_t)port_id;
20002c2c:	79fb      	ldrb	r3, [r7, #7]
20002c2e:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
20002c30:	68fb      	ldr	r3, [r7, #12]
20002c32:	2b1f      	cmp	r3, #31
20002c34:	d900      	bls.n	20002c38 <MSS_GPIO_config+0x18>
20002c36:	be00      	bkpt	0x0000

    if ( gpio_idx < NB_OF_GPIO )
20002c38:	68fb      	ldr	r3, [r7, #12]
20002c3a:	2b1f      	cmp	r3, #31
20002c3c:	d808      	bhi.n	20002c50 <MSS_GPIO_config+0x30>
    {
        *(g_config_reg_lut[gpio_idx]) = config;
20002c3e:	68fa      	ldr	r2, [r7, #12]
20002c40:	f649 2334 	movw	r3, #39476	; 0x9a34
20002c44:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002c48:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
20002c4c:	683a      	ldr	r2, [r7, #0]
20002c4e:	601a      	str	r2, [r3, #0]
    }
}
20002c50:	f107 0714 	add.w	r7, r7, #20
20002c54:	46bd      	mov	sp, r7
20002c56:	bc80      	pop	{r7}
20002c58:	4770      	bx	lr
20002c5a:	bf00      	nop

20002c5c <MSS_GPIO_set_output>:
void MSS_GPIO_set_output
(
    mss_gpio_id_t       port_id,
    uint8_t             value
)
{
20002c5c:	b480      	push	{r7}
20002c5e:	b085      	sub	sp, #20
20002c60:	af00      	add	r7, sp, #0
20002c62:	4602      	mov	r2, r0
20002c64:	460b      	mov	r3, r1
20002c66:	71fa      	strb	r2, [r7, #7]
20002c68:	71bb      	strb	r3, [r7, #6]
    uint32_t gpio_idx = (uint32_t)port_id;
20002c6a:	79fb      	ldrb	r3, [r7, #7]
20002c6c:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
20002c6e:	68fb      	ldr	r3, [r7, #12]
20002c70:	2b1f      	cmp	r3, #31
20002c72:	d900      	bls.n	20002c76 <MSS_GPIO_set_output+0x1a>
20002c74:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
20002c76:	68fb      	ldr	r3, [r7, #12]
20002c78:	2b1f      	cmp	r3, #31
20002c7a:	d809      	bhi.n	20002c90 <MSS_GPIO_set_output+0x34>
    {
        GPIO_BITBAND->GPIO_OUT[gpio_idx] = (uint32_t)value;
20002c7c:	f240 0300 	movw	r3, #0
20002c80:	f2c4 2326 	movt	r3, #16934	; 0x4226
20002c84:	68fa      	ldr	r2, [r7, #12]
20002c86:	79b9      	ldrb	r1, [r7, #6]
20002c88:	f502 6288 	add.w	r2, r2, #1088	; 0x440
20002c8c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    }
}
20002c90:	f107 0714 	add.w	r7, r7, #20
20002c94:	46bd      	mov	sp, r7
20002c96:	bc80      	pop	{r7}
20002c98:	4770      	bx	lr
20002c9a:	bf00      	nop

20002c9c <SystemInit>:

/***************************************************************************//**
 * See system_a2fxxxm3f.h for details.
 */
void SystemInit(void)
{
20002c9c:	b480      	push	{r7}
20002c9e:	af00      	add	r7, sp, #0
    /*
     * Do not make use of global variables or make any asumptions regarding
     * memory content if modifying this function. The memory content has not been
     * initialised by the time this function is called by the start-up code.
     */
}
20002ca0:	46bd      	mov	sp, r7
20002ca2:	bc80      	pop	{r7}
20002ca4:	4770      	bx	lr
20002ca6:	bf00      	nop

20002ca8 <SystemCoreClockUpdate>:

/***************************************************************************//**
 *
 */
void SystemCoreClockUpdate (void)
{
20002ca8:	b580      	push	{r7, lr}
20002caa:	b08a      	sub	sp, #40	; 0x28
20002cac:	af00      	add	r7, sp, #0
    uint32_t PclkDiv0;
    uint32_t PclkDiv1;
    uint32_t AceDiv;
    uint32_t FabDiv;

    const uint32_t pclk_div_lut[4] = { 1uL, 2uL, 4uL, 1uL };
20002cae:	f649 23f4 	movw	r3, #39668	; 0x9af4
20002cb2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002cb6:	46bc      	mov	ip, r7
20002cb8:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
20002cba:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

    /* Read PCLK dividers from system registers. Multiply the value read from
     * system register by two to get actual divider value. */
    PclkDiv0 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK0_DIV_SHIFT) & PCLK_DIV_MASK)];
20002cbe:	f242 0300 	movw	r3, #8192	; 0x2000
20002cc2:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002cc6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
20002cc8:	ea4f 0393 	mov.w	r3, r3, lsr #2
20002ccc:	f003 0303 	and.w	r3, r3, #3
20002cd0:	ea4f 0383 	mov.w	r3, r3, lsl #2
20002cd4:	f107 0228 	add.w	r2, r7, #40	; 0x28
20002cd8:	4413      	add	r3, r2
20002cda:	f853 3c28 	ldr.w	r3, [r3, #-40]
20002cde:	613b      	str	r3, [r7, #16]
    PclkDiv1 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK1_DIV_SHIFT) & PCLK_DIV_MASK)];
20002ce0:	f242 0300 	movw	r3, #8192	; 0x2000
20002ce4:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002ce8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
20002cea:	ea4f 1313 	mov.w	r3, r3, lsr #4
20002cee:	f003 0303 	and.w	r3, r3, #3
20002cf2:	ea4f 0383 	mov.w	r3, r3, lsl #2
20002cf6:	f107 0228 	add.w	r2, r7, #40	; 0x28
20002cfa:	4413      	add	r3, r2
20002cfc:	f853 3c28 	ldr.w	r3, [r3, #-40]
20002d00:	617b      	str	r3, [r7, #20]
    AceDiv = pclk_div_lut[((SYSREG->MSS_CLK_CR >> ACE_DIV_SHIFT) & PCLK_DIV_MASK)];
20002d02:	f242 0300 	movw	r3, #8192	; 0x2000
20002d06:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002d0a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
20002d0c:	ea4f 1393 	mov.w	r3, r3, lsr #6
20002d10:	f003 0303 	and.w	r3, r3, #3
20002d14:	ea4f 0383 	mov.w	r3, r3, lsl #2
20002d18:	f107 0228 	add.w	r2, r7, #40	; 0x28
20002d1c:	4413      	add	r3, r2
20002d1e:	f853 3c28 	ldr.w	r3, [r3, #-40]
20002d22:	61bb      	str	r3, [r7, #24]
    {
        /* Compute the FPGA fabric frequency divider. */
        uint32_t obdiv;
        uint32_t obdivhalf;
        
        obdiv = (SYSREG->MSS_CCC_DIV_CR >> OBDIV_SHIFT) & OBDIV_MASK;
20002d24:	f242 0300 	movw	r3, #8192	; 0x2000
20002d28:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002d2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
20002d2e:	ea4f 2313 	mov.w	r3, r3, lsr #8
20002d32:	f003 031f 	and.w	r3, r3, #31
20002d36:	623b      	str	r3, [r7, #32]
        obdivhalf = (SYSREG->MSS_CCC_DIV_CR >> OBDIVHALF_SHIFT) & OBDIVHALF_MASK;
20002d38:	f242 0300 	movw	r3, #8192	; 0x2000
20002d3c:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002d40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
20002d42:	ea4f 3353 	mov.w	r3, r3, lsr #13
20002d46:	f003 0301 	and.w	r3, r3, #1
20002d4a:	627b      	str	r3, [r7, #36]	; 0x24
        FabDiv = obdiv + 1uL;
20002d4c:	6a3b      	ldr	r3, [r7, #32]
20002d4e:	f103 0301 	add.w	r3, r3, #1
20002d52:	61fb      	str	r3, [r7, #28]
        if ( obdivhalf != 0uL )
20002d54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
20002d56:	2b00      	cmp	r3, #0
20002d58:	d003      	beq.n	20002d62 <SystemCoreClockUpdate+0xba>
        {
            FabDiv = FabDiv * 2uL;
20002d5a:	69fb      	ldr	r3, [r7, #28]
20002d5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
20002d60:	61fb      	str	r3, [r7, #28]
    }
    
    /* Retrieve FCLK from eNVM spare pages if Actel system boot programmed as part of the system. */
    
    /* Read system clock from eNVM spare pages. */
    SystemCoreClock = GetSystemClock();
20002d62:	f000 f849 	bl	20002df8 <GetSystemClock>
20002d66:	4602      	mov	r2, r0
20002d68:	f649 5390 	movw	r3, #40336	; 0x9d90
20002d6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002d70:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK0 = SystemCoreClock / PclkDiv0;
20002d72:	f649 5390 	movw	r3, #40336	; 0x9d90
20002d76:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002d7a:	681a      	ldr	r2, [r3, #0]
20002d7c:	693b      	ldr	r3, [r7, #16]
20002d7e:	fbb2 f2f3 	udiv	r2, r2, r3
20002d82:	f649 5394 	movw	r3, #40340	; 0x9d94
20002d86:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002d8a:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK1 = SystemCoreClock / PclkDiv1;
20002d8c:	f649 5390 	movw	r3, #40336	; 0x9d90
20002d90:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002d94:	681a      	ldr	r2, [r3, #0]
20002d96:	697b      	ldr	r3, [r7, #20]
20002d98:	fbb2 f2f3 	udiv	r2, r2, r3
20002d9c:	f649 5398 	movw	r3, #40344	; 0x9d98
20002da0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002da4:	601a      	str	r2, [r3, #0]
    g_FrequencyACE = SystemCoreClock / AceDiv;
20002da6:	f649 5390 	movw	r3, #40336	; 0x9d90
20002daa:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002dae:	681a      	ldr	r2, [r3, #0]
20002db0:	69bb      	ldr	r3, [r7, #24]
20002db2:	fbb2 f2f3 	udiv	r2, r2, r3
20002db6:	f649 539c 	movw	r3, #40348	; 0x9d9c
20002dba:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002dbe:	601a      	str	r2, [r3, #0]
    g_FrequencyFPGA = SystemCoreClock / FabDiv;
20002dc0:	f649 5390 	movw	r3, #40336	; 0x9d90
20002dc4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002dc8:	681a      	ldr	r2, [r3, #0]
20002dca:	69fb      	ldr	r3, [r7, #28]
20002dcc:	fbb2 f2f3 	udiv	r2, r2, r3
20002dd0:	f649 53a0 	movw	r3, #40352	; 0x9da0
20002dd4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002dd8:	601a      	str	r2, [r3, #0]
    
    /* Keep SystemFrequency as well as SystemCoreClock for legacy reasons. */
    SystemFrequency = SystemCoreClock;
20002dda:	f649 5390 	movw	r3, #40336	; 0x9d90
20002dde:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002de2:	681a      	ldr	r2, [r3, #0]
20002de4:	f649 538c 	movw	r3, #40332	; 0x9d8c
20002de8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002dec:	601a      	str	r2, [r3, #0]
}
20002dee:	f107 0728 	add.w	r7, r7, #40	; 0x28
20002df2:	46bd      	mov	sp, r7
20002df4:	bd80      	pop	{r7, pc}
20002df6:	bf00      	nop

20002df8 <GetSystemClock>:
 * retrieved from eNVM spare pages.
 * The FCLK frequency value selected in the MSS Configurator software tool is
 * stored in eNVM spare pages as part of the Actel system boot configuration data.
 */
uint32_t GetSystemClock( void )
{
20002df8:	b480      	push	{r7}
20002dfa:	b08b      	sub	sp, #44	; 0x2c
20002dfc:	af00      	add	r7, sp, #0
    uint32_t fclk = 0uL;
20002dfe:	f04f 0300 	mov.w	r3, #0
20002e02:	607b      	str	r3, [r7, #4]
    
    uint32_t * p_sysboot_key = SYSBOOT_KEY_ADDR;
20002e04:	f640 031c 	movw	r3, #2076	; 0x81c
20002e08:	f2c6 0308 	movt	r3, #24584	; 0x6008
20002e0c:	60bb      	str	r3, [r7, #8]
    uint32_t * p_idcode = IDCODE_LOCATION;
20002e0e:	f240 2330 	movw	r3, #560	; 0x230
20002e12:	f2c6 0308 	movt	r3, #24584	; 0x6008
20002e16:	60fb      	str	r3, [r7, #12]
    uint32_t idcode;
	
    idcode = *p_idcode & ~IDCODE_DEV_REV_MASK;
20002e18:	68fb      	ldr	r3, [r7, #12]
20002e1a:	681b      	ldr	r3, [r3, #0]
20002e1c:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
20002e20:	613b      	str	r3, [r7, #16]
	
    if ( A2F060IFX_ID == idcode )
20002e22:	693a      	ldr	r2, [r7, #16]
20002e24:	f241 13cf 	movw	r3, #4559	; 0x11cf
20002e28:	f2c0 53a1 	movt	r3, #1441	; 0x5a1
20002e2c:	429a      	cmp	r2, r3
20002e2e:	d108      	bne.n	20002e42 <GetSystemClock+0x4a>
    {
        uint32_t *p_fclk = SYSBOOT_A2F060_FCLK_ADDR;
20002e30:	f64e 732c 	movw	r3, #61228	; 0xef2c
20002e34:	f2c6 0301 	movt	r3, #24577	; 0x6001
20002e38:	617b      	str	r3, [r7, #20]
        fclk = *p_fclk;
20002e3a:	697b      	ldr	r3, [r7, #20]
20002e3c:	681b      	ldr	r3, [r3, #0]
20002e3e:	607b      	str	r3, [r7, #4]
20002e40:	e03d      	b.n	20002ebe <GetSystemClock+0xc6>
    }
    else if ( SYSBOOT_KEY_VALUE == *p_sysboot_key )
20002e42:	68bb      	ldr	r3, [r7, #8]
20002e44:	681a      	ldr	r2, [r3, #0]
20002e46:	f244 3341 	movw	r3, #17217	; 0x4341
20002e4a:	f6c4 4354 	movt	r3, #19540	; 0x4c54
20002e4e:	429a      	cmp	r2, r3
20002e50:	d135      	bne.n	20002ebe <GetSystemClock+0xc6>
    {
        /* Actel system boot programmed, check if it has the FCLK value stored. */
        uint32_t *p_sysboot_version = SYSBOOT_VERSION_ADDR;
20002e52:	f640 0340 	movw	r3, #2112	; 0x840
20002e56:	f2c6 0308 	movt	r3, #24584	; 0x6008
20002e5a:	61bb      	str	r3, [r7, #24]
        uint32_t sysboot_version = *p_sysboot_version;
20002e5c:	69bb      	ldr	r3, [r7, #24]
20002e5e:	681b      	ldr	r3, [r3, #0]
20002e60:	61fb      	str	r3, [r7, #28]
        
        sysboot_version &= SYSBOOT_VERSION_MASK;
20002e62:	69fb      	ldr	r3, [r7, #28]
20002e64:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
20002e68:	61fb      	str	r3, [r7, #28]
        
        if ( sysboot_version >= MIN_SYSBOOT_VERSION )
20002e6a:	69fa      	ldr	r2, [r7, #28]
20002e6c:	f240 3300 	movw	r3, #768	; 0x300
20002e70:	f2c0 0301 	movt	r3, #1
20002e74:	429a      	cmp	r2, r3
20002e76:	d922      	bls.n	20002ebe <GetSystemClock+0xc6>
        {
            /* Handle change of eNVM location of FCLK between 1.3.x and 2.x.x versions of the system boot. */
            if ( sysboot_version < SYSBOOT_VERSION_2_X )
20002e78:	69fa      	ldr	r2, [r7, #28]
20002e7a:	f64f 73ff 	movw	r3, #65535	; 0xffff
20002e7e:	f2c0 0301 	movt	r3, #1
20002e82:	429a      	cmp	r2, r3
20002e84:	d808      	bhi.n	20002e98 <GetSystemClock+0xa0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 1.3.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_1_3_FCLK_ADDR;
20002e86:	f241 632c 	movw	r3, #5676	; 0x162c
20002e8a:	f2c6 0308 	movt	r3, #24584	; 0x6008
20002e8e:	623b      	str	r3, [r7, #32]
                fclk = *p_fclk;
20002e90:	6a3b      	ldr	r3, [r7, #32]
20002e92:	681b      	ldr	r3, [r3, #0]
20002e94:	607b      	str	r3, [r7, #4]
20002e96:	e012      	b.n	20002ebe <GetSystemClock+0xc6>
            }
            else if ( sysboot_version < MAX_SYSBOOT_VERSION )
20002e98:	69fa      	ldr	r2, [r7, #28]
20002e9a:	f64f 73ff 	movw	r3, #65535	; 0xffff
20002e9e:	f2c0 0302 	movt	r3, #2
20002ea2:	429a      	cmp	r2, r3
20002ea4:	d808      	bhi.n	20002eb8 <GetSystemClock+0xc0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 2.x.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_2_x_FCLK_ADDR;
20002ea6:	f641 63ac 	movw	r3, #7852	; 0x1eac
20002eaa:	f2c6 0308 	movt	r3, #24584	; 0x6008
20002eae:	627b      	str	r3, [r7, #36]	; 0x24
                fclk = *p_fclk;
20002eb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
20002eb2:	681b      	ldr	r3, [r3, #0]
20002eb4:	607b      	str	r3, [r7, #4]
20002eb6:	e002      	b.n	20002ebe <GetSystemClock+0xc6>
            }
            else
            {
                fclk = 0uL;
20002eb8:	f04f 0300 	mov.w	r3, #0
20002ebc:	607b      	str	r3, [r7, #4]
            }
        }
    }
    
    if ( 0uL == fclk )
20002ebe:	687b      	ldr	r3, [r7, #4]
20002ec0:	2b00      	cmp	r3, #0
20002ec2:	d105      	bne.n	20002ed0 <GetSystemClock+0xd8>
        /* 
         * Could not retrieve FCLK from system boot configuration data. Fall back
         * to using SMARTFUSION_FCLK_FREQ which must then be defined as part of
         * project settings.
         */
        ASSERT( SMARTFUSION_FCLK_FREQ_DEFINED );
20002ec4:	be00      	bkpt	0x0000
        fclk = SMARTFUSION_FCLK_FREQ;
20002ec6:	f647 0340 	movw	r3, #30784	; 0x7840
20002eca:	f2c0 137d 	movt	r3, #381	; 0x17d
20002ece:	607b      	str	r3, [r7, #4]
    }
    
    return fclk;
20002ed0:	687b      	ldr	r3, [r7, #4]
}
20002ed2:	4618      	mov	r0, r3
20002ed4:	f107 072c 	add.w	r7, r7, #44	; 0x2c
20002ed8:	46bd      	mov	sp, r7
20002eda:	bc80      	pop	{r7}
20002edc:	4770      	bx	lr
20002ede:	bf00      	nop

20002ee0 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20002ee0:	b480      	push	{r7}
20002ee2:	b083      	sub	sp, #12
20002ee4:	af00      	add	r7, sp, #0
20002ee6:	4603      	mov	r3, r0
20002ee8:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20002eea:	f24e 1300 	movw	r3, #57600	; 0xe100
20002eee:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002ef2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20002ef6:	ea4f 1252 	mov.w	r2, r2, lsr #5
20002efa:	88f9      	ldrh	r1, [r7, #6]
20002efc:	f001 011f 	and.w	r1, r1, #31
20002f00:	f04f 0001 	mov.w	r0, #1
20002f04:	fa00 f101 	lsl.w	r1, r0, r1
20002f08:	f102 0260 	add.w	r2, r2, #96	; 0x60
20002f0c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20002f10:	f107 070c 	add.w	r7, r7, #12
20002f14:	46bd      	mov	sp, r7
20002f16:	bc80      	pop	{r7}
20002f18:	4770      	bx	lr
20002f1a:	bf00      	nop

20002f1c <process_flag_irq>:
/*-------------------------------------------------------------------------*//**
 * Actual PPE flag interrupt service routines:
 */

static void process_flag_irq( uint8_t threshold_flag_id )
{
20002f1c:	b480      	push	{r7}
20002f1e:	b083      	sub	sp, #12
20002f20:	af00      	add	r7, sp, #0
20002f22:	4603      	mov	r3, r0
20002f24:	71fb      	strb	r3, [r7, #7]
            dummy_read = *(flags_irq_clear_regs_lut[flag_group]);
            ++dummy_read;
        }
    }
#endif
}
20002f26:	f107 070c 	add.w	r7, r7, #12
20002f2a:	46bd      	mov	sp, r7
20002f2c:	bc80      	pop	{r7}
20002f2e:	4770      	bx	lr

20002f30 <ACE_PPE_Flag0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag0_IRQHandler( void )
#else
void ACE_PPE_Flag0_IRQHandler( void )
#endif
{
20002f30:	4668      	mov	r0, sp
20002f32:	f020 0107 	bic.w	r1, r0, #7
20002f36:	468d      	mov	sp, r1
20002f38:	b589      	push	{r0, r3, r7, lr}
20002f3a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG0 );
20002f3c:	f04f 0000 	mov.w	r0, #0
20002f40:	f7ff ffec 	bl	20002f1c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag0_IRQn );
20002f44:	f04f 0076 	mov.w	r0, #118	; 0x76
20002f48:	f7ff ffca 	bl	20002ee0 <NVIC_ClearPendingIRQ>
}
20002f4c:	46bd      	mov	sp, r7
20002f4e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002f52:	4685      	mov	sp, r0
20002f54:	4770      	bx	lr
20002f56:	bf00      	nop

20002f58 <ACE_PPE_Flag1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag1_IRQHandler( void )
#else
void ACE_PPE_Flag1_IRQHandler( void )
#endif
{
20002f58:	4668      	mov	r0, sp
20002f5a:	f020 0107 	bic.w	r1, r0, #7
20002f5e:	468d      	mov	sp, r1
20002f60:	b589      	push	{r0, r3, r7, lr}
20002f62:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG1 );
20002f64:	f04f 0001 	mov.w	r0, #1
20002f68:	f7ff ffd8 	bl	20002f1c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag1_IRQn );
20002f6c:	f04f 0077 	mov.w	r0, #119	; 0x77
20002f70:	f7ff ffb6 	bl	20002ee0 <NVIC_ClearPendingIRQ>
}
20002f74:	46bd      	mov	sp, r7
20002f76:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002f7a:	4685      	mov	sp, r0
20002f7c:	4770      	bx	lr
20002f7e:	bf00      	nop

20002f80 <ACE_PPE_Flag2_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag2_IRQHandler( void )
#else
void ACE_PPE_Flag2_IRQHandler( void )
#endif
{
20002f80:	4668      	mov	r0, sp
20002f82:	f020 0107 	bic.w	r1, r0, #7
20002f86:	468d      	mov	sp, r1
20002f88:	b589      	push	{r0, r3, r7, lr}
20002f8a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG2 );
20002f8c:	f04f 0002 	mov.w	r0, #2
20002f90:	f7ff ffc4 	bl	20002f1c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag2_IRQn );
20002f94:	f04f 0078 	mov.w	r0, #120	; 0x78
20002f98:	f7ff ffa2 	bl	20002ee0 <NVIC_ClearPendingIRQ>
}
20002f9c:	46bd      	mov	sp, r7
20002f9e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002fa2:	4685      	mov	sp, r0
20002fa4:	4770      	bx	lr
20002fa6:	bf00      	nop

20002fa8 <ACE_PPE_Flag3_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag3_IRQHandler( void )
#else
void ACE_PPE_Flag3_IRQHandler( void )
#endif
{
20002fa8:	4668      	mov	r0, sp
20002faa:	f020 0107 	bic.w	r1, r0, #7
20002fae:	468d      	mov	sp, r1
20002fb0:	b589      	push	{r0, r3, r7, lr}
20002fb2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG3 );
20002fb4:	f04f 0003 	mov.w	r0, #3
20002fb8:	f7ff ffb0 	bl	20002f1c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag3_IRQn );
20002fbc:	f04f 0079 	mov.w	r0, #121	; 0x79
20002fc0:	f7ff ff8e 	bl	20002ee0 <NVIC_ClearPendingIRQ>
}
20002fc4:	46bd      	mov	sp, r7
20002fc6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002fca:	4685      	mov	sp, r0
20002fcc:	4770      	bx	lr
20002fce:	bf00      	nop

20002fd0 <ACE_PPE_Flag4_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag4_IRQHandler( void )
#else
void ACE_PPE_Flag4_IRQHandler( void )
#endif
{
20002fd0:	4668      	mov	r0, sp
20002fd2:	f020 0107 	bic.w	r1, r0, #7
20002fd6:	468d      	mov	sp, r1
20002fd8:	b589      	push	{r0, r3, r7, lr}
20002fda:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG4 );
20002fdc:	f04f 0004 	mov.w	r0, #4
20002fe0:	f7ff ff9c 	bl	20002f1c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag4_IRQn );
20002fe4:	f04f 007a 	mov.w	r0, #122	; 0x7a
20002fe8:	f7ff ff7a 	bl	20002ee0 <NVIC_ClearPendingIRQ>
}
20002fec:	46bd      	mov	sp, r7
20002fee:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002ff2:	4685      	mov	sp, r0
20002ff4:	4770      	bx	lr
20002ff6:	bf00      	nop

20002ff8 <ACE_PPE_Flag5_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag5_IRQHandler( void )
#else
void ACE_PPE_Flag5_IRQHandler( void )
#endif
{
20002ff8:	4668      	mov	r0, sp
20002ffa:	f020 0107 	bic.w	r1, r0, #7
20002ffe:	468d      	mov	sp, r1
20003000:	b589      	push	{r0, r3, r7, lr}
20003002:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG5 );
20003004:	f04f 0005 	mov.w	r0, #5
20003008:	f7ff ff88 	bl	20002f1c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag5_IRQn );
2000300c:	f04f 007b 	mov.w	r0, #123	; 0x7b
20003010:	f7ff ff66 	bl	20002ee0 <NVIC_ClearPendingIRQ>
}
20003014:	46bd      	mov	sp, r7
20003016:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000301a:	4685      	mov	sp, r0
2000301c:	4770      	bx	lr
2000301e:	bf00      	nop

20003020 <ACE_PPE_Flag6_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag6_IRQHandler( void )
#else
void ACE_PPE_Flag6_IRQHandler( void )
#endif
{
20003020:	4668      	mov	r0, sp
20003022:	f020 0107 	bic.w	r1, r0, #7
20003026:	468d      	mov	sp, r1
20003028:	b589      	push	{r0, r3, r7, lr}
2000302a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG6 );
2000302c:	f04f 0006 	mov.w	r0, #6
20003030:	f7ff ff74 	bl	20002f1c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag6_IRQn );
20003034:	f04f 007c 	mov.w	r0, #124	; 0x7c
20003038:	f7ff ff52 	bl	20002ee0 <NVIC_ClearPendingIRQ>
}
2000303c:	46bd      	mov	sp, r7
2000303e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003042:	4685      	mov	sp, r0
20003044:	4770      	bx	lr
20003046:	bf00      	nop

20003048 <ACE_PPE_Flag7_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag7_IRQHandler( void )
#else
void ACE_PPE_Flag7_IRQHandler( void )
#endif
{
20003048:	4668      	mov	r0, sp
2000304a:	f020 0107 	bic.w	r1, r0, #7
2000304e:	468d      	mov	sp, r1
20003050:	b589      	push	{r0, r3, r7, lr}
20003052:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG7 );
20003054:	f04f 0007 	mov.w	r0, #7
20003058:	f7ff ff60 	bl	20002f1c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag7_IRQn );
2000305c:	f04f 007d 	mov.w	r0, #125	; 0x7d
20003060:	f7ff ff3e 	bl	20002ee0 <NVIC_ClearPendingIRQ>
}
20003064:	46bd      	mov	sp, r7
20003066:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000306a:	4685      	mov	sp, r0
2000306c:	4770      	bx	lr
2000306e:	bf00      	nop

20003070 <ACE_PPE_Flag8_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag8_IRQHandler( void )
#else
void ACE_PPE_Flag8_IRQHandler( void )
#endif
{
20003070:	4668      	mov	r0, sp
20003072:	f020 0107 	bic.w	r1, r0, #7
20003076:	468d      	mov	sp, r1
20003078:	b589      	push	{r0, r3, r7, lr}
2000307a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG8 );
2000307c:	f04f 0008 	mov.w	r0, #8
20003080:	f7ff ff4c 	bl	20002f1c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag8_IRQn );
20003084:	f04f 007e 	mov.w	r0, #126	; 0x7e
20003088:	f7ff ff2a 	bl	20002ee0 <NVIC_ClearPendingIRQ>
}
2000308c:	46bd      	mov	sp, r7
2000308e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003092:	4685      	mov	sp, r0
20003094:	4770      	bx	lr
20003096:	bf00      	nop

20003098 <ACE_PPE_Flag9_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag9_IRQHandler( void )
#else
void ACE_PPE_Flag9_IRQHandler( void )
#endif
{
20003098:	4668      	mov	r0, sp
2000309a:	f020 0107 	bic.w	r1, r0, #7
2000309e:	468d      	mov	sp, r1
200030a0:	b589      	push	{r0, r3, r7, lr}
200030a2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG9 );
200030a4:	f04f 0009 	mov.w	r0, #9
200030a8:	f7ff ff38 	bl	20002f1c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag9_IRQn );
200030ac:	f04f 007f 	mov.w	r0, #127	; 0x7f
200030b0:	f7ff ff16 	bl	20002ee0 <NVIC_ClearPendingIRQ>
}
200030b4:	46bd      	mov	sp, r7
200030b6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200030ba:	4685      	mov	sp, r0
200030bc:	4770      	bx	lr
200030be:	bf00      	nop

200030c0 <ACE_PPE_Flag10_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag10_IRQHandler( void )
#else
void ACE_PPE_Flag10_IRQHandler( void )
#endif
{
200030c0:	4668      	mov	r0, sp
200030c2:	f020 0107 	bic.w	r1, r0, #7
200030c6:	468d      	mov	sp, r1
200030c8:	b589      	push	{r0, r3, r7, lr}
200030ca:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG10 );
200030cc:	f04f 000a 	mov.w	r0, #10
200030d0:	f7ff ff24 	bl	20002f1c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag10_IRQn );
200030d4:	f04f 0080 	mov.w	r0, #128	; 0x80
200030d8:	f7ff ff02 	bl	20002ee0 <NVIC_ClearPendingIRQ>
}
200030dc:	46bd      	mov	sp, r7
200030de:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200030e2:	4685      	mov	sp, r0
200030e4:	4770      	bx	lr
200030e6:	bf00      	nop

200030e8 <ACE_PPE_Flag11_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag11_IRQHandler( void )
#else
void ACE_PPE_Flag11_IRQHandler( void )
#endif
{
200030e8:	4668      	mov	r0, sp
200030ea:	f020 0107 	bic.w	r1, r0, #7
200030ee:	468d      	mov	sp, r1
200030f0:	b589      	push	{r0, r3, r7, lr}
200030f2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG11 );
200030f4:	f04f 000b 	mov.w	r0, #11
200030f8:	f7ff ff10 	bl	20002f1c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag11_IRQn );
200030fc:	f04f 0081 	mov.w	r0, #129	; 0x81
20003100:	f7ff feee 	bl	20002ee0 <NVIC_ClearPendingIRQ>
}
20003104:	46bd      	mov	sp, r7
20003106:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000310a:	4685      	mov	sp, r0
2000310c:	4770      	bx	lr
2000310e:	bf00      	nop

20003110 <ACE_PPE_Flag12_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag12_IRQHandler( void )
#else
void ACE_PPE_Flag12_IRQHandler( void )
#endif
{
20003110:	4668      	mov	r0, sp
20003112:	f020 0107 	bic.w	r1, r0, #7
20003116:	468d      	mov	sp, r1
20003118:	b589      	push	{r0, r3, r7, lr}
2000311a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG12 );
2000311c:	f04f 000c 	mov.w	r0, #12
20003120:	f7ff fefc 	bl	20002f1c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag12_IRQn );
20003124:	f04f 0082 	mov.w	r0, #130	; 0x82
20003128:	f7ff feda 	bl	20002ee0 <NVIC_ClearPendingIRQ>
}
2000312c:	46bd      	mov	sp, r7
2000312e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003132:	4685      	mov	sp, r0
20003134:	4770      	bx	lr
20003136:	bf00      	nop

20003138 <ACE_PPE_Flag13_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag13_IRQHandler( void )
#else
void ACE_PPE_Flag13_IRQHandler( void )
#endif
{
20003138:	4668      	mov	r0, sp
2000313a:	f020 0107 	bic.w	r1, r0, #7
2000313e:	468d      	mov	sp, r1
20003140:	b589      	push	{r0, r3, r7, lr}
20003142:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG13 );
20003144:	f04f 000d 	mov.w	r0, #13
20003148:	f7ff fee8 	bl	20002f1c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag13_IRQn );
2000314c:	f04f 0083 	mov.w	r0, #131	; 0x83
20003150:	f7ff fec6 	bl	20002ee0 <NVIC_ClearPendingIRQ>
}
20003154:	46bd      	mov	sp, r7
20003156:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000315a:	4685      	mov	sp, r0
2000315c:	4770      	bx	lr
2000315e:	bf00      	nop

20003160 <ACE_PPE_Flag14_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag14_IRQHandler( void )
#else
void ACE_PPE_Flag14_IRQHandler( void )
#endif
{
20003160:	4668      	mov	r0, sp
20003162:	f020 0107 	bic.w	r1, r0, #7
20003166:	468d      	mov	sp, r1
20003168:	b589      	push	{r0, r3, r7, lr}
2000316a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG14 );
2000316c:	f04f 000e 	mov.w	r0, #14
20003170:	f7ff fed4 	bl	20002f1c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag14_IRQn );
20003174:	f04f 0084 	mov.w	r0, #132	; 0x84
20003178:	f7ff feb2 	bl	20002ee0 <NVIC_ClearPendingIRQ>
}
2000317c:	46bd      	mov	sp, r7
2000317e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003182:	4685      	mov	sp, r0
20003184:	4770      	bx	lr
20003186:	bf00      	nop

20003188 <ACE_PPE_Flag15_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag15_IRQHandler( void )
#else
void ACE_PPE_Flag15_IRQHandler( void )
#endif
{
20003188:	4668      	mov	r0, sp
2000318a:	f020 0107 	bic.w	r1, r0, #7
2000318e:	468d      	mov	sp, r1
20003190:	b589      	push	{r0, r3, r7, lr}
20003192:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG15 );
20003194:	f04f 000f 	mov.w	r0, #15
20003198:	f7ff fec0 	bl	20002f1c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag15_IRQn );
2000319c:	f04f 0085 	mov.w	r0, #133	; 0x85
200031a0:	f7ff fe9e 	bl	20002ee0 <NVIC_ClearPendingIRQ>
}
200031a4:	46bd      	mov	sp, r7
200031a6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200031aa:	4685      	mov	sp, r0
200031ac:	4770      	bx	lr
200031ae:	bf00      	nop

200031b0 <ACE_PPE_Flag16_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag16_IRQHandler( void )
#else
void ACE_PPE_Flag16_IRQHandler( void )
#endif
{
200031b0:	4668      	mov	r0, sp
200031b2:	f020 0107 	bic.w	r1, r0, #7
200031b6:	468d      	mov	sp, r1
200031b8:	b589      	push	{r0, r3, r7, lr}
200031ba:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG16 );
200031bc:	f04f 0010 	mov.w	r0, #16
200031c0:	f7ff feac 	bl	20002f1c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag16_IRQn );
200031c4:	f04f 0086 	mov.w	r0, #134	; 0x86
200031c8:	f7ff fe8a 	bl	20002ee0 <NVIC_ClearPendingIRQ>
}
200031cc:	46bd      	mov	sp, r7
200031ce:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200031d2:	4685      	mov	sp, r0
200031d4:	4770      	bx	lr
200031d6:	bf00      	nop

200031d8 <ACE_PPE_Flag17_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag17_IRQHandler( void )
#else
void ACE_PPE_Flag17_IRQHandler( void )
#endif
{
200031d8:	4668      	mov	r0, sp
200031da:	f020 0107 	bic.w	r1, r0, #7
200031de:	468d      	mov	sp, r1
200031e0:	b589      	push	{r0, r3, r7, lr}
200031e2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG17 );
200031e4:	f04f 0011 	mov.w	r0, #17
200031e8:	f7ff fe98 	bl	20002f1c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag17_IRQn );
200031ec:	f04f 0087 	mov.w	r0, #135	; 0x87
200031f0:	f7ff fe76 	bl	20002ee0 <NVIC_ClearPendingIRQ>
}
200031f4:	46bd      	mov	sp, r7
200031f6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200031fa:	4685      	mov	sp, r0
200031fc:	4770      	bx	lr
200031fe:	bf00      	nop

20003200 <ACE_PPE_Flag18_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag18_IRQHandler( void )
#else
void ACE_PPE_Flag18_IRQHandler( void )
#endif
{
20003200:	4668      	mov	r0, sp
20003202:	f020 0107 	bic.w	r1, r0, #7
20003206:	468d      	mov	sp, r1
20003208:	b589      	push	{r0, r3, r7, lr}
2000320a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG18 );
2000320c:	f04f 0012 	mov.w	r0, #18
20003210:	f7ff fe84 	bl	20002f1c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag18_IRQn );
20003214:	f04f 0088 	mov.w	r0, #136	; 0x88
20003218:	f7ff fe62 	bl	20002ee0 <NVIC_ClearPendingIRQ>
}
2000321c:	46bd      	mov	sp, r7
2000321e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003222:	4685      	mov	sp, r0
20003224:	4770      	bx	lr
20003226:	bf00      	nop

20003228 <ACE_PPE_Flag19_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag19_IRQHandler( void )
#else
void ACE_PPE_Flag19_IRQHandler( void )
#endif
{
20003228:	4668      	mov	r0, sp
2000322a:	f020 0107 	bic.w	r1, r0, #7
2000322e:	468d      	mov	sp, r1
20003230:	b589      	push	{r0, r3, r7, lr}
20003232:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG19 );
20003234:	f04f 0013 	mov.w	r0, #19
20003238:	f7ff fe70 	bl	20002f1c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag19_IRQn );
2000323c:	f04f 0089 	mov.w	r0, #137	; 0x89
20003240:	f7ff fe4e 	bl	20002ee0 <NVIC_ClearPendingIRQ>
}
20003244:	46bd      	mov	sp, r7
20003246:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000324a:	4685      	mov	sp, r0
2000324c:	4770      	bx	lr
2000324e:	bf00      	nop

20003250 <ACE_PPE_Flag20_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag20_IRQHandler( void )
#else
void ACE_PPE_Flag20_IRQHandler( void )
#endif
{
20003250:	4668      	mov	r0, sp
20003252:	f020 0107 	bic.w	r1, r0, #7
20003256:	468d      	mov	sp, r1
20003258:	b589      	push	{r0, r3, r7, lr}
2000325a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG20 );
2000325c:	f04f 0014 	mov.w	r0, #20
20003260:	f7ff fe5c 	bl	20002f1c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag20_IRQn );
20003264:	f04f 008a 	mov.w	r0, #138	; 0x8a
20003268:	f7ff fe3a 	bl	20002ee0 <NVIC_ClearPendingIRQ>
}
2000326c:	46bd      	mov	sp, r7
2000326e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003272:	4685      	mov	sp, r0
20003274:	4770      	bx	lr
20003276:	bf00      	nop

20003278 <ACE_PPE_Flag21_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag21_IRQHandler( void )
#else
void ACE_PPE_Flag21_IRQHandler( void )
#endif
{
20003278:	4668      	mov	r0, sp
2000327a:	f020 0107 	bic.w	r1, r0, #7
2000327e:	468d      	mov	sp, r1
20003280:	b589      	push	{r0, r3, r7, lr}
20003282:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG21 );
20003284:	f04f 0015 	mov.w	r0, #21
20003288:	f7ff fe48 	bl	20002f1c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag21_IRQn );
2000328c:	f04f 008b 	mov.w	r0, #139	; 0x8b
20003290:	f7ff fe26 	bl	20002ee0 <NVIC_ClearPendingIRQ>
}
20003294:	46bd      	mov	sp, r7
20003296:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000329a:	4685      	mov	sp, r0
2000329c:	4770      	bx	lr
2000329e:	bf00      	nop

200032a0 <ACE_PPE_Flag22_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag22_IRQHandler( void )
#else
void ACE_PPE_Flag22_IRQHandler( void )
#endif
{
200032a0:	4668      	mov	r0, sp
200032a2:	f020 0107 	bic.w	r1, r0, #7
200032a6:	468d      	mov	sp, r1
200032a8:	b589      	push	{r0, r3, r7, lr}
200032aa:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG22 );
200032ac:	f04f 0016 	mov.w	r0, #22
200032b0:	f7ff fe34 	bl	20002f1c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag22_IRQn );
200032b4:	f04f 008c 	mov.w	r0, #140	; 0x8c
200032b8:	f7ff fe12 	bl	20002ee0 <NVIC_ClearPendingIRQ>
}
200032bc:	46bd      	mov	sp, r7
200032be:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200032c2:	4685      	mov	sp, r0
200032c4:	4770      	bx	lr
200032c6:	bf00      	nop

200032c8 <ACE_PPE_Flag23_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag23_IRQHandler( void )
#else
void ACE_PPE_Flag23_IRQHandler( void )
#endif
{
200032c8:	4668      	mov	r0, sp
200032ca:	f020 0107 	bic.w	r1, r0, #7
200032ce:	468d      	mov	sp, r1
200032d0:	b589      	push	{r0, r3, r7, lr}
200032d2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG23 );
200032d4:	f04f 0017 	mov.w	r0, #23
200032d8:	f7ff fe20 	bl	20002f1c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag23_IRQn );
200032dc:	f04f 008d 	mov.w	r0, #141	; 0x8d
200032e0:	f7ff fdfe 	bl	20002ee0 <NVIC_ClearPendingIRQ>
}
200032e4:	46bd      	mov	sp, r7
200032e6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200032ea:	4685      	mov	sp, r0
200032ec:	4770      	bx	lr
200032ee:	bf00      	nop

200032f0 <ACE_PPE_Flag24_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag24_IRQHandler( void )
#else
void ACE_PPE_Flag24_IRQHandler( void )
#endif
{
200032f0:	4668      	mov	r0, sp
200032f2:	f020 0107 	bic.w	r1, r0, #7
200032f6:	468d      	mov	sp, r1
200032f8:	b589      	push	{r0, r3, r7, lr}
200032fa:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG24 );
200032fc:	f04f 0018 	mov.w	r0, #24
20003300:	f7ff fe0c 	bl	20002f1c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag24_IRQn );
20003304:	f04f 008e 	mov.w	r0, #142	; 0x8e
20003308:	f7ff fdea 	bl	20002ee0 <NVIC_ClearPendingIRQ>
}
2000330c:	46bd      	mov	sp, r7
2000330e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003312:	4685      	mov	sp, r0
20003314:	4770      	bx	lr
20003316:	bf00      	nop

20003318 <ACE_PPE_Flag25_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag25_IRQHandler( void )
#else
void ACE_PPE_Flag25_IRQHandler( void )
#endif
{
20003318:	4668      	mov	r0, sp
2000331a:	f020 0107 	bic.w	r1, r0, #7
2000331e:	468d      	mov	sp, r1
20003320:	b589      	push	{r0, r3, r7, lr}
20003322:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG25 );
20003324:	f04f 0019 	mov.w	r0, #25
20003328:	f7ff fdf8 	bl	20002f1c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag25_IRQn );
2000332c:	f04f 008f 	mov.w	r0, #143	; 0x8f
20003330:	f7ff fdd6 	bl	20002ee0 <NVIC_ClearPendingIRQ>
}
20003334:	46bd      	mov	sp, r7
20003336:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000333a:	4685      	mov	sp, r0
2000333c:	4770      	bx	lr
2000333e:	bf00      	nop

20003340 <ACE_PPE_Flag26_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag26_IRQHandler( void )
#else
void ACE_PPE_Flag26_IRQHandler( void )
#endif
{
20003340:	4668      	mov	r0, sp
20003342:	f020 0107 	bic.w	r1, r0, #7
20003346:	468d      	mov	sp, r1
20003348:	b589      	push	{r0, r3, r7, lr}
2000334a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG26 );
2000334c:	f04f 001a 	mov.w	r0, #26
20003350:	f7ff fde4 	bl	20002f1c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag26_IRQn );
20003354:	f04f 0090 	mov.w	r0, #144	; 0x90
20003358:	f7ff fdc2 	bl	20002ee0 <NVIC_ClearPendingIRQ>
}
2000335c:	46bd      	mov	sp, r7
2000335e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003362:	4685      	mov	sp, r0
20003364:	4770      	bx	lr
20003366:	bf00      	nop

20003368 <ACE_PPE_Flag27_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag27_IRQHandler( void )
#else
void ACE_PPE_Flag27_IRQHandler( void )
#endif
{
20003368:	4668      	mov	r0, sp
2000336a:	f020 0107 	bic.w	r1, r0, #7
2000336e:	468d      	mov	sp, r1
20003370:	b589      	push	{r0, r3, r7, lr}
20003372:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG27 );
20003374:	f04f 001b 	mov.w	r0, #27
20003378:	f7ff fdd0 	bl	20002f1c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag27_IRQn );
2000337c:	f04f 0091 	mov.w	r0, #145	; 0x91
20003380:	f7ff fdae 	bl	20002ee0 <NVIC_ClearPendingIRQ>
}
20003384:	46bd      	mov	sp, r7
20003386:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000338a:	4685      	mov	sp, r0
2000338c:	4770      	bx	lr
2000338e:	bf00      	nop

20003390 <ACE_PPE_Flag28_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag28_IRQHandler( void )
#else
void ACE_PPE_Flag28_IRQHandler( void )
#endif
{
20003390:	4668      	mov	r0, sp
20003392:	f020 0107 	bic.w	r1, r0, #7
20003396:	468d      	mov	sp, r1
20003398:	b589      	push	{r0, r3, r7, lr}
2000339a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG28 );
2000339c:	f04f 001c 	mov.w	r0, #28
200033a0:	f7ff fdbc 	bl	20002f1c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag28_IRQn );
200033a4:	f04f 0092 	mov.w	r0, #146	; 0x92
200033a8:	f7ff fd9a 	bl	20002ee0 <NVIC_ClearPendingIRQ>
}
200033ac:	46bd      	mov	sp, r7
200033ae:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200033b2:	4685      	mov	sp, r0
200033b4:	4770      	bx	lr
200033b6:	bf00      	nop

200033b8 <ACE_PPE_Flag29_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag29_IRQHandler( void )
#else
void ACE_PPE_Flag29_IRQHandler( void )
#endif
{
200033b8:	4668      	mov	r0, sp
200033ba:	f020 0107 	bic.w	r1, r0, #7
200033be:	468d      	mov	sp, r1
200033c0:	b589      	push	{r0, r3, r7, lr}
200033c2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG29 );
200033c4:	f04f 001d 	mov.w	r0, #29
200033c8:	f7ff fda8 	bl	20002f1c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag29_IRQn );
200033cc:	f04f 0093 	mov.w	r0, #147	; 0x93
200033d0:	f7ff fd86 	bl	20002ee0 <NVIC_ClearPendingIRQ>
}
200033d4:	46bd      	mov	sp, r7
200033d6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200033da:	4685      	mov	sp, r0
200033dc:	4770      	bx	lr
200033de:	bf00      	nop

200033e0 <ACE_PPE_Flag30_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag30_IRQHandler( void )
#else
void ACE_PPE_Flag30_IRQHandler( void )
#endif
{
200033e0:	4668      	mov	r0, sp
200033e2:	f020 0107 	bic.w	r1, r0, #7
200033e6:	468d      	mov	sp, r1
200033e8:	b589      	push	{r0, r3, r7, lr}
200033ea:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG30 );
200033ec:	f04f 001e 	mov.w	r0, #30
200033f0:	f7ff fd94 	bl	20002f1c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag30_IRQn );
200033f4:	f04f 0094 	mov.w	r0, #148	; 0x94
200033f8:	f7ff fd72 	bl	20002ee0 <NVIC_ClearPendingIRQ>
}
200033fc:	46bd      	mov	sp, r7
200033fe:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003402:	4685      	mov	sp, r0
20003404:	4770      	bx	lr
20003406:	bf00      	nop

20003408 <ACE_PPE_Flag31_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag31_IRQHandler( void )
#else
void ACE_PPE_Flag31_IRQHandler( void )
#endif
{
20003408:	4668      	mov	r0, sp
2000340a:	f020 0107 	bic.w	r1, r0, #7
2000340e:	468d      	mov	sp, r1
20003410:	b589      	push	{r0, r3, r7, lr}
20003412:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG31 );
20003414:	f04f 001f 	mov.w	r0, #31
20003418:	f7ff fd80 	bl	20002f1c <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag31_IRQn );
2000341c:	f04f 0095 	mov.w	r0, #149	; 0x95
20003420:	f7ff fd5e 	bl	20002ee0 <NVIC_ClearPendingIRQ>
}
20003424:	46bd      	mov	sp, r7
20003426:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000342a:	4685      	mov	sp, r0
2000342c:	4770      	bx	lr
2000342e:	bf00      	nop

20003430 <__aeabi_drsub>:
20003430:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
20003434:	e002      	b.n	2000343c <__adddf3>
20003436:	bf00      	nop

20003438 <__aeabi_dsub>:
20003438:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

2000343c <__adddf3>:
2000343c:	b530      	push	{r4, r5, lr}
2000343e:	ea4f 0441 	mov.w	r4, r1, lsl #1
20003442:	ea4f 0543 	mov.w	r5, r3, lsl #1
20003446:	ea94 0f05 	teq	r4, r5
2000344a:	bf08      	it	eq
2000344c:	ea90 0f02 	teqeq	r0, r2
20003450:	bf1f      	itttt	ne
20003452:	ea54 0c00 	orrsne.w	ip, r4, r0
20003456:	ea55 0c02 	orrsne.w	ip, r5, r2
2000345a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
2000345e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
20003462:	f000 80e2 	beq.w	2000362a <__adddf3+0x1ee>
20003466:	ea4f 5454 	mov.w	r4, r4, lsr #21
2000346a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
2000346e:	bfb8      	it	lt
20003470:	426d      	neglt	r5, r5
20003472:	dd0c      	ble.n	2000348e <__adddf3+0x52>
20003474:	442c      	add	r4, r5
20003476:	ea80 0202 	eor.w	r2, r0, r2
2000347a:	ea81 0303 	eor.w	r3, r1, r3
2000347e:	ea82 0000 	eor.w	r0, r2, r0
20003482:	ea83 0101 	eor.w	r1, r3, r1
20003486:	ea80 0202 	eor.w	r2, r0, r2
2000348a:	ea81 0303 	eor.w	r3, r1, r3
2000348e:	2d36      	cmp	r5, #54	; 0x36
20003490:	bf88      	it	hi
20003492:	bd30      	pophi	{r4, r5, pc}
20003494:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
20003498:	ea4f 3101 	mov.w	r1, r1, lsl #12
2000349c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
200034a0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
200034a4:	d002      	beq.n	200034ac <__adddf3+0x70>
200034a6:	4240      	negs	r0, r0
200034a8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
200034ac:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
200034b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
200034b4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
200034b8:	d002      	beq.n	200034c0 <__adddf3+0x84>
200034ba:	4252      	negs	r2, r2
200034bc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
200034c0:	ea94 0f05 	teq	r4, r5
200034c4:	f000 80a7 	beq.w	20003616 <__adddf3+0x1da>
200034c8:	f1a4 0401 	sub.w	r4, r4, #1
200034cc:	f1d5 0e20 	rsbs	lr, r5, #32
200034d0:	db0d      	blt.n	200034ee <__adddf3+0xb2>
200034d2:	fa02 fc0e 	lsl.w	ip, r2, lr
200034d6:	fa22 f205 	lsr.w	r2, r2, r5
200034da:	1880      	adds	r0, r0, r2
200034dc:	f141 0100 	adc.w	r1, r1, #0
200034e0:	fa03 f20e 	lsl.w	r2, r3, lr
200034e4:	1880      	adds	r0, r0, r2
200034e6:	fa43 f305 	asr.w	r3, r3, r5
200034ea:	4159      	adcs	r1, r3
200034ec:	e00e      	b.n	2000350c <__adddf3+0xd0>
200034ee:	f1a5 0520 	sub.w	r5, r5, #32
200034f2:	f10e 0e20 	add.w	lr, lr, #32
200034f6:	2a01      	cmp	r2, #1
200034f8:	fa03 fc0e 	lsl.w	ip, r3, lr
200034fc:	bf28      	it	cs
200034fe:	f04c 0c02 	orrcs.w	ip, ip, #2
20003502:	fa43 f305 	asr.w	r3, r3, r5
20003506:	18c0      	adds	r0, r0, r3
20003508:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
2000350c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
20003510:	d507      	bpl.n	20003522 <__adddf3+0xe6>
20003512:	f04f 0e00 	mov.w	lr, #0
20003516:	f1dc 0c00 	rsbs	ip, ip, #0
2000351a:	eb7e 0000 	sbcs.w	r0, lr, r0
2000351e:	eb6e 0101 	sbc.w	r1, lr, r1
20003522:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
20003526:	d31b      	bcc.n	20003560 <__adddf3+0x124>
20003528:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
2000352c:	d30c      	bcc.n	20003548 <__adddf3+0x10c>
2000352e:	0849      	lsrs	r1, r1, #1
20003530:	ea5f 0030 	movs.w	r0, r0, rrx
20003534:	ea4f 0c3c 	mov.w	ip, ip, rrx
20003538:	f104 0401 	add.w	r4, r4, #1
2000353c:	ea4f 5244 	mov.w	r2, r4, lsl #21
20003540:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
20003544:	f080 809a 	bcs.w	2000367c <__adddf3+0x240>
20003548:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
2000354c:	bf08      	it	eq
2000354e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
20003552:	f150 0000 	adcs.w	r0, r0, #0
20003556:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
2000355a:	ea41 0105 	orr.w	r1, r1, r5
2000355e:	bd30      	pop	{r4, r5, pc}
20003560:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
20003564:	4140      	adcs	r0, r0
20003566:	eb41 0101 	adc.w	r1, r1, r1
2000356a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
2000356e:	f1a4 0401 	sub.w	r4, r4, #1
20003572:	d1e9      	bne.n	20003548 <__adddf3+0x10c>
20003574:	f091 0f00 	teq	r1, #0
20003578:	bf04      	itt	eq
2000357a:	4601      	moveq	r1, r0
2000357c:	2000      	moveq	r0, #0
2000357e:	fab1 f381 	clz	r3, r1
20003582:	bf08      	it	eq
20003584:	3320      	addeq	r3, #32
20003586:	f1a3 030b 	sub.w	r3, r3, #11
2000358a:	f1b3 0220 	subs.w	r2, r3, #32
2000358e:	da0c      	bge.n	200035aa <__adddf3+0x16e>
20003590:	320c      	adds	r2, #12
20003592:	dd08      	ble.n	200035a6 <__adddf3+0x16a>
20003594:	f102 0c14 	add.w	ip, r2, #20
20003598:	f1c2 020c 	rsb	r2, r2, #12
2000359c:	fa01 f00c 	lsl.w	r0, r1, ip
200035a0:	fa21 f102 	lsr.w	r1, r1, r2
200035a4:	e00c      	b.n	200035c0 <__adddf3+0x184>
200035a6:	f102 0214 	add.w	r2, r2, #20
200035aa:	bfd8      	it	le
200035ac:	f1c2 0c20 	rsble	ip, r2, #32
200035b0:	fa01 f102 	lsl.w	r1, r1, r2
200035b4:	fa20 fc0c 	lsr.w	ip, r0, ip
200035b8:	bfdc      	itt	le
200035ba:	ea41 010c 	orrle.w	r1, r1, ip
200035be:	4090      	lslle	r0, r2
200035c0:	1ae4      	subs	r4, r4, r3
200035c2:	bfa2      	ittt	ge
200035c4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
200035c8:	4329      	orrge	r1, r5
200035ca:	bd30      	popge	{r4, r5, pc}
200035cc:	ea6f 0404 	mvn.w	r4, r4
200035d0:	3c1f      	subs	r4, #31
200035d2:	da1c      	bge.n	2000360e <__adddf3+0x1d2>
200035d4:	340c      	adds	r4, #12
200035d6:	dc0e      	bgt.n	200035f6 <__adddf3+0x1ba>
200035d8:	f104 0414 	add.w	r4, r4, #20
200035dc:	f1c4 0220 	rsb	r2, r4, #32
200035e0:	fa20 f004 	lsr.w	r0, r0, r4
200035e4:	fa01 f302 	lsl.w	r3, r1, r2
200035e8:	ea40 0003 	orr.w	r0, r0, r3
200035ec:	fa21 f304 	lsr.w	r3, r1, r4
200035f0:	ea45 0103 	orr.w	r1, r5, r3
200035f4:	bd30      	pop	{r4, r5, pc}
200035f6:	f1c4 040c 	rsb	r4, r4, #12
200035fa:	f1c4 0220 	rsb	r2, r4, #32
200035fe:	fa20 f002 	lsr.w	r0, r0, r2
20003602:	fa01 f304 	lsl.w	r3, r1, r4
20003606:	ea40 0003 	orr.w	r0, r0, r3
2000360a:	4629      	mov	r1, r5
2000360c:	bd30      	pop	{r4, r5, pc}
2000360e:	fa21 f004 	lsr.w	r0, r1, r4
20003612:	4629      	mov	r1, r5
20003614:	bd30      	pop	{r4, r5, pc}
20003616:	f094 0f00 	teq	r4, #0
2000361a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
2000361e:	bf06      	itte	eq
20003620:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
20003624:	3401      	addeq	r4, #1
20003626:	3d01      	subne	r5, #1
20003628:	e74e      	b.n	200034c8 <__adddf3+0x8c>
2000362a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
2000362e:	bf18      	it	ne
20003630:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
20003634:	d029      	beq.n	2000368a <__adddf3+0x24e>
20003636:	ea94 0f05 	teq	r4, r5
2000363a:	bf08      	it	eq
2000363c:	ea90 0f02 	teqeq	r0, r2
20003640:	d005      	beq.n	2000364e <__adddf3+0x212>
20003642:	ea54 0c00 	orrs.w	ip, r4, r0
20003646:	bf04      	itt	eq
20003648:	4619      	moveq	r1, r3
2000364a:	4610      	moveq	r0, r2
2000364c:	bd30      	pop	{r4, r5, pc}
2000364e:	ea91 0f03 	teq	r1, r3
20003652:	bf1e      	ittt	ne
20003654:	2100      	movne	r1, #0
20003656:	2000      	movne	r0, #0
20003658:	bd30      	popne	{r4, r5, pc}
2000365a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
2000365e:	d105      	bne.n	2000366c <__adddf3+0x230>
20003660:	0040      	lsls	r0, r0, #1
20003662:	4149      	adcs	r1, r1
20003664:	bf28      	it	cs
20003666:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
2000366a:	bd30      	pop	{r4, r5, pc}
2000366c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
20003670:	bf3c      	itt	cc
20003672:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
20003676:	bd30      	popcc	{r4, r5, pc}
20003678:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
2000367c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
20003680:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
20003684:	f04f 0000 	mov.w	r0, #0
20003688:	bd30      	pop	{r4, r5, pc}
2000368a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
2000368e:	bf1a      	itte	ne
20003690:	4619      	movne	r1, r3
20003692:	4610      	movne	r0, r2
20003694:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
20003698:	bf1c      	itt	ne
2000369a:	460b      	movne	r3, r1
2000369c:	4602      	movne	r2, r0
2000369e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
200036a2:	bf06      	itte	eq
200036a4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
200036a8:	ea91 0f03 	teqeq	r1, r3
200036ac:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
200036b0:	bd30      	pop	{r4, r5, pc}
200036b2:	bf00      	nop

200036b4 <__aeabi_ui2d>:
200036b4:	f090 0f00 	teq	r0, #0
200036b8:	bf04      	itt	eq
200036ba:	2100      	moveq	r1, #0
200036bc:	4770      	bxeq	lr
200036be:	b530      	push	{r4, r5, lr}
200036c0:	f44f 6480 	mov.w	r4, #1024	; 0x400
200036c4:	f104 0432 	add.w	r4, r4, #50	; 0x32
200036c8:	f04f 0500 	mov.w	r5, #0
200036cc:	f04f 0100 	mov.w	r1, #0
200036d0:	e750      	b.n	20003574 <__adddf3+0x138>
200036d2:	bf00      	nop

200036d4 <__aeabi_i2d>:
200036d4:	f090 0f00 	teq	r0, #0
200036d8:	bf04      	itt	eq
200036da:	2100      	moveq	r1, #0
200036dc:	4770      	bxeq	lr
200036de:	b530      	push	{r4, r5, lr}
200036e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
200036e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
200036e8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
200036ec:	bf48      	it	mi
200036ee:	4240      	negmi	r0, r0
200036f0:	f04f 0100 	mov.w	r1, #0
200036f4:	e73e      	b.n	20003574 <__adddf3+0x138>
200036f6:	bf00      	nop

200036f8 <__aeabi_f2d>:
200036f8:	0042      	lsls	r2, r0, #1
200036fa:	ea4f 01e2 	mov.w	r1, r2, asr #3
200036fe:	ea4f 0131 	mov.w	r1, r1, rrx
20003702:	ea4f 7002 	mov.w	r0, r2, lsl #28
20003706:	bf1f      	itttt	ne
20003708:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
2000370c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
20003710:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
20003714:	4770      	bxne	lr
20003716:	f092 0f00 	teq	r2, #0
2000371a:	bf14      	ite	ne
2000371c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
20003720:	4770      	bxeq	lr
20003722:	b530      	push	{r4, r5, lr}
20003724:	f44f 7460 	mov.w	r4, #896	; 0x380
20003728:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
2000372c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
20003730:	e720      	b.n	20003574 <__adddf3+0x138>
20003732:	bf00      	nop

20003734 <__aeabi_ul2d>:
20003734:	ea50 0201 	orrs.w	r2, r0, r1
20003738:	bf08      	it	eq
2000373a:	4770      	bxeq	lr
2000373c:	b530      	push	{r4, r5, lr}
2000373e:	f04f 0500 	mov.w	r5, #0
20003742:	e00a      	b.n	2000375a <__aeabi_l2d+0x16>

20003744 <__aeabi_l2d>:
20003744:	ea50 0201 	orrs.w	r2, r0, r1
20003748:	bf08      	it	eq
2000374a:	4770      	bxeq	lr
2000374c:	b530      	push	{r4, r5, lr}
2000374e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
20003752:	d502      	bpl.n	2000375a <__aeabi_l2d+0x16>
20003754:	4240      	negs	r0, r0
20003756:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
2000375a:	f44f 6480 	mov.w	r4, #1024	; 0x400
2000375e:	f104 0432 	add.w	r4, r4, #50	; 0x32
20003762:	ea5f 5c91 	movs.w	ip, r1, lsr #22
20003766:	f43f aedc 	beq.w	20003522 <__adddf3+0xe6>
2000376a:	f04f 0203 	mov.w	r2, #3
2000376e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
20003772:	bf18      	it	ne
20003774:	3203      	addne	r2, #3
20003776:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
2000377a:	bf18      	it	ne
2000377c:	3203      	addne	r2, #3
2000377e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
20003782:	f1c2 0320 	rsb	r3, r2, #32
20003786:	fa00 fc03 	lsl.w	ip, r0, r3
2000378a:	fa20 f002 	lsr.w	r0, r0, r2
2000378e:	fa01 fe03 	lsl.w	lr, r1, r3
20003792:	ea40 000e 	orr.w	r0, r0, lr
20003796:	fa21 f102 	lsr.w	r1, r1, r2
2000379a:	4414      	add	r4, r2
2000379c:	e6c1      	b.n	20003522 <__adddf3+0xe6>
2000379e:	bf00      	nop

200037a0 <__aeabi_dmul>:
200037a0:	b570      	push	{r4, r5, r6, lr}
200037a2:	f04f 0cff 	mov.w	ip, #255	; 0xff
200037a6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
200037aa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
200037ae:	bf1d      	ittte	ne
200037b0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
200037b4:	ea94 0f0c 	teqne	r4, ip
200037b8:	ea95 0f0c 	teqne	r5, ip
200037bc:	f000 f8de 	bleq	2000397c <__aeabi_dmul+0x1dc>
200037c0:	442c      	add	r4, r5
200037c2:	ea81 0603 	eor.w	r6, r1, r3
200037c6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
200037ca:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
200037ce:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
200037d2:	bf18      	it	ne
200037d4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
200037d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
200037dc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
200037e0:	d038      	beq.n	20003854 <__aeabi_dmul+0xb4>
200037e2:	fba0 ce02 	umull	ip, lr, r0, r2
200037e6:	f04f 0500 	mov.w	r5, #0
200037ea:	fbe1 e502 	umlal	lr, r5, r1, r2
200037ee:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
200037f2:	fbe0 e503 	umlal	lr, r5, r0, r3
200037f6:	f04f 0600 	mov.w	r6, #0
200037fa:	fbe1 5603 	umlal	r5, r6, r1, r3
200037fe:	f09c 0f00 	teq	ip, #0
20003802:	bf18      	it	ne
20003804:	f04e 0e01 	orrne.w	lr, lr, #1
20003808:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
2000380c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
20003810:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
20003814:	d204      	bcs.n	20003820 <__aeabi_dmul+0x80>
20003816:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
2000381a:	416d      	adcs	r5, r5
2000381c:	eb46 0606 	adc.w	r6, r6, r6
20003820:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
20003824:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
20003828:	ea4f 20c5 	mov.w	r0, r5, lsl #11
2000382c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
20003830:	ea4f 2ece 	mov.w	lr, lr, lsl #11
20003834:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
20003838:	bf88      	it	hi
2000383a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
2000383e:	d81e      	bhi.n	2000387e <__aeabi_dmul+0xde>
20003840:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
20003844:	bf08      	it	eq
20003846:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
2000384a:	f150 0000 	adcs.w	r0, r0, #0
2000384e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
20003852:	bd70      	pop	{r4, r5, r6, pc}
20003854:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
20003858:	ea46 0101 	orr.w	r1, r6, r1
2000385c:	ea40 0002 	orr.w	r0, r0, r2
20003860:	ea81 0103 	eor.w	r1, r1, r3
20003864:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
20003868:	bfc2      	ittt	gt
2000386a:	ebd4 050c 	rsbsgt	r5, r4, ip
2000386e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
20003872:	bd70      	popgt	{r4, r5, r6, pc}
20003874:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
20003878:	f04f 0e00 	mov.w	lr, #0
2000387c:	3c01      	subs	r4, #1
2000387e:	f300 80ab 	bgt.w	200039d8 <__aeabi_dmul+0x238>
20003882:	f114 0f36 	cmn.w	r4, #54	; 0x36
20003886:	bfde      	ittt	le
20003888:	2000      	movle	r0, #0
2000388a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
2000388e:	bd70      	pople	{r4, r5, r6, pc}
20003890:	f1c4 0400 	rsb	r4, r4, #0
20003894:	3c20      	subs	r4, #32
20003896:	da35      	bge.n	20003904 <__aeabi_dmul+0x164>
20003898:	340c      	adds	r4, #12
2000389a:	dc1b      	bgt.n	200038d4 <__aeabi_dmul+0x134>
2000389c:	f104 0414 	add.w	r4, r4, #20
200038a0:	f1c4 0520 	rsb	r5, r4, #32
200038a4:	fa00 f305 	lsl.w	r3, r0, r5
200038a8:	fa20 f004 	lsr.w	r0, r0, r4
200038ac:	fa01 f205 	lsl.w	r2, r1, r5
200038b0:	ea40 0002 	orr.w	r0, r0, r2
200038b4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
200038b8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
200038bc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
200038c0:	fa21 f604 	lsr.w	r6, r1, r4
200038c4:	eb42 0106 	adc.w	r1, r2, r6
200038c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
200038cc:	bf08      	it	eq
200038ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
200038d2:	bd70      	pop	{r4, r5, r6, pc}
200038d4:	f1c4 040c 	rsb	r4, r4, #12
200038d8:	f1c4 0520 	rsb	r5, r4, #32
200038dc:	fa00 f304 	lsl.w	r3, r0, r4
200038e0:	fa20 f005 	lsr.w	r0, r0, r5
200038e4:	fa01 f204 	lsl.w	r2, r1, r4
200038e8:	ea40 0002 	orr.w	r0, r0, r2
200038ec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
200038f0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
200038f4:	f141 0100 	adc.w	r1, r1, #0
200038f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
200038fc:	bf08      	it	eq
200038fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
20003902:	bd70      	pop	{r4, r5, r6, pc}
20003904:	f1c4 0520 	rsb	r5, r4, #32
20003908:	fa00 f205 	lsl.w	r2, r0, r5
2000390c:	ea4e 0e02 	orr.w	lr, lr, r2
20003910:	fa20 f304 	lsr.w	r3, r0, r4
20003914:	fa01 f205 	lsl.w	r2, r1, r5
20003918:	ea43 0302 	orr.w	r3, r3, r2
2000391c:	fa21 f004 	lsr.w	r0, r1, r4
20003920:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
20003924:	fa21 f204 	lsr.w	r2, r1, r4
20003928:	ea20 0002 	bic.w	r0, r0, r2
2000392c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
20003930:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
20003934:	bf08      	it	eq
20003936:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
2000393a:	bd70      	pop	{r4, r5, r6, pc}
2000393c:	f094 0f00 	teq	r4, #0
20003940:	d10f      	bne.n	20003962 <__aeabi_dmul+0x1c2>
20003942:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
20003946:	0040      	lsls	r0, r0, #1
20003948:	eb41 0101 	adc.w	r1, r1, r1
2000394c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20003950:	bf08      	it	eq
20003952:	3c01      	subeq	r4, #1
20003954:	d0f7      	beq.n	20003946 <__aeabi_dmul+0x1a6>
20003956:	ea41 0106 	orr.w	r1, r1, r6
2000395a:	f095 0f00 	teq	r5, #0
2000395e:	bf18      	it	ne
20003960:	4770      	bxne	lr
20003962:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
20003966:	0052      	lsls	r2, r2, #1
20003968:	eb43 0303 	adc.w	r3, r3, r3
2000396c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
20003970:	bf08      	it	eq
20003972:	3d01      	subeq	r5, #1
20003974:	d0f7      	beq.n	20003966 <__aeabi_dmul+0x1c6>
20003976:	ea43 0306 	orr.w	r3, r3, r6
2000397a:	4770      	bx	lr
2000397c:	ea94 0f0c 	teq	r4, ip
20003980:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
20003984:	bf18      	it	ne
20003986:	ea95 0f0c 	teqne	r5, ip
2000398a:	d00c      	beq.n	200039a6 <__aeabi_dmul+0x206>
2000398c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
20003990:	bf18      	it	ne
20003992:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
20003996:	d1d1      	bne.n	2000393c <__aeabi_dmul+0x19c>
20003998:	ea81 0103 	eor.w	r1, r1, r3
2000399c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
200039a0:	f04f 0000 	mov.w	r0, #0
200039a4:	bd70      	pop	{r4, r5, r6, pc}
200039a6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
200039aa:	bf06      	itte	eq
200039ac:	4610      	moveq	r0, r2
200039ae:	4619      	moveq	r1, r3
200039b0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
200039b4:	d019      	beq.n	200039ea <__aeabi_dmul+0x24a>
200039b6:	ea94 0f0c 	teq	r4, ip
200039ba:	d102      	bne.n	200039c2 <__aeabi_dmul+0x222>
200039bc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
200039c0:	d113      	bne.n	200039ea <__aeabi_dmul+0x24a>
200039c2:	ea95 0f0c 	teq	r5, ip
200039c6:	d105      	bne.n	200039d4 <__aeabi_dmul+0x234>
200039c8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
200039cc:	bf1c      	itt	ne
200039ce:	4610      	movne	r0, r2
200039d0:	4619      	movne	r1, r3
200039d2:	d10a      	bne.n	200039ea <__aeabi_dmul+0x24a>
200039d4:	ea81 0103 	eor.w	r1, r1, r3
200039d8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
200039dc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
200039e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
200039e4:	f04f 0000 	mov.w	r0, #0
200039e8:	bd70      	pop	{r4, r5, r6, pc}
200039ea:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
200039ee:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
200039f2:	bd70      	pop	{r4, r5, r6, pc}

200039f4 <__aeabi_ddiv>:
200039f4:	b570      	push	{r4, r5, r6, lr}
200039f6:	f04f 0cff 	mov.w	ip, #255	; 0xff
200039fa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
200039fe:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
20003a02:	bf1d      	ittte	ne
20003a04:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
20003a08:	ea94 0f0c 	teqne	r4, ip
20003a0c:	ea95 0f0c 	teqne	r5, ip
20003a10:	f000 f8a7 	bleq	20003b62 <__aeabi_ddiv+0x16e>
20003a14:	eba4 0405 	sub.w	r4, r4, r5
20003a18:	ea81 0e03 	eor.w	lr, r1, r3
20003a1c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
20003a20:	ea4f 3101 	mov.w	r1, r1, lsl #12
20003a24:	f000 8088 	beq.w	20003b38 <__aeabi_ddiv+0x144>
20003a28:	ea4f 3303 	mov.w	r3, r3, lsl #12
20003a2c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
20003a30:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
20003a34:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
20003a38:	ea4f 2202 	mov.w	r2, r2, lsl #8
20003a3c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
20003a40:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
20003a44:	ea4f 2600 	mov.w	r6, r0, lsl #8
20003a48:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
20003a4c:	429d      	cmp	r5, r3
20003a4e:	bf08      	it	eq
20003a50:	4296      	cmpeq	r6, r2
20003a52:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
20003a56:	f504 7440 	add.w	r4, r4, #768	; 0x300
20003a5a:	d202      	bcs.n	20003a62 <__aeabi_ddiv+0x6e>
20003a5c:	085b      	lsrs	r3, r3, #1
20003a5e:	ea4f 0232 	mov.w	r2, r2, rrx
20003a62:	1ab6      	subs	r6, r6, r2
20003a64:	eb65 0503 	sbc.w	r5, r5, r3
20003a68:	085b      	lsrs	r3, r3, #1
20003a6a:	ea4f 0232 	mov.w	r2, r2, rrx
20003a6e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
20003a72:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
20003a76:	ebb6 0e02 	subs.w	lr, r6, r2
20003a7a:	eb75 0e03 	sbcs.w	lr, r5, r3
20003a7e:	bf22      	ittt	cs
20003a80:	1ab6      	subcs	r6, r6, r2
20003a82:	4675      	movcs	r5, lr
20003a84:	ea40 000c 	orrcs.w	r0, r0, ip
20003a88:	085b      	lsrs	r3, r3, #1
20003a8a:	ea4f 0232 	mov.w	r2, r2, rrx
20003a8e:	ebb6 0e02 	subs.w	lr, r6, r2
20003a92:	eb75 0e03 	sbcs.w	lr, r5, r3
20003a96:	bf22      	ittt	cs
20003a98:	1ab6      	subcs	r6, r6, r2
20003a9a:	4675      	movcs	r5, lr
20003a9c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
20003aa0:	085b      	lsrs	r3, r3, #1
20003aa2:	ea4f 0232 	mov.w	r2, r2, rrx
20003aa6:	ebb6 0e02 	subs.w	lr, r6, r2
20003aaa:	eb75 0e03 	sbcs.w	lr, r5, r3
20003aae:	bf22      	ittt	cs
20003ab0:	1ab6      	subcs	r6, r6, r2
20003ab2:	4675      	movcs	r5, lr
20003ab4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
20003ab8:	085b      	lsrs	r3, r3, #1
20003aba:	ea4f 0232 	mov.w	r2, r2, rrx
20003abe:	ebb6 0e02 	subs.w	lr, r6, r2
20003ac2:	eb75 0e03 	sbcs.w	lr, r5, r3
20003ac6:	bf22      	ittt	cs
20003ac8:	1ab6      	subcs	r6, r6, r2
20003aca:	4675      	movcs	r5, lr
20003acc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
20003ad0:	ea55 0e06 	orrs.w	lr, r5, r6
20003ad4:	d018      	beq.n	20003b08 <__aeabi_ddiv+0x114>
20003ad6:	ea4f 1505 	mov.w	r5, r5, lsl #4
20003ada:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
20003ade:	ea4f 1606 	mov.w	r6, r6, lsl #4
20003ae2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20003ae6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
20003aea:	ea4f 02c2 	mov.w	r2, r2, lsl #3
20003aee:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
20003af2:	d1c0      	bne.n	20003a76 <__aeabi_ddiv+0x82>
20003af4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20003af8:	d10b      	bne.n	20003b12 <__aeabi_ddiv+0x11e>
20003afa:	ea41 0100 	orr.w	r1, r1, r0
20003afe:	f04f 0000 	mov.w	r0, #0
20003b02:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
20003b06:	e7b6      	b.n	20003a76 <__aeabi_ddiv+0x82>
20003b08:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20003b0c:	bf04      	itt	eq
20003b0e:	4301      	orreq	r1, r0
20003b10:	2000      	moveq	r0, #0
20003b12:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
20003b16:	bf88      	it	hi
20003b18:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
20003b1c:	f63f aeaf 	bhi.w	2000387e <__aeabi_dmul+0xde>
20003b20:	ebb5 0c03 	subs.w	ip, r5, r3
20003b24:	bf04      	itt	eq
20003b26:	ebb6 0c02 	subseq.w	ip, r6, r2
20003b2a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
20003b2e:	f150 0000 	adcs.w	r0, r0, #0
20003b32:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
20003b36:	bd70      	pop	{r4, r5, r6, pc}
20003b38:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
20003b3c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
20003b40:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
20003b44:	bfc2      	ittt	gt
20003b46:	ebd4 050c 	rsbsgt	r5, r4, ip
20003b4a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
20003b4e:	bd70      	popgt	{r4, r5, r6, pc}
20003b50:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
20003b54:	f04f 0e00 	mov.w	lr, #0
20003b58:	3c01      	subs	r4, #1
20003b5a:	e690      	b.n	2000387e <__aeabi_dmul+0xde>
20003b5c:	ea45 0e06 	orr.w	lr, r5, r6
20003b60:	e68d      	b.n	2000387e <__aeabi_dmul+0xde>
20003b62:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
20003b66:	ea94 0f0c 	teq	r4, ip
20003b6a:	bf08      	it	eq
20003b6c:	ea95 0f0c 	teqeq	r5, ip
20003b70:	f43f af3b 	beq.w	200039ea <__aeabi_dmul+0x24a>
20003b74:	ea94 0f0c 	teq	r4, ip
20003b78:	d10a      	bne.n	20003b90 <__aeabi_ddiv+0x19c>
20003b7a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
20003b7e:	f47f af34 	bne.w	200039ea <__aeabi_dmul+0x24a>
20003b82:	ea95 0f0c 	teq	r5, ip
20003b86:	f47f af25 	bne.w	200039d4 <__aeabi_dmul+0x234>
20003b8a:	4610      	mov	r0, r2
20003b8c:	4619      	mov	r1, r3
20003b8e:	e72c      	b.n	200039ea <__aeabi_dmul+0x24a>
20003b90:	ea95 0f0c 	teq	r5, ip
20003b94:	d106      	bne.n	20003ba4 <__aeabi_ddiv+0x1b0>
20003b96:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
20003b9a:	f43f aefd 	beq.w	20003998 <__aeabi_dmul+0x1f8>
20003b9e:	4610      	mov	r0, r2
20003ba0:	4619      	mov	r1, r3
20003ba2:	e722      	b.n	200039ea <__aeabi_dmul+0x24a>
20003ba4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
20003ba8:	bf18      	it	ne
20003baa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
20003bae:	f47f aec5 	bne.w	2000393c <__aeabi_dmul+0x19c>
20003bb2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
20003bb6:	f47f af0d 	bne.w	200039d4 <__aeabi_dmul+0x234>
20003bba:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
20003bbe:	f47f aeeb 	bne.w	20003998 <__aeabi_dmul+0x1f8>
20003bc2:	e712      	b.n	200039ea <__aeabi_dmul+0x24a>

20003bc4 <__aeabi_d2uiz>:
20003bc4:	004a      	lsls	r2, r1, #1
20003bc6:	d211      	bcs.n	20003bec <__aeabi_d2uiz+0x28>
20003bc8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
20003bcc:	d211      	bcs.n	20003bf2 <__aeabi_d2uiz+0x2e>
20003bce:	d50d      	bpl.n	20003bec <__aeabi_d2uiz+0x28>
20003bd0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
20003bd4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
20003bd8:	d40e      	bmi.n	20003bf8 <__aeabi_d2uiz+0x34>
20003bda:	ea4f 23c1 	mov.w	r3, r1, lsl #11
20003bde:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
20003be2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
20003be6:	fa23 f002 	lsr.w	r0, r3, r2
20003bea:	4770      	bx	lr
20003bec:	f04f 0000 	mov.w	r0, #0
20003bf0:	4770      	bx	lr
20003bf2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
20003bf6:	d102      	bne.n	20003bfe <__aeabi_d2uiz+0x3a>
20003bf8:	f04f 30ff 	mov.w	r0, #4294967295
20003bfc:	4770      	bx	lr
20003bfe:	f04f 0000 	mov.w	r0, #0
20003c02:	4770      	bx	lr

20003c04 <__libc_init_array>:
20003c04:	b570      	push	{r4, r5, r6, lr}
20003c06:	f649 5668 	movw	r6, #40296	; 0x9d68
20003c0a:	f649 5568 	movw	r5, #40296	; 0x9d68
20003c0e:	f2c2 0600 	movt	r6, #8192	; 0x2000
20003c12:	f2c2 0500 	movt	r5, #8192	; 0x2000
20003c16:	1b76      	subs	r6, r6, r5
20003c18:	10b6      	asrs	r6, r6, #2
20003c1a:	d006      	beq.n	20003c2a <__libc_init_array+0x26>
20003c1c:	2400      	movs	r4, #0
20003c1e:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
20003c22:	3401      	adds	r4, #1
20003c24:	4798      	blx	r3
20003c26:	42a6      	cmp	r6, r4
20003c28:	d8f9      	bhi.n	20003c1e <__libc_init_array+0x1a>
20003c2a:	f649 5568 	movw	r5, #40296	; 0x9d68
20003c2e:	f649 566c 	movw	r6, #40300	; 0x9d6c
20003c32:	f2c2 0500 	movt	r5, #8192	; 0x2000
20003c36:	f2c2 0600 	movt	r6, #8192	; 0x2000
20003c3a:	1b76      	subs	r6, r6, r5
20003c3c:	f006 f888 	bl	20009d50 <_init>
20003c40:	10b6      	asrs	r6, r6, #2
20003c42:	d006      	beq.n	20003c52 <__libc_init_array+0x4e>
20003c44:	2400      	movs	r4, #0
20003c46:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
20003c4a:	3401      	adds	r4, #1
20003c4c:	4798      	blx	r3
20003c4e:	42a6      	cmp	r6, r4
20003c50:	d8f9      	bhi.n	20003c46 <__libc_init_array+0x42>
20003c52:	bd70      	pop	{r4, r5, r6, pc}

20003c54 <free>:
20003c54:	f649 53a4 	movw	r3, #40356	; 0x9da4
20003c58:	4601      	mov	r1, r0
20003c5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003c5e:	6818      	ldr	r0, [r3, #0]
20003c60:	f003 bbbe 	b.w	200073e0 <_free_r>

20003c64 <malloc>:
20003c64:	f649 53a4 	movw	r3, #40356	; 0x9da4
20003c68:	4601      	mov	r1, r0
20003c6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003c6e:	6818      	ldr	r0, [r3, #0]
20003c70:	f000 b800 	b.w	20003c74 <_malloc_r>

20003c74 <_malloc_r>:
20003c74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20003c78:	f101 040b 	add.w	r4, r1, #11
20003c7c:	2c16      	cmp	r4, #22
20003c7e:	b083      	sub	sp, #12
20003c80:	4606      	mov	r6, r0
20003c82:	d82f      	bhi.n	20003ce4 <_malloc_r+0x70>
20003c84:	2300      	movs	r3, #0
20003c86:	2410      	movs	r4, #16
20003c88:	428c      	cmp	r4, r1
20003c8a:	bf2c      	ite	cs
20003c8c:	4619      	movcs	r1, r3
20003c8e:	f043 0101 	orrcc.w	r1, r3, #1
20003c92:	2900      	cmp	r1, #0
20003c94:	d130      	bne.n	20003cf8 <_malloc_r+0x84>
20003c96:	4630      	mov	r0, r6
20003c98:	f000 fbf0 	bl	2000447c <__malloc_lock>
20003c9c:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
20003ca0:	d22e      	bcs.n	20003d00 <_malloc_r+0x8c>
20003ca2:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
20003ca6:	f649 6598 	movw	r5, #40600	; 0x9e98
20003caa:	f2c2 0500 	movt	r5, #8192	; 0x2000
20003cae:	eb05 02ce 	add.w	r2, r5, lr, lsl #3
20003cb2:	68d3      	ldr	r3, [r2, #12]
20003cb4:	4293      	cmp	r3, r2
20003cb6:	f000 8206 	beq.w	200040c6 <_malloc_r+0x452>
20003cba:	685a      	ldr	r2, [r3, #4]
20003cbc:	f103 0508 	add.w	r5, r3, #8
20003cc0:	68d9      	ldr	r1, [r3, #12]
20003cc2:	4630      	mov	r0, r6
20003cc4:	f022 0c03 	bic.w	ip, r2, #3
20003cc8:	689a      	ldr	r2, [r3, #8]
20003cca:	4463      	add	r3, ip
20003ccc:	685c      	ldr	r4, [r3, #4]
20003cce:	608a      	str	r2, [r1, #8]
20003cd0:	f044 0401 	orr.w	r4, r4, #1
20003cd4:	60d1      	str	r1, [r2, #12]
20003cd6:	605c      	str	r4, [r3, #4]
20003cd8:	f000 fbd2 	bl	20004480 <__malloc_unlock>
20003cdc:	4628      	mov	r0, r5
20003cde:	b003      	add	sp, #12
20003ce0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20003ce4:	f024 0407 	bic.w	r4, r4, #7
20003ce8:	0fe3      	lsrs	r3, r4, #31
20003cea:	428c      	cmp	r4, r1
20003cec:	bf2c      	ite	cs
20003cee:	4619      	movcs	r1, r3
20003cf0:	f043 0101 	orrcc.w	r1, r3, #1
20003cf4:	2900      	cmp	r1, #0
20003cf6:	d0ce      	beq.n	20003c96 <_malloc_r+0x22>
20003cf8:	230c      	movs	r3, #12
20003cfa:	2500      	movs	r5, #0
20003cfc:	6033      	str	r3, [r6, #0]
20003cfe:	e7ed      	b.n	20003cdc <_malloc_r+0x68>
20003d00:	ea5f 2e54 	movs.w	lr, r4, lsr #9
20003d04:	bf04      	itt	eq
20003d06:	ea4f 0ed4 	moveq.w	lr, r4, lsr #3
20003d0a:	ea4f 00ce 	moveq.w	r0, lr, lsl #3
20003d0e:	f040 8090 	bne.w	20003e32 <_malloc_r+0x1be>
20003d12:	f649 6598 	movw	r5, #40600	; 0x9e98
20003d16:	f2c2 0500 	movt	r5, #8192	; 0x2000
20003d1a:	1828      	adds	r0, r5, r0
20003d1c:	68c3      	ldr	r3, [r0, #12]
20003d1e:	4298      	cmp	r0, r3
20003d20:	d106      	bne.n	20003d30 <_malloc_r+0xbc>
20003d22:	e00d      	b.n	20003d40 <_malloc_r+0xcc>
20003d24:	2a00      	cmp	r2, #0
20003d26:	f280 816f 	bge.w	20004008 <_malloc_r+0x394>
20003d2a:	68db      	ldr	r3, [r3, #12]
20003d2c:	4298      	cmp	r0, r3
20003d2e:	d007      	beq.n	20003d40 <_malloc_r+0xcc>
20003d30:	6859      	ldr	r1, [r3, #4]
20003d32:	f021 0103 	bic.w	r1, r1, #3
20003d36:	1b0a      	subs	r2, r1, r4
20003d38:	2a0f      	cmp	r2, #15
20003d3a:	ddf3      	ble.n	20003d24 <_malloc_r+0xb0>
20003d3c:	f10e 3eff 	add.w	lr, lr, #4294967295
20003d40:	f10e 0e01 	add.w	lr, lr, #1
20003d44:	f649 6798 	movw	r7, #40600	; 0x9e98
20003d48:	f2c2 0700 	movt	r7, #8192	; 0x2000
20003d4c:	f107 0108 	add.w	r1, r7, #8
20003d50:	688b      	ldr	r3, [r1, #8]
20003d52:	4299      	cmp	r1, r3
20003d54:	bf08      	it	eq
20003d56:	687a      	ldreq	r2, [r7, #4]
20003d58:	d026      	beq.n	20003da8 <_malloc_r+0x134>
20003d5a:	685a      	ldr	r2, [r3, #4]
20003d5c:	f022 0c03 	bic.w	ip, r2, #3
20003d60:	ebc4 020c 	rsb	r2, r4, ip
20003d64:	2a0f      	cmp	r2, #15
20003d66:	f300 8194 	bgt.w	20004092 <_malloc_r+0x41e>
20003d6a:	2a00      	cmp	r2, #0
20003d6c:	60c9      	str	r1, [r1, #12]
20003d6e:	6089      	str	r1, [r1, #8]
20003d70:	f280 8099 	bge.w	20003ea6 <_malloc_r+0x232>
20003d74:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
20003d78:	f080 8165 	bcs.w	20004046 <_malloc_r+0x3d2>
20003d7c:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
20003d80:	f04f 0a01 	mov.w	sl, #1
20003d84:	687a      	ldr	r2, [r7, #4]
20003d86:	eb07 00cc 	add.w	r0, r7, ip, lsl #3
20003d8a:	ea4f 0cac 	mov.w	ip, ip, asr #2
20003d8e:	fa0a fc0c 	lsl.w	ip, sl, ip
20003d92:	60d8      	str	r0, [r3, #12]
20003d94:	f8d0 8008 	ldr.w	r8, [r0, #8]
20003d98:	ea4c 0202 	orr.w	r2, ip, r2
20003d9c:	607a      	str	r2, [r7, #4]
20003d9e:	f8c3 8008 	str.w	r8, [r3, #8]
20003da2:	f8c8 300c 	str.w	r3, [r8, #12]
20003da6:	6083      	str	r3, [r0, #8]
20003da8:	f04f 0c01 	mov.w	ip, #1
20003dac:	ea4f 03ae 	mov.w	r3, lr, asr #2
20003db0:	fa0c fc03 	lsl.w	ip, ip, r3
20003db4:	4594      	cmp	ip, r2
20003db6:	f200 8082 	bhi.w	20003ebe <_malloc_r+0x24a>
20003dba:	ea12 0f0c 	tst.w	r2, ip
20003dbe:	d108      	bne.n	20003dd2 <_malloc_r+0x15e>
20003dc0:	f02e 0e03 	bic.w	lr, lr, #3
20003dc4:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
20003dc8:	f10e 0e04 	add.w	lr, lr, #4
20003dcc:	ea12 0f0c 	tst.w	r2, ip
20003dd0:	d0f8      	beq.n	20003dc4 <_malloc_r+0x150>
20003dd2:	eb07 09ce 	add.w	r9, r7, lr, lsl #3
20003dd6:	46f2      	mov	sl, lr
20003dd8:	46c8      	mov	r8, r9
20003dda:	f8d8 300c 	ldr.w	r3, [r8, #12]
20003dde:	4598      	cmp	r8, r3
20003de0:	d107      	bne.n	20003df2 <_malloc_r+0x17e>
20003de2:	e168      	b.n	200040b6 <_malloc_r+0x442>
20003de4:	2a00      	cmp	r2, #0
20003de6:	f280 8178 	bge.w	200040da <_malloc_r+0x466>
20003dea:	68db      	ldr	r3, [r3, #12]
20003dec:	4598      	cmp	r8, r3
20003dee:	f000 8162 	beq.w	200040b6 <_malloc_r+0x442>
20003df2:	6858      	ldr	r0, [r3, #4]
20003df4:	f020 0003 	bic.w	r0, r0, #3
20003df8:	1b02      	subs	r2, r0, r4
20003dfa:	2a0f      	cmp	r2, #15
20003dfc:	ddf2      	ble.n	20003de4 <_malloc_r+0x170>
20003dfe:	461d      	mov	r5, r3
20003e00:	191f      	adds	r7, r3, r4
20003e02:	f8d3 c00c 	ldr.w	ip, [r3, #12]
20003e06:	f044 0e01 	orr.w	lr, r4, #1
20003e0a:	f855 4f08 	ldr.w	r4, [r5, #8]!
20003e0e:	4630      	mov	r0, r6
20003e10:	50ba      	str	r2, [r7, r2]
20003e12:	f042 0201 	orr.w	r2, r2, #1
20003e16:	f8c3 e004 	str.w	lr, [r3, #4]
20003e1a:	f8cc 4008 	str.w	r4, [ip, #8]
20003e1e:	f8c4 c00c 	str.w	ip, [r4, #12]
20003e22:	608f      	str	r7, [r1, #8]
20003e24:	60cf      	str	r7, [r1, #12]
20003e26:	607a      	str	r2, [r7, #4]
20003e28:	60b9      	str	r1, [r7, #8]
20003e2a:	60f9      	str	r1, [r7, #12]
20003e2c:	f000 fb28 	bl	20004480 <__malloc_unlock>
20003e30:	e754      	b.n	20003cdc <_malloc_r+0x68>
20003e32:	f1be 0f04 	cmp.w	lr, #4
20003e36:	bf9e      	ittt	ls
20003e38:	ea4f 1e94 	movls.w	lr, r4, lsr #6
20003e3c:	f10e 0e38 	addls.w	lr, lr, #56	; 0x38
20003e40:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20003e44:	f67f af65 	bls.w	20003d12 <_malloc_r+0x9e>
20003e48:	f1be 0f14 	cmp.w	lr, #20
20003e4c:	bf9c      	itt	ls
20003e4e:	f10e 0e5b 	addls.w	lr, lr, #91	; 0x5b
20003e52:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20003e56:	f67f af5c 	bls.w	20003d12 <_malloc_r+0x9e>
20003e5a:	f1be 0f54 	cmp.w	lr, #84	; 0x54
20003e5e:	bf9e      	ittt	ls
20003e60:	ea4f 3e14 	movls.w	lr, r4, lsr #12
20003e64:	f10e 0e6e 	addls.w	lr, lr, #110	; 0x6e
20003e68:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20003e6c:	f67f af51 	bls.w	20003d12 <_malloc_r+0x9e>
20003e70:	f5be 7faa 	cmp.w	lr, #340	; 0x154
20003e74:	bf9e      	ittt	ls
20003e76:	ea4f 3ed4 	movls.w	lr, r4, lsr #15
20003e7a:	f10e 0e77 	addls.w	lr, lr, #119	; 0x77
20003e7e:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20003e82:	f67f af46 	bls.w	20003d12 <_malloc_r+0x9e>
20003e86:	f240 5354 	movw	r3, #1364	; 0x554
20003e8a:	459e      	cmp	lr, r3
20003e8c:	bf95      	itete	ls
20003e8e:	ea4f 4e94 	movls.w	lr, r4, lsr #18
20003e92:	f44f 707c 	movhi.w	r0, #1008	; 0x3f0
20003e96:	f10e 0e7c 	addls.w	lr, lr, #124	; 0x7c
20003e9a:	f04f 0e7e 	movhi.w	lr, #126	; 0x7e
20003e9e:	bf98      	it	ls
20003ea0:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20003ea4:	e735      	b.n	20003d12 <_malloc_r+0x9e>
20003ea6:	eb03 020c 	add.w	r2, r3, ip
20003eaa:	f103 0508 	add.w	r5, r3, #8
20003eae:	4630      	mov	r0, r6
20003eb0:	6853      	ldr	r3, [r2, #4]
20003eb2:	f043 0301 	orr.w	r3, r3, #1
20003eb6:	6053      	str	r3, [r2, #4]
20003eb8:	f000 fae2 	bl	20004480 <__malloc_unlock>
20003ebc:	e70e      	b.n	20003cdc <_malloc_r+0x68>
20003ebe:	f8d7 8008 	ldr.w	r8, [r7, #8]
20003ec2:	f8d8 3004 	ldr.w	r3, [r8, #4]
20003ec6:	f023 0903 	bic.w	r9, r3, #3
20003eca:	ebc4 0209 	rsb	r2, r4, r9
20003ece:	454c      	cmp	r4, r9
20003ed0:	bf94      	ite	ls
20003ed2:	2300      	movls	r3, #0
20003ed4:	2301      	movhi	r3, #1
20003ed6:	2a0f      	cmp	r2, #15
20003ed8:	bfd8      	it	le
20003eda:	f043 0301 	orrle.w	r3, r3, #1
20003ede:	2b00      	cmp	r3, #0
20003ee0:	f000 80a1 	beq.w	20004026 <_malloc_r+0x3b2>
20003ee4:	f24a 3b10 	movw	fp, #41744	; 0xa310
20003ee8:	f8d5 2408 	ldr.w	r2, [r5, #1032]	; 0x408
20003eec:	f2c2 0b00 	movt	fp, #8192	; 0x2000
20003ef0:	f8db 3000 	ldr.w	r3, [fp]
20003ef4:	3310      	adds	r3, #16
20003ef6:	191b      	adds	r3, r3, r4
20003ef8:	f1b2 3fff 	cmp.w	r2, #4294967295
20003efc:	d006      	beq.n	20003f0c <_malloc_r+0x298>
20003efe:	f503 637e 	add.w	r3, r3, #4064	; 0xfe0
20003f02:	331f      	adds	r3, #31
20003f04:	f423 637e 	bic.w	r3, r3, #4064	; 0xfe0
20003f08:	f023 031f 	bic.w	r3, r3, #31
20003f0c:	4619      	mov	r1, r3
20003f0e:	4630      	mov	r0, r6
20003f10:	9301      	str	r3, [sp, #4]
20003f12:	f000 fb2d 	bl	20004570 <_sbrk_r>
20003f16:	9b01      	ldr	r3, [sp, #4]
20003f18:	f1b0 3fff 	cmp.w	r0, #4294967295
20003f1c:	4682      	mov	sl, r0
20003f1e:	f000 80f4 	beq.w	2000410a <_malloc_r+0x496>
20003f22:	eb08 0109 	add.w	r1, r8, r9
20003f26:	4281      	cmp	r1, r0
20003f28:	f200 80ec 	bhi.w	20004104 <_malloc_r+0x490>
20003f2c:	f8db 2004 	ldr.w	r2, [fp, #4]
20003f30:	189a      	adds	r2, r3, r2
20003f32:	4551      	cmp	r1, sl
20003f34:	f8cb 2004 	str.w	r2, [fp, #4]
20003f38:	f000 8145 	beq.w	200041c6 <_malloc_r+0x552>
20003f3c:	f8d5 5408 	ldr.w	r5, [r5, #1032]	; 0x408
20003f40:	f649 6098 	movw	r0, #40600	; 0x9e98
20003f44:	f2c2 0000 	movt	r0, #8192	; 0x2000
20003f48:	f1b5 3fff 	cmp.w	r5, #4294967295
20003f4c:	bf08      	it	eq
20003f4e:	f8c0 a408 	streq.w	sl, [r0, #1032]	; 0x408
20003f52:	d003      	beq.n	20003f5c <_malloc_r+0x2e8>
20003f54:	4452      	add	r2, sl
20003f56:	1a51      	subs	r1, r2, r1
20003f58:	f8cb 1004 	str.w	r1, [fp, #4]
20003f5c:	f01a 0507 	ands.w	r5, sl, #7
20003f60:	4630      	mov	r0, r6
20003f62:	bf17      	itett	ne
20003f64:	f1c5 0508 	rsbne	r5, r5, #8
20003f68:	f44f 5580 	moveq.w	r5, #4096	; 0x1000
20003f6c:	44aa      	addne	sl, r5
20003f6e:	f505 5580 	addne.w	r5, r5, #4096	; 0x1000
20003f72:	4453      	add	r3, sl
20003f74:	051b      	lsls	r3, r3, #20
20003f76:	0d1b      	lsrs	r3, r3, #20
20003f78:	1aed      	subs	r5, r5, r3
20003f7a:	4629      	mov	r1, r5
20003f7c:	f000 faf8 	bl	20004570 <_sbrk_r>
20003f80:	f1b0 3fff 	cmp.w	r0, #4294967295
20003f84:	f000 812c 	beq.w	200041e0 <_malloc_r+0x56c>
20003f88:	ebca 0100 	rsb	r1, sl, r0
20003f8c:	1949      	adds	r1, r1, r5
20003f8e:	f041 0101 	orr.w	r1, r1, #1
20003f92:	f8db 2004 	ldr.w	r2, [fp, #4]
20003f96:	f24a 3310 	movw	r3, #41744	; 0xa310
20003f9a:	f8c7 a008 	str.w	sl, [r7, #8]
20003f9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003fa2:	18aa      	adds	r2, r5, r2
20003fa4:	45b8      	cmp	r8, r7
20003fa6:	f8cb 2004 	str.w	r2, [fp, #4]
20003faa:	f8ca 1004 	str.w	r1, [sl, #4]
20003fae:	d017      	beq.n	20003fe0 <_malloc_r+0x36c>
20003fb0:	f1b9 0f0f 	cmp.w	r9, #15
20003fb4:	f240 80df 	bls.w	20004176 <_malloc_r+0x502>
20003fb8:	f1a9 010c 	sub.w	r1, r9, #12
20003fbc:	2505      	movs	r5, #5
20003fbe:	f021 0107 	bic.w	r1, r1, #7
20003fc2:	eb08 0001 	add.w	r0, r8, r1
20003fc6:	290f      	cmp	r1, #15
20003fc8:	6085      	str	r5, [r0, #8]
20003fca:	6045      	str	r5, [r0, #4]
20003fcc:	f8d8 0004 	ldr.w	r0, [r8, #4]
20003fd0:	f000 0001 	and.w	r0, r0, #1
20003fd4:	ea41 0000 	orr.w	r0, r1, r0
20003fd8:	f8c8 0004 	str.w	r0, [r8, #4]
20003fdc:	f200 80ac 	bhi.w	20004138 <_malloc_r+0x4c4>
20003fe0:	46d0      	mov	r8, sl
20003fe2:	f24a 3310 	movw	r3, #41744	; 0xa310
20003fe6:	f8db 102c 	ldr.w	r1, [fp, #44]	; 0x2c
20003fea:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003fee:	428a      	cmp	r2, r1
20003ff0:	f8db 1030 	ldr.w	r1, [fp, #48]	; 0x30
20003ff4:	bf88      	it	hi
20003ff6:	62da      	strhi	r2, [r3, #44]	; 0x2c
20003ff8:	f24a 3310 	movw	r3, #41744	; 0xa310
20003ffc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004000:	428a      	cmp	r2, r1
20004002:	bf88      	it	hi
20004004:	631a      	strhi	r2, [r3, #48]	; 0x30
20004006:	e082      	b.n	2000410e <_malloc_r+0x49a>
20004008:	185c      	adds	r4, r3, r1
2000400a:	689a      	ldr	r2, [r3, #8]
2000400c:	68d9      	ldr	r1, [r3, #12]
2000400e:	4630      	mov	r0, r6
20004010:	6866      	ldr	r6, [r4, #4]
20004012:	f103 0508 	add.w	r5, r3, #8
20004016:	608a      	str	r2, [r1, #8]
20004018:	f046 0301 	orr.w	r3, r6, #1
2000401c:	60d1      	str	r1, [r2, #12]
2000401e:	6063      	str	r3, [r4, #4]
20004020:	f000 fa2e 	bl	20004480 <__malloc_unlock>
20004024:	e65a      	b.n	20003cdc <_malloc_r+0x68>
20004026:	eb08 0304 	add.w	r3, r8, r4
2000402a:	f042 0201 	orr.w	r2, r2, #1
2000402e:	f044 0401 	orr.w	r4, r4, #1
20004032:	4630      	mov	r0, r6
20004034:	f8c8 4004 	str.w	r4, [r8, #4]
20004038:	f108 0508 	add.w	r5, r8, #8
2000403c:	605a      	str	r2, [r3, #4]
2000403e:	60bb      	str	r3, [r7, #8]
20004040:	f000 fa1e 	bl	20004480 <__malloc_unlock>
20004044:	e64a      	b.n	20003cdc <_malloc_r+0x68>
20004046:	ea4f 225c 	mov.w	r2, ip, lsr #9
2000404a:	2a04      	cmp	r2, #4
2000404c:	d954      	bls.n	200040f8 <_malloc_r+0x484>
2000404e:	2a14      	cmp	r2, #20
20004050:	f200 8089 	bhi.w	20004166 <_malloc_r+0x4f2>
20004054:	325b      	adds	r2, #91	; 0x5b
20004056:	ea4f 08c2 	mov.w	r8, r2, lsl #3
2000405a:	44a8      	add	r8, r5
2000405c:	f649 6798 	movw	r7, #40600	; 0x9e98
20004060:	f2c2 0700 	movt	r7, #8192	; 0x2000
20004064:	f8d8 0008 	ldr.w	r0, [r8, #8]
20004068:	4540      	cmp	r0, r8
2000406a:	d103      	bne.n	20004074 <_malloc_r+0x400>
2000406c:	e06f      	b.n	2000414e <_malloc_r+0x4da>
2000406e:	6880      	ldr	r0, [r0, #8]
20004070:	4580      	cmp	r8, r0
20004072:	d004      	beq.n	2000407e <_malloc_r+0x40a>
20004074:	6842      	ldr	r2, [r0, #4]
20004076:	f022 0203 	bic.w	r2, r2, #3
2000407a:	4594      	cmp	ip, r2
2000407c:	d3f7      	bcc.n	2000406e <_malloc_r+0x3fa>
2000407e:	f8d0 c00c 	ldr.w	ip, [r0, #12]
20004082:	f8c3 c00c 	str.w	ip, [r3, #12]
20004086:	6098      	str	r0, [r3, #8]
20004088:	687a      	ldr	r2, [r7, #4]
2000408a:	60c3      	str	r3, [r0, #12]
2000408c:	f8cc 3008 	str.w	r3, [ip, #8]
20004090:	e68a      	b.n	20003da8 <_malloc_r+0x134>
20004092:	191f      	adds	r7, r3, r4
20004094:	4630      	mov	r0, r6
20004096:	f044 0401 	orr.w	r4, r4, #1
2000409a:	60cf      	str	r7, [r1, #12]
2000409c:	605c      	str	r4, [r3, #4]
2000409e:	f103 0508 	add.w	r5, r3, #8
200040a2:	50ba      	str	r2, [r7, r2]
200040a4:	f042 0201 	orr.w	r2, r2, #1
200040a8:	608f      	str	r7, [r1, #8]
200040aa:	607a      	str	r2, [r7, #4]
200040ac:	60b9      	str	r1, [r7, #8]
200040ae:	60f9      	str	r1, [r7, #12]
200040b0:	f000 f9e6 	bl	20004480 <__malloc_unlock>
200040b4:	e612      	b.n	20003cdc <_malloc_r+0x68>
200040b6:	f10a 0a01 	add.w	sl, sl, #1
200040ba:	f01a 0f03 	tst.w	sl, #3
200040be:	d05f      	beq.n	20004180 <_malloc_r+0x50c>
200040c0:	f103 0808 	add.w	r8, r3, #8
200040c4:	e689      	b.n	20003dda <_malloc_r+0x166>
200040c6:	f103 0208 	add.w	r2, r3, #8
200040ca:	68d3      	ldr	r3, [r2, #12]
200040cc:	429a      	cmp	r2, r3
200040ce:	bf08      	it	eq
200040d0:	f10e 0e02 	addeq.w	lr, lr, #2
200040d4:	f43f ae36 	beq.w	20003d44 <_malloc_r+0xd0>
200040d8:	e5ef      	b.n	20003cba <_malloc_r+0x46>
200040da:	461d      	mov	r5, r3
200040dc:	1819      	adds	r1, r3, r0
200040de:	68da      	ldr	r2, [r3, #12]
200040e0:	4630      	mov	r0, r6
200040e2:	f855 3f08 	ldr.w	r3, [r5, #8]!
200040e6:	684c      	ldr	r4, [r1, #4]
200040e8:	6093      	str	r3, [r2, #8]
200040ea:	f044 0401 	orr.w	r4, r4, #1
200040ee:	60da      	str	r2, [r3, #12]
200040f0:	604c      	str	r4, [r1, #4]
200040f2:	f000 f9c5 	bl	20004480 <__malloc_unlock>
200040f6:	e5f1      	b.n	20003cdc <_malloc_r+0x68>
200040f8:	ea4f 129c 	mov.w	r2, ip, lsr #6
200040fc:	3238      	adds	r2, #56	; 0x38
200040fe:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20004102:	e7aa      	b.n	2000405a <_malloc_r+0x3e6>
20004104:	45b8      	cmp	r8, r7
20004106:	f43f af11 	beq.w	20003f2c <_malloc_r+0x2b8>
2000410a:	f8d7 8008 	ldr.w	r8, [r7, #8]
2000410e:	f8d8 2004 	ldr.w	r2, [r8, #4]
20004112:	f022 0203 	bic.w	r2, r2, #3
20004116:	4294      	cmp	r4, r2
20004118:	bf94      	ite	ls
2000411a:	2300      	movls	r3, #0
2000411c:	2301      	movhi	r3, #1
2000411e:	1b12      	subs	r2, r2, r4
20004120:	2a0f      	cmp	r2, #15
20004122:	bfd8      	it	le
20004124:	f043 0301 	orrle.w	r3, r3, #1
20004128:	2b00      	cmp	r3, #0
2000412a:	f43f af7c 	beq.w	20004026 <_malloc_r+0x3b2>
2000412e:	4630      	mov	r0, r6
20004130:	2500      	movs	r5, #0
20004132:	f000 f9a5 	bl	20004480 <__malloc_unlock>
20004136:	e5d1      	b.n	20003cdc <_malloc_r+0x68>
20004138:	f108 0108 	add.w	r1, r8, #8
2000413c:	4630      	mov	r0, r6
2000413e:	9301      	str	r3, [sp, #4]
20004140:	f003 f94e 	bl	200073e0 <_free_r>
20004144:	9b01      	ldr	r3, [sp, #4]
20004146:	f8d7 8008 	ldr.w	r8, [r7, #8]
2000414a:	685a      	ldr	r2, [r3, #4]
2000414c:	e749      	b.n	20003fe2 <_malloc_r+0x36e>
2000414e:	f04f 0a01 	mov.w	sl, #1
20004152:	f8d7 8004 	ldr.w	r8, [r7, #4]
20004156:	1092      	asrs	r2, r2, #2
20004158:	4684      	mov	ip, r0
2000415a:	fa0a f202 	lsl.w	r2, sl, r2
2000415e:	ea48 0202 	orr.w	r2, r8, r2
20004162:	607a      	str	r2, [r7, #4]
20004164:	e78d      	b.n	20004082 <_malloc_r+0x40e>
20004166:	2a54      	cmp	r2, #84	; 0x54
20004168:	d824      	bhi.n	200041b4 <_malloc_r+0x540>
2000416a:	ea4f 321c 	mov.w	r2, ip, lsr #12
2000416e:	326e      	adds	r2, #110	; 0x6e
20004170:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20004174:	e771      	b.n	2000405a <_malloc_r+0x3e6>
20004176:	2301      	movs	r3, #1
20004178:	46d0      	mov	r8, sl
2000417a:	f8ca 3004 	str.w	r3, [sl, #4]
2000417e:	e7c6      	b.n	2000410e <_malloc_r+0x49a>
20004180:	464a      	mov	r2, r9
20004182:	f01e 0f03 	tst.w	lr, #3
20004186:	4613      	mov	r3, r2
20004188:	f10e 3eff 	add.w	lr, lr, #4294967295
2000418c:	d033      	beq.n	200041f6 <_malloc_r+0x582>
2000418e:	f853 2908 	ldr.w	r2, [r3], #-8
20004192:	429a      	cmp	r2, r3
20004194:	d0f5      	beq.n	20004182 <_malloc_r+0x50e>
20004196:	687b      	ldr	r3, [r7, #4]
20004198:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
2000419c:	459c      	cmp	ip, r3
2000419e:	f63f ae8e 	bhi.w	20003ebe <_malloc_r+0x24a>
200041a2:	f1bc 0f00 	cmp.w	ip, #0
200041a6:	f43f ae8a 	beq.w	20003ebe <_malloc_r+0x24a>
200041aa:	ea1c 0f03 	tst.w	ip, r3
200041ae:	d027      	beq.n	20004200 <_malloc_r+0x58c>
200041b0:	46d6      	mov	lr, sl
200041b2:	e60e      	b.n	20003dd2 <_malloc_r+0x15e>
200041b4:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
200041b8:	d815      	bhi.n	200041e6 <_malloc_r+0x572>
200041ba:	ea4f 32dc 	mov.w	r2, ip, lsr #15
200041be:	3277      	adds	r2, #119	; 0x77
200041c0:	ea4f 08c2 	mov.w	r8, r2, lsl #3
200041c4:	e749      	b.n	2000405a <_malloc_r+0x3e6>
200041c6:	0508      	lsls	r0, r1, #20
200041c8:	0d00      	lsrs	r0, r0, #20
200041ca:	2800      	cmp	r0, #0
200041cc:	f47f aeb6 	bne.w	20003f3c <_malloc_r+0x2c8>
200041d0:	f8d7 8008 	ldr.w	r8, [r7, #8]
200041d4:	444b      	add	r3, r9
200041d6:	f043 0301 	orr.w	r3, r3, #1
200041da:	f8c8 3004 	str.w	r3, [r8, #4]
200041de:	e700      	b.n	20003fe2 <_malloc_r+0x36e>
200041e0:	2101      	movs	r1, #1
200041e2:	2500      	movs	r5, #0
200041e4:	e6d5      	b.n	20003f92 <_malloc_r+0x31e>
200041e6:	f240 5054 	movw	r0, #1364	; 0x554
200041ea:	4282      	cmp	r2, r0
200041ec:	d90d      	bls.n	2000420a <_malloc_r+0x596>
200041ee:	f44f 787c 	mov.w	r8, #1008	; 0x3f0
200041f2:	227e      	movs	r2, #126	; 0x7e
200041f4:	e731      	b.n	2000405a <_malloc_r+0x3e6>
200041f6:	687b      	ldr	r3, [r7, #4]
200041f8:	ea23 030c 	bic.w	r3, r3, ip
200041fc:	607b      	str	r3, [r7, #4]
200041fe:	e7cb      	b.n	20004198 <_malloc_r+0x524>
20004200:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
20004204:	f10a 0a04 	add.w	sl, sl, #4
20004208:	e7cf      	b.n	200041aa <_malloc_r+0x536>
2000420a:	ea4f 429c 	mov.w	r2, ip, lsr #18
2000420e:	327c      	adds	r2, #124	; 0x7c
20004210:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20004214:	e721      	b.n	2000405a <_malloc_r+0x3e6>
20004216:	bf00      	nop

20004218 <memcpy>:
20004218:	2a03      	cmp	r2, #3
2000421a:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
2000421e:	d80b      	bhi.n	20004238 <memcpy+0x20>
20004220:	b13a      	cbz	r2, 20004232 <memcpy+0x1a>
20004222:	2300      	movs	r3, #0
20004224:	f811 c003 	ldrb.w	ip, [r1, r3]
20004228:	f800 c003 	strb.w	ip, [r0, r3]
2000422c:	3301      	adds	r3, #1
2000422e:	4293      	cmp	r3, r2
20004230:	d1f8      	bne.n	20004224 <memcpy+0xc>
20004232:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
20004236:	4770      	bx	lr
20004238:	1882      	adds	r2, r0, r2
2000423a:	460c      	mov	r4, r1
2000423c:	4603      	mov	r3, r0
2000423e:	e003      	b.n	20004248 <memcpy+0x30>
20004240:	f814 1c01 	ldrb.w	r1, [r4, #-1]
20004244:	f803 1c01 	strb.w	r1, [r3, #-1]
20004248:	f003 0603 	and.w	r6, r3, #3
2000424c:	4619      	mov	r1, r3
2000424e:	46a4      	mov	ip, r4
20004250:	3301      	adds	r3, #1
20004252:	3401      	adds	r4, #1
20004254:	2e00      	cmp	r6, #0
20004256:	d1f3      	bne.n	20004240 <memcpy+0x28>
20004258:	f01c 0403 	ands.w	r4, ip, #3
2000425c:	4663      	mov	r3, ip
2000425e:	bf08      	it	eq
20004260:	ebc1 0c02 	rsbeq	ip, r1, r2
20004264:	d068      	beq.n	20004338 <memcpy+0x120>
20004266:	4265      	negs	r5, r4
20004268:	f1c4 0a04 	rsb	sl, r4, #4
2000426c:	eb0c 0705 	add.w	r7, ip, r5
20004270:	4633      	mov	r3, r6
20004272:	ea4f 0aca 	mov.w	sl, sl, lsl #3
20004276:	f85c 6005 	ldr.w	r6, [ip, r5]
2000427a:	ea4f 08c4 	mov.w	r8, r4, lsl #3
2000427e:	1a55      	subs	r5, r2, r1
20004280:	e008      	b.n	20004294 <memcpy+0x7c>
20004282:	f857 4f04 	ldr.w	r4, [r7, #4]!
20004286:	4626      	mov	r6, r4
20004288:	fa04 f40a 	lsl.w	r4, r4, sl
2000428c:	ea49 0404 	orr.w	r4, r9, r4
20004290:	50cc      	str	r4, [r1, r3]
20004292:	3304      	adds	r3, #4
20004294:	185c      	adds	r4, r3, r1
20004296:	2d03      	cmp	r5, #3
20004298:	fa26 f908 	lsr.w	r9, r6, r8
2000429c:	f1a5 0504 	sub.w	r5, r5, #4
200042a0:	eb0c 0603 	add.w	r6, ip, r3
200042a4:	dced      	bgt.n	20004282 <memcpy+0x6a>
200042a6:	2300      	movs	r3, #0
200042a8:	e002      	b.n	200042b0 <memcpy+0x98>
200042aa:	5cf1      	ldrb	r1, [r6, r3]
200042ac:	54e1      	strb	r1, [r4, r3]
200042ae:	3301      	adds	r3, #1
200042b0:	1919      	adds	r1, r3, r4
200042b2:	4291      	cmp	r1, r2
200042b4:	d3f9      	bcc.n	200042aa <memcpy+0x92>
200042b6:	e7bc      	b.n	20004232 <memcpy+0x1a>
200042b8:	f853 4c40 	ldr.w	r4, [r3, #-64]
200042bc:	f841 4c40 	str.w	r4, [r1, #-64]
200042c0:	f853 4c3c 	ldr.w	r4, [r3, #-60]
200042c4:	f841 4c3c 	str.w	r4, [r1, #-60]
200042c8:	f853 4c38 	ldr.w	r4, [r3, #-56]
200042cc:	f841 4c38 	str.w	r4, [r1, #-56]
200042d0:	f853 4c34 	ldr.w	r4, [r3, #-52]
200042d4:	f841 4c34 	str.w	r4, [r1, #-52]
200042d8:	f853 4c30 	ldr.w	r4, [r3, #-48]
200042dc:	f841 4c30 	str.w	r4, [r1, #-48]
200042e0:	f853 4c2c 	ldr.w	r4, [r3, #-44]
200042e4:	f841 4c2c 	str.w	r4, [r1, #-44]
200042e8:	f853 4c28 	ldr.w	r4, [r3, #-40]
200042ec:	f841 4c28 	str.w	r4, [r1, #-40]
200042f0:	f853 4c24 	ldr.w	r4, [r3, #-36]
200042f4:	f841 4c24 	str.w	r4, [r1, #-36]
200042f8:	f853 4c20 	ldr.w	r4, [r3, #-32]
200042fc:	f841 4c20 	str.w	r4, [r1, #-32]
20004300:	f853 4c1c 	ldr.w	r4, [r3, #-28]
20004304:	f841 4c1c 	str.w	r4, [r1, #-28]
20004308:	f853 4c18 	ldr.w	r4, [r3, #-24]
2000430c:	f841 4c18 	str.w	r4, [r1, #-24]
20004310:	f853 4c14 	ldr.w	r4, [r3, #-20]
20004314:	f841 4c14 	str.w	r4, [r1, #-20]
20004318:	f853 4c10 	ldr.w	r4, [r3, #-16]
2000431c:	f841 4c10 	str.w	r4, [r1, #-16]
20004320:	f853 4c0c 	ldr.w	r4, [r3, #-12]
20004324:	f841 4c0c 	str.w	r4, [r1, #-12]
20004328:	f853 4c08 	ldr.w	r4, [r3, #-8]
2000432c:	f841 4c08 	str.w	r4, [r1, #-8]
20004330:	f853 4c04 	ldr.w	r4, [r3, #-4]
20004334:	f841 4c04 	str.w	r4, [r1, #-4]
20004338:	461c      	mov	r4, r3
2000433a:	460d      	mov	r5, r1
2000433c:	3340      	adds	r3, #64	; 0x40
2000433e:	3140      	adds	r1, #64	; 0x40
20004340:	f1bc 0f3f 	cmp.w	ip, #63	; 0x3f
20004344:	f1ac 0c40 	sub.w	ip, ip, #64	; 0x40
20004348:	dcb6      	bgt.n	200042b8 <memcpy+0xa0>
2000434a:	4621      	mov	r1, r4
2000434c:	462b      	mov	r3, r5
2000434e:	1b54      	subs	r4, r2, r5
20004350:	e00f      	b.n	20004372 <memcpy+0x15a>
20004352:	f851 5c10 	ldr.w	r5, [r1, #-16]
20004356:	f843 5c10 	str.w	r5, [r3, #-16]
2000435a:	f851 5c0c 	ldr.w	r5, [r1, #-12]
2000435e:	f843 5c0c 	str.w	r5, [r3, #-12]
20004362:	f851 5c08 	ldr.w	r5, [r1, #-8]
20004366:	f843 5c08 	str.w	r5, [r3, #-8]
2000436a:	f851 5c04 	ldr.w	r5, [r1, #-4]
2000436e:	f843 5c04 	str.w	r5, [r3, #-4]
20004372:	2c0f      	cmp	r4, #15
20004374:	460d      	mov	r5, r1
20004376:	469c      	mov	ip, r3
20004378:	f101 0110 	add.w	r1, r1, #16
2000437c:	f103 0310 	add.w	r3, r3, #16
20004380:	f1a4 0410 	sub.w	r4, r4, #16
20004384:	dce5      	bgt.n	20004352 <memcpy+0x13a>
20004386:	ebcc 0102 	rsb	r1, ip, r2
2000438a:	2300      	movs	r3, #0
2000438c:	e003      	b.n	20004396 <memcpy+0x17e>
2000438e:	58ec      	ldr	r4, [r5, r3]
20004390:	f84c 4003 	str.w	r4, [ip, r3]
20004394:	3304      	adds	r3, #4
20004396:	195e      	adds	r6, r3, r5
20004398:	2903      	cmp	r1, #3
2000439a:	eb03 040c 	add.w	r4, r3, ip
2000439e:	f1a1 0104 	sub.w	r1, r1, #4
200043a2:	dcf4      	bgt.n	2000438e <memcpy+0x176>
200043a4:	e77f      	b.n	200042a6 <memcpy+0x8e>
200043a6:	bf00      	nop

200043a8 <memset>:
200043a8:	2a03      	cmp	r2, #3
200043aa:	b2c9      	uxtb	r1, r1
200043ac:	b430      	push	{r4, r5}
200043ae:	d807      	bhi.n	200043c0 <memset+0x18>
200043b0:	b122      	cbz	r2, 200043bc <memset+0x14>
200043b2:	2300      	movs	r3, #0
200043b4:	54c1      	strb	r1, [r0, r3]
200043b6:	3301      	adds	r3, #1
200043b8:	4293      	cmp	r3, r2
200043ba:	d1fb      	bne.n	200043b4 <memset+0xc>
200043bc:	bc30      	pop	{r4, r5}
200043be:	4770      	bx	lr
200043c0:	eb00 0c02 	add.w	ip, r0, r2
200043c4:	4603      	mov	r3, r0
200043c6:	e001      	b.n	200043cc <memset+0x24>
200043c8:	f803 1c01 	strb.w	r1, [r3, #-1]
200043cc:	f003 0403 	and.w	r4, r3, #3
200043d0:	461a      	mov	r2, r3
200043d2:	3301      	adds	r3, #1
200043d4:	2c00      	cmp	r4, #0
200043d6:	d1f7      	bne.n	200043c8 <memset+0x20>
200043d8:	f04f 3301 	mov.w	r3, #16843009	; 0x1010101
200043dc:	ebc2 040c 	rsb	r4, r2, ip
200043e0:	fb03 f301 	mul.w	r3, r3, r1
200043e4:	e01f      	b.n	20004426 <memset+0x7e>
200043e6:	f842 3c40 	str.w	r3, [r2, #-64]
200043ea:	f842 3c3c 	str.w	r3, [r2, #-60]
200043ee:	f842 3c38 	str.w	r3, [r2, #-56]
200043f2:	f842 3c34 	str.w	r3, [r2, #-52]
200043f6:	f842 3c30 	str.w	r3, [r2, #-48]
200043fa:	f842 3c2c 	str.w	r3, [r2, #-44]
200043fe:	f842 3c28 	str.w	r3, [r2, #-40]
20004402:	f842 3c24 	str.w	r3, [r2, #-36]
20004406:	f842 3c20 	str.w	r3, [r2, #-32]
2000440a:	f842 3c1c 	str.w	r3, [r2, #-28]
2000440e:	f842 3c18 	str.w	r3, [r2, #-24]
20004412:	f842 3c14 	str.w	r3, [r2, #-20]
20004416:	f842 3c10 	str.w	r3, [r2, #-16]
2000441a:	f842 3c0c 	str.w	r3, [r2, #-12]
2000441e:	f842 3c08 	str.w	r3, [r2, #-8]
20004422:	f842 3c04 	str.w	r3, [r2, #-4]
20004426:	4615      	mov	r5, r2
20004428:	3240      	adds	r2, #64	; 0x40
2000442a:	2c3f      	cmp	r4, #63	; 0x3f
2000442c:	f1a4 0440 	sub.w	r4, r4, #64	; 0x40
20004430:	dcd9      	bgt.n	200043e6 <memset+0x3e>
20004432:	462a      	mov	r2, r5
20004434:	ebc5 040c 	rsb	r4, r5, ip
20004438:	e007      	b.n	2000444a <memset+0xa2>
2000443a:	f842 3c10 	str.w	r3, [r2, #-16]
2000443e:	f842 3c0c 	str.w	r3, [r2, #-12]
20004442:	f842 3c08 	str.w	r3, [r2, #-8]
20004446:	f842 3c04 	str.w	r3, [r2, #-4]
2000444a:	4615      	mov	r5, r2
2000444c:	3210      	adds	r2, #16
2000444e:	2c0f      	cmp	r4, #15
20004450:	f1a4 0410 	sub.w	r4, r4, #16
20004454:	dcf1      	bgt.n	2000443a <memset+0x92>
20004456:	462a      	mov	r2, r5
20004458:	ebc5 050c 	rsb	r5, r5, ip
2000445c:	e001      	b.n	20004462 <memset+0xba>
2000445e:	f842 3c04 	str.w	r3, [r2, #-4]
20004462:	4614      	mov	r4, r2
20004464:	3204      	adds	r2, #4
20004466:	2d03      	cmp	r5, #3
20004468:	f1a5 0504 	sub.w	r5, r5, #4
2000446c:	dcf7      	bgt.n	2000445e <memset+0xb6>
2000446e:	e001      	b.n	20004474 <memset+0xcc>
20004470:	f804 1b01 	strb.w	r1, [r4], #1
20004474:	4564      	cmp	r4, ip
20004476:	d3fb      	bcc.n	20004470 <memset+0xc8>
20004478:	e7a0      	b.n	200043bc <memset+0x14>
2000447a:	bf00      	nop

2000447c <__malloc_lock>:
2000447c:	4770      	bx	lr
2000447e:	bf00      	nop

20004480 <__malloc_unlock>:
20004480:	4770      	bx	lr
20004482:	bf00      	nop

20004484 <printf>:
20004484:	b40f      	push	{r0, r1, r2, r3}
20004486:	f649 53a4 	movw	r3, #40356	; 0x9da4
2000448a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000448e:	b510      	push	{r4, lr}
20004490:	681c      	ldr	r4, [r3, #0]
20004492:	b082      	sub	sp, #8
20004494:	b124      	cbz	r4, 200044a0 <printf+0x1c>
20004496:	69a3      	ldr	r3, [r4, #24]
20004498:	b913      	cbnz	r3, 200044a0 <printf+0x1c>
2000449a:	4620      	mov	r0, r4
2000449c:	f002 ff1c 	bl	200072d8 <__sinit>
200044a0:	4620      	mov	r0, r4
200044a2:	ac05      	add	r4, sp, #20
200044a4:	9a04      	ldr	r2, [sp, #16]
200044a6:	4623      	mov	r3, r4
200044a8:	6881      	ldr	r1, [r0, #8]
200044aa:	9401      	str	r4, [sp, #4]
200044ac:	f000 f8b2 	bl	20004614 <_vfprintf_r>
200044b0:	b002      	add	sp, #8
200044b2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
200044b6:	b004      	add	sp, #16
200044b8:	4770      	bx	lr
200044ba:	bf00      	nop

200044bc <_printf_r>:
200044bc:	b40e      	push	{r1, r2, r3}
200044be:	b510      	push	{r4, lr}
200044c0:	4604      	mov	r4, r0
200044c2:	b083      	sub	sp, #12
200044c4:	b118      	cbz	r0, 200044ce <_printf_r+0x12>
200044c6:	6983      	ldr	r3, [r0, #24]
200044c8:	b90b      	cbnz	r3, 200044ce <_printf_r+0x12>
200044ca:	f002 ff05 	bl	200072d8 <__sinit>
200044ce:	4620      	mov	r0, r4
200044d0:	ac06      	add	r4, sp, #24
200044d2:	9a05      	ldr	r2, [sp, #20]
200044d4:	4623      	mov	r3, r4
200044d6:	6881      	ldr	r1, [r0, #8]
200044d8:	9401      	str	r4, [sp, #4]
200044da:	f000 f89b 	bl	20004614 <_vfprintf_r>
200044de:	b003      	add	sp, #12
200044e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
200044e4:	b003      	add	sp, #12
200044e6:	4770      	bx	lr

200044e8 <_puts_r>:
200044e8:	b530      	push	{r4, r5, lr}
200044ea:	4604      	mov	r4, r0
200044ec:	b089      	sub	sp, #36	; 0x24
200044ee:	4608      	mov	r0, r1
200044f0:	460d      	mov	r5, r1
200044f2:	f000 f851 	bl	20004598 <strlen>
200044f6:	f649 330c 	movw	r3, #39692	; 0x9b0c
200044fa:	9501      	str	r5, [sp, #4]
200044fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004500:	9303      	str	r3, [sp, #12]
20004502:	9002      	str	r0, [sp, #8]
20004504:	1c43      	adds	r3, r0, #1
20004506:	9307      	str	r3, [sp, #28]
20004508:	2301      	movs	r3, #1
2000450a:	9304      	str	r3, [sp, #16]
2000450c:	ab01      	add	r3, sp, #4
2000450e:	9305      	str	r3, [sp, #20]
20004510:	2302      	movs	r3, #2
20004512:	9306      	str	r3, [sp, #24]
20004514:	b10c      	cbz	r4, 2000451a <_puts_r+0x32>
20004516:	69a3      	ldr	r3, [r4, #24]
20004518:	b1eb      	cbz	r3, 20004556 <_puts_r+0x6e>
2000451a:	f649 53a4 	movw	r3, #40356	; 0x9da4
2000451e:	4620      	mov	r0, r4
20004520:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004524:	681b      	ldr	r3, [r3, #0]
20004526:	689b      	ldr	r3, [r3, #8]
20004528:	899a      	ldrh	r2, [r3, #12]
2000452a:	f412 5f00 	tst.w	r2, #8192	; 0x2000
2000452e:	bf01      	itttt	eq
20004530:	f442 5200 	orreq.w	r2, r2, #8192	; 0x2000
20004534:	819a      	strheq	r2, [r3, #12]
20004536:	6e59      	ldreq	r1, [r3, #100]	; 0x64
20004538:	f421 5200 	biceq.w	r2, r1, #8192	; 0x2000
2000453c:	68a1      	ldr	r1, [r4, #8]
2000453e:	bf08      	it	eq
20004540:	665a      	streq	r2, [r3, #100]	; 0x64
20004542:	aa05      	add	r2, sp, #20
20004544:	f003 f82c 	bl	200075a0 <__sfvwrite_r>
20004548:	2800      	cmp	r0, #0
2000454a:	bf14      	ite	ne
2000454c:	f04f 30ff 	movne.w	r0, #4294967295
20004550:	200a      	moveq	r0, #10
20004552:	b009      	add	sp, #36	; 0x24
20004554:	bd30      	pop	{r4, r5, pc}
20004556:	4620      	mov	r0, r4
20004558:	f002 febe 	bl	200072d8 <__sinit>
2000455c:	e7dd      	b.n	2000451a <_puts_r+0x32>
2000455e:	bf00      	nop

20004560 <puts>:
20004560:	f649 53a4 	movw	r3, #40356	; 0x9da4
20004564:	4601      	mov	r1, r0
20004566:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000456a:	6818      	ldr	r0, [r3, #0]
2000456c:	e7bc      	b.n	200044e8 <_puts_r>
2000456e:	bf00      	nop

20004570 <_sbrk_r>:
20004570:	b538      	push	{r3, r4, r5, lr}
20004572:	f24a 44a4 	movw	r4, #42148	; 0xa4a4
20004576:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000457a:	4605      	mov	r5, r0
2000457c:	4608      	mov	r0, r1
2000457e:	2300      	movs	r3, #0
20004580:	6023      	str	r3, [r4, #0]
20004582:	f7fd fa21 	bl	200019c8 <_sbrk>
20004586:	f1b0 3fff 	cmp.w	r0, #4294967295
2000458a:	d000      	beq.n	2000458e <_sbrk_r+0x1e>
2000458c:	bd38      	pop	{r3, r4, r5, pc}
2000458e:	6823      	ldr	r3, [r4, #0]
20004590:	2b00      	cmp	r3, #0
20004592:	d0fb      	beq.n	2000458c <_sbrk_r+0x1c>
20004594:	602b      	str	r3, [r5, #0]
20004596:	bd38      	pop	{r3, r4, r5, pc}

20004598 <strlen>:
20004598:	f020 0103 	bic.w	r1, r0, #3
2000459c:	f010 0003 	ands.w	r0, r0, #3
200045a0:	f1c0 0000 	rsb	r0, r0, #0
200045a4:	f851 3b04 	ldr.w	r3, [r1], #4
200045a8:	f100 0c04 	add.w	ip, r0, #4
200045ac:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
200045b0:	f06f 0200 	mvn.w	r2, #0
200045b4:	bf1c      	itt	ne
200045b6:	fa22 f20c 	lsrne.w	r2, r2, ip
200045ba:	4313      	orrne	r3, r2
200045bc:	f04f 0c01 	mov.w	ip, #1
200045c0:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
200045c4:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
200045c8:	eba3 020c 	sub.w	r2, r3, ip
200045cc:	ea22 0203 	bic.w	r2, r2, r3
200045d0:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
200045d4:	bf04      	itt	eq
200045d6:	f851 3b04 	ldreq.w	r3, [r1], #4
200045da:	3004      	addeq	r0, #4
200045dc:	d0f4      	beq.n	200045c8 <strlen+0x30>
200045de:	f013 0fff 	tst.w	r3, #255	; 0xff
200045e2:	bf1f      	itttt	ne
200045e4:	3001      	addne	r0, #1
200045e6:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
200045ea:	3001      	addne	r0, #1
200045ec:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
200045f0:	bf18      	it	ne
200045f2:	3001      	addne	r0, #1
200045f4:	4770      	bx	lr
200045f6:	bf00      	nop

200045f8 <__sprint_r>:
200045f8:	6893      	ldr	r3, [r2, #8]
200045fa:	b510      	push	{r4, lr}
200045fc:	4614      	mov	r4, r2
200045fe:	b913      	cbnz	r3, 20004606 <__sprint_r+0xe>
20004600:	6053      	str	r3, [r2, #4]
20004602:	4618      	mov	r0, r3
20004604:	bd10      	pop	{r4, pc}
20004606:	f002 ffcb 	bl	200075a0 <__sfvwrite_r>
2000460a:	2300      	movs	r3, #0
2000460c:	6063      	str	r3, [r4, #4]
2000460e:	60a3      	str	r3, [r4, #8]
20004610:	bd10      	pop	{r4, pc}
20004612:	bf00      	nop

20004614 <_vfprintf_r>:
20004614:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20004618:	f5ad 6dae 	sub.w	sp, sp, #1392	; 0x570
2000461c:	b083      	sub	sp, #12
2000461e:	460e      	mov	r6, r1
20004620:	4615      	mov	r5, r2
20004622:	469a      	mov	sl, r3
20004624:	4681      	mov	r9, r0
20004626:	f003 f9ab 	bl	20007980 <_localeconv_r>
2000462a:	6800      	ldr	r0, [r0, #0]
2000462c:	901d      	str	r0, [sp, #116]	; 0x74
2000462e:	f1b9 0f00 	cmp.w	r9, #0
20004632:	d004      	beq.n	2000463e <_vfprintf_r+0x2a>
20004634:	f8d9 3018 	ldr.w	r3, [r9, #24]
20004638:	2b00      	cmp	r3, #0
2000463a:	f000 815a 	beq.w	200048f2 <_vfprintf_r+0x2de>
2000463e:	f649 3384 	movw	r3, #39812	; 0x9b84
20004642:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004646:	429e      	cmp	r6, r3
20004648:	bf08      	it	eq
2000464a:	f8d9 6004 	ldreq.w	r6, [r9, #4]
2000464e:	d010      	beq.n	20004672 <_vfprintf_r+0x5e>
20004650:	f649 33a4 	movw	r3, #39844	; 0x9ba4
20004654:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004658:	429e      	cmp	r6, r3
2000465a:	bf08      	it	eq
2000465c:	f8d9 6008 	ldreq.w	r6, [r9, #8]
20004660:	d007      	beq.n	20004672 <_vfprintf_r+0x5e>
20004662:	f649 33c4 	movw	r3, #39876	; 0x9bc4
20004666:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000466a:	429e      	cmp	r6, r3
2000466c:	bf08      	it	eq
2000466e:	f8d9 600c 	ldreq.w	r6, [r9, #12]
20004672:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
20004676:	fa1f f38c 	uxth.w	r3, ip
2000467a:	f413 5f00 	tst.w	r3, #8192	; 0x2000
2000467e:	d109      	bne.n	20004694 <_vfprintf_r+0x80>
20004680:	f44c 5c00 	orr.w	ip, ip, #8192	; 0x2000
20004684:	6e72      	ldr	r2, [r6, #100]	; 0x64
20004686:	f8a6 c00c 	strh.w	ip, [r6, #12]
2000468a:	fa1f f38c 	uxth.w	r3, ip
2000468e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
20004692:	6672      	str	r2, [r6, #100]	; 0x64
20004694:	f013 0f08 	tst.w	r3, #8
20004698:	f001 8301 	beq.w	20005c9e <_vfprintf_r+0x168a>
2000469c:	6932      	ldr	r2, [r6, #16]
2000469e:	2a00      	cmp	r2, #0
200046a0:	f001 82fd 	beq.w	20005c9e <_vfprintf_r+0x168a>
200046a4:	f003 031a 	and.w	r3, r3, #26
200046a8:	2b0a      	cmp	r3, #10
200046aa:	f000 80e0 	beq.w	2000486e <_vfprintf_r+0x25a>
200046ae:	2200      	movs	r2, #0
200046b0:	9212      	str	r2, [sp, #72]	; 0x48
200046b2:	921a      	str	r2, [sp, #104]	; 0x68
200046b4:	2300      	movs	r3, #0
200046b6:	921c      	str	r2, [sp, #112]	; 0x70
200046b8:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200046bc:	9211      	str	r2, [sp, #68]	; 0x44
200046be:	3404      	adds	r4, #4
200046c0:	9219      	str	r2, [sp, #100]	; 0x64
200046c2:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
200046c6:	931b      	str	r3, [sp, #108]	; 0x6c
200046c8:	3204      	adds	r2, #4
200046ca:	f50d 6390 	add.w	r3, sp, #1152	; 0x480
200046ce:	3228      	adds	r2, #40	; 0x28
200046d0:	3303      	adds	r3, #3
200046d2:	9218      	str	r2, [sp, #96]	; 0x60
200046d4:	9307      	str	r3, [sp, #28]
200046d6:	2300      	movs	r3, #0
200046d8:	f8cd 454c 	str.w	r4, [sp, #1356]	; 0x54c
200046dc:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200046e0:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
200046e4:	782b      	ldrb	r3, [r5, #0]
200046e6:	1e1a      	subs	r2, r3, #0
200046e8:	bf18      	it	ne
200046ea:	2201      	movne	r2, #1
200046ec:	2b25      	cmp	r3, #37	; 0x25
200046ee:	bf0c      	ite	eq
200046f0:	2200      	moveq	r2, #0
200046f2:	f002 0201 	andne.w	r2, r2, #1
200046f6:	b332      	cbz	r2, 20004746 <_vfprintf_r+0x132>
200046f8:	462f      	mov	r7, r5
200046fa:	f817 3f01 	ldrb.w	r3, [r7, #1]!
200046fe:	1e1a      	subs	r2, r3, #0
20004700:	bf18      	it	ne
20004702:	2201      	movne	r2, #1
20004704:	2b25      	cmp	r3, #37	; 0x25
20004706:	bf0c      	ite	eq
20004708:	2200      	moveq	r2, #0
2000470a:	f002 0201 	andne.w	r2, r2, #1
2000470e:	2a00      	cmp	r2, #0
20004710:	d1f3      	bne.n	200046fa <_vfprintf_r+0xe6>
20004712:	ebb7 0805 	subs.w	r8, r7, r5
20004716:	bf08      	it	eq
20004718:	463d      	moveq	r5, r7
2000471a:	d014      	beq.n	20004746 <_vfprintf_r+0x132>
2000471c:	f8c4 8004 	str.w	r8, [r4, #4]
20004720:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004724:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004728:	3301      	adds	r3, #1
2000472a:	6025      	str	r5, [r4, #0]
2000472c:	2b07      	cmp	r3, #7
2000472e:	4442      	add	r2, r8
20004730:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004734:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004738:	dc78      	bgt.n	2000482c <_vfprintf_r+0x218>
2000473a:	3408      	adds	r4, #8
2000473c:	9811      	ldr	r0, [sp, #68]	; 0x44
2000473e:	463d      	mov	r5, r7
20004740:	4440      	add	r0, r8
20004742:	9011      	str	r0, [sp, #68]	; 0x44
20004744:	783b      	ldrb	r3, [r7, #0]
20004746:	2b00      	cmp	r3, #0
20004748:	d07c      	beq.n	20004844 <_vfprintf_r+0x230>
2000474a:	1c6b      	adds	r3, r5, #1
2000474c:	f04f 37ff 	mov.w	r7, #4294967295
20004750:	202b      	movs	r0, #43	; 0x2b
20004752:	f04f 0c20 	mov.w	ip, #32
20004756:	2100      	movs	r1, #0
20004758:	f04f 0200 	mov.w	r2, #0
2000475c:	910f      	str	r1, [sp, #60]	; 0x3c
2000475e:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
20004762:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
20004766:	786a      	ldrb	r2, [r5, #1]
20004768:	910a      	str	r1, [sp, #40]	; 0x28
2000476a:	1c5d      	adds	r5, r3, #1
2000476c:	f1a2 0320 	sub.w	r3, r2, #32
20004770:	2b58      	cmp	r3, #88	; 0x58
20004772:	f200 8286 	bhi.w	20004c82 <_vfprintf_r+0x66e>
20004776:	e8df f013 	tbh	[pc, r3, lsl #1]
2000477a:	0298      	.short	0x0298
2000477c:	02840284 	.word	0x02840284
20004780:	028402a4 	.word	0x028402a4
20004784:	02840284 	.word	0x02840284
20004788:	02840284 	.word	0x02840284
2000478c:	02ad0284 	.word	0x02ad0284
20004790:	028402ba 	.word	0x028402ba
20004794:	02ca02c1 	.word	0x02ca02c1
20004798:	02e70284 	.word	0x02e70284
2000479c:	02f002f0 	.word	0x02f002f0
200047a0:	02f002f0 	.word	0x02f002f0
200047a4:	02f002f0 	.word	0x02f002f0
200047a8:	02f002f0 	.word	0x02f002f0
200047ac:	028402f0 	.word	0x028402f0
200047b0:	02840284 	.word	0x02840284
200047b4:	02840284 	.word	0x02840284
200047b8:	02840284 	.word	0x02840284
200047bc:	02840284 	.word	0x02840284
200047c0:	03040284 	.word	0x03040284
200047c4:	02840326 	.word	0x02840326
200047c8:	02840326 	.word	0x02840326
200047cc:	02840284 	.word	0x02840284
200047d0:	036a0284 	.word	0x036a0284
200047d4:	02840284 	.word	0x02840284
200047d8:	02840481 	.word	0x02840481
200047dc:	02840284 	.word	0x02840284
200047e0:	02840284 	.word	0x02840284
200047e4:	02840414 	.word	0x02840414
200047e8:	042f0284 	.word	0x042f0284
200047ec:	02840284 	.word	0x02840284
200047f0:	02840284 	.word	0x02840284
200047f4:	02840284 	.word	0x02840284
200047f8:	02840284 	.word	0x02840284
200047fc:	02840284 	.word	0x02840284
20004800:	0465044f 	.word	0x0465044f
20004804:	03260326 	.word	0x03260326
20004808:	03730326 	.word	0x03730326
2000480c:	02840465 	.word	0x02840465
20004810:	03790284 	.word	0x03790284
20004814:	03850284 	.word	0x03850284
20004818:	03ad0396 	.word	0x03ad0396
2000481c:	0284040a 	.word	0x0284040a
20004820:	028403cc 	.word	0x028403cc
20004824:	028403f4 	.word	0x028403f4
20004828:	00c00284 	.word	0x00c00284
2000482c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004830:	4648      	mov	r0, r9
20004832:	4631      	mov	r1, r6
20004834:	320c      	adds	r2, #12
20004836:	f7ff fedf 	bl	200045f8 <__sprint_r>
2000483a:	b958      	cbnz	r0, 20004854 <_vfprintf_r+0x240>
2000483c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004840:	3404      	adds	r4, #4
20004842:	e77b      	b.n	2000473c <_vfprintf_r+0x128>
20004844:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20004848:	2b00      	cmp	r3, #0
2000484a:	f041 8192 	bne.w	20005b72 <_vfprintf_r+0x155e>
2000484e:	2300      	movs	r3, #0
20004850:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004854:	89b3      	ldrh	r3, [r6, #12]
20004856:	f013 0f40 	tst.w	r3, #64	; 0x40
2000485a:	d002      	beq.n	20004862 <_vfprintf_r+0x24e>
2000485c:	f04f 30ff 	mov.w	r0, #4294967295
20004860:	9011      	str	r0, [sp, #68]	; 0x44
20004862:	9811      	ldr	r0, [sp, #68]	; 0x44
20004864:	b05f      	add	sp, #380	; 0x17c
20004866:	f50d 6d80 	add.w	sp, sp, #1024	; 0x400
2000486a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000486e:	f9b6 300e 	ldrsh.w	r3, [r6, #14]
20004872:	2b00      	cmp	r3, #0
20004874:	f6ff af1b 	blt.w	200046ae <_vfprintf_r+0x9a>
20004878:	6a37      	ldr	r7, [r6, #32]
2000487a:	f02c 0c02 	bic.w	ip, ip, #2
2000487e:	f8d6 e028 	ldr.w	lr, [r6, #40]	; 0x28
20004882:	f50d 648e 	add.w	r4, sp, #1136	; 0x470
20004886:	f8ad c488 	strh.w	ip, [sp, #1160]	; 0x488
2000488a:	340c      	adds	r4, #12
2000488c:	f8b6 c00e 	ldrh.w	ip, [r6, #14]
20004890:	462a      	mov	r2, r5
20004892:	4653      	mov	r3, sl
20004894:	4648      	mov	r0, r9
20004896:	4621      	mov	r1, r4
20004898:	ad1f      	add	r5, sp, #124	; 0x7c
2000489a:	f8cd 749c 	str.w	r7, [sp, #1180]	; 0x49c
2000489e:	2700      	movs	r7, #0
200048a0:	f8cd 548c 	str.w	r5, [sp, #1164]	; 0x48c
200048a4:	f8cd 547c 	str.w	r5, [sp, #1148]	; 0x47c
200048a8:	f44f 6580 	mov.w	r5, #1024	; 0x400
200048ac:	f8cd e4a4 	str.w	lr, [sp, #1188]	; 0x4a4
200048b0:	f8ad c48a 	strh.w	ip, [sp, #1162]	; 0x48a
200048b4:	f8cd 5490 	str.w	r5, [sp, #1168]	; 0x490
200048b8:	f8cd 7494 	str.w	r7, [sp, #1172]	; 0x494
200048bc:	f8cd 5484 	str.w	r5, [sp, #1156]	; 0x484
200048c0:	f7ff fea8 	bl	20004614 <_vfprintf_r>
200048c4:	2800      	cmp	r0, #0
200048c6:	9011      	str	r0, [sp, #68]	; 0x44
200048c8:	db09      	blt.n	200048de <_vfprintf_r+0x2ca>
200048ca:	4621      	mov	r1, r4
200048cc:	4648      	mov	r0, r9
200048ce:	f002 fb93 	bl	20006ff8 <_fflush_r>
200048d2:	9911      	ldr	r1, [sp, #68]	; 0x44
200048d4:	42b8      	cmp	r0, r7
200048d6:	bf18      	it	ne
200048d8:	f04f 31ff 	movne.w	r1, #4294967295
200048dc:	9111      	str	r1, [sp, #68]	; 0x44
200048de:	f8bd 3488 	ldrh.w	r3, [sp, #1160]	; 0x488
200048e2:	f013 0f40 	tst.w	r3, #64	; 0x40
200048e6:	d0bc      	beq.n	20004862 <_vfprintf_r+0x24e>
200048e8:	89b3      	ldrh	r3, [r6, #12]
200048ea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
200048ee:	81b3      	strh	r3, [r6, #12]
200048f0:	e7b7      	b.n	20004862 <_vfprintf_r+0x24e>
200048f2:	4648      	mov	r0, r9
200048f4:	f002 fcf0 	bl	200072d8 <__sinit>
200048f8:	e6a1      	b.n	2000463e <_vfprintf_r+0x2a>
200048fa:	980a      	ldr	r0, [sp, #40]	; 0x28
200048fc:	f649 3c54 	movw	ip, #39764	; 0x9b54
20004900:	f2c2 0c00 	movt	ip, #8192	; 0x2000
20004904:	9216      	str	r2, [sp, #88]	; 0x58
20004906:	f010 0f20 	tst.w	r0, #32
2000490a:	f8cd c064 	str.w	ip, [sp, #100]	; 0x64
2000490e:	f000 836e 	beq.w	20004fee <_vfprintf_r+0x9da>
20004912:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004914:	1dcb      	adds	r3, r1, #7
20004916:	f023 0307 	bic.w	r3, r3, #7
2000491a:	f103 0208 	add.w	r2, r3, #8
2000491e:	920b      	str	r2, [sp, #44]	; 0x2c
20004920:	e9d3 ab00 	ldrd	sl, fp, [r3]
20004924:	ea5a 020b 	orrs.w	r2, sl, fp
20004928:	9b0a      	ldr	r3, [sp, #40]	; 0x28
2000492a:	bf0c      	ite	eq
2000492c:	2200      	moveq	r2, #0
2000492e:	2201      	movne	r2, #1
20004930:	4213      	tst	r3, r2
20004932:	f040 866b 	bne.w	2000560c <_vfprintf_r+0xff8>
20004936:	2302      	movs	r3, #2
20004938:	f04f 0100 	mov.w	r1, #0
2000493c:	f88d 1577 	strb.w	r1, [sp, #1399]	; 0x577
20004940:	2f00      	cmp	r7, #0
20004942:	bfa2      	ittt	ge
20004944:	f8dd c028 	ldrge.w	ip, [sp, #40]	; 0x28
20004948:	f02c 0c80 	bicge.w	ip, ip, #128	; 0x80
2000494c:	f8cd c028 	strge.w	ip, [sp, #40]	; 0x28
20004950:	2f00      	cmp	r7, #0
20004952:	bf18      	it	ne
20004954:	f042 0201 	orrne.w	r2, r2, #1
20004958:	2a00      	cmp	r2, #0
2000495a:	f000 841e 	beq.w	2000519a <_vfprintf_r+0xb86>
2000495e:	2b01      	cmp	r3, #1
20004960:	f000 85de 	beq.w	20005520 <_vfprintf_r+0xf0c>
20004964:	2b02      	cmp	r3, #2
20004966:	f000 85c1 	beq.w	200054ec <_vfprintf_r+0xed8>
2000496a:	9918      	ldr	r1, [sp, #96]	; 0x60
2000496c:	9113      	str	r1, [sp, #76]	; 0x4c
2000496e:	ea4f 08da 	mov.w	r8, sl, lsr #3
20004972:	ea4f 0cdb 	mov.w	ip, fp, lsr #3
20004976:	ea48 784b 	orr.w	r8, r8, fp, lsl #29
2000497a:	f00a 0007 	and.w	r0, sl, #7
2000497e:	46e3      	mov	fp, ip
20004980:	46c2      	mov	sl, r8
20004982:	3030      	adds	r0, #48	; 0x30
20004984:	ea5a 020b 	orrs.w	r2, sl, fp
20004988:	f801 0d01 	strb.w	r0, [r1, #-1]!
2000498c:	d1ef      	bne.n	2000496e <_vfprintf_r+0x35a>
2000498e:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20004992:	9113      	str	r1, [sp, #76]	; 0x4c
20004994:	f01c 0f01 	tst.w	ip, #1
20004998:	f040 868c 	bne.w	200056b4 <_vfprintf_r+0x10a0>
2000499c:	9818      	ldr	r0, [sp, #96]	; 0x60
2000499e:	1a40      	subs	r0, r0, r1
200049a0:	9010      	str	r0, [sp, #64]	; 0x40
200049a2:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
200049a6:	9a10      	ldr	r2, [sp, #64]	; 0x40
200049a8:	9717      	str	r7, [sp, #92]	; 0x5c
200049aa:	42ba      	cmp	r2, r7
200049ac:	bfb8      	it	lt
200049ae:	463a      	movlt	r2, r7
200049b0:	920c      	str	r2, [sp, #48]	; 0x30
200049b2:	b113      	cbz	r3, 200049ba <_vfprintf_r+0x3a6>
200049b4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
200049b6:	3201      	adds	r2, #1
200049b8:	920c      	str	r2, [sp, #48]	; 0x30
200049ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200049bc:	980a      	ldr	r0, [sp, #40]	; 0x28
200049be:	f013 0302 	ands.w	r3, r3, #2
200049c2:	9315      	str	r3, [sp, #84]	; 0x54
200049c4:	bf1e      	ittt	ne
200049c6:	f8dd c030 	ldrne.w	ip, [sp, #48]	; 0x30
200049ca:	f10c 0c02 	addne.w	ip, ip, #2
200049ce:	f8cd c030 	strne.w	ip, [sp, #48]	; 0x30
200049d2:	f010 0084 	ands.w	r0, r0, #132	; 0x84
200049d6:	9014      	str	r0, [sp, #80]	; 0x50
200049d8:	d14d      	bne.n	20004a76 <_vfprintf_r+0x462>
200049da:	990f      	ldr	r1, [sp, #60]	; 0x3c
200049dc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
200049de:	1a8f      	subs	r7, r1, r2
200049e0:	2f00      	cmp	r7, #0
200049e2:	dd48      	ble.n	20004a76 <_vfprintf_r+0x462>
200049e4:	2f10      	cmp	r7, #16
200049e6:	f649 3810 	movw	r8, #39696	; 0x9b10
200049ea:	bfd8      	it	le
200049ec:	f2c2 0800 	movtle	r8, #8192	; 0x2000
200049f0:	dd30      	ble.n	20004a54 <_vfprintf_r+0x440>
200049f2:	f2c2 0800 	movt	r8, #8192	; 0x2000
200049f6:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
200049fa:	4643      	mov	r3, r8
200049fc:	f04f 0a10 	mov.w	sl, #16
20004a00:	46a8      	mov	r8, r5
20004a02:	f10b 0b0c 	add.w	fp, fp, #12
20004a06:	461d      	mov	r5, r3
20004a08:	e002      	b.n	20004a10 <_vfprintf_r+0x3fc>
20004a0a:	3f10      	subs	r7, #16
20004a0c:	2f10      	cmp	r7, #16
20004a0e:	dd1e      	ble.n	20004a4e <_vfprintf_r+0x43a>
20004a10:	f8c4 a004 	str.w	sl, [r4, #4]
20004a14:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004a18:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004a1c:	3301      	adds	r3, #1
20004a1e:	6025      	str	r5, [r4, #0]
20004a20:	3210      	adds	r2, #16
20004a22:	2b07      	cmp	r3, #7
20004a24:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004a28:	f104 0408 	add.w	r4, r4, #8
20004a2c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004a30:	ddeb      	ble.n	20004a0a <_vfprintf_r+0x3f6>
20004a32:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004a36:	4648      	mov	r0, r9
20004a38:	4631      	mov	r1, r6
20004a3a:	465a      	mov	r2, fp
20004a3c:	3404      	adds	r4, #4
20004a3e:	f7ff fddb 	bl	200045f8 <__sprint_r>
20004a42:	2800      	cmp	r0, #0
20004a44:	f47f af06 	bne.w	20004854 <_vfprintf_r+0x240>
20004a48:	3f10      	subs	r7, #16
20004a4a:	2f10      	cmp	r7, #16
20004a4c:	dce0      	bgt.n	20004a10 <_vfprintf_r+0x3fc>
20004a4e:	462b      	mov	r3, r5
20004a50:	4645      	mov	r5, r8
20004a52:	4698      	mov	r8, r3
20004a54:	6067      	str	r7, [r4, #4]
20004a56:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004a5a:	f8c4 8000 	str.w	r8, [r4]
20004a5e:	1c5a      	adds	r2, r3, #1
20004a60:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20004a64:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004a68:	19db      	adds	r3, r3, r7
20004a6a:	2a07      	cmp	r2, #7
20004a6c:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20004a70:	f300 858a 	bgt.w	20005588 <_vfprintf_r+0xf74>
20004a74:	3408      	adds	r4, #8
20004a76:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20004a7a:	b19b      	cbz	r3, 20004aa4 <_vfprintf_r+0x490>
20004a7c:	2301      	movs	r3, #1
20004a7e:	6063      	str	r3, [r4, #4]
20004a80:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004a84:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
20004a88:	3207      	adds	r2, #7
20004a8a:	6022      	str	r2, [r4, #0]
20004a8c:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004a90:	3301      	adds	r3, #1
20004a92:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004a96:	3201      	adds	r2, #1
20004a98:	2b07      	cmp	r3, #7
20004a9a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004a9e:	f300 84b6 	bgt.w	2000540e <_vfprintf_r+0xdfa>
20004aa2:	3408      	adds	r4, #8
20004aa4:	9b15      	ldr	r3, [sp, #84]	; 0x54
20004aa6:	b19b      	cbz	r3, 20004ad0 <_vfprintf_r+0x4bc>
20004aa8:	2302      	movs	r3, #2
20004aaa:	6063      	str	r3, [r4, #4]
20004aac:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004ab0:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
20004ab4:	3204      	adds	r2, #4
20004ab6:	6022      	str	r2, [r4, #0]
20004ab8:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004abc:	3301      	adds	r3, #1
20004abe:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004ac2:	3202      	adds	r2, #2
20004ac4:	2b07      	cmp	r3, #7
20004ac6:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004aca:	f300 84af 	bgt.w	2000542c <_vfprintf_r+0xe18>
20004ace:	3408      	adds	r4, #8
20004ad0:	f8dd c050 	ldr.w	ip, [sp, #80]	; 0x50
20004ad4:	f1bc 0f80 	cmp.w	ip, #128	; 0x80
20004ad8:	f000 8376 	beq.w	200051c8 <_vfprintf_r+0xbb4>
20004adc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
20004ade:	9a10      	ldr	r2, [sp, #64]	; 0x40
20004ae0:	1a9f      	subs	r7, r3, r2
20004ae2:	2f00      	cmp	r7, #0
20004ae4:	dd43      	ble.n	20004b6e <_vfprintf_r+0x55a>
20004ae6:	2f10      	cmp	r7, #16
20004ae8:	f8df 8b8c 	ldr.w	r8, [pc, #2956]	; 20005678 <_vfprintf_r+0x1064>
20004aec:	dd2e      	ble.n	20004b4c <_vfprintf_r+0x538>
20004aee:	4643      	mov	r3, r8
20004af0:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
20004af4:	46a8      	mov	r8, r5
20004af6:	f04f 0a10 	mov.w	sl, #16
20004afa:	f10b 0b0c 	add.w	fp, fp, #12
20004afe:	461d      	mov	r5, r3
20004b00:	e002      	b.n	20004b08 <_vfprintf_r+0x4f4>
20004b02:	3f10      	subs	r7, #16
20004b04:	2f10      	cmp	r7, #16
20004b06:	dd1e      	ble.n	20004b46 <_vfprintf_r+0x532>
20004b08:	f8c4 a004 	str.w	sl, [r4, #4]
20004b0c:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004b10:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004b14:	3301      	adds	r3, #1
20004b16:	6025      	str	r5, [r4, #0]
20004b18:	3210      	adds	r2, #16
20004b1a:	2b07      	cmp	r3, #7
20004b1c:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004b20:	f104 0408 	add.w	r4, r4, #8
20004b24:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004b28:	ddeb      	ble.n	20004b02 <_vfprintf_r+0x4ee>
20004b2a:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004b2e:	4648      	mov	r0, r9
20004b30:	4631      	mov	r1, r6
20004b32:	465a      	mov	r2, fp
20004b34:	3404      	adds	r4, #4
20004b36:	f7ff fd5f 	bl	200045f8 <__sprint_r>
20004b3a:	2800      	cmp	r0, #0
20004b3c:	f47f ae8a 	bne.w	20004854 <_vfprintf_r+0x240>
20004b40:	3f10      	subs	r7, #16
20004b42:	2f10      	cmp	r7, #16
20004b44:	dce0      	bgt.n	20004b08 <_vfprintf_r+0x4f4>
20004b46:	462b      	mov	r3, r5
20004b48:	4645      	mov	r5, r8
20004b4a:	4698      	mov	r8, r3
20004b4c:	6067      	str	r7, [r4, #4]
20004b4e:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004b52:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004b56:	3301      	adds	r3, #1
20004b58:	f8c4 8000 	str.w	r8, [r4]
20004b5c:	19d2      	adds	r2, r2, r7
20004b5e:	2b07      	cmp	r3, #7
20004b60:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004b64:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004b68:	f300 8442 	bgt.w	200053f0 <_vfprintf_r+0xddc>
20004b6c:	3408      	adds	r4, #8
20004b6e:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20004b72:	f41c 7f80 	tst.w	ip, #256	; 0x100
20004b76:	f040 829d 	bne.w	200050b4 <_vfprintf_r+0xaa0>
20004b7a:	9810      	ldr	r0, [sp, #64]	; 0x40
20004b7c:	9913      	ldr	r1, [sp, #76]	; 0x4c
20004b7e:	6060      	str	r0, [r4, #4]
20004b80:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004b84:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004b88:	3301      	adds	r3, #1
20004b8a:	6021      	str	r1, [r4, #0]
20004b8c:	1812      	adds	r2, r2, r0
20004b8e:	2b07      	cmp	r3, #7
20004b90:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004b94:	bfd8      	it	le
20004b96:	f104 0308 	addle.w	r3, r4, #8
20004b9a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004b9e:	f300 839b 	bgt.w	200052d8 <_vfprintf_r+0xcc4>
20004ba2:	990a      	ldr	r1, [sp, #40]	; 0x28
20004ba4:	f011 0f04 	tst.w	r1, #4
20004ba8:	d055      	beq.n	20004c56 <_vfprintf_r+0x642>
20004baa:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20004bac:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
20004bb0:	ebcc 0702 	rsb	r7, ip, r2
20004bb4:	2f00      	cmp	r7, #0
20004bb6:	dd4e      	ble.n	20004c56 <_vfprintf_r+0x642>
20004bb8:	2f10      	cmp	r7, #16
20004bba:	f649 3810 	movw	r8, #39696	; 0x9b10
20004bbe:	bfd8      	it	le
20004bc0:	f2c2 0800 	movtle	r8, #8192	; 0x2000
20004bc4:	dd2e      	ble.n	20004c24 <_vfprintf_r+0x610>
20004bc6:	f2c2 0800 	movt	r8, #8192	; 0x2000
20004bca:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
20004bce:	4642      	mov	r2, r8
20004bd0:	2410      	movs	r4, #16
20004bd2:	46a8      	mov	r8, r5
20004bd4:	f10a 0a0c 	add.w	sl, sl, #12
20004bd8:	4615      	mov	r5, r2
20004bda:	e002      	b.n	20004be2 <_vfprintf_r+0x5ce>
20004bdc:	3f10      	subs	r7, #16
20004bde:	2f10      	cmp	r7, #16
20004be0:	dd1d      	ble.n	20004c1e <_vfprintf_r+0x60a>
20004be2:	605c      	str	r4, [r3, #4]
20004be4:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20004be8:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20004bec:	3201      	adds	r2, #1
20004bee:	601d      	str	r5, [r3, #0]
20004bf0:	3110      	adds	r1, #16
20004bf2:	2a07      	cmp	r2, #7
20004bf4:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20004bf8:	f103 0308 	add.w	r3, r3, #8
20004bfc:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004c00:	ddec      	ble.n	20004bdc <_vfprintf_r+0x5c8>
20004c02:	4648      	mov	r0, r9
20004c04:	4631      	mov	r1, r6
20004c06:	4652      	mov	r2, sl
20004c08:	f7ff fcf6 	bl	200045f8 <__sprint_r>
20004c0c:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20004c10:	3304      	adds	r3, #4
20004c12:	2800      	cmp	r0, #0
20004c14:	f47f ae1e 	bne.w	20004854 <_vfprintf_r+0x240>
20004c18:	3f10      	subs	r7, #16
20004c1a:	2f10      	cmp	r7, #16
20004c1c:	dce1      	bgt.n	20004be2 <_vfprintf_r+0x5ce>
20004c1e:	462a      	mov	r2, r5
20004c20:	4645      	mov	r5, r8
20004c22:	4690      	mov	r8, r2
20004c24:	605f      	str	r7, [r3, #4]
20004c26:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20004c2a:	f8c3 8000 	str.w	r8, [r3]
20004c2e:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20004c32:	3201      	adds	r2, #1
20004c34:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004c38:	18fb      	adds	r3, r7, r3
20004c3a:	2a07      	cmp	r2, #7
20004c3c:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20004c40:	dd0b      	ble.n	20004c5a <_vfprintf_r+0x646>
20004c42:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004c46:	4648      	mov	r0, r9
20004c48:	4631      	mov	r1, r6
20004c4a:	320c      	adds	r2, #12
20004c4c:	f7ff fcd4 	bl	200045f8 <__sprint_r>
20004c50:	2800      	cmp	r0, #0
20004c52:	f47f adff 	bne.w	20004854 <_vfprintf_r+0x240>
20004c56:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20004c5a:	9811      	ldr	r0, [sp, #68]	; 0x44
20004c5c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
20004c5e:	990f      	ldr	r1, [sp, #60]	; 0x3c
20004c60:	428a      	cmp	r2, r1
20004c62:	bfac      	ite	ge
20004c64:	1880      	addge	r0, r0, r2
20004c66:	1840      	addlt	r0, r0, r1
20004c68:	9011      	str	r0, [sp, #68]	; 0x44
20004c6a:	2b00      	cmp	r3, #0
20004c6c:	f040 8342 	bne.w	200052f4 <_vfprintf_r+0xce0>
20004c70:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004c74:	2300      	movs	r3, #0
20004c76:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
20004c7a:	3404      	adds	r4, #4
20004c7c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004c80:	e530      	b.n	200046e4 <_vfprintf_r+0xd0>
20004c82:	9216      	str	r2, [sp, #88]	; 0x58
20004c84:	2a00      	cmp	r2, #0
20004c86:	f43f addd 	beq.w	20004844 <_vfprintf_r+0x230>
20004c8a:	f50d 60a4 	add.w	r0, sp, #1312	; 0x520
20004c8e:	2301      	movs	r3, #1
20004c90:	f04f 0c00 	mov.w	ip, #0
20004c94:	3004      	adds	r0, #4
20004c96:	930c      	str	r3, [sp, #48]	; 0x30
20004c98:	f88d 2524 	strb.w	r2, [sp, #1316]	; 0x524
20004c9c:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
20004ca0:	9013      	str	r0, [sp, #76]	; 0x4c
20004ca2:	9310      	str	r3, [sp, #64]	; 0x40
20004ca4:	2100      	movs	r1, #0
20004ca6:	9117      	str	r1, [sp, #92]	; 0x5c
20004ca8:	e687      	b.n	200049ba <_vfprintf_r+0x3a6>
20004caa:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20004cae:	2b00      	cmp	r3, #0
20004cb0:	f040 852b 	bne.w	2000570a <_vfprintf_r+0x10f6>
20004cb4:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004cb6:	462b      	mov	r3, r5
20004cb8:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
20004cbc:	782a      	ldrb	r2, [r5, #0]
20004cbe:	910b      	str	r1, [sp, #44]	; 0x2c
20004cc0:	e553      	b.n	2000476a <_vfprintf_r+0x156>
20004cc2:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004cc4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004cc6:	f043 0301 	orr.w	r3, r3, #1
20004cca:	930a      	str	r3, [sp, #40]	; 0x28
20004ccc:	462b      	mov	r3, r5
20004cce:	782a      	ldrb	r2, [r5, #0]
20004cd0:	910b      	str	r1, [sp, #44]	; 0x2c
20004cd2:	e54a      	b.n	2000476a <_vfprintf_r+0x156>
20004cd4:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004cd6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20004cd8:	6809      	ldr	r1, [r1, #0]
20004cda:	910f      	str	r1, [sp, #60]	; 0x3c
20004cdc:	1d11      	adds	r1, r2, #4
20004cde:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
20004ce0:	2b00      	cmp	r3, #0
20004ce2:	f2c0 8780 	blt.w	20005be6 <_vfprintf_r+0x15d2>
20004ce6:	782a      	ldrb	r2, [r5, #0]
20004ce8:	462b      	mov	r3, r5
20004cea:	910b      	str	r1, [sp, #44]	; 0x2c
20004cec:	e53d      	b.n	2000476a <_vfprintf_r+0x156>
20004cee:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004cf0:	462b      	mov	r3, r5
20004cf2:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
20004cf6:	782a      	ldrb	r2, [r5, #0]
20004cf8:	910b      	str	r1, [sp, #44]	; 0x2c
20004cfa:	e536      	b.n	2000476a <_vfprintf_r+0x156>
20004cfc:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004cfe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004d00:	f043 0304 	orr.w	r3, r3, #4
20004d04:	930a      	str	r3, [sp, #40]	; 0x28
20004d06:	462b      	mov	r3, r5
20004d08:	782a      	ldrb	r2, [r5, #0]
20004d0a:	910b      	str	r1, [sp, #44]	; 0x2c
20004d0c:	e52d      	b.n	2000476a <_vfprintf_r+0x156>
20004d0e:	462b      	mov	r3, r5
20004d10:	f813 2b01 	ldrb.w	r2, [r3], #1
20004d14:	2a2a      	cmp	r2, #42	; 0x2a
20004d16:	f001 80cd 	beq.w	20005eb4 <_vfprintf_r+0x18a0>
20004d1a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20004d1e:	2909      	cmp	r1, #9
20004d20:	f201 8037 	bhi.w	20005d92 <_vfprintf_r+0x177e>
20004d24:	3502      	adds	r5, #2
20004d26:	2700      	movs	r7, #0
20004d28:	f815 2c01 	ldrb.w	r2, [r5, #-1]
20004d2c:	eb07 0787 	add.w	r7, r7, r7, lsl #2
20004d30:	462b      	mov	r3, r5
20004d32:	3501      	adds	r5, #1
20004d34:	eb01 0747 	add.w	r7, r1, r7, lsl #1
20004d38:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20004d3c:	2909      	cmp	r1, #9
20004d3e:	d9f3      	bls.n	20004d28 <_vfprintf_r+0x714>
20004d40:	ea47 77e7 	orr.w	r7, r7, r7, asr #31
20004d44:	461d      	mov	r5, r3
20004d46:	e511      	b.n	2000476c <_vfprintf_r+0x158>
20004d48:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004d4a:	462b      	mov	r3, r5
20004d4c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20004d4e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
20004d52:	920a      	str	r2, [sp, #40]	; 0x28
20004d54:	782a      	ldrb	r2, [r5, #0]
20004d56:	910b      	str	r1, [sp, #44]	; 0x2c
20004d58:	e507      	b.n	2000476a <_vfprintf_r+0x156>
20004d5a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20004d5e:	f04f 0800 	mov.w	r8, #0
20004d62:	462b      	mov	r3, r5
20004d64:	eb08 0888 	add.w	r8, r8, r8, lsl #2
20004d68:	f813 2b01 	ldrb.w	r2, [r3], #1
20004d6c:	eb01 0848 	add.w	r8, r1, r8, lsl #1
20004d70:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20004d74:	461d      	mov	r5, r3
20004d76:	2909      	cmp	r1, #9
20004d78:	d9f3      	bls.n	20004d62 <_vfprintf_r+0x74e>
20004d7a:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
20004d7e:	461d      	mov	r5, r3
20004d80:	e4f4      	b.n	2000476c <_vfprintf_r+0x158>
20004d82:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004d84:	9216      	str	r2, [sp, #88]	; 0x58
20004d86:	f043 0310 	orr.w	r3, r3, #16
20004d8a:	930a      	str	r3, [sp, #40]	; 0x28
20004d8c:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20004d90:	f01c 0f20 	tst.w	ip, #32
20004d94:	f000 815d 	beq.w	20005052 <_vfprintf_r+0xa3e>
20004d98:	980b      	ldr	r0, [sp, #44]	; 0x2c
20004d9a:	1dc3      	adds	r3, r0, #7
20004d9c:	f023 0307 	bic.w	r3, r3, #7
20004da0:	f103 0108 	add.w	r1, r3, #8
20004da4:	910b      	str	r1, [sp, #44]	; 0x2c
20004da6:	e9d3 ab00 	ldrd	sl, fp, [r3]
20004daa:	f1ba 0f00 	cmp.w	sl, #0
20004dae:	f17b 0200 	sbcs.w	r2, fp, #0
20004db2:	f2c0 849b 	blt.w	200056ec <_vfprintf_r+0x10d8>
20004db6:	ea5a 030b 	orrs.w	r3, sl, fp
20004dba:	f04f 0301 	mov.w	r3, #1
20004dbe:	bf0c      	ite	eq
20004dc0:	2200      	moveq	r2, #0
20004dc2:	2201      	movne	r2, #1
20004dc4:	e5bc      	b.n	20004940 <_vfprintf_r+0x32c>
20004dc6:	980a      	ldr	r0, [sp, #40]	; 0x28
20004dc8:	9216      	str	r2, [sp, #88]	; 0x58
20004dca:	f010 0f08 	tst.w	r0, #8
20004dce:	f000 84ed 	beq.w	200057ac <_vfprintf_r+0x1198>
20004dd2:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004dd4:	1dcb      	adds	r3, r1, #7
20004dd6:	f023 0307 	bic.w	r3, r3, #7
20004dda:	f103 0208 	add.w	r2, r3, #8
20004dde:	920b      	str	r2, [sp, #44]	; 0x2c
20004de0:	f8d3 8004 	ldr.w	r8, [r3, #4]
20004de4:	f8d3 a000 	ldr.w	sl, [r3]
20004de8:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
20004dec:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
20004df0:	4650      	mov	r0, sl
20004df2:	4641      	mov	r1, r8
20004df4:	f003 fd82 	bl	200088fc <__isinfd>
20004df8:	4683      	mov	fp, r0
20004dfa:	2800      	cmp	r0, #0
20004dfc:	f000 8599 	beq.w	20005932 <_vfprintf_r+0x131e>
20004e00:	4650      	mov	r0, sl
20004e02:	2200      	movs	r2, #0
20004e04:	2300      	movs	r3, #0
20004e06:	4641      	mov	r1, r8
20004e08:	f004 f96c 	bl	200090e4 <__aeabi_dcmplt>
20004e0c:	2800      	cmp	r0, #0
20004e0e:	f040 850b 	bne.w	20005828 <_vfprintf_r+0x1214>
20004e12:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20004e16:	f649 3148 	movw	r1, #39752	; 0x9b48
20004e1a:	f649 3244 	movw	r2, #39748	; 0x9b44
20004e1e:	9816      	ldr	r0, [sp, #88]	; 0x58
20004e20:	f2c2 0100 	movt	r1, #8192	; 0x2000
20004e24:	f2c2 0200 	movt	r2, #8192	; 0x2000
20004e28:	f04f 0c03 	mov.w	ip, #3
20004e2c:	2847      	cmp	r0, #71	; 0x47
20004e2e:	bfd8      	it	le
20004e30:	4611      	movle	r1, r2
20004e32:	9113      	str	r1, [sp, #76]	; 0x4c
20004e34:	990a      	ldr	r1, [sp, #40]	; 0x28
20004e36:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
20004e3a:	f021 0180 	bic.w	r1, r1, #128	; 0x80
20004e3e:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
20004e42:	910a      	str	r1, [sp, #40]	; 0x28
20004e44:	f04f 0c00 	mov.w	ip, #0
20004e48:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
20004e4c:	e5b1      	b.n	200049b2 <_vfprintf_r+0x39e>
20004e4e:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004e50:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004e52:	f043 0308 	orr.w	r3, r3, #8
20004e56:	930a      	str	r3, [sp, #40]	; 0x28
20004e58:	462b      	mov	r3, r5
20004e5a:	782a      	ldrb	r2, [r5, #0]
20004e5c:	910b      	str	r1, [sp, #44]	; 0x2c
20004e5e:	e484      	b.n	2000476a <_vfprintf_r+0x156>
20004e60:	990a      	ldr	r1, [sp, #40]	; 0x28
20004e62:	f041 0140 	orr.w	r1, r1, #64	; 0x40
20004e66:	910a      	str	r1, [sp, #40]	; 0x28
20004e68:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004e6a:	e73c      	b.n	20004ce6 <_vfprintf_r+0x6d2>
20004e6c:	782a      	ldrb	r2, [r5, #0]
20004e6e:	2a6c      	cmp	r2, #108	; 0x6c
20004e70:	f000 8555 	beq.w	2000591e <_vfprintf_r+0x130a>
20004e74:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004e76:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004e78:	910b      	str	r1, [sp, #44]	; 0x2c
20004e7a:	f043 0310 	orr.w	r3, r3, #16
20004e7e:	930a      	str	r3, [sp, #40]	; 0x28
20004e80:	462b      	mov	r3, r5
20004e82:	e472      	b.n	2000476a <_vfprintf_r+0x156>
20004e84:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20004e86:	f012 0f20 	tst.w	r2, #32
20004e8a:	f000 8482 	beq.w	20005792 <_vfprintf_r+0x117e>
20004e8e:	980b      	ldr	r0, [sp, #44]	; 0x2c
20004e90:	9a11      	ldr	r2, [sp, #68]	; 0x44
20004e92:	6803      	ldr	r3, [r0, #0]
20004e94:	4610      	mov	r0, r2
20004e96:	ea4f 71e0 	mov.w	r1, r0, asr #31
20004e9a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20004e9c:	e9c3 0100 	strd	r0, r1, [r3]
20004ea0:	f102 0a04 	add.w	sl, r2, #4
20004ea4:	e41e      	b.n	200046e4 <_vfprintf_r+0xd0>
20004ea6:	9216      	str	r2, [sp, #88]	; 0x58
20004ea8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20004eaa:	f012 0320 	ands.w	r3, r2, #32
20004eae:	f000 80ef 	beq.w	20005090 <_vfprintf_r+0xa7c>
20004eb2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20004eb4:	1dda      	adds	r2, r3, #7
20004eb6:	2300      	movs	r3, #0
20004eb8:	f022 0207 	bic.w	r2, r2, #7
20004ebc:	f102 0c08 	add.w	ip, r2, #8
20004ec0:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20004ec4:	e9d2 ab00 	ldrd	sl, fp, [r2]
20004ec8:	ea5a 000b 	orrs.w	r0, sl, fp
20004ecc:	bf0c      	ite	eq
20004ece:	2200      	moveq	r2, #0
20004ed0:	2201      	movne	r2, #1
20004ed2:	e531      	b.n	20004938 <_vfprintf_r+0x324>
20004ed4:	980b      	ldr	r0, [sp, #44]	; 0x2c
20004ed6:	2178      	movs	r1, #120	; 0x78
20004ed8:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20004edc:	9116      	str	r1, [sp, #88]	; 0x58
20004ede:	6803      	ldr	r3, [r0, #0]
20004ee0:	f649 3054 	movw	r0, #39764	; 0x9b54
20004ee4:	f88d 1575 	strb.w	r1, [sp, #1397]	; 0x575
20004ee8:	2130      	movs	r1, #48	; 0x30
20004eea:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
20004eee:	f04c 0c02 	orr.w	ip, ip, #2
20004ef2:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004ef4:	1e1a      	subs	r2, r3, #0
20004ef6:	bf18      	it	ne
20004ef8:	2201      	movne	r2, #1
20004efa:	f2c2 0000 	movt	r0, #8192	; 0x2000
20004efe:	469a      	mov	sl, r3
20004f00:	f04f 0b00 	mov.w	fp, #0
20004f04:	3104      	adds	r1, #4
20004f06:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
20004f0a:	9019      	str	r0, [sp, #100]	; 0x64
20004f0c:	2302      	movs	r3, #2
20004f0e:	910b      	str	r1, [sp, #44]	; 0x2c
20004f10:	e512      	b.n	20004938 <_vfprintf_r+0x324>
20004f12:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20004f14:	9216      	str	r2, [sp, #88]	; 0x58
20004f16:	f04f 0200 	mov.w	r2, #0
20004f1a:	1d18      	adds	r0, r3, #4
20004f1c:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
20004f20:	681b      	ldr	r3, [r3, #0]
20004f22:	900b      	str	r0, [sp, #44]	; 0x2c
20004f24:	9313      	str	r3, [sp, #76]	; 0x4c
20004f26:	2b00      	cmp	r3, #0
20004f28:	f000 86c6 	beq.w	20005cb8 <_vfprintf_r+0x16a4>
20004f2c:	2f00      	cmp	r7, #0
20004f2e:	9813      	ldr	r0, [sp, #76]	; 0x4c
20004f30:	f2c0 868f 	blt.w	20005c52 <_vfprintf_r+0x163e>
20004f34:	2100      	movs	r1, #0
20004f36:	463a      	mov	r2, r7
20004f38:	f002 fdc4 	bl	20007ac4 <memchr>
20004f3c:	4603      	mov	r3, r0
20004f3e:	2800      	cmp	r0, #0
20004f40:	f000 86f5 	beq.w	20005d2e <_vfprintf_r+0x171a>
20004f44:	9813      	ldr	r0, [sp, #76]	; 0x4c
20004f46:	1a1b      	subs	r3, r3, r0
20004f48:	9310      	str	r3, [sp, #64]	; 0x40
20004f4a:	42bb      	cmp	r3, r7
20004f4c:	f340 85be 	ble.w	20005acc <_vfprintf_r+0x14b8>
20004f50:	9710      	str	r7, [sp, #64]	; 0x40
20004f52:	2100      	movs	r1, #0
20004f54:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
20004f58:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20004f5c:	970c      	str	r7, [sp, #48]	; 0x30
20004f5e:	9117      	str	r1, [sp, #92]	; 0x5c
20004f60:	e527      	b.n	200049b2 <_vfprintf_r+0x39e>
20004f62:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20004f66:	9216      	str	r2, [sp, #88]	; 0x58
20004f68:	f01c 0f20 	tst.w	ip, #32
20004f6c:	d023      	beq.n	20004fb6 <_vfprintf_r+0x9a2>
20004f6e:	980b      	ldr	r0, [sp, #44]	; 0x2c
20004f70:	2301      	movs	r3, #1
20004f72:	1dc2      	adds	r2, r0, #7
20004f74:	f022 0207 	bic.w	r2, r2, #7
20004f78:	f102 0108 	add.w	r1, r2, #8
20004f7c:	910b      	str	r1, [sp, #44]	; 0x2c
20004f7e:	e9d2 ab00 	ldrd	sl, fp, [r2]
20004f82:	ea5a 020b 	orrs.w	r2, sl, fp
20004f86:	bf0c      	ite	eq
20004f88:	2200      	moveq	r2, #0
20004f8a:	2201      	movne	r2, #1
20004f8c:	e4d4      	b.n	20004938 <_vfprintf_r+0x324>
20004f8e:	990a      	ldr	r1, [sp, #40]	; 0x28
20004f90:	462b      	mov	r3, r5
20004f92:	f041 0120 	orr.w	r1, r1, #32
20004f96:	910a      	str	r1, [sp, #40]	; 0x28
20004f98:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004f9a:	782a      	ldrb	r2, [r5, #0]
20004f9c:	910b      	str	r1, [sp, #44]	; 0x2c
20004f9e:	f7ff bbe4 	b.w	2000476a <_vfprintf_r+0x156>
20004fa2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004fa4:	9216      	str	r2, [sp, #88]	; 0x58
20004fa6:	f043 0310 	orr.w	r3, r3, #16
20004faa:	930a      	str	r3, [sp, #40]	; 0x28
20004fac:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20004fb0:	f01c 0f20 	tst.w	ip, #32
20004fb4:	d1db      	bne.n	20004f6e <_vfprintf_r+0x95a>
20004fb6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004fb8:	f013 0f10 	tst.w	r3, #16
20004fbc:	f000 83d5 	beq.w	2000576a <_vfprintf_r+0x1156>
20004fc0:	980b      	ldr	r0, [sp, #44]	; 0x2c
20004fc2:	2301      	movs	r3, #1
20004fc4:	1d02      	adds	r2, r0, #4
20004fc6:	920b      	str	r2, [sp, #44]	; 0x2c
20004fc8:	6801      	ldr	r1, [r0, #0]
20004fca:	1e0a      	subs	r2, r1, #0
20004fcc:	bf18      	it	ne
20004fce:	2201      	movne	r2, #1
20004fd0:	468a      	mov	sl, r1
20004fd2:	f04f 0b00 	mov.w	fp, #0
20004fd6:	e4af      	b.n	20004938 <_vfprintf_r+0x324>
20004fd8:	980a      	ldr	r0, [sp, #40]	; 0x28
20004fda:	9216      	str	r2, [sp, #88]	; 0x58
20004fdc:	f649 3230 	movw	r2, #39728	; 0x9b30
20004fe0:	f010 0f20 	tst.w	r0, #32
20004fe4:	f2c2 0200 	movt	r2, #8192	; 0x2000
20004fe8:	9219      	str	r2, [sp, #100]	; 0x64
20004fea:	f47f ac92 	bne.w	20004912 <_vfprintf_r+0x2fe>
20004fee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004ff0:	f013 0f10 	tst.w	r3, #16
20004ff4:	f040 831a 	bne.w	2000562c <_vfprintf_r+0x1018>
20004ff8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20004ffa:	f012 0f40 	tst.w	r2, #64	; 0x40
20004ffe:	f000 8315 	beq.w	2000562c <_vfprintf_r+0x1018>
20005002:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20005004:	f103 0c04 	add.w	ip, r3, #4
20005008:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
2000500c:	f8b3 a000 	ldrh.w	sl, [r3]
20005010:	46d2      	mov	sl, sl
20005012:	f04f 0b00 	mov.w	fp, #0
20005016:	e485      	b.n	20004924 <_vfprintf_r+0x310>
20005018:	9216      	str	r2, [sp, #88]	; 0x58
2000501a:	f50d 61a4 	add.w	r1, sp, #1312	; 0x520
2000501e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20005020:	f04f 0c01 	mov.w	ip, #1
20005024:	f04f 0000 	mov.w	r0, #0
20005028:	3104      	adds	r1, #4
2000502a:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
2000502e:	6813      	ldr	r3, [r2, #0]
20005030:	3204      	adds	r2, #4
20005032:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
20005036:	920b      	str	r2, [sp, #44]	; 0x2c
20005038:	9113      	str	r1, [sp, #76]	; 0x4c
2000503a:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
2000503e:	f88d 3524 	strb.w	r3, [sp, #1316]	; 0x524
20005042:	e62f      	b.n	20004ca4 <_vfprintf_r+0x690>
20005044:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20005048:	9216      	str	r2, [sp, #88]	; 0x58
2000504a:	f01c 0f20 	tst.w	ip, #32
2000504e:	f47f aea3 	bne.w	20004d98 <_vfprintf_r+0x784>
20005052:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20005054:	f012 0f10 	tst.w	r2, #16
20005058:	f040 82f1 	bne.w	2000563e <_vfprintf_r+0x102a>
2000505c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
2000505e:	f012 0f40 	tst.w	r2, #64	; 0x40
20005062:	f000 82ec 	beq.w	2000563e <_vfprintf_r+0x102a>
20005066:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20005068:	f103 0c04 	add.w	ip, r3, #4
2000506c:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20005070:	f9b3 a000 	ldrsh.w	sl, [r3]
20005074:	46d2      	mov	sl, sl
20005076:	ea4f 7bea 	mov.w	fp, sl, asr #31
2000507a:	e696      	b.n	20004daa <_vfprintf_r+0x796>
2000507c:	990a      	ldr	r1, [sp, #40]	; 0x28
2000507e:	9216      	str	r2, [sp, #88]	; 0x58
20005080:	f041 0110 	orr.w	r1, r1, #16
20005084:	910a      	str	r1, [sp, #40]	; 0x28
20005086:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20005088:	f012 0320 	ands.w	r3, r2, #32
2000508c:	f47f af11 	bne.w	20004eb2 <_vfprintf_r+0x89e>
20005090:	990a      	ldr	r1, [sp, #40]	; 0x28
20005092:	f011 0210 	ands.w	r2, r1, #16
20005096:	f000 8354 	beq.w	20005742 <_vfprintf_r+0x112e>
2000509a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
2000509c:	f102 0c04 	add.w	ip, r2, #4
200050a0:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
200050a4:	6811      	ldr	r1, [r2, #0]
200050a6:	1e0a      	subs	r2, r1, #0
200050a8:	bf18      	it	ne
200050aa:	2201      	movne	r2, #1
200050ac:	468a      	mov	sl, r1
200050ae:	f04f 0b00 	mov.w	fp, #0
200050b2:	e441      	b.n	20004938 <_vfprintf_r+0x324>
200050b4:	9a16      	ldr	r2, [sp, #88]	; 0x58
200050b6:	2a65      	cmp	r2, #101	; 0x65
200050b8:	f340 8128 	ble.w	2000530c <_vfprintf_r+0xcf8>
200050bc:	9812      	ldr	r0, [sp, #72]	; 0x48
200050be:	2200      	movs	r2, #0
200050c0:	2300      	movs	r3, #0
200050c2:	991b      	ldr	r1, [sp, #108]	; 0x6c
200050c4:	f004 f804 	bl	200090d0 <__aeabi_dcmpeq>
200050c8:	2800      	cmp	r0, #0
200050ca:	f000 81be 	beq.w	2000544a <_vfprintf_r+0xe36>
200050ce:	2301      	movs	r3, #1
200050d0:	6063      	str	r3, [r4, #4]
200050d2:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200050d6:	f649 3370 	movw	r3, #39792	; 0x9b70
200050da:	f2c2 0300 	movt	r3, #8192	; 0x2000
200050de:	6023      	str	r3, [r4, #0]
200050e0:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
200050e4:	3201      	adds	r2, #1
200050e6:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200050ea:	3301      	adds	r3, #1
200050ec:	2a07      	cmp	r2, #7
200050ee:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
200050f2:	bfd8      	it	le
200050f4:	f104 0308 	addle.w	r3, r4, #8
200050f8:	f300 839b 	bgt.w	20005832 <_vfprintf_r+0x121e>
200050fc:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
20005100:	981a      	ldr	r0, [sp, #104]	; 0x68
20005102:	4282      	cmp	r2, r0
20005104:	db04      	blt.n	20005110 <_vfprintf_r+0xafc>
20005106:	990a      	ldr	r1, [sp, #40]	; 0x28
20005108:	f011 0f01 	tst.w	r1, #1
2000510c:	f43f ad49 	beq.w	20004ba2 <_vfprintf_r+0x58e>
20005110:	2201      	movs	r2, #1
20005112:	605a      	str	r2, [r3, #4]
20005114:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005118:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
2000511c:	3201      	adds	r2, #1
2000511e:	981d      	ldr	r0, [sp, #116]	; 0x74
20005120:	3101      	adds	r1, #1
20005122:	2a07      	cmp	r2, #7
20005124:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20005128:	6018      	str	r0, [r3, #0]
2000512a:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
2000512e:	f300 855f 	bgt.w	20005bf0 <_vfprintf_r+0x15dc>
20005132:	3308      	adds	r3, #8
20005134:	991a      	ldr	r1, [sp, #104]	; 0x68
20005136:	1e4f      	subs	r7, r1, #1
20005138:	2f00      	cmp	r7, #0
2000513a:	f77f ad32 	ble.w	20004ba2 <_vfprintf_r+0x58e>
2000513e:	2f10      	cmp	r7, #16
20005140:	f8df 8534 	ldr.w	r8, [pc, #1332]	; 20005678 <_vfprintf_r+0x1064>
20005144:	f340 82ea 	ble.w	2000571c <_vfprintf_r+0x1108>
20005148:	4642      	mov	r2, r8
2000514a:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
2000514e:	46a8      	mov	r8, r5
20005150:	2410      	movs	r4, #16
20005152:	f10a 0a0c 	add.w	sl, sl, #12
20005156:	4615      	mov	r5, r2
20005158:	e003      	b.n	20005162 <_vfprintf_r+0xb4e>
2000515a:	3f10      	subs	r7, #16
2000515c:	2f10      	cmp	r7, #16
2000515e:	f340 82da 	ble.w	20005716 <_vfprintf_r+0x1102>
20005162:	605c      	str	r4, [r3, #4]
20005164:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005168:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
2000516c:	3201      	adds	r2, #1
2000516e:	601d      	str	r5, [r3, #0]
20005170:	3110      	adds	r1, #16
20005172:	2a07      	cmp	r2, #7
20005174:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20005178:	f103 0308 	add.w	r3, r3, #8
2000517c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005180:	ddeb      	ble.n	2000515a <_vfprintf_r+0xb46>
20005182:	4648      	mov	r0, r9
20005184:	4631      	mov	r1, r6
20005186:	4652      	mov	r2, sl
20005188:	f7ff fa36 	bl	200045f8 <__sprint_r>
2000518c:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005190:	3304      	adds	r3, #4
20005192:	2800      	cmp	r0, #0
20005194:	d0e1      	beq.n	2000515a <_vfprintf_r+0xb46>
20005196:	f7ff bb5d 	b.w	20004854 <_vfprintf_r+0x240>
2000519a:	b97b      	cbnz	r3, 200051bc <_vfprintf_r+0xba8>
2000519c:	990a      	ldr	r1, [sp, #40]	; 0x28
2000519e:	f011 0f01 	tst.w	r1, #1
200051a2:	d00b      	beq.n	200051bc <_vfprintf_r+0xba8>
200051a4:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
200051a8:	2330      	movs	r3, #48	; 0x30
200051aa:	3204      	adds	r2, #4
200051ac:	f88d 354b 	strb.w	r3, [sp, #1355]	; 0x54b
200051b0:	3227      	adds	r2, #39	; 0x27
200051b2:	2301      	movs	r3, #1
200051b4:	9213      	str	r2, [sp, #76]	; 0x4c
200051b6:	9310      	str	r3, [sp, #64]	; 0x40
200051b8:	f7ff bbf3 	b.w	200049a2 <_vfprintf_r+0x38e>
200051bc:	9818      	ldr	r0, [sp, #96]	; 0x60
200051be:	2100      	movs	r1, #0
200051c0:	9110      	str	r1, [sp, #64]	; 0x40
200051c2:	9013      	str	r0, [sp, #76]	; 0x4c
200051c4:	f7ff bbed 	b.w	200049a2 <_vfprintf_r+0x38e>
200051c8:	980f      	ldr	r0, [sp, #60]	; 0x3c
200051ca:	990c      	ldr	r1, [sp, #48]	; 0x30
200051cc:	1a47      	subs	r7, r0, r1
200051ce:	2f00      	cmp	r7, #0
200051d0:	f77f ac84 	ble.w	20004adc <_vfprintf_r+0x4c8>
200051d4:	2f10      	cmp	r7, #16
200051d6:	f8df 84a0 	ldr.w	r8, [pc, #1184]	; 20005678 <_vfprintf_r+0x1064>
200051da:	dd2e      	ble.n	2000523a <_vfprintf_r+0xc26>
200051dc:	4643      	mov	r3, r8
200051de:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
200051e2:	46a8      	mov	r8, r5
200051e4:	f04f 0a10 	mov.w	sl, #16
200051e8:	f10b 0b0c 	add.w	fp, fp, #12
200051ec:	461d      	mov	r5, r3
200051ee:	e002      	b.n	200051f6 <_vfprintf_r+0xbe2>
200051f0:	3f10      	subs	r7, #16
200051f2:	2f10      	cmp	r7, #16
200051f4:	dd1e      	ble.n	20005234 <_vfprintf_r+0xc20>
200051f6:	f8c4 a004 	str.w	sl, [r4, #4]
200051fa:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200051fe:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20005202:	3301      	adds	r3, #1
20005204:	6025      	str	r5, [r4, #0]
20005206:	3210      	adds	r2, #16
20005208:	2b07      	cmp	r3, #7
2000520a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
2000520e:	f104 0408 	add.w	r4, r4, #8
20005212:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20005216:	ddeb      	ble.n	200051f0 <_vfprintf_r+0xbdc>
20005218:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
2000521c:	4648      	mov	r0, r9
2000521e:	4631      	mov	r1, r6
20005220:	465a      	mov	r2, fp
20005222:	3404      	adds	r4, #4
20005224:	f7ff f9e8 	bl	200045f8 <__sprint_r>
20005228:	2800      	cmp	r0, #0
2000522a:	f47f ab13 	bne.w	20004854 <_vfprintf_r+0x240>
2000522e:	3f10      	subs	r7, #16
20005230:	2f10      	cmp	r7, #16
20005232:	dce0      	bgt.n	200051f6 <_vfprintf_r+0xbe2>
20005234:	462b      	mov	r3, r5
20005236:	4645      	mov	r5, r8
20005238:	4698      	mov	r8, r3
2000523a:	6067      	str	r7, [r4, #4]
2000523c:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20005240:	f8c4 8000 	str.w	r8, [r4]
20005244:	1c5a      	adds	r2, r3, #1
20005246:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
2000524a:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
2000524e:	19db      	adds	r3, r3, r7
20005250:	2a07      	cmp	r2, #7
20005252:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20005256:	f300 823a 	bgt.w	200056ce <_vfprintf_r+0x10ba>
2000525a:	3408      	adds	r4, #8
2000525c:	e43e      	b.n	20004adc <_vfprintf_r+0x4c8>
2000525e:	9913      	ldr	r1, [sp, #76]	; 0x4c
20005260:	6063      	str	r3, [r4, #4]
20005262:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005266:	6021      	str	r1, [r4, #0]
20005268:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
2000526c:	3201      	adds	r2, #1
2000526e:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005272:	18cb      	adds	r3, r1, r3
20005274:	2a07      	cmp	r2, #7
20005276:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
2000527a:	f300 8549 	bgt.w	20005d10 <_vfprintf_r+0x16fc>
2000527e:	3408      	adds	r4, #8
20005280:	9a1d      	ldr	r2, [sp, #116]	; 0x74
20005282:	2301      	movs	r3, #1
20005284:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
20005288:	6063      	str	r3, [r4, #4]
2000528a:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
2000528e:	6022      	str	r2, [r4, #0]
20005290:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20005294:	3301      	adds	r3, #1
20005296:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
2000529a:	3201      	adds	r2, #1
2000529c:	2b07      	cmp	r3, #7
2000529e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200052a2:	bfd8      	it	le
200052a4:	f104 0308 	addle.w	r3, r4, #8
200052a8:	f300 8523 	bgt.w	20005cf2 <_vfprintf_r+0x16de>
200052ac:	9813      	ldr	r0, [sp, #76]	; 0x4c
200052ae:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
200052b2:	19c7      	adds	r7, r0, r7
200052b4:	981a      	ldr	r0, [sp, #104]	; 0x68
200052b6:	601f      	str	r7, [r3, #0]
200052b8:	1a81      	subs	r1, r0, r2
200052ba:	6059      	str	r1, [r3, #4]
200052bc:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200052c0:	1a8a      	subs	r2, r1, r2
200052c2:	f8dd 1550 	ldr.w	r1, [sp, #1360]	; 0x550
200052c6:	1812      	adds	r2, r2, r0
200052c8:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200052cc:	3101      	adds	r1, #1
200052ce:	f8cd 1550 	str.w	r1, [sp, #1360]	; 0x550
200052d2:	2907      	cmp	r1, #7
200052d4:	f340 8232 	ble.w	2000573c <_vfprintf_r+0x1128>
200052d8:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200052dc:	4648      	mov	r0, r9
200052de:	4631      	mov	r1, r6
200052e0:	320c      	adds	r2, #12
200052e2:	f7ff f989 	bl	200045f8 <__sprint_r>
200052e6:	2800      	cmp	r0, #0
200052e8:	f47f aab4 	bne.w	20004854 <_vfprintf_r+0x240>
200052ec:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200052f0:	3304      	adds	r3, #4
200052f2:	e456      	b.n	20004ba2 <_vfprintf_r+0x58e>
200052f4:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200052f8:	4648      	mov	r0, r9
200052fa:	4631      	mov	r1, r6
200052fc:	320c      	adds	r2, #12
200052fe:	f7ff f97b 	bl	200045f8 <__sprint_r>
20005302:	2800      	cmp	r0, #0
20005304:	f43f acb4 	beq.w	20004c70 <_vfprintf_r+0x65c>
20005308:	f7ff baa4 	b.w	20004854 <_vfprintf_r+0x240>
2000530c:	991a      	ldr	r1, [sp, #104]	; 0x68
2000530e:	2901      	cmp	r1, #1
20005310:	dd4c      	ble.n	200053ac <_vfprintf_r+0xd98>
20005312:	2301      	movs	r3, #1
20005314:	6063      	str	r3, [r4, #4]
20005316:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
2000531a:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
2000531e:	3301      	adds	r3, #1
20005320:	9813      	ldr	r0, [sp, #76]	; 0x4c
20005322:	3201      	adds	r2, #1
20005324:	2b07      	cmp	r3, #7
20005326:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
2000532a:	6020      	str	r0, [r4, #0]
2000532c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20005330:	f300 81b2 	bgt.w	20005698 <_vfprintf_r+0x1084>
20005334:	3408      	adds	r4, #8
20005336:	2301      	movs	r3, #1
20005338:	6063      	str	r3, [r4, #4]
2000533a:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
2000533e:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20005342:	3301      	adds	r3, #1
20005344:	991d      	ldr	r1, [sp, #116]	; 0x74
20005346:	3201      	adds	r2, #1
20005348:	2b07      	cmp	r3, #7
2000534a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
2000534e:	6021      	str	r1, [r4, #0]
20005350:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20005354:	f300 8192 	bgt.w	2000567c <_vfprintf_r+0x1068>
20005358:	3408      	adds	r4, #8
2000535a:	9812      	ldr	r0, [sp, #72]	; 0x48
2000535c:	2200      	movs	r2, #0
2000535e:	2300      	movs	r3, #0
20005360:	991b      	ldr	r1, [sp, #108]	; 0x6c
20005362:	f003 feb5 	bl	200090d0 <__aeabi_dcmpeq>
20005366:	2800      	cmp	r0, #0
20005368:	f040 811d 	bne.w	200055a6 <_vfprintf_r+0xf92>
2000536c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
2000536e:	9813      	ldr	r0, [sp, #76]	; 0x4c
20005370:	1e5a      	subs	r2, r3, #1
20005372:	6062      	str	r2, [r4, #4]
20005374:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20005378:	1c41      	adds	r1, r0, #1
2000537a:	6021      	str	r1, [r4, #0]
2000537c:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20005380:	3301      	adds	r3, #1
20005382:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20005386:	188a      	adds	r2, r1, r2
20005388:	2b07      	cmp	r3, #7
2000538a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
2000538e:	dc21      	bgt.n	200053d4 <_vfprintf_r+0xdc0>
20005390:	3408      	adds	r4, #8
20005392:	9b1c      	ldr	r3, [sp, #112]	; 0x70
20005394:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
20005398:	981c      	ldr	r0, [sp, #112]	; 0x70
2000539a:	6022      	str	r2, [r4, #0]
2000539c:	6063      	str	r3, [r4, #4]
2000539e:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200053a2:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200053a6:	3301      	adds	r3, #1
200053a8:	f7ff bbf0 	b.w	20004b8c <_vfprintf_r+0x578>
200053ac:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200053ae:	f012 0f01 	tst.w	r2, #1
200053b2:	d1ae      	bne.n	20005312 <_vfprintf_r+0xcfe>
200053b4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
200053b6:	2301      	movs	r3, #1
200053b8:	6063      	str	r3, [r4, #4]
200053ba:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200053be:	6022      	str	r2, [r4, #0]
200053c0:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200053c4:	3301      	adds	r3, #1
200053c6:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200053ca:	3201      	adds	r2, #1
200053cc:	2b07      	cmp	r3, #7
200053ce:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200053d2:	dddd      	ble.n	20005390 <_vfprintf_r+0xd7c>
200053d4:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200053d8:	4648      	mov	r0, r9
200053da:	4631      	mov	r1, r6
200053dc:	320c      	adds	r2, #12
200053de:	f7ff f90b 	bl	200045f8 <__sprint_r>
200053e2:	2800      	cmp	r0, #0
200053e4:	f47f aa36 	bne.w	20004854 <_vfprintf_r+0x240>
200053e8:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200053ec:	3404      	adds	r4, #4
200053ee:	e7d0      	b.n	20005392 <_vfprintf_r+0xd7e>
200053f0:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200053f4:	4648      	mov	r0, r9
200053f6:	4631      	mov	r1, r6
200053f8:	320c      	adds	r2, #12
200053fa:	f7ff f8fd 	bl	200045f8 <__sprint_r>
200053fe:	2800      	cmp	r0, #0
20005400:	f47f aa28 	bne.w	20004854 <_vfprintf_r+0x240>
20005404:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20005408:	3404      	adds	r4, #4
2000540a:	f7ff bbb0 	b.w	20004b6e <_vfprintf_r+0x55a>
2000540e:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005412:	4648      	mov	r0, r9
20005414:	4631      	mov	r1, r6
20005416:	320c      	adds	r2, #12
20005418:	f7ff f8ee 	bl	200045f8 <__sprint_r>
2000541c:	2800      	cmp	r0, #0
2000541e:	f47f aa19 	bne.w	20004854 <_vfprintf_r+0x240>
20005422:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20005426:	3404      	adds	r4, #4
20005428:	f7ff bb3c 	b.w	20004aa4 <_vfprintf_r+0x490>
2000542c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005430:	4648      	mov	r0, r9
20005432:	4631      	mov	r1, r6
20005434:	320c      	adds	r2, #12
20005436:	f7ff f8df 	bl	200045f8 <__sprint_r>
2000543a:	2800      	cmp	r0, #0
2000543c:	f47f aa0a 	bne.w	20004854 <_vfprintf_r+0x240>
20005440:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20005444:	3404      	adds	r4, #4
20005446:	f7ff bb43 	b.w	20004ad0 <_vfprintf_r+0x4bc>
2000544a:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
2000544e:	2b00      	cmp	r3, #0
20005450:	f340 81fd 	ble.w	2000584e <_vfprintf_r+0x123a>
20005454:	991a      	ldr	r1, [sp, #104]	; 0x68
20005456:	428b      	cmp	r3, r1
20005458:	f6ff af01 	blt.w	2000525e <_vfprintf_r+0xc4a>
2000545c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
2000545e:	6061      	str	r1, [r4, #4]
20005460:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20005464:	6022      	str	r2, [r4, #0]
20005466:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
2000546a:	3301      	adds	r3, #1
2000546c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20005470:	1852      	adds	r2, r2, r1
20005472:	2b07      	cmp	r3, #7
20005474:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20005478:	bfd8      	it	le
2000547a:	f104 0308 	addle.w	r3, r4, #8
2000547e:	f300 8429 	bgt.w	20005cd4 <_vfprintf_r+0x16c0>
20005482:	f8dd 4570 	ldr.w	r4, [sp, #1392]	; 0x570
20005486:	981a      	ldr	r0, [sp, #104]	; 0x68
20005488:	1a24      	subs	r4, r4, r0
2000548a:	2c00      	cmp	r4, #0
2000548c:	f340 81b3 	ble.w	200057f6 <_vfprintf_r+0x11e2>
20005490:	2c10      	cmp	r4, #16
20005492:	f8df 81e4 	ldr.w	r8, [pc, #484]	; 20005678 <_vfprintf_r+0x1064>
20005496:	f340 819d 	ble.w	200057d4 <_vfprintf_r+0x11c0>
2000549a:	4642      	mov	r2, r8
2000549c:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
200054a0:	46a8      	mov	r8, r5
200054a2:	2710      	movs	r7, #16
200054a4:	f10a 0a0c 	add.w	sl, sl, #12
200054a8:	4615      	mov	r5, r2
200054aa:	e003      	b.n	200054b4 <_vfprintf_r+0xea0>
200054ac:	3c10      	subs	r4, #16
200054ae:	2c10      	cmp	r4, #16
200054b0:	f340 818d 	ble.w	200057ce <_vfprintf_r+0x11ba>
200054b4:	605f      	str	r7, [r3, #4]
200054b6:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200054ba:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200054be:	3201      	adds	r2, #1
200054c0:	601d      	str	r5, [r3, #0]
200054c2:	3110      	adds	r1, #16
200054c4:	2a07      	cmp	r2, #7
200054c6:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
200054ca:	f103 0308 	add.w	r3, r3, #8
200054ce:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200054d2:	ddeb      	ble.n	200054ac <_vfprintf_r+0xe98>
200054d4:	4648      	mov	r0, r9
200054d6:	4631      	mov	r1, r6
200054d8:	4652      	mov	r2, sl
200054da:	f7ff f88d 	bl	200045f8 <__sprint_r>
200054de:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200054e2:	3304      	adds	r3, #4
200054e4:	2800      	cmp	r0, #0
200054e6:	d0e1      	beq.n	200054ac <_vfprintf_r+0xe98>
200054e8:	f7ff b9b4 	b.w	20004854 <_vfprintf_r+0x240>
200054ec:	9a18      	ldr	r2, [sp, #96]	; 0x60
200054ee:	9819      	ldr	r0, [sp, #100]	; 0x64
200054f0:	4613      	mov	r3, r2
200054f2:	9213      	str	r2, [sp, #76]	; 0x4c
200054f4:	f00a 020f 	and.w	r2, sl, #15
200054f8:	ea4f 111a 	mov.w	r1, sl, lsr #4
200054fc:	ea41 710b 	orr.w	r1, r1, fp, lsl #28
20005500:	ea4f 1c1b 	mov.w	ip, fp, lsr #4
20005504:	5c82      	ldrb	r2, [r0, r2]
20005506:	468a      	mov	sl, r1
20005508:	46e3      	mov	fp, ip
2000550a:	ea5a 0c0b 	orrs.w	ip, sl, fp
2000550e:	f803 2d01 	strb.w	r2, [r3, #-1]!
20005512:	d1ef      	bne.n	200054f4 <_vfprintf_r+0xee0>
20005514:	9818      	ldr	r0, [sp, #96]	; 0x60
20005516:	9313      	str	r3, [sp, #76]	; 0x4c
20005518:	1ac0      	subs	r0, r0, r3
2000551a:	9010      	str	r0, [sp, #64]	; 0x40
2000551c:	f7ff ba41 	b.w	200049a2 <_vfprintf_r+0x38e>
20005520:	2209      	movs	r2, #9
20005522:	2300      	movs	r3, #0
20005524:	4552      	cmp	r2, sl
20005526:	eb73 000b 	sbcs.w	r0, r3, fp
2000552a:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
2000552e:	d21f      	bcs.n	20005570 <_vfprintf_r+0xf5c>
20005530:	4623      	mov	r3, r4
20005532:	4644      	mov	r4, r8
20005534:	46b8      	mov	r8, r7
20005536:	461f      	mov	r7, r3
20005538:	4650      	mov	r0, sl
2000553a:	4659      	mov	r1, fp
2000553c:	220a      	movs	r2, #10
2000553e:	2300      	movs	r3, #0
20005540:	f003 fe20 	bl	20009184 <__aeabi_uldivmod>
20005544:	2300      	movs	r3, #0
20005546:	4650      	mov	r0, sl
20005548:	4659      	mov	r1, fp
2000554a:	f102 0c30 	add.w	ip, r2, #48	; 0x30
2000554e:	220a      	movs	r2, #10
20005550:	f804 cd01 	strb.w	ip, [r4, #-1]!
20005554:	f003 fe16 	bl	20009184 <__aeabi_uldivmod>
20005558:	2209      	movs	r2, #9
2000555a:	2300      	movs	r3, #0
2000555c:	4682      	mov	sl, r0
2000555e:	468b      	mov	fp, r1
20005560:	4552      	cmp	r2, sl
20005562:	eb73 030b 	sbcs.w	r3, r3, fp
20005566:	d3e7      	bcc.n	20005538 <_vfprintf_r+0xf24>
20005568:	463b      	mov	r3, r7
2000556a:	4647      	mov	r7, r8
2000556c:	46a0      	mov	r8, r4
2000556e:	461c      	mov	r4, r3
20005570:	f108 30ff 	add.w	r0, r8, #4294967295
20005574:	f10a 0a30 	add.w	sl, sl, #48	; 0x30
20005578:	9013      	str	r0, [sp, #76]	; 0x4c
2000557a:	f808 ac01 	strb.w	sl, [r8, #-1]
2000557e:	9918      	ldr	r1, [sp, #96]	; 0x60
20005580:	1a09      	subs	r1, r1, r0
20005582:	9110      	str	r1, [sp, #64]	; 0x40
20005584:	f7ff ba0d 	b.w	200049a2 <_vfprintf_r+0x38e>
20005588:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000558c:	4648      	mov	r0, r9
2000558e:	4631      	mov	r1, r6
20005590:	320c      	adds	r2, #12
20005592:	f7ff f831 	bl	200045f8 <__sprint_r>
20005596:	2800      	cmp	r0, #0
20005598:	f47f a95c 	bne.w	20004854 <_vfprintf_r+0x240>
2000559c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200055a0:	3404      	adds	r4, #4
200055a2:	f7ff ba68 	b.w	20004a76 <_vfprintf_r+0x462>
200055a6:	991a      	ldr	r1, [sp, #104]	; 0x68
200055a8:	1e4f      	subs	r7, r1, #1
200055aa:	2f00      	cmp	r7, #0
200055ac:	f77f aef1 	ble.w	20005392 <_vfprintf_r+0xd7e>
200055b0:	2f10      	cmp	r7, #16
200055b2:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 20005678 <_vfprintf_r+0x1064>
200055b6:	dd4e      	ble.n	20005656 <_vfprintf_r+0x1042>
200055b8:	4643      	mov	r3, r8
200055ba:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
200055be:	46a8      	mov	r8, r5
200055c0:	f04f 0a10 	mov.w	sl, #16
200055c4:	f10b 0b0c 	add.w	fp, fp, #12
200055c8:	461d      	mov	r5, r3
200055ca:	e002      	b.n	200055d2 <_vfprintf_r+0xfbe>
200055cc:	3f10      	subs	r7, #16
200055ce:	2f10      	cmp	r7, #16
200055d0:	dd3e      	ble.n	20005650 <_vfprintf_r+0x103c>
200055d2:	f8c4 a004 	str.w	sl, [r4, #4]
200055d6:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200055da:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200055de:	3301      	adds	r3, #1
200055e0:	6025      	str	r5, [r4, #0]
200055e2:	3210      	adds	r2, #16
200055e4:	2b07      	cmp	r3, #7
200055e6:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200055ea:	f104 0408 	add.w	r4, r4, #8
200055ee:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200055f2:	ddeb      	ble.n	200055cc <_vfprintf_r+0xfb8>
200055f4:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200055f8:	4648      	mov	r0, r9
200055fa:	4631      	mov	r1, r6
200055fc:	465a      	mov	r2, fp
200055fe:	3404      	adds	r4, #4
20005600:	f7fe fffa 	bl	200045f8 <__sprint_r>
20005604:	2800      	cmp	r0, #0
20005606:	d0e1      	beq.n	200055cc <_vfprintf_r+0xfb8>
20005608:	f7ff b924 	b.w	20004854 <_vfprintf_r+0x240>
2000560c:	9816      	ldr	r0, [sp, #88]	; 0x58
2000560e:	2130      	movs	r1, #48	; 0x30
20005610:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20005614:	2201      	movs	r2, #1
20005616:	2302      	movs	r3, #2
20005618:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
2000561c:	f04c 0c02 	orr.w	ip, ip, #2
20005620:	f88d 0575 	strb.w	r0, [sp, #1397]	; 0x575
20005624:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
20005628:	f7ff b986 	b.w	20004938 <_vfprintf_r+0x324>
2000562c:	980b      	ldr	r0, [sp, #44]	; 0x2c
2000562e:	1d01      	adds	r1, r0, #4
20005630:	6803      	ldr	r3, [r0, #0]
20005632:	910b      	str	r1, [sp, #44]	; 0x2c
20005634:	469a      	mov	sl, r3
20005636:	f04f 0b00 	mov.w	fp, #0
2000563a:	f7ff b973 	b.w	20004924 <_vfprintf_r+0x310>
2000563e:	980b      	ldr	r0, [sp, #44]	; 0x2c
20005640:	1d01      	adds	r1, r0, #4
20005642:	6803      	ldr	r3, [r0, #0]
20005644:	910b      	str	r1, [sp, #44]	; 0x2c
20005646:	469a      	mov	sl, r3
20005648:	ea4f 7bea 	mov.w	fp, sl, asr #31
2000564c:	f7ff bbad 	b.w	20004daa <_vfprintf_r+0x796>
20005650:	462b      	mov	r3, r5
20005652:	4645      	mov	r5, r8
20005654:	4698      	mov	r8, r3
20005656:	6067      	str	r7, [r4, #4]
20005658:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
2000565c:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20005660:	3301      	adds	r3, #1
20005662:	f8c4 8000 	str.w	r8, [r4]
20005666:	19d2      	adds	r2, r2, r7
20005668:	2b07      	cmp	r3, #7
2000566a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
2000566e:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20005672:	f77f ae8d 	ble.w	20005390 <_vfprintf_r+0xd7c>
20005676:	e6ad      	b.n	200053d4 <_vfprintf_r+0xdc0>
20005678:	20009b20 	.word	0x20009b20
2000567c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005680:	4648      	mov	r0, r9
20005682:	4631      	mov	r1, r6
20005684:	320c      	adds	r2, #12
20005686:	f7fe ffb7 	bl	200045f8 <__sprint_r>
2000568a:	2800      	cmp	r0, #0
2000568c:	f47f a8e2 	bne.w	20004854 <_vfprintf_r+0x240>
20005690:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20005694:	3404      	adds	r4, #4
20005696:	e660      	b.n	2000535a <_vfprintf_r+0xd46>
20005698:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000569c:	4648      	mov	r0, r9
2000569e:	4631      	mov	r1, r6
200056a0:	320c      	adds	r2, #12
200056a2:	f7fe ffa9 	bl	200045f8 <__sprint_r>
200056a6:	2800      	cmp	r0, #0
200056a8:	f47f a8d4 	bne.w	20004854 <_vfprintf_r+0x240>
200056ac:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200056b0:	3404      	adds	r4, #4
200056b2:	e640      	b.n	20005336 <_vfprintf_r+0xd22>
200056b4:	2830      	cmp	r0, #48	; 0x30
200056b6:	f000 82ec 	beq.w	20005c92 <_vfprintf_r+0x167e>
200056ba:	9813      	ldr	r0, [sp, #76]	; 0x4c
200056bc:	2330      	movs	r3, #48	; 0x30
200056be:	f800 3d01 	strb.w	r3, [r0, #-1]!
200056c2:	9918      	ldr	r1, [sp, #96]	; 0x60
200056c4:	9013      	str	r0, [sp, #76]	; 0x4c
200056c6:	1a09      	subs	r1, r1, r0
200056c8:	9110      	str	r1, [sp, #64]	; 0x40
200056ca:	f7ff b96a 	b.w	200049a2 <_vfprintf_r+0x38e>
200056ce:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200056d2:	4648      	mov	r0, r9
200056d4:	4631      	mov	r1, r6
200056d6:	320c      	adds	r2, #12
200056d8:	f7fe ff8e 	bl	200045f8 <__sprint_r>
200056dc:	2800      	cmp	r0, #0
200056de:	f47f a8b9 	bne.w	20004854 <_vfprintf_r+0x240>
200056e2:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200056e6:	3404      	adds	r4, #4
200056e8:	f7ff b9f8 	b.w	20004adc <_vfprintf_r+0x4c8>
200056ec:	f1da 0a00 	rsbs	sl, sl, #0
200056f0:	eb6b 0b4b 	sbc.w	fp, fp, fp, lsl #1
200056f4:	232d      	movs	r3, #45	; 0x2d
200056f6:	ea5a 0c0b 	orrs.w	ip, sl, fp
200056fa:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
200056fe:	bf0c      	ite	eq
20005700:	2200      	moveq	r2, #0
20005702:	2201      	movne	r2, #1
20005704:	2301      	movs	r3, #1
20005706:	f7ff b91b 	b.w	20004940 <_vfprintf_r+0x32c>
2000570a:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000570c:	462b      	mov	r3, r5
2000570e:	782a      	ldrb	r2, [r5, #0]
20005710:	910b      	str	r1, [sp, #44]	; 0x2c
20005712:	f7ff b82a 	b.w	2000476a <_vfprintf_r+0x156>
20005716:	462a      	mov	r2, r5
20005718:	4645      	mov	r5, r8
2000571a:	4690      	mov	r8, r2
2000571c:	605f      	str	r7, [r3, #4]
2000571e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005722:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20005726:	3201      	adds	r2, #1
20005728:	f8c3 8000 	str.w	r8, [r3]
2000572c:	19c9      	adds	r1, r1, r7
2000572e:	2a07      	cmp	r2, #7
20005730:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20005734:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005738:	f73f adce 	bgt.w	200052d8 <_vfprintf_r+0xcc4>
2000573c:	3308      	adds	r3, #8
2000573e:	f7ff ba30 	b.w	20004ba2 <_vfprintf_r+0x58e>
20005742:	980a      	ldr	r0, [sp, #40]	; 0x28
20005744:	f010 0340 	ands.w	r3, r0, #64	; 0x40
20005748:	f000 81ed 	beq.w	20005b26 <_vfprintf_r+0x1512>
2000574c:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000574e:	4613      	mov	r3, r2
20005750:	1d0a      	adds	r2, r1, #4
20005752:	920b      	str	r2, [sp, #44]	; 0x2c
20005754:	f8b1 a000 	ldrh.w	sl, [r1]
20005758:	f1ba 0200 	subs.w	r2, sl, #0
2000575c:	bf18      	it	ne
2000575e:	2201      	movne	r2, #1
20005760:	46d2      	mov	sl, sl
20005762:	f04f 0b00 	mov.w	fp, #0
20005766:	f7ff b8e7 	b.w	20004938 <_vfprintf_r+0x324>
2000576a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
2000576c:	f013 0f40 	tst.w	r3, #64	; 0x40
20005770:	f000 81cc 	beq.w	20005b0c <_vfprintf_r+0x14f8>
20005774:	980b      	ldr	r0, [sp, #44]	; 0x2c
20005776:	2301      	movs	r3, #1
20005778:	1d01      	adds	r1, r0, #4
2000577a:	910b      	str	r1, [sp, #44]	; 0x2c
2000577c:	f8b0 a000 	ldrh.w	sl, [r0]
20005780:	f1ba 0200 	subs.w	r2, sl, #0
20005784:	bf18      	it	ne
20005786:	2201      	movne	r2, #1
20005788:	46d2      	mov	sl, sl
2000578a:	f04f 0b00 	mov.w	fp, #0
2000578e:	f7ff b8d3 	b.w	20004938 <_vfprintf_r+0x324>
20005792:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20005794:	f013 0f10 	tst.w	r3, #16
20005798:	f000 81a4 	beq.w	20005ae4 <_vfprintf_r+0x14d0>
2000579c:	980b      	ldr	r0, [sp, #44]	; 0x2c
2000579e:	9911      	ldr	r1, [sp, #68]	; 0x44
200057a0:	f100 0a04 	add.w	sl, r0, #4
200057a4:	6803      	ldr	r3, [r0, #0]
200057a6:	6019      	str	r1, [r3, #0]
200057a8:	f7fe bf9c 	b.w	200046e4 <_vfprintf_r+0xd0>
200057ac:	980b      	ldr	r0, [sp, #44]	; 0x2c
200057ae:	1dc3      	adds	r3, r0, #7
200057b0:	f023 0307 	bic.w	r3, r3, #7
200057b4:	f103 0108 	add.w	r1, r3, #8
200057b8:	910b      	str	r1, [sp, #44]	; 0x2c
200057ba:	f8d3 8004 	ldr.w	r8, [r3, #4]
200057be:	f8d3 a000 	ldr.w	sl, [r3]
200057c2:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
200057c6:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
200057ca:	f7ff bb11 	b.w	20004df0 <_vfprintf_r+0x7dc>
200057ce:	462a      	mov	r2, r5
200057d0:	4645      	mov	r5, r8
200057d2:	4690      	mov	r8, r2
200057d4:	605c      	str	r4, [r3, #4]
200057d6:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200057da:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200057de:	3201      	adds	r2, #1
200057e0:	f8c3 8000 	str.w	r8, [r3]
200057e4:	1909      	adds	r1, r1, r4
200057e6:	2a07      	cmp	r2, #7
200057e8:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
200057ec:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200057f0:	f300 82ea 	bgt.w	20005dc8 <_vfprintf_r+0x17b4>
200057f4:	3308      	adds	r3, #8
200057f6:	990a      	ldr	r1, [sp, #40]	; 0x28
200057f8:	f011 0f01 	tst.w	r1, #1
200057fc:	f43f a9d1 	beq.w	20004ba2 <_vfprintf_r+0x58e>
20005800:	2201      	movs	r2, #1
20005802:	605a      	str	r2, [r3, #4]
20005804:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005808:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
2000580c:	3201      	adds	r2, #1
2000580e:	981d      	ldr	r0, [sp, #116]	; 0x74
20005810:	3101      	adds	r1, #1
20005812:	2a07      	cmp	r2, #7
20005814:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20005818:	6018      	str	r0, [r3, #0]
2000581a:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
2000581e:	f73f ad5b 	bgt.w	200052d8 <_vfprintf_r+0xcc4>
20005822:	3308      	adds	r3, #8
20005824:	f7ff b9bd 	b.w	20004ba2 <_vfprintf_r+0x58e>
20005828:	232d      	movs	r3, #45	; 0x2d
2000582a:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
2000582e:	f7ff baf2 	b.w	20004e16 <_vfprintf_r+0x802>
20005832:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005836:	4648      	mov	r0, r9
20005838:	4631      	mov	r1, r6
2000583a:	320c      	adds	r2, #12
2000583c:	f7fe fedc 	bl	200045f8 <__sprint_r>
20005840:	2800      	cmp	r0, #0
20005842:	f47f a807 	bne.w	20004854 <_vfprintf_r+0x240>
20005846:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
2000584a:	3304      	adds	r3, #4
2000584c:	e456      	b.n	200050fc <_vfprintf_r+0xae8>
2000584e:	2301      	movs	r3, #1
20005850:	6063      	str	r3, [r4, #4]
20005852:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005856:	f649 3370 	movw	r3, #39792	; 0x9b70
2000585a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000585e:	6023      	str	r3, [r4, #0]
20005860:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20005864:	3201      	adds	r2, #1
20005866:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
2000586a:	3301      	adds	r3, #1
2000586c:	2a07      	cmp	r2, #7
2000586e:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20005872:	bfd8      	it	le
20005874:	f104 0308 	addle.w	r3, r4, #8
20005878:	f300 8187 	bgt.w	20005b8a <_vfprintf_r+0x1576>
2000587c:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
20005880:	b93a      	cbnz	r2, 20005892 <_vfprintf_r+0x127e>
20005882:	9a1a      	ldr	r2, [sp, #104]	; 0x68
20005884:	b92a      	cbnz	r2, 20005892 <_vfprintf_r+0x127e>
20005886:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
2000588a:	f01c 0f01 	tst.w	ip, #1
2000588e:	f43f a988 	beq.w	20004ba2 <_vfprintf_r+0x58e>
20005892:	2201      	movs	r2, #1
20005894:	605a      	str	r2, [r3, #4]
20005896:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
2000589a:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
2000589e:	3201      	adds	r2, #1
200058a0:	981d      	ldr	r0, [sp, #116]	; 0x74
200058a2:	3101      	adds	r1, #1
200058a4:	2a07      	cmp	r2, #7
200058a6:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
200058aa:	6018      	str	r0, [r3, #0]
200058ac:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200058b0:	f300 8179 	bgt.w	20005ba6 <_vfprintf_r+0x1592>
200058b4:	3308      	adds	r3, #8
200058b6:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
200058ba:	427f      	negs	r7, r7
200058bc:	2f00      	cmp	r7, #0
200058be:	f340 81b3 	ble.w	20005c28 <_vfprintf_r+0x1614>
200058c2:	2f10      	cmp	r7, #16
200058c4:	f8df 8650 	ldr.w	r8, [pc, #1616]	; 20005f18 <_vfprintf_r+0x1904>
200058c8:	f340 81d2 	ble.w	20005c70 <_vfprintf_r+0x165c>
200058cc:	4642      	mov	r2, r8
200058ce:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
200058d2:	46a8      	mov	r8, r5
200058d4:	2410      	movs	r4, #16
200058d6:	f10a 0a0c 	add.w	sl, sl, #12
200058da:	4615      	mov	r5, r2
200058dc:	e003      	b.n	200058e6 <_vfprintf_r+0x12d2>
200058de:	3f10      	subs	r7, #16
200058e0:	2f10      	cmp	r7, #16
200058e2:	f340 81c2 	ble.w	20005c6a <_vfprintf_r+0x1656>
200058e6:	605c      	str	r4, [r3, #4]
200058e8:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200058ec:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200058f0:	3201      	adds	r2, #1
200058f2:	601d      	str	r5, [r3, #0]
200058f4:	3110      	adds	r1, #16
200058f6:	2a07      	cmp	r2, #7
200058f8:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
200058fc:	f103 0308 	add.w	r3, r3, #8
20005900:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005904:	ddeb      	ble.n	200058de <_vfprintf_r+0x12ca>
20005906:	4648      	mov	r0, r9
20005908:	4631      	mov	r1, r6
2000590a:	4652      	mov	r2, sl
2000590c:	f7fe fe74 	bl	200045f8 <__sprint_r>
20005910:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005914:	3304      	adds	r3, #4
20005916:	2800      	cmp	r0, #0
20005918:	d0e1      	beq.n	200058de <_vfprintf_r+0x12ca>
2000591a:	f7fe bf9b 	b.w	20004854 <_vfprintf_r+0x240>
2000591e:	990b      	ldr	r1, [sp, #44]	; 0x2c
20005920:	1c6b      	adds	r3, r5, #1
20005922:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20005924:	f042 0220 	orr.w	r2, r2, #32
20005928:	920a      	str	r2, [sp, #40]	; 0x28
2000592a:	786a      	ldrb	r2, [r5, #1]
2000592c:	910b      	str	r1, [sp, #44]	; 0x2c
2000592e:	f7fe bf1c 	b.w	2000476a <_vfprintf_r+0x156>
20005932:	4650      	mov	r0, sl
20005934:	4641      	mov	r1, r8
20005936:	f002 fff3 	bl	20008920 <__isnand>
2000593a:	2800      	cmp	r0, #0
2000593c:	f040 80ff 	bne.w	20005b3e <_vfprintf_r+0x152a>
20005940:	f1b7 3fff 	cmp.w	r7, #4294967295
20005944:	f000 8251 	beq.w	20005dea <_vfprintf_r+0x17d6>
20005948:	9816      	ldr	r0, [sp, #88]	; 0x58
2000594a:	2867      	cmp	r0, #103	; 0x67
2000594c:	bf14      	ite	ne
2000594e:	2300      	movne	r3, #0
20005950:	2301      	moveq	r3, #1
20005952:	2847      	cmp	r0, #71	; 0x47
20005954:	bf08      	it	eq
20005956:	f043 0301 	orreq.w	r3, r3, #1
2000595a:	b113      	cbz	r3, 20005962 <_vfprintf_r+0x134e>
2000595c:	2f00      	cmp	r7, #0
2000595e:	bf08      	it	eq
20005960:	2701      	moveq	r7, #1
20005962:	f50d 60ab 	add.w	r0, sp, #1368	; 0x558
20005966:	4643      	mov	r3, r8
20005968:	4652      	mov	r2, sl
2000596a:	990a      	ldr	r1, [sp, #40]	; 0x28
2000596c:	e9c0 2300 	strd	r2, r3, [r0]
20005970:	f8dd 355c 	ldr.w	r3, [sp, #1372]	; 0x55c
20005974:	f441 7180 	orr.w	r1, r1, #256	; 0x100
20005978:	910a      	str	r1, [sp, #40]	; 0x28
2000597a:	2b00      	cmp	r3, #0
2000597c:	f2c0 8264 	blt.w	20005e48 <_vfprintf_r+0x1834>
20005980:	2100      	movs	r1, #0
20005982:	9117      	str	r1, [sp, #92]	; 0x5c
20005984:	9816      	ldr	r0, [sp, #88]	; 0x58
20005986:	2866      	cmp	r0, #102	; 0x66
20005988:	bf14      	ite	ne
2000598a:	2300      	movne	r3, #0
2000598c:	2301      	moveq	r3, #1
2000598e:	2846      	cmp	r0, #70	; 0x46
20005990:	bf08      	it	eq
20005992:	f043 0301 	orreq.w	r3, r3, #1
20005996:	9310      	str	r3, [sp, #64]	; 0x40
20005998:	2b00      	cmp	r3, #0
2000599a:	f000 81d1 	beq.w	20005d40 <_vfprintf_r+0x172c>
2000599e:	46bc      	mov	ip, r7
200059a0:	2303      	movs	r3, #3
200059a2:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
200059a6:	f50d 61ae 	add.w	r1, sp, #1392	; 0x570
200059aa:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
200059ae:	4648      	mov	r0, r9
200059b0:	9300      	str	r3, [sp, #0]
200059b2:	9102      	str	r1, [sp, #8]
200059b4:	f50d 61ac 	add.w	r1, sp, #1376	; 0x560
200059b8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
200059bc:	310c      	adds	r1, #12
200059be:	f8cd c004 	str.w	ip, [sp, #4]
200059c2:	9103      	str	r1, [sp, #12]
200059c4:	f50d 61ad 	add.w	r1, sp, #1384	; 0x568
200059c8:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
200059cc:	9104      	str	r1, [sp, #16]
200059ce:	f000 fbc7 	bl	20006160 <_dtoa_r>
200059d2:	9a16      	ldr	r2, [sp, #88]	; 0x58
200059d4:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
200059d8:	f1b2 0367 	subs.w	r3, r2, #103	; 0x67
200059dc:	bf18      	it	ne
200059de:	2301      	movne	r3, #1
200059e0:	2a47      	cmp	r2, #71	; 0x47
200059e2:	bf0c      	ite	eq
200059e4:	2300      	moveq	r3, #0
200059e6:	f003 0301 	andne.w	r3, r3, #1
200059ea:	9013      	str	r0, [sp, #76]	; 0x4c
200059ec:	b933      	cbnz	r3, 200059fc <_vfprintf_r+0x13e8>
200059ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200059f0:	f013 0f01 	tst.w	r3, #1
200059f4:	bf08      	it	eq
200059f6:	f8dd b568 	ldreq.w	fp, [sp, #1384]	; 0x568
200059fa:	d016      	beq.n	20005a2a <_vfprintf_r+0x1416>
200059fc:	9813      	ldr	r0, [sp, #76]	; 0x4c
200059fe:	9910      	ldr	r1, [sp, #64]	; 0x40
20005a00:	eb00 0b0c 	add.w	fp, r0, ip
20005a04:	b131      	cbz	r1, 20005a14 <_vfprintf_r+0x1400>
20005a06:	7803      	ldrb	r3, [r0, #0]
20005a08:	2b30      	cmp	r3, #48	; 0x30
20005a0a:	f000 80da 	beq.w	20005bc2 <_vfprintf_r+0x15ae>
20005a0e:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
20005a12:	449b      	add	fp, r3
20005a14:	4650      	mov	r0, sl
20005a16:	2200      	movs	r2, #0
20005a18:	2300      	movs	r3, #0
20005a1a:	4641      	mov	r1, r8
20005a1c:	f003 fb58 	bl	200090d0 <__aeabi_dcmpeq>
20005a20:	2800      	cmp	r0, #0
20005a22:	f000 81c2 	beq.w	20005daa <_vfprintf_r+0x1796>
20005a26:	f8cd b568 	str.w	fp, [sp, #1384]	; 0x568
20005a2a:	9a16      	ldr	r2, [sp, #88]	; 0x58
20005a2c:	9813      	ldr	r0, [sp, #76]	; 0x4c
20005a2e:	2a67      	cmp	r2, #103	; 0x67
20005a30:	bf14      	ite	ne
20005a32:	2300      	movne	r3, #0
20005a34:	2301      	moveq	r3, #1
20005a36:	2a47      	cmp	r2, #71	; 0x47
20005a38:	bf08      	it	eq
20005a3a:	f043 0301 	orreq.w	r3, r3, #1
20005a3e:	ebc0 000b 	rsb	r0, r0, fp
20005a42:	901a      	str	r0, [sp, #104]	; 0x68
20005a44:	2b00      	cmp	r3, #0
20005a46:	f000 818a 	beq.w	20005d5e <_vfprintf_r+0x174a>
20005a4a:	f8dd 1570 	ldr.w	r1, [sp, #1392]	; 0x570
20005a4e:	f111 0f03 	cmn.w	r1, #3
20005a52:	9110      	str	r1, [sp, #64]	; 0x40
20005a54:	db02      	blt.n	20005a5c <_vfprintf_r+0x1448>
20005a56:	428f      	cmp	r7, r1
20005a58:	f280 818c 	bge.w	20005d74 <_vfprintf_r+0x1760>
20005a5c:	9a16      	ldr	r2, [sp, #88]	; 0x58
20005a5e:	3a02      	subs	r2, #2
20005a60:	9216      	str	r2, [sp, #88]	; 0x58
20005a62:	9910      	ldr	r1, [sp, #64]	; 0x40
20005a64:	9a16      	ldr	r2, [sp, #88]	; 0x58
20005a66:	1e4b      	subs	r3, r1, #1
20005a68:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
20005a6c:	2b00      	cmp	r3, #0
20005a6e:	f88d 2560 	strb.w	r2, [sp, #1376]	; 0x560
20005a72:	f2c0 8234 	blt.w	20005ede <_vfprintf_r+0x18ca>
20005a76:	222b      	movs	r2, #43	; 0x2b
20005a78:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
20005a7c:	2b09      	cmp	r3, #9
20005a7e:	f300 81b6 	bgt.w	20005dee <_vfprintf_r+0x17da>
20005a82:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
20005a86:	3330      	adds	r3, #48	; 0x30
20005a88:	3204      	adds	r2, #4
20005a8a:	f88d 3563 	strb.w	r3, [sp, #1379]	; 0x563
20005a8e:	2330      	movs	r3, #48	; 0x30
20005a90:	f88d 3562 	strb.w	r3, [sp, #1378]	; 0x562
20005a94:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
20005a98:	981a      	ldr	r0, [sp, #104]	; 0x68
20005a9a:	991a      	ldr	r1, [sp, #104]	; 0x68
20005a9c:	1ad3      	subs	r3, r2, r3
20005a9e:	1818      	adds	r0, r3, r0
20005aa0:	931c      	str	r3, [sp, #112]	; 0x70
20005aa2:	2901      	cmp	r1, #1
20005aa4:	9010      	str	r0, [sp, #64]	; 0x40
20005aa6:	f340 8210 	ble.w	20005eca <_vfprintf_r+0x18b6>
20005aaa:	9810      	ldr	r0, [sp, #64]	; 0x40
20005aac:	3001      	adds	r0, #1
20005aae:	9010      	str	r0, [sp, #64]	; 0x40
20005ab0:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
20005ab4:	910c      	str	r1, [sp, #48]	; 0x30
20005ab6:	9817      	ldr	r0, [sp, #92]	; 0x5c
20005ab8:	2800      	cmp	r0, #0
20005aba:	f000 816e 	beq.w	20005d9a <_vfprintf_r+0x1786>
20005abe:	232d      	movs	r3, #45	; 0x2d
20005ac0:	2100      	movs	r1, #0
20005ac2:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
20005ac6:	9117      	str	r1, [sp, #92]	; 0x5c
20005ac8:	f7fe bf74 	b.w	200049b4 <_vfprintf_r+0x3a0>
20005acc:	9a10      	ldr	r2, [sp, #64]	; 0x40
20005ace:	f04f 0c00 	mov.w	ip, #0
20005ad2:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20005ad6:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
20005ada:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
20005ade:	920c      	str	r2, [sp, #48]	; 0x30
20005ae0:	f7fe bf67 	b.w	200049b2 <_vfprintf_r+0x39e>
20005ae4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20005ae6:	f012 0f40 	tst.w	r2, #64	; 0x40
20005aea:	bf17      	itett	ne
20005aec:	980b      	ldrne	r0, [sp, #44]	; 0x2c
20005aee:	9a0b      	ldreq	r2, [sp, #44]	; 0x2c
20005af0:	9911      	ldrne	r1, [sp, #68]	; 0x44
20005af2:	f100 0a04 	addne.w	sl, r0, #4
20005af6:	bf11      	iteee	ne
20005af8:	6803      	ldrne	r3, [r0, #0]
20005afa:	f102 0a04 	addeq.w	sl, r2, #4
20005afe:	6813      	ldreq	r3, [r2, #0]
20005b00:	9811      	ldreq	r0, [sp, #68]	; 0x44
20005b02:	bf14      	ite	ne
20005b04:	8019      	strhne	r1, [r3, #0]
20005b06:	6018      	streq	r0, [r3, #0]
20005b08:	f7fe bdec 	b.w	200046e4 <_vfprintf_r+0xd0>
20005b0c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20005b0e:	1d13      	adds	r3, r2, #4
20005b10:	930b      	str	r3, [sp, #44]	; 0x2c
20005b12:	6811      	ldr	r1, [r2, #0]
20005b14:	2301      	movs	r3, #1
20005b16:	1e0a      	subs	r2, r1, #0
20005b18:	bf18      	it	ne
20005b1a:	2201      	movne	r2, #1
20005b1c:	468a      	mov	sl, r1
20005b1e:	f04f 0b00 	mov.w	fp, #0
20005b22:	f7fe bf09 	b.w	20004938 <_vfprintf_r+0x324>
20005b26:	980b      	ldr	r0, [sp, #44]	; 0x2c
20005b28:	1d02      	adds	r2, r0, #4
20005b2a:	920b      	str	r2, [sp, #44]	; 0x2c
20005b2c:	6801      	ldr	r1, [r0, #0]
20005b2e:	1e0a      	subs	r2, r1, #0
20005b30:	bf18      	it	ne
20005b32:	2201      	movne	r2, #1
20005b34:	468a      	mov	sl, r1
20005b36:	f04f 0b00 	mov.w	fp, #0
20005b3a:	f7fe befd 	b.w	20004938 <_vfprintf_r+0x324>
20005b3e:	f649 3250 	movw	r2, #39760	; 0x9b50
20005b42:	f649 334c 	movw	r3, #39756	; 0x9b4c
20005b46:	9916      	ldr	r1, [sp, #88]	; 0x58
20005b48:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005b4c:	f2c2 0200 	movt	r2, #8192	; 0x2000
20005b50:	2003      	movs	r0, #3
20005b52:	2947      	cmp	r1, #71	; 0x47
20005b54:	bfd8      	it	le
20005b56:	461a      	movle	r2, r3
20005b58:	9213      	str	r2, [sp, #76]	; 0x4c
20005b5a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20005b5c:	900c      	str	r0, [sp, #48]	; 0x30
20005b5e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
20005b62:	f8cd b05c 	str.w	fp, [sp, #92]	; 0x5c
20005b66:	920a      	str	r2, [sp, #40]	; 0x28
20005b68:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20005b6c:	9010      	str	r0, [sp, #64]	; 0x40
20005b6e:	f7fe bf20 	b.w	200049b2 <_vfprintf_r+0x39e>
20005b72:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005b76:	4648      	mov	r0, r9
20005b78:	4631      	mov	r1, r6
20005b7a:	320c      	adds	r2, #12
20005b7c:	f7fe fd3c 	bl	200045f8 <__sprint_r>
20005b80:	2800      	cmp	r0, #0
20005b82:	f47e ae67 	bne.w	20004854 <_vfprintf_r+0x240>
20005b86:	f7fe be62 	b.w	2000484e <_vfprintf_r+0x23a>
20005b8a:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005b8e:	4648      	mov	r0, r9
20005b90:	4631      	mov	r1, r6
20005b92:	320c      	adds	r2, #12
20005b94:	f7fe fd30 	bl	200045f8 <__sprint_r>
20005b98:	2800      	cmp	r0, #0
20005b9a:	f47e ae5b 	bne.w	20004854 <_vfprintf_r+0x240>
20005b9e:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005ba2:	3304      	adds	r3, #4
20005ba4:	e66a      	b.n	2000587c <_vfprintf_r+0x1268>
20005ba6:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005baa:	4648      	mov	r0, r9
20005bac:	4631      	mov	r1, r6
20005bae:	320c      	adds	r2, #12
20005bb0:	f7fe fd22 	bl	200045f8 <__sprint_r>
20005bb4:	2800      	cmp	r0, #0
20005bb6:	f47e ae4d 	bne.w	20004854 <_vfprintf_r+0x240>
20005bba:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005bbe:	3304      	adds	r3, #4
20005bc0:	e679      	b.n	200058b6 <_vfprintf_r+0x12a2>
20005bc2:	4650      	mov	r0, sl
20005bc4:	2200      	movs	r2, #0
20005bc6:	2300      	movs	r3, #0
20005bc8:	4641      	mov	r1, r8
20005bca:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
20005bce:	f003 fa7f 	bl	200090d0 <__aeabi_dcmpeq>
20005bd2:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
20005bd6:	2800      	cmp	r0, #0
20005bd8:	f47f af19 	bne.w	20005a0e <_vfprintf_r+0x13fa>
20005bdc:	f1cc 0301 	rsb	r3, ip, #1
20005be0:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
20005be4:	e715      	b.n	20005a12 <_vfprintf_r+0x13fe>
20005be6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20005be8:	4252      	negs	r2, r2
20005bea:	920f      	str	r2, [sp, #60]	; 0x3c
20005bec:	f7ff b887 	b.w	20004cfe <_vfprintf_r+0x6ea>
20005bf0:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005bf4:	4648      	mov	r0, r9
20005bf6:	4631      	mov	r1, r6
20005bf8:	320c      	adds	r2, #12
20005bfa:	f7fe fcfd 	bl	200045f8 <__sprint_r>
20005bfe:	2800      	cmp	r0, #0
20005c00:	f47e ae28 	bne.w	20004854 <_vfprintf_r+0x240>
20005c04:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005c08:	3304      	adds	r3, #4
20005c0a:	f7ff ba93 	b.w	20005134 <_vfprintf_r+0xb20>
20005c0e:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005c12:	4648      	mov	r0, r9
20005c14:	4631      	mov	r1, r6
20005c16:	320c      	adds	r2, #12
20005c18:	f7fe fcee 	bl	200045f8 <__sprint_r>
20005c1c:	2800      	cmp	r0, #0
20005c1e:	f47e ae19 	bne.w	20004854 <_vfprintf_r+0x240>
20005c22:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005c26:	3304      	adds	r3, #4
20005c28:	991a      	ldr	r1, [sp, #104]	; 0x68
20005c2a:	9813      	ldr	r0, [sp, #76]	; 0x4c
20005c2c:	6059      	str	r1, [r3, #4]
20005c2e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005c32:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20005c36:	6018      	str	r0, [r3, #0]
20005c38:	3201      	adds	r2, #1
20005c3a:	981a      	ldr	r0, [sp, #104]	; 0x68
20005c3c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005c40:	1809      	adds	r1, r1, r0
20005c42:	2a07      	cmp	r2, #7
20005c44:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20005c48:	f73f ab46 	bgt.w	200052d8 <_vfprintf_r+0xcc4>
20005c4c:	3308      	adds	r3, #8
20005c4e:	f7fe bfa8 	b.w	20004ba2 <_vfprintf_r+0x58e>
20005c52:	2100      	movs	r1, #0
20005c54:	9117      	str	r1, [sp, #92]	; 0x5c
20005c56:	f7fe fc9f 	bl	20004598 <strlen>
20005c5a:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20005c5e:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
20005c62:	9010      	str	r0, [sp, #64]	; 0x40
20005c64:	920c      	str	r2, [sp, #48]	; 0x30
20005c66:	f7fe bea4 	b.w	200049b2 <_vfprintf_r+0x39e>
20005c6a:	462a      	mov	r2, r5
20005c6c:	4645      	mov	r5, r8
20005c6e:	4690      	mov	r8, r2
20005c70:	605f      	str	r7, [r3, #4]
20005c72:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005c76:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20005c7a:	3201      	adds	r2, #1
20005c7c:	f8c3 8000 	str.w	r8, [r3]
20005c80:	19c9      	adds	r1, r1, r7
20005c82:	2a07      	cmp	r2, #7
20005c84:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20005c88:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005c8c:	dcbf      	bgt.n	20005c0e <_vfprintf_r+0x15fa>
20005c8e:	3308      	adds	r3, #8
20005c90:	e7ca      	b.n	20005c28 <_vfprintf_r+0x1614>
20005c92:	9a18      	ldr	r2, [sp, #96]	; 0x60
20005c94:	9913      	ldr	r1, [sp, #76]	; 0x4c
20005c96:	1a51      	subs	r1, r2, r1
20005c98:	9110      	str	r1, [sp, #64]	; 0x40
20005c9a:	f7fe be82 	b.w	200049a2 <_vfprintf_r+0x38e>
20005c9e:	4648      	mov	r0, r9
20005ca0:	4631      	mov	r1, r6
20005ca2:	f000 f949 	bl	20005f38 <__swsetup_r>
20005ca6:	2800      	cmp	r0, #0
20005ca8:	f47e add8 	bne.w	2000485c <_vfprintf_r+0x248>
20005cac:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
20005cb0:	fa1f f38c 	uxth.w	r3, ip
20005cb4:	f7fe bcf6 	b.w	200046a4 <_vfprintf_r+0x90>
20005cb8:	2f06      	cmp	r7, #6
20005cba:	bf28      	it	cs
20005cbc:	2706      	movcs	r7, #6
20005cbe:	f649 3168 	movw	r1, #39784	; 0x9b68
20005cc2:	f2c2 0100 	movt	r1, #8192	; 0x2000
20005cc6:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
20005cca:	9710      	str	r7, [sp, #64]	; 0x40
20005ccc:	9113      	str	r1, [sp, #76]	; 0x4c
20005cce:	920c      	str	r2, [sp, #48]	; 0x30
20005cd0:	f7fe bfe8 	b.w	20004ca4 <_vfprintf_r+0x690>
20005cd4:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005cd8:	4648      	mov	r0, r9
20005cda:	4631      	mov	r1, r6
20005cdc:	320c      	adds	r2, #12
20005cde:	f7fe fc8b 	bl	200045f8 <__sprint_r>
20005ce2:	2800      	cmp	r0, #0
20005ce4:	f47e adb6 	bne.w	20004854 <_vfprintf_r+0x240>
20005ce8:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005cec:	3304      	adds	r3, #4
20005cee:	f7ff bbc8 	b.w	20005482 <_vfprintf_r+0xe6e>
20005cf2:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005cf6:	4648      	mov	r0, r9
20005cf8:	4631      	mov	r1, r6
20005cfa:	320c      	adds	r2, #12
20005cfc:	f7fe fc7c 	bl	200045f8 <__sprint_r>
20005d00:	2800      	cmp	r0, #0
20005d02:	f47e ada7 	bne.w	20004854 <_vfprintf_r+0x240>
20005d06:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005d0a:	3304      	adds	r3, #4
20005d0c:	f7ff bace 	b.w	200052ac <_vfprintf_r+0xc98>
20005d10:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005d14:	4648      	mov	r0, r9
20005d16:	4631      	mov	r1, r6
20005d18:	320c      	adds	r2, #12
20005d1a:	f7fe fc6d 	bl	200045f8 <__sprint_r>
20005d1e:	2800      	cmp	r0, #0
20005d20:	f47e ad98 	bne.w	20004854 <_vfprintf_r+0x240>
20005d24:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20005d28:	3404      	adds	r4, #4
20005d2a:	f7ff baa9 	b.w	20005280 <_vfprintf_r+0xc6c>
20005d2e:	9710      	str	r7, [sp, #64]	; 0x40
20005d30:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
20005d34:	9017      	str	r0, [sp, #92]	; 0x5c
20005d36:	970c      	str	r7, [sp, #48]	; 0x30
20005d38:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20005d3c:	f7fe be39 	b.w	200049b2 <_vfprintf_r+0x39e>
20005d40:	9916      	ldr	r1, [sp, #88]	; 0x58
20005d42:	2965      	cmp	r1, #101	; 0x65
20005d44:	bf14      	ite	ne
20005d46:	2300      	movne	r3, #0
20005d48:	2301      	moveq	r3, #1
20005d4a:	2945      	cmp	r1, #69	; 0x45
20005d4c:	bf08      	it	eq
20005d4e:	f043 0301 	orreq.w	r3, r3, #1
20005d52:	2b00      	cmp	r3, #0
20005d54:	d046      	beq.n	20005de4 <_vfprintf_r+0x17d0>
20005d56:	f107 0c01 	add.w	ip, r7, #1
20005d5a:	2302      	movs	r3, #2
20005d5c:	e621      	b.n	200059a2 <_vfprintf_r+0x138e>
20005d5e:	9b16      	ldr	r3, [sp, #88]	; 0x58
20005d60:	2b65      	cmp	r3, #101	; 0x65
20005d62:	dd76      	ble.n	20005e52 <_vfprintf_r+0x183e>
20005d64:	9a16      	ldr	r2, [sp, #88]	; 0x58
20005d66:	2a66      	cmp	r2, #102	; 0x66
20005d68:	bf1c      	itt	ne
20005d6a:	f8dd 3570 	ldrne.w	r3, [sp, #1392]	; 0x570
20005d6e:	9310      	strne	r3, [sp, #64]	; 0x40
20005d70:	f000 8083 	beq.w	20005e7a <_vfprintf_r+0x1866>
20005d74:	9b1a      	ldr	r3, [sp, #104]	; 0x68
20005d76:	9810      	ldr	r0, [sp, #64]	; 0x40
20005d78:	4283      	cmp	r3, r0
20005d7a:	dc6e      	bgt.n	20005e5a <_vfprintf_r+0x1846>
20005d7c:	990a      	ldr	r1, [sp, #40]	; 0x28
20005d7e:	f011 0f01 	tst.w	r1, #1
20005d82:	f040 808e 	bne.w	20005ea2 <_vfprintf_r+0x188e>
20005d86:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
20005d8a:	2367      	movs	r3, #103	; 0x67
20005d8c:	920c      	str	r2, [sp, #48]	; 0x30
20005d8e:	9316      	str	r3, [sp, #88]	; 0x58
20005d90:	e691      	b.n	20005ab6 <_vfprintf_r+0x14a2>
20005d92:	2700      	movs	r7, #0
20005d94:	461d      	mov	r5, r3
20005d96:	f7fe bce9 	b.w	2000476c <_vfprintf_r+0x158>
20005d9a:	9910      	ldr	r1, [sp, #64]	; 0x40
20005d9c:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20005da0:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
20005da4:	910c      	str	r1, [sp, #48]	; 0x30
20005da6:	f7fe be04 	b.w	200049b2 <_vfprintf_r+0x39e>
20005daa:	f8dd 3568 	ldr.w	r3, [sp, #1384]	; 0x568
20005dae:	459b      	cmp	fp, r3
20005db0:	bf98      	it	ls
20005db2:	469b      	movls	fp, r3
20005db4:	f67f ae39 	bls.w	20005a2a <_vfprintf_r+0x1416>
20005db8:	2230      	movs	r2, #48	; 0x30
20005dba:	f803 2b01 	strb.w	r2, [r3], #1
20005dbe:	459b      	cmp	fp, r3
20005dc0:	f8cd 3568 	str.w	r3, [sp, #1384]	; 0x568
20005dc4:	d8f9      	bhi.n	20005dba <_vfprintf_r+0x17a6>
20005dc6:	e630      	b.n	20005a2a <_vfprintf_r+0x1416>
20005dc8:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005dcc:	4648      	mov	r0, r9
20005dce:	4631      	mov	r1, r6
20005dd0:	320c      	adds	r2, #12
20005dd2:	f7fe fc11 	bl	200045f8 <__sprint_r>
20005dd6:	2800      	cmp	r0, #0
20005dd8:	f47e ad3c 	bne.w	20004854 <_vfprintf_r+0x240>
20005ddc:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005de0:	3304      	adds	r3, #4
20005de2:	e508      	b.n	200057f6 <_vfprintf_r+0x11e2>
20005de4:	46bc      	mov	ip, r7
20005de6:	3302      	adds	r3, #2
20005de8:	e5db      	b.n	200059a2 <_vfprintf_r+0x138e>
20005dea:	3707      	adds	r7, #7
20005dec:	e5b9      	b.n	20005962 <_vfprintf_r+0x134e>
20005dee:	f246 6c67 	movw	ip, #26215	; 0x6667
20005df2:	f50d 6190 	add.w	r1, sp, #1152	; 0x480
20005df6:	3103      	adds	r1, #3
20005df8:	f2c6 6c66 	movt	ip, #26214	; 0x6666
20005dfc:	fb8c 2003 	smull	r2, r0, ip, r3
20005e00:	17da      	asrs	r2, r3, #31
20005e02:	ebc2 02a0 	rsb	r2, r2, r0, asr #2
20005e06:	eb02 0082 	add.w	r0, r2, r2, lsl #2
20005e0a:	eba3 0040 	sub.w	r0, r3, r0, lsl #1
20005e0e:	4613      	mov	r3, r2
20005e10:	3030      	adds	r0, #48	; 0x30
20005e12:	2a09      	cmp	r2, #9
20005e14:	f801 0d01 	strb.w	r0, [r1, #-1]!
20005e18:	dcf0      	bgt.n	20005dfc <_vfprintf_r+0x17e8>
20005e1a:	3330      	adds	r3, #48	; 0x30
20005e1c:	1e48      	subs	r0, r1, #1
20005e1e:	b2da      	uxtb	r2, r3
20005e20:	f801 2c01 	strb.w	r2, [r1, #-1]
20005e24:	9b07      	ldr	r3, [sp, #28]
20005e26:	4283      	cmp	r3, r0
20005e28:	d96a      	bls.n	20005f00 <_vfprintf_r+0x18ec>
20005e2a:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
20005e2e:	3303      	adds	r3, #3
20005e30:	e001      	b.n	20005e36 <_vfprintf_r+0x1822>
20005e32:	f811 2b01 	ldrb.w	r2, [r1], #1
20005e36:	f803 2c01 	strb.w	r2, [r3, #-1]
20005e3a:	461a      	mov	r2, r3
20005e3c:	f8dd c01c 	ldr.w	ip, [sp, #28]
20005e40:	3301      	adds	r3, #1
20005e42:	458c      	cmp	ip, r1
20005e44:	d8f5      	bhi.n	20005e32 <_vfprintf_r+0x181e>
20005e46:	e625      	b.n	20005a94 <_vfprintf_r+0x1480>
20005e48:	222d      	movs	r2, #45	; 0x2d
20005e4a:	f108 4800 	add.w	r8, r8, #2147483648	; 0x80000000
20005e4e:	9217      	str	r2, [sp, #92]	; 0x5c
20005e50:	e598      	b.n	20005984 <_vfprintf_r+0x1370>
20005e52:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
20005e56:	9010      	str	r0, [sp, #64]	; 0x40
20005e58:	e603      	b.n	20005a62 <_vfprintf_r+0x144e>
20005e5a:	9b10      	ldr	r3, [sp, #64]	; 0x40
20005e5c:	991a      	ldr	r1, [sp, #104]	; 0x68
20005e5e:	2b00      	cmp	r3, #0
20005e60:	bfda      	itte	le
20005e62:	9810      	ldrle	r0, [sp, #64]	; 0x40
20005e64:	f1c0 0302 	rsble	r3, r0, #2
20005e68:	2301      	movgt	r3, #1
20005e6a:	185b      	adds	r3, r3, r1
20005e6c:	2267      	movs	r2, #103	; 0x67
20005e6e:	9310      	str	r3, [sp, #64]	; 0x40
20005e70:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
20005e74:	9216      	str	r2, [sp, #88]	; 0x58
20005e76:	930c      	str	r3, [sp, #48]	; 0x30
20005e78:	e61d      	b.n	20005ab6 <_vfprintf_r+0x14a2>
20005e7a:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
20005e7e:	2800      	cmp	r0, #0
20005e80:	9010      	str	r0, [sp, #64]	; 0x40
20005e82:	dd31      	ble.n	20005ee8 <_vfprintf_r+0x18d4>
20005e84:	b91f      	cbnz	r7, 20005e8e <_vfprintf_r+0x187a>
20005e86:	990a      	ldr	r1, [sp, #40]	; 0x28
20005e88:	f011 0f01 	tst.w	r1, #1
20005e8c:	d00e      	beq.n	20005eac <_vfprintf_r+0x1898>
20005e8e:	9810      	ldr	r0, [sp, #64]	; 0x40
20005e90:	2166      	movs	r1, #102	; 0x66
20005e92:	9116      	str	r1, [sp, #88]	; 0x58
20005e94:	1c43      	adds	r3, r0, #1
20005e96:	19db      	adds	r3, r3, r7
20005e98:	9310      	str	r3, [sp, #64]	; 0x40
20005e9a:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
20005e9e:	920c      	str	r2, [sp, #48]	; 0x30
20005ea0:	e609      	b.n	20005ab6 <_vfprintf_r+0x14a2>
20005ea2:	9810      	ldr	r0, [sp, #64]	; 0x40
20005ea4:	2167      	movs	r1, #103	; 0x67
20005ea6:	9116      	str	r1, [sp, #88]	; 0x58
20005ea8:	3001      	adds	r0, #1
20005eaa:	9010      	str	r0, [sp, #64]	; 0x40
20005eac:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
20005eb0:	920c      	str	r2, [sp, #48]	; 0x30
20005eb2:	e600      	b.n	20005ab6 <_vfprintf_r+0x14a2>
20005eb4:	990b      	ldr	r1, [sp, #44]	; 0x2c
20005eb6:	781a      	ldrb	r2, [r3, #0]
20005eb8:	680f      	ldr	r7, [r1, #0]
20005eba:	3104      	adds	r1, #4
20005ebc:	910b      	str	r1, [sp, #44]	; 0x2c
20005ebe:	2f00      	cmp	r7, #0
20005ec0:	bfb8      	it	lt
20005ec2:	f04f 37ff 	movlt.w	r7, #4294967295
20005ec6:	f7fe bc50 	b.w	2000476a <_vfprintf_r+0x156>
20005eca:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20005ecc:	f012 0f01 	tst.w	r2, #1
20005ed0:	bf04      	itt	eq
20005ed2:	ea20 73e0 	biceq.w	r3, r0, r0, asr #31
20005ed6:	930c      	streq	r3, [sp, #48]	; 0x30
20005ed8:	f43f aded 	beq.w	20005ab6 <_vfprintf_r+0x14a2>
20005edc:	e5e5      	b.n	20005aaa <_vfprintf_r+0x1496>
20005ede:	222d      	movs	r2, #45	; 0x2d
20005ee0:	425b      	negs	r3, r3
20005ee2:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
20005ee6:	e5c9      	b.n	20005a7c <_vfprintf_r+0x1468>
20005ee8:	b977      	cbnz	r7, 20005f08 <_vfprintf_r+0x18f4>
20005eea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20005eec:	f013 0f01 	tst.w	r3, #1
20005ef0:	d10a      	bne.n	20005f08 <_vfprintf_r+0x18f4>
20005ef2:	f04f 0c01 	mov.w	ip, #1
20005ef6:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
20005efa:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
20005efe:	e5da      	b.n	20005ab6 <_vfprintf_r+0x14a2>
20005f00:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
20005f04:	3202      	adds	r2, #2
20005f06:	e5c5      	b.n	20005a94 <_vfprintf_r+0x1480>
20005f08:	3702      	adds	r7, #2
20005f0a:	2166      	movs	r1, #102	; 0x66
20005f0c:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
20005f10:	9710      	str	r7, [sp, #64]	; 0x40
20005f12:	9116      	str	r1, [sp, #88]	; 0x58
20005f14:	920c      	str	r2, [sp, #48]	; 0x30
20005f16:	e5ce      	b.n	20005ab6 <_vfprintf_r+0x14a2>
20005f18:	20009b20 	.word	0x20009b20

20005f1c <vfprintf>:
20005f1c:	b410      	push	{r4}
20005f1e:	f649 54a4 	movw	r4, #40356	; 0x9da4
20005f22:	f2c2 0400 	movt	r4, #8192	; 0x2000
20005f26:	468c      	mov	ip, r1
20005f28:	4613      	mov	r3, r2
20005f2a:	4601      	mov	r1, r0
20005f2c:	4662      	mov	r2, ip
20005f2e:	6820      	ldr	r0, [r4, #0]
20005f30:	bc10      	pop	{r4}
20005f32:	f7fe bb6f 	b.w	20004614 <_vfprintf_r>
20005f36:	bf00      	nop

20005f38 <__swsetup_r>:
20005f38:	b570      	push	{r4, r5, r6, lr}
20005f3a:	f649 55a4 	movw	r5, #40356	; 0x9da4
20005f3e:	f2c2 0500 	movt	r5, #8192	; 0x2000
20005f42:	4606      	mov	r6, r0
20005f44:	460c      	mov	r4, r1
20005f46:	6828      	ldr	r0, [r5, #0]
20005f48:	b110      	cbz	r0, 20005f50 <__swsetup_r+0x18>
20005f4a:	6983      	ldr	r3, [r0, #24]
20005f4c:	2b00      	cmp	r3, #0
20005f4e:	d036      	beq.n	20005fbe <__swsetup_r+0x86>
20005f50:	f649 3384 	movw	r3, #39812	; 0x9b84
20005f54:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005f58:	429c      	cmp	r4, r3
20005f5a:	d038      	beq.n	20005fce <__swsetup_r+0x96>
20005f5c:	f649 33a4 	movw	r3, #39844	; 0x9ba4
20005f60:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005f64:	429c      	cmp	r4, r3
20005f66:	d041      	beq.n	20005fec <__swsetup_r+0xb4>
20005f68:	f649 33c4 	movw	r3, #39876	; 0x9bc4
20005f6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005f70:	429c      	cmp	r4, r3
20005f72:	bf04      	itt	eq
20005f74:	682b      	ldreq	r3, [r5, #0]
20005f76:	68dc      	ldreq	r4, [r3, #12]
20005f78:	89a2      	ldrh	r2, [r4, #12]
20005f7a:	4611      	mov	r1, r2
20005f7c:	b293      	uxth	r3, r2
20005f7e:	f013 0f08 	tst.w	r3, #8
20005f82:	4618      	mov	r0, r3
20005f84:	bf18      	it	ne
20005f86:	6922      	ldrne	r2, [r4, #16]
20005f88:	d033      	beq.n	20005ff2 <__swsetup_r+0xba>
20005f8a:	b31a      	cbz	r2, 20005fd4 <__swsetup_r+0x9c>
20005f8c:	f013 0101 	ands.w	r1, r3, #1
20005f90:	d007      	beq.n	20005fa2 <__swsetup_r+0x6a>
20005f92:	6963      	ldr	r3, [r4, #20]
20005f94:	2100      	movs	r1, #0
20005f96:	60a1      	str	r1, [r4, #8]
20005f98:	425b      	negs	r3, r3
20005f9a:	61a3      	str	r3, [r4, #24]
20005f9c:	b142      	cbz	r2, 20005fb0 <__swsetup_r+0x78>
20005f9e:	2000      	movs	r0, #0
20005fa0:	bd70      	pop	{r4, r5, r6, pc}
20005fa2:	f013 0f02 	tst.w	r3, #2
20005fa6:	bf08      	it	eq
20005fa8:	6961      	ldreq	r1, [r4, #20]
20005faa:	60a1      	str	r1, [r4, #8]
20005fac:	2a00      	cmp	r2, #0
20005fae:	d1f6      	bne.n	20005f9e <__swsetup_r+0x66>
20005fb0:	89a3      	ldrh	r3, [r4, #12]
20005fb2:	f013 0f80 	tst.w	r3, #128	; 0x80
20005fb6:	d0f2      	beq.n	20005f9e <__swsetup_r+0x66>
20005fb8:	f04f 30ff 	mov.w	r0, #4294967295
20005fbc:	bd70      	pop	{r4, r5, r6, pc}
20005fbe:	f001 f98b 	bl	200072d8 <__sinit>
20005fc2:	f649 3384 	movw	r3, #39812	; 0x9b84
20005fc6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005fca:	429c      	cmp	r4, r3
20005fcc:	d1c6      	bne.n	20005f5c <__swsetup_r+0x24>
20005fce:	682b      	ldr	r3, [r5, #0]
20005fd0:	685c      	ldr	r4, [r3, #4]
20005fd2:	e7d1      	b.n	20005f78 <__swsetup_r+0x40>
20005fd4:	f403 7120 	and.w	r1, r3, #640	; 0x280
20005fd8:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
20005fdc:	d0d6      	beq.n	20005f8c <__swsetup_r+0x54>
20005fde:	4630      	mov	r0, r6
20005fe0:	4621      	mov	r1, r4
20005fe2:	f001 fd01 	bl	200079e8 <__smakebuf_r>
20005fe6:	89a3      	ldrh	r3, [r4, #12]
20005fe8:	6922      	ldr	r2, [r4, #16]
20005fea:	e7cf      	b.n	20005f8c <__swsetup_r+0x54>
20005fec:	682b      	ldr	r3, [r5, #0]
20005fee:	689c      	ldr	r4, [r3, #8]
20005ff0:	e7c2      	b.n	20005f78 <__swsetup_r+0x40>
20005ff2:	f013 0f10 	tst.w	r3, #16
20005ff6:	d0df      	beq.n	20005fb8 <__swsetup_r+0x80>
20005ff8:	f013 0f04 	tst.w	r3, #4
20005ffc:	bf08      	it	eq
20005ffe:	6922      	ldreq	r2, [r4, #16]
20006000:	d017      	beq.n	20006032 <__swsetup_r+0xfa>
20006002:	6b61      	ldr	r1, [r4, #52]	; 0x34
20006004:	b151      	cbz	r1, 2000601c <__swsetup_r+0xe4>
20006006:	f104 0344 	add.w	r3, r4, #68	; 0x44
2000600a:	4299      	cmp	r1, r3
2000600c:	d003      	beq.n	20006016 <__swsetup_r+0xde>
2000600e:	4630      	mov	r0, r6
20006010:	f001 f9e6 	bl	200073e0 <_free_r>
20006014:	89a2      	ldrh	r2, [r4, #12]
20006016:	b290      	uxth	r0, r2
20006018:	2300      	movs	r3, #0
2000601a:	6363      	str	r3, [r4, #52]	; 0x34
2000601c:	6922      	ldr	r2, [r4, #16]
2000601e:	f64f 71db 	movw	r1, #65499	; 0xffdb
20006022:	f2c0 0100 	movt	r1, #0
20006026:	2300      	movs	r3, #0
20006028:	ea00 0101 	and.w	r1, r0, r1
2000602c:	6063      	str	r3, [r4, #4]
2000602e:	81a1      	strh	r1, [r4, #12]
20006030:	6022      	str	r2, [r4, #0]
20006032:	f041 0308 	orr.w	r3, r1, #8
20006036:	81a3      	strh	r3, [r4, #12]
20006038:	b29b      	uxth	r3, r3
2000603a:	e7a6      	b.n	20005f8a <__swsetup_r+0x52>
2000603c:	0000      	lsls	r0, r0, #0
	...

20006040 <quorem>:
20006040:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
20006044:	6903      	ldr	r3, [r0, #16]
20006046:	690e      	ldr	r6, [r1, #16]
20006048:	4682      	mov	sl, r0
2000604a:	4689      	mov	r9, r1
2000604c:	429e      	cmp	r6, r3
2000604e:	f300 8083 	bgt.w	20006158 <quorem+0x118>
20006052:	1cf2      	adds	r2, r6, #3
20006054:	f101 0514 	add.w	r5, r1, #20
20006058:	f100 0414 	add.w	r4, r0, #20
2000605c:	3e01      	subs	r6, #1
2000605e:	0092      	lsls	r2, r2, #2
20006060:	188b      	adds	r3, r1, r2
20006062:	1812      	adds	r2, r2, r0
20006064:	f103 0804 	add.w	r8, r3, #4
20006068:	6859      	ldr	r1, [r3, #4]
2000606a:	6850      	ldr	r0, [r2, #4]
2000606c:	3101      	adds	r1, #1
2000606e:	f002 fe9b 	bl	20008da8 <__aeabi_uidiv>
20006072:	4607      	mov	r7, r0
20006074:	2800      	cmp	r0, #0
20006076:	d039      	beq.n	200060ec <quorem+0xac>
20006078:	2300      	movs	r3, #0
2000607a:	469c      	mov	ip, r3
2000607c:	461a      	mov	r2, r3
2000607e:	58e9      	ldr	r1, [r5, r3]
20006080:	58e0      	ldr	r0, [r4, r3]
20006082:	fa1f fe81 	uxth.w	lr, r1
20006086:	ea4f 4b11 	mov.w	fp, r1, lsr #16
2000608a:	b281      	uxth	r1, r0
2000608c:	fb0e ce07 	mla	lr, lr, r7, ip
20006090:	1851      	adds	r1, r2, r1
20006092:	fb0b fc07 	mul.w	ip, fp, r7
20006096:	eb0c 4c1e 	add.w	ip, ip, lr, lsr #16
2000609a:	fa1f fe8e 	uxth.w	lr, lr
2000609e:	ebce 0101 	rsb	r1, lr, r1
200060a2:	fa1f f28c 	uxth.w	r2, ip
200060a6:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
200060aa:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
200060ae:	fa1f fe81 	uxth.w	lr, r1
200060b2:	eb02 4221 	add.w	r2, r2, r1, asr #16
200060b6:	ea4e 4102 	orr.w	r1, lr, r2, lsl #16
200060ba:	50e1      	str	r1, [r4, r3]
200060bc:	3304      	adds	r3, #4
200060be:	1412      	asrs	r2, r2, #16
200060c0:	1959      	adds	r1, r3, r5
200060c2:	4588      	cmp	r8, r1
200060c4:	d2db      	bcs.n	2000607e <quorem+0x3e>
200060c6:	1d32      	adds	r2, r6, #4
200060c8:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
200060cc:	6859      	ldr	r1, [r3, #4]
200060ce:	b969      	cbnz	r1, 200060ec <quorem+0xac>
200060d0:	429c      	cmp	r4, r3
200060d2:	d209      	bcs.n	200060e8 <quorem+0xa8>
200060d4:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
200060d8:	b112      	cbz	r2, 200060e0 <quorem+0xa0>
200060da:	e005      	b.n	200060e8 <quorem+0xa8>
200060dc:	681a      	ldr	r2, [r3, #0]
200060de:	b91a      	cbnz	r2, 200060e8 <quorem+0xa8>
200060e0:	3b04      	subs	r3, #4
200060e2:	3e01      	subs	r6, #1
200060e4:	429c      	cmp	r4, r3
200060e6:	d3f9      	bcc.n	200060dc <quorem+0x9c>
200060e8:	f8ca 6010 	str.w	r6, [sl, #16]
200060ec:	4649      	mov	r1, r9
200060ee:	4650      	mov	r0, sl
200060f0:	f001 fdd0 	bl	20007c94 <__mcmp>
200060f4:	2800      	cmp	r0, #0
200060f6:	db2c      	blt.n	20006152 <quorem+0x112>
200060f8:	2300      	movs	r3, #0
200060fa:	3701      	adds	r7, #1
200060fc:	469c      	mov	ip, r3
200060fe:	58ea      	ldr	r2, [r5, r3]
20006100:	58e0      	ldr	r0, [r4, r3]
20006102:	b291      	uxth	r1, r2
20006104:	0c12      	lsrs	r2, r2, #16
20006106:	fa1f f980 	uxth.w	r9, r0
2000610a:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
2000610e:	ebc1 0109 	rsb	r1, r1, r9
20006112:	4461      	add	r1, ip
20006114:	eb02 4221 	add.w	r2, r2, r1, asr #16
20006118:	b289      	uxth	r1, r1
2000611a:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
2000611e:	50e1      	str	r1, [r4, r3]
20006120:	3304      	adds	r3, #4
20006122:	ea4f 4c22 	mov.w	ip, r2, asr #16
20006126:	195a      	adds	r2, r3, r5
20006128:	4590      	cmp	r8, r2
2000612a:	d2e8      	bcs.n	200060fe <quorem+0xbe>
2000612c:	1d32      	adds	r2, r6, #4
2000612e:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
20006132:	6859      	ldr	r1, [r3, #4]
20006134:	b969      	cbnz	r1, 20006152 <quorem+0x112>
20006136:	429c      	cmp	r4, r3
20006138:	d209      	bcs.n	2000614e <quorem+0x10e>
2000613a:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
2000613e:	b112      	cbz	r2, 20006146 <quorem+0x106>
20006140:	e005      	b.n	2000614e <quorem+0x10e>
20006142:	681a      	ldr	r2, [r3, #0]
20006144:	b91a      	cbnz	r2, 2000614e <quorem+0x10e>
20006146:	3b04      	subs	r3, #4
20006148:	3e01      	subs	r6, #1
2000614a:	429c      	cmp	r4, r3
2000614c:	d3f9      	bcc.n	20006142 <quorem+0x102>
2000614e:	f8ca 6010 	str.w	r6, [sl, #16]
20006152:	4638      	mov	r0, r7
20006154:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
20006158:	2000      	movs	r0, #0
2000615a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000615e:	bf00      	nop

20006160 <_dtoa_r>:
20006160:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20006164:	6a46      	ldr	r6, [r0, #36]	; 0x24
20006166:	b0a1      	sub	sp, #132	; 0x84
20006168:	4604      	mov	r4, r0
2000616a:	4690      	mov	r8, r2
2000616c:	4699      	mov	r9, r3
2000616e:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
20006170:	2e00      	cmp	r6, #0
20006172:	f000 8423 	beq.w	200069bc <_dtoa_r+0x85c>
20006176:	6832      	ldr	r2, [r6, #0]
20006178:	b182      	cbz	r2, 2000619c <_dtoa_r+0x3c>
2000617a:	6a61      	ldr	r1, [r4, #36]	; 0x24
2000617c:	f04f 0c01 	mov.w	ip, #1
20006180:	6876      	ldr	r6, [r6, #4]
20006182:	4620      	mov	r0, r4
20006184:	680b      	ldr	r3, [r1, #0]
20006186:	6056      	str	r6, [r2, #4]
20006188:	684a      	ldr	r2, [r1, #4]
2000618a:	4619      	mov	r1, r3
2000618c:	fa0c f202 	lsl.w	r2, ip, r2
20006190:	609a      	str	r2, [r3, #8]
20006192:	f001 feb9 	bl	20007f08 <_Bfree>
20006196:	6a63      	ldr	r3, [r4, #36]	; 0x24
20006198:	2200      	movs	r2, #0
2000619a:	601a      	str	r2, [r3, #0]
2000619c:	f1b9 0600 	subs.w	r6, r9, #0
200061a0:	db38      	blt.n	20006214 <_dtoa_r+0xb4>
200061a2:	2300      	movs	r3, #0
200061a4:	602b      	str	r3, [r5, #0]
200061a6:	f240 0300 	movw	r3, #0
200061aa:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
200061ae:	461a      	mov	r2, r3
200061b0:	ea06 0303 	and.w	r3, r6, r3
200061b4:	4293      	cmp	r3, r2
200061b6:	d017      	beq.n	200061e8 <_dtoa_r+0x88>
200061b8:	2200      	movs	r2, #0
200061ba:	2300      	movs	r3, #0
200061bc:	4640      	mov	r0, r8
200061be:	4649      	mov	r1, r9
200061c0:	e9cd 8906 	strd	r8, r9, [sp, #24]
200061c4:	f002 ff84 	bl	200090d0 <__aeabi_dcmpeq>
200061c8:	2800      	cmp	r0, #0
200061ca:	d029      	beq.n	20006220 <_dtoa_r+0xc0>
200061cc:	982c      	ldr	r0, [sp, #176]	; 0xb0
200061ce:	2301      	movs	r3, #1
200061d0:	992e      	ldr	r1, [sp, #184]	; 0xb8
200061d2:	6003      	str	r3, [r0, #0]
200061d4:	2900      	cmp	r1, #0
200061d6:	f000 80d0 	beq.w	2000637a <_dtoa_r+0x21a>
200061da:	4b79      	ldr	r3, [pc, #484]	; (200063c0 <_dtoa_r+0x260>)
200061dc:	1e58      	subs	r0, r3, #1
200061de:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
200061e0:	6013      	str	r3, [r2, #0]
200061e2:	b021      	add	sp, #132	; 0x84
200061e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
200061e8:	982c      	ldr	r0, [sp, #176]	; 0xb0
200061ea:	f242 730f 	movw	r3, #9999	; 0x270f
200061ee:	6003      	str	r3, [r0, #0]
200061f0:	f1b8 0f00 	cmp.w	r8, #0
200061f4:	f000 8095 	beq.w	20006322 <_dtoa_r+0x1c2>
200061f8:	f649 3080 	movw	r0, #39808	; 0x9b80
200061fc:	f2c2 0000 	movt	r0, #8192	; 0x2000
20006200:	992e      	ldr	r1, [sp, #184]	; 0xb8
20006202:	2900      	cmp	r1, #0
20006204:	d0ed      	beq.n	200061e2 <_dtoa_r+0x82>
20006206:	78c2      	ldrb	r2, [r0, #3]
20006208:	1cc3      	adds	r3, r0, #3
2000620a:	2a00      	cmp	r2, #0
2000620c:	d0e7      	beq.n	200061de <_dtoa_r+0x7e>
2000620e:	f100 0308 	add.w	r3, r0, #8
20006212:	e7e4      	b.n	200061de <_dtoa_r+0x7e>
20006214:	f026 4600 	bic.w	r6, r6, #2147483648	; 0x80000000
20006218:	2301      	movs	r3, #1
2000621a:	46b1      	mov	r9, r6
2000621c:	602b      	str	r3, [r5, #0]
2000621e:	e7c2      	b.n	200061a6 <_dtoa_r+0x46>
20006220:	4620      	mov	r0, r4
20006222:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
20006226:	a91e      	add	r1, sp, #120	; 0x78
20006228:	9100      	str	r1, [sp, #0]
2000622a:	a91f      	add	r1, sp, #124	; 0x7c
2000622c:	9101      	str	r1, [sp, #4]
2000622e:	f001 febd 	bl	20007fac <__d2b>
20006232:	f3c6 550a 	ubfx	r5, r6, #20, #11
20006236:	4683      	mov	fp, r0
20006238:	2d00      	cmp	r5, #0
2000623a:	d07e      	beq.n	2000633a <_dtoa_r+0x1da>
2000623c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20006240:	f5a5 757e 	sub.w	r5, r5, #1016	; 0x3f8
20006244:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
20006246:	3d07      	subs	r5, #7
20006248:	f021 437f 	bic.w	r3, r1, #4278190080	; 0xff000000
2000624c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
20006250:	f043 517e 	orr.w	r1, r3, #1065353216	; 0x3f800000
20006254:	2300      	movs	r3, #0
20006256:	f441 01e0 	orr.w	r1, r1, #7340032	; 0x700000
2000625a:	9319      	str	r3, [sp, #100]	; 0x64
2000625c:	f240 0300 	movw	r3, #0
20006260:	2200      	movs	r2, #0
20006262:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
20006266:	f7fd f8e7 	bl	20003438 <__aeabi_dsub>
2000626a:	a34f      	add	r3, pc, #316	; (adr r3, 200063a8 <_dtoa_r+0x248>)
2000626c:	e9d3 2300 	ldrd	r2, r3, [r3]
20006270:	f7fd fa96 	bl	200037a0 <__aeabi_dmul>
20006274:	a34e      	add	r3, pc, #312	; (adr r3, 200063b0 <_dtoa_r+0x250>)
20006276:	e9d3 2300 	ldrd	r2, r3, [r3]
2000627a:	f7fd f8df 	bl	2000343c <__adddf3>
2000627e:	e9cd 0108 	strd	r0, r1, [sp, #32]
20006282:	4628      	mov	r0, r5
20006284:	f7fd fa26 	bl	200036d4 <__aeabi_i2d>
20006288:	a34b      	add	r3, pc, #300	; (adr r3, 200063b8 <_dtoa_r+0x258>)
2000628a:	e9d3 2300 	ldrd	r2, r3, [r3]
2000628e:	f7fd fa87 	bl	200037a0 <__aeabi_dmul>
20006292:	4602      	mov	r2, r0
20006294:	460b      	mov	r3, r1
20006296:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
2000629a:	f7fd f8cf 	bl	2000343c <__adddf3>
2000629e:	e9cd 0108 	strd	r0, r1, [sp, #32]
200062a2:	f002 ff47 	bl	20009134 <__aeabi_d2iz>
200062a6:	2200      	movs	r2, #0
200062a8:	2300      	movs	r3, #0
200062aa:	4606      	mov	r6, r0
200062ac:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
200062b0:	f002 ff18 	bl	200090e4 <__aeabi_dcmplt>
200062b4:	b140      	cbz	r0, 200062c8 <_dtoa_r+0x168>
200062b6:	4630      	mov	r0, r6
200062b8:	f7fd fa0c 	bl	200036d4 <__aeabi_i2d>
200062bc:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
200062c0:	f002 ff06 	bl	200090d0 <__aeabi_dcmpeq>
200062c4:	b900      	cbnz	r0, 200062c8 <_dtoa_r+0x168>
200062c6:	3e01      	subs	r6, #1
200062c8:	2e16      	cmp	r6, #22
200062ca:	d95b      	bls.n	20006384 <_dtoa_r+0x224>
200062cc:	2301      	movs	r3, #1
200062ce:	9318      	str	r3, [sp, #96]	; 0x60
200062d0:	3f01      	subs	r7, #1
200062d2:	ebb7 0a05 	subs.w	sl, r7, r5
200062d6:	bf42      	ittt	mi
200062d8:	f1ca 0a00 	rsbmi	sl, sl, #0
200062dc:	f8cd a03c 	strmi.w	sl, [sp, #60]	; 0x3c
200062e0:	f04f 0a00 	movmi.w	sl, #0
200062e4:	d401      	bmi.n	200062ea <_dtoa_r+0x18a>
200062e6:	2200      	movs	r2, #0
200062e8:	920f      	str	r2, [sp, #60]	; 0x3c
200062ea:	2e00      	cmp	r6, #0
200062ec:	f2c0 8371 	blt.w	200069d2 <_dtoa_r+0x872>
200062f0:	44b2      	add	sl, r6
200062f2:	2300      	movs	r3, #0
200062f4:	9617      	str	r6, [sp, #92]	; 0x5c
200062f6:	9315      	str	r3, [sp, #84]	; 0x54
200062f8:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
200062fa:	2b09      	cmp	r3, #9
200062fc:	d862      	bhi.n	200063c4 <_dtoa_r+0x264>
200062fe:	2b05      	cmp	r3, #5
20006300:	f340 8677 	ble.w	20006ff2 <_dtoa_r+0xe92>
20006304:	982a      	ldr	r0, [sp, #168]	; 0xa8
20006306:	2700      	movs	r7, #0
20006308:	3804      	subs	r0, #4
2000630a:	902a      	str	r0, [sp, #168]	; 0xa8
2000630c:	992a      	ldr	r1, [sp, #168]	; 0xa8
2000630e:	1e8b      	subs	r3, r1, #2
20006310:	2b03      	cmp	r3, #3
20006312:	f200 83dd 	bhi.w	20006ad0 <_dtoa_r+0x970>
20006316:	e8df f013 	tbh	[pc, r3, lsl #1]
2000631a:	03a5      	.short	0x03a5
2000631c:	03d503d8 	.word	0x03d503d8
20006320:	03c4      	.short	0x03c4
20006322:	f026 467f 	bic.w	r6, r6, #4278190080	; 0xff000000
20006326:	f426 0670 	bic.w	r6, r6, #15728640	; 0xf00000
2000632a:	2e00      	cmp	r6, #0
2000632c:	f47f af64 	bne.w	200061f8 <_dtoa_r+0x98>
20006330:	f649 3074 	movw	r0, #39796	; 0x9b74
20006334:	f2c2 0000 	movt	r0, #8192	; 0x2000
20006338:	e762      	b.n	20006200 <_dtoa_r+0xa0>
2000633a:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
2000633c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
2000633e:	18fb      	adds	r3, r7, r3
20006340:	f503 6386 	add.w	r3, r3, #1072	; 0x430
20006344:	1c9d      	adds	r5, r3, #2
20006346:	2d20      	cmp	r5, #32
20006348:	bfdc      	itt	le
2000634a:	f1c5 0020 	rsble	r0, r5, #32
2000634e:	fa08 f000 	lslle.w	r0, r8, r0
20006352:	dd08      	ble.n	20006366 <_dtoa_r+0x206>
20006354:	3b1e      	subs	r3, #30
20006356:	f1c5 0240 	rsb	r2, r5, #64	; 0x40
2000635a:	fa16 f202 	lsls.w	r2, r6, r2
2000635e:	fa28 f303 	lsr.w	r3, r8, r3
20006362:	ea42 0003 	orr.w	r0, r2, r3
20006366:	f7fd f9a5 	bl	200036b4 <__aeabi_ui2d>
2000636a:	f5a5 6586 	sub.w	r5, r5, #1072	; 0x430
2000636e:	2201      	movs	r2, #1
20006370:	3d03      	subs	r5, #3
20006372:	9219      	str	r2, [sp, #100]	; 0x64
20006374:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
20006378:	e770      	b.n	2000625c <_dtoa_r+0xfc>
2000637a:	f649 3070 	movw	r0, #39792	; 0x9b70
2000637e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20006382:	e72e      	b.n	200061e2 <_dtoa_r+0x82>
20006384:	f649 4328 	movw	r3, #39976	; 0x9c28
20006388:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
2000638c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006390:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
20006394:	e9d3 2300 	ldrd	r2, r3, [r3]
20006398:	f002 fea4 	bl	200090e4 <__aeabi_dcmplt>
2000639c:	2800      	cmp	r0, #0
2000639e:	f040 8320 	bne.w	200069e2 <_dtoa_r+0x882>
200063a2:	9018      	str	r0, [sp, #96]	; 0x60
200063a4:	e794      	b.n	200062d0 <_dtoa_r+0x170>
200063a6:	bf00      	nop
200063a8:	636f4361 	.word	0x636f4361
200063ac:	3fd287a7 	.word	0x3fd287a7
200063b0:	8b60c8b3 	.word	0x8b60c8b3
200063b4:	3fc68a28 	.word	0x3fc68a28
200063b8:	509f79fb 	.word	0x509f79fb
200063bc:	3fd34413 	.word	0x3fd34413
200063c0:	20009b71 	.word	0x20009b71
200063c4:	2300      	movs	r3, #0
200063c6:	f04f 30ff 	mov.w	r0, #4294967295
200063ca:	461f      	mov	r7, r3
200063cc:	2101      	movs	r1, #1
200063ce:	932a      	str	r3, [sp, #168]	; 0xa8
200063d0:	9011      	str	r0, [sp, #68]	; 0x44
200063d2:	9116      	str	r1, [sp, #88]	; 0x58
200063d4:	9008      	str	r0, [sp, #32]
200063d6:	932b      	str	r3, [sp, #172]	; 0xac
200063d8:	6a65      	ldr	r5, [r4, #36]	; 0x24
200063da:	2300      	movs	r3, #0
200063dc:	606b      	str	r3, [r5, #4]
200063de:	4620      	mov	r0, r4
200063e0:	6869      	ldr	r1, [r5, #4]
200063e2:	f001 fdad 	bl	20007f40 <_Balloc>
200063e6:	6a63      	ldr	r3, [r4, #36]	; 0x24
200063e8:	6028      	str	r0, [r5, #0]
200063ea:	681b      	ldr	r3, [r3, #0]
200063ec:	9310      	str	r3, [sp, #64]	; 0x40
200063ee:	2f00      	cmp	r7, #0
200063f0:	f000 815b 	beq.w	200066aa <_dtoa_r+0x54a>
200063f4:	2e00      	cmp	r6, #0
200063f6:	f340 842a 	ble.w	20006c4e <_dtoa_r+0xaee>
200063fa:	f649 4328 	movw	r3, #39976	; 0x9c28
200063fe:	f006 020f 	and.w	r2, r6, #15
20006402:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006406:	1135      	asrs	r5, r6, #4
20006408:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
2000640c:	f015 0f10 	tst.w	r5, #16
20006410:	e9d3 0100 	ldrd	r0, r1, [r3]
20006414:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20006418:	f000 82e7 	beq.w	200069ea <_dtoa_r+0x88a>
2000641c:	f649 5300 	movw	r3, #40192	; 0x9d00
20006420:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20006424:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006428:	f005 050f 	and.w	r5, r5, #15
2000642c:	f04f 0803 	mov.w	r8, #3
20006430:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
20006434:	f7fd fade 	bl	200039f4 <__aeabi_ddiv>
20006438:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
2000643c:	b1bd      	cbz	r5, 2000646e <_dtoa_r+0x30e>
2000643e:	f649 5700 	movw	r7, #40192	; 0x9d00
20006442:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20006446:	f2c2 0700 	movt	r7, #8192	; 0x2000
2000644a:	f015 0f01 	tst.w	r5, #1
2000644e:	4610      	mov	r0, r2
20006450:	4619      	mov	r1, r3
20006452:	d007      	beq.n	20006464 <_dtoa_r+0x304>
20006454:	e9d7 2300 	ldrd	r2, r3, [r7]
20006458:	f108 0801 	add.w	r8, r8, #1
2000645c:	f7fd f9a0 	bl	200037a0 <__aeabi_dmul>
20006460:	4602      	mov	r2, r0
20006462:	460b      	mov	r3, r1
20006464:	3708      	adds	r7, #8
20006466:	106d      	asrs	r5, r5, #1
20006468:	d1ef      	bne.n	2000644a <_dtoa_r+0x2ea>
2000646a:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
2000646e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20006472:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
20006476:	f7fd fabd 	bl	200039f4 <__aeabi_ddiv>
2000647a:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
2000647e:	9918      	ldr	r1, [sp, #96]	; 0x60
20006480:	2900      	cmp	r1, #0
20006482:	f000 80de 	beq.w	20006642 <_dtoa_r+0x4e2>
20006486:	f240 0300 	movw	r3, #0
2000648a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
2000648e:	2200      	movs	r2, #0
20006490:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
20006494:	f04f 0500 	mov.w	r5, #0
20006498:	f002 fe24 	bl	200090e4 <__aeabi_dcmplt>
2000649c:	b108      	cbz	r0, 200064a2 <_dtoa_r+0x342>
2000649e:	f04f 0501 	mov.w	r5, #1
200064a2:	9a08      	ldr	r2, [sp, #32]
200064a4:	2a00      	cmp	r2, #0
200064a6:	bfd4      	ite	le
200064a8:	2500      	movle	r5, #0
200064aa:	f005 0501 	andgt.w	r5, r5, #1
200064ae:	2d00      	cmp	r5, #0
200064b0:	f000 80c7 	beq.w	20006642 <_dtoa_r+0x4e2>
200064b4:	9b11      	ldr	r3, [sp, #68]	; 0x44
200064b6:	2b00      	cmp	r3, #0
200064b8:	f340 80f5 	ble.w	200066a6 <_dtoa_r+0x546>
200064bc:	f240 0300 	movw	r3, #0
200064c0:	2200      	movs	r2, #0
200064c2:	f2c4 0324 	movt	r3, #16420	; 0x4024
200064c6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
200064ca:	f7fd f969 	bl	200037a0 <__aeabi_dmul>
200064ce:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
200064d2:	f108 0001 	add.w	r0, r8, #1
200064d6:	1e71      	subs	r1, r6, #1
200064d8:	9112      	str	r1, [sp, #72]	; 0x48
200064da:	f7fd f8fb 	bl	200036d4 <__aeabi_i2d>
200064de:	4602      	mov	r2, r0
200064e0:	460b      	mov	r3, r1
200064e2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
200064e6:	f7fd f95b 	bl	200037a0 <__aeabi_dmul>
200064ea:	f240 0300 	movw	r3, #0
200064ee:	2200      	movs	r2, #0
200064f0:	f2c4 031c 	movt	r3, #16412	; 0x401c
200064f4:	f7fc ffa2 	bl	2000343c <__adddf3>
200064f8:	f8dd c044 	ldr.w	ip, [sp, #68]	; 0x44
200064fc:	4680      	mov	r8, r0
200064fe:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
20006502:	9b16      	ldr	r3, [sp, #88]	; 0x58
20006504:	2b00      	cmp	r3, #0
20006506:	f000 83ad 	beq.w	20006c64 <_dtoa_r+0xb04>
2000650a:	f649 4328 	movw	r3, #39976	; 0x9c28
2000650e:	f240 0100 	movw	r1, #0
20006512:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006516:	2000      	movs	r0, #0
20006518:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
2000651c:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
20006520:	f8cd c00c 	str.w	ip, [sp, #12]
20006524:	e953 2302 	ldrd	r2, r3, [r3, #-8]
20006528:	f7fd fa64 	bl	200039f4 <__aeabi_ddiv>
2000652c:	4642      	mov	r2, r8
2000652e:	464b      	mov	r3, r9
20006530:	9d10      	ldr	r5, [sp, #64]	; 0x40
20006532:	f7fc ff81 	bl	20003438 <__aeabi_dsub>
20006536:	4680      	mov	r8, r0
20006538:	4689      	mov	r9, r1
2000653a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
2000653e:	f002 fdf9 	bl	20009134 <__aeabi_d2iz>
20006542:	4607      	mov	r7, r0
20006544:	f7fd f8c6 	bl	200036d4 <__aeabi_i2d>
20006548:	4602      	mov	r2, r0
2000654a:	460b      	mov	r3, r1
2000654c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20006550:	f7fc ff72 	bl	20003438 <__aeabi_dsub>
20006554:	f107 0330 	add.w	r3, r7, #48	; 0x30
20006558:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
2000655c:	4640      	mov	r0, r8
2000655e:	f805 3b01 	strb.w	r3, [r5], #1
20006562:	4649      	mov	r1, r9
20006564:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20006568:	f002 fdda 	bl	20009120 <__aeabi_dcmpgt>
2000656c:	2800      	cmp	r0, #0
2000656e:	f040 8213 	bne.w	20006998 <_dtoa_r+0x838>
20006572:	f240 0100 	movw	r1, #0
20006576:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
2000657a:	2000      	movs	r0, #0
2000657c:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
20006580:	f7fc ff5a 	bl	20003438 <__aeabi_dsub>
20006584:	4602      	mov	r2, r0
20006586:	460b      	mov	r3, r1
20006588:	4640      	mov	r0, r8
2000658a:	4649      	mov	r1, r9
2000658c:	f002 fdc8 	bl	20009120 <__aeabi_dcmpgt>
20006590:	f8dd c00c 	ldr.w	ip, [sp, #12]
20006594:	2800      	cmp	r0, #0
20006596:	f040 83e7 	bne.w	20006d68 <_dtoa_r+0xc08>
2000659a:	f1bc 0f01 	cmp.w	ip, #1
2000659e:	f340 8082 	ble.w	200066a6 <_dtoa_r+0x546>
200065a2:	f8cd b068 	str.w	fp, [sp, #104]	; 0x68
200065a6:	2701      	movs	r7, #1
200065a8:	f8cd a070 	str.w	sl, [sp, #112]	; 0x70
200065ac:	961d      	str	r6, [sp, #116]	; 0x74
200065ae:	4666      	mov	r6, ip
200065b0:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
200065b4:	940c      	str	r4, [sp, #48]	; 0x30
200065b6:	e010      	b.n	200065da <_dtoa_r+0x47a>
200065b8:	f240 0100 	movw	r1, #0
200065bc:	2000      	movs	r0, #0
200065be:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
200065c2:	f7fc ff39 	bl	20003438 <__aeabi_dsub>
200065c6:	4642      	mov	r2, r8
200065c8:	464b      	mov	r3, r9
200065ca:	f002 fd8b 	bl	200090e4 <__aeabi_dcmplt>
200065ce:	2800      	cmp	r0, #0
200065d0:	f040 83c7 	bne.w	20006d62 <_dtoa_r+0xc02>
200065d4:	42b7      	cmp	r7, r6
200065d6:	f280 848b 	bge.w	20006ef0 <_dtoa_r+0xd90>
200065da:	f240 0300 	movw	r3, #0
200065de:	4640      	mov	r0, r8
200065e0:	4649      	mov	r1, r9
200065e2:	2200      	movs	r2, #0
200065e4:	f2c4 0324 	movt	r3, #16420	; 0x4024
200065e8:	3501      	adds	r5, #1
200065ea:	f7fd f8d9 	bl	200037a0 <__aeabi_dmul>
200065ee:	f240 0300 	movw	r3, #0
200065f2:	2200      	movs	r2, #0
200065f4:	f2c4 0324 	movt	r3, #16420	; 0x4024
200065f8:	4680      	mov	r8, r0
200065fa:	4689      	mov	r9, r1
200065fc:	4650      	mov	r0, sl
200065fe:	4659      	mov	r1, fp
20006600:	f7fd f8ce 	bl	200037a0 <__aeabi_dmul>
20006604:	468b      	mov	fp, r1
20006606:	4682      	mov	sl, r0
20006608:	f002 fd94 	bl	20009134 <__aeabi_d2iz>
2000660c:	4604      	mov	r4, r0
2000660e:	f7fd f861 	bl	200036d4 <__aeabi_i2d>
20006612:	3430      	adds	r4, #48	; 0x30
20006614:	4602      	mov	r2, r0
20006616:	460b      	mov	r3, r1
20006618:	4650      	mov	r0, sl
2000661a:	4659      	mov	r1, fp
2000661c:	f7fc ff0c 	bl	20003438 <__aeabi_dsub>
20006620:	9a10      	ldr	r2, [sp, #64]	; 0x40
20006622:	464b      	mov	r3, r9
20006624:	55d4      	strb	r4, [r2, r7]
20006626:	4642      	mov	r2, r8
20006628:	3701      	adds	r7, #1
2000662a:	4682      	mov	sl, r0
2000662c:	468b      	mov	fp, r1
2000662e:	f002 fd59 	bl	200090e4 <__aeabi_dcmplt>
20006632:	4652      	mov	r2, sl
20006634:	465b      	mov	r3, fp
20006636:	2800      	cmp	r0, #0
20006638:	d0be      	beq.n	200065b8 <_dtoa_r+0x458>
2000663a:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
2000663e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
20006640:	e1aa      	b.n	20006998 <_dtoa_r+0x838>
20006642:	4640      	mov	r0, r8
20006644:	f7fd f846 	bl	200036d4 <__aeabi_i2d>
20006648:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
2000664c:	f7fd f8a8 	bl	200037a0 <__aeabi_dmul>
20006650:	f240 0300 	movw	r3, #0
20006654:	2200      	movs	r2, #0
20006656:	f2c4 031c 	movt	r3, #16412	; 0x401c
2000665a:	f7fc feef 	bl	2000343c <__adddf3>
2000665e:	9a08      	ldr	r2, [sp, #32]
20006660:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
20006664:	4680      	mov	r8, r0
20006666:	46a9      	mov	r9, r5
20006668:	2a00      	cmp	r2, #0
2000666a:	f040 82ec 	bne.w	20006c46 <_dtoa_r+0xae6>
2000666e:	f240 0300 	movw	r3, #0
20006672:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20006676:	2200      	movs	r2, #0
20006678:	f2c4 0314 	movt	r3, #16404	; 0x4014
2000667c:	f7fc fedc 	bl	20003438 <__aeabi_dsub>
20006680:	4642      	mov	r2, r8
20006682:	462b      	mov	r3, r5
20006684:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20006688:	f002 fd4a 	bl	20009120 <__aeabi_dcmpgt>
2000668c:	2800      	cmp	r0, #0
2000668e:	f040 824a 	bne.w	20006b26 <_dtoa_r+0x9c6>
20006692:	4642      	mov	r2, r8
20006694:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20006698:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
2000669c:	f002 fd22 	bl	200090e4 <__aeabi_dcmplt>
200066a0:	2800      	cmp	r0, #0
200066a2:	f040 81d5 	bne.w	20006a50 <_dtoa_r+0x8f0>
200066a6:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
200066aa:	9b1e      	ldr	r3, [sp, #120]	; 0x78
200066ac:	ea6f 0703 	mvn.w	r7, r3
200066b0:	ea4f 77d7 	mov.w	r7, r7, lsr #31
200066b4:	2e0e      	cmp	r6, #14
200066b6:	bfcc      	ite	gt
200066b8:	2700      	movgt	r7, #0
200066ba:	f007 0701 	andle.w	r7, r7, #1
200066be:	2f00      	cmp	r7, #0
200066c0:	f000 80b7 	beq.w	20006832 <_dtoa_r+0x6d2>
200066c4:	982b      	ldr	r0, [sp, #172]	; 0xac
200066c6:	f649 4328 	movw	r3, #39976	; 0x9c28
200066ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
200066ce:	9908      	ldr	r1, [sp, #32]
200066d0:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
200066d4:	0fc2      	lsrs	r2, r0, #31
200066d6:	2900      	cmp	r1, #0
200066d8:	bfcc      	ite	gt
200066da:	2200      	movgt	r2, #0
200066dc:	f002 0201 	andle.w	r2, r2, #1
200066e0:	e9d3 0100 	ldrd	r0, r1, [r3]
200066e4:	e9cd 0104 	strd	r0, r1, [sp, #16]
200066e8:	2a00      	cmp	r2, #0
200066ea:	f040 81a0 	bne.w	20006a2e <_dtoa_r+0x8ce>
200066ee:	4602      	mov	r2, r0
200066f0:	460b      	mov	r3, r1
200066f2:	4640      	mov	r0, r8
200066f4:	4649      	mov	r1, r9
200066f6:	f7fd f97d 	bl	200039f4 <__aeabi_ddiv>
200066fa:	9d10      	ldr	r5, [sp, #64]	; 0x40
200066fc:	f002 fd1a 	bl	20009134 <__aeabi_d2iz>
20006700:	4682      	mov	sl, r0
20006702:	f7fc ffe7 	bl	200036d4 <__aeabi_i2d>
20006706:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
2000670a:	f7fd f849 	bl	200037a0 <__aeabi_dmul>
2000670e:	4602      	mov	r2, r0
20006710:	460b      	mov	r3, r1
20006712:	4640      	mov	r0, r8
20006714:	4649      	mov	r1, r9
20006716:	f7fc fe8f 	bl	20003438 <__aeabi_dsub>
2000671a:	f10a 0330 	add.w	r3, sl, #48	; 0x30
2000671e:	f805 3b01 	strb.w	r3, [r5], #1
20006722:	9a08      	ldr	r2, [sp, #32]
20006724:	2a01      	cmp	r2, #1
20006726:	4680      	mov	r8, r0
20006728:	4689      	mov	r9, r1
2000672a:	d052      	beq.n	200067d2 <_dtoa_r+0x672>
2000672c:	f240 0300 	movw	r3, #0
20006730:	2200      	movs	r2, #0
20006732:	f2c4 0324 	movt	r3, #16420	; 0x4024
20006736:	f7fd f833 	bl	200037a0 <__aeabi_dmul>
2000673a:	2200      	movs	r2, #0
2000673c:	2300      	movs	r3, #0
2000673e:	e9cd 0106 	strd	r0, r1, [sp, #24]
20006742:	f002 fcc5 	bl	200090d0 <__aeabi_dcmpeq>
20006746:	2800      	cmp	r0, #0
20006748:	f040 81eb 	bne.w	20006b22 <_dtoa_r+0x9c2>
2000674c:	9810      	ldr	r0, [sp, #64]	; 0x40
2000674e:	f04f 0801 	mov.w	r8, #1
20006752:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
20006756:	46a3      	mov	fp, r4
20006758:	1c87      	adds	r7, r0, #2
2000675a:	960f      	str	r6, [sp, #60]	; 0x3c
2000675c:	f8dd 9020 	ldr.w	r9, [sp, #32]
20006760:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
20006764:	e00a      	b.n	2000677c <_dtoa_r+0x61c>
20006766:	f7fd f81b 	bl	200037a0 <__aeabi_dmul>
2000676a:	2200      	movs	r2, #0
2000676c:	2300      	movs	r3, #0
2000676e:	4604      	mov	r4, r0
20006770:	460d      	mov	r5, r1
20006772:	f002 fcad 	bl	200090d0 <__aeabi_dcmpeq>
20006776:	2800      	cmp	r0, #0
20006778:	f040 81ce 	bne.w	20006b18 <_dtoa_r+0x9b8>
2000677c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
20006780:	4620      	mov	r0, r4
20006782:	4629      	mov	r1, r5
20006784:	f108 0801 	add.w	r8, r8, #1
20006788:	f7fd f934 	bl	200039f4 <__aeabi_ddiv>
2000678c:	463e      	mov	r6, r7
2000678e:	f002 fcd1 	bl	20009134 <__aeabi_d2iz>
20006792:	4682      	mov	sl, r0
20006794:	f7fc ff9e 	bl	200036d4 <__aeabi_i2d>
20006798:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
2000679c:	f7fd f800 	bl	200037a0 <__aeabi_dmul>
200067a0:	4602      	mov	r2, r0
200067a2:	460b      	mov	r3, r1
200067a4:	4620      	mov	r0, r4
200067a6:	4629      	mov	r1, r5
200067a8:	f7fc fe46 	bl	20003438 <__aeabi_dsub>
200067ac:	2200      	movs	r2, #0
200067ae:	f10a 0c30 	add.w	ip, sl, #48	; 0x30
200067b2:	f807 cc01 	strb.w	ip, [r7, #-1]
200067b6:	3701      	adds	r7, #1
200067b8:	45c1      	cmp	r9, r8
200067ba:	f240 0300 	movw	r3, #0
200067be:	f2c4 0324 	movt	r3, #16420	; 0x4024
200067c2:	d1d0      	bne.n	20006766 <_dtoa_r+0x606>
200067c4:	4635      	mov	r5, r6
200067c6:	465c      	mov	r4, fp
200067c8:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
200067ca:	4680      	mov	r8, r0
200067cc:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
200067d0:	4689      	mov	r9, r1
200067d2:	4642      	mov	r2, r8
200067d4:	464b      	mov	r3, r9
200067d6:	4640      	mov	r0, r8
200067d8:	4649      	mov	r1, r9
200067da:	f7fc fe2f 	bl	2000343c <__adddf3>
200067de:	4680      	mov	r8, r0
200067e0:	4689      	mov	r9, r1
200067e2:	4642      	mov	r2, r8
200067e4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
200067e8:	464b      	mov	r3, r9
200067ea:	f002 fc7b 	bl	200090e4 <__aeabi_dcmplt>
200067ee:	b960      	cbnz	r0, 2000680a <_dtoa_r+0x6aa>
200067f0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
200067f4:	4642      	mov	r2, r8
200067f6:	464b      	mov	r3, r9
200067f8:	f002 fc6a 	bl	200090d0 <__aeabi_dcmpeq>
200067fc:	2800      	cmp	r0, #0
200067fe:	f000 8190 	beq.w	20006b22 <_dtoa_r+0x9c2>
20006802:	f01a 0f01 	tst.w	sl, #1
20006806:	f000 818c 	beq.w	20006b22 <_dtoa_r+0x9c2>
2000680a:	9910      	ldr	r1, [sp, #64]	; 0x40
2000680c:	e000      	b.n	20006810 <_dtoa_r+0x6b0>
2000680e:	461d      	mov	r5, r3
20006810:	f815 2c01 	ldrb.w	r2, [r5, #-1]
20006814:	1e6b      	subs	r3, r5, #1
20006816:	2a39      	cmp	r2, #57	; 0x39
20006818:	f040 8367 	bne.w	20006eea <_dtoa_r+0xd8a>
2000681c:	428b      	cmp	r3, r1
2000681e:	d1f6      	bne.n	2000680e <_dtoa_r+0x6ae>
20006820:	9910      	ldr	r1, [sp, #64]	; 0x40
20006822:	2330      	movs	r3, #48	; 0x30
20006824:	3601      	adds	r6, #1
20006826:	2231      	movs	r2, #49	; 0x31
20006828:	700b      	strb	r3, [r1, #0]
2000682a:	9b10      	ldr	r3, [sp, #64]	; 0x40
2000682c:	701a      	strb	r2, [r3, #0]
2000682e:	9612      	str	r6, [sp, #72]	; 0x48
20006830:	e0b2      	b.n	20006998 <_dtoa_r+0x838>
20006832:	9a16      	ldr	r2, [sp, #88]	; 0x58
20006834:	2a00      	cmp	r2, #0
20006836:	f040 80df 	bne.w	200069f8 <_dtoa_r+0x898>
2000683a:	9f15      	ldr	r7, [sp, #84]	; 0x54
2000683c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
2000683e:	920c      	str	r2, [sp, #48]	; 0x30
20006840:	2d00      	cmp	r5, #0
20006842:	bfd4      	ite	le
20006844:	2300      	movle	r3, #0
20006846:	2301      	movgt	r3, #1
20006848:	f1ba 0f00 	cmp.w	sl, #0
2000684c:	bfd4      	ite	le
2000684e:	2300      	movle	r3, #0
20006850:	f003 0301 	andgt.w	r3, r3, #1
20006854:	b14b      	cbz	r3, 2000686a <_dtoa_r+0x70a>
20006856:	45aa      	cmp	sl, r5
20006858:	bfb4      	ite	lt
2000685a:	4653      	movlt	r3, sl
2000685c:	462b      	movge	r3, r5
2000685e:	980f      	ldr	r0, [sp, #60]	; 0x3c
20006860:	ebc3 0a0a 	rsb	sl, r3, sl
20006864:	1aed      	subs	r5, r5, r3
20006866:	1ac0      	subs	r0, r0, r3
20006868:	900f      	str	r0, [sp, #60]	; 0x3c
2000686a:	9915      	ldr	r1, [sp, #84]	; 0x54
2000686c:	2900      	cmp	r1, #0
2000686e:	dd1c      	ble.n	200068aa <_dtoa_r+0x74a>
20006870:	9a16      	ldr	r2, [sp, #88]	; 0x58
20006872:	2a00      	cmp	r2, #0
20006874:	f000 82e9 	beq.w	20006e4a <_dtoa_r+0xcea>
20006878:	2f00      	cmp	r7, #0
2000687a:	dd12      	ble.n	200068a2 <_dtoa_r+0x742>
2000687c:	990c      	ldr	r1, [sp, #48]	; 0x30
2000687e:	463a      	mov	r2, r7
20006880:	4620      	mov	r0, r4
20006882:	f001 fdbd 	bl	20008400 <__pow5mult>
20006886:	465a      	mov	r2, fp
20006888:	900c      	str	r0, [sp, #48]	; 0x30
2000688a:	4620      	mov	r0, r4
2000688c:	990c      	ldr	r1, [sp, #48]	; 0x30
2000688e:	f001 fccf 	bl	20008230 <__multiply>
20006892:	4659      	mov	r1, fp
20006894:	4603      	mov	r3, r0
20006896:	4620      	mov	r0, r4
20006898:	9303      	str	r3, [sp, #12]
2000689a:	f001 fb35 	bl	20007f08 <_Bfree>
2000689e:	9b03      	ldr	r3, [sp, #12]
200068a0:	469b      	mov	fp, r3
200068a2:	9b15      	ldr	r3, [sp, #84]	; 0x54
200068a4:	1bda      	subs	r2, r3, r7
200068a6:	f040 8311 	bne.w	20006ecc <_dtoa_r+0xd6c>
200068aa:	2101      	movs	r1, #1
200068ac:	4620      	mov	r0, r4
200068ae:	f001 fd59 	bl	20008364 <__i2b>
200068b2:	9006      	str	r0, [sp, #24]
200068b4:	9817      	ldr	r0, [sp, #92]	; 0x5c
200068b6:	2800      	cmp	r0, #0
200068b8:	dd05      	ble.n	200068c6 <_dtoa_r+0x766>
200068ba:	9906      	ldr	r1, [sp, #24]
200068bc:	4620      	mov	r0, r4
200068be:	9a17      	ldr	r2, [sp, #92]	; 0x5c
200068c0:	f001 fd9e 	bl	20008400 <__pow5mult>
200068c4:	9006      	str	r0, [sp, #24]
200068c6:	992a      	ldr	r1, [sp, #168]	; 0xa8
200068c8:	2901      	cmp	r1, #1
200068ca:	f340 810a 	ble.w	20006ae2 <_dtoa_r+0x982>
200068ce:	2700      	movs	r7, #0
200068d0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
200068d2:	2b00      	cmp	r3, #0
200068d4:	f040 8261 	bne.w	20006d9a <_dtoa_r+0xc3a>
200068d8:	2301      	movs	r3, #1
200068da:	4453      	add	r3, sl
200068dc:	f013 031f 	ands.w	r3, r3, #31
200068e0:	f040 812a 	bne.w	20006b38 <_dtoa_r+0x9d8>
200068e4:	231c      	movs	r3, #28
200068e6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
200068e8:	449a      	add	sl, r3
200068ea:	18ed      	adds	r5, r5, r3
200068ec:	18d2      	adds	r2, r2, r3
200068ee:	920f      	str	r2, [sp, #60]	; 0x3c
200068f0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
200068f2:	2b00      	cmp	r3, #0
200068f4:	dd05      	ble.n	20006902 <_dtoa_r+0x7a2>
200068f6:	4659      	mov	r1, fp
200068f8:	461a      	mov	r2, r3
200068fa:	4620      	mov	r0, r4
200068fc:	f001 fc3a 	bl	20008174 <__lshift>
20006900:	4683      	mov	fp, r0
20006902:	f1ba 0f00 	cmp.w	sl, #0
20006906:	dd05      	ble.n	20006914 <_dtoa_r+0x7b4>
20006908:	9906      	ldr	r1, [sp, #24]
2000690a:	4652      	mov	r2, sl
2000690c:	4620      	mov	r0, r4
2000690e:	f001 fc31 	bl	20008174 <__lshift>
20006912:	9006      	str	r0, [sp, #24]
20006914:	9818      	ldr	r0, [sp, #96]	; 0x60
20006916:	2800      	cmp	r0, #0
20006918:	f040 8229 	bne.w	20006d6e <_dtoa_r+0xc0e>
2000691c:	982a      	ldr	r0, [sp, #168]	; 0xa8
2000691e:	9908      	ldr	r1, [sp, #32]
20006920:	2802      	cmp	r0, #2
20006922:	bfd4      	ite	le
20006924:	2300      	movle	r3, #0
20006926:	2301      	movgt	r3, #1
20006928:	2900      	cmp	r1, #0
2000692a:	bfcc      	ite	gt
2000692c:	2300      	movgt	r3, #0
2000692e:	f003 0301 	andle.w	r3, r3, #1
20006932:	2b00      	cmp	r3, #0
20006934:	f000 810c 	beq.w	20006b50 <_dtoa_r+0x9f0>
20006938:	2900      	cmp	r1, #0
2000693a:	f040 808c 	bne.w	20006a56 <_dtoa_r+0x8f6>
2000693e:	2205      	movs	r2, #5
20006940:	9906      	ldr	r1, [sp, #24]
20006942:	9b08      	ldr	r3, [sp, #32]
20006944:	4620      	mov	r0, r4
20006946:	f001 fd17 	bl	20008378 <__multadd>
2000694a:	9006      	str	r0, [sp, #24]
2000694c:	4658      	mov	r0, fp
2000694e:	9906      	ldr	r1, [sp, #24]
20006950:	f001 f9a0 	bl	20007c94 <__mcmp>
20006954:	2800      	cmp	r0, #0
20006956:	dd7e      	ble.n	20006a56 <_dtoa_r+0x8f6>
20006958:	9d10      	ldr	r5, [sp, #64]	; 0x40
2000695a:	3601      	adds	r6, #1
2000695c:	2700      	movs	r7, #0
2000695e:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
20006962:	2331      	movs	r3, #49	; 0x31
20006964:	f805 3b01 	strb.w	r3, [r5], #1
20006968:	9906      	ldr	r1, [sp, #24]
2000696a:	4620      	mov	r0, r4
2000696c:	f001 facc 	bl	20007f08 <_Bfree>
20006970:	f1ba 0f00 	cmp.w	sl, #0
20006974:	f000 80d5 	beq.w	20006b22 <_dtoa_r+0x9c2>
20006978:	1e3b      	subs	r3, r7, #0
2000697a:	bf18      	it	ne
2000697c:	2301      	movne	r3, #1
2000697e:	4557      	cmp	r7, sl
20006980:	bf0c      	ite	eq
20006982:	2300      	moveq	r3, #0
20006984:	f003 0301 	andne.w	r3, r3, #1
20006988:	2b00      	cmp	r3, #0
2000698a:	f040 80d0 	bne.w	20006b2e <_dtoa_r+0x9ce>
2000698e:	4651      	mov	r1, sl
20006990:	4620      	mov	r0, r4
20006992:	f001 fab9 	bl	20007f08 <_Bfree>
20006996:	9612      	str	r6, [sp, #72]	; 0x48
20006998:	4620      	mov	r0, r4
2000699a:	4659      	mov	r1, fp
2000699c:	f001 fab4 	bl	20007f08 <_Bfree>
200069a0:	9a12      	ldr	r2, [sp, #72]	; 0x48
200069a2:	1c53      	adds	r3, r2, #1
200069a4:	2200      	movs	r2, #0
200069a6:	702a      	strb	r2, [r5, #0]
200069a8:	982c      	ldr	r0, [sp, #176]	; 0xb0
200069aa:	992e      	ldr	r1, [sp, #184]	; 0xb8
200069ac:	6003      	str	r3, [r0, #0]
200069ae:	2900      	cmp	r1, #0
200069b0:	f000 81d4 	beq.w	20006d5c <_dtoa_r+0xbfc>
200069b4:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
200069b6:	9810      	ldr	r0, [sp, #64]	; 0x40
200069b8:	6015      	str	r5, [r2, #0]
200069ba:	e412      	b.n	200061e2 <_dtoa_r+0x82>
200069bc:	2010      	movs	r0, #16
200069be:	f7fd f951 	bl	20003c64 <malloc>
200069c2:	60c6      	str	r6, [r0, #12]
200069c4:	6046      	str	r6, [r0, #4]
200069c6:	6086      	str	r6, [r0, #8]
200069c8:	6006      	str	r6, [r0, #0]
200069ca:	4606      	mov	r6, r0
200069cc:	6260      	str	r0, [r4, #36]	; 0x24
200069ce:	f7ff bbd2 	b.w	20006176 <_dtoa_r+0x16>
200069d2:	980f      	ldr	r0, [sp, #60]	; 0x3c
200069d4:	4271      	negs	r1, r6
200069d6:	2200      	movs	r2, #0
200069d8:	9115      	str	r1, [sp, #84]	; 0x54
200069da:	1b80      	subs	r0, r0, r6
200069dc:	9217      	str	r2, [sp, #92]	; 0x5c
200069de:	900f      	str	r0, [sp, #60]	; 0x3c
200069e0:	e48a      	b.n	200062f8 <_dtoa_r+0x198>
200069e2:	2100      	movs	r1, #0
200069e4:	3e01      	subs	r6, #1
200069e6:	9118      	str	r1, [sp, #96]	; 0x60
200069e8:	e472      	b.n	200062d0 <_dtoa_r+0x170>
200069ea:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
200069ee:	f04f 0802 	mov.w	r8, #2
200069f2:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
200069f6:	e521      	b.n	2000643c <_dtoa_r+0x2dc>
200069f8:	982a      	ldr	r0, [sp, #168]	; 0xa8
200069fa:	2801      	cmp	r0, #1
200069fc:	f340 826c 	ble.w	20006ed8 <_dtoa_r+0xd78>
20006a00:	9a08      	ldr	r2, [sp, #32]
20006a02:	9815      	ldr	r0, [sp, #84]	; 0x54
20006a04:	1e53      	subs	r3, r2, #1
20006a06:	4298      	cmp	r0, r3
20006a08:	f2c0 8258 	blt.w	20006ebc <_dtoa_r+0xd5c>
20006a0c:	1ac7      	subs	r7, r0, r3
20006a0e:	9b08      	ldr	r3, [sp, #32]
20006a10:	2b00      	cmp	r3, #0
20006a12:	bfa8      	it	ge
20006a14:	9d0f      	ldrge	r5, [sp, #60]	; 0x3c
20006a16:	f2c0 8273 	blt.w	20006f00 <_dtoa_r+0xda0>
20006a1a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20006a1c:	4620      	mov	r0, r4
20006a1e:	2101      	movs	r1, #1
20006a20:	449a      	add	sl, r3
20006a22:	18d2      	adds	r2, r2, r3
20006a24:	920f      	str	r2, [sp, #60]	; 0x3c
20006a26:	f001 fc9d 	bl	20008364 <__i2b>
20006a2a:	900c      	str	r0, [sp, #48]	; 0x30
20006a2c:	e708      	b.n	20006840 <_dtoa_r+0x6e0>
20006a2e:	9b08      	ldr	r3, [sp, #32]
20006a30:	b973      	cbnz	r3, 20006a50 <_dtoa_r+0x8f0>
20006a32:	f240 0300 	movw	r3, #0
20006a36:	2200      	movs	r2, #0
20006a38:	f2c4 0314 	movt	r3, #16404	; 0x4014
20006a3c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
20006a40:	f7fc feae 	bl	200037a0 <__aeabi_dmul>
20006a44:	4642      	mov	r2, r8
20006a46:	464b      	mov	r3, r9
20006a48:	f002 fb60 	bl	2000910c <__aeabi_dcmpge>
20006a4c:	2800      	cmp	r0, #0
20006a4e:	d06a      	beq.n	20006b26 <_dtoa_r+0x9c6>
20006a50:	2200      	movs	r2, #0
20006a52:	9206      	str	r2, [sp, #24]
20006a54:	920c      	str	r2, [sp, #48]	; 0x30
20006a56:	9b2b      	ldr	r3, [sp, #172]	; 0xac
20006a58:	2700      	movs	r7, #0
20006a5a:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
20006a5e:	43de      	mvns	r6, r3
20006a60:	9d10      	ldr	r5, [sp, #64]	; 0x40
20006a62:	e781      	b.n	20006968 <_dtoa_r+0x808>
20006a64:	2100      	movs	r1, #0
20006a66:	9116      	str	r1, [sp, #88]	; 0x58
20006a68:	982b      	ldr	r0, [sp, #172]	; 0xac
20006a6a:	2800      	cmp	r0, #0
20006a6c:	f340 819f 	ble.w	20006dae <_dtoa_r+0xc4e>
20006a70:	982b      	ldr	r0, [sp, #172]	; 0xac
20006a72:	4601      	mov	r1, r0
20006a74:	9011      	str	r0, [sp, #68]	; 0x44
20006a76:	9008      	str	r0, [sp, #32]
20006a78:	6a65      	ldr	r5, [r4, #36]	; 0x24
20006a7a:	2200      	movs	r2, #0
20006a7c:	2917      	cmp	r1, #23
20006a7e:	606a      	str	r2, [r5, #4]
20006a80:	f240 82ab 	bls.w	20006fda <_dtoa_r+0xe7a>
20006a84:	2304      	movs	r3, #4
20006a86:	005b      	lsls	r3, r3, #1
20006a88:	3201      	adds	r2, #1
20006a8a:	f103 0014 	add.w	r0, r3, #20
20006a8e:	4288      	cmp	r0, r1
20006a90:	d9f9      	bls.n	20006a86 <_dtoa_r+0x926>
20006a92:	9b08      	ldr	r3, [sp, #32]
20006a94:	606a      	str	r2, [r5, #4]
20006a96:	2b0e      	cmp	r3, #14
20006a98:	bf8c      	ite	hi
20006a9a:	2700      	movhi	r7, #0
20006a9c:	f007 0701 	andls.w	r7, r7, #1
20006aa0:	e49d      	b.n	200063de <_dtoa_r+0x27e>
20006aa2:	2201      	movs	r2, #1
20006aa4:	9216      	str	r2, [sp, #88]	; 0x58
20006aa6:	9b2b      	ldr	r3, [sp, #172]	; 0xac
20006aa8:	18f3      	adds	r3, r6, r3
20006aaa:	9311      	str	r3, [sp, #68]	; 0x44
20006aac:	1c59      	adds	r1, r3, #1
20006aae:	2900      	cmp	r1, #0
20006ab0:	bfc8      	it	gt
20006ab2:	9108      	strgt	r1, [sp, #32]
20006ab4:	dce0      	bgt.n	20006a78 <_dtoa_r+0x918>
20006ab6:	290e      	cmp	r1, #14
20006ab8:	bf8c      	ite	hi
20006aba:	2700      	movhi	r7, #0
20006abc:	f007 0701 	andls.w	r7, r7, #1
20006ac0:	9108      	str	r1, [sp, #32]
20006ac2:	e489      	b.n	200063d8 <_dtoa_r+0x278>
20006ac4:	2301      	movs	r3, #1
20006ac6:	9316      	str	r3, [sp, #88]	; 0x58
20006ac8:	e7ce      	b.n	20006a68 <_dtoa_r+0x908>
20006aca:	2200      	movs	r2, #0
20006acc:	9216      	str	r2, [sp, #88]	; 0x58
20006ace:	e7ea      	b.n	20006aa6 <_dtoa_r+0x946>
20006ad0:	f04f 33ff 	mov.w	r3, #4294967295
20006ad4:	2700      	movs	r7, #0
20006ad6:	2001      	movs	r0, #1
20006ad8:	9311      	str	r3, [sp, #68]	; 0x44
20006ada:	9016      	str	r0, [sp, #88]	; 0x58
20006adc:	9308      	str	r3, [sp, #32]
20006ade:	972b      	str	r7, [sp, #172]	; 0xac
20006ae0:	e47a      	b.n	200063d8 <_dtoa_r+0x278>
20006ae2:	f1b8 0f00 	cmp.w	r8, #0
20006ae6:	f47f aef2 	bne.w	200068ce <_dtoa_r+0x76e>
20006aea:	f029 437f 	bic.w	r3, r9, #4278190080	; 0xff000000
20006aee:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
20006af2:	2b00      	cmp	r3, #0
20006af4:	f47f aeeb 	bne.w	200068ce <_dtoa_r+0x76e>
20006af8:	f240 0300 	movw	r3, #0
20006afc:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
20006b00:	ea09 0303 	and.w	r3, r9, r3
20006b04:	2b00      	cmp	r3, #0
20006b06:	f43f aee2 	beq.w	200068ce <_dtoa_r+0x76e>
20006b0a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20006b0c:	f10a 0a01 	add.w	sl, sl, #1
20006b10:	2701      	movs	r7, #1
20006b12:	3201      	adds	r2, #1
20006b14:	920f      	str	r2, [sp, #60]	; 0x3c
20006b16:	e6db      	b.n	200068d0 <_dtoa_r+0x770>
20006b18:	4635      	mov	r5, r6
20006b1a:	465c      	mov	r4, fp
20006b1c:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
20006b1e:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
20006b22:	9612      	str	r6, [sp, #72]	; 0x48
20006b24:	e738      	b.n	20006998 <_dtoa_r+0x838>
20006b26:	2000      	movs	r0, #0
20006b28:	9006      	str	r0, [sp, #24]
20006b2a:	900c      	str	r0, [sp, #48]	; 0x30
20006b2c:	e714      	b.n	20006958 <_dtoa_r+0x7f8>
20006b2e:	4639      	mov	r1, r7
20006b30:	4620      	mov	r0, r4
20006b32:	f001 f9e9 	bl	20007f08 <_Bfree>
20006b36:	e72a      	b.n	2000698e <_dtoa_r+0x82e>
20006b38:	f1c3 0320 	rsb	r3, r3, #32
20006b3c:	2b04      	cmp	r3, #4
20006b3e:	f340 8254 	ble.w	20006fea <_dtoa_r+0xe8a>
20006b42:	990f      	ldr	r1, [sp, #60]	; 0x3c
20006b44:	3b04      	subs	r3, #4
20006b46:	449a      	add	sl, r3
20006b48:	18ed      	adds	r5, r5, r3
20006b4a:	18c9      	adds	r1, r1, r3
20006b4c:	910f      	str	r1, [sp, #60]	; 0x3c
20006b4e:	e6cf      	b.n	200068f0 <_dtoa_r+0x790>
20006b50:	9916      	ldr	r1, [sp, #88]	; 0x58
20006b52:	2900      	cmp	r1, #0
20006b54:	f000 8131 	beq.w	20006dba <_dtoa_r+0xc5a>
20006b58:	2d00      	cmp	r5, #0
20006b5a:	dd05      	ble.n	20006b68 <_dtoa_r+0xa08>
20006b5c:	990c      	ldr	r1, [sp, #48]	; 0x30
20006b5e:	462a      	mov	r2, r5
20006b60:	4620      	mov	r0, r4
20006b62:	f001 fb07 	bl	20008174 <__lshift>
20006b66:	900c      	str	r0, [sp, #48]	; 0x30
20006b68:	2f00      	cmp	r7, #0
20006b6a:	f040 81ea 	bne.w	20006f42 <_dtoa_r+0xde2>
20006b6e:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
20006b72:	9d10      	ldr	r5, [sp, #64]	; 0x40
20006b74:	2301      	movs	r3, #1
20006b76:	f008 0001 	and.w	r0, r8, #1
20006b7a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
20006b7c:	9011      	str	r0, [sp, #68]	; 0x44
20006b7e:	950f      	str	r5, [sp, #60]	; 0x3c
20006b80:	461d      	mov	r5, r3
20006b82:	960c      	str	r6, [sp, #48]	; 0x30
20006b84:	9906      	ldr	r1, [sp, #24]
20006b86:	4658      	mov	r0, fp
20006b88:	f7ff fa5a 	bl	20006040 <quorem>
20006b8c:	4639      	mov	r1, r7
20006b8e:	3030      	adds	r0, #48	; 0x30
20006b90:	900b      	str	r0, [sp, #44]	; 0x2c
20006b92:	4658      	mov	r0, fp
20006b94:	f001 f87e 	bl	20007c94 <__mcmp>
20006b98:	9906      	ldr	r1, [sp, #24]
20006b9a:	4652      	mov	r2, sl
20006b9c:	4606      	mov	r6, r0
20006b9e:	4620      	mov	r0, r4
20006ba0:	f001 fa6c 	bl	2000807c <__mdiff>
20006ba4:	68c3      	ldr	r3, [r0, #12]
20006ba6:	4680      	mov	r8, r0
20006ba8:	2b00      	cmp	r3, #0
20006baa:	d03d      	beq.n	20006c28 <_dtoa_r+0xac8>
20006bac:	f04f 0901 	mov.w	r9, #1
20006bb0:	4641      	mov	r1, r8
20006bb2:	4620      	mov	r0, r4
20006bb4:	f001 f9a8 	bl	20007f08 <_Bfree>
20006bb8:	992a      	ldr	r1, [sp, #168]	; 0xa8
20006bba:	ea59 0101 	orrs.w	r1, r9, r1
20006bbe:	d103      	bne.n	20006bc8 <_dtoa_r+0xa68>
20006bc0:	9a11      	ldr	r2, [sp, #68]	; 0x44
20006bc2:	2a00      	cmp	r2, #0
20006bc4:	f000 81eb 	beq.w	20006f9e <_dtoa_r+0xe3e>
20006bc8:	2e00      	cmp	r6, #0
20006bca:	f2c0 819e 	blt.w	20006f0a <_dtoa_r+0xdaa>
20006bce:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
20006bd0:	4332      	orrs	r2, r6
20006bd2:	d103      	bne.n	20006bdc <_dtoa_r+0xa7c>
20006bd4:	9b11      	ldr	r3, [sp, #68]	; 0x44
20006bd6:	2b00      	cmp	r3, #0
20006bd8:	f000 8197 	beq.w	20006f0a <_dtoa_r+0xdaa>
20006bdc:	f1b9 0f00 	cmp.w	r9, #0
20006be0:	f300 81ce 	bgt.w	20006f80 <_dtoa_r+0xe20>
20006be4:	990f      	ldr	r1, [sp, #60]	; 0x3c
20006be6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20006be8:	f801 2b01 	strb.w	r2, [r1], #1
20006bec:	9b08      	ldr	r3, [sp, #32]
20006bee:	910f      	str	r1, [sp, #60]	; 0x3c
20006bf0:	429d      	cmp	r5, r3
20006bf2:	f000 81c2 	beq.w	20006f7a <_dtoa_r+0xe1a>
20006bf6:	4659      	mov	r1, fp
20006bf8:	220a      	movs	r2, #10
20006bfa:	2300      	movs	r3, #0
20006bfc:	4620      	mov	r0, r4
20006bfe:	f001 fbbb 	bl	20008378 <__multadd>
20006c02:	4557      	cmp	r7, sl
20006c04:	4639      	mov	r1, r7
20006c06:	4683      	mov	fp, r0
20006c08:	d014      	beq.n	20006c34 <_dtoa_r+0xad4>
20006c0a:	220a      	movs	r2, #10
20006c0c:	2300      	movs	r3, #0
20006c0e:	4620      	mov	r0, r4
20006c10:	3501      	adds	r5, #1
20006c12:	f001 fbb1 	bl	20008378 <__multadd>
20006c16:	4651      	mov	r1, sl
20006c18:	220a      	movs	r2, #10
20006c1a:	2300      	movs	r3, #0
20006c1c:	4607      	mov	r7, r0
20006c1e:	4620      	mov	r0, r4
20006c20:	f001 fbaa 	bl	20008378 <__multadd>
20006c24:	4682      	mov	sl, r0
20006c26:	e7ad      	b.n	20006b84 <_dtoa_r+0xa24>
20006c28:	4658      	mov	r0, fp
20006c2a:	4641      	mov	r1, r8
20006c2c:	f001 f832 	bl	20007c94 <__mcmp>
20006c30:	4681      	mov	r9, r0
20006c32:	e7bd      	b.n	20006bb0 <_dtoa_r+0xa50>
20006c34:	4620      	mov	r0, r4
20006c36:	220a      	movs	r2, #10
20006c38:	2300      	movs	r3, #0
20006c3a:	3501      	adds	r5, #1
20006c3c:	f001 fb9c 	bl	20008378 <__multadd>
20006c40:	4607      	mov	r7, r0
20006c42:	4682      	mov	sl, r0
20006c44:	e79e      	b.n	20006b84 <_dtoa_r+0xa24>
20006c46:	9612      	str	r6, [sp, #72]	; 0x48
20006c48:	f8dd c020 	ldr.w	ip, [sp, #32]
20006c4c:	e459      	b.n	20006502 <_dtoa_r+0x3a2>
20006c4e:	4275      	negs	r5, r6
20006c50:	2d00      	cmp	r5, #0
20006c52:	f040 8101 	bne.w	20006e58 <_dtoa_r+0xcf8>
20006c56:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20006c5a:	f04f 0802 	mov.w	r8, #2
20006c5e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20006c62:	e40c      	b.n	2000647e <_dtoa_r+0x31e>
20006c64:	f649 4128 	movw	r1, #39976	; 0x9c28
20006c68:	4642      	mov	r2, r8
20006c6a:	f2c2 0100 	movt	r1, #8192	; 0x2000
20006c6e:	464b      	mov	r3, r9
20006c70:	eb01 01cc 	add.w	r1, r1, ip, lsl #3
20006c74:	f8cd c00c 	str.w	ip, [sp, #12]
20006c78:	9d10      	ldr	r5, [sp, #64]	; 0x40
20006c7a:	e951 0102 	ldrd	r0, r1, [r1, #-8]
20006c7e:	f7fc fd8f 	bl	200037a0 <__aeabi_dmul>
20006c82:	e9cd 011a 	strd	r0, r1, [sp, #104]	; 0x68
20006c86:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20006c8a:	f002 fa53 	bl	20009134 <__aeabi_d2iz>
20006c8e:	4607      	mov	r7, r0
20006c90:	f7fc fd20 	bl	200036d4 <__aeabi_i2d>
20006c94:	460b      	mov	r3, r1
20006c96:	4602      	mov	r2, r0
20006c98:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20006c9c:	f7fc fbcc 	bl	20003438 <__aeabi_dsub>
20006ca0:	f107 0330 	add.w	r3, r7, #48	; 0x30
20006ca4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20006ca8:	f805 3b01 	strb.w	r3, [r5], #1
20006cac:	f8dd c00c 	ldr.w	ip, [sp, #12]
20006cb0:	f1bc 0f01 	cmp.w	ip, #1
20006cb4:	d029      	beq.n	20006d0a <_dtoa_r+0xbaa>
20006cb6:	46d1      	mov	r9, sl
20006cb8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20006cbc:	46b2      	mov	sl, r6
20006cbe:	9e10      	ldr	r6, [sp, #64]	; 0x40
20006cc0:	951c      	str	r5, [sp, #112]	; 0x70
20006cc2:	2701      	movs	r7, #1
20006cc4:	4665      	mov	r5, ip
20006cc6:	46a0      	mov	r8, r4
20006cc8:	f240 0300 	movw	r3, #0
20006ccc:	2200      	movs	r2, #0
20006cce:	f2c4 0324 	movt	r3, #16420	; 0x4024
20006cd2:	f7fc fd65 	bl	200037a0 <__aeabi_dmul>
20006cd6:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20006cda:	f002 fa2b 	bl	20009134 <__aeabi_d2iz>
20006cde:	4604      	mov	r4, r0
20006ce0:	f7fc fcf8 	bl	200036d4 <__aeabi_i2d>
20006ce4:	3430      	adds	r4, #48	; 0x30
20006ce6:	4602      	mov	r2, r0
20006ce8:	460b      	mov	r3, r1
20006cea:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20006cee:	f7fc fba3 	bl	20003438 <__aeabi_dsub>
20006cf2:	55f4      	strb	r4, [r6, r7]
20006cf4:	3701      	adds	r7, #1
20006cf6:	42af      	cmp	r7, r5
20006cf8:	d1e6      	bne.n	20006cc8 <_dtoa_r+0xb68>
20006cfa:	9d1c      	ldr	r5, [sp, #112]	; 0x70
20006cfc:	3f01      	subs	r7, #1
20006cfe:	4656      	mov	r6, sl
20006d00:	4644      	mov	r4, r8
20006d02:	46ca      	mov	sl, r9
20006d04:	19ed      	adds	r5, r5, r7
20006d06:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20006d0a:	f240 0300 	movw	r3, #0
20006d0e:	2200      	movs	r2, #0
20006d10:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
20006d14:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	; 0x68
20006d18:	f7fc fb90 	bl	2000343c <__adddf3>
20006d1c:	4602      	mov	r2, r0
20006d1e:	460b      	mov	r3, r1
20006d20:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20006d24:	f002 f9fc 	bl	20009120 <__aeabi_dcmpgt>
20006d28:	b9f0      	cbnz	r0, 20006d68 <_dtoa_r+0xc08>
20006d2a:	f240 0100 	movw	r1, #0
20006d2e:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
20006d32:	2000      	movs	r0, #0
20006d34:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
20006d38:	f7fc fb7e 	bl	20003438 <__aeabi_dsub>
20006d3c:	4602      	mov	r2, r0
20006d3e:	460b      	mov	r3, r1
20006d40:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20006d44:	f002 f9ce 	bl	200090e4 <__aeabi_dcmplt>
20006d48:	2800      	cmp	r0, #0
20006d4a:	f43f acac 	beq.w	200066a6 <_dtoa_r+0x546>
20006d4e:	462b      	mov	r3, r5
20006d50:	461d      	mov	r5, r3
20006d52:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
20006d56:	2a30      	cmp	r2, #48	; 0x30
20006d58:	d0fa      	beq.n	20006d50 <_dtoa_r+0xbf0>
20006d5a:	e61d      	b.n	20006998 <_dtoa_r+0x838>
20006d5c:	9810      	ldr	r0, [sp, #64]	; 0x40
20006d5e:	f7ff ba40 	b.w	200061e2 <_dtoa_r+0x82>
20006d62:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
20006d66:	9c0c      	ldr	r4, [sp, #48]	; 0x30
20006d68:	9e12      	ldr	r6, [sp, #72]	; 0x48
20006d6a:	9910      	ldr	r1, [sp, #64]	; 0x40
20006d6c:	e550      	b.n	20006810 <_dtoa_r+0x6b0>
20006d6e:	4658      	mov	r0, fp
20006d70:	9906      	ldr	r1, [sp, #24]
20006d72:	f000 ff8f 	bl	20007c94 <__mcmp>
20006d76:	2800      	cmp	r0, #0
20006d78:	f6bf add0 	bge.w	2000691c <_dtoa_r+0x7bc>
20006d7c:	4659      	mov	r1, fp
20006d7e:	4620      	mov	r0, r4
20006d80:	220a      	movs	r2, #10
20006d82:	2300      	movs	r3, #0
20006d84:	f001 faf8 	bl	20008378 <__multadd>
20006d88:	9916      	ldr	r1, [sp, #88]	; 0x58
20006d8a:	3e01      	subs	r6, #1
20006d8c:	4683      	mov	fp, r0
20006d8e:	2900      	cmp	r1, #0
20006d90:	f040 8119 	bne.w	20006fc6 <_dtoa_r+0xe66>
20006d94:	9a11      	ldr	r2, [sp, #68]	; 0x44
20006d96:	9208      	str	r2, [sp, #32]
20006d98:	e5c0      	b.n	2000691c <_dtoa_r+0x7bc>
20006d9a:	9806      	ldr	r0, [sp, #24]
20006d9c:	6903      	ldr	r3, [r0, #16]
20006d9e:	eb00 0383 	add.w	r3, r0, r3, lsl #2
20006da2:	6918      	ldr	r0, [r3, #16]
20006da4:	f000 ff24 	bl	20007bf0 <__hi0bits>
20006da8:	f1c0 0320 	rsb	r3, r0, #32
20006dac:	e595      	b.n	200068da <_dtoa_r+0x77a>
20006dae:	2101      	movs	r1, #1
20006db0:	9111      	str	r1, [sp, #68]	; 0x44
20006db2:	9108      	str	r1, [sp, #32]
20006db4:	912b      	str	r1, [sp, #172]	; 0xac
20006db6:	f7ff bb0f 	b.w	200063d8 <_dtoa_r+0x278>
20006dba:	9d10      	ldr	r5, [sp, #64]	; 0x40
20006dbc:	46b1      	mov	r9, r6
20006dbe:	9f16      	ldr	r7, [sp, #88]	; 0x58
20006dc0:	46aa      	mov	sl, r5
20006dc2:	f8dd 8018 	ldr.w	r8, [sp, #24]
20006dc6:	9e08      	ldr	r6, [sp, #32]
20006dc8:	e002      	b.n	20006dd0 <_dtoa_r+0xc70>
20006dca:	f001 fad5 	bl	20008378 <__multadd>
20006dce:	4683      	mov	fp, r0
20006dd0:	4641      	mov	r1, r8
20006dd2:	4658      	mov	r0, fp
20006dd4:	f7ff f934 	bl	20006040 <quorem>
20006dd8:	3501      	adds	r5, #1
20006dda:	220a      	movs	r2, #10
20006ddc:	2300      	movs	r3, #0
20006dde:	4659      	mov	r1, fp
20006de0:	f100 0c30 	add.w	ip, r0, #48	; 0x30
20006de4:	f80a c007 	strb.w	ip, [sl, r7]
20006de8:	3701      	adds	r7, #1
20006dea:	4620      	mov	r0, r4
20006dec:	42be      	cmp	r6, r7
20006dee:	dcec      	bgt.n	20006dca <_dtoa_r+0xc6a>
20006df0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
20006df4:	464e      	mov	r6, r9
20006df6:	2700      	movs	r7, #0
20006df8:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20006dfc:	4659      	mov	r1, fp
20006dfe:	2201      	movs	r2, #1
20006e00:	4620      	mov	r0, r4
20006e02:	f001 f9b7 	bl	20008174 <__lshift>
20006e06:	9906      	ldr	r1, [sp, #24]
20006e08:	4683      	mov	fp, r0
20006e0a:	f000 ff43 	bl	20007c94 <__mcmp>
20006e0e:	2800      	cmp	r0, #0
20006e10:	dd0f      	ble.n	20006e32 <_dtoa_r+0xcd2>
20006e12:	9910      	ldr	r1, [sp, #64]	; 0x40
20006e14:	e000      	b.n	20006e18 <_dtoa_r+0xcb8>
20006e16:	461d      	mov	r5, r3
20006e18:	f815 2c01 	ldrb.w	r2, [r5, #-1]
20006e1c:	1e6b      	subs	r3, r5, #1
20006e1e:	2a39      	cmp	r2, #57	; 0x39
20006e20:	f040 808c 	bne.w	20006f3c <_dtoa_r+0xddc>
20006e24:	428b      	cmp	r3, r1
20006e26:	d1f6      	bne.n	20006e16 <_dtoa_r+0xcb6>
20006e28:	9910      	ldr	r1, [sp, #64]	; 0x40
20006e2a:	2331      	movs	r3, #49	; 0x31
20006e2c:	3601      	adds	r6, #1
20006e2e:	700b      	strb	r3, [r1, #0]
20006e30:	e59a      	b.n	20006968 <_dtoa_r+0x808>
20006e32:	d103      	bne.n	20006e3c <_dtoa_r+0xcdc>
20006e34:	980b      	ldr	r0, [sp, #44]	; 0x2c
20006e36:	f010 0f01 	tst.w	r0, #1
20006e3a:	d1ea      	bne.n	20006e12 <_dtoa_r+0xcb2>
20006e3c:	462b      	mov	r3, r5
20006e3e:	461d      	mov	r5, r3
20006e40:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
20006e44:	2a30      	cmp	r2, #48	; 0x30
20006e46:	d0fa      	beq.n	20006e3e <_dtoa_r+0xcde>
20006e48:	e58e      	b.n	20006968 <_dtoa_r+0x808>
20006e4a:	4659      	mov	r1, fp
20006e4c:	9a15      	ldr	r2, [sp, #84]	; 0x54
20006e4e:	4620      	mov	r0, r4
20006e50:	f001 fad6 	bl	20008400 <__pow5mult>
20006e54:	4683      	mov	fp, r0
20006e56:	e528      	b.n	200068aa <_dtoa_r+0x74a>
20006e58:	f005 030f 	and.w	r3, r5, #15
20006e5c:	f649 4228 	movw	r2, #39976	; 0x9c28
20006e60:	f2c2 0200 	movt	r2, #8192	; 0x2000
20006e64:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20006e68:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
20006e6c:	e9d3 2300 	ldrd	r2, r3, [r3]
20006e70:	f7fc fc96 	bl	200037a0 <__aeabi_dmul>
20006e74:	112d      	asrs	r5, r5, #4
20006e76:	bf08      	it	eq
20006e78:	f04f 0802 	moveq.w	r8, #2
20006e7c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20006e80:	f43f aafd 	beq.w	2000647e <_dtoa_r+0x31e>
20006e84:	f649 5700 	movw	r7, #40192	; 0x9d00
20006e88:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20006e8c:	f04f 0802 	mov.w	r8, #2
20006e90:	f2c2 0700 	movt	r7, #8192	; 0x2000
20006e94:	f015 0f01 	tst.w	r5, #1
20006e98:	4610      	mov	r0, r2
20006e9a:	4619      	mov	r1, r3
20006e9c:	d007      	beq.n	20006eae <_dtoa_r+0xd4e>
20006e9e:	e9d7 2300 	ldrd	r2, r3, [r7]
20006ea2:	f108 0801 	add.w	r8, r8, #1
20006ea6:	f7fc fc7b 	bl	200037a0 <__aeabi_dmul>
20006eaa:	4602      	mov	r2, r0
20006eac:	460b      	mov	r3, r1
20006eae:	3708      	adds	r7, #8
20006eb0:	106d      	asrs	r5, r5, #1
20006eb2:	d1ef      	bne.n	20006e94 <_dtoa_r+0xd34>
20006eb4:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
20006eb8:	f7ff bae1 	b.w	2000647e <_dtoa_r+0x31e>
20006ebc:	9915      	ldr	r1, [sp, #84]	; 0x54
20006ebe:	9a17      	ldr	r2, [sp, #92]	; 0x5c
20006ec0:	1a5b      	subs	r3, r3, r1
20006ec2:	18c9      	adds	r1, r1, r3
20006ec4:	18d2      	adds	r2, r2, r3
20006ec6:	9115      	str	r1, [sp, #84]	; 0x54
20006ec8:	9217      	str	r2, [sp, #92]	; 0x5c
20006eca:	e5a0      	b.n	20006a0e <_dtoa_r+0x8ae>
20006ecc:	4659      	mov	r1, fp
20006ece:	4620      	mov	r0, r4
20006ed0:	f001 fa96 	bl	20008400 <__pow5mult>
20006ed4:	4683      	mov	fp, r0
20006ed6:	e4e8      	b.n	200068aa <_dtoa_r+0x74a>
20006ed8:	9919      	ldr	r1, [sp, #100]	; 0x64
20006eda:	2900      	cmp	r1, #0
20006edc:	d047      	beq.n	20006f6e <_dtoa_r+0xe0e>
20006ede:	f503 6386 	add.w	r3, r3, #1072	; 0x430
20006ee2:	9f15      	ldr	r7, [sp, #84]	; 0x54
20006ee4:	3303      	adds	r3, #3
20006ee6:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20006ee8:	e597      	b.n	20006a1a <_dtoa_r+0x8ba>
20006eea:	3201      	adds	r2, #1
20006eec:	b2d2      	uxtb	r2, r2
20006eee:	e49d      	b.n	2000682c <_dtoa_r+0x6cc>
20006ef0:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
20006ef4:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
20006ef8:	9e1d      	ldr	r6, [sp, #116]	; 0x74
20006efa:	9c0c      	ldr	r4, [sp, #48]	; 0x30
20006efc:	f7ff bbd3 	b.w	200066a6 <_dtoa_r+0x546>
20006f00:	990f      	ldr	r1, [sp, #60]	; 0x3c
20006f02:	2300      	movs	r3, #0
20006f04:	9808      	ldr	r0, [sp, #32]
20006f06:	1a0d      	subs	r5, r1, r0
20006f08:	e587      	b.n	20006a1a <_dtoa_r+0x8ba>
20006f0a:	f1b9 0f00 	cmp.w	r9, #0
20006f0e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20006f10:	9e0c      	ldr	r6, [sp, #48]	; 0x30
20006f12:	dd0f      	ble.n	20006f34 <_dtoa_r+0xdd4>
20006f14:	4659      	mov	r1, fp
20006f16:	2201      	movs	r2, #1
20006f18:	4620      	mov	r0, r4
20006f1a:	f001 f92b 	bl	20008174 <__lshift>
20006f1e:	9906      	ldr	r1, [sp, #24]
20006f20:	4683      	mov	fp, r0
20006f22:	f000 feb7 	bl	20007c94 <__mcmp>
20006f26:	2800      	cmp	r0, #0
20006f28:	dd47      	ble.n	20006fba <_dtoa_r+0xe5a>
20006f2a:	990b      	ldr	r1, [sp, #44]	; 0x2c
20006f2c:	2939      	cmp	r1, #57	; 0x39
20006f2e:	d031      	beq.n	20006f94 <_dtoa_r+0xe34>
20006f30:	3101      	adds	r1, #1
20006f32:	910b      	str	r1, [sp, #44]	; 0x2c
20006f34:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20006f36:	f805 2b01 	strb.w	r2, [r5], #1
20006f3a:	e515      	b.n	20006968 <_dtoa_r+0x808>
20006f3c:	3201      	adds	r2, #1
20006f3e:	701a      	strb	r2, [r3, #0]
20006f40:	e512      	b.n	20006968 <_dtoa_r+0x808>
20006f42:	9a0c      	ldr	r2, [sp, #48]	; 0x30
20006f44:	4620      	mov	r0, r4
20006f46:	6851      	ldr	r1, [r2, #4]
20006f48:	f000 fffa 	bl	20007f40 <_Balloc>
20006f4c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
20006f4e:	f103 010c 	add.w	r1, r3, #12
20006f52:	691a      	ldr	r2, [r3, #16]
20006f54:	3202      	adds	r2, #2
20006f56:	0092      	lsls	r2, r2, #2
20006f58:	4605      	mov	r5, r0
20006f5a:	300c      	adds	r0, #12
20006f5c:	f7fd f95c 	bl	20004218 <memcpy>
20006f60:	4620      	mov	r0, r4
20006f62:	4629      	mov	r1, r5
20006f64:	2201      	movs	r2, #1
20006f66:	f001 f905 	bl	20008174 <__lshift>
20006f6a:	4682      	mov	sl, r0
20006f6c:	e601      	b.n	20006b72 <_dtoa_r+0xa12>
20006f6e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
20006f70:	9f15      	ldr	r7, [sp, #84]	; 0x54
20006f72:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20006f74:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
20006f78:	e54f      	b.n	20006a1a <_dtoa_r+0x8ba>
20006f7a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20006f7c:	9e0c      	ldr	r6, [sp, #48]	; 0x30
20006f7e:	e73d      	b.n	20006dfc <_dtoa_r+0xc9c>
20006f80:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20006f82:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20006f84:	2b39      	cmp	r3, #57	; 0x39
20006f86:	9e0c      	ldr	r6, [sp, #48]	; 0x30
20006f88:	d004      	beq.n	20006f94 <_dtoa_r+0xe34>
20006f8a:	980b      	ldr	r0, [sp, #44]	; 0x2c
20006f8c:	1c43      	adds	r3, r0, #1
20006f8e:	f805 3b01 	strb.w	r3, [r5], #1
20006f92:	e4e9      	b.n	20006968 <_dtoa_r+0x808>
20006f94:	2339      	movs	r3, #57	; 0x39
20006f96:	f805 3b01 	strb.w	r3, [r5], #1
20006f9a:	9910      	ldr	r1, [sp, #64]	; 0x40
20006f9c:	e73c      	b.n	20006e18 <_dtoa_r+0xcb8>
20006f9e:	980b      	ldr	r0, [sp, #44]	; 0x2c
20006fa0:	4633      	mov	r3, r6
20006fa2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20006fa4:	2839      	cmp	r0, #57	; 0x39
20006fa6:	9e0c      	ldr	r6, [sp, #48]	; 0x30
20006fa8:	d0f4      	beq.n	20006f94 <_dtoa_r+0xe34>
20006faa:	2b00      	cmp	r3, #0
20006fac:	dd01      	ble.n	20006fb2 <_dtoa_r+0xe52>
20006fae:	3001      	adds	r0, #1
20006fb0:	900b      	str	r0, [sp, #44]	; 0x2c
20006fb2:	990b      	ldr	r1, [sp, #44]	; 0x2c
20006fb4:	f805 1b01 	strb.w	r1, [r5], #1
20006fb8:	e4d6      	b.n	20006968 <_dtoa_r+0x808>
20006fba:	d1bb      	bne.n	20006f34 <_dtoa_r+0xdd4>
20006fbc:	980b      	ldr	r0, [sp, #44]	; 0x2c
20006fbe:	f010 0f01 	tst.w	r0, #1
20006fc2:	d0b7      	beq.n	20006f34 <_dtoa_r+0xdd4>
20006fc4:	e7b1      	b.n	20006f2a <_dtoa_r+0xdca>
20006fc6:	2300      	movs	r3, #0
20006fc8:	990c      	ldr	r1, [sp, #48]	; 0x30
20006fca:	4620      	mov	r0, r4
20006fcc:	220a      	movs	r2, #10
20006fce:	f001 f9d3 	bl	20008378 <__multadd>
20006fd2:	9b11      	ldr	r3, [sp, #68]	; 0x44
20006fd4:	9308      	str	r3, [sp, #32]
20006fd6:	900c      	str	r0, [sp, #48]	; 0x30
20006fd8:	e4a0      	b.n	2000691c <_dtoa_r+0x7bc>
20006fda:	9908      	ldr	r1, [sp, #32]
20006fdc:	290e      	cmp	r1, #14
20006fde:	bf8c      	ite	hi
20006fe0:	2700      	movhi	r7, #0
20006fe2:	f007 0701 	andls.w	r7, r7, #1
20006fe6:	f7ff b9fa 	b.w	200063de <_dtoa_r+0x27e>
20006fea:	f43f ac81 	beq.w	200068f0 <_dtoa_r+0x790>
20006fee:	331c      	adds	r3, #28
20006ff0:	e479      	b.n	200068e6 <_dtoa_r+0x786>
20006ff2:	2701      	movs	r7, #1
20006ff4:	f7ff b98a 	b.w	2000630c <_dtoa_r+0x1ac>

20006ff8 <_fflush_r>:
20006ff8:	690b      	ldr	r3, [r1, #16]
20006ffa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20006ffe:	460c      	mov	r4, r1
20007000:	4680      	mov	r8, r0
20007002:	2b00      	cmp	r3, #0
20007004:	d071      	beq.n	200070ea <_fflush_r+0xf2>
20007006:	b110      	cbz	r0, 2000700e <_fflush_r+0x16>
20007008:	6983      	ldr	r3, [r0, #24]
2000700a:	2b00      	cmp	r3, #0
2000700c:	d078      	beq.n	20007100 <_fflush_r+0x108>
2000700e:	f649 3384 	movw	r3, #39812	; 0x9b84
20007012:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007016:	429c      	cmp	r4, r3
20007018:	bf08      	it	eq
2000701a:	f8d8 4004 	ldreq.w	r4, [r8, #4]
2000701e:	d010      	beq.n	20007042 <_fflush_r+0x4a>
20007020:	f649 33a4 	movw	r3, #39844	; 0x9ba4
20007024:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007028:	429c      	cmp	r4, r3
2000702a:	bf08      	it	eq
2000702c:	f8d8 4008 	ldreq.w	r4, [r8, #8]
20007030:	d007      	beq.n	20007042 <_fflush_r+0x4a>
20007032:	f649 33c4 	movw	r3, #39876	; 0x9bc4
20007036:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000703a:	429c      	cmp	r4, r3
2000703c:	bf08      	it	eq
2000703e:	f8d8 400c 	ldreq.w	r4, [r8, #12]
20007042:	89a3      	ldrh	r3, [r4, #12]
20007044:	b21a      	sxth	r2, r3
20007046:	f012 0f08 	tst.w	r2, #8
2000704a:	d135      	bne.n	200070b8 <_fflush_r+0xc0>
2000704c:	6862      	ldr	r2, [r4, #4]
2000704e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
20007052:	81a3      	strh	r3, [r4, #12]
20007054:	2a00      	cmp	r2, #0
20007056:	dd5e      	ble.n	20007116 <_fflush_r+0x11e>
20007058:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
2000705a:	2e00      	cmp	r6, #0
2000705c:	d045      	beq.n	200070ea <_fflush_r+0xf2>
2000705e:	b29b      	uxth	r3, r3
20007060:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
20007064:	bf18      	it	ne
20007066:	6d65      	ldrne	r5, [r4, #84]	; 0x54
20007068:	d059      	beq.n	2000711e <_fflush_r+0x126>
2000706a:	f013 0f04 	tst.w	r3, #4
2000706e:	d14a      	bne.n	20007106 <_fflush_r+0x10e>
20007070:	2300      	movs	r3, #0
20007072:	4640      	mov	r0, r8
20007074:	6a21      	ldr	r1, [r4, #32]
20007076:	462a      	mov	r2, r5
20007078:	47b0      	blx	r6
2000707a:	4285      	cmp	r5, r0
2000707c:	d138      	bne.n	200070f0 <_fflush_r+0xf8>
2000707e:	89a1      	ldrh	r1, [r4, #12]
20007080:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
20007084:	6922      	ldr	r2, [r4, #16]
20007086:	f2c0 0300 	movt	r3, #0
2000708a:	ea01 0303 	and.w	r3, r1, r3
2000708e:	2100      	movs	r1, #0
20007090:	6061      	str	r1, [r4, #4]
20007092:	f413 5f80 	tst.w	r3, #4096	; 0x1000
20007096:	6b61      	ldr	r1, [r4, #52]	; 0x34
20007098:	81a3      	strh	r3, [r4, #12]
2000709a:	6022      	str	r2, [r4, #0]
2000709c:	bf18      	it	ne
2000709e:	6565      	strne	r5, [r4, #84]	; 0x54
200070a0:	b319      	cbz	r1, 200070ea <_fflush_r+0xf2>
200070a2:	f104 0344 	add.w	r3, r4, #68	; 0x44
200070a6:	4299      	cmp	r1, r3
200070a8:	d002      	beq.n	200070b0 <_fflush_r+0xb8>
200070aa:	4640      	mov	r0, r8
200070ac:	f000 f998 	bl	200073e0 <_free_r>
200070b0:	2000      	movs	r0, #0
200070b2:	6360      	str	r0, [r4, #52]	; 0x34
200070b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
200070b8:	6926      	ldr	r6, [r4, #16]
200070ba:	b1b6      	cbz	r6, 200070ea <_fflush_r+0xf2>
200070bc:	6825      	ldr	r5, [r4, #0]
200070be:	6026      	str	r6, [r4, #0]
200070c0:	1bad      	subs	r5, r5, r6
200070c2:	f012 0f03 	tst.w	r2, #3
200070c6:	bf0c      	ite	eq
200070c8:	6963      	ldreq	r3, [r4, #20]
200070ca:	2300      	movne	r3, #0
200070cc:	60a3      	str	r3, [r4, #8]
200070ce:	e00a      	b.n	200070e6 <_fflush_r+0xee>
200070d0:	4632      	mov	r2, r6
200070d2:	462b      	mov	r3, r5
200070d4:	6aa7      	ldr	r7, [r4, #40]	; 0x28
200070d6:	4640      	mov	r0, r8
200070d8:	6a21      	ldr	r1, [r4, #32]
200070da:	47b8      	blx	r7
200070dc:	2800      	cmp	r0, #0
200070de:	ebc0 0505 	rsb	r5, r0, r5
200070e2:	4406      	add	r6, r0
200070e4:	dd04      	ble.n	200070f0 <_fflush_r+0xf8>
200070e6:	2d00      	cmp	r5, #0
200070e8:	dcf2      	bgt.n	200070d0 <_fflush_r+0xd8>
200070ea:	2000      	movs	r0, #0
200070ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
200070f0:	89a3      	ldrh	r3, [r4, #12]
200070f2:	f04f 30ff 	mov.w	r0, #4294967295
200070f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
200070fa:	81a3      	strh	r3, [r4, #12]
200070fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20007100:	f000 f8ea 	bl	200072d8 <__sinit>
20007104:	e783      	b.n	2000700e <_fflush_r+0x16>
20007106:	6862      	ldr	r2, [r4, #4]
20007108:	6b63      	ldr	r3, [r4, #52]	; 0x34
2000710a:	1aad      	subs	r5, r5, r2
2000710c:	2b00      	cmp	r3, #0
2000710e:	d0af      	beq.n	20007070 <_fflush_r+0x78>
20007110:	6c23      	ldr	r3, [r4, #64]	; 0x40
20007112:	1aed      	subs	r5, r5, r3
20007114:	e7ac      	b.n	20007070 <_fflush_r+0x78>
20007116:	6c22      	ldr	r2, [r4, #64]	; 0x40
20007118:	2a00      	cmp	r2, #0
2000711a:	dc9d      	bgt.n	20007058 <_fflush_r+0x60>
2000711c:	e7e5      	b.n	200070ea <_fflush_r+0xf2>
2000711e:	2301      	movs	r3, #1
20007120:	4640      	mov	r0, r8
20007122:	6a21      	ldr	r1, [r4, #32]
20007124:	47b0      	blx	r6
20007126:	f1b0 3fff 	cmp.w	r0, #4294967295
2000712a:	4605      	mov	r5, r0
2000712c:	d002      	beq.n	20007134 <_fflush_r+0x13c>
2000712e:	89a3      	ldrh	r3, [r4, #12]
20007130:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
20007132:	e79a      	b.n	2000706a <_fflush_r+0x72>
20007134:	f8d8 3000 	ldr.w	r3, [r8]
20007138:	2b1d      	cmp	r3, #29
2000713a:	d0d6      	beq.n	200070ea <_fflush_r+0xf2>
2000713c:	89a3      	ldrh	r3, [r4, #12]
2000713e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20007142:	81a3      	strh	r3, [r4, #12]
20007144:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

20007148 <fflush>:
20007148:	4601      	mov	r1, r0
2000714a:	b128      	cbz	r0, 20007158 <fflush+0x10>
2000714c:	f649 53a4 	movw	r3, #40356	; 0x9da4
20007150:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007154:	6818      	ldr	r0, [r3, #0]
20007156:	e74f      	b.n	20006ff8 <_fflush_r>
20007158:	f649 3304 	movw	r3, #39684	; 0x9b04
2000715c:	f646 71f9 	movw	r1, #28665	; 0x6ff9
20007160:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007164:	f2c2 0100 	movt	r1, #8192	; 0x2000
20007168:	6818      	ldr	r0, [r3, #0]
2000716a:	f000 bbb3 	b.w	200078d4 <_fwalk_reent>
2000716e:	bf00      	nop

20007170 <__sfp_lock_acquire>:
20007170:	4770      	bx	lr
20007172:	bf00      	nop

20007174 <__sfp_lock_release>:
20007174:	4770      	bx	lr
20007176:	bf00      	nop

20007178 <__sinit_lock_acquire>:
20007178:	4770      	bx	lr
2000717a:	bf00      	nop

2000717c <__sinit_lock_release>:
2000717c:	4770      	bx	lr
2000717e:	bf00      	nop

20007180 <__fp_lock>:
20007180:	2000      	movs	r0, #0
20007182:	4770      	bx	lr

20007184 <__fp_unlock>:
20007184:	2000      	movs	r0, #0
20007186:	4770      	bx	lr

20007188 <__fp_unlock_all>:
20007188:	f649 53a4 	movw	r3, #40356	; 0x9da4
2000718c:	f247 1185 	movw	r1, #29061	; 0x7185
20007190:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007194:	f2c2 0100 	movt	r1, #8192	; 0x2000
20007198:	6818      	ldr	r0, [r3, #0]
2000719a:	f000 bbc5 	b.w	20007928 <_fwalk>
2000719e:	bf00      	nop

200071a0 <__fp_lock_all>:
200071a0:	f649 53a4 	movw	r3, #40356	; 0x9da4
200071a4:	f247 1181 	movw	r1, #29057	; 0x7181
200071a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200071ac:	f2c2 0100 	movt	r1, #8192	; 0x2000
200071b0:	6818      	ldr	r0, [r3, #0]
200071b2:	f000 bbb9 	b.w	20007928 <_fwalk>
200071b6:	bf00      	nop

200071b8 <_cleanup_r>:
200071b8:	f648 41e9 	movw	r1, #36073	; 0x8ce9
200071bc:	f2c2 0100 	movt	r1, #8192	; 0x2000
200071c0:	f000 bbb2 	b.w	20007928 <_fwalk>

200071c4 <_cleanup>:
200071c4:	f649 3304 	movw	r3, #39684	; 0x9b04
200071c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200071cc:	6818      	ldr	r0, [r3, #0]
200071ce:	e7f3      	b.n	200071b8 <_cleanup_r>

200071d0 <std>:
200071d0:	b510      	push	{r4, lr}
200071d2:	4604      	mov	r4, r0
200071d4:	2300      	movs	r3, #0
200071d6:	305c      	adds	r0, #92	; 0x5c
200071d8:	81a1      	strh	r1, [r4, #12]
200071da:	4619      	mov	r1, r3
200071dc:	81e2      	strh	r2, [r4, #14]
200071de:	2208      	movs	r2, #8
200071e0:	6023      	str	r3, [r4, #0]
200071e2:	6063      	str	r3, [r4, #4]
200071e4:	60a3      	str	r3, [r4, #8]
200071e6:	6663      	str	r3, [r4, #100]	; 0x64
200071e8:	6123      	str	r3, [r4, #16]
200071ea:	6163      	str	r3, [r4, #20]
200071ec:	61a3      	str	r3, [r4, #24]
200071ee:	f7fd f8db 	bl	200043a8 <memset>
200071f2:	f648 10a9 	movw	r0, #35241	; 0x89a9
200071f6:	f648 116d 	movw	r1, #35181	; 0x896d
200071fa:	f648 1245 	movw	r2, #35141	; 0x8945
200071fe:	f648 133d 	movw	r3, #35133	; 0x893d
20007202:	f2c2 0000 	movt	r0, #8192	; 0x2000
20007206:	f2c2 0100 	movt	r1, #8192	; 0x2000
2000720a:	f2c2 0200 	movt	r2, #8192	; 0x2000
2000720e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007212:	6260      	str	r0, [r4, #36]	; 0x24
20007214:	62a1      	str	r1, [r4, #40]	; 0x28
20007216:	62e2      	str	r2, [r4, #44]	; 0x2c
20007218:	6323      	str	r3, [r4, #48]	; 0x30
2000721a:	6224      	str	r4, [r4, #32]
2000721c:	bd10      	pop	{r4, pc}
2000721e:	bf00      	nop

20007220 <__sfmoreglue>:
20007220:	b570      	push	{r4, r5, r6, lr}
20007222:	2568      	movs	r5, #104	; 0x68
20007224:	460e      	mov	r6, r1
20007226:	fb05 f501 	mul.w	r5, r5, r1
2000722a:	f105 010c 	add.w	r1, r5, #12
2000722e:	f7fc fd21 	bl	20003c74 <_malloc_r>
20007232:	4604      	mov	r4, r0
20007234:	b148      	cbz	r0, 2000724a <__sfmoreglue+0x2a>
20007236:	f100 030c 	add.w	r3, r0, #12
2000723a:	2100      	movs	r1, #0
2000723c:	6046      	str	r6, [r0, #4]
2000723e:	462a      	mov	r2, r5
20007240:	4618      	mov	r0, r3
20007242:	6021      	str	r1, [r4, #0]
20007244:	60a3      	str	r3, [r4, #8]
20007246:	f7fd f8af 	bl	200043a8 <memset>
2000724a:	4620      	mov	r0, r4
2000724c:	bd70      	pop	{r4, r5, r6, pc}
2000724e:	bf00      	nop

20007250 <__sfp>:
20007250:	f649 3304 	movw	r3, #39684	; 0x9b04
20007254:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007258:	b570      	push	{r4, r5, r6, lr}
2000725a:	681d      	ldr	r5, [r3, #0]
2000725c:	4606      	mov	r6, r0
2000725e:	69ab      	ldr	r3, [r5, #24]
20007260:	2b00      	cmp	r3, #0
20007262:	d02a      	beq.n	200072ba <__sfp+0x6a>
20007264:	35d8      	adds	r5, #216	; 0xd8
20007266:	686b      	ldr	r3, [r5, #4]
20007268:	68ac      	ldr	r4, [r5, #8]
2000726a:	3b01      	subs	r3, #1
2000726c:	d503      	bpl.n	20007276 <__sfp+0x26>
2000726e:	e020      	b.n	200072b2 <__sfp+0x62>
20007270:	3468      	adds	r4, #104	; 0x68
20007272:	3b01      	subs	r3, #1
20007274:	d41d      	bmi.n	200072b2 <__sfp+0x62>
20007276:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
2000727a:	2a00      	cmp	r2, #0
2000727c:	d1f8      	bne.n	20007270 <__sfp+0x20>
2000727e:	2500      	movs	r5, #0
20007280:	f04f 33ff 	mov.w	r3, #4294967295
20007284:	6665      	str	r5, [r4, #100]	; 0x64
20007286:	f104 005c 	add.w	r0, r4, #92	; 0x5c
2000728a:	81e3      	strh	r3, [r4, #14]
2000728c:	4629      	mov	r1, r5
2000728e:	f04f 0301 	mov.w	r3, #1
20007292:	6025      	str	r5, [r4, #0]
20007294:	81a3      	strh	r3, [r4, #12]
20007296:	2208      	movs	r2, #8
20007298:	60a5      	str	r5, [r4, #8]
2000729a:	6065      	str	r5, [r4, #4]
2000729c:	6125      	str	r5, [r4, #16]
2000729e:	6165      	str	r5, [r4, #20]
200072a0:	61a5      	str	r5, [r4, #24]
200072a2:	f7fd f881 	bl	200043a8 <memset>
200072a6:	64e5      	str	r5, [r4, #76]	; 0x4c
200072a8:	6365      	str	r5, [r4, #52]	; 0x34
200072aa:	63a5      	str	r5, [r4, #56]	; 0x38
200072ac:	64a5      	str	r5, [r4, #72]	; 0x48
200072ae:	4620      	mov	r0, r4
200072b0:	bd70      	pop	{r4, r5, r6, pc}
200072b2:	6828      	ldr	r0, [r5, #0]
200072b4:	b128      	cbz	r0, 200072c2 <__sfp+0x72>
200072b6:	4605      	mov	r5, r0
200072b8:	e7d5      	b.n	20007266 <__sfp+0x16>
200072ba:	4628      	mov	r0, r5
200072bc:	f000 f80c 	bl	200072d8 <__sinit>
200072c0:	e7d0      	b.n	20007264 <__sfp+0x14>
200072c2:	4630      	mov	r0, r6
200072c4:	2104      	movs	r1, #4
200072c6:	f7ff ffab 	bl	20007220 <__sfmoreglue>
200072ca:	6028      	str	r0, [r5, #0]
200072cc:	2800      	cmp	r0, #0
200072ce:	d1f2      	bne.n	200072b6 <__sfp+0x66>
200072d0:	230c      	movs	r3, #12
200072d2:	4604      	mov	r4, r0
200072d4:	6033      	str	r3, [r6, #0]
200072d6:	e7ea      	b.n	200072ae <__sfp+0x5e>

200072d8 <__sinit>:
200072d8:	b570      	push	{r4, r5, r6, lr}
200072da:	6986      	ldr	r6, [r0, #24]
200072dc:	4604      	mov	r4, r0
200072de:	b106      	cbz	r6, 200072e2 <__sinit+0xa>
200072e0:	bd70      	pop	{r4, r5, r6, pc}
200072e2:	f247 13b9 	movw	r3, #29113	; 0x71b9
200072e6:	2501      	movs	r5, #1
200072e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200072ec:	f8c0 60d8 	str.w	r6, [r0, #216]	; 0xd8
200072f0:	6283      	str	r3, [r0, #40]	; 0x28
200072f2:	f8c0 60dc 	str.w	r6, [r0, #220]	; 0xdc
200072f6:	f8c0 60e0 	str.w	r6, [r0, #224]	; 0xe0
200072fa:	6185      	str	r5, [r0, #24]
200072fc:	f7ff ffa8 	bl	20007250 <__sfp>
20007300:	6060      	str	r0, [r4, #4]
20007302:	4620      	mov	r0, r4
20007304:	f7ff ffa4 	bl	20007250 <__sfp>
20007308:	60a0      	str	r0, [r4, #8]
2000730a:	4620      	mov	r0, r4
2000730c:	f7ff ffa0 	bl	20007250 <__sfp>
20007310:	4632      	mov	r2, r6
20007312:	2104      	movs	r1, #4
20007314:	4623      	mov	r3, r4
20007316:	60e0      	str	r0, [r4, #12]
20007318:	6860      	ldr	r0, [r4, #4]
2000731a:	f7ff ff59 	bl	200071d0 <std>
2000731e:	462a      	mov	r2, r5
20007320:	68a0      	ldr	r0, [r4, #8]
20007322:	2109      	movs	r1, #9
20007324:	4623      	mov	r3, r4
20007326:	f7ff ff53 	bl	200071d0 <std>
2000732a:	4623      	mov	r3, r4
2000732c:	68e0      	ldr	r0, [r4, #12]
2000732e:	2112      	movs	r1, #18
20007330:	2202      	movs	r2, #2
20007332:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
20007336:	e74b      	b.n	200071d0 <std>

20007338 <_malloc_trim_r>:
20007338:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
2000733a:	f649 6498 	movw	r4, #40600	; 0x9e98
2000733e:	f2c2 0400 	movt	r4, #8192	; 0x2000
20007342:	460f      	mov	r7, r1
20007344:	4605      	mov	r5, r0
20007346:	f7fd f899 	bl	2000447c <__malloc_lock>
2000734a:	68a3      	ldr	r3, [r4, #8]
2000734c:	685e      	ldr	r6, [r3, #4]
2000734e:	f026 0603 	bic.w	r6, r6, #3
20007352:	f506 637e 	add.w	r3, r6, #4064	; 0xfe0
20007356:	330f      	adds	r3, #15
20007358:	1bdf      	subs	r7, r3, r7
2000735a:	0b3f      	lsrs	r7, r7, #12
2000735c:	3f01      	subs	r7, #1
2000735e:	033f      	lsls	r7, r7, #12
20007360:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
20007364:	db07      	blt.n	20007376 <_malloc_trim_r+0x3e>
20007366:	2100      	movs	r1, #0
20007368:	4628      	mov	r0, r5
2000736a:	f7fd f901 	bl	20004570 <_sbrk_r>
2000736e:	68a3      	ldr	r3, [r4, #8]
20007370:	18f3      	adds	r3, r6, r3
20007372:	4283      	cmp	r3, r0
20007374:	d004      	beq.n	20007380 <_malloc_trim_r+0x48>
20007376:	4628      	mov	r0, r5
20007378:	f7fd f882 	bl	20004480 <__malloc_unlock>
2000737c:	2000      	movs	r0, #0
2000737e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20007380:	4279      	negs	r1, r7
20007382:	4628      	mov	r0, r5
20007384:	f7fd f8f4 	bl	20004570 <_sbrk_r>
20007388:	f1b0 3fff 	cmp.w	r0, #4294967295
2000738c:	d010      	beq.n	200073b0 <_malloc_trim_r+0x78>
2000738e:	68a2      	ldr	r2, [r4, #8]
20007390:	f24a 3314 	movw	r3, #41748	; 0xa314
20007394:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007398:	1bf6      	subs	r6, r6, r7
2000739a:	f046 0601 	orr.w	r6, r6, #1
2000739e:	4628      	mov	r0, r5
200073a0:	6056      	str	r6, [r2, #4]
200073a2:	681a      	ldr	r2, [r3, #0]
200073a4:	1bd7      	subs	r7, r2, r7
200073a6:	601f      	str	r7, [r3, #0]
200073a8:	f7fd f86a 	bl	20004480 <__malloc_unlock>
200073ac:	2001      	movs	r0, #1
200073ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
200073b0:	2100      	movs	r1, #0
200073b2:	4628      	mov	r0, r5
200073b4:	f7fd f8dc 	bl	20004570 <_sbrk_r>
200073b8:	68a3      	ldr	r3, [r4, #8]
200073ba:	1ac2      	subs	r2, r0, r3
200073bc:	2a0f      	cmp	r2, #15
200073be:	ddda      	ble.n	20007376 <_malloc_trim_r+0x3e>
200073c0:	f24a 24a0 	movw	r4, #41632	; 0xa2a0
200073c4:	f24a 3114 	movw	r1, #41748	; 0xa314
200073c8:	f2c2 0400 	movt	r4, #8192	; 0x2000
200073cc:	f2c2 0100 	movt	r1, #8192	; 0x2000
200073d0:	f042 0201 	orr.w	r2, r2, #1
200073d4:	6824      	ldr	r4, [r4, #0]
200073d6:	1b00      	subs	r0, r0, r4
200073d8:	6008      	str	r0, [r1, #0]
200073da:	605a      	str	r2, [r3, #4]
200073dc:	e7cb      	b.n	20007376 <_malloc_trim_r+0x3e>
200073de:	bf00      	nop

200073e0 <_free_r>:
200073e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
200073e4:	4605      	mov	r5, r0
200073e6:	460c      	mov	r4, r1
200073e8:	2900      	cmp	r1, #0
200073ea:	f000 8088 	beq.w	200074fe <_free_r+0x11e>
200073ee:	f7fd f845 	bl	2000447c <__malloc_lock>
200073f2:	f1a4 0208 	sub.w	r2, r4, #8
200073f6:	f649 6098 	movw	r0, #40600	; 0x9e98
200073fa:	6856      	ldr	r6, [r2, #4]
200073fc:	f2c2 0000 	movt	r0, #8192	; 0x2000
20007400:	f026 0301 	bic.w	r3, r6, #1
20007404:	f8d0 c008 	ldr.w	ip, [r0, #8]
20007408:	18d1      	adds	r1, r2, r3
2000740a:	458c      	cmp	ip, r1
2000740c:	684f      	ldr	r7, [r1, #4]
2000740e:	f027 0703 	bic.w	r7, r7, #3
20007412:	f000 8095 	beq.w	20007540 <_free_r+0x160>
20007416:	f016 0601 	ands.w	r6, r6, #1
2000741a:	604f      	str	r7, [r1, #4]
2000741c:	d05f      	beq.n	200074de <_free_r+0xfe>
2000741e:	2600      	movs	r6, #0
20007420:	19cc      	adds	r4, r1, r7
20007422:	6864      	ldr	r4, [r4, #4]
20007424:	f014 0f01 	tst.w	r4, #1
20007428:	d106      	bne.n	20007438 <_free_r+0x58>
2000742a:	19db      	adds	r3, r3, r7
2000742c:	2e00      	cmp	r6, #0
2000742e:	d07a      	beq.n	20007526 <_free_r+0x146>
20007430:	688c      	ldr	r4, [r1, #8]
20007432:	68c9      	ldr	r1, [r1, #12]
20007434:	608c      	str	r4, [r1, #8]
20007436:	60e1      	str	r1, [r4, #12]
20007438:	f043 0101 	orr.w	r1, r3, #1
2000743c:	50d3      	str	r3, [r2, r3]
2000743e:	6051      	str	r1, [r2, #4]
20007440:	2e00      	cmp	r6, #0
20007442:	d147      	bne.n	200074d4 <_free_r+0xf4>
20007444:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
20007448:	d35b      	bcc.n	20007502 <_free_r+0x122>
2000744a:	0a59      	lsrs	r1, r3, #9
2000744c:	2904      	cmp	r1, #4
2000744e:	bf9e      	ittt	ls
20007450:	ea4f 1c93 	movls.w	ip, r3, lsr #6
20007454:	f10c 0c38 	addls.w	ip, ip, #56	; 0x38
20007458:	ea4f 04cc 	movls.w	r4, ip, lsl #3
2000745c:	d928      	bls.n	200074b0 <_free_r+0xd0>
2000745e:	2914      	cmp	r1, #20
20007460:	bf9c      	itt	ls
20007462:	f101 0c5b 	addls.w	ip, r1, #91	; 0x5b
20007466:	ea4f 04cc 	movls.w	r4, ip, lsl #3
2000746a:	d921      	bls.n	200074b0 <_free_r+0xd0>
2000746c:	2954      	cmp	r1, #84	; 0x54
2000746e:	bf9e      	ittt	ls
20007470:	ea4f 3c13 	movls.w	ip, r3, lsr #12
20007474:	f10c 0c6e 	addls.w	ip, ip, #110	; 0x6e
20007478:	ea4f 04cc 	movls.w	r4, ip, lsl #3
2000747c:	d918      	bls.n	200074b0 <_free_r+0xd0>
2000747e:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
20007482:	bf9e      	ittt	ls
20007484:	ea4f 3cd3 	movls.w	ip, r3, lsr #15
20007488:	f10c 0c77 	addls.w	ip, ip, #119	; 0x77
2000748c:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20007490:	d90e      	bls.n	200074b0 <_free_r+0xd0>
20007492:	f240 5c54 	movw	ip, #1364	; 0x554
20007496:	4561      	cmp	r1, ip
20007498:	bf95      	itete	ls
2000749a:	ea4f 4c93 	movls.w	ip, r3, lsr #18
2000749e:	f44f 747c 	movhi.w	r4, #1008	; 0x3f0
200074a2:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
200074a6:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
200074aa:	bf98      	it	ls
200074ac:	ea4f 04cc 	movls.w	r4, ip, lsl #3
200074b0:	1904      	adds	r4, r0, r4
200074b2:	68a1      	ldr	r1, [r4, #8]
200074b4:	42a1      	cmp	r1, r4
200074b6:	d103      	bne.n	200074c0 <_free_r+0xe0>
200074b8:	e064      	b.n	20007584 <_free_r+0x1a4>
200074ba:	6889      	ldr	r1, [r1, #8]
200074bc:	428c      	cmp	r4, r1
200074be:	d004      	beq.n	200074ca <_free_r+0xea>
200074c0:	6848      	ldr	r0, [r1, #4]
200074c2:	f020 0003 	bic.w	r0, r0, #3
200074c6:	4283      	cmp	r3, r0
200074c8:	d3f7      	bcc.n	200074ba <_free_r+0xda>
200074ca:	68cb      	ldr	r3, [r1, #12]
200074cc:	60d3      	str	r3, [r2, #12]
200074ce:	6091      	str	r1, [r2, #8]
200074d0:	60ca      	str	r2, [r1, #12]
200074d2:	609a      	str	r2, [r3, #8]
200074d4:	4628      	mov	r0, r5
200074d6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
200074da:	f7fc bfd1 	b.w	20004480 <__malloc_unlock>
200074de:	f854 4c08 	ldr.w	r4, [r4, #-8]
200074e2:	f100 0c08 	add.w	ip, r0, #8
200074e6:	1b12      	subs	r2, r2, r4
200074e8:	191b      	adds	r3, r3, r4
200074ea:	6894      	ldr	r4, [r2, #8]
200074ec:	4564      	cmp	r4, ip
200074ee:	d047      	beq.n	20007580 <_free_r+0x1a0>
200074f0:	f8d2 c00c 	ldr.w	ip, [r2, #12]
200074f4:	f8cc 4008 	str.w	r4, [ip, #8]
200074f8:	f8c4 c00c 	str.w	ip, [r4, #12]
200074fc:	e790      	b.n	20007420 <_free_r+0x40>
200074fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20007502:	08db      	lsrs	r3, r3, #3
20007504:	f04f 0c01 	mov.w	ip, #1
20007508:	6846      	ldr	r6, [r0, #4]
2000750a:	eb00 01c3 	add.w	r1, r0, r3, lsl #3
2000750e:	109b      	asrs	r3, r3, #2
20007510:	fa0c f303 	lsl.w	r3, ip, r3
20007514:	60d1      	str	r1, [r2, #12]
20007516:	688c      	ldr	r4, [r1, #8]
20007518:	ea46 0303 	orr.w	r3, r6, r3
2000751c:	6043      	str	r3, [r0, #4]
2000751e:	6094      	str	r4, [r2, #8]
20007520:	60e2      	str	r2, [r4, #12]
20007522:	608a      	str	r2, [r1, #8]
20007524:	e7d6      	b.n	200074d4 <_free_r+0xf4>
20007526:	688c      	ldr	r4, [r1, #8]
20007528:	4f1c      	ldr	r7, [pc, #112]	; (2000759c <_free_r+0x1bc>)
2000752a:	42bc      	cmp	r4, r7
2000752c:	d181      	bne.n	20007432 <_free_r+0x52>
2000752e:	50d3      	str	r3, [r2, r3]
20007530:	f043 0301 	orr.w	r3, r3, #1
20007534:	60e2      	str	r2, [r4, #12]
20007536:	60a2      	str	r2, [r4, #8]
20007538:	6053      	str	r3, [r2, #4]
2000753a:	6094      	str	r4, [r2, #8]
2000753c:	60d4      	str	r4, [r2, #12]
2000753e:	e7c9      	b.n	200074d4 <_free_r+0xf4>
20007540:	18fb      	adds	r3, r7, r3
20007542:	f016 0f01 	tst.w	r6, #1
20007546:	d107      	bne.n	20007558 <_free_r+0x178>
20007548:	f854 1c08 	ldr.w	r1, [r4, #-8]
2000754c:	1a52      	subs	r2, r2, r1
2000754e:	185b      	adds	r3, r3, r1
20007550:	68d4      	ldr	r4, [r2, #12]
20007552:	6891      	ldr	r1, [r2, #8]
20007554:	60a1      	str	r1, [r4, #8]
20007556:	60cc      	str	r4, [r1, #12]
20007558:	f24a 21a4 	movw	r1, #41636	; 0xa2a4
2000755c:	6082      	str	r2, [r0, #8]
2000755e:	f2c2 0100 	movt	r1, #8192	; 0x2000
20007562:	f043 0001 	orr.w	r0, r3, #1
20007566:	6050      	str	r0, [r2, #4]
20007568:	680a      	ldr	r2, [r1, #0]
2000756a:	4293      	cmp	r3, r2
2000756c:	d3b2      	bcc.n	200074d4 <_free_r+0xf4>
2000756e:	f24a 3310 	movw	r3, #41744	; 0xa310
20007572:	4628      	mov	r0, r5
20007574:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007578:	6819      	ldr	r1, [r3, #0]
2000757a:	f7ff fedd 	bl	20007338 <_malloc_trim_r>
2000757e:	e7a9      	b.n	200074d4 <_free_r+0xf4>
20007580:	2601      	movs	r6, #1
20007582:	e74d      	b.n	20007420 <_free_r+0x40>
20007584:	2601      	movs	r6, #1
20007586:	6844      	ldr	r4, [r0, #4]
20007588:	ea4f 0cac 	mov.w	ip, ip, asr #2
2000758c:	460b      	mov	r3, r1
2000758e:	fa06 fc0c 	lsl.w	ip, r6, ip
20007592:	ea44 040c 	orr.w	r4, r4, ip
20007596:	6044      	str	r4, [r0, #4]
20007598:	e798      	b.n	200074cc <_free_r+0xec>
2000759a:	bf00      	nop
2000759c:	20009ea0 	.word	0x20009ea0

200075a0 <__sfvwrite_r>:
200075a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200075a4:	6893      	ldr	r3, [r2, #8]
200075a6:	b085      	sub	sp, #20
200075a8:	4690      	mov	r8, r2
200075aa:	460c      	mov	r4, r1
200075ac:	9003      	str	r0, [sp, #12]
200075ae:	2b00      	cmp	r3, #0
200075b0:	d064      	beq.n	2000767c <__sfvwrite_r+0xdc>
200075b2:	8988      	ldrh	r0, [r1, #12]
200075b4:	fa1f fa80 	uxth.w	sl, r0
200075b8:	f01a 0f08 	tst.w	sl, #8
200075bc:	f000 80a0 	beq.w	20007700 <__sfvwrite_r+0x160>
200075c0:	690b      	ldr	r3, [r1, #16]
200075c2:	2b00      	cmp	r3, #0
200075c4:	f000 809c 	beq.w	20007700 <__sfvwrite_r+0x160>
200075c8:	f01a 0b02 	ands.w	fp, sl, #2
200075cc:	f8d8 5000 	ldr.w	r5, [r8]
200075d0:	bf1c      	itt	ne
200075d2:	f04f 0a00 	movne.w	sl, #0
200075d6:	4657      	movne	r7, sl
200075d8:	d136      	bne.n	20007648 <__sfvwrite_r+0xa8>
200075da:	f01a 0a01 	ands.w	sl, sl, #1
200075de:	bf1d      	ittte	ne
200075e0:	46dc      	movne	ip, fp
200075e2:	46d9      	movne	r9, fp
200075e4:	465f      	movne	r7, fp
200075e6:	4656      	moveq	r6, sl
200075e8:	d152      	bne.n	20007690 <__sfvwrite_r+0xf0>
200075ea:	b326      	cbz	r6, 20007636 <__sfvwrite_r+0x96>
200075ec:	b280      	uxth	r0, r0
200075ee:	68a7      	ldr	r7, [r4, #8]
200075f0:	f410 7f00 	tst.w	r0, #512	; 0x200
200075f4:	f000 808f 	beq.w	20007716 <__sfvwrite_r+0x176>
200075f8:	42be      	cmp	r6, r7
200075fa:	46bb      	mov	fp, r7
200075fc:	f080 80a7 	bcs.w	2000774e <__sfvwrite_r+0x1ae>
20007600:	6820      	ldr	r0, [r4, #0]
20007602:	4637      	mov	r7, r6
20007604:	46b3      	mov	fp, r6
20007606:	465a      	mov	r2, fp
20007608:	4651      	mov	r1, sl
2000760a:	f000 fa95 	bl	20007b38 <memmove>
2000760e:	68a2      	ldr	r2, [r4, #8]
20007610:	6823      	ldr	r3, [r4, #0]
20007612:	46b1      	mov	r9, r6
20007614:	1bd7      	subs	r7, r2, r7
20007616:	60a7      	str	r7, [r4, #8]
20007618:	4637      	mov	r7, r6
2000761a:	445b      	add	r3, fp
2000761c:	6023      	str	r3, [r4, #0]
2000761e:	f8d8 3008 	ldr.w	r3, [r8, #8]
20007622:	ebc9 0606 	rsb	r6, r9, r6
20007626:	44ca      	add	sl, r9
20007628:	1bdf      	subs	r7, r3, r7
2000762a:	f8c8 7008 	str.w	r7, [r8, #8]
2000762e:	b32f      	cbz	r7, 2000767c <__sfvwrite_r+0xdc>
20007630:	89a0      	ldrh	r0, [r4, #12]
20007632:	2e00      	cmp	r6, #0
20007634:	d1da      	bne.n	200075ec <__sfvwrite_r+0x4c>
20007636:	f8d5 a000 	ldr.w	sl, [r5]
2000763a:	686e      	ldr	r6, [r5, #4]
2000763c:	3508      	adds	r5, #8
2000763e:	e7d4      	b.n	200075ea <__sfvwrite_r+0x4a>
20007640:	f8d5 a000 	ldr.w	sl, [r5]
20007644:	686f      	ldr	r7, [r5, #4]
20007646:	3508      	adds	r5, #8
20007648:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
2000764c:	bf34      	ite	cc
2000764e:	463b      	movcc	r3, r7
20007650:	f44f 6380 	movcs.w	r3, #1024	; 0x400
20007654:	4652      	mov	r2, sl
20007656:	9803      	ldr	r0, [sp, #12]
20007658:	2f00      	cmp	r7, #0
2000765a:	d0f1      	beq.n	20007640 <__sfvwrite_r+0xa0>
2000765c:	6aa6      	ldr	r6, [r4, #40]	; 0x28
2000765e:	6a21      	ldr	r1, [r4, #32]
20007660:	47b0      	blx	r6
20007662:	2800      	cmp	r0, #0
20007664:	4482      	add	sl, r0
20007666:	ebc0 0707 	rsb	r7, r0, r7
2000766a:	f340 80ec 	ble.w	20007846 <__sfvwrite_r+0x2a6>
2000766e:	f8d8 3008 	ldr.w	r3, [r8, #8]
20007672:	1a18      	subs	r0, r3, r0
20007674:	f8c8 0008 	str.w	r0, [r8, #8]
20007678:	2800      	cmp	r0, #0
2000767a:	d1e5      	bne.n	20007648 <__sfvwrite_r+0xa8>
2000767c:	2000      	movs	r0, #0
2000767e:	b005      	add	sp, #20
20007680:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20007684:	f8d5 9000 	ldr.w	r9, [r5]
20007688:	f04f 0c00 	mov.w	ip, #0
2000768c:	686f      	ldr	r7, [r5, #4]
2000768e:	3508      	adds	r5, #8
20007690:	2f00      	cmp	r7, #0
20007692:	d0f7      	beq.n	20007684 <__sfvwrite_r+0xe4>
20007694:	f1bc 0f00 	cmp.w	ip, #0
20007698:	f000 80b5 	beq.w	20007806 <__sfvwrite_r+0x266>
2000769c:	6963      	ldr	r3, [r4, #20]
2000769e:	45bb      	cmp	fp, r7
200076a0:	bf34      	ite	cc
200076a2:	46da      	movcc	sl, fp
200076a4:	46ba      	movcs	sl, r7
200076a6:	68a6      	ldr	r6, [r4, #8]
200076a8:	6820      	ldr	r0, [r4, #0]
200076aa:	6922      	ldr	r2, [r4, #16]
200076ac:	199e      	adds	r6, r3, r6
200076ae:	4290      	cmp	r0, r2
200076b0:	bf94      	ite	ls
200076b2:	2200      	movls	r2, #0
200076b4:	2201      	movhi	r2, #1
200076b6:	45b2      	cmp	sl, r6
200076b8:	bfd4      	ite	le
200076ba:	2200      	movle	r2, #0
200076bc:	f002 0201 	andgt.w	r2, r2, #1
200076c0:	2a00      	cmp	r2, #0
200076c2:	f040 80ae 	bne.w	20007822 <__sfvwrite_r+0x282>
200076c6:	459a      	cmp	sl, r3
200076c8:	f2c0 8082 	blt.w	200077d0 <__sfvwrite_r+0x230>
200076cc:	6aa6      	ldr	r6, [r4, #40]	; 0x28
200076ce:	464a      	mov	r2, r9
200076d0:	f8cd c004 	str.w	ip, [sp, #4]
200076d4:	9803      	ldr	r0, [sp, #12]
200076d6:	6a21      	ldr	r1, [r4, #32]
200076d8:	47b0      	blx	r6
200076da:	f8dd c004 	ldr.w	ip, [sp, #4]
200076de:	1e06      	subs	r6, r0, #0
200076e0:	f340 80b1 	ble.w	20007846 <__sfvwrite_r+0x2a6>
200076e4:	ebbb 0b06 	subs.w	fp, fp, r6
200076e8:	f000 8086 	beq.w	200077f8 <__sfvwrite_r+0x258>
200076ec:	f8d8 3008 	ldr.w	r3, [r8, #8]
200076f0:	44b1      	add	r9, r6
200076f2:	1bbf      	subs	r7, r7, r6
200076f4:	1b9e      	subs	r6, r3, r6
200076f6:	f8c8 6008 	str.w	r6, [r8, #8]
200076fa:	2e00      	cmp	r6, #0
200076fc:	d1c8      	bne.n	20007690 <__sfvwrite_r+0xf0>
200076fe:	e7bd      	b.n	2000767c <__sfvwrite_r+0xdc>
20007700:	9803      	ldr	r0, [sp, #12]
20007702:	4621      	mov	r1, r4
20007704:	f7fe fc18 	bl	20005f38 <__swsetup_r>
20007708:	2800      	cmp	r0, #0
2000770a:	f040 80d4 	bne.w	200078b6 <__sfvwrite_r+0x316>
2000770e:	89a0      	ldrh	r0, [r4, #12]
20007710:	fa1f fa80 	uxth.w	sl, r0
20007714:	e758      	b.n	200075c8 <__sfvwrite_r+0x28>
20007716:	6820      	ldr	r0, [r4, #0]
20007718:	46b9      	mov	r9, r7
2000771a:	6923      	ldr	r3, [r4, #16]
2000771c:	4298      	cmp	r0, r3
2000771e:	bf94      	ite	ls
20007720:	2300      	movls	r3, #0
20007722:	2301      	movhi	r3, #1
20007724:	42b7      	cmp	r7, r6
20007726:	bf2c      	ite	cs
20007728:	2300      	movcs	r3, #0
2000772a:	f003 0301 	andcc.w	r3, r3, #1
2000772e:	2b00      	cmp	r3, #0
20007730:	f040 809d 	bne.w	2000786e <__sfvwrite_r+0x2ce>
20007734:	6963      	ldr	r3, [r4, #20]
20007736:	429e      	cmp	r6, r3
20007738:	f0c0 808c 	bcc.w	20007854 <__sfvwrite_r+0x2b4>
2000773c:	6aa7      	ldr	r7, [r4, #40]	; 0x28
2000773e:	4652      	mov	r2, sl
20007740:	9803      	ldr	r0, [sp, #12]
20007742:	6a21      	ldr	r1, [r4, #32]
20007744:	47b8      	blx	r7
20007746:	1e07      	subs	r7, r0, #0
20007748:	dd7d      	ble.n	20007846 <__sfvwrite_r+0x2a6>
2000774a:	46b9      	mov	r9, r7
2000774c:	e767      	b.n	2000761e <__sfvwrite_r+0x7e>
2000774e:	f410 6f90 	tst.w	r0, #1152	; 0x480
20007752:	bf08      	it	eq
20007754:	6820      	ldreq	r0, [r4, #0]
20007756:	f43f af56 	beq.w	20007606 <__sfvwrite_r+0x66>
2000775a:	6962      	ldr	r2, [r4, #20]
2000775c:	6921      	ldr	r1, [r4, #16]
2000775e:	6823      	ldr	r3, [r4, #0]
20007760:	eb02 0942 	add.w	r9, r2, r2, lsl #1
20007764:	1a5b      	subs	r3, r3, r1
20007766:	eb09 79d9 	add.w	r9, r9, r9, lsr #31
2000776a:	f103 0c01 	add.w	ip, r3, #1
2000776e:	44b4      	add	ip, r6
20007770:	ea4f 0969 	mov.w	r9, r9, asr #1
20007774:	45e1      	cmp	r9, ip
20007776:	464a      	mov	r2, r9
20007778:	bf3c      	itt	cc
2000777a:	46e1      	movcc	r9, ip
2000777c:	464a      	movcc	r2, r9
2000777e:	f410 6f80 	tst.w	r0, #1024	; 0x400
20007782:	f000 8083 	beq.w	2000788c <__sfvwrite_r+0x2ec>
20007786:	4611      	mov	r1, r2
20007788:	9803      	ldr	r0, [sp, #12]
2000778a:	9302      	str	r3, [sp, #8]
2000778c:	f7fc fa72 	bl	20003c74 <_malloc_r>
20007790:	9b02      	ldr	r3, [sp, #8]
20007792:	2800      	cmp	r0, #0
20007794:	f000 8099 	beq.w	200078ca <__sfvwrite_r+0x32a>
20007798:	461a      	mov	r2, r3
2000779a:	6921      	ldr	r1, [r4, #16]
2000779c:	9302      	str	r3, [sp, #8]
2000779e:	9001      	str	r0, [sp, #4]
200077a0:	f7fc fd3a 	bl	20004218 <memcpy>
200077a4:	89a2      	ldrh	r2, [r4, #12]
200077a6:	9b02      	ldr	r3, [sp, #8]
200077a8:	f8dd c004 	ldr.w	ip, [sp, #4]
200077ac:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
200077b0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
200077b4:	81a2      	strh	r2, [r4, #12]
200077b6:	ebc3 0209 	rsb	r2, r3, r9
200077ba:	eb0c 0003 	add.w	r0, ip, r3
200077be:	4637      	mov	r7, r6
200077c0:	46b3      	mov	fp, r6
200077c2:	60a2      	str	r2, [r4, #8]
200077c4:	f8c4 c010 	str.w	ip, [r4, #16]
200077c8:	6020      	str	r0, [r4, #0]
200077ca:	f8c4 9014 	str.w	r9, [r4, #20]
200077ce:	e71a      	b.n	20007606 <__sfvwrite_r+0x66>
200077d0:	4652      	mov	r2, sl
200077d2:	4649      	mov	r1, r9
200077d4:	4656      	mov	r6, sl
200077d6:	f8cd c004 	str.w	ip, [sp, #4]
200077da:	f000 f9ad 	bl	20007b38 <memmove>
200077de:	68a2      	ldr	r2, [r4, #8]
200077e0:	6823      	ldr	r3, [r4, #0]
200077e2:	ebbb 0b06 	subs.w	fp, fp, r6
200077e6:	ebca 0202 	rsb	r2, sl, r2
200077ea:	f8dd c004 	ldr.w	ip, [sp, #4]
200077ee:	4453      	add	r3, sl
200077f0:	60a2      	str	r2, [r4, #8]
200077f2:	6023      	str	r3, [r4, #0]
200077f4:	f47f af7a 	bne.w	200076ec <__sfvwrite_r+0x14c>
200077f8:	9803      	ldr	r0, [sp, #12]
200077fa:	4621      	mov	r1, r4
200077fc:	f7ff fbfc 	bl	20006ff8 <_fflush_r>
20007800:	bb08      	cbnz	r0, 20007846 <__sfvwrite_r+0x2a6>
20007802:	46dc      	mov	ip, fp
20007804:	e772      	b.n	200076ec <__sfvwrite_r+0x14c>
20007806:	4648      	mov	r0, r9
20007808:	210a      	movs	r1, #10
2000780a:	463a      	mov	r2, r7
2000780c:	f000 f95a 	bl	20007ac4 <memchr>
20007810:	2800      	cmp	r0, #0
20007812:	d04b      	beq.n	200078ac <__sfvwrite_r+0x30c>
20007814:	f100 0b01 	add.w	fp, r0, #1
20007818:	f04f 0c01 	mov.w	ip, #1
2000781c:	ebc9 0b0b 	rsb	fp, r9, fp
20007820:	e73c      	b.n	2000769c <__sfvwrite_r+0xfc>
20007822:	4649      	mov	r1, r9
20007824:	4632      	mov	r2, r6
20007826:	f8cd c004 	str.w	ip, [sp, #4]
2000782a:	f000 f985 	bl	20007b38 <memmove>
2000782e:	6823      	ldr	r3, [r4, #0]
20007830:	4621      	mov	r1, r4
20007832:	9803      	ldr	r0, [sp, #12]
20007834:	199b      	adds	r3, r3, r6
20007836:	6023      	str	r3, [r4, #0]
20007838:	f7ff fbde 	bl	20006ff8 <_fflush_r>
2000783c:	f8dd c004 	ldr.w	ip, [sp, #4]
20007840:	2800      	cmp	r0, #0
20007842:	f43f af4f 	beq.w	200076e4 <__sfvwrite_r+0x144>
20007846:	89a3      	ldrh	r3, [r4, #12]
20007848:	f04f 30ff 	mov.w	r0, #4294967295
2000784c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20007850:	81a3      	strh	r3, [r4, #12]
20007852:	e714      	b.n	2000767e <__sfvwrite_r+0xde>
20007854:	4632      	mov	r2, r6
20007856:	4651      	mov	r1, sl
20007858:	f000 f96e 	bl	20007b38 <memmove>
2000785c:	68a2      	ldr	r2, [r4, #8]
2000785e:	6823      	ldr	r3, [r4, #0]
20007860:	4637      	mov	r7, r6
20007862:	1b92      	subs	r2, r2, r6
20007864:	46b1      	mov	r9, r6
20007866:	199b      	adds	r3, r3, r6
20007868:	60a2      	str	r2, [r4, #8]
2000786a:	6023      	str	r3, [r4, #0]
2000786c:	e6d7      	b.n	2000761e <__sfvwrite_r+0x7e>
2000786e:	4651      	mov	r1, sl
20007870:	463a      	mov	r2, r7
20007872:	f000 f961 	bl	20007b38 <memmove>
20007876:	6823      	ldr	r3, [r4, #0]
20007878:	9803      	ldr	r0, [sp, #12]
2000787a:	4621      	mov	r1, r4
2000787c:	19db      	adds	r3, r3, r7
2000787e:	6023      	str	r3, [r4, #0]
20007880:	f7ff fbba 	bl	20006ff8 <_fflush_r>
20007884:	2800      	cmp	r0, #0
20007886:	f43f aeca 	beq.w	2000761e <__sfvwrite_r+0x7e>
2000788a:	e7dc      	b.n	20007846 <__sfvwrite_r+0x2a6>
2000788c:	9803      	ldr	r0, [sp, #12]
2000788e:	9302      	str	r3, [sp, #8]
20007890:	f000 fe5a 	bl	20008548 <_realloc_r>
20007894:	9b02      	ldr	r3, [sp, #8]
20007896:	4684      	mov	ip, r0
20007898:	2800      	cmp	r0, #0
2000789a:	d18c      	bne.n	200077b6 <__sfvwrite_r+0x216>
2000789c:	6921      	ldr	r1, [r4, #16]
2000789e:	9803      	ldr	r0, [sp, #12]
200078a0:	f7ff fd9e 	bl	200073e0 <_free_r>
200078a4:	9903      	ldr	r1, [sp, #12]
200078a6:	230c      	movs	r3, #12
200078a8:	600b      	str	r3, [r1, #0]
200078aa:	e7cc      	b.n	20007846 <__sfvwrite_r+0x2a6>
200078ac:	f107 0b01 	add.w	fp, r7, #1
200078b0:	f04f 0c01 	mov.w	ip, #1
200078b4:	e6f2      	b.n	2000769c <__sfvwrite_r+0xfc>
200078b6:	9903      	ldr	r1, [sp, #12]
200078b8:	2209      	movs	r2, #9
200078ba:	89a3      	ldrh	r3, [r4, #12]
200078bc:	f04f 30ff 	mov.w	r0, #4294967295
200078c0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
200078c4:	600a      	str	r2, [r1, #0]
200078c6:	81a3      	strh	r3, [r4, #12]
200078c8:	e6d9      	b.n	2000767e <__sfvwrite_r+0xde>
200078ca:	9a03      	ldr	r2, [sp, #12]
200078cc:	230c      	movs	r3, #12
200078ce:	6013      	str	r3, [r2, #0]
200078d0:	e7b9      	b.n	20007846 <__sfvwrite_r+0x2a6>
200078d2:	bf00      	nop

200078d4 <_fwalk_reent>:
200078d4:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
200078d8:	4607      	mov	r7, r0
200078da:	468a      	mov	sl, r1
200078dc:	f7ff fc48 	bl	20007170 <__sfp_lock_acquire>
200078e0:	f117 06d8 	adds.w	r6, r7, #216	; 0xd8
200078e4:	bf08      	it	eq
200078e6:	46b0      	moveq	r8, r6
200078e8:	d018      	beq.n	2000791c <_fwalk_reent+0x48>
200078ea:	f04f 0800 	mov.w	r8, #0
200078ee:	6875      	ldr	r5, [r6, #4]
200078f0:	68b4      	ldr	r4, [r6, #8]
200078f2:	3d01      	subs	r5, #1
200078f4:	d40f      	bmi.n	20007916 <_fwalk_reent+0x42>
200078f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
200078fa:	b14b      	cbz	r3, 20007910 <_fwalk_reent+0x3c>
200078fc:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
20007900:	4621      	mov	r1, r4
20007902:	4638      	mov	r0, r7
20007904:	f1b3 3fff 	cmp.w	r3, #4294967295
20007908:	d002      	beq.n	20007910 <_fwalk_reent+0x3c>
2000790a:	47d0      	blx	sl
2000790c:	ea48 0800 	orr.w	r8, r8, r0
20007910:	3468      	adds	r4, #104	; 0x68
20007912:	3d01      	subs	r5, #1
20007914:	d5ef      	bpl.n	200078f6 <_fwalk_reent+0x22>
20007916:	6836      	ldr	r6, [r6, #0]
20007918:	2e00      	cmp	r6, #0
2000791a:	d1e8      	bne.n	200078ee <_fwalk_reent+0x1a>
2000791c:	f7ff fc2a 	bl	20007174 <__sfp_lock_release>
20007920:	4640      	mov	r0, r8
20007922:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
20007926:	bf00      	nop

20007928 <_fwalk>:
20007928:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
2000792c:	4606      	mov	r6, r0
2000792e:	4688      	mov	r8, r1
20007930:	f7ff fc1e 	bl	20007170 <__sfp_lock_acquire>
20007934:	36d8      	adds	r6, #216	; 0xd8
20007936:	bf08      	it	eq
20007938:	4637      	moveq	r7, r6
2000793a:	d015      	beq.n	20007968 <_fwalk+0x40>
2000793c:	2700      	movs	r7, #0
2000793e:	6875      	ldr	r5, [r6, #4]
20007940:	68b4      	ldr	r4, [r6, #8]
20007942:	3d01      	subs	r5, #1
20007944:	d40d      	bmi.n	20007962 <_fwalk+0x3a>
20007946:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
2000794a:	b13b      	cbz	r3, 2000795c <_fwalk+0x34>
2000794c:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
20007950:	4620      	mov	r0, r4
20007952:	f1b3 3fff 	cmp.w	r3, #4294967295
20007956:	d001      	beq.n	2000795c <_fwalk+0x34>
20007958:	47c0      	blx	r8
2000795a:	4307      	orrs	r7, r0
2000795c:	3468      	adds	r4, #104	; 0x68
2000795e:	3d01      	subs	r5, #1
20007960:	d5f1      	bpl.n	20007946 <_fwalk+0x1e>
20007962:	6836      	ldr	r6, [r6, #0]
20007964:	2e00      	cmp	r6, #0
20007966:	d1ea      	bne.n	2000793e <_fwalk+0x16>
20007968:	f7ff fc04 	bl	20007174 <__sfp_lock_release>
2000796c:	4638      	mov	r0, r7
2000796e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20007972:	bf00      	nop

20007974 <__locale_charset>:
20007974:	f649 33e4 	movw	r3, #39908	; 0x9be4
20007978:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000797c:	6818      	ldr	r0, [r3, #0]
2000797e:	4770      	bx	lr

20007980 <_localeconv_r>:
20007980:	4800      	ldr	r0, [pc, #0]	; (20007984 <_localeconv_r+0x4>)
20007982:	4770      	bx	lr
20007984:	20009be8 	.word	0x20009be8

20007988 <localeconv>:
20007988:	4800      	ldr	r0, [pc, #0]	; (2000798c <localeconv+0x4>)
2000798a:	4770      	bx	lr
2000798c:	20009be8 	.word	0x20009be8

20007990 <_setlocale_r>:
20007990:	b570      	push	{r4, r5, r6, lr}
20007992:	4605      	mov	r5, r0
20007994:	460e      	mov	r6, r1
20007996:	4614      	mov	r4, r2
20007998:	b172      	cbz	r2, 200079b8 <_setlocale_r+0x28>
2000799a:	f649 3108 	movw	r1, #39688	; 0x9b08
2000799e:	4610      	mov	r0, r2
200079a0:	f2c2 0100 	movt	r1, #8192	; 0x2000
200079a4:	f001 f812 	bl	200089cc <strcmp>
200079a8:	b958      	cbnz	r0, 200079c2 <_setlocale_r+0x32>
200079aa:	f649 3008 	movw	r0, #39688	; 0x9b08
200079ae:	622c      	str	r4, [r5, #32]
200079b0:	f2c2 0000 	movt	r0, #8192	; 0x2000
200079b4:	61ee      	str	r6, [r5, #28]
200079b6:	bd70      	pop	{r4, r5, r6, pc}
200079b8:	f649 3008 	movw	r0, #39688	; 0x9b08
200079bc:	f2c2 0000 	movt	r0, #8192	; 0x2000
200079c0:	bd70      	pop	{r4, r5, r6, pc}
200079c2:	f649 3140 	movw	r1, #39744	; 0x9b40
200079c6:	4620      	mov	r0, r4
200079c8:	f2c2 0100 	movt	r1, #8192	; 0x2000
200079cc:	f000 fffe 	bl	200089cc <strcmp>
200079d0:	2800      	cmp	r0, #0
200079d2:	d0ea      	beq.n	200079aa <_setlocale_r+0x1a>
200079d4:	2000      	movs	r0, #0
200079d6:	bd70      	pop	{r4, r5, r6, pc}

200079d8 <setlocale>:
200079d8:	f649 53a4 	movw	r3, #40356	; 0x9da4
200079dc:	460a      	mov	r2, r1
200079de:	f2c2 0300 	movt	r3, #8192	; 0x2000
200079e2:	4601      	mov	r1, r0
200079e4:	6818      	ldr	r0, [r3, #0]
200079e6:	e7d3      	b.n	20007990 <_setlocale_r>

200079e8 <__smakebuf_r>:
200079e8:	898b      	ldrh	r3, [r1, #12]
200079ea:	b5f0      	push	{r4, r5, r6, r7, lr}
200079ec:	460c      	mov	r4, r1
200079ee:	b29a      	uxth	r2, r3
200079f0:	b091      	sub	sp, #68	; 0x44
200079f2:	f012 0f02 	tst.w	r2, #2
200079f6:	4605      	mov	r5, r0
200079f8:	d141      	bne.n	20007a7e <__smakebuf_r+0x96>
200079fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
200079fe:	2900      	cmp	r1, #0
20007a00:	db18      	blt.n	20007a34 <__smakebuf_r+0x4c>
20007a02:	aa01      	add	r2, sp, #4
20007a04:	f001 f978 	bl	20008cf8 <_fstat_r>
20007a08:	2800      	cmp	r0, #0
20007a0a:	db11      	blt.n	20007a30 <__smakebuf_r+0x48>
20007a0c:	9b02      	ldr	r3, [sp, #8]
20007a0e:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
20007a12:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
20007a16:	bf14      	ite	ne
20007a18:	2700      	movne	r7, #0
20007a1a:	2701      	moveq	r7, #1
20007a1c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
20007a20:	d040      	beq.n	20007aa4 <__smakebuf_r+0xbc>
20007a22:	89a3      	ldrh	r3, [r4, #12]
20007a24:	f44f 6680 	mov.w	r6, #1024	; 0x400
20007a28:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
20007a2c:	81a3      	strh	r3, [r4, #12]
20007a2e:	e00b      	b.n	20007a48 <__smakebuf_r+0x60>
20007a30:	89a3      	ldrh	r3, [r4, #12]
20007a32:	b29a      	uxth	r2, r3
20007a34:	f012 0f80 	tst.w	r2, #128	; 0x80
20007a38:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
20007a3c:	bf0c      	ite	eq
20007a3e:	f44f 6680 	moveq.w	r6, #1024	; 0x400
20007a42:	2640      	movne	r6, #64	; 0x40
20007a44:	2700      	movs	r7, #0
20007a46:	81a3      	strh	r3, [r4, #12]
20007a48:	4628      	mov	r0, r5
20007a4a:	4631      	mov	r1, r6
20007a4c:	f7fc f912 	bl	20003c74 <_malloc_r>
20007a50:	b170      	cbz	r0, 20007a70 <__smakebuf_r+0x88>
20007a52:	89a1      	ldrh	r1, [r4, #12]
20007a54:	f247 12b9 	movw	r2, #29113	; 0x71b9
20007a58:	f2c2 0200 	movt	r2, #8192	; 0x2000
20007a5c:	6120      	str	r0, [r4, #16]
20007a5e:	f041 0180 	orr.w	r1, r1, #128	; 0x80
20007a62:	6166      	str	r6, [r4, #20]
20007a64:	62aa      	str	r2, [r5, #40]	; 0x28
20007a66:	81a1      	strh	r1, [r4, #12]
20007a68:	6020      	str	r0, [r4, #0]
20007a6a:	b97f      	cbnz	r7, 20007a8c <__smakebuf_r+0xa4>
20007a6c:	b011      	add	sp, #68	; 0x44
20007a6e:	bdf0      	pop	{r4, r5, r6, r7, pc}
20007a70:	89a3      	ldrh	r3, [r4, #12]
20007a72:	f413 7f00 	tst.w	r3, #512	; 0x200
20007a76:	d1f9      	bne.n	20007a6c <__smakebuf_r+0x84>
20007a78:	f043 0302 	orr.w	r3, r3, #2
20007a7c:	81a3      	strh	r3, [r4, #12]
20007a7e:	f104 0347 	add.w	r3, r4, #71	; 0x47
20007a82:	6123      	str	r3, [r4, #16]
20007a84:	6023      	str	r3, [r4, #0]
20007a86:	2301      	movs	r3, #1
20007a88:	6163      	str	r3, [r4, #20]
20007a8a:	e7ef      	b.n	20007a6c <__smakebuf_r+0x84>
20007a8c:	4628      	mov	r0, r5
20007a8e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
20007a92:	f001 f947 	bl	20008d24 <_isatty_r>
20007a96:	2800      	cmp	r0, #0
20007a98:	d0e8      	beq.n	20007a6c <__smakebuf_r+0x84>
20007a9a:	89a3      	ldrh	r3, [r4, #12]
20007a9c:	f043 0301 	orr.w	r3, r3, #1
20007aa0:	81a3      	strh	r3, [r4, #12]
20007aa2:	e7e3      	b.n	20007a6c <__smakebuf_r+0x84>
20007aa4:	f648 1345 	movw	r3, #35141	; 0x8945
20007aa8:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
20007aaa:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007aae:	429a      	cmp	r2, r3
20007ab0:	d1b7      	bne.n	20007a22 <__smakebuf_r+0x3a>
20007ab2:	89a2      	ldrh	r2, [r4, #12]
20007ab4:	f44f 6380 	mov.w	r3, #1024	; 0x400
20007ab8:	461e      	mov	r6, r3
20007aba:	6523      	str	r3, [r4, #80]	; 0x50
20007abc:	ea42 0303 	orr.w	r3, r2, r3
20007ac0:	81a3      	strh	r3, [r4, #12]
20007ac2:	e7c1      	b.n	20007a48 <__smakebuf_r+0x60>

20007ac4 <memchr>:
20007ac4:	f010 0f03 	tst.w	r0, #3
20007ac8:	b2c9      	uxtb	r1, r1
20007aca:	b410      	push	{r4}
20007acc:	d010      	beq.n	20007af0 <memchr+0x2c>
20007ace:	2a00      	cmp	r2, #0
20007ad0:	d02f      	beq.n	20007b32 <memchr+0x6e>
20007ad2:	7803      	ldrb	r3, [r0, #0]
20007ad4:	428b      	cmp	r3, r1
20007ad6:	d02a      	beq.n	20007b2e <memchr+0x6a>
20007ad8:	3a01      	subs	r2, #1
20007ada:	e005      	b.n	20007ae8 <memchr+0x24>
20007adc:	2a00      	cmp	r2, #0
20007ade:	d028      	beq.n	20007b32 <memchr+0x6e>
20007ae0:	7803      	ldrb	r3, [r0, #0]
20007ae2:	3a01      	subs	r2, #1
20007ae4:	428b      	cmp	r3, r1
20007ae6:	d022      	beq.n	20007b2e <memchr+0x6a>
20007ae8:	3001      	adds	r0, #1
20007aea:	f010 0f03 	tst.w	r0, #3
20007aee:	d1f5      	bne.n	20007adc <memchr+0x18>
20007af0:	2a03      	cmp	r2, #3
20007af2:	d911      	bls.n	20007b18 <memchr+0x54>
20007af4:	ea41 2401 	orr.w	r4, r1, r1, lsl #8
20007af8:	ea44 4404 	orr.w	r4, r4, r4, lsl #16
20007afc:	6803      	ldr	r3, [r0, #0]
20007afe:	ea84 0303 	eor.w	r3, r4, r3
20007b02:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
20007b06:	ea2c 0303 	bic.w	r3, ip, r3
20007b0a:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
20007b0e:	d103      	bne.n	20007b18 <memchr+0x54>
20007b10:	3a04      	subs	r2, #4
20007b12:	3004      	adds	r0, #4
20007b14:	2a03      	cmp	r2, #3
20007b16:	d8f1      	bhi.n	20007afc <memchr+0x38>
20007b18:	b15a      	cbz	r2, 20007b32 <memchr+0x6e>
20007b1a:	7803      	ldrb	r3, [r0, #0]
20007b1c:	428b      	cmp	r3, r1
20007b1e:	d006      	beq.n	20007b2e <memchr+0x6a>
20007b20:	3a01      	subs	r2, #1
20007b22:	b132      	cbz	r2, 20007b32 <memchr+0x6e>
20007b24:	f810 3f01 	ldrb.w	r3, [r0, #1]!
20007b28:	3a01      	subs	r2, #1
20007b2a:	428b      	cmp	r3, r1
20007b2c:	d1f9      	bne.n	20007b22 <memchr+0x5e>
20007b2e:	bc10      	pop	{r4}
20007b30:	4770      	bx	lr
20007b32:	2000      	movs	r0, #0
20007b34:	e7fb      	b.n	20007b2e <memchr+0x6a>
20007b36:	bf00      	nop

20007b38 <memmove>:
20007b38:	4288      	cmp	r0, r1
20007b3a:	468c      	mov	ip, r1
20007b3c:	b470      	push	{r4, r5, r6}
20007b3e:	4605      	mov	r5, r0
20007b40:	4614      	mov	r4, r2
20007b42:	d90e      	bls.n	20007b62 <memmove+0x2a>
20007b44:	188b      	adds	r3, r1, r2
20007b46:	4298      	cmp	r0, r3
20007b48:	d20b      	bcs.n	20007b62 <memmove+0x2a>
20007b4a:	b142      	cbz	r2, 20007b5e <memmove+0x26>
20007b4c:	ebc2 0c03 	rsb	ip, r2, r3
20007b50:	4601      	mov	r1, r0
20007b52:	1e53      	subs	r3, r2, #1
20007b54:	f81c 2003 	ldrb.w	r2, [ip, r3]
20007b58:	54ca      	strb	r2, [r1, r3]
20007b5a:	3b01      	subs	r3, #1
20007b5c:	d2fa      	bcs.n	20007b54 <memmove+0x1c>
20007b5e:	bc70      	pop	{r4, r5, r6}
20007b60:	4770      	bx	lr
20007b62:	2a0f      	cmp	r2, #15
20007b64:	d809      	bhi.n	20007b7a <memmove+0x42>
20007b66:	2c00      	cmp	r4, #0
20007b68:	d0f9      	beq.n	20007b5e <memmove+0x26>
20007b6a:	2300      	movs	r3, #0
20007b6c:	f81c 2003 	ldrb.w	r2, [ip, r3]
20007b70:	54ea      	strb	r2, [r5, r3]
20007b72:	3301      	adds	r3, #1
20007b74:	42a3      	cmp	r3, r4
20007b76:	d1f9      	bne.n	20007b6c <memmove+0x34>
20007b78:	e7f1      	b.n	20007b5e <memmove+0x26>
20007b7a:	ea41 0300 	orr.w	r3, r1, r0
20007b7e:	f013 0f03 	tst.w	r3, #3
20007b82:	d1f0      	bne.n	20007b66 <memmove+0x2e>
20007b84:	4694      	mov	ip, r2
20007b86:	460c      	mov	r4, r1
20007b88:	4603      	mov	r3, r0
20007b8a:	6825      	ldr	r5, [r4, #0]
20007b8c:	f1ac 0c10 	sub.w	ip, ip, #16
20007b90:	601d      	str	r5, [r3, #0]
20007b92:	6865      	ldr	r5, [r4, #4]
20007b94:	605d      	str	r5, [r3, #4]
20007b96:	68a5      	ldr	r5, [r4, #8]
20007b98:	609d      	str	r5, [r3, #8]
20007b9a:	68e5      	ldr	r5, [r4, #12]
20007b9c:	3410      	adds	r4, #16
20007b9e:	60dd      	str	r5, [r3, #12]
20007ba0:	3310      	adds	r3, #16
20007ba2:	f1bc 0f0f 	cmp.w	ip, #15
20007ba6:	d8f0      	bhi.n	20007b8a <memmove+0x52>
20007ba8:	3a10      	subs	r2, #16
20007baa:	ea4f 1c12 	mov.w	ip, r2, lsr #4
20007bae:	f10c 0501 	add.w	r5, ip, #1
20007bb2:	ebcc 7c0c 	rsb	ip, ip, ip, lsl #28
20007bb6:	012d      	lsls	r5, r5, #4
20007bb8:	eb02 160c 	add.w	r6, r2, ip, lsl #4
20007bbc:	eb01 0c05 	add.w	ip, r1, r5
20007bc0:	1945      	adds	r5, r0, r5
20007bc2:	2e03      	cmp	r6, #3
20007bc4:	4634      	mov	r4, r6
20007bc6:	d9ce      	bls.n	20007b66 <memmove+0x2e>
20007bc8:	2300      	movs	r3, #0
20007bca:	f85c 2003 	ldr.w	r2, [ip, r3]
20007bce:	50ea      	str	r2, [r5, r3]
20007bd0:	3304      	adds	r3, #4
20007bd2:	1af2      	subs	r2, r6, r3
20007bd4:	2a03      	cmp	r2, #3
20007bd6:	d8f8      	bhi.n	20007bca <memmove+0x92>
20007bd8:	3e04      	subs	r6, #4
20007bda:	08b3      	lsrs	r3, r6, #2
20007bdc:	1c5a      	adds	r2, r3, #1
20007bde:	ebc3 7383 	rsb	r3, r3, r3, lsl #30
20007be2:	0092      	lsls	r2, r2, #2
20007be4:	4494      	add	ip, r2
20007be6:	eb06 0483 	add.w	r4, r6, r3, lsl #2
20007bea:	18ad      	adds	r5, r5, r2
20007bec:	e7bb      	b.n	20007b66 <memmove+0x2e>
20007bee:	bf00      	nop

20007bf0 <__hi0bits>:
20007bf0:	0c02      	lsrs	r2, r0, #16
20007bf2:	4603      	mov	r3, r0
20007bf4:	0412      	lsls	r2, r2, #16
20007bf6:	b1b2      	cbz	r2, 20007c26 <__hi0bits+0x36>
20007bf8:	2000      	movs	r0, #0
20007bfa:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
20007bfe:	d101      	bne.n	20007c04 <__hi0bits+0x14>
20007c00:	3008      	adds	r0, #8
20007c02:	021b      	lsls	r3, r3, #8
20007c04:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
20007c08:	d101      	bne.n	20007c0e <__hi0bits+0x1e>
20007c0a:	3004      	adds	r0, #4
20007c0c:	011b      	lsls	r3, r3, #4
20007c0e:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
20007c12:	d101      	bne.n	20007c18 <__hi0bits+0x28>
20007c14:	3002      	adds	r0, #2
20007c16:	009b      	lsls	r3, r3, #2
20007c18:	2b00      	cmp	r3, #0
20007c1a:	db03      	blt.n	20007c24 <__hi0bits+0x34>
20007c1c:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
20007c20:	d004      	beq.n	20007c2c <__hi0bits+0x3c>
20007c22:	3001      	adds	r0, #1
20007c24:	4770      	bx	lr
20007c26:	0403      	lsls	r3, r0, #16
20007c28:	2010      	movs	r0, #16
20007c2a:	e7e6      	b.n	20007bfa <__hi0bits+0xa>
20007c2c:	2020      	movs	r0, #32
20007c2e:	4770      	bx	lr

20007c30 <__lo0bits>:
20007c30:	6803      	ldr	r3, [r0, #0]
20007c32:	4602      	mov	r2, r0
20007c34:	f013 0007 	ands.w	r0, r3, #7
20007c38:	d009      	beq.n	20007c4e <__lo0bits+0x1e>
20007c3a:	f013 0f01 	tst.w	r3, #1
20007c3e:	d121      	bne.n	20007c84 <__lo0bits+0x54>
20007c40:	f013 0f02 	tst.w	r3, #2
20007c44:	d122      	bne.n	20007c8c <__lo0bits+0x5c>
20007c46:	089b      	lsrs	r3, r3, #2
20007c48:	2002      	movs	r0, #2
20007c4a:	6013      	str	r3, [r2, #0]
20007c4c:	4770      	bx	lr
20007c4e:	b299      	uxth	r1, r3
20007c50:	b909      	cbnz	r1, 20007c56 <__lo0bits+0x26>
20007c52:	0c1b      	lsrs	r3, r3, #16
20007c54:	2010      	movs	r0, #16
20007c56:	f013 0fff 	tst.w	r3, #255	; 0xff
20007c5a:	d101      	bne.n	20007c60 <__lo0bits+0x30>
20007c5c:	3008      	adds	r0, #8
20007c5e:	0a1b      	lsrs	r3, r3, #8
20007c60:	f013 0f0f 	tst.w	r3, #15
20007c64:	d101      	bne.n	20007c6a <__lo0bits+0x3a>
20007c66:	3004      	adds	r0, #4
20007c68:	091b      	lsrs	r3, r3, #4
20007c6a:	f013 0f03 	tst.w	r3, #3
20007c6e:	d101      	bne.n	20007c74 <__lo0bits+0x44>
20007c70:	3002      	adds	r0, #2
20007c72:	089b      	lsrs	r3, r3, #2
20007c74:	f013 0f01 	tst.w	r3, #1
20007c78:	d102      	bne.n	20007c80 <__lo0bits+0x50>
20007c7a:	085b      	lsrs	r3, r3, #1
20007c7c:	d004      	beq.n	20007c88 <__lo0bits+0x58>
20007c7e:	3001      	adds	r0, #1
20007c80:	6013      	str	r3, [r2, #0]
20007c82:	4770      	bx	lr
20007c84:	2000      	movs	r0, #0
20007c86:	4770      	bx	lr
20007c88:	2020      	movs	r0, #32
20007c8a:	4770      	bx	lr
20007c8c:	085b      	lsrs	r3, r3, #1
20007c8e:	2001      	movs	r0, #1
20007c90:	6013      	str	r3, [r2, #0]
20007c92:	4770      	bx	lr

20007c94 <__mcmp>:
20007c94:	4603      	mov	r3, r0
20007c96:	690a      	ldr	r2, [r1, #16]
20007c98:	6900      	ldr	r0, [r0, #16]
20007c9a:	b410      	push	{r4}
20007c9c:	1a80      	subs	r0, r0, r2
20007c9e:	d111      	bne.n	20007cc4 <__mcmp+0x30>
20007ca0:	3204      	adds	r2, #4
20007ca2:	f103 0c14 	add.w	ip, r3, #20
20007ca6:	0092      	lsls	r2, r2, #2
20007ca8:	189b      	adds	r3, r3, r2
20007caa:	1889      	adds	r1, r1, r2
20007cac:	3104      	adds	r1, #4
20007cae:	3304      	adds	r3, #4
20007cb0:	f853 4c04 	ldr.w	r4, [r3, #-4]
20007cb4:	3b04      	subs	r3, #4
20007cb6:	f851 2c04 	ldr.w	r2, [r1, #-4]
20007cba:	3904      	subs	r1, #4
20007cbc:	4294      	cmp	r4, r2
20007cbe:	d103      	bne.n	20007cc8 <__mcmp+0x34>
20007cc0:	459c      	cmp	ip, r3
20007cc2:	d3f5      	bcc.n	20007cb0 <__mcmp+0x1c>
20007cc4:	bc10      	pop	{r4}
20007cc6:	4770      	bx	lr
20007cc8:	bf38      	it	cc
20007cca:	f04f 30ff 	movcc.w	r0, #4294967295
20007cce:	d3f9      	bcc.n	20007cc4 <__mcmp+0x30>
20007cd0:	2001      	movs	r0, #1
20007cd2:	e7f7      	b.n	20007cc4 <__mcmp+0x30>

20007cd4 <__ulp>:
20007cd4:	f240 0300 	movw	r3, #0
20007cd8:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
20007cdc:	ea01 0303 	and.w	r3, r1, r3
20007ce0:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
20007ce4:	2b00      	cmp	r3, #0
20007ce6:	dd02      	ble.n	20007cee <__ulp+0x1a>
20007ce8:	4619      	mov	r1, r3
20007cea:	2000      	movs	r0, #0
20007cec:	4770      	bx	lr
20007cee:	425b      	negs	r3, r3
20007cf0:	151b      	asrs	r3, r3, #20
20007cf2:	2b13      	cmp	r3, #19
20007cf4:	dd0e      	ble.n	20007d14 <__ulp+0x40>
20007cf6:	3b14      	subs	r3, #20
20007cf8:	2b1e      	cmp	r3, #30
20007cfa:	dd03      	ble.n	20007d04 <__ulp+0x30>
20007cfc:	2301      	movs	r3, #1
20007cfe:	2100      	movs	r1, #0
20007d00:	4618      	mov	r0, r3
20007d02:	4770      	bx	lr
20007d04:	2201      	movs	r2, #1
20007d06:	f1c3 031f 	rsb	r3, r3, #31
20007d0a:	2100      	movs	r1, #0
20007d0c:	fa12 f303 	lsls.w	r3, r2, r3
20007d10:	4618      	mov	r0, r3
20007d12:	4770      	bx	lr
20007d14:	f44f 2200 	mov.w	r2, #524288	; 0x80000
20007d18:	2000      	movs	r0, #0
20007d1a:	fa52 f103 	asrs.w	r1, r2, r3
20007d1e:	4770      	bx	lr

20007d20 <__b2d>:
20007d20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20007d24:	6904      	ldr	r4, [r0, #16]
20007d26:	f100 0614 	add.w	r6, r0, #20
20007d2a:	460f      	mov	r7, r1
20007d2c:	3404      	adds	r4, #4
20007d2e:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
20007d32:	eb00 0484 	add.w	r4, r0, r4, lsl #2
20007d36:	46a0      	mov	r8, r4
20007d38:	4628      	mov	r0, r5
20007d3a:	f7ff ff59 	bl	20007bf0 <__hi0bits>
20007d3e:	280a      	cmp	r0, #10
20007d40:	f1c0 0320 	rsb	r3, r0, #32
20007d44:	603b      	str	r3, [r7, #0]
20007d46:	dc14      	bgt.n	20007d72 <__b2d+0x52>
20007d48:	42a6      	cmp	r6, r4
20007d4a:	f1c0 030b 	rsb	r3, r0, #11
20007d4e:	d237      	bcs.n	20007dc0 <__b2d+0xa0>
20007d50:	f854 1c04 	ldr.w	r1, [r4, #-4]
20007d54:	40d9      	lsrs	r1, r3
20007d56:	fa25 fc03 	lsr.w	ip, r5, r3
20007d5a:	3015      	adds	r0, #21
20007d5c:	f04c 537e 	orr.w	r3, ip, #1065353216	; 0x3f800000
20007d60:	4085      	lsls	r5, r0
20007d62:	f443 03e0 	orr.w	r3, r3, #7340032	; 0x700000
20007d66:	ea41 0205 	orr.w	r2, r1, r5
20007d6a:	4610      	mov	r0, r2
20007d6c:	4619      	mov	r1, r3
20007d6e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20007d72:	42a6      	cmp	r6, r4
20007d74:	d320      	bcc.n	20007db8 <__b2d+0x98>
20007d76:	2100      	movs	r1, #0
20007d78:	380b      	subs	r0, #11
20007d7a:	bf02      	ittt	eq
20007d7c:	f045 537e 	orreq.w	r3, r5, #1065353216	; 0x3f800000
20007d80:	460a      	moveq	r2, r1
20007d82:	f443 03e0 	orreq.w	r3, r3, #7340032	; 0x700000
20007d86:	d0f0      	beq.n	20007d6a <__b2d+0x4a>
20007d88:	42b4      	cmp	r4, r6
20007d8a:	f1c0 0320 	rsb	r3, r0, #32
20007d8e:	d919      	bls.n	20007dc4 <__b2d+0xa4>
20007d90:	f854 4c04 	ldr.w	r4, [r4, #-4]
20007d94:	40dc      	lsrs	r4, r3
20007d96:	4085      	lsls	r5, r0
20007d98:	fa21 fc03 	lsr.w	ip, r1, r3
20007d9c:	f045 557e 	orr.w	r5, r5, #1065353216	; 0x3f800000
20007da0:	fa11 f000 	lsls.w	r0, r1, r0
20007da4:	f445 05e0 	orr.w	r5, r5, #7340032	; 0x700000
20007da8:	ea44 0200 	orr.w	r2, r4, r0
20007dac:	ea45 030c 	orr.w	r3, r5, ip
20007db0:	4610      	mov	r0, r2
20007db2:	4619      	mov	r1, r3
20007db4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20007db8:	f854 1c04 	ldr.w	r1, [r4, #-4]
20007dbc:	3c04      	subs	r4, #4
20007dbe:	e7db      	b.n	20007d78 <__b2d+0x58>
20007dc0:	2100      	movs	r1, #0
20007dc2:	e7c8      	b.n	20007d56 <__b2d+0x36>
20007dc4:	2400      	movs	r4, #0
20007dc6:	e7e6      	b.n	20007d96 <__b2d+0x76>

20007dc8 <__ratio>:
20007dc8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
20007dcc:	b083      	sub	sp, #12
20007dce:	460e      	mov	r6, r1
20007dd0:	a901      	add	r1, sp, #4
20007dd2:	4607      	mov	r7, r0
20007dd4:	f7ff ffa4 	bl	20007d20 <__b2d>
20007dd8:	460d      	mov	r5, r1
20007dda:	4604      	mov	r4, r0
20007ddc:	4669      	mov	r1, sp
20007dde:	4630      	mov	r0, r6
20007de0:	f7ff ff9e 	bl	20007d20 <__b2d>
20007de4:	f8dd c004 	ldr.w	ip, [sp, #4]
20007de8:	46a9      	mov	r9, r5
20007dea:	46a0      	mov	r8, r4
20007dec:	460b      	mov	r3, r1
20007dee:	4602      	mov	r2, r0
20007df0:	6931      	ldr	r1, [r6, #16]
20007df2:	4616      	mov	r6, r2
20007df4:	6938      	ldr	r0, [r7, #16]
20007df6:	461f      	mov	r7, r3
20007df8:	1a40      	subs	r0, r0, r1
20007dfa:	9900      	ldr	r1, [sp, #0]
20007dfc:	ebc1 010c 	rsb	r1, r1, ip
20007e00:	eb01 1140 	add.w	r1, r1, r0, lsl #5
20007e04:	2900      	cmp	r1, #0
20007e06:	bfc9      	itett	gt
20007e08:	eb05 5901 	addgt.w	r9, r5, r1, lsl #20
20007e0c:	eba3 5701 	suble.w	r7, r3, r1, lsl #20
20007e10:	4624      	movgt	r4, r4
20007e12:	464d      	movgt	r5, r9
20007e14:	bfdc      	itt	le
20007e16:	4612      	movle	r2, r2
20007e18:	463b      	movle	r3, r7
20007e1a:	4620      	mov	r0, r4
20007e1c:	4629      	mov	r1, r5
20007e1e:	f7fb fde9 	bl	200039f4 <__aeabi_ddiv>
20007e22:	b003      	add	sp, #12
20007e24:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

20007e28 <_mprec_log10>:
20007e28:	2817      	cmp	r0, #23
20007e2a:	b510      	push	{r4, lr}
20007e2c:	4604      	mov	r4, r0
20007e2e:	dd0e      	ble.n	20007e4e <_mprec_log10+0x26>
20007e30:	f240 0100 	movw	r1, #0
20007e34:	2000      	movs	r0, #0
20007e36:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
20007e3a:	f240 0300 	movw	r3, #0
20007e3e:	2200      	movs	r2, #0
20007e40:	f2c4 0324 	movt	r3, #16420	; 0x4024
20007e44:	f7fb fcac 	bl	200037a0 <__aeabi_dmul>
20007e48:	3c01      	subs	r4, #1
20007e4a:	d1f6      	bne.n	20007e3a <_mprec_log10+0x12>
20007e4c:	bd10      	pop	{r4, pc}
20007e4e:	f649 4328 	movw	r3, #39976	; 0x9c28
20007e52:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007e56:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
20007e5a:	e9d3 0100 	ldrd	r0, r1, [r3]
20007e5e:	bd10      	pop	{r4, pc}

20007e60 <__copybits>:
20007e60:	6913      	ldr	r3, [r2, #16]
20007e62:	3901      	subs	r1, #1
20007e64:	f102 0c14 	add.w	ip, r2, #20
20007e68:	b410      	push	{r4}
20007e6a:	eb02 0283 	add.w	r2, r2, r3, lsl #2
20007e6e:	114c      	asrs	r4, r1, #5
20007e70:	3214      	adds	r2, #20
20007e72:	3401      	adds	r4, #1
20007e74:	4594      	cmp	ip, r2
20007e76:	eb00 0484 	add.w	r4, r0, r4, lsl #2
20007e7a:	d20f      	bcs.n	20007e9c <__copybits+0x3c>
20007e7c:	2300      	movs	r3, #0
20007e7e:	f85c 1003 	ldr.w	r1, [ip, r3]
20007e82:	50c1      	str	r1, [r0, r3]
20007e84:	3304      	adds	r3, #4
20007e86:	eb03 010c 	add.w	r1, r3, ip
20007e8a:	428a      	cmp	r2, r1
20007e8c:	d8f7      	bhi.n	20007e7e <__copybits+0x1e>
20007e8e:	ea6f 0c0c 	mvn.w	ip, ip
20007e92:	4462      	add	r2, ip
20007e94:	f022 0203 	bic.w	r2, r2, #3
20007e98:	3204      	adds	r2, #4
20007e9a:	1880      	adds	r0, r0, r2
20007e9c:	4284      	cmp	r4, r0
20007e9e:	d904      	bls.n	20007eaa <__copybits+0x4a>
20007ea0:	2300      	movs	r3, #0
20007ea2:	f840 3b04 	str.w	r3, [r0], #4
20007ea6:	4284      	cmp	r4, r0
20007ea8:	d8fb      	bhi.n	20007ea2 <__copybits+0x42>
20007eaa:	bc10      	pop	{r4}
20007eac:	4770      	bx	lr
20007eae:	bf00      	nop

20007eb0 <__any_on>:
20007eb0:	6902      	ldr	r2, [r0, #16]
20007eb2:	114b      	asrs	r3, r1, #5
20007eb4:	429a      	cmp	r2, r3
20007eb6:	db10      	blt.n	20007eda <__any_on+0x2a>
20007eb8:	dd0e      	ble.n	20007ed8 <__any_on+0x28>
20007eba:	f011 011f 	ands.w	r1, r1, #31
20007ebe:	d00b      	beq.n	20007ed8 <__any_on+0x28>
20007ec0:	461a      	mov	r2, r3
20007ec2:	eb00 0383 	add.w	r3, r0, r3, lsl #2
20007ec6:	695b      	ldr	r3, [r3, #20]
20007ec8:	fa23 fc01 	lsr.w	ip, r3, r1
20007ecc:	fa0c f101 	lsl.w	r1, ip, r1
20007ed0:	4299      	cmp	r1, r3
20007ed2:	d002      	beq.n	20007eda <__any_on+0x2a>
20007ed4:	2001      	movs	r0, #1
20007ed6:	4770      	bx	lr
20007ed8:	461a      	mov	r2, r3
20007eda:	3204      	adds	r2, #4
20007edc:	f100 0114 	add.w	r1, r0, #20
20007ee0:	eb00 0382 	add.w	r3, r0, r2, lsl #2
20007ee4:	f103 0c04 	add.w	ip, r3, #4
20007ee8:	4561      	cmp	r1, ip
20007eea:	d20b      	bcs.n	20007f04 <__any_on+0x54>
20007eec:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
20007ef0:	2a00      	cmp	r2, #0
20007ef2:	d1ef      	bne.n	20007ed4 <__any_on+0x24>
20007ef4:	4299      	cmp	r1, r3
20007ef6:	d205      	bcs.n	20007f04 <__any_on+0x54>
20007ef8:	f853 2d04 	ldr.w	r2, [r3, #-4]!
20007efc:	2a00      	cmp	r2, #0
20007efe:	d1e9      	bne.n	20007ed4 <__any_on+0x24>
20007f00:	4299      	cmp	r1, r3
20007f02:	d3f9      	bcc.n	20007ef8 <__any_on+0x48>
20007f04:	2000      	movs	r0, #0
20007f06:	4770      	bx	lr

20007f08 <_Bfree>:
20007f08:	b530      	push	{r4, r5, lr}
20007f0a:	6a45      	ldr	r5, [r0, #36]	; 0x24
20007f0c:	b083      	sub	sp, #12
20007f0e:	4604      	mov	r4, r0
20007f10:	b155      	cbz	r5, 20007f28 <_Bfree+0x20>
20007f12:	b139      	cbz	r1, 20007f24 <_Bfree+0x1c>
20007f14:	6a63      	ldr	r3, [r4, #36]	; 0x24
20007f16:	684a      	ldr	r2, [r1, #4]
20007f18:	68db      	ldr	r3, [r3, #12]
20007f1a:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
20007f1e:	6008      	str	r0, [r1, #0]
20007f20:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
20007f24:	b003      	add	sp, #12
20007f26:	bd30      	pop	{r4, r5, pc}
20007f28:	2010      	movs	r0, #16
20007f2a:	9101      	str	r1, [sp, #4]
20007f2c:	f7fb fe9a 	bl	20003c64 <malloc>
20007f30:	9901      	ldr	r1, [sp, #4]
20007f32:	6260      	str	r0, [r4, #36]	; 0x24
20007f34:	60c5      	str	r5, [r0, #12]
20007f36:	6045      	str	r5, [r0, #4]
20007f38:	6085      	str	r5, [r0, #8]
20007f3a:	6005      	str	r5, [r0, #0]
20007f3c:	e7e9      	b.n	20007f12 <_Bfree+0xa>
20007f3e:	bf00      	nop

20007f40 <_Balloc>:
20007f40:	b570      	push	{r4, r5, r6, lr}
20007f42:	6a44      	ldr	r4, [r0, #36]	; 0x24
20007f44:	4606      	mov	r6, r0
20007f46:	460d      	mov	r5, r1
20007f48:	b164      	cbz	r4, 20007f64 <_Balloc+0x24>
20007f4a:	68e2      	ldr	r2, [r4, #12]
20007f4c:	b1a2      	cbz	r2, 20007f78 <_Balloc+0x38>
20007f4e:	f852 3025 	ldr.w	r3, [r2, r5, lsl #2]
20007f52:	b1eb      	cbz	r3, 20007f90 <_Balloc+0x50>
20007f54:	6819      	ldr	r1, [r3, #0]
20007f56:	f842 1025 	str.w	r1, [r2, r5, lsl #2]
20007f5a:	2200      	movs	r2, #0
20007f5c:	60da      	str	r2, [r3, #12]
20007f5e:	611a      	str	r2, [r3, #16]
20007f60:	4618      	mov	r0, r3
20007f62:	bd70      	pop	{r4, r5, r6, pc}
20007f64:	2010      	movs	r0, #16
20007f66:	f7fb fe7d 	bl	20003c64 <malloc>
20007f6a:	2300      	movs	r3, #0
20007f6c:	4604      	mov	r4, r0
20007f6e:	6270      	str	r0, [r6, #36]	; 0x24
20007f70:	60c3      	str	r3, [r0, #12]
20007f72:	6043      	str	r3, [r0, #4]
20007f74:	6083      	str	r3, [r0, #8]
20007f76:	6003      	str	r3, [r0, #0]
20007f78:	2210      	movs	r2, #16
20007f7a:	4630      	mov	r0, r6
20007f7c:	2104      	movs	r1, #4
20007f7e:	f000 fe13 	bl	20008ba8 <_calloc_r>
20007f82:	6a73      	ldr	r3, [r6, #36]	; 0x24
20007f84:	60e0      	str	r0, [r4, #12]
20007f86:	68da      	ldr	r2, [r3, #12]
20007f88:	2a00      	cmp	r2, #0
20007f8a:	d1e0      	bne.n	20007f4e <_Balloc+0xe>
20007f8c:	4613      	mov	r3, r2
20007f8e:	e7e7      	b.n	20007f60 <_Balloc+0x20>
20007f90:	2401      	movs	r4, #1
20007f92:	4630      	mov	r0, r6
20007f94:	4621      	mov	r1, r4
20007f96:	40ac      	lsls	r4, r5
20007f98:	1d62      	adds	r2, r4, #5
20007f9a:	0092      	lsls	r2, r2, #2
20007f9c:	f000 fe04 	bl	20008ba8 <_calloc_r>
20007fa0:	4603      	mov	r3, r0
20007fa2:	2800      	cmp	r0, #0
20007fa4:	d0dc      	beq.n	20007f60 <_Balloc+0x20>
20007fa6:	6045      	str	r5, [r0, #4]
20007fa8:	6084      	str	r4, [r0, #8]
20007faa:	e7d6      	b.n	20007f5a <_Balloc+0x1a>

20007fac <__d2b>:
20007fac:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
20007fb0:	b083      	sub	sp, #12
20007fb2:	2101      	movs	r1, #1
20007fb4:	461d      	mov	r5, r3
20007fb6:	4614      	mov	r4, r2
20007fb8:	9f0a      	ldr	r7, [sp, #40]	; 0x28
20007fba:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
20007fbc:	f7ff ffc0 	bl	20007f40 <_Balloc>
20007fc0:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
20007fc4:	f025 437f 	bic.w	r3, r5, #4278190080	; 0xff000000
20007fc8:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
20007fcc:	4615      	mov	r5, r2
20007fce:	ea5f 5a12 	movs.w	sl, r2, lsr #20
20007fd2:	9300      	str	r3, [sp, #0]
20007fd4:	bf1c      	itt	ne
20007fd6:	f443 1380 	orrne.w	r3, r3, #1048576	; 0x100000
20007fda:	9300      	strne	r3, [sp, #0]
20007fdc:	4680      	mov	r8, r0
20007fde:	2c00      	cmp	r4, #0
20007fe0:	d023      	beq.n	2000802a <__d2b+0x7e>
20007fe2:	a802      	add	r0, sp, #8
20007fe4:	f840 4d04 	str.w	r4, [r0, #-4]!
20007fe8:	f7ff fe22 	bl	20007c30 <__lo0bits>
20007fec:	4603      	mov	r3, r0
20007fee:	2800      	cmp	r0, #0
20007ff0:	d137      	bne.n	20008062 <__d2b+0xb6>
20007ff2:	9901      	ldr	r1, [sp, #4]
20007ff4:	9a00      	ldr	r2, [sp, #0]
20007ff6:	f8c8 1014 	str.w	r1, [r8, #20]
20007ffa:	2a00      	cmp	r2, #0
20007ffc:	bf14      	ite	ne
20007ffe:	2402      	movne	r4, #2
20008000:	2401      	moveq	r4, #1
20008002:	f8c8 2018 	str.w	r2, [r8, #24]
20008006:	f8c8 4010 	str.w	r4, [r8, #16]
2000800a:	f1ba 0f00 	cmp.w	sl, #0
2000800e:	d01b      	beq.n	20008048 <__d2b+0x9c>
20008010:	f5aa 6a86 	sub.w	sl, sl, #1072	; 0x430
20008014:	f1c3 0235 	rsb	r2, r3, #53	; 0x35
20008018:	f1aa 0a03 	sub.w	sl, sl, #3
2000801c:	4453      	add	r3, sl
2000801e:	603b      	str	r3, [r7, #0]
20008020:	6032      	str	r2, [r6, #0]
20008022:	4640      	mov	r0, r8
20008024:	b003      	add	sp, #12
20008026:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
2000802a:	4668      	mov	r0, sp
2000802c:	f7ff fe00 	bl	20007c30 <__lo0bits>
20008030:	2301      	movs	r3, #1
20008032:	461c      	mov	r4, r3
20008034:	f8c8 3010 	str.w	r3, [r8, #16]
20008038:	9b00      	ldr	r3, [sp, #0]
2000803a:	f8c8 3014 	str.w	r3, [r8, #20]
2000803e:	f100 0320 	add.w	r3, r0, #32
20008042:	f1ba 0f00 	cmp.w	sl, #0
20008046:	d1e3      	bne.n	20008010 <__d2b+0x64>
20008048:	eb08 0284 	add.w	r2, r8, r4, lsl #2
2000804c:	f5a3 6386 	sub.w	r3, r3, #1072	; 0x430
20008050:	3b02      	subs	r3, #2
20008052:	603b      	str	r3, [r7, #0]
20008054:	6910      	ldr	r0, [r2, #16]
20008056:	f7ff fdcb 	bl	20007bf0 <__hi0bits>
2000805a:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
2000805e:	6030      	str	r0, [r6, #0]
20008060:	e7df      	b.n	20008022 <__d2b+0x76>
20008062:	9a00      	ldr	r2, [sp, #0]
20008064:	f1c0 0120 	rsb	r1, r0, #32
20008068:	fa12 f101 	lsls.w	r1, r2, r1
2000806c:	40c2      	lsrs	r2, r0
2000806e:	9801      	ldr	r0, [sp, #4]
20008070:	4301      	orrs	r1, r0
20008072:	f8c8 1014 	str.w	r1, [r8, #20]
20008076:	9200      	str	r2, [sp, #0]
20008078:	e7bf      	b.n	20007ffa <__d2b+0x4e>
2000807a:	bf00      	nop

2000807c <__mdiff>:
2000807c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
20008080:	6913      	ldr	r3, [r2, #16]
20008082:	690f      	ldr	r7, [r1, #16]
20008084:	460c      	mov	r4, r1
20008086:	4615      	mov	r5, r2
20008088:	1aff      	subs	r7, r7, r3
2000808a:	2f00      	cmp	r7, #0
2000808c:	d04f      	beq.n	2000812e <__mdiff+0xb2>
2000808e:	db6a      	blt.n	20008166 <__mdiff+0xea>
20008090:	2700      	movs	r7, #0
20008092:	f101 0614 	add.w	r6, r1, #20
20008096:	6861      	ldr	r1, [r4, #4]
20008098:	f7ff ff52 	bl	20007f40 <_Balloc>
2000809c:	f8d5 8010 	ldr.w	r8, [r5, #16]
200080a0:	f8d4 c010 	ldr.w	ip, [r4, #16]
200080a4:	f105 0114 	add.w	r1, r5, #20
200080a8:	2200      	movs	r2, #0
200080aa:	eb05 0588 	add.w	r5, r5, r8, lsl #2
200080ae:	eb04 048c 	add.w	r4, r4, ip, lsl #2
200080b2:	f105 0814 	add.w	r8, r5, #20
200080b6:	3414      	adds	r4, #20
200080b8:	f100 0314 	add.w	r3, r0, #20
200080bc:	60c7      	str	r7, [r0, #12]
200080be:	f851 7b04 	ldr.w	r7, [r1], #4
200080c2:	f856 5b04 	ldr.w	r5, [r6], #4
200080c6:	46bb      	mov	fp, r7
200080c8:	fa1f fa87 	uxth.w	sl, r7
200080cc:	0c3f      	lsrs	r7, r7, #16
200080ce:	fa1f f985 	uxth.w	r9, r5
200080d2:	ebc7 4715 	rsb	r7, r7, r5, lsr #16
200080d6:	ebca 0a09 	rsb	sl, sl, r9
200080da:	4452      	add	r2, sl
200080dc:	eb07 4722 	add.w	r7, r7, r2, asr #16
200080e0:	b292      	uxth	r2, r2
200080e2:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
200080e6:	f843 2b04 	str.w	r2, [r3], #4
200080ea:	143a      	asrs	r2, r7, #16
200080ec:	4588      	cmp	r8, r1
200080ee:	d8e6      	bhi.n	200080be <__mdiff+0x42>
200080f0:	42a6      	cmp	r6, r4
200080f2:	d20e      	bcs.n	20008112 <__mdiff+0x96>
200080f4:	f856 1b04 	ldr.w	r1, [r6], #4
200080f8:	b28d      	uxth	r5, r1
200080fa:	0c09      	lsrs	r1, r1, #16
200080fc:	1952      	adds	r2, r2, r5
200080fe:	eb01 4122 	add.w	r1, r1, r2, asr #16
20008102:	b292      	uxth	r2, r2
20008104:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
20008108:	f843 2b04 	str.w	r2, [r3], #4
2000810c:	140a      	asrs	r2, r1, #16
2000810e:	42b4      	cmp	r4, r6
20008110:	d8f0      	bhi.n	200080f4 <__mdiff+0x78>
20008112:	f853 2c04 	ldr.w	r2, [r3, #-4]
20008116:	b932      	cbnz	r2, 20008126 <__mdiff+0xaa>
20008118:	f853 2c08 	ldr.w	r2, [r3, #-8]
2000811c:	f10c 3cff 	add.w	ip, ip, #4294967295
20008120:	3b04      	subs	r3, #4
20008122:	2a00      	cmp	r2, #0
20008124:	d0f8      	beq.n	20008118 <__mdiff+0x9c>
20008126:	f8c0 c010 	str.w	ip, [r0, #16]
2000812a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000812e:	3304      	adds	r3, #4
20008130:	f101 0614 	add.w	r6, r1, #20
20008134:	009b      	lsls	r3, r3, #2
20008136:	18d2      	adds	r2, r2, r3
20008138:	18cb      	adds	r3, r1, r3
2000813a:	3304      	adds	r3, #4
2000813c:	3204      	adds	r2, #4
2000813e:	f853 cc04 	ldr.w	ip, [r3, #-4]
20008142:	3b04      	subs	r3, #4
20008144:	f852 1c04 	ldr.w	r1, [r2, #-4]
20008148:	3a04      	subs	r2, #4
2000814a:	458c      	cmp	ip, r1
2000814c:	d10a      	bne.n	20008164 <__mdiff+0xe8>
2000814e:	429e      	cmp	r6, r3
20008150:	d3f5      	bcc.n	2000813e <__mdiff+0xc2>
20008152:	2100      	movs	r1, #0
20008154:	f7ff fef4 	bl	20007f40 <_Balloc>
20008158:	2301      	movs	r3, #1
2000815a:	6103      	str	r3, [r0, #16]
2000815c:	2300      	movs	r3, #0
2000815e:	6143      	str	r3, [r0, #20]
20008160:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
20008164:	d297      	bcs.n	20008096 <__mdiff+0x1a>
20008166:	4623      	mov	r3, r4
20008168:	462c      	mov	r4, r5
2000816a:	2701      	movs	r7, #1
2000816c:	461d      	mov	r5, r3
2000816e:	f104 0614 	add.w	r6, r4, #20
20008172:	e790      	b.n	20008096 <__mdiff+0x1a>

20008174 <__lshift>:
20008174:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
20008178:	690d      	ldr	r5, [r1, #16]
2000817a:	688b      	ldr	r3, [r1, #8]
2000817c:	1156      	asrs	r6, r2, #5
2000817e:	3501      	adds	r5, #1
20008180:	460c      	mov	r4, r1
20008182:	19ad      	adds	r5, r5, r6
20008184:	4690      	mov	r8, r2
20008186:	429d      	cmp	r5, r3
20008188:	4682      	mov	sl, r0
2000818a:	6849      	ldr	r1, [r1, #4]
2000818c:	dd03      	ble.n	20008196 <__lshift+0x22>
2000818e:	005b      	lsls	r3, r3, #1
20008190:	3101      	adds	r1, #1
20008192:	429d      	cmp	r5, r3
20008194:	dcfb      	bgt.n	2000818e <__lshift+0x1a>
20008196:	4650      	mov	r0, sl
20008198:	f7ff fed2 	bl	20007f40 <_Balloc>
2000819c:	2e00      	cmp	r6, #0
2000819e:	4607      	mov	r7, r0
200081a0:	f100 0214 	add.w	r2, r0, #20
200081a4:	dd0a      	ble.n	200081bc <__lshift+0x48>
200081a6:	2300      	movs	r3, #0
200081a8:	4619      	mov	r1, r3
200081aa:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
200081ae:	3301      	adds	r3, #1
200081b0:	42b3      	cmp	r3, r6
200081b2:	d1fa      	bne.n	200081aa <__lshift+0x36>
200081b4:	eb07 0383 	add.w	r3, r7, r3, lsl #2
200081b8:	f103 0214 	add.w	r2, r3, #20
200081bc:	6920      	ldr	r0, [r4, #16]
200081be:	f104 0314 	add.w	r3, r4, #20
200081c2:	eb04 0080 	add.w	r0, r4, r0, lsl #2
200081c6:	3014      	adds	r0, #20
200081c8:	f018 081f 	ands.w	r8, r8, #31
200081cc:	d01b      	beq.n	20008206 <__lshift+0x92>
200081ce:	f1c8 0e20 	rsb	lr, r8, #32
200081d2:	2100      	movs	r1, #0
200081d4:	681e      	ldr	r6, [r3, #0]
200081d6:	fa06 fc08 	lsl.w	ip, r6, r8
200081da:	ea41 010c 	orr.w	r1, r1, ip
200081de:	f842 1b04 	str.w	r1, [r2], #4
200081e2:	f853 1b04 	ldr.w	r1, [r3], #4
200081e6:	4298      	cmp	r0, r3
200081e8:	fa21 f10e 	lsr.w	r1, r1, lr
200081ec:	d8f2      	bhi.n	200081d4 <__lshift+0x60>
200081ee:	6011      	str	r1, [r2, #0]
200081f0:	b101      	cbz	r1, 200081f4 <__lshift+0x80>
200081f2:	3501      	adds	r5, #1
200081f4:	4650      	mov	r0, sl
200081f6:	3d01      	subs	r5, #1
200081f8:	4621      	mov	r1, r4
200081fa:	613d      	str	r5, [r7, #16]
200081fc:	f7ff fe84 	bl	20007f08 <_Bfree>
20008200:	4638      	mov	r0, r7
20008202:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
20008206:	f853 1008 	ldr.w	r1, [r3, r8]
2000820a:	f842 1008 	str.w	r1, [r2, r8]
2000820e:	f108 0804 	add.w	r8, r8, #4
20008212:	eb08 0103 	add.w	r1, r8, r3
20008216:	4288      	cmp	r0, r1
20008218:	d9ec      	bls.n	200081f4 <__lshift+0x80>
2000821a:	f853 1008 	ldr.w	r1, [r3, r8]
2000821e:	f842 1008 	str.w	r1, [r2, r8]
20008222:	f108 0804 	add.w	r8, r8, #4
20008226:	eb08 0103 	add.w	r1, r8, r3
2000822a:	4288      	cmp	r0, r1
2000822c:	d8eb      	bhi.n	20008206 <__lshift+0x92>
2000822e:	e7e1      	b.n	200081f4 <__lshift+0x80>

20008230 <__multiply>:
20008230:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20008234:	f8d1 8010 	ldr.w	r8, [r1, #16]
20008238:	6917      	ldr	r7, [r2, #16]
2000823a:	460d      	mov	r5, r1
2000823c:	4616      	mov	r6, r2
2000823e:	b087      	sub	sp, #28
20008240:	45b8      	cmp	r8, r7
20008242:	bfb5      	itete	lt
20008244:	4615      	movlt	r5, r2
20008246:	463b      	movge	r3, r7
20008248:	460b      	movlt	r3, r1
2000824a:	4647      	movge	r7, r8
2000824c:	bfb4      	ite	lt
2000824e:	461e      	movlt	r6, r3
20008250:	4698      	movge	r8, r3
20008252:	68ab      	ldr	r3, [r5, #8]
20008254:	eb08 0407 	add.w	r4, r8, r7
20008258:	6869      	ldr	r1, [r5, #4]
2000825a:	429c      	cmp	r4, r3
2000825c:	bfc8      	it	gt
2000825e:	3101      	addgt	r1, #1
20008260:	f7ff fe6e 	bl	20007f40 <_Balloc>
20008264:	eb00 0384 	add.w	r3, r0, r4, lsl #2
20008268:	f100 0b14 	add.w	fp, r0, #20
2000826c:	3314      	adds	r3, #20
2000826e:	9003      	str	r0, [sp, #12]
20008270:	459b      	cmp	fp, r3
20008272:	9304      	str	r3, [sp, #16]
20008274:	d206      	bcs.n	20008284 <__multiply+0x54>
20008276:	9904      	ldr	r1, [sp, #16]
20008278:	465b      	mov	r3, fp
2000827a:	2200      	movs	r2, #0
2000827c:	f843 2b04 	str.w	r2, [r3], #4
20008280:	4299      	cmp	r1, r3
20008282:	d8fb      	bhi.n	2000827c <__multiply+0x4c>
20008284:	eb06 0888 	add.w	r8, r6, r8, lsl #2
20008288:	f106 0914 	add.w	r9, r6, #20
2000828c:	f108 0814 	add.w	r8, r8, #20
20008290:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
20008294:	3514      	adds	r5, #20
20008296:	45c1      	cmp	r9, r8
20008298:	f8cd 8004 	str.w	r8, [sp, #4]
2000829c:	f10c 0c14 	add.w	ip, ip, #20
200082a0:	9502      	str	r5, [sp, #8]
200082a2:	d24b      	bcs.n	2000833c <__multiply+0x10c>
200082a4:	f04f 0a00 	mov.w	sl, #0
200082a8:	9405      	str	r4, [sp, #20]
200082aa:	f859 400a 	ldr.w	r4, [r9, sl]
200082ae:	eb0a 080b 	add.w	r8, sl, fp
200082b2:	b2a0      	uxth	r0, r4
200082b4:	b1d8      	cbz	r0, 200082ee <__multiply+0xbe>
200082b6:	9a02      	ldr	r2, [sp, #8]
200082b8:	4643      	mov	r3, r8
200082ba:	2400      	movs	r4, #0
200082bc:	f852 5b04 	ldr.w	r5, [r2], #4
200082c0:	6819      	ldr	r1, [r3, #0]
200082c2:	b2af      	uxth	r7, r5
200082c4:	0c2d      	lsrs	r5, r5, #16
200082c6:	b28e      	uxth	r6, r1
200082c8:	0c09      	lsrs	r1, r1, #16
200082ca:	fb00 6607 	mla	r6, r0, r7, r6
200082ce:	fb00 1105 	mla	r1, r0, r5, r1
200082d2:	1936      	adds	r6, r6, r4
200082d4:	eb01 4116 	add.w	r1, r1, r6, lsr #16
200082d8:	b2b6      	uxth	r6, r6
200082da:	0c0c      	lsrs	r4, r1, #16
200082dc:	4594      	cmp	ip, r2
200082de:	ea46 4601 	orr.w	r6, r6, r1, lsl #16
200082e2:	f843 6b04 	str.w	r6, [r3], #4
200082e6:	d8e9      	bhi.n	200082bc <__multiply+0x8c>
200082e8:	601c      	str	r4, [r3, #0]
200082ea:	f859 400a 	ldr.w	r4, [r9, sl]
200082ee:	0c24      	lsrs	r4, r4, #16
200082f0:	d01c      	beq.n	2000832c <__multiply+0xfc>
200082f2:	f85b 200a 	ldr.w	r2, [fp, sl]
200082f6:	4641      	mov	r1, r8
200082f8:	9b02      	ldr	r3, [sp, #8]
200082fa:	2500      	movs	r5, #0
200082fc:	4610      	mov	r0, r2
200082fe:	881e      	ldrh	r6, [r3, #0]
20008300:	b297      	uxth	r7, r2
20008302:	fb06 5504 	mla	r5, r6, r4, r5
20008306:	eb05 4510 	add.w	r5, r5, r0, lsr #16
2000830a:	ea47 4705 	orr.w	r7, r7, r5, lsl #16
2000830e:	600f      	str	r7, [r1, #0]
20008310:	f851 0f04 	ldr.w	r0, [r1, #4]!
20008314:	f853 2b04 	ldr.w	r2, [r3], #4
20008318:	b286      	uxth	r6, r0
2000831a:	0c12      	lsrs	r2, r2, #16
2000831c:	fb02 6204 	mla	r2, r2, r4, r6
20008320:	eb02 4215 	add.w	r2, r2, r5, lsr #16
20008324:	0c15      	lsrs	r5, r2, #16
20008326:	459c      	cmp	ip, r3
20008328:	d8e9      	bhi.n	200082fe <__multiply+0xce>
2000832a:	600a      	str	r2, [r1, #0]
2000832c:	f10a 0a04 	add.w	sl, sl, #4
20008330:	9a01      	ldr	r2, [sp, #4]
20008332:	eb0a 0309 	add.w	r3, sl, r9
20008336:	429a      	cmp	r2, r3
20008338:	d8b7      	bhi.n	200082aa <__multiply+0x7a>
2000833a:	9c05      	ldr	r4, [sp, #20]
2000833c:	2c00      	cmp	r4, #0
2000833e:	dd0b      	ble.n	20008358 <__multiply+0x128>
20008340:	9a04      	ldr	r2, [sp, #16]
20008342:	f852 3c04 	ldr.w	r3, [r2, #-4]
20008346:	b93b      	cbnz	r3, 20008358 <__multiply+0x128>
20008348:	4613      	mov	r3, r2
2000834a:	e003      	b.n	20008354 <__multiply+0x124>
2000834c:	f853 2c08 	ldr.w	r2, [r3, #-8]
20008350:	3b04      	subs	r3, #4
20008352:	b90a      	cbnz	r2, 20008358 <__multiply+0x128>
20008354:	3c01      	subs	r4, #1
20008356:	d1f9      	bne.n	2000834c <__multiply+0x11c>
20008358:	9b03      	ldr	r3, [sp, #12]
2000835a:	4618      	mov	r0, r3
2000835c:	611c      	str	r4, [r3, #16]
2000835e:	b007      	add	sp, #28
20008360:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

20008364 <__i2b>:
20008364:	b510      	push	{r4, lr}
20008366:	460c      	mov	r4, r1
20008368:	2101      	movs	r1, #1
2000836a:	f7ff fde9 	bl	20007f40 <_Balloc>
2000836e:	2201      	movs	r2, #1
20008370:	6144      	str	r4, [r0, #20]
20008372:	6102      	str	r2, [r0, #16]
20008374:	bd10      	pop	{r4, pc}
20008376:	bf00      	nop

20008378 <__multadd>:
20008378:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
2000837c:	460d      	mov	r5, r1
2000837e:	2100      	movs	r1, #0
20008380:	4606      	mov	r6, r0
20008382:	692c      	ldr	r4, [r5, #16]
20008384:	b083      	sub	sp, #12
20008386:	f105 0814 	add.w	r8, r5, #20
2000838a:	4608      	mov	r0, r1
2000838c:	f858 7001 	ldr.w	r7, [r8, r1]
20008390:	3001      	adds	r0, #1
20008392:	fa1f fa87 	uxth.w	sl, r7
20008396:	ea4f 4c17 	mov.w	ip, r7, lsr #16
2000839a:	fb0a 3302 	mla	r3, sl, r2, r3
2000839e:	fb0c fc02 	mul.w	ip, ip, r2
200083a2:	eb0c 4c13 	add.w	ip, ip, r3, lsr #16
200083a6:	b29b      	uxth	r3, r3
200083a8:	eb03 430c 	add.w	r3, r3, ip, lsl #16
200083ac:	f848 3001 	str.w	r3, [r8, r1]
200083b0:	3104      	adds	r1, #4
200083b2:	4284      	cmp	r4, r0
200083b4:	ea4f 431c 	mov.w	r3, ip, lsr #16
200083b8:	dce8      	bgt.n	2000838c <__multadd+0x14>
200083ba:	b13b      	cbz	r3, 200083cc <__multadd+0x54>
200083bc:	68aa      	ldr	r2, [r5, #8]
200083be:	4294      	cmp	r4, r2
200083c0:	da08      	bge.n	200083d4 <__multadd+0x5c>
200083c2:	eb05 0284 	add.w	r2, r5, r4, lsl #2
200083c6:	3401      	adds	r4, #1
200083c8:	612c      	str	r4, [r5, #16]
200083ca:	6153      	str	r3, [r2, #20]
200083cc:	4628      	mov	r0, r5
200083ce:	b003      	add	sp, #12
200083d0:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
200083d4:	6869      	ldr	r1, [r5, #4]
200083d6:	4630      	mov	r0, r6
200083d8:	9301      	str	r3, [sp, #4]
200083da:	3101      	adds	r1, #1
200083dc:	f7ff fdb0 	bl	20007f40 <_Balloc>
200083e0:	692a      	ldr	r2, [r5, #16]
200083e2:	f105 010c 	add.w	r1, r5, #12
200083e6:	3202      	adds	r2, #2
200083e8:	0092      	lsls	r2, r2, #2
200083ea:	4607      	mov	r7, r0
200083ec:	300c      	adds	r0, #12
200083ee:	f7fb ff13 	bl	20004218 <memcpy>
200083f2:	4629      	mov	r1, r5
200083f4:	4630      	mov	r0, r6
200083f6:	463d      	mov	r5, r7
200083f8:	f7ff fd86 	bl	20007f08 <_Bfree>
200083fc:	9b01      	ldr	r3, [sp, #4]
200083fe:	e7e0      	b.n	200083c2 <__multadd+0x4a>

20008400 <__pow5mult>:
20008400:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20008404:	4615      	mov	r5, r2
20008406:	f012 0203 	ands.w	r2, r2, #3
2000840a:	4604      	mov	r4, r0
2000840c:	4688      	mov	r8, r1
2000840e:	d12c      	bne.n	2000846a <__pow5mult+0x6a>
20008410:	10ad      	asrs	r5, r5, #2
20008412:	d01e      	beq.n	20008452 <__pow5mult+0x52>
20008414:	6a66      	ldr	r6, [r4, #36]	; 0x24
20008416:	2e00      	cmp	r6, #0
20008418:	d034      	beq.n	20008484 <__pow5mult+0x84>
2000841a:	68b7      	ldr	r7, [r6, #8]
2000841c:	2f00      	cmp	r7, #0
2000841e:	d03b      	beq.n	20008498 <__pow5mult+0x98>
20008420:	f015 0f01 	tst.w	r5, #1
20008424:	d108      	bne.n	20008438 <__pow5mult+0x38>
20008426:	106d      	asrs	r5, r5, #1
20008428:	d013      	beq.n	20008452 <__pow5mult+0x52>
2000842a:	683e      	ldr	r6, [r7, #0]
2000842c:	b1a6      	cbz	r6, 20008458 <__pow5mult+0x58>
2000842e:	4630      	mov	r0, r6
20008430:	4607      	mov	r7, r0
20008432:	f015 0f01 	tst.w	r5, #1
20008436:	d0f6      	beq.n	20008426 <__pow5mult+0x26>
20008438:	4641      	mov	r1, r8
2000843a:	463a      	mov	r2, r7
2000843c:	4620      	mov	r0, r4
2000843e:	f7ff fef7 	bl	20008230 <__multiply>
20008442:	4641      	mov	r1, r8
20008444:	4606      	mov	r6, r0
20008446:	4620      	mov	r0, r4
20008448:	f7ff fd5e 	bl	20007f08 <_Bfree>
2000844c:	106d      	asrs	r5, r5, #1
2000844e:	46b0      	mov	r8, r6
20008450:	d1eb      	bne.n	2000842a <__pow5mult+0x2a>
20008452:	4640      	mov	r0, r8
20008454:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20008458:	4639      	mov	r1, r7
2000845a:	463a      	mov	r2, r7
2000845c:	4620      	mov	r0, r4
2000845e:	f7ff fee7 	bl	20008230 <__multiply>
20008462:	6038      	str	r0, [r7, #0]
20008464:	4607      	mov	r7, r0
20008466:	6006      	str	r6, [r0, #0]
20008468:	e7e3      	b.n	20008432 <__pow5mult+0x32>
2000846a:	f649 4c28 	movw	ip, #39976	; 0x9c28
2000846e:	2300      	movs	r3, #0
20008470:	f2c2 0c00 	movt	ip, #8192	; 0x2000
20008474:	eb0c 0282 	add.w	r2, ip, r2, lsl #2
20008478:	f8d2 20c4 	ldr.w	r2, [r2, #196]	; 0xc4
2000847c:	f7ff ff7c 	bl	20008378 <__multadd>
20008480:	4680      	mov	r8, r0
20008482:	e7c5      	b.n	20008410 <__pow5mult+0x10>
20008484:	2010      	movs	r0, #16
20008486:	f7fb fbed 	bl	20003c64 <malloc>
2000848a:	2300      	movs	r3, #0
2000848c:	4606      	mov	r6, r0
2000848e:	6260      	str	r0, [r4, #36]	; 0x24
20008490:	60c3      	str	r3, [r0, #12]
20008492:	6043      	str	r3, [r0, #4]
20008494:	6083      	str	r3, [r0, #8]
20008496:	6003      	str	r3, [r0, #0]
20008498:	4620      	mov	r0, r4
2000849a:	f240 2171 	movw	r1, #625	; 0x271
2000849e:	f7ff ff61 	bl	20008364 <__i2b>
200084a2:	2300      	movs	r3, #0
200084a4:	60b0      	str	r0, [r6, #8]
200084a6:	4607      	mov	r7, r0
200084a8:	6003      	str	r3, [r0, #0]
200084aa:	e7b9      	b.n	20008420 <__pow5mult+0x20>

200084ac <__s2b>:
200084ac:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
200084b0:	461e      	mov	r6, r3
200084b2:	f648 6339 	movw	r3, #36409	; 0x8e39
200084b6:	f106 0c08 	add.w	ip, r6, #8
200084ba:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
200084be:	4688      	mov	r8, r1
200084c0:	4605      	mov	r5, r0
200084c2:	4617      	mov	r7, r2
200084c4:	fb83 130c 	smull	r1, r3, r3, ip
200084c8:	ea4f 7cec 	mov.w	ip, ip, asr #31
200084cc:	ebcc 0c63 	rsb	ip, ip, r3, asr #1
200084d0:	f1bc 0f01 	cmp.w	ip, #1
200084d4:	dd35      	ble.n	20008542 <__s2b+0x96>
200084d6:	2100      	movs	r1, #0
200084d8:	2201      	movs	r2, #1
200084da:	0052      	lsls	r2, r2, #1
200084dc:	3101      	adds	r1, #1
200084de:	4594      	cmp	ip, r2
200084e0:	dcfb      	bgt.n	200084da <__s2b+0x2e>
200084e2:	4628      	mov	r0, r5
200084e4:	f7ff fd2c 	bl	20007f40 <_Balloc>
200084e8:	9b08      	ldr	r3, [sp, #32]
200084ea:	6143      	str	r3, [r0, #20]
200084ec:	2301      	movs	r3, #1
200084ee:	2f09      	cmp	r7, #9
200084f0:	6103      	str	r3, [r0, #16]
200084f2:	dd22      	ble.n	2000853a <__s2b+0x8e>
200084f4:	f108 0a09 	add.w	sl, r8, #9
200084f8:	2409      	movs	r4, #9
200084fa:	f818 3004 	ldrb.w	r3, [r8, r4]
200084fe:	4601      	mov	r1, r0
20008500:	220a      	movs	r2, #10
20008502:	3401      	adds	r4, #1
20008504:	3b30      	subs	r3, #48	; 0x30
20008506:	4628      	mov	r0, r5
20008508:	f7ff ff36 	bl	20008378 <__multadd>
2000850c:	42a7      	cmp	r7, r4
2000850e:	dcf4      	bgt.n	200084fa <__s2b+0x4e>
20008510:	eb0a 0807 	add.w	r8, sl, r7
20008514:	f1a8 0808 	sub.w	r8, r8, #8
20008518:	42be      	cmp	r6, r7
2000851a:	dd0c      	ble.n	20008536 <__s2b+0x8a>
2000851c:	2400      	movs	r4, #0
2000851e:	f818 3004 	ldrb.w	r3, [r8, r4]
20008522:	4601      	mov	r1, r0
20008524:	3401      	adds	r4, #1
20008526:	220a      	movs	r2, #10
20008528:	3b30      	subs	r3, #48	; 0x30
2000852a:	4628      	mov	r0, r5
2000852c:	f7ff ff24 	bl	20008378 <__multadd>
20008530:	19e3      	adds	r3, r4, r7
20008532:	429e      	cmp	r6, r3
20008534:	dcf3      	bgt.n	2000851e <__s2b+0x72>
20008536:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
2000853a:	f108 080a 	add.w	r8, r8, #10
2000853e:	2709      	movs	r7, #9
20008540:	e7ea      	b.n	20008518 <__s2b+0x6c>
20008542:	2100      	movs	r1, #0
20008544:	e7cd      	b.n	200084e2 <__s2b+0x36>
20008546:	bf00      	nop

20008548 <_realloc_r>:
20008548:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000854c:	4691      	mov	r9, r2
2000854e:	b083      	sub	sp, #12
20008550:	4607      	mov	r7, r0
20008552:	460e      	mov	r6, r1
20008554:	2900      	cmp	r1, #0
20008556:	f000 813a 	beq.w	200087ce <_realloc_r+0x286>
2000855a:	f1a1 0808 	sub.w	r8, r1, #8
2000855e:	f109 040b 	add.w	r4, r9, #11
20008562:	f7fb ff8b 	bl	2000447c <__malloc_lock>
20008566:	2c16      	cmp	r4, #22
20008568:	f8d8 1004 	ldr.w	r1, [r8, #4]
2000856c:	460b      	mov	r3, r1
2000856e:	f200 80a0 	bhi.w	200086b2 <_realloc_r+0x16a>
20008572:	2210      	movs	r2, #16
20008574:	2500      	movs	r5, #0
20008576:	4614      	mov	r4, r2
20008578:	454c      	cmp	r4, r9
2000857a:	bf38      	it	cc
2000857c:	f045 0501 	orrcc.w	r5, r5, #1
20008580:	2d00      	cmp	r5, #0
20008582:	f040 812a 	bne.w	200087da <_realloc_r+0x292>
20008586:	f021 0a03 	bic.w	sl, r1, #3
2000858a:	4592      	cmp	sl, r2
2000858c:	bfa2      	ittt	ge
2000858e:	4640      	movge	r0, r8
20008590:	4655      	movge	r5, sl
20008592:	f108 0808 	addge.w	r8, r8, #8
20008596:	da75      	bge.n	20008684 <_realloc_r+0x13c>
20008598:	f649 6398 	movw	r3, #40600	; 0x9e98
2000859c:	eb08 000a 	add.w	r0, r8, sl
200085a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200085a4:	f8d3 e008 	ldr.w	lr, [r3, #8]
200085a8:	4586      	cmp	lr, r0
200085aa:	f000 811a 	beq.w	200087e2 <_realloc_r+0x29a>
200085ae:	f8d0 c004 	ldr.w	ip, [r0, #4]
200085b2:	f02c 0b01 	bic.w	fp, ip, #1
200085b6:	4483      	add	fp, r0
200085b8:	f8db b004 	ldr.w	fp, [fp, #4]
200085bc:	f01b 0f01 	tst.w	fp, #1
200085c0:	d07c      	beq.n	200086bc <_realloc_r+0x174>
200085c2:	46ac      	mov	ip, r5
200085c4:	4628      	mov	r0, r5
200085c6:	f011 0f01 	tst.w	r1, #1
200085ca:	f040 809b 	bne.w	20008704 <_realloc_r+0x1bc>
200085ce:	f856 1c08 	ldr.w	r1, [r6, #-8]
200085d2:	ebc1 0b08 	rsb	fp, r1, r8
200085d6:	f8db 5004 	ldr.w	r5, [fp, #4]
200085da:	f025 0503 	bic.w	r5, r5, #3
200085de:	2800      	cmp	r0, #0
200085e0:	f000 80dd 	beq.w	2000879e <_realloc_r+0x256>
200085e4:	4570      	cmp	r0, lr
200085e6:	f000 811f 	beq.w	20008828 <_realloc_r+0x2e0>
200085ea:	eb05 030a 	add.w	r3, r5, sl
200085ee:	eb0c 0503 	add.w	r5, ip, r3
200085f2:	4295      	cmp	r5, r2
200085f4:	bfb8      	it	lt
200085f6:	461d      	movlt	r5, r3
200085f8:	f2c0 80d2 	blt.w	200087a0 <_realloc_r+0x258>
200085fc:	6881      	ldr	r1, [r0, #8]
200085fe:	465b      	mov	r3, fp
20008600:	68c0      	ldr	r0, [r0, #12]
20008602:	f1aa 0204 	sub.w	r2, sl, #4
20008606:	2a24      	cmp	r2, #36	; 0x24
20008608:	6081      	str	r1, [r0, #8]
2000860a:	60c8      	str	r0, [r1, #12]
2000860c:	f853 1f08 	ldr.w	r1, [r3, #8]!
20008610:	f8db 000c 	ldr.w	r0, [fp, #12]
20008614:	6081      	str	r1, [r0, #8]
20008616:	60c8      	str	r0, [r1, #12]
20008618:	f200 80d0 	bhi.w	200087bc <_realloc_r+0x274>
2000861c:	2a13      	cmp	r2, #19
2000861e:	469c      	mov	ip, r3
20008620:	d921      	bls.n	20008666 <_realloc_r+0x11e>
20008622:	4631      	mov	r1, r6
20008624:	f10b 0c10 	add.w	ip, fp, #16
20008628:	f851 0b04 	ldr.w	r0, [r1], #4
2000862c:	f8cb 0008 	str.w	r0, [fp, #8]
20008630:	6870      	ldr	r0, [r6, #4]
20008632:	1d0e      	adds	r6, r1, #4
20008634:	2a1b      	cmp	r2, #27
20008636:	f8cb 000c 	str.w	r0, [fp, #12]
2000863a:	d914      	bls.n	20008666 <_realloc_r+0x11e>
2000863c:	6848      	ldr	r0, [r1, #4]
2000863e:	1d31      	adds	r1, r6, #4
20008640:	f10b 0c18 	add.w	ip, fp, #24
20008644:	f8cb 0010 	str.w	r0, [fp, #16]
20008648:	6870      	ldr	r0, [r6, #4]
2000864a:	1d0e      	adds	r6, r1, #4
2000864c:	2a24      	cmp	r2, #36	; 0x24
2000864e:	f8cb 0014 	str.w	r0, [fp, #20]
20008652:	d108      	bne.n	20008666 <_realloc_r+0x11e>
20008654:	684a      	ldr	r2, [r1, #4]
20008656:	f10b 0c20 	add.w	ip, fp, #32
2000865a:	f8cb 2018 	str.w	r2, [fp, #24]
2000865e:	6872      	ldr	r2, [r6, #4]
20008660:	3608      	adds	r6, #8
20008662:	f8cb 201c 	str.w	r2, [fp, #28]
20008666:	4631      	mov	r1, r6
20008668:	4698      	mov	r8, r3
2000866a:	4662      	mov	r2, ip
2000866c:	4658      	mov	r0, fp
2000866e:	f851 3b04 	ldr.w	r3, [r1], #4
20008672:	f842 3b04 	str.w	r3, [r2], #4
20008676:	6873      	ldr	r3, [r6, #4]
20008678:	f8cc 3004 	str.w	r3, [ip, #4]
2000867c:	684b      	ldr	r3, [r1, #4]
2000867e:	6053      	str	r3, [r2, #4]
20008680:	f8db 3004 	ldr.w	r3, [fp, #4]
20008684:	ebc4 0c05 	rsb	ip, r4, r5
20008688:	f1bc 0f0f 	cmp.w	ip, #15
2000868c:	d826      	bhi.n	200086dc <_realloc_r+0x194>
2000868e:	1942      	adds	r2, r0, r5
20008690:	f003 0301 	and.w	r3, r3, #1
20008694:	ea43 0505 	orr.w	r5, r3, r5
20008698:	6045      	str	r5, [r0, #4]
2000869a:	6853      	ldr	r3, [r2, #4]
2000869c:	f043 0301 	orr.w	r3, r3, #1
200086a0:	6053      	str	r3, [r2, #4]
200086a2:	4638      	mov	r0, r7
200086a4:	4645      	mov	r5, r8
200086a6:	f7fb feeb 	bl	20004480 <__malloc_unlock>
200086aa:	4628      	mov	r0, r5
200086ac:	b003      	add	sp, #12
200086ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
200086b2:	f024 0407 	bic.w	r4, r4, #7
200086b6:	4622      	mov	r2, r4
200086b8:	0fe5      	lsrs	r5, r4, #31
200086ba:	e75d      	b.n	20008578 <_realloc_r+0x30>
200086bc:	f02c 0c03 	bic.w	ip, ip, #3
200086c0:	eb0c 050a 	add.w	r5, ip, sl
200086c4:	4295      	cmp	r5, r2
200086c6:	f6ff af7e 	blt.w	200085c6 <_realloc_r+0x7e>
200086ca:	6882      	ldr	r2, [r0, #8]
200086cc:	460b      	mov	r3, r1
200086ce:	68c1      	ldr	r1, [r0, #12]
200086d0:	4640      	mov	r0, r8
200086d2:	f108 0808 	add.w	r8, r8, #8
200086d6:	608a      	str	r2, [r1, #8]
200086d8:	60d1      	str	r1, [r2, #12]
200086da:	e7d3      	b.n	20008684 <_realloc_r+0x13c>
200086dc:	1901      	adds	r1, r0, r4
200086de:	f003 0301 	and.w	r3, r3, #1
200086e2:	eb01 020c 	add.w	r2, r1, ip
200086e6:	ea43 0404 	orr.w	r4, r3, r4
200086ea:	f04c 0301 	orr.w	r3, ip, #1
200086ee:	6044      	str	r4, [r0, #4]
200086f0:	604b      	str	r3, [r1, #4]
200086f2:	4638      	mov	r0, r7
200086f4:	6853      	ldr	r3, [r2, #4]
200086f6:	3108      	adds	r1, #8
200086f8:	f043 0301 	orr.w	r3, r3, #1
200086fc:	6053      	str	r3, [r2, #4]
200086fe:	f7fe fe6f 	bl	200073e0 <_free_r>
20008702:	e7ce      	b.n	200086a2 <_realloc_r+0x15a>
20008704:	4649      	mov	r1, r9
20008706:	4638      	mov	r0, r7
20008708:	f7fb fab4 	bl	20003c74 <_malloc_r>
2000870c:	4605      	mov	r5, r0
2000870e:	2800      	cmp	r0, #0
20008710:	d041      	beq.n	20008796 <_realloc_r+0x24e>
20008712:	f8d8 3004 	ldr.w	r3, [r8, #4]
20008716:	f1a0 0208 	sub.w	r2, r0, #8
2000871a:	f023 0101 	bic.w	r1, r3, #1
2000871e:	4441      	add	r1, r8
20008720:	428a      	cmp	r2, r1
20008722:	f000 80d7 	beq.w	200088d4 <_realloc_r+0x38c>
20008726:	f1aa 0204 	sub.w	r2, sl, #4
2000872a:	4631      	mov	r1, r6
2000872c:	2a24      	cmp	r2, #36	; 0x24
2000872e:	d878      	bhi.n	20008822 <_realloc_r+0x2da>
20008730:	2a13      	cmp	r2, #19
20008732:	4603      	mov	r3, r0
20008734:	d921      	bls.n	2000877a <_realloc_r+0x232>
20008736:	4634      	mov	r4, r6
20008738:	f854 3b04 	ldr.w	r3, [r4], #4
2000873c:	1d21      	adds	r1, r4, #4
2000873e:	f840 3b04 	str.w	r3, [r0], #4
20008742:	1d03      	adds	r3, r0, #4
20008744:	f8d6 c004 	ldr.w	ip, [r6, #4]
20008748:	2a1b      	cmp	r2, #27
2000874a:	f8c5 c004 	str.w	ip, [r5, #4]
2000874e:	d914      	bls.n	2000877a <_realloc_r+0x232>
20008750:	f8d4 e004 	ldr.w	lr, [r4, #4]
20008754:	1d1c      	adds	r4, r3, #4
20008756:	f101 0c04 	add.w	ip, r1, #4
2000875a:	f8c0 e004 	str.w	lr, [r0, #4]
2000875e:	6848      	ldr	r0, [r1, #4]
20008760:	f10c 0104 	add.w	r1, ip, #4
20008764:	6058      	str	r0, [r3, #4]
20008766:	1d23      	adds	r3, r4, #4
20008768:	2a24      	cmp	r2, #36	; 0x24
2000876a:	d106      	bne.n	2000877a <_realloc_r+0x232>
2000876c:	f8dc 2004 	ldr.w	r2, [ip, #4]
20008770:	6062      	str	r2, [r4, #4]
20008772:	684a      	ldr	r2, [r1, #4]
20008774:	3108      	adds	r1, #8
20008776:	605a      	str	r2, [r3, #4]
20008778:	3308      	adds	r3, #8
2000877a:	4608      	mov	r0, r1
2000877c:	461a      	mov	r2, r3
2000877e:	f850 4b04 	ldr.w	r4, [r0], #4
20008782:	f842 4b04 	str.w	r4, [r2], #4
20008786:	6849      	ldr	r1, [r1, #4]
20008788:	6059      	str	r1, [r3, #4]
2000878a:	6843      	ldr	r3, [r0, #4]
2000878c:	6053      	str	r3, [r2, #4]
2000878e:	4631      	mov	r1, r6
20008790:	4638      	mov	r0, r7
20008792:	f7fe fe25 	bl	200073e0 <_free_r>
20008796:	4638      	mov	r0, r7
20008798:	f7fb fe72 	bl	20004480 <__malloc_unlock>
2000879c:	e785      	b.n	200086aa <_realloc_r+0x162>
2000879e:	4455      	add	r5, sl
200087a0:	4295      	cmp	r5, r2
200087a2:	dbaf      	blt.n	20008704 <_realloc_r+0x1bc>
200087a4:	465b      	mov	r3, fp
200087a6:	f8db 000c 	ldr.w	r0, [fp, #12]
200087aa:	f1aa 0204 	sub.w	r2, sl, #4
200087ae:	f853 1f08 	ldr.w	r1, [r3, #8]!
200087b2:	2a24      	cmp	r2, #36	; 0x24
200087b4:	6081      	str	r1, [r0, #8]
200087b6:	60c8      	str	r0, [r1, #12]
200087b8:	f67f af30 	bls.w	2000861c <_realloc_r+0xd4>
200087bc:	4618      	mov	r0, r3
200087be:	4631      	mov	r1, r6
200087c0:	4698      	mov	r8, r3
200087c2:	f7ff f9b9 	bl	20007b38 <memmove>
200087c6:	4658      	mov	r0, fp
200087c8:	f8db 3004 	ldr.w	r3, [fp, #4]
200087cc:	e75a      	b.n	20008684 <_realloc_r+0x13c>
200087ce:	4611      	mov	r1, r2
200087d0:	b003      	add	sp, #12
200087d2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200087d6:	f7fb ba4d 	b.w	20003c74 <_malloc_r>
200087da:	230c      	movs	r3, #12
200087dc:	2500      	movs	r5, #0
200087de:	603b      	str	r3, [r7, #0]
200087e0:	e763      	b.n	200086aa <_realloc_r+0x162>
200087e2:	f8de 5004 	ldr.w	r5, [lr, #4]
200087e6:	f104 0b10 	add.w	fp, r4, #16
200087ea:	f025 0c03 	bic.w	ip, r5, #3
200087ee:	eb0c 000a 	add.w	r0, ip, sl
200087f2:	4558      	cmp	r0, fp
200087f4:	bfb8      	it	lt
200087f6:	4670      	movlt	r0, lr
200087f8:	f6ff aee5 	blt.w	200085c6 <_realloc_r+0x7e>
200087fc:	eb08 0204 	add.w	r2, r8, r4
20008800:	1b01      	subs	r1, r0, r4
20008802:	f041 0101 	orr.w	r1, r1, #1
20008806:	609a      	str	r2, [r3, #8]
20008808:	6051      	str	r1, [r2, #4]
2000880a:	4638      	mov	r0, r7
2000880c:	f8d8 1004 	ldr.w	r1, [r8, #4]
20008810:	4635      	mov	r5, r6
20008812:	f001 0301 	and.w	r3, r1, #1
20008816:	431c      	orrs	r4, r3
20008818:	f8c8 4004 	str.w	r4, [r8, #4]
2000881c:	f7fb fe30 	bl	20004480 <__malloc_unlock>
20008820:	e743      	b.n	200086aa <_realloc_r+0x162>
20008822:	f7ff f989 	bl	20007b38 <memmove>
20008826:	e7b2      	b.n	2000878e <_realloc_r+0x246>
20008828:	4455      	add	r5, sl
2000882a:	f104 0110 	add.w	r1, r4, #16
2000882e:	44ac      	add	ip, r5
20008830:	458c      	cmp	ip, r1
20008832:	dbb5      	blt.n	200087a0 <_realloc_r+0x258>
20008834:	465d      	mov	r5, fp
20008836:	f8db 000c 	ldr.w	r0, [fp, #12]
2000883a:	f1aa 0204 	sub.w	r2, sl, #4
2000883e:	f855 1f08 	ldr.w	r1, [r5, #8]!
20008842:	2a24      	cmp	r2, #36	; 0x24
20008844:	6081      	str	r1, [r0, #8]
20008846:	60c8      	str	r0, [r1, #12]
20008848:	d84c      	bhi.n	200088e4 <_realloc_r+0x39c>
2000884a:	2a13      	cmp	r2, #19
2000884c:	4628      	mov	r0, r5
2000884e:	d924      	bls.n	2000889a <_realloc_r+0x352>
20008850:	4631      	mov	r1, r6
20008852:	f10b 0010 	add.w	r0, fp, #16
20008856:	f851 eb04 	ldr.w	lr, [r1], #4
2000885a:	f8cb e008 	str.w	lr, [fp, #8]
2000885e:	f8d6 e004 	ldr.w	lr, [r6, #4]
20008862:	1d0e      	adds	r6, r1, #4
20008864:	2a1b      	cmp	r2, #27
20008866:	f8cb e00c 	str.w	lr, [fp, #12]
2000886a:	d916      	bls.n	2000889a <_realloc_r+0x352>
2000886c:	f8d1 e004 	ldr.w	lr, [r1, #4]
20008870:	1d31      	adds	r1, r6, #4
20008872:	f10b 0018 	add.w	r0, fp, #24
20008876:	f8cb e010 	str.w	lr, [fp, #16]
2000887a:	f8d6 e004 	ldr.w	lr, [r6, #4]
2000887e:	1d0e      	adds	r6, r1, #4
20008880:	2a24      	cmp	r2, #36	; 0x24
20008882:	f8cb e014 	str.w	lr, [fp, #20]
20008886:	d108      	bne.n	2000889a <_realloc_r+0x352>
20008888:	684a      	ldr	r2, [r1, #4]
2000888a:	f10b 0020 	add.w	r0, fp, #32
2000888e:	f8cb 2018 	str.w	r2, [fp, #24]
20008892:	6872      	ldr	r2, [r6, #4]
20008894:	3608      	adds	r6, #8
20008896:	f8cb 201c 	str.w	r2, [fp, #28]
2000889a:	4631      	mov	r1, r6
2000889c:	4602      	mov	r2, r0
2000889e:	f851 eb04 	ldr.w	lr, [r1], #4
200088a2:	f842 eb04 	str.w	lr, [r2], #4
200088a6:	6876      	ldr	r6, [r6, #4]
200088a8:	6046      	str	r6, [r0, #4]
200088aa:	6849      	ldr	r1, [r1, #4]
200088ac:	6051      	str	r1, [r2, #4]
200088ae:	eb0b 0204 	add.w	r2, fp, r4
200088b2:	ebc4 010c 	rsb	r1, r4, ip
200088b6:	f041 0101 	orr.w	r1, r1, #1
200088ba:	609a      	str	r2, [r3, #8]
200088bc:	6051      	str	r1, [r2, #4]
200088be:	4638      	mov	r0, r7
200088c0:	f8db 1004 	ldr.w	r1, [fp, #4]
200088c4:	f001 0301 	and.w	r3, r1, #1
200088c8:	431c      	orrs	r4, r3
200088ca:	f8cb 4004 	str.w	r4, [fp, #4]
200088ce:	f7fb fdd7 	bl	20004480 <__malloc_unlock>
200088d2:	e6ea      	b.n	200086aa <_realloc_r+0x162>
200088d4:	6855      	ldr	r5, [r2, #4]
200088d6:	4640      	mov	r0, r8
200088d8:	f108 0808 	add.w	r8, r8, #8
200088dc:	f025 0503 	bic.w	r5, r5, #3
200088e0:	4455      	add	r5, sl
200088e2:	e6cf      	b.n	20008684 <_realloc_r+0x13c>
200088e4:	4631      	mov	r1, r6
200088e6:	4628      	mov	r0, r5
200088e8:	9300      	str	r3, [sp, #0]
200088ea:	f8cd c004 	str.w	ip, [sp, #4]
200088ee:	f7ff f923 	bl	20007b38 <memmove>
200088f2:	f8dd c004 	ldr.w	ip, [sp, #4]
200088f6:	9b00      	ldr	r3, [sp, #0]
200088f8:	e7d9      	b.n	200088ae <_realloc_r+0x366>
200088fa:	bf00      	nop

200088fc <__isinfd>:
200088fc:	4602      	mov	r2, r0
200088fe:	4240      	negs	r0, r0
20008900:	ea40 0302 	orr.w	r3, r0, r2
20008904:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
20008908:	ea41 73d3 	orr.w	r3, r1, r3, lsr #31
2000890c:	f1c3 43fe 	rsb	r3, r3, #2130706432	; 0x7f000000
20008910:	f503 0370 	add.w	r3, r3, #15728640	; 0xf00000
20008914:	4258      	negs	r0, r3
20008916:	ea40 0303 	orr.w	r3, r0, r3
2000891a:	17d8      	asrs	r0, r3, #31
2000891c:	3001      	adds	r0, #1
2000891e:	4770      	bx	lr

20008920 <__isnand>:
20008920:	4602      	mov	r2, r0
20008922:	4240      	negs	r0, r0
20008924:	4310      	orrs	r0, r2
20008926:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
2000892a:	ea41 70d0 	orr.w	r0, r1, r0, lsr #31
2000892e:	f1c0 40fe 	rsb	r0, r0, #2130706432	; 0x7f000000
20008932:	f500 0070 	add.w	r0, r0, #15728640	; 0xf00000
20008936:	0fc0      	lsrs	r0, r0, #31
20008938:	4770      	bx	lr
2000893a:	bf00      	nop

2000893c <__sclose>:
2000893c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20008940:	f000 b960 	b.w	20008c04 <_close_r>

20008944 <__sseek>:
20008944:	b510      	push	{r4, lr}
20008946:	460c      	mov	r4, r1
20008948:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
2000894c:	f000 f9fe 	bl	20008d4c <_lseek_r>
20008950:	89a3      	ldrh	r3, [r4, #12]
20008952:	f1b0 3fff 	cmp.w	r0, #4294967295
20008956:	bf15      	itete	ne
20008958:	6560      	strne	r0, [r4, #84]	; 0x54
2000895a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
2000895e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
20008962:	81a3      	strheq	r3, [r4, #12]
20008964:	bf18      	it	ne
20008966:	81a3      	strhne	r3, [r4, #12]
20008968:	bd10      	pop	{r4, pc}
2000896a:	bf00      	nop

2000896c <__swrite>:
2000896c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20008970:	461d      	mov	r5, r3
20008972:	898b      	ldrh	r3, [r1, #12]
20008974:	460c      	mov	r4, r1
20008976:	4616      	mov	r6, r2
20008978:	4607      	mov	r7, r0
2000897a:	f413 7f80 	tst.w	r3, #256	; 0x100
2000897e:	d006      	beq.n	2000898e <__swrite+0x22>
20008980:	2302      	movs	r3, #2
20008982:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20008986:	2200      	movs	r2, #0
20008988:	f000 f9e0 	bl	20008d4c <_lseek_r>
2000898c:	89a3      	ldrh	r3, [r4, #12]
2000898e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
20008992:	4638      	mov	r0, r7
20008994:	81a3      	strh	r3, [r4, #12]
20008996:	4632      	mov	r2, r6
20008998:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
2000899c:	462b      	mov	r3, r5
2000899e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
200089a2:	f7f8 bfe3 	b.w	2000196c <_write_r>
200089a6:	bf00      	nop

200089a8 <__sread>:
200089a8:	b510      	push	{r4, lr}
200089aa:	460c      	mov	r4, r1
200089ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
200089b0:	f000 f9e2 	bl	20008d78 <_read_r>
200089b4:	2800      	cmp	r0, #0
200089b6:	db03      	blt.n	200089c0 <__sread+0x18>
200089b8:	6d63      	ldr	r3, [r4, #84]	; 0x54
200089ba:	181b      	adds	r3, r3, r0
200089bc:	6563      	str	r3, [r4, #84]	; 0x54
200089be:	bd10      	pop	{r4, pc}
200089c0:	89a3      	ldrh	r3, [r4, #12]
200089c2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
200089c6:	81a3      	strh	r3, [r4, #12]
200089c8:	bd10      	pop	{r4, pc}
200089ca:	bf00      	nop

200089cc <strcmp>:
200089cc:	ea80 0201 	eor.w	r2, r0, r1
200089d0:	f012 0f03 	tst.w	r2, #3
200089d4:	d13a      	bne.n	20008a4c <strcmp_unaligned>
200089d6:	f010 0203 	ands.w	r2, r0, #3
200089da:	f020 0003 	bic.w	r0, r0, #3
200089de:	f021 0103 	bic.w	r1, r1, #3
200089e2:	f850 cb04 	ldr.w	ip, [r0], #4
200089e6:	bf08      	it	eq
200089e8:	f851 3b04 	ldreq.w	r3, [r1], #4
200089ec:	d00d      	beq.n	20008a0a <strcmp+0x3e>
200089ee:	f082 0203 	eor.w	r2, r2, #3
200089f2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
200089f6:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
200089fa:	fa23 f202 	lsr.w	r2, r3, r2
200089fe:	f851 3b04 	ldr.w	r3, [r1], #4
20008a02:	ea4c 0c02 	orr.w	ip, ip, r2
20008a06:	ea43 0302 	orr.w	r3, r3, r2
20008a0a:	bf00      	nop
20008a0c:	f1ac 3201 	sub.w	r2, ip, #16843009	; 0x1010101
20008a10:	459c      	cmp	ip, r3
20008a12:	bf01      	itttt	eq
20008a14:	ea22 020c 	biceq.w	r2, r2, ip
20008a18:	f012 3f80 	tsteq.w	r2, #2155905152	; 0x80808080
20008a1c:	f850 cb04 	ldreq.w	ip, [r0], #4
20008a20:	f851 3b04 	ldreq.w	r3, [r1], #4
20008a24:	d0f2      	beq.n	20008a0c <strcmp+0x40>
20008a26:	ea4f 600c 	mov.w	r0, ip, lsl #24
20008a2a:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
20008a2e:	2801      	cmp	r0, #1
20008a30:	bf28      	it	cs
20008a32:	ebb0 6f03 	cmpcs.w	r0, r3, lsl #24
20008a36:	bf08      	it	eq
20008a38:	0a1b      	lsreq	r3, r3, #8
20008a3a:	d0f4      	beq.n	20008a26 <strcmp+0x5a>
20008a3c:	f003 03ff 	and.w	r3, r3, #255	; 0xff
20008a40:	ea4f 6010 	mov.w	r0, r0, lsr #24
20008a44:	eba0 0003 	sub.w	r0, r0, r3
20008a48:	4770      	bx	lr
20008a4a:	bf00      	nop

20008a4c <strcmp_unaligned>:
20008a4c:	f010 0f03 	tst.w	r0, #3
20008a50:	d00a      	beq.n	20008a68 <strcmp_unaligned+0x1c>
20008a52:	f810 2b01 	ldrb.w	r2, [r0], #1
20008a56:	f811 3b01 	ldrb.w	r3, [r1], #1
20008a5a:	2a01      	cmp	r2, #1
20008a5c:	bf28      	it	cs
20008a5e:	429a      	cmpcs	r2, r3
20008a60:	d0f4      	beq.n	20008a4c <strcmp_unaligned>
20008a62:	eba2 0003 	sub.w	r0, r2, r3
20008a66:	4770      	bx	lr
20008a68:	f84d 5d04 	str.w	r5, [sp, #-4]!
20008a6c:	f84d 4d04 	str.w	r4, [sp, #-4]!
20008a70:	f04f 0201 	mov.w	r2, #1
20008a74:	ea42 2202 	orr.w	r2, r2, r2, lsl #8
20008a78:	ea42 4202 	orr.w	r2, r2, r2, lsl #16
20008a7c:	f001 0c03 	and.w	ip, r1, #3
20008a80:	f021 0103 	bic.w	r1, r1, #3
20008a84:	f850 4b04 	ldr.w	r4, [r0], #4
20008a88:	f851 5b04 	ldr.w	r5, [r1], #4
20008a8c:	f1bc 0f02 	cmp.w	ip, #2
20008a90:	d026      	beq.n	20008ae0 <strcmp_unaligned+0x94>
20008a92:	d84b      	bhi.n	20008b2c <strcmp_unaligned+0xe0>
20008a94:	f024 4c7f 	bic.w	ip, r4, #4278190080	; 0xff000000
20008a98:	ebbc 2f15 	cmp.w	ip, r5, lsr #8
20008a9c:	eba4 0302 	sub.w	r3, r4, r2
20008aa0:	ea23 0304 	bic.w	r3, r3, r4
20008aa4:	d10d      	bne.n	20008ac2 <strcmp_unaligned+0x76>
20008aa6:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
20008aaa:	bf08      	it	eq
20008aac:	f851 5b04 	ldreq.w	r5, [r1], #4
20008ab0:	d10a      	bne.n	20008ac8 <strcmp_unaligned+0x7c>
20008ab2:	ea8c 0c04 	eor.w	ip, ip, r4
20008ab6:	ebbc 6f05 	cmp.w	ip, r5, lsl #24
20008aba:	d10c      	bne.n	20008ad6 <strcmp_unaligned+0x8a>
20008abc:	f850 4b04 	ldr.w	r4, [r0], #4
20008ac0:	e7e8      	b.n	20008a94 <strcmp_unaligned+0x48>
20008ac2:	ea4f 2515 	mov.w	r5, r5, lsr #8
20008ac6:	e05c      	b.n	20008b82 <strcmp_unaligned+0x136>
20008ac8:	f033 437f 	bics.w	r3, r3, #4278190080	; 0xff000000
20008acc:	d152      	bne.n	20008b74 <strcmp_unaligned+0x128>
20008ace:	780d      	ldrb	r5, [r1, #0]
20008ad0:	ea4f 6c14 	mov.w	ip, r4, lsr #24
20008ad4:	e055      	b.n	20008b82 <strcmp_unaligned+0x136>
20008ad6:	ea4f 6c14 	mov.w	ip, r4, lsr #24
20008ada:	f005 05ff 	and.w	r5, r5, #255	; 0xff
20008ade:	e050      	b.n	20008b82 <strcmp_unaligned+0x136>
20008ae0:	ea4f 4c04 	mov.w	ip, r4, lsl #16
20008ae4:	eba4 0302 	sub.w	r3, r4, r2
20008ae8:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
20008aec:	ea23 0304 	bic.w	r3, r3, r4
20008af0:	ebbc 4f15 	cmp.w	ip, r5, lsr #16
20008af4:	d117      	bne.n	20008b26 <strcmp_unaligned+0xda>
20008af6:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
20008afa:	bf08      	it	eq
20008afc:	f851 5b04 	ldreq.w	r5, [r1], #4
20008b00:	d107      	bne.n	20008b12 <strcmp_unaligned+0xc6>
20008b02:	ea8c 0c04 	eor.w	ip, ip, r4
20008b06:	ebbc 4f05 	cmp.w	ip, r5, lsl #16
20008b0a:	d108      	bne.n	20008b1e <strcmp_unaligned+0xd2>
20008b0c:	f850 4b04 	ldr.w	r4, [r0], #4
20008b10:	e7e6      	b.n	20008ae0 <strcmp_unaligned+0x94>
20008b12:	041b      	lsls	r3, r3, #16
20008b14:	d12e      	bne.n	20008b74 <strcmp_unaligned+0x128>
20008b16:	880d      	ldrh	r5, [r1, #0]
20008b18:	ea4f 4c14 	mov.w	ip, r4, lsr #16
20008b1c:	e031      	b.n	20008b82 <strcmp_unaligned+0x136>
20008b1e:	ea4f 4505 	mov.w	r5, r5, lsl #16
20008b22:	ea4f 4c14 	mov.w	ip, r4, lsr #16
20008b26:	ea4f 4515 	mov.w	r5, r5, lsr #16
20008b2a:	e02a      	b.n	20008b82 <strcmp_unaligned+0x136>
20008b2c:	f004 0cff 	and.w	ip, r4, #255	; 0xff
20008b30:	ebbc 6f15 	cmp.w	ip, r5, lsr #24
20008b34:	eba4 0302 	sub.w	r3, r4, r2
20008b38:	ea23 0304 	bic.w	r3, r3, r4
20008b3c:	d10d      	bne.n	20008b5a <strcmp_unaligned+0x10e>
20008b3e:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
20008b42:	bf08      	it	eq
20008b44:	f851 5b04 	ldreq.w	r5, [r1], #4
20008b48:	d10a      	bne.n	20008b60 <strcmp_unaligned+0x114>
20008b4a:	ea8c 0c04 	eor.w	ip, ip, r4
20008b4e:	ebbc 2f05 	cmp.w	ip, r5, lsl #8
20008b52:	d10a      	bne.n	20008b6a <strcmp_unaligned+0x11e>
20008b54:	f850 4b04 	ldr.w	r4, [r0], #4
20008b58:	e7e8      	b.n	20008b2c <strcmp_unaligned+0xe0>
20008b5a:	ea4f 6515 	mov.w	r5, r5, lsr #24
20008b5e:	e010      	b.n	20008b82 <strcmp_unaligned+0x136>
20008b60:	f014 0fff 	tst.w	r4, #255	; 0xff
20008b64:	d006      	beq.n	20008b74 <strcmp_unaligned+0x128>
20008b66:	f851 5b04 	ldr.w	r5, [r1], #4
20008b6a:	ea4f 2c14 	mov.w	ip, r4, lsr #8
20008b6e:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
20008b72:	e006      	b.n	20008b82 <strcmp_unaligned+0x136>
20008b74:	f04f 0000 	mov.w	r0, #0
20008b78:	f85d 4b04 	ldr.w	r4, [sp], #4
20008b7c:	f85d 5b04 	ldr.w	r5, [sp], #4
20008b80:	4770      	bx	lr
20008b82:	f00c 02ff 	and.w	r2, ip, #255	; 0xff
20008b86:	f005 00ff 	and.w	r0, r5, #255	; 0xff
20008b8a:	2801      	cmp	r0, #1
20008b8c:	bf28      	it	cs
20008b8e:	4290      	cmpcs	r0, r2
20008b90:	bf04      	itt	eq
20008b92:	ea4f 2c1c 	moveq.w	ip, ip, lsr #8
20008b96:	0a2d      	lsreq	r5, r5, #8
20008b98:	d0f3      	beq.n	20008b82 <strcmp_unaligned+0x136>
20008b9a:	eba2 0000 	sub.w	r0, r2, r0
20008b9e:	f85d 4b04 	ldr.w	r4, [sp], #4
20008ba2:	f85d 5b04 	ldr.w	r5, [sp], #4
20008ba6:	4770      	bx	lr

20008ba8 <_calloc_r>:
20008ba8:	b538      	push	{r3, r4, r5, lr}
20008baa:	fb01 f102 	mul.w	r1, r1, r2
20008bae:	f7fb f861 	bl	20003c74 <_malloc_r>
20008bb2:	4604      	mov	r4, r0
20008bb4:	b1f8      	cbz	r0, 20008bf6 <_calloc_r+0x4e>
20008bb6:	f850 2c04 	ldr.w	r2, [r0, #-4]
20008bba:	f022 0203 	bic.w	r2, r2, #3
20008bbe:	3a04      	subs	r2, #4
20008bc0:	2a24      	cmp	r2, #36	; 0x24
20008bc2:	d81a      	bhi.n	20008bfa <_calloc_r+0x52>
20008bc4:	2a13      	cmp	r2, #19
20008bc6:	4603      	mov	r3, r0
20008bc8:	d90f      	bls.n	20008bea <_calloc_r+0x42>
20008bca:	2100      	movs	r1, #0
20008bcc:	f840 1b04 	str.w	r1, [r0], #4
20008bd0:	1d03      	adds	r3, r0, #4
20008bd2:	2a1b      	cmp	r2, #27
20008bd4:	6061      	str	r1, [r4, #4]
20008bd6:	d908      	bls.n	20008bea <_calloc_r+0x42>
20008bd8:	1d1d      	adds	r5, r3, #4
20008bda:	6041      	str	r1, [r0, #4]
20008bdc:	6059      	str	r1, [r3, #4]
20008bde:	1d2b      	adds	r3, r5, #4
20008be0:	2a24      	cmp	r2, #36	; 0x24
20008be2:	bf02      	ittt	eq
20008be4:	6069      	streq	r1, [r5, #4]
20008be6:	6059      	streq	r1, [r3, #4]
20008be8:	3308      	addeq	r3, #8
20008bea:	461a      	mov	r2, r3
20008bec:	2100      	movs	r1, #0
20008bee:	f842 1b04 	str.w	r1, [r2], #4
20008bf2:	6059      	str	r1, [r3, #4]
20008bf4:	6051      	str	r1, [r2, #4]
20008bf6:	4620      	mov	r0, r4
20008bf8:	bd38      	pop	{r3, r4, r5, pc}
20008bfa:	2100      	movs	r1, #0
20008bfc:	f7fb fbd4 	bl	200043a8 <memset>
20008c00:	4620      	mov	r0, r4
20008c02:	bd38      	pop	{r3, r4, r5, pc}

20008c04 <_close_r>:
20008c04:	b538      	push	{r3, r4, r5, lr}
20008c06:	f24a 44a4 	movw	r4, #42148	; 0xa4a4
20008c0a:	f2c2 0400 	movt	r4, #8192	; 0x2000
20008c0e:	4605      	mov	r5, r0
20008c10:	4608      	mov	r0, r1
20008c12:	2300      	movs	r3, #0
20008c14:	6023      	str	r3, [r4, #0]
20008c16:	f7f8 fe5d 	bl	200018d4 <_close>
20008c1a:	f1b0 3fff 	cmp.w	r0, #4294967295
20008c1e:	d000      	beq.n	20008c22 <_close_r+0x1e>
20008c20:	bd38      	pop	{r3, r4, r5, pc}
20008c22:	6823      	ldr	r3, [r4, #0]
20008c24:	2b00      	cmp	r3, #0
20008c26:	d0fb      	beq.n	20008c20 <_close_r+0x1c>
20008c28:	602b      	str	r3, [r5, #0]
20008c2a:	bd38      	pop	{r3, r4, r5, pc}

20008c2c <_fclose_r>:
20008c2c:	b570      	push	{r4, r5, r6, lr}
20008c2e:	4605      	mov	r5, r0
20008c30:	460c      	mov	r4, r1
20008c32:	2900      	cmp	r1, #0
20008c34:	d04b      	beq.n	20008cce <_fclose_r+0xa2>
20008c36:	f7fe fa9b 	bl	20007170 <__sfp_lock_acquire>
20008c3a:	b115      	cbz	r5, 20008c42 <_fclose_r+0x16>
20008c3c:	69ab      	ldr	r3, [r5, #24]
20008c3e:	2b00      	cmp	r3, #0
20008c40:	d048      	beq.n	20008cd4 <_fclose_r+0xa8>
20008c42:	f649 3384 	movw	r3, #39812	; 0x9b84
20008c46:	f2c2 0300 	movt	r3, #8192	; 0x2000
20008c4a:	429c      	cmp	r4, r3
20008c4c:	bf08      	it	eq
20008c4e:	686c      	ldreq	r4, [r5, #4]
20008c50:	d00e      	beq.n	20008c70 <_fclose_r+0x44>
20008c52:	f649 33a4 	movw	r3, #39844	; 0x9ba4
20008c56:	f2c2 0300 	movt	r3, #8192	; 0x2000
20008c5a:	429c      	cmp	r4, r3
20008c5c:	bf08      	it	eq
20008c5e:	68ac      	ldreq	r4, [r5, #8]
20008c60:	d006      	beq.n	20008c70 <_fclose_r+0x44>
20008c62:	f649 33c4 	movw	r3, #39876	; 0x9bc4
20008c66:	f2c2 0300 	movt	r3, #8192	; 0x2000
20008c6a:	429c      	cmp	r4, r3
20008c6c:	bf08      	it	eq
20008c6e:	68ec      	ldreq	r4, [r5, #12]
20008c70:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
20008c74:	b33e      	cbz	r6, 20008cc6 <_fclose_r+0x9a>
20008c76:	4628      	mov	r0, r5
20008c78:	4621      	mov	r1, r4
20008c7a:	f7fe f9bd 	bl	20006ff8 <_fflush_r>
20008c7e:	6b23      	ldr	r3, [r4, #48]	; 0x30
20008c80:	4606      	mov	r6, r0
20008c82:	b13b      	cbz	r3, 20008c94 <_fclose_r+0x68>
20008c84:	4628      	mov	r0, r5
20008c86:	6a21      	ldr	r1, [r4, #32]
20008c88:	4798      	blx	r3
20008c8a:	ea36 0620 	bics.w	r6, r6, r0, asr #32
20008c8e:	bf28      	it	cs
20008c90:	f04f 36ff 	movcs.w	r6, #4294967295
20008c94:	89a3      	ldrh	r3, [r4, #12]
20008c96:	f013 0f80 	tst.w	r3, #128	; 0x80
20008c9a:	d11f      	bne.n	20008cdc <_fclose_r+0xb0>
20008c9c:	6b61      	ldr	r1, [r4, #52]	; 0x34
20008c9e:	b141      	cbz	r1, 20008cb2 <_fclose_r+0x86>
20008ca0:	f104 0344 	add.w	r3, r4, #68	; 0x44
20008ca4:	4299      	cmp	r1, r3
20008ca6:	d002      	beq.n	20008cae <_fclose_r+0x82>
20008ca8:	4628      	mov	r0, r5
20008caa:	f7fe fb99 	bl	200073e0 <_free_r>
20008cae:	2300      	movs	r3, #0
20008cb0:	6363      	str	r3, [r4, #52]	; 0x34
20008cb2:	6ca1      	ldr	r1, [r4, #72]	; 0x48
20008cb4:	b121      	cbz	r1, 20008cc0 <_fclose_r+0x94>
20008cb6:	4628      	mov	r0, r5
20008cb8:	f7fe fb92 	bl	200073e0 <_free_r>
20008cbc:	2300      	movs	r3, #0
20008cbe:	64a3      	str	r3, [r4, #72]	; 0x48
20008cc0:	f04f 0300 	mov.w	r3, #0
20008cc4:	81a3      	strh	r3, [r4, #12]
20008cc6:	f7fe fa55 	bl	20007174 <__sfp_lock_release>
20008cca:	4630      	mov	r0, r6
20008ccc:	bd70      	pop	{r4, r5, r6, pc}
20008cce:	460e      	mov	r6, r1
20008cd0:	4630      	mov	r0, r6
20008cd2:	bd70      	pop	{r4, r5, r6, pc}
20008cd4:	4628      	mov	r0, r5
20008cd6:	f7fe faff 	bl	200072d8 <__sinit>
20008cda:	e7b2      	b.n	20008c42 <_fclose_r+0x16>
20008cdc:	4628      	mov	r0, r5
20008cde:	6921      	ldr	r1, [r4, #16]
20008ce0:	f7fe fb7e 	bl	200073e0 <_free_r>
20008ce4:	e7da      	b.n	20008c9c <_fclose_r+0x70>
20008ce6:	bf00      	nop

20008ce8 <fclose>:
20008ce8:	f649 53a4 	movw	r3, #40356	; 0x9da4
20008cec:	4601      	mov	r1, r0
20008cee:	f2c2 0300 	movt	r3, #8192	; 0x2000
20008cf2:	6818      	ldr	r0, [r3, #0]
20008cf4:	e79a      	b.n	20008c2c <_fclose_r>
20008cf6:	bf00      	nop

20008cf8 <_fstat_r>:
20008cf8:	b538      	push	{r3, r4, r5, lr}
20008cfa:	f24a 44a4 	movw	r4, #42148	; 0xa4a4
20008cfe:	f2c2 0400 	movt	r4, #8192	; 0x2000
20008d02:	4605      	mov	r5, r0
20008d04:	4608      	mov	r0, r1
20008d06:	4611      	mov	r1, r2
20008d08:	2300      	movs	r3, #0
20008d0a:	6023      	str	r3, [r4, #0]
20008d0c:	f7f8 fdf4 	bl	200018f8 <_fstat>
20008d10:	f1b0 3fff 	cmp.w	r0, #4294967295
20008d14:	d000      	beq.n	20008d18 <_fstat_r+0x20>
20008d16:	bd38      	pop	{r3, r4, r5, pc}
20008d18:	6823      	ldr	r3, [r4, #0]
20008d1a:	2b00      	cmp	r3, #0
20008d1c:	d0fb      	beq.n	20008d16 <_fstat_r+0x1e>
20008d1e:	602b      	str	r3, [r5, #0]
20008d20:	bd38      	pop	{r3, r4, r5, pc}
20008d22:	bf00      	nop

20008d24 <_isatty_r>:
20008d24:	b538      	push	{r3, r4, r5, lr}
20008d26:	f24a 44a4 	movw	r4, #42148	; 0xa4a4
20008d2a:	f2c2 0400 	movt	r4, #8192	; 0x2000
20008d2e:	4605      	mov	r5, r0
20008d30:	4608      	mov	r0, r1
20008d32:	2300      	movs	r3, #0
20008d34:	6023      	str	r3, [r4, #0]
20008d36:	f7f8 fdf1 	bl	2000191c <_isatty>
20008d3a:	f1b0 3fff 	cmp.w	r0, #4294967295
20008d3e:	d000      	beq.n	20008d42 <_isatty_r+0x1e>
20008d40:	bd38      	pop	{r3, r4, r5, pc}
20008d42:	6823      	ldr	r3, [r4, #0]
20008d44:	2b00      	cmp	r3, #0
20008d46:	d0fb      	beq.n	20008d40 <_isatty_r+0x1c>
20008d48:	602b      	str	r3, [r5, #0]
20008d4a:	bd38      	pop	{r3, r4, r5, pc}

20008d4c <_lseek_r>:
20008d4c:	b538      	push	{r3, r4, r5, lr}
20008d4e:	f24a 44a4 	movw	r4, #42148	; 0xa4a4
20008d52:	f2c2 0400 	movt	r4, #8192	; 0x2000
20008d56:	4605      	mov	r5, r0
20008d58:	4608      	mov	r0, r1
20008d5a:	4611      	mov	r1, r2
20008d5c:	461a      	mov	r2, r3
20008d5e:	2300      	movs	r3, #0
20008d60:	6023      	str	r3, [r4, #0]
20008d62:	f7f8 fde7 	bl	20001934 <_lseek>
20008d66:	f1b0 3fff 	cmp.w	r0, #4294967295
20008d6a:	d000      	beq.n	20008d6e <_lseek_r+0x22>
20008d6c:	bd38      	pop	{r3, r4, r5, pc}
20008d6e:	6823      	ldr	r3, [r4, #0]
20008d70:	2b00      	cmp	r3, #0
20008d72:	d0fb      	beq.n	20008d6c <_lseek_r+0x20>
20008d74:	602b      	str	r3, [r5, #0]
20008d76:	bd38      	pop	{r3, r4, r5, pc}

20008d78 <_read_r>:
20008d78:	b538      	push	{r3, r4, r5, lr}
20008d7a:	f24a 44a4 	movw	r4, #42148	; 0xa4a4
20008d7e:	f2c2 0400 	movt	r4, #8192	; 0x2000
20008d82:	4605      	mov	r5, r0
20008d84:	4608      	mov	r0, r1
20008d86:	4611      	mov	r1, r2
20008d88:	461a      	mov	r2, r3
20008d8a:	2300      	movs	r3, #0
20008d8c:	6023      	str	r3, [r4, #0]
20008d8e:	f7f8 fddf 	bl	20001950 <_read>
20008d92:	f1b0 3fff 	cmp.w	r0, #4294967295
20008d96:	d000      	beq.n	20008d9a <_read_r+0x22>
20008d98:	bd38      	pop	{r3, r4, r5, pc}
20008d9a:	6823      	ldr	r3, [r4, #0]
20008d9c:	2b00      	cmp	r3, #0
20008d9e:	d0fb      	beq.n	20008d98 <_read_r+0x20>
20008da0:	602b      	str	r3, [r5, #0]
20008da2:	bd38      	pop	{r3, r4, r5, pc}
20008da4:	0000      	lsls	r0, r0, #0
	...

20008da8 <__aeabi_uidiv>:
20008da8:	1e4a      	subs	r2, r1, #1
20008daa:	bf08      	it	eq
20008dac:	4770      	bxeq	lr
20008dae:	f0c0 8124 	bcc.w	20008ffa <__aeabi_uidiv+0x252>
20008db2:	4288      	cmp	r0, r1
20008db4:	f240 8116 	bls.w	20008fe4 <__aeabi_uidiv+0x23c>
20008db8:	4211      	tst	r1, r2
20008dba:	f000 8117 	beq.w	20008fec <__aeabi_uidiv+0x244>
20008dbe:	fab0 f380 	clz	r3, r0
20008dc2:	fab1 f281 	clz	r2, r1
20008dc6:	eba2 0303 	sub.w	r3, r2, r3
20008dca:	f1c3 031f 	rsb	r3, r3, #31
20008dce:	a204      	add	r2, pc, #16	; (adr r2, 20008de0 <__aeabi_uidiv+0x38>)
20008dd0:	eb02 1303 	add.w	r3, r2, r3, lsl #4
20008dd4:	f04f 0200 	mov.w	r2, #0
20008dd8:	469f      	mov	pc, r3
20008dda:	bf00      	nop
20008ddc:	f3af 8000 	nop.w
20008de0:	ebb0 7fc1 	cmp.w	r0, r1, lsl #31
20008de4:	bf00      	nop
20008de6:	eb42 0202 	adc.w	r2, r2, r2
20008dea:	bf28      	it	cs
20008dec:	eba0 70c1 	subcs.w	r0, r0, r1, lsl #31
20008df0:	ebb0 7f81 	cmp.w	r0, r1, lsl #30
20008df4:	bf00      	nop
20008df6:	eb42 0202 	adc.w	r2, r2, r2
20008dfa:	bf28      	it	cs
20008dfc:	eba0 7081 	subcs.w	r0, r0, r1, lsl #30
20008e00:	ebb0 7f41 	cmp.w	r0, r1, lsl #29
20008e04:	bf00      	nop
20008e06:	eb42 0202 	adc.w	r2, r2, r2
20008e0a:	bf28      	it	cs
20008e0c:	eba0 7041 	subcs.w	r0, r0, r1, lsl #29
20008e10:	ebb0 7f01 	cmp.w	r0, r1, lsl #28
20008e14:	bf00      	nop
20008e16:	eb42 0202 	adc.w	r2, r2, r2
20008e1a:	bf28      	it	cs
20008e1c:	eba0 7001 	subcs.w	r0, r0, r1, lsl #28
20008e20:	ebb0 6fc1 	cmp.w	r0, r1, lsl #27
20008e24:	bf00      	nop
20008e26:	eb42 0202 	adc.w	r2, r2, r2
20008e2a:	bf28      	it	cs
20008e2c:	eba0 60c1 	subcs.w	r0, r0, r1, lsl #27
20008e30:	ebb0 6f81 	cmp.w	r0, r1, lsl #26
20008e34:	bf00      	nop
20008e36:	eb42 0202 	adc.w	r2, r2, r2
20008e3a:	bf28      	it	cs
20008e3c:	eba0 6081 	subcs.w	r0, r0, r1, lsl #26
20008e40:	ebb0 6f41 	cmp.w	r0, r1, lsl #25
20008e44:	bf00      	nop
20008e46:	eb42 0202 	adc.w	r2, r2, r2
20008e4a:	bf28      	it	cs
20008e4c:	eba0 6041 	subcs.w	r0, r0, r1, lsl #25
20008e50:	ebb0 6f01 	cmp.w	r0, r1, lsl #24
20008e54:	bf00      	nop
20008e56:	eb42 0202 	adc.w	r2, r2, r2
20008e5a:	bf28      	it	cs
20008e5c:	eba0 6001 	subcs.w	r0, r0, r1, lsl #24
20008e60:	ebb0 5fc1 	cmp.w	r0, r1, lsl #23
20008e64:	bf00      	nop
20008e66:	eb42 0202 	adc.w	r2, r2, r2
20008e6a:	bf28      	it	cs
20008e6c:	eba0 50c1 	subcs.w	r0, r0, r1, lsl #23
20008e70:	ebb0 5f81 	cmp.w	r0, r1, lsl #22
20008e74:	bf00      	nop
20008e76:	eb42 0202 	adc.w	r2, r2, r2
20008e7a:	bf28      	it	cs
20008e7c:	eba0 5081 	subcs.w	r0, r0, r1, lsl #22
20008e80:	ebb0 5f41 	cmp.w	r0, r1, lsl #21
20008e84:	bf00      	nop
20008e86:	eb42 0202 	adc.w	r2, r2, r2
20008e8a:	bf28      	it	cs
20008e8c:	eba0 5041 	subcs.w	r0, r0, r1, lsl #21
20008e90:	ebb0 5f01 	cmp.w	r0, r1, lsl #20
20008e94:	bf00      	nop
20008e96:	eb42 0202 	adc.w	r2, r2, r2
20008e9a:	bf28      	it	cs
20008e9c:	eba0 5001 	subcs.w	r0, r0, r1, lsl #20
20008ea0:	ebb0 4fc1 	cmp.w	r0, r1, lsl #19
20008ea4:	bf00      	nop
20008ea6:	eb42 0202 	adc.w	r2, r2, r2
20008eaa:	bf28      	it	cs
20008eac:	eba0 40c1 	subcs.w	r0, r0, r1, lsl #19
20008eb0:	ebb0 4f81 	cmp.w	r0, r1, lsl #18
20008eb4:	bf00      	nop
20008eb6:	eb42 0202 	adc.w	r2, r2, r2
20008eba:	bf28      	it	cs
20008ebc:	eba0 4081 	subcs.w	r0, r0, r1, lsl #18
20008ec0:	ebb0 4f41 	cmp.w	r0, r1, lsl #17
20008ec4:	bf00      	nop
20008ec6:	eb42 0202 	adc.w	r2, r2, r2
20008eca:	bf28      	it	cs
20008ecc:	eba0 4041 	subcs.w	r0, r0, r1, lsl #17
20008ed0:	ebb0 4f01 	cmp.w	r0, r1, lsl #16
20008ed4:	bf00      	nop
20008ed6:	eb42 0202 	adc.w	r2, r2, r2
20008eda:	bf28      	it	cs
20008edc:	eba0 4001 	subcs.w	r0, r0, r1, lsl #16
20008ee0:	ebb0 3fc1 	cmp.w	r0, r1, lsl #15
20008ee4:	bf00      	nop
20008ee6:	eb42 0202 	adc.w	r2, r2, r2
20008eea:	bf28      	it	cs
20008eec:	eba0 30c1 	subcs.w	r0, r0, r1, lsl #15
20008ef0:	ebb0 3f81 	cmp.w	r0, r1, lsl #14
20008ef4:	bf00      	nop
20008ef6:	eb42 0202 	adc.w	r2, r2, r2
20008efa:	bf28      	it	cs
20008efc:	eba0 3081 	subcs.w	r0, r0, r1, lsl #14
20008f00:	ebb0 3f41 	cmp.w	r0, r1, lsl #13
20008f04:	bf00      	nop
20008f06:	eb42 0202 	adc.w	r2, r2, r2
20008f0a:	bf28      	it	cs
20008f0c:	eba0 3041 	subcs.w	r0, r0, r1, lsl #13
20008f10:	ebb0 3f01 	cmp.w	r0, r1, lsl #12
20008f14:	bf00      	nop
20008f16:	eb42 0202 	adc.w	r2, r2, r2
20008f1a:	bf28      	it	cs
20008f1c:	eba0 3001 	subcs.w	r0, r0, r1, lsl #12
20008f20:	ebb0 2fc1 	cmp.w	r0, r1, lsl #11
20008f24:	bf00      	nop
20008f26:	eb42 0202 	adc.w	r2, r2, r2
20008f2a:	bf28      	it	cs
20008f2c:	eba0 20c1 	subcs.w	r0, r0, r1, lsl #11
20008f30:	ebb0 2f81 	cmp.w	r0, r1, lsl #10
20008f34:	bf00      	nop
20008f36:	eb42 0202 	adc.w	r2, r2, r2
20008f3a:	bf28      	it	cs
20008f3c:	eba0 2081 	subcs.w	r0, r0, r1, lsl #10
20008f40:	ebb0 2f41 	cmp.w	r0, r1, lsl #9
20008f44:	bf00      	nop
20008f46:	eb42 0202 	adc.w	r2, r2, r2
20008f4a:	bf28      	it	cs
20008f4c:	eba0 2041 	subcs.w	r0, r0, r1, lsl #9
20008f50:	ebb0 2f01 	cmp.w	r0, r1, lsl #8
20008f54:	bf00      	nop
20008f56:	eb42 0202 	adc.w	r2, r2, r2
20008f5a:	bf28      	it	cs
20008f5c:	eba0 2001 	subcs.w	r0, r0, r1, lsl #8
20008f60:	ebb0 1fc1 	cmp.w	r0, r1, lsl #7
20008f64:	bf00      	nop
20008f66:	eb42 0202 	adc.w	r2, r2, r2
20008f6a:	bf28      	it	cs
20008f6c:	eba0 10c1 	subcs.w	r0, r0, r1, lsl #7
20008f70:	ebb0 1f81 	cmp.w	r0, r1, lsl #6
20008f74:	bf00      	nop
20008f76:	eb42 0202 	adc.w	r2, r2, r2
20008f7a:	bf28      	it	cs
20008f7c:	eba0 1081 	subcs.w	r0, r0, r1, lsl #6
20008f80:	ebb0 1f41 	cmp.w	r0, r1, lsl #5
20008f84:	bf00      	nop
20008f86:	eb42 0202 	adc.w	r2, r2, r2
20008f8a:	bf28      	it	cs
20008f8c:	eba0 1041 	subcs.w	r0, r0, r1, lsl #5
20008f90:	ebb0 1f01 	cmp.w	r0, r1, lsl #4
20008f94:	bf00      	nop
20008f96:	eb42 0202 	adc.w	r2, r2, r2
20008f9a:	bf28      	it	cs
20008f9c:	eba0 1001 	subcs.w	r0, r0, r1, lsl #4
20008fa0:	ebb0 0fc1 	cmp.w	r0, r1, lsl #3
20008fa4:	bf00      	nop
20008fa6:	eb42 0202 	adc.w	r2, r2, r2
20008faa:	bf28      	it	cs
20008fac:	eba0 00c1 	subcs.w	r0, r0, r1, lsl #3
20008fb0:	ebb0 0f81 	cmp.w	r0, r1, lsl #2
20008fb4:	bf00      	nop
20008fb6:	eb42 0202 	adc.w	r2, r2, r2
20008fba:	bf28      	it	cs
20008fbc:	eba0 0081 	subcs.w	r0, r0, r1, lsl #2
20008fc0:	ebb0 0f41 	cmp.w	r0, r1, lsl #1
20008fc4:	bf00      	nop
20008fc6:	eb42 0202 	adc.w	r2, r2, r2
20008fca:	bf28      	it	cs
20008fcc:	eba0 0041 	subcs.w	r0, r0, r1, lsl #1
20008fd0:	ebb0 0f01 	cmp.w	r0, r1
20008fd4:	bf00      	nop
20008fd6:	eb42 0202 	adc.w	r2, r2, r2
20008fda:	bf28      	it	cs
20008fdc:	eba0 0001 	subcs.w	r0, r0, r1
20008fe0:	4610      	mov	r0, r2
20008fe2:	4770      	bx	lr
20008fe4:	bf0c      	ite	eq
20008fe6:	2001      	moveq	r0, #1
20008fe8:	2000      	movne	r0, #0
20008fea:	4770      	bx	lr
20008fec:	fab1 f281 	clz	r2, r1
20008ff0:	f1c2 021f 	rsb	r2, r2, #31
20008ff4:	fa20 f002 	lsr.w	r0, r0, r2
20008ff8:	4770      	bx	lr
20008ffa:	b108      	cbz	r0, 20009000 <__aeabi_uidiv+0x258>
20008ffc:	f04f 30ff 	mov.w	r0, #4294967295
20009000:	f000 b80e 	b.w	20009020 <__aeabi_idiv0>

20009004 <__aeabi_uidivmod>:
20009004:	2900      	cmp	r1, #0
20009006:	d0f8      	beq.n	20008ffa <__aeabi_uidiv+0x252>
20009008:	e92d 4003 	stmdb	sp!, {r0, r1, lr}
2000900c:	f7ff fecc 	bl	20008da8 <__aeabi_uidiv>
20009010:	e8bd 4006 	ldmia.w	sp!, {r1, r2, lr}
20009014:	fb02 f300 	mul.w	r3, r2, r0
20009018:	eba1 0103 	sub.w	r1, r1, r3
2000901c:	4770      	bx	lr
2000901e:	bf00      	nop

20009020 <__aeabi_idiv0>:
20009020:	4770      	bx	lr
20009022:	bf00      	nop

20009024 <__gedf2>:
20009024:	f04f 3cff 	mov.w	ip, #4294967295
20009028:	e006      	b.n	20009038 <__cmpdf2+0x4>
2000902a:	bf00      	nop

2000902c <__ledf2>:
2000902c:	f04f 0c01 	mov.w	ip, #1
20009030:	e002      	b.n	20009038 <__cmpdf2+0x4>
20009032:	bf00      	nop

20009034 <__cmpdf2>:
20009034:	f04f 0c01 	mov.w	ip, #1
20009038:	f84d cd04 	str.w	ip, [sp, #-4]!
2000903c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
20009040:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
20009044:	ea4f 0c43 	mov.w	ip, r3, lsl #1
20009048:	bf18      	it	ne
2000904a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
2000904e:	d01b      	beq.n	20009088 <__cmpdf2+0x54>
20009050:	b001      	add	sp, #4
20009052:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
20009056:	bf0c      	ite	eq
20009058:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
2000905c:	ea91 0f03 	teqne	r1, r3
20009060:	bf02      	ittt	eq
20009062:	ea90 0f02 	teqeq	r0, r2
20009066:	2000      	moveq	r0, #0
20009068:	4770      	bxeq	lr
2000906a:	f110 0f00 	cmn.w	r0, #0
2000906e:	ea91 0f03 	teq	r1, r3
20009072:	bf58      	it	pl
20009074:	4299      	cmppl	r1, r3
20009076:	bf08      	it	eq
20009078:	4290      	cmpeq	r0, r2
2000907a:	bf2c      	ite	cs
2000907c:	17d8      	asrcs	r0, r3, #31
2000907e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
20009082:	f040 0001 	orr.w	r0, r0, #1
20009086:	4770      	bx	lr
20009088:	ea4f 0c41 	mov.w	ip, r1, lsl #1
2000908c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
20009090:	d102      	bne.n	20009098 <__cmpdf2+0x64>
20009092:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
20009096:	d107      	bne.n	200090a8 <__cmpdf2+0x74>
20009098:	ea4f 0c43 	mov.w	ip, r3, lsl #1
2000909c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
200090a0:	d1d6      	bne.n	20009050 <__cmpdf2+0x1c>
200090a2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
200090a6:	d0d3      	beq.n	20009050 <__cmpdf2+0x1c>
200090a8:	f85d 0b04 	ldr.w	r0, [sp], #4
200090ac:	4770      	bx	lr
200090ae:	bf00      	nop

200090b0 <__aeabi_cdrcmple>:
200090b0:	4684      	mov	ip, r0
200090b2:	4610      	mov	r0, r2
200090b4:	4662      	mov	r2, ip
200090b6:	468c      	mov	ip, r1
200090b8:	4619      	mov	r1, r3
200090ba:	4663      	mov	r3, ip
200090bc:	e000      	b.n	200090c0 <__aeabi_cdcmpeq>
200090be:	bf00      	nop

200090c0 <__aeabi_cdcmpeq>:
200090c0:	b501      	push	{r0, lr}
200090c2:	f7ff ffb7 	bl	20009034 <__cmpdf2>
200090c6:	2800      	cmp	r0, #0
200090c8:	bf48      	it	mi
200090ca:	f110 0f00 	cmnmi.w	r0, #0
200090ce:	bd01      	pop	{r0, pc}

200090d0 <__aeabi_dcmpeq>:
200090d0:	f84d ed08 	str.w	lr, [sp, #-8]!
200090d4:	f7ff fff4 	bl	200090c0 <__aeabi_cdcmpeq>
200090d8:	bf0c      	ite	eq
200090da:	2001      	moveq	r0, #1
200090dc:	2000      	movne	r0, #0
200090de:	f85d fb08 	ldr.w	pc, [sp], #8
200090e2:	bf00      	nop

200090e4 <__aeabi_dcmplt>:
200090e4:	f84d ed08 	str.w	lr, [sp, #-8]!
200090e8:	f7ff ffea 	bl	200090c0 <__aeabi_cdcmpeq>
200090ec:	bf34      	ite	cc
200090ee:	2001      	movcc	r0, #1
200090f0:	2000      	movcs	r0, #0
200090f2:	f85d fb08 	ldr.w	pc, [sp], #8
200090f6:	bf00      	nop

200090f8 <__aeabi_dcmple>:
200090f8:	f84d ed08 	str.w	lr, [sp, #-8]!
200090fc:	f7ff ffe0 	bl	200090c0 <__aeabi_cdcmpeq>
20009100:	bf94      	ite	ls
20009102:	2001      	movls	r0, #1
20009104:	2000      	movhi	r0, #0
20009106:	f85d fb08 	ldr.w	pc, [sp], #8
2000910a:	bf00      	nop

2000910c <__aeabi_dcmpge>:
2000910c:	f84d ed08 	str.w	lr, [sp, #-8]!
20009110:	f7ff ffce 	bl	200090b0 <__aeabi_cdrcmple>
20009114:	bf94      	ite	ls
20009116:	2001      	movls	r0, #1
20009118:	2000      	movhi	r0, #0
2000911a:	f85d fb08 	ldr.w	pc, [sp], #8
2000911e:	bf00      	nop

20009120 <__aeabi_dcmpgt>:
20009120:	f84d ed08 	str.w	lr, [sp, #-8]!
20009124:	f7ff ffc4 	bl	200090b0 <__aeabi_cdrcmple>
20009128:	bf34      	ite	cc
2000912a:	2001      	movcc	r0, #1
2000912c:	2000      	movcs	r0, #0
2000912e:	f85d fb08 	ldr.w	pc, [sp], #8
20009132:	bf00      	nop

20009134 <__aeabi_d2iz>:
20009134:	ea4f 0241 	mov.w	r2, r1, lsl #1
20009138:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
2000913c:	d215      	bcs.n	2000916a <__aeabi_d2iz+0x36>
2000913e:	d511      	bpl.n	20009164 <__aeabi_d2iz+0x30>
20009140:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
20009144:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
20009148:	d912      	bls.n	20009170 <__aeabi_d2iz+0x3c>
2000914a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
2000914e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
20009152:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
20009156:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
2000915a:	fa23 f002 	lsr.w	r0, r3, r2
2000915e:	bf18      	it	ne
20009160:	4240      	negne	r0, r0
20009162:	4770      	bx	lr
20009164:	f04f 0000 	mov.w	r0, #0
20009168:	4770      	bx	lr
2000916a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
2000916e:	d105      	bne.n	2000917c <__aeabi_d2iz+0x48>
20009170:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
20009174:	bf08      	it	eq
20009176:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
2000917a:	4770      	bx	lr
2000917c:	f04f 0000 	mov.w	r0, #0
20009180:	4770      	bx	lr
20009182:	bf00      	nop

20009184 <__aeabi_uldivmod>:
20009184:	b94b      	cbnz	r3, 2000919a <__aeabi_uldivmod+0x16>
20009186:	b942      	cbnz	r2, 2000919a <__aeabi_uldivmod+0x16>
20009188:	2900      	cmp	r1, #0
2000918a:	bf08      	it	eq
2000918c:	2800      	cmpeq	r0, #0
2000918e:	d002      	beq.n	20009196 <__aeabi_uldivmod+0x12>
20009190:	f04f 31ff 	mov.w	r1, #4294967295
20009194:	4608      	mov	r0, r1
20009196:	f7ff bf43 	b.w	20009020 <__aeabi_idiv0>
2000919a:	b082      	sub	sp, #8
2000919c:	46ec      	mov	ip, sp
2000919e:	e92d 5000 	stmdb	sp!, {ip, lr}
200091a2:	f000 f805 	bl	200091b0 <__gnu_uldivmod_helper>
200091a6:	f8dd e004 	ldr.w	lr, [sp, #4]
200091aa:	b002      	add	sp, #8
200091ac:	bc0c      	pop	{r2, r3}
200091ae:	4770      	bx	lr

200091b0 <__gnu_uldivmod_helper>:
200091b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
200091b2:	4614      	mov	r4, r2
200091b4:	461d      	mov	r5, r3
200091b6:	4606      	mov	r6, r0
200091b8:	460f      	mov	r7, r1
200091ba:	f000 f9d7 	bl	2000956c <__udivdi3>
200091be:	fb00 f505 	mul.w	r5, r0, r5
200091c2:	fba0 2304 	umull	r2, r3, r0, r4
200091c6:	fb04 5401 	mla	r4, r4, r1, r5
200091ca:	18e3      	adds	r3, r4, r3
200091cc:	1ab6      	subs	r6, r6, r2
200091ce:	eb67 0703 	sbc.w	r7, r7, r3
200091d2:	9b06      	ldr	r3, [sp, #24]
200091d4:	e9c3 6700 	strd	r6, r7, [r3]
200091d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
200091da:	bf00      	nop

200091dc <__gnu_ldivmod_helper>:
200091dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
200091de:	4614      	mov	r4, r2
200091e0:	461d      	mov	r5, r3
200091e2:	4606      	mov	r6, r0
200091e4:	460f      	mov	r7, r1
200091e6:	f000 f80f 	bl	20009208 <__divdi3>
200091ea:	fb00 f505 	mul.w	r5, r0, r5
200091ee:	fba0 2304 	umull	r2, r3, r0, r4
200091f2:	fb04 5401 	mla	r4, r4, r1, r5
200091f6:	18e3      	adds	r3, r4, r3
200091f8:	1ab6      	subs	r6, r6, r2
200091fa:	eb67 0703 	sbc.w	r7, r7, r3
200091fe:	9b06      	ldr	r3, [sp, #24]
20009200:	e9c3 6700 	strd	r6, r7, [r3]
20009204:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20009206:	bf00      	nop

20009208 <__divdi3>:
20009208:	2900      	cmp	r1, #0
2000920a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000920e:	b085      	sub	sp, #20
20009210:	f2c0 80c8 	blt.w	200093a4 <__divdi3+0x19c>
20009214:	2600      	movs	r6, #0
20009216:	2b00      	cmp	r3, #0
20009218:	f2c0 80bf 	blt.w	2000939a <__divdi3+0x192>
2000921c:	4689      	mov	r9, r1
2000921e:	4614      	mov	r4, r2
20009220:	4605      	mov	r5, r0
20009222:	469b      	mov	fp, r3
20009224:	2b00      	cmp	r3, #0
20009226:	d14a      	bne.n	200092be <__divdi3+0xb6>
20009228:	428a      	cmp	r2, r1
2000922a:	d957      	bls.n	200092dc <__divdi3+0xd4>
2000922c:	fab2 f382 	clz	r3, r2
20009230:	b153      	cbz	r3, 20009248 <__divdi3+0x40>
20009232:	f1c3 0020 	rsb	r0, r3, #32
20009236:	fa01 f903 	lsl.w	r9, r1, r3
2000923a:	fa25 f800 	lsr.w	r8, r5, r0
2000923e:	fa12 f403 	lsls.w	r4, r2, r3
20009242:	409d      	lsls	r5, r3
20009244:	ea48 0909 	orr.w	r9, r8, r9
20009248:	0c27      	lsrs	r7, r4, #16
2000924a:	4648      	mov	r0, r9
2000924c:	4639      	mov	r1, r7
2000924e:	fa1f fb84 	uxth.w	fp, r4
20009252:	f7ff fda9 	bl	20008da8 <__aeabi_uidiv>
20009256:	4639      	mov	r1, r7
20009258:	4682      	mov	sl, r0
2000925a:	4648      	mov	r0, r9
2000925c:	f7ff fed2 	bl	20009004 <__aeabi_uidivmod>
20009260:	0c2a      	lsrs	r2, r5, #16
20009262:	fb0b f30a 	mul.w	r3, fp, sl
20009266:	ea42 4901 	orr.w	r9, r2, r1, lsl #16
2000926a:	454b      	cmp	r3, r9
2000926c:	d909      	bls.n	20009282 <__divdi3+0x7a>
2000926e:	eb19 0904 	adds.w	r9, r9, r4
20009272:	f10a 3aff 	add.w	sl, sl, #4294967295
20009276:	d204      	bcs.n	20009282 <__divdi3+0x7a>
20009278:	454b      	cmp	r3, r9
2000927a:	bf84      	itt	hi
2000927c:	f10a 3aff 	addhi.w	sl, sl, #4294967295
20009280:	44a1      	addhi	r9, r4
20009282:	ebc3 0909 	rsb	r9, r3, r9
20009286:	4639      	mov	r1, r7
20009288:	4648      	mov	r0, r9
2000928a:	b2ad      	uxth	r5, r5
2000928c:	f7ff fd8c 	bl	20008da8 <__aeabi_uidiv>
20009290:	4639      	mov	r1, r7
20009292:	4680      	mov	r8, r0
20009294:	4648      	mov	r0, r9
20009296:	f7ff feb5 	bl	20009004 <__aeabi_uidivmod>
2000929a:	fb0b fb08 	mul.w	fp, fp, r8
2000929e:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
200092a2:	45ab      	cmp	fp, r5
200092a4:	d907      	bls.n	200092b6 <__divdi3+0xae>
200092a6:	192d      	adds	r5, r5, r4
200092a8:	f108 38ff 	add.w	r8, r8, #4294967295
200092ac:	d203      	bcs.n	200092b6 <__divdi3+0xae>
200092ae:	45ab      	cmp	fp, r5
200092b0:	bf88      	it	hi
200092b2:	f108 38ff 	addhi.w	r8, r8, #4294967295
200092b6:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
200092ba:	2700      	movs	r7, #0
200092bc:	e003      	b.n	200092c6 <__divdi3+0xbe>
200092be:	428b      	cmp	r3, r1
200092c0:	d957      	bls.n	20009372 <__divdi3+0x16a>
200092c2:	2700      	movs	r7, #0
200092c4:	46b8      	mov	r8, r7
200092c6:	4642      	mov	r2, r8
200092c8:	463b      	mov	r3, r7
200092ca:	b116      	cbz	r6, 200092d2 <__divdi3+0xca>
200092cc:	4252      	negs	r2, r2
200092ce:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
200092d2:	4619      	mov	r1, r3
200092d4:	4610      	mov	r0, r2
200092d6:	b005      	add	sp, #20
200092d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
200092dc:	b922      	cbnz	r2, 200092e8 <__divdi3+0xe0>
200092de:	4611      	mov	r1, r2
200092e0:	2001      	movs	r0, #1
200092e2:	f7ff fd61 	bl	20008da8 <__aeabi_uidiv>
200092e6:	4604      	mov	r4, r0
200092e8:	fab4 f884 	clz	r8, r4
200092ec:	f1b8 0f00 	cmp.w	r8, #0
200092f0:	d15e      	bne.n	200093b0 <__divdi3+0x1a8>
200092f2:	ebc4 0809 	rsb	r8, r4, r9
200092f6:	0c27      	lsrs	r7, r4, #16
200092f8:	fa1f f984 	uxth.w	r9, r4
200092fc:	2101      	movs	r1, #1
200092fe:	9102      	str	r1, [sp, #8]
20009300:	4639      	mov	r1, r7
20009302:	4640      	mov	r0, r8
20009304:	f7ff fd50 	bl	20008da8 <__aeabi_uidiv>
20009308:	4639      	mov	r1, r7
2000930a:	4682      	mov	sl, r0
2000930c:	4640      	mov	r0, r8
2000930e:	f7ff fe79 	bl	20009004 <__aeabi_uidivmod>
20009312:	ea4f 4815 	mov.w	r8, r5, lsr #16
20009316:	fb09 f30a 	mul.w	r3, r9, sl
2000931a:	ea48 4b01 	orr.w	fp, r8, r1, lsl #16
2000931e:	455b      	cmp	r3, fp
20009320:	d909      	bls.n	20009336 <__divdi3+0x12e>
20009322:	eb1b 0b04 	adds.w	fp, fp, r4
20009326:	f10a 3aff 	add.w	sl, sl, #4294967295
2000932a:	d204      	bcs.n	20009336 <__divdi3+0x12e>
2000932c:	455b      	cmp	r3, fp
2000932e:	bf84      	itt	hi
20009330:	f10a 3aff 	addhi.w	sl, sl, #4294967295
20009334:	44a3      	addhi	fp, r4
20009336:	ebc3 0b0b 	rsb	fp, r3, fp
2000933a:	4639      	mov	r1, r7
2000933c:	4658      	mov	r0, fp
2000933e:	b2ad      	uxth	r5, r5
20009340:	f7ff fd32 	bl	20008da8 <__aeabi_uidiv>
20009344:	4639      	mov	r1, r7
20009346:	4680      	mov	r8, r0
20009348:	4658      	mov	r0, fp
2000934a:	f7ff fe5b 	bl	20009004 <__aeabi_uidivmod>
2000934e:	fb09 f908 	mul.w	r9, r9, r8
20009352:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
20009356:	45a9      	cmp	r9, r5
20009358:	d907      	bls.n	2000936a <__divdi3+0x162>
2000935a:	192d      	adds	r5, r5, r4
2000935c:	f108 38ff 	add.w	r8, r8, #4294967295
20009360:	d203      	bcs.n	2000936a <__divdi3+0x162>
20009362:	45a9      	cmp	r9, r5
20009364:	bf88      	it	hi
20009366:	f108 38ff 	addhi.w	r8, r8, #4294967295
2000936a:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
2000936e:	9f02      	ldr	r7, [sp, #8]
20009370:	e7a9      	b.n	200092c6 <__divdi3+0xbe>
20009372:	fab3 f783 	clz	r7, r3
20009376:	2f00      	cmp	r7, #0
20009378:	d168      	bne.n	2000944c <__divdi3+0x244>
2000937a:	428b      	cmp	r3, r1
2000937c:	bf2c      	ite	cs
2000937e:	f04f 0900 	movcs.w	r9, #0
20009382:	f04f 0901 	movcc.w	r9, #1
20009386:	4282      	cmp	r2, r0
20009388:	bf8c      	ite	hi
2000938a:	464c      	movhi	r4, r9
2000938c:	f049 0401 	orrls.w	r4, r9, #1
20009390:	2c00      	cmp	r4, #0
20009392:	d096      	beq.n	200092c2 <__divdi3+0xba>
20009394:	f04f 0801 	mov.w	r8, #1
20009398:	e795      	b.n	200092c6 <__divdi3+0xbe>
2000939a:	4252      	negs	r2, r2
2000939c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
200093a0:	43f6      	mvns	r6, r6
200093a2:	e73b      	b.n	2000921c <__divdi3+0x14>
200093a4:	4240      	negs	r0, r0
200093a6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
200093aa:	f04f 36ff 	mov.w	r6, #4294967295
200093ae:	e732      	b.n	20009216 <__divdi3+0xe>
200093b0:	fa04 f408 	lsl.w	r4, r4, r8
200093b4:	f1c8 0720 	rsb	r7, r8, #32
200093b8:	fa35 f307 	lsrs.w	r3, r5, r7
200093bc:	fa29 fa07 	lsr.w	sl, r9, r7
200093c0:	0c27      	lsrs	r7, r4, #16
200093c2:	fa09 fb08 	lsl.w	fp, r9, r8
200093c6:	4639      	mov	r1, r7
200093c8:	4650      	mov	r0, sl
200093ca:	ea43 020b 	orr.w	r2, r3, fp
200093ce:	9202      	str	r2, [sp, #8]
200093d0:	f7ff fcea 	bl	20008da8 <__aeabi_uidiv>
200093d4:	4639      	mov	r1, r7
200093d6:	fa1f f984 	uxth.w	r9, r4
200093da:	4683      	mov	fp, r0
200093dc:	4650      	mov	r0, sl
200093de:	f7ff fe11 	bl	20009004 <__aeabi_uidivmod>
200093e2:	9802      	ldr	r0, [sp, #8]
200093e4:	fb09 f20b 	mul.w	r2, r9, fp
200093e8:	0c03      	lsrs	r3, r0, #16
200093ea:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
200093ee:	429a      	cmp	r2, r3
200093f0:	d904      	bls.n	200093fc <__divdi3+0x1f4>
200093f2:	191b      	adds	r3, r3, r4
200093f4:	f10b 3bff 	add.w	fp, fp, #4294967295
200093f8:	f0c0 80b1 	bcc.w	2000955e <__divdi3+0x356>
200093fc:	1a9b      	subs	r3, r3, r2
200093fe:	4639      	mov	r1, r7
20009400:	4618      	mov	r0, r3
20009402:	9301      	str	r3, [sp, #4]
20009404:	f7ff fcd0 	bl	20008da8 <__aeabi_uidiv>
20009408:	9901      	ldr	r1, [sp, #4]
2000940a:	4682      	mov	sl, r0
2000940c:	4608      	mov	r0, r1
2000940e:	4639      	mov	r1, r7
20009410:	f7ff fdf8 	bl	20009004 <__aeabi_uidivmod>
20009414:	f8dd c008 	ldr.w	ip, [sp, #8]
20009418:	fb09 f30a 	mul.w	r3, r9, sl
2000941c:	fa1f f08c 	uxth.w	r0, ip
20009420:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
20009424:	4293      	cmp	r3, r2
20009426:	d908      	bls.n	2000943a <__divdi3+0x232>
20009428:	1912      	adds	r2, r2, r4
2000942a:	f10a 3aff 	add.w	sl, sl, #4294967295
2000942e:	d204      	bcs.n	2000943a <__divdi3+0x232>
20009430:	4293      	cmp	r3, r2
20009432:	bf84      	itt	hi
20009434:	f10a 3aff 	addhi.w	sl, sl, #4294967295
20009438:	1912      	addhi	r2, r2, r4
2000943a:	fa05 f508 	lsl.w	r5, r5, r8
2000943e:	ea4a 4e0b 	orr.w	lr, sl, fp, lsl #16
20009442:	ebc3 0802 	rsb	r8, r3, r2
20009446:	f8cd e008 	str.w	lr, [sp, #8]
2000944a:	e759      	b.n	20009300 <__divdi3+0xf8>
2000944c:	f1c7 0020 	rsb	r0, r7, #32
20009450:	fa03 fa07 	lsl.w	sl, r3, r7
20009454:	40c2      	lsrs	r2, r0
20009456:	fa35 f300 	lsrs.w	r3, r5, r0
2000945a:	ea42 0b0a 	orr.w	fp, r2, sl
2000945e:	fa21 f800 	lsr.w	r8, r1, r0
20009462:	fa01 f907 	lsl.w	r9, r1, r7
20009466:	4640      	mov	r0, r8
20009468:	ea4f 4a1b 	mov.w	sl, fp, lsr #16
2000946c:	ea43 0109 	orr.w	r1, r3, r9
20009470:	9102      	str	r1, [sp, #8]
20009472:	4651      	mov	r1, sl
20009474:	fa1f f28b 	uxth.w	r2, fp
20009478:	9203      	str	r2, [sp, #12]
2000947a:	f7ff fc95 	bl	20008da8 <__aeabi_uidiv>
2000947e:	4651      	mov	r1, sl
20009480:	4681      	mov	r9, r0
20009482:	4640      	mov	r0, r8
20009484:	f7ff fdbe 	bl	20009004 <__aeabi_uidivmod>
20009488:	9b03      	ldr	r3, [sp, #12]
2000948a:	f8dd c008 	ldr.w	ip, [sp, #8]
2000948e:	fb03 f209 	mul.w	r2, r3, r9
20009492:	ea4f 401c 	mov.w	r0, ip, lsr #16
20009496:	fa14 f307 	lsls.w	r3, r4, r7
2000949a:	ea40 4401 	orr.w	r4, r0, r1, lsl #16
2000949e:	42a2      	cmp	r2, r4
200094a0:	d904      	bls.n	200094ac <__divdi3+0x2a4>
200094a2:	eb14 040b 	adds.w	r4, r4, fp
200094a6:	f109 39ff 	add.w	r9, r9, #4294967295
200094aa:	d352      	bcc.n	20009552 <__divdi3+0x34a>
200094ac:	1aa4      	subs	r4, r4, r2
200094ae:	4651      	mov	r1, sl
200094b0:	4620      	mov	r0, r4
200094b2:	9301      	str	r3, [sp, #4]
200094b4:	f7ff fc78 	bl	20008da8 <__aeabi_uidiv>
200094b8:	4651      	mov	r1, sl
200094ba:	4680      	mov	r8, r0
200094bc:	4620      	mov	r0, r4
200094be:	f7ff fda1 	bl	20009004 <__aeabi_uidivmod>
200094c2:	9803      	ldr	r0, [sp, #12]
200094c4:	f8dd c008 	ldr.w	ip, [sp, #8]
200094c8:	fb00 f208 	mul.w	r2, r0, r8
200094cc:	fa1f f38c 	uxth.w	r3, ip
200094d0:	ea43 4001 	orr.w	r0, r3, r1, lsl #16
200094d4:	9b01      	ldr	r3, [sp, #4]
200094d6:	4282      	cmp	r2, r0
200094d8:	d904      	bls.n	200094e4 <__divdi3+0x2dc>
200094da:	eb10 000b 	adds.w	r0, r0, fp
200094de:	f108 38ff 	add.w	r8, r8, #4294967295
200094e2:	d330      	bcc.n	20009546 <__divdi3+0x33e>
200094e4:	ea48 4809 	orr.w	r8, r8, r9, lsl #16
200094e8:	fa1f fc83 	uxth.w	ip, r3
200094ec:	0c1b      	lsrs	r3, r3, #16
200094ee:	1a80      	subs	r0, r0, r2
200094f0:	fa1f fe88 	uxth.w	lr, r8
200094f4:	ea4f 4a18 	mov.w	sl, r8, lsr #16
200094f8:	fb0c f90e 	mul.w	r9, ip, lr
200094fc:	fb0c fc0a 	mul.w	ip, ip, sl
20009500:	fb03 c10e 	mla	r1, r3, lr, ip
20009504:	fb03 f20a 	mul.w	r2, r3, sl
20009508:	eb01 4119 	add.w	r1, r1, r9, lsr #16
2000950c:	458c      	cmp	ip, r1
2000950e:	bf88      	it	hi
20009510:	f502 3280 	addhi.w	r2, r2, #65536	; 0x10000
20009514:	eb02 4e11 	add.w	lr, r2, r1, lsr #16
20009518:	4570      	cmp	r0, lr
2000951a:	d310      	bcc.n	2000953e <__divdi3+0x336>
2000951c:	fa1f f989 	uxth.w	r9, r9
20009520:	fa05 f707 	lsl.w	r7, r5, r7
20009524:	eb09 4001 	add.w	r0, r9, r1, lsl #16
20009528:	bf14      	ite	ne
2000952a:	2200      	movne	r2, #0
2000952c:	2201      	moveq	r2, #1
2000952e:	4287      	cmp	r7, r0
20009530:	bf2c      	ite	cs
20009532:	2700      	movcs	r7, #0
20009534:	f002 0701 	andcc.w	r7, r2, #1
20009538:	2f00      	cmp	r7, #0
2000953a:	f43f aec4 	beq.w	200092c6 <__divdi3+0xbe>
2000953e:	f108 38ff 	add.w	r8, r8, #4294967295
20009542:	2700      	movs	r7, #0
20009544:	e6bf      	b.n	200092c6 <__divdi3+0xbe>
20009546:	4282      	cmp	r2, r0
20009548:	bf84      	itt	hi
2000954a:	4458      	addhi	r0, fp
2000954c:	f108 38ff 	addhi.w	r8, r8, #4294967295
20009550:	e7c8      	b.n	200094e4 <__divdi3+0x2dc>
20009552:	42a2      	cmp	r2, r4
20009554:	bf84      	itt	hi
20009556:	f109 39ff 	addhi.w	r9, r9, #4294967295
2000955a:	445c      	addhi	r4, fp
2000955c:	e7a6      	b.n	200094ac <__divdi3+0x2a4>
2000955e:	429a      	cmp	r2, r3
20009560:	bf84      	itt	hi
20009562:	f10b 3bff 	addhi.w	fp, fp, #4294967295
20009566:	191b      	addhi	r3, r3, r4
20009568:	e748      	b.n	200093fc <__divdi3+0x1f4>
2000956a:	bf00      	nop

2000956c <__udivdi3>:
2000956c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20009570:	460c      	mov	r4, r1
20009572:	b083      	sub	sp, #12
20009574:	4680      	mov	r8, r0
20009576:	4616      	mov	r6, r2
20009578:	4689      	mov	r9, r1
2000957a:	461f      	mov	r7, r3
2000957c:	4615      	mov	r5, r2
2000957e:	468a      	mov	sl, r1
20009580:	2b00      	cmp	r3, #0
20009582:	d14b      	bne.n	2000961c <__udivdi3+0xb0>
20009584:	428a      	cmp	r2, r1
20009586:	d95c      	bls.n	20009642 <__udivdi3+0xd6>
20009588:	fab2 f382 	clz	r3, r2
2000958c:	b15b      	cbz	r3, 200095a6 <__udivdi3+0x3a>
2000958e:	f1c3 0020 	rsb	r0, r3, #32
20009592:	fa01 fa03 	lsl.w	sl, r1, r3
20009596:	fa28 f200 	lsr.w	r2, r8, r0
2000959a:	fa16 f503 	lsls.w	r5, r6, r3
2000959e:	fa08 f803 	lsl.w	r8, r8, r3
200095a2:	ea42 0a0a 	orr.w	sl, r2, sl
200095a6:	0c2e      	lsrs	r6, r5, #16
200095a8:	4650      	mov	r0, sl
200095aa:	4631      	mov	r1, r6
200095ac:	b2af      	uxth	r7, r5
200095ae:	f7ff fbfb 	bl	20008da8 <__aeabi_uidiv>
200095b2:	4631      	mov	r1, r6
200095b4:	ea4f 4418 	mov.w	r4, r8, lsr #16
200095b8:	4681      	mov	r9, r0
200095ba:	4650      	mov	r0, sl
200095bc:	f7ff fd22 	bl	20009004 <__aeabi_uidivmod>
200095c0:	fb07 f309 	mul.w	r3, r7, r9
200095c4:	ea44 4a01 	orr.w	sl, r4, r1, lsl #16
200095c8:	4553      	cmp	r3, sl
200095ca:	d909      	bls.n	200095e0 <__udivdi3+0x74>
200095cc:	eb1a 0a05 	adds.w	sl, sl, r5
200095d0:	f109 39ff 	add.w	r9, r9, #4294967295
200095d4:	d204      	bcs.n	200095e0 <__udivdi3+0x74>
200095d6:	4553      	cmp	r3, sl
200095d8:	bf84      	itt	hi
200095da:	f109 39ff 	addhi.w	r9, r9, #4294967295
200095de:	44aa      	addhi	sl, r5
200095e0:	ebc3 0a0a 	rsb	sl, r3, sl
200095e4:	4631      	mov	r1, r6
200095e6:	4650      	mov	r0, sl
200095e8:	fa1f f888 	uxth.w	r8, r8
200095ec:	f7ff fbdc 	bl	20008da8 <__aeabi_uidiv>
200095f0:	4631      	mov	r1, r6
200095f2:	4604      	mov	r4, r0
200095f4:	4650      	mov	r0, sl
200095f6:	f7ff fd05 	bl	20009004 <__aeabi_uidivmod>
200095fa:	fb07 f704 	mul.w	r7, r7, r4
200095fe:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
20009602:	4547      	cmp	r7, r8
20009604:	d906      	bls.n	20009614 <__udivdi3+0xa8>
20009606:	3c01      	subs	r4, #1
20009608:	eb18 0805 	adds.w	r8, r8, r5
2000960c:	d202      	bcs.n	20009614 <__udivdi3+0xa8>
2000960e:	4547      	cmp	r7, r8
20009610:	bf88      	it	hi
20009612:	3c01      	subhi	r4, #1
20009614:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
20009618:	2600      	movs	r6, #0
2000961a:	e05c      	b.n	200096d6 <__udivdi3+0x16a>
2000961c:	428b      	cmp	r3, r1
2000961e:	d858      	bhi.n	200096d2 <__udivdi3+0x166>
20009620:	fab3 f683 	clz	r6, r3
20009624:	2e00      	cmp	r6, #0
20009626:	d15b      	bne.n	200096e0 <__udivdi3+0x174>
20009628:	428b      	cmp	r3, r1
2000962a:	bf2c      	ite	cs
2000962c:	2200      	movcs	r2, #0
2000962e:	2201      	movcc	r2, #1
20009630:	4285      	cmp	r5, r0
20009632:	bf8c      	ite	hi
20009634:	4615      	movhi	r5, r2
20009636:	f042 0501 	orrls.w	r5, r2, #1
2000963a:	2d00      	cmp	r5, #0
2000963c:	d049      	beq.n	200096d2 <__udivdi3+0x166>
2000963e:	2401      	movs	r4, #1
20009640:	e049      	b.n	200096d6 <__udivdi3+0x16a>
20009642:	b922      	cbnz	r2, 2000964e <__udivdi3+0xe2>
20009644:	4611      	mov	r1, r2
20009646:	2001      	movs	r0, #1
20009648:	f7ff fbae 	bl	20008da8 <__aeabi_uidiv>
2000964c:	4605      	mov	r5, r0
2000964e:	fab5 f685 	clz	r6, r5
20009652:	2e00      	cmp	r6, #0
20009654:	f040 80ba 	bne.w	200097cc <__udivdi3+0x260>
20009658:	1b64      	subs	r4, r4, r5
2000965a:	0c2f      	lsrs	r7, r5, #16
2000965c:	fa1f fa85 	uxth.w	sl, r5
20009660:	2601      	movs	r6, #1
20009662:	4639      	mov	r1, r7
20009664:	4620      	mov	r0, r4
20009666:	f7ff fb9f 	bl	20008da8 <__aeabi_uidiv>
2000966a:	4639      	mov	r1, r7
2000966c:	ea4f 4b18 	mov.w	fp, r8, lsr #16
20009670:	4681      	mov	r9, r0
20009672:	4620      	mov	r0, r4
20009674:	f7ff fcc6 	bl	20009004 <__aeabi_uidivmod>
20009678:	fb0a f309 	mul.w	r3, sl, r9
2000967c:	ea4b 4b01 	orr.w	fp, fp, r1, lsl #16
20009680:	455b      	cmp	r3, fp
20009682:	d909      	bls.n	20009698 <__udivdi3+0x12c>
20009684:	eb1b 0b05 	adds.w	fp, fp, r5
20009688:	f109 39ff 	add.w	r9, r9, #4294967295
2000968c:	d204      	bcs.n	20009698 <__udivdi3+0x12c>
2000968e:	455b      	cmp	r3, fp
20009690:	bf84      	itt	hi
20009692:	f109 39ff 	addhi.w	r9, r9, #4294967295
20009696:	44ab      	addhi	fp, r5
20009698:	ebc3 0b0b 	rsb	fp, r3, fp
2000969c:	4639      	mov	r1, r7
2000969e:	4658      	mov	r0, fp
200096a0:	fa1f f888 	uxth.w	r8, r8
200096a4:	f7ff fb80 	bl	20008da8 <__aeabi_uidiv>
200096a8:	4639      	mov	r1, r7
200096aa:	4604      	mov	r4, r0
200096ac:	4658      	mov	r0, fp
200096ae:	f7ff fca9 	bl	20009004 <__aeabi_uidivmod>
200096b2:	fb0a fa04 	mul.w	sl, sl, r4
200096b6:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
200096ba:	45c2      	cmp	sl, r8
200096bc:	d906      	bls.n	200096cc <__udivdi3+0x160>
200096be:	3c01      	subs	r4, #1
200096c0:	eb18 0805 	adds.w	r8, r8, r5
200096c4:	d202      	bcs.n	200096cc <__udivdi3+0x160>
200096c6:	45c2      	cmp	sl, r8
200096c8:	bf88      	it	hi
200096ca:	3c01      	subhi	r4, #1
200096cc:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
200096d0:	e001      	b.n	200096d6 <__udivdi3+0x16a>
200096d2:	2600      	movs	r6, #0
200096d4:	4634      	mov	r4, r6
200096d6:	4631      	mov	r1, r6
200096d8:	4620      	mov	r0, r4
200096da:	b003      	add	sp, #12
200096dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
200096e0:	f1c6 0020 	rsb	r0, r6, #32
200096e4:	40b3      	lsls	r3, r6
200096e6:	fa32 f700 	lsrs.w	r7, r2, r0
200096ea:	fa21 fb00 	lsr.w	fp, r1, r0
200096ee:	431f      	orrs	r7, r3
200096f0:	fa14 f206 	lsls.w	r2, r4, r6
200096f4:	fa28 f100 	lsr.w	r1, r8, r0
200096f8:	4658      	mov	r0, fp
200096fa:	ea4f 4a17 	mov.w	sl, r7, lsr #16
200096fe:	4311      	orrs	r1, r2
20009700:	9100      	str	r1, [sp, #0]
20009702:	4651      	mov	r1, sl
20009704:	b2bb      	uxth	r3, r7
20009706:	9301      	str	r3, [sp, #4]
20009708:	f7ff fb4e 	bl	20008da8 <__aeabi_uidiv>
2000970c:	4651      	mov	r1, sl
2000970e:	40b5      	lsls	r5, r6
20009710:	4681      	mov	r9, r0
20009712:	4658      	mov	r0, fp
20009714:	f7ff fc76 	bl	20009004 <__aeabi_uidivmod>
20009718:	9c01      	ldr	r4, [sp, #4]
2000971a:	9800      	ldr	r0, [sp, #0]
2000971c:	fb04 f309 	mul.w	r3, r4, r9
20009720:	ea4f 4c10 	mov.w	ip, r0, lsr #16
20009724:	ea4c 4b01 	orr.w	fp, ip, r1, lsl #16
20009728:	455b      	cmp	r3, fp
2000972a:	d905      	bls.n	20009738 <__udivdi3+0x1cc>
2000972c:	eb1b 0b07 	adds.w	fp, fp, r7
20009730:	f109 39ff 	add.w	r9, r9, #4294967295
20009734:	f0c0 808e 	bcc.w	20009854 <__udivdi3+0x2e8>
20009738:	ebc3 0b0b 	rsb	fp, r3, fp
2000973c:	4651      	mov	r1, sl
2000973e:	4658      	mov	r0, fp
20009740:	f7ff fb32 	bl	20008da8 <__aeabi_uidiv>
20009744:	4651      	mov	r1, sl
20009746:	4604      	mov	r4, r0
20009748:	4658      	mov	r0, fp
2000974a:	f7ff fc5b 	bl	20009004 <__aeabi_uidivmod>
2000974e:	9801      	ldr	r0, [sp, #4]
20009750:	9a00      	ldr	r2, [sp, #0]
20009752:	fb00 f304 	mul.w	r3, r0, r4
20009756:	fa1f fc82 	uxth.w	ip, r2
2000975a:	ea4c 4201 	orr.w	r2, ip, r1, lsl #16
2000975e:	4293      	cmp	r3, r2
20009760:	d906      	bls.n	20009770 <__udivdi3+0x204>
20009762:	3c01      	subs	r4, #1
20009764:	19d2      	adds	r2, r2, r7
20009766:	d203      	bcs.n	20009770 <__udivdi3+0x204>
20009768:	4293      	cmp	r3, r2
2000976a:	d901      	bls.n	20009770 <__udivdi3+0x204>
2000976c:	19d2      	adds	r2, r2, r7
2000976e:	3c01      	subs	r4, #1
20009770:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
20009774:	b2a8      	uxth	r0, r5
20009776:	1ad2      	subs	r2, r2, r3
20009778:	0c2d      	lsrs	r5, r5, #16
2000977a:	fa1f fc84 	uxth.w	ip, r4
2000977e:	0c23      	lsrs	r3, r4, #16
20009780:	fb00 f70c 	mul.w	r7, r0, ip
20009784:	fb00 fe03 	mul.w	lr, r0, r3
20009788:	fb05 e10c 	mla	r1, r5, ip, lr
2000978c:	fb05 f503 	mul.w	r5, r5, r3
20009790:	eb01 4117 	add.w	r1, r1, r7, lsr #16
20009794:	458e      	cmp	lr, r1
20009796:	bf88      	it	hi
20009798:	f505 3580 	addhi.w	r5, r5, #65536	; 0x10000
2000979c:	eb05 4511 	add.w	r5, r5, r1, lsr #16
200097a0:	42aa      	cmp	r2, r5
200097a2:	d310      	bcc.n	200097c6 <__udivdi3+0x25a>
200097a4:	b2bf      	uxth	r7, r7
200097a6:	fa08 f606 	lsl.w	r6, r8, r6
200097aa:	eb07 4201 	add.w	r2, r7, r1, lsl #16
200097ae:	bf14      	ite	ne
200097b0:	f04f 0e00 	movne.w	lr, #0
200097b4:	f04f 0e01 	moveq.w	lr, #1
200097b8:	4296      	cmp	r6, r2
200097ba:	bf2c      	ite	cs
200097bc:	2600      	movcs	r6, #0
200097be:	f00e 0601 	andcc.w	r6, lr, #1
200097c2:	2e00      	cmp	r6, #0
200097c4:	d087      	beq.n	200096d6 <__udivdi3+0x16a>
200097c6:	3c01      	subs	r4, #1
200097c8:	2600      	movs	r6, #0
200097ca:	e784      	b.n	200096d6 <__udivdi3+0x16a>
200097cc:	40b5      	lsls	r5, r6
200097ce:	f1c6 0120 	rsb	r1, r6, #32
200097d2:	fa24 f901 	lsr.w	r9, r4, r1
200097d6:	fa28 f201 	lsr.w	r2, r8, r1
200097da:	0c2f      	lsrs	r7, r5, #16
200097dc:	40b4      	lsls	r4, r6
200097de:	4639      	mov	r1, r7
200097e0:	4648      	mov	r0, r9
200097e2:	4322      	orrs	r2, r4
200097e4:	9200      	str	r2, [sp, #0]
200097e6:	f7ff fadf 	bl	20008da8 <__aeabi_uidiv>
200097ea:	4639      	mov	r1, r7
200097ec:	fa1f fa85 	uxth.w	sl, r5
200097f0:	4683      	mov	fp, r0
200097f2:	4648      	mov	r0, r9
200097f4:	f7ff fc06 	bl	20009004 <__aeabi_uidivmod>
200097f8:	9b00      	ldr	r3, [sp, #0]
200097fa:	0c1a      	lsrs	r2, r3, #16
200097fc:	fb0a f30b 	mul.w	r3, sl, fp
20009800:	ea42 4401 	orr.w	r4, r2, r1, lsl #16
20009804:	42a3      	cmp	r3, r4
20009806:	d903      	bls.n	20009810 <__udivdi3+0x2a4>
20009808:	1964      	adds	r4, r4, r5
2000980a:	f10b 3bff 	add.w	fp, fp, #4294967295
2000980e:	d327      	bcc.n	20009860 <__udivdi3+0x2f4>
20009810:	1ae4      	subs	r4, r4, r3
20009812:	4639      	mov	r1, r7
20009814:	4620      	mov	r0, r4
20009816:	f7ff fac7 	bl	20008da8 <__aeabi_uidiv>
2000981a:	4639      	mov	r1, r7
2000981c:	4681      	mov	r9, r0
2000981e:	4620      	mov	r0, r4
20009820:	f7ff fbf0 	bl	20009004 <__aeabi_uidivmod>
20009824:	9800      	ldr	r0, [sp, #0]
20009826:	fb0a f309 	mul.w	r3, sl, r9
2000982a:	fa1f fc80 	uxth.w	ip, r0
2000982e:	ea4c 4401 	orr.w	r4, ip, r1, lsl #16
20009832:	42a3      	cmp	r3, r4
20009834:	d908      	bls.n	20009848 <__udivdi3+0x2dc>
20009836:	1964      	adds	r4, r4, r5
20009838:	f109 39ff 	add.w	r9, r9, #4294967295
2000983c:	d204      	bcs.n	20009848 <__udivdi3+0x2dc>
2000983e:	42a3      	cmp	r3, r4
20009840:	bf84      	itt	hi
20009842:	f109 39ff 	addhi.w	r9, r9, #4294967295
20009846:	1964      	addhi	r4, r4, r5
20009848:	fa08 f806 	lsl.w	r8, r8, r6
2000984c:	1ae4      	subs	r4, r4, r3
2000984e:	ea49 460b 	orr.w	r6, r9, fp, lsl #16
20009852:	e706      	b.n	20009662 <__udivdi3+0xf6>
20009854:	455b      	cmp	r3, fp
20009856:	bf84      	itt	hi
20009858:	f109 39ff 	addhi.w	r9, r9, #4294967295
2000985c:	44bb      	addhi	fp, r7
2000985e:	e76b      	b.n	20009738 <__udivdi3+0x1cc>
20009860:	42a3      	cmp	r3, r4
20009862:	bf84      	itt	hi
20009864:	f10b 3bff 	addhi.w	fp, fp, #4294967295
20009868:	1964      	addhi	r4, r4, r5
2000986a:	e7d1      	b.n	20009810 <__udivdi3+0x2a4>
2000986c:	2e4e2e41 	.word	0x2e4e2e41
20009870:	2e532e54 	.word	0x2e532e54
20009874:	30303320 	.word	0x30303320
20009878:	72202c30 	.word	0x72202c30
2000987c:	79646165 	.word	0x79646165
20009880:	726f6620 	.word	0x726f6620
20009884:	74636120 	.word	0x74636120
20009888:	216e6f69 	.word	0x216e6f69
2000988c:	0000000d 	.word	0x0000000d
20009890:	474e4144 	.word	0x474e4144
20009894:	5a205245 	.word	0x5a205245
20009898:	3a454e4f 	.word	0x3a454e4f
2000989c:	76694c20 	.word	0x76694c20
200098a0:	69662d65 	.word	0x69662d65
200098a4:	65206572 	.word	0x65206572
200098a8:	6c62616e 	.word	0x6c62616e
200098ac:	0d2e6465 	.word	0x0d2e6465
200098b0:	00000000 	.word	0x00000000
200098b4:	6576694c 	.word	0x6576694c
200098b8:	7269662d 	.word	0x7269662d
200098bc:	69642065 	.word	0x69642065
200098c0:	6c626173 	.word	0x6c626173
200098c4:	0d2e6465 	.word	0x0d2e6465
200098c8:	00000000 	.word	0x00000000
200098cc:	4f525245 	.word	0x4f525245
200098d0:	41203a52 	.word	0x41203a52
200098d4:	6d657474 	.word	0x6d657474
200098d8:	64657470 	.word	0x64657470
200098dc:	206f7420 	.word	0x206f7420
200098e0:	65726966 	.word	0x65726966
200098e4:	74697720 	.word	0x74697720
200098e8:	74756f68 	.word	0x74756f68
200098ec:	76696c20 	.word	0x76696c20
200098f0:	69662065 	.word	0x69662065
200098f4:	65206572 	.word	0x65206572
200098f8:	6c62616e 	.word	0x6c62616e
200098fc:	0d726465 	.word	0x0d726465
20009900:	00000000 	.word	0x00000000
20009904:	7270205a 	.word	0x7270205a
20009908:	65737365 	.word	0x65737365
2000990c:	61202c64 	.word	0x61202c64
20009910:	76697463 	.word	0x76697463
20009914:	6e697461 	.word	0x6e697461
20009918:	72742067 	.word	0x72742067
2000991c:	65676769 	.word	0x65676769
20009920:	6f732072 	.word	0x6f732072
20009924:	6f6e656c 	.word	0x6f6e656c
20009928:	000d6469 	.word	0x000d6469
2000992c:	69676542 	.word	0x69676542
20009930:	6e696e6e 	.word	0x6e696e6e
20009934:	75612067 	.word	0x75612067
20009938:	616d6f74 	.word	0x616d6f74
2000993c:	20646574 	.word	0x20646574
20009940:	6b656573 	.word	0x6b656573
20009944:	646e612d 	.word	0x646e612d
20009948:	7365642d 	.word	0x7365642d
2000994c:	796f7274 	.word	0x796f7274
20009950:	00000d21 	.word	0x00000d21
20009954:	25203a78 	.word	0x25203a78
20009958:	3a790964 	.word	0x3a790964
2000995c:	0d642520 	.word	0x0d642520
20009960:	0000000a 	.word	0x0000000a
20009964:	6e6f2058 	.word	0x6e6f2058
20009968:	72617420 	.word	0x72617420
2000996c:	21746567 	.word	0x21746567
20009970:	0000000d 	.word	0x0000000d
20009974:	6e6f2059 	.word	0x6e6f2059
20009978:	72617420 	.word	0x72617420
2000997c:	21746567 	.word	0x21746567
20009980:	0000000d 	.word	0x0000000d
20009984:	67726154 	.word	0x67726154
20009988:	61207465 	.word	0x61207465
2000998c:	69757163 	.word	0x69757163
20009990:	2c646572 	.word	0x2c646572
20009994:	72696620 	.word	0x72696620
20009998:	21676e69 	.word	0x21676e69
2000999c:	0000000d 	.word	0x0000000d
200099a0:	726f6241 	.word	0x726f6241
200099a4:	676e6974 	.word	0x676e6974
200099a8:	65657320 	.word	0x65657320
200099ac:	6e612d6b 	.word	0x6e612d6b
200099b0:	65642d64 	.word	0x65642d64
200099b4:	6f727473 	.word	0x6f727473
200099b8:	20262079 	.word	0x20262079
200099bc:	61736964 	.word	0x61736964
200099c0:	6e696c62 	.word	0x6e696c62
200099c4:	696c2067 	.word	0x696c2067
200099c8:	662d6576 	.word	0x662d6576
200099cc:	0d657269 	.word	0x0d657269
200099d0:	00000000 	.word	0x00000000
200099d4:	63656863 	.word	0x63656863
200099d8:	6d75736b 	.word	0x6d75736b
200099dc:	72726520 	.word	0x72726520
200099e0:	0021726f 	.word	0x0021726f
200099e4:	6e676973 	.word	0x6e676973
200099e8:	72757461 	.word	0x72757461
200099ec:	25203a65 	.word	0x25203a65
200099f0:	3a780964 	.word	0x3a780964
200099f4:	09642520 	.word	0x09642520
200099f8:	25203a79 	.word	0x25203a79
200099fc:	3a770964 	.word	0x3a770964
20009a00:	09642520 	.word	0x09642520
20009a04:	25203a68 	.word	0x25203a68
20009a08:	6e610964 	.word	0x6e610964
20009a0c:	3a656c67 	.word	0x3a656c67
20009a10:	0d642520 	.word	0x0d642520
20009a14:	0000000a 	.word	0x0000000a
20009a18:	70616548 	.word	0x70616548
20009a1c:	646e6120 	.word	0x646e6120
20009a20:	61747320 	.word	0x61747320
20009a24:	63206b63 	.word	0x63206b63
20009a28:	696c6c6f 	.word	0x696c6c6f
20009a2c:	6e6f6973 	.word	0x6e6f6973
20009a30:	0000000a 	.word	0x0000000a

20009a34 <g_config_reg_lut>:
20009a34:	40013000 40013004 40013008 4001300c     .0.@.0.@.0.@.0.@
20009a44:	40013010 40013014 40013018 4001301c     .0.@.0.@.0.@.0.@
20009a54:	40013020 40013024 40013028 4001302c      0.@$0.@(0.@,0.@
20009a64:	40013030 40013034 40013038 4001303c     00.@40.@80.@<0.@
20009a74:	40013040 40013044 40013048 4001304c     @0.@D0.@H0.@L0.@
20009a84:	40013050 40013054 40013058 4001305c     P0.@T0.@X0.@\0.@
20009a94:	40013060 40013064 40013068 4001306c     `0.@d0.@h0.@l0.@
20009aa4:	40013070 40013074 40013078 4001307c     p0.@t0.@x0.@|0.@

20009ab4 <g_gpio_irqn_lut>:
20009ab4:	00210020 00230022 00250024 00270026      .!.".#.$.%.&.'.
20009ac4:	00290028 002b002a 002d002c 002f002e     (.).*.+.,.-.../.
20009ad4:	00310030 00330032 00350034 00370036     0.1.2.3.4.5.6.7.
20009ae4:	00390038 003b003a 003d003c 003f003e     8.9.:.;.<.=.>.?.

20009af4 <C.18.2576>:
20009af4:	00000001 00000002 00000004 00000001     ................

20009b04 <_global_impure_ptr>:
20009b04:	20009da8 00000043 0000000a              ... C.......

20009b10 <blanks.3577>:
20009b10:	20202020 20202020 20202020 20202020                     

20009b20 <zeroes.3578>:
20009b20:	30303030 30303030 30303030 30303030     0000000000000000
20009b30:	33323130 37363534 42413938 46454443     0123456789ABCDEF
20009b40:	00000000 00464e49 00666e69 004e414e     ....INF.inf.NAN.
20009b50:	006e616e 33323130 37363534 62613938     nan.0123456789ab
20009b60:	66656463 00000000 6c756e28 0000296c     cdef....(null)..
20009b70:	00000030 69666e49 7974696e 00000000     0...Infinity....
20009b80:	004e614e                                NaN.

20009b84 <__sf_fake_stdin>:
	...

20009ba4 <__sf_fake_stdout>:
	...

20009bc4 <__sf_fake_stderr>:
	...

20009be4 <charset>:
20009be4:	20009c1c                                ... 

20009be8 <lconv>:
20009be8:	20009c18 20009b40 20009b40 20009b40     ... @.. @.. @.. 
20009bf8:	20009b40 20009b40 20009b40 20009b40     @.. @.. @.. @.. 
20009c08:	20009b40 20009b40 ffffffff ffffffff     @.. @.. ........
20009c18:	0000002e 2d4f5349 39353838 0000312d     ....ISO-8859-1..

20009c28 <__mprec_tens>:
20009c28:	00000000 3ff00000 00000000 40240000     .......?......$@
20009c38:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
20009c48:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
20009c58:	00000000 412e8480 00000000 416312d0     .......A......cA
20009c68:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
20009c78:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
20009c88:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
20009c98:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
20009ca8:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
20009cb8:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
20009cc8:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
20009cd8:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
20009ce8:	79d99db4 44ea7843                       ...yCx.D

20009cf0 <p05.2463>:
20009cf0:	00000005 00000019 0000007d 00000000     ........}.......

20009d00 <__mprec_bigtens>:
20009d00:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
20009d10:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
20009d20:	7f73bf3c 75154fdd                       <.s..O.u

20009d28 <__mprec_tinytens>:
20009d28:	97d889bc 3c9cd2b2 d5a8a733 3949f623     .......<3...#.I9
20009d38:	44f4a73d 32a50ffd cf8c979d 255bba08     =..D...2......[%
20009d48:	64ac6f43 0ac80628                       Co.d(...

20009d50 <_init>:
20009d50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20009d52:	bf00      	nop
20009d54:	bcf8      	pop	{r3, r4, r5, r6, r7}
20009d56:	bc08      	pop	{r3}
20009d58:	469e      	mov	lr, r3
20009d5a:	4770      	bx	lr

20009d5c <_fini>:
20009d5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20009d5e:	bf00      	nop
20009d60:	bcf8      	pop	{r3, r4, r5, r6, r7}
20009d62:	bc08      	pop	{r3}
20009d64:	469e      	mov	lr, r3
20009d66:	4770      	bx	lr

20009d68 <__frame_dummy_init_array_entry>:
20009d68:	0485 2000                                   ... 

20009d6c <__do_global_dtors_aux_fini_array_entry>:
20009d6c:	0471 2000                                   q.. 
