// Seed: 4035373853
module module_0;
  reg id_0;
  initial @(1 - id_0 or posedge 1'd0 or posedge 1) id_0 <= 1 ? id_0 : id_0;
  integer id_1;
  logic id_2, id_3;
  logic id_4 = 1;
endmodule
