#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Apr 16 14:47:03 2024
# Process ID: 12192
# Current directory: /home/24CAP1G13/Desktop/CA_P1_G13/experiment_8/project_1
# Command line: vivado
# Log file: /home/24CAP1G13/Desktop/CA_P1_G13/experiment_8/project_1/vivado.log
# Journal file: /home/24CAP1G13/Desktop/CA_P1_G13/experiment_8/project_1/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/24CAP1G13/Desktop/CA_P1_G13/experiment_8/project_1/project_1.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/24CAP1G13/Desktop/CA_P1_G13/experiment_8/project_1/project_1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/eeesoft/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 7574.402 ; gain = 64.371 ; free physical = 479718 ; free virtual = 519627
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/24CAP1G13/Desktop/CA_P1_G13/experiment_8/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Pipeline_Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/24CAP1G13/Desktop/CA_P1_G13/experiment_8/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj Pipeline_Processor_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/24CAP1G13/Desktop/CA_P1_G13/experiment_8/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto f0b7ec6cabb24879a09e8f2a351882c4 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Pipeline_Processor_tb_behav xil_defaultlib.Pipeline_Processor_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /eeesoft/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto f0b7ec6cabb24879a09e8f2a351882c4 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Pipeline_Processor_tb_behav xil_defaultlib.Pipeline_Processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/24CAP1G13/Desktop/CA_P1_G13/experiment_8/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Pipeline_Processor_tb_behav -key {Behavioral:sim_1:Functional:Pipeline_Processor_tb} -tclbatch {Pipeline_Processor_tb.tcl} -view {/home/24CAP1G13/Desktop/CA_P1_G13/experiment_8/project_1/Pipeline_Processor_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config /home/24CAP1G13/Desktop/CA_P1_G13/experiment_8/project_1/Pipeline_Processor_tb_behav.wcfg
source Pipeline_Processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 75 ns : File "/home/24CAP1G13/Desktop/CA_P1_G13/experiment_8/project_1/project_1.srcs/sim_1/new/Pipeline_Processor_tb.v" Line 35
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Pipeline_Processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 8694.883 ; gain = 1088.316 ; free physical = 479486 ; free virtual = 519604
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/24CAP1G13/Desktop/CA_P1_G13/experiment_8/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Pipeline_Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/24CAP1G13/Desktop/CA_P1_G13/experiment_8/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj Pipeline_Processor_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/Desktop/CA_P1_G13/experiment_8/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUand
INFO: [VRFC 10-311] analyzing module ALUnor
INFO: [VRFC 10-311] analyzing module ALUadd
INFO: [VRFC 10-311] analyzing module ALUsub
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/Desktop/CA_P1_G13/experiment_8/project_1/project_1.srcs/sources_1/new/EX_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_WB_PR
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/Desktop/CA_P1_G13/experiment_8/project_1/project_1.srcs/sources_1/new/ID_EX_PR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX_PR
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/Desktop/CA_P1_G13/experiment_8/project_1/project_1.srcs/sources_1/new/IF_ID_PR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_PR
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/Desktop/CA_P1_G13/experiment_8/project_1/project_1.srcs/sources_1/new/INSTRMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INSTRMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/Desktop/CA_P1_G13/experiment_8/project_1/project_1.srcs/sources_1/new/PC_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/Desktop/CA_P1_G13/experiment_8/project_1/project_1.srcs/sources_1/new/PC_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/Desktop/CA_P1_G13/experiment_8/project_1/project_1.srcs/sources_1/new/Pipeline_Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/Desktop/CA_P1_G13/experiment_8/project_1/project_1.srcs/sources_1/new/REGFILE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGFILE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/Desktop/CA_P1_G13/experiment_8/project_1/project_1.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/Desktop/CA_P1_G13/experiment_8/project_1/project_1.srcs/sim_1/new/Pipeline_Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_Processor_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/24CAP1G13/Desktop/CA_P1_G13/experiment_8/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto f0b7ec6cabb24879a09e8f2a351882c4 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Pipeline_Processor_tb_behav xil_defaultlib.Pipeline_Processor_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /eeesoft/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto f0b7ec6cabb24879a09e8f2a351882c4 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Pipeline_Processor_tb_behav xil_defaultlib.Pipeline_Processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_module
Compiling module xil_defaultlib.PC_adder
Compiling module xil_defaultlib.INSTRMEM
Compiling module xil_defaultlib.IF_ID_PR
Compiling module xil_defaultlib.REGFILE
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.ID_EX_PR
Compiling module xil_defaultlib.ALUnor
Compiling module xil_defaultlib.ALUsub
Compiling module xil_defaultlib.ALUand
Compiling module xil_defaultlib.ALUadd
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_WB_PR
Compiling module xil_defaultlib.Pipeline_Processor
Compiling module xil_defaultlib.Pipeline_Processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Pipeline_Processor_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/24CAP1G13/Desktop/CA_P1_G13/experiment_8/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/Pipeline_Processor_tb_behav/webtalk/xsim_webtalk.tcl -notrace
extra characters after close-quote
    while executing
"webtalk_add_data -client project -key os_release -value "NAME="Red Hat Enterprise Linux Server"" -context "user_environment"
webtalk_add_data -client ..."
    (file "/home/24CAP1G13/Desktop/CA_P1_G13/experiment_8/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/Pipeline_Processor_tb_behav/webtalk/xsim_webtalk.tcl" line 19)
INFO: [Common 17-206] Exiting Webtalk at Tue Apr 16 14:58:56 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/24CAP1G13/Desktop/CA_P1_G13/experiment_8/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Pipeline_Processor_tb_behav -key {Behavioral:sim_1:Functional:Pipeline_Processor_tb} -tclbatch {Pipeline_Processor_tb.tcl} -view {/home/24CAP1G13/Desktop/CA_P1_G13/experiment_8/project_1/Pipeline_Processor_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config /home/24CAP1G13/Desktop/CA_P1_G13/experiment_8/project_1/Pipeline_Processor_tb_behav.wcfg
source Pipeline_Processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 75 ns : File "/home/24CAP1G13/Desktop/CA_P1_G13/experiment_8/project_1/project_1.srcs/sim_1/new/Pipeline_Processor_tb.v" Line 35
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Pipeline_Processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 8720.773 ; gain = 25.891 ; free physical = 478601 ; free virtual = 519003
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/24CAP1G13/Desktop/CA_P1_G13/experiment_8/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Pipeline_Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/24CAP1G13/Desktop/CA_P1_G13/experiment_8/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj Pipeline_Processor_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/Desktop/CA_P1_G13/experiment_8/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUand
INFO: [VRFC 10-311] analyzing module ALUnor
INFO: [VRFC 10-311] analyzing module ALUadd
INFO: [VRFC 10-311] analyzing module ALUsub
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/Desktop/CA_P1_G13/experiment_8/project_1/project_1.srcs/sources_1/new/EX_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_WB_PR
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/Desktop/CA_P1_G13/experiment_8/project_1/project_1.srcs/sources_1/new/ID_EX_PR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX_PR
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/Desktop/CA_P1_G13/experiment_8/project_1/project_1.srcs/sources_1/new/IF_ID_PR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_PR
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/Desktop/CA_P1_G13/experiment_8/project_1/project_1.srcs/sources_1/new/INSTRMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INSTRMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/Desktop/CA_P1_G13/experiment_8/project_1/project_1.srcs/sources_1/new/PC_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/Desktop/CA_P1_G13/experiment_8/project_1/project_1.srcs/sources_1/new/PC_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/Desktop/CA_P1_G13/experiment_8/project_1/project_1.srcs/sources_1/new/Pipeline_Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/Desktop/CA_P1_G13/experiment_8/project_1/project_1.srcs/sources_1/new/REGFILE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGFILE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/Desktop/CA_P1_G13/experiment_8/project_1/project_1.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/Desktop/CA_P1_G13/experiment_8/project_1/project_1.srcs/sim_1/new/Pipeline_Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_Processor_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/24CAP1G13/Desktop/CA_P1_G13/experiment_8/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto f0b7ec6cabb24879a09e8f2a351882c4 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Pipeline_Processor_tb_behav xil_defaultlib.Pipeline_Processor_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /eeesoft/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto f0b7ec6cabb24879a09e8f2a351882c4 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Pipeline_Processor_tb_behav xil_defaultlib.Pipeline_Processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_module
Compiling module xil_defaultlib.PC_adder
Compiling module xil_defaultlib.INSTRMEM
Compiling module xil_defaultlib.IF_ID_PR
Compiling module xil_defaultlib.REGFILE
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.ID_EX_PR
Compiling module xil_defaultlib.ALUnor
Compiling module xil_defaultlib.ALUsub
Compiling module xil_defaultlib.ALUand
Compiling module xil_defaultlib.ALUadd
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_WB_PR
Compiling module xil_defaultlib.Pipeline_Processor
Compiling module xil_defaultlib.Pipeline_Processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Pipeline_Processor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/24CAP1G13/Desktop/CA_P1_G13/experiment_8/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Pipeline_Processor_tb_behav -key {Behavioral:sim_1:Functional:Pipeline_Processor_tb} -tclbatch {Pipeline_Processor_tb.tcl} -view {/home/24CAP1G13/Desktop/CA_P1_G13/experiment_8/project_1/Pipeline_Processor_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config /home/24CAP1G13/Desktop/CA_P1_G13/experiment_8/project_1/Pipeline_Processor_tb_behav.wcfg
source Pipeline_Processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 75 ns : File "/home/24CAP1G13/Desktop/CA_P1_G13/experiment_8/project_1/project_1.srcs/sim_1/new/Pipeline_Processor_tb.v" Line 35
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Pipeline_Processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 8727.781 ; gain = 7.008 ; free physical = 479435 ; free virtual = 520128
