set_property CFGBVS GND [current_design]
set_property CONFIG_VOLTAGE 1.8 [current_design]
set_property UNAVAILABLE_DURING_CALIBRATION true [get_ports SYSREF_P]

set_property SLEW FAST [get_ports {C0_DDR4_DM_DBI_N[0]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DM_DBI_N[0]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[0]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[1]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[2]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[3]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[4]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[5]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[6]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[7]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQS_C[0]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQS_T[0]}]
set_property PACKAGE_PIN AV10 [get_ports {C0_DDR4_DM_DBI_N[0]}]
set_property PACKAGE_PIN AU12 [get_ports {C0_DDR4_DQ[0]}]
set_property PACKAGE_PIN AV12 [get_ports {C0_DDR4_DQ[1]}]
set_property PACKAGE_PIN AV11 [get_ports {C0_DDR4_DQ[2]}]
set_property PACKAGE_PIN AW11 [get_ports {C0_DDR4_DQ[3]}]
set_property PACKAGE_PIN AW9 [get_ports {C0_DDR4_DQ[4]}]
set_property PACKAGE_PIN AW8 [get_ports {C0_DDR4_DQ[5]}]
set_property PACKAGE_PIN AT10 [get_ports {C0_DDR4_DQ[6]}]
set_property PACKAGE_PIN AU10 [get_ports {C0_DDR4_DQ[7]}]
set_property SLEW FAST [get_ports {C0_DDR4_DM_DBI_N[1]}]
set_property SLEW FAST [get_ports {C0_DDR4_DM_DBI_N[2]}]
set_property SLEW FAST [get_ports {C0_DDR4_DM_DBI_N[3]}]
set_property SLEW FAST [get_ports {C0_DDR4_DM_DBI_N[4]}]
set_property SLEW FAST [get_ports {C0_DDR4_DM_DBI_N[5]}]
set_property SLEW FAST [get_ports {C0_DDR4_DM_DBI_N[6]}]
set_property SLEW FAST [get_ports {C0_DDR4_DM_DBI_N[7]}]
#set_property SLEW FAST [get_ports {C0_DDR4_DM_DBI_N[8]}]
#set_property SLEW FAST [get_ports {C0_DDR4_DM_DBI_N[9]}]
#set_property SLEW FAST [get_ports {C0_DDR4_DQ[64]}]
#set_property SLEW FAST [get_ports {C0_DDR4_DQ[65]}]
#set_property SLEW FAST [get_ports {C0_DDR4_DQ[66]}]
#set_property SLEW FAST [get_ports {C0_DDR4_DQ[67]}]
#set_property SLEW FAST [get_ports {C0_DDR4_DQ[68]}]
#set_property SLEW FAST [get_ports {C0_DDR4_DQ[69]}]
#set_property SLEW FAST [get_ports {C0_DDR4_DQ[70]}]
#set_property SLEW FAST [get_ports {C0_DDR4_DQ[71]}]
#set_property SLEW FAST [get_ports {C0_DDR4_DQ[72]}]
#set_property SLEW FAST [get_ports {C0_DDR4_DQ[73]}]
#set_property SLEW FAST [get_ports {C0_DDR4_DQ[74]}]
#set_property SLEW FAST [get_ports {C0_DDR4_DQ[75]}]
#set_property SLEW FAST [get_ports {C0_DDR4_DQ[76]}]
#set_property SLEW FAST [get_ports {C0_DDR4_DQ[77]}]
#set_property SLEW FAST [get_ports {C0_DDR4_DQ[78]}]
#set_property SLEW FAST [get_ports {C0_DDR4_DQ[79]}]
#set_property SLEW FAST [get_ports {C0_DDR4_DQS_C[8]}]
#set_property SLEW FAST [get_ports {C0_DDR4_DQS_C[9]}]
#set_property SLEW FAST [get_ports {C0_DDR4_DQS_T[8]}]
#set_property SLEW FAST [get_ports {C0_DDR4_DQS_T[9]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DM_DBI_N[1]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DM_DBI_N[2]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DM_DBI_N[3]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DM_DBI_N[4]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DM_DBI_N[5]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DM_DBI_N[6]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DM_DBI_N[7]}]
#set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DM_DBI_N[8]}]
#set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DM_DBI_N[9]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[8]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[9]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[10]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[11]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[12]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[13]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[14]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[15]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[16]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[17]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[18]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[19]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[20]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[21]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[22]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[23]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[24]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[25]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[26]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[27]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[28]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[29]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[30]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[31]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[32]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[33]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[34]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[35]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[36]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[37]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[38]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[39]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[40]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[41]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[42]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[43]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[44]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[45]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[46]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[47]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[48]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[49]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[50]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[51]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[52]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[53]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[54]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[55]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[56]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[57]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[58]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[59]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[60]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[61]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[62]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[63]}]
#set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[64]}]
#set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[65]}]
#set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[66]}]
#set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[67]}]
#set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[68]}]
#set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[69]}]
#set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[70]}]
#set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[71]}]
#set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[72]}]
#set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[73]}]
#set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[74]}]
#set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[75]}]
#set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[76]}]
#set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[77]}]
#set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[78]}]
#set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQ[79]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQS_C[1]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQS_C[2]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQS_C[3]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQS_C[4]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQS_C[5]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQS_C[6]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQS_C[7]}]
#set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQS_C[8]}]
#set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQS_C[9]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQS_T[1]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQS_T[2]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQS_T[3]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQS_T[4]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQS_T[5]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQS_T[6]}]
set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQS_T[7]}]
#set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQS_T[8]}]
#set_property IBUF_LOW_PWR FALSE [get_ports {C0_DDR4_DQS_T[9]}]
set_property PACKAGE_PIN AM12 [get_ports {C0_DDR4_DM_DBI_N[1]}]
set_property PACKAGE_PIN AP8 [get_ports {C0_DDR4_DM_DBI_N[2]}]
set_property PACKAGE_PIN AW14 [get_ports {C0_DDR4_DM_DBI_N[3]}]
set_property PACKAGE_PIN AP13 [get_ports {C0_DDR4_DM_DBI_N[4]}]
set_property PACKAGE_PIN AL16 [get_ports {C0_DDR4_DM_DBI_N[5]}]
set_property PACKAGE_PIN AW19 [get_ports {C0_DDR4_DM_DBI_N[6]}]
set_property PACKAGE_PIN AR17 [get_ports {C0_DDR4_DM_DBI_N[7]}]
#set_property PACKAGE_PIN AM20 [get_ports {C0_DDR4_DM_DBI_N[8]}]
#set_property PACKAGE_PIN AJ18 [get_ports {C0_DDR4_DM_DBI_N[9]}]
set_property PACKAGE_PIN AR12 [get_ports {C0_DDR4_DQ[8]}]
set_property PACKAGE_PIN AR11 [get_ports {C0_DDR4_DQ[9]}]
set_property PACKAGE_PIN AL10 [get_ports {C0_DDR4_DQ[10]}]
set_property PACKAGE_PIN AM10 [get_ports {C0_DDR4_DQ[11]}]
set_property PACKAGE_PIN AN11 [get_ports {C0_DDR4_DQ[12]}]
set_property PACKAGE_PIN AP11 [get_ports {C0_DDR4_DQ[13]}]
set_property PACKAGE_PIN AN10 [get_ports {C0_DDR4_DQ[14]}]
set_property PACKAGE_PIN AP10 [get_ports {C0_DDR4_DQ[15]}]
set_property PACKAGE_PIN AP9 [get_ports {C0_DDR4_DQ[16]}]
set_property PACKAGE_PIN AR9 [get_ports {C0_DDR4_DQ[17]}]
set_property PACKAGE_PIN AM8 [get_ports {C0_DDR4_DQ[18]}]
set_property PACKAGE_PIN AM7 [get_ports {C0_DDR4_DQ[19]}]
set_property PACKAGE_PIN AL9 [get_ports {C0_DDR4_DQ[20]}]
set_property PACKAGE_PIN AM9 [get_ports {C0_DDR4_DQ[21]}]
set_property PACKAGE_PIN AL8 [get_ports {C0_DDR4_DQ[22]}]
set_property PACKAGE_PIN AL7 [get_ports {C0_DDR4_DQ[23]}]
set_property PACKAGE_PIN AV15 [get_ports {C0_DDR4_DQ[24]}]
set_property PACKAGE_PIN AW15 [get_ports {C0_DDR4_DQ[25]}]
set_property PACKAGE_PIN AU13 [get_ports {C0_DDR4_DQ[26]}]
set_property PACKAGE_PIN AV13 [get_ports {C0_DDR4_DQ[27]}]
set_property PACKAGE_PIN AT16 [get_ports {C0_DDR4_DQ[28]}]
set_property PACKAGE_PIN AT15 [get_ports {C0_DDR4_DQ[29]}]
set_property PACKAGE_PIN AU15 [get_ports {C0_DDR4_DQ[30]}]
set_property PACKAGE_PIN AU14 [get_ports {C0_DDR4_DQ[31]}]
set_property PACKAGE_PIN AP16 [get_ports {C0_DDR4_DQ[32]}]
set_property PACKAGE_PIN AR16 [get_ports {C0_DDR4_DQ[33]}]
set_property PACKAGE_PIN AP14 [get_ports {C0_DDR4_DQ[34]}]
set_property PACKAGE_PIN AR14 [get_ports {C0_DDR4_DQ[35]}]
set_property PACKAGE_PIN AM15 [get_ports {C0_DDR4_DQ[36]}]
set_property PACKAGE_PIN AN15 [get_ports {C0_DDR4_DQ[37]}]
set_property PACKAGE_PIN AL17 [get_ports {C0_DDR4_DQ[38]}]
set_property PACKAGE_PIN AM17 [get_ports {C0_DDR4_DQ[39]}]
set_property PACKAGE_PIN AK17 [get_ports {C0_DDR4_DQ[40]}]
set_property PACKAGE_PIN AK16 [get_ports {C0_DDR4_DQ[41]}]
set_property PACKAGE_PIN AJ16 [get_ports {C0_DDR4_DQ[42]}]
set_property PACKAGE_PIN AJ15 [get_ports {C0_DDR4_DQ[43]}]
set_property PACKAGE_PIN AH16 [get_ports {C0_DDR4_DQ[44]}]
set_property PACKAGE_PIN AH15 [get_ports {C0_DDR4_DQ[45]}]
set_property PACKAGE_PIN AF17 [get_ports {C0_DDR4_DQ[46]}]
set_property PACKAGE_PIN AF16 [get_ports {C0_DDR4_DQ[47]}]
set_property PACKAGE_PIN AV20 [get_ports {C0_DDR4_DQ[48]}]
set_property PACKAGE_PIN AW20 [get_ports {C0_DDR4_DQ[49]}]
set_property PACKAGE_PIN AU17 [get_ports {C0_DDR4_DQ[50]}]
set_property PACKAGE_PIN AV17 [get_ports {C0_DDR4_DQ[51]}]
set_property PACKAGE_PIN AU18 [get_ports {C0_DDR4_DQ[52]}]
set_property PACKAGE_PIN AV18 [get_ports {C0_DDR4_DQ[53]}]
set_property PACKAGE_PIN AU20 [get_ports {C0_DDR4_DQ[54]}]
set_property PACKAGE_PIN AU19 [get_ports {C0_DDR4_DQ[55]}]
set_property PACKAGE_PIN AR21 [get_ports {C0_DDR4_DQ[56]}]
set_property PACKAGE_PIN AT21 [get_ports {C0_DDR4_DQ[57]}]
set_property PACKAGE_PIN AR19 [get_ports {C0_DDR4_DQ[58]}]
set_property PACKAGE_PIN AT19 [get_ports {C0_DDR4_DQ[59]}]
set_property PACKAGE_PIN AP18 [get_ports {C0_DDR4_DQ[60]}]
set_property PACKAGE_PIN AR18 [get_ports {C0_DDR4_DQ[61]}]
set_property PACKAGE_PIN AP20 [get_ports {C0_DDR4_DQ[62]}]
set_property PACKAGE_PIN AP19 [get_ports {C0_DDR4_DQ[63]}]
#set_property PACKAGE_PIN AN21 [get_ports {C0_DDR4_DQ[64]}]
#set_property PACKAGE_PIN AP21 [get_ports {C0_DDR4_DQ[65]}]
#set_property PACKAGE_PIN AM18 [get_ports {C0_DDR4_DQ[66]}]
#set_property PACKAGE_PIN AN18 [get_ports {C0_DDR4_DQ[67]}]
#set_property PACKAGE_PIN AL19 [get_ports {C0_DDR4_DQ[68]}]
#set_property PACKAGE_PIN AM19 [get_ports {C0_DDR4_DQ[69]}]
#set_property PACKAGE_PIN AL21 [get_ports {C0_DDR4_DQ[70]}]
#set_property PACKAGE_PIN AL20 [get_ports {C0_DDR4_DQ[71]}]
#set_property PACKAGE_PIN AK22 [get_ports {C0_DDR4_DQ[72]}]
#set_property PACKAGE_PIN AK21 [get_ports {C0_DDR4_DQ[73]}]
#set_property PACKAGE_PIN AJ20 [get_ports {C0_DDR4_DQ[74]}]
#set_property PACKAGE_PIN AJ19 [get_ports {C0_DDR4_DQ[75]}]
#set_property PACKAGE_PIN AG18 [get_ports {C0_DDR4_DQ[76]}]
#set_property PACKAGE_PIN AH18 [get_ports {C0_DDR4_DQ[77]}]
#set_property PACKAGE_PIN AF20 [get_ports {C0_DDR4_DQ[78]}]
#set_property PACKAGE_PIN AF19 [get_ports {C0_DDR4_DQ[79]}]
set_property PACKAGE_PIN N20 [get_ports {C0_DDR4_ADR[0]}]
set_property PACKAGE_PIN N21 [get_ports {C0_DDR4_ADR[1]}]
set_property PACKAGE_PIN N19 [get_ports {C0_DDR4_ADR[2]}]
set_property PACKAGE_PIN M19 [get_ports {C0_DDR4_ADR[3]}]
set_property PACKAGE_PIN M20 [get_ports {C0_DDR4_ADR[4]}]
set_property PACKAGE_PIN L21 [get_ports {C0_DDR4_ADR[5]}]
set_property PACKAGE_PIN L22 [get_ports {C0_DDR4_ADR[6]}]
set_property PACKAGE_PIN L23 [get_ports {C0_DDR4_ADR[7]}]
set_property PACKAGE_PIN L19 [get_ports {C0_DDR4_ADR[8]}]
set_property PACKAGE_PIN L20 [get_ports {C0_DDR4_ADR[9]}]
set_property SLEW FAST [get_ports {C0_DDR4_CS_N[0]}]
set_property PACKAGE_PIN F20 [get_ports C0_DDR4_ACT_N]
set_property PACKAGE_PIN F22 [get_ports {C0_DDR4_CKE[0]}]
set_property PACKAGE_PIN F21 [get_ports {C0_DDR4_CS_N[0]}]
set_property PACKAGE_PIN G20 [get_ports {C0_DDR4_ODT[0]}]
set_property PACKAGE_PIN F24 [get_ports C0_DDR4_RESET_N]

set_property PACKAGE_PIN G17 [get_ports SYSREF_P]
set_property PACKAGE_PIN F17 [get_ports SYSREF_N]
set_property PACKAGE_PIN A9 [get_ports OVR_TMP_N]
set_property IOSTANDARD LVCMOS33 [get_ports OVR_TMP_N]
set_property PACKAGE_PIN AJ13 [get_ports PERST0_N]
set_property IOSTANDARD LVCMOS12 [get_ports PERST0_N]
set_property IOSTANDARD LVCMOS33 [get_ports {PL_GPIO[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {PL_GPIO[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {PL_GPIO[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {PL_GPIO[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {PL_GPIO[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {PL_GPIO[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {PL_GPIO[1]}]
#set_property IOSTANDARD LVCMOS33 [get_ports {PL_GPIO[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports TRIG]
set_property PACKAGE_PIN G15 [get_ports TRIG]
#set_property PACKAGE_PIN F6 [get_ports {PL_GPIO[0]}]
set_property PACKAGE_PIN E6 [get_ports {PL_GPIO[1]}]
set_property PACKAGE_PIN E9 [get_ports {PL_GPIO[2]}]
set_property PACKAGE_PIN E8 [get_ports {PL_GPIO[3]}]
set_property PACKAGE_PIN E7 [get_ports {PL_GPIO[4]}]
set_property PACKAGE_PIN D6 [get_ports {PL_GPIO[5]}]
set_property PACKAGE_PIN D10 [get_ports {PL_GPIO[6]}]
set_property PACKAGE_PIN C10 [get_ports {PL_GPIO[7]}]

set_property IOSTANDARD SSTL12_DCI [get_ports {C0_DDR4_BG[1]}]
set_property SLEW FAST [get_ports {C0_DDR4_BG[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_BG[1]}]

set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports C0_DDR4_ACT_N]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_ADR[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_ADR[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_ADR[2]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_ADR[3]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_ADR[4]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_ADR[5]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_ADR[6]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_ADR[7]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_ADR[8]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_ADR[9]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_CK_C[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_CK_T[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_CKE[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_CS_N[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DM_DBI_N[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DM_DBI_N[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DM_DBI_N[2]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DM_DBI_N[3]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DM_DBI_N[4]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DM_DBI_N[5]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DM_DBI_N[6]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DM_DBI_N[7]}]
#set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DM_DBI_N[8]}]
#set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DM_DBI_N[9]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[10]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[11]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[12]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[13]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[14]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[15]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[16]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[17]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[18]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[19]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[20]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[21]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[22]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[23]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[24]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[25]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[26]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[27]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[28]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[29]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[2]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[30]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[31]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[32]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[33]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[34]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[35]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[36]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[37]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[38]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[39]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[3]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[40]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[41]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[42]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[43]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[44]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[45]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[46]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[47]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[48]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[49]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[4]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[50]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[51]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[52]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[53]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[54]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[55]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[56]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[57]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[58]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[59]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[5]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[60]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[61]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[62]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[63]}]
#set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[64]}]
#set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[65]}]
#set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[66]}]
#set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[67]}]
#set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[68]}]
#set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[69]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[6]}]
#set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[70]}]
#set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[71]}]
#set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[72]}]
#set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[73]}]
#set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[74]}]
#set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[75]}]
#set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[76]}]
#set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[77]}]
#set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[78]}]
#set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[79]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[7]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[8]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQ[9]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQS_C[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQS_C[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQS_C[2]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQS_C[3]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQS_C[4]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQS_C[5]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQS_C[6]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQS_C[7]}]
#set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQS_C[8]}]
#set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQS_C[9]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQS_T[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQS_T[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQS_T[2]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQS_T[3]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQS_T[4]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQS_T[5]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQS_T[6]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQS_T[7]}]
#set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQS_T[8]}]
#set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_DQS_T[9]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_ODT[0]}]


#set_property IOSTANDARD LVDS [get_ports {LVDS_P[15]}]
#set_property IOSTANDARD LVDS [get_ports {LVDS_P[14]}]
#set_property IOSTANDARD LVDS [get_ports {LVDS_P[13]}]
#set_property IOSTANDARD LVDS [get_ports {LVDS_P[12]}]
#set_property IOSTANDARD LVDS [get_ports LVDS11_P]
#set_property IOSTANDARD LVDS [get_ports LVDS10_P]
#set_property IOSTANDARD LVDS [get_ports {LVDS_P[9]}]
#set_property IOSTANDARD LVDS [get_ports {LVDS_P[8]}]
#set_property IOSTANDARD LVDS [get_ports {LVDS_P[7]}]
#set_property IOSTANDARD LVDS [get_ports {LVDS_P[6]}]
#set_property IOSTANDARD LVDS [get_ports {LVDS_P[5]}]
#set_property IOSTANDARD LVDS [get_ports {LVDS_P[4]}]
#set_property IOSTANDARD LVDS [get_ports {LVDS_P[3]}]
#set_property IOSTANDARD LVDS [get_ports {LVDS_P[2]}]
#set_property IOSTANDARD LVDS [get_ports {LVDS_P[1]}]
#set_property IOSTANDARD LVDS [get_ports {LVDS_P[0]}]
#set_property IOSTANDARD LVDS [get_ports DAC_GATE_P]
#set_property IOSTANDARD LVDS [get_ports DAC_SYNC_P]
#set_property DIFF_TERM_ADV TERM_100 [get_ports DAC_GATE_P]
#set_property DIFF_TERM_ADV TERM_100 [get_ports DAC_SYNC_P]
set_property IOSTANDARD LVDS [get_ports SYSREF_P]
set_property IOSTANDARD LVDS [get_ports SYSREF_N]
set_property IOSTANDARD LVDS [get_ports GATE_P]
set_property IOSTANDARD LVDS [get_ports SYNC_P]
set_property DIFF_TERM_ADV TERM_100 [get_ports GATE_P]
set_property DIFF_TERM_ADV TERM_100 [get_ports SYNC_P]
set_property IOSTANDARD LVCMOS18 [get_ports PPS18]
set_property IOSTANDARD LVDS [get_ports Z_REFCLK_P]
set_property DIFF_TERM_ADV TERM_100 [get_ports Z_REFCLK_P]
set_property DIFF_TERM_ADV TERM_100 [get_ports SYSREF_P]
#set_property PACKAGE_PIN E18 [get_ports {LVDS_P[15]}]
#set_property PACKAGE_PIN F16 [get_ports {LVDS_P[14]}]
#set_property PACKAGE_PIN G19 [get_ports {LVDS_P[13]}]
#set_property PACKAGE_PIN G15 [get_ports {LVDS_P[12]}]
set_property PACKAGE_PIN J19 [get_ports RF_AXIS_ACLK_P]
set_property IOSTANDARD LVDS [get_ports RF_AXIS_ACLK_P]
set_property DIFF_TERM_ADV TERM_100 [get_ports RF_AXIS_ACLK_P]
#set_property PACKAGE_PIN J19 [get_ports LVDS11_P]
#set_property PACKAGE_PIN H17 [get_ports LVDS10_P]
#set_property PACKAGE_PIN K19 [get_ports {LVDS_P[9]}]
#set_property PACKAGE_PIN K16 [get_ports {LVDS_P[8]}]
#set_property PACKAGE_PIN L17 [get_ports {LVDS_P[7]}]
#set_property PACKAGE_PIN J15 [get_ports {LVDS_P[6]}]
#set_property PACKAGE_PIN N17 [get_ports {LVDS_P[5]}]
#set_property PACKAGE_PIN M12 [get_ports {LVDS_P[4]}]
#set_property PACKAGE_PIN L15 [get_ports {LVDS_P[3]}]
#set_property PACKAGE_PIN N13 [get_ports {LVDS_P[2]}]
#set_property PACKAGE_PIN N15 [get_ports {LVDS_P[1]}]
#set_property PACKAGE_PIN N14 [get_ports {LVDS_P[0]}]
set_property PACKAGE_PIN B18 [get_ports GATE_P]
set_property PACKAGE_PIN A17 [get_ports PPS18]
set_property PACKAGE_PIN C17 [get_ports SYNC_P]
#set_property PACKAGE_PIN J19 [get_ports DAC_SYNC_P]
#set_property PACKAGE_PIN H17 [get_ports DAC_GATE_P]
#set_property PACKAGE_PIN W17 [get_ports VP]
set_property PACKAGE_PIN H18 [get_ports Z_REFCLK_P]
set_property PACKAGE_PIN H22 [get_ports C0_SYS_CLK_P]
set_property PACKAGE_PIN G22 [get_ports C0_SYS_CLK_N]
set_property PACKAGE_PIN P32 [get_ports MGTREFCLK131_N]
set_property PACKAGE_PIN P31 [get_ports MGTREFCLK131_P]
set_property PACKAGE_PIN W34 [get_ports MGTREFCLK129_N]
set_property PACKAGE_PIN W33 [get_ports MGTREFCLK129_P]

set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_ADR[10]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_ADR[11]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_ADR[12]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_ADR[13]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_ADR[14]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_ADR[15]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_ADR[16]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_BA[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_BA[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {C0_DDR4_BG[0]}]
set_property PACKAGE_PIN J23 [get_ports {C0_DDR4_ADR[10]}]
set_property PACKAGE_PIN J24 [get_ports {C0_DDR4_ADR[11]}]
set_property PACKAGE_PIN L24 [get_ports {C0_DDR4_ADR[12]}]
set_property PACKAGE_PIN K24 [get_ports {C0_DDR4_ADR[13]}]
set_property PACKAGE_PIN J21 [get_ports {C0_DDR4_ADR[14]}]
set_property PACKAGE_PIN H21 [get_ports {C0_DDR4_ADR[15]}]
set_property PACKAGE_PIN J20 [get_ports {C0_DDR4_ADR[16]}]
set_property PACKAGE_PIN H20 [get_ports {C0_DDR4_BA[0]}]
set_property PACKAGE_PIN H23 [get_ports {C0_DDR4_BA[1]}]
set_property PACKAGE_PIN G23 [get_ports {C0_DDR4_BG[0]}]
set_property PACKAGE_PIN E24 [get_ports {C0_DDR4_BG[1]}]






set_property IOSTANDARD DIFF_POD12_DCI [get_ports {C0_DDR4_DQS_C[0]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {C0_DDR4_DQS_T[0]}]
set_property PACKAGE_PIN AT12 [get_ports {C0_DDR4_DQS_T[0]}]
set_property PACKAGE_PIN AT11 [get_ports {C0_DDR4_DQS_C[0]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DM_DBI_N[0]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[0]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[1]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[2]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[3]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[4]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[5]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[6]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[7]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {C0_DDR4_DQS_C[1]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {C0_DDR4_DQS_C[2]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {C0_DDR4_DQS_C[3]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {C0_DDR4_DQS_C[4]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {C0_DDR4_DQS_C[5]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {C0_DDR4_DQS_C[6]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {C0_DDR4_DQS_C[7]}]
#set_property IOSTANDARD DIFF_POD12_DCI [get_ports {C0_DDR4_DQS_C[8]}]
#set_property IOSTANDARD DIFF_POD12_DCI [get_ports {C0_DDR4_DQS_C[9]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {C0_DDR4_DQS_T[1]}]
set_property PACKAGE_PIN AM13 [get_ports {C0_DDR4_DQS_T[1]}]
set_property PACKAGE_PIN AN13 [get_ports {C0_DDR4_DQS_C[1]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {C0_DDR4_DQS_T[2]}]
set_property PACKAGE_PIN AN8 [get_ports {C0_DDR4_DQS_T[2]}]
set_property PACKAGE_PIN AN7 [get_ports {C0_DDR4_DQS_C[2]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {C0_DDR4_DQS_T[3]}]
set_property PACKAGE_PIN AV16 [get_ports {C0_DDR4_DQS_T[3]}]
set_property PACKAGE_PIN AW16 [get_ports {C0_DDR4_DQS_C[3]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {C0_DDR4_DQS_T[4]}]
set_property PACKAGE_PIN AN17 [get_ports {C0_DDR4_DQS_T[4]}]
set_property PACKAGE_PIN AN16 [get_ports {C0_DDR4_DQS_C[4]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {C0_DDR4_DQS_T[5]}]
set_property PACKAGE_PIN AG17 [get_ports {C0_DDR4_DQS_T[5]}]
set_property PACKAGE_PIN AH17 [get_ports {C0_DDR4_DQS_C[5]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {C0_DDR4_DQS_T[6]}]
set_property PACKAGE_PIN AV21 [get_ports {C0_DDR4_DQS_T[6]}]
set_property PACKAGE_PIN AW21 [get_ports {C0_DDR4_DQS_C[6]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {C0_DDR4_DQS_T[7]}]
set_property PACKAGE_PIN AR22 [get_ports {C0_DDR4_DQS_T[7]}]
set_property PACKAGE_PIN AT22 [get_ports {C0_DDR4_DQS_C[7]}]
#set_property IOSTANDARD DIFF_POD12_DCI [get_ports {C0_DDR4_DQS_T[8]}]
#set_property PACKAGE_PIN AL22 [get_ports {C0_DDR4_DQS_T[8]}]
#set_property PACKAGE_PIN AM22 [get_ports {C0_DDR4_DQS_C[8]}]
#set_property IOSTANDARD DIFF_POD12_DCI [get_ports {C0_DDR4_DQS_T[9]}]
#set_property PACKAGE_PIN AG20 [get_ports {C0_DDR4_DQS_T[9]}]
#set_property PACKAGE_PIN AH20 [get_ports {C0_DDR4_DQS_C[9]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DM_DBI_N[1]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DM_DBI_N[2]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DM_DBI_N[3]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DM_DBI_N[4]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DM_DBI_N[5]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DM_DBI_N[6]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DM_DBI_N[7]}]
#set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DM_DBI_N[8]}]
#set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DM_DBI_N[9]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[8]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[9]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[10]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[11]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[12]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[13]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[14]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[15]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[16]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[17]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[18]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[19]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[20]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[21]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[22]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[23]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[24]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[25]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[26]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[27]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[28]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[29]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[30]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[31]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[32]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[33]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[34]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[35]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[36]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[37]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[38]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[39]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[40]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[41]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[42]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[43]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[44]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[45]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[46]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[47]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[48]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[49]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[50]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[51]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[52]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[53]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[54]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[55]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[56]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[57]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[58]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[59]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[60]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[61]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[62]}]
set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[63]}]
#set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[64]}]
#set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[65]}]
#set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[66]}]
#set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[67]}]
#set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[68]}]
#set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[69]}]
#set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[70]}]
#set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[71]}]
#set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[72]}]
#set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[73]}]
#set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[74]}]
#set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[75]}]
#set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[76]}]
#set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[77]}]
#set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[78]}]
#set_property IOSTANDARD POD12_DCI [get_ports {C0_DDR4_DQ[79]}]
set_property IOSTANDARD DIFF_SSTL12_DCI [get_ports {C0_DDR4_CK_C[0]}]
set_property IOSTANDARD DIFF_SSTL12_DCI [get_ports {C0_DDR4_CK_T[0]}]
set_property PACKAGE_PIN K21 [get_ports {C0_DDR4_CK_T[0]}]
set_property PACKAGE_PIN K22 [get_ports {C0_DDR4_CK_C[0]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {C0_DDR4_ADR[0]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {C0_DDR4_ADR[1]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {C0_DDR4_ADR[2]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {C0_DDR4_ADR[3]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {C0_DDR4_ADR[4]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {C0_DDR4_ADR[5]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {C0_DDR4_ADR[6]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {C0_DDR4_ADR[7]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {C0_DDR4_ADR[8]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {C0_DDR4_ADR[9]}]
set_property IOSTANDARD DIFF_SSTL12 [get_ports C0_SYS_CLK_N]
set_property IOSTANDARD DIFF_SSTL12 [get_ports C0_SYS_CLK_P]
set_property IOSTANDARD LVCMOS12 [get_ports C0_DDR4_RESET_N]
set_property IOSTANDARD SSTL12_DCI [get_ports C0_DDR4_ACT_N]
set_property IOSTANDARD SSTL12_DCI [get_ports {C0_DDR4_ADR[10]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {C0_DDR4_ADR[11]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {C0_DDR4_ADR[12]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {C0_DDR4_ADR[13]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {C0_DDR4_ADR[14]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {C0_DDR4_ADR[15]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {C0_DDR4_ADR[16]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {C0_DDR4_BA[0]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {C0_DDR4_BA[1]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {C0_DDR4_BG[0]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {C0_DDR4_CKE[0]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {C0_DDR4_CS_N[0]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {C0_DDR4_ODT[0]}]


#set_property ASYNC_REG true [get_cells {p6001_wrapper_inst/p6001_i/eth_100ge/eth_ex_design_0/eth_100ge_ctl_stat/U0/gen_stat_regs[0].stat0_in_reg[5]}]
#set_property ASYNC_REG true [get_cells {p6001_wrapper_inst/p6001_i/eth_100ge/eth_ex_design_0/eth_100ge_ctl_stat/U0/gen_stat_regs[0].stat_reg_reg[0][5]}]
#set_property ASYNC_REG true [get_cells {p6001_wrapper_inst/p6001_i/eth_100ge/eth_ex_design_1/eth_100ge_ctl_stat/U0/gen_stat_regs[0].stat0_in_reg[5]}]
#set_property ASYNC_REG true [get_cells {p6001_wrapper_inst/p6001_i/eth_100ge/eth_ex_design_1/eth_100ge_ctl_stat/U0/gen_stat_regs[0].stat_reg_reg[0][5]}]
#set_property ASYNC_REG true [get_cells {p6001_wrapper_inst/p6001_i/eth_100ge/eth_ex_design_0/eth_100ge_ctl_stat/U0/gen_stat_regs[0].stat0_in_reg[4]}]
#set_property ASYNC_REG true [get_cells {p6001_wrapper_inst/p6001_i/eth_100ge/eth_ex_design_0/eth_100ge_ctl_stat/U0/gen_stat_regs[0].stat_reg_reg[0][4]}]
#set_property ASYNC_REG true [get_cells {p6001_wrapper_inst/p6001_i/eth_100ge/eth_ex_design_1/eth_100ge_ctl_stat/U0/gen_stat_regs[0].stat0_in_reg[4]}]
#set_property ASYNC_REG true [get_cells {p6001_wrapper_inst/p6001_i/eth_100ge/eth_ex_design_1/eth_100ge_ctl_stat/U0/gen_stat_regs[0].stat_reg_reg[0][4]}]


create_clock -period 6.400 -name MGTREFCLK129_P -waveform {0.000 3.200} [get_ports MGTREFCLK129_P]
create_clock -period 5.000 -name Z_REFCLK_P -waveform {0.000 2.500} [get_ports Z_REFCLK_P]
create_clock -period 10.000 -name MGTREFCLK131_P -waveform {0.000 5.000} [get_ports MGTREFCLK131_P]
create_clock -period 2.000 -name RF_AXIS_ACLK_P -waveform {0.000 1.000} [get_ports RF_AXIS_ACLK_P]

set_false_path -from [get_clocks clk_pl_0] -to [get_clocks {rxoutclk_out[0]}]
set_false_path -from [get_clocks clk_pl_0] -to [get_clocks {rxoutclk_out[0]_1}]

set_input_delay -clock [get_clocks RF_AXIS_ACLK_P] -min -add_delay 0.250 [get_ports GATE_N]
set_input_delay -clock [get_clocks RF_AXIS_ACLK_P] -max -add_delay 0.250 [get_ports GATE_N]
set_input_delay -clock [get_clocks RF_AXIS_ACLK_P] -min -add_delay 0.250 [get_ports GATE_P]
set_input_delay -clock [get_clocks RF_AXIS_ACLK_P] -max -add_delay 0.250 [get_ports GATE_P]
set_input_delay -clock [get_clocks RF_AXIS_ACLK_P] -min -add_delay 0.250 [get_ports SYNC_N]
set_input_delay -clock [get_clocks RF_AXIS_ACLK_P] -max -add_delay 0.250 [get_ports SYNC_N]
set_input_delay -clock [get_clocks RF_AXIS_ACLK_P] -min -add_delay 0.250 [get_ports SYNC_P]
set_input_delay -clock [get_clocks RF_AXIS_ACLK_P] -max -add_delay 0.250 [get_ports SYNC_P]
set_input_delay -clock [get_clocks RF_AXIS_ACLK_P] -min -add_delay 0.250 [get_ports SYSREF_N]
set_input_delay -clock [get_clocks RF_AXIS_ACLK_P] -max -add_delay 0.250 [get_ports SYSREF_N]
set_input_delay -clock [get_clocks RF_AXIS_ACLK_P] -min -add_delay 0.250 [get_ports SYSREF_P]
set_input_delay -clock [get_clocks RF_AXIS_ACLK_P] -max -add_delay 0.250 [get_ports SYSREF_P]
set_false_path -from [get_clocks MGTREFCLK131_P] -to [get_clocks clk_pl_0]
set_clock_groups -asynchronous -group [get_clocks clk_pl_0] -group [get_clocks MGTREFCLK131_P]

set_clock_groups -asynchronous -group [get_clocks {txoutclk_out[0]}] -group [get_clocks clk_pl_0]
set_clock_groups -asynchronous -group [get_clocks {txoutclk_out[0]_1}] -group [get_clocks clk_pl_0]
set_clock_groups -asynchronous -group [get_clocks {rxoutclk_out[0]_1}] -group [get_clocks clk_pl_0]
set_clock_groups -asynchronous -group [get_clocks {rxoutclk_out[0]}] -group [get_clocks clk_pl_0]
set_clock_groups -asynchronous -group [get_clocks clk_pl_0] -group [get_clocks {rxoutclk_out[0]}]
set_clock_groups -asynchronous -group [get_clocks {txoutclk_out[0]}] -group [get_clocks {rxoutclk_out[0]}]
set_clock_groups -asynchronous -group [get_clocks clk_pl_0] -group [get_clocks {rxoutclk_out[0]_1}]
set_clock_groups -asynchronous -group [get_clocks {txoutclk_out[0]_1}] -group [get_clocks {rxoutclk_out[0]_1}]
set_clock_groups -asynchronous -group [get_clocks {rxoutclk_out[0]}] -group [get_clocks {txoutclk_out[0]}]
set_clock_groups -asynchronous -group [get_clocks {rxoutclk_out[0]_1}] -group [get_clocks {txoutclk_out[0]_1}]
set_clock_groups -asynchronous -group [get_clocks clk_pl_0] -group [get_clocks M02_ACLK_1]
set_clock_groups -asynchronous -group [get_clocks clk_pl_0] -group [get_clocks RFADC0_CLK]
set_clock_groups -asynchronous -group [get_clocks M02_ACLK_1] -group [get_clocks clk_pl_0]
set_clock_groups -asynchronous -group [get_clocks RFADC0_CLK] -group [get_clocks clk_pl_0]
set_clock_groups -asynchronous -group [get_clocks mmcm_clkout0] -group [get_clocks clk_pl_0]
set_clock_groups -asynchronous -group [get_clocks {txoutclk_out[0]}] -group [get_clocks clk_pl_0]
set_clock_groups -asynchronous -group [get_clocks {txoutclk_out[0]_1}] -group [get_clocks clk_pl_0]
set_clock_groups -asynchronous -group [get_clocks clk_pl_0] -group [get_clocks {txoutclk_out[0]}]
set_clock_groups -asynchronous -group [get_clocks clk_pl_0] -group [get_clocks {txoutclk_out[0]_1}]
set_clock_groups -asynchronous -group [get_clocks RF_AXIS_ACLK_P] -group [get_clocks RFADC0_CLK]
set_clock_groups -asynchronous -group [get_clocks RF_AXIS_ACLK_P] -group [get_clocks RFADC1_CLK]
set_clock_groups -asynchronous -group [get_clocks RF_AXIS_ACLK_P] -group [get_clocks RFADC2_CLK]
set_clock_groups -asynchronous -group [get_clocks RF_AXIS_ACLK_P] -group [get_clocks RFADC3_CLK]
set_clock_groups -asynchronous -group [get_clocks RFADC0_CLK] -group [get_clocks RF_AXIS_ACLK_P]
set_clock_groups -asynchronous -group [get_clocks RFADC1_CLK] -group [get_clocks RF_AXIS_ACLK_P]
set_clock_groups -asynchronous -group [get_clocks RFADC2_CLK] -group [get_clocks RF_AXIS_ACLK_P]
set_clock_groups -asynchronous -group [get_clocks RFADC3_CLK] -group [get_clocks RF_AXIS_ACLK_P]
set_clock_groups -asynchronous -group [get_clocks clk_pl_0] -group [get_clocks RF_AXIS_ACLK_P]
set_clock_groups -asynchronous -group [get_clocks RF_AXIS_ACLK_P] -group [get_clocks clk_pl_0]
set_clock_groups -asynchronous -group [get_clocks clk_pl_0] -group [get_clocks RFDAC0_CLK]
set_clock_groups -asynchronous -group [get_clocks clk_pl_0] -group [get_clocks RFADC0_CLK]
set_clock_groups -asynchronous -group [get_clocks RFADC0_CLK] -group [get_clocks clk_pl_0]
set_clock_groups -asynchronous -group [get_clocks RFDAC0_CLK] -group [get_clocks clk_pl_0]
set_clock_groups -asynchronous -group [get_clocks RFDAC0_CLK] -group [get_clocks RFDAC1_CLK]
set_clock_groups -asynchronous -group [get_clocks RFDAC1_CLK] -group [get_clocks RFDAC0_CLK]
set_clock_groups -asynchronous -group [get_clocks clk_pl_0] -group [get_clocks clk_out1_p6003_adc_clk_mmcm2_0]
set_clock_groups -asynchronous -group [get_clocks clk_pl_0] -group [get_clocks clk_out1_p6003_adc_clk_mmcm2_0_1]
set_clock_groups -asynchronous -group [get_clocks clk_out1_p6003_adc_clk_mmcm2_0] -group [get_clocks clk_pl_0]
set_clock_groups -asynchronous -group [get_clocks clk_out1_p6003_adc_clk_mmcm2_0_1] -group [get_clocks clk_pl_0]

set_clock_groups -asynchronous -group [get_clocks {p6003_wrapper_inst/p6003_i/pcie_intrfc/pcie4c_uscale_plus/inst/p6003_pcie4c_uscale_plus_0_1_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/p6003_pcie4c_uscale_plus_0_1_gt_i/inst/gen_gtwizard_gtye4_top.p6003_pcie4c_uscale_plus_0_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[4].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK}] -group [get_clocks clk_pl_0]
set_clock_groups -asynchronous -group [get_clocks clk_out1_p6003_adc_clk_mmcm2_0] -group [get_clocks RFADC0_CLK]
set_clock_groups -asynchronous -group [get_clocks clk_out1_p6003_adc_clk_mmcm2_0_1] -group [get_clocks RFADC0_CLK]
set_clock_groups -asynchronous -group [get_clocks clk_out1_p6003_adc_clk_mmcm2_0] -group [get_clocks RFADC1_CLK]
set_clock_groups -asynchronous -group [get_clocks clk_out1_p6003_adc_clk_mmcm2_0_1] -group [get_clocks RFADC1_CLK]
set_clock_groups -asynchronous -group [get_clocks clk_out1_p6003_adc_clk_mmcm2_0] -group [get_clocks RFADC2_CLK]
set_clock_groups -asynchronous -group [get_clocks clk_out1_p6003_adc_clk_mmcm2_0_1] -group [get_clocks RFADC2_CLK]
set_clock_groups -asynchronous -group [get_clocks clk_out1_p6003_adc_clk_mmcm2_0] -group [get_clocks RFADC3_CLK]
set_clock_groups -asynchronous -group [get_clocks clk_out1_p6003_adc_clk_mmcm2_0_1] -group [get_clocks RFADC3_CLK]
set_clock_groups -asynchronous -group [get_clocks RFADC0_CLK] -group [get_clocks clk_out1_p6003_adc_clk_mmcm2_0]
set_clock_groups -asynchronous -group [get_clocks RFADC1_CLK] -group [get_clocks clk_out1_p6003_adc_clk_mmcm2_0]
set_clock_groups -asynchronous -group [get_clocks RFADC2_CLK] -group [get_clocks clk_out1_p6003_adc_clk_mmcm2_0]
set_clock_groups -asynchronous -group [get_clocks RFADC3_CLK] -group [get_clocks clk_out1_p6003_adc_clk_mmcm2_0]
set_clock_groups -asynchronous -group [get_clocks RFADC0_CLK] -group [get_clocks clk_out1_p6003_adc_clk_mmcm2_0_1]
set_clock_groups -asynchronous -group [get_clocks RFADC1_CLK] -group [get_clocks clk_out1_p6003_adc_clk_mmcm2_0_1]
set_clock_groups -asynchronous -group [get_clocks RFADC2_CLK] -group [get_clocks clk_out1_p6003_adc_clk_mmcm2_0_1]
set_clock_groups -asynchronous -group [get_clocks RFADC3_CLK] -group [get_clocks clk_out1_p6003_adc_clk_mmcm2_0_1]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets clk]
