Wei Zhao , Junxia Ma , Mohammad Tehranipoor , Sreejit Chakravarty, Power-safe application of tdf patterns to flip-chip designs during wafer test, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.18 n.3, p.1-20, July 2013
Xrysovalantis Kavousianos , Dimitris Bakalis , Dimitris Nikolos, Efficient partial scan cell gating for low-power scan-based testing, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.14 n.2, p.1-15, March 2009
Dong Xiang , Dianwei Hu , Qiang Xu , Alex Orailoglu, Low-power scan testing for test data compression using a routing-driven scan architecture, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.28 n.7, p.1101-1105, July 2009
Dheepakkumaran Jayaraman , Rajamani Sethuram , Spyros Tragoudas, Gating internal nodes to reduce power during scan shift, Proceedings of the 20th symposium on Great lakes symposium on VLSI, May 16-18, 2010, Providence, Rhode Island, USA
Mahshid Mojtabavi Naeini , Chia Yee Ooi, A novel scan architecture for low power scan-based testing, VLSI Design, 2015, p.3-3, January 2015
