0.7
2020.2
Oct 13 2023
20:21:30
/media/engenheiro/Arquivos Linux/Arquivos/Projetos/Residencia FPGA/Projetos/Vivado Projects/cubesat_energy_efficiency/cubesat_energy_efficiency.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v,1759852892,verilog,,/media/engenheiro/Arquivos Linux/Arquivos/Projetos/Residencia FPGA/Projetos/projetos-SV-VHDL/Verilog/i2c/mpu6050/testbench.v,,design_1_wrapper,,,../../../../cubesat_energy_efficiency.gen/sources_1/bd/design_1/ipshared/c2c6,,,,,
/media/engenheiro/Arquivos Linux/Arquivos/Projetos/Residencia FPGA/Projetos/Vivado Projects/cubesat_energy_efficiency/cubesat_energy_efficiency.ip_user_files/bd/design_1/ip/design_1_MPU6050_ctrl_0_0/sim/design_1_MPU6050_ctrl_0_0.v,1759851235,verilog,,/media/engenheiro/Arquivos Linux/Arquivos/Projetos/Residencia FPGA/Projetos/Vivado Projects/cubesat_energy_efficiency/cubesat_energy_efficiency.ip_user_files/bd/design_1/ip/design_1_i2c_master_0_0/sim/design_1_i2c_master_0_0.v,,design_1_MPU6050_ctrl_0_0,,,../../../../cubesat_energy_efficiency.gen/sources_1/bd/design_1/ipshared/c2c6,,,,,
/media/engenheiro/Arquivos Linux/Arquivos/Projetos/Residencia FPGA/Projetos/Vivado Projects/cubesat_energy_efficiency/cubesat_energy_efficiency.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v,1759851236,verilog,,/media/engenheiro/Arquivos Linux/Arquivos/Projetos/Residencia FPGA/Projetos/Vivado Projects/cubesat_energy_efficiency/cubesat_energy_efficiency.ip_user_files/bd/design_1/sim/design_1.v,,design_1_clk_wiz_0_0,,,../../../../cubesat_energy_efficiency.gen/sources_1/bd/design_1/ipshared/c2c6,,,,,
/media/engenheiro/Arquivos Linux/Arquivos/Projetos/Residencia FPGA/Projetos/Vivado Projects/cubesat_energy_efficiency/cubesat_energy_efficiency.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v,1759851236,verilog,,/media/engenheiro/Arquivos Linux/Arquivos/Projetos/Residencia FPGA/Projetos/Vivado Projects/cubesat_energy_efficiency/cubesat_energy_efficiency.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v,,design_1_clk_wiz_0_0_clk_wiz,,,../../../../cubesat_energy_efficiency.gen/sources_1/bd/design_1/ipshared/c2c6,,,,,
/media/engenheiro/Arquivos Linux/Arquivos/Projetos/Residencia FPGA/Projetos/Vivado Projects/cubesat_energy_efficiency/cubesat_energy_efficiency.ip_user_files/bd/design_1/ip/design_1_i2c_master_0_0/sim/design_1_i2c_master_0_0.v,1759851405,verilog,,/media/engenheiro/Arquivos Linux/Arquivos/Projetos/Residencia FPGA/Projetos/Vivado Projects/cubesat_energy_efficiency/cubesat_energy_efficiency.ip_user_files/bd/design_1/ip/design_1_power_on_rst_0_0/sim/design_1_power_on_rst_0_0.v,,design_1_i2c_master_0_0,,,../../../../cubesat_energy_efficiency.gen/sources_1/bd/design_1/ipshared/c2c6,,,,,
/media/engenheiro/Arquivos Linux/Arquivos/Projetos/Residencia FPGA/Projetos/Vivado Projects/cubesat_energy_efficiency/cubesat_energy_efficiency.ip_user_files/bd/design_1/ip/design_1_power_on_rst_0_0/sim/design_1_power_on_rst_0_0.v,1759851235,verilog,,/media/engenheiro/Arquivos Linux/Arquivos/Projetos/Residencia FPGA/Projetos/Vivado Projects/cubesat_energy_efficiency/cubesat_energy_efficiency.ip_user_files/bd/design_1/ip/design_1_uart_rx_0_0/sim/design_1_uart_rx_0_0.v,,design_1_power_on_rst_0_0,,,../../../../cubesat_energy_efficiency.gen/sources_1/bd/design_1/ipshared/c2c6,,,,,
/media/engenheiro/Arquivos Linux/Arquivos/Projetos/Residencia FPGA/Projetos/Vivado Projects/cubesat_energy_efficiency/cubesat_energy_efficiency.ip_user_files/bd/design_1/ip/design_1_uart_rx_0_0/sim/design_1_uart_rx_0_0.v,1759851235,verilog,,/media/engenheiro/Arquivos Linux/Arquivos/Projetos/Residencia FPGA/Projetos/Vivado Projects/cubesat_energy_efficiency/cubesat_energy_efficiency.ip_user_files/bd/design_1/ip/design_1_uart_tx_0_0/sim/design_1_uart_tx_0_0.v,,design_1_uart_rx_0_0,,,../../../../cubesat_energy_efficiency.gen/sources_1/bd/design_1/ipshared/c2c6,,,,,
/media/engenheiro/Arquivos Linux/Arquivos/Projetos/Residencia FPGA/Projetos/Vivado Projects/cubesat_energy_efficiency/cubesat_energy_efficiency.ip_user_files/bd/design_1/ip/design_1_uart_tx_0_0/sim/design_1_uart_tx_0_0.v,1759851235,verilog,,/media/engenheiro/Arquivos Linux/Arquivos/Projetos/Residencia FPGA/Projetos/Vivado Projects/cubesat_energy_efficiency/cubesat_energy_efficiency.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v,,design_1_uart_tx_0_0,,,../../../../cubesat_energy_efficiency.gen/sources_1/bd/design_1/ipshared/c2c6,,,,,
/media/engenheiro/Arquivos Linux/Arquivos/Projetos/Residencia FPGA/Projetos/Vivado Projects/cubesat_energy_efficiency/cubesat_energy_efficiency.ip_user_files/bd/design_1/sim/design_1.v,1759851404,verilog,,/media/engenheiro/Arquivos Linux/Arquivos/Projetos/Residencia FPGA/Projetos/Vivado Projects/cubesat_energy_efficiency/cubesat_energy_efficiency.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v,,design_1,,,../../../../cubesat_energy_efficiency.gen/sources_1/bd/design_1/ipshared/c2c6,,,,,
/media/engenheiro/Arquivos Linux/Arquivos/Projetos/Residencia FPGA/Projetos/Vivado Projects/cubesat_energy_efficiency/cubesat_energy_efficiency.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
/media/engenheiro/Arquivos Linux/Arquivos/Projetos/Residencia FPGA/Projetos/cubesat-energy-efficiency/MPU6050.v,1758662969,verilog,,/media/engenheiro/Arquivos Linux/Arquivos/Projetos/Residencia FPGA/Projetos/cubesat-energy-efficiency/i2c_master.v,,MPU6050_ctrl,,,../../../../cubesat_energy_efficiency.gen/sources_1/bd/design_1/ipshared/c2c6,,,,,
/media/engenheiro/Arquivos Linux/Arquivos/Projetos/Residencia FPGA/Projetos/cubesat-energy-efficiency/i2c_master.v,1759858680,verilog,,/media/engenheiro/Arquivos Linux/Arquivos/Projetos/Residencia FPGA/Projetos/cubesat-energy-efficiency/power_on_rst.v,,i2c_master,,,../../../../cubesat_energy_efficiency.gen/sources_1/bd/design_1/ipshared/c2c6,,,,,
/media/engenheiro/Arquivos Linux/Arquivos/Projetos/Residencia FPGA/Projetos/cubesat-energy-efficiency/power_on_rst.v,1758658184,verilog,,/media/engenheiro/Arquivos Linux/Arquivos/Projetos/Residencia FPGA/Projetos/cubesat-energy-efficiency/uart_rx.v,,power_on_rst,,,../../../../cubesat_energy_efficiency.gen/sources_1/bd/design_1/ipshared/c2c6,,,,,
/media/engenheiro/Arquivos Linux/Arquivos/Projetos/Residencia FPGA/Projetos/cubesat-energy-efficiency/uart_rx.v,1758658184,verilog,,/media/engenheiro/Arquivos Linux/Arquivos/Projetos/Residencia FPGA/Projetos/cubesat-energy-efficiency/uart_tx.v,,uart_rx,,,../../../../cubesat_energy_efficiency.gen/sources_1/bd/design_1/ipshared/c2c6,,,,,
/media/engenheiro/Arquivos Linux/Arquivos/Projetos/Residencia FPGA/Projetos/cubesat-energy-efficiency/uart_tx.v,1758658184,verilog,,/media/engenheiro/Arquivos Linux/Arquivos/Projetos/Residencia FPGA/Projetos/Vivado Projects/cubesat_energy_efficiency/cubesat_energy_efficiency.ip_user_files/bd/design_1/ip/design_1_MPU6050_ctrl_0_0/sim/design_1_MPU6050_ctrl_0_0.v,,uart_tx,,,../../../../cubesat_energy_efficiency.gen/sources_1/bd/design_1/ipshared/c2c6,,,,,
/media/engenheiro/Arquivos Linux/Arquivos/Projetos/Residencia FPGA/Projetos/projetos-SV-VHDL/Verilog/i2c/mpu6050/testbench.v,1759856818,verilog,,,,testbench,,,../../../../cubesat_energy_efficiency.gen/sources_1/bd/design_1/ipshared/c2c6,,,,,
