 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 100
Design : UART
Version: O-2018.06-SP1
Date   : Thu Apr 18 17:18:51 2024
****************************************

Operating Conditions: ss0p75v125c   Library: saed32rvt_ss0p75v125c
Wire Load Model Mode: enclosed

  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_2_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_data_sampling/Samples_reg_2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  UART_RX_test_1     8000                  saed32rvt_ss0p75v125c
  data_sampling_test_1
                     8000                  saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_2_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_2_/Q (SDFFARX1_RVT)
                                                          0.40       0.40 r
  U0_UART_RX/U0_edge_bit_counter/edge_count[2] (edge_bit_counter_test_1)
                                                          0.00       0.40 r
  U0_UART_RX/U0_data_sampling/edge_count[2] (data_sampling_test_1)
                                                          0.00       0.40 r
  U0_UART_RX/U0_data_sampling/U50/Y (INVX0_RVT)           0.09       0.50 f
  U0_UART_RX/U0_data_sampling/U49/Y (XOR2X1_RVT)          0.22       0.71 r
  U0_UART_RX/U0_data_sampling/U48/Y (AND3X1_RVT)          0.14       0.85 r
  U0_UART_RX/U0_data_sampling/U47/Y (NAND4X0_RVT)         0.17       1.02 f
  U0_UART_RX/U0_data_sampling/U39/Y (AND4X1_RVT)          0.26       1.28 f
  U0_UART_RX/U0_data_sampling/U38/Y (AND4X1_RVT)          0.23       1.51 f
  U0_UART_RX/U0_data_sampling/U28/Y (NOR4X0_RVT)          0.26       1.77 r
  U0_UART_RX/U0_data_sampling/U27/Y (MUX21X1_RVT)         0.19       1.96 f
  U0_UART_RX/U0_data_sampling/Samples_reg_2_/D (SDFFARX1_RVT)
                                                          0.00       1.96 f
  data arrival time                                                  1.96

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U0_UART_RX/U0_data_sampling/Samples_reg_2_/CLK (SDFFARX1_RVT)
                                                          0.00      99.75 r
  library setup time                                     -0.31      99.44
  data required time                                                99.44
  --------------------------------------------------------------------------
  data required time                                                99.44
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                       97.48


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_7_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  UART_RX_test_1     8000                  saed32rvt_ss0p75v125c
  deserializer_DATA_WIDTH8_test_1
                     ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/Q (SDFFARX1_RVT)
                                                          0.40       0.40 r
  U0_UART_RX/U0_edge_bit_counter/edge_count[4] (edge_bit_counter_test_1)
                                                          0.00       0.40 r
  U0_UART_RX/U0_deserializer/edge_count[4] (deserializer_DATA_WIDTH8_test_1)
                                                          0.00       0.40 r
  U0_UART_RX/U0_deserializer/U37/Y (XNOR2X1_RVT)          0.27       0.68 r
  U0_UART_RX/U0_deserializer/U38/Y (NAND3X0_RVT)          0.10       0.78 f
  U0_UART_RX/U0_deserializer/U44/Y (NOR4X0_RVT)           0.31       1.09 r
  U0_UART_RX/U0_deserializer/U9/Y (NAND2X0_RVT)           0.24       1.33 f
  U0_UART_RX/U0_deserializer/U5/Y (INVX1_RVT)             0.27       1.60 r
  U0_UART_RX/U0_deserializer/U16/Y (AO22X1_RVT)           0.20       1.80 r
  U0_UART_RX/U0_deserializer/P_DATA_reg_7_/D (SDFFARX1_RVT)
                                                          0.00       1.80 r
  data arrival time                                                  1.80

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U0_UART_RX/U0_deserializer/P_DATA_reg_7_/CLK (SDFFARX1_RVT)
                                                          0.00      99.75 r
  library setup time                                     -0.28      99.47
  data required time                                                99.47
  --------------------------------------------------------------------------
  data required time                                                99.47
  data arrival time                                                 -1.80
  --------------------------------------------------------------------------
  slack (MET)                                                       97.68


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_6_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  UART_RX_test_1     8000                  saed32rvt_ss0p75v125c
  deserializer_DATA_WIDTH8_test_1
                     ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/Q (SDFFARX1_RVT)
                                                          0.40       0.40 r
  U0_UART_RX/U0_edge_bit_counter/edge_count[4] (edge_bit_counter_test_1)
                                                          0.00       0.40 r
  U0_UART_RX/U0_deserializer/edge_count[4] (deserializer_DATA_WIDTH8_test_1)
                                                          0.00       0.40 r
  U0_UART_RX/U0_deserializer/U37/Y (XNOR2X1_RVT)          0.27       0.68 r
  U0_UART_RX/U0_deserializer/U38/Y (NAND3X0_RVT)          0.10       0.78 f
  U0_UART_RX/U0_deserializer/U44/Y (NOR4X0_RVT)           0.31       1.09 r
  U0_UART_RX/U0_deserializer/U9/Y (NAND2X0_RVT)           0.24       1.33 f
  U0_UART_RX/U0_deserializer/U5/Y (INVX1_RVT)             0.27       1.60 r
  U0_UART_RX/U0_deserializer/U14/Y (AO22X1_RVT)           0.18       1.78 r
  U0_UART_RX/U0_deserializer/P_DATA_reg_6_/D (SDFFARX1_RVT)
                                                          0.00       1.78 r
  data arrival time                                                  1.78

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U0_UART_RX/U0_deserializer/P_DATA_reg_6_/CLK (SDFFARX1_RVT)
                                                          0.00      99.75 r
  library setup time                                     -0.28      99.47
  data required time                                                99.47
  --------------------------------------------------------------------------
  data required time                                                99.47
  data arrival time                                                 -1.78
  --------------------------------------------------------------------------
  slack (MET)                                                       97.70


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_5_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  UART_RX_test_1     8000                  saed32rvt_ss0p75v125c
  deserializer_DATA_WIDTH8_test_1
                     ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/Q (SDFFARX1_RVT)
                                                          0.40       0.40 r
  U0_UART_RX/U0_edge_bit_counter/edge_count[4] (edge_bit_counter_test_1)
                                                          0.00       0.40 r
  U0_UART_RX/U0_deserializer/edge_count[4] (deserializer_DATA_WIDTH8_test_1)
                                                          0.00       0.40 r
  U0_UART_RX/U0_deserializer/U37/Y (XNOR2X1_RVT)          0.27       0.68 r
  U0_UART_RX/U0_deserializer/U38/Y (NAND3X0_RVT)          0.10       0.78 f
  U0_UART_RX/U0_deserializer/U44/Y (NOR4X0_RVT)           0.31       1.09 r
  U0_UART_RX/U0_deserializer/U9/Y (NAND2X0_RVT)           0.24       1.33 f
  U0_UART_RX/U0_deserializer/U5/Y (INVX1_RVT)             0.27       1.60 r
  U0_UART_RX/U0_deserializer/U12/Y (AO22X1_RVT)           0.18       1.78 r
  U0_UART_RX/U0_deserializer/P_DATA_reg_5_/D (SDFFARX1_RVT)
                                                          0.00       1.78 r
  data arrival time                                                  1.78

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U0_UART_RX/U0_deserializer/P_DATA_reg_5_/CLK (SDFFARX1_RVT)
                                                          0.00      99.75 r
  library setup time                                     -0.28      99.47
  data required time                                                99.47
  --------------------------------------------------------------------------
  data required time                                                99.47
  data arrival time                                                 -1.78
  --------------------------------------------------------------------------
  slack (MET)                                                       97.70


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_4_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  UART_RX_test_1     8000                  saed32rvt_ss0p75v125c
  deserializer_DATA_WIDTH8_test_1
                     ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/Q (SDFFARX1_RVT)
                                                          0.40       0.40 r
  U0_UART_RX/U0_edge_bit_counter/edge_count[4] (edge_bit_counter_test_1)
                                                          0.00       0.40 r
  U0_UART_RX/U0_deserializer/edge_count[4] (deserializer_DATA_WIDTH8_test_1)
                                                          0.00       0.40 r
  U0_UART_RX/U0_deserializer/U37/Y (XNOR2X1_RVT)          0.27       0.68 r
  U0_UART_RX/U0_deserializer/U38/Y (NAND3X0_RVT)          0.10       0.78 f
  U0_UART_RX/U0_deserializer/U44/Y (NOR4X0_RVT)           0.31       1.09 r
  U0_UART_RX/U0_deserializer/U9/Y (NAND2X0_RVT)           0.24       1.33 f
  U0_UART_RX/U0_deserializer/U5/Y (INVX1_RVT)             0.27       1.60 r
  U0_UART_RX/U0_deserializer/U10/Y (AO22X1_RVT)           0.18       1.78 r
  U0_UART_RX/U0_deserializer/P_DATA_reg_4_/D (SDFFARX1_RVT)
                                                          0.00       1.78 r
  data arrival time                                                  1.78

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U0_UART_RX/U0_deserializer/P_DATA_reg_4_/CLK (SDFFARX1_RVT)
                                                          0.00      99.75 r
  library setup time                                     -0.28      99.47
  data required time                                                99.47
  --------------------------------------------------------------------------
  data required time                                                99.47
  data arrival time                                                 -1.78
  --------------------------------------------------------------------------
  slack (MET)                                                       97.70


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  UART_RX_test_1     8000                  saed32rvt_ss0p75v125c
  deserializer_DATA_WIDTH8_test_1
                     ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/Q (SDFFARX1_RVT)
                                                          0.40       0.40 r
  U0_UART_RX/U0_edge_bit_counter/edge_count[4] (edge_bit_counter_test_1)
                                                          0.00       0.40 r
  U0_UART_RX/U0_deserializer/edge_count[4] (deserializer_DATA_WIDTH8_test_1)
                                                          0.00       0.40 r
  U0_UART_RX/U0_deserializer/U37/Y (XNOR2X1_RVT)          0.27       0.68 r
  U0_UART_RX/U0_deserializer/U38/Y (NAND3X0_RVT)          0.10       0.78 f
  U0_UART_RX/U0_deserializer/U44/Y (NOR4X0_RVT)           0.31       1.09 r
  U0_UART_RX/U0_deserializer/U9/Y (NAND2X0_RVT)           0.24       1.33 f
  U0_UART_RX/U0_deserializer/U5/Y (INVX1_RVT)             0.27       1.60 r
  U0_UART_RX/U0_deserializer/U8/Y (AO22X1_RVT)            0.18       1.78 r
  U0_UART_RX/U0_deserializer/P_DATA_reg_3_/D (SDFFARX1_RVT)
                                                          0.00       1.78 r
  data arrival time                                                  1.78

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U0_UART_RX/U0_deserializer/P_DATA_reg_3_/CLK (SDFFARX1_RVT)
                                                          0.00      99.75 r
  library setup time                                     -0.28      99.47
  data required time                                                99.47
  --------------------------------------------------------------------------
  data required time                                                99.47
  data arrival time                                                 -1.78
  --------------------------------------------------------------------------
  slack (MET)                                                       97.70


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  UART_RX_test_1     8000                  saed32rvt_ss0p75v125c
  deserializer_DATA_WIDTH8_test_1
                     ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/Q (SDFFARX1_RVT)
                                                          0.40       0.40 r
  U0_UART_RX/U0_edge_bit_counter/edge_count[4] (edge_bit_counter_test_1)
                                                          0.00       0.40 r
  U0_UART_RX/U0_deserializer/edge_count[4] (deserializer_DATA_WIDTH8_test_1)
                                                          0.00       0.40 r
  U0_UART_RX/U0_deserializer/U37/Y (XNOR2X1_RVT)          0.27       0.68 r
  U0_UART_RX/U0_deserializer/U38/Y (NAND3X0_RVT)          0.10       0.78 f
  U0_UART_RX/U0_deserializer/U44/Y (NOR4X0_RVT)           0.31       1.09 r
  U0_UART_RX/U0_deserializer/U9/Y (NAND2X0_RVT)           0.24       1.33 f
  U0_UART_RX/U0_deserializer/U5/Y (INVX1_RVT)             0.27       1.60 r
  U0_UART_RX/U0_deserializer/U6/Y (AO22X1_RVT)            0.18       1.78 r
  U0_UART_RX/U0_deserializer/P_DATA_reg_2_/D (SDFFARX1_RVT)
                                                          0.00       1.78 r
  data arrival time                                                  1.78

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U0_UART_RX/U0_deserializer/P_DATA_reg_2_/CLK (SDFFARX1_RVT)
                                                          0.00      99.75 r
  library setup time                                     -0.28      99.47
  data required time                                                99.47
  --------------------------------------------------------------------------
  data required time                                                99.47
  data arrival time                                                 -1.78
  --------------------------------------------------------------------------
  slack (MET)                                                       97.70


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  UART_RX_test_1     8000                  saed32rvt_ss0p75v125c
  deserializer_DATA_WIDTH8_test_1
                     ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/Q (SDFFARX1_RVT)
                                                          0.40       0.40 r
  U0_UART_RX/U0_edge_bit_counter/edge_count[4] (edge_bit_counter_test_1)
                                                          0.00       0.40 r
  U0_UART_RX/U0_deserializer/edge_count[4] (deserializer_DATA_WIDTH8_test_1)
                                                          0.00       0.40 r
  U0_UART_RX/U0_deserializer/U37/Y (XNOR2X1_RVT)          0.27       0.68 r
  U0_UART_RX/U0_deserializer/U38/Y (NAND3X0_RVT)          0.10       0.78 f
  U0_UART_RX/U0_deserializer/U44/Y (NOR4X0_RVT)           0.31       1.09 r
  U0_UART_RX/U0_deserializer/U9/Y (NAND2X0_RVT)           0.24       1.33 f
  U0_UART_RX/U0_deserializer/U5/Y (INVX1_RVT)             0.27       1.60 r
  U0_UART_RX/U0_deserializer/U4/Y (AO22X1_RVT)            0.18       1.78 r
  U0_UART_RX/U0_deserializer/P_DATA_reg_1_/D (SDFFARX1_RVT)
                                                          0.00       1.78 r
  data arrival time                                                  1.78

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U0_UART_RX/U0_deserializer/P_DATA_reg_1_/CLK (SDFFARX1_RVT)
                                                          0.00      99.75 r
  library setup time                                     -0.28      99.47
  data required time                                                99.47
  --------------------------------------------------------------------------
  data required time                                                99.47
  data arrival time                                                 -1.78
  --------------------------------------------------------------------------
  slack (MET)                                                       97.70


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  UART_RX_test_1     8000                  saed32rvt_ss0p75v125c
  deserializer_DATA_WIDTH8_test_1
                     ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/Q (SDFFARX1_RVT)
                                                          0.40       0.40 r
  U0_UART_RX/U0_edge_bit_counter/edge_count[4] (edge_bit_counter_test_1)
                                                          0.00       0.40 r
  U0_UART_RX/U0_deserializer/edge_count[4] (deserializer_DATA_WIDTH8_test_1)
                                                          0.00       0.40 r
  U0_UART_RX/U0_deserializer/U37/Y (XNOR2X1_RVT)          0.27       0.68 r
  U0_UART_RX/U0_deserializer/U38/Y (NAND3X0_RVT)          0.10       0.78 f
  U0_UART_RX/U0_deserializer/U44/Y (NOR4X0_RVT)           0.31       1.09 r
  U0_UART_RX/U0_deserializer/U9/Y (NAND2X0_RVT)           0.24       1.33 f
  U0_UART_RX/U0_deserializer/U5/Y (INVX1_RVT)             0.27       1.60 r
  U0_UART_RX/U0_deserializer/U3/Y (AO22X1_RVT)            0.18       1.78 r
  U0_UART_RX/U0_deserializer/P_DATA_reg_0_/D (SDFFARX1_RVT)
                                                          0.00       1.78 r
  data arrival time                                                  1.78

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U0_UART_RX/U0_deserializer/P_DATA_reg_0_/CLK (SDFFARX1_RVT)
                                                          0.00      99.75 r
  library setup time                                     -0.28      99.47
  data required time                                                99.47
  --------------------------------------------------------------------------
  data required time                                                99.47
  data arrival time                                                 -1.78
  --------------------------------------------------------------------------
  slack (MET)                                                       97.70


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_2_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_data_sampling/Samples_reg_1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  UART_RX_test_1     8000                  saed32rvt_ss0p75v125c
  data_sampling_test_1
                     8000                  saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_2_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_2_/Q (SDFFARX1_RVT)
                                                          0.40       0.40 r
  U0_UART_RX/U0_edge_bit_counter/edge_count[2] (edge_bit_counter_test_1)
                                                          0.00       0.40 r
  U0_UART_RX/U0_data_sampling/edge_count[2] (data_sampling_test_1)
                                                          0.00       0.40 r
  U0_UART_RX/U0_data_sampling/U50/Y (INVX0_RVT)           0.09       0.50 f
  U0_UART_RX/U0_data_sampling/U49/Y (XOR2X1_RVT)          0.22       0.71 r
  U0_UART_RX/U0_data_sampling/U48/Y (AND3X1_RVT)          0.14       0.85 r
  U0_UART_RX/U0_data_sampling/U47/Y (NAND4X0_RVT)         0.17       1.02 f
  U0_UART_RX/U0_data_sampling/U39/Y (AND4X1_RVT)          0.26       1.28 f
  U0_UART_RX/U0_data_sampling/U38/Y (AND4X1_RVT)          0.23       1.51 f
  U0_UART_RX/U0_data_sampling/U37/Y (MUX21X1_RVT)         0.22       1.72 f
  U0_UART_RX/U0_data_sampling/Samples_reg_1_/D (SDFFARX1_RVT)
                                                          0.00       1.72 f
  data arrival time                                                  1.72

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U0_UART_RX/U0_data_sampling/Samples_reg_1_/CLK (SDFFARX1_RVT)
                                                          0.00      99.75 r
  library setup time                                     -0.31      99.44
  data required time                                                99.44
  --------------------------------------------------------------------------
  data required time                                                99.44
  data arrival time                                                 -1.72
  --------------------------------------------------------------------------
  slack (MET)                                                       97.72


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/bit_count_reg_2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  UART_RX_test_1     8000                  saed32rvt_ss0p75v125c
  edge_bit_counter_test_1
                     8000                  saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/Q (SDFFARX1_RVT)
                                                          0.40       0.40 r
  U0_UART_RX/U0_edge_bit_counter/U52/Y (XNOR2X1_RVT)      0.27       0.67 r
  U0_UART_RX/U0_edge_bit_counter/U53/Y (NAND3X0_RVT)      0.09       0.77 f
  U0_UART_RX/U0_edge_bit_counter/U59/Y (NOR4X0_RVT)       0.31       1.07 r
  U0_UART_RX/U0_edge_bit_counter/U36/Y (OR2X1_RVT)        0.12       1.19 r
  U0_UART_RX/U0_edge_bit_counter/U6/Y (INVX1_RVT)         0.08       1.27 f
  U0_UART_RX/U0_edge_bit_counter/U27/Y (AO21X1_RVT)       0.11       1.38 f
  U0_UART_RX/U0_edge_bit_counter/U24/Y (AO21X1_RVT)       0.10       1.48 f
  U0_UART_RX/U0_edge_bit_counter/U22/Y (AO22X1_RVT)       0.15       1.63 f
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_2_/D (SDFFARX1_RVT)
                                                          0.00       1.63 f
  data arrival time                                                  1.63

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_2_/CLK (SDFFARX1_RVT)
                                                          0.00      99.75 r
  library setup time                                     -0.30      99.45
  data required time                                                99.45
  --------------------------------------------------------------------------
  data required time                                                99.45
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                       97.83


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/bit_count_reg_1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  UART_RX_test_1     8000                  saed32rvt_ss0p75v125c
  edge_bit_counter_test_1
                     8000                  saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/Q (SDFFARX1_RVT)
                                                          0.40       0.40 r
  U0_UART_RX/U0_edge_bit_counter/U52/Y (XNOR2X1_RVT)      0.27       0.67 r
  U0_UART_RX/U0_edge_bit_counter/U53/Y (NAND3X0_RVT)      0.09       0.77 f
  U0_UART_RX/U0_edge_bit_counter/U59/Y (NOR4X0_RVT)       0.31       1.07 r
  U0_UART_RX/U0_edge_bit_counter/U36/Y (OR2X1_RVT)        0.12       1.19 r
  U0_UART_RX/U0_edge_bit_counter/U6/Y (INVX1_RVT)         0.08       1.27 f
  U0_UART_RX/U0_edge_bit_counter/U27/Y (AO21X1_RVT)       0.11       1.38 f
  U0_UART_RX/U0_edge_bit_counter/U25/Y (AO22X1_RVT)       0.15       1.53 f
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_1_/D (SDFFARX1_RVT)
                                                          0.00       1.53 f
  data arrival time                                                  1.53

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_1_/CLK (SDFFARX1_RVT)
                                                          0.00      99.75 r
  library setup time                                     -0.30      99.45
  data required time                                                99.45
  --------------------------------------------------------------------------
  data required time                                                99.45
  data arrival time                                                 -1.53
  --------------------------------------------------------------------------
  slack (MET)                                                       97.92


  Startpoint: U0_UART_TX/U0_fsm/current_state_reg_1_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_6_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  uart_tx_fsm_test_1 ForQA                 saed32rvt_ss0p75v125c
  UART_TX_DATA_WIDTH8_test_1
                     8000                  saed32rvt_ss0p75v125c
  Serializer_WIDTH8_test_1
                     ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_fsm/current_state_reg_1_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_fsm/current_state_reg_1_/Q (SDFFARX1_RVT)
                                                          0.33       0.33 r
  U0_UART_TX/U0_fsm/U21/Y (AND2X1_RVT)                    0.13       0.46 r
  U0_UART_TX/U0_fsm/U20/Y (AO21X1_RVT)                    0.12       0.58 r
  U0_UART_TX/U0_fsm/U7/Y (INVX1_RVT)                      0.05       0.63 f
  U0_UART_TX/U0_fsm/U19/Y (AND2X1_RVT)                    0.11       0.74 f
  U0_UART_TX/U0_fsm/U18/Y (AND3X1_RVT)                    0.17       0.91 f
  U0_UART_TX/U0_fsm/Ser_enable (uart_tx_fsm_test_1)       0.00       0.91 f
  U0_UART_TX/U0_Serializer/Enable (Serializer_WIDTH8_test_1)
                                                          0.00       0.91 f
  U0_UART_TX/U0_Serializer/U28/Y (NAND2X0_RVT)            0.13       1.04 r
  U0_UART_TX/U0_Serializer/U27/Y (AND2X1_RVT)             0.21       1.26 r
  U0_UART_TX/U0_Serializer/U21/Y (AO222X1_RVT)            0.21       1.47 r
  U0_UART_TX/U0_Serializer/DATA_V_reg_6_/D (SDFFARX1_RVT)
                                                          0.00       1.47 r
  data arrival time                                                  1.47

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U0_UART_TX/U0_Serializer/DATA_V_reg_6_/CLK (SDFFARX1_RVT)
                                                          0.00      99.75 r
  library setup time                                     -0.27      99.48
  data required time                                                99.48
  --------------------------------------------------------------------------
  data required time                                                99.48
  data arrival time                                                 -1.47
  --------------------------------------------------------------------------
  slack (MET)                                                       98.01


  Startpoint: U0_UART_TX/U0_fsm/current_state_reg_1_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_5_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  uart_tx_fsm_test_1 ForQA                 saed32rvt_ss0p75v125c
  UART_TX_DATA_WIDTH8_test_1
                     8000                  saed32rvt_ss0p75v125c
  Serializer_WIDTH8_test_1
                     ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_fsm/current_state_reg_1_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_fsm/current_state_reg_1_/Q (SDFFARX1_RVT)
                                                          0.33       0.33 r
  U0_UART_TX/U0_fsm/U21/Y (AND2X1_RVT)                    0.13       0.46 r
  U0_UART_TX/U0_fsm/U20/Y (AO21X1_RVT)                    0.12       0.58 r
  U0_UART_TX/U0_fsm/U7/Y (INVX1_RVT)                      0.05       0.63 f
  U0_UART_TX/U0_fsm/U19/Y (AND2X1_RVT)                    0.11       0.74 f
  U0_UART_TX/U0_fsm/U18/Y (AND3X1_RVT)                    0.17       0.91 f
  U0_UART_TX/U0_fsm/Ser_enable (uart_tx_fsm_test_1)       0.00       0.91 f
  U0_UART_TX/U0_Serializer/Enable (Serializer_WIDTH8_test_1)
                                                          0.00       0.91 f
  U0_UART_TX/U0_Serializer/U28/Y (NAND2X0_RVT)            0.13       1.04 r
  U0_UART_TX/U0_Serializer/U27/Y (AND2X1_RVT)             0.21       1.26 r
  U0_UART_TX/U0_Serializer/U22/Y (AO222X1_RVT)            0.21       1.47 r
  U0_UART_TX/U0_Serializer/DATA_V_reg_5_/D (SDFFARX1_RVT)
                                                          0.00       1.47 r
  data arrival time                                                  1.47

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U0_UART_TX/U0_Serializer/DATA_V_reg_5_/CLK (SDFFARX1_RVT)
                                                          0.00      99.75 r
  library setup time                                     -0.27      99.48
  data required time                                                99.48
  --------------------------------------------------------------------------
  data required time                                                99.48
  data arrival time                                                 -1.47
  --------------------------------------------------------------------------
  slack (MET)                                                       98.01


  Startpoint: U0_UART_TX/U0_fsm/current_state_reg_1_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_4_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  uart_tx_fsm_test_1 ForQA                 saed32rvt_ss0p75v125c
  UART_TX_DATA_WIDTH8_test_1
                     8000                  saed32rvt_ss0p75v125c
  Serializer_WIDTH8_test_1
                     ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_fsm/current_state_reg_1_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_fsm/current_state_reg_1_/Q (SDFFARX1_RVT)
                                                          0.33       0.33 r
  U0_UART_TX/U0_fsm/U21/Y (AND2X1_RVT)                    0.13       0.46 r
  U0_UART_TX/U0_fsm/U20/Y (AO21X1_RVT)                    0.12       0.58 r
  U0_UART_TX/U0_fsm/U7/Y (INVX1_RVT)                      0.05       0.63 f
  U0_UART_TX/U0_fsm/U19/Y (AND2X1_RVT)                    0.11       0.74 f
  U0_UART_TX/U0_fsm/U18/Y (AND3X1_RVT)                    0.17       0.91 f
  U0_UART_TX/U0_fsm/Ser_enable (uart_tx_fsm_test_1)       0.00       0.91 f
  U0_UART_TX/U0_Serializer/Enable (Serializer_WIDTH8_test_1)
                                                          0.00       0.91 f
  U0_UART_TX/U0_Serializer/U28/Y (NAND2X0_RVT)            0.13       1.04 r
  U0_UART_TX/U0_Serializer/U27/Y (AND2X1_RVT)             0.21       1.26 r
  U0_UART_TX/U0_Serializer/U23/Y (AO222X1_RVT)            0.21       1.47 r
  U0_UART_TX/U0_Serializer/DATA_V_reg_4_/D (SDFFARX1_RVT)
                                                          0.00       1.47 r
  data arrival time                                                  1.47

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U0_UART_TX/U0_Serializer/DATA_V_reg_4_/CLK (SDFFARX1_RVT)
                                                          0.00      99.75 r
  library setup time                                     -0.27      99.48
  data required time                                                99.48
  --------------------------------------------------------------------------
  data required time                                                99.48
  data arrival time                                                 -1.47
  --------------------------------------------------------------------------
  slack (MET)                                                       98.01


  Startpoint: U0_UART_TX/U0_fsm/current_state_reg_1_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  uart_tx_fsm_test_1 ForQA                 saed32rvt_ss0p75v125c
  UART_TX_DATA_WIDTH8_test_1
                     8000                  saed32rvt_ss0p75v125c
  Serializer_WIDTH8_test_1
                     ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_fsm/current_state_reg_1_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_fsm/current_state_reg_1_/Q (SDFFARX1_RVT)
                                                          0.33       0.33 r
  U0_UART_TX/U0_fsm/U21/Y (AND2X1_RVT)                    0.13       0.46 r
  U0_UART_TX/U0_fsm/U20/Y (AO21X1_RVT)                    0.12       0.58 r
  U0_UART_TX/U0_fsm/U7/Y (INVX1_RVT)                      0.05       0.63 f
  U0_UART_TX/U0_fsm/U19/Y (AND2X1_RVT)                    0.11       0.74 f
  U0_UART_TX/U0_fsm/U18/Y (AND3X1_RVT)                    0.17       0.91 f
  U0_UART_TX/U0_fsm/Ser_enable (uart_tx_fsm_test_1)       0.00       0.91 f
  U0_UART_TX/U0_Serializer/Enable (Serializer_WIDTH8_test_1)
                                                          0.00       0.91 f
  U0_UART_TX/U0_Serializer/U28/Y (NAND2X0_RVT)            0.13       1.04 r
  U0_UART_TX/U0_Serializer/U27/Y (AND2X1_RVT)             0.21       1.26 r
  U0_UART_TX/U0_Serializer/U24/Y (AO222X1_RVT)            0.21       1.47 r
  U0_UART_TX/U0_Serializer/DATA_V_reg_3_/D (SDFFARX1_RVT)
                                                          0.00       1.47 r
  data arrival time                                                  1.47

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U0_UART_TX/U0_Serializer/DATA_V_reg_3_/CLK (SDFFARX1_RVT)
                                                          0.00      99.75 r
  library setup time                                     -0.27      99.48
  data required time                                                99.48
  --------------------------------------------------------------------------
  data required time                                                99.48
  data arrival time                                                 -1.47
  --------------------------------------------------------------------------
  slack (MET)                                                       98.01


  Startpoint: U0_UART_TX/U0_fsm/current_state_reg_1_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  uart_tx_fsm_test_1 ForQA                 saed32rvt_ss0p75v125c
  UART_TX_DATA_WIDTH8_test_1
                     8000                  saed32rvt_ss0p75v125c
  Serializer_WIDTH8_test_1
                     ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_fsm/current_state_reg_1_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_fsm/current_state_reg_1_/Q (SDFFARX1_RVT)
                                                          0.33       0.33 r
  U0_UART_TX/U0_fsm/U21/Y (AND2X1_RVT)                    0.13       0.46 r
  U0_UART_TX/U0_fsm/U20/Y (AO21X1_RVT)                    0.12       0.58 r
  U0_UART_TX/U0_fsm/U7/Y (INVX1_RVT)                      0.05       0.63 f
  U0_UART_TX/U0_fsm/U19/Y (AND2X1_RVT)                    0.11       0.74 f
  U0_UART_TX/U0_fsm/U18/Y (AND3X1_RVT)                    0.17       0.91 f
  U0_UART_TX/U0_fsm/Ser_enable (uart_tx_fsm_test_1)       0.00       0.91 f
  U0_UART_TX/U0_Serializer/Enable (Serializer_WIDTH8_test_1)
                                                          0.00       0.91 f
  U0_UART_TX/U0_Serializer/U28/Y (NAND2X0_RVT)            0.13       1.04 r
  U0_UART_TX/U0_Serializer/U27/Y (AND2X1_RVT)             0.21       1.26 r
  U0_UART_TX/U0_Serializer/U25/Y (AO222X1_RVT)            0.21       1.47 r
  U0_UART_TX/U0_Serializer/DATA_V_reg_2_/D (SDFFARX1_RVT)
                                                          0.00       1.47 r
  data arrival time                                                  1.47

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U0_UART_TX/U0_Serializer/DATA_V_reg_2_/CLK (SDFFARX1_RVT)
                                                          0.00      99.75 r
  library setup time                                     -0.27      99.48
  data required time                                                99.48
  --------------------------------------------------------------------------
  data required time                                                99.48
  data arrival time                                                 -1.47
  --------------------------------------------------------------------------
  slack (MET)                                                       98.01


  Startpoint: U0_UART_TX/U0_fsm/current_state_reg_1_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  uart_tx_fsm_test_1 ForQA                 saed32rvt_ss0p75v125c
  UART_TX_DATA_WIDTH8_test_1
                     8000                  saed32rvt_ss0p75v125c
  Serializer_WIDTH8_test_1
                     ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_fsm/current_state_reg_1_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_fsm/current_state_reg_1_/Q (SDFFARX1_RVT)
                                                          0.33       0.33 r
  U0_UART_TX/U0_fsm/U21/Y (AND2X1_RVT)                    0.13       0.46 r
  U0_UART_TX/U0_fsm/U20/Y (AO21X1_RVT)                    0.12       0.58 r
  U0_UART_TX/U0_fsm/U7/Y (INVX1_RVT)                      0.05       0.63 f
  U0_UART_TX/U0_fsm/U19/Y (AND2X1_RVT)                    0.11       0.74 f
  U0_UART_TX/U0_fsm/U18/Y (AND3X1_RVT)                    0.17       0.91 f
  U0_UART_TX/U0_fsm/Ser_enable (uart_tx_fsm_test_1)       0.00       0.91 f
  U0_UART_TX/U0_Serializer/Enable (Serializer_WIDTH8_test_1)
                                                          0.00       0.91 f
  U0_UART_TX/U0_Serializer/U28/Y (NAND2X0_RVT)            0.13       1.04 r
  U0_UART_TX/U0_Serializer/U27/Y (AND2X1_RVT)             0.21       1.26 r
  U0_UART_TX/U0_Serializer/U19/Y (AO222X1_RVT)            0.21       1.47 r
  U0_UART_TX/U0_Serializer/DATA_V_reg_0_/D (SDFFARX1_RVT)
                                                          0.00       1.47 r
  data arrival time                                                  1.47

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U0_UART_TX/U0_Serializer/DATA_V_reg_0_/CLK (SDFFARX1_RVT)
                                                          0.00      99.75 r
  library setup time                                     -0.27      99.48
  data required time                                                99.48
  --------------------------------------------------------------------------
  data required time                                                99.48
  data arrival time                                                 -1.47
  --------------------------------------------------------------------------
  slack (MET)                                                       98.01


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_uart_fsm/current_state_reg_0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  UART_RX_test_1     8000                  saed32rvt_ss0p75v125c
  uart_rx_fsm_DATA_WIDTH8_test_1
                     8000                  saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_3_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_3_/Q (SDFFARX1_RVT)
                                                          0.40       0.40 r
  U0_UART_RX/U0_edge_bit_counter/edge_count[3] (edge_bit_counter_test_1)
                                                          0.00       0.40 r
  U0_UART_RX/U0_uart_fsm/edge_count[3] (uart_rx_fsm_DATA_WIDTH8_test_1)
                                                          0.00       0.40 r
  U0_UART_RX/U0_uart_fsm/U62/Y (XNOR2X1_RVT)              0.25       0.65 r
  U0_UART_RX/U0_uart_fsm/U61/Y (NAND4X0_RVT)              0.13       0.78 f
  U0_UART_RX/U0_uart_fsm/U60/Y (NOR2X0_RVT)               0.18       0.96 r
  U0_UART_RX/U0_uart_fsm/U56/Y (AND4X1_RVT)               0.15       1.11 r
  U0_UART_RX/U0_uart_fsm/U54/Y (AO21X1_RVT)               0.15       1.26 r
  U0_UART_RX/U0_uart_fsm/U37/Y (NAND2X0_RVT)              0.06       1.32 f
  U0_UART_RX/U0_uart_fsm/U36/Y (AO221X1_RVT)              0.12       1.44 f
  U0_UART_RX/U0_uart_fsm/current_state_reg_0_/D (SDFFARX1_RVT)
                                                          0.00       1.44 f
  data arrival time                                                  1.44

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U0_UART_RX/U0_uart_fsm/current_state_reg_0_/CLK (SDFFARX1_RVT)
                                                          0.00      99.75 r
  library setup time                                     -0.30      99.45
  data required time                                                99.45
  --------------------------------------------------------------------------
  data required time                                                99.45
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                       98.01


  Startpoint: U0_UART_TX/U0_fsm/current_state_reg_1_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  uart_tx_fsm_test_1 ForQA                 saed32rvt_ss0p75v125c
  UART_TX_DATA_WIDTH8_test_1
                     8000                  saed32rvt_ss0p75v125c
  Serializer_WIDTH8_test_1
                     ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_fsm/current_state_reg_1_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_fsm/current_state_reg_1_/Q (SDFFARX1_RVT)
                                                          0.33       0.33 r
  U0_UART_TX/U0_fsm/U21/Y (AND2X1_RVT)                    0.13       0.46 r
  U0_UART_TX/U0_fsm/U20/Y (AO21X1_RVT)                    0.12       0.58 r
  U0_UART_TX/U0_fsm/U7/Y (INVX1_RVT)                      0.05       0.63 f
  U0_UART_TX/U0_fsm/U19/Y (AND2X1_RVT)                    0.11       0.74 f
  U0_UART_TX/U0_fsm/U18/Y (AND3X1_RVT)                    0.17       0.91 f
  U0_UART_TX/U0_fsm/Ser_enable (uart_tx_fsm_test_1)       0.00       0.91 f
  U0_UART_TX/U0_Serializer/Enable (Serializer_WIDTH8_test_1)
                                                          0.00       0.91 f
  U0_UART_TX/U0_Serializer/U28/Y (NAND2X0_RVT)            0.13       1.04 r
  U0_UART_TX/U0_Serializer/U27/Y (AND2X1_RVT)             0.21       1.26 r
  U0_UART_TX/U0_Serializer/U26/Y (AO222X1_RVT)            0.20       1.46 r
  U0_UART_TX/U0_Serializer/DATA_V_reg_1_/D (SDFFARX1_RVT)
                                                          0.00       1.46 r
  data arrival time                                                  1.46

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U0_UART_TX/U0_Serializer/DATA_V_reg_1_/CLK (SDFFARX1_RVT)
                                                          0.00      99.75 r
  library setup time                                     -0.27      99.48
  data required time                                                99.48
  --------------------------------------------------------------------------
  data required time                                                99.48
  data arrival time                                                 -1.46
  --------------------------------------------------------------------------
  slack (MET)                                                       98.02


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/bit_count_reg_0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  UART_RX_test_1     8000                  saed32rvt_ss0p75v125c
  edge_bit_counter_test_1
                     8000                  saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/Q (SDFFARX1_RVT)
                                                          0.40       0.40 r
  U0_UART_RX/U0_edge_bit_counter/U52/Y (XNOR2X1_RVT)      0.27       0.67 r
  U0_UART_RX/U0_edge_bit_counter/U53/Y (NAND3X0_RVT)      0.09       0.77 f
  U0_UART_RX/U0_edge_bit_counter/U59/Y (NOR4X0_RVT)       0.31       1.07 r
  U0_UART_RX/U0_edge_bit_counter/U36/Y (OR2X1_RVT)        0.12       1.19 r
  U0_UART_RX/U0_edge_bit_counter/U6/Y (INVX1_RVT)         0.08       1.27 f
  U0_UART_RX/U0_edge_bit_counter/U28/Y (AO22X1_RVT)       0.16       1.43 f
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_0_/D (SDFFARX1_RVT)
                                                          0.00       1.43 f
  data arrival time                                                  1.43

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_0_/CLK (SDFFARX1_RVT)
                                                          0.00      99.75 r
  library setup time                                     -0.30      99.45
  data required time                                                99.45
  --------------------------------------------------------------------------
  data required time                                                99.45
  data arrival time                                                 -1.43
  --------------------------------------------------------------------------
  slack (MET)                                                       98.02


  Startpoint: U0_UART_TX/U0_fsm/current_state_reg_1_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_7_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  uart_tx_fsm_test_1 ForQA                 saed32rvt_ss0p75v125c
  UART_TX_DATA_WIDTH8_test_1
                     8000                  saed32rvt_ss0p75v125c
  Serializer_WIDTH8_test_1
                     ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_fsm/current_state_reg_1_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_fsm/current_state_reg_1_/Q (SDFFARX1_RVT)
                                                          0.33       0.33 r
  U0_UART_TX/U0_fsm/U21/Y (AND2X1_RVT)                    0.13       0.46 r
  U0_UART_TX/U0_fsm/U20/Y (AO21X1_RVT)                    0.12       0.58 r
  U0_UART_TX/U0_fsm/U7/Y (INVX1_RVT)                      0.05       0.63 f
  U0_UART_TX/U0_fsm/U19/Y (AND2X1_RVT)                    0.11       0.74 f
  U0_UART_TX/U0_fsm/U18/Y (AND3X1_RVT)                    0.17       0.91 f
  U0_UART_TX/U0_fsm/Ser_enable (uart_tx_fsm_test_1)       0.00       0.91 f
  U0_UART_TX/U0_Serializer/Enable (Serializer_WIDTH8_test_1)
                                                          0.00       0.91 f
  U0_UART_TX/U0_Serializer/U28/Y (NAND2X0_RVT)            0.13       1.04 r
  U0_UART_TX/U0_Serializer/U27/Y (AND2X1_RVT)             0.21       1.26 r
  U0_UART_TX/U0_Serializer/U20/Y (AO22X1_RVT)             0.20       1.46 r
  U0_UART_TX/U0_Serializer/DATA_V_reg_7_/D (SDFFARX1_RVT)
                                                          0.00       1.46 r
  data arrival time                                                  1.46

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U0_UART_TX/U0_Serializer/DATA_V_reg_7_/CLK (SDFFARX1_RVT)
                                                          0.00      99.75 r
  library setup time                                     -0.26      99.49
  data required time                                                99.49
  --------------------------------------------------------------------------
  data required time                                                99.49
  data arrival time                                                 -1.46
  --------------------------------------------------------------------------
  slack (MET)                                                       98.03


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/bit_count_reg_3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  UART_RX_test_1     8000                  saed32rvt_ss0p75v125c
  edge_bit_counter_test_1
                     8000                  saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/Q (SDFFARX1_RVT)
                                                          0.40       0.40 r
  U0_UART_RX/U0_edge_bit_counter/U52/Y (XNOR2X1_RVT)      0.27       0.67 r
  U0_UART_RX/U0_edge_bit_counter/U53/Y (NAND3X0_RVT)      0.09       0.77 f
  U0_UART_RX/U0_edge_bit_counter/U59/Y (NOR4X0_RVT)       0.31       1.07 r
  U0_UART_RX/U0_edge_bit_counter/U36/Y (OR2X1_RVT)        0.12       1.19 r
  U0_UART_RX/U0_edge_bit_counter/U19/Y (AO21X1_RVT)       0.14       1.33 r
  U0_UART_RX/U0_edge_bit_counter/U16/Y (NAND2X0_RVT)      0.06       1.38 f
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_3_/D (SDFFARX1_RVT)
                                                          0.00       1.38 f
  data arrival time                                                  1.38

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_3_/CLK (SDFFARX1_RVT)
                                                          0.00      99.75 r
  library setup time                                     -0.30      99.45
  data required time                                                99.45
  --------------------------------------------------------------------------
  data required time                                                99.45
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                       98.07


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  UART_RX_test_1     8000                  saed32rvt_ss0p75v125c
  edge_bit_counter_test_1
                     8000                  saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/Q (SDFFARX1_RVT)
                                                          0.40       0.40 r
  U0_UART_RX/U0_edge_bit_counter/U52/Y (XNOR2X1_RVT)      0.27       0.67 r
  U0_UART_RX/U0_edge_bit_counter/U53/Y (NAND3X0_RVT)      0.09       0.77 f
  U0_UART_RX/U0_edge_bit_counter/U59/Y (NOR4X0_RVT)       0.31       1.07 r
  U0_UART_RX/U0_edge_bit_counter/U36/Y (OR2X1_RVT)        0.12       1.19 r
  U0_UART_RX/U0_edge_bit_counter/U6/Y (INVX1_RVT)         0.08       1.27 f
  U0_UART_RX/U0_edge_bit_counter/U35/Y (AND2X1_RVT)       0.12       1.39 f
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_0_/D (SDFFARX1_RVT)
                                                          0.00       1.39 f
  data arrival time                                                  1.39

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_0_/CLK (SDFFARX1_RVT)
                                                          0.00      99.75 r
  library setup time                                     -0.30      99.45
  data required time                                                99.45
  --------------------------------------------------------------------------
  data required time                                                99.45
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                       98.07


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_5_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  UART_RX_test_1     8000                  saed32rvt_ss0p75v125c
  edge_bit_counter_test_1
                     8000                  saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/Q (SDFFARX1_RVT)
                                                          0.40       0.40 r
  U0_UART_RX/U0_edge_bit_counter/U52/Y (XNOR2X1_RVT)      0.27       0.67 r
  U0_UART_RX/U0_edge_bit_counter/U53/Y (NAND3X0_RVT)      0.09       0.77 f
  U0_UART_RX/U0_edge_bit_counter/U59/Y (NOR4X0_RVT)       0.31       1.07 r
  U0_UART_RX/U0_edge_bit_counter/U36/Y (OR2X1_RVT)        0.12       1.19 r
  U0_UART_RX/U0_edge_bit_counter/U6/Y (INVX1_RVT)         0.08       1.27 f
  U0_UART_RX/U0_edge_bit_counter/U30/Y (AND2X1_RVT)       0.12       1.39 f
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_5_/D (SDFFARX1_RVT)
                                                          0.00       1.39 f
  data arrival time                                                  1.39

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_5_/CLK (SDFFARX1_RVT)
                                                          0.00      99.75 r
  library setup time                                     -0.30      99.45
  data required time                                                99.45
  --------------------------------------------------------------------------
  data required time                                                99.45
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                       98.07


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  UART_RX_test_1     8000                  saed32rvt_ss0p75v125c
  edge_bit_counter_test_1
                     8000                  saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/Q (SDFFARX1_RVT)
                                                          0.40       0.40 r
  U0_UART_RX/U0_edge_bit_counter/U52/Y (XNOR2X1_RVT)      0.27       0.67 r
  U0_UART_RX/U0_edge_bit_counter/U53/Y (NAND3X0_RVT)      0.09       0.77 f
  U0_UART_RX/U0_edge_bit_counter/U59/Y (NOR4X0_RVT)       0.31       1.07 r
  U0_UART_RX/U0_edge_bit_counter/U36/Y (OR2X1_RVT)        0.12       1.19 r
  U0_UART_RX/U0_edge_bit_counter/U6/Y (INVX1_RVT)         0.08       1.27 f
  U0_UART_RX/U0_edge_bit_counter/U34/Y (AND2X1_RVT)       0.12       1.39 f
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_1_/D (SDFFARX1_RVT)
                                                          0.00       1.39 f
  data arrival time                                                  1.39

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_1_/CLK (SDFFARX1_RVT)
                                                          0.00      99.75 r
  library setup time                                     -0.30      99.45
  data required time                                                99.45
  --------------------------------------------------------------------------
  data required time                                                99.45
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                       98.07


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  UART_RX_test_1     8000                  saed32rvt_ss0p75v125c
  edge_bit_counter_test_1
                     8000                  saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/Q (SDFFARX1_RVT)
                                                          0.40       0.40 r
  U0_UART_RX/U0_edge_bit_counter/U52/Y (XNOR2X1_RVT)      0.27       0.67 r
  U0_UART_RX/U0_edge_bit_counter/U53/Y (NAND3X0_RVT)      0.09       0.77 f
  U0_UART_RX/U0_edge_bit_counter/U59/Y (NOR4X0_RVT)       0.31       1.07 r
  U0_UART_RX/U0_edge_bit_counter/U36/Y (OR2X1_RVT)        0.12       1.19 r
  U0_UART_RX/U0_edge_bit_counter/U6/Y (INVX1_RVT)         0.08       1.27 f
  U0_UART_RX/U0_edge_bit_counter/U33/Y (AND2X1_RVT)       0.12       1.39 f
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_2_/D (SDFFARX1_RVT)
                                                          0.00       1.39 f
  data arrival time                                                  1.39

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_2_/CLK (SDFFARX1_RVT)
                                                          0.00      99.75 r
  library setup time                                     -0.30      99.45
  data required time                                                99.45
  --------------------------------------------------------------------------
  data required time                                                99.45
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                       98.07


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  UART_RX_test_1     8000                  saed32rvt_ss0p75v125c
  edge_bit_counter_test_1
                     8000                  saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/Q (SDFFARX1_RVT)
                                                          0.40       0.40 r
  U0_UART_RX/U0_edge_bit_counter/U52/Y (XNOR2X1_RVT)      0.27       0.67 r
  U0_UART_RX/U0_edge_bit_counter/U53/Y (NAND3X0_RVT)      0.09       0.77 f
  U0_UART_RX/U0_edge_bit_counter/U59/Y (NOR4X0_RVT)       0.31       1.07 r
  U0_UART_RX/U0_edge_bit_counter/U36/Y (OR2X1_RVT)        0.12       1.19 r
  U0_UART_RX/U0_edge_bit_counter/U6/Y (INVX1_RVT)         0.08       1.27 f
  U0_UART_RX/U0_edge_bit_counter/U32/Y (AND2X1_RVT)       0.12       1.39 f
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_3_/D (SDFFARX1_RVT)
                                                          0.00       1.39 f
  data arrival time                                                  1.39

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_3_/CLK (SDFFARX1_RVT)
                                                          0.00      99.75 r
  library setup time                                     -0.30      99.45
  data required time                                                99.45
  --------------------------------------------------------------------------
  data required time                                                99.45
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                       98.07


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  UART_RX_test_1     8000                  saed32rvt_ss0p75v125c
  edge_bit_counter_test_1
                     8000                  saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/Q (SDFFARX1_RVT)
                                                          0.40       0.40 r
  U0_UART_RX/U0_edge_bit_counter/U52/Y (XNOR2X1_RVT)      0.27       0.67 r
  U0_UART_RX/U0_edge_bit_counter/U53/Y (NAND3X0_RVT)      0.09       0.77 f
  U0_UART_RX/U0_edge_bit_counter/U59/Y (NOR4X0_RVT)       0.31       1.07 r
  U0_UART_RX/U0_edge_bit_counter/U36/Y (OR2X1_RVT)        0.12       1.19 r
  U0_UART_RX/U0_edge_bit_counter/U6/Y (INVX1_RVT)         0.08       1.27 f
  U0_UART_RX/U0_edge_bit_counter/U31/Y (AND2X1_RVT)       0.12       1.39 f
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/D (SDFFARX1_RVT)
                                                          0.00       1.39 f
  data arrival time                                                  1.39

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/CLK (SDFFARX1_RVT)
                                                          0.00      99.75 r
  library setup time                                     -0.30      99.45
  data required time                                                99.45
  --------------------------------------------------------------------------
  data required time                                                99.45
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                       98.07


  Startpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_2_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_par_chk/par_err_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  par_chk_DATA_WIDTH8_test_1
                     ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/P_DATA_reg_2_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/P_DATA_reg_2_/Q (SDFFARX1_RVT)
                                                          0.36       0.36 r
  U0_UART_RX/U0_deserializer/P_DATA[2] (deserializer_DATA_WIDTH8_test_1)
                                                          0.00       0.36 r
  U0_UART_RX/U0_par_chk/P_DATA[2] (par_chk_DATA_WIDTH8_test_1)
                                                          0.00       0.36 r
  U0_UART_RX/U0_par_chk/U6/Y (XNOR2X1_RVT)                0.26       0.62 r
  U0_UART_RX/U0_par_chk/U5/Y (XNOR3X1_RVT)                0.17       0.79 f
  U0_UART_RX/U0_par_chk/U3/Y (XNOR3X1_RVT)                0.44       1.23 f
  U0_UART_RX/U0_par_chk/U2/Y (AO22X1_RVT)                 0.15       1.38 f
  U0_UART_RX/U0_par_chk/par_err_reg/D (SDFFARX1_RVT)      0.00       1.38 f
  data arrival time                                                  1.38

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U0_UART_RX/U0_par_chk/par_err_reg/CLK (SDFFARX1_RVT)
                                                          0.00      99.75 r
  library setup time                                     -0.30      99.45
  data required time                                                99.45
  --------------------------------------------------------------------------
  data required time                                                99.45
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                       98.08


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_uart_fsm/current_state_reg_1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  UART_RX_test_1     8000                  saed32rvt_ss0p75v125c
  uart_rx_fsm_DATA_WIDTH8_test_1
                     8000                  saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_3_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_3_/Q (SDFFARX1_RVT)
                                                          0.40       0.40 r
  U0_UART_RX/U0_edge_bit_counter/edge_count[3] (edge_bit_counter_test_1)
                                                          0.00       0.40 r
  U0_UART_RX/U0_uart_fsm/edge_count[3] (uart_rx_fsm_DATA_WIDTH8_test_1)
                                                          0.00       0.40 r
  U0_UART_RX/U0_uart_fsm/U62/Y (XNOR2X1_RVT)              0.22       0.63 f
  U0_UART_RX/U0_uart_fsm/U61/Y (NAND4X0_RVT)              0.10       0.73 r
  U0_UART_RX/U0_uart_fsm/U60/Y (NOR2X0_RVT)               0.16       0.89 f
  U0_UART_RX/U0_uart_fsm/U56/Y (AND4X1_RVT)               0.16       1.05 f
  U0_UART_RX/U0_uart_fsm/U34/Y (AO21X1_RVT)               0.16       1.21 f
  U0_UART_RX/U0_uart_fsm/U33/Y (AO21X1_RVT)               0.15       1.36 f
  U0_UART_RX/U0_uart_fsm/current_state_reg_1_/D (SDFFARX1_RVT)
                                                          0.00       1.36 f
  data arrival time                                                  1.36

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U0_UART_RX/U0_uart_fsm/current_state_reg_1_/CLK (SDFFARX1_RVT)
                                                          0.00      99.75 r
  library setup time                                     -0.30      99.45
  data required time                                                99.45
  --------------------------------------------------------------------------
  data required time                                                99.45
  data arrival time                                                 -1.36
  --------------------------------------------------------------------------
  slack (MET)                                                       98.10


  Startpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_1_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/parity_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  parity_calc_WIDTH8_test_1
                     ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_parity_calc/DATA_V_reg_1_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_parity_calc/DATA_V_reg_1_/Q (SDFFARX1_RVT)
                                                          0.35       0.35 r
  U0_UART_TX/U0_parity_calc/U7/Y (XNOR2X1_RVT)            0.23       0.58 r
  U0_UART_TX/U0_parity_calc/U6/Y (XNOR3X1_RVT)            0.17       0.75 f
  U0_UART_TX/U0_parity_calc/U3/Y (XNOR3X1_RVT)            0.44       1.18 f
  U0_UART_TX/U0_parity_calc/U2/Y (AO22X1_RVT)             0.15       1.33 f
  U0_UART_TX/U0_parity_calc/parity_reg/D (SDFFARX1_RVT)
                                                          0.00       1.33 f
  data arrival time                                                  1.33

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U0_UART_TX/U0_parity_calc/parity_reg/CLK (SDFFARX1_RVT)
                                                          0.00      99.75 r
  library setup time                                     -0.30      99.45
  data required time                                                99.45
  --------------------------------------------------------------------------
  data required time                                                99.45
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                       98.12


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_2_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_data_sampling/Samples_reg_0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  UART_RX_test_1     8000                  saed32rvt_ss0p75v125c
  data_sampling_test_1
                     8000                  saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_2_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_2_/Q (SDFFARX1_RVT)
                                                          0.40       0.40 r
  U0_UART_RX/U0_edge_bit_counter/edge_count[2] (edge_bit_counter_test_1)
                                                          0.00       0.40 r
  U0_UART_RX/U0_data_sampling/edge_count[2] (data_sampling_test_1)
                                                          0.00       0.40 r
  U0_UART_RX/U0_data_sampling/U50/Y (INVX0_RVT)           0.09       0.50 f
  U0_UART_RX/U0_data_sampling/U49/Y (XOR2X1_RVT)          0.22       0.71 r
  U0_UART_RX/U0_data_sampling/U48/Y (AND3X1_RVT)          0.14       0.85 r
  U0_UART_RX/U0_data_sampling/U47/Y (NAND4X0_RVT)         0.17       1.02 f
  U0_UART_RX/U0_data_sampling/U46/Y (MUX21X1_RVT)         0.27       1.29 f
  U0_UART_RX/U0_data_sampling/Samples_reg_0_/D (SDFFARX1_RVT)
                                                          0.00       1.29 f
  data arrival time                                                  1.29

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U0_UART_RX/U0_data_sampling/Samples_reg_0_/CLK (SDFFARX1_RVT)
                                                          0.00      99.75 r
  library setup time                                     -0.31      99.44
  data required time                                                99.44
  --------------------------------------------------------------------------
  data required time                                                99.44
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (MET)                                                       98.15


  Startpoint: U0_UART_TX/U0_fsm/current_state_reg_1_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_Serializer/ser_count_reg_2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  uart_tx_fsm_test_1 ForQA                 saed32rvt_ss0p75v125c
  UART_TX_DATA_WIDTH8_test_1
                     8000                  saed32rvt_ss0p75v125c
  Serializer_WIDTH8_test_1
                     ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_fsm/current_state_reg_1_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_fsm/current_state_reg_1_/Q (SDFFARX1_RVT)
                                                          0.33       0.33 r
  U0_UART_TX/U0_fsm/U21/Y (AND2X1_RVT)                    0.13       0.46 r
  U0_UART_TX/U0_fsm/U20/Y (AO21X1_RVT)                    0.12       0.58 r
  U0_UART_TX/U0_fsm/U7/Y (INVX1_RVT)                      0.05       0.63 f
  U0_UART_TX/U0_fsm/U19/Y (AND2X1_RVT)                    0.11       0.74 f
  U0_UART_TX/U0_fsm/U18/Y (AND3X1_RVT)                    0.17       0.91 f
  U0_UART_TX/U0_fsm/Ser_enable (uart_tx_fsm_test_1)       0.00       0.91 f
  U0_UART_TX/U0_Serializer/Enable (Serializer_WIDTH8_test_1)
                                                          0.00       0.91 f
  U0_UART_TX/U0_Serializer/U34/Y (AND2X1_RVT)             0.13       1.04 f
  U0_UART_TX/U0_Serializer/U32/Y (AO21X1_RVT)             0.10       1.14 f
  U0_UART_TX/U0_Serializer/U30/Y (AO21X1_RVT)             0.15       1.29 f
  U0_UART_TX/U0_Serializer/ser_count_reg_2_/D (SDFFARX1_RVT)
                                                          0.00       1.29 f
  data arrival time                                                  1.29

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U0_UART_TX/U0_Serializer/ser_count_reg_2_/CLK (SDFFARX1_RVT)
                                                          0.00      99.75 r
  library setup time                                     -0.30      99.45
  data required time                                                99.45
  --------------------------------------------------------------------------
  data required time                                                99.45
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (MET)                                                       98.16


  Startpoint: U0_UART_TX/U0_fsm/busy_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_7_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  parity_calc_WIDTH8_test_1
                     ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_fsm/busy_reg/CLK (SDFFARX1_RVT)           0.00       0.00 r
  U0_UART_TX/U0_fsm/busy_reg/Q (SDFFARX1_RVT)             0.35       0.35 r
  U0_UART_TX/U0_fsm/busy (uart_tx_fsm_test_1)             0.00       0.35 r
  U0_UART_TX/U0_parity_calc/Busy (parity_calc_WIDTH8_test_1)
                                                          0.00       0.35 r
  U0_UART_TX/U0_parity_calc/U12/Y (INVX1_RVT)             0.04       0.40 f
  U0_UART_TX/U0_parity_calc/U10/Y (NAND2X0_RVT)           0.30       0.70 r
  U0_UART_TX/U0_parity_calc/U5/Y (INVX1_RVT)              0.22       0.92 f
  U0_UART_TX/U0_parity_calc/U23/Y (AO22X1_RVT)            0.20       1.12 f
  U0_UART_TX/U0_parity_calc/DATA_V_reg_7_/D (SDFFARX1_RVT)
                                                          0.00       1.12 f
  data arrival time                                                  1.12

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U0_UART_TX/U0_parity_calc/DATA_V_reg_7_/CLK (SDFFARX1_RVT)
                                                          0.00      99.75 r
  library setup time                                     -0.31      99.44
  data required time                                                99.44
  --------------------------------------------------------------------------
  data required time                                                99.44
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (MET)                                                       98.32


  Startpoint: U0_UART_TX/U0_fsm/busy_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_6_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  parity_calc_WIDTH8_test_1
                     ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_fsm/busy_reg/CLK (SDFFARX1_RVT)           0.00       0.00 r
  U0_UART_TX/U0_fsm/busy_reg/Q (SDFFARX1_RVT)             0.35       0.35 r
  U0_UART_TX/U0_fsm/busy (uart_tx_fsm_test_1)             0.00       0.35 r
  U0_UART_TX/U0_parity_calc/Busy (parity_calc_WIDTH8_test_1)
                                                          0.00       0.35 r
  U0_UART_TX/U0_parity_calc/U12/Y (INVX1_RVT)             0.04       0.40 f
  U0_UART_TX/U0_parity_calc/U10/Y (NAND2X0_RVT)           0.30       0.70 r
  U0_UART_TX/U0_parity_calc/U5/Y (INVX1_RVT)              0.22       0.92 f
  U0_UART_TX/U0_parity_calc/U21/Y (AO22X1_RVT)            0.20       1.12 f
  U0_UART_TX/U0_parity_calc/DATA_V_reg_6_/D (SDFFARX1_RVT)
                                                          0.00       1.12 f
  data arrival time                                                  1.12

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U0_UART_TX/U0_parity_calc/DATA_V_reg_6_/CLK (SDFFARX1_RVT)
                                                          0.00      99.75 r
  library setup time                                     -0.31      99.44
  data required time                                                99.44
  --------------------------------------------------------------------------
  data required time                                                99.44
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (MET)                                                       98.32


  Startpoint: U0_UART_TX/U0_fsm/busy_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_5_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  parity_calc_WIDTH8_test_1
                     ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_fsm/busy_reg/CLK (SDFFARX1_RVT)           0.00       0.00 r
  U0_UART_TX/U0_fsm/busy_reg/Q (SDFFARX1_RVT)             0.35       0.35 r
  U0_UART_TX/U0_fsm/busy (uart_tx_fsm_test_1)             0.00       0.35 r
  U0_UART_TX/U0_parity_calc/Busy (parity_calc_WIDTH8_test_1)
                                                          0.00       0.35 r
  U0_UART_TX/U0_parity_calc/U12/Y (INVX1_RVT)             0.04       0.40 f
  U0_UART_TX/U0_parity_calc/U10/Y (NAND2X0_RVT)           0.30       0.70 r
  U0_UART_TX/U0_parity_calc/U5/Y (INVX1_RVT)              0.22       0.92 f
  U0_UART_TX/U0_parity_calc/U19/Y (AO22X1_RVT)            0.20       1.12 f
  U0_UART_TX/U0_parity_calc/DATA_V_reg_5_/D (SDFFARX1_RVT)
                                                          0.00       1.12 f
  data arrival time                                                  1.12

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U0_UART_TX/U0_parity_calc/DATA_V_reg_5_/CLK (SDFFARX1_RVT)
                                                          0.00      99.75 r
  library setup time                                     -0.31      99.44
  data required time                                                99.44
  --------------------------------------------------------------------------
  data required time                                                99.44
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (MET)                                                       98.32


  Startpoint: U0_UART_TX/U0_fsm/busy_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_4_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  parity_calc_WIDTH8_test_1
                     ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_fsm/busy_reg/CLK (SDFFARX1_RVT)           0.00       0.00 r
  U0_UART_TX/U0_fsm/busy_reg/Q (SDFFARX1_RVT)             0.35       0.35 r
  U0_UART_TX/U0_fsm/busy (uart_tx_fsm_test_1)             0.00       0.35 r
  U0_UART_TX/U0_parity_calc/Busy (parity_calc_WIDTH8_test_1)
                                                          0.00       0.35 r
  U0_UART_TX/U0_parity_calc/U12/Y (INVX1_RVT)             0.04       0.40 f
  U0_UART_TX/U0_parity_calc/U10/Y (NAND2X0_RVT)           0.30       0.70 r
  U0_UART_TX/U0_parity_calc/U5/Y (INVX1_RVT)              0.22       0.92 f
  U0_UART_TX/U0_parity_calc/U17/Y (AO22X1_RVT)            0.20       1.12 f
  U0_UART_TX/U0_parity_calc/DATA_V_reg_4_/D (SDFFARX1_RVT)
                                                          0.00       1.12 f
  data arrival time                                                  1.12

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U0_UART_TX/U0_parity_calc/DATA_V_reg_4_/CLK (SDFFARX1_RVT)
                                                          0.00      99.75 r
  library setup time                                     -0.31      99.44
  data required time                                                99.44
  --------------------------------------------------------------------------
  data required time                                                99.44
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (MET)                                                       98.32


  Startpoint: U0_UART_TX/U0_fsm/busy_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  parity_calc_WIDTH8_test_1
                     ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_fsm/busy_reg/CLK (SDFFARX1_RVT)           0.00       0.00 r
  U0_UART_TX/U0_fsm/busy_reg/Q (SDFFARX1_RVT)             0.35       0.35 r
  U0_UART_TX/U0_fsm/busy (uart_tx_fsm_test_1)             0.00       0.35 r
  U0_UART_TX/U0_parity_calc/Busy (parity_calc_WIDTH8_test_1)
                                                          0.00       0.35 r
  U0_UART_TX/U0_parity_calc/U12/Y (INVX1_RVT)             0.04       0.40 f
  U0_UART_TX/U0_parity_calc/U10/Y (NAND2X0_RVT)           0.30       0.70 r
  U0_UART_TX/U0_parity_calc/U5/Y (INVX1_RVT)              0.22       0.92 f
  U0_UART_TX/U0_parity_calc/U15/Y (AO22X1_RVT)            0.20       1.12 f
  U0_UART_TX/U0_parity_calc/DATA_V_reg_3_/D (SDFFARX1_RVT)
                                                          0.00       1.12 f
  data arrival time                                                  1.12

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U0_UART_TX/U0_parity_calc/DATA_V_reg_3_/CLK (SDFFARX1_RVT)
                                                          0.00      99.75 r
  library setup time                                     -0.31      99.44
  data required time                                                99.44
  --------------------------------------------------------------------------
  data required time                                                99.44
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (MET)                                                       98.32


  Startpoint: U0_UART_TX/U0_fsm/busy_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  parity_calc_WIDTH8_test_1
                     ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_fsm/busy_reg/CLK (SDFFARX1_RVT)           0.00       0.00 r
  U0_UART_TX/U0_fsm/busy_reg/Q (SDFFARX1_RVT)             0.35       0.35 r
  U0_UART_TX/U0_fsm/busy (uart_tx_fsm_test_1)             0.00       0.35 r
  U0_UART_TX/U0_parity_calc/Busy (parity_calc_WIDTH8_test_1)
                                                          0.00       0.35 r
  U0_UART_TX/U0_parity_calc/U12/Y (INVX1_RVT)             0.04       0.40 f
  U0_UART_TX/U0_parity_calc/U10/Y (NAND2X0_RVT)           0.30       0.70 r
  U0_UART_TX/U0_parity_calc/U5/Y (INVX1_RVT)              0.22       0.92 f
  U0_UART_TX/U0_parity_calc/U13/Y (AO22X1_RVT)            0.20       1.12 f
  U0_UART_TX/U0_parity_calc/DATA_V_reg_2_/D (SDFFARX1_RVT)
                                                          0.00       1.12 f
  data arrival time                                                  1.12

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U0_UART_TX/U0_parity_calc/DATA_V_reg_2_/CLK (SDFFARX1_RVT)
                                                          0.00      99.75 r
  library setup time                                     -0.31      99.44
  data required time                                                99.44
  --------------------------------------------------------------------------
  data required time                                                99.44
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (MET)                                                       98.32


  Startpoint: U0_UART_TX/U0_fsm/busy_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  parity_calc_WIDTH8_test_1
                     ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_fsm/busy_reg/CLK (SDFFARX1_RVT)           0.00       0.00 r
  U0_UART_TX/U0_fsm/busy_reg/Q (SDFFARX1_RVT)             0.35       0.35 r
  U0_UART_TX/U0_fsm/busy (uart_tx_fsm_test_1)             0.00       0.35 r
  U0_UART_TX/U0_parity_calc/Busy (parity_calc_WIDTH8_test_1)
                                                          0.00       0.35 r
  U0_UART_TX/U0_parity_calc/U12/Y (INVX1_RVT)             0.04       0.40 f
  U0_UART_TX/U0_parity_calc/U10/Y (NAND2X0_RVT)           0.30       0.70 r
  U0_UART_TX/U0_parity_calc/U5/Y (INVX1_RVT)              0.22       0.92 f
  U0_UART_TX/U0_parity_calc/U11/Y (AO22X1_RVT)            0.20       1.12 f
  U0_UART_TX/U0_parity_calc/DATA_V_reg_1_/D (SDFFARX1_RVT)
                                                          0.00       1.12 f
  data arrival time                                                  1.12

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U0_UART_TX/U0_parity_calc/DATA_V_reg_1_/CLK (SDFFARX1_RVT)
                                                          0.00      99.75 r
  library setup time                                     -0.31      99.44
  data required time                                                99.44
  --------------------------------------------------------------------------
  data required time                                                99.44
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (MET)                                                       98.32


  Startpoint: U0_UART_TX/U0_fsm/busy_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  parity_calc_WIDTH8_test_1
                     ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_fsm/busy_reg/CLK (SDFFARX1_RVT)           0.00       0.00 r
  U0_UART_TX/U0_fsm/busy_reg/Q (SDFFARX1_RVT)             0.35       0.35 r
  U0_UART_TX/U0_fsm/busy (uart_tx_fsm_test_1)             0.00       0.35 r
  U0_UART_TX/U0_parity_calc/Busy (parity_calc_WIDTH8_test_1)
                                                          0.00       0.35 r
  U0_UART_TX/U0_parity_calc/U12/Y (INVX1_RVT)             0.04       0.40 f
  U0_UART_TX/U0_parity_calc/U10/Y (NAND2X0_RVT)           0.30       0.70 r
  U0_UART_TX/U0_parity_calc/U5/Y (INVX1_RVT)              0.22       0.92 f
  U0_UART_TX/U0_parity_calc/U9/Y (AO22X1_RVT)             0.20       1.12 f
  U0_UART_TX/U0_parity_calc/DATA_V_reg_0_/D (SDFFARX1_RVT)
                                                          0.00       1.12 f
  data arrival time                                                  1.12

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U0_UART_TX/U0_parity_calc/DATA_V_reg_0_/CLK (SDFFARX1_RVT)
                                                          0.00      99.75 r
  library setup time                                     -0.31      99.44
  data required time                                                99.44
  --------------------------------------------------------------------------
  data required time                                                99.44
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (MET)                                                       98.32


  Startpoint: U0_UART_TX/U0_fsm/current_state_reg_1_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_mux/OUT_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  uart_tx_fsm_test_1 ForQA                 saed32rvt_ss0p75v125c
  UART_TX_DATA_WIDTH8_test_1
                     8000                  saed32rvt_ss0p75v125c
  mux_test_1         ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_fsm/current_state_reg_1_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_fsm/current_state_reg_1_/Q (SDFFARX1_RVT)
                                                          0.33       0.33 r
  U0_UART_TX/U0_fsm/U21/Y (AND2X1_RVT)                    0.13       0.46 r
  U0_UART_TX/U0_fsm/U20/Y (AO21X1_RVT)                    0.12       0.58 r
  U0_UART_TX/U0_fsm/U7/Y (INVX1_RVT)                      0.05       0.63 f
  U0_UART_TX/U0_fsm/U16/Y (AO22X1_RVT)                    0.17       0.80 f
  U0_UART_TX/U0_fsm/mux_sel[0] (uart_tx_fsm_test_1)       0.00       0.80 f
  U0_UART_TX/U0_mux/SEL[0] (mux_test_1)                   0.00       0.80 f
  U0_UART_TX/U0_mux/U4/Y (INVX1_RVT)                      0.06       0.86 r
  U0_UART_TX/U0_mux/U8/Y (AO22X1_RVT)                     0.13       0.99 r
  U0_UART_TX/U0_mux/U6/Y (AO22X1_RVT)                     0.16       1.15 r
  U0_UART_TX/U0_mux/OUT_reg/D (SDFFARX1_RVT)              0.00       1.15 r
  data arrival time                                                  1.15

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U0_UART_TX/U0_mux/OUT_reg/CLK (SDFFARX1_RVT)            0.00      99.75 r
  library setup time                                     -0.26      99.49
  data required time                                                99.49
  --------------------------------------------------------------------------
  data required time                                                99.49
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                       98.34


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_uart_fsm/current_state_reg_2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  UART_RX_test_1     8000                  saed32rvt_ss0p75v125c
  uart_rx_fsm_DATA_WIDTH8_test_1
                     8000                  saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_3_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_3_/Q (SDFFARX1_RVT)
                                                          0.40       0.40 r
  U0_UART_RX/U0_edge_bit_counter/edge_count[3] (edge_bit_counter_test_1)
                                                          0.00       0.40 r
  U0_UART_RX/U0_uart_fsm/edge_count[3] (uart_rx_fsm_DATA_WIDTH8_test_1)
                                                          0.00       0.40 r
  U0_UART_RX/U0_uart_fsm/U62/Y (XNOR2X1_RVT)              0.25       0.65 r
  U0_UART_RX/U0_uart_fsm/U61/Y (NAND4X0_RVT)              0.13       0.78 f
  U0_UART_RX/U0_uart_fsm/U60/Y (NOR2X0_RVT)               0.18       0.96 r
  U0_UART_RX/U0_uart_fsm/U30/Y (NAND3X0_RVT)              0.08       1.04 f
  U0_UART_RX/U0_uart_fsm/U29/Y (NAND2X0_RVT)              0.10       1.14 r
  U0_UART_RX/U0_uart_fsm/current_state_reg_2_/D (SDFFARX1_RVT)
                                                          0.00       1.14 r
  data arrival time                                                  1.14

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U0_UART_RX/U0_uart_fsm/current_state_reg_2_/CLK (SDFFARX1_RVT)
                                                          0.00      99.75 r
  library setup time                                     -0.27      99.48
  data required time                                                99.48
  --------------------------------------------------------------------------
  data required time                                                99.48
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                       98.34


  Startpoint: U0_UART_TX/U0_fsm/current_state_reg_1_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_Serializer/ser_count_reg_0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  uart_tx_fsm_test_1 ForQA                 saed32rvt_ss0p75v125c
  UART_TX_DATA_WIDTH8_test_1
                     8000                  saed32rvt_ss0p75v125c
  Serializer_WIDTH8_test_1
                     ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_fsm/current_state_reg_1_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_fsm/current_state_reg_1_/Q (SDFFARX1_RVT)
                                                          0.33       0.33 r
  U0_UART_TX/U0_fsm/U21/Y (AND2X1_RVT)                    0.13       0.46 r
  U0_UART_TX/U0_fsm/U20/Y (AO21X1_RVT)                    0.12       0.58 r
  U0_UART_TX/U0_fsm/U7/Y (INVX1_RVT)                      0.05       0.63 f
  U0_UART_TX/U0_fsm/U19/Y (AND2X1_RVT)                    0.11       0.74 f
  U0_UART_TX/U0_fsm/U18/Y (AND3X1_RVT)                    0.17       0.91 f
  U0_UART_TX/U0_fsm/Ser_enable (uart_tx_fsm_test_1)       0.00       0.91 f
  U0_UART_TX/U0_Serializer/Enable (Serializer_WIDTH8_test_1)
                                                          0.00       0.91 f
  U0_UART_TX/U0_Serializer/U34/Y (AND2X1_RVT)             0.13       1.04 f
  U0_UART_TX/U0_Serializer/ser_count_reg_0_/D (SDFFARX1_RVT)
                                                          0.00       1.04 f
  data arrival time                                                  1.04

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U0_UART_TX/U0_Serializer/ser_count_reg_0_/CLK (SDFFARX1_RVT)
                                                          0.00      99.75 r
  library setup time                                     -0.30      99.45
  data required time                                                99.45
  --------------------------------------------------------------------------
  data required time                                                99.45
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                       98.41


  Startpoint: U0_UART_TX/U0_fsm/current_state_reg_1_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_Serializer/ser_count_reg_1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  uart_tx_fsm_test_1 ForQA                 saed32rvt_ss0p75v125c
  UART_TX_DATA_WIDTH8_test_1
                     8000                  saed32rvt_ss0p75v125c
  Serializer_WIDTH8_test_1
                     ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_fsm/current_state_reg_1_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_fsm/current_state_reg_1_/Q (SDFFARX1_RVT)
                                                          0.33       0.33 r
  U0_UART_TX/U0_fsm/U21/Y (AND2X1_RVT)                    0.13       0.46 r
  U0_UART_TX/U0_fsm/U20/Y (AO21X1_RVT)                    0.12       0.58 r
  U0_UART_TX/U0_fsm/U7/Y (INVX1_RVT)                      0.05       0.63 f
  U0_UART_TX/U0_fsm/U19/Y (AND2X1_RVT)                    0.11       0.74 f
  U0_UART_TX/U0_fsm/U18/Y (AND3X1_RVT)                    0.17       0.91 f
  U0_UART_TX/U0_fsm/Ser_enable (uart_tx_fsm_test_1)       0.00       0.91 f
  U0_UART_TX/U0_Serializer/Enable (Serializer_WIDTH8_test_1)
                                                          0.00       0.91 f
  U0_UART_TX/U0_Serializer/U33/Y (AND2X1_RVT)             0.12       1.03 f
  U0_UART_TX/U0_Serializer/ser_count_reg_1_/D (SDFFARX1_RVT)
                                                          0.00       1.03 f
  data arrival time                                                  1.03

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U0_UART_TX/U0_Serializer/ser_count_reg_1_/CLK (SDFFARX1_RVT)
                                                          0.00      99.75 r
  library setup time                                     -0.30      99.45
  data required time                                                99.45
  --------------------------------------------------------------------------
  data required time                                                99.45
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (MET)                                                       98.42


  Startpoint: U0_UART_RX/U0_uart_fsm/current_state_reg_1_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_stp_chk/stp_err_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  uart_rx_fsm_DATA_WIDTH8_test_1
                     8000                  saed32rvt_ss0p75v125c
  UART_RX_test_1     8000                  saed32rvt_ss0p75v125c
  stp_chk_test_1     ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_uart_fsm/current_state_reg_1_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_uart_fsm/current_state_reg_1_/Q (SDFFARX1_RVT)
                                                          0.35       0.35 r
  U0_UART_RX/U0_uart_fsm/U74/Y (NAND2X0_RVT)              0.09       0.45 f
  U0_UART_RX/U0_uart_fsm/U45/Y (INVX0_RVT)                0.10       0.54 r
  U0_UART_RX/U0_uart_fsm/U44/Y (NAND2X0_RVT)              0.08       0.62 f
  U0_UART_RX/U0_uart_fsm/U43/Y (INVX0_RVT)                0.09       0.72 r
  U0_UART_RX/U0_uart_fsm/stp_chk_en (uart_rx_fsm_DATA_WIDTH8_test_1)
                                                          0.00       0.72 r
  U0_UART_RX/U0_stp_chk/Enable (stp_chk_test_1)           0.00       0.72 r
  U0_UART_RX/U0_stp_chk/U3/Y (INVX1_RVT)                  0.04       0.76 f
  U0_UART_RX/U0_stp_chk/U2/Y (OAI22X1_RVT)                0.18       0.94 r
  U0_UART_RX/U0_stp_chk/stp_err_reg/D (SDFFARX1_RVT)      0.00       0.94 r
  data arrival time                                                  0.94

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U0_UART_RX/U0_stp_chk/stp_err_reg/CLK (SDFFARX1_RVT)
                                                          0.00      99.75 r
  library setup time                                     -0.26      99.49
  data required time                                                99.49
  --------------------------------------------------------------------------
  data required time                                                99.49
  data arrival time                                                 -0.94
  --------------------------------------------------------------------------
  slack (MET)                                                       98.55


  Startpoint: U0_UART_TX/U0_fsm/current_state_reg_1_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_fsm/current_state_reg_1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  uart_tx_fsm_test_1 ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_fsm/current_state_reg_1_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_fsm/current_state_reg_1_/Q (SDFFARX1_RVT)
                                                          0.33       0.33 r
  U0_UART_TX/U0_fsm/U21/Y (AND2X1_RVT)                    0.13       0.46 r
  U0_UART_TX/U0_fsm/U20/Y (AO21X1_RVT)                    0.12       0.58 r
  U0_UART_TX/U0_fsm/U7/Y (INVX1_RVT)                      0.05       0.63 f
  U0_UART_TX/U0_fsm/U19/Y (AND2X1_RVT)                    0.11       0.74 f
  U0_UART_TX/U0_fsm/U11/Y (OA21X1_RVT)                    0.15       0.90 f
  U0_UART_TX/U0_fsm/current_state_reg_1_/D (SDFFARX1_RVT)
                                                          0.00       0.90 f
  data arrival time                                                  0.90

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U0_UART_TX/U0_fsm/current_state_reg_1_/CLK (SDFFARX1_RVT)
                                                          0.00      99.75 r
  library setup time                                     -0.30      99.45
  data required time                                                99.45
  --------------------------------------------------------------------------
  data required time                                                99.45
  data arrival time                                                 -0.90
  --------------------------------------------------------------------------
  slack (MET)                                                       98.55


  Startpoint: U0_UART_TX/U0_Serializer/ser_count_reg_0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_fsm/current_state_reg_2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  Serializer_WIDTH8_test_1
                     ForQA                 saed32rvt_ss0p75v125c
  UART_TX_DATA_WIDTH8_test_1
                     8000                  saed32rvt_ss0p75v125c
  uart_tx_fsm_test_1 ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_Serializer/ser_count_reg_0_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_Serializer/ser_count_reg_0_/Q (SDFFARX1_RVT)
                                                          0.36       0.36 r
  U0_UART_TX/U0_Serializer/U18/Y (AND3X1_RVT)             0.15       0.50 r
  U0_UART_TX/U0_Serializer/ser_done (Serializer_WIDTH8_test_1)
                                                          0.00       0.50 r
  U0_UART_TX/U0_fsm/ser_done (uart_tx_fsm_test_1)         0.00       0.50 r
  U0_UART_TX/U0_fsm/U8/Y (INVX1_RVT)                      0.06       0.56 f
  U0_UART_TX/U0_fsm/U10/Y (OA21X1_RVT)                    0.14       0.69 f
  U0_UART_TX/U0_fsm/U9/Y (NOR3X0_RVT)                     0.17       0.87 r
  U0_UART_TX/U0_fsm/current_state_reg_2_/D (SDFFARX1_RVT)
                                                          0.00       0.87 r
  data arrival time                                                  0.87

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U0_UART_TX/U0_fsm/current_state_reg_2_/CLK (SDFFARX1_RVT)
                                                          0.00      99.75 r
  library setup time                                     -0.26      99.49
  data required time                                                99.49
  --------------------------------------------------------------------------
  data required time                                                99.49
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                       98.62


  Startpoint: U0_UART_TX/U0_Serializer/ser_count_reg_0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_fsm/current_state_reg_0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  Serializer_WIDTH8_test_1
                     ForQA                 saed32rvt_ss0p75v125c
  UART_TX_DATA_WIDTH8_test_1
                     8000                  saed32rvt_ss0p75v125c
  uart_tx_fsm_test_1 ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_Serializer/ser_count_reg_0_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_Serializer/ser_count_reg_0_/Q (SDFFARX1_RVT)
                                                          0.36       0.36 r
  U0_UART_TX/U0_Serializer/U18/Y (AND3X1_RVT)             0.15       0.50 r
  U0_UART_TX/U0_Serializer/ser_done (Serializer_WIDTH8_test_1)
                                                          0.00       0.50 r
  U0_UART_TX/U0_fsm/ser_done (uart_tx_fsm_test_1)         0.00       0.50 r
  U0_UART_TX/U0_fsm/U8/Y (INVX1_RVT)                      0.06       0.56 f
  U0_UART_TX/U0_fsm/U13/Y (AO22X1_RVT)                    0.16       0.71 f
  U0_UART_TX/U0_fsm/U12/Y (AND2X1_RVT)                    0.10       0.81 f
  U0_UART_TX/U0_fsm/current_state_reg_0_/D (SDFFARX1_RVT)
                                                          0.00       0.81 f
  data arrival time                                                  0.81

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U0_UART_TX/U0_fsm/current_state_reg_0_/CLK (SDFFARX1_RVT)
                                                          0.00      99.75 r
  library setup time                                     -0.30      99.45
  data required time                                                99.45
  --------------------------------------------------------------------------
  data required time                                                99.45
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                       98.64


  Startpoint: U0_UART_RX/U0_uart_fsm/current_state_reg_2_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_strt_chk/strt_glitch_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  uart_rx_fsm_DATA_WIDTH8_test_1
                     8000                  saed32rvt_ss0p75v125c
  UART_RX_test_1     8000                  saed32rvt_ss0p75v125c
  strt_chk_test_1    ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_uart_fsm/current_state_reg_2_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_uart_fsm/current_state_reg_2_/Q (SDFFARX1_RVT)
                                                          0.34       0.34 r
  U0_UART_RX/U0_uart_fsm/U79/Y (AO21X1_RVT)               0.11       0.45 r
  U0_UART_RX/U0_uart_fsm/U55/Y (OR2X1_RVT)                0.11       0.56 r
  U0_UART_RX/U0_uart_fsm/U27/Y (INVX0_RVT)                0.05       0.61 f
  U0_UART_RX/U0_uart_fsm/strt_chk_en (uart_rx_fsm_DATA_WIDTH8_test_1)
                                                          0.00       0.61 f
  U0_UART_RX/U0_strt_chk/Enable (strt_chk_test_1)         0.00       0.61 f
  U0_UART_RX/U0_strt_chk/U2/Y (AO22X1_RVT)                0.15       0.76 f
  U0_UART_RX/U0_strt_chk/strt_glitch_reg/D (SDFFARX1_RVT)
                                                          0.00       0.76 f
  data arrival time                                                  0.76

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U0_UART_RX/U0_strt_chk/strt_glitch_reg/CLK (SDFFARX1_RVT)
                                                          0.00      99.75 r
  library setup time                                     -0.30      99.45
  data required time                                                99.45
  --------------------------------------------------------------------------
  data required time                                                99.45
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                       98.69


  Startpoint: U0_UART_RX/U0_uart_fsm/current_state_reg_2_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_data_sampling/sampled_bit_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  uart_rx_fsm_DATA_WIDTH8_test_1
                     8000                  saed32rvt_ss0p75v125c
  UART_RX_test_1     8000                  saed32rvt_ss0p75v125c
  data_sampling_test_1
                     8000                  saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_uart_fsm/current_state_reg_2_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_uart_fsm/current_state_reg_2_/Q (SDFFARX1_RVT)
                                                          0.34       0.34 r
  U0_UART_RX/U0_uart_fsm/U79/Y (AO21X1_RVT)               0.11       0.45 r
  U0_UART_RX/U0_uart_fsm/U78/Y (NAND2X0_RVT)              0.13       0.58 f
  U0_UART_RX/U0_uart_fsm/dat_samp_en (uart_rx_fsm_DATA_WIDTH8_test_1)
                                                          0.00       0.58 f
  U0_UART_RX/U0_data_sampling/Enable (data_sampling_test_1)
                                                          0.00       0.58 f
  U0_UART_RX/U0_data_sampling/U62/Y (AND2X1_RVT)          0.15       0.73 f
  U0_UART_RX/U0_data_sampling/sampled_bit_reg/D (SDFFARX1_RVT)
                                                          0.00       0.73 f
  data arrival time                                                  0.73

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U0_UART_RX/U0_data_sampling/sampled_bit_reg/CLK (SDFFARX1_RVT)
                                                          0.00      99.75 r
  library setup time                                     -0.30      99.45
  data required time                                                99.45
  --------------------------------------------------------------------------
  data required time                                                99.45
  data arrival time                                                 -0.73
  --------------------------------------------------------------------------
  slack (MET)                                                       98.72


  Startpoint: U0_UART_TX/U0_fsm/current_state_reg_1_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_fsm/busy_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  uart_tx_fsm_test_1 ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_fsm/current_state_reg_1_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_fsm/current_state_reg_1_/Q (SDFFARX1_RVT)
                                                          0.29       0.29 f
  U0_UART_TX/U0_fsm/U21/Y (AND2X1_RVT)                    0.13       0.43 f
  U0_UART_TX/U0_fsm/U17/Y (AO21X1_RVT)                    0.11       0.53 f
  U0_UART_TX/U0_fsm/busy_reg/D (SDFFARX1_RVT)             0.00       0.53 f
  data arrival time                                                  0.53

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U0_UART_TX/U0_fsm/busy_reg/CLK (SDFFARX1_RVT)           0.00      99.75 r
  library setup time                                     -0.30      99.45
  data required time                                                99.45
  --------------------------------------------------------------------------
  data required time                                                99.45
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                       98.92


  Startpoint: U0_UART_RX/U0_stp_chk/stp_err_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_strt_chk/strt_glitch_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_stp_chk/stp_err_reg/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_stp_chk/stp_err_reg/Q (SDFFARX1_RVT)      0.35       0.35 r
  U0_UART_RX/U0_stp_chk/stp_err (stp_chk_test_1)          0.00       0.35 r
  U0_UART_RX/U0_strt_chk/test_si (strt_chk_test_1)        0.00       0.35 r
  U0_UART_RX/U0_strt_chk/strt_glitch_reg/SI (SDFFARX1_RVT)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U0_UART_RX/U0_strt_chk/strt_glitch_reg/CLK (SDFFARX1_RVT)
                                                          0.00      99.75 r
  library setup time                                     -0.28      99.47
  data required time                                                99.47
  --------------------------------------------------------------------------
  data required time                                                99.47
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                       99.12


  Startpoint: U0_UART_RX/U0_uart_fsm/current_state_reg_0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_uart_fsm/current_state_reg_1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  uart_rx_fsm_DATA_WIDTH8_test_1
                     8000                  saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_uart_fsm/current_state_reg_0_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_uart_fsm/current_state_reg_0_/Q (SDFFARX1_RVT)
                                                          0.35       0.35 r
  U0_UART_RX/U0_uart_fsm/current_state_reg_1_/SI (SDFFARX1_RVT)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U0_UART_RX/U0_uart_fsm/current_state_reg_1_/CLK (SDFFARX1_RVT)
                                                          0.00      99.75 r
  library setup time                                     -0.28      99.47
  data required time                                                99.47
  --------------------------------------------------------------------------
  data required time                                                99.47
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                       99.13


  Startpoint: U0_UART_TX/U0_fsm/current_state_reg_2_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  UART_TX_DATA_WIDTH8_test_1
                     8000                  saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_fsm/current_state_reg_2_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_fsm/current_state_reg_2_/Q (SDFFARX1_RVT)
                                                          0.34       0.34 r
  U0_UART_TX/U0_fsm/test_so (uart_tx_fsm_test_1)          0.00       0.34 r
  U0_UART_TX/U0_parity_calc/test_si (parity_calc_WIDTH8_test_1)
                                                          0.00       0.34 r
  U0_UART_TX/U0_parity_calc/DATA_V_reg_0_/SI (SDFFARX1_RVT)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U0_UART_TX/U0_parity_calc/DATA_V_reg_0_/CLK (SDFFARX1_RVT)
                                                          0.00      99.75 r
  library setup time                                     -0.28      99.47
  data required time                                                99.47
  --------------------------------------------------------------------------
  data required time                                                99.47
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                       99.13


  Startpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_6_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_7_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  parity_calc_WIDTH8_test_1
                     ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_parity_calc/DATA_V_reg_6_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_parity_calc/DATA_V_reg_6_/Q (SDFFARX1_RVT)
                                                          0.34       0.34 r
  U0_UART_TX/U0_parity_calc/DATA_V_reg_7_/SI (SDFFARX1_RVT)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U0_UART_TX/U0_parity_calc/DATA_V_reg_7_/CLK (SDFFARX1_RVT)
                                                          0.00      99.75 r
  library setup time                                     -0.27      99.48
  data required time                                                99.48
  --------------------------------------------------------------------------
  data required time                                                99.48
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                       99.14


  Startpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_5_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_6_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  parity_calc_WIDTH8_test_1
                     ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_parity_calc/DATA_V_reg_5_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_parity_calc/DATA_V_reg_5_/Q (SDFFARX1_RVT)
                                                          0.34       0.34 r
  U0_UART_TX/U0_parity_calc/DATA_V_reg_6_/SI (SDFFARX1_RVT)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U0_UART_TX/U0_parity_calc/DATA_V_reg_6_/CLK (SDFFARX1_RVT)
                                                          0.00      99.75 r
  library setup time                                     -0.27      99.48
  data required time                                                99.48
  --------------------------------------------------------------------------
  data required time                                                99.48
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                       99.14


  Startpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_4_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_5_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  parity_calc_WIDTH8_test_1
                     ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_parity_calc/DATA_V_reg_4_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_parity_calc/DATA_V_reg_4_/Q (SDFFARX1_RVT)
                                                          0.34       0.34 r
  U0_UART_TX/U0_parity_calc/DATA_V_reg_5_/SI (SDFFARX1_RVT)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U0_UART_TX/U0_parity_calc/DATA_V_reg_5_/CLK (SDFFARX1_RVT)
                                                          0.00      99.75 r
  library setup time                                     -0.27      99.48
  data required time                                                99.48
  --------------------------------------------------------------------------
  data required time                                                99.48
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                       99.14


  Startpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_2_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  parity_calc_WIDTH8_test_1
                     ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_parity_calc/DATA_V_reg_2_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_parity_calc/DATA_V_reg_2_/Q (SDFFARX1_RVT)
                                                          0.34       0.34 r
  U0_UART_TX/U0_parity_calc/DATA_V_reg_3_/SI (SDFFARX1_RVT)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U0_UART_TX/U0_parity_calc/DATA_V_reg_3_/CLK (SDFFARX1_RVT)
                                                          0.00      99.75 r
  library setup time                                     -0.27      99.48
  data required time                                                99.48
  --------------------------------------------------------------------------
  data required time                                                99.48
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                       99.14


  Startpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  parity_calc_WIDTH8_test_1
                     ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_parity_calc/DATA_V_reg_0_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_parity_calc/DATA_V_reg_0_/Q (SDFFARX1_RVT)
                                                          0.34       0.34 r
  U0_UART_TX/U0_parity_calc/DATA_V_reg_1_/SI (SDFFARX1_RVT)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U0_UART_TX/U0_parity_calc/DATA_V_reg_1_/CLK (SDFFARX1_RVT)
                                                          0.00      99.75 r
  library setup time                                     -0.27      99.48
  data required time                                                99.48
  --------------------------------------------------------------------------
  data required time                                                99.48
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                       99.14


  Startpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_7_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/parity_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  parity_calc_WIDTH8_test_1
                     ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_parity_calc/DATA_V_reg_7_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_parity_calc/DATA_V_reg_7_/Q (SDFFARX1_RVT)
                                                          0.34       0.34 r
  U0_UART_TX/U0_parity_calc/parity_reg/SI (SDFFARX1_RVT)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U0_UART_TX/U0_parity_calc/parity_reg/CLK (SDFFARX1_RVT)
                                                          0.00      99.75 r
  library setup time                                     -0.27      99.48
  data required time                                                99.48
  --------------------------------------------------------------------------
  data required time                                                99.48
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                       99.14


  Startpoint: U0_UART_TX/U0_fsm/current_state_reg_1_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_fsm/current_state_reg_2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  uart_tx_fsm_test_1 ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_fsm/current_state_reg_1_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_fsm/current_state_reg_1_/QN (SDFFARX1_RVT)
                                                          0.23       0.23 f
  U0_UART_TX/U0_fsm/current_state_reg_2_/SI (SDFFARX1_RVT)
                                                          0.00       0.23 f
  data arrival time                                                  0.23

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U0_UART_TX/U0_fsm/current_state_reg_2_/CLK (SDFFARX1_RVT)
                                                          0.00      99.75 r
  library setup time                                     -0.32      99.43
  data required time                                                99.43
  --------------------------------------------------------------------------
  data required time                                                99.43
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                       99.20


  Startpoint: U0_UART_TX/U0_Serializer/ser_count_reg_1_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_Serializer/ser_count_reg_2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  Serializer_WIDTH8_test_1
                     ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_Serializer/ser_count_reg_1_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_Serializer/ser_count_reg_1_/QN (SDFFARX1_RVT)
                                                          0.23       0.23 f
  U0_UART_TX/U0_Serializer/ser_count_reg_2_/SI (SDFFARX1_RVT)
                                                          0.00       0.23 f
  data arrival time                                                  0.23

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U0_UART_TX/U0_Serializer/ser_count_reg_2_/CLK (SDFFARX1_RVT)
                                                          0.00      99.75 r
  library setup time                                     -0.32      99.43
  data required time                                                99.43
  --------------------------------------------------------------------------
  data required time                                                99.43
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                       99.20


  Startpoint: U0_UART_TX/U0_fsm/current_state_reg_0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_fsm/current_state_reg_1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  uart_tx_fsm_test_1 ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_fsm/current_state_reg_0_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_fsm/current_state_reg_0_/QN (SDFFARX1_RVT)
                                                          0.22       0.22 f
  U0_UART_TX/U0_fsm/current_state_reg_1_/SI (SDFFARX1_RVT)
                                                          0.00       0.22 f
  data arrival time                                                  0.22

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U0_UART_TX/U0_fsm/current_state_reg_1_/CLK (SDFFARX1_RVT)
                                                          0.00      99.75 r
  library setup time                                     -0.32      99.43
  data required time                                                99.43
  --------------------------------------------------------------------------
  data required time                                                99.43
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (MET)                                                       99.21


  Startpoint: U0_UART_RX/U0_edge_bit_counter/bit_count_reg_1_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/bit_count_reg_2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  edge_bit_counter_test_1
                     8000                  saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_1_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_1_/QN (SDFFARX1_RVT)
                                                          0.22       0.22 f
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_2_/SI (SDFFARX1_RVT)
                                                          0.00       0.22 f
  data arrival time                                                  0.22

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_2_/CLK (SDFFARX1_RVT)
                                                          0.00      99.75 r
  library setup time                                     -0.32      99.43
  data required time                                                99.43
  --------------------------------------------------------------------------
  data required time                                                99.43
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (MET)                                                       99.22


  Startpoint: U0_UART_RX/U0_uart_fsm/current_state_reg_2_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_uart_fsm/current_state_reg_2_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_uart_fsm/current_state_reg_2_/QN (SDFFARX1_RVT)
                                                          0.21       0.21 f
  U0_UART_RX/U0_uart_fsm/test_so (uart_rx_fsm_DATA_WIDTH8_test_1)
                                                          0.00       0.21 f
  U0_UART_RX/test_so (UART_RX_test_1)                     0.00       0.21 f
  U0_UART_TX/test_si (UART_TX_DATA_WIDTH8_test_1)         0.00       0.21 f
  U0_UART_TX/U0_Serializer/test_si (Serializer_WIDTH8_test_1)
                                                          0.00       0.21 f
  U0_UART_TX/U0_Serializer/DATA_V_reg_0_/SI (SDFFARX1_RVT)
                                                          0.00       0.21 f
  data arrival time                                                  0.21

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U0_UART_TX/U0_Serializer/DATA_V_reg_0_/CLK (SDFFARX1_RVT)
                                                          0.00      99.75 r
  library setup time                                     -0.31      99.44
  data required time                                                99.44
  --------------------------------------------------------------------------
  data required time                                                99.44
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                       99.22


  Startpoint: U0_UART_TX/U0_Serializer/ser_count_reg_0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_Serializer/ser_count_reg_1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  Serializer_WIDTH8_test_1
                     ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_Serializer/ser_count_reg_0_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_Serializer/ser_count_reg_0_/QN (SDFFARX1_RVT)
                                                          0.21       0.21 f
  U0_UART_TX/U0_Serializer/ser_count_reg_1_/SI (SDFFARX1_RVT)
                                                          0.00       0.21 f
  data arrival time                                                  0.21

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U0_UART_TX/U0_Serializer/ser_count_reg_1_/CLK (SDFFARX1_RVT)
                                                          0.00      99.75 r
  library setup time                                     -0.31      99.44
  data required time                                                99.44
  --------------------------------------------------------------------------
  data required time                                                99.44
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                       99.23


  Startpoint: U0_UART_RX/U0_edge_bit_counter/bit_count_reg_3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  edge_bit_counter_test_1
                     8000                  saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_3_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_3_/QN (SDFFARX1_RVT)
                                                          0.21       0.21 f
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_0_/SI (SDFFARX1_RVT)
                                                          0.00       0.21 f
  data arrival time                                                  0.21

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_0_/CLK (SDFFARX1_RVT)
                                                          0.00      99.75 r
  library setup time                                     -0.31      99.44
  data required time                                                99.44
  --------------------------------------------------------------------------
  data required time                                                99.44
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                       99.23


  Startpoint: U0_UART_RX/U0_edge_bit_counter/bit_count_reg_0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/bit_count_reg_1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  edge_bit_counter_test_1
                     8000                  saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_0_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_0_/QN (SDFFARX1_RVT)
                                                          0.20       0.20 f
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_1_/SI (SDFFARX1_RVT)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_1_/CLK (SDFFARX1_RVT)
                                                          0.00      99.75 r
  library setup time                                     -0.31      99.44
  data required time                                                99.44
  --------------------------------------------------------------------------
  data required time                                                99.44
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                       99.23


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  edge_bit_counter_test_1
                     8000                  saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_0_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_0_/QN (SDFFARX1_RVT)
                                                          0.20       0.20 f
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_1_/SI (SDFFARX1_RVT)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_1_/CLK (SDFFARX1_RVT)
                                                          0.00      99.75 r
  library setup time                                     -0.31      99.44
  data required time                                                99.44
  --------------------------------------------------------------------------
  data required time                                                99.44
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                       99.24


  Startpoint: U0_UART_RX/U0_data_sampling/Samples_reg_0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_data_sampling/Samples_reg_1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  data_sampling_test_1
                     8000                  saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_data_sampling/Samples_reg_0_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_data_sampling/Samples_reg_0_/QN (SDFFARX1_RVT)
                                                          0.20       0.20 f
  U0_UART_RX/U0_data_sampling/Samples_reg_1_/SI (SDFFARX1_RVT)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U0_UART_RX/U0_data_sampling/Samples_reg_1_/CLK (SDFFARX1_RVT)
                                                          0.00      99.75 r
  library setup time                                     -0.31      99.44
  data required time                                                99.44
  --------------------------------------------------------------------------
  data required time                                                99.44
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                       99.25


  Startpoint: U0_UART_RX/U0_uart_fsm/current_state_reg_1_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_uart_fsm/current_state_reg_2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  uart_rx_fsm_DATA_WIDTH8_test_1
                     8000                  saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_uart_fsm/current_state_reg_1_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_uart_fsm/current_state_reg_1_/QN (SDFFARX1_RVT)
                                                          0.20       0.20 f
  U0_UART_RX/U0_uart_fsm/current_state_reg_2_/SI (SDFFARX1_RVT)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U0_UART_RX/U0_uart_fsm/current_state_reg_2_/CLK (SDFFARX1_RVT)
                                                          0.00      99.75 r
  library setup time                                     -0.31      99.44
  data required time                                                99.44
  --------------------------------------------------------------------------
  data required time                                                99.44
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                       99.25


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_1_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  edge_bit_counter_test_1
                     8000                  saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_1_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_1_/QN (SDFFARX1_RVT)
                                                          0.20       0.20 f
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_2_/SI (SDFFARX1_RVT)
                                                          0.00       0.20 f
  data arrival time                                                  0.20

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_2_/CLK (SDFFARX1_RVT)
                                                          0.00      99.75 r
  library setup time                                     -0.31      99.44
  data required time                                                99.44
  --------------------------------------------------------------------------
  data required time                                                99.44
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                       99.25


  Startpoint: U0_UART_RX/U0_data_sampling/Samples_reg_1_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_data_sampling/Samples_reg_2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  data_sampling_test_1
                     8000                  saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_data_sampling/Samples_reg_1_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_data_sampling/Samples_reg_1_/QN (SDFFARX1_RVT)
                                                          0.19       0.19 f
  U0_UART_RX/U0_data_sampling/Samples_reg_2_/SI (SDFFARX1_RVT)
                                                          0.00       0.19 f
  data arrival time                                                  0.19

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U0_UART_RX/U0_data_sampling/Samples_reg_2_/CLK (SDFFARX1_RVT)
                                                          0.00      99.75 r
  library setup time                                     -0.31      99.44
  data required time                                                99.44
  --------------------------------------------------------------------------
  data required time                                                99.44
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                       99.25


  Startpoint: U0_UART_TX/U0_Serializer/ser_count_reg_2_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_fsm/busy_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  UART_TX_DATA_WIDTH8_test_1
                     8000                  saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_Serializer/ser_count_reg_2_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_Serializer/ser_count_reg_2_/QN (SDFFARX1_RVT)
                                                          0.19       0.19 f
  U0_UART_TX/U0_Serializer/test_so (Serializer_WIDTH8_test_1)
                                                          0.00       0.19 f
  U0_UART_TX/U0_fsm/test_si (uart_tx_fsm_test_1)          0.00       0.19 f
  U0_UART_TX/U0_fsm/busy_reg/SI (SDFFARX1_RVT)            0.00       0.19 f
  data arrival time                                                  0.19

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U0_UART_TX/U0_fsm/busy_reg/CLK (SDFFARX1_RVT)           0.00      99.75 r
  library setup time                                     -0.31      99.44
  data required time                                                99.44
  --------------------------------------------------------------------------
  data required time                                                99.44
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                       99.25


  Startpoint: U0_UART_TX/U0_fsm/busy_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_fsm/current_state_reg_0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  uart_tx_fsm_test_1 ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_fsm/busy_reg/CLK (SDFFARX1_RVT)           0.00       0.00 r
  U0_UART_TX/U0_fsm/busy_reg/QN (SDFFARX1_RVT)            0.19       0.19 f
  U0_UART_TX/U0_fsm/current_state_reg_0_/SI (SDFFARX1_RVT)
                                                          0.00       0.19 f
  data arrival time                                                  0.19

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U0_UART_TX/U0_fsm/current_state_reg_0_/CLK (SDFFARX1_RVT)
                                                          0.00      99.75 r
  library setup time                                     -0.31      99.44
  data required time                                                99.44
  --------------------------------------------------------------------------
  data required time                                                99.44
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                       99.25


  Startpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_6_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_7_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  Serializer_WIDTH8_test_1
                     ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_Serializer/DATA_V_reg_6_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_Serializer/DATA_V_reg_6_/QN (SDFFARX1_RVT)
                                                          0.19       0.19 f
  U0_UART_TX/U0_Serializer/DATA_V_reg_7_/SI (SDFFARX1_RVT)
                                                          0.00       0.19 f
  data arrival time                                                  0.19

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U0_UART_TX/U0_Serializer/DATA_V_reg_7_/CLK (SDFFARX1_RVT)
                                                          0.00      99.75 r
  library setup time                                     -0.31      99.44
  data required time                                                99.44
  --------------------------------------------------------------------------
  data required time                                                99.44
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                       99.25


  Startpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_5_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_6_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  Serializer_WIDTH8_test_1
                     ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_Serializer/DATA_V_reg_5_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_Serializer/DATA_V_reg_5_/QN (SDFFARX1_RVT)
                                                          0.19       0.19 f
  U0_UART_TX/U0_Serializer/DATA_V_reg_6_/SI (SDFFARX1_RVT)
                                                          0.00       0.19 f
  data arrival time                                                  0.19

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U0_UART_TX/U0_Serializer/DATA_V_reg_6_/CLK (SDFFARX1_RVT)
                                                          0.00      99.75 r
  library setup time                                     -0.31      99.44
  data required time                                                99.44
  --------------------------------------------------------------------------
  data required time                                                99.44
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                       99.25


  Startpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_4_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_5_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  Serializer_WIDTH8_test_1
                     ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_Serializer/DATA_V_reg_4_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_Serializer/DATA_V_reg_4_/QN (SDFFARX1_RVT)
                                                          0.19       0.19 f
  U0_UART_TX/U0_Serializer/DATA_V_reg_5_/SI (SDFFARX1_RVT)
                                                          0.00       0.19 f
  data arrival time                                                  0.19

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U0_UART_TX/U0_Serializer/DATA_V_reg_5_/CLK (SDFFARX1_RVT)
                                                          0.00      99.75 r
  library setup time                                     -0.31      99.44
  data required time                                                99.44
  --------------------------------------------------------------------------
  data required time                                                99.44
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                       99.25


  Startpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_4_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  Serializer_WIDTH8_test_1
                     ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_Serializer/DATA_V_reg_3_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_Serializer/DATA_V_reg_3_/QN (SDFFARX1_RVT)
                                                          0.19       0.19 f
  U0_UART_TX/U0_Serializer/DATA_V_reg_4_/SI (SDFFARX1_RVT)
                                                          0.00       0.19 f
  data arrival time                                                  0.19

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U0_UART_TX/U0_Serializer/DATA_V_reg_4_/CLK (SDFFARX1_RVT)
                                                          0.00      99.75 r
  library setup time                                     -0.31      99.44
  data required time                                                99.44
  --------------------------------------------------------------------------
  data required time                                                99.44
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                       99.25


  Startpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_2_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  Serializer_WIDTH8_test_1
                     ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_Serializer/DATA_V_reg_2_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_Serializer/DATA_V_reg_2_/QN (SDFFARX1_RVT)
                                                          0.19       0.19 f
  U0_UART_TX/U0_Serializer/DATA_V_reg_3_/SI (SDFFARX1_RVT)
                                                          0.00       0.19 f
  data arrival time                                                  0.19

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U0_UART_TX/U0_Serializer/DATA_V_reg_3_/CLK (SDFFARX1_RVT)
                                                          0.00      99.75 r
  library setup time                                     -0.31      99.44
  data required time                                                99.44
  --------------------------------------------------------------------------
  data required time                                                99.44
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                       99.25


  Startpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_1_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  Serializer_WIDTH8_test_1
                     ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_Serializer/DATA_V_reg_1_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_Serializer/DATA_V_reg_1_/QN (SDFFARX1_RVT)
                                                          0.19       0.19 f
  U0_UART_TX/U0_Serializer/DATA_V_reg_2_/SI (SDFFARX1_RVT)
                                                          0.00       0.19 f
  data arrival time                                                  0.19

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U0_UART_TX/U0_Serializer/DATA_V_reg_2_/CLK (SDFFARX1_RVT)
                                                          0.00      99.75 r
  library setup time                                     -0.31      99.44
  data required time                                                99.44
  --------------------------------------------------------------------------
  data required time                                                99.44
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                       99.25


  Startpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  Serializer_WIDTH8_test_1
                     ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_Serializer/DATA_V_reg_0_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_Serializer/DATA_V_reg_0_/QN (SDFFARX1_RVT)
                                                          0.19       0.19 f
  U0_UART_TX/U0_Serializer/DATA_V_reg_1_/SI (SDFFARX1_RVT)
                                                          0.00       0.19 f
  data arrival time                                                  0.19

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U0_UART_TX/U0_Serializer/DATA_V_reg_1_/CLK (SDFFARX1_RVT)
                                                          0.00      99.75 r
  library setup time                                     -0.31      99.44
  data required time                                                99.44
  --------------------------------------------------------------------------
  data required time                                                99.44
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                       99.25


  Startpoint: U0_UART_TX/U0_Serializer/DATA_V_reg_7_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_Serializer/ser_count_reg_0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  Serializer_WIDTH8_test_1
                     ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_Serializer/DATA_V_reg_7_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_Serializer/DATA_V_reg_7_/QN (SDFFARX1_RVT)
                                                          0.19       0.19 f
  U0_UART_TX/U0_Serializer/ser_count_reg_0_/SI (SDFFARX1_RVT)
                                                          0.00       0.19 f
  data arrival time                                                  0.19

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U0_UART_TX/U0_Serializer/ser_count_reg_0_/CLK (SDFFARX1_RVT)
                                                          0.00      99.75 r
  library setup time                                     -0.31      99.44
  data required time                                                99.44
  --------------------------------------------------------------------------
  data required time                                                99.44
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                       99.25


  Startpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_4_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  parity_calc_WIDTH8_test_1
                     ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_parity_calc/DATA_V_reg_3_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_parity_calc/DATA_V_reg_3_/QN (SDFFARX1_RVT)
                                                          0.19       0.19 f
  U0_UART_TX/U0_parity_calc/DATA_V_reg_4_/SI (SDFFARX1_RVT)
                                                          0.00       0.19 f
  data arrival time                                                  0.19

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U0_UART_TX/U0_parity_calc/DATA_V_reg_4_/CLK (SDFFARX1_RVT)
                                                          0.00      99.75 r
  library setup time                                     -0.31      99.44
  data required time                                                99.44
  --------------------------------------------------------------------------
  data required time                                                99.44
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                       99.25


  Startpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_1_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_TX/U0_parity_calc/DATA_V_reg_2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  parity_calc_WIDTH8_test_1
                     ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_TX/U0_parity_calc/DATA_V_reg_1_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_TX/U0_parity_calc/DATA_V_reg_1_/QN (SDFFARX1_RVT)
                                                          0.19       0.19 f
  U0_UART_TX/U0_parity_calc/DATA_V_reg_2_/SI (SDFFARX1_RVT)
                                                          0.00       0.19 f
  data arrival time                                                  0.19

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U0_UART_TX/U0_parity_calc/DATA_V_reg_2_/CLK (SDFFARX1_RVT)
                                                          0.00      99.75 r
  library setup time                                     -0.31      99.44
  data required time                                                99.44
  --------------------------------------------------------------------------
  data required time                                                99.44
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                       99.25


  Startpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_6_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_7_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  deserializer_DATA_WIDTH8_test_1
                     ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/P_DATA_reg_6_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/P_DATA_reg_6_/QN (SDFFARX1_RVT)
                                                          0.19       0.19 f
  U0_UART_RX/U0_deserializer/P_DATA_reg_7_/SI (SDFFARX1_RVT)
                                                          0.00       0.19 f
  data arrival time                                                  0.19

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U0_UART_RX/U0_deserializer/P_DATA_reg_7_/CLK (SDFFARX1_RVT)
                                                          0.00      99.75 r
  library setup time                                     -0.31      99.44
  data required time                                                99.44
  --------------------------------------------------------------------------
  data required time                                                99.44
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                       99.25


  Startpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_5_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_6_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  deserializer_DATA_WIDTH8_test_1
                     ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/P_DATA_reg_5_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/P_DATA_reg_5_/QN (SDFFARX1_RVT)
                                                          0.19       0.19 f
  U0_UART_RX/U0_deserializer/P_DATA_reg_6_/SI (SDFFARX1_RVT)
                                                          0.00       0.19 f
  data arrival time                                                  0.19

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U0_UART_RX/U0_deserializer/P_DATA_reg_6_/CLK (SDFFARX1_RVT)
                                                          0.00      99.75 r
  library setup time                                     -0.31      99.44
  data required time                                                99.44
  --------------------------------------------------------------------------
  data required time                                                99.44
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                       99.25


  Startpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_4_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_5_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  deserializer_DATA_WIDTH8_test_1
                     ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/P_DATA_reg_4_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/P_DATA_reg_4_/QN (SDFFARX1_RVT)
                                                          0.19       0.19 f
  U0_UART_RX/U0_deserializer/P_DATA_reg_5_/SI (SDFFARX1_RVT)
                                                          0.00       0.19 f
  data arrival time                                                  0.19

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U0_UART_RX/U0_deserializer/P_DATA_reg_5_/CLK (SDFFARX1_RVT)
                                                          0.00      99.75 r
  library setup time                                     -0.31      99.44
  data required time                                                99.44
  --------------------------------------------------------------------------
  data required time                                                99.44
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                       99.25


  Startpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_4_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  deserializer_DATA_WIDTH8_test_1
                     ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/P_DATA_reg_3_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/P_DATA_reg_3_/QN (SDFFARX1_RVT)
                                                          0.19       0.19 f
  U0_UART_RX/U0_deserializer/P_DATA_reg_4_/SI (SDFFARX1_RVT)
                                                          0.00       0.19 f
  data arrival time                                                  0.19

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U0_UART_RX/U0_deserializer/P_DATA_reg_4_/CLK (SDFFARX1_RVT)
                                                          0.00      99.75 r
  library setup time                                     -0.31      99.44
  data required time                                                99.44
  --------------------------------------------------------------------------
  data required time                                                99.44
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                       99.25


  Startpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_2_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  deserializer_DATA_WIDTH8_test_1
                     ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/P_DATA_reg_2_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/P_DATA_reg_2_/QN (SDFFARX1_RVT)
                                                          0.19       0.19 f
  U0_UART_RX/U0_deserializer/P_DATA_reg_3_/SI (SDFFARX1_RVT)
                                                          0.00       0.19 f
  data arrival time                                                  0.19

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U0_UART_RX/U0_deserializer/P_DATA_reg_3_/CLK (SDFFARX1_RVT)
                                                          0.00      99.75 r
  library setup time                                     -0.31      99.44
  data required time                                                99.44
  --------------------------------------------------------------------------
  data required time                                                99.44
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                       99.25


  Startpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_1_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  deserializer_DATA_WIDTH8_test_1
                     ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/P_DATA_reg_1_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/P_DATA_reg_1_/QN (SDFFARX1_RVT)
                                                          0.19       0.19 f
  U0_UART_RX/U0_deserializer/P_DATA_reg_2_/SI (SDFFARX1_RVT)
                                                          0.00       0.19 f
  data arrival time                                                  0.19

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U0_UART_RX/U0_deserializer/P_DATA_reg_2_/CLK (SDFFARX1_RVT)
                                                          0.00      99.75 r
  library setup time                                     -0.31      99.44
  data required time                                                99.44
  --------------------------------------------------------------------------
  data required time                                                99.44
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                       99.25


  Startpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  deserializer_DATA_WIDTH8_test_1
                     ForQA                 saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/P_DATA_reg_0_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/P_DATA_reg_0_/QN (SDFFARX1_RVT)
                                                          0.19       0.19 f
  U0_UART_RX/U0_deserializer/P_DATA_reg_1_/SI (SDFFARX1_RVT)
                                                          0.00       0.19 f
  data arrival time                                                  0.19

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U0_UART_RX/U0_deserializer/P_DATA_reg_1_/CLK (SDFFARX1_RVT)
                                                          0.00      99.75 r
  library setup time                                     -0.31      99.44
  data required time                                                99.44
  --------------------------------------------------------------------------
  data required time                                                99.44
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                       99.25


  Startpoint: U0_UART_RX/U0_data_sampling/Samples_reg_2_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_data_sampling/sampled_bit_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  data_sampling_test_1
                     8000                  saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_data_sampling/Samples_reg_2_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_data_sampling/Samples_reg_2_/QN (SDFFARX1_RVT)
                                                          0.18       0.18 f
  U0_UART_RX/U0_data_sampling/sampled_bit_reg/SI (SDFFARX1_RVT)
                                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U0_UART_RX/U0_data_sampling/sampled_bit_reg/CLK (SDFFARX1_RVT)
                                                          0.00      99.75 r
  library setup time                                     -0.31      99.44
  data required time                                                99.44
  --------------------------------------------------------------------------
  data required time                                                99.44
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                       99.26


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_2_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  edge_bit_counter_test_1
                     8000                  saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_2_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_2_/QN (SDFFARX1_RVT)
                                                          0.18       0.18 f
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_3_/SI (SDFFARX1_RVT)
                                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_3_/CLK (SDFFARX1_RVT)
                                                          0.00      99.75 r
  library setup time                                     -0.31      99.44
  data required time                                                99.44
  --------------------------------------------------------------------------
  data required time                                                99.44
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                       99.26


  Startpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  edge_bit_counter_test_1
                     8000                  saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_3_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_3_/QN (SDFFARX1_RVT)
                                                          0.18       0.18 f
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/SI (SDFFARX1_RVT)
                                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U0_UART_RX/U0_edge_bit_counter/edge_count_reg_4_/CLK (SDFFARX1_RVT)
                                                          0.00      99.75 r
  library setup time                                     -0.31      99.44
  data required time                                                99.44
  --------------------------------------------------------------------------
  data required time                                                99.44
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                       99.26


  Startpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_7_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/bit_count_reg_0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  UART_RX_test_1     8000                  saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_deserializer/P_DATA_reg_7_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_deserializer/P_DATA_reg_7_/QN (SDFFARX1_RVT)
                                                          0.18       0.18 f
  U0_UART_RX/U0_deserializer/test_so (deserializer_DATA_WIDTH8_test_1)
                                                          0.00       0.18 f
  U0_UART_RX/U0_edge_bit_counter/test_si (edge_bit_counter_test_1)
                                                          0.00       0.18 f
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_0_/SI (SDFFARX1_RVT)
                                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_0_/CLK (SDFFARX1_RVT)
                                                          0.00      99.75 r
  library setup time                                     -0.31      99.44
  data required time                                                99.44
  --------------------------------------------------------------------------
  data required time                                                99.44
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                       99.26


  Startpoint: U0_UART_RX/U0_edge_bit_counter/bit_count_reg_2_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_edge_bit_counter/bit_count_reg_3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  edge_bit_counter_test_1
                     8000                  saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_2_/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_2_/QN (SDFFARX1_RVT)
                                                          0.18       0.18 f
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_3_/SI (SDFFARX1_RVT)
                                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U0_UART_RX/U0_edge_bit_counter/bit_count_reg_3_/CLK (SDFFARX1_RVT)
                                                          0.00      99.75 r
  library setup time                                     -0.31      99.44
  data required time                                                99.44
  --------------------------------------------------------------------------
  data required time                                                99.44
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                       99.26


  Startpoint: U0_UART_RX/U0_data_sampling/sampled_bit_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_RX/U0_deserializer/P_DATA_reg_0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART               8000                  saed32rvt_ss0p75v125c
  UART_RX_test_1     8000                  saed32rvt_ss0p75v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_RX/U0_data_sampling/sampled_bit_reg/CLK (SDFFARX1_RVT)
                                                          0.00       0.00 r
  U0_UART_RX/U0_data_sampling/sampled_bit_reg/QN (SDFFARX1_RVT)
                                                          0.18       0.18 f
  U0_UART_RX/U0_data_sampling/test_so (data_sampling_test_1)
                                                          0.00       0.18 f
  U0_UART_RX/U0_deserializer/test_si (deserializer_DATA_WIDTH8_test_1)
                                                          0.00       0.18 f
  U0_UART_RX/U0_deserializer/P_DATA_reg_0_/SI (SDFFARX1_RVT)
                                                          0.00       0.18 f
  data arrival time                                                  0.18

  clock SCAN_CLK (rise edge)                            100.00     100.00
  clock network delay (ideal)                             0.00     100.00
  clock uncertainty                                      -0.25      99.75
  U0_UART_RX/U0_deserializer/P_DATA_reg_0_/CLK (SDFFARX1_RVT)
                                                          0.00      99.75 r
  library setup time                                     -0.31      99.44
  data required time                                                99.44
  --------------------------------------------------------------------------
  data required time                                                99.44
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                       99.26


1
