#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Jan 25 14:03:22 2025
# Process ID: 1268
# Current directory: C:/Users/dolub/Desktop/lenovo thinkpad/Desktop/Proje_dosyalari/Proje_dosyalari/project_14
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17916 C:\Users\dolub\Desktop\lenovo thinkpad\Desktop\Proje_dosyalari\Proje_dosyalari\project_14\project_14.xpr
# Log file: C:/Users/dolub/Desktop/lenovo thinkpad/Desktop/Proje_dosyalari/Proje_dosyalari/project_14/vivado.log
# Journal file: C:/Users/dolub/Desktop/lenovo thinkpad/Desktop/Proje_dosyalari/Proje_dosyalari/project_14\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/dolub/Desktop/lenovo thinkpad/Desktop/Proje_dosyalari/Proje_dosyalari/project_14/project_14.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/dolub/Desktop/lenovo thinkpad/Desktop/Proje_dosyalari/Proje_dosyalari/project_14'
INFO: [Project 1-313] Project file moved from 'C:/Users/bd/Desktop/Proje_dosyalari/Proje_dosyalari/project_14' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 956.438 ; gain = 287.691
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jan 25 14:04:51 2025...
ting synth_design
Using part: xc7a100tcsg324-1
Top: FLOW_METER_SYSTEM
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1420.758 ; gain = 225.301
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FLOW_METER_SYSTEM' [C:/Users/dolub/Desktop/lenovo thinkpad/Desktop/Proje_dosyalari/Proje_dosyalari/project_14/project_14.srcs/sources_1/new/flow_meter_system.vhd:43]
INFO: [Synth 8-3491] module 'clk_div2' declared at 'C:/Users/dolub/Desktop/lenovo thinkpad/Desktop/Proje_dosyalari/Proje_dosyalari/kodlar/clock_div2.vhd:32' bound to instance 'clockDiv' of component 'clk_div2' [C:/Users/dolub/Desktop/lenovo thinkpad/Desktop/Proje_dosyalari/Proje_dosyalari/project_14/project_14.srcs/sources_1/new/flow_meter_system.vhd:101]
INFO: [Synth 8-638] synthesizing module 'clk_div2' [C:/Users/dolub/Desktop/lenovo thinkpad/Desktop/Proje_dosyalari/Proje_dosyalari/kodlar/clock_div2.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'clk_div2' (1#1) [C:/Users/dolub/Desktop/lenovo thinkpad/Desktop/Proje_dosyalari/Proje_dosyalari/kodlar/clock_div2.vhd:37]
INFO: [Synth 8-3491] module 'xadc_wiz_0' declared at 'C:/Users/dolub/Desktop/lenovo thinkpad/Desktop/Proje_dosyalari/Proje_dosyalari/project_14/.Xil/Vivado-1268-Burak/realtime/xadc_wiz_0_stub.vhdl:5' bound to instance 'ADCimp' of component 'xadc_wiz_0' [C:/Users/dolub/Desktop/lenovo thinkpad/Desktop/Proje_dosyalari/Proje_dosyalari/project_14/project_14.srcs/sources_1/new/flow_meter_system.vhd:104]
INFO: [Synth 8-638] synthesizing module 'xadc_wiz_0' [C:/Users/dolub/Desktop/lenovo thinkpad/Desktop/Proje_dosyalari/Proje_dosyalari/project_14/.Xil/Vivado-1268-Burak/realtime/xadc_wiz_0_stub.vhdl:28]
INFO: [Synth 8-3491] module 'EightBitDataPassDelay' declared at 'C:/Users/dolub/Desktop/lenovo thinkpad/Desktop/Proje_dosyalari/Proje_dosyalari/project_14/project_14.srcs/sources_1/new/EightBitDataPassDelay.vhd:34' bound to instance 'Delaytimer' of component 'EightBitDataPassDelay' [C:/Users/dolub/Desktop/lenovo thinkpad/Desktop/Proje_dosyalari/Proje_dosyalari/project_14/project_14.srcs/sources_1/new/flow_meter_system.vhd:125]
INFO: [Synth 8-638] synthesizing module 'EightBitDataPassDelay' [C:/Users/dolub/Desktop/lenovo thinkpad/Desktop/Proje_dosyalari/Proje_dosyalari/project_14/project_14.srcs/sources_1/new/EightBitDataPassDelay.vhd:40]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/Users/dolub/Desktop/lenovo thinkpad/Desktop/Proje_dosyalari/Proje_dosyalari/project_14/project_14.srcs/sources_1/new/DFF.vhd:34' bound to instance 'FF1' of component 'DFF' [C:/Users/dolub/Desktop/lenovo thinkpad/Desktop/Proje_dosyalari/Proje_dosyalari/project_14/project_14.srcs/sources_1/new/EightBitDataPassDelay.vhd:52]
INFO: [Synth 8-638] synthesizing module 'DFF' [C:/Users/dolub/Desktop/lenovo thinkpad/Desktop/Proje_dosyalari/Proje_dosyalari/project_14/project_14.srcs/sources_1/new/DFF.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'DFF' (2#1) [C:/Users/dolub/Desktop/lenovo thinkpad/Desktop/Proje_dosyalari/Proje_dosyalari/project_14/project_14.srcs/sources_1/new/DFF.vhd:42]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/Users/dolub/Desktop/lenovo thinkpad/Desktop/Proje_dosyalari/Proje_dosyalari/project_14/project_14.srcs/sources_1/new/DFF.vhd:34' bound to instance 'FF2' of component 'DFF' [C:/Users/dolub/Desktop/lenovo thinkpad/Desktop/Proje_dosyalari/Proje_dosyalari/project_14/project_14.srcs/sources_1/new/EightBitDataPassDelay.vhd:59]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/Users/dolub/Desktop/lenovo thinkpad/Desktop/Proje_dosyalari/Proje_dosyalari/project_14/project_14.srcs/sources_1/new/DFF.vhd:34' bound to instance 'FF3' of component 'DFF' [C:/Users/dolub/Desktop/lenovo thinkpad/Desktop/Proje_dosyalari/Proje_dosyalari/project_14/project_14.srcs/sources_1/new/EightBitDataPassDelay.vhd:66]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/Users/dolub/Desktop/lenovo thinkpad/Desktop/Proje_dosyalari/Proje_dosyalari/project_14/project_14.srcs/sources_1/new/DFF.vhd:34' bound to instance 'FF4' of component 'DFF' [C:/Users/dolub/Desktop/lenovo thinkpad/Desktop/Proje_dosyalari/Proje_dosyalari/project_14/project_14.srcs/sources_1/new/EightBitDataPassDelay.vhd:73]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/Users/dolub/Desktop/lenovo thinkpad/Desktop/Proje_dosyalari/Proje_dosyalari/project_14/project_14.srcs/sources_1/new/DFF.vhd:34' bound to instance 'FF5' of component 'DFF' [C:/Users/dolub/Desktop/lenovo thinkpad/Desktop/Proje_dosyalari/Proje_dosyalari/project_14/project_14.srcs/sources_1/new/EightBitDataPassDelay.vhd:80]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/Users/dolub/Desktop/lenovo thinkpad/Desktop/Proje_dosyalari/Proje_dosyalari/project_14/project_14.srcs/sources_1/new/DFF.vhd:34' bound to instance 'FF6' of component 'DFF' [C:/Users/dolub/Desktop/lenovo thinkpad/Desktop/Proje_dosyalari/Proje_dosyalari/project_14/project_14.srcs/sources_1/new/EightBitDataPassDelay.vhd:86]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/Users/dolub/Desktop/lenovo thinkpad/Desktop/Proje_dosyalari/Proje_dosyalari/project_14/project_14.srcs/sources_1/new/DFF.vhd:34' bound to instance 'FF7' of component 'DFF' [C:/Users/dolub/Desktop/lenovo thinkpad/Desktop/Proje_dosyalari/Proje_dosyalari/project_14/project_14.srcs/sources_1/new/EightBitDataPassDelay.vhd:93]
INFO: [Synth 8-3491] module 'DFF' declared at 'C:/Users/dolub/Desktop/lenovo thinkpad/Desktop/Proje_dosyalari/Proje_dosyalari/project_14/project_14.srcs/sources_1/new/DFF.vhd:34' bound to instance 'FF8' of component 'DFF' [C:/Users/dolub/Desktop/lenovo thinkpad/Desktop/Proje_dosyalari/Proje_dosyalari/project_14/project_14.srcs/sources_1/new/EightBitDataPassDelay.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'EightBitDataPassDelay' (3#1) [C:/Users/dolub/Desktop/lenovo thinkpad/Desktop/Proje_dosyalari/Proje_dosyalari/project_14/project_14.srcs/sources_1/new/EightBitDataPassDelay.vhd:40]
INFO: [Synth 8-3491] module 'sseg_dec' declared at 'C:/Users/dolub/Desktop/lenovo thinkpad/Desktop/Proje_dosyalari/Proje_dosyalari/kodlar/sseg_dec.vhd:30' bound to instance 'SSegDisp' of component 'sseg_dec' [C:/Users/dolub/Desktop/lenovo thinkpad/Desktop/Proje_dosyalari/Proje_dosyalari/project_14/project_14.srcs/sources_1/new/flow_meter_system.vhd:129]
INFO: [Synth 8-638] synthesizing module 'sseg_dec' [C:/Users/dolub/Desktop/lenovo thinkpad/Desktop/Proje_dosyalari/Proje_dosyalari/kodlar/sseg_dec.vhd:42]
INFO: [Synth 8-3491] module 'bin2bcdconv' declared at 'C:/Users/dolub/Desktop/lenovo thinkpad/Desktop/Proje_dosyalari/Proje_dosyalari/kodlar/sseg_dec.vhd:158' bound to instance 'my_conv' of component 'bin2bcdconv' [C:/Users/dolub/Desktop/lenovo thinkpad/Desktop/Proje_dosyalari/Proje_dosyalari/kodlar/sseg_dec.vhd:66]
INFO: [Synth 8-638] synthesizing module 'bin2bcdconv' [C:/Users/dolub/Desktop/lenovo thinkpad/Desktop/Proje_dosyalari/Proje_dosyalari/kodlar/sseg_dec.vhd:168]
INFO: [Synth 8-256] done synthesizing module 'bin2bcdconv' (4#1) [C:/Users/dolub/Desktop/lenovo thinkpad/Desktop/Proje_dosyalari/Proje_dosyalari/kodlar/sseg_dec.vhd:168]
INFO: [Synth 8-3491] module 'clk_div' declared at 'C:/Users/dolub/Desktop/lenovo thinkpad/Desktop/Proje_dosyalari/Proje_dosyalari/kodlar/sseg_dec.vhd:259' bound to instance 'my_clk' of component 'clk_div' [C:/Users/dolub/Desktop/lenovo thinkpad/Desktop/Proje_dosyalari/Proje_dosyalari/kodlar/sseg_dec.vhd:72]
INFO: [Synth 8-638] synthesizing module 'clk_div' [C:/Users/dolub/Desktop/lenovo thinkpad/Desktop/Proje_dosyalari/Proje_dosyalari/kodlar/sseg_dec.vhd:264]
INFO: [Synth 8-256] done synthesizing module 'clk_div' (5#1) [C:/Users/dolub/Desktop/lenovo thinkpad/Desktop/Proje_dosyalari/Proje_dosyalari/kodlar/sseg_dec.vhd:264]
INFO: [Synth 8-226] default block is never used [C:/Users/dolub/Desktop/lenovo thinkpad/Desktop/Proje_dosyalari/Proje_dosyalari/kodlar/sseg_dec.vhd:124]
INFO: [Synth 8-226] default block is never used [C:/Users/dolub/Desktop/lenovo thinkpad/Desktop/Proje_dosyalari/Proje_dosyalari/kodlar/sseg_dec.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'sseg_dec' (6#1) [C:/Users/dolub/Desktop/lenovo thinkpad/Desktop/Proje_dosyalari/Proje_dosyalari/kodlar/sseg_dec.vhd:42]
INFO: [Synth 8-3491] module 'EightBitBarMeter' declared at 'C:/Users/dolub/Desktop/lenovo thinkpad/Desktop/Proje_dosyalari/Proje_dosyalari/kodlar/EightBitBarMeter.vhd:6' bound to instance 'Barmeter' of component 'EightBitBarMeter' [C:/Users/dolub/Desktop/lenovo thinkpad/Desktop/Proje_dosyalari/Proje_dosyalari/project_14/project_14.srcs/sources_1/new/flow_meter_system.vhd:136]
INFO: [Synth 8-638] synthesizing module 'EightBitBarMeter' [C:/Users/dolub/Desktop/lenovo thinkpad/Desktop/Proje_dosyalari/Proje_dosyalari/kodlar/EightBitBarMeter.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'EightBitBarMeter' (7#1) [C:/Users/dolub/Desktop/lenovo thinkpad/Desktop/Proje_dosyalari/Proje_dosyalari/kodlar/EightBitBarMeter.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'FLOW_METER_SYSTEM' (8#1) [C:/Users/dolub/Desktop/lenovo thinkpad/Desktop/Proje_dosyalari/Proje_dosyalari/project_14/project_14.srcs/sources_1/new/flow_meter_system.vhd:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1469.309 ; gain = 273.852
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1469.309 ; gain = 273.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1469.309 ; gain = 273.852
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/dolub/Desktop/lenovo thinkpad/Desktop/Proje_dosyalari/Proje_dosyalari/project_14/project_14.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.dcp' for cell 'ADCimp'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1469.309 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 3 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/dolub/Desktop/lenovo thinkpad/Desktop/Proje_dosyalari/Proje_dosyalari/project_14/project_14.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'ADCimp/U0'
Finished Parsing XDC File [c:/Users/dolub/Desktop/lenovo thinkpad/Desktop/Proje_dosyalari/Proje_dosyalari/project_14/project_14.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'ADCimp/U0'
Parsing XDC File [C:/Users/dolub/Desktop/lenovo thinkpad/Desktop/master.xdc]
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [C:/Users/dolub/Desktop/lenovo thinkpad/Desktop/master.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [C:/Users/dolub/Desktop/lenovo thinkpad/Desktop/master.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [C:/Users/dolub/Desktop/lenovo thinkpad/Desktop/master.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [C:/Users/dolub/Desktop/lenovo thinkpad/Desktop/master.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [C:/Users/dolub/Desktop/lenovo thinkpad/Desktop/master.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [C:/Users/dolub/Desktop/lenovo thinkpad/Desktop/master.xdc:46]
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [C:/Users/dolub/Desktop/lenovo thinkpad/Desktop/master.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [C:/Users/dolub/Desktop/lenovo thinkpad/Desktop/master.xdc:48]
WARNING: [Vivado 12-584] No ports matched 's_sync_out'. [C:/Users/dolub/Desktop/lenovo thinkpad/Desktop/master.xdc:108]
WARNING: [Vivado 12-584] No ports matched 's_data_out'. [C:/Users/dolub/Desktop/lenovo thinkpad/Desktop/master.xdc:109]
WARNING: [Vivado 12-584] No ports matched 's_clk_out'. [C:/Users/dolub/Desktop/lenovo thinkpad/Desktop/master.xdc:111]
Finished Parsing XDC File [C:/Users/dolub/Desktop/lenovo thinkpad/Desktop/master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/dolub/Desktop/lenovo thinkpad/Desktop/master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/FLOW_METER_SYSTEM_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1609.953 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1670.859 ; gain = 475.402
43 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 1670.859 ; gain = 708.379
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jan 25 14:04:42 2025...
