#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu May 12 16:49:45 2022
# Process ID: 21488
# Current directory: D:/Vivado/MyProject/CPU_sim
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11644 D:\Vivado\MyProject\CPU_sim\CPU_sim.xpr
# Log file: D:/Vivado/MyProject/CPU_sim/vivado.log
# Journal file: D:/Vivado/MyProject/CPU_sim\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Vivado/MyProject/CPU_sim/CPU_sim.xpr
update_compile_order -fileset sources_1
close [ open D:/Vivado/MyProject/CPU_sim/CPU_sim.srcs/sources_1/new/ControlUnit.v w ]
add_files D:/Vivado/MyProject/CPU_sim/CPU_sim.srcs/sources_1/new/ControlUnit.v
close [ open D:/Vivado/MyProject/CPU_sim/CPU_sim.srcs/sources_1/new/ROM_cu.v w ]
add_files D:/Vivado/MyProject/CPU_sim/CPU_sim.srcs/sources_1/new/ROM_cu.v
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 7
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 7
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 7
wait_on_run synth_1
open_run synth_1 -name synth_1
close [ open D:/Vivado/MyProject/CPU_sim/CPU_sim.srcs/sources_1/new/ram.v w ]
add_files D:/Vivado/MyProject/CPU_sim/CPU_sim.srcs/sources_1/new/ram.v
update_compile_order -fileset sources_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name ram -dir d:/Vivado/MyProject/CPU_sim/CPU_sim.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {ram} CONFIG.Memory_Type {Single_Port_RAM} CONFIG.Write_Depth_A {256} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Enable_A {Always_Enabled} CONFIG.Enable_B {Always_Enabled} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {D:/Vivado/MyProject/CPU_sim/ram.coe} CONFIG.Port_B_Clock {0} CONFIG.Port_B_Enable_Rate {0}] [get_ips ram]
generate_target {instantiation_template} [get_files d:/Vivado/MyProject/CPU_sim/CPU_sim.srcs/sources_1/ip/ram/ram.xci]
generate_target all [get_files  d:/Vivado/MyProject/CPU_sim/CPU_sim.srcs/sources_1/ip/ram/ram.xci]
catch { config_ip_cache -export [get_ips -all ram] }
export_ip_user_files -of_objects [get_files d:/Vivado/MyProject/CPU_sim/CPU_sim.srcs/sources_1/ip/ram/ram.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/Vivado/MyProject/CPU_sim/CPU_sim.srcs/sources_1/ip/ram/ram.xci]
launch_runs ram_synth_1 -jobs 7
wait_on_run ram_synth_1
export_simulation -of_objects [get_files d:/Vivado/MyProject/CPU_sim/CPU_sim.srcs/sources_1/ip/ram/ram.xci] -directory D:/Vivado/MyProject/CPU_sim/CPU_sim.ip_user_files/sim_scripts -ip_user_files_dir D:/Vivado/MyProject/CPU_sim/CPU_sim.ip_user_files -ipstatic_source_dir D:/Vivado/MyProject/CPU_sim/CPU_sim.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vivado/MyProject/CPU_sim/CPU_sim.cache/compile_simlib/modelsim} {questa=D:/Vivado/MyProject/CPU_sim/CPU_sim.cache/compile_simlib/questa} {riviera=D:/Vivado/MyProject/CPU_sim/CPU_sim.cache/compile_simlib/riviera} {activehdl=D:/Vivado/MyProject/CPU_sim/CPU_sim.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files d:/Vivado/MyProject/CPU_sim/CPU_sim.srcs/sources_1/ip/ram/ram.xci] -no_script -reset -force -quiet
remove_files  -fileset ram d:/Vivado/MyProject/CPU_sim/CPU_sim.srcs/sources_1/ip/ram/ram.xci
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name ram_mem -dir d:/Vivado/MyProject/CPU_sim/CPU_sim.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {ram_mem} CONFIG.Write_Depth_A {256} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Enable_A {Always_Enabled} CONFIG.Load_Init_File {true} CONFIG.Coe_File {D:/Vivado/MyProject/CPU_sim/ram.coe}] [get_ips ram_mem]
generate_target {instantiation_template} [get_files d:/Vivado/MyProject/CPU_sim/CPU_sim.srcs/sources_1/ip/ram_mem/ram_mem.xci]
generate_target all [get_files  d:/Vivado/MyProject/CPU_sim/CPU_sim.srcs/sources_1/ip/ram_mem/ram_mem.xci]
catch { config_ip_cache -export [get_ips -all ram_mem] }
export_ip_user_files -of_objects [get_files d:/Vivado/MyProject/CPU_sim/CPU_sim.srcs/sources_1/ip/ram_mem/ram_mem.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/Vivado/MyProject/CPU_sim/CPU_sim.srcs/sources_1/ip/ram_mem/ram_mem.xci]
export_simulation -of_objects [get_files d:/Vivado/MyProject/CPU_sim/CPU_sim.srcs/sources_1/ip/ram_mem/ram_mem.xci] -directory D:/Vivado/MyProject/CPU_sim/CPU_sim.ip_user_files/sim_scripts -ip_user_files_dir D:/Vivado/MyProject/CPU_sim/CPU_sim.ip_user_files -ipstatic_source_dir D:/Vivado/MyProject/CPU_sim/CPU_sim.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vivado/MyProject/CPU_sim/CPU_sim.cache/compile_simlib/modelsim} {questa=D:/Vivado/MyProject/CPU_sim/CPU_sim.cache/compile_simlib/questa} {riviera=D:/Vivado/MyProject/CPU_sim/CPU_sim.cache/compile_simlib/riviera} {activehdl=D:/Vivado/MyProject/CPU_sim/CPU_sim.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 7
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 7
wait_on_run synth_1
refresh_design
reset_run synth_1
launch_runs synth_1 -jobs 7
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
reset_run synth_1
launch_runs synth_1 -jobs 7
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
reset_run synth_1
launch_runs synth_1 -jobs 7
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
file mkdir D:/Vivado/MyProject/CPU_sim/CPU_sim.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Vivado/MyProject/CPU_sim/CPU_sim.srcs/sim_1/new/cpu_tb.v w ]
add_files -fileset sim_1 D:/Vivado/MyProject/CPU_sim/CPU_sim.srcs/sim_1/new/cpu_tb.v
update_compile_order -fileset sim_1
launch_simulation
source cpu_top.tcl
update_compile_order -fileset sim_1
run all
run all
run all
run all
run all
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
launch_simulation
launch_simulation
relaunch_sim
close_sim
launch_simulation
source cpu_tb.tcl
current_wave_config {Untitled 2}
add_wave {{/cpu_tb/u_cpu_top/c_bit}} {{/cpu_tb/u_cpu_top/flag_reg}} {{/cpu_tb/u_cpu_top/flag}} {{/cpu_tb/u_cpu_top/MAR_out}} {{/cpu_tb/u_cpu_top/ACC_out}} {{/cpu_tb/u_cpu_top/memory_out}} {{/cpu_tb/u_cpu_top/MBR_out}} {{/cpu_tb/u_cpu_top/PC_out}} {{/cpu_tb/u_cpu_top/IR_out}} {{/cpu_tb/u_cpu_top/BR_out}} {{/cpu_tb/u_cpu_top/ALU_out}} {{/cpu_tb/u_cpu_top/MR}} {{/cpu_tb/u_cpu_top/CU_out}} 
relaunch_sim
close_sim
set_property -dict [list CONFIG.Coe_File {D:/Vivado/MyProject/CPU_sim/ram.coe}] [get_ips ram_mem]
generate_target all [get_files  d:/Vivado/MyProject/CPU_sim/CPU_sim.srcs/sources_1/ip/ram_mem/ram_mem.xci]
catch { config_ip_cache -export [get_ips -all ram_mem] }
export_ip_user_files -of_objects [get_files d:/Vivado/MyProject/CPU_sim/CPU_sim.srcs/sources_1/ip/ram_mem/ram_mem.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/Vivado/MyProject/CPU_sim/CPU_sim.srcs/sources_1/ip/ram_mem/ram_mem.xci]
launch_runs ram_mem_synth_1 -jobs 7
wait_on_run ram_mem_synth_1
export_simulation -of_objects [get_files d:/Vivado/MyProject/CPU_sim/CPU_sim.srcs/sources_1/ip/ram_mem/ram_mem.xci] -directory D:/Vivado/MyProject/CPU_sim/CPU_sim.ip_user_files/sim_scripts -ip_user_files_dir D:/Vivado/MyProject/CPU_sim/CPU_sim.ip_user_files -ipstatic_source_dir D:/Vivado/MyProject/CPU_sim/CPU_sim.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vivado/MyProject/CPU_sim/CPU_sim.cache/compile_simlib/modelsim} {questa=D:/Vivado/MyProject/CPU_sim/CPU_sim.cache/compile_simlib/questa} {riviera=D:/Vivado/MyProject/CPU_sim/CPU_sim.cache/compile_simlib/riviera} {activehdl=D:/Vivado/MyProject/CPU_sim/CPU_sim.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
wait_on_run ram_mem_synth_1
refresh_design
close_design
launch_simulation
source cpu_tb.tcl
current_wave_config {Untitled 3}
add_wave {{/cpu_tb/u_cpu_top/flag_reg}} {{/cpu_tb/u_cpu_top/flag}} {{/cpu_tb/u_cpu_top/MAR_out}} {{/cpu_tb/u_cpu_top/ACC_out}} {{/cpu_tb/u_cpu_top/memory_out}} {{/cpu_tb/u_cpu_top/MBR_out}} {{/cpu_tb/u_cpu_top/PC_out}} {{/cpu_tb/u_cpu_top/IR_out}} {{/cpu_tb/u_cpu_top/BR_out}} {{/cpu_tb/u_cpu_top/ALU_out}} {{/cpu_tb/u_cpu_top/MR}} {{/cpu_tb/u_cpu_top/CU_out}} 
run all
relaunch_sim
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_divide -dir d:/Vivado/MyProject/CPU_sim/CPU_sim.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {clk_divide} CONFIG.CLKOUT2_USED {true} CONFIG.CLK_OUT1_PORT {clk_100M} CONFIG.CLK_OUT2_PORT {clk_50M} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {50} CONFIG.USE_LOCKED {true} CONFIG.USE_RESET {false} CONFIG.MMCM_CLKOUT1_DIVIDE {20} CONFIG.NUM_OUT_CLKS {2} CONFIG.CLKOUT2_JITTER {151.636} CONFIG.CLKOUT2_PHASE_ERROR {98.575}] [get_ips clk_divide]
generate_target {instantiation_template} [get_files d:/Vivado/MyProject/CPU_sim/CPU_sim.srcs/sources_1/ip/clk_divide/clk_divide.xci]
generate_target all [get_files  d:/Vivado/MyProject/CPU_sim/CPU_sim.srcs/sources_1/ip/clk_divide/clk_divide.xci]
catch { config_ip_cache -export [get_ips -all clk_divide] }
export_ip_user_files -of_objects [get_files d:/Vivado/MyProject/CPU_sim/CPU_sim.srcs/sources_1/ip/clk_divide/clk_divide.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/Vivado/MyProject/CPU_sim/CPU_sim.srcs/sources_1/ip/clk_divide/clk_divide.xci]
launch_runs clk_divide_synth_1 -jobs 7
wait_on_run clk_divide_synth_1
export_simulation -of_objects [get_files d:/Vivado/MyProject/CPU_sim/CPU_sim.srcs/sources_1/ip/clk_divide/clk_divide.xci] -directory D:/Vivado/MyProject/CPU_sim/CPU_sim.ip_user_files/sim_scripts -ip_user_files_dir D:/Vivado/MyProject/CPU_sim/CPU_sim.ip_user_files -ipstatic_source_dir D:/Vivado/MyProject/CPU_sim/CPU_sim.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vivado/MyProject/CPU_sim/CPU_sim.cache/compile_simlib/modelsim} {questa=D:/Vivado/MyProject/CPU_sim/CPU_sim.cache/compile_simlib/questa} {riviera=D:/Vivado/MyProject/CPU_sim/CPU_sim.cache/compile_simlib/riviera} {activehdl=D:/Vivado/MyProject/CPU_sim/CPU_sim.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
relaunch_sim
run all
current_wave_config {Untitled 3}
add_wave {{/cpu_tb/u_cpu_top/clk_div}} 
relaunch_sim
run all
run all
relaunch_sim
relaunch_sim
relaunch_sim
current_wave_config {Untitled 3}
add_wave {{/cpu_tb/u_cpu_top/c_bit}} 
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
set_property -dict [list CONFIG.Coe_File {D:/Vivado/MyProject/CPU_sim/ram.coe}] [get_ips ram_mem]
generate_target all [get_files  d:/Vivado/MyProject/CPU_sim/CPU_sim.srcs/sources_1/ip/ram_mem/ram_mem.xci]
catch { config_ip_cache -export [get_ips -all ram_mem] }
export_ip_user_files -of_objects [get_files d:/Vivado/MyProject/CPU_sim/CPU_sim.srcs/sources_1/ip/ram_mem/ram_mem.xci] -no_script -sync -force -quiet
reset_run ram_mem_synth_1
launch_runs ram_mem_synth_1 -jobs 7
wait_on_run ram_mem_synth_1
export_simulation -of_objects [get_files d:/Vivado/MyProject/CPU_sim/CPU_sim.srcs/sources_1/ip/ram_mem/ram_mem.xci] -directory D:/Vivado/MyProject/CPU_sim/CPU_sim.ip_user_files/sim_scripts -ip_user_files_dir D:/Vivado/MyProject/CPU_sim/CPU_sim.ip_user_files -ipstatic_source_dir D:/Vivado/MyProject/CPU_sim/CPU_sim.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vivado/MyProject/CPU_sim/CPU_sim.cache/compile_simlib/modelsim} {questa=D:/Vivado/MyProject/CPU_sim/CPU_sim.cache/compile_simlib/questa} {riviera=D:/Vivado/MyProject/CPU_sim/CPU_sim.cache/compile_simlib/riviera} {activehdl=D:/Vivado/MyProject/CPU_sim/CPU_sim.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
relaunch_sim
current_wave_config {Untitled 3}
add_wave {{/cpu_tb/u_cpu_top/u_CU/IR_in}} 
current_wave_config {Untitled 3}
add_wave {{/cpu_tb/u_cpu_top/u_CU/address}} 
relaunch_sim
relaunch_sim
set_property -dict [list CONFIG.Coe_File {D:/Vivado/MyProject/CPU_sim/rom_cm.coe}] [get_ips rom_cm]
generate_target all [get_files  D:/Vivado/MyProject/CPU_sim/CPU_sim.srcs/sources_1/ip/rom_cm/rom_cm.xci]
catch { config_ip_cache -export [get_ips -all rom_cm] }
export_ip_user_files -of_objects [get_files D:/Vivado/MyProject/CPU_sim/CPU_sim.srcs/sources_1/ip/rom_cm/rom_cm.xci] -no_script -sync -force -quiet
reset_run rom_cm_synth_1
launch_runs rom_cm_synth_1 -jobs 7
wait_on_run rom_cm_synth_1
export_simulation -of_objects [get_files D:/Vivado/MyProject/CPU_sim/CPU_sim.srcs/sources_1/ip/rom_cm/rom_cm.xci] -directory D:/Vivado/MyProject/CPU_sim/CPU_sim.ip_user_files/sim_scripts -ip_user_files_dir D:/Vivado/MyProject/CPU_sim/CPU_sim.ip_user_files -ipstatic_source_dir D:/Vivado/MyProject/CPU_sim/CPU_sim.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vivado/MyProject/CPU_sim/CPU_sim.cache/compile_simlib/modelsim} {questa=D:/Vivado/MyProject/CPU_sim/CPU_sim.cache/compile_simlib/questa} {riviera=D:/Vivado/MyProject/CPU_sim/CPU_sim.cache/compile_simlib/riviera} {activehdl=D:/Vivado/MyProject/CPU_sim/CPU_sim.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
set_property -dict [list CONFIG.Coe_File {D:/Vivado/MyProject/CPU_sim/rom_cm.coe}] [get_ips rom_cm]
generate_target all [get_files  D:/Vivado/MyProject/CPU_sim/CPU_sim.srcs/sources_1/ip/rom_cm/rom_cm.xci]
catch { config_ip_cache -export [get_ips -all rom_cm] }
export_ip_user_files -of_objects [get_files D:/Vivado/MyProject/CPU_sim/CPU_sim.srcs/sources_1/ip/rom_cm/rom_cm.xci] -no_script -sync -force -quiet
reset_run rom_cm_synth_1
launch_runs rom_cm_synth_1 -jobs 7
wait_on_run rom_cm_synth_1
export_simulation -of_objects [get_files D:/Vivado/MyProject/CPU_sim/CPU_sim.srcs/sources_1/ip/rom_cm/rom_cm.xci] -directory D:/Vivado/MyProject/CPU_sim/CPU_sim.ip_user_files/sim_scripts -ip_user_files_dir D:/Vivado/MyProject/CPU_sim/CPU_sim.ip_user_files -ipstatic_source_dir D:/Vivado/MyProject/CPU_sim/CPU_sim.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vivado/MyProject/CPU_sim/CPU_sim.cache/compile_simlib/modelsim} {questa=D:/Vivado/MyProject/CPU_sim/CPU_sim.cache/compile_simlib/questa} {riviera=D:/Vivado/MyProject/CPU_sim/CPU_sim.cache/compile_simlib/riviera} {activehdl=D:/Vivado/MyProject/CPU_sim/CPU_sim.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
current_wave_config {Untitled 3}
add_wave {{/cpu_tb/u_cpu_top/u_CU/u_CAR/opcode}} 
relaunch_sim
relaunch_sim
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
current_wave_config {Untitled 3}
add_wave {{/cpu_tb/u_cpu_top/u_ALU/alu}} 
relaunch_sim
relaunch_sim
current_wave_config {Untitled 3}
add_wave {{/cpu_tb/u_cpu_top/u_ALU/ALU_out_reg}} 
relaunch_sim
relaunch_sim
relaunch_sim
run all
current_wave_config {Untitled 3}
add_wave {{/cpu_tb/u_cpu_top/u_ram/wea}} 
relaunch_sim
run all
close_sim
launch_simulation
source cpu_tb.tcl
current_wave_config {Untitled 4}
add_wave {{/cpu_tb/u_cpu_top/clk_div}} 
current_wave_config {Untitled 4}
add_wave {{/cpu_tb/u_cpu_top/count}} {{/cpu_tb/u_cpu_top/flag}} {{/cpu_tb/u_cpu_top/MAR_out}} {{/cpu_tb/u_cpu_top/ACC_out}} {{/cpu_tb/u_cpu_top/memory_out}} {{/cpu_tb/u_cpu_top/MBR_out}} {{/cpu_tb/u_cpu_top/PC_out}} {{/cpu_tb/u_cpu_top/IR_out}} {{/cpu_tb/u_cpu_top/BR_out}} {{/cpu_tb/u_cpu_top/ALU_out}} {{/cpu_tb/u_cpu_top/MR}} {{/cpu_tb/u_cpu_top/CU_out}} 
current_wave_config {Untitled 4}
add_wave {{/cpu_tb/u_cpu_top/u_ram/wea}} 
current_wave_config {Untitled 4}
add_wave {{/cpu_tb/u_cpu_top/u_ram/wea_reg}} 
run all
run all
close_sim
launch_simulation
source cpu_tb.tcl
run all
close_sim
launch_simulation
source cpu_tb.tcl
current_wave_config {Untitled 6}
add_wave {{/cpu_tb/u_cpu_top/clk_div}} 
current_wave_config {Untitled 6}
add_wave {{/cpu_tb/u_cpu_top/count}} {{/cpu_tb/u_cpu_top/flag}} {{/cpu_tb/u_cpu_top/MAR_out}} {{/cpu_tb/u_cpu_top/ACC_out}} {{/cpu_tb/u_cpu_top/memory_out}} {{/cpu_tb/u_cpu_top/MBR_out}} {{/cpu_tb/u_cpu_top/PC_out}} {{/cpu_tb/u_cpu_top/IR_out}} {{/cpu_tb/u_cpu_top/BR_out}} {{/cpu_tb/u_cpu_top/ALU_out}} {{/cpu_tb/u_cpu_top/MR}} {{/cpu_tb/u_cpu_top/CU_out}} 
current_wave_config {Untitled 6}
add_wave {{/cpu_tb/u_cpu_top/u_ram/wea}} 
current_wave_config {Untitled 6}
add_wave {{/cpu_tb/u_cpu_top/u_CU/u_CAR/IR_in}} {{/cpu_tb/u_cpu_top/u_CU/u_CAR/address}} 
run all
current_wave_config {Untitled 6}
add_wave {{/cpu_tb/u_cpu_top/u_ram/wea_reg}} 
relaunch_sim
run all
relaunch_sim
run all
set_property -dict [list CONFIG.Coe_File {D:/Vivado/MyProject/CPU_sim/ram_test2.coe}] [get_ips ram_mem]
generate_target all [get_files  d:/Vivado/MyProject/CPU_sim/CPU_sim.srcs/sources_1/ip/ram_mem/ram_mem.xci]
catch { config_ip_cache -export [get_ips -all ram_mem] }
export_ip_user_files -of_objects [get_files d:/Vivado/MyProject/CPU_sim/CPU_sim.srcs/sources_1/ip/ram_mem/ram_mem.xci] -no_script -sync -force -quiet
reset_run ram_mem_synth_1
launch_runs ram_mem_synth_1 -jobs 7
wait_on_run ram_mem_synth_1
export_simulation -of_objects [get_files d:/Vivado/MyProject/CPU_sim/CPU_sim.srcs/sources_1/ip/ram_mem/ram_mem.xci] -directory D:/Vivado/MyProject/CPU_sim/CPU_sim.ip_user_files/sim_scripts -ip_user_files_dir D:/Vivado/MyProject/CPU_sim/CPU_sim.ip_user_files -ipstatic_source_dir D:/Vivado/MyProject/CPU_sim/CPU_sim.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vivado/MyProject/CPU_sim/CPU_sim.cache/compile_simlib/modelsim} {questa=D:/Vivado/MyProject/CPU_sim/CPU_sim.cache/compile_simlib/questa} {riviera=D:/Vivado/MyProject/CPU_sim/CPU_sim.cache/compile_simlib/riviera} {activehdl=D:/Vivado/MyProject/CPU_sim/CPU_sim.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
run all
run all
set_property -dict [list CONFIG.Coe_File {D:/Vivado/MyProject/CPU_sim/rom_cm.coe}] [get_ips rom_cm]
generate_target all [get_files  D:/Vivado/MyProject/CPU_sim/CPU_sim.srcs/sources_1/ip/rom_cm/rom_cm.xci]
catch { config_ip_cache -export [get_ips -all rom_cm] }
export_ip_user_files -of_objects [get_files D:/Vivado/MyProject/CPU_sim/CPU_sim.srcs/sources_1/ip/rom_cm/rom_cm.xci] -no_script -sync -force -quiet
reset_run rom_cm_synth_1
launch_runs rom_cm_synth_1 -jobs 7
wait_on_run rom_cm_synth_1
export_simulation -of_objects [get_files D:/Vivado/MyProject/CPU_sim/CPU_sim.srcs/sources_1/ip/rom_cm/rom_cm.xci] -directory D:/Vivado/MyProject/CPU_sim/CPU_sim.ip_user_files/sim_scripts -ip_user_files_dir D:/Vivado/MyProject/CPU_sim/CPU_sim.ip_user_files -ipstatic_source_dir D:/Vivado/MyProject/CPU_sim/CPU_sim.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vivado/MyProject/CPU_sim/CPU_sim.cache/compile_simlib/modelsim} {questa=D:/Vivado/MyProject/CPU_sim/CPU_sim.cache/compile_simlib/questa} {riviera=D:/Vivado/MyProject/CPU_sim/CPU_sim.cache/compile_simlib/riviera} {activehdl=D:/Vivado/MyProject/CPU_sim/CPU_sim.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
run all
run all
set_property -dict [list CONFIG.Coe_File {D:/Vivado/MyProject/CPU_sim/ram_mpy.coe}] [get_ips ram_mem]
generate_target all [get_files  d:/Vivado/MyProject/CPU_sim/CPU_sim.srcs/sources_1/ip/ram_mem/ram_mem.xci]
catch { config_ip_cache -export [get_ips -all ram_mem] }
export_ip_user_files -of_objects [get_files d:/Vivado/MyProject/CPU_sim/CPU_sim.srcs/sources_1/ip/ram_mem/ram_mem.xci] -no_script -sync -force -quiet
reset_run ram_mem_synth_1
launch_runs ram_mem_synth_1 -jobs 7
wait_on_run ram_mem_synth_1
export_simulation -of_objects [get_files d:/Vivado/MyProject/CPU_sim/CPU_sim.srcs/sources_1/ip/ram_mem/ram_mem.xci] -directory D:/Vivado/MyProject/CPU_sim/CPU_sim.ip_user_files/sim_scripts -ip_user_files_dir D:/Vivado/MyProject/CPU_sim/CPU_sim.ip_user_files -ipstatic_source_dir D:/Vivado/MyProject/CPU_sim/CPU_sim.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vivado/MyProject/CPU_sim/CPU_sim.cache/compile_simlib/modelsim} {questa=D:/Vivado/MyProject/CPU_sim/CPU_sim.cache/compile_simlib/questa} {riviera=D:/Vivado/MyProject/CPU_sim/CPU_sim.cache/compile_simlib/riviera} {activehdl=D:/Vivado/MyProject/CPU_sim/CPU_sim.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
run all
run all
close [ open D:/Vivado/MyProject/CPU_sim/CPU_sim.srcs/sources_1/new/LED.v w ]
add_files D:/Vivado/MyProject/CPU_sim/CPU_sim.srcs/sources_1/new/LED.v
update_compile_order -fileset sources_1
create_project led_test D:/Vivado/MyProject/led_test -part xc7a100tcsg324-1
add_files -fileset constrs_1 -norecurse D:/Vivado/MyProject/CPU_sim/Nexys4DDR_Master.xdc
file mkdir D:/Vivado/MyProject/led_test/led_test.srcs/sources_1/new
close [ open D:/Vivado/MyProject/led_test/led_test.srcs/sources_1/new/LED_test.v w ]
add_files D:/Vivado/MyProject/led_test/led_test.srcs/sources_1/new/LED_test.v
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 7
wait_on_run synth_1
launch_runs impl_1 -jobs 7
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 7
wait_on_run impl_1
current_project CPU_sim
current_project led_test
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 7
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
connect_hw_server -allow_non_jtag
connect_hw_server -allow_non_jtag
connect_hw_server -allow_non_jtag
connect_hw_server -allow_non_jtag
connect_hw_server -allow_non_jtag
connect_hw_server -allow_non_jtag
connect_hw_server -allow_non_jtag
connect_hw_server -allow_non_jtag
connect_hw_server -allow_non_jtag
connect_hw_server -allow_non_jtag
connect_hw_server -allow_non_jtag
connect_hw_server -allow_non_jtag
connect_hw_server -allow_non_jtag
current_project CPU_sim
close_sim
close_project
close_hw_manager
