=====
SETUP
-5.144
44.113
38.969
clk_ibuf
0.000
2.088
cpu_1/IDEX_instr_rs1_3_s1
2.332
2.790
cpu_1/control_bypass_ex/n10_s0
4.896
5.941
cpu_1/control_bypass_ex/n11_s0
5.941
5.998
cpu_1/ALUInA_31_s4
7.700
8.522
cpu_1/ALUInA_28_s2
10.679
11.501
cpu_1/ALUInA_28_s3
11.991
13.090
cpu_1/ALUInA_28_s0
14.555
15.181
cpu_1/cpu_alu/n61_s4
17.305
18.127
cpu_1/cpu_alu/n61_s2
18.943
19.569
cpu_1/data_addr_Z_4_s28
20.868
21.967
cpu_1/data_addr_Z_4_s21
22.775
23.836
cpu_1/data_addr_Z_4_s16
24.255
25.287
cpu_1/data_addr_Z_4_s15
26.747
27.569
flashController/n1277_s3
30.530
31.156
flashController/n1279_s3
32.461
33.086
flashController/n1279_s1
33.507
34.133
bu/data_read_30_s5
36.583
37.615
bu/data_read_19_s2
39.460
40.086
bu/data_read_19_s
43.487
44.113
cpu_1/MEMWB_DMemOut_19_s0
44.113
=====
SETUP
-5.121
44.090
38.969
clk_ibuf
0.000
2.088
cpu_1/IDEX_instr_rs1_3_s1
2.332
2.790
cpu_1/control_bypass_ex/n10_s0
4.896
5.941
cpu_1/control_bypass_ex/n11_s0
5.941
5.998
cpu_1/ALUInA_31_s4
7.700
8.522
cpu_1/ALUInA_28_s2
10.679
11.501
cpu_1/ALUInA_28_s3
11.991
13.090
cpu_1/ALUInA_28_s0
14.555
15.181
cpu_1/cpu_alu/n61_s4
17.305
18.127
cpu_1/cpu_alu/n61_s2
18.943
19.569
cpu_1/data_addr_Z_4_s28
20.868
21.967
cpu_1/data_addr_Z_4_s21
22.775
23.836
cpu_1/data_addr_Z_4_s16
24.255
25.287
cpu_1/data_addr_Z_4_s15
26.747
27.569
flashController/n1277_s3
30.530
31.156
flashController/n1279_s3
32.461
33.086
flashController/n1279_s1
33.507
34.133
bu/data_read_30_s5
36.583
37.615
bu/data_read_25_s2
39.613
40.239
bu/data_read_25_s
42.991
44.090
cpu_1/MEMWB_DMemOut_25_s0
44.090
=====
SETUP
-5.110
44.079
38.969
clk_ibuf
0.000
2.088
cpu_1/MEMWB_funct3_0_s0
2.332
2.790
cpu_1/wRegData_31_s5
4.122
5.154
cpu_1/wRegData_31_s2
5.981
7.013
cpu_1/wRegData_19_s0
10.132
11.193
cpu_1/ALUInA_19_s3
11.629
12.728
cpu_1/ALUInA_19_s0
14.836
15.935
cpu_1/cpu_alu/n52_s4
17.762
18.388
cpu_1/cpu_alu/n50_s2
18.399
19.025
cpu_1/data_addr_Z_9_s36
20.666
21.468
cpu_1/data_addr_Z_9_s24
21.887
22.986
cpu_1/n2045_s4
25.094
26.193
bu/n182_s29
27.018
28.050
bu/n182_s21
29.988
30.810
bu/n182_s11
32.434
33.256
bu/n182_s7
34.231
35.330
bu/n182_s5
36.206
37.305
bu/data_read_2_s0
41.251
42.283
bu/data_read_2_s
43.257
44.079
cpu_1/MEMWB_DMemOut_2_s0
44.079
=====
SETUP
-4.971
43.940
38.969
clk_ibuf
0.000
2.088
cpu_1/IDEX_instr_rs1_3_s1
2.332
2.790
cpu_1/control_bypass_ex/n10_s0
4.896
5.941
cpu_1/control_bypass_ex/n11_s0
5.941
5.998
cpu_1/ALUInA_31_s4
7.700
8.522
cpu_1/ALUInA_28_s2
10.679
11.501
cpu_1/ALUInA_28_s3
11.991
13.090
cpu_1/ALUInA_28_s0
14.555
15.181
cpu_1/cpu_alu/n61_s4
17.305
18.127
cpu_1/cpu_alu/n61_s2
18.943
19.569
cpu_1/data_addr_Z_4_s28
20.868
21.967
cpu_1/data_addr_Z_4_s21
22.775
23.836
cpu_1/data_addr_Z_4_s16
24.255
25.287
cpu_1/data_addr_Z_4_s15
26.747
27.569
flashController/n1277_s3
30.530
31.156
flashController/n1279_s3
32.461
33.086
flashController/n1279_s1
33.507
34.133
bu/data_read_30_s5
36.583
37.615
bu/data_read_13_s2
39.438
40.470
bu/data_read_13_s
42.908
43.940
cpu_1/MEMWB_DMemOut_13_s0
43.940
=====
SETUP
-4.907
43.876
38.969
clk_ibuf
0.000
2.088
cpu_1/MEMWB_funct3_0_s0
2.332
2.790
cpu_1/wRegData_31_s5
4.122
5.154
cpu_1/wRegData_31_s2
5.981
7.013
cpu_1/wRegData_19_s0
10.132
11.193
cpu_1/ALUInA_19_s3
11.629
12.728
cpu_1/ALUInA_19_s0
14.836
15.935
cpu_1/cpu_alu/n52_s4
17.762
18.388
cpu_1/cpu_alu/n50_s2
18.399
19.025
cpu_1/data_addr_Z_9_s36
20.666
21.468
cpu_1/data_addr_Z_9_s24
21.887
22.986
cpu_1/n2045_s4
25.094
26.193
bu/n182_s29
27.018
28.050
bu/n182_s21
29.988
30.810
bu/n182_s11
32.434
33.256
bu/n182_s7
34.231
35.330
bu/n182_s5
36.206
37.305
bu/data_read_1_s0
40.943
41.765
bu/data_read_1_s
43.054
43.876
cpu_1/MEMWB_DMemOut_1_s0
43.876
=====
SETUP
-4.856
43.825
38.969
clk_ibuf
0.000
2.088
cpu_1/IDEX_instr_rs1_3_s1
2.332
2.790
cpu_1/control_bypass_ex/n10_s0
4.896
5.941
cpu_1/control_bypass_ex/n11_s0
5.941
5.998
cpu_1/ALUInA_31_s4
7.700
8.522
cpu_1/ALUInA_28_s2
10.679
11.501
cpu_1/ALUInA_28_s3
11.991
13.090
cpu_1/ALUInA_28_s0
14.555
15.181
cpu_1/cpu_alu/n61_s4
17.305
18.127
cpu_1/cpu_alu/n61_s2
18.943
19.569
cpu_1/data_addr_Z_4_s28
20.868
21.967
cpu_1/data_addr_Z_4_s21
22.775
23.836
cpu_1/data_addr_Z_4_s16
24.255
25.287
cpu_1/data_addr_Z_4_s15
26.747
27.569
flashController/n1277_s3
30.530
31.156
flashController/n1279_s3
32.461
33.086
flashController/n1279_s1
33.507
34.133
bu/data_read_30_s5
36.583
37.615
bu/data_read_12_s2
38.942
40.041
bu/data_read_12_s
42.793
43.825
cpu_1/MEMWB_DMemOut_12_s0
43.825
=====
SETUP
-4.854
43.823
38.969
clk_ibuf
0.000
2.088
cpu_1/IDEX_instr_rs1_3_s1
2.332
2.790
cpu_1/control_bypass_ex/n10_s0
4.896
5.941
cpu_1/control_bypass_ex/n11_s0
5.941
5.998
cpu_1/ALUInA_31_s4
7.700
8.522
cpu_1/ALUInA_28_s2
10.679
11.501
cpu_1/ALUInA_28_s3
11.991
13.090
cpu_1/ALUInA_28_s0
14.555
15.181
cpu_1/cpu_alu/n61_s4
17.305
18.127
cpu_1/cpu_alu/n61_s2
18.943
19.569
cpu_1/data_addr_Z_4_s28
20.868
21.967
cpu_1/data_addr_Z_4_s21
22.775
23.836
cpu_1/data_addr_Z_4_s16
24.255
25.287
cpu_1/data_addr_Z_4_s15
26.747
27.569
flashController/n1277_s3
30.530
31.156
flashController/n1279_s3
32.461
33.086
flashController/n1279_s1
33.507
34.133
bu/data_read_30_s5
36.583
37.615
bu/data_read_27_s2
39.464
40.286
bu/data_read_27_s
42.724
43.823
cpu_1/MEMWB_DMemOut_27_s0
43.823
=====
SETUP
-4.809
43.778
38.969
clk_ibuf
0.000
2.088
cpu_1/IDEX_instr_rs1_0_s1
2.332
2.790
cpu_1/control_bypass_ex/n17_s0
4.912
5.957
cpu_1/control_bypass_ex/n18_s0
5.957
6.014
cpu_1/control_bypass_ex/n19_s0
6.014
6.071
cpu_1/control_bypass_ex/n20_s0
6.071
6.128
cpu_1/control_bypass_ex/n21_s0
6.128
6.185
cpu_1/ALUInA_31_s7
6.759
7.791
cpu_1/ALUInA_5_s4
9.288
10.320
cpu_1/ALUInA_5_s3
10.326
11.425
cpu_1/ALUInA_5_s2
13.219
13.845
cpu_1/ALUInA_5_s6
15.162
15.788
cpu_1/cpu_alu/unsigned_sub_5_s
17.935
18.893
cpu_1/cpu_alu/unsigned_sub_6_s
18.893
18.950
cpu_1/cpu_alu/unsigned_sub_7_s
18.950
19.007
cpu_1/cpu_alu/unsigned_sub_8_s
19.007
19.064
cpu_1/cpu_alu/unsigned_sub_9_s
19.064
19.121
cpu_1/cpu_alu/unsigned_sub_10_s
19.121
19.178
cpu_1/cpu_alu/unsigned_sub_11_s
19.178
19.235
cpu_1/cpu_alu/unsigned_sub_12_s
19.235
19.292
cpu_1/cpu_alu/unsigned_sub_13_s
19.292
19.349
cpu_1/cpu_alu/unsigned_sub_14_s
19.349
19.406
cpu_1/cpu_alu/unsigned_sub_15_s
19.406
19.463
cpu_1/cpu_alu/unsigned_sub_16_s
19.463
19.520
cpu_1/cpu_alu/unsigned_sub_17_s
19.520
19.577
cpu_1/cpu_alu/unsigned_sub_18_s
19.577
19.634
cpu_1/cpu_alu/unsigned_sub_19_s
19.634
19.691
cpu_1/cpu_alu/unsigned_sub_20_s
19.691
19.748
cpu_1/cpu_alu/unsigned_sub_21_s
19.748
19.805
cpu_1/cpu_alu/unsigned_sub_22_s
19.805
19.862
cpu_1/cpu_alu/unsigned_sub_23_s
19.862
20.425
cpu_1/n2032_s18
21.900
22.999
cpu_1/n2032_s14
23.489
24.588
cpu_1/n2032_s8
25.393
26.425
cpu_1/n2032_s4
27.229
28.261
bu/n109_s13
29.720
30.542
bu/screen_wen_Z_s1
33.315
33.941
bu/btn_ren_Z_s0
34.767
35.828
bu/data_out_24_s8
36.253
37.075
bu/data_read_5_s2
40.569
41.391
bu/data_read_5_s
42.679
43.778
cpu_1/MEMWB_DMemOut_5_s0
43.778
=====
SETUP
-4.655
43.624
38.969
clk_ibuf
0.000
2.088
cpu_1/MEMWB_funct3_0_s0
2.332
2.790
cpu_1/wRegData_31_s5
4.122
5.154
cpu_1/wRegData_31_s2
5.981
7.013
cpu_1/wRegData_19_s0
10.132
11.193
cpu_1/ALUInA_19_s3
11.629
12.728
cpu_1/ALUInA_19_s0
14.836
15.935
cpu_1/cpu_alu/n52_s4
17.762
18.388
cpu_1/cpu_alu/n50_s2
18.399
19.025
cpu_1/data_addr_Z_9_s36
20.666
21.468
cpu_1/data_addr_Z_9_s24
21.887
22.986
cpu_1/n2045_s4
25.094
26.193
bu/n182_s29
27.018
28.050
bu/n182_s21
29.988
30.810
bu/n182_s11
32.434
33.256
bu/n182_s7
34.231
35.330
bu/n182_s35
36.183
37.282
bu/data_read_4_s1
41.357
42.383
bu/data_read_4_s
42.802
43.624
cpu_1/MEMWB_DMemOut_4_s0
43.624
=====
SETUP
-4.611
43.806
39.195
clk_ibuf
0.000
2.088
cpu_1/MEMWB_funct3_0_s0
2.332
2.790
cpu_1/wRegData_31_s5
4.122
5.154
cpu_1/wRegData_31_s2
5.981
7.013
cpu_1/wRegData_19_s0
10.132
11.193
cpu_1/ALUInA_19_s3
11.629
12.728
cpu_1/ALUInA_19_s0
14.836
15.935
cpu_1/cpu_alu/n52_s4
17.762
18.388
cpu_1/cpu_alu/n50_s2
18.399
19.025
cpu_1/data_addr_Z_9_s36
20.666
21.468
cpu_1/data_addr_Z_9_s24
21.887
22.986
cpu_1/n2045_s4
25.094
26.193
bu/n182_s29
27.018
28.050
bu/n182_s21
29.988
30.810
bu/n182_s11
32.434
33.256
bu/n182_s7
34.231
35.330
bu/n182_s5
36.206
37.305
mem/data_mem_0_s6
38.858
39.890
mem/data_mem_1_s5
40.731
41.356
mem/data_mem_1_data_mem_1_0_0_s0
43.806
=====
SETUP
-4.456
43.425
38.969
clk_ibuf
0.000
2.088
cpu_1/IDEX_instr_rs1_0_s1
2.332
2.790
cpu_1/control_bypass_ex/n17_s0
4.912
5.957
cpu_1/control_bypass_ex/n18_s0
5.957
6.014
cpu_1/control_bypass_ex/n19_s0
6.014
6.071
cpu_1/control_bypass_ex/n20_s0
6.071
6.128
cpu_1/control_bypass_ex/n21_s0
6.128
6.185
cpu_1/ALUInA_31_s7
6.759
7.791
cpu_1/ALUInA_5_s4
9.288
10.320
cpu_1/ALUInA_5_s3
10.326
11.425
cpu_1/ALUInA_5_s2
13.219
13.845
cpu_1/ALUInA_5_s6
15.162
15.788
cpu_1/cpu_alu/unsigned_sub_5_s
17.935
18.893
cpu_1/cpu_alu/unsigned_sub_6_s
18.893
18.950
cpu_1/cpu_alu/unsigned_sub_7_s
18.950
19.007
cpu_1/cpu_alu/unsigned_sub_8_s
19.007
19.064
cpu_1/cpu_alu/unsigned_sub_9_s
19.064
19.121
cpu_1/cpu_alu/unsigned_sub_10_s
19.121
19.178
cpu_1/cpu_alu/unsigned_sub_11_s
19.178
19.235
cpu_1/cpu_alu/unsigned_sub_12_s
19.235
19.292
cpu_1/cpu_alu/unsigned_sub_13_s
19.292
19.349
cpu_1/cpu_alu/unsigned_sub_14_s
19.349
19.406
cpu_1/cpu_alu/unsigned_sub_15_s
19.406
19.463
cpu_1/cpu_alu/unsigned_sub_16_s
19.463
19.520
cpu_1/cpu_alu/unsigned_sub_17_s
19.520
19.577
cpu_1/cpu_alu/unsigned_sub_18_s
19.577
19.634
cpu_1/cpu_alu/unsigned_sub_19_s
19.634
19.691
cpu_1/cpu_alu/unsigned_sub_20_s
19.691
19.748
cpu_1/cpu_alu/unsigned_sub_21_s
19.748
19.805
cpu_1/cpu_alu/unsigned_sub_22_s
19.805
19.862
cpu_1/cpu_alu/unsigned_sub_23_s
19.862
19.919
cpu_1/cpu_alu/unsigned_sub_24_s
19.919
19.976
cpu_1/cpu_alu/unsigned_sub_25_s
19.976
20.539
cpu_1/n2030_s16
21.349
22.381
cpu_1/n2030_s11
23.185
24.217
cpu_1/n2030_s5
24.222
25.321
bu/n182_s24
28.729
29.761
bu/n182_s14
31.061
31.883
flashController/n7_s4
33.831
34.863
flashController/n548_s24
37.015
37.641
flashController/n548_s23
39.095
40.121
flashController/n548_s27
40.540
41.572
flashController/n548_s15
42.393
43.425
flashController/data_out_25_s0
43.425
=====
SETUP
-4.331
43.300
38.969
clk_ibuf
0.000
2.088
cpu_1/MEMWB_funct3_0_s0
2.332
2.790
cpu_1/wRegData_31_s5
4.122
5.154
cpu_1/wRegData_31_s2
5.981
7.013
cpu_1/wRegData_19_s0
10.132
11.193
cpu_1/ALUInA_19_s3
11.629
12.728
cpu_1/ALUInA_19_s0
14.836
15.935
cpu_1/cpu_alu/n52_s4
17.762
18.388
cpu_1/cpu_alu/n50_s2
18.399
19.025
cpu_1/data_addr_Z_9_s36
20.666
21.468
cpu_1/data_addr_Z_9_s24
21.887
22.986
cpu_1/n2045_s4
25.094
26.193
bu/n182_s29
27.018
28.050
bu/n182_s21
29.988
30.810
bu/n182_s11
32.434
33.256
bu/n182_s7
34.231
35.330
flashController/n544_s21
37.699
38.521
flashController/n551_s18
40.019
40.645
flashController/n551_s15
42.268
43.300
flashController/data_out_22_s0
43.300
=====
SETUP
-4.275
43.244
38.969
clk_ibuf
0.000
2.088
cpu_1/IDEX_instr_rs1_0_s1
2.332
2.790
cpu_1/control_bypass_ex/n17_s0
4.912
5.957
cpu_1/control_bypass_ex/n18_s0
5.957
6.014
cpu_1/control_bypass_ex/n19_s0
6.014
6.071
cpu_1/control_bypass_ex/n20_s0
6.071
6.128
cpu_1/control_bypass_ex/n21_s0
6.128
6.185
cpu_1/ALUInA_31_s7
6.759
7.791
cpu_1/ALUInA_5_s4
9.288
10.320
cpu_1/ALUInA_5_s3
10.326
11.425
cpu_1/ALUInA_5_s2
13.219
13.845
cpu_1/ALUInA_5_s6
15.162
15.788
cpu_1/cpu_alu/unsigned_sub_5_s
17.935
18.893
cpu_1/cpu_alu/unsigned_sub_6_s
18.893
18.950
cpu_1/cpu_alu/unsigned_sub_7_s
18.950
19.007
cpu_1/cpu_alu/unsigned_sub_8_s
19.007
19.064
cpu_1/cpu_alu/unsigned_sub_9_s
19.064
19.121
cpu_1/cpu_alu/unsigned_sub_10_s
19.121
19.178
cpu_1/cpu_alu/unsigned_sub_11_s
19.178
19.235
cpu_1/cpu_alu/unsigned_sub_12_s
19.235
19.292
cpu_1/cpu_alu/unsigned_sub_13_s
19.292
19.855
cpu_1/data_addr_Z_12_s27
21.149
21.775
cpu_1/data_addr_Z_12_s23
22.750
23.376
cpu_1/data_addr_Z_12_s10
23.381
24.442
cpu_1/data_addr_Z_12_s1
24.861
25.683
cpu_1/data_addr_Z_12_s
27.141
27.767
bu/n109_s14
31.510
32.332
bu/n109_s6
33.163
33.985
bu/n109_s2
34.812
35.844
bu/uart_ren_Z_s
38.010
39.109
uart_controller/n168_s21
39.610
40.642
uart_controller/n172_s9
42.145
43.244
uart_controller/data_out_3_s0
43.244
=====
SETUP
-4.208
43.177
38.969
clk_ibuf
0.000
2.088
cpu_1/IDEX_instr_rs1_0_s1
2.332
2.790
cpu_1/control_bypass_ex/n17_s0
4.912
5.957
cpu_1/control_bypass_ex/n18_s0
5.957
6.014
cpu_1/control_bypass_ex/n19_s0
6.014
6.071
cpu_1/control_bypass_ex/n20_s0
6.071
6.128
cpu_1/control_bypass_ex/n21_s0
6.128
6.185
cpu_1/ALUInA_31_s7
6.759
7.791
cpu_1/ALUInA_5_s4
9.288
10.320
cpu_1/ALUInA_5_s3
10.326
11.425
cpu_1/ALUInA_5_s2
13.219
13.845
cpu_1/ALUInA_5_s6
15.162
15.788
cpu_1/cpu_alu/unsigned_sub_5_s
17.935
18.893
cpu_1/cpu_alu/unsigned_sub_6_s
18.893
18.950
cpu_1/cpu_alu/unsigned_sub_7_s
18.950
19.007
cpu_1/cpu_alu/unsigned_sub_8_s
19.007
19.064
cpu_1/cpu_alu/unsigned_sub_9_s
19.064
19.121
cpu_1/cpu_alu/unsigned_sub_10_s
19.121
19.178
cpu_1/cpu_alu/unsigned_sub_11_s
19.178
19.235
cpu_1/cpu_alu/unsigned_sub_12_s
19.235
19.292
cpu_1/cpu_alu/unsigned_sub_13_s
19.292
19.855
cpu_1/data_addr_Z_12_s27
21.149
21.775
cpu_1/data_addr_Z_12_s23
22.750
23.376
cpu_1/data_addr_Z_12_s10
23.381
24.442
cpu_1/data_addr_Z_12_s1
24.861
25.683
cpu_1/data_addr_Z_12_s
27.141
27.767
bu/n109_s14
31.510
32.332
bu/n109_s6
33.163
33.985
bu/n109_s2
34.812
35.844
bu/uart_ren_Z_s
38.010
39.109
uart_controller/n168_s21
39.610
40.642
uart_controller/n175_s9
42.145
43.177
uart_controller/data_out_0_s0
43.177
=====
SETUP
-4.208
43.403
39.195
clk_ibuf
0.000
2.088
cpu_1/MEMWB_funct3_0_s0
2.332
2.790
cpu_1/wRegData_31_s5
4.122
5.154
cpu_1/wRegData_31_s2
5.981
7.013
cpu_1/wRegData_19_s0
10.132
11.193
cpu_1/ALUInA_19_s3
11.629
12.728
cpu_1/ALUInA_19_s0
14.836
15.935
cpu_1/cpu_alu/n52_s4
17.762
18.388
cpu_1/cpu_alu/n50_s2
18.399
19.025
cpu_1/data_addr_Z_9_s36
20.666
21.468
cpu_1/data_addr_Z_9_s24
21.887
22.986
cpu_1/n2045_s4
25.094
26.193
bu/n182_s29
27.018
28.050
bu/n182_s21
29.988
30.810
bu/n182_s11
32.434
33.256
bu/n182_s7
34.231
35.330
bu/n182_s5
36.206
37.305
mem/data_mem_0_s6
38.858
39.890
mem/data_mem_3_s5
40.390
41.451
mem/data_mem_3_data_mem_3_0_0_s0
43.403
=====
SETUP
-4.190
43.159
38.969
clk_ibuf
0.000
2.088
cpu_1/IDEX_instr_rs1_3_s1
2.332
2.790
cpu_1/control_bypass_ex/n10_s0
4.896
5.941
cpu_1/control_bypass_ex/n11_s0
5.941
5.998
cpu_1/ALUInA_31_s4
7.700
8.522
cpu_1/ALUInA_28_s2
10.679
11.501
cpu_1/ALUInA_28_s3
11.991
13.090
cpu_1/ALUInA_28_s0
14.555
15.181
cpu_1/cpu_alu/n61_s4
17.305
18.127
cpu_1/cpu_alu/n61_s2
18.943
19.569
cpu_1/data_addr_Z_4_s28
20.868
21.967
cpu_1/data_addr_Z_4_s21
22.775
23.836
cpu_1/data_addr_Z_4_s16
24.255
25.287
cpu_1/data_addr_Z_4_s15
26.747
27.569
flashController/n1277_s3
30.530
31.156
flashController/n1279_s3
32.461
33.086
flashController/n1279_s1
33.507
34.133
bu/data_read_30_s5
36.583
37.615
bu/data_read_15_s2
39.300
40.122
bu/data_read_15_s
42.060
43.159
cpu_1/MEMWB_DMemOut_15_s0
43.159
=====
SETUP
-4.182
43.151
38.969
clk_ibuf
0.000
2.088
cpu_1/MEMWB_funct3_0_s0
2.332
2.790
cpu_1/wRegData_31_s5
4.122
5.154
cpu_1/wRegData_31_s2
5.981
7.013
cpu_1/wRegData_19_s0
10.132
11.193
cpu_1/ALUInA_19_s3
11.629
12.728
cpu_1/ALUInA_19_s0
14.836
15.935
cpu_1/cpu_alu/n52_s4
17.762
18.388
cpu_1/cpu_alu/n50_s2
18.399
19.025
cpu_1/data_addr_Z_9_s36
20.666
21.468
cpu_1/data_addr_Z_9_s24
21.887
22.986
cpu_1/n2045_s4
25.094
26.193
bu/n182_s29
27.018
28.050
bu/n182_s21
29.988
30.810
bu/n182_s11
32.434
33.256
bu/n182_s7
34.231
35.330
bu/data_read_28_s4
38.946
40.045
bu/data_read_28_s1
40.849
41.910
bu/data_read_28_s
42.329
43.151
cpu_1/MEMWB_DMemOut_28_s0
43.151
=====
SETUP
-4.112
43.438
39.326
clk_ibuf
0.000
2.088
cpu_1/MEMWB_funct3_0_s0
2.332
2.790
cpu_1/wRegData_31_s5
4.122
5.154
cpu_1/wRegData_31_s2
5.981
7.013
cpu_1/wRegData_19_s0
10.132
11.193
cpu_1/ALUInA_19_s3
11.629
12.728
cpu_1/ALUInA_19_s0
14.836
15.935
cpu_1/cpu_alu/n52_s4
17.762
18.388
cpu_1/cpu_alu/n50_s2
18.399
19.025
cpu_1/data_addr_Z_9_s36
20.666
21.468
cpu_1/data_addr_Z_9_s24
21.887
22.986
cpu_1/n2045_s4
25.094
26.193
bu/n182_s29
27.018
28.050
bu/n182_s21
29.988
30.810
bu/n182_s11
32.434
33.256
bu/n182_s7
34.231
35.330
bu/n182_s5
36.206
37.305
mem/data_mem_0_s6
38.858
39.890
mem/data_out_31_s5
41.196
42.257
mem/data_out_29_s0
43.438
=====
SETUP
-4.112
43.438
39.326
clk_ibuf
0.000
2.088
cpu_1/MEMWB_funct3_0_s0
2.332
2.790
cpu_1/wRegData_31_s5
4.122
5.154
cpu_1/wRegData_31_s2
5.981
7.013
cpu_1/wRegData_19_s0
10.132
11.193
cpu_1/ALUInA_19_s3
11.629
12.728
cpu_1/ALUInA_19_s0
14.836
15.935
cpu_1/cpu_alu/n52_s4
17.762
18.388
cpu_1/cpu_alu/n50_s2
18.399
19.025
cpu_1/data_addr_Z_9_s36
20.666
21.468
cpu_1/data_addr_Z_9_s24
21.887
22.986
cpu_1/n2045_s4
25.094
26.193
bu/n182_s29
27.018
28.050
bu/n182_s21
29.988
30.810
bu/n182_s11
32.434
33.256
bu/n182_s7
34.231
35.330
bu/n182_s5
36.206
37.305
mem/data_mem_0_s6
38.858
39.890
mem/data_out_31_s5
41.196
42.257
mem/data_out_31_s0
43.438
=====
SETUP
-4.098
43.424
39.326
clk_ibuf
0.000
2.088
cpu_1/MEMWB_funct3_0_s0
2.332
2.790
cpu_1/wRegData_31_s5
4.122
5.154
cpu_1/wRegData_31_s2
5.981
7.013
cpu_1/wRegData_19_s0
10.132
11.193
cpu_1/ALUInA_19_s3
11.629
12.728
cpu_1/ALUInA_19_s0
14.836
15.935
cpu_1/cpu_alu/n52_s4
17.762
18.388
cpu_1/cpu_alu/n50_s2
18.399
19.025
cpu_1/data_addr_Z_9_s36
20.666
21.468
cpu_1/data_addr_Z_9_s24
21.887
22.986
cpu_1/n2045_s4
25.094
26.193
bu/n182_s29
27.018
28.050
bu/n182_s21
29.988
30.810
bu/n182_s11
32.434
33.256
bu/n182_s7
34.231
35.330
bu/n182_s5
36.206
37.305
mem/data_mem_0_s6
38.858
39.890
mem/data_out_31_s5
41.196
42.257
mem/data_out_21_s0
43.424
=====
SETUP
-4.098
43.424
39.326
clk_ibuf
0.000
2.088
cpu_1/MEMWB_funct3_0_s0
2.332
2.790
cpu_1/wRegData_31_s5
4.122
5.154
cpu_1/wRegData_31_s2
5.981
7.013
cpu_1/wRegData_19_s0
10.132
11.193
cpu_1/ALUInA_19_s3
11.629
12.728
cpu_1/ALUInA_19_s0
14.836
15.935
cpu_1/cpu_alu/n52_s4
17.762
18.388
cpu_1/cpu_alu/n50_s2
18.399
19.025
cpu_1/data_addr_Z_9_s36
20.666
21.468
cpu_1/data_addr_Z_9_s24
21.887
22.986
cpu_1/n2045_s4
25.094
26.193
bu/n182_s29
27.018
28.050
bu/n182_s21
29.988
30.810
bu/n182_s11
32.434
33.256
bu/n182_s7
34.231
35.330
bu/n182_s5
36.206
37.305
mem/data_mem_0_s6
38.858
39.890
mem/data_out_31_s5
41.196
42.257
mem/data_out_24_s0
43.424
=====
SETUP
-4.065
43.391
39.326
clk_ibuf
0.000
2.088
cpu_1/MEMWB_funct3_0_s0
2.332
2.790
cpu_1/wRegData_31_s5
4.122
5.154
cpu_1/wRegData_31_s2
5.981
7.013
cpu_1/wRegData_19_s0
10.132
11.193
cpu_1/ALUInA_19_s3
11.629
12.728
cpu_1/ALUInA_19_s0
14.836
15.935
cpu_1/cpu_alu/n52_s4
17.762
18.388
cpu_1/cpu_alu/n50_s2
18.399
19.025
cpu_1/data_addr_Z_9_s36
20.666
21.468
cpu_1/data_addr_Z_9_s24
21.887
22.986
cpu_1/n2045_s4
25.094
26.193
bu/n182_s29
27.018
28.050
bu/n182_s21
29.988
30.810
bu/n182_s11
32.434
33.256
bu/n182_s7
34.231
35.330
bu/n182_s5
36.206
37.305
mem/data_mem_0_s6
38.858
39.890
mem/data_out_31_s5
41.196
42.257
mem/data_out_15_s0
43.391
=====
SETUP
-4.062
43.031
38.969
clk_ibuf
0.000
2.088
cpu_1/MEMWB_funct3_0_s0
2.332
2.790
cpu_1/wRegData_31_s5
4.122
5.154
cpu_1/wRegData_31_s2
5.981
7.013
cpu_1/wRegData_19_s0
10.132
11.193
cpu_1/ALUInA_19_s3
11.629
12.728
cpu_1/ALUInA_19_s0
14.836
15.935
cpu_1/cpu_alu/n52_s4
17.762
18.388
cpu_1/cpu_alu/n50_s2
18.399
19.025
cpu_1/data_addr_Z_9_s36
20.666
21.468
cpu_1/data_addr_Z_9_s24
21.887
22.986
cpu_1/n2045_s4
25.094
26.193
bu/n182_s29
27.018
28.050
bu/n182_s21
29.988
30.810
bu/n182_s11
32.434
33.256
bu/n182_s7
34.231
35.330
bu/n182_s5
36.206
37.305
bu/data_read_3_s0
40.778
41.580
bu/data_read_3_s
41.999
43.031
cpu_1/MEMWB_DMemOut_3_s0
43.031
=====
SETUP
-4.046
43.015
38.969
clk_ibuf
0.000
2.088
cpu_1/IDEX_instr_rs1_3_s1
2.332
2.790
cpu_1/control_bypass_ex/n10_s0
4.896
5.941
cpu_1/control_bypass_ex/n11_s0
5.941
5.998
cpu_1/ALUInA_31_s4
7.700
8.522
cpu_1/ALUInA_28_s2
10.679
11.501
cpu_1/ALUInA_28_s3
11.991
13.090
cpu_1/ALUInA_28_s0
14.555
15.181
cpu_1/cpu_alu/n61_s4
17.305
18.127
cpu_1/cpu_alu/n61_s2
18.943
19.569
cpu_1/data_addr_Z_4_s28
20.868
21.967
cpu_1/data_addr_Z_4_s21
22.775
23.836
cpu_1/data_addr_Z_4_s16
24.255
25.287
cpu_1/data_addr_Z_4_s15
26.747
27.569
flashController/n1277_s3
30.530
31.156
flashController/n1279_s3
32.461
33.086
flashController/n1279_s1
33.507
34.133
bu/data_read_30_s5
36.583
37.615
bu/data_read_10_s2
39.464
40.286
bu/data_read_10_s
42.389
43.015
cpu_1/MEMWB_DMemOut_10_s0
43.015
=====
SETUP
-4.020
43.346
39.326
clk_ibuf
0.000
2.088
cpu_1/MEMWB_funct3_0_s0
2.332
2.790
cpu_1/wRegData_31_s5
4.122
5.154
cpu_1/wRegData_31_s2
5.981
7.013
cpu_1/wRegData_19_s0
10.132
11.193
cpu_1/ALUInA_19_s3
11.629
12.728
cpu_1/ALUInA_19_s0
14.836
15.935
cpu_1/cpu_alu/n52_s4
17.762
18.388
cpu_1/cpu_alu/n50_s2
18.399
19.025
cpu_1/data_addr_Z_9_s36
20.666
21.468
cpu_1/data_addr_Z_9_s24
21.887
22.986
cpu_1/n2045_s4
25.094
26.193
bu/n182_s29
27.018
28.050
bu/n182_s21
29.988
30.810
bu/n182_s11
32.434
33.256
bu/n182_s7
34.231
35.330
bu/n182_s5
36.206
37.305
mem/data_mem_0_s6
38.858
39.890
mem/data_out_31_s5
41.196
42.257
mem/data_out_25_s0
43.346
=====
HOLD
0.567
2.156
1.589
clk_ibuf
0.000
1.392
uart_controller/uart_inst/byteReady_s2
1.577
1.910
uart_controller/uart_inst/data_out_1_s0
2.156
=====
HOLD
0.567
2.156
1.589
clk_ibuf
0.000
1.392
uart_controller/uart_inst/byteReady_s2
1.577
1.910
uart_controller/uart_inst/data_out_4_s0
2.156
=====
HOLD
0.571
2.147
1.577
clk_ibuf
0.000
1.392
uart_controller/uart_inst/dataIn_2_s0
1.577
1.910
uart_controller/uart_inst/dataIn_1_s0
2.147
=====
HOLD
0.571
2.147
1.577
clk_ibuf
0.000
1.392
uart_controller/uart_inst/dataIn_4_s0
1.577
1.910
uart_controller/uart_inst/dataIn_3_s0
2.147
=====
HOLD
0.708
2.284
1.577
clk_ibuf
0.000
1.392
counter27mhz/subCounter_3_s0
1.577
1.910
counter27mhz/n60_s2
1.912
2.284
counter27mhz/subCounter_3_s0
2.284
=====
HOLD
0.708
2.284
1.577
clk_ibuf
0.000
1.392
counter27mhz/subCounter_6_s0
1.577
1.910
counter27mhz/n57_s2
1.912
2.284
counter27mhz/subCounter_6_s0
2.284
=====
HOLD
0.708
2.284
1.577
clk_ibuf
0.000
1.392
counter27mhz/subCounter_10_s0
1.577
1.910
counter27mhz/n53_s2
1.912
2.284
counter27mhz/subCounter_10_s0
2.284
=====
HOLD
0.708
2.284
1.577
clk_ibuf
0.000
1.392
counter1mhz/subCounter_3_s0
1.577
1.910
counter1mhz/n63_s2
1.912
2.284
counter1mhz/subCounter_3_s0
2.284
=====
HOLD
0.708
2.284
1.577
clk_ibuf
0.000
1.392
counter1mhz/subCounter_10_s0
1.577
1.910
counter1mhz/n56_s2
1.912
2.284
counter1mhz/subCounter_10_s0
2.284
=====
HOLD
0.708
2.284
1.577
clk_ibuf
0.000
1.392
uart_controller/uart_inst/rxBitNumber_2_s1
1.577
1.910
uart_controller/uart_inst/n196_s13
1.912
2.284
uart_controller/uart_inst/rxBitNumber_2_s1
2.284
=====
HOLD
0.708
2.284
1.577
clk_ibuf
0.000
1.392
uart_controller/uart_inst/rxCounter_5_s1
1.577
1.910
uart_controller/uart_inst/n189_s12
1.912
2.284
uart_controller/uart_inst/rxCounter_5_s1
2.284
=====
HOLD
0.708
2.284
1.577
clk_ibuf
0.000
1.392
uart_controller/data_out_1_s0
1.577
1.910
uart_controller/n174_s9
1.912
2.284
uart_controller/data_out_1_s0
2.284
=====
HOLD
0.708
2.284
1.577
clk_ibuf
0.000
1.392
uart_controller/data_out_3_s0
1.577
1.910
uart_controller/n172_s9
1.912
2.284
uart_controller/data_out_3_s0
2.284
=====
HOLD
0.708
2.284
1.577
clk_ibuf
0.000
1.392
uart_controller/data_out_7_s0
1.577
1.910
uart_controller/n168_s9
1.912
2.284
uart_controller/data_out_7_s0
2.284
=====
HOLD
0.708
2.284
1.577
clk_ibuf
0.000
1.392
flashController/navigator/bitsToSend_3_s1
1.577
1.910
flashController/navigator/n50_s4
1.912
2.284
flashController/navigator/bitsToSend_3_s1
2.284
=====
HOLD
0.708
2.284
1.577
clk_ibuf
0.000
1.392
flashController/navigator/bitsToSend_5_s1
1.577
1.910
flashController/navigator/n48_s4
1.912
2.284
flashController/navigator/bitsToSend_5_s1
2.284
=====
HOLD
0.708
2.284
1.577
clk_ibuf
0.000
1.392
flashController/navigator/bitsToSend_6_s1
1.577
1.910
flashController/navigator/n47_s4
1.912
2.284
flashController/navigator/bitsToSend_6_s1
2.284
=====
HOLD
0.708
2.284
1.577
clk_ibuf
0.000
1.392
flashController/navigator/counter_16_s0
1.577
1.910
flashController/navigator/n2116_s17
1.912
2.284
flashController/navigator/counter_16_s0
2.284
=====
HOLD
0.708
2.284
1.577
clk_ibuf
0.000
1.392
flashController/navigator/counter_32_s0
1.577
1.910
flashController/navigator/n2100_s17
1.912
2.284
flashController/navigator/counter_32_s0
2.284
=====
HOLD
0.708
2.284
1.577
clk_ibuf
0.000
1.392
mem/cnt_2_s0
1.577
1.910
mem/n215_s1
1.912
2.284
mem/cnt_2_s0
2.284
=====
HOLD
0.708
2.284
1.577
clk_ibuf
0.000
1.392
mem/cnt_4_s0
1.577
1.910
mem/n213_s1
1.912
2.284
mem/cnt_4_s0
2.284
=====
HOLD
0.708
2.284
1.577
clk_ibuf
0.000
1.392
cpu_1/IFID_instrColdStart_s3
1.577
1.910
cpu_1/n734_s6
1.912
2.284
cpu_1/IFID_instrColdStart_s3
2.284
=====
HOLD
0.708
2.284
1.577
clk_ibuf
0.000
1.392
txCounter_4_s2
1.577
1.910
n736_s9
1.912
2.284
txCounter_4_s2
2.284
=====
HOLD
0.708
2.284
1.577
clk_ibuf
0.000
1.392
txCounter_17_s2
1.577
1.910
n710_s9
1.912
2.284
txCounter_17_s2
2.284
=====
HOLD
0.708
2.284
1.577
clk_ibuf
0.000
1.392
txCounter_19_s2
1.577
1.910
n706_s9
1.912
2.284
txCounter_19_s2
2.284
