
4YP_Software.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00005e50  00400000  00400000  00010000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000218  20400000  00405e50  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000004b4  20400218  00406068  00020218  2**2
                  ALLOC
  3 .heap         00000204  204006cc  0040651c  00020218  2**0
                  ALLOC
  4 .stack        00000400  204008d0  00406720  00020218  2**0
                  ALLOC
  5 .ARM.attributes 0000002e  00000000  00000000  00020218  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  00020246  2**0
                  CONTENTS, READONLY
  7 .debug_info   00024f91  00000000  00000000  0002029f  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00004b62  00000000  00000000  00045230  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    0000baf9  00000000  00000000  00049d92  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000d48  00000000  00000000  0005588b  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000b80  00000000  00000000  000565d3  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00046372  00000000  00000000  00057153  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0001cb79  00000000  00000000  0009d4c5  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00155bd7  00000000  00000000  000ba03e  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00002e7c  00000000  00000000  0020fc18  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	d0 0c 40 20 bd 05 40 00 b9 05 40 00 b9 05 40 00     ..@ ..@...@...@.
  400010:	b9 05 40 00 b9 05 40 00 b9 05 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	b9 05 40 00 b9 05 40 00 00 00 00 00 b9 05 40 00     ..@...@.......@.
  40003c:	b9 05 40 00 b9 05 40 00 b9 05 40 00 b9 05 40 00     ..@...@...@...@.
  40004c:	b9 05 40 00 b9 05 40 00 b9 05 40 00 b9 05 40 00     ..@...@...@...@.
  40005c:	b9 05 40 00 b9 05 40 00 00 00 00 00 6d 19 40 00     ..@...@.....m.@.
  40006c:	b9 05 40 00 b9 05 40 00 b9 05 40 00 b9 05 40 00     ..@...@...@...@.
  40007c:	b9 05 40 00 61 19 40 00 b9 05 40 00 b9 05 40 00     ..@.a.@...@...@.
  40008c:	b9 05 40 00 b9 05 40 00 b9 05 40 00 b9 05 40 00     ..@...@...@...@.
  40009c:	29 1f 40 00 b9 05 40 00 b9 05 40 00 b9 05 40 00     ).@...@...@...@.
  4000ac:	b9 05 40 00 b9 05 40 00 41 15 40 00 b9 05 40 00     ..@...@.A.@...@.
  4000bc:	b9 1a 40 00 b9 05 40 00 b9 05 40 00 b9 05 40 00     ..@...@...@...@.
  4000cc:	b9 05 40 00 b9 05 40 00 31 17 40 00 b9 05 40 00     ..@...@.1.@...@.
  4000dc:	b9 05 40 00 55 15 40 00 b9 05 40 00 b9 05 40 00     ..@.U.@...@...@.
  4000ec:	b9 05 40 00 b9 05 40 00 b9 05 40 00 b9 05 40 00     ..@...@...@...@.
  4000fc:	b9 05 40 00 b9 05 40 00 b9 05 40 00 3d 1f 40 00     ..@...@...@.=.@.
  40010c:	b9 05 40 00 b9 05 40 00 00 00 00 00 00 00 00 00     ..@...@.........
  40011c:	00 00 00 00 b9 05 40 00 b9 05 40 00 99 22 40 00     ......@...@.."@.
  40012c:	b9 05 40 00 cd 1a 40 00 b9 05 40 00 b9 05 40 00     ..@...@...@...@.
  40013c:	b9 05 40 00 b9 05 40 00 b9 05 40 00 b9 05 40 00     ..@...@...@...@.
  40014c:	b9 05 40 00 b9 05 40 00 b9 05 40 00 b9 05 40 00     ..@...@...@...@.
  40015c:	b9 05 40 00 b9 05 40 00 b9 05 40 00                 ..@...@...@.

00400168 <__do_global_dtors_aux>:
  400168:	b510      	push	{r4, lr}
  40016a:	4c05      	ldr	r4, [pc, #20]	; (400180 <__do_global_dtors_aux+0x18>)
  40016c:	7823      	ldrb	r3, [r4, #0]
  40016e:	b933      	cbnz	r3, 40017e <__do_global_dtors_aux+0x16>
  400170:	4b04      	ldr	r3, [pc, #16]	; (400184 <__do_global_dtors_aux+0x1c>)
  400172:	b113      	cbz	r3, 40017a <__do_global_dtors_aux+0x12>
  400174:	4804      	ldr	r0, [pc, #16]	; (400188 <__do_global_dtors_aux+0x20>)
  400176:	f3af 8000 	nop.w
  40017a:	2301      	movs	r3, #1
  40017c:	7023      	strb	r3, [r4, #0]
  40017e:	bd10      	pop	{r4, pc}
  400180:	20400218 	.word	0x20400218
  400184:	00000000 	.word	0x00000000
  400188:	00405e50 	.word	0x00405e50

0040018c <frame_dummy>:
  40018c:	4b0c      	ldr	r3, [pc, #48]	; (4001c0 <frame_dummy+0x34>)
  40018e:	b143      	cbz	r3, 4001a2 <frame_dummy+0x16>
  400190:	480c      	ldr	r0, [pc, #48]	; (4001c4 <frame_dummy+0x38>)
  400192:	490d      	ldr	r1, [pc, #52]	; (4001c8 <frame_dummy+0x3c>)
  400194:	b510      	push	{r4, lr}
  400196:	f3af 8000 	nop.w
  40019a:	480c      	ldr	r0, [pc, #48]	; (4001cc <frame_dummy+0x40>)
  40019c:	6803      	ldr	r3, [r0, #0]
  40019e:	b923      	cbnz	r3, 4001aa <frame_dummy+0x1e>
  4001a0:	bd10      	pop	{r4, pc}
  4001a2:	480a      	ldr	r0, [pc, #40]	; (4001cc <frame_dummy+0x40>)
  4001a4:	6803      	ldr	r3, [r0, #0]
  4001a6:	b933      	cbnz	r3, 4001b6 <frame_dummy+0x2a>
  4001a8:	4770      	bx	lr
  4001aa:	4b09      	ldr	r3, [pc, #36]	; (4001d0 <frame_dummy+0x44>)
  4001ac:	2b00      	cmp	r3, #0
  4001ae:	d0f7      	beq.n	4001a0 <frame_dummy+0x14>
  4001b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4001b4:	4718      	bx	r3
  4001b6:	4b06      	ldr	r3, [pc, #24]	; (4001d0 <frame_dummy+0x44>)
  4001b8:	2b00      	cmp	r3, #0
  4001ba:	d0f5      	beq.n	4001a8 <frame_dummy+0x1c>
  4001bc:	4718      	bx	r3
  4001be:	bf00      	nop
  4001c0:	00000000 	.word	0x00000000
  4001c4:	00405e50 	.word	0x00405e50
  4001c8:	2040021c 	.word	0x2040021c
  4001cc:	00405e50 	.word	0x00405e50
  4001d0:	00000000 	.word	0x00000000

004001d4 <atmel_start_init>:

/**
 * Initializes MCU, drivers and middleware in the project
 **/
void atmel_start_init(void)
{
  4001d4:	b508      	push	{r3, lr}
	system_init();
  4001d6:	4b02      	ldr	r3, [pc, #8]	; (4001e0 <atmel_start_init+0xc>)
  4001d8:	4798      	blx	r3
	stdio_redirect_init();
  4001da:	4b02      	ldr	r3, [pc, #8]	; (4001e4 <atmel_start_init+0x10>)
  4001dc:	4798      	blx	r3
  4001de:	bd08      	pop	{r3, pc}
  4001e0:	00400a8d 	.word	0x00400a8d
  4001e4:	00402491 	.word	0x00402491

004001e8 <dma_adc_1_callback>:
		printf("%i %i %i %i  \n", voltage, currents[0], currents[1], currents[2],currents[3]);
	}
	
}

static void dma_adc_1_callback(struct _dma_resource *resource){
  4001e8:	b530      	push	{r4, r5, lr}
  4001ea:	b083      	sub	sp, #12
	//just for testing
	printf("interrupt - ADC 1 - %i %i %i %i  \n", (int)dma_adc_1_buff[0],(int)dma_adc_1_buff[1],(int)dma_adc_1_buff[2],(int)dma_adc_1_buff[3]);
  4001ec:	4820      	ldr	r0, [pc, #128]	; (400270 <dma_adc_1_callback+0x88>)
  4001ee:	6801      	ldr	r1, [r0, #0]
  4001f0:	6842      	ldr	r2, [r0, #4]
  4001f2:	6883      	ldr	r3, [r0, #8]
  4001f4:	68c0      	ldr	r0, [r0, #12]
  4001f6:	9000      	str	r0, [sp, #0]
  4001f8:	481e      	ldr	r0, [pc, #120]	; (400274 <dma_adc_1_callback+0x8c>)
  4001fa:	4c1f      	ldr	r4, [pc, #124]	; (400278 <dma_adc_1_callback+0x90>)
  4001fc:	47a0      	blx	r4
	
	//go through the values that the DMA got and get the ones that we need (currents and bus voltage)
	for (int i =0; i < ADC_1_NUM_ACTIVE_CHANNELS; i++){
  4001fe:	2300      	movs	r3, #0
  400200:	e008      	b.n	400214 <dma_adc_1_callback+0x2c>
		
		switch((dma_adc_1_buff[i] & AFEC_LCDR_CHNB_Msk)){
			
			case AFEC_LCDR_CHNB(ADC_CURRENT_C_CHANNEL):
				currents[2] = (int) (dma_adc_1_buff[i] & AFEC_LCDR_LDATA_Msk);
  400202:	b292      	uxth	r2, r2
  400204:	491d      	ldr	r1, [pc, #116]	; (40027c <dma_adc_1_callback+0x94>)
  400206:	608a      	str	r2, [r1, #8]
				ready_values |= (1<<2);
  400208:	4919      	ldr	r1, [pc, #100]	; (400270 <dma_adc_1_callback+0x88>)
  40020a:	7c0a      	ldrb	r2, [r1, #16]
  40020c:	f042 0204 	orr.w	r2, r2, #4
  400210:	740a      	strb	r2, [r1, #16]
	for (int i =0; i < ADC_1_NUM_ACTIVE_CHANNELS; i++){
  400212:	3301      	adds	r3, #1
  400214:	2b03      	cmp	r3, #3
  400216:	dc13      	bgt.n	400240 <dma_adc_1_callback+0x58>
		switch((dma_adc_1_buff[i] & AFEC_LCDR_CHNB_Msk)){
  400218:	4a15      	ldr	r2, [pc, #84]	; (400270 <dma_adc_1_callback+0x88>)
  40021a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
  40021e:	f002 6170 	and.w	r1, r2, #251658240	; 0xf000000
  400222:	f1b1 7f80 	cmp.w	r1, #16777216	; 0x1000000
  400226:	d0ec      	beq.n	400202 <dma_adc_1_callback+0x1a>
  400228:	f1b1 6fc0 	cmp.w	r1, #100663296	; 0x6000000
  40022c:	d1f1      	bne.n	400212 <dma_adc_1_callback+0x2a>
				break;
			
			case AFEC_LCDR_CHNB(ADC_SUPPL_VOLTAGE_CHANNEL):
				voltage = (int) (dma_adc_1_buff[i] & AFEC_LCDR_LDATA_Msk);
  40022e:	b292      	uxth	r2, r2
  400230:	4913      	ldr	r1, [pc, #76]	; (400280 <dma_adc_1_callback+0x98>)
  400232:	600a      	str	r2, [r1, #0]
				ready_values |= (1<<3);
  400234:	490e      	ldr	r1, [pc, #56]	; (400270 <dma_adc_1_callback+0x88>)
  400236:	7c0a      	ldrb	r2, [r1, #16]
  400238:	f042 0208 	orr.w	r2, r2, #8
  40023c:	740a      	strb	r2, [r1, #16]
				break;
  40023e:	e7e8      	b.n	400212 <dma_adc_1_callback+0x2a>
			default:
				;
		}
	}
	
	if(ready_values == ALL_VALUES_READY){
  400240:	4b0b      	ldr	r3, [pc, #44]	; (400270 <dma_adc_1_callback+0x88>)
  400242:	7c1b      	ldrb	r3, [r3, #16]
  400244:	2b0f      	cmp	r3, #15
  400246:	d001      	beq.n	40024c <dma_adc_1_callback+0x64>
		
		//launch control loop
		printf("Data collected, launching control loop from adc 1 \n");
		printf("%i %i %i %i  \n", voltage, currents[0], currents[1], currents[2],currents[3]);
	}
}
  400248:	b003      	add	sp, #12
  40024a:	bd30      	pop	{r4, r5, pc}
		ready_values = 0;
  40024c:	2200      	movs	r2, #0
  40024e:	4b08      	ldr	r3, [pc, #32]	; (400270 <dma_adc_1_callback+0x88>)
  400250:	741a      	strb	r2, [r3, #16]
		printf("Data collected, launching control loop from adc 1 \n");
  400252:	480c      	ldr	r0, [pc, #48]	; (400284 <dma_adc_1_callback+0x9c>)
  400254:	4c08      	ldr	r4, [pc, #32]	; (400278 <dma_adc_1_callback+0x90>)
  400256:	47a0      	blx	r4
		printf("%i %i %i %i  \n", voltage, currents[0], currents[1], currents[2],currents[3]);
  400258:	4808      	ldr	r0, [pc, #32]	; (40027c <dma_adc_1_callback+0x94>)
  40025a:	6843      	ldr	r3, [r0, #4]
  40025c:	6802      	ldr	r2, [r0, #0]
  40025e:	4908      	ldr	r1, [pc, #32]	; (400280 <dma_adc_1_callback+0x98>)
  400260:	6809      	ldr	r1, [r1, #0]
  400262:	68c5      	ldr	r5, [r0, #12]
  400264:	9501      	str	r5, [sp, #4]
  400266:	6880      	ldr	r0, [r0, #8]
  400268:	9000      	str	r0, [sp, #0]
  40026a:	4807      	ldr	r0, [pc, #28]	; (400288 <dma_adc_1_callback+0xa0>)
  40026c:	47a0      	blx	r4
}
  40026e:	e7eb      	b.n	400248 <dma_adc_1_callback+0x60>
  400270:	20400234 	.word	0x20400234
  400274:	004056c8 	.word	0x004056c8
  400278:	004036d1 	.word	0x004036d1
  40027c:	204004d0 	.word	0x204004d0
  400280:	204004cc 	.word	0x204004cc
  400284:	004056ec 	.word	0x004056ec
  400288:	004056dc 	.word	0x004056dc

0040028c <dma_adc_0_callback>:
static void dma_adc_0_callback(struct _dma_resource *resource){
  40028c:	b530      	push	{r4, r5, lr}
  40028e:	b085      	sub	sp, #20
	printf("interrupt - ADC 0 - %i %i %i %i %i %i  \n", (int)dma_adc_0_buff[0],(int)dma_adc_0_buff[1],(int)dma_adc_0_buff[2],(int)dma_adc_0_buff[3],\
  400290:	4823      	ldr	r0, [pc, #140]	; (400320 <dma_adc_0_callback+0x94>)
  400292:	6941      	ldr	r1, [r0, #20]
  400294:	6982      	ldr	r2, [r0, #24]
  400296:	69c3      	ldr	r3, [r0, #28]
  400298:	6a04      	ldr	r4, [r0, #32]
		(int)dma_adc_0_buff[4],(int)dma_adc_0_buff[5]);
  40029a:	6a45      	ldr	r5, [r0, #36]	; 0x24
  40029c:	6a80      	ldr	r0, [r0, #40]	; 0x28
	printf("interrupt - ADC 0 - %i %i %i %i %i %i  \n", (int)dma_adc_0_buff[0],(int)dma_adc_0_buff[1],(int)dma_adc_0_buff[2],(int)dma_adc_0_buff[3],\
  40029e:	9002      	str	r0, [sp, #8]
  4002a0:	9501      	str	r5, [sp, #4]
  4002a2:	9400      	str	r4, [sp, #0]
  4002a4:	481f      	ldr	r0, [pc, #124]	; (400324 <dma_adc_0_callback+0x98>)
  4002a6:	4c20      	ldr	r4, [pc, #128]	; (400328 <dma_adc_0_callback+0x9c>)
  4002a8:	47a0      	blx	r4
	for (int i =0; i<ADC_0_NUM_ACTIVE_CHANNELS; i++){
  4002aa:	2300      	movs	r3, #0
  4002ac:	e008      	b.n	4002c0 <dma_adc_0_callback+0x34>
				currents[1] = (int) (dma_adc_0_buff[i] & AFEC_LCDR_LDATA_Msk);
  4002ae:	b292      	uxth	r2, r2
  4002b0:	491e      	ldr	r1, [pc, #120]	; (40032c <dma_adc_0_callback+0xa0>)
  4002b2:	604a      	str	r2, [r1, #4]
				ready_values |= (1<<1);
  4002b4:	491a      	ldr	r1, [pc, #104]	; (400320 <dma_adc_0_callback+0x94>)
  4002b6:	7c0a      	ldrb	r2, [r1, #16]
  4002b8:	f042 0202 	orr.w	r2, r2, #2
  4002bc:	740a      	strb	r2, [r1, #16]
	for (int i =0; i<ADC_0_NUM_ACTIVE_CHANNELS; i++){
  4002be:	3301      	adds	r3, #1
  4002c0:	2b05      	cmp	r3, #5
  4002c2:	dc14      	bgt.n	4002ee <dma_adc_0_callback+0x62>
		switch((dma_adc_0_buff[i] & AFEC_LCDR_CHNB_Msk)){
  4002c4:	4a16      	ldr	r2, [pc, #88]	; (400320 <dma_adc_0_callback+0x94>)
  4002c6:	eb02 0283 	add.w	r2, r2, r3, lsl #2
  4002ca:	6952      	ldr	r2, [r2, #20]
  4002cc:	f002 6170 	and.w	r1, r2, #251658240	; 0xf000000
  4002d0:	f1b1 7f00 	cmp.w	r1, #33554432	; 0x2000000
  4002d4:	d0eb      	beq.n	4002ae <dma_adc_0_callback+0x22>
  4002d6:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  4002da:	d1f0      	bne.n	4002be <dma_adc_0_callback+0x32>
				currents[0] = (int) (dma_adc_0_buff[i] & AFEC_LCDR_LDATA_Msk);
  4002dc:	b292      	uxth	r2, r2
  4002de:	4913      	ldr	r1, [pc, #76]	; (40032c <dma_adc_0_callback+0xa0>)
  4002e0:	600a      	str	r2, [r1, #0]
				ready_values |= (1<<0);
  4002e2:	490f      	ldr	r1, [pc, #60]	; (400320 <dma_adc_0_callback+0x94>)
  4002e4:	7c0a      	ldrb	r2, [r1, #16]
  4002e6:	f042 0201 	orr.w	r2, r2, #1
  4002ea:	740a      	strb	r2, [r1, #16]
				break;
  4002ec:	e7e7      	b.n	4002be <dma_adc_0_callback+0x32>
	if(ready_values == ALL_VALUES_READY){
  4002ee:	4b0c      	ldr	r3, [pc, #48]	; (400320 <dma_adc_0_callback+0x94>)
  4002f0:	7c1b      	ldrb	r3, [r3, #16]
  4002f2:	2b0f      	cmp	r3, #15
  4002f4:	d001      	beq.n	4002fa <dma_adc_0_callback+0x6e>
}
  4002f6:	b005      	add	sp, #20
  4002f8:	bd30      	pop	{r4, r5, pc}
		ready_values = 0;
  4002fa:	2200      	movs	r2, #0
  4002fc:	4b08      	ldr	r3, [pc, #32]	; (400320 <dma_adc_0_callback+0x94>)
  4002fe:	741a      	strb	r2, [r3, #16]
		printf("Data collected, launching control loop from adc 0\n");
  400300:	480b      	ldr	r0, [pc, #44]	; (400330 <dma_adc_0_callback+0xa4>)
  400302:	4c09      	ldr	r4, [pc, #36]	; (400328 <dma_adc_0_callback+0x9c>)
  400304:	47a0      	blx	r4
		printf("%i %i %i %i  \n", voltage, currents[0], currents[1], currents[2],currents[3]);
  400306:	4809      	ldr	r0, [pc, #36]	; (40032c <dma_adc_0_callback+0xa0>)
  400308:	6843      	ldr	r3, [r0, #4]
  40030a:	6802      	ldr	r2, [r0, #0]
  40030c:	4909      	ldr	r1, [pc, #36]	; (400334 <dma_adc_0_callback+0xa8>)
  40030e:	6809      	ldr	r1, [r1, #0]
  400310:	68c5      	ldr	r5, [r0, #12]
  400312:	9501      	str	r5, [sp, #4]
  400314:	6880      	ldr	r0, [r0, #8]
  400316:	9000      	str	r0, [sp, #0]
  400318:	4807      	ldr	r0, [pc, #28]	; (400338 <dma_adc_0_callback+0xac>)
  40031a:	47a0      	blx	r4
}
  40031c:	e7eb      	b.n	4002f6 <dma_adc_0_callback+0x6a>
  40031e:	bf00      	nop
  400320:	20400234 	.word	0x20400234
  400324:	00405720 	.word	0x00405720
  400328:	004036d1 	.word	0x004036d1
  40032c:	204004d0 	.word	0x204004d0
  400330:	0040574c 	.word	0x0040574c
  400334:	204004cc 	.word	0x204004cc
  400338:	004056dc 	.word	0x004056dc

0040033c <dma_adc_init>:


void dma_adc_init(void){
  40033c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	
	//channel 0 for ADC 0
	
	//source address = AFEC 0->LCDR
	//_dma_set_source_address(0,(void *) ((Afec *)((&ADC_0)->device.hw) + AFEC_LCDR_OFFSET));
	_dma_set_source_address			(DMA_ADC_0_CHANNEL,(void *)0x4003C020);	//there is a more adequate way of defining this, but I coundt get it to work
  400340:	4919      	ldr	r1, [pc, #100]	; (4003a8 <dma_adc_init+0x6c>)
  400342:	2000      	movs	r0, #0
  400344:	f8df 9080 	ldr.w	r9, [pc, #128]	; 4003c8 <dma_adc_init+0x8c>
  400348:	47c8      	blx	r9
	_dma_set_destination_address	(DMA_ADC_0_CHANNEL, dma_adc_0_buff);
  40034a:	f8df 8080 	ldr.w	r8, [pc, #128]	; 4003cc <dma_adc_init+0x90>
  40034e:	f108 0114 	add.w	r1, r8, #20
  400352:	2000      	movs	r0, #0
  400354:	4f15      	ldr	r7, [pc, #84]	; (4003ac <dma_adc_init+0x70>)
  400356:	47b8      	blx	r7
	_dma_set_data_amount			(DMA_ADC_0_CHANNEL , ADC_0_SIZE_OF_GENERATED_DATA);
  400358:	2118      	movs	r1, #24
  40035a:	2000      	movs	r0, #0
  40035c:	4d14      	ldr	r5, [pc, #80]	; (4003b0 <dma_adc_init+0x74>)
  40035e:	47a8      	blx	r5
	
	//set callback function
	struct _dma_resource **res0;
	_dma_get_channel_resource(res0, DMA_ADC_0_CHANNEL);
  400360:	2100      	movs	r1, #0
  400362:	460c      	mov	r4, r1
  400364:	4608      	mov	r0, r1
  400366:	4e13      	ldr	r6, [pc, #76]	; (4003b4 <dma_adc_init+0x78>)
  400368:	47b0      	blx	r6
	(*res0)->dma_cb.transfer_done = dma_adc_0_callback;
  40036a:	6823      	ldr	r3, [r4, #0]
  40036c:	4a12      	ldr	r2, [pc, #72]	; (4003b8 <dma_adc_init+0x7c>)
  40036e:	601a      	str	r2, [r3, #0]
	
	//enable interrupt on successful transfer
	_dma_set_irq_state(DMA_ADC_0_CHANNEL, DMA_TRANSFER_COMPLETE_CB, true);
  400370:	2201      	movs	r2, #1
  400372:	4621      	mov	r1, r4
  400374:	4620      	mov	r0, r4
  400376:	4c11      	ldr	r4, [pc, #68]	; (4003bc <dma_adc_init+0x80>)
  400378:	47a0      	blx	r4
	
	//channel 0 for ADC 0
	
	//source address = AFEC 1->LCDR
	//_dma_set_source_address(0,(void *) ((Afec *)((&ADC_0)->device.hw) + AFEC_LCDR_OFFSET));
	_dma_set_source_address			(DMA_ADC_1_CHANNEL,(void *)0x40064020);	//there is a more adequate way of defining this, but I coundt get it to work
  40037a:	4911      	ldr	r1, [pc, #68]	; (4003c0 <dma_adc_init+0x84>)
  40037c:	2001      	movs	r0, #1
  40037e:	47c8      	blx	r9
	_dma_set_destination_address	(DMA_ADC_1_CHANNEL, dma_adc_1_buff);
  400380:	4641      	mov	r1, r8
  400382:	2001      	movs	r0, #1
  400384:	47b8      	blx	r7
	_dma_set_data_amount			(DMA_ADC_1_CHANNEL , ADC_1_SIZE_OF_GENERATED_DATA);
  400386:	2110      	movs	r1, #16
  400388:	2001      	movs	r0, #1
  40038a:	47a8      	blx	r5
	
	//set callback function
	struct _dma_resource **res1;
	_dma_get_channel_resource(res1, DMA_ADC_1_CHANNEL);
  40038c:	2101      	movs	r1, #1
  40038e:	2500      	movs	r5, #0
  400390:	4628      	mov	r0, r5
  400392:	47b0      	blx	r6
	(*res1)->dma_cb.transfer_done = dma_adc_1_callback;
  400394:	682b      	ldr	r3, [r5, #0]
  400396:	4a0b      	ldr	r2, [pc, #44]	; (4003c4 <dma_adc_init+0x88>)
  400398:	601a      	str	r2, [r3, #0]
	
	//enable interrupt on successful transfer
	_dma_set_irq_state(DMA_ADC_1_CHANNEL, DMA_TRANSFER_COMPLETE_CB, true);
  40039a:	2201      	movs	r2, #1
  40039c:	4629      	mov	r1, r5
  40039e:	4610      	mov	r0, r2
  4003a0:	47a0      	blx	r4
  4003a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4003a6:	bf00      	nop
  4003a8:	4003c020 	.word	0x4003c020
  4003ac:	004021dd 	.word	0x004021dd
  4003b0:	004021fd 	.word	0x004021fd
  4003b4:	0040222d 	.word	0x0040222d
  4003b8:	0040028d 	.word	0x0040028d
  4003bc:	00402241 	.word	0x00402241
  4003c0:	40064020 	.word	0x40064020
  4003c4:	004001e9 	.word	0x004001e9
  4003c8:	004021ed 	.word	0x004021ed
  4003cc:	20400234 	.word	0x20400234

004003d0 <dma_adc_0_enable_for_one_transaction>:
	//_dma_set_irq_state(DMA_ADC_1_CHANNEL,DMA_TRANSFER_ERROR_CB,true);
		
	
}

void dma_adc_0_enable_for_one_transaction(void){
  4003d0:	b508      	push	{r3, lr}
	//reset to base address
	_dma_set_destination_address	(DMA_ADC_0_CHANNEL, dma_adc_0_buff);
  4003d2:	4906      	ldr	r1, [pc, #24]	; (4003ec <dma_adc_0_enable_for_one_transaction+0x1c>)
  4003d4:	2000      	movs	r0, #0
  4003d6:	4b06      	ldr	r3, [pc, #24]	; (4003f0 <dma_adc_0_enable_for_one_transaction+0x20>)
  4003d8:	4798      	blx	r3
	//set how much data to move (in bytes)
	_dma_set_data_amount			(DMA_ADC_0_CHANNEL, ADC_0_SIZE_OF_GENERATED_DATA);
  4003da:	2118      	movs	r1, #24
  4003dc:	2000      	movs	r0, #0
  4003de:	4b05      	ldr	r3, [pc, #20]	; (4003f4 <dma_adc_0_enable_for_one_transaction+0x24>)
  4003e0:	4798      	blx	r3
	//enable for one transaction
	_dma_enable_transaction			(DMA_ADC_0_CHANNEL, true);
  4003e2:	2101      	movs	r1, #1
  4003e4:	2000      	movs	r0, #0
  4003e6:	4b04      	ldr	r3, [pc, #16]	; (4003f8 <dma_adc_0_enable_for_one_transaction+0x28>)
  4003e8:	4798      	blx	r3
  4003ea:	bd08      	pop	{r3, pc}
  4003ec:	20400248 	.word	0x20400248
  4003f0:	004021dd 	.word	0x004021dd
  4003f4:	004021fd 	.word	0x004021fd
  4003f8:	00402215 	.word	0x00402215

004003fc <dma_adc_1_enable_for_one_transaction>:
}

void dma_adc_1_enable_for_one_transaction(void){
  4003fc:	b508      	push	{r3, lr}
	//reset to base address
	_dma_set_destination_address	(DMA_ADC_1_CHANNEL, dma_adc_1_buff);
  4003fe:	4906      	ldr	r1, [pc, #24]	; (400418 <dma_adc_1_enable_for_one_transaction+0x1c>)
  400400:	2001      	movs	r0, #1
  400402:	4b06      	ldr	r3, [pc, #24]	; (40041c <dma_adc_1_enable_for_one_transaction+0x20>)
  400404:	4798      	blx	r3
	//set how much data to move (in bytes)
	_dma_set_data_amount			(DMA_ADC_1_CHANNEL, ADC_1_SIZE_OF_GENERATED_DATA);
  400406:	2110      	movs	r1, #16
  400408:	2001      	movs	r0, #1
  40040a:	4b05      	ldr	r3, [pc, #20]	; (400420 <dma_adc_1_enable_for_one_transaction+0x24>)
  40040c:	4798      	blx	r3
	//enable for one transaction
	_dma_enable_transaction			(DMA_ADC_1_CHANNEL, true);
  40040e:	2101      	movs	r1, #1
  400410:	4608      	mov	r0, r1
  400412:	4b04      	ldr	r3, [pc, #16]	; (400424 <dma_adc_1_enable_for_one_transaction+0x28>)
  400414:	4798      	blx	r3
  400416:	bd08      	pop	{r3, pc}
  400418:	20400234 	.word	0x20400234
  40041c:	004021dd 	.word	0x004021dd
  400420:	004021fd 	.word	0x004021fd
  400424:	00402215 	.word	0x00402215

00400428 <adc_enable_all>:
const uint16_t length);
*/


//enables/disables all AFECs
void adc_enable_all(void){
  400428:	b570      	push	{r4, r5, r6, lr}
	//note that it is possible to enable individual channels
	//functions from hal_adc_sync.h
	adc_async_enable_channel(ADC_CURRENT_A);
  40042a:	4d11      	ldr	r5, [pc, #68]	; (400470 <adc_enable_all+0x48>)
  40042c:	2108      	movs	r1, #8
  40042e:	4628      	mov	r0, r5
  400430:	4c10      	ldr	r4, [pc, #64]	; (400474 <adc_enable_all+0x4c>)
  400432:	47a0      	blx	r4
	adc_async_enable_channel(ADC_CURRENT_B);
  400434:	2102      	movs	r1, #2
  400436:	4628      	mov	r0, r5
  400438:	47a0      	blx	r4
	adc_async_enable_channel(ADC_CURRENT_C);
  40043a:	4e0f      	ldr	r6, [pc, #60]	; (400478 <adc_enable_all+0x50>)
  40043c:	2101      	movs	r1, #1
  40043e:	4630      	mov	r0, r6
  400440:	47a0      	blx	r4
	
	adc_async_enable_channel(ADC_SUPPL_VOLTAGE);
  400442:	2106      	movs	r1, #6
  400444:	4630      	mov	r0, r6
  400446:	47a0      	blx	r4
	
	adc_async_enable_channel(ADC_TEMP_1);
  400448:	2105      	movs	r1, #5
  40044a:	4630      	mov	r0, r6
  40044c:	47a0      	blx	r4
	adc_async_enable_channel(ADC_TEMP_2);
  40044e:	2106      	movs	r1, #6
  400450:	4628      	mov	r0, r5
  400452:	47a0      	blx	r4
	//adc_sync_enable_channel(ADC_TEMP_3);
	adc_async_enable_channel(ADC_TEMP_4);
  400454:	210a      	movs	r1, #10
  400456:	4628      	mov	r0, r5
  400458:	47a0      	blx	r4
	adc_async_enable_channel(ADC_TEMP_5);
  40045a:	2100      	movs	r1, #0
  40045c:	4630      	mov	r0, r6
  40045e:	47a0      	blx	r4
	adc_async_enable_channel(ADC_TEMP_6);
  400460:	2105      	movs	r1, #5
  400462:	4628      	mov	r0, r5
  400464:	47a0      	blx	r4
	adc_async_enable_channel(ADC_TEMP_MOTOR);
  400466:	2100      	movs	r1, #0
  400468:	4628      	mov	r0, r5
  40046a:	47a0      	blx	r4
  40046c:	bd70      	pop	{r4, r5, r6, pc}
  40046e:	bf00      	nop
  400470:	204005c4 	.word	0x204005c4
  400474:	00400d65 	.word	0x00400d65
  400478:	2040069c 	.word	0x2040069c

0040047c <pwm_0_callback>:
#include <hpl_pwm_config.h>


int pwm_counter = 0;

void pwm_0_callback(void){
  40047c:	b508      	push	{r3, lr}
	pwm_counter++;
  40047e:	4a08      	ldr	r2, [pc, #32]	; (4004a0 <pwm_0_callback+0x24>)
  400480:	6813      	ldr	r3, [r2, #0]
  400482:	3301      	adds	r3, #1
  400484:	6013      	str	r3, [r2, #0]
	if (pwm_counter > 3000){
  400486:	f640 32b8 	movw	r2, #3000	; 0xbb8
  40048a:	4293      	cmp	r3, r2
  40048c:	dc00      	bgt.n	400490 <pwm_0_callback+0x14>
  40048e:	bd08      	pop	{r3, pc}
		pwm_counter = 0;
  400490:	2200      	movs	r2, #0
  400492:	4b03      	ldr	r3, [pc, #12]	; (4004a0 <pwm_0_callback+0x24>)
  400494:	601a      	str	r2, [r3, #0]
		printf("PWM 0 \n");
  400496:	4803      	ldr	r0, [pc, #12]	; (4004a4 <pwm_0_callback+0x28>)
  400498:	4b03      	ldr	r3, [pc, #12]	; (4004a8 <pwm_0_callback+0x2c>)
  40049a:	4798      	blx	r3
	}
}
  40049c:	e7f7      	b.n	40048e <pwm_0_callback+0x12>
  40049e:	bf00      	nop
  4004a0:	20400260 	.word	0x20400260
  4004a4:	00405780 	.word	0x00405780
  4004a8:	004036d1 	.word	0x004036d1

004004ac <pwm_init_user>:


void pwm_init_user(void){
  4004ac:	b508      	push	{r3, lr}
}

static inline void hri_pwm_set_CMR_reg(const void *const hw, uint8_t submodule_index, hri_pwm_cmr_reg_t mask)
{
	PWM_CRITICAL_SECTION_ENTER();
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_CMR |= mask;
  4004ae:	4b2b      	ldr	r3, [pc, #172]	; (40055c <pwm_init_user+0xb0>)
  4004b0:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
  4004b4:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  4004b8:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
}

static inline void hri_pwm_set_DT_DTH_bf(const void *const hw, uint8_t submodule_index, hri_pwm_dt_reg_t mask)
{
	PWM_CRITICAL_SECTION_ENTER();
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_DT |= PWM_DT_DTH(mask);
  4004bc:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
  4004c0:	f042 020a 	orr.w	r2, r2, #10
  4004c4:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
}

static inline void hri_pwm_set_DT_DTL_bf(const void *const hw, uint8_t submodule_index, hri_pwm_dt_reg_t mask)
{
	PWM_CRITICAL_SECTION_ENTER();
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_DT |= PWM_DT_DTL(mask);
  4004c8:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
  4004cc:	f442 2220 	orr.w	r2, r2, #655360	; 0xa0000
  4004d0:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_CMR |= mask;
  4004d4:	f8d3 2240 	ldr.w	r2, [r3, #576]	; 0x240
  4004d8:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  4004dc:	f8c3 2240 	str.w	r2, [r3, #576]	; 0x240
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_DT |= PWM_DT_DTH(mask);
  4004e0:	f8d3 2258 	ldr.w	r2, [r3, #600]	; 0x258
  4004e4:	f042 020a 	orr.w	r2, r2, #10
  4004e8:	f8c3 2258 	str.w	r2, [r3, #600]	; 0x258
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_DT |= PWM_DT_DTL(mask);
  4004ec:	f8d3 2258 	ldr.w	r2, [r3, #600]	; 0x258
  4004f0:	f442 2220 	orr.w	r2, r2, #655360	; 0xa0000
  4004f4:	f8c3 2258 	str.w	r2, [r3, #600]	; 0x258
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_CMR |= mask;
  4004f8:	4a19      	ldr	r2, [pc, #100]	; (400560 <pwm_init_user+0xb4>)
  4004fa:	f8d2 1200 	ldr.w	r1, [r2, #512]	; 0x200
  4004fe:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
  400502:	f8c2 1200 	str.w	r1, [r2, #512]	; 0x200
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_DT |= PWM_DT_DTH(mask);
  400506:	f8d2 1218 	ldr.w	r1, [r2, #536]	; 0x218
  40050a:	f041 010a 	orr.w	r1, r1, #10
  40050e:	f8c2 1218 	str.w	r1, [r2, #536]	; 0x218
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_DT |= PWM_DT_DTL(mask);
  400512:	f8d2 1218 	ldr.w	r1, [r2, #536]	; 0x218
  400516:	f441 2120 	orr.w	r1, r1, #655360	; 0xa0000
  40051a:	f8c2 1218 	str.w	r1, [r2, #536]	; 0x218
	return ((Pwm *)hw)->PWM_ISR2;
}

static inline void hri_pwm_set_IMR1_CHID0_bit(const void *const hw)
{
	((Pwm *)hw)->PWM_IER1 = PWM_IMR1_CHID0;
  40051e:	2201      	movs	r2, #1
  400520:	611a      	str	r2, [r3, #16]
	
	
	//we want interrupt from one of the PWMs so that we can start the control loop
	//interrupt on PWM 0, channel 0 is enabled ; on PWM 1 is disabled
	hri_pwm_set_IMR1_CHID0_bit(PWM0);									//enable the interrupt from ADC 0, channel 0
	pwm_register_callback(&PWM_0, PWM_PERIOD_CB, pwm_0_callback);
  400522:	4a10      	ldr	r2, [pc, #64]	; (400564 <pwm_init_user+0xb8>)
  400524:	2100      	movs	r1, #0
  400526:	4810      	ldr	r0, [pc, #64]	; (400568 <pwm_init_user+0xbc>)
  400528:	4b10      	ldr	r3, [pc, #64]	; (40056c <pwm_init_user+0xc0>)
  40052a:	4798      	blx	r3
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  40052c:	4b10      	ldr	r3, [pc, #64]	; (400570 <pwm_init_user+0xc4>)
  40052e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
  400532:	601a      	str	r2, [r3, #0]
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  400534:	2140      	movs	r1, #64	; 0x40
  400536:	f883 131f 	strb.w	r1, [r3, #799]	; 0x31f
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  40053a:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40053e:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
  400542:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  400546:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  40054a:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
{

  if ((int32_t)(IRQn) >= 0)
  {
    return(((uint32_t)NVIC->IP[((uint32_t)IRQn)]                >> (8U - __NVIC_PRIO_BITS)));
  40054e:	f893 131f 	ldrb.w	r1, [r3, #799]	; 0x31f
	
	NVIC_DisableIRQ(PWM1_IRQn);
	NVIC_ClearPendingIRQ(PWM0_IRQn);
	
	
	printf("pwm priority %i\n", (int) NVIC_GetPriority(PWM0_IRQn));
  400552:	0949      	lsrs	r1, r1, #5
  400554:	4807      	ldr	r0, [pc, #28]	; (400574 <pwm_init_user+0xc8>)
  400556:	4b08      	ldr	r3, [pc, #32]	; (400578 <pwm_init_user+0xcc>)
  400558:	4798      	blx	r3
  40055a:	bd08      	pop	{r3, pc}
  40055c:	40020000 	.word	0x40020000
  400560:	4005c000 	.word	0x4005c000
  400564:	0040047d 	.word	0x0040047d
  400568:	204004dc 	.word	0x204004dc
  40056c:	00400f89 	.word	0x00400f89
  400570:	e000e100 	.word	0xe000e100
  400574:	00405788 	.word	0x00405788
  400578:	004036d1 	.word	0x004036d1

0040057c <pwm_enable_all>:
}


//enable/disable pwm pins
//also sets periods and other variables which might not have been set at initialization
void pwm_enable_all(void){
  40057c:	b570      	push	{r4, r5, r6, lr}
	//note it's possible to eable individual channels, but not through these functions
	//functions from hal_pwm.h
	
	
	//enable PWM0 and PWM1
	pwm_enable(&PWM_0);
  40057e:	4c0a      	ldr	r4, [pc, #40]	; (4005a8 <pwm_enable_all+0x2c>)
  400580:	4620      	mov	r0, r4
  400582:	4e0a      	ldr	r6, [pc, #40]	; (4005ac <pwm_enable_all+0x30>)
  400584:	47b0      	blx	r6
	pwm_enable(&PWM_1);
  400586:	4d0a      	ldr	r5, [pc, #40]	; (4005b0 <pwm_enable_all+0x34>)
  400588:	4628      	mov	r0, r5
  40058a:	47b0      	blx	r6
		
	//set period and initial duty cycle
	//initial duty cycle = 0.5 * period <=> no current output for an H-bridge type driver
	pwm_set_parameters(&PWM_0, PWM_PERIOD, PWM_PERIOD>>1);
  40058c:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
  400590:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
  400594:	4620      	mov	r0, r4
  400596:	4c07      	ldr	r4, [pc, #28]	; (4005b4 <pwm_enable_all+0x38>)
  400598:	47a0      	blx	r4
	pwm_set_parameters(&PWM_1, PWM_PERIOD, PWM_PERIOD>>1);
  40059a:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
  40059e:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
  4005a2:	4628      	mov	r0, r5
  4005a4:	47a0      	blx	r4
  4005a6:	bd70      	pop	{r4, r5, r6, pc}
  4005a8:	204004dc 	.word	0x204004dc
  4005ac:	00400f4d 	.word	0x00400f4d
  4005b0:	20400680 	.word	0x20400680
  4005b4:	00400fd1 	.word	0x00400fd1

004005b8 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4005b8:	e7fe      	b.n	4005b8 <Dummy_Handler>
	...

004005bc <Reset_Handler>:
{
  4005bc:	b508      	push	{r3, lr}
        if (pSrc != pDest) {
  4005be:	4b10      	ldr	r3, [pc, #64]	; (400600 <Reset_Handler+0x44>)
  4005c0:	4a10      	ldr	r2, [pc, #64]	; (400604 <Reset_Handler+0x48>)
  4005c2:	429a      	cmp	r2, r3
  4005c4:	d009      	beq.n	4005da <Reset_Handler+0x1e>
  4005c6:	4b0e      	ldr	r3, [pc, #56]	; (400600 <Reset_Handler+0x44>)
  4005c8:	4a0e      	ldr	r2, [pc, #56]	; (400604 <Reset_Handler+0x48>)
  4005ca:	e003      	b.n	4005d4 <Reset_Handler+0x18>
                        *pDest++ = *pSrc++;
  4005cc:	6811      	ldr	r1, [r2, #0]
  4005ce:	6019      	str	r1, [r3, #0]
  4005d0:	3304      	adds	r3, #4
  4005d2:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
  4005d4:	490c      	ldr	r1, [pc, #48]	; (400608 <Reset_Handler+0x4c>)
  4005d6:	428b      	cmp	r3, r1
  4005d8:	d3f8      	bcc.n	4005cc <Reset_Handler+0x10>
                        *pDest++ = *pSrc++;
  4005da:	4b0c      	ldr	r3, [pc, #48]	; (40060c <Reset_Handler+0x50>)
  4005dc:	e002      	b.n	4005e4 <Reset_Handler+0x28>
                *pDest++ = 0;
  4005de:	2200      	movs	r2, #0
  4005e0:	601a      	str	r2, [r3, #0]
  4005e2:	3304      	adds	r3, #4
        for (pDest = &_szero; pDest < &_ezero;) {
  4005e4:	4a0a      	ldr	r2, [pc, #40]	; (400610 <Reset_Handler+0x54>)
  4005e6:	4293      	cmp	r3, r2
  4005e8:	d3f9      	bcc.n	4005de <Reset_Handler+0x22>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  4005ea:	4a0a      	ldr	r2, [pc, #40]	; (400614 <Reset_Handler+0x58>)
  4005ec:	4b0a      	ldr	r3, [pc, #40]	; (400618 <Reset_Handler+0x5c>)
  4005ee:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  4005f2:	6093      	str	r3, [r2, #8]
        __libc_init_array();
  4005f4:	4b09      	ldr	r3, [pc, #36]	; (40061c <Reset_Handler+0x60>)
  4005f6:	4798      	blx	r3
        main();
  4005f8:	4b09      	ldr	r3, [pc, #36]	; (400620 <Reset_Handler+0x64>)
  4005fa:	4798      	blx	r3
  4005fc:	e7fe      	b.n	4005fc <Reset_Handler+0x40>
  4005fe:	bf00      	nop
  400600:	20400000 	.word	0x20400000
  400604:	00405e50 	.word	0x00405e50
  400608:	20400218 	.word	0x20400218
  40060c:	20400218 	.word	0x20400218
  400610:	204006cc 	.word	0x204006cc
  400614:	e000ed00 	.word	0xe000ed00
  400618:	00400000 	.word	0x00400000
  40061c:	00402da5 	.word	0x00402da5
  400620:	00402305 	.word	0x00402305

00400624 <ADC_1_init>:
 * \brief ADC initialization function
 *
 * Enables ADC peripheral, clocks and initializes ADC driver
 */
static void ADC_1_init(void)
{
  400624:	b5f0      	push	{r4, r5, r6, r7, lr}
  400626:	b085      	sub	sp, #20
}

static inline hri_pmc_pcsr1_reg_t hri_pmc_get_PCSR1_reg(const void *const hw, hri_pmc_pcsr1_reg_t mask)
{
	uint32_t tmp;
	tmp = ((Pmc *)hw)->PMC_PCSR1;
  400628:	4b20      	ldr	r3, [pc, #128]	; (4006ac <ADC_1_init+0x88>)
  40062a:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
		if (!hri_pmc_get_PCSR0_reg(PMC, (1 << periph_id))) {
			hri_pmc_set_PCSR0_reg(PMC, (1 << periph_id));
		}
	} else if (periph_id < 64) {
		periph_id -= 32;
		if (!hri_pmc_get_PCSR1_reg(PMC, (1 << periph_id))) {
  40062e:	f413 7f80 	tst.w	r3, #256	; 0x100
  400632:	d104      	bne.n	40063e <ADC_1_init+0x1a>
	((Pmc *)hw)->PMC_PCER1 = mask;
  400634:	f44f 7280 	mov.w	r2, #256	; 0x100
  400638:	4b1c      	ldr	r3, [pc, #112]	; (4006ac <ADC_1_init+0x88>)
  40063a:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	_pmc_enable_periph_clock(ID_AFEC1);
#ifdef ADC_1_CH_MAX
	adc_async_init(&ADC_1, AFEC1, ADC_1_map, ADC_1_CH_MAX, ADC_1_CH_AMOUNT, &ADC_1_ch[0], (void *)NULL);
  40063e:	4d1c      	ldr	r5, [pc, #112]	; (4006b0 <ADC_1_init+0x8c>)
  400640:	4c1c      	ldr	r4, [pc, #112]	; (4006b4 <ADC_1_init+0x90>)
  400642:	2600      	movs	r6, #0
  400644:	9602      	str	r6, [sp, #8]
  400646:	4b1c      	ldr	r3, [pc, #112]	; (4006b8 <ADC_1_init+0x94>)
  400648:	9301      	str	r3, [sp, #4]
  40064a:	2304      	movs	r3, #4
  40064c:	9300      	str	r3, [sp, #0]
  40064e:	2306      	movs	r3, #6
  400650:	462a      	mov	r2, r5
  400652:	491a      	ldr	r1, [pc, #104]	; (4006bc <ADC_1_init+0x98>)
  400654:	4620      	mov	r0, r4
  400656:	4f1a      	ldr	r7, [pc, #104]	; (4006c0 <ADC_1_init+0x9c>)
  400658:	47b8      	blx	r7
#endif
	adc_async_register_channel_buffer(&ADC_1, CONF_ADC_1_CHANNEL_0, ADC_1_ch0_buf, ADC_1_CH0_BUF_SIZE);
  40065a:	2310      	movs	r3, #16
  40065c:	f105 0208 	add.w	r2, r5, #8
  400660:	4631      	mov	r1, r6
  400662:	4620      	mov	r0, r4
  400664:	4e17      	ldr	r6, [pc, #92]	; (4006c4 <ADC_1_init+0xa0>)
  400666:	47b0      	blx	r6

	adc_async_register_channel_buffer(&ADC_1, CONF_ADC_1_CHANNEL_1, ADC_1_ch1_buf, ADC_1_CH1_BUF_SIZE);
  400668:	2310      	movs	r3, #16
  40066a:	f105 0218 	add.w	r2, r5, #24
  40066e:	2101      	movs	r1, #1
  400670:	4620      	mov	r0, r4
  400672:	47b0      	blx	r6

	adc_async_register_channel_buffer(&ADC_1, CONF_ADC_1_CHANNEL_5, ADC_1_ch5_buf, ADC_1_CH5_BUF_SIZE);
  400674:	2310      	movs	r3, #16
  400676:	f105 0228 	add.w	r2, r5, #40	; 0x28
  40067a:	2105      	movs	r1, #5
  40067c:	4620      	mov	r0, r4
  40067e:	47b0      	blx	r6

	adc_async_register_channel_buffer(&ADC_1, CONF_ADC_1_CHANNEL_6, ADC_1_ch6_buf, ADC_1_CH6_BUF_SIZE);
  400680:	2310      	movs	r3, #16
  400682:	f105 0238 	add.w	r2, r5, #56	; 0x38
  400686:	2106      	movs	r1, #6
  400688:	4620      	mov	r0, r4
  40068a:	47b0      	blx	r6
	((Pio *)hw)->PIO_PDR = PIO_PSR_P31;
}

static inline void hri_pio_set_PSR_reg(const void *const hw, hri_pio_psr_reg_t mask)
{
	((Pio *)hw)->PIO_PER = mask;
  40068c:	2202      	movs	r2, #2
  40068e:	4b0e      	ldr	r3, [pc, #56]	; (4006c8 <ADC_1_init+0xa4>)
  400690:	601a      	str	r2, [r3, #0]
  400692:	f503 7300 	add.w	r3, r3, #512	; 0x200
  400696:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  40069a:	601a      	str	r2, [r3, #0]
  40069c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  4006a0:	601a      	str	r2, [r3, #0]
  4006a2:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
  4006a6:	601a      	str	r2, [r3, #0]
	gpio_set_pin_function(PIN_ADC_CURR_C, GPIO_PIN_FUNCTION_OFF);

	gpio_set_pin_function(PIN_ADC_TEMP_1, GPIO_PIN_FUNCTION_OFF);

	gpio_set_pin_function(PIN_ADC_SUPPL_VOLTAGE, GPIO_PIN_FUNCTION_OFF);
}
  4006a8:	b005      	add	sp, #20
  4006aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4006ac:	400e0600 	.word	0x400e0600
  4006b0:	20400264 	.word	0x20400264
  4006b4:	2040069c 	.word	0x2040069c
  4006b8:	2040053c 	.word	0x2040053c
  4006bc:	40064000 	.word	0x40064000
  4006c0:	00400c05 	.word	0x00400c05
  4006c4:	00400cad 	.word	0x00400cad
  4006c8:	400e1000 	.word	0x400e1000

004006cc <ADC_0_init>:
{
  4006cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4006d0:	b084      	sub	sp, #16
	tmp = ((Pmc *)hw)->PMC_PCSR0;
  4006d2:	4b2a      	ldr	r3, [pc, #168]	; (40077c <ADC_0_init+0xb0>)
  4006d4:	699b      	ldr	r3, [r3, #24]
		if (!hri_pmc_get_PCSR0_reg(PMC, (1 << periph_id))) {
  4006d6:	f013 5f00 	tst.w	r3, #536870912	; 0x20000000
  4006da:	d103      	bne.n	4006e4 <ADC_0_init+0x18>
	((Pmc *)hw)->PMC_PCER0 = mask;
  4006dc:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  4006e0:	4b26      	ldr	r3, [pc, #152]	; (40077c <ADC_0_init+0xb0>)
  4006e2:	611a      	str	r2, [r3, #16]
	adc_async_init(&ADC_0, AFEC0, ADC_0_map, ADC_0_CH_MAX, ADC_0_CH_AMOUNT, &ADC_0_ch[0], (void *)NULL);
  4006e4:	4d26      	ldr	r5, [pc, #152]	; (400780 <ADC_0_init+0xb4>)
  4006e6:	4c27      	ldr	r4, [pc, #156]	; (400784 <ADC_0_init+0xb8>)
  4006e8:	2600      	movs	r6, #0
  4006ea:	9602      	str	r6, [sp, #8]
  4006ec:	4b26      	ldr	r3, [pc, #152]	; (400788 <ADC_0_init+0xbc>)
  4006ee:	9301      	str	r3, [sp, #4]
  4006f0:	2706      	movs	r7, #6
  4006f2:	9700      	str	r7, [sp, #0]
  4006f4:	230a      	movs	r3, #10
  4006f6:	f105 0248 	add.w	r2, r5, #72	; 0x48
  4006fa:	4924      	ldr	r1, [pc, #144]	; (40078c <ADC_0_init+0xc0>)
  4006fc:	4620      	mov	r0, r4
  4006fe:	f8df 809c 	ldr.w	r8, [pc, #156]	; 40079c <ADC_0_init+0xd0>
  400702:	47c0      	blx	r8
	adc_async_register_channel_buffer(&ADC_0, CONF_ADC_0_CHANNEL_0, ADC_0_ch0_buf, ADC_0_CH0_BUF_SIZE);
  400704:	2310      	movs	r3, #16
  400706:	f105 0254 	add.w	r2, r5, #84	; 0x54
  40070a:	4631      	mov	r1, r6
  40070c:	4620      	mov	r0, r4
  40070e:	4e20      	ldr	r6, [pc, #128]	; (400790 <ADC_0_init+0xc4>)
  400710:	47b0      	blx	r6
	adc_async_register_channel_buffer(&ADC_0, CONF_ADC_0_CHANNEL_2, ADC_0_ch2_buf, ADC_0_CH2_BUF_SIZE);
  400712:	2310      	movs	r3, #16
  400714:	f105 0264 	add.w	r2, r5, #100	; 0x64
  400718:	2102      	movs	r1, #2
  40071a:	4620      	mov	r0, r4
  40071c:	47b0      	blx	r6
	adc_async_register_channel_buffer(&ADC_0, CONF_ADC_0_CHANNEL_5, ADC_0_ch5_buf, ADC_0_CH5_BUF_SIZE);
  40071e:	2310      	movs	r3, #16
  400720:	f105 0274 	add.w	r2, r5, #116	; 0x74
  400724:	2105      	movs	r1, #5
  400726:	4620      	mov	r0, r4
  400728:	47b0      	blx	r6
	adc_async_register_channel_buffer(&ADC_0, CONF_ADC_0_CHANNEL_6, ADC_0_ch6_buf, ADC_0_CH6_BUF_SIZE);
  40072a:	2310      	movs	r3, #16
  40072c:	f105 0284 	add.w	r2, r5, #132	; 0x84
  400730:	4639      	mov	r1, r7
  400732:	4620      	mov	r0, r4
  400734:	47b0      	blx	r6
	adc_async_register_channel_buffer(&ADC_0, CONF_ADC_0_CHANNEL_8, ADC_0_ch8_buf, ADC_0_CH8_BUF_SIZE);
  400736:	2310      	movs	r3, #16
  400738:	f105 0294 	add.w	r2, r5, #148	; 0x94
  40073c:	2108      	movs	r1, #8
  40073e:	4620      	mov	r0, r4
  400740:	47b0      	blx	r6
	adc_async_register_channel_buffer(&ADC_0, CONF_ADC_0_CHANNEL_10, ADC_0_ch10_buf, ADC_0_CH10_BUF_SIZE);
  400742:	2310      	movs	r3, #16
  400744:	f105 02a4 	add.w	r2, r5, #164	; 0xa4
  400748:	210a      	movs	r1, #10
  40074a:	4620      	mov	r0, r4
  40074c:	47b0      	blx	r6
  40074e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  400752:	4b10      	ldr	r3, [pc, #64]	; (400794 <ADC_0_init+0xc8>)
  400754:	601a      	str	r2, [r3, #0]
  400756:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  40075a:	2208      	movs	r2, #8
  40075c:	601a      	str	r2, [r3, #0]
  40075e:	2204      	movs	r2, #4
  400760:	601a      	str	r2, [r3, #0]
  400762:	4a0d      	ldr	r2, [pc, #52]	; (400798 <ADC_0_init+0xcc>)
  400764:	f44f 3100 	mov.w	r1, #131072	; 0x20000
  400768:	6011      	str	r1, [r2, #0]
  40076a:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  40076e:	6011      	str	r1, [r2, #0]
  400770:	2201      	movs	r2, #1
  400772:	601a      	str	r2, [r3, #0]
}
  400774:	b004      	add	sp, #16
  400776:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40077a:	bf00      	nop
  40077c:	400e0600 	.word	0x400e0600
  400780:	20400264 	.word	0x20400264
  400784:	204005c4 	.word	0x204005c4
  400788:	204005f0 	.word	0x204005f0
  40078c:	4003c000 	.word	0x4003c000
  400790:	00400cad 	.word	0x00400cad
  400794:	400e1400 	.word	0x400e1400
  400798:	400e0e00 	.word	0x400e0e00
  40079c:	00400c05 	.word	0x00400c05

004007a0 <EXTERNAL_IRQ_D_init>:
	((Pio *)hw)->PIO_ODR = ~data;
}

static inline void hri_pio_clear_OSR_reg(const void *const hw, hri_pio_osr_reg_t mask)
{
	((Pio *)hw)->PIO_ODR = mask;
  4007a0:	4b04      	ldr	r3, [pc, #16]	; (4007b4 <EXTERNAL_IRQ_D_init+0x14>)
  4007a2:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  4007a6:	615a      	str	r2, [r3, #20]
	((Pio *)hw)->PIO_PUDR = ~data;
}

static inline void hri_pio_clear_PUSR_reg(const void *const hw, hri_pio_pusr_reg_t mask)
{
	((Pio *)hw)->PIO_PUDR = mask;
  4007a8:	661a      	str	r2, [r3, #96]	; 0x60
	((Pio *)hw)->PIO_PPDDR = ~data;
}

static inline void hri_pio_clear_PPDSR_reg(const void *const hw, hri_pio_ppdsr_reg_t mask)
{
	((Pio *)hw)->PIO_PPDDR = mask;
  4007aa:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	((Pio *)hw)->PIO_PER = mask;
  4007ae:	601a      	str	r2, [r3, #0]
  4007b0:	4770      	bx	lr
  4007b2:	bf00      	nop
  4007b4:	400e1400 	.word	0x400e1400

004007b8 <EXTERNAL_IRQ_A_init>:
	((Pio *)hw)->PIO_ODR = mask;
  4007b8:	4b0a      	ldr	r3, [pc, #40]	; (4007e4 <EXTERNAL_IRQ_A_init+0x2c>)
  4007ba:	2204      	movs	r2, #4
  4007bc:	615a      	str	r2, [r3, #20]
	((Pio *)hw)->PIO_PUDR = mask;
  4007be:	661a      	str	r2, [r3, #96]	; 0x60
	((Pio *)hw)->PIO_PPDDR = mask;
  4007c0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	((Pio *)hw)->PIO_PER = mask;
  4007c4:	601a      	str	r2, [r3, #0]
	((Pio *)hw)->PIO_ODR = mask;
  4007c6:	2220      	movs	r2, #32
  4007c8:	615a      	str	r2, [r3, #20]
	((Pio *)hw)->PIO_PUDR = mask;
  4007ca:	661a      	str	r2, [r3, #96]	; 0x60
	((Pio *)hw)->PIO_PPDDR = mask;
  4007cc:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	((Pio *)hw)->PIO_PER = mask;
  4007d0:	601a      	str	r2, [r3, #0]
	((Pio *)hw)->PIO_ODR = mask;
  4007d2:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  4007d6:	615a      	str	r2, [r3, #20]
	((Pio *)hw)->PIO_PUDR = mask;
  4007d8:	661a      	str	r2, [r3, #96]	; 0x60
	((Pio *)hw)->PIO_PPDDR = mask;
  4007da:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	((Pio *)hw)->PIO_PER = mask;
  4007de:	601a      	str	r2, [r3, #0]
  4007e0:	4770      	bx	lr
  4007e2:	bf00      	nop
  4007e4:	400e0e00 	.word	0x400e0e00

004007e8 <PWM_0_PORT_init>:
}

static inline void hri_pio_set_ABCDSR_reg(const void *const hw, uint8_t index, hri_pio_abcdsr_reg_t mask)
{
	PIO_CRITICAL_SECTION_ENTER();
	((Pio *)hw)->PIO_ABCDSR[index] |= mask;
  4007e8:	4b16      	ldr	r3, [pc, #88]	; (400844 <PWM_0_PORT_init+0x5c>)
  4007ea:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4007ec:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
  4007f0:	671a      	str	r2, [r3, #112]	; 0x70
}

static inline void hri_pio_clear_ABCDSR_reg(const void *const hw, uint8_t index, hri_pio_abcdsr_reg_t mask)
{
	PIO_CRITICAL_SECTION_ENTER();
	((Pio *)hw)->PIO_ABCDSR[index] &= ~mask;
  4007f2:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4007f4:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
  4007f8:	675a      	str	r2, [r3, #116]	; 0x74
	((Pio *)hw)->PIO_PDR = mask;
  4007fa:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
  4007fe:	605a      	str	r2, [r3, #4]
	((Pio *)hw)->PIO_ABCDSR[index] |= mask;
  400800:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400802:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
  400806:	671a      	str	r2, [r3, #112]	; 0x70
	((Pio *)hw)->PIO_ABCDSR[index] &= ~mask;
  400808:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  40080a:	f022 7200 	bic.w	r2, r2, #33554432	; 0x2000000
  40080e:	675a      	str	r2, [r3, #116]	; 0x74
	((Pio *)hw)->PIO_PDR = mask;
  400810:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  400814:	605a      	str	r2, [r3, #4]
	((Pio *)hw)->PIO_ABCDSR[index] &= ~mask;
  400816:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400818:	f022 0202 	bic.w	r2, r2, #2
  40081c:	671a      	str	r2, [r3, #112]	; 0x70
  40081e:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400820:	f022 0202 	bic.w	r2, r2, #2
  400824:	675a      	str	r2, [r3, #116]	; 0x74
	((Pio *)hw)->PIO_PDR = mask;
  400826:	2202      	movs	r2, #2
  400828:	605a      	str	r2, [r3, #4]
	((Pio *)hw)->PIO_ABCDSR[index] &= ~mask;
  40082a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  40082c:	f022 4280 	bic.w	r2, r2, #1073741824	; 0x40000000
  400830:	671a      	str	r2, [r3, #112]	; 0x70
  400832:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400834:	f022 4280 	bic.w	r2, r2, #1073741824	; 0x40000000
  400838:	675a      	str	r2, [r3, #116]	; 0x74
	((Pio *)hw)->PIO_PDR = mask;
  40083a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  40083e:	605a      	str	r2, [r3, #4]
  400840:	4770      	bx	lr
  400842:	bf00      	nop
  400844:	400e0e00 	.word	0x400e0e00

00400848 <PWM_0_CLOCK_init>:
	tmp = ((Pmc *)hw)->PMC_PCSR0;
  400848:	4b04      	ldr	r3, [pc, #16]	; (40085c <PWM_0_CLOCK_init+0x14>)
  40084a:	699b      	ldr	r3, [r3, #24]
  40084c:	2b00      	cmp	r3, #0
  40084e:	db03      	blt.n	400858 <PWM_0_CLOCK_init+0x10>
	((Pmc *)hw)->PMC_PCER0 = mask;
  400850:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
  400854:	4b01      	ldr	r3, [pc, #4]	; (40085c <PWM_0_CLOCK_init+0x14>)
  400856:	611a      	str	r2, [r3, #16]
  400858:	4770      	bx	lr
  40085a:	bf00      	nop
  40085c:	400e0600 	.word	0x400e0600

00400860 <PWM_0_init>:
{
	_pmc_enable_periph_clock(ID_PWM0);
}

void PWM_0_init(void)
{
  400860:	b508      	push	{r3, lr}
	PWM_0_CLOCK_init();
  400862:	4b06      	ldr	r3, [pc, #24]	; (40087c <PWM_0_init+0x1c>)
  400864:	4798      	blx	r3
	PWM_0_PORT_init();
  400866:	4b06      	ldr	r3, [pc, #24]	; (400880 <PWM_0_init+0x20>)
  400868:	4798      	blx	r3
	pwm_init(&PWM_0, PWM0, _pwm_get_pwm());
  40086a:	4b06      	ldr	r3, [pc, #24]	; (400884 <PWM_0_init+0x24>)
  40086c:	4798      	blx	r3
  40086e:	4602      	mov	r2, r0
  400870:	4905      	ldr	r1, [pc, #20]	; (400888 <PWM_0_init+0x28>)
  400872:	4806      	ldr	r0, [pc, #24]	; (40088c <PWM_0_init+0x2c>)
  400874:	4b06      	ldr	r3, [pc, #24]	; (400890 <PWM_0_init+0x30>)
  400876:	4798      	blx	r3
  400878:	bd08      	pop	{r3, pc}
  40087a:	bf00      	nop
  40087c:	00400849 	.word	0x00400849
  400880:	004007e9 	.word	0x004007e9
  400884:	00401d4d 	.word	0x00401d4d
  400888:	40020000 	.word	0x40020000
  40088c:	204004dc 	.word	0x204004dc
  400890:	00400f09 	.word	0x00400f09

00400894 <PWM_1_PORT_init>:
	((Pio *)hw)->PIO_ABCDSR[index] &= ~mask;
  400894:	4b0c      	ldr	r3, [pc, #48]	; (4008c8 <PWM_1_PORT_init+0x34>)
  400896:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400898:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  40089c:	671a      	str	r2, [r3, #112]	; 0x70
	((Pio *)hw)->PIO_ABCDSR[index] |= mask;
  40089e:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4008a0:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
  4008a4:	675a      	str	r2, [r3, #116]	; 0x74
	((Pio *)hw)->PIO_PDR = mask;
  4008a6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  4008aa:	605a      	str	r2, [r3, #4]
	((Pio *)hw)->PIO_ABCDSR[index] |= mask;
  4008ac:	f503 63c0 	add.w	r3, r3, #1536	; 0x600
  4008b0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4008b2:	f042 0201 	orr.w	r2, r2, #1
  4008b6:	671a      	str	r2, [r3, #112]	; 0x70
	((Pio *)hw)->PIO_ABCDSR[index] &= ~mask;
  4008b8:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4008ba:	f022 0201 	bic.w	r2, r2, #1
  4008be:	675a      	str	r2, [r3, #116]	; 0x74
	((Pio *)hw)->PIO_PDR = mask;
  4008c0:	2201      	movs	r2, #1
  4008c2:	605a      	str	r2, [r3, #4]
  4008c4:	4770      	bx	lr
  4008c6:	bf00      	nop
  4008c8:	400e0e00 	.word	0x400e0e00

004008cc <PWM_1_CLOCK_init>:
	tmp = ((Pmc *)hw)->PMC_PCSR1;
  4008cc:	4b05      	ldr	r3, [pc, #20]	; (4008e4 <PWM_1_CLOCK_init+0x18>)
  4008ce:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
		if (!hri_pmc_get_PCSR1_reg(PMC, (1 << periph_id))) {
  4008d2:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
  4008d6:	d104      	bne.n	4008e2 <PWM_1_CLOCK_init+0x16>
	((Pmc *)hw)->PMC_PCER1 = mask;
  4008d8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4008dc:	4b01      	ldr	r3, [pc, #4]	; (4008e4 <PWM_1_CLOCK_init+0x18>)
  4008de:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  4008e2:	4770      	bx	lr
  4008e4:	400e0600 	.word	0x400e0600

004008e8 <PWM_1_init>:
{
	_pmc_enable_periph_clock(ID_PWM1);
}

void PWM_1_init(void)
{
  4008e8:	b508      	push	{r3, lr}
	PWM_1_CLOCK_init();
  4008ea:	4b06      	ldr	r3, [pc, #24]	; (400904 <PWM_1_init+0x1c>)
  4008ec:	4798      	blx	r3
	PWM_1_PORT_init();
  4008ee:	4b06      	ldr	r3, [pc, #24]	; (400908 <PWM_1_init+0x20>)
  4008f0:	4798      	blx	r3
	pwm_init(&PWM_1, PWM1, _pwm_get_pwm());
  4008f2:	4b06      	ldr	r3, [pc, #24]	; (40090c <PWM_1_init+0x24>)
  4008f4:	4798      	blx	r3
  4008f6:	4602      	mov	r2, r0
  4008f8:	4905      	ldr	r1, [pc, #20]	; (400910 <PWM_1_init+0x28>)
  4008fa:	4806      	ldr	r0, [pc, #24]	; (400914 <PWM_1_init+0x2c>)
  4008fc:	4b06      	ldr	r3, [pc, #24]	; (400918 <PWM_1_init+0x30>)
  4008fe:	4798      	blx	r3
  400900:	bd08      	pop	{r3, pc}
  400902:	bf00      	nop
  400904:	004008cd 	.word	0x004008cd
  400908:	00400895 	.word	0x00400895
  40090c:	00401d4d 	.word	0x00401d4d
  400910:	4005c000 	.word	0x4005c000
  400914:	20400680 	.word	0x20400680
  400918:	00400f09 	.word	0x00400f09

0040091c <ENCODER_A_PORT_init>:
	((Pio *)hw)->PIO_ABCDSR[index] |= mask;
  40091c:	4b06      	ldr	r3, [pc, #24]	; (400938 <ENCODER_A_PORT_init+0x1c>)
  40091e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400920:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
  400924:	671a      	str	r2, [r3, #112]	; 0x70
	((Pio *)hw)->PIO_ABCDSR[index] &= ~mask;
  400926:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400928:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
  40092c:	675a      	str	r2, [r3, #116]	; 0x74
	((Pio *)hw)->PIO_PDR = mask;
  40092e:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400932:	605a      	str	r2, [r3, #4]
  400934:	4770      	bx	lr
  400936:	bf00      	nop
  400938:	400e0e00 	.word	0x400e0e00

0040093c <ENCODER_A_init>:
 * \brief Timer initialization function
 *
 * Enables Timer peripheral, clocks and initializes Timer driver
 */
static void ENCODER_A_init(void)
{
  40093c:	b508      	push	{r3, lr}
	tmp = ((Pmc *)hw)->PMC_PCSR0;
  40093e:	4b09      	ldr	r3, [pc, #36]	; (400964 <ENCODER_A_init+0x28>)
  400940:	699b      	ldr	r3, [r3, #24]
		if (!hri_pmc_get_PCSR0_reg(PMC, (1 << periph_id))) {
  400942:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
  400946:	d103      	bne.n	400950 <ENCODER_A_init+0x14>
	((Pmc *)hw)->PMC_PCER0 = mask;
  400948:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
  40094c:	4b05      	ldr	r3, [pc, #20]	; (400964 <ENCODER_A_init+0x28>)
  40094e:	611a      	str	r2, [r3, #16]
	_pmc_enable_periph_clock(ID_TC0_CHANNEL0);
	ENCODER_A_PORT_init();
  400950:	4b05      	ldr	r3, [pc, #20]	; (400968 <ENCODER_A_init+0x2c>)
  400952:	4798      	blx	r3
	timer_init(&ENCODER_A, TC0, _tc_get_timer());
  400954:	4b05      	ldr	r3, [pc, #20]	; (40096c <ENCODER_A_init+0x30>)
  400956:	4798      	blx	r3
  400958:	4602      	mov	r2, r0
  40095a:	4905      	ldr	r1, [pc, #20]	; (400970 <ENCODER_A_init+0x34>)
  40095c:	4805      	ldr	r0, [pc, #20]	; (400974 <ENCODER_A_init+0x38>)
  40095e:	4b06      	ldr	r3, [pc, #24]	; (400978 <ENCODER_A_init+0x3c>)
  400960:	4798      	blx	r3
  400962:	bd08      	pop	{r3, pc}
  400964:	400e0600 	.word	0x400e0600
  400968:	0040091d 	.word	0x0040091d
  40096c:	00401f23 	.word	0x00401f23
  400970:	4000c000 	.word	0x4000c000
  400974:	204005a8 	.word	0x204005a8
  400978:	004010b9 	.word	0x004010b9

0040097c <ENCODER_B_PORT_init>:
	((Pio *)hw)->PIO_ABCDSR[index] &= ~mask;
  40097c:	4b06      	ldr	r3, [pc, #24]	; (400998 <ENCODER_B_PORT_init+0x1c>)
  40097e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400980:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
  400984:	671a      	str	r2, [r3, #112]	; 0x70
	((Pio *)hw)->PIO_ABCDSR[index] |= mask;
  400986:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400988:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
  40098c:	675a      	str	r2, [r3, #116]	; 0x74
	((Pio *)hw)->PIO_PDR = mask;
  40098e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  400992:	605a      	str	r2, [r3, #4]
  400994:	4770      	bx	lr
  400996:	bf00      	nop
  400998:	400e1400 	.word	0x400e1400

0040099c <ENCODER_B_init>:
 * \brief Timer initialization function
 *
 * Enables Timer peripheral, clocks and initializes Timer driver
 */
static void ENCODER_B_init(void)
{
  40099c:	b508      	push	{r3, lr}
	tmp = ((Pmc *)hw)->PMC_PCSR1;
  40099e:	4b0a      	ldr	r3, [pc, #40]	; (4009c8 <ENCODER_B_init+0x2c>)
  4009a0:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
		if (!hri_pmc_get_PCSR1_reg(PMC, (1 << periph_id))) {
  4009a4:	f413 2f80 	tst.w	r3, #262144	; 0x40000
  4009a8:	d104      	bne.n	4009b4 <ENCODER_B_init+0x18>
	((Pmc *)hw)->PMC_PCER1 = mask;
  4009aa:	f44f 2280 	mov.w	r2, #262144	; 0x40000
  4009ae:	4b06      	ldr	r3, [pc, #24]	; (4009c8 <ENCODER_B_init+0x2c>)
  4009b0:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	_pmc_enable_periph_clock(ID_TC3_CHANNEL0);
	ENCODER_B_PORT_init();
  4009b4:	4b05      	ldr	r3, [pc, #20]	; (4009cc <ENCODER_B_init+0x30>)
  4009b6:	4798      	blx	r3
	timer_init(&ENCODER_B, TC3, _tc_get_timer());
  4009b8:	4b05      	ldr	r3, [pc, #20]	; (4009d0 <ENCODER_B_init+0x34>)
  4009ba:	4798      	blx	r3
  4009bc:	4602      	mov	r2, r0
  4009be:	4905      	ldr	r1, [pc, #20]	; (4009d4 <ENCODER_B_init+0x38>)
  4009c0:	4805      	ldr	r0, [pc, #20]	; (4009d8 <ENCODER_B_init+0x3c>)
  4009c2:	4b06      	ldr	r3, [pc, #24]	; (4009dc <ENCODER_B_init+0x40>)
  4009c4:	4798      	blx	r3
  4009c6:	bd08      	pop	{r3, pc}
  4009c8:	400e0600 	.word	0x400e0600
  4009cc:	0040097d 	.word	0x0040097d
  4009d0:	00401f23 	.word	0x00401f23
  4009d4:	40054000 	.word	0x40054000
  4009d8:	204004f8 	.word	0x204004f8
  4009dc:	004010b9 	.word	0x004010b9

004009e0 <delay_driver_init>:
}

void delay_driver_init(void)
{
  4009e0:	b508      	push	{r3, lr}
	delay_init(SysTick);
  4009e2:	4802      	ldr	r0, [pc, #8]	; (4009ec <delay_driver_init+0xc>)
  4009e4:	4b02      	ldr	r3, [pc, #8]	; (4009f0 <delay_driver_init+0x10>)
  4009e6:	4798      	blx	r3
  4009e8:	bd08      	pop	{r3, pc}
  4009ea:	bf00      	nop
  4009ec:	e000e010 	.word	0xe000e010
  4009f0:	00400de9 	.word	0x00400de9

004009f4 <EDBG_COM_PORT_init>:
	((Pio *)hw)->PIO_ABCDSR[index] &= ~mask;
  4009f4:	4b0f      	ldr	r3, [pc, #60]	; (400a34 <EDBG_COM_PORT_init+0x40>)
  4009f6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4009f8:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
  4009fc:	671a      	str	r2, [r3, #112]	; 0x70
  4009fe:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400a00:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
  400a04:	675a      	str	r2, [r3, #116]	; 0x74
	((Pio *)hw)->PIO_PDR = mask;
  400a06:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  400a0a:	605a      	str	r2, [r3, #4]
}

static inline void hri_matrix_set_CCFG_SYSIO_reg(const void *const hw, hri_matrix_ccfg_sysio_reg_t mask)
{
	MATRIX_CRITICAL_SECTION_ENTER();
	((Matrix *)hw)->CCFG_SYSIO |= mask;
  400a0c:	4a0a      	ldr	r2, [pc, #40]	; (400a38 <EDBG_COM_PORT_init+0x44>)
  400a0e:	f8d2 3114 	ldr.w	r3, [r2, #276]	; 0x114
  400a12:	f043 0310 	orr.w	r3, r3, #16
  400a16:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
	((Pio *)hw)->PIO_ABCDSR[index] |= mask;
  400a1a:	4b08      	ldr	r3, [pc, #32]	; (400a3c <EDBG_COM_PORT_init+0x48>)
  400a1c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400a1e:	f042 0210 	orr.w	r2, r2, #16
  400a22:	671a      	str	r2, [r3, #112]	; 0x70
  400a24:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400a26:	f042 0210 	orr.w	r2, r2, #16
  400a2a:	675a      	str	r2, [r3, #116]	; 0x74
	((Pio *)hw)->PIO_PDR = mask;
  400a2c:	2210      	movs	r2, #16
  400a2e:	605a      	str	r2, [r3, #4]
  400a30:	4770      	bx	lr
  400a32:	bf00      	nop
  400a34:	400e0e00 	.word	0x400e0e00
  400a38:	40088000 	.word	0x40088000
  400a3c:	400e1000 	.word	0x400e1000

00400a40 <EDBG_COM_CLOCK_init>:
	tmp = ((Pmc *)hw)->PMC_PCSR0;
  400a40:	4b04      	ldr	r3, [pc, #16]	; (400a54 <EDBG_COM_CLOCK_init+0x14>)
  400a42:	699b      	ldr	r3, [r3, #24]
		if (!hri_pmc_get_PCSR0_reg(PMC, (1 << periph_id))) {
  400a44:	f413 4f80 	tst.w	r3, #16384	; 0x4000
  400a48:	d103      	bne.n	400a52 <EDBG_COM_CLOCK_init+0x12>
	((Pmc *)hw)->PMC_PCER0 = mask;
  400a4a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
  400a4e:	4b01      	ldr	r3, [pc, #4]	; (400a54 <EDBG_COM_CLOCK_init+0x14>)
  400a50:	611a      	str	r2, [r3, #16]
  400a52:	4770      	bx	lr
  400a54:	400e0600 	.word	0x400e0600

00400a58 <EDBG_COM_init>:
{
	_pmc_enable_periph_clock(ID_USART1);
}

void EDBG_COM_init(void)
{
  400a58:	b508      	push	{r3, lr}
	EDBG_COM_CLOCK_init();
  400a5a:	4b06      	ldr	r3, [pc, #24]	; (400a74 <EDBG_COM_init+0x1c>)
  400a5c:	4798      	blx	r3
	EDBG_COM_PORT_init();
  400a5e:	4b06      	ldr	r3, [pc, #24]	; (400a78 <EDBG_COM_init+0x20>)
  400a60:	4798      	blx	r3
	usart_sync_init(&EDBG_COM, USART1, _usart_get_usart_sync());
  400a62:	4b06      	ldr	r3, [pc, #24]	; (400a7c <EDBG_COM_init+0x24>)
  400a64:	4798      	blx	r3
  400a66:	4602      	mov	r2, r0
  400a68:	4905      	ldr	r1, [pc, #20]	; (400a80 <EDBG_COM_init+0x28>)
  400a6a:	4806      	ldr	r0, [pc, #24]	; (400a84 <EDBG_COM_init+0x2c>)
  400a6c:	4b06      	ldr	r3, [pc, #24]	; (400a88 <EDBG_COM_init+0x30>)
  400a6e:	4798      	blx	r3
  400a70:	bd08      	pop	{r3, pc}
  400a72:	bf00      	nop
  400a74:	00400a41 	.word	0x00400a41
  400a78:	004009f5 	.word	0x004009f5
  400a7c:	00402165 	.word	0x00402165
  400a80:	40028000 	.word	0x40028000
  400a84:	2040059c 	.word	0x2040059c
  400a88:	00401201 	.word	0x00401201

00400a8c <system_init>:
	CAN_1_PORT_init();
	can_async_init(&CAN_1, MCAN1);
}

void system_init(void)
{
  400a8c:	b508      	push	{r3, lr}
 * Currently the following initialization functions are supported:
 *  - System clock initialization
 */
static inline void init_mcu(void)
{
	_init_chip();
  400a8e:	4b32      	ldr	r3, [pc, #200]	; (400b58 <system_init+0xcc>)
  400a90:	4798      	blx	r3
	tmp = ((Pmc *)hw)->PMC_PCSR0;
  400a92:	4b32      	ldr	r3, [pc, #200]	; (400b5c <system_init+0xd0>)
  400a94:	699b      	ldr	r3, [r3, #24]
  400a96:	f413 6f80 	tst.w	r3, #1024	; 0x400
  400a9a:	d103      	bne.n	400aa4 <system_init+0x18>
	((Pmc *)hw)->PMC_PCER0 = mask;
  400a9c:	f44f 6280 	mov.w	r2, #1024	; 0x400
  400aa0:	4b2e      	ldr	r3, [pc, #184]	; (400b5c <system_init+0xd0>)
  400aa2:	611a      	str	r2, [r3, #16]
	tmp = ((Pmc *)hw)->PMC_PCSR0;
  400aa4:	4b2d      	ldr	r3, [pc, #180]	; (400b5c <system_init+0xd0>)
  400aa6:	699b      	ldr	r3, [r3, #24]
  400aa8:	f413 5f80 	tst.w	r3, #4096	; 0x1000
  400aac:	d103      	bne.n	400ab6 <system_init+0x2a>
	((Pmc *)hw)->PMC_PCER0 = mask;
  400aae:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  400ab2:	4b2a      	ldr	r3, [pc, #168]	; (400b5c <system_init+0xd0>)
  400ab4:	611a      	str	r2, [r3, #16]
	tmp = ((Pmc *)hw)->PMC_PCSR0;
  400ab6:	4b29      	ldr	r3, [pc, #164]	; (400b5c <system_init+0xd0>)
  400ab8:	699b      	ldr	r3, [r3, #24]
  400aba:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  400abe:	d103      	bne.n	400ac8 <system_init+0x3c>
	((Pmc *)hw)->PMC_PCER0 = mask;
  400ac0:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  400ac4:	4b25      	ldr	r3, [pc, #148]	; (400b5c <system_init+0xd0>)
  400ac6:	611a      	str	r2, [r3, #16]
}

static inline void hri_wdt_set_MR_WDDIS_bit(const void *const hw)
{
	WDT_CRITICAL_SECTION_ENTER();
	((Wdt *)hw)->WDT_MR |= WDT_MR_WDDIS;
  400ac8:	4a25      	ldr	r2, [pc, #148]	; (400b60 <system_init+0xd4>)
  400aca:	6853      	ldr	r3, [r2, #4]
  400acc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
  400ad0:	6053      	str	r3, [r2, #4]
	((Pio *)hw)->PIO_ODR = mask;
  400ad2:	4b24      	ldr	r3, [pc, #144]	; (400b64 <system_init+0xd8>)
  400ad4:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400ad8:	615a      	str	r2, [r3, #20]
	((Pio *)hw)->PIO_PPDDR = mask;
  400ada:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	((Pio *)hw)->PIO_PUER = mask;
  400ade:	665a      	str	r2, [r3, #100]	; 0x64
	((Pio *)hw)->PIO_PER = mask;
  400ae0:	601a      	str	r2, [r3, #0]
	((Pio *)hw)->PIO_CODR = mask;
  400ae2:	f44f 2180 	mov.w	r1, #262144	; 0x40000
  400ae6:	6359      	str	r1, [r3, #52]	; 0x34
	((Pio *)hw)->PIO_OER = mask;
  400ae8:	6119      	str	r1, [r3, #16]
	((Pio *)hw)->PIO_PER = mask;
  400aea:	6019      	str	r1, [r3, #0]
	((Pio *)hw)->PIO_CODR = mask;
  400aec:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  400af0:	635a      	str	r2, [r3, #52]	; 0x34
	((Pio *)hw)->PIO_OER = mask;
  400af2:	611a      	str	r2, [r3, #16]
	((Pio *)hw)->PIO_PER = mask;
  400af4:	601a      	str	r2, [r3, #0]
	((Pio *)hw)->PIO_CODR = mask;
  400af6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
  400afa:	f44f 7080 	mov.w	r0, #256	; 0x100
  400afe:	6358      	str	r0, [r3, #52]	; 0x34
	((Pio *)hw)->PIO_OER = mask;
  400b00:	6118      	str	r0, [r3, #16]
	((Pio *)hw)->PIO_PER = mask;
  400b02:	6018      	str	r0, [r3, #0]
	((Pio *)hw)->PIO_CODR = mask;
  400b04:	f44f 7000 	mov.w	r0, #512	; 0x200
  400b08:	6358      	str	r0, [r3, #52]	; 0x34
	((Pio *)hw)->PIO_OER = mask;
  400b0a:	6118      	str	r0, [r3, #16]
	((Pio *)hw)->PIO_PER = mask;
  400b0c:	6018      	str	r0, [r3, #0]
	((Pio *)hw)->PIO_CODR = mask;
  400b0e:	f503 7300 	add.w	r3, r3, #512	; 0x200
  400b12:	6359      	str	r1, [r3, #52]	; 0x34
	((Pio *)hw)->PIO_OER = mask;
  400b14:	6119      	str	r1, [r3, #16]
	((Pio *)hw)->PIO_PER = mask;
  400b16:	6019      	str	r1, [r3, #0]
	((Pio *)hw)->PIO_CODR = mask;
  400b18:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400b1c:	6359      	str	r1, [r3, #52]	; 0x34
	((Pio *)hw)->PIO_OER = mask;
  400b1e:	6119      	str	r1, [r3, #16]
	((Pio *)hw)->PIO_PER = mask;
  400b20:	6019      	str	r1, [r3, #0]
	((Pio *)hw)->PIO_CODR = mask;
  400b22:	635a      	str	r2, [r3, #52]	; 0x34
	((Pio *)hw)->PIO_OER = mask;
  400b24:	611a      	str	r2, [r3, #16]
	((Pio *)hw)->PIO_PER = mask;
  400b26:	601a      	str	r2, [r3, #0]
	// Set pin direction to output
	gpio_set_pin_direction(PIN_GPIO_6, GPIO_DIRECTION_OUT);

	gpio_set_pin_function(PIN_GPIO_6, GPIO_PIN_FUNCTION_OFF);

	ADC_0_init();
  400b28:	4b0f      	ldr	r3, [pc, #60]	; (400b68 <system_init+0xdc>)
  400b2a:	4798      	blx	r3
	ADC_1_init();
  400b2c:	4b0f      	ldr	r3, [pc, #60]	; (400b6c <system_init+0xe0>)
  400b2e:	4798      	blx	r3
	EXTERNAL_IRQ_D_init();
  400b30:	4b0f      	ldr	r3, [pc, #60]	; (400b70 <system_init+0xe4>)
  400b32:	4798      	blx	r3
	EXTERNAL_IRQ_A_init();
  400b34:	4b0f      	ldr	r3, [pc, #60]	; (400b74 <system_init+0xe8>)
  400b36:	4798      	blx	r3

	PWM_0_init();
  400b38:	4b0f      	ldr	r3, [pc, #60]	; (400b78 <system_init+0xec>)
  400b3a:	4798      	blx	r3

	PWM_1_init();
  400b3c:	4b0f      	ldr	r3, [pc, #60]	; (400b7c <system_init+0xf0>)
  400b3e:	4798      	blx	r3
	ENCODER_A_init();
  400b40:	4b0f      	ldr	r3, [pc, #60]	; (400b80 <system_init+0xf4>)
  400b42:	4798      	blx	r3
	ENCODER_B_init();
  400b44:	4b0f      	ldr	r3, [pc, #60]	; (400b84 <system_init+0xf8>)
  400b46:	4798      	blx	r3

	delay_driver_init();
  400b48:	4b0f      	ldr	r3, [pc, #60]	; (400b88 <system_init+0xfc>)
  400b4a:	4798      	blx	r3

	EDBG_COM_init();
  400b4c:	4b0f      	ldr	r3, [pc, #60]	; (400b8c <system_init+0x100>)
  400b4e:	4798      	blx	r3

	//CAN_1_init();

	ext_irq_init();
  400b50:	4b0f      	ldr	r3, [pc, #60]	; (400b90 <system_init+0x104>)
  400b52:	4798      	blx	r3
  400b54:	bd08      	pop	{r3, pc}
  400b56:	bf00      	nop
  400b58:	00401649 	.word	0x00401649
  400b5c:	400e0600 	.word	0x400e0600
  400b60:	400e1850 	.word	0x400e1850
  400b64:	400e0e00 	.word	0x400e0e00
  400b68:	004006cd 	.word	0x004006cd
  400b6c:	00400625 	.word	0x00400625
  400b70:	004007a1 	.word	0x004007a1
  400b74:	004007b9 	.word	0x004007b9
  400b78:	00400861 	.word	0x00400861
  400b7c:	004008e9 	.word	0x004008e9
  400b80:	0040093d 	.word	0x0040093d
  400b84:	0040099d 	.word	0x0040099d
  400b88:	004009e1 	.word	0x004009e1
  400b8c:	00400a59 	.word	0x00400a59
  400b90:	00400e61 	.word	0x00400e61

00400b94 <adc_async_window_threshold_reached>:
		descr_ch->adc_async_ch_cb.convert_done(descr, channel);
	}
}

static void adc_async_window_threshold_reached(struct _adc_async_device *device, const uint8_t channel)
{
  400b94:	b508      	push	{r3, lr}
	struct adc_async_descriptor *const descr = CONTAINER_OF(device, struct adc_async_descriptor, device);

	if (descr->adc_async_cb.monitor) {
  400b96:	6983      	ldr	r3, [r0, #24]
  400b98:	b103      	cbz	r3, 400b9c <adc_async_window_threshold_reached+0x8>
		descr->adc_async_cb.monitor(descr, channel);
  400b9a:	4798      	blx	r3
  400b9c:	bd08      	pop	{r3, pc}

00400b9e <adc_async_error_occured>:
	}
}

static void adc_async_error_occured(struct _adc_async_device *device, const uint8_t channel)
{
  400b9e:	b508      	push	{r3, lr}
	struct adc_async_descriptor *const descr = CONTAINER_OF(device, struct adc_async_descriptor, device);

	if (descr->adc_async_cb.error) {
  400ba0:	69c3      	ldr	r3, [r0, #28]
  400ba2:	b103      	cbz	r3, 400ba6 <adc_async_error_occured+0x8>
		descr->adc_async_cb.error(descr, channel);
  400ba4:	4798      	blx	r3
  400ba6:	bd08      	pop	{r3, pc}

00400ba8 <adc_async_channel_conversion_done>:
{
  400ba8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  400bac:	4605      	mov	r5, r0
  400bae:	4688      	mov	r8, r1
  400bb0:	4691      	mov	r9, r2
	uint8_t                              index    = descr->channel_map[channel];
  400bb2:	6a03      	ldr	r3, [r0, #32]
  400bb4:	5c5b      	ldrb	r3, [r3, r1]
	struct adc_async_channel_descriptor *descr_ch = &descr->descr_ch[index];
  400bb6:	6a87      	ldr	r7, [r0, #40]	; 0x28
  400bb8:	eb03 0343 	add.w	r3, r3, r3, lsl #1
  400bbc:	00de      	lsls	r6, r3, #3
  400bbe:	19bc      	adds	r4, r7, r6
	ringbuffer_put(&descr_ch->convert, data);
  400bc0:	f104 0a04 	add.w	sl, r4, #4
  400bc4:	b2d1      	uxtb	r1, r2
  400bc6:	4650      	mov	r0, sl
  400bc8:	4b0c      	ldr	r3, [pc, #48]	; (400bfc <adc_async_channel_conversion_done+0x54>)
  400bca:	4798      	blx	r3
	if (1 < _adc_async_get_data_size(&descr->device)) {
  400bcc:	4628      	mov	r0, r5
  400bce:	4b0c      	ldr	r3, [pc, #48]	; (400c00 <adc_async_channel_conversion_done+0x58>)
  400bd0:	4798      	blx	r3
  400bd2:	2801      	cmp	r0, #1
  400bd4:	d907      	bls.n	400be6 <adc_async_channel_conversion_done+0x3e>
		ringbuffer_put(&descr_ch->convert, data >> 8);
  400bd6:	ea4f 2119 	mov.w	r1, r9, lsr #8
  400bda:	4650      	mov	r0, sl
  400bdc:	4b07      	ldr	r3, [pc, #28]	; (400bfc <adc_async_channel_conversion_done+0x54>)
  400bde:	4798      	blx	r3
		++descr_ch->bytes_in_buffer;
  400be0:	8aa3      	ldrh	r3, [r4, #20]
  400be2:	3301      	adds	r3, #1
  400be4:	82a3      	strh	r3, [r4, #20]
	++descr_ch->bytes_in_buffer;
  400be6:	8aa3      	ldrh	r3, [r4, #20]
  400be8:	3301      	adds	r3, #1
  400bea:	82a3      	strh	r3, [r4, #20]
	if (descr_ch->adc_async_ch_cb.convert_done) {
  400bec:	59bb      	ldr	r3, [r7, r6]
  400bee:	b113      	cbz	r3, 400bf6 <adc_async_channel_conversion_done+0x4e>
		descr_ch->adc_async_ch_cb.convert_done(descr, channel);
  400bf0:	4641      	mov	r1, r8
  400bf2:	4628      	mov	r0, r5
  400bf4:	4798      	blx	r3
  400bf6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  400bfa:	bf00      	nop
  400bfc:	00401319 	.word	0x00401319
  400c00:	00401629 	.word	0x00401629

00400c04 <adc_async_init>:
{
  400c04:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400c08:	4616      	mov	r6, r2
  400c0a:	461c      	mov	r4, r3
  400c0c:	f89d 8028 	ldrb.w	r8, [sp, #40]	; 0x28
  400c10:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
	ASSERT(descr && hw && channel_map && channel_amount && descr_ch);
  400c12:	4607      	mov	r7, r0
  400c14:	4689      	mov	r9, r1
  400c16:	2800      	cmp	r0, #0
  400c18:	bf18      	it	ne
  400c1a:	2900      	cmpne	r1, #0
  400c1c:	d00b      	beq.n	400c36 <adc_async_init+0x32>
  400c1e:	1c13      	adds	r3, r2, #0
  400c20:	bf18      	it	ne
  400c22:	2301      	movne	r3, #1
  400c24:	f1b8 0f00 	cmp.w	r8, #0
  400c28:	d017      	beq.n	400c5a <adc_async_init+0x56>
  400c2a:	b1b3      	cbz	r3, 400c5a <adc_async_init+0x56>
  400c2c:	b10d      	cbz	r5, 400c32 <adc_async_init+0x2e>
  400c2e:	2001      	movs	r0, #1
  400c30:	e002      	b.n	400c38 <adc_async_init+0x34>
  400c32:	2000      	movs	r0, #0
  400c34:	e000      	b.n	400c38 <adc_async_init+0x34>
  400c36:	2000      	movs	r0, #0
  400c38:	f8df b068 	ldr.w	fp, [pc, #104]	; 400ca4 <adc_async_init+0xa0>
  400c3c:	223f      	movs	r2, #63	; 0x3f
  400c3e:	4659      	mov	r1, fp
  400c40:	f8df a064 	ldr.w	sl, [pc, #100]	; 400ca8 <adc_async_init+0xa4>
  400c44:	47d0      	blx	sl
	ASSERT(channel_amount <= (channel_max + 1));
  400c46:	1c60      	adds	r0, r4, #1
  400c48:	2240      	movs	r2, #64	; 0x40
  400c4a:	4659      	mov	r1, fp
  400c4c:	4580      	cmp	r8, r0
  400c4e:	bfcc      	ite	gt
  400c50:	2000      	movgt	r0, #0
  400c52:	2001      	movle	r0, #1
  400c54:	47d0      	blx	sl
	for (uint8_t i = 0; i <= channel_max; i++) {
  400c56:	2300      	movs	r3, #0
  400c58:	e005      	b.n	400c66 <adc_async_init+0x62>
	ASSERT(descr && hw && channel_map && channel_amount && descr_ch);
  400c5a:	2000      	movs	r0, #0
  400c5c:	e7ec      	b.n	400c38 <adc_async_init+0x34>
		channel_map[i] = 0xFF;
  400c5e:	22ff      	movs	r2, #255	; 0xff
  400c60:	54f2      	strb	r2, [r6, r3]
	for (uint8_t i = 0; i <= channel_max; i++) {
  400c62:	3301      	adds	r3, #1
  400c64:	b2db      	uxtb	r3, r3
  400c66:	42a3      	cmp	r3, r4
  400c68:	d9f9      	bls.n	400c5e <adc_async_init+0x5a>
	descr->channel_map    = channel_map;
  400c6a:	623e      	str	r6, [r7, #32]
	descr->channel_max    = channel_max;
  400c6c:	f887 4024 	strb.w	r4, [r7, #36]	; 0x24
	descr->channel_amount = channel_amount;
  400c70:	f887 8025 	strb.w	r8, [r7, #37]	; 0x25
	descr->descr_ch       = descr_ch;
  400c74:	62bd      	str	r5, [r7, #40]	; 0x28
	init_status           = _adc_async_init(device, hw);
  400c76:	4649      	mov	r1, r9
  400c78:	4638      	mov	r0, r7
  400c7a:	4b06      	ldr	r3, [pc, #24]	; (400c94 <adc_async_init+0x90>)
  400c7c:	4798      	blx	r3
	if (init_status) {
  400c7e:	4603      	mov	r3, r0
  400c80:	b928      	cbnz	r0, 400c8e <adc_async_init+0x8a>
	device->adc_async_ch_cb.convert_done = adc_async_channel_conversion_done;
  400c82:	4a05      	ldr	r2, [pc, #20]	; (400c98 <adc_async_init+0x94>)
  400c84:	60ba      	str	r2, [r7, #8]
	device->adc_async_cb.window_cb       = adc_async_window_threshold_reached;
  400c86:	4a05      	ldr	r2, [pc, #20]	; (400c9c <adc_async_init+0x98>)
  400c88:	603a      	str	r2, [r7, #0]
	device->adc_async_cb.error_cb        = adc_async_error_occured;
  400c8a:	4a05      	ldr	r2, [pc, #20]	; (400ca0 <adc_async_init+0x9c>)
  400c8c:	607a      	str	r2, [r7, #4]
}
  400c8e:	4618      	mov	r0, r3
  400c90:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  400c94:	00401569 	.word	0x00401569
  400c98:	00400ba9 	.word	0x00400ba9
  400c9c:	00400b95 	.word	0x00400b95
  400ca0:	00400b9f 	.word	0x00400b9f
  400ca4:	0040579c 	.word	0x0040579c
  400ca8:	00401275 	.word	0x00401275

00400cac <adc_async_register_channel_buffer>:
{
  400cac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  400cb0:	460e      	mov	r6, r1
  400cb2:	461f      	mov	r7, r3
	ASSERT(descr && convert_buffer && convert_buffer_length);
  400cb4:	4605      	mov	r5, r0
  400cb6:	4690      	mov	r8, r2
  400cb8:	2800      	cmp	r0, #0
  400cba:	bf18      	it	ne
  400cbc:	2a00      	cmpne	r2, #0
  400cbe:	d002      	beq.n	400cc6 <adc_async_register_channel_buffer+0x1a>
  400cc0:	b9c3      	cbnz	r3, 400cf4 <adc_async_register_channel_buffer+0x48>
  400cc2:	2000      	movs	r0, #0
  400cc4:	e000      	b.n	400cc8 <adc_async_register_channel_buffer+0x1c>
  400cc6:	2000      	movs	r0, #0
  400cc8:	f8df 9094 	ldr.w	r9, [pc, #148]	; 400d60 <adc_async_register_channel_buffer+0xb4>
  400ccc:	2266      	movs	r2, #102	; 0x66
  400cce:	4649      	mov	r1, r9
  400cd0:	4c21      	ldr	r4, [pc, #132]	; (400d58 <adc_async_register_channel_buffer+0xac>)
  400cd2:	47a0      	blx	r4
	ASSERT(descr->channel_max >= channel);
  400cd4:	f895 0024 	ldrb.w	r0, [r5, #36]	; 0x24
  400cd8:	2267      	movs	r2, #103	; 0x67
  400cda:	4649      	mov	r1, r9
  400cdc:	42b0      	cmp	r0, r6
  400cde:	bf34      	ite	cc
  400ce0:	2000      	movcc	r0, #0
  400ce2:	2001      	movcs	r0, #1
  400ce4:	47a0      	blx	r4
	if (descr->channel_map[channel] != 0xFF) {
  400ce6:	6a29      	ldr	r1, [r5, #32]
  400ce8:	5d8b      	ldrb	r3, [r1, r6]
  400cea:	2bff      	cmp	r3, #255	; 0xff
  400cec:	d12b      	bne.n	400d46 <adc_async_register_channel_buffer+0x9a>
  400cee:	2400      	movs	r4, #0
  400cf0:	4623      	mov	r3, r4
  400cf2:	e003      	b.n	400cfc <adc_async_register_channel_buffer+0x50>
	ASSERT(descr && convert_buffer && convert_buffer_length);
  400cf4:	2001      	movs	r0, #1
  400cf6:	e7e7      	b.n	400cc8 <adc_async_register_channel_buffer+0x1c>
	for (i = 0; i <= descr->channel_max; i++) {
  400cf8:	3301      	adds	r3, #1
  400cfa:	b2db      	uxtb	r3, r3
  400cfc:	f895 2024 	ldrb.w	r2, [r5, #36]	; 0x24
  400d00:	4293      	cmp	r3, r2
  400d02:	d805      	bhi.n	400d10 <adc_async_register_channel_buffer+0x64>
		if (descr->channel_map[i] != 0xFF) {
  400d04:	5cca      	ldrb	r2, [r1, r3]
  400d06:	2aff      	cmp	r2, #255	; 0xff
  400d08:	d0f6      	beq.n	400cf8 <adc_async_register_channel_buffer+0x4c>
			index++;
  400d0a:	3401      	adds	r4, #1
  400d0c:	b2e4      	uxtb	r4, r4
  400d0e:	e7f3      	b.n	400cf8 <adc_async_register_channel_buffer+0x4c>
	if (index > descr->channel_amount) {
  400d10:	f895 3025 	ldrb.w	r3, [r5, #37]	; 0x25
  400d14:	429c      	cmp	r4, r3
  400d16:	d819      	bhi.n	400d4c <adc_async_register_channel_buffer+0xa0>
	if (ERR_NONE != ringbuffer_init(&descr->descr_ch[index].convert, convert_buffer, convert_buffer_length)) {
  400d18:	6aa8      	ldr	r0, [r5, #40]	; 0x28
  400d1a:	eb04 0344 	add.w	r3, r4, r4, lsl #1
  400d1e:	ea4f 09c3 	mov.w	r9, r3, lsl #3
  400d22:	4448      	add	r0, r9
  400d24:	463a      	mov	r2, r7
  400d26:	4641      	mov	r1, r8
  400d28:	3004      	adds	r0, #4
  400d2a:	4b0c      	ldr	r3, [pc, #48]	; (400d5c <adc_async_register_channel_buffer+0xb0>)
  400d2c:	4798      	blx	r3
  400d2e:	4602      	mov	r2, r0
  400d30:	b978      	cbnz	r0, 400d52 <adc_async_register_channel_buffer+0xa6>
	descr->channel_map[channel]            = index;
  400d32:	6a2b      	ldr	r3, [r5, #32]
  400d34:	559c      	strb	r4, [r3, r6]
	descr->descr_ch[index].bytes_in_buffer = 0;
  400d36:	6aab      	ldr	r3, [r5, #40]	; 0x28
  400d38:	4499      	add	r9, r3
  400d3a:	2300      	movs	r3, #0
  400d3c:	f8a9 3014 	strh.w	r3, [r9, #20]
}
  400d40:	4610      	mov	r0, r2
  400d42:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		return ERR_INVALID_ARG;
  400d46:	f06f 020c 	mvn.w	r2, #12
  400d4a:	e7f9      	b.n	400d40 <adc_async_register_channel_buffer+0x94>
		return ERR_NO_RESOURCE;
  400d4c:	f06f 021b 	mvn.w	r2, #27
  400d50:	e7f6      	b.n	400d40 <adc_async_register_channel_buffer+0x94>
		return ERR_INVALID_ARG;
  400d52:	f06f 020c 	mvn.w	r2, #12
  400d56:	e7f3      	b.n	400d40 <adc_async_register_channel_buffer+0x94>
  400d58:	00401275 	.word	0x00401275
  400d5c:	004012d5 	.word	0x004012d5
  400d60:	0040579c 	.word	0x0040579c

00400d64 <adc_async_enable_channel>:
{
  400d64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  400d66:	460d      	mov	r5, r1
	ASSERT(descr);
  400d68:	4f0b      	ldr	r7, [pc, #44]	; (400d98 <adc_async_enable_channel+0x34>)
  400d6a:	4604      	mov	r4, r0
  400d6c:	2283      	movs	r2, #131	; 0x83
  400d6e:	4639      	mov	r1, r7
  400d70:	3000      	adds	r0, #0
  400d72:	bf18      	it	ne
  400d74:	2001      	movne	r0, #1
  400d76:	4e09      	ldr	r6, [pc, #36]	; (400d9c <adc_async_enable_channel+0x38>)
  400d78:	47b0      	blx	r6
	ASSERT(descr->channel_max >= channel);
  400d7a:	f894 0024 	ldrb.w	r0, [r4, #36]	; 0x24
  400d7e:	2284      	movs	r2, #132	; 0x84
  400d80:	4639      	mov	r1, r7
  400d82:	42a8      	cmp	r0, r5
  400d84:	bf34      	ite	cc
  400d86:	2000      	movcc	r0, #0
  400d88:	2001      	movcs	r0, #1
  400d8a:	47b0      	blx	r6
	_adc_async_enable_channel(&descr->device, channel);
  400d8c:	4629      	mov	r1, r5
  400d8e:	4620      	mov	r0, r4
  400d90:	4b03      	ldr	r3, [pc, #12]	; (400da0 <adc_async_enable_channel+0x3c>)
  400d92:	4798      	blx	r3
}
  400d94:	2000      	movs	r0, #0
  400d96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400d98:	0040579c 	.word	0x0040579c
  400d9c:	00401275 	.word	0x00401275
  400da0:	0040161d 	.word	0x0040161d

00400da4 <adc_async_start_conversion>:
{
  400da4:	b510      	push	{r4, lr}
	ASSERT(descr);
  400da6:	4604      	mov	r4, r0
  400da8:	22d6      	movs	r2, #214	; 0xd6
  400daa:	4905      	ldr	r1, [pc, #20]	; (400dc0 <adc_async_start_conversion+0x1c>)
  400dac:	3000      	adds	r0, #0
  400dae:	bf18      	it	ne
  400db0:	2001      	movne	r0, #1
  400db2:	4b04      	ldr	r3, [pc, #16]	; (400dc4 <adc_async_start_conversion+0x20>)
  400db4:	4798      	blx	r3
	_adc_async_convert(&descr->device);
  400db6:	4620      	mov	r0, r4
  400db8:	4b03      	ldr	r3, [pc, #12]	; (400dc8 <adc_async_start_conversion+0x24>)
  400dba:	4798      	blx	r3
}
  400dbc:	2000      	movs	r0, #0
  400dbe:	bd10      	pop	{r4, pc}
  400dc0:	0040579c 	.word	0x0040579c
  400dc4:	00401275 	.word	0x00401275
  400dc8:	0040162d 	.word	0x0040162d

00400dcc <atomic_enter_critical>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
  400dcc:	f3ef 8310 	mrs	r3, PRIMASK
/**
 * \brief Disable interrupts, enter critical section
 */
void atomic_enter_critical(hal_atomic_t volatile *atomic)
{
	*atomic = __get_PRIMASK();
  400dd0:	6003      	str	r3, [r0, #0]
  __ASM volatile ("cpsid i" : : : "memory");
  400dd2:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
  400dd4:	f3bf 8f5f 	dmb	sy
  400dd8:	4770      	bx	lr

00400dda <atomic_leave_critical>:
  400dda:	f3bf 8f5f 	dmb	sy
 * \brief Exit atomic section
 */
void atomic_leave_critical(hal_atomic_t volatile *atomic)
{
	__DMB();
	__set_PRIMASK(*atomic);
  400dde:	6803      	ldr	r3, [r0, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
  400de0:	f383 8810 	msr	PRIMASK, r3
  400de4:	4770      	bx	lr
	...

00400de8 <delay_init>:

/**
 * \brief Initialize Delay driver
 */
void delay_init(void *const hw)
{
  400de8:	b508      	push	{r3, lr}
	_delay_init(hardware = hw);
  400dea:	4b02      	ldr	r3, [pc, #8]	; (400df4 <delay_init+0xc>)
  400dec:	6018      	str	r0, [r3, #0]
  400dee:	4b02      	ldr	r3, [pc, #8]	; (400df8 <delay_init+0x10>)
  400df0:	4798      	blx	r3
  400df2:	bd08      	pop	{r3, pc}
  400df4:	20400318 	.word	0x20400318
  400df8:	00401d65 	.word	0x00401d65

00400dfc <delay_ms>:

/**
 * \brief Perform delay in ms
 */
void delay_ms(const uint16_t ms)
{
  400dfc:	b510      	push	{r4, lr}
	_delay_cycles(hardware, _get_cycles_for_ms(ms));
  400dfe:	4b04      	ldr	r3, [pc, #16]	; (400e10 <delay_ms+0x14>)
  400e00:	681c      	ldr	r4, [r3, #0]
  400e02:	4b04      	ldr	r3, [pc, #16]	; (400e14 <delay_ms+0x18>)
  400e04:	4798      	blx	r3
  400e06:	4601      	mov	r1, r0
  400e08:	4620      	mov	r0, r4
  400e0a:	4b03      	ldr	r3, [pc, #12]	; (400e18 <delay_ms+0x1c>)
  400e0c:	4798      	blx	r3
  400e0e:	bd10      	pop	{r4, pc}
  400e10:	20400318 	.word	0x20400318
  400e14:	00401635 	.word	0x00401635
  400e18:	00401d71 	.word	0x00401d71

00400e1c <process_ext_irq>:
 * \brief Interrupt processing routine
 *
 * \param[in] pin The pin which triggered the interrupt
 */
static void process_ext_irq(const uint32_t pin)
{
  400e1c:	b538      	push	{r3, r4, r5, lr}
	uint8_t lower = 0, middle, upper = EXT_IRQ_AMOUNT;
  400e1e:	2504      	movs	r5, #4
  400e20:	2400      	movs	r4, #0

	while (upper >= lower) {
  400e22:	e007      	b.n	400e34 <process_ext_irq+0x18>
		if (middle >= EXT_IRQ_AMOUNT) {
			return;
		}

		if (ext_irqs[middle].pin == pin) {
			if (ext_irqs[middle].cb) {
  400e24:	4a0d      	ldr	r2, [pc, #52]	; (400e5c <process_ext_irq+0x40>)
  400e26:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
  400e2a:	b1b3      	cbz	r3, 400e5a <process_ext_irq+0x3e>
				ext_irqs[middle].cb();
  400e2c:	4798      	blx	r3
  400e2e:	bd38      	pop	{r3, r4, r5, pc}
		}

		if (ext_irqs[middle].pin < pin) {
			lower = middle + 1;
		} else {
			upper = middle - 1;
  400e30:	3a01      	subs	r2, #1
  400e32:	b2d5      	uxtb	r5, r2
	while (upper >= lower) {
  400e34:	42ac      	cmp	r4, r5
  400e36:	d810      	bhi.n	400e5a <process_ext_irq+0x3e>
		middle = (upper + lower) >> 1;
  400e38:	192b      	adds	r3, r5, r4
  400e3a:	105b      	asrs	r3, r3, #1
  400e3c:	b2da      	uxtb	r2, r3
		if (middle >= EXT_IRQ_AMOUNT) {
  400e3e:	2a03      	cmp	r2, #3
  400e40:	d80b      	bhi.n	400e5a <process_ext_irq+0x3e>
  400e42:	4613      	mov	r3, r2
		if (ext_irqs[middle].pin == pin) {
  400e44:	4905      	ldr	r1, [pc, #20]	; (400e5c <process_ext_irq+0x40>)
  400e46:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
  400e4a:	6849      	ldr	r1, [r1, #4]
  400e4c:	4281      	cmp	r1, r0
  400e4e:	d0e9      	beq.n	400e24 <process_ext_irq+0x8>
		if (ext_irqs[middle].pin < pin) {
  400e50:	4281      	cmp	r1, r0
  400e52:	d2ed      	bcs.n	400e30 <process_ext_irq+0x14>
			lower = middle + 1;
  400e54:	3201      	adds	r2, #1
  400e56:	b2d4      	uxtb	r4, r2
  400e58:	e7ec      	b.n	400e34 <process_ext_irq+0x18>
  400e5a:	bd38      	pop	{r3, r4, r5, pc}
  400e5c:	2040031c 	.word	0x2040031c

00400e60 <ext_irq_init>:
{
  400e60:	b508      	push	{r3, lr}
	for (i = 0; i < EXT_IRQ_AMOUNT; i++) {
  400e62:	2300      	movs	r3, #0
  400e64:	e00a      	b.n	400e7c <ext_irq_init+0x1c>
		ext_irqs[i].pin = 0xFFFFFFFF;
  400e66:	4a08      	ldr	r2, [pc, #32]	; (400e88 <ext_irq_init+0x28>)
  400e68:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
  400e6c:	f04f 30ff 	mov.w	r0, #4294967295
  400e70:	6048      	str	r0, [r1, #4]
		ext_irqs[i].cb  = NULL;
  400e72:	2100      	movs	r1, #0
  400e74:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
	for (i = 0; i < EXT_IRQ_AMOUNT; i++) {
  400e78:	3301      	adds	r3, #1
  400e7a:	b29b      	uxth	r3, r3
  400e7c:	2b03      	cmp	r3, #3
  400e7e:	d9f2      	bls.n	400e66 <ext_irq_init+0x6>
	return _ext_irq_init(process_ext_irq);
  400e80:	4802      	ldr	r0, [pc, #8]	; (400e8c <ext_irq_init+0x2c>)
  400e82:	4b03      	ldr	r3, [pc, #12]	; (400e90 <ext_irq_init+0x30>)
  400e84:	4798      	blx	r3
}
  400e86:	bd08      	pop	{r3, pc}
  400e88:	2040031c 	.word	0x2040031c
  400e8c:	00400e1d 	.word	0x00400e1d
  400e90:	00401979 	.word	0x00401979

00400e94 <io_write>:

/**
 * \brief I/O write interface
 */
int32_t io_write(struct io_descriptor *const io_descr, const uint8_t *const buf, const uint16_t length)
{
  400e94:	b570      	push	{r4, r5, r6, lr}
  400e96:	4616      	mov	r6, r2
	ASSERT(io_descr && buf);
  400e98:	4604      	mov	r4, r0
  400e9a:	460d      	mov	r5, r1
  400e9c:	2800      	cmp	r0, #0
  400e9e:	bf18      	it	ne
  400ea0:	2900      	cmpne	r1, #0
  400ea2:	bf14      	ite	ne
  400ea4:	2001      	movne	r0, #1
  400ea6:	2000      	moveq	r0, #0
  400ea8:	2234      	movs	r2, #52	; 0x34
  400eaa:	4904      	ldr	r1, [pc, #16]	; (400ebc <io_write+0x28>)
  400eac:	4b04      	ldr	r3, [pc, #16]	; (400ec0 <io_write+0x2c>)
  400eae:	4798      	blx	r3
	return io_descr->write(io_descr, buf, length);
  400eb0:	6823      	ldr	r3, [r4, #0]
  400eb2:	4632      	mov	r2, r6
  400eb4:	4629      	mov	r1, r5
  400eb6:	4620      	mov	r0, r4
  400eb8:	4798      	blx	r3
}
  400eba:	bd70      	pop	{r4, r5, r6, pc}
  400ebc:	004057b8 	.word	0x004057b8
  400ec0:	00401275 	.word	0x00401275

00400ec4 <io_read>:

/**
 * \brief I/O read interface
 */
int32_t io_read(struct io_descriptor *const io_descr, uint8_t *const buf, const uint16_t length)
{
  400ec4:	b570      	push	{r4, r5, r6, lr}
  400ec6:	4616      	mov	r6, r2
	ASSERT(io_descr && buf);
  400ec8:	4604      	mov	r4, r0
  400eca:	460d      	mov	r5, r1
  400ecc:	2800      	cmp	r0, #0
  400ece:	bf18      	it	ne
  400ed0:	2900      	cmpne	r1, #0
  400ed2:	bf14      	ite	ne
  400ed4:	2001      	movne	r0, #1
  400ed6:	2000      	moveq	r0, #0
  400ed8:	223d      	movs	r2, #61	; 0x3d
  400eda:	4904      	ldr	r1, [pc, #16]	; (400eec <io_read+0x28>)
  400edc:	4b04      	ldr	r3, [pc, #16]	; (400ef0 <io_read+0x2c>)
  400ede:	4798      	blx	r3
	return io_descr->read(io_descr, buf, length);
  400ee0:	6863      	ldr	r3, [r4, #4]
  400ee2:	4632      	mov	r2, r6
  400ee4:	4629      	mov	r1, r5
  400ee6:	4620      	mov	r0, r4
  400ee8:	4798      	blx	r3
}
  400eea:	bd70      	pop	{r4, r5, r6, pc}
  400eec:	004057b8 	.word	0x004057b8
  400ef0:	00401275 	.word	0x00401275

00400ef4 <pwm_period_expired>:

/**
 * \internal Process interrupts caused by period experied
 */
static void pwm_period_expired(struct _pwm_device *device)
{
  400ef4:	b508      	push	{r3, lr}
	struct pwm_descriptor *const descr = CONTAINER_OF(device, struct pwm_descriptor, device);

	if (descr->pwm_cb.period) {
  400ef6:	6943      	ldr	r3, [r0, #20]
  400ef8:	b103      	cbz	r3, 400efc <pwm_period_expired+0x8>
		descr->pwm_cb.period(descr);
  400efa:	4798      	blx	r3
  400efc:	bd08      	pop	{r3, pc}

00400efe <pwm_detect_fault>:

/**
 * \internal Process interrupts caused by pwm fault
 */
static void pwm_detect_fault(struct _pwm_device *device)
{
  400efe:	b508      	push	{r3, lr}
	struct pwm_descriptor *const descr = CONTAINER_OF(device, struct pwm_descriptor, device);

	if (descr->pwm_cb.error) {
  400f00:	6983      	ldr	r3, [r0, #24]
  400f02:	b103      	cbz	r3, 400f06 <pwm_detect_fault+0x8>
		descr->pwm_cb.error(descr);
  400f04:	4798      	blx	r3
  400f06:	bd08      	pop	{r3, pc}

00400f08 <pwm_init>:
{
  400f08:	b538      	push	{r3, r4, r5, lr}
	ASSERT(descr && hw);
  400f0a:	4604      	mov	r4, r0
  400f0c:	460d      	mov	r5, r1
  400f0e:	2800      	cmp	r0, #0
  400f10:	bf18      	it	ne
  400f12:	2900      	cmpne	r1, #0
  400f14:	bf14      	ite	ne
  400f16:	2001      	movne	r0, #1
  400f18:	2000      	moveq	r0, #0
  400f1a:	2233      	movs	r2, #51	; 0x33
  400f1c:	4906      	ldr	r1, [pc, #24]	; (400f38 <pwm_init+0x30>)
  400f1e:	4b07      	ldr	r3, [pc, #28]	; (400f3c <pwm_init+0x34>)
  400f20:	4798      	blx	r3
	_pwm_init(&descr->device, hw);
  400f22:	4629      	mov	r1, r5
  400f24:	4620      	mov	r0, r4
  400f26:	4b06      	ldr	r3, [pc, #24]	; (400f40 <pwm_init+0x38>)
  400f28:	4798      	blx	r3
	descr->device.callback.pwm_period_cb = pwm_period_expired;
  400f2a:	4b06      	ldr	r3, [pc, #24]	; (400f44 <pwm_init+0x3c>)
  400f2c:	6023      	str	r3, [r4, #0]
	descr->device.callback.pwm_error_cb  = pwm_detect_fault;
  400f2e:	4b06      	ldr	r3, [pc, #24]	; (400f48 <pwm_init+0x40>)
  400f30:	6063      	str	r3, [r4, #4]
}
  400f32:	2000      	movs	r0, #0
  400f34:	bd38      	pop	{r3, r4, r5, pc}
  400f36:	bf00      	nop
  400f38:	004057cc 	.word	0x004057cc
  400f3c:	00401275 	.word	0x00401275
  400f40:	00401ae1 	.word	0x00401ae1
  400f44:	00400ef5 	.word	0x00400ef5
  400f48:	00400eff 	.word	0x00400eff

00400f4c <pwm_enable>:
{
  400f4c:	b510      	push	{r4, lr}
	ASSERT(descr);
  400f4e:	4604      	mov	r4, r0
  400f50:	224a      	movs	r2, #74	; 0x4a
  400f52:	4909      	ldr	r1, [pc, #36]	; (400f78 <pwm_enable+0x2c>)
  400f54:	3000      	adds	r0, #0
  400f56:	bf18      	it	ne
  400f58:	2001      	movne	r0, #1
  400f5a:	4b08      	ldr	r3, [pc, #32]	; (400f7c <pwm_enable+0x30>)
  400f5c:	4798      	blx	r3
	if (_pwm_is_enabled(&descr->device)) {
  400f5e:	4620      	mov	r0, r4
  400f60:	4b07      	ldr	r3, [pc, #28]	; (400f80 <pwm_enable+0x34>)
  400f62:	4798      	blx	r3
  400f64:	b920      	cbnz	r0, 400f70 <pwm_enable+0x24>
	_pwm_enable(&descr->device);
  400f66:	4620      	mov	r0, r4
  400f68:	4b06      	ldr	r3, [pc, #24]	; (400f84 <pwm_enable+0x38>)
  400f6a:	4798      	blx	r3
	return ERR_NONE;
  400f6c:	2000      	movs	r0, #0
  400f6e:	bd10      	pop	{r4, pc}
		return ERR_DENIED;
  400f70:	f06f 0010 	mvn.w	r0, #16
}
  400f74:	bd10      	pop	{r4, pc}
  400f76:	bf00      	nop
  400f78:	004057cc 	.word	0x004057cc
  400f7c:	00401275 	.word	0x00401275
  400f80:	00401cbd 	.word	0x00401cbd
  400f84:	00401c19 	.word	0x00401c19

00400f88 <pwm_register_callback>:
{
  400f88:	b570      	push	{r4, r5, r6, lr}
	switch (type) {
  400f8a:	460d      	mov	r5, r1
  400f8c:	b121      	cbz	r1, 400f98 <pwm_register_callback+0x10>
  400f8e:	2901      	cmp	r1, #1
  400f90:	d015      	beq.n	400fbe <pwm_register_callback+0x36>
		return ERR_INVALID_ARG;
  400f92:	f06f 000c 	mvn.w	r0, #12
}
  400f96:	bd70      	pop	{r4, r5, r6, pc}
		descr->pwm_cb.period = cb;
  400f98:	6142      	str	r2, [r0, #20]
  400f9a:	4616      	mov	r6, r2
  400f9c:	4604      	mov	r4, r0
	ASSERT(descr);
  400f9e:	2272      	movs	r2, #114	; 0x72
  400fa0:	4908      	ldr	r1, [pc, #32]	; (400fc4 <pwm_register_callback+0x3c>)
  400fa2:	3000      	adds	r0, #0
  400fa4:	bf18      	it	ne
  400fa6:	2001      	movne	r0, #1
  400fa8:	4b07      	ldr	r3, [pc, #28]	; (400fc8 <pwm_register_callback+0x40>)
  400faa:	4798      	blx	r3
	_pwm_set_irq_state(&descr->device, (enum _pwm_callback_type)type, NULL != cb);
  400fac:	1c32      	adds	r2, r6, #0
  400fae:	bf18      	it	ne
  400fb0:	2201      	movne	r2, #1
  400fb2:	4629      	mov	r1, r5
  400fb4:	4620      	mov	r0, r4
  400fb6:	4b05      	ldr	r3, [pc, #20]	; (400fcc <pwm_register_callback+0x44>)
  400fb8:	4798      	blx	r3
	return ERR_NONE;
  400fba:	2000      	movs	r0, #0
  400fbc:	bd70      	pop	{r4, r5, r6, pc}
		descr->pwm_cb.error = cb;
  400fbe:	6182      	str	r2, [r0, #24]
		break;
  400fc0:	e7eb      	b.n	400f9a <pwm_register_callback+0x12>
  400fc2:	bf00      	nop
  400fc4:	004057cc 	.word	0x004057cc
  400fc8:	00401275 	.word	0x00401275
  400fcc:	00401ced 	.word	0x00401ced

00400fd0 <pwm_set_parameters>:
{
  400fd0:	b570      	push	{r4, r5, r6, lr}
  400fd2:	460d      	mov	r5, r1
  400fd4:	4616      	mov	r6, r2
	ASSERT(descr);
  400fd6:	4604      	mov	r4, r0
  400fd8:	227c      	movs	r2, #124	; 0x7c
  400fda:	4906      	ldr	r1, [pc, #24]	; (400ff4 <pwm_set_parameters+0x24>)
  400fdc:	3000      	adds	r0, #0
  400fde:	bf18      	it	ne
  400fe0:	2001      	movne	r0, #1
  400fe2:	4b05      	ldr	r3, [pc, #20]	; (400ff8 <pwm_set_parameters+0x28>)
  400fe4:	4798      	blx	r3
	_pwm_set_param(&descr->device, period, duty_cycle);
  400fe6:	4632      	mov	r2, r6
  400fe8:	4629      	mov	r1, r5
  400fea:	4620      	mov	r0, r4
  400fec:	4b03      	ldr	r3, [pc, #12]	; (400ffc <pwm_set_parameters+0x2c>)
  400fee:	4798      	blx	r3
}
  400ff0:	2000      	movs	r0, #0
  400ff2:	bd70      	pop	{r4, r5, r6, pc}
  400ff4:	004057cc 	.word	0x004057cc
  400ff8:	00401275 	.word	0x00401275
  400ffc:	00401c5d 	.word	0x00401c5d

00401000 <timer_add_timer_task>:
 * \param[in] head The pointer to the head of timer task list
 * \param[in] task The pointer to task to add
 * \param[in] time Current timer time
 */
static void timer_add_timer_task(struct list_descriptor *list, struct timer_task *const new_task, const uint32_t time)
{
  401000:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 * \return A pointer to the head of the given list or NULL if the list is
 * empty
 */
static inline void *list_get_head(const struct list_descriptor *const list)
{
	return (void *)list->head;
  401002:	6807      	ldr	r7, [r0, #0]
	struct timer_task *it, *prev = NULL, *head = (struct timer_task *)list_get_head(list);

	if (!head) {
  401004:	b117      	cbz	r7, 40100c <timer_add_timer_task+0xc>
  401006:	463c      	mov	r4, r7
  401008:	2600      	movs	r6, #0
  40100a:	e00b      	b.n	401024 <timer_add_timer_task+0x24>
		list_insert_as_head(list, new_task);
  40100c:	4b0e      	ldr	r3, [pc, #56]	; (401048 <timer_add_timer_task+0x48>)
  40100e:	4798      	blx	r3
		return;
  401010:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		uint32_t time_left;

		if (it->time_label <= time) {
			time_left = it->interval - (time - it->time_label);
		} else {
			time_left = it->interval - (0xFFFFFFFF - it->time_label) - time;
  401012:	68a5      	ldr	r5, [r4, #8]
  401014:	442b      	add	r3, r5
  401016:	1a9b      	subs	r3, r3, r2
  401018:	3301      	adds	r3, #1
		}
		if (time_left >= new_task->interval)
  40101a:	688d      	ldr	r5, [r1, #8]
  40101c:	42ab      	cmp	r3, r5
  40101e:	d209      	bcs.n	401034 <timer_add_timer_task+0x34>
			break;
		prev = it;
  401020:	4626      	mov	r6, r4
	for (it = head; it; it = (struct timer_task *)list_get_next_element(it)) {
  401022:	6824      	ldr	r4, [r4, #0]
  401024:	b134      	cbz	r4, 401034 <timer_add_timer_task+0x34>
		if (it->time_label <= time) {
  401026:	6863      	ldr	r3, [r4, #4]
  401028:	4293      	cmp	r3, r2
  40102a:	d8f2      	bhi.n	401012 <timer_add_timer_task+0x12>
			time_left = it->interval - (time - it->time_label);
  40102c:	68a5      	ldr	r5, [r4, #8]
  40102e:	1a9b      	subs	r3, r3, r2
  401030:	442b      	add	r3, r5
  401032:	e7f2      	b.n	40101a <timer_add_timer_task+0x1a>
	}

	if (it == head) {
  401034:	42bc      	cmp	r4, r7
  401036:	d003      	beq.n	401040 <timer_add_timer_task+0x40>
		list_insert_as_head(list, new_task);
	} else {
		list_insert_after(prev, new_task);
  401038:	4630      	mov	r0, r6
  40103a:	4b04      	ldr	r3, [pc, #16]	; (40104c <timer_add_timer_task+0x4c>)
  40103c:	4798      	blx	r3
  40103e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		list_insert_as_head(list, new_task);
  401040:	4b01      	ldr	r3, [pc, #4]	; (401048 <timer_add_timer_task+0x48>)
  401042:	4798      	blx	r3
  401044:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401046:	bf00      	nop
  401048:	00401291 	.word	0x00401291
  40104c:	004012bd 	.word	0x004012bd

00401050 <timer_process_counted>:

/**
 * \internal Process interrupts
 */
static void timer_process_counted(struct _timer_device *device)
{
  401050:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  401052:	6944      	ldr	r4, [r0, #20]
	struct timer_descriptor *timer = CONTAINER_OF(device, struct timer_descriptor, device);
	struct timer_task *      it    = (struct timer_task *)list_get_head(&timer->tasks);
	uint32_t                 time  = ++timer->time;
  401054:	6906      	ldr	r6, [r0, #16]
  401056:	3601      	adds	r6, #1
  401058:	6106      	str	r6, [r0, #16]

	if ((timer->flags & TIMER_FLAG_QUEUE_IS_TAKEN) || (timer->flags & TIMER_FLAG_INTERRUPT_TRIGERRED)) {
  40105a:	7e03      	ldrb	r3, [r0, #24]
  40105c:	f013 0f01 	tst.w	r3, #1
  401060:	d105      	bne.n	40106e <timer_process_counted+0x1e>
  401062:	7e03      	ldrb	r3, [r0, #24]
  401064:	f013 0f02 	tst.w	r3, #2
  401068:	d101      	bne.n	40106e <timer_process_counted+0x1e>
  40106a:	4605      	mov	r5, r0
  40106c:	e009      	b.n	401082 <timer_process_counted+0x32>
		timer->flags |= TIMER_FLAG_INTERRUPT_TRIGERRED;
  40106e:	7e03      	ldrb	r3, [r0, #24]
  401070:	f043 0302 	orr.w	r3, r3, #2
  401074:	7603      	strb	r3, [r0, #24]
		return;
  401076:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401078:	696f      	ldr	r7, [r5, #20]
			tmp->time_label = time;
			timer_add_timer_task(&timer->tasks, tmp, time);
		}
		it = (struct timer_task *)list_get_head(&timer->tasks);

		tmp->cb(tmp);
  40107a:	68e3      	ldr	r3, [r4, #12]
  40107c:	4620      	mov	r0, r4
  40107e:	4798      	blx	r3
		it = (struct timer_task *)list_get_head(&timer->tasks);
  401080:	463c      	mov	r4, r7
	while (it && ((time - it->time_label) >= it->interval)) {
  401082:	b19c      	cbz	r4, 4010ac <timer_process_counted+0x5c>
  401084:	6863      	ldr	r3, [r4, #4]
  401086:	1af3      	subs	r3, r6, r3
  401088:	68a2      	ldr	r2, [r4, #8]
  40108a:	4293      	cmp	r3, r2
  40108c:	d30e      	bcc.n	4010ac <timer_process_counted+0x5c>
		list_remove_head(&timer->tasks);
  40108e:	f105 0714 	add.w	r7, r5, #20
  401092:	4638      	mov	r0, r7
  401094:	4b06      	ldr	r3, [pc, #24]	; (4010b0 <timer_process_counted+0x60>)
  401096:	4798      	blx	r3
		if (TIMER_TASK_REPEAT == tmp->mode) {
  401098:	7c23      	ldrb	r3, [r4, #16]
  40109a:	2b01      	cmp	r3, #1
  40109c:	d1ec      	bne.n	401078 <timer_process_counted+0x28>
			tmp->time_label = time;
  40109e:	6066      	str	r6, [r4, #4]
			timer_add_timer_task(&timer->tasks, tmp, time);
  4010a0:	4632      	mov	r2, r6
  4010a2:	4621      	mov	r1, r4
  4010a4:	4638      	mov	r0, r7
  4010a6:	4b03      	ldr	r3, [pc, #12]	; (4010b4 <timer_process_counted+0x64>)
  4010a8:	4798      	blx	r3
  4010aa:	e7e5      	b.n	401078 <timer_process_counted+0x28>
  4010ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4010ae:	bf00      	nop
  4010b0:	004012c5 	.word	0x004012c5
  4010b4:	00401001 	.word	0x00401001

004010b8 <timer_init>:
{
  4010b8:	b538      	push	{r3, r4, r5, lr}
	ASSERT(descr && hw);
  4010ba:	4604      	mov	r4, r0
  4010bc:	460d      	mov	r5, r1
  4010be:	2800      	cmp	r0, #0
  4010c0:	bf18      	it	ne
  4010c2:	2900      	cmpne	r1, #0
  4010c4:	bf14      	ite	ne
  4010c6:	2001      	movne	r0, #1
  4010c8:	2000      	moveq	r0, #0
  4010ca:	223b      	movs	r2, #59	; 0x3b
  4010cc:	4905      	ldr	r1, [pc, #20]	; (4010e4 <timer_init+0x2c>)
  4010ce:	4b06      	ldr	r3, [pc, #24]	; (4010e8 <timer_init+0x30>)
  4010d0:	4798      	blx	r3
	_timer_init(&descr->device, hw);
  4010d2:	4629      	mov	r1, r5
  4010d4:	4620      	mov	r0, r4
  4010d6:	4b05      	ldr	r3, [pc, #20]	; (4010ec <timer_init+0x34>)
  4010d8:	4798      	blx	r3
	descr->time                           = 0;
  4010da:	2000      	movs	r0, #0
  4010dc:	6120      	str	r0, [r4, #16]
	descr->device.timer_cb.period_expired = timer_process_counted;
  4010de:	4b04      	ldr	r3, [pc, #16]	; (4010f0 <timer_init+0x38>)
  4010e0:	6023      	str	r3, [r4, #0]
}
  4010e2:	bd38      	pop	{r3, r4, r5, pc}
  4010e4:	004057e4 	.word	0x004057e4
  4010e8:	00401275 	.word	0x00401275
  4010ec:	00401e29 	.word	0x00401e29
  4010f0:	00401051 	.word	0x00401051

004010f4 <timer_start>:
{
  4010f4:	b510      	push	{r4, lr}
	ASSERT(descr);
  4010f6:	4604      	mov	r4, r0
  4010f8:	2253      	movs	r2, #83	; 0x53
  4010fa:	4909      	ldr	r1, [pc, #36]	; (401120 <timer_start+0x2c>)
  4010fc:	3000      	adds	r0, #0
  4010fe:	bf18      	it	ne
  401100:	2001      	movne	r0, #1
  401102:	4b08      	ldr	r3, [pc, #32]	; (401124 <timer_start+0x30>)
  401104:	4798      	blx	r3
	if (_timer_is_started(&descr->device)) {
  401106:	4620      	mov	r0, r4
  401108:	4b07      	ldr	r3, [pc, #28]	; (401128 <timer_start+0x34>)
  40110a:	4798      	blx	r3
  40110c:	b920      	cbnz	r0, 401118 <timer_start+0x24>
	_timer_start(&descr->device);
  40110e:	4620      	mov	r0, r4
  401110:	4b06      	ldr	r3, [pc, #24]	; (40112c <timer_start+0x38>)
  401112:	4798      	blx	r3
	return ERR_NONE;
  401114:	2000      	movs	r0, #0
  401116:	bd10      	pop	{r4, pc}
		return ERR_DENIED;
  401118:	f06f 0010 	mvn.w	r0, #16
}
  40111c:	bd10      	pop	{r4, pc}
  40111e:	bf00      	nop
  401120:	004057e4 	.word	0x004057e4
  401124:	00401275 	.word	0x00401275
  401128:	00401f11 	.word	0x00401f11
  40112c:	00401f05 	.word	0x00401f05

00401130 <usart_sync_write>:
 * \param[in] length The number of bytes to write
 *
 * \return The number of bytes written.
 */
static int32_t usart_sync_write(struct io_descriptor *const io_descr, const uint8_t *const buf, const uint16_t length)
{
  401130:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  401132:	4616      	mov	r6, r2
	uint32_t                      offset = 0;
	struct usart_sync_descriptor *descr  = CONTAINER_OF(io_descr, struct usart_sync_descriptor, io);

	ASSERT(io_descr && buf && length);
  401134:	4605      	mov	r5, r0
  401136:	460f      	mov	r7, r1
  401138:	2800      	cmp	r0, #0
  40113a:	bf18      	it	ne
  40113c:	2900      	cmpne	r1, #0
  40113e:	d002      	beq.n	401146 <usart_sync_write+0x16>
  401140:	bb0a      	cbnz	r2, 401186 <usart_sync_write+0x56>
  401142:	2000      	movs	r0, #0
  401144:	e000      	b.n	401148 <usart_sync_write+0x18>
  401146:	2000      	movs	r0, #0
  401148:	22f1      	movs	r2, #241	; 0xf1
  40114a:	4910      	ldr	r1, [pc, #64]	; (40118c <usart_sync_write+0x5c>)
  40114c:	4b10      	ldr	r3, [pc, #64]	; (401190 <usart_sync_write+0x60>)
  40114e:	4798      	blx	r3
	while (!_usart_sync_is_ready_to_send(&descr->device))
  401150:	f105 0408 	add.w	r4, r5, #8
  401154:	4620      	mov	r0, r4
  401156:	4b0f      	ldr	r3, [pc, #60]	; (401194 <usart_sync_write+0x64>)
  401158:	4798      	blx	r3
  40115a:	2800      	cmp	r0, #0
  40115c:	d0f8      	beq.n	401150 <usart_sync_write+0x20>
  40115e:	2500      	movs	r5, #0
		;
	do {
		_usart_sync_write_byte(&descr->device, buf[offset]);
  401160:	5d79      	ldrb	r1, [r7, r5]
  401162:	4620      	mov	r0, r4
  401164:	4b0c      	ldr	r3, [pc, #48]	; (401198 <usart_sync_write+0x68>)
  401166:	4798      	blx	r3
		while (!_usart_sync_is_ready_to_send(&descr->device))
  401168:	4620      	mov	r0, r4
  40116a:	4b0a      	ldr	r3, [pc, #40]	; (401194 <usart_sync_write+0x64>)
  40116c:	4798      	blx	r3
  40116e:	2800      	cmp	r0, #0
  401170:	d0fa      	beq.n	401168 <usart_sync_write+0x38>
			;
	} while (++offset < length);
  401172:	3501      	adds	r5, #1
  401174:	42b5      	cmp	r5, r6
  401176:	d3f3      	bcc.n	401160 <usart_sync_write+0x30>
	while (!_usart_sync_is_transmit_done(&descr->device))
  401178:	4620      	mov	r0, r4
  40117a:	4b08      	ldr	r3, [pc, #32]	; (40119c <usart_sync_write+0x6c>)
  40117c:	4798      	blx	r3
  40117e:	2800      	cmp	r0, #0
  401180:	d0fa      	beq.n	401178 <usart_sync_write+0x48>
		;
	return (int32_t)offset;
}
  401182:	4628      	mov	r0, r5
  401184:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	ASSERT(io_descr && buf && length);
  401186:	2001      	movs	r0, #1
  401188:	e7de      	b.n	401148 <usart_sync_write+0x18>
  40118a:	bf00      	nop
  40118c:	004057fc 	.word	0x004057fc
  401190:	00401275 	.word	0x00401275
  401194:	004020ed 	.word	0x004020ed
  401198:	004020a5 	.word	0x004020a5
  40119c:	00402115 	.word	0x00402115

004011a0 <usart_sync_read>:
 * \param[in] length The size of a buffer
 *
 * \return The number of bytes read.
 */
static int32_t usart_sync_read(struct io_descriptor *const io_descr, uint8_t *const buf, const uint16_t length)
{
  4011a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4011a4:	4617      	mov	r7, r2
	uint32_t                      offset = 0;
	struct usart_sync_descriptor *descr  = CONTAINER_OF(io_descr, struct usart_sync_descriptor, io);

	ASSERT(io_descr && buf && length);
  4011a6:	4605      	mov	r5, r0
  4011a8:	4688      	mov	r8, r1
  4011aa:	2800      	cmp	r0, #0
  4011ac:	bf18      	it	ne
  4011ae:	2900      	cmpne	r1, #0
  4011b0:	d002      	beq.n	4011b8 <usart_sync_read+0x18>
  4011b2:	b9d2      	cbnz	r2, 4011ea <usart_sync_read+0x4a>
  4011b4:	2000      	movs	r0, #0
  4011b6:	e000      	b.n	4011ba <usart_sync_read+0x1a>
  4011b8:	2000      	movs	r0, #0
  4011ba:	f44f 7286 	mov.w	r2, #268	; 0x10c
  4011be:	490c      	ldr	r1, [pc, #48]	; (4011f0 <usart_sync_read+0x50>)
  4011c0:	4b0c      	ldr	r3, [pc, #48]	; (4011f4 <usart_sync_read+0x54>)
  4011c2:	4798      	blx	r3
	uint32_t                      offset = 0;
  4011c4:	2600      	movs	r6, #0
	do {
		while (!_usart_sync_is_byte_received(&descr->device))
  4011c6:	f105 0408 	add.w	r4, r5, #8
  4011ca:	4620      	mov	r0, r4
  4011cc:	4b0a      	ldr	r3, [pc, #40]	; (4011f8 <usart_sync_read+0x58>)
  4011ce:	4798      	blx	r3
  4011d0:	2800      	cmp	r0, #0
  4011d2:	d0f8      	beq.n	4011c6 <usart_sync_read+0x26>
			;
		buf[offset] = _usart_sync_read_byte(&descr->device);
  4011d4:	4620      	mov	r0, r4
  4011d6:	4b09      	ldr	r3, [pc, #36]	; (4011fc <usart_sync_read+0x5c>)
  4011d8:	4798      	blx	r3
  4011da:	f808 0006 	strb.w	r0, [r8, r6]
	} while (++offset < length);
  4011de:	3601      	adds	r6, #1
  4011e0:	42be      	cmp	r6, r7
  4011e2:	d3f0      	bcc.n	4011c6 <usart_sync_read+0x26>

	return (int32_t)offset;
}
  4011e4:	4630      	mov	r0, r6
  4011e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	ASSERT(io_descr && buf && length);
  4011ea:	2001      	movs	r0, #1
  4011ec:	e7e5      	b.n	4011ba <usart_sync_read+0x1a>
  4011ee:	bf00      	nop
  4011f0:	004057fc 	.word	0x004057fc
  4011f4:	00401275 	.word	0x00401275
  4011f8:	0040213d 	.word	0x0040213d
  4011fc:	004020c9 	.word	0x004020c9

00401200 <usart_sync_init>:
{
  401200:	b538      	push	{r3, r4, r5, lr}
	ASSERT(descr && hw);
  401202:	4604      	mov	r4, r0
  401204:	460d      	mov	r5, r1
  401206:	2800      	cmp	r0, #0
  401208:	bf18      	it	ne
  40120a:	2900      	cmpne	r1, #0
  40120c:	bf14      	ite	ne
  40120e:	2001      	movne	r0, #1
  401210:	2000      	moveq	r0, #0
  401212:	2234      	movs	r2, #52	; 0x34
  401214:	4907      	ldr	r1, [pc, #28]	; (401234 <usart_sync_init+0x34>)
  401216:	4b08      	ldr	r3, [pc, #32]	; (401238 <usart_sync_init+0x38>)
  401218:	4798      	blx	r3
	init_status = _usart_sync_init(&descr->device, hw);
  40121a:	4629      	mov	r1, r5
  40121c:	f104 0008 	add.w	r0, r4, #8
  401220:	4b06      	ldr	r3, [pc, #24]	; (40123c <usart_sync_init+0x3c>)
  401222:	4798      	blx	r3
	if (init_status) {
  401224:	4603      	mov	r3, r0
  401226:	b918      	cbnz	r0, 401230 <usart_sync_init+0x30>
	descr->io.read  = usart_sync_read;
  401228:	4a05      	ldr	r2, [pc, #20]	; (401240 <usart_sync_init+0x40>)
  40122a:	6062      	str	r2, [r4, #4]
	descr->io.write = usart_sync_write;
  40122c:	4a05      	ldr	r2, [pc, #20]	; (401244 <usart_sync_init+0x44>)
  40122e:	6022      	str	r2, [r4, #0]
}
  401230:	4618      	mov	r0, r3
  401232:	bd38      	pop	{r3, r4, r5, pc}
  401234:	004057fc 	.word	0x004057fc
  401238:	00401275 	.word	0x00401275
  40123c:	00402039 	.word	0x00402039
  401240:	004011a1 	.word	0x004011a1
  401244:	00401131 	.word	0x00401131

00401248 <usart_sync_enable>:
{
  401248:	b510      	push	{r4, lr}
	ASSERT(descr);
  40124a:	4604      	mov	r4, r0
  40124c:	2253      	movs	r2, #83	; 0x53
  40124e:	4906      	ldr	r1, [pc, #24]	; (401268 <usart_sync_enable+0x20>)
  401250:	3000      	adds	r0, #0
  401252:	bf18      	it	ne
  401254:	2001      	movne	r0, #1
  401256:	4b05      	ldr	r3, [pc, #20]	; (40126c <usart_sync_enable+0x24>)
  401258:	4798      	blx	r3
	_usart_sync_enable(&descr->device);
  40125a:	f104 0008 	add.w	r0, r4, #8
  40125e:	4b04      	ldr	r3, [pc, #16]	; (401270 <usart_sync_enable+0x28>)
  401260:	4798      	blx	r3
}
  401262:	2000      	movs	r0, #0
  401264:	bd10      	pop	{r4, pc}
  401266:	bf00      	nop
  401268:	004057fc 	.word	0x004057fc
  40126c:	00401275 	.word	0x00401275
  401270:	00402071 	.word	0x00402071

00401274 <assert>:
/**
 * \brief Assert function
 */
void assert(const bool condition, const char *const file, const int line)
{
	if (!(condition)) {
  401274:	b900      	cbnz	r0, 401278 <assert+0x4>
		__asm("BKPT #0");
  401276:	be00      	bkpt	0x0000
  401278:	4770      	bx	lr

0040127a <is_list_element>:
 * \brief Check whether element belongs to list
 */
bool is_list_element(const struct list_descriptor *const list, const void *const element)
{
	struct list_element *it;
	for (it = list->head; it; it = it->next) {
  40127a:	6803      	ldr	r3, [r0, #0]
  40127c:	b11b      	cbz	r3, 401286 <is_list_element+0xc>
		if (it == element) {
  40127e:	428b      	cmp	r3, r1
  401280:	d003      	beq.n	40128a <is_list_element+0x10>
	for (it = list->head; it; it = it->next) {
  401282:	681b      	ldr	r3, [r3, #0]
  401284:	e7fa      	b.n	40127c <is_list_element+0x2>
			return true;
		}
	}

	return false;
  401286:	2000      	movs	r0, #0
  401288:	4770      	bx	lr
			return true;
  40128a:	2001      	movs	r0, #1
}
  40128c:	4770      	bx	lr
	...

00401290 <list_insert_as_head>:

/**
 * \brief Insert an element as list head
 */
void list_insert_as_head(struct list_descriptor *const list, void *const element)
{
  401290:	b538      	push	{r3, r4, r5, lr}
  401292:	4604      	mov	r4, r0
  401294:	460d      	mov	r5, r1
	ASSERT(!is_list_element(list, element));
  401296:	4b06      	ldr	r3, [pc, #24]	; (4012b0 <list_insert_as_head+0x20>)
  401298:	4798      	blx	r3
  40129a:	f080 0001 	eor.w	r0, r0, #1
  40129e:	2239      	movs	r2, #57	; 0x39
  4012a0:	4904      	ldr	r1, [pc, #16]	; (4012b4 <list_insert_as_head+0x24>)
  4012a2:	b2c0      	uxtb	r0, r0
  4012a4:	4b04      	ldr	r3, [pc, #16]	; (4012b8 <list_insert_as_head+0x28>)
  4012a6:	4798      	blx	r3

	((struct list_element *)element)->next = list->head;
  4012a8:	6823      	ldr	r3, [r4, #0]
  4012aa:	602b      	str	r3, [r5, #0]
	list->head                             = (struct list_element *)element;
  4012ac:	6025      	str	r5, [r4, #0]
  4012ae:	bd38      	pop	{r3, r4, r5, pc}
  4012b0:	0040127b 	.word	0x0040127b
  4012b4:	00405818 	.word	0x00405818
  4012b8:	00401275 	.word	0x00401275

004012bc <list_insert_after>:
/**
 * \brief Insert an element after the given list element
 */
void list_insert_after(void *const after, void *const element)
{
	((struct list_element *)element)->next = ((struct list_element *)after)->next;
  4012bc:	6803      	ldr	r3, [r0, #0]
  4012be:	600b      	str	r3, [r1, #0]
	((struct list_element *)after)->next   = (struct list_element *)element;
  4012c0:	6001      	str	r1, [r0, #0]
  4012c2:	4770      	bx	lr

004012c4 <list_remove_head>:
/**
 * \brief Removes list head
 */
void *list_remove_head(struct list_descriptor *const list)
{
	if (list->head) {
  4012c4:	6803      	ldr	r3, [r0, #0]
  4012c6:	b11b      	cbz	r3, 4012d0 <list_remove_head+0xc>
		struct list_element *tmp = list->head;

		list->head = list->head->next;
  4012c8:	681a      	ldr	r2, [r3, #0]
  4012ca:	6002      	str	r2, [r0, #0]
		return (void *)tmp;
  4012cc:	4618      	mov	r0, r3
  4012ce:	4770      	bx	lr
	}

	return NULL;
  4012d0:	2000      	movs	r0, #0
}
  4012d2:	4770      	bx	lr

004012d4 <ringbuffer_init>:

/**
 * \brief Ringbuffer init
 */
int32_t ringbuffer_init(struct ringbuffer *const rb, void *buf, uint32_t size)
{
  4012d4:	b570      	push	{r4, r5, r6, lr}
  4012d6:	4615      	mov	r5, r2
	ASSERT(rb && buf && size);
  4012d8:	4604      	mov	r4, r0
  4012da:	460e      	mov	r6, r1
  4012dc:	2800      	cmp	r0, #0
  4012de:	bf18      	it	ne
  4012e0:	2900      	cmpne	r1, #0
  4012e2:	d002      	beq.n	4012ea <ringbuffer_init+0x16>
  4012e4:	b97a      	cbnz	r2, 401306 <ringbuffer_init+0x32>
  4012e6:	2000      	movs	r0, #0
  4012e8:	e000      	b.n	4012ec <ringbuffer_init+0x18>
  4012ea:	2000      	movs	r0, #0
  4012ec:	2228      	movs	r2, #40	; 0x28
  4012ee:	4908      	ldr	r1, [pc, #32]	; (401310 <ringbuffer_init+0x3c>)
  4012f0:	4b08      	ldr	r3, [pc, #32]	; (401314 <ringbuffer_init+0x40>)
  4012f2:	4798      	blx	r3

	/*
	 * buf size must be aligned to power of 2
	 */
	if ((size & (size - 1)) != 0) {
  4012f4:	1e6b      	subs	r3, r5, #1
  4012f6:	421d      	tst	r5, r3
  4012f8:	d107      	bne.n	40130a <ringbuffer_init+0x36>
		return ERR_INVALID_ARG;
	}

	/* size - 1 is faster in calculation */
	rb->size        = size - 1;
  4012fa:	6063      	str	r3, [r4, #4]
	rb->read_index  = 0;
  4012fc:	2000      	movs	r0, #0
  4012fe:	60a0      	str	r0, [r4, #8]
	rb->write_index = rb->read_index;
  401300:	60e0      	str	r0, [r4, #12]
	rb->buf         = (uint8_t *)buf;
  401302:	6026      	str	r6, [r4, #0]

	return ERR_NONE;
  401304:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(rb && buf && size);
  401306:	2001      	movs	r0, #1
  401308:	e7f0      	b.n	4012ec <ringbuffer_init+0x18>
		return ERR_INVALID_ARG;
  40130a:	f06f 000c 	mvn.w	r0, #12
}
  40130e:	bd70      	pop	{r4, r5, r6, pc}
  401310:	00405838 	.word	0x00405838
  401314:	00401275 	.word	0x00401275

00401318 <ringbuffer_put>:
/**
 * \brief Put one byte to ringbuffer
 *
 */
int32_t ringbuffer_put(struct ringbuffer *const rb, uint8_t data)
{
  401318:	b538      	push	{r3, r4, r5, lr}
  40131a:	460d      	mov	r5, r1
	ASSERT(rb);
  40131c:	4604      	mov	r4, r0
  40131e:	2251      	movs	r2, #81	; 0x51
  401320:	490b      	ldr	r1, [pc, #44]	; (401350 <ringbuffer_put+0x38>)
  401322:	3000      	adds	r0, #0
  401324:	bf18      	it	ne
  401326:	2001      	movne	r0, #1
  401328:	4b0a      	ldr	r3, [pc, #40]	; (401354 <ringbuffer_put+0x3c>)
  40132a:	4798      	blx	r3

	rb->buf[rb->write_index & rb->size] = data;
  40132c:	6822      	ldr	r2, [r4, #0]
  40132e:	68e3      	ldr	r3, [r4, #12]
  401330:	6861      	ldr	r1, [r4, #4]
  401332:	400b      	ands	r3, r1
  401334:	54d5      	strb	r5, [r2, r3]

	/*
	 * buffer full strategy: new data will overwrite the oldest data in
	 * the buffer
	 */
	if ((rb->write_index - rb->read_index) > rb->size) {
  401336:	68e3      	ldr	r3, [r4, #12]
  401338:	68a2      	ldr	r2, [r4, #8]
  40133a:	1a9a      	subs	r2, r3, r2
  40133c:	6861      	ldr	r1, [r4, #4]
  40133e:	428a      	cmp	r2, r1
  401340:	d901      	bls.n	401346 <ringbuffer_put+0x2e>
		rb->read_index = rb->write_index - rb->size;
  401342:	1a59      	subs	r1, r3, r1
  401344:	60a1      	str	r1, [r4, #8]
	}

	rb->write_index++;
  401346:	3301      	adds	r3, #1
  401348:	60e3      	str	r3, [r4, #12]

	return ERR_NONE;
}
  40134a:	2000      	movs	r0, #0
  40134c:	bd38      	pop	{r3, r4, r5, pc}
  40134e:	bf00      	nop
  401350:	00405838 	.word	0x00405838
  401354:	00401275 	.word	0x00401275

00401358 <_sbrk>:

/**
 * \brief Replacement of C library of _sbrk
 */
extern caddr_t _sbrk(int incr)
{
  401358:	4603      	mov	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *       prev_heap;

	if (heap == NULL) {
  40135a:	4a06      	ldr	r2, [pc, #24]	; (401374 <_sbrk+0x1c>)
  40135c:	6812      	ldr	r2, [r2, #0]
  40135e:	b122      	cbz	r2, 40136a <_sbrk+0x12>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  401360:	4a04      	ldr	r2, [pc, #16]	; (401374 <_sbrk+0x1c>)
  401362:	6810      	ldr	r0, [r2, #0]

	heap += incr;
  401364:	4403      	add	r3, r0
  401366:	6013      	str	r3, [r2, #0]

	return (caddr_t)prev_heap;
}
  401368:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  40136a:	4903      	ldr	r1, [pc, #12]	; (401378 <_sbrk+0x20>)
  40136c:	4a01      	ldr	r2, [pc, #4]	; (401374 <_sbrk+0x1c>)
  40136e:	6011      	str	r1, [r2, #0]
  401370:	e7f6      	b.n	401360 <_sbrk+0x8>
  401372:	bf00      	nop
  401374:	2040033c 	.word	0x2040033c
  401378:	20400cd0 	.word	0x20400cd0

0040137c <_close>:
 */
extern int _close(int file)
{
	(void)file;
	return -1;
}
  40137c:	f04f 30ff 	mov.w	r0, #4294967295
  401380:	4770      	bx	lr

00401382 <_fstat>:
 * \brief Replacement of C library of _fstat
 */
extern int _fstat(int file, struct stat *st)
{
	(void)file;
	st->st_mode = S_IFCHR;
  401382:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  401386:	604b      	str	r3, [r1, #4]

	return 0;
}
  401388:	2000      	movs	r0, #0
  40138a:	4770      	bx	lr

0040138c <_isatty>:
 */
extern int _isatty(int file)
{
	(void)file;
	return 1;
}
  40138c:	2001      	movs	r0, #1
  40138e:	4770      	bx	lr

00401390 <_lseek>:
 */
extern int _lseek(int file, int ptr, int dir)
{
	(void)file, (void)ptr, (void)dir;
	return 0;
}
  401390:	2000      	movs	r0, #0
  401392:	4770      	bx	lr

00401394 <_afec_get_irq_num>:
/**
 * \brief Retrieve IRQ number for the given hardware instance
 */
static IRQn_Type _afec_get_irq_num(const struct _adc_async_device *const device)
{
	if (device->hw == AFEC0) {
  401394:	6943      	ldr	r3, [r0, #20]
  401396:	4a07      	ldr	r2, [pc, #28]	; (4013b4 <_afec_get_irq_num+0x20>)
  401398:	4293      	cmp	r3, r2
  40139a:	d005      	beq.n	4013a8 <_afec_get_irq_num+0x14>
		return AFEC0_IRQn;
	} else if (device->hw == AFEC1) {
  40139c:	f502 3220 	add.w	r2, r2, #163840	; 0x28000
  4013a0:	4293      	cmp	r3, r2
  4013a2:	d103      	bne.n	4013ac <_afec_get_irq_num+0x18>
		return AFEC1_IRQn;
  4013a4:	2028      	movs	r0, #40	; 0x28
  4013a6:	4770      	bx	lr
		return AFEC0_IRQn;
  4013a8:	201d      	movs	r0, #29
  4013aa:	4770      	bx	lr
	}

	return (IRQn_Type)-1;
  4013ac:	f04f 30ff 	mov.w	r0, #4294967295
}
  4013b0:	4770      	bx	lr
  4013b2:	bf00      	nop
  4013b4:	4003c000 	.word	0x4003c000

004013b8 <_afec_init_irq_param>:
/**
 * \brief Init irq param with the given afec hardware instance
 */
static void _afec_init_irq_param(const void *const hw, struct _adc_async_device *dev)
{
	if (hw == AFEC0) {
  4013b8:	4b06      	ldr	r3, [pc, #24]	; (4013d4 <_afec_init_irq_param+0x1c>)
  4013ba:	4298      	cmp	r0, r3
  4013bc:	d003      	beq.n	4013c6 <_afec_init_irq_param+0xe>
		_afec0_dev = dev;
	}
	if (hw == AFEC1) {
  4013be:	4b06      	ldr	r3, [pc, #24]	; (4013d8 <_afec_init_irq_param+0x20>)
  4013c0:	4298      	cmp	r0, r3
  4013c2:	d003      	beq.n	4013cc <_afec_init_irq_param+0x14>
  4013c4:	4770      	bx	lr
		_afec0_dev = dev;
  4013c6:	4b05      	ldr	r3, [pc, #20]	; (4013dc <_afec_init_irq_param+0x24>)
  4013c8:	6019      	str	r1, [r3, #0]
  4013ca:	e7f8      	b.n	4013be <_afec_init_irq_param+0x6>
		_afec1_dev = dev;
  4013cc:	4b03      	ldr	r3, [pc, #12]	; (4013dc <_afec_init_irq_param+0x24>)
  4013ce:	6059      	str	r1, [r3, #4]
	}
}
  4013d0:	e7f8      	b.n	4013c4 <_afec_init_irq_param+0xc>
  4013d2:	bf00      	nop
  4013d4:	4003c000 	.word	0x4003c000
  4013d8:	40064000 	.word	0x40064000
  4013dc:	20400340 	.word	0x20400340

004013e0 <_afec_init>:
 */
static int32_t _afec_init(void *const hw, const uint8_t i)
{
	uint8_t cnt;

	hri_afec_write_MR_reg(hw, _afecs[i].mr);
  4013e0:	2364      	movs	r3, #100	; 0x64
  4013e2:	4a1d      	ldr	r2, [pc, #116]	; (401458 <_afec_init+0x78>)
  4013e4:	fb03 2301 	mla	r3, r3, r1, r2
  4013e8:	685a      	ldr	r2, [r3, #4]
}

static inline void hri_afec_write_MR_reg(const void *const hw, hri_afec_mr_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_MR = data;
  4013ea:	6042      	str	r2, [r0, #4]
	hri_afec_write_EMR_reg(hw, _afecs[i].emr);
  4013ec:	689a      	ldr	r2, [r3, #8]
}

static inline void hri_afec_write_EMR_reg(const void *const hw, hri_afec_emr_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_EMR = data;
  4013ee:	6082      	str	r2, [r0, #8]
	hri_afec_write_SEQ1R_reg(hw, _afecs[i].seq1r);
  4013f0:	68da      	ldr	r2, [r3, #12]
}

static inline void hri_afec_write_SEQ1R_reg(const void *const hw, hri_afec_seq1r_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_SEQ1R = data;
  4013f2:	60c2      	str	r2, [r0, #12]
	hri_afec_write_SEQ2R_reg(hw, _afecs[i].seq2r);
  4013f4:	691a      	ldr	r2, [r3, #16]
}

static inline void hri_afec_write_SEQ2R_reg(const void *const hw, hri_afec_seq2r_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_SEQ2R = data;
  4013f6:	6102      	str	r2, [r0, #16]
	hri_afec_write_CWR_reg(hw, _afecs[i].cwr);
  4013f8:	695a      	ldr	r2, [r3, #20]
}

static inline void hri_afec_write_CWR_reg(const void *const hw, hri_afec_cwr_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_CWR = data;
  4013fa:	6502      	str	r2, [r0, #80]	; 0x50
	hri_afec_write_CGR_reg(hw, _afecs[i].cgr);
  4013fc:	699a      	ldr	r2, [r3, #24]
}

static inline void hri_afec_write_CGR_reg(const void *const hw, hri_afec_cgr_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_CGR = data;
  4013fe:	6542      	str	r2, [r0, #84]	; 0x54
	hri_afec_write_DIFFR_reg(hw, _afecs[i].diffr);
  401400:	69da      	ldr	r2, [r3, #28]
}

static inline void hri_afec_write_DIFFR_reg(const void *const hw, hri_afec_diffr_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_DIFFR = data;
  401402:	6602      	str	r2, [r0, #96]	; 0x60
	hri_afec_write_ACR_reg(hw, _afecs[i].acr);
  401404:	6a1a      	ldr	r2, [r3, #32]
}

static inline void hri_afec_write_ACR_reg(const void *const hw, hri_afec_acr_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_ACR = data;
  401406:	f8c0 2094 	str.w	r2, [r0, #148]	; 0x94
	hri_afec_write_SHMR_reg(hw, _afecs[i].shmr);
  40140a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
}

static inline void hri_afec_write_SHMR_reg(const void *const hw, hri_afec_shmr_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_SHMR = data;
  40140c:	f8c0 20a0 	str.w	r2, [r0, #160]	; 0xa0
	hri_afec_write_COSR_reg(hw, _afecs[i].cosr);
  401410:	6a9a      	ldr	r2, [r3, #40]	; 0x28
}

static inline void hri_afec_write_COSR_reg(const void *const hw, hri_afec_cosr_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_COSR = data;
  401412:	f8c0 20d0 	str.w	r2, [r0, #208]	; 0xd0
	hri_afec_write_CVR_reg(hw, _afecs[i].cvr);
  401416:	6ada      	ldr	r2, [r3, #44]	; 0x2c
}

static inline void hri_afec_write_CVR_reg(const void *const hw, hri_afec_cvr_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_CVR = data;
  401418:	f8c0 20d4 	str.w	r2, [r0, #212]	; 0xd4
	hri_afec_write_CECR_reg(hw, _afecs[i].cecr);
  40141c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
}

static inline void hri_afec_write_CECR_reg(const void *const hw, hri_afec_cecr_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_CECR = data;
  40141e:	f8c0 30d8 	str.w	r3, [r0, #216]	; 0xd8

	for (cnt = 0; cnt < AFEC_CHANNEL_AMOUNT; cnt++) {
  401422:	2200      	movs	r2, #0
  401424:	2a0b      	cmp	r2, #11
  401426:	d814      	bhi.n	401452 <_afec_init+0x72>
{
  401428:	b410      	push	{r4}
	((Afec *)hw)->AFEC_CSELR = data;
  40142a:	6642      	str	r2, [r0, #100]	; 0x64
		hri_afec_write_CSELR_reg(hw, cnt);
		hri_afec_write_COCR_reg(hw, _afecs[i].cocr[cnt]);
  40142c:	eb01 0381 	add.w	r3, r1, r1, lsl #2
  401430:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  401434:	4413      	add	r3, r2
  401436:	330c      	adds	r3, #12
  401438:	4c07      	ldr	r4, [pc, #28]	; (401458 <_afec_init+0x78>)
  40143a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
  40143e:	685b      	ldr	r3, [r3, #4]
	((Afec *)hw)->AFEC_COCR = data;
  401440:	66c3      	str	r3, [r0, #108]	; 0x6c
	for (cnt = 0; cnt < AFEC_CHANNEL_AMOUNT; cnt++) {
  401442:	3201      	adds	r2, #1
  401444:	b2d2      	uxtb	r2, r2
  401446:	2a0b      	cmp	r2, #11
  401448:	d9ef      	bls.n	40142a <_afec_init+0x4a>
	}

	return ERR_NONE;
}
  40144a:	2000      	movs	r0, #0
  40144c:	f85d 4b04 	ldr.w	r4, [sp], #4
  401450:	4770      	bx	lr
  401452:	2000      	movs	r0, #0
  401454:	4770      	bx	lr
  401456:	bf00      	nop
  401458:	0040585c 	.word	0x0040585c

0040145c <_afec_interrupt_handler>:
 * \internal ADC interrupt handler
 *
 * \param[in] p The pointer to interrupt parameter
 */
static void _afec_interrupt_handler(struct _adc_async_device *device)
{
  40145c:	b530      	push	{r4, r5, lr}
  40145e:	b083      	sub	sp, #12
  401460:	4605      	mov	r5, r0
	void *const       hw = device->hw;
  401462:	6942      	ldr	r2, [r0, #20]
	return ((Afec *)hw)->AFEC_ISR;
  401464:	6b11      	ldr	r1, [r2, #48]	; 0x30
	return ((Afec *)hw)->AFEC_IMR;
  401466:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
	volatile uint32_t status;
	uint8_t           cnt = 0;

	status = hri_afec_read_ISR_reg(hw) & hri_afec_read_IMR_reg(hw);
  401468:	400b      	ands	r3, r1
  40146a:	9301      	str	r3, [sp, #4]
	if (status & AFEC_IMR_COMPE) {
  40146c:	9b01      	ldr	r3, [sp, #4]
  40146e:	f013 6f80 	tst.w	r3, #67108864	; 0x4000000
  401472:	d10e      	bne.n	401492 <_afec_interrupt_handler+0x36>
		device->adc_async_cb.window_cb(device, cnt);
	}
	if (status & AFEC_IMR_GOVRE) {
  401474:	9b01      	ldr	r3, [sp, #4]
  401476:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
  40147a:	d10e      	bne.n	40149a <_afec_interrupt_handler+0x3e>
		device->adc_async_cb.error_cb(device, cnt);
	}
	status &= 0xFFFu;
  40147c:	9b01      	ldr	r3, [sp, #4]
  40147e:	f3c3 030b 	ubfx	r3, r3, #0, #12
  401482:	9301      	str	r3, [sp, #4]
	cnt = 32 - clz(status);
  401484:	9c01      	ldr	r4, [sp, #4]
  401486:	fab4 f484 	clz	r4, r4
  40148a:	f1c4 0420 	rsb	r4, r4, #32
  40148e:	b2e4      	uxtb	r4, r4
	while (cnt) {
  401490:	e01f      	b.n	4014d2 <_afec_interrupt_handler+0x76>
		device->adc_async_cb.window_cb(device, cnt);
  401492:	6803      	ldr	r3, [r0, #0]
  401494:	2100      	movs	r1, #0
  401496:	4798      	blx	r3
  401498:	e7ec      	b.n	401474 <_afec_interrupt_handler+0x18>
		device->adc_async_cb.error_cb(device, cnt);
  40149a:	686b      	ldr	r3, [r5, #4]
  40149c:	2100      	movs	r1, #0
  40149e:	4628      	mov	r0, r5
  4014a0:	4798      	blx	r3
  4014a2:	e7eb      	b.n	40147c <_afec_interrupt_handler+0x20>
		cnt--;
  4014a4:	3c01      	subs	r4, #1
  4014a6:	b2e4      	uxtb	r4, r4
		hri_afec_write_CSELR_reg(device->hw, cnt);
  4014a8:	696b      	ldr	r3, [r5, #20]
	((Afec *)hw)->AFEC_CSELR = data;
  4014aa:	665c      	str	r4, [r3, #100]	; 0x64
		device->adc_async_ch_cb.convert_done(device, cnt, hri_afec_read_CDR_reg(device->hw));
  4014ac:	68ab      	ldr	r3, [r5, #8]
  4014ae:	696a      	ldr	r2, [r5, #20]
	return ((Afec *)hw)->AFEC_CDR;
  4014b0:	6e92      	ldr	r2, [r2, #104]	; 0x68
  4014b2:	b292      	uxth	r2, r2
  4014b4:	4621      	mov	r1, r4
  4014b6:	4628      	mov	r0, r5
  4014b8:	4798      	blx	r3
		status &= ~(1 << cnt);
  4014ba:	2301      	movs	r3, #1
  4014bc:	40a3      	lsls	r3, r4
  4014be:	9c01      	ldr	r4, [sp, #4]
  4014c0:	ea24 0403 	bic.w	r4, r4, r3
  4014c4:	9401      	str	r4, [sp, #4]
		cnt = 32 - clz(status);
  4014c6:	9c01      	ldr	r4, [sp, #4]
  4014c8:	fab4 f484 	clz	r4, r4
  4014cc:	f1c4 0420 	rsb	r4, r4, #32
  4014d0:	b2e4      	uxtb	r4, r4
	while (cnt) {
  4014d2:	2c00      	cmp	r4, #0
  4014d4:	d1e6      	bne.n	4014a4 <_afec_interrupt_handler+0x48>
	}
}
  4014d6:	b003      	add	sp, #12
  4014d8:	bd30      	pop	{r4, r5, pc}
	...

004014dc <_afec_get_hardware_index>:
{
  4014dc:	b508      	push	{r3, lr}
	if (hw == AFEC0) {
  4014de:	4b09      	ldr	r3, [pc, #36]	; (401504 <_afec_get_hardware_index+0x28>)
  4014e0:	4298      	cmp	r0, r3
  4014e2:	d00a      	beq.n	4014fa <_afec_get_hardware_index+0x1e>
	} else if (hw == AFEC1) {
  4014e4:	f503 3320 	add.w	r3, r3, #163840	; 0x28000
  4014e8:	4298      	cmp	r0, r3
  4014ea:	d008      	beq.n	4014fe <_afec_get_hardware_index+0x22>
	ASSERT(false);
  4014ec:	22a7      	movs	r2, #167	; 0xa7
  4014ee:	4906      	ldr	r1, [pc, #24]	; (401508 <_afec_get_hardware_index+0x2c>)
  4014f0:	2000      	movs	r0, #0
  4014f2:	4b06      	ldr	r3, [pc, #24]	; (40150c <_afec_get_hardware_index+0x30>)
  4014f4:	4798      	blx	r3
	return 0;
  4014f6:	2000      	movs	r0, #0
  4014f8:	bd08      	pop	{r3, pc}
		return 0;
  4014fa:	2000      	movs	r0, #0
  4014fc:	bd08      	pop	{r3, pc}
		return 1;
  4014fe:	2001      	movs	r0, #1
}
  401500:	bd08      	pop	{r3, pc}
  401502:	bf00      	nop
  401504:	4003c000 	.word	0x4003c000
  401508:	00405924 	.word	0x00405924
  40150c:	00401275 	.word	0x00401275

00401510 <_afec_get_regs>:
{
  401510:	b508      	push	{r3, lr}
	uint8_t n = _afec_get_hardware_index((const void *)hw_addr);
  401512:	4b09      	ldr	r3, [pc, #36]	; (401538 <_afec_get_regs+0x28>)
  401514:	4798      	blx	r3
	for (i = 0; i < sizeof(_afecs) / sizeof(struct afec_configuration); i++) {
  401516:	2300      	movs	r3, #0
  401518:	2b01      	cmp	r3, #1
  40151a:	d809      	bhi.n	401530 <_afec_get_regs+0x20>
		if (_afecs[i].number == n) {
  40151c:	2264      	movs	r2, #100	; 0x64
  40151e:	fb02 f203 	mul.w	r2, r2, r3
  401522:	4906      	ldr	r1, [pc, #24]	; (40153c <_afec_get_regs+0x2c>)
  401524:	5c8a      	ldrb	r2, [r1, r2]
  401526:	4290      	cmp	r0, r2
  401528:	d003      	beq.n	401532 <_afec_get_regs+0x22>
	for (i = 0; i < sizeof(_afecs) / sizeof(struct afec_configuration); i++) {
  40152a:	3301      	adds	r3, #1
  40152c:	b2db      	uxtb	r3, r3
  40152e:	e7f3      	b.n	401518 <_afec_get_regs+0x8>
	return 0;
  401530:	2300      	movs	r3, #0
}
  401532:	4618      	mov	r0, r3
  401534:	bd08      	pop	{r3, pc}
  401536:	bf00      	nop
  401538:	004014dd 	.word	0x004014dd
  40153c:	0040585c 	.word	0x0040585c

00401540 <AFEC0_Handler>:

/**
 * \internal ADC interrupt handler
 */
void AFEC0_Handler(void)
{
  401540:	b508      	push	{r3, lr}
	_afec_interrupt_handler(_afec0_dev);
  401542:	4b02      	ldr	r3, [pc, #8]	; (40154c <AFEC0_Handler+0xc>)
  401544:	6818      	ldr	r0, [r3, #0]
  401546:	4b02      	ldr	r3, [pc, #8]	; (401550 <AFEC0_Handler+0x10>)
  401548:	4798      	blx	r3
  40154a:	bd08      	pop	{r3, pc}
  40154c:	20400340 	.word	0x20400340
  401550:	0040145d 	.word	0x0040145d

00401554 <AFEC1_Handler>:

/**
 * \internal ADC interrupt handler
 */
void AFEC1_Handler(void)
{
  401554:	b508      	push	{r3, lr}
	_afec_interrupt_handler(_afec1_dev);
  401556:	4b02      	ldr	r3, [pc, #8]	; (401560 <AFEC1_Handler+0xc>)
  401558:	6858      	ldr	r0, [r3, #4]
  40155a:	4b02      	ldr	r3, [pc, #8]	; (401564 <AFEC1_Handler+0x10>)
  40155c:	4798      	blx	r3
  40155e:	bd08      	pop	{r3, pc}
  401560:	20400340 	.word	0x20400340
  401564:	0040145d 	.word	0x0040145d

00401568 <_adc_async_init>:

/**
 * \brief Initialize ADC
 */
int32_t _adc_async_init(struct _adc_async_device *const device, void *const hw)
{
  401568:	b570      	push	{r4, r5, r6, lr}
  40156a:	460c      	mov	r4, r1
	int32_t init_status;

	ASSERT(device);
  40156c:	4605      	mov	r5, r0
  40156e:	f44f 72a1 	mov.w	r2, #322	; 0x142
  401572:	4923      	ldr	r1, [pc, #140]	; (401600 <_adc_async_init+0x98>)
  401574:	3000      	adds	r0, #0
  401576:	bf18      	it	ne
  401578:	2001      	movne	r0, #1
  40157a:	4b22      	ldr	r3, [pc, #136]	; (401604 <_adc_async_init+0x9c>)
  40157c:	4798      	blx	r3

	init_status = _afec_init(hw, _afec_get_regs((uint32_t)hw));
  40157e:	4620      	mov	r0, r4
  401580:	4b21      	ldr	r3, [pc, #132]	; (401608 <_adc_async_init+0xa0>)
  401582:	4798      	blx	r3
  401584:	4601      	mov	r1, r0
  401586:	4620      	mov	r0, r4
  401588:	4b20      	ldr	r3, [pc, #128]	; (40160c <_adc_async_init+0xa4>)
  40158a:	4798      	blx	r3
	if (init_status) {
  40158c:	4606      	mov	r6, r0
  40158e:	b108      	cbz	r0, 401594 <_adc_async_init+0x2c>
	NVIC_DisableIRQ(_afec_get_irq_num(device));
	NVIC_ClearPendingIRQ(_afec_get_irq_num(device));
	NVIC_EnableIRQ(_afec_get_irq_num(device));

	return ERR_NONE;
}
  401590:	4630      	mov	r0, r6
  401592:	bd70      	pop	{r4, r5, r6, pc}
	device->hw = hw;
  401594:	616c      	str	r4, [r5, #20]
	_afec_init_irq_param(hw, device);
  401596:	4629      	mov	r1, r5
  401598:	4620      	mov	r0, r4
  40159a:	4b1d      	ldr	r3, [pc, #116]	; (401610 <_adc_async_init+0xa8>)
  40159c:	4798      	blx	r3
	NVIC_DisableIRQ(_afec_get_irq_num(device));
  40159e:	4628      	mov	r0, r5
  4015a0:	4b1c      	ldr	r3, [pc, #112]	; (401614 <_adc_async_init+0xac>)
  4015a2:	4798      	blx	r3
  if ((int32_t)(IRQn) >= 0)
  4015a4:	2800      	cmp	r0, #0
  4015a6:	db0d      	blt.n	4015c4 <_adc_async_init+0x5c>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4015a8:	0943      	lsrs	r3, r0, #5
  4015aa:	f000 001f 	and.w	r0, r0, #31
  4015ae:	2201      	movs	r2, #1
  4015b0:	fa02 f000 	lsl.w	r0, r2, r0
  4015b4:	3320      	adds	r3, #32
  4015b6:	4a18      	ldr	r2, [pc, #96]	; (401618 <_adc_async_init+0xb0>)
  4015b8:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
  4015bc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  4015c0:	f3bf 8f6f 	isb	sy
	NVIC_ClearPendingIRQ(_afec_get_irq_num(device));
  4015c4:	4628      	mov	r0, r5
  4015c6:	4b13      	ldr	r3, [pc, #76]	; (401614 <_adc_async_init+0xac>)
  4015c8:	4798      	blx	r3
  if ((int32_t)(IRQn) >= 0)
  4015ca:	2800      	cmp	r0, #0
  4015cc:	db09      	blt.n	4015e2 <_adc_async_init+0x7a>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4015ce:	0943      	lsrs	r3, r0, #5
  4015d0:	f000 001f 	and.w	r0, r0, #31
  4015d4:	2201      	movs	r2, #1
  4015d6:	fa02 f000 	lsl.w	r0, r2, r0
  4015da:	3360      	adds	r3, #96	; 0x60
  4015dc:	4a0e      	ldr	r2, [pc, #56]	; (401618 <_adc_async_init+0xb0>)
  4015de:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
	NVIC_EnableIRQ(_afec_get_irq_num(device));
  4015e2:	4628      	mov	r0, r5
  4015e4:	4b0b      	ldr	r3, [pc, #44]	; (401614 <_adc_async_init+0xac>)
  4015e6:	4798      	blx	r3
  if ((int32_t)(IRQn) >= 0)
  4015e8:	2800      	cmp	r0, #0
  4015ea:	dbd1      	blt.n	401590 <_adc_async_init+0x28>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4015ec:	0942      	lsrs	r2, r0, #5
  4015ee:	f000 001f 	and.w	r0, r0, #31
  4015f2:	2301      	movs	r3, #1
  4015f4:	fa03 f000 	lsl.w	r0, r3, r0
  4015f8:	4b07      	ldr	r3, [pc, #28]	; (401618 <_adc_async_init+0xb0>)
  4015fa:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
  4015fe:	e7c7      	b.n	401590 <_adc_async_init+0x28>
  401600:	00405924 	.word	0x00405924
  401604:	00401275 	.word	0x00401275
  401608:	00401511 	.word	0x00401511
  40160c:	004013e1 	.word	0x004013e1
  401610:	004013b9 	.word	0x004013b9
  401614:	00401395 	.word	0x00401395
  401618:	e000e100 	.word	0xe000e100

0040161c <_adc_async_enable_channel>:
/**
 * \brief Enable ADC
 */
void _adc_async_enable_channel(struct _adc_async_device *const device, const uint8_t channel)
{
	hri_afec_set_CHSR_reg(device->hw, (1 << channel));
  40161c:	6942      	ldr	r2, [r0, #20]
  40161e:	2301      	movs	r3, #1
  401620:	fa03 f101 	lsl.w	r1, r3, r1
	((Afec *)hw)->AFEC_CHER = mask;
  401624:	6151      	str	r1, [r2, #20]
  401626:	4770      	bx	lr

00401628 <_adc_async_get_data_size>:
uint8_t _adc_async_get_data_size(const struct _adc_async_device *const device)
{
	(void)device;

	return 2;
}
  401628:	2002      	movs	r0, #2
  40162a:	4770      	bx	lr

0040162c <_adc_async_convert>:
/**
 * \brief Make conversion
 */
void _adc_async_convert(struct _adc_async_device *const device)
{
	hri_afec_write_CR_reg(device->hw, AFEC_CR_START);
  40162c:	6943      	ldr	r3, [r0, #20]
}

static inline void hri_afec_write_CR_reg(const void *const hw, hri_afec_cr_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_CR = data;
  40162e:	2202      	movs	r2, #2
  401630:	601a      	str	r2, [r3, #0]
  401632:	4770      	bx	lr

00401634 <_get_cycles_for_ms>:
 */
static inline uint32_t _get_cycles_for_ms_internal(const uint16_t ms, const uint32_t freq, const uint8_t power)
{
	switch (power) {
	case 9:
		return (ms * (freq / 1000000)) * 1000;
  401634:	f44f 7396 	mov.w	r3, #300	; 0x12c
  401638:	fb03 f000 	mul.w	r0, r3, r0
 * \brief Retrieve the amount of cycles to delay for the given amount of ms
 */
uint32_t _get_cycles_for_ms(const uint16_t ms)
{
	return _get_cycles_for_ms_internal(ms, CONF_HCLK_FREQUENCY, HCLK_FREQ_POWER);
}
  40163c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
  401640:	fb03 f000 	mul.w	r0, r3, r0
  401644:	4770      	bx	lr
	...

00401648 <_init_chip>:

/**
 * \brief Initialize the hardware abstraction layer
 */
void _init_chip(void)
{
  401648:	b500      	push	{lr}
  40164a:	b083      	sub	sp, #12
/**
 * \brief Enable FPU
 */
static inline void _fpu_enable(void)
{
	CRITICAL_SECTION_ENTER()
  40164c:	a801      	add	r0, sp, #4
  40164e:	4b14      	ldr	r3, [pc, #80]	; (4016a0 <_init_chip+0x58>)
  401650:	4798      	blx	r3
	/** Set bits 20-23 to enable CP10 and CP11 coprocessors */
	SCB->CPACR |= (0xFu << 20);
  401652:	4a14      	ldr	r2, [pc, #80]	; (4016a4 <_init_chip+0x5c>)
  401654:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
  401658:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  40165c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  __ASM volatile ("dsb 0xF":::"memory");
  401660:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  401664:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
	CRITICAL_SECTION_LEAVE()
  401668:	a801      	add	r0, sp, #4
  40166a:	4b0f      	ldr	r3, [pc, #60]	; (4016a8 <_init_chip+0x60>)
  40166c:	4798      	blx	r3

static inline void hri_efc_write_EEFC_FMR_FWS_bf(const void *const hw, hri_efc_eefc_fmr_reg_t data)
{
	uint32_t tmp;
	EFC_CRITICAL_SECTION_ENTER();
	tmp = ((Efc *)hw)->EEFC_FMR;
  40166e:	4a0f      	ldr	r2, [pc, #60]	; (4016ac <_init_chip+0x64>)
  401670:	6813      	ldr	r3, [r2, #0]
	tmp &= ~EEFC_FMR_FWS_Msk;
  401672:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
	tmp |= EEFC_FMR_FWS(data);
  401676:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
	((Efc *)hw)->EEFC_FMR = tmp;
  40167a:	6013      	str	r3, [r2, #0]
	tmp = ((Pmc *)hw)->PMC_PCSR1;
  40167c:	4b0c      	ldr	r3, [pc, #48]	; (4016b0 <_init_chip+0x68>)
  40167e:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
		if (!hri_pmc_get_PCSR1_reg(PMC, (1 << periph_id))) {
  401682:	f013 6f80 	tst.w	r3, #67108864	; 0x4000000
  401686:	d104      	bne.n	401692 <_init_chip+0x4a>
	((Pmc *)hw)->PMC_PCER1 = mask;
  401688:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  40168c:	4b08      	ldr	r3, [pc, #32]	; (4016b0 <_init_chip+0x68>)
  40168e:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	_fpu_enable();
	hri_efc_write_EEFC_FMR_FWS_bf(EFC, CONF_EFC_WAIT_STATE);

#if CONF_DMA_ENABLE
	_pmc_enable_periph_clock(ID_XDMAC);
	_dma_init();
  401692:	4b08      	ldr	r3, [pc, #32]	; (4016b4 <_init_chip+0x6c>)
  401694:	4798      	blx	r3

#endif
	_pmc_init();
  401696:	4b08      	ldr	r3, [pc, #32]	; (4016b8 <_init_chip+0x70>)
  401698:	4798      	blx	r3
}
  40169a:	b003      	add	sp, #12
  40169c:	f85d fb04 	ldr.w	pc, [sp], #4
  4016a0:	00400dcd 	.word	0x00400dcd
  4016a4:	e000ed00 	.word	0xe000ed00
  4016a8:	00400ddb 	.word	0x00400ddb
  4016ac:	400e0c00 	.word	0x400e0c00
  4016b0:	400e0600 	.word	0x400e0600
  4016b4:	00402169 	.word	0x00402169
  4016b8:	00401a3d 	.word	0x00401a3d

004016bc <_can_irq_handler>:
 * \brief CAN interrupt handler
 *
 * \param[in] p The pointer to interrupt parameter
 */
static void _can_irq_handler(struct _can_async_device *dev)
{
  4016bc:	b538      	push	{r3, r4, r5, lr}
  4016be:	4605      	mov	r5, r0
	uint32_t ir;
	ir = hri_mcan_read_IR_reg(dev->hw);
  4016c0:	6803      	ldr	r3, [r0, #0]
	MCAN_CRITICAL_SECTION_LEAVE();
}

static inline hri_mcan_ir_reg_t hri_mcan_read_IR_reg(const void *const hw)
{
	return ((Mcan *)hw)->MCAN_IR;
  4016c2:	6d1c      	ldr	r4, [r3, #80]	; 0x50

	if (ir & MCAN_IR_RF0N) {
  4016c4:	f014 0f01 	tst.w	r4, #1
  4016c8:	d11a      	bne.n	401700 <_can_irq_handler+0x44>
		dev->cb.rx_done(dev);
	}

	if (ir & MCAN_IR_TC) {
  4016ca:	f414 7f00 	tst.w	r4, #512	; 0x200
  4016ce:	d11a      	bne.n	401706 <_can_irq_handler+0x4a>
		dev->cb.tx_done(dev);
	}

	if (ir & MCAN_IR_BO) {
  4016d0:	f014 7f00 	tst.w	r4, #33554432	; 0x2000000
  4016d4:	d11b      	bne.n	40170e <_can_irq_handler+0x52>
		dev->cb.irq_handler(dev, CAN_IRQ_BO);
	}

	if (ir & MCAN_IR_EW) {
  4016d6:	f014 7f80 	tst.w	r4, #16777216	; 0x1000000
  4016da:	d11d      	bne.n	401718 <_can_irq_handler+0x5c>
		dev->cb.irq_handler(dev, CAN_IRQ_EW);
	}

	if (ir & MCAN_IR_EP) {
  4016dc:	f414 0f00 	tst.w	r4, #8388608	; 0x800000
  4016e0:	d008      	beq.n	4016f4 <_can_irq_handler+0x38>
		dev->cb.irq_handler(dev, hri_mcan_get_PSR_EP_bit(dev->hw) ? CAN_IRQ_EP : CAN_IRQ_EA);
  4016e2:	68eb      	ldr	r3, [r5, #12]
  4016e4:	682a      	ldr	r2, [r5, #0]
	return (((Mcan *)hw)->MCAN_PSR & MCAN_PSR_EP) > 0;
  4016e6:	6c52      	ldr	r2, [r2, #68]	; 0x44
  4016e8:	f012 0f20 	tst.w	r2, #32
  4016ec:	d019      	beq.n	401722 <_can_irq_handler+0x66>
  4016ee:	2102      	movs	r1, #2
  4016f0:	4628      	mov	r0, r5
  4016f2:	4798      	blx	r3
	}

	if (ir & MCAN_IR_RF0L) {
  4016f4:	f014 0f08 	tst.w	r4, #8
  4016f8:	d115      	bne.n	401726 <_can_irq_handler+0x6a>
		dev->cb.irq_handler(dev, CAN_IRQ_DO);
	}

	hri_mcan_write_IR_reg(dev->hw, ir);
  4016fa:	682b      	ldr	r3, [r5, #0]
	((Mcan *)hw)->MCAN_IR = data;
  4016fc:	651c      	str	r4, [r3, #80]	; 0x50
  4016fe:	bd38      	pop	{r3, r4, r5, pc}
		dev->cb.rx_done(dev);
  401700:	6883      	ldr	r3, [r0, #8]
  401702:	4798      	blx	r3
  401704:	e7e1      	b.n	4016ca <_can_irq_handler+0xe>
		dev->cb.tx_done(dev);
  401706:	686b      	ldr	r3, [r5, #4]
  401708:	4628      	mov	r0, r5
  40170a:	4798      	blx	r3
  40170c:	e7e0      	b.n	4016d0 <_can_irq_handler+0x14>
		dev->cb.irq_handler(dev, CAN_IRQ_BO);
  40170e:	68eb      	ldr	r3, [r5, #12]
  401710:	2103      	movs	r1, #3
  401712:	4628      	mov	r0, r5
  401714:	4798      	blx	r3
  401716:	e7de      	b.n	4016d6 <_can_irq_handler+0x1a>
		dev->cb.irq_handler(dev, CAN_IRQ_EW);
  401718:	68eb      	ldr	r3, [r5, #12]
  40171a:	2100      	movs	r1, #0
  40171c:	4628      	mov	r0, r5
  40171e:	4798      	blx	r3
  401720:	e7dc      	b.n	4016dc <_can_irq_handler+0x20>
		dev->cb.irq_handler(dev, hri_mcan_get_PSR_EP_bit(dev->hw) ? CAN_IRQ_EP : CAN_IRQ_EA);
  401722:	2101      	movs	r1, #1
  401724:	e7e4      	b.n	4016f0 <_can_irq_handler+0x34>
		dev->cb.irq_handler(dev, CAN_IRQ_DO);
  401726:	68eb      	ldr	r3, [r5, #12]
  401728:	2104      	movs	r1, #4
  40172a:	4628      	mov	r0, r5
  40172c:	4798      	blx	r3
  40172e:	e7e4      	b.n	4016fa <_can_irq_handler+0x3e>

00401730 <MCAN1_INT0_Handler>:

/**
 * \internal CAN interrupt handler
 */
void MCAN1_INT0_Handler(void)
{
  401730:	b508      	push	{r3, lr}
	_can_irq_handler(_can1_dev);
  401732:	4b02      	ldr	r3, [pc, #8]	; (40173c <MCAN1_INT0_Handler+0xc>)
  401734:	6a98      	ldr	r0, [r3, #40]	; 0x28
  401736:	4b02      	ldr	r3, [pc, #8]	; (401740 <MCAN1_INT0_Handler+0x10>)
  401738:	4798      	blx	r3
  40173a:	bd08      	pop	{r3, pc}
  40173c:	20400348 	.word	0x20400348
  401740:	004016bd 	.word	0x004016bd

00401744 <_ffs>:
};
#endif

/* Find the first bit set */
static int _ffs(uint32_t *v, uint8_t len)
{
  401744:	b430      	push	{r4, r5}
	uint32_t i, j, bit;

	for (i = 0; i < len; i++) {
  401746:	2500      	movs	r5, #0
  401748:	428d      	cmp	r5, r1
  40174a:	d210      	bcs.n	40176e <_ffs+0x2a>
  40174c:	2201      	movs	r2, #1
  40174e:	2300      	movs	r3, #0
		bit = 1;
		for (j = 0; j < sizeof(uint32_t) * 8; j++) {
  401750:	2b1f      	cmp	r3, #31
  401752:	d80a      	bhi.n	40176a <_ffs+0x26>
			if (v[i] & bit) {
  401754:	f850 4025 	ldr.w	r4, [r0, r5, lsl #2]
  401758:	4222      	tst	r2, r4
  40175a:	d102      	bne.n	401762 <_ffs+0x1e>
				return i * 32 + j;
			}
			bit <<= 1;
  40175c:	0052      	lsls	r2, r2, #1
		for (j = 0; j < sizeof(uint32_t) * 8; j++) {
  40175e:	3301      	adds	r3, #1
  401760:	e7f6      	b.n	401750 <_ffs+0xc>
				return i * 32 + j;
  401762:	eb03 1045 	add.w	r0, r3, r5, lsl #5
		}
	}

	return -1;
}
  401766:	bc30      	pop	{r4, r5}
  401768:	4770      	bx	lr
	for (i = 0; i < len; i++) {
  40176a:	3501      	adds	r5, #1
  40176c:	e7ec      	b.n	401748 <_ffs+0x4>
	return -1;
  40176e:	f04f 30ff 	mov.w	r0, #4294967295
  401772:	e7f8      	b.n	401766 <_ffs+0x22>

00401774 <_ext_irq_handler>:

/**
 * \brief External interrupt handler
 */
static void _ext_irq_handler(void)
{
  401774:	b510      	push	{r4, lr}
  401776:	b086      	sub	sp, #24
	uint32_t flag_total = 0, flags[5] = {
  401778:	2300      	movs	r3, #0
  40177a:	9301      	str	r3, [sp, #4]
  40177c:	9302      	str	r3, [sp, #8]
  40177e:	9303      	str	r3, [sp, #12]
  401780:	9304      	str	r3, [sp, #16]
  401782:	9305      	str	r3, [sp, #20]
	                             0,
	                         };
	int pos;

	ASSERT(callback);
  401784:	4b21      	ldr	r3, [pc, #132]	; (40180c <_ext_irq_handler+0x98>)
  401786:	6818      	ldr	r0, [r3, #0]
  401788:	22f8      	movs	r2, #248	; 0xf8
  40178a:	4921      	ldr	r1, [pc, #132]	; (401810 <_ext_irq_handler+0x9c>)
  40178c:	3000      	adds	r0, #0
  40178e:	bf18      	it	ne
  401790:	2001      	movne	r0, #1
  401792:	4b20      	ldr	r3, [pc, #128]	; (401814 <_ext_irq_handler+0xa0>)
  401794:	4798      	blx	r3
	return ((Pio *)hw)->PIO_ISR;
  401796:	4b20      	ldr	r3, [pc, #128]	; (401818 <_ext_irq_handler+0xa4>)
  401798:	6cda      	ldr	r2, [r3, #76]	; 0x4c
	return ((Pio *)hw)->PIO_IMR;
  40179a:	6c9b      	ldr	r3, [r3, #72]	; 0x48

#if CONF_EXTIRQ_0_ENABLE == 1 && defined(PIOA)
	flags[0] = hri_pio_read_ISR_reg(PIOA);
	flags[0] &= hri_pio_read_IMR_reg(PIOA);
  40179c:	4013      	ands	r3, r2
  40179e:	9301      	str	r3, [sp, #4]
	return ((Pio *)hw)->PIO_ISR;
  4017a0:	491e      	ldr	r1, [pc, #120]	; (40181c <_ext_irq_handler+0xa8>)
  4017a2:	6cca      	ldr	r2, [r1, #76]	; 0x4c
	return ((Pio *)hw)->PIO_IMR;
  4017a4:	6c89      	ldr	r1, [r1, #72]	; 0x48
	flag_total |= flags[2];
#endif

#if CONF_EXTIRQ_3_ENABLE == 1 && defined(PIOD)
	flags[3] = hri_pio_read_ISR_reg(PIOD);
	flags[3] &= hri_pio_read_IMR_reg(PIOD);
  4017a6:	400a      	ands	r2, r1
  4017a8:	9204      	str	r2, [sp, #16]
	flag_total |= flags[3];
  4017aa:	4313      	orrs	r3, r2
	flags[4] = hri_pio_read_ISR_reg(PIOE);
	flags[4] &= hri_pio_read_IMR_reg(PIOE);
	flag_total |= flags[4];
#endif

	while (flag_total) {
  4017ac:	e025      	b.n	4017fa <_ext_irq_handler+0x86>
		pos = _ffs(flags, 5);
		while (-1 != pos) {
			callback(pos);
  4017ae:	4b17      	ldr	r3, [pc, #92]	; (40180c <_ext_irq_handler+0x98>)
  4017b0:	681b      	ldr	r3, [r3, #0]
  4017b2:	4620      	mov	r0, r4
  4017b4:	4798      	blx	r3

			flags[pos >> 5] &= ~(1 << (pos & 31));
  4017b6:	1163      	asrs	r3, r4, #5
  4017b8:	f004 041f 	and.w	r4, r4, #31
  4017bc:	2201      	movs	r2, #1
  4017be:	fa02 f404 	lsl.w	r4, r2, r4
  4017c2:	aa06      	add	r2, sp, #24
  4017c4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  4017c8:	f853 2c14 	ldr.w	r2, [r3, #-20]
  4017cc:	ea22 0204 	bic.w	r2, r2, r4
  4017d0:	f843 2c14 	str.w	r2, [r3, #-20]
			pos = _ffs(flags, 5);
  4017d4:	2105      	movs	r1, #5
  4017d6:	a801      	add	r0, sp, #4
  4017d8:	4b11      	ldr	r3, [pc, #68]	; (401820 <_ext_irq_handler+0xac>)
  4017da:	4798      	blx	r3
  4017dc:	4604      	mov	r4, r0
		while (-1 != pos) {
  4017de:	f1b4 3fff 	cmp.w	r4, #4294967295
  4017e2:	d1e4      	bne.n	4017ae <_ext_irq_handler+0x3a>
	return ((Pio *)hw)->PIO_ISR;
  4017e4:	4a0c      	ldr	r2, [pc, #48]	; (401818 <_ext_irq_handler+0xa4>)
  4017e6:	6cd1      	ldr	r1, [r2, #76]	; 0x4c
	return ((Pio *)hw)->PIO_IMR;
  4017e8:	6c93      	ldr	r3, [r2, #72]	; 0x48
		}
		flag_total = 0;

#if CONF_EXTIRQ_0_ENABLE == 1 && defined(PIOA)
		flags[0] = hri_pio_read_ISR_reg(PIOA);
		flags[0] &= hri_pio_read_IMR_reg(PIOA);
  4017ea:	400b      	ands	r3, r1
  4017ec:	9301      	str	r3, [sp, #4]
	return ((Pio *)hw)->PIO_ISR;
  4017ee:	490b      	ldr	r1, [pc, #44]	; (40181c <_ext_irq_handler+0xa8>)
  4017f0:	6cc8      	ldr	r0, [r1, #76]	; 0x4c
	return ((Pio *)hw)->PIO_IMR;
  4017f2:	6c8a      	ldr	r2, [r1, #72]	; 0x48
		flag_total |= flags[2];
#endif

#if CONF_EXTIRQ_3_ENABLE == 1 && defined(PIOD)
		flags[3] = hri_pio_read_ISR_reg(PIOD);
		flags[3] &= hri_pio_read_IMR_reg(PIOD);
  4017f4:	4002      	ands	r2, r0
  4017f6:	9204      	str	r2, [sp, #16]
		flag_total |= flags[3];
  4017f8:	4313      	orrs	r3, r2
	while (flag_total) {
  4017fa:	b12b      	cbz	r3, 401808 <_ext_irq_handler+0x94>
		pos = _ffs(flags, 5);
  4017fc:	2105      	movs	r1, #5
  4017fe:	a801      	add	r0, sp, #4
  401800:	4b07      	ldr	r3, [pc, #28]	; (401820 <_ext_irq_handler+0xac>)
  401802:	4798      	blx	r3
  401804:	4604      	mov	r4, r0
		while (-1 != pos) {
  401806:	e7ea      	b.n	4017de <_ext_irq_handler+0x6a>
		flags[4] = hri_pio_read_ISR_reg(PIOE);
		flags[4] &= hri_pio_read_IMR_reg(PIOE);
		flag_total |= flags[4];
#endif
	}
}
  401808:	b006      	add	sp, #24
  40180a:	bd10      	pop	{r4, pc}
  40180c:	20400374 	.word	0x20400374
  401810:	0040597c 	.word	0x0040597c
  401814:	00401275 	.word	0x00401275
  401818:	400e0e00 	.word	0x400e0e00
  40181c:	400e1400 	.word	0x400e1400
  401820:	00401745 	.word	0x00401745

00401824 <_pio_get_hardware_index>:
{
  401824:	b510      	push	{r4, lr}
	ASSERT(hw);
  401826:	4604      	mov	r4, r0
  401828:	22d2      	movs	r2, #210	; 0xd2
  40182a:	4905      	ldr	r1, [pc, #20]	; (401840 <_pio_get_hardware_index+0x1c>)
  40182c:	3000      	adds	r0, #0
  40182e:	bf18      	it	ne
  401830:	2001      	movne	r0, #1
  401832:	4b04      	ldr	r3, [pc, #16]	; (401844 <_pio_get_hardware_index+0x20>)
  401834:	4798      	blx	r3
	return ((uint32_t)hw - (uint32_t)PIOA) >> 9;
  401836:	4804      	ldr	r0, [pc, #16]	; (401848 <_pio_get_hardware_index+0x24>)
  401838:	4420      	add	r0, r4
}
  40183a:	f3c0 2047 	ubfx	r0, r0, #9, #8
  40183e:	bd10      	pop	{r4, pc}
  401840:	0040597c 	.word	0x0040597c
  401844:	00401275 	.word	0x00401275
  401848:	bff1f200 	.word	0xbff1f200

0040184c <_pio_get_index>:
{
  40184c:	b510      	push	{r4, lr}
	ASSERT(hw);
  40184e:	4604      	mov	r4, r0
  401850:	22e0      	movs	r2, #224	; 0xe0
  401852:	490d      	ldr	r1, [pc, #52]	; (401888 <_pio_get_index+0x3c>)
  401854:	3000      	adds	r0, #0
  401856:	bf18      	it	ne
  401858:	2001      	movne	r0, #1
  40185a:	4b0c      	ldr	r3, [pc, #48]	; (40188c <_pio_get_index+0x40>)
  40185c:	4798      	blx	r3
	uint8_t offset = _pio_get_hardware_index(hw);
  40185e:	4620      	mov	r0, r4
  401860:	4b0b      	ldr	r3, [pc, #44]	; (401890 <_pio_get_index+0x44>)
  401862:	4798      	blx	r3
	for (i = 0; i < ARRAY_SIZE(_ext_irq); i++) {
  401864:	2300      	movs	r3, #0
  401866:	2b01      	cmp	r3, #1
  401868:	d80b      	bhi.n	401882 <_pio_get_index+0x36>
		if (_ext_irq[i].number == offset) {
  40186a:	ebc3 01c3 	rsb	r1, r3, r3, lsl #3
  40186e:	008a      	lsls	r2, r1, #2
  401870:	4908      	ldr	r1, [pc, #32]	; (401894 <_pio_get_index+0x48>)
  401872:	5c8a      	ldrb	r2, [r1, r2]
  401874:	4290      	cmp	r0, r2
  401876:	d002      	beq.n	40187e <_pio_get_index+0x32>
	for (i = 0; i < ARRAY_SIZE(_ext_irq); i++) {
  401878:	3301      	adds	r3, #1
  40187a:	b2db      	uxtb	r3, r3
  40187c:	e7f3      	b.n	401866 <_pio_get_index+0x1a>
			return i;
  40187e:	b258      	sxtb	r0, r3
  401880:	bd10      	pop	{r4, pc}
	return ERR_INVALID_DATA;
  401882:	f04f 30ff 	mov.w	r0, #4294967295
}
  401886:	bd10      	pop	{r4, pc}
  401888:	0040597c 	.word	0x0040597c
  40188c:	00401275 	.word	0x00401275
  401890:	00401825 	.word	0x00401825
  401894:	0040593c 	.word	0x0040593c

00401898 <_pio_init>:
 * \return The status of instance initial
 * \retval ERR_NONE Initial status OK
 * \retval ERR_DENIED No need to initial
 */
static int32_t _pio_init(void *const hw)
{
  401898:	b538      	push	{r3, r4, r5, lr}
	int8_t i;

	ASSERT(hw);
  40189a:	4604      	mov	r4, r0
  40189c:	f240 1259 	movw	r2, #345	; 0x159
  4018a0:	4929      	ldr	r1, [pc, #164]	; (401948 <_pio_init+0xb0>)
  4018a2:	3000      	adds	r0, #0
  4018a4:	bf18      	it	ne
  4018a6:	2001      	movne	r0, #1
  4018a8:	4b28      	ldr	r3, [pc, #160]	; (40194c <_pio_init+0xb4>)
  4018aa:	4798      	blx	r3

	i = _pio_get_index(hw);
  4018ac:	4620      	mov	r0, r4
  4018ae:	4b28      	ldr	r3, [pc, #160]	; (401950 <_pio_init+0xb8>)
  4018b0:	4798      	blx	r3
	if (i < 0) {
  4018b2:	2800      	cmp	r0, #0
  4018b4:	db43      	blt.n	40193e <_pio_init+0xa6>
		return ERR_DENIED;
	}

	hri_pio_set_AIMMR_reg(hw, _ext_irq[i].add_irq_enable);
  4018b6:	4d27      	ldr	r5, [pc, #156]	; (401954 <_pio_init+0xbc>)
  4018b8:	00c2      	lsls	r2, r0, #3
  4018ba:	1a11      	subs	r1, r2, r0
  4018bc:	008b      	lsls	r3, r1, #2
  4018be:	442b      	add	r3, r5
  4018c0:	6899      	ldr	r1, [r3, #8]
	((Pio *)hw)->PIO_AIMER = mask;
  4018c2:	f8c4 10b0 	str.w	r1, [r4, #176]	; 0xb0
	hri_pio_clear_ELSR_reg(hw, _ext_irq[i].esr);
  4018c6:	68d9      	ldr	r1, [r3, #12]
	((Pio *)hw)->PIO_ESR = mask;
  4018c8:	f8c4 10c0 	str.w	r1, [r4, #192]	; 0xc0
	hri_pio_set_ELSR_reg(hw, _ext_irq[i].lsr);
  4018cc:	6919      	ldr	r1, [r3, #16]
	((Pio *)hw)->PIO_LSR = mask;
  4018ce:	f8c4 10c4 	str.w	r1, [r4, #196]	; 0xc4
	hri_pio_clear_FRLHSR_reg(hw, _ext_irq[i].fellsr);
  4018d2:	699b      	ldr	r3, [r3, #24]
	((Pio *)hw)->PIO_FELLSR = mask;
  4018d4:	f8c4 30d0 	str.w	r3, [r4, #208]	; 0xd0
	hri_pio_set_FRLHSR_reg(hw, _ext_irq[i].rehlsr);
  4018d8:	1a10      	subs	r0, r2, r0
  4018da:	0083      	lsls	r3, r0, #2
  4018dc:	442b      	add	r3, r5
  4018de:	695b      	ldr	r3, [r3, #20]
	((Pio *)hw)->PIO_REHLSR = mask;
  4018e0:	f8c4 30d4 	str.w	r3, [r4, #212]	; 0xd4

	i = _pio_irq_n[_pio_get_hardware_index(hw)];
  4018e4:	4620      	mov	r0, r4
  4018e6:	4b1c      	ldr	r3, [pc, #112]	; (401958 <_pio_init+0xc0>)
  4018e8:	4798      	blx	r3
  4018ea:	4428      	add	r0, r5
  4018ec:	f990 3038 	ldrsb.w	r3, [r0, #56]	; 0x38
  if ((int32_t)(IRQn) >= 0)
  4018f0:	2b00      	cmp	r3, #0
  4018f2:	db0c      	blt.n	40190e <_pio_init+0x76>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4018f4:	095a      	lsrs	r2, r3, #5
  4018f6:	f003 001f 	and.w	r0, r3, #31
  4018fa:	2101      	movs	r1, #1
  4018fc:	4081      	lsls	r1, r0
  4018fe:	3220      	adds	r2, #32
  401900:	4816      	ldr	r0, [pc, #88]	; (40195c <_pio_init+0xc4>)
  401902:	f840 1022 	str.w	r1, [r0, r2, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
  401906:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  40190a:	f3bf 8f6f 	isb	sy
  if ((int32_t)(IRQn) >= 0)
  40190e:	2b00      	cmp	r3, #0
  401910:	db08      	blt.n	401924 <_pio_init+0x8c>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  401912:	095a      	lsrs	r2, r3, #5
  401914:	f003 001f 	and.w	r0, r3, #31
  401918:	2101      	movs	r1, #1
  40191a:	4081      	lsls	r1, r0
  40191c:	3260      	adds	r2, #96	; 0x60
  40191e:	480f      	ldr	r0, [pc, #60]	; (40195c <_pio_init+0xc4>)
  401920:	f840 1022 	str.w	r1, [r0, r2, lsl #2]
  if ((int32_t)(IRQn) >= 0)
  401924:	2b00      	cmp	r3, #0
  401926:	db0d      	blt.n	401944 <_pio_init+0xac>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  401928:	0959      	lsrs	r1, r3, #5
  40192a:	f003 031f 	and.w	r3, r3, #31
  40192e:	2201      	movs	r2, #1
  401930:	fa02 f303 	lsl.w	r3, r2, r3
  401934:	4a09      	ldr	r2, [pc, #36]	; (40195c <_pio_init+0xc4>)
  401936:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
	NVIC_DisableIRQ((IRQn_Type)i);
	NVIC_ClearPendingIRQ((IRQn_Type)i);
	NVIC_EnableIRQ((IRQn_Type)i);

	return ERR_NONE;
  40193a:	2000      	movs	r0, #0
  40193c:	bd38      	pop	{r3, r4, r5, pc}
		return ERR_DENIED;
  40193e:	f06f 0010 	mvn.w	r0, #16
  401942:	bd38      	pop	{r3, r4, r5, pc}
	return ERR_NONE;
  401944:	2000      	movs	r0, #0
}
  401946:	bd38      	pop	{r3, r4, r5, pc}
  401948:	0040597c 	.word	0x0040597c
  40194c:	00401275 	.word	0x00401275
  401950:	0040184d 	.word	0x0040184d
  401954:	0040593c 	.word	0x0040593c
  401958:	00401825 	.word	0x00401825
  40195c:	e000e100 	.word	0xe000e100

00401960 <PIOD_Handler>:
{
  401960:	b508      	push	{r3, lr}
	_ext_irq_handler();
  401962:	4b01      	ldr	r3, [pc, #4]	; (401968 <PIOD_Handler+0x8>)
  401964:	4798      	blx	r3
  401966:	bd08      	pop	{r3, pc}
  401968:	00401775 	.word	0x00401775

0040196c <PIOA_Handler>:
{
  40196c:	b508      	push	{r3, lr}
	_ext_irq_handler();
  40196e:	4b01      	ldr	r3, [pc, #4]	; (401974 <PIOA_Handler+0x8>)
  401970:	4798      	blx	r3
  401972:	bd08      	pop	{r3, pc}
  401974:	00401775 	.word	0x00401775

00401978 <_ext_irq_init>:

int32_t _ext_irq_init(void (*cb)(const uint32_t pin))
{
  401978:	b538      	push	{r3, r4, r5, lr}
  40197a:	4605      	mov	r5, r0

#if CONF_EXTIRQ_0_ENABLE == 1 && defined(PIOA)
	_pio_init(PIOA);
  40197c:	4804      	ldr	r0, [pc, #16]	; (401990 <_ext_irq_init+0x18>)
  40197e:	4c05      	ldr	r4, [pc, #20]	; (401994 <_ext_irq_init+0x1c>)
  401980:	47a0      	blx	r4
#if CONF_EXTIRQ_2_ENABLE == 1 && defined(PIOC)
	_pio_init(PIOC);
#endif

#if CONF_EXTIRQ_3_ENABLE == 1 && defined(PIOD)
	_pio_init(PIOD);
  401982:	4805      	ldr	r0, [pc, #20]	; (401998 <_ext_irq_init+0x20>)
  401984:	47a0      	blx	r4

#if CONF_EXTIRQ_4_ENABLE == 1 && defined(PIOE)
	_pio_init(PIOE);
#endif

	callback = cb;
  401986:	4b05      	ldr	r3, [pc, #20]	; (40199c <_ext_irq_init+0x24>)
  401988:	601d      	str	r5, [r3, #0]

	return ERR_NONE;
}
  40198a:	2000      	movs	r0, #0
  40198c:	bd38      	pop	{r3, r4, r5, pc}
  40198e:	bf00      	nop
  401990:	400e0e00 	.word	0x400e0e00
  401994:	00401899 	.word	0x00401899
  401998:	400e1400 	.word	0x400e1400
  40199c:	20400374 	.word	0x20400374

004019a0 <_pmc_init_sources>:
	PMC_CRITICAL_SECTION_LEAVE();
}

static inline hri_pmc_ckgr_mor_reg_t hri_pmc_read_CKGR_MOR_reg(const void *const hw)
{
	return ((Pmc *)hw)->CKGR_MOR;
  4019a0:	490e      	ldr	r1, [pc, #56]	; (4019dc <_pmc_init_sources+0x3c>)
  4019a2:	6a0a      	ldr	r2, [r1, #32]
	/* Enable Main XTAL oscillator */
	data = hri_pmc_read_CKGR_MOR_reg(PMC) & ~CKGR_MOR_MOSCXTEN;
	data |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY | CKGR_MOR_MOSCSEL;
	hri_pmc_write_CKGR_MOR_reg(PMC, data);
#else
	data = hri_pmc_read_CKGR_MOR_reg(PMC) & ~CKGR_MOR_MOSCXTBY;
  4019a4:	f022 0202 	bic.w	r2, r2, #2
	data |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCXTST(CONF_XOSC20M_STARTUP_TIME);
  4019a8:	4b0d      	ldr	r3, [pc, #52]	; (4019e0 <_pmc_init_sources+0x40>)
  4019aa:	4313      	orrs	r3, r2
	((Pmc *)hw)->CKGR_MOR = data;
  4019ac:	620b      	str	r3, [r1, #32]
	return (((Pmc *)hw)->PMC_SR & PMC_SR_MOSCXTS) > 0;
  4019ae:	4b0b      	ldr	r3, [pc, #44]	; (4019dc <_pmc_init_sources+0x3c>)
  4019b0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
	hri_pmc_write_CKGR_MOR_reg(PMC, data);
	while (!hri_pmc_get_SR_MOSCXTS_bit(PMC)) {
  4019b2:	f013 0f01 	tst.w	r3, #1
  4019b6:	d0fa      	beq.n	4019ae <_pmc_init_sources+0xe>
	((Pmc *)hw)->CKGR_MOR |= mask;
  4019b8:	4b08      	ldr	r3, [pc, #32]	; (4019dc <_pmc_init_sources+0x3c>)
  4019ba:	6a19      	ldr	r1, [r3, #32]
  4019bc:	4a09      	ldr	r2, [pc, #36]	; (4019e4 <_pmc_init_sources+0x44>)
  4019be:	430a      	orrs	r2, r1
  4019c0:	621a      	str	r2, [r3, #32]

static inline void hri_pmc_write_CKGR_PLLAR_MULA_bf(const void *const hw, hri_pmc_ckgr_pllar_reg_t data)
{
	uint32_t tmp;
	PMC_CRITICAL_SECTION_ENTER();
	tmp = ((Pmc *)hw)->CKGR_PLLAR;
  4019c2:	6a99      	ldr	r1, [r3, #40]	; 0x28
	tmp &= ~CKGR_PLLAR_MULA_Msk;
  4019c4:	4a08      	ldr	r2, [pc, #32]	; (4019e8 <_pmc_init_sources+0x48>)
  4019c6:	400a      	ands	r2, r1
	tmp |= CKGR_PLLAR_MULA(data);
	((Pmc *)hw)->CKGR_PLLAR = tmp;
  4019c8:	629a      	str	r2, [r3, #40]	; 0x28
}

static inline void hri_pmc_write_CKGR_PLLAR_reg(const void *const hw, hri_pmc_ckgr_pllar_reg_t data)
{
	PMC_CRITICAL_SECTION_ENTER();
	((Pmc *)hw)->CKGR_PLLAR = data;
  4019ca:	4a08      	ldr	r2, [pc, #32]	; (4019ec <_pmc_init_sources+0x4c>)
  4019cc:	629a      	str	r2, [r3, #40]	; 0x28
	return (((Pmc *)hw)->PMC_SR & PMC_SR_LOCKA) > 0;
  4019ce:	4b03      	ldr	r3, [pc, #12]	; (4019dc <_pmc_init_sources+0x3c>)
  4019d0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
#if (CONF_PLLACK_ENABLE == 1)
	data = CKGR_PLLAR_MULA(CONF_PLLACK_MUL - 1) | CKGR_PLLAR_DIVA(CONF_PLLACK_DIV) | CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
	/* Stop PLL first */
	hri_pmc_write_CKGR_PLLAR_MULA_bf(PMC, 0);
	hri_pmc_write_CKGR_PLLAR_reg(PMC, (CKGR_PLLAR_ONE | data));
	while (!hri_pmc_get_SR_LOCKA_bit(PMC)) {
  4019d2:	f013 0f02 	tst.w	r3, #2
  4019d6:	d0fa      	beq.n	4019ce <_pmc_init_sources+0x2e>
#if (CONF_CLK_CFDEN_ENABLE == 1)
	/* Enable main clock failure detection */
	hri_pmc_set_CKGR_MOR_CFDEN_bit(PMC);
#endif
#endif
}
  4019d8:	4770      	bx	lr
  4019da:	bf00      	nop
  4019dc:	400e0600 	.word	0x400e0600
  4019e0:	00373e01 	.word	0x00373e01
  4019e4:	01370000 	.word	0x01370000
  4019e8:	f800ffff 	.word	0xf800ffff
  4019ec:	20183f01 	.word	0x20183f01

004019f0 <_pmc_init_master_clock>:

static inline void hri_pmc_write_MCKR_PRES_bf(const void *const hw, hri_pmc_mckr_reg_t data)
{
	uint32_t tmp;
	PMC_CRITICAL_SECTION_ENTER();
	tmp = ((Pmc *)hw)->PMC_MCKR;
  4019f0:	4a11      	ldr	r2, [pc, #68]	; (401a38 <_pmc_init_master_clock+0x48>)
  4019f2:	6b13      	ldr	r3, [r2, #48]	; 0x30
	tmp &= ~PMC_MCKR_PRES_Msk;
  4019f4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
	tmp |= PMC_MCKR_PRES(data);
	((Pmc *)hw)->PMC_MCKR = tmp;
  4019f8:	6313      	str	r3, [r2, #48]	; 0x30
	return (((Pmc *)hw)->PMC_SR & PMC_SR_MCKRDY) > 0;
  4019fa:	4b0f      	ldr	r3, [pc, #60]	; (401a38 <_pmc_init_master_clock+0x48>)
  4019fc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
	while (!hri_pmc_get_SR_MCKRDY_bit(PMC)) {
		/* Wait until master clock is ready */
	}
#elif ((CONF_CLK_GEN_MCKR_SRC == CLK_SRC_OPTION_PLLACK) || (CONF_CLK_GEN_MCKR_SRC == CLK_SRC_OPTION_UPLLCKDIV))
	hri_pmc_write_MCKR_PRES_bf(PMC, CONF_MCKR_PRESC);
	while (!hri_pmc_get_SR_MCKRDY_bit(PMC)) {
  4019fe:	f013 0f08 	tst.w	r3, #8
  401a02:	d0fa      	beq.n	4019fa <_pmc_init_master_clock+0xa>

static inline void hri_pmc_write_MCKR_MDIV_bf(const void *const hw, hri_pmc_mckr_reg_t data)
{
	uint32_t tmp;
	PMC_CRITICAL_SECTION_ENTER();
	tmp = ((Pmc *)hw)->PMC_MCKR;
  401a04:	4a0c      	ldr	r2, [pc, #48]	; (401a38 <_pmc_init_master_clock+0x48>)
  401a06:	6b13      	ldr	r3, [r2, #48]	; 0x30
	tmp &= ~PMC_MCKR_MDIV_Msk;
  401a08:	f423 7340 	bic.w	r3, r3, #768	; 0x300
	tmp |= PMC_MCKR_MDIV(data);
  401a0c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
	((Pmc *)hw)->PMC_MCKR = tmp;
  401a10:	6313      	str	r3, [r2, #48]	; 0x30
	return (((Pmc *)hw)->PMC_SR & PMC_SR_MCKRDY) > 0;
  401a12:	4b09      	ldr	r3, [pc, #36]	; (401a38 <_pmc_init_master_clock+0x48>)
  401a14:	6e9b      	ldr	r3, [r3, #104]	; 0x68
		/* Wait until master clock is ready */
	}
	hri_pmc_write_MCKR_MDIV_bf(PMC, CONF_MCK_DIV);
	while (!hri_pmc_get_SR_MCKRDY_bit(PMC)) {
  401a16:	f013 0f08 	tst.w	r3, #8
  401a1a:	d0fa      	beq.n	401a12 <_pmc_init_master_clock+0x22>
	tmp = ((Pmc *)hw)->PMC_MCKR;
  401a1c:	4a06      	ldr	r2, [pc, #24]	; (401a38 <_pmc_init_master_clock+0x48>)
  401a1e:	6b13      	ldr	r3, [r2, #48]	; 0x30
	tmp &= ~PMC_MCKR_CSS_Msk;
  401a20:	f023 0303 	bic.w	r3, r3, #3
	tmp |= PMC_MCKR_CSS(data);
  401a24:	f043 0302 	orr.w	r3, r3, #2
	((Pmc *)hw)->PMC_MCKR = tmp;
  401a28:	6313      	str	r3, [r2, #48]	; 0x30
	return (((Pmc *)hw)->PMC_SR & PMC_SR_MCKRDY) > 0;
  401a2a:	4b03      	ldr	r3, [pc, #12]	; (401a38 <_pmc_init_master_clock+0x48>)
  401a2c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
		/* Wait until master clock is ready */
	}
	hri_pmc_write_MCKR_CSS_bf(PMC, CONF_CLK_GEN_MCKR_SRC);
	while (!hri_pmc_get_SR_MCKRDY_bit(PMC)) {
  401a2e:	f013 0f08 	tst.w	r3, #8
  401a32:	d0fa      	beq.n	401a2a <_pmc_init_master_clock+0x3a>
		/* Wait until master clock is ready */
	}
#endif
#endif
}
  401a34:	4770      	bx	lr
  401a36:	bf00      	nop
  401a38:	400e0600 	.word	0x400e0600

00401a3c <_pmc_init>:
/**
 * \brief Initializes cortex M7 core clock
 *
 */
void _pmc_init(void)
{
  401a3c:	b508      	push	{r3, lr}
	_pmc_init_sources();
  401a3e:	4b02      	ldr	r3, [pc, #8]	; (401a48 <_pmc_init+0xc>)
  401a40:	4798      	blx	r3
	_pmc_init_master_clock();
  401a42:	4b02      	ldr	r3, [pc, #8]	; (401a4c <_pmc_init+0x10>)
  401a44:	4798      	blx	r3
  401a46:	bd08      	pop	{r3, pc}
  401a48:	004019a1 	.word	0x004019a1
  401a4c:	004019f1 	.word	0x004019f1

00401a50 <_pwm_get_cfg>:
 */
static const struct _pwm_cfg *_pwm_get_cfg(void *const hw)
{
	uint8_t i;

	for (i = 0; i < ARRAY_SIZE(_pwms); i++) {
  401a50:	2300      	movs	r3, #0
  401a52:	2b01      	cmp	r3, #1
  401a54:	d80f      	bhi.n	401a76 <_pwm_get_cfg+0x26>
		if (_pwms[i].hw == hw) {
  401a56:	ebc3 1103 	rsb	r1, r3, r3, lsl #4
  401a5a:	008a      	lsls	r2, r1, #2
  401a5c:	4907      	ldr	r1, [pc, #28]	; (401a7c <_pwm_get_cfg+0x2c>)
  401a5e:	588a      	ldr	r2, [r1, r2]
  401a60:	4282      	cmp	r2, r0
  401a62:	d002      	beq.n	401a6a <_pwm_get_cfg+0x1a>
	for (i = 0; i < ARRAY_SIZE(_pwms); i++) {
  401a64:	3301      	adds	r3, #1
  401a66:	b2db      	uxtb	r3, r3
  401a68:	e7f3      	b.n	401a52 <_pwm_get_cfg+0x2>
			return (_pwms + i);
  401a6a:	ebc3 1303 	rsb	r3, r3, r3, lsl #4
  401a6e:	009a      	lsls	r2, r3, #2
  401a70:	4608      	mov	r0, r1
  401a72:	4410      	add	r0, r2
  401a74:	4770      	bx	lr
		}
	}

	return NULL;
  401a76:	2000      	movs	r0, #0
}
  401a78:	4770      	bx	lr
  401a7a:	bf00      	nop
  401a7c:	00405998 	.word	0x00405998

00401a80 <_pwm_init_irq_param>:
/**
 * \brief Init irq param with the given pwm hardware instance
 */
static void _pwm_init_irq_param(const void *const hw, struct _pwm_device *dev)
{
	if (hw == PWM0) {
  401a80:	4b06      	ldr	r3, [pc, #24]	; (401a9c <_pwm_init_irq_param+0x1c>)
  401a82:	4298      	cmp	r0, r3
  401a84:	d003      	beq.n	401a8e <_pwm_init_irq_param+0xe>
		_pwm0_dev = dev;
	}
	if (hw == PWM1) {
  401a86:	4b06      	ldr	r3, [pc, #24]	; (401aa0 <_pwm_init_irq_param+0x20>)
  401a88:	4298      	cmp	r0, r3
  401a8a:	d003      	beq.n	401a94 <_pwm_init_irq_param+0x14>
  401a8c:	4770      	bx	lr
		_pwm0_dev = dev;
  401a8e:	4b05      	ldr	r3, [pc, #20]	; (401aa4 <_pwm_init_irq_param+0x24>)
  401a90:	6019      	str	r1, [r3, #0]
  401a92:	e7f8      	b.n	401a86 <_pwm_init_irq_param+0x6>
		_pwm1_dev = dev;
  401a94:	4b03      	ldr	r3, [pc, #12]	; (401aa4 <_pwm_init_irq_param+0x24>)
  401a96:	6059      	str	r1, [r3, #4]
	}
}
  401a98:	e7f8      	b.n	401a8c <_pwm_init_irq_param+0xc>
  401a9a:	bf00      	nop
  401a9c:	40020000 	.word	0x40020000
  401aa0:	4005c000 	.word	0x4005c000
  401aa4:	20400378 	.word	0x20400378

00401aa8 <_pwm_interrupt_handler>:
 * \internal interrupt handler for PWM
 *
 * \param[in] instance PWM instance number
 */
static void _pwm_interrupt_handler(struct _pwm_device *device)
{
  401aa8:	b508      	push	{r3, lr}
	if (hri_pwm_read_ISR1_reg(device->hw)) {
  401aaa:	6903      	ldr	r3, [r0, #16]
	return ((Pwm *)hw)->PWM_ISR1;
  401aac:	69db      	ldr	r3, [r3, #28]
  401aae:	b113      	cbz	r3, 401ab6 <_pwm_interrupt_handler+0xe>
		if (NULL != device->callback.pwm_period_cb) {
  401ab0:	6803      	ldr	r3, [r0, #0]
  401ab2:	b103      	cbz	r3, 401ab6 <_pwm_interrupt_handler+0xe>
			device->callback.pwm_period_cb(device);
  401ab4:	4798      	blx	r3
  401ab6:	bd08      	pop	{r3, pc}

00401ab8 <PWM0_Handler>:

/**
 * \internal PWM interrupt handler
 */
void PWM0_Handler(void)
{
  401ab8:	b508      	push	{r3, lr}
	_pwm_interrupt_handler(_pwm0_dev);
  401aba:	4b02      	ldr	r3, [pc, #8]	; (401ac4 <PWM0_Handler+0xc>)
  401abc:	6818      	ldr	r0, [r3, #0]
  401abe:	4b02      	ldr	r3, [pc, #8]	; (401ac8 <PWM0_Handler+0x10>)
  401ac0:	4798      	blx	r3
  401ac2:	bd08      	pop	{r3, pc}
  401ac4:	20400378 	.word	0x20400378
  401ac8:	00401aa9 	.word	0x00401aa9

00401acc <PWM1_Handler>:

/**
 * \internal PWM interrupt handler
 */
void PWM1_Handler(void)
{
  401acc:	b508      	push	{r3, lr}
	_pwm_interrupt_handler(_pwm1_dev);
  401ace:	4b02      	ldr	r3, [pc, #8]	; (401ad8 <PWM1_Handler+0xc>)
  401ad0:	6858      	ldr	r0, [r3, #4]
  401ad2:	4b02      	ldr	r3, [pc, #8]	; (401adc <PWM1_Handler+0x10>)
  401ad4:	4798      	blx	r3
  401ad6:	bd08      	pop	{r3, pc}
  401ad8:	20400378 	.word	0x20400378
  401adc:	00401aa9 	.word	0x00401aa9

00401ae0 <_pwm_init>:
}

int32_t _pwm_init(struct _pwm_device *const device, void *const hw)
{
  401ae0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  401ae2:	4606      	mov	r6, r0
	ASSERT(hw);
  401ae4:	460c      	mov	r4, r1
  401ae6:	1c08      	adds	r0, r1, #0
  401ae8:	bf18      	it	ne
  401aea:	2001      	movne	r0, #1
  401aec:	f44f 72bf 	mov.w	r2, #382	; 0x17e
  401af0:	4944      	ldr	r1, [pc, #272]	; (401c04 <_pwm_init+0x124>)
  401af2:	4b45      	ldr	r3, [pc, #276]	; (401c08 <_pwm_init+0x128>)
  401af4:	4798      	blx	r3
	int8_t                      i;
	const struct _pwm_cfg *     cfg;
	const struct _pwm_ch_cfg *  ch;
	const struct _pwm_comp_cfg *comp;

	cfg = _pwm_get_cfg(hw);
  401af6:	4620      	mov	r0, r4
  401af8:	4b44      	ldr	r3, [pc, #272]	; (401c0c <_pwm_init+0x12c>)
  401afa:	4798      	blx	r3
  401afc:	4605      	mov	r5, r0

	device->hw = hw;
  401afe:	6134      	str	r4, [r6, #16]
	/* Init PMW */
	hri_pwm_write_CLK_reg(hw, cfg->pwm_clk);
  401b00:	6883      	ldr	r3, [r0, #8]
}

static inline void hri_pwm_write_CLK_reg(const void *const hw, hri_pwm_clk_reg_t data)
{
	PWM_CRITICAL_SECTION_ENTER();
	((Pwm *)hw)->PWM_CLK = data;
  401b02:	6023      	str	r3, [r4, #0]
	hri_pwm_write_ELMR_reg(hw, 0, cfg->pwm_elmr0);
  401b04:	68c3      	ldr	r3, [r0, #12]
}

static inline void hri_pwm_write_ELMR_reg(const void *const hw, uint8_t index, hri_pwm_elmr_reg_t data)
{
	PWM_CRITICAL_SECTION_ENTER();
	((Pwm *)hw)->PWM_ELMR[index] = data;
  401b06:	67e3      	str	r3, [r4, #124]	; 0x7c
	hri_pwm_write_ELMR_reg(hw, 1, cfg->pwm_elmr1);
  401b08:	6903      	ldr	r3, [r0, #16]
  401b0a:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
	hri_pwm_write_FMR_reg(hw, cfg->pwm_fmr);
  401b0e:	6943      	ldr	r3, [r0, #20]
	((Pwm *)hw)->PWM_FMR = data;
  401b10:	65e3      	str	r3, [r4, #92]	; 0x5c
	hri_pwm_write_FPV1_reg(hw, cfg->pwm_fpv1);
  401b12:	6983      	ldr	r3, [r0, #24]
	((Pwm *)hw)->PWM_FPV1 = data;
  401b14:	66a3      	str	r3, [r4, #104]	; 0x68
	hri_pwm_write_FPV2_reg(hw, cfg->pwm_fpv2);
  401b16:	69c3      	ldr	r3, [r0, #28]
}

static inline void hri_pwm_write_FPV2_reg(const void *const hw, hri_pwm_fpv2_reg_t data)
{
	PWM_CRITICAL_SECTION_ENTER();
	((Pwm *)hw)->PWM_FPV2 = data;
  401b18:	f8c4 30c0 	str.w	r3, [r4, #192]	; 0xc0
	hri_pwm_write_FPE_reg(hw, cfg->pwm_fpe);
  401b1c:	6a03      	ldr	r3, [r0, #32]
	((Pwm *)hw)->PWM_FPE = data;
  401b1e:	66e3      	str	r3, [r4, #108]	; 0x6c
	hri_pwm_write_ETRG1_reg(hw, cfg->pwm_etrg1);
  401b20:	6a43      	ldr	r3, [r0, #36]	; 0x24
}

static inline void hri_pwm_write_ETRG1_reg(const void *const hw, hri_pwm_etrg1_reg_t data)
{
	PWM_CRITICAL_SECTION_ENTER();
	((Pwm *)hw)->PWM_ETRG1 = data;
  401b22:	f8c4 342c 	str.w	r3, [r4, #1068]	; 0x42c
	hri_pwm_write_ETRG2_reg(hw, cfg->pwm_etrg2);
  401b26:	6a83      	ldr	r3, [r0, #40]	; 0x28
}

static inline void hri_pwm_write_ETRG2_reg(const void *const hw, hri_pwm_etrg2_reg_t data)
{
	PWM_CRITICAL_SECTION_ENTER();
	((Pwm *)hw)->PWM_ETRG2 = data;
  401b28:	f8c4 344c 	str.w	r3, [r4, #1100]	; 0x44c

	/* Init Channel */
	for (i = 0; i < cfg->ch_num; i++) {
  401b2c:	2300      	movs	r3, #0
  401b2e:	e019      	b.n	401b64 <_pwm_init+0x84>
		ch = cfg->ch + i;
  401b30:	6b2f      	ldr	r7, [r5, #48]	; 0x30
  401b32:	0118      	lsls	r0, r3, #4
  401b34:	eb07 0e00 	add.w	lr, r7, r0
		hri_pwm_write_CMR_reg(hw, ch->index, ch->mode);
  401b38:	5c3a      	ldrb	r2, [r7, r0]
  401b3a:	f8de 1004 	ldr.w	r1, [lr, #4]
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_CMR = data;
  401b3e:	3210      	adds	r2, #16
  401b40:	0152      	lsls	r2, r2, #5
  401b42:	50a1      	str	r1, [r4, r2]
		hri_pwm_write_CDTY_reg(hw, ch->index, ch->duty_cycle);
  401b44:	5c3a      	ldrb	r2, [r7, r0]
  401b46:	f8de 100c 	ldr.w	r1, [lr, #12]
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_CDTY = data;
  401b4a:	3210      	adds	r2, #16
  401b4c:	eb04 1242 	add.w	r2, r4, r2, lsl #5
  401b50:	6051      	str	r1, [r2, #4]
		hri_pwm_write_CPRD_reg(hw, ch->index, ch->period);
  401b52:	5c3a      	ldrb	r2, [r7, r0]
  401b54:	f8de 1008 	ldr.w	r1, [lr, #8]
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_CPRD = data;
  401b58:	eb04 1242 	add.w	r2, r4, r2, lsl #5
  401b5c:	f8c2 120c 	str.w	r1, [r2, #524]	; 0x20c
	for (i = 0; i < cfg->ch_num; i++) {
  401b60:	3301      	adds	r3, #1
  401b62:	b25b      	sxtb	r3, r3
  401b64:	6aea      	ldr	r2, [r5, #44]	; 0x2c
  401b66:	4293      	cmp	r3, r2
  401b68:	d3e2      	bcc.n	401b30 <_pwm_init+0x50>
  401b6a:	2300      	movs	r3, #0
  401b6c:	e014      	b.n	401b98 <_pwm_init+0xb8>
	}
	/* Init comparison */
	for (i = 0; i < cfg->comp_num; i++) {
		comp = cfg->comp + i;
  401b6e:	6ba9      	ldr	r1, [r5, #56]	; 0x38
  401b70:	eb03 0043 	add.w	r0, r3, r3, lsl #1
  401b74:	0082      	lsls	r2, r0, #2
  401b76:	eb01 0e02 	add.w	lr, r1, r2
		hri_pwm_write_CMPM_reg(hw, comp->index, comp->comp_cmpm);
  401b7a:	5c88      	ldrb	r0, [r1, r2]
  401b7c:	f8de 7004 	ldr.w	r7, [lr, #4]
	((Pwm *)hw)->PwmCmp[submodule_index].PWM_CMPM = data;
  401b80:	eb04 1000 	add.w	r0, r4, r0, lsl #4
  401b84:	f8c0 7138 	str.w	r7, [r0, #312]	; 0x138
		hri_pwm_write_CMPV_reg(hw, comp->index, comp->comp_cmpv);
  401b88:	5c8a      	ldrb	r2, [r1, r2]
  401b8a:	f8de 1008 	ldr.w	r1, [lr, #8]
	((Pwm *)hw)->PwmCmp[submodule_index].PWM_CMPV = data;
  401b8e:	3213      	adds	r2, #19
  401b90:	0112      	lsls	r2, r2, #4
  401b92:	50a1      	str	r1, [r4, r2]
	for (i = 0; i < cfg->comp_num; i++) {
  401b94:	3301      	adds	r3, #1
  401b96:	b25b      	sxtb	r3, r3
  401b98:	6b6a      	ldr	r2, [r5, #52]	; 0x34
  401b9a:	4293      	cmp	r3, r2
  401b9c:	d3e7      	bcc.n	401b6e <_pwm_init+0x8e>
	}

	_pwm_init_irq_param(hw, device);
  401b9e:	4631      	mov	r1, r6
  401ba0:	4620      	mov	r0, r4
  401ba2:	4b1b      	ldr	r3, [pc, #108]	; (401c10 <_pwm_init+0x130>)
  401ba4:	4798      	blx	r3
	NVIC_DisableIRQ(cfg->irq);
  401ba6:	f995 3004 	ldrsb.w	r3, [r5, #4]
  if ((int32_t)(IRQn) >= 0)
  401baa:	2b00      	cmp	r3, #0
  401bac:	db0d      	blt.n	401bca <_pwm_init+0xea>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  401bae:	095a      	lsrs	r2, r3, #5
  401bb0:	f003 031f 	and.w	r3, r3, #31
  401bb4:	2101      	movs	r1, #1
  401bb6:	fa01 f303 	lsl.w	r3, r1, r3
  401bba:	3220      	adds	r2, #32
  401bbc:	4915      	ldr	r1, [pc, #84]	; (401c14 <_pwm_init+0x134>)
  401bbe:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
  401bc2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  401bc6:	f3bf 8f6f 	isb	sy
	NVIC_ClearPendingIRQ(cfg->irq);
  401bca:	f995 3004 	ldrsb.w	r3, [r5, #4]
  if ((int32_t)(IRQn) >= 0)
  401bce:	2b00      	cmp	r3, #0
  401bd0:	db09      	blt.n	401be6 <_pwm_init+0x106>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  401bd2:	095a      	lsrs	r2, r3, #5
  401bd4:	f003 031f 	and.w	r3, r3, #31
  401bd8:	2101      	movs	r1, #1
  401bda:	fa01 f303 	lsl.w	r3, r1, r3
  401bde:	3260      	adds	r2, #96	; 0x60
  401be0:	490c      	ldr	r1, [pc, #48]	; (401c14 <_pwm_init+0x134>)
  401be2:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
	NVIC_EnableIRQ(cfg->irq);
  401be6:	f995 3004 	ldrsb.w	r3, [r5, #4]
  if ((int32_t)(IRQn) >= 0)
  401bea:	2b00      	cmp	r3, #0
  401bec:	db08      	blt.n	401c00 <_pwm_init+0x120>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  401bee:	0959      	lsrs	r1, r3, #5
  401bf0:	f003 031f 	and.w	r3, r3, #31
  401bf4:	2201      	movs	r2, #1
  401bf6:	fa02 f303 	lsl.w	r3, r2, r3
  401bfa:	4a06      	ldr	r2, [pc, #24]	; (401c14 <_pwm_init+0x134>)
  401bfc:	f842 3021 	str.w	r3, [r2, r1, lsl #2]

	return ERR_NONE;
}
  401c00:	2000      	movs	r0, #0
  401c02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401c04:	00405a40 	.word	0x00405a40
  401c08:	00401275 	.word	0x00401275
  401c0c:	00401a51 	.word	0x00401a51
  401c10:	00401a81 	.word	0x00401a81
  401c14:	e000e100 	.word	0xe000e100

00401c18 <_pwm_enable>:

	hri_pwm_write_DIS_reg(device->hw, PWM_DIS_MASK);
}

void _pwm_enable(struct _pwm_device *const device)
{
  401c18:	b538      	push	{r3, r4, r5, lr}
	ASSERT(device);
  401c1a:	4604      	mov	r4, r0
  401c1c:	f240 12b5 	movw	r2, #437	; 0x1b5
  401c20:	490b      	ldr	r1, [pc, #44]	; (401c50 <_pwm_enable+0x38>)
  401c22:	3000      	adds	r0, #0
  401c24:	bf18      	it	ne
  401c26:	2001      	movne	r0, #1
  401c28:	4b0a      	ldr	r3, [pc, #40]	; (401c54 <_pwm_enable+0x3c>)
  401c2a:	4798      	blx	r3
	int8_t                 i;
	const struct _pwm_cfg *cfg;

	cfg = _pwm_get_cfg(device->hw);
  401c2c:	6920      	ldr	r0, [r4, #16]
  401c2e:	4b0a      	ldr	r3, [pc, #40]	; (401c58 <_pwm_enable+0x40>)
  401c30:	4798      	blx	r3

	for (i = 0; i < cfg->ch_num; i++) {
  401c32:	2300      	movs	r3, #0
  401c34:	e008      	b.n	401c48 <_pwm_enable+0x30>
		hri_pwm_write_ENA_reg(device->hw, 0x1u << cfg->ch[i].index);
  401c36:	6921      	ldr	r1, [r4, #16]
  401c38:	6b05      	ldr	r5, [r0, #48]	; 0x30
  401c3a:	011a      	lsls	r2, r3, #4
  401c3c:	5cad      	ldrb	r5, [r5, r2]
  401c3e:	2201      	movs	r2, #1
  401c40:	40aa      	lsls	r2, r5
}

static inline void hri_pwm_write_ENA_reg(const void *const hw, hri_pwm_ena_reg_t data)
{
	PWM_CRITICAL_SECTION_ENTER();
	((Pwm *)hw)->PWM_ENA = data;
  401c42:	604a      	str	r2, [r1, #4]
	for (i = 0; i < cfg->ch_num; i++) {
  401c44:	3301      	adds	r3, #1
  401c46:	b25b      	sxtb	r3, r3
  401c48:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  401c4a:	4293      	cmp	r3, r2
  401c4c:	d3f3      	bcc.n	401c36 <_pwm_enable+0x1e>
	}
}
  401c4e:	bd38      	pop	{r3, r4, r5, pc}
  401c50:	00405a40 	.word	0x00405a40
  401c54:	00401275 	.word	0x00401275
  401c58:	00401a51 	.word	0x00401a51

00401c5c <_pwm_set_param>:
		hri_pwm_write_DIS_reg(device->hw, 0x1u << cfg->ch[i].index);
	}
}

void _pwm_set_param(struct _pwm_device *const device, const pwm_period_t period, const pwm_period_t duty_cycle)
{
  401c5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  401c5e:	460d      	mov	r5, r1
  401c60:	4616      	mov	r6, r2
	uint8_t                i;
	const struct _pwm_cfg *cfg;

	ASSERT(device && (duty_cycle < period));
  401c62:	4604      	mov	r4, r0
  401c64:	f44f 72e9 	mov.w	r2, #466	; 0x1d2
  401c68:	4911      	ldr	r1, [pc, #68]	; (401cb0 <_pwm_set_param+0x54>)
  401c6a:	2800      	cmp	r0, #0
  401c6c:	bf18      	it	ne
  401c6e:	42ae      	cmpne	r6, r5
  401c70:	bf34      	ite	cc
  401c72:	2001      	movcc	r0, #1
  401c74:	2000      	movcs	r0, #0
  401c76:	4b0f      	ldr	r3, [pc, #60]	; (401cb4 <_pwm_set_param+0x58>)
  401c78:	4798      	blx	r3

	cfg = _pwm_get_cfg(device->hw);
  401c7a:	6920      	ldr	r0, [r4, #16]
  401c7c:	4b0e      	ldr	r3, [pc, #56]	; (401cb8 <_pwm_set_param+0x5c>)
  401c7e:	4798      	blx	r3

	for (i = 0; i < cfg->ch_num; i++) {
  401c80:	2300      	movs	r3, #0
  401c82:	e010      	b.n	401ca6 <_pwm_set_param+0x4a>
		hri_pwm_write_CDTYUPD_reg(device->hw, cfg->ch[i].index, duty_cycle);
  401c84:	6922      	ldr	r2, [r4, #16]
  401c86:	6b07      	ldr	r7, [r0, #48]	; 0x30
  401c88:	0119      	lsls	r1, r3, #4
  401c8a:	5c7f      	ldrb	r7, [r7, r1]
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_CDTYUPD = data;
  401c8c:	eb02 1247 	add.w	r2, r2, r7, lsl #5
  401c90:	f8c2 6208 	str.w	r6, [r2, #520]	; 0x208
		hri_pwm_write_CPRDUPD_reg(device->hw, cfg->ch[i].index, period);
  401c94:	6922      	ldr	r2, [r4, #16]
  401c96:	6b07      	ldr	r7, [r0, #48]	; 0x30
  401c98:	5c79      	ldrb	r1, [r7, r1]
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_CPRDUPD = data;
  401c9a:	eb02 1241 	add.w	r2, r2, r1, lsl #5
  401c9e:	f8c2 5210 	str.w	r5, [r2, #528]	; 0x210
	for (i = 0; i < cfg->ch_num; i++) {
  401ca2:	3301      	adds	r3, #1
  401ca4:	b2db      	uxtb	r3, r3
  401ca6:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  401ca8:	4293      	cmp	r3, r2
  401caa:	d3eb      	bcc.n	401c84 <_pwm_set_param+0x28>
	}
}
  401cac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401cae:	bf00      	nop
  401cb0:	00405a40 	.word	0x00405a40
  401cb4:	00401275 	.word	0x00401275
  401cb8:	00401a51 	.word	0x00401a51

00401cbc <_pwm_is_enabled>:

bool _pwm_is_enabled(const struct _pwm_device *const device)
{
  401cbc:	b510      	push	{r4, lr}
	ASSERT(device);
  401cbe:	4604      	mov	r4, r0
  401cc0:	f44f 72ef 	mov.w	r2, #478	; 0x1de
  401cc4:	4907      	ldr	r1, [pc, #28]	; (401ce4 <_pwm_is_enabled+0x28>)
  401cc6:	3000      	adds	r0, #0
  401cc8:	bf18      	it	ne
  401cca:	2001      	movne	r0, #1
  401ccc:	4b06      	ldr	r3, [pc, #24]	; (401ce8 <_pwm_is_enabled+0x2c>)
  401cce:	4798      	blx	r3
	uint8_t status = hri_pwm_get_SR_reg(device->hw, 0x0F);
  401cd0:	6923      	ldr	r3, [r4, #16]
	tmp = ((Pwm *)hw)->PWM_SR;
  401cd2:	68db      	ldr	r3, [r3, #12]
	if (status == 0) {
  401cd4:	f013 0f0f 	tst.w	r3, #15
  401cd8:	d001      	beq.n	401cde <_pwm_is_enabled+0x22>
		return false;
	} else {
		return true;
  401cda:	2001      	movs	r0, #1
	}
}
  401cdc:	bd10      	pop	{r4, pc}
		return false;
  401cde:	2000      	movs	r0, #0
  401ce0:	bd10      	pop	{r4, pc}
  401ce2:	bf00      	nop
  401ce4:	00405a40 	.word	0x00405a40
  401ce8:	00401275 	.word	0x00401275

00401cec <_pwm_set_irq_state>:

	return hri_pwm_read_CDTY_reg(device->hw, cfg->ch[0].index);
}

void _pwm_set_irq_state(struct _pwm_device *const device, const enum _pwm_callback_type type, const bool disable)
{
  401cec:	b538      	push	{r3, r4, r5, lr}
  401cee:	460d      	mov	r5, r1
	uint8_t                i;
	const struct _pwm_cfg *cfg;

	ASSERT(device);
  401cf0:	4604      	mov	r4, r0
  401cf2:	f44f 7200 	mov.w	r2, #512	; 0x200
  401cf6:	4912      	ldr	r1, [pc, #72]	; (401d40 <_pwm_set_irq_state+0x54>)
  401cf8:	3000      	adds	r0, #0
  401cfa:	bf18      	it	ne
  401cfc:	2001      	movne	r0, #1
  401cfe:	4b11      	ldr	r3, [pc, #68]	; (401d44 <_pwm_set_irq_state+0x58>)
  401d00:	4798      	blx	r3

	cfg = _pwm_get_cfg(device->hw);
  401d02:	6920      	ldr	r0, [r4, #16]
  401d04:	4b10      	ldr	r3, [pc, #64]	; (401d48 <_pwm_set_irq_state+0x5c>)
  401d06:	4798      	blx	r3

	if (PWM_DEVICE_PERIOD_CB == type) {
  401d08:	b18d      	cbz	r5, 401d2e <_pwm_set_irq_state+0x42>
		for (i = 0; i < cfg->ch_num; i++) {
			hri_pwm_write_IMR1_reg(device->hw, 0x1u << cfg->ch[i].index);
		}
	} else if (PWM_DEVICE_ERROR_CB == type) {
  401d0a:	2d01      	cmp	r5, #1
  401d0c:	d011      	beq.n	401d32 <_pwm_set_irq_state+0x46>
  401d0e:	bd38      	pop	{r3, r4, r5, pc}
			hri_pwm_write_IMR1_reg(device->hw, 0x1u << cfg->ch[i].index);
  401d10:	6921      	ldr	r1, [r4, #16]
  401d12:	6b05      	ldr	r5, [r0, #48]	; 0x30
  401d14:	0113      	lsls	r3, r2, #4
  401d16:	5ced      	ldrb	r5, [r5, r3]
  401d18:	2301      	movs	r3, #1
  401d1a:	40ab      	lsls	r3, r5
	((Pwm *)hw)->PWM_IER1 = data;
  401d1c:	610b      	str	r3, [r1, #16]
	((Pwm *)hw)->PWM_IDR1 = ~data;
  401d1e:	43db      	mvns	r3, r3
  401d20:	614b      	str	r3, [r1, #20]
		for (i = 0; i < cfg->ch_num; i++) {
  401d22:	3201      	adds	r2, #1
  401d24:	b2d2      	uxtb	r2, r2
  401d26:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  401d28:	429a      	cmp	r2, r3
  401d2a:	d3f1      	bcc.n	401d10 <_pwm_set_irq_state+0x24>
  401d2c:	bd38      	pop	{r3, r4, r5, pc}
  401d2e:	2200      	movs	r2, #0
  401d30:	e7f9      	b.n	401d26 <_pwm_set_irq_state+0x3a>
		ASSERT(false);
  401d32:	f240 2209 	movw	r2, #521	; 0x209
  401d36:	4902      	ldr	r1, [pc, #8]	; (401d40 <_pwm_set_irq_state+0x54>)
  401d38:	2000      	movs	r0, #0
  401d3a:	4b02      	ldr	r3, [pc, #8]	; (401d44 <_pwm_set_irq_state+0x58>)
  401d3c:	4798      	blx	r3
	}
}
  401d3e:	e7e6      	b.n	401d0e <_pwm_set_irq_state+0x22>
  401d40:	00405a40 	.word	0x00405a40
  401d44:	00401275 	.word	0x00401275
  401d48:	00401a51 	.word	0x00401a51

00401d4c <_pwm_get_pwm>:
 * \brief Retrieve pwm helper functions
 */
struct _pwm_hpl_interface *_pwm_get_pwm(void)
{
	return NULL;
}
  401d4c:	2000      	movs	r0, #0
  401d4e:	4770      	bx	lr

00401d50 <_system_time_init>:
 * \brief Initialize system time module
 */
void _system_time_init(void *const hw)
{
	(void)hw;
	SysTick->LOAD = (0xFFFFFF << SysTick_LOAD_RELOAD_Pos);
  401d50:	4b03      	ldr	r3, [pc, #12]	; (401d60 <_system_time_init+0x10>)
  401d52:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
  401d56:	605a      	str	r2, [r3, #4]
	SysTick->CTRL = (1 << SysTick_CTRL_ENABLE_Pos) | (CONF_SYSTICK_TICKINT << SysTick_CTRL_TICKINT_Pos)
  401d58:	2205      	movs	r2, #5
  401d5a:	601a      	str	r2, [r3, #0]
  401d5c:	4770      	bx	lr
  401d5e:	bf00      	nop
  401d60:	e000e010 	.word	0xe000e010

00401d64 <_delay_init>:
}
/**
 * \brief Initialize delay functionality
 */
void _delay_init(void *const hw)
{
  401d64:	b508      	push	{r3, lr}
	_system_time_init(hw);
  401d66:	4b01      	ldr	r3, [pc, #4]	; (401d6c <_delay_init+0x8>)
  401d68:	4798      	blx	r3
  401d6a:	bd08      	pop	{r3, pc}
  401d6c:	00401d51 	.word	0x00401d51

00401d70 <_delay_cycles>:
 * \brief Delay loop to delay n number of cycles
 */
void _delay_cycles(void *const hw, uint32_t cycles)
{
	(void)hw;
	uint8_t  n   = cycles >> 24;
  401d70:	0e08      	lsrs	r0, r1, #24
	uint32_t buf = cycles;

	while (n--) {
  401d72:	e00d      	b.n	401d90 <_delay_cycles+0x20>
		SysTick->LOAD = 0xFFFFFF;
  401d74:	4b0d      	ldr	r3, [pc, #52]	; (401dac <_delay_cycles+0x3c>)
  401d76:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
  401d7a:	6058      	str	r0, [r3, #4]
		SysTick->VAL  = 0xFFFFFF;
  401d7c:	6098      	str	r0, [r3, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk))
  401d7e:	4b0b      	ldr	r3, [pc, #44]	; (401dac <_delay_cycles+0x3c>)
  401d80:	681b      	ldr	r3, [r3, #0]
  401d82:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  401d86:	d0fa      	beq.n	401d7e <_delay_cycles+0xe>
			;
		buf -= 0xFFFFFF;
  401d88:	f101 417f 	add.w	r1, r1, #4278190080	; 0xff000000
  401d8c:	3101      	adds	r1, #1
	while (n--) {
  401d8e:	4610      	mov	r0, r2
  401d90:	1e43      	subs	r3, r0, #1
  401d92:	b2da      	uxtb	r2, r3
  401d94:	2800      	cmp	r0, #0
  401d96:	d1ed      	bne.n	401d74 <_delay_cycles+0x4>
	}

	SysTick->LOAD = buf;
  401d98:	4b04      	ldr	r3, [pc, #16]	; (401dac <_delay_cycles+0x3c>)
  401d9a:	6059      	str	r1, [r3, #4]
	SysTick->VAL  = buf;
  401d9c:	6099      	str	r1, [r3, #8]
	while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk))
  401d9e:	4b03      	ldr	r3, [pc, #12]	; (401dac <_delay_cycles+0x3c>)
  401da0:	681b      	ldr	r3, [r3, #0]
  401da2:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  401da6:	d0fa      	beq.n	401d9e <_delay_cycles+0x2e>
		;
}
  401da8:	4770      	bx	lr
  401daa:	bf00      	nop
  401dac:	e000e010 	.word	0xe000e010

00401db0 <get_cfg>:

static struct tc_configuration *get_cfg(void *hw)
{
	uint8_t i;

	for (i = 0; i < ARRAY_SIZE(_tcs); i++) {
  401db0:	2300      	movs	r3, #0
  401db2:	2b01      	cmp	r3, #1
  401db4:	d815      	bhi.n	401de2 <get_cfg+0x32>
{
  401db6:	b410      	push	{r4}
		if (_tcs[i].hw == hw) {
  401db8:	eb03 01c3 	add.w	r1, r3, r3, lsl #3
  401dbc:	008a      	lsls	r2, r1, #2
  401dbe:	490a      	ldr	r1, [pc, #40]	; (401de8 <get_cfg+0x38>)
  401dc0:	588a      	ldr	r2, [r1, r2]
  401dc2:	4282      	cmp	r2, r0
  401dc4:	d007      	beq.n	401dd6 <get_cfg+0x26>
	for (i = 0; i < ARRAY_SIZE(_tcs); i++) {
  401dc6:	3301      	adds	r3, #1
  401dc8:	b2db      	uxtb	r3, r3
  401dca:	2b01      	cmp	r3, #1
  401dcc:	d9f4      	bls.n	401db8 <get_cfg+0x8>
			return &(_tcs[i]);
		}
	}

	return NULL;
  401dce:	2000      	movs	r0, #0
}
  401dd0:	f85d 4b04 	ldr.w	r4, [sp], #4
  401dd4:	4770      	bx	lr
			return &(_tcs[i]);
  401dd6:	eb03 04c3 	add.w	r4, r3, r3, lsl #3
  401dda:	00a3      	lsls	r3, r4, #2
  401ddc:	4608      	mov	r0, r1
  401dde:	4418      	add	r0, r3
  401de0:	e7f6      	b.n	401dd0 <get_cfg+0x20>
	return NULL;
  401de2:	2000      	movs	r0, #0
  401de4:	4770      	bx	lr
  401de6:	bf00      	nop
  401de8:	20400000 	.word	0x20400000

00401dec <_tc_init_irq_param>:
/**
 * \brief Init irq param with the given tc hardware instance
 */
static void _tc_init_irq_param(const void *const hw, void *dev)
{
	if (hw == TC0) {
  401dec:	4b06      	ldr	r3, [pc, #24]	; (401e08 <_tc_init_irq_param+0x1c>)
  401dee:	4298      	cmp	r0, r3
  401df0:	d003      	beq.n	401dfa <_tc_init_irq_param+0xe>
		_tc0_dev = (struct _timer_device *)dev;
	}
	if (hw == TC3) {
  401df2:	4b06      	ldr	r3, [pc, #24]	; (401e0c <_tc_init_irq_param+0x20>)
  401df4:	4298      	cmp	r0, r3
  401df6:	d003      	beq.n	401e00 <_tc_init_irq_param+0x14>
  401df8:	4770      	bx	lr
		_tc0_dev = (struct _timer_device *)dev;
  401dfa:	4b05      	ldr	r3, [pc, #20]	; (401e10 <_tc_init_irq_param+0x24>)
  401dfc:	6019      	str	r1, [r3, #0]
  401dfe:	e7f8      	b.n	401df2 <_tc_init_irq_param+0x6>
		_tc3_dev = (struct _timer_device *)dev;
  401e00:	4b03      	ldr	r3, [pc, #12]	; (401e10 <_tc_init_irq_param+0x24>)
  401e02:	6059      	str	r1, [r3, #4]
	}
}
  401e04:	e7f8      	b.n	401df8 <_tc_init_irq_param+0xc>
  401e06:	bf00      	nop
  401e08:	4000c000 	.word	0x4000c000
  401e0c:	40054000 	.word	0x40054000
  401e10:	20400398 	.word	0x20400398

00401e14 <tc_interrupt_handler>:
 * \internal TC interrupt handler
 *
 * \param[in] instance TC instance number
 */
static void tc_interrupt_handler(struct _timer_device *device)
{
  401e14:	b508      	push	{r3, lr}
	void *const hw = device->hw;
  401e16:	68c3      	ldr	r3, [r0, #12]
	return (((Tc *)hw)->TcChannel[submodule_index].TC_SR & TC_SR_CPBS) > 0;
}

static inline bool hri_tc_get_SR_CPCS_bit(const void *const hw, uint8_t submodule_index)
{
	return (((Tc *)hw)->TcChannel[submodule_index].TC_SR & TC_SR_CPCS) > 0;
  401e18:	6a1b      	ldr	r3, [r3, #32]

	if (hri_tc_get_SR_CPCS_bit(hw, 0)) {
  401e1a:	f013 0f10 	tst.w	r3, #16
  401e1e:	d100      	bne.n	401e22 <tc_interrupt_handler+0xe>
  401e20:	bd08      	pop	{r3, pc}
		device->timer_cb.period_expired(device);
  401e22:	6803      	ldr	r3, [r0, #0]
  401e24:	4798      	blx	r3
	}
}
  401e26:	e7fb      	b.n	401e20 <tc_interrupt_handler+0xc>

00401e28 <_timer_init>:
{
  401e28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  401e2c:	4606      	mov	r6, r0
  401e2e:	460c      	mov	r4, r1
		struct tc_configuration *cfg     = get_cfg(hw);
  401e30:	4608      	mov	r0, r1
  401e32:	4b2f      	ldr	r3, [pc, #188]	; (401ef0 <_timer_init+0xc8>)
  401e34:	4798      	blx	r3
  401e36:	4605      	mov	r5, r0
		uint32_t ra = cfg->ra;
  401e38:	f8d0 a014 	ldr.w	sl, [r0, #20]
		uint32_t rb = cfg->rb;
  401e3c:	f8d0 9018 	ldr.w	r9, [r0, #24]
		uint32_t rc = cfg->rc;
  401e40:	69c7      	ldr	r7, [r0, #28]
		uint32_t ext_mode = cfg->ext_mode;
  401e42:	f8d0 800c 	ldr.w	r8, [r0, #12]
		device->hw = hw;
  401e46:	60f4      	str	r4, [r6, #12]
		ASSERT(ARRAY_SIZE(_tcs));
  401e48:	22c3      	movs	r2, #195	; 0xc3
  401e4a:	492a      	ldr	r1, [pc, #168]	; (401ef4 <_timer_init+0xcc>)
  401e4c:	2001      	movs	r0, #1
  401e4e:	4b2a      	ldr	r3, [pc, #168]	; (401ef8 <_timer_init+0xd0>)
  401e50:	4798      	blx	r3
}

static inline void hri_tc_write_CMR_reg(const void *const hw, uint8_t submodule_index, hri_tc_cmr_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->TcChannel[submodule_index].TC_CMR = data;
  401e52:	f248 0307 	movw	r3, #32775	; 0x8007
  401e56:	6063      	str	r3, [r4, #4]
}

static inline void hri_tc_write_RA_reg(const void *const hw, uint8_t submodule_index, hri_tc_ra_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->TcChannel[submodule_index].TC_RA = data;
  401e58:	f8c4 a014 	str.w	sl, [r4, #20]
}

static inline void hri_tc_write_RB_reg(const void *const hw, uint8_t submodule_index, hri_tc_rb_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->TcChannel[submodule_index].TC_RB = data;
  401e5c:	f8c4 9018 	str.w	r9, [r4, #24]
}

static inline void hri_tc_write_EMR_reg(const void *const hw, uint8_t submodule_index, hri_tc_emr_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->TcChannel[submodule_index].TC_EMR = data;
  401e60:	f8c4 8030 	str.w	r8, [r4, #48]	; 0x30
	((Tc *)hw)->TcChannel[submodule_index].TC_RC = data;
  401e64:	61e7      	str	r7, [r4, #28]
	((Tc *)hw)->TcChannel[submodule_index].TC_IER = mask;
  401e66:	2300      	movs	r3, #0
  401e68:	6263      	str	r3, [r4, #36]	; 0x24
	((Tc *)hw)->TcChannel[submodule_index].TC_CMR = data;
  401e6a:	f248 020f 	movw	r2, #32783	; 0x800f
  401e6e:	6462      	str	r2, [r4, #68]	; 0x44
	((Tc *)hw)->TcChannel[submodule_index].TC_RA = data;
  401e70:	f8c4 a054 	str.w	sl, [r4, #84]	; 0x54
	((Tc *)hw)->TcChannel[submodule_index].TC_RB = data;
  401e74:	f8c4 9058 	str.w	r9, [r4, #88]	; 0x58
	((Tc *)hw)->TcChannel[submodule_index].TC_EMR = data;
  401e78:	f8c4 8070 	str.w	r8, [r4, #112]	; 0x70
	((Tc *)hw)->TcChannel[submodule_index].TC_RC = data;
  401e7c:	65e7      	str	r7, [r4, #92]	; 0x5c
	((Tc *)hw)->TcChannel[submodule_index].TC_IER = mask;
  401e7e:	6663      	str	r3, [r4, #100]	; 0x64
		hri_tc_write_FMR_reg(hw, cfg->fmr);
  401e80:	692b      	ldr	r3, [r5, #16]
}

static inline void hri_tc_write_FMR_reg(const void *const hw, hri_tc_fmr_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->TC_FMR = data;
  401e82:	f8c4 30d8 	str.w	r3, [r4, #216]	; 0xd8
		_tc_init_irq_param(hw, device);
  401e86:	4631      	mov	r1, r6
  401e88:	4620      	mov	r0, r4
  401e8a:	4b1c      	ldr	r3, [pc, #112]	; (401efc <_timer_init+0xd4>)
  401e8c:	4798      	blx	r3
		NVIC_DisableIRQ(cfg->irq);
  401e8e:	f995 3004 	ldrsb.w	r3, [r5, #4]
  if ((int32_t)(IRQn) >= 0)
  401e92:	2b00      	cmp	r3, #0
  401e94:	db0d      	blt.n	401eb2 <_timer_init+0x8a>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  401e96:	095a      	lsrs	r2, r3, #5
  401e98:	f003 031f 	and.w	r3, r3, #31
  401e9c:	2101      	movs	r1, #1
  401e9e:	fa01 f303 	lsl.w	r3, r1, r3
  401ea2:	3220      	adds	r2, #32
  401ea4:	4916      	ldr	r1, [pc, #88]	; (401f00 <_timer_init+0xd8>)
  401ea6:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
  401eaa:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  401eae:	f3bf 8f6f 	isb	sy
		NVIC_ClearPendingIRQ(cfg->irq);
  401eb2:	f995 3004 	ldrsb.w	r3, [r5, #4]
  if ((int32_t)(IRQn) >= 0)
  401eb6:	2b00      	cmp	r3, #0
  401eb8:	db09      	blt.n	401ece <_timer_init+0xa6>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  401eba:	095a      	lsrs	r2, r3, #5
  401ebc:	f003 031f 	and.w	r3, r3, #31
  401ec0:	2101      	movs	r1, #1
  401ec2:	fa01 f303 	lsl.w	r3, r1, r3
  401ec6:	3260      	adds	r2, #96	; 0x60
  401ec8:	490d      	ldr	r1, [pc, #52]	; (401f00 <_timer_init+0xd8>)
  401eca:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
		NVIC_EnableIRQ(cfg->irq);
  401ece:	f995 3004 	ldrsb.w	r3, [r5, #4]
  if ((int32_t)(IRQn) >= 0)
  401ed2:	2b00      	cmp	r3, #0
  401ed4:	db08      	blt.n	401ee8 <_timer_init+0xc0>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  401ed6:	0959      	lsrs	r1, r3, #5
  401ed8:	f003 031f 	and.w	r3, r3, #31
  401edc:	2201      	movs	r2, #1
  401ede:	fa02 f303 	lsl.w	r3, r2, r3
  401ee2:	4a07      	ldr	r2, [pc, #28]	; (401f00 <_timer_init+0xd8>)
  401ee4:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
}
  401ee8:	2000      	movs	r0, #0
  401eea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401eee:	bf00      	nop
  401ef0:	00401db1 	.word	0x00401db1
  401ef4:	00405a58 	.word	0x00405a58
  401ef8:	00401275 	.word	0x00401275
  401efc:	00401ded 	.word	0x00401ded
  401f00:	e000e100 	.word	0xe000e100

00401f04 <_timer_start>:
	hri_tc_write_CCR_reg(device->hw, 0, TC_CCR_CLKEN | TC_CCR_SWTRG);
  401f04:	68c2      	ldr	r2, [r0, #12]
	((Tc *)hw)->TcChannel[submodule_index].TC_CCR = data;
  401f06:	2305      	movs	r3, #5
  401f08:	6013      	str	r3, [r2, #0]
	hri_tc_write_CCR_reg(device->hw, 1, TC_CCR_CLKEN | TC_CCR_SWTRG);
  401f0a:	68c2      	ldr	r2, [r0, #12]
  401f0c:	6413      	str	r3, [r2, #64]	; 0x40
  401f0e:	4770      	bx	lr

00401f10 <_timer_is_started>:
	return hri_tc_get_SR_CLKSTA_bit(device->hw, 0) | hri_tc_get_SR_CLKSTA_bit(device->hw, 1);
  401f10:	68c2      	ldr	r2, [r0, #12]
	return (((Tc *)hw)->TcChannel[submodule_index].TC_SR & TC_SR_CLKSTA) > 0;
  401f12:	6a13      	ldr	r3, [r2, #32]
  401f14:	f3c3 4300 	ubfx	r3, r3, #16, #1
  401f18:	6e10      	ldr	r0, [r2, #96]	; 0x60
  401f1a:	f3c0 4000 	ubfx	r0, r0, #16, #1
}
  401f1e:	4318      	orrs	r0, r3
  401f20:	4770      	bx	lr

00401f22 <_tc_get_timer>:
 * \brief Retrieve timer helper functions
 */
struct _timer_hpl_interface *_tc_get_timer(void)
{
	return NULL;
}
  401f22:	2000      	movs	r0, #0
  401f24:	4770      	bx	lr
	...

00401f28 <TC0_Handler>:

/**
 * \brief TC interrupt handler
 */
void TC0_Handler(void)
{
  401f28:	b508      	push	{r3, lr}
	tc_interrupt_handler(_tc0_dev);
  401f2a:	4b02      	ldr	r3, [pc, #8]	; (401f34 <TC0_Handler+0xc>)
  401f2c:	6818      	ldr	r0, [r3, #0]
  401f2e:	4b02      	ldr	r3, [pc, #8]	; (401f38 <TC0_Handler+0x10>)
  401f30:	4798      	blx	r3
  401f32:	bd08      	pop	{r3, pc}
  401f34:	20400398 	.word	0x20400398
  401f38:	00401e15 	.word	0x00401e15

00401f3c <TC9_Handler>:

/**
 * \brief TC interrupt handler
 */
void TC9_Handler(void)
{
  401f3c:	b508      	push	{r3, lr}
	tc_interrupt_handler(_tc3_dev);
  401f3e:	4b02      	ldr	r3, [pc, #8]	; (401f48 <TC9_Handler+0xc>)
  401f40:	6858      	ldr	r0, [r3, #4]
  401f42:	4b02      	ldr	r3, [pc, #8]	; (401f4c <TC9_Handler+0x10>)
  401f44:	4798      	blx	r3
  401f46:	bd08      	pop	{r3, pc}
  401f48:	20400398 	.word	0x20400398
  401f4c:	00401e15 	.word	0x00401e15

00401f50 <_usart_get_hardware_index>:

/**
 * \brief Retrieve ordinal number of the given usart hardware instance
 */
static uint8_t _usart_get_hardware_index(const void *const hw)
{
  401f50:	b510      	push	{r4, lr}
	ASSERT(hw);
  401f52:	4604      	mov	r4, r0
  401f54:	f240 222b 	movw	r2, #555	; 0x22b
  401f58:	4905      	ldr	r1, [pc, #20]	; (401f70 <_usart_get_hardware_index+0x20>)
  401f5a:	3000      	adds	r0, #0
  401f5c:	bf18      	it	ne
  401f5e:	2001      	movne	r0, #1
  401f60:	4b04      	ldr	r3, [pc, #16]	; (401f74 <_usart_get_hardware_index+0x24>)
  401f62:	4798      	blx	r3

#ifdef _UNIT_TEST_
	return ((uint32_t)hw - (uint32_t)USART0) / sizeof(Usart);
#endif

	return ((uint32_t)hw - (uint32_t)USART0) >> 14;
  401f64:	4804      	ldr	r0, [pc, #16]	; (401f78 <_usart_get_hardware_index+0x28>)
  401f66:	4420      	add	r0, r4
}
  401f68:	f3c0 3087 	ubfx	r0, r0, #14, #8
  401f6c:	bd10      	pop	{r4, pc}
  401f6e:	bf00      	nop
  401f70:	00405a78 	.word	0x00405a78
  401f74:	00401275 	.word	0x00401275
  401f78:	bffdc000 	.word	0xbffdc000

00401f7c <_get_usart_index>:
 * \param[in] hw The pointer to hardware instance

 * \return The ordinal number of the given usart hardware instance
 */
static uint8_t _get_usart_index(const void *const hw)
{
  401f7c:	b510      	push	{r4, lr}
	ASSERT(hw);
  401f7e:	4604      	mov	r4, r0
  401f80:	f240 2287 	movw	r2, #647	; 0x287
  401f84:	490e      	ldr	r1, [pc, #56]	; (401fc0 <_get_usart_index+0x44>)
  401f86:	3000      	adds	r0, #0
  401f88:	bf18      	it	ne
  401f8a:	2001      	movne	r0, #1
  401f8c:	4b0d      	ldr	r3, [pc, #52]	; (401fc4 <_get_usart_index+0x48>)
  401f8e:	4798      	blx	r3
	uint8_t usart_offset = _usart_get_hardware_index(hw);
  401f90:	4620      	mov	r0, r4
  401f92:	4b0d      	ldr	r3, [pc, #52]	; (401fc8 <_get_usart_index+0x4c>)
  401f94:	4798      	blx	r3
	uint8_t i;

	for (i = 0; i < ARRAY_SIZE(_usarts); i++) {
  401f96:	2300      	movs	r3, #0
  401f98:	b143      	cbz	r3, 401fac <_get_usart_index+0x30>
		if (_usarts[i].number == usart_offset) {
			return i;
		}
	}

	ASSERT(false);
  401f9a:	f240 2291 	movw	r2, #657	; 0x291
  401f9e:	4908      	ldr	r1, [pc, #32]	; (401fc0 <_get_usart_index+0x44>)
  401fa0:	2000      	movs	r0, #0
  401fa2:	4b08      	ldr	r3, [pc, #32]	; (401fc4 <_get_usart_index+0x48>)
  401fa4:	4798      	blx	r3
	return 0;
  401fa6:	2300      	movs	r3, #0
}
  401fa8:	4618      	mov	r0, r3
  401faa:	bd10      	pop	{r4, pc}
		if (_usarts[i].number == usart_offset) {
  401fac:	eb03 0143 	add.w	r1, r3, r3, lsl #1
  401fb0:	008a      	lsls	r2, r1, #2
  401fb2:	4906      	ldr	r1, [pc, #24]	; (401fcc <_get_usart_index+0x50>)
  401fb4:	5c8a      	ldrb	r2, [r1, r2]
  401fb6:	4290      	cmp	r0, r2
  401fb8:	d0f6      	beq.n	401fa8 <_get_usart_index+0x2c>
	for (i = 0; i < ARRAY_SIZE(_usarts); i++) {
  401fba:	3301      	adds	r3, #1
  401fbc:	b2db      	uxtb	r3, r3
  401fbe:	e7eb      	b.n	401f98 <_get_usart_index+0x1c>
  401fc0:	00405a78 	.word	0x00405a78
  401fc4:	00401275 	.word	0x00401275
  401fc8:	00401f51 	.word	0x00401f51
  401fcc:	00405a6c 	.word	0x00405a6c

00401fd0 <_usart_init>:
 * \param[in] hw The pointer to hardware instance
 *
 * \return The status of initialization
 */
static int32_t _usart_init(void *const hw)
{
  401fd0:	b510      	push	{r4, lr}
	ASSERT(hw);
  401fd2:	4604      	mov	r4, r0
  401fd4:	f240 229e 	movw	r2, #670	; 0x29e
  401fd8:	4911      	ldr	r1, [pc, #68]	; (402020 <_usart_init+0x50>)
  401fda:	3000      	adds	r0, #0
  401fdc:	bf18      	it	ne
  401fde:	2001      	movne	r0, #1
  401fe0:	4b10      	ldr	r3, [pc, #64]	; (402024 <_usart_init+0x54>)
  401fe2:	4798      	blx	r3
	uint8_t i = _get_usart_index(hw);
  401fe4:	4620      	mov	r0, r4
  401fe6:	4b10      	ldr	r3, [pc, #64]	; (402028 <_usart_init+0x58>)
  401fe8:	4798      	blx	r3
}

static inline void hri_usart_write_US_WPMR_reg(const void *const hw, hri_usart_us_wpmr_reg_t data)
{
	USART_CRITICAL_SECTION_ENTER();
	((Usart *)hw)->US_WPMR = data;
  401fea:	4b10      	ldr	r3, [pc, #64]	; (40202c <_usart_init+0x5c>)
  401fec:	f8c4 30e4 	str.w	r3, [r4, #228]	; 0xe4
	((Usart *)hw)->US_MR = data;
  401ff0:	2300      	movs	r3, #0
  401ff2:	6063      	str	r3, [r4, #4]
	((Usart *)hw)->US_RTOR = data;
  401ff4:	6263      	str	r3, [r4, #36]	; 0x24
	((Usart *)hw)->US_TTGR = data;
  401ff6:	62a3      	str	r3, [r4, #40]	; 0x28
}

static inline void hri_usart_write_US_CR_reg(const void *const hw, hri_usart_us_cr_reg_t data)
{
	USART_CRITICAL_SECTION_ENTER();
	((Usart *)hw)->US_CR = data;
  401ff8:	22ac      	movs	r2, #172	; 0xac
  401ffa:	6022      	str	r2, [r4, #0]
  401ffc:	f44f 7280 	mov.w	r2, #256	; 0x100
  402000:	6022      	str	r2, [r4, #0]
  402002:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  402006:	6022      	str	r2, [r4, #0]
	/* Reset status bits. */
	hri_usart_write_US_CR_reg(hw, US_CR_RSTSTA);
	/* Turn off RTS and DTR if exist. */
	hri_usart_write_US_CR_reg(hw, US_CR_USART_RTSDIS);

	hri_usart_write_US_MR_reg(hw, _usarts[i].us_mr);
  402008:	eb00 0040 	add.w	r0, r0, r0, lsl #1
  40200c:	0081      	lsls	r1, r0, #2
  40200e:	4a08      	ldr	r2, [pc, #32]	; (402030 <_usart_init+0x60>)
  402010:	440a      	add	r2, r1
  402012:	6852      	ldr	r2, [r2, #4]
	((Usart *)hw)->US_MR = data;
  402014:	6062      	str	r2, [r4, #4]
	((Usart *)hw)->US_BRGR = data;
  402016:	4a07      	ldr	r2, [pc, #28]	; (402034 <_usart_init+0x64>)
  402018:	6222      	str	r2, [r4, #32]
	hri_usart_write_US_BRGR_reg(hw, _usarts[i].us_brgr);

	return ERR_NONE;
}
  40201a:	4618      	mov	r0, r3
  40201c:	bd10      	pop	{r4, pc}
  40201e:	bf00      	nop
  402020:	00405a78 	.word	0x00405a78
  402024:	00401275 	.word	0x00401275
  402028:	00401f7d 	.word	0x00401f7d
  40202c:	55534100 	.word	0x55534100
  402030:	00405a6c 	.word	0x00405a6c
  402034:	000100f4 	.word	0x000100f4

00402038 <_usart_sync_init>:
{
  402038:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40203a:	460c      	mov	r4, r1
	ASSERT(device);
  40203c:	4e09      	ldr	r6, [pc, #36]	; (402064 <_usart_sync_init+0x2c>)
  40203e:	4607      	mov	r7, r0
  402040:	22bd      	movs	r2, #189	; 0xbd
  402042:	4631      	mov	r1, r6
  402044:	3000      	adds	r0, #0
  402046:	bf18      	it	ne
  402048:	2001      	movne	r0, #1
  40204a:	4d07      	ldr	r5, [pc, #28]	; (402068 <_usart_sync_init+0x30>)
  40204c:	47a8      	blx	r5
	ASSERT(hw);
  40204e:	22be      	movs	r2, #190	; 0xbe
  402050:	4631      	mov	r1, r6
  402052:	1c20      	adds	r0, r4, #0
  402054:	bf18      	it	ne
  402056:	2001      	movne	r0, #1
  402058:	47a8      	blx	r5
	device->hw = hw;
  40205a:	603c      	str	r4, [r7, #0]
	return _usart_init(hw);
  40205c:	4620      	mov	r0, r4
  40205e:	4b03      	ldr	r3, [pc, #12]	; (40206c <_usart_sync_init+0x34>)
  402060:	4798      	blx	r3
}
  402062:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402064:	00405a78 	.word	0x00405a78
  402068:	00401275 	.word	0x00401275
  40206c:	00401fd1 	.word	0x00401fd1

00402070 <_usart_sync_enable>:
{
  402070:	b570      	push	{r4, r5, r6, lr}
	ASSERT(device);
  402072:	4e0a      	ldr	r6, [pc, #40]	; (40209c <_usart_sync_enable+0x2c>)
  402074:	4604      	mov	r4, r0
  402076:	f240 1205 	movw	r2, #261	; 0x105
  40207a:	4631      	mov	r1, r6
  40207c:	3000      	adds	r0, #0
  40207e:	bf18      	it	ne
  402080:	2001      	movne	r0, #1
  402082:	4d07      	ldr	r5, [pc, #28]	; (4020a0 <_usart_sync_enable+0x30>)
  402084:	47a8      	blx	r5
	_usart_enable(device->hw);
  402086:	6824      	ldr	r4, [r4, #0]
 *
 * \param[in] hw The pointer to hardware instance
 */
static inline void _usart_enable(void *const hw)
{
	ASSERT(hw);
  402088:	f240 22c7 	movw	r2, #711	; 0x2c7
  40208c:	4631      	mov	r1, r6
  40208e:	1c20      	adds	r0, r4, #0
  402090:	bf18      	it	ne
  402092:	2001      	movne	r0, #1
  402094:	47a8      	blx	r5
	((Usart *)hw)->US_CR = data;
  402096:	2350      	movs	r3, #80	; 0x50
  402098:	6023      	str	r3, [r4, #0]
  40209a:	bd70      	pop	{r4, r5, r6, pc}
  40209c:	00405a78 	.word	0x00405a78
  4020a0:	00401275 	.word	0x00401275

004020a4 <_usart_sync_write_byte>:
{
  4020a4:	b538      	push	{r3, r4, r5, lr}
  4020a6:	460c      	mov	r4, r1
	ASSERT(device);
  4020a8:	4605      	mov	r5, r0
  4020aa:	f44f 72d4 	mov.w	r2, #424	; 0x1a8
  4020ae:	4904      	ldr	r1, [pc, #16]	; (4020c0 <_usart_sync_write_byte+0x1c>)
  4020b0:	3000      	adds	r0, #0
  4020b2:	bf18      	it	ne
  4020b4:	2001      	movne	r0, #1
  4020b6:	4b03      	ldr	r3, [pc, #12]	; (4020c4 <_usart_sync_write_byte+0x20>)
  4020b8:	4798      	blx	r3
	hri_usart_write_US_THR_reg(device->hw, (hri_usart_us_thr_reg_t)data);
  4020ba:	682b      	ldr	r3, [r5, #0]
}

static inline void hri_usart_write_US_THR_reg(const void *const hw, hri_usart_us_thr_reg_t data)
{
	USART_CRITICAL_SECTION_ENTER();
	((Usart *)hw)->US_THR = data;
  4020bc:	61dc      	str	r4, [r3, #28]
  4020be:	bd38      	pop	{r3, r4, r5, pc}
  4020c0:	00405a78 	.word	0x00405a78
  4020c4:	00401275 	.word	0x00401275

004020c8 <_usart_sync_read_byte>:
{
  4020c8:	b510      	push	{r4, lr}
	ASSERT(device);
  4020ca:	4604      	mov	r4, r0
  4020cc:	f44f 72dd 	mov.w	r2, #442	; 0x1ba
  4020d0:	4904      	ldr	r1, [pc, #16]	; (4020e4 <_usart_sync_read_byte+0x1c>)
  4020d2:	3000      	adds	r0, #0
  4020d4:	bf18      	it	ne
  4020d6:	2001      	movne	r0, #1
  4020d8:	4b03      	ldr	r3, [pc, #12]	; (4020e8 <_usart_sync_read_byte+0x20>)
  4020da:	4798      	blx	r3
	return (uint8_t)(hri_usart_read_US_RHR_reg(device->hw) & 0xff);
  4020dc:	6823      	ldr	r3, [r4, #0]
	return ((Usart *)hw)->US_RHR;
  4020de:	6998      	ldr	r0, [r3, #24]
}
  4020e0:	b2c0      	uxtb	r0, r0
  4020e2:	bd10      	pop	{r4, pc}
  4020e4:	00405a78 	.word	0x00405a78
  4020e8:	00401275 	.word	0x00401275

004020ec <_usart_sync_is_ready_to_send>:
{
  4020ec:	b510      	push	{r4, lr}
	ASSERT(device);
  4020ee:	4604      	mov	r4, r0
  4020f0:	f240 12c3 	movw	r2, #451	; 0x1c3
  4020f4:	4905      	ldr	r1, [pc, #20]	; (40210c <_usart_sync_is_ready_to_send+0x20>)
  4020f6:	3000      	adds	r0, #0
  4020f8:	bf18      	it	ne
  4020fa:	2001      	movne	r0, #1
  4020fc:	4b04      	ldr	r3, [pc, #16]	; (402110 <_usart_sync_is_ready_to_send+0x24>)
  4020fe:	4798      	blx	r3
	return hri_usart_get_US_CSR_TXRDY_bit(device->hw);
  402100:	6823      	ldr	r3, [r4, #0]
	return (((Usart *)hw)->US_CSR & US_CSR_TXRDY) > 0;
  402102:	6958      	ldr	r0, [r3, #20]
}
  402104:	f3c0 0040 	ubfx	r0, r0, #1, #1
  402108:	bd10      	pop	{r4, pc}
  40210a:	bf00      	nop
  40210c:	00405a78 	.word	0x00405a78
  402110:	00401275 	.word	0x00401275

00402114 <_usart_sync_is_transmit_done>:
{
  402114:	b510      	push	{r4, lr}
	ASSERT(device);
  402116:	4604      	mov	r4, r0
  402118:	f44f 72e6 	mov.w	r2, #460	; 0x1cc
  40211c:	4905      	ldr	r1, [pc, #20]	; (402134 <_usart_sync_is_transmit_done+0x20>)
  40211e:	3000      	adds	r0, #0
  402120:	bf18      	it	ne
  402122:	2001      	movne	r0, #1
  402124:	4b04      	ldr	r3, [pc, #16]	; (402138 <_usart_sync_is_transmit_done+0x24>)
  402126:	4798      	blx	r3
	return hri_usart_get_US_CSR_TXEMPTY_bit(device->hw);
  402128:	6823      	ldr	r3, [r4, #0]
	return (((Usart *)hw)->US_CSR & US_CSR_TXEMPTY) > 0;
  40212a:	6958      	ldr	r0, [r3, #20]
}
  40212c:	f3c0 2040 	ubfx	r0, r0, #9, #1
  402130:	bd10      	pop	{r4, pc}
  402132:	bf00      	nop
  402134:	00405a78 	.word	0x00405a78
  402138:	00401275 	.word	0x00401275

0040213c <_usart_sync_is_byte_received>:
{
  40213c:	b510      	push	{r4, lr}
	ASSERT(device);
  40213e:	4604      	mov	r4, r0
  402140:	f44f 72ef 	mov.w	r2, #478	; 0x1de
  402144:	4905      	ldr	r1, [pc, #20]	; (40215c <_usart_sync_is_byte_received+0x20>)
  402146:	3000      	adds	r0, #0
  402148:	bf18      	it	ne
  40214a:	2001      	movne	r0, #1
  40214c:	4b04      	ldr	r3, [pc, #16]	; (402160 <_usart_sync_is_byte_received+0x24>)
  40214e:	4798      	blx	r3
	return hri_usart_get_US_CSR_RXRDY_bit(device->hw);
  402150:	6823      	ldr	r3, [r4, #0]
	return (((Usart *)hw)->US_CSR & US_CSR_RXRDY) > 0;
  402152:	6958      	ldr	r0, [r3, #20]
  402154:	f000 0001 	and.w	r0, r0, #1
}
  402158:	bd10      	pop	{r4, pc}
  40215a:	bf00      	nop
  40215c:	00405a78 	.word	0x00405a78
  402160:	00401275 	.word	0x00401275

00402164 <_usart_get_usart_sync>:
}
  402164:	2000      	movs	r0, #0
  402166:	4770      	bx	lr

00402168 <_dma_init>:

/* DMAC channel configurations */
const static struct dmac_channel_cfg _cfgs[] = {REPEAT_MACRO(DMAC_CHANNEL_CFG, i, DMAC_CH_NUM)};

int32_t _dma_init(void)
{
  402168:	b430      	push	{r4, r5}
	uint8_t i;

	/* Clear the pending Interrupt Status bit */
	for (i = 0; i < DMAC_CH_NUM; i++) {
  40216a:	2300      	movs	r3, #0
  40216c:	e004      	b.n	402178 <_dma_init+0x10>
	return tmp;
}

static inline hri_xdmac_cis_reg_t hri_xdmac_read_CIS_reg(const void *const hw, uint8_t submodule_index)
{
	return ((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CIS;
  40216e:	0199      	lsls	r1, r3, #6
  402170:	4a16      	ldr	r2, [pc, #88]	; (4021cc <_dma_init+0x64>)
  402172:	5852      	ldr	r2, [r2, r1]
  402174:	3301      	adds	r3, #1
  402176:	b2db      	uxtb	r3, r3
  402178:	2b17      	cmp	r3, #23
  40217a:	d9f8      	bls.n	40216e <_dma_init+0x6>
  40217c:	2300      	movs	r3, #0
  40217e:	e014      	b.n	4021aa <_dma_init+0x42>
}

static inline void hri_xdmac_write_CNDC_reg(const void *const hw, uint8_t submodule_index, hri_xdmac_cndc_reg_t data)
{
	XDMAC_CRITICAL_SECTION_ENTER();
	((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CNDC = data;
  402180:	4c13      	ldr	r4, [pc, #76]	; (4021d0 <_dma_init+0x68>)
  402182:	eb04 1283 	add.w	r2, r4, r3, lsl #6
  402186:	2100      	movs	r1, #0
  402188:	66d1      	str	r1, [r2, #108]	; 0x6c
}

static inline void hri_xdmac_write_CBC_reg(const void *const hw, uint8_t submodule_index, hri_xdmac_cbc_reg_t data)
{
	XDMAC_CRITICAL_SECTION_ENTER();
	((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CBC = data;
  40218a:	6751      	str	r1, [r2, #116]	; 0x74
}

static inline void hri_xdmac_write_CSUS_reg(const void *const hw, uint8_t submodule_index, hri_xdmac_csus_reg_t data)
{
	XDMAC_CRITICAL_SECTION_ENTER();
	((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CSUS = data;
  40218c:	1c98      	adds	r0, r3, #2
  40218e:	0180      	lsls	r0, r0, #6
  402190:	1825      	adds	r5, r4, r0
  402192:	5021      	str	r1, [r4, r0]
}

static inline void hri_xdmac_write_CDUS_reg(const void *const hw, uint8_t submodule_index, hri_xdmac_cdus_reg_t data)
{
	XDMAC_CRITICAL_SECTION_ENTER();
	((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CDUS = data;
  402194:	6069      	str	r1, [r5, #4]
	for (i = 0; i < DMAC_CH_NUM; i++) {
		hri_xdmac_write_CNDC_reg(XDMAC, i, 0x0);
		hri_xdmac_write_CBC_reg(XDMAC, i, 0x0);
		hri_xdmac_write_CSUS_reg(XDMAC, i, 0x0);
		hri_xdmac_write_CDUS_reg(XDMAC, i, 0x0);
		hri_xdmac_write_CC_reg(XDMAC, i, _cfgs[i].config_reg);
  402196:	490f      	ldr	r1, [pc, #60]	; (4021d4 <_dma_init+0x6c>)
  402198:	f851 0033 	ldr.w	r0, [r1, r3, lsl #3]
	((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CC = data;
  40219c:	6790      	str	r0, [r2, #120]	; 0x78
		hri_xdmac_write_CDS_MSP_reg(XDMAC, i, _cfgs[i].cds_msp);
  40219e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  4021a2:	6849      	ldr	r1, [r1, #4]
	((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CDS_MSP = data;
  4021a4:	67d1      	str	r1, [r2, #124]	; 0x7c
	for (i = 0; i < DMAC_CH_NUM; i++) {
  4021a6:	3301      	adds	r3, #1
  4021a8:	b2db      	uxtb	r3, r3
  4021aa:	2b17      	cmp	r3, #23
  4021ac:	d9e8      	bls.n	402180 <_dma_init+0x18>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4021ae:	4b0a      	ldr	r3, [pc, #40]	; (4021d8 <_dma_init+0x70>)
  4021b0:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  4021b4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
  4021b8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  4021bc:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4021c0:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4021c4:	605a      	str	r2, [r3, #4]
	NVIC_DisableIRQ(XDMAC_IRQn);
	NVIC_ClearPendingIRQ(XDMAC_IRQn);
	NVIC_EnableIRQ(XDMAC_IRQn);

	return ERR_NONE;
}
  4021c6:	2000      	movs	r0, #0
  4021c8:	bc30      	pop	{r4, r5}
  4021ca:	4770      	bx	lr
  4021cc:	4007805c 	.word	0x4007805c
  4021d0:	40078000 	.word	0x40078000
  4021d4:	00405a94 	.word	0x00405a94
  4021d8:	e000e100 	.word	0xe000e100

004021dc <_dma_set_destination_address>:
	((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CDA = data;
  4021dc:	0180      	lsls	r0, r0, #6
  4021de:	4b02      	ldr	r3, [pc, #8]	; (4021e8 <_dma_set_destination_address+0xc>)
  4021e0:	5019      	str	r1, [r3, r0]
int32_t _dma_set_destination_address(const uint8_t channel, const void *const dst)
{
	hri_xdmac_write_CDA_reg(XDMAC, channel, (uint32_t)dst);

	return ERR_NONE;
}
  4021e2:	2000      	movs	r0, #0
  4021e4:	4770      	bx	lr
  4021e6:	bf00      	nop
  4021e8:	40078064 	.word	0x40078064

004021ec <_dma_set_source_address>:
	((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CSA = data;
  4021ec:	0180      	lsls	r0, r0, #6
  4021ee:	4b02      	ldr	r3, [pc, #8]	; (4021f8 <_dma_set_source_address+0xc>)
  4021f0:	5019      	str	r1, [r3, r0]
int32_t _dma_set_source_address(const uint8_t channel, const void *const src)
{
	hri_xdmac_write_CSA_reg(XDMAC, channel, (uint32_t)src);

	return ERR_NONE;
}
  4021f2:	2000      	movs	r0, #0
  4021f4:	4770      	bx	lr
  4021f6:	bf00      	nop
  4021f8:	40078060 	.word	0x40078060

004021fc <_dma_set_data_amount>:
	tmp = ((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CC;
  4021fc:	0180      	lsls	r0, r0, #6
  4021fe:	4a04      	ldr	r2, [pc, #16]	; (402210 <_dma_set_data_amount+0x14>)
  402200:	4402      	add	r2, r0
  402202:	6f93      	ldr	r3, [r2, #120]	; 0x78
	tmp = (tmp & XDMAC_CC_DWIDTH(mask)) >> XDMAC_CC_DWIDTH_Pos;
  402204:	f3c3 23c1 	ubfx	r3, r3, #11, #2
int32_t _dma_set_data_amount(const uint8_t channel, const uint32_t amount)
{
	uint8_t width;

	width = hri_xdmac_get_CC_DWIDTH_bf(XDMAC, channel, 0x3);
	hri_xdmac_write_CUBC_reg(XDMAC, channel, amount >> width);
  402208:	40d9      	lsrs	r1, r3
	((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CUBC = data;
  40220a:	6711      	str	r1, [r2, #112]	; 0x70

	return ERR_NONE;
}
  40220c:	2000      	movs	r0, #0
  40220e:	4770      	bx	lr
  402210:	40078000 	.word	0x40078000

00402214 <_dma_enable_transaction>:

int32_t _dma_enable_transaction(const uint8_t channel, const bool software_trigger)
{
	hri_xdmac_set_GS_reg(XDMAC, 1 << channel);
  402214:	2301      	movs	r3, #1
  402216:	fa03 f000 	lsl.w	r0, r3, r0
	((Xdmac *)hw)->XDMAC_GD = XDMAC_GS_ST23;
}

static inline void hri_xdmac_set_GS_reg(const void *const hw, hri_xdmac_gs_reg_t mask)
{
	((Xdmac *)hw)->XDMAC_GE = mask;
  40221a:	4b03      	ldr	r3, [pc, #12]	; (402228 <_dma_enable_transaction+0x14>)
  40221c:	61d8      	str	r0, [r3, #28]

	if (software_trigger) {
  40221e:	b101      	cbz	r1, 402222 <_dma_enable_transaction+0xe>
}

static inline void hri_xdmac_write_GSWR_reg(const void *const hw, hri_xdmac_gswr_reg_t data)
{
	XDMAC_CRITICAL_SECTION_ENTER();
	((Xdmac *)hw)->XDMAC_GSWR = data;
  402220:	6398      	str	r0, [r3, #56]	; 0x38
		hri_xdmac_write_GSWR_reg(XDMAC, 1 << channel);
	}

	return ERR_NONE;
}
  402222:	2000      	movs	r0, #0
  402224:	4770      	bx	lr
  402226:	bf00      	nop
  402228:	40078000 	.word	0x40078000

0040222c <_dma_get_channel_resource>:

int32_t _dma_get_channel_resource(struct _dma_resource **resource, const uint8_t channel)
{
	*resource = &_resources[channel];
  40222c:	eb01 0141 	add.w	r1, r1, r1, lsl #1
  402230:	008a      	lsls	r2, r1, #2
  402232:	4b02      	ldr	r3, [pc, #8]	; (40223c <_dma_get_channel_resource+0x10>)
  402234:	4413      	add	r3, r2
  402236:	6003      	str	r3, [r0, #0]

	return ERR_NONE;
}
  402238:	2000      	movs	r0, #0
  40223a:	4770      	bx	lr
  40223c:	204003a0 	.word	0x204003a0

00402240 <_dma_set_irq_state>:

void _dma_set_irq_state(const uint8_t channel, const enum _dma_callback_type type, const bool state)
{
	if (state) {
  402240:	b19a      	cbz	r2, 40226a <_dma_set_irq_state+0x2a>
		if (type == DMA_TRANSFER_COMPLETE_CB) {
  402242:	b951      	cbnz	r1, 40225a <_dma_set_irq_state+0x1a>
	((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CIE = mask;
  402244:	0182      	lsls	r2, r0, #6
  402246:	4b13      	ldr	r3, [pc, #76]	; (402294 <_dma_set_irq_state+0x54>)
  402248:	4413      	add	r3, r2
  40224a:	2201      	movs	r2, #1
  40224c:	651a      	str	r2, [r3, #80]	; 0x50
			hri_xdmac_set_CIM_reg(XDMAC, channel, XDMAC_CIE_BIE);
		} else if (type == DMA_TRANSFER_ERROR_CB) {
			hri_xdmac_set_CIM_reg(XDMAC, channel, XDMAC_CIE_RBIE | XDMAC_CIE_WBIE | XDMAC_CIE_ROIE);
		}
		hri_xdmac_set_GIM_reg(XDMAC, (1 << channel));
  40224e:	2301      	movs	r3, #1
  402250:	fa03 f000 	lsl.w	r0, r3, r0
	((Xdmac *)hw)->XDMAC_GIE = mask;
  402254:	4b0f      	ldr	r3, [pc, #60]	; (402294 <_dma_set_irq_state+0x54>)
  402256:	60d8      	str	r0, [r3, #12]
  402258:	4770      	bx	lr
		} else if (type == DMA_TRANSFER_ERROR_CB) {
  40225a:	2901      	cmp	r1, #1
  40225c:	d1f7      	bne.n	40224e <_dma_set_irq_state+0xe>
	((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CIE = mask;
  40225e:	0182      	lsls	r2, r0, #6
  402260:	4b0c      	ldr	r3, [pc, #48]	; (402294 <_dma_set_irq_state+0x54>)
  402262:	4413      	add	r3, r2
  402264:	2270      	movs	r2, #112	; 0x70
  402266:	651a      	str	r2, [r3, #80]	; 0x50
  402268:	e7f1      	b.n	40224e <_dma_set_irq_state+0xe>
	} else {
		if (type == DMA_TRANSFER_COMPLETE_CB) {
  40226a:	b951      	cbnz	r1, 402282 <_dma_set_irq_state+0x42>
	((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CID = mask;
  40226c:	0182      	lsls	r2, r0, #6
  40226e:	4b09      	ldr	r3, [pc, #36]	; (402294 <_dma_set_irq_state+0x54>)
  402270:	4413      	add	r3, r2
  402272:	2201      	movs	r2, #1
  402274:	655a      	str	r2, [r3, #84]	; 0x54
			hri_xdmac_clear_CIM_reg(XDMAC, channel, XDMAC_CID_BID);
		} else if (type == DMA_TRANSFER_ERROR_CB) {
			hri_xdmac_clear_CIM_reg(XDMAC, channel, XDMAC_CID_RBEID | XDMAC_CID_WBEID | XDMAC_CID_ROID);
		}
		hri_xdmac_clear_GIM_reg(XDMAC, (1 << channel));
  402276:	2301      	movs	r3, #1
  402278:	fa03 f000 	lsl.w	r0, r3, r0
	((Xdmac *)hw)->XDMAC_GID = mask;
  40227c:	4b05      	ldr	r3, [pc, #20]	; (402294 <_dma_set_irq_state+0x54>)
  40227e:	6118      	str	r0, [r3, #16]
  402280:	4770      	bx	lr
		} else if (type == DMA_TRANSFER_ERROR_CB) {
  402282:	2901      	cmp	r1, #1
  402284:	d1f7      	bne.n	402276 <_dma_set_irq_state+0x36>
	((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CID = mask;
  402286:	0182      	lsls	r2, r0, #6
  402288:	4b02      	ldr	r3, [pc, #8]	; (402294 <_dma_set_irq_state+0x54>)
  40228a:	4413      	add	r3, r2
  40228c:	2270      	movs	r2, #112	; 0x70
  40228e:	655a      	str	r2, [r3, #84]	; 0x54
  402290:	e7f1      	b.n	402276 <_dma_set_irq_state+0x36>
  402292:	bf00      	nop
  402294:	40078000 	.word	0x40078000

00402298 <XDMAC_Handler>:
	return ((Xdmac *)hw)->XDMAC_GIS;
  402298:	4b17      	ldr	r3, [pc, #92]	; (4022f8 <XDMAC_Handler+0x60>)
  40229a:	6999      	ldr	r1, [r3, #24]
	uint32_t              pend;

	pend = hri_xdmac_read_GIS_reg(XDMAC);

	/* Get the first pending channel ID */
	for (uint8_t i = 0; i < DMAC_CH_NUM; i++) {
  40229c:	2300      	movs	r3, #0
  40229e:	2b17      	cmp	r3, #23
  4022a0:	d81b      	bhi.n	4022da <XDMAC_Handler+0x42>
		if ((pend >> i) & 1) {
  4022a2:	fa21 f203 	lsr.w	r2, r1, r3
  4022a6:	f012 0f01 	tst.w	r2, #1
  4022aa:	d102      	bne.n	4022b2 <XDMAC_Handler+0x1a>
	for (uint8_t i = 0; i < DMAC_CH_NUM; i++) {
  4022ac:	3301      	adds	r3, #1
  4022ae:	b2db      	uxtb	r3, r3
  4022b0:	e7f5      	b.n	40229e <XDMAC_Handler+0x6>
			channel = i;
  4022b2:	b25b      	sxtb	r3, r3
			break;
		}
	}

	if (channel < 0) {
  4022b4:	2b00      	cmp	r3, #0
  4022b6:	db1d      	blt.n	4022f4 <XDMAC_Handler+0x5c>
{
  4022b8:	b510      	push	{r4, lr}
		return;
	}

	tmp_resource = &_resources[channel];
  4022ba:	eb03 0243 	add.w	r2, r3, r3, lsl #1
  4022be:	0090      	lsls	r0, r2, #2
  4022c0:	4a0e      	ldr	r2, [pc, #56]	; (4022fc <XDMAC_Handler+0x64>)
  4022c2:	4410      	add	r0, r2
	status       = hri_xdmac_read_CIS_reg(XDMAC, channel);
  4022c4:	b2d9      	uxtb	r1, r3
	return ((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CIS;
  4022c6:	0189      	lsls	r1, r1, #6
  4022c8:	4a0d      	ldr	r2, [pc, #52]	; (402300 <XDMAC_Handler+0x68>)
  4022ca:	5852      	ldr	r2, [r2, r1]

	if (status & (XDMAC_CIS_RBEIS | XDMAC_CIS_WBEIS | XDMAC_CIS_ROIS)) {
  4022cc:	f012 0f70 	tst.w	r2, #112	; 0x70
  4022d0:	d106      	bne.n	4022e0 <XDMAC_Handler+0x48>
		tmp_resource->dma_cb.error(tmp_resource);
	} else if (status & XDMAC_CIS_BIS) {
  4022d2:	f012 0f01 	tst.w	r2, #1
  4022d6:	d106      	bne.n	4022e6 <XDMAC_Handler+0x4e>
  4022d8:	bd10      	pop	{r4, pc}
	int8_t                channel = -1;
  4022da:	f04f 33ff 	mov.w	r3, #4294967295
  4022de:	e7e9      	b.n	4022b4 <XDMAC_Handler+0x1c>
		tmp_resource->dma_cb.error(tmp_resource);
  4022e0:	6843      	ldr	r3, [r0, #4]
  4022e2:	4798      	blx	r3
  4022e4:	bd10      	pop	{r4, pc}
		tmp_resource->dma_cb.transfer_done(tmp_resource);
  4022e6:	eb03 0443 	add.w	r4, r3, r3, lsl #1
  4022ea:	00a3      	lsls	r3, r4, #2
  4022ec:	4a03      	ldr	r2, [pc, #12]	; (4022fc <XDMAC_Handler+0x64>)
  4022ee:	58d3      	ldr	r3, [r2, r3]
  4022f0:	4798      	blx	r3
  4022f2:	e7f1      	b.n	4022d8 <XDMAC_Handler+0x40>
  4022f4:	4770      	bx	lr
  4022f6:	bf00      	nop
  4022f8:	40078000 	.word	0x40078000
  4022fc:	204003a0 	.word	0x204003a0
  402300:	4007805c 	.word	0x4007805c

00402304 <main>:




int main(void)
{
  402304:	b580      	push	{r7, lr}
	
	
	
	/* Initializes MCU, drivers and middleware */
	atmel_start_init();
  402306:	4b1d      	ldr	r3, [pc, #116]	; (40237c <main+0x78>)
  402308:	4798      	blx	r3
	((Pio *)hw)->PIO_SODR = mask;
  40230a:	f44f 7280 	mov.w	r2, #256	; 0x100
  40230e:	4b1c      	ldr	r3, [pc, #112]	; (402380 <main+0x7c>)
  402310:	631a      	str	r2, [r3, #48]	; 0x30
	//CAN is currently disabled
	//Temp 3 currently disabled as pin is shared with edbg com
	
		
	gpio_set_pin_level(PIN_USER_LED, true);
	dma_adc_init();
  402312:	4b1c      	ldr	r3, [pc, #112]	; (402384 <main+0x80>)
  402314:	4798      	blx	r3
	pwm_init_user();
  402316:	4b1c      	ldr	r3, [pc, #112]	; (402388 <main+0x84>)
  402318:	4798      	blx	r3
	
	pwm_enable_all();
  40231a:	4b1c      	ldr	r3, [pc, #112]	; (40238c <main+0x88>)
  40231c:	4798      	blx	r3
	adc_enable_all();
  40231e:	4b1c      	ldr	r3, [pc, #112]	; (402390 <main+0x8c>)
  402320:	4798      	blx	r3
  402322:	f44f 2280 	mov.w	r2, #262144	; 0x40000
  402326:	4b1b      	ldr	r3, [pc, #108]	; (402394 <main+0x90>)
  402328:	631a      	str	r2, [r3, #48]	; 0x30
	gpio_set_pin_level(PIN_GPIO_DCDC_ON_OFF, true);
	
	timer_start(&ENCODER_A);
  40232a:	481b      	ldr	r0, [pc, #108]	; (402398 <main+0x94>)
  40232c:	4c1b      	ldr	r4, [pc, #108]	; (40239c <main+0x98>)
  40232e:	47a0      	blx	r4
	timer_start(&ENCODER_B);
  402330:	481b      	ldr	r0, [pc, #108]	; (4023a0 <main+0x9c>)
  402332:	47a0      	blx	r4
  }
  else
  {
    return(((uint32_t)SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
  402334:	4b1b      	ldr	r3, [pc, #108]	; (4023a4 <main+0xa0>)
  402336:	f893 1023 	ldrb.w	r1, [r3, #35]	; 0x23
	
	printf("systick priority %i\n", (int) NVIC_GetPriority(SysTick_IRQn));
  40233a:	0949      	lsrs	r1, r1, #5
  40233c:	481a      	ldr	r0, [pc, #104]	; (4023a8 <main+0xa4>)
  40233e:	4c1b      	ldr	r4, [pc, #108]	; (4023ac <main+0xa8>)
  402340:	47a0      	blx	r4
    return(((uint32_t)NVIC->IP[((uint32_t)IRQn)]                >> (8U - __NVIC_PRIO_BITS)));
  402342:	4b1b      	ldr	r3, [pc, #108]	; (4023b0 <main+0xac>)
  402344:	f893 131f 	ldrb.w	r1, [r3, #799]	; 0x31f
	printf("pwm priority %i\n", (int) NVIC_GetPriority(PWM0_IRQn));
  402348:	0949      	lsrs	r1, r1, #5
  40234a:	481a      	ldr	r0, [pc, #104]	; (4023b4 <main+0xb0>)
  40234c:	47a0      	blx	r4
  40234e:	4d0c      	ldr	r5, [pc, #48]	; (402380 <main+0x7c>)
  402350:	f44f 7680 	mov.w	r6, #256	; 0x100
  402354:	632e      	str	r6, [r5, #48]	; 0x30

	/* Replace with your application code */
	while (1) {
		
		gpio_set_pin_level(PIN_USER_LED,true);
		delay_ms(500);
  402356:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
  40235a:	4c17      	ldr	r4, [pc, #92]	; (4023b8 <main+0xb4>)
  40235c:	47a0      	blx	r4
		
		dma_adc_0_enable_for_one_transaction();
  40235e:	4b17      	ldr	r3, [pc, #92]	; (4023bc <main+0xb8>)
  402360:	4798      	blx	r3
		dma_adc_1_enable_for_one_transaction();
  402362:	4b17      	ldr	r3, [pc, #92]	; (4023c0 <main+0xbc>)
  402364:	4798      	blx	r3
		adc_async_start_conversion(&ADC_0);
  402366:	4817      	ldr	r0, [pc, #92]	; (4023c4 <main+0xc0>)
  402368:	4f17      	ldr	r7, [pc, #92]	; (4023c8 <main+0xc4>)
  40236a:	47b8      	blx	r7
		adc_async_start_conversion(&ADC_1);
  40236c:	4817      	ldr	r0, [pc, #92]	; (4023cc <main+0xc8>)
  40236e:	47b8      	blx	r7
	((Pio *)hw)->PIO_CODR = mask;
  402370:	636e      	str	r6, [r5, #52]	; 0x34
		//printf("main - %i %i %i %i %i %i %i %i %i %i %i %i  \n", (int)afec_buf[0],(int)afec_buf[1],(int)afec_buf[2],(int)afec_buf[3],(int)afec_buf[4],(int)afec_buf[5],(int)afec_buf[6],(int)afec_buf[7],(int)afec_buf[8],(int)afec_buf[9],(int)afec_buf[10],(int)afec_buf[11]);
		//AFEC0_Handler

		gpio_set_pin_level(PIN_USER_LED,false);
		delay_ms(500);
  402372:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
  402376:	47a0      	blx	r4
  402378:	e7e9      	b.n	40234e <main+0x4a>
  40237a:	bf00      	nop
  40237c:	004001d5 	.word	0x004001d5
  402380:	400e1200 	.word	0x400e1200
  402384:	0040033d 	.word	0x0040033d
  402388:	004004ad 	.word	0x004004ad
  40238c:	0040057d 	.word	0x0040057d
  402390:	00400429 	.word	0x00400429
  402394:	400e0e00 	.word	0x400e0e00
  402398:	204005a8 	.word	0x204005a8
  40239c:	004010f5 	.word	0x004010f5
  4023a0:	204004f8 	.word	0x204004f8
  4023a4:	e000ed00 	.word	0xe000ed00
  4023a8:	00405b54 	.word	0x00405b54
  4023ac:	004036d1 	.word	0x004036d1
  4023b0:	e000e100 	.word	0xe000e100
  4023b4:	00405788 	.word	0x00405788
  4023b8:	00400dfd 	.word	0x00400dfd
  4023bc:	004003d1 	.word	0x004003d1
  4023c0:	004003fd 	.word	0x004003fd
  4023c4:	204005c4 	.word	0x204005c4
  4023c8:	00400da5 	.word	0x00400da5
  4023cc:	2040069c 	.word	0x2040069c

004023d0 <_read>:

int __attribute__((weak)) _read(int file, char *ptr, int len)
{
	int n = 0;

	if (file != 0) {
  4023d0:	b958      	cbnz	r0, 4023ea <_read+0x1a>
{
  4023d2:	b508      	push	{r3, lr}
  4023d4:	460b      	mov	r3, r1
  4023d6:	4611      	mov	r1, r2
  4023d8:	4618      	mov	r0, r3
		return -1;
	}

	n = stdio_io_read((uint8_t *)ptr, len);
  4023da:	4b05      	ldr	r3, [pc, #20]	; (4023f0 <_read+0x20>)
  4023dc:	4798      	blx	r3
	if (n < 0) {
  4023de:	2800      	cmp	r0, #0
  4023e0:	db00      	blt.n	4023e4 <_read+0x14>
		return -1;
	}

	return n;
}
  4023e2:	bd08      	pop	{r3, pc}
		return -1;
  4023e4:	f04f 30ff 	mov.w	r0, #4294967295
  4023e8:	bd08      	pop	{r3, pc}
		return -1;
  4023ea:	f04f 30ff 	mov.w	r0, #4294967295
  4023ee:	4770      	bx	lr
  4023f0:	00402449 	.word	0x00402449

004023f4 <_write>:

int __attribute__((weak)) _write(int file, char *ptr, int len)
{
	int n = 0;

	if ((file != 1) && (file != 2) && (file != 3)) {
  4023f4:	3801      	subs	r0, #1
  4023f6:	2802      	cmp	r0, #2
  4023f8:	d80b      	bhi.n	402412 <_write+0x1e>
{
  4023fa:	b508      	push	{r3, lr}
  4023fc:	460b      	mov	r3, r1
  4023fe:	4611      	mov	r1, r2
  402400:	4618      	mov	r0, r3
		return -1;
	}

	n = stdio_io_write((const uint8_t *)ptr, len);
  402402:	4b05      	ldr	r3, [pc, #20]	; (402418 <_write+0x24>)
  402404:	4798      	blx	r3
	if (n < 0) {
  402406:	2800      	cmp	r0, #0
  402408:	db00      	blt.n	40240c <_write+0x18>
		return -1;
	}

	return n;
}
  40240a:	bd08      	pop	{r3, pc}
		return -1;
  40240c:	f04f 30ff 	mov.w	r0, #4294967295
  402410:	bd08      	pop	{r3, pc}
		return -1;
  402412:	f04f 30ff 	mov.w	r0, #4294967295
  402416:	4770      	bx	lr
  402418:	0040246d 	.word	0x0040246d

0040241c <stdio_io_init>:

/** IO descriptor for STDIO access. */
static struct io_descriptor *stdio_io = NULL;

void stdio_io_init(struct io_descriptor *io)
{
  40241c:	b570      	push	{r4, r5, r6, lr}
  40241e:	4606      	mov	r6, r0
#if defined(__GNUC__)
	/* Specify that stdout and stdin should not be buffered. */
	setbuf(stdout, NULL);
  402420:	4d06      	ldr	r5, [pc, #24]	; (40243c <stdio_io_init+0x20>)
  402422:	682b      	ldr	r3, [r5, #0]
  402424:	2100      	movs	r1, #0
  402426:	6898      	ldr	r0, [r3, #8]
  402428:	4c05      	ldr	r4, [pc, #20]	; (402440 <stdio_io_init+0x24>)
  40242a:	47a0      	blx	r4
	setbuf(stdin, NULL);
  40242c:	682b      	ldr	r3, [r5, #0]
  40242e:	2100      	movs	r1, #0
  402430:	6858      	ldr	r0, [r3, #4]
  402432:	47a0      	blx	r4
	 * and AVR GCC library:
	 * - printf() emits one character at a time.
	 * - getchar() requests only 1 byte to exit.
	 */
#endif
	stdio_io = io;
  402434:	4b03      	ldr	r3, [pc, #12]	; (402444 <stdio_io_init+0x28>)
  402436:	601e      	str	r6, [r3, #0]
  402438:	bd70      	pop	{r4, r5, r6, pc}
  40243a:	bf00      	nop
  40243c:	20400048 	.word	0x20400048
  402440:	00403701 	.word	0x00403701
  402444:	204004c0 	.word	0x204004c0

00402448 <stdio_io_read>:
{
	stdio_io = io;
}

int32_t stdio_io_read(uint8_t *buf, const int32_t len)
{
  402448:	b508      	push	{r3, lr}
	if (stdio_io == NULL) {
  40244a:	4b06      	ldr	r3, [pc, #24]	; (402464 <stdio_io_read+0x1c>)
  40244c:	681b      	ldr	r3, [r3, #0]
  40244e:	b133      	cbz	r3, 40245e <stdio_io_read+0x16>
  402450:	460a      	mov	r2, r1
  402452:	4601      	mov	r1, r0
		return 0;
	}
	return io_read(stdio_io, buf, len);
  402454:	b292      	uxth	r2, r2
  402456:	4618      	mov	r0, r3
  402458:	4b03      	ldr	r3, [pc, #12]	; (402468 <stdio_io_read+0x20>)
  40245a:	4798      	blx	r3
  40245c:	bd08      	pop	{r3, pc}
		return 0;
  40245e:	2000      	movs	r0, #0
}
  402460:	bd08      	pop	{r3, pc}
  402462:	bf00      	nop
  402464:	204004c0 	.word	0x204004c0
  402468:	00400ec5 	.word	0x00400ec5

0040246c <stdio_io_write>:

int32_t stdio_io_write(const uint8_t *buf, const int32_t len)
{
  40246c:	b508      	push	{r3, lr}
	if (stdio_io == NULL) {
  40246e:	4b06      	ldr	r3, [pc, #24]	; (402488 <stdio_io_write+0x1c>)
  402470:	681b      	ldr	r3, [r3, #0]
  402472:	b133      	cbz	r3, 402482 <stdio_io_write+0x16>
  402474:	460a      	mov	r2, r1
  402476:	4601      	mov	r1, r0
		return 0;
	}
	return io_write(stdio_io, buf, len);
  402478:	b292      	uxth	r2, r2
  40247a:	4618      	mov	r0, r3
  40247c:	4b03      	ldr	r3, [pc, #12]	; (40248c <stdio_io_write+0x20>)
  40247e:	4798      	blx	r3
  402480:	bd08      	pop	{r3, pc}
		return 0;
  402482:	2000      	movs	r0, #0
}
  402484:	bd08      	pop	{r3, pc}
  402486:	bf00      	nop
  402488:	204004c0 	.word	0x204004c0
  40248c:	00400e95 	.word	0x00400e95

00402490 <stdio_redirect_init>:
	/* Print welcome message */
	printf("\r\nHello ATMEL World!\r\n");
}

void stdio_redirect_init(void)
{
  402490:	b510      	push	{r4, lr}

	usart_sync_enable(&EDBG_COM);
  402492:	4c04      	ldr	r4, [pc, #16]	; (4024a4 <stdio_redirect_init+0x14>)
  402494:	4620      	mov	r0, r4
  402496:	4b04      	ldr	r3, [pc, #16]	; (4024a8 <stdio_redirect_init+0x18>)
  402498:	4798      	blx	r3
	stdio_io_init(&EDBG_COM.io);
  40249a:	4620      	mov	r0, r4
  40249c:	4b03      	ldr	r3, [pc, #12]	; (4024ac <stdio_redirect_init+0x1c>)
  40249e:	4798      	blx	r3
  4024a0:	bd10      	pop	{r4, pc}
  4024a2:	bf00      	nop
  4024a4:	2040059c 	.word	0x2040059c
  4024a8:	00401249 	.word	0x00401249
  4024ac:	0040241d 	.word	0x0040241d

004024b0 <__aeabi_drsub>:
  4024b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  4024b4:	e002      	b.n	4024bc <__adddf3>
  4024b6:	bf00      	nop

004024b8 <__aeabi_dsub>:
  4024b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

004024bc <__adddf3>:
  4024bc:	b530      	push	{r4, r5, lr}
  4024be:	ea4f 0441 	mov.w	r4, r1, lsl #1
  4024c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
  4024c6:	ea94 0f05 	teq	r4, r5
  4024ca:	bf08      	it	eq
  4024cc:	ea90 0f02 	teqeq	r0, r2
  4024d0:	bf1f      	itttt	ne
  4024d2:	ea54 0c00 	orrsne.w	ip, r4, r0
  4024d6:	ea55 0c02 	orrsne.w	ip, r5, r2
  4024da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  4024de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  4024e2:	f000 80e2 	beq.w	4026aa <__adddf3+0x1ee>
  4024e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
  4024ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  4024ee:	bfb8      	it	lt
  4024f0:	426d      	neglt	r5, r5
  4024f2:	dd0c      	ble.n	40250e <__adddf3+0x52>
  4024f4:	442c      	add	r4, r5
  4024f6:	ea80 0202 	eor.w	r2, r0, r2
  4024fa:	ea81 0303 	eor.w	r3, r1, r3
  4024fe:	ea82 0000 	eor.w	r0, r2, r0
  402502:	ea83 0101 	eor.w	r1, r3, r1
  402506:	ea80 0202 	eor.w	r2, r0, r2
  40250a:	ea81 0303 	eor.w	r3, r1, r3
  40250e:	2d36      	cmp	r5, #54	; 0x36
  402510:	bf88      	it	hi
  402512:	bd30      	pophi	{r4, r5, pc}
  402514:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  402518:	ea4f 3101 	mov.w	r1, r1, lsl #12
  40251c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  402520:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  402524:	d002      	beq.n	40252c <__adddf3+0x70>
  402526:	4240      	negs	r0, r0
  402528:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40252c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  402530:	ea4f 3303 	mov.w	r3, r3, lsl #12
  402534:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  402538:	d002      	beq.n	402540 <__adddf3+0x84>
  40253a:	4252      	negs	r2, r2
  40253c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  402540:	ea94 0f05 	teq	r4, r5
  402544:	f000 80a7 	beq.w	402696 <__adddf3+0x1da>
  402548:	f1a4 0401 	sub.w	r4, r4, #1
  40254c:	f1d5 0e20 	rsbs	lr, r5, #32
  402550:	db0d      	blt.n	40256e <__adddf3+0xb2>
  402552:	fa02 fc0e 	lsl.w	ip, r2, lr
  402556:	fa22 f205 	lsr.w	r2, r2, r5
  40255a:	1880      	adds	r0, r0, r2
  40255c:	f141 0100 	adc.w	r1, r1, #0
  402560:	fa03 f20e 	lsl.w	r2, r3, lr
  402564:	1880      	adds	r0, r0, r2
  402566:	fa43 f305 	asr.w	r3, r3, r5
  40256a:	4159      	adcs	r1, r3
  40256c:	e00e      	b.n	40258c <__adddf3+0xd0>
  40256e:	f1a5 0520 	sub.w	r5, r5, #32
  402572:	f10e 0e20 	add.w	lr, lr, #32
  402576:	2a01      	cmp	r2, #1
  402578:	fa03 fc0e 	lsl.w	ip, r3, lr
  40257c:	bf28      	it	cs
  40257e:	f04c 0c02 	orrcs.w	ip, ip, #2
  402582:	fa43 f305 	asr.w	r3, r3, r5
  402586:	18c0      	adds	r0, r0, r3
  402588:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  40258c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  402590:	d507      	bpl.n	4025a2 <__adddf3+0xe6>
  402592:	f04f 0e00 	mov.w	lr, #0
  402596:	f1dc 0c00 	rsbs	ip, ip, #0
  40259a:	eb7e 0000 	sbcs.w	r0, lr, r0
  40259e:	eb6e 0101 	sbc.w	r1, lr, r1
  4025a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  4025a6:	d31b      	bcc.n	4025e0 <__adddf3+0x124>
  4025a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  4025ac:	d30c      	bcc.n	4025c8 <__adddf3+0x10c>
  4025ae:	0849      	lsrs	r1, r1, #1
  4025b0:	ea5f 0030 	movs.w	r0, r0, rrx
  4025b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
  4025b8:	f104 0401 	add.w	r4, r4, #1
  4025bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
  4025c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  4025c4:	f080 809a 	bcs.w	4026fc <__adddf3+0x240>
  4025c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  4025cc:	bf08      	it	eq
  4025ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  4025d2:	f150 0000 	adcs.w	r0, r0, #0
  4025d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4025da:	ea41 0105 	orr.w	r1, r1, r5
  4025de:	bd30      	pop	{r4, r5, pc}
  4025e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  4025e4:	4140      	adcs	r0, r0
  4025e6:	eb41 0101 	adc.w	r1, r1, r1
  4025ea:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4025ee:	f1a4 0401 	sub.w	r4, r4, #1
  4025f2:	d1e9      	bne.n	4025c8 <__adddf3+0x10c>
  4025f4:	f091 0f00 	teq	r1, #0
  4025f8:	bf04      	itt	eq
  4025fa:	4601      	moveq	r1, r0
  4025fc:	2000      	moveq	r0, #0
  4025fe:	fab1 f381 	clz	r3, r1
  402602:	bf08      	it	eq
  402604:	3320      	addeq	r3, #32
  402606:	f1a3 030b 	sub.w	r3, r3, #11
  40260a:	f1b3 0220 	subs.w	r2, r3, #32
  40260e:	da0c      	bge.n	40262a <__adddf3+0x16e>
  402610:	320c      	adds	r2, #12
  402612:	dd08      	ble.n	402626 <__adddf3+0x16a>
  402614:	f102 0c14 	add.w	ip, r2, #20
  402618:	f1c2 020c 	rsb	r2, r2, #12
  40261c:	fa01 f00c 	lsl.w	r0, r1, ip
  402620:	fa21 f102 	lsr.w	r1, r1, r2
  402624:	e00c      	b.n	402640 <__adddf3+0x184>
  402626:	f102 0214 	add.w	r2, r2, #20
  40262a:	bfd8      	it	le
  40262c:	f1c2 0c20 	rsble	ip, r2, #32
  402630:	fa01 f102 	lsl.w	r1, r1, r2
  402634:	fa20 fc0c 	lsr.w	ip, r0, ip
  402638:	bfdc      	itt	le
  40263a:	ea41 010c 	orrle.w	r1, r1, ip
  40263e:	4090      	lslle	r0, r2
  402640:	1ae4      	subs	r4, r4, r3
  402642:	bfa2      	ittt	ge
  402644:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  402648:	4329      	orrge	r1, r5
  40264a:	bd30      	popge	{r4, r5, pc}
  40264c:	ea6f 0404 	mvn.w	r4, r4
  402650:	3c1f      	subs	r4, #31
  402652:	da1c      	bge.n	40268e <__adddf3+0x1d2>
  402654:	340c      	adds	r4, #12
  402656:	dc0e      	bgt.n	402676 <__adddf3+0x1ba>
  402658:	f104 0414 	add.w	r4, r4, #20
  40265c:	f1c4 0220 	rsb	r2, r4, #32
  402660:	fa20 f004 	lsr.w	r0, r0, r4
  402664:	fa01 f302 	lsl.w	r3, r1, r2
  402668:	ea40 0003 	orr.w	r0, r0, r3
  40266c:	fa21 f304 	lsr.w	r3, r1, r4
  402670:	ea45 0103 	orr.w	r1, r5, r3
  402674:	bd30      	pop	{r4, r5, pc}
  402676:	f1c4 040c 	rsb	r4, r4, #12
  40267a:	f1c4 0220 	rsb	r2, r4, #32
  40267e:	fa20 f002 	lsr.w	r0, r0, r2
  402682:	fa01 f304 	lsl.w	r3, r1, r4
  402686:	ea40 0003 	orr.w	r0, r0, r3
  40268a:	4629      	mov	r1, r5
  40268c:	bd30      	pop	{r4, r5, pc}
  40268e:	fa21 f004 	lsr.w	r0, r1, r4
  402692:	4629      	mov	r1, r5
  402694:	bd30      	pop	{r4, r5, pc}
  402696:	f094 0f00 	teq	r4, #0
  40269a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  40269e:	bf06      	itte	eq
  4026a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  4026a4:	3401      	addeq	r4, #1
  4026a6:	3d01      	subne	r5, #1
  4026a8:	e74e      	b.n	402548 <__adddf3+0x8c>
  4026aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  4026ae:	bf18      	it	ne
  4026b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  4026b4:	d029      	beq.n	40270a <__adddf3+0x24e>
  4026b6:	ea94 0f05 	teq	r4, r5
  4026ba:	bf08      	it	eq
  4026bc:	ea90 0f02 	teqeq	r0, r2
  4026c0:	d005      	beq.n	4026ce <__adddf3+0x212>
  4026c2:	ea54 0c00 	orrs.w	ip, r4, r0
  4026c6:	bf04      	itt	eq
  4026c8:	4619      	moveq	r1, r3
  4026ca:	4610      	moveq	r0, r2
  4026cc:	bd30      	pop	{r4, r5, pc}
  4026ce:	ea91 0f03 	teq	r1, r3
  4026d2:	bf1e      	ittt	ne
  4026d4:	2100      	movne	r1, #0
  4026d6:	2000      	movne	r0, #0
  4026d8:	bd30      	popne	{r4, r5, pc}
  4026da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  4026de:	d105      	bne.n	4026ec <__adddf3+0x230>
  4026e0:	0040      	lsls	r0, r0, #1
  4026e2:	4149      	adcs	r1, r1
  4026e4:	bf28      	it	cs
  4026e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  4026ea:	bd30      	pop	{r4, r5, pc}
  4026ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  4026f0:	bf3c      	itt	cc
  4026f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  4026f6:	bd30      	popcc	{r4, r5, pc}
  4026f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4026fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  402700:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  402704:	f04f 0000 	mov.w	r0, #0
  402708:	bd30      	pop	{r4, r5, pc}
  40270a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  40270e:	bf1a      	itte	ne
  402710:	4619      	movne	r1, r3
  402712:	4610      	movne	r0, r2
  402714:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  402718:	bf1c      	itt	ne
  40271a:	460b      	movne	r3, r1
  40271c:	4602      	movne	r2, r0
  40271e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  402722:	bf06      	itte	eq
  402724:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  402728:	ea91 0f03 	teqeq	r1, r3
  40272c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  402730:	bd30      	pop	{r4, r5, pc}
  402732:	bf00      	nop

00402734 <__aeabi_ui2d>:
  402734:	f090 0f00 	teq	r0, #0
  402738:	bf04      	itt	eq
  40273a:	2100      	moveq	r1, #0
  40273c:	4770      	bxeq	lr
  40273e:	b530      	push	{r4, r5, lr}
  402740:	f44f 6480 	mov.w	r4, #1024	; 0x400
  402744:	f104 0432 	add.w	r4, r4, #50	; 0x32
  402748:	f04f 0500 	mov.w	r5, #0
  40274c:	f04f 0100 	mov.w	r1, #0
  402750:	e750      	b.n	4025f4 <__adddf3+0x138>
  402752:	bf00      	nop

00402754 <__aeabi_i2d>:
  402754:	f090 0f00 	teq	r0, #0
  402758:	bf04      	itt	eq
  40275a:	2100      	moveq	r1, #0
  40275c:	4770      	bxeq	lr
  40275e:	b530      	push	{r4, r5, lr}
  402760:	f44f 6480 	mov.w	r4, #1024	; 0x400
  402764:	f104 0432 	add.w	r4, r4, #50	; 0x32
  402768:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  40276c:	bf48      	it	mi
  40276e:	4240      	negmi	r0, r0
  402770:	f04f 0100 	mov.w	r1, #0
  402774:	e73e      	b.n	4025f4 <__adddf3+0x138>
  402776:	bf00      	nop

00402778 <__aeabi_f2d>:
  402778:	0042      	lsls	r2, r0, #1
  40277a:	ea4f 01e2 	mov.w	r1, r2, asr #3
  40277e:	ea4f 0131 	mov.w	r1, r1, rrx
  402782:	ea4f 7002 	mov.w	r0, r2, lsl #28
  402786:	bf1f      	itttt	ne
  402788:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  40278c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  402790:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  402794:	4770      	bxne	lr
  402796:	f092 0f00 	teq	r2, #0
  40279a:	bf14      	ite	ne
  40279c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  4027a0:	4770      	bxeq	lr
  4027a2:	b530      	push	{r4, r5, lr}
  4027a4:	f44f 7460 	mov.w	r4, #896	; 0x380
  4027a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4027ac:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  4027b0:	e720      	b.n	4025f4 <__adddf3+0x138>
  4027b2:	bf00      	nop

004027b4 <__aeabi_ul2d>:
  4027b4:	ea50 0201 	orrs.w	r2, r0, r1
  4027b8:	bf08      	it	eq
  4027ba:	4770      	bxeq	lr
  4027bc:	b530      	push	{r4, r5, lr}
  4027be:	f04f 0500 	mov.w	r5, #0
  4027c2:	e00a      	b.n	4027da <__aeabi_l2d+0x16>

004027c4 <__aeabi_l2d>:
  4027c4:	ea50 0201 	orrs.w	r2, r0, r1
  4027c8:	bf08      	it	eq
  4027ca:	4770      	bxeq	lr
  4027cc:	b530      	push	{r4, r5, lr}
  4027ce:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  4027d2:	d502      	bpl.n	4027da <__aeabi_l2d+0x16>
  4027d4:	4240      	negs	r0, r0
  4027d6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4027da:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4027de:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4027e2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  4027e6:	f43f aedc 	beq.w	4025a2 <__adddf3+0xe6>
  4027ea:	f04f 0203 	mov.w	r2, #3
  4027ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4027f2:	bf18      	it	ne
  4027f4:	3203      	addne	r2, #3
  4027f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4027fa:	bf18      	it	ne
  4027fc:	3203      	addne	r2, #3
  4027fe:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  402802:	f1c2 0320 	rsb	r3, r2, #32
  402806:	fa00 fc03 	lsl.w	ip, r0, r3
  40280a:	fa20 f002 	lsr.w	r0, r0, r2
  40280e:	fa01 fe03 	lsl.w	lr, r1, r3
  402812:	ea40 000e 	orr.w	r0, r0, lr
  402816:	fa21 f102 	lsr.w	r1, r1, r2
  40281a:	4414      	add	r4, r2
  40281c:	e6c1      	b.n	4025a2 <__adddf3+0xe6>
  40281e:	bf00      	nop

00402820 <__aeabi_dmul>:
  402820:	b570      	push	{r4, r5, r6, lr}
  402822:	f04f 0cff 	mov.w	ip, #255	; 0xff
  402826:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40282a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40282e:	bf1d      	ittte	ne
  402830:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  402834:	ea94 0f0c 	teqne	r4, ip
  402838:	ea95 0f0c 	teqne	r5, ip
  40283c:	f000 f8de 	bleq	4029fc <__aeabi_dmul+0x1dc>
  402840:	442c      	add	r4, r5
  402842:	ea81 0603 	eor.w	r6, r1, r3
  402846:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  40284a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  40284e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  402852:	bf18      	it	ne
  402854:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  402858:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40285c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  402860:	d038      	beq.n	4028d4 <__aeabi_dmul+0xb4>
  402862:	fba0 ce02 	umull	ip, lr, r0, r2
  402866:	f04f 0500 	mov.w	r5, #0
  40286a:	fbe1 e502 	umlal	lr, r5, r1, r2
  40286e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  402872:	fbe0 e503 	umlal	lr, r5, r0, r3
  402876:	f04f 0600 	mov.w	r6, #0
  40287a:	fbe1 5603 	umlal	r5, r6, r1, r3
  40287e:	f09c 0f00 	teq	ip, #0
  402882:	bf18      	it	ne
  402884:	f04e 0e01 	orrne.w	lr, lr, #1
  402888:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  40288c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  402890:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  402894:	d204      	bcs.n	4028a0 <__aeabi_dmul+0x80>
  402896:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  40289a:	416d      	adcs	r5, r5
  40289c:	eb46 0606 	adc.w	r6, r6, r6
  4028a0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  4028a4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  4028a8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  4028ac:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  4028b0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  4028b4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  4028b8:	bf88      	it	hi
  4028ba:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  4028be:	d81e      	bhi.n	4028fe <__aeabi_dmul+0xde>
  4028c0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  4028c4:	bf08      	it	eq
  4028c6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  4028ca:	f150 0000 	adcs.w	r0, r0, #0
  4028ce:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4028d2:	bd70      	pop	{r4, r5, r6, pc}
  4028d4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  4028d8:	ea46 0101 	orr.w	r1, r6, r1
  4028dc:	ea40 0002 	orr.w	r0, r0, r2
  4028e0:	ea81 0103 	eor.w	r1, r1, r3
  4028e4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  4028e8:	bfc2      	ittt	gt
  4028ea:	ebd4 050c 	rsbsgt	r5, r4, ip
  4028ee:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4028f2:	bd70      	popgt	{r4, r5, r6, pc}
  4028f4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4028f8:	f04f 0e00 	mov.w	lr, #0
  4028fc:	3c01      	subs	r4, #1
  4028fe:	f300 80ab 	bgt.w	402a58 <__aeabi_dmul+0x238>
  402902:	f114 0f36 	cmn.w	r4, #54	; 0x36
  402906:	bfde      	ittt	le
  402908:	2000      	movle	r0, #0
  40290a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  40290e:	bd70      	pople	{r4, r5, r6, pc}
  402910:	f1c4 0400 	rsb	r4, r4, #0
  402914:	3c20      	subs	r4, #32
  402916:	da35      	bge.n	402984 <__aeabi_dmul+0x164>
  402918:	340c      	adds	r4, #12
  40291a:	dc1b      	bgt.n	402954 <__aeabi_dmul+0x134>
  40291c:	f104 0414 	add.w	r4, r4, #20
  402920:	f1c4 0520 	rsb	r5, r4, #32
  402924:	fa00 f305 	lsl.w	r3, r0, r5
  402928:	fa20 f004 	lsr.w	r0, r0, r4
  40292c:	fa01 f205 	lsl.w	r2, r1, r5
  402930:	ea40 0002 	orr.w	r0, r0, r2
  402934:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  402938:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  40293c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  402940:	fa21 f604 	lsr.w	r6, r1, r4
  402944:	eb42 0106 	adc.w	r1, r2, r6
  402948:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40294c:	bf08      	it	eq
  40294e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  402952:	bd70      	pop	{r4, r5, r6, pc}
  402954:	f1c4 040c 	rsb	r4, r4, #12
  402958:	f1c4 0520 	rsb	r5, r4, #32
  40295c:	fa00 f304 	lsl.w	r3, r0, r4
  402960:	fa20 f005 	lsr.w	r0, r0, r5
  402964:	fa01 f204 	lsl.w	r2, r1, r4
  402968:	ea40 0002 	orr.w	r0, r0, r2
  40296c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  402970:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  402974:	f141 0100 	adc.w	r1, r1, #0
  402978:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40297c:	bf08      	it	eq
  40297e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  402982:	bd70      	pop	{r4, r5, r6, pc}
  402984:	f1c4 0520 	rsb	r5, r4, #32
  402988:	fa00 f205 	lsl.w	r2, r0, r5
  40298c:	ea4e 0e02 	orr.w	lr, lr, r2
  402990:	fa20 f304 	lsr.w	r3, r0, r4
  402994:	fa01 f205 	lsl.w	r2, r1, r5
  402998:	ea43 0302 	orr.w	r3, r3, r2
  40299c:	fa21 f004 	lsr.w	r0, r1, r4
  4029a0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4029a4:	fa21 f204 	lsr.w	r2, r1, r4
  4029a8:	ea20 0002 	bic.w	r0, r0, r2
  4029ac:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  4029b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4029b4:	bf08      	it	eq
  4029b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4029ba:	bd70      	pop	{r4, r5, r6, pc}
  4029bc:	f094 0f00 	teq	r4, #0
  4029c0:	d10f      	bne.n	4029e2 <__aeabi_dmul+0x1c2>
  4029c2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  4029c6:	0040      	lsls	r0, r0, #1
  4029c8:	eb41 0101 	adc.w	r1, r1, r1
  4029cc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4029d0:	bf08      	it	eq
  4029d2:	3c01      	subeq	r4, #1
  4029d4:	d0f7      	beq.n	4029c6 <__aeabi_dmul+0x1a6>
  4029d6:	ea41 0106 	orr.w	r1, r1, r6
  4029da:	f095 0f00 	teq	r5, #0
  4029de:	bf18      	it	ne
  4029e0:	4770      	bxne	lr
  4029e2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  4029e6:	0052      	lsls	r2, r2, #1
  4029e8:	eb43 0303 	adc.w	r3, r3, r3
  4029ec:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  4029f0:	bf08      	it	eq
  4029f2:	3d01      	subeq	r5, #1
  4029f4:	d0f7      	beq.n	4029e6 <__aeabi_dmul+0x1c6>
  4029f6:	ea43 0306 	orr.w	r3, r3, r6
  4029fa:	4770      	bx	lr
  4029fc:	ea94 0f0c 	teq	r4, ip
  402a00:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  402a04:	bf18      	it	ne
  402a06:	ea95 0f0c 	teqne	r5, ip
  402a0a:	d00c      	beq.n	402a26 <__aeabi_dmul+0x206>
  402a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  402a10:	bf18      	it	ne
  402a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  402a16:	d1d1      	bne.n	4029bc <__aeabi_dmul+0x19c>
  402a18:	ea81 0103 	eor.w	r1, r1, r3
  402a1c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  402a20:	f04f 0000 	mov.w	r0, #0
  402a24:	bd70      	pop	{r4, r5, r6, pc}
  402a26:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  402a2a:	bf06      	itte	eq
  402a2c:	4610      	moveq	r0, r2
  402a2e:	4619      	moveq	r1, r3
  402a30:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  402a34:	d019      	beq.n	402a6a <__aeabi_dmul+0x24a>
  402a36:	ea94 0f0c 	teq	r4, ip
  402a3a:	d102      	bne.n	402a42 <__aeabi_dmul+0x222>
  402a3c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  402a40:	d113      	bne.n	402a6a <__aeabi_dmul+0x24a>
  402a42:	ea95 0f0c 	teq	r5, ip
  402a46:	d105      	bne.n	402a54 <__aeabi_dmul+0x234>
  402a48:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  402a4c:	bf1c      	itt	ne
  402a4e:	4610      	movne	r0, r2
  402a50:	4619      	movne	r1, r3
  402a52:	d10a      	bne.n	402a6a <__aeabi_dmul+0x24a>
  402a54:	ea81 0103 	eor.w	r1, r1, r3
  402a58:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  402a5c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  402a60:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  402a64:	f04f 0000 	mov.w	r0, #0
  402a68:	bd70      	pop	{r4, r5, r6, pc}
  402a6a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  402a6e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  402a72:	bd70      	pop	{r4, r5, r6, pc}

00402a74 <__aeabi_ddiv>:
  402a74:	b570      	push	{r4, r5, r6, lr}
  402a76:	f04f 0cff 	mov.w	ip, #255	; 0xff
  402a7a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  402a7e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  402a82:	bf1d      	ittte	ne
  402a84:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  402a88:	ea94 0f0c 	teqne	r4, ip
  402a8c:	ea95 0f0c 	teqne	r5, ip
  402a90:	f000 f8a7 	bleq	402be2 <__aeabi_ddiv+0x16e>
  402a94:	eba4 0405 	sub.w	r4, r4, r5
  402a98:	ea81 0e03 	eor.w	lr, r1, r3
  402a9c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  402aa0:	ea4f 3101 	mov.w	r1, r1, lsl #12
  402aa4:	f000 8088 	beq.w	402bb8 <__aeabi_ddiv+0x144>
  402aa8:	ea4f 3303 	mov.w	r3, r3, lsl #12
  402aac:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  402ab0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  402ab4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  402ab8:	ea4f 2202 	mov.w	r2, r2, lsl #8
  402abc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  402ac0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  402ac4:	ea4f 2600 	mov.w	r6, r0, lsl #8
  402ac8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  402acc:	429d      	cmp	r5, r3
  402ace:	bf08      	it	eq
  402ad0:	4296      	cmpeq	r6, r2
  402ad2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  402ad6:	f504 7440 	add.w	r4, r4, #768	; 0x300
  402ada:	d202      	bcs.n	402ae2 <__aeabi_ddiv+0x6e>
  402adc:	085b      	lsrs	r3, r3, #1
  402ade:	ea4f 0232 	mov.w	r2, r2, rrx
  402ae2:	1ab6      	subs	r6, r6, r2
  402ae4:	eb65 0503 	sbc.w	r5, r5, r3
  402ae8:	085b      	lsrs	r3, r3, #1
  402aea:	ea4f 0232 	mov.w	r2, r2, rrx
  402aee:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  402af2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  402af6:	ebb6 0e02 	subs.w	lr, r6, r2
  402afa:	eb75 0e03 	sbcs.w	lr, r5, r3
  402afe:	bf22      	ittt	cs
  402b00:	1ab6      	subcs	r6, r6, r2
  402b02:	4675      	movcs	r5, lr
  402b04:	ea40 000c 	orrcs.w	r0, r0, ip
  402b08:	085b      	lsrs	r3, r3, #1
  402b0a:	ea4f 0232 	mov.w	r2, r2, rrx
  402b0e:	ebb6 0e02 	subs.w	lr, r6, r2
  402b12:	eb75 0e03 	sbcs.w	lr, r5, r3
  402b16:	bf22      	ittt	cs
  402b18:	1ab6      	subcs	r6, r6, r2
  402b1a:	4675      	movcs	r5, lr
  402b1c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  402b20:	085b      	lsrs	r3, r3, #1
  402b22:	ea4f 0232 	mov.w	r2, r2, rrx
  402b26:	ebb6 0e02 	subs.w	lr, r6, r2
  402b2a:	eb75 0e03 	sbcs.w	lr, r5, r3
  402b2e:	bf22      	ittt	cs
  402b30:	1ab6      	subcs	r6, r6, r2
  402b32:	4675      	movcs	r5, lr
  402b34:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  402b38:	085b      	lsrs	r3, r3, #1
  402b3a:	ea4f 0232 	mov.w	r2, r2, rrx
  402b3e:	ebb6 0e02 	subs.w	lr, r6, r2
  402b42:	eb75 0e03 	sbcs.w	lr, r5, r3
  402b46:	bf22      	ittt	cs
  402b48:	1ab6      	subcs	r6, r6, r2
  402b4a:	4675      	movcs	r5, lr
  402b4c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  402b50:	ea55 0e06 	orrs.w	lr, r5, r6
  402b54:	d018      	beq.n	402b88 <__aeabi_ddiv+0x114>
  402b56:	ea4f 1505 	mov.w	r5, r5, lsl #4
  402b5a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  402b5e:	ea4f 1606 	mov.w	r6, r6, lsl #4
  402b62:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  402b66:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  402b6a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  402b6e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  402b72:	d1c0      	bne.n	402af6 <__aeabi_ddiv+0x82>
  402b74:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  402b78:	d10b      	bne.n	402b92 <__aeabi_ddiv+0x11e>
  402b7a:	ea41 0100 	orr.w	r1, r1, r0
  402b7e:	f04f 0000 	mov.w	r0, #0
  402b82:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  402b86:	e7b6      	b.n	402af6 <__aeabi_ddiv+0x82>
  402b88:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  402b8c:	bf04      	itt	eq
  402b8e:	4301      	orreq	r1, r0
  402b90:	2000      	moveq	r0, #0
  402b92:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  402b96:	bf88      	it	hi
  402b98:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  402b9c:	f63f aeaf 	bhi.w	4028fe <__aeabi_dmul+0xde>
  402ba0:	ebb5 0c03 	subs.w	ip, r5, r3
  402ba4:	bf04      	itt	eq
  402ba6:	ebb6 0c02 	subseq.w	ip, r6, r2
  402baa:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  402bae:	f150 0000 	adcs.w	r0, r0, #0
  402bb2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  402bb6:	bd70      	pop	{r4, r5, r6, pc}
  402bb8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  402bbc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  402bc0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  402bc4:	bfc2      	ittt	gt
  402bc6:	ebd4 050c 	rsbsgt	r5, r4, ip
  402bca:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  402bce:	bd70      	popgt	{r4, r5, r6, pc}
  402bd0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  402bd4:	f04f 0e00 	mov.w	lr, #0
  402bd8:	3c01      	subs	r4, #1
  402bda:	e690      	b.n	4028fe <__aeabi_dmul+0xde>
  402bdc:	ea45 0e06 	orr.w	lr, r5, r6
  402be0:	e68d      	b.n	4028fe <__aeabi_dmul+0xde>
  402be2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  402be6:	ea94 0f0c 	teq	r4, ip
  402bea:	bf08      	it	eq
  402bec:	ea95 0f0c 	teqeq	r5, ip
  402bf0:	f43f af3b 	beq.w	402a6a <__aeabi_dmul+0x24a>
  402bf4:	ea94 0f0c 	teq	r4, ip
  402bf8:	d10a      	bne.n	402c10 <__aeabi_ddiv+0x19c>
  402bfa:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  402bfe:	f47f af34 	bne.w	402a6a <__aeabi_dmul+0x24a>
  402c02:	ea95 0f0c 	teq	r5, ip
  402c06:	f47f af25 	bne.w	402a54 <__aeabi_dmul+0x234>
  402c0a:	4610      	mov	r0, r2
  402c0c:	4619      	mov	r1, r3
  402c0e:	e72c      	b.n	402a6a <__aeabi_dmul+0x24a>
  402c10:	ea95 0f0c 	teq	r5, ip
  402c14:	d106      	bne.n	402c24 <__aeabi_ddiv+0x1b0>
  402c16:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  402c1a:	f43f aefd 	beq.w	402a18 <__aeabi_dmul+0x1f8>
  402c1e:	4610      	mov	r0, r2
  402c20:	4619      	mov	r1, r3
  402c22:	e722      	b.n	402a6a <__aeabi_dmul+0x24a>
  402c24:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  402c28:	bf18      	it	ne
  402c2a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  402c2e:	f47f aec5 	bne.w	4029bc <__aeabi_dmul+0x19c>
  402c32:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  402c36:	f47f af0d 	bne.w	402a54 <__aeabi_dmul+0x234>
  402c3a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  402c3e:	f47f aeeb 	bne.w	402a18 <__aeabi_dmul+0x1f8>
  402c42:	e712      	b.n	402a6a <__aeabi_dmul+0x24a>

00402c44 <__gedf2>:
  402c44:	f04f 3cff 	mov.w	ip, #4294967295
  402c48:	e006      	b.n	402c58 <__cmpdf2+0x4>
  402c4a:	bf00      	nop

00402c4c <__ledf2>:
  402c4c:	f04f 0c01 	mov.w	ip, #1
  402c50:	e002      	b.n	402c58 <__cmpdf2+0x4>
  402c52:	bf00      	nop

00402c54 <__cmpdf2>:
  402c54:	f04f 0c01 	mov.w	ip, #1
  402c58:	f84d cd04 	str.w	ip, [sp, #-4]!
  402c5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  402c60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  402c64:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  402c68:	bf18      	it	ne
  402c6a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  402c6e:	d01b      	beq.n	402ca8 <__cmpdf2+0x54>
  402c70:	b001      	add	sp, #4
  402c72:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  402c76:	bf0c      	ite	eq
  402c78:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  402c7c:	ea91 0f03 	teqne	r1, r3
  402c80:	bf02      	ittt	eq
  402c82:	ea90 0f02 	teqeq	r0, r2
  402c86:	2000      	moveq	r0, #0
  402c88:	4770      	bxeq	lr
  402c8a:	f110 0f00 	cmn.w	r0, #0
  402c8e:	ea91 0f03 	teq	r1, r3
  402c92:	bf58      	it	pl
  402c94:	4299      	cmppl	r1, r3
  402c96:	bf08      	it	eq
  402c98:	4290      	cmpeq	r0, r2
  402c9a:	bf2c      	ite	cs
  402c9c:	17d8      	asrcs	r0, r3, #31
  402c9e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  402ca2:	f040 0001 	orr.w	r0, r0, #1
  402ca6:	4770      	bx	lr
  402ca8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  402cac:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  402cb0:	d102      	bne.n	402cb8 <__cmpdf2+0x64>
  402cb2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  402cb6:	d107      	bne.n	402cc8 <__cmpdf2+0x74>
  402cb8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  402cbc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  402cc0:	d1d6      	bne.n	402c70 <__cmpdf2+0x1c>
  402cc2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  402cc6:	d0d3      	beq.n	402c70 <__cmpdf2+0x1c>
  402cc8:	f85d 0b04 	ldr.w	r0, [sp], #4
  402ccc:	4770      	bx	lr
  402cce:	bf00      	nop

00402cd0 <__aeabi_cdrcmple>:
  402cd0:	4684      	mov	ip, r0
  402cd2:	4610      	mov	r0, r2
  402cd4:	4662      	mov	r2, ip
  402cd6:	468c      	mov	ip, r1
  402cd8:	4619      	mov	r1, r3
  402cda:	4663      	mov	r3, ip
  402cdc:	e000      	b.n	402ce0 <__aeabi_cdcmpeq>
  402cde:	bf00      	nop

00402ce0 <__aeabi_cdcmpeq>:
  402ce0:	b501      	push	{r0, lr}
  402ce2:	f7ff ffb7 	bl	402c54 <__cmpdf2>
  402ce6:	2800      	cmp	r0, #0
  402ce8:	bf48      	it	mi
  402cea:	f110 0f00 	cmnmi.w	r0, #0
  402cee:	bd01      	pop	{r0, pc}

00402cf0 <__aeabi_dcmpeq>:
  402cf0:	f84d ed08 	str.w	lr, [sp, #-8]!
  402cf4:	f7ff fff4 	bl	402ce0 <__aeabi_cdcmpeq>
  402cf8:	bf0c      	ite	eq
  402cfa:	2001      	moveq	r0, #1
  402cfc:	2000      	movne	r0, #0
  402cfe:	f85d fb08 	ldr.w	pc, [sp], #8
  402d02:	bf00      	nop

00402d04 <__aeabi_dcmplt>:
  402d04:	f84d ed08 	str.w	lr, [sp, #-8]!
  402d08:	f7ff ffea 	bl	402ce0 <__aeabi_cdcmpeq>
  402d0c:	bf34      	ite	cc
  402d0e:	2001      	movcc	r0, #1
  402d10:	2000      	movcs	r0, #0
  402d12:	f85d fb08 	ldr.w	pc, [sp], #8
  402d16:	bf00      	nop

00402d18 <__aeabi_dcmple>:
  402d18:	f84d ed08 	str.w	lr, [sp, #-8]!
  402d1c:	f7ff ffe0 	bl	402ce0 <__aeabi_cdcmpeq>
  402d20:	bf94      	ite	ls
  402d22:	2001      	movls	r0, #1
  402d24:	2000      	movhi	r0, #0
  402d26:	f85d fb08 	ldr.w	pc, [sp], #8
  402d2a:	bf00      	nop

00402d2c <__aeabi_dcmpge>:
  402d2c:	f84d ed08 	str.w	lr, [sp, #-8]!
  402d30:	f7ff ffce 	bl	402cd0 <__aeabi_cdrcmple>
  402d34:	bf94      	ite	ls
  402d36:	2001      	movls	r0, #1
  402d38:	2000      	movhi	r0, #0
  402d3a:	f85d fb08 	ldr.w	pc, [sp], #8
  402d3e:	bf00      	nop

00402d40 <__aeabi_dcmpgt>:
  402d40:	f84d ed08 	str.w	lr, [sp, #-8]!
  402d44:	f7ff ffc4 	bl	402cd0 <__aeabi_cdrcmple>
  402d48:	bf34      	ite	cc
  402d4a:	2001      	movcc	r0, #1
  402d4c:	2000      	movcs	r0, #0
  402d4e:	f85d fb08 	ldr.w	pc, [sp], #8
  402d52:	bf00      	nop

00402d54 <__aeabi_d2iz>:
  402d54:	ea4f 0241 	mov.w	r2, r1, lsl #1
  402d58:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  402d5c:	d215      	bcs.n	402d8a <__aeabi_d2iz+0x36>
  402d5e:	d511      	bpl.n	402d84 <__aeabi_d2iz+0x30>
  402d60:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  402d64:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  402d68:	d912      	bls.n	402d90 <__aeabi_d2iz+0x3c>
  402d6a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  402d6e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  402d72:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  402d76:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  402d7a:	fa23 f002 	lsr.w	r0, r3, r2
  402d7e:	bf18      	it	ne
  402d80:	4240      	negne	r0, r0
  402d82:	4770      	bx	lr
  402d84:	f04f 0000 	mov.w	r0, #0
  402d88:	4770      	bx	lr
  402d8a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  402d8e:	d105      	bne.n	402d9c <__aeabi_d2iz+0x48>
  402d90:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  402d94:	bf08      	it	eq
  402d96:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  402d9a:	4770      	bx	lr
  402d9c:	f04f 0000 	mov.w	r0, #0
  402da0:	4770      	bx	lr
  402da2:	bf00      	nop

00402da4 <__libc_init_array>:
  402da4:	b570      	push	{r4, r5, r6, lr}
  402da6:	4e0d      	ldr	r6, [pc, #52]	; (402ddc <__libc_init_array+0x38>)
  402da8:	4c0d      	ldr	r4, [pc, #52]	; (402de0 <__libc_init_array+0x3c>)
  402daa:	1ba4      	subs	r4, r4, r6
  402dac:	10a4      	asrs	r4, r4, #2
  402dae:	2500      	movs	r5, #0
  402db0:	42a5      	cmp	r5, r4
  402db2:	d109      	bne.n	402dc8 <__libc_init_array+0x24>
  402db4:	4e0b      	ldr	r6, [pc, #44]	; (402de4 <__libc_init_array+0x40>)
  402db6:	4c0c      	ldr	r4, [pc, #48]	; (402de8 <__libc_init_array+0x44>)
  402db8:	f003 f83a 	bl	405e30 <_init>
  402dbc:	1ba4      	subs	r4, r4, r6
  402dbe:	10a4      	asrs	r4, r4, #2
  402dc0:	2500      	movs	r5, #0
  402dc2:	42a5      	cmp	r5, r4
  402dc4:	d105      	bne.n	402dd2 <__libc_init_array+0x2e>
  402dc6:	bd70      	pop	{r4, r5, r6, pc}
  402dc8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
  402dcc:	4798      	blx	r3
  402dce:	3501      	adds	r5, #1
  402dd0:	e7ee      	b.n	402db0 <__libc_init_array+0xc>
  402dd2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
  402dd6:	4798      	blx	r3
  402dd8:	3501      	adds	r5, #1
  402dda:	e7f2      	b.n	402dc2 <__libc_init_array+0x1e>
  402ddc:	00405e3c 	.word	0x00405e3c
  402de0:	00405e3c 	.word	0x00405e3c
  402de4:	00405e3c 	.word	0x00405e3c
  402de8:	00405e40 	.word	0x00405e40

00402dec <memcpy>:
  402dec:	b510      	push	{r4, lr}
  402dee:	1e43      	subs	r3, r0, #1
  402df0:	440a      	add	r2, r1
  402df2:	4291      	cmp	r1, r2
  402df4:	d100      	bne.n	402df8 <memcpy+0xc>
  402df6:	bd10      	pop	{r4, pc}
  402df8:	f811 4b01 	ldrb.w	r4, [r1], #1
  402dfc:	f803 4f01 	strb.w	r4, [r3, #1]!
  402e00:	e7f7      	b.n	402df2 <memcpy+0x6>

00402e02 <memset>:
  402e02:	4402      	add	r2, r0
  402e04:	4603      	mov	r3, r0
  402e06:	4293      	cmp	r3, r2
  402e08:	d100      	bne.n	402e0c <memset+0xa>
  402e0a:	4770      	bx	lr
  402e0c:	f803 1b01 	strb.w	r1, [r3], #1
  402e10:	e7f9      	b.n	402e06 <memset+0x4>

00402e12 <__cvt>:
  402e12:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  402e16:	b088      	sub	sp, #32
  402e18:	2b00      	cmp	r3, #0
  402e1a:	9f14      	ldr	r7, [sp, #80]	; 0x50
  402e1c:	9912      	ldr	r1, [sp, #72]	; 0x48
  402e1e:	9d10      	ldr	r5, [sp, #64]	; 0x40
  402e20:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
  402e24:	461e      	mov	r6, r3
  402e26:	f027 0720 	bic.w	r7, r7, #32
  402e2a:	bfbb      	ittet	lt
  402e2c:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
  402e30:	461e      	movlt	r6, r3
  402e32:	2300      	movge	r3, #0
  402e34:	232d      	movlt	r3, #45	; 0x2d
  402e36:	2f46      	cmp	r7, #70	; 0x46
  402e38:	4614      	mov	r4, r2
  402e3a:	700b      	strb	r3, [r1, #0]
  402e3c:	d004      	beq.n	402e48 <__cvt+0x36>
  402e3e:	2f45      	cmp	r7, #69	; 0x45
  402e40:	d100      	bne.n	402e44 <__cvt+0x32>
  402e42:	3501      	adds	r5, #1
  402e44:	2302      	movs	r3, #2
  402e46:	e000      	b.n	402e4a <__cvt+0x38>
  402e48:	2303      	movs	r3, #3
  402e4a:	aa07      	add	r2, sp, #28
  402e4c:	9204      	str	r2, [sp, #16]
  402e4e:	aa06      	add	r2, sp, #24
  402e50:	9203      	str	r2, [sp, #12]
  402e52:	e88d 0428 	stmia.w	sp, {r3, r5, sl}
  402e56:	4622      	mov	r2, r4
  402e58:	4633      	mov	r3, r6
  402e5a:	f000 fd9d 	bl	403998 <_dtoa_r>
  402e5e:	2f47      	cmp	r7, #71	; 0x47
  402e60:	4680      	mov	r8, r0
  402e62:	d102      	bne.n	402e6a <__cvt+0x58>
  402e64:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402e66:	07db      	lsls	r3, r3, #31
  402e68:	d526      	bpl.n	402eb8 <__cvt+0xa6>
  402e6a:	2f46      	cmp	r7, #70	; 0x46
  402e6c:	eb08 0905 	add.w	r9, r8, r5
  402e70:	d111      	bne.n	402e96 <__cvt+0x84>
  402e72:	f898 3000 	ldrb.w	r3, [r8]
  402e76:	2b30      	cmp	r3, #48	; 0x30
  402e78:	d10a      	bne.n	402e90 <__cvt+0x7e>
  402e7a:	2200      	movs	r2, #0
  402e7c:	2300      	movs	r3, #0
  402e7e:	4620      	mov	r0, r4
  402e80:	4631      	mov	r1, r6
  402e82:	f7ff ff35 	bl	402cf0 <__aeabi_dcmpeq>
  402e86:	b918      	cbnz	r0, 402e90 <__cvt+0x7e>
  402e88:	f1c5 0501 	rsb	r5, r5, #1
  402e8c:	f8ca 5000 	str.w	r5, [sl]
  402e90:	f8da 3000 	ldr.w	r3, [sl]
  402e94:	4499      	add	r9, r3
  402e96:	2200      	movs	r2, #0
  402e98:	2300      	movs	r3, #0
  402e9a:	4620      	mov	r0, r4
  402e9c:	4631      	mov	r1, r6
  402e9e:	f7ff ff27 	bl	402cf0 <__aeabi_dcmpeq>
  402ea2:	b938      	cbnz	r0, 402eb4 <__cvt+0xa2>
  402ea4:	2230      	movs	r2, #48	; 0x30
  402ea6:	9b07      	ldr	r3, [sp, #28]
  402ea8:	4599      	cmp	r9, r3
  402eaa:	d905      	bls.n	402eb8 <__cvt+0xa6>
  402eac:	1c59      	adds	r1, r3, #1
  402eae:	9107      	str	r1, [sp, #28]
  402eb0:	701a      	strb	r2, [r3, #0]
  402eb2:	e7f8      	b.n	402ea6 <__cvt+0x94>
  402eb4:	f8cd 901c 	str.w	r9, [sp, #28]
  402eb8:	9b07      	ldr	r3, [sp, #28]
  402eba:	9a15      	ldr	r2, [sp, #84]	; 0x54
  402ebc:	eba3 0308 	sub.w	r3, r3, r8
  402ec0:	4640      	mov	r0, r8
  402ec2:	6013      	str	r3, [r2, #0]
  402ec4:	b008      	add	sp, #32
  402ec6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00402eca <__exponent>:
  402eca:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  402ecc:	4603      	mov	r3, r0
  402ece:	2900      	cmp	r1, #0
  402ed0:	bfb8      	it	lt
  402ed2:	4249      	neglt	r1, r1
  402ed4:	f803 2b02 	strb.w	r2, [r3], #2
  402ed8:	bfb4      	ite	lt
  402eda:	222d      	movlt	r2, #45	; 0x2d
  402edc:	222b      	movge	r2, #43	; 0x2b
  402ede:	2909      	cmp	r1, #9
  402ee0:	7042      	strb	r2, [r0, #1]
  402ee2:	dd20      	ble.n	402f26 <__exponent+0x5c>
  402ee4:	f10d 0207 	add.w	r2, sp, #7
  402ee8:	4617      	mov	r7, r2
  402eea:	260a      	movs	r6, #10
  402eec:	fb91 f5f6 	sdiv	r5, r1, r6
  402ef0:	fb06 1115 	mls	r1, r6, r5, r1
  402ef4:	3130      	adds	r1, #48	; 0x30
  402ef6:	2d09      	cmp	r5, #9
  402ef8:	f802 1c01 	strb.w	r1, [r2, #-1]
  402efc:	f102 34ff 	add.w	r4, r2, #4294967295
  402f00:	4629      	mov	r1, r5
  402f02:	dc09      	bgt.n	402f18 <__exponent+0x4e>
  402f04:	3130      	adds	r1, #48	; 0x30
  402f06:	3a02      	subs	r2, #2
  402f08:	f804 1c01 	strb.w	r1, [r4, #-1]
  402f0c:	42ba      	cmp	r2, r7
  402f0e:	461c      	mov	r4, r3
  402f10:	d304      	bcc.n	402f1c <__exponent+0x52>
  402f12:	1a20      	subs	r0, r4, r0
  402f14:	b003      	add	sp, #12
  402f16:	bdf0      	pop	{r4, r5, r6, r7, pc}
  402f18:	4622      	mov	r2, r4
  402f1a:	e7e7      	b.n	402eec <__exponent+0x22>
  402f1c:	f812 1b01 	ldrb.w	r1, [r2], #1
  402f20:	f803 1b01 	strb.w	r1, [r3], #1
  402f24:	e7f2      	b.n	402f0c <__exponent+0x42>
  402f26:	2230      	movs	r2, #48	; 0x30
  402f28:	461c      	mov	r4, r3
  402f2a:	4411      	add	r1, r2
  402f2c:	f804 2b02 	strb.w	r2, [r4], #2
  402f30:	7059      	strb	r1, [r3, #1]
  402f32:	e7ee      	b.n	402f12 <__exponent+0x48>

00402f34 <_printf_float>:
  402f34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402f38:	b091      	sub	sp, #68	; 0x44
  402f3a:	460c      	mov	r4, r1
  402f3c:	9f1a      	ldr	r7, [sp, #104]	; 0x68
  402f3e:	4693      	mov	fp, r2
  402f40:	461e      	mov	r6, r3
  402f42:	4605      	mov	r5, r0
  402f44:	f001 fc76 	bl	404834 <_localeconv_r>
  402f48:	6803      	ldr	r3, [r0, #0]
  402f4a:	9309      	str	r3, [sp, #36]	; 0x24
  402f4c:	4618      	mov	r0, r3
  402f4e:	f000 fc8d 	bl	40386c <strlen>
  402f52:	2300      	movs	r3, #0
  402f54:	930e      	str	r3, [sp, #56]	; 0x38
  402f56:	683b      	ldr	r3, [r7, #0]
  402f58:	900a      	str	r0, [sp, #40]	; 0x28
  402f5a:	3307      	adds	r3, #7
  402f5c:	f023 0307 	bic.w	r3, r3, #7
  402f60:	f103 0208 	add.w	r2, r3, #8
  402f64:	f894 8018 	ldrb.w	r8, [r4, #24]
  402f68:	f8d4 a000 	ldr.w	sl, [r4]
  402f6c:	603a      	str	r2, [r7, #0]
  402f6e:	e9d3 2300 	ldrd	r2, r3, [r3]
  402f72:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
  402f76:	f8d4 904c 	ldr.w	r9, [r4, #76]	; 0x4c
  402f7a:	6ca7      	ldr	r7, [r4, #72]	; 0x48
  402f7c:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
  402f80:	930b      	str	r3, [sp, #44]	; 0x2c
  402f82:	f04f 32ff 	mov.w	r2, #4294967295
  402f86:	4ba6      	ldr	r3, [pc, #664]	; (403220 <_printf_float+0x2ec>)
  402f88:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402f8a:	4638      	mov	r0, r7
  402f8c:	f002 fb86 	bl	40569c <__aeabi_dcmpun>
  402f90:	2800      	cmp	r0, #0
  402f92:	f040 81f7 	bne.w	403384 <_printf_float+0x450>
  402f96:	f04f 32ff 	mov.w	r2, #4294967295
  402f9a:	4ba1      	ldr	r3, [pc, #644]	; (403220 <_printf_float+0x2ec>)
  402f9c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402f9e:	4638      	mov	r0, r7
  402fa0:	f7ff feba 	bl	402d18 <__aeabi_dcmple>
  402fa4:	2800      	cmp	r0, #0
  402fa6:	f040 81ed 	bne.w	403384 <_printf_float+0x450>
  402faa:	2200      	movs	r2, #0
  402fac:	2300      	movs	r3, #0
  402fae:	4638      	mov	r0, r7
  402fb0:	4649      	mov	r1, r9
  402fb2:	f7ff fea7 	bl	402d04 <__aeabi_dcmplt>
  402fb6:	b110      	cbz	r0, 402fbe <_printf_float+0x8a>
  402fb8:	232d      	movs	r3, #45	; 0x2d
  402fba:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  402fbe:	4b99      	ldr	r3, [pc, #612]	; (403224 <_printf_float+0x2f0>)
  402fc0:	4f99      	ldr	r7, [pc, #612]	; (403228 <_printf_float+0x2f4>)
  402fc2:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
  402fc6:	bf98      	it	ls
  402fc8:	461f      	movls	r7, r3
  402fca:	2303      	movs	r3, #3
  402fcc:	6123      	str	r3, [r4, #16]
  402fce:	f02a 0304 	bic.w	r3, sl, #4
  402fd2:	6023      	str	r3, [r4, #0]
  402fd4:	f04f 0900 	mov.w	r9, #0
  402fd8:	9600      	str	r6, [sp, #0]
  402fda:	465b      	mov	r3, fp
  402fdc:	aa0f      	add	r2, sp, #60	; 0x3c
  402fde:	4621      	mov	r1, r4
  402fe0:	4628      	mov	r0, r5
  402fe2:	f000 f9df 	bl	4033a4 <_printf_common>
  402fe6:	3001      	adds	r0, #1
  402fe8:	f040 809a 	bne.w	403120 <_printf_float+0x1ec>
  402fec:	f04f 30ff 	mov.w	r0, #4294967295
  402ff0:	b011      	add	sp, #68	; 0x44
  402ff2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402ff6:	6862      	ldr	r2, [r4, #4]
  402ff8:	1c53      	adds	r3, r2, #1
  402ffa:	a80e      	add	r0, sp, #56	; 0x38
  402ffc:	f44a 6380 	orr.w	r3, sl, #1024	; 0x400
  403000:	f10d 0e34 	add.w	lr, sp, #52	; 0x34
  403004:	d141      	bne.n	40308a <_printf_float+0x156>
  403006:	2206      	movs	r2, #6
  403008:	6062      	str	r2, [r4, #4]
  40300a:	6023      	str	r3, [r4, #0]
  40300c:	2100      	movs	r1, #0
  40300e:	f10d 0233 	add.w	r2, sp, #51	; 0x33
  403012:	9301      	str	r3, [sp, #4]
  403014:	6863      	ldr	r3, [r4, #4]
  403016:	9005      	str	r0, [sp, #20]
  403018:	9202      	str	r2, [sp, #8]
  40301a:	9300      	str	r3, [sp, #0]
  40301c:	463a      	mov	r2, r7
  40301e:	464b      	mov	r3, r9
  403020:	9106      	str	r1, [sp, #24]
  403022:	f8cd 8010 	str.w	r8, [sp, #16]
  403026:	f8cd e00c 	str.w	lr, [sp, #12]
  40302a:	4628      	mov	r0, r5
  40302c:	f7ff fef1 	bl	402e12 <__cvt>
  403030:	f008 03df 	and.w	r3, r8, #223	; 0xdf
  403034:	2b47      	cmp	r3, #71	; 0x47
  403036:	4607      	mov	r7, r0
  403038:	d109      	bne.n	40304e <_printf_float+0x11a>
  40303a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40303c:	1cd8      	adds	r0, r3, #3
  40303e:	db02      	blt.n	403046 <_printf_float+0x112>
  403040:	6862      	ldr	r2, [r4, #4]
  403042:	4293      	cmp	r3, r2
  403044:	dd59      	ble.n	4030fa <_printf_float+0x1c6>
  403046:	f1a8 0802 	sub.w	r8, r8, #2
  40304a:	fa5f f888 	uxtb.w	r8, r8
  40304e:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
  403052:	990d      	ldr	r1, [sp, #52]	; 0x34
  403054:	d836      	bhi.n	4030c4 <_printf_float+0x190>
  403056:	3901      	subs	r1, #1
  403058:	4642      	mov	r2, r8
  40305a:	f104 0050 	add.w	r0, r4, #80	; 0x50
  40305e:	910d      	str	r1, [sp, #52]	; 0x34
  403060:	f7ff ff33 	bl	402eca <__exponent>
  403064:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403066:	1883      	adds	r3, r0, r2
  403068:	2a01      	cmp	r2, #1
  40306a:	4681      	mov	r9, r0
  40306c:	6123      	str	r3, [r4, #16]
  40306e:	dc02      	bgt.n	403076 <_printf_float+0x142>
  403070:	6822      	ldr	r2, [r4, #0]
  403072:	07d1      	lsls	r1, r2, #31
  403074:	d501      	bpl.n	40307a <_printf_float+0x146>
  403076:	3301      	adds	r3, #1
  403078:	6123      	str	r3, [r4, #16]
  40307a:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
  40307e:	2b00      	cmp	r3, #0
  403080:	d0aa      	beq.n	402fd8 <_printf_float+0xa4>
  403082:	232d      	movs	r3, #45	; 0x2d
  403084:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  403088:	e7a6      	b.n	402fd8 <_printf_float+0xa4>
  40308a:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
  40308e:	d002      	beq.n	403096 <_printf_float+0x162>
  403090:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
  403094:	d1b9      	bne.n	40300a <_printf_float+0xd6>
  403096:	b19a      	cbz	r2, 4030c0 <_printf_float+0x18c>
  403098:	2100      	movs	r1, #0
  40309a:	9106      	str	r1, [sp, #24]
  40309c:	f10d 0133 	add.w	r1, sp, #51	; 0x33
  4030a0:	e88d 000c 	stmia.w	sp, {r2, r3}
  4030a4:	6023      	str	r3, [r4, #0]
  4030a6:	9005      	str	r0, [sp, #20]
  4030a8:	463a      	mov	r2, r7
  4030aa:	f8cd 8010 	str.w	r8, [sp, #16]
  4030ae:	f8cd e00c 	str.w	lr, [sp, #12]
  4030b2:	9102      	str	r1, [sp, #8]
  4030b4:	464b      	mov	r3, r9
  4030b6:	4628      	mov	r0, r5
  4030b8:	f7ff feab 	bl	402e12 <__cvt>
  4030bc:	4607      	mov	r7, r0
  4030be:	e7bc      	b.n	40303a <_printf_float+0x106>
  4030c0:	2201      	movs	r2, #1
  4030c2:	e7a1      	b.n	403008 <_printf_float+0xd4>
  4030c4:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
  4030c8:	d119      	bne.n	4030fe <_printf_float+0x1ca>
  4030ca:	2900      	cmp	r1, #0
  4030cc:	6863      	ldr	r3, [r4, #4]
  4030ce:	dd0c      	ble.n	4030ea <_printf_float+0x1b6>
  4030d0:	6121      	str	r1, [r4, #16]
  4030d2:	b913      	cbnz	r3, 4030da <_printf_float+0x1a6>
  4030d4:	6822      	ldr	r2, [r4, #0]
  4030d6:	07d2      	lsls	r2, r2, #31
  4030d8:	d502      	bpl.n	4030e0 <_printf_float+0x1ac>
  4030da:	3301      	adds	r3, #1
  4030dc:	440b      	add	r3, r1
  4030de:	6123      	str	r3, [r4, #16]
  4030e0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4030e2:	65a3      	str	r3, [r4, #88]	; 0x58
  4030e4:	f04f 0900 	mov.w	r9, #0
  4030e8:	e7c7      	b.n	40307a <_printf_float+0x146>
  4030ea:	b913      	cbnz	r3, 4030f2 <_printf_float+0x1be>
  4030ec:	6822      	ldr	r2, [r4, #0]
  4030ee:	07d0      	lsls	r0, r2, #31
  4030f0:	d501      	bpl.n	4030f6 <_printf_float+0x1c2>
  4030f2:	3302      	adds	r3, #2
  4030f4:	e7f3      	b.n	4030de <_printf_float+0x1aa>
  4030f6:	2301      	movs	r3, #1
  4030f8:	e7f1      	b.n	4030de <_printf_float+0x1aa>
  4030fa:	f04f 0867 	mov.w	r8, #103	; 0x67
  4030fe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403100:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403102:	4293      	cmp	r3, r2
  403104:	db05      	blt.n	403112 <_printf_float+0x1de>
  403106:	6822      	ldr	r2, [r4, #0]
  403108:	6123      	str	r3, [r4, #16]
  40310a:	07d1      	lsls	r1, r2, #31
  40310c:	d5e8      	bpl.n	4030e0 <_printf_float+0x1ac>
  40310e:	3301      	adds	r3, #1
  403110:	e7e5      	b.n	4030de <_printf_float+0x1aa>
  403112:	2b00      	cmp	r3, #0
  403114:	bfd4      	ite	le
  403116:	f1c3 0302 	rsble	r3, r3, #2
  40311a:	2301      	movgt	r3, #1
  40311c:	4413      	add	r3, r2
  40311e:	e7de      	b.n	4030de <_printf_float+0x1aa>
  403120:	6823      	ldr	r3, [r4, #0]
  403122:	055a      	lsls	r2, r3, #21
  403124:	d407      	bmi.n	403136 <_printf_float+0x202>
  403126:	6923      	ldr	r3, [r4, #16]
  403128:	463a      	mov	r2, r7
  40312a:	4659      	mov	r1, fp
  40312c:	4628      	mov	r0, r5
  40312e:	47b0      	blx	r6
  403130:	3001      	adds	r0, #1
  403132:	d12a      	bne.n	40318a <_printf_float+0x256>
  403134:	e75a      	b.n	402fec <_printf_float+0xb8>
  403136:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
  40313a:	f240 80dc 	bls.w	4032f6 <_printf_float+0x3c2>
  40313e:	2200      	movs	r2, #0
  403140:	2300      	movs	r3, #0
  403142:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
  403146:	f7ff fdd3 	bl	402cf0 <__aeabi_dcmpeq>
  40314a:	2800      	cmp	r0, #0
  40314c:	d039      	beq.n	4031c2 <_printf_float+0x28e>
  40314e:	2301      	movs	r3, #1
  403150:	4a36      	ldr	r2, [pc, #216]	; (40322c <_printf_float+0x2f8>)
  403152:	4659      	mov	r1, fp
  403154:	4628      	mov	r0, r5
  403156:	47b0      	blx	r6
  403158:	3001      	adds	r0, #1
  40315a:	f43f af47 	beq.w	402fec <_printf_float+0xb8>
  40315e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403160:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  403162:	429a      	cmp	r2, r3
  403164:	db02      	blt.n	40316c <_printf_float+0x238>
  403166:	6823      	ldr	r3, [r4, #0]
  403168:	07d8      	lsls	r0, r3, #31
  40316a:	d50e      	bpl.n	40318a <_printf_float+0x256>
  40316c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40316e:	9a09      	ldr	r2, [sp, #36]	; 0x24
  403170:	4659      	mov	r1, fp
  403172:	4628      	mov	r0, r5
  403174:	47b0      	blx	r6
  403176:	3001      	adds	r0, #1
  403178:	f43f af38 	beq.w	402fec <_printf_float+0xb8>
  40317c:	2700      	movs	r7, #0
  40317e:	f104 081a 	add.w	r8, r4, #26
  403182:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403184:	3b01      	subs	r3, #1
  403186:	429f      	cmp	r7, r3
  403188:	db11      	blt.n	4031ae <_printf_float+0x27a>
  40318a:	6823      	ldr	r3, [r4, #0]
  40318c:	079f      	lsls	r7, r3, #30
  40318e:	d508      	bpl.n	4031a2 <_printf_float+0x26e>
  403190:	2700      	movs	r7, #0
  403192:	f104 0819 	add.w	r8, r4, #25
  403196:	68e3      	ldr	r3, [r4, #12]
  403198:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40319a:	1a9b      	subs	r3, r3, r2
  40319c:	429f      	cmp	r7, r3
  40319e:	f2c0 80e7 	blt.w	403370 <_printf_float+0x43c>
  4031a2:	68e0      	ldr	r0, [r4, #12]
  4031a4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4031a6:	4298      	cmp	r0, r3
  4031a8:	bfb8      	it	lt
  4031aa:	4618      	movlt	r0, r3
  4031ac:	e720      	b.n	402ff0 <_printf_float+0xbc>
  4031ae:	2301      	movs	r3, #1
  4031b0:	4642      	mov	r2, r8
  4031b2:	4659      	mov	r1, fp
  4031b4:	4628      	mov	r0, r5
  4031b6:	47b0      	blx	r6
  4031b8:	3001      	adds	r0, #1
  4031ba:	f43f af17 	beq.w	402fec <_printf_float+0xb8>
  4031be:	3701      	adds	r7, #1
  4031c0:	e7df      	b.n	403182 <_printf_float+0x24e>
  4031c2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4031c4:	2b00      	cmp	r3, #0
  4031c6:	dc33      	bgt.n	403230 <_printf_float+0x2fc>
  4031c8:	2301      	movs	r3, #1
  4031ca:	4a18      	ldr	r2, [pc, #96]	; (40322c <_printf_float+0x2f8>)
  4031cc:	4659      	mov	r1, fp
  4031ce:	4628      	mov	r0, r5
  4031d0:	47b0      	blx	r6
  4031d2:	3001      	adds	r0, #1
  4031d4:	f43f af0a 	beq.w	402fec <_printf_float+0xb8>
  4031d8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4031da:	b923      	cbnz	r3, 4031e6 <_printf_float+0x2b2>
  4031dc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4031de:	b913      	cbnz	r3, 4031e6 <_printf_float+0x2b2>
  4031e0:	6823      	ldr	r3, [r4, #0]
  4031e2:	07d9      	lsls	r1, r3, #31
  4031e4:	d5d1      	bpl.n	40318a <_printf_float+0x256>
  4031e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4031e8:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4031ea:	4659      	mov	r1, fp
  4031ec:	4628      	mov	r0, r5
  4031ee:	47b0      	blx	r6
  4031f0:	3001      	adds	r0, #1
  4031f2:	f43f aefb 	beq.w	402fec <_printf_float+0xb8>
  4031f6:	f04f 0800 	mov.w	r8, #0
  4031fa:	f104 091a 	add.w	r9, r4, #26
  4031fe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403200:	425b      	negs	r3, r3
  403202:	4598      	cmp	r8, r3
  403204:	db01      	blt.n	40320a <_printf_float+0x2d6>
  403206:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403208:	e78e      	b.n	403128 <_printf_float+0x1f4>
  40320a:	2301      	movs	r3, #1
  40320c:	464a      	mov	r2, r9
  40320e:	4659      	mov	r1, fp
  403210:	4628      	mov	r0, r5
  403212:	47b0      	blx	r6
  403214:	3001      	adds	r0, #1
  403216:	f43f aee9 	beq.w	402fec <_printf_float+0xb8>
  40321a:	f108 0801 	add.w	r8, r8, #1
  40321e:	e7ee      	b.n	4031fe <_printf_float+0x2ca>
  403220:	7fefffff 	.word	0x7fefffff
  403224:	00405b70 	.word	0x00405b70
  403228:	00405b74 	.word	0x00405b74
  40322c:	00405b80 	.word	0x00405b80
  403230:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403232:	6da3      	ldr	r3, [r4, #88]	; 0x58
  403234:	429a      	cmp	r2, r3
  403236:	bfa8      	it	ge
  403238:	461a      	movge	r2, r3
  40323a:	2a00      	cmp	r2, #0
  40323c:	4690      	mov	r8, r2
  40323e:	dc36      	bgt.n	4032ae <_printf_float+0x37a>
  403240:	f104 031a 	add.w	r3, r4, #26
  403244:	f04f 0a00 	mov.w	sl, #0
  403248:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
  40324c:	930b      	str	r3, [sp, #44]	; 0x2c
  40324e:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
  403252:	eba9 0308 	sub.w	r3, r9, r8
  403256:	459a      	cmp	sl, r3
  403258:	db31      	blt.n	4032be <_printf_float+0x38a>
  40325a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40325c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40325e:	429a      	cmp	r2, r3
  403260:	db38      	blt.n	4032d4 <_printf_float+0x3a0>
  403262:	6823      	ldr	r3, [r4, #0]
  403264:	07da      	lsls	r2, r3, #31
  403266:	d435      	bmi.n	4032d4 <_printf_float+0x3a0>
  403268:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40326a:	990d      	ldr	r1, [sp, #52]	; 0x34
  40326c:	eba3 0209 	sub.w	r2, r3, r9
  403270:	eba3 0801 	sub.w	r8, r3, r1
  403274:	4590      	cmp	r8, r2
  403276:	bfa8      	it	ge
  403278:	4690      	movge	r8, r2
  40327a:	f1b8 0f00 	cmp.w	r8, #0
  40327e:	dc31      	bgt.n	4032e4 <_printf_float+0x3b0>
  403280:	2700      	movs	r7, #0
  403282:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
  403286:	f104 091a 	add.w	r9, r4, #26
  40328a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40328c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40328e:	1a9b      	subs	r3, r3, r2
  403290:	eba3 0308 	sub.w	r3, r3, r8
  403294:	429f      	cmp	r7, r3
  403296:	f6bf af78 	bge.w	40318a <_printf_float+0x256>
  40329a:	2301      	movs	r3, #1
  40329c:	464a      	mov	r2, r9
  40329e:	4659      	mov	r1, fp
  4032a0:	4628      	mov	r0, r5
  4032a2:	47b0      	blx	r6
  4032a4:	3001      	adds	r0, #1
  4032a6:	f43f aea1 	beq.w	402fec <_printf_float+0xb8>
  4032aa:	3701      	adds	r7, #1
  4032ac:	e7ed      	b.n	40328a <_printf_float+0x356>
  4032ae:	4613      	mov	r3, r2
  4032b0:	4659      	mov	r1, fp
  4032b2:	463a      	mov	r2, r7
  4032b4:	4628      	mov	r0, r5
  4032b6:	47b0      	blx	r6
  4032b8:	3001      	adds	r0, #1
  4032ba:	d1c1      	bne.n	403240 <_printf_float+0x30c>
  4032bc:	e696      	b.n	402fec <_printf_float+0xb8>
  4032be:	2301      	movs	r3, #1
  4032c0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4032c2:	4659      	mov	r1, fp
  4032c4:	4628      	mov	r0, r5
  4032c6:	47b0      	blx	r6
  4032c8:	3001      	adds	r0, #1
  4032ca:	f43f ae8f 	beq.w	402fec <_printf_float+0xb8>
  4032ce:	f10a 0a01 	add.w	sl, sl, #1
  4032d2:	e7bc      	b.n	40324e <_printf_float+0x31a>
  4032d4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4032d6:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4032d8:	4659      	mov	r1, fp
  4032da:	4628      	mov	r0, r5
  4032dc:	47b0      	blx	r6
  4032de:	3001      	adds	r0, #1
  4032e0:	d1c2      	bne.n	403268 <_printf_float+0x334>
  4032e2:	e683      	b.n	402fec <_printf_float+0xb8>
  4032e4:	4643      	mov	r3, r8
  4032e6:	eb07 0209 	add.w	r2, r7, r9
  4032ea:	4659      	mov	r1, fp
  4032ec:	4628      	mov	r0, r5
  4032ee:	47b0      	blx	r6
  4032f0:	3001      	adds	r0, #1
  4032f2:	d1c5      	bne.n	403280 <_printf_float+0x34c>
  4032f4:	e67a      	b.n	402fec <_printf_float+0xb8>
  4032f6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4032f8:	2a01      	cmp	r2, #1
  4032fa:	dc01      	bgt.n	403300 <_printf_float+0x3cc>
  4032fc:	07db      	lsls	r3, r3, #31
  4032fe:	d534      	bpl.n	40336a <_printf_float+0x436>
  403300:	2301      	movs	r3, #1
  403302:	463a      	mov	r2, r7
  403304:	4659      	mov	r1, fp
  403306:	4628      	mov	r0, r5
  403308:	47b0      	blx	r6
  40330a:	3001      	adds	r0, #1
  40330c:	f43f ae6e 	beq.w	402fec <_printf_float+0xb8>
  403310:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403312:	9a09      	ldr	r2, [sp, #36]	; 0x24
  403314:	4659      	mov	r1, fp
  403316:	4628      	mov	r0, r5
  403318:	47b0      	blx	r6
  40331a:	3001      	adds	r0, #1
  40331c:	f43f ae66 	beq.w	402fec <_printf_float+0xb8>
  403320:	2200      	movs	r2, #0
  403322:	2300      	movs	r3, #0
  403324:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
  403328:	f7ff fce2 	bl	402cf0 <__aeabi_dcmpeq>
  40332c:	b150      	cbz	r0, 403344 <_printf_float+0x410>
  40332e:	2700      	movs	r7, #0
  403330:	f104 081a 	add.w	r8, r4, #26
  403334:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403336:	3b01      	subs	r3, #1
  403338:	429f      	cmp	r7, r3
  40333a:	db0c      	blt.n	403356 <_printf_float+0x422>
  40333c:	464b      	mov	r3, r9
  40333e:	f104 0250 	add.w	r2, r4, #80	; 0x50
  403342:	e6f2      	b.n	40312a <_printf_float+0x1f6>
  403344:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403346:	1c7a      	adds	r2, r7, #1
  403348:	3b01      	subs	r3, #1
  40334a:	4659      	mov	r1, fp
  40334c:	4628      	mov	r0, r5
  40334e:	47b0      	blx	r6
  403350:	3001      	adds	r0, #1
  403352:	d1f3      	bne.n	40333c <_printf_float+0x408>
  403354:	e64a      	b.n	402fec <_printf_float+0xb8>
  403356:	2301      	movs	r3, #1
  403358:	4642      	mov	r2, r8
  40335a:	4659      	mov	r1, fp
  40335c:	4628      	mov	r0, r5
  40335e:	47b0      	blx	r6
  403360:	3001      	adds	r0, #1
  403362:	f43f ae43 	beq.w	402fec <_printf_float+0xb8>
  403366:	3701      	adds	r7, #1
  403368:	e7e4      	b.n	403334 <_printf_float+0x400>
  40336a:	2301      	movs	r3, #1
  40336c:	463a      	mov	r2, r7
  40336e:	e7ec      	b.n	40334a <_printf_float+0x416>
  403370:	2301      	movs	r3, #1
  403372:	4642      	mov	r2, r8
  403374:	4659      	mov	r1, fp
  403376:	4628      	mov	r0, r5
  403378:	47b0      	blx	r6
  40337a:	3001      	adds	r0, #1
  40337c:	f43f ae36 	beq.w	402fec <_printf_float+0xb8>
  403380:	3701      	adds	r7, #1
  403382:	e708      	b.n	403196 <_printf_float+0x262>
  403384:	463a      	mov	r2, r7
  403386:	464b      	mov	r3, r9
  403388:	4638      	mov	r0, r7
  40338a:	4649      	mov	r1, r9
  40338c:	f002 f986 	bl	40569c <__aeabi_dcmpun>
  403390:	2800      	cmp	r0, #0
  403392:	f43f ae30 	beq.w	402ff6 <_printf_float+0xc2>
  403396:	4b01      	ldr	r3, [pc, #4]	; (40339c <_printf_float+0x468>)
  403398:	4f01      	ldr	r7, [pc, #4]	; (4033a0 <_printf_float+0x46c>)
  40339a:	e612      	b.n	402fc2 <_printf_float+0x8e>
  40339c:	00405b78 	.word	0x00405b78
  4033a0:	00405b7c 	.word	0x00405b7c

004033a4 <_printf_common>:
  4033a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4033a8:	4691      	mov	r9, r2
  4033aa:	461f      	mov	r7, r3
  4033ac:	688a      	ldr	r2, [r1, #8]
  4033ae:	690b      	ldr	r3, [r1, #16]
  4033b0:	f8dd 8020 	ldr.w	r8, [sp, #32]
  4033b4:	4293      	cmp	r3, r2
  4033b6:	bfb8      	it	lt
  4033b8:	4613      	movlt	r3, r2
  4033ba:	f8c9 3000 	str.w	r3, [r9]
  4033be:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
  4033c2:	4606      	mov	r6, r0
  4033c4:	460c      	mov	r4, r1
  4033c6:	b112      	cbz	r2, 4033ce <_printf_common+0x2a>
  4033c8:	3301      	adds	r3, #1
  4033ca:	f8c9 3000 	str.w	r3, [r9]
  4033ce:	6823      	ldr	r3, [r4, #0]
  4033d0:	0699      	lsls	r1, r3, #26
  4033d2:	bf42      	ittt	mi
  4033d4:	f8d9 3000 	ldrmi.w	r3, [r9]
  4033d8:	3302      	addmi	r3, #2
  4033da:	f8c9 3000 	strmi.w	r3, [r9]
  4033de:	6825      	ldr	r5, [r4, #0]
  4033e0:	f015 0506 	ands.w	r5, r5, #6
  4033e4:	d107      	bne.n	4033f6 <_printf_common+0x52>
  4033e6:	f104 0a19 	add.w	sl, r4, #25
  4033ea:	68e3      	ldr	r3, [r4, #12]
  4033ec:	f8d9 2000 	ldr.w	r2, [r9]
  4033f0:	1a9b      	subs	r3, r3, r2
  4033f2:	429d      	cmp	r5, r3
  4033f4:	db29      	blt.n	40344a <_printf_common+0xa6>
  4033f6:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
  4033fa:	6822      	ldr	r2, [r4, #0]
  4033fc:	3300      	adds	r3, #0
  4033fe:	bf18      	it	ne
  403400:	2301      	movne	r3, #1
  403402:	0692      	lsls	r2, r2, #26
  403404:	d42e      	bmi.n	403464 <_printf_common+0xc0>
  403406:	f104 0243 	add.w	r2, r4, #67	; 0x43
  40340a:	4639      	mov	r1, r7
  40340c:	4630      	mov	r0, r6
  40340e:	47c0      	blx	r8
  403410:	3001      	adds	r0, #1
  403412:	d021      	beq.n	403458 <_printf_common+0xb4>
  403414:	6823      	ldr	r3, [r4, #0]
  403416:	68e5      	ldr	r5, [r4, #12]
  403418:	f8d9 2000 	ldr.w	r2, [r9]
  40341c:	f003 0306 	and.w	r3, r3, #6
  403420:	2b04      	cmp	r3, #4
  403422:	bf08      	it	eq
  403424:	1aad      	subeq	r5, r5, r2
  403426:	68a3      	ldr	r3, [r4, #8]
  403428:	6922      	ldr	r2, [r4, #16]
  40342a:	bf0c      	ite	eq
  40342c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
  403430:	2500      	movne	r5, #0
  403432:	4293      	cmp	r3, r2
  403434:	bfc4      	itt	gt
  403436:	1a9b      	subgt	r3, r3, r2
  403438:	18ed      	addgt	r5, r5, r3
  40343a:	f04f 0900 	mov.w	r9, #0
  40343e:	341a      	adds	r4, #26
  403440:	454d      	cmp	r5, r9
  403442:	d11b      	bne.n	40347c <_printf_common+0xd8>
  403444:	2000      	movs	r0, #0
  403446:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40344a:	2301      	movs	r3, #1
  40344c:	4652      	mov	r2, sl
  40344e:	4639      	mov	r1, r7
  403450:	4630      	mov	r0, r6
  403452:	47c0      	blx	r8
  403454:	3001      	adds	r0, #1
  403456:	d103      	bne.n	403460 <_printf_common+0xbc>
  403458:	f04f 30ff 	mov.w	r0, #4294967295
  40345c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403460:	3501      	adds	r5, #1
  403462:	e7c2      	b.n	4033ea <_printf_common+0x46>
  403464:	18e1      	adds	r1, r4, r3
  403466:	1c5a      	adds	r2, r3, #1
  403468:	2030      	movs	r0, #48	; 0x30
  40346a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
  40346e:	4422      	add	r2, r4
  403470:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
  403474:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
  403478:	3302      	adds	r3, #2
  40347a:	e7c4      	b.n	403406 <_printf_common+0x62>
  40347c:	2301      	movs	r3, #1
  40347e:	4622      	mov	r2, r4
  403480:	4639      	mov	r1, r7
  403482:	4630      	mov	r0, r6
  403484:	47c0      	blx	r8
  403486:	3001      	adds	r0, #1
  403488:	d0e6      	beq.n	403458 <_printf_common+0xb4>
  40348a:	f109 0901 	add.w	r9, r9, #1
  40348e:	e7d7      	b.n	403440 <_printf_common+0x9c>

00403490 <_printf_i>:
  403490:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  403494:	4617      	mov	r7, r2
  403496:	7e0a      	ldrb	r2, [r1, #24]
  403498:	b085      	sub	sp, #20
  40349a:	2a6e      	cmp	r2, #110	; 0x6e
  40349c:	4698      	mov	r8, r3
  40349e:	4606      	mov	r6, r0
  4034a0:	460c      	mov	r4, r1
  4034a2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4034a4:	f101 0e43 	add.w	lr, r1, #67	; 0x43
  4034a8:	f000 80bc 	beq.w	403624 <_printf_i+0x194>
  4034ac:	d81a      	bhi.n	4034e4 <_printf_i+0x54>
  4034ae:	2a63      	cmp	r2, #99	; 0x63
  4034b0:	d02e      	beq.n	403510 <_printf_i+0x80>
  4034b2:	d80a      	bhi.n	4034ca <_printf_i+0x3a>
  4034b4:	2a00      	cmp	r2, #0
  4034b6:	f000 80c8 	beq.w	40364a <_printf_i+0x1ba>
  4034ba:	2a58      	cmp	r2, #88	; 0x58
  4034bc:	f000 808a 	beq.w	4035d4 <_printf_i+0x144>
  4034c0:	f104 0542 	add.w	r5, r4, #66	; 0x42
  4034c4:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
  4034c8:	e02a      	b.n	403520 <_printf_i+0x90>
  4034ca:	2a64      	cmp	r2, #100	; 0x64
  4034cc:	d001      	beq.n	4034d2 <_printf_i+0x42>
  4034ce:	2a69      	cmp	r2, #105	; 0x69
  4034d0:	d1f6      	bne.n	4034c0 <_printf_i+0x30>
  4034d2:	6821      	ldr	r1, [r4, #0]
  4034d4:	681a      	ldr	r2, [r3, #0]
  4034d6:	f011 0f80 	tst.w	r1, #128	; 0x80
  4034da:	d023      	beq.n	403524 <_printf_i+0x94>
  4034dc:	1d11      	adds	r1, r2, #4
  4034de:	6019      	str	r1, [r3, #0]
  4034e0:	6813      	ldr	r3, [r2, #0]
  4034e2:	e027      	b.n	403534 <_printf_i+0xa4>
  4034e4:	2a73      	cmp	r2, #115	; 0x73
  4034e6:	f000 80b4 	beq.w	403652 <_printf_i+0x1c2>
  4034ea:	d808      	bhi.n	4034fe <_printf_i+0x6e>
  4034ec:	2a6f      	cmp	r2, #111	; 0x6f
  4034ee:	d02a      	beq.n	403546 <_printf_i+0xb6>
  4034f0:	2a70      	cmp	r2, #112	; 0x70
  4034f2:	d1e5      	bne.n	4034c0 <_printf_i+0x30>
  4034f4:	680a      	ldr	r2, [r1, #0]
  4034f6:	f042 0220 	orr.w	r2, r2, #32
  4034fa:	600a      	str	r2, [r1, #0]
  4034fc:	e003      	b.n	403506 <_printf_i+0x76>
  4034fe:	2a75      	cmp	r2, #117	; 0x75
  403500:	d021      	beq.n	403546 <_printf_i+0xb6>
  403502:	2a78      	cmp	r2, #120	; 0x78
  403504:	d1dc      	bne.n	4034c0 <_printf_i+0x30>
  403506:	2278      	movs	r2, #120	; 0x78
  403508:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
  40350c:	496e      	ldr	r1, [pc, #440]	; (4036c8 <_printf_i+0x238>)
  40350e:	e064      	b.n	4035da <_printf_i+0x14a>
  403510:	681a      	ldr	r2, [r3, #0]
  403512:	f101 0542 	add.w	r5, r1, #66	; 0x42
  403516:	1d11      	adds	r1, r2, #4
  403518:	6019      	str	r1, [r3, #0]
  40351a:	6813      	ldr	r3, [r2, #0]
  40351c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
  403520:	2301      	movs	r3, #1
  403522:	e0a3      	b.n	40366c <_printf_i+0x1dc>
  403524:	f011 0f40 	tst.w	r1, #64	; 0x40
  403528:	f102 0104 	add.w	r1, r2, #4
  40352c:	6019      	str	r1, [r3, #0]
  40352e:	d0d7      	beq.n	4034e0 <_printf_i+0x50>
  403530:	f9b2 3000 	ldrsh.w	r3, [r2]
  403534:	2b00      	cmp	r3, #0
  403536:	da03      	bge.n	403540 <_printf_i+0xb0>
  403538:	222d      	movs	r2, #45	; 0x2d
  40353a:	425b      	negs	r3, r3
  40353c:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
  403540:	4962      	ldr	r1, [pc, #392]	; (4036cc <_printf_i+0x23c>)
  403542:	220a      	movs	r2, #10
  403544:	e017      	b.n	403576 <_printf_i+0xe6>
  403546:	6820      	ldr	r0, [r4, #0]
  403548:	6819      	ldr	r1, [r3, #0]
  40354a:	f010 0f80 	tst.w	r0, #128	; 0x80
  40354e:	d003      	beq.n	403558 <_printf_i+0xc8>
  403550:	1d08      	adds	r0, r1, #4
  403552:	6018      	str	r0, [r3, #0]
  403554:	680b      	ldr	r3, [r1, #0]
  403556:	e006      	b.n	403566 <_printf_i+0xd6>
  403558:	f010 0f40 	tst.w	r0, #64	; 0x40
  40355c:	f101 0004 	add.w	r0, r1, #4
  403560:	6018      	str	r0, [r3, #0]
  403562:	d0f7      	beq.n	403554 <_printf_i+0xc4>
  403564:	880b      	ldrh	r3, [r1, #0]
  403566:	4959      	ldr	r1, [pc, #356]	; (4036cc <_printf_i+0x23c>)
  403568:	2a6f      	cmp	r2, #111	; 0x6f
  40356a:	bf14      	ite	ne
  40356c:	220a      	movne	r2, #10
  40356e:	2208      	moveq	r2, #8
  403570:	2000      	movs	r0, #0
  403572:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
  403576:	6865      	ldr	r5, [r4, #4]
  403578:	60a5      	str	r5, [r4, #8]
  40357a:	2d00      	cmp	r5, #0
  40357c:	f2c0 809c 	blt.w	4036b8 <_printf_i+0x228>
  403580:	6820      	ldr	r0, [r4, #0]
  403582:	f020 0004 	bic.w	r0, r0, #4
  403586:	6020      	str	r0, [r4, #0]
  403588:	2b00      	cmp	r3, #0
  40358a:	d13f      	bne.n	40360c <_printf_i+0x17c>
  40358c:	2d00      	cmp	r5, #0
  40358e:	f040 8095 	bne.w	4036bc <_printf_i+0x22c>
  403592:	4675      	mov	r5, lr
  403594:	2a08      	cmp	r2, #8
  403596:	d10b      	bne.n	4035b0 <_printf_i+0x120>
  403598:	6823      	ldr	r3, [r4, #0]
  40359a:	07da      	lsls	r2, r3, #31
  40359c:	d508      	bpl.n	4035b0 <_printf_i+0x120>
  40359e:	6923      	ldr	r3, [r4, #16]
  4035a0:	6862      	ldr	r2, [r4, #4]
  4035a2:	429a      	cmp	r2, r3
  4035a4:	bfde      	ittt	le
  4035a6:	2330      	movle	r3, #48	; 0x30
  4035a8:	f805 3c01 	strble.w	r3, [r5, #-1]
  4035ac:	f105 35ff 	addle.w	r5, r5, #4294967295
  4035b0:	ebae 0305 	sub.w	r3, lr, r5
  4035b4:	6123      	str	r3, [r4, #16]
  4035b6:	f8cd 8000 	str.w	r8, [sp]
  4035ba:	463b      	mov	r3, r7
  4035bc:	aa03      	add	r2, sp, #12
  4035be:	4621      	mov	r1, r4
  4035c0:	4630      	mov	r0, r6
  4035c2:	f7ff feef 	bl	4033a4 <_printf_common>
  4035c6:	3001      	adds	r0, #1
  4035c8:	d155      	bne.n	403676 <_printf_i+0x1e6>
  4035ca:	f04f 30ff 	mov.w	r0, #4294967295
  4035ce:	b005      	add	sp, #20
  4035d0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4035d4:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
  4035d8:	493c      	ldr	r1, [pc, #240]	; (4036cc <_printf_i+0x23c>)
  4035da:	6822      	ldr	r2, [r4, #0]
  4035dc:	6818      	ldr	r0, [r3, #0]
  4035de:	f012 0f80 	tst.w	r2, #128	; 0x80
  4035e2:	f100 0504 	add.w	r5, r0, #4
  4035e6:	601d      	str	r5, [r3, #0]
  4035e8:	d001      	beq.n	4035ee <_printf_i+0x15e>
  4035ea:	6803      	ldr	r3, [r0, #0]
  4035ec:	e002      	b.n	4035f4 <_printf_i+0x164>
  4035ee:	0655      	lsls	r5, r2, #25
  4035f0:	d5fb      	bpl.n	4035ea <_printf_i+0x15a>
  4035f2:	8803      	ldrh	r3, [r0, #0]
  4035f4:	07d0      	lsls	r0, r2, #31
  4035f6:	bf44      	itt	mi
  4035f8:	f042 0220 	orrmi.w	r2, r2, #32
  4035fc:	6022      	strmi	r2, [r4, #0]
  4035fe:	b91b      	cbnz	r3, 403608 <_printf_i+0x178>
  403600:	6822      	ldr	r2, [r4, #0]
  403602:	f022 0220 	bic.w	r2, r2, #32
  403606:	6022      	str	r2, [r4, #0]
  403608:	2210      	movs	r2, #16
  40360a:	e7b1      	b.n	403570 <_printf_i+0xe0>
  40360c:	4675      	mov	r5, lr
  40360e:	fbb3 f0f2 	udiv	r0, r3, r2
  403612:	fb02 3310 	mls	r3, r2, r0, r3
  403616:	5ccb      	ldrb	r3, [r1, r3]
  403618:	f805 3d01 	strb.w	r3, [r5, #-1]!
  40361c:	4603      	mov	r3, r0
  40361e:	2800      	cmp	r0, #0
  403620:	d1f5      	bne.n	40360e <_printf_i+0x17e>
  403622:	e7b7      	b.n	403594 <_printf_i+0x104>
  403624:	6808      	ldr	r0, [r1, #0]
  403626:	681a      	ldr	r2, [r3, #0]
  403628:	6949      	ldr	r1, [r1, #20]
  40362a:	f010 0f80 	tst.w	r0, #128	; 0x80
  40362e:	d004      	beq.n	40363a <_printf_i+0x1aa>
  403630:	1d10      	adds	r0, r2, #4
  403632:	6018      	str	r0, [r3, #0]
  403634:	6813      	ldr	r3, [r2, #0]
  403636:	6019      	str	r1, [r3, #0]
  403638:	e007      	b.n	40364a <_printf_i+0x1ba>
  40363a:	f010 0f40 	tst.w	r0, #64	; 0x40
  40363e:	f102 0004 	add.w	r0, r2, #4
  403642:	6018      	str	r0, [r3, #0]
  403644:	6813      	ldr	r3, [r2, #0]
  403646:	d0f6      	beq.n	403636 <_printf_i+0x1a6>
  403648:	8019      	strh	r1, [r3, #0]
  40364a:	2300      	movs	r3, #0
  40364c:	6123      	str	r3, [r4, #16]
  40364e:	4675      	mov	r5, lr
  403650:	e7b1      	b.n	4035b6 <_printf_i+0x126>
  403652:	681a      	ldr	r2, [r3, #0]
  403654:	1d11      	adds	r1, r2, #4
  403656:	6019      	str	r1, [r3, #0]
  403658:	6815      	ldr	r5, [r2, #0]
  40365a:	6862      	ldr	r2, [r4, #4]
  40365c:	2100      	movs	r1, #0
  40365e:	4628      	mov	r0, r5
  403660:	f001 f966 	bl	404930 <memchr>
  403664:	b108      	cbz	r0, 40366a <_printf_i+0x1da>
  403666:	1b40      	subs	r0, r0, r5
  403668:	6060      	str	r0, [r4, #4]
  40366a:	6863      	ldr	r3, [r4, #4]
  40366c:	6123      	str	r3, [r4, #16]
  40366e:	2300      	movs	r3, #0
  403670:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  403674:	e79f      	b.n	4035b6 <_printf_i+0x126>
  403676:	6923      	ldr	r3, [r4, #16]
  403678:	462a      	mov	r2, r5
  40367a:	4639      	mov	r1, r7
  40367c:	4630      	mov	r0, r6
  40367e:	47c0      	blx	r8
  403680:	3001      	adds	r0, #1
  403682:	d0a2      	beq.n	4035ca <_printf_i+0x13a>
  403684:	6823      	ldr	r3, [r4, #0]
  403686:	079b      	lsls	r3, r3, #30
  403688:	d507      	bpl.n	40369a <_printf_i+0x20a>
  40368a:	2500      	movs	r5, #0
  40368c:	f104 0919 	add.w	r9, r4, #25
  403690:	68e3      	ldr	r3, [r4, #12]
  403692:	9a03      	ldr	r2, [sp, #12]
  403694:	1a9b      	subs	r3, r3, r2
  403696:	429d      	cmp	r5, r3
  403698:	db05      	blt.n	4036a6 <_printf_i+0x216>
  40369a:	68e0      	ldr	r0, [r4, #12]
  40369c:	9b03      	ldr	r3, [sp, #12]
  40369e:	4298      	cmp	r0, r3
  4036a0:	bfb8      	it	lt
  4036a2:	4618      	movlt	r0, r3
  4036a4:	e793      	b.n	4035ce <_printf_i+0x13e>
  4036a6:	2301      	movs	r3, #1
  4036a8:	464a      	mov	r2, r9
  4036aa:	4639      	mov	r1, r7
  4036ac:	4630      	mov	r0, r6
  4036ae:	47c0      	blx	r8
  4036b0:	3001      	adds	r0, #1
  4036b2:	d08a      	beq.n	4035ca <_printf_i+0x13a>
  4036b4:	3501      	adds	r5, #1
  4036b6:	e7eb      	b.n	403690 <_printf_i+0x200>
  4036b8:	2b00      	cmp	r3, #0
  4036ba:	d1a7      	bne.n	40360c <_printf_i+0x17c>
  4036bc:	780b      	ldrb	r3, [r1, #0]
  4036be:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
  4036c2:	f104 0542 	add.w	r5, r4, #66	; 0x42
  4036c6:	e765      	b.n	403594 <_printf_i+0x104>
  4036c8:	00405b93 	.word	0x00405b93
  4036cc:	00405b82 	.word	0x00405b82

004036d0 <iprintf>:
  4036d0:	b40f      	push	{r0, r1, r2, r3}
  4036d2:	4b0a      	ldr	r3, [pc, #40]	; (4036fc <iprintf+0x2c>)
  4036d4:	b513      	push	{r0, r1, r4, lr}
  4036d6:	681c      	ldr	r4, [r3, #0]
  4036d8:	b124      	cbz	r4, 4036e4 <iprintf+0x14>
  4036da:	69a3      	ldr	r3, [r4, #24]
  4036dc:	b913      	cbnz	r3, 4036e4 <iprintf+0x14>
  4036de:	4620      	mov	r0, r4
  4036e0:	f001 f81e 	bl	404720 <__sinit>
  4036e4:	ab05      	add	r3, sp, #20
  4036e6:	9a04      	ldr	r2, [sp, #16]
  4036e8:	68a1      	ldr	r1, [r4, #8]
  4036ea:	9301      	str	r3, [sp, #4]
  4036ec:	4620      	mov	r0, r4
  4036ee:	f001 fd21 	bl	405134 <_vfiprintf_r>
  4036f2:	b002      	add	sp, #8
  4036f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4036f8:	b004      	add	sp, #16
  4036fa:	4770      	bx	lr
  4036fc:	20400048 	.word	0x20400048

00403700 <setbuf>:
  403700:	2900      	cmp	r1, #0
  403702:	f44f 6380 	mov.w	r3, #1024	; 0x400
  403706:	bf0c      	ite	eq
  403708:	2202      	moveq	r2, #2
  40370a:	2200      	movne	r2, #0
  40370c:	f000 b800 	b.w	403710 <setvbuf>

00403710 <setvbuf>:
  403710:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  403714:	461d      	mov	r5, r3
  403716:	4b51      	ldr	r3, [pc, #324]	; (40385c <setvbuf+0x14c>)
  403718:	681e      	ldr	r6, [r3, #0]
  40371a:	4604      	mov	r4, r0
  40371c:	460f      	mov	r7, r1
  40371e:	4690      	mov	r8, r2
  403720:	b126      	cbz	r6, 40372c <setvbuf+0x1c>
  403722:	69b3      	ldr	r3, [r6, #24]
  403724:	b913      	cbnz	r3, 40372c <setvbuf+0x1c>
  403726:	4630      	mov	r0, r6
  403728:	f000 fffa 	bl	404720 <__sinit>
  40372c:	4b4c      	ldr	r3, [pc, #304]	; (403860 <setvbuf+0x150>)
  40372e:	429c      	cmp	r4, r3
  403730:	d152      	bne.n	4037d8 <setvbuf+0xc8>
  403732:	6874      	ldr	r4, [r6, #4]
  403734:	f1b8 0f02 	cmp.w	r8, #2
  403738:	d006      	beq.n	403748 <setvbuf+0x38>
  40373a:	f1b8 0f01 	cmp.w	r8, #1
  40373e:	f200 8089 	bhi.w	403854 <setvbuf+0x144>
  403742:	2d00      	cmp	r5, #0
  403744:	f2c0 8086 	blt.w	403854 <setvbuf+0x144>
  403748:	4621      	mov	r1, r4
  40374a:	4630      	mov	r0, r6
  40374c:	f000 ff7e 	bl	40464c <_fflush_r>
  403750:	6b61      	ldr	r1, [r4, #52]	; 0x34
  403752:	b141      	cbz	r1, 403766 <setvbuf+0x56>
  403754:	f104 0344 	add.w	r3, r4, #68	; 0x44
  403758:	4299      	cmp	r1, r3
  40375a:	d002      	beq.n	403762 <setvbuf+0x52>
  40375c:	4630      	mov	r0, r6
  40375e:	f001 fc15 	bl	404f8c <_free_r>
  403762:	2300      	movs	r3, #0
  403764:	6363      	str	r3, [r4, #52]	; 0x34
  403766:	2300      	movs	r3, #0
  403768:	61a3      	str	r3, [r4, #24]
  40376a:	6063      	str	r3, [r4, #4]
  40376c:	89a3      	ldrh	r3, [r4, #12]
  40376e:	061b      	lsls	r3, r3, #24
  403770:	d503      	bpl.n	40377a <setvbuf+0x6a>
  403772:	6921      	ldr	r1, [r4, #16]
  403774:	4630      	mov	r0, r6
  403776:	f001 fc09 	bl	404f8c <_free_r>
  40377a:	89a3      	ldrh	r3, [r4, #12]
  40377c:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  403780:	f023 0303 	bic.w	r3, r3, #3
  403784:	f1b8 0f02 	cmp.w	r8, #2
  403788:	81a3      	strh	r3, [r4, #12]
  40378a:	d05d      	beq.n	403848 <setvbuf+0x138>
  40378c:	ab01      	add	r3, sp, #4
  40378e:	466a      	mov	r2, sp
  403790:	4621      	mov	r1, r4
  403792:	4630      	mov	r0, r6
  403794:	f001 f85c 	bl	404850 <__swhatbuf_r>
  403798:	89a3      	ldrh	r3, [r4, #12]
  40379a:	4318      	orrs	r0, r3
  40379c:	81a0      	strh	r0, [r4, #12]
  40379e:	bb2d      	cbnz	r5, 4037ec <setvbuf+0xdc>
  4037a0:	9d00      	ldr	r5, [sp, #0]
  4037a2:	4628      	mov	r0, r5
  4037a4:	f001 f8b8 	bl	404918 <malloc>
  4037a8:	4607      	mov	r7, r0
  4037aa:	2800      	cmp	r0, #0
  4037ac:	d14e      	bne.n	40384c <setvbuf+0x13c>
  4037ae:	f8dd 9000 	ldr.w	r9, [sp]
  4037b2:	45a9      	cmp	r9, r5
  4037b4:	d13c      	bne.n	403830 <setvbuf+0x120>
  4037b6:	f04f 30ff 	mov.w	r0, #4294967295
  4037ba:	89a3      	ldrh	r3, [r4, #12]
  4037bc:	f043 0302 	orr.w	r3, r3, #2
  4037c0:	81a3      	strh	r3, [r4, #12]
  4037c2:	2300      	movs	r3, #0
  4037c4:	60a3      	str	r3, [r4, #8]
  4037c6:	f104 0347 	add.w	r3, r4, #71	; 0x47
  4037ca:	6023      	str	r3, [r4, #0]
  4037cc:	6123      	str	r3, [r4, #16]
  4037ce:	2301      	movs	r3, #1
  4037d0:	6163      	str	r3, [r4, #20]
  4037d2:	b003      	add	sp, #12
  4037d4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4037d8:	4b22      	ldr	r3, [pc, #136]	; (403864 <setvbuf+0x154>)
  4037da:	429c      	cmp	r4, r3
  4037dc:	d101      	bne.n	4037e2 <setvbuf+0xd2>
  4037de:	68b4      	ldr	r4, [r6, #8]
  4037e0:	e7a8      	b.n	403734 <setvbuf+0x24>
  4037e2:	4b21      	ldr	r3, [pc, #132]	; (403868 <setvbuf+0x158>)
  4037e4:	429c      	cmp	r4, r3
  4037e6:	bf08      	it	eq
  4037e8:	68f4      	ldreq	r4, [r6, #12]
  4037ea:	e7a3      	b.n	403734 <setvbuf+0x24>
  4037ec:	2f00      	cmp	r7, #0
  4037ee:	d0d8      	beq.n	4037a2 <setvbuf+0x92>
  4037f0:	69b3      	ldr	r3, [r6, #24]
  4037f2:	b913      	cbnz	r3, 4037fa <setvbuf+0xea>
  4037f4:	4630      	mov	r0, r6
  4037f6:	f000 ff93 	bl	404720 <__sinit>
  4037fa:	f1b8 0f01 	cmp.w	r8, #1
  4037fe:	bf08      	it	eq
  403800:	89a3      	ldrheq	r3, [r4, #12]
  403802:	6027      	str	r7, [r4, #0]
  403804:	bf04      	itt	eq
  403806:	f043 0301 	orreq.w	r3, r3, #1
  40380a:	81a3      	strheq	r3, [r4, #12]
  40380c:	89a3      	ldrh	r3, [r4, #12]
  40380e:	6127      	str	r7, [r4, #16]
  403810:	f013 0008 	ands.w	r0, r3, #8
  403814:	6165      	str	r5, [r4, #20]
  403816:	d01b      	beq.n	403850 <setvbuf+0x140>
  403818:	f013 0001 	ands.w	r0, r3, #1
  40381c:	bf18      	it	ne
  40381e:	426d      	negne	r5, r5
  403820:	f04f 0300 	mov.w	r3, #0
  403824:	bf1d      	ittte	ne
  403826:	60a3      	strne	r3, [r4, #8]
  403828:	61a5      	strne	r5, [r4, #24]
  40382a:	4618      	movne	r0, r3
  40382c:	60a5      	streq	r5, [r4, #8]
  40382e:	e7d0      	b.n	4037d2 <setvbuf+0xc2>
  403830:	4648      	mov	r0, r9
  403832:	f001 f871 	bl	404918 <malloc>
  403836:	4607      	mov	r7, r0
  403838:	2800      	cmp	r0, #0
  40383a:	d0bc      	beq.n	4037b6 <setvbuf+0xa6>
  40383c:	89a3      	ldrh	r3, [r4, #12]
  40383e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  403842:	81a3      	strh	r3, [r4, #12]
  403844:	464d      	mov	r5, r9
  403846:	e7d3      	b.n	4037f0 <setvbuf+0xe0>
  403848:	2000      	movs	r0, #0
  40384a:	e7b6      	b.n	4037ba <setvbuf+0xaa>
  40384c:	46a9      	mov	r9, r5
  40384e:	e7f5      	b.n	40383c <setvbuf+0x12c>
  403850:	60a0      	str	r0, [r4, #8]
  403852:	e7be      	b.n	4037d2 <setvbuf+0xc2>
  403854:	f04f 30ff 	mov.w	r0, #4294967295
  403858:	e7bb      	b.n	4037d2 <setvbuf+0xc2>
  40385a:	bf00      	nop
  40385c:	20400048 	.word	0x20400048
  403860:	00405bd4 	.word	0x00405bd4
  403864:	00405bf4 	.word	0x00405bf4
  403868:	00405bb4 	.word	0x00405bb4

0040386c <strlen>:
  40386c:	4603      	mov	r3, r0
  40386e:	f813 2b01 	ldrb.w	r2, [r3], #1
  403872:	2a00      	cmp	r2, #0
  403874:	d1fb      	bne.n	40386e <strlen+0x2>
  403876:	1a18      	subs	r0, r3, r0
  403878:	3801      	subs	r0, #1
  40387a:	4770      	bx	lr

0040387c <quorem>:
  40387c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403880:	6903      	ldr	r3, [r0, #16]
  403882:	690c      	ldr	r4, [r1, #16]
  403884:	429c      	cmp	r4, r3
  403886:	4680      	mov	r8, r0
  403888:	f300 8082 	bgt.w	403990 <quorem+0x114>
  40388c:	3c01      	subs	r4, #1
  40388e:	f101 0714 	add.w	r7, r1, #20
  403892:	ea4f 0e84 	mov.w	lr, r4, lsl #2
  403896:	f100 0614 	add.w	r6, r0, #20
  40389a:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
  40389e:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
  4038a2:	eb06 030e 	add.w	r3, r6, lr
  4038a6:	3501      	adds	r5, #1
  4038a8:	eb07 090e 	add.w	r9, r7, lr
  4038ac:	9301      	str	r3, [sp, #4]
  4038ae:	fbb0 f5f5 	udiv	r5, r0, r5
  4038b2:	b395      	cbz	r5, 40391a <quorem+0x9e>
  4038b4:	f04f 0a00 	mov.w	sl, #0
  4038b8:	4638      	mov	r0, r7
  4038ba:	46b4      	mov	ip, r6
  4038bc:	46d3      	mov	fp, sl
  4038be:	f850 2b04 	ldr.w	r2, [r0], #4
  4038c2:	b293      	uxth	r3, r2
  4038c4:	fb05 a303 	mla	r3, r5, r3, sl
  4038c8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
  4038cc:	b29b      	uxth	r3, r3
  4038ce:	ebab 0303 	sub.w	r3, fp, r3
  4038d2:	0c12      	lsrs	r2, r2, #16
  4038d4:	f8bc b000 	ldrh.w	fp, [ip]
  4038d8:	fb05 a202 	mla	r2, r5, r2, sl
  4038dc:	fa13 f38b 	uxtah	r3, r3, fp
  4038e0:	ea4f 4a12 	mov.w	sl, r2, lsr #16
  4038e4:	fa1f fb82 	uxth.w	fp, r2
  4038e8:	f8dc 2000 	ldr.w	r2, [ip]
  4038ec:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
  4038f0:	eb02 4223 	add.w	r2, r2, r3, asr #16
  4038f4:	b29b      	uxth	r3, r3
  4038f6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  4038fa:	4581      	cmp	r9, r0
  4038fc:	ea4f 4b22 	mov.w	fp, r2, asr #16
  403900:	f84c 3b04 	str.w	r3, [ip], #4
  403904:	d2db      	bcs.n	4038be <quorem+0x42>
  403906:	f856 300e 	ldr.w	r3, [r6, lr]
  40390a:	b933      	cbnz	r3, 40391a <quorem+0x9e>
  40390c:	9b01      	ldr	r3, [sp, #4]
  40390e:	3b04      	subs	r3, #4
  403910:	429e      	cmp	r6, r3
  403912:	461a      	mov	r2, r3
  403914:	d330      	bcc.n	403978 <quorem+0xfc>
  403916:	f8c8 4010 	str.w	r4, [r8, #16]
  40391a:	4640      	mov	r0, r8
  40391c:	f001 fa61 	bl	404de2 <__mcmp>
  403920:	2800      	cmp	r0, #0
  403922:	db25      	blt.n	403970 <quorem+0xf4>
  403924:	3501      	adds	r5, #1
  403926:	4630      	mov	r0, r6
  403928:	f04f 0e00 	mov.w	lr, #0
  40392c:	f857 2b04 	ldr.w	r2, [r7], #4
  403930:	f8d0 c000 	ldr.w	ip, [r0]
  403934:	b293      	uxth	r3, r2
  403936:	ebae 0303 	sub.w	r3, lr, r3
  40393a:	0c12      	lsrs	r2, r2, #16
  40393c:	fa13 f38c 	uxtah	r3, r3, ip
  403940:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
  403944:	eb02 4223 	add.w	r2, r2, r3, asr #16
  403948:	b29b      	uxth	r3, r3
  40394a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  40394e:	45b9      	cmp	r9, r7
  403950:	ea4f 4e22 	mov.w	lr, r2, asr #16
  403954:	f840 3b04 	str.w	r3, [r0], #4
  403958:	d2e8      	bcs.n	40392c <quorem+0xb0>
  40395a:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
  40395e:	eb06 0384 	add.w	r3, r6, r4, lsl #2
  403962:	b92a      	cbnz	r2, 403970 <quorem+0xf4>
  403964:	3b04      	subs	r3, #4
  403966:	429e      	cmp	r6, r3
  403968:	461a      	mov	r2, r3
  40396a:	d30b      	bcc.n	403984 <quorem+0x108>
  40396c:	f8c8 4010 	str.w	r4, [r8, #16]
  403970:	4628      	mov	r0, r5
  403972:	b003      	add	sp, #12
  403974:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403978:	6812      	ldr	r2, [r2, #0]
  40397a:	3b04      	subs	r3, #4
  40397c:	2a00      	cmp	r2, #0
  40397e:	d1ca      	bne.n	403916 <quorem+0x9a>
  403980:	3c01      	subs	r4, #1
  403982:	e7c5      	b.n	403910 <quorem+0x94>
  403984:	6812      	ldr	r2, [r2, #0]
  403986:	3b04      	subs	r3, #4
  403988:	2a00      	cmp	r2, #0
  40398a:	d1ef      	bne.n	40396c <quorem+0xf0>
  40398c:	3c01      	subs	r4, #1
  40398e:	e7ea      	b.n	403966 <quorem+0xea>
  403990:	2000      	movs	r0, #0
  403992:	e7ee      	b.n	403972 <quorem+0xf6>
  403994:	0000      	movs	r0, r0
	...

00403998 <_dtoa_r>:
  403998:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40399c:	6a46      	ldr	r6, [r0, #36]	; 0x24
  40399e:	b095      	sub	sp, #84	; 0x54
  4039a0:	4604      	mov	r4, r0
  4039a2:	9d21      	ldr	r5, [sp, #132]	; 0x84
  4039a4:	e9cd 2302 	strd	r2, r3, [sp, #8]
  4039a8:	b93e      	cbnz	r6, 4039ba <_dtoa_r+0x22>
  4039aa:	2010      	movs	r0, #16
  4039ac:	f000 ffb4 	bl	404918 <malloc>
  4039b0:	6260      	str	r0, [r4, #36]	; 0x24
  4039b2:	6046      	str	r6, [r0, #4]
  4039b4:	6086      	str	r6, [r0, #8]
  4039b6:	6006      	str	r6, [r0, #0]
  4039b8:	60c6      	str	r6, [r0, #12]
  4039ba:	6a63      	ldr	r3, [r4, #36]	; 0x24
  4039bc:	6819      	ldr	r1, [r3, #0]
  4039be:	b151      	cbz	r1, 4039d6 <_dtoa_r+0x3e>
  4039c0:	685a      	ldr	r2, [r3, #4]
  4039c2:	604a      	str	r2, [r1, #4]
  4039c4:	2301      	movs	r3, #1
  4039c6:	4093      	lsls	r3, r2
  4039c8:	608b      	str	r3, [r1, #8]
  4039ca:	4620      	mov	r0, r4
  4039cc:	f001 f834 	bl	404a38 <_Bfree>
  4039d0:	6a63      	ldr	r3, [r4, #36]	; 0x24
  4039d2:	2200      	movs	r2, #0
  4039d4:	601a      	str	r2, [r3, #0]
  4039d6:	9b03      	ldr	r3, [sp, #12]
  4039d8:	2b00      	cmp	r3, #0
  4039da:	bfbf      	itttt	lt
  4039dc:	2301      	movlt	r3, #1
  4039de:	602b      	strlt	r3, [r5, #0]
  4039e0:	9b03      	ldrlt	r3, [sp, #12]
  4039e2:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
  4039e6:	bfb2      	itee	lt
  4039e8:	9303      	strlt	r3, [sp, #12]
  4039ea:	2300      	movge	r3, #0
  4039ec:	602b      	strge	r3, [r5, #0]
  4039ee:	f8dd 900c 	ldr.w	r9, [sp, #12]
  4039f2:	4ba9      	ldr	r3, [pc, #676]	; (403c98 <_dtoa_r+0x300>)
  4039f4:	ea33 0309 	bics.w	r3, r3, r9
  4039f8:	d11b      	bne.n	403a32 <_dtoa_r+0x9a>
  4039fa:	9a20      	ldr	r2, [sp, #128]	; 0x80
  4039fc:	f242 730f 	movw	r3, #9999	; 0x270f
  403a00:	6013      	str	r3, [r2, #0]
  403a02:	9b02      	ldr	r3, [sp, #8]
  403a04:	b923      	cbnz	r3, 403a10 <_dtoa_r+0x78>
  403a06:	f3c9 0013 	ubfx	r0, r9, #0, #20
  403a0a:	2800      	cmp	r0, #0
  403a0c:	f000 8581 	beq.w	404512 <_dtoa_r+0xb7a>
  403a10:	9b22      	ldr	r3, [sp, #136]	; 0x88
  403a12:	b953      	cbnz	r3, 403a2a <_dtoa_r+0x92>
  403a14:	4ba1      	ldr	r3, [pc, #644]	; (403c9c <_dtoa_r+0x304>)
  403a16:	e021      	b.n	403a5c <_dtoa_r+0xc4>
  403a18:	4ba1      	ldr	r3, [pc, #644]	; (403ca0 <_dtoa_r+0x308>)
  403a1a:	9306      	str	r3, [sp, #24]
  403a1c:	3308      	adds	r3, #8
  403a1e:	9a22      	ldr	r2, [sp, #136]	; 0x88
  403a20:	6013      	str	r3, [r2, #0]
  403a22:	9806      	ldr	r0, [sp, #24]
  403a24:	b015      	add	sp, #84	; 0x54
  403a26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403a2a:	4b9c      	ldr	r3, [pc, #624]	; (403c9c <_dtoa_r+0x304>)
  403a2c:	9306      	str	r3, [sp, #24]
  403a2e:	3303      	adds	r3, #3
  403a30:	e7f5      	b.n	403a1e <_dtoa_r+0x86>
  403a32:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
  403a36:	2200      	movs	r2, #0
  403a38:	2300      	movs	r3, #0
  403a3a:	4630      	mov	r0, r6
  403a3c:	4639      	mov	r1, r7
  403a3e:	f7ff f957 	bl	402cf0 <__aeabi_dcmpeq>
  403a42:	4680      	mov	r8, r0
  403a44:	b160      	cbz	r0, 403a60 <_dtoa_r+0xc8>
  403a46:	9a20      	ldr	r2, [sp, #128]	; 0x80
  403a48:	2301      	movs	r3, #1
  403a4a:	6013      	str	r3, [r2, #0]
  403a4c:	9b22      	ldr	r3, [sp, #136]	; 0x88
  403a4e:	2b00      	cmp	r3, #0
  403a50:	f000 855c 	beq.w	40450c <_dtoa_r+0xb74>
  403a54:	4b93      	ldr	r3, [pc, #588]	; (403ca4 <_dtoa_r+0x30c>)
  403a56:	9a22      	ldr	r2, [sp, #136]	; 0x88
  403a58:	6013      	str	r3, [r2, #0]
  403a5a:	3b01      	subs	r3, #1
  403a5c:	9306      	str	r3, [sp, #24]
  403a5e:	e7e0      	b.n	403a22 <_dtoa_r+0x8a>
  403a60:	ab12      	add	r3, sp, #72	; 0x48
  403a62:	9301      	str	r3, [sp, #4]
  403a64:	ab13      	add	r3, sp, #76	; 0x4c
  403a66:	9300      	str	r3, [sp, #0]
  403a68:	4632      	mov	r2, r6
  403a6a:	463b      	mov	r3, r7
  403a6c:	4620      	mov	r0, r4
  403a6e:	f001 fa30 	bl	404ed2 <__d2b>
  403a72:	f3c9 550a 	ubfx	r5, r9, #20, #11
  403a76:	4682      	mov	sl, r0
  403a78:	2d00      	cmp	r5, #0
  403a7a:	d07c      	beq.n	403b76 <_dtoa_r+0x1de>
  403a7c:	f3c7 0313 	ubfx	r3, r7, #0, #20
  403a80:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
  403a84:	4630      	mov	r0, r6
  403a86:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  403a8a:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
  403a8e:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
  403a92:	2200      	movs	r2, #0
  403a94:	4b84      	ldr	r3, [pc, #528]	; (403ca8 <_dtoa_r+0x310>)
  403a96:	f7fe fd0f 	bl	4024b8 <__aeabi_dsub>
  403a9a:	a379      	add	r3, pc, #484	; (adr r3, 403c80 <_dtoa_r+0x2e8>)
  403a9c:	e9d3 2300 	ldrd	r2, r3, [r3]
  403aa0:	f7fe febe 	bl	402820 <__aeabi_dmul>
  403aa4:	a378      	add	r3, pc, #480	; (adr r3, 403c88 <_dtoa_r+0x2f0>)
  403aa6:	e9d3 2300 	ldrd	r2, r3, [r3]
  403aaa:	f7fe fd07 	bl	4024bc <__adddf3>
  403aae:	4606      	mov	r6, r0
  403ab0:	4628      	mov	r0, r5
  403ab2:	460f      	mov	r7, r1
  403ab4:	f7fe fe4e 	bl	402754 <__aeabi_i2d>
  403ab8:	a375      	add	r3, pc, #468	; (adr r3, 403c90 <_dtoa_r+0x2f8>)
  403aba:	e9d3 2300 	ldrd	r2, r3, [r3]
  403abe:	f7fe feaf 	bl	402820 <__aeabi_dmul>
  403ac2:	4602      	mov	r2, r0
  403ac4:	460b      	mov	r3, r1
  403ac6:	4630      	mov	r0, r6
  403ac8:	4639      	mov	r1, r7
  403aca:	f7fe fcf7 	bl	4024bc <__adddf3>
  403ace:	4606      	mov	r6, r0
  403ad0:	460f      	mov	r7, r1
  403ad2:	f7ff f93f 	bl	402d54 <__aeabi_d2iz>
  403ad6:	2200      	movs	r2, #0
  403ad8:	4683      	mov	fp, r0
  403ada:	2300      	movs	r3, #0
  403adc:	4630      	mov	r0, r6
  403ade:	4639      	mov	r1, r7
  403ae0:	f7ff f910 	bl	402d04 <__aeabi_dcmplt>
  403ae4:	b158      	cbz	r0, 403afe <_dtoa_r+0x166>
  403ae6:	4658      	mov	r0, fp
  403ae8:	f7fe fe34 	bl	402754 <__aeabi_i2d>
  403aec:	4602      	mov	r2, r0
  403aee:	460b      	mov	r3, r1
  403af0:	4630      	mov	r0, r6
  403af2:	4639      	mov	r1, r7
  403af4:	f7ff f8fc 	bl	402cf0 <__aeabi_dcmpeq>
  403af8:	b908      	cbnz	r0, 403afe <_dtoa_r+0x166>
  403afa:	f10b 3bff 	add.w	fp, fp, #4294967295
  403afe:	f1bb 0f16 	cmp.w	fp, #22
  403b02:	d857      	bhi.n	403bb4 <_dtoa_r+0x21c>
  403b04:	4969      	ldr	r1, [pc, #420]	; (403cac <_dtoa_r+0x314>)
  403b06:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
  403b0a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  403b0e:	e9d1 0100 	ldrd	r0, r1, [r1]
  403b12:	f7ff f915 	bl	402d40 <__aeabi_dcmpgt>
  403b16:	2800      	cmp	r0, #0
  403b18:	d04e      	beq.n	403bb8 <_dtoa_r+0x220>
  403b1a:	f10b 3bff 	add.w	fp, fp, #4294967295
  403b1e:	2300      	movs	r3, #0
  403b20:	930d      	str	r3, [sp, #52]	; 0x34
  403b22:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403b24:	1b5d      	subs	r5, r3, r5
  403b26:	1e6b      	subs	r3, r5, #1
  403b28:	9307      	str	r3, [sp, #28]
  403b2a:	bf43      	ittte	mi
  403b2c:	2300      	movmi	r3, #0
  403b2e:	f1c5 0801 	rsbmi	r8, r5, #1
  403b32:	9307      	strmi	r3, [sp, #28]
  403b34:	f04f 0800 	movpl.w	r8, #0
  403b38:	f1bb 0f00 	cmp.w	fp, #0
  403b3c:	db3e      	blt.n	403bbc <_dtoa_r+0x224>
  403b3e:	9b07      	ldr	r3, [sp, #28]
  403b40:	f8cd b030 	str.w	fp, [sp, #48]	; 0x30
  403b44:	445b      	add	r3, fp
  403b46:	9307      	str	r3, [sp, #28]
  403b48:	2300      	movs	r3, #0
  403b4a:	9308      	str	r3, [sp, #32]
  403b4c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
  403b4e:	2b09      	cmp	r3, #9
  403b50:	f200 80b0 	bhi.w	403cb4 <_dtoa_r+0x31c>
  403b54:	2b05      	cmp	r3, #5
  403b56:	bfc4      	itt	gt
  403b58:	3b04      	subgt	r3, #4
  403b5a:	931e      	strgt	r3, [sp, #120]	; 0x78
  403b5c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
  403b5e:	f1a3 0302 	sub.w	r3, r3, #2
  403b62:	bfcc      	ite	gt
  403b64:	2600      	movgt	r6, #0
  403b66:	2601      	movle	r6, #1
  403b68:	2b03      	cmp	r3, #3
  403b6a:	f200 80af 	bhi.w	403ccc <_dtoa_r+0x334>
  403b6e:	e8df f003 	tbb	[pc, r3]
  403b72:	8583      	.short	0x8583
  403b74:	772d      	.short	0x772d
  403b76:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403b78:	9d12      	ldr	r5, [sp, #72]	; 0x48
  403b7a:	441d      	add	r5, r3
  403b7c:	f205 4332 	addw	r3, r5, #1074	; 0x432
  403b80:	2b20      	cmp	r3, #32
  403b82:	dd11      	ble.n	403ba8 <_dtoa_r+0x210>
  403b84:	9a02      	ldr	r2, [sp, #8]
  403b86:	f205 4012 	addw	r0, r5, #1042	; 0x412
  403b8a:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  403b8e:	fa22 f000 	lsr.w	r0, r2, r0
  403b92:	fa09 f303 	lsl.w	r3, r9, r3
  403b96:	4318      	orrs	r0, r3
  403b98:	f7fe fdcc 	bl	402734 <__aeabi_ui2d>
  403b9c:	2301      	movs	r3, #1
  403b9e:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  403ba2:	3d01      	subs	r5, #1
  403ba4:	9310      	str	r3, [sp, #64]	; 0x40
  403ba6:	e774      	b.n	403a92 <_dtoa_r+0xfa>
  403ba8:	f1c3 0020 	rsb	r0, r3, #32
  403bac:	9b02      	ldr	r3, [sp, #8]
  403bae:	fa03 f000 	lsl.w	r0, r3, r0
  403bb2:	e7f1      	b.n	403b98 <_dtoa_r+0x200>
  403bb4:	2301      	movs	r3, #1
  403bb6:	e7b3      	b.n	403b20 <_dtoa_r+0x188>
  403bb8:	900d      	str	r0, [sp, #52]	; 0x34
  403bba:	e7b2      	b.n	403b22 <_dtoa_r+0x18a>
  403bbc:	f1cb 0300 	rsb	r3, fp, #0
  403bc0:	9308      	str	r3, [sp, #32]
  403bc2:	2300      	movs	r3, #0
  403bc4:	eba8 080b 	sub.w	r8, r8, fp
  403bc8:	930c      	str	r3, [sp, #48]	; 0x30
  403bca:	e7bf      	b.n	403b4c <_dtoa_r+0x1b4>
  403bcc:	2301      	movs	r3, #1
  403bce:	9309      	str	r3, [sp, #36]	; 0x24
  403bd0:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403bd2:	2b00      	cmp	r3, #0
  403bd4:	dd7d      	ble.n	403cd2 <_dtoa_r+0x33a>
  403bd6:	9304      	str	r3, [sp, #16]
  403bd8:	4699      	mov	r9, r3
  403bda:	6a65      	ldr	r5, [r4, #36]	; 0x24
  403bdc:	2200      	movs	r2, #0
  403bde:	606a      	str	r2, [r5, #4]
  403be0:	2104      	movs	r1, #4
  403be2:	f101 0214 	add.w	r2, r1, #20
  403be6:	429a      	cmp	r2, r3
  403be8:	d978      	bls.n	403cdc <_dtoa_r+0x344>
  403bea:	6869      	ldr	r1, [r5, #4]
  403bec:	4620      	mov	r0, r4
  403bee:	f000 feef 	bl	4049d0 <_Balloc>
  403bf2:	6a63      	ldr	r3, [r4, #36]	; 0x24
  403bf4:	6028      	str	r0, [r5, #0]
  403bf6:	681b      	ldr	r3, [r3, #0]
  403bf8:	9306      	str	r3, [sp, #24]
  403bfa:	f1b9 0f0e 	cmp.w	r9, #14
  403bfe:	f200 80ee 	bhi.w	403dde <_dtoa_r+0x446>
  403c02:	2e00      	cmp	r6, #0
  403c04:	f000 80eb 	beq.w	403dde <_dtoa_r+0x446>
  403c08:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  403c0c:	f1bb 0f00 	cmp.w	fp, #0
  403c10:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
  403c14:	dd77      	ble.n	403d06 <_dtoa_r+0x36e>
  403c16:	4a25      	ldr	r2, [pc, #148]	; (403cac <_dtoa_r+0x314>)
  403c18:	f00b 030f 	and.w	r3, fp, #15
  403c1c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
  403c20:	e9d3 2300 	ldrd	r2, r3, [r3]
  403c24:	ea4f 162b 	mov.w	r6, fp, asr #4
  403c28:	06f0      	lsls	r0, r6, #27
  403c2a:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
  403c2e:	d55a      	bpl.n	403ce6 <_dtoa_r+0x34e>
  403c30:	4b1f      	ldr	r3, [pc, #124]	; (403cb0 <_dtoa_r+0x318>)
  403c32:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
  403c36:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  403c3a:	f7fe ff1b 	bl	402a74 <__aeabi_ddiv>
  403c3e:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403c42:	f006 060f 	and.w	r6, r6, #15
  403c46:	2503      	movs	r5, #3
  403c48:	4f19      	ldr	r7, [pc, #100]	; (403cb0 <_dtoa_r+0x318>)
  403c4a:	2e00      	cmp	r6, #0
  403c4c:	d14d      	bne.n	403cea <_dtoa_r+0x352>
  403c4e:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
  403c52:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403c56:	f7fe ff0d 	bl	402a74 <__aeabi_ddiv>
  403c5a:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403c5e:	e06c      	b.n	403d3a <_dtoa_r+0x3a2>
  403c60:	2301      	movs	r3, #1
  403c62:	9309      	str	r3, [sp, #36]	; 0x24
  403c64:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403c66:	445b      	add	r3, fp
  403c68:	f103 0901 	add.w	r9, r3, #1
  403c6c:	9304      	str	r3, [sp, #16]
  403c6e:	464b      	mov	r3, r9
  403c70:	2b01      	cmp	r3, #1
  403c72:	bfb8      	it	lt
  403c74:	2301      	movlt	r3, #1
  403c76:	e7b0      	b.n	403bda <_dtoa_r+0x242>
  403c78:	2300      	movs	r3, #0
  403c7a:	e7a8      	b.n	403bce <_dtoa_r+0x236>
  403c7c:	2300      	movs	r3, #0
  403c7e:	e7f0      	b.n	403c62 <_dtoa_r+0x2ca>
  403c80:	636f4361 	.word	0x636f4361
  403c84:	3fd287a7 	.word	0x3fd287a7
  403c88:	8b60c8b3 	.word	0x8b60c8b3
  403c8c:	3fc68a28 	.word	0x3fc68a28
  403c90:	509f79fb 	.word	0x509f79fb
  403c94:	3fd34413 	.word	0x3fd34413
  403c98:	7ff00000 	.word	0x7ff00000
  403c9c:	00405bad 	.word	0x00405bad
  403ca0:	00405ba4 	.word	0x00405ba4
  403ca4:	00405b81 	.word	0x00405b81
  403ca8:	3ff80000 	.word	0x3ff80000
  403cac:	00405c40 	.word	0x00405c40
  403cb0:	00405c18 	.word	0x00405c18
  403cb4:	2601      	movs	r6, #1
  403cb6:	2300      	movs	r3, #0
  403cb8:	931e      	str	r3, [sp, #120]	; 0x78
  403cba:	9609      	str	r6, [sp, #36]	; 0x24
  403cbc:	f04f 33ff 	mov.w	r3, #4294967295
  403cc0:	9304      	str	r3, [sp, #16]
  403cc2:	4699      	mov	r9, r3
  403cc4:	2200      	movs	r2, #0
  403cc6:	2312      	movs	r3, #18
  403cc8:	921f      	str	r2, [sp, #124]	; 0x7c
  403cca:	e786      	b.n	403bda <_dtoa_r+0x242>
  403ccc:	2301      	movs	r3, #1
  403cce:	9309      	str	r3, [sp, #36]	; 0x24
  403cd0:	e7f4      	b.n	403cbc <_dtoa_r+0x324>
  403cd2:	2301      	movs	r3, #1
  403cd4:	9304      	str	r3, [sp, #16]
  403cd6:	4699      	mov	r9, r3
  403cd8:	461a      	mov	r2, r3
  403cda:	e7f5      	b.n	403cc8 <_dtoa_r+0x330>
  403cdc:	686a      	ldr	r2, [r5, #4]
  403cde:	3201      	adds	r2, #1
  403ce0:	606a      	str	r2, [r5, #4]
  403ce2:	0049      	lsls	r1, r1, #1
  403ce4:	e77d      	b.n	403be2 <_dtoa_r+0x24a>
  403ce6:	2502      	movs	r5, #2
  403ce8:	e7ae      	b.n	403c48 <_dtoa_r+0x2b0>
  403cea:	07f1      	lsls	r1, r6, #31
  403cec:	d508      	bpl.n	403d00 <_dtoa_r+0x368>
  403cee:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
  403cf2:	e9d7 2300 	ldrd	r2, r3, [r7]
  403cf6:	f7fe fd93 	bl	402820 <__aeabi_dmul>
  403cfa:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
  403cfe:	3501      	adds	r5, #1
  403d00:	1076      	asrs	r6, r6, #1
  403d02:	3708      	adds	r7, #8
  403d04:	e7a1      	b.n	403c4a <_dtoa_r+0x2b2>
  403d06:	f000 80a5 	beq.w	403e54 <_dtoa_r+0x4bc>
  403d0a:	f1cb 0600 	rsb	r6, fp, #0
  403d0e:	4ba3      	ldr	r3, [pc, #652]	; (403f9c <_dtoa_r+0x604>)
  403d10:	4fa3      	ldr	r7, [pc, #652]	; (403fa0 <_dtoa_r+0x608>)
  403d12:	f006 020f 	and.w	r2, r6, #15
  403d16:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403d1a:	e9d3 2300 	ldrd	r2, r3, [r3]
  403d1e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
  403d22:	f7fe fd7d 	bl	402820 <__aeabi_dmul>
  403d26:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403d2a:	1136      	asrs	r6, r6, #4
  403d2c:	2300      	movs	r3, #0
  403d2e:	2502      	movs	r5, #2
  403d30:	2e00      	cmp	r6, #0
  403d32:	f040 8084 	bne.w	403e3e <_dtoa_r+0x4a6>
  403d36:	2b00      	cmp	r3, #0
  403d38:	d18f      	bne.n	403c5a <_dtoa_r+0x2c2>
  403d3a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403d3c:	2b00      	cmp	r3, #0
  403d3e:	f000 808b 	beq.w	403e58 <_dtoa_r+0x4c0>
  403d42:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  403d46:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
  403d4a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
  403d4e:	2200      	movs	r2, #0
  403d50:	4b94      	ldr	r3, [pc, #592]	; (403fa4 <_dtoa_r+0x60c>)
  403d52:	f7fe ffd7 	bl	402d04 <__aeabi_dcmplt>
  403d56:	2800      	cmp	r0, #0
  403d58:	d07e      	beq.n	403e58 <_dtoa_r+0x4c0>
  403d5a:	f1b9 0f00 	cmp.w	r9, #0
  403d5e:	d07b      	beq.n	403e58 <_dtoa_r+0x4c0>
  403d60:	9b04      	ldr	r3, [sp, #16]
  403d62:	2b00      	cmp	r3, #0
  403d64:	dd37      	ble.n	403dd6 <_dtoa_r+0x43e>
  403d66:	2200      	movs	r2, #0
  403d68:	4b8f      	ldr	r3, [pc, #572]	; (403fa8 <_dtoa_r+0x610>)
  403d6a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
  403d6e:	f7fe fd57 	bl	402820 <__aeabi_dmul>
  403d72:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403d76:	9e04      	ldr	r6, [sp, #16]
  403d78:	f10b 37ff 	add.w	r7, fp, #4294967295
  403d7c:	3501      	adds	r5, #1
  403d7e:	4628      	mov	r0, r5
  403d80:	f7fe fce8 	bl	402754 <__aeabi_i2d>
  403d84:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  403d88:	f7fe fd4a 	bl	402820 <__aeabi_dmul>
  403d8c:	4b87      	ldr	r3, [pc, #540]	; (403fac <_dtoa_r+0x614>)
  403d8e:	2200      	movs	r2, #0
  403d90:	f7fe fb94 	bl	4024bc <__adddf3>
  403d94:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
  403d98:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403d9a:	f1a3 7550 	sub.w	r5, r3, #54525952	; 0x3400000
  403d9e:	950b      	str	r5, [sp, #44]	; 0x2c
  403da0:	2e00      	cmp	r6, #0
  403da2:	d15c      	bne.n	403e5e <_dtoa_r+0x4c6>
  403da4:	2200      	movs	r2, #0
  403da6:	4b82      	ldr	r3, [pc, #520]	; (403fb0 <_dtoa_r+0x618>)
  403da8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403dac:	f7fe fb84 	bl	4024b8 <__aeabi_dsub>
  403db0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403db2:	462b      	mov	r3, r5
  403db4:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403db8:	f7fe ffc2 	bl	402d40 <__aeabi_dcmpgt>
  403dbc:	2800      	cmp	r0, #0
  403dbe:	f040 82f7 	bne.w	4043b0 <_dtoa_r+0xa18>
  403dc2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403dc4:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
  403dc8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403dcc:	f7fe ff9a 	bl	402d04 <__aeabi_dcmplt>
  403dd0:	2800      	cmp	r0, #0
  403dd2:	f040 82eb 	bne.w	4043ac <_dtoa_r+0xa14>
  403dd6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
  403dda:	e9cd 2302 	strd	r2, r3, [sp, #8]
  403dde:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403de0:	2b00      	cmp	r3, #0
  403de2:	f2c0 8151 	blt.w	404088 <_dtoa_r+0x6f0>
  403de6:	f1bb 0f0e 	cmp.w	fp, #14
  403dea:	f300 814d 	bgt.w	404088 <_dtoa_r+0x6f0>
  403dee:	4b6b      	ldr	r3, [pc, #428]	; (403f9c <_dtoa_r+0x604>)
  403df0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
  403df4:	e9d3 2300 	ldrd	r2, r3, [r3]
  403df8:	e9cd 2304 	strd	r2, r3, [sp, #16]
  403dfc:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403dfe:	2b00      	cmp	r3, #0
  403e00:	f280 80da 	bge.w	403fb8 <_dtoa_r+0x620>
  403e04:	f1b9 0f00 	cmp.w	r9, #0
  403e08:	f300 80d6 	bgt.w	403fb8 <_dtoa_r+0x620>
  403e0c:	f040 82cd 	bne.w	4043aa <_dtoa_r+0xa12>
  403e10:	2200      	movs	r2, #0
  403e12:	4b67      	ldr	r3, [pc, #412]	; (403fb0 <_dtoa_r+0x618>)
  403e14:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  403e18:	f7fe fd02 	bl	402820 <__aeabi_dmul>
  403e1c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  403e20:	f7fe ff84 	bl	402d2c <__aeabi_dcmpge>
  403e24:	464e      	mov	r6, r9
  403e26:	464f      	mov	r7, r9
  403e28:	2800      	cmp	r0, #0
  403e2a:	f040 82a4 	bne.w	404376 <_dtoa_r+0x9de>
  403e2e:	9b06      	ldr	r3, [sp, #24]
  403e30:	9a06      	ldr	r2, [sp, #24]
  403e32:	1c5d      	adds	r5, r3, #1
  403e34:	2331      	movs	r3, #49	; 0x31
  403e36:	7013      	strb	r3, [r2, #0]
  403e38:	f10b 0b01 	add.w	fp, fp, #1
  403e3c:	e29f      	b.n	40437e <_dtoa_r+0x9e6>
  403e3e:	07f2      	lsls	r2, r6, #31
  403e40:	d505      	bpl.n	403e4e <_dtoa_r+0x4b6>
  403e42:	e9d7 2300 	ldrd	r2, r3, [r7]
  403e46:	f7fe fceb 	bl	402820 <__aeabi_dmul>
  403e4a:	3501      	adds	r5, #1
  403e4c:	2301      	movs	r3, #1
  403e4e:	1076      	asrs	r6, r6, #1
  403e50:	3708      	adds	r7, #8
  403e52:	e76d      	b.n	403d30 <_dtoa_r+0x398>
  403e54:	2502      	movs	r5, #2
  403e56:	e770      	b.n	403d3a <_dtoa_r+0x3a2>
  403e58:	465f      	mov	r7, fp
  403e5a:	464e      	mov	r6, r9
  403e5c:	e78f      	b.n	403d7e <_dtoa_r+0x3e6>
  403e5e:	9a06      	ldr	r2, [sp, #24]
  403e60:	4b4e      	ldr	r3, [pc, #312]	; (403f9c <_dtoa_r+0x604>)
  403e62:	4432      	add	r2, r6
  403e64:	9211      	str	r2, [sp, #68]	; 0x44
  403e66:	9a09      	ldr	r2, [sp, #36]	; 0x24
  403e68:	1e71      	subs	r1, r6, #1
  403e6a:	2a00      	cmp	r2, #0
  403e6c:	d048      	beq.n	403f00 <_dtoa_r+0x568>
  403e6e:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
  403e72:	e9d3 2300 	ldrd	r2, r3, [r3]
  403e76:	2000      	movs	r0, #0
  403e78:	494e      	ldr	r1, [pc, #312]	; (403fb4 <_dtoa_r+0x61c>)
  403e7a:	f7fe fdfb 	bl	402a74 <__aeabi_ddiv>
  403e7e:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
  403e82:	f7fe fb19 	bl	4024b8 <__aeabi_dsub>
  403e86:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
  403e8a:	9d06      	ldr	r5, [sp, #24]
  403e8c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403e90:	f7fe ff60 	bl	402d54 <__aeabi_d2iz>
  403e94:	4606      	mov	r6, r0
  403e96:	f7fe fc5d 	bl	402754 <__aeabi_i2d>
  403e9a:	4602      	mov	r2, r0
  403e9c:	460b      	mov	r3, r1
  403e9e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403ea2:	f7fe fb09 	bl	4024b8 <__aeabi_dsub>
  403ea6:	3630      	adds	r6, #48	; 0x30
  403ea8:	f805 6b01 	strb.w	r6, [r5], #1
  403eac:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
  403eb0:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403eb4:	f7fe ff26 	bl	402d04 <__aeabi_dcmplt>
  403eb8:	2800      	cmp	r0, #0
  403eba:	d165      	bne.n	403f88 <_dtoa_r+0x5f0>
  403ebc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  403ec0:	2000      	movs	r0, #0
  403ec2:	4938      	ldr	r1, [pc, #224]	; (403fa4 <_dtoa_r+0x60c>)
  403ec4:	f7fe faf8 	bl	4024b8 <__aeabi_dsub>
  403ec8:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
  403ecc:	f7fe ff1a 	bl	402d04 <__aeabi_dcmplt>
  403ed0:	2800      	cmp	r0, #0
  403ed2:	f040 80b9 	bne.w	404048 <_dtoa_r+0x6b0>
  403ed6:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403ed8:	429d      	cmp	r5, r3
  403eda:	f43f af7c 	beq.w	403dd6 <_dtoa_r+0x43e>
  403ede:	2200      	movs	r2, #0
  403ee0:	4b31      	ldr	r3, [pc, #196]	; (403fa8 <_dtoa_r+0x610>)
  403ee2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
  403ee6:	f7fe fc9b 	bl	402820 <__aeabi_dmul>
  403eea:	2200      	movs	r2, #0
  403eec:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
  403ef0:	4b2d      	ldr	r3, [pc, #180]	; (403fa8 <_dtoa_r+0x610>)
  403ef2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403ef6:	f7fe fc93 	bl	402820 <__aeabi_dmul>
  403efa:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403efe:	e7c5      	b.n	403e8c <_dtoa_r+0x4f4>
  403f00:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
  403f04:	e9d1 0100 	ldrd	r0, r1, [r1]
  403f08:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
  403f0c:	f7fe fc88 	bl	402820 <__aeabi_dmul>
  403f10:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
  403f14:	9d06      	ldr	r5, [sp, #24]
  403f16:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403f1a:	f7fe ff1b 	bl	402d54 <__aeabi_d2iz>
  403f1e:	4606      	mov	r6, r0
  403f20:	f7fe fc18 	bl	402754 <__aeabi_i2d>
  403f24:	3630      	adds	r6, #48	; 0x30
  403f26:	4602      	mov	r2, r0
  403f28:	460b      	mov	r3, r1
  403f2a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403f2e:	f7fe fac3 	bl	4024b8 <__aeabi_dsub>
  403f32:	f805 6b01 	strb.w	r6, [r5], #1
  403f36:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403f38:	42ab      	cmp	r3, r5
  403f3a:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403f3e:	f04f 0200 	mov.w	r2, #0
  403f42:	d125      	bne.n	403f90 <_dtoa_r+0x5f8>
  403f44:	4b1b      	ldr	r3, [pc, #108]	; (403fb4 <_dtoa_r+0x61c>)
  403f46:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
  403f4a:	f7fe fab7 	bl	4024bc <__adddf3>
  403f4e:	4602      	mov	r2, r0
  403f50:	460b      	mov	r3, r1
  403f52:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403f56:	f7fe fef3 	bl	402d40 <__aeabi_dcmpgt>
  403f5a:	2800      	cmp	r0, #0
  403f5c:	d174      	bne.n	404048 <_dtoa_r+0x6b0>
  403f5e:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
  403f62:	2000      	movs	r0, #0
  403f64:	4913      	ldr	r1, [pc, #76]	; (403fb4 <_dtoa_r+0x61c>)
  403f66:	f7fe faa7 	bl	4024b8 <__aeabi_dsub>
  403f6a:	4602      	mov	r2, r0
  403f6c:	460b      	mov	r3, r1
  403f6e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403f72:	f7fe fec7 	bl	402d04 <__aeabi_dcmplt>
  403f76:	2800      	cmp	r0, #0
  403f78:	f43f af2d 	beq.w	403dd6 <_dtoa_r+0x43e>
  403f7c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  403f80:	2b30      	cmp	r3, #48	; 0x30
  403f82:	f105 32ff 	add.w	r2, r5, #4294967295
  403f86:	d001      	beq.n	403f8c <_dtoa_r+0x5f4>
  403f88:	46bb      	mov	fp, r7
  403f8a:	e04c      	b.n	404026 <_dtoa_r+0x68e>
  403f8c:	4615      	mov	r5, r2
  403f8e:	e7f5      	b.n	403f7c <_dtoa_r+0x5e4>
  403f90:	4b05      	ldr	r3, [pc, #20]	; (403fa8 <_dtoa_r+0x610>)
  403f92:	f7fe fc45 	bl	402820 <__aeabi_dmul>
  403f96:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403f9a:	e7bc      	b.n	403f16 <_dtoa_r+0x57e>
  403f9c:	00405c40 	.word	0x00405c40
  403fa0:	00405c18 	.word	0x00405c18
  403fa4:	3ff00000 	.word	0x3ff00000
  403fa8:	40240000 	.word	0x40240000
  403fac:	401c0000 	.word	0x401c0000
  403fb0:	40140000 	.word	0x40140000
  403fb4:	3fe00000 	.word	0x3fe00000
  403fb8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
  403fbc:	9d06      	ldr	r5, [sp, #24]
  403fbe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  403fc2:	4630      	mov	r0, r6
  403fc4:	4639      	mov	r1, r7
  403fc6:	f7fe fd55 	bl	402a74 <__aeabi_ddiv>
  403fca:	f7fe fec3 	bl	402d54 <__aeabi_d2iz>
  403fce:	4680      	mov	r8, r0
  403fd0:	f7fe fbc0 	bl	402754 <__aeabi_i2d>
  403fd4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  403fd8:	f7fe fc22 	bl	402820 <__aeabi_dmul>
  403fdc:	4602      	mov	r2, r0
  403fde:	460b      	mov	r3, r1
  403fe0:	4630      	mov	r0, r6
  403fe2:	4639      	mov	r1, r7
  403fe4:	f108 0630 	add.w	r6, r8, #48	; 0x30
  403fe8:	f7fe fa66 	bl	4024b8 <__aeabi_dsub>
  403fec:	f805 6b01 	strb.w	r6, [r5], #1
  403ff0:	9e06      	ldr	r6, [sp, #24]
  403ff2:	1bae      	subs	r6, r5, r6
  403ff4:	45b1      	cmp	r9, r6
  403ff6:	4602      	mov	r2, r0
  403ff8:	460b      	mov	r3, r1
  403ffa:	d138      	bne.n	40406e <_dtoa_r+0x6d6>
  403ffc:	f7fe fa5e 	bl	4024bc <__adddf3>
  404000:	4606      	mov	r6, r0
  404002:	460f      	mov	r7, r1
  404004:	4602      	mov	r2, r0
  404006:	460b      	mov	r3, r1
  404008:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  40400c:	f7fe fe7a 	bl	402d04 <__aeabi_dcmplt>
  404010:	b9c8      	cbnz	r0, 404046 <_dtoa_r+0x6ae>
  404012:	4632      	mov	r2, r6
  404014:	463b      	mov	r3, r7
  404016:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  40401a:	f7fe fe69 	bl	402cf0 <__aeabi_dcmpeq>
  40401e:	b110      	cbz	r0, 404026 <_dtoa_r+0x68e>
  404020:	f018 0f01 	tst.w	r8, #1
  404024:	d10f      	bne.n	404046 <_dtoa_r+0x6ae>
  404026:	4651      	mov	r1, sl
  404028:	4620      	mov	r0, r4
  40402a:	f000 fd05 	bl	404a38 <_Bfree>
  40402e:	2300      	movs	r3, #0
  404030:	9a20      	ldr	r2, [sp, #128]	; 0x80
  404032:	702b      	strb	r3, [r5, #0]
  404034:	f10b 0301 	add.w	r3, fp, #1
  404038:	6013      	str	r3, [r2, #0]
  40403a:	9b22      	ldr	r3, [sp, #136]	; 0x88
  40403c:	2b00      	cmp	r3, #0
  40403e:	f43f acf0 	beq.w	403a22 <_dtoa_r+0x8a>
  404042:	601d      	str	r5, [r3, #0]
  404044:	e4ed      	b.n	403a22 <_dtoa_r+0x8a>
  404046:	465f      	mov	r7, fp
  404048:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  40404c:	2a39      	cmp	r2, #57	; 0x39
  40404e:	f105 33ff 	add.w	r3, r5, #4294967295
  404052:	d106      	bne.n	404062 <_dtoa_r+0x6ca>
  404054:	9a06      	ldr	r2, [sp, #24]
  404056:	429a      	cmp	r2, r3
  404058:	d107      	bne.n	40406a <_dtoa_r+0x6d2>
  40405a:	2330      	movs	r3, #48	; 0x30
  40405c:	7013      	strb	r3, [r2, #0]
  40405e:	3701      	adds	r7, #1
  404060:	4613      	mov	r3, r2
  404062:	781a      	ldrb	r2, [r3, #0]
  404064:	3201      	adds	r2, #1
  404066:	701a      	strb	r2, [r3, #0]
  404068:	e78e      	b.n	403f88 <_dtoa_r+0x5f0>
  40406a:	461d      	mov	r5, r3
  40406c:	e7ec      	b.n	404048 <_dtoa_r+0x6b0>
  40406e:	2200      	movs	r2, #0
  404070:	4bb4      	ldr	r3, [pc, #720]	; (404344 <_dtoa_r+0x9ac>)
  404072:	f7fe fbd5 	bl	402820 <__aeabi_dmul>
  404076:	2200      	movs	r2, #0
  404078:	2300      	movs	r3, #0
  40407a:	4606      	mov	r6, r0
  40407c:	460f      	mov	r7, r1
  40407e:	f7fe fe37 	bl	402cf0 <__aeabi_dcmpeq>
  404082:	2800      	cmp	r0, #0
  404084:	d09b      	beq.n	403fbe <_dtoa_r+0x626>
  404086:	e7ce      	b.n	404026 <_dtoa_r+0x68e>
  404088:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40408a:	2a00      	cmp	r2, #0
  40408c:	f000 8129 	beq.w	4042e2 <_dtoa_r+0x94a>
  404090:	9a1e      	ldr	r2, [sp, #120]	; 0x78
  404092:	2a01      	cmp	r2, #1
  404094:	f300 810e 	bgt.w	4042b4 <_dtoa_r+0x91c>
  404098:	9a10      	ldr	r2, [sp, #64]	; 0x40
  40409a:	2a00      	cmp	r2, #0
  40409c:	f000 8106 	beq.w	4042ac <_dtoa_r+0x914>
  4040a0:	f203 4333 	addw	r3, r3, #1075	; 0x433
  4040a4:	9e08      	ldr	r6, [sp, #32]
  4040a6:	4645      	mov	r5, r8
  4040a8:	9a07      	ldr	r2, [sp, #28]
  4040aa:	2101      	movs	r1, #1
  4040ac:	441a      	add	r2, r3
  4040ae:	4620      	mov	r0, r4
  4040b0:	4498      	add	r8, r3
  4040b2:	9207      	str	r2, [sp, #28]
  4040b4:	f000 fd60 	bl	404b78 <__i2b>
  4040b8:	4607      	mov	r7, r0
  4040ba:	2d00      	cmp	r5, #0
  4040bc:	dd0b      	ble.n	4040d6 <_dtoa_r+0x73e>
  4040be:	9b07      	ldr	r3, [sp, #28]
  4040c0:	2b00      	cmp	r3, #0
  4040c2:	dd08      	ble.n	4040d6 <_dtoa_r+0x73e>
  4040c4:	42ab      	cmp	r3, r5
  4040c6:	9a07      	ldr	r2, [sp, #28]
  4040c8:	bfa8      	it	ge
  4040ca:	462b      	movge	r3, r5
  4040cc:	eba8 0803 	sub.w	r8, r8, r3
  4040d0:	1aed      	subs	r5, r5, r3
  4040d2:	1ad3      	subs	r3, r2, r3
  4040d4:	9307      	str	r3, [sp, #28]
  4040d6:	9b08      	ldr	r3, [sp, #32]
  4040d8:	b1fb      	cbz	r3, 40411a <_dtoa_r+0x782>
  4040da:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4040dc:	2b00      	cmp	r3, #0
  4040de:	f000 8104 	beq.w	4042ea <_dtoa_r+0x952>
  4040e2:	2e00      	cmp	r6, #0
  4040e4:	dd11      	ble.n	40410a <_dtoa_r+0x772>
  4040e6:	4639      	mov	r1, r7
  4040e8:	4632      	mov	r2, r6
  4040ea:	4620      	mov	r0, r4
  4040ec:	f000 fdda 	bl	404ca4 <__pow5mult>
  4040f0:	4652      	mov	r2, sl
  4040f2:	4601      	mov	r1, r0
  4040f4:	4607      	mov	r7, r0
  4040f6:	4620      	mov	r0, r4
  4040f8:	f000 fd47 	bl	404b8a <__multiply>
  4040fc:	4651      	mov	r1, sl
  4040fe:	900a      	str	r0, [sp, #40]	; 0x28
  404100:	4620      	mov	r0, r4
  404102:	f000 fc99 	bl	404a38 <_Bfree>
  404106:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404108:	469a      	mov	sl, r3
  40410a:	9b08      	ldr	r3, [sp, #32]
  40410c:	1b9a      	subs	r2, r3, r6
  40410e:	d004      	beq.n	40411a <_dtoa_r+0x782>
  404110:	4651      	mov	r1, sl
  404112:	4620      	mov	r0, r4
  404114:	f000 fdc6 	bl	404ca4 <__pow5mult>
  404118:	4682      	mov	sl, r0
  40411a:	2101      	movs	r1, #1
  40411c:	4620      	mov	r0, r4
  40411e:	f000 fd2b 	bl	404b78 <__i2b>
  404122:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  404124:	2b00      	cmp	r3, #0
  404126:	4606      	mov	r6, r0
  404128:	f340 80e1 	ble.w	4042ee <_dtoa_r+0x956>
  40412c:	461a      	mov	r2, r3
  40412e:	4601      	mov	r1, r0
  404130:	4620      	mov	r0, r4
  404132:	f000 fdb7 	bl	404ca4 <__pow5mult>
  404136:	9b1e      	ldr	r3, [sp, #120]	; 0x78
  404138:	2b01      	cmp	r3, #1
  40413a:	4606      	mov	r6, r0
  40413c:	f340 80da 	ble.w	4042f4 <_dtoa_r+0x95c>
  404140:	2300      	movs	r3, #0
  404142:	9308      	str	r3, [sp, #32]
  404144:	6933      	ldr	r3, [r6, #16]
  404146:	eb06 0383 	add.w	r3, r6, r3, lsl #2
  40414a:	6918      	ldr	r0, [r3, #16]
  40414c:	f000 fcc6 	bl	404adc <__hi0bits>
  404150:	f1c0 0020 	rsb	r0, r0, #32
  404154:	9b07      	ldr	r3, [sp, #28]
  404156:	4418      	add	r0, r3
  404158:	f010 001f 	ands.w	r0, r0, #31
  40415c:	f000 80f0 	beq.w	404340 <_dtoa_r+0x9a8>
  404160:	f1c0 0320 	rsb	r3, r0, #32
  404164:	2b04      	cmp	r3, #4
  404166:	f340 80e2 	ble.w	40432e <_dtoa_r+0x996>
  40416a:	9b07      	ldr	r3, [sp, #28]
  40416c:	f1c0 001c 	rsb	r0, r0, #28
  404170:	4480      	add	r8, r0
  404172:	4405      	add	r5, r0
  404174:	4403      	add	r3, r0
  404176:	9307      	str	r3, [sp, #28]
  404178:	f1b8 0f00 	cmp.w	r8, #0
  40417c:	dd05      	ble.n	40418a <_dtoa_r+0x7f2>
  40417e:	4651      	mov	r1, sl
  404180:	4642      	mov	r2, r8
  404182:	4620      	mov	r0, r4
  404184:	f000 fddc 	bl	404d40 <__lshift>
  404188:	4682      	mov	sl, r0
  40418a:	9b07      	ldr	r3, [sp, #28]
  40418c:	2b00      	cmp	r3, #0
  40418e:	dd05      	ble.n	40419c <_dtoa_r+0x804>
  404190:	4631      	mov	r1, r6
  404192:	461a      	mov	r2, r3
  404194:	4620      	mov	r0, r4
  404196:	f000 fdd3 	bl	404d40 <__lshift>
  40419a:	4606      	mov	r6, r0
  40419c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40419e:	2b00      	cmp	r3, #0
  4041a0:	f000 80d2 	beq.w	404348 <_dtoa_r+0x9b0>
  4041a4:	4631      	mov	r1, r6
  4041a6:	4650      	mov	r0, sl
  4041a8:	f000 fe1b 	bl	404de2 <__mcmp>
  4041ac:	2800      	cmp	r0, #0
  4041ae:	f280 80cb 	bge.w	404348 <_dtoa_r+0x9b0>
  4041b2:	2300      	movs	r3, #0
  4041b4:	4651      	mov	r1, sl
  4041b6:	220a      	movs	r2, #10
  4041b8:	4620      	mov	r0, r4
  4041ba:	f000 fc54 	bl	404a66 <__multadd>
  4041be:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4041c0:	f10b 3bff 	add.w	fp, fp, #4294967295
  4041c4:	4682      	mov	sl, r0
  4041c6:	2b00      	cmp	r3, #0
  4041c8:	f000 81aa 	beq.w	404520 <_dtoa_r+0xb88>
  4041cc:	2300      	movs	r3, #0
  4041ce:	4639      	mov	r1, r7
  4041d0:	220a      	movs	r2, #10
  4041d2:	4620      	mov	r0, r4
  4041d4:	f000 fc47 	bl	404a66 <__multadd>
  4041d8:	9b04      	ldr	r3, [sp, #16]
  4041da:	2b00      	cmp	r3, #0
  4041dc:	4607      	mov	r7, r0
  4041de:	dc03      	bgt.n	4041e8 <_dtoa_r+0x850>
  4041e0:	9b1e      	ldr	r3, [sp, #120]	; 0x78
  4041e2:	2b02      	cmp	r3, #2
  4041e4:	f300 80b8 	bgt.w	404358 <_dtoa_r+0x9c0>
  4041e8:	2d00      	cmp	r5, #0
  4041ea:	dd05      	ble.n	4041f8 <_dtoa_r+0x860>
  4041ec:	4639      	mov	r1, r7
  4041ee:	462a      	mov	r2, r5
  4041f0:	4620      	mov	r0, r4
  4041f2:	f000 fda5 	bl	404d40 <__lshift>
  4041f6:	4607      	mov	r7, r0
  4041f8:	9b08      	ldr	r3, [sp, #32]
  4041fa:	2b00      	cmp	r3, #0
  4041fc:	f000 8110 	beq.w	404420 <_dtoa_r+0xa88>
  404200:	6879      	ldr	r1, [r7, #4]
  404202:	4620      	mov	r0, r4
  404204:	f000 fbe4 	bl	4049d0 <_Balloc>
  404208:	693a      	ldr	r2, [r7, #16]
  40420a:	3202      	adds	r2, #2
  40420c:	4605      	mov	r5, r0
  40420e:	0092      	lsls	r2, r2, #2
  404210:	f107 010c 	add.w	r1, r7, #12
  404214:	300c      	adds	r0, #12
  404216:	f7fe fde9 	bl	402dec <memcpy>
  40421a:	2201      	movs	r2, #1
  40421c:	4629      	mov	r1, r5
  40421e:	4620      	mov	r0, r4
  404220:	f000 fd8e 	bl	404d40 <__lshift>
  404224:	9b02      	ldr	r3, [sp, #8]
  404226:	f8dd 8018 	ldr.w	r8, [sp, #24]
  40422a:	9707      	str	r7, [sp, #28]
  40422c:	f003 0301 	and.w	r3, r3, #1
  404230:	4607      	mov	r7, r0
  404232:	9308      	str	r3, [sp, #32]
  404234:	4631      	mov	r1, r6
  404236:	4650      	mov	r0, sl
  404238:	f7ff fb20 	bl	40387c <quorem>
  40423c:	9907      	ldr	r1, [sp, #28]
  40423e:	4605      	mov	r5, r0
  404240:	f100 0930 	add.w	r9, r0, #48	; 0x30
  404244:	4650      	mov	r0, sl
  404246:	f000 fdcc 	bl	404de2 <__mcmp>
  40424a:	463a      	mov	r2, r7
  40424c:	9002      	str	r0, [sp, #8]
  40424e:	4631      	mov	r1, r6
  404250:	4620      	mov	r0, r4
  404252:	f000 fde0 	bl	404e16 <__mdiff>
  404256:	68c3      	ldr	r3, [r0, #12]
  404258:	4602      	mov	r2, r0
  40425a:	2b00      	cmp	r3, #0
  40425c:	f040 80e2 	bne.w	404424 <_dtoa_r+0xa8c>
  404260:	4601      	mov	r1, r0
  404262:	9009      	str	r0, [sp, #36]	; 0x24
  404264:	4650      	mov	r0, sl
  404266:	f000 fdbc 	bl	404de2 <__mcmp>
  40426a:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40426c:	4603      	mov	r3, r0
  40426e:	4611      	mov	r1, r2
  404270:	4620      	mov	r0, r4
  404272:	9309      	str	r3, [sp, #36]	; 0x24
  404274:	f000 fbe0 	bl	404a38 <_Bfree>
  404278:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40427a:	2b00      	cmp	r3, #0
  40427c:	f040 80d4 	bne.w	404428 <_dtoa_r+0xa90>
  404280:	9a1e      	ldr	r2, [sp, #120]	; 0x78
  404282:	2a00      	cmp	r2, #0
  404284:	f040 80d0 	bne.w	404428 <_dtoa_r+0xa90>
  404288:	9a08      	ldr	r2, [sp, #32]
  40428a:	2a00      	cmp	r2, #0
  40428c:	f040 80cc 	bne.w	404428 <_dtoa_r+0xa90>
  404290:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
  404294:	f000 80e8 	beq.w	404468 <_dtoa_r+0xad0>
  404298:	9b02      	ldr	r3, [sp, #8]
  40429a:	2b00      	cmp	r3, #0
  40429c:	dd01      	ble.n	4042a2 <_dtoa_r+0x90a>
  40429e:	f105 0931 	add.w	r9, r5, #49	; 0x31
  4042a2:	f108 0501 	add.w	r5, r8, #1
  4042a6:	f888 9000 	strb.w	r9, [r8]
  4042aa:	e06a      	b.n	404382 <_dtoa_r+0x9ea>
  4042ac:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4042ae:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  4042b2:	e6f7      	b.n	4040a4 <_dtoa_r+0x70c>
  4042b4:	9b08      	ldr	r3, [sp, #32]
  4042b6:	f109 36ff 	add.w	r6, r9, #4294967295
  4042ba:	42b3      	cmp	r3, r6
  4042bc:	bfbf      	itttt	lt
  4042be:	9b08      	ldrlt	r3, [sp, #32]
  4042c0:	9608      	strlt	r6, [sp, #32]
  4042c2:	1af2      	sublt	r2, r6, r3
  4042c4:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
  4042c6:	bfb7      	itett	lt
  4042c8:	189b      	addlt	r3, r3, r2
  4042ca:	1b9e      	subge	r6, r3, r6
  4042cc:	930c      	strlt	r3, [sp, #48]	; 0x30
  4042ce:	2600      	movlt	r6, #0
  4042d0:	f1b9 0f00 	cmp.w	r9, #0
  4042d4:	bfb9      	ittee	lt
  4042d6:	eba8 0509 	sublt.w	r5, r8, r9
  4042da:	2300      	movlt	r3, #0
  4042dc:	4645      	movge	r5, r8
  4042de:	464b      	movge	r3, r9
  4042e0:	e6e2      	b.n	4040a8 <_dtoa_r+0x710>
  4042e2:	9e08      	ldr	r6, [sp, #32]
  4042e4:	9f09      	ldr	r7, [sp, #36]	; 0x24
  4042e6:	4645      	mov	r5, r8
  4042e8:	e6e7      	b.n	4040ba <_dtoa_r+0x722>
  4042ea:	9a08      	ldr	r2, [sp, #32]
  4042ec:	e710      	b.n	404110 <_dtoa_r+0x778>
  4042ee:	9b1e      	ldr	r3, [sp, #120]	; 0x78
  4042f0:	2b01      	cmp	r3, #1
  4042f2:	dc18      	bgt.n	404326 <_dtoa_r+0x98e>
  4042f4:	9b02      	ldr	r3, [sp, #8]
  4042f6:	b9b3      	cbnz	r3, 404326 <_dtoa_r+0x98e>
  4042f8:	9b03      	ldr	r3, [sp, #12]
  4042fa:	f3c3 0313 	ubfx	r3, r3, #0, #20
  4042fe:	b9a3      	cbnz	r3, 40432a <_dtoa_r+0x992>
  404300:	9b03      	ldr	r3, [sp, #12]
  404302:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
  404306:	0d1b      	lsrs	r3, r3, #20
  404308:	051b      	lsls	r3, r3, #20
  40430a:	b12b      	cbz	r3, 404318 <_dtoa_r+0x980>
  40430c:	9b07      	ldr	r3, [sp, #28]
  40430e:	3301      	adds	r3, #1
  404310:	9307      	str	r3, [sp, #28]
  404312:	f108 0801 	add.w	r8, r8, #1
  404316:	2301      	movs	r3, #1
  404318:	9308      	str	r3, [sp, #32]
  40431a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40431c:	2b00      	cmp	r3, #0
  40431e:	f47f af11 	bne.w	404144 <_dtoa_r+0x7ac>
  404322:	2001      	movs	r0, #1
  404324:	e716      	b.n	404154 <_dtoa_r+0x7bc>
  404326:	2300      	movs	r3, #0
  404328:	e7f6      	b.n	404318 <_dtoa_r+0x980>
  40432a:	9b02      	ldr	r3, [sp, #8]
  40432c:	e7f4      	b.n	404318 <_dtoa_r+0x980>
  40432e:	f43f af23 	beq.w	404178 <_dtoa_r+0x7e0>
  404332:	9a07      	ldr	r2, [sp, #28]
  404334:	331c      	adds	r3, #28
  404336:	441a      	add	r2, r3
  404338:	4498      	add	r8, r3
  40433a:	441d      	add	r5, r3
  40433c:	4613      	mov	r3, r2
  40433e:	e71a      	b.n	404176 <_dtoa_r+0x7de>
  404340:	4603      	mov	r3, r0
  404342:	e7f6      	b.n	404332 <_dtoa_r+0x99a>
  404344:	40240000 	.word	0x40240000
  404348:	f1b9 0f00 	cmp.w	r9, #0
  40434c:	dc33      	bgt.n	4043b6 <_dtoa_r+0xa1e>
  40434e:	9b1e      	ldr	r3, [sp, #120]	; 0x78
  404350:	2b02      	cmp	r3, #2
  404352:	dd30      	ble.n	4043b6 <_dtoa_r+0xa1e>
  404354:	f8cd 9010 	str.w	r9, [sp, #16]
  404358:	9b04      	ldr	r3, [sp, #16]
  40435a:	b963      	cbnz	r3, 404376 <_dtoa_r+0x9de>
  40435c:	4631      	mov	r1, r6
  40435e:	2205      	movs	r2, #5
  404360:	4620      	mov	r0, r4
  404362:	f000 fb80 	bl	404a66 <__multadd>
  404366:	4601      	mov	r1, r0
  404368:	4606      	mov	r6, r0
  40436a:	4650      	mov	r0, sl
  40436c:	f000 fd39 	bl	404de2 <__mcmp>
  404370:	2800      	cmp	r0, #0
  404372:	f73f ad5c 	bgt.w	403e2e <_dtoa_r+0x496>
  404376:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  404378:	9d06      	ldr	r5, [sp, #24]
  40437a:	ea6f 0b03 	mvn.w	fp, r3
  40437e:	2300      	movs	r3, #0
  404380:	9307      	str	r3, [sp, #28]
  404382:	4631      	mov	r1, r6
  404384:	4620      	mov	r0, r4
  404386:	f000 fb57 	bl	404a38 <_Bfree>
  40438a:	2f00      	cmp	r7, #0
  40438c:	f43f ae4b 	beq.w	404026 <_dtoa_r+0x68e>
  404390:	9b07      	ldr	r3, [sp, #28]
  404392:	b12b      	cbz	r3, 4043a0 <_dtoa_r+0xa08>
  404394:	42bb      	cmp	r3, r7
  404396:	d003      	beq.n	4043a0 <_dtoa_r+0xa08>
  404398:	4619      	mov	r1, r3
  40439a:	4620      	mov	r0, r4
  40439c:	f000 fb4c 	bl	404a38 <_Bfree>
  4043a0:	4639      	mov	r1, r7
  4043a2:	4620      	mov	r0, r4
  4043a4:	f000 fb48 	bl	404a38 <_Bfree>
  4043a8:	e63d      	b.n	404026 <_dtoa_r+0x68e>
  4043aa:	2600      	movs	r6, #0
  4043ac:	4637      	mov	r7, r6
  4043ae:	e7e2      	b.n	404376 <_dtoa_r+0x9de>
  4043b0:	46bb      	mov	fp, r7
  4043b2:	4637      	mov	r7, r6
  4043b4:	e53b      	b.n	403e2e <_dtoa_r+0x496>
  4043b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4043b8:	f8cd 9010 	str.w	r9, [sp, #16]
  4043bc:	2b00      	cmp	r3, #0
  4043be:	f47f af13 	bne.w	4041e8 <_dtoa_r+0x850>
  4043c2:	9d06      	ldr	r5, [sp, #24]
  4043c4:	4631      	mov	r1, r6
  4043c6:	4650      	mov	r0, sl
  4043c8:	f7ff fa58 	bl	40387c <quorem>
  4043cc:	f100 0930 	add.w	r9, r0, #48	; 0x30
  4043d0:	f805 9b01 	strb.w	r9, [r5], #1
  4043d4:	9b06      	ldr	r3, [sp, #24]
  4043d6:	9a04      	ldr	r2, [sp, #16]
  4043d8:	1aeb      	subs	r3, r5, r3
  4043da:	429a      	cmp	r2, r3
  4043dc:	f300 8083 	bgt.w	4044e6 <_dtoa_r+0xb4e>
  4043e0:	9b06      	ldr	r3, [sp, #24]
  4043e2:	2a01      	cmp	r2, #1
  4043e4:	bfac      	ite	ge
  4043e6:	189b      	addge	r3, r3, r2
  4043e8:	3301      	addlt	r3, #1
  4043ea:	4698      	mov	r8, r3
  4043ec:	2300      	movs	r3, #0
  4043ee:	9307      	str	r3, [sp, #28]
  4043f0:	4651      	mov	r1, sl
  4043f2:	2201      	movs	r2, #1
  4043f4:	4620      	mov	r0, r4
  4043f6:	f000 fca3 	bl	404d40 <__lshift>
  4043fa:	4631      	mov	r1, r6
  4043fc:	4682      	mov	sl, r0
  4043fe:	f000 fcf0 	bl	404de2 <__mcmp>
  404402:	2800      	cmp	r0, #0
  404404:	dc35      	bgt.n	404472 <_dtoa_r+0xada>
  404406:	d102      	bne.n	40440e <_dtoa_r+0xa76>
  404408:	f019 0f01 	tst.w	r9, #1
  40440c:	d131      	bne.n	404472 <_dtoa_r+0xada>
  40440e:	4645      	mov	r5, r8
  404410:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  404414:	2b30      	cmp	r3, #48	; 0x30
  404416:	f105 32ff 	add.w	r2, r5, #4294967295
  40441a:	d1b2      	bne.n	404382 <_dtoa_r+0x9ea>
  40441c:	4615      	mov	r5, r2
  40441e:	e7f7      	b.n	404410 <_dtoa_r+0xa78>
  404420:	4638      	mov	r0, r7
  404422:	e6ff      	b.n	404224 <_dtoa_r+0x88c>
  404424:	2301      	movs	r3, #1
  404426:	e722      	b.n	40426e <_dtoa_r+0x8d6>
  404428:	9a02      	ldr	r2, [sp, #8]
  40442a:	2a00      	cmp	r2, #0
  40442c:	db04      	blt.n	404438 <_dtoa_r+0xaa0>
  40442e:	d129      	bne.n	404484 <_dtoa_r+0xaec>
  404430:	9a1e      	ldr	r2, [sp, #120]	; 0x78
  404432:	bb3a      	cbnz	r2, 404484 <_dtoa_r+0xaec>
  404434:	9a08      	ldr	r2, [sp, #32]
  404436:	bb2a      	cbnz	r2, 404484 <_dtoa_r+0xaec>
  404438:	2b00      	cmp	r3, #0
  40443a:	f77f af32 	ble.w	4042a2 <_dtoa_r+0x90a>
  40443e:	4651      	mov	r1, sl
  404440:	2201      	movs	r2, #1
  404442:	4620      	mov	r0, r4
  404444:	f000 fc7c 	bl	404d40 <__lshift>
  404448:	4631      	mov	r1, r6
  40444a:	4682      	mov	sl, r0
  40444c:	f000 fcc9 	bl	404de2 <__mcmp>
  404450:	2800      	cmp	r0, #0
  404452:	dc05      	bgt.n	404460 <_dtoa_r+0xac8>
  404454:	f47f af25 	bne.w	4042a2 <_dtoa_r+0x90a>
  404458:	f019 0f01 	tst.w	r9, #1
  40445c:	f43f af21 	beq.w	4042a2 <_dtoa_r+0x90a>
  404460:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
  404464:	f47f af1b 	bne.w	40429e <_dtoa_r+0x906>
  404468:	2339      	movs	r3, #57	; 0x39
  40446a:	f888 3000 	strb.w	r3, [r8]
  40446e:	f108 0801 	add.w	r8, r8, #1
  404472:	4645      	mov	r5, r8
  404474:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  404478:	2b39      	cmp	r3, #57	; 0x39
  40447a:	f105 32ff 	add.w	r2, r5, #4294967295
  40447e:	d03a      	beq.n	4044f6 <_dtoa_r+0xb5e>
  404480:	3301      	adds	r3, #1
  404482:	e03f      	b.n	404504 <_dtoa_r+0xb6c>
  404484:	2b00      	cmp	r3, #0
  404486:	f108 0501 	add.w	r5, r8, #1
  40448a:	dd05      	ble.n	404498 <_dtoa_r+0xb00>
  40448c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
  404490:	d0ea      	beq.n	404468 <_dtoa_r+0xad0>
  404492:	f109 0901 	add.w	r9, r9, #1
  404496:	e706      	b.n	4042a6 <_dtoa_r+0x90e>
  404498:	9b06      	ldr	r3, [sp, #24]
  40449a:	9a04      	ldr	r2, [sp, #16]
  40449c:	f805 9c01 	strb.w	r9, [r5, #-1]
  4044a0:	1aeb      	subs	r3, r5, r3
  4044a2:	4293      	cmp	r3, r2
  4044a4:	46a8      	mov	r8, r5
  4044a6:	d0a3      	beq.n	4043f0 <_dtoa_r+0xa58>
  4044a8:	4651      	mov	r1, sl
  4044aa:	2300      	movs	r3, #0
  4044ac:	220a      	movs	r2, #10
  4044ae:	4620      	mov	r0, r4
  4044b0:	f000 fad9 	bl	404a66 <__multadd>
  4044b4:	9b07      	ldr	r3, [sp, #28]
  4044b6:	9907      	ldr	r1, [sp, #28]
  4044b8:	42bb      	cmp	r3, r7
  4044ba:	4682      	mov	sl, r0
  4044bc:	f04f 0300 	mov.w	r3, #0
  4044c0:	f04f 020a 	mov.w	r2, #10
  4044c4:	4620      	mov	r0, r4
  4044c6:	d104      	bne.n	4044d2 <_dtoa_r+0xb3a>
  4044c8:	f000 facd 	bl	404a66 <__multadd>
  4044cc:	9007      	str	r0, [sp, #28]
  4044ce:	4607      	mov	r7, r0
  4044d0:	e6b0      	b.n	404234 <_dtoa_r+0x89c>
  4044d2:	f000 fac8 	bl	404a66 <__multadd>
  4044d6:	2300      	movs	r3, #0
  4044d8:	9007      	str	r0, [sp, #28]
  4044da:	220a      	movs	r2, #10
  4044dc:	4639      	mov	r1, r7
  4044de:	4620      	mov	r0, r4
  4044e0:	f000 fac1 	bl	404a66 <__multadd>
  4044e4:	e7f3      	b.n	4044ce <_dtoa_r+0xb36>
  4044e6:	4651      	mov	r1, sl
  4044e8:	2300      	movs	r3, #0
  4044ea:	220a      	movs	r2, #10
  4044ec:	4620      	mov	r0, r4
  4044ee:	f000 faba 	bl	404a66 <__multadd>
  4044f2:	4682      	mov	sl, r0
  4044f4:	e766      	b.n	4043c4 <_dtoa_r+0xa2c>
  4044f6:	9b06      	ldr	r3, [sp, #24]
  4044f8:	4293      	cmp	r3, r2
  4044fa:	d105      	bne.n	404508 <_dtoa_r+0xb70>
  4044fc:	9a06      	ldr	r2, [sp, #24]
  4044fe:	f10b 0b01 	add.w	fp, fp, #1
  404502:	2331      	movs	r3, #49	; 0x31
  404504:	7013      	strb	r3, [r2, #0]
  404506:	e73c      	b.n	404382 <_dtoa_r+0x9ea>
  404508:	4615      	mov	r5, r2
  40450a:	e7b3      	b.n	404474 <_dtoa_r+0xadc>
  40450c:	4b09      	ldr	r3, [pc, #36]	; (404534 <_dtoa_r+0xb9c>)
  40450e:	f7ff baa5 	b.w	403a5c <_dtoa_r+0xc4>
  404512:	9b22      	ldr	r3, [sp, #136]	; 0x88
  404514:	2b00      	cmp	r3, #0
  404516:	f47f aa7f 	bne.w	403a18 <_dtoa_r+0x80>
  40451a:	4b07      	ldr	r3, [pc, #28]	; (404538 <_dtoa_r+0xba0>)
  40451c:	f7ff ba9e 	b.w	403a5c <_dtoa_r+0xc4>
  404520:	9b04      	ldr	r3, [sp, #16]
  404522:	2b00      	cmp	r3, #0
  404524:	f73f af4d 	bgt.w	4043c2 <_dtoa_r+0xa2a>
  404528:	9b1e      	ldr	r3, [sp, #120]	; 0x78
  40452a:	2b02      	cmp	r3, #2
  40452c:	f77f af49 	ble.w	4043c2 <_dtoa_r+0xa2a>
  404530:	e712      	b.n	404358 <_dtoa_r+0x9c0>
  404532:	bf00      	nop
  404534:	00405b80 	.word	0x00405b80
  404538:	00405ba4 	.word	0x00405ba4

0040453c <__sflush_r>:
  40453c:	898a      	ldrh	r2, [r1, #12]
  40453e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404542:	4605      	mov	r5, r0
  404544:	0710      	lsls	r0, r2, #28
  404546:	460c      	mov	r4, r1
  404548:	d45a      	bmi.n	404600 <__sflush_r+0xc4>
  40454a:	684b      	ldr	r3, [r1, #4]
  40454c:	2b00      	cmp	r3, #0
  40454e:	dc05      	bgt.n	40455c <__sflush_r+0x20>
  404550:	6c0b      	ldr	r3, [r1, #64]	; 0x40
  404552:	2b00      	cmp	r3, #0
  404554:	dc02      	bgt.n	40455c <__sflush_r+0x20>
  404556:	2000      	movs	r0, #0
  404558:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40455c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
  40455e:	2e00      	cmp	r6, #0
  404560:	d0f9      	beq.n	404556 <__sflush_r+0x1a>
  404562:	2300      	movs	r3, #0
  404564:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
  404568:	682f      	ldr	r7, [r5, #0]
  40456a:	602b      	str	r3, [r5, #0]
  40456c:	d033      	beq.n	4045d6 <__sflush_r+0x9a>
  40456e:	6d60      	ldr	r0, [r4, #84]	; 0x54
  404570:	89a3      	ldrh	r3, [r4, #12]
  404572:	075a      	lsls	r2, r3, #29
  404574:	d505      	bpl.n	404582 <__sflush_r+0x46>
  404576:	6863      	ldr	r3, [r4, #4]
  404578:	1ac0      	subs	r0, r0, r3
  40457a:	6b63      	ldr	r3, [r4, #52]	; 0x34
  40457c:	b10b      	cbz	r3, 404582 <__sflush_r+0x46>
  40457e:	6c23      	ldr	r3, [r4, #64]	; 0x40
  404580:	1ac0      	subs	r0, r0, r3
  404582:	2300      	movs	r3, #0
  404584:	4602      	mov	r2, r0
  404586:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
  404588:	6a21      	ldr	r1, [r4, #32]
  40458a:	4628      	mov	r0, r5
  40458c:	47b0      	blx	r6
  40458e:	1c43      	adds	r3, r0, #1
  404590:	89a3      	ldrh	r3, [r4, #12]
  404592:	d106      	bne.n	4045a2 <__sflush_r+0x66>
  404594:	6829      	ldr	r1, [r5, #0]
  404596:	291d      	cmp	r1, #29
  404598:	d84b      	bhi.n	404632 <__sflush_r+0xf6>
  40459a:	4a2b      	ldr	r2, [pc, #172]	; (404648 <__sflush_r+0x10c>)
  40459c:	40ca      	lsrs	r2, r1
  40459e:	07d6      	lsls	r6, r2, #31
  4045a0:	d547      	bpl.n	404632 <__sflush_r+0xf6>
  4045a2:	2200      	movs	r2, #0
  4045a4:	6062      	str	r2, [r4, #4]
  4045a6:	04d9      	lsls	r1, r3, #19
  4045a8:	6922      	ldr	r2, [r4, #16]
  4045aa:	6022      	str	r2, [r4, #0]
  4045ac:	d504      	bpl.n	4045b8 <__sflush_r+0x7c>
  4045ae:	1c42      	adds	r2, r0, #1
  4045b0:	d101      	bne.n	4045b6 <__sflush_r+0x7a>
  4045b2:	682b      	ldr	r3, [r5, #0]
  4045b4:	b903      	cbnz	r3, 4045b8 <__sflush_r+0x7c>
  4045b6:	6560      	str	r0, [r4, #84]	; 0x54
  4045b8:	6b61      	ldr	r1, [r4, #52]	; 0x34
  4045ba:	602f      	str	r7, [r5, #0]
  4045bc:	2900      	cmp	r1, #0
  4045be:	d0ca      	beq.n	404556 <__sflush_r+0x1a>
  4045c0:	f104 0344 	add.w	r3, r4, #68	; 0x44
  4045c4:	4299      	cmp	r1, r3
  4045c6:	d002      	beq.n	4045ce <__sflush_r+0x92>
  4045c8:	4628      	mov	r0, r5
  4045ca:	f000 fcdf 	bl	404f8c <_free_r>
  4045ce:	2000      	movs	r0, #0
  4045d0:	6360      	str	r0, [r4, #52]	; 0x34
  4045d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4045d6:	6a21      	ldr	r1, [r4, #32]
  4045d8:	2301      	movs	r3, #1
  4045da:	4628      	mov	r0, r5
  4045dc:	47b0      	blx	r6
  4045de:	1c41      	adds	r1, r0, #1
  4045e0:	d1c6      	bne.n	404570 <__sflush_r+0x34>
  4045e2:	682b      	ldr	r3, [r5, #0]
  4045e4:	2b00      	cmp	r3, #0
  4045e6:	d0c3      	beq.n	404570 <__sflush_r+0x34>
  4045e8:	2b1d      	cmp	r3, #29
  4045ea:	d001      	beq.n	4045f0 <__sflush_r+0xb4>
  4045ec:	2b16      	cmp	r3, #22
  4045ee:	d101      	bne.n	4045f4 <__sflush_r+0xb8>
  4045f0:	602f      	str	r7, [r5, #0]
  4045f2:	e7b0      	b.n	404556 <__sflush_r+0x1a>
  4045f4:	89a3      	ldrh	r3, [r4, #12]
  4045f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4045fa:	81a3      	strh	r3, [r4, #12]
  4045fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404600:	690f      	ldr	r7, [r1, #16]
  404602:	2f00      	cmp	r7, #0
  404604:	d0a7      	beq.n	404556 <__sflush_r+0x1a>
  404606:	0793      	lsls	r3, r2, #30
  404608:	680e      	ldr	r6, [r1, #0]
  40460a:	bf08      	it	eq
  40460c:	694b      	ldreq	r3, [r1, #20]
  40460e:	600f      	str	r7, [r1, #0]
  404610:	bf18      	it	ne
  404612:	2300      	movne	r3, #0
  404614:	eba6 0807 	sub.w	r8, r6, r7
  404618:	608b      	str	r3, [r1, #8]
  40461a:	f1b8 0f00 	cmp.w	r8, #0
  40461e:	dd9a      	ble.n	404556 <__sflush_r+0x1a>
  404620:	4643      	mov	r3, r8
  404622:	463a      	mov	r2, r7
  404624:	6a21      	ldr	r1, [r4, #32]
  404626:	6aa6      	ldr	r6, [r4, #40]	; 0x28
  404628:	4628      	mov	r0, r5
  40462a:	47b0      	blx	r6
  40462c:	2800      	cmp	r0, #0
  40462e:	dc07      	bgt.n	404640 <__sflush_r+0x104>
  404630:	89a3      	ldrh	r3, [r4, #12]
  404632:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404636:	81a3      	strh	r3, [r4, #12]
  404638:	f04f 30ff 	mov.w	r0, #4294967295
  40463c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404640:	4407      	add	r7, r0
  404642:	eba8 0800 	sub.w	r8, r8, r0
  404646:	e7e8      	b.n	40461a <__sflush_r+0xde>
  404648:	20400001 	.word	0x20400001

0040464c <_fflush_r>:
  40464c:	b538      	push	{r3, r4, r5, lr}
  40464e:	690b      	ldr	r3, [r1, #16]
  404650:	4605      	mov	r5, r0
  404652:	460c      	mov	r4, r1
  404654:	b1db      	cbz	r3, 40468e <_fflush_r+0x42>
  404656:	b118      	cbz	r0, 404660 <_fflush_r+0x14>
  404658:	6983      	ldr	r3, [r0, #24]
  40465a:	b90b      	cbnz	r3, 404660 <_fflush_r+0x14>
  40465c:	f000 f860 	bl	404720 <__sinit>
  404660:	4b0c      	ldr	r3, [pc, #48]	; (404694 <_fflush_r+0x48>)
  404662:	429c      	cmp	r4, r3
  404664:	d109      	bne.n	40467a <_fflush_r+0x2e>
  404666:	686c      	ldr	r4, [r5, #4]
  404668:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40466c:	b17b      	cbz	r3, 40468e <_fflush_r+0x42>
  40466e:	4621      	mov	r1, r4
  404670:	4628      	mov	r0, r5
  404672:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  404676:	f7ff bf61 	b.w	40453c <__sflush_r>
  40467a:	4b07      	ldr	r3, [pc, #28]	; (404698 <_fflush_r+0x4c>)
  40467c:	429c      	cmp	r4, r3
  40467e:	d101      	bne.n	404684 <_fflush_r+0x38>
  404680:	68ac      	ldr	r4, [r5, #8]
  404682:	e7f1      	b.n	404668 <_fflush_r+0x1c>
  404684:	4b05      	ldr	r3, [pc, #20]	; (40469c <_fflush_r+0x50>)
  404686:	429c      	cmp	r4, r3
  404688:	bf08      	it	eq
  40468a:	68ec      	ldreq	r4, [r5, #12]
  40468c:	e7ec      	b.n	404668 <_fflush_r+0x1c>
  40468e:	2000      	movs	r0, #0
  404690:	bd38      	pop	{r3, r4, r5, pc}
  404692:	bf00      	nop
  404694:	00405bd4 	.word	0x00405bd4
  404698:	00405bf4 	.word	0x00405bf4
  40469c:	00405bb4 	.word	0x00405bb4

004046a0 <_cleanup_r>:
  4046a0:	4901      	ldr	r1, [pc, #4]	; (4046a8 <_cleanup_r+0x8>)
  4046a2:	f000 b8a9 	b.w	4047f8 <_fwalk_reent>
  4046a6:	bf00      	nop
  4046a8:	0040464d 	.word	0x0040464d

004046ac <std.isra.0>:
  4046ac:	2300      	movs	r3, #0
  4046ae:	b510      	push	{r4, lr}
  4046b0:	4604      	mov	r4, r0
  4046b2:	6003      	str	r3, [r0, #0]
  4046b4:	6043      	str	r3, [r0, #4]
  4046b6:	6083      	str	r3, [r0, #8]
  4046b8:	8181      	strh	r1, [r0, #12]
  4046ba:	6643      	str	r3, [r0, #100]	; 0x64
  4046bc:	81c2      	strh	r2, [r0, #14]
  4046be:	6103      	str	r3, [r0, #16]
  4046c0:	6143      	str	r3, [r0, #20]
  4046c2:	6183      	str	r3, [r0, #24]
  4046c4:	4619      	mov	r1, r3
  4046c6:	2208      	movs	r2, #8
  4046c8:	305c      	adds	r0, #92	; 0x5c
  4046ca:	f7fe fb9a 	bl	402e02 <memset>
  4046ce:	4b05      	ldr	r3, [pc, #20]	; (4046e4 <std.isra.0+0x38>)
  4046d0:	6263      	str	r3, [r4, #36]	; 0x24
  4046d2:	4b05      	ldr	r3, [pc, #20]	; (4046e8 <std.isra.0+0x3c>)
  4046d4:	62a3      	str	r3, [r4, #40]	; 0x28
  4046d6:	4b05      	ldr	r3, [pc, #20]	; (4046ec <std.isra.0+0x40>)
  4046d8:	62e3      	str	r3, [r4, #44]	; 0x2c
  4046da:	4b05      	ldr	r3, [pc, #20]	; (4046f0 <std.isra.0+0x44>)
  4046dc:	6224      	str	r4, [r4, #32]
  4046de:	6323      	str	r3, [r4, #48]	; 0x30
  4046e0:	bd10      	pop	{r4, pc}
  4046e2:	bf00      	nop
  4046e4:	00405381 	.word	0x00405381
  4046e8:	004053a3 	.word	0x004053a3
  4046ec:	004053db 	.word	0x004053db
  4046f0:	004053ff 	.word	0x004053ff

004046f4 <__sfmoreglue>:
  4046f4:	b570      	push	{r4, r5, r6, lr}
  4046f6:	1e4a      	subs	r2, r1, #1
  4046f8:	2568      	movs	r5, #104	; 0x68
  4046fa:	4355      	muls	r5, r2
  4046fc:	460e      	mov	r6, r1
  4046fe:	f105 0174 	add.w	r1, r5, #116	; 0x74
  404702:	f000 fc91 	bl	405028 <_malloc_r>
  404706:	4604      	mov	r4, r0
  404708:	b140      	cbz	r0, 40471c <__sfmoreglue+0x28>
  40470a:	2100      	movs	r1, #0
  40470c:	e880 0042 	stmia.w	r0, {r1, r6}
  404710:	300c      	adds	r0, #12
  404712:	60a0      	str	r0, [r4, #8]
  404714:	f105 0268 	add.w	r2, r5, #104	; 0x68
  404718:	f7fe fb73 	bl	402e02 <memset>
  40471c:	4620      	mov	r0, r4
  40471e:	bd70      	pop	{r4, r5, r6, pc}

00404720 <__sinit>:
  404720:	6983      	ldr	r3, [r0, #24]
  404722:	b510      	push	{r4, lr}
  404724:	4604      	mov	r4, r0
  404726:	bb33      	cbnz	r3, 404776 <__sinit+0x56>
  404728:	6483      	str	r3, [r0, #72]	; 0x48
  40472a:	64c3      	str	r3, [r0, #76]	; 0x4c
  40472c:	6503      	str	r3, [r0, #80]	; 0x50
  40472e:	4b12      	ldr	r3, [pc, #72]	; (404778 <__sinit+0x58>)
  404730:	4a12      	ldr	r2, [pc, #72]	; (40477c <__sinit+0x5c>)
  404732:	681b      	ldr	r3, [r3, #0]
  404734:	6282      	str	r2, [r0, #40]	; 0x28
  404736:	4298      	cmp	r0, r3
  404738:	bf04      	itt	eq
  40473a:	2301      	moveq	r3, #1
  40473c:	6183      	streq	r3, [r0, #24]
  40473e:	f000 f81f 	bl	404780 <__sfp>
  404742:	6060      	str	r0, [r4, #4]
  404744:	4620      	mov	r0, r4
  404746:	f000 f81b 	bl	404780 <__sfp>
  40474a:	60a0      	str	r0, [r4, #8]
  40474c:	4620      	mov	r0, r4
  40474e:	f000 f817 	bl	404780 <__sfp>
  404752:	2200      	movs	r2, #0
  404754:	60e0      	str	r0, [r4, #12]
  404756:	2104      	movs	r1, #4
  404758:	6860      	ldr	r0, [r4, #4]
  40475a:	f7ff ffa7 	bl	4046ac <std.isra.0>
  40475e:	2201      	movs	r2, #1
  404760:	2109      	movs	r1, #9
  404762:	68a0      	ldr	r0, [r4, #8]
  404764:	f7ff ffa2 	bl	4046ac <std.isra.0>
  404768:	2202      	movs	r2, #2
  40476a:	2112      	movs	r1, #18
  40476c:	68e0      	ldr	r0, [r4, #12]
  40476e:	f7ff ff9d 	bl	4046ac <std.isra.0>
  404772:	2301      	movs	r3, #1
  404774:	61a3      	str	r3, [r4, #24]
  404776:	bd10      	pop	{r4, pc}
  404778:	00405b6c 	.word	0x00405b6c
  40477c:	004046a1 	.word	0x004046a1

00404780 <__sfp>:
  404780:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  404782:	4b1c      	ldr	r3, [pc, #112]	; (4047f4 <__sfp+0x74>)
  404784:	681e      	ldr	r6, [r3, #0]
  404786:	69b3      	ldr	r3, [r6, #24]
  404788:	4607      	mov	r7, r0
  40478a:	b913      	cbnz	r3, 404792 <__sfp+0x12>
  40478c:	4630      	mov	r0, r6
  40478e:	f7ff ffc7 	bl	404720 <__sinit>
  404792:	3648      	adds	r6, #72	; 0x48
  404794:	68b4      	ldr	r4, [r6, #8]
  404796:	6873      	ldr	r3, [r6, #4]
  404798:	3b01      	subs	r3, #1
  40479a:	d503      	bpl.n	4047a4 <__sfp+0x24>
  40479c:	6833      	ldr	r3, [r6, #0]
  40479e:	b133      	cbz	r3, 4047ae <__sfp+0x2e>
  4047a0:	6836      	ldr	r6, [r6, #0]
  4047a2:	e7f7      	b.n	404794 <__sfp+0x14>
  4047a4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
  4047a8:	b16d      	cbz	r5, 4047c6 <__sfp+0x46>
  4047aa:	3468      	adds	r4, #104	; 0x68
  4047ac:	e7f4      	b.n	404798 <__sfp+0x18>
  4047ae:	2104      	movs	r1, #4
  4047b0:	4638      	mov	r0, r7
  4047b2:	f7ff ff9f 	bl	4046f4 <__sfmoreglue>
  4047b6:	6030      	str	r0, [r6, #0]
  4047b8:	2800      	cmp	r0, #0
  4047ba:	d1f1      	bne.n	4047a0 <__sfp+0x20>
  4047bc:	230c      	movs	r3, #12
  4047be:	603b      	str	r3, [r7, #0]
  4047c0:	4604      	mov	r4, r0
  4047c2:	4620      	mov	r0, r4
  4047c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4047c6:	f64f 73ff 	movw	r3, #65535	; 0xffff
  4047ca:	81e3      	strh	r3, [r4, #14]
  4047cc:	2301      	movs	r3, #1
  4047ce:	81a3      	strh	r3, [r4, #12]
  4047d0:	6665      	str	r5, [r4, #100]	; 0x64
  4047d2:	6025      	str	r5, [r4, #0]
  4047d4:	60a5      	str	r5, [r4, #8]
  4047d6:	6065      	str	r5, [r4, #4]
  4047d8:	6125      	str	r5, [r4, #16]
  4047da:	6165      	str	r5, [r4, #20]
  4047dc:	61a5      	str	r5, [r4, #24]
  4047de:	2208      	movs	r2, #8
  4047e0:	4629      	mov	r1, r5
  4047e2:	f104 005c 	add.w	r0, r4, #92	; 0x5c
  4047e6:	f7fe fb0c 	bl	402e02 <memset>
  4047ea:	6365      	str	r5, [r4, #52]	; 0x34
  4047ec:	63a5      	str	r5, [r4, #56]	; 0x38
  4047ee:	64a5      	str	r5, [r4, #72]	; 0x48
  4047f0:	64e5      	str	r5, [r4, #76]	; 0x4c
  4047f2:	e7e6      	b.n	4047c2 <__sfp+0x42>
  4047f4:	00405b6c 	.word	0x00405b6c

004047f8 <_fwalk_reent>:
  4047f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4047fc:	4680      	mov	r8, r0
  4047fe:	4689      	mov	r9, r1
  404800:	f100 0448 	add.w	r4, r0, #72	; 0x48
  404804:	2600      	movs	r6, #0
  404806:	b914      	cbnz	r4, 40480e <_fwalk_reent+0x16>
  404808:	4630      	mov	r0, r6
  40480a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40480e:	68a5      	ldr	r5, [r4, #8]
  404810:	6867      	ldr	r7, [r4, #4]
  404812:	3f01      	subs	r7, #1
  404814:	d501      	bpl.n	40481a <_fwalk_reent+0x22>
  404816:	6824      	ldr	r4, [r4, #0]
  404818:	e7f5      	b.n	404806 <_fwalk_reent+0xe>
  40481a:	89ab      	ldrh	r3, [r5, #12]
  40481c:	2b01      	cmp	r3, #1
  40481e:	d907      	bls.n	404830 <_fwalk_reent+0x38>
  404820:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
  404824:	3301      	adds	r3, #1
  404826:	d003      	beq.n	404830 <_fwalk_reent+0x38>
  404828:	4629      	mov	r1, r5
  40482a:	4640      	mov	r0, r8
  40482c:	47c8      	blx	r9
  40482e:	4306      	orrs	r6, r0
  404830:	3568      	adds	r5, #104	; 0x68
  404832:	e7ee      	b.n	404812 <_fwalk_reent+0x1a>

00404834 <_localeconv_r>:
  404834:	4b04      	ldr	r3, [pc, #16]	; (404848 <_localeconv_r+0x14>)
  404836:	681b      	ldr	r3, [r3, #0]
  404838:	6a18      	ldr	r0, [r3, #32]
  40483a:	4b04      	ldr	r3, [pc, #16]	; (40484c <_localeconv_r+0x18>)
  40483c:	2800      	cmp	r0, #0
  40483e:	bf08      	it	eq
  404840:	4618      	moveq	r0, r3
  404842:	30f0      	adds	r0, #240	; 0xf0
  404844:	4770      	bx	lr
  404846:	bf00      	nop
  404848:	20400048 	.word	0x20400048
  40484c:	204000ac 	.word	0x204000ac

00404850 <__swhatbuf_r>:
  404850:	b570      	push	{r4, r5, r6, lr}
  404852:	460e      	mov	r6, r1
  404854:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  404858:	2900      	cmp	r1, #0
  40485a:	b090      	sub	sp, #64	; 0x40
  40485c:	4614      	mov	r4, r2
  40485e:	461d      	mov	r5, r3
  404860:	da07      	bge.n	404872 <__swhatbuf_r+0x22>
  404862:	2300      	movs	r3, #0
  404864:	602b      	str	r3, [r5, #0]
  404866:	89b3      	ldrh	r3, [r6, #12]
  404868:	061a      	lsls	r2, r3, #24
  40486a:	d410      	bmi.n	40488e <__swhatbuf_r+0x3e>
  40486c:	f44f 6380 	mov.w	r3, #1024	; 0x400
  404870:	e00e      	b.n	404890 <__swhatbuf_r+0x40>
  404872:	aa01      	add	r2, sp, #4
  404874:	f000 feaa 	bl	4055cc <_fstat_r>
  404878:	2800      	cmp	r0, #0
  40487a:	dbf2      	blt.n	404862 <__swhatbuf_r+0x12>
  40487c:	9a02      	ldr	r2, [sp, #8]
  40487e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  404882:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
  404886:	425a      	negs	r2, r3
  404888:	415a      	adcs	r2, r3
  40488a:	602a      	str	r2, [r5, #0]
  40488c:	e7ee      	b.n	40486c <__swhatbuf_r+0x1c>
  40488e:	2340      	movs	r3, #64	; 0x40
  404890:	2000      	movs	r0, #0
  404892:	6023      	str	r3, [r4, #0]
  404894:	b010      	add	sp, #64	; 0x40
  404896:	bd70      	pop	{r4, r5, r6, pc}

00404898 <__smakebuf_r>:
  404898:	898b      	ldrh	r3, [r1, #12]
  40489a:	b573      	push	{r0, r1, r4, r5, r6, lr}
  40489c:	079d      	lsls	r5, r3, #30
  40489e:	4606      	mov	r6, r0
  4048a0:	460c      	mov	r4, r1
  4048a2:	d507      	bpl.n	4048b4 <__smakebuf_r+0x1c>
  4048a4:	f104 0347 	add.w	r3, r4, #71	; 0x47
  4048a8:	6023      	str	r3, [r4, #0]
  4048aa:	6123      	str	r3, [r4, #16]
  4048ac:	2301      	movs	r3, #1
  4048ae:	6163      	str	r3, [r4, #20]
  4048b0:	b002      	add	sp, #8
  4048b2:	bd70      	pop	{r4, r5, r6, pc}
  4048b4:	ab01      	add	r3, sp, #4
  4048b6:	466a      	mov	r2, sp
  4048b8:	f7ff ffca 	bl	404850 <__swhatbuf_r>
  4048bc:	9900      	ldr	r1, [sp, #0]
  4048be:	4605      	mov	r5, r0
  4048c0:	4630      	mov	r0, r6
  4048c2:	f000 fbb1 	bl	405028 <_malloc_r>
  4048c6:	b948      	cbnz	r0, 4048dc <__smakebuf_r+0x44>
  4048c8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4048cc:	059a      	lsls	r2, r3, #22
  4048ce:	d4ef      	bmi.n	4048b0 <__smakebuf_r+0x18>
  4048d0:	f023 0303 	bic.w	r3, r3, #3
  4048d4:	f043 0302 	orr.w	r3, r3, #2
  4048d8:	81a3      	strh	r3, [r4, #12]
  4048da:	e7e3      	b.n	4048a4 <__smakebuf_r+0xc>
  4048dc:	4b0d      	ldr	r3, [pc, #52]	; (404914 <__smakebuf_r+0x7c>)
  4048de:	62b3      	str	r3, [r6, #40]	; 0x28
  4048e0:	89a3      	ldrh	r3, [r4, #12]
  4048e2:	6020      	str	r0, [r4, #0]
  4048e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4048e8:	81a3      	strh	r3, [r4, #12]
  4048ea:	9b00      	ldr	r3, [sp, #0]
  4048ec:	6163      	str	r3, [r4, #20]
  4048ee:	9b01      	ldr	r3, [sp, #4]
  4048f0:	6120      	str	r0, [r4, #16]
  4048f2:	b15b      	cbz	r3, 40490c <__smakebuf_r+0x74>
  4048f4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  4048f8:	4630      	mov	r0, r6
  4048fa:	f000 fe79 	bl	4055f0 <_isatty_r>
  4048fe:	b128      	cbz	r0, 40490c <__smakebuf_r+0x74>
  404900:	89a3      	ldrh	r3, [r4, #12]
  404902:	f023 0303 	bic.w	r3, r3, #3
  404906:	f043 0301 	orr.w	r3, r3, #1
  40490a:	81a3      	strh	r3, [r4, #12]
  40490c:	89a3      	ldrh	r3, [r4, #12]
  40490e:	431d      	orrs	r5, r3
  404910:	81a5      	strh	r5, [r4, #12]
  404912:	e7cd      	b.n	4048b0 <__smakebuf_r+0x18>
  404914:	004046a1 	.word	0x004046a1

00404918 <malloc>:
  404918:	4b02      	ldr	r3, [pc, #8]	; (404924 <malloc+0xc>)
  40491a:	4601      	mov	r1, r0
  40491c:	6818      	ldr	r0, [r3, #0]
  40491e:	f000 bb83 	b.w	405028 <_malloc_r>
  404922:	bf00      	nop
  404924:	20400048 	.word	0x20400048
	...

00404930 <memchr>:
  404930:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  404934:	2a10      	cmp	r2, #16
  404936:	db2b      	blt.n	404990 <memchr+0x60>
  404938:	f010 0f07 	tst.w	r0, #7
  40493c:	d008      	beq.n	404950 <memchr+0x20>
  40493e:	f810 3b01 	ldrb.w	r3, [r0], #1
  404942:	3a01      	subs	r2, #1
  404944:	428b      	cmp	r3, r1
  404946:	d02d      	beq.n	4049a4 <memchr+0x74>
  404948:	f010 0f07 	tst.w	r0, #7
  40494c:	b342      	cbz	r2, 4049a0 <memchr+0x70>
  40494e:	d1f6      	bne.n	40493e <memchr+0xe>
  404950:	b4f0      	push	{r4, r5, r6, r7}
  404952:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  404956:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  40495a:	f022 0407 	bic.w	r4, r2, #7
  40495e:	f07f 0700 	mvns.w	r7, #0
  404962:	2300      	movs	r3, #0
  404964:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  404968:	3c08      	subs	r4, #8
  40496a:	ea85 0501 	eor.w	r5, r5, r1
  40496e:	ea86 0601 	eor.w	r6, r6, r1
  404972:	fa85 f547 	uadd8	r5, r5, r7
  404976:	faa3 f587 	sel	r5, r3, r7
  40497a:	fa86 f647 	uadd8	r6, r6, r7
  40497e:	faa5 f687 	sel	r6, r5, r7
  404982:	b98e      	cbnz	r6, 4049a8 <memchr+0x78>
  404984:	d1ee      	bne.n	404964 <memchr+0x34>
  404986:	bcf0      	pop	{r4, r5, r6, r7}
  404988:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  40498c:	f002 0207 	and.w	r2, r2, #7
  404990:	b132      	cbz	r2, 4049a0 <memchr+0x70>
  404992:	f810 3b01 	ldrb.w	r3, [r0], #1
  404996:	3a01      	subs	r2, #1
  404998:	ea83 0301 	eor.w	r3, r3, r1
  40499c:	b113      	cbz	r3, 4049a4 <memchr+0x74>
  40499e:	d1f8      	bne.n	404992 <memchr+0x62>
  4049a0:	2000      	movs	r0, #0
  4049a2:	4770      	bx	lr
  4049a4:	3801      	subs	r0, #1
  4049a6:	4770      	bx	lr
  4049a8:	2d00      	cmp	r5, #0
  4049aa:	bf06      	itte	eq
  4049ac:	4635      	moveq	r5, r6
  4049ae:	3803      	subeq	r0, #3
  4049b0:	3807      	subne	r0, #7
  4049b2:	f015 0f01 	tst.w	r5, #1
  4049b6:	d107      	bne.n	4049c8 <memchr+0x98>
  4049b8:	3001      	adds	r0, #1
  4049ba:	f415 7f80 	tst.w	r5, #256	; 0x100
  4049be:	bf02      	ittt	eq
  4049c0:	3001      	addeq	r0, #1
  4049c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  4049c6:	3001      	addeq	r0, #1
  4049c8:	bcf0      	pop	{r4, r5, r6, r7}
  4049ca:	3801      	subs	r0, #1
  4049cc:	4770      	bx	lr
  4049ce:	bf00      	nop

004049d0 <_Balloc>:
  4049d0:	b570      	push	{r4, r5, r6, lr}
  4049d2:	6a45      	ldr	r5, [r0, #36]	; 0x24
  4049d4:	4604      	mov	r4, r0
  4049d6:	460e      	mov	r6, r1
  4049d8:	b93d      	cbnz	r5, 4049ea <_Balloc+0x1a>
  4049da:	2010      	movs	r0, #16
  4049dc:	f7ff ff9c 	bl	404918 <malloc>
  4049e0:	6260      	str	r0, [r4, #36]	; 0x24
  4049e2:	6045      	str	r5, [r0, #4]
  4049e4:	6085      	str	r5, [r0, #8]
  4049e6:	6005      	str	r5, [r0, #0]
  4049e8:	60c5      	str	r5, [r0, #12]
  4049ea:	6a65      	ldr	r5, [r4, #36]	; 0x24
  4049ec:	68eb      	ldr	r3, [r5, #12]
  4049ee:	b183      	cbz	r3, 404a12 <_Balloc+0x42>
  4049f0:	6a63      	ldr	r3, [r4, #36]	; 0x24
  4049f2:	68db      	ldr	r3, [r3, #12]
  4049f4:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
  4049f8:	b9b8      	cbnz	r0, 404a2a <_Balloc+0x5a>
  4049fa:	2101      	movs	r1, #1
  4049fc:	fa01 f506 	lsl.w	r5, r1, r6
  404a00:	1d6a      	adds	r2, r5, #5
  404a02:	0092      	lsls	r2, r2, #2
  404a04:	4620      	mov	r0, r4
  404a06:	f000 fab3 	bl	404f70 <_calloc_r>
  404a0a:	b160      	cbz	r0, 404a26 <_Balloc+0x56>
  404a0c:	6046      	str	r6, [r0, #4]
  404a0e:	6085      	str	r5, [r0, #8]
  404a10:	e00e      	b.n	404a30 <_Balloc+0x60>
  404a12:	2221      	movs	r2, #33	; 0x21
  404a14:	2104      	movs	r1, #4
  404a16:	4620      	mov	r0, r4
  404a18:	f000 faaa 	bl	404f70 <_calloc_r>
  404a1c:	6a63      	ldr	r3, [r4, #36]	; 0x24
  404a1e:	60e8      	str	r0, [r5, #12]
  404a20:	68db      	ldr	r3, [r3, #12]
  404a22:	2b00      	cmp	r3, #0
  404a24:	d1e4      	bne.n	4049f0 <_Balloc+0x20>
  404a26:	2000      	movs	r0, #0
  404a28:	bd70      	pop	{r4, r5, r6, pc}
  404a2a:	6802      	ldr	r2, [r0, #0]
  404a2c:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
  404a30:	2300      	movs	r3, #0
  404a32:	6103      	str	r3, [r0, #16]
  404a34:	60c3      	str	r3, [r0, #12]
  404a36:	bd70      	pop	{r4, r5, r6, pc}

00404a38 <_Bfree>:
  404a38:	b570      	push	{r4, r5, r6, lr}
  404a3a:	6a44      	ldr	r4, [r0, #36]	; 0x24
  404a3c:	4606      	mov	r6, r0
  404a3e:	460d      	mov	r5, r1
  404a40:	b93c      	cbnz	r4, 404a52 <_Bfree+0x1a>
  404a42:	2010      	movs	r0, #16
  404a44:	f7ff ff68 	bl	404918 <malloc>
  404a48:	6270      	str	r0, [r6, #36]	; 0x24
  404a4a:	6044      	str	r4, [r0, #4]
  404a4c:	6084      	str	r4, [r0, #8]
  404a4e:	6004      	str	r4, [r0, #0]
  404a50:	60c4      	str	r4, [r0, #12]
  404a52:	b13d      	cbz	r5, 404a64 <_Bfree+0x2c>
  404a54:	6a73      	ldr	r3, [r6, #36]	; 0x24
  404a56:	686a      	ldr	r2, [r5, #4]
  404a58:	68db      	ldr	r3, [r3, #12]
  404a5a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  404a5e:	6029      	str	r1, [r5, #0]
  404a60:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  404a64:	bd70      	pop	{r4, r5, r6, pc}

00404a66 <__multadd>:
  404a66:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404a6a:	690d      	ldr	r5, [r1, #16]
  404a6c:	461f      	mov	r7, r3
  404a6e:	4606      	mov	r6, r0
  404a70:	460c      	mov	r4, r1
  404a72:	f101 0e14 	add.w	lr, r1, #20
  404a76:	2300      	movs	r3, #0
  404a78:	f8de 0000 	ldr.w	r0, [lr]
  404a7c:	b281      	uxth	r1, r0
  404a7e:	fb02 7101 	mla	r1, r2, r1, r7
  404a82:	0c0f      	lsrs	r7, r1, #16
  404a84:	0c00      	lsrs	r0, r0, #16
  404a86:	fb02 7000 	mla	r0, r2, r0, r7
  404a8a:	b289      	uxth	r1, r1
  404a8c:	3301      	adds	r3, #1
  404a8e:	eb01 4100 	add.w	r1, r1, r0, lsl #16
  404a92:	429d      	cmp	r5, r3
  404a94:	ea4f 4710 	mov.w	r7, r0, lsr #16
  404a98:	f84e 1b04 	str.w	r1, [lr], #4
  404a9c:	dcec      	bgt.n	404a78 <__multadd+0x12>
  404a9e:	b1d7      	cbz	r7, 404ad6 <__multadd+0x70>
  404aa0:	68a3      	ldr	r3, [r4, #8]
  404aa2:	429d      	cmp	r5, r3
  404aa4:	db12      	blt.n	404acc <__multadd+0x66>
  404aa6:	6861      	ldr	r1, [r4, #4]
  404aa8:	4630      	mov	r0, r6
  404aaa:	3101      	adds	r1, #1
  404aac:	f7ff ff90 	bl	4049d0 <_Balloc>
  404ab0:	6922      	ldr	r2, [r4, #16]
  404ab2:	3202      	adds	r2, #2
  404ab4:	f104 010c 	add.w	r1, r4, #12
  404ab8:	4680      	mov	r8, r0
  404aba:	0092      	lsls	r2, r2, #2
  404abc:	300c      	adds	r0, #12
  404abe:	f7fe f995 	bl	402dec <memcpy>
  404ac2:	4621      	mov	r1, r4
  404ac4:	4630      	mov	r0, r6
  404ac6:	f7ff ffb7 	bl	404a38 <_Bfree>
  404aca:	4644      	mov	r4, r8
  404acc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
  404ad0:	3501      	adds	r5, #1
  404ad2:	615f      	str	r7, [r3, #20]
  404ad4:	6125      	str	r5, [r4, #16]
  404ad6:	4620      	mov	r0, r4
  404ad8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00404adc <__hi0bits>:
  404adc:	0c02      	lsrs	r2, r0, #16
  404ade:	0412      	lsls	r2, r2, #16
  404ae0:	4603      	mov	r3, r0
  404ae2:	b9b2      	cbnz	r2, 404b12 <__hi0bits+0x36>
  404ae4:	0403      	lsls	r3, r0, #16
  404ae6:	2010      	movs	r0, #16
  404ae8:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  404aec:	bf04      	itt	eq
  404aee:	021b      	lsleq	r3, r3, #8
  404af0:	3008      	addeq	r0, #8
  404af2:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  404af6:	bf04      	itt	eq
  404af8:	011b      	lsleq	r3, r3, #4
  404afa:	3004      	addeq	r0, #4
  404afc:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  404b00:	bf04      	itt	eq
  404b02:	009b      	lsleq	r3, r3, #2
  404b04:	3002      	addeq	r0, #2
  404b06:	2b00      	cmp	r3, #0
  404b08:	db06      	blt.n	404b18 <__hi0bits+0x3c>
  404b0a:	005b      	lsls	r3, r3, #1
  404b0c:	d503      	bpl.n	404b16 <__hi0bits+0x3a>
  404b0e:	3001      	adds	r0, #1
  404b10:	4770      	bx	lr
  404b12:	2000      	movs	r0, #0
  404b14:	e7e8      	b.n	404ae8 <__hi0bits+0xc>
  404b16:	2020      	movs	r0, #32
  404b18:	4770      	bx	lr

00404b1a <__lo0bits>:
  404b1a:	6803      	ldr	r3, [r0, #0]
  404b1c:	f013 0207 	ands.w	r2, r3, #7
  404b20:	4601      	mov	r1, r0
  404b22:	d00b      	beq.n	404b3c <__lo0bits+0x22>
  404b24:	07da      	lsls	r2, r3, #31
  404b26:	d423      	bmi.n	404b70 <__lo0bits+0x56>
  404b28:	0798      	lsls	r0, r3, #30
  404b2a:	bf49      	itett	mi
  404b2c:	085b      	lsrmi	r3, r3, #1
  404b2e:	089b      	lsrpl	r3, r3, #2
  404b30:	2001      	movmi	r0, #1
  404b32:	600b      	strmi	r3, [r1, #0]
  404b34:	bf5c      	itt	pl
  404b36:	600b      	strpl	r3, [r1, #0]
  404b38:	2002      	movpl	r0, #2
  404b3a:	4770      	bx	lr
  404b3c:	b298      	uxth	r0, r3
  404b3e:	b9a8      	cbnz	r0, 404b6c <__lo0bits+0x52>
  404b40:	0c1b      	lsrs	r3, r3, #16
  404b42:	2010      	movs	r0, #16
  404b44:	f013 0fff 	tst.w	r3, #255	; 0xff
  404b48:	bf04      	itt	eq
  404b4a:	0a1b      	lsreq	r3, r3, #8
  404b4c:	3008      	addeq	r0, #8
  404b4e:	071a      	lsls	r2, r3, #28
  404b50:	bf04      	itt	eq
  404b52:	091b      	lsreq	r3, r3, #4
  404b54:	3004      	addeq	r0, #4
  404b56:	079a      	lsls	r2, r3, #30
  404b58:	bf04      	itt	eq
  404b5a:	089b      	lsreq	r3, r3, #2
  404b5c:	3002      	addeq	r0, #2
  404b5e:	07da      	lsls	r2, r3, #31
  404b60:	d402      	bmi.n	404b68 <__lo0bits+0x4e>
  404b62:	085b      	lsrs	r3, r3, #1
  404b64:	d006      	beq.n	404b74 <__lo0bits+0x5a>
  404b66:	3001      	adds	r0, #1
  404b68:	600b      	str	r3, [r1, #0]
  404b6a:	4770      	bx	lr
  404b6c:	4610      	mov	r0, r2
  404b6e:	e7e9      	b.n	404b44 <__lo0bits+0x2a>
  404b70:	2000      	movs	r0, #0
  404b72:	4770      	bx	lr
  404b74:	2020      	movs	r0, #32
  404b76:	4770      	bx	lr

00404b78 <__i2b>:
  404b78:	b510      	push	{r4, lr}
  404b7a:	460c      	mov	r4, r1
  404b7c:	2101      	movs	r1, #1
  404b7e:	f7ff ff27 	bl	4049d0 <_Balloc>
  404b82:	2201      	movs	r2, #1
  404b84:	6144      	str	r4, [r0, #20]
  404b86:	6102      	str	r2, [r0, #16]
  404b88:	bd10      	pop	{r4, pc}

00404b8a <__multiply>:
  404b8a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404b8e:	4614      	mov	r4, r2
  404b90:	690a      	ldr	r2, [r1, #16]
  404b92:	6923      	ldr	r3, [r4, #16]
  404b94:	429a      	cmp	r2, r3
  404b96:	bfb8      	it	lt
  404b98:	460b      	movlt	r3, r1
  404b9a:	4689      	mov	r9, r1
  404b9c:	bfbc      	itt	lt
  404b9e:	46a1      	movlt	r9, r4
  404ba0:	461c      	movlt	r4, r3
  404ba2:	f8d9 7010 	ldr.w	r7, [r9, #16]
  404ba6:	f8d4 a010 	ldr.w	sl, [r4, #16]
  404baa:	f8d9 3008 	ldr.w	r3, [r9, #8]
  404bae:	f8d9 1004 	ldr.w	r1, [r9, #4]
  404bb2:	eb07 060a 	add.w	r6, r7, sl
  404bb6:	429e      	cmp	r6, r3
  404bb8:	bfc8      	it	gt
  404bba:	3101      	addgt	r1, #1
  404bbc:	f7ff ff08 	bl	4049d0 <_Balloc>
  404bc0:	f100 0514 	add.w	r5, r0, #20
  404bc4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
  404bc8:	462b      	mov	r3, r5
  404bca:	2200      	movs	r2, #0
  404bcc:	4543      	cmp	r3, r8
  404bce:	d316      	bcc.n	404bfe <__multiply+0x74>
  404bd0:	f104 0214 	add.w	r2, r4, #20
  404bd4:	f109 0114 	add.w	r1, r9, #20
  404bd8:	eb02 038a 	add.w	r3, r2, sl, lsl #2
  404bdc:	eb01 0787 	add.w	r7, r1, r7, lsl #2
  404be0:	9301      	str	r3, [sp, #4]
  404be2:	9c01      	ldr	r4, [sp, #4]
  404be4:	4294      	cmp	r4, r2
  404be6:	4613      	mov	r3, r2
  404be8:	d80c      	bhi.n	404c04 <__multiply+0x7a>
  404bea:	2e00      	cmp	r6, #0
  404bec:	dd03      	ble.n	404bf6 <__multiply+0x6c>
  404bee:	f858 3d04 	ldr.w	r3, [r8, #-4]!
  404bf2:	2b00      	cmp	r3, #0
  404bf4:	d054      	beq.n	404ca0 <__multiply+0x116>
  404bf6:	6106      	str	r6, [r0, #16]
  404bf8:	b003      	add	sp, #12
  404bfa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404bfe:	f843 2b04 	str.w	r2, [r3], #4
  404c02:	e7e3      	b.n	404bcc <__multiply+0x42>
  404c04:	f8b3 a000 	ldrh.w	sl, [r3]
  404c08:	3204      	adds	r2, #4
  404c0a:	f1ba 0f00 	cmp.w	sl, #0
  404c0e:	d020      	beq.n	404c52 <__multiply+0xc8>
  404c10:	46ae      	mov	lr, r5
  404c12:	4689      	mov	r9, r1
  404c14:	f04f 0c00 	mov.w	ip, #0
  404c18:	f859 4b04 	ldr.w	r4, [r9], #4
  404c1c:	f8be b000 	ldrh.w	fp, [lr]
  404c20:	b2a3      	uxth	r3, r4
  404c22:	fb0a b303 	mla	r3, sl, r3, fp
  404c26:	ea4f 4b14 	mov.w	fp, r4, lsr #16
  404c2a:	f8de 4000 	ldr.w	r4, [lr]
  404c2e:	4463      	add	r3, ip
  404c30:	ea4f 4c14 	mov.w	ip, r4, lsr #16
  404c34:	fb0a c40b 	mla	r4, sl, fp, ip
  404c38:	eb04 4413 	add.w	r4, r4, r3, lsr #16
  404c3c:	b29b      	uxth	r3, r3
  404c3e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
  404c42:	454f      	cmp	r7, r9
  404c44:	ea4f 4c14 	mov.w	ip, r4, lsr #16
  404c48:	f84e 3b04 	str.w	r3, [lr], #4
  404c4c:	d8e4      	bhi.n	404c18 <__multiply+0x8e>
  404c4e:	f8ce c000 	str.w	ip, [lr]
  404c52:	f832 9c02 	ldrh.w	r9, [r2, #-2]
  404c56:	f1b9 0f00 	cmp.w	r9, #0
  404c5a:	d01f      	beq.n	404c9c <__multiply+0x112>
  404c5c:	682b      	ldr	r3, [r5, #0]
  404c5e:	46ae      	mov	lr, r5
  404c60:	468c      	mov	ip, r1
  404c62:	f04f 0a00 	mov.w	sl, #0
  404c66:	f8bc 4000 	ldrh.w	r4, [ip]
  404c6a:	f8be b002 	ldrh.w	fp, [lr, #2]
  404c6e:	fb09 b404 	mla	r4, r9, r4, fp
  404c72:	44a2      	add	sl, r4
  404c74:	b29b      	uxth	r3, r3
  404c76:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
  404c7a:	f84e 3b04 	str.w	r3, [lr], #4
  404c7e:	f85c 3b04 	ldr.w	r3, [ip], #4
  404c82:	f8be 4000 	ldrh.w	r4, [lr]
  404c86:	0c1b      	lsrs	r3, r3, #16
  404c88:	fb09 4303 	mla	r3, r9, r3, r4
  404c8c:	eb03 431a 	add.w	r3, r3, sl, lsr #16
  404c90:	4567      	cmp	r7, ip
  404c92:	ea4f 4a13 	mov.w	sl, r3, lsr #16
  404c96:	d8e6      	bhi.n	404c66 <__multiply+0xdc>
  404c98:	f8ce 3000 	str.w	r3, [lr]
  404c9c:	3504      	adds	r5, #4
  404c9e:	e7a0      	b.n	404be2 <__multiply+0x58>
  404ca0:	3e01      	subs	r6, #1
  404ca2:	e7a2      	b.n	404bea <__multiply+0x60>

00404ca4 <__pow5mult>:
  404ca4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  404ca8:	4615      	mov	r5, r2
  404caa:	f012 0203 	ands.w	r2, r2, #3
  404cae:	4606      	mov	r6, r0
  404cb0:	460f      	mov	r7, r1
  404cb2:	d007      	beq.n	404cc4 <__pow5mult+0x20>
  404cb4:	3a01      	subs	r2, #1
  404cb6:	4c21      	ldr	r4, [pc, #132]	; (404d3c <__pow5mult+0x98>)
  404cb8:	2300      	movs	r3, #0
  404cba:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
  404cbe:	f7ff fed2 	bl	404a66 <__multadd>
  404cc2:	4607      	mov	r7, r0
  404cc4:	10ad      	asrs	r5, r5, #2
  404cc6:	d035      	beq.n	404d34 <__pow5mult+0x90>
  404cc8:	6a74      	ldr	r4, [r6, #36]	; 0x24
  404cca:	b93c      	cbnz	r4, 404cdc <__pow5mult+0x38>
  404ccc:	2010      	movs	r0, #16
  404cce:	f7ff fe23 	bl	404918 <malloc>
  404cd2:	6270      	str	r0, [r6, #36]	; 0x24
  404cd4:	6044      	str	r4, [r0, #4]
  404cd6:	6084      	str	r4, [r0, #8]
  404cd8:	6004      	str	r4, [r0, #0]
  404cda:	60c4      	str	r4, [r0, #12]
  404cdc:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
  404ce0:	f8d8 4008 	ldr.w	r4, [r8, #8]
  404ce4:	b94c      	cbnz	r4, 404cfa <__pow5mult+0x56>
  404ce6:	f240 2171 	movw	r1, #625	; 0x271
  404cea:	4630      	mov	r0, r6
  404cec:	f7ff ff44 	bl	404b78 <__i2b>
  404cf0:	2300      	movs	r3, #0
  404cf2:	f8c8 0008 	str.w	r0, [r8, #8]
  404cf6:	4604      	mov	r4, r0
  404cf8:	6003      	str	r3, [r0, #0]
  404cfa:	f04f 0800 	mov.w	r8, #0
  404cfe:	07eb      	lsls	r3, r5, #31
  404d00:	d50a      	bpl.n	404d18 <__pow5mult+0x74>
  404d02:	4639      	mov	r1, r7
  404d04:	4622      	mov	r2, r4
  404d06:	4630      	mov	r0, r6
  404d08:	f7ff ff3f 	bl	404b8a <__multiply>
  404d0c:	4639      	mov	r1, r7
  404d0e:	4681      	mov	r9, r0
  404d10:	4630      	mov	r0, r6
  404d12:	f7ff fe91 	bl	404a38 <_Bfree>
  404d16:	464f      	mov	r7, r9
  404d18:	106d      	asrs	r5, r5, #1
  404d1a:	d00b      	beq.n	404d34 <__pow5mult+0x90>
  404d1c:	6820      	ldr	r0, [r4, #0]
  404d1e:	b938      	cbnz	r0, 404d30 <__pow5mult+0x8c>
  404d20:	4622      	mov	r2, r4
  404d22:	4621      	mov	r1, r4
  404d24:	4630      	mov	r0, r6
  404d26:	f7ff ff30 	bl	404b8a <__multiply>
  404d2a:	6020      	str	r0, [r4, #0]
  404d2c:	f8c0 8000 	str.w	r8, [r0]
  404d30:	4604      	mov	r4, r0
  404d32:	e7e4      	b.n	404cfe <__pow5mult+0x5a>
  404d34:	4638      	mov	r0, r7
  404d36:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404d3a:	bf00      	nop
  404d3c:	00405d08 	.word	0x00405d08

00404d40 <__lshift>:
  404d40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  404d44:	460c      	mov	r4, r1
  404d46:	ea4f 1a62 	mov.w	sl, r2, asr #5
  404d4a:	6923      	ldr	r3, [r4, #16]
  404d4c:	6849      	ldr	r1, [r1, #4]
  404d4e:	eb0a 0903 	add.w	r9, sl, r3
  404d52:	68a3      	ldr	r3, [r4, #8]
  404d54:	4607      	mov	r7, r0
  404d56:	4616      	mov	r6, r2
  404d58:	f109 0501 	add.w	r5, r9, #1
  404d5c:	42ab      	cmp	r3, r5
  404d5e:	db31      	blt.n	404dc4 <__lshift+0x84>
  404d60:	4638      	mov	r0, r7
  404d62:	f7ff fe35 	bl	4049d0 <_Balloc>
  404d66:	2200      	movs	r2, #0
  404d68:	4680      	mov	r8, r0
  404d6a:	f100 0314 	add.w	r3, r0, #20
  404d6e:	4611      	mov	r1, r2
  404d70:	4552      	cmp	r2, sl
  404d72:	db2a      	blt.n	404dca <__lshift+0x8a>
  404d74:	6920      	ldr	r0, [r4, #16]
  404d76:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
  404d7a:	f104 0114 	add.w	r1, r4, #20
  404d7e:	f016 021f 	ands.w	r2, r6, #31
  404d82:	eb03 038a 	add.w	r3, r3, sl, lsl #2
  404d86:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
  404d8a:	d022      	beq.n	404dd2 <__lshift+0x92>
  404d8c:	f1c2 0c20 	rsb	ip, r2, #32
  404d90:	2000      	movs	r0, #0
  404d92:	680e      	ldr	r6, [r1, #0]
  404d94:	4096      	lsls	r6, r2
  404d96:	4330      	orrs	r0, r6
  404d98:	f843 0b04 	str.w	r0, [r3], #4
  404d9c:	f851 0b04 	ldr.w	r0, [r1], #4
  404da0:	458e      	cmp	lr, r1
  404da2:	fa20 f00c 	lsr.w	r0, r0, ip
  404da6:	d8f4      	bhi.n	404d92 <__lshift+0x52>
  404da8:	6018      	str	r0, [r3, #0]
  404daa:	b108      	cbz	r0, 404db0 <__lshift+0x70>
  404dac:	f109 0502 	add.w	r5, r9, #2
  404db0:	3d01      	subs	r5, #1
  404db2:	4638      	mov	r0, r7
  404db4:	f8c8 5010 	str.w	r5, [r8, #16]
  404db8:	4621      	mov	r1, r4
  404dba:	f7ff fe3d 	bl	404a38 <_Bfree>
  404dbe:	4640      	mov	r0, r8
  404dc0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404dc4:	3101      	adds	r1, #1
  404dc6:	005b      	lsls	r3, r3, #1
  404dc8:	e7c8      	b.n	404d5c <__lshift+0x1c>
  404dca:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  404dce:	3201      	adds	r2, #1
  404dd0:	e7ce      	b.n	404d70 <__lshift+0x30>
  404dd2:	3b04      	subs	r3, #4
  404dd4:	f851 2b04 	ldr.w	r2, [r1], #4
  404dd8:	f843 2f04 	str.w	r2, [r3, #4]!
  404ddc:	458e      	cmp	lr, r1
  404dde:	d8f9      	bhi.n	404dd4 <__lshift+0x94>
  404de0:	e7e6      	b.n	404db0 <__lshift+0x70>

00404de2 <__mcmp>:
  404de2:	6903      	ldr	r3, [r0, #16]
  404de4:	690a      	ldr	r2, [r1, #16]
  404de6:	1a9b      	subs	r3, r3, r2
  404de8:	b530      	push	{r4, r5, lr}
  404dea:	d10c      	bne.n	404e06 <__mcmp+0x24>
  404dec:	0092      	lsls	r2, r2, #2
  404dee:	3014      	adds	r0, #20
  404df0:	3114      	adds	r1, #20
  404df2:	1884      	adds	r4, r0, r2
  404df4:	4411      	add	r1, r2
  404df6:	f854 5d04 	ldr.w	r5, [r4, #-4]!
  404dfa:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  404dfe:	4295      	cmp	r5, r2
  404e00:	d003      	beq.n	404e0a <__mcmp+0x28>
  404e02:	d305      	bcc.n	404e10 <__mcmp+0x2e>
  404e04:	2301      	movs	r3, #1
  404e06:	4618      	mov	r0, r3
  404e08:	bd30      	pop	{r4, r5, pc}
  404e0a:	42a0      	cmp	r0, r4
  404e0c:	d3f3      	bcc.n	404df6 <__mcmp+0x14>
  404e0e:	e7fa      	b.n	404e06 <__mcmp+0x24>
  404e10:	f04f 33ff 	mov.w	r3, #4294967295
  404e14:	e7f7      	b.n	404e06 <__mcmp+0x24>

00404e16 <__mdiff>:
  404e16:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  404e1a:	460d      	mov	r5, r1
  404e1c:	4607      	mov	r7, r0
  404e1e:	4611      	mov	r1, r2
  404e20:	4628      	mov	r0, r5
  404e22:	4614      	mov	r4, r2
  404e24:	f7ff ffdd 	bl	404de2 <__mcmp>
  404e28:	1e06      	subs	r6, r0, #0
  404e2a:	d108      	bne.n	404e3e <__mdiff+0x28>
  404e2c:	4631      	mov	r1, r6
  404e2e:	4638      	mov	r0, r7
  404e30:	f7ff fdce 	bl	4049d0 <_Balloc>
  404e34:	2301      	movs	r3, #1
  404e36:	6103      	str	r3, [r0, #16]
  404e38:	6146      	str	r6, [r0, #20]
  404e3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404e3e:	bfa4      	itt	ge
  404e40:	4623      	movge	r3, r4
  404e42:	462c      	movge	r4, r5
  404e44:	4638      	mov	r0, r7
  404e46:	6861      	ldr	r1, [r4, #4]
  404e48:	bfa6      	itte	ge
  404e4a:	461d      	movge	r5, r3
  404e4c:	2600      	movge	r6, #0
  404e4e:	2601      	movlt	r6, #1
  404e50:	f7ff fdbe 	bl	4049d0 <_Balloc>
  404e54:	692b      	ldr	r3, [r5, #16]
  404e56:	60c6      	str	r6, [r0, #12]
  404e58:	6926      	ldr	r6, [r4, #16]
  404e5a:	f105 0914 	add.w	r9, r5, #20
  404e5e:	f104 0214 	add.w	r2, r4, #20
  404e62:	eb02 0786 	add.w	r7, r2, r6, lsl #2
  404e66:	eb09 0883 	add.w	r8, r9, r3, lsl #2
  404e6a:	f100 0514 	add.w	r5, r0, #20
  404e6e:	f04f 0c00 	mov.w	ip, #0
  404e72:	f852 ab04 	ldr.w	sl, [r2], #4
  404e76:	f859 4b04 	ldr.w	r4, [r9], #4
  404e7a:	fa1c f18a 	uxtah	r1, ip, sl
  404e7e:	b2a3      	uxth	r3, r4
  404e80:	1ac9      	subs	r1, r1, r3
  404e82:	0c23      	lsrs	r3, r4, #16
  404e84:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
  404e88:	eb03 4321 	add.w	r3, r3, r1, asr #16
  404e8c:	b289      	uxth	r1, r1
  404e8e:	ea4f 4c23 	mov.w	ip, r3, asr #16
  404e92:	45c8      	cmp	r8, r9
  404e94:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
  404e98:	4696      	mov	lr, r2
  404e9a:	f845 3b04 	str.w	r3, [r5], #4
  404e9e:	d8e8      	bhi.n	404e72 <__mdiff+0x5c>
  404ea0:	45be      	cmp	lr, r7
  404ea2:	d305      	bcc.n	404eb0 <__mdiff+0x9a>
  404ea4:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  404ea8:	b18b      	cbz	r3, 404ece <__mdiff+0xb8>
  404eaa:	6106      	str	r6, [r0, #16]
  404eac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404eb0:	f85e 1b04 	ldr.w	r1, [lr], #4
  404eb4:	fa1c f381 	uxtah	r3, ip, r1
  404eb8:	141a      	asrs	r2, r3, #16
  404eba:	eb02 4211 	add.w	r2, r2, r1, lsr #16
  404ebe:	b29b      	uxth	r3, r3
  404ec0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  404ec4:	ea4f 4c22 	mov.w	ip, r2, asr #16
  404ec8:	f845 3b04 	str.w	r3, [r5], #4
  404ecc:	e7e8      	b.n	404ea0 <__mdiff+0x8a>
  404ece:	3e01      	subs	r6, #1
  404ed0:	e7e8      	b.n	404ea4 <__mdiff+0x8e>

00404ed2 <__d2b>:
  404ed2:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  404ed6:	2101      	movs	r1, #1
  404ed8:	461c      	mov	r4, r3
  404eda:	4690      	mov	r8, r2
  404edc:	9e08      	ldr	r6, [sp, #32]
  404ede:	9d09      	ldr	r5, [sp, #36]	; 0x24
  404ee0:	f7ff fd76 	bl	4049d0 <_Balloc>
  404ee4:	f3c4 0213 	ubfx	r2, r4, #0, #20
  404ee8:	f3c4 540a 	ubfx	r4, r4, #20, #11
  404eec:	4607      	mov	r7, r0
  404eee:	bb34      	cbnz	r4, 404f3e <__d2b+0x6c>
  404ef0:	9201      	str	r2, [sp, #4]
  404ef2:	f1b8 0f00 	cmp.w	r8, #0
  404ef6:	d027      	beq.n	404f48 <__d2b+0x76>
  404ef8:	a802      	add	r0, sp, #8
  404efa:	f840 8d08 	str.w	r8, [r0, #-8]!
  404efe:	f7ff fe0c 	bl	404b1a <__lo0bits>
  404f02:	9900      	ldr	r1, [sp, #0]
  404f04:	b1f0      	cbz	r0, 404f44 <__d2b+0x72>
  404f06:	9a01      	ldr	r2, [sp, #4]
  404f08:	f1c0 0320 	rsb	r3, r0, #32
  404f0c:	fa02 f303 	lsl.w	r3, r2, r3
  404f10:	430b      	orrs	r3, r1
  404f12:	40c2      	lsrs	r2, r0
  404f14:	617b      	str	r3, [r7, #20]
  404f16:	9201      	str	r2, [sp, #4]
  404f18:	9b01      	ldr	r3, [sp, #4]
  404f1a:	61bb      	str	r3, [r7, #24]
  404f1c:	2b00      	cmp	r3, #0
  404f1e:	bf14      	ite	ne
  404f20:	2102      	movne	r1, #2
  404f22:	2101      	moveq	r1, #1
  404f24:	6139      	str	r1, [r7, #16]
  404f26:	b1c4      	cbz	r4, 404f5a <__d2b+0x88>
  404f28:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
  404f2c:	4404      	add	r4, r0
  404f2e:	6034      	str	r4, [r6, #0]
  404f30:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  404f34:	6028      	str	r0, [r5, #0]
  404f36:	4638      	mov	r0, r7
  404f38:	b002      	add	sp, #8
  404f3a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404f3e:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
  404f42:	e7d5      	b.n	404ef0 <__d2b+0x1e>
  404f44:	6179      	str	r1, [r7, #20]
  404f46:	e7e7      	b.n	404f18 <__d2b+0x46>
  404f48:	a801      	add	r0, sp, #4
  404f4a:	f7ff fde6 	bl	404b1a <__lo0bits>
  404f4e:	9b01      	ldr	r3, [sp, #4]
  404f50:	617b      	str	r3, [r7, #20]
  404f52:	2101      	movs	r1, #1
  404f54:	6139      	str	r1, [r7, #16]
  404f56:	3020      	adds	r0, #32
  404f58:	e7e5      	b.n	404f26 <__d2b+0x54>
  404f5a:	eb07 0381 	add.w	r3, r7, r1, lsl #2
  404f5e:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  404f62:	6030      	str	r0, [r6, #0]
  404f64:	6918      	ldr	r0, [r3, #16]
  404f66:	f7ff fdb9 	bl	404adc <__hi0bits>
  404f6a:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  404f6e:	e7e1      	b.n	404f34 <__d2b+0x62>

00404f70 <_calloc_r>:
  404f70:	b538      	push	{r3, r4, r5, lr}
  404f72:	fb02 f401 	mul.w	r4, r2, r1
  404f76:	4621      	mov	r1, r4
  404f78:	f000 f856 	bl	405028 <_malloc_r>
  404f7c:	4605      	mov	r5, r0
  404f7e:	b118      	cbz	r0, 404f88 <_calloc_r+0x18>
  404f80:	4622      	mov	r2, r4
  404f82:	2100      	movs	r1, #0
  404f84:	f7fd ff3d 	bl	402e02 <memset>
  404f88:	4628      	mov	r0, r5
  404f8a:	bd38      	pop	{r3, r4, r5, pc}

00404f8c <_free_r>:
  404f8c:	b538      	push	{r3, r4, r5, lr}
  404f8e:	4605      	mov	r5, r0
  404f90:	2900      	cmp	r1, #0
  404f92:	d045      	beq.n	405020 <_free_r+0x94>
  404f94:	f851 3c04 	ldr.w	r3, [r1, #-4]
  404f98:	1f0c      	subs	r4, r1, #4
  404f9a:	2b00      	cmp	r3, #0
  404f9c:	bfb8      	it	lt
  404f9e:	18e4      	addlt	r4, r4, r3
  404fa0:	f000 fb5a 	bl	405658 <__malloc_lock>
  404fa4:	4a1f      	ldr	r2, [pc, #124]	; (405024 <_free_r+0x98>)
  404fa6:	6813      	ldr	r3, [r2, #0]
  404fa8:	4610      	mov	r0, r2
  404faa:	b933      	cbnz	r3, 404fba <_free_r+0x2e>
  404fac:	6063      	str	r3, [r4, #4]
  404fae:	6014      	str	r4, [r2, #0]
  404fb0:	4628      	mov	r0, r5
  404fb2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  404fb6:	f000 bb50 	b.w	40565a <__malloc_unlock>
  404fba:	42a3      	cmp	r3, r4
  404fbc:	d90c      	bls.n	404fd8 <_free_r+0x4c>
  404fbe:	6821      	ldr	r1, [r4, #0]
  404fc0:	1862      	adds	r2, r4, r1
  404fc2:	4293      	cmp	r3, r2
  404fc4:	bf04      	itt	eq
  404fc6:	681a      	ldreq	r2, [r3, #0]
  404fc8:	685b      	ldreq	r3, [r3, #4]
  404fca:	6063      	str	r3, [r4, #4]
  404fcc:	bf04      	itt	eq
  404fce:	1852      	addeq	r2, r2, r1
  404fd0:	6022      	streq	r2, [r4, #0]
  404fd2:	6004      	str	r4, [r0, #0]
  404fd4:	e7ec      	b.n	404fb0 <_free_r+0x24>
  404fd6:	4613      	mov	r3, r2
  404fd8:	685a      	ldr	r2, [r3, #4]
  404fda:	b10a      	cbz	r2, 404fe0 <_free_r+0x54>
  404fdc:	42a2      	cmp	r2, r4
  404fde:	d9fa      	bls.n	404fd6 <_free_r+0x4a>
  404fe0:	6819      	ldr	r1, [r3, #0]
  404fe2:	1858      	adds	r0, r3, r1
  404fe4:	42a0      	cmp	r0, r4
  404fe6:	d10b      	bne.n	405000 <_free_r+0x74>
  404fe8:	6820      	ldr	r0, [r4, #0]
  404fea:	4401      	add	r1, r0
  404fec:	1858      	adds	r0, r3, r1
  404fee:	4282      	cmp	r2, r0
  404ff0:	6019      	str	r1, [r3, #0]
  404ff2:	d1dd      	bne.n	404fb0 <_free_r+0x24>
  404ff4:	6810      	ldr	r0, [r2, #0]
  404ff6:	6852      	ldr	r2, [r2, #4]
  404ff8:	605a      	str	r2, [r3, #4]
  404ffa:	4401      	add	r1, r0
  404ffc:	6019      	str	r1, [r3, #0]
  404ffe:	e7d7      	b.n	404fb0 <_free_r+0x24>
  405000:	d902      	bls.n	405008 <_free_r+0x7c>
  405002:	230c      	movs	r3, #12
  405004:	602b      	str	r3, [r5, #0]
  405006:	e7d3      	b.n	404fb0 <_free_r+0x24>
  405008:	6820      	ldr	r0, [r4, #0]
  40500a:	1821      	adds	r1, r4, r0
  40500c:	428a      	cmp	r2, r1
  40500e:	bf04      	itt	eq
  405010:	6811      	ldreq	r1, [r2, #0]
  405012:	6852      	ldreq	r2, [r2, #4]
  405014:	6062      	str	r2, [r4, #4]
  405016:	bf04      	itt	eq
  405018:	1809      	addeq	r1, r1, r0
  40501a:	6021      	streq	r1, [r4, #0]
  40501c:	605c      	str	r4, [r3, #4]
  40501e:	e7c7      	b.n	404fb0 <_free_r+0x24>
  405020:	bd38      	pop	{r3, r4, r5, pc}
  405022:	bf00      	nop
  405024:	204004c4 	.word	0x204004c4

00405028 <_malloc_r>:
  405028:	b570      	push	{r4, r5, r6, lr}
  40502a:	1ccd      	adds	r5, r1, #3
  40502c:	f025 0503 	bic.w	r5, r5, #3
  405030:	3508      	adds	r5, #8
  405032:	2d0c      	cmp	r5, #12
  405034:	bf38      	it	cc
  405036:	250c      	movcc	r5, #12
  405038:	2d00      	cmp	r5, #0
  40503a:	4606      	mov	r6, r0
  40503c:	db01      	blt.n	405042 <_malloc_r+0x1a>
  40503e:	42a9      	cmp	r1, r5
  405040:	d903      	bls.n	40504a <_malloc_r+0x22>
  405042:	230c      	movs	r3, #12
  405044:	6033      	str	r3, [r6, #0]
  405046:	2000      	movs	r0, #0
  405048:	bd70      	pop	{r4, r5, r6, pc}
  40504a:	f000 fb05 	bl	405658 <__malloc_lock>
  40504e:	4a23      	ldr	r2, [pc, #140]	; (4050dc <_malloc_r+0xb4>)
  405050:	6814      	ldr	r4, [r2, #0]
  405052:	4621      	mov	r1, r4
  405054:	b991      	cbnz	r1, 40507c <_malloc_r+0x54>
  405056:	4c22      	ldr	r4, [pc, #136]	; (4050e0 <_malloc_r+0xb8>)
  405058:	6823      	ldr	r3, [r4, #0]
  40505a:	b91b      	cbnz	r3, 405064 <_malloc_r+0x3c>
  40505c:	4630      	mov	r0, r6
  40505e:	f000 f97f 	bl	405360 <_sbrk_r>
  405062:	6020      	str	r0, [r4, #0]
  405064:	4629      	mov	r1, r5
  405066:	4630      	mov	r0, r6
  405068:	f000 f97a 	bl	405360 <_sbrk_r>
  40506c:	1c43      	adds	r3, r0, #1
  40506e:	d126      	bne.n	4050be <_malloc_r+0x96>
  405070:	230c      	movs	r3, #12
  405072:	6033      	str	r3, [r6, #0]
  405074:	4630      	mov	r0, r6
  405076:	f000 faf0 	bl	40565a <__malloc_unlock>
  40507a:	e7e4      	b.n	405046 <_malloc_r+0x1e>
  40507c:	680b      	ldr	r3, [r1, #0]
  40507e:	1b5b      	subs	r3, r3, r5
  405080:	d41a      	bmi.n	4050b8 <_malloc_r+0x90>
  405082:	2b0b      	cmp	r3, #11
  405084:	d90f      	bls.n	4050a6 <_malloc_r+0x7e>
  405086:	600b      	str	r3, [r1, #0]
  405088:	50cd      	str	r5, [r1, r3]
  40508a:	18cc      	adds	r4, r1, r3
  40508c:	4630      	mov	r0, r6
  40508e:	f000 fae4 	bl	40565a <__malloc_unlock>
  405092:	f104 000b 	add.w	r0, r4, #11
  405096:	1d23      	adds	r3, r4, #4
  405098:	f020 0007 	bic.w	r0, r0, #7
  40509c:	1ac3      	subs	r3, r0, r3
  40509e:	d01b      	beq.n	4050d8 <_malloc_r+0xb0>
  4050a0:	425a      	negs	r2, r3
  4050a2:	50e2      	str	r2, [r4, r3]
  4050a4:	bd70      	pop	{r4, r5, r6, pc}
  4050a6:	428c      	cmp	r4, r1
  4050a8:	bf0d      	iteet	eq
  4050aa:	6863      	ldreq	r3, [r4, #4]
  4050ac:	684b      	ldrne	r3, [r1, #4]
  4050ae:	6063      	strne	r3, [r4, #4]
  4050b0:	6013      	streq	r3, [r2, #0]
  4050b2:	bf18      	it	ne
  4050b4:	460c      	movne	r4, r1
  4050b6:	e7e9      	b.n	40508c <_malloc_r+0x64>
  4050b8:	460c      	mov	r4, r1
  4050ba:	6849      	ldr	r1, [r1, #4]
  4050bc:	e7ca      	b.n	405054 <_malloc_r+0x2c>
  4050be:	1cc4      	adds	r4, r0, #3
  4050c0:	f024 0403 	bic.w	r4, r4, #3
  4050c4:	42a0      	cmp	r0, r4
  4050c6:	d005      	beq.n	4050d4 <_malloc_r+0xac>
  4050c8:	1a21      	subs	r1, r4, r0
  4050ca:	4630      	mov	r0, r6
  4050cc:	f000 f948 	bl	405360 <_sbrk_r>
  4050d0:	3001      	adds	r0, #1
  4050d2:	d0cd      	beq.n	405070 <_malloc_r+0x48>
  4050d4:	6025      	str	r5, [r4, #0]
  4050d6:	e7d9      	b.n	40508c <_malloc_r+0x64>
  4050d8:	bd70      	pop	{r4, r5, r6, pc}
  4050da:	bf00      	nop
  4050dc:	204004c4 	.word	0x204004c4
  4050e0:	204004c8 	.word	0x204004c8

004050e4 <__sfputc_r>:
  4050e4:	6893      	ldr	r3, [r2, #8]
  4050e6:	3b01      	subs	r3, #1
  4050e8:	2b00      	cmp	r3, #0
  4050ea:	b410      	push	{r4}
  4050ec:	6093      	str	r3, [r2, #8]
  4050ee:	da08      	bge.n	405102 <__sfputc_r+0x1e>
  4050f0:	6994      	ldr	r4, [r2, #24]
  4050f2:	42a3      	cmp	r3, r4
  4050f4:	db02      	blt.n	4050fc <__sfputc_r+0x18>
  4050f6:	b2cb      	uxtb	r3, r1
  4050f8:	2b0a      	cmp	r3, #10
  4050fa:	d102      	bne.n	405102 <__sfputc_r+0x1e>
  4050fc:	bc10      	pop	{r4}
  4050fe:	f000 b983 	b.w	405408 <__swbuf_r>
  405102:	6813      	ldr	r3, [r2, #0]
  405104:	1c58      	adds	r0, r3, #1
  405106:	6010      	str	r0, [r2, #0]
  405108:	7019      	strb	r1, [r3, #0]
  40510a:	b2c8      	uxtb	r0, r1
  40510c:	bc10      	pop	{r4}
  40510e:	4770      	bx	lr

00405110 <__sfputs_r>:
  405110:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  405112:	4606      	mov	r6, r0
  405114:	460f      	mov	r7, r1
  405116:	4614      	mov	r4, r2
  405118:	18d5      	adds	r5, r2, r3
  40511a:	42ac      	cmp	r4, r5
  40511c:	d101      	bne.n	405122 <__sfputs_r+0x12>
  40511e:	2000      	movs	r0, #0
  405120:	e007      	b.n	405132 <__sfputs_r+0x22>
  405122:	463a      	mov	r2, r7
  405124:	f814 1b01 	ldrb.w	r1, [r4], #1
  405128:	4630      	mov	r0, r6
  40512a:	f7ff ffdb 	bl	4050e4 <__sfputc_r>
  40512e:	1c43      	adds	r3, r0, #1
  405130:	d1f3      	bne.n	40511a <__sfputs_r+0xa>
  405132:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00405134 <_vfiprintf_r>:
  405134:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405138:	b09d      	sub	sp, #116	; 0x74
  40513a:	460c      	mov	r4, r1
  40513c:	4617      	mov	r7, r2
  40513e:	9303      	str	r3, [sp, #12]
  405140:	4606      	mov	r6, r0
  405142:	b118      	cbz	r0, 40514c <_vfiprintf_r+0x18>
  405144:	6983      	ldr	r3, [r0, #24]
  405146:	b90b      	cbnz	r3, 40514c <_vfiprintf_r+0x18>
  405148:	f7ff faea 	bl	404720 <__sinit>
  40514c:	4b7c      	ldr	r3, [pc, #496]	; (405340 <_vfiprintf_r+0x20c>)
  40514e:	429c      	cmp	r4, r3
  405150:	d157      	bne.n	405202 <_vfiprintf_r+0xce>
  405152:	6874      	ldr	r4, [r6, #4]
  405154:	89a3      	ldrh	r3, [r4, #12]
  405156:	0718      	lsls	r0, r3, #28
  405158:	d55d      	bpl.n	405216 <_vfiprintf_r+0xe2>
  40515a:	6923      	ldr	r3, [r4, #16]
  40515c:	2b00      	cmp	r3, #0
  40515e:	d05a      	beq.n	405216 <_vfiprintf_r+0xe2>
  405160:	2300      	movs	r3, #0
  405162:	9309      	str	r3, [sp, #36]	; 0x24
  405164:	2320      	movs	r3, #32
  405166:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
  40516a:	2330      	movs	r3, #48	; 0x30
  40516c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
  405170:	f04f 0b01 	mov.w	fp, #1
  405174:	46b8      	mov	r8, r7
  405176:	4645      	mov	r5, r8
  405178:	f815 3b01 	ldrb.w	r3, [r5], #1
  40517c:	2b00      	cmp	r3, #0
  40517e:	d155      	bne.n	40522c <_vfiprintf_r+0xf8>
  405180:	ebb8 0a07 	subs.w	sl, r8, r7
  405184:	d00b      	beq.n	40519e <_vfiprintf_r+0x6a>
  405186:	4653      	mov	r3, sl
  405188:	463a      	mov	r2, r7
  40518a:	4621      	mov	r1, r4
  40518c:	4630      	mov	r0, r6
  40518e:	f7ff ffbf 	bl	405110 <__sfputs_r>
  405192:	3001      	adds	r0, #1
  405194:	f000 80c4 	beq.w	405320 <_vfiprintf_r+0x1ec>
  405198:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40519a:	4453      	add	r3, sl
  40519c:	9309      	str	r3, [sp, #36]	; 0x24
  40519e:	f898 3000 	ldrb.w	r3, [r8]
  4051a2:	2b00      	cmp	r3, #0
  4051a4:	f000 80bc 	beq.w	405320 <_vfiprintf_r+0x1ec>
  4051a8:	2300      	movs	r3, #0
  4051aa:	f04f 32ff 	mov.w	r2, #4294967295
  4051ae:	9304      	str	r3, [sp, #16]
  4051b0:	9307      	str	r3, [sp, #28]
  4051b2:	9205      	str	r2, [sp, #20]
  4051b4:	9306      	str	r3, [sp, #24]
  4051b6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
  4051ba:	931a      	str	r3, [sp, #104]	; 0x68
  4051bc:	2205      	movs	r2, #5
  4051be:	7829      	ldrb	r1, [r5, #0]
  4051c0:	4860      	ldr	r0, [pc, #384]	; (405344 <_vfiprintf_r+0x210>)
  4051c2:	f7ff fbb5 	bl	404930 <memchr>
  4051c6:	f105 0801 	add.w	r8, r5, #1
  4051ca:	9b04      	ldr	r3, [sp, #16]
  4051cc:	2800      	cmp	r0, #0
  4051ce:	d131      	bne.n	405234 <_vfiprintf_r+0x100>
  4051d0:	06d9      	lsls	r1, r3, #27
  4051d2:	bf44      	itt	mi
  4051d4:	2220      	movmi	r2, #32
  4051d6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
  4051da:	071a      	lsls	r2, r3, #28
  4051dc:	bf44      	itt	mi
  4051de:	222b      	movmi	r2, #43	; 0x2b
  4051e0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
  4051e4:	782a      	ldrb	r2, [r5, #0]
  4051e6:	2a2a      	cmp	r2, #42	; 0x2a
  4051e8:	d02c      	beq.n	405244 <_vfiprintf_r+0x110>
  4051ea:	9a07      	ldr	r2, [sp, #28]
  4051ec:	2100      	movs	r1, #0
  4051ee:	200a      	movs	r0, #10
  4051f0:	46a8      	mov	r8, r5
  4051f2:	3501      	adds	r5, #1
  4051f4:	f898 3000 	ldrb.w	r3, [r8]
  4051f8:	3b30      	subs	r3, #48	; 0x30
  4051fa:	2b09      	cmp	r3, #9
  4051fc:	d96d      	bls.n	4052da <_vfiprintf_r+0x1a6>
  4051fe:	b371      	cbz	r1, 40525e <_vfiprintf_r+0x12a>
  405200:	e026      	b.n	405250 <_vfiprintf_r+0x11c>
  405202:	4b51      	ldr	r3, [pc, #324]	; (405348 <_vfiprintf_r+0x214>)
  405204:	429c      	cmp	r4, r3
  405206:	d101      	bne.n	40520c <_vfiprintf_r+0xd8>
  405208:	68b4      	ldr	r4, [r6, #8]
  40520a:	e7a3      	b.n	405154 <_vfiprintf_r+0x20>
  40520c:	4b4f      	ldr	r3, [pc, #316]	; (40534c <_vfiprintf_r+0x218>)
  40520e:	429c      	cmp	r4, r3
  405210:	bf08      	it	eq
  405212:	68f4      	ldreq	r4, [r6, #12]
  405214:	e79e      	b.n	405154 <_vfiprintf_r+0x20>
  405216:	4621      	mov	r1, r4
  405218:	4630      	mov	r0, r6
  40521a:	f000 f959 	bl	4054d0 <__swsetup_r>
  40521e:	2800      	cmp	r0, #0
  405220:	d09e      	beq.n	405160 <_vfiprintf_r+0x2c>
  405222:	f04f 30ff 	mov.w	r0, #4294967295
  405226:	b01d      	add	sp, #116	; 0x74
  405228:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40522c:	2b25      	cmp	r3, #37	; 0x25
  40522e:	d0a7      	beq.n	405180 <_vfiprintf_r+0x4c>
  405230:	46a8      	mov	r8, r5
  405232:	e7a0      	b.n	405176 <_vfiprintf_r+0x42>
  405234:	4a43      	ldr	r2, [pc, #268]	; (405344 <_vfiprintf_r+0x210>)
  405236:	1a80      	subs	r0, r0, r2
  405238:	fa0b f000 	lsl.w	r0, fp, r0
  40523c:	4318      	orrs	r0, r3
  40523e:	9004      	str	r0, [sp, #16]
  405240:	4645      	mov	r5, r8
  405242:	e7bb      	b.n	4051bc <_vfiprintf_r+0x88>
  405244:	9a03      	ldr	r2, [sp, #12]
  405246:	1d11      	adds	r1, r2, #4
  405248:	6812      	ldr	r2, [r2, #0]
  40524a:	9103      	str	r1, [sp, #12]
  40524c:	2a00      	cmp	r2, #0
  40524e:	db01      	blt.n	405254 <_vfiprintf_r+0x120>
  405250:	9207      	str	r2, [sp, #28]
  405252:	e004      	b.n	40525e <_vfiprintf_r+0x12a>
  405254:	4252      	negs	r2, r2
  405256:	f043 0302 	orr.w	r3, r3, #2
  40525a:	9207      	str	r2, [sp, #28]
  40525c:	9304      	str	r3, [sp, #16]
  40525e:	f898 3000 	ldrb.w	r3, [r8]
  405262:	2b2e      	cmp	r3, #46	; 0x2e
  405264:	d110      	bne.n	405288 <_vfiprintf_r+0x154>
  405266:	f898 3001 	ldrb.w	r3, [r8, #1]
  40526a:	2b2a      	cmp	r3, #42	; 0x2a
  40526c:	f108 0101 	add.w	r1, r8, #1
  405270:	d137      	bne.n	4052e2 <_vfiprintf_r+0x1ae>
  405272:	9b03      	ldr	r3, [sp, #12]
  405274:	1d1a      	adds	r2, r3, #4
  405276:	681b      	ldr	r3, [r3, #0]
  405278:	9203      	str	r2, [sp, #12]
  40527a:	2b00      	cmp	r3, #0
  40527c:	bfb8      	it	lt
  40527e:	f04f 33ff 	movlt.w	r3, #4294967295
  405282:	f108 0802 	add.w	r8, r8, #2
  405286:	9305      	str	r3, [sp, #20]
  405288:	4d31      	ldr	r5, [pc, #196]	; (405350 <_vfiprintf_r+0x21c>)
  40528a:	f898 1000 	ldrb.w	r1, [r8]
  40528e:	2203      	movs	r2, #3
  405290:	4628      	mov	r0, r5
  405292:	f7ff fb4d 	bl	404930 <memchr>
  405296:	b140      	cbz	r0, 4052aa <_vfiprintf_r+0x176>
  405298:	2340      	movs	r3, #64	; 0x40
  40529a:	1b40      	subs	r0, r0, r5
  40529c:	fa03 f000 	lsl.w	r0, r3, r0
  4052a0:	9b04      	ldr	r3, [sp, #16]
  4052a2:	4303      	orrs	r3, r0
  4052a4:	9304      	str	r3, [sp, #16]
  4052a6:	f108 0801 	add.w	r8, r8, #1
  4052aa:	f898 1000 	ldrb.w	r1, [r8]
  4052ae:	4829      	ldr	r0, [pc, #164]	; (405354 <_vfiprintf_r+0x220>)
  4052b0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
  4052b4:	2206      	movs	r2, #6
  4052b6:	f108 0701 	add.w	r7, r8, #1
  4052ba:	f7ff fb39 	bl	404930 <memchr>
  4052be:	2800      	cmp	r0, #0
  4052c0:	d034      	beq.n	40532c <_vfiprintf_r+0x1f8>
  4052c2:	4b25      	ldr	r3, [pc, #148]	; (405358 <_vfiprintf_r+0x224>)
  4052c4:	bb03      	cbnz	r3, 405308 <_vfiprintf_r+0x1d4>
  4052c6:	9b03      	ldr	r3, [sp, #12]
  4052c8:	3307      	adds	r3, #7
  4052ca:	f023 0307 	bic.w	r3, r3, #7
  4052ce:	3308      	adds	r3, #8
  4052d0:	9303      	str	r3, [sp, #12]
  4052d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4052d4:	444b      	add	r3, r9
  4052d6:	9309      	str	r3, [sp, #36]	; 0x24
  4052d8:	e74c      	b.n	405174 <_vfiprintf_r+0x40>
  4052da:	fb00 3202 	mla	r2, r0, r2, r3
  4052de:	2101      	movs	r1, #1
  4052e0:	e786      	b.n	4051f0 <_vfiprintf_r+0xbc>
  4052e2:	2300      	movs	r3, #0
  4052e4:	9305      	str	r3, [sp, #20]
  4052e6:	4618      	mov	r0, r3
  4052e8:	250a      	movs	r5, #10
  4052ea:	4688      	mov	r8, r1
  4052ec:	3101      	adds	r1, #1
  4052ee:	f898 2000 	ldrb.w	r2, [r8]
  4052f2:	3a30      	subs	r2, #48	; 0x30
  4052f4:	2a09      	cmp	r2, #9
  4052f6:	d903      	bls.n	405300 <_vfiprintf_r+0x1cc>
  4052f8:	2b00      	cmp	r3, #0
  4052fa:	d0c5      	beq.n	405288 <_vfiprintf_r+0x154>
  4052fc:	9005      	str	r0, [sp, #20]
  4052fe:	e7c3      	b.n	405288 <_vfiprintf_r+0x154>
  405300:	fb05 2000 	mla	r0, r5, r0, r2
  405304:	2301      	movs	r3, #1
  405306:	e7f0      	b.n	4052ea <_vfiprintf_r+0x1b6>
  405308:	ab03      	add	r3, sp, #12
  40530a:	9300      	str	r3, [sp, #0]
  40530c:	4622      	mov	r2, r4
  40530e:	4b13      	ldr	r3, [pc, #76]	; (40535c <_vfiprintf_r+0x228>)
  405310:	a904      	add	r1, sp, #16
  405312:	4630      	mov	r0, r6
  405314:	f7fd fe0e 	bl	402f34 <_printf_float>
  405318:	f1b0 3fff 	cmp.w	r0, #4294967295
  40531c:	4681      	mov	r9, r0
  40531e:	d1d8      	bne.n	4052d2 <_vfiprintf_r+0x19e>
  405320:	89a3      	ldrh	r3, [r4, #12]
  405322:	065b      	lsls	r3, r3, #25
  405324:	f53f af7d 	bmi.w	405222 <_vfiprintf_r+0xee>
  405328:	9809      	ldr	r0, [sp, #36]	; 0x24
  40532a:	e77c      	b.n	405226 <_vfiprintf_r+0xf2>
  40532c:	ab03      	add	r3, sp, #12
  40532e:	9300      	str	r3, [sp, #0]
  405330:	4622      	mov	r2, r4
  405332:	4b0a      	ldr	r3, [pc, #40]	; (40535c <_vfiprintf_r+0x228>)
  405334:	a904      	add	r1, sp, #16
  405336:	4630      	mov	r0, r6
  405338:	f7fe f8aa 	bl	403490 <_printf_i>
  40533c:	e7ec      	b.n	405318 <_vfiprintf_r+0x1e4>
  40533e:	bf00      	nop
  405340:	00405bd4 	.word	0x00405bd4
  405344:	00405d14 	.word	0x00405d14
  405348:	00405bf4 	.word	0x00405bf4
  40534c:	00405bb4 	.word	0x00405bb4
  405350:	00405d1a 	.word	0x00405d1a
  405354:	00405d1e 	.word	0x00405d1e
  405358:	00402f35 	.word	0x00402f35
  40535c:	00405111 	.word	0x00405111

00405360 <_sbrk_r>:
  405360:	b538      	push	{r3, r4, r5, lr}
  405362:	4c06      	ldr	r4, [pc, #24]	; (40537c <_sbrk_r+0x1c>)
  405364:	2300      	movs	r3, #0
  405366:	4605      	mov	r5, r0
  405368:	4608      	mov	r0, r1
  40536a:	6023      	str	r3, [r4, #0]
  40536c:	f7fb fff4 	bl	401358 <_sbrk>
  405370:	1c43      	adds	r3, r0, #1
  405372:	d102      	bne.n	40537a <_sbrk_r+0x1a>
  405374:	6823      	ldr	r3, [r4, #0]
  405376:	b103      	cbz	r3, 40537a <_sbrk_r+0x1a>
  405378:	602b      	str	r3, [r5, #0]
  40537a:	bd38      	pop	{r3, r4, r5, pc}
  40537c:	204006c8 	.word	0x204006c8

00405380 <__sread>:
  405380:	b510      	push	{r4, lr}
  405382:	460c      	mov	r4, r1
  405384:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  405388:	f000 f968 	bl	40565c <_read_r>
  40538c:	2800      	cmp	r0, #0
  40538e:	bfab      	itete	ge
  405390:	6d63      	ldrge	r3, [r4, #84]	; 0x54
  405392:	89a3      	ldrhlt	r3, [r4, #12]
  405394:	181b      	addge	r3, r3, r0
  405396:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
  40539a:	bfac      	ite	ge
  40539c:	6563      	strge	r3, [r4, #84]	; 0x54
  40539e:	81a3      	strhlt	r3, [r4, #12]
  4053a0:	bd10      	pop	{r4, pc}

004053a2 <__swrite>:
  4053a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4053a6:	461f      	mov	r7, r3
  4053a8:	898b      	ldrh	r3, [r1, #12]
  4053aa:	05db      	lsls	r3, r3, #23
  4053ac:	4605      	mov	r5, r0
  4053ae:	460c      	mov	r4, r1
  4053b0:	4616      	mov	r6, r2
  4053b2:	d505      	bpl.n	4053c0 <__swrite+0x1e>
  4053b4:	2302      	movs	r3, #2
  4053b6:	2200      	movs	r2, #0
  4053b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4053bc:	f000 f928 	bl	405610 <_lseek_r>
  4053c0:	89a3      	ldrh	r3, [r4, #12]
  4053c2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  4053c6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  4053ca:	81a3      	strh	r3, [r4, #12]
  4053cc:	4632      	mov	r2, r6
  4053ce:	463b      	mov	r3, r7
  4053d0:	4628      	mov	r0, r5
  4053d2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4053d6:	f000 b869 	b.w	4054ac <_write_r>

004053da <__sseek>:
  4053da:	b510      	push	{r4, lr}
  4053dc:	460c      	mov	r4, r1
  4053de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4053e2:	f000 f915 	bl	405610 <_lseek_r>
  4053e6:	1c43      	adds	r3, r0, #1
  4053e8:	89a3      	ldrh	r3, [r4, #12]
  4053ea:	bf15      	itete	ne
  4053ec:	6560      	strne	r0, [r4, #84]	; 0x54
  4053ee:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  4053f2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  4053f6:	81a3      	strheq	r3, [r4, #12]
  4053f8:	bf18      	it	ne
  4053fa:	81a3      	strhne	r3, [r4, #12]
  4053fc:	bd10      	pop	{r4, pc}

004053fe <__sclose>:
  4053fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  405402:	f000 b8d3 	b.w	4055ac <_close_r>
	...

00405408 <__swbuf_r>:
  405408:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40540a:	460e      	mov	r6, r1
  40540c:	4614      	mov	r4, r2
  40540e:	4605      	mov	r5, r0
  405410:	b118      	cbz	r0, 40541a <__swbuf_r+0x12>
  405412:	6983      	ldr	r3, [r0, #24]
  405414:	b90b      	cbnz	r3, 40541a <__swbuf_r+0x12>
  405416:	f7ff f983 	bl	404720 <__sinit>
  40541a:	4b21      	ldr	r3, [pc, #132]	; (4054a0 <__swbuf_r+0x98>)
  40541c:	429c      	cmp	r4, r3
  40541e:	d12a      	bne.n	405476 <__swbuf_r+0x6e>
  405420:	686c      	ldr	r4, [r5, #4]
  405422:	69a3      	ldr	r3, [r4, #24]
  405424:	60a3      	str	r3, [r4, #8]
  405426:	89a3      	ldrh	r3, [r4, #12]
  405428:	071a      	lsls	r2, r3, #28
  40542a:	d52e      	bpl.n	40548a <__swbuf_r+0x82>
  40542c:	6923      	ldr	r3, [r4, #16]
  40542e:	b363      	cbz	r3, 40548a <__swbuf_r+0x82>
  405430:	6923      	ldr	r3, [r4, #16]
  405432:	6820      	ldr	r0, [r4, #0]
  405434:	1ac0      	subs	r0, r0, r3
  405436:	6963      	ldr	r3, [r4, #20]
  405438:	b2f6      	uxtb	r6, r6
  40543a:	4298      	cmp	r0, r3
  40543c:	4637      	mov	r7, r6
  40543e:	db04      	blt.n	40544a <__swbuf_r+0x42>
  405440:	4621      	mov	r1, r4
  405442:	4628      	mov	r0, r5
  405444:	f7ff f902 	bl	40464c <_fflush_r>
  405448:	bb28      	cbnz	r0, 405496 <__swbuf_r+0x8e>
  40544a:	68a3      	ldr	r3, [r4, #8]
  40544c:	3b01      	subs	r3, #1
  40544e:	60a3      	str	r3, [r4, #8]
  405450:	6823      	ldr	r3, [r4, #0]
  405452:	1c5a      	adds	r2, r3, #1
  405454:	6022      	str	r2, [r4, #0]
  405456:	701e      	strb	r6, [r3, #0]
  405458:	6963      	ldr	r3, [r4, #20]
  40545a:	3001      	adds	r0, #1
  40545c:	4298      	cmp	r0, r3
  40545e:	d004      	beq.n	40546a <__swbuf_r+0x62>
  405460:	89a3      	ldrh	r3, [r4, #12]
  405462:	07db      	lsls	r3, r3, #31
  405464:	d519      	bpl.n	40549a <__swbuf_r+0x92>
  405466:	2e0a      	cmp	r6, #10
  405468:	d117      	bne.n	40549a <__swbuf_r+0x92>
  40546a:	4621      	mov	r1, r4
  40546c:	4628      	mov	r0, r5
  40546e:	f7ff f8ed 	bl	40464c <_fflush_r>
  405472:	b190      	cbz	r0, 40549a <__swbuf_r+0x92>
  405474:	e00f      	b.n	405496 <__swbuf_r+0x8e>
  405476:	4b0b      	ldr	r3, [pc, #44]	; (4054a4 <__swbuf_r+0x9c>)
  405478:	429c      	cmp	r4, r3
  40547a:	d101      	bne.n	405480 <__swbuf_r+0x78>
  40547c:	68ac      	ldr	r4, [r5, #8]
  40547e:	e7d0      	b.n	405422 <__swbuf_r+0x1a>
  405480:	4b09      	ldr	r3, [pc, #36]	; (4054a8 <__swbuf_r+0xa0>)
  405482:	429c      	cmp	r4, r3
  405484:	bf08      	it	eq
  405486:	68ec      	ldreq	r4, [r5, #12]
  405488:	e7cb      	b.n	405422 <__swbuf_r+0x1a>
  40548a:	4621      	mov	r1, r4
  40548c:	4628      	mov	r0, r5
  40548e:	f000 f81f 	bl	4054d0 <__swsetup_r>
  405492:	2800      	cmp	r0, #0
  405494:	d0cc      	beq.n	405430 <__swbuf_r+0x28>
  405496:	f04f 37ff 	mov.w	r7, #4294967295
  40549a:	4638      	mov	r0, r7
  40549c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40549e:	bf00      	nop
  4054a0:	00405bd4 	.word	0x00405bd4
  4054a4:	00405bf4 	.word	0x00405bf4
  4054a8:	00405bb4 	.word	0x00405bb4

004054ac <_write_r>:
  4054ac:	b538      	push	{r3, r4, r5, lr}
  4054ae:	4c07      	ldr	r4, [pc, #28]	; (4054cc <_write_r+0x20>)
  4054b0:	4605      	mov	r5, r0
  4054b2:	4608      	mov	r0, r1
  4054b4:	4611      	mov	r1, r2
  4054b6:	2200      	movs	r2, #0
  4054b8:	6022      	str	r2, [r4, #0]
  4054ba:	461a      	mov	r2, r3
  4054bc:	f7fc ff9a 	bl	4023f4 <_write>
  4054c0:	1c43      	adds	r3, r0, #1
  4054c2:	d102      	bne.n	4054ca <_write_r+0x1e>
  4054c4:	6823      	ldr	r3, [r4, #0]
  4054c6:	b103      	cbz	r3, 4054ca <_write_r+0x1e>
  4054c8:	602b      	str	r3, [r5, #0]
  4054ca:	bd38      	pop	{r3, r4, r5, pc}
  4054cc:	204006c8 	.word	0x204006c8

004054d0 <__swsetup_r>:
  4054d0:	4b32      	ldr	r3, [pc, #200]	; (40559c <__swsetup_r+0xcc>)
  4054d2:	b570      	push	{r4, r5, r6, lr}
  4054d4:	681d      	ldr	r5, [r3, #0]
  4054d6:	4606      	mov	r6, r0
  4054d8:	460c      	mov	r4, r1
  4054da:	b125      	cbz	r5, 4054e6 <__swsetup_r+0x16>
  4054dc:	69ab      	ldr	r3, [r5, #24]
  4054de:	b913      	cbnz	r3, 4054e6 <__swsetup_r+0x16>
  4054e0:	4628      	mov	r0, r5
  4054e2:	f7ff f91d 	bl	404720 <__sinit>
  4054e6:	4b2e      	ldr	r3, [pc, #184]	; (4055a0 <__swsetup_r+0xd0>)
  4054e8:	429c      	cmp	r4, r3
  4054ea:	d10f      	bne.n	40550c <__swsetup_r+0x3c>
  4054ec:	686c      	ldr	r4, [r5, #4]
  4054ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4054f2:	b29a      	uxth	r2, r3
  4054f4:	0715      	lsls	r5, r2, #28
  4054f6:	d42c      	bmi.n	405552 <__swsetup_r+0x82>
  4054f8:	06d0      	lsls	r0, r2, #27
  4054fa:	d411      	bmi.n	405520 <__swsetup_r+0x50>
  4054fc:	2209      	movs	r2, #9
  4054fe:	6032      	str	r2, [r6, #0]
  405500:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405504:	81a3      	strh	r3, [r4, #12]
  405506:	f04f 30ff 	mov.w	r0, #4294967295
  40550a:	bd70      	pop	{r4, r5, r6, pc}
  40550c:	4b25      	ldr	r3, [pc, #148]	; (4055a4 <__swsetup_r+0xd4>)
  40550e:	429c      	cmp	r4, r3
  405510:	d101      	bne.n	405516 <__swsetup_r+0x46>
  405512:	68ac      	ldr	r4, [r5, #8]
  405514:	e7eb      	b.n	4054ee <__swsetup_r+0x1e>
  405516:	4b24      	ldr	r3, [pc, #144]	; (4055a8 <__swsetup_r+0xd8>)
  405518:	429c      	cmp	r4, r3
  40551a:	bf08      	it	eq
  40551c:	68ec      	ldreq	r4, [r5, #12]
  40551e:	e7e6      	b.n	4054ee <__swsetup_r+0x1e>
  405520:	0751      	lsls	r1, r2, #29
  405522:	d512      	bpl.n	40554a <__swsetup_r+0x7a>
  405524:	6b61      	ldr	r1, [r4, #52]	; 0x34
  405526:	b141      	cbz	r1, 40553a <__swsetup_r+0x6a>
  405528:	f104 0344 	add.w	r3, r4, #68	; 0x44
  40552c:	4299      	cmp	r1, r3
  40552e:	d002      	beq.n	405536 <__swsetup_r+0x66>
  405530:	4630      	mov	r0, r6
  405532:	f7ff fd2b 	bl	404f8c <_free_r>
  405536:	2300      	movs	r3, #0
  405538:	6363      	str	r3, [r4, #52]	; 0x34
  40553a:	89a3      	ldrh	r3, [r4, #12]
  40553c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
  405540:	81a3      	strh	r3, [r4, #12]
  405542:	2300      	movs	r3, #0
  405544:	6063      	str	r3, [r4, #4]
  405546:	6923      	ldr	r3, [r4, #16]
  405548:	6023      	str	r3, [r4, #0]
  40554a:	89a3      	ldrh	r3, [r4, #12]
  40554c:	f043 0308 	orr.w	r3, r3, #8
  405550:	81a3      	strh	r3, [r4, #12]
  405552:	6923      	ldr	r3, [r4, #16]
  405554:	b94b      	cbnz	r3, 40556a <__swsetup_r+0x9a>
  405556:	89a3      	ldrh	r3, [r4, #12]
  405558:	f403 7320 	and.w	r3, r3, #640	; 0x280
  40555c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  405560:	d003      	beq.n	40556a <__swsetup_r+0x9a>
  405562:	4621      	mov	r1, r4
  405564:	4630      	mov	r0, r6
  405566:	f7ff f997 	bl	404898 <__smakebuf_r>
  40556a:	89a2      	ldrh	r2, [r4, #12]
  40556c:	f012 0301 	ands.w	r3, r2, #1
  405570:	d00c      	beq.n	40558c <__swsetup_r+0xbc>
  405572:	2300      	movs	r3, #0
  405574:	60a3      	str	r3, [r4, #8]
  405576:	6963      	ldr	r3, [r4, #20]
  405578:	425b      	negs	r3, r3
  40557a:	61a3      	str	r3, [r4, #24]
  40557c:	6923      	ldr	r3, [r4, #16]
  40557e:	b953      	cbnz	r3, 405596 <__swsetup_r+0xc6>
  405580:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405584:	f013 0080 	ands.w	r0, r3, #128	; 0x80
  405588:	d1ba      	bne.n	405500 <__swsetup_r+0x30>
  40558a:	bd70      	pop	{r4, r5, r6, pc}
  40558c:	0792      	lsls	r2, r2, #30
  40558e:	bf58      	it	pl
  405590:	6963      	ldrpl	r3, [r4, #20]
  405592:	60a3      	str	r3, [r4, #8]
  405594:	e7f2      	b.n	40557c <__swsetup_r+0xac>
  405596:	2000      	movs	r0, #0
  405598:	e7f7      	b.n	40558a <__swsetup_r+0xba>
  40559a:	bf00      	nop
  40559c:	20400048 	.word	0x20400048
  4055a0:	00405bd4 	.word	0x00405bd4
  4055a4:	00405bf4 	.word	0x00405bf4
  4055a8:	00405bb4 	.word	0x00405bb4

004055ac <_close_r>:
  4055ac:	b538      	push	{r3, r4, r5, lr}
  4055ae:	4c06      	ldr	r4, [pc, #24]	; (4055c8 <_close_r+0x1c>)
  4055b0:	2300      	movs	r3, #0
  4055b2:	4605      	mov	r5, r0
  4055b4:	4608      	mov	r0, r1
  4055b6:	6023      	str	r3, [r4, #0]
  4055b8:	f7fb fee0 	bl	40137c <_close>
  4055bc:	1c43      	adds	r3, r0, #1
  4055be:	d102      	bne.n	4055c6 <_close_r+0x1a>
  4055c0:	6823      	ldr	r3, [r4, #0]
  4055c2:	b103      	cbz	r3, 4055c6 <_close_r+0x1a>
  4055c4:	602b      	str	r3, [r5, #0]
  4055c6:	bd38      	pop	{r3, r4, r5, pc}
  4055c8:	204006c8 	.word	0x204006c8

004055cc <_fstat_r>:
  4055cc:	b538      	push	{r3, r4, r5, lr}
  4055ce:	4c07      	ldr	r4, [pc, #28]	; (4055ec <_fstat_r+0x20>)
  4055d0:	2300      	movs	r3, #0
  4055d2:	4605      	mov	r5, r0
  4055d4:	4608      	mov	r0, r1
  4055d6:	4611      	mov	r1, r2
  4055d8:	6023      	str	r3, [r4, #0]
  4055da:	f7fb fed2 	bl	401382 <_fstat>
  4055de:	1c43      	adds	r3, r0, #1
  4055e0:	d102      	bne.n	4055e8 <_fstat_r+0x1c>
  4055e2:	6823      	ldr	r3, [r4, #0]
  4055e4:	b103      	cbz	r3, 4055e8 <_fstat_r+0x1c>
  4055e6:	602b      	str	r3, [r5, #0]
  4055e8:	bd38      	pop	{r3, r4, r5, pc}
  4055ea:	bf00      	nop
  4055ec:	204006c8 	.word	0x204006c8

004055f0 <_isatty_r>:
  4055f0:	b538      	push	{r3, r4, r5, lr}
  4055f2:	4c06      	ldr	r4, [pc, #24]	; (40560c <_isatty_r+0x1c>)
  4055f4:	2300      	movs	r3, #0
  4055f6:	4605      	mov	r5, r0
  4055f8:	4608      	mov	r0, r1
  4055fa:	6023      	str	r3, [r4, #0]
  4055fc:	f7fb fec6 	bl	40138c <_isatty>
  405600:	1c43      	adds	r3, r0, #1
  405602:	d102      	bne.n	40560a <_isatty_r+0x1a>
  405604:	6823      	ldr	r3, [r4, #0]
  405606:	b103      	cbz	r3, 40560a <_isatty_r+0x1a>
  405608:	602b      	str	r3, [r5, #0]
  40560a:	bd38      	pop	{r3, r4, r5, pc}
  40560c:	204006c8 	.word	0x204006c8

00405610 <_lseek_r>:
  405610:	b538      	push	{r3, r4, r5, lr}
  405612:	4c07      	ldr	r4, [pc, #28]	; (405630 <_lseek_r+0x20>)
  405614:	4605      	mov	r5, r0
  405616:	4608      	mov	r0, r1
  405618:	4611      	mov	r1, r2
  40561a:	2200      	movs	r2, #0
  40561c:	6022      	str	r2, [r4, #0]
  40561e:	461a      	mov	r2, r3
  405620:	f7fb feb6 	bl	401390 <_lseek>
  405624:	1c43      	adds	r3, r0, #1
  405626:	d102      	bne.n	40562e <_lseek_r+0x1e>
  405628:	6823      	ldr	r3, [r4, #0]
  40562a:	b103      	cbz	r3, 40562e <_lseek_r+0x1e>
  40562c:	602b      	str	r3, [r5, #0]
  40562e:	bd38      	pop	{r3, r4, r5, pc}
  405630:	204006c8 	.word	0x204006c8

00405634 <__ascii_mbtowc>:
  405634:	b082      	sub	sp, #8
  405636:	b901      	cbnz	r1, 40563a <__ascii_mbtowc+0x6>
  405638:	a901      	add	r1, sp, #4
  40563a:	b142      	cbz	r2, 40564e <__ascii_mbtowc+0x1a>
  40563c:	b14b      	cbz	r3, 405652 <__ascii_mbtowc+0x1e>
  40563e:	7813      	ldrb	r3, [r2, #0]
  405640:	600b      	str	r3, [r1, #0]
  405642:	7812      	ldrb	r2, [r2, #0]
  405644:	1c10      	adds	r0, r2, #0
  405646:	bf18      	it	ne
  405648:	2001      	movne	r0, #1
  40564a:	b002      	add	sp, #8
  40564c:	4770      	bx	lr
  40564e:	4610      	mov	r0, r2
  405650:	e7fb      	b.n	40564a <__ascii_mbtowc+0x16>
  405652:	f06f 0001 	mvn.w	r0, #1
  405656:	e7f8      	b.n	40564a <__ascii_mbtowc+0x16>

00405658 <__malloc_lock>:
  405658:	4770      	bx	lr

0040565a <__malloc_unlock>:
  40565a:	4770      	bx	lr

0040565c <_read_r>:
  40565c:	b538      	push	{r3, r4, r5, lr}
  40565e:	4c07      	ldr	r4, [pc, #28]	; (40567c <_read_r+0x20>)
  405660:	4605      	mov	r5, r0
  405662:	4608      	mov	r0, r1
  405664:	4611      	mov	r1, r2
  405666:	2200      	movs	r2, #0
  405668:	6022      	str	r2, [r4, #0]
  40566a:	461a      	mov	r2, r3
  40566c:	f7fc feb0 	bl	4023d0 <_read>
  405670:	1c43      	adds	r3, r0, #1
  405672:	d102      	bne.n	40567a <_read_r+0x1e>
  405674:	6823      	ldr	r3, [r4, #0]
  405676:	b103      	cbz	r3, 40567a <_read_r+0x1e>
  405678:	602b      	str	r3, [r5, #0]
  40567a:	bd38      	pop	{r3, r4, r5, pc}
  40567c:	204006c8 	.word	0x204006c8

00405680 <__ascii_wctomb>:
  405680:	b149      	cbz	r1, 405696 <__ascii_wctomb+0x16>
  405682:	2aff      	cmp	r2, #255	; 0xff
  405684:	bf85      	ittet	hi
  405686:	238a      	movhi	r3, #138	; 0x8a
  405688:	6003      	strhi	r3, [r0, #0]
  40568a:	700a      	strbls	r2, [r1, #0]
  40568c:	f04f 30ff 	movhi.w	r0, #4294967295
  405690:	bf98      	it	ls
  405692:	2001      	movls	r0, #1
  405694:	4770      	bx	lr
  405696:	4608      	mov	r0, r1
  405698:	4770      	bx	lr
	...

0040569c <__aeabi_dcmpun>:
  40569c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4056a0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4056a4:	d102      	bne.n	4056ac <__aeabi_dcmpun+0x10>
  4056a6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  4056aa:	d10a      	bne.n	4056c2 <__aeabi_dcmpun+0x26>
  4056ac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4056b0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4056b4:	d102      	bne.n	4056bc <__aeabi_dcmpun+0x20>
  4056b6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  4056ba:	d102      	bne.n	4056c2 <__aeabi_dcmpun+0x26>
  4056bc:	f04f 0000 	mov.w	r0, #0
  4056c0:	4770      	bx	lr
  4056c2:	f04f 0001 	mov.w	r0, #1
  4056c6:	4770      	bx	lr
  4056c8:	65746e69 	.word	0x65746e69
  4056cc:	70757272 	.word	0x70757272
  4056d0:	202d2074 	.word	0x202d2074
  4056d4:	20434441 	.word	0x20434441
  4056d8:	202d2031 	.word	0x202d2031
  4056dc:	25206925 	.word	0x25206925
  4056e0:	69252069 	.word	0x69252069
  4056e4:	20692520 	.word	0x20692520
  4056e8:	00000a20 	.word	0x00000a20
  4056ec:	61746144 	.word	0x61746144
  4056f0:	6c6f6320 	.word	0x6c6f6320
  4056f4:	7463656c 	.word	0x7463656c
  4056f8:	202c6465 	.word	0x202c6465
  4056fc:	6e75616c 	.word	0x6e75616c
  405700:	6e696863 	.word	0x6e696863
  405704:	6f632067 	.word	0x6f632067
  405708:	6f72746e 	.word	0x6f72746e
  40570c:	6f6c206c 	.word	0x6f6c206c
  405710:	6620706f 	.word	0x6620706f
  405714:	206d6f72 	.word	0x206d6f72
  405718:	20636461 	.word	0x20636461
  40571c:	000a2031 	.word	0x000a2031
  405720:	65746e69 	.word	0x65746e69
  405724:	70757272 	.word	0x70757272
  405728:	202d2074 	.word	0x202d2074
  40572c:	20434441 	.word	0x20434441
  405730:	202d2030 	.word	0x202d2030
  405734:	25206925 	.word	0x25206925
  405738:	69252069 	.word	0x69252069
  40573c:	20692520 	.word	0x20692520
  405740:	25206925 	.word	0x25206925
  405744:	0a202069 	.word	0x0a202069
  405748:	00000000 	.word	0x00000000
  40574c:	61746144 	.word	0x61746144
  405750:	6c6f6320 	.word	0x6c6f6320
  405754:	7463656c 	.word	0x7463656c
  405758:	202c6465 	.word	0x202c6465
  40575c:	6e75616c 	.word	0x6e75616c
  405760:	6e696863 	.word	0x6e696863
  405764:	6f632067 	.word	0x6f632067
  405768:	6f72746e 	.word	0x6f72746e
  40576c:	6f6c206c 	.word	0x6f6c206c
  405770:	6620706f 	.word	0x6620706f
  405774:	206d6f72 	.word	0x206d6f72
  405778:	20636461 	.word	0x20636461
  40577c:	00000a30 	.word	0x00000a30
  405780:	204d5750 	.word	0x204d5750
  405784:	000a2030 	.word	0x000a2030
  405788:	206d7770 	.word	0x206d7770
  40578c:	6f697270 	.word	0x6f697270
  405790:	79746972 	.word	0x79746972
  405794:	0a692520 	.word	0x0a692520
  405798:	00000000 	.word	0x00000000
  40579c:	682f2e2e 	.word	0x682f2e2e
  4057a0:	732f6c61 	.word	0x732f6c61
  4057a4:	682f6372 	.word	0x682f6372
  4057a8:	615f6c61 	.word	0x615f6c61
  4057ac:	615f6364 	.word	0x615f6364
  4057b0:	636e7973 	.word	0x636e7973
  4057b4:	0000632e 	.word	0x0000632e
  4057b8:	682f2e2e 	.word	0x682f2e2e
  4057bc:	732f6c61 	.word	0x732f6c61
  4057c0:	682f6372 	.word	0x682f6372
  4057c4:	695f6c61 	.word	0x695f6c61
  4057c8:	00632e6f 	.word	0x00632e6f
  4057cc:	682f2e2e 	.word	0x682f2e2e
  4057d0:	732f6c61 	.word	0x732f6c61
  4057d4:	682f6372 	.word	0x682f6372
  4057d8:	705f6c61 	.word	0x705f6c61
  4057dc:	632e6d77 	.word	0x632e6d77
  4057e0:	00000000 	.word	0x00000000
  4057e4:	682f2e2e 	.word	0x682f2e2e
  4057e8:	732f6c61 	.word	0x732f6c61
  4057ec:	682f6372 	.word	0x682f6372
  4057f0:	745f6c61 	.word	0x745f6c61
  4057f4:	72656d69 	.word	0x72656d69
  4057f8:	0000632e 	.word	0x0000632e
  4057fc:	682f2e2e 	.word	0x682f2e2e
  405800:	732f6c61 	.word	0x732f6c61
  405804:	682f6372 	.word	0x682f6372
  405808:	755f6c61 	.word	0x755f6c61
  40580c:	74726173 	.word	0x74726173
  405810:	6e79735f 	.word	0x6e79735f
  405814:	00632e63 	.word	0x00632e63
  405818:	682f2e2e 	.word	0x682f2e2e
  40581c:	752f6c61 	.word	0x752f6c61
  405820:	736c6974 	.word	0x736c6974
  405824:	6372732f 	.word	0x6372732f
  405828:	6974752f 	.word	0x6974752f
  40582c:	6c5f736c 	.word	0x6c5f736c
  405830:	2e747369 	.word	0x2e747369
  405834:	00000063 	.word	0x00000063
  405838:	682f2e2e 	.word	0x682f2e2e
  40583c:	752f6c61 	.word	0x752f6c61
  405840:	736c6974 	.word	0x736c6974
  405844:	6372732f 	.word	0x6372732f
  405848:	6974752f 	.word	0x6974752f
  40584c:	725f736c 	.word	0x725f736c
  405850:	62676e69 	.word	0x62676e69
  405854:	65666675 	.word	0x65666675
  405858:	00632e72 	.word	0x00632e72

0040585c <_afecs>:
  40585c:	00000000 2f843100 23000000 ffffffff     .....1./...#....
  40586c:	0000ffff 00000000 00000000 00000000     ................
  40587c:	0000010c 00000000 00000000 00000000     ................
  40588c:	00000000 00000200 00000200 00000200     ................
  40589c:	00000200 00000200 00000200 00000200     ................
  4058ac:	00000200 00000200 00000200 00000200     ................
  4058bc:	00000200 00000001 2f843100 23000000     .........1./...#
  4058cc:	ffffffff 0000ffff 00000000 00000000     ................
  4058dc:	00000000 0000010c 00000000 00000000     ................
	...
  4058f4:	00000200 00000200 00000200 00000200     ................
  405904:	00000200 00000200 00000200 00000200     ................
  405914:	00000200 00000200 00000200 00000200     ................
  405924:	682f2e2e 612f6c70 2f636566 5f6c7068     ../hpl/afec/hpl_
  405934:	63656661 0000632e                       afec.c..

0040593c <_ext_irq>:
  40593c:	00000000 00000024 00000000 00000000     ....$...........
	...
  405958:	00000003 00080000 00000000 00000000     ................
	...

00405974 <_pio_irq_n>:
  405974:	100c0b0a 00000011 682f2e2e 702f6c70     ........../hpl/p
  405984:	682f6f69 705f6c70 655f6f69 632e7478     io/hpl_pio_ext.c
  405994:	00000000                                ....

00405998 <_pwms>:
  405998:	40020000 0000001f 00010019 00000001     ...@............
  4059a8:	00000001 000000ff 00000000 00000004     ................
	...
  4059c4:	00000002 00405a20 00000000 2040038c     .... Z@.......@ 
  4059d4:	4005c000 0000003c 00010019 00000001     ...@<...........
  4059e4:	00000001 000000ff 00000000 00000004     ................
	...
  405a00:	00000001 00405a10 00000000 20400380     .....Z@.......@ 

00405a10 <_ch_cfg1>:
  405a10:	00000000 0000010b 000003e8 00000200     ................

00405a20 <_ch_cfg0>:
  405a20:	00000000 0000010b 000003e8 00000200     ................
  405a30:	00000002 0000010b 000003e8 00000200     ................
  405a40:	682f2e2e 702f6c70 682f6d77 705f6c70     ../hpl/pwm/hpl_p
  405a50:	632e6d77 00000000 682f2e2e 742f6c70     wm.c....../hpl/t
  405a60:	70682f63 63745f6c 0000632e              c/hpl_tc.c..

00405a6c <_usarts>:
  405a6c:	00000001 001008c0 000100f4 682f2e2e     ............../h
  405a7c:	752f6c70 74726173 6c70682f 6173755f     pl/usart/hpl_usa
  405a8c:	632e7472 00000000                       rt.c....

00405a94 <_cfgs>:
  405a94:	23043001 00000000 24043001 00000000     .0.#.....0.$....
  405aa4:	00000040 00000000 00000040 00000000     @.......@.......
  405ab4:	00000040 00000000 00000040 00000000     @.......@.......
  405ac4:	00000040 00000000 00000040 00000000     @.......@.......
  405ad4:	00000040 00000000 00000040 00000000     @.......@.......
  405ae4:	00000040 00000000 00000040 00000000     @.......@.......
  405af4:	00000040 00000000 00000040 00000000     @.......@.......
  405b04:	00000040 00000000 00000040 00000000     @.......@.......
  405b14:	00000040 00000000 00000040 00000000     @.......@.......
  405b24:	00000040 00000000 00000040 00000000     @.......@.......
  405b34:	00000040 00000000 00000040 00000000     @.......@.......
  405b44:	00000040 00000000 00000040 00000000     @.......@.......
  405b54:	74737973 206b6369 6f697270 79746972     systick priority
  405b64:	0a692520 00000000                        %i.....

00405b6c <_global_impure_ptr>:
  405b6c:	2040004c 00464e49 00666e69 004e414e     L.@ INF.inf.NAN.
  405b7c:	006e616e 31300030 35343332 39383736     nan.0.0123456789
  405b8c:	44434241 30004645 34333231 38373635     ABCDEF.012345678
  405b9c:	63626139 00666564 69666e49 7974696e     9abcdef.Infinity
  405bac:	4e614e00 00000000                       .NaN....

00405bb4 <__sf_fake_stderr>:
	...

00405bd4 <__sf_fake_stdin>:
	...

00405bf4 <__sf_fake_stdout>:
	...

00405c18 <__mprec_bigtens>:
  405c18:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
  405c28:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
  405c38:	7f73bf3c 75154fdd                       <.s..O.u

00405c40 <__mprec_tens>:
  405c40:	00000000 3ff00000 00000000 40240000     .......?......$@
  405c50:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
  405c60:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
  405c70:	00000000 412e8480 00000000 416312d0     .......A......cA
  405c80:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
  405c90:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
  405ca0:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
  405cb0:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
  405cc0:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
  405cd0:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
  405ce0:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
  405cf0:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
  405d00:	79d99db4 44ea7843                       ...yCx.D

00405d08 <p05.6047>:
  405d08:	00000005 00000019 0000007d 2b302d23     ........}...#-0+
  405d18:	6c680020 6665004c 47464567 50004300      .hlL.efgEFG.C.P
  405d28:	5849534f 00002e00                                OSIX...

00405d2f <_ctype_>:
  405d2f:	20202000 20202020 28282020 20282828     .         ((((( 
  405d3f:	20202020 20202020 20202020 20202020                     
  405d4f:	10108820 10101010 10101010 10101010      ...............
  405d5f:	04040410 04040404 10040404 10101010     ................
  405d6f:	41411010 41414141 01010101 01010101     ..AAAAAA........
  405d7f:	01010101 01010101 01010101 10101010     ................
  405d8f:	42421010 42424242 02020202 02020202     ..BBBBBB........
  405d9f:	02020202 02020202 02020202 10101010     ................
  405daf:	00000020 00000000 00000000 00000000      ...............
	...

00405e30 <_init>:
  405e30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  405e32:	bf00      	nop
  405e34:	bcf8      	pop	{r3, r4, r5, r6, r7}
  405e36:	bc08      	pop	{r3}
  405e38:	469e      	mov	lr, r3
  405e3a:	4770      	bx	lr

00405e3c <__init_array_start>:
  405e3c:	0040018d 	.word	0x0040018d

00405e40 <_fini>:
  405e40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  405e42:	bf00      	nop
  405e44:	bcf8      	pop	{r3, r4, r5, r6, r7}
  405e46:	bc08      	pop	{r3}
  405e48:	469e      	mov	lr, r3
  405e4a:	4770      	bx	lr

00405e4c <__fini_array_start>:
  405e4c:	00400169 	.word	0x00400169
