#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x125607680 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1256098a0 .scope module, "count16_test" "count16_test" 3 1;
 .timescale 0 0;
v0x12561d420_0 .var "clk", 0 0;
v0x12561d4c0_0 .net "out", 3 0, v0x12561d270_0;  1 drivers
v0x12561d570_0 .var "reset", 0 0;
S_0x125609a10 .scope module, "u_count16" "count16" 3 7, 4 1 0, S_0x1256098a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 4 "out";
v0x12560d400_0 .net "clk", 0 0, v0x12561d420_0;  1 drivers
v0x12561d270_0 .var "out", 3 0;
v0x12561d320_0 .net "reset", 0 0, v0x12561d570_0;  1 drivers
E_0x12560a240/0 .event negedge, v0x12561d320_0;
E_0x12560a240/1 .event posedge, v0x12560d400_0;
E_0x12560a240 .event/or E_0x12560a240/0, E_0x12560a240/1;
    .scope S_0x125609a10;
T_0 ;
    %wait E_0x12560a240;
    %load/vec4 v0x12561d320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x12561d270_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x12561d270_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x12561d270_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1256098a0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12561d420_0, 0, 1;
T_1.0 ;
    %delay 5, 0;
    %load/vec4 v0x12561d420_0;
    %inv;
    %store/vec4 v0x12561d420_0, 0, 1;
    %jmp T_1.0;
    %end;
    .thread T_1;
    .scope S_0x1256098a0;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12561d570_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12561d570_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12561d570_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12561d570_0, 0, 1;
    %delay 40, 0;
    %vpi_call/w 3 37 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x1256098a0;
T_3 ;
    %vpi_call/w 3 41 "$dumpfile", "count16_wave.vcd" {0 0 0};
    %vpi_call/w 3 42 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x1256098a0 {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/Users/wr80340/WorkSpace/verilog/count16_test.v";
    "/Users/wr80340/WorkSpace/verilog/count16.v";
