Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 971bf0dc5260434aa0886e82a8753391 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Cin' [F:/Code/Mips_CPU/Mips_CPU.srcs/sources_1/new/PCadd4.v:27]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Cin' [F:/Code/Mips_CPU/Mips_CPU.srcs/sources_1/new/mips.v:61]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.CLA_4
Compiling module xil_defaultlib.CLA_32
Compiling module xil_defaultlib.PCadd4
Compiling module xil_defaultlib.im_4k
Compiling module xil_defaultlib.CONUNIT
Compiling module xil_defaultlib.Mux2x5
Compiling module xil_defaultlib.shifter_combination
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.dm_4k
Compiling module xil_defaultlib.Mux2x32
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.shifter32_L2
Compiling module xil_defaultlib.Mux5x32
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
