# verilog_public

A public repository of Verilog HDL modules, simulation testbenches, and reusable digital design components.  
This collection is intended for learning, experimentation, and real-world FPGA development.  
Youâ€™ll find projects ranging from basic digital logic to advanced, parameterized hardware architectures.

## ğŸ”§ Features
- Reusable Verilog modules and design templates  
- Clean, simulation-ready testbenches  
- FPGA-friendly designs adaptable to multiple vendors  
- Examples covering digital logic, FSMs, datapaths, and pipelines  
- Parameterized modules for scalability and reuse  

## ğŸ“ Repository Structure


## ğŸš€ Example Projects Included
- **4-bit, 8-bit, 32-bit ALUs** (parameterized)
- **UART Transmitter/Receiver**  
- **SPI Master**  
- **Simple CPU datapath (register file, ALU, control)**  
- **Clock Divider with Dynamic Configuration**  
- **FIFO with Full/Empty Flags**  
- **Dual-port RAM**  
- **Pulse synchronizer (CDC module)**  
- **Pipelined Adder / Multiplier**  
- **Finite State Machine Examples**  

## ğŸ§ª Simulation
All designs include **testbenches** compatible with:
- ModelSim / Questa  
- Vivado Simulator  
- Icarus Verilog  
- Verilator  

