
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -324.71

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -21.54

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -21.54

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     2    1.58   18.09   36.08   36.08 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _043_ (net)
                 18.09    0.03   36.11 ^ _408_/A1 (AOI22x1_ASAP7_75t_R)
     1    0.62    8.80    7.28   43.39 v _408_/Y (AOI22x1_ASAP7_75t_R)
                                         _054_ (net)
                  8.80    0.01   43.40 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
                                 43.40   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
                          8.40    8.40   library hold time
                                  8.40   data required time
-----------------------------------------------------------------------------
                                  8.40   data required time
                                -43.40   data arrival time
-----------------------------------------------------------------------------
                                 35.00   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[4]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[4]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.49   28.12   41.88   41.88 v dpath.b_reg.out[4]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _291_ (net)
                 28.12    0.05   41.93 v _572_/B (HAxp5_ASAP7_75t_R)
     5    3.81   77.86   68.81  110.75 v _572_/SN (HAxp5_ASAP7_75t_R)
                                         _022_ (net)
                 77.86    0.06  110.80 v _394_/B (OR3x1_ASAP7_75t_R)
     1    0.47    9.81   35.20  146.01 v _394_/Y (OR3x1_ASAP7_75t_R)
                                         _155_ (net)
                  9.81    0.00  146.01 v _395_/B (OA211x2_ASAP7_75t_R)
     3    2.66   14.32   29.46  175.47 v _395_/Y (OA211x2_ASAP7_75t_R)
                                         _156_ (net)
                 14.33    0.15  175.62 v _400_/A1 (OA21x2_ASAP7_75t_R)
     3    2.69   11.36   21.09  196.71 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.36    0.14  196.85 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.55   16.21   20.28  217.13 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.21    0.04  217.17 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.09   10.97   24.07  241.25 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 10.97    0.01  241.26 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    0.90    9.40   28.27  269.52 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.40    0.02  269.54 ^ resp_msg[13] (out)
                                269.54   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -269.54   data arrival time
-----------------------------------------------------------------------------
                                -21.54   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[4]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[4]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.49   28.12   41.88   41.88 v dpath.b_reg.out[4]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _291_ (net)
                 28.12    0.05   41.93 v _572_/B (HAxp5_ASAP7_75t_R)
     5    3.81   77.86   68.81  110.75 v _572_/SN (HAxp5_ASAP7_75t_R)
                                         _022_ (net)
                 77.86    0.06  110.80 v _394_/B (OR3x1_ASAP7_75t_R)
     1    0.47    9.81   35.20  146.01 v _394_/Y (OR3x1_ASAP7_75t_R)
                                         _155_ (net)
                  9.81    0.00  146.01 v _395_/B (OA211x2_ASAP7_75t_R)
     3    2.66   14.32   29.46  175.47 v _395_/Y (OA211x2_ASAP7_75t_R)
                                         _156_ (net)
                 14.33    0.15  175.62 v _400_/A1 (OA21x2_ASAP7_75t_R)
     3    2.69   11.36   21.09  196.71 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.36    0.14  196.85 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.55   16.21   20.28  217.13 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.21    0.04  217.17 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.09   10.97   24.07  241.25 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 10.97    0.01  241.26 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    0.90    9.40   28.27  269.52 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.40    0.02  269.54 ^ resp_msg[13] (out)
                                269.54   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -269.54   data arrival time
-----------------------------------------------------------------------------
                                -21.54   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
229.0520782470703

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7158

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
18.551162719726562

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
23.040000915527344

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8052

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 34

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[7]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[1]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.b_reg.out[7]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
  42.58   42.58 v dpath.b_reg.out[7]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
  67.21  109.79 v _569_/SN (HAxp5_ASAP7_75t_R)
  37.93  147.72 v _303_/Y (OA211x2_ASAP7_75t_R)
  17.77  165.49 v _305_/Y (OA21x2_ASAP7_75t_R)
  20.40  185.89 v _306_/Y (OR2x2_ASAP7_75t_R)
  20.32  206.21 v _368_/Y (AO21x1_ASAP7_75t_R)
  17.43  223.63 v _370_/Y (AND3x1_ASAP7_75t_R)
  27.19  250.82 ^ _372_/Y (OAI21x1_ASAP7_75t_R)
  26.04  276.86 ^ _444_/Y (BUFx6f_ASAP7_75t_R)
  10.38  287.24 v _445_/Y (NOR2x1_ASAP7_75t_R)
  25.61  312.85 v _446_/Y (OA33x2_ASAP7_75t_R)
   0.00  312.85 v dpath.a_reg.out[1]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
         312.85   data arrival time

 310.00  310.00   clock core_clock (rise edge)
   0.00  310.00   clock network delay (ideal)
   0.00  310.00   clock reconvergence pessimism
         310.00 ^ dpath.a_reg.out[1]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
 -10.78  299.22   library setup time
         299.22   data required time
---------------------------------------------------------
         299.22   data required time
        -312.85   data arrival time
---------------------------------------------------------
         -13.63   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
  36.08   36.08 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
   7.31   43.39 v _408_/Y (AOI22x1_ASAP7_75t_R)
   0.01   43.40 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
          43.40   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
   8.40    8.40   library hold time
           8.40   data required time
---------------------------------------------------------
           8.40   data required time
         -43.40   data arrival time
---------------------------------------------------------
          35.00   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
269.5397

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-21.5397

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-7.991290

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.11e-04   2.35e-05   5.34e-09   2.35e-04  42.0%
Combinational          1.70e-04   1.55e-04   2.17e-08   3.25e-04  58.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.81e-04   1.78e-04   2.70e-08   5.59e-04 100.0%
                          68.1%      31.9%       0.0%
