# Reading C:/altera/13.1/modelsim_ase/tcl/vsim/pref.tcl 
# do mesure_luminosite_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {E:/ProjetFPGA/mesure_luminosite_project/mesure_luminosite.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity mesure_luminosite
# -- Compiling architecture Behavioral of mesure_luminosite
# 
vcom -reportprogress 300 -work work E:/ProjetFPGA/mesure_luminosite_project/mesure_luminosite.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity mesure_luminosite
# -- Compiling architecture Behavioral of mesure_luminosite
vcom -reportprogress 300 -work work E:/ProjetFPGA/mesure_luminosite_project/tb_mesure_luminosite.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_mesure_luminosite
# -- Compiling architecture Behavioral of tb_mesure_luminosite
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity mesure_luminosite
vsim +altera -do mesure_luminosite_run_msim_rtl_vhdl.do -l msim_transcript -gui work.tb_mesure_luminosite
# vsim +altera -do mesure_luminosite_run_msim_rtl_vhdl.do -l msim_transcript -gui work.tb_mesure_luminosite 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.tb_mesure_luminosite(behavioral)
# Loading work.mesure_luminosite(behavioral)
# do mesure_luminosite_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {E:/ProjetFPGA/mesure_luminosite_project/mesure_luminosite.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity mesure_luminosite
# -- Compiling architecture Behavioral of mesure_luminosite
# 
add wave -position insertpoint  \
sim:/tb_mesure_luminosite/valeur_luminosite
add wave -position insertpoint  \
sim:/tb_mesure_luminosite/clk
add wave -position insertpoint  \
sim:/tb_mesure_luminosite/reset
add wave -position insertpoint  \
sim:/tb_mesure_luminosite/niveau_lumiere
run -all
run -all
# Break key hit 
# Simulation stop requested.
