\subsection{tb\+\_\+behave Architecture Reference}
\label{classdata2packets__top__tb_1_1tb__behave}\index{tb\+\_\+behave@{tb\+\_\+behave}}


Collaboration diagram for tb\+\_\+behave\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=199pt]{da/da6/classdata2packets__top__tb_1_1tb__behave__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Processes}
 \begin{DoxyCompactItemize}
\item 
{\bf clock0}{\bfseries  (  )}
\item 
{\bf clock}{\bfseries  (  )}
\item 
{\bf res}{\bfseries  (  )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+332}{\bfseries  ( {\bfseries {\bfseries {\bf clk0}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf proc\+\_\+name}{\bfseries  ( {\bfseries {\bfseries {\bf clk0}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\end{DoxyCompactItemize}
\subsubsection*{Constants}
 \begin{DoxyCompactItemize}
\item 
{\bf clk0\+\_\+period} {\bfseries \textcolor{comment}{time}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{10} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ns}\textcolor{vhdlchar}{ }} 
\item 
{\bf clk1\+\_\+period} {\bfseries \textcolor{comment}{time}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{10} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ns}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\subsubsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
{\bf clk0} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf clk1} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf reset\+\_\+n} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf dut0\+\_\+sample\+\_\+width} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 10 \char`\"{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf dut0\+\_\+pct\+\_\+hdr\+\_\+0} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{others}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{$>$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf dut0\+\_\+pct\+\_\+hdr\+\_\+1} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf dut0\+\_\+pct\+\_\+buff\+\_\+wrreq} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf dut0\+\_\+pct\+\_\+buff\+\_\+wrdata} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf dut0\+\_\+smpl\+\_\+buff\+\_\+rdreq} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf smpl\+\_\+fifo\+\_\+size} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{11} \textcolor{vhdlchar}{ }} 
\item 
{\bf pct\+\_\+fifo\+\_\+size} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }} 
\item 
{\bf inst1\+\_\+wrreq} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst1\+\_\+data} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{47} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst1\+\_\+q} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{47} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst1\+\_\+rdusedw} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{10} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst2\+\_\+wrusedw} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{11} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\subsubsection*{Instantiations}
 \begin{DoxyCompactItemize}
\item 
{\bf dut0}  {\bfseries entity data2packets\+\_\+top}   
\item 
{\bf fifo\+\_\+inst\+\_\+inst1}  {\bfseries entity fifo\+\_\+inst}   
\item 
{\bf fifo\+\_\+inst\+\_\+inst2}  {\bfseries entity fifo\+\_\+inst}   
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 22} of file {\bf data2packets\+\_\+top\+\_\+tb.\+vhd}.



\subsubsection{Member Function Documentation}
\index{data2packets\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{data2packets\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!clock@{clock}}
\index{clock@{clock}!data2packets\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{data2packets\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{clock}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} clock ( ) \hspace{0.3cm}{\ttfamily [Process]}}\label{classdata2packets__top__tb_1_1tb__behave_af761a67e9d7ce9e23381088b6f2ae893}


Definition at line {\bf 59} of file {\bf data2packets\+\_\+top\+\_\+tb.\+vhd}.

\index{data2packets\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{data2packets\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!clock0@{clock0}}
\index{clock0@{clock0}!data2packets\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{data2packets\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{clock0}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} clock0 ( ) \hspace{0.3cm}{\ttfamily [Process]}}\label{classdata2packets__top__tb_1_1tb__behave_a0ffcf9b3fa89917ed2b73a96f170b7ae}


Definition at line {\bf 53} of file {\bf data2packets\+\_\+top\+\_\+tb.\+vhd}.

\index{data2packets\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{data2packets\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!proc\+\_\+name@{proc\+\_\+name}}
\index{proc\+\_\+name@{proc\+\_\+name}!data2packets\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{data2packets\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{proc\+\_\+nameclk0,reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}proc\+\_\+name (
\begin{DoxyParamCaption}
\item[{}]{clk0, }
\item[{}]{reset\+\_\+n}
\end{DoxyParamCaption}
)}\label{classdata2packets__top__tb_1_1tb__behave_a14035e1b698b9415302a1b978cd17c20}


Definition at line {\bf 109} of file {\bf data2packets\+\_\+top\+\_\+tb.\+vhd}.

\index{data2packets\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{data2packets\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!P\+R\+O\+C\+E\+S\+S\+\_\+332@{P\+R\+O\+C\+E\+S\+S\+\_\+332}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+332@{P\+R\+O\+C\+E\+S\+S\+\_\+332}!data2packets\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{data2packets\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+332clk0,reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+332(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk0}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classdata2packets__top__tb_1_1tb__behave_a4d16ae71d258e7d36e235be4899b9006}


Definition at line {\bf 73} of file {\bf data2packets\+\_\+top\+\_\+tb.\+vhd}.

\index{data2packets\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{data2packets\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!res@{res}}
\index{res@{res}!data2packets\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{data2packets\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{res}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} res ( ) \hspace{0.3cm}{\ttfamily [Process]}}\label{classdata2packets__top__tb_1_1tb__behave_ab0bd7560790c13b656fd58e17e35143e}


Definition at line {\bf 65} of file {\bf data2packets\+\_\+top\+\_\+tb.\+vhd}.



\subsubsection{Member Data Documentation}
\index{data2packets\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{data2packets\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!clk0@{clk0}}
\index{clk0@{clk0}!data2packets\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{data2packets\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{clk0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk0} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classdata2packets__top__tb_1_1tb__behave_a693d72741b9413130fe2d67511b642be}


Definition at line {\bf 26} of file {\bf data2packets\+\_\+top\+\_\+tb.\+vhd}.

\index{data2packets\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{data2packets\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!clk0\+\_\+period@{clk0\+\_\+period}}
\index{clk0\+\_\+period@{clk0\+\_\+period}!data2packets\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{data2packets\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{clk0\+\_\+period}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk0\+\_\+period} {\bfseries \textcolor{comment}{time}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{10} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ns}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classdata2packets__top__tb_1_1tb__behave_ad03d90619a1930e0f5daa16a616edd90}


Definition at line {\bf 23} of file {\bf data2packets\+\_\+top\+\_\+tb.\+vhd}.

\index{data2packets\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{data2packets\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!clk1@{clk1}}
\index{clk1@{clk1}!data2packets\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{data2packets\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{clk1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk1} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classdata2packets__top__tb_1_1tb__behave_ade95921e47b0e4d2d11e496794648550}


Definition at line {\bf 26} of file {\bf data2packets\+\_\+top\+\_\+tb.\+vhd}.

\index{data2packets\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{data2packets\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!clk1\+\_\+period@{clk1\+\_\+period}}
\index{clk1\+\_\+period@{clk1\+\_\+period}!data2packets\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{data2packets\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{clk1\+\_\+period}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk1\+\_\+period} {\bfseries \textcolor{comment}{time}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{10} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ns}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classdata2packets__top__tb_1_1tb__behave_aed19b0dc48aba325370146bf0b89ab44}


Definition at line {\bf 24} of file {\bf data2packets\+\_\+top\+\_\+tb.\+vhd}.

\index{data2packets\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{data2packets\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!dut0@{dut0}}
\index{dut0@{dut0}!data2packets\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{data2packets\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{dut0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dut0} {\bfseries \textcolor{keywordflow}{entity}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{data2packets\+\_\+top}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classdata2packets__top__tb_1_1tb__behave_a0ce2e0ca4458c3e553715be322870a55}


Definition at line {\bf 106} of file {\bf data2packets\+\_\+top\+\_\+tb.\+vhd}.

\index{data2packets\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{data2packets\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!dut0\+\_\+pct\+\_\+buff\+\_\+wrdata@{dut0\+\_\+pct\+\_\+buff\+\_\+wrdata}}
\index{dut0\+\_\+pct\+\_\+buff\+\_\+wrdata@{dut0\+\_\+pct\+\_\+buff\+\_\+wrdata}!data2packets\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{data2packets\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{dut0\+\_\+pct\+\_\+buff\+\_\+wrdata}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dut0\+\_\+pct\+\_\+buff\+\_\+wrdata} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classdata2packets__top__tb_1_1tb__behave_a80c1d717a703493f9e1158752a62a2db}


Definition at line {\bf 34} of file {\bf data2packets\+\_\+top\+\_\+tb.\+vhd}.

\index{data2packets\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{data2packets\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!dut0\+\_\+pct\+\_\+buff\+\_\+wrreq@{dut0\+\_\+pct\+\_\+buff\+\_\+wrreq}}
\index{dut0\+\_\+pct\+\_\+buff\+\_\+wrreq@{dut0\+\_\+pct\+\_\+buff\+\_\+wrreq}!data2packets\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{data2packets\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{dut0\+\_\+pct\+\_\+buff\+\_\+wrreq}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dut0\+\_\+pct\+\_\+buff\+\_\+wrreq} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classdata2packets__top__tb_1_1tb__behave_a96a0f5d689ab02018e65dfe0eee383fa}


Definition at line {\bf 33} of file {\bf data2packets\+\_\+top\+\_\+tb.\+vhd}.

\index{data2packets\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{data2packets\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!dut0\+\_\+pct\+\_\+hdr\+\_\+0@{dut0\+\_\+pct\+\_\+hdr\+\_\+0}}
\index{dut0\+\_\+pct\+\_\+hdr\+\_\+0@{dut0\+\_\+pct\+\_\+hdr\+\_\+0}!data2packets\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{data2packets\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{dut0\+\_\+pct\+\_\+hdr\+\_\+0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dut0\+\_\+pct\+\_\+hdr\+\_\+0} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{others}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{$>$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classdata2packets__top__tb_1_1tb__behave_aa7617127abedad76e2f724840923852d}


Definition at line {\bf 31} of file {\bf data2packets\+\_\+top\+\_\+tb.\+vhd}.

\index{data2packets\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{data2packets\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!dut0\+\_\+pct\+\_\+hdr\+\_\+1@{dut0\+\_\+pct\+\_\+hdr\+\_\+1}}
\index{dut0\+\_\+pct\+\_\+hdr\+\_\+1@{dut0\+\_\+pct\+\_\+hdr\+\_\+1}!data2packets\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{data2packets\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{dut0\+\_\+pct\+\_\+hdr\+\_\+1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dut0\+\_\+pct\+\_\+hdr\+\_\+1} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classdata2packets__top__tb_1_1tb__behave_a5152ffdf9893c1cf3c7233d7b2d4bfc2}


Definition at line {\bf 32} of file {\bf data2packets\+\_\+top\+\_\+tb.\+vhd}.

\index{data2packets\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{data2packets\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!dut0\+\_\+sample\+\_\+width@{dut0\+\_\+sample\+\_\+width}}
\index{dut0\+\_\+sample\+\_\+width@{dut0\+\_\+sample\+\_\+width}!data2packets\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{data2packets\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{dut0\+\_\+sample\+\_\+width}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dut0\+\_\+sample\+\_\+width} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 10 \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classdata2packets__top__tb_1_1tb__behave_a4331408ba25a13df2fb5c31326e89a1e}


Definition at line {\bf 30} of file {\bf data2packets\+\_\+top\+\_\+tb.\+vhd}.

\index{data2packets\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{data2packets\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!dut0\+\_\+smpl\+\_\+buff\+\_\+rdreq@{dut0\+\_\+smpl\+\_\+buff\+\_\+rdreq}}
\index{dut0\+\_\+smpl\+\_\+buff\+\_\+rdreq@{dut0\+\_\+smpl\+\_\+buff\+\_\+rdreq}!data2packets\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{data2packets\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{dut0\+\_\+smpl\+\_\+buff\+\_\+rdreq}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dut0\+\_\+smpl\+\_\+buff\+\_\+rdreq} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classdata2packets__top__tb_1_1tb__behave_a90619183e5571c92160e6da3c2cf1d0d}


Definition at line {\bf 35} of file {\bf data2packets\+\_\+top\+\_\+tb.\+vhd}.

\index{data2packets\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{data2packets\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!fifo\+\_\+inst\+\_\+inst1@{fifo\+\_\+inst\+\_\+inst1}}
\index{fifo\+\_\+inst\+\_\+inst1@{fifo\+\_\+inst\+\_\+inst1}!data2packets\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{data2packets\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{fifo\+\_\+inst\+\_\+inst1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fifo\+\_\+inst\+\_\+inst1} {\bfseries \textcolor{keywordflow}{entity}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{fifo\+\_\+inst}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classdata2packets__top__tb_1_1tb__behave_a55c73002171d1df98984199eae3dd355}


Definition at line {\bf 142} of file {\bf data2packets\+\_\+top\+\_\+tb.\+vhd}.

\index{data2packets\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{data2packets\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!fifo\+\_\+inst\+\_\+inst2@{fifo\+\_\+inst\+\_\+inst2}}
\index{fifo\+\_\+inst\+\_\+inst2@{fifo\+\_\+inst\+\_\+inst2}!data2packets\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{data2packets\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{fifo\+\_\+inst\+\_\+inst2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fifo\+\_\+inst\+\_\+inst2} {\bfseries \textcolor{keywordflow}{entity}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{fifo\+\_\+inst}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classdata2packets__top__tb_1_1tb__behave_a81a34638744d8bd6a1b0c1b2a4334c6c}


Definition at line {\bf 168} of file {\bf data2packets\+\_\+top\+\_\+tb.\+vhd}.

\index{data2packets\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{data2packets\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!inst1\+\_\+data@{inst1\+\_\+data}}
\index{inst1\+\_\+data@{inst1\+\_\+data}!data2packets\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{data2packets\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{inst1\+\_\+data}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst1\+\_\+data} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{47} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classdata2packets__top__tb_1_1tb__behave_a08bd01a0662a8f6fab099a3a53034fae}


Definition at line {\bf 42} of file {\bf data2packets\+\_\+top\+\_\+tb.\+vhd}.

\index{data2packets\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{data2packets\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!inst1\+\_\+q@{inst1\+\_\+q}}
\index{inst1\+\_\+q@{inst1\+\_\+q}!data2packets\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{data2packets\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{inst1\+\_\+q}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst1\+\_\+q} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{47} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classdata2packets__top__tb_1_1tb__behave_aa998a0ca002f11cd028afbadd5056bdf}


Definition at line {\bf 43} of file {\bf data2packets\+\_\+top\+\_\+tb.\+vhd}.

\index{data2packets\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{data2packets\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!inst1\+\_\+rdusedw@{inst1\+\_\+rdusedw}}
\index{inst1\+\_\+rdusedw@{inst1\+\_\+rdusedw}!data2packets\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{data2packets\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{inst1\+\_\+rdusedw}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst1\+\_\+rdusedw} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{10} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classdata2packets__top__tb_1_1tb__behave_a3b8c90142b5a2c64f69f6bdd662da52c}


Definition at line {\bf 44} of file {\bf data2packets\+\_\+top\+\_\+tb.\+vhd}.

\index{data2packets\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{data2packets\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!inst1\+\_\+wrreq@{inst1\+\_\+wrreq}}
\index{inst1\+\_\+wrreq@{inst1\+\_\+wrreq}!data2packets\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{data2packets\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{inst1\+\_\+wrreq}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst1\+\_\+wrreq} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classdata2packets__top__tb_1_1tb__behave_a0444c2f94ecdc2ae5f840d07771aec63}


Definition at line {\bf 41} of file {\bf data2packets\+\_\+top\+\_\+tb.\+vhd}.

\index{data2packets\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{data2packets\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!inst2\+\_\+wrusedw@{inst2\+\_\+wrusedw}}
\index{inst2\+\_\+wrusedw@{inst2\+\_\+wrusedw}!data2packets\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{data2packets\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{inst2\+\_\+wrusedw}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst2\+\_\+wrusedw} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{11} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classdata2packets__top__tb_1_1tb__behave_a42caeae4153bc56fb440ec339bc310c6}


Definition at line {\bf 47} of file {\bf data2packets\+\_\+top\+\_\+tb.\+vhd}.

\index{data2packets\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{data2packets\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!pct\+\_\+fifo\+\_\+size@{pct\+\_\+fifo\+\_\+size}}
\index{pct\+\_\+fifo\+\_\+size@{pct\+\_\+fifo\+\_\+size}!data2packets\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{data2packets\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{pct\+\_\+fifo\+\_\+size}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pct\+\_\+fifo\+\_\+size} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classdata2packets__top__tb_1_1tb__behave_a4582c776db229a5a7b714da50416d4cf}


Definition at line {\bf 38} of file {\bf data2packets\+\_\+top\+\_\+tb.\+vhd}.

\index{data2packets\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{data2packets\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!reset\+\_\+n@{reset\+\_\+n}}
\index{reset\+\_\+n@{reset\+\_\+n}!data2packets\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{data2packets\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reset\+\_\+n} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classdata2packets__top__tb_1_1tb__behave_a1f070fd63a3a7fa45c907335ea870c5b}


Definition at line {\bf 27} of file {\bf data2packets\+\_\+top\+\_\+tb.\+vhd}.

\index{data2packets\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{data2packets\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!smpl\+\_\+fifo\+\_\+size@{smpl\+\_\+fifo\+\_\+size}}
\index{smpl\+\_\+fifo\+\_\+size@{smpl\+\_\+fifo\+\_\+size}!data2packets\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{data2packets\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{smpl\+\_\+fifo\+\_\+size}]{\setlength{\rightskip}{0pt plus 5cm}{\bf smpl\+\_\+fifo\+\_\+size} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{11} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classdata2packets__top__tb_1_1tb__behave_a0c91d64f5066a9fa8b76860d0fbd3ab1}


Definition at line {\bf 37} of file {\bf data2packets\+\_\+top\+\_\+tb.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/rx\+\_\+path\+\_\+top/data2packets/sim/{\bf data2packets\+\_\+top\+\_\+tb.\+vhd}\end{DoxyCompactItemize}
