#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Mar 25 13:34:42 2023
# Process ID: 65763
# Current directory: /home/patrick/Verilog/LabFPartB/LabFPartB.runs/synth_1
# Command line: vivado -log counterPeripheralController.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source counterPeripheralController.tcl
# Log file: /home/patrick/Verilog/LabFPartB/LabFPartB.runs/synth_1/counterPeripheralController.vds
# Journal file: /home/patrick/Verilog/LabFPartB/LabFPartB.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source counterPeripheralController.tcl -notrace
Command: synth_design -top counterPeripheralController -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 65790 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1366.879 ; gain = 0.000 ; free physical = 8023 ; free virtual = 13575
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counterPeripheralController' [/home/patrick/Verilog/LabFPartB/LabFPartB.srcs/sources_1/new/counterPeripheralController.v:1]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [/home/patrick/Verilog/LabFPartB/LabFPartB.srcs/sources_1/new/debouncer.v:1]
	Parameter threshold bound to: 24'b111111111111111111111111 
WARNING: [Synth 8-6014] Unused sequential element button_d1_reg was removed.  [/home/patrick/Verilog/LabFPartB/LabFPartB.srcs/sources_1/new/debouncer.v:15]
WARNING: [Synth 8-6014] Unused sequential element button_d2_reg was removed.  [/home/patrick/Verilog/LabFPartB/LabFPartB.srcs/sources_1/new/debouncer.v:16]
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [/home/patrick/Verilog/LabFPartB/LabFPartB.srcs/sources_1/new/debouncer.v:22]
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (1#1) [/home/patrick/Verilog/LabFPartB/LabFPartB.srcs/sources_1/new/debouncer.v:1]
INFO: [Synth 8-6157] synthesizing module 'seven_segment_controller' [/home/patrick/Verilog/LabFPartB/LabFPartB.srcs/sources_1/new/sevenseg.v:1]
INFO: [Synth 8-6155] done synthesizing module 'seven_segment_controller' (2#1) [/home/patrick/Verilog/LabFPartB/LabFPartB.srcs/sources_1/new/sevenseg.v:1]
INFO: [Synth 8-6157] synthesizing module 'd_ff_reset' [/home/patrick/Verilog/LabFPartB/LabFPartB.srcs/sources_1/new/dTypeFF.v:2]
INFO: [Synth 8-6155] done synthesizing module 'd_ff_reset' (3#1) [/home/patrick/Verilog/LabFPartB/LabFPartB.srcs/sources_1/new/dTypeFF.v:2]
INFO: [Synth 8-6155] done synthesizing module 'counterPeripheralController' (4#1) [/home/patrick/Verilog/LabFPartB/LabFPartB.srcs/sources_1/new/counterPeripheralController.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1381.402 ; gain = 14.523 ; free physical = 8029 ; free virtual = 13582
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1381.402 ; gain = 14.523 ; free physical = 8031 ; free virtual = 13583
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1381.402 ; gain = 14.523 ; free physical = 8031 ; free virtual = 13583
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/patrick/Verilog/LabFPartB/LabFPartB.srcs/constrs_1/contraints.xdc]
Finished Parsing XDC File [/home/patrick/Verilog/LabFPartB/LabFPartB.srcs/constrs_1/contraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/patrick/Verilog/LabFPartB/LabFPartB.srcs/constrs_1/contraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/counterPeripheralController_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/counterPeripheralController_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1728.824 ; gain = 0.000 ; free physical = 7802 ; free virtual = 13340
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1728.824 ; gain = 0.000 ; free physical = 7802 ; free virtual = 13340
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1728.824 ; gain = 0.000 ; free physical = 7802 ; free virtual = 13340
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1728.824 ; gain = 0.000 ; free physical = 7802 ; free virtual = 13340
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1728.824 ; gain = 361.945 ; free physical = 7880 ; free virtual = 13418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1728.824 ; gain = 361.945 ; free physical = 7880 ; free virtual = 13418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1728.824 ; gain = 361.945 ; free physical = 7881 ; free virtual = 13419
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/patrick/Verilog/LabFPartB/LabFPartB.srcs/sources_1/new/counterPeripheralController.v:26]
INFO: [Synth 8-5546] ROM "lock" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1728.824 ; gain = 361.945 ; free physical = 7872 ; free virtual = 13410
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module counterPeripheralController 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module debouncer 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module seven_segment_controller 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
Module d_ff_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1728.824 ; gain = 361.945 ; free physical = 7860 ; free virtual = 13399
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1728.824 ; gain = 361.945 ; free physical = 7740 ; free virtual = 13280
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1728.824 ; gain = 361.945 ; free physical = 7732 ; free virtual = 13271
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1728.824 ; gain = 361.945 ; free physical = 7731 ; free virtual = 13270
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1728.824 ; gain = 361.945 ; free physical = 7731 ; free virtual = 13270
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1728.824 ; gain = 361.945 ; free physical = 7731 ; free virtual = 13270
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1728.824 ; gain = 361.945 ; free physical = 7731 ; free virtual = 13270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1728.824 ; gain = 361.945 ; free physical = 7731 ; free virtual = 13270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1728.824 ; gain = 361.945 ; free physical = 7731 ; free virtual = 13270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1728.824 ; gain = 361.945 ; free physical = 7731 ; free virtual = 13270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    11|
|3     |LUT1   |     9|
|4     |LUT2   |    20|
|5     |LUT3   |     4|
|6     |LUT4   |     8|
|7     |LUT5   |     4|
|8     |LUT6   |    12|
|9     |FDCE   |    33|
|10    |FDRE   |     6|
|11    |FDSE   |     3|
|12    |IBUF   |     7|
|13    |OBUF   |    11|
+------+-------+------+

Report Instance Areas: 
+------+------------------+-------------------------+------+
|      |Instance          |Module                   |Cells |
+------+------------------+-------------------------+------+
|1     |top               |                         |   129|
|2     |  debouncer_unit  |debouncer                |    11|
|3     |  display_unit    |seven_segment_controller |    56|
|4     |  flip_flop_unit0 |d_ff_reset               |     3|
|5     |  flip_flop_unit1 |d_ff_reset_0             |     3|
|6     |  flip_flop_unit2 |d_ff_reset_1             |     4|
|7     |  flip_flop_unit3 |d_ff_reset_2             |     4|
|8     |  flip_flop_unit4 |d_ff_reset_3             |     4|
|9     |  flip_flop_unit5 |d_ff_reset_4             |     5|
|10    |  flip_flop_unit6 |d_ff_reset_5             |     2|
|11    |  flip_flop_unit7 |d_ff_reset_6             |     9|
+------+------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1728.824 ; gain = 361.945 ; free physical = 7731 ; free virtual = 13270
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1728.824 ; gain = 14.523 ; free physical = 7790 ; free virtual = 13330
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1728.824 ; gain = 361.945 ; free physical = 7790 ; free virtual = 13330
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1736.832 ; gain = 0.000 ; free physical = 7733 ; free virtual = 13273
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1736.832 ; gain = 369.953 ; free physical = 7786 ; free virtual = 13326
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1736.832 ; gain = 0.000 ; free physical = 7786 ; free virtual = 13326
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/patrick/Verilog/LabFPartB/LabFPartB.runs/synth_1/counterPeripheralController.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file counterPeripheralController_utilization_synth.rpt -pb counterPeripheralController_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Mar 25 13:34:59 2023...
