$date
   Tue Dec 12 22:28:30 2023
$end
$version
  2023.1
$end
$timescale
  1ps
$end
$scope module top_level_tb $end
$var reg 1 ! clk_in $end
$var reg 16 " switch [15:0] $end
$var reg 4 # button [3:0] $end
$var reg 1 $ audio_in $end
$scope module instantiation $end
$var wire 1 % clk_100mhz $end
$var wire 16 & sw [15:0] $end
$var wire 4 ' btn [3:0] $end
$var reg 16 ( led [15:0] $end
$var reg 3 ) rgb0 [2:0] $end
$var reg 3 * rgb1 [2:0] $end
$var reg 4 + ss0_an [3:0] $end
$var reg 4 , ss1_an [3:0] $end
$var reg 7 - ss0_c [6:0] $end
$var reg 7 . ss1_c [6:0] $end
$var reg 1 / mic_clk $end
$var wire 1 0 mic_data $end
$var reg 1 1 sys_rst $end
$var reg 1 2 clk_m $end
$var reg 1 3 clk_0 $end
$var reg 32 4 val_to_display [31:0] $end
$var reg 7 5 ss_c [6:0] $end
$var reg 1 6 record $end
$var reg 9 7 m_clock_counter [8:0] $end
$var reg 1 8 audio_sample_valid $end
$var reg 8 9 mic_audio [7:0] $end
$var reg 8 : audio_data [7:0] $end
$var reg 8 ; pdm_tally [7:0] $end
$var reg 9 < pdm_counter [8:0] $end
$var reg 1 = old_mic_clk $end
$var reg 1 > sampled_mic_data $end
$var reg 1 ? pdm_signal_valid $end
$var reg 2 @ pwm_counter [1:0] $end
$var reg 1 A pwm_step $end
$var reg 8 B single_audio [7:0] $end
$var reg 32 C length [31:0] $end
$var reg 3 D tone_ident [2:0] $end
$var reg 62 E div_out [61:0] $end
$var reg 32 F fft_length [31:0] $end
$var reg 3 G mode [2:0] $end
$var reg 3 H mode_0 [2:0] $end
$var reg 3 I mode_1 [2:0] $end
$var reg 3 J mode_2 [2:0] $end
$var reg 3 K mode_3 [2:0] $end
$var reg 1 L fft_valid $end
$var reg 1 M fft_last $end
$var reg 1 N fft_ready $end
$var reg 1 O fft_out_last $end
$var reg 1 P fft_out_valid $end
$var reg 1 Q fft_out_ready $end
$var reg 32 R fft_data [31:0] $end
$var reg 32 S fft_out_data [31:0] $end
$var reg 11 T fft_data_count [10:0] $end
$var reg 1 U tone_valid $end
$scope module macw $end
$var wire 1 V clk_out $end
$var wire 1 % clk_in $end
$var wire 1 W clk_in_audio_clk_wiz $end
$var wire 1 X clk_in2_audio_clk_wiz $end
$var wire 1 Y clk_out_audio_clk_wiz $end
$var wire 1 Z clk_out2_audio_clk_wiz $end
$var wire 1 [ clk_out3_audio_clk_wiz $end
$var wire 1 \ clk_out4_audio_clk_wiz $end
$var wire 1 ] clk_out5_audio_clk_wiz $end
$var wire 1 ^ clk_out6_audio_clk_wiz $end
$var wire 1 _ clk_out7_audio_clk_wiz $end
$var wire 16 ` do_unused [15:0] $end
$var wire 1 a drdy_unused $end
$var wire 1 b psdone_unused $end
$var wire 1 c locked_int $end
$var wire 1 d clkfbout_audio_clk_wiz $end
$var wire 1 e clkfbout_buf_audio_clk_wiz $end
$var wire 1 f clkfboutb_unused $end
$var wire 1 g clkout0b_unused $end
$var wire 1 h clkout1_unused $end
$var wire 1 i clkout1b_unused $end
$var wire 1 j clkout2_unused $end
$var wire 1 k clkout2b_unused $end
$var wire 1 l clkout3_unused $end
$var wire 1 m clkout3b_unused $end
$var wire 1 n clkout4_unused $end
$var wire 1 o clkout5_unused $end
$var wire 1 p clkout6_unused $end
$var wire 1 q clkfbstopped_unused $end
$var wire 1 r clkinstopped_unused $end
$upscope $end
$scope module display $end
$var wire 1 s clk_in $end
$var wire 1 t rst_in $end
$var wire 32 u val_in [31:0] $end
$var reg 7 5 cat_out [6:0] $end
$var reg 8 v an_out [7:0] $end
$var reg 8 w segment_state [7:0] $end
$var reg 32 x segment_counter [31:0] $end
$var reg 4 y routed_vals [3:0] $end
$var reg 7 z led_out [6:0] $end
$scope module mbto7s $end
$var wire 4 { x_in [3:0] $end
$var reg 7 z s_out [6:0] $end
$var reg 1 | sa $end
$var reg 1 } sb $end
$var reg 1 ~ sc $end
$var reg 1 !! sd $end
$var reg 1 "! se $end
$var reg 1 #! sf $end
$var reg 1 $! sg $end
$var reg 16 %! num [15:0] $end
$upscope $end
$upscope $end
$scope module rec_deb $end
$var wire 1 &! clk_in $end
$var wire 1 '! rst_in $end
$var wire 1 (! dirty_in $end
$var reg 1 6 clean_out $end
$var reg 19 )! counter [18:0] $end
$var reg 1 *! current $end
$var reg 1 +! old_dirty_in $end
$upscope $end
$scope module recorder $end
$var wire 1 ,! clk_in $end
$var wire 1 -! rst_in $end
$var wire 8 .! audio_in [7:0] $end
$var wire 1 /! record_in $end
$var wire 1 0! audio_valid_in $end
$var reg 8 B single_out [7:0] $end
$var reg 32 C recording_length [31:0] $end
$var reg 16 1! w_address [15:0] $end
$var reg 16 2! r_address [15:0] $end
$var reg 16 3! r_address_int [15:0] $end
$var reg 16 4! cycle_delay [15:0] $end
$var reg 16 5! delay [15:0] $end
$var reg 32 6! single_address [31:0] $end
$var reg 32 7! largest_address [31:0] $end
$var reg 8 8! out [7:0] $end
$var reg 8 9! single [7:0] $end
$scope module multiply $end
$var wire 1 :! CLK $end
$var wire 32 ;! A $end
$var wire 32 <! B $end
$var wire 64 =! P $end
$upscope $end
$scope module audio_buffer $end
$var wire 15 >! addra [14:0] $end
$var wire 15 ?! addrb [14:0] $end
$var wire 8 .! dina [7:0] $end
$var wire 8 @! dinb [7:0] $end
$var wire 1 ,! clka $end
$var wire 1 ,! clkb $end
$var wire 1 A! wea $end
$var wire 1 B! web $end
$var wire 1 C! ena $end
$var wire 1 D! enb $end
$var wire 1 -! rsta $end
$var wire 1 -! rstb $end
$var wire 1 E! regcea $end
$var wire 1 F! regceb $end
$var wire 8 G! douta [7:0] $end
$var wire 8 H! doutb [7:0] $end
$var reg 8 I! ram_data_a [7:0] $end
$var reg 8 J! ram_data_b [7:0] $end
$var integer 32 K! \init_bram_to_zero.ram_index  [31:0] $end
$var integer 32 L! idx [31:0] $end
$var reg 8 M! \output_register.douta_reg  [7:0] $end
$var reg 8 N! \output_register.doutb_reg  [7:0] $end
$upscope $end
$upscope $end
$scope module fft_spacing $end
$var wire 1 O! aclk $end
$var wire 1 P! s_axis_divisor_tvalid $end
$var wire 32 Q! s_axis_divisor_tdata $end
$var wire 1 R! s_axis_dividend_tvalid $end
$var wire 32 S! s_axis_dividend_tdata $end
$var wire 1 T! m_axis_dout_tvalid $end
$var wire 64 U! m_axis_dout_tdata $end
$upscope $end
$scope module fft $end
$var wire 1 V! aclk $end
$var wire 16 W! s_axis_config_tdata $end
$var wire 1 X! s_axis_config_tvalid $end
$var wire 1 Y! s_axis_config_tready $end
$var wire 32 Z! s_axis_data_tdata $end
$var wire 1 [! s_axis_data_tvalid $end
$var wire 1 \! s_axis_data_tready $end
$var wire 1 ]! s_axis_data_tlast $end
$var wire 32 ^! m_axis_data_tdata $end
$var wire 1 _! m_axis_data_tvalid $end
$var wire 1 `! m_axis_data_tready $end
$var wire 1 a! m_axis_data_tlast $end
$var wire 1 b! event_frame_started $end
$var wire 1 c! event_tlast_unexpected $end
$var wire 1 d! event_tlast_missing $end
$var wire 1 e! event_status_channel_halt $end
$var wire 1 f! event_data_in_channel_halt $end
$var wire 1 g! event_data_out_channel_halt $end
$upscope $end
$scope module tone_detection $end
$var wire 1 h! clk_in $end
$var wire 1 i! rst_in $end
$var wire 1 j! external_valid $end
$var wire 1 k! valid_in_signal $end
$var wire 1 l! fft_last $end
$var wire 32 m! recording_length [31:0] $end
$var wire 32 n! fft_data [31:0] $end
$var reg 3 D tone_ident [2:0] $end
$var reg 1 Q ready_signal $end
$var reg 1 U valid_signal $end
$var reg 32 o! fft_data_reg_1 [31:0] $end
$var reg 32 p! fft_data_reg_2 [31:0] $end
$var reg 32 q! fft_data_reg_3 [31:0] $end
$var reg 32 r! fft_data_reg_4 [31:0] $end
$var reg 33 s! change_1 [32:0] $end
$var reg 33 t! change_2 [32:0] $end
$var reg 33 u! change_3 [32:0] $end
$var reg 62 v! quo_1 [61:0] $end
$var reg 62 w! quo_2 [61:0] $end
$var reg 62 x! quo_3 [61:0] $end
$var reg 6 y! tone [5:0] $end
$var reg 3 z! fft_counter [2:0] $end
$var reg 32 {! cycle_counter [31:0] $end
$var reg 1 |! ready_to_div $end
$var reg 32 }! state $end
$scope module first_div $end
$var wire 1 ~! aclk $end
$var wire 1 !" s_axis_divisor_tvalid $end
$var wire 32 "" s_axis_divisor_tdata $end
$var wire 1 #" s_axis_dividend_tvalid $end
$var wire 32 $" s_axis_dividend_tdata $end
$var wire 1 %" m_axis_dout_tvalid $end
$var wire 64 &" m_axis_dout_tdata $end
$upscope $end
$scope module second_div $end
$var wire 1 '" aclk $end
$var wire 1 (" s_axis_divisor_tvalid $end
$var wire 32 )" s_axis_divisor_tdata $end
$var wire 1 *" s_axis_dividend_tvalid $end
$var wire 32 +" s_axis_dividend_tdata $end
$var wire 1 ," m_axis_dout_tvalid $end
$var wire 64 -" m_axis_dout_tdata $end
$upscope $end
$scope module third_div $end
$var wire 1 ." aclk $end
$var wire 1 /" s_axis_divisor_tvalid $end
$var wire 32 0" s_axis_divisor_tdata $end
$var wire 1 1" s_axis_dividend_tvalid $end
$var wire 32 2" s_axis_dividend_tdata $end
$var wire 1 3" m_axis_dout_tvalid $end
$var wire 64 4" m_axis_dout_tdata $end
$upscope $end
$upscope $end
$upscope $end
$scope begin Block47_132 $end
$var reg 32 5" i [31:0] $end
$upscope $end
$scope begin Block51_133 $end
$var reg 32 6" i [31:0] $end
$upscope $end
$scope begin Block56_134 $end
$var reg 32 7" i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1!!
1!"
b0 "
1"!
bx ""
b0 #
1#!
x#"
0$
0$!
bx $"
0%
b1 %!
0%"
b0 &
0&!
b0 &"
b0 '
0'!
0'"
b0 (
0(!
1("
b0 )
bx )!
bx )"
b0 *
x*!
x*"
bx +
x+!
bx +"
bx ,
0,!
0,"
b1000000 -
0-!
b0 -"
b1000000 .
bx .!
0."
x/
x/!
1/"
00
x0!
bx 0"
01
bx 1!
x1"
02
bx 2!
bx 2"
03
bx 3!
03"
bx 4
bx 4!
b0 4"
b1000000 5
bx 5!
b0 5"
x6
bx 6!
b0 6"
bx 7
bx 7!
b0 7"
x8
b0 8!
bx 9
bx 9!
bx :
0:!
bx ;
bx ;!
bx <
b10000010001101 <!
x=
b0 =!
x>
bx >!
x?
bx ?!
bx @
bz @!
xA
xA!
bx B
0B!
b0 C
1C!
b111 D
1D!
b0 E
1E!
b0 F
1F!
bx G
b0 G!
b0 H
b0 H!
b1 I
b0 I!
b10 J
b0 J!
b11 K
b100011001010000 K!
xL
b100011001010000 L!
xM
b0 M!
0N
b0 N!
0O
0O!
0P
1P!
xQ
b100 Q!
bx R
xR!
b0 S
b0 S!
bx T
0T!
xU
b0 U!
0V
0V!
0W
b0 W!
zX
0X!
0Y
0Y!
zZ
bx Z!
z[
x[!
z\
0\!
z]
x]!
z^
b0 ^!
z_
0_!
bx `
x`!
xa
0a!
xb
0b!
xc
0c!
0d
0d!
0e
0e!
1f
0f!
1g
0g!
0h
0h!
1i
0i!
0j
xj!
1k
0k!
0l
0l!
1m
b0 m!
0n
b0 n!
0o
bx o!
0p
bx p!
xq
bx q!
xr
bx r!
0s
bx s!
0t
bx t!
bx u
bx u!
bx v
b0 v!
bx w
b0 w!
bx x
b0 x!
b0 y
bx y!
b111111 z
bx z!
b0 {
bx {!
1|
x|!
1}
b0 }!
1~
0~!
$end
#100
0a
0b
0c
0q
0r
#5000
1!
1$
1%
1&!
1'"
b0 )!
0+!
1,!
1."
10
00!
12
13
b1111111011101101 4
08
1:!
bx =!
0A!
bx C
bx I!
bx J!
0L
1N
1O!
bx S!
1V
1V!
1W
1Y
1Y!
1\!
1d
1e
0f
0g
1h
1h!
0i
1j
0j!
0k
1l
0m
1n
1o
1p
1s
b1111111011101101 u
1~!
#10000
0!
b1 #
0$
0%
b1 '
1'!
0(!
1-!
00
11
0W
1i!
1t
#15000
1!
1$
1%
0&!
0'"
0,!
0."
10
02
03
0:!
0O!
0V
0V!
1W
0Y
0d
0e
1f
1g
0h
0h!
1i
0j
1k
0l
1m
0n
0o
0p
0s
0~!
#20000
0!
b0 #
0$
0%
b0 '
0'!
0(!
0-!
00
01
0W
0i!
0t
#25000
1!
1$
1%
10
1W
#30000
0!
0$
0%
00
b1 5"
0W
#35000
1!
1$
1%
10
1W
#40000
0!
0$
0%
00
b10 5"
0W
#45000
1!
1$
1%
10
1W
#50000
0!
0$
0%
00
b11 5"
0W
#55000
1!
1$
1%
10
1W
#60000
0!
0$
0%
00
b100 5"
0W
#65000
1!
1$
1%
10
1W
#70000
0!
0$
0%
00
b101 5"
0W
#75000
1!
1$
1%
10
1W
#80000
0!
0$
0%
00
b110 5"
0W
#85000
1!
1$
1%
10
1W
#90000
0!
0$
0%
00
b111 5"
0W
#95000
1!
1$
1%
10
1W
#100000
0!
0$
0%
00
b1000 5"
0W
#105000
1!
1$
1%
10
1W
#110000
0!
0$
0%
00
b1001 5"
0W
#115000
1!
1$
1%
10
1W
#120000
0!
0$
0%
00
b1010 5"
0W
#125000
1!
1$
1%
10
1W
#130000
0!
0$
0%
00
b1011 5"
0W
#135000
1!
1$
1%
10
1W
#140000
0!
0$
0%
00
b1100 5"
0W
#145000
1!
1$
1%
10
1W
#150000
0!
0$
0%
00
b1101 5"
0W
#155000
1!
1$
1%
10
1W
#160000
0!
0$
0%
00
b1110 5"
0W
#165000
1!
1$
1%
10
1W
#170000
0!
0$
0%
00
b1111 5"
0W
#175000
1!
1$
1%
10
1W
#180000
0!
0$
0%
00
b10000 5"
0W
#185000
1!
1$
1%
10
1W
#190000
0!
0$
0%
00
b10001 5"
0W
#195000
1!
1$
1%
10
1W
#200000
0!
0$
0%
00
b10010 5"
0W
#205000
1!
1$
1%
10
1W
#210000
0!
0$
0%
00
b10011 5"
0W
#215000
1!
1$
1%
10
1W
#220000
0!
0$
0%
00
b10100 5"
0W
#225000
1!
1$
1%
10
1W
#230000
0!
0$
0%
00
b10101 5"
0W
#235000
1!
1$
1%
10
1W
#240000
0!
0$
0%
00
b10110 5"
0W
#245000
1!
1$
1%
10
1W
#250000
0!
0$
0%
00
b10111 5"
0W
#255000
1!
1$
1%
10
1W
#260000
0!
0$
0%
00
b11000 5"
0W
#265000
1!
1$
1%
10
1W
#270000
0!
0$
0%
00
b11001 5"
0W
#275000
1!
1$
1%
10
1W
#280000
0!
0$
0%
00
b11010 5"
0W
#285000
1!
1$
1%
10
1W
#290000
0!
0$
0%
00
b11011 5"
0W
#295000
1!
1$
1%
10
1W
#300000
0!
0$
0%
00
b11100 5"
0W
#305000
1!
1$
1%
10
1W
#310000
0!
0$
0%
00
b11101 5"
0W
#315000
1!
1$
1%
10
1W
#320000
0!
0$
0%
00
b11110 5"
0W
#325000
1!
1$
1%
10
1W
#330000
0!
0$
0%
00
b11111 5"
0W
#335000
1!
1$
1%
10
1W
#340000
0!
0$
0%
00
b100000 5"
0W
#345000
1!
1$
1%
10
1W
#350000
0!
0$
0%
00
b100001 5"
0W
#355000
1!
1$
1%
10
1W
#360000
0!
0$
0%
00
b100010 5"
0W
#365000
1!
1$
1%
10
1W
#370000
0!
0$
0%
00
b100011 5"
0W
#375000
1!
1$
1%
10
1W
#380000
0!
0$
0%
00
b100100 5"
0W
#385000
1!
1$
1%
10
1W
#390000
0!
0$
0%
00
b100101 5"
0W
#395000
1!
1$
1%
10
1W
#400000
0!
0$
0%
00
b100110 5"
0W
#405000
1!
1$
1%
10
1W
#410000
0!
0$
0%
00
b100111 5"
0W
#415000
1!
1$
1%
10
1W
#420000
0!
0$
0%
00
b101000 5"
0W
#425000
1!
1$
1%
10
1W
#430000
0!
0$
0%
00
b101001 5"
0W
#435000
1!
1$
1%
10
1W
#440000
0!
0$
0%
00
b101010 5"
0W
#445000
1!
1$
1%
10
1W
#450000
0!
0$
0%
00
b101011 5"
0W
#455000
1!
1$
1%
10
1W
#460000
0!
0$
0%
00
b101100 5"
0W
#465000
1!
1$
1%
10
1W
#470000
0!
0$
0%
00
b101101 5"
0W
#475000
1!
1$
1%
10
1W
#480000
0!
0$
0%
00
b101110 5"
0W
#485000
1!
1$
1%
10
1W
#490000
0!
0$
0%
00
b101111 5"
0W
#495000
1!
1$
1%
10
1W
#500000
0!
0$
0%
00
b110000 5"
0W
#505000
1!
1$
1%
10
1W
#510000
0!
0$
0%
00
b110001 5"
0W
#515000
1!
1$
1%
10
1W
#520000
0!
0$
0%
00
b110010 5"
0W
#525000
1!
1$
1%
10
1W
#530000
0!
0$
0%
00
b110011 5"
0W
#535000
1!
1$
1%
10
1W
#540000
0!
0$
0%
00
b110100 5"
0W
#545000
1!
1$
1%
10
1W
#550000
0!
0$
0%
00
b110101 5"
0W
#555000
1!
1$
1%
10
1W
#560000
0!
0$
0%
00
b110110 5"
0W
#565000
1!
1$
1%
10
1W
#570000
0!
0$
0%
00
b110111 5"
0W
#575000
1!
1$
1%
10
1W
#580000
0!
0$
0%
00
b111000 5"
0W
#585000
1!
1$
1%
10
1W
#590000
0!
0$
0%
00
b111001 5"
0W
#595000
1!
1$
1%
10
1W
#600000
0!
0$
0%
00
b111010 5"
0W
#605000
1!
1$
1%
10
1W
#610000
0!
0$
0%
00
b111011 5"
0W
#615000
1!
1$
1%
10
1W
#620000
0!
0$
0%
00
b111100 5"
0W
#625000
1!
1$
1%
10
1W
#630000
0!
0$
0%
00
b111101 5"
0W
#635000
1!
1$
1%
10
1W
#640000
0!
0$
0%
00
b111110 5"
0W
#645000
1!
1$
1%
10
1W
#650000
0!
0$
0%
00
b111111 5"
0W
#655000
1!
1$
1%
10
1W
#660000
0!
0$
0%
00
b1000000 5"
0W
#665000
1!
1$
1%
10
1W
#670000
0!
0$
0%
00
b1000001 5"
0W
#675000
1!
1$
1%
10
1W
#680000
0!
0$
0%
00
b1000010 5"
0W
#685000
1!
1$
1%
10
1W
#690000
0!
0$
0%
00
b1000011 5"
0W
#695000
1!
1$
1%
10
1W
#700000
0!
0$
0%
00
b1000100 5"
0W
#705000
1!
1$
1%
10
1W
#710000
0!
0$
0%
00
b1000101 5"
0W
#715000
1!
1$
1%
10
1W
#720000
0!
0$
0%
00
b1000110 5"
0W
#725000
1!
1$
1%
10
1W
#730000
0!
0$
0%
00
b1000111 5"
0W
#735000
1!
1$
1%
10
1W
#740000
0!
0$
0%
00
b1001000 5"
0W
#745000
1!
1$
1%
10
1W
#750000
0!
0$
0%
00
b1001001 5"
0W
#755000
1!
1$
1%
10
1W
#760000
0!
0$
0%
00
b1001010 5"
0W
#765000
1!
1$
1%
10
1W
#770000
0!
0$
0%
00
b1001011 5"
0W
#775000
1!
1$
1%
10
1W
#780000
0!
0$
0%
00
b1001100 5"
0W
#785000
1!
1$
1%
10
1W
#790000
0!
0$
0%
00
b1001101 5"
0W
#795000
1!
1$
1%
10
1W
#800000
0!
0$
0%
00
b1001110 5"
0W
#805000
1!
1$
1%
10
1W
#810000
0!
0$
0%
00
b1001111 5"
0W
#815000
1!
1$
1%
10
1W
#820000
0!
0$
0%
00
b1010000 5"
0W
#825000
1!
1$
1%
10
1W
#830000
0!
0$
0%
00
b1010001 5"
0W
#835000
1!
1$
1%
10
1W
#840000
0!
0$
0%
00
b1010010 5"
0W
#845000
1!
1$
1%
10
1W
#850000
0!
0$
0%
00
b1010011 5"
0W
#855000
1!
1$
1%
10
1W
#860000
0!
0$
0%
00
b1010100 5"
0W
#865000
1!
1$
1%
10
1W
#870000
0!
0$
0%
00
b1010101 5"
0W
#875000
1!
1$
1%
10
1W
#880000
0!
0$
0%
00
b1010110 5"
0W
#885000
1!
1$
1%
10
1W
#890000
0!
0$
0%
00
b1010111 5"
0W
#895000
1!
1$
1%
10
1W
#900000
0!
0$
0%
00
b1011000 5"
0W
#905000
1!
1$
1%
10
1W
#910000
0!
0$
0%
00
b1011001 5"
0W
#915000
1!
1$
1%
10
1W
#920000
0!
0$
0%
00
b1011010 5"
0W
#925000
1!
1$
1%
10
1W
#930000
0!
0$
0%
00
b1011011 5"
0W
#935000
1!
1$
1%
10
1W
#940000
0!
0$
0%
00
b1011100 5"
0W
#945000
1!
1$
1%
10
1W
#950000
0!
0$
0%
00
b1011101 5"
0W
#955000
1!
1$
1%
10
1W
#960000
0!
0$
0%
00
b1011110 5"
0W
#965000
1!
1$
1%
10
1W
#970000
0!
0$
0%
00
b1011111 5"
0W
#975000
1!
1$
1%
10
1W
#980000
0!
0$
0%
00
b1100000 5"
0W
#985000
1!
1$
1%
10
1W
#990000
0!
0$
0%
00
b1100001 5"
0W
#995000
1!
1$
1%
10
1W
#1000000
0!
0$
0%
00
b1100010 5"
0W
