// Seed: 982831238
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  input wire id_1;
  tri1 id_4 = (1 - 1);
  module_0 modCall_1 (
      id_4,
      id_3,
      id_4,
      id_4
  );
endmodule
module module_1 (
    input  wand  id_0,
    input  uwire id_1,
    input  wor   id_2,
    input  tri0  id_3,
    input  wand  id_4,
    output wire  id_5,
    input  uwire module_2,
    output logic id_7
);
  always @(id_4) begin : LABEL_0
    #1 begin : LABEL_0
      id_7 <= "";
    end
  end
  assign module_3.id_7 = 0;
endmodule
module module_3 (
    output logic id_0,
    output supply0 id_1,
    output tri id_2,
    input tri0 id_3,
    output supply1 id_4,
    input wire id_5,
    output tri1 id_6,
    input tri1 id_7,
    output supply1 id_8,
    output wire id_9,
    output wand id_10,
    output tri id_11
);
  assign id_4 = 1'b0;
  assign id_9 = 1;
  module_2 modCall_1 (
      id_5,
      id_3,
      id_3,
      id_5,
      id_5,
      id_11,
      id_5,
      id_0
  );
  always @(negedge 1) begin : LABEL_0
    fork
      #1;
      begin : LABEL_0
        id_0 <= "";
      end
    join
  end
endmodule
