[{"DBLP title": "On-Line Failure Detection and Confinement in Caches.", "DBLP authors": ["Jaume Abella", "Pedro Chaparro", "Xavier Vera", "Javier Carretero", "Antonio Gonz\u00e1lez"], "year": 2008, "MAG papers": [{"PaperId": 2166987606, "PaperTitle": "on line failure detection and confinement in caches", "Year": 2008, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"intel": 5.0}}], "source": "ES"}, {"DBLP title": "An Enhanced Logic BIST Architecture for Online Testing.", "DBLP authors": ["Fan Yang", "Sreejit Chakravarty", "Narendra Devta-Prasanna", "Sudhakar M. Reddy", "Irith Pomeranz"], "year": 2008, "MAG papers": [{"PaperId": 2106491868, "PaperTitle": "an enhanced logic bist architecture for online testing", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"lsi corporation": 2.0, "university of iowa": 2.0}}], "source": "ES"}, {"DBLP title": "Design Techniques for Bit-Parallel Galois Field Multipliers with On-Line Single Error Correction and Double Error Detection.", "DBLP authors": ["Jimson Mathew", "Abusaleh M. Jabir", "Dhiraj K. Pradhan"], "year": 2008, "MAG papers": [{"PaperId": 2138457422, "PaperTitle": "design techniques for bit parallel galois field multipliers with on line single error correction and double error detection", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of bristol": 2.0, "oxford brookes university": 1.0}}], "source": "ES"}, {"DBLP title": "Verification and Analysis of Self-Checking Properties through ATPG.", "DBLP authors": ["Marc Hunger", "Sybille Hellebrand"], "year": 2008, "MAG papers": [{"PaperId": 2160168386, "PaperTitle": "verification and analysis of self checking properties through atpg", "Year": 2008, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"university of paderborn": 2.0}}], "source": "ES"}, {"DBLP title": "Physical Demonstration of Polymorphic Self-Checking Circuits.", "DBLP authors": ["Richard Ruzicka", "Luk\u00e1s Sekanina", "Roman Prokop"], "year": 2008, "MAG papers": [{"PaperId": 2135120841, "PaperTitle": "physical demonstration of polymorphic self checking circuits", "Year": 2008, "CitationCount": 36, "EstimatedCitation": 54, "Affiliations": {"brno university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "New Linear SEC-DED Codes with Reduced Triple Bit Error Miscorrection Probability.", "DBLP authors": ["Michael Richter", "Klaus Oberl\u00e4nder", "Michael G\u00f6ssel"], "year": 2008, "MAG papers": [{"PaperId": 2154138727, "PaperTitle": "new linear sec ded codes with reduced triple bit error miscorrection probability", "Year": 2008, "CitationCount": 36, "EstimatedCitation": 59, "Affiliations": {"university of potsdam": 1.0}}], "source": "ES"}, {"DBLP title": "False Error Study of On-line Soft Error Detection Mechanisms.", "DBLP authors": ["M. Kiran Kumar Reddy", "Bharadwaj S. Amrutur", "Rubin A. Parekhji"], "year": 2008, "MAG papers": [{"PaperId": 2145152656, "PaperTitle": "false error study of on line soft error detection mechanisms", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"texas instruments": 1.0, "indian institute of science": 2.0}}], "source": "ES"}, {"DBLP title": "Integrating Scan Design and Soft Error Correction in Low-Power Applications.", "DBLP authors": ["Michael E. Imhof", "Hans-Joachim Wunderlich", "Christian G. Zoellin"], "year": 2008, "MAG papers": [{"PaperId": 2136853866, "PaperTitle": "integrating scan design and soft error correction in low power applications", "Year": 2008, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"university of stuttgart": 3.0}}], "source": "ES"}, {"DBLP title": "A Built-In Self-Test Scheme for Soft Error Rate Characterization.", "DBLP authors": ["Alodeep Sanyal", "Syed M. Alam", "Sandip Kundu"], "year": 2008, "MAG papers": [{"PaperId": 2124165827, "PaperTitle": "a built in self test scheme for soft error rate characterization", "Year": 2008, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"university of massachusetts amherst": 2.0}}], "source": "ES"}, {"DBLP title": "Budget-Dependent Control-Flow Error Detection.", "DBLP authors": ["Ramtilak Vemu", "Jacob A. Abraham"], "year": 2008, "MAG papers": [{"PaperId": 2148738103, "PaperTitle": "budget dependent control flow error detection", "Year": 2008, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"university of texas at austin": 2.0}}], "source": "ES"}, {"DBLP title": "Software Self-Testing of a Symmetric Cipher with Error Detection Capability.", "DBLP authors": ["Paolo Maistri", "Cyril Excoffon", "R\u00e9gis Leveugle"], "year": 2008, "MAG papers": [{"PaperId": 2140328146, "PaperTitle": "software self testing of a symmetric cipher with error detection capability", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"centre national de la recherche scientifique": 3.0}}], "source": "ES"}, {"DBLP title": "A Fault-Tolerant Attitude Determination System Based on COTS Devices.", "DBLP authors": ["Ricardo de Oliveira Duarte", "Luiz de Siqueira Martins-Filho", "Guilherme F. T. Knop", "Ricardo S. Prado"], "year": 2008, "MAG papers": [{"PaperId": 2139449522, "PaperTitle": "a fault tolerant attitude determination system based on cots devices", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A New Approach for Transient Fault Injection Using Symbolic Simulation.", "DBLP authors": ["Ashish Darbari", "Bashir M. Al-Hashimi", "Peter Harrod", "Daryl Bradley"], "year": 2008, "MAG papers": [{"PaperId": 2132122116, "PaperTitle": "a new approach for transient fault injection using symbolic simulation", "Year": 2008, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"university of southampton": 2.0}}], "source": "ES"}, {"DBLP title": "SystemC-Based Minimum Intrusive Fault Injection Technique with Improved Fault Representation.", "DBLP authors": ["Rishad A. Shafik", "Paul M. Rosinger", "Bashir M. Al-Hashimi"], "year": 2008, "MAG papers": [{"PaperId": 2154890170, "PaperTitle": "systemc based minimum intrusive fault injection technique with improved fault representation", "Year": 2008, "CitationCount": 39, "EstimatedCitation": 56, "Affiliations": {"university of southampton": 3.0}}], "source": "ES"}, {"DBLP title": "Using Low Pass Filters in Mitigation Techniques against Single-Event Transients in 45nm Technology LSIs.", "DBLP authors": ["Taiki Uemura", "Ryo Tanabe", "Yoshiharu Tosaka", "Shigeo Satoh"], "year": 2008, "MAG papers": [{"PaperId": 2154663356, "PaperTitle": "using low pass filters in mitigation techniques against single event transients in 45nm technology lsis", "Year": 2008, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"fujitsu": 4.0}}], "source": "ES"}, {"DBLP title": "On the Minimization of Potential Transient Errors and SER in Logic Circuits Using SPFD.", "DBLP authors": ["Sobeeh Almukhaizim", "Yiorgos Makris", "Yu-Shen Yang", "Andreas G. Veneris"], "year": 2008, "MAG papers": [{"PaperId": 2118743217, "PaperTitle": "on the minimization of potential transient errors and ser in logic circuits using spfd", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of toronto": 2.0, "kuwait university": 1.0, "yale university": 1.0}}], "source": "ES"}, {"DBLP title": "Propagation of Transients Along Sensitizable Paths.", "DBLP authors": ["Sreenivas Gangadhar", "Michael N. Skoufis", "Spyros Tragoudas"], "year": 2008, "MAG papers": [{"PaperId": 2123507066, "PaperTitle": "propagation of transients along sensitizable paths", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"southern illinois university carbondale": 3.0}}], "source": "ES"}, {"DBLP title": "On the Evaluation of Radiation-Induced Transient Faults in Flash-Based FPGAs.", "DBLP authors": ["Niccol\u00f2 Battezzati", "Simone Gerardin", "Andrea Manuzzato", "Alessandro Paccagnella", "Sana Rezgui", "Luca Sterpone", "Massimo Violante"], "year": 2008, "MAG papers": [{"PaperId": 2145753684, "PaperTitle": "on the evaluation of radiation induced transient faults in flash based fpgas", "Year": 2008, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"polytechnic university of turin": 2.0, "university of padua": 2.0}}], "source": "ES"}, {"DBLP title": "A Hybrid Approach to the Test of Cache Memory Controllers Embedded in SoCs.", "DBLP authors": ["Wilson J. Perez", "Jaime Velasco-Medina", "Danilo Ravotto", "Edgar E. S\u00e1nchez", "Matteo Sonza Reorda"], "year": 2008, "MAG papers": [{"PaperId": 2135784215, "PaperTitle": "a hybrid approach to the test of cache memory controllers embedded in socs", "Year": 2008, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"polytechnic university of turin": 3.0}}], "source": "ES"}, {"DBLP title": "A BISR Architecture for Embedded Memories.", "DBLP authors": ["Kiamal Z. Pekmestzi", "Nicholas Axelos", "Isidoros Sideris", "Nikos K. Moshopoulos"], "year": 2008, "MAG papers": [{"PaperId": 2128015176, "PaperTitle": "a bisr architecture for embedded memories", "Year": 2008, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"national and kapodistrian university of athens": 4.0}}], "source": "ES"}, {"DBLP title": "Embedding Current Monitoring in H-Tree RAM Architecture for Multiple SEU Tolerance and Reliability Improvement.", "DBLP authors": ["Costas Argyrides", "Fabian Vargas", "Marlon Moraes", "Dhiraj K. Pradhan"], "year": 2008, "MAG papers": [{"PaperId": 2144688177, "PaperTitle": "embedding current monitoring in h tree ram architecture for multiple seu tolerance and reliability improvement", "Year": 2008, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of bristol": 2.0, "university of rio grande": 2.0}}], "source": "ES"}, {"DBLP title": "Communication Aware Recovery Configurations for Networks-on-Chip.", "DBLP authors": ["Claudia Rusu", "Cristian Grecu", "Lorena Anghel"], "year": 2008, "MAG papers": [{"PaperId": 2149303207, "PaperTitle": "communication aware recovery configurations for networks on chip", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"centre national de la recherche scientifique": 2.0, "university of british columbia": 1.0}}], "source": "ES"}, {"DBLP title": "Reliability in Application Specific Mesh-Based NoC Architectures.", "DBLP authors": ["Fatemeh Refan", "Homa Alemzadeh", "Saeed Safari", "Paolo Prinetto", "Zainalabedin Navabi"], "year": 2008, "MAG papers": [{"PaperId": 2153654807, "PaperTitle": "reliability in application specific mesh based noc architectures", "Year": 2008, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": {"university of tehran": 4.0}}], "source": "ES"}, {"DBLP title": "On-Line Testing of Lab-on-Chip Using Digital Microfluidic Compactors.", "DBLP authors": ["Yang Zhao", "Krishnendu Chakrabarty"], "year": 2008, "MAG papers": [{"PaperId": 2102547888, "PaperTitle": "on line testing of lab on chip using digital microfluidic compactors", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"duke university": 2.0}}], "source": "ES"}, {"DBLP title": "Self-Configuration and Reachability Metrics in Massively Defective Multiport Chips.", "DBLP authors": ["Piotr Zajac", "Jacques Henri Collet", "Andrzej Napieralski"], "year": 2008, "MAG papers": [{"PaperId": 2119431537, "PaperTitle": "self configuration and reachability metrics in massively defective multiport chips", "Year": 2008, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"centre national de la recherche scientifique": 1.0, "university of \u0142od\u017a": 1.0}}], "source": "ES"}, {"DBLP title": "Exploiting Parametric Power Supply and/or Temperature Variations to Improve Fault Tolerance in Digital Circuits.", "DBLP authors": ["Jorge Semi\u00e3o", "Judit Freijedo", "Juan J. Rodr\u00edguez-Andina", "Fabian Vargas", "Marcelino B. Santos", "Isabel C. Teixeira", "Jo\u00e3o Paulo Teixeira"], "year": 2008, "MAG papers": [{"PaperId": 2142228488, "PaperTitle": "exploiting parametric power supply and or temperature variations to improve fault tolerance in digital circuits", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"inesc id": 3.0, "pontificia universidade catolica do rio grande do sul": 2.0, "university of the algarve": 1.0}}], "source": "ES"}, {"DBLP title": "On the Detection of SSN-Induced Logic Errors through On-Chip Monitoring.", "DBLP authors": ["Florence Aza\u00efs", "Laurent Larguier", "Yves Bertrand", "Michel Renovell"], "year": 2008, "MAG papers": [{"PaperId": 1991490470, "PaperTitle": "on the detection of ssn induced logic errors through on chip monitoring", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"centre national de la recherche scientifique": 4.0}}], "source": "ES"}, {"DBLP title": "Guided Probabilistic Checksums for Error Control in Low Power Digital-Filters.", "DBLP authors": ["Muhammad Mudassar Nisar", "Abhijit Chatterjee"], "year": 2008, "MAG papers": [{"PaperId": 2097711617, "PaperTitle": "guided probabilistic checksums for error control in low power digital filters", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"georgia institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Soft-Error Vulnerability of Sub-100-nm Flip-Flops.", "DBLP authors": ["Tino Heijmen"], "year": 2008, "MAG papers": [{"PaperId": 2119795588, "PaperTitle": "soft error vulnerability of sub 100 nm flip flops", "Year": 2008, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"nxp semiconductors": 1.0}}], "source": "ES"}, {"DBLP title": "Variation of SRAM Alpha-Induced Soft Error Rate with Technology Node.", "DBLP authors": ["Damien Leroy", "R\u00e9mi Gaillard", "Erwin Sch\u00e4fer", "Cyrille Beltrando", "Shi-Jie Wen", "Richard Wong"], "year": 2008, "MAG papers": [{"PaperId": 2163874125, "PaperTitle": "variation of sram alpha induced soft error rate with technology node", "Year": 2008, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"cisco systems inc": 2.0}}], "source": "ES"}, {"DBLP title": "Deterministic Built-in TPG with Segmented FSMs.", "DBLP authors": ["Samara Sudireddy", "Jayawant Kakade", "Dimitri Kagaris"], "year": 2008, "MAG papers": [{"PaperId": 2138328140, "PaperTitle": "deterministic built in tpg with segmented fsms", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"southern illinois university carbondale": 3.0}}], "source": "ES"}, {"DBLP title": "A Low-Cost Accumulator-Based Test Pattern Generation Architecture.", "DBLP authors": ["Dimitris Magos", "Ioannis Voyiatzis", "Steffen Tarnick"], "year": 2008, "MAG papers": [{"PaperId": 2103993319, "PaperTitle": "a low cost accumulator based test pattern generation architecture", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Directed Random SBST Generation for On-Line Testing of Pipelined Processors.", "DBLP authors": ["Andreas Merentitis", "George Theodorou", "Mihalis Giorgaras", "Nektarios Kranitis"], "year": 2008, "MAG papers": [{"PaperId": 2168140292, "PaperTitle": "directed random sbst generation for on line testing of pipelined processors", "Year": 2008, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"national and kapodistrian university of athens": 4.0}}], "source": "ES"}, {"DBLP title": "SDRAM Architecture & Single Event Effects Revealed with Laser.", "DBLP authors": ["Antonin Bougerol", "Florent Miller", "Nadine Buard"], "year": 2008, "MAG papers": [{"PaperId": 2138349682, "PaperTitle": "sdram architecture single event effects revealed with laser", "Year": 2008, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Detailed Analyses of Single Laser Shot Effects in the Configuration of a Virtex-II FPGA.", "DBLP authors": ["Gaetan Canivet", "Jessy Cl\u00e9di\u00e8re", "Jean Baptiste Ferron", "Fr\u00e9d\u00e9ric Valette", "Marc Renaudin", "R\u00e9gis Leveugle"], "year": 2008, "MAG papers": [{"PaperId": 2169348939, "PaperTitle": "detailed analyses of single laser shot effects in the configuration of a virtex ii fpga", "Year": 2008, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Dynamic Testing of an SRAM-Based FPGA by Time-Resolved Laser Fault Injection.", "DBLP authors": ["Vincent Pouget", "Alexandre Douin", "Gilles Foucard", "Paul Peronnard", "Dean Lewis", "Pascal Fouillat", "Raoul Velazco"], "year": 2008, "MAG papers": [{"PaperId": 2157565504, "PaperTitle": "dynamic testing of an sram based fpga by time resolved laser fault injection", "Year": 2008, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {}}], "source": "ES"}]