#! /foss/tools/iverilog/77d7f0b/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/foss/tools/iverilog/77d7f0b/lib/ivl/system.vpi";
:vpi_module "/foss/tools/iverilog/77d7f0b/lib/ivl/vhdl_sys.vpi";
:vpi_module "/foss/tools/iverilog/77d7f0b/lib/ivl/vhdl_textio.vpi";
:vpi_module "/foss/tools/iverilog/77d7f0b/lib/ivl/v2005_math.vpi";
:vpi_module "/foss/tools/iverilog/77d7f0b/lib/ivl/va_math.vpi";
S_0x55b970cbb580 .scope module, "fir_adapt_tb" "fir_adapt_tb" 2 4;
 .timescale -9 -12;
v0x55b970ce1570_0 .var "clk", 0 0;
v0x55b970ce1630_0 .net "m_axis_fir_tdata", 10 0, L_0x55b970cf1bd0;  1 drivers
v0x55b970ce1700_0 .var "reset", 0 0;
v0x55b970ce1800_0 .var/s "s_axis_fir_tdata", 7 0;
v0x55b970ce18d0_0 .var "s_axis_fir_tvalid", 0 0;
v0x55b970ce1970_0 .var "s_set_coeffs", 0 0;
S_0x55b970cbb710 .scope module, "FIR_i" "FIR" 2 51, 3 3 0, S_0x55b970cbb580;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "x_n";
    .port_info 3 /INPUT 1 "s_axis_fir_tvalid";
    .port_info 4 /INPUT 1 "s_set_coeffs";
    .port_info 5 /OUTPUT 11 "y_n";
P_0x55b970ca3020 .param/l "ACTIVE" 1 3 33, C4<01>;
P_0x55b970ca3060 .param/l "BUFF_SIZE" 1 3 18, +C4<00000000000000000000000000000000000000000000000000000000000000111>;
P_0x55b970ca30a0 .param/l "CONFIG" 1 3 34, C4<10>;
P_0x55b970ca30e0 .param/l "IDLE" 1 3 32, C4<00>;
P_0x55b970ca3120 .param/l "NBR_OF_TAPS" 0 3 5, +C4<00000000000000000000000000000100>;
P_0x55b970ca3160 .param/l "SETUP" 1 3 35, C4<11>;
P_0x55b970ca31a0 .param/l "TAP_SIZE" 0 3 4, +C4<00000000000000000000000000000011>;
P_0x55b970ca31e0 .param/l "X_N_SIZE" 0 3 6, +C4<00000000000000000000000000001000>;
P_0x55b970ca3220 .param/l "Y_N_SIZE" 0 3 7, +C4<00000000000000000000000000001011>;
L_0x7fcb19a40018 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55b970c979c0_0 .net/2u *"_ivl_0", 1 0, L_0x7fcb19a40018;  1 drivers
v0x55b970c9c7a0_0 .net *"_ivl_2", 0 0, L_0x55b970ce1a70;  1 drivers
L_0x7fcb19a40060 .functor BUFT 1, C4<00000000000>, C4<0>, C4<0>, C4<0>;
v0x55b970ce0230_0 .net/2u *"_ivl_4", 10 0, L_0x7fcb19a40060;  1 drivers
v0x55b970ce0320_0 .var/s "buff", 7 0;
v0x55b970ce0400 .array/s "buffs", 6 0, 7 0;
v0x55b970ce0510_0 .net "clk", 0 0, v0x55b970ce1570_0;  1 drivers
v0x55b970ce05d0_0 .var "cnt_setup", 1 0;
v0x55b970ce06b0_0 .var "event_init_taps", 0 0;
v0x55b970ce0770_0 .var "event_shift_taps", 0 0;
v0x55b970ce0830_0 .var "event_start_fir", 0 0;
v0x55b970ce08f0_0 .var/i "i", 31 0;
v0x55b970ce09d0_0 .var/i "j", 31 0;
v0x55b970ce0ab0_0 .var/i "k", 31 0;
v0x55b970ce0b90_0 .var "next_state", 1 0;
v0x55b970ce0c70_0 .net "reset", 0 0, v0x55b970ce1700_0;  1 drivers
v0x55b970ce0d30_0 .net "s_axis_fir_tvalid", 0 0, v0x55b970ce18d0_0;  1 drivers
v0x55b970ce0df0_0 .net "s_set_coeffs", 0 0, v0x55b970ce1970_0;  1 drivers
v0x55b970ce0eb0_0 .var "state", 1 0;
v0x55b970ce0f90_0 .var/s "sum", 10 0;
v0x55b970ce1070_0 .var/s "tap", 2 0;
v0x55b970ce1150 .array/s "taps", 3 0, 2 0;
v0x55b970ce1210_0 .var/i "w", 31 0;
v0x55b970ce12f0_0 .net/s "x_n", 7 0, v0x55b970ce1800_0;  1 drivers
v0x55b970ce13d0_0 .net/s "y_n", 10 0, L_0x55b970cf1bd0;  alias, 1 drivers
E_0x55b970c90e70 .event posedge, v0x55b970ce0510_0;
E_0x55b970ca0fa0 .event negedge, v0x55b970ce0510_0;
E_0x55b970ca2640 .event anyedge, v0x55b970ce0eb0_0;
E_0x55b970c92f40 .event anyedge, v0x55b970ce0d30_0, v0x55b970ce0df0_0, v0x55b970ce0eb0_0;
L_0x55b970ce1a70 .cmp/eq 2, v0x55b970ce0eb0_0, L_0x7fcb19a40018;
L_0x55b970cf1bd0 .functor MUXZ 11, L_0x7fcb19a40060, v0x55b970ce0f90_0, L_0x55b970ce1a70, C4<>;
    .scope S_0x55b970cbb710;
T_0 ;
    %wait E_0x55b970c90e70;
    %load/vec4 v0x55b970ce0c70_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x55b970ce0eb0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55b970ce0b90_0;
    %assign/vec4 v0x55b970ce0eb0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55b970cbb710;
T_1 ;
    %wait E_0x55b970c92f40;
    %load/vec4 v0x55b970ce0eb0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55b970ce0b90_0, 0;
    %jmp T_1.5;
T_1.0 ;
    %load/vec4 v0x55b970ce05d0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_1.6, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55b970ce0b90_0, 0;
T_1.6 ;
    %jmp T_1.5;
T_1.1 ;
    %load/vec4 v0x55b970ce0d30_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.8, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55b970ce0b90_0, 0;
T_1.8 ;
    %load/vec4 v0x55b970ce0df0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.10, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55b970ce0b90_0, 0;
T_1.10 ;
    %jmp T_1.5;
T_1.2 ;
    %load/vec4 v0x55b970ce0df0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.12, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55b970ce0b90_0, 0;
T_1.12 ;
    %load/vec4 v0x55b970ce0d30_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_1.16, 4;
    %load/vec4 v0x55b970ce0df0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.14, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55b970ce0b90_0, 0;
T_1.14 ;
    %jmp T_1.5;
T_1.3 ;
    %load/vec4 v0x55b970ce0df0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.17, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55b970ce0b90_0, 0;
T_1.17 ;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55b970cbb710;
T_2 ;
    %wait E_0x55b970ca2640;
    %load/vec4 v0x55b970ce0eb0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b970ce06b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b970ce0770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b970ce0830_0, 0;
    %jmp T_2.5;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b970ce06b0_0, 0;
    %jmp T_2.5;
T_2.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b970ce06b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b970ce0770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b970ce0830_0, 0;
    %jmp T_2.5;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b970ce0830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b970ce0770_0, 0;
    %jmp T_2.5;
T_2.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b970ce0770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b970ce0830_0, 0;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55b970cbb710;
T_3 ;
    %wait E_0x55b970ca0fa0;
    %load/vec4 v0x55b970ce0c70_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55b970ce05d0_0, 0;
T_3.0 ;
    %load/vec4 v0x55b970ce06b0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0x55b970ce05d0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x55b970ce05d0_0, 0;
    %pushi/vec4 7, 0, 3;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b970ce1150, 0, 4;
    %pushi/vec4 0, 0, 3;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b970ce1150, 0, 4;
    %pushi/vec4 7, 0, 3;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b970ce1150, 0, 4;
T_3.2 ;
    %load/vec4 v0x55b970ce0770_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.4, 4;
    %load/vec4 v0x55b970ce12f0_0;
    %parti/s 3, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b970ce1150, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55b970ce1150, 4;
    %assign/vec4 v0x55b970ce1070_0, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55b970ce08f0_0, 0, 32;
T_3.6 ; Top of for-loop 
    %load/vec4 v0x55b970ce08f0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_3.7, 5;
    %load/vec4 v0x55b970ce08f0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x55b970ce1150, 4;
    %ix/getv/s 3, v0x55b970ce08f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b970ce1150, 0, 4;
T_3.8 ; for-loop step statement
    %load/vec4 v0x55b970ce08f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55b970ce08f0_0, 0, 32;
    %jmp T_3.6;
T_3.7 ; for-loop exit label
T_3.4 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55b970cbb710;
T_4 ;
    %wait E_0x55b970ca0fa0;
    %load/vec4 v0x55b970ce0830_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x55b970ce12f0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b970ce0400, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55b970ce09d0_0, 0, 32;
T_4.2 ; Top of for-loop 
    %load/vec4 v0x55b970ce09d0_0;
    %pad/s 65;
    %cmpi/s 6, 0, 65;
    %jmp/0xz T_4.3, 5;
    %ix/getv/s 4, v0x55b970ce09d0_0;
    %load/vec4a v0x55b970ce0400, 4;
    %load/vec4 v0x55b970ce09d0_0;
    %addi 1, 0, 32;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b970ce0400, 0, 4;
T_4.4 ; for-loop step statement
    %load/vec4 v0x55b970ce09d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55b970ce09d0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ; for-loop exit label
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55b970ce1210_0, 0, 32;
T_4.5 ; Top of for-loop 
    %load/vec4 v0x55b970ce1210_0;
    %pad/s 65;
    %cmpi/s 6, 0, 65;
    %jmp/0xz T_4.6, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x55b970ce1210_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b970ce0400, 0, 4;
T_4.7 ; for-loop step statement
    %load/vec4 v0x55b970ce1210_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55b970ce1210_0, 0, 32;
    %jmp T_4.5;
T_4.6 ; for-loop exit label
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55b970cbb710;
T_5 ;
    %wait E_0x55b970c90e70;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x55b970ce0f90_0, 0, 11;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55b970ce1150, 4;
    %pad/s 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55b970ce0400, 4;
    %mul;
    %assign/vec4 v0x55b970ce0320_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55b970ce0ab0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x55b970ce0ab0_0;
    %pad/s 65;
    %cmpi/s 7, 0, 65;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0x55b970ce0ab0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz  T_5.3, 5;
    %load/vec4 v0x55b970ce0f90_0;
    %ix/getv/s 4, v0x55b970ce0ab0_0;
    %load/vec4a v0x55b970ce1150, 4;
    %pad/s 11;
    %ix/getv/s 4, v0x55b970ce0ab0_0;
    %load/vec4a v0x55b970ce0400, 4;
    %pad/s 11;
    %mul;
    %add;
    %store/vec4 v0x55b970ce0f90_0, 0, 11;
    %jmp T_5.4;
T_5.3 ;
    %load/vec4 v0x55b970ce0f90_0;
    %pushi/vec4 6, 0, 65;
    %load/vec4 v0x55b970ce0ab0_0;
    %pad/s 65;
    %sub;
    %ix/vec4/s 4;
    %load/vec4a v0x55b970ce1150, 4;
    %pad/s 11;
    %ix/getv/s 4, v0x55b970ce0ab0_0;
    %load/vec4a v0x55b970ce0400, 4;
    %pad/s 11;
    %mul;
    %add;
    %store/vec4 v0x55b970ce0f90_0, 0, 11;
T_5.4 ;
T_5.2 ; for-loop step statement
    %load/vec4 v0x55b970ce0ab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55b970ce0ab0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %jmp T_5;
    .thread T_5;
    .scope S_0x55b970cbb580;
T_6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b970ce1570_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b970ce1570_0, 0, 1;
    %delay 5000, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55b970cbb580;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b970ce1700_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b970ce1700_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b970ce1700_0, 0, 1;
    %delay 100000000, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55b970cbb580;
T_8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b970ce18d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b970ce1970_0, 0, 1;
    %delay 2000000000, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55b970cbb580;
T_9 ;
    %vpi_call 2 66 "$dumpfile", "fir_symmetric_tb.vcd" {0 0 0};
    %vpi_call 2 67 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55b970ce1800_0, 0;
    %delay 300000, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x55b970ce1800_0, 0;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55b970ce1800_0, 0;
    %delay 998000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b970ce1970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b970ce18d0_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x55b970ce1800_0, 0;
    %delay 10000, 0;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x55b970ce1800_0, 0;
    %delay 10000, 0;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v0x55b970ce1800_0, 0;
    %delay 8000, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55b970ce1800_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b970ce18d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b970ce1970_0, 0, 1;
    %delay 2000, 0;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55b970ce1800_0, 0;
    %delay 300000, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x55b970ce1800_0, 0;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55b970ce1800_0, 0;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b970ce1700_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b970ce1700_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55b970ce1800_0, 0;
    %delay 300000, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x55b970ce1800_0, 0;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55b970ce1800_0, 0;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x55b970ce1800_0, 0;
    %delay 18000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b970ce18d0_0, 0, 1;
    %delay 2000, 0;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b970ce18d0_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 2 142 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "fir_symmetric_tb.v";
    "./fir_adapt_koef.v";
