-- alt_ax_rx_dpram.vhd

-- Generated using ACDS version 15.1 185

library IEEE;
library alt_ax_rx_dpram_ram_2port_151;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
use alt_ax_rx_dpram_ram_2port_151.alt_ax_rx_dpram_pkg.all;

entity alt_ax_rx_dpram is
	port (
		data      : in  std_logic_vector(19 downto 0)  := (others => '0'); --  ram_input.datain
		wraddress : in  std_logic_vector(5 downto 0)   := (others => '0'); --           .wraddress
		rdaddress : in  std_logic_vector(2 downto 0)   := (others => '0'); --           .rdaddress
		wren      : in  std_logic                      := '0';             --           .wren
		wrclock   : in  std_logic                      := '0';             --           .wrclock
		rdclock   : in  std_logic                      := '0';             --           .rdclock
		q         : out std_logic_vector(159 downto 0)                     -- ram_output.dataout
	);
end entity alt_ax_rx_dpram;

architecture rtl of alt_ax_rx_dpram is
begin

	ram_2port_0 : component alt_ax_rx_dpram_ram_2port_151.alt_ax_rx_dpram_pkg.alt_ax_rx_dpram_ram_2port_151_ml2beca
		port map (
			data      => data,      --  ram_input.datain
			wraddress => wraddress, --           .wraddress
			rdaddress => rdaddress, --           .rdaddress
			wren      => wren,      --           .wren
			wrclock   => wrclock,   --           .wrclock
			rdclock   => rdclock,   --           .rdclock
			q         => q          -- ram_output.dataout
		);

end architecture rtl; -- of alt_ax_rx_dpram
