// Seed: 1294477569
module module_0 (
    input tri id_0
);
  tri1 id_2, id_3;
  assign module_1.id_6 = 0;
  assign id_2 = id_0;
  wire id_4, id_5;
endmodule
module module_1 (
    output supply0 id_0
    , id_14,
    input uwire id_1,
    output wand id_2,
    output tri id_3,
    output wand id_4,
    input tri1 id_5,
    output wire id_6,
    input uwire id_7,
    input uwire id_8,
    input wire id_9,
    input uwire id_10,
    output uwire id_11,
    input tri id_12
);
  reg id_15, id_16;
  id_17 :
  assert property (@(posedge id_5 or posedge id_7) id_16 & id_10) id_16 <= 1;
  module_0 modCall_1 (id_17);
endmodule
