* ******************************************************************************

* iCEcube Report

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 16:52:36

* File Generated:     Mar 29 2020 23:00:59

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Synthesis/Placement Summary:
----------------------------
    Status:  Successful
    Runtime: 1 seconds

Device Info:
------------
    Device Family: iCE40UP
    Device:        iCE40UP5K
    Package:       SG48

Design statistics:
------------------
    FFs:                  183
    LUTs:                 390
    RAMs:                 0
    IOBs:                 20
    GBs:                  2
    PLLs:                 1
    Warm Boots:           0
    SPIs:                 0
    I2Cs:                 0
    HFOSCs:               0
    LFOSCs:               0
    RGBA_DRVs:            0
    LEDDA_IPs:            0
    DSPs:                 0
    SPRAMs:               0
    FILTER_50NSs:         0

Logic Resource Utilization:
---------------------------
    Total Logic Cells: 394/5280
        Combinational Logic Cells: 211      out of   5280      3.99621%
        Sequential Logic Cells:    183      out of   5280      3.46591%
        Logic Tiles:               66       out of   660       10%
    Registers: 
        Logic Registers:           183      out of   5280      3.46591%
        IO Registers:              0        out of   480       0
    Block RAMs:                    0        out of   30        0%
    Warm Boots:                    0        out of   1         0%
    SPIs:                          0        out of   2         0%
    I2Cs:                          0        out of   2         0%
    HFOSCs:                        0        out of   1         0%
    LFOSCs:                        0        out of   1         0%
    RGBA_DRVs:                     0        out of   1         0%
    LEDDA_IPs:                     0        out of   1         0%
    DSPs:                          0        out of   8         0%
    SPRAMs:                        0        out of   4         0%
    FILTER_50NSs:                  0        out of   2         0%
    Pins:
        Input Pins:                4        out of   39        10.2564%
        Output Pins:               16       out of   39        41.0256%
        InOut Pins:                0        out of   39        0%
    Global Buffers:                2        out of   8         25%
    PLLs:                          1        out of   1         100%

IO Bank Utilization:
--------------------
    Bank 3: 0        out of   0         0%
    Bank 1: 0        out of   0         0%
    Bank 0: 5        out of   17        29.4118%
    Bank 2: 15       out of   22        68.1818%

Detailed I/O Info:
------------------
    Input Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function                   Signal Name    
    ----------  ---------  -----------  -------  -------  -----------                   -----------    
    4           Input      SB_LVCMOS    No       2        Simple Input                  P1A1           
    10          Input      SB_LVCMOS    No       2        Simple Input                  BTN_N          
    26          Input      SB_LVCMOS    No       0        Simple Input                  iRxF_n         
    27          Input      SB_LVCMOS    No       0        Simple Input                  iTxE_n         

    Output Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function                   Signal Name    
    ----------  ---------  -----------  -------  -------  -----------                   -----------    
    2           Output     SB_LVCMOS    No       2        Output Tristatable by Enable  P1A2           
    3           Output     SB_LVCMOS    No       2        Simple Output                 P1A7           
    6           Output     SB_LVCMOS    No       2        Output Tristatable by Enable  ioFifoData[0]  
    9           Output     SB_LVCMOS    No       2        Output Tristatable by Enable  ioFifoData[1]  
    11          Output     SB_LVCMOS    No       2        Simple Output                 oRx_n          
    18          Output     SB_LVCMOS    No       2        Output Tristatable by Enable  ioFifoData[2]  
    19          Output     SB_LVCMOS    No       2        Output Tristatable by Enable  ioFifoData[3]  
    20          Output     SB_LVCMOS    No       2        Output Tristatable by Enable  ioFifoData[4]  
    21          Output     SB_LVCMOS    No       2        Output Tristatable by Enable  ioFifoData[5]  
    23          Output     SB_LVCMOS    No       0        Output Tristatable by Enable  ioFifoData[6]  
    25          Output     SB_LVCMOS    No       0        Output Tristatable by Enable  ioFifoData[7]  
    37          Output     SB_LVCMOS    No       0        Simple Output                 oTx_n          
    45          Output     SB_LVCMOS    No       2        Simple Output                 P1A4           
    46          Output     SB_LVCMOS    No       2        Output Tristatable by Enable  P1A9           
    47          Output     SB_LVCMOS    No       2        Simple Output                 P1A3           
    48          Output     SB_LVCMOS    No       2        Output Tristatable by Enable  P1A8           

Detailed Global Buffer Info:
----------------------------
    Buffer Number  IO Bank  Driven By  Fanout  Signal Name     
    -------------  -------  ---------  ------  -----------     
    4              0                   26      wPllLocked_i_g  
    5              2                   44      wPllLocked_g    


Router Summary:
---------------
    Status:  Successful
    Runtime: 7 seconds

Routing Resource Utilization:
-----------------------------
              Local line of tile     2705 out of 110555      2.44675%
                          Span 4      436 out of  23008      1.89499%
                         Span 12       64 out of   4464      1.43369%
                  Global network        3 out of      8      37.5%
      Vertical Inter-LUT Connect       68 out of   4620      1.47186%

