git clone --depth 1 --no-tags https://github.com/PathakamuriNaresh/Practice_Git.git f:/verilog_sva_gh_scraper/data/full_repos/565155128
git clone --depth 1 --no-tags https://github.com/lemon-gith/citrus_pressing_unit.git f:/verilog_sva_gh_scraper/data/full_repos/572227993
git clone --depth 1 --no-tags https://github.com/agg23/fpga-tamagotchi.git f:/verilog_sva_gh_scraper/data/full_repos/591793864
git clone --depth 1 --no-tags https://github.com/dshekhalev/FEC.git f:/verilog_sva_gh_scraper/data/full_repos/585857654
git clone --depth 1 --no-tags https://github.com/microsoft/cheriot-ibex.git f:/verilog_sva_gh_scraper/data/full_repos/590136589
git clone --depth 1 --no-tags https://github.com/sifferman/labs-with-cva6.git f:/verilog_sva_gh_scraper/data/full_repos/580945969
git clone --depth 1 --no-tags https://github.com/pezy-computing/pzbcm.git f:/verilog_sva_gh_scraper/data/full_repos/579842080
git clone --depth 1 --no-tags https://github.com/KOTHAVANI/100-Days-of-RTL-code.git f:/verilog_sva_gh_scraper/data/full_repos/583444300
git clone --depth 1 --no-tags https://github.com/martinKindall/risc-v-single-cycle.git f:/verilog_sva_gh_scraper/data/full_repos/580967817
git clone --depth 1 --no-tags https://github.com/wenqi-wang20/RISCV-LAB.git f:/verilog_sva_gh_scraper/data/full_repos/594057171
git clone --depth 1 --no-tags https://github.com/pulp-platform/redmule.git f:/verilog_sva_gh_scraper/data/full_repos/583607920
git clone --depth 1 --no-tags https://github.com/chenshuo/veriloglabs.git f:/verilog_sva_gh_scraper/data/full_repos/581888855
git clone --depth 1 --no-tags https://github.com/karribharathi/100-Days-of-RTL.git f:/verilog_sva_gh_scraper/data/full_repos/584432158
git clone --depth 1 --no-tags https://github.com/pulp-platform/hyperbus.git f:/verilog_sva_gh_scraper/data/full_repos/592882035
git clone --depth 1 --no-tags https://github.com/pulp-platform/serial_link.git f:/verilog_sva_gh_scraper/data/full_repos/593655809
git clone --depth 1 --no-tags https://github.com/martinKindall/mips_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/573624462
git clone --depth 1 --no-tags https://github.com/I-Doctor/gnn-acceleration-framework-with-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/574014524
git clone --depth 1 --no-tags https://github.com/andreili/FlexRV32.git f:/verilog_sva_gh_scraper/data/full_repos/584144606
git clone --depth 1 --no-tags https://github.com/haydenbeames/RISCV-SuperScalar--BLAZE-CORE.git f:/verilog_sva_gh_scraper/data/full_repos/595818102
git clone --depth 1 --no-tags https://github.com/stellagarden/EE405-Advanced-Digital-Systems-Design.git f:/verilog_sva_gh_scraper/data/full_repos/590265951
git clone --depth 1 --no-tags https://github.com/Dr-TSNG/ComputerArchitectureAssignment.git f:/verilog_sva_gh_scraper/data/full_repos/578949017
git clone --depth 1 --no-tags https://github.com/MineQihang/MIPS_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/584037610
git clone --depth 1 --no-tags https://github.com/pgimenes/ample.git f:/verilog_sva_gh_scraper/data/full_repos/582286136
git clone --depth 1 --no-tags https://github.com/tom-urkin/SPI.git f:/verilog_sva_gh_scraper/data/full_repos/589208038
git clone --depth 1 --no-tags https://github.com/AllenHeartcore/ECE385_UIUC23sp.git f:/verilog_sva_gh_scraper/data/full_repos/596881280
git clone --depth 1 --no-tags https://github.com/cheyao/Achieve-Core.git f:/verilog_sva_gh_scraper/data/full_repos/584183123
git clone --depth 1 --no-tags https://github.com/okkookkowill/Verification-of-MCDF.git f:/verilog_sva_gh_scraper/data/full_repos/578143998
git clone --depth 1 --no-tags https://github.com/LeonardoSanga/TesteDeOperacoesEmAssembly.git f:/verilog_sva_gh_scraper/data/full_repos/592548389
git clone --depth 1 --no-tags https://github.com/pConst/vivado_design_space_explorer_template.git f:/verilog_sva_gh_scraper/data/full_repos/573398484
git clone --depth 1 --no-tags https://github.com/LeonardoSanga/Multiplexador4por1.git f:/verilog_sva_gh_scraper/data/full_repos/592310261
git clone --depth 1 --no-tags https://github.com/justinscottlee/Topaz-Geyser-RV32E.git f:/verilog_sva_gh_scraper/data/full_repos/593836149
git clone --depth 1 --no-tags https://github.com/LeonardoSanga/AtribuicoesBlocantesENaoBlocantes.git f:/verilog_sva_gh_scraper/data/full_repos/592329406
git clone --depth 1 --no-tags https://github.com/yi-chen-hu/DCS.git f:/verilog_sva_gh_scraper/data/full_repos/596171675
git clone --depth 1 --no-tags https://github.com/tom-urkin/UART.git f:/verilog_sva_gh_scraper/data/full_repos/580830608
git clone --depth 1 --no-tags https://github.com/LeonardoSanga/ImplementacaoULA.git f:/verilog_sva_gh_scraper/data/full_repos/592536599
git clone --depth 1 --no-tags https://github.com/LeonardoSanga/MemoriaDeDadosEBancoDeRegistradores.git f:/verilog_sva_gh_scraper/data/full_repos/592541318
git clone --depth 1 --no-tags https://github.com/ethan12377/EECS627_GraphPulse.git f:/verilog_sva_gh_scraper/data/full_repos/593811776
git clone --depth 1 --no-tags https://github.com/AhmadSalehEsfahani/FPEdge.git f:/verilog_sva_gh_scraper/data/full_repos/585090878
git clone --depth 1 --no-tags https://github.com/Sanjit1/VeoPixels.git f:/verilog_sva_gh_scraper/data/full_repos/583213382
git clone --depth 1 --no-tags https://github.com/Joas329/SystemVerlilog-VGA-Game.git f:/verilog_sva_gh_scraper/data/full_repos/586713129
git clone --depth 1 --no-tags https://github.com/irodotos/FPGA-SuperMarioMaze.git f:/verilog_sva_gh_scraper/data/full_repos/579757469
git clone --depth 1 --no-tags https://github.com/TUM-DSE/end2end-encr.git f:/verilog_sva_gh_scraper/data/full_repos/592314131
git clone --depth 1 --no-tags https://github.com/AlphaLyrae0/UVM_DPI_Example.git f:/verilog_sva_gh_scraper/data/full_repos/586814750
git clone --depth 1 --no-tags https://github.com/cedard234/AcceLeNetor.git f:/verilog_sva_gh_scraper/data/full_repos/590328096
git clone --depth 1 --no-tags https://github.com/newaetech/fpga-common.git f:/verilog_sva_gh_scraper/data/full_repos/589731843
git clone --depth 1 --no-tags https://github.com/tom-urkin/FIFO_Memory.git f:/verilog_sva_gh_scraper/data/full_repos/582949100
git clone --depth 1 --no-tags https://github.com/cristian-slav/uvm_thread_decoupler.git f:/verilog_sva_gh_scraper/data/full_repos/595484366
git clone --depth 1 --no-tags https://github.com/MarcEftimie/FPGA-textbook-solutions.git f:/verilog_sva_gh_scraper/data/full_repos/592085294
git clone --depth 1 --no-tags https://github.com/mstopyra/FPGA_SIGDEL_DAC.git f:/verilog_sva_gh_scraper/data/full_repos/573937044
git clone --depth 1 --no-tags https://github.com/KaustubhDighe/Vyapaar.git f:/verilog_sva_gh_scraper/data/full_repos/573562031
git clone --depth 1 --no-tags https://github.com/tms4517/Advance-FPGA-Design.git f:/verilog_sva_gh_scraper/data/full_repos/582144846
git clone --depth 1 --no-tags https://github.com/M-Mashreghi/Digital-logic-design-Laboratory.git f:/verilog_sva_gh_scraper/data/full_repos/574855740
git clone --depth 1 --no-tags https://github.com/nasahlpa/scfi.git f:/verilog_sva_gh_scraper/data/full_repos/598096550
git clone --depth 1 --no-tags https://github.com/yuyuranium/vsd-test-github-flow.git f:/verilog_sva_gh_scraper/data/full_repos/574426237
git clone --depth 1 --no-tags https://github.com/javacafe01/bitcoin-hash.git f:/verilog_sva_gh_scraper/data/full_repos/591112540
git clone --depth 1 --no-tags https://github.com/CompuSAR/simple_ddr_ctrl.git f:/verilog_sva_gh_scraper/data/full_repos/586332604
git clone --depth 1 --no-tags https://github.com/KartikeyanSubramanyam/CSE141L-Project.git f:/verilog_sva_gh_scraper/data/full_repos/593042077
git clone --depth 1 --no-tags https://github.com/sts08015/risc-v-lab.git f:/verilog_sva_gh_scraper/data/full_repos/587634696
git clone --depth 1 --no-tags https://github.com/nella17/NYCU-DCLab-2022-Final.git f:/verilog_sva_gh_scraper/data/full_repos/576108955
git clone --depth 1 --no-tags https://github.com/charkster/tang_nano-trigger_uart.git f:/verilog_sva_gh_scraper/data/full_repos/577578873
git clone --depth 1 --no-tags https://github.com/hossein1387/cva6.git f:/verilog_sva_gh_scraper/data/full_repos/573998681
git clone --depth 1 --no-tags https://github.com/Lalitgangwar9837/System_verilog_testbench.git f:/verilog_sva_gh_scraper/data/full_repos/582331469
git clone --depth 1 --no-tags https://github.com/michael-lehn/ulm-on-ice.git f:/verilog_sva_gh_scraper/data/full_repos/588106472
git clone --depth 1 --no-tags https://github.com/OscarCMZ/X-RISC.git f:/verilog_sva_gh_scraper/data/full_repos/575099365
git clone --depth 1 --no-tags https://github.com/sinandredemption/fir_basys3.git f:/verilog_sva_gh_scraper/data/full_repos/595320191
git clone --depth 1 --no-tags https://github.com/mjhborja/hello_world_uvm.git f:/verilog_sva_gh_scraper/data/full_repos/587149773
git clone --depth 1 --no-tags https://github.com/OptimusMars/OptimumFPGAFramework.git f:/verilog_sva_gh_scraper/data/full_repos/594330404
git clone --depth 1 --no-tags https://github.com/whdcks877/AI_SEMICON_2022.git f:/verilog_sva_gh_scraper/data/full_repos/579639680
git clone --depth 1 --no-tags https://github.com/Carl7yan/Verification-Begin.git f:/verilog_sva_gh_scraper/data/full_repos/587161079
git clone --depth 1 --no-tags https://github.com/pietroglyph/pipelined-rv32i.git f:/verilog_sva_gh_scraper/data/full_repos/579855610
git clone --depth 1 --no-tags https://github.com/darnissan/DigitalSystemsEX1.git f:/verilog_sva_gh_scraper/data/full_repos/580713950
git clone --depth 1 --no-tags https://github.com/vborchsh/wt_core.git f:/verilog_sva_gh_scraper/data/full_repos/592371253
git clone --depth 1 --no-tags https://github.com/ChriCheng/RISC-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/579829498
git clone --depth 1 --no-tags https://github.com/rei0515reten/Re_RISCV.git f:/verilog_sva_gh_scraper/data/full_repos/597718467
git clone --depth 1 --no-tags https://github.com/bmartini/hdl-axi-common.git f:/verilog_sva_gh_scraper/data/full_repos/586084577
git clone --depth 1 --no-tags https://github.com/guoriyue/EE271-Rasterization.git f:/verilog_sva_gh_scraper/data/full_repos/586685047
git clone --depth 1 --no-tags https://github.com/vlotnik/sv_sdr.git f:/verilog_sva_gh_scraper/data/full_repos/584645795
git clone --depth 1 --no-tags https://github.com/Nagarjun444/SRAM-VIP.git f:/verilog_sva_gh_scraper/data/full_repos/575532825
git clone --depth 1 --no-tags https://github.com/uygararas/SimpleMicroProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/585643973
git clone --depth 1 --no-tags https://github.com/Augusto-Viniciuss/ESC-digital.git f:/verilog_sva_gh_scraper/data/full_repos/589026886
git clone --depth 1 --no-tags https://github.com/1mina1/Counter-verification-uvm.git f:/verilog_sva_gh_scraper/data/full_repos/580917847
git clone --depth 1 --no-tags https://github.com/xudatou-94/AMBA_Demo.git f:/verilog_sva_gh_scraper/data/full_repos/597594826
git clone --depth 1 --no-tags https://github.com/nmamore/PIC24.git f:/verilog_sva_gh_scraper/data/full_repos/583476796
git clone --depth 1 --no-tags https://github.com/pvip-nitin/cpu.git f:/verilog_sva_gh_scraper/data/full_repos/592196926
git clone --depth 1 --no-tags https://github.com/Augusto-Viniciuss/Black-Jack-Hardware-.git f:/verilog_sva_gh_scraper/data/full_repos/588353851
git clone --depth 1 --no-tags https://github.com/yagnavivek/Layered_Testbench_DFF.git f:/verilog_sva_gh_scraper/data/full_repos/581858963
git clone --depth 1 --no-tags https://github.com/charlesziegenbeinjr/573TermProject-F22.git f:/verilog_sva_gh_scraper/data/full_repos/577106423
git clone --depth 1 --no-tags https://github.com/Zanatticus/RISC-V-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/578018351
git clone --depth 1 --no-tags https://github.com/Carl7yan/2cnn_dla.git f:/verilog_sva_gh_scraper/data/full_repos/587230290
git clone --depth 1 --no-tags https://github.com/dimitris-aspetakis/SwerV-EH1-DC.git f:/verilog_sva_gh_scraper/data/full_repos/593949502
git clone --depth 1 --no-tags https://github.com/arm-out/ARMINx8.git f:/verilog_sva_gh_scraper/data/full_repos/596966116
git clone --depth 1 --no-tags https://github.com/Karthikeyan564/h264_bachelor_thesis.git f:/verilog_sva_gh_scraper/data/full_repos/591462972
git clone --depth 1 --no-tags https://github.com/Parretto/Risc-V.git f:/verilog_sva_gh_scraper/data/full_repos/583659254
git clone --depth 1 --no-tags https://github.com/tmct-web/spi_slave_tmct.git f:/verilog_sva_gh_scraper/data/full_repos/579534179
git clone --depth 1 --no-tags https://github.com/ryuz/study_uvm.git f:/verilog_sva_gh_scraper/data/full_repos/573642479
git clone --depth 1 --no-tags https://github.com/NYU-Processor-Design/nyu-amba.git f:/verilog_sva_gh_scraper/data/full_repos/592271737
git clone --depth 1 --no-tags https://github.com/bfaurestal/Cache_Simulator.git f:/verilog_sva_gh_scraper/data/full_repos/598432984
git clone --depth 1 --no-tags https://github.com/vadimfastos/riscv.git f:/verilog_sva_gh_scraper/data/full_repos/587820456
git clone --depth 1 --no-tags https://github.com/RasmusGOlsen/vip-clock.git f:/verilog_sva_gh_scraper/data/full_repos/584309868
git clone --depth 1 --no-tags https://github.com/serpest/ALU.git f:/verilog_sva_gh_scraper/data/full_repos/579176766
