--------------------------------------------------------------------------------
--
-- This VHDL file was generated by EASE/HDL 8.0 Revision 2 from HDL Works B.V.
--
-- Ease library  : design_dcf_complete
-- HDL library   : design_dcf_complete
-- Host name     : INF13-MEIERV
-- User name     : vincent.meier
-- Time stamp    : Mon Jun 08 15:29:19 2015
--
-- Designed by   : 
-- Company       : 
-- Project info  : 
--
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------
-- Object        : Entity design_dcf_complete.mux_dcf_test
-- Last modified : Mon Jun 08 01:14:22 2015.
--------------------------------------------------------------------------------



library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity mux_dcf_test is
  port (
    TEST                : in     std_logic;
    adress_mux_dcf_test : in     std_logic_vector(1 downto 0);
    buffer_full_c       : in     std_logic;
    data_dcf            : in     std_logic_vector(7 downto 0);
    data_out            : out    std_logic_vector(7 downto 0));
end entity mux_dcf_test;

--------------------------------------------------------------------------------
-- Object        : Architecture design_dcf_complete.mux_dcf_test.rtl
-- Last modified : Mon Jun 08 01:14:22 2015.
--------------------------------------------------------------------------------


architecture rtl of mux_dcf_test is

signal test_vector : std_logic_vector(7 downto 0):=x"00";
             
begin

WITH adress_mux_dcf_test SELECT
	 data_out <= test_vector(7 downto 1) & TEST 	     WHEN "01",
	 			 test_vector(7 downto 1) & buffer_full_c WHEN "10",
	 			 data_dcf WHEN OTHERS;
	 
	 			 	


end architecture rtl ; -- of mux_dcf_test

