=============================================================================
Filelist generated by IPexpress    06/28/2017    15:18:56          
Filename: inst1_filelist.log                                         
Copyright(c) 2005-2011 Lattice Semiconductor Corporation. All rights reserved.   
=============================================================================

-----------------------------------------------------------------------------
Basic IP Core Files
Output Directory: C:/Users/hreddy/Desktop/VIP_DDR3_Demo/DDR3_project/ddr3_ip_inst/inst1 
-----------------------------------------------------------------------------
  inst1.lpc   : IP ispLEVER LPC File
  inst1.ngo   : IP ispLEVER Database File
  inst1_bb.v   : IP Verilog Blackbox Module
  inst1_beh.v   : IP Verilog Behaviorial Sim Model
  inst1_gen.log   : IP Status Log
  inst1_generate.log   : IP Generate Log

-----------------------------------------------------------------------------
Supplemental Implementation and Simulation Files:
 
Testbench files common to all DDR3 SDRAM Memory Controller configurations
    ../ddr_p_eval/testbench/top 
    ../ddr_p_eval/testbench/tests 
 
Models common to all DDR3 SDRAM Memory Controller configurations
    ../ddr_p_eval/models/ecp5um 
    ../ddr_p_eval/models/mem 
 
Evaluation source files specific to inst1 configuration
    ../ddr_p_eval/inst1/src/rtl/top/ecp5um 
    ../ddr_p_eval/inst1/src/params 
 
Simulation files specific to inst1 configuration
    ../ddr_p_eval/inst1/sim/modelsim 
    ../ddr_p_eval/inst1/sim/aldec 
 
