INFO:encore:314 - Created non-GUI application for batch mode execution.
Wrote CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'bram'...
Applying external generics to 'bram'...
Delivering associated files for 'bram'...
Delivering EJava files for 'bram'...
Generating implementation netlist for 'bram'...
INFO:sim - Pre-processing HDL files for 'bram'...
Running synthesis for 'bram'
Running ngcbuild...
Writing VEO instantiation template for 'bram'...
Writing Verilog behavioral simulation model for 'bram'...
WARNING:sim - Overwriting existing file
   /home/seba/Documents/Untitled_Folder/scripts/vector_voltmeter/models/dec2/par
   t2_dec4/testing3/XPS_ROACH2_base/implementation/testing3_adcsnap0_bram_ramblk
   _wrapper/tmp/_cg/bram/doc/blk_mem_gen_v7_3_vinfo.html with file from view
   xilinx_documentation
Delivered 1 file into directory
/home/seba/Documents/Untitled_Folder/scripts/vector_voltmeter/models/dec2/part2_
dec4/testing3/XPS_ROACH2_base/implementation/testing3_adcsnap0_bram_ramblk_wrapp
er/tmp/_cg/bram
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'bram'...
Generating ISE project...
XCO file found: bram.xco
XMDF file found: bram_xmdf.tcl
Adding
/home/seba/Documents/Untitled_Folder/scripts/vector_voltmeter/models/dec2/part2_
dec4/testing3/XPS_ROACH2_base/implementation/testing3_adcsnap0_bram_ramblk_wrapp
er/tmp/_cg/bram.asy -view all -origin_type imported
Adding
/home/seba/Documents/Untitled_Folder/scripts/vector_voltmeter/models/dec2/part2_
dec4/testing3/XPS_ROACH2_base/implementation/testing3_adcsnap0_bram_ramblk_wrapp
er/tmp/_cg/bram.ngc -view all -origin_type created
Checking file
"/home/seba/Documents/Untitled_Folder/scripts/vector_voltmeter/models/dec2/part2
_dec4/testing3/XPS_ROACH2_base/implementation/testing3_adcsnap0_bram_ramblk_wrap
per/tmp/_cg/bram.ngc" for project device match ...
File
"/home/seba/Documents/Untitled_Folder/scripts/vector_voltmeter/models/dec2/part2
_dec4/testing3/XPS_ROACH2_base/implementation/testing3_adcsnap0_bram_ramblk_wrap
per/tmp/_cg/bram.ngc" device information matches project device.
Adding
/home/seba/Documents/Untitled_Folder/scripts/vector_voltmeter/models/dec2/part2_
dec4/testing3/XPS_ROACH2_base/implementation/testing3_adcsnap0_bram_ramblk_wrapp
er/tmp/_cg/bram.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/seba/Documents/Untitled_Folder/scripts/vector_voltmeter/models/dec2/pa
   rt2_dec4/testing3/XPS_ROACH2_base/implementation/testing3_adcsnap0_bram_rambl
   k_wrapper/tmp/_cg/bram.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/seba/Documents/Untitled_Folder/scripts/vector_voltmeter/models/dec2/part2_
dec4/testing3/XPS_ROACH2_base/implementation/testing3_adcsnap0_bram_ramblk_wrapp
er/tmp/_cg/bram.veo -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/bram"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
