################################################################################
# Main tcl for the module
################################################################################

# ==============================================================================
proc init {} {
  ::fwfwk::printCBM "In ./hw/src/main.tcl init()..."



}

# ==============================================================================
proc setSources {} {
  ::fwfwk::printCBM "In ./hw/src/main.tcl setSources()..."

  variable Sources 
  lappend Sources {"../hdl/top.vhd" "VHDL 2008"} 
  lappend Sources {"../hdl/bpm_package.vhd" "VHDL 2008"} 
  lappend Sources {"../hdl/adc_data_rdout.vhd" "VHDL 2008"}
  lappend Sources {"../hdl/ps_io.vhd" "VHDL 2008"} 
  lappend Sources {"../hdl/rf_adc_fifos.vhd" "VHDL 2008"}
  
  lappend Sources {"../hdl/evr/evr_top.vhd" "VHDL 2008"}
  lappend Sources {"../hdl/evr/EventReceiverChannel.v" "Verilog"}
  lappend Sources {"../hdl/evr/timeofDayReceiver.v" "Verilog"}
  lappend Sources {"../hdl/evr/gty_evr_wrapper.v" "Verilog"}  
  lappend Sources {"../hdl/evr/gty_evr_example_gtwiz_userclk_tx.v" "Verilog"}  
  lappend Sources {"../hdl/evr/gty_evr_example_gtwiz_userclk_rx.v" "Verilog"}  
  
  lappend Sources {"../hdl/clk_meas_freq.vhd" "VHDL 2008"}
  lappend Sources {"../hdl/clk_freq_counter.vhd" "VHDL 2008"}  
  lappend Sources {"../hdl/counter_prescale.vhd" "VHDL 2008"}
  lappend Sources {"../hdl/sync/sync_single_bit_cc.vhd" "VHDL 2008"} 
  lappend Sources {"../hdl/sync/sync_pulse_ack_cc.vhd" "VHDL 2008"}  
  

  lappend Sources {"../cstr/pins.xdc"  "XDC"}
  lappend Sources {"../cstr/ddr4.xdc" "XDC"}
  lappend Sources {"../cstr/gth.xdc" "XDC"}
  lappend Sources {"../cstr/timing.xdc" "XDC"}
  
  lappend Sources {"../cstr/debug.xdc" "XDC"}


}

# ==============================================================================
proc setAddressSpace {} {
   ::fwfwk::printCBM "In ./hw/src/main.tcl setAddressSpace()..."
  variable AddressSpace
  
  addAddressSpace AddressSpace "pl_regs"   RDL  {} ../rdl/pl_regs.rdl

}


# ==============================================================================
proc doOnCreate {} {
  # variable Vhdl
  variable TclPath
      
  ::fwfwk::printCBM "In ./hw/src/main.tcl doOnCreate()"
  set_property part             xczu47dr-ffvg1517-1-e        [current_project]
  set_property target_language  VHDL                         [current_project]
  set_property default_lib      xil_defaultlib               [current_project]
   
  source ${TclPath}/system.tcl
  source ${TclPath}/rfadc_clk_pll.tcl 
  source ${TclPath}/lmk_clk_pll.tcl 
  source ${TclPath}/adc_fifo.tcl 
  source ${TclPath}/gty_evr.tcl 
  
  
  addSources "Sources" 

}

# ==============================================================================
proc doOnBuild {} {
  ::fwfwk::printCBM "In ./hw/src/main.tcl doOnBuild()"



}




# ==============================================================================
proc setSim {} {
}
