/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [14:0] _01_;
  wire [14:0] _02_;
  reg [11:0] _03_;
  wire [37:0] _04_;
  reg [3:0] _05_;
  wire [4:0] _06_;
  wire celloutsig_0_0z;
  wire [14:0] celloutsig_0_10z;
  wire [14:0] celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [19:0] celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire [2:0] celloutsig_0_1z;
  wire [6:0] celloutsig_0_22z;
  wire [4:0] celloutsig_0_23z;
  wire celloutsig_0_2z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [10:0] celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [5:0] celloutsig_1_2z;
  wire [18:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire [29:0] celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = in_data[86] ^ _00_;
  assign celloutsig_0_11z = { in_data[27:20], _01_[6], _00_, _01_[4:3], celloutsig_0_1z } + { _02_[14:11], celloutsig_0_9z };
  assign celloutsig_0_22z = { celloutsig_0_11z[13:9], celloutsig_0_0z, celloutsig_0_16z } + { celloutsig_0_14z[6:1], celloutsig_0_4z };
  reg [3:0] _10_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _10_ <= 4'h0;
    else _10_ <= { celloutsig_0_1z[1:0], celloutsig_0_0z, celloutsig_0_2z };
  assign { _01_[6], _00_, _01_[4:3] } = _10_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _03_ <= 12'h000;
    else _03_ <= { celloutsig_1_2z[3:0], celloutsig_1_5z[6:4], celloutsig_1_5z[6], celloutsig_1_5z[2:0], celloutsig_1_10z };
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _05_ <= 4'h0;
    else _05_ <= { in_data[7:6], celloutsig_0_2z, celloutsig_0_4z };
  reg [4:0] _13_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _13_ <= 5'h00;
    else _13_ <= { celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_4z };
  assign { _02_[14:11], _06_[0] } = _13_;
  reg [8:0] _14_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _14_ <= 9'h000;
    else _14_ <= in_data[160:152];
  assign _04_[24:16] = _14_;
  reg [15:0] _15_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _15_ <= 16'h0000;
    else _15_ <= { celloutsig_1_3z[16:14], celloutsig_1_0z, _04_[24:16] };
  assign _04_[15:0] = _15_;
  assign celloutsig_0_1z = { in_data[57:56], celloutsig_0_0z } / { 1'h1, in_data[40:39] };
  assign celloutsig_1_12z = { celloutsig_1_3z[18:12], celloutsig_1_0z } === { celloutsig_1_3z[15:6], celloutsig_1_2z[5] };
  assign celloutsig_0_13z = { celloutsig_0_9z[7:6], celloutsig_0_5z, _01_[6], _00_, _01_[4:3] } === { celloutsig_0_10z[3:2], celloutsig_0_6z, _05_ };
  assign celloutsig_0_0z = in_data[48:33] >= in_data[86:71];
  assign celloutsig_1_18z = { _04_[4:1], celloutsig_1_13z } >= { celloutsig_1_12z, celloutsig_1_0z };
  assign celloutsig_1_10z = { celloutsig_1_8z[20:1], celloutsig_1_8z } && { _04_[15:13], celloutsig_1_8z, celloutsig_1_5z[6:4], celloutsig_1_5z[6], celloutsig_1_5z[2:0], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_5z[6:4], celloutsig_1_5z[6], celloutsig_1_5z[2:0], celloutsig_1_4z };
  assign celloutsig_1_13z = _03_[9:1] && { celloutsig_1_5z[6], celloutsig_1_5z[6:4], celloutsig_1_5z[6], celloutsig_1_5z[2:0], celloutsig_1_10z };
  assign celloutsig_0_6z = { in_data[43:35], celloutsig_0_2z } && { celloutsig_0_5z, _01_[6], _00_, _01_[4:3], celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_16z = { celloutsig_0_11z[12:10], celloutsig_0_5z, celloutsig_0_9z } && { celloutsig_0_14z[16:7], celloutsig_0_12z };
  assign celloutsig_0_2z = { in_data[74:66], celloutsig_0_1z } && in_data[77:66];
  assign celloutsig_1_4z = { celloutsig_1_3z[7:6], celloutsig_1_2z[5:1] } && celloutsig_1_3z[16:10];
  assign celloutsig_1_17z = ! { celloutsig_1_3z[16:6], celloutsig_1_2z[5:2] };
  assign celloutsig_0_10z = { celloutsig_0_9z[10:2], _05_, celloutsig_0_5z, celloutsig_0_5z } % { 1'h1, in_data[81:71], celloutsig_0_1z };
  assign celloutsig_1_3z[18:6] = celloutsig_1_0z[1] ? { _04_[24:20], celloutsig_1_0z[3:2], 1'h1, celloutsig_1_0z[0], celloutsig_1_0z[3:2], 1'h1, celloutsig_1_0z[0] } : { _04_[22:16], celloutsig_1_2z };
  assign celloutsig_1_8z = - { _04_[13:3], celloutsig_1_3z[18:6], celloutsig_1_2z };
  assign celloutsig_0_9z = - { _05_[2:0], _05_, _01_[6], _00_, _01_[4:3] };
  assign celloutsig_0_14z = - { celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_2z, _01_[6], _00_, _01_[4:3], celloutsig_0_13z };
  assign celloutsig_0_23z = - { in_data[85:83], celloutsig_0_2z, celloutsig_0_13z };
  assign celloutsig_1_0z = - in_data[130:127];
  assign celloutsig_1_2z = - _04_[23:18];
  assign celloutsig_0_12z = ~ celloutsig_0_11z[9:5];
  assign celloutsig_1_19z = | { celloutsig_1_17z, celloutsig_1_13z, _03_[11:9] };
  assign celloutsig_0_5z = ~^ { _01_[4], celloutsig_0_2z, _01_[6], _00_, _01_[4:3], _01_[6], _00_, _01_[4:3] };
  assign { celloutsig_1_5z[5:4], celloutsig_1_5z[6], celloutsig_1_5z[2:0] } = ~ celloutsig_1_2z;
  assign { _01_[14:7], _01_[5], _01_[2:0] } = { in_data[27:20], _00_, celloutsig_0_1z };
  assign _02_[10:0] = celloutsig_0_9z;
  assign _04_[37:25] = celloutsig_1_8z[15:3];
  assign _06_[4:1] = _02_[14:11];
  assign celloutsig_1_3z[5:0] = celloutsig_1_2z;
  assign celloutsig_1_5z[3] = celloutsig_1_5z[6];
  assign { out_data[128], out_data[96], out_data[38:32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_22z, celloutsig_0_23z };
endmodule
