# RISC-V Assembler
### CS204 Project
#### Team members-  Achal khanna(2021MEB1263),   Ujjawal kumar(2021MEB1331),  Ujjwal Rai(2021MEB1332)


### Objective:
To build an assembler that converts 32 bit RISC-V assembly code to machine code using C++.


### Supported Instructions:

| **# R format** | add  | and | or | sll | slt | sra | srl | sub | xor | mul | div | rem |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

| **# I format** | addi  | andi | ori | lb | ld | lh | lw | jalr |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

| **# S format** | sb  | sw | sd | sh | 
| :---: | :---: | :---: | :---: | :---: | 

| **# SB format** | beq  | bne | bge | blt | 
| :---: | :---: | :---: | :---: | :---: | 

| **# U format** | auipc  | lui | 
| :---: | :---: | :---: | 

| **# UJ format** | jal  | 
| :---: | :---: |

Assembler directives .text, .data, .byte, .half, .word, .dword and .asciz are supported. 

### Note:  
#### Pseudo instruction and floating point operations are not supported.

### Directory structure:
####
####
####

### How to execute:
#### Clone the repository: git clone https://github.com/achal-khanna/RISCV-Assembler
#### 
#### 
####







