SCPU_ctrl.v,verilog,xil_defaultlib,../../../../Pipeline_CPU.srcs/sources_1/ip/Pipeline_ID_0/ip/SCPU_ctrl_0/SCPU_ctrl.v,
SCPU_ctrl_0.v,verilog,xil_defaultlib,../../../../Pipeline_CPU.srcs/sources_1/ip/Pipeline_ID_0/ip/SCPU_ctrl_0/sim/SCPU_ctrl_0.v,
ImmGen.v,verilog,xil_defaultlib,../../../../Pipeline_CPU.srcs/sources_1/ip/Pipeline_ID_0/ip/ImmGen_0/ImmGen.v,
ImmGen_0.v,verilog,xil_defaultlib,../../../../Pipeline_CPU.srcs/sources_1/ip/Pipeline_ID_0/ip/ImmGen_0/sim/ImmGen_0.v,
Regs.v,verilog,xil_defaultlib,../../../../Pipeline_CPU.srcs/sources_1/ip/Pipeline_ID_0/ip/Regs_0/sources_1/new/Regs.v,
Regs_0.v,verilog,xil_defaultlib,../../../../Pipeline_CPU.srcs/sources_1/ip/Pipeline_ID_0/ip/Regs_0/sim/Regs_0.v,
Pipeline_ID.v,verilog,xil_defaultlib,../../../../Pipeline_CPU.srcs/sources_1/ip/Pipeline_ID_0/new/Pipeline_ID.v,
Pipeline_ID_0.v,verilog,xil_defaultlib,../../../../Pipeline_CPU.srcs/sources_1/ip/Pipeline_ID_0/sim/Pipeline_ID_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
