# do rx_uart.do 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module rx_uart
# 
# Top level modules:
# 	rx_uart
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module rx_uart_vlg_sample_tst
# -- Compiling module rx_uart_vlg_check_tst
# -- Compiling module rx_uart_vlg_vec_tst
# 
# Top level modules:
# 	rx_uart_vlg_vec_tst
# vsim -L cy# -- Compiling module rx_uart_vlg_sample_tst
# -- Compiling module rx_uart_vlg_check_tst
# -- Compiling module # Loading work.rx_uart_vlg_vec_tst
# Loading work.rx_uart
# Loading cycloneii_ver.cycloneii_lcell_ff
# Loading cycloneii_ver.cycloneii_lcell_comb
# Loading cycloneii_ver.cycloneii_io
# Loadin# Loading work.rx_uart_vlg_vec_tst
# Loading work.rx_uart
# Loading cycloneii_ver.cycloneii_lcell_ff
# Loading cycloneii_ver.cycloneii_lcell_comb
# Loading cycloneii_ver.cycloneii_io
# Loading cycloneii_ver.cycloneii_mux21
# Loading cycloneii_ver.cycloneii_dffe
# Loading cycloneii_ver.cycloneii_asynch_io
# Loading cycloneii_ver.cycloneii_clkctrl
# Loading cycloneii_ver.cycloneii_mux41
# Loading cycloneii_ver.cycloneii_ena_reg
# Loading work.rx_uart_vlg_sample_tst
# Loading work.rx_uart_vlg_check_tst
# Loading instances from rx_uart_v.sdo
# Loading cycloneii_ver.CYCLONEII_PRIM_DFFE
# Loading timing data from rx_uart_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /rx_uart_vlg_vec_tst File: rx_uart.vt
# ERROR! Vector Mismatch for output port HEX0[6] :: @time = 1000000.000 ps
#      Expected value = 0000000
#      Real value = 1000000
# ERROR! Vector Mismatch for output port HEX1[6] :: @time = 1000000.000 ps
#      Expected value = 0000000
#      Real value = 1000000
# ERROR! Vector Mismatch for output port ctrl_state :: @time = 1000000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port HEX1[0] :: @time = 1160000.000 ps
#      Expected value = 0000000
#      Real value = 0011001
# ERROR! Vector Mismatch for output port HEX1[3] :: @time = 1160000.000 ps
#      Expected value = 0000000
#      Real value = 0011001
# ERROR! Vector Mismatch for output port HEX1[4] :: @time = 1160000.000 ps
#      Expected value = 0000000
#      Real value = 0011001
# ERROR! Vector Mismatch for output port LEDR :: @time = 1160000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port HEX1[1] :: @time = 1480000.000 ps
#      Expected value = 0000000
#      Real value = 0000010
# ERROR! Vector Mismatch for output port HEX1[5] :: @time = 1800000.000 ps
#      Expected value = 0000000
#      Real value = 1111000
# ERROR! Vector Mismatch for output port parity_7sd[4] :: @time = 2000000.000 ps
#      Expected value = 0000000
#      Real value = 1110000
# ERROR! Vector Mismatch for output port parity_7sd[5] :: @time = 2000000.000 ps
#      Expected value = 0000000
#      Real value = 1110000
# ERROR! Vector Mismatch for output port parity_7sd[6] :: @time = 2000000.000 ps
#      Expected value = 0000000
#      Real value = 1110000
# ERROR! Vector Mismatch for output port sr_parity[6] :: @time = 2000000.000 ps
#      Expected value = 00000000000
#      Real value = 11111000000
# ERROR! Vector Mismatch for output port sr_parity[7] :: @time = 2000000.000 ps
#      Expected value = 00000000000
#      Real value = 11111000000
# ERROR! Vector Mismatch for output port sr_parity[8] :: @time = 2000000.000 ps
#      Expected value = 00000000000
#      Real value = 11111000000
# ERROR! Vector Mismatch for output port sr_parity[9] :: @time = 2000000.000 ps
#      Expected value = 00000000000
#      Real value = 11111000000
# ERROR! Vector Mismatch for output port sr_parity[10] :: @time = 2000000.000 ps
#      Expected value = 00000000000
#      Real value = 11111000000
# ERROR! Vector Mismatch for output port ctrl_load_counter :: @time = 2100000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port parity_7sd[3] :: @time = 2120000.000 ps
#      Expected value = 0000000
#      Real value = 1111000
# ERROR! Vector Mismatch for output port sr_parity[5] :: @time = 2120000.000 ps
#      Expected value = 00000000000
#      Real value = 11111100000
# ERROR! Vector Mismatch for output port HEX0[1] :: @time = 2440000.000 ps
#      Expected value = 0000000
#      Real value = 1000110
# ERROR! Vector Mismatch for output port HEX0[2] :: @time = 2440000.000 ps
#      Expected value = 0000000
#      Real value = 1000110
# ERROR! Vector Mismatch for output port parity_7sd[2] :: @time = 2440000.000 ps
#      Expected value = 0000000
#      Real value = 1111100
# ERROR! Vector Mismatch for output port sr_parity[4] :: @time = 2440000.000 ps
#      Expected value = 00000000000
#      Real value = 11111110000
# ERROR! Vector Mismatch for output port parity_7sd[1] :: @time = 2760000.000 ps
#      Expected value = 0000000
#      Real value = 1111110
# ERROR! Vector Mismatch for output port sr_parity[3] :: @time = 2760000.000 ps
#      Expected value = 00000000000
#      Real value = 11111111000
# ERROR! Vector Mismatch for output port HEX0[3] :: @time = 3080000.000 ps
#      Expected value = 0000000
#      Real value = 0001110
# ERROR! Vector Mismatch for output port parity_7sd[0] :: @time = 3080000.000 ps
#      Expected value = 0000000
#      Real value = 1111111
# ERROR! Vector Mismatch for output port sr_parity[2] :: @time = 3080000.000 ps
#      Expected value = 00000000000
#      Real value = 11111111100
# ERROR! Vector Mismatch for output port sr_parity[1] :: @time = 3400000.000 ps
#      Expected value = 00000000000
#      Real value = 11111111110
#          30 mismatched vectors : Simulation failed !
# ** Note: $finish    : rx_uart.vt(881)
#    Time: 4 us  Iteration: 0  Instance: /rx_uart_vlg_vec_tst/tb_out
