-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/HDLRx/full_rx_ip_src_qam_demod.vhd
-- Created: 2024-08-10 11:14:30
-- 
-- Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: full_rx_ip_src_qam_demod
-- Source Path: HDLRx/full_rx/rx_demodulator_full/qam_demod
-- Hierarchy Level: 2
-- Model version: 1.14
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;
USE work.full_rx_ip_src_full_rx_pac.ALL;

ENTITY full_rx_ip_src_qam_demod IS
  PORT( clk                               :   IN    std_logic;
        reset_x                           :   IN    std_logic;
        enb_1_2_0                         :   IN    std_logic;
        data_in_re                        :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En12
        data_in_im                        :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En12
        valid_in                          :   IN    std_logic;
        bits_per_subcarrier               :   IN    std_logic_vector(3 DOWNTO 0);  -- ufix4
        data_out                          :   OUT   vector_of_std_logic_vector28(0 TO 3);  -- sfix28_En12 [4]
        valid_out                         :   OUT   std_logic
        );
END full_rx_ip_src_qam_demod;


ARCHITECTURE rtl OF full_rx_ip_src_qam_demod IS

  -- Component Declarations
  COMPONENT full_rx_ip_src_Symbol_Demodulator1
    PORT( clk                             :   IN    std_logic;
          reset_x                         :   IN    std_logic;
          enb_1_2_0                       :   IN    std_logic;
          in0_re                          :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En12
          in0_im                          :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En12
          in1                             :   IN    std_logic;
          out0                            :   OUT   vector_of_std_logic_vector28(0 TO 1)  -- sfix28_En12 [2]
          );
  END COMPONENT;

  COMPONENT full_rx_ip_src_Symbol_Demodulator
    PORT( clk                             :   IN    std_logic;
          reset_x                         :   IN    std_logic;
          enb_1_2_0                       :   IN    std_logic;
          in0_re                          :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En12
          in0_im                          :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En12
          in1                             :   IN    std_logic;
          out0                            :   OUT   std_logic_vector(27 DOWNTO 0)  -- sfix28_En12
          );
  END COMPONENT;

  COMPONENT full_rx_ip_src_Symbol_Demodulator2
    PORT( clk                             :   IN    std_logic;
          reset_x                         :   IN    std_logic;
          enb_1_2_0                       :   IN    std_logic;
          in0_re                          :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En12
          in0_im                          :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En12
          in1                             :   IN    std_logic;
          out0                            :   OUT   vector_of_std_logic_vector28(0 TO 3)  -- sfix28_En12 [4]
          );
  END COMPONENT;

  COMPONENT full_rx_ip_src_to_12bit_integer
    PORT( alpha1bit                       :   IN    std_logic_vector(27 DOWNTO 0);  -- sfix28_En12
          alpha2bit                       :   IN    vector_of_std_logic_vector28(0 TO 1);  -- sfix28_En12 [2]
          alpha4bit                       :   IN    vector_of_std_logic_vector28(0 TO 3);  -- sfix28_En12 [4]
          alpha1bit_out                   :   OUT   vector_of_std_logic_vector28(0 TO 3);  -- sfix28_En12 [4]
          alpha2bit_out                   :   OUT   vector_of_std_logic_vector28(0 TO 3);  -- sfix28_En12 [4]
          alpha4bit_out                   :   OUT   vector_of_std_logic_vector28(0 TO 3)  -- sfix28_En12 [4]
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : full_rx_ip_src_Symbol_Demodulator1
    USE ENTITY work.full_rx_ip_src_Symbol_Demodulator1(rtl);

  FOR ALL : full_rx_ip_src_Symbol_Demodulator
    USE ENTITY work.full_rx_ip_src_Symbol_Demodulator(rtl);

  FOR ALL : full_rx_ip_src_Symbol_Demodulator2
    USE ENTITY work.full_rx_ip_src_Symbol_Demodulator2(rtl);

  FOR ALL : full_rx_ip_src_to_12bit_integer
    USE ENTITY work.full_rx_ip_src_to_12bit_integer(rtl);

  -- Signals
  SIGNAL bits_per_subcarrier_unsigned     : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL Delay7_reg                       : vector_of_unsigned4(0 TO 5);  -- ufix4 [6]
  SIGNAL Delay7_out1                      : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL Symbol_Demodulator1_out1         : vector_of_std_logic_vector28(0 TO 1);  -- ufix28 [2]
  SIGNAL Symbol_Demodulator1_out1_signed  : vector_of_signed28(0 TO 1);  -- sfix28_En12 [2]
  SIGNAL Symbol_Demodulator_out1          : std_logic_vector(27 DOWNTO 0);  -- ufix28
  SIGNAL Delay3_out1                      : vector_of_signed28(0 TO 1);  -- sfix28_En12 [2]
  SIGNAL Delay3_out1_1                    : vector_of_std_logic_vector28(0 TO 1);  -- ufix28 [2]
  SIGNAL Symbol_Demodulator2_out1         : vector_of_std_logic_vector28(0 TO 3);  -- ufix28 [4]
  SIGNAL to_12bit_integer_out1            : vector_of_std_logic_vector28(0 TO 3);  -- ufix28 [4]
  SIGNAL to_12bit_integer_out2            : vector_of_std_logic_vector28(0 TO 3);  -- ufix28 [4]
  SIGNAL to_12bit_integer_out3            : vector_of_std_logic_vector28(0 TO 3);  -- ufix28 [4]
  SIGNAL to_12bit_integer_out1_signed     : vector_of_signed28(0 TO 3);  -- sfix28_En12 [4]
  SIGNAL to_12bit_integer_out2_signed     : vector_of_signed28(0 TO 3);  -- sfix28_En12 [4]
  SIGNAL Constant2_out1                   : vector_of_signed28(0 TO 3);  -- sfix28_En12 [4]
  SIGNAL to_12bit_integer_out3_signed     : vector_of_signed28(0 TO 3);  -- sfix28_En12 [4]
  SIGNAL Constant1_out1                   : vector_of_signed28(0 TO 3);  -- sfix28_En12 [4]
  SIGNAL Constant4_out1                   : vector_of_signed28(0 TO 3);  -- sfix28_En12 [4]
  SIGNAL Constant5_out1                   : vector_of_signed28(0 TO 3);  -- sfix28_En12 [4]
  SIGNAL Multiport_Switch_out1            : vector_of_signed28(0 TO 3);  -- sfix28_En12 [4]
  SIGNAL Delay_out1                       : vector_of_signed28(0 TO 3);  -- sfix28_En12 [4]
  SIGNAL Delay5_reg                       : std_logic_vector(5 DOWNTO 0);  -- ufix1 [6]
  SIGNAL Delay5_out1                      : std_logic;
  SIGNAL Delay1_out1                      : std_logic;

BEGIN
  -- Note: using not a defailt QAM constellation results in an error while doing the HDL Code Generation

  u_Symbol_Demodulator1 : full_rx_ip_src_Symbol_Demodulator1
    PORT MAP( clk => clk,
              reset_x => reset_x,
              enb_1_2_0 => enb_1_2_0,
              in0_re => data_in_re,  -- sfix24_En12
              in0_im => data_in_im,  -- sfix24_En12
              in1 => valid_in,
              out0 => Symbol_Demodulator1_out1  -- sfix28_En12 [2]
              );

  u_Symbol_Demodulator : full_rx_ip_src_Symbol_Demodulator
    PORT MAP( clk => clk,
              reset_x => reset_x,
              enb_1_2_0 => enb_1_2_0,
              in0_re => data_in_re,  -- sfix24_En12
              in0_im => data_in_im,  -- sfix24_En12
              in1 => valid_in,
              out0 => Symbol_Demodulator_out1  -- sfix28_En12
              );

  u_Symbol_Demodulator2 : full_rx_ip_src_Symbol_Demodulator2
    PORT MAP( clk => clk,
              reset_x => reset_x,
              enb_1_2_0 => enb_1_2_0,
              in0_re => data_in_re,  -- sfix24_En12
              in0_im => data_in_im,  -- sfix24_En12
              in1 => valid_in,
              out0 => Symbol_Demodulator2_out1  -- sfix28_En12 [4]
              );

  u_to_12bit_integer : full_rx_ip_src_to_12bit_integer
    PORT MAP( alpha1bit => Symbol_Demodulator_out1,  -- sfix28_En12
              alpha2bit => Delay3_out1_1,  -- sfix28_En12 [2]
              alpha4bit => Symbol_Demodulator2_out1,  -- sfix28_En12 [4]
              alpha1bit_out => to_12bit_integer_out1,  -- sfix28_En12 [4]
              alpha2bit_out => to_12bit_integer_out2,  -- sfix28_En12 [4]
              alpha4bit_out => to_12bit_integer_out3  -- sfix28_En12 [4]
              );

  bits_per_subcarrier_unsigned <= unsigned(bits_per_subcarrier);

  Delay7_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay7_reg <= (OTHERS => to_unsigned(16#0#, 4));
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_2_0 = '1' THEN
        Delay7_reg(0) <= bits_per_subcarrier_unsigned;
        Delay7_reg(1 TO 5) <= Delay7_reg(0 TO 4);
      END IF;
    END IF;
  END PROCESS Delay7_process;

  Delay7_out1 <= Delay7_reg(5);

  outputgen5: FOR k IN 0 TO 1 GENERATE
    Symbol_Demodulator1_out1_signed(k) <= signed(Symbol_Demodulator1_out1(k));
  END GENERATE;

  Delay3_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay3_out1 <= (OTHERS => to_signed(16#0000000#, 28));
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_2_0 = '1' THEN
        Delay3_out1 <= Symbol_Demodulator1_out1_signed;
      END IF;
    END IF;
  END PROCESS Delay3_process;


  outputgen4: FOR k IN 0 TO 1 GENERATE
    Delay3_out1_1(k) <= std_logic_vector(Delay3_out1(k));
  END GENERATE;

  outputgen3: FOR k IN 0 TO 3 GENERATE
    to_12bit_integer_out1_signed(k) <= signed(to_12bit_integer_out1(k));
  END GENERATE;

  outputgen2: FOR k IN 0 TO 3 GENERATE
    to_12bit_integer_out2_signed(k) <= signed(to_12bit_integer_out2(k));
  END GENERATE;

  Constant2_out1 <= (OTHERS => to_signed(16#0000000#, 28));

  outputgen1: FOR k IN 0 TO 3 GENERATE
    to_12bit_integer_out3_signed(k) <= signed(to_12bit_integer_out3(k));
  END GENERATE;

  Constant1_out1 <= (OTHERS => to_signed(16#0000000#, 28));

  Constant4_out1 <= (OTHERS => to_signed(16#0000000#, 28));

  Constant5_out1 <= (OTHERS => to_signed(16#0000000#, 28));

  Multiport_Switch_output : PROCESS (Constant1_out1, Constant2_out1, Constant4_out1, Constant5_out1, Delay7_out1,
       to_12bit_integer_out1_signed, to_12bit_integer_out2_signed,
       to_12bit_integer_out3_signed)
  BEGIN
    IF Delay7_out1 = to_unsigned(16#0#, 4) THEN 
      Multiport_Switch_out1 <= to_12bit_integer_out1_signed;
    ELSIF Delay7_out1 = to_unsigned(16#1#, 4) THEN 
      Multiport_Switch_out1 <= to_12bit_integer_out1_signed;
    ELSIF Delay7_out1 = to_unsigned(16#2#, 4) THEN 
      Multiport_Switch_out1 <= to_12bit_integer_out2_signed;
    ELSIF Delay7_out1 = to_unsigned(16#3#, 4) THEN 
      Multiport_Switch_out1 <= Constant2_out1;
    ELSIF Delay7_out1 = to_unsigned(16#4#, 4) THEN 
      Multiport_Switch_out1 <= to_12bit_integer_out3_signed;
    ELSIF Delay7_out1 = to_unsigned(16#5#, 4) THEN 
      Multiport_Switch_out1 <= Constant1_out1;
    ELSIF Delay7_out1 = to_unsigned(16#6#, 4) THEN 
      Multiport_Switch_out1 <= Constant4_out1;
    ELSE 
      Multiport_Switch_out1 <= Constant5_out1;
    END IF;
  END PROCESS Multiport_Switch_output;


  Delay_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay_out1 <= (OTHERS => to_signed(16#0000000#, 28));
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_2_0 = '1' THEN
        Delay_out1 <= Multiport_Switch_out1;
      END IF;
    END IF;
  END PROCESS Delay_process;


  outputgen: FOR k IN 0 TO 3 GENERATE
    data_out(k) <= std_logic_vector(Delay_out1(k));
  END GENERATE;

  Delay5_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay5_reg <= (OTHERS => '0');
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_2_0 = '1' THEN
        Delay5_reg(0) <= valid_in;
        Delay5_reg(5 DOWNTO 1) <= Delay5_reg(4 DOWNTO 0);
      END IF;
    END IF;
  END PROCESS Delay5_process;

  Delay5_out1 <= Delay5_reg(5);

  Delay1_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay1_out1 <= '0';
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_2_0 = '1' THEN
        Delay1_out1 <= Delay5_out1;
      END IF;
    END IF;
  END PROCESS Delay1_process;


  valid_out <= Delay1_out1;

END rtl;

