	component s3 is
		port (
			clk_clk              : in  std_logic                     := 'X';             -- clk
			ledr_ext_export      : out std_logic_vector(9 downto 0);                     -- export
			reset_reset_n        : in  std_logic                     := 'X';             -- reset_n
			seg_hi_ext_export    : out std_logic_vector(20 downto 0);                    -- export
			seg_lo_ext_export    : out std_logic_vector(20 downto 0);                    -- export
			switch_ext_in_export : in  std_logic_vector(9 downto 0)  := (others => 'X')  -- export
		);
	end component s3;

