////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2003 Xilinx, Inc.
// All Right Reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____ 
//  /   /\/   / 
// /___/  \  /    Vendor: Xilinx 
// \   \   \/     Version : 7.1i
//  \   \         Application : ISE WebPACK
//  /   /         Filename : deny3test1.tfw
// /___/   /\     Timestamp : Fri Jul 07 13:57:30 2006
// \   \  /  \ 
//  \___\/\___\ 
//
//Command: 
//Design Name: deny3test1
//Device: Xilinx
//
`timescale 1ns/1ps

module deny3test1;
    reg a = 1'b0;
    reg b = 1'b0;
    reg c = 1'b0;
    wire F;


    deny3sema UUT (
        .a(a),
        .b(b),
        .c(c),
        .F(F));

    integer TX_FILE = 0;
    integer TX_ERROR = 0;
    
    initial begin  // Open the results file...
        TX_FILE = $fopen("results.txt");
        #1000 // Final time:  1000 ns
        if (TX_ERROR == 0) begin
            $display("No errors or warnings.");
            $fdisplay(TX_FILE, "No errors or warnings.");
        end else begin
            $display("%d errors found in simulation.", TX_ERROR);
            $fdisplay(TX_FILE, "%d errors found in simulation.", TX_ERROR);
        end
        $fclose(TX_FILE);
        $stop;
    end

    initial begin
        // -------------  Current Time:  200ns
        #200;
        c = 1'b1;
        // -------------------------------------
        // -------------  Current Time:  300ns
        #100;
        b = 1'b1;
        c = 1'b0;
        // -------------------------------------
        // -------------  Current Time:  400ns
        #100;
        c = 1'b1;
        // -------------------------------------
        // -------------  Current Time:  500ns
        #100;
        a = 1'b1;
        b = 1'b0;
        c = 1'b0;
        // -------------------------------------
        // -------------  Current Time:  600ns
        #100;
        c = 1'b1;
        // -------------------------------------
        // -------------  Current Time:  700ns
        #100;
        b = 1'b1;
        c = 1'b0;
        // -------------------------------------
        // -------------  Current Time:  800ns
        #100;
        c = 1'b1;
        // -------------------------------------
        // -------------  Current Time:  900ns
        #100;
        a = 1'b0;
        b = 1'b0;
        c = 1'b0;
    end

    task CHECK_F;
        input NEXT_F;

        #0 begin
            if (NEXT_F !== F) begin
                $display("Error at time=%dns F=%b, expected=%b", $time, F, NEXT_F);
                $fdisplay(TX_FILE, "Error at time=%dns F=%b, expected=%b", $time, F, NEXT_F);
                $fflush(TX_FILE);
                TX_ERROR = TX_ERROR + 1;
            end
        end
    endtask

endmodule

