Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Feb  5 10:19:58 2026
| Host         : LAPTOP-E5SBISCG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file uart_button_12345_timing_summary_routed.rpt -pb uart_button_12345_timing_summary_routed.pb -rpx uart_button_12345_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_button_12345
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.753        0.000                      0                  102        0.153        0.000                      0                  102        4.500        0.000                       0                    53  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.753        0.000                      0                  102        0.153        0.000                      0                  102        4.500        0.000                       0                    53  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.753ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.753ns  (required time - arrival time)
  Source:                 UART_TX_INST/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_INST/bit_idx_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.354ns  (logic 0.963ns (22.117%)  route 3.391ns (77.883%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.186ns = ( 15.186 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.707     5.309    UART_TX_INST/clk_IBUF_BUFG
    SLICE_X1Y140         FDRE                                         r  UART_TX_INST/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.419     5.728 f  UART_TX_INST/clk_cnt_reg[3]/Q
                         net (fo=6, routed)           0.991     6.720    UART_TX_INST/clk_cnt_reg[3]
    SLICE_X1Y142         LUT6 (Prop_lut6_I1_O)        0.296     7.016 r  UART_TX_INST/FSM_sequential_state[2]_inv_i_4/O
                         net (fo=1, routed)           0.707     7.722    UART_TX_INST/FSM_sequential_state[2]_inv_i_4_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I0_O)        0.124     7.846 r  UART_TX_INST/FSM_sequential_state[2]_inv_i_3/O
                         net (fo=17, routed)          1.693     9.539    UART_TX_INST/FSM_sequential_state[2]_inv_i_3_n_0
    SLICE_X2Y156         LUT6 (Prop_lut6_I1_O)        0.124     9.663 r  UART_TX_INST/bit_idx[1]_i_1/O
                         net (fo=1, routed)           0.000     9.663    UART_TX_INST/bit_idx[1]_i_1_n_0
    SLICE_X2Y156         FDRE                                         r  UART_TX_INST/bit_idx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.764    15.186    UART_TX_INST/clk_IBUF_BUFG
    SLICE_X2Y156         FDRE                                         r  UART_TX_INST/bit_idx_reg[1]/C
                         clock pessimism              0.188    15.374    
                         clock uncertainty           -0.035    15.339    
    SLICE_X2Y156         FDRE (Setup_fdre_C_D)        0.077    15.416    UART_TX_INST/bit_idx_reg[1]
  -------------------------------------------------------------------
                         required time                         15.416    
                         arrival time                          -9.663    
  -------------------------------------------------------------------
                         slack                                  5.753    

Slack (MET) :             5.912ns  (required time - arrival time)
  Source:                 UART_TX_INST/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_INST/clk_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.119ns  (logic 0.671ns (21.514%)  route 2.448ns (78.486%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.496ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.893     5.496    UART_TX_INST/clk_IBUF_BUFG
    SLICE_X2Y154         FDRE                                         r  UART_TX_INST/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y154         FDRE (Prop_fdre_C_Q)         0.518     6.014 f  UART_TX_INST/FSM_sequential_state_reg[0]/Q
                         net (fo=11, routed)          0.906     6.919    UART_TX_INST/state__0[0]
    SLICE_X2Y154         LUT3 (Prop_lut3_I0_O)        0.153     7.072 r  UART_TX_INST/clk_cnt[9]_i_1/O
                         net (fo=10, routed)          1.542     8.615    UART_TX_INST/clk_cnt0
    SLICE_X0Y142         FDRE                                         r  UART_TX_INST/clk_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.588    15.010    UART_TX_INST/clk_IBUF_BUFG
    SLICE_X0Y142         FDRE                                         r  UART_TX_INST/clk_cnt_reg[6]/C
                         clock pessimism              0.188    15.198    
                         clock uncertainty           -0.035    15.163    
    SLICE_X0Y142         FDRE (Setup_fdre_C_R)       -0.636    14.527    UART_TX_INST/clk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         14.527    
                         arrival time                          -8.615    
  -------------------------------------------------------------------
                         slack                                  5.912    

Slack (MET) :             5.912ns  (required time - arrival time)
  Source:                 UART_TX_INST/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_INST/clk_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.119ns  (logic 0.671ns (21.514%)  route 2.448ns (78.486%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.496ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.893     5.496    UART_TX_INST/clk_IBUF_BUFG
    SLICE_X2Y154         FDRE                                         r  UART_TX_INST/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y154         FDRE (Prop_fdre_C_Q)         0.518     6.014 f  UART_TX_INST/FSM_sequential_state_reg[0]/Q
                         net (fo=11, routed)          0.906     6.919    UART_TX_INST/state__0[0]
    SLICE_X2Y154         LUT3 (Prop_lut3_I0_O)        0.153     7.072 r  UART_TX_INST/clk_cnt[9]_i_1/O
                         net (fo=10, routed)          1.542     8.615    UART_TX_INST/clk_cnt0
    SLICE_X0Y142         FDRE                                         r  UART_TX_INST/clk_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.588    15.010    UART_TX_INST/clk_IBUF_BUFG
    SLICE_X0Y142         FDRE                                         r  UART_TX_INST/clk_cnt_reg[7]/C
                         clock pessimism              0.188    15.198    
                         clock uncertainty           -0.035    15.163    
    SLICE_X0Y142         FDRE (Setup_fdre_C_R)       -0.636    14.527    UART_TX_INST/clk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         14.527    
                         arrival time                          -8.615    
  -------------------------------------------------------------------
                         slack                                  5.912    

Slack (MET) :             5.912ns  (required time - arrival time)
  Source:                 UART_TX_INST/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_INST/clk_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.119ns  (logic 0.671ns (21.514%)  route 2.448ns (78.486%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.496ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.893     5.496    UART_TX_INST/clk_IBUF_BUFG
    SLICE_X2Y154         FDRE                                         r  UART_TX_INST/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y154         FDRE (Prop_fdre_C_Q)         0.518     6.014 f  UART_TX_INST/FSM_sequential_state_reg[0]/Q
                         net (fo=11, routed)          0.906     6.919    UART_TX_INST/state__0[0]
    SLICE_X2Y154         LUT3 (Prop_lut3_I0_O)        0.153     7.072 r  UART_TX_INST/clk_cnt[9]_i_1/O
                         net (fo=10, routed)          1.542     8.615    UART_TX_INST/clk_cnt0
    SLICE_X0Y142         FDRE                                         r  UART_TX_INST/clk_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.588    15.010    UART_TX_INST/clk_IBUF_BUFG
    SLICE_X0Y142         FDRE                                         r  UART_TX_INST/clk_cnt_reg[8]/C
                         clock pessimism              0.188    15.198    
                         clock uncertainty           -0.035    15.163    
    SLICE_X0Y142         FDRE (Setup_fdre_C_R)       -0.636    14.527    UART_TX_INST/clk_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         14.527    
                         arrival time                          -8.615    
  -------------------------------------------------------------------
                         slack                                  5.912    

Slack (MET) :             5.912ns  (required time - arrival time)
  Source:                 UART_TX_INST/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_INST/clk_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.119ns  (logic 0.671ns (21.514%)  route 2.448ns (78.486%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.496ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.893     5.496    UART_TX_INST/clk_IBUF_BUFG
    SLICE_X2Y154         FDRE                                         r  UART_TX_INST/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y154         FDRE (Prop_fdre_C_Q)         0.518     6.014 f  UART_TX_INST/FSM_sequential_state_reg[0]/Q
                         net (fo=11, routed)          0.906     6.919    UART_TX_INST/state__0[0]
    SLICE_X2Y154         LUT3 (Prop_lut3_I0_O)        0.153     7.072 r  UART_TX_INST/clk_cnt[9]_i_1/O
                         net (fo=10, routed)          1.542     8.615    UART_TX_INST/clk_cnt0
    SLICE_X0Y142         FDRE                                         r  UART_TX_INST/clk_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.588    15.010    UART_TX_INST/clk_IBUF_BUFG
    SLICE_X0Y142         FDRE                                         r  UART_TX_INST/clk_cnt_reg[9]/C
                         clock pessimism              0.188    15.198    
                         clock uncertainty           -0.035    15.163    
    SLICE_X0Y142         FDRE (Setup_fdre_C_R)       -0.636    14.527    UART_TX_INST/clk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         14.527    
                         arrival time                          -8.615    
  -------------------------------------------------------------------
                         slack                                  5.912    

Slack (MET) :             5.916ns  (required time - arrival time)
  Source:                 UART_TX_INST/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_INST/clk_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.114ns  (logic 0.671ns (21.544%)  route 2.443ns (78.456%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.496ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.893     5.496    UART_TX_INST/clk_IBUF_BUFG
    SLICE_X2Y154         FDRE                                         r  UART_TX_INST/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y154         FDRE (Prop_fdre_C_Q)         0.518     6.014 f  UART_TX_INST/FSM_sequential_state_reg[0]/Q
                         net (fo=11, routed)          0.906     6.919    UART_TX_INST/state__0[0]
    SLICE_X2Y154         LUT3 (Prop_lut3_I0_O)        0.153     7.072 r  UART_TX_INST/clk_cnt[9]_i_1/O
                         net (fo=10, routed)          1.538     8.610    UART_TX_INST/clk_cnt0
    SLICE_X1Y142         FDRE                                         r  UART_TX_INST/clk_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.588    15.010    UART_TX_INST/clk_IBUF_BUFG
    SLICE_X1Y142         FDRE                                         r  UART_TX_INST/clk_cnt_reg[5]/C
                         clock pessimism              0.188    15.198    
                         clock uncertainty           -0.035    15.163    
    SLICE_X1Y142         FDRE (Setup_fdre_C_R)       -0.636    14.527    UART_TX_INST/clk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         14.527    
                         arrival time                          -8.610    
  -------------------------------------------------------------------
                         slack                                  5.916    

Slack (MET) :             5.930ns  (required time - arrival time)
  Source:                 UART_TX_INST/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_INST/bit_idx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.179ns  (logic 0.963ns (23.046%)  route 3.216ns (76.954%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.186ns = ( 15.186 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.707     5.309    UART_TX_INST/clk_IBUF_BUFG
    SLICE_X1Y140         FDRE                                         r  UART_TX_INST/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.419     5.728 f  UART_TX_INST/clk_cnt_reg[3]/Q
                         net (fo=6, routed)           0.991     6.720    UART_TX_INST/clk_cnt_reg[3]
    SLICE_X1Y142         LUT6 (Prop_lut6_I1_O)        0.296     7.016 r  UART_TX_INST/FSM_sequential_state[2]_inv_i_4/O
                         net (fo=1, routed)           0.707     7.722    UART_TX_INST/FSM_sequential_state[2]_inv_i_4_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I0_O)        0.124     7.846 r  UART_TX_INST/FSM_sequential_state[2]_inv_i_3/O
                         net (fo=17, routed)          1.518     9.364    UART_TX_INST/FSM_sequential_state[2]_inv_i_3_n_0
    SLICE_X2Y156         LUT5 (Prop_lut5_I1_O)        0.124     9.488 r  UART_TX_INST/bit_idx[0]_i_1/O
                         net (fo=1, routed)           0.000     9.488    UART_TX_INST/bit_idx[0]_i_1_n_0
    SLICE_X2Y156         FDRE                                         r  UART_TX_INST/bit_idx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.764    15.186    UART_TX_INST/clk_IBUF_BUFG
    SLICE_X2Y156         FDRE                                         r  UART_TX_INST/bit_idx_reg[0]/C
                         clock pessimism              0.188    15.374    
                         clock uncertainty           -0.035    15.339    
    SLICE_X2Y156         FDRE (Setup_fdre_C_D)        0.079    15.418    UART_TX_INST/bit_idx_reg[0]
  -------------------------------------------------------------------
                         required time                         15.418    
                         arrival time                          -9.488    
  -------------------------------------------------------------------
                         slack                                  5.930    

Slack (MET) :             6.062ns  (required time - arrival time)
  Source:                 UART_TX_INST/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_INST/clk_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.969ns  (logic 0.671ns (22.603%)  route 2.298ns (77.397%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.496ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.893     5.496    UART_TX_INST/clk_IBUF_BUFG
    SLICE_X2Y154         FDRE                                         r  UART_TX_INST/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y154         FDRE (Prop_fdre_C_Q)         0.518     6.014 f  UART_TX_INST/FSM_sequential_state_reg[0]/Q
                         net (fo=11, routed)          0.906     6.919    UART_TX_INST/state__0[0]
    SLICE_X2Y154         LUT3 (Prop_lut3_I0_O)        0.153     7.072 r  UART_TX_INST/clk_cnt[9]_i_1/O
                         net (fo=10, routed)          1.392     8.464    UART_TX_INST/clk_cnt0
    SLICE_X1Y141         FDRE                                         r  UART_TX_INST/clk_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.588    15.010    UART_TX_INST/clk_IBUF_BUFG
    SLICE_X1Y141         FDRE                                         r  UART_TX_INST/clk_cnt_reg[4]/C
                         clock pessimism              0.188    15.198    
                         clock uncertainty           -0.035    15.163    
    SLICE_X1Y141         FDRE (Setup_fdre_C_R)       -0.636    14.527    UART_TX_INST/clk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.527    
                         arrival time                          -8.464    
  -------------------------------------------------------------------
                         slack                                  6.062    

Slack (MET) :             6.105ns  (required time - arrival time)
  Source:                 UART_TX_INST/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_INST/tx_done_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.004ns  (logic 0.963ns (24.053%)  route 3.041ns (75.947%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.186ns = ( 15.186 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.707     5.309    UART_TX_INST/clk_IBUF_BUFG
    SLICE_X1Y140         FDRE                                         r  UART_TX_INST/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.419     5.728 r  UART_TX_INST/clk_cnt_reg[3]/Q
                         net (fo=6, routed)           0.991     6.720    UART_TX_INST/clk_cnt_reg[3]
    SLICE_X1Y142         LUT6 (Prop_lut6_I1_O)        0.296     7.016 f  UART_TX_INST/FSM_sequential_state[2]_inv_i_4/O
                         net (fo=1, routed)           0.707     7.722    UART_TX_INST/FSM_sequential_state[2]_inv_i_4_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I0_O)        0.124     7.846 f  UART_TX_INST/FSM_sequential_state[2]_inv_i_3/O
                         net (fo=17, routed)          1.343     9.189    UART_TX_INST/FSM_sequential_state[2]_inv_i_3_n_0
    SLICE_X2Y155         LUT5 (Prop_lut5_I0_O)        0.124     9.313 r  UART_TX_INST/tx_done_i_1/O
                         net (fo=1, routed)           0.000     9.313    UART_TX_INST/tx_done_i_1_n_0
    SLICE_X2Y155         FDRE                                         r  UART_TX_INST/tx_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.764    15.186    UART_TX_INST/clk_IBUF_BUFG
    SLICE_X2Y155         FDRE                                         r  UART_TX_INST/tx_done_reg/C
                         clock pessimism              0.188    15.374    
                         clock uncertainty           -0.035    15.339    
    SLICE_X2Y155         FDRE (Setup_fdre_C_D)        0.079    15.418    UART_TX_INST/tx_done_reg
  -------------------------------------------------------------------
                         required time                         15.418    
                         arrival time                          -9.313    
  -------------------------------------------------------------------
                         slack                                  6.105    

Slack (MET) :             6.145ns  (required time - arrival time)
  Source:                 db_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_sync_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.589ns  (logic 0.828ns (23.074%)  route 2.761ns (76.926%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.186ns = ( 15.186 - 10.000 ) 
    Source Clock Delay      (SCD):    5.497ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.894     5.497    clk_IBUF_BUFG
    SLICE_X1Y152         FDRE                                         r  db_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y152         FDRE (Prop_fdre_C_Q)         0.456     5.953 r  db_cnt_reg[11]/Q
                         net (fo=2, routed)           0.999     6.951    db_cnt_reg[11]
    SLICE_X0Y152         LUT4 (Prop_lut4_I1_O)        0.124     7.075 f  btn_sync_i_5/O
                         net (fo=1, routed)           0.674     7.749    btn_sync_i_5_n_0
    SLICE_X0Y152         LUT6 (Prop_lut6_I2_O)        0.124     7.873 f  btn_sync_i_2/O
                         net (fo=2, routed)           0.428     8.302    btn_sync_i_2_n_0
    SLICE_X0Y153         LUT3 (Prop_lut3_I2_O)        0.124     8.426 r  btn_sync_i_1/O
                         net (fo=1, routed)           0.659     9.085    btn_sync_i_1_n_0
    SLICE_X0Y153         FDRE                                         r  btn_sync_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.764    15.186    clk_IBUF_BUFG
    SLICE_X0Y153         FDRE                                         r  btn_sync_reg/C
                         clock pessimism              0.284    15.471    
                         clock uncertainty           -0.035    15.435    
    SLICE_X0Y153         FDRE (Setup_fdre_C_CE)      -0.205    15.230    btn_sync_reg
  -------------------------------------------------------------------
                         required time                         15.230    
                         arrival time                          -9.085    
  -------------------------------------------------------------------
                         slack                                  6.145    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 tx_byte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_INST/data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.399%)  route 0.118ns (45.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.679     1.599    clk_IBUF_BUFG
    SLICE_X4Y155         FDRE                                         r  tx_byte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.141     1.740 r  tx_byte_reg[1]/Q
                         net (fo=1, routed)           0.118     1.858    UART_TX_INST/Q[1]
    SLICE_X3Y155         FDRE                                         r  UART_TX_INST/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.957     2.122    UART_TX_INST/clk_IBUF_BUFG
    SLICE_X3Y155         FDRE                                         r  UART_TX_INST/data_reg[1]/C
                         clock pessimism             -0.483     1.639    
    SLICE_X3Y155         FDRE (Hold_fdre_C_D)         0.066     1.705    UART_TX_INST/data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 tx_byte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_INST/data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.128ns (50.845%)  route 0.124ns (49.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.679     1.599    clk_IBUF_BUFG
    SLICE_X4Y155         FDRE                                         r  tx_byte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.128     1.727 r  tx_byte_reg[2]/Q
                         net (fo=1, routed)           0.124     1.851    UART_TX_INST/Q[2]
    SLICE_X3Y155         FDRE                                         r  UART_TX_INST/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.957     2.122    UART_TX_INST/clk_IBUF_BUFG
    SLICE_X3Y155         FDRE                                         r  UART_TX_INST/data_reg[2]/C
                         clock pessimism             -0.483     1.639    
    SLICE_X3Y155         FDRE (Hold_fdre_C_D)         0.017     1.656    UART_TX_INST/data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 UART_TX_INST/bit_idx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_INST/tx_serial_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.488%)  route 0.105ns (33.512%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.680     1.600    UART_TX_INST/clk_IBUF_BUFG
    SLICE_X2Y156         FDRE                                         r  UART_TX_INST/bit_idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y156         FDRE (Prop_fdre_C_Q)         0.164     1.764 f  UART_TX_INST/bit_idx_reg[1]/Q
                         net (fo=5, routed)           0.105     1.869    UART_TX_INST/bit_idx_reg_n_0_[1]
    SLICE_X3Y156         LUT5 (Prop_lut5_I0_O)        0.045     1.914 r  UART_TX_INST/tx_serial_i_1/O
                         net (fo=1, routed)           0.000     1.914    UART_TX_INST/tx_serial_i_1_n_0
    SLICE_X3Y156         FDRE                                         r  UART_TX_INST/tx_serial_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.957     2.122    UART_TX_INST/clk_IBUF_BUFG
    SLICE_X3Y156         FDRE                                         r  UART_TX_INST/tx_serial_reg/C
                         clock pessimism             -0.509     1.613    
    SLICE_X3Y156         FDRE (Hold_fdre_C_D)         0.091     1.704    UART_TX_INST/tx_serial_reg
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 tx_byte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_INST/data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.896%)  route 0.180ns (56.104%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.679     1.599    clk_IBUF_BUFG
    SLICE_X4Y155         FDRE                                         r  tx_byte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.141     1.740 r  tx_byte_reg[0]/Q
                         net (fo=1, routed)           0.180     1.920    UART_TX_INST/Q[0]
    SLICE_X3Y155         FDRE                                         r  UART_TX_INST/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.957     2.122    UART_TX_INST/clk_IBUF_BUFG
    SLICE_X3Y155         FDRE                                         r  UART_TX_INST/data_reg[0]/C
                         clock pessimism             -0.483     1.639    
    SLICE_X3Y155         FDRE (Hold_fdre_C_D)         0.070     1.709    UART_TX_INST/data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 UART_TX_INST/clk_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_INST/clk_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.625%)  route 0.131ns (41.375%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.597     1.516    UART_TX_INST/clk_IBUF_BUFG
    SLICE_X1Y142         FDRE                                         r  UART_TX_INST/clk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  UART_TX_INST/clk_cnt_reg[5]/Q
                         net (fo=4, routed)           0.131     1.789    UART_TX_INST/clk_cnt_reg[5]
    SLICE_X0Y142         LUT6 (Prop_lut6_I3_O)        0.045     1.834 r  UART_TX_INST/clk_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     1.834    UART_TX_INST/clk_cnt[6]
    SLICE_X0Y142         FDRE                                         r  UART_TX_INST/clk_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.870     2.035    UART_TX_INST/clk_IBUF_BUFG
    SLICE_X0Y142         FDRE                                         r  UART_TX_INST/clk_cnt_reg[6]/C
                         clock pessimism             -0.505     1.529    
    SLICE_X0Y142         FDRE (Hold_fdre_C_D)         0.091     1.620    UART_TX_INST/clk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 UART_TX_INST/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_INST/tx_done_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.209ns (59.536%)  route 0.142ns (40.464%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.680     1.600    UART_TX_INST/clk_IBUF_BUFG
    SLICE_X2Y154         FDRE                                         r  UART_TX_INST/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y154         FDRE (Prop_fdre_C_Q)         0.164     1.764 r  UART_TX_INST/FSM_sequential_state_reg[0]/Q
                         net (fo=11, routed)          0.142     1.906    UART_TX_INST/state__0[0]
    SLICE_X2Y155         LUT5 (Prop_lut5_I2_O)        0.045     1.951 r  UART_TX_INST/tx_done_i_1/O
                         net (fo=1, routed)           0.000     1.951    UART_TX_INST/tx_done_i_1_n_0
    SLICE_X2Y155         FDRE                                         r  UART_TX_INST/tx_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.957     2.122    UART_TX_INST/clk_IBUF_BUFG
    SLICE_X2Y155         FDRE                                         r  UART_TX_INST/tx_done_reg/C
                         clock pessimism             -0.506     1.616    
    SLICE_X2Y155         FDRE (Hold_fdre_C_D)         0.121     1.737    UART_TX_INST/tx_done_reg
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 tx_byte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_INST/data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.128ns (43.277%)  route 0.168ns (56.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.679     1.599    clk_IBUF_BUFG
    SLICE_X4Y155         FDRE                                         r  tx_byte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.128     1.727 r  tx_byte_reg[4]/Q
                         net (fo=1, routed)           0.168     1.895    UART_TX_INST/Q[3]
    SLICE_X3Y155         FDRE                                         r  UART_TX_INST/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.957     2.122    UART_TX_INST/clk_IBUF_BUFG
    SLICE_X3Y155         FDRE                                         r  UART_TX_INST/data_reg[4]/C
                         clock pessimism             -0.483     1.639    
    SLICE_X3Y155         FDRE (Hold_fdre_C_D)         0.018     1.657    UART_TX_INST/data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 UART_TX_INST/FSM_sequential_state_reg[2]_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_INST/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.246ns (65.528%)  route 0.129ns (34.472%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.680     1.600    UART_TX_INST/clk_IBUF_BUFG
    SLICE_X2Y154         FDRE                                         r  UART_TX_INST/FSM_sequential_state_reg[2]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y154         FDRE (Prop_fdre_C_Q)         0.148     1.748 r  UART_TX_INST/FSM_sequential_state_reg[2]_inv/Q
                         net (fo=12, routed)          0.129     1.877    UART_TX_INST/state__0[2]
    SLICE_X2Y154         LUT6 (Prop_lut6_I4_O)        0.098     1.975 r  UART_TX_INST/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.975    UART_TX_INST/FSM_sequential_state[0]_i_1_n_0
    SLICE_X2Y154         FDRE                                         r  UART_TX_INST/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.957     2.122    UART_TX_INST/clk_IBUF_BUFG
    SLICE_X2Y154         FDRE                                         r  UART_TX_INST/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.522     1.600    
    SLICE_X2Y154         FDRE (Hold_fdre_C_D)         0.121     1.721    UART_TX_INST/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 UART_TX_INST/clk_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_INST/clk_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.326%)  route 0.176ns (48.674%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.597     1.516    UART_TX_INST/clk_IBUF_BUFG
    SLICE_X1Y141         FDRE                                         r  UART_TX_INST/clk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y141         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  UART_TX_INST/clk_cnt_reg[4]/Q
                         net (fo=5, routed)           0.176     1.834    UART_TX_INST/clk_cnt_reg[4]
    SLICE_X1Y142         LUT5 (Prop_lut5_I4_O)        0.045     1.879 r  UART_TX_INST/clk_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.879    UART_TX_INST/clk_cnt[5]
    SLICE_X1Y142         FDRE                                         r  UART_TX_INST/clk_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.870     2.035    UART_TX_INST/clk_IBUF_BUFG
    SLICE_X1Y142         FDRE                                         r  UART_TX_INST/clk_cnt_reg[5]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X1Y142         FDRE (Hold_fdre_C_D)         0.091     1.623    UART_TX_INST/clk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.680     1.600    clk_IBUF_BUFG
    SLICE_X2Y155         FDRE                                         r  FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y155         FDRE (Prop_fdre_C_Q)         0.164     1.764 r  FSM_sequential_state_reg[1]/Q
                         net (fo=8, routed)           0.186     1.950    UART_TX_INST/state[1]
    SLICE_X2Y155         LUT5 (Prop_lut5_I1_O)        0.043     1.993 r  UART_TX_INST/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.993    UART_TX_INST_n_1
    SLICE_X2Y155         FDRE                                         r  FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.957     2.122    clk_IBUF_BUFG
    SLICE_X2Y155         FDRE                                         r  FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.522     1.600    
    SLICE_X2Y155         FDRE (Hold_fdre_C_D)         0.133     1.733    FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.260    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y155    FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y155    FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y155    FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y154    btn_pulse_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y153    btn_sync_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y150    db_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y152    db_cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y152    db_cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y153    db_cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y155    FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y155    FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y155    FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y155    FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y155    FSM_sequential_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y155    FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y154    btn_pulse_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y154    btn_pulse_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y153    btn_sync_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y153    btn_sync_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y155    FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y155    FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y155    FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y155    FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y155    FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y155    FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y154    btn_pulse_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y154    btn_pulse_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y153    btn_sync_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y153    btn_sync_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART_TX_INST/tx_serial_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.868ns  (logic 3.986ns (67.919%)  route 1.883ns (32.081%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.893     5.496    UART_TX_INST/clk_IBUF_BUFG
    SLICE_X3Y156         FDRE                                         r  UART_TX_INST/tx_serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y156         FDRE (Prop_fdre_C_Q)         0.456     5.952 r  UART_TX_INST/tx_serial_reg/Q
                         net (fo=1, routed)           1.883     7.834    tx_OBUF
    G13                  OBUF (Prop_obuf_I_O)         3.530    11.364 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    11.364    tx
    G13                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART_TX_INST/tx_serial_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.784ns  (logic 1.372ns (76.874%)  route 0.413ns (23.126%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.680     1.600    UART_TX_INST/clk_IBUF_BUFG
    SLICE_X3Y156         FDRE                                         r  UART_TX_INST/tx_serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y156         FDRE (Prop_fdre_C_Q)         0.141     1.741 r  UART_TX_INST/tx_serial_reg/Q
                         net (fo=1, routed)           0.413     2.153    tx_OBUF
    G13                  OBUF (Prop_obuf_I_O)         1.231     3.384 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     3.384    tx
    G13                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 button
                            (input port)
  Destination:            db_cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.793ns  (logic 1.637ns (28.265%)  route 4.156ns (71.735%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.186ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  button (IN)
                         net (fo=0)                   0.000     0.000    button
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  button_IBUF_inst/O
                         net (fo=4, routed)           3.064     4.551    button_IBUF
    SLICE_X0Y153         LUT2 (Prop_lut2_I0_O)        0.150     4.701 r  btn_pulse_i_1/O
                         net (fo=21, routed)          1.092     5.793    btn_pulse_i_1_n_0
    SLICE_X1Y153         FDRE                                         r  db_cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.764     5.186    clk_IBUF_BUFG
    SLICE_X1Y153         FDRE                                         r  db_cnt_reg[12]/C

Slack:                    inf
  Source:                 button
                            (input port)
  Destination:            db_cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.793ns  (logic 1.637ns (28.265%)  route 4.156ns (71.735%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.186ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  button (IN)
                         net (fo=0)                   0.000     0.000    button
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  button_IBUF_inst/O
                         net (fo=4, routed)           3.064     4.551    button_IBUF
    SLICE_X0Y153         LUT2 (Prop_lut2_I0_O)        0.150     4.701 r  btn_pulse_i_1/O
                         net (fo=21, routed)          1.092     5.793    btn_pulse_i_1_n_0
    SLICE_X1Y153         FDRE                                         r  db_cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.764     5.186    clk_IBUF_BUFG
    SLICE_X1Y153         FDRE                                         r  db_cnt_reg[13]/C

Slack:                    inf
  Source:                 button
                            (input port)
  Destination:            db_cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.793ns  (logic 1.637ns (28.265%)  route 4.156ns (71.735%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.186ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  button (IN)
                         net (fo=0)                   0.000     0.000    button
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  button_IBUF_inst/O
                         net (fo=4, routed)           3.064     4.551    button_IBUF
    SLICE_X0Y153         LUT2 (Prop_lut2_I0_O)        0.150     4.701 r  btn_pulse_i_1/O
                         net (fo=21, routed)          1.092     5.793    btn_pulse_i_1_n_0
    SLICE_X1Y153         FDRE                                         r  db_cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.764     5.186    clk_IBUF_BUFG
    SLICE_X1Y153         FDRE                                         r  db_cnt_reg[14]/C

Slack:                    inf
  Source:                 button
                            (input port)
  Destination:            db_cnt_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.793ns  (logic 1.637ns (28.265%)  route 4.156ns (71.735%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.186ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  button (IN)
                         net (fo=0)                   0.000     0.000    button
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  button_IBUF_inst/O
                         net (fo=4, routed)           3.064     4.551    button_IBUF
    SLICE_X0Y153         LUT2 (Prop_lut2_I0_O)        0.150     4.701 r  btn_pulse_i_1/O
                         net (fo=21, routed)          1.092     5.793    btn_pulse_i_1_n_0
    SLICE_X1Y153         FDRE                                         r  db_cnt_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.764     5.186    clk_IBUF_BUFG
    SLICE_X1Y153         FDRE                                         r  db_cnt_reg[15]/C

Slack:                    inf
  Source:                 button
                            (input port)
  Destination:            db_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.651ns  (logic 1.637ns (28.974%)  route 4.014ns (71.026%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.187ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  button (IN)
                         net (fo=0)                   0.000     0.000    button
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  button_IBUF_inst/O
                         net (fo=4, routed)           3.064     4.551    button_IBUF
    SLICE_X0Y153         LUT2 (Prop_lut2_I0_O)        0.150     4.701 r  btn_pulse_i_1/O
                         net (fo=21, routed)          0.950     5.651    btn_pulse_i_1_n_0
    SLICE_X1Y152         FDRE                                         r  db_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.765     5.187    clk_IBUF_BUFG
    SLICE_X1Y152         FDRE                                         r  db_cnt_reg[10]/C

Slack:                    inf
  Source:                 button
                            (input port)
  Destination:            db_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.651ns  (logic 1.637ns (28.974%)  route 4.014ns (71.026%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.187ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  button (IN)
                         net (fo=0)                   0.000     0.000    button
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  button_IBUF_inst/O
                         net (fo=4, routed)           3.064     4.551    button_IBUF
    SLICE_X0Y153         LUT2 (Prop_lut2_I0_O)        0.150     4.701 r  btn_pulse_i_1/O
                         net (fo=21, routed)          0.950     5.651    btn_pulse_i_1_n_0
    SLICE_X1Y152         FDRE                                         r  db_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.765     5.187    clk_IBUF_BUFG
    SLICE_X1Y152         FDRE                                         r  db_cnt_reg[11]/C

Slack:                    inf
  Source:                 button
                            (input port)
  Destination:            db_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.651ns  (logic 1.637ns (28.974%)  route 4.014ns (71.026%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.187ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  button (IN)
                         net (fo=0)                   0.000     0.000    button
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  button_IBUF_inst/O
                         net (fo=4, routed)           3.064     4.551    button_IBUF
    SLICE_X0Y153         LUT2 (Prop_lut2_I0_O)        0.150     4.701 r  btn_pulse_i_1/O
                         net (fo=21, routed)          0.950     5.651    btn_pulse_i_1_n_0
    SLICE_X1Y152         FDRE                                         r  db_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.765     5.187    clk_IBUF_BUFG
    SLICE_X1Y152         FDRE                                         r  db_cnt_reg[8]/C

Slack:                    inf
  Source:                 button
                            (input port)
  Destination:            db_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.651ns  (logic 1.637ns (28.974%)  route 4.014ns (71.026%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.187ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  button (IN)
                         net (fo=0)                   0.000     0.000    button
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  button_IBUF_inst/O
                         net (fo=4, routed)           3.064     4.551    button_IBUF
    SLICE_X0Y153         LUT2 (Prop_lut2_I0_O)        0.150     4.701 r  btn_pulse_i_1/O
                         net (fo=21, routed)          0.950     5.651    btn_pulse_i_1_n_0
    SLICE_X1Y152         FDRE                                         r  db_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.765     5.187    clk_IBUF_BUFG
    SLICE_X1Y152         FDRE                                         r  db_cnt_reg[9]/C

Slack:                    inf
  Source:                 button
                            (input port)
  Destination:            db_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.549ns  (logic 1.637ns (29.506%)  route 3.912ns (70.494%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.187ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  button (IN)
                         net (fo=0)                   0.000     0.000    button
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  button_IBUF_inst/O
                         net (fo=4, routed)           3.064     4.551    button_IBUF
    SLICE_X0Y153         LUT2 (Prop_lut2_I0_O)        0.150     4.701 r  btn_pulse_i_1/O
                         net (fo=21, routed)          0.848     5.549    btn_pulse_i_1_n_0
    SLICE_X1Y150         FDRE                                         r  db_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.765     5.187    clk_IBUF_BUFG
    SLICE_X1Y150         FDRE                                         r  db_cnt_reg[0]/C

Slack:                    inf
  Source:                 button
                            (input port)
  Destination:            db_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.549ns  (logic 1.637ns (29.506%)  route 3.912ns (70.494%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.187ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  button (IN)
                         net (fo=0)                   0.000     0.000    button
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  button_IBUF_inst/O
                         net (fo=4, routed)           3.064     4.551    button_IBUF
    SLICE_X0Y153         LUT2 (Prop_lut2_I0_O)        0.150     4.701 r  btn_pulse_i_1/O
                         net (fo=21, routed)          0.848     5.549    btn_pulse_i_1_n_0
    SLICE_X1Y150         FDRE                                         r  db_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.765     5.187    clk_IBUF_BUFG
    SLICE_X1Y150         FDRE                                         r  db_cnt_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 button
                            (input port)
  Destination:            btn_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.259ns  (logic 0.300ns (23.835%)  route 0.959ns (76.165%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  button (IN)
                         net (fo=0)                   0.000     0.000    button
    D9                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  button_IBUF_inst/O
                         net (fo=4, routed)           0.959     1.214    button_IBUF
    SLICE_X0Y154         LUT2 (Prop_lut2_I0_O)        0.045     1.259 r  btn_pulse_i_2/O
                         net (fo=1, routed)           0.000     1.259    btn_pulse
    SLICE_X0Y154         FDRE                                         r  btn_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.957     2.122    clk_IBUF_BUFG
    SLICE_X0Y154         FDRE                                         r  btn_pulse_reg/C

Slack:                    inf
  Source:                 button
                            (input port)
  Destination:            btn_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.430ns  (logic 0.255ns (17.839%)  route 1.175ns (82.161%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  button (IN)
                         net (fo=0)                   0.000     0.000    button
    D9                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  button_IBUF_inst/O
                         net (fo=4, routed)           1.175     1.430    button_IBUF
    SLICE_X0Y153         FDRE                                         r  btn_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.957     2.122    clk_IBUF_BUFG
    SLICE_X0Y153         FDRE                                         r  btn_sync_reg/C

Slack:                    inf
  Source:                 button
                            (input port)
  Destination:            db_cnt_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.763ns  (logic 0.301ns (17.078%)  route 1.462ns (82.922%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  button (IN)
                         net (fo=0)                   0.000     0.000    button
    D9                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  button_IBUF_inst/O
                         net (fo=4, routed)           1.320     1.575    button_IBUF
    SLICE_X0Y153         LUT2 (Prop_lut2_I0_O)        0.046     1.621 r  btn_pulse_i_1/O
                         net (fo=21, routed)          0.142     1.763    btn_pulse_i_1_n_0
    SLICE_X1Y154         FDRE                                         r  db_cnt_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.957     2.122    clk_IBUF_BUFG
    SLICE_X1Y154         FDRE                                         r  db_cnt_reg[16]/C

Slack:                    inf
  Source:                 button
                            (input port)
  Destination:            db_cnt_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.763ns  (logic 0.301ns (17.078%)  route 1.462ns (82.922%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  button (IN)
                         net (fo=0)                   0.000     0.000    button
    D9                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  button_IBUF_inst/O
                         net (fo=4, routed)           1.320     1.575    button_IBUF
    SLICE_X0Y153         LUT2 (Prop_lut2_I0_O)        0.046     1.621 r  btn_pulse_i_1/O
                         net (fo=21, routed)          0.142     1.763    btn_pulse_i_1_n_0
    SLICE_X1Y154         FDRE                                         r  db_cnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.957     2.122    clk_IBUF_BUFG
    SLICE_X1Y154         FDRE                                         r  db_cnt_reg[17]/C

Slack:                    inf
  Source:                 button
                            (input port)
  Destination:            db_cnt_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.763ns  (logic 0.301ns (17.078%)  route 1.462ns (82.922%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  button (IN)
                         net (fo=0)                   0.000     0.000    button
    D9                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  button_IBUF_inst/O
                         net (fo=4, routed)           1.320     1.575    button_IBUF
    SLICE_X0Y153         LUT2 (Prop_lut2_I0_O)        0.046     1.621 r  btn_pulse_i_1/O
                         net (fo=21, routed)          0.142     1.763    btn_pulse_i_1_n_0
    SLICE_X1Y154         FDRE                                         r  db_cnt_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.957     2.122    clk_IBUF_BUFG
    SLICE_X1Y154         FDRE                                         r  db_cnt_reg[18]/C

Slack:                    inf
  Source:                 button
                            (input port)
  Destination:            db_cnt_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.763ns  (logic 0.301ns (17.078%)  route 1.462ns (82.922%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  button (IN)
                         net (fo=0)                   0.000     0.000    button
    D9                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  button_IBUF_inst/O
                         net (fo=4, routed)           1.320     1.575    button_IBUF
    SLICE_X0Y153         LUT2 (Prop_lut2_I0_O)        0.046     1.621 r  btn_pulse_i_1/O
                         net (fo=21, routed)          0.142     1.763    btn_pulse_i_1_n_0
    SLICE_X1Y154         FDRE                                         r  db_cnt_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.957     2.122    clk_IBUF_BUFG
    SLICE_X1Y154         FDRE                                         r  db_cnt_reg[19]/C

Slack:                    inf
  Source:                 button
                            (input port)
  Destination:            btn_pulse_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.768ns  (logic 0.301ns (17.035%)  route 1.467ns (82.965%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  button (IN)
                         net (fo=0)                   0.000     0.000    button
    D9                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  button_IBUF_inst/O
                         net (fo=4, routed)           1.320     1.575    button_IBUF
    SLICE_X0Y153         LUT2 (Prop_lut2_I0_O)        0.046     1.621 r  btn_pulse_i_1/O
                         net (fo=21, routed)          0.147     1.768    btn_pulse_i_1_n_0
    SLICE_X0Y154         FDRE                                         r  btn_pulse_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.957     2.122    clk_IBUF_BUFG
    SLICE_X0Y154         FDRE                                         r  btn_pulse_reg/C

Slack:                    inf
  Source:                 button
                            (input port)
  Destination:            db_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.829ns  (logic 0.301ns (16.464%)  route 1.528ns (83.536%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  button (IN)
                         net (fo=0)                   0.000     0.000    button
    D9                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  button_IBUF_inst/O
                         net (fo=4, routed)           1.320     1.575    button_IBUF
    SLICE_X0Y153         LUT2 (Prop_lut2_I0_O)        0.046     1.621 r  btn_pulse_i_1/O
                         net (fo=21, routed)          0.208     1.829    btn_pulse_i_1_n_0
    SLICE_X1Y151         FDRE                                         r  db_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.958     2.123    clk_IBUF_BUFG
    SLICE_X1Y151         FDRE                                         r  db_cnt_reg[4]/C

Slack:                    inf
  Source:                 button
                            (input port)
  Destination:            db_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.829ns  (logic 0.301ns (16.464%)  route 1.528ns (83.536%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  button (IN)
                         net (fo=0)                   0.000     0.000    button
    D9                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  button_IBUF_inst/O
                         net (fo=4, routed)           1.320     1.575    button_IBUF
    SLICE_X0Y153         LUT2 (Prop_lut2_I0_O)        0.046     1.621 r  btn_pulse_i_1/O
                         net (fo=21, routed)          0.208     1.829    btn_pulse_i_1_n_0
    SLICE_X1Y151         FDRE                                         r  db_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.958     2.123    clk_IBUF_BUFG
    SLICE_X1Y151         FDRE                                         r  db_cnt_reg[5]/C

Slack:                    inf
  Source:                 button
                            (input port)
  Destination:            db_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.829ns  (logic 0.301ns (16.464%)  route 1.528ns (83.536%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  button (IN)
                         net (fo=0)                   0.000     0.000    button
    D9                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  button_IBUF_inst/O
                         net (fo=4, routed)           1.320     1.575    button_IBUF
    SLICE_X0Y153         LUT2 (Prop_lut2_I0_O)        0.046     1.621 r  btn_pulse_i_1/O
                         net (fo=21, routed)          0.208     1.829    btn_pulse_i_1_n_0
    SLICE_X1Y151         FDRE                                         r  db_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.958     2.123    clk_IBUF_BUFG
    SLICE_X1Y151         FDRE                                         r  db_cnt_reg[6]/C





