Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 8e0dddd84d66409394b2aed831c5e514 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Mada/Documents/an4/smp/AGPtoPCI/core_logic.v:146]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Mada/Documents/an4/smp/AGPtoPCI/core_logic.v:150]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Mada/Documents/an4/smp/AGPtoPCI/graphic_controller.v:124]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Mada/Documents/an4/smp/AGPtoPCI/graphic_controller.v:108]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Mada/Documents/an4/smp/AGPtoPCI/core_logic.v" Line 1. Module core_logic doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mada/Documents/an4/smp/AGPtoPCI/graphic_controller.v" Line 1. Module graphic_controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mada/Documents/an4/smp/AGPtoPCI/core_logic.v" Line 1. Module core_logic doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mada/Documents/an4/smp/AGPtoPCI/graphic_controller.v" Line 1. Module graphic_controller doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.core_logic
Compiling module xil_defaultlib.design_1_core_logic_0_0
Compiling module xil_defaultlib.graphic_controller
Compiling module xil_defaultlib.design_1_graphic_controller_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav
