module gen_new_clk (input clk, output reg new_clk);
	// new clock
	reg[24:0] count = 0;
	parameter MAX_count = 25000000;
	always @(posedge clk) begin
		if (count < MAX_count) begin
			count <= count + 1;
		end
		else begin
			new_clk <= ~new_clk;
			count = 0;
		end
	end
endmodule
