;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV 7, <20
	SPL 3, 20
	ADD 380, 90
	DJN -500, -609
	JMP 1, 23
	JMZ @176, #202
	SPL 100, -100
	SUB 550, 60
	DJN -500, -609
	SUB @127, 106
	SUB @121, 106
	SUB @-127, 100
	SUB 0, 2
	SPL <-167, #-120
	SUB @121, 106
	MOV 7, <20
	ADD #15, 6
	SUB @827, 1
	SLT <300, 90
	ADD 270, 62
	MOV 60, @49
	SPL 700, 623
	JMZ 7, @20
	DJN -500, -609
	SUB @121, 106
	SUB @27, 6
	ADD @0, -0
	SUB @27, 6
	SUB -742, -423
	SUB @0, -0
	JMN 0, -33
	ADD 270, 62
	SUB 100, 60
	JMZ 380, 90
	SUB 100, 60
	SUB 100, 60
	ADD 270, 62
	SUB @0, @2
	MOV 7, <20
	ADD -100, -100
	MOV -1, <-20
	SPL 0, <332
	SPL 0, <332
	MOV -1, <-20
	SPL 0, <332
	CMP -207, <-120
	DJN -500, -609
	MOV -7, <-20
