0.6
2018.3
Dec  7 2018
00:33:28
E:/Xilinx/myprojects/my_mips/my_mips.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
E:/Xilinx/myprojects/my_mips/my_mips.srcs/sim_1/new/testbench.v,1746690439,verilog,,,,mips_cpu_tb,,,,,,,,
E:/Xilinx/myprojects/my_mips/my_mips.srcs/sources_1/new/alu.v,1745839379,verilog,,E:/Xilinx/myprojects/my_mips/my_mips.srcs/sources_1/new/control_unit.v,,alu,,,,,,,,
E:/Xilinx/myprojects/my_mips/my_mips.srcs/sources_1/new/control_unit.v,1746690176,verilog,,E:/Xilinx/myprojects/my_mips/my_mips.srcs/sources_1/new/data_memory.v,,control_unit,,,,,,,,
E:/Xilinx/myprojects/my_mips/my_mips.srcs/sources_1/new/data_memory.v,1746698954,verilog,,E:/Xilinx/myprojects/my_mips/my_mips.srcs/sources_1/new/extend.v,,data_memory,,,,,,,,
E:/Xilinx/myprojects/my_mips/my_mips.srcs/sources_1/new/extend.v,1745839408,verilog,,E:/Xilinx/myprojects/my_mips/my_mips.srcs/sources_1/new/instruction_memory.v,,sign_extend;zero_extend,,,,,,,,
E:/Xilinx/myprojects/my_mips/my_mips.srcs/sources_1/new/instruction_memory.v,1746694812,verilog,,E:/Xilinx/myprojects/my_mips/my_mips.srcs/sources_1/new/mips_cpu.v,,instruction_memory,,,,,,,,
E:/Xilinx/myprojects/my_mips/my_mips.srcs/sources_1/new/mips_cpu.v,1746688879,verilog,,E:/Xilinx/myprojects/my_mips/my_mips.srcs/sources_1/new/pc_calculator.v,,mips_cpu,,,,,,,,
E:/Xilinx/myprojects/my_mips/my_mips.srcs/sources_1/new/pc_calculator.v,1746688855,verilog,,E:/Xilinx/myprojects/my_mips/my_mips.srcs/sources_1/new/reg_file.v,,pc_calculator,,,,,,,,
E:/Xilinx/myprojects/my_mips/my_mips.srcs/sources_1/new/reg_file.v,1745839374,verilog,,E:/Xilinx/myprojects/my_mips/my_mips.srcs/sim_1/new/testbench.v,,reg_file,,,,,,,,
