

================================================================
== Vitis HLS Report for 'RNI_func'
================================================================
* Date:           Wed Mar 27 20:32:54 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        B_RNI_HLS
* Solution:       RNI (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- main_loop  |        ?|        ?|         3|          1|          1|     ?|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.91>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%spectopmodule_ln12 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_6" [B_RNI_HLS/apc/src/RNI.cpp:12]   --->   Operation 6 'spectopmodule' 'spectopmodule_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_r_V_data_V, i8 %in_r_V_keep_V, i8 %in_r_V_strb_V, i2 %in_r_V_user_V, i1 %in_r_V_last_V, i5 %in_r_V_id_V, i6 %in_r_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %in_r_V_data_V"   --->   Operation 8 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %in_r_V_keep_V"   --->   Operation 9 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %in_r_V_strb_V"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %in_r_V_user_V"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_r_V_last_V"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %in_r_V_id_V"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %in_r_V_dest_V"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r_V_data_V, i8 %out_r_V_keep_V, i8 %out_r_V_strb_V, i2 %out_r_V_user_V, i1 %out_r_V_last_V, i5 %out_r_V_id_V, i6 %out_r_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %out_r_V_data_V"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %out_r_V_keep_V"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %out_r_V_strb_V"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %out_r_V_user_V"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %out_r_V_last_V"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %out_r_V_id_V"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %out_r_V_dest_V"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln29 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i64 %out_r_V_data_V, i8 %out_r_V_keep_V, i8 %out_r_V_strb_V, i2 %out_r_V_user_V, i1 %out_r_V_last_V, i5 %out_r_V_id_V, i6 %out_r_V_dest_V, void @empty_4" [B_RNI_HLS/apc/src/RNI.cpp:29]   --->   Operation 24 'specaxissidechannel' 'specaxissidechannel_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln29 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i64 %in_r_V_data_V, i8 %in_r_V_keep_V, i8 %in_r_V_strb_V, i2 %in_r_V_user_V, i1 %in_r_V_last_V, i5 %in_r_V_id_V, i6 %in_r_V_dest_V, void @empty_5" [B_RNI_HLS/apc/src/RNI.cpp:29]   --->   Operation 25 'specaxissidechannel' 'specaxissidechannel_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln29 = br void %while.body" [B_RNI_HLS/apc/src/RNI.cpp:29]   --->   Operation 26 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%empty = read i94 @_ssdm_op_Read.axis.volatile.i64P0A.i8P0A.i8P0A.i2P0A.i1P0A.i5P0A.i6P0A, i64 %in_r_V_data_V, i8 %in_r_V_keep_V, i8 %in_r_V_strb_V, i2 %in_r_V_user_V, i1 %in_r_V_last_V, i5 %in_r_V_id_V, i6 %in_r_V_dest_V" [B_RNI_HLS/apc/src/RNI.cpp:34]   --->   Operation 27 'read' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_0 = extractvalue i94 %empty" [B_RNI_HLS/apc/src/RNI.cpp:34]   --->   Operation 28 'extractvalue' 'p_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_s = extractvalue i94 %empty" [B_RNI_HLS/apc/src/RNI.cpp:34]   --->   Operation 29 'extractvalue' 'p_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_1 = extractvalue i94 %empty" [B_RNI_HLS/apc/src/RNI.cpp:34]   --->   Operation 30 'extractvalue' 'p_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_2 = extractvalue i94 %empty" [B_RNI_HLS/apc/src/RNI.cpp:34]   --->   Operation 31 'extractvalue' 'p_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_3 = extractvalue i94 %empty" [B_RNI_HLS/apc/src/RNI.cpp:34]   --->   Operation 32 'extractvalue' 'p_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_4 = extractvalue i94 %empty" [B_RNI_HLS/apc/src/RNI.cpp:34]   --->   Operation 33 'extractvalue' 'p_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_5 = extractvalue i94 %empty" [B_RNI_HLS/apc/src/RNI.cpp:34]   --->   Operation 34 'extractvalue' 'p_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i64 %p_0" [B_RNI_HLS/apc/src/RNI.cpp:34]   --->   Operation 35 'trunc' 'trunc_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i32 %trunc_ln34" [B_RNI_HLS/apc/src/RNI.cpp:36]   --->   Operation 36 'zext' 'zext_ln36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %p_0, i32 32, i32 63" [B_RNI_HLS/apc/src/RNI.cpp:36]   --->   Operation 37 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln36_1 = zext i32 %lshr_ln" [B_RNI_HLS/apc/src/RNI.cpp:36]   --->   Operation 38 'zext' 'zext_ln36_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (6.91ns)   --->   "%mul_ln38 = mul i64 %zext_ln36, i64 %zext_ln36_1" [B_RNI_HLS/apc/src/RNI.cpp:38]   --->   Operation 39 'mul' 'mul_ln38' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln42 = br i1 %p_3, void %if.end, void %while.end" [B_RNI_HLS/apc/src/RNI.cpp:42]   --->   Operation 40 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [B_RNI_HLS/apc/src/RNI.cpp:29]   --->   Operation 41 'specloopname' 'specloopname_ln29' <Predicate = (!p_3)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln29 = br void %while.body" [B_RNI_HLS/apc/src/RNI.cpp:29]   --->   Operation 42 'br' 'br_ln29' <Predicate = (!p_3)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 43 [1/2] (6.91ns)   --->   "%mul_ln38 = mul i64 %zext_ln36, i64 %zext_ln36_1" [B_RNI_HLS/apc/src/RNI.cpp:38]   --->   Operation 43 'mul' 'mul_ln38' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [2/2] (0.00ns)   --->   "%write_ln39 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i2P0A.i1P0A.i5P0A.i6P0A, i64 %out_r_V_data_V, i8 %out_r_V_keep_V, i8 %out_r_V_strb_V, i2 %out_r_V_user_V, i1 %out_r_V_last_V, i5 %out_r_V_id_V, i6 %out_r_V_dest_V, i64 %mul_ln38, i8 %p_s, i8 %p_1, i2 %p_2, i1 %p_3, i5 %p_4, i6 %p_5" [B_RNI_HLS/apc/src/RNI.cpp:39]   --->   Operation 44 'write' 'write_ln39' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 45 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/2] (0.00ns)   --->   "%write_ln39 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i2P0A.i1P0A.i5P0A.i6P0A, i64 %out_r_V_data_V, i8 %out_r_V_keep_V, i8 %out_r_V_strb_V, i2 %out_r_V_user_V, i1 %out_r_V_last_V, i5 %out_r_V_id_V, i6 %out_r_V_dest_V, i64 %mul_ln38, i8 %p_s, i8 %p_1, i2 %p_2, i1 %p_3, i5 %p_4, i6 %p_5" [B_RNI_HLS/apc/src/RNI.cpp:39]   --->   Operation 46 'write' 'write_ln39' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%ret_ln51 = ret" [B_RNI_HLS/apc/src/RNI.cpp:51]   --->   Operation 47 'ret' 'ret_ln51' <Predicate = (p_3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_r_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_r_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_r_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_r_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_r_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_r_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_r_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_r_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_r_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_r_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_r_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_r_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_r_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln12       (spectopmodule      ) [ 0000]
specinterface_ln0        (specinterface      ) [ 0000]
specbitsmap_ln0          (specbitsmap        ) [ 0000]
specbitsmap_ln0          (specbitsmap        ) [ 0000]
specbitsmap_ln0          (specbitsmap        ) [ 0000]
specbitsmap_ln0          (specbitsmap        ) [ 0000]
specbitsmap_ln0          (specbitsmap        ) [ 0000]
specbitsmap_ln0          (specbitsmap        ) [ 0000]
specbitsmap_ln0          (specbitsmap        ) [ 0000]
specinterface_ln0        (specinterface      ) [ 0000]
specbitsmap_ln0          (specbitsmap        ) [ 0000]
specbitsmap_ln0          (specbitsmap        ) [ 0000]
specbitsmap_ln0          (specbitsmap        ) [ 0000]
specbitsmap_ln0          (specbitsmap        ) [ 0000]
specbitsmap_ln0          (specbitsmap        ) [ 0000]
specbitsmap_ln0          (specbitsmap        ) [ 0000]
specbitsmap_ln0          (specbitsmap        ) [ 0000]
specinterface_ln0        (specinterface      ) [ 0000]
specaxissidechannel_ln29 (specaxissidechannel) [ 0000]
specaxissidechannel_ln29 (specaxissidechannel) [ 0000]
br_ln29                  (br                 ) [ 0000]
empty                    (read               ) [ 0000]
p_0                      (extractvalue       ) [ 0000]
p_s                      (extractvalue       ) [ 0111]
p_1                      (extractvalue       ) [ 0111]
p_2                      (extractvalue       ) [ 0111]
p_3                      (extractvalue       ) [ 0111]
p_4                      (extractvalue       ) [ 0111]
p_5                      (extractvalue       ) [ 0111]
trunc_ln34               (trunc              ) [ 0000]
zext_ln36                (zext               ) [ 0110]
lshr_ln                  (partselect         ) [ 0000]
zext_ln36_1              (zext               ) [ 0110]
br_ln42                  (br                 ) [ 0000]
specloopname_ln29        (specloopname       ) [ 0000]
br_ln29                  (br                 ) [ 0000]
mul_ln38                 (mul                ) [ 0101]
specpipeline_ln0         (specpipeline       ) [ 0000]
write_ln39               (write              ) [ 0000]
ret_ln51                 (ret                ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_r_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_r_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_r_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_r_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="in_r_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="in_r_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_r_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="out_r_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="out_r_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="out_r_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="out_r_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="out_r_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="out_r_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i64P0A.i8P0A.i8P0A.i2P0A.i1P0A.i5P0A.i6P0A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i2P0A.i1P0A.i5P0A.i6P0A"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="empty_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="94" slack="0"/>
<pin id="78" dir="0" index="1" bw="64" slack="0"/>
<pin id="79" dir="0" index="2" bw="8" slack="0"/>
<pin id="80" dir="0" index="3" bw="8" slack="0"/>
<pin id="81" dir="0" index="4" bw="2" slack="0"/>
<pin id="82" dir="0" index="5" bw="1" slack="0"/>
<pin id="83" dir="0" index="6" bw="5" slack="0"/>
<pin id="84" dir="0" index="7" bw="6" slack="0"/>
<pin id="85" dir="1" index="8" bw="94" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_write_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="0" slack="0"/>
<pin id="96" dir="0" index="1" bw="64" slack="0"/>
<pin id="97" dir="0" index="2" bw="8" slack="0"/>
<pin id="98" dir="0" index="3" bw="8" slack="0"/>
<pin id="99" dir="0" index="4" bw="2" slack="0"/>
<pin id="100" dir="0" index="5" bw="1" slack="0"/>
<pin id="101" dir="0" index="6" bw="5" slack="0"/>
<pin id="102" dir="0" index="7" bw="6" slack="0"/>
<pin id="103" dir="0" index="8" bw="64" slack="0"/>
<pin id="104" dir="0" index="9" bw="8" slack="1"/>
<pin id="105" dir="0" index="10" bw="8" slack="1"/>
<pin id="106" dir="0" index="11" bw="2" slack="1"/>
<pin id="107" dir="0" index="12" bw="1" slack="1"/>
<pin id="108" dir="0" index="13" bw="5" slack="1"/>
<pin id="109" dir="0" index="14" bw="6" slack="1"/>
<pin id="110" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln39/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="32" slack="0"/>
<pin id="122" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln38/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="p_0_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="94" slack="0"/>
<pin id="126" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_0/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="p_s_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="94" slack="0"/>
<pin id="130" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_s/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="p_1_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="94" slack="0"/>
<pin id="134" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_1/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="p_2_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="94" slack="0"/>
<pin id="138" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_2/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="p_3_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="94" slack="0"/>
<pin id="142" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_3/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="p_4_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="94" slack="0"/>
<pin id="146" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_4/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="p_5_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="94" slack="0"/>
<pin id="150" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_5/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="trunc_ln34_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="64" slack="0"/>
<pin id="154" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="zext_ln36_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="lshr_ln_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="0" index="1" bw="64" slack="0"/>
<pin id="164" dir="0" index="2" bw="7" slack="0"/>
<pin id="165" dir="0" index="3" bw="7" slack="0"/>
<pin id="166" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="zext_ln36_1_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_1/1 "/>
</bind>
</comp>

<comp id="176" class="1005" name="p_s_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="8" slack="1"/>
<pin id="178" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_s "/>
</bind>
</comp>

<comp id="181" class="1005" name="p_1_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="8" slack="1"/>
<pin id="183" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_1 "/>
</bind>
</comp>

<comp id="186" class="1005" name="p_2_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="2" slack="1"/>
<pin id="188" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_2 "/>
</bind>
</comp>

<comp id="191" class="1005" name="p_3_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="1"/>
<pin id="193" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_3 "/>
</bind>
</comp>

<comp id="196" class="1005" name="p_4_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="5" slack="1"/>
<pin id="198" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_4 "/>
</bind>
</comp>

<comp id="201" class="1005" name="p_5_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="6" slack="1"/>
<pin id="203" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_5 "/>
</bind>
</comp>

<comp id="206" class="1005" name="zext_ln36_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="64" slack="1"/>
<pin id="208" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln36 "/>
</bind>
</comp>

<comp id="211" class="1005" name="zext_ln36_1_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="64" slack="1"/>
<pin id="213" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln36_1 "/>
</bind>
</comp>

<comp id="216" class="1005" name="mul_ln38_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="64" slack="1"/>
<pin id="218" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln38 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="86"><net_src comp="58" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="2" pin="0"/><net_sink comp="76" pin=2"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="76" pin=3"/></net>

<net id="90"><net_src comp="6" pin="0"/><net_sink comp="76" pin=4"/></net>

<net id="91"><net_src comp="8" pin="0"/><net_sink comp="76" pin=5"/></net>

<net id="92"><net_src comp="10" pin="0"/><net_sink comp="76" pin=6"/></net>

<net id="93"><net_src comp="12" pin="0"/><net_sink comp="76" pin=7"/></net>

<net id="111"><net_src comp="70" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="112"><net_src comp="14" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="113"><net_src comp="16" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="114"><net_src comp="18" pin="0"/><net_sink comp="94" pin=3"/></net>

<net id="115"><net_src comp="20" pin="0"/><net_sink comp="94" pin=4"/></net>

<net id="116"><net_src comp="22" pin="0"/><net_sink comp="94" pin=5"/></net>

<net id="117"><net_src comp="24" pin="0"/><net_sink comp="94" pin=6"/></net>

<net id="118"><net_src comp="26" pin="0"/><net_sink comp="94" pin=7"/></net>

<net id="123"><net_src comp="119" pin="2"/><net_sink comp="94" pin=8"/></net>

<net id="127"><net_src comp="76" pin="8"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="76" pin="8"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="76" pin="8"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="76" pin="8"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="76" pin="8"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="76" pin="8"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="76" pin="8"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="124" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="152" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="156" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="167"><net_src comp="60" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="168"><net_src comp="124" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="169"><net_src comp="62" pin="0"/><net_sink comp="161" pin=2"/></net>

<net id="170"><net_src comp="64" pin="0"/><net_sink comp="161" pin=3"/></net>

<net id="174"><net_src comp="161" pin="4"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="179"><net_src comp="128" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="94" pin=9"/></net>

<net id="184"><net_src comp="132" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="94" pin=10"/></net>

<net id="189"><net_src comp="136" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="94" pin=11"/></net>

<net id="194"><net_src comp="140" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="94" pin=12"/></net>

<net id="199"><net_src comp="144" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="94" pin=13"/></net>

<net id="204"><net_src comp="148" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="94" pin=14"/></net>

<net id="209"><net_src comp="156" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="214"><net_src comp="171" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="219"><net_src comp="119" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="94" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r_V_data_V | {3 }
	Port: out_r_V_keep_V | {3 }
	Port: out_r_V_strb_V | {3 }
	Port: out_r_V_user_V | {3 }
	Port: out_r_V_last_V | {3 }
	Port: out_r_V_id_V | {3 }
	Port: out_r_V_dest_V | {3 }
 - Input state : 
	Port: RNI_func : in_r_V_data_V | {1 }
	Port: RNI_func : in_r_V_keep_V | {1 }
	Port: RNI_func : in_r_V_strb_V | {1 }
	Port: RNI_func : in_r_V_user_V | {1 }
	Port: RNI_func : in_r_V_last_V | {1 }
	Port: RNI_func : in_r_V_id_V | {1 }
	Port: RNI_func : in_r_V_dest_V | {1 }
  - Chain level:
	State 1
		trunc_ln34 : 1
		zext_ln36 : 2
		lshr_ln : 1
		zext_ln36_1 : 2
		mul_ln38 : 3
		br_ln42 : 1
	State 2
		write_ln39 : 1
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |   DSP   |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|    mul   |     grp_fu_119     |    4    |   165   |    50   |
|----------|--------------------|---------|---------|---------|
|   read   |  empty_read_fu_76  |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   write  |   grp_write_fu_94  |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |     p_0_fu_124     |    0    |    0    |    0    |
|          |     p_s_fu_128     |    0    |    0    |    0    |
|          |     p_1_fu_132     |    0    |    0    |    0    |
|extractvalue|     p_2_fu_136     |    0    |    0    |    0    |
|          |     p_3_fu_140     |    0    |    0    |    0    |
|          |     p_4_fu_144     |    0    |    0    |    0    |
|          |     p_5_fu_148     |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   trunc  |  trunc_ln34_fu_152 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   zext   |  zext_ln36_fu_156  |    0    |    0    |    0    |
|          | zext_ln36_1_fu_171 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|partselect|   lshr_ln_fu_161   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    4    |   165   |    50   |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|  mul_ln38_reg_216 |   64   |
|    p_1_reg_181    |    8   |
|    p_2_reg_186    |    2   |
|    p_3_reg_191    |    1   |
|    p_4_reg_196    |    5   |
|    p_5_reg_201    |    6   |
|    p_s_reg_176    |    8   |
|zext_ln36_1_reg_211|   64   |
| zext_ln36_reg_206 |   64   |
+-------------------+--------+
|       Total       |   222  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_94 |  p8  |   2  |  64  |   128  ||    9    |
|    grp_fu_119   |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_119   |  p1  |   2  |  32  |   64   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   256  ||  4.764  ||    27   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |   165  |   50   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   27   |
|  Register |    -   |    -   |   222  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    4   |   387  |   77   |
+-----------+--------+--------+--------+--------+
