#ifndef __VIVADO_SYNTH__
#include <fstream>
using namespace std;

  // Debug utility
  ofstream* global_debug_handle;

#endif //__VIVADO_SYNTH__
#include "pwls_ur_16_opt_compute_units.h"

#include "hw_classes.h"

struct input_input_update_0_write0_merged_banks_1_cache {
	// RAM Box: {[0, 1904], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_update_0_write1_merged_banks_1_cache {
	// RAM Box: {[0, 1905], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_update_0_write10_merged_banks_1_cache {
	// RAM Box: {[0, 1914], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_update_0_write11_merged_banks_1_cache {
	// RAM Box: {[0, 1915], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_update_0_write12_merged_banks_1_cache {
	// RAM Box: {[0, 1916], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_update_0_write13_merged_banks_1_cache {
	// RAM Box: {[0, 1917], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_update_0_write14_merged_banks_1_cache {
	// RAM Box: {[0, 1918], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_update_0_write15_merged_banks_1_cache {
	// RAM Box: {[0, 1919], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_update_0_write2_merged_banks_1_cache {
	// RAM Box: {[0, 1906], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_update_0_write3_merged_banks_1_cache {
	// RAM Box: {[0, 1907], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_update_0_write4_merged_banks_1_cache {
	// RAM Box: {[0, 1908], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_update_0_write5_merged_banks_1_cache {
	// RAM Box: {[0, 1909], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_update_0_write6_merged_banks_1_cache {
	// RAM Box: {[0, 1910], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_update_0_write7_merged_banks_1_cache {
	// RAM Box: {[0, 1911], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_update_0_write8_merged_banks_1_cache {
	// RAM Box: {[0, 1912], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_input_update_0_write9_merged_banks_1_cache {
	// RAM Box: {[0, 1913], [0, 1079]}
	// Capacity: 1
	// # of read delays: 1
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct input_cache {
  input_input_update_0_write0_merged_banks_1_cache input_input_update_0_write0_merged_banks_1;
  input_input_update_0_write1_merged_banks_1_cache input_input_update_0_write1_merged_banks_1;
  input_input_update_0_write10_merged_banks_1_cache input_input_update_0_write10_merged_banks_1;
  input_input_update_0_write11_merged_banks_1_cache input_input_update_0_write11_merged_banks_1;
  input_input_update_0_write12_merged_banks_1_cache input_input_update_0_write12_merged_banks_1;
  input_input_update_0_write13_merged_banks_1_cache input_input_update_0_write13_merged_banks_1;
  input_input_update_0_write14_merged_banks_1_cache input_input_update_0_write14_merged_banks_1;
  input_input_update_0_write15_merged_banks_1_cache input_input_update_0_write15_merged_banks_1;
  input_input_update_0_write2_merged_banks_1_cache input_input_update_0_write2_merged_banks_1;
  input_input_update_0_write3_merged_banks_1_cache input_input_update_0_write3_merged_banks_1;
  input_input_update_0_write4_merged_banks_1_cache input_input_update_0_write4_merged_banks_1;
  input_input_update_0_write5_merged_banks_1_cache input_input_update_0_write5_merged_banks_1;
  input_input_update_0_write6_merged_banks_1_cache input_input_update_0_write6_merged_banks_1;
  input_input_update_0_write7_merged_banks_1_cache input_input_update_0_write7_merged_banks_1;
  input_input_update_0_write8_merged_banks_1_cache input_input_update_0_write8_merged_banks_1;
  input_input_update_0_write9_merged_banks_1_cache input_input_update_0_write9_merged_banks_1;
};



inline void input_input_update_0_write0_write(hw_uint<16>& input_input_update_0_write0, input_cache& input, int d0, int d1) {
  input.input_input_update_0_write0_merged_banks_1.push(input_input_update_0_write0);
}

inline void input_input_update_0_write1_write(hw_uint<16>& input_input_update_0_write1, input_cache& input, int d0, int d1) {
  input.input_input_update_0_write1_merged_banks_1.push(input_input_update_0_write1);
}

inline void input_input_update_0_write10_write(hw_uint<16>& input_input_update_0_write10, input_cache& input, int d0, int d1) {
  input.input_input_update_0_write10_merged_banks_1.push(input_input_update_0_write10);
}

inline void input_input_update_0_write11_write(hw_uint<16>& input_input_update_0_write11, input_cache& input, int d0, int d1) {
  input.input_input_update_0_write11_merged_banks_1.push(input_input_update_0_write11);
}

inline void input_input_update_0_write12_write(hw_uint<16>& input_input_update_0_write12, input_cache& input, int d0, int d1) {
  input.input_input_update_0_write12_merged_banks_1.push(input_input_update_0_write12);
}

inline void input_input_update_0_write13_write(hw_uint<16>& input_input_update_0_write13, input_cache& input, int d0, int d1) {
  input.input_input_update_0_write13_merged_banks_1.push(input_input_update_0_write13);
}

inline void input_input_update_0_write14_write(hw_uint<16>& input_input_update_0_write14, input_cache& input, int d0, int d1) {
  input.input_input_update_0_write14_merged_banks_1.push(input_input_update_0_write14);
}

inline void input_input_update_0_write15_write(hw_uint<16>& input_input_update_0_write15, input_cache& input, int d0, int d1) {
  input.input_input_update_0_write15_merged_banks_1.push(input_input_update_0_write15);
}

inline void input_input_update_0_write2_write(hw_uint<16>& input_input_update_0_write2, input_cache& input, int d0, int d1) {
  input.input_input_update_0_write2_merged_banks_1.push(input_input_update_0_write2);
}

inline void input_input_update_0_write3_write(hw_uint<16>& input_input_update_0_write3, input_cache& input, int d0, int d1) {
  input.input_input_update_0_write3_merged_banks_1.push(input_input_update_0_write3);
}

inline void input_input_update_0_write4_write(hw_uint<16>& input_input_update_0_write4, input_cache& input, int d0, int d1) {
  input.input_input_update_0_write4_merged_banks_1.push(input_input_update_0_write4);
}

inline void input_input_update_0_write5_write(hw_uint<16>& input_input_update_0_write5, input_cache& input, int d0, int d1) {
  input.input_input_update_0_write5_merged_banks_1.push(input_input_update_0_write5);
}

inline void input_input_update_0_write6_write(hw_uint<16>& input_input_update_0_write6, input_cache& input, int d0, int d1) {
  input.input_input_update_0_write6_merged_banks_1.push(input_input_update_0_write6);
}

inline void input_input_update_0_write7_write(hw_uint<16>& input_input_update_0_write7, input_cache& input, int d0, int d1) {
  input.input_input_update_0_write7_merged_banks_1.push(input_input_update_0_write7);
}

inline void input_input_update_0_write8_write(hw_uint<16>& input_input_update_0_write8, input_cache& input, int d0, int d1) {
  input.input_input_update_0_write8_merged_banks_1.push(input_input_update_0_write8);
}

inline void input_input_update_0_write9_write(hw_uint<16>& input_input_update_0_write9, input_cache& input, int d0, int d1) {
  input.input_input_update_0_write9_merged_banks_1.push(input_input_update_0_write9);
}

inline hw_uint<16> pwls_ur_16_rd0_select(input_cache& input, int d0, int d1) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // pwls_ur_16_rd0 read pattern: { pwls_ur_16_update_0[d0, d1] -> input[16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { pwls_ur_16_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // DD fold: {  }
  auto value_input_input_update_0_write0 = input.input_input_update_0_write0_merged_banks_1.peek(/* one reader or all rams */ 0);
  return value_input_input_update_0_write0;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<16> pwls_ur_16_rd1_select(input_cache& input, int d0, int d1) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // pwls_ur_16_rd1 read pattern: { pwls_ur_16_update_0[d0, d1] -> input[1 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { pwls_ur_16_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // DD fold: {  }
  auto value_input_input_update_0_write1 = input.input_input_update_0_write1_merged_banks_1.peek(/* one reader or all rams */ 0);
  return value_input_input_update_0_write1;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<16> pwls_ur_16_rd10_select(input_cache& input, int d0, int d1) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // pwls_ur_16_rd10 read pattern: { pwls_ur_16_update_0[d0, d1] -> input[10 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { pwls_ur_16_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // DD fold: {  }
  auto value_input_input_update_0_write10 = input.input_input_update_0_write10_merged_banks_1.peek(/* one reader or all rams */ 0);
  return value_input_input_update_0_write10;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<16> pwls_ur_16_rd11_select(input_cache& input, int d0, int d1) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // pwls_ur_16_rd11 read pattern: { pwls_ur_16_update_0[d0, d1] -> input[11 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { pwls_ur_16_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // DD fold: {  }
  auto value_input_input_update_0_write11 = input.input_input_update_0_write11_merged_banks_1.peek(/* one reader or all rams */ 0);
  return value_input_input_update_0_write11;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<16> pwls_ur_16_rd12_select(input_cache& input, int d0, int d1) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // pwls_ur_16_rd12 read pattern: { pwls_ur_16_update_0[d0, d1] -> input[12 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { pwls_ur_16_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // DD fold: {  }
  auto value_input_input_update_0_write12 = input.input_input_update_0_write12_merged_banks_1.peek(/* one reader or all rams */ 0);
  return value_input_input_update_0_write12;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<16> pwls_ur_16_rd13_select(input_cache& input, int d0, int d1) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // pwls_ur_16_rd13 read pattern: { pwls_ur_16_update_0[d0, d1] -> input[13 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { pwls_ur_16_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // DD fold: {  }
  auto value_input_input_update_0_write13 = input.input_input_update_0_write13_merged_banks_1.peek(/* one reader or all rams */ 0);
  return value_input_input_update_0_write13;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<16> pwls_ur_16_rd14_select(input_cache& input, int d0, int d1) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // pwls_ur_16_rd14 read pattern: { pwls_ur_16_update_0[d0, d1] -> input[14 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { pwls_ur_16_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // DD fold: {  }
  auto value_input_input_update_0_write14 = input.input_input_update_0_write14_merged_banks_1.peek(/* one reader or all rams */ 0);
  return value_input_input_update_0_write14;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<16> pwls_ur_16_rd15_select(input_cache& input, int d0, int d1) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // pwls_ur_16_rd15 read pattern: { pwls_ur_16_update_0[d0, d1] -> input[15 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { pwls_ur_16_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // DD fold: {  }
  auto value_input_input_update_0_write15 = input.input_input_update_0_write15_merged_banks_1.peek(/* one reader or all rams */ 0);
  return value_input_input_update_0_write15;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<16> pwls_ur_16_rd2_select(input_cache& input, int d0, int d1) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // pwls_ur_16_rd2 read pattern: { pwls_ur_16_update_0[d0, d1] -> input[2 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { pwls_ur_16_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // DD fold: {  }
  auto value_input_input_update_0_write2 = input.input_input_update_0_write2_merged_banks_1.peek(/* one reader or all rams */ 0);
  return value_input_input_update_0_write2;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<16> pwls_ur_16_rd3_select(input_cache& input, int d0, int d1) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // pwls_ur_16_rd3 read pattern: { pwls_ur_16_update_0[d0, d1] -> input[3 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { pwls_ur_16_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // DD fold: {  }
  auto value_input_input_update_0_write3 = input.input_input_update_0_write3_merged_banks_1.peek(/* one reader or all rams */ 0);
  return value_input_input_update_0_write3;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<16> pwls_ur_16_rd4_select(input_cache& input, int d0, int d1) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // pwls_ur_16_rd4 read pattern: { pwls_ur_16_update_0[d0, d1] -> input[4 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { pwls_ur_16_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // DD fold: {  }
  auto value_input_input_update_0_write4 = input.input_input_update_0_write4_merged_banks_1.peek(/* one reader or all rams */ 0);
  return value_input_input_update_0_write4;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<16> pwls_ur_16_rd5_select(input_cache& input, int d0, int d1) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // pwls_ur_16_rd5 read pattern: { pwls_ur_16_update_0[d0, d1] -> input[5 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { pwls_ur_16_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // DD fold: {  }
  auto value_input_input_update_0_write5 = input.input_input_update_0_write5_merged_banks_1.peek(/* one reader or all rams */ 0);
  return value_input_input_update_0_write5;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<16> pwls_ur_16_rd6_select(input_cache& input, int d0, int d1) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // pwls_ur_16_rd6 read pattern: { pwls_ur_16_update_0[d0, d1] -> input[6 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { pwls_ur_16_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // DD fold: {  }
  auto value_input_input_update_0_write6 = input.input_input_update_0_write6_merged_banks_1.peek(/* one reader or all rams */ 0);
  return value_input_input_update_0_write6;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<16> pwls_ur_16_rd7_select(input_cache& input, int d0, int d1) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // pwls_ur_16_rd7 read pattern: { pwls_ur_16_update_0[d0, d1] -> input[7 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { pwls_ur_16_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // DD fold: {  }
  auto value_input_input_update_0_write7 = input.input_input_update_0_write7_merged_banks_1.peek(/* one reader or all rams */ 0);
  return value_input_input_update_0_write7;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<16> pwls_ur_16_rd8_select(input_cache& input, int d0, int d1) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // pwls_ur_16_rd8 read pattern: { pwls_ur_16_update_0[d0, d1] -> input[8 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { pwls_ur_16_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // DD fold: {  }
  auto value_input_input_update_0_write8 = input.input_input_update_0_write8_merged_banks_1.peek(/* one reader or all rams */ 0);
  return value_input_input_update_0_write8;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

inline hw_uint<16> pwls_ur_16_rd9_select(input_cache& input, int d0, int d1) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // pwls_ur_16_rd9 read pattern: { pwls_ur_16_update_0[d0, d1] -> input[9 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Read schedule : { pwls_ur_16_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 119 and 0 <= d1 <= 1079 }
  // DD fold: {  }
  auto value_input_input_update_0_write9 = input.input_input_update_0_write9_merged_banks_1.peek(/* one reader or all rams */ 0);
  return value_input_input_update_0_write9;
#ifndef __VIVADO_SYNTH__
	cout << "Error: Unsupported offsets: " << " d0 = " << d0  << " d1 = " << d1  << endl;
	assert(false);
	return 0;
#endif //__VIVADO_SYNTH__
}

// # of bundles = 2
// input_update_0_write
//	input_input_update_0_write0
//	input_input_update_0_write1
//	input_input_update_0_write2
//	input_input_update_0_write3
//	input_input_update_0_write4
//	input_input_update_0_write5
//	input_input_update_0_write6
//	input_input_update_0_write7
//	input_input_update_0_write8
//	input_input_update_0_write9
//	input_input_update_0_write10
//	input_input_update_0_write11
//	input_input_update_0_write12
//	input_input_update_0_write13
//	input_input_update_0_write14
//	input_input_update_0_write15
inline void input_input_update_0_write_bundle_write(hw_uint<256>& input_update_0_write, input_cache& input, int d0, int d1) {
	hw_uint<16> input_input_update_0_write0_res = input_update_0_write.extract<0, 15>();
	input_input_update_0_write0_write(input_input_update_0_write0_res, input, d0, d1);
	hw_uint<16> input_input_update_0_write1_res = input_update_0_write.extract<16, 31>();
	input_input_update_0_write1_write(input_input_update_0_write1_res, input, d0, d1);
	hw_uint<16> input_input_update_0_write2_res = input_update_0_write.extract<32, 47>();
	input_input_update_0_write2_write(input_input_update_0_write2_res, input, d0, d1);
	hw_uint<16> input_input_update_0_write3_res = input_update_0_write.extract<48, 63>();
	input_input_update_0_write3_write(input_input_update_0_write3_res, input, d0, d1);
	hw_uint<16> input_input_update_0_write4_res = input_update_0_write.extract<64, 79>();
	input_input_update_0_write4_write(input_input_update_0_write4_res, input, d0, d1);
	hw_uint<16> input_input_update_0_write5_res = input_update_0_write.extract<80, 95>();
	input_input_update_0_write5_write(input_input_update_0_write5_res, input, d0, d1);
	hw_uint<16> input_input_update_0_write6_res = input_update_0_write.extract<96, 111>();
	input_input_update_0_write6_write(input_input_update_0_write6_res, input, d0, d1);
	hw_uint<16> input_input_update_0_write7_res = input_update_0_write.extract<112, 127>();
	input_input_update_0_write7_write(input_input_update_0_write7_res, input, d0, d1);
	hw_uint<16> input_input_update_0_write8_res = input_update_0_write.extract<128, 143>();
	input_input_update_0_write8_write(input_input_update_0_write8_res, input, d0, d1);
	hw_uint<16> input_input_update_0_write9_res = input_update_0_write.extract<144, 159>();
	input_input_update_0_write9_write(input_input_update_0_write9_res, input, d0, d1);
	hw_uint<16> input_input_update_0_write10_res = input_update_0_write.extract<160, 175>();
	input_input_update_0_write10_write(input_input_update_0_write10_res, input, d0, d1);
	hw_uint<16> input_input_update_0_write11_res = input_update_0_write.extract<176, 191>();
	input_input_update_0_write11_write(input_input_update_0_write11_res, input, d0, d1);
	hw_uint<16> input_input_update_0_write12_res = input_update_0_write.extract<192, 207>();
	input_input_update_0_write12_write(input_input_update_0_write12_res, input, d0, d1);
	hw_uint<16> input_input_update_0_write13_res = input_update_0_write.extract<208, 223>();
	input_input_update_0_write13_write(input_input_update_0_write13_res, input, d0, d1);
	hw_uint<16> input_input_update_0_write14_res = input_update_0_write.extract<224, 239>();
	input_input_update_0_write14_write(input_input_update_0_write14_res, input, d0, d1);
	hw_uint<16> input_input_update_0_write15_res = input_update_0_write.extract<240, 255>();
	input_input_update_0_write15_write(input_input_update_0_write15_res, input, d0, d1);
}

// pwls_ur_16_update_0_read
//	pwls_ur_16_rd0
//	pwls_ur_16_rd1
//	pwls_ur_16_rd2
//	pwls_ur_16_rd3
//	pwls_ur_16_rd4
//	pwls_ur_16_rd5
//	pwls_ur_16_rd6
//	pwls_ur_16_rd7
//	pwls_ur_16_rd8
//	pwls_ur_16_rd9
//	pwls_ur_16_rd10
//	pwls_ur_16_rd11
//	pwls_ur_16_rd12
//	pwls_ur_16_rd13
//	pwls_ur_16_rd14
//	pwls_ur_16_rd15
inline hw_uint<256> input_pwls_ur_16_update_0_read_bundle_read(input_cache& input, int d0, int d1) {
  // # of ports in bundle: 16
    // pwls_ur_16_rd0
    // pwls_ur_16_rd1
    // pwls_ur_16_rd2
    // pwls_ur_16_rd3
    // pwls_ur_16_rd4
    // pwls_ur_16_rd5
    // pwls_ur_16_rd6
    // pwls_ur_16_rd7
    // pwls_ur_16_rd8
    // pwls_ur_16_rd9
    // pwls_ur_16_rd10
    // pwls_ur_16_rd11
    // pwls_ur_16_rd12
    // pwls_ur_16_rd13
    // pwls_ur_16_rd14
    // pwls_ur_16_rd15

	hw_uint<256> result;
	hw_uint<16> pwls_ur_16_rd0_res = pwls_ur_16_rd0_select(input, d0, d1);
	set_at<0, 256>(result, pwls_ur_16_rd0_res);
	hw_uint<16> pwls_ur_16_rd1_res = pwls_ur_16_rd1_select(input, d0, d1);
	set_at<16, 256>(result, pwls_ur_16_rd1_res);
	hw_uint<16> pwls_ur_16_rd2_res = pwls_ur_16_rd2_select(input, d0, d1);
	set_at<32, 256>(result, pwls_ur_16_rd2_res);
	hw_uint<16> pwls_ur_16_rd3_res = pwls_ur_16_rd3_select(input, d0, d1);
	set_at<48, 256>(result, pwls_ur_16_rd3_res);
	hw_uint<16> pwls_ur_16_rd4_res = pwls_ur_16_rd4_select(input, d0, d1);
	set_at<64, 256>(result, pwls_ur_16_rd4_res);
	hw_uint<16> pwls_ur_16_rd5_res = pwls_ur_16_rd5_select(input, d0, d1);
	set_at<80, 256>(result, pwls_ur_16_rd5_res);
	hw_uint<16> pwls_ur_16_rd6_res = pwls_ur_16_rd6_select(input, d0, d1);
	set_at<96, 256>(result, pwls_ur_16_rd6_res);
	hw_uint<16> pwls_ur_16_rd7_res = pwls_ur_16_rd7_select(input, d0, d1);
	set_at<112, 256>(result, pwls_ur_16_rd7_res);
	hw_uint<16> pwls_ur_16_rd8_res = pwls_ur_16_rd8_select(input, d0, d1);
	set_at<128, 256>(result, pwls_ur_16_rd8_res);
	hw_uint<16> pwls_ur_16_rd9_res = pwls_ur_16_rd9_select(input, d0, d1);
	set_at<144, 256>(result, pwls_ur_16_rd9_res);
	hw_uint<16> pwls_ur_16_rd10_res = pwls_ur_16_rd10_select(input, d0, d1);
	set_at<160, 256>(result, pwls_ur_16_rd10_res);
	hw_uint<16> pwls_ur_16_rd11_res = pwls_ur_16_rd11_select(input, d0, d1);
	set_at<176, 256>(result, pwls_ur_16_rd11_res);
	hw_uint<16> pwls_ur_16_rd12_res = pwls_ur_16_rd12_select(input, d0, d1);
	set_at<192, 256>(result, pwls_ur_16_rd12_res);
	hw_uint<16> pwls_ur_16_rd13_res = pwls_ur_16_rd13_select(input, d0, d1);
	set_at<208, 256>(result, pwls_ur_16_rd13_res);
	hw_uint<16> pwls_ur_16_rd14_res = pwls_ur_16_rd14_select(input, d0, d1);
	set_at<224, 256>(result, pwls_ur_16_rd14_res);
	hw_uint<16> pwls_ur_16_rd15_res = pwls_ur_16_rd15_select(input, d0, d1);
	set_at<240, 256>(result, pwls_ur_16_rd15_res);
	return result;
}



// Operation logic
inline void pwls_ur_16_update_0(input_cache& input, HWStream<hw_uint<256> >& /* buffer_args num ports = 16 */pwls_ur_16, int d0, int d1) {
	// Consume: input
	auto input_0_c__0_value = input_pwls_ur_16_update_0_read_bundle_read(input/* source_delay */, d0, d1);

#ifndef __VIVADO_SYNTH__
  *global_debug_handle << "pwls_ur_16_update_0_input," << d0<< "," << d1<< "," <<  input_0_c__0_value << endl;
#endif //__VIVADO_SYNTH__

	auto compute_result = pwls_ur_16_generated_compute_unrolled_16(input_0_c__0_value);
	// Produce: pwls_ur_16
	pwls_ur_16.write(compute_result);

#ifndef __VIVADO_SYNTH__
  hw_uint<256> debug_compute_result(compute_result);
  hw_uint<16> debug_compute_result_lane_0;
  set_at<0, 16, 16>(debug_compute_result_lane_0, debug_compute_result.extract<0, 15>());
  hw_uint<16> debug_compute_result_lane_1;
  set_at<0, 16, 16>(debug_compute_result_lane_1, debug_compute_result.extract<16, 31>());
  hw_uint<16> debug_compute_result_lane_2;
  set_at<0, 16, 16>(debug_compute_result_lane_2, debug_compute_result.extract<32, 47>());
  hw_uint<16> debug_compute_result_lane_3;
  set_at<0, 16, 16>(debug_compute_result_lane_3, debug_compute_result.extract<48, 63>());
  hw_uint<16> debug_compute_result_lane_4;
  set_at<0, 16, 16>(debug_compute_result_lane_4, debug_compute_result.extract<64, 79>());
  hw_uint<16> debug_compute_result_lane_5;
  set_at<0, 16, 16>(debug_compute_result_lane_5, debug_compute_result.extract<80, 95>());
  hw_uint<16> debug_compute_result_lane_6;
  set_at<0, 16, 16>(debug_compute_result_lane_6, debug_compute_result.extract<96, 111>());
  hw_uint<16> debug_compute_result_lane_7;
  set_at<0, 16, 16>(debug_compute_result_lane_7, debug_compute_result.extract<112, 127>());
  hw_uint<16> debug_compute_result_lane_8;
  set_at<0, 16, 16>(debug_compute_result_lane_8, debug_compute_result.extract<128, 143>());
  hw_uint<16> debug_compute_result_lane_9;
  set_at<0, 16, 16>(debug_compute_result_lane_9, debug_compute_result.extract<144, 159>());
  hw_uint<16> debug_compute_result_lane_10;
  set_at<0, 16, 16>(debug_compute_result_lane_10, debug_compute_result.extract<160, 175>());
  hw_uint<16> debug_compute_result_lane_11;
  set_at<0, 16, 16>(debug_compute_result_lane_11, debug_compute_result.extract<176, 191>());
  hw_uint<16> debug_compute_result_lane_12;
  set_at<0, 16, 16>(debug_compute_result_lane_12, debug_compute_result.extract<192, 207>());
  hw_uint<16> debug_compute_result_lane_13;
  set_at<0, 16, 16>(debug_compute_result_lane_13, debug_compute_result.extract<208, 223>());
  hw_uint<16> debug_compute_result_lane_14;
  set_at<0, 16, 16>(debug_compute_result_lane_14, debug_compute_result.extract<224, 239>());
  hw_uint<16> debug_compute_result_lane_15;
  set_at<0, 16, 16>(debug_compute_result_lane_15, debug_compute_result.extract<240, 255>());
  *global_debug_handle << "pwls_ur_16_update_0," << (16*d0 + 0) << ", " << d1<< "," <<  debug_compute_result_lane_0 << endl;
  *global_debug_handle << "pwls_ur_16_update_0," << (16*d0 + 1) << ", " << d1<< "," <<  debug_compute_result_lane_1 << endl;
  *global_debug_handle << "pwls_ur_16_update_0," << (16*d0 + 2) << ", " << d1<< "," <<  debug_compute_result_lane_2 << endl;
  *global_debug_handle << "pwls_ur_16_update_0," << (16*d0 + 3) << ", " << d1<< "," <<  debug_compute_result_lane_3 << endl;
  *global_debug_handle << "pwls_ur_16_update_0," << (16*d0 + 4) << ", " << d1<< "," <<  debug_compute_result_lane_4 << endl;
  *global_debug_handle << "pwls_ur_16_update_0," << (16*d0 + 5) << ", " << d1<< "," <<  debug_compute_result_lane_5 << endl;
  *global_debug_handle << "pwls_ur_16_update_0," << (16*d0 + 6) << ", " << d1<< "," <<  debug_compute_result_lane_6 << endl;
  *global_debug_handle << "pwls_ur_16_update_0," << (16*d0 + 7) << ", " << d1<< "," <<  debug_compute_result_lane_7 << endl;
  *global_debug_handle << "pwls_ur_16_update_0," << (16*d0 + 8) << ", " << d1<< "," <<  debug_compute_result_lane_8 << endl;
  *global_debug_handle << "pwls_ur_16_update_0," << (16*d0 + 9) << ", " << d1<< "," <<  debug_compute_result_lane_9 << endl;
  *global_debug_handle << "pwls_ur_16_update_0," << (16*d0 + 10) << ", " << d1<< "," <<  debug_compute_result_lane_10 << endl;
  *global_debug_handle << "pwls_ur_16_update_0," << (16*d0 + 11) << ", " << d1<< "," <<  debug_compute_result_lane_11 << endl;
  *global_debug_handle << "pwls_ur_16_update_0," << (16*d0 + 12) << ", " << d1<< "," <<  debug_compute_result_lane_12 << endl;
  *global_debug_handle << "pwls_ur_16_update_0," << (16*d0 + 13) << ", " << d1<< "," <<  debug_compute_result_lane_13 << endl;
  *global_debug_handle << "pwls_ur_16_update_0," << (16*d0 + 14) << ", " << d1<< "," <<  debug_compute_result_lane_14 << endl;
  *global_debug_handle << "pwls_ur_16_update_0," << (16*d0 + 15) << ", " << d1<< "," <<  debug_compute_result_lane_15 << endl;
#endif //__VIVADO_SYNTH__

}

inline void input_update_0(HWStream<hw_uint<256> >& /* buffer_args num ports = 16 */input_arg, input_cache& input, int d0, int d1) {
	// Consume: input_arg
	auto input_arg_0_c__0_value = input_arg.read();
	auto compute_result = input_generated_compute_unrolled_16(input_arg_0_c__0_value);
	// Produce: input
	input_input_update_0_write_bundle_write(compute_result, input, d0, d1);

#ifndef __VIVADO_SYNTH__
  hw_uint<256> debug_compute_result(compute_result);
  hw_uint<16> debug_compute_result_lane_0;
  set_at<0, 16, 16>(debug_compute_result_lane_0, debug_compute_result.extract<0, 15>());
  hw_uint<16> debug_compute_result_lane_1;
  set_at<0, 16, 16>(debug_compute_result_lane_1, debug_compute_result.extract<16, 31>());
  hw_uint<16> debug_compute_result_lane_2;
  set_at<0, 16, 16>(debug_compute_result_lane_2, debug_compute_result.extract<32, 47>());
  hw_uint<16> debug_compute_result_lane_3;
  set_at<0, 16, 16>(debug_compute_result_lane_3, debug_compute_result.extract<48, 63>());
  hw_uint<16> debug_compute_result_lane_4;
  set_at<0, 16, 16>(debug_compute_result_lane_4, debug_compute_result.extract<64, 79>());
  hw_uint<16> debug_compute_result_lane_5;
  set_at<0, 16, 16>(debug_compute_result_lane_5, debug_compute_result.extract<80, 95>());
  hw_uint<16> debug_compute_result_lane_6;
  set_at<0, 16, 16>(debug_compute_result_lane_6, debug_compute_result.extract<96, 111>());
  hw_uint<16> debug_compute_result_lane_7;
  set_at<0, 16, 16>(debug_compute_result_lane_7, debug_compute_result.extract<112, 127>());
  hw_uint<16> debug_compute_result_lane_8;
  set_at<0, 16, 16>(debug_compute_result_lane_8, debug_compute_result.extract<128, 143>());
  hw_uint<16> debug_compute_result_lane_9;
  set_at<0, 16, 16>(debug_compute_result_lane_9, debug_compute_result.extract<144, 159>());
  hw_uint<16> debug_compute_result_lane_10;
  set_at<0, 16, 16>(debug_compute_result_lane_10, debug_compute_result.extract<160, 175>());
  hw_uint<16> debug_compute_result_lane_11;
  set_at<0, 16, 16>(debug_compute_result_lane_11, debug_compute_result.extract<176, 191>());
  hw_uint<16> debug_compute_result_lane_12;
  set_at<0, 16, 16>(debug_compute_result_lane_12, debug_compute_result.extract<192, 207>());
  hw_uint<16> debug_compute_result_lane_13;
  set_at<0, 16, 16>(debug_compute_result_lane_13, debug_compute_result.extract<208, 223>());
  hw_uint<16> debug_compute_result_lane_14;
  set_at<0, 16, 16>(debug_compute_result_lane_14, debug_compute_result.extract<224, 239>());
  hw_uint<16> debug_compute_result_lane_15;
  set_at<0, 16, 16>(debug_compute_result_lane_15, debug_compute_result.extract<240, 255>());
  *global_debug_handle << "input_update_0," << (16*d0 + 0) << ", " << d1<< "," <<  debug_compute_result_lane_0 << endl;
  *global_debug_handle << "input_update_0," << (16*d0 + 1) << ", " << d1<< "," <<  debug_compute_result_lane_1 << endl;
  *global_debug_handle << "input_update_0," << (16*d0 + 2) << ", " << d1<< "," <<  debug_compute_result_lane_2 << endl;
  *global_debug_handle << "input_update_0," << (16*d0 + 3) << ", " << d1<< "," <<  debug_compute_result_lane_3 << endl;
  *global_debug_handle << "input_update_0," << (16*d0 + 4) << ", " << d1<< "," <<  debug_compute_result_lane_4 << endl;
  *global_debug_handle << "input_update_0," << (16*d0 + 5) << ", " << d1<< "," <<  debug_compute_result_lane_5 << endl;
  *global_debug_handle << "input_update_0," << (16*d0 + 6) << ", " << d1<< "," <<  debug_compute_result_lane_6 << endl;
  *global_debug_handle << "input_update_0," << (16*d0 + 7) << ", " << d1<< "," <<  debug_compute_result_lane_7 << endl;
  *global_debug_handle << "input_update_0," << (16*d0 + 8) << ", " << d1<< "," <<  debug_compute_result_lane_8 << endl;
  *global_debug_handle << "input_update_0," << (16*d0 + 9) << ", " << d1<< "," <<  debug_compute_result_lane_9 << endl;
  *global_debug_handle << "input_update_0," << (16*d0 + 10) << ", " << d1<< "," <<  debug_compute_result_lane_10 << endl;
  *global_debug_handle << "input_update_0," << (16*d0 + 11) << ", " << d1<< "," <<  debug_compute_result_lane_11 << endl;
  *global_debug_handle << "input_update_0," << (16*d0 + 12) << ", " << d1<< "," <<  debug_compute_result_lane_12 << endl;
  *global_debug_handle << "input_update_0," << (16*d0 + 13) << ", " << d1<< "," <<  debug_compute_result_lane_13 << endl;
  *global_debug_handle << "input_update_0," << (16*d0 + 14) << ", " << d1<< "," <<  debug_compute_result_lane_14 << endl;
  *global_debug_handle << "input_update_0," << (16*d0 + 15) << ", " << d1<< "," <<  debug_compute_result_lane_15 << endl;
#endif //__VIVADO_SYNTH__

}

// Driver function
void pwls_ur_16_opt(HWStream<hw_uint<256> >& /* get_args num ports = 16 */input_arg, HWStream<hw_uint<256> >& /* get_args num ports = 16 */pwls_ur_16) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("pwls_ur_16_opt_debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  input_cache input;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
	#ifdef __VIVADO_SYNTH__
	#pragma HLS inline recursive
	#endif // __VIVADO_SYNTH__
	
	for (int c0 = 0; c0 <= 1079; c0++) {
	  for (int c1 = 0; c1 <= 119; c1++) {
	
	#ifdef __VIVADO_SYNTH__
	#pragma HLS pipeline II=1
	#endif // __VIVADO_SYNTH__
	
	    if ((0 <= c1 && c1 <= 119) && ((c1 - 0) % 1 == 0) && (0 <= c0 && c0 <= 1079) && ((c0 - 0) % 1 == 0)) {
	input_update_0(input_arg, input, (c1 - 0) / 1, (c0 - 0) / 1);
	    }
	
	    if ((0 <= c1 && c1 <= 119) && ((c1 - 0) % 1 == 0) && (0 <= c0 && c0 <= 1079) && ((c0 - 0) % 1 == 0)) {
	pwls_ur_16_update_0(input, pwls_ur_16, (c1 - 0) / 1, (c0 - 0) / 1);
	    }
	
	  }
	}
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

#ifdef __VIVADO_SYNTH__
#include "pwls_ur_16_opt.h"

#define INPUT_SIZE 129600
#define OUTPUT_SIZE 129600
extern "C" {

static void read_input(hw_uint<256>* input, HWStream<hw_uint<256> >& v, const int size) {
  hw_uint<256> burst_reg;
  for (int i = 0; i < INPUT_SIZE; i++) {
    #pragma HLS pipeline II=1
    burst_reg = input[i];
    v.write(burst_reg);
  }
}

static void write_output(hw_uint<256>* output, HWStream<hw_uint<256> >& v, const int size) {
  hw_uint<256> burst_reg;
  for (int i = 0; i < OUTPUT_SIZE; i++) {
    #pragma HLS pipeline II=1
    burst_reg = v.read();
    output[i] = burst_reg;
  }
}

void pwls_ur_16_opt_accel(hw_uint<256>* input_update_0_read, hw_uint<256>* pwls_ur_16_update_0_write, const int size) { 
#pragma HLS dataflow
#pragma HLS INTERFACE m_axi port = input_update_0_read offset = slave depth = 65536 bundle = gmem0
#pragma HLS INTERFACE m_axi port = pwls_ur_16_update_0_write offset = slave depth = 65536 bundle = gmem1

#pragma HLS INTERFACE s_axilite port = input_update_0_read bundle = control
#pragma HLS INTERFACE s_axilite port = pwls_ur_16_update_0_write bundle = control
#pragma HLS INTERFACE s_axilite port = size bundle = control
#pragma HLS INTERFACE s_axilite port = return bundle = control

  static HWStream<hw_uint<256> > input_update_0_read_channel;
  static HWStream<hw_uint<256> > pwls_ur_16_update_0_write_channel;

  read_input(input_update_0_read, input_update_0_read_channel, size);

  pwls_ur_16_opt(input_update_0_read_channel, pwls_ur_16_update_0_write_channel);

  write_output(pwls_ur_16_update_0_write, pwls_ur_16_update_0_write_channel, size);
}

}
#endif //__VIVADO_SYNTH__

