$date
  Mon May 15 14:35:27 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module testbench $end
$var reg 1 ! rst $end
$var reg 1 " load $end
$var reg 1 # t $end
$var reg 4 $ data_out0[3:0] $end
$var reg 4 % data_out1[3:0] $end
$scope module pot $end
$var reg 1 & t_in $end
$var reg 1 ' rst $end
$var reg 1 ( load $end
$var reg 4 ) t_out0[3:0] $end
$var reg 4 * t_out1[3:0] $end
$var reg 4 + contador[3:0] $end
$var reg 4 , t_out0_s[3:0] $end
$var reg 4 - t_out1_s[3:0] $end
$var reg 1 . slct $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
b0000 $
b0000 %
0&
0'
0(
b0000 )
b0000 *
b0000 +
b0000 ,
b0000 -
0.
#50000000000000
1#
1&
b0001 +
#50500000000000
0#
0&
#51000000000000
1#
1&
b0010 +
#51500000000000
0#
0&
#52000000000000
1#
1&
b0011 +
#52500000000000
0#
0&
#53000000000000
1#
1&
b0100 +
#53500000000000
0#
0&
#54000000000000
1#
1&
b0101 +
#54500000000000
0#
0&
#55000000000000
1"
b0101 $
1(
b0101 )
b0101 ,
1.
#55010000000000
0"
0(
b0000 +
#105010000000000
1#
1&
b0001 +
#105510000000000
0#
0&
#106010000000000
1#
1&
b0010 +
#106510000000000
0#
0&
#107010000000000
1#
1&
b0011 +
#107510000000000
0#
0&
#108010000000000
1#
1&
b0100 +
#108510000000000
0#
0&
#109010000000000
1#
1&
b0101 +
#109510000000000
0#
0&
#110010000000000
1#
1&
b0110 +
#110510000000000
0#
0&
#111010000000000
1#
1&
b0111 +
#111510000000000
0#
0&
#112010000000000
1"
b0111 %
1(
b0111 *
b0111 -
0.
#112060000000000
0"
0(
b0000 +
#162060000000000
