#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Nov  2 23:32:17 2019
# Process ID: 10652
# Current directory: C:/Users/ASUS/Desktop/FPGA/spdif/spdif/spdif.runs/impl_1
# Command line: vivado.exe -log spdif_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source spdif_top.tcl -notrace
# Log file: C:/Users/ASUS/Desktop/FPGA/spdif/spdif/spdif.runs/impl_1/spdif_top.vdi
# Journal file: C:/Users/ASUS/Desktop/FPGA/spdif/spdif/spdif.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source spdif_top.tcl -notrace
Command: link_design -top spdif_top -part xc7a35ticsg324-1L
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ASUS/Desktop/FPGA/spdif/spdif/spdif.srcs/sources_1/ip/ila_0/ila_0.dcp' for cell 'your_instance_name'
INFO: [Netlist 29-17] Analyzing 226 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: your_instance_name UUID: c43761e0-c036-5039-8c69-07a263a83e64 
Parsing XDC File [c:/Users/ASUS/Desktop/FPGA/spdif/spdif/spdif.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'your_instance_name/inst'
Finished Parsing XDC File [c:/Users/ASUS/Desktop/FPGA/spdif/spdif/spdif.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'your_instance_name/inst'
Parsing XDC File [c:/Users/ASUS/Desktop/FPGA/spdif/spdif/spdif.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'your_instance_name/inst'
Finished Parsing XDC File [c:/Users/ASUS/Desktop/FPGA/spdif/spdif/spdif.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'your_instance_name/inst'
Parsing XDC File [C:/Users/ASUS/Desktop/FPGA/spdif/spdif/spdif.srcs/constrs_1/imports/XDC/Arty_sw_btn_Demo.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [C:/Users/ASUS/Desktop/FPGA/spdif/spdif/spdif.srcs/constrs_1/imports/XDC/Arty_sw_btn_Demo.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/FPGA/spdif/spdif/spdif.srcs/constrs_1/imports/XDC/Arty_sw_btn_Demo.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [C:/Users/ASUS/Desktop/FPGA/spdif/spdif/spdif.srcs/constrs_1/imports/XDC/Arty_sw_btn_Demo.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/FPGA/spdif/spdif/spdif.srcs/constrs_1/imports/XDC/Arty_sw_btn_Demo.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [C:/Users/ASUS/Desktop/FPGA/spdif/spdif/spdif.srcs/constrs_1/imports/XDC/Arty_sw_btn_Demo.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/FPGA/spdif/spdif/spdif.srcs/constrs_1/imports/XDC/Arty_sw_btn_Demo.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [C:/Users/ASUS/Desktop/FPGA/spdif/spdif/spdif.srcs/constrs_1/imports/XDC/Arty_sw_btn_Demo.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/FPGA/spdif/spdif/spdif.srcs/constrs_1/imports/XDC/Arty_sw_btn_Demo.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [C:/Users/ASUS/Desktop/FPGA/spdif/spdif/spdif.srcs/constrs_1/imports/XDC/Arty_sw_btn_Demo.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/FPGA/spdif/spdif/spdif.srcs/constrs_1/imports/XDC/Arty_sw_btn_Demo.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [C:/Users/ASUS/Desktop/FPGA/spdif/spdif/spdif.srcs/constrs_1/imports/XDC/Arty_sw_btn_Demo.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/FPGA/spdif/spdif/spdif.srcs/constrs_1/imports/XDC/Arty_sw_btn_Demo.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [C:/Users/ASUS/Desktop/FPGA/spdif/spdif/spdif.srcs/constrs_1/imports/XDC/Arty_sw_btn_Demo.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/FPGA/spdif/spdif/spdif.srcs/constrs_1/imports/XDC/Arty_sw_btn_Demo.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [C:/Users/ASUS/Desktop/FPGA/spdif/spdif/spdif.srcs/constrs_1/imports/XDC/Arty_sw_btn_Demo.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/FPGA/spdif/spdif/spdif.srcs/constrs_1/imports/XDC/Arty_sw_btn_Demo.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[0]'. [C:/Users/ASUS/Desktop/FPGA/spdif/spdif/spdif.srcs/constrs_1/imports/XDC/Arty_sw_btn_Demo.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/FPGA/spdif/spdif/spdif.srcs/constrs_1/imports/XDC/Arty_sw_btn_Demo.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[1]'. [C:/Users/ASUS/Desktop/FPGA/spdif/spdif/spdif.srcs/constrs_1/imports/XDC/Arty_sw_btn_Demo.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/FPGA/spdif/spdif/spdif.srcs/constrs_1/imports/XDC/Arty_sw_btn_Demo.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[2]'. [C:/Users/ASUS/Desktop/FPGA/spdif/spdif/spdif.srcs/constrs_1/imports/XDC/Arty_sw_btn_Demo.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/FPGA/spdif/spdif/spdif.srcs/constrs_1/imports/XDC/Arty_sw_btn_Demo.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[3]'. [C:/Users/ASUS/Desktop/FPGA/spdif/spdif/spdif.srcs/constrs_1/imports/XDC/Arty_sw_btn_Demo.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/FPGA/spdif/spdif/spdif.srcs/constrs_1/imports/XDC/Arty_sw_btn_Demo.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/ASUS/Desktop/FPGA/spdif/spdif/spdif.srcs/constrs_1/imports/XDC/Arty_sw_btn_Demo.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 671.387 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 48 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 48 instances

9 Infos, 12 Warnings, 12 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 671.387 ; gain = 338.398
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net u_Timebase/spdif_out has multiple drivers: u_Timebase/r_reg[loadSerialiser]/Q, and u_F8_SPDIF_TX/data_biphase_reg/Q.
INFO: [Project 1-461] DRC finished with 1 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado_Tcl 4-78] Error(s) found during DRC. Opt_design not run.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 683.652 ; gain = 12.266
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 12 Warnings, 12 Critical Warnings and 2 Errors encountered.
opt_design failed
ERROR: [Common 17-39] 'opt_design' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Sat Nov  2 23:32:39 2019...
