#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Apr 11 19:09:07 2022
# Process ID: 24436
# Current directory: D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16504 D:\ComputerScience\cs_COD_Spring_2022\Lab4\lab4\lab4.xpr
# Log file: D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/vivado.log
# Journal file: D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/ComputerScience/CodeApp/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Apr 11 19:10:10 2022] Launched impl_1...
Run output will be captured here: D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

reset_run impl_1 -prev_step 
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

export_ip_user_files -of_objects  [get_files D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/imports/Lab4/PDU-v0.1_0410.v] -no_script -reset -force -quiet
remove_files  D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/imports/Lab4/PDU-v0.1_0410.v
file delete -force D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/imports/Lab4/PDU-v0.1_0410.v
add_files -norecurse -scan_for_includes D:/ComputerScience/cs_COD_Spring_2022/Lab4/PDU-v0.2_0411.v
import_files -norecurse D:/ComputerScience/cs_COD_Spring_2022/Lab4/PDU-v0.2_0411.v
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Apr 11 19:12:00 2022] Launched synth_1...
Run output will be captured here: D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.runs/synth_1/runme.log
[Mon Apr 11 19:12:00 2022] Launched impl_1...
Run output will be captured here: D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 832.789 ; gain = 4.082
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8B604A
set_property PROGRAM.FILE {D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A8B604A
update_files -from_files D:/ComputerScience/cs_COD_Spring_2022/Lab4/PDU-v0.21_0411.v -to_files D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/imports/Lab4/PDU-v0.2_0411.v -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/imports/Lab4/PDU-v0.2_0411.v' with file 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/PDU-v0.21_0411.v'.
INFO: [filemgmt 20-1080] Importing file from 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/PDU-v0.21_0411.v' to 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/imports/Lab4/PDU-v0.21_0411.v'.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Apr 12 15:59:14 2022] Launched synth_1...
Run output will be captured here: D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.runs/synth_1/runme.log
[Tue Apr 12 15:59:14 2022] Launched impl_1...
Run output will be captured here: D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.runs/impl_1/runme.log
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Nexys4DDR-210292A8B604A" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Nexys4DDR-210292A8B604A" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Nexys4DDR-210292A8B604A" may be locked by another hw_server.
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8B604A
set_property PROGRAM.FILE {D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property -dict [list CONFIG.coefficient_file {D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/sort_text.coe}] [get_ips inst_mem]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/sort_text.coe' provided. It will be converted relative to IP Instance files '../sort_text.coe'
generate_target all [get_files  D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/inst_mem/inst_mem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_mem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_mem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_mem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_mem'...
catch { config_ip_cache -export [get_ips -all inst_mem] }
export_ip_user_files -of_objects [get_files D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/inst_mem/inst_mem.xci] -no_script -sync -force -quiet
reset_run inst_mem_synth_1
launch_runs -jobs 8 inst_mem_synth_1
[Tue Apr 12 16:13:59 2022] Launched inst_mem_synth_1...
Run output will be captured here: D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.runs/inst_mem_synth_1/runme.log
export_simulation -of_objects [get_files D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/inst_mem/inst_mem.xci] -directory D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.ip_user_files/sim_scripts -ip_user_files_dir D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.ip_user_files -ipstatic_source_dir D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.cache/compile_simlib/modelsim} {questa=D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.cache/compile_simlib/questa} {riviera=D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.cache/compile_simlib/riviera} {activehdl=D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.coefficient_file {D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/sort_data.coe}] [get_ips data_mem]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/sort_data.coe' provided. It will be converted relative to IP Instance files '../sort_data.coe'
generate_target all [get_files  D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/data_mem/data_mem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'data_mem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'data_mem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'data_mem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'data_mem'...
catch { config_ip_cache -export [get_ips -all data_mem] }
export_ip_user_files -of_objects [get_files D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/data_mem/data_mem.xci] -no_script -sync -force -quiet
reset_run data_mem_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.runs/data_mem_synth_1

launch_runs -jobs 8 data_mem_synth_1
[Tue Apr 12 16:14:25 2022] Launched data_mem_synth_1...
Run output will be captured here: D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.runs/data_mem_synth_1/runme.log
export_simulation -of_objects [get_files D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/data_mem/data_mem.xci] -directory D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.ip_user_files/sim_scripts -ip_user_files_dir D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.ip_user_files -ipstatic_source_dir D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.cache/compile_simlib/modelsim} {questa=D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.cache/compile_simlib/questa} {riviera=D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.cache/compile_simlib/riviera} {activehdl=D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Apr 12 16:14:33 2022] Launched data_mem_synth_1, inst_mem_synth_1, synth_1...
Run output will be captured here:
data_mem_synth_1: D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.runs/data_mem_synth_1/runme.log
inst_mem_synth_1: D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.runs/inst_mem_synth_1/runme.log
synth_1: D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.runs/synth_1/runme.log
[Tue Apr 12 16:14:33 2022] Launched impl_1...
Run output will be captured here: D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property -dict [list CONFIG.coefficient_file {D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/sort_text1.coe}] [get_ips inst_mem]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/sort_text1.coe' provided. It will be converted relative to IP Instance files '../sort_text1.coe'
generate_target all [get_files  D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/inst_mem/inst_mem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_mem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_mem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_mem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_mem'...
catch { config_ip_cache -export [get_ips -all inst_mem] }
export_ip_user_files -of_objects [get_files D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/inst_mem/inst_mem.xci] -no_script -sync -force -quiet
reset_run inst_mem_synth_1
launch_runs -jobs 8 inst_mem_synth_1
[Tue Apr 12 16:24:28 2022] Launched inst_mem_synth_1...
Run output will be captured here: D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.runs/inst_mem_synth_1/runme.log
export_simulation -of_objects [get_files D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/inst_mem/inst_mem.xci] -directory D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.ip_user_files/sim_scripts -ip_user_files_dir D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.ip_user_files -ipstatic_source_dir D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.cache/compile_simlib/modelsim} {questa=D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.cache/compile_simlib/questa} {riviera=D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.cache/compile_simlib/riviera} {activehdl=D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Apr 12 16:24:37 2022] Launched inst_mem_synth_1, synth_1...
Run output will be captured here:
inst_mem_synth_1: D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.runs/inst_mem_synth_1/runme.log
synth_1: D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.runs/synth_1/runme.log
[Tue Apr 12 16:24:37 2022] Launched impl_1...
Run output will be captured here: D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
open_project D:/ComputerScience/cs_COD_Spring_2022/Lab2/lab2/lab2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/ComputerScience/CodeApp/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
current_project lab4
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Apr 12 16:51:02 2022] Launched synth_1...
Run output will be captured here: D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.runs/synth_1/runme.log
[Tue Apr 12 16:51:02 2022] Launched impl_1...
Run output will be captured here: D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2259.582 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8B604A
set_property PROGRAM.FILE {D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
file mkdir D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sim_1/new/testbench.v w ]
add_files -fileset sim_1 D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sim_1/new/testbench.v
update_compile_order -fileset sim_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/ComputerScience/CodeApp/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'main' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/data_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text1.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/test_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/test_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj main_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/data_mem/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/inst_mem/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/imports/Lab4/PDU-v0.21_0411.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/imports/new/a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/imports/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2458] undeclared symbol io_dout, assumed default net type wire [D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/new/main.v:53]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
"xelab -wto 807c4e4b186a49939ef099d60c06bfc0 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot main_behav xil_defaultlib.main xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/ComputerScience/CodeApp/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 807c4e4b186a49939ef099d60c06bfc0 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot main_behav xil_defaultlib.main xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'io_dout' [D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/new/main.v:53]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'io_dout' [D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/new/main.v:73]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pdu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.glbl
Built simulation snapshot main_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/xsim.dir/main_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Apr 12 17:57:34 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "main_behav -key {Behavioral:sim_1:Functional:main} -tclbatch {main.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source main.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file data_mem.mif
INFO: [USF-XSim-96] XSim completed. Design snapshot 'main_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 2302.547 ; gain = 28.223
set_property top sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property -name {xsim.simulate.runtime} -value {10000ns} -objects [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\ComputerScience\cs_COD_Spring_2022\Lab4\lab4\lab4.srcs\sim_1\new\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\ComputerScience\cs_COD_Spring_2022\Lab4\lab4\lab4.srcs\sources_1\imports\Lab4\PDU-v0.2_0411.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\ComputerScience\cs_COD_Spring_2022\Lab4\lab4\lab4.srcs\sources_1\new\main.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\ComputerScience\cs_COD_Spring_2022\Lab4\lab4\lab4.srcs\sources_1\imports\Lab4\PDU-v0.1_0410.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\ComputerScience\cs_COD_Spring_2022\Lab4\lab4\lab4.srcs\sources_1\new\cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\ComputerScience\cs_COD_Spring_2022\Lab4\lab4\lab4.srcs\sim_1\new\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\ComputerScience\cs_COD_Spring_2022\Lab4\lab4\lab4.srcs\sources_1\imports\Lab4\PDU-v0.2_0411.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\ComputerScience\cs_COD_Spring_2022\Lab4\lab4\lab4.srcs\sources_1\new\main.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\ComputerScience\cs_COD_Spring_2022\Lab4\lab4\lab4.srcs\sources_1\imports\Lab4\PDU-v0.1_0410.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\ComputerScience\cs_COD_Spring_2022\Lab4\lab4\lab4.srcs\sources_1\new\cpu.v:]
ERROR: [Common 17-180] Spawn failed: No such file or directory
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_hw_manager
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/ComputerScience/CodeApp/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/data_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text1.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/test_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/test_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/data_mem/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/inst_mem/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/imports/new/a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/imports/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
"xelab -wto 807c4e4b186a49939ef099d60c06bfc0 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/ComputerScience/CodeApp/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 807c4e4b186a49939ef099d60c06bfc0 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'rst' on this module [D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sim_1/new/testbench.v:6]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
launch_runs synth_1 -jobs 8
[Tue Apr 12 17:59:55 2022] Launched synth_1...
Run output will be captured here: D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.runs/synth_1/runme.log
reset_run synth_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/ComputerScience/CodeApp/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/data_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text1.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/test_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/test_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/data_mem/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/inst_mem/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/imports/new/a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/imports/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
"xelab -wto 807c4e4b186a49939ef099d60c06bfc0 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/ComputerScience/CodeApp/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 807c4e4b186a49939ef099d60c06bfc0 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/xsim.dir/sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Apr 12 18:00:27 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file data_mem.mif
WARNING in sim.cpu.inst_mem.inst at time               150000 ns: 
Reading from out-of-range address. Max address in sim.cpu.inst_mem.inst is         255
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2444.949 ; gain = 7.637
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/ComputerScience/CodeApp/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/data_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text1.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/test_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/test_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/data_mem/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/inst_mem/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/imports/new/a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/imports/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
"xelab -wto 807c4e4b186a49939ef099d60c06bfc0 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/ComputerScience/CodeApp/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 807c4e4b186a49939ef099d60c06bfc0 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file data_mem.mif
WARNING in sim.cpu.inst_mem.inst at time               150000 ns: 
Reading from out-of-range address. Max address in sim.cpu.inst_mem.inst is         255
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2552.535 ; gain = 3.848
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/ComputerScience/CodeApp/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/data_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text1.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/test_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/test_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
"xelab -wto 807c4e4b186a49939ef099d60c06bfc0 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/ComputerScience/CodeApp/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 807c4e4b186a49939ef099d60c06bfc0 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file data_mem.mif
WARNING in sim.cpu.inst_mem.inst at time               150000 ns: 
Reading from out-of-range address. Max address in sim.cpu.inst_mem.inst is         255
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2553.707 ; gain = 0.145
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/ComputerScience/CodeApp/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/data_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text1.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/test_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/test_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/data_mem/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/inst_mem/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/imports/new/a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/imports/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
"xelab -wto 807c4e4b186a49939ef099d60c06bfc0 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/ComputerScience/CodeApp/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 807c4e4b186a49939ef099d60c06bfc0 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file data_mem.mif
WARNING in sim.cpu.data_mem.inst at time               250000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1650000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1850000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2750000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2950000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              3850000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              4050000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              4950000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              5150000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              6050000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              6250000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              7150000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              7350000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              8250000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              8450000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              9350000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              9550000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2554.516 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Apr 12 18:06:59 2022] Launched synth_1...
Run output will be captured here: D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.runs/synth_1/runme.log
[Tue Apr 12 18:06:59 2022] Launched impl_1...
Run output will be captured here: D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2557.004 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8B604A
set_property PROGRAM.FILE {D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A8B604A
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/ComputerScience/CodeApp/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/data_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text1.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/test_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/test_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/data_mem/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/inst_mem/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/imports/new/a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/imports/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
"xelab -wto 807c4e4b186a49939ef099d60c06bfc0 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/ComputerScience/CodeApp/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 807c4e4b186a49939ef099d60c06bfc0 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file data_mem.mif
WARNING in sim.cpu.data_mem.inst at time                25000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               165000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               185000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               275000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               295000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               385000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               405000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               495000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               515000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               605000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               625000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               715000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               735000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               825000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               845000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               935000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               955000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1045000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1065000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1155000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1175000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1265000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1285000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1375000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1395000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1485000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
$finish called at time : 1500 ns : File "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sim_1/new/testbench.v" Line 13
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2570.812 ; gain = 0.000
set_property -dict [list CONFIG.coefficient_file {D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/test_text.coe}] [get_ips inst_mem]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/test_text.coe' provided. It will be converted relative to IP Instance files '../test_text.coe'
generate_target all [get_files  D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/inst_mem/inst_mem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_mem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_mem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_mem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_mem'...
catch { config_ip_cache -export [get_ips -all inst_mem] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP inst_mem, cache-ID = 169251eb74ab2c55; cache size = 1.099 MB.
catch { [ delete_ip_run [get_ips -all inst_mem] ] }
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.runs/inst_mem_synth_1

INFO: [Project 1-386] Moving file 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/inst_mem/inst_mem.xci' from fileset 'inst_mem' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/inst_mem/inst_mem.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/inst_mem/inst_mem.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/inst_mem/inst_mem.xci'
export_simulation -of_objects [get_files D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/inst_mem/inst_mem.xci] -directory D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.ip_user_files/sim_scripts -ip_user_files_dir D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.ip_user_files -ipstatic_source_dir D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.cache/compile_simlib/modelsim} {questa=D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.cache/compile_simlib/questa} {riviera=D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.cache/compile_simlib/riviera} {activehdl=D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
current_project lab2
current_project lab4
set_property -dict [list CONFIG.coefficient_file {D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/test_data.coe}] [get_ips data_mem]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/test_data.coe' provided. It will be converted relative to IP Instance files '../test_data.coe'
current_project lab2
current_project lab4
generate_target all [get_files  D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/data_mem/data_mem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'data_mem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'data_mem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'data_mem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'data_mem'...
catch { config_ip_cache -export [get_ips -all data_mem] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP data_mem, cache-ID = ac388615e62ae3c6; cache size = 1.099 MB.
catch { [ delete_ip_run [get_ips -all data_mem] ] }
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.runs/data_mem_synth_1

INFO: [Project 1-386] Moving file 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/data_mem/data_mem.xci' from fileset 'data_mem' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/data_mem/data_mem.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/data_mem/data_mem.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/data_mem/data_mem.xci'
export_simulation -of_objects [get_files D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/data_mem/data_mem.xci] -directory D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.ip_user_files/sim_scripts -ip_user_files_dir D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.ip_user_files -ipstatic_source_dir D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.cache/compile_simlib/modelsim} {questa=D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.cache/compile_simlib/questa} {riviera=D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.cache/compile_simlib/riviera} {activehdl=D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
current_project lab2
current_project lab4
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/ComputerScience/CodeApp/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/data_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/test_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/test_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/data_mem/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/inst_mem/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/imports/new/a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/imports/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
"xelab -wto 807c4e4b186a49939ef099d60c06bfc0 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/ComputerScience/CodeApp/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 807c4e4b186a49939ef099d60c06bfc0 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file data_mem.mif
$finish called at time : 1500 ns : File "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sim_1/new/testbench.v" Line 13
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2571.457 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/ComputerScience/CodeApp/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/data_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/test_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/test_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/data_mem/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/inst_mem/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/imports/new/a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/imports/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
"xelab -wto 807c4e4b186a49939ef099d60c06bfc0 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/ComputerScience/CodeApp/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 807c4e4b186a49939ef099d60c06bfc0 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file data_mem.mif
$finish called at time : 1500 ns : File "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sim_1/new/testbench.v" Line 13
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2571.457 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/ComputerScience/CodeApp/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/data_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/test_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/test_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
"xelab -wto 807c4e4b186a49939ef099d60c06bfc0 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/ComputerScience/CodeApp/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 807c4e4b186a49939ef099d60c06bfc0 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file data_mem.mif
$finish called at time : 1500 ns : File "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sim_1/new/testbench.v" Line 13
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2571.457 ; gain = 0.000
remove_forces { {/sim/cpu/inst_mem/spo} }
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/ComputerScience/CodeApp/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/data_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/test_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/test_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
"xelab -wto 807c4e4b186a49939ef099d60c06bfc0 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/ComputerScience/CodeApp/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 807c4e4b186a49939ef099d60c06bfc0 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file data_mem.mif
$finish called at time : 1500 ns : File "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sim_1/new/testbench.v" Line 13
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2571.457 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/ComputerScience/CodeApp/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/data_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/test_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/test_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/data_mem/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/inst_mem/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/imports/new/a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/imports/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
"xelab -wto 807c4e4b186a49939ef099d60c06bfc0 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/ComputerScience/CodeApp/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 807c4e4b186a49939ef099d60c06bfc0 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file data_mem.mif
$finish called at time : 1500 ns : File "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sim_1/new/testbench.v" Line 13
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2571.457 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/ComputerScience/CodeApp/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/data_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/test_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/test_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
"xelab -wto 807c4e4b186a49939ef099d60c06bfc0 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/ComputerScience/CodeApp/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 807c4e4b186a49939ef099d60c06bfc0 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file data_mem.mif
$finish called at time : 1500 ns : File "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sim_1/new/testbench.v" Line 13
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2571.457 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/ComputerScience/CodeApp/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/data_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/test_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/test_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
"xelab -wto 807c4e4b186a49939ef099d60c06bfc0 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/ComputerScience/CodeApp/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 807c4e4b186a49939ef099d60c06bfc0 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file data_mem.mif
$finish called at time : 1500 ns : File "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sim_1/new/testbench.v" Line 13
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2571.457 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/ComputerScience/CodeApp/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/data_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/test_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/test_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
"xelab -wto 807c4e4b186a49939ef099d60c06bfc0 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/ComputerScience/CodeApp/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 807c4e4b186a49939ef099d60c06bfc0 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file data_mem.mif
$finish called at time : 1500 ns : File "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sim_1/new/testbench.v" Line 13
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2571.457 ; gain = 0.000
save_wave_config {D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/sim_behav.wcfg}
add_files -fileset sim_1 -norecurse D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/sim_behav.wcfg
set_property xsim.view D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/sim_behav.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/ComputerScience/CodeApp/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/data_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/test_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/test_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/data_mem/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/inst_mem/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/imports/new/a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/imports/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
"xelab -wto 807c4e4b186a49939ef099d60c06bfc0 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/ComputerScience/CodeApp/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 807c4e4b186a49939ef099d60c06bfc0 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -view {D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/sim_behav.wcfg
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file data_mem.mif
$finish called at time : 1500 ns : File "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sim_1/new/testbench.v" Line 13
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2571.457 ; gain = 0.000
save_wave_config {D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/sim_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/ComputerScience/CodeApp/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/data_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/test_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/test_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/data_mem/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/inst_mem/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/imports/new/a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/imports/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
"xelab -wto 807c4e4b186a49939ef099d60c06bfc0 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/ComputerScience/CodeApp/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 807c4e4b186a49939ef099d60c06bfc0 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -view {D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/sim_behav.wcfg
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file data_mem.mif
$finish called at time : 1500 ns : File "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sim_1/new/testbench.v" Line 13
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2571.457 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/ComputerScience/CodeApp/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/data_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/test_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/test_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
"xelab -wto 807c4e4b186a49939ef099d60c06bfc0 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/ComputerScience/CodeApp/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 807c4e4b186a49939ef099d60c06bfc0 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file data_mem.mif
$finish called at time : 1500 ns : File "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sim_1/new/testbench.v" Line 13
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2571.457 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/ComputerScience/CodeApp/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/data_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/test_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/test_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
"xelab -wto 807c4e4b186a49939ef099d60c06bfc0 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/ComputerScience/CodeApp/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 807c4e4b186a49939ef099d60c06bfc0 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file data_mem.mif
$finish called at time : 1500 ns : File "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sim_1/new/testbench.v" Line 13
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2571.457 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/ComputerScience/CodeApp/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/data_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/test_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/test_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
"xelab -wto 807c4e4b186a49939ef099d60c06bfc0 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/ComputerScience/CodeApp/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 807c4e4b186a49939ef099d60c06bfc0 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file data_mem.mif
$finish called at time : 1500 ns : File "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sim_1/new/testbench.v" Line 13
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2571.457 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/ComputerScience/CodeApp/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/data_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/test_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/test_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
"xelab -wto 807c4e4b186a49939ef099d60c06bfc0 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/ComputerScience/CodeApp/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 807c4e4b186a49939ef099d60c06bfc0 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file data_mem.mif
$finish called at time : 1500 ns : File "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sim_1/new/testbench.v" Line 13
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2571.457 ; gain = 0.000
save_wave_config {D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/sim_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/ComputerScience/CodeApp/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/data_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/test_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/test_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/data_mem/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/inst_mem/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/imports/new/a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/imports/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
"xelab -wto 807c4e4b186a49939ef099d60c06bfc0 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/ComputerScience/CodeApp/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 807c4e4b186a49939ef099d60c06bfc0 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -view {D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/sim_behav.wcfg
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file data_mem.mif
WARNING in sim.cpu.data_mem.inst at time                35000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               225000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
$finish called at time : 1500 ns : File "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sim_1/new/testbench.v" Line 13
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2571.457 ; gain = 0.000
save_wave_config {D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/sim_behav.wcfg}
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/data_mem/data_mem.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/inst_mem/inst_mem.xci' is already up-to-date
[Tue Apr 12 19:30:28 2022] Launched synth_1...
Run output will be captured here: D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.runs/synth_1/runme.log
[Tue Apr 12 19:30:28 2022] Launched impl_1...
Run output will be captured here: D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8B604A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A8B604A
set_property -dict [list CONFIG.coefficient_file {D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/sort_text2.coe}] [get_ips inst_mem]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/sort_text2.coe' provided. It will be converted relative to IP Instance files '../sort_text2.coe'
generate_target all [get_files  D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/inst_mem/inst_mem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_mem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_mem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_mem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_mem'...
catch { config_ip_cache -export [get_ips -all inst_mem] }
export_ip_user_files -of_objects [get_files D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/inst_mem/inst_mem.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/inst_mem/inst_mem.xci]
launch_runs -jobs 8 inst_mem_synth_1
[Tue Apr 12 19:55:20 2022] Launched inst_mem_synth_1...
Run output will be captured here: D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.runs/inst_mem_synth_1/runme.log
export_simulation -of_objects [get_files D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/inst_mem/inst_mem.xci] -directory D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.ip_user_files/sim_scripts -ip_user_files_dir D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.ip_user_files -ipstatic_source_dir D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.cache/compile_simlib/modelsim} {questa=D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.cache/compile_simlib/questa} {riviera=D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.cache/compile_simlib/riviera} {activehdl=D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
current_project lab2
set_property -dict [list CONFIG.coefficient_file {D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/sort_data.coe}] [get_ips data_mem]
WARNING: [Coretcl 2-176] No IPs found
INFO: [Common 17-17] undo 'set_property -dict [list CONFIG.coefficient_file {D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/sort_data.coe}] [get_ips data_mem]'
ERROR: [Common 17-55] 'set_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
current_project lab4
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/simulate.log"
close_hw_manager
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/ComputerScience/CodeApp/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/data_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/test_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text2.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/test_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text1.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/data_mem/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/inst_mem/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/imports/new/a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/imports/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
"xelab -wto 807c4e4b186a49939ef099d60c06bfc0 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/ComputerScience/CodeApp/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 807c4e4b186a49939ef099d60c06bfc0 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -view {D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/sim_behav.wcfg
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file data_mem.mif
WARNING in sim.cpu.data_mem.inst at time               105000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
$finish called at time : 1500 ns : File "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sim_1/new/testbench.v" Line 13
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2578.078 ; gain = 0.000
set_property -dict [list CONFIG.coefficient_file {D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/sort_bubble_text.coe}] [get_ips inst_mem]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/sort_bubble_text.coe' provided. It will be converted relative to IP Instance files '../sort_bubble_text.coe'
generate_target all [get_files  D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/inst_mem/inst_mem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_mem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_mem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_mem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_mem'...
catch { config_ip_cache -export [get_ips -all inst_mem] }
export_ip_user_files -of_objects [get_files D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/inst_mem/inst_mem.xci] -no_script -sync -force -quiet
reset_run inst_mem_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.runs/inst_mem_synth_1

launch_runs -jobs 8 inst_mem_synth_1
[Tue Apr 12 20:14:10 2022] Launched inst_mem_synth_1...
Run output will be captured here: D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.runs/inst_mem_synth_1/runme.log
export_simulation -of_objects [get_files D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/inst_mem/inst_mem.xci] -directory D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.ip_user_files/sim_scripts -ip_user_files_dir D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.ip_user_files -ipstatic_source_dir D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.cache/compile_simlib/modelsim} {questa=D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.cache/compile_simlib/questa} {riviera=D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.cache/compile_simlib/riviera} {activehdl=D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
current_project lab2
current_project lab4
current_project lab2
current_project lab4
save_wave_config {D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/sim_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/simulate.log"
reset_run inst_mem_synth_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/ComputerScience/CodeApp/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/data_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/test_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_bubble_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/test_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text1.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text2.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/data_mem/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/inst_mem/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/imports/new/a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/imports/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
"xelab -wto 807c4e4b186a49939ef099d60c06bfc0 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/ComputerScience/CodeApp/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 807c4e4b186a49939ef099d60c06bfc0 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -view {D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/sim_behav.wcfg
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file data_mem.mif
WARNING in sim.cpu.data_mem.inst at time               155000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               185000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
$finish called at time : 1500 ns : File "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sim_1/new/testbench.v" Line 13
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2789.805 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/ComputerScience/CodeApp/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/data_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/test_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_bubble_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/test_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text1.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text2.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
"xelab -wto 807c4e4b186a49939ef099d60c06bfc0 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/ComputerScience/CodeApp/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 807c4e4b186a49939ef099d60c06bfc0 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file data_mem.mif
WARNING in sim.cpu.data_mem.inst at time               155000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               185000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
$finish called at time : 1500 ns : File "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sim_1/new/testbench.v" Line 13
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2789.805 ; gain = 0.000
set_property -dict [list CONFIG.coefficient_file {C:/Users/Lenovo/Desktop/text.coe}] [get_ips inst_mem]
generate_target all [get_files  D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/inst_mem/inst_mem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_mem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_mem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_mem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_mem'...
catch { config_ip_cache -export [get_ips -all inst_mem] }
export_ip_user_files -of_objects [get_files D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/inst_mem/inst_mem.xci] -no_script -sync -force -quiet
launch_runs -jobs 8 inst_mem_synth_1
[Tue Apr 12 20:25:20 2022] Launched inst_mem_synth_1...
Run output will be captured here: D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.runs/inst_mem_synth_1/runme.log
export_simulation -of_objects [get_files D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/inst_mem/inst_mem.xci] -directory D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.ip_user_files/sim_scripts -ip_user_files_dir D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.ip_user_files -ipstatic_source_dir D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.cache/compile_simlib/modelsim} {questa=D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.cache/compile_simlib/questa} {riviera=D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.cache/compile_simlib/riviera} {activehdl=D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
current_project lab2
current_project lab4
reset_run inst_mem_synth_1
current_project lab2
current_project lab4
save_wave_config {D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/sim_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/ComputerScience/CodeApp/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/data_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/test_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/test_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text1.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text2.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_bubble_text.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/data_mem/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/inst_mem/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/imports/new/a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/imports/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
"xelab -wto 807c4e4b186a49939ef099d60c06bfc0 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/ComputerScience/CodeApp/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 807c4e4b186a49939ef099d60c06bfc0 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -view {D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/sim_behav.wcfg
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file data_mem.mif
WARNING in sim.cpu.data_mem.inst at time               155000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               185000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
$finish called at time : 1500 ns : File "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sim_1/new/testbench.v" Line 13
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2790.641 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/ComputerScience/CodeApp/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/data_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/test_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/test_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text1.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text2.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_bubble_text.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/data_mem/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/inst_mem/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/imports/new/a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/imports/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
"xelab -wto 807c4e4b186a49939ef099d60c06bfc0 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/ComputerScience/CodeApp/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 807c4e4b186a49939ef099d60c06bfc0 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -view {D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/sim_behav.wcfg
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file data_mem.mif
WARNING in sim.cpu.data_mem.inst at time               155000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               185000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
$finish called at time : 1500 ns : File "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sim_1/new/testbench.v" Line 13
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2790.641 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/ComputerScience/CodeApp/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/data_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/test_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/test_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text1.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text2.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_bubble_text.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/data_mem/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/inst_mem/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/imports/new/a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/imports/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
"xelab -wto 807c4e4b186a49939ef099d60c06bfc0 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/ComputerScience/CodeApp/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 807c4e4b186a49939ef099d60c06bfc0 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -view {D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/sim_behav.wcfg
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file data_mem.mif
WARNING in sim.cpu.data_mem.inst at time               155000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               185000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
$finish called at time : 1500 ns : File "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sim_1/new/testbench.v" Line 13
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2790.641 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/ComputerScience/CodeApp/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/data_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/test_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/test_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text1.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text2.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_bubble_text.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/data_mem/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/inst_mem/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/imports/new/a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/imports/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
"xelab -wto 807c4e4b186a49939ef099d60c06bfc0 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/ComputerScience/CodeApp/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 807c4e4b186a49939ef099d60c06bfc0 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -view {D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/sim_behav.wcfg
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file data_mem.mif
WARNING in sim.cpu.data_mem.inst at time               165000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               275000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               385000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               495000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               605000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               715000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               825000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               935000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1045000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1155000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1265000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1375000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1485000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
$finish called at time : 1500 ns : File "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sim_1/new/testbench.v" Line 13
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2790.641 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/ComputerScience/CodeApp/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/data_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/test_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/test_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text1.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text2.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_bubble_text.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/data_mem/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/inst_mem/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/imports/new/a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/imports/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
"xelab -wto 807c4e4b186a49939ef099d60c06bfc0 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/ComputerScience/CodeApp/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 807c4e4b186a49939ef099d60c06bfc0 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -view {D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/sim_behav.wcfg
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file data_mem.mif
$finish called at time : 150 ns : File "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sim_1/new/testbench.v" Line 13
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2790.641 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/ComputerScience/CodeApp/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/data_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/test_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/test_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text1.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text2.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_bubble_text.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/data_mem/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/inst_mem/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/imports/new/a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/imports/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
"xelab -wto 807c4e4b186a49939ef099d60c06bfc0 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/ComputerScience/CodeApp/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 807c4e4b186a49939ef099d60c06bfc0 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -view {D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/sim_behav.wcfg
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file data_mem.mif
WARNING in sim.cpu.data_mem.inst at time               165000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               275000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               385000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               495000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               605000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               715000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               825000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               935000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1045000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1155000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1265000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1375000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1485000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1595000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1705000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1735000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1875000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1985000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2790.641 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/ComputerScience/CodeApp/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/data_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/test_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/test_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text1.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text2.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_bubble_text.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/data_mem/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/inst_mem/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/imports/new/a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/imports/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
"xelab -wto 807c4e4b186a49939ef099d60c06bfc0 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/ComputerScience/CodeApp/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 807c4e4b186a49939ef099d60c06bfc0 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -view {D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/sim_behav.wcfg
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file data_mem.mif
WARNING in sim.cpu.data_mem.inst at time               165000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               275000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               385000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               495000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               605000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               715000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               825000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               935000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1045000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1155000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1265000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1375000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1485000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1595000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1705000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1735000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1875000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1985000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
$finish called at time : 5 us : File "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sim_1/new/testbench.v" Line 13
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2790.641 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/ComputerScience/CodeApp/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/data_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/test_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/test_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text1.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text2.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_bubble_text.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/data_mem/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/inst_mem/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/imports/new/a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/imports/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
"xelab -wto 807c4e4b186a49939ef099d60c06bfc0 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/ComputerScience/CodeApp/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 807c4e4b186a49939ef099d60c06bfc0 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -view {D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/sim_behav.wcfg
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file data_mem.mif
WARNING in sim.cpu.data_mem.inst at time               165000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               275000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               385000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               495000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               605000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               715000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               825000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               935000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1045000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1155000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1265000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1375000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1485000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1595000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1705000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1735000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1875000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1985000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2095000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2205000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2315000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2425000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2535000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2645000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2755000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2865000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2975000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              3085000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              3195000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              3305000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              3335000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              3475000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              3585000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              3695000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              3805000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              3915000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              4025000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              4135000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              4245000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              4355000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              4465000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              4575000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              4685000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              4795000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              4825000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              4965000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              5075000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              5185000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              5295000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              5405000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              5515000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              5625000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              5735000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              5845000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              5955000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              6065000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              6175000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              6205000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              6345000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              6455000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              6565000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              6675000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              6785000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              6895000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              7005000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              7115000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              7225000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              7335000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              7445000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              7475000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              7615000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              7725000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              7835000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              7945000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              8055000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              8165000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              8275000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              8385000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              8495000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              8605000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              8635000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              8775000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              8885000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              8995000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              9105000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              9215000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              9325000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              9435000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              9545000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              9655000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              9685000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              9825000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              9935000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2790.641 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/ComputerScience/CodeApp/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/data_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/test_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/test_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text1.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text2.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_bubble_text.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/data_mem/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/inst_mem/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/imports/new/a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/imports/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
"xelab -wto 807c4e4b186a49939ef099d60c06bfc0 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/ComputerScience/CodeApp/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 807c4e4b186a49939ef099d60c06bfc0 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -view {D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/sim_behav.wcfg
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file data_mem.mif
WARNING in sim.cpu.data_mem.inst at time                33000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time                55000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time                77000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time                99000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               121000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               143000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               165000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               187000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               209000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               231000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               253000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               275000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               297000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               319000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               341000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               347000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               375000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               397000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               419000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               441000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               463000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               485000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               507000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               529000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               551000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               573000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               595000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               617000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               639000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               661000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               667000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               695000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               717000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               739000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               761000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               783000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               805000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               827000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               849000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               871000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               893000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               915000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               937000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               959000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               965000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               993000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1015000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1037000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1059000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1081000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1103000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1125000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1147000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1169000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1191000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1213000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1235000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1241000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1269000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1291000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1313000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1335000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1357000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1379000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1401000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1423000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1445000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1467000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1489000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1495000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1523000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1545000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1567000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1589000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1611000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1633000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1655000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1677000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1699000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1721000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1727000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1755000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1777000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1799000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1821000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1843000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1865000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1887000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1909000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1931000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1937000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1965000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1987000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2009000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2031000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2053000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2075000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2097000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2119000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2125000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2153000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2175000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2197000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2219000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2241000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2263000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2285000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2291000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2319000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2341000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2363000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2385000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2407000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2429000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2435000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2463000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2485000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2507000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2529000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2551000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2557000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2585000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2607000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2629000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2651000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2657000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2685000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2707000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2729000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2735000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2763000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2785000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2791000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2817000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2823000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2835000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              3341000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              3361000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              3383000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              3405000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              3427000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              3449000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              3471000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              3493000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              3515000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              3537000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              3559000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              3581000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              3603000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              3625000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              3647000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              3653000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              3679000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              3699000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              3721000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              3743000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              3765000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              3787000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              3809000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              3831000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              3853000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              3875000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              3897000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              3919000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              3941000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              3963000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              3969000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              3995000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              4015000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              4037000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              4059000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              4081000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              4103000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              4125000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              4147000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              4169000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              4191000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              4213000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              4235000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              4257000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              4263000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              4289000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              4309000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              4331000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              4353000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              4375000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              4397000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              4419000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              4441000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              4463000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              4485000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              4507000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              4529000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              4535000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              4561000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              4581000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              4603000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              4625000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              4647000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              4669000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              4691000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              4713000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              4735000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              4757000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              4779000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              4785000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              4811000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              4831000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              4853000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              4875000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              4897000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              4919000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              4941000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              4963000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              4985000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              5007000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              5013000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              5039000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              5059000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              5081000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              5103000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              5125000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              5147000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              5169000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              5191000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              5213000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              5219000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              5245000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              5265000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              5287000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              5309000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              5331000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              5353000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              5375000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              5397000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              5403000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              5429000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              5449000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              5471000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              5493000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              5515000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              5537000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              5559000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              5565000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              5591000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              5611000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              5633000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              5655000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              5677000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              5699000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              5705000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              5731000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              5751000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              5773000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              5795000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              5817000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              5823000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              5849000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              5869000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              5891000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              5913000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              5919000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              5945000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              5965000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              5987000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              5993000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              6019000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              6039000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              6045000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              6071000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              6077000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              6089000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              6595000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              6615000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              6637000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              6659000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              6681000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              6703000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              6725000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              6747000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              6769000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              6791000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              6813000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              6835000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              6857000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              6879000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              6901000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              6907000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              6933000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              6953000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              6975000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              6997000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              7019000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              7041000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              7063000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              7085000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              7107000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              7129000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              7151000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              7173000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              7195000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              7217000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              7223000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              7249000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              7269000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              7291000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              7313000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              7335000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              7357000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              7379000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              7401000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              7423000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              7445000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              7467000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              7489000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              7511000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              7517000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              7543000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              7563000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              7585000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              7607000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              7629000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              7651000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              7673000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              7695000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              7717000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              7739000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              7761000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              7783000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              7789000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              7815000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              7835000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              7857000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              7879000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              7901000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              7923000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              7945000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              7967000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              7989000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              8011000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              8033000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              8039000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              8065000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              8085000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              8107000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              8129000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              8151000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              8173000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              8195000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              8217000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              8239000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              8261000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              8267000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              8293000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              8313000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              8335000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              8357000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              8379000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              8401000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              8423000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              8445000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              8467000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              8473000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              8499000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              8519000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              8541000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              8563000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              8585000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              8607000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              8629000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              8651000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              8657000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              8683000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              8703000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              8725000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              8747000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              8769000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              8791000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              8813000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              8819000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              8845000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              8865000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              8887000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              8909000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              8931000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              8953000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              8959000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              8985000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              9005000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              9027000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              9049000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              9071000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              9077000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              9103000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              9123000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              9145000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              9167000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              9173000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              9199000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              9219000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              9241000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              9247000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              9273000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              9293000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              9299000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              9325000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              9331000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              9343000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              9849000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              9869000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              9891000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              9913000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              9935000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              9957000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              9979000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
$finish called at time : 10 us : File "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sim_1/new/testbench.v" Line 13
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2790.641 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/ComputerScience/CodeApp/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/data_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/test_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/test_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text1.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text2.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_bubble_text.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/data_mem/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/inst_mem/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/imports/new/a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/imports/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
"xelab -wto 807c4e4b186a49939ef099d60c06bfc0 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/ComputerScience/CodeApp/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 807c4e4b186a49939ef099d60c06bfc0 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -view {D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/sim_behav.wcfg
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file data_mem.mif
WARNING in sim.cpu.data_mem.inst at time                33000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time                55000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time                77000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time                99000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               121000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               143000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               165000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               187000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               209000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               231000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               253000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               275000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               297000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               319000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               341000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               347000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               375000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               397000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               419000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               441000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               463000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               485000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               507000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               529000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               551000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               573000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               595000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               617000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               639000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               661000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               667000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               695000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               717000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               739000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               761000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               783000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               805000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               827000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               849000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               871000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               893000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               915000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               937000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               959000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               965000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               993000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1015000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1037000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1059000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1081000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1103000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1125000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1147000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1169000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1191000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1213000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1235000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1241000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1269000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1291000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1313000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1335000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1357000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1379000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1401000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1423000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1445000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1467000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1489000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1495000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1523000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1545000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1567000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1589000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1611000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1633000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1655000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1677000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1699000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1721000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1727000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1755000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1777000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1799000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1821000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1843000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1865000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1887000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1909000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1931000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1937000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1965000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1987000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2009000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2031000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2053000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2075000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2097000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2119000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2125000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2153000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2175000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2197000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2219000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2241000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2263000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2285000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2291000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2319000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2341000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2363000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2385000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2407000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2429000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2435000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2463000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2485000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2507000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2529000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2551000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2557000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2585000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2607000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2629000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2651000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2657000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2685000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2707000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2729000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2735000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2763000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2785000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2791000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2817000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2823000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2835000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
$finish called at time : 5 us : File "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sim_1/new/testbench.v" Line 13
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2790.641 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/ComputerScience/CodeApp/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/data_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/test_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/test_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text1.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text2.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_bubble_text.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
"xelab -wto 807c4e4b186a49939ef099d60c06bfc0 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/ComputerScience/CodeApp/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 807c4e4b186a49939ef099d60c06bfc0 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file data_mem.mif
WARNING in sim.cpu.data_mem.inst at time                33000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time                55000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time                77000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time                99000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               121000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               143000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               165000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               187000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               209000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               231000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               253000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               275000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               297000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               319000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               341000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               347000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               375000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               397000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               419000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               441000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               463000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               485000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               507000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               529000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               551000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               573000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               595000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               617000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               639000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               661000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               667000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               695000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               717000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               739000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               761000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               783000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               805000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               827000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               849000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               871000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               893000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               915000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               937000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               959000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               965000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               993000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1015000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1037000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1059000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1081000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1103000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1125000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1147000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1169000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1191000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1213000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1235000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1241000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1269000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1291000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1313000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1335000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1357000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1379000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1401000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1423000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1445000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1467000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1489000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1495000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1523000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1545000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1567000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1589000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1611000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1633000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1655000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1677000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1699000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1721000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1727000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1755000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1777000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1799000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1821000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1843000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1865000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1887000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1909000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1931000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1937000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1965000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1987000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2009000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2031000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2053000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2075000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2097000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2119000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2125000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2153000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2175000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2197000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2219000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2241000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2263000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2285000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2291000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2319000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2341000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2363000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2385000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2407000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2429000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2435000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2463000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2485000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2507000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2529000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2551000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2557000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2585000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2607000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2629000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2651000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2657000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2685000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2707000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2729000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2735000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2763000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2785000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2791000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2817000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2823000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2835000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
$finish called at time : 5 us : File "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sim_1/new/testbench.v" Line 13
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2790.641 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/ComputerScience/CodeApp/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/data_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/test_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/test_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text1.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text2.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_bubble_text.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
"xelab -wto 807c4e4b186a49939ef099d60c06bfc0 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/ComputerScience/CodeApp/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 807c4e4b186a49939ef099d60c06bfc0 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file data_mem.mif
WARNING in sim.cpu.data_mem.inst at time                33000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time                55000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time                77000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time                99000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               121000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               143000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               165000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               187000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               209000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               231000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               253000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               275000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               297000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               319000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               341000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               347000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               375000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               397000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               419000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               441000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               463000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               485000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               507000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               529000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               551000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               573000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               595000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               617000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               639000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               661000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               667000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               695000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               717000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               739000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               761000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               783000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               805000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               827000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               849000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               871000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               893000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               915000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               937000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               959000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               965000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               993000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1015000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1037000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1059000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1081000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1103000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1125000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1147000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1169000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1191000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1213000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1235000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1241000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1269000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1291000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1313000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1335000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1357000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1379000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1401000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1423000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1445000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1467000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1489000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1495000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1523000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1545000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1567000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1589000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1611000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1633000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1655000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1677000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1699000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1721000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1727000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1755000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1777000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1799000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1821000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1843000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1865000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1887000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1909000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1931000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1937000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1965000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1987000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2009000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2031000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2053000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2075000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2097000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2119000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2125000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2153000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2175000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2197000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2219000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2241000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2263000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2285000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2291000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2319000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2341000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2363000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2385000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2407000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2429000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2435000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2463000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2485000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2507000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2529000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2551000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2557000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2585000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2607000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2629000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2651000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2657000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2685000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2707000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2729000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2735000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2763000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2785000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2791000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2817000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2823000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2835000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
$finish called at time : 5 us : File "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sim_1/new/testbench.v" Line 13
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2790.641 ; gain = 0.000
set_property -dict [list CONFIG.coefficient_file {D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/sort_data.coe}] [get_ips data_mem]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/sort_data.coe' provided. It will be converted relative to IP Instance files '../sort_data.coe'
generate_target all [get_files  D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/data_mem/data_mem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'data_mem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'data_mem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'data_mem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'data_mem'...
catch { config_ip_cache -export [get_ips -all data_mem] }
export_ip_user_files -of_objects [get_files D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/data_mem/data_mem.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/data_mem/data_mem.xci]
launch_runs -jobs 8 data_mem_synth_1
[Tue Apr 12 20:57:18 2022] Launched data_mem_synth_1...
Run output will be captured here: D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.runs/data_mem_synth_1/runme.log
export_simulation -of_objects [get_files D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/data_mem/data_mem.xci] -directory D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.ip_user_files/sim_scripts -ip_user_files_dir D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.ip_user_files -ipstatic_source_dir D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.cache/compile_simlib/modelsim} {questa=D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.cache/compile_simlib/questa} {riviera=D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.cache/compile_simlib/riviera} {activehdl=D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
current_project lab2
current_project lab4
current_project lab2
current_project lab4
save_wave_config {D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/sim_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/simulate.log"
reset_run synth_1
launch_runs synth_1 -jobs 8
[Tue Apr 12 20:57:54 2022] Launched inst_mem_synth_1...
Run output will be captured here: D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.runs/inst_mem_synth_1/runme.log
[Tue Apr 12 20:57:54 2022] Launched synth_1...
Run output will be captured here: D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/ComputerScience/CodeApp/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/data_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/test_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/test_data.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text1.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_text2.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim/sort_bubble_text.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/data_mem/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/ip/inst_mem/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/imports/new/a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sources_1/imports/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
"xelab -wto 807c4e4b186a49939ef099d60c06bfc0 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/ComputerScience/CodeApp/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 807c4e4b186a49939ef099d60c06bfc0 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_mem
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -view {D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/sim_behav.wcfg
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file data_mem.mif
WARNING in sim.cpu.data_mem.inst at time                33000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time                55000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time                77000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time                99000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               121000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               143000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               165000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               187000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               209000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               231000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               253000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               275000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               297000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               319000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               341000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               347000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               375000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               397000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               419000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               441000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               463000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               485000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               507000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               529000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               551000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               573000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               595000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               617000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               639000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               661000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               667000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               695000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               717000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               739000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               761000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               783000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               805000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               827000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               849000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               871000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               893000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               915000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               937000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               959000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               965000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time               993000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1015000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1037000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1059000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1081000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1103000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1125000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1147000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1169000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1191000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1213000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1235000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1241000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1269000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1291000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1313000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1335000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1357000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1379000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1401000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1423000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1445000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1467000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1489000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1495000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1523000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1545000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1567000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1589000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1611000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1633000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1655000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1677000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1699000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1721000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1727000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1755000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1777000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1799000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1821000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1843000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1865000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1887000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1909000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1931000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1937000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1965000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              1987000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2009000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2031000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2053000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2075000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2097000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2119000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2125000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2153000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2175000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2197000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2219000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2241000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2263000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2285000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2291000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2319000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2341000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2363000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2385000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2407000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2429000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2435000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2463000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2485000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2507000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2529000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2551000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2557000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2585000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2607000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2629000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2651000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2657000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2685000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2707000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2729000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2735000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2763000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2785000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2791000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2819000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2825000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
WARNING in sim.cpu.data_mem.inst at time              2837000 ns: 
Reading from out-of-range address. Max address in sim.cpu.data_mem.inst is         255
$finish called at time : 5 us : File "D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.srcs/sim_1/new/testbench.v" Line 13
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2792.727 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Apr 12 20:59:51 2022] Launched impl_1...
Run output will be captured here: D:/ComputerScience/cs_COD_Spring_2022/Lab4/lab4/lab4.runs/impl_1/runme.log
open_hw_manager
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_project lab2
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr 13 14:07:30 2022...
