// Seed: 3596671992
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  output wire id_14;
  input wire id_13;
  input wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  timeprecision 1ps;
endmodule
module module_1 #(
    parameter id_1 = 32'd21
) (
    _id_1,
    id_2
);
  inout wire id_2;
  output wire _id_1;
  wire id_3;
  logic [id_1 : 1 'h0] id_4;
  wire id_5;
  ;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_5,
      id_4,
      id_3,
      id_4,
      id_2,
      id_3,
      id_3,
      id_3,
      id_5,
      id_2
  );
endmodule
