<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>New src/hotspot/cpu/aarch64/disassembler_aarch64.hpp</title>
    <link rel="stylesheet" href="../../../../style.css" />
  </head>
  <body>
    <pre>
 1 /*
 2  * Copyright (c) 1997, 2019, Oracle and/or its affiliates. All rights reserved.
 3  * Copyright (c) 2014, Red Hat Inc. All rights reserved.
 4  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
 5  *
 6  * This code is free software; you can redistribute it and/or modify it
 7  * under the terms of the GNU General Public License version 2 only, as
 8  * published by the Free Software Foundation.
 9  *
10  * This code is distributed in the hope that it will be useful, but WITHOUT
11  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
12  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
13  * version 2 for more details (a copy is included in the LICENSE file that
14  * accompanied this code).
15  *
16  * You should have received a copy of the GNU General Public License version
17  * 2 along with this work; if not, write to the Free Software Foundation,
18  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
19  *
20  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
21  * or visit www.oracle.com if you need additional information or have any
22  * questions.
23  *
24  */
25 
26 #ifndef CPU_AARCH64_DISASSEMBLER_AARCH64_HPP
27 #define CPU_AARCH64_DISASSEMBLER_AARCH64_HPP
28 
29   static int pd_instruction_alignment() {
30     return 1;
31   }
32 
33   static const char* pd_cpu_opts() {
34     return &quot;&quot;;
35   }
36 
37   // Returns address of n-th instruction preceding addr,
38   // NULL if no preceding instruction can be found.
39   // On ARM(aarch64), we assume a constant instruction length.
40   // It might be beneficial to check &quot;is_readable&quot; as we do on ppc and s390.
41   static address find_prev_instr(address addr, int n_instr) {
42     return addr - Assembler::instruction_size*n_instr;
43   }
44 
45   // special-case instruction decoding.
46   // There may be cases where the binutils disassembler doesn&#39;t do
47   // the perfect job. In those cases, decode_instruction0 may kick in
48   // and do it right.
49   // If nothing had to be done, just return &quot;here&quot;, otherwise return &quot;here + instr_len(here)&quot;
50   static address decode_instruction0(address here, outputStream* st, address virtual_begin = NULL) {
51     return here;
52   }
53 
54   // platform-specific instruction annotations (like value of loaded constants)
55   static void annotate(address pc, outputStream* st) { };
56 
57 #endif // CPU_AARCH64_DISASSEMBLER_AARCH64_HPP
    </pre>
  </body>
</html>