# fyp-fpga-random-number
FYP depo

Milestones
- Skills/knowledge                 (3 weeks)
    - what is meant by RNG
    - What can Vivado HLS do?
    - How to run Vivado HLS programs on FPGA? (how does interfacing work)
    - some top-level design (block design, how connect with each other, interface with outside world) -> to be included in interim report

- Planning                (X weeks)
    - which statistical tests to implement
    - performance metrics to be hit
    - evaluating criteria to be met
    - some top-level design (block design, how connect with each other, interface with outside world) -> to be included in interim report
    
- Implementation minimum                (X weeks)
    - Low risk, critical (minimum) parts first
      - Evaluate minimum parts against above metrics

- Implementation advanced                (2 weeks)
    - To be determined/revisted
      - Evaluate minimum parts against above metrics
    
- Full evaluation                (2 weeks)

- Report writing                (2 weeks)
