{
  "id": "02-02-entidades-arquitecturas",
  "topic": "Entidades y Arquitecturas",
  "type": "learning_module",
  "status": "published",
  "last_updated": "2026-01-03",
  "human_purpose": "Comprender la estructura básica de un diseño VHDL: entidades y arquitecturas.",
  "resource_map": {
    "entry_point": "VHDL-02-Intro.md",
    "directives": "VHDL-02-directives.md",
    "main_theory": "theory/VHDL-02-Teoria-EntidadesArquitecturas.md",
    "cheat_sheet": "VHDL-02-Resumen-Formulas.md",
    "methods": [
      "methods/VHDL-02-Metodos-EntidadesArq.md"
    ],
    "problems": "problems/VHDL-02-Problemas.md",
    "answers": "solutions/VHDL-02-Respuestas.md",
    "solutions": [
      "solutions/prob-01/"
    ],
    "applications": [
      "applications/APP-VHDL-02-mux-generico.md"
    ]
  },
  "ai_contract": {
    "strict_mode": true,
    "directives_file": "VHDL-02-directives.md"
  },
  "prerequisites": [
    "02-01-introduccion-vhdl"
  ],
  "learning_objectives": [
    "Definir entidades con puertos de entrada y salida",
    "Crear arquitecturas con diferentes estilos",
    "Declarar señales y constantes",
    "Utilizar modos de puerto correctamente",
    "Instanciar componentes"
  ],
  "estimated_time": "4-5 horas",
  "difficulty": "básico",
  "subtopics": [
    "Declaración de entidad (entity)",
    "Puertos: in, out, inout, buffer",
    "Genéricos (generic)",
    "Declaración de arquitectura (architecture)",
    "Estilo comportamental (behavioral)",
    "Estilo flujo de datos (dataflow)",
    "Estilo estructural (structural)",
    "Señales internas",
    "Instanciación de componentes"
  ],
  "tags": [
    "entidad",
    "arquitectura",
    "estructura",
    "puertos",
    "componentes"
  ],
  "contains_code_examples": true,
  "title": "Entidades y Arquitecturas",
  "slug": "entidades-arquitecturas",
  "area": "vhdl",
  "topics": [
    "entidad",
    "arquitectura",
    "estructura",
    "puertos",
    "componentes"
  ],
  "required_files": [
    "manifest.json",
    "VHDL-02-Intro.md",
    "VHDL-02-Resumen-Formulas.md"
  ],
  "references": [
    {
      "id": "VHDL-REF-01",
      "chapters": ["Cap. 3-4: Entity, Architecture"],
      "pages": "61-130"
    },
    {
      "id": "VHDL-REF-02",
      "chapters": ["Cap. 2-3: Basic Concepts"],
      "pages": "30-90"
    }
  ],
  "validation_status": {
    "status": "validated",
    "validated_by": "Claude AI",
    "validation_date": "2026-01-03",
    "notes": "Estructura completa, contenido verificado contra template"
  },
  "updated_at": "2026-01-03"
}
