// Seed: 3414214120
module module_0 (
    input wand id_0,
    output wire id_1,
    input wor id_2,
    input tri0 id_3,
    output wand id_4,
    input tri0 id_5,
    input uwire id_6,
    output tri id_7,
    output tri0 id_8,
    output supply1 id_9
);
  always begin
    id_1 = 1 && 1;
    @(posedge id_6)
    `define pp_11 0
  end
  wire id_12;
endmodule
module module_1 (
    input wire id_0
    , id_8,
    input supply0 id_1,
    input wor id_2,
    output wor id_3,
    output supply0 id_4,
    input supply1 id_5,
    input tri id_6
);
  wire id_9;
  module_0(
      id_0, id_3, id_1, id_0, id_3, id_5, id_6, id_3, id_3, id_4
  );
endmodule
