Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date              : Sat Sep 27 11:37:31 2025
| Host              : super-test running 64-bit Ubuntu 20.04.6 LTS
| Command           : report_timing -max_paths 10 -file ./report/activation_accelerator_timing_paths_synth.rpt
| Design            : bd_0_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Temperature Grade : C
---------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             5.020ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/din0_buf1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.977ns  (logic 4.226ns (84.911%)  route 0.751ns (15.089%))
  Logic Levels:           12  (DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns = ( 10.029 - 10.000 ) 
    Source Clock Delay      (SCD):    0.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12924, unset)        0.041     0.041    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/din0_buf1_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.113     0.154 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/din0_buf1_reg[7]/Q
                         net (fo=2, unplaced)         0.234     0.388    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[7]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[7]_A2_DATA[7])
                                                      0.258     0.646 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/A2_DATA[7]
                         net (fo=1, unplaced)         0.000     0.646    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.A2_DATA<7>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[7]_A2A1[7])
                                                      0.114     0.760 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/A2A1[7]
                         net (fo=1, unplaced)         0.000     0.760    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.A2A1<7>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[7]_U[28])
                                                      0.700     1.460 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[28]
                         net (fo=1, unplaced)         0.000     1.460    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<28>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[28]_U_DATA[28])
                                                      0.067     1.527 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[28]
                         net (fo=1, unplaced)         0.000     1.527    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<28>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[28]_ALU_OUT[47])
                                                      0.727     2.254 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     2.254    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.167     2.421 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     2.435    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.739     3.174 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     3.174    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.167     3.341 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     3.355    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[29])
                                                      0.739     4.094 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[29]
                         net (fo=1, unplaced)         0.000     4.094    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<29>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[29]_P[29])
                                                      0.146     4.240 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[29]
                         net (fo=1, unplaced)         0.269     4.509    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[1][22]
                         LUT6 (Prop_LUT6_I3_O)        0.152     4.661 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op[22]_i_2/O
                         net (fo=1, unplaced)         0.153     4.814    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/MANT[0]
                         LUT3 (Prop_LUT3_I1_O)        0.137     4.951 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.mant_op[22]_i_1/O
                         net (fo=1, unplaced)         0.067     5.018    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=12924, unset)        0.029    10.029    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
                         FDRE                                         r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]/C
                         clock pessimism              0.000    10.029    
                         clock uncertainty           -0.035     9.994    
                         FDRE (Setup_FDRE_C_D)        0.044    10.038    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -5.018    
  -------------------------------------------------------------------
                         slack                                  5.020    

Slack (MET) :             5.022ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/din0_buf1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.975ns  (logic 4.147ns (83.357%)  route 0.828ns (16.643%))
  Logic Levels:           12  (DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns = ( 10.029 - 10.000 ) 
    Source Clock Delay      (SCD):    0.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12924, unset)        0.041     0.041    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/din0_buf1_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.113     0.154 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/din0_buf1_reg[7]/Q
                         net (fo=2, unplaced)         0.234     0.388    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[7]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[7]_A2_DATA[7])
                                                      0.258     0.646 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/A2_DATA[7]
                         net (fo=1, unplaced)         0.000     0.646    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.A2_DATA<7>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[7]_A2A1[7])
                                                      0.114     0.760 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/A2A1[7]
                         net (fo=1, unplaced)         0.000     0.760    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.A2A1<7>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[7]_U[28])
                                                      0.700     1.460 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[28]
                         net (fo=1, unplaced)         0.000     1.460    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<28>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[28]_U_DATA[28])
                                                      0.067     1.527 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[28]
                         net (fo=1, unplaced)         0.000     1.527    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<28>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[28]_ALU_OUT[47])
                                                      0.727     2.254 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     2.254    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.167     2.421 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     2.435    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.739     3.174 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     3.174    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.167     3.341 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     3.355    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[30])
                                                      0.739     4.094 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, unplaced)         0.000     4.094    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<30>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[30]_P[30])
                                                      0.146     4.240 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[30]
                         net (fo=1, unplaced)         0.317     4.557    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[1][23]
                         LUT4 (Prop_LUT4_I3_O)        0.058     4.615 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op[7]_i_3/O
                         net (fo=8, unplaced)         0.182     4.797    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op_reg[1]
                         LUT6 (Prop_LUT6_I2_O)        0.152     4.949 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op[7]_i_1/O
                         net (fo=1, unplaced)         0.067     5.016    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=12924, unset)        0.029    10.029    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
                         FDRE                                         r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]/C
                         clock pessimism              0.000    10.029    
                         clock uncertainty           -0.035     9.994    
                         FDRE (Setup_FDRE_C_D)        0.044    10.038    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -5.016    
  -------------------------------------------------------------------
                         slack                                  5.022    

Slack (MET) :             5.038ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/din0_buf1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.959ns  (logic 4.132ns (83.323%)  route 0.827ns (16.677%))
  Logic Levels:           12  (DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns = ( 10.029 - 10.000 ) 
    Source Clock Delay      (SCD):    0.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12924, unset)        0.041     0.041    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/din0_buf1_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.113     0.154 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/din0_buf1_reg[7]/Q
                         net (fo=2, unplaced)         0.234     0.388    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[7]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[7]_A2_DATA[7])
                                                      0.258     0.646 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/A2_DATA[7]
                         net (fo=1, unplaced)         0.000     0.646    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.A2_DATA<7>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[7]_A2A1[7])
                                                      0.114     0.760 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/A2A1[7]
                         net (fo=1, unplaced)         0.000     0.760    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.A2A1<7>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[7]_U[28])
                                                      0.700     1.460 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[28]
                         net (fo=1, unplaced)         0.000     1.460    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<28>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[28]_U_DATA[28])
                                                      0.067     1.527 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[28]
                         net (fo=1, unplaced)         0.000     1.527    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<28>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[28]_ALU_OUT[47])
                                                      0.727     2.254 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     2.254    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.167     2.421 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     2.435    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.739     3.174 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     3.174    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.167     3.341 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     3.355    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[30])
                                                      0.739     4.094 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, unplaced)         0.000     4.094    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<30>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[30]_P[30])
                                                      0.146     4.240 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[30]
                         net (fo=1, unplaced)         0.317     4.557    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[1][23]
                         LUT4 (Prop_LUT4_I3_O)        0.058     4.615 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op[7]_i_3/O
                         net (fo=8, unplaced)         0.181     4.796    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op_reg[1]
                         LUT5 (Prop_LUT5_I2_O)        0.137     4.933 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op[0]_i_1/O
                         net (fo=1, unplaced)         0.067     5.000    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[0]_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=12924, unset)        0.029    10.029    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
                         FDRE                                         r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[0]/C
                         clock pessimism              0.000    10.029    
                         clock uncertainty           -0.035     9.994    
                         FDRE (Setup_FDRE_C_D)        0.044    10.038    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[0]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -5.000    
  -------------------------------------------------------------------
                         slack                                  5.038    

Slack (MET) :             5.038ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/din0_buf1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.959ns  (logic 4.132ns (83.323%)  route 0.827ns (16.677%))
  Logic Levels:           12  (DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns = ( 10.029 - 10.000 ) 
    Source Clock Delay      (SCD):    0.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12924, unset)        0.041     0.041    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/din0_buf1_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.113     0.154 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/din0_buf1_reg[7]/Q
                         net (fo=2, unplaced)         0.234     0.388    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[7]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[7]_A2_DATA[7])
                                                      0.258     0.646 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/A2_DATA[7]
                         net (fo=1, unplaced)         0.000     0.646    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.A2_DATA<7>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[7]_A2A1[7])
                                                      0.114     0.760 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/A2A1[7]
                         net (fo=1, unplaced)         0.000     0.760    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.A2A1<7>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[7]_U[28])
                                                      0.700     1.460 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[28]
                         net (fo=1, unplaced)         0.000     1.460    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<28>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[28]_U_DATA[28])
                                                      0.067     1.527 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[28]
                         net (fo=1, unplaced)         0.000     1.527    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<28>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[28]_ALU_OUT[47])
                                                      0.727     2.254 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     2.254    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.167     2.421 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     2.435    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.739     3.174 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     3.174    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.167     3.341 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     3.355    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[30])
                                                      0.739     4.094 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, unplaced)         0.000     4.094    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<30>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[30]_P[30])
                                                      0.146     4.240 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[30]
                         net (fo=1, unplaced)         0.317     4.557    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[1][23]
                         LUT4 (Prop_LUT4_I3_O)        0.058     4.615 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op[7]_i_3/O
                         net (fo=8, unplaced)         0.181     4.796    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op_reg[1]
                         LUT5 (Prop_LUT5_I2_O)        0.137     4.933 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op[1]_i_1/O
                         net (fo=1, unplaced)         0.067     5.000    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[1]_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=12924, unset)        0.029    10.029    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
                         FDRE                                         r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[1]/C
                         clock pessimism              0.000    10.029    
                         clock uncertainty           -0.035     9.994    
                         FDRE (Setup_FDRE_C_D)        0.044    10.038    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[1]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -5.000    
  -------------------------------------------------------------------
                         slack                                  5.038    

Slack (MET) :             5.038ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/din0_buf1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.959ns  (logic 4.132ns (83.323%)  route 0.827ns (16.677%))
  Logic Levels:           12  (DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns = ( 10.029 - 10.000 ) 
    Source Clock Delay      (SCD):    0.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12924, unset)        0.041     0.041    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/din0_buf1_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.113     0.154 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/din0_buf1_reg[7]/Q
                         net (fo=2, unplaced)         0.234     0.388    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[7]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[7]_A2_DATA[7])
                                                      0.258     0.646 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/A2_DATA[7]
                         net (fo=1, unplaced)         0.000     0.646    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.A2_DATA<7>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[7]_A2A1[7])
                                                      0.114     0.760 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/A2A1[7]
                         net (fo=1, unplaced)         0.000     0.760    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.A2A1<7>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[7]_U[28])
                                                      0.700     1.460 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[28]
                         net (fo=1, unplaced)         0.000     1.460    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<28>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[28]_U_DATA[28])
                                                      0.067     1.527 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[28]
                         net (fo=1, unplaced)         0.000     1.527    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<28>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[28]_ALU_OUT[47])
                                                      0.727     2.254 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     2.254    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.167     2.421 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     2.435    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.739     3.174 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     3.174    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.167     3.341 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     3.355    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[30])
                                                      0.739     4.094 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, unplaced)         0.000     4.094    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<30>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[30]_P[30])
                                                      0.146     4.240 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[30]
                         net (fo=1, unplaced)         0.317     4.557    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[1][23]
                         LUT4 (Prop_LUT4_I3_O)        0.058     4.615 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op[7]_i_3/O
                         net (fo=8, unplaced)         0.181     4.796    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op_reg[1]
                         LUT5 (Prop_LUT5_I2_O)        0.137     4.933 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op[2]_i_1/O
                         net (fo=1, unplaced)         0.067     5.000    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[2]_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=12924, unset)        0.029    10.029    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
                         FDRE                                         r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[2]/C
                         clock pessimism              0.000    10.029    
                         clock uncertainty           -0.035     9.994    
                         FDRE (Setup_FDRE_C_D)        0.044    10.038    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[2]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -5.000    
  -------------------------------------------------------------------
                         slack                                  5.038    

Slack (MET) :             5.038ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/din0_buf1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.959ns  (logic 4.132ns (83.323%)  route 0.827ns (16.677%))
  Logic Levels:           12  (DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns = ( 10.029 - 10.000 ) 
    Source Clock Delay      (SCD):    0.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12924, unset)        0.041     0.041    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/din0_buf1_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.113     0.154 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/din0_buf1_reg[7]/Q
                         net (fo=2, unplaced)         0.234     0.388    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[7]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[7]_A2_DATA[7])
                                                      0.258     0.646 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/A2_DATA[7]
                         net (fo=1, unplaced)         0.000     0.646    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.A2_DATA<7>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[7]_A2A1[7])
                                                      0.114     0.760 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/A2A1[7]
                         net (fo=1, unplaced)         0.000     0.760    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.A2A1<7>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[7]_U[28])
                                                      0.700     1.460 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[28]
                         net (fo=1, unplaced)         0.000     1.460    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<28>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[28]_U_DATA[28])
                                                      0.067     1.527 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[28]
                         net (fo=1, unplaced)         0.000     1.527    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<28>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[28]_ALU_OUT[47])
                                                      0.727     2.254 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     2.254    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.167     2.421 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     2.435    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.739     3.174 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     3.174    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.167     3.341 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     3.355    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[30])
                                                      0.739     4.094 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, unplaced)         0.000     4.094    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<30>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[30]_P[30])
                                                      0.146     4.240 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[30]
                         net (fo=1, unplaced)         0.317     4.557    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[1][23]
                         LUT4 (Prop_LUT4_I3_O)        0.058     4.615 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op[7]_i_3/O
                         net (fo=8, unplaced)         0.181     4.796    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op_reg[1]
                         LUT5 (Prop_LUT5_I2_O)        0.137     4.933 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op[3]_i_1/O
                         net (fo=1, unplaced)         0.067     5.000    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[3]_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=12924, unset)        0.029    10.029    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
                         FDRE                                         r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[3]/C
                         clock pessimism              0.000    10.029    
                         clock uncertainty           -0.035     9.994    
                         FDRE (Setup_FDRE_C_D)        0.044    10.038    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[3]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -5.000    
  -------------------------------------------------------------------
                         slack                                  5.038    

Slack (MET) :             5.038ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/din0_buf1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.959ns  (logic 4.132ns (83.323%)  route 0.827ns (16.677%))
  Logic Levels:           12  (DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns = ( 10.029 - 10.000 ) 
    Source Clock Delay      (SCD):    0.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12924, unset)        0.041     0.041    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/din0_buf1_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.113     0.154 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/din0_buf1_reg[7]/Q
                         net (fo=2, unplaced)         0.234     0.388    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[7]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[7]_A2_DATA[7])
                                                      0.258     0.646 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/A2_DATA[7]
                         net (fo=1, unplaced)         0.000     0.646    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.A2_DATA<7>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[7]_A2A1[7])
                                                      0.114     0.760 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/A2A1[7]
                         net (fo=1, unplaced)         0.000     0.760    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.A2A1<7>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[7]_U[28])
                                                      0.700     1.460 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[28]
                         net (fo=1, unplaced)         0.000     1.460    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<28>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[28]_U_DATA[28])
                                                      0.067     1.527 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[28]
                         net (fo=1, unplaced)         0.000     1.527    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<28>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[28]_ALU_OUT[47])
                                                      0.727     2.254 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     2.254    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.167     2.421 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     2.435    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.739     3.174 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     3.174    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.167     3.341 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     3.355    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[30])
                                                      0.739     4.094 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, unplaced)         0.000     4.094    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<30>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[30]_P[30])
                                                      0.146     4.240 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[30]
                         net (fo=1, unplaced)         0.317     4.557    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[1][23]
                         LUT4 (Prop_LUT4_I3_O)        0.058     4.615 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op[7]_i_3/O
                         net (fo=8, unplaced)         0.181     4.796    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op_reg[1]
                         LUT5 (Prop_LUT5_I2_O)        0.137     4.933 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op[4]_i_1/O
                         net (fo=1, unplaced)         0.067     5.000    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[4]_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=12924, unset)        0.029    10.029    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
                         FDRE                                         r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[4]/C
                         clock pessimism              0.000    10.029    
                         clock uncertainty           -0.035     9.994    
                         FDRE (Setup_FDRE_C_D)        0.044    10.038    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[4]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -5.000    
  -------------------------------------------------------------------
                         slack                                  5.038    

Slack (MET) :             5.038ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/din0_buf1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.959ns  (logic 4.132ns (83.323%)  route 0.827ns (16.677%))
  Logic Levels:           12  (DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns = ( 10.029 - 10.000 ) 
    Source Clock Delay      (SCD):    0.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12924, unset)        0.041     0.041    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/din0_buf1_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.113     0.154 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/din0_buf1_reg[7]/Q
                         net (fo=2, unplaced)         0.234     0.388    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[7]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[7]_A2_DATA[7])
                                                      0.258     0.646 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/A2_DATA[7]
                         net (fo=1, unplaced)         0.000     0.646    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.A2_DATA<7>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[7]_A2A1[7])
                                                      0.114     0.760 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/A2A1[7]
                         net (fo=1, unplaced)         0.000     0.760    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.A2A1<7>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[7]_U[28])
                                                      0.700     1.460 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[28]
                         net (fo=1, unplaced)         0.000     1.460    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<28>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[28]_U_DATA[28])
                                                      0.067     1.527 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[28]
                         net (fo=1, unplaced)         0.000     1.527    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<28>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[28]_ALU_OUT[47])
                                                      0.727     2.254 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     2.254    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.167     2.421 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     2.435    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.739     3.174 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     3.174    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.167     3.341 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     3.355    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[30])
                                                      0.739     4.094 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, unplaced)         0.000     4.094    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<30>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[30]_P[30])
                                                      0.146     4.240 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[30]
                         net (fo=1, unplaced)         0.317     4.557    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[1][23]
                         LUT4 (Prop_LUT4_I3_O)        0.058     4.615 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op[7]_i_3/O
                         net (fo=8, unplaced)         0.181     4.796    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op_reg[1]
                         LUT5 (Prop_LUT5_I2_O)        0.137     4.933 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op[5]_i_1/O
                         net (fo=1, unplaced)         0.067     5.000    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[5]_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=12924, unset)        0.029    10.029    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
                         FDRE                                         r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[5]/C
                         clock pessimism              0.000    10.029    
                         clock uncertainty           -0.035     9.994    
                         FDRE (Setup_FDRE_C_D)        0.044    10.038    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[5]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -5.000    
  -------------------------------------------------------------------
                         slack                                  5.038    

Slack (MET) :             5.038ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/din0_buf1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.959ns  (logic 4.132ns (83.323%)  route 0.827ns (16.677%))
  Logic Levels:           12  (DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns = ( 10.029 - 10.000 ) 
    Source Clock Delay      (SCD):    0.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12924, unset)        0.041     0.041    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/din0_buf1_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.113     0.154 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/din0_buf1_reg[7]/Q
                         net (fo=2, unplaced)         0.234     0.388    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[7]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[7]_A2_DATA[7])
                                                      0.258     0.646 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/A2_DATA[7]
                         net (fo=1, unplaced)         0.000     0.646    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.A2_DATA<7>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[7]_A2A1[7])
                                                      0.114     0.760 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/A2A1[7]
                         net (fo=1, unplaced)         0.000     0.760    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.A2A1<7>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[7]_U[28])
                                                      0.700     1.460 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[28]
                         net (fo=1, unplaced)         0.000     1.460    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<28>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[28]_U_DATA[28])
                                                      0.067     1.527 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[28]
                         net (fo=1, unplaced)         0.000     1.527    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<28>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[28]_ALU_OUT[47])
                                                      0.727     2.254 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     2.254    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.167     2.421 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     2.435    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.739     3.174 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     3.174    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.167     3.341 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     3.355    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[30])
                                                      0.739     4.094 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, unplaced)         0.000     4.094    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<30>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[30]_P[30])
                                                      0.146     4.240 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[30]
                         net (fo=1, unplaced)         0.317     4.557    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[1][23]
                         LUT4 (Prop_LUT4_I3_O)        0.058     4.615 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op[7]_i_3/O
                         net (fo=8, unplaced)         0.181     4.796    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op_reg[1]
                         LUT5 (Prop_LUT5_I2_O)        0.137     4.933 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op[6]_i_1/O
                         net (fo=1, unplaced)         0.067     5.000    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[6]_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=12924, unset)        0.029    10.029    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
                         FDRE                                         r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[6]/C
                         clock pessimism              0.000    10.029    
                         clock uncertainty           -0.035     9.994    
                         FDRE (Setup_FDRE_C_D)        0.044    10.038    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[6]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -5.000    
  -------------------------------------------------------------------
                         slack                                  5.038    

Slack (MET) :             5.269ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/din0_buf1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.566ns  (logic 3.396ns (74.376%)  route 1.170ns (25.624%))
  Logic Levels:           11  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.029ns = ( 10.029 - 10.000 ) 
    Source Clock Delay      (SCD):    0.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12924, unset)        0.041     0.041    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/din0_buf1_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.113     0.154 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/din0_buf1_reg[7]/Q
                         net (fo=2, unplaced)         0.234     0.388    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[7]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[7]_A2_DATA[7])
                                                      0.258     0.646 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/A2_DATA[7]
                         net (fo=1, unplaced)         0.000     0.646    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.A2_DATA<7>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[7]_A2A1[7])
                                                      0.114     0.760 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/A2A1[7]
                         net (fo=1, unplaced)         0.000     0.760    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.A2A1<7>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[7]_U[28])
                                                      0.700     1.460 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[28]
                         net (fo=1, unplaced)         0.000     1.460    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<28>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[28]_U_DATA[28])
                                                      0.067     1.527 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[28]
                         net (fo=1, unplaced)         0.000     1.527    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<28>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[28]_ALU_OUT[47])
                                                      0.727     2.254 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     2.254    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.167     2.421 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     2.435    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[30])
                                                      0.739     3.174 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, unplaced)         0.000     3.174    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<30>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[30]_P[30])
                                                      0.146     3.320 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[30]
                         net (fo=29, unplaced)        0.286     3.606    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT[0]
                         LUT6 (Prop_LUT6_I0_O)        0.225     3.831 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op[7]_i_7/O
                         net (fo=3, unplaced)         0.154     3.985    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op[7]_i_7_n_10
                         LUT6 (Prop_LUT6_I2_O)        0.082     4.067 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.mant_op[21]_i_3/O
                         net (fo=1, unplaced)         0.211     4.278    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[0]_0
                         LUT2 (Prop_LUT2_I1_O)        0.058     4.336 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op[21]_i_1/O
                         net (fo=22, unplaced)        0.271     4.607    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op[21]_i_1_n_10
                         FDRE                                         r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=12924, unset)        0.029    10.029    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
                         FDRE                                         r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[0]/C
                         clock pessimism              0.000    10.029    
                         clock uncertainty           -0.035     9.994    
                         FDRE (Setup_FDRE_C_R)       -0.118     9.876    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[0]
  -------------------------------------------------------------------
                         required time                          9.876    
                         arrival time                          -4.607    
  -------------------------------------------------------------------
                         slack                                  5.269    




