;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 30, <791
	SPL 30, <791
	ADD #0, 900
	SPL 30, <791
	SUB -80, <10
	DJN -30, <9
	ADD #270, <1
	MOV -1, <-20
	ADD 270, 60
	JMN @303, 90
	SPL 30, <791
	SUB @121, 106
	SUB #802, 100
	CMP #802, 100
	CMP #802, 100
	SUB -802, 10
	SUB #12, @401
	SUB @0, @2
	SUB @0, @2
	ADD 270, 60
	JMN @12, #401
	MOV -1, <-20
	SUB @0, @2
	SUB -0, 90
	DJN -30, <9
	SLT #-30, 9
	ADD 270, 60
	MOV -1, <-20
	MOV -1, <-20
	ADD 270, 60
	ADD 270, 60
	MOV -1, <-20
	ADD #270, <1
	ADD 303, 910
	ADD #270, <1
	SPL -100, -600
	DJN 121, 10
	SUB @0, @2
	SPL 0, <402
	ADD 303, 910
	SPL 30, <791
	MOV -7, <-20
	SPL 0, <402
	CMP -207, <-120
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
