// baseline_tma_bulk_tensor_2d.cu
// Manual 2D global->shared->global copy (no TMA) for comparison with the TMA bulk tensor path.
//
// Targets Blackwell/Grace-Blackwell (sm_100+/sm_103+/sm_121) but runs on any SM_90+
// device because it uses only standard CUDA loads/stores. The optimized variant swaps
// in cp.async.bulk.tensor for the transfers.

#include <cuda_runtime.h>

#include <cstdio>
#include <vector>

#include "../core/common/headers/cuda_verify.cuh"
#include "../core/common/nvtx_utils.cuh"

#define CUDA_CHECK(call)                                                     \
  do {                                                                       \
    cudaError_t status = (call);                                             \
    if (status != cudaSuccess) {                                             \
      std::fprintf(stderr, "CUDA error %s:%d: %s\n", __FILE__, __LINE__,     \
                    cudaGetErrorString(status));                            \
      std::exit(EXIT_FAILURE);                                               \
    }                                                                        \
  } while (0)

namespace {

// Match the optimized tile geometry so the comparison isolates transfer
// mechanism differences rather than tile-size tuning.
constexpr int TILE_M = 128;
constexpr int TILE_N = 64;
constexpr int BLOCK_X = 32;
constexpr int BLOCK_Y = 4;
constexpr int ITERATIONS = 10;

__global__ void baseline_bulk_copy_kernel(const float* __restrict__ src,
                                          float* __restrict__ dst,
                                          int width,
                                          int height,
                                          int ld) {
    const int tile_row = blockIdx.y * TILE_M;
    const int tile_col = blockIdx.x * TILE_N;
    if (tile_row >= height || tile_col >= width) {
        return;
    }

    __shared__ alignas(128) float tile[TILE_M][TILE_N];

    for (int r = threadIdx.y; r < TILE_M; r += blockDim.y) {
        const int g_row = tile_row + r;
        if (g_row >= height) break;
        const float* src_row = src + g_row * ld;
        for (int c = threadIdx.x; c < TILE_N; c += blockDim.x) {
            const int g_col = tile_col + c;
            if (g_col < width) {
                tile[r][c] = src_row[g_col];
            }
        }
    }
    __syncthreads();

    // Trivial transformation to keep the compiler from optimizing the copy away.
    for (int r = threadIdx.y; r < TILE_M; r += blockDim.y) {
        const int g_row = tile_row + r;
        if (g_row >= height) break;
        float* dst_row = dst + g_row * ld;
        for (int c = threadIdx.x; c < TILE_N; c += blockDim.x) {
            const int g_col = tile_col + c;
            if (g_col < width) {
                dst_row[g_col] = tile[r][c];
            }
        }
    }
}

}  // namespace

int main() {
    NVTX_RANGE("main");
    const int width = 2048;
    const int height = 2048;
    const int ld = width;
    const std::size_t bytes = static_cast<std::size_t>(width) * height * sizeof(float);

    std::vector<float> h_src(width * height);
    for (int i = 0; i < width * height; ++i) {
        NVTX_RANGE("setup");
        h_src[i] = static_cast<float>((i % 127) - 63) * 0.01f;
    }

    float* d_src = nullptr;
    float* d_dst = nullptr;
    CUDA_CHECK(cudaMalloc(&d_src, bytes));
    CUDA_CHECK(cudaMalloc(&d_dst, bytes));
    CUDA_CHECK(cudaMemcpy(d_src, h_src.data(), bytes, cudaMemcpyHostToDevice));
    CUDA_CHECK(cudaMemset(d_dst, 0, bytes));

    dim3 block(BLOCK_X, BLOCK_Y, 1);
    dim3 grid((width + TILE_N - 1) / TILE_N, (height + TILE_M - 1) / TILE_M, 1);

    // Warmup
    baseline_bulk_copy_kernel<<<grid, block>>>(d_src, d_dst, width, height, ld);
    CUDA_CHECK(cudaGetLastError());
    CUDA_CHECK(cudaDeviceSynchronize());

    cudaEvent_t start{}, stop{};
    CUDA_CHECK(cudaEventCreate(&start));
    CUDA_CHECK(cudaEventCreate(&stop));

    CUDA_CHECK(cudaEventRecord(start));
    for (int iter = 0; iter < ITERATIONS; ++iter) {
        NVTX_RANGE("compute_kernel:baseline_bulk_copy_kernel");
        baseline_bulk_copy_kernel<<<grid, block>>>(d_src, d_dst, width, height, ld);
        CUDA_CHECK(cudaGetLastError());
    }
    CUDA_CHECK(cudaEventRecord(stop));
    CUDA_CHECK(cudaEventSynchronize(stop));

    float total_ms = 0.0f;
    CUDA_CHECK(cudaEventElapsedTime(&total_ms, start, stop));
    const float avg_ms = total_ms / static_cast<float>(ITERATIONS);
    std::printf("Baseline 2D tensor copy: %.3f ms\n", avg_ms);
#ifdef VERIFY
    std::vector<float> h_verify(width * height);
    CUDA_CHECK(cudaMemcpy(h_verify.data(), d_dst, bytes, cudaMemcpyDeviceToHost));
    float checksum = 0.0f;
    VERIFY_CHECKSUM(h_verify.data(), static_cast<int>(h_verify.size()), &checksum);
    VERIFY_PRINT_CHECKSUM(checksum);
#endif

    CUDA_CHECK(cudaEventDestroy(start));
    CUDA_CHECK(cudaEventDestroy(stop));
    CUDA_CHECK(cudaFree(d_src));
    CUDA_CHECK(cudaFree(d_dst));
    return 0;
}
