Analysis & Synthesis report for BCD
Sun Dec 03 21:26:03 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |bcd|bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state
 11. State Machine - |bcd|bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state
 12. State Machine - |bcd|bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state
 13. Registers Protected by Synthesis
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Registers Packed Into Inferred Megafunctions
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer
 21. Source assignments for bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming
 22. Source assignments for bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer
 23. Source assignments for bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer
 24. Source assignments for bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer
 25. Source assignments for bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer
 26. Source assignments for bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer
 27. Source assignments for bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer
 28. Source assignments for bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser
 29. Source assignments for bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer
 30. Source assignments for bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 31. Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 32. Source assignments for bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated
 33. Parameter Settings for User Entity Instance: bcd_master_0:master_0
 34. Parameter Settings for User Entity Instance: bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master
 35. Parameter Settings for User Entity Instance: bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming
 36. Parameter Settings for User Entity Instance: bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer
 37. Parameter Settings for User Entity Instance: bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming
 38. Parameter Settings for User Entity Instance: bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer
 39. Parameter Settings for User Entity Instance: bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer
 40. Parameter Settings for User Entity Instance: bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer
 41. Parameter Settings for User Entity Instance: bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer
 42. Parameter Settings for User Entity Instance: bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_jtag_sld_node:node
 43. Parameter Settings for User Entity Instance: bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component
 44. Parameter Settings for User Entity Instance: bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser
 45. Parameter Settings for User Entity Instance: bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer
 46. Parameter Settings for User Entity Instance: bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer
 47. Parameter Settings for User Entity Instance: bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage
 48. Parameter Settings for User Entity Instance: bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser
 49. Parameter Settings for User Entity Instance: bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser
 50. Parameter Settings for User Entity Instance: bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer
 51. Parameter Settings for User Entity Instance: bcd_master_0:master_0|altera_avalon_sc_fifo:fifo
 52. Parameter Settings for User Entity Instance: bcd_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p
 53. Parameter Settings for User Entity Instance: bcd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b
 54. Parameter Settings for User Entity Instance: bcd_master_0:master_0|altera_avalon_packets_to_master:transacto
 55. Parameter Settings for User Entity Instance: bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m
 56. Parameter Settings for User Entity Instance: bcd_master_0:master_0|altera_reset_controller:rst_controller
 57. Parameter Settings for User Entity Instance: bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 58. Parameter Settings for User Entity Instance: altera_merlin_master_translator:master_0_master_translator
 59. Parameter Settings for User Entity Instance: altera_merlin_slave_translator:bcd_0_avmm_translator
 60. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller
 61. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 62. Parameter Settings for Inferred Entity Instance: sld_signaltap:avmm
 63. Parameter Settings for Inferred Entity Instance: bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0
 64. altsyncram Parameter Settings by Entity Instance
 65. Port Connectivity Checks: "altera_reset_controller:rst_controller"
 66. Port Connectivity Checks: "altera_merlin_slave_translator:bcd_0_avmm_translator"
 67. Port Connectivity Checks: "altera_merlin_master_translator:master_0_master_translator"
 68. Port Connectivity Checks: "bcd_master_0:master_0|altera_reset_controller:rst_controller"
 69. Port Connectivity Checks: "bcd_master_0:master_0|altera_avalon_sc_fifo:fifo"
 70. Port Connectivity Checks: "bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser"
 71. Port Connectivity Checks: "bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter"
 72. Port Connectivity Checks: "bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover"
 73. Port Connectivity Checks: "bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component"
 74. Port Connectivity Checks: "bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_jtag_sld_node:node"
 75. Port Connectivity Checks: "bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer"
 76. Port Connectivity Checks: "bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer"
 77. Port Connectivity Checks: "bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer"
 78. Port Connectivity Checks: "bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer"
 79. Port Connectivity Checks: "bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer"
 80. Port Connectivity Checks: "bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master"
 81. Port Connectivity Checks: "bcd_master_0:master_0"
 82. SignalTap II Logic Analyzer Settings
 83. Elapsed Time Per Partition
 84. Connections to In-System Debugging Instance "avmm"
 85. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Dec 03 21:26:03 2017           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; BCD                                             ;
; Top-level Entity Name              ; bcd                                             ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 3,582                                           ;
;     Total combinational functions  ; 1,759                                           ;
;     Dedicated logic registers      ; 2,693                                           ;
; Total registers                    ; 2693                                            ;
; Total pins                         ; 19                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 18,560                                          ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C8Q208C8        ;                    ;
; Top-level entity name                                                      ; bcd                ; BCD                ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; VHDL Show LMF Mapping Messages                                             ; Off                ;                    ;
; VHDL Version                                                               ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                  ;
+-------------------------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                  ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                             ; Library ;
+-------------------------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------+---------+
; qsys/bcd/synthesis/bcd.vhd                                        ; yes             ; User VHDL File               ; D:/Altera/Projects/BCD/qsys/bcd/synthesis/bcd.vhd                                        ; bcd     ;
; qsys/bcd/synthesis/submodules/altera_reset_controller.v           ; yes             ; User Verilog HDL File        ; D:/Altera/Projects/BCD/qsys/bcd/synthesis/submodules/altera_reset_controller.v           ; bcd     ;
; qsys/bcd/synthesis/submodules/altera_reset_synchronizer.v         ; yes             ; User Verilog HDL File        ; D:/Altera/Projects/BCD/qsys/bcd/synthesis/submodules/altera_reset_synchronizer.v         ; bcd     ;
; qsys/bcd/synthesis/submodules/altera_merlin_slave_translator.sv   ; yes             ; User SystemVerilog HDL File  ; D:/Altera/Projects/BCD/qsys/bcd/synthesis/submodules/altera_merlin_slave_translator.sv   ; bcd     ;
; qsys/bcd/synthesis/submodules/altera_merlin_master_translator.sv  ; yes             ; User SystemVerilog HDL File  ; D:/Altera/Projects/BCD/qsys/bcd/synthesis/submodules/altera_merlin_master_translator.sv  ; bcd     ;
; qsys/bcd/synthesis/submodules/BCD_Avalon_Top.vhd                  ; yes             ; User VHDL File               ; D:/Altera/Projects/BCD/qsys/bcd/synthesis/submodules/BCD_Avalon_Top.vhd                  ; bcd     ;
; qsys/bcd/synthesis/submodules/BCD_digit.vhd                       ; yes             ; User VHDL File               ; D:/Altera/Projects/BCD/qsys/bcd/synthesis/submodules/BCD_digit.vhd                       ; bcd     ;
; qsys/bcd/synthesis/submodules/BCD_top.vhd                         ; yes             ; User VHDL File               ; D:/Altera/Projects/BCD/qsys/bcd/synthesis/submodules/BCD_top.vhd                         ; bcd     ;
; qsys/bcd/synthesis/submodules/bcd_master_0.v                      ; yes             ; User Verilog HDL File        ; D:/Altera/Projects/BCD/qsys/bcd/synthesis/submodules/bcd_master_0.v                      ; bcd     ;
; qsys/bcd/synthesis/submodules/bcd_master_0_p2b_adapter.v          ; yes             ; User Verilog HDL File        ; D:/Altera/Projects/BCD/qsys/bcd/synthesis/submodules/bcd_master_0_p2b_adapter.v          ; bcd     ;
; qsys/bcd/synthesis/submodules/bcd_master_0_b2p_adapter.v          ; yes             ; User Verilog HDL File        ; D:/Altera/Projects/BCD/qsys/bcd/synthesis/submodules/bcd_master_0_b2p_adapter.v          ; bcd     ;
; qsys/bcd/synthesis/submodules/altera_avalon_packets_to_master.v   ; yes             ; User Verilog HDL File        ; D:/Altera/Projects/BCD/qsys/bcd/synthesis/submodules/altera_avalon_packets_to_master.v   ; bcd     ;
; qsys/bcd/synthesis/submodules/altera_avalon_st_packets_to_bytes.v ; yes             ; User Verilog HDL File        ; D:/Altera/Projects/BCD/qsys/bcd/synthesis/submodules/altera_avalon_st_packets_to_bytes.v ; bcd     ;
; qsys/bcd/synthesis/submodules/altera_avalon_st_bytes_to_packets.v ; yes             ; User Verilog HDL File        ; D:/Altera/Projects/BCD/qsys/bcd/synthesis/submodules/altera_avalon_st_bytes_to_packets.v ; bcd     ;
; qsys/bcd/synthesis/submodules/altera_avalon_sc_fifo.v             ; yes             ; User Verilog HDL File        ; D:/Altera/Projects/BCD/qsys/bcd/synthesis/submodules/altera_avalon_sc_fifo.v             ; bcd     ;
; qsys/bcd/synthesis/submodules/bcd_master_0_timing_adt.v           ; yes             ; User Verilog HDL File        ; D:/Altera/Projects/BCD/qsys/bcd/synthesis/submodules/bcd_master_0_timing_adt.v           ; bcd     ;
; qsys/bcd/synthesis/submodules/altera_avalon_st_jtag_interface.v   ; yes             ; User Verilog HDL File        ; D:/Altera/Projects/BCD/qsys/bcd/synthesis/submodules/altera_avalon_st_jtag_interface.v   ; bcd     ;
; qsys/bcd/synthesis/submodules/altera_jtag_dc_streaming.v          ; yes             ; User Verilog HDL File        ; D:/Altera/Projects/BCD/qsys/bcd/synthesis/submodules/altera_jtag_dc_streaming.v          ; bcd     ;
; qsys/bcd/synthesis/submodules/altera_jtag_sld_node.v              ; yes             ; User Verilog HDL File        ; D:/Altera/Projects/BCD/qsys/bcd/synthesis/submodules/altera_jtag_sld_node.v              ; bcd     ;
; qsys/bcd/synthesis/submodules/altera_jtag_streaming.v             ; yes             ; User Verilog HDL File        ; D:/Altera/Projects/BCD/qsys/bcd/synthesis/submodules/altera_jtag_streaming.v             ; bcd     ;
; qsys/bcd/synthesis/submodules/altera_avalon_st_clock_crosser.v    ; yes             ; User Verilog HDL File        ; D:/Altera/Projects/BCD/qsys/bcd/synthesis/submodules/altera_avalon_st_clock_crosser.v    ; bcd     ;
; qsys/bcd/synthesis/submodules/altera_avalon_st_pipeline_base.v    ; yes             ; User Verilog HDL File        ; D:/Altera/Projects/BCD/qsys/bcd/synthesis/submodules/altera_avalon_st_pipeline_base.v    ; bcd     ;
; qsys/bcd/synthesis/submodules/altera_avalon_st_idle_remover.v     ; yes             ; User Verilog HDL File        ; D:/Altera/Projects/BCD/qsys/bcd/synthesis/submodules/altera_avalon_st_idle_remover.v     ; bcd     ;
; qsys/bcd/synthesis/submodules/altera_avalon_st_idle_inserter.v    ; yes             ; User Verilog HDL File        ; D:/Altera/Projects/BCD/qsys/bcd/synthesis/submodules/altera_avalon_st_idle_inserter.v    ; bcd     ;
; altera_std_synchronizer.v                                         ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altera_std_synchronizer.v              ;         ;
; sld_virtual_jtag_basic.v                                          ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v               ;         ;
; sld_signaltap.vhd                                                 ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd                      ;         ;
; sld_signaltap_impl.vhd                                            ; yes             ; Encrypted Megafunction       ; d:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                 ;         ;
; sld_ela_control.vhd                                               ; yes             ; Encrypted Megafunction       ; d:/altera/13.0sp1/quartus/libraries/megafunctions/sld_ela_control.vhd                    ;         ;
; lpm_shiftreg.tdf                                                  ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                       ;         ;
; lpm_constant.inc                                                  ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_constant.inc                       ;         ;
; dffeea.inc                                                        ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/dffeea.inc                             ;         ;
; aglobal130.inc                                                    ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                         ;         ;
; sld_mbpmg.vhd                                                     ; yes             ; Encrypted Megafunction       ; d:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mbpmg.vhd                          ;         ;
; sld_ela_trigger_flow_mgr.vhd                                      ; yes             ; Encrypted Megafunction       ; d:/altera/13.0sp1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd           ;         ;
; sld_buffer_manager.vhd                                            ; yes             ; Encrypted Megafunction       ; d:/altera/13.0sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                 ;         ;
; altsyncram.tdf                                                    ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                         ;         ;
; stratix_ram_block.inc                                             ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc                  ;         ;
; lpm_mux.inc                                                       ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                            ;         ;
; lpm_decode.inc                                                    ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                         ;         ;
; a_rdenreg.inc                                                     ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                          ;         ;
; altrom.inc                                                        ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                             ;         ;
; altram.inc                                                        ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                             ;         ;
; altdpram.inc                                                      ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                           ;         ;
; db/altsyncram_qs14.tdf                                            ; yes             ; Auto-Generated Megafunction  ; D:/Altera/Projects/BCD/db/altsyncram_qs14.tdf                                            ;         ;
; altdpram.tdf                                                      ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.tdf                           ;         ;
; memmodes.inc                                                      ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/others/maxplus2/memmodes.inc                         ;         ;
; a_hdffe.inc                                                       ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/a_hdffe.inc                            ;         ;
; alt_le_rden_reg.inc                                               ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                    ;         ;
; altsyncram.inc                                                    ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.inc                         ;         ;
; lpm_mux.tdf                                                       ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf                            ;         ;
; muxlut.inc                                                        ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/muxlut.inc                             ;         ;
; bypassff.inc                                                      ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc                           ;         ;
; altshift.inc                                                      ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc                           ;         ;
; db/mux_aoc.tdf                                                    ; yes             ; Auto-Generated Megafunction  ; D:/Altera/Projects/BCD/db/mux_aoc.tdf                                                    ;         ;
; lpm_decode.tdf                                                    ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.tdf                         ;         ;
; declut.inc                                                        ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/declut.inc                             ;         ;
; lpm_compare.inc                                                   ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.inc                        ;         ;
; db/decode_rqf.tdf                                                 ; yes             ; Auto-Generated Megafunction  ; D:/Altera/Projects/BCD/db/decode_rqf.tdf                                                 ;         ;
; lpm_counter.tdf                                                   ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf                        ;         ;
; lpm_add_sub.inc                                                   ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc                        ;         ;
; cmpconst.inc                                                      ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/cmpconst.inc                           ;         ;
; lpm_counter.inc                                                   ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.inc                        ;         ;
; alt_counter_stratix.inc                                           ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/alt_counter_stratix.inc                ;         ;
; db/cntr_gdi.tdf                                                   ; yes             ; Auto-Generated Megafunction  ; D:/Altera/Projects/BCD/db/cntr_gdi.tdf                                                   ;         ;
; db/cmpr_ccc.tdf                                                   ; yes             ; Auto-Generated Megafunction  ; D:/Altera/Projects/BCD/db/cmpr_ccc.tdf                                                   ;         ;
; db/cntr_02j.tdf                                                   ; yes             ; Auto-Generated Megafunction  ; D:/Altera/Projects/BCD/db/cntr_02j.tdf                                                   ;         ;
; db/cntr_sbi.tdf                                                   ; yes             ; Auto-Generated Megafunction  ; D:/Altera/Projects/BCD/db/cntr_sbi.tdf                                                   ;         ;
; db/cmpr_8cc.tdf                                                   ; yes             ; Auto-Generated Megafunction  ; D:/Altera/Projects/BCD/db/cmpr_8cc.tdf                                                   ;         ;
; db/cntr_gui.tdf                                                   ; yes             ; Auto-Generated Megafunction  ; D:/Altera/Projects/BCD/db/cntr_gui.tdf                                                   ;         ;
; db/cmpr_5cc.tdf                                                   ; yes             ; Auto-Generated Megafunction  ; D:/Altera/Projects/BCD/db/cmpr_5cc.tdf                                                   ;         ;
; sld_rom_sr.vhd                                                    ; yes             ; Encrypted Megafunction       ; d:/altera/13.0sp1/quartus/libraries/megafunctions/sld_rom_sr.vhd                         ;         ;
; sld_hub.vhd                                                       ; yes             ; Encrypted Megafunction       ; d:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd                            ;         ;
; sld_jtag_hub.vhd                                                  ; yes             ; Encrypted Megafunction       ; d:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                       ;         ;
; db/altsyncram_elg1.tdf                                            ; yes             ; Auto-Generated Megafunction  ; D:/Altera/Projects/BCD/db/altsyncram_elg1.tdf                                            ;         ;
+-------------------------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary           ;
+---------------------------------------------+---------+
; Resource                                    ; Usage   ;
+---------------------------------------------+---------+
; Estimated Total logic elements              ; 3,582   ;
;                                             ;         ;
; Total combinational functions               ; 1759    ;
; Logic element usage by number of LUT inputs ;         ;
;     -- 4 input functions                    ; 972     ;
;     -- 3 input functions                    ; 436     ;
;     -- <=2 input functions                  ; 351     ;
;                                             ;         ;
; Logic elements by mode                      ;         ;
;     -- normal mode                          ; 1551    ;
;     -- arithmetic mode                      ; 208     ;
;                                             ;         ;
; Total registers                             ; 2693    ;
;     -- Dedicated logic registers            ; 2693    ;
;     -- I/O registers                        ; 0       ;
;                                             ;         ;
; I/O pins                                    ; 19      ;
; Total memory bits                           ; 18560   ;
; Embedded Multiplier 9-bit elements          ; 0       ;
; Maximum fan-out node                        ; clk_clk ;
; Maximum fan-out                             ; 1819    ;
; Total fan-out                               ; 16527   ;
; Average fan-out                             ; 3.57    ;
+---------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                            ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |bcd                                                                                                    ; 1759 (1)          ; 2693 (0)     ; 18560       ; 0            ; 0       ; 0         ; 19   ; 0            ; |bcd                                                                                                                                                                                                                                                                                                                           ; bcd          ;
;    |BCD_Avalon_Top:bcd_0|                                                                               ; 254 (165)         ; 229 (177)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|BCD_Avalon_Top:bcd_0                                                                                                                                                                                                                                                                                                      ; bcd          ;
;       |BCD_top:bcd_top_0|                                                                               ; 89 (82)           ; 52 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0                                                                                                                                                                                                                                                                                    ; bcd          ;
;          |BCD_digit:dig_to_BCD|                                                                         ; 7 (7)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|BCD_digit:dig_to_BCD                                                                                                                                                                                                                                                               ; bcd          ;
;    |altera_merlin_slave_translator:bcd_0_avmm_translator|                                               ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|altera_merlin_slave_translator:bcd_0_avmm_translator                                                                                                                                                                                                                                                                      ; bcd          ;
;    |altera_reset_controller:rst_controller|                                                             ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                    ; bcd          ;
;       |altera_reset_synchronizer:alt_rst_sync_uq1|                                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                         ; bcd          ;
;    |bcd_master_0:master_0|                                                                              ; 649 (0)           ; 442 (0)      ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|bcd_master_0:master_0                                                                                                                                                                                                                                                                                                     ; bcd          ;
;       |altera_avalon_packets_to_master:transacto|                                                       ; 231 (0)           ; 125 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|bcd_master_0:master_0|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                                                                           ; bcd          ;
;          |packets_to_master:p2m|                                                                        ; 231 (231)         ; 125 (125)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                                                                                     ; bcd          ;
;       |altera_avalon_sc_fifo:fifo|                                                                      ; 31 (31)           ; 24 (24)      ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|bcd_master_0:master_0|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                                                                          ; bcd          ;
;          |altsyncram:mem_rtl_0|                                                                         ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                     ; work         ;
;             |altsyncram_elg1:auto_generated|                                                            ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated                                                                                                                                                                                                                      ; work         ;
;       |altera_avalon_st_bytes_to_packets:b2p|                                                           ; 15 (15)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|bcd_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                                                                               ; bcd          ;
;       |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|                                ; 342 (0)           ; 263 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                                                                                    ; bcd          ;
;          |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                                            ; 342 (0)           ; 263 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                                                                                  ; bcd          ;
;             |altera_avalon_st_clock_crosser:sink_crosser|                                               ; 16 (4)            ; 47 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                                                                                      ; bcd          ;
;                |altera_avalon_st_pipeline_base:output_stage|                                            ; 12 (12)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                                                                          ; bcd          ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                         ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer                                                                                       ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                         ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer                                                                                       ; work         ;
;             |altera_jtag_src_crosser:source_crosser|                                                    ; 1 (0)             ; 27 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                                                                           ; bcd          ;
;                |altera_jtag_control_signal_crosser:crosser|                                             ; 1 (1)             ; 9 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                                                                                ; bcd          ;
;                   |altera_std_synchronizer:synchronizer|                                                ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer                                                           ; work         ;
;             |altera_jtag_streaming:jtag_streaming|                                                      ; 325 (308)         ; 186 (167)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                                                                             ; bcd          ;
;                |altera_avalon_st_idle_inserter:idle_inserter|                                           ; 6 (6)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                                                                                ; bcd          ;
;                |altera_avalon_st_idle_remover:idle_remover|                                             ; 8 (8)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                                                                                  ; bcd          ;
;                |altera_jtag_sld_node:node|                                                              ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_jtag_sld_node:node                                                                                                                   ; bcd          ;
;                   |sld_virtual_jtag_basic:sld_virtual_jtag_component|                                   ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                                 ; work         ;
;                |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                               ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                                                                                    ; work         ;
;                |altera_std_synchronizer:clock_sensor_synchronizer|                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                                                                           ; work         ;
;                |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                                                                                   ; work         ;
;                |altera_std_synchronizer:reset_to_sample_synchronizer|                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                                                                                        ; work         ;
;             |altera_std_synchronizer:synchronizer|                                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                                                                             ; work         ;
;       |altera_avalon_st_packets_to_bytes:p2b|                                                           ; 30 (30)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|bcd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                                                                               ; bcd          ;
;       |altera_reset_controller:rst_controller|                                                          ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|bcd_master_0:master_0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                              ; bcd          ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                   ; bcd          ;
;    |sld_hub:auto_hub|                                                                                   ; 179 (1)           ; 112 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                          ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 178 (137)         ; 112 (84)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                             ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 24 (24)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                     ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                   ; work         ;
;    |sld_signaltap:avmm|                                                                                 ; 675 (1)           ; 1906 (282)   ; 18048       ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm                                                                                                                                                                                                                                                                                                        ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 674 (0)           ; 1624 (0)     ; 18048       ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                  ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 674 (22)          ; 1624 (590)   ; 18048       ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                           ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 17 (0)            ; 46 (46)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                            ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                        ; work         ;
;                   |decode_rqf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_rqf:auto_generated                                                                                                              ; work         ;
;                |lpm_mux:mux|                                                                            ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                ; work         ;
;                   |mux_aoc:auto_generated|                                                              ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_aoc:auto_generated                                                                                                                         ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 18048       ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                           ; work         ;
;                |altsyncram_qs14:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 18048       ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated                                                                                                                                            ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                            ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                              ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 59 (59)           ; 44 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 331 (1)           ; 721 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                               ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                       ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 282 (0)           ; 705 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                        ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 423 (423)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                             ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 282 (0)           ; 282 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1   ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 48 (48)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                 ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                         ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 209 (12)          ; 191 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                          ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 10 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                ; work         ;
;                   |cntr_gdi:auto_generated|                                                             ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_gdi:auto_generated                                                        ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 7 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                         ; work         ;
;                   |cntr_02j:auto_generated|                                                             ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_02j:auto_generated                                                                                 ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 6 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                               ; work         ;
;                   |cntr_sbi:auto_generated|                                                             ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_sbi:auto_generated                                                                       ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                  ; work         ;
;                   |cntr_gui:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_gui:auto_generated                                                                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 141 (141)         ; 141 (141)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                          ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                       ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 19 (19)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bcd|sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                     ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                      ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated|ALTSYNCRAM                                                                           ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None ;
; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 141          ; 128          ; 141          ; 18048 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                 ;
+--------+-----------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------+-----------------------------------+
; Vendor ; IP Core Name                      ; Version ; Release Date ; License Type ; Entity Instance                                                                                              ; IP Include File                   ;
+--------+-----------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------+-----------------------------------+
; Altera ; Qsys                              ; 13.0sp1 ; N/A          ; N/A          ; |bcd                                                                                                         ; qsys/bcd/synthesis/../../bcd.qsys ;
; Altera ; altera_jtag_dc_streaming          ; 13.0    ; N/A          ; N/A          ; |bcd|BCD_Avalon_Top:bcd_0                                                                                    ; qsys/bcd/synthesis/../../bcd.qsys ;
; Altera ; altera_merlin_slave_translator    ; 13.0    ; N/A          ; N/A          ; |bcd|altera_merlin_slave_translator:bcd_0_avmm_translator                                                    ; qsys/bcd/synthesis/../../bcd.qsys ;
; Altera ; altera_jtag_avalon_master         ; 13.0    ; N/A          ; N/A          ; |bcd|bcd_master_0:master_0                                                                                   ; qsys/bcd/synthesis/../../bcd.qsys ;
; Altera ; altera_avalon_st_bytes_to_packets ; 11.1    ; N/A          ; N/A          ; |bcd|bcd_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p                                             ; qsys/bcd/synthesis/../../bcd.qsys ;
; Altera ; channel_adapter                   ; 13.0    ; N/A          ; N/A          ; |bcd|bcd_master_0:master_0|bcd_master_0_b2p_adapter:b2p_adapter                                              ; qsys/bcd/synthesis/../../bcd.qsys ;
; Altera ; altera_avalon_sc_fifo             ; 13.0    ; N/A          ; N/A          ; |bcd|bcd_master_0:master_0|altera_avalon_sc_fifo:fifo                                                        ; qsys/bcd/synthesis/../../bcd.qsys ;
; Altera ; altera_jtag_dc_streaming          ; 13.0    ; N/A          ; N/A          ; |bcd|bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                  ; qsys/bcd/synthesis/../../bcd.qsys ;
; Altera ; altera_avalon_st_packets_to_bytes ; 11.1    ; N/A          ; N/A          ; |bcd|bcd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b                                             ; qsys/bcd/synthesis/../../bcd.qsys ;
; Altera ; channel_adapter                   ; 13.0    ; N/A          ; N/A          ; |bcd|bcd_master_0:master_0|bcd_master_0_p2b_adapter:p2b_adapter                                              ; qsys/bcd/synthesis/../../bcd.qsys ;
; Altera ; altera_reset_controller           ; 13.0    ; N/A          ; N/A          ; |bcd|bcd_master_0:master_0|altera_reset_controller:rst_controller                                            ; qsys/bcd/synthesis/../../bcd.qsys ;
; Altera ; altera_jtag_dc_streaming          ; 13.0    ; N/A          ; N/A          ; |bcd|bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ; qsys/bcd/synthesis/../../bcd.qsys ;
; Altera ; timing_adapter                    ; 13.0    ; N/A          ; N/A          ; |bcd|bcd_master_0:master_0|bcd_master_0_timing_adt:timing_adt                                                ; qsys/bcd/synthesis/../../bcd.qsys ;
; Altera ; altera_avalon_packets_to_master   ; 13.0    ; N/A          ; N/A          ; |bcd|bcd_master_0:master_0|altera_avalon_packets_to_master:transacto                                         ; qsys/bcd/synthesis/../../bcd.qsys ;
; Altera ; altera_jtag_dc_streaming          ; 13.0    ; N/A          ; N/A          ; |bcd|bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                   ; qsys/bcd/synthesis/../../bcd.qsys ;
; Altera ; altera_merlin_master_translator   ; 13.0    ; N/A          ; N/A          ; |bcd|altera_merlin_master_translator:master_0_master_translator                                              ; qsys/bcd/synthesis/../../bcd.qsys ;
; Altera ; altera_reset_controller           ; 13.0    ; N/A          ; N/A          ; |bcd|altera_reset_controller:rst_controller                                                                  ; qsys/bcd/synthesis/../../bcd.qsys ;
; Altera ; altera_jtag_dc_streaming          ; 13.0    ; N/A          ; N/A          ; |bcd|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                       ; qsys/bcd/synthesis/../../bcd.qsys ;
+--------+-----------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------+-----------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |bcd|bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                                                                                                                                 ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+
; Name                  ; state.READ_SEND_WAIT ; state.READ_SEND_ISSUE ; state.READ_DATA_WAIT ; state.READ_CMD_WAIT ; state.READ_ASSERT ; state.RETURN_PACKET ; state.WRITE_WAIT ; state.GET_WRITE_DATA ; state.GET_ADDR4 ; state.GET_ADDR3 ; state.GET_ADDR2 ; state.GET_ADDR1 ; state.GET_SIZE2 ; state.GET_SIZE1 ; state.GET_EXTRA ; state.0000 ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+
; state.0000            ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ;
; state.GET_EXTRA       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 1          ;
; state.GET_SIZE1       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 1          ;
; state.GET_SIZE2       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 1          ;
; state.GET_ADDR1       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR2       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR3       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR4       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_WRITE_DATA  ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 1                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.WRITE_WAIT      ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 1                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.RETURN_PACKET   ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 1                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_ASSERT     ; 0                    ; 0                     ; 0                    ; 0                   ; 1                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_CMD_WAIT   ; 0                    ; 0                     ; 0                    ; 1                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_DATA_WAIT  ; 0                    ; 0                     ; 1                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_SEND_ISSUE ; 0                    ; 1                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_SEND_WAIT  ; 1                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |bcd|bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state ;
+-------------------------+----------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Name                    ; read_state.ST_HEADER ; read_state.ST_READ_DATA ; read_state.ST_PADDED                                                                                                               ;
+-------------------------+----------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; read_state.ST_HEADER    ; 0                    ; 0                       ; 0                                                                                                                                  ;
; read_state.ST_PADDED    ; 1                    ; 0                       ; 1                                                                                                                                  ;
; read_state.ST_READ_DATA ; 1                    ; 1                       ; 0                                                                                                                                  ;
+-------------------------+----------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |bcd|bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state ;
+---------------------------+---------------------------+-------------------------+-------------------------+----------------------------------------------------------------------------------------------------+
; Name                      ; write_state.ST_WRITE_DATA ; write_state.ST_HEADER_2 ; write_state.ST_HEADER_1 ; write_state.ST_BYPASS                                                                              ;
+---------------------------+---------------------------+-------------------------+-------------------------+----------------------------------------------------------------------------------------------------+
; write_state.ST_BYPASS     ; 0                         ; 0                       ; 0                       ; 0                                                                                                  ;
; write_state.ST_HEADER_1   ; 0                         ; 0                       ; 1                       ; 1                                                                                                  ;
; write_state.ST_HEADER_2   ; 0                         ; 1                       ; 0                       ; 1                                                                                                  ;
; write_state.ST_WRITE_DATA ; 1                         ; 0                       ; 0                       ; 1                                                                                                  ;
+---------------------------+---------------------------+-------------------------+-------------------------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                           ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer|dreg[6]                             ; yes                                                              ; yes                                        ;
; bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[1]                              ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                ; yes                                                              ; yes                                        ;
; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                          ; yes                                                              ; yes                                        ;
; bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer|dreg[5]                             ; yes                                                              ; yes                                        ;
; bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[0]                              ; yes                                                              ; yes                                        ;
; bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[1]                         ; yes                                                              ; yes                                        ;
; bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer|dreg[1]                             ; yes                                                              ; yes                                        ;
; bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                   ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                ; yes                                                              ; yes                                        ;
; bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[2]                                                                             ; yes                                                              ; yes                                        ;
; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                          ; yes                                                              ; yes                                        ;
; bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer|dreg[4]                             ; yes                                                              ; yes                                        ;
; bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[3]                                                                             ; yes                                                              ; yes                                        ;
; bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[4]                                                                             ; yes                                                              ; yes                                        ;
; bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[7]                                                                             ; yes                                                              ; yes                                        ;
; bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[6]                                                                             ; yes                                                              ; yes                                        ;
; bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[5]                                                                             ; yes                                                              ; yes                                        ;
; bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[1]                                                                             ; yes                                                              ; yes                                        ;
; bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[0]                                                                             ; yes                                                              ; yes                                        ;
; bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|din_s1                               ; yes                                                              ; yes                                        ;
; bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[0]                         ; yes                                                              ; yes                                        ;
; bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[1]                                 ; yes                                                              ; yes                                        ;
; bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                             ; yes                                                              ; yes                                        ;
; bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[0]                                                                                   ; yes                                                              ; yes                                        ;
; bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[6] ; yes                                                              ; yes                                        ;
; bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer|dreg[3]                             ; yes                                                              ; yes                                        ;
; bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|din_s1                          ; yes                                                              ; yes                                        ;
; bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[0]                                 ; yes                                                              ; yes                                        ;
; bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer|din_s1                              ; yes                                                              ; yes                                        ;
; bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|din_s1                                                                                    ; yes                                                              ; yes                                        ;
; bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[5] ; yes                                                              ; yes                                        ;
; bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer|dreg[2]                             ; yes                                                              ; yes                                        ;
; bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|din_s1                                  ; yes                                                              ; yes                                        ;
; bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[4] ; yes                                                              ; yes                                        ;
; bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer|dreg[1]                             ; yes                                                              ; yes                                        ;
; bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[3] ; yes                                                              ; yes                                        ;
; bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                             ; yes                                                              ; yes                                        ;
; bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                          ; yes                                                              ; yes                                        ;
; bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[2] ; yes                                                              ; yes                                        ;
; bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer|din_s1                              ; yes                                                              ; yes                                        ;
; bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[5]                          ; yes                                                              ; yes                                        ;
; bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[1] ; yes                                                              ; yes                                        ;
; bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[4]                          ; yes                                                              ; yes                                        ;
; bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[3]                          ; yes                                                              ; yes                                        ;
; bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[2]                          ; yes                                                              ; yes                                        ;
; bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[1]                          ; yes                                                              ; yes                                        ;
; bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[0]                          ; yes                                                              ; yes                                        ;
; bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|din_s1                           ; yes                                                              ; yes                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                               ; Reason for Removal                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|counter_error                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                    ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|BCD_digit:dig_to_BCD|error                                                                                                                           ; Stuck at GND due to stuck port data_in                                                    ;
; bcd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[8]                                                                                                               ; Stuck at GND due to stuck port data_in                                                    ;
; bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_mgmt[0]    ; Stuck at GND due to stuck port data_in                                                    ;
; BCD_Avalon_Top:bcd_0|errorDer                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                    ;
; bcd_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|received_varchannel                                                                                                             ; Stuck at GND due to stuck port data_in                                                    ;
; bcd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[1]                                                                                                               ; Merged with bcd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[2] ;
; bcd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[2]                                                                                                               ; Merged with bcd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[3] ;
; bcd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[3]                                                                                                               ; Merged with bcd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[4] ;
; bcd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[4]                                                                                                               ; Merged with bcd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[5] ;
; bcd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[5]                                                                                                               ; Merged with bcd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[6] ;
; bcd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[6]                                                                                                               ; Merged with bcd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[7] ;
; bcd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[7]                                                                                                               ; Merged with bcd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0] ;
; bcd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|channel_needs_esc                                                                                                               ; Stuck at GND due to stuck port data_in                                                    ;
; bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[10]   ; Stuck at GND due to stuck port data_in                                                    ;
; bcd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|channel_escaped                                                                                                                 ; Stuck at GND due to stuck port data_in                                                    ;
; bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[9]    ; Stuck at GND due to stuck port data_in                                                    ;
; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~20                                                                                              ; Lost fanout                                                                               ;
; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~21                                                                                              ; Lost fanout                                                                               ;
; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~22                                                                                              ; Lost fanout                                                                               ;
; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~23                                                                                              ; Lost fanout                                                                               ;
; bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~6 ; Lost fanout                                                                               ;
; bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~7 ; Lost fanout                                                                               ;
; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5..31]                                                                                        ; Lost fanout                                                                               ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|clk_cntr[28..30]                                                                                                                                     ; Lost fanout                                                                               ;
; altera_merlin_slave_translator:bcd_0_avmm_translator|waitrequest_reset_override                                                                                                             ; Merged with BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|BCD_digit:dig_to_BCD|digit_out_sig[7]  ;
; Total Number of Removed Registers = 54                                                                                                                                                      ;                                                                                           ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                             ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[31]                                                                                         ; Lost Fanouts              ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[30],                                                                                       ;
;                                                                                                                                                                                           ;                           ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[29],                                                                                       ;
;                                                                                                                                                                                           ;                           ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[28],                                                                                       ;
;                                                                                                                                                                                           ;                           ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[27],                                                                                       ;
;                                                                                                                                                                                           ;                           ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[26],                                                                                       ;
;                                                                                                                                                                                           ;                           ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[25],                                                                                       ;
;                                                                                                                                                                                           ;                           ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[24],                                                                                       ;
;                                                                                                                                                                                           ;                           ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[23],                                                                                       ;
;                                                                                                                                                                                           ;                           ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[22],                                                                                       ;
;                                                                                                                                                                                           ;                           ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[21],                                                                                       ;
;                                                                                                                                                                                           ;                           ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[20],                                                                                       ;
;                                                                                                                                                                                           ;                           ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[19],                                                                                       ;
;                                                                                                                                                                                           ;                           ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[18],                                                                                       ;
;                                                                                                                                                                                           ;                           ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[17],                                                                                       ;
;                                                                                                                                                                                           ;                           ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[16],                                                                                       ;
;                                                                                                                                                                                           ;                           ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[15],                                                                                       ;
;                                                                                                                                                                                           ;                           ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[14],                                                                                       ;
;                                                                                                                                                                                           ;                           ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[13],                                                                                       ;
;                                                                                                                                                                                           ;                           ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[12],                                                                                       ;
;                                                                                                                                                                                           ;                           ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[11],                                                                                       ;
;                                                                                                                                                                                           ;                           ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[10],                                                                                       ;
;                                                                                                                                                                                           ;                           ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[9],                                                                                        ;
;                                                                                                                                                                                           ;                           ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[8],                                                                                        ;
;                                                                                                                                                                                           ;                           ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[7],                                                                                        ;
;                                                                                                                                                                                           ;                           ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6],                                                                                        ;
;                                                                                                                                                                                           ;                           ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]                                                                                         ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|clk_cntr[30]                                                                                                                                       ; Lost Fanouts              ; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|clk_cntr[29],                                                                                                                                     ;
;                                                                                                                                                                                           ;                           ; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|clk_cntr[28]                                                                                                                                      ;
; bcd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[8]                                                                                                             ; Stuck at GND              ; bcd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|channel_escaped                                                                                                              ;
;                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                          ;
; bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[10] ; Stuck at GND              ; bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[9] ;
;                                                                                                                                                                                           ; due to stuck port data_in ;                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2693  ;
; Number of registers using Synchronous Clear  ; 13    ;
; Number of registers using Synchronous Load   ; 82    ;
; Number of registers using Asynchronous Clear ; 1174  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1160  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                 ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|en_signal[0]                                                                                                                                               ; 2       ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|en_signal[1]                                                                                                                                               ; 2       ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|en_signal[2]                                                                                                                                               ; 2       ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|en_signal[3]                                                                                                                                               ; 2       ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|en_signal[4]                                                                                                                                               ; 2       ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|en_signal[5]                                                                                                                                               ; 2       ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|en_signal[6]                                                                                                                                               ; 2       ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|en_signal[7]                                                                                                                                               ; 2       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                         ; 199     ;
; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                   ; 215     ;
; bcd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                                     ; 3       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                          ; 1       ;
; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                    ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                          ; 1       ;
; bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                    ; 1       ;
; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|empty                                                                                                                                            ; 2       ;
; bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                      ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                      ; 3       ;
; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                 ; 1       ;
; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                 ; 1       ;
; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                 ; 1       ;
; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                 ; 1       ;
; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                 ; 1       ;
; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                 ; 1       ;
; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                 ; 1       ;
; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                               ; 3       ;
; sld_signaltap:avmm|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                 ; 1       ;
; Total number of inverted registers = 29                                                                                                                                                           ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                    ;
+-----------------------------------------------------------------------------+------------------------------------------------------------+------+
; Register Name                                                               ; Megafunction                                               ; Type ;
+-----------------------------------------------------------------------------+------------------------------------------------------------+------+
; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|internal_out_payload[0..7] ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|mem_rtl_0 ; RAM  ;
+-----------------------------------------------------------------------------+------------------------------------------------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |bcd|bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[2]                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |bcd|bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[1]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |bcd|bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |bcd|bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |bcd|bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[0]                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |bcd|bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |bcd|bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]                ;
; 8:1                ; 4 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |bcd|BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|digit_in_signal[0]                                                                                                                                                             ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |bcd|bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[2]                                                                                                         ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |bcd|bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0] ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |bcd|bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[9] ;
; 8:1                ; 32 bits   ; 160 LEs       ; 128 LEs              ; 32 LEs                 ; Yes        ; |bcd|BCD_Avalon_Top:bcd_0|avmm_readdata[29]                                                                                                                                                                                ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |bcd|bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[15]                                                                                                                     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |bcd|bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[6]                                                                                                                      ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |bcd|bcd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|out_data[0]                                                                                                                                               ;
; 5:1                ; 9 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; Yes        ; |bcd|bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]             ;
; 5:1                ; 10 bits   ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |bcd|bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]            ;
; 8:1                ; 32 bits   ; 160 LEs       ; 0 LEs                ; 160 LEs                ; Yes        ; |bcd|BCD_Avalon_Top:bcd_0|errorCounter[8]                                                                                                                                                                                  ;
; 8:1                ; 8 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; Yes        ; |bcd|bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[24]                                                                                                                     ;
; 8:1                ; 8 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; Yes        ; |bcd|bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[19]                                                                                                                     ;
; 8:1                ; 8 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; Yes        ; |bcd|bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[13]                                                                                                                     ;
; 8:1                ; 6 bits    ; 30 LEs        ; 6 LEs                ; 24 LEs                 ; Yes        ; |bcd|bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[2]                                                                                                                      ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |bcd|bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[2]                   ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |bcd|bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[5]                   ;
; 12:1               ; 2 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |bcd|bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]                                                                                                                 ;
; 13:1               ; 5 bits    ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |bcd|bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                          ;
; 18:1               ; 7 bits    ; 84 LEs        ; 35 LEs               ; 49 LEs                 ; Yes        ; |bcd|bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3]                                                                                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |bcd|bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_read_data_length[12]            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |bcd|bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_read_data_length[9]             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |bcd|bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_write_data_length[14]           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |bcd|bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_write_data_length[8]            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |bcd|bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |bcd|bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state                             ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |bcd|bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state                             ;
; 15:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |bcd|bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                           ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |bcd|bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |bcd|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |bcd|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                       ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |bcd|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][7]                                                                                                                                           ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |bcd|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                           ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |bcd|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                 ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |bcd|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                    ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |bcd|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                    ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; Yes        ; |bcd|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |bcd|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                      ;
; 28:1               ; 4 bits    ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |bcd|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming ;
+---------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                                                    ;
+---------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; clock_sense_reset_n                                                                                                                                                   ;
+---------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                  ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; src_data[7]                                                                                                                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[6]                                                                                                                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[5]                                                                                                                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[4]                                                                                                                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[3]                                                                                                                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[2]                                                                                                                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[1]                                                                                                                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[0]                                                                                                                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[0]~reg0                                                                                                                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[7]~reg0                                                                                                                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[6]~reg0                                                                                                                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[5]~reg0                                                                                                                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[4]~reg0                                                                                                                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[3]~reg0                                                                                                                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[2]~reg0                                                                                                                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[1]~reg0                                                                                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                          ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                      ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                    ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                ;
+-------------------+-------+------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_elg1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bcd_master_0:master_0 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; USE_PLI        ; 0     ; Signed Integer                            ;
; PLI_PORT       ; 50000 ; Signed Integer                            ;
; FIFO_DEPTHS    ; 2     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master ;
+----------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                 ;
+----------------------+-------+------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                       ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                       ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                       ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                       ;
; USE_PLI              ; 0     ; Signed Integer                                                                                       ;
; PLI_PORT             ; 50000 ; Signed Integer                                                                                       ;
+----------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming ;
+--------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value ; Type                                                                                                                                               ;
+--------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE                  ; 1     ; Signed Integer                                                                                                                                     ;
; UPSTREAM_FIFO_SIZE       ; 0     ; Signed Integer                                                                                                                                     ;
; DOWNSTREAM_FIFO_SIZE     ; 64    ; Signed Integer                                                                                                                                     ;
; MGMT_CHANNEL_WIDTH       ; -1    ; Signed Integer                                                                                                                                     ;
; TCK_TO_SYSCLK_SYNC_DEPTH ; 8     ; Signed Integer                                                                                                                                     ;
; SYSCLK_TO_TCK_SYNC_DEPTH ; 3     ; Signed Integer                                                                                                                                     ;
+--------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming ;
+--------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value ; Type                                                                                                                                                                                    ;
+--------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE                  ; 1     ; Signed Integer                                                                                                                                                                          ;
; UPSTREAM_FIFO_SIZE       ; 0     ; Signed Integer                                                                                                                                                                          ;
; DOWNSTREAM_FIFO_SIZE     ; 64    ; Signed Integer                                                                                                                                                                          ;
; MGMT_CHANNEL_WIDTH       ; -1    ; Signed Integer                                                                                                                                                                          ;
; TCK_TO_SYSCLK_SYNC_DEPTH ; 8     ; Signed Integer                                                                                                                                                                          ;
; SYSCLK_TO_TCK_SYNC_DEPTH ; 3     ; Signed Integer                                                                                                                                                                          ;
+--------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_jtag_sld_node:node ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TCK_FREQ_MHZ   ; 20    ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 110                    ; Signed Integer                                                                                                                                                                                                                                      ;
; sld_type_id             ; 132                    ; Signed Integer                                                                                                                                                                                                                                      ;
; sld_version             ; 1                      ; Signed Integer                                                                                                                                                                                                                                      ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                      ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                              ;
; sld_ir_width            ; 3                      ; Signed Integer                                                                                                                                                                                                                                      ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                      ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                              ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                      ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                              ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                              ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 8     ; Signed Integer                                                                                                                                                                                      ;
; FORWARD_SYNC_DEPTH  ; 3     ; Signed Integer                                                                                                                                                                                      ;
; BACKWARD_SYNC_DEPTH ; 8     ; Signed Integer                                                                                                                                                                                      ;
; USE_OUTPUT_PIPELINE ; 1     ; Signed Integer                                                                                                                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                                                                                               ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 1     ; Signed Integer                                                                                                                                                                                                                                     ;
; BITS_PER_SYMBOL  ; 8     ; Signed Integer                                                                                                                                                                                                                                     ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                                                                                                                                                     ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                      ;
; SYNC_DEPTH     ; 8     ; Signed Integer                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNC_DEPTH     ; 8     ; Signed Integer                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bcd_master_0:master_0|altera_avalon_sc_fifo:fifo ;
+---------------------+-------+-----------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                            ;
+---------------------+-------+-----------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                  ;
; BITS_PER_SYMBOL     ; 8     ; Signed Integer                                                  ;
; FIFO_DEPTH          ; 64    ; Signed Integer                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                  ;
; USE_PACKETS         ; 0     ; Signed Integer                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                  ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                  ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                  ;
; DATA_WIDTH          ; 8     ; Signed Integer                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                  ;
+---------------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bcd_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                  ;
; ENCODING       ; 0     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bcd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                  ;
; ENCODING       ; 0     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bcd_master_0:master_0|altera_avalon_packets_to_master:transacto ;
+-----------------------+-------+------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                         ;
+-----------------------+-------+------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                               ;
; FIFO_DEPTHS           ; 2     ; Signed Integer                                                               ;
; FIFO_WIDTHU           ; 1     ; Signed Integer                                                               ;
; FAST_VER              ; 0     ; Signed Integer                                                               ;
+-----------------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m ;
+-----------------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                               ;
+-----------------------+-------+----------------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                                     ;
+-----------------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bcd_master_0:master_0|altera_reset_controller:rst_controller ;
+-------------------------+----------+----------------------------------------------------------------------+
; Parameter Name          ; Value    ; Type                                                                 ;
+-------------------------+----------+----------------------------------------------------------------------+
; NUM_RESET_INPUTS        ; 1        ; Signed Integer                                                       ;
; OUTPUT_RESET_SYNC_EDGES ; deassert ; String                                                               ;
; SYNC_DEPTH              ; 2        ; Signed Integer                                                       ;
; RESET_REQUEST_PRESENT   ; 0        ; Signed Integer                                                       ;
+-------------------------+----------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                             ;
; DEPTH          ; 2     ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_master_translator:master_0_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                              ;
+-----------------------------+-------+-------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                    ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                    ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                    ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                    ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                    ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                    ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                    ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                    ;
; USE_READ                    ; 1     ; Signed Integer                                                    ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                    ;
; USE_WRITE                   ; 1     ; Signed Integer                                                    ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                    ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                    ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                    ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                    ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                    ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                    ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                    ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                    ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                    ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                    ;
+-----------------------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_translator:bcd_0_avmm_translator ;
+--------------------------------+-------+----------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                     ;
+--------------------------------+-------+----------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                           ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                           ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                           ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                           ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                           ;
+--------------------------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller ;
+-------------------------+----------+------------------------------------------------+
; Parameter Name          ; Value    ; Type                                           ;
+-------------------------+----------+------------------------------------------------+
; NUM_RESET_INPUTS        ; 1        ; Signed Integer                                 ;
; OUTPUT_RESET_SYNC_EDGES ; deassert ; String                                         ;
; SYNC_DEPTH              ; 2        ; Signed Integer                                 ;
; RESET_REQUEST_PRESENT   ; 0        ; Signed Integer                                 ;
+-------------------------+----------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:avmm                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; sld_data_bits                                   ; 141                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_trigger_bits                                ; 141                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; sld_node_crc_hiword                             ; 24159                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_node_crc_loword                             ; 36223                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; sld_sample_depth                                ; 128                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; sld_inversion_mask_length                       ; 444                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                    ;
; WIDTH_A                            ; 8                    ; Untyped                                                    ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                    ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WIDTH_B                            ; 8                    ; Untyped                                                    ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                    ;
; NUMWORDS_B                         ; 64                   ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_elg1      ; Untyped                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                  ;
+-------------------------------------------+-----------------------------------------------------------------------+
; Name                                      ; Value                                                                 ;
+-------------------------------------------+-----------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                     ;
; Entity Instance                           ; bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                             ;
;     -- WIDTH_A                            ; 8                                                                     ;
;     -- NUMWORDS_A                         ; 64                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                          ;
;     -- WIDTH_B                            ; 8                                                                     ;
;     -- NUMWORDS_B                         ; 64                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                              ;
+-------------------------------------------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller"                                                   ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_req  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_in1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in2  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in3  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in4  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in5  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in6  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in7  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in8  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in9  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in10 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in11 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in12 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in13 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in14 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in15 ; Input  ; Info     ; Stuck at GND                                                                        ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_translator:bcd_0_avmm_translator"                                                   ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                             ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_beginbursttransfer    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_burstcount            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_writebyteenable       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_lock                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_chipselect            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_clken                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_debugaccess           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_outputenable          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; uav_response             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                        ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                        ;
; uav_writeresponsevalid   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_writeresponserequest  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                        ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_master_translator:master_0_master_translator"                                             ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                             ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                                                                        ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_debugaccess           ; Input  ; Info     ; Stuck at GND                                                                        ;
; uav_clken                ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                                                        ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_response              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; uav_writeresponserequest ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_writeresponsevalid    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bcd_master_0:master_0|altera_reset_controller:rst_controller" ;
+------------+--------+----------+---------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                 ;
+------------+--------+----------+---------------------------------------------------------+
; reset_req  ; Output ; Info     ; Explicitly unconnected                                  ;
; reset_in1  ; Input  ; Info     ; Stuck at GND                                            ;
; reset_in2  ; Input  ; Info     ; Stuck at GND                                            ;
; reset_in3  ; Input  ; Info     ; Stuck at GND                                            ;
; reset_in4  ; Input  ; Info     ; Stuck at GND                                            ;
; reset_in5  ; Input  ; Info     ; Stuck at GND                                            ;
; reset_in6  ; Input  ; Info     ; Stuck at GND                                            ;
; reset_in7  ; Input  ; Info     ; Stuck at GND                                            ;
; reset_in8  ; Input  ; Info     ; Stuck at GND                                            ;
; reset_in9  ; Input  ; Info     ; Stuck at GND                                            ;
; reset_in10 ; Input  ; Info     ; Stuck at GND                                            ;
; reset_in11 ; Input  ; Info     ; Stuck at GND                                            ;
; reset_in12 ; Input  ; Info     ; Stuck at GND                                            ;
; reset_in13 ; Input  ; Info     ; Stuck at GND                                            ;
; reset_in14 ; Input  ; Info     ; Stuck at GND                                            ;
; reset_in15 ; Input  ; Info     ; Stuck at GND                                            ;
+------------+--------+----------+---------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "bcd_master_0:master_0|altera_avalon_sc_fifo:fifo" ;
+-------------------+--------+----------+--------------------------------------+
; Port              ; Type   ; Severity ; Details                              ;
+-------------------+--------+----------+--------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected               ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                         ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                         ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected               ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected               ;
; in_error          ; Input  ; Info     ; Stuck at GND                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected               ;
+-------------------+--------+----------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser" ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                            ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sense_pos_edge ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                       ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter" ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                                                                ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; out_valid ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                 ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover" ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                                                              ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_ready  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                               ;
; out_ready ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                         ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                                                                                         ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tms             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                        ;
; jtag_state_tlr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                        ;
; jtag_state_rti  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                        ;
; jtag_state_sdrs ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                        ;
; jtag_state_cdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                        ;
; jtag_state_sdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                        ;
; jtag_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                        ;
; jtag_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                        ;
; jtag_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                        ;
; jtag_state_udr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                        ;
; jtag_state_sirs ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                        ;
; jtag_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                        ;
; jtag_state_sir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                        ;
; jtag_state_e1ir ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                        ;
; jtag_state_pir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                        ;
; jtag_state_e2ir ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                        ;
; jtag_state_uir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                        ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_jtag_sld_node:node" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                    ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_cir  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                     ;
; virtual_state_e1dr ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                     ;
; virtual_state_e2dr ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                     ;
; virtual_state_pdr  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                     ;
; virtual_state_uir  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                     ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                  ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                             ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                           ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                      ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                        ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                   ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                         ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                    ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master"                                                              ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                      ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; source_ready ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; debug_reset  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; mgmt_valid   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; mgmt_channel ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; mgmt_data    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bcd_master_0:master_0"                                                                            ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; master_reset_reset ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                 ;
+----------------+---------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+---------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; avmm          ; 141                 ; 141              ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+---------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:02     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "avmm"                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------+---------------+-----------+----------------+-------------------+--------------------------------------------------------------------------------------------------+---------+
; Name                                                                         ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                                                                ; Details ;
+------------------------------------------------------------------------------+---------------+-----------+----------------+-------------------+--------------------------------------------------------------------------------------------------+---------+
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|BCD_digit:dig_to_BCD|digit_out_sig[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|BCD_digit:dig_to_BCD|digit_out_sig[0]                     ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|BCD_digit:dig_to_BCD|digit_out_sig[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|BCD_digit:dig_to_BCD|digit_out_sig[0]                     ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|BCD_digit:dig_to_BCD|digit_out_sig[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|BCD_digit:dig_to_BCD|digit_out_sig[1]                     ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|BCD_digit:dig_to_BCD|digit_out_sig[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|BCD_digit:dig_to_BCD|digit_out_sig[1]                     ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|BCD_digit:dig_to_BCD|digit_out_sig[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|BCD_digit:dig_to_BCD|digit_out_sig[2]                     ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|BCD_digit:dig_to_BCD|digit_out_sig[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|BCD_digit:dig_to_BCD|digit_out_sig[2]                     ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|BCD_digit:dig_to_BCD|digit_out_sig[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|BCD_digit:dig_to_BCD|digit_out_sig[3]                     ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|BCD_digit:dig_to_BCD|digit_out_sig[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|BCD_digit:dig_to_BCD|digit_out_sig[3]                     ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|BCD_digit:dig_to_BCD|digit_out_sig[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|BCD_digit:dig_to_BCD|digit_out_sig[4]                     ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|BCD_digit:dig_to_BCD|digit_out_sig[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|BCD_digit:dig_to_BCD|digit_out_sig[4]                     ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|BCD_digit:dig_to_BCD|digit_out_sig[5] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|BCD_digit:dig_to_BCD|digit_out_sig[5]                     ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|BCD_digit:dig_to_BCD|digit_out_sig[5] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|BCD_digit:dig_to_BCD|digit_out_sig[5]                     ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|BCD_digit:dig_to_BCD|digit_out_sig[6] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|BCD_digit:dig_to_BCD|digit_out_sig[6]                     ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|BCD_digit:dig_to_BCD|digit_out_sig[6] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|BCD_digit:dig_to_BCD|digit_out_sig[6]                     ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|BCD_digit:dig_to_BCD|digit_out_sig[7] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|BCD_digit:dig_to_BCD|digit_out_sig[7]                     ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|BCD_digit:dig_to_BCD|digit_out_sig[7] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|BCD_digit:dig_to_BCD|digit_out_sig[7]                     ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|digits[0]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|BCD_digit:dig_to_BCD|digit_out_sig[0]                     ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|digits[0]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|BCD_digit:dig_to_BCD|digit_out_sig[0]                     ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|digits[1]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|BCD_digit:dig_to_BCD|digit_out_sig[1]                     ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|digits[1]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|BCD_digit:dig_to_BCD|digit_out_sig[1]                     ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|digits[2]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|BCD_digit:dig_to_BCD|digit_out_sig[2]                     ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|digits[2]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|BCD_digit:dig_to_BCD|digit_out_sig[2]                     ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|digits[3]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|BCD_digit:dig_to_BCD|digit_out_sig[3]                     ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|digits[3]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|BCD_digit:dig_to_BCD|digit_out_sig[3]                     ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|digits[4]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|BCD_digit:dig_to_BCD|digit_out_sig[4]                     ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|digits[4]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|BCD_digit:dig_to_BCD|digit_out_sig[4]                     ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|digits[5]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|BCD_digit:dig_to_BCD|digit_out_sig[5]                     ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|digits[5]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|BCD_digit:dig_to_BCD|digit_out_sig[5]                     ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|digits[6]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|BCD_digit:dig_to_BCD|digit_out_sig[6]                     ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|digits[6]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|BCD_digit:dig_to_BCD|digit_out_sig[6]                     ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|digits[7]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|BCD_digit:dig_to_BCD|digit_out_sig[7]                     ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|digits[7]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|BCD_digit:dig_to_BCD|digit_out_sig[7]                     ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|en[0]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|en_signal[0]~_wirecell                                    ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|en[0]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|en_signal[0]~_wirecell                                    ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|en[1]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|en_signal[1]~_wirecell                                    ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|en[1]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|en_signal[1]~_wirecell                                    ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|en[2]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|en_signal[2]~_wirecell                                    ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|en[2]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|en_signal[2]~_wirecell                                    ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|en[3]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|en_signal[3]~_wirecell                                    ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|en[3]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|en_signal[3]~_wirecell                                    ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|en[4]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|en_signal[4]~_wirecell                                    ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|en[4]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|en_signal[4]~_wirecell                                    ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|en[5]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|en_signal[5]~_wirecell                                    ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|en[5]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|en_signal[5]~_wirecell                                    ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|en[6]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|en_signal[6]~_wirecell                                    ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|en[6]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|en_signal[6]~_wirecell                                    ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|en[7]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|en_signal[7]~_wirecell                                    ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|en[7]                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|en_signal[7]~_wirecell                                    ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|number[0]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[0]                                                            ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|number[0]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[0]                                                            ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|number[10]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[10]                                                           ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|number[10]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[10]                                                           ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|number[11]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[11]                                                           ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|number[11]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[11]                                                           ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|number[12]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[12]                                                           ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|number[12]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[12]                                                           ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|number[13]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[13]                                                           ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|number[13]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[13]                                                           ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|number[14]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[14]                                                           ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|number[14]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[14]                                                           ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|number[15]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[15]                                                           ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|number[15]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[15]                                                           ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|number[16]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[16]                                                           ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|number[16]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[16]                                                           ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|number[17]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[17]                                                           ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|number[17]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[17]                                                           ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|number[18]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[18]                                                           ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|number[18]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[18]                                                           ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|number[19]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[19]                                                           ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|number[19]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[19]                                                           ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|number[1]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[1]                                                            ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|number[1]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[1]                                                            ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|number[20]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[20]                                                           ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|number[20]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[20]                                                           ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|number[21]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[21]                                                           ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|number[21]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[21]                                                           ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|number[22]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[22]                                                           ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|number[22]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[22]                                                           ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|number[23]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[23]                                                           ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|number[23]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[23]                                                           ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|number[24]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[24]                                                           ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|number[24]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[24]                                                           ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|number[25]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[25]                                                           ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|number[25]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[25]                                                           ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|number[26]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[26]                                                           ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|number[26]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[26]                                                           ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|number[27]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[27]                                                           ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|number[27]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[27]                                                           ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|number[28]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[28]                                                           ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|number[28]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[28]                                                           ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|number[29]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[29]                                                           ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|number[29]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[29]                                                           ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|number[2]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[2]                                                            ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|number[2]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[2]                                                            ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|number[30]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[30]                                                           ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|number[30]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[30]                                                           ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|number[31]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[31]                                                           ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|number[31]                            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[31]                                                           ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|number[3]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[3]                                                            ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|number[3]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[3]                                                            ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|number[4]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[4]                                                            ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|number[4]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[4]                                                            ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|number[5]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[5]                                                            ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|number[5]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[5]                                                            ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|number[6]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[6]                                                            ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|number[6]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[6]                                                            ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|number[7]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[7]                                                            ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|number[7]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[7]                                                            ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|number[8]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[8]                                                            ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|number[8]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[8]                                                            ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|number[9]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[9]                                                            ; N/A     ;
; BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|number[9]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[9]                                                            ; N/A     ;
; BCD_Avalon_Top:bcd_0|CurrentNumber[0]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[0]                                                            ; N/A     ;
; BCD_Avalon_Top:bcd_0|CurrentNumber[0]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[0]                                                            ; N/A     ;
; BCD_Avalon_Top:bcd_0|CurrentNumber[10]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[10]                                                           ; N/A     ;
; BCD_Avalon_Top:bcd_0|CurrentNumber[10]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[10]                                                           ; N/A     ;
; BCD_Avalon_Top:bcd_0|CurrentNumber[11]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[11]                                                           ; N/A     ;
; BCD_Avalon_Top:bcd_0|CurrentNumber[11]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[11]                                                           ; N/A     ;
; BCD_Avalon_Top:bcd_0|CurrentNumber[12]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[12]                                                           ; N/A     ;
; BCD_Avalon_Top:bcd_0|CurrentNumber[12]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[12]                                                           ; N/A     ;
; BCD_Avalon_Top:bcd_0|CurrentNumber[13]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[13]                                                           ; N/A     ;
; BCD_Avalon_Top:bcd_0|CurrentNumber[13]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[13]                                                           ; N/A     ;
; BCD_Avalon_Top:bcd_0|CurrentNumber[14]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[14]                                                           ; N/A     ;
; BCD_Avalon_Top:bcd_0|CurrentNumber[14]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[14]                                                           ; N/A     ;
; BCD_Avalon_Top:bcd_0|CurrentNumber[15]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[15]                                                           ; N/A     ;
; BCD_Avalon_Top:bcd_0|CurrentNumber[15]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[15]                                                           ; N/A     ;
; BCD_Avalon_Top:bcd_0|CurrentNumber[16]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[16]                                                           ; N/A     ;
; BCD_Avalon_Top:bcd_0|CurrentNumber[16]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[16]                                                           ; N/A     ;
; BCD_Avalon_Top:bcd_0|CurrentNumber[17]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[17]                                                           ; N/A     ;
; BCD_Avalon_Top:bcd_0|CurrentNumber[17]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[17]                                                           ; N/A     ;
; BCD_Avalon_Top:bcd_0|CurrentNumber[18]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[18]                                                           ; N/A     ;
; BCD_Avalon_Top:bcd_0|CurrentNumber[18]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[18]                                                           ; N/A     ;
; BCD_Avalon_Top:bcd_0|CurrentNumber[19]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[19]                                                           ; N/A     ;
; BCD_Avalon_Top:bcd_0|CurrentNumber[19]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[19]                                                           ; N/A     ;
; BCD_Avalon_Top:bcd_0|CurrentNumber[1]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[1]                                                            ; N/A     ;
; BCD_Avalon_Top:bcd_0|CurrentNumber[1]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[1]                                                            ; N/A     ;
; BCD_Avalon_Top:bcd_0|CurrentNumber[20]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[20]                                                           ; N/A     ;
; BCD_Avalon_Top:bcd_0|CurrentNumber[20]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[20]                                                           ; N/A     ;
; BCD_Avalon_Top:bcd_0|CurrentNumber[21]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[21]                                                           ; N/A     ;
; BCD_Avalon_Top:bcd_0|CurrentNumber[21]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[21]                                                           ; N/A     ;
; BCD_Avalon_Top:bcd_0|CurrentNumber[22]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[22]                                                           ; N/A     ;
; BCD_Avalon_Top:bcd_0|CurrentNumber[22]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[22]                                                           ; N/A     ;
; BCD_Avalon_Top:bcd_0|CurrentNumber[23]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[23]                                                           ; N/A     ;
; BCD_Avalon_Top:bcd_0|CurrentNumber[23]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[23]                                                           ; N/A     ;
; BCD_Avalon_Top:bcd_0|CurrentNumber[24]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[24]                                                           ; N/A     ;
; BCD_Avalon_Top:bcd_0|CurrentNumber[24]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[24]                                                           ; N/A     ;
; BCD_Avalon_Top:bcd_0|CurrentNumber[25]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[25]                                                           ; N/A     ;
; BCD_Avalon_Top:bcd_0|CurrentNumber[25]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[25]                                                           ; N/A     ;
; BCD_Avalon_Top:bcd_0|CurrentNumber[26]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[26]                                                           ; N/A     ;
; BCD_Avalon_Top:bcd_0|CurrentNumber[26]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[26]                                                           ; N/A     ;
; BCD_Avalon_Top:bcd_0|CurrentNumber[27]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[27]                                                           ; N/A     ;
; BCD_Avalon_Top:bcd_0|CurrentNumber[27]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[27]                                                           ; N/A     ;
; BCD_Avalon_Top:bcd_0|CurrentNumber[28]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[28]                                                           ; N/A     ;
; BCD_Avalon_Top:bcd_0|CurrentNumber[28]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[28]                                                           ; N/A     ;
; BCD_Avalon_Top:bcd_0|CurrentNumber[29]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[29]                                                           ; N/A     ;
; BCD_Avalon_Top:bcd_0|CurrentNumber[29]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[29]                                                           ; N/A     ;
; BCD_Avalon_Top:bcd_0|CurrentNumber[2]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[2]                                                            ; N/A     ;
; BCD_Avalon_Top:bcd_0|CurrentNumber[2]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[2]                                                            ; N/A     ;
; BCD_Avalon_Top:bcd_0|CurrentNumber[30]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[30]                                                           ; N/A     ;
; BCD_Avalon_Top:bcd_0|CurrentNumber[30]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[30]                                                           ; N/A     ;
; BCD_Avalon_Top:bcd_0|CurrentNumber[31]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[31]                                                           ; N/A     ;
; BCD_Avalon_Top:bcd_0|CurrentNumber[31]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[31]                                                           ; N/A     ;
; BCD_Avalon_Top:bcd_0|CurrentNumber[3]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[3]                                                            ; N/A     ;
; BCD_Avalon_Top:bcd_0|CurrentNumber[3]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[3]                                                            ; N/A     ;
; BCD_Avalon_Top:bcd_0|CurrentNumber[4]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[4]                                                            ; N/A     ;
; BCD_Avalon_Top:bcd_0|CurrentNumber[4]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[4]                                                            ; N/A     ;
; BCD_Avalon_Top:bcd_0|CurrentNumber[5]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[5]                                                            ; N/A     ;
; BCD_Avalon_Top:bcd_0|CurrentNumber[5]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[5]                                                            ; N/A     ;
; BCD_Avalon_Top:bcd_0|CurrentNumber[6]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[6]                                                            ; N/A     ;
; BCD_Avalon_Top:bcd_0|CurrentNumber[6]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[6]                                                            ; N/A     ;
; BCD_Avalon_Top:bcd_0|CurrentNumber[7]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[7]                                                            ; N/A     ;
; BCD_Avalon_Top:bcd_0|CurrentNumber[7]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[7]                                                            ; N/A     ;
; BCD_Avalon_Top:bcd_0|CurrentNumber[8]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[8]                                                            ; N/A     ;
; BCD_Avalon_Top:bcd_0|CurrentNumber[8]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[8]                                                            ; N/A     ;
; BCD_Avalon_Top:bcd_0|CurrentNumber[9]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[9]                                                            ; N/A     ;
; BCD_Avalon_Top:bcd_0|CurrentNumber[9]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|CurrentNumber[9]                                                            ; N/A     ;
; BCD_Avalon_Top:bcd_0|avmm_address[0]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[2] ; N/A     ;
; BCD_Avalon_Top:bcd_0|avmm_address[0]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[2] ; N/A     ;
; BCD_Avalon_Top:bcd_0|avmm_address[1]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[3] ; N/A     ;
; BCD_Avalon_Top:bcd_0|avmm_address[1]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[3] ; N/A     ;
; BCD_Avalon_Top:bcd_0|avmm_address[2]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4] ; N/A     ;
; BCD_Avalon_Top:bcd_0|avmm_address[2]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4] ; N/A     ;
; BCD_Avalon_Top:bcd_0|avmm_read                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read       ; N/A     ;
; BCD_Avalon_Top:bcd_0|avmm_read                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read       ; N/A     ;
; BCD_Avalon_Top:bcd_0|avmm_write                                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write      ; N/A     ;
; BCD_Avalon_Top:bcd_0|avmm_write                                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write      ; N/A     ;
; BCD_Avalon_Top:bcd_0|prevNumber[0]                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|prevNumber[0]                                                               ; N/A     ;
; BCD_Avalon_Top:bcd_0|prevNumber[0]                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|prevNumber[0]                                                               ; N/A     ;
; BCD_Avalon_Top:bcd_0|prevNumber[10]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|prevNumber[10]                                                              ; N/A     ;
; BCD_Avalon_Top:bcd_0|prevNumber[10]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|prevNumber[10]                                                              ; N/A     ;
; BCD_Avalon_Top:bcd_0|prevNumber[11]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|prevNumber[11]                                                              ; N/A     ;
; BCD_Avalon_Top:bcd_0|prevNumber[11]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|prevNumber[11]                                                              ; N/A     ;
; BCD_Avalon_Top:bcd_0|prevNumber[12]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|prevNumber[12]                                                              ; N/A     ;
; BCD_Avalon_Top:bcd_0|prevNumber[12]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|prevNumber[12]                                                              ; N/A     ;
; BCD_Avalon_Top:bcd_0|prevNumber[13]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|prevNumber[13]                                                              ; N/A     ;
; BCD_Avalon_Top:bcd_0|prevNumber[13]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|prevNumber[13]                                                              ; N/A     ;
; BCD_Avalon_Top:bcd_0|prevNumber[14]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|prevNumber[14]                                                              ; N/A     ;
; BCD_Avalon_Top:bcd_0|prevNumber[14]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|prevNumber[14]                                                              ; N/A     ;
; BCD_Avalon_Top:bcd_0|prevNumber[15]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|prevNumber[15]                                                              ; N/A     ;
; BCD_Avalon_Top:bcd_0|prevNumber[15]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|prevNumber[15]                                                              ; N/A     ;
; BCD_Avalon_Top:bcd_0|prevNumber[16]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|prevNumber[16]                                                              ; N/A     ;
; BCD_Avalon_Top:bcd_0|prevNumber[16]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|prevNumber[16]                                                              ; N/A     ;
; BCD_Avalon_Top:bcd_0|prevNumber[17]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|prevNumber[17]                                                              ; N/A     ;
; BCD_Avalon_Top:bcd_0|prevNumber[17]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|prevNumber[17]                                                              ; N/A     ;
; BCD_Avalon_Top:bcd_0|prevNumber[18]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|prevNumber[18]                                                              ; N/A     ;
; BCD_Avalon_Top:bcd_0|prevNumber[18]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|prevNumber[18]                                                              ; N/A     ;
; BCD_Avalon_Top:bcd_0|prevNumber[19]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|prevNumber[19]                                                              ; N/A     ;
; BCD_Avalon_Top:bcd_0|prevNumber[19]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|prevNumber[19]                                                              ; N/A     ;
; BCD_Avalon_Top:bcd_0|prevNumber[1]                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|prevNumber[1]                                                               ; N/A     ;
; BCD_Avalon_Top:bcd_0|prevNumber[1]                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|prevNumber[1]                                                               ; N/A     ;
; BCD_Avalon_Top:bcd_0|prevNumber[20]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|prevNumber[20]                                                              ; N/A     ;
; BCD_Avalon_Top:bcd_0|prevNumber[20]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|prevNumber[20]                                                              ; N/A     ;
; BCD_Avalon_Top:bcd_0|prevNumber[21]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|prevNumber[21]                                                              ; N/A     ;
; BCD_Avalon_Top:bcd_0|prevNumber[21]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|prevNumber[21]                                                              ; N/A     ;
; BCD_Avalon_Top:bcd_0|prevNumber[22]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|prevNumber[22]                                                              ; N/A     ;
; BCD_Avalon_Top:bcd_0|prevNumber[22]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|prevNumber[22]                                                              ; N/A     ;
; BCD_Avalon_Top:bcd_0|prevNumber[23]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|prevNumber[23]                                                              ; N/A     ;
; BCD_Avalon_Top:bcd_0|prevNumber[23]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|prevNumber[23]                                                              ; N/A     ;
; BCD_Avalon_Top:bcd_0|prevNumber[24]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|prevNumber[24]                                                              ; N/A     ;
; BCD_Avalon_Top:bcd_0|prevNumber[24]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|prevNumber[24]                                                              ; N/A     ;
; BCD_Avalon_Top:bcd_0|prevNumber[25]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|prevNumber[25]                                                              ; N/A     ;
; BCD_Avalon_Top:bcd_0|prevNumber[25]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|prevNumber[25]                                                              ; N/A     ;
; BCD_Avalon_Top:bcd_0|prevNumber[26]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|prevNumber[26]                                                              ; N/A     ;
; BCD_Avalon_Top:bcd_0|prevNumber[26]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|prevNumber[26]                                                              ; N/A     ;
; BCD_Avalon_Top:bcd_0|prevNumber[27]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|prevNumber[27]                                                              ; N/A     ;
; BCD_Avalon_Top:bcd_0|prevNumber[27]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|prevNumber[27]                                                              ; N/A     ;
; BCD_Avalon_Top:bcd_0|prevNumber[28]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|prevNumber[28]                                                              ; N/A     ;
; BCD_Avalon_Top:bcd_0|prevNumber[28]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|prevNumber[28]                                                              ; N/A     ;
; BCD_Avalon_Top:bcd_0|prevNumber[29]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|prevNumber[29]                                                              ; N/A     ;
; BCD_Avalon_Top:bcd_0|prevNumber[29]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|prevNumber[29]                                                              ; N/A     ;
; BCD_Avalon_Top:bcd_0|prevNumber[2]                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|prevNumber[2]                                                               ; N/A     ;
; BCD_Avalon_Top:bcd_0|prevNumber[2]                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|prevNumber[2]                                                               ; N/A     ;
; BCD_Avalon_Top:bcd_0|prevNumber[30]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|prevNumber[30]                                                              ; N/A     ;
; BCD_Avalon_Top:bcd_0|prevNumber[30]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|prevNumber[30]                                                              ; N/A     ;
; BCD_Avalon_Top:bcd_0|prevNumber[31]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|prevNumber[31]                                                              ; N/A     ;
; BCD_Avalon_Top:bcd_0|prevNumber[31]                                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|prevNumber[31]                                                              ; N/A     ;
; BCD_Avalon_Top:bcd_0|prevNumber[3]                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|prevNumber[3]                                                               ; N/A     ;
; BCD_Avalon_Top:bcd_0|prevNumber[3]                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|prevNumber[3]                                                               ; N/A     ;
; BCD_Avalon_Top:bcd_0|prevNumber[4]                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|prevNumber[4]                                                               ; N/A     ;
; BCD_Avalon_Top:bcd_0|prevNumber[4]                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|prevNumber[4]                                                               ; N/A     ;
; BCD_Avalon_Top:bcd_0|prevNumber[5]                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|prevNumber[5]                                                               ; N/A     ;
; BCD_Avalon_Top:bcd_0|prevNumber[5]                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|prevNumber[5]                                                               ; N/A     ;
; BCD_Avalon_Top:bcd_0|prevNumber[6]                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|prevNumber[6]                                                               ; N/A     ;
; BCD_Avalon_Top:bcd_0|prevNumber[6]                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|prevNumber[6]                                                               ; N/A     ;
; BCD_Avalon_Top:bcd_0|prevNumber[7]                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|prevNumber[7]                                                               ; N/A     ;
; BCD_Avalon_Top:bcd_0|prevNumber[7]                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|prevNumber[7]                                                               ; N/A     ;
; BCD_Avalon_Top:bcd_0|prevNumber[8]                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|prevNumber[8]                                                               ; N/A     ;
; BCD_Avalon_Top:bcd_0|prevNumber[8]                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|prevNumber[8]                                                               ; N/A     ;
; BCD_Avalon_Top:bcd_0|prevNumber[9]                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|prevNumber[9]                                                               ; N/A     ;
; BCD_Avalon_Top:bcd_0|prevNumber[9]                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|prevNumber[9]                                                               ; N/A     ;
; bcd_io_bcd_en_pinout[0]                                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|enable_pinout[0]                                                            ; N/A     ;
; bcd_io_bcd_en_pinout[0]                                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|enable_pinout[0]                                                            ; N/A     ;
; bcd_io_bcd_en_pinout[1]                                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|enable_pinout[1]                                                            ; N/A     ;
; bcd_io_bcd_en_pinout[1]                                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|enable_pinout[1]                                                            ; N/A     ;
; bcd_io_bcd_en_pinout[2]                                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|enable_pinout[2]                                                            ; N/A     ;
; bcd_io_bcd_en_pinout[2]                                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|enable_pinout[2]                                                            ; N/A     ;
; bcd_io_bcd_en_pinout[3]                                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|enable_pinout[3]                                                            ; N/A     ;
; bcd_io_bcd_en_pinout[3]                                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|enable_pinout[3]                                                            ; N/A     ;
; bcd_io_bcd_en_pinout[4]                                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|enable_pinout[4]                                                            ; N/A     ;
; bcd_io_bcd_en_pinout[4]                                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|enable_pinout[4]                                                            ; N/A     ;
; bcd_io_bcd_en_pinout[5]                                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|enable_pinout[5]                                                            ; N/A     ;
; bcd_io_bcd_en_pinout[5]                                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|enable_pinout[5]                                                            ; N/A     ;
; bcd_io_bcd_en_pinout[6]                                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|enable_pinout[6]                                                            ; N/A     ;
; bcd_io_bcd_en_pinout[6]                                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|enable_pinout[6]                                                            ; N/A     ;
; bcd_io_bcd_en_pinout[7]                                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|enable_pinout[7]                                                            ; N/A     ;
; bcd_io_bcd_en_pinout[7]                                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|enable_pinout[7]                                                            ; N/A     ;
; bcd_io_bcd_pinout[0]                                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|bcd_pinout[0]                                                               ; N/A     ;
; bcd_io_bcd_pinout[0]                                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|bcd_pinout[0]                                                               ; N/A     ;
; bcd_io_bcd_pinout[1]                                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|bcd_pinout[1]                                                               ; N/A     ;
; bcd_io_bcd_pinout[1]                                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|bcd_pinout[1]                                                               ; N/A     ;
; bcd_io_bcd_pinout[2]                                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|bcd_pinout[2]                                                               ; N/A     ;
; bcd_io_bcd_pinout[2]                                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|bcd_pinout[2]                                                               ; N/A     ;
; bcd_io_bcd_pinout[3]                                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|bcd_pinout[3]                                                               ; N/A     ;
; bcd_io_bcd_pinout[3]                                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|bcd_pinout[3]                                                               ; N/A     ;
; bcd_io_bcd_pinout[4]                                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|bcd_pinout[4]                                                               ; N/A     ;
; bcd_io_bcd_pinout[4]                                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|bcd_pinout[4]                                                               ; N/A     ;
; bcd_io_bcd_pinout[5]                                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|bcd_pinout[5]                                                               ; N/A     ;
; bcd_io_bcd_pinout[5]                                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|bcd_pinout[5]                                                               ; N/A     ;
; bcd_io_bcd_pinout[6]                                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|bcd_pinout[6]                                                               ; N/A     ;
; bcd_io_bcd_pinout[6]                                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|bcd_pinout[6]                                                               ; N/A     ;
; bcd_io_bcd_pinout[7]                                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|bcd_pinout[7]                                                               ; N/A     ;
; bcd_io_bcd_pinout[7]                                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BCD_Avalon_Top:bcd_0|bcd_pinout[7]                                                               ; N/A     ;
; clk_clk                                                                      ; post-fitting  ; connected ; Top            ; post-synthesis    ; clk_clk                                                                                          ; N/A     ;
+------------------------------------------------------------------------------+---------------+-----------+----------------+-------------------+--------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Dec 03 21:25:52 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off BCD -c BCD
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file qsys/bcd/synthesis/bcd.vhd
    Info (12022): Found design unit 1: bcd-rtl
    Info (12023): Found entity 1: bcd
Info (12021): Found 1 design units, including 1 entities, in source file qsys/bcd/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file qsys/bcd/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 1 design units, including 1 entities, in source file qsys/bcd/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file qsys/bcd/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 2 design units, including 1 entities, in source file qsys/bcd/synthesis/submodules/bcd_avalon_top.vhd
    Info (12022): Found design unit 1: BCD_Avalon_Top-struct
    Info (12023): Found entity 1: BCD_Avalon_Top
Info (12021): Found 2 design units, including 1 entities, in source file qsys/bcd/synthesis/submodules/bcd_digit.vhd
    Info (12022): Found design unit 1: BCD_digit-decoder_beh
    Info (12023): Found entity 1: BCD_digit
Info (12021): Found 2 design units, including 1 entities, in source file qsys/bcd/synthesis/submodules/bcd_top.vhd
    Info (12022): Found design unit 1: BCD_top-struct
    Info (12023): Found entity 1: BCD_top
Info (12021): Found 1 design units, including 1 entities, in source file qsys/bcd/synthesis/submodules/bcd_master_0.v
    Info (12023): Found entity 1: bcd_master_0
Info (12021): Found 1 design units, including 1 entities, in source file qsys/bcd/synthesis/submodules/bcd_master_0_p2b_adapter.v
    Info (12023): Found entity 1: bcd_master_0_p2b_adapter
Info (12021): Found 1 design units, including 1 entities, in source file qsys/bcd/synthesis/submodules/bcd_master_0_b2p_adapter.v
    Info (12023): Found entity 1: bcd_master_0_b2p_adapter
Info (12021): Found 7 design units, including 7 entities, in source file qsys/bcd/synthesis/submodules/altera_avalon_packets_to_master.v
    Info (12023): Found entity 1: altera_avalon_packets_to_master
    Info (12023): Found entity 2: packets_to_fifo
    Info (12023): Found entity 3: fifo_buffer_single_clock_fifo
    Info (12023): Found entity 4: fifo_buffer_scfifo_with_controls
    Info (12023): Found entity 5: fifo_buffer
    Info (12023): Found entity 6: fifo_to_packet
    Info (12023): Found entity 7: packets_to_master
Info (12021): Found 1 design units, including 1 entities, in source file qsys/bcd/synthesis/submodules/altera_avalon_st_packets_to_bytes.v
    Info (12023): Found entity 1: altera_avalon_st_packets_to_bytes
Info (12021): Found 1 design units, including 1 entities, in source file qsys/bcd/synthesis/submodules/altera_avalon_st_bytes_to_packets.v
    Info (12023): Found entity 1: altera_avalon_st_bytes_to_packets
Info (12021): Found 1 design units, including 1 entities, in source file qsys/bcd/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 1 design units, including 1 entities, in source file qsys/bcd/synthesis/submodules/bcd_master_0_timing_adt.v
    Info (12023): Found entity 1: bcd_master_0_timing_adt
Info (12021): Found 1 design units, including 1 entities, in source file qsys/bcd/synthesis/submodules/altera_avalon_st_jtag_interface.v
    Info (12023): Found entity 1: altera_avalon_st_jtag_interface
Info (12021): Found 3 design units, including 3 entities, in source file qsys/bcd/synthesis/submodules/altera_jtag_dc_streaming.v
    Info (12023): Found entity 1: altera_jtag_control_signal_crosser
    Info (12023): Found entity 2: altera_jtag_src_crosser
    Info (12023): Found entity 3: altera_jtag_dc_streaming
Info (12021): Found 1 design units, including 1 entities, in source file qsys/bcd/synthesis/submodules/altera_jtag_sld_node.v
    Info (12023): Found entity 1: altera_jtag_sld_node
Info (12021): Found 1 design units, including 1 entities, in source file qsys/bcd/synthesis/submodules/altera_jtag_streaming.v
    Info (12023): Found entity 1: altera_jtag_streaming
Info (12021): Found 1 design units, including 1 entities, in source file qsys/bcd/synthesis/submodules/altera_pli_streaming.v
    Info (12023): Found entity 1: altera_pli_streaming
Info (12021): Found 1 design units, including 1 entities, in source file qsys/bcd/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser
Info (12021): Found 1 design units, including 1 entities, in source file qsys/bcd/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base
Info (12021): Found 1 design units, including 1 entities, in source file qsys/bcd/synthesis/submodules/altera_avalon_st_idle_remover.v
    Info (12023): Found entity 1: altera_avalon_st_idle_remover
Info (12021): Found 1 design units, including 1 entities, in source file qsys/bcd/synthesis/submodules/altera_avalon_st_idle_inserter.v
    Info (12023): Found entity 1: altera_avalon_st_idle_inserter
Info (12127): Elaborating entity "bcd" for the top level hierarchy
Info (12128): Elaborating entity "bcd_master_0" for hierarchy "bcd_master_0:master_0"
Info (12128): Elaborating entity "altera_avalon_st_jtag_interface" for hierarchy "bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master"
Info (12128): Elaborating entity "altera_jtag_dc_streaming" for hierarchy "bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer"
Info (12130): Elaborated megafunction instantiation "bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer"
Info (12133): Instantiated megafunction "bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" with the following parameter:
    Info (12134): Parameter "depth" = "3"
Info (12128): Elaborating entity "altera_jtag_streaming" for hierarchy "bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer"
Info (12130): Elaborated megafunction instantiation "bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer"
Info (12133): Instantiated megafunction "bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" with the following parameter:
    Info (12134): Parameter "depth" = "8"
Info (12128): Elaborating entity "altera_jtag_sld_node" for hierarchy "bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_jtag_sld_node:node"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component"
Info (12130): Elaborated megafunction instantiation "bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component"
Info (12133): Instantiated megafunction "bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" with the following parameter:
    Info (12134): Parameter "sld_mfg_id" = "110"
    Info (12134): Parameter "sld_type_id" = "132"
    Info (12134): Parameter "sld_version" = "1"
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "3"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info (12131): Elaborated megafunction instantiation "bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component"
Info (12128): Elaborating entity "altera_avalon_st_idle_remover" for hierarchy "bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover"
Info (12128): Elaborating entity "altera_avalon_st_idle_inserter" for hierarchy "bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter"
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser"
Info (12128): Elaborating entity "altera_avalon_st_pipeline_base" for hierarchy "bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage"
Info (12128): Elaborating entity "altera_jtag_src_crosser" for hierarchy "bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser"
Info (12128): Elaborating entity "altera_jtag_control_signal_crosser" for hierarchy "bcd_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser"
Info (12128): Elaborating entity "bcd_master_0_timing_adt" for hierarchy "bcd_master_0:master_0|bcd_master_0_timing_adt:timing_adt"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "bcd_master_0:master_0|altera_avalon_sc_fifo:fifo"
Info (12128): Elaborating entity "altera_avalon_st_bytes_to_packets" for hierarchy "bcd_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p"
Info (12128): Elaborating entity "altera_avalon_st_packets_to_bytes" for hierarchy "bcd_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b"
Info (12128): Elaborating entity "altera_avalon_packets_to_master" for hierarchy "bcd_master_0:master_0|altera_avalon_packets_to_master:transacto"
Info (12128): Elaborating entity "packets_to_master" for hierarchy "bcd_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m"
Info (12128): Elaborating entity "bcd_master_0_b2p_adapter" for hierarchy "bcd_master_0:master_0|bcd_master_0_b2p_adapter:b2p_adapter"
Warning (10036): Verilog HDL or VHDL warning at bcd_master_0_b2p_adapter.v(28): object "out_channel" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at bcd_master_0_b2p_adapter.v(40): truncated value with size 8 to match size of target (1)
Info (12128): Elaborating entity "bcd_master_0_p2b_adapter" for hierarchy "bcd_master_0:master_0|bcd_master_0_p2b_adapter:p2b_adapter"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "bcd_master_0:master_0|altera_reset_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "bcd_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "BCD_Avalon_Top" for hierarchy "BCD_Avalon_Top:bcd_0"
Info (12128): Elaborating entity "BCD_top" for hierarchy "BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0"
Info (12128): Elaborating entity "BCD_digit" for hierarchy "BCD_Avalon_Top:bcd_0|BCD_top:bcd_top_0|BCD_digit:dig_to_BCD"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "altera_merlin_master_translator:master_0_master_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "altera_merlin_slave_translator:bcd_0_avmm_translator"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qs14.tdf
    Info (12023): Found entity 1: altsyncram_qs14
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_aoc.tdf
    Info (12023): Found entity 1: mux_aoc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf
    Info (12023): Found entity 1: decode_rqf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_gdi.tdf
    Info (12023): Found entity 1: cntr_gdi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ccc.tdf
    Info (12023): Found entity 1: cmpr_ccc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_02j.tdf
    Info (12023): Found entity 1: cntr_02j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_sbi.tdf
    Info (12023): Found entity 1: cntr_sbi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_8cc.tdf
    Info (12023): Found entity 1: cmpr_8cc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf
    Info (12023): Found entity 1: cntr_gui
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf
    Info (12023): Found entity 1: cmpr_5cc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "avmm"
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "bcd_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_elg1.tdf
    Info (12023): Found entity 1: altsyncram_elg1
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "bcd_io_error" is stuck at GND
Info (17049): 36 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (35024): Succesfully connected in-system debug instance "avmm" to all 283 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3791 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 18 output pins
    Info (21061): Implemented 3618 logic cells
    Info (21064): Implemented 149 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 586 megabytes
    Info: Processing ended: Sun Dec 03 21:26:04 2017
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:10


