// Seed: 171025263
module module_0;
endmodule
module module_1 #(
    parameter id_3 = 32'd79
) (
    input supply1 id_0,
    output supply0 id_1,
    output supply0 id_2,
    input supply0 _id_3,
    input wand id_4
);
  logic [-1 : 1  -  -1] id_6[1 'b0 : id_3];
  module_0 modCall_1 ();
endmodule
macromodule module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32
);
  output wire id_32;
  inout wire id_31;
  inout wire id_30;
  input wire id_29;
  output wire id_28;
  input wire id_27;
  output wire id_26;
  output wire id_25;
  input wire id_24;
  input wire id_23;
  output wand id_22;
  input wire id_21;
  input wire id_20;
  output wire id_19;
  inout wire id_18;
  output wire id_17;
  input wire id_16;
  input wire id_15;
  inout wire id_14;
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  xor primCall (
      id_1,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_18,
      id_2,
      id_20,
      id_21,
      id_23,
      id_24,
      id_27,
      id_29,
      id_3,
      id_30,
      id_31,
      id_4,
      id_5,
      id_6,
      id_7
  );
  module_0 modCall_1 ();
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_22 = -1 == 1 - -1 + id_14;
endmodule
