# Integrated Circuit Design Laboratory 2024 Fall

**Note: 
This repo is a record of how I burned my liver, mind, and soul. 
However, the code here probably doesn’t have much reference value due to its low rank.**

## Instructor

- **Chen-Yi Lee** (National Yang Ming Chiao Tung University)  
  - **Office**: ED538  
  - **Tel**: 03-5731849  
  - **Email**: [cylee@nycu.edu.tw](mailto:cylee@nycu.edu.tw)  

## Prerequisites

- Introduction to VLSI  
- Logic Design  
- Digital System Design  
- Computer Organization (Optional)  

## Course Objectives

This course is designed for senior and graduate EE students to learn VLSI chip design using state-of-the-art CAD tools. Students will explore both standard cell library-based and full-custom layout approaches. Upon completion, students will be capable of working independently or collaboratively in VLSI design teams.

## Grading Policy

| Component | Weight |
|-----------|--------|
| Weekly Lab Exercises (x12) | 60% |
| Midterm Project | 9% |
| Midterm Exam | 8% |
| Online Test | 5% |
| Final Project | 10% |
| Final Exam | 8% |
| Bonus Lab | 3% |
| **Total** | **103%** |

## Course Schedule

| Week | Date | Topic |
|------|------|-------|
| 1 | 09/04 | Introduction + Environment Setting | 
| 2 | 09/11 | Cell-Based Design Methodology + Verilog Combinational Circuit Programming | 
| 3 | 09/18 | Finite State Machine + Verilog Sequential Circuit Programming | 
| 4 | 09/25 | Verification & Simulation + Verilog Test Bench Programming |
| 5 | 10/02 | Sequential Circuit Design II (STA + Pipeline) + Synopsys DesignWare IP | 
| 6 | 10/09 | Memory & Coding Style (Memory Compiler) | 
| 7 | 10/16 | Synthesis Methodology (Design Compiler + IP Design) + Midterm Project Announcement | 
| 8 | 10/23 | **No Class (Study Days)** | 
| 8 | 10/26 | Midterm Exam + Online Test (Saturday) |
| 9 | 10/30 | Timing: Cross Clock Domain + Synthesis Static Time Analysis | 
| 10 | 11/06 | Power: Low Power Design + Midterm Project Deadline |
| 11 | 11/13 | System Verilog I (Design) | 
| 12 | 11/20 | System Verilog II (Verification) | 
| 13 | 11/27 | Bonus Lab + System Verilog (Formal Verification) | 
| 14 | 12/04 | APR I: From RTL to GDSII | 
| 15 | 12/11 | APR II: IR-Drop Analysis + Final Project Announcement | 
| 16 | 12/18 | Final Exam | 
| 17 | 12/25 | TBD | 
| 18 | 12/31 | Final Project Deadline | 蔡睿煌 |


