/* Copyright 2013-2016 IBM Corp.
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *      http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or
 * implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 */

#ifndef __NPU2_REGS_H
#define __NPU2_REGS_H

#define NPU2_SCOM_REG_OFFSET(base, stack, sm)	\
	(base + stack * NPU2_SCOM_STACK_STRIDE) + (sm * NPU2_SCOM_STRIDE)
#define NPU2_REG_OFFSET(base, stack, sm)	\
	(base + stack * NPU2_STACK_STRIDE) + (sm * NPU2_STRIDE)

#define NPU2_SCOM_STRIDE		0x20
#define NPU2_SCOM_STACK_STRIDE		0x100
#define NPU2_STRIDE			0x10000
#define NPU2_STACK_STRIDE		0x100000
#define NPU2_SMS_PER_STACK		4

/* Registers for every stack and SM */
#define NPU2_SCOM_CQ_SM_MISC_CFG0		0x000
#define NPU2_CQ_SM_MISC_CFG0			0x400000
#define NPU2_SCOM_CQ_SM_MISC_CFG1		0x0001
#define NPU2_CQ_SM_MISC_CFG1			0x400008
#define NPU2_SCOM_PB_EPSILON			0x002
#define NPU2_PB_EPSILON				0x400010
#define NPU2_SCOM_TIMER_CFG			0x003
#define NPU2_TIMER_CFG				0x400018
#define NPU2_SCOM_GPU_MEMORY_BAR		0x004
#define NPU2_GPU_MEMORY_BAR			0x400020
#define NPU2_SCOM_PHY_BAR			0x006
#define NPU2_PHY_BAR				0x400030
#define   NPU2_PHY_BAR_ENABLE			PPC_BIT(0)
#define   NPU2_PHY_BAR_GROUP			PPC_BITMASK(3,6)
#define   NPU2_PHY_BAR_CHIP			PPC_BITMASK(7,9)
#define   NPU2_PHY_BAR_ADDR			PPC_BITMASK(10,30)
#define NPU2_SCOM_GENID_BAR			0x007
#define NPU2_GENID_BAR				0x400038
#define   NPU2_GENID_BAR_ENABLE			PPC_BIT(0)
#define   NPU2_GENID_BAR_GROUP			PPC_BITMASK(3,6)
#define   NPU2_GENID_BAR_CHIP			PPC_BITMASK(7,9)
#define   NPU2_GENID_BAR_ADDR			PPC_BITMASK(10,34)
#define NPU2_SCOM_LOW_WATER_MARKS		0x008
#define NPU2_LOW_WATER_MARKS			0x400040
#define NPU2_SCOM_HIGH_WATER_MARKS		0x009
#define NPU2_HIGH_WATER_MARKS			0x400048
#define NPU2_SCOM_RELAXED_ORDERING_CFG0		0x00A
#define NPU2_RELAXED_ORDERING_CFG0		0x400050
#define NPU2_SCOM_RELAXED_ORDERING_CFG1		0x00B
#define NPU2_RELAXED_ORDERING_CFG1		0x400058
#define NPU2_SCOM_RELAXED_ORDERING_CFG2		0x00C
#define NPU2_RELAXED_ORDERING_CFG2		0x400060
#define NPU2_SCOM_NTL0_BAR			0x00D
#define NPU2_NTL0_BAR				0x400068
#define NPU2_SCOM_NTL1_BAR			0x00E
#define NPU2_NTL1_BAR				0x400070
#define   NPU2_NTL_BAR_ENABLE			PPC_BIT(0)
#define   NPU2_NTL_BAR_GROUP			PPC_BITMASK(3,6)
#define   NPU2_NTL_BAR_CHIP			PPC_BITMASK(7,9)
#define   NPU2_NTL_BAR_ADDR			PPC_BITMASK(10,34)
#define NPU2_SCOM_PERF_CFG			0x00F
#define NPU2_PERF_CFG				0x400078
#define NPU2_SCOM_INHIBIT_CFG			0x010
#define NPU2_INHIBIT_CFG			0x400080
#define NPU2_SCOM_C_ERR_RPT_MSG0		0x011
#define NPU2_C_ERR_RPT_MSG0			0x400088
#define NPU2_SCOM_C_ERR_RPT_MSG1		0x012
#define NPU2_C_ERR_RPT_MSG1			0x400090
#define NPU2_SCOM_C_ERR_RPT_MSG2		0x013
#define NPU2_C_ERR_RPT_MSG2			0x400098
#define NPU2_SCOM_C_ERR_RPT_MSG3		0x014
#define NPU2_C_ERR_RPT_MSG3			0x4000A0
#define NPU2_SCOM_C_ERR_RPT_MSG4		0x015
#define NPU2_C_ERR_RPT_MSG4			0x4000A8
#define NPU2_SCOM_CQ_SM_STATUS			0x016
#define NPU2_CQ_SM_STATUS			0x4000B0
#define NPU2_SCOM_C_ERR_RPT_FIRST0		0x017
#define NPU2_C_ERR_RPT_FIRST0			0x4000B8
#define NPU2_SCOM_C_ERR_RPT_FIRST1		0x018
#define NPU2_C_ERR_RPT_FIRST1			0x4000C0
#define NPU2_SCOM_C_ERR_RPT_FIRST2		0x019
#define NPU2_C_ERR_RPT_FIRST2			0x4000C8
#define NPU2_SCOM_C_ERR_RPT_MASK0		0x01A
#define NPU2_C_ERR_RPT_MASK0			0x4000D0
#define NPU2_SCOM_C_ERR_RPT_MASK1		0x01B
#define NPU2_C_ERR_RPT_MASK1			0x4000D8
#define NPU2_SCOM_C_ERR_RPT_MASK2		0x01C
#define NPU2_C_ERR_RPT_MASK2			0x4000E0
#define NPU2_SCOM_C_ERR_RPT_HOLD0		0x01D
#define NPU2_C_ERR_RPT_HOLD0			0x4000E8
#define NPU2_SCOM_C_ERR_RPT_HOLD1		0x01E
#define NPU2_C_ERR_RPT_HOLD1			0x4000F0
#define NPU2_SCOM_C_ERR_RPT_HOLD2		0x01F
#define NPU2_C_ERR_RPT_HOLD2			0x4000F8
#define NPU2_PERF_ADDR_MATCH			0x400100
#define NPU2_PERF_MATCH				0x400108
#define NPU2_PERF_MASK				0x400110
#define NPU2_DBG0_CFG				0x400118
#define NPU2_DBG1_CFG				0x400120

/* Registers for every stack */
#define NPU2_CQ_SCOM_CTL_MISC_CFG		0x080
#define NPU2_CQ_CTL_MISC_CFG			0x440000
#define NPU2_CQ_SCOM_FUTURE_CFG1		0x081
#define NPU2_CQ_FUTURE_CFG1			0x440008
#define NPU2_CQ_SCOM_FUTURE_CFG2		0x082
#define NPU2_CQ_FUTURE_CFG2			0x440010
#define NPU2_CQ_SCOM_FUTURE_CFG3		0x083
#define NPU2_CQ_FUTURE_CFG3			0x440018
#define NPU2_CQ_SCOM_PERF_MATCH			0x084
#define NPU2_CQ_PERF_MATCH			0x440020
#define NPU2_CQ_SCOM_PERF_MASK			0x085
#define NPU2_CQ_PERF_MASK			0x440028
#define NPU2_CQ_SCOM_CTL_PMU_CNT		0x086
#define NPU2_CQ_CTL_PMU_CNT			0x440030
#define NPU2_CQ_SCOM_PERF_CFG			0x087
#define NPU2_CQ_PERF_CFG			0x440038
#define NPU2_CQ_SCOM_DBG0_CFG			0x088
#define NPU2_CQ_DBG0_CFG			0x440040
#define NPU2_CQ_SCOM_DBG1_CFG			0x089
#define NPU2_CQ_DBG1_CFG			0x440048
#define NPU2_CQ_SCOM_BRICK0_BDF2PE_MAP0		0x08A
#define NPU2_CQ_BRICK0_BDF2PE_MAP0		0x440050
#define NPU2_CQ_SCOM_BRICK0_BDF2PE_MAP1		0x08B
#define NPU2_CQ_BRICK0_BDF2PE_MAP1		0x440058
#define NPU2_CQ_SCOM_BRICK0_BDF2PE_MAP2		0x08C
#define NPU2_CQ_BRICK0_BDF2PE_MAP2		0x440060
#define NPU2_CQ_SCOM_BRICK1_BDF2PE_MAP0		0x08D
#define NPU2_CQ_BRICK1_BDF2PE_MAP0		0x440068
#define NPU2_CQ_SCOM_BRICK1_BDF2PE_MAP1		0x08E
#define NPU2_CQ_BRICK1_BDF2PE_MAP1		0x440070
#define NPU2_CQ_SCOM_BRICK1_BDF2PE_MAP2		0x08F
#define NPU2_CQ_BRICK1_BDF2PE_MAP2		0x440078
#define    NPU2_CQ_BRICK_BDF2PE_MAP_ENABLE	PPC_BIT(0)
#define    NPU2_CQ_BRICK_BDF2PE_MAP_WILDCARD	PPC_BIT(1)
#define    NPU2_CQ_BRICK_BDF2PE_MAP_PE		PPC_BITMASK(4,7)
#define    NPU2_CQ_BRICK_BDF2PE_MAP_BDF		PPC_BITMASK(8,23)
#define NPU2_CQ_SCOM_LPC_THRESHOLD_CFG		0x090
#define NPU2_CQ_LPC_THRESHOLD_CFG		0x440080
#define NPU2_CQ_SCOM_INHIBIT_CFG		0x091
#define NPU2_CQ_INHIBIT_CFG			0x440088
#define NPU2_CQ_SCOM_CTL_STATUS			0x092
#define NPU2_CQ_CTL_STATUS			0x440090
#define NPU2_CQ_SCOM_C_ERR_RPT_MSG0		0x098
#define NPU2_CQ_C_ERR_RPT_MSG0			0x4400C0
#define NPU2_CQ_SCOM_C_ERR_RPT_MSG1		0x099
#define NPU2_CQ_C_ERR_RPT_MSG1			0x4400C8
#define NPU2_CQ_SCOM_C_ERR_RPT_FIRST0		0x09A
#define NPU2_CQ_C_ERR_RPT_FIRST0		0x4400D0
#define NPU2_CQ_SCOM_C_ERR_RPT_FIRST1		0x09B
#define NPU2_CQ_C_ERR_RPT_FIRST1		0x4400D8
#define NPU2_CQ_SCOM_C_ERR_RPT_MASK0		0x09C
#define NPU2_CQ_C_ERR_RPT_MASK0			0x4400E0
#define NPU2_CQ_SCOM_C_ERR_RPT_MASK1		0x09D
#define NPU2_CQ_C_ERR_RPT_MASK1			0x4400E8
#define NPU2_CQ_SCOM_C_ERR_RPT_HOLD0		0x09E
#define NPU2_CQ_C_ERR_RPT_HOLD0			0x4400F0
#define NPU2_CQ_SCOM_C_ERR_RPT_HOLD1		0x09F
#define NPU2_CQ_C_ERR_RPT_HOLD1			0x4400F8
#define NPU2_CQ_SCOM_DAT_MISC_CFG		0x0A1
#define NPU2_CQ_DAT_MISC_CFG			0x450008
#define NPU2_CQ_SCOM_DAT_ECC_CFG		0x0A2
#define NPU2_CQ_DAT_ECC_CFG			0x450010
#define NPU2_CQ_SCOM_DAT_SCRATCH0		0x0A3
#define NPU2_CQ_DAT_SCRATCH0			0x450018
#define NPU2_CQ_SCOM_DAT_ECC_STATUS		0x0A4
#define NPU2_CQ_DAT_ECC_STATUS			0x450020
#define NPU2_CQ_SCOM_DAT_ECC_MASK		0x0A5
#define NPU2_CQ_DAT_ECC_MASK			0x450028
#define NPU2_CQ_SCOM_DAT_ECC_FIRST		0x0A6
#define NPU2_CQ_DAT_ECC_FIRST			0x450030
#define NPU2_CQ_SCOM_DAT_PARITY			0x0A7
#define NPU2_CQ_DAT_PARITY			0x450038
#define NPU2_CQ_SCOM_DAT_PARITY_MASK		0x0A8
#define NPU2_CQ_DAT_PARITY_MASK			0x450040
#define NPU2_CQ_SCOM_DAT_PARITY_FIRST		0x0A9
#define NPU2_CQ_DAT_PARITY_FIRST		0x450048
#define NPU2_CQ_SCOM_DAT_LOGIC			0x0AA
#define NPU2_CQ_DAT_LOGIC			0x450050
#define NPU2_CQ_SCOM_DAT_LOGIC_MASK		0x0AB
#define NPU2_CQ_DAT_LOGIC_MASK			0x450058
#define NPU2_CQ_SCOM_DAT_LOGIC_FIRST		0x0AC
#define NPU2_CQ_DAT_LOGIC_FIRST			0x450060
#define NPU2_CQ_SCOM_DAT_RAS_MSG0		0x0AD
#define NPU2_CQ_DAT_RAS_MSG0			0x450068
#define NPU2_CQ_SCOM_DAT_RAS_MSG1		0x0AE
#define NPU2_CQ_DAT_RAS_MSG1			0x450070
#define NPU2_CQ_SCOM_DAT_DBG0_CFG		0x0B0
#define NPU2_CQ_DAT_DBG0_CFG			0x450080
#define NPU2_CQ_SCOM_DAT_DBG1_CFG		0x0B1
#define NPU2_CQ_DAT_DBG1_CFG			0x450088
#define NPU2_CQ_SCOM_DAT_SCRATCH1		0x0BC
#define NPU2_CQ_DAT_SCRATCH1			0x4500E0
#define NPU2_CQ_DAT_BE_BUF_CTL			0x450100
#define NPU2_CQ_DAT_BE_BUF_WORD0		0x450108
#define NPU2_CQ_DAT_BE_BUF_WORD1		0x450110
#define NPU2_CQ_DAT_BE_BUF_STATUS		0x450118
#define NPU2_CQ_DAT_ERR_INJCT			0x450130
#define NPU2_CQ_DAT_ERR_RPT_INJCT		0x450138
#define NPU2_CQ_DAT_INHIBIT_CFG			0x450140

/* NTL registers */
#define NPU2_NTL_SCOM_STRIDE			0x20
#define NPU2_NTL_SCOM_STACK_STRIDE		0x100
#define NPU2_NTL_STRIDE				0x20000
#define NPU2_NTL_STACK_STRIDE			0x100000
#define NPU2_NTLS_PER_STACK			2

#define NPU2_NTL_SCOM_MISC_CFG2			0x0C0
#define NPU2_NTL_MISC_CFG2			0x490000
#define NPU2_NTL_SCOM_MISC_CFG3			0x0C1
#define NPU2_NTL_MISC_CFG3			0x490008
#define NPU2_NTL_SCOM_ERR_HOLD1			0x0C2
#define NPU2_NTL_ERR_HOLD1			0x490010
#define NPU2_NTL_SCOM_ERR_MASK1			0x0C3
#define NPU2_NTL_ERR_MASK1			0x490018
#define NPU2_NTL_SCOM_ERR_FIRST1		0x0C4
#define NPU2_NTL_ERR_FIRST1			0x490020
#define NPU2_NTL_SCOM_ERR_FIRST1_MASK		0x0C5
#define NPU2_NTL_ERR_FIRST1_MASK		0x490028
#define NPU2_NTL_SCOM_ERR_HOLD2			0x0C6
#define NPU2_NTL_ERR_HOLD2			0x490030
#define NPU2_NTL_SCOM_ERR_MASK2			0x0C7
#define NPU2_NTL_ERR_MASK2			0x490038
#define NPU2_NTL_SCOM_ERR_FIRST2		0x0C8
#define NPU2_NTL_ERR_FIRST2			0x490040
#define NPU2_NTL_SCOM_ERR_FIRST2_MASK		0x0C9
#define NPU2_NTL_ERR_FIRST2_MASK		0x490048
#define NPU2_NTL_SCOM_SCRATCH2			0x0CA
#define NPU2_NTL_SCRATCH2			0x490050
#define NPU2_NTL_SCOM_SCRATCH3			0x0CB
#define NPU2_NTL_SCRATCH3			0x490058
#define NPU2_NTL_SCOM_DBG0			0x0CC
#define NPU2_NTL_DBG0				0x490060
#define NPU2_NTL_SCOM_DBG1			0x0CD
#define NPU2_NTL_DBG1				0x490068
#define NPU2_NTL_SCOM_PERF_CFG			0x0CE
#define NPU2_NTL_PERF_CFG			0x490070
#define NPU2_NTL_SCOM_PERF_CNT			0x0CF
#define NPU2_NTL_PERF_CNT			0x490078
#define NPU2_NTL_SCOM_CREQ_HDR			0x0D0
#define NPU2_NTL_CREQ_HDR			0x490080
#define NPU2_NTL_SCOM_PRB_HDR			0x0D1
#define NPU2_NTL_PRB_HDR			0x490088
#define NPU2_NTL_SCOM_ATR_HDR			0x0D2
#define NPU2_NTL_ATR_HDR			0x490090
#define NPU2_NTL_SCOM_RSP_HDR			0x0D3
#define NPU2_NTL_RSP_HDR			0x490098
#define NPU2_NTL_SCOM_CRED_DATA			0x0D4
#define NPU2_NTL_CRED_DATA			0x4900A0
#define NPU2_NTL_SCOM_RSP_DATA			0x0D5
#define NPU2_NTL_RSP_DATA			0x4900A8
#define NPU2_NTL_SCOM_PRI_CFG			0x0D6
#define NPU2_NTL_PRI_CFG			0x4900B0
#define NPU2_NTL_DBG_INHIBIT_CFG		0x490220
#define NPU2_NTL_DISPLAY_CTL			0x490280
#define NPU2_NTL_DISPLAY_DATA0			0x490288
#define NPU2_NTL_DISPLAY_DATA1			0x490290
#define NPU2_NTL_DISPLAY_DATA2			0x490298
#define NPU2_NTL_RAS_ERR_MSG0			0x490300
#define NPU2_NTL_RAS_ERR_MSG1			0x490308
#define NPU2_NTL_RAS_ERR_MSG2			0x490310
#define NPU2_NTL_RAS_ERR_MSG3			0x490318
#define NPU2_NTL_ECC_ERR_INJCT			0x490340

#define NPU2_NTL_SCOM_MISC_CFG1			0x0D8
#define NPU2_NTL_MISC_CFG1			0x0900C0
#define NPU2_NTL_SCOM_SCRATCH1			0x0DA
#define NPU2_NTL_SCRATCH1			0x0900D0
#define NPU2_NTL_SCOM_LOW_POWER_CFG		0x0DC
#define NPU2_NTL_LOW_POWER_CFG			0x0900E0
#define NPU2_NTL_CRED_HDR_CREDIT_TX		0x090400
#define NPU2_NTL_PRB_HDR_CREDIT_TX		0x090410
#define NPU2_NTL_ATR_HDR_CREDIT_TX		0x090418
#define NPU2_NTL_RSP_HDR_CREDIT_TX		0x090428
#define NPU2_NTL_CRED_DATA_CREDIT_TX		0x090430
#define NPU2_NTL_RSP_DATA_CREDIT_TX		0x090438
#define NPU2_NTL_CRED_HDR_CREDIT_RX		0x090440
#define NPU2_NTL_DBD_HDR_CREDIT_RX		0x090448
#define NPU2_NTL_ATSD_HDR_CREDIT_RX		0x090460
#define NPU2_NTL_RSP_HDR_CREDIT_RX		0x090468
#define NPU2_NTL_CRED_DATA_CREDIT_RX		0x090470
#define NPU2_NTL_RSP_DATA_CREDIT_RX		0x090478
#define NPU2_NTL_RB_CREDIT_RX			0x090480
#define NPU2_NTL_WAB_CREDIT_RX			0x090488
#define NPU2_NTL_CQ_FENCE_STATUS		0x090500

/* ATS */
#define NPU2_ATS_SCOM_PMU_CTL			0x300
#define NPU2_ATS_PMU_CTL			0x700000
#define NPU2_ATS_SCOM_PMU_CNT			0x301
#define NPU2_ATS_PMU_CNT			0x700008
#define NPU2_ATS_SCOM_ERR_INJCT			0x302
#define NPU2_ATS_ERR_INJCT			0x700010
#define NPU2_ATS_SCOM_DBG_CTL			0x303
#define NPU2_ATS_DBG_CTL			0x700018
#define NPU2_ATS_SCOM_CHICKEN_SWITCH		0x304
#define NPU2_ATS_CHICKEN_SWITCH			0x700020
#define NPU2_ATS_SCOM_ERR_RPT			0x305
#define NPU2_ATS_ERR_RPT			0x700028
#define NPU2_ATS_SCOM_ERR_RPT_MASK		0x306
#define NPU2_ATS_ERR_RPT_MASK			0x700030
#define NPU2_ATS_SCOM_CTL			0x320
#define NPU2_ATS_CTL				0x700100
#define NPU2_ATS_SCOM_IODA_TBL			0x321
#define NPU2_ATS_IODA_TBL			0x700108
#define   NPU2_ATS_IODA_TBL_TVT			 9
#define      NPU2_ATS_IODA_TBL_TVT_TTA		PPC_BITMASK(0,47)
#define      NPU2_ATS_IODA_TBL_TVT_LEVEL	PPC_BITMASK(48,50)
#define      NPU2_ATS_IODA_TBL_TVT_SIZE		PPC_BITMASK(51,55)
#define      NPU2_ATS_IODA_TBL_TVT_PSIZE	PPC_BITMASK(59,63)
#define   NPU2_ATS_IODA_TBL_TCD			10
#define   NPU2_ATS_IODA_TBL_TDR			11
#define   NPU2_ATS_IODA_TBL_TDRMEM		12
#define   NPU2_ATS_IODA_TBL_XLTEA		16
#define   NPU2_ATS_IODA_TBL_AUTOINC		PPC_BIT(0)
#define   NPU2_ATS_IODA_TBL_SELECT		PPC_BITMASK(11,15)
#define   NPU2_ATS_IODA_TBL_INDEX		PPC_BITMASK(54,63)
#define NPU2_ATS_SCOM_IODA_DATA			0x322
#define NPU2_ATS_IODA_DATA			0x700110
#define NPU2_ATS_SCOM_DMA_SYNC			0x323
#define NPU2_ATS_DMA_SYNC			0x700118
#define NPU2_ATS_SCOM_TCE_KILL			0x324
#define NPU2_ATS_TCE_KILL			0x700120
#define NPU2_ATS_SCOM_QUIESCE_DMA		0x325
#define NPU2_ATS_QUIESCE_DMA			0x700128
#define NPU2_ATS_SCOM_TCE_TIMEOUT_CTL		0x326
#define NPU2_ATS_TCE_TIMEOUT_CTL		0x700130
#define NPU2_ATS_SCOM_ERR_STATUS		0x327
#define NPU2_ATS_ERR_STATUS			0x700138
#define NPU2_ATS_SCOM_ERR_MASK			0x328
#define NPU2_ATS_ERR_MASK			0x700140
#define NPU2_ATS_SCOM_ERR_FIRST			0x329
#define NPU2_ATS_ERR_FIRST			0x700148
#define NPU2_ATS_SCOM_ERR_FIRST_MASK		0x32A
#define NPU2_ATS_ERR_FIRST_MASK			0x700150

/* XTS */
#define NPU2_SCOM_XTS_ERR_RPT_STATUS		0x340
#define NPU2_XTS_ERR_RPT_STATUS			0x710000
#define NPU2_XTS_SCOM_ERR_RPT_INJCT		0x341
#define NPU2_XTS_ERR_RPT_INJCT			0x710008
#define NPU2_XTS_SCOM_ERR_MASK			0x342
#define NPU2_XTS_ERR_MASK			0x710010
#define NPU2_XTS_SCOM_ERR_FIRST			0x343
#define NPU2_XTS_ERR_FIRST			0x710018
#define NPU2_XTS_SCOM_CFG			0x344
#define NPU2_XTS_CFG				0x710020
#define NPU2_SCOM_XTS_CFG2			0x345
#define NPU2_XTS_CFG2				0x710028
#define NPU2_XTS_SCOM_DBG_CFG0			0x346
#define NPU2_XTS_DBG_CFG0			0x710030
#define NPU2_XTS_SCOM_DBG_CFG1			0x347
#define NPU2_XTS_DBG_CFG1			0x710038
#define NPU2_XTS_SCOM_PMU_CNT			0x348
#define NPU2_XTS_PMU_CNT			0x710040
#define NPU2_XTS_SCOM_ATR_MISS			0x34A
#define NPU2_XTS_ATR_MISS			0x710050
#define NPU2_XTS_SCOM_ATR_MISS_CLR		0x34B
#define NPU2_XTS_ATR_MISS_CLR			0x710058
#define NPU2_XTS_SCOM_ATR_MISS2			0x34C
#define NPU2_XTS_ATR_MISS2			0x710060
#define NPU2_XTS_SCOM_MMIO_ATSD0_LPARID		0x360
#define NPU2_XTS_MMIO_ATSD0_LPARID		0x710100
#define NPU2_XTS_SCOM_MMIO_ATSD1_LPARID		0x361
#define NPU2_XTS_MMIO_ATSD1_LPARID		0x710108
#define NPU2_XTS_SCOM_MMIO_ATSD2_LPARID		0x362
#define NPU2_XTS_MMIO_ATSD2_LPARID		0x710110
#define NPU2_XTS_SCOM_MMIO_ATSD3_LPARID		0x363
#define NPU2_XTS_MMIO_ATSD3_LPARID		0x710118
#define NPU2_XTS_SCOM_MMIO_ATSD4_LPARID		0x364
#define NPU2_XTS_MMIO_ATSD4_LPARID		0x710120
#define NPU2_XTS_SCOM_MMIO_ATSD5_LPARID		0x365
#define NPU2_XTS_MMIO_ATSD5_LPARID		0x710128
#define NPU2_XTS_SCOM_MMIO_ATSD6_LPARID		0x366
#define NPU2_XTS_MMIO_ATSD6_LPARID		0x710130
#define NPU2_XTS_SCOM_MMIO_ATSD7_LPARID		0x367
#define NPU2_XTS_MMIO_ATSD7_LPARID		0x710138
#define NPU2_XTS_BDF_MAP			0x714000
#define NPU2_XTS_PID_MAP			0x718000
#define NPU2_XTS_SEIDR_MAP			0x718008
#define NPU2_XTS_AMR_MAP			0x718010
#define NPU2_XTS_MMIO_ATSD0_LAUNCH		0x800000
#define NPU2_XTS_MMIO_ATSD0_AVA			0x800008
#define NPU2_XTS_MMIO_ATSD0_STATUS		0x800010
#define NPU2_XTS_MMIO_ATSD1_LAUNCH		0x810000
#define NPU2_XTS_MMIO_ATSD1_AVA			0x810008
#define NPU2_XTS_MMIO_ATSD1_STATUS		0x810010
#define NPU2_XTS_MMIO_ATSD2_LAUNCH		0x820000
#define NPU2_XTS_MMIO_ATSD2_AVA			0x820008
#define NPU2_XTS_MMIO_ATSD2_STATUS		0x820010
#define NPU2_XTS_MMIO_ATSD3_LAUNCH		0x830000
#define NPU2_XTS_MMIO_ATSD3_AVA			0x830008
#define NPU2_XTS_MMIO_ATSD3_STATUS		0x830010
#define NPU2_XTS_MMIO_ATSD4_LAUNCH		0x840000
#define NPU2_XTS_MMIO_ATSD4_AVA			0x840008
#define NPU2_XTS_MMIO_ATSD4_STATUS		0x840010
#define NPU2_XTS_MMIO_ATSD5_LAUNCH		0x850000
#define NPU2_XTS_MMIO_ATSD5_AVA			0x850008
#define NPU2_XTS_MMIO_ATSD5_STATUS		0x850010
#define NPU2_XTS_MMIO_ATSD6_LAUNCH		0x860000
#define NPU2_XTS_MMIO_ATSD6_AVA			0x860008
#define NPU2_XTS_MMIO_ATSD6_STATUS		0x860010
#define NPU2_XTS_MMIO_ATSD7_LAUNCH		0x870000
#define NPU2_XTS_MMIO_ATSD7_AVA			0x870008
#define NPU2_XTS_MMIO_ATSD7_STATUS		0x870010

/* Misc */
#define NPU2_MISC_SCOM_DBG_CFG			0x380
#define NPU2_MISC_DBG_CFG			0x720000
#define NPU2_MISC_SCOM_RELAXED_CFG		0x381
#define NPU2_MISC_RELAXTED_CFG			0x720008
#define NPU2_MISC_SCOM_LCO_CFG			0x382
#define NPU2_MISC_LCO_CFG			0x720010
#define NPU2_MISC_SCOM_OPTICAL_IO_CFG0		0x383
#define NPU2_MISC_OPTICAL_IO_CFG0		0x720018
#define NPU2_MISC_SCOM_ERR_RPT_HOLD		0x384
#define NPU2_MISC_ERR_RPT_HOLD			0x720020
#define NPU2_MISC_SCOM_ERR_RPT_MASK		0x385
#define NPU2_MISC_ERR_RPT_MASK			0x720028
#define NPU2_MISC_SCOM_CFG			0x386
#define NPU2_MISC_CFG				0x720030
#define NPU2_MISC_SCOM_INHIBIT_CFG		0x387
#define NPU2_MISC_INHIBIT_CFG			0x720038
#define NPU2_MISC_SCOM_FREEZE_ENABLE0		0x388
#define NPU2_MISC_FREEZE_ENABLE0		0x720040
#define NPU2_MISC_SCOM_FREEZE_ENABLE1		0x389
#define NPU2_MISC_FREEZE_ENABLE1		0x720048
#define NPU2_MISC_SCOM_FENCE_ENABLE0		0x38A
#define NPU2_MISC_FENCE_ENABLE0			0x720050
#define NPU2_MISC_SCOM_FENCE_ENABLE1		0x38B
#define NPU2_MISC_FENCE_ENABLE1			0x720058
#define NPU2_MISC_SCOM_IRQ_ENABLE0		0x38C
#define NPU2_MISC_IRQ_ENABLE0			0x720060
#define NPU2_MISC_SCOM_IRQ_ENABLE1		0x38D
#define NPU2_MISC_IRQ_ENABLE1			0x720068
#define NPU2_MISC_SCOM_IND_SCOM_ADDR		0x38E
#define NPU2_MISC_IND_SCOM_ADDR			0x720070
#define NPU2_MISC_SCOM_IND_SCOM_DATA		0x38F
#define NPU2_MISC_IND_SCOM_DATA			0x720078
#define NPU2_MISC_SCOM_NPU_VERSION		0x390
#define NPU2_MISC_NPU_VERSION			0x720080
#define NPU2_MISC_SCOM_ERR_CTL_CFG		0x391
#define NPU2_MISC_ERR_CTL_CFG			0x720088
#define NPU2_MISC_SCOM_RING_ACK_ERR		0x392
#define NPU2_MISC_RING_ACK_ERR			0x720090
#define NPU2_MISC_SCOM_IRQ_BASE			0x393
#define NPU2_MISC_IRQ_BASE			0x720098
#define NPU2_MISC_SCOM_ERR_BRICK_GROUP		0x394
#define NPU2_MISC_ERR_BRICK_GROUP		0x7200A0
#define NPU2_MISC_SCOM_FREEZE_STATE		0x395
#define NPU2_MISC_FREEZE_STATE			0x7200A8
#define NPU2_MISC_SCOM_FENCE_STATE		0x396
#define NPU2_MISC_FENCE_STATE			0x7200B0
#define NPU2_MISC_SCOM_IRQ_REQUEST		0x397
#define NPU2_MISC_IRQ_REQUEST			0x7200B8
#define NPU2_MISC_SCOM_BRICK0_BDF2PE_MAP0	0x3A0
#define NPU2_MISC_BRICK0_BDF2PE_MAP0		0x720100
#define NPU2_MISC_SCOM_BRICK0_BDF2PE_MAP1	0x3A1
#define NPU2_MISC_BRICK0_BDF2PE_MAP1		0x720108
#define NPU2_MISC_SCOM_BRICK0_BDF2PE_MAP2	0x3A2
#define NPU2_MISC_BRICK0_BDF2PE_MAP2		0x720110
#define NPU2_MISC_SCOM_BRICK1_BDF2PE_MAP0	0x3A3
#define NPU2_MISC_BRICK1_BDF2PE_MAP0		0x720118
#define NPU2_MISC_SCOM_BRICK1_BDF2PE_MAP1	0x3A4
#define NPU2_MISC_BRICK1_BDF2PE_MAP1		0x720120
#define NPU2_MISC_SCOM_BRICK1_BDF2PE_MAP2	0x3A5
#define NPU2_MISC_BRICK1_BDF2PE_MAP2		0x720128
#define NPU2_MISC_SCOM_BRICK2_BDF2PE_MAP0	0x3A6
#define NPU2_MISC_BRICK2_BDF2PE_MAP0		0x720130
#define NPU2_MISC_SCOM_BRICK2_BDF2PE_MAP1	0x3A7
#define NPU2_MISC_BRICK2_BDF2PE_MAP1		0x720138
#define NPU2_MISC_SCOM_BRICK2_BDF2PE_MAP2	0x3A8
#define NPU2_MISC_BRICK2_BDF2PE_MAP2		0x720140
#define NPU2_MISC_SCOM_BRICK3_BDF2PE_MAP0	0x3A9
#define NPU2_MISC_BRICK3_BDF2PE_MAP0		0x720148
#define NPU2_MISC_SCOM_BRICK3_BDF2PE_MAP1	0x3AA
#define NPU2_MISC_BRICK3_BDF2PE_MAP1		0x720150
#define NPU2_MISC_SCOM_BRICK3_BDF2PE_MAP2	0x3AB
#define NPU2_MISC_BRICK3_BDF2PE_MAP2		0x720158
#define NPU2_MISC_SCOM_BRICK4_BDF2PE_MAP0	0x3AC
#define NPU2_MISC_BRICK4_BDF2PE_MAP0		0x720160
#define NPU2_MISC_SCOM_BRICK4_BDF2PE_MAP1	0x3AD
#define NPU2_MISC_BRICK4_BDF2PE_MAP1		0x720168
#define NPU2_MISC_SCOM_BRICK4_BDF2PE_MAP2	0x3AE
#define NPU2_MISC_BRICK4_BDF2PE_MAP2		0x720170
#define NPU2_MISC_SCOM_BRICK5_BDF2PE_MAP0	0x3AF
#define NPU2_MISC_BRICK5_BDF2PE_MAP0		0x720178
#define NPU2_MISC_SCOM_BRICK5_BDF2PE_MAP1	0x3B0
#define NPU2_MISC_BRICK5_BDF2PE_MAP1		0x720180
#define NPU2_MISC_SCOM_BRICK5_BDF2PE_MAP2	0x3B1
#define NPU2_MISC_BRICK5_BDF2PE_MAP2		0x720188
#define   NPU2_MISC_BRICK_BDF2PE_MAP_ENABLE	PPC_BIT(0)
#define   NPU2_MISC_BRICK_BDF2PE_MAP_PE		PPC_BITMASK(4,7)
#define   NPU2_MISC_BRICK_BDF2PE_MAP_BDF	PPC_BITMASK(8,23)
#define NPU2_MISC_SCOM_PESTB00			0x3C0
#define NPU2_MISC_PESTB00			0x720200
#define NPU2_MISC_SCOM_PESTB01			0x3C1
#define NPU2_MISC_PESTB01			0x720208
#define NPU2_MISC_SCOM_PESTB02			0x3C2
#define NPU2_MISC_PESTB02			0x720210
#define NPU2_MISC_SCOM_PESTB03			0x3C3
#define NPU2_MISC_PESTB03			0x720218
#define NPU2_MISC_SCOM_PESTB04			0x3C4
#define NPU2_MISC_PESTB04			0x720220
#define NPU2_MISC_SCOM_PESTB05			0x3C5
#define NPU2_MISC_PESTB05			0x720228
#define NPU2_MISC_SCOM_PESTB06			0x3C6
#define NPU2_MISC_PESTB06			0x720230
#define NPU2_MISC_SCOM_PESTB07			0x3C7
#define NPU2_MISC_PESTB07			0x720238
#define NPU2_MISC_SCOM_PESTB08			0x3C8
#define NPU2_MISC_PESTB08			0x720240
#define NPU2_MISC_SCOM_PESTB09			0x3C9
#define NPU2_MISC_PESTB09			0x720248
#define NPU2_MISC_SCOM_PESTB10			0x3CA
#define NPU2_MISC_PESTB10			0x720250
#define NPU2_MISC_SCOM_PESTB11			0x3CB
#define NPU2_MISC_PESTB11			0x720258
#define NPU2_MISC_SCOM_PESTB12			0x3CC
#define NPU2_MISC_PESTB12			0x720260
#define NPU2_MISC_SCOM_PESTB13			0x3CD
#define NPU2_MISC_PESTB13			0x720268
#define NPU2_MISC_SCOM_PESTB14			0x3CE
#define NPU2_MISC_PESTB14			0x720270
#define NPU2_MISC_SCOM_PESTB15			0x3CF
#define NPU2_MISC_PESTB15			0x720278
#define NPU2_MISC_SCOM_IRQ_LOG00		0x3E0
#define NPU2_MISC_IRQ_LOG0			0x720300
#define NPU2_MISC_SCOM_IRQ_LOG01		0x3E1
#define NPU2_MISC_IRQ_LOG01			0x720308
#define NPU2_MISC_SCOM_IRQ_LOG02		0x3E2
#define NPU2_MISC_IRQ_LOG02			0x720310
#define NPU2_MISC_SCOM_IRQ_LOG03		0x3E3
#define NPU2_MISC_IRQ_LOG03			0x720318
#define NPU2_MISC_SCOM_IRQ_LOG04		0x3E4
#define NPU2_MISC_IRQ_LOG04			0x720320
#define NPU2_MISC_SCOM_IRQ_LOG05		0x3E5
#define NPU2_MISC_IRQ_LOG05			0x720328
#define NPU2_MISC_SCOM_IRQ_LOG06		0x3E6
#define NPU2_MISC_IRQ_LOG06			0x720330
#define NPU2_MISC_SCOM_IRQ_LOG07		0x3E7
#define NPU2_MISC_IRQ_LOG07			0x720338
#define NPU2_MISC_SCOM_IRQ_LOG08		0x3E8
#define NPU2_MISC_IRQ_LOG08			0x720340
#define NPU2_MISC_SCOM_IRQ_LOG09		0x3E9
#define NPU2_MISC_IRQ_LOG09			0x720348
#define NPU2_MISC_SCOM_IRQ_LOG10		0x3EA
#define NPU2_MISC_IRQ_LOG10			0x720350
#define NPU2_MISC_SCOM_IRQ_LOG11		0x3EB
#define NPU2_MISC_IRQ_LOG11			0x720358
#define NPU2_MISC_SCOM_IRQ_LOG12		0x3EC
#define NPU2_MISC_IRQ_LOG12			0x720360
#define NPU2_MISC_SCOM_IRQ_LOG13		0x3ED
#define NPU2_MISC_IRQ_LOG13			0x720368
#define NPU2_MISC_SCOM_IRQ_LOG14		0x3EE
#define NPU2_MISC_IRQ_LOG14			0x720370
#define NPU2_MISC_SCOM_IRQ_LOG15		0x3EF
#define NPU2_MISC_IRQ_LOG15			0x720378
#define NPU2_MISC_SCOM_FIR00			0x400
#define NPU2_MISC_SCOM_FIR01			0x401
#define NPU2_MISC_SCOM_FIR02			0x402
#define NPU2_MISC_SCOM_FIR_MASK00		0x403
#define NPU2_MISC_SCOM_FIR_MASK01		0x404
#define NPU2_MISC_SCOM_FIR_MASK02		0x405
#define NPU2_MISC_SCOM_FIR_ACTION00		0x406
#define NPU2_MISC_SCOM_FIR_ACTION01		0x407
#define NPU2_MISC_SCOM_FIR_WOF0			0x408
#define NPU2_MISC_SCOM_FIR10			0x440
#define NPU2_MISC_SCOM_FIR11			0x441
#define NPU2_MISC_SCOM_FIR12			0x442
#define NPU2_MISC_SCOM_FIR_MASK10		0x443
#define NPU2_MISC_SCOM_FIR_MASK11		0x444
#define NPU2_MISC_SCOM_FIR_MASK12		0x445
#define NPU2_MISC_SCOM_FIR_ACTION10		0x446
#define NPU2_MISC_SCOM_FIR_ACTION11		0x447
#define NPU2_MISC_SCOM_FIR_WOF1			0x448

#endif /* __NPU2_REGS_H */
