{
  "design": {
    "design_info": {
      "boundary_crc": "0x0",
      "device": "xcu50-fsvh2104-2-e",
      "name": "emu",
      "pfm_name": "xilinx.com:xd:xilinx_u50_xdma_201920_1:201920.1",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.2.1",
      "validated": "true"
    },
    "design_tree": {
      "static_region": {
        "clk_reset_wizard": {
          "ddr0_ui_clk": "",
          "kernel2_clk": "",
          "kernel_clk": ""
        },
        "connect_to_es": {
          "xbar": "",
          "s00_couplers": {
            "auto_pc": ""
          },
          "s01_couplers": {
            "auto_pc": ""
          },
          "m00_couplers": {},
          "m01_couplers": {},
          "m02_couplers": {}
        },
        "connect_to_es_cu": {
          "xbar": "",
          "s00_couplers": {
            "auto_pc": ""
          },
          "s01_couplers": {},
          "s02_couplers": {},
          "s03_couplers": {
            "auto_pc": ""
          },
          "m00_couplers": {},
          "m01_couplers": {
            "auto_pc": ""
          },
          "s00_mmu": "",
          "s01_mmu": "",
          "s02_mmu": "",
          "s03_mmu": ""
        },
        "dma_pcie_clk": "",
        "embedded_schedular": {
          "CuDmaController_0": "",
          "axi_intc_0": "",
          "cuisr_0": "",
          "embedded_scheduler_hw_0": "",
          "sim_embedded_scheduler_sw_0": "",
          "xlconcat_0": "",
          "xlconstant_0": ""
        },
        "psr_dma_pcie_aclk": "",
        "sim_xdma_0": ""
      },
      "interconnect_axilite_user_slr0": {
        "s00_couplers": {}
      },
      "interconnect_axilite_user_slr1": {
        "xbar": "",
        "s00_couplers": {},
        "m00_couplers": {},
        "m01_couplers": {
          "m01_regslice": ""
        }
      },
      "kernel2_clk": "",
      "kernel_clk": "",
      "expanded_region_resets_slr0": {
        "psreset_gate_pr_kernel": "",
        "psreset_gate_pr_kernel2": ""
      },
      "expanded_region_resets_slr1": {
        "psreset_gate_pr_kernel": "",
        "psreset_gate_pr_kernel2": ""
      },
      "axi_gpio_null_slr0": "",
      "axi_gpio_null_slr1": "",
      "xtlm_simple_intercon_0": "",
      "memory_subsystem": "",
      "hbm_clk": "",
      "hmss_0": "",
      "interrupt_concat": {
        "xlconcat_interrupt": "",
        "xlconcat_interrupt_0": "",
        "xlconcat_interrupt_1": "",
        "xlconcat_interrupt_2": "",
        "xlconcat_interrupt_3": "",
        "xlconstant_gnd": ""
      }
    },
    "components": {
      "static_region": {
        "interface_ports": {
          "data_M_AXI_0": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "userpf_control_M_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "clkwiz_kernel2_clk_0": {
            "type": "clk",
            "direction": "O"
          },
          "clkwiz_kernel_clk_0": {
            "type": "clk",
            "direction": "O"
          },
          "clkwiz_kernel2_rst_0": {
            "type": "rst",
            "direction": "O"
          },
          "clkwiz_kernel_rst_0": {
            "type": "rst",
            "direction": "O"
          },
          "dma_pcie_aclk": {
            "type": "clk",
            "direction": "O"
          },
          "irq_cu": {
            "direction": "I",
            "left": "127",
            "right": "0"
          },
          "dma_pcie_arst": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        },
        "components": {
          "clk_reset_wizard": {
            "ports": {
              "clkwiz_kernel2_rst": {
                "type": "rst",
                "direction": "O"
              },
              "clkwiz_kernel_rst": {
                "type": "rst",
                "direction": "O"
              },
              "clkwiz_kernel2_clk": {
                "type": "clk",
                "direction": "O"
              },
              "clkwiz_kernel_clk": {
                "type": "clk",
                "direction": "O"
              }
            },
            "components": {
              "ddr0_ui_clk": {
                "vlnv": "xilinx.com:ip:sim_clk_gen:1.0",
                "xci_name": "emu_ddr0_ui_clk_0",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "300120048"
                  }
                }
              },
              "kernel2_clk": {
                "vlnv": "xilinx.com:ip:sim_clk_gen:1.0",
                "xci_name": "emu_kernel2_clk_0",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "500000000"
                  }
                }
              },
              "kernel_clk": {
                "vlnv": "xilinx.com:ip:sim_clk_gen:1.0",
                "xci_name": "emu_kernel_clk_0",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "300000000"
                  }
                }
              }
            },
            "nets": {
              "kernel2_clk_sync_rst": {
                "ports": [
                  "kernel2_clk/sync_rst",
                  "clkwiz_kernel2_rst"
                ]
              },
              "kernel_clk_sync_rst": {
                "ports": [
                  "kernel_clk/sync_rst",
                  "clkwiz_kernel_rst"
                ]
              },
              "kernel_clk_clk": {
                "ports": [
                  "kernel_clk/clk",
                  "clkwiz_kernel_clk"
                ]
              },
              "kernel2_clk_clk": {
                "ports": [
                  "kernel2_clk/clk",
                  "clkwiz_kernel2_clk"
                ]
              }
            }
          },
          "connect_to_es": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_name": "emu_connect_to_es_0",
            "parameters": {
              "NUM_MI": {
                "value": "3"
              },
              "NUM_SI": {
                "value": "2"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S01_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_ARESETN"
                  }
                }
              },
              "M01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S01_ARESETN"
                  }
                }
              },
              "S01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M02_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M02_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M02_ARESETN"
                  }
                }
              },
              "M02_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "emu_xbar_0",
                "parameters": {
                  "NUM_MI": {
                    "value": "3"
                  },
                  "NUM_SI": {
                    "value": "2"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "emu_auto_pc_0",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "s00_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  },
                  "auto_pc_to_s00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "s01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "emu_auto_pc_1",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "s01_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  },
                  "auto_pc_to_s01_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_m00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m01_couplers_to_m01_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m02_couplers_to_m02_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "m00_couplers_to_connect_to_es": {
                "interface_ports": [
                  "M00_AXI",
                  "m00_couplers/M_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "m01_couplers_to_connect_to_es": {
                "interface_ports": [
                  "M01_AXI",
                  "m01_couplers/M_AXI"
                ]
              },
              "m02_couplers_to_connect_to_es": {
                "interface_ports": [
                  "M02_AXI",
                  "m02_couplers/M_AXI"
                ]
              },
              "s01_couplers_to_xbar": {
                "interface_ports": [
                  "s01_couplers/M_AXI",
                  "xbar/S01_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              },
              "connect_to_es_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "xbar_to_m01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXI",
                  "m01_couplers/S_AXI"
                ]
              },
              "xbar_to_m02_couplers": {
                "interface_ports": [
                  "xbar/M02_AXI",
                  "m02_couplers/S_AXI"
                ]
              },
              "connect_to_es_to_s01_couplers": {
                "interface_ports": [
                  "S01_AXI",
                  "s01_couplers/S_AXI"
                ]
              }
            },
            "nets": {
              "connect_to_es_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/S_ACLK",
                  "s01_couplers/S_ACLK",
                  "s00_couplers/M_ACLK",
                  "s01_couplers/M_ACLK",
                  "m00_couplers/M_ACLK",
                  "m01_couplers/M_ACLK",
                  "m02_couplers/M_ACLK",
                  "m00_couplers/S_ACLK",
                  "m01_couplers/S_ACLK",
                  "m02_couplers/S_ACLK"
                ]
              },
              "connect_to_es_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/S_ARESETN",
                  "s01_couplers/S_ARESETN",
                  "s00_couplers/M_ARESETN",
                  "s01_couplers/M_ARESETN",
                  "m00_couplers/M_ARESETN",
                  "m01_couplers/M_ARESETN",
                  "m02_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN",
                  "m01_couplers/S_ARESETN",
                  "m02_couplers/S_ARESETN"
                ]
              }
            }
          },
          "connect_to_es_cu": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_name": "emu_connect_to_es_cu_0",
            "parameters": {
              "NUM_MI": {
                "value": "2"
              },
              "NUM_SI": {
                "value": "4"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S01_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S02_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S03_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_ARESETN"
                  }
                }
              },
              "M01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S01_ARESETN"
                  }
                }
              },
              "S01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S02_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S02_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S02_ARESETN"
                  }
                }
              },
              "S02_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S03_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S03_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S03_ARESETN"
                  }
                }
              },
              "S03_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "emu_xbar_1",
                "parameters": {
                  "NUM_MI": {
                    "value": "2"
                  },
                  "NUM_SI": {
                    "value": "4"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "emu_auto_pc_3",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4LITE"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "s00_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  },
                  "auto_pc_to_s00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "s01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "s01_couplers_to_s01_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "s02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "s02_couplers_to_s02_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "s03_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "emu_auto_pc_4",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4LITE"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "s03_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  },
                  "auto_pc_to_s03_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_m00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "emu_auto_pc_2",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m01_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  },
                  "auto_pc_to_m01_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "s00_mmu": {
                "vlnv": "xilinx.com:ip:axi_mmu:2.1",
                "xci_name": "emu_s00_mmu_0"
              },
              "s01_mmu": {
                "vlnv": "xilinx.com:ip:axi_mmu:2.1",
                "xci_name": "emu_s01_mmu_0"
              },
              "s02_mmu": {
                "vlnv": "xilinx.com:ip:axi_mmu:2.1",
                "xci_name": "emu_s02_mmu_0"
              },
              "s03_mmu": {
                "vlnv": "xilinx.com:ip:axi_mmu:2.1",
                "xci_name": "emu_s03_mmu_0"
              }
            },
            "interface_nets": {
              "s03_couplers_to_xbar": {
                "interface_ports": [
                  "s03_couplers/M_AXI",
                  "xbar/S03_AXI"
                ]
              },
              "S01_AXI_1": {
                "interface_ports": [
                  "S01_AXI",
                  "s01_mmu/S_AXI"
                ]
              },
              "S02_AXI_1": {
                "interface_ports": [
                  "S02_AXI",
                  "s02_mmu/S_AXI"
                ]
              },
              "m00_couplers_to_connect_to_es_cu": {
                "interface_ports": [
                  "M00_AXI",
                  "m00_couplers/M_AXI"
                ]
              },
              "S00_AXI_1": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_mmu/S_AXI"
                ]
              },
              "m01_couplers_to_connect_to_es_cu": {
                "interface_ports": [
                  "M01_AXI",
                  "m01_couplers/M_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "s01_couplers_to_xbar": {
                "interface_ports": [
                  "s01_couplers/M_AXI",
                  "xbar/S01_AXI"
                ]
              },
              "s02_couplers_to_xbar": {
                "interface_ports": [
                  "s02_couplers/M_AXI",
                  "xbar/S02_AXI"
                ]
              },
              "S03_AXI_1": {
                "interface_ports": [
                  "S03_AXI",
                  "s03_mmu/S_AXI"
                ]
              },
              "s03_mmu_M_AXI": {
                "interface_ports": [
                  "s03_mmu/M_AXI",
                  "s03_couplers/S_AXI"
                ]
              },
              "s01_mmu_M_AXI": {
                "interface_ports": [
                  "s01_mmu/M_AXI",
                  "s01_couplers/S_AXI"
                ]
              },
              "s00_mmu_M_AXI": {
                "interface_ports": [
                  "s00_mmu/M_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "xbar_to_m01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXI",
                  "m01_couplers/S_AXI"
                ]
              },
              "s02_mmu_M_AXI": {
                "interface_ports": [
                  "s02_mmu/M_AXI",
                  "s02_couplers/S_AXI"
                ]
              }
            },
            "nets": {
              "connect_to_es_cu_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/S_ACLK",
                  "s01_couplers/S_ACLK",
                  "s02_couplers/S_ACLK",
                  "s03_couplers/S_ACLK",
                  "s00_couplers/M_ACLK",
                  "s01_couplers/M_ACLK",
                  "s02_couplers/M_ACLK",
                  "s03_couplers/M_ACLK",
                  "m00_couplers/M_ACLK",
                  "m01_couplers/M_ACLK",
                  "m00_couplers/S_ACLK",
                  "m01_couplers/S_ACLK",
                  "s00_mmu/aclk",
                  "s01_mmu/aclk",
                  "s02_mmu/aclk",
                  "s03_mmu/aclk"
                ]
              },
              "connect_to_es_cu_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/S_ARESETN",
                  "s01_couplers/S_ARESETN",
                  "s02_couplers/S_ARESETN",
                  "s03_couplers/S_ARESETN",
                  "s00_couplers/M_ARESETN",
                  "s01_couplers/M_ARESETN",
                  "s02_couplers/M_ARESETN",
                  "s03_couplers/M_ARESETN",
                  "m00_couplers/M_ARESETN",
                  "m01_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN",
                  "m01_couplers/S_ARESETN",
                  "s00_mmu/aresetn",
                  "s01_mmu/aresetn",
                  "s02_mmu/aresetn",
                  "s03_mmu/aresetn"
                ]
              }
            }
          },
          "dma_pcie_clk": {
            "vlnv": "xilinx.com:ip:sim_clk_gen:1.0",
            "xci_name": "emu_dma_pcie_clk_0",
            "parameters": {
              "FREQ_HZ": {
                "value": "300000000.0"
              }
            }
          },
          "embedded_schedular": {
            "interface_ports": {
              "MAXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "SAXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "host": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "m_axi_CQDma": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "m_axi_CUDma_0": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "m_axi_a": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "s_axi_0": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I"
              },
              "irq_cu": {
                "direction": "I",
                "left": "127",
                "right": "0"
              },
              "reset_n": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "CuDmaController_0": {
                "vlnv": "xilinx:hls:CuDmaController:1.0",
                "xci_name": "emu_CuDmaController_0_0"
              },
              "axi_intc_0": {
                "vlnv": "xilinx.com:ip:axi_intc:4.1",
                "xci_name": "emu_axi_intc_0_0",
                "parameters": {
                  "C_HAS_FAST": {
                    "value": "0"
                  },
                  "C_IRQ_ACTIVE": {
                    "value": "1"
                  },
                  "C_IRQ_IS_LEVEL": {
                    "value": "1"
                  },
                  "C_KIND_OF_INTR": {
                    "value": "0xFFFFFFFC"
                  },
                  "C_KIND_OF_LVL": {
                    "value": "0xFFFFFFFF"
                  }
                }
              },
              "cuisr_0": {
                "vlnv": "xilinx:hls:cuisr:1.0",
                "xci_name": "emu_cuisr_0_0"
              },
              "embedded_scheduler_hw_0": {
                "vlnv": "xilinx.com:user:embedded_scheduler_hw:1.0",
                "xci_name": "emu_embedded_scheduler_hw_0_0"
              },
              "sim_embedded_scheduler_sw_0": {
                "vlnv": "xilinx.com:xilinx:sim_embedded_scheduler_sw:2.1",
                "xci_name": "emu_sim_embedded_scheduler_sw_0_0"
              },
              "xlconcat_0": {
                "vlnv": "xilinx.com:ip:xlconcat:2.1",
                "xci_name": "emu_xlconcat_0_0"
              },
              "xlconstant_0": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "emu_xlconstant_0_0",
                "parameters": {
                  "CONST_VAL": {
                    "value": "0"
                  },
                  "CONST_WIDTH": {
                    "value": "16"
                  }
                }
              }
            },
            "interface_nets": {
              "sim_embedded_scheduler_sw_0_maxi_lite_mb": {
                "interface_ports": [
                  "MAXI",
                  "sim_embedded_scheduler_sw_0/maxi_lite_mb"
                ]
              },
              "cuisr_0_m_axi_a": {
                "interface_ports": [
                  "m_axi_a",
                  "cuisr_0/m_axi_a"
                ]
              },
              "SAXI_1": {
                "interface_ports": [
                  "SAXI",
                  "sim_embedded_scheduler_sw_0/saxi_lite_cq"
                ]
              },
              "Conn1": {
                "interface_ports": [
                  "m_axi_CUDma_0",
                  "CuDmaController_0/m_axi_CUDma"
                ]
              },
              "S01_AXI_1": {
                "interface_ports": [
                  "m_axi_CQDma",
                  "CuDmaController_0/m_axi_CQDma"
                ]
              },
              "Conn2": {
                "interface_ports": [
                  "s_axi_0",
                  "axi_intc_0/s_axi"
                ]
              },
              "axi_interconnect_0_M00_AXI": {
                "interface_ports": [
                  "host",
                  "embedded_scheduler_hw_0/host"
                ]
              }
            },
            "nets": {
              "CuDmaController_0_ap_done": {
                "ports": [
                  "CuDmaController_0/ap_done",
                  "embedded_scheduler_hw_0/ap_done_cudma"
                ]
              },
              "axi_intc_0_irq": {
                "ports": [
                  "axi_intc_0/irq",
                  "sim_embedded_scheduler_sw_0/irq"
                ]
              },
              "cuisr_0_ap_done": {
                "ports": [
                  "cuisr_0/ap_done",
                  "embedded_scheduler_hw_0/ap_done_cuisr"
                ]
              },
              "dma_pcie_aclk_clk": {
                "ports": [
                  "clk",
                  "CuDmaController_0/ap_clk",
                  "axi_intc_0/s_axi_aclk",
                  "cuisr_0/ap_clk",
                  "embedded_scheduler_hw_0/clk",
                  "sim_embedded_scheduler_sw_0/maxi_lite_mb_aclk",
                  "sim_embedded_scheduler_sw_0/saxi_lite_cq_aclk"
                ]
              },
              "dma_pcie_aclk_sync_rst": {
                "ports": [
                  "reset_n",
                  "CuDmaController_0/ap_rst_n",
                  "axi_intc_0/s_axi_aresetn",
                  "cuisr_0/ap_rst_n",
                  "embedded_scheduler_hw_0/reset_n",
                  "sim_embedded_scheduler_sw_0/maxi_lite_mb_aresetn",
                  "sim_embedded_scheduler_sw_0/saxi_lite_cq_aresetn"
                ]
              },
              "embedded_scheduler_hw_0_CqBaseAddress": {
                "ports": [
                  "embedded_scheduler_hw_0/CqBaseAddress",
                  "CuDmaController_0/CqBaseAddress"
                ]
              },
              "embedded_scheduler_hw_0_CqDmaQueue_reg": {
                "ports": [
                  "embedded_scheduler_hw_0/CqDmaQueue_reg",
                  "CuDmaController_0/CuDmaQueue"
                ]
              },
              "embedded_scheduler_hw_0_CuBaseAddress": {
                "ports": [
                  "embedded_scheduler_hw_0/CuBaseAddress",
                  "CuDmaController_0/CuBaseAddress"
                ]
              },
              "embedded_scheduler_hw_0_CuOffset": {
                "ports": [
                  "embedded_scheduler_hw_0/CuOffset",
                  "CuDmaController_0/CuOffset"
                ]
              },
              "embedded_scheduler_hw_0_NoofSlots": {
                "ports": [
                  "embedded_scheduler_hw_0/NoofSlots",
                  "CuDmaController_0/NoOfSlots"
                ]
              },
              "embedded_scheduler_hw_0_SlotSize": {
                "ports": [
                  "embedded_scheduler_hw_0/SlotSize",
                  "CuDmaController_0/SlotSize"
                ]
              },
              "embedded_scheduler_hw_0_ap_offset_cuisr": {
                "ports": [
                  "embedded_scheduler_hw_0/Offset",
                  "cuisr_0/Offset"
                ]
              },
              "embedded_scheduler_hw_0_ap_start_cudma": {
                "ports": [
                  "embedded_scheduler_hw_0/ap_start_cudma",
                  "CuDmaController_0/ap_start"
                ]
              },
              "embedded_scheduler_hw_0_ap_start_cuisr": {
                "ports": [
                  "embedded_scheduler_hw_0/ap_start_cuisr",
                  "cuisr_0/ap_start"
                ]
              },
              "embedded_scheduler_hw_0_irq_cu_completion": {
                "ports": [
                  "embedded_scheduler_hw_0/irq_cu_completion",
                  "xlconcat_0/In1"
                ]
              },
              "embedded_scheduler_hw_0_irq_slotavailable": {
                "ports": [
                  "embedded_scheduler_hw_0/irq_slotavailable",
                  "xlconcat_0/In0"
                ]
              },
              "irq_cu_1": {
                "ports": [
                  "irq_cu",
                  "embedded_scheduler_hw_0/irq_cu"
                ]
              },
              "xlconcat_0_dout": {
                "ports": [
                  "xlconcat_0/dout",
                  "axi_intc_0/intr"
                ]
              },
              "xlconstant_0_dout": {
                "ports": [
                  "xlconstant_0/dout",
                  "embedded_scheduler_hw_0/irq_ack"
                ]
              }
            }
          },
          "psr_dma_pcie_aclk": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "emu_psr_dma_pcie_aclk_0"
          },
          "sim_xdma_0": {
            "vlnv": "xilinx.com:xilinx:sim_xdma:3.0",
            "xci_name": "emu_sim_xdma_0_0",
            "parameters": {
              "C_M_AXICTRL_ADDR_WIDTH": {
                "value": "64"
              },
              "C_M_AXICTRL_DATA_WIDTH": {
                "value": "32"
              },
              "C_M_AXIMM_ADDR_WIDTH": {
                "value": "64"
              },
              "C_M_AXIMM_ARUSER_WIDTH": {
                "value": "32"
              },
              "C_M_AXIMM_AWUSER_WIDTH": {
                "value": "32"
              },
              "C_M_AXIMM_DATA_WIDTH": {
                "value": "32"
              }
            }
          }
        },
        "interface_nets": {
          "connect_to_es_M01_AXI": {
            "interface_ports": [
              "connect_to_es/M01_AXI",
              "embedded_schedular/SAXI"
            ]
          },
          "embedded_schedular_MAXI": {
            "interface_ports": [
              "connect_to_es_cu/S03_AXI",
              "embedded_schedular/MAXI"
            ]
          },
          "embedded_schedular_m_axi_CQDma": {
            "interface_ports": [
              "connect_to_es/S01_AXI",
              "embedded_schedular/m_axi_CQDma"
            ]
          },
          "connect_to_es_cu_M01_AXI_slr0": {
            "interface_ports": [
              "userpf_control_M_AXI",
              "connect_to_es_cu/M01_AXI"
            ]
          },
          "embedded_schedular_m_axi_a": {
            "interface_ports": [
              "connect_to_es_cu/S01_AXI",
              "embedded_schedular/m_axi_a"
            ]
          },
          "sim_xdma_0_M_AXICTRL": {
            "interface_ports": [
              "connect_to_es_cu/S00_AXI",
              "sim_xdma_0/M_AXICTRL"
            ]
          },
          "connect_to_es_M00_AXI": {
            "interface_ports": [
              "connect_to_es/M00_AXI",
              "embedded_schedular/host"
            ]
          },
          "connect_to_es_M02_AXI": {
            "interface_ports": [
              "connect_to_es/M02_AXI",
              "embedded_schedular/s_axi_0"
            ]
          },
          "data_M_AXI_0_1_conn": {
            "interface_ports": [
              "data_M_AXI_0",
              "sim_xdma_0/M_AXIMM"
            ]
          },
          "connect_to_es_cu_M00_AXI": {
            "interface_ports": [
              "connect_to_es/S00_AXI",
              "connect_to_es_cu/M00_AXI"
            ]
          },
          "embedded_schedular_m_axi_CUDma_0": {
            "interface_ports": [
              "connect_to_es_cu/S02_AXI",
              "embedded_schedular/m_axi_CUDma_0"
            ]
          }
        },
        "nets": {
          "clk_reset_wizard_clkwiz_kernel2_clk": {
            "ports": [
              "clk_reset_wizard/clkwiz_kernel2_clk",
              "clkwiz_kernel2_clk_0"
            ]
          },
          "clk_reset_wizard_clkwiz_kernel_clk": {
            "ports": [
              "clk_reset_wizard/clkwiz_kernel_clk",
              "clkwiz_kernel_clk_0"
            ]
          },
          "clk_reset_wizard_clkwiz_kernel2_rst": {
            "ports": [
              "clk_reset_wizard/clkwiz_kernel2_rst",
              "clkwiz_kernel2_rst_0"
            ]
          },
          "clk_reset_wizard_clkwiz_kernel_rst": {
            "ports": [
              "clk_reset_wizard/clkwiz_kernel_rst",
              "clkwiz_kernel_rst_0"
            ]
          },
          "pcie_dma_aclk": {
            "ports": [
              "dma_pcie_clk/clk",
              "dma_pcie_aclk",
              "connect_to_es/ACLK",
              "connect_to_es/M00_ACLK",
              "connect_to_es/M01_ACLK",
              "connect_to_es/M02_ACLK",
              "connect_to_es/S00_ACLK",
              "connect_to_es/S01_ACLK",
              "connect_to_es_cu/ACLK",
              "connect_to_es_cu/M00_ACLK",
              "connect_to_es_cu/M01_ACLK",
              "connect_to_es_cu/S00_ACLK",
              "connect_to_es_cu/S01_ACLK",
              "connect_to_es_cu/S02_ACLK",
              "connect_to_es_cu/S03_ACLK",
              "embedded_schedular/clk",
              "psr_dma_pcie_aclk/slowest_sync_clk",
              "sim_xdma_0/m_axictrl_aclk",
              "sim_xdma_0/m_aximm_aclk"
            ]
          },
          "pcie_dma": {
            "ports": [
              "dma_pcie_clk/sync_rst",
              "psr_dma_pcie_aclk/ext_reset_in"
            ]
          },
          "irq_cu_1": {
            "ports": [
              "irq_cu",
              "embedded_schedular/irq_cu"
            ]
          },
          "psr_dma_pcie_aclk_mb_reset": {
            "ports": [
              "psr_dma_pcie_aclk/interconnect_aresetn",
              "dma_pcie_arst",
              "connect_to_es/ARESETN",
              "connect_to_es/M00_ARESETN",
              "connect_to_es/M01_ARESETN",
              "connect_to_es/M02_ARESETN",
              "connect_to_es/S00_ARESETN",
              "connect_to_es/S01_ARESETN",
              "connect_to_es_cu/ARESETN",
              "connect_to_es_cu/M00_ARESETN",
              "connect_to_es_cu/M01_ARESETN",
              "connect_to_es_cu/S00_ARESETN",
              "connect_to_es_cu/S01_ARESETN",
              "connect_to_es_cu/S02_ARESETN",
              "connect_to_es_cu/S03_ARESETN",
              "embedded_schedular/reset_n",
              "sim_xdma_0/m_axictrl_aresetn",
              "sim_xdma_0/m_aximm_aresetn"
            ]
          }
        }
      },
      "interconnect_axilite_user_slr0": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "emu_interconnect_axilite_user_slr0_0",
        "parameters": {
          "M01_HAS_REGSLICE": {
            "value": "1"
          },
          "NUM_MI": {
            "value": "1"
          },
          "NUM_SI": {
            "value": "1"
          },
          "SLR_ASSIGNMENTS": {
            "value": "SLR0"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "s00_couplers_to_interconnect_axilite_user_slr0": {
            "interface_ports": [
              "M00_AXI",
              "s00_couplers/M_AXI"
            ]
          },
          "interconnect_axilite_user_slr0_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "interconnect_axilite_user_slr0_ACLK_net": {
            "ports": [
              "M00_ACLK",
              "s00_couplers/M_ACLK"
            ]
          },
          "interconnect_axilite_user_slr0_ARESETN_net": {
            "ports": [
              "M00_ARESETN",
              "s00_couplers/M_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          }
        }
      },
      "interconnect_axilite_user_slr1": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "emu_interconnect_axilite_user_slr1_0",
        "parameters": {
          "M01_HAS_REGSLICE": {
            "value": "1"
          },
          "NUM_MI": {
            "value": "2"
          },
          "NUM_SI": {
            "value": "1"
          },
          "SLR_ASSIGNMENTS": {
            "value": "SLR1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "emu_xbar_2",
            "parameters": {
              "NUM_MI": {
                "value": "2"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m01_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "emu_m01_regslice_0"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "m01_regslice/S_AXI"
                ]
              },
              "m01_regslice_to_m01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "m01_regslice/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m01_regslice/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m01_regslice/aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "m00_couplers_to_interconnect_axilite_user_slr1": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "m01_couplers_to_interconnect_axilite_user_slr1": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "interconnect_axilite_user_slr1_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "interconnect_axilite_user_slr1_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m01_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK"
            ]
          },
          "interconnect_axilite_user_slr1_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m01_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN"
            ]
          }
        }
      },
      "kernel2_clk": {
        "vlnv": "xilinx.com:ip:sim_clk_gen:1.0",
        "xci_name": "emu_kernel2_clk_1",
        "parameters": {
          "FREQ_HZ": {
            "value": "500000000"
          }
        }
      },
      "kernel_clk": {
        "vlnv": "xilinx.com:ip:sim_clk_gen:1.0",
        "xci_name": "emu_kernel_clk_1",
        "parameters": {
          "FREQ_HZ": {
            "value": "300000000"
          }
        }
      },
      "expanded_region_resets_slr0": {
        "ports": {
          "slowest_sync_clk": {
            "type": "clk",
            "direction": "I"
          },
          "ext_reset_in": {
            "type": "rst",
            "direction": "I"
          },
          "slowest_sync_clk1": {
            "type": "clk",
            "direction": "I"
          },
          "ext_reset_in1": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "psreset_gate_pr_kernel": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "emu_psreset_gate_pr_kernel_0",
            "parameters": {
              "SLR_ASSIGNMENTS": {
                "value": "SLR0"
              }
            }
          },
          "psreset_gate_pr_kernel2": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "emu_psreset_gate_pr_kernel2_0",
            "parameters": {
              "SLR_ASSIGNMENTS": {
                "value": "SLR0"
              }
            }
          }
        },
        "nets": {
          "slowest_sync_clk_0_1": {
            "ports": [
              "slowest_sync_clk",
              "psreset_gate_pr_kernel/slowest_sync_clk"
            ]
          },
          "ext_reset_in_0_1": {
            "ports": [
              "ext_reset_in",
              "psreset_gate_pr_kernel/ext_reset_in"
            ]
          },
          "slowest_sync_clk_2_1": {
            "ports": [
              "slowest_sync_clk1",
              "psreset_gate_pr_kernel2/slowest_sync_clk"
            ]
          },
          "ext_reset_in_2_1": {
            "ports": [
              "ext_reset_in1",
              "psreset_gate_pr_kernel2/ext_reset_in"
            ]
          }
        }
      },
      "expanded_region_resets_slr1": {
        "ports": {
          "slowest_sync_clk": {
            "type": "clk",
            "direction": "I"
          },
          "ext_reset_in": {
            "type": "rst",
            "direction": "I"
          },
          "slowest_sync_clk1": {
            "type": "clk",
            "direction": "I"
          },
          "ext_reset_in1": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "psreset_gate_pr_kernel": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "emu_psreset_gate_pr_kernel_1",
            "parameters": {
              "SLR_ASSIGNMENTS": {
                "value": "SLR1"
              }
            }
          },
          "psreset_gate_pr_kernel2": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "emu_psreset_gate_pr_kernel2_1",
            "parameters": {
              "SLR_ASSIGNMENTS": {
                "value": "SLR1"
              }
            }
          }
        },
        "nets": {
          "slowest_sync_clk_0_1": {
            "ports": [
              "slowest_sync_clk",
              "psreset_gate_pr_kernel/slowest_sync_clk"
            ]
          },
          "ext_reset_in_0_1": {
            "ports": [
              "ext_reset_in",
              "psreset_gate_pr_kernel/ext_reset_in"
            ]
          },
          "slowest_sync_clk_2_1": {
            "ports": [
              "slowest_sync_clk1",
              "psreset_gate_pr_kernel2/slowest_sync_clk"
            ]
          },
          "ext_reset_in_2_1": {
            "ports": [
              "ext_reset_in1",
              "psreset_gate_pr_kernel2/ext_reset_in"
            ]
          }
        }
      },
      "axi_gpio_null_slr0": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "emu_axi_gpio_null_slr0_0"
      },
      "axi_gpio_null_slr1": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "emu_axi_gpio_null_slr1_0"
      },
      "xtlm_simple_intercon_0": {
        "vlnv": "xilinx.com:xilinx:xtlm_simple_interconnect:1.0",
        "xci_name": "emu_xtlm_simple_intercon_0_0",
        "parameters": {
          "C_ADDR_RANGES": {
            "value": "1"
          },
          "C_M00_A00_ADDR_RANGE": {
            "value": "0x0000000200000000"
          },
          "C_M00_A00_BASE_ADDRESS": {
            "value": "0x0000000000000000"
          },
          "C_M00_AXI_ADDR_WIDTH": {
            "value": "64"
          },
          "C_M01_A00_ADDR_RANGE": {
            "value": "0x0000000002000000"
          },
          "C_M01_A00_BASE_ADDRESS": {
            "value": "0x0000000200000000"
          },
          "C_M01_AXI_ADDR_WIDTH": {
            "value": "64"
          },
          "C_M01_AXI_DATA_WIDTH": {
            "value": "32"
          },
          "C_NUM_MI": {
            "value": "2"
          },
          "C_S00_AXI_ADDR_WIDTH": {
            "value": "64"
          },
          "C_S00_AXI_DATA_WIDTH": {
            "value": "32"
          }
        }
      },
      "memory_subsystem": {
        "vlnv": "xilinx.com:ip:sdx_memory_subsystem:1.0",
        "xci_name": "emu_memory_subsystem_0",
        "parameters": {
          "ADVANCED_PROPERTIES": {
            "value": "resource_map_replication {S00_AXI {}} resource_access_constraints {S00_AXI {PLRAM_MEM00 PLRAM_MEM01 PLRAM_MEM02 PLRAM_MEM03}} plram_specifications {{ SIZE 128K AXI_DATA_WIDTH 512 SLR_ASSIGNMENT SLR0 } { SIZE 128K AXI_DATA_WIDTH 512 SLR_ASSIGNMENT SLR0 } { SIZE 128K AXI_DATA_WIDTH 512 SLR_ASSIGNMENT SLR1 } { SIZE 128K AXI_DATA_WIDTH 512 SLR_ASSIGNMENT SLR1 }} __temp_dsa_info {excluded_board_components {} axi_passthrough {} sim_props {plram_0 {offset 0x200000000 range 0x20000 slr SLR0 passthrough no} plram_1 {offset 0x200400000 range 0x20000 slr SLR0 passthrough no} plram_2 {offset 0x201000000 range 0x20000 slr SLR1 passthrough no} plram_3 {offset 0x201400000 range 0x20000 slr SLR1 passthrough no}}}"
          },
          "NUM_CLKS": {
            "value": "1"
          },
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "memory_map_ref": "S00_AXI",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "34"
              }
            }
          }
        },
        "addressing": {
          "memory_maps": {
            "S00_AXI": {
              "address_blocks": {
                "PLRAM_MEM02": {
                  "base_address": "0",
                  "range": "128K",
                  "width": "32",
                  "usage": "memory"
                },
                "PLRAM_MEM03": {
                  "base_address": "0",
                  "range": "128K",
                  "width": "32",
                  "usage": "memory"
                },
                "PLRAM_MEM01": {
                  "base_address": "0",
                  "range": "128K",
                  "width": "32",
                  "usage": "memory"
                },
                "PLRAM_MEM00": {
                  "base_address": "0",
                  "range": "128K",
                  "width": "32",
                  "usage": "memory"
                }
              }
            }
          }
        }
      },
      "hbm_clk": {
        "vlnv": "xilinx.com:ip:sim_clk_gen:1.0",
        "xci_name": "emu_hbm_clk_0",
        "parameters": {
          "FREQ_HZ": {
            "value": "450"
          }
        }
      },
      "hmss_0": {
        "vlnv": "xilinx.com:ip:hbm_memory_subsystem:1.0",
        "xci_name": "emu_hmss_0_0",
        "parameters": {
          "S00_SLR": {
            "value": "SLR0"
          },
          "SIM_EN": {
            "value": "true"
          }
        },
        "interface_ports": {
          "S_AXI_CTRL": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "memory_map_ref": "S_AXI_CTRL",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "23"
              },
              "PROTOCOL": {
                "value": "AXI4LITE"
              }
            }
          },
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "memory_map_ref": "S00_AXI",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "33"
              }
            }
          }
        },
        "addressing": {
          "memory_maps": {
            "S_AXI_CTRL": {
              "address_blocks": {
                "HBM_CTRL00": {
                  "base_address": "0x000000",
                  "range": "4M",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "/S_AXI_CTRL;HBM_CTRL00;xilinx.com:boundary:axi_slave:1.0;/;/S_AXI_CTRL;NONE;NONE": {
                      "base_address": "0x000000",
                      "range": "4M",
                      "width": "32",
                      "usage": "register"
                    }
                  }
                },
                "HBM_CTRL01": {
                  "base_address": "0x400000",
                  "range": "4M",
                  "width": "32",
                  "usage": "register",
                  "bank_blocks": {
                    "/S_AXI_CTRL;HBM_CTRL01;xilinx.com:boundary:axi_slave:1.0;/;/S_AXI_CTRL;NONE;NONE": {
                      "base_address": "0x400000",
                      "range": "4M",
                      "width": "32",
                      "usage": "register"
                    }
                  }
                }
              }
            },
            "S00_AXI": {
              "address_blocks": {
                "HBM_MEM00": {
                  "base_address": "0x000000000",
                  "range": "256M",
                  "width": "32",
                  "usage": "memory",
                  "bank_blocks": {
                    "HBM_MEM00;/hbm_ram0/S00_AXI/S00_AXI_mem;xilinx.com:xilinx:xtlm_simple_memory:1.0;/hbm_ram0;S00_AXI;C_S00_AXI_BASEADDR;C_S00_AXI_HIGHADDR": {
                      "base_address": "0x000000000",
                      "range": "256M",
                      "width": "32",
                      "usage": "memory"
                    }
                  }
                },
                "HBM_MEM01": {
                  "base_address": "0x010000000",
                  "range": "256M",
                  "width": "32",
                  "usage": "memory",
                  "bank_blocks": {
                    "HBM_MEM01;/hbm_ram1/S00_AXI/S00_AXI_mem;xilinx.com:xilinx:xtlm_simple_memory:1.0;/hbm_ram1;S00_AXI;C_S00_AXI_BASEADDR;C_S00_AXI_HIGHADDR": {
                      "base_address": "0x010000000",
                      "range": "256M",
                      "width": "32",
                      "usage": "memory"
                    }
                  }
                },
                "HBM_MEM02": {
                  "base_address": "0x020000000",
                  "range": "256M",
                  "width": "32",
                  "usage": "memory",
                  "bank_blocks": {
                    "HBM_MEM02;/hbm_ram2/S00_AXI/S00_AXI_mem;xilinx.com:xilinx:xtlm_simple_memory:1.0;/hbm_ram2;S00_AXI;C_S00_AXI_BASEADDR;C_S00_AXI_HIGHADDR": {
                      "base_address": "0x020000000",
                      "range": "256M",
                      "width": "32",
                      "usage": "memory"
                    }
                  }
                },
                "HBM_MEM03": {
                  "base_address": "0x030000000",
                  "range": "256M",
                  "width": "32",
                  "usage": "memory",
                  "bank_blocks": {
                    "HBM_MEM03;/hbm_ram3/S00_AXI/S00_AXI_mem;xilinx.com:xilinx:xtlm_simple_memory:1.0;/hbm_ram3;S00_AXI;C_S00_AXI_BASEADDR;C_S00_AXI_HIGHADDR": {
                      "base_address": "0x030000000",
                      "range": "256M",
                      "width": "32",
                      "usage": "memory"
                    }
                  }
                },
                "HBM_MEM04": {
                  "base_address": "0x040000000",
                  "range": "256M",
                  "width": "32",
                  "usage": "memory",
                  "bank_blocks": {
                    "HBM_MEM04;/hbm_ram4/S00_AXI/S00_AXI_mem;xilinx.com:xilinx:xtlm_simple_memory:1.0;/hbm_ram4;S00_AXI;C_S00_AXI_BASEADDR;C_S00_AXI_HIGHADDR": {
                      "base_address": "0x040000000",
                      "range": "256M",
                      "width": "32",
                      "usage": "memory"
                    }
                  }
                },
                "HBM_MEM05": {
                  "base_address": "0x050000000",
                  "range": "256M",
                  "width": "32",
                  "usage": "memory",
                  "bank_blocks": {
                    "HBM_MEM05;/hbm_ram5/S00_AXI/S00_AXI_mem;xilinx.com:xilinx:xtlm_simple_memory:1.0;/hbm_ram5;S00_AXI;C_S00_AXI_BASEADDR;C_S00_AXI_HIGHADDR": {
                      "base_address": "0x050000000",
                      "range": "256M",
                      "width": "32",
                      "usage": "memory"
                    }
                  }
                },
                "HBM_MEM06": {
                  "base_address": "0x060000000",
                  "range": "256M",
                  "width": "32",
                  "usage": "memory",
                  "bank_blocks": {
                    "HBM_MEM06;/hbm_ram6/S00_AXI/S00_AXI_mem;xilinx.com:xilinx:xtlm_simple_memory:1.0;/hbm_ram6;S00_AXI;C_S00_AXI_BASEADDR;C_S00_AXI_HIGHADDR": {
                      "base_address": "0x060000000",
                      "range": "256M",
                      "width": "32",
                      "usage": "memory"
                    }
                  }
                },
                "HBM_MEM07": {
                  "base_address": "0x070000000",
                  "range": "256M",
                  "width": "32",
                  "usage": "memory",
                  "bank_blocks": {
                    "HBM_MEM07;/hbm_ram7/S00_AXI/S00_AXI_mem;xilinx.com:xilinx:xtlm_simple_memory:1.0;/hbm_ram7;S00_AXI;C_S00_AXI_BASEADDR;C_S00_AXI_HIGHADDR": {
                      "base_address": "0x070000000",
                      "range": "256M",
                      "width": "32",
                      "usage": "memory"
                    }
                  }
                },
                "HBM_MEM08": {
                  "base_address": "0x080000000",
                  "range": "256M",
                  "width": "32",
                  "usage": "memory",
                  "bank_blocks": {
                    "HBM_MEM08;/hbm_ram8/S00_AXI/S00_AXI_mem;xilinx.com:xilinx:xtlm_simple_memory:1.0;/hbm_ram8;S00_AXI;C_S00_AXI_BASEADDR;C_S00_AXI_HIGHADDR": {
                      "base_address": "0x080000000",
                      "range": "256M",
                      "width": "32",
                      "usage": "memory"
                    }
                  }
                },
                "HBM_MEM09": {
                  "base_address": "0x090000000",
                  "range": "256M",
                  "width": "32",
                  "usage": "memory",
                  "bank_blocks": {
                    "HBM_MEM09;/hbm_ram9/S00_AXI/S00_AXI_mem;xilinx.com:xilinx:xtlm_simple_memory:1.0;/hbm_ram9;S00_AXI;C_S00_AXI_BASEADDR;C_S00_AXI_HIGHADDR": {
                      "base_address": "0x090000000",
                      "range": "256M",
                      "width": "32",
                      "usage": "memory"
                    }
                  }
                },
                "HBM_MEM10": {
                  "base_address": "0x0A0000000",
                  "range": "256M",
                  "width": "32",
                  "usage": "memory",
                  "bank_blocks": {
                    "HBM_MEM10;/hbm_ram10/S00_AXI/S00_AXI_mem;xilinx.com:xilinx:xtlm_simple_memory:1.0;/hbm_ram10;S00_AXI;C_S00_AXI_BASEADDR;C_S00_AXI_HIGHADDR": {
                      "base_address": "0x0A0000000",
                      "range": "256M",
                      "width": "32",
                      "usage": "memory"
                    }
                  }
                },
                "HBM_MEM11": {
                  "base_address": "0x0B0000000",
                  "range": "256M",
                  "width": "32",
                  "usage": "memory",
                  "bank_blocks": {
                    "HBM_MEM11;/hbm_ram11/S00_AXI/S00_AXI_mem;xilinx.com:xilinx:xtlm_simple_memory:1.0;/hbm_ram11;S00_AXI;C_S00_AXI_BASEADDR;C_S00_AXI_HIGHADDR": {
                      "base_address": "0x0B0000000",
                      "range": "256M",
                      "width": "32",
                      "usage": "memory"
                    }
                  }
                },
                "HBM_MEM12": {
                  "base_address": "0x0C0000000",
                  "range": "256M",
                  "width": "32",
                  "usage": "memory",
                  "bank_blocks": {
                    "HBM_MEM12;/hbm_ram12/S00_AXI/S00_AXI_mem;xilinx.com:xilinx:xtlm_simple_memory:1.0;/hbm_ram12;S00_AXI;C_S00_AXI_BASEADDR;C_S00_AXI_HIGHADDR": {
                      "base_address": "0x0C0000000",
                      "range": "256M",
                      "width": "32",
                      "usage": "memory"
                    }
                  }
                },
                "HBM_MEM13": {
                  "base_address": "0x0D0000000",
                  "range": "256M",
                  "width": "32",
                  "usage": "memory",
                  "bank_blocks": {
                    "HBM_MEM13;/hbm_ram13/S00_AXI/S00_AXI_mem;xilinx.com:xilinx:xtlm_simple_memory:1.0;/hbm_ram13;S00_AXI;C_S00_AXI_BASEADDR;C_S00_AXI_HIGHADDR": {
                      "base_address": "0x0D0000000",
                      "range": "256M",
                      "width": "32",
                      "usage": "memory"
                    }
                  }
                },
                "HBM_MEM14": {
                  "base_address": "0x0E0000000",
                  "range": "256M",
                  "width": "32",
                  "usage": "memory",
                  "bank_blocks": {
                    "HBM_MEM14;/hbm_ram14/S00_AXI/S00_AXI_mem;xilinx.com:xilinx:xtlm_simple_memory:1.0;/hbm_ram14;S00_AXI;C_S00_AXI_BASEADDR;C_S00_AXI_HIGHADDR": {
                      "base_address": "0x0E0000000",
                      "range": "256M",
                      "width": "32",
                      "usage": "memory"
                    }
                  }
                },
                "HBM_MEM15": {
                  "base_address": "0x0F0000000",
                  "range": "256M",
                  "width": "32",
                  "usage": "memory",
                  "bank_blocks": {
                    "HBM_MEM15;/hbm_ram15/S00_AXI/S00_AXI_mem;xilinx.com:xilinx:xtlm_simple_memory:1.0;/hbm_ram15;S00_AXI;C_S00_AXI_BASEADDR;C_S00_AXI_HIGHADDR": {
                      "base_address": "0x0F0000000",
                      "range": "256M",
                      "width": "32",
                      "usage": "memory"
                    }
                  }
                },
                "HBM_MEM16": {
                  "base_address": "0x100000000",
                  "range": "256M",
                  "width": "32",
                  "usage": "memory",
                  "bank_blocks": {
                    "HBM_MEM16;/hbm_ram16/S00_AXI/S00_AXI_mem;xilinx.com:xilinx:xtlm_simple_memory:1.0;/hbm_ram16;S00_AXI;C_S00_AXI_BASEADDR;C_S00_AXI_HIGHADDR": {
                      "base_address": "0x100000000",
                      "range": "256M",
                      "width": "32",
                      "usage": "memory"
                    }
                  }
                },
                "HBM_MEM17": {
                  "base_address": "0x110000000",
                  "range": "256M",
                  "width": "32",
                  "usage": "memory",
                  "bank_blocks": {
                    "HBM_MEM17;/hbm_ram17/S00_AXI/S00_AXI_mem;xilinx.com:xilinx:xtlm_simple_memory:1.0;/hbm_ram17;S00_AXI;C_S00_AXI_BASEADDR;C_S00_AXI_HIGHADDR": {
                      "base_address": "0x110000000",
                      "range": "256M",
                      "width": "32",
                      "usage": "memory"
                    }
                  }
                },
                "HBM_MEM18": {
                  "base_address": "0x120000000",
                  "range": "256M",
                  "width": "32",
                  "usage": "memory",
                  "bank_blocks": {
                    "HBM_MEM18;/hbm_ram18/S00_AXI/S00_AXI_mem;xilinx.com:xilinx:xtlm_simple_memory:1.0;/hbm_ram18;S00_AXI;C_S00_AXI_BASEADDR;C_S00_AXI_HIGHADDR": {
                      "base_address": "0x120000000",
                      "range": "256M",
                      "width": "32",
                      "usage": "memory"
                    }
                  }
                },
                "HBM_MEM19": {
                  "base_address": "0x130000000",
                  "range": "256M",
                  "width": "32",
                  "usage": "memory",
                  "bank_blocks": {
                    "HBM_MEM19;/hbm_ram19/S00_AXI/S00_AXI_mem;xilinx.com:xilinx:xtlm_simple_memory:1.0;/hbm_ram19;S00_AXI;C_S00_AXI_BASEADDR;C_S00_AXI_HIGHADDR": {
                      "base_address": "0x130000000",
                      "range": "256M",
                      "width": "32",
                      "usage": "memory"
                    }
                  }
                },
                "HBM_MEM20": {
                  "base_address": "0x140000000",
                  "range": "256M",
                  "width": "32",
                  "usage": "memory",
                  "bank_blocks": {
                    "HBM_MEM20;/hbm_ram20/S00_AXI/S00_AXI_mem;xilinx.com:xilinx:xtlm_simple_memory:1.0;/hbm_ram20;S00_AXI;C_S00_AXI_BASEADDR;C_S00_AXI_HIGHADDR": {
                      "base_address": "0x140000000",
                      "range": "256M",
                      "width": "32",
                      "usage": "memory"
                    }
                  }
                },
                "HBM_MEM21": {
                  "base_address": "0x150000000",
                  "range": "256M",
                  "width": "32",
                  "usage": "memory",
                  "bank_blocks": {
                    "HBM_MEM21;/hbm_ram21/S00_AXI/S00_AXI_mem;xilinx.com:xilinx:xtlm_simple_memory:1.0;/hbm_ram21;S00_AXI;C_S00_AXI_BASEADDR;C_S00_AXI_HIGHADDR": {
                      "base_address": "0x150000000",
                      "range": "256M",
                      "width": "32",
                      "usage": "memory"
                    }
                  }
                },
                "HBM_MEM22": {
                  "base_address": "0x160000000",
                  "range": "256M",
                  "width": "32",
                  "usage": "memory",
                  "bank_blocks": {
                    "HBM_MEM22;/hbm_ram22/S00_AXI/S00_AXI_mem;xilinx.com:xilinx:xtlm_simple_memory:1.0;/hbm_ram22;S00_AXI;C_S00_AXI_BASEADDR;C_S00_AXI_HIGHADDR": {
                      "base_address": "0x160000000",
                      "range": "256M",
                      "width": "32",
                      "usage": "memory"
                    }
                  }
                },
                "HBM_MEM23": {
                  "base_address": "0x170000000",
                  "range": "256M",
                  "width": "32",
                  "usage": "memory",
                  "bank_blocks": {
                    "HBM_MEM23;/hbm_ram23/S00_AXI/S00_AXI_mem;xilinx.com:xilinx:xtlm_simple_memory:1.0;/hbm_ram23;S00_AXI;C_S00_AXI_BASEADDR;C_S00_AXI_HIGHADDR": {
                      "base_address": "0x170000000",
                      "range": "256M",
                      "width": "32",
                      "usage": "memory"
                    }
                  }
                },
                "HBM_MEM24": {
                  "base_address": "0x180000000",
                  "range": "256M",
                  "width": "32",
                  "usage": "memory",
                  "bank_blocks": {
                    "HBM_MEM24;/hbm_ram24/S00_AXI/S00_AXI_mem;xilinx.com:xilinx:xtlm_simple_memory:1.0;/hbm_ram24;S00_AXI;C_S00_AXI_BASEADDR;C_S00_AXI_HIGHADDR": {
                      "base_address": "0x180000000",
                      "range": "256M",
                      "width": "32",
                      "usage": "memory"
                    }
                  }
                },
                "HBM_MEM25": {
                  "base_address": "0x190000000",
                  "range": "256M",
                  "width": "32",
                  "usage": "memory",
                  "bank_blocks": {
                    "HBM_MEM25;/hbm_ram25/S00_AXI/S00_AXI_mem;xilinx.com:xilinx:xtlm_simple_memory:1.0;/hbm_ram25;S00_AXI;C_S00_AXI_BASEADDR;C_S00_AXI_HIGHADDR": {
                      "base_address": "0x190000000",
                      "range": "256M",
                      "width": "32",
                      "usage": "memory"
                    }
                  }
                },
                "HBM_MEM26": {
                  "base_address": "0x1A0000000",
                  "range": "256M",
                  "width": "32",
                  "usage": "memory",
                  "bank_blocks": {
                    "HBM_MEM26;/hbm_ram26/S00_AXI/S00_AXI_mem;xilinx.com:xilinx:xtlm_simple_memory:1.0;/hbm_ram26;S00_AXI;C_S00_AXI_BASEADDR;C_S00_AXI_HIGHADDR": {
                      "base_address": "0x1A0000000",
                      "range": "256M",
                      "width": "32",
                      "usage": "memory"
                    }
                  }
                },
                "HBM_MEM27": {
                  "base_address": "0x1B0000000",
                  "range": "256M",
                  "width": "32",
                  "usage": "memory",
                  "bank_blocks": {
                    "HBM_MEM27;/hbm_ram27/S00_AXI/S00_AXI_mem;xilinx.com:xilinx:xtlm_simple_memory:1.0;/hbm_ram27;S00_AXI;C_S00_AXI_BASEADDR;C_S00_AXI_HIGHADDR": {
                      "base_address": "0x1B0000000",
                      "range": "256M",
                      "width": "32",
                      "usage": "memory"
                    }
                  }
                },
                "HBM_MEM28": {
                  "base_address": "0x1C0000000",
                  "range": "256M",
                  "width": "32",
                  "usage": "memory",
                  "bank_blocks": {
                    "HBM_MEM28;/hbm_ram28/S00_AXI/S00_AXI_mem;xilinx.com:xilinx:xtlm_simple_memory:1.0;/hbm_ram28;S00_AXI;C_S00_AXI_BASEADDR;C_S00_AXI_HIGHADDR": {
                      "base_address": "0x1C0000000",
                      "range": "256M",
                      "width": "32",
                      "usage": "memory"
                    }
                  }
                },
                "HBM_MEM29": {
                  "base_address": "0x1D0000000",
                  "range": "256M",
                  "width": "32",
                  "usage": "memory",
                  "bank_blocks": {
                    "HBM_MEM29;/hbm_ram29/S00_AXI/S00_AXI_mem;xilinx.com:xilinx:xtlm_simple_memory:1.0;/hbm_ram29;S00_AXI;C_S00_AXI_BASEADDR;C_S00_AXI_HIGHADDR": {
                      "base_address": "0x1D0000000",
                      "range": "256M",
                      "width": "32",
                      "usage": "memory"
                    }
                  }
                },
                "HBM_MEM30": {
                  "base_address": "0x1E0000000",
                  "range": "256M",
                  "width": "32",
                  "usage": "memory",
                  "bank_blocks": {
                    "HBM_MEM30;/hbm_ram30/S00_AXI/S00_AXI_mem;xilinx.com:xilinx:xtlm_simple_memory:1.0;/hbm_ram30;S00_AXI;C_S00_AXI_BASEADDR;C_S00_AXI_HIGHADDR": {
                      "base_address": "0x1E0000000",
                      "range": "256M",
                      "width": "32",
                      "usage": "memory"
                    }
                  }
                },
                "HBM_MEM31": {
                  "base_address": "0x1F0000000",
                  "range": "256M",
                  "width": "32",
                  "usage": "memory",
                  "bank_blocks": {
                    "HBM_MEM31;/hbm_ram31/S00_AXI/S00_AXI_mem;xilinx.com:xilinx:xtlm_simple_memory:1.0;/hbm_ram31;S00_AXI;C_S00_AXI_BASEADDR;C_S00_AXI_HIGHADDR": {
                      "base_address": "0x1F0000000",
                      "range": "256M",
                      "width": "32",
                      "usage": "memory"
                    }
                  }
                }
              }
            }
          }
        }
      },
      "interrupt_concat": {
        "ports": {
          "In0": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "xlconcat_interrupt_dout": {
            "direction": "O",
            "left": "127",
            "right": "0"
          }
        },
        "components": {
          "xlconcat_interrupt": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "emu_xlconcat_interrupt_0",
            "parameters": {
              "NUM_PORTS": {
                "value": "4"
              }
            }
          },
          "xlconcat_interrupt_0": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "emu_xlconcat_interrupt_0_0",
            "parameters": {
              "NUM_PORTS": {
                "value": "32"
              }
            }
          },
          "xlconcat_interrupt_1": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "emu_xlconcat_interrupt_1_0",
            "parameters": {
              "NUM_PORTS": {
                "value": "32"
              }
            }
          },
          "xlconcat_interrupt_2": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "emu_xlconcat_interrupt_2_0",
            "parameters": {
              "NUM_PORTS": {
                "value": "32"
              }
            }
          },
          "xlconcat_interrupt_3": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "emu_xlconcat_interrupt_3_0",
            "parameters": {
              "NUM_PORTS": {
                "value": "32"
              }
            }
          },
          "xlconstant_gnd": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "emu_xlconstant_gnd_0",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              }
            }
          }
        },
        "nets": {
          "In0_1": {
            "ports": [
              "In0",
              "xlconcat_interrupt_0/In0"
            ]
          },
          "xlconcat_interrupt_0_dout": {
            "ports": [
              "xlconcat_interrupt_0/dout",
              "xlconcat_interrupt/In0"
            ]
          },
          "xlconcat_interrupt_1_dout": {
            "ports": [
              "xlconcat_interrupt_1/dout",
              "xlconcat_interrupt/In1"
            ]
          },
          "xlconcat_interrupt_2_dout": {
            "ports": [
              "xlconcat_interrupt_2/dout",
              "xlconcat_interrupt/In2"
            ]
          },
          "xlconcat_interrupt_3_dout": {
            "ports": [
              "xlconcat_interrupt_3/dout",
              "xlconcat_interrupt/In3"
            ]
          },
          "xlconcat_interrupt_dout": {
            "ports": [
              "xlconcat_interrupt/dout",
              "xlconcat_interrupt_dout"
            ]
          },
          "xlconstant_gnd_dout": {
            "ports": [
              "xlconstant_gnd/dout",
              "xlconcat_interrupt_0/In1",
              "xlconcat_interrupt_0/In2",
              "xlconcat_interrupt_0/In3",
              "xlconcat_interrupt_0/In4",
              "xlconcat_interrupt_0/In5",
              "xlconcat_interrupt_0/In6",
              "xlconcat_interrupt_0/In7",
              "xlconcat_interrupt_0/In8",
              "xlconcat_interrupt_0/In9",
              "xlconcat_interrupt_0/In10",
              "xlconcat_interrupt_0/In11",
              "xlconcat_interrupt_0/In12",
              "xlconcat_interrupt_0/In13",
              "xlconcat_interrupt_0/In14",
              "xlconcat_interrupt_0/In15",
              "xlconcat_interrupt_0/In16",
              "xlconcat_interrupt_0/In17",
              "xlconcat_interrupt_0/In18",
              "xlconcat_interrupt_0/In19",
              "xlconcat_interrupt_0/In20",
              "xlconcat_interrupt_0/In21",
              "xlconcat_interrupt_0/In22",
              "xlconcat_interrupt_0/In23",
              "xlconcat_interrupt_0/In24",
              "xlconcat_interrupt_0/In25",
              "xlconcat_interrupt_0/In26",
              "xlconcat_interrupt_0/In27",
              "xlconcat_interrupt_0/In28",
              "xlconcat_interrupt_0/In29",
              "xlconcat_interrupt_0/In30",
              "xlconcat_interrupt_0/In31",
              "xlconcat_interrupt_1/In0",
              "xlconcat_interrupt_1/In1",
              "xlconcat_interrupt_1/In2",
              "xlconcat_interrupt_1/In3",
              "xlconcat_interrupt_1/In4",
              "xlconcat_interrupt_1/In5",
              "xlconcat_interrupt_1/In6",
              "xlconcat_interrupt_1/In7",
              "xlconcat_interrupt_1/In8",
              "xlconcat_interrupt_1/In9",
              "xlconcat_interrupt_1/In10",
              "xlconcat_interrupt_1/In11",
              "xlconcat_interrupt_1/In12",
              "xlconcat_interrupt_1/In13",
              "xlconcat_interrupt_1/In14",
              "xlconcat_interrupt_1/In15",
              "xlconcat_interrupt_1/In16",
              "xlconcat_interrupt_1/In17",
              "xlconcat_interrupt_1/In18",
              "xlconcat_interrupt_1/In19",
              "xlconcat_interrupt_1/In20",
              "xlconcat_interrupt_1/In21",
              "xlconcat_interrupt_1/In22",
              "xlconcat_interrupt_1/In23",
              "xlconcat_interrupt_1/In24",
              "xlconcat_interrupt_1/In25",
              "xlconcat_interrupt_1/In26",
              "xlconcat_interrupt_1/In27",
              "xlconcat_interrupt_1/In28",
              "xlconcat_interrupt_1/In29",
              "xlconcat_interrupt_1/In30",
              "xlconcat_interrupt_1/In31",
              "xlconcat_interrupt_2/In0",
              "xlconcat_interrupt_2/In1",
              "xlconcat_interrupt_2/In2",
              "xlconcat_interrupt_2/In3",
              "xlconcat_interrupt_2/In4",
              "xlconcat_interrupt_2/In5",
              "xlconcat_interrupt_2/In6",
              "xlconcat_interrupt_2/In7",
              "xlconcat_interrupt_2/In8",
              "xlconcat_interrupt_2/In9",
              "xlconcat_interrupt_2/In10",
              "xlconcat_interrupt_2/In11",
              "xlconcat_interrupt_2/In12",
              "xlconcat_interrupt_2/In13",
              "xlconcat_interrupt_2/In14",
              "xlconcat_interrupt_2/In15",
              "xlconcat_interrupt_2/In16",
              "xlconcat_interrupt_2/In17",
              "xlconcat_interrupt_2/In18",
              "xlconcat_interrupt_2/In19",
              "xlconcat_interrupt_2/In20",
              "xlconcat_interrupt_2/In21",
              "xlconcat_interrupt_2/In22",
              "xlconcat_interrupt_2/In23",
              "xlconcat_interrupt_2/In24",
              "xlconcat_interrupt_2/In25",
              "xlconcat_interrupt_2/In26",
              "xlconcat_interrupt_2/In27",
              "xlconcat_interrupt_2/In28",
              "xlconcat_interrupt_2/In29",
              "xlconcat_interrupt_2/In30",
              "xlconcat_interrupt_2/In31",
              "xlconcat_interrupt_3/In0",
              "xlconcat_interrupt_3/In1",
              "xlconcat_interrupt_3/In2",
              "xlconcat_interrupt_3/In3",
              "xlconcat_interrupt_3/In4",
              "xlconcat_interrupt_3/In5",
              "xlconcat_interrupt_3/In6",
              "xlconcat_interrupt_3/In7",
              "xlconcat_interrupt_3/In8",
              "xlconcat_interrupt_3/In9",
              "xlconcat_interrupt_3/In10",
              "xlconcat_interrupt_3/In11",
              "xlconcat_interrupt_3/In12",
              "xlconcat_interrupt_3/In13",
              "xlconcat_interrupt_3/In14",
              "xlconcat_interrupt_3/In15",
              "xlconcat_interrupt_3/In16",
              "xlconcat_interrupt_3/In17",
              "xlconcat_interrupt_3/In18",
              "xlconcat_interrupt_3/In19",
              "xlconcat_interrupt_3/In20",
              "xlconcat_interrupt_3/In21",
              "xlconcat_interrupt_3/In22",
              "xlconcat_interrupt_3/In23",
              "xlconcat_interrupt_3/In24",
              "xlconcat_interrupt_3/In25",
              "xlconcat_interrupt_3/In26",
              "xlconcat_interrupt_3/In27",
              "xlconcat_interrupt_3/In28",
              "xlconcat_interrupt_3/In29",
              "xlconcat_interrupt_3/In30",
              "xlconcat_interrupt_3/In31"
            ]
          }
        }
      }
    },
    "interface_nets": {
      "interconnect_axilite_0_M00_AXI": {
        "interface_ports": [
          "interconnect_axilite_user_slr0/M00_AXI",
          "axi_gpio_null_slr0/S_AXI"
        ]
      },
      "interconnect_axilite_1_M00_AXI": {
        "interface_ports": [
          "interconnect_axilite_user_slr1/M00_AXI",
          "axi_gpio_null_slr1/S_AXI"
        ]
      },
      "connect_ctrl_slr1_to_slr0": {
        "interface_ports": [
          "interconnect_axilite_user_slr0/S00_AXI",
          "interconnect_axilite_user_slr1/M01_AXI"
        ]
      },
      "hmss_s00_axi": {
        "interface_ports": [
          "hmss_0/S00_AXI",
          "xtlm_simple_intercon_0/M00_AXI"
        ]
      },
      "connect_to_es_cu_M_AXI": {
        "interface_ports": [
          "interconnect_axilite_user_slr1/S00_AXI",
          "static_region/userpf_control_M_AXI"
        ]
      },
      "static_region_data_M_AXI_0": {
        "interface_ports": [
          "xtlm_simple_intercon_0/S00_AXI",
          "static_region/data_M_AXI_0"
        ]
      },
      "xtlm_simple_intercon_0_M_AXI_1_AXI": {
        "interface_ports": [
          "memory_subsystem/S00_AXI",
          "xtlm_simple_intercon_0/M01_AXI"
        ]
      }
    },
    "nets": {
      "ext_reset_in_0_1": {
        "ports": [
          "kernel_clk/sync_rst",
          "expanded_region_resets_slr0/ext_reset_in",
          "expanded_region_resets_slr1/ext_reset_in"
        ]
      },
      "ext_reset_in_2_1": {
        "ports": [
          "kernel2_clk/sync_rst",
          "expanded_region_resets_slr0/ext_reset_in1",
          "expanded_region_resets_slr1/ext_reset_in1"
        ]
      },
      "slowest_sync_clk_0_1": {
        "ports": [
          "kernel_clk/clk",
          "expanded_region_resets_slr0/slowest_sync_clk",
          "expanded_region_resets_slr1/slowest_sync_clk"
        ]
      },
      "slowest_sync_clk_2_1": {
        "ports": [
          "kernel2_clk/clk",
          "expanded_region_resets_slr0/slowest_sync_clk1",
          "expanded_region_resets_slr1/slowest_sync_clk1"
        ]
      },
      "ext_reset_in_1_1": {
        "ports": [
          "static_region/dma_pcie_arst",
          "xtlm_simple_intercon_0/s00_axi_aresetn",
          "xtlm_simple_intercon_0/m00_axi_aresetn",
          "hmss_0/aresetn",
          "interconnect_axilite_user_slr0/ARESETN",
          "interconnect_axilite_user_slr0/M00_ARESETN",
          "interconnect_axilite_user_slr0/S00_ARESETN",
          "interconnect_axilite_user_slr1/ARESETN",
          "interconnect_axilite_user_slr1/M00_ARESETN",
          "interconnect_axilite_user_slr1/M01_ARESETN",
          "interconnect_axilite_user_slr1/S00_ARESETN",
          "axi_gpio_null_slr0/s_axi_aresetn",
          "axi_gpio_null_slr1/s_axi_aresetn",
          "hmss_0/ctrl_aresetn",
          "memory_subsystem/aresetn",
          "xtlm_simple_intercon_0/m01_axi_aresetn"
        ]
      },
      "slowest_sync_clk_1_1": {
        "ports": [
          "static_region/dma_pcie_aclk",
          "xtlm_simple_intercon_0/s00_axi_aclk",
          "xtlm_simple_intercon_0/m00_axi_aclk",
          "hmss_0/aclk",
          "hmss_0/hbm_ref_clk",
          "axi_gpio_null_slr0/s_axi_aclk",
          "axi_gpio_null_slr1/s_axi_aclk",
          "interconnect_axilite_user_slr0/ACLK",
          "interconnect_axilite_user_slr0/M00_ACLK",
          "interconnect_axilite_user_slr0/S00_ACLK",
          "interconnect_axilite_user_slr1/ACLK",
          "interconnect_axilite_user_slr1/M00_ACLK",
          "interconnect_axilite_user_slr1/M01_ACLK",
          "interconnect_axilite_user_slr1/S00_ACLK",
          "hmss_0/ctrl_aclk",
          "memory_subsystem/aclk",
          "xtlm_simple_intercon_0/m01_axi_aclk"
        ]
      },
      "hbm_aclk_net": {
        "ports": [
          "hbm_clk/clk",
          "hmss_0/hbm_aclk"
        ]
      },
      "hbm_aresetn_net": {
        "ports": [
          "hbm_clk/sync_rst",
          "hmss_0/hbm_aresetn"
        ]
      },
      "irq_cu_1": {
        "ports": [
          "interrupt_concat/xlconcat_interrupt_dout",
          "static_region/irq_cu"
        ]
      }
    },
    "addressing": {
      "/static_region/embedded_schedular/CuDmaController_0": {
        "address_spaces": {
          "Data_m_axi_CQDma": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_intc_0_Reg": {
                "address_block": "/static_region/embedded_schedular/axi_intc_0/S_AXI/Reg",
                "offset": "0x41200000",
                "range": "64K"
              },
              "SEG_embedded_scheduler_hw_0_reg0": {
                "address_block": "/static_region/embedded_schedular/embedded_scheduler_hw_0/host/reg0",
                "offset": "0x00180000",
                "range": "4K"
              },
              "SEG_sim_embedded_scheduler_sw_0_saxi_lite_cq_reg": {
                "address_block": "/static_region/embedded_schedular/sim_embedded_scheduler_sw_0/saxi_lite_cq/saxi_lite_cq_reg",
                "offset": "0x00190000",
                "range": "64K"
              }
            }
          },
          "Data_m_axi_CUDma": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_intc_0_Reg": {
                "address_block": "/static_region/embedded_schedular/axi_intc_0/S_AXI/Reg",
                "offset": "0x41200000",
                "range": "64K"
              },
              "SEG_embedded_scheduler_hw_0_reg0": {
                "address_block": "/static_region/embedded_schedular/embedded_scheduler_hw_0/host/reg0",
                "offset": "0x00180000",
                "range": "4K"
              },
              "SEG_sim_embedded_scheduler_sw_0_saxi_lite_cq_reg": {
                "address_block": "/static_region/embedded_schedular/sim_embedded_scheduler_sw_0/saxi_lite_cq/saxi_lite_cq_reg",
                "offset": "0x00190000",
                "range": "64K"
              }
            }
          }
        }
      },
      "/static_region/embedded_schedular/cuisr_0": {
        "address_spaces": {
          "Data_m_axi_a": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_intc_0_Reg": {
                "address_block": "/static_region/embedded_schedular/axi_intc_0/S_AXI/Reg",
                "offset": "0x41200000",
                "range": "64K"
              },
              "SEG_embedded_scheduler_hw_0_reg0": {
                "address_block": "/static_region/embedded_schedular/embedded_scheduler_hw_0/host/reg0",
                "offset": "0x00180000",
                "range": "4K"
              },
              "SEG_sim_embedded_scheduler_sw_0_saxi_lite_cq_reg": {
                "address_block": "/static_region/embedded_schedular/sim_embedded_scheduler_sw_0/saxi_lite_cq/saxi_lite_cq_reg",
                "offset": "0x00190000",
                "range": "64K"
              }
            }
          }
        }
      },
      "/static_region/embedded_schedular/sim_embedded_scheduler_sw_0": {
        "address_spaces": {
          "maxi_lite_mb": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_intc_0_Reg": {
                "address_block": "/static_region/embedded_schedular/axi_intc_0/S_AXI/Reg",
                "offset": "0x41200000",
                "range": "64K"
              },
              "SEG_embedded_scheduler_hw_0_reg0": {
                "address_block": "/static_region/embedded_schedular/embedded_scheduler_hw_0/host/reg0",
                "offset": "0x00180000",
                "range": "4K"
              },
              "SEG_sim_embedded_scheduler_sw_0_saxi_lite_cq_reg": {
                "address_block": "/static_region/embedded_schedular/sim_embedded_scheduler_sw_0/saxi_lite_cq/saxi_lite_cq_reg",
                "offset": "0x00190000",
                "range": "64K"
              }
            }
          }
        }
      },
      "/static_region/sim_xdma_0": {
        "address_spaces": {
          "M_AXIMM": {
            "range": "16E",
            "width": "32",
            "segments": {
              "SEG_hmss_mem00": {
                "address_block": "/hmss_0/S00_AXI/HBM_MEM00",
                "offset": "0x0000000000000000",
                "range": "256M"
              },
              "SEG_hmss_mem01": {
                "address_block": "/hmss_0/S00_AXI/HBM_MEM01",
                "offset": "0x0000000010000000",
                "range": "256M"
              },
              "SEG_hmss_mem02": {
                "address_block": "/hmss_0/S00_AXI/HBM_MEM02",
                "offset": "0x0000000020000000",
                "range": "256M"
              },
              "SEG_hmss_mem03": {
                "address_block": "/hmss_0/S00_AXI/HBM_MEM03",
                "offset": "0x0000000030000000",
                "range": "256M"
              },
              "SEG_hmss_mem04": {
                "address_block": "/hmss_0/S00_AXI/HBM_MEM04",
                "offset": "0x0000000040000000",
                "range": "256M"
              },
              "SEG_hmss_mem05": {
                "address_block": "/hmss_0/S00_AXI/HBM_MEM05",
                "offset": "0x0000000050000000",
                "range": "256M"
              },
              "SEG_hmss_mem06": {
                "address_block": "/hmss_0/S00_AXI/HBM_MEM06",
                "offset": "0x0000000060000000",
                "range": "256M"
              },
              "SEG_hmss_mem07": {
                "address_block": "/hmss_0/S00_AXI/HBM_MEM07",
                "offset": "0x0000000070000000",
                "range": "256M"
              },
              "SEG_hmss_mem08": {
                "address_block": "/hmss_0/S00_AXI/HBM_MEM08",
                "offset": "0x0000000080000000",
                "range": "256M"
              },
              "SEG_hmss_mem09": {
                "address_block": "/hmss_0/S00_AXI/HBM_MEM09",
                "offset": "0x0000000090000000",
                "range": "256M"
              },
              "SEG_hmss_mem10": {
                "address_block": "/hmss_0/S00_AXI/HBM_MEM10",
                "offset": "0x00000000A0000000",
                "range": "256M"
              },
              "SEG_hmss_mem11": {
                "address_block": "/hmss_0/S00_AXI/HBM_MEM11",
                "offset": "0x00000000B0000000",
                "range": "256M"
              },
              "SEG_hmss_mem12": {
                "address_block": "/hmss_0/S00_AXI/HBM_MEM12",
                "offset": "0x00000000C0000000",
                "range": "256M"
              },
              "SEG_hmss_mem13": {
                "address_block": "/hmss_0/S00_AXI/HBM_MEM13",
                "offset": "0x00000000D0000000",
                "range": "256M"
              },
              "SEG_hmss_mem14": {
                "address_block": "/hmss_0/S00_AXI/HBM_MEM14",
                "offset": "0x00000000E0000000",
                "range": "256M"
              },
              "SEG_hmss_mem15": {
                "address_block": "/hmss_0/S00_AXI/HBM_MEM15",
                "offset": "0x00000000F0000000",
                "range": "256M"
              },
              "SEG_hmss_mem16": {
                "address_block": "/hmss_0/S00_AXI/HBM_MEM16",
                "offset": "0x0000000100000000",
                "range": "256M"
              },
              "SEG_hmss_mem17": {
                "address_block": "/hmss_0/S00_AXI/HBM_MEM17",
                "offset": "0x0000000110000000",
                "range": "256M"
              },
              "SEG_hmss_mem18": {
                "address_block": "/hmss_0/S00_AXI/HBM_MEM18",
                "offset": "0x0000000120000000",
                "range": "256M"
              },
              "SEG_hmss_mem19": {
                "address_block": "/hmss_0/S00_AXI/HBM_MEM19",
                "offset": "0x0000000130000000",
                "range": "256M"
              },
              "SEG_hmss_mem20": {
                "address_block": "/hmss_0/S00_AXI/HBM_MEM20",
                "offset": "0x0000000140000000",
                "range": "256M"
              },
              "SEG_hmss_mem21": {
                "address_block": "/hmss_0/S00_AXI/HBM_MEM21",
                "offset": "0x0000000150000000",
                "range": "256M"
              },
              "SEG_hmss_mem22": {
                "address_block": "/hmss_0/S00_AXI/HBM_MEM22",
                "offset": "0x0000000160000000",
                "range": "256M"
              },
              "SEG_hmss_mem23": {
                "address_block": "/hmss_0/S00_AXI/HBM_MEM23",
                "offset": "0x0000000170000000",
                "range": "256M"
              },
              "SEG_hmss_mem24": {
                "address_block": "/hmss_0/S00_AXI/HBM_MEM24",
                "offset": "0x0000000180000000",
                "range": "256M"
              },
              "SEG_hmss_mem25": {
                "address_block": "/hmss_0/S00_AXI/HBM_MEM25",
                "offset": "0x0000000190000000",
                "range": "256M"
              },
              "SEG_hmss_mem26": {
                "address_block": "/hmss_0/S00_AXI/HBM_MEM26",
                "offset": "0x00000001A0000000",
                "range": "256M"
              },
              "SEG_hmss_mem27": {
                "address_block": "/hmss_0/S00_AXI/HBM_MEM27",
                "offset": "0x00000001B0000000",
                "range": "256M"
              },
              "SEG_hmss_mem28": {
                "address_block": "/hmss_0/S00_AXI/HBM_MEM28",
                "offset": "0x00000001C0000000",
                "range": "256M"
              },
              "SEG_hmss_mem29": {
                "address_block": "/hmss_0/S00_AXI/HBM_MEM29",
                "offset": "0x00000001D0000000",
                "range": "256M"
              },
              "SEG_hmss_mem30": {
                "address_block": "/hmss_0/S00_AXI/HBM_MEM30",
                "offset": "0x00000001E0000000",
                "range": "256M"
              },
              "SEG_hmss_mem31": {
                "address_block": "/hmss_0/S00_AXI/HBM_MEM31",
                "offset": "0x00000001F0000000",
                "range": "256M"
              },
              "SEG_memory_subsystem_PLRAM_MEM00": {
                "address_block": "/memory_subsystem/S00_AXI/PLRAM_MEM00",
                "offset": "0x0000000200000000",
                "range": "128K"
              },
              "SEG_memory_subsystem_PLRAM_MEM01": {
                "address_block": "/memory_subsystem/S00_AXI/PLRAM_MEM01",
                "offset": "0x0000000200400000",
                "range": "128K"
              },
              "SEG_memory_subsystem_PLRAM_MEM02": {
                "address_block": "/memory_subsystem/S00_AXI/PLRAM_MEM02",
                "offset": "0x0000000201000000",
                "range": "128K"
              },
              "SEG_memory_subsystem_PLRAM_MEM03": {
                "address_block": "/memory_subsystem/S00_AXI/PLRAM_MEM03",
                "offset": "0x0000000201400000",
                "range": "128K"
              }
            }
          },
          "M_AXICTRL": {
            "range": "16E",
            "width": "32",
            "segments": {
              "SEG_embedded_scheduler_hw_0_reg0": {
                "address_block": "/static_region/embedded_schedular/embedded_scheduler_hw_0/host/reg0",
                "offset": "0x0000000000180000",
                "range": "4K"
              },
              "SEG_sim_embedded_scheduler_sw_0_saxi_lite_cq_reg": {
                "address_block": "/static_region/embedded_schedular/sim_embedded_scheduler_sw_0/saxi_lite_cq/saxi_lite_cq_reg",
                "offset": "0x0000000000190000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}