
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.056355                       # Number of seconds simulated
sim_ticks                                 56355024000                       # Number of ticks simulated
final_tick                               529183059000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  26831                       # Simulator instruction rate (inst/s)
host_op_rate                                    44034                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               15120576                       # Simulator tick rate (ticks/s)
host_mem_usage                                2347464                       # Number of bytes of host memory used
host_seconds                                  3727.04                       # Real time elapsed on the host
sim_insts                                   100000008                       # Number of instructions simulated
sim_ops                                     164116474                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus.inst        12224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus.data       179776                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.inst               128                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data               128                       # Number of bytes read from this memory
system.physmem.bytes_read::total               192256                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus.inst        12224                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst          128                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           12352                       # Number of instructions bytes read from this memory
system.physmem.num_reads::switch_cpus.inst          191                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus.data         2809                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.inst                  2                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data                  2                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  3004                       # Number of read requests responded to by this memory
system.physmem.bw_read::switch_cpus.inst       216911                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus.data      3190062                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.inst                 2271                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data                 2271                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 3411515                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus.inst       216911                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst            2271                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             219182                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.inst       216911                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.data      3190062                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst                2271                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data                2271                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                3411515                       # Total bandwidth to/from this memory (bytes/s)
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.switch_cpus.numCycles                 56355015                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.BPredUnit.lookups         10426684                       # Number of BP lookups
system.switch_cpus.BPredUnit.condPredicted     10426684                       # Number of conditional branches predicted
system.switch_cpus.BPredUnit.condIncorrect       230733                       # Number of conditional branches incorrect
system.switch_cpus.BPredUnit.BTBLookups       6127397                       # Number of BTB lookups
system.switch_cpus.BPredUnit.BTBHits          6063145                       # Number of BTB hits
system.switch_cpus.BPredUnit.BTBCorrect             0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.BPredUnit.usedRAS                0                       # Number of times the RAS was used to get a target.
system.switch_cpus.BPredUnit.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.fetch.icacheStallCycles     11845813                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts              105259321                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            10426684                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      6063145                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles              27794817                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         1415440                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles       15528218                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.CacheLines          11725993                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes        126559                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples     56351336                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.115443                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.584811                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         30306664     53.78%     53.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           722834      1.28%     55.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           170975      0.30%     55.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           664192      1.18%     56.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          2737820      4.86%     61.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1555388      2.76%     64.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          2630927      4.67%     68.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          2512062      4.46%     73.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         15050474     26.71%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     56351336                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.185018                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.867790                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles         18066614                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles      11178387                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles          23419824                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles       2504018                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        1182488                       # Number of cycles decode is squashing
system.switch_cpus.decode.DecodedInsts      174847413                       # Number of instructions handled by decode
system.switch_cpus.rename.SquashCycles        1182488                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles         21132766                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles         1679003                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles          22610004                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles       9747070                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts      174146334                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents            37                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         112681                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents       7908133                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.FullRegisterEvents           16                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands    229015113                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups     543586606                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups    518286236                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups     25300370                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps     216544534                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         12470483                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          29545266                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads     39284122                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     13676515                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads      2988611                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      3137546                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded          172774526                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded          133                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued         169668372                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued         6315                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      8615203                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     13121237                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved          133                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples     56351336                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     3.010902                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.842954                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      3909088      6.94%      6.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      9078164     16.11%     23.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     12484229     22.15%     45.20% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      9128168     16.20%     61.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      9274868     16.46%     77.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      5695344     10.11%     87.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      5073843      9.00%     96.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1443060      2.56%     99.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       264572      0.47%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     56351336                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          591004     64.20%     64.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     64.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     64.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd         50056      5.44%     69.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         273901     29.76%     99.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          5556      0.60%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass       581601      0.34%      0.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     109973492     64.82%     65.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     65.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     65.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      6366772      3.75%     68.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     68.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     68.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     68.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     68.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     68.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     68.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     68.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     68.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     68.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     68.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     68.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     68.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     68.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     68.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     68.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     68.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     68.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     68.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     68.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     68.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     68.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     68.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     68.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     39204537     23.11%     92.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     13541970      7.98%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      169668372                       # Type of FU issued
system.switch_cpus.iq.rate                   3.010706                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt              920517                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.005425                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads    379988878                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    170932712                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    161011189                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads     16626032                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes     10459416                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      8196235                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      161669442                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses         8337846                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads      1685721                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads       659778                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          186                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         2289                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores       225159                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked          438                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        1182488                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles            6109                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles         91703                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts    172774659                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts        70334                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts      39284122                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts     13676515                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          91505                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         2289                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect        85670                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect       180778                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts       266448                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts     169301413                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts      39164455                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       366957                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_refs             52688728                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches          9523766                       # Number of branches executed
system.switch_cpus.iew.exec_stores           13524273                       # Number of stores executed
system.switch_cpus.iew.exec_rate             3.004194                       # Inst execution rate
system.switch_cpus.iew.wb_sent              169231397                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count             169207424                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         138856418                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         261836943                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               3.002526                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.530316                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts      8658143                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts       230733                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples     55168848                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     2.974803                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.981026                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      8960651     16.24%     16.24% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     19302448     34.99%     51.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      5840274     10.59%     61.82% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      4050801      7.34%     69.16% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      2697151      4.89%     74.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       557307      1.01%     75.06% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       874229      1.58%     76.64% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       927341      1.68%     78.32% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     11958646     21.68%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     55168848                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts    100000004                       # Number of instructions committed
system.switch_cpus.commit.committedOps      164116467                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs               52075698                       # Number of memory references committed
system.switch_cpus.commit.loads              38624342                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches            9129810                       # Number of branches committed
system.switch_cpus.commit.fp_insts            7541326                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         159628012                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events      11958646                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads            215984812                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           346736214                       # The number of ROB writes
system.switch_cpus.timesIdled                     162                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                    3679                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts           100000004                       # Number of Instructions Simulated
system.switch_cpus.committedOps             164116467                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total     100000004                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.563550                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.563550                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.774465                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.774465                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads        441181305                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       216308351                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads          13430618                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          6474972                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads        72317842                       # number of misc regfile reads
system.l2.replacements                              0                       # number of replacements
system.l2.tagsinuse                       2007.299396                       # Cycle average of tags in use
system.l2.total_refs                           139584                       # Total number of references to valid blocks.
system.l2.sampled_refs                           2207                       # Sample count of references to valid blocks.
system.l2.avg_refs                          63.246035                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1288.404619                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.inst     187.954955                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.data     527.939822                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst               2.000000                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data               1.000000                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.039319                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.inst      0.005736                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.data      0.016111                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.000061                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.000031                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.061258                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.inst         3480                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data        54570                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   58050                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           170274                       # number of Writeback hits
system.l2.Writeback_hits::total                170274                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data       163912                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                163912                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst          3480                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data        218482                       # number of demand (read+write) hits
system.l2.demand_hits::total                   221962                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst         3480                       # number of overall hits
system.l2.overall_hits::switch_cpus.data       218482                       # number of overall hits
system.l2.overall_hits::total                  221962                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst          191                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data          577                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.inst                  2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                  1                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   771                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data         2232                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu.data                1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2233                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst          191                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         2809                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.inst                   2                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                   2                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3004                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst          191                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         2809                       # number of overall misses
system.l2.overall_misses::cpu.inst                  2                       # number of overall misses
system.l2.overall_misses::cpu.data                  2                       # number of overall misses
system.l2.overall_misses::total                  3004                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst     10111000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data     31390500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        41501500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data    116837000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     116837000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst     10111000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data    148227500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        158338500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst     10111000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data    148227500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       158338500                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst         3671                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data        55147                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.inst                2                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data                1                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               58821                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       170274                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            170274                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       166144                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data              1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            166145                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst         3671                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data       221291                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.inst                 2                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data                 2                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               224966                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst         3671                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data       221291                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.inst                2                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data                2                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              224966                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.052029                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.010463                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.inst               1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data               1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.013108                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.013434                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu.data             1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.013440                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.052029                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.012694                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.013353                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.052029                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.012694                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.013353                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 52937.172775                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 54402.946274                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53828.145266                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 52346.326165                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52322.884013                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 52937.172775                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 52768.778925                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52709.221039                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 52937.172775                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 52768.778925                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52709.221039                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_misses::switch_cpus.inst          191                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data          577                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              768                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data         2232                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2232                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst          191                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         2809                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3000                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst          191                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         2809                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3000                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst      7818000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data     24466500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     32284500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data     90053000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     90053000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst      7818000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    114519500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    122337500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst      7818000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    114519500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    122337500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.052029                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.010463                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.013057                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.013434                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.013434                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.052029                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.012694                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.013335                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.052029                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.012694                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.013335                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 40931.937173                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 42402.946274                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 42037.109375                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 40346.326165                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40346.326165                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 40931.937173                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 40768.778925                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40779.166667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 40931.937173                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 40768.778925                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40779.166667                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.numCycles                               10                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           4                       # Number of instructions committed
system.cpu.committedOps                             7                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     7                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            7                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                  27                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 10                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             2                       # number of memory refs
system.cpu.num_load_insts                           1                       # Number of load instructions
system.cpu.num_store_insts                          1                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                         10                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.replacements                   3489                       # number of replacements
system.cpu.icache.tagsinuse                180.983492                       # Cycle average of tags in use
system.cpu.icache.total_refs                 11722264                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                   3673                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                3191.468554                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::switch_cpus.inst   178.983492                       # Average occupied blocks per requestor
system.cpu.icache.occ_blocks::cpu.inst       2.000000                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::switch_cpus.inst     0.349577                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::cpu.inst      0.003906                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.353483                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst     11722259                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::cpu.inst            5                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        11722264                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst     11722259                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::cpu.inst             5                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         11722264                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst     11722259                       # number of overall hits
system.cpu.icache.overall_hits::cpu.inst            5                       # number of overall hits
system.cpu.icache.overall_hits::total        11722264                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst         3734                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3736                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst         3734                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3736                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst         3734                       # number of overall misses
system.cpu.icache.overall_misses::cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::total          3736                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst     65482000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     65482000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst     65482000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     65482000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst     65482000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     65482000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst     11725993                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::cpu.inst            7                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     11726000                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst     11725993                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::cpu.inst            7                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     11726000                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst     11725993                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst            7                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     11726000                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000318                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.285714                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000319                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000318                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.285714                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000319                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000318                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.285714                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000319                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 17536.689877                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 17527.301927                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 17536.689877                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 17527.301927                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 17536.689877                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 17527.301927                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst           63                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           63                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst           63                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           63                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst           63                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           63                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst         3671                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3671                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst         3671                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3671                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst         3671                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3671                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst     52679500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     52679500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst     52679500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     52679500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst     52679500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     52679500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000313                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000313                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000313                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000313                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000313                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000313                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 14350.177063                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14350.177063                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 14350.177063                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 14350.177063                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 14350.177063                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 14350.177063                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                 220269                       # number of replacements
system.cpu.dcache.tagsinuse               1021.335706                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 50719549                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                 221293                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                 229.196355                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           473272821000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::switch_cpus.data  1021.173120                       # Average occupied blocks per requestor
system.cpu.dcache.occ_blocks::cpu.data       0.162585                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::switch_cpus.data     0.997239                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::cpu.data      0.000159                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.997398                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data     37434386                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        37434386                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data     13285163                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       13285163                       # number of WriteReq hits
system.cpu.dcache.demand_hits::switch_cpus.data     50719549                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         50719549                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data     50719549                       # number of overall hits
system.cpu.dcache.overall_hits::total        50719549                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        73506                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         73507                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data       166192                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       166193                       # number of WriteReq misses
system.cpu.dcache.demand_misses::switch_cpus.data       239698                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         239700                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data       239698                       # number of overall misses
system.cpu.dcache.overall_misses::cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::total        239700                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data   1113534000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1113534000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   2587548500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2587548500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   3701082500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3701082500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   3701082500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3701082500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data     37507892                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::cpu.data            1                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     37507893                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data     13451355                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13451356                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data     50959247                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::cpu.data            2                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     50959249                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data     50959247                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data            2                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     50959249                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.001960                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001960                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.012355                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data            1                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012355                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.004704                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004704                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.004704                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004704                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 15148.885805                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 15148.679718                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 15569.633316                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 15569.539632                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 15440.606513                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 15440.477680                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 15440.606513                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 15440.477680                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2192                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               497                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     4.410463                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       170274                       # number of writebacks
system.cpu.dcache.writebacks::total            170274                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        18359                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        18359                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data           48                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           48                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        18407                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        18407                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        18407                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        18407                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data        55147                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        55147                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       166144                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       166144                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data       221291                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       221291                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data       221291                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       221291                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    694023000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    694023000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data   2088516500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2088516500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data   2782539500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2782539500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data   2782539500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2782539500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.001470                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001470                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.012351                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012351                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.004343                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004343                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.004343                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004343                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 12584.963824                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12584.963824                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 12570.520151                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 12570.520151                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 12574.119598                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 12574.119598                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 12574.119598                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 12574.119598                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
