{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 28 17:04:24 2020 " "Info: Processing started: Tue Jan 28 17:04:24 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off part4 -c part4 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off part4 -c part4 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "data_out\[0\]~reg0latch " "Warning: Node \"data_out\[0\]~reg0latch\" is a latch" {  } { { "part4.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part4/part4.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data_out\[1\]~reg0latch " "Warning: Node \"data_out\[1\]~reg0latch\" is a latch" {  } { { "part4.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part4/part4.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data_out\[2\]~reg0latch " "Warning: Node \"data_out\[2\]~reg0latch\" is a latch" {  } { { "part4.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part4/part4.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data_out\[3\]~reg0latch " "Warning: Node \"data_out\[3\]~reg0latch\" is a latch" {  } { { "part4.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part4/part4.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data_out\[4\]~reg0latch " "Warning: Node \"data_out\[4\]~reg0latch\" is a latch" {  } { { "part4.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part4/part4.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data_out\[5\]~reg0latch " "Warning: Node \"data_out\[5\]~reg0latch\" is a latch" {  } { { "part4.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part4/part4.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data_out\[6\]~reg0latch " "Warning: Node \"data_out\[6\]~reg0latch\" is a latch" {  } { { "part4.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part4/part4.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "data_out\[7\]~reg0latch " "Warning: Node \"data_out\[7\]~reg0latch\" is a latch" {  } { { "part4.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part4/part4.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "part4.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part4/part4.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "RW " "Info: Assuming node \"RW\" is a latch enable. Will not compute fmax for this pin." {  } { { "part4.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part4/part4.vhd" 6 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk " "Info: No valid register-to-register data paths exist for clock \"clk\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "data_out\[3\]~reg0latch addr\[3\] RW 10.450 ns register " "Info: tsu for register \"data_out\[3\]~reg0latch\" (data pin = \"addr\[3\]\", clock pin = \"RW\") is 10.450 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.389 ns + Longest pin register " "Info: + Longest pin to register delay is 12.389 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns addr\[3\] 1 PIN PIN_B14 46 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_B14; Fanout = 46; PIN Node = 'addr\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[3] } "NODE_NAME" } } { "part4.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part4/part4.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.407 ns) + CELL(0.393 ns) 7.650 ns ram~175 2 COMB LCCOMB_X44_Y19_N20 1 " "Info: 2: + IC(6.407 ns) + CELL(0.393 ns) = 7.650 ns; Loc. = LCCOMB_X44_Y19_N20; Fanout = 1; COMB Node = 'ram~175'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.800 ns" { addr[3] ram~175 } "NODE_NAME" } } { "part4.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part4/part4.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.254 ns) + CELL(0.150 ns) 9.054 ns ram~176 3 COMB LCCOMB_X40_Y14_N20 1 " "Info: 3: + IC(1.254 ns) + CELL(0.150 ns) = 9.054 ns; Loc. = LCCOMB_X40_Y14_N20; Fanout = 1; COMB Node = 'ram~176'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.404 ns" { ram~175 ram~176 } "NODE_NAME" } } { "part4.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part4/part4.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.547 ns) + CELL(0.419 ns) 11.020 ns ram~177 4 COMB LCCOMB_X45_Y19_N28 1 " "Info: 4: + IC(1.547 ns) + CELL(0.419 ns) = 11.020 ns; Loc. = LCCOMB_X45_Y19_N28; Fanout = 1; COMB Node = 'ram~177'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.966 ns" { ram~176 ram~177 } "NODE_NAME" } } { "part4.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part4/part4.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.419 ns) 11.684 ns ram~180 5 COMB LCCOMB_X45_Y19_N6 2 " "Info: 5: + IC(0.245 ns) + CELL(0.419 ns) = 11.684 ns; Loc. = LCCOMB_X45_Y19_N6; Fanout = 2; COMB Node = 'ram~180'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.664 ns" { ram~177 ram~180 } "NODE_NAME" } } { "part4.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part4/part4.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.438 ns) 12.389 ns data_out\[3\]~reg0latch 6 REG LCCOMB_X45_Y19_N8 2 " "Info: 6: + IC(0.267 ns) + CELL(0.438 ns) = 12.389 ns; Loc. = LCCOMB_X45_Y19_N8; Fanout = 2; REG Node = 'data_out\[3\]~reg0latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.705 ns" { ram~180 data_out[3]~reg0latch } "NODE_NAME" } } { "part4.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part4/part4.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.669 ns ( 21.54 % ) " "Info: Total cell delay = 2.669 ns ( 21.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.720 ns ( 78.46 % ) " "Info: Total interconnect delay = 9.720 ns ( 78.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.389 ns" { addr[3] ram~175 ram~176 ram~177 ram~180 data_out[3]~reg0latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.389 ns" { addr[3] {} addr[3]~combout {} ram~175 {} ram~176 {} ram~177 {} ram~180 {} data_out[3]~reg0latch {} } { 0.000ns 0.000ns 6.407ns 1.254ns 1.547ns 0.245ns 0.267ns } { 0.000ns 0.850ns 0.393ns 0.150ns 0.419ns 0.419ns 0.438ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.675 ns + " "Info: + Micro setup delay of destination is 0.675 ns" {  } { { "part4.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part4/part4.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "RW destination 2.614 ns - Shortest register " "Info: - Shortest clock path from clock \"RW\" to destination register is 2.614 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns RW 1 CLK PIN_P1 25 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 25; CLK Node = 'RW'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RW } "NODE_NAME" } } { "part4.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part4/part4.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.112 ns RW~clkctrl 2 COMB CLKCTRL_G1 16 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.112 ns; Loc. = CLKCTRL_G1; Fanout = 16; COMB Node = 'RW~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { RW RW~clkctrl } "NODE_NAME" } } { "part4.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part4/part4.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.352 ns) + CELL(0.150 ns) 2.614 ns data_out\[3\]~reg0latch 3 REG LCCOMB_X45_Y19_N8 2 " "Info: 3: + IC(1.352 ns) + CELL(0.150 ns) = 2.614 ns; Loc. = LCCOMB_X45_Y19_N8; Fanout = 2; REG Node = 'data_out\[3\]~reg0latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.502 ns" { RW~clkctrl data_out[3]~reg0latch } "NODE_NAME" } } { "part4.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part4/part4.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.149 ns ( 43.96 % ) " "Info: Total cell delay = 1.149 ns ( 43.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.465 ns ( 56.04 % ) " "Info: Total interconnect delay = 1.465 ns ( 56.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.614 ns" { RW RW~clkctrl data_out[3]~reg0latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.614 ns" { RW {} RW~combout {} RW~clkctrl {} data_out[3]~reg0latch {} } { 0.000ns 0.000ns 0.113ns 1.352ns } { 0.000ns 0.999ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.389 ns" { addr[3] ram~175 ram~176 ram~177 ram~180 data_out[3]~reg0latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.389 ns" { addr[3] {} addr[3]~combout {} ram~175 {} ram~176 {} ram~177 {} ram~180 {} data_out[3]~reg0latch {} } { 0.000ns 0.000ns 6.407ns 1.254ns 1.547ns 0.245ns 0.267ns } { 0.000ns 0.850ns 0.393ns 0.150ns 0.419ns 0.419ns 0.438ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.614 ns" { RW RW~clkctrl data_out[3]~reg0latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.614 ns" { RW {} RW~combout {} RW~clkctrl {} data_out[3]~reg0latch {} } { 0.000ns 0.000ns 0.113ns 1.352ns } { 0.000ns 0.999ns 0.000ns 0.150ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk data_out\[0\] ram~13 14.744 ns register " "Info: tco from clock \"clk\" to destination pin \"data_out\[0\]\" through register \"ram~13\" is 14.744 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.670 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.670 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "part4.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part4/part4.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 136 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 136; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "part4.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part4/part4.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.016 ns) + CELL(0.537 ns) 2.670 ns ram~13 3 REG LCFF_X40_Y14_N3 1 " "Info: 3: + IC(1.016 ns) + CELL(0.537 ns) = 2.670 ns; Loc. = LCFF_X40_Y14_N3; Fanout = 1; REG Node = 'ram~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { clk~clkctrl ram~13 } "NODE_NAME" } } { "part4.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part4/part4.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.53 % ) " "Info: Total cell delay = 1.536 ns ( 57.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.134 ns ( 42.47 % ) " "Info: Total interconnect delay = 1.134 ns ( 42.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { clk clk~clkctrl ram~13 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { clk {} clk~combout {} clk~clkctrl {} ram~13 {} } { 0.000ns 0.000ns 0.118ns 1.016ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "part4.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part4/part4.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.824 ns + Longest register pin " "Info: + Longest register to pin delay is 11.824 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ram~13 1 REG LCFF_X40_Y14_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X40_Y14_N3; Fanout = 1; REG Node = 'ram~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram~13 } "NODE_NAME" } } { "part4.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part4/part4.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.229 ns) + CELL(0.416 ns) 1.645 ns ram~145 2 COMB LCCOMB_X47_Y16_N10 1 " "Info: 2: + IC(1.229 ns) + CELL(0.416 ns) = 1.645 ns; Loc. = LCCOMB_X47_Y16_N10; Fanout = 1; COMB Node = 'ram~145'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.645 ns" { ram~13 ram~145 } "NODE_NAME" } } { "part4.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part4/part4.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.967 ns) + CELL(0.438 ns) 3.050 ns ram~146 3 COMB LCCOMB_X50_Y18_N8 1 " "Info: 3: + IC(0.967 ns) + CELL(0.438 ns) = 3.050 ns; Loc. = LCCOMB_X50_Y18_N8; Fanout = 1; COMB Node = 'ram~146'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.405 ns" { ram~145 ram~146 } "NODE_NAME" } } { "part4.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part4/part4.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.887 ns) + CELL(0.150 ns) 5.087 ns ram~147 4 COMB LCCOMB_X32_Y16_N30 1 " "Info: 4: + IC(1.887 ns) + CELL(0.150 ns) = 5.087 ns; Loc. = LCCOMB_X32_Y16_N30; Fanout = 1; COMB Node = 'ram~147'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.037 ns" { ram~146 ram~147 } "NODE_NAME" } } { "part4.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part4/part4.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.420 ns) 5.761 ns ram~150 5 COMB LCCOMB_X32_Y16_N16 2 " "Info: 5: + IC(0.254 ns) + CELL(0.420 ns) = 5.761 ns; Loc. = LCCOMB_X32_Y16_N16; Fanout = 2; COMB Node = 'ram~150'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.674 ns" { ram~147 ram~150 } "NODE_NAME" } } { "part4.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part4/part4.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.275 ns) 6.307 ns data_out\[0\]~reg0head_lut 6 COMB LCCOMB_X32_Y16_N2 1 " "Info: 6: + IC(0.271 ns) + CELL(0.275 ns) = 6.307 ns; Loc. = LCCOMB_X32_Y16_N2; Fanout = 1; COMB Node = 'data_out\[0\]~reg0head_lut'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.546 ns" { ram~150 data_out[0]~reg0head_lut } "NODE_NAME" } } { "part4.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part4/part4.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.729 ns) + CELL(2.788 ns) 11.824 ns data_out\[0\] 7 PIN PIN_D10 0 " "Info: 7: + IC(2.729 ns) + CELL(2.788 ns) = 11.824 ns; Loc. = PIN_D10; Fanout = 0; PIN Node = 'data_out\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.517 ns" { data_out[0]~reg0head_lut data_out[0] } "NODE_NAME" } } { "part4.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part4/part4.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.487 ns ( 37.95 % ) " "Info: Total cell delay = 4.487 ns ( 37.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.337 ns ( 62.05 % ) " "Info: Total interconnect delay = 7.337 ns ( 62.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.824 ns" { ram~13 ram~145 ram~146 ram~147 ram~150 data_out[0]~reg0head_lut data_out[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.824 ns" { ram~13 {} ram~145 {} ram~146 {} ram~147 {} ram~150 {} data_out[0]~reg0head_lut {} data_out[0] {} } { 0.000ns 1.229ns 0.967ns 1.887ns 0.254ns 0.271ns 2.729ns } { 0.000ns 0.416ns 0.438ns 0.150ns 0.420ns 0.275ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { clk clk~clkctrl ram~13 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { clk {} clk~combout {} clk~clkctrl {} ram~13 {} } { 0.000ns 0.000ns 0.118ns 1.016ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.824 ns" { ram~13 ram~145 ram~146 ram~147 ram~150 data_out[0]~reg0head_lut data_out[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.824 ns" { ram~13 {} ram~145 {} ram~146 {} ram~147 {} ram~150 {} data_out[0]~reg0head_lut {} data_out[0] {} } { 0.000ns 1.229ns 0.967ns 1.887ns 0.254ns 0.271ns 2.729ns } { 0.000ns 0.416ns 0.438ns 0.150ns 0.420ns 0.275ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "addr\[3\] data_out\[3\] 17.585 ns Longest " "Info: Longest tpd from source pin \"addr\[3\]\" to destination pin \"data_out\[3\]\" is 17.585 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns addr\[3\] 1 PIN PIN_B14 46 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_B14; Fanout = 46; PIN Node = 'addr\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[3] } "NODE_NAME" } } { "part4.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part4/part4.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.407 ns) + CELL(0.393 ns) 7.650 ns ram~175 2 COMB LCCOMB_X44_Y19_N20 1 " "Info: 2: + IC(6.407 ns) + CELL(0.393 ns) = 7.650 ns; Loc. = LCCOMB_X44_Y19_N20; Fanout = 1; COMB Node = 'ram~175'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.800 ns" { addr[3] ram~175 } "NODE_NAME" } } { "part4.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part4/part4.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.254 ns) + CELL(0.150 ns) 9.054 ns ram~176 3 COMB LCCOMB_X40_Y14_N20 1 " "Info: 3: + IC(1.254 ns) + CELL(0.150 ns) = 9.054 ns; Loc. = LCCOMB_X40_Y14_N20; Fanout = 1; COMB Node = 'ram~176'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.404 ns" { ram~175 ram~176 } "NODE_NAME" } } { "part4.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part4/part4.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.547 ns) + CELL(0.419 ns) 11.020 ns ram~177 4 COMB LCCOMB_X45_Y19_N28 1 " "Info: 4: + IC(1.547 ns) + CELL(0.419 ns) = 11.020 ns; Loc. = LCCOMB_X45_Y19_N28; Fanout = 1; COMB Node = 'ram~177'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.966 ns" { ram~176 ram~177 } "NODE_NAME" } } { "part4.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part4/part4.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.419 ns) 11.684 ns ram~180 5 COMB LCCOMB_X45_Y19_N6 2 " "Info: 5: + IC(0.245 ns) + CELL(0.419 ns) = 11.684 ns; Loc. = LCCOMB_X45_Y19_N6; Fanout = 2; COMB Node = 'ram~180'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.664 ns" { ram~177 ram~180 } "NODE_NAME" } } { "part4.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part4/part4.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.438 ns) 12.389 ns data_out\[3\]~reg0head_lut 6 COMB LCCOMB_X45_Y19_N10 1 " "Info: 6: + IC(0.267 ns) + CELL(0.438 ns) = 12.389 ns; Loc. = LCCOMB_X45_Y19_N10; Fanout = 1; COMB Node = 'data_out\[3\]~reg0head_lut'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.705 ns" { ram~180 data_out[3]~reg0head_lut } "NODE_NAME" } } { "part4.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part4/part4.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.554 ns) + CELL(2.642 ns) 17.585 ns data_out\[3\] 7 PIN PIN_P17 0 " "Info: 7: + IC(2.554 ns) + CELL(2.642 ns) = 17.585 ns; Loc. = PIN_P17; Fanout = 0; PIN Node = 'data_out\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.196 ns" { data_out[3]~reg0head_lut data_out[3] } "NODE_NAME" } } { "part4.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part4/part4.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.311 ns ( 30.20 % ) " "Info: Total cell delay = 5.311 ns ( 30.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.274 ns ( 69.80 % ) " "Info: Total interconnect delay = 12.274 ns ( 69.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.585 ns" { addr[3] ram~175 ram~176 ram~177 ram~180 data_out[3]~reg0head_lut data_out[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "17.585 ns" { addr[3] {} addr[3]~combout {} ram~175 {} ram~176 {} ram~177 {} ram~180 {} data_out[3]~reg0head_lut {} data_out[3] {} } { 0.000ns 0.000ns 6.407ns 1.254ns 1.547ns 0.245ns 0.267ns 2.554ns } { 0.000ns 0.850ns 0.393ns 0.150ns 0.419ns 0.419ns 0.438ns 2.642ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ram~93 RW clk -0.862 ns register " "Info: th for register \"ram~93\" (data pin = \"RW\", clock pin = \"clk\") is -0.862 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.693 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.693 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "part4.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part4/part4.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 136 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 136; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "part4.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part4/part4.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.537 ns) 2.693 ns ram~93 3 REG LCFF_X32_Y16_N21 1 " "Info: 3: + IC(1.039 ns) + CELL(0.537 ns) = 2.693 ns; Loc. = LCFF_X32_Y16_N21; Fanout = 1; REG Node = 'ram~93'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.576 ns" { clk~clkctrl ram~93 } "NODE_NAME" } } { "part4.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part4/part4.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.04 % ) " "Info: Total cell delay = 1.536 ns ( 57.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.157 ns ( 42.96 % ) " "Info: Total interconnect delay = 1.157 ns ( 42.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.693 ns" { clk clk~clkctrl ram~93 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.693 ns" { clk {} clk~combout {} clk~clkctrl {} ram~93 {} } { 0.000ns 0.000ns 0.118ns 1.039ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "part4.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part4/part4.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.821 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.821 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns RW 1 CLK PIN_P1 25 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 25; CLK Node = 'RW'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RW } "NODE_NAME" } } { "part4.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part4/part4.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.515 ns) + CELL(0.408 ns) 2.922 ns ram~222 2 COMB LCCOMB_X32_Y16_N28 8 " "Info: 2: + IC(1.515 ns) + CELL(0.408 ns) = 2.922 ns; Loc. = LCCOMB_X32_Y16_N28; Fanout = 8; COMB Node = 'ram~222'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.923 ns" { RW ram~222 } "NODE_NAME" } } { "part4.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part4/part4.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.660 ns) 3.821 ns ram~93 3 REG LCFF_X32_Y16_N21 1 " "Info: 3: + IC(0.239 ns) + CELL(0.660 ns) = 3.821 ns; Loc. = LCFF_X32_Y16_N21; Fanout = 1; REG Node = 'ram~93'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.899 ns" { ram~222 ram~93 } "NODE_NAME" } } { "part4.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab3/part4/part4.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.067 ns ( 54.10 % ) " "Info: Total cell delay = 2.067 ns ( 54.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.754 ns ( 45.90 % ) " "Info: Total interconnect delay = 1.754 ns ( 45.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.821 ns" { RW ram~222 ram~93 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.821 ns" { RW {} RW~combout {} ram~222 {} ram~93 {} } { 0.000ns 0.000ns 1.515ns 0.239ns } { 0.000ns 0.999ns 0.408ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.693 ns" { clk clk~clkctrl ram~93 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.693 ns" { clk {} clk~combout {} clk~clkctrl {} ram~93 {} } { 0.000ns 0.000ns 0.118ns 1.039ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.821 ns" { RW ram~222 ram~93 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.821 ns" { RW {} RW~combout {} ram~222 {} ram~93 {} } { 0.000ns 0.000ns 1.515ns 0.239ns } { 0.000ns 0.999ns 0.408ns 0.660ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 10 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "181 " "Info: Peak virtual memory: 181 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 28 17:04:26 2020 " "Info: Processing ended: Tue Jan 28 17:04:26 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
