# MIPS-processor
 A pipelined and Multiâ€‘Cycle implementation of the MIPS processor using verilog.

# Developers
- [Fatemeh Ghaffarpour]([https://pages.github.com/](https://github.com/GHFATEMEH))
- [Zahra Yazdani]([https://pages.github.com/](https://github.com/zahrayazdani))
