{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1742061776496 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742061776496 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 15 13:02:56 2025 " "Processing started: Sat Mar 15 13:02:56 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742061776496 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742061776496 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab3_VO_Thomas -c Lab3_VO_Thomas " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3_VO_Thomas -c Lab3_VO_Thomas" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742061776496 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1742061776743 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1742061776743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer_1ms.v 1 1 " "Found 1 design units, including 1 entities, in source file timer_1ms.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer_1ms " "Found entity 1: timer_1ms" {  } { { "timer_1ms.v" "" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/timer_1ms.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742061781261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742061781261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegdecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file sevensegdecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenSegDecoder " "Found entity 1: sevenSegDecoder" {  } { { "sevenSegDecoder.v" "" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/sevenSegDecoder.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742061781262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742061781262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "score.v 1 1 " "Found 1 design units, including 1 entities, in source file score.v" { { "Info" "ISGN_ENTITY_NAME" "1 score " "Found entity 1: score" {  } { { "score.v" "" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/score.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742061781262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742061781262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rng.v 1 1 " "Found 1 design units, including 1 entities, in source file rng.v" { { "Info" "ISGN_ENTITY_NAME" "1 rng " "Found entity 1: rng" {  } { { "rng.v" "" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/rng.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742061781263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742061781263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onesectimer.v 1 1 " "Found 1 design units, including 1 entities, in source file onesectimer.v" { { "Info" "ISGN_ENTITY_NAME" "1 oneSecTimer " "Found entity 1: oneSecTimer" {  } { { "oneSecTimer.v" "" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/oneSecTimer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742061781264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742061781264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3to2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux3to2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3to2 " "Found entity 1: mux3to2" {  } { { "mux3to2.v" "" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/mux3to2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742061781265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742061781265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "loadregister.v 1 1 " "Found 1 design units, including 1 entities, in source file loadregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 LoadRegister " "Found entity 1: LoadRegister" {  } { { "LoadRegister.v" "" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/LoadRegister.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742061781265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742061781265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_vo_thomas.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3_vo_thomas.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab3_VO_Thomas " "Found entity 1: Lab3_VO_Thomas" {  } { { "Lab3_VO_Thomas.v" "" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/Lab3_VO_Thomas.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742061781266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742061781266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "is15.v 1 1 " "Found 1 design units, including 1 entities, in source file is15.v" { { "Info" "ISGN_ENTITY_NAME" "1 Is15 " "Found entity 1: Is15" {  } { { "Is15.v" "" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/Is15.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742061781267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742061781267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dt.v 1 1 " "Found 1 design units, including 1 entities, in source file dt.v" { { "Info" "ISGN_ENTITY_NAME" "1 dt " "Found entity 1: dt" {  } { { "dt.v" "" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/dt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742061781268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742061781268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digittimer.v 1 1 " "Found 1 design units, including 1 entities, in source file digittimer.v" { { "Info" "ISGN_ENTITY_NAME" "1 digitTimer " "Found entity 1: digitTimer" {  } { { "digitTimer.v" "" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/digitTimer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742061781268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742061781268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_to_100.v 1 1 " "Found 1 design units, including 1 entities, in source file count_to_100.v" { { "Info" "ISGN_ENTITY_NAME" "1 count_to_100 " "Found entity 1: count_to_100" {  } { { "count_to_100.v" "" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/count_to_100.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742061781269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742061781269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_to_10.v 1 1 " "Found 1 design units, including 1 entities, in source file count_to_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 count_to_10 " "Found entity 1: count_to_10" {  } { { "count_to_10.v" "" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/count_to_10.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742061781270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742061781270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742061781271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742061781271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buttonshaper.v 1 1 " "Found 1 design units, including 1 entities, in source file buttonshaper.v" { { "Info" "ISGN_ENTITY_NAME" "1 buttonShaper " "Found entity 1: buttonShaper" {  } { { "buttonShaper.v" "" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/buttonShaper.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742061781271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742061781271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.v" "" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/Adder.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742061781272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742061781272 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "gameover gameOver Access.v(14) " "Verilog HDL Declaration information at Access.v(14): object \"gameover\" differs only in case from object \"gameOver\" in the same scope" {  } { { "Access.v" "" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/Access.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742061781281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "access.v 1 1 " "Found 1 design units, including 1 entities, in source file access.v" { { "Info" "ISGN_ENTITY_NAME" "1 Access " "Found entity 1: Access" {  } { { "Access.v" "" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/Access.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742061781281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742061781281 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab3_VO_Thomas " "Elaborating entity \"Lab3_VO_Thomas\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1742061781309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buttonShaper buttonShaper:passwordBS " "Elaborating entity \"buttonShaper\" for hierarchy \"buttonShaper:passwordBS\"" {  } { { "Lab3_VO_Thomas.v" "passwordBS" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/Lab3_VO_Thomas.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742061781323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LoadRegister LoadRegister:p1LR " "Elaborating entity \"LoadRegister\" for hierarchy \"LoadRegister:p1LR\"" {  } { { "Lab3_VO_Thomas.v" "p1LR" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/Lab3_VO_Thomas.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742061781328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rng rng:myrng " "Elaborating entity \"rng\" for hierarchy \"rng:myrng\"" {  } { { "Lab3_VO_Thomas.v" "myrng" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/Lab3_VO_Thomas.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742061781331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter rng:myrng\|counter:myRNG " "Elaborating entity \"counter\" for hierarchy \"rng:myrng\|counter:myRNG\"" {  } { { "rng.v" "myRNG" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/rng.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742061781334 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter.v(14) " "Verilog HDL assignment warning at counter.v(14): truncated value with size 32 to match size of target (4)" {  } { { "counter.v" "" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/counter.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742061781334 "|Lab3_VO_Thomas|rng:myrng|counter:myRNG"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digitTimer digitTimer:twoDigitTimer " "Elaborating entity \"digitTimer\" for hierarchy \"digitTimer:twoDigitTimer\"" {  } { { "Lab3_VO_Thomas.v" "twoDigitTimer" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/Lab3_VO_Thomas.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742061781336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneSecTimer digitTimer:twoDigitTimer\|oneSecTimer:my1s " "Elaborating entity \"oneSecTimer\" for hierarchy \"digitTimer:twoDigitTimer\|oneSecTimer:my1s\"" {  } { { "digitTimer.v" "my1s" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/digitTimer.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742061781339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer_1ms digitTimer:twoDigitTimer\|oneSecTimer:my1s\|timer_1ms:timer_1ms_inst " "Elaborating entity \"timer_1ms\" for hierarchy \"digitTimer:twoDigitTimer\|oneSecTimer:my1s\|timer_1ms:timer_1ms_inst\"" {  } { { "oneSecTimer.v" "timer_1ms_inst" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/oneSecTimer.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742061781342 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 timer_1ms.v(21) " "Verilog HDL assignment warning at timer_1ms.v(21): truncated value with size 32 to match size of target (16)" {  } { { "timer_1ms.v" "" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/timer_1ms.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742061781342 "|Lab3_VO_Thomas|digitTimer:twoDigitTimer|oneSecTimer:my1s|timer_1ms:timer_1ms_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_to_100 digitTimer:twoDigitTimer\|oneSecTimer:my1s\|count_to_100:count_100ms_inst " "Elaborating entity \"count_to_100\" for hierarchy \"digitTimer:twoDigitTimer\|oneSecTimer:my1s\|count_to_100:count_100ms_inst\"" {  } { { "oneSecTimer.v" "count_100ms_inst" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/oneSecTimer.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742061781346 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 count_to_100.v(22) " "Verilog HDL assignment warning at count_to_100.v(22): truncated value with size 32 to match size of target (7)" {  } { { "count_to_100.v" "" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/count_to_100.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742061781346 "|Lab3_VO_Thomas|digitTimer:twoDigitTimer|oneSecTimer:my1s|count_to_100:count_100ms_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_to_10 digitTimer:twoDigitTimer\|oneSecTimer:my1s\|count_to_10:count_1s_inst " "Elaborating entity \"count_to_10\" for hierarchy \"digitTimer:twoDigitTimer\|oneSecTimer:my1s\|count_to_10:count_1s_inst\"" {  } { { "oneSecTimer.v" "count_1s_inst" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/oneSecTimer.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742061781349 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 count_to_10.v(21) " "Verilog HDL assignment warning at count_to_10.v(21): truncated value with size 32 to match size of target (4)" {  } { { "count_to_10.v" "" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/count_to_10.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742061781350 "|Lab3_VO_Thomas|digitTimer:twoDigitTimer|oneSecTimer:my1s|count_to_10:count_1s_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dt digitTimer:twoDigitTimer\|dt:OnesPlace " "Elaborating entity \"dt\" for hierarchy \"digitTimer:twoDigitTimer\|dt:OnesPlace\"" {  } { { "digitTimer.v" "OnesPlace" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/digitTimer.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742061781353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder Adder:myAdder " "Elaborating entity \"Adder\" for hierarchy \"Adder:myAdder\"" {  } { { "Lab3_VO_Thomas.v" "myAdder" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/Lab3_VO_Thomas.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742061781356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Is15 Is15:verify " "Elaborating entity \"Is15\" for hierarchy \"Is15:verify\"" {  } { { "Lab3_VO_Thomas.v" "verify" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/Lab3_VO_Thomas.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742061781359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score score:myScore " "Elaborating entity \"score\" for hierarchy \"score:myScore\"" {  } { { "Lab3_VO_Thomas.v" "myScore" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/Lab3_VO_Thomas.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742061781362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3to2 mux3to2:myMUX " "Elaborating entity \"mux3to2\" for hierarchy \"mux3to2:myMUX\"" {  } { { "Lab3_VO_Thomas.v" "myMUX" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/Lab3_VO_Thomas.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742061781365 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tens_out mux3to2.v(9) " "Verilog HDL Always Construct warning at mux3to2.v(9): inferring latch(es) for variable \"tens_out\", which holds its previous value in one or more paths through the always construct" {  } { { "mux3to2.v" "" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/mux3to2.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1742061781365 "|Lab3_VO_Thomas|mux3to2:myMUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tens_out\[0\] mux3to2.v(14) " "Inferred latch for \"tens_out\[0\]\" at mux3to2.v(14)" {  } { { "mux3to2.v" "" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/mux3to2.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742061781365 "|Lab3_VO_Thomas|mux3to2:myMUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tens_out\[1\] mux3to2.v(14) " "Inferred latch for \"tens_out\[1\]\" at mux3to2.v(14)" {  } { { "mux3to2.v" "" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/mux3to2.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742061781365 "|Lab3_VO_Thomas|mux3to2:myMUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tens_out\[2\] mux3to2.v(14) " "Inferred latch for \"tens_out\[2\]\" at mux3to2.v(14)" {  } { { "mux3to2.v" "" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/mux3to2.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742061781366 "|Lab3_VO_Thomas|mux3to2:myMUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tens_out\[3\] mux3to2.v(14) " "Inferred latch for \"tens_out\[3\]\" at mux3to2.v(14)" {  } { { "mux3to2.v" "" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/mux3to2.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742061781366 "|Lab3_VO_Thomas|mux3to2:myMUX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenSegDecoder sevenSegDecoder:Dp1 " "Elaborating entity \"sevenSegDecoder\" for hierarchy \"sevenSegDecoder:Dp1\"" {  } { { "Lab3_VO_Thomas.v" "Dp1" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/Lab3_VO_Thomas.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742061781368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Access Access:myAC " "Elaborating entity \"Access\" for hierarchy \"Access:myAC\"" {  } { { "Lab3_VO_Thomas.v" "myAC" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/Lab3_VO_Thomas.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742061781373 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1742061781706 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1742061781787 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1742061781919 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Advanced Digital Design/Lab3_VO_Thomas/src/output_files/Lab3_VO_Thomas.map.smsg " "Generated suppressed messages file F:/Advanced Digital Design/Lab3_VO_Thomas/src/output_files/Lab3_VO_Thomas.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742061781948 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1742061782070 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742061782070 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "185 " "Implemented 185 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1742061782142 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1742061782142 ""} { "Info" "ICUT_CUT_TM_LCELLS" "144 " "Implemented 144 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1742061782142 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1742061782142 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4871 " "Peak virtual memory: 4871 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742061782156 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 15 13:03:02 2025 " "Processing ended: Sat Mar 15 13:03:02 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742061782156 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742061782156 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742061782156 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1742061782156 ""}
