

================================================================
== Vitis HLS Report for 'dense_relu_2'
================================================================
* Date:           Sat Dec 23 20:35:28 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        cnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  12.036 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   205889|   205889|  2.478 ms|  2.478 ms|  205889|  205889|     none|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_156_1   |   205888|   205888|      3217|          -|          -|    64|        no|
        | + VITIS_LOOP_158_2  |     3205|     3205|        10|          4|          1|   800|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 1
  Pipeline-0 : II = 4, D = 10, States = { 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 14 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 4 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 23 [1/1] (0.48ns)   --->   "%br_ln156 = br void" [../src/hls/cnn.cpp:156]   --->   Operation 23 'br' 'br_ln156' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%i = phi i7 %add_ln156, void %_Z4reluRf.exit, i7 0, void %.lr.ph6" [../src/hls/cnn.cpp:156]   --->   Operation 24 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.89ns)   --->   "%add_ln156 = add i7 %i, i7 1" [../src/hls/cnn.cpp:156]   --->   Operation 25 'add' 'add_ln156' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.86ns)   --->   "%icmp_ln156 = icmp_eq  i7 %i, i7 64" [../src/hls/cnn.cpp:156]   --->   Operation 26 'icmp' 'icmp_ln156' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 27 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln156 = br i1 %icmp_ln156, void %.split2, void %._crit_edge7.loopexit" [../src/hls/cnn.cpp:156]   --->   Operation 28 'br' 'br_ln156' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln156 = zext i7 %i" [../src/hls/cnn.cpp:156]   --->   Operation 29 'zext' 'zext_ln156' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%output_addr = getelementptr i32 %output_r, i64 0, i64 %zext_ln156" [../src/hls/cnn.cpp:156]   --->   Operation 30 'getelementptr' 'output_addr' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_2 : Operation 31 [2/2] (1.35ns)   --->   "%output_load = load i6 %output_addr" [../src/hls/cnn.cpp:160]   --->   Operation 31 'load' 'output_load' <Predicate = (!icmp_ln156)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%ret_ln167 = ret" [../src/hls/cnn.cpp:167]   --->   Operation 32 'ret' 'ret_ln167' <Predicate = (icmp_ln156)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.35>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln156_1 = zext i7 %i" [../src/hls/cnn.cpp:156]   --->   Operation 33 'zext' 'zext_ln156_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln156 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [../src/hls/cnn.cpp:156]   --->   Operation 34 'specloopname' 'specloopname_ln156' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/2] (1.35ns)   --->   "%output_load = load i6 %output_addr" [../src/hls/cnn.cpp:160]   --->   Operation 35 'load' 'output_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 36 [1/1] (0.48ns)   --->   "%br_ln158 = br void" [../src/hls/cnn.cpp:158]   --->   Operation 36 'br' 'br_ln158' <Predicate = true> <Delay = 0.48>

State 4 <SV = 3> <Delay = 6.01>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%ii = phi i10 %add_ln158, void %.split, i10 0, void %.split2" [../src/hls/cnn.cpp:158]   --->   Operation 37 'phi' 'ii' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%add108 = phi i32 %add, void %.split, i32 %output_load, void %.split2" [../src/hls/cnn.cpp:160]   --->   Operation 38 'phi' 'add108' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%phi_mul = phi i21 %add_ln160_1, void %.split, i21 0, void %.split2" [../src/hls/cnn.cpp:160]   --->   Operation 39 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%phi_urem = phi i10 %select_ln158, void %.split, i10 0, void %.split2" [../src/hls/cnn.cpp:158]   --->   Operation 40 'phi' 'phi_urem' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.93ns)   --->   "%add_ln158 = add i10 %ii, i10 1" [../src/hls/cnn.cpp:158]   --->   Operation 41 'add' 'add_ln158' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 42 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.85ns)   --->   "%icmp_ln158 = icmp_eq  i10 %ii, i10 800" [../src/hls/cnn.cpp:158]   --->   Operation 43 'icmp' 'icmp_ln158' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%empty_65 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 800, i64 800, i64 800"   --->   Operation 44 'speclooptripcount' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln158 = br i1 %icmp_ln158, void %.split, void %._crit_edge.loopexit" [../src/hls/cnn.cpp:158]   --->   Operation 45 'br' 'br_ln158' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.93ns)   --->   "%add_ln158_1 = add i10 %phi_urem, i10 1" [../src/hls/cnn.cpp:158]   --->   Operation 46 'add' 'add_ln158_1' <Predicate = (!icmp_ln158)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i6 @_ssdm_op_PartSelect.i6.i21.i32.i32, i21 %phi_mul, i32 15, i32 20" [../src/hls/cnn.cpp:160]   --->   Operation 47 'partselect' 'tmp_22' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln160_1 = zext i10 %phi_urem" [../src/hls/cnn.cpp:160]   --->   Operation 48 'zext' 'zext_ln160_1' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%input_0_addr = getelementptr i32 %input_0, i64 0, i64 %zext_ln160_1" [../src/hls/cnn.cpp:160]   --->   Operation 49 'getelementptr' 'input_0_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_4 : Operation 50 [2/2] (0.79ns)   --->   "%input_0_load = load i5 %input_0_addr" [../src/hls/cnn.cpp:160]   --->   Operation 50 'load' 'input_0_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%input_1_addr = getelementptr i32 %input_1, i64 0, i64 %zext_ln160_1" [../src/hls/cnn.cpp:160]   --->   Operation 51 'getelementptr' 'input_1_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_4 : Operation 52 [2/2] (0.79ns)   --->   "%input_1_load = load i5 %input_1_addr" [../src/hls/cnn.cpp:160]   --->   Operation 52 'load' 'input_1_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%input_2_addr = getelementptr i32 %input_2, i64 0, i64 %zext_ln160_1" [../src/hls/cnn.cpp:160]   --->   Operation 53 'getelementptr' 'input_2_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_4 : Operation 54 [2/2] (0.79ns)   --->   "%input_2_load = load i5 %input_2_addr" [../src/hls/cnn.cpp:160]   --->   Operation 54 'load' 'input_2_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%input_3_addr = getelementptr i32 %input_3, i64 0, i64 %zext_ln160_1" [../src/hls/cnn.cpp:160]   --->   Operation 55 'getelementptr' 'input_3_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_4 : Operation 56 [2/2] (0.79ns)   --->   "%input_3_load = load i5 %input_3_addr" [../src/hls/cnn.cpp:160]   --->   Operation 56 'load' 'input_3_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%input_4_addr = getelementptr i32 %input_4, i64 0, i64 %zext_ln160_1" [../src/hls/cnn.cpp:160]   --->   Operation 57 'getelementptr' 'input_4_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_4 : Operation 58 [2/2] (0.79ns)   --->   "%input_4_load = load i5 %input_4_addr" [../src/hls/cnn.cpp:160]   --->   Operation 58 'load' 'input_4_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%input_5_addr = getelementptr i32 %input_5, i64 0, i64 %zext_ln160_1" [../src/hls/cnn.cpp:160]   --->   Operation 59 'getelementptr' 'input_5_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_4 : Operation 60 [2/2] (0.79ns)   --->   "%input_5_load = load i5 %input_5_addr" [../src/hls/cnn.cpp:160]   --->   Operation 60 'load' 'input_5_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%input_6_addr = getelementptr i32 %input_6, i64 0, i64 %zext_ln160_1" [../src/hls/cnn.cpp:160]   --->   Operation 61 'getelementptr' 'input_6_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_4 : Operation 62 [2/2] (0.79ns)   --->   "%input_6_load = load i5 %input_6_addr" [../src/hls/cnn.cpp:160]   --->   Operation 62 'load' 'input_6_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%input_7_addr = getelementptr i32 %input_7, i64 0, i64 %zext_ln160_1" [../src/hls/cnn.cpp:160]   --->   Operation 63 'getelementptr' 'input_7_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_4 : Operation 64 [2/2] (0.79ns)   --->   "%input_7_load = load i5 %input_7_addr" [../src/hls/cnn.cpp:160]   --->   Operation 64 'load' 'input_7_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%input_8_addr = getelementptr i32 %input_8, i64 0, i64 %zext_ln160_1" [../src/hls/cnn.cpp:160]   --->   Operation 65 'getelementptr' 'input_8_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_4 : Operation 66 [2/2] (0.79ns)   --->   "%input_8_load = load i5 %input_8_addr" [../src/hls/cnn.cpp:160]   --->   Operation 66 'load' 'input_8_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%input_9_addr = getelementptr i32 %input_9, i64 0, i64 %zext_ln160_1" [../src/hls/cnn.cpp:160]   --->   Operation 67 'getelementptr' 'input_9_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_4 : Operation 68 [2/2] (0.79ns)   --->   "%input_9_load = load i5 %input_9_addr" [../src/hls/cnn.cpp:160]   --->   Operation 68 'load' 'input_9_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%input_10_addr = getelementptr i32 %input_10, i64 0, i64 %zext_ln160_1" [../src/hls/cnn.cpp:160]   --->   Operation 69 'getelementptr' 'input_10_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_4 : Operation 70 [2/2] (0.79ns)   --->   "%input_10_load = load i5 %input_10_addr" [../src/hls/cnn.cpp:160]   --->   Operation 70 'load' 'input_10_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%input_11_addr = getelementptr i32 %input_11, i64 0, i64 %zext_ln160_1" [../src/hls/cnn.cpp:160]   --->   Operation 71 'getelementptr' 'input_11_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_4 : Operation 72 [2/2] (0.79ns)   --->   "%input_11_load = load i5 %input_11_addr" [../src/hls/cnn.cpp:160]   --->   Operation 72 'load' 'input_11_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%input_12_addr = getelementptr i32 %input_12, i64 0, i64 %zext_ln160_1" [../src/hls/cnn.cpp:160]   --->   Operation 73 'getelementptr' 'input_12_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_4 : Operation 74 [2/2] (0.79ns)   --->   "%input_12_load = load i5 %input_12_addr" [../src/hls/cnn.cpp:160]   --->   Operation 74 'load' 'input_12_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%input_13_addr = getelementptr i32 %input_13, i64 0, i64 %zext_ln160_1" [../src/hls/cnn.cpp:160]   --->   Operation 75 'getelementptr' 'input_13_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_4 : Operation 76 [2/2] (0.79ns)   --->   "%input_13_load = load i5 %input_13_addr" [../src/hls/cnn.cpp:160]   --->   Operation 76 'load' 'input_13_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%input_14_addr = getelementptr i32 %input_14, i64 0, i64 %zext_ln160_1" [../src/hls/cnn.cpp:160]   --->   Operation 77 'getelementptr' 'input_14_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_4 : Operation 78 [2/2] (0.79ns)   --->   "%input_14_load = load i5 %input_14_addr" [../src/hls/cnn.cpp:160]   --->   Operation 78 'load' 'input_14_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%input_15_addr = getelementptr i32 %input_15, i64 0, i64 %zext_ln160_1" [../src/hls/cnn.cpp:160]   --->   Operation 79 'getelementptr' 'input_15_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_4 : Operation 80 [2/2] (0.79ns)   --->   "%input_15_load = load i5 %input_15_addr" [../src/hls/cnn.cpp:160]   --->   Operation 80 'load' 'input_15_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%input_16_addr = getelementptr i32 %input_16, i64 0, i64 %zext_ln160_1" [../src/hls/cnn.cpp:160]   --->   Operation 81 'getelementptr' 'input_16_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_4 : Operation 82 [2/2] (0.79ns)   --->   "%input_16_load = load i5 %input_16_addr" [../src/hls/cnn.cpp:160]   --->   Operation 82 'load' 'input_16_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%input_17_addr = getelementptr i32 %input_17, i64 0, i64 %zext_ln160_1" [../src/hls/cnn.cpp:160]   --->   Operation 83 'getelementptr' 'input_17_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_4 : Operation 84 [2/2] (0.79ns)   --->   "%input_17_load = load i5 %input_17_addr" [../src/hls/cnn.cpp:160]   --->   Operation 84 'load' 'input_17_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%input_18_addr = getelementptr i32 %input_18, i64 0, i64 %zext_ln160_1" [../src/hls/cnn.cpp:160]   --->   Operation 85 'getelementptr' 'input_18_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_4 : Operation 86 [2/2] (0.79ns)   --->   "%input_18_load = load i5 %input_18_addr" [../src/hls/cnn.cpp:160]   --->   Operation 86 'load' 'input_18_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%input_19_addr = getelementptr i32 %input_19, i64 0, i64 %zext_ln160_1" [../src/hls/cnn.cpp:160]   --->   Operation 87 'getelementptr' 'input_19_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_4 : Operation 88 [2/2] (0.79ns)   --->   "%input_19_load = load i5 %input_19_addr" [../src/hls/cnn.cpp:160]   --->   Operation 88 'load' 'input_19_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%input_20_addr = getelementptr i32 %input_20, i64 0, i64 %zext_ln160_1" [../src/hls/cnn.cpp:160]   --->   Operation 89 'getelementptr' 'input_20_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_4 : Operation 90 [2/2] (0.79ns)   --->   "%input_20_load = load i5 %input_20_addr" [../src/hls/cnn.cpp:160]   --->   Operation 90 'load' 'input_20_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%input_21_addr = getelementptr i32 %input_21, i64 0, i64 %zext_ln160_1" [../src/hls/cnn.cpp:160]   --->   Operation 91 'getelementptr' 'input_21_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_4 : Operation 92 [2/2] (0.79ns)   --->   "%input_21_load = load i5 %input_21_addr" [../src/hls/cnn.cpp:160]   --->   Operation 92 'load' 'input_21_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%input_22_addr = getelementptr i32 %input_22, i64 0, i64 %zext_ln160_1" [../src/hls/cnn.cpp:160]   --->   Operation 93 'getelementptr' 'input_22_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_4 : Operation 94 [2/2] (0.79ns)   --->   "%input_22_load = load i5 %input_22_addr" [../src/hls/cnn.cpp:160]   --->   Operation 94 'load' 'input_22_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%input_23_addr = getelementptr i32 %input_23, i64 0, i64 %zext_ln160_1" [../src/hls/cnn.cpp:160]   --->   Operation 95 'getelementptr' 'input_23_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_4 : Operation 96 [2/2] (0.79ns)   --->   "%input_23_load = load i5 %input_23_addr" [../src/hls/cnn.cpp:160]   --->   Operation 96 'load' 'input_23_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%input_24_addr = getelementptr i32 %input_24, i64 0, i64 %zext_ln160_1" [../src/hls/cnn.cpp:160]   --->   Operation 97 'getelementptr' 'input_24_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_4 : Operation 98 [2/2] (0.79ns)   --->   "%input_24_load = load i5 %input_24_addr" [../src/hls/cnn.cpp:160]   --->   Operation 98 'load' 'input_24_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%input_25_addr = getelementptr i32 %input_25, i64 0, i64 %zext_ln160_1" [../src/hls/cnn.cpp:160]   --->   Operation 99 'getelementptr' 'input_25_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_4 : Operation 100 [2/2] (0.79ns)   --->   "%input_25_load = load i5 %input_25_addr" [../src/hls/cnn.cpp:160]   --->   Operation 100 'load' 'input_25_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%input_26_addr = getelementptr i32 %input_26, i64 0, i64 %zext_ln160_1" [../src/hls/cnn.cpp:160]   --->   Operation 101 'getelementptr' 'input_26_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_4 : Operation 102 [2/2] (0.79ns)   --->   "%input_26_load = load i5 %input_26_addr" [../src/hls/cnn.cpp:160]   --->   Operation 102 'load' 'input_26_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%input_27_addr = getelementptr i32 %input_27, i64 0, i64 %zext_ln160_1" [../src/hls/cnn.cpp:160]   --->   Operation 103 'getelementptr' 'input_27_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_4 : Operation 104 [2/2] (0.79ns)   --->   "%input_27_load = load i5 %input_27_addr" [../src/hls/cnn.cpp:160]   --->   Operation 104 'load' 'input_27_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%input_28_addr = getelementptr i32 %input_28, i64 0, i64 %zext_ln160_1" [../src/hls/cnn.cpp:160]   --->   Operation 105 'getelementptr' 'input_28_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_4 : Operation 106 [2/2] (0.79ns)   --->   "%input_28_load = load i5 %input_28_addr" [../src/hls/cnn.cpp:160]   --->   Operation 106 'load' 'input_28_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%input_29_addr = getelementptr i32 %input_29, i64 0, i64 %zext_ln160_1" [../src/hls/cnn.cpp:160]   --->   Operation 107 'getelementptr' 'input_29_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_4 : Operation 108 [2/2] (0.79ns)   --->   "%input_29_load = load i5 %input_29_addr" [../src/hls/cnn.cpp:160]   --->   Operation 108 'load' 'input_29_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%input_30_addr = getelementptr i32 %input_30, i64 0, i64 %zext_ln160_1" [../src/hls/cnn.cpp:160]   --->   Operation 109 'getelementptr' 'input_30_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_4 : Operation 110 [2/2] (0.79ns)   --->   "%input_30_load = load i5 %input_30_addr" [../src/hls/cnn.cpp:160]   --->   Operation 110 'load' 'input_30_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%input_31_addr = getelementptr i32 %input_31, i64 0, i64 %zext_ln160_1" [../src/hls/cnn.cpp:160]   --->   Operation 111 'getelementptr' 'input_31_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_4 : Operation 112 [2/2] (0.79ns)   --->   "%input_31_load = load i5 %input_31_addr" [../src/hls/cnn.cpp:160]   --->   Operation 112 'load' 'input_31_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %ii, i6 0" [../src/hls/cnn.cpp:160]   --->   Operation 113 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (1.01ns)   --->   "%add_ln160 = add i16 %shl_ln, i16 %zext_ln156_1" [../src/hls/cnn.cpp:160]   --->   Operation 114 'add' 'add_ln160' <Predicate = (!icmp_ln158)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln160_2 = zext i16 %add_ln160" [../src/hls/cnn.cpp:160]   --->   Operation 115 'zext' 'zext_ln160_2' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%layer_9_weights_addr = getelementptr i32 %layer_9_weights, i64 0, i64 %zext_ln160_2" [../src/hls/cnn.cpp:160]   --->   Operation 116 'getelementptr' 'layer_9_weights_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_4 : Operation 117 [2/2] (1.35ns)   --->   "%layer_9_weights_load = load i16 %layer_9_weights_addr" [../src/hls/cnn.cpp:160]   --->   Operation 117 'load' 'layer_9_weights_load' <Predicate = (!icmp_ln158)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 51200> <ROM>

State 5 <SV = 4> <Delay = 6.39>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln160 = zext i6 %tmp_22" [../src/hls/cnn.cpp:160]   --->   Operation 118 'zext' 'zext_ln160' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_5 : Operation 119 [1/2] (0.79ns)   --->   "%input_0_load = load i5 %input_0_addr" [../src/hls/cnn.cpp:160]   --->   Operation 119 'load' 'input_0_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 120 [1/2] (0.79ns)   --->   "%input_1_load = load i5 %input_1_addr" [../src/hls/cnn.cpp:160]   --->   Operation 120 'load' 'input_1_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 121 [1/2] (0.79ns)   --->   "%input_2_load = load i5 %input_2_addr" [../src/hls/cnn.cpp:160]   --->   Operation 121 'load' 'input_2_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 122 [1/2] (0.79ns)   --->   "%input_3_load = load i5 %input_3_addr" [../src/hls/cnn.cpp:160]   --->   Operation 122 'load' 'input_3_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 123 [1/2] (0.79ns)   --->   "%input_4_load = load i5 %input_4_addr" [../src/hls/cnn.cpp:160]   --->   Operation 123 'load' 'input_4_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 124 [1/2] (0.79ns)   --->   "%input_5_load = load i5 %input_5_addr" [../src/hls/cnn.cpp:160]   --->   Operation 124 'load' 'input_5_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 125 [1/2] (0.79ns)   --->   "%input_6_load = load i5 %input_6_addr" [../src/hls/cnn.cpp:160]   --->   Operation 125 'load' 'input_6_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 126 [1/2] (0.79ns)   --->   "%input_7_load = load i5 %input_7_addr" [../src/hls/cnn.cpp:160]   --->   Operation 126 'load' 'input_7_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 127 [1/2] (0.79ns)   --->   "%input_8_load = load i5 %input_8_addr" [../src/hls/cnn.cpp:160]   --->   Operation 127 'load' 'input_8_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 128 [1/2] (0.79ns)   --->   "%input_9_load = load i5 %input_9_addr" [../src/hls/cnn.cpp:160]   --->   Operation 128 'load' 'input_9_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 129 [1/2] (0.79ns)   --->   "%input_10_load = load i5 %input_10_addr" [../src/hls/cnn.cpp:160]   --->   Operation 129 'load' 'input_10_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 130 [1/2] (0.79ns)   --->   "%input_11_load = load i5 %input_11_addr" [../src/hls/cnn.cpp:160]   --->   Operation 130 'load' 'input_11_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 131 [1/2] (0.79ns)   --->   "%input_12_load = load i5 %input_12_addr" [../src/hls/cnn.cpp:160]   --->   Operation 131 'load' 'input_12_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 132 [1/2] (0.79ns)   --->   "%input_13_load = load i5 %input_13_addr" [../src/hls/cnn.cpp:160]   --->   Operation 132 'load' 'input_13_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 133 [1/2] (0.79ns)   --->   "%input_14_load = load i5 %input_14_addr" [../src/hls/cnn.cpp:160]   --->   Operation 133 'load' 'input_14_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 134 [1/2] (0.79ns)   --->   "%input_15_load = load i5 %input_15_addr" [../src/hls/cnn.cpp:160]   --->   Operation 134 'load' 'input_15_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 135 [1/2] (0.79ns)   --->   "%input_16_load = load i5 %input_16_addr" [../src/hls/cnn.cpp:160]   --->   Operation 135 'load' 'input_16_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 136 [1/2] (0.79ns)   --->   "%input_17_load = load i5 %input_17_addr" [../src/hls/cnn.cpp:160]   --->   Operation 136 'load' 'input_17_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 137 [1/2] (0.79ns)   --->   "%input_18_load = load i5 %input_18_addr" [../src/hls/cnn.cpp:160]   --->   Operation 137 'load' 'input_18_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 138 [1/2] (0.79ns)   --->   "%input_19_load = load i5 %input_19_addr" [../src/hls/cnn.cpp:160]   --->   Operation 138 'load' 'input_19_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 139 [1/2] (0.79ns)   --->   "%input_20_load = load i5 %input_20_addr" [../src/hls/cnn.cpp:160]   --->   Operation 139 'load' 'input_20_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 140 [1/2] (0.79ns)   --->   "%input_21_load = load i5 %input_21_addr" [../src/hls/cnn.cpp:160]   --->   Operation 140 'load' 'input_21_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 141 [1/2] (0.79ns)   --->   "%input_22_load = load i5 %input_22_addr" [../src/hls/cnn.cpp:160]   --->   Operation 141 'load' 'input_22_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 142 [1/2] (0.79ns)   --->   "%input_23_load = load i5 %input_23_addr" [../src/hls/cnn.cpp:160]   --->   Operation 142 'load' 'input_23_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 143 [1/2] (0.79ns)   --->   "%input_24_load = load i5 %input_24_addr" [../src/hls/cnn.cpp:160]   --->   Operation 143 'load' 'input_24_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 144 [1/2] (0.79ns)   --->   "%input_25_load = load i5 %input_25_addr" [../src/hls/cnn.cpp:160]   --->   Operation 144 'load' 'input_25_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 145 [1/2] (0.79ns)   --->   "%input_26_load = load i5 %input_26_addr" [../src/hls/cnn.cpp:160]   --->   Operation 145 'load' 'input_26_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 146 [1/2] (0.79ns)   --->   "%input_27_load = load i5 %input_27_addr" [../src/hls/cnn.cpp:160]   --->   Operation 146 'load' 'input_27_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 147 [1/2] (0.79ns)   --->   "%input_28_load = load i5 %input_28_addr" [../src/hls/cnn.cpp:160]   --->   Operation 147 'load' 'input_28_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 148 [1/2] (0.79ns)   --->   "%input_29_load = load i5 %input_29_addr" [../src/hls/cnn.cpp:160]   --->   Operation 148 'load' 'input_29_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 149 [1/2] (0.79ns)   --->   "%input_30_load = load i5 %input_30_addr" [../src/hls/cnn.cpp:160]   --->   Operation 149 'load' 'input_30_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 150 [1/2] (0.79ns)   --->   "%input_31_load = load i5 %input_31_addr" [../src/hls/cnn.cpp:160]   --->   Operation 150 'load' 'input_31_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 151 [1/1] (0.93ns)   --->   "%tmp_38 = mux i32 @_ssdm_op_Mux.ap_auto.32float.i64, i32 %input_0_load, i32 %input_1_load, i32 %input_2_load, i32 %input_3_load, i32 %input_4_load, i32 %input_5_load, i32 %input_6_load, i32 %input_7_load, i32 %input_8_load, i32 %input_9_load, i32 %input_10_load, i32 %input_11_load, i32 %input_12_load, i32 %input_13_load, i32 %input_14_load, i32 %input_15_load, i32 %input_16_load, i32 %input_17_load, i32 %input_18_load, i32 %input_19_load, i32 %input_20_load, i32 %input_21_load, i32 %input_22_load, i32 %input_23_load, i32 %input_24_load, i32 %input_25_load, i32 %input_26_load, i32 %input_27_load, i32 %input_28_load, i32 %input_29_load, i32 %input_30_load, i32 %input_31_load, i64 %zext_ln160" [../src/hls/cnn.cpp:160]   --->   Operation 151 'mux' 'tmp_38' <Predicate = (!icmp_ln158)> <Delay = 0.93> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 152 [1/2] (1.35ns)   --->   "%layer_9_weights_load = load i16 %layer_9_weights_addr" [../src/hls/cnn.cpp:160]   --->   Operation 152 'load' 'layer_9_weights_load' <Predicate = (!icmp_ln158)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 51200> <ROM>
ST_5 : Operation 153 [4/4] (4.67ns)   --->   "%mul7 = fmul i32 %tmp_38, i32 %layer_9_weights_load" [../src/hls/cnn.cpp:160]   --->   Operation 153 'fmul' 'mul7' <Predicate = (!icmp_ln158)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.67>
ST_6 : Operation 154 [3/4] (4.67ns)   --->   "%mul7 = fmul i32 %tmp_38, i32 %layer_9_weights_load" [../src/hls/cnn.cpp:160]   --->   Operation 154 'fmul' 'mul7' <Predicate = (!icmp_ln158)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.67>
ST_7 : Operation 155 [1/1] (0.85ns)   --->   "%icmp_ln158_1 = icmp_ult  i10 %add_ln158_1, i10 25" [../src/hls/cnn.cpp:158]   --->   Operation 155 'icmp' 'icmp_ln158_1' <Predicate = (!icmp_ln158)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 156 [1/1] (0.47ns)   --->   "%select_ln158 = select i1 %icmp_ln158_1, i10 %add_ln158_1, i10 0" [../src/hls/cnn.cpp:158]   --->   Operation 156 'select' 'select_ln158' <Predicate = (!icmp_ln158)> <Delay = 0.47> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 157 [1/1] (1.07ns)   --->   "%add_ln160_1 = add i21 %phi_mul, i21 1311" [../src/hls/cnn.cpp:160]   --->   Operation 157 'add' 'add_ln160_1' <Predicate = (!icmp_ln158)> <Delay = 1.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 158 [2/4] (4.67ns)   --->   "%mul7 = fmul i32 %tmp_38, i32 %layer_9_weights_load" [../src/hls/cnn.cpp:160]   --->   Operation 158 'fmul' 'mul7' <Predicate = (!icmp_ln158)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.67>
ST_8 : Operation 159 [1/4] (4.67ns)   --->   "%mul7 = fmul i32 %tmp_38, i32 %layer_9_weights_load" [../src/hls/cnn.cpp:160]   --->   Operation 159 'fmul' 'mul7' <Predicate = (!icmp_ln158)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.01>
ST_9 : Operation 160 [5/5] (6.01ns)   --->   "%add = fadd i32 %add108, i32 %mul7" [../src/hls/cnn.cpp:160]   --->   Operation 160 'fadd' 'add' <Predicate = (!icmp_ln158)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 12.0>
ST_10 : Operation 161 [4/5] (6.01ns)   --->   "%add = fadd i32 %add108, i32 %mul7" [../src/hls/cnn.cpp:160]   --->   Operation 161 'fadd' 'add' <Predicate = (!icmp_ln158)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 12.0>
ST_11 : Operation 162 [3/5] (6.01ns)   --->   "%add = fadd i32 %add108, i32 %mul7" [../src/hls/cnn.cpp:160]   --->   Operation 162 'fadd' 'add' <Predicate = (!icmp_ln158)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 12.0>
ST_12 : Operation 163 [2/5] (6.01ns)   --->   "%add = fadd i32 %add108, i32 %mul7" [../src/hls/cnn.cpp:160]   --->   Operation 163 'fadd' 'add' <Predicate = (!icmp_ln158)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 12.0>
ST_13 : Operation 164 [1/1] (0.00ns)   --->   "%specloopname_ln158 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [../src/hls/cnn.cpp:158]   --->   Operation 164 'specloopname' 'specloopname_ln158' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_13 : Operation 165 [1/5] (6.01ns)   --->   "%add = fadd i32 %add108, i32 %mul7" [../src/hls/cnn.cpp:160]   --->   Operation 165 'fadd' 'add' <Predicate = (!icmp_ln158)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 166 'br' 'br_ln0' <Predicate = (!icmp_ln158)> <Delay = 0.00>

State 14 <SV = 4> <Delay = 1.35>
ST_14 : Operation 167 [1/1] (0.00ns)   --->   "%layer_9_bias_addr = getelementptr i32 %layer_9_bias, i64 0, i64 %zext_ln156" [../src/hls/cnn.cpp:163]   --->   Operation 167 'getelementptr' 'layer_9_bias_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 168 [2/2] (1.35ns)   --->   "%layer_9_bias_load = load i6 %layer_9_bias_addr" [../src/hls/cnn.cpp:163]   --->   Operation 168 'load' 'layer_9_bias_load' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 15 <SV = 5> <Delay = 1.35>
ST_15 : Operation 169 [1/2] (1.35ns)   --->   "%layer_9_bias_load = load i6 %layer_9_bias_addr" [../src/hls/cnn.cpp:163]   --->   Operation 169 'load' 'layer_9_bias_load' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 16 <SV = 6> <Delay = 6.01>
ST_16 : Operation 170 [5/5] (6.01ns)   --->   "%add1 = fadd i32 %add108, i32 %layer_9_bias_load" [../src/hls/cnn.cpp:163]   --->   Operation 170 'fadd' 'add1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 7> <Delay = 6.01>
ST_17 : Operation 171 [4/5] (6.01ns)   --->   "%add1 = fadd i32 %add108, i32 %layer_9_bias_load" [../src/hls/cnn.cpp:163]   --->   Operation 171 'fadd' 'add1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 8> <Delay = 6.01>
ST_18 : Operation 172 [3/5] (6.01ns)   --->   "%add1 = fadd i32 %add108, i32 %layer_9_bias_load" [../src/hls/cnn.cpp:163]   --->   Operation 172 'fadd' 'add1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 9> <Delay = 6.01>
ST_19 : Operation 173 [2/5] (6.01ns)   --->   "%add1 = fadd i32 %add108, i32 %layer_9_bias_load" [../src/hls/cnn.cpp:163]   --->   Operation 173 'fadd' 'add1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 10> <Delay = 6.01>
ST_20 : Operation 174 [1/5] (6.01ns)   --->   "%add1 = fadd i32 %add108, i32 %layer_9_bias_load" [../src/hls/cnn.cpp:163]   --->   Operation 174 'fadd' 'add1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 11> <Delay = 3.34>
ST_21 : Operation 175 [1/1] (1.35ns)   --->   "%store_ln163 = store i32 %add1, i6 %output_addr" [../src/hls/cnn.cpp:163]   --->   Operation 175 'store' 'store_ln163' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_21 : Operation 176 [1/1] (0.00ns)   --->   "%bitcast_ln49 = bitcast i32 %add1" [../src/hls/cnn.cpp:49]   --->   Operation 176 'bitcast' 'bitcast_ln49' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 177 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln49, i32 23, i32 30" [../src/hls/cnn.cpp:49]   --->   Operation 177 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 178 [1/1] (0.00ns)   --->   "%trunc_ln49 = trunc i32 %bitcast_ln49" [../src/hls/cnn.cpp:49]   --->   Operation 178 'trunc' 'trunc_ln49' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 179 [1/1] (0.85ns)   --->   "%icmp_ln49 = icmp_ne  i8 %tmp, i8 255" [../src/hls/cnn.cpp:49]   --->   Operation 179 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 180 [1/1] (0.97ns)   --->   "%icmp_ln49_1 = icmp_eq  i23 %trunc_ln49, i23 0" [../src/hls/cnn.cpp:49]   --->   Operation 180 'icmp' 'icmp_ln49_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 181 [2/2] (3.34ns)   --->   "%tmp_s = fcmp_olt  i32 %add1, i32 0" [../src/hls/cnn.cpp:49]   --->   Operation 181 'fcmp' 'tmp_s' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 12> <Delay = 5.03>
ST_22 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node and_ln49)   --->   "%or_ln49 = or i1 %icmp_ln49_1, i1 %icmp_ln49" [../src/hls/cnn.cpp:49]   --->   Operation 182 'or' 'or_ln49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 183 [1/2] (3.34ns)   --->   "%tmp_s = fcmp_olt  i32 %add1, i32 0" [../src/hls/cnn.cpp:49]   --->   Operation 183 'fcmp' 'tmp_s' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 184 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln49 = and i1 %or_ln49, i1 %tmp_s" [../src/hls/cnn.cpp:49]   --->   Operation 184 'and' 'and_ln49' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 185 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %and_ln49, void %_Z4reluRf.exit, void" [../src/hls/cnn.cpp:49]   --->   Operation 185 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 186 [1/1] (1.35ns)   --->   "%store_ln50 = store i32 0, i6 %output_addr" [../src/hls/cnn.cpp:50]   --->   Operation 186 'store' 'store_ln50' <Predicate = (and_ln49)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_22 : Operation 187 [1/1] (0.00ns)   --->   "%br_ln50 = br void %_Z4reluRf.exit" [../src/hls/cnn.cpp:50]   --->   Operation 187 'br' 'br_ln50' <Predicate = (and_ln49)> <Delay = 0.00>
ST_22 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 188 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../src/hls/cnn.cpp:156) with incoming values : ('add_ln156', ../src/hls/cnn.cpp:156) [40]  (0.489 ns)

 <State 2>: 1.35ns
The critical path consists of the following:
	'phi' operation ('i', ../src/hls/cnn.cpp:156) with incoming values : ('add_ln156', ../src/hls/cnn.cpp:156) [40]  (0 ns)
	'getelementptr' operation ('input', ../src/hls/cnn.cpp:156) [49]  (0 ns)
	'load' operation ('output_load', ../src/hls/cnn.cpp:160) on array 'output_r' [50]  (1.35 ns)

 <State 3>: 1.35ns
The critical path consists of the following:
	'load' operation ('output_load', ../src/hls/cnn.cpp:160) on array 'output_r' [50]  (1.35 ns)

 <State 4>: 6.02ns
The critical path consists of the following:
	'phi' operation ('add108', ../src/hls/cnn.cpp:160) with incoming values : ('output_load', ../src/hls/cnn.cpp:160) ('add', ../src/hls/cnn.cpp:160) [54]  (0 ns)
	'fadd' operation ('add', ../src/hls/cnn.cpp:160) [142]  (6.02 ns)

 <State 5>: 6.39ns
The critical path consists of the following:
	'load' operation ('input_0_load', ../src/hls/cnn.cpp:160) on array 'input_0' [72]  (0.79 ns)
	'mux' operation ('tmp_38', ../src/hls/cnn.cpp:160) [135]  (0.933 ns)
	'fmul' operation ('mul7', ../src/hls/cnn.cpp:160) [141]  (4.67 ns)

 <State 6>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('mul7', ../src/hls/cnn.cpp:160) [141]  (4.67 ns)

 <State 7>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('mul7', ../src/hls/cnn.cpp:160) [141]  (4.67 ns)

 <State 8>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('mul7', ../src/hls/cnn.cpp:160) [141]  (4.67 ns)

 <State 9>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add', ../src/hls/cnn.cpp:160) [142]  (6.02 ns)

 <State 10>: 12ns
The critical path consists of the following:
	'fadd' operation ('add', ../src/hls/cnn.cpp:160) [142]  (6.02 ns)
	'phi' operation ('add108', ../src/hls/cnn.cpp:160) with incoming values : ('output_load', ../src/hls/cnn.cpp:160) ('add', ../src/hls/cnn.cpp:160) [54]  (0 ns)
	'fadd' operation ('add', ../src/hls/cnn.cpp:160) [142]  (6.02 ns)

 <State 11>: 12ns
The critical path consists of the following:
	'fadd' operation ('add', ../src/hls/cnn.cpp:160) [142]  (6.02 ns)
	'phi' operation ('add108', ../src/hls/cnn.cpp:160) with incoming values : ('output_load', ../src/hls/cnn.cpp:160) ('add', ../src/hls/cnn.cpp:160) [54]  (0 ns)
	'fadd' operation ('add', ../src/hls/cnn.cpp:160) [142]  (6.02 ns)

 <State 12>: 12ns
The critical path consists of the following:
	'fadd' operation ('add', ../src/hls/cnn.cpp:160) [142]  (6.02 ns)
	'phi' operation ('add108', ../src/hls/cnn.cpp:160) with incoming values : ('output_load', ../src/hls/cnn.cpp:160) ('add', ../src/hls/cnn.cpp:160) [54]  (0 ns)
	'fadd' operation ('add', ../src/hls/cnn.cpp:160) [142]  (6.02 ns)

 <State 13>: 12ns
The critical path consists of the following:
	'fadd' operation ('add', ../src/hls/cnn.cpp:160) [142]  (6.02 ns)
	'phi' operation ('add108', ../src/hls/cnn.cpp:160) with incoming values : ('output_load', ../src/hls/cnn.cpp:160) ('add', ../src/hls/cnn.cpp:160) [54]  (0 ns)
	'fadd' operation ('add', ../src/hls/cnn.cpp:160) [142]  (6.02 ns)

 <State 14>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('layer_9_bias_addr', ../src/hls/cnn.cpp:163) [145]  (0 ns)
	'load' operation ('layer_9_bias_load', ../src/hls/cnn.cpp:163) on array 'layer_9_bias' [146]  (1.35 ns)

 <State 15>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_9_bias_load', ../src/hls/cnn.cpp:163) on array 'layer_9_bias' [146]  (1.35 ns)

 <State 16>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add1', ../src/hls/cnn.cpp:163) [147]  (6.02 ns)

 <State 17>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add1', ../src/hls/cnn.cpp:163) [147]  (6.02 ns)

 <State 18>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add1', ../src/hls/cnn.cpp:163) [147]  (6.02 ns)

 <State 19>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add1', ../src/hls/cnn.cpp:163) [147]  (6.02 ns)

 <State 20>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add1', ../src/hls/cnn.cpp:163) [147]  (6.02 ns)

 <State 21>: 3.35ns
The critical path consists of the following:
	'fcmp' operation ('tmp_s', ../src/hls/cnn.cpp:49) [155]  (3.35 ns)

 <State 22>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_s', ../src/hls/cnn.cpp:49) [155]  (3.35 ns)
	'and' operation ('and_ln49', ../src/hls/cnn.cpp:49) [156]  (0.331 ns)
	blocking operation 1.35 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
