module sipo(s,q,clk,rst);
input s;
input clk,rst;
output reg[3:0]q;
always@(posedge clk or posedge rst)
if(rst)
q<=4'b0000;
else
begin
q[3]<=s;
q[2]<=q[3];
q[1]<=q[2];
q[0]<=q[1];
end
endmodule
