ðŸ”¥100 **Days of RTL Challenge**
***

ðŸ˜ŠWelcome to my **100 Days of RTL challenge** repository!

In this project, I will be coding ðŸ’»  various **digital designs using Verilog and RTL design** techniques as part of a 100-day challenge to improve my **Hardware Description Language** (HDL) skillsðŸ˜‰
***

**ProgressðŸ“†**

**. Day 1:** Full Adder

**. Day 2:** Carry Lookahead Adder

**. Day 3:** 16:1 Multiplexer

**. Day 4:** 3:8 Decoder

**. Day 5:** 8:3 Encoder

**. Day 6:** BCD to Excess 3 Decoder

**. Day 7:** Binary to Gray code

**. Day 8:** BCD to 7 Segment Display

**. Day 9:** SR Latch

**. Day 10:** SR Flipflop

**. Day 11:** JK Flipflop

**. Day 12:** D Flipflop

**. Day 13:** T Flipflop

**. Day 14:** Master-Slave JK Flipflop

**. Day 15:** Synchronous up counter

**. Day 16:** Synchronous down counter

**. Day 17:** Up/Down synchronous counter

**. Day 18:** Ring counter

**. Day 19:** SISO Register

**. Day 20:** SIPO Register

**. Day 21:** PIPO Register

**. Day 22:** Jhonson Counter


â€¦.(Tasks will be added as I progress)
***

**LicenseðŸªª**

This project is Licensed under the MIT License.**See the LICENSE file for details.**
***

**ðŸ›  Tools and Environment**

. Vivado 2024.1


  .The designs will be synthesized and simulated using the latest version of **Xilinix Vivado(2024.1).**
  ***
