# Compile of memo_instr.v failed with 1 errors.
# Compile of memo_instr.v was successful.
vsim -gui work.testenrisc
# vsim -gui work.testenrisc 
# Start time: 21:17:01 on Jun 29,2023
# Loading work.testenrisc
# Loading work.nRisc
# Loading work.PC
# Loading work.memo_instr
# Loading work.Controle2
# Loading work.Soma1bit
# Loading work.ExtendeSinal
# Loading work.Soma2num
# Loading work.Soma1bitSai3
# Loading work.Concatena1Zeros
# Loading work.MuxReg
# Loading work.BancoREG
# Loading work.Mux2
# Loading work.portaAnd2
# Loading work.portaOr2
# Loading work.Mux3
# Loading work.Mux2fixa1
# Loading work.ULA
# Loading work.portaOr3
# Loading work.Concatena7Zeros
# Loading work.SomaFixa
# Loading work.portaAnd3
# Loading work.DataMEM
run -all
# PC =  0 | inst =(10001101) clock=(x) , reg1 =  0, reg2 =  0 , reg3 =   0(00000000), reg4 =  0(00000000)  ula =   0  MEM[0] =   0
# PC =  1 | inst =(10001101) clock=(0) , reg1 =  0, reg2 =  0 , reg3 =   0(00000000), reg4 =  0(00000000)  ula =   0  MEM[0] =   0
# PC =  1 | inst =(10001101) clock=(1) , reg1 =  0, reg2 =  0 , reg3 =   0(00000000), reg4 =  0(00000000)  ula =   0  MEM[0] =   0
# PC =  1 | inst =(10001001) clock=(0) , reg1 =  0, reg2 =  0 , reg3 =   0(00000000), reg4 =  0(00000000)  ula =   0  MEM[0] =   0
# PC =  1 | inst =(10001001) clock=(1) , reg1 =  0, reg2 =  0 , reg3 =   0(00000000), reg4 =  0(00000000)  ula =   0  MEM[0] =   0
# PC =  2 | inst =(10000001) clock=(0) , reg1 =  0, reg2 =  0 , reg3 =   0(00000000), reg4 =  0(00000000)  ula =   0  MEM[0] =   0
# PC =  2 | inst =(10000001) clock=(1) , reg1 =  0, reg2 =  0 , reg3 =   0(00000000), reg4 =  0(00000000)  ula =   0  MEM[0] =   0
# PC =  3 | inst =(10000101) clock=(0) , reg1 =  0, reg2 =  0 , reg3 =   0(00000000), reg4 =  0(00000000)  ula =   0  MEM[0] =   0
# PC =  3 | inst =(10000101) clock=(1) , reg1 =  0, reg2 =  0 , reg3 =   0(00000000), reg4 =  0(00000000)  ula =   0  MEM[0] =   0
# PC =  4 | inst =(01100100) clock=(0) , reg1 =  0, reg2 =  0 , reg3 =   0(00000000), reg4 =  0(00000000)  ula =   1  MEM[0] =   0
# PC =  4 | inst =(01100100) clock=(1) , reg1 =  0, reg2 =  0 , reg3 =   0(00000000), reg4 =  0(00000000)  ula =   1  MEM[0] =   0
# PC =  5 | inst =(01100001) clock=(0) , reg1 =  1, reg2 =  0 , reg3 =   0(00000000), reg4 =  0(00000000)  ula =   0  MEM[0] =   0
# PC =  5 | inst =(01100001) clock=(1) , reg1 =  1, reg2 =  0 , reg3 =   0(00000000), reg4 =  0(00000000)  ula =   0  MEM[0] =   0
# PC =  6 | inst =(01010011) clock=(0) , reg1 =  1, reg2 =  0 , reg3 =   0(00000000), reg4 =  0(00000000)  ula =   6  MEM[0] =   0
# PC =  6 | inst =(01010011) clock=(1) , reg1 =  1, reg2 =  0 , reg3 =   0(00000000), reg4 =  0(00000000)  ula =   6  MEM[0] =   0
# PC =  7 | inst =(01101111) clock=(0) , reg1 =  1, reg2 =  0 , reg3 =   0(00000000), reg4 =  6(00000110)  ula =   9  MEM[0] =   0
# PC =  7 | inst =(01101111) clock=(1) , reg1 =  1, reg2 =  0 , reg3 =   0(00000000), reg4 =  6(00000110)  ula =   9  MEM[0] =   0
# PC =  8 | inst =(10100111) clock=(0) , reg1 =  1, reg2 =  0 , reg3 =   0(00000000), reg4 =  9(00001001)  ula =  10  MEM[0] =   0
# PC =  8 | inst =(10100111) clock=(1) , reg1 =  1, reg2 =  0 , reg3 =   0(00000000), reg4 =  9(00001001)  ula =  10  MEM[0] =   0
# PC =  9 | inst =(10001101) clock=(0) , reg1 =  1, reg2 =  0 , reg3 =   0(00000000), reg4 =  9(00001001)  ula =   0  MEM[0] =   9
# PC =  9 | inst =(10001101) clock=(1) , reg1 =  1, reg2 =  0 , reg3 =   0(00000000), reg4 =  9(00001001)  ula =   0  MEM[0] =   9
# PC = 10 | inst =(11101110) clock=(0) , reg1 =  1, reg2 =  0 , reg3 =   0(00000000), reg4 =  0(00000000)  ula =   3  MEM[0] =   9
# PC = 10 | inst =(11101110) clock=(1) , reg1 =  1, reg2 =  0 , reg3 =   0(00000000), reg4 =  0(00000000)  ula =   3  MEM[0] =   9
# PC = 11 | inst =(01000010) clock=(0) , reg1 =  1, reg2 =  0 , reg3 =   0(00000000), reg4 =255(11111111)  ula =   1  MEM[0] =   9
# PC = 11 | inst =(01000010) clock=(1) , reg1 =  1, reg2 =  0 , reg3 =   0(00000000), reg4 =255(11111111)  ula =   1  MEM[0] =   9
# PC = 12 | inst =(01001010) clock=(0) , reg1 =  1, reg2 =  0 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 12 | inst =(01001010) clock=(1) , reg1 =  1, reg2 =  0 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 13 | inst =(11101001) clock=(0) , reg1 =  1, reg2 =  0 , reg3 =   0(00000000), reg4 =255(11111111)  ula =   2  MEM[0] =   9
# PC = 13 | inst =(11101001) clock=(1) , reg1 =  1, reg2 =  0 , reg3 =   0(00000000), reg4 =255(11111111)  ula =   2  MEM[0] =   9
# PC = 14 | inst =(00100110) clock=(0) , reg1 =  1, reg2 =  0 , reg3 = 128(10000000), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 14 | inst =(00100110) clock=(1) , reg1 =  1, reg2 =  0 , reg3 = 128(10000000), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 15 | inst =(01000000) clock=(0) , reg1 =  1, reg2 =  0 , reg3 =   0(00000000), reg4 =255(11111111)  ula =   1  MEM[0] =   9
# PC = 15 | inst =(01000000) clock=(1) , reg1 =  1, reg2 =  0 , reg3 =   0(00000000), reg4 =255(11111111)  ula =   1  MEM[0] =   9
# PC = 16 | inst =(11011110) clock=(0) , reg1 =  1, reg2 =  0 , reg3 =   0(00000000), reg4 =255(11111111)  ula = 255  MEM[0] =   9
# PC = 16 | inst =(11011110) clock=(1) , reg1 =  1, reg2 =  0 , reg3 =   0(00000000), reg4 =255(11111111)  ula = 255  MEM[0] =   9
# PC = 17 | inst =(01000001) clock=(0) , reg1 =  1, reg2 =  0 , reg3 =   0(00000000), reg4 =255(11111111)  ula =   1  MEM[0] =   9
# PC = 17 | inst =(01000001) clock=(1) , reg1 =  1, reg2 =  0 , reg3 =   0(00000000), reg4 =255(11111111)  ula =   1  MEM[0] =   9
# PC = 18 | inst =(00010010) clock=(0) , reg1 =  1, reg2 =  1 , reg3 =   0(00000000), reg4 =255(11111111)  ula = 252  MEM[0] =   9
# PC = 18 | inst =(00010010) clock=(1) , reg1 =  1, reg2 =  1 , reg3 =   0(00000000), reg4 =255(11111111)  ula = 252  MEM[0] =   9
# PC = 19 | inst =(11101011) clock=(0) , reg1 =  1, reg2 =  1 , reg3 =   9(00001001), reg4 =255(11111111)  ula =   1  MEM[0] =   9
# PC = 19 | inst =(11101011) clock=(1) , reg1 =  1, reg2 =  1 , reg3 =   9(00001001), reg4 =255(11111111)  ula =   1  MEM[0] =   9
# PC = 20 | inst =(10001101) clock=(0) , reg1 =  1, reg2 =  1 , reg3 =   9(00001001), reg4 =255(11111111)  ula =   1  MEM[0] =   9
# PC = 20 | inst =(10001101) clock=(1) , reg1 =  1, reg2 =  1 , reg3 =   9(00001001), reg4 =255(11111111)  ula =   1  MEM[0] =   9
# PC = 10 | inst =(11101110) clock=(0) , reg1 =  1, reg2 =  1 , reg3 =   9(00001001), reg4 =  0(00000000)  ula =  12  MEM[0] =   9
# PC = 10 | inst =(11101110) clock=(1) , reg1 =  1, reg2 =  1 , reg3 =   9(00001001), reg4 =  0(00000000)  ula =  12  MEM[0] =   9
# PC = 11 | inst =(01000010) clock=(0) , reg1 =  1, reg2 =  1 , reg3 =   9(00001001), reg4 =255(11111111)  ula =   2  MEM[0] =   9
# PC = 11 | inst =(01000010) clock=(1) , reg1 =  1, reg2 =  1 , reg3 =   9(00001001), reg4 =255(11111111)  ula =   2  MEM[0] =   9
# PC = 12 | inst =(01001010) clock=(0) , reg1 =  1, reg2 =  1 , reg3 =   2(00000010), reg4 =255(11111111)  ula =   1  MEM[0] =   9
# PC = 12 | inst =(01001010) clock=(1) , reg1 =  1, reg2 =  1 , reg3 =   2(00000010), reg4 =255(11111111)  ula =   1  MEM[0] =   9
# PC = 13 | inst =(11101001) clock=(0) , reg1 =  1, reg2 =  1 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   3  MEM[0] =   9
# PC = 13 | inst =(11101001) clock=(1) , reg1 =  1, reg2 =  1 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   3  MEM[0] =   9
# PC = 14 | inst =(00100110) clock=(0) , reg1 =  1, reg2 =  1 , reg3 = 129(10000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 14 | inst =(00100110) clock=(1) , reg1 =  1, reg2 =  1 , reg3 = 129(10000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 15 | inst =(01000000) clock=(0) , reg1 =  1, reg2 =  1 , reg3 =   0(00000000), reg4 =255(11111111)  ula =   2  MEM[0] =   9
# PC = 15 | inst =(01000000) clock=(1) , reg1 =  1, reg2 =  1 , reg3 =   0(00000000), reg4 =255(11111111)  ula =   2  MEM[0] =   9
# PC = 16 | inst =(11011110) clock=(0) , reg1 =  2, reg2 =  1 , reg3 =   0(00000000), reg4 =255(11111111)  ula = 255  MEM[0] =   9
# PC = 16 | inst =(11011110) clock=(1) , reg1 =  2, reg2 =  1 , reg3 =   0(00000000), reg4 =255(11111111)  ula = 255  MEM[0] =   9
# PC = 17 | inst =(01000001) clock=(0) , reg1 =  2, reg2 =  1 , reg3 =   0(00000000), reg4 =255(11111111)  ula =   3  MEM[0] =   9
# PC = 17 | inst =(01000001) clock=(1) , reg1 =  2, reg2 =  1 , reg3 =   0(00000000), reg4 =255(11111111)  ula =   3  MEM[0] =   9
# PC = 18 | inst =(00010010) clock=(0) , reg1 =  2, reg2 =  3 , reg3 =   0(00000000), reg4 =255(11111111)  ula = 252  MEM[0] =   9
# PC = 18 | inst =(00010010) clock=(1) , reg1 =  2, reg2 =  3 , reg3 =   0(00000000), reg4 =255(11111111)  ula = 252  MEM[0] =   9
# PC = 19 | inst =(11101011) clock=(0) , reg1 =  2, reg2 =  3 , reg3 =   9(00001001), reg4 =255(11111111)  ula =   1  MEM[0] =   9
# PC = 19 | inst =(11101011) clock=(1) , reg1 =  2, reg2 =  3 , reg3 =   9(00001001), reg4 =255(11111111)  ula =   1  MEM[0] =   9
# PC = 20 | inst =(10001101) clock=(0) , reg1 =  2, reg2 =  3 , reg3 =   9(00001001), reg4 =255(11111111)  ula =   3  MEM[0] =   9
# PC = 20 | inst =(10001101) clock=(1) , reg1 =  2, reg2 =  3 , reg3 =   9(00001001), reg4 =255(11111111)  ula =   3  MEM[0] =   9
# PC = 10 | inst =(11101110) clock=(0) , reg1 =  2, reg2 =  3 , reg3 =   9(00001001), reg4 =  0(00000000)  ula =  12  MEM[0] =   9
# PC = 10 | inst =(11101110) clock=(1) , reg1 =  2, reg2 =  3 , reg3 =   9(00001001), reg4 =  0(00000000)  ula =  12  MEM[0] =   9
# PC = 11 | inst =(01000010) clock=(0) , reg1 =  2, reg2 =  3 , reg3 =   9(00001001), reg4 =255(11111111)  ula =   5  MEM[0] =   9
# PC = 11 | inst =(01000010) clock=(1) , reg1 =  2, reg2 =  3 , reg3 =   9(00001001), reg4 =255(11111111)  ula =   5  MEM[0] =   9
# PC = 12 | inst =(01001010) clock=(0) , reg1 =  2, reg2 =  3 , reg3 =   5(00000101), reg4 =255(11111111)  ula =   4  MEM[0] =   9
# PC = 12 | inst =(01001010) clock=(1) , reg1 =  2, reg2 =  3 , reg3 =   5(00000101), reg4 =255(11111111)  ula =   4  MEM[0] =   9
# PC = 13 | inst =(11101001) clock=(0) , reg1 =  2, reg2 =  3 , reg3 =   4(00000100), reg4 =255(11111111)  ula =   5  MEM[0] =   9
# PC = 13 | inst =(11101001) clock=(1) , reg1 =  2, reg2 =  3 , reg3 =   4(00000100), reg4 =255(11111111)  ula =   5  MEM[0] =   9
# PC = 14 | inst =(00100110) clock=(0) , reg1 =  2, reg2 =  3 , reg3 = 132(10000100), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 14 | inst =(00100110) clock=(1) , reg1 =  2, reg2 =  3 , reg3 = 132(10000100), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 15 | inst =(01000000) clock=(0) , reg1 =  2, reg2 =  3 , reg3 =   0(00000000), reg4 =255(11111111)  ula =   5  MEM[0] =   9
# PC = 15 | inst =(01000000) clock=(1) , reg1 =  2, reg2 =  3 , reg3 =   0(00000000), reg4 =255(11111111)  ula =   5  MEM[0] =   9
# PC = 16 | inst =(11011110) clock=(0) , reg1 =  5, reg2 =  3 , reg3 =   0(00000000), reg4 =255(11111111)  ula = 255  MEM[0] =   9
# PC = 16 | inst =(11011110) clock=(1) , reg1 =  5, reg2 =  3 , reg3 =   0(00000000), reg4 =255(11111111)  ula = 255  MEM[0] =   9
# PC = 17 | inst =(01000001) clock=(0) , reg1 =  5, reg2 =  3 , reg3 =   0(00000000), reg4 =255(11111111)  ula =   8  MEM[0] =   9
# PC = 17 | inst =(01000001) clock=(1) , reg1 =  5, reg2 =  3 , reg3 =   0(00000000), reg4 =255(11111111)  ula =   8  MEM[0] =   9
# PC = 18 | inst =(00010010) clock=(0) , reg1 =  5, reg2 =  8 , reg3 =   0(00000000), reg4 =255(11111111)  ula = 252  MEM[0] =   9
# PC = 18 | inst =(00010010) clock=(1) , reg1 =  5, reg2 =  8 , reg3 =   0(00000000), reg4 =255(11111111)  ula = 252  MEM[0] =   9
# PC = 19 | inst =(11101011) clock=(0) , reg1 =  5, reg2 =  8 , reg3 =   9(00001001), reg4 =255(11111111)  ula =   1  MEM[0] =   9
# PC = 19 | inst =(11101011) clock=(1) , reg1 =  5, reg2 =  8 , reg3 =   9(00001001), reg4 =255(11111111)  ula =   1  MEM[0] =   9
# PC = 20 | inst =(10001101) clock=(0) , reg1 =  5, reg2 =  8 , reg3 =   9(00001001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 20 | inst =(10001101) clock=(1) , reg1 =  5, reg2 =  8 , reg3 =   9(00001001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 10 | inst =(11101110) clock=(0) , reg1 =  5, reg2 =  8 , reg3 =   9(00001001), reg4 =  0(00000000)  ula =  12  MEM[0] =   9
# PC = 10 | inst =(11101110) clock=(1) , reg1 =  5, reg2 =  8 , reg3 =   9(00001001), reg4 =  0(00000000)  ula =  12  MEM[0] =   9
# PC = 11 | inst =(01000010) clock=(0) , reg1 =  5, reg2 =  8 , reg3 =   9(00001001), reg4 =255(11111111)  ula =  13  MEM[0] =   9
# PC = 11 | inst =(01000010) clock=(1) , reg1 =  5, reg2 =  8 , reg3 =   9(00001001), reg4 =255(11111111)  ula =  13  MEM[0] =   9
# PC = 12 | inst =(01001010) clock=(0) , reg1 =  5, reg2 =  8 , reg3 =  13(00001101), reg4 =255(11111111)  ula =  12  MEM[0] =   9
# PC = 12 | inst =(01001010) clock=(1) , reg1 =  5, reg2 =  8 , reg3 =  13(00001101), reg4 =255(11111111)  ula =  12  MEM[0] =   9
# PC = 13 | inst =(11101001) clock=(0) , reg1 =  5, reg2 =  8 , reg3 =  12(00001100), reg4 =255(11111111)  ula =  10  MEM[0] =   9
# PC = 13 | inst =(11101001) clock=(1) , reg1 =  5, reg2 =  8 , reg3 =  12(00001100), reg4 =255(11111111)  ula =  10  MEM[0] =   9
# PC = 14 | inst =(00100110) clock=(0) , reg1 =  5, reg2 =  8 , reg3 = 140(10001100), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 14 | inst =(00100110) clock=(1) , reg1 =  5, reg2 =  8 , reg3 = 140(10001100), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 15 | inst =(01000000) clock=(0) , reg1 =  5, reg2 =  8 , reg3 =   0(00000000), reg4 =255(11111111)  ula =  13  MEM[0] =   9
# PC = 15 | inst =(01000000) clock=(1) , reg1 =  5, reg2 =  8 , reg3 =   0(00000000), reg4 =255(11111111)  ula =  13  MEM[0] =   9
# PC = 16 | inst =(11011110) clock=(0) , reg1 = 13, reg2 =  8 , reg3 =   0(00000000), reg4 =255(11111111)  ula = 255  MEM[0] =   9
# PC = 16 | inst =(11011110) clock=(1) , reg1 = 13, reg2 =  8 , reg3 =   0(00000000), reg4 =255(11111111)  ula = 255  MEM[0] =   9
# PC = 17 | inst =(01000001) clock=(0) , reg1 = 13, reg2 =  8 , reg3 =   0(00000000), reg4 =255(11111111)  ula =  21  MEM[0] =   9
# PC = 17 | inst =(01000001) clock=(1) , reg1 = 13, reg2 =  8 , reg3 =   0(00000000), reg4 =255(11111111)  ula =  21  MEM[0] =   9
# PC = 18 | inst =(00010010) clock=(0) , reg1 = 13, reg2 = 21 , reg3 =   0(00000000), reg4 =255(11111111)  ula = 252  MEM[0] =   9
# PC = 18 | inst =(00010010) clock=(1) , reg1 = 13, reg2 = 21 , reg3 =   0(00000000), reg4 =255(11111111)  ula = 252  MEM[0] =   9
# PC = 19 | inst =(11101011) clock=(0) , reg1 = 13, reg2 = 21 , reg3 =   9(00001001), reg4 =255(11111111)  ula =   1  MEM[0] =   9
# PC = 19 | inst =(11101011) clock=(1) , reg1 = 13, reg2 = 21 , reg3 =   9(00001001), reg4 =255(11111111)  ula =   1  MEM[0] =   9
# PC = 20 | inst =(10001101) clock=(0) , reg1 = 13, reg2 = 21 , reg3 =   9(00001001), reg4 =255(11111111)  ula =   1  MEM[0] =   9
# PC = 20 | inst =(10001101) clock=(1) , reg1 = 13, reg2 = 21 , reg3 =   9(00001001), reg4 =255(11111111)  ula =   1  MEM[0] =   9
# PC = 10 | inst =(11101110) clock=(0) , reg1 = 13, reg2 = 21 , reg3 =   9(00001001), reg4 =  0(00000000)  ula =  12  MEM[0] =   9
# PC = 10 | inst =(11101110) clock=(1) , reg1 = 13, reg2 = 21 , reg3 =   9(00001001), reg4 =  0(00000000)  ula =  12  MEM[0] =   9
# PC = 11 | inst =(01000010) clock=(0) , reg1 = 13, reg2 = 21 , reg3 =   9(00001001), reg4 =255(11111111)  ula =  34  MEM[0] =   9
# PC = 11 | inst =(01000010) clock=(1) , reg1 = 13, reg2 = 21 , reg3 =   9(00001001), reg4 =255(11111111)  ula =  34  MEM[0] =   9
# PC = 12 | inst =(01001010) clock=(0) , reg1 = 13, reg2 = 21 , reg3 =  34(00100010), reg4 =255(11111111)  ula =  33  MEM[0] =   9
# PC = 12 | inst =(01001010) clock=(1) , reg1 = 13, reg2 = 21 , reg3 =  34(00100010), reg4 =255(11111111)  ula =  33  MEM[0] =   9
# PC = 13 | inst =(11101001) clock=(0) , reg1 = 13, reg2 = 21 , reg3 =  33(00100001), reg4 =255(11111111)  ula =  23  MEM[0] =   9
# PC = 13 | inst =(11101001) clock=(1) , reg1 = 13, reg2 = 21 , reg3 =  33(00100001), reg4 =255(11111111)  ula =  23  MEM[0] =   9
# PC = 14 | inst =(00100110) clock=(0) , reg1 = 13, reg2 = 21 , reg3 = 161(10100001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 14 | inst =(00100110) clock=(1) , reg1 = 13, reg2 = 21 , reg3 = 161(10100001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 15 | inst =(01000000) clock=(0) , reg1 = 13, reg2 = 21 , reg3 =   0(00000000), reg4 =255(11111111)  ula =  34  MEM[0] =   9
# PC = 15 | inst =(01000000) clock=(1) , reg1 = 13, reg2 = 21 , reg3 =   0(00000000), reg4 =255(11111111)  ula =  34  MEM[0] =   9
# PC = 16 | inst =(11011110) clock=(0) , reg1 = 34, reg2 = 21 , reg3 =   0(00000000), reg4 =255(11111111)  ula = 255  MEM[0] =   9
# PC = 16 | inst =(11011110) clock=(1) , reg1 = 34, reg2 = 21 , reg3 =   0(00000000), reg4 =255(11111111)  ula = 255  MEM[0] =   9
# PC = 17 | inst =(01000001) clock=(0) , reg1 = 34, reg2 = 21 , reg3 =   0(00000000), reg4 =255(11111111)  ula =  55  MEM[0] =   9
# PC = 17 | inst =(01000001) clock=(1) , reg1 = 34, reg2 = 21 , reg3 =   0(00000000), reg4 =255(11111111)  ula =  55  MEM[0] =   9
# PC = 18 | inst =(00010010) clock=(0) , reg1 = 34, reg2 = 55 , reg3 =   0(00000000), reg4 =255(11111111)  ula = 252  MEM[0] =   9
# PC = 18 | inst =(00010010) clock=(1) , reg1 = 34, reg2 = 55 , reg3 =   0(00000000), reg4 =255(11111111)  ula = 252  MEM[0] =   9
# PC = 19 | inst =(11101011) clock=(0) , reg1 = 34, reg2 = 55 , reg3 =   9(00001001), reg4 =255(11111111)  ula =   1  MEM[0] =   9
# PC = 19 | inst =(11101011) clock=(1) , reg1 = 34, reg2 = 55 , reg3 =   9(00001001), reg4 =255(11111111)  ula =   1  MEM[0] =   9
# PC = 20 | inst =(10001101) clock=(0) , reg1 = 34, reg2 = 55 , reg3 =   9(00001001), reg4 =255(11111111)  ula =   3  MEM[0] =   9
# PC = 20 | inst =(10001101) clock=(1) , reg1 = 34, reg2 = 55 , reg3 =   9(00001001), reg4 =255(11111111)  ula =   3  MEM[0] =   9
# PC = 10 | inst =(11101110) clock=(0) , reg1 = 34, reg2 = 55 , reg3 =   9(00001001), reg4 =  0(00000000)  ula =  12  MEM[0] =   9
# PC = 10 | inst =(11101110) clock=(1) , reg1 = 34, reg2 = 55 , reg3 =   9(00001001), reg4 =  0(00000000)  ula =  12  MEM[0] =   9
# PC = 11 | inst =(01000010) clock=(0) , reg1 = 34, reg2 = 55 , reg3 =   9(00001001), reg4 =255(11111111)  ula =  89  MEM[0] =   9
# PC = 11 | inst =(01000010) clock=(1) , reg1 = 34, reg2 = 55 , reg3 =   9(00001001), reg4 =255(11111111)  ula =  89  MEM[0] =   9
# PC = 12 | inst =(01001010) clock=(0) , reg1 = 34, reg2 = 55 , reg3 =  89(01011001), reg4 =255(11111111)  ula =  88  MEM[0] =   9
# PC = 12 | inst =(01001010) clock=(1) , reg1 = 34, reg2 = 55 , reg3 =  89(01011001), reg4 =255(11111111)  ula =  88  MEM[0] =   9
# PC = 13 | inst =(11101001) clock=(0) , reg1 = 34, reg2 = 55 , reg3 =  88(01011000), reg4 =255(11111111)  ula =  57  MEM[0] =   9
# PC = 13 | inst =(11101001) clock=(1) , reg1 = 34, reg2 = 55 , reg3 =  88(01011000), reg4 =255(11111111)  ula =  57  MEM[0] =   9
# PC = 14 | inst =(00100110) clock=(0) , reg1 = 34, reg2 = 55 , reg3 = 216(11011000), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 14 | inst =(00100110) clock=(1) , reg1 = 34, reg2 = 55 , reg3 = 216(11011000), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 15 | inst =(01000000) clock=(0) , reg1 = 34, reg2 = 55 , reg3 =   0(00000000), reg4 =255(11111111)  ula =  89  MEM[0] =   9
# PC = 15 | inst =(01000000) clock=(1) , reg1 = 34, reg2 = 55 , reg3 =   0(00000000), reg4 =255(11111111)  ula =  89  MEM[0] =   9
# PC = 16 | inst =(11011110) clock=(0) , reg1 = 89, reg2 = 55 , reg3 =   0(00000000), reg4 =255(11111111)  ula = 255  MEM[0] =   9
# PC = 16 | inst =(11011110) clock=(1) , reg1 = 89, reg2 = 55 , reg3 =   0(00000000), reg4 =255(11111111)  ula = 255  MEM[0] =   9
# PC = 17 | inst =(01000001) clock=(0) , reg1 = 89, reg2 = 55 , reg3 =   0(00000000), reg4 =255(11111111)  ula = 144  MEM[0] =   9
# PC = 17 | inst =(01000001) clock=(1) , reg1 = 89, reg2 = 55 , reg3 =   0(00000000), reg4 =255(11111111)  ula = 144  MEM[0] =   9
# PC = 18 | inst =(00010010) clock=(0) , reg1 = 89, reg2 =144 , reg3 =   0(00000000), reg4 =255(11111111)  ula = 252  MEM[0] =   9
# PC = 18 | inst =(00010010) clock=(1) , reg1 = 89, reg2 =144 , reg3 =   0(00000000), reg4 =255(11111111)  ula = 252  MEM[0] =   9
# PC = 19 | inst =(11101011) clock=(0) , reg1 = 89, reg2 =144 , reg3 =   9(00001001), reg4 =255(11111111)  ula =   1  MEM[0] =   9
# PC = 19 | inst =(11101011) clock=(1) , reg1 = 89, reg2 =144 , reg3 =   9(00001001), reg4 =255(11111111)  ula =   1  MEM[0] =   9
# PC = 20 | inst =(10001101) clock=(0) , reg1 = 89, reg2 =144 , reg3 =   9(00001001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 20 | inst =(10001101) clock=(1) , reg1 = 89, reg2 =144 , reg3 =   9(00001001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 10 | inst =(11101110) clock=(0) , reg1 = 89, reg2 =144 , reg3 =   9(00001001), reg4 =  0(00000000)  ula =  12  MEM[0] =   9
# PC = 10 | inst =(11101110) clock=(1) , reg1 = 89, reg2 =144 , reg3 =   9(00001001), reg4 =  0(00000000)  ula =  12  MEM[0] =   9
# PC = 11 | inst =(01000010) clock=(0) , reg1 = 89, reg2 =144 , reg3 =   9(00001001), reg4 =255(11111111)  ula = 233  MEM[0] =   9
# PC = 11 | inst =(01000010) clock=(1) , reg1 = 89, reg2 =144 , reg3 =   9(00001001), reg4 =255(11111111)  ula = 233  MEM[0] =   9
# PC = 12 | inst =(01001010) clock=(0) , reg1 = 89, reg2 =144 , reg3 = 233(11101001), reg4 =255(11111111)  ula = 232  MEM[0] =   9
# PC = 12 | inst =(01001010) clock=(1) , reg1 = 89, reg2 =144 , reg3 = 233(11101001), reg4 =255(11111111)  ula = 232  MEM[0] =   9
# PC = 13 | inst =(11101001) clock=(0) , reg1 = 89, reg2 =144 , reg3 = 232(11101000), reg4 =255(11111111)  ula = 146  MEM[0] =   9
# PC = 13 | inst =(11101001) clock=(1) , reg1 = 89, reg2 =144 , reg3 = 232(11101000), reg4 =255(11111111)  ula = 146  MEM[0] =   9
# PC = 14 | inst =(00100110) clock=(0) , reg1 = 89, reg2 =144 , reg3 = 104(01101000), reg4 =255(11111111)  ula =   1  MEM[0] =   9
# PC = 14 | inst =(00100110) clock=(1) , reg1 = 89, reg2 =144 , reg3 = 104(01101000), reg4 =255(11111111)  ula =   1  MEM[0] =   9
# PC = 15 | inst =(01000000) clock=(0) , reg1 = 89, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula = 233  MEM[0] =   9
# PC = 15 | inst =(01000000) clock=(1) , reg1 = 89, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula = 233  MEM[0] =   9
# PC = 16 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 16 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# Compile of memo_instr.v was successful.
restart -f
# Loading work.memo_instr
restart -f
run -all
# GetModuleFileName: Não foi possível encontrar o módulo especificado.
# 
# 
# PC =  0 | inst =(10001101) clock=(x) , reg1 =  0, reg2 =  0 , reg3 =   0(00000000), reg4 =  0(00000000)  ula =   0  MEM[0] =   0
# PC =  1 | inst =(10001101) clock=(0) , reg1 =  0, reg2 =  0 , reg3 =   0(00000000), reg4 =  0(00000000)  ula =   0  MEM[0] =   0
# PC =  1 | inst =(10001101) clock=(1) , reg1 =  0, reg2 =  0 , reg3 =   0(00000000), reg4 =  0(00000000)  ula =   0  MEM[0] =   0
# PC =  1 | inst =(10001001) clock=(0) , reg1 =  0, reg2 =  0 , reg3 =   0(00000000), reg4 =  0(00000000)  ula =   0  MEM[0] =   0
# PC =  1 | inst =(10001001) clock=(1) , reg1 =  0, reg2 =  0 , reg3 =   0(00000000), reg4 =  0(00000000)  ula =   0  MEM[0] =   0
# PC =  2 | inst =(10000001) clock=(0) , reg1 =  0, reg2 =  0 , reg3 =   0(00000000), reg4 =  0(00000000)  ula =   0  MEM[0] =   0
# PC =  2 | inst =(10000001) clock=(1) , reg1 =  0, reg2 =  0 , reg3 =   0(00000000), reg4 =  0(00000000)  ula =   0  MEM[0] =   0
# PC =  3 | inst =(10000101) clock=(0) , reg1 =  0, reg2 =  0 , reg3 =   0(00000000), reg4 =  0(00000000)  ula =   0  MEM[0] =   0
# PC =  3 | inst =(10000101) clock=(1) , reg1 =  0, reg2 =  0 , reg3 =   0(00000000), reg4 =  0(00000000)  ula =   0  MEM[0] =   0
# PC =  4 | inst =(01100100) clock=(0) , reg1 =  0, reg2 =  0 , reg3 =   0(00000000), reg4 =  0(00000000)  ula =   1  MEM[0] =   0
# PC =  4 | inst =(01100100) clock=(1) , reg1 =  0, reg2 =  0 , reg3 =   0(00000000), reg4 =  0(00000000)  ula =   1  MEM[0] =   0
# PC =  5 | inst =(01100001) clock=(0) , reg1 =  1, reg2 =  0 , reg3 =   0(00000000), reg4 =  0(00000000)  ula =   0  MEM[0] =   0
# PC =  5 | inst =(01100001) clock=(1) , reg1 =  1, reg2 =  0 , reg3 =   0(00000000), reg4 =  0(00000000)  ula =   0  MEM[0] =   0
# PC =  6 | inst =(01010011) clock=(0) , reg1 =  1, reg2 =  0 , reg3 =   0(00000000), reg4 =  0(00000000)  ula =   6  MEM[0] =   0
# PC =  6 | inst =(01010011) clock=(1) , reg1 =  1, reg2 =  0 , reg3 =   0(00000000), reg4 =  0(00000000)  ula =   6  MEM[0] =   0
# PC =  7 | inst =(01101111) clock=(0) , reg1 =  1, reg2 =  0 , reg3 =   0(00000000), reg4 =  6(00000110)  ula =   9  MEM[0] =   0
# PC =  7 | inst =(01101111) clock=(1) , reg1 =  1, reg2 =  0 , reg3 =   0(00000000), reg4 =  6(00000110)  ula =   9  MEM[0] =   0
# PC =  8 | inst =(10100111) clock=(0) , reg1 =  1, reg2 =  0 , reg3 =   0(00000000), reg4 =  9(00001001)  ula =  10  MEM[0] =   0
# PC =  8 | inst =(10100111) clock=(1) , reg1 =  1, reg2 =  0 , reg3 =   0(00000000), reg4 =  9(00001001)  ula =  10  MEM[0] =   0
# PC =  9 | inst =(10001101) clock=(0) , reg1 =  1, reg2 =  0 , reg3 =   0(00000000), reg4 =  9(00001001)  ula =   0  MEM[0] =   9
# PC =  9 | inst =(10001101) clock=(1) , reg1 =  1, reg2 =  0 , reg3 =   0(00000000), reg4 =  9(00001001)  ula =   0  MEM[0] =   9
# PC = 10 | inst =(11101110) clock=(0) , reg1 =  1, reg2 =  0 , reg3 =   0(00000000), reg4 =  0(00000000)  ula =   3  MEM[0] =   9
# PC = 10 | inst =(11101110) clock=(1) , reg1 =  1, reg2 =  0 , reg3 =   0(00000000), reg4 =  0(00000000)  ula =   3  MEM[0] =   9
# PC = 11 | inst =(01000010) clock=(0) , reg1 =  1, reg2 =  0 , reg3 =   0(00000000), reg4 =255(11111111)  ula =   1  MEM[0] =   9
# PC = 11 | inst =(01000010) clock=(1) , reg1 =  1, reg2 =  0 , reg3 =   0(00000000), reg4 =255(11111111)  ula =   1  MEM[0] =   9
# PC = 12 | inst =(01001010) clock=(0) , reg1 =  1, reg2 =  0 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 12 | inst =(01001010) clock=(1) , reg1 =  1, reg2 =  0 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 13 | inst =(11101001) clock=(0) , reg1 =  1, reg2 =  0 , reg3 =   0(00000000), reg4 =255(11111111)  ula =   2  MEM[0] =   9
# PC = 13 | inst =(11101001) clock=(1) , reg1 =  1, reg2 =  0 , reg3 =   0(00000000), reg4 =255(11111111)  ula =   2  MEM[0] =   9
# PC = 14 | inst =(00100110) clock=(0) , reg1 =  1, reg2 =  0 , reg3 = 128(10000000), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 14 | inst =(00100110) clock=(1) , reg1 =  1, reg2 =  0 , reg3 = 128(10000000), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 15 | inst =(01000000) clock=(0) , reg1 =  1, reg2 =  0 , reg3 =   0(00000000), reg4 =255(11111111)  ula =   1  MEM[0] =   9
# PC = 15 | inst =(01000000) clock=(1) , reg1 =  1, reg2 =  0 , reg3 =   0(00000000), reg4 =255(11111111)  ula =   1  MEM[0] =   9
# PC = 16 | inst =(11011110) clock=(0) , reg1 =  1, reg2 =  0 , reg3 =   0(00000000), reg4 =255(11111111)  ula = 255  MEM[0] =   9
# PC = 16 | inst =(11011110) clock=(1) , reg1 =  1, reg2 =  0 , reg3 =   0(00000000), reg4 =255(11111111)  ula = 255  MEM[0] =   9
# PC = 17 | inst =(01000001) clock=(0) , reg1 =  1, reg2 =  0 , reg3 =   0(00000000), reg4 =255(11111111)  ula =   1  MEM[0] =   9
# PC = 17 | inst =(01000001) clock=(1) , reg1 =  1, reg2 =  0 , reg3 =   0(00000000), reg4 =255(11111111)  ula =   1  MEM[0] =   9
# PC = 18 | inst =(00010010) clock=(0) , reg1 =  1, reg2 =  1 , reg3 =   0(00000000), reg4 =255(11111111)  ula = 252  MEM[0] =   9
# PC = 18 | inst =(00010010) clock=(1) , reg1 =  1, reg2 =  1 , reg3 =   0(00000000), reg4 =255(11111111)  ula = 252  MEM[0] =   9
# PC = 19 | inst =(11101011) clock=(0) , reg1 =  1, reg2 =  1 , reg3 =   9(00001001), reg4 =255(11111111)  ula =   1  MEM[0] =   9
# PC = 19 | inst =(11101011) clock=(1) , reg1 =  1, reg2 =  1 , reg3 =   9(00001001), reg4 =255(11111111)  ula =   1  MEM[0] =   9
# PC = 20 | inst =(10001101) clock=(0) , reg1 =  1, reg2 =  1 , reg3 =   9(00001001), reg4 =255(11111111)  ula =   1  MEM[0] =   9
# PC = 20 | inst =(10001101) clock=(1) , reg1 =  1, reg2 =  1 , reg3 =   9(00001001), reg4 =255(11111111)  ula =   1  MEM[0] =   9
# PC = 10 | inst =(11101110) clock=(0) , reg1 =  1, reg2 =  1 , reg3 =   9(00001001), reg4 =  0(00000000)  ula =  12  MEM[0] =   9
# PC = 10 | inst =(11101110) clock=(1) , reg1 =  1, reg2 =  1 , reg3 =   9(00001001), reg4 =  0(00000000)  ula =  12  MEM[0] =   9
# PC = 11 | inst =(01000010) clock=(0) , reg1 =  1, reg2 =  1 , reg3 =   9(00001001), reg4 =255(11111111)  ula =   2  MEM[0] =   9
# PC = 11 | inst =(01000010) clock=(1) , reg1 =  1, reg2 =  1 , reg3 =   9(00001001), reg4 =255(11111111)  ula =   2  MEM[0] =   9
# PC = 12 | inst =(01001010) clock=(0) , reg1 =  1, reg2 =  1 , reg3 =   2(00000010), reg4 =255(11111111)  ula =   1  MEM[0] =   9
# PC = 12 | inst =(01001010) clock=(1) , reg1 =  1, reg2 =  1 , reg3 =   2(00000010), reg4 =255(11111111)  ula =   1  MEM[0] =   9
# PC = 13 | inst =(11101001) clock=(0) , reg1 =  1, reg2 =  1 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   3  MEM[0] =   9
# PC = 13 | inst =(11101001) clock=(1) , reg1 =  1, reg2 =  1 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   3  MEM[0] =   9
# PC = 14 | inst =(00100110) clock=(0) , reg1 =  1, reg2 =  1 , reg3 = 129(10000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 14 | inst =(00100110) clock=(1) , reg1 =  1, reg2 =  1 , reg3 = 129(10000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 15 | inst =(01000000) clock=(0) , reg1 =  1, reg2 =  1 , reg3 =   0(00000000), reg4 =255(11111111)  ula =   2  MEM[0] =   9
# PC = 15 | inst =(01000000) clock=(1) , reg1 =  1, reg2 =  1 , reg3 =   0(00000000), reg4 =255(11111111)  ula =   2  MEM[0] =   9
# PC = 16 | inst =(11011110) clock=(0) , reg1 =  2, reg2 =  1 , reg3 =   0(00000000), reg4 =255(11111111)  ula = 255  MEM[0] =   9
# PC = 16 | inst =(11011110) clock=(1) , reg1 =  2, reg2 =  1 , reg3 =   0(00000000), reg4 =255(11111111)  ula = 255  MEM[0] =   9
# PC = 17 | inst =(01000001) clock=(0) , reg1 =  2, reg2 =  1 , reg3 =   0(00000000), reg4 =255(11111111)  ula =   3  MEM[0] =   9
# PC = 17 | inst =(01000001) clock=(1) , reg1 =  2, reg2 =  1 , reg3 =   0(00000000), reg4 =255(11111111)  ula =   3  MEM[0] =   9
# PC = 18 | inst =(00010010) clock=(0) , reg1 =  2, reg2 =  3 , reg3 =   0(00000000), reg4 =255(11111111)  ula = 252  MEM[0] =   9
# PC = 18 | inst =(00010010) clock=(1) , reg1 =  2, reg2 =  3 , reg3 =   0(00000000), reg4 =255(11111111)  ula = 252  MEM[0] =   9
# PC = 19 | inst =(11101011) clock=(0) , reg1 =  2, reg2 =  3 , reg3 =   9(00001001), reg4 =255(11111111)  ula =   1  MEM[0] =   9
# PC = 19 | inst =(11101011) clock=(1) , reg1 =  2, reg2 =  3 , reg3 =   9(00001001), reg4 =255(11111111)  ula =   1  MEM[0] =   9
# PC = 20 | inst =(10001101) clock=(0) , reg1 =  2, reg2 =  3 , reg3 =   9(00001001), reg4 =255(11111111)  ula =   3  MEM[0] =   9
# PC = 20 | inst =(10001101) clock=(1) , reg1 =  2, reg2 =  3 , reg3 =   9(00001001), reg4 =255(11111111)  ula =   3  MEM[0] =   9
# PC = 10 | inst =(11101110) clock=(0) , reg1 =  2, reg2 =  3 , reg3 =   9(00001001), reg4 =  0(00000000)  ula =  12  MEM[0] =   9
# PC = 10 | inst =(11101110) clock=(1) , reg1 =  2, reg2 =  3 , reg3 =   9(00001001), reg4 =  0(00000000)  ula =  12  MEM[0] =   9
# PC = 11 | inst =(01000010) clock=(0) , reg1 =  2, reg2 =  3 , reg3 =   9(00001001), reg4 =255(11111111)  ula =   5  MEM[0] =   9
# PC = 11 | inst =(01000010) clock=(1) , reg1 =  2, reg2 =  3 , reg3 =   9(00001001), reg4 =255(11111111)  ula =   5  MEM[0] =   9
# PC = 12 | inst =(01001010) clock=(0) , reg1 =  2, reg2 =  3 , reg3 =   5(00000101), reg4 =255(11111111)  ula =   4  MEM[0] =   9
# PC = 12 | inst =(01001010) clock=(1) , reg1 =  2, reg2 =  3 , reg3 =   5(00000101), reg4 =255(11111111)  ula =   4  MEM[0] =   9
# PC = 13 | inst =(11101001) clock=(0) , reg1 =  2, reg2 =  3 , reg3 =   4(00000100), reg4 =255(11111111)  ula =   5  MEM[0] =   9
# PC = 13 | inst =(11101001) clock=(1) , reg1 =  2, reg2 =  3 , reg3 =   4(00000100), reg4 =255(11111111)  ula =   5  MEM[0] =   9
# PC = 14 | inst =(00100110) clock=(0) , reg1 =  2, reg2 =  3 , reg3 = 132(10000100), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 14 | inst =(00100110) clock=(1) , reg1 =  2, reg2 =  3 , reg3 = 132(10000100), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 15 | inst =(01000000) clock=(0) , reg1 =  2, reg2 =  3 , reg3 =   0(00000000), reg4 =255(11111111)  ula =   5  MEM[0] =   9
# PC = 15 | inst =(01000000) clock=(1) , reg1 =  2, reg2 =  3 , reg3 =   0(00000000), reg4 =255(11111111)  ula =   5  MEM[0] =   9
# PC = 16 | inst =(11011110) clock=(0) , reg1 =  5, reg2 =  3 , reg3 =   0(00000000), reg4 =255(11111111)  ula = 255  MEM[0] =   9
# PC = 16 | inst =(11011110) clock=(1) , reg1 =  5, reg2 =  3 , reg3 =   0(00000000), reg4 =255(11111111)  ula = 255  MEM[0] =   9
# PC = 17 | inst =(01000001) clock=(0) , reg1 =  5, reg2 =  3 , reg3 =   0(00000000), reg4 =255(11111111)  ula =   8  MEM[0] =   9
# PC = 17 | inst =(01000001) clock=(1) , reg1 =  5, reg2 =  3 , reg3 =   0(00000000), reg4 =255(11111111)  ula =   8  MEM[0] =   9
# PC = 18 | inst =(00010010) clock=(0) , reg1 =  5, reg2 =  8 , reg3 =   0(00000000), reg4 =255(11111111)  ula = 252  MEM[0] =   9
# PC = 18 | inst =(00010010) clock=(1) , reg1 =  5, reg2 =  8 , reg3 =   0(00000000), reg4 =255(11111111)  ula = 252  MEM[0] =   9
# PC = 19 | inst =(11101011) clock=(0) , reg1 =  5, reg2 =  8 , reg3 =   9(00001001), reg4 =255(11111111)  ula =   1  MEM[0] =   9
# PC = 19 | inst =(11101011) clock=(1) , reg1 =  5, reg2 =  8 , reg3 =   9(00001001), reg4 =255(11111111)  ula =   1  MEM[0] =   9
# PC = 20 | inst =(10001101) clock=(0) , reg1 =  5, reg2 =  8 , reg3 =   9(00001001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 20 | inst =(10001101) clock=(1) , reg1 =  5, reg2 =  8 , reg3 =   9(00001001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 10 | inst =(11101110) clock=(0) , reg1 =  5, reg2 =  8 , reg3 =   9(00001001), reg4 =  0(00000000)  ula =  12  MEM[0] =   9
# PC = 10 | inst =(11101110) clock=(1) , reg1 =  5, reg2 =  8 , reg3 =   9(00001001), reg4 =  0(00000000)  ula =  12  MEM[0] =   9
# PC = 11 | inst =(01000010) clock=(0) , reg1 =  5, reg2 =  8 , reg3 =   9(00001001), reg4 =255(11111111)  ula =  13  MEM[0] =   9
# PC = 11 | inst =(01000010) clock=(1) , reg1 =  5, reg2 =  8 , reg3 =   9(00001001), reg4 =255(11111111)  ula =  13  MEM[0] =   9
# PC = 12 | inst =(01001010) clock=(0) , reg1 =  5, reg2 =  8 , reg3 =  13(00001101), reg4 =255(11111111)  ula =  12  MEM[0] =   9
# PC = 12 | inst =(01001010) clock=(1) , reg1 =  5, reg2 =  8 , reg3 =  13(00001101), reg4 =255(11111111)  ula =  12  MEM[0] =   9
# PC = 13 | inst =(11101001) clock=(0) , reg1 =  5, reg2 =  8 , reg3 =  12(00001100), reg4 =255(11111111)  ula =  10  MEM[0] =   9
# PC = 13 | inst =(11101001) clock=(1) , reg1 =  5, reg2 =  8 , reg3 =  12(00001100), reg4 =255(11111111)  ula =  10  MEM[0] =   9
# PC = 14 | inst =(00100110) clock=(0) , reg1 =  5, reg2 =  8 , reg3 = 140(10001100), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 14 | inst =(00100110) clock=(1) , reg1 =  5, reg2 =  8 , reg3 = 140(10001100), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 15 | inst =(01000000) clock=(0) , reg1 =  5, reg2 =  8 , reg3 =   0(00000000), reg4 =255(11111111)  ula =  13  MEM[0] =   9
# PC = 15 | inst =(01000000) clock=(1) , reg1 =  5, reg2 =  8 , reg3 =   0(00000000), reg4 =255(11111111)  ula =  13  MEM[0] =   9
# PC = 16 | inst =(11011110) clock=(0) , reg1 = 13, reg2 =  8 , reg3 =   0(00000000), reg4 =255(11111111)  ula = 255  MEM[0] =   9
# PC = 16 | inst =(11011110) clock=(1) , reg1 = 13, reg2 =  8 , reg3 =   0(00000000), reg4 =255(11111111)  ula = 255  MEM[0] =   9
# PC = 17 | inst =(01000001) clock=(0) , reg1 = 13, reg2 =  8 , reg3 =   0(00000000), reg4 =255(11111111)  ula =  21  MEM[0] =   9
# PC = 17 | inst =(01000001) clock=(1) , reg1 = 13, reg2 =  8 , reg3 =   0(00000000), reg4 =255(11111111)  ula =  21  MEM[0] =   9
# PC = 18 | inst =(00010010) clock=(0) , reg1 = 13, reg2 = 21 , reg3 =   0(00000000), reg4 =255(11111111)  ula = 252  MEM[0] =   9
# PC = 18 | inst =(00010010) clock=(1) , reg1 = 13, reg2 = 21 , reg3 =   0(00000000), reg4 =255(11111111)  ula = 252  MEM[0] =   9
# PC = 19 | inst =(11101011) clock=(0) , reg1 = 13, reg2 = 21 , reg3 =   9(00001001), reg4 =255(11111111)  ula =   1  MEM[0] =   9
# PC = 19 | inst =(11101011) clock=(1) , reg1 = 13, reg2 = 21 , reg3 =   9(00001001), reg4 =255(11111111)  ula =   1  MEM[0] =   9
# PC = 20 | inst =(10001101) clock=(0) , reg1 = 13, reg2 = 21 , reg3 =   9(00001001), reg4 =255(11111111)  ula =   1  MEM[0] =   9
# PC = 20 | inst =(10001101) clock=(1) , reg1 = 13, reg2 = 21 , reg3 =   9(00001001), reg4 =255(11111111)  ula =   1  MEM[0] =   9
# PC = 10 | inst =(11101110) clock=(0) , reg1 = 13, reg2 = 21 , reg3 =   9(00001001), reg4 =  0(00000000)  ula =  12  MEM[0] =   9
# PC = 10 | inst =(11101110) clock=(1) , reg1 = 13, reg2 = 21 , reg3 =   9(00001001), reg4 =  0(00000000)  ula =  12  MEM[0] =   9
# PC = 11 | inst =(01000010) clock=(0) , reg1 = 13, reg2 = 21 , reg3 =   9(00001001), reg4 =255(11111111)  ula =  34  MEM[0] =   9
# PC = 11 | inst =(01000010) clock=(1) , reg1 = 13, reg2 = 21 , reg3 =   9(00001001), reg4 =255(11111111)  ula =  34  MEM[0] =   9
# PC = 12 | inst =(01001010) clock=(0) , reg1 = 13, reg2 = 21 , reg3 =  34(00100010), reg4 =255(11111111)  ula =  33  MEM[0] =   9
# PC = 12 | inst =(01001010) clock=(1) , reg1 = 13, reg2 = 21 , reg3 =  34(00100010), reg4 =255(11111111)  ula =  33  MEM[0] =   9
# PC = 13 | inst =(11101001) clock=(0) , reg1 = 13, reg2 = 21 , reg3 =  33(00100001), reg4 =255(11111111)  ula =  23  MEM[0] =   9
# PC = 13 | inst =(11101001) clock=(1) , reg1 = 13, reg2 = 21 , reg3 =  33(00100001), reg4 =255(11111111)  ula =  23  MEM[0] =   9
# PC = 14 | inst =(00100110) clock=(0) , reg1 = 13, reg2 = 21 , reg3 = 161(10100001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 14 | inst =(00100110) clock=(1) , reg1 = 13, reg2 = 21 , reg3 = 161(10100001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 15 | inst =(01000000) clock=(0) , reg1 = 13, reg2 = 21 , reg3 =   0(00000000), reg4 =255(11111111)  ula =  34  MEM[0] =   9
# PC = 15 | inst =(01000000) clock=(1) , reg1 = 13, reg2 = 21 , reg3 =   0(00000000), reg4 =255(11111111)  ula =  34  MEM[0] =   9
# PC = 16 | inst =(11011110) clock=(0) , reg1 = 34, reg2 = 21 , reg3 =   0(00000000), reg4 =255(11111111)  ula = 255  MEM[0] =   9
# PC = 16 | inst =(11011110) clock=(1) , reg1 = 34, reg2 = 21 , reg3 =   0(00000000), reg4 =255(11111111)  ula = 255  MEM[0] =   9
# PC = 17 | inst =(01000001) clock=(0) , reg1 = 34, reg2 = 21 , reg3 =   0(00000000), reg4 =255(11111111)  ula =  55  MEM[0] =   9
# PC = 17 | inst =(01000001) clock=(1) , reg1 = 34, reg2 = 21 , reg3 =   0(00000000), reg4 =255(11111111)  ula =  55  MEM[0] =   9
# PC = 18 | inst =(00010010) clock=(0) , reg1 = 34, reg2 = 55 , reg3 =   0(00000000), reg4 =255(11111111)  ula = 252  MEM[0] =   9
# PC = 18 | inst =(00010010) clock=(1) , reg1 = 34, reg2 = 55 , reg3 =   0(00000000), reg4 =255(11111111)  ula = 252  MEM[0] =   9
# PC = 19 | inst =(11101011) clock=(0) , reg1 = 34, reg2 = 55 , reg3 =   9(00001001), reg4 =255(11111111)  ula =   1  MEM[0] =   9
# PC = 19 | inst =(11101011) clock=(1) , reg1 = 34, reg2 = 55 , reg3 =   9(00001001), reg4 =255(11111111)  ula =   1  MEM[0] =   9
# PC = 20 | inst =(10001101) clock=(0) , reg1 = 34, reg2 = 55 , reg3 =   9(00001001), reg4 =255(11111111)  ula =   3  MEM[0] =   9
# PC = 20 | inst =(10001101) clock=(1) , reg1 = 34, reg2 = 55 , reg3 =   9(00001001), reg4 =255(11111111)  ula =   3  MEM[0] =   9
# PC = 10 | inst =(11101110) clock=(0) , reg1 = 34, reg2 = 55 , reg3 =   9(00001001), reg4 =  0(00000000)  ula =  12  MEM[0] =   9
# PC = 10 | inst =(11101110) clock=(1) , reg1 = 34, reg2 = 55 , reg3 =   9(00001001), reg4 =  0(00000000)  ula =  12  MEM[0] =   9
# PC = 11 | inst =(01000010) clock=(0) , reg1 = 34, reg2 = 55 , reg3 =   9(00001001), reg4 =255(11111111)  ula =  89  MEM[0] =   9
# PC = 11 | inst =(01000010) clock=(1) , reg1 = 34, reg2 = 55 , reg3 =   9(00001001), reg4 =255(11111111)  ula =  89  MEM[0] =   9
# PC = 12 | inst =(01001010) clock=(0) , reg1 = 34, reg2 = 55 , reg3 =  89(01011001), reg4 =255(11111111)  ula =  88  MEM[0] =   9
# PC = 12 | inst =(01001010) clock=(1) , reg1 = 34, reg2 = 55 , reg3 =  89(01011001), reg4 =255(11111111)  ula =  88  MEM[0] =   9
# PC = 13 | inst =(11101001) clock=(0) , reg1 = 34, reg2 = 55 , reg3 =  88(01011000), reg4 =255(11111111)  ula =  57  MEM[0] =   9
# PC = 13 | inst =(11101001) clock=(1) , reg1 = 34, reg2 = 55 , reg3 =  88(01011000), reg4 =255(11111111)  ula =  57  MEM[0] =   9
# PC = 14 | inst =(00100110) clock=(0) , reg1 = 34, reg2 = 55 , reg3 = 216(11011000), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 14 | inst =(00100110) clock=(1) , reg1 = 34, reg2 = 55 , reg3 = 216(11011000), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 15 | inst =(01000000) clock=(0) , reg1 = 34, reg2 = 55 , reg3 =   0(00000000), reg4 =255(11111111)  ula =  89  MEM[0] =   9
# PC = 15 | inst =(01000000) clock=(1) , reg1 = 34, reg2 = 55 , reg3 =   0(00000000), reg4 =255(11111111)  ula =  89  MEM[0] =   9
# PC = 16 | inst =(11011110) clock=(0) , reg1 = 89, reg2 = 55 , reg3 =   0(00000000), reg4 =255(11111111)  ula = 255  MEM[0] =   9
# PC = 16 | inst =(11011110) clock=(1) , reg1 = 89, reg2 = 55 , reg3 =   0(00000000), reg4 =255(11111111)  ula = 255  MEM[0] =   9
# PC = 17 | inst =(01000001) clock=(0) , reg1 = 89, reg2 = 55 , reg3 =   0(00000000), reg4 =255(11111111)  ula = 144  MEM[0] =   9
# PC = 17 | inst =(01000001) clock=(1) , reg1 = 89, reg2 = 55 , reg3 =   0(00000000), reg4 =255(11111111)  ula = 144  MEM[0] =   9
# PC = 18 | inst =(00010010) clock=(0) , reg1 = 89, reg2 =144 , reg3 =   0(00000000), reg4 =255(11111111)  ula = 252  MEM[0] =   9
# PC = 18 | inst =(00010010) clock=(1) , reg1 = 89, reg2 =144 , reg3 =   0(00000000), reg4 =255(11111111)  ula = 252  MEM[0] =   9
# PC = 19 | inst =(11101011) clock=(0) , reg1 = 89, reg2 =144 , reg3 =   9(00001001), reg4 =255(11111111)  ula =   1  MEM[0] =   9
# PC = 19 | inst =(11101011) clock=(1) , reg1 = 89, reg2 =144 , reg3 =   9(00001001), reg4 =255(11111111)  ula =   1  MEM[0] =   9
# PC = 20 | inst =(10001101) clock=(0) , reg1 = 89, reg2 =144 , reg3 =   9(00001001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 20 | inst =(10001101) clock=(1) , reg1 = 89, reg2 =144 , reg3 =   9(00001001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 10 | inst =(11101110) clock=(0) , reg1 = 89, reg2 =144 , reg3 =   9(00001001), reg4 =  0(00000000)  ula =  12  MEM[0] =   9
# PC = 10 | inst =(11101110) clock=(1) , reg1 = 89, reg2 =144 , reg3 =   9(00001001), reg4 =  0(00000000)  ula =  12  MEM[0] =   9
# PC = 11 | inst =(01000010) clock=(0) , reg1 = 89, reg2 =144 , reg3 =   9(00001001), reg4 =255(11111111)  ula = 233  MEM[0] =   9
# PC = 11 | inst =(01000010) clock=(1) , reg1 = 89, reg2 =144 , reg3 =   9(00001001), reg4 =255(11111111)  ula = 233  MEM[0] =   9
# PC = 12 | inst =(01001010) clock=(0) , reg1 = 89, reg2 =144 , reg3 = 233(11101001), reg4 =255(11111111)  ula = 232  MEM[0] =   9
# PC = 12 | inst =(01001010) clock=(1) , reg1 = 89, reg2 =144 , reg3 = 233(11101001), reg4 =255(11111111)  ula = 232  MEM[0] =   9
# PC = 13 | inst =(11101001) clock=(0) , reg1 = 89, reg2 =144 , reg3 = 232(11101000), reg4 =255(11111111)  ula = 146  MEM[0] =   9
# PC = 13 | inst =(11101001) clock=(1) , reg1 = 89, reg2 =144 , reg3 = 232(11101000), reg4 =255(11111111)  ula = 146  MEM[0] =   9
# PC = 14 | inst =(00100110) clock=(0) , reg1 = 89, reg2 =144 , reg3 = 104(01101000), reg4 =255(11111111)  ula =   1  MEM[0] =   9
# PC = 14 | inst =(00100110) clock=(1) , reg1 = 89, reg2 =144 , reg3 = 104(01101000), reg4 =255(11111111)  ula =   1  MEM[0] =   9
# PC = 15 | inst =(01000000) clock=(0) , reg1 = 89, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula = 233  MEM[0] =   9
# PC = 15 | inst =(01000000) clock=(1) , reg1 = 89, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula = 233  MEM[0] =   9
# PC = 16 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 16 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# Compile of memo_instr.v was successful.
# Compile of nRisc.v was successful.
# Compile of testenrisc.v was successful.
# 3 compiles, 0 failed with no errors.
restart -f
# Loading work.testenrisc
# Loading work.nRisc
# Loading work.PC
# Loading work.memo_instr
# Loading work.Soma1bit
# Loading work.Mux2
run -all
# GetModuleFileName: Não foi possível encontrar o módulo especificado.
# 
# 
# PC =  0 | inst =(10001101) clock=(x) , reg1 =  0, reg2 =  0 , reg3 =   0(00000000), reg4 =  0(00000000)  ula =   0  MEM[0] =   0
# PC =  1 | inst =(10001101) clock=(0) , reg1 =  0, reg2 =  0 , reg3 =   0(00000000), reg4 =  0(00000000)  ula =   0  MEM[0] =   0
# PC =  1 | inst =(10001101) clock=(1) , reg1 =  0, reg2 =  0 , reg3 =   0(00000000), reg4 =  0(00000000)  ula =   0  MEM[0] =   0
# PC =  1 | inst =(10001001) clock=(0) , reg1 =  0, reg2 =  0 , reg3 =   0(00000000), reg4 =  0(00000000)  ula =   0  MEM[0] =   0
# PC =  1 | inst =(10001001) clock=(1) , reg1 =  0, reg2 =  0 , reg3 =   0(00000000), reg4 =  0(00000000)  ula =   0  MEM[0] =   0
# PC =  2 | inst =(10000001) clock=(0) , reg1 =  0, reg2 =  0 , reg3 =   0(00000000), reg4 =  0(00000000)  ula =   0  MEM[0] =   0
# PC =  2 | inst =(10000001) clock=(1) , reg1 =  0, reg2 =  0 , reg3 =   0(00000000), reg4 =  0(00000000)  ula =   0  MEM[0] =   0
# PC =  3 | inst =(10000101) clock=(0) , reg1 =  0, reg2 =  0 , reg3 =   0(00000000), reg4 =  0(00000000)  ula =   0  MEM[0] =   0
# PC =  3 | inst =(10000101) clock=(1) , reg1 =  0, reg2 =  0 , reg3 =   0(00000000), reg4 =  0(00000000)  ula =   0  MEM[0] =   0
# PC =  4 | inst =(01100100) clock=(0) , reg1 =  0, reg2 =  0 , reg3 =   0(00000000), reg4 =  0(00000000)  ula =   1  MEM[0] =   0
# PC =  4 | inst =(01100100) clock=(1) , reg1 =  0, reg2 =  0 , reg3 =   0(00000000), reg4 =  0(00000000)  ula =   1  MEM[0] =   0
# PC =  5 | inst =(01100001) clock=(0) , reg1 =  1, reg2 =  0 , reg3 =   0(00000000), reg4 =  0(00000000)  ula =   0  MEM[0] =   0
# PC =  5 | inst =(01100001) clock=(1) , reg1 =  1, reg2 =  0 , reg3 =   0(00000000), reg4 =  0(00000000)  ula =   0  MEM[0] =   0
# PC =  6 | inst =(01010011) clock=(0) , reg1 =  1, reg2 =  0 , reg3 =   0(00000000), reg4 =  0(00000000)  ula =   6  MEM[0] =   0
# PC =  6 | inst =(01010011) clock=(1) , reg1 =  1, reg2 =  0 , reg3 =   0(00000000), reg4 =  0(00000000)  ula =   6  MEM[0] =   0
# PC =  7 | inst =(01101111) clock=(0) , reg1 =  1, reg2 =  0 , reg3 =   0(00000000), reg4 =  6(00000110)  ula =   9  MEM[0] =   0
# PC =  7 | inst =(01101111) clock=(1) , reg1 =  1, reg2 =  0 , reg3 =   0(00000000), reg4 =  6(00000110)  ula =   9  MEM[0] =   0
# PC =  8 | inst =(10100111) clock=(0) , reg1 =  1, reg2 =  0 , reg3 =   0(00000000), reg4 =  9(00001001)  ula =  10  MEM[0] =   0
# PC =  8 | inst =(10100111) clock=(1) , reg1 =  1, reg2 =  0 , reg3 =   0(00000000), reg4 =  9(00001001)  ula =  10  MEM[0] =   0
# PC =  9 | inst =(10001101) clock=(0) , reg1 =  1, reg2 =  0 , reg3 =   0(00000000), reg4 =  9(00001001)  ula =   0  MEM[0] =   9
# PC =  9 | inst =(10001101) clock=(1) , reg1 =  1, reg2 =  0 , reg3 =   0(00000000), reg4 =  9(00001001)  ula =   0  MEM[0] =   9
# PC = 10 | inst =(11101110) clock=(0) , reg1 =  1, reg2 =  0 , reg3 =   0(00000000), reg4 =  0(00000000)  ula =   3  MEM[0] =   9
# PC = 10 | inst =(11101110) clock=(1) , reg1 =  1, reg2 =  0 , reg3 =   0(00000000), reg4 =  0(00000000)  ula =   3  MEM[0] =   9
# PC = 11 | inst =(01000010) clock=(0) , reg1 =  1, reg2 =  0 , reg3 =   0(00000000), reg4 =255(11111111)  ula =   1  MEM[0] =   9
# PC = 11 | inst =(01000010) clock=(1) , reg1 =  1, reg2 =  0 , reg3 =   0(00000000), reg4 =255(11111111)  ula =   1  MEM[0] =   9
# PC = 12 | inst =(01001010) clock=(0) , reg1 =  1, reg2 =  0 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 12 | inst =(01001010) clock=(1) , reg1 =  1, reg2 =  0 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 13 | inst =(11101001) clock=(0) , reg1 =  1, reg2 =  0 , reg3 =   0(00000000), reg4 =255(11111111)  ula =   2  MEM[0] =   9
# PC = 13 | inst =(11101001) clock=(1) , reg1 =  1, reg2 =  0 , reg3 =   0(00000000), reg4 =255(11111111)  ula =   2  MEM[0] =   9
# PC = 14 | inst =(00100110) clock=(0) , reg1 =  1, reg2 =  0 , reg3 = 128(10000000), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 14 | inst =(00100110) clock=(1) , reg1 =  1, reg2 =  0 , reg3 = 128(10000000), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 15 | inst =(01000000) clock=(0) , reg1 =  1, reg2 =  0 , reg3 =   0(00000000), reg4 =255(11111111)  ula =   1  MEM[0] =   9
# PC = 15 | inst =(01000000) clock=(1) , reg1 =  1, reg2 =  0 , reg3 =   0(00000000), reg4 =255(11111111)  ula =   1  MEM[0] =   9
# PC = 16 | inst =(11011110) clock=(0) , reg1 =  1, reg2 =  0 , reg3 =   0(00000000), reg4 =255(11111111)  ula = 255  MEM[0] =   9
# PC = 16 | inst =(11011110) clock=(1) , reg1 =  1, reg2 =  0 , reg3 =   0(00000000), reg4 =255(11111111)  ula = 255  MEM[0] =   9
# PC = 17 | inst =(01000001) clock=(0) , reg1 =  1, reg2 =  0 , reg3 =   0(00000000), reg4 =255(11111111)  ula =   1  MEM[0] =   9
# PC = 17 | inst =(01000001) clock=(1) , reg1 =  1, reg2 =  0 , reg3 =   0(00000000), reg4 =255(11111111)  ula =   1  MEM[0] =   9
# PC = 18 | inst =(00010010) clock=(0) , reg1 =  1, reg2 =  1 , reg3 =   0(00000000), reg4 =255(11111111)  ula = 252  MEM[0] =   9
# PC = 18 | inst =(00010010) clock=(1) , reg1 =  1, reg2 =  1 , reg3 =   0(00000000), reg4 =255(11111111)  ula = 252  MEM[0] =   9
# PC = 19 | inst =(11101011) clock=(0) , reg1 =  1, reg2 =  1 , reg3 =   9(00001001), reg4 =255(11111111)  ula =   1  MEM[0] =   9
# PC = 19 | inst =(11101011) clock=(1) , reg1 =  1, reg2 =  1 , reg3 =   9(00001001), reg4 =255(11111111)  ula =   1  MEM[0] =   9
# PC = 20 | inst =(10001101) clock=(0) , reg1 =  1, reg2 =  1 , reg3 =   9(00001001), reg4 =255(11111111)  ula =   1  MEM[0] =   9
# PC = 20 | inst =(10001101) clock=(1) , reg1 =  1, reg2 =  1 , reg3 =   9(00001001), reg4 =255(11111111)  ula =   1  MEM[0] =   9
# PC = 10 | inst =(11101110) clock=(0) , reg1 =  1, reg2 =  1 , reg3 =   9(00001001), reg4 =  0(00000000)  ula =  12  MEM[0] =   9
# PC = 10 | inst =(11101110) clock=(1) , reg1 =  1, reg2 =  1 , reg3 =   9(00001001), reg4 =  0(00000000)  ula =  12  MEM[0] =   9
# PC = 11 | inst =(01000010) clock=(0) , reg1 =  1, reg2 =  1 , reg3 =   9(00001001), reg4 =255(11111111)  ula =   2  MEM[0] =   9
# PC = 11 | inst =(01000010) clock=(1) , reg1 =  1, reg2 =  1 , reg3 =   9(00001001), reg4 =255(11111111)  ula =   2  MEM[0] =   9
# PC = 12 | inst =(01001010) clock=(0) , reg1 =  1, reg2 =  1 , reg3 =   2(00000010), reg4 =255(11111111)  ula =   1  MEM[0] =   9
# PC = 12 | inst =(01001010) clock=(1) , reg1 =  1, reg2 =  1 , reg3 =   2(00000010), reg4 =255(11111111)  ula =   1  MEM[0] =   9
# PC = 13 | inst =(11101001) clock=(0) , reg1 =  1, reg2 =  1 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   3  MEM[0] =   9
# PC = 13 | inst =(11101001) clock=(1) , reg1 =  1, reg2 =  1 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   3  MEM[0] =   9
# PC = 14 | inst =(00100110) clock=(0) , reg1 =  1, reg2 =  1 , reg3 = 129(10000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 14 | inst =(00100110) clock=(1) , reg1 =  1, reg2 =  1 , reg3 = 129(10000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 15 | inst =(01000000) clock=(0) , reg1 =  1, reg2 =  1 , reg3 =   0(00000000), reg4 =255(11111111)  ula =   2  MEM[0] =   9
# PC = 15 | inst =(01000000) clock=(1) , reg1 =  1, reg2 =  1 , reg3 =   0(00000000), reg4 =255(11111111)  ula =   2  MEM[0] =   9
# PC = 16 | inst =(11011110) clock=(0) , reg1 =  2, reg2 =  1 , reg3 =   0(00000000), reg4 =255(11111111)  ula = 255  MEM[0] =   9
# PC = 16 | inst =(11011110) clock=(1) , reg1 =  2, reg2 =  1 , reg3 =   0(00000000), reg4 =255(11111111)  ula = 255  MEM[0] =   9
# PC = 17 | inst =(01000001) clock=(0) , reg1 =  2, reg2 =  1 , reg3 =   0(00000000), reg4 =255(11111111)  ula =   3  MEM[0] =   9
# PC = 17 | inst =(01000001) clock=(1) , reg1 =  2, reg2 =  1 , reg3 =   0(00000000), reg4 =255(11111111)  ula =   3  MEM[0] =   9
# PC = 18 | inst =(00010010) clock=(0) , reg1 =  2, reg2 =  3 , reg3 =   0(00000000), reg4 =255(11111111)  ula = 252  MEM[0] =   9
# PC = 18 | inst =(00010010) clock=(1) , reg1 =  2, reg2 =  3 , reg3 =   0(00000000), reg4 =255(11111111)  ula = 252  MEM[0] =   9
# PC = 19 | inst =(11101011) clock=(0) , reg1 =  2, reg2 =  3 , reg3 =   9(00001001), reg4 =255(11111111)  ula =   1  MEM[0] =   9
# PC = 19 | inst =(11101011) clock=(1) , reg1 =  2, reg2 =  3 , reg3 =   9(00001001), reg4 =255(11111111)  ula =   1  MEM[0] =   9
# PC = 20 | inst =(10001101) clock=(0) , reg1 =  2, reg2 =  3 , reg3 =   9(00001001), reg4 =255(11111111)  ula =   3  MEM[0] =   9
# PC = 20 | inst =(10001101) clock=(1) , reg1 =  2, reg2 =  3 , reg3 =   9(00001001), reg4 =255(11111111)  ula =   3  MEM[0] =   9
# PC = 10 | inst =(11101110) clock=(0) , reg1 =  2, reg2 =  3 , reg3 =   9(00001001), reg4 =  0(00000000)  ula =  12  MEM[0] =   9
# PC = 10 | inst =(11101110) clock=(1) , reg1 =  2, reg2 =  3 , reg3 =   9(00001001), reg4 =  0(00000000)  ula =  12  MEM[0] =   9
# PC = 11 | inst =(01000010) clock=(0) , reg1 =  2, reg2 =  3 , reg3 =   9(00001001), reg4 =255(11111111)  ula =   5  MEM[0] =   9
# PC = 11 | inst =(01000010) clock=(1) , reg1 =  2, reg2 =  3 , reg3 =   9(00001001), reg4 =255(11111111)  ula =   5  MEM[0] =   9
# PC = 12 | inst =(01001010) clock=(0) , reg1 =  2, reg2 =  3 , reg3 =   5(00000101), reg4 =255(11111111)  ula =   4  MEM[0] =   9
# PC = 12 | inst =(01001010) clock=(1) , reg1 =  2, reg2 =  3 , reg3 =   5(00000101), reg4 =255(11111111)  ula =   4  MEM[0] =   9
# PC = 13 | inst =(11101001) clock=(0) , reg1 =  2, reg2 =  3 , reg3 =   4(00000100), reg4 =255(11111111)  ula =   5  MEM[0] =   9
# PC = 13 | inst =(11101001) clock=(1) , reg1 =  2, reg2 =  3 , reg3 =   4(00000100), reg4 =255(11111111)  ula =   5  MEM[0] =   9
# PC = 14 | inst =(00100110) clock=(0) , reg1 =  2, reg2 =  3 , reg3 = 132(10000100), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 14 | inst =(00100110) clock=(1) , reg1 =  2, reg2 =  3 , reg3 = 132(10000100), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 15 | inst =(01000000) clock=(0) , reg1 =  2, reg2 =  3 , reg3 =   0(00000000), reg4 =255(11111111)  ula =   5  MEM[0] =   9
# PC = 15 | inst =(01000000) clock=(1) , reg1 =  2, reg2 =  3 , reg3 =   0(00000000), reg4 =255(11111111)  ula =   5  MEM[0] =   9
# PC = 16 | inst =(11011110) clock=(0) , reg1 =  5, reg2 =  3 , reg3 =   0(00000000), reg4 =255(11111111)  ula = 255  MEM[0] =   9
# PC = 16 | inst =(11011110) clock=(1) , reg1 =  5, reg2 =  3 , reg3 =   0(00000000), reg4 =255(11111111)  ula = 255  MEM[0] =   9
# PC = 17 | inst =(01000001) clock=(0) , reg1 =  5, reg2 =  3 , reg3 =   0(00000000), reg4 =255(11111111)  ula =   8  MEM[0] =   9
# PC = 17 | inst =(01000001) clock=(1) , reg1 =  5, reg2 =  3 , reg3 =   0(00000000), reg4 =255(11111111)  ula =   8  MEM[0] =   9
# PC = 18 | inst =(00010010) clock=(0) , reg1 =  5, reg2 =  8 , reg3 =   0(00000000), reg4 =255(11111111)  ula = 252  MEM[0] =   9
# PC = 18 | inst =(00010010) clock=(1) , reg1 =  5, reg2 =  8 , reg3 =   0(00000000), reg4 =255(11111111)  ula = 252  MEM[0] =   9
# PC = 19 | inst =(11101011) clock=(0) , reg1 =  5, reg2 =  8 , reg3 =   9(00001001), reg4 =255(11111111)  ula =   1  MEM[0] =   9
# PC = 19 | inst =(11101011) clock=(1) , reg1 =  5, reg2 =  8 , reg3 =   9(00001001), reg4 =255(11111111)  ula =   1  MEM[0] =   9
# PC = 20 | inst =(10001101) clock=(0) , reg1 =  5, reg2 =  8 , reg3 =   9(00001001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 20 | inst =(10001101) clock=(1) , reg1 =  5, reg2 =  8 , reg3 =   9(00001001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 10 | inst =(11101110) clock=(0) , reg1 =  5, reg2 =  8 , reg3 =   9(00001001), reg4 =  0(00000000)  ula =  12  MEM[0] =   9
# PC = 10 | inst =(11101110) clock=(1) , reg1 =  5, reg2 =  8 , reg3 =   9(00001001), reg4 =  0(00000000)  ula =  12  MEM[0] =   9
# PC = 11 | inst =(01000010) clock=(0) , reg1 =  5, reg2 =  8 , reg3 =   9(00001001), reg4 =255(11111111)  ula =  13  MEM[0] =   9
# PC = 11 | inst =(01000010) clock=(1) , reg1 =  5, reg2 =  8 , reg3 =   9(00001001), reg4 =255(11111111)  ula =  13  MEM[0] =   9
# PC = 12 | inst =(01001010) clock=(0) , reg1 =  5, reg2 =  8 , reg3 =  13(00001101), reg4 =255(11111111)  ula =  12  MEM[0] =   9
# PC = 12 | inst =(01001010) clock=(1) , reg1 =  5, reg2 =  8 , reg3 =  13(00001101), reg4 =255(11111111)  ula =  12  MEM[0] =   9
# PC = 13 | inst =(11101001) clock=(0) , reg1 =  5, reg2 =  8 , reg3 =  12(00001100), reg4 =255(11111111)  ula =  10  MEM[0] =   9
# PC = 13 | inst =(11101001) clock=(1) , reg1 =  5, reg2 =  8 , reg3 =  12(00001100), reg4 =255(11111111)  ula =  10  MEM[0] =   9
# PC = 14 | inst =(00100110) clock=(0) , reg1 =  5, reg2 =  8 , reg3 = 140(10001100), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 14 | inst =(00100110) clock=(1) , reg1 =  5, reg2 =  8 , reg3 = 140(10001100), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 15 | inst =(01000000) clock=(0) , reg1 =  5, reg2 =  8 , reg3 =   0(00000000), reg4 =255(11111111)  ula =  13  MEM[0] =   9
# PC = 15 | inst =(01000000) clock=(1) , reg1 =  5, reg2 =  8 , reg3 =   0(00000000), reg4 =255(11111111)  ula =  13  MEM[0] =   9
# PC = 16 | inst =(11011110) clock=(0) , reg1 = 13, reg2 =  8 , reg3 =   0(00000000), reg4 =255(11111111)  ula = 255  MEM[0] =   9
# PC = 16 | inst =(11011110) clock=(1) , reg1 = 13, reg2 =  8 , reg3 =   0(00000000), reg4 =255(11111111)  ula = 255  MEM[0] =   9
# PC = 17 | inst =(01000001) clock=(0) , reg1 = 13, reg2 =  8 , reg3 =   0(00000000), reg4 =255(11111111)  ula =  21  MEM[0] =   9
# PC = 17 | inst =(01000001) clock=(1) , reg1 = 13, reg2 =  8 , reg3 =   0(00000000), reg4 =255(11111111)  ula =  21  MEM[0] =   9
# PC = 18 | inst =(00010010) clock=(0) , reg1 = 13, reg2 = 21 , reg3 =   0(00000000), reg4 =255(11111111)  ula = 252  MEM[0] =   9
# PC = 18 | inst =(00010010) clock=(1) , reg1 = 13, reg2 = 21 , reg3 =   0(00000000), reg4 =255(11111111)  ula = 252  MEM[0] =   9
# PC = 19 | inst =(11101011) clock=(0) , reg1 = 13, reg2 = 21 , reg3 =   9(00001001), reg4 =255(11111111)  ula =   1  MEM[0] =   9
# PC = 19 | inst =(11101011) clock=(1) , reg1 = 13, reg2 = 21 , reg3 =   9(00001001), reg4 =255(11111111)  ula =   1  MEM[0] =   9
# PC = 20 | inst =(10001101) clock=(0) , reg1 = 13, reg2 = 21 , reg3 =   9(00001001), reg4 =255(11111111)  ula =   1  MEM[0] =   9
# PC = 20 | inst =(10001101) clock=(1) , reg1 = 13, reg2 = 21 , reg3 =   9(00001001), reg4 =255(11111111)  ula =   1  MEM[0] =   9
# PC = 10 | inst =(11101110) clock=(0) , reg1 = 13, reg2 = 21 , reg3 =   9(00001001), reg4 =  0(00000000)  ula =  12  MEM[0] =   9
# PC = 10 | inst =(11101110) clock=(1) , reg1 = 13, reg2 = 21 , reg3 =   9(00001001), reg4 =  0(00000000)  ula =  12  MEM[0] =   9
# PC = 11 | inst =(01000010) clock=(0) , reg1 = 13, reg2 = 21 , reg3 =   9(00001001), reg4 =255(11111111)  ula =  34  MEM[0] =   9
# PC = 11 | inst =(01000010) clock=(1) , reg1 = 13, reg2 = 21 , reg3 =   9(00001001), reg4 =255(11111111)  ula =  34  MEM[0] =   9
# PC = 12 | inst =(01001010) clock=(0) , reg1 = 13, reg2 = 21 , reg3 =  34(00100010), reg4 =255(11111111)  ula =  33  MEM[0] =   9
# PC = 12 | inst =(01001010) clock=(1) , reg1 = 13, reg2 = 21 , reg3 =  34(00100010), reg4 =255(11111111)  ula =  33  MEM[0] =   9
# PC = 13 | inst =(11101001) clock=(0) , reg1 = 13, reg2 = 21 , reg3 =  33(00100001), reg4 =255(11111111)  ula =  23  MEM[0] =   9
# PC = 13 | inst =(11101001) clock=(1) , reg1 = 13, reg2 = 21 , reg3 =  33(00100001), reg4 =255(11111111)  ula =  23  MEM[0] =   9
# PC = 14 | inst =(00100110) clock=(0) , reg1 = 13, reg2 = 21 , reg3 = 161(10100001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 14 | inst =(00100110) clock=(1) , reg1 = 13, reg2 = 21 , reg3 = 161(10100001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 15 | inst =(01000000) clock=(0) , reg1 = 13, reg2 = 21 , reg3 =   0(00000000), reg4 =255(11111111)  ula =  34  MEM[0] =   9
# PC = 15 | inst =(01000000) clock=(1) , reg1 = 13, reg2 = 21 , reg3 =   0(00000000), reg4 =255(11111111)  ula =  34  MEM[0] =   9
# PC = 16 | inst =(11011110) clock=(0) , reg1 = 34, reg2 = 21 , reg3 =   0(00000000), reg4 =255(11111111)  ula = 255  MEM[0] =   9
# PC = 16 | inst =(11011110) clock=(1) , reg1 = 34, reg2 = 21 , reg3 =   0(00000000), reg4 =255(11111111)  ula = 255  MEM[0] =   9
# PC = 17 | inst =(01000001) clock=(0) , reg1 = 34, reg2 = 21 , reg3 =   0(00000000), reg4 =255(11111111)  ula =  55  MEM[0] =   9
# PC = 17 | inst =(01000001) clock=(1) , reg1 = 34, reg2 = 21 , reg3 =   0(00000000), reg4 =255(11111111)  ula =  55  MEM[0] =   9
# PC = 18 | inst =(00010010) clock=(0) , reg1 = 34, reg2 = 55 , reg3 =   0(00000000), reg4 =255(11111111)  ula = 252  MEM[0] =   9
# PC = 18 | inst =(00010010) clock=(1) , reg1 = 34, reg2 = 55 , reg3 =   0(00000000), reg4 =255(11111111)  ula = 252  MEM[0] =   9
# PC = 19 | inst =(11101011) clock=(0) , reg1 = 34, reg2 = 55 , reg3 =   9(00001001), reg4 =255(11111111)  ula =   1  MEM[0] =   9
# PC = 19 | inst =(11101011) clock=(1) , reg1 = 34, reg2 = 55 , reg3 =   9(00001001), reg4 =255(11111111)  ula =   1  MEM[0] =   9
# PC = 20 | inst =(10001101) clock=(0) , reg1 = 34, reg2 = 55 , reg3 =   9(00001001), reg4 =255(11111111)  ula =   3  MEM[0] =   9
# PC = 20 | inst =(10001101) clock=(1) , reg1 = 34, reg2 = 55 , reg3 =   9(00001001), reg4 =255(11111111)  ula =   3  MEM[0] =   9
# PC = 10 | inst =(11101110) clock=(0) , reg1 = 34, reg2 = 55 , reg3 =   9(00001001), reg4 =  0(00000000)  ula =  12  MEM[0] =   9
# PC = 10 | inst =(11101110) clock=(1) , reg1 = 34, reg2 = 55 , reg3 =   9(00001001), reg4 =  0(00000000)  ula =  12  MEM[0] =   9
# PC = 11 | inst =(01000010) clock=(0) , reg1 = 34, reg2 = 55 , reg3 =   9(00001001), reg4 =255(11111111)  ula =  89  MEM[0] =   9
# PC = 11 | inst =(01000010) clock=(1) , reg1 = 34, reg2 = 55 , reg3 =   9(00001001), reg4 =255(11111111)  ula =  89  MEM[0] =   9
# PC = 12 | inst =(01001010) clock=(0) , reg1 = 34, reg2 = 55 , reg3 =  89(01011001), reg4 =255(11111111)  ula =  88  MEM[0] =   9
# PC = 12 | inst =(01001010) clock=(1) , reg1 = 34, reg2 = 55 , reg3 =  89(01011001), reg4 =255(11111111)  ula =  88  MEM[0] =   9
# PC = 13 | inst =(11101001) clock=(0) , reg1 = 34, reg2 = 55 , reg3 =  88(01011000), reg4 =255(11111111)  ula =  57  MEM[0] =   9
# PC = 13 | inst =(11101001) clock=(1) , reg1 = 34, reg2 = 55 , reg3 =  88(01011000), reg4 =255(11111111)  ula =  57  MEM[0] =   9
# PC = 14 | inst =(00100110) clock=(0) , reg1 = 34, reg2 = 55 , reg3 = 216(11011000), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 14 | inst =(00100110) clock=(1) , reg1 = 34, reg2 = 55 , reg3 = 216(11011000), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 15 | inst =(01000000) clock=(0) , reg1 = 34, reg2 = 55 , reg3 =   0(00000000), reg4 =255(11111111)  ula =  89  MEM[0] =   9
# PC = 15 | inst =(01000000) clock=(1) , reg1 = 34, reg2 = 55 , reg3 =   0(00000000), reg4 =255(11111111)  ula =  89  MEM[0] =   9
# PC = 16 | inst =(11011110) clock=(0) , reg1 = 89, reg2 = 55 , reg3 =   0(00000000), reg4 =255(11111111)  ula = 255  MEM[0] =   9
# PC = 16 | inst =(11011110) clock=(1) , reg1 = 89, reg2 = 55 , reg3 =   0(00000000), reg4 =255(11111111)  ula = 255  MEM[0] =   9
# PC = 17 | inst =(01000001) clock=(0) , reg1 = 89, reg2 = 55 , reg3 =   0(00000000), reg4 =255(11111111)  ula = 144  MEM[0] =   9
# PC = 17 | inst =(01000001) clock=(1) , reg1 = 89, reg2 = 55 , reg3 =   0(00000000), reg4 =255(11111111)  ula = 144  MEM[0] =   9
# PC = 18 | inst =(00010010) clock=(0) , reg1 = 89, reg2 =144 , reg3 =   0(00000000), reg4 =255(11111111)  ula = 252  MEM[0] =   9
# PC = 18 | inst =(00010010) clock=(1) , reg1 = 89, reg2 =144 , reg3 =   0(00000000), reg4 =255(11111111)  ula = 252  MEM[0] =   9
# PC = 19 | inst =(11101011) clock=(0) , reg1 = 89, reg2 =144 , reg3 =   9(00001001), reg4 =255(11111111)  ula =   1  MEM[0] =   9
# PC = 19 | inst =(11101011) clock=(1) , reg1 = 89, reg2 =144 , reg3 =   9(00001001), reg4 =255(11111111)  ula =   1  MEM[0] =   9
# PC = 20 | inst =(10001101) clock=(0) , reg1 = 89, reg2 =144 , reg3 =   9(00001001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 20 | inst =(10001101) clock=(1) , reg1 = 89, reg2 =144 , reg3 =   9(00001001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 10 | inst =(11101110) clock=(0) , reg1 = 89, reg2 =144 , reg3 =   9(00001001), reg4 =  0(00000000)  ula =  12  MEM[0] =   9
# PC = 10 | inst =(11101110) clock=(1) , reg1 = 89, reg2 =144 , reg3 =   9(00001001), reg4 =  0(00000000)  ula =  12  MEM[0] =   9
# PC = 11 | inst =(01000010) clock=(0) , reg1 = 89, reg2 =144 , reg3 =   9(00001001), reg4 =255(11111111)  ula = 233  MEM[0] =   9
# PC = 11 | inst =(01000010) clock=(1) , reg1 = 89, reg2 =144 , reg3 =   9(00001001), reg4 =255(11111111)  ula = 233  MEM[0] =   9
# PC = 12 | inst =(01001010) clock=(0) , reg1 = 89, reg2 =144 , reg3 = 233(11101001), reg4 =255(11111111)  ula = 232  MEM[0] =   9
# PC = 12 | inst =(01001010) clock=(1) , reg1 = 89, reg2 =144 , reg3 = 233(11101001), reg4 =255(11111111)  ula = 232  MEM[0] =   9
# PC = 13 | inst =(11101001) clock=(0) , reg1 = 89, reg2 =144 , reg3 = 232(11101000), reg4 =255(11111111)  ula = 146  MEM[0] =   9
# PC = 13 | inst =(11101001) clock=(1) , reg1 = 89, reg2 =144 , reg3 = 232(11101000), reg4 =255(11111111)  ula = 146  MEM[0] =   9
# PC = 14 | inst =(00100110) clock=(0) , reg1 = 89, reg2 =144 , reg3 = 104(01101000), reg4 =255(11111111)  ula =   1  MEM[0] =   9
# PC = 14 | inst =(00100110) clock=(1) , reg1 = 89, reg2 =144 , reg3 = 104(01101000), reg4 =255(11111111)  ula =   1  MEM[0] =   9
# PC = 15 | inst =(01000000) clock=(0) , reg1 = 89, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula = 233  MEM[0] =   9
# PC = 15 | inst =(01000000) clock=(1) , reg1 = 89, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula = 233  MEM[0] =   9
# PC = 16 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 16 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 17 | inst =(11011110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# Compile of memo_instr.v was successful.
# Compile of testenrisc.v was successful.
# 2 compiles, 0 failed with no errors.
# Compile of nRisc.v was successful.
restart -f
# Loading work.testenrisc
# Loading work.nRisc
# Loading work.PC
# Loading work.memo_instr
# Loading work.Soma1bit
# Loading work.Mux2
# ** Warning: (vsim-3008) D:/IntelFPGA/testenrisc.v(46): [CNNODP] - Component name (dut) is not on a downward path.
#    Time: 0 ps  Iteration: 0  Instance: /testenrisc File: D:/IntelFPGA/testenrisc.v
# ** Error: (vsim-3043) D:/IntelFPGA/testenrisc.v(46): Unresolved reference to 'dut' in dut.dut.
#    Time: 0 ps  Iteration: 0  Instance: /testenrisc File: D:/IntelFPGA/testenrisc.v
# Compile of testenrisc.v was successful.
vsim -gui work.testenrisc
# vsim -gui work.testenrisc 
# Start time: 21:17:01 on Jun 29,2023
# Loading work.testenrisc
# Loading work.nRisc
# Loading work.PC
# Loading work.memo_instr
# Loading work.Controle2
# Loading work.Soma1bit
# Loading work.ExtendeSinal
# Loading work.Soma2num
# Loading work.Soma1bitSai3
# Loading work.Concatena1Zeros
# Loading work.MuxReg
# Loading work.BancoREG
# Loading work.Mux2
# Loading work.portaAnd2
# Loading work.portaOr2
# Loading work.Mux3
# Loading work.Mux2fixa1
# Loading work.ULA
# Loading work.portaOr3
# Loading work.Concatena7Zeros
# Loading work.SomaFixa
# Loading work.portaAnd3
# Loading work.DataMEM
run -all
# GetModuleFileName: Não foi possível encontrar o módulo especificado.
# 
# 
# PC= $d | Beq= 00000000 | zero= 0 | and1 =1 | or1 =0 | entr1= 0 | ent2= 00000000 | SelMux= 000000110
# PC= $d | Beq= 00000001 | zero= 0 | and1 =1 | or1 =0 | entr1= 0 | ent2= 00000001 | SelMux= 000001000
# PC= $d | Beq= 00000001 | zero= 0 | and1 =1 | or1 =0 | entr1= 0 | ent2= 00000001 | SelMux= 000000110
# PC= $d | Beq= 00000001 | zero= 0 | and1 =1 | or1 =0 | entr1= 0 | ent2= 00000010 | SelMux= 000001000
# PC= $d | Beq= 00000010 | zero= 0 | and1 =1 | or1 =0 | entr1= 0 | ent2= 00000010 | SelMux= 000000100
# PC= $d | Beq= 00000010 | zero= 0 | and1 =1 | or1 =0 | entr1= 0 | ent2= 00000011 | SelMux= 000000110
# PC= $d | Beq= 00000011 | zero= 0 | and1 =1 | or1 =0 | entr1= 0 | ent2= 00000011 | SelMux= 000001000
# PC= $d | Beq= 00000011 | zero= 0 | and1 =1 | or1 =0 | entr1= 0 | ent2= 00000100 | SelMux= 000001010
# PC= $d | Beq= 00000100 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00000100 | SelMux= 000000000
# PC= $d | Beq= 00000100 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00000101 | SelMux= 000000000
# PC= $d | Beq= 00000101 | zero= 0 | and1 =1 | or1 =0 | entr1= 0 | ent2= 00000101 | SelMux= 000000010
# PC= $d | Beq= 00000101 | zero= 0 | and1 =1 | or1 =0 | entr1= 0 | ent2= 00000110 | SelMux= 000000010
# PC= $d | Beq= 00000110 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00000110 | SelMux= 000000100
# PC= $d | Beq= 00000110 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00000111 | SelMux= 000000110
# PC= $d | Beq= 00000111 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00000111 | SelMux= 000001100
# PC= $d | Beq= 00000111 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00001000 | SelMux= 000001100
# PC= $d | Beq= 00001000 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00001000 | SelMux= 000000000
# PC= $d | Beq= 00001000 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00001001 | SelMux= 000000000
# PC= $d | Beq= 00001001 | zero= 0 | and1 =1 | or1 =0 | entr1= 0 | ent2= 00001001 | SelMux= 000011000
# PC= $d | Beq= 00001001 | zero= 0 | and1 =1 | or1 =0 | entr1= 0 | ent2= 00001010 | SelMux= 000011010
# PC= $d | Beq= 00001010 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00001010 | SelMux= 000000000
# PC= $d | Beq= 00001010 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00001011 | SelMux= 000000000
# PC= $d | Beq= 00001011 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00001011 | SelMux= 000010110
# PC= $d | Beq= 00001011 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00001100 | SelMux= 000011000
# PC= $d | Beq= 00001100 | zero= 0 | and1 =1 | or1 =0 | entr1= 0 | ent2= 00001100 | SelMux= 000011100
# PC= $d | Beq= 00001100 | zero= 0 | and1 =1 | or1 =0 | entr1= 0 | ent2= 00001101 | SelMux= 000011110
# PC= $d | Beq= 00001101 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00001101 | SelMux= 000000000
# PC= $d | Beq= 00001101 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00001110 | SelMux= 000000000
# PC= $d | Beq= 00001110 | zero= 0 | and1 =1 | or1 =0 | entr1= 0 | ent2= 00001110 | SelMux= 000000000
# PC= $d | Beq= 00001110 | zero= 0 | and1 =1 | or1 =0 | entr1= 0 | ent2= 00001111 | SelMux= 000000000
# PC= $d | Beq= 00001111 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00001111 | SelMux= 000011110
# PC= $d | Beq= 00001111 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00010000 | SelMux= 000100000
# PC= $d | Beq= 00010000 | zero= 1 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00010000 | SelMux= 000011110
# PC= $d | Beq= 00010000 | zero= 1 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00010001 | SelMux= 000100000
# PC= $d | Beq= 00010001 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00010001 | SelMux= 000100010
# PC= $d | Beq= 00010001 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00010010 | SelMux= 000100100
# PC= $d | Beq= 00010010 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00010010 | SelMux= 000011100
# PC= $d | Beq= 00010010 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00010011 | SelMux= 000011110
# PC= $d | Beq= 00010011 | zero= 0 | and1 =0 | or1 =0 | entr1= 1 | ent2= 00010011 | SelMux= 000010011
# PC= $d | Beq= 00010011 | zero= 0 | and1 =0 | or1 =0 | entr1= 1 | ent2= 00010100 | SelMux= 000010011
# PC= $d | Beq= 00010100 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00010100 | SelMux= 000101110
# PC= $d | Beq= 00010100 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00001010 | SelMux= 000011010
# PC= $d | Beq= 00001010 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00001010 | SelMux= 000000000
# PC= $d | Beq= 00001010 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00001011 | SelMux= 000000000
# PC= $d | Beq= 00001011 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00001011 | SelMux= 000010110
# PC= $d | Beq= 00001011 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00001100 | SelMux= 000011000
# PC= $d | Beq= 00001100 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00001100 | SelMux= 000011100
# PC= $d | Beq= 00001100 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00001101 | SelMux= 000011110
# PC= $d | Beq= 00001101 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00001101 | SelMux= 000000010
# PC= $d | Beq= 00001101 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00001110 | SelMux= 000000010
# PC= $d | Beq= 00001110 | zero= 0 | and1 =1 | or1 =0 | entr1= 0 | ent2= 00001110 | SelMux= 000000010
# PC= $d | Beq= 00001110 | zero= 0 | and1 =1 | or1 =0 | entr1= 0 | ent2= 00001111 | SelMux= 000000010
# PC= $d | Beq= 00001111 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00001111 | SelMux= 000011110
# PC= $d | Beq= 00001111 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00010000 | SelMux= 000100000
# PC= $d | Beq= 00010000 | zero= 1 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00010000 | SelMux= 000011110
# PC= $d | Beq= 00010000 | zero= 1 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00010001 | SelMux= 000100000
# PC= $d | Beq= 00010001 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00010001 | SelMux= 000100010
# PC= $d | Beq= 00010001 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00010010 | SelMux= 000100100
# PC= $d | Beq= 00010010 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00010010 | SelMux= 000011100
# PC= $d | Beq= 00010010 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00010011 | SelMux= 000011110
# PC= $d | Beq= 00010011 | zero= 0 | and1 =0 | or1 =0 | entr1= 1 | ent2= 00010011 | SelMux= 000010011
# PC= $d | Beq= 00010011 | zero= 0 | and1 =0 | or1 =0 | entr1= 1 | ent2= 00010100 | SelMux= 000010011
# PC= $d | Beq= 00010100 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00010100 | SelMux= 000101110
# PC= $d | Beq= 00010100 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00001010 | SelMux= 000011010
# PC= $d | Beq= 00001010 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00001010 | SelMux= 000000000
# PC= $d | Beq= 00001010 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00001011 | SelMux= 000000000
# PC= $d | Beq= 00001011 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00001011 | SelMux= 000010110
# PC= $d | Beq= 00001011 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00001100 | SelMux= 000011000
# PC= $d | Beq= 00001100 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00001100 | SelMux= 000011100
# PC= $d | Beq= 00001100 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00001101 | SelMux= 000011110
# PC= $d | Beq= 00001101 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00001101 | SelMux= 000001000
# PC= $d | Beq= 00001101 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00001110 | SelMux= 000001000
# PC= $d | Beq= 00001110 | zero= 0 | and1 =1 | or1 =0 | entr1= 0 | ent2= 00001110 | SelMux= 000000110
# PC= $d | Beq= 00001110 | zero= 0 | and1 =1 | or1 =0 | entr1= 0 | ent2= 00001111 | SelMux= 000000110
# PC= $d | Beq= 00001111 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00001111 | SelMux= 000011110
# PC= $d | Beq= 00001111 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00010000 | SelMux= 000100000
# PC= $d | Beq= 00010000 | zero= 1 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00010000 | SelMux= 000011110
# PC= $d | Beq= 00010000 | zero= 1 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00010001 | SelMux= 000100000
# PC= $d | Beq= 00010001 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00010001 | SelMux= 000100010
# PC= $d | Beq= 00010001 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00010010 | SelMux= 000100100
# PC= $d | Beq= 00010010 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00010010 | SelMux= 000011100
# PC= $d | Beq= 00010010 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00010011 | SelMux= 000011110
# PC= $d | Beq= 00010011 | zero= 0 | and1 =0 | or1 =0 | entr1= 1 | ent2= 00010011 | SelMux= 000010011
# PC= $d | Beq= 00010011 | zero= 0 | and1 =0 | or1 =0 | entr1= 1 | ent2= 00010100 | SelMux= 000010011
# PC= $d | Beq= 00010100 | zero= 0 | and1 =1 | or1 =0 | entr1= 0 | ent2= 00010100 | SelMux= 000101110
# PC= $d | Beq= 00010100 | zero= 0 | and1 =1 | or1 =0 | entr1= 0 | ent2= 00001010 | SelMux= 000011010
# PC= $d | Beq= 00001010 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00001010 | SelMux= 000000000
# PC= $d | Beq= 00001010 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00001011 | SelMux= 000000000
# PC= $d | Beq= 00001011 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00001011 | SelMux= 000010110
# PC= $d | Beq= 00001011 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00001100 | SelMux= 000011000
# PC= $d | Beq= 00001100 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00001100 | SelMux= 000011100
# PC= $d | Beq= 00001100 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00001101 | SelMux= 000011110
# PC= $d | Beq= 00001101 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00001101 | SelMux= 000011000
# PC= $d | Beq= 00001101 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00001110 | SelMux= 000011000
# PC= $d | Beq= 00001110 | zero= 0 | and1 =1 | or1 =0 | entr1= 0 | ent2= 00001110 | SelMux= 000010000
# PC= $d | Beq= 00001110 | zero= 0 | and1 =1 | or1 =0 | entr1= 0 | ent2= 00001111 | SelMux= 000010000
# PC= $d | Beq= 00001111 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00001111 | SelMux= 000011110
# PC= $d | Beq= 00001111 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00010000 | SelMux= 000100000
# PC= $d | Beq= 00010000 | zero= 1 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00010000 | SelMux= 000011110
# PC= $d | Beq= 00010000 | zero= 1 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00010001 | SelMux= 000100000
# PC= $d | Beq= 00010001 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00010001 | SelMux= 000100010
# PC= $d | Beq= 00010001 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00010010 | SelMux= 000100100
# PC= $d | Beq= 00010010 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00010010 | SelMux= 000011100
# PC= $d | Beq= 00010010 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00010011 | SelMux= 000011110
# PC= $d | Beq= 00010011 | zero= 0 | and1 =0 | or1 =0 | entr1= 1 | ent2= 00010011 | SelMux= 000010011
# PC= $d | Beq= 00010011 | zero= 0 | and1 =0 | or1 =0 | entr1= 1 | ent2= 00010100 | SelMux= 000010011
# PC= $d | Beq= 00010100 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00010100 | SelMux= 000101110
# PC= $d | Beq= 00010100 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00001010 | SelMux= 000011010
# PC= $d | Beq= 00001010 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00001010 | SelMux= 000000000
# PC= $d | Beq= 00001010 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00001011 | SelMux= 000000000
# PC= $d | Beq= 00001011 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00001011 | SelMux= 000010110
# PC= $d | Beq= 00001011 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00001100 | SelMux= 000011000
# PC= $d | Beq= 00001100 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00001100 | SelMux= 000011100
# PC= $d | Beq= 00001100 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00001101 | SelMux= 000011110
# PC= $d | Beq= 00001101 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00001101 | SelMux= 001000010
# PC= $d | Beq= 00001101 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00001110 | SelMux= 001000010
# PC= $d | Beq= 00001110 | zero= 0 | and1 =1 | or1 =0 | entr1= 0 | ent2= 00001110 | SelMux= 000101010
# PC= $d | Beq= 00001110 | zero= 0 | and1 =1 | or1 =0 | entr1= 0 | ent2= 00001111 | SelMux= 000101010
# PC= $d | Beq= 00001111 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00001111 | SelMux= 000011110
# PC= $d | Beq= 00001111 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00010000 | SelMux= 000100000
# PC= $d | Beq= 00010000 | zero= 1 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00010000 | SelMux= 000011110
# PC= $d | Beq= 00010000 | zero= 1 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00010001 | SelMux= 000100000
# PC= $d | Beq= 00010001 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00010001 | SelMux= 000100010
# PC= $d | Beq= 00010001 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00010010 | SelMux= 000100100
# PC= $d | Beq= 00010010 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00010010 | SelMux= 000011100
# PC= $d | Beq= 00010010 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00010011 | SelMux= 000011110
# PC= $d | Beq= 00010011 | zero= 0 | and1 =0 | or1 =0 | entr1= 1 | ent2= 00010011 | SelMux= 000010011
# PC= $d | Beq= 00010011 | zero= 0 | and1 =0 | or1 =0 | entr1= 1 | ent2= 00010100 | SelMux= 000010011
# PC= $d | Beq= 00010100 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00010100 | SelMux= 000101110
# PC= $d | Beq= 00010100 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00001010 | SelMux= 000011010
# PC= $d | Beq= 00001010 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00001010 | SelMux= 000000000
# PC= $d | Beq= 00001010 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00001011 | SelMux= 000000000
# PC= $d | Beq= 00001011 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00001011 | SelMux= 000010110
# PC= $d | Beq= 00001011 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00001100 | SelMux= 000011000
# PC= $d | Beq= 00001100 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00001100 | SelMux= 000011100
# PC= $d | Beq= 00001100 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00001101 | SelMux= 000011110
# PC= $d | Beq= 00001101 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00001101 | SelMux= 010110000
# PC= $d | Beq= 00001101 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00001110 | SelMux= 010110000
# PC= $d | Beq= 00001110 | zero= 0 | and1 =1 | or1 =0 | entr1= 0 | ent2= 00001110 | SelMux= 001101110
# PC= $d | Beq= 00001110 | zero= 0 | and1 =1 | or1 =0 | entr1= 0 | ent2= 00001111 | SelMux= 001101110
# PC= $d | Beq= 00001111 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00001111 | SelMux= 000011110
# PC= $d | Beq= 00001111 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00010000 | SelMux= 000100000
# PC= $d | Beq= 00010000 | zero= 1 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00010000 | SelMux= 000011110
# PC= $d | Beq= 00010000 | zero= 1 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00010001 | SelMux= 000100000
# PC= $d | Beq= 00010001 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00010001 | SelMux= 000100010
# PC= $d | Beq= 00010001 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00010010 | SelMux= 000100100
# PC= $d | Beq= 00010010 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00010010 | SelMux= 000011100
# PC= $d | Beq= 00010010 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00010011 | SelMux= 000011110
# PC= $d | Beq= 00010011 | zero= 0 | and1 =0 | or1 =0 | entr1= 1 | ent2= 00010011 | SelMux= 000010011
# PC= $d | Beq= 00010011 | zero= 0 | and1 =0 | or1 =0 | entr1= 1 | ent2= 00010100 | SelMux= 000010011
# PC= $d | Beq= 00010100 | zero= 0 | and1 =1 | or1 =0 | entr1= 0 | ent2= 00010100 | SelMux= 000101110
# PC= $d | Beq= 00010100 | zero= 0 | and1 =1 | or1 =0 | entr1= 0 | ent2= 00001010 | SelMux= 000011010
# PC= $d | Beq= 00001010 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00001010 | SelMux= 000000000
# PC= $d | Beq= 00001010 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00001011 | SelMux= 000000000
# PC= $d | Beq= 00001011 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00001011 | SelMux= 000010110
# PC= $d | Beq= 00001011 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00001100 | SelMux= 000011000
# PC= $d | Beq= 00001100 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00001100 | SelMux= 000011100
# PC= $d | Beq= 00001100 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00001101 | SelMux= 000011110
# PC= $d | Beq= 00001101 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00001101 | SelMux= 111010000
# PC= $d | Beq= 00001101 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00001110 | SelMux= 111010000
# PC= $d | Beq= 00001110 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00001110 | SelMux= 100100000
# PC= $d | Beq= 00001110 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00001111 | SelMux= 100100000
# PC= $d | Beq= 00001111 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00001111 | SelMux= 000011110
# PC= $d | Beq= 00001111 | zero= 0 | and1 =0 | or1 =0 | entr1= 0 | ent2= 00010000 | SelMux= 000100000
# PC= $d | Beq= 00010000 | zero= 1 | and1 =1 | or1 =1 | entr1= 1 | ent2= 00010000 | SelMux= 000011111
# PC= $d | Beq= 00010000 | zero= 1 | and1 =1 | or1 =1 | entr1= 1 | ent2= 00010001 | SelMux= 000100001
# PC= $d | Beq= 00010001 | zero= 1 | and1 =1 | or1 =1 | entr1= 1 | ent2= 00010001 | SelMux= 000100001
run -all
# Compile of testenrisc.v was successful.
restart -f
# Loading work.testenrisc
run -all
# GetModuleFileName: Não foi possível encontrar o módulo especificado.
# 
# 
# PC=   0 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1= 00000000 | ent2= 00000011 | SelMux= 0
# PC=   1 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1= 00000001 | ent2= 00000100 | SelMux= 0
# PC=   1 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1= 00000001 | ent2= 00000011 | SelMux= 0
# PC=   1 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1= 00000010 | ent2= 00000100 | SelMux= 0
# PC=   2 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1= 00000010 | ent2= 00000010 | SelMux= 0
# PC=   2 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1= 00000011 | ent2= 00000011 | SelMux= 0
# PC=   3 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1= 00000011 | ent2= 00000100 | SelMux= 0
# PC=   3 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1= 00000100 | ent2= 00000101 | SelMux= 0
# PC=   4 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00000100 | ent2= 00000000 | SelMux= 0
# PC=   4 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00000101 | ent2= 00000000 | SelMux= 0
# PC=   5 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1= 00000101 | ent2= 00000001 | SelMux= 0
# PC=   5 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1= 00000110 | ent2= 00000001 | SelMux= 0
# PC=   6 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00000110 | ent2= 00000010 | SelMux= 0
# PC=   6 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00000111 | ent2= 00000011 | SelMux= 0
# PC=   7 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00000111 | ent2= 00000110 | SelMux= 0
# PC=   7 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00001000 | ent2= 00000110 | SelMux= 0
# PC=   8 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00001000 | ent2= 00000000 | SelMux= 0
# PC=   8 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00001001 | ent2= 00000000 | SelMux= 0
# PC=   9 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1= 00001001 | ent2= 00001100 | SelMux= 0
# PC=   9 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1= 00001010 | ent2= 00001101 | SelMux= 0
# PC=  10 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00001010 | ent2= 00000000 | SelMux= 0
# PC=  10 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00001011 | ent2= 00000000 | SelMux= 0
# PC=  11 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00001011 | ent2= 00001011 | SelMux= 0
# PC=  11 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00001100 | ent2= 00001100 | SelMux= 0
# PC=  12 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1= 00001100 | ent2= 00001110 | SelMux= 0
# PC=  12 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1= 00001101 | ent2= 00001111 | SelMux= 0
# PC=  13 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00001101 | ent2= 00000000 | SelMux= 0
# PC=  13 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00001110 | ent2= 00000000 | SelMux= 0
# PC=  14 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1= 00001110 | ent2= 00000000 | SelMux= 0
# PC=  14 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1= 00001111 | ent2= 00000000 | SelMux= 0
# PC=  15 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00001111 | ent2= 00001111 | SelMux= 0
# PC=  15 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00010000 | ent2= 00010000 | SelMux= 0
# PC=  16 | Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1= 00010000 | ent2= 00001111 | SelMux= 0
# PC=  16 | Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1= 00010001 | ent2= 00010000 | SelMux= 0
# PC=  17 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00010001 | ent2= 00010001 | SelMux= 0
# PC=  17 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00010010 | ent2= 00010010 | SelMux= 0
# PC=  18 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00010010 | ent2= 00001110 | SelMux= 0
# PC=  18 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00010011 | ent2= 00001111 | SelMux= 0
# PC=  19 | Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1= 00010011 | ent2= 00001001 | SelMux= 1
# PC=  19 | Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1= 00010100 | ent2= 00001001 | SelMux= 1
# PC=  20 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00010100 | ent2= 00010111 | SelMux= 0
# PC=  20 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00001010 | ent2= 00001101 | SelMux= 0
# PC=  10 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00001010 | ent2= 00000000 | SelMux= 0
# PC=  10 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00001011 | ent2= 00000000 | SelMux= 0
# PC=  11 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00001011 | ent2= 00001011 | SelMux= 0
# PC=  11 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00001100 | ent2= 00001100 | SelMux= 0
# PC=  12 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00001100 | ent2= 00001110 | SelMux= 0
# PC=  12 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00001101 | ent2= 00001111 | SelMux= 0
# PC=  13 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00001101 | ent2= 00000001 | SelMux= 0
# PC=  13 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00001110 | ent2= 00000001 | SelMux= 0
# PC=  14 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1= 00001110 | ent2= 00000001 | SelMux= 0
# PC=  14 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1= 00001111 | ent2= 00000001 | SelMux= 0
# PC=  15 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00001111 | ent2= 00001111 | SelMux= 0
# PC=  15 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00010000 | ent2= 00010000 | SelMux= 0
# PC=  16 | Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1= 00010000 | ent2= 00001111 | SelMux= 0
# PC=  16 | Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1= 00010001 | ent2= 00010000 | SelMux= 0
# PC=  17 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00010001 | ent2= 00010001 | SelMux= 0
# PC=  17 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00010010 | ent2= 00010010 | SelMux= 0
# PC=  18 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00010010 | ent2= 00001110 | SelMux= 0
# PC=  18 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00010011 | ent2= 00001111 | SelMux= 0
# PC=  19 | Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1= 00010011 | ent2= 00001001 | SelMux= 1
# PC=  19 | Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1= 00010100 | ent2= 00001001 | SelMux= 1
# PC=  20 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00010100 | ent2= 00010111 | SelMux= 0
# PC=  20 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00001010 | ent2= 00001101 | SelMux= 0
# PC=  10 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00001010 | ent2= 00000000 | SelMux= 0
# PC=  10 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00001011 | ent2= 00000000 | SelMux= 0
# PC=  11 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00001011 | ent2= 00001011 | SelMux= 0
# PC=  11 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00001100 | ent2= 00001100 | SelMux= 0
# PC=  12 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00001100 | ent2= 00001110 | SelMux= 0
# PC=  12 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00001101 | ent2= 00001111 | SelMux= 0
# PC=  13 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00001101 | ent2= 00000100 | SelMux= 0
# PC=  13 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00001110 | ent2= 00000100 | SelMux= 0
# PC=  14 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1= 00001110 | ent2= 00000011 | SelMux= 0
# PC=  14 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1= 00001111 | ent2= 00000011 | SelMux= 0
# PC=  15 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00001111 | ent2= 00001111 | SelMux= 0
# PC=  15 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00010000 | ent2= 00010000 | SelMux= 0
# PC=  16 | Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1= 00010000 | ent2= 00001111 | SelMux= 0
# PC=  16 | Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1= 00010001 | ent2= 00010000 | SelMux= 0
# PC=  17 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00010001 | ent2= 00010001 | SelMux= 0
# PC=  17 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00010010 | ent2= 00010010 | SelMux= 0
# PC=  18 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00010010 | ent2= 00001110 | SelMux= 0
# PC=  18 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00010011 | ent2= 00001111 | SelMux= 0
# PC=  19 | Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1= 00010011 | ent2= 00001001 | SelMux= 1
# PC=  19 | Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1= 00010100 | ent2= 00001001 | SelMux= 1
# PC=  20 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1= 00010100 | ent2= 00010111 | SelMux= 0
# PC=  20 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1= 00001010 | ent2= 00001101 | SelMux= 0
# PC=  10 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00001010 | ent2= 00000000 | SelMux= 0
# PC=  10 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00001011 | ent2= 00000000 | SelMux= 0
# PC=  11 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00001011 | ent2= 00001011 | SelMux= 0
# PC=  11 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00001100 | ent2= 00001100 | SelMux= 0
# PC=  12 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00001100 | ent2= 00001110 | SelMux= 0
# PC=  12 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00001101 | ent2= 00001111 | SelMux= 0
# PC=  13 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00001101 | ent2= 00001100 | SelMux= 0
# PC=  13 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00001110 | ent2= 00001100 | SelMux= 0
# PC=  14 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1= 00001110 | ent2= 00001000 | SelMux= 0
# PC=  14 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1= 00001111 | ent2= 00001000 | SelMux= 0
# PC=  15 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00001111 | ent2= 00001111 | SelMux= 0
# PC=  15 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00010000 | ent2= 00010000 | SelMux= 0
# PC=  16 | Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1= 00010000 | ent2= 00001111 | SelMux= 0
# PC=  16 | Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1= 00010001 | ent2= 00010000 | SelMux= 0
# PC=  17 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00010001 | ent2= 00010001 | SelMux= 0
# PC=  17 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00010010 | ent2= 00010010 | SelMux= 0
# PC=  18 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00010010 | ent2= 00001110 | SelMux= 0
# PC=  18 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00010011 | ent2= 00001111 | SelMux= 0
# PC=  19 | Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1= 00010011 | ent2= 00001001 | SelMux= 1
# PC=  19 | Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1= 00010100 | ent2= 00001001 | SelMux= 1
# PC=  20 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00010100 | ent2= 00010111 | SelMux= 0
# PC=  20 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00001010 | ent2= 00001101 | SelMux= 0
# PC=  10 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00001010 | ent2= 00000000 | SelMux= 0
# PC=  10 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00001011 | ent2= 00000000 | SelMux= 0
# PC=  11 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00001011 | ent2= 00001011 | SelMux= 0
# PC=  11 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00001100 | ent2= 00001100 | SelMux= 0
# PC=  12 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00001100 | ent2= 00001110 | SelMux= 0
# PC=  12 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00001101 | ent2= 00001111 | SelMux= 0
# PC=  13 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00001101 | ent2= 00100001 | SelMux= 0
# PC=  13 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00001110 | ent2= 00100001 | SelMux= 0
# PC=  14 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1= 00001110 | ent2= 00010101 | SelMux= 0
# PC=  14 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1= 00001111 | ent2= 00010101 | SelMux= 0
# PC=  15 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00001111 | ent2= 00001111 | SelMux= 0
# PC=  15 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00010000 | ent2= 00010000 | SelMux= 0
# PC=  16 | Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1= 00010000 | ent2= 00001111 | SelMux= 0
# PC=  16 | Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1= 00010001 | ent2= 00010000 | SelMux= 0
# PC=  17 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00010001 | ent2= 00010001 | SelMux= 0
# PC=  17 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00010010 | ent2= 00010010 | SelMux= 0
# PC=  18 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00010010 | ent2= 00001110 | SelMux= 0
# PC=  18 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00010011 | ent2= 00001111 | SelMux= 0
# PC=  19 | Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1= 00010011 | ent2= 00001001 | SelMux= 1
# PC=  19 | Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1= 00010100 | ent2= 00001001 | SelMux= 1
# PC=  20 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00010100 | ent2= 00010111 | SelMux= 0
# PC=  20 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00001010 | ent2= 00001101 | SelMux= 0
# PC=  10 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00001010 | ent2= 00000000 | SelMux= 0
# PC=  10 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00001011 | ent2= 00000000 | SelMux= 0
# PC=  11 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00001011 | ent2= 00001011 | SelMux= 0
# PC=  11 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00001100 | ent2= 00001100 | SelMux= 0
# PC=  12 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00001100 | ent2= 00001110 | SelMux= 0
# PC=  12 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00001101 | ent2= 00001111 | SelMux= 0
# PC=  13 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00001101 | ent2= 01011000 | SelMux= 0
# PC=  13 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00001110 | ent2= 01011000 | SelMux= 0
# PC=  14 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1= 00001110 | ent2= 00110111 | SelMux= 0
# PC=  14 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1= 00001111 | ent2= 00110111 | SelMux= 0
# PC=  15 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00001111 | ent2= 00001111 | SelMux= 0
# PC=  15 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00010000 | ent2= 00010000 | SelMux= 0
# PC=  16 | Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1= 00010000 | ent2= 00001111 | SelMux= 0
# PC=  16 | Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1= 00010001 | ent2= 00010000 | SelMux= 0
# PC=  17 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00010001 | ent2= 00010001 | SelMux= 0
# PC=  17 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00010010 | ent2= 00010010 | SelMux= 0
# PC=  18 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00010010 | ent2= 00001110 | SelMux= 0
# PC=  18 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00010011 | ent2= 00001111 | SelMux= 0
# PC=  19 | Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1= 00010011 | ent2= 00001001 | SelMux= 1
# PC=  19 | Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1= 00010100 | ent2= 00001001 | SelMux= 1
# PC=  20 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1= 00010100 | ent2= 00010111 | SelMux= 0
# PC=  20 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1= 00001010 | ent2= 00001101 | SelMux= 0
# PC=  10 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00001010 | ent2= 00000000 | SelMux= 0
# PC=  10 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00001011 | ent2= 00000000 | SelMux= 0
# PC=  11 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00001011 | ent2= 00001011 | SelMux= 0
# PC=  11 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00001100 | ent2= 00001100 | SelMux= 0
# PC=  12 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00001100 | ent2= 00001110 | SelMux= 0
# PC=  12 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00001101 | ent2= 00001111 | SelMux= 0
# PC=  13 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00001101 | ent2= 11101000 | SelMux= 0
# PC=  13 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00001110 | ent2= 11101000 | SelMux= 0
# PC=  14 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00001110 | ent2= 10010000 | SelMux= 0
# PC=  14 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00001111 | ent2= 10010000 | SelMux= 0
# PC=  15 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00001111 | ent2= 00001111 | SelMux= 0
# PC=  15 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1= 00010000 | ent2= 00010000 | SelMux= 0
# PC=  16 | Beq= 1 | zero= 1 | and1 =1 | or1 =1 | entr1= 00010000 | ent2= 00001111 | SelMux= 1
# PC=  16 | Beq= 1 | zero= 1 | and1 =1 | or1 =1 | entr1= 00010001 | ent2= 00010000 | SelMux= 1
# PC=  17 | Beq= 1 | zero= 1 | and1 =1 | or1 =1 | entr1= 00010001 | ent2= 00010000 | SelMux= 1
# Compile of testenrisc.v was successful.
restart -f
# Loading work.testenrisc
run -all
# GetModuleFileName: Não foi possível encontrar o módulo especificado.
# 
# 
# PC=   0 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=   0 | ent2=   3 | SelMux= 0
# PC=   1 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=   1 | ent2=   4 | SelMux= 0
# PC=   1 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=   1 | ent2=   3 | SelMux= 0
# PC=   1 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=   2 | ent2=   4 | SelMux= 0
# PC=   2 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=   2 | ent2=   2 | SelMux= 0
# PC=   2 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=   3 | ent2=   3 | SelMux= 0
# PC=   3 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=   3 | ent2=   4 | SelMux= 0
# PC=   3 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=   4 | ent2=   5 | SelMux= 0
# PC=   4 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=   4 | ent2=   0 | SelMux= 0
# PC=   4 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=   5 | ent2=   0 | SelMux= 0
# PC=   5 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=   5 | ent2=   1 | SelMux= 0
# PC=   5 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=   6 | ent2=   1 | SelMux= 0
# PC=   6 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=   6 | ent2=   2 | SelMux= 0
# PC=   6 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=   7 | ent2=   3 | SelMux= 0
# PC=   7 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=   7 | ent2=   6 | SelMux= 0
# PC=   7 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=   8 | ent2=   6 | SelMux= 0
# PC=   8 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=   8 | ent2=   0 | SelMux= 0
# PC=   8 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=   9 | ent2=   0 | SelMux= 0
# PC=   9 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=   9 | ent2=  12 | SelMux= 0
# PC=   9 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  10 | ent2=  13 | SelMux= 0
# PC=  10 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  10 | ent2=   0 | SelMux= 0
# PC=  10 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=   0 | SelMux= 0
# PC=  11 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=  11 | SelMux= 0
# PC=  11 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  12 | SelMux= 0
# PC=  12 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  12 | ent2=  14 | SelMux= 0
# PC=  12 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  13 | ent2=  15 | SelMux= 0
# PC=  13 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2=   0 | SelMux= 0
# PC=  13 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  14 | ent2=   0 | SelMux= 0
# PC=  14 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  14 | ent2=   0 | SelMux= 0
# PC=  14 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  15 | ent2=   0 | SelMux= 0
# PC=  15 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  15 | ent2=  15 | SelMux= 0
# PC=  15 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  16 | SelMux= 0
# PC=  16 | Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  15 | SelMux= 0
# PC=  16 | Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  16 | SelMux= 0
# PC=  17 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  17 | SelMux= 0
# PC=  17 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  18 | SelMux= 0
# PC=  18 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  14 | SelMux= 0
# PC=  18 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  19 | ent2=  15 | SelMux= 0
# PC=  19 | Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1=  19 | ent2=   9 | SelMux= 1
# PC=  19 | Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1=  20 | ent2=   9 | SelMux= 1
# PC=  20 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  20 | ent2=  23 | SelMux= 0
# PC=  20 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  10 | ent2=  13 | SelMux= 0
# PC=  10 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  10 | ent2=   0 | SelMux= 0
# PC=  10 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=   0 | SelMux= 0
# PC=  11 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=  11 | SelMux= 0
# PC=  11 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  12 | SelMux= 0
# PC=  12 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  14 | SelMux= 0
# PC=  12 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2=  15 | SelMux= 0
# PC=  13 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2=   1 | SelMux= 0
# PC=  13 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  14 | ent2=   1 | SelMux= 0
# PC=  14 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  14 | ent2=   1 | SelMux= 0
# PC=  14 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  15 | ent2=   1 | SelMux= 0
# PC=  15 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  15 | ent2=  15 | SelMux= 0
# PC=  15 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  16 | SelMux= 0
# PC=  16 | Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  15 | SelMux= 0
# PC=  16 | Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  16 | SelMux= 0
# PC=  17 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  17 | SelMux= 0
# PC=  17 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  18 | SelMux= 0
# PC=  18 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  14 | SelMux= 0
# PC=  18 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  19 | ent2=  15 | SelMux= 0
# PC=  19 | Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1=  19 | ent2=   9 | SelMux= 1
# PC=  19 | Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1=  20 | ent2=   9 | SelMux= 1
# PC=  20 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  20 | ent2=  23 | SelMux= 0
# PC=  20 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  10 | ent2=  13 | SelMux= 0
# PC=  10 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  10 | ent2=   0 | SelMux= 0
# PC=  10 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=   0 | SelMux= 0
# PC=  11 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=  11 | SelMux= 0
# PC=  11 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  12 | SelMux= 0
# PC=  12 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  14 | SelMux= 0
# PC=  12 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2=  15 | SelMux= 0
# PC=  13 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2=   4 | SelMux= 0
# PC=  13 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  14 | ent2=   4 | SelMux= 0
# PC=  14 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  14 | ent2=   3 | SelMux= 0
# PC=  14 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  15 | ent2=   3 | SelMux= 0
# PC=  15 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  15 | ent2=  15 | SelMux= 0
# PC=  15 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  16 | SelMux= 0
# PC=  16 | Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  15 | SelMux= 0
# PC=  16 | Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  16 | SelMux= 0
# PC=  17 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  17 | SelMux= 0
# PC=  17 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  18 | SelMux= 0
# PC=  18 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  14 | SelMux= 0
# PC=  18 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  19 | ent2=  15 | SelMux= 0
# PC=  19 | Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1=  19 | ent2=   9 | SelMux= 1
# PC=  19 | Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1=  20 | ent2=   9 | SelMux= 1
# PC=  20 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  20 | ent2=  23 | SelMux= 0
# PC=  20 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  10 | ent2=  13 | SelMux= 0
# PC=  10 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  10 | ent2=   0 | SelMux= 0
# PC=  10 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=   0 | SelMux= 0
# PC=  11 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=  11 | SelMux= 0
# PC=  11 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  12 | SelMux= 0
# PC=  12 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  14 | SelMux= 0
# PC=  12 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2=  15 | SelMux= 0
# PC=  13 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2=  12 | SelMux= 0
# PC=  13 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  14 | ent2=  12 | SelMux= 0
# PC=  14 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  14 | ent2=   8 | SelMux= 0
# PC=  14 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  15 | ent2=   8 | SelMux= 0
# PC=  15 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  15 | ent2=  15 | SelMux= 0
# PC=  15 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  16 | SelMux= 0
# PC=  16 | Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  15 | SelMux= 0
# PC=  16 | Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  16 | SelMux= 0
# PC=  17 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  17 | SelMux= 0
# PC=  17 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  18 | SelMux= 0
# PC=  18 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  14 | SelMux= 0
# PC=  18 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  19 | ent2=  15 | SelMux= 0
# PC=  19 | Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1=  19 | ent2=   9 | SelMux= 1
# PC=  19 | Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1=  20 | ent2=   9 | SelMux= 1
# PC=  20 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  20 | ent2=  23 | SelMux= 0
# PC=  20 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  10 | ent2=  13 | SelMux= 0
# PC=  10 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  10 | ent2=   0 | SelMux= 0
# PC=  10 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=   0 | SelMux= 0
# PC=  11 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=  11 | SelMux= 0
# PC=  11 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  12 | SelMux= 0
# PC=  12 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  14 | SelMux= 0
# PC=  12 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2=  15 | SelMux= 0
# PC=  13 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2=  33 | SelMux= 0
# PC=  13 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  14 | ent2=  33 | SelMux= 0
# PC=  14 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  14 | ent2=  21 | SelMux= 0
# PC=  14 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  15 | ent2=  21 | SelMux= 0
# PC=  15 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  15 | ent2=  15 | SelMux= 0
# PC=  15 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  16 | SelMux= 0
# PC=  16 | Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  15 | SelMux= 0
# PC=  16 | Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  16 | SelMux= 0
# PC=  17 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  17 | SelMux= 0
# PC=  17 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  18 | SelMux= 0
# PC=  18 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  14 | SelMux= 0
# PC=  18 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  19 | ent2=  15 | SelMux= 0
# PC=  19 | Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1=  19 | ent2=   9 | SelMux= 1
# PC=  19 | Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1=  20 | ent2=   9 | SelMux= 1
# PC=  20 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  20 | ent2=  23 | SelMux= 0
# PC=  20 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  10 | ent2=  13 | SelMux= 0
# PC=  10 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  10 | ent2=   0 | SelMux= 0
# PC=  10 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=   0 | SelMux= 0
# PC=  11 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=  11 | SelMux= 0
# PC=  11 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  12 | SelMux= 0
# PC=  12 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  14 | SelMux= 0
# PC=  12 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2=  15 | SelMux= 0
# PC=  13 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2=  88 | SelMux= 0
# PC=  13 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  14 | ent2=  88 | SelMux= 0
# PC=  14 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  14 | ent2=  55 | SelMux= 0
# PC=  14 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  15 | ent2=  55 | SelMux= 0
# PC=  15 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  15 | ent2=  15 | SelMux= 0
# PC=  15 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  16 | SelMux= 0
# PC=  16 | Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  15 | SelMux= 0
# PC=  16 | Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  16 | SelMux= 0
# PC=  17 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  17 | SelMux= 0
# PC=  17 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  18 | SelMux= 0
# PC=  18 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  14 | SelMux= 0
# PC=  18 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  19 | ent2=  15 | SelMux= 0
# PC=  19 | Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1=  19 | ent2=   9 | SelMux= 1
# PC=  19 | Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1=  20 | ent2=   9 | SelMux= 1
# PC=  20 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  20 | ent2=  23 | SelMux= 0
# PC=  20 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  10 | ent2=  13 | SelMux= 0
# PC=  10 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  10 | ent2=   0 | SelMux= 0
# PC=  10 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=   0 | SelMux= 0
# PC=  11 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=  11 | SelMux= 0
# PC=  11 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  12 | SelMux= 0
# PC=  12 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  14 | SelMux= 0
# PC=  12 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2=  15 | SelMux= 0
# PC=  13 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2= 232 | SelMux= 0
# PC=  13 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  14 | ent2= 232 | SelMux= 0
# PC=  14 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  14 | ent2= 144 | SelMux= 0
# PC=  14 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  15 | ent2= 144 | SelMux= 0
# PC=  15 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  15 | ent2=  15 | SelMux= 0
# PC=  15 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  16 | SelMux= 0
# PC=  16 | Beq= 1 | zero= 1 | and1 =1 | or1 =1 | entr1=  16 | ent2=  15 | SelMux= 1
# PC=  16 | Beq= 1 | zero= 1 | and1 =1 | or1 =1 | entr1=  17 | ent2=  16 | SelMux= 1
# PC=  17 | Beq= 1 | zero= 1 | and1 =1 | or1 =1 | entr1=  17 | ent2=  16 | SelMux= 1
# Compile of testenrisc.v was successful.
restart -f
# Loading work.testenrisc
run -all
# GetModuleFileName: Não foi possível encontrar o módulo especificado.
# 
# 
# PC=   0 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=   0 | ent2=   3 | SelMux= 0 || muxA-> ent1=  3 | ent2=  0 
# PC=   1 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=   1 | ent2=   4 | SelMux= 0 || muxA-> ent1=  4 | ent2=  0 
# PC=   1 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=   1 | ent2=   3 | SelMux= 0 || muxA-> ent1=  3 | ent2=  0 
# PC=   1 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=   2 | ent2=   4 | SelMux= 0 || muxA-> ent1=  4 | ent2=  0 
# PC=   2 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=   2 | ent2=   2 | SelMux= 0 || muxA-> ent1=  2 | ent2=  0 
# PC=   2 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=   3 | ent2=   3 | SelMux= 0 || muxA-> ent1=  3 | ent2=  0 
# PC=   3 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=   3 | ent2=   4 | SelMux= 0 || muxA-> ent1=  4 | ent2=  0 
# PC=   3 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=   4 | ent2=   5 | SelMux= 0 || muxA-> ent1=  5 | ent2=  0 
# PC=   4 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=   4 | ent2=   0 | SelMux= 0 || muxA-> ent1=  5 | ent2=  0 
# PC=   4 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=   5 | ent2=   0 | SelMux= 0 || muxA-> ent1=  6 | ent2=  0 
# PC=   5 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=   5 | ent2=   1 | SelMux= 0 || muxA-> ent1=  5 | ent2=  1 
# PC=   5 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=   6 | ent2=   1 | SelMux= 0 || muxA-> ent1=  6 | ent2=  1 
# PC=   6 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=   6 | ent2=   2 | SelMux= 0 || muxA-> ent1=  2 | ent2=  0 
# PC=   6 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=   7 | ent2=   3 | SelMux= 0 || muxA-> ent1=  3 | ent2=  0 
# PC=   7 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=   7 | ent2=   6 | SelMux= 0 || muxA-> ent1= 10 | ent2=  6 
# PC=   7 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=   8 | ent2=   6 | SelMux= 0 || muxA-> ent1= 11 | ent2=  6 
# PC=   8 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=   8 | ent2=   0 | SelMux= 0 || muxA-> ent1=  9 | ent2=  0 
# PC=   8 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=   9 | ent2=   0 | SelMux= 0 || muxA-> ent1= 10 | ent2=  0 
# PC=   9 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=   9 | ent2=  12 | SelMux= 0 || muxA-> ent1= 12 | ent2=  9 
# PC=   9 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  10 | ent2=  13 | SelMux= 0 || muxA-> ent1= 13 | ent2=  9 
# PC=  10 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  10 | ent2=   0 | SelMux= 0 || muxA-> ent1= 13 | ent2=  0 
# PC=  10 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=   0 | SelMux= 0 || muxA-> ent1= 14 | ent2=  0 
# PC=  11 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=  11 | SelMux= 0 || muxA-> ent1= 11 | ent2=  1 
# PC=  11 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  12 | SelMux= 0 || muxA-> ent1= 12 | ent2=  1 
# PC=  12 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  12 | ent2=  14 | SelMux= 0 || muxA-> ent1= 14 | ent2=  1 
# PC=  12 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  13 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  1 
# PC=  13 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2=   0 | SelMux= 0 || muxA-> ent1= 15 | ent2=  0 
# PC=  13 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  14 | ent2=   0 | SelMux= 0 || muxA-> ent1= 16 | ent2=  0 
# PC=  14 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  14 | ent2=   0 | SelMux= 0 || muxA-> ent1= 15 | ent2=  0 
# PC=  14 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  15 | ent2=   0 | SelMux= 0 || muxA-> ent1= 16 | ent2=  0 
# PC=  15 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  15 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  1 
# PC=  15 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  16 | SelMux= 0 || muxA-> ent1= 16 | ent2=  1 
# PC=  16 | Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  0 
# PC=  16 | Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  16 | SelMux= 0 || muxA-> ent1= 16 | ent2=  0 
# PC=  17 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  17 | SelMux= 0 || muxA-> ent1= 17 | ent2=  1 
# PC=  17 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  18 | SelMux= 0 || muxA-> ent1= 18 | ent2=  1 
# PC=  18 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  14 | SelMux= 0 || muxA-> ent1= 14 | ent2=  0 
# PC=  18 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  19 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  0 
# PC=  19 | Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1=  19 | ent2=   9 | SelMux= 1 || muxA-> ent1= 21 | ent2=  9 
# PC=  19 | Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1=  20 | ent2=   9 | SelMux= 1 || muxA-> ent1= 22 | ent2=  9 
# PC=  20 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  20 | ent2=  23 | SelMux= 0 || muxA-> ent1= 23 | ent2=255 
# PC=  20 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  10 | ent2=  13 | SelMux= 0 || muxA-> ent1= 13 | ent2=255 
# PC=  10 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  10 | ent2=   0 | SelMux= 0 || muxA-> ent1= 13 | ent2=  0 
# PC=  10 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=   0 | SelMux= 0 || muxA-> ent1= 14 | ent2=  0 
# PC=  11 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=  11 | SelMux= 0 || muxA-> ent1= 11 | ent2=  1 
# PC=  11 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  12 | SelMux= 0 || muxA-> ent1= 12 | ent2=  1 
# PC=  12 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  14 | SelMux= 0 || muxA-> ent1= 14 | ent2=  2 
# PC=  12 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  2 
# PC=  13 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2=   1 | SelMux= 0 || muxA-> ent1= 15 | ent2=  1 
# PC=  13 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  14 | ent2=   1 | SelMux= 0 || muxA-> ent1= 16 | ent2=  1 
# PC=  14 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  14 | ent2=   1 | SelMux= 0 || muxA-> ent1= 15 | ent2=  1 
# PC=  14 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  15 | ent2=   1 | SelMux= 0 || muxA-> ent1= 16 | ent2=  1 
# PC=  15 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  15 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  1 
# PC=  15 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  16 | SelMux= 0 || muxA-> ent1= 16 | ent2=  1 
# PC=  16 | Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  1 
# PC=  16 | Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  16 | SelMux= 0 || muxA-> ent1= 16 | ent2=  1 
# PC=  17 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  17 | SelMux= 0 || muxA-> ent1= 17 | ent2=  2 
# PC=  17 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  18 | SelMux= 0 || muxA-> ent1= 18 | ent2=  2 
# PC=  18 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  14 | SelMux= 0 || muxA-> ent1= 14 | ent2=  0 
# PC=  18 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  19 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  0 
# PC=  19 | Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1=  19 | ent2=   9 | SelMux= 1 || muxA-> ent1= 21 | ent2=  9 
# PC=  19 | Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1=  20 | ent2=   9 | SelMux= 1 || muxA-> ent1= 22 | ent2=  9 
# PC=  20 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  20 | ent2=  23 | SelMux= 0 || muxA-> ent1= 23 | ent2=255 
# PC=  20 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  10 | ent2=  13 | SelMux= 0 || muxA-> ent1= 13 | ent2=255 
# PC=  10 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  10 | ent2=   0 | SelMux= 0 || muxA-> ent1= 13 | ent2=  0 
# PC=  10 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=   0 | SelMux= 0 || muxA-> ent1= 14 | ent2=  0 
# PC=  11 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=  11 | SelMux= 0 || muxA-> ent1= 11 | ent2=  2 
# PC=  11 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  12 | SelMux= 0 || muxA-> ent1= 12 | ent2=  2 
# PC=  12 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  14 | SelMux= 0 || muxA-> ent1= 14 | ent2=  5 
# PC=  12 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  5 
# PC=  13 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2=   4 | SelMux= 0 || muxA-> ent1= 15 | ent2=  4 
# PC=  13 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  14 | ent2=   4 | SelMux= 0 || muxA-> ent1= 16 | ent2=  4 
# PC=  14 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  14 | ent2=   3 | SelMux= 0 || muxA-> ent1= 15 | ent2=  3 
# PC=  14 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  15 | ent2=   3 | SelMux= 0 || muxA-> ent1= 16 | ent2=  3 
# PC=  15 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  15 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  2 
# PC=  15 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  16 | SelMux= 0 || muxA-> ent1= 16 | ent2=  2 
# PC=  16 | Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  1 
# PC=  16 | Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  16 | SelMux= 0 || muxA-> ent1= 16 | ent2=  1 
# PC=  17 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  17 | SelMux= 0 || muxA-> ent1= 17 | ent2=  5 
# PC=  17 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  18 | SelMux= 0 || muxA-> ent1= 18 | ent2=  5 
# PC=  18 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  14 | SelMux= 0 || muxA-> ent1= 14 | ent2=  0 
# PC=  18 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  19 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  0 
# PC=  19 | Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1=  19 | ent2=   9 | SelMux= 1 || muxA-> ent1= 21 | ent2=  9 
# PC=  19 | Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1=  20 | ent2=   9 | SelMux= 1 || muxA-> ent1= 22 | ent2=  9 
# PC=  20 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  20 | ent2=  23 | SelMux= 0 || muxA-> ent1= 23 | ent2=255 
# PC=  20 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  10 | ent2=  13 | SelMux= 0 || muxA-> ent1= 13 | ent2=255 
# PC=  10 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  10 | ent2=   0 | SelMux= 0 || muxA-> ent1= 13 | ent2=  0 
# PC=  10 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=   0 | SelMux= 0 || muxA-> ent1= 14 | ent2=  0 
# PC=  11 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=  11 | SelMux= 0 || muxA-> ent1= 11 | ent2=  5 
# PC=  11 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  12 | SelMux= 0 || muxA-> ent1= 12 | ent2=  5 
# PC=  12 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  14 | SelMux= 0 || muxA-> ent1= 14 | ent2= 13 
# PC=  12 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2= 13 
# PC=  13 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2=  12 | SelMux= 0 || muxA-> ent1= 15 | ent2= 12 
# PC=  13 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  14 | ent2=  12 | SelMux= 0 || muxA-> ent1= 16 | ent2= 12 
# PC=  14 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  14 | ent2=   8 | SelMux= 0 || muxA-> ent1= 15 | ent2=  8 
# PC=  14 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  15 | ent2=   8 | SelMux= 0 || muxA-> ent1= 16 | ent2=  8 
# PC=  15 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  15 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  5 
# PC=  15 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  16 | SelMux= 0 || muxA-> ent1= 16 | ent2=  5 
# PC=  16 | Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  1 
# PC=  16 | Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  16 | SelMux= 0 || muxA-> ent1= 16 | ent2=  1 
# PC=  17 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  17 | SelMux= 0 || muxA-> ent1= 17 | ent2= 13 
# PC=  17 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  18 | SelMux= 0 || muxA-> ent1= 18 | ent2= 13 
# PC=  18 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  14 | SelMux= 0 || muxA-> ent1= 14 | ent2=  0 
# PC=  18 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  19 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  0 
# PC=  19 | Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1=  19 | ent2=   9 | SelMux= 1 || muxA-> ent1= 21 | ent2=  9 
# PC=  19 | Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1=  20 | ent2=   9 | SelMux= 1 || muxA-> ent1= 22 | ent2=  9 
# PC=  20 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  20 | ent2=  23 | SelMux= 0 || muxA-> ent1= 23 | ent2=255 
# PC=  20 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  10 | ent2=  13 | SelMux= 0 || muxA-> ent1= 13 | ent2=255 
# PC=  10 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  10 | ent2=   0 | SelMux= 0 || muxA-> ent1= 13 | ent2=  0 
# PC=  10 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=   0 | SelMux= 0 || muxA-> ent1= 14 | ent2=  0 
# PC=  11 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=  11 | SelMux= 0 || muxA-> ent1= 11 | ent2= 13 
# PC=  11 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  12 | SelMux= 0 || muxA-> ent1= 12 | ent2= 13 
# PC=  12 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  14 | SelMux= 0 || muxA-> ent1= 14 | ent2= 34 
# PC=  12 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2= 34 
# PC=  13 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2=  33 | SelMux= 0 || muxA-> ent1= 15 | ent2= 33 
# PC=  13 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  14 | ent2=  33 | SelMux= 0 || muxA-> ent1= 16 | ent2= 33 
# PC=  14 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  14 | ent2=  21 | SelMux= 0 || muxA-> ent1= 15 | ent2= 21 
# PC=  14 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  15 | ent2=  21 | SelMux= 0 || muxA-> ent1= 16 | ent2= 21 
# PC=  15 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  15 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2= 13 
# PC=  15 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  16 | SelMux= 0 || muxA-> ent1= 16 | ent2= 13 
# PC=  16 | Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  1 
# PC=  16 | Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  16 | SelMux= 0 || muxA-> ent1= 16 | ent2=  1 
# PC=  17 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  17 | SelMux= 0 || muxA-> ent1= 17 | ent2= 34 
# PC=  17 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  18 | SelMux= 0 || muxA-> ent1= 18 | ent2= 34 
# PC=  18 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  14 | SelMux= 0 || muxA-> ent1= 14 | ent2=  0 
# PC=  18 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  19 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  0 
# PC=  19 | Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1=  19 | ent2=   9 | SelMux= 1 || muxA-> ent1= 21 | ent2=  9 
# PC=  19 | Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1=  20 | ent2=   9 | SelMux= 1 || muxA-> ent1= 22 | ent2=  9 
# PC=  20 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  20 | ent2=  23 | SelMux= 0 || muxA-> ent1= 23 | ent2=255 
# PC=  20 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  10 | ent2=  13 | SelMux= 0 || muxA-> ent1= 13 | ent2=255 
# PC=  10 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  10 | ent2=   0 | SelMux= 0 || muxA-> ent1= 13 | ent2=  0 
# PC=  10 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=   0 | SelMux= 0 || muxA-> ent1= 14 | ent2=  0 
# PC=  11 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=  11 | SelMux= 0 || muxA-> ent1= 11 | ent2= 34 
# PC=  11 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  12 | SelMux= 0 || muxA-> ent1= 12 | ent2= 34 
# PC=  12 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  14 | SelMux= 0 || muxA-> ent1= 14 | ent2= 89 
# PC=  12 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2= 89 
# PC=  13 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2=  88 | SelMux= 0 || muxA-> ent1= 15 | ent2= 88 
# PC=  13 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  14 | ent2=  88 | SelMux= 0 || muxA-> ent1= 16 | ent2= 88 
# PC=  14 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  14 | ent2=  55 | SelMux= 0 || muxA-> ent1= 15 | ent2= 55 
# PC=  14 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  15 | ent2=  55 | SelMux= 0 || muxA-> ent1= 16 | ent2= 55 
# PC=  15 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  15 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2= 34 
# PC=  15 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  16 | SelMux= 0 || muxA-> ent1= 16 | ent2= 34 
# PC=  16 | Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  1 
# PC=  16 | Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  16 | SelMux= 0 || muxA-> ent1= 16 | ent2=  1 
# PC=  17 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  17 | SelMux= 0 || muxA-> ent1= 17 | ent2= 89 
# PC=  17 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  18 | SelMux= 0 || muxA-> ent1= 18 | ent2= 89 
# PC=  18 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  14 | SelMux= 0 || muxA-> ent1= 14 | ent2=  0 
# PC=  18 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  19 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  0 
# PC=  19 | Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1=  19 | ent2=   9 | SelMux= 1 || muxA-> ent1= 21 | ent2=  9 
# PC=  19 | Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1=  20 | ent2=   9 | SelMux= 1 || muxA-> ent1= 22 | ent2=  9 
# PC=  20 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  20 | ent2=  23 | SelMux= 0 || muxA-> ent1= 23 | ent2=255 
# PC=  20 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  10 | ent2=  13 | SelMux= 0 || muxA-> ent1= 13 | ent2=255 
# PC=  10 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  10 | ent2=   0 | SelMux= 0 || muxA-> ent1= 13 | ent2=  0 
# PC=  10 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=   0 | SelMux= 0 || muxA-> ent1= 14 | ent2=  0 
# PC=  11 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=  11 | SelMux= 0 || muxA-> ent1= 11 | ent2= 89 
# PC=  11 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  12 | SelMux= 0 || muxA-> ent1= 12 | ent2= 89 
# PC=  12 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  14 | SelMux= 0 || muxA-> ent1= 14 | ent2=233 
# PC=  12 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=233 
# PC=  13 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2= 232 | SelMux= 0 || muxA-> ent1= 15 | ent2=232 
# PC=  13 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  14 | ent2= 232 | SelMux= 0 || muxA-> ent1= 16 | ent2=232 
# PC=  14 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  14 | ent2= 144 | SelMux= 0 || muxA-> ent1= 15 | ent2=144 
# PC=  14 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  15 | ent2= 144 | SelMux= 0 || muxA-> ent1= 16 | ent2=144 
# PC=  15 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  15 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2= 89 
# PC=  15 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  16 | SelMux= 0 || muxA-> ent1= 16 | ent2= 89 
# PC=  16 | Beq= 1 | zero= 1 | and1 =1 | or1 =1 | entr1=  16 | ent2=  15 | SelMux= 1 || muxA-> ent1= 15 | ent2=  1 
# PC=  16 | Beq= 1 | zero= 1 | and1 =1 | or1 =1 | entr1=  17 | ent2=  16 | SelMux= 1 || muxA-> ent1= 16 | ent2=  1 
# PC=  17 | Beq= 1 | zero= 1 | and1 =1 | or1 =1 | entr1=  17 | ent2=  16 | SelMux= 1 || muxA-> ent1= 16 | ent2=  0 
# Compile of testenrisc.v was successful.
restart -f
# Loading work.testenrisc
run -all
# GetModuleFileName: Não foi possível encontrar o módulo especificado.
# 
# 
# PC=   0 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=   0 | ent2=   3 | SelMux= 0 || muxA-> ent1=  3 | ent2=  0 | sin_ext=   3 | pc+halt=   0
# PC=   1 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=   1 | ent2=   4 | SelMux= 0 || muxA-> ent1=  4 | ent2=  0 | sin_ext=   3 | pc+halt=   1
# PC=   1 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=   1 | ent2=   3 | SelMux= 0 || muxA-> ent1=  3 | ent2=  0 | sin_ext=   2 | pc+halt=   1
# PC=   1 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=   2 | ent2=   4 | SelMux= 0 || muxA-> ent1=  4 | ent2=  0 | sin_ext=   2 | pc+halt=   2
# PC=   2 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=   2 | ent2=   2 | SelMux= 0 || muxA-> ent1=  2 | ent2=  0 | sin_ext=   0 | pc+halt=   2
# PC=   2 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=   3 | ent2=   3 | SelMux= 0 || muxA-> ent1=  3 | ent2=  0 | sin_ext=   0 | pc+halt=   3
# PC=   3 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=   3 | ent2=   4 | SelMux= 0 || muxA-> ent1=  4 | ent2=  0 | sin_ext=   1 | pc+halt=   3
# PC=   3 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=   4 | ent2=   5 | SelMux= 0 || muxA-> ent1=  5 | ent2=  0 | sin_ext=   1 | pc+halt=   4
# PC=   4 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=   4 | ent2=   0 | SelMux= 0 || muxA-> ent1=  5 | ent2=  0 | sin_ext=   1 | pc+halt=   4
# PC=   4 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=   5 | ent2=   0 | SelMux= 0 || muxA-> ent1=  6 | ent2=  0 | sin_ext=   1 | pc+halt=   5
# PC=   5 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=   5 | ent2=   1 | SelMux= 0 || muxA-> ent1=  5 | ent2=  1 | sin_ext=   0 | pc+halt=   5
# PC=   5 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=   6 | ent2=   1 | SelMux= 0 || muxA-> ent1=  6 | ent2=  1 | sin_ext=   0 | pc+halt=   6
# PC=   6 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=   6 | ent2=   2 | SelMux= 0 || muxA-> ent1=  2 | ent2=  0 | sin_ext= 252 | pc+halt=   6
# PC=   6 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=   7 | ent2=   3 | SelMux= 0 || muxA-> ent1=  3 | ent2=  0 | sin_ext= 252 | pc+halt=   7
# PC=   7 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=   7 | ent2=   6 | SelMux= 0 || muxA-> ent1= 10 | ent2=  6 | sin_ext=   3 | pc+halt=   7
# PC=   7 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=   8 | ent2=   6 | SelMux= 0 || muxA-> ent1= 11 | ent2=  6 | sin_ext=   3 | pc+halt=   8
# PC=   8 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=   8 | ent2=   0 | SelMux= 0 || muxA-> ent1=  9 | ent2=  0 | sin_ext=   1 | pc+halt=   8
# PC=   8 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=   9 | ent2=   0 | SelMux= 0 || muxA-> ent1= 10 | ent2=  0 | sin_ext=   1 | pc+halt=   9
# PC=   9 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=   9 | ent2=  12 | SelMux= 0 || muxA-> ent1= 12 | ent2=  9 | sin_ext=   3 | pc+halt=   9
# PC=   9 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  10 | ent2=  13 | SelMux= 0 || muxA-> ent1= 13 | ent2=  9 | sin_ext=   3 | pc+halt=  10
# PC=  10 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  10 | ent2=   0 | SelMux= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10
# PC=  10 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=   0 | SelMux= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext=   3 | pc+halt=  11
# PC=  11 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=  11 | SelMux= 0 || muxA-> ent1= 11 | ent2=  1 | sin_ext=   0 | pc+halt=  11
# PC=  11 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  12 | SelMux= 0 || muxA-> ent1= 12 | ent2=  1 | sin_ext=   0 | pc+halt=  12
# PC=  12 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  12 | ent2=  14 | SelMux= 0 || muxA-> ent1= 14 | ent2=  1 | sin_ext=   2 | pc+halt=  12
# PC=  12 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  13 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  1 | sin_ext=   2 | pc+halt=  13
# PC=  13 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2=   0 | SelMux= 0 || muxA-> ent1= 15 | ent2=  0 | sin_ext=   2 | pc+halt=  13
# PC=  13 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  14 | ent2=   0 | SelMux= 0 || muxA-> ent1= 16 | ent2=  0 | sin_ext=   2 | pc+halt=  14
# PC=  14 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  14 | ent2=   0 | SelMux= 0 || muxA-> ent1= 15 | ent2=  0 | sin_ext=   1 | pc+halt=  14
# PC=  14 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  15 | ent2=   0 | SelMux= 0 || muxA-> ent1= 16 | ent2=  0 | sin_ext=   1 | pc+halt=  15
# PC=  15 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  15 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  1 | sin_ext=   0 | pc+halt=  15
# PC=  15 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  16 | SelMux= 0 || muxA-> ent1= 16 | ent2=  1 | sin_ext=   0 | pc+halt=  16
# PC=  16 | Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  0 | sin_ext= 255 | pc+halt=  16
# PC=  16 | Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  16 | SelMux= 0 || muxA-> ent1= 16 | ent2=  0 | sin_ext= 255 | pc+halt=  17
# PC=  17 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  17 | SelMux= 0 || muxA-> ent1= 17 | ent2=  1 | sin_ext=   0 | pc+halt=  17
# PC=  17 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  18 | SelMux= 0 || muxA-> ent1= 18 | ent2=  1 | sin_ext=   0 | pc+halt=  18
# PC=  18 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  14 | SelMux= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext= 252 | pc+halt=  18
# PC=  18 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  19 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  0 | sin_ext= 252 | pc+halt=  19
# PC=  19 | Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1=  19 | ent2=   9 | SelMux= 1 || muxA-> ent1= 21 | ent2=  9 | sin_ext=   2 | pc+halt=  19
# PC=  19 | Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1=  20 | ent2=   9 | SelMux= 1 || muxA-> ent1= 22 | ent2=  9 | sin_ext=   2 | pc+halt=  20
# PC=  20 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  20 | ent2=  23 | SelMux= 0 || muxA-> ent1= 23 | ent2=255 | sin_ext=   3 | pc+halt=  20
# PC=  20 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  10 | ent2=  13 | SelMux= 0 || muxA-> ent1= 13 | ent2=255 | sin_ext=   3 | pc+halt=  10
# PC=  10 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  10 | ent2=   0 | SelMux= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10
# PC=  10 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=   0 | SelMux= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext=   3 | pc+halt=  11
# PC=  11 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=  11 | SelMux= 0 || muxA-> ent1= 11 | ent2=  1 | sin_ext=   0 | pc+halt=  11
# PC=  11 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  12 | SelMux= 0 || muxA-> ent1= 12 | ent2=  1 | sin_ext=   0 | pc+halt=  12
# PC=  12 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  14 | SelMux= 0 || muxA-> ent1= 14 | ent2=  2 | sin_ext=   2 | pc+halt=  12
# PC=  12 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  2 | sin_ext=   2 | pc+halt=  13
# PC=  13 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2=   1 | SelMux= 0 || muxA-> ent1= 15 | ent2=  1 | sin_ext=   2 | pc+halt=  13
# PC=  13 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  14 | ent2=   1 | SelMux= 0 || muxA-> ent1= 16 | ent2=  1 | sin_ext=   2 | pc+halt=  14
# PC=  14 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  14 | ent2=   1 | SelMux= 0 || muxA-> ent1= 15 | ent2=  1 | sin_ext=   1 | pc+halt=  14
# PC=  14 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  15 | ent2=   1 | SelMux= 0 || muxA-> ent1= 16 | ent2=  1 | sin_ext=   1 | pc+halt=  15
# PC=  15 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  15 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  1 | sin_ext=   0 | pc+halt=  15
# PC=  15 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  16 | SelMux= 0 || muxA-> ent1= 16 | ent2=  1 | sin_ext=   0 | pc+halt=  16
# PC=  16 | Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  1 | sin_ext= 255 | pc+halt=  16
# PC=  16 | Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  16 | SelMux= 0 || muxA-> ent1= 16 | ent2=  1 | sin_ext= 255 | pc+halt=  17
# PC=  17 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  17 | SelMux= 0 || muxA-> ent1= 17 | ent2=  2 | sin_ext=   0 | pc+halt=  17
# PC=  17 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  18 | SelMux= 0 || muxA-> ent1= 18 | ent2=  2 | sin_ext=   0 | pc+halt=  18
# PC=  18 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  14 | SelMux= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext= 252 | pc+halt=  18
# PC=  18 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  19 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  0 | sin_ext= 252 | pc+halt=  19
# PC=  19 | Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1=  19 | ent2=   9 | SelMux= 1 || muxA-> ent1= 21 | ent2=  9 | sin_ext=   2 | pc+halt=  19
# PC=  19 | Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1=  20 | ent2=   9 | SelMux= 1 || muxA-> ent1= 22 | ent2=  9 | sin_ext=   2 | pc+halt=  20
# PC=  20 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  20 | ent2=  23 | SelMux= 0 || muxA-> ent1= 23 | ent2=255 | sin_ext=   3 | pc+halt=  20
# PC=  20 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  10 | ent2=  13 | SelMux= 0 || muxA-> ent1= 13 | ent2=255 | sin_ext=   3 | pc+halt=  10
# PC=  10 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  10 | ent2=   0 | SelMux= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10
# PC=  10 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=   0 | SelMux= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext=   3 | pc+halt=  11
# PC=  11 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=  11 | SelMux= 0 || muxA-> ent1= 11 | ent2=  2 | sin_ext=   0 | pc+halt=  11
# PC=  11 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  12 | SelMux= 0 || muxA-> ent1= 12 | ent2=  2 | sin_ext=   0 | pc+halt=  12
# PC=  12 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  14 | SelMux= 0 || muxA-> ent1= 14 | ent2=  5 | sin_ext=   2 | pc+halt=  12
# PC=  12 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  5 | sin_ext=   2 | pc+halt=  13
# PC=  13 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2=   4 | SelMux= 0 || muxA-> ent1= 15 | ent2=  4 | sin_ext=   2 | pc+halt=  13
# PC=  13 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  14 | ent2=   4 | SelMux= 0 || muxA-> ent1= 16 | ent2=  4 | sin_ext=   2 | pc+halt=  14
# PC=  14 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  14 | ent2=   3 | SelMux= 0 || muxA-> ent1= 15 | ent2=  3 | sin_ext=   1 | pc+halt=  14
# PC=  14 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  15 | ent2=   3 | SelMux= 0 || muxA-> ent1= 16 | ent2=  3 | sin_ext=   1 | pc+halt=  15
# PC=  15 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  15 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  2 | sin_ext=   0 | pc+halt=  15
# PC=  15 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  16 | SelMux= 0 || muxA-> ent1= 16 | ent2=  2 | sin_ext=   0 | pc+halt=  16
# PC=  16 | Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  1 | sin_ext= 255 | pc+halt=  16
# PC=  16 | Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  16 | SelMux= 0 || muxA-> ent1= 16 | ent2=  1 | sin_ext= 255 | pc+halt=  17
# PC=  17 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  17 | SelMux= 0 || muxA-> ent1= 17 | ent2=  5 | sin_ext=   0 | pc+halt=  17
# PC=  17 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  18 | SelMux= 0 || muxA-> ent1= 18 | ent2=  5 | sin_ext=   0 | pc+halt=  18
# PC=  18 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  14 | SelMux= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext= 252 | pc+halt=  18
# PC=  18 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  19 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  0 | sin_ext= 252 | pc+halt=  19
# PC=  19 | Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1=  19 | ent2=   9 | SelMux= 1 || muxA-> ent1= 21 | ent2=  9 | sin_ext=   2 | pc+halt=  19
# PC=  19 | Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1=  20 | ent2=   9 | SelMux= 1 || muxA-> ent1= 22 | ent2=  9 | sin_ext=   2 | pc+halt=  20
# PC=  20 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  20 | ent2=  23 | SelMux= 0 || muxA-> ent1= 23 | ent2=255 | sin_ext=   3 | pc+halt=  20
# PC=  20 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  10 | ent2=  13 | SelMux= 0 || muxA-> ent1= 13 | ent2=255 | sin_ext=   3 | pc+halt=  10
# PC=  10 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  10 | ent2=   0 | SelMux= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10
# PC=  10 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=   0 | SelMux= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext=   3 | pc+halt=  11
# PC=  11 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=  11 | SelMux= 0 || muxA-> ent1= 11 | ent2=  5 | sin_ext=   0 | pc+halt=  11
# PC=  11 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  12 | SelMux= 0 || muxA-> ent1= 12 | ent2=  5 | sin_ext=   0 | pc+halt=  12
# PC=  12 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  14 | SelMux= 0 || muxA-> ent1= 14 | ent2= 13 | sin_ext=   2 | pc+halt=  12
# PC=  12 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2= 13 | sin_ext=   2 | pc+halt=  13
# PC=  13 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2=  12 | SelMux= 0 || muxA-> ent1= 15 | ent2= 12 | sin_ext=   2 | pc+halt=  13
# PC=  13 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  14 | ent2=  12 | SelMux= 0 || muxA-> ent1= 16 | ent2= 12 | sin_ext=   2 | pc+halt=  14
# PC=  14 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  14 | ent2=   8 | SelMux= 0 || muxA-> ent1= 15 | ent2=  8 | sin_ext=   1 | pc+halt=  14
# PC=  14 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  15 | ent2=   8 | SelMux= 0 || muxA-> ent1= 16 | ent2=  8 | sin_ext=   1 | pc+halt=  15
# PC=  15 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  15 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  5 | sin_ext=   0 | pc+halt=  15
# PC=  15 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  16 | SelMux= 0 || muxA-> ent1= 16 | ent2=  5 | sin_ext=   0 | pc+halt=  16
# PC=  16 | Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  1 | sin_ext= 255 | pc+halt=  16
# PC=  16 | Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  16 | SelMux= 0 || muxA-> ent1= 16 | ent2=  1 | sin_ext= 255 | pc+halt=  17
# PC=  17 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  17 | SelMux= 0 || muxA-> ent1= 17 | ent2= 13 | sin_ext=   0 | pc+halt=  17
# PC=  17 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  18 | SelMux= 0 || muxA-> ent1= 18 | ent2= 13 | sin_ext=   0 | pc+halt=  18
# PC=  18 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  14 | SelMux= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext= 252 | pc+halt=  18
# PC=  18 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  19 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  0 | sin_ext= 252 | pc+halt=  19
# PC=  19 | Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1=  19 | ent2=   9 | SelMux= 1 || muxA-> ent1= 21 | ent2=  9 | sin_ext=   2 | pc+halt=  19
# PC=  19 | Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1=  20 | ent2=   9 | SelMux= 1 || muxA-> ent1= 22 | ent2=  9 | sin_ext=   2 | pc+halt=  20
# PC=  20 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  20 | ent2=  23 | SelMux= 0 || muxA-> ent1= 23 | ent2=255 | sin_ext=   3 | pc+halt=  20
# PC=  20 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  10 | ent2=  13 | SelMux= 0 || muxA-> ent1= 13 | ent2=255 | sin_ext=   3 | pc+halt=  10
# PC=  10 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  10 | ent2=   0 | SelMux= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10
# PC=  10 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=   0 | SelMux= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext=   3 | pc+halt=  11
# PC=  11 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=  11 | SelMux= 0 || muxA-> ent1= 11 | ent2= 13 | sin_ext=   0 | pc+halt=  11
# PC=  11 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  12 | SelMux= 0 || muxA-> ent1= 12 | ent2= 13 | sin_ext=   0 | pc+halt=  12
# PC=  12 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  14 | SelMux= 0 || muxA-> ent1= 14 | ent2= 34 | sin_ext=   2 | pc+halt=  12
# PC=  12 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2= 34 | sin_ext=   2 | pc+halt=  13
# PC=  13 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2=  33 | SelMux= 0 || muxA-> ent1= 15 | ent2= 33 | sin_ext=   2 | pc+halt=  13
# PC=  13 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  14 | ent2=  33 | SelMux= 0 || muxA-> ent1= 16 | ent2= 33 | sin_ext=   2 | pc+halt=  14
# PC=  14 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  14 | ent2=  21 | SelMux= 0 || muxA-> ent1= 15 | ent2= 21 | sin_ext=   1 | pc+halt=  14
# PC=  14 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  15 | ent2=  21 | SelMux= 0 || muxA-> ent1= 16 | ent2= 21 | sin_ext=   1 | pc+halt=  15
# PC=  15 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  15 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2= 13 | sin_ext=   0 | pc+halt=  15
# PC=  15 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  16 | SelMux= 0 || muxA-> ent1= 16 | ent2= 13 | sin_ext=   0 | pc+halt=  16
# PC=  16 | Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  1 | sin_ext= 255 | pc+halt=  16
# PC=  16 | Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  16 | SelMux= 0 || muxA-> ent1= 16 | ent2=  1 | sin_ext= 255 | pc+halt=  17
# PC=  17 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  17 | SelMux= 0 || muxA-> ent1= 17 | ent2= 34 | sin_ext=   0 | pc+halt=  17
# PC=  17 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  18 | SelMux= 0 || muxA-> ent1= 18 | ent2= 34 | sin_ext=   0 | pc+halt=  18
# PC=  18 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  14 | SelMux= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext= 252 | pc+halt=  18
# PC=  18 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  19 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  0 | sin_ext= 252 | pc+halt=  19
# PC=  19 | Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1=  19 | ent2=   9 | SelMux= 1 || muxA-> ent1= 21 | ent2=  9 | sin_ext=   2 | pc+halt=  19
# PC=  19 | Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1=  20 | ent2=   9 | SelMux= 1 || muxA-> ent1= 22 | ent2=  9 | sin_ext=   2 | pc+halt=  20
# PC=  20 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  20 | ent2=  23 | SelMux= 0 || muxA-> ent1= 23 | ent2=255 | sin_ext=   3 | pc+halt=  20
# PC=  20 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  10 | ent2=  13 | SelMux= 0 || muxA-> ent1= 13 | ent2=255 | sin_ext=   3 | pc+halt=  10
# PC=  10 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  10 | ent2=   0 | SelMux= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10
# PC=  10 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=   0 | SelMux= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext=   3 | pc+halt=  11
# PC=  11 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=  11 | SelMux= 0 || muxA-> ent1= 11 | ent2= 34 | sin_ext=   0 | pc+halt=  11
# PC=  11 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  12 | SelMux= 0 || muxA-> ent1= 12 | ent2= 34 | sin_ext=   0 | pc+halt=  12
# PC=  12 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  14 | SelMux= 0 || muxA-> ent1= 14 | ent2= 89 | sin_ext=   2 | pc+halt=  12
# PC=  12 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2= 89 | sin_ext=   2 | pc+halt=  13
# PC=  13 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2=  88 | SelMux= 0 || muxA-> ent1= 15 | ent2= 88 | sin_ext=   2 | pc+halt=  13
# PC=  13 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  14 | ent2=  88 | SelMux= 0 || muxA-> ent1= 16 | ent2= 88 | sin_ext=   2 | pc+halt=  14
# PC=  14 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  14 | ent2=  55 | SelMux= 0 || muxA-> ent1= 15 | ent2= 55 | sin_ext=   1 | pc+halt=  14
# PC=  14 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  15 | ent2=  55 | SelMux= 0 || muxA-> ent1= 16 | ent2= 55 | sin_ext=   1 | pc+halt=  15
# PC=  15 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  15 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2= 34 | sin_ext=   0 | pc+halt=  15
# PC=  15 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  16 | SelMux= 0 || muxA-> ent1= 16 | ent2= 34 | sin_ext=   0 | pc+halt=  16
# PC=  16 | Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  1 | sin_ext= 255 | pc+halt=  16
# PC=  16 | Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  16 | SelMux= 0 || muxA-> ent1= 16 | ent2=  1 | sin_ext= 255 | pc+halt=  17
# PC=  17 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  17 | SelMux= 0 || muxA-> ent1= 17 | ent2= 89 | sin_ext=   0 | pc+halt=  17
# PC=  17 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  18 | SelMux= 0 || muxA-> ent1= 18 | ent2= 89 | sin_ext=   0 | pc+halt=  18
# PC=  18 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  14 | SelMux= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext= 252 | pc+halt=  18
# PC=  18 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  19 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  0 | sin_ext= 252 | pc+halt=  19
# PC=  19 | Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1=  19 | ent2=   9 | SelMux= 1 || muxA-> ent1= 21 | ent2=  9 | sin_ext=   2 | pc+halt=  19
# PC=  19 | Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1=  20 | ent2=   9 | SelMux= 1 || muxA-> ent1= 22 | ent2=  9 | sin_ext=   2 | pc+halt=  20
# PC=  20 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  20 | ent2=  23 | SelMux= 0 || muxA-> ent1= 23 | ent2=255 | sin_ext=   3 | pc+halt=  20
# PC=  20 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  10 | ent2=  13 | SelMux= 0 || muxA-> ent1= 13 | ent2=255 | sin_ext=   3 | pc+halt=  10
# PC=  10 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  10 | ent2=   0 | SelMux= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10
# PC=  10 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=   0 | SelMux= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext=   3 | pc+halt=  11
# PC=  11 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=  11 | SelMux= 0 || muxA-> ent1= 11 | ent2= 89 | sin_ext=   0 | pc+halt=  11
# PC=  11 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  12 | SelMux= 0 || muxA-> ent1= 12 | ent2= 89 | sin_ext=   0 | pc+halt=  12
# PC=  12 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  14 | SelMux= 0 || muxA-> ent1= 14 | ent2=233 | sin_ext=   2 | pc+halt=  12
# PC=  12 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=233 | sin_ext=   2 | pc+halt=  13
# PC=  13 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2= 232 | SelMux= 0 || muxA-> ent1= 15 | ent2=232 | sin_ext=   2 | pc+halt=  13
# PC=  13 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  14 | ent2= 232 | SelMux= 0 || muxA-> ent1= 16 | ent2=232 | sin_ext=   2 | pc+halt=  14
# PC=  14 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  14 | ent2= 144 | SelMux= 0 || muxA-> ent1= 15 | ent2=144 | sin_ext=   1 | pc+halt=  14
# PC=  14 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  15 | ent2= 144 | SelMux= 0 || muxA-> ent1= 16 | ent2=144 | sin_ext=   1 | pc+halt=  15
# PC=  15 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  15 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2= 89 | sin_ext=   0 | pc+halt=  15
# PC=  15 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  16 | SelMux= 0 || muxA-> ent1= 16 | ent2= 89 | sin_ext=   0 | pc+halt=  16
# PC=  16 | Beq= 1 | zero= 1 | and1 =1 | or1 =1 | entr1=  16 | ent2=  15 | SelMux= 1 || muxA-> ent1= 15 | ent2=  1 | sin_ext= 255 | pc+halt=  16
# PC=  16 | Beq= 1 | zero= 1 | and1 =1 | or1 =1 | entr1=  17 | ent2=  16 | SelMux= 1 || muxA-> ent1= 16 | ent2=  1 | sin_ext= 255 | pc+halt=  17
# PC=  17 | Beq= 1 | zero= 1 | and1 =1 | or1 =1 | entr1=  17 | ent2=  16 | SelMux= 1 || muxA-> ent1= 16 | ent2=  0 | sin_ext= 255 | pc+halt=  17
# Compile of ExtendeSinal.v was successful.
restart -f
# Loading work.ExtendeSinal
run -all
# GetModuleFileName: Não foi possível encontrar o módulo especificado.
# 
# 
# PC=   0 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=   0 | ent2=   3 | SelMux= 0 || muxA-> ent1=  3 | ent2=  0 | sin_ext=   3 | pc+halt=   0
# PC=   1 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=   1 | ent2=   4 | SelMux= 0 || muxA-> ent1=  4 | ent2=  0 | sin_ext=   3 | pc+halt=   1
# PC=   1 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=   1 | ent2=   3 | SelMux= 0 || muxA-> ent1=  3 | ent2=  0 | sin_ext=   2 | pc+halt=   1
# PC=   1 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=   2 | ent2=   4 | SelMux= 0 || muxA-> ent1=  4 | ent2=  0 | sin_ext=   2 | pc+halt=   2
# PC=   2 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=   2 | ent2=   2 | SelMux= 0 || muxA-> ent1=  2 | ent2=  0 | sin_ext=   0 | pc+halt=   2
# PC=   2 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=   3 | ent2=   3 | SelMux= 0 || muxA-> ent1=  3 | ent2=  0 | sin_ext=   0 | pc+halt=   3
# PC=   3 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=   3 | ent2=   4 | SelMux= 0 || muxA-> ent1=  4 | ent2=  0 | sin_ext=   1 | pc+halt=   3
# PC=   3 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=   4 | ent2=   5 | SelMux= 0 || muxA-> ent1=  5 | ent2=  0 | sin_ext=   1 | pc+halt=   4
# PC=   4 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=   4 | ent2=   0 | SelMux= 0 || muxA-> ent1=  5 | ent2=  0 | sin_ext=   1 | pc+halt=   4
# PC=   4 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=   5 | ent2=   0 | SelMux= 0 || muxA-> ent1=  6 | ent2=  0 | sin_ext=   1 | pc+halt=   5
# PC=   5 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=   5 | ent2=   1 | SelMux= 0 || muxA-> ent1=  5 | ent2=  1 | sin_ext=   0 | pc+halt=   5
# PC=   5 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=   6 | ent2=   1 | SelMux= 0 || muxA-> ent1=  6 | ent2=  1 | sin_ext=   0 | pc+halt=   6
# PC=   6 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=   6 | ent2=   2 | SelMux= 0 || muxA-> ent1=  2 | ent2=  0 | sin_ext= 252 | pc+halt=   6
# PC=   6 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=   7 | ent2=   3 | SelMux= 0 || muxA-> ent1=  3 | ent2=  0 | sin_ext= 252 | pc+halt=   7
# PC=   7 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=   7 | ent2=   6 | SelMux= 0 || muxA-> ent1= 10 | ent2=  6 | sin_ext=   3 | pc+halt=   7
# PC=   7 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=   8 | ent2=   6 | SelMux= 0 || muxA-> ent1= 11 | ent2=  6 | sin_ext=   3 | pc+halt=   8
# PC=   8 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=   8 | ent2=   0 | SelMux= 0 || muxA-> ent1=  9 | ent2=  0 | sin_ext=   1 | pc+halt=   8
# PC=   8 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=   9 | ent2=   0 | SelMux= 0 || muxA-> ent1= 10 | ent2=  0 | sin_ext=   1 | pc+halt=   9
# PC=   9 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=   9 | ent2=  12 | SelMux= 0 || muxA-> ent1= 12 | ent2=  9 | sin_ext=   3 | pc+halt=   9
# PC=   9 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  10 | ent2=  13 | SelMux= 0 || muxA-> ent1= 13 | ent2=  9 | sin_ext=   3 | pc+halt=  10
# PC=  10 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  10 | ent2=   0 | SelMux= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10
# PC=  10 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=   0 | SelMux= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext=   3 | pc+halt=  11
# PC=  11 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=  11 | SelMux= 0 || muxA-> ent1= 11 | ent2=  1 | sin_ext=   0 | pc+halt=  11
# PC=  11 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  12 | SelMux= 0 || muxA-> ent1= 12 | ent2=  1 | sin_ext=   0 | pc+halt=  12
# PC=  12 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  12 | ent2=  14 | SelMux= 0 || muxA-> ent1= 14 | ent2=  1 | sin_ext=   2 | pc+halt=  12
# PC=  12 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  13 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  1 | sin_ext=   2 | pc+halt=  13
# PC=  13 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2=   0 | SelMux= 0 || muxA-> ent1= 15 | ent2=  0 | sin_ext=   2 | pc+halt=  13
# PC=  13 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  14 | ent2=   0 | SelMux= 0 || muxA-> ent1= 16 | ent2=  0 | sin_ext=   2 | pc+halt=  14
# PC=  14 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  14 | ent2=   0 | SelMux= 0 || muxA-> ent1= 15 | ent2=  0 | sin_ext=   1 | pc+halt=  14
# PC=  14 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  15 | ent2=   0 | SelMux= 0 || muxA-> ent1= 16 | ent2=  0 | sin_ext=   1 | pc+halt=  15
# PC=  15 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  15 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  1 | sin_ext=   0 | pc+halt=  15
# PC=  15 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  16 | SelMux= 0 || muxA-> ent1= 16 | ent2=  1 | sin_ext=   0 | pc+halt=  16
# PC=  16 | Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  0 | sin_ext= 255 | pc+halt=  16
# PC=  16 | Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  16 | SelMux= 0 || muxA-> ent1= 16 | ent2=  0 | sin_ext= 255 | pc+halt=  17
# PC=  17 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  17 | SelMux= 0 || muxA-> ent1= 17 | ent2=  1 | sin_ext=   0 | pc+halt=  17
# PC=  17 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  18 | SelMux= 0 || muxA-> ent1= 18 | ent2=  1 | sin_ext=   0 | pc+halt=  18
# PC=  18 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  14 | SelMux= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext= 252 | pc+halt=  18
# PC=  18 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  19 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  0 | sin_ext= 252 | pc+halt=  19
# PC=  19 | Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1=  19 | ent2=   9 | SelMux= 1 || muxA-> ent1= 21 | ent2=  9 | sin_ext=   2 | pc+halt=  19
# PC=  19 | Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1=  20 | ent2=   9 | SelMux= 1 || muxA-> ent1= 22 | ent2=  9 | sin_ext=   2 | pc+halt=  20
# PC=  20 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  20 | ent2=  23 | SelMux= 0 || muxA-> ent1= 23 | ent2=255 | sin_ext=   3 | pc+halt=  20
# PC=  20 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  10 | ent2=  13 | SelMux= 0 || muxA-> ent1= 13 | ent2=255 | sin_ext=   3 | pc+halt=  10
# PC=  10 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  10 | ent2=   0 | SelMux= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10
# PC=  10 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=   0 | SelMux= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext=   3 | pc+halt=  11
# PC=  11 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=  11 | SelMux= 0 || muxA-> ent1= 11 | ent2=  1 | sin_ext=   0 | pc+halt=  11
# PC=  11 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  12 | SelMux= 0 || muxA-> ent1= 12 | ent2=  1 | sin_ext=   0 | pc+halt=  12
# PC=  12 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  14 | SelMux= 0 || muxA-> ent1= 14 | ent2=  2 | sin_ext=   2 | pc+halt=  12
# PC=  12 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  2 | sin_ext=   2 | pc+halt=  13
# PC=  13 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2=   1 | SelMux= 0 || muxA-> ent1= 15 | ent2=  1 | sin_ext=   2 | pc+halt=  13
# PC=  13 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  14 | ent2=   1 | SelMux= 0 || muxA-> ent1= 16 | ent2=  1 | sin_ext=   2 | pc+halt=  14
# PC=  14 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  14 | ent2=   1 | SelMux= 0 || muxA-> ent1= 15 | ent2=  1 | sin_ext=   1 | pc+halt=  14
# PC=  14 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  15 | ent2=   1 | SelMux= 0 || muxA-> ent1= 16 | ent2=  1 | sin_ext=   1 | pc+halt=  15
# PC=  15 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  15 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  1 | sin_ext=   0 | pc+halt=  15
# PC=  15 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  16 | SelMux= 0 || muxA-> ent1= 16 | ent2=  1 | sin_ext=   0 | pc+halt=  16
# PC=  16 | Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  1 | sin_ext= 255 | pc+halt=  16
# PC=  16 | Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  16 | SelMux= 0 || muxA-> ent1= 16 | ent2=  1 | sin_ext= 255 | pc+halt=  17
# PC=  17 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  17 | SelMux= 0 || muxA-> ent1= 17 | ent2=  2 | sin_ext=   0 | pc+halt=  17
# PC=  17 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  18 | SelMux= 0 || muxA-> ent1= 18 | ent2=  2 | sin_ext=   0 | pc+halt=  18
# PC=  18 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  14 | SelMux= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext= 252 | pc+halt=  18
# PC=  18 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  19 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  0 | sin_ext= 252 | pc+halt=  19
# PC=  19 | Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1=  19 | ent2=   9 | SelMux= 1 || muxA-> ent1= 21 | ent2=  9 | sin_ext=   2 | pc+halt=  19
# PC=  19 | Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1=  20 | ent2=   9 | SelMux= 1 || muxA-> ent1= 22 | ent2=  9 | sin_ext=   2 | pc+halt=  20
# PC=  20 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  20 | ent2=  23 | SelMux= 0 || muxA-> ent1= 23 | ent2=255 | sin_ext=   3 | pc+halt=  20
# PC=  20 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  10 | ent2=  13 | SelMux= 0 || muxA-> ent1= 13 | ent2=255 | sin_ext=   3 | pc+halt=  10
# PC=  10 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  10 | ent2=   0 | SelMux= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10
# PC=  10 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=   0 | SelMux= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext=   3 | pc+halt=  11
# PC=  11 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=  11 | SelMux= 0 || muxA-> ent1= 11 | ent2=  2 | sin_ext=   0 | pc+halt=  11
# PC=  11 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  12 | SelMux= 0 || muxA-> ent1= 12 | ent2=  2 | sin_ext=   0 | pc+halt=  12
# PC=  12 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  14 | SelMux= 0 || muxA-> ent1= 14 | ent2=  5 | sin_ext=   2 | pc+halt=  12
# PC=  12 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  5 | sin_ext=   2 | pc+halt=  13
# PC=  13 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2=   4 | SelMux= 0 || muxA-> ent1= 15 | ent2=  4 | sin_ext=   2 | pc+halt=  13
# PC=  13 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  14 | ent2=   4 | SelMux= 0 || muxA-> ent1= 16 | ent2=  4 | sin_ext=   2 | pc+halt=  14
# PC=  14 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  14 | ent2=   3 | SelMux= 0 || muxA-> ent1= 15 | ent2=  3 | sin_ext=   1 | pc+halt=  14
# PC=  14 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  15 | ent2=   3 | SelMux= 0 || muxA-> ent1= 16 | ent2=  3 | sin_ext=   1 | pc+halt=  15
# PC=  15 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  15 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  2 | sin_ext=   0 | pc+halt=  15
# PC=  15 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  16 | SelMux= 0 || muxA-> ent1= 16 | ent2=  2 | sin_ext=   0 | pc+halt=  16
# PC=  16 | Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  1 | sin_ext= 255 | pc+halt=  16
# PC=  16 | Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  16 | SelMux= 0 || muxA-> ent1= 16 | ent2=  1 | sin_ext= 255 | pc+halt=  17
# PC=  17 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  17 | SelMux= 0 || muxA-> ent1= 17 | ent2=  5 | sin_ext=   0 | pc+halt=  17
# PC=  17 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  18 | SelMux= 0 || muxA-> ent1= 18 | ent2=  5 | sin_ext=   0 | pc+halt=  18
# PC=  18 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  14 | SelMux= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext= 252 | pc+halt=  18
# PC=  18 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  19 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  0 | sin_ext= 252 | pc+halt=  19
# PC=  19 | Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1=  19 | ent2=   9 | SelMux= 1 || muxA-> ent1= 21 | ent2=  9 | sin_ext=   2 | pc+halt=  19
# PC=  19 | Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1=  20 | ent2=   9 | SelMux= 1 || muxA-> ent1= 22 | ent2=  9 | sin_ext=   2 | pc+halt=  20
# PC=  20 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  20 | ent2=  23 | SelMux= 0 || muxA-> ent1= 23 | ent2=255 | sin_ext=   3 | pc+halt=  20
# PC=  20 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  10 | ent2=  13 | SelMux= 0 || muxA-> ent1= 13 | ent2=255 | sin_ext=   3 | pc+halt=  10
# PC=  10 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  10 | ent2=   0 | SelMux= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10
# PC=  10 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=   0 | SelMux= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext=   3 | pc+halt=  11
# PC=  11 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=  11 | SelMux= 0 || muxA-> ent1= 11 | ent2=  5 | sin_ext=   0 | pc+halt=  11
# PC=  11 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  12 | SelMux= 0 || muxA-> ent1= 12 | ent2=  5 | sin_ext=   0 | pc+halt=  12
# PC=  12 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  14 | SelMux= 0 || muxA-> ent1= 14 | ent2= 13 | sin_ext=   2 | pc+halt=  12
# PC=  12 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2= 13 | sin_ext=   2 | pc+halt=  13
# PC=  13 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2=  12 | SelMux= 0 || muxA-> ent1= 15 | ent2= 12 | sin_ext=   2 | pc+halt=  13
# PC=  13 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  14 | ent2=  12 | SelMux= 0 || muxA-> ent1= 16 | ent2= 12 | sin_ext=   2 | pc+halt=  14
# PC=  14 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  14 | ent2=   8 | SelMux= 0 || muxA-> ent1= 15 | ent2=  8 | sin_ext=   1 | pc+halt=  14
# PC=  14 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  15 | ent2=   8 | SelMux= 0 || muxA-> ent1= 16 | ent2=  8 | sin_ext=   1 | pc+halt=  15
# PC=  15 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  15 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  5 | sin_ext=   0 | pc+halt=  15
# PC=  15 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  16 | SelMux= 0 || muxA-> ent1= 16 | ent2=  5 | sin_ext=   0 | pc+halt=  16
# PC=  16 | Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  1 | sin_ext= 255 | pc+halt=  16
# PC=  16 | Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  16 | SelMux= 0 || muxA-> ent1= 16 | ent2=  1 | sin_ext= 255 | pc+halt=  17
# PC=  17 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  17 | SelMux= 0 || muxA-> ent1= 17 | ent2= 13 | sin_ext=   0 | pc+halt=  17
# PC=  17 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  18 | SelMux= 0 || muxA-> ent1= 18 | ent2= 13 | sin_ext=   0 | pc+halt=  18
# PC=  18 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  14 | SelMux= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext= 252 | pc+halt=  18
# PC=  18 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  19 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  0 | sin_ext= 252 | pc+halt=  19
# PC=  19 | Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1=  19 | ent2=   9 | SelMux= 1 || muxA-> ent1= 21 | ent2=  9 | sin_ext=   2 | pc+halt=  19
# PC=  19 | Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1=  20 | ent2=   9 | SelMux= 1 || muxA-> ent1= 22 | ent2=  9 | sin_ext=   2 | pc+halt=  20
# PC=  20 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  20 | ent2=  23 | SelMux= 0 || muxA-> ent1= 23 | ent2=255 | sin_ext=   3 | pc+halt=  20
# PC=  20 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  10 | ent2=  13 | SelMux= 0 || muxA-> ent1= 13 | ent2=255 | sin_ext=   3 | pc+halt=  10
# PC=  10 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  10 | ent2=   0 | SelMux= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10
# PC=  10 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=   0 | SelMux= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext=   3 | pc+halt=  11
# PC=  11 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=  11 | SelMux= 0 || muxA-> ent1= 11 | ent2= 13 | sin_ext=   0 | pc+halt=  11
# PC=  11 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  12 | SelMux= 0 || muxA-> ent1= 12 | ent2= 13 | sin_ext=   0 | pc+halt=  12
# PC=  12 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  14 | SelMux= 0 || muxA-> ent1= 14 | ent2= 34 | sin_ext=   2 | pc+halt=  12
# PC=  12 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2= 34 | sin_ext=   2 | pc+halt=  13
# PC=  13 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2=  33 | SelMux= 0 || muxA-> ent1= 15 | ent2= 33 | sin_ext=   2 | pc+halt=  13
# PC=  13 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  14 | ent2=  33 | SelMux= 0 || muxA-> ent1= 16 | ent2= 33 | sin_ext=   2 | pc+halt=  14
# PC=  14 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  14 | ent2=  21 | SelMux= 0 || muxA-> ent1= 15 | ent2= 21 | sin_ext=   1 | pc+halt=  14
# PC=  14 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  15 | ent2=  21 | SelMux= 0 || muxA-> ent1= 16 | ent2= 21 | sin_ext=   1 | pc+halt=  15
# PC=  15 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  15 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2= 13 | sin_ext=   0 | pc+halt=  15
# PC=  15 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  16 | SelMux= 0 || muxA-> ent1= 16 | ent2= 13 | sin_ext=   0 | pc+halt=  16
# PC=  16 | Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  1 | sin_ext= 255 | pc+halt=  16
# PC=  16 | Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  16 | SelMux= 0 || muxA-> ent1= 16 | ent2=  1 | sin_ext= 255 | pc+halt=  17
# PC=  17 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  17 | SelMux= 0 || muxA-> ent1= 17 | ent2= 34 | sin_ext=   0 | pc+halt=  17
# PC=  17 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  18 | SelMux= 0 || muxA-> ent1= 18 | ent2= 34 | sin_ext=   0 | pc+halt=  18
# PC=  18 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  14 | SelMux= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext= 252 | pc+halt=  18
# PC=  18 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  19 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  0 | sin_ext= 252 | pc+halt=  19
# PC=  19 | Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1=  19 | ent2=   9 | SelMux= 1 || muxA-> ent1= 21 | ent2=  9 | sin_ext=   2 | pc+halt=  19
# PC=  19 | Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1=  20 | ent2=   9 | SelMux= 1 || muxA-> ent1= 22 | ent2=  9 | sin_ext=   2 | pc+halt=  20
# PC=  20 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  20 | ent2=  23 | SelMux= 0 || muxA-> ent1= 23 | ent2=255 | sin_ext=   3 | pc+halt=  20
# PC=  20 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  10 | ent2=  13 | SelMux= 0 || muxA-> ent1= 13 | ent2=255 | sin_ext=   3 | pc+halt=  10
# PC=  10 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  10 | ent2=   0 | SelMux= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10
# PC=  10 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=   0 | SelMux= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext=   3 | pc+halt=  11
# PC=  11 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=  11 | SelMux= 0 || muxA-> ent1= 11 | ent2= 34 | sin_ext=   0 | pc+halt=  11
# PC=  11 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  12 | SelMux= 0 || muxA-> ent1= 12 | ent2= 34 | sin_ext=   0 | pc+halt=  12
# PC=  12 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  14 | SelMux= 0 || muxA-> ent1= 14 | ent2= 89 | sin_ext=   2 | pc+halt=  12
# PC=  12 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2= 89 | sin_ext=   2 | pc+halt=  13
# PC=  13 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2=  88 | SelMux= 0 || muxA-> ent1= 15 | ent2= 88 | sin_ext=   2 | pc+halt=  13
# PC=  13 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  14 | ent2=  88 | SelMux= 0 || muxA-> ent1= 16 | ent2= 88 | sin_ext=   2 | pc+halt=  14
# PC=  14 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  14 | ent2=  55 | SelMux= 0 || muxA-> ent1= 15 | ent2= 55 | sin_ext=   1 | pc+halt=  14
# PC=  14 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  15 | ent2=  55 | SelMux= 0 || muxA-> ent1= 16 | ent2= 55 | sin_ext=   1 | pc+halt=  15
# PC=  15 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  15 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2= 34 | sin_ext=   0 | pc+halt=  15
# PC=  15 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  16 | SelMux= 0 || muxA-> ent1= 16 | ent2= 34 | sin_ext=   0 | pc+halt=  16
# PC=  16 | Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  1 | sin_ext= 255 | pc+halt=  16
# PC=  16 | Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  16 | SelMux= 0 || muxA-> ent1= 16 | ent2=  1 | sin_ext= 255 | pc+halt=  17
# PC=  17 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  17 | SelMux= 0 || muxA-> ent1= 17 | ent2= 89 | sin_ext=   0 | pc+halt=  17
# PC=  17 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  18 | SelMux= 0 || muxA-> ent1= 18 | ent2= 89 | sin_ext=   0 | pc+halt=  18
# PC=  18 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  14 | SelMux= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext= 252 | pc+halt=  18
# PC=  18 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  19 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  0 | sin_ext= 252 | pc+halt=  19
# PC=  19 | Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1=  19 | ent2=   9 | SelMux= 1 || muxA-> ent1= 21 | ent2=  9 | sin_ext=   2 | pc+halt=  19
# PC=  19 | Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1=  20 | ent2=   9 | SelMux= 1 || muxA-> ent1= 22 | ent2=  9 | sin_ext=   2 | pc+halt=  20
# PC=  20 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  20 | ent2=  23 | SelMux= 0 || muxA-> ent1= 23 | ent2=255 | sin_ext=   3 | pc+halt=  20
# PC=  20 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  10 | ent2=  13 | SelMux= 0 || muxA-> ent1= 13 | ent2=255 | sin_ext=   3 | pc+halt=  10
# PC=  10 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  10 | ent2=   0 | SelMux= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10
# PC=  10 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=   0 | SelMux= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext=   3 | pc+halt=  11
# PC=  11 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=  11 | SelMux= 0 || muxA-> ent1= 11 | ent2= 89 | sin_ext=   0 | pc+halt=  11
# PC=  11 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  12 | SelMux= 0 || muxA-> ent1= 12 | ent2= 89 | sin_ext=   0 | pc+halt=  12
# PC=  12 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  14 | SelMux= 0 || muxA-> ent1= 14 | ent2=233 | sin_ext=   2 | pc+halt=  12
# PC=  12 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=233 | sin_ext=   2 | pc+halt=  13
# PC=  13 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2= 232 | SelMux= 0 || muxA-> ent1= 15 | ent2=232 | sin_ext=   2 | pc+halt=  13
# PC=  13 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  14 | ent2= 232 | SelMux= 0 || muxA-> ent1= 16 | ent2=232 | sin_ext=   2 | pc+halt=  14
# PC=  14 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  14 | ent2= 144 | SelMux= 0 || muxA-> ent1= 15 | ent2=144 | sin_ext=   1 | pc+halt=  14
# PC=  14 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  15 | ent2= 144 | SelMux= 0 || muxA-> ent1= 16 | ent2=144 | sin_ext=   1 | pc+halt=  15
# PC=  15 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  15 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2= 89 | sin_ext=   0 | pc+halt=  15
# PC=  15 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  16 | SelMux= 0 || muxA-> ent1= 16 | ent2= 89 | sin_ext=   0 | pc+halt=  16
# PC=  16 | Beq= 1 | zero= 1 | and1 =1 | or1 =1 | entr1=  16 | ent2=  15 | SelMux= 1 || muxA-> ent1= 15 | ent2=  1 | sin_ext= 255 | pc+halt=  16
# PC=  16 | Beq= 1 | zero= 1 | and1 =1 | or1 =1 | entr1=  17 | ent2=  16 | SelMux= 1 || muxA-> ent1= 16 | ent2=  1 | sin_ext= 255 | pc+halt=  17
# PC=  17 | Beq= 1 | zero= 1 | and1 =1 | or1 =1 | entr1=  17 | ent2=  16 | SelMux= 1 || muxA-> ent1= 16 | ent2=  0 | sin_ext= 255 | pc+halt=  17
# Compile of testenrisc.v was successful.
restart -f
# Loading work.testenrisc
run -all
# GetModuleFileName: Não foi possível encontrar o módulo especificado.
# 
# 
# PC=   0 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=   0 | ent2=   3 | SelMux= 0 || muxA-> ent1=  3 | ent2=  0 | sin_ext=   3 | pc+halt=   0 sele_ext= 0
# PC=   1 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=   1 | ent2=   4 | SelMux= 0 || muxA-> ent1=  4 | ent2=  0 | sin_ext=   3 | pc+halt=   1 sele_ext= 0
# PC=   1 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=   1 | ent2=   3 | SelMux= 0 || muxA-> ent1=  3 | ent2=  0 | sin_ext=   2 | pc+halt=   1 sele_ext= 0
# PC=   1 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=   2 | ent2=   4 | SelMux= 0 || muxA-> ent1=  4 | ent2=  0 | sin_ext=   2 | pc+halt=   2 sele_ext= 0
# PC=   2 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=   2 | ent2=   2 | SelMux= 0 || muxA-> ent1=  2 | ent2=  0 | sin_ext=   0 | pc+halt=   2 sele_ext= 0
# PC=   2 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=   3 | ent2=   3 | SelMux= 0 || muxA-> ent1=  3 | ent2=  0 | sin_ext=   0 | pc+halt=   3 sele_ext= 0
# PC=   3 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=   3 | ent2=   4 | SelMux= 0 || muxA-> ent1=  4 | ent2=  0 | sin_ext=   1 | pc+halt=   3 sele_ext= 0
# PC=   3 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=   4 | ent2=   5 | SelMux= 0 || muxA-> ent1=  5 | ent2=  0 | sin_ext=   1 | pc+halt=   4 sele_ext= 0
# PC=   4 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=   4 | ent2=   0 | SelMux= 0 || muxA-> ent1=  5 | ent2=  0 | sin_ext=   1 | pc+halt=   4 sele_ext= 0
# PC=   4 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=   5 | ent2=   0 | SelMux= 0 || muxA-> ent1=  6 | ent2=  0 | sin_ext=   1 | pc+halt=   5 sele_ext= 0
# PC=   5 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=   5 | ent2=   1 | SelMux= 0 || muxA-> ent1=  5 | ent2=  1 | sin_ext=   0 | pc+halt=   5 sele_ext= 0
# PC=   5 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=   6 | ent2=   1 | SelMux= 0 || muxA-> ent1=  6 | ent2=  1 | sin_ext=   0 | pc+halt=   6 sele_ext= 0
# PC=   6 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=   6 | ent2=   2 | SelMux= 0 || muxA-> ent1=  2 | ent2=  0 | sin_ext= 252 | pc+halt=   6 sele_ext= 1
# PC=   6 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=   7 | ent2=   3 | SelMux= 0 || muxA-> ent1=  3 | ent2=  0 | sin_ext= 252 | pc+halt=   7 sele_ext= 1
# PC=   7 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=   7 | ent2=   6 | SelMux= 0 || muxA-> ent1= 10 | ent2=  6 | sin_ext=   3 | pc+halt=   7 sele_ext= 0
# PC=   7 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=   8 | ent2=   6 | SelMux= 0 || muxA-> ent1= 11 | ent2=  6 | sin_ext=   3 | pc+halt=   8 sele_ext= 0
# PC=   8 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=   8 | ent2=   0 | SelMux= 0 || muxA-> ent1=  9 | ent2=  0 | sin_ext=   1 | pc+halt=   8 sele_ext= 0
# PC=   8 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=   9 | ent2=   0 | SelMux= 0 || muxA-> ent1= 10 | ent2=  0 | sin_ext=   1 | pc+halt=   9 sele_ext= 0
# PC=   9 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=   9 | ent2=  12 | SelMux= 0 || muxA-> ent1= 12 | ent2=  9 | sin_ext=   3 | pc+halt=   9 sele_ext= 0
# PC=   9 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  10 | ent2=  13 | SelMux= 0 || muxA-> ent1= 13 | ent2=  9 | sin_ext=   3 | pc+halt=  10 sele_ext= 0
# PC=  10 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  10 | ent2=   0 | SelMux= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 sele_ext= 0
# PC=  10 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=   0 | SelMux= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext=   3 | pc+halt=  11 sele_ext= 0
# PC=  11 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=  11 | SelMux= 0 || muxA-> ent1= 11 | ent2=  1 | sin_ext=   0 | pc+halt=  11 sele_ext= 0
# PC=  11 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  12 | SelMux= 0 || muxA-> ent1= 12 | ent2=  1 | sin_ext=   0 | pc+halt=  12 sele_ext= 0
# PC=  12 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  12 | ent2=  14 | SelMux= 0 || muxA-> ent1= 14 | ent2=  1 | sin_ext=   2 | pc+halt=  12 sele_ext= 0
# PC=  12 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  13 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  1 | sin_ext=   2 | pc+halt=  13 sele_ext= 0
# PC=  13 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2=   0 | SelMux= 0 || muxA-> ent1= 15 | ent2=  0 | sin_ext=   2 | pc+halt=  13 sele_ext= 0
# PC=  13 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  14 | ent2=   0 | SelMux= 0 || muxA-> ent1= 16 | ent2=  0 | sin_ext=   2 | pc+halt=  14 sele_ext= 0
# PC=  14 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  14 | ent2=   0 | SelMux= 0 || muxA-> ent1= 15 | ent2=  0 | sin_ext=   1 | pc+halt=  14 sele_ext= 0
# PC=  14 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  15 | ent2=   0 | SelMux= 0 || muxA-> ent1= 16 | ent2=  0 | sin_ext=   1 | pc+halt=  15 sele_ext= 0
# PC=  15 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  15 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  1 | sin_ext=   0 | pc+halt=  15 sele_ext= 0
# PC=  15 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  16 | SelMux= 0 || muxA-> ent1= 16 | ent2=  1 | sin_ext=   0 | pc+halt=  16 sele_ext= 0
# PC=  16 | Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  0 | sin_ext= 255 | pc+halt=  16 sele_ext= 1
# PC=  16 | Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  16 | SelMux= 0 || muxA-> ent1= 16 | ent2=  0 | sin_ext= 255 | pc+halt=  17 sele_ext= 1
# PC=  17 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  17 | SelMux= 0 || muxA-> ent1= 17 | ent2=  1 | sin_ext=   0 | pc+halt=  17 sele_ext= 0
# PC=  17 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  18 | SelMux= 0 || muxA-> ent1= 18 | ent2=  1 | sin_ext=   0 | pc+halt=  18 sele_ext= 0
# PC=  18 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  14 | SelMux= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext= 252 | pc+halt=  18 sele_ext= 1
# PC=  18 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  19 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  0 | sin_ext= 252 | pc+halt=  19 sele_ext= 1
# PC=  19 | Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1=  19 | ent2=   9 | SelMux= 1 || muxA-> ent1= 21 | ent2=  9 | sin_ext=   2 | pc+halt=  19 sele_ext= 0
# PC=  19 | Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1=  20 | ent2=   9 | SelMux= 1 || muxA-> ent1= 22 | ent2=  9 | sin_ext=   2 | pc+halt=  20 sele_ext= 0
# PC=  20 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  20 | ent2=  23 | SelMux= 0 || muxA-> ent1= 23 | ent2=255 | sin_ext=   3 | pc+halt=  20 sele_ext= 0
# PC=  20 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  10 | ent2=  13 | SelMux= 0 || muxA-> ent1= 13 | ent2=255 | sin_ext=   3 | pc+halt=  10 sele_ext= 0
# PC=  10 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  10 | ent2=   0 | SelMux= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 sele_ext= 0
# PC=  10 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=   0 | SelMux= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext=   3 | pc+halt=  11 sele_ext= 0
# PC=  11 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=  11 | SelMux= 0 || muxA-> ent1= 11 | ent2=  1 | sin_ext=   0 | pc+halt=  11 sele_ext= 0
# PC=  11 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  12 | SelMux= 0 || muxA-> ent1= 12 | ent2=  1 | sin_ext=   0 | pc+halt=  12 sele_ext= 0
# PC=  12 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  14 | SelMux= 0 || muxA-> ent1= 14 | ent2=  2 | sin_ext=   2 | pc+halt=  12 sele_ext= 0
# PC=  12 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  2 | sin_ext=   2 | pc+halt=  13 sele_ext= 0
# PC=  13 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2=   1 | SelMux= 0 || muxA-> ent1= 15 | ent2=  1 | sin_ext=   2 | pc+halt=  13 sele_ext= 0
# PC=  13 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  14 | ent2=   1 | SelMux= 0 || muxA-> ent1= 16 | ent2=  1 | sin_ext=   2 | pc+halt=  14 sele_ext= 0
# PC=  14 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  14 | ent2=   1 | SelMux= 0 || muxA-> ent1= 15 | ent2=  1 | sin_ext=   1 | pc+halt=  14 sele_ext= 0
# PC=  14 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  15 | ent2=   1 | SelMux= 0 || muxA-> ent1= 16 | ent2=  1 | sin_ext=   1 | pc+halt=  15 sele_ext= 0
# PC=  15 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  15 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  1 | sin_ext=   0 | pc+halt=  15 sele_ext= 0
# PC=  15 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  16 | SelMux= 0 || muxA-> ent1= 16 | ent2=  1 | sin_ext=   0 | pc+halt=  16 sele_ext= 0
# PC=  16 | Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  1 | sin_ext= 255 | pc+halt=  16 sele_ext= 1
# PC=  16 | Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  16 | SelMux= 0 || muxA-> ent1= 16 | ent2=  1 | sin_ext= 255 | pc+halt=  17 sele_ext= 1
# PC=  17 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  17 | SelMux= 0 || muxA-> ent1= 17 | ent2=  2 | sin_ext=   0 | pc+halt=  17 sele_ext= 0
# PC=  17 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  18 | SelMux= 0 || muxA-> ent1= 18 | ent2=  2 | sin_ext=   0 | pc+halt=  18 sele_ext= 0
# PC=  18 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  14 | SelMux= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext= 252 | pc+halt=  18 sele_ext= 1
# PC=  18 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  19 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  0 | sin_ext= 252 | pc+halt=  19 sele_ext= 1
# PC=  19 | Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1=  19 | ent2=   9 | SelMux= 1 || muxA-> ent1= 21 | ent2=  9 | sin_ext=   2 | pc+halt=  19 sele_ext= 0
# PC=  19 | Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1=  20 | ent2=   9 | SelMux= 1 || muxA-> ent1= 22 | ent2=  9 | sin_ext=   2 | pc+halt=  20 sele_ext= 0
# PC=  20 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  20 | ent2=  23 | SelMux= 0 || muxA-> ent1= 23 | ent2=255 | sin_ext=   3 | pc+halt=  20 sele_ext= 0
# PC=  20 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  10 | ent2=  13 | SelMux= 0 || muxA-> ent1= 13 | ent2=255 | sin_ext=   3 | pc+halt=  10 sele_ext= 0
# PC=  10 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  10 | ent2=   0 | SelMux= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 sele_ext= 0
# PC=  10 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=   0 | SelMux= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext=   3 | pc+halt=  11 sele_ext= 0
# PC=  11 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=  11 | SelMux= 0 || muxA-> ent1= 11 | ent2=  2 | sin_ext=   0 | pc+halt=  11 sele_ext= 0
# PC=  11 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  12 | SelMux= 0 || muxA-> ent1= 12 | ent2=  2 | sin_ext=   0 | pc+halt=  12 sele_ext= 0
# PC=  12 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  14 | SelMux= 0 || muxA-> ent1= 14 | ent2=  5 | sin_ext=   2 | pc+halt=  12 sele_ext= 0
# PC=  12 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  5 | sin_ext=   2 | pc+halt=  13 sele_ext= 0
# PC=  13 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2=   4 | SelMux= 0 || muxA-> ent1= 15 | ent2=  4 | sin_ext=   2 | pc+halt=  13 sele_ext= 0
# PC=  13 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  14 | ent2=   4 | SelMux= 0 || muxA-> ent1= 16 | ent2=  4 | sin_ext=   2 | pc+halt=  14 sele_ext= 0
# PC=  14 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  14 | ent2=   3 | SelMux= 0 || muxA-> ent1= 15 | ent2=  3 | sin_ext=   1 | pc+halt=  14 sele_ext= 0
# PC=  14 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  15 | ent2=   3 | SelMux= 0 || muxA-> ent1= 16 | ent2=  3 | sin_ext=   1 | pc+halt=  15 sele_ext= 0
# PC=  15 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  15 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  2 | sin_ext=   0 | pc+halt=  15 sele_ext= 0
# PC=  15 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  16 | SelMux= 0 || muxA-> ent1= 16 | ent2=  2 | sin_ext=   0 | pc+halt=  16 sele_ext= 0
# PC=  16 | Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  1 | sin_ext= 255 | pc+halt=  16 sele_ext= 1
# PC=  16 | Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  16 | SelMux= 0 || muxA-> ent1= 16 | ent2=  1 | sin_ext= 255 | pc+halt=  17 sele_ext= 1
# PC=  17 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  17 | SelMux= 0 || muxA-> ent1= 17 | ent2=  5 | sin_ext=   0 | pc+halt=  17 sele_ext= 0
# PC=  17 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  18 | SelMux= 0 || muxA-> ent1= 18 | ent2=  5 | sin_ext=   0 | pc+halt=  18 sele_ext= 0
# PC=  18 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  14 | SelMux= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext= 252 | pc+halt=  18 sele_ext= 1
# PC=  18 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  19 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  0 | sin_ext= 252 | pc+halt=  19 sele_ext= 1
# PC=  19 | Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1=  19 | ent2=   9 | SelMux= 1 || muxA-> ent1= 21 | ent2=  9 | sin_ext=   2 | pc+halt=  19 sele_ext= 0
# PC=  19 | Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1=  20 | ent2=   9 | SelMux= 1 || muxA-> ent1= 22 | ent2=  9 | sin_ext=   2 | pc+halt=  20 sele_ext= 0
# PC=  20 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  20 | ent2=  23 | SelMux= 0 || muxA-> ent1= 23 | ent2=255 | sin_ext=   3 | pc+halt=  20 sele_ext= 0
# PC=  20 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  10 | ent2=  13 | SelMux= 0 || muxA-> ent1= 13 | ent2=255 | sin_ext=   3 | pc+halt=  10 sele_ext= 0
# PC=  10 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  10 | ent2=   0 | SelMux= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 sele_ext= 0
# PC=  10 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=   0 | SelMux= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext=   3 | pc+halt=  11 sele_ext= 0
# PC=  11 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=  11 | SelMux= 0 || muxA-> ent1= 11 | ent2=  5 | sin_ext=   0 | pc+halt=  11 sele_ext= 0
# PC=  11 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  12 | SelMux= 0 || muxA-> ent1= 12 | ent2=  5 | sin_ext=   0 | pc+halt=  12 sele_ext= 0
# PC=  12 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  14 | SelMux= 0 || muxA-> ent1= 14 | ent2= 13 | sin_ext=   2 | pc+halt=  12 sele_ext= 0
# PC=  12 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2= 13 | sin_ext=   2 | pc+halt=  13 sele_ext= 0
# PC=  13 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2=  12 | SelMux= 0 || muxA-> ent1= 15 | ent2= 12 | sin_ext=   2 | pc+halt=  13 sele_ext= 0
# PC=  13 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  14 | ent2=  12 | SelMux= 0 || muxA-> ent1= 16 | ent2= 12 | sin_ext=   2 | pc+halt=  14 sele_ext= 0
# PC=  14 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  14 | ent2=   8 | SelMux= 0 || muxA-> ent1= 15 | ent2=  8 | sin_ext=   1 | pc+halt=  14 sele_ext= 0
# PC=  14 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  15 | ent2=   8 | SelMux= 0 || muxA-> ent1= 16 | ent2=  8 | sin_ext=   1 | pc+halt=  15 sele_ext= 0
# PC=  15 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  15 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  5 | sin_ext=   0 | pc+halt=  15 sele_ext= 0
# PC=  15 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  16 | SelMux= 0 || muxA-> ent1= 16 | ent2=  5 | sin_ext=   0 | pc+halt=  16 sele_ext= 0
# PC=  16 | Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  1 | sin_ext= 255 | pc+halt=  16 sele_ext= 1
# PC=  16 | Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  16 | SelMux= 0 || muxA-> ent1= 16 | ent2=  1 | sin_ext= 255 | pc+halt=  17 sele_ext= 1
# PC=  17 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  17 | SelMux= 0 || muxA-> ent1= 17 | ent2= 13 | sin_ext=   0 | pc+halt=  17 sele_ext= 0
# PC=  17 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  18 | SelMux= 0 || muxA-> ent1= 18 | ent2= 13 | sin_ext=   0 | pc+halt=  18 sele_ext= 0
# PC=  18 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  14 | SelMux= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext= 252 | pc+halt=  18 sele_ext= 1
# PC=  18 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  19 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  0 | sin_ext= 252 | pc+halt=  19 sele_ext= 1
# PC=  19 | Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1=  19 | ent2=   9 | SelMux= 1 || muxA-> ent1= 21 | ent2=  9 | sin_ext=   2 | pc+halt=  19 sele_ext= 0
# PC=  19 | Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1=  20 | ent2=   9 | SelMux= 1 || muxA-> ent1= 22 | ent2=  9 | sin_ext=   2 | pc+halt=  20 sele_ext= 0
# PC=  20 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  20 | ent2=  23 | SelMux= 0 || muxA-> ent1= 23 | ent2=255 | sin_ext=   3 | pc+halt=  20 sele_ext= 0
# PC=  20 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  10 | ent2=  13 | SelMux= 0 || muxA-> ent1= 13 | ent2=255 | sin_ext=   3 | pc+halt=  10 sele_ext= 0
# PC=  10 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  10 | ent2=   0 | SelMux= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 sele_ext= 0
# PC=  10 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=   0 | SelMux= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext=   3 | pc+halt=  11 sele_ext= 0
# PC=  11 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=  11 | SelMux= 0 || muxA-> ent1= 11 | ent2= 13 | sin_ext=   0 | pc+halt=  11 sele_ext= 0
# PC=  11 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  12 | SelMux= 0 || muxA-> ent1= 12 | ent2= 13 | sin_ext=   0 | pc+halt=  12 sele_ext= 0
# PC=  12 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  14 | SelMux= 0 || muxA-> ent1= 14 | ent2= 34 | sin_ext=   2 | pc+halt=  12 sele_ext= 0
# PC=  12 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2= 34 | sin_ext=   2 | pc+halt=  13 sele_ext= 0
# PC=  13 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2=  33 | SelMux= 0 || muxA-> ent1= 15 | ent2= 33 | sin_ext=   2 | pc+halt=  13 sele_ext= 0
# PC=  13 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  14 | ent2=  33 | SelMux= 0 || muxA-> ent1= 16 | ent2= 33 | sin_ext=   2 | pc+halt=  14 sele_ext= 0
# PC=  14 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  14 | ent2=  21 | SelMux= 0 || muxA-> ent1= 15 | ent2= 21 | sin_ext=   1 | pc+halt=  14 sele_ext= 0
# PC=  14 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  15 | ent2=  21 | SelMux= 0 || muxA-> ent1= 16 | ent2= 21 | sin_ext=   1 | pc+halt=  15 sele_ext= 0
# PC=  15 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  15 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2= 13 | sin_ext=   0 | pc+halt=  15 sele_ext= 0
# PC=  15 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  16 | SelMux= 0 || muxA-> ent1= 16 | ent2= 13 | sin_ext=   0 | pc+halt=  16 sele_ext= 0
# PC=  16 | Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  1 | sin_ext= 255 | pc+halt=  16 sele_ext= 1
# PC=  16 | Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  16 | SelMux= 0 || muxA-> ent1= 16 | ent2=  1 | sin_ext= 255 | pc+halt=  17 sele_ext= 1
# PC=  17 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  17 | SelMux= 0 || muxA-> ent1= 17 | ent2= 34 | sin_ext=   0 | pc+halt=  17 sele_ext= 0
# PC=  17 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  18 | SelMux= 0 || muxA-> ent1= 18 | ent2= 34 | sin_ext=   0 | pc+halt=  18 sele_ext= 0
# PC=  18 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  14 | SelMux= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext= 252 | pc+halt=  18 sele_ext= 1
# PC=  18 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  19 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  0 | sin_ext= 252 | pc+halt=  19 sele_ext= 1
# PC=  19 | Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1=  19 | ent2=   9 | SelMux= 1 || muxA-> ent1= 21 | ent2=  9 | sin_ext=   2 | pc+halt=  19 sele_ext= 0
# PC=  19 | Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1=  20 | ent2=   9 | SelMux= 1 || muxA-> ent1= 22 | ent2=  9 | sin_ext=   2 | pc+halt=  20 sele_ext= 0
# PC=  20 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  20 | ent2=  23 | SelMux= 0 || muxA-> ent1= 23 | ent2=255 | sin_ext=   3 | pc+halt=  20 sele_ext= 0
# PC=  20 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  10 | ent2=  13 | SelMux= 0 || muxA-> ent1= 13 | ent2=255 | sin_ext=   3 | pc+halt=  10 sele_ext= 0
# PC=  10 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  10 | ent2=   0 | SelMux= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 sele_ext= 0
# PC=  10 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=   0 | SelMux= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext=   3 | pc+halt=  11 sele_ext= 0
# PC=  11 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=  11 | SelMux= 0 || muxA-> ent1= 11 | ent2= 34 | sin_ext=   0 | pc+halt=  11 sele_ext= 0
# PC=  11 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  12 | SelMux= 0 || muxA-> ent1= 12 | ent2= 34 | sin_ext=   0 | pc+halt=  12 sele_ext= 0
# PC=  12 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  14 | SelMux= 0 || muxA-> ent1= 14 | ent2= 89 | sin_ext=   2 | pc+halt=  12 sele_ext= 0
# PC=  12 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2= 89 | sin_ext=   2 | pc+halt=  13 sele_ext= 0
# PC=  13 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2=  88 | SelMux= 0 || muxA-> ent1= 15 | ent2= 88 | sin_ext=   2 | pc+halt=  13 sele_ext= 0
# PC=  13 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  14 | ent2=  88 | SelMux= 0 || muxA-> ent1= 16 | ent2= 88 | sin_ext=   2 | pc+halt=  14 sele_ext= 0
# PC=  14 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  14 | ent2=  55 | SelMux= 0 || muxA-> ent1= 15 | ent2= 55 | sin_ext=   1 | pc+halt=  14 sele_ext= 0
# PC=  14 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  15 | ent2=  55 | SelMux= 0 || muxA-> ent1= 16 | ent2= 55 | sin_ext=   1 | pc+halt=  15 sele_ext= 0
# PC=  15 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  15 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2= 34 | sin_ext=   0 | pc+halt=  15 sele_ext= 0
# PC=  15 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  16 | SelMux= 0 || muxA-> ent1= 16 | ent2= 34 | sin_ext=   0 | pc+halt=  16 sele_ext= 0
# PC=  16 | Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  1 | sin_ext= 255 | pc+halt=  16 sele_ext= 1
# PC=  16 | Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  16 | SelMux= 0 || muxA-> ent1= 16 | ent2=  1 | sin_ext= 255 | pc+halt=  17 sele_ext= 1
# PC=  17 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  17 | SelMux= 0 || muxA-> ent1= 17 | ent2= 89 | sin_ext=   0 | pc+halt=  17 sele_ext= 0
# PC=  17 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  18 | SelMux= 0 || muxA-> ent1= 18 | ent2= 89 | sin_ext=   0 | pc+halt=  18 sele_ext= 0
# PC=  18 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  14 | SelMux= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext= 252 | pc+halt=  18 sele_ext= 1
# PC=  18 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  19 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  0 | sin_ext= 252 | pc+halt=  19 sele_ext= 1
# PC=  19 | Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1=  19 | ent2=   9 | SelMux= 1 || muxA-> ent1= 21 | ent2=  9 | sin_ext=   2 | pc+halt=  19 sele_ext= 0
# PC=  19 | Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1=  20 | ent2=   9 | SelMux= 1 || muxA-> ent1= 22 | ent2=  9 | sin_ext=   2 | pc+halt=  20 sele_ext= 0
# PC=  20 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  20 | ent2=  23 | SelMux= 0 || muxA-> ent1= 23 | ent2=255 | sin_ext=   3 | pc+halt=  20 sele_ext= 0
# PC=  20 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  10 | ent2=  13 | SelMux= 0 || muxA-> ent1= 13 | ent2=255 | sin_ext=   3 | pc+halt=  10 sele_ext= 0
# PC=  10 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  10 | ent2=   0 | SelMux= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 sele_ext= 0
# PC=  10 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=   0 | SelMux= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext=   3 | pc+halt=  11 sele_ext= 0
# PC=  11 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=  11 | SelMux= 0 || muxA-> ent1= 11 | ent2= 89 | sin_ext=   0 | pc+halt=  11 sele_ext= 0
# PC=  11 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  12 | SelMux= 0 || muxA-> ent1= 12 | ent2= 89 | sin_ext=   0 | pc+halt=  12 sele_ext= 0
# PC=  12 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  14 | SelMux= 0 || muxA-> ent1= 14 | ent2=233 | sin_ext=   2 | pc+halt=  12 sele_ext= 0
# PC=  12 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=233 | sin_ext=   2 | pc+halt=  13 sele_ext= 0
# PC=  13 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2= 232 | SelMux= 0 || muxA-> ent1= 15 | ent2=232 | sin_ext=   2 | pc+halt=  13 sele_ext= 0
# PC=  13 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  14 | ent2= 232 | SelMux= 0 || muxA-> ent1= 16 | ent2=232 | sin_ext=   2 | pc+halt=  14 sele_ext= 0
# PC=  14 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  14 | ent2= 144 | SelMux= 0 || muxA-> ent1= 15 | ent2=144 | sin_ext=   1 | pc+halt=  14 sele_ext= 0
# PC=  14 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  15 | ent2= 144 | SelMux= 0 || muxA-> ent1= 16 | ent2=144 | sin_ext=   1 | pc+halt=  15 sele_ext= 0
# PC=  15 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  15 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2= 89 | sin_ext=   0 | pc+halt=  15 sele_ext= 0
# PC=  15 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  16 | SelMux= 0 || muxA-> ent1= 16 | ent2= 89 | sin_ext=   0 | pc+halt=  16 sele_ext= 0
# PC=  16 | Beq= 1 | zero= 1 | and1 =1 | or1 =1 | entr1=  16 | ent2=  15 | SelMux= 1 || muxA-> ent1= 15 | ent2=  1 | sin_ext= 255 | pc+halt=  16 sele_ext= 1
# PC=  16 | Beq= 1 | zero= 1 | and1 =1 | or1 =1 | entr1=  17 | ent2=  16 | SelMux= 1 || muxA-> ent1= 16 | ent2=  1 | sin_ext= 255 | pc+halt=  17 sele_ext= 1
# PC=  17 | Beq= 1 | zero= 1 | and1 =1 | or1 =1 | entr1=  17 | ent2=  16 | SelMux= 1 || muxA-> ent1= 16 | ent2=  0 | sin_ext= 255 | pc+halt=  17 sele_ext= 1
# Compile of testenrisc.v was successful.
# Compile of testenrisc.v was successful.
restart -f
# Loading work.testenrisc
run -all
# GetModuleFileName: Não foi possível encontrar o módulo especificado.
# 
# 
# PC=   0 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=   0 | ent2=   3 | SelMux= 0 || muxA-> ent1=  3 | ent2=  0 | sin_ext=   3 | pc+halt=   0 Bef_ext= 3
# PC=   1 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=   1 | ent2=   4 | SelMux= 0 || muxA-> ent1=  4 | ent2=  0 | sin_ext=   3 | pc+halt=   1 Bef_ext= 3
# PC=   1 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=   1 | ent2=   3 | SelMux= 0 || muxA-> ent1=  3 | ent2=  0 | sin_ext=   2 | pc+halt=   1 Bef_ext= 2
# PC=   1 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=   2 | ent2=   4 | SelMux= 0 || muxA-> ent1=  4 | ent2=  0 | sin_ext=   2 | pc+halt=   2 Bef_ext= 2
# PC=   2 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=   2 | ent2=   2 | SelMux= 0 || muxA-> ent1=  2 | ent2=  0 | sin_ext=   0 | pc+halt=   2 Bef_ext= 0
# PC=   2 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=   3 | ent2=   3 | SelMux= 0 || muxA-> ent1=  3 | ent2=  0 | sin_ext=   0 | pc+halt=   3 Bef_ext= 0
# PC=   3 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=   3 | ent2=   4 | SelMux= 0 || muxA-> ent1=  4 | ent2=  0 | sin_ext=   1 | pc+halt=   3 Bef_ext= 1
# PC=   3 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=   4 | ent2=   5 | SelMux= 0 || muxA-> ent1=  5 | ent2=  0 | sin_ext=   1 | pc+halt=   4 Bef_ext= 1
# PC=   4 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=   4 | ent2=   0 | SelMux= 0 || muxA-> ent1=  5 | ent2=  0 | sin_ext=   1 | pc+halt=   4 Bef_ext= 1
# PC=   4 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=   5 | ent2=   0 | SelMux= 0 || muxA-> ent1=  6 | ent2=  0 | sin_ext=   1 | pc+halt=   5 Bef_ext= 1
# PC=   5 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=   5 | ent2=   1 | SelMux= 0 || muxA-> ent1=  5 | ent2=  1 | sin_ext=   0 | pc+halt=   5 Bef_ext= 0
# PC=   5 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=   6 | ent2=   1 | SelMux= 0 || muxA-> ent1=  6 | ent2=  1 | sin_ext=   0 | pc+halt=   6 Bef_ext= 0
# PC=   6 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=   6 | ent2=   2 | SelMux= 0 || muxA-> ent1=  2 | ent2=  0 | sin_ext= 252 | pc+halt=   6 Bef_ext= 4
# PC=   6 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=   7 | ent2=   3 | SelMux= 0 || muxA-> ent1=  3 | ent2=  0 | sin_ext= 252 | pc+halt=   7 Bef_ext= 4
# PC=   7 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=   7 | ent2=   6 | SelMux= 0 || muxA-> ent1= 10 | ent2=  6 | sin_ext=   3 | pc+halt=   7 Bef_ext= 3
# PC=   7 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=   8 | ent2=   6 | SelMux= 0 || muxA-> ent1= 11 | ent2=  6 | sin_ext=   3 | pc+halt=   8 Bef_ext= 3
# PC=   8 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=   8 | ent2=   0 | SelMux= 0 || muxA-> ent1=  9 | ent2=  0 | sin_ext=   1 | pc+halt=   8 Bef_ext= 1
# PC=   8 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=   9 | ent2=   0 | SelMux= 0 || muxA-> ent1= 10 | ent2=  0 | sin_ext=   1 | pc+halt=   9 Bef_ext= 1
# PC=   9 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=   9 | ent2=  12 | SelMux= 0 || muxA-> ent1= 12 | ent2=  9 | sin_ext=   3 | pc+halt=   9 Bef_ext= 3
# PC=   9 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  10 | ent2=  13 | SelMux= 0 || muxA-> ent1= 13 | ent2=  9 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  10 | ent2=   0 | SelMux= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=   0 | SelMux= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext=   3 | pc+halt=  11 Bef_ext= 3
# PC=  11 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=  11 | SelMux= 0 || muxA-> ent1= 11 | ent2=  1 | sin_ext=   0 | pc+halt=  11 Bef_ext= 0
# PC=  11 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  12 | SelMux= 0 || muxA-> ent1= 12 | ent2=  1 | sin_ext=   0 | pc+halt=  12 Bef_ext= 0
# PC=  12 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  12 | ent2=  14 | SelMux= 0 || muxA-> ent1= 14 | ent2=  1 | sin_ext=   2 | pc+halt=  12 Bef_ext= 2
# PC=  12 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  13 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  1 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2=   0 | SelMux= 0 || muxA-> ent1= 15 | ent2=  0 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  14 | ent2=   0 | SelMux= 0 || muxA-> ent1= 16 | ent2=  0 | sin_ext=   2 | pc+halt=  14 Bef_ext= 2
# PC=  14 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  14 | ent2=   0 | SelMux= 0 || muxA-> ent1= 15 | ent2=  0 | sin_ext=   1 | pc+halt=  14 Bef_ext= 1
# PC=  14 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  15 | ent2=   0 | SelMux= 0 || muxA-> ent1= 16 | ent2=  0 | sin_ext=   1 | pc+halt=  15 Bef_ext= 1
# PC=  15 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  15 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  1 | sin_ext=   0 | pc+halt=  15 Bef_ext= 0
# PC=  15 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  16 | SelMux= 0 || muxA-> ent1= 16 | ent2=  1 | sin_ext=   0 | pc+halt=  16 Bef_ext= 0
# PC=  16 | Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  0 | sin_ext= 255 | pc+halt=  16 Bef_ext= 7
# PC=  16 | Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  16 | SelMux= 0 || muxA-> ent1= 16 | ent2=  0 | sin_ext= 255 | pc+halt=  17 Bef_ext= 7
# PC=  17 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  17 | SelMux= 0 || muxA-> ent1= 17 | ent2=  1 | sin_ext=   0 | pc+halt=  17 Bef_ext= 0
# PC=  17 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  18 | SelMux= 0 || muxA-> ent1= 18 | ent2=  1 | sin_ext=   0 | pc+halt=  18 Bef_ext= 0
# PC=  18 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  14 | SelMux= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext= 252 | pc+halt=  18 Bef_ext= 4
# PC=  18 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  19 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  0 | sin_ext= 252 | pc+halt=  19 Bef_ext= 4
# PC=  19 | Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1=  19 | ent2=   9 | SelMux= 1 || muxA-> ent1= 21 | ent2=  9 | sin_ext=   2 | pc+halt=  19 Bef_ext= 2
# PC=  19 | Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1=  20 | ent2=   9 | SelMux= 1 || muxA-> ent1= 22 | ent2=  9 | sin_ext=   2 | pc+halt=  20 Bef_ext= 2
# PC=  20 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  20 | ent2=  23 | SelMux= 0 || muxA-> ent1= 23 | ent2=255 | sin_ext=   3 | pc+halt=  20 Bef_ext= 3
# PC=  20 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  10 | ent2=  13 | SelMux= 0 || muxA-> ent1= 13 | ent2=255 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  10 | ent2=   0 | SelMux= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=   0 | SelMux= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext=   3 | pc+halt=  11 Bef_ext= 3
# PC=  11 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=  11 | SelMux= 0 || muxA-> ent1= 11 | ent2=  1 | sin_ext=   0 | pc+halt=  11 Bef_ext= 0
# PC=  11 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  12 | SelMux= 0 || muxA-> ent1= 12 | ent2=  1 | sin_ext=   0 | pc+halt=  12 Bef_ext= 0
# PC=  12 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  14 | SelMux= 0 || muxA-> ent1= 14 | ent2=  2 | sin_ext=   2 | pc+halt=  12 Bef_ext= 2
# PC=  12 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  2 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2=   1 | SelMux= 0 || muxA-> ent1= 15 | ent2=  1 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  14 | ent2=   1 | SelMux= 0 || muxA-> ent1= 16 | ent2=  1 | sin_ext=   2 | pc+halt=  14 Bef_ext= 2
# PC=  14 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  14 | ent2=   1 | SelMux= 0 || muxA-> ent1= 15 | ent2=  1 | sin_ext=   1 | pc+halt=  14 Bef_ext= 1
# PC=  14 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  15 | ent2=   1 | SelMux= 0 || muxA-> ent1= 16 | ent2=  1 | sin_ext=   1 | pc+halt=  15 Bef_ext= 1
# PC=  15 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  15 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  1 | sin_ext=   0 | pc+halt=  15 Bef_ext= 0
# PC=  15 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  16 | SelMux= 0 || muxA-> ent1= 16 | ent2=  1 | sin_ext=   0 | pc+halt=  16 Bef_ext= 0
# PC=  16 | Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  1 | sin_ext= 255 | pc+halt=  16 Bef_ext= 7
# PC=  16 | Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  16 | SelMux= 0 || muxA-> ent1= 16 | ent2=  1 | sin_ext= 255 | pc+halt=  17 Bef_ext= 7
# PC=  17 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  17 | SelMux= 0 || muxA-> ent1= 17 | ent2=  2 | sin_ext=   0 | pc+halt=  17 Bef_ext= 0
# PC=  17 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  18 | SelMux= 0 || muxA-> ent1= 18 | ent2=  2 | sin_ext=   0 | pc+halt=  18 Bef_ext= 0
# PC=  18 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  14 | SelMux= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext= 252 | pc+halt=  18 Bef_ext= 4
# PC=  18 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  19 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  0 | sin_ext= 252 | pc+halt=  19 Bef_ext= 4
# PC=  19 | Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1=  19 | ent2=   9 | SelMux= 1 || muxA-> ent1= 21 | ent2=  9 | sin_ext=   2 | pc+halt=  19 Bef_ext= 2
# PC=  19 | Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1=  20 | ent2=   9 | SelMux= 1 || muxA-> ent1= 22 | ent2=  9 | sin_ext=   2 | pc+halt=  20 Bef_ext= 2
# PC=  20 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  20 | ent2=  23 | SelMux= 0 || muxA-> ent1= 23 | ent2=255 | sin_ext=   3 | pc+halt=  20 Bef_ext= 3
# PC=  20 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  10 | ent2=  13 | SelMux= 0 || muxA-> ent1= 13 | ent2=255 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  10 | ent2=   0 | SelMux= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=   0 | SelMux= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext=   3 | pc+halt=  11 Bef_ext= 3
# PC=  11 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=  11 | SelMux= 0 || muxA-> ent1= 11 | ent2=  2 | sin_ext=   0 | pc+halt=  11 Bef_ext= 0
# PC=  11 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  12 | SelMux= 0 || muxA-> ent1= 12 | ent2=  2 | sin_ext=   0 | pc+halt=  12 Bef_ext= 0
# PC=  12 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  14 | SelMux= 0 || muxA-> ent1= 14 | ent2=  5 | sin_ext=   2 | pc+halt=  12 Bef_ext= 2
# PC=  12 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  5 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2=   4 | SelMux= 0 || muxA-> ent1= 15 | ent2=  4 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  14 | ent2=   4 | SelMux= 0 || muxA-> ent1= 16 | ent2=  4 | sin_ext=   2 | pc+halt=  14 Bef_ext= 2
# PC=  14 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  14 | ent2=   3 | SelMux= 0 || muxA-> ent1= 15 | ent2=  3 | sin_ext=   1 | pc+halt=  14 Bef_ext= 1
# PC=  14 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  15 | ent2=   3 | SelMux= 0 || muxA-> ent1= 16 | ent2=  3 | sin_ext=   1 | pc+halt=  15 Bef_ext= 1
# PC=  15 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  15 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  2 | sin_ext=   0 | pc+halt=  15 Bef_ext= 0
# PC=  15 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  16 | SelMux= 0 || muxA-> ent1= 16 | ent2=  2 | sin_ext=   0 | pc+halt=  16 Bef_ext= 0
# PC=  16 | Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  1 | sin_ext= 255 | pc+halt=  16 Bef_ext= 7
# PC=  16 | Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  16 | SelMux= 0 || muxA-> ent1= 16 | ent2=  1 | sin_ext= 255 | pc+halt=  17 Bef_ext= 7
# PC=  17 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  17 | SelMux= 0 || muxA-> ent1= 17 | ent2=  5 | sin_ext=   0 | pc+halt=  17 Bef_ext= 0
# PC=  17 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  18 | SelMux= 0 || muxA-> ent1= 18 | ent2=  5 | sin_ext=   0 | pc+halt=  18 Bef_ext= 0
# PC=  18 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  14 | SelMux= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext= 252 | pc+halt=  18 Bef_ext= 4
# PC=  18 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  19 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  0 | sin_ext= 252 | pc+halt=  19 Bef_ext= 4
# PC=  19 | Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1=  19 | ent2=   9 | SelMux= 1 || muxA-> ent1= 21 | ent2=  9 | sin_ext=   2 | pc+halt=  19 Bef_ext= 2
# PC=  19 | Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1=  20 | ent2=   9 | SelMux= 1 || muxA-> ent1= 22 | ent2=  9 | sin_ext=   2 | pc+halt=  20 Bef_ext= 2
# PC=  20 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  20 | ent2=  23 | SelMux= 0 || muxA-> ent1= 23 | ent2=255 | sin_ext=   3 | pc+halt=  20 Bef_ext= 3
# PC=  20 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  10 | ent2=  13 | SelMux= 0 || muxA-> ent1= 13 | ent2=255 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  10 | ent2=   0 | SelMux= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=   0 | SelMux= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext=   3 | pc+halt=  11 Bef_ext= 3
# PC=  11 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=  11 | SelMux= 0 || muxA-> ent1= 11 | ent2=  5 | sin_ext=   0 | pc+halt=  11 Bef_ext= 0
# PC=  11 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  12 | SelMux= 0 || muxA-> ent1= 12 | ent2=  5 | sin_ext=   0 | pc+halt=  12 Bef_ext= 0
# PC=  12 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  14 | SelMux= 0 || muxA-> ent1= 14 | ent2= 13 | sin_ext=   2 | pc+halt=  12 Bef_ext= 2
# PC=  12 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2= 13 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2=  12 | SelMux= 0 || muxA-> ent1= 15 | ent2= 12 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  14 | ent2=  12 | SelMux= 0 || muxA-> ent1= 16 | ent2= 12 | sin_ext=   2 | pc+halt=  14 Bef_ext= 2
# PC=  14 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  14 | ent2=   8 | SelMux= 0 || muxA-> ent1= 15 | ent2=  8 | sin_ext=   1 | pc+halt=  14 Bef_ext= 1
# PC=  14 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  15 | ent2=   8 | SelMux= 0 || muxA-> ent1= 16 | ent2=  8 | sin_ext=   1 | pc+halt=  15 Bef_ext= 1
# PC=  15 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  15 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  5 | sin_ext=   0 | pc+halt=  15 Bef_ext= 0
# PC=  15 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  16 | SelMux= 0 || muxA-> ent1= 16 | ent2=  5 | sin_ext=   0 | pc+halt=  16 Bef_ext= 0
# PC=  16 | Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  1 | sin_ext= 255 | pc+halt=  16 Bef_ext= 7
# PC=  16 | Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  16 | SelMux= 0 || muxA-> ent1= 16 | ent2=  1 | sin_ext= 255 | pc+halt=  17 Bef_ext= 7
# PC=  17 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  17 | SelMux= 0 || muxA-> ent1= 17 | ent2= 13 | sin_ext=   0 | pc+halt=  17 Bef_ext= 0
# PC=  17 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  18 | SelMux= 0 || muxA-> ent1= 18 | ent2= 13 | sin_ext=   0 | pc+halt=  18 Bef_ext= 0
# PC=  18 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  14 | SelMux= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext= 252 | pc+halt=  18 Bef_ext= 4
# PC=  18 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  19 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  0 | sin_ext= 252 | pc+halt=  19 Bef_ext= 4
# PC=  19 | Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1=  19 | ent2=   9 | SelMux= 1 || muxA-> ent1= 21 | ent2=  9 | sin_ext=   2 | pc+halt=  19 Bef_ext= 2
# PC=  19 | Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1=  20 | ent2=   9 | SelMux= 1 || muxA-> ent1= 22 | ent2=  9 | sin_ext=   2 | pc+halt=  20 Bef_ext= 2
# PC=  20 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  20 | ent2=  23 | SelMux= 0 || muxA-> ent1= 23 | ent2=255 | sin_ext=   3 | pc+halt=  20 Bef_ext= 3
# PC=  20 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  10 | ent2=  13 | SelMux= 0 || muxA-> ent1= 13 | ent2=255 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  10 | ent2=   0 | SelMux= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=   0 | SelMux= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext=   3 | pc+halt=  11 Bef_ext= 3
# PC=  11 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=  11 | SelMux= 0 || muxA-> ent1= 11 | ent2= 13 | sin_ext=   0 | pc+halt=  11 Bef_ext= 0
# PC=  11 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  12 | SelMux= 0 || muxA-> ent1= 12 | ent2= 13 | sin_ext=   0 | pc+halt=  12 Bef_ext= 0
# PC=  12 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  14 | SelMux= 0 || muxA-> ent1= 14 | ent2= 34 | sin_ext=   2 | pc+halt=  12 Bef_ext= 2
# PC=  12 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2= 34 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2=  33 | SelMux= 0 || muxA-> ent1= 15 | ent2= 33 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  14 | ent2=  33 | SelMux= 0 || muxA-> ent1= 16 | ent2= 33 | sin_ext=   2 | pc+halt=  14 Bef_ext= 2
# PC=  14 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  14 | ent2=  21 | SelMux= 0 || muxA-> ent1= 15 | ent2= 21 | sin_ext=   1 | pc+halt=  14 Bef_ext= 1
# PC=  14 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  15 | ent2=  21 | SelMux= 0 || muxA-> ent1= 16 | ent2= 21 | sin_ext=   1 | pc+halt=  15 Bef_ext= 1
# PC=  15 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  15 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2= 13 | sin_ext=   0 | pc+halt=  15 Bef_ext= 0
# PC=  15 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  16 | SelMux= 0 || muxA-> ent1= 16 | ent2= 13 | sin_ext=   0 | pc+halt=  16 Bef_ext= 0
# PC=  16 | Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  1 | sin_ext= 255 | pc+halt=  16 Bef_ext= 7
# PC=  16 | Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  16 | SelMux= 0 || muxA-> ent1= 16 | ent2=  1 | sin_ext= 255 | pc+halt=  17 Bef_ext= 7
# PC=  17 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  17 | SelMux= 0 || muxA-> ent1= 17 | ent2= 34 | sin_ext=   0 | pc+halt=  17 Bef_ext= 0
# PC=  17 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  18 | SelMux= 0 || muxA-> ent1= 18 | ent2= 34 | sin_ext=   0 | pc+halt=  18 Bef_ext= 0
# PC=  18 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  14 | SelMux= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext= 252 | pc+halt=  18 Bef_ext= 4
# PC=  18 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  19 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  0 | sin_ext= 252 | pc+halt=  19 Bef_ext= 4
# PC=  19 | Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1=  19 | ent2=   9 | SelMux= 1 || muxA-> ent1= 21 | ent2=  9 | sin_ext=   2 | pc+halt=  19 Bef_ext= 2
# PC=  19 | Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1=  20 | ent2=   9 | SelMux= 1 || muxA-> ent1= 22 | ent2=  9 | sin_ext=   2 | pc+halt=  20 Bef_ext= 2
# PC=  20 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  20 | ent2=  23 | SelMux= 0 || muxA-> ent1= 23 | ent2=255 | sin_ext=   3 | pc+halt=  20 Bef_ext= 3
# PC=  20 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  10 | ent2=  13 | SelMux= 0 || muxA-> ent1= 13 | ent2=255 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  10 | ent2=   0 | SelMux= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=   0 | SelMux= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext=   3 | pc+halt=  11 Bef_ext= 3
# PC=  11 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=  11 | SelMux= 0 || muxA-> ent1= 11 | ent2= 34 | sin_ext=   0 | pc+halt=  11 Bef_ext= 0
# PC=  11 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  12 | SelMux= 0 || muxA-> ent1= 12 | ent2= 34 | sin_ext=   0 | pc+halt=  12 Bef_ext= 0
# PC=  12 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  14 | SelMux= 0 || muxA-> ent1= 14 | ent2= 89 | sin_ext=   2 | pc+halt=  12 Bef_ext= 2
# PC=  12 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2= 89 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2=  88 | SelMux= 0 || muxA-> ent1= 15 | ent2= 88 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  14 | ent2=  88 | SelMux= 0 || muxA-> ent1= 16 | ent2= 88 | sin_ext=   2 | pc+halt=  14 Bef_ext= 2
# PC=  14 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  14 | ent2=  55 | SelMux= 0 || muxA-> ent1= 15 | ent2= 55 | sin_ext=   1 | pc+halt=  14 Bef_ext= 1
# PC=  14 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  15 | ent2=  55 | SelMux= 0 || muxA-> ent1= 16 | ent2= 55 | sin_ext=   1 | pc+halt=  15 Bef_ext= 1
# PC=  15 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  15 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2= 34 | sin_ext=   0 | pc+halt=  15 Bef_ext= 0
# PC=  15 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  16 | SelMux= 0 || muxA-> ent1= 16 | ent2= 34 | sin_ext=   0 | pc+halt=  16 Bef_ext= 0
# PC=  16 | Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  1 | sin_ext= 255 | pc+halt=  16 Bef_ext= 7
# PC=  16 | Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  16 | SelMux= 0 || muxA-> ent1= 16 | ent2=  1 | sin_ext= 255 | pc+halt=  17 Bef_ext= 7
# PC=  17 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  17 | SelMux= 0 || muxA-> ent1= 17 | ent2= 89 | sin_ext=   0 | pc+halt=  17 Bef_ext= 0
# PC=  17 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  18 | SelMux= 0 || muxA-> ent1= 18 | ent2= 89 | sin_ext=   0 | pc+halt=  18 Bef_ext= 0
# PC=  18 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  14 | SelMux= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext= 252 | pc+halt=  18 Bef_ext= 4
# PC=  18 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  19 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  0 | sin_ext= 252 | pc+halt=  19 Bef_ext= 4
# PC=  19 | Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1=  19 | ent2=   9 | SelMux= 1 || muxA-> ent1= 21 | ent2=  9 | sin_ext=   2 | pc+halt=  19 Bef_ext= 2
# PC=  19 | Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1=  20 | ent2=   9 | SelMux= 1 || muxA-> ent1= 22 | ent2=  9 | sin_ext=   2 | pc+halt=  20 Bef_ext= 2
# PC=  20 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  20 | ent2=  23 | SelMux= 0 || muxA-> ent1= 23 | ent2=255 | sin_ext=   3 | pc+halt=  20 Bef_ext= 3
# PC=  20 | Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  10 | ent2=  13 | SelMux= 0 || muxA-> ent1= 13 | ent2=255 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  10 | ent2=   0 | SelMux= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=   0 | SelMux= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext=   3 | pc+halt=  11 Bef_ext= 3
# PC=  11 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=  11 | SelMux= 0 || muxA-> ent1= 11 | ent2= 89 | sin_ext=   0 | pc+halt=  11 Bef_ext= 0
# PC=  11 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  12 | SelMux= 0 || muxA-> ent1= 12 | ent2= 89 | sin_ext=   0 | pc+halt=  12 Bef_ext= 0
# PC=  12 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  14 | SelMux= 0 || muxA-> ent1= 14 | ent2=233 | sin_ext=   2 | pc+halt=  12 Bef_ext= 2
# PC=  12 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=233 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2= 232 | SelMux= 0 || muxA-> ent1= 15 | ent2=232 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  14 | ent2= 232 | SelMux= 0 || muxA-> ent1= 16 | ent2=232 | sin_ext=   2 | pc+halt=  14 Bef_ext= 2
# PC=  14 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  14 | ent2= 144 | SelMux= 0 || muxA-> ent1= 15 | ent2=144 | sin_ext=   1 | pc+halt=  14 Bef_ext= 1
# PC=  14 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  15 | ent2= 144 | SelMux= 0 || muxA-> ent1= 16 | ent2=144 | sin_ext=   1 | pc+halt=  15 Bef_ext= 1
# PC=  15 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  15 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2= 89 | sin_ext=   0 | pc+halt=  15 Bef_ext= 0
# PC=  15 | Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  16 | SelMux= 0 || muxA-> ent1= 16 | ent2= 89 | sin_ext=   0 | pc+halt=  16 Bef_ext= 0
# PC=  16 | Beq= 1 | zero= 1 | and1 =1 | or1 =1 | entr1=  16 | ent2=  15 | SelMux= 1 || muxA-> ent1= 15 | ent2=  1 | sin_ext= 255 | pc+halt=  16 Bef_ext= 7
# PC=  16 | Beq= 1 | zero= 1 | and1 =1 | or1 =1 | entr1=  17 | ent2=  16 | SelMux= 1 || muxA-> ent1= 16 | ent2=  1 | sin_ext= 255 | pc+halt=  17 Bef_ext= 7
# PC=  17 | Beq= 1 | zero= 1 | and1 =1 | or1 =1 | entr1=  17 | ent2=  16 | SelMux= 1 || muxA-> ent1= 16 | ent2=  0 | sin_ext= 255 | pc+halt=  17 Bef_ext= 7
# Compile of testenrisc.v was successful.
restart -f
# Loading work.testenrisc
run -all
# GetModuleFileName: Não foi possível encontrar o módulo especificado.
# 
# 
# PC=   0 |instru = 011| Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=   0 | ent2=   3 | SelMux= 0 || muxA-> ent1=  3 | ent2=  0 | sin_ext=   3 | pc+halt=   0 Bef_ext= 3
# PC=   1 |instru = 011| Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=   1 | ent2=   4 | SelMux= 0 || muxA-> ent1=  4 | ent2=  0 | sin_ext=   3 | pc+halt=   1 Bef_ext= 3
# PC=   1 |instru = 010| Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=   1 | ent2=   3 | SelMux= 0 || muxA-> ent1=  3 | ent2=  0 | sin_ext=   2 | pc+halt=   1 Bef_ext= 2
# PC=   1 |instru = 010| Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=   2 | ent2=   4 | SelMux= 0 || muxA-> ent1=  4 | ent2=  0 | sin_ext=   2 | pc+halt=   2 Bef_ext= 2
# PC=   2 |instru = 000| Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=   2 | ent2=   2 | SelMux= 0 || muxA-> ent1=  2 | ent2=  0 | sin_ext=   0 | pc+halt=   2 Bef_ext= 0
# PC=   2 |instru = 000| Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=   3 | ent2=   3 | SelMux= 0 || muxA-> ent1=  3 | ent2=  0 | sin_ext=   0 | pc+halt=   3 Bef_ext= 0
# PC=   3 |instru = 001| Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=   3 | ent2=   4 | SelMux= 0 || muxA-> ent1=  4 | ent2=  0 | sin_ext=   1 | pc+halt=   3 Bef_ext= 1
# PC=   3 |instru = 001| Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=   4 | ent2=   5 | SelMux= 0 || muxA-> ent1=  5 | ent2=  0 | sin_ext=   1 | pc+halt=   4 Bef_ext= 1
# PC=   4 |instru = 001| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=   4 | ent2=   0 | SelMux= 0 || muxA-> ent1=  5 | ent2=  0 | sin_ext=   1 | pc+halt=   4 Bef_ext= 1
# PC=   4 |instru = 001| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=   5 | ent2=   0 | SelMux= 0 || muxA-> ent1=  6 | ent2=  0 | sin_ext=   1 | pc+halt=   5 Bef_ext= 1
# PC=   5 |instru = 000| Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=   5 | ent2=   1 | SelMux= 0 || muxA-> ent1=  5 | ent2=  1 | sin_ext=   0 | pc+halt=   5 Bef_ext= 0
# PC=   5 |instru = 000| Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=   6 | ent2=   1 | SelMux= 0 || muxA-> ent1=  6 | ent2=  1 | sin_ext=   0 | pc+halt=   6 Bef_ext= 0
# PC=   6 |instru = 100| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=   6 | ent2=   2 | SelMux= 0 || muxA-> ent1=  2 | ent2=  0 | sin_ext= 252 | pc+halt=   6 Bef_ext= 4
# PC=   6 |instru = 100| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=   7 | ent2=   3 | SelMux= 0 || muxA-> ent1=  3 | ent2=  0 | sin_ext= 252 | pc+halt=   7 Bef_ext= 4
# PC=   7 |instru = 011| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=   7 | ent2=   6 | SelMux= 0 || muxA-> ent1= 10 | ent2=  6 | sin_ext=   3 | pc+halt=   7 Bef_ext= 3
# PC=   7 |instru = 011| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=   8 | ent2=   6 | SelMux= 0 || muxA-> ent1= 11 | ent2=  6 | sin_ext=   3 | pc+halt=   8 Bef_ext= 3
# PC=   8 |instru = 001| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=   8 | ent2=   0 | SelMux= 0 || muxA-> ent1=  9 | ent2=  0 | sin_ext=   1 | pc+halt=   8 Bef_ext= 1
# PC=   8 |instru = 001| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=   9 | ent2=   0 | SelMux= 0 || muxA-> ent1= 10 | ent2=  0 | sin_ext=   1 | pc+halt=   9 Bef_ext= 1
# PC=   9 |instru = 011| Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=   9 | ent2=  12 | SelMux= 0 || muxA-> ent1= 12 | ent2=  9 | sin_ext=   3 | pc+halt=   9 Bef_ext= 3
# PC=   9 |instru = 011| Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  10 | ent2=  13 | SelMux= 0 || muxA-> ent1= 13 | ent2=  9 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 011| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  10 | ent2=   0 | SelMux= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 011| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=   0 | SelMux= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext=   3 | pc+halt=  11 Bef_ext= 3
# PC=  11 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=  11 | SelMux= 0 || muxA-> ent1= 11 | ent2=  1 | sin_ext=   0 | pc+halt=  11 Bef_ext= 0
# PC=  11 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  12 | SelMux= 0 || muxA-> ent1= 12 | ent2=  1 | sin_ext=   0 | pc+halt=  12 Bef_ext= 0
# PC=  12 |instru = 010| Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  12 | ent2=  14 | SelMux= 0 || muxA-> ent1= 14 | ent2=  1 | sin_ext=   2 | pc+halt=  12 Bef_ext= 2
# PC=  12 |instru = 010| Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  13 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  1 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2=   0 | SelMux= 0 || muxA-> ent1= 15 | ent2=  0 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  14 | ent2=   0 | SelMux= 0 || muxA-> ent1= 16 | ent2=  0 | sin_ext=   2 | pc+halt=  14 Bef_ext= 2
# PC=  14 |instru = 001| Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  14 | ent2=   0 | SelMux= 0 || muxA-> ent1= 15 | ent2=  0 | sin_ext=   1 | pc+halt=  14 Bef_ext= 1
# PC=  14 |instru = 001| Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  15 | ent2=   0 | SelMux= 0 || muxA-> ent1= 16 | ent2=  0 | sin_ext=   1 | pc+halt=  15 Bef_ext= 1
# PC=  15 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  15 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  1 | sin_ext=   0 | pc+halt=  15 Bef_ext= 0
# PC=  15 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  16 | SelMux= 0 || muxA-> ent1= 16 | ent2=  1 | sin_ext=   0 | pc+halt=  16 Bef_ext= 0
# PC=  16 |instru = 111| Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  0 | sin_ext= 255 | pc+halt=  16 Bef_ext= 7
# PC=  16 |instru = 111| Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  16 | SelMux= 0 || muxA-> ent1= 16 | ent2=  0 | sin_ext= 255 | pc+halt=  17 Bef_ext= 7
# PC=  17 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  17 | SelMux= 0 || muxA-> ent1= 17 | ent2=  1 | sin_ext=   0 | pc+halt=  17 Bef_ext= 0
# PC=  17 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  18 | SelMux= 0 || muxA-> ent1= 18 | ent2=  1 | sin_ext=   0 | pc+halt=  18 Bef_ext= 0
# PC=  18 |instru = 100| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  14 | SelMux= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext= 252 | pc+halt=  18 Bef_ext= 4
# PC=  18 |instru = 100| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  19 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  0 | sin_ext= 252 | pc+halt=  19 Bef_ext= 4
# PC=  19 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1=  19 | ent2=   9 | SelMux= 1 || muxA-> ent1= 21 | ent2=  9 | sin_ext=   2 | pc+halt=  19 Bef_ext= 2
# PC=  19 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1=  20 | ent2=   9 | SelMux= 1 || muxA-> ent1= 22 | ent2=  9 | sin_ext=   2 | pc+halt=  20 Bef_ext= 2
# PC=  20 |instru = 011| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  20 | ent2=  23 | SelMux= 0 || muxA-> ent1= 23 | ent2=255 | sin_ext=   3 | pc+halt=  20 Bef_ext= 3
# PC=  20 |instru = 011| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  10 | ent2=  13 | SelMux= 0 || muxA-> ent1= 13 | ent2=255 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 011| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  10 | ent2=   0 | SelMux= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 011| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=   0 | SelMux= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext=   3 | pc+halt=  11 Bef_ext= 3
# PC=  11 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=  11 | SelMux= 0 || muxA-> ent1= 11 | ent2=  1 | sin_ext=   0 | pc+halt=  11 Bef_ext= 0
# PC=  11 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  12 | SelMux= 0 || muxA-> ent1= 12 | ent2=  1 | sin_ext=   0 | pc+halt=  12 Bef_ext= 0
# PC=  12 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  14 | SelMux= 0 || muxA-> ent1= 14 | ent2=  2 | sin_ext=   2 | pc+halt=  12 Bef_ext= 2
# PC=  12 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  2 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2=   1 | SelMux= 0 || muxA-> ent1= 15 | ent2=  1 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  14 | ent2=   1 | SelMux= 0 || muxA-> ent1= 16 | ent2=  1 | sin_ext=   2 | pc+halt=  14 Bef_ext= 2
# PC=  14 |instru = 001| Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  14 | ent2=   1 | SelMux= 0 || muxA-> ent1= 15 | ent2=  1 | sin_ext=   1 | pc+halt=  14 Bef_ext= 1
# PC=  14 |instru = 001| Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  15 | ent2=   1 | SelMux= 0 || muxA-> ent1= 16 | ent2=  1 | sin_ext=   1 | pc+halt=  15 Bef_ext= 1
# PC=  15 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  15 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  1 | sin_ext=   0 | pc+halt=  15 Bef_ext= 0
# PC=  15 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  16 | SelMux= 0 || muxA-> ent1= 16 | ent2=  1 | sin_ext=   0 | pc+halt=  16 Bef_ext= 0
# PC=  16 |instru = 111| Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  1 | sin_ext= 255 | pc+halt=  16 Bef_ext= 7
# PC=  16 |instru = 111| Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  16 | SelMux= 0 || muxA-> ent1= 16 | ent2=  1 | sin_ext= 255 | pc+halt=  17 Bef_ext= 7
# PC=  17 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  17 | SelMux= 0 || muxA-> ent1= 17 | ent2=  2 | sin_ext=   0 | pc+halt=  17 Bef_ext= 0
# PC=  17 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  18 | SelMux= 0 || muxA-> ent1= 18 | ent2=  2 | sin_ext=   0 | pc+halt=  18 Bef_ext= 0
# PC=  18 |instru = 100| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  14 | SelMux= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext= 252 | pc+halt=  18 Bef_ext= 4
# PC=  18 |instru = 100| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  19 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  0 | sin_ext= 252 | pc+halt=  19 Bef_ext= 4
# PC=  19 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1=  19 | ent2=   9 | SelMux= 1 || muxA-> ent1= 21 | ent2=  9 | sin_ext=   2 | pc+halt=  19 Bef_ext= 2
# PC=  19 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1=  20 | ent2=   9 | SelMux= 1 || muxA-> ent1= 22 | ent2=  9 | sin_ext=   2 | pc+halt=  20 Bef_ext= 2
# PC=  20 |instru = 011| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  20 | ent2=  23 | SelMux= 0 || muxA-> ent1= 23 | ent2=255 | sin_ext=   3 | pc+halt=  20 Bef_ext= 3
# PC=  20 |instru = 011| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  10 | ent2=  13 | SelMux= 0 || muxA-> ent1= 13 | ent2=255 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 011| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  10 | ent2=   0 | SelMux= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 011| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=   0 | SelMux= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext=   3 | pc+halt=  11 Bef_ext= 3
# PC=  11 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=  11 | SelMux= 0 || muxA-> ent1= 11 | ent2=  2 | sin_ext=   0 | pc+halt=  11 Bef_ext= 0
# PC=  11 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  12 | SelMux= 0 || muxA-> ent1= 12 | ent2=  2 | sin_ext=   0 | pc+halt=  12 Bef_ext= 0
# PC=  12 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  14 | SelMux= 0 || muxA-> ent1= 14 | ent2=  5 | sin_ext=   2 | pc+halt=  12 Bef_ext= 2
# PC=  12 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  5 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2=   4 | SelMux= 0 || muxA-> ent1= 15 | ent2=  4 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  14 | ent2=   4 | SelMux= 0 || muxA-> ent1= 16 | ent2=  4 | sin_ext=   2 | pc+halt=  14 Bef_ext= 2
# PC=  14 |instru = 001| Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  14 | ent2=   3 | SelMux= 0 || muxA-> ent1= 15 | ent2=  3 | sin_ext=   1 | pc+halt=  14 Bef_ext= 1
# PC=  14 |instru = 001| Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  15 | ent2=   3 | SelMux= 0 || muxA-> ent1= 16 | ent2=  3 | sin_ext=   1 | pc+halt=  15 Bef_ext= 1
# PC=  15 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  15 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  2 | sin_ext=   0 | pc+halt=  15 Bef_ext= 0
# PC=  15 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  16 | SelMux= 0 || muxA-> ent1= 16 | ent2=  2 | sin_ext=   0 | pc+halt=  16 Bef_ext= 0
# PC=  16 |instru = 111| Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  1 | sin_ext= 255 | pc+halt=  16 Bef_ext= 7
# PC=  16 |instru = 111| Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  16 | SelMux= 0 || muxA-> ent1= 16 | ent2=  1 | sin_ext= 255 | pc+halt=  17 Bef_ext= 7
# PC=  17 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  17 | SelMux= 0 || muxA-> ent1= 17 | ent2=  5 | sin_ext=   0 | pc+halt=  17 Bef_ext= 0
# PC=  17 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  18 | SelMux= 0 || muxA-> ent1= 18 | ent2=  5 | sin_ext=   0 | pc+halt=  18 Bef_ext= 0
# PC=  18 |instru = 100| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  14 | SelMux= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext= 252 | pc+halt=  18 Bef_ext= 4
# PC=  18 |instru = 100| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  19 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  0 | sin_ext= 252 | pc+halt=  19 Bef_ext= 4
# PC=  19 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1=  19 | ent2=   9 | SelMux= 1 || muxA-> ent1= 21 | ent2=  9 | sin_ext=   2 | pc+halt=  19 Bef_ext= 2
# PC=  19 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1=  20 | ent2=   9 | SelMux= 1 || muxA-> ent1= 22 | ent2=  9 | sin_ext=   2 | pc+halt=  20 Bef_ext= 2
# PC=  20 |instru = 011| Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  20 | ent2=  23 | SelMux= 0 || muxA-> ent1= 23 | ent2=255 | sin_ext=   3 | pc+halt=  20 Bef_ext= 3
# PC=  20 |instru = 011| Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  10 | ent2=  13 | SelMux= 0 || muxA-> ent1= 13 | ent2=255 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 011| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  10 | ent2=   0 | SelMux= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 011| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=   0 | SelMux= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext=   3 | pc+halt=  11 Bef_ext= 3
# PC=  11 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=  11 | SelMux= 0 || muxA-> ent1= 11 | ent2=  5 | sin_ext=   0 | pc+halt=  11 Bef_ext= 0
# PC=  11 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  12 | SelMux= 0 || muxA-> ent1= 12 | ent2=  5 | sin_ext=   0 | pc+halt=  12 Bef_ext= 0
# PC=  12 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  14 | SelMux= 0 || muxA-> ent1= 14 | ent2= 13 | sin_ext=   2 | pc+halt=  12 Bef_ext= 2
# PC=  12 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2= 13 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2=  12 | SelMux= 0 || muxA-> ent1= 15 | ent2= 12 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  14 | ent2=  12 | SelMux= 0 || muxA-> ent1= 16 | ent2= 12 | sin_ext=   2 | pc+halt=  14 Bef_ext= 2
# PC=  14 |instru = 001| Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  14 | ent2=   8 | SelMux= 0 || muxA-> ent1= 15 | ent2=  8 | sin_ext=   1 | pc+halt=  14 Bef_ext= 1
# PC=  14 |instru = 001| Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  15 | ent2=   8 | SelMux= 0 || muxA-> ent1= 16 | ent2=  8 | sin_ext=   1 | pc+halt=  15 Bef_ext= 1
# PC=  15 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  15 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  5 | sin_ext=   0 | pc+halt=  15 Bef_ext= 0
# PC=  15 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  16 | SelMux= 0 || muxA-> ent1= 16 | ent2=  5 | sin_ext=   0 | pc+halt=  16 Bef_ext= 0
# PC=  16 |instru = 111| Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  1 | sin_ext= 255 | pc+halt=  16 Bef_ext= 7
# PC=  16 |instru = 111| Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  16 | SelMux= 0 || muxA-> ent1= 16 | ent2=  1 | sin_ext= 255 | pc+halt=  17 Bef_ext= 7
# PC=  17 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  17 | SelMux= 0 || muxA-> ent1= 17 | ent2= 13 | sin_ext=   0 | pc+halt=  17 Bef_ext= 0
# PC=  17 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  18 | SelMux= 0 || muxA-> ent1= 18 | ent2= 13 | sin_ext=   0 | pc+halt=  18 Bef_ext= 0
# PC=  18 |instru = 100| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  14 | SelMux= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext= 252 | pc+halt=  18 Bef_ext= 4
# PC=  18 |instru = 100| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  19 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  0 | sin_ext= 252 | pc+halt=  19 Bef_ext= 4
# PC=  19 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1=  19 | ent2=   9 | SelMux= 1 || muxA-> ent1= 21 | ent2=  9 | sin_ext=   2 | pc+halt=  19 Bef_ext= 2
# PC=  19 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1=  20 | ent2=   9 | SelMux= 1 || muxA-> ent1= 22 | ent2=  9 | sin_ext=   2 | pc+halt=  20 Bef_ext= 2
# PC=  20 |instru = 011| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  20 | ent2=  23 | SelMux= 0 || muxA-> ent1= 23 | ent2=255 | sin_ext=   3 | pc+halt=  20 Bef_ext= 3
# PC=  20 |instru = 011| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  10 | ent2=  13 | SelMux= 0 || muxA-> ent1= 13 | ent2=255 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 011| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  10 | ent2=   0 | SelMux= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 011| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=   0 | SelMux= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext=   3 | pc+halt=  11 Bef_ext= 3
# PC=  11 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=  11 | SelMux= 0 || muxA-> ent1= 11 | ent2= 13 | sin_ext=   0 | pc+halt=  11 Bef_ext= 0
# PC=  11 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  12 | SelMux= 0 || muxA-> ent1= 12 | ent2= 13 | sin_ext=   0 | pc+halt=  12 Bef_ext= 0
# PC=  12 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  14 | SelMux= 0 || muxA-> ent1= 14 | ent2= 34 | sin_ext=   2 | pc+halt=  12 Bef_ext= 2
# PC=  12 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2= 34 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2=  33 | SelMux= 0 || muxA-> ent1= 15 | ent2= 33 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  14 | ent2=  33 | SelMux= 0 || muxA-> ent1= 16 | ent2= 33 | sin_ext=   2 | pc+halt=  14 Bef_ext= 2
# PC=  14 |instru = 001| Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  14 | ent2=  21 | SelMux= 0 || muxA-> ent1= 15 | ent2= 21 | sin_ext=   1 | pc+halt=  14 Bef_ext= 1
# PC=  14 |instru = 001| Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  15 | ent2=  21 | SelMux= 0 || muxA-> ent1= 16 | ent2= 21 | sin_ext=   1 | pc+halt=  15 Bef_ext= 1
# PC=  15 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  15 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2= 13 | sin_ext=   0 | pc+halt=  15 Bef_ext= 0
# PC=  15 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  16 | SelMux= 0 || muxA-> ent1= 16 | ent2= 13 | sin_ext=   0 | pc+halt=  16 Bef_ext= 0
# PC=  16 |instru = 111| Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  1 | sin_ext= 255 | pc+halt=  16 Bef_ext= 7
# PC=  16 |instru = 111| Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  16 | SelMux= 0 || muxA-> ent1= 16 | ent2=  1 | sin_ext= 255 | pc+halt=  17 Bef_ext= 7
# PC=  17 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  17 | SelMux= 0 || muxA-> ent1= 17 | ent2= 34 | sin_ext=   0 | pc+halt=  17 Bef_ext= 0
# PC=  17 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  18 | SelMux= 0 || muxA-> ent1= 18 | ent2= 34 | sin_ext=   0 | pc+halt=  18 Bef_ext= 0
# PC=  18 |instru = 100| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  14 | SelMux= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext= 252 | pc+halt=  18 Bef_ext= 4
# PC=  18 |instru = 100| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  19 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  0 | sin_ext= 252 | pc+halt=  19 Bef_ext= 4
# PC=  19 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1=  19 | ent2=   9 | SelMux= 1 || muxA-> ent1= 21 | ent2=  9 | sin_ext=   2 | pc+halt=  19 Bef_ext= 2
# PC=  19 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1=  20 | ent2=   9 | SelMux= 1 || muxA-> ent1= 22 | ent2=  9 | sin_ext=   2 | pc+halt=  20 Bef_ext= 2
# PC=  20 |instru = 011| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  20 | ent2=  23 | SelMux= 0 || muxA-> ent1= 23 | ent2=255 | sin_ext=   3 | pc+halt=  20 Bef_ext= 3
# PC=  20 |instru = 011| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  10 | ent2=  13 | SelMux= 0 || muxA-> ent1= 13 | ent2=255 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 011| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  10 | ent2=   0 | SelMux= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 011| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=   0 | SelMux= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext=   3 | pc+halt=  11 Bef_ext= 3
# PC=  11 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=  11 | SelMux= 0 || muxA-> ent1= 11 | ent2= 34 | sin_ext=   0 | pc+halt=  11 Bef_ext= 0
# PC=  11 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  12 | SelMux= 0 || muxA-> ent1= 12 | ent2= 34 | sin_ext=   0 | pc+halt=  12 Bef_ext= 0
# PC=  12 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  14 | SelMux= 0 || muxA-> ent1= 14 | ent2= 89 | sin_ext=   2 | pc+halt=  12 Bef_ext= 2
# PC=  12 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2= 89 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2=  88 | SelMux= 0 || muxA-> ent1= 15 | ent2= 88 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  14 | ent2=  88 | SelMux= 0 || muxA-> ent1= 16 | ent2= 88 | sin_ext=   2 | pc+halt=  14 Bef_ext= 2
# PC=  14 |instru = 001| Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  14 | ent2=  55 | SelMux= 0 || muxA-> ent1= 15 | ent2= 55 | sin_ext=   1 | pc+halt=  14 Bef_ext= 1
# PC=  14 |instru = 001| Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  15 | ent2=  55 | SelMux= 0 || muxA-> ent1= 16 | ent2= 55 | sin_ext=   1 | pc+halt=  15 Bef_ext= 1
# PC=  15 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  15 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2= 34 | sin_ext=   0 | pc+halt=  15 Bef_ext= 0
# PC=  15 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  16 | SelMux= 0 || muxA-> ent1= 16 | ent2= 34 | sin_ext=   0 | pc+halt=  16 Bef_ext= 0
# PC=  16 |instru = 111| Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  1 | sin_ext= 255 | pc+halt=  16 Bef_ext= 7
# PC=  16 |instru = 111| Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  16 | SelMux= 0 || muxA-> ent1= 16 | ent2=  1 | sin_ext= 255 | pc+halt=  17 Bef_ext= 7
# PC=  17 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  17 | SelMux= 0 || muxA-> ent1= 17 | ent2= 89 | sin_ext=   0 | pc+halt=  17 Bef_ext= 0
# PC=  17 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  18 | SelMux= 0 || muxA-> ent1= 18 | ent2= 89 | sin_ext=   0 | pc+halt=  18 Bef_ext= 0
# PC=  18 |instru = 100| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  14 | SelMux= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext= 252 | pc+halt=  18 Bef_ext= 4
# PC=  18 |instru = 100| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  19 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  0 | sin_ext= 252 | pc+halt=  19 Bef_ext= 4
# PC=  19 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1=  19 | ent2=   9 | SelMux= 1 || muxA-> ent1= 21 | ent2=  9 | sin_ext=   2 | pc+halt=  19 Bef_ext= 2
# PC=  19 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1=  20 | ent2=   9 | SelMux= 1 || muxA-> ent1= 22 | ent2=  9 | sin_ext=   2 | pc+halt=  20 Bef_ext= 2
# PC=  20 |instru = 011| Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  20 | ent2=  23 | SelMux= 0 || muxA-> ent1= 23 | ent2=255 | sin_ext=   3 | pc+halt=  20 Bef_ext= 3
# PC=  20 |instru = 011| Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  10 | ent2=  13 | SelMux= 0 || muxA-> ent1= 13 | ent2=255 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 011| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  10 | ent2=   0 | SelMux= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 011| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=   0 | SelMux= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext=   3 | pc+halt=  11 Bef_ext= 3
# PC=  11 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=  11 | SelMux= 0 || muxA-> ent1= 11 | ent2= 89 | sin_ext=   0 | pc+halt=  11 Bef_ext= 0
# PC=  11 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  12 | SelMux= 0 || muxA-> ent1= 12 | ent2= 89 | sin_ext=   0 | pc+halt=  12 Bef_ext= 0
# PC=  12 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  14 | SelMux= 0 || muxA-> ent1= 14 | ent2=233 | sin_ext=   2 | pc+halt=  12 Bef_ext= 2
# PC=  12 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=233 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2= 232 | SelMux= 0 || muxA-> ent1= 15 | ent2=232 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  14 | ent2= 232 | SelMux= 0 || muxA-> ent1= 16 | ent2=232 | sin_ext=   2 | pc+halt=  14 Bef_ext= 2
# PC=  14 |instru = 001| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  14 | ent2= 144 | SelMux= 0 || muxA-> ent1= 15 | ent2=144 | sin_ext=   1 | pc+halt=  14 Bef_ext= 1
# PC=  14 |instru = 001| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  15 | ent2= 144 | SelMux= 0 || muxA-> ent1= 16 | ent2=144 | sin_ext=   1 | pc+halt=  15 Bef_ext= 1
# PC=  15 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  15 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2= 89 | sin_ext=   0 | pc+halt=  15 Bef_ext= 0
# PC=  15 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  16 | SelMux= 0 || muxA-> ent1= 16 | ent2= 89 | sin_ext=   0 | pc+halt=  16 Bef_ext= 0
# PC=  16 |instru = 111| Beq= 1 | zero= 1 | and1 =1 | or1 =1 | entr1=  16 | ent2=  15 | SelMux= 1 || muxA-> ent1= 15 | ent2=  1 | sin_ext= 255 | pc+halt=  16 Bef_ext= 7
# PC=  16 |instru = 111| Beq= 1 | zero= 1 | and1 =1 | or1 =1 | entr1=  17 | ent2=  16 | SelMux= 1 || muxA-> ent1= 16 | ent2=  1 | sin_ext= 255 | pc+halt=  17 Bef_ext= 7
# PC=  17 |instru = 111| Beq= 1 | zero= 1 | and1 =1 | or1 =1 | entr1=  17 | ent2=  16 | SelMux= 1 || muxA-> ent1= 16 | ent2=  0 | sin_ext= 255 | pc+halt=  17 Bef_ext= 7
# Compile of memo_instr.v was successful.
restart -f
# Loading work.memo_instr
run -all
# GetModuleFileName: Não foi possível encontrar o módulo especificado.
# 
# 
# PC=   0 |instru = 011| Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=   0 | ent2=   3 | SelMux= 0 || muxA-> ent1=  3 | ent2=  0 | sin_ext=   3 | pc+halt=   0 Bef_ext= 3
# PC=   1 |instru = 011| Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=   1 | ent2=   4 | SelMux= 0 || muxA-> ent1=  4 | ent2=  0 | sin_ext=   3 | pc+halt=   1 Bef_ext= 3
# PC=   1 |instru = 010| Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=   1 | ent2=   3 | SelMux= 0 || muxA-> ent1=  3 | ent2=  0 | sin_ext=   2 | pc+halt=   1 Bef_ext= 2
# PC=   1 |instru = 010| Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=   2 | ent2=   4 | SelMux= 0 || muxA-> ent1=  4 | ent2=  0 | sin_ext=   2 | pc+halt=   2 Bef_ext= 2
# PC=   2 |instru = 000| Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=   2 | ent2=   2 | SelMux= 0 || muxA-> ent1=  2 | ent2=  0 | sin_ext=   0 | pc+halt=   2 Bef_ext= 0
# PC=   2 |instru = 000| Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=   3 | ent2=   3 | SelMux= 0 || muxA-> ent1=  3 | ent2=  0 | sin_ext=   0 | pc+halt=   3 Bef_ext= 0
# PC=   3 |instru = 001| Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=   3 | ent2=   4 | SelMux= 0 || muxA-> ent1=  4 | ent2=  0 | sin_ext=   1 | pc+halt=   3 Bef_ext= 1
# PC=   3 |instru = 001| Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=   4 | ent2=   5 | SelMux= 0 || muxA-> ent1=  5 | ent2=  0 | sin_ext=   1 | pc+halt=   4 Bef_ext= 1
# PC=   4 |instru = 001| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=   4 | ent2=   0 | SelMux= 0 || muxA-> ent1=  5 | ent2=  0 | sin_ext=   1 | pc+halt=   4 Bef_ext= 1
# PC=   4 |instru = 001| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=   5 | ent2=   0 | SelMux= 0 || muxA-> ent1=  6 | ent2=  0 | sin_ext=   1 | pc+halt=   5 Bef_ext= 1
# PC=   5 |instru = 000| Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=   5 | ent2=   1 | SelMux= 0 || muxA-> ent1=  5 | ent2=  1 | sin_ext=   0 | pc+halt=   5 Bef_ext= 0
# PC=   5 |instru = 000| Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=   6 | ent2=   1 | SelMux= 0 || muxA-> ent1=  6 | ent2=  1 | sin_ext=   0 | pc+halt=   6 Bef_ext= 0
# PC=   6 |instru = 100| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=   6 | ent2=   2 | SelMux= 0 || muxA-> ent1=  2 | ent2=  0 | sin_ext= 252 | pc+halt=   6 Bef_ext= 4
# PC=   6 |instru = 100| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=   7 | ent2=   3 | SelMux= 0 || muxA-> ent1=  3 | ent2=  0 | sin_ext= 252 | pc+halt=   7 Bef_ext= 4
# PC=   7 |instru = 011| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=   7 | ent2=   6 | SelMux= 0 || muxA-> ent1= 10 | ent2=  6 | sin_ext=   3 | pc+halt=   7 Bef_ext= 3
# PC=   7 |instru = 011| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=   8 | ent2=   6 | SelMux= 0 || muxA-> ent1= 11 | ent2=  6 | sin_ext=   3 | pc+halt=   8 Bef_ext= 3
# PC=   8 |instru = 001| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=   8 | ent2=   0 | SelMux= 0 || muxA-> ent1=  9 | ent2=  0 | sin_ext=   1 | pc+halt=   8 Bef_ext= 1
# PC=   8 |instru = 001| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=   9 | ent2=   0 | SelMux= 0 || muxA-> ent1= 10 | ent2=  0 | sin_ext=   1 | pc+halt=   9 Bef_ext= 1
# PC=   9 |instru = 011| Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=   9 | ent2=  12 | SelMux= 0 || muxA-> ent1= 12 | ent2=  9 | sin_ext=   3 | pc+halt=   9 Bef_ext= 3
# PC=   9 |instru = 011| Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  10 | ent2=  13 | SelMux= 0 || muxA-> ent1= 13 | ent2=  9 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 011| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  10 | ent2=   0 | SelMux= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 011| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=   0 | SelMux= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext=   3 | pc+halt=  11 Bef_ext= 3
# PC=  11 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=  11 | SelMux= 0 || muxA-> ent1= 11 | ent2=  1 | sin_ext=   0 | pc+halt=  11 Bef_ext= 0
# PC=  11 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  12 | SelMux= 0 || muxA-> ent1= 12 | ent2=  1 | sin_ext=   0 | pc+halt=  12 Bef_ext= 0
# PC=  12 |instru = 010| Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  12 | ent2=  14 | SelMux= 0 || muxA-> ent1= 14 | ent2=  1 | sin_ext=   2 | pc+halt=  12 Bef_ext= 2
# PC=  12 |instru = 010| Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  13 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  1 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2=   0 | SelMux= 0 || muxA-> ent1= 15 | ent2=  0 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  14 | ent2=   0 | SelMux= 0 || muxA-> ent1= 16 | ent2=  0 | sin_ext=   2 | pc+halt=  14 Bef_ext= 2
# PC=  14 |instru = 001| Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  14 | ent2=   0 | SelMux= 0 || muxA-> ent1= 15 | ent2=  0 | sin_ext=   1 | pc+halt=  14 Bef_ext= 1
# PC=  14 |instru = 001| Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  15 | ent2=   0 | SelMux= 0 || muxA-> ent1= 16 | ent2=  0 | sin_ext=   1 | pc+halt=  15 Bef_ext= 1
# PC=  15 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  15 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  1 | sin_ext=   0 | pc+halt=  15 Bef_ext= 0
# PC=  15 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  16 | SelMux= 0 || muxA-> ent1= 16 | ent2=  1 | sin_ext=   0 | pc+halt=  16 Bef_ext= 0
# PC=  16 |instru = 011| Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  19 | SelMux= 0 || muxA-> ent1= 19 | ent2=255 | sin_ext=   3 | pc+halt=  16 Bef_ext= 3
# PC=  16 |instru = 011| Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  20 | SelMux= 0 || muxA-> ent1= 20 | ent2=255 | sin_ext=   3 | pc+halt=  17 Bef_ext= 3
# PC=  17 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  17 | SelMux= 0 || muxA-> ent1= 17 | ent2=  1 | sin_ext=   0 | pc+halt=  17 Bef_ext= 0
# PC=  17 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  18 | SelMux= 0 || muxA-> ent1= 18 | ent2=  1 | sin_ext=   0 | pc+halt=  18 Bef_ext= 0
# PC=  18 |instru = 100| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  14 | SelMux= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext= 252 | pc+halt=  18 Bef_ext= 4
# PC=  18 |instru = 100| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  19 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  0 | sin_ext= 252 | pc+halt=  19 Bef_ext= 4
# PC=  19 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1=  19 | ent2=   9 | SelMux= 1 || muxA-> ent1= 21 | ent2=  9 | sin_ext=   2 | pc+halt=  19 Bef_ext= 2
# PC=  19 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1=  20 | ent2=   9 | SelMux= 1 || muxA-> ent1= 22 | ent2=  9 | sin_ext=   2 | pc+halt=  20 Bef_ext= 2
# PC=  20 |instru = 011| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  20 | ent2=  23 | SelMux= 0 || muxA-> ent1= 23 | ent2=  0 | sin_ext=   3 | pc+halt=  20 Bef_ext= 3
# PC=  20 |instru = 011| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  10 | ent2=  13 | SelMux= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 011| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  10 | ent2=   0 | SelMux= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 011| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=   0 | SelMux= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext=   3 | pc+halt=  11 Bef_ext= 3
# PC=  11 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=  11 | SelMux= 0 || muxA-> ent1= 11 | ent2=  1 | sin_ext=   0 | pc+halt=  11 Bef_ext= 0
# PC=  11 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  12 | SelMux= 0 || muxA-> ent1= 12 | ent2=  1 | sin_ext=   0 | pc+halt=  12 Bef_ext= 0
# PC=  12 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  14 | SelMux= 0 || muxA-> ent1= 14 | ent2=  2 | sin_ext=   2 | pc+halt=  12 Bef_ext= 2
# PC=  12 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  2 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2=   1 | SelMux= 0 || muxA-> ent1= 15 | ent2=  1 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  14 | ent2=   1 | SelMux= 0 || muxA-> ent1= 16 | ent2=  1 | sin_ext=   2 | pc+halt=  14 Bef_ext= 2
# PC=  14 |instru = 001| Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  14 | ent2=   1 | SelMux= 0 || muxA-> ent1= 15 | ent2=  1 | sin_ext=   1 | pc+halt=  14 Bef_ext= 1
# PC=  14 |instru = 001| Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  15 | ent2=   1 | SelMux= 0 || muxA-> ent1= 16 | ent2=  1 | sin_ext=   1 | pc+halt=  15 Bef_ext= 1
# PC=  15 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  15 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  1 | sin_ext=   0 | pc+halt=  15 Bef_ext= 0
# PC=  15 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  16 | SelMux= 0 || muxA-> ent1= 16 | ent2=  1 | sin_ext=   0 | pc+halt=  16 Bef_ext= 0
# PC=  16 |instru = 011| Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  19 | SelMux= 0 || muxA-> ent1= 19 | ent2=255 | sin_ext=   3 | pc+halt=  16 Bef_ext= 3
# PC=  16 |instru = 011| Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  20 | SelMux= 0 || muxA-> ent1= 20 | ent2=255 | sin_ext=   3 | pc+halt=  17 Bef_ext= 3
# PC=  17 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  17 | SelMux= 0 || muxA-> ent1= 17 | ent2=  2 | sin_ext=   0 | pc+halt=  17 Bef_ext= 0
# PC=  17 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  18 | SelMux= 0 || muxA-> ent1= 18 | ent2=  2 | sin_ext=   0 | pc+halt=  18 Bef_ext= 0
# PC=  18 |instru = 100| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  14 | SelMux= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext= 252 | pc+halt=  18 Bef_ext= 4
# PC=  18 |instru = 100| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  19 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  0 | sin_ext= 252 | pc+halt=  19 Bef_ext= 4
# PC=  19 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1=  19 | ent2=   9 | SelMux= 1 || muxA-> ent1= 21 | ent2=  9 | sin_ext=   2 | pc+halt=  19 Bef_ext= 2
# PC=  19 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1=  20 | ent2=   9 | SelMux= 1 || muxA-> ent1= 22 | ent2=  9 | sin_ext=   2 | pc+halt=  20 Bef_ext= 2
# PC=  20 |instru = 011| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  20 | ent2=  23 | SelMux= 0 || muxA-> ent1= 23 | ent2=  0 | sin_ext=   3 | pc+halt=  20 Bef_ext= 3
# PC=  20 |instru = 011| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  10 | ent2=  13 | SelMux= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 011| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  10 | ent2=   0 | SelMux= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 011| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=   0 | SelMux= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext=   3 | pc+halt=  11 Bef_ext= 3
# PC=  11 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=  11 | SelMux= 0 || muxA-> ent1= 11 | ent2=  2 | sin_ext=   0 | pc+halt=  11 Bef_ext= 0
# PC=  11 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  12 | SelMux= 0 || muxA-> ent1= 12 | ent2=  2 | sin_ext=   0 | pc+halt=  12 Bef_ext= 0
# PC=  12 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  14 | SelMux= 0 || muxA-> ent1= 14 | ent2=  5 | sin_ext=   2 | pc+halt=  12 Bef_ext= 2
# PC=  12 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  5 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2=   4 | SelMux= 0 || muxA-> ent1= 15 | ent2=  4 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  14 | ent2=   4 | SelMux= 0 || muxA-> ent1= 16 | ent2=  4 | sin_ext=   2 | pc+halt=  14 Bef_ext= 2
# PC=  14 |instru = 001| Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  14 | ent2=   3 | SelMux= 0 || muxA-> ent1= 15 | ent2=  3 | sin_ext=   1 | pc+halt=  14 Bef_ext= 1
# PC=  14 |instru = 001| Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  15 | ent2=   3 | SelMux= 0 || muxA-> ent1= 16 | ent2=  3 | sin_ext=   1 | pc+halt=  15 Bef_ext= 1
# PC=  15 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  15 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  2 | sin_ext=   0 | pc+halt=  15 Bef_ext= 0
# PC=  15 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  16 | SelMux= 0 || muxA-> ent1= 16 | ent2=  2 | sin_ext=   0 | pc+halt=  16 Bef_ext= 0
# PC=  16 |instru = 011| Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  19 | SelMux= 0 || muxA-> ent1= 19 | ent2=255 | sin_ext=   3 | pc+halt=  16 Bef_ext= 3
# PC=  16 |instru = 011| Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  20 | SelMux= 0 || muxA-> ent1= 20 | ent2=255 | sin_ext=   3 | pc+halt=  17 Bef_ext= 3
# PC=  17 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  17 | SelMux= 0 || muxA-> ent1= 17 | ent2=  5 | sin_ext=   0 | pc+halt=  17 Bef_ext= 0
# PC=  17 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  18 | SelMux= 0 || muxA-> ent1= 18 | ent2=  5 | sin_ext=   0 | pc+halt=  18 Bef_ext= 0
# PC=  18 |instru = 100| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  14 | SelMux= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext= 252 | pc+halt=  18 Bef_ext= 4
# PC=  18 |instru = 100| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  19 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  0 | sin_ext= 252 | pc+halt=  19 Bef_ext= 4
# PC=  19 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1=  19 | ent2=   9 | SelMux= 1 || muxA-> ent1= 21 | ent2=  9 | sin_ext=   2 | pc+halt=  19 Bef_ext= 2
# PC=  19 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1=  20 | ent2=   9 | SelMux= 1 || muxA-> ent1= 22 | ent2=  9 | sin_ext=   2 | pc+halt=  20 Bef_ext= 2
# PC=  20 |instru = 011| Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  20 | ent2=  23 | SelMux= 0 || muxA-> ent1= 23 | ent2=  0 | sin_ext=   3 | pc+halt=  20 Bef_ext= 3
# PC=  20 |instru = 011| Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  10 | ent2=  13 | SelMux= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 011| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  10 | ent2=   0 | SelMux= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 011| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=   0 | SelMux= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext=   3 | pc+halt=  11 Bef_ext= 3
# PC=  11 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=  11 | SelMux= 0 || muxA-> ent1= 11 | ent2=  5 | sin_ext=   0 | pc+halt=  11 Bef_ext= 0
# PC=  11 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  12 | SelMux= 0 || muxA-> ent1= 12 | ent2=  5 | sin_ext=   0 | pc+halt=  12 Bef_ext= 0
# PC=  12 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  14 | SelMux= 0 || muxA-> ent1= 14 | ent2= 13 | sin_ext=   2 | pc+halt=  12 Bef_ext= 2
# PC=  12 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2= 13 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2=  12 | SelMux= 0 || muxA-> ent1= 15 | ent2= 12 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  14 | ent2=  12 | SelMux= 0 || muxA-> ent1= 16 | ent2= 12 | sin_ext=   2 | pc+halt=  14 Bef_ext= 2
# PC=  14 |instru = 001| Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  14 | ent2=   8 | SelMux= 0 || muxA-> ent1= 15 | ent2=  8 | sin_ext=   1 | pc+halt=  14 Bef_ext= 1
# PC=  14 |instru = 001| Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  15 | ent2=   8 | SelMux= 0 || muxA-> ent1= 16 | ent2=  8 | sin_ext=   1 | pc+halt=  15 Bef_ext= 1
# PC=  15 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  15 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  5 | sin_ext=   0 | pc+halt=  15 Bef_ext= 0
# PC=  15 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  16 | SelMux= 0 || muxA-> ent1= 16 | ent2=  5 | sin_ext=   0 | pc+halt=  16 Bef_ext= 0
# PC=  16 |instru = 011| Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  19 | SelMux= 0 || muxA-> ent1= 19 | ent2=255 | sin_ext=   3 | pc+halt=  16 Bef_ext= 3
# PC=  16 |instru = 011| Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  20 | SelMux= 0 || muxA-> ent1= 20 | ent2=255 | sin_ext=   3 | pc+halt=  17 Bef_ext= 3
# PC=  17 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  17 | SelMux= 0 || muxA-> ent1= 17 | ent2= 13 | sin_ext=   0 | pc+halt=  17 Bef_ext= 0
# PC=  17 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  18 | SelMux= 0 || muxA-> ent1= 18 | ent2= 13 | sin_ext=   0 | pc+halt=  18 Bef_ext= 0
# PC=  18 |instru = 100| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  14 | SelMux= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext= 252 | pc+halt=  18 Bef_ext= 4
# PC=  18 |instru = 100| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  19 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  0 | sin_ext= 252 | pc+halt=  19 Bef_ext= 4
# PC=  19 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1=  19 | ent2=   9 | SelMux= 1 || muxA-> ent1= 21 | ent2=  9 | sin_ext=   2 | pc+halt=  19 Bef_ext= 2
# PC=  19 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1=  20 | ent2=   9 | SelMux= 1 || muxA-> ent1= 22 | ent2=  9 | sin_ext=   2 | pc+halt=  20 Bef_ext= 2
# PC=  20 |instru = 011| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  20 | ent2=  23 | SelMux= 0 || muxA-> ent1= 23 | ent2=  0 | sin_ext=   3 | pc+halt=  20 Bef_ext= 3
# PC=  20 |instru = 011| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  10 | ent2=  13 | SelMux= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 011| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  10 | ent2=   0 | SelMux= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 011| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=   0 | SelMux= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext=   3 | pc+halt=  11 Bef_ext= 3
# PC=  11 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=  11 | SelMux= 0 || muxA-> ent1= 11 | ent2= 13 | sin_ext=   0 | pc+halt=  11 Bef_ext= 0
# PC=  11 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  12 | SelMux= 0 || muxA-> ent1= 12 | ent2= 13 | sin_ext=   0 | pc+halt=  12 Bef_ext= 0
# PC=  12 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  14 | SelMux= 0 || muxA-> ent1= 14 | ent2= 34 | sin_ext=   2 | pc+halt=  12 Bef_ext= 2
# PC=  12 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2= 34 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2=  33 | SelMux= 0 || muxA-> ent1= 15 | ent2= 33 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  14 | ent2=  33 | SelMux= 0 || muxA-> ent1= 16 | ent2= 33 | sin_ext=   2 | pc+halt=  14 Bef_ext= 2
# PC=  14 |instru = 001| Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  14 | ent2=  21 | SelMux= 0 || muxA-> ent1= 15 | ent2= 21 | sin_ext=   1 | pc+halt=  14 Bef_ext= 1
# PC=  14 |instru = 001| Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  15 | ent2=  21 | SelMux= 0 || muxA-> ent1= 16 | ent2= 21 | sin_ext=   1 | pc+halt=  15 Bef_ext= 1
# PC=  15 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  15 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2= 13 | sin_ext=   0 | pc+halt=  15 Bef_ext= 0
# PC=  15 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  16 | SelMux= 0 || muxA-> ent1= 16 | ent2= 13 | sin_ext=   0 | pc+halt=  16 Bef_ext= 0
# PC=  16 |instru = 011| Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  19 | SelMux= 0 || muxA-> ent1= 19 | ent2=255 | sin_ext=   3 | pc+halt=  16 Bef_ext= 3
# PC=  16 |instru = 011| Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  20 | SelMux= 0 || muxA-> ent1= 20 | ent2=255 | sin_ext=   3 | pc+halt=  17 Bef_ext= 3
# PC=  17 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  17 | SelMux= 0 || muxA-> ent1= 17 | ent2= 34 | sin_ext=   0 | pc+halt=  17 Bef_ext= 0
# PC=  17 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  18 | SelMux= 0 || muxA-> ent1= 18 | ent2= 34 | sin_ext=   0 | pc+halt=  18 Bef_ext= 0
# PC=  18 |instru = 100| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  14 | SelMux= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext= 252 | pc+halt=  18 Bef_ext= 4
# PC=  18 |instru = 100| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  19 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  0 | sin_ext= 252 | pc+halt=  19 Bef_ext= 4
# PC=  19 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1=  19 | ent2=   9 | SelMux= 1 || muxA-> ent1= 21 | ent2=  9 | sin_ext=   2 | pc+halt=  19 Bef_ext= 2
# PC=  19 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1=  20 | ent2=   9 | SelMux= 1 || muxA-> ent1= 22 | ent2=  9 | sin_ext=   2 | pc+halt=  20 Bef_ext= 2
# PC=  20 |instru = 011| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  20 | ent2=  23 | SelMux= 0 || muxA-> ent1= 23 | ent2=  0 | sin_ext=   3 | pc+halt=  20 Bef_ext= 3
# PC=  20 |instru = 011| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  10 | ent2=  13 | SelMux= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 011| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  10 | ent2=   0 | SelMux= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 011| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=   0 | SelMux= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext=   3 | pc+halt=  11 Bef_ext= 3
# PC=  11 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=  11 | SelMux= 0 || muxA-> ent1= 11 | ent2= 34 | sin_ext=   0 | pc+halt=  11 Bef_ext= 0
# PC=  11 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  12 | SelMux= 0 || muxA-> ent1= 12 | ent2= 34 | sin_ext=   0 | pc+halt=  12 Bef_ext= 0
# PC=  12 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  14 | SelMux= 0 || muxA-> ent1= 14 | ent2= 89 | sin_ext=   2 | pc+halt=  12 Bef_ext= 2
# PC=  12 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2= 89 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2=  88 | SelMux= 0 || muxA-> ent1= 15 | ent2= 88 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  14 | ent2=  88 | SelMux= 0 || muxA-> ent1= 16 | ent2= 88 | sin_ext=   2 | pc+halt=  14 Bef_ext= 2
# PC=  14 |instru = 001| Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  14 | ent2=  55 | SelMux= 0 || muxA-> ent1= 15 | ent2= 55 | sin_ext=   1 | pc+halt=  14 Bef_ext= 1
# PC=  14 |instru = 001| Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  15 | ent2=  55 | SelMux= 0 || muxA-> ent1= 16 | ent2= 55 | sin_ext=   1 | pc+halt=  15 Bef_ext= 1
# PC=  15 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  15 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2= 34 | sin_ext=   0 | pc+halt=  15 Bef_ext= 0
# PC=  15 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  16 | SelMux= 0 || muxA-> ent1= 16 | ent2= 34 | sin_ext=   0 | pc+halt=  16 Bef_ext= 0
# PC=  16 |instru = 011| Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  19 | SelMux= 0 || muxA-> ent1= 19 | ent2=255 | sin_ext=   3 | pc+halt=  16 Bef_ext= 3
# PC=  16 |instru = 011| Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  20 | SelMux= 0 || muxA-> ent1= 20 | ent2=255 | sin_ext=   3 | pc+halt=  17 Bef_ext= 3
# PC=  17 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  17 | SelMux= 0 || muxA-> ent1= 17 | ent2= 89 | sin_ext=   0 | pc+halt=  17 Bef_ext= 0
# PC=  17 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  18 | SelMux= 0 || muxA-> ent1= 18 | ent2= 89 | sin_ext=   0 | pc+halt=  18 Bef_ext= 0
# PC=  18 |instru = 100| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  14 | SelMux= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext= 252 | pc+halt=  18 Bef_ext= 4
# PC=  18 |instru = 100| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  19 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  0 | sin_ext= 252 | pc+halt=  19 Bef_ext= 4
# PC=  19 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1=  19 | ent2=   9 | SelMux= 1 || muxA-> ent1= 21 | ent2=  9 | sin_ext=   2 | pc+halt=  19 Bef_ext= 2
# PC=  19 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1=  20 | ent2=   9 | SelMux= 1 || muxA-> ent1= 22 | ent2=  9 | sin_ext=   2 | pc+halt=  20 Bef_ext= 2
# PC=  20 |instru = 011| Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  20 | ent2=  23 | SelMux= 0 || muxA-> ent1= 23 | ent2=  0 | sin_ext=   3 | pc+halt=  20 Bef_ext= 3
# PC=  20 |instru = 011| Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  10 | ent2=  13 | SelMux= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 011| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  10 | ent2=   0 | SelMux= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 011| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=   0 | SelMux= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext=   3 | pc+halt=  11 Bef_ext= 3
# PC=  11 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=  11 | SelMux= 0 || muxA-> ent1= 11 | ent2= 89 | sin_ext=   0 | pc+halt=  11 Bef_ext= 0
# PC=  11 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  12 | SelMux= 0 || muxA-> ent1= 12 | ent2= 89 | sin_ext=   0 | pc+halt=  12 Bef_ext= 0
# PC=  12 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  14 | SelMux= 0 || muxA-> ent1= 14 | ent2=233 | sin_ext=   2 | pc+halt=  12 Bef_ext= 2
# PC=  12 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=233 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2= 232 | SelMux= 0 || muxA-> ent1= 15 | ent2=232 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  14 | ent2= 232 | SelMux= 0 || muxA-> ent1= 16 | ent2=232 | sin_ext=   2 | pc+halt=  14 Bef_ext= 2
# PC=  14 |instru = 001| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  14 | ent2= 144 | SelMux= 0 || muxA-> ent1= 15 | ent2=144 | sin_ext=   1 | pc+halt=  14 Bef_ext= 1
# PC=  14 |instru = 001| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  15 | ent2= 144 | SelMux= 0 || muxA-> ent1= 16 | ent2=144 | sin_ext=   1 | pc+halt=  15 Bef_ext= 1
# PC=  15 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  15 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2= 89 | sin_ext=   0 | pc+halt=  15 Bef_ext= 0
# PC=  15 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  16 | SelMux= 0 || muxA-> ent1= 16 | ent2= 89 | sin_ext=   0 | pc+halt=  16 Bef_ext= 0
# PC=  16 |instru = 011| Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  19 | SelMux= 0 || muxA-> ent1= 19 | ent2=255 | sin_ext=   3 | pc+halt=  16 Bef_ext= 3
# PC=  16 |instru = 011| Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  20 | SelMux= 0 || muxA-> ent1= 20 | ent2=255 | sin_ext=   3 | pc+halt=  17 Bef_ext= 3
# PC=  17 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  17 | SelMux= 0 || muxA-> ent1= 17 | ent2=233 | sin_ext=   0 | pc+halt=  17 Bef_ext= 0
# PC=  17 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  18 | SelMux= 0 || muxA-> ent1= 18 | ent2=233 | sin_ext=   0 | pc+halt=  18 Bef_ext= 0
# PC=  18 |instru = 100| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  14 | SelMux= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext= 252 | pc+halt=  18 Bef_ext= 4
# PC=  18 |instru = 100| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  19 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  0 | sin_ext= 252 | pc+halt=  19 Bef_ext= 4
# PC=  19 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1=  19 | ent2=   9 | SelMux= 1 || muxA-> ent1= 21 | ent2=  9 | sin_ext=   2 | pc+halt=  19 Bef_ext= 2
# PC=  19 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1=  20 | ent2=   9 | SelMux= 1 || muxA-> ent1= 22 | ent2=  9 | sin_ext=   2 | pc+halt=  20 Bef_ext= 2
# PC=  20 |instru = 011| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  20 | ent2=  23 | SelMux= 0 || muxA-> ent1= 23 | ent2=  0 | sin_ext=   3 | pc+halt=  20 Bef_ext= 3
# PC=  20 |instru = 011| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  10 | ent2=  13 | SelMux= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 011| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  10 | ent2=   0 | SelMux= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 011| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=   0 | SelMux= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext=   3 | pc+halt=  11 Bef_ext= 3
# PC=  11 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=  11 | SelMux= 0 || muxA-> ent1= 11 | ent2=233 | sin_ext=   0 | pc+halt=  11 Bef_ext= 0
# PC=  11 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  12 | SelMux= 0 || muxA-> ent1= 12 | ent2=233 | sin_ext=   0 | pc+halt=  12 Bef_ext= 0
# PC=  12 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  14 | SelMux= 0 || muxA-> ent1= 14 | ent2= 98 | sin_ext=   2 | pc+halt=  12 Bef_ext= 2
# PC=  12 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2= 98 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2=  97 | SelMux= 0 || muxA-> ent1= 15 | ent2= 97 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  14 | ent2=  97 | SelMux= 0 || muxA-> ent1= 16 | ent2= 97 | sin_ext=   2 | pc+halt=  14 Bef_ext= 2
# PC=  14 |instru = 001| Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  14 | ent2= 121 | SelMux= 0 || muxA-> ent1= 15 | ent2=121 | sin_ext=   1 | pc+halt=  14 Bef_ext= 1
# PC=  14 |instru = 001| Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  15 | ent2= 121 | SelMux= 0 || muxA-> ent1= 16 | ent2=121 | sin_ext=   1 | pc+halt=  15 Bef_ext= 1
# PC=  15 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  15 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=233 | sin_ext=   0 | pc+halt=  15 Bef_ext= 0
# PC=  15 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  16 | SelMux= 0 || muxA-> ent1= 16 | ent2=233 | sin_ext=   0 | pc+halt=  16 Bef_ext= 0
# PC=  16 |instru = 011| Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  19 | SelMux= 0 || muxA-> ent1= 19 | ent2=255 | sin_ext=   3 | pc+halt=  16 Bef_ext= 3
# PC=  16 |instru = 011| Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  20 | SelMux= 0 || muxA-> ent1= 20 | ent2=255 | sin_ext=   3 | pc+halt=  17 Bef_ext= 3
# PC=  17 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  17 | SelMux= 0 || muxA-> ent1= 17 | ent2= 98 | sin_ext=   0 | pc+halt=  17 Bef_ext= 0
# PC=  17 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  18 | SelMux= 0 || muxA-> ent1= 18 | ent2= 98 | sin_ext=   0 | pc+halt=  18 Bef_ext= 0
# PC=  18 |instru = 100| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  14 | SelMux= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext= 252 | pc+halt=  18 Bef_ext= 4
# PC=  18 |instru = 100| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  19 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  0 | sin_ext= 252 | pc+halt=  19 Bef_ext= 4
# PC=  19 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1=  19 | ent2=   9 | SelMux= 1 || muxA-> ent1= 21 | ent2=  9 | sin_ext=   2 | pc+halt=  19 Bef_ext= 2
# PC=  19 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1=  20 | ent2=   9 | SelMux= 1 || muxA-> ent1= 22 | ent2=  9 | sin_ext=   2 | pc+halt=  20 Bef_ext= 2
# PC=  20 |instru = 011| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  20 | ent2=  23 | SelMux= 0 || muxA-> ent1= 23 | ent2=  0 | sin_ext=   3 | pc+halt=  20 Bef_ext= 3
# PC=  20 |instru = 011| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  10 | ent2=  13 | SelMux= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 011| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  10 | ent2=   0 | SelMux= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 011| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=   0 | SelMux= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext=   3 | pc+halt=  11 Bef_ext= 3
# PC=  11 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=  11 | SelMux= 0 || muxA-> ent1= 11 | ent2= 98 | sin_ext=   0 | pc+halt=  11 Bef_ext= 0
# PC=  11 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  12 | SelMux= 0 || muxA-> ent1= 12 | ent2= 98 | sin_ext=   0 | pc+halt=  12 Bef_ext= 0
# PC=  12 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  14 | SelMux= 0 || muxA-> ent1= 14 | ent2= 61 | sin_ext=   2 | pc+halt=  12 Bef_ext= 2
# PC=  12 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2= 61 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2=  60 | SelMux= 0 || muxA-> ent1= 15 | ent2= 60 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  14 | ent2=  60 | SelMux= 0 || muxA-> ent1= 16 | ent2= 60 | sin_ext=   2 | pc+halt=  14 Bef_ext= 2
# PC=  14 |instru = 001| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  14 | ent2= 219 | SelMux= 0 || muxA-> ent1= 15 | ent2=219 | sin_ext=   1 | pc+halt=  14 Bef_ext= 1
# PC=  14 |instru = 001| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  15 | ent2= 219 | SelMux= 0 || muxA-> ent1= 16 | ent2=219 | sin_ext=   1 | pc+halt=  15 Bef_ext= 1
# PC=  15 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  15 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2= 98 | sin_ext=   0 | pc+halt=  15 Bef_ext= 0
# PC=  15 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  16 | SelMux= 0 || muxA-> ent1= 16 | ent2= 98 | sin_ext=   0 | pc+halt=  16 Bef_ext= 0
# PC=  16 |instru = 011| Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  19 | SelMux= 0 || muxA-> ent1= 19 | ent2=255 | sin_ext=   3 | pc+halt=  16 Bef_ext= 3
# PC=  16 |instru = 011| Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  20 | SelMux= 0 || muxA-> ent1= 20 | ent2=255 | sin_ext=   3 | pc+halt=  17 Bef_ext= 3
# PC=  17 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  17 | SelMux= 0 || muxA-> ent1= 17 | ent2= 61 | sin_ext=   0 | pc+halt=  17 Bef_ext= 0
# PC=  17 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  18 | SelMux= 0 || muxA-> ent1= 18 | ent2= 61 | sin_ext=   0 | pc+halt=  18 Bef_ext= 0
# PC=  18 |instru = 100| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  14 | SelMux= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext= 252 | pc+halt=  18 Bef_ext= 4
# PC=  18 |instru = 100| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  19 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  0 | sin_ext= 252 | pc+halt=  19 Bef_ext= 4
# PC=  19 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1=  19 | ent2=   9 | SelMux= 1 || muxA-> ent1= 21 | ent2=  9 | sin_ext=   2 | pc+halt=  19 Bef_ext= 2
# PC=  19 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1=  20 | ent2=   9 | SelMux= 1 || muxA-> ent1= 22 | ent2=  9 | sin_ext=   2 | pc+halt=  20 Bef_ext= 2
# PC=  20 |instru = 011| Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  20 | ent2=  23 | SelMux= 0 || muxA-> ent1= 23 | ent2=  0 | sin_ext=   3 | pc+halt=  20 Bef_ext= 3
# PC=  20 |instru = 011| Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  10 | ent2=  13 | SelMux= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 011| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  10 | ent2=   0 | SelMux= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 011| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=   0 | SelMux= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext=   3 | pc+halt=  11 Bef_ext= 3
# PC=  11 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=  11 | SelMux= 0 || muxA-> ent1= 11 | ent2= 61 | sin_ext=   0 | pc+halt=  11 Bef_ext= 0
# PC=  11 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  12 | SelMux= 0 || muxA-> ent1= 12 | ent2= 61 | sin_ext=   0 | pc+halt=  12 Bef_ext= 0
# PC=  12 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  14 | SelMux= 0 || muxA-> ent1= 14 | ent2= 85 | sin_ext=   2 | pc+halt=  12 Bef_ext= 2
# PC=  12 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2= 85 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2=  84 | SelMux= 0 || muxA-> ent1= 15 | ent2= 84 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  14 | ent2=  84 | SelMux= 0 || muxA-> ent1= 16 | ent2= 84 | sin_ext=   2 | pc+halt=  14 Bef_ext= 2
# PC=  14 |instru = 001| Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  14 | ent2=  24 | SelMux= 0 || muxA-> ent1= 15 | ent2= 24 | sin_ext=   1 | pc+halt=  14 Bef_ext= 1
# PC=  14 |instru = 001| Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  15 | ent2=  24 | SelMux= 0 || muxA-> ent1= 16 | ent2= 24 | sin_ext=   1 | pc+halt=  15 Bef_ext= 1
# PC=  15 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  15 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2= 61 | sin_ext=   0 | pc+halt=  15 Bef_ext= 0
# PC=  15 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  16 | SelMux= 0 || muxA-> ent1= 16 | ent2= 61 | sin_ext=   0 | pc+halt=  16 Bef_ext= 0
# PC=  16 |instru = 011| Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  19 | SelMux= 0 || muxA-> ent1= 19 | ent2=255 | sin_ext=   3 | pc+halt=  16 Bef_ext= 3
# PC=  16 |instru = 011| Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  20 | SelMux= 0 || muxA-> ent1= 20 | ent2=255 | sin_ext=   3 | pc+halt=  17 Bef_ext= 3
# PC=  17 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  17 | SelMux= 0 || muxA-> ent1= 17 | ent2= 85 | sin_ext=   0 | pc+halt=  17 Bef_ext= 0
# PC=  17 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  18 | SelMux= 0 || muxA-> ent1= 18 | ent2= 85 | sin_ext=   0 | pc+halt=  18 Bef_ext= 0
# PC=  18 |instru = 100| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  14 | SelMux= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext= 252 | pc+halt=  18 Bef_ext= 4
# PC=  18 |instru = 100| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  19 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  0 | sin_ext= 252 | pc+halt=  19 Bef_ext= 4
# PC=  19 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1=  19 | ent2=   9 | SelMux= 1 || muxA-> ent1= 21 | ent2=  9 | sin_ext=   2 | pc+halt=  19 Bef_ext= 2
# PC=  19 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1=  20 | ent2=   9 | SelMux= 1 || muxA-> ent1= 22 | ent2=  9 | sin_ext=   2 | pc+halt=  20 Bef_ext= 2
# PC=  20 |instru = 011| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  20 | ent2=  23 | SelMux= 0 || muxA-> ent1= 23 | ent2=  0 | sin_ext=   3 | pc+halt=  20 Bef_ext= 3
# PC=  20 |instru = 011| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  10 | ent2=  13 | SelMux= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 011| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  10 | ent2=   0 | SelMux= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 011| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=   0 | SelMux= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext=   3 | pc+halt=  11 Bef_ext= 3
# PC=  11 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=  11 | SelMux= 0 || muxA-> ent1= 11 | ent2= 85 | sin_ext=   0 | pc+halt=  11 Bef_ext= 0
# PC=  11 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  12 | SelMux= 0 || muxA-> ent1= 12 | ent2= 85 | sin_ext=   0 | pc+halt=  12 Bef_ext= 0
# PC=  12 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  14 | SelMux= 0 || muxA-> ent1= 14 | ent2=194 | sin_ext=   2 | pc+halt=  12 Bef_ext= 2
# PC=  12 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=194 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2= 193 | SelMux= 0 || muxA-> ent1= 15 | ent2=193 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  14 | ent2= 193 | SelMux= 0 || muxA-> ent1= 16 | ent2=193 | sin_ext=   2 | pc+halt=  14 Bef_ext= 2
# PC=  14 |instru = 001| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  14 | ent2= 109 | SelMux= 0 || muxA-> ent1= 15 | ent2=109 | sin_ext=   1 | pc+halt=  14 Bef_ext= 1
# PC=  14 |instru = 001| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  15 | ent2= 109 | SelMux= 0 || muxA-> ent1= 16 | ent2=109 | sin_ext=   1 | pc+halt=  15 Bef_ext= 1
# PC=  15 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  15 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2= 85 | sin_ext=   0 | pc+halt=  15 Bef_ext= 0
# PC=  15 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  16 | SelMux= 0 || muxA-> ent1= 16 | ent2= 85 | sin_ext=   0 | pc+halt=  16 Bef_ext= 0
# PC=  16 |instru = 011| Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  19 | SelMux= 0 || muxA-> ent1= 19 | ent2=255 | sin_ext=   3 | pc+halt=  16 Bef_ext= 3
# PC=  16 |instru = 011| Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  20 | SelMux= 0 || muxA-> ent1= 20 | ent2=255 | sin_ext=   3 | pc+halt=  17 Bef_ext= 3
# PC=  17 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  17 | SelMux= 0 || muxA-> ent1= 17 | ent2=194 | sin_ext=   0 | pc+halt=  17 Bef_ext= 0
# PC=  17 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  18 | SelMux= 0 || muxA-> ent1= 18 | ent2=194 | sin_ext=   0 | pc+halt=  18 Bef_ext= 0
# PC=  18 |instru = 100| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  14 | SelMux= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext= 252 | pc+halt=  18 Bef_ext= 4
# PC=  18 |instru = 100| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  19 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  0 | sin_ext= 252 | pc+halt=  19 Bef_ext= 4
# PC=  19 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1=  19 | ent2=   9 | SelMux= 1 || muxA-> ent1= 21 | ent2=  9 | sin_ext=   2 | pc+halt=  19 Bef_ext= 2
# PC=  19 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1=  20 | ent2=   9 | SelMux= 1 || muxA-> ent1= 22 | ent2=  9 | sin_ext=   2 | pc+halt=  20 Bef_ext= 2
# PC=  20 |instru = 011| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  20 | ent2=  23 | SelMux= 0 || muxA-> ent1= 23 | ent2=  0 | sin_ext=   3 | pc+halt=  20 Bef_ext= 3
# PC=  20 |instru = 011| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  10 | ent2=  13 | SelMux= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 011| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  10 | ent2=   0 | SelMux= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 011| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=   0 | SelMux= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext=   3 | pc+halt=  11 Bef_ext= 3
# PC=  11 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=  11 | SelMux= 0 || muxA-> ent1= 11 | ent2=194 | sin_ext=   0 | pc+halt=  11 Bef_ext= 0
# PC=  11 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  12 | SelMux= 0 || muxA-> ent1= 12 | ent2=194 | sin_ext=   0 | pc+halt=  12 Bef_ext= 0
# PC=  12 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  14 | SelMux= 0 || muxA-> ent1= 14 | ent2=241 | sin_ext=   2 | pc+halt=  12 Bef_ext= 2
# PC=  12 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=241 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2= 240 | SelMux= 0 || muxA-> ent1= 15 | ent2=240 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  14 | ent2= 240 | SelMux= 0 || muxA-> ent1= 16 | ent2=240 | sin_ext=   2 | pc+halt=  14 Bef_ext= 2
# PC=  14 |instru = 001| Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  14 | ent2=  47 | SelMux= 0 || muxA-> ent1= 15 | ent2= 47 | sin_ext=   1 | pc+halt=  14 Bef_ext= 1
# PC=  14 |instru = 001| Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  15 | ent2=  47 | SelMux= 0 || muxA-> ent1= 16 | ent2= 47 | sin_ext=   1 | pc+halt=  15 Bef_ext= 1
# PC=  15 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  15 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=194 | sin_ext=   0 | pc+halt=  15 Bef_ext= 0
# PC=  15 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  16 | SelMux= 0 || muxA-> ent1= 16 | ent2=194 | sin_ext=   0 | pc+halt=  16 Bef_ext= 0
# PC=  16 |instru = 011| Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  19 | SelMux= 0 || muxA-> ent1= 19 | ent2=255 | sin_ext=   3 | pc+halt=  16 Bef_ext= 3
# PC=  16 |instru = 011| Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  20 | SelMux= 0 || muxA-> ent1= 20 | ent2=255 | sin_ext=   3 | pc+halt=  17 Bef_ext= 3
# PC=  17 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  17 | SelMux= 0 || muxA-> ent1= 17 | ent2=241 | sin_ext=   0 | pc+halt=  17 Bef_ext= 0
# PC=  17 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  18 | SelMux= 0 || muxA-> ent1= 18 | ent2=241 | sin_ext=   0 | pc+halt=  18 Bef_ext= 0
# PC=  18 |instru = 100| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  14 | SelMux= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext= 252 | pc+halt=  18 Bef_ext= 4
# PC=  18 |instru = 100| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  19 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=  0 | sin_ext= 252 | pc+halt=  19 Bef_ext= 4
# PC=  19 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1=  19 | ent2=   9 | SelMux= 1 || muxA-> ent1= 21 | ent2=  9 | sin_ext=   2 | pc+halt=  19 Bef_ext= 2
# PC=  19 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =1 | entr1=  20 | ent2=   9 | SelMux= 1 || muxA-> ent1= 22 | ent2=  9 | sin_ext=   2 | pc+halt=  20 Bef_ext= 2
# PC=  20 |instru = 011| Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  20 | ent2=  23 | SelMux= 0 || muxA-> ent1= 23 | ent2=  0 | sin_ext=   3 | pc+halt=  20 Bef_ext= 3
# PC=  20 |instru = 011| Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  10 | ent2=  13 | SelMux= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 011| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  10 | ent2=   0 | SelMux= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 011| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=   0 | SelMux= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext=   3 | pc+halt=  11 Bef_ext= 3
# PC=  11 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  11 | ent2=  11 | SelMux= 0 || muxA-> ent1= 11 | ent2=241 | sin_ext=   0 | pc+halt=  11 Bef_ext= 0
# PC=  11 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  12 | SelMux= 0 || muxA-> ent1= 12 | ent2=241 | sin_ext=   0 | pc+halt=  12 Bef_ext= 0
# PC=  12 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  12 | ent2=  14 | SelMux= 0 || muxA-> ent1= 14 | ent2= 17 | sin_ext=   2 | pc+halt=  12 Bef_ext= 2
# PC=  12 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2= 17 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  13 | ent2=  16 | SelMux= 0 || muxA-> ent1= 15 | ent2= 16 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 010| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  14 | ent2=  16 | SelMux= 0 || muxA-> ent1= 16 | ent2= 16 | sin_ext=   2 | pc+halt=  14 Bef_ext= 2
# PC=  14 |instru = 001| Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  14 | ent2=  32 | SelMux= 0 || muxA-> ent1= 15 | ent2= 32 | sin_ext=   1 | pc+halt=  14 Bef_ext= 1
# PC=  14 |instru = 001| Beq= 0 | zero= 1 | and1 =0 | or1 =0 | entr1=  15 | ent2=  32 | SelMux= 0 || muxA-> ent1= 16 | ent2= 32 | sin_ext=   1 | pc+halt=  15 Bef_ext= 1
# PC=  15 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  15 | ent2=  15 | SelMux= 0 || muxA-> ent1= 15 | ent2=241 | sin_ext=   0 | pc+halt=  15 Bef_ext= 0
# PC=  15 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  16 | SelMux= 0 || muxA-> ent1= 16 | ent2=241 | sin_ext=   0 | pc+halt=  16 Bef_ext= 0
# PC=  16 |instru = 011| Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  16 | ent2=  19 | SelMux= 0 || muxA-> ent1= 19 | ent2=255 | sin_ext=   3 | pc+halt=  16 Bef_ext= 3
# PC=  16 |instru = 011| Beq= 1 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  20 | SelMux= 0 || muxA-> ent1= 20 | ent2=255 | sin_ext=   3 | pc+halt=  17 Bef_ext= 3
# PC=  17 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  17 | ent2=  17 | SelMux= 0 || muxA-> ent1= 17 | ent2= 17 | sin_ext=   0 | pc+halt=  17 Bef_ext= 0
# PC=  17 |instru = 000| Beq= 0 | zero= 0 | and1 =0 | or1 =0 | entr1=  18 | ent2=  18 | SelMux= 0 || muxA-> ent1= 18 | ent2= 17 | sin_ext=   0 | pc+halt=  18 Bef_ext= 0
# Compile of memo_instr.v was successful.
# Compile of testenrisc.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# Loading work.testenrisc
# Loading work.memo_instr
run -all
# GetModuleFileName: Não foi possível encontrar o módulo especificado.
# 
# 
# PC =  0 | inst =(10001101) clock=(x) , reg1 =  0, reg2 =  0 , reg3 =   0(00000000), reg4 =  0(00000000)  ula =   0  MEM[0] =   0
# PC =  1 | inst =(10001101) clock=(0) , reg1 =  0, reg2 =  0 , reg3 =   0(00000000), reg4 =  0(00000000)  ula =   0  MEM[0] =   0
# PC =  1 | inst =(10001101) clock=(1) , reg1 =  0, reg2 =  0 , reg3 =   0(00000000), reg4 =  0(00000000)  ula =   0  MEM[0] =   0
# PC =  1 | inst =(10001001) clock=(0) , reg1 =  0, reg2 =  0 , reg3 =   0(00000000), reg4 =  0(00000000)  ula =   0  MEM[0] =   0
# PC =  1 | inst =(10001001) clock=(1) , reg1 =  0, reg2 =  0 , reg3 =   0(00000000), reg4 =  0(00000000)  ula =   0  MEM[0] =   0
# PC =  2 | inst =(10000001) clock=(0) , reg1 =  0, reg2 =  0 , reg3 =   0(00000000), reg4 =  0(00000000)  ula =   0  MEM[0] =   0
# PC =  2 | inst =(10000001) clock=(1) , reg1 =  0, reg2 =  0 , reg3 =   0(00000000), reg4 =  0(00000000)  ula =   0  MEM[0] =   0
# PC =  3 | inst =(10000101) clock=(0) , reg1 =  0, reg2 =  0 , reg3 =   0(00000000), reg4 =  0(00000000)  ula =   0  MEM[0] =   0
# PC =  3 | inst =(10000101) clock=(1) , reg1 =  0, reg2 =  0 , reg3 =   0(00000000), reg4 =  0(00000000)  ula =   0  MEM[0] =   0
# PC =  4 | inst =(01100100) clock=(0) , reg1 =  0, reg2 =  0 , reg3 =   0(00000000), reg4 =  0(00000000)  ula =   1  MEM[0] =   0
# PC =  4 | inst =(01100100) clock=(1) , reg1 =  0, reg2 =  0 , reg3 =   0(00000000), reg4 =  0(00000000)  ula =   1  MEM[0] =   0
# PC =  5 | inst =(01100001) clock=(0) , reg1 =  1, reg2 =  0 , reg3 =   0(00000000), reg4 =  0(00000000)  ula =   0  MEM[0] =   0
# PC =  5 | inst =(01100001) clock=(1) , reg1 =  1, reg2 =  0 , reg3 =   0(00000000), reg4 =  0(00000000)  ula =   0  MEM[0] =   0
# PC =  6 | inst =(01010011) clock=(0) , reg1 =  1, reg2 =  0 , reg3 =   0(00000000), reg4 =  0(00000000)  ula =   6  MEM[0] =   0
# PC =  6 | inst =(01010011) clock=(1) , reg1 =  1, reg2 =  0 , reg3 =   0(00000000), reg4 =  0(00000000)  ula =   6  MEM[0] =   0
# PC =  7 | inst =(01101111) clock=(0) , reg1 =  1, reg2 =  0 , reg3 =   0(00000000), reg4 =  6(00000110)  ula =   9  MEM[0] =   0
# PC =  7 | inst =(01101111) clock=(1) , reg1 =  1, reg2 =  0 , reg3 =   0(00000000), reg4 =  6(00000110)  ula =   9  MEM[0] =   0
# PC =  8 | inst =(10100111) clock=(0) , reg1 =  1, reg2 =  0 , reg3 =   0(00000000), reg4 =  9(00001001)  ula =  10  MEM[0] =   0
# PC =  8 | inst =(10100111) clock=(1) , reg1 =  1, reg2 =  0 , reg3 =   0(00000000), reg4 =  9(00001001)  ula =  10  MEM[0] =   0
# PC =  9 | inst =(10001101) clock=(0) , reg1 =  1, reg2 =  0 , reg3 =   0(00000000), reg4 =  9(00001001)  ula =   0  MEM[0] =   9
# PC =  9 | inst =(10001101) clock=(1) , reg1 =  1, reg2 =  0 , reg3 =   0(00000000), reg4 =  9(00001001)  ula =   0  MEM[0] =   9
# PC = 10 | inst =(11101110) clock=(0) , reg1 =  1, reg2 =  0 , reg3 =   0(00000000), reg4 =  0(00000000)  ula =   3  MEM[0] =   9
# PC = 10 | inst =(11101110) clock=(1) , reg1 =  1, reg2 =  0 , reg3 =   0(00000000), reg4 =  0(00000000)  ula =   3  MEM[0] =   9
# PC = 11 | inst =(01000010) clock=(0) , reg1 =  1, reg2 =  0 , reg3 =   0(00000000), reg4 =255(11111111)  ula =   1  MEM[0] =   9
# PC = 11 | inst =(01000010) clock=(1) , reg1 =  1, reg2 =  0 , reg3 =   0(00000000), reg4 =255(11111111)  ula =   1  MEM[0] =   9
# PC = 12 | inst =(01001010) clock=(0) , reg1 =  1, reg2 =  0 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 12 | inst =(01001010) clock=(1) , reg1 =  1, reg2 =  0 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 13 | inst =(11101001) clock=(0) , reg1 =  1, reg2 =  0 , reg3 =   0(00000000), reg4 =255(11111111)  ula =   2  MEM[0] =   9
# PC = 13 | inst =(11101001) clock=(1) , reg1 =  1, reg2 =  0 , reg3 =   0(00000000), reg4 =255(11111111)  ula =   2  MEM[0] =   9
# PC = 14 | inst =(00100110) clock=(0) , reg1 =  1, reg2 =  0 , reg3 = 128(10000000), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 14 | inst =(00100110) clock=(1) , reg1 =  1, reg2 =  0 , reg3 = 128(10000000), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 15 | inst =(01000000) clock=(0) , reg1 =  1, reg2 =  0 , reg3 =   0(00000000), reg4 =255(11111111)  ula =   1  MEM[0] =   9
# PC = 15 | inst =(01000000) clock=(1) , reg1 =  1, reg2 =  0 , reg3 =   0(00000000), reg4 =255(11111111)  ula =   1  MEM[0] =   9
# PC = 16 | inst =(11001110) clock=(0) , reg1 =  1, reg2 =  0 , reg3 =   0(00000000), reg4 =255(11111111)  ula =   3  MEM[0] =   9
# PC = 16 | inst =(11001110) clock=(1) , reg1 =  1, reg2 =  0 , reg3 =   0(00000000), reg4 =255(11111111)  ula =   3  MEM[0] =   9
# PC = 17 | inst =(01000001) clock=(0) , reg1 =  1, reg2 =  0 , reg3 =   0(00000000), reg4 =  0(00000000)  ula =   1  MEM[0] =   9
# PC = 17 | inst =(01000001) clock=(1) , reg1 =  1, reg2 =  0 , reg3 =   0(00000000), reg4 =  0(00000000)  ula =   1  MEM[0] =   9
# PC = 18 | inst =(00010010) clock=(0) , reg1 =  1, reg2 =  1 , reg3 =   0(00000000), reg4 =  0(00000000)  ula = 252  MEM[0] =   9
# PC = 18 | inst =(00010010) clock=(1) , reg1 =  1, reg2 =  1 , reg3 =   0(00000000), reg4 =  0(00000000)  ula = 252  MEM[0] =   9
# PC = 19 | inst =(11101011) clock=(0) , reg1 =  1, reg2 =  1 , reg3 =   9(00001001), reg4 =  0(00000000)  ula =   2  MEM[0] =   9
# PC = 19 | inst =(11101011) clock=(1) , reg1 =  1, reg2 =  1 , reg3 =   9(00001001), reg4 =  0(00000000)  ula =   2  MEM[0] =   9
# PC = 20 | inst =(10001101) clock=(0) , reg1 =  1, reg2 =  1 , reg3 =   9(00001001), reg4 =  0(00000000)  ula =   1  MEM[0] =   9
# PC = 20 | inst =(10001101) clock=(1) , reg1 =  1, reg2 =  1 , reg3 =   9(00001001), reg4 =  0(00000000)  ula =   1  MEM[0] =   9
# PC = 10 | inst =(11101110) clock=(0) , reg1 =  1, reg2 =  1 , reg3 =   9(00001001), reg4 =  0(00000000)  ula =  12  MEM[0] =   9
# PC = 10 | inst =(11101110) clock=(1) , reg1 =  1, reg2 =  1 , reg3 =   9(00001001), reg4 =  0(00000000)  ula =  12  MEM[0] =   9
# PC = 11 | inst =(01000010) clock=(0) , reg1 =  1, reg2 =  1 , reg3 =   9(00001001), reg4 =255(11111111)  ula =   2  MEM[0] =   9
# PC = 11 | inst =(01000010) clock=(1) , reg1 =  1, reg2 =  1 , reg3 =   9(00001001), reg4 =255(11111111)  ula =   2  MEM[0] =   9
# PC = 12 | inst =(01001010) clock=(0) , reg1 =  1, reg2 =  1 , reg3 =   2(00000010), reg4 =255(11111111)  ula =   1  MEM[0] =   9
# PC = 12 | inst =(01001010) clock=(1) , reg1 =  1, reg2 =  1 , reg3 =   2(00000010), reg4 =255(11111111)  ula =   1  MEM[0] =   9
# PC = 13 | inst =(11101001) clock=(0) , reg1 =  1, reg2 =  1 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   3  MEM[0] =   9
# PC = 13 | inst =(11101001) clock=(1) , reg1 =  1, reg2 =  1 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   3  MEM[0] =   9
# PC = 14 | inst =(00100110) clock=(0) , reg1 =  1, reg2 =  1 , reg3 = 129(10000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 14 | inst =(00100110) clock=(1) , reg1 =  1, reg2 =  1 , reg3 = 129(10000001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 15 | inst =(01000000) clock=(0) , reg1 =  1, reg2 =  1 , reg3 =   0(00000000), reg4 =255(11111111)  ula =   2  MEM[0] =   9
# PC = 15 | inst =(01000000) clock=(1) , reg1 =  1, reg2 =  1 , reg3 =   0(00000000), reg4 =255(11111111)  ula =   2  MEM[0] =   9
# PC = 16 | inst =(11001110) clock=(0) , reg1 =  2, reg2 =  1 , reg3 =   0(00000000), reg4 =255(11111111)  ula =   3  MEM[0] =   9
# PC = 16 | inst =(11001110) clock=(1) , reg1 =  2, reg2 =  1 , reg3 =   0(00000000), reg4 =255(11111111)  ula =   3  MEM[0] =   9
# PC = 17 | inst =(01000001) clock=(0) , reg1 =  2, reg2 =  1 , reg3 =   0(00000000), reg4 =  0(00000000)  ula =   3  MEM[0] =   9
# PC = 17 | inst =(01000001) clock=(1) , reg1 =  2, reg2 =  1 , reg3 =   0(00000000), reg4 =  0(00000000)  ula =   3  MEM[0] =   9
# PC = 18 | inst =(00010010) clock=(0) , reg1 =  2, reg2 =  3 , reg3 =   0(00000000), reg4 =  0(00000000)  ula = 252  MEM[0] =   9
# PC = 18 | inst =(00010010) clock=(1) , reg1 =  2, reg2 =  3 , reg3 =   0(00000000), reg4 =  0(00000000)  ula = 252  MEM[0] =   9
# PC = 19 | inst =(11101011) clock=(0) , reg1 =  2, reg2 =  3 , reg3 =   9(00001001), reg4 =  0(00000000)  ula =   2  MEM[0] =   9
# PC = 19 | inst =(11101011) clock=(1) , reg1 =  2, reg2 =  3 , reg3 =   9(00001001), reg4 =  0(00000000)  ula =   2  MEM[0] =   9
# PC = 20 | inst =(10001101) clock=(0) , reg1 =  2, reg2 =  3 , reg3 =   9(00001001), reg4 =  0(00000000)  ula =   3  MEM[0] =   9
# PC = 20 | inst =(10001101) clock=(1) , reg1 =  2, reg2 =  3 , reg3 =   9(00001001), reg4 =  0(00000000)  ula =   3  MEM[0] =   9
# PC = 10 | inst =(11101110) clock=(0) , reg1 =  2, reg2 =  3 , reg3 =   9(00001001), reg4 =  0(00000000)  ula =  12  MEM[0] =   9
# PC = 10 | inst =(11101110) clock=(1) , reg1 =  2, reg2 =  3 , reg3 =   9(00001001), reg4 =  0(00000000)  ula =  12  MEM[0] =   9
# PC = 11 | inst =(01000010) clock=(0) , reg1 =  2, reg2 =  3 , reg3 =   9(00001001), reg4 =255(11111111)  ula =   5  MEM[0] =   9
# PC = 11 | inst =(01000010) clock=(1) , reg1 =  2, reg2 =  3 , reg3 =   9(00001001), reg4 =255(11111111)  ula =   5  MEM[0] =   9
# PC = 12 | inst =(01001010) clock=(0) , reg1 =  2, reg2 =  3 , reg3 =   5(00000101), reg4 =255(11111111)  ula =   4  MEM[0] =   9
# PC = 12 | inst =(01001010) clock=(1) , reg1 =  2, reg2 =  3 , reg3 =   5(00000101), reg4 =255(11111111)  ula =   4  MEM[0] =   9
# PC = 13 | inst =(11101001) clock=(0) , reg1 =  2, reg2 =  3 , reg3 =   4(00000100), reg4 =255(11111111)  ula =   5  MEM[0] =   9
# PC = 13 | inst =(11101001) clock=(1) , reg1 =  2, reg2 =  3 , reg3 =   4(00000100), reg4 =255(11111111)  ula =   5  MEM[0] =   9
# PC = 14 | inst =(00100110) clock=(0) , reg1 =  2, reg2 =  3 , reg3 = 132(10000100), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 14 | inst =(00100110) clock=(1) , reg1 =  2, reg2 =  3 , reg3 = 132(10000100), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 15 | inst =(01000000) clock=(0) , reg1 =  2, reg2 =  3 , reg3 =   0(00000000), reg4 =255(11111111)  ula =   5  MEM[0] =   9
# PC = 15 | inst =(01000000) clock=(1) , reg1 =  2, reg2 =  3 , reg3 =   0(00000000), reg4 =255(11111111)  ula =   5  MEM[0] =   9
# PC = 16 | inst =(11001110) clock=(0) , reg1 =  5, reg2 =  3 , reg3 =   0(00000000), reg4 =255(11111111)  ula =   3  MEM[0] =   9
# PC = 16 | inst =(11001110) clock=(1) , reg1 =  5, reg2 =  3 , reg3 =   0(00000000), reg4 =255(11111111)  ula =   3  MEM[0] =   9
# PC = 17 | inst =(01000001) clock=(0) , reg1 =  5, reg2 =  3 , reg3 =   0(00000000), reg4 =  0(00000000)  ula =   8  MEM[0] =   9
# PC = 17 | inst =(01000001) clock=(1) , reg1 =  5, reg2 =  3 , reg3 =   0(00000000), reg4 =  0(00000000)  ula =   8  MEM[0] =   9
# PC = 18 | inst =(00010010) clock=(0) , reg1 =  5, reg2 =  8 , reg3 =   0(00000000), reg4 =  0(00000000)  ula = 252  MEM[0] =   9
# PC = 18 | inst =(00010010) clock=(1) , reg1 =  5, reg2 =  8 , reg3 =   0(00000000), reg4 =  0(00000000)  ula = 252  MEM[0] =   9
# PC = 19 | inst =(11101011) clock=(0) , reg1 =  5, reg2 =  8 , reg3 =   9(00001001), reg4 =  0(00000000)  ula =   2  MEM[0] =   9
# PC = 19 | inst =(11101011) clock=(1) , reg1 =  5, reg2 =  8 , reg3 =   9(00001001), reg4 =  0(00000000)  ula =   2  MEM[0] =   9
# PC = 20 | inst =(10001101) clock=(0) , reg1 =  5, reg2 =  8 , reg3 =   9(00001001), reg4 =  0(00000000)  ula =   0  MEM[0] =   9
# PC = 20 | inst =(10001101) clock=(1) , reg1 =  5, reg2 =  8 , reg3 =   9(00001001), reg4 =  0(00000000)  ula =   0  MEM[0] =   9
# PC = 10 | inst =(11101110) clock=(0) , reg1 =  5, reg2 =  8 , reg3 =   9(00001001), reg4 =  0(00000000)  ula =  12  MEM[0] =   9
# PC = 10 | inst =(11101110) clock=(1) , reg1 =  5, reg2 =  8 , reg3 =   9(00001001), reg4 =  0(00000000)  ula =  12  MEM[0] =   9
# PC = 11 | inst =(01000010) clock=(0) , reg1 =  5, reg2 =  8 , reg3 =   9(00001001), reg4 =255(11111111)  ula =  13  MEM[0] =   9
# PC = 11 | inst =(01000010) clock=(1) , reg1 =  5, reg2 =  8 , reg3 =   9(00001001), reg4 =255(11111111)  ula =  13  MEM[0] =   9
# PC = 12 | inst =(01001010) clock=(0) , reg1 =  5, reg2 =  8 , reg3 =  13(00001101), reg4 =255(11111111)  ula =  12  MEM[0] =   9
# PC = 12 | inst =(01001010) clock=(1) , reg1 =  5, reg2 =  8 , reg3 =  13(00001101), reg4 =255(11111111)  ula =  12  MEM[0] =   9
# PC = 13 | inst =(11101001) clock=(0) , reg1 =  5, reg2 =  8 , reg3 =  12(00001100), reg4 =255(11111111)  ula =  10  MEM[0] =   9
# PC = 13 | inst =(11101001) clock=(1) , reg1 =  5, reg2 =  8 , reg3 =  12(00001100), reg4 =255(11111111)  ula =  10  MEM[0] =   9
# PC = 14 | inst =(00100110) clock=(0) , reg1 =  5, reg2 =  8 , reg3 = 140(10001100), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 14 | inst =(00100110) clock=(1) , reg1 =  5, reg2 =  8 , reg3 = 140(10001100), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 15 | inst =(01000000) clock=(0) , reg1 =  5, reg2 =  8 , reg3 =   0(00000000), reg4 =255(11111111)  ula =  13  MEM[0] =   9
# PC = 15 | inst =(01000000) clock=(1) , reg1 =  5, reg2 =  8 , reg3 =   0(00000000), reg4 =255(11111111)  ula =  13  MEM[0] =   9
# PC = 16 | inst =(11001110) clock=(0) , reg1 = 13, reg2 =  8 , reg3 =   0(00000000), reg4 =255(11111111)  ula =   3  MEM[0] =   9
# PC = 16 | inst =(11001110) clock=(1) , reg1 = 13, reg2 =  8 , reg3 =   0(00000000), reg4 =255(11111111)  ula =   3  MEM[0] =   9
# PC = 17 | inst =(01000001) clock=(0) , reg1 = 13, reg2 =  8 , reg3 =   0(00000000), reg4 =  0(00000000)  ula =  21  MEM[0] =   9
# PC = 17 | inst =(01000001) clock=(1) , reg1 = 13, reg2 =  8 , reg3 =   0(00000000), reg4 =  0(00000000)  ula =  21  MEM[0] =   9
# PC = 18 | inst =(00010010) clock=(0) , reg1 = 13, reg2 = 21 , reg3 =   0(00000000), reg4 =  0(00000000)  ula = 252  MEM[0] =   9
# PC = 18 | inst =(00010010) clock=(1) , reg1 = 13, reg2 = 21 , reg3 =   0(00000000), reg4 =  0(00000000)  ula = 252  MEM[0] =   9
# PC = 19 | inst =(11101011) clock=(0) , reg1 = 13, reg2 = 21 , reg3 =   9(00001001), reg4 =  0(00000000)  ula =   2  MEM[0] =   9
# PC = 19 | inst =(11101011) clock=(1) , reg1 = 13, reg2 = 21 , reg3 =   9(00001001), reg4 =  0(00000000)  ula =   2  MEM[0] =   9
# PC = 20 | inst =(10001101) clock=(0) , reg1 = 13, reg2 = 21 , reg3 =   9(00001001), reg4 =  0(00000000)  ula =   1  MEM[0] =   9
# PC = 20 | inst =(10001101) clock=(1) , reg1 = 13, reg2 = 21 , reg3 =   9(00001001), reg4 =  0(00000000)  ula =   1  MEM[0] =   9
# PC = 10 | inst =(11101110) clock=(0) , reg1 = 13, reg2 = 21 , reg3 =   9(00001001), reg4 =  0(00000000)  ula =  12  MEM[0] =   9
# PC = 10 | inst =(11101110) clock=(1) , reg1 = 13, reg2 = 21 , reg3 =   9(00001001), reg4 =  0(00000000)  ula =  12  MEM[0] =   9
# PC = 11 | inst =(01000010) clock=(0) , reg1 = 13, reg2 = 21 , reg3 =   9(00001001), reg4 =255(11111111)  ula =  34  MEM[0] =   9
# PC = 11 | inst =(01000010) clock=(1) , reg1 = 13, reg2 = 21 , reg3 =   9(00001001), reg4 =255(11111111)  ula =  34  MEM[0] =   9
# PC = 12 | inst =(01001010) clock=(0) , reg1 = 13, reg2 = 21 , reg3 =  34(00100010), reg4 =255(11111111)  ula =  33  MEM[0] =   9
# PC = 12 | inst =(01001010) clock=(1) , reg1 = 13, reg2 = 21 , reg3 =  34(00100010), reg4 =255(11111111)  ula =  33  MEM[0] =   9
# PC = 13 | inst =(11101001) clock=(0) , reg1 = 13, reg2 = 21 , reg3 =  33(00100001), reg4 =255(11111111)  ula =  23  MEM[0] =   9
# PC = 13 | inst =(11101001) clock=(1) , reg1 = 13, reg2 = 21 , reg3 =  33(00100001), reg4 =255(11111111)  ula =  23  MEM[0] =   9
# PC = 14 | inst =(00100110) clock=(0) , reg1 = 13, reg2 = 21 , reg3 = 161(10100001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 14 | inst =(00100110) clock=(1) , reg1 = 13, reg2 = 21 , reg3 = 161(10100001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 15 | inst =(01000000) clock=(0) , reg1 = 13, reg2 = 21 , reg3 =   0(00000000), reg4 =255(11111111)  ula =  34  MEM[0] =   9
# PC = 15 | inst =(01000000) clock=(1) , reg1 = 13, reg2 = 21 , reg3 =   0(00000000), reg4 =255(11111111)  ula =  34  MEM[0] =   9
# PC = 16 | inst =(11001110) clock=(0) , reg1 = 34, reg2 = 21 , reg3 =   0(00000000), reg4 =255(11111111)  ula =   3  MEM[0] =   9
# PC = 16 | inst =(11001110) clock=(1) , reg1 = 34, reg2 = 21 , reg3 =   0(00000000), reg4 =255(11111111)  ula =   3  MEM[0] =   9
# PC = 17 | inst =(01000001) clock=(0) , reg1 = 34, reg2 = 21 , reg3 =   0(00000000), reg4 =  0(00000000)  ula =  55  MEM[0] =   9
# PC = 17 | inst =(01000001) clock=(1) , reg1 = 34, reg2 = 21 , reg3 =   0(00000000), reg4 =  0(00000000)  ula =  55  MEM[0] =   9
# PC = 18 | inst =(00010010) clock=(0) , reg1 = 34, reg2 = 55 , reg3 =   0(00000000), reg4 =  0(00000000)  ula = 252  MEM[0] =   9
# PC = 18 | inst =(00010010) clock=(1) , reg1 = 34, reg2 = 55 , reg3 =   0(00000000), reg4 =  0(00000000)  ula = 252  MEM[0] =   9
# PC = 19 | inst =(11101011) clock=(0) , reg1 = 34, reg2 = 55 , reg3 =   9(00001001), reg4 =  0(00000000)  ula =   2  MEM[0] =   9
# PC = 19 | inst =(11101011) clock=(1) , reg1 = 34, reg2 = 55 , reg3 =   9(00001001), reg4 =  0(00000000)  ula =   2  MEM[0] =   9
# PC = 20 | inst =(10001101) clock=(0) , reg1 = 34, reg2 = 55 , reg3 =   9(00001001), reg4 =  0(00000000)  ula =   3  MEM[0] =   9
# PC = 20 | inst =(10001101) clock=(1) , reg1 = 34, reg2 = 55 , reg3 =   9(00001001), reg4 =  0(00000000)  ula =   3  MEM[0] =   9
# PC = 10 | inst =(11101110) clock=(0) , reg1 = 34, reg2 = 55 , reg3 =   9(00001001), reg4 =  0(00000000)  ula =  12  MEM[0] =   9
# PC = 10 | inst =(11101110) clock=(1) , reg1 = 34, reg2 = 55 , reg3 =   9(00001001), reg4 =  0(00000000)  ula =  12  MEM[0] =   9
# PC = 11 | inst =(01000010) clock=(0) , reg1 = 34, reg2 = 55 , reg3 =   9(00001001), reg4 =255(11111111)  ula =  89  MEM[0] =   9
# PC = 11 | inst =(01000010) clock=(1) , reg1 = 34, reg2 = 55 , reg3 =   9(00001001), reg4 =255(11111111)  ula =  89  MEM[0] =   9
# PC = 12 | inst =(01001010) clock=(0) , reg1 = 34, reg2 = 55 , reg3 =  89(01011001), reg4 =255(11111111)  ula =  88  MEM[0] =   9
# PC = 12 | inst =(01001010) clock=(1) , reg1 = 34, reg2 = 55 , reg3 =  89(01011001), reg4 =255(11111111)  ula =  88  MEM[0] =   9
# PC = 13 | inst =(11101001) clock=(0) , reg1 = 34, reg2 = 55 , reg3 =  88(01011000), reg4 =255(11111111)  ula =  57  MEM[0] =   9
# PC = 13 | inst =(11101001) clock=(1) , reg1 = 34, reg2 = 55 , reg3 =  88(01011000), reg4 =255(11111111)  ula =  57  MEM[0] =   9
# PC = 14 | inst =(00100110) clock=(0) , reg1 = 34, reg2 = 55 , reg3 = 216(11011000), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 14 | inst =(00100110) clock=(1) , reg1 = 34, reg2 = 55 , reg3 = 216(11011000), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 15 | inst =(01000000) clock=(0) , reg1 = 34, reg2 = 55 , reg3 =   0(00000000), reg4 =255(11111111)  ula =  89  MEM[0] =   9
# PC = 15 | inst =(01000000) clock=(1) , reg1 = 34, reg2 = 55 , reg3 =   0(00000000), reg4 =255(11111111)  ula =  89  MEM[0] =   9
# PC = 16 | inst =(11001110) clock=(0) , reg1 = 89, reg2 = 55 , reg3 =   0(00000000), reg4 =255(11111111)  ula =   3  MEM[0] =   9
# PC = 16 | inst =(11001110) clock=(1) , reg1 = 89, reg2 = 55 , reg3 =   0(00000000), reg4 =255(11111111)  ula =   3  MEM[0] =   9
# PC = 17 | inst =(01000001) clock=(0) , reg1 = 89, reg2 = 55 , reg3 =   0(00000000), reg4 =  0(00000000)  ula = 144  MEM[0] =   9
# PC = 17 | inst =(01000001) clock=(1) , reg1 = 89, reg2 = 55 , reg3 =   0(00000000), reg4 =  0(00000000)  ula = 144  MEM[0] =   9
# PC = 18 | inst =(00010010) clock=(0) , reg1 = 89, reg2 =144 , reg3 =   0(00000000), reg4 =  0(00000000)  ula = 252  MEM[0] =   9
# PC = 18 | inst =(00010010) clock=(1) , reg1 = 89, reg2 =144 , reg3 =   0(00000000), reg4 =  0(00000000)  ula = 252  MEM[0] =   9
# PC = 19 | inst =(11101011) clock=(0) , reg1 = 89, reg2 =144 , reg3 =   9(00001001), reg4 =  0(00000000)  ula =   2  MEM[0] =   9
# PC = 19 | inst =(11101011) clock=(1) , reg1 = 89, reg2 =144 , reg3 =   9(00001001), reg4 =  0(00000000)  ula =   2  MEM[0] =   9
# PC = 20 | inst =(10001101) clock=(0) , reg1 = 89, reg2 =144 , reg3 =   9(00001001), reg4 =  0(00000000)  ula =   0  MEM[0] =   9
# PC = 20 | inst =(10001101) clock=(1) , reg1 = 89, reg2 =144 , reg3 =   9(00001001), reg4 =  0(00000000)  ula =   0  MEM[0] =   9
# PC = 10 | inst =(11101110) clock=(0) , reg1 = 89, reg2 =144 , reg3 =   9(00001001), reg4 =  0(00000000)  ula =  12  MEM[0] =   9
# PC = 10 | inst =(11101110) clock=(1) , reg1 = 89, reg2 =144 , reg3 =   9(00001001), reg4 =  0(00000000)  ula =  12  MEM[0] =   9
# PC = 11 | inst =(01000010) clock=(0) , reg1 = 89, reg2 =144 , reg3 =   9(00001001), reg4 =255(11111111)  ula = 233  MEM[0] =   9
# PC = 11 | inst =(01000010) clock=(1) , reg1 = 89, reg2 =144 , reg3 =   9(00001001), reg4 =255(11111111)  ula = 233  MEM[0] =   9
# PC = 12 | inst =(01001010) clock=(0) , reg1 = 89, reg2 =144 , reg3 = 233(11101001), reg4 =255(11111111)  ula = 232  MEM[0] =   9
# PC = 12 | inst =(01001010) clock=(1) , reg1 = 89, reg2 =144 , reg3 = 233(11101001), reg4 =255(11111111)  ula = 232  MEM[0] =   9
# PC = 13 | inst =(11101001) clock=(0) , reg1 = 89, reg2 =144 , reg3 = 232(11101000), reg4 =255(11111111)  ula = 146  MEM[0] =   9
# PC = 13 | inst =(11101001) clock=(1) , reg1 = 89, reg2 =144 , reg3 = 232(11101000), reg4 =255(11111111)  ula = 146  MEM[0] =   9
# PC = 14 | inst =(00100110) clock=(0) , reg1 = 89, reg2 =144 , reg3 = 104(01101000), reg4 =255(11111111)  ula =   1  MEM[0] =   9
# PC = 14 | inst =(00100110) clock=(1) , reg1 = 89, reg2 =144 , reg3 = 104(01101000), reg4 =255(11111111)  ula =   1  MEM[0] =   9
# PC = 15 | inst =(01000000) clock=(0) , reg1 = 89, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula = 233  MEM[0] =   9
# PC = 15 | inst =(01000000) clock=(1) , reg1 = 89, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula = 233  MEM[0] =   9
# PC = 16 | inst =(11001110) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   4  MEM[0] =   9
# PC = 16 | inst =(11001110) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   4  MEM[0] =   9
# PC = 17 | inst =(01000001) clock=(0) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =  0(00000000)  ula = 121  MEM[0] =   9
# PC = 17 | inst =(01000001) clock=(1) , reg1 =233, reg2 =144 , reg3 =   1(00000001), reg4 =  0(00000000)  ula = 121  MEM[0] =   9
# PC = 18 | inst =(00010010) clock=(0) , reg1 =233, reg2 =121 , reg3 =   1(00000001), reg4 =  0(00000000)  ula = 253  MEM[0] =   9
# PC = 18 | inst =(00010010) clock=(1) , reg1 =233, reg2 =121 , reg3 =   1(00000001), reg4 =  0(00000000)  ula = 253  MEM[0] =   9
# PC = 19 | inst =(11101011) clock=(0) , reg1 =233, reg2 =121 , reg3 =   9(00001001), reg4 =  0(00000000)  ula =   2  MEM[0] =   9
# PC = 19 | inst =(11101011) clock=(1) , reg1 =233, reg2 =121 , reg3 =   9(00001001), reg4 =  0(00000000)  ula =   2  MEM[0] =   9
# PC = 20 | inst =(10001101) clock=(0) , reg1 =233, reg2 =121 , reg3 =   9(00001001), reg4 =  0(00000000)  ula =   1  MEM[0] =   9
# PC = 20 | inst =(10001101) clock=(1) , reg1 =233, reg2 =121 , reg3 =   9(00001001), reg4 =  0(00000000)  ula =   1  MEM[0] =   9
# PC = 10 | inst =(11101110) clock=(0) , reg1 =233, reg2 =121 , reg3 =   9(00001001), reg4 =  0(00000000)  ula =  12  MEM[0] =   9
# PC = 10 | inst =(11101110) clock=(1) , reg1 =233, reg2 =121 , reg3 =   9(00001001), reg4 =  0(00000000)  ula =  12  MEM[0] =   9
# PC = 11 | inst =(01000010) clock=(0) , reg1 =233, reg2 =121 , reg3 =   9(00001001), reg4 =255(11111111)  ula =  98  MEM[0] =   9
# PC = 11 | inst =(01000010) clock=(1) , reg1 =233, reg2 =121 , reg3 =   9(00001001), reg4 =255(11111111)  ula =  98  MEM[0] =   9
# PC = 12 | inst =(01001010) clock=(0) , reg1 =233, reg2 =121 , reg3 =  98(01100010), reg4 =255(11111111)  ula =  97  MEM[0] =   9
# PC = 12 | inst =(01001010) clock=(1) , reg1 =233, reg2 =121 , reg3 =  98(01100010), reg4 =255(11111111)  ula =  97  MEM[0] =   9
# PC = 13 | inst =(11101001) clock=(0) , reg1 =233, reg2 =121 , reg3 =  97(01100001), reg4 =255(11111111)  ula = 123  MEM[0] =   9
# PC = 13 | inst =(11101001) clock=(1) , reg1 =233, reg2 =121 , reg3 =  97(01100001), reg4 =255(11111111)  ula = 123  MEM[0] =   9
# PC = 14 | inst =(00100110) clock=(0) , reg1 =233, reg2 =121 , reg3 = 225(11100001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 14 | inst =(00100110) clock=(1) , reg1 =233, reg2 =121 , reg3 = 225(11100001), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 15 | inst =(01000000) clock=(0) , reg1 =233, reg2 =121 , reg3 =   0(00000000), reg4 =255(11111111)  ula =  98  MEM[0] =   9
# PC = 15 | inst =(01000000) clock=(1) , reg1 =233, reg2 =121 , reg3 =   0(00000000), reg4 =255(11111111)  ula =  98  MEM[0] =   9
# PC = 16 | inst =(11001110) clock=(0) , reg1 = 98, reg2 =121 , reg3 =   0(00000000), reg4 =255(11111111)  ula =   3  MEM[0] =   9
# PC = 16 | inst =(11001110) clock=(1) , reg1 = 98, reg2 =121 , reg3 =   0(00000000), reg4 =255(11111111)  ula =   3  MEM[0] =   9
# PC = 17 | inst =(01000001) clock=(0) , reg1 = 98, reg2 =121 , reg3 =   0(00000000), reg4 =  0(00000000)  ula = 219  MEM[0] =   9
# PC = 17 | inst =(01000001) clock=(1) , reg1 = 98, reg2 =121 , reg3 =   0(00000000), reg4 =  0(00000000)  ula = 219  MEM[0] =   9
# PC = 18 | inst =(00010010) clock=(0) , reg1 = 98, reg2 =219 , reg3 =   0(00000000), reg4 =  0(00000000)  ula = 252  MEM[0] =   9
# PC = 18 | inst =(00010010) clock=(1) , reg1 = 98, reg2 =219 , reg3 =   0(00000000), reg4 =  0(00000000)  ula = 252  MEM[0] =   9
# PC = 19 | inst =(11101011) clock=(0) , reg1 = 98, reg2 =219 , reg3 =   9(00001001), reg4 =  0(00000000)  ula =   2  MEM[0] =   9
# PC = 19 | inst =(11101011) clock=(1) , reg1 = 98, reg2 =219 , reg3 =   9(00001001), reg4 =  0(00000000)  ula =   2  MEM[0] =   9
# PC = 20 | inst =(10001101) clock=(0) , reg1 = 98, reg2 =219 , reg3 =   9(00001001), reg4 =  0(00000000)  ula =   3  MEM[0] =   9
# PC = 20 | inst =(10001101) clock=(1) , reg1 = 98, reg2 =219 , reg3 =   9(00001001), reg4 =  0(00000000)  ula =   3  MEM[0] =   9
# PC = 10 | inst =(11101110) clock=(0) , reg1 = 98, reg2 =219 , reg3 =   9(00001001), reg4 =  0(00000000)  ula =  12  MEM[0] =   9
# PC = 10 | inst =(11101110) clock=(1) , reg1 = 98, reg2 =219 , reg3 =   9(00001001), reg4 =  0(00000000)  ula =  12  MEM[0] =   9
# PC = 11 | inst =(01000010) clock=(0) , reg1 = 98, reg2 =219 , reg3 =   9(00001001), reg4 =255(11111111)  ula =  61  MEM[0] =   9
# PC = 11 | inst =(01000010) clock=(1) , reg1 = 98, reg2 =219 , reg3 =   9(00001001), reg4 =255(11111111)  ula =  61  MEM[0] =   9
# PC = 12 | inst =(01001010) clock=(0) , reg1 = 98, reg2 =219 , reg3 =  61(00111101), reg4 =255(11111111)  ula =  60  MEM[0] =   9
# PC = 12 | inst =(01001010) clock=(1) , reg1 = 98, reg2 =219 , reg3 =  61(00111101), reg4 =255(11111111)  ula =  60  MEM[0] =   9
# PC = 13 | inst =(11101001) clock=(0) , reg1 = 98, reg2 =219 , reg3 =  60(00111100), reg4 =255(11111111)  ula = 221  MEM[0] =   9
# PC = 13 | inst =(11101001) clock=(1) , reg1 = 98, reg2 =219 , reg3 =  60(00111100), reg4 =255(11111111)  ula = 221  MEM[0] =   9
# PC = 14 | inst =(00100110) clock=(0) , reg1 = 98, reg2 =219 , reg3 = 188(10111100), reg4 =255(11111111)  ula =   1  MEM[0] =   9
# PC = 14 | inst =(00100110) clock=(1) , reg1 = 98, reg2 =219 , reg3 = 188(10111100), reg4 =255(11111111)  ula =   1  MEM[0] =   9
# PC = 15 | inst =(01000000) clock=(0) , reg1 = 98, reg2 =219 , reg3 =   1(00000001), reg4 =255(11111111)  ula =  61  MEM[0] =   9
# PC = 15 | inst =(01000000) clock=(1) , reg1 = 98, reg2 =219 , reg3 =   1(00000001), reg4 =255(11111111)  ula =  61  MEM[0] =   9
# PC = 16 | inst =(11001110) clock=(0) , reg1 = 61, reg2 =219 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   4  MEM[0] =   9
# PC = 16 | inst =(11001110) clock=(1) , reg1 = 61, reg2 =219 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   4  MEM[0] =   9
# PC = 17 | inst =(01000001) clock=(0) , reg1 = 61, reg2 =219 , reg3 =   1(00000001), reg4 =  0(00000000)  ula =  24  MEM[0] =   9
# PC = 17 | inst =(01000001) clock=(1) , reg1 = 61, reg2 =219 , reg3 =   1(00000001), reg4 =  0(00000000)  ula =  24  MEM[0] =   9
# PC = 18 | inst =(00010010) clock=(0) , reg1 = 61, reg2 = 24 , reg3 =   1(00000001), reg4 =  0(00000000)  ula = 253  MEM[0] =   9
# PC = 18 | inst =(00010010) clock=(1) , reg1 = 61, reg2 = 24 , reg3 =   1(00000001), reg4 =  0(00000000)  ula = 253  MEM[0] =   9
# PC = 19 | inst =(11101011) clock=(0) , reg1 = 61, reg2 = 24 , reg3 =   9(00001001), reg4 =  0(00000000)  ula =   2  MEM[0] =   9
# PC = 19 | inst =(11101011) clock=(1) , reg1 = 61, reg2 = 24 , reg3 =   9(00001001), reg4 =  0(00000000)  ula =   2  MEM[0] =   9
# PC = 20 | inst =(10001101) clock=(0) , reg1 = 61, reg2 = 24 , reg3 =   9(00001001), reg4 =  0(00000000)  ula =   0  MEM[0] =   9
# PC = 20 | inst =(10001101) clock=(1) , reg1 = 61, reg2 = 24 , reg3 =   9(00001001), reg4 =  0(00000000)  ula =   0  MEM[0] =   9
# PC = 10 | inst =(11101110) clock=(0) , reg1 = 61, reg2 = 24 , reg3 =   9(00001001), reg4 =  0(00000000)  ula =  12  MEM[0] =   9
# PC = 10 | inst =(11101110) clock=(1) , reg1 = 61, reg2 = 24 , reg3 =   9(00001001), reg4 =  0(00000000)  ula =  12  MEM[0] =   9
# PC = 11 | inst =(01000010) clock=(0) , reg1 = 61, reg2 = 24 , reg3 =   9(00001001), reg4 =255(11111111)  ula =  85  MEM[0] =   9
# PC = 11 | inst =(01000010) clock=(1) , reg1 = 61, reg2 = 24 , reg3 =   9(00001001), reg4 =255(11111111)  ula =  85  MEM[0] =   9
# PC = 12 | inst =(01001010) clock=(0) , reg1 = 61, reg2 = 24 , reg3 =  85(01010101), reg4 =255(11111111)  ula =  84  MEM[0] =   9
# PC = 12 | inst =(01001010) clock=(1) , reg1 = 61, reg2 = 24 , reg3 =  85(01010101), reg4 =255(11111111)  ula =  84  MEM[0] =   9
# PC = 13 | inst =(11101001) clock=(0) , reg1 = 61, reg2 = 24 , reg3 =  84(01010100), reg4 =255(11111111)  ula =  26  MEM[0] =   9
# PC = 13 | inst =(11101001) clock=(1) , reg1 = 61, reg2 = 24 , reg3 =  84(01010100), reg4 =255(11111111)  ula =  26  MEM[0] =   9
# PC = 14 | inst =(00100110) clock=(0) , reg1 = 61, reg2 = 24 , reg3 = 212(11010100), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 14 | inst =(00100110) clock=(1) , reg1 = 61, reg2 = 24 , reg3 = 212(11010100), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 15 | inst =(01000000) clock=(0) , reg1 = 61, reg2 = 24 , reg3 =   0(00000000), reg4 =255(11111111)  ula =  85  MEM[0] =   9
# PC = 15 | inst =(01000000) clock=(1) , reg1 = 61, reg2 = 24 , reg3 =   0(00000000), reg4 =255(11111111)  ula =  85  MEM[0] =   9
# PC = 16 | inst =(11001110) clock=(0) , reg1 = 85, reg2 = 24 , reg3 =   0(00000000), reg4 =255(11111111)  ula =   3  MEM[0] =   9
# PC = 16 | inst =(11001110) clock=(1) , reg1 = 85, reg2 = 24 , reg3 =   0(00000000), reg4 =255(11111111)  ula =   3  MEM[0] =   9
# PC = 17 | inst =(01000001) clock=(0) , reg1 = 85, reg2 = 24 , reg3 =   0(00000000), reg4 =  0(00000000)  ula = 109  MEM[0] =   9
# PC = 17 | inst =(01000001) clock=(1) , reg1 = 85, reg2 = 24 , reg3 =   0(00000000), reg4 =  0(00000000)  ula = 109  MEM[0] =   9
# PC = 18 | inst =(00010010) clock=(0) , reg1 = 85, reg2 =109 , reg3 =   0(00000000), reg4 =  0(00000000)  ula = 252  MEM[0] =   9
# PC = 18 | inst =(00010010) clock=(1) , reg1 = 85, reg2 =109 , reg3 =   0(00000000), reg4 =  0(00000000)  ula = 252  MEM[0] =   9
# PC = 19 | inst =(11101011) clock=(0) , reg1 = 85, reg2 =109 , reg3 =   9(00001001), reg4 =  0(00000000)  ula =   2  MEM[0] =   9
# PC = 19 | inst =(11101011) clock=(1) , reg1 = 85, reg2 =109 , reg3 =   9(00001001), reg4 =  0(00000000)  ula =   2  MEM[0] =   9
# PC = 20 | inst =(10001101) clock=(0) , reg1 = 85, reg2 =109 , reg3 =   9(00001001), reg4 =  0(00000000)  ula =   1  MEM[0] =   9
# PC = 20 | inst =(10001101) clock=(1) , reg1 = 85, reg2 =109 , reg3 =   9(00001001), reg4 =  0(00000000)  ula =   1  MEM[0] =   9
# PC = 10 | inst =(11101110) clock=(0) , reg1 = 85, reg2 =109 , reg3 =   9(00001001), reg4 =  0(00000000)  ula =  12  MEM[0] =   9
# PC = 10 | inst =(11101110) clock=(1) , reg1 = 85, reg2 =109 , reg3 =   9(00001001), reg4 =  0(00000000)  ula =  12  MEM[0] =   9
# PC = 11 | inst =(01000010) clock=(0) , reg1 = 85, reg2 =109 , reg3 =   9(00001001), reg4 =255(11111111)  ula = 194  MEM[0] =   9
# PC = 11 | inst =(01000010) clock=(1) , reg1 = 85, reg2 =109 , reg3 =   9(00001001), reg4 =255(11111111)  ula = 194  MEM[0] =   9
# PC = 12 | inst =(01001010) clock=(0) , reg1 = 85, reg2 =109 , reg3 = 194(11000010), reg4 =255(11111111)  ula = 193  MEM[0] =   9
# PC = 12 | inst =(01001010) clock=(1) , reg1 = 85, reg2 =109 , reg3 = 194(11000010), reg4 =255(11111111)  ula = 193  MEM[0] =   9
# PC = 13 | inst =(11101001) clock=(0) , reg1 = 85, reg2 =109 , reg3 = 193(11000001), reg4 =255(11111111)  ula = 111  MEM[0] =   9
# PC = 13 | inst =(11101001) clock=(1) , reg1 = 85, reg2 =109 , reg3 = 193(11000001), reg4 =255(11111111)  ula = 111  MEM[0] =   9
# PC = 14 | inst =(00100110) clock=(0) , reg1 = 85, reg2 =109 , reg3 =  65(01000001), reg4 =255(11111111)  ula =   1  MEM[0] =   9
# PC = 14 | inst =(00100110) clock=(1) , reg1 = 85, reg2 =109 , reg3 =  65(01000001), reg4 =255(11111111)  ula =   1  MEM[0] =   9
# PC = 15 | inst =(01000000) clock=(0) , reg1 = 85, reg2 =109 , reg3 =   1(00000001), reg4 =255(11111111)  ula = 194  MEM[0] =   9
# PC = 15 | inst =(01000000) clock=(1) , reg1 = 85, reg2 =109 , reg3 =   1(00000001), reg4 =255(11111111)  ula = 194  MEM[0] =   9
# PC = 16 | inst =(11001110) clock=(0) , reg1 =194, reg2 =109 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   4  MEM[0] =   9
# PC = 16 | inst =(11001110) clock=(1) , reg1 =194, reg2 =109 , reg3 =   1(00000001), reg4 =255(11111111)  ula =   4  MEM[0] =   9
# PC = 17 | inst =(01000001) clock=(0) , reg1 =194, reg2 =109 , reg3 =   1(00000001), reg4 =  0(00000000)  ula =  47  MEM[0] =   9
# PC = 17 | inst =(01000001) clock=(1) , reg1 =194, reg2 =109 , reg3 =   1(00000001), reg4 =  0(00000000)  ula =  47  MEM[0] =   9
# PC = 18 | inst =(00010010) clock=(0) , reg1 =194, reg2 = 47 , reg3 =   1(00000001), reg4 =  0(00000000)  ula = 253  MEM[0] =   9
# PC = 18 | inst =(00010010) clock=(1) , reg1 =194, reg2 = 47 , reg3 =   1(00000001), reg4 =  0(00000000)  ula = 253  MEM[0] =   9
# PC = 19 | inst =(11101011) clock=(0) , reg1 =194, reg2 = 47 , reg3 =   9(00001001), reg4 =  0(00000000)  ula =   2  MEM[0] =   9
# PC = 19 | inst =(11101011) clock=(1) , reg1 =194, reg2 = 47 , reg3 =   9(00001001), reg4 =  0(00000000)  ula =   2  MEM[0] =   9
# PC = 20 | inst =(10001101) clock=(0) , reg1 =194, reg2 = 47 , reg3 =   9(00001001), reg4 =  0(00000000)  ula =   3  MEM[0] =   9
# PC = 20 | inst =(10001101) clock=(1) , reg1 =194, reg2 = 47 , reg3 =   9(00001001), reg4 =  0(00000000)  ula =   3  MEM[0] =   9
# PC = 10 | inst =(11101110) clock=(0) , reg1 =194, reg2 = 47 , reg3 =   9(00001001), reg4 =  0(00000000)  ula =  12  MEM[0] =   9
# PC = 10 | inst =(11101110) clock=(1) , reg1 =194, reg2 = 47 , reg3 =   9(00001001), reg4 =  0(00000000)  ula =  12  MEM[0] =   9
# PC = 11 | inst =(01000010) clock=(0) , reg1 =194, reg2 = 47 , reg3 =   9(00001001), reg4 =255(11111111)  ula = 241  MEM[0] =   9
# PC = 11 | inst =(01000010) clock=(1) , reg1 =194, reg2 = 47 , reg3 =   9(00001001), reg4 =255(11111111)  ula = 241  MEM[0] =   9
# PC = 12 | inst =(01001010) clock=(0) , reg1 =194, reg2 = 47 , reg3 = 241(11110001), reg4 =255(11111111)  ula = 240  MEM[0] =   9
# PC = 12 | inst =(01001010) clock=(1) , reg1 =194, reg2 = 47 , reg3 = 241(11110001), reg4 =255(11111111)  ula = 240  MEM[0] =   9
# PC = 13 | inst =(11101001) clock=(0) , reg1 =194, reg2 = 47 , reg3 = 240(11110000), reg4 =255(11111111)  ula =  49  MEM[0] =   9
# PC = 13 | inst =(11101001) clock=(1) , reg1 =194, reg2 = 47 , reg3 = 240(11110000), reg4 =255(11111111)  ula =  49  MEM[0] =   9
# PC = 14 | inst =(00100110) clock=(0) , reg1 =194, reg2 = 47 , reg3 = 112(01110000), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 14 | inst =(00100110) clock=(1) , reg1 =194, reg2 = 47 , reg3 = 112(01110000), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 15 | inst =(01000000) clock=(0) , reg1 =194, reg2 = 47 , reg3 =   0(00000000), reg4 =255(11111111)  ula = 241  MEM[0] =   9
# PC = 15 | inst =(01000000) clock=(1) , reg1 =194, reg2 = 47 , reg3 =   0(00000000), reg4 =255(11111111)  ula = 241  MEM[0] =   9
# PC = 16 | inst =(11001110) clock=(0) , reg1 =241, reg2 = 47 , reg3 =   0(00000000), reg4 =255(11111111)  ula =   3  MEM[0] =   9
# PC = 16 | inst =(11001110) clock=(1) , reg1 =241, reg2 = 47 , reg3 =   0(00000000), reg4 =255(11111111)  ula =   3  MEM[0] =   9
# PC = 17 | inst =(01000001) clock=(0) , reg1 =241, reg2 = 47 , reg3 =   0(00000000), reg4 =  0(00000000)  ula =  32  MEM[0] =   9
# PC = 17 | inst =(01000001) clock=(1) , reg1 =241, reg2 = 47 , reg3 =   0(00000000), reg4 =  0(00000000)  ula =  32  MEM[0] =   9
# PC = 18 | inst =(00010010) clock=(0) , reg1 =241, reg2 = 32 , reg3 =   0(00000000), reg4 =  0(00000000)  ula = 252  MEM[0] =   9
# PC = 18 | inst =(00010010) clock=(1) , reg1 =241, reg2 = 32 , reg3 =   0(00000000), reg4 =  0(00000000)  ula = 252  MEM[0] =   9
# PC = 19 | inst =(11101011) clock=(0) , reg1 =241, reg2 = 32 , reg3 =   9(00001001), reg4 =  0(00000000)  ula =   2  MEM[0] =   9
# PC = 19 | inst =(11101011) clock=(1) , reg1 =241, reg2 = 32 , reg3 =   9(00001001), reg4 =  0(00000000)  ula =   2  MEM[0] =   9
# PC = 20 | inst =(10001101) clock=(0) , reg1 =241, reg2 = 32 , reg3 =   9(00001001), reg4 =  0(00000000)  ula =   0  MEM[0] =   9
# PC = 20 | inst =(10001101) clock=(1) , reg1 =241, reg2 = 32 , reg3 =   9(00001001), reg4 =  0(00000000)  ula =   0  MEM[0] =   9
# PC = 10 | inst =(11101110) clock=(0) , reg1 =241, reg2 = 32 , reg3 =   9(00001001), reg4 =  0(00000000)  ula =  12  MEM[0] =   9
# PC = 10 | inst =(11101110) clock=(1) , reg1 =241, reg2 = 32 , reg3 =   9(00001001), reg4 =  0(00000000)  ula =  12  MEM[0] =   9
# PC = 11 | inst =(01000010) clock=(0) , reg1 =241, reg2 = 32 , reg3 =   9(00001001), reg4 =255(11111111)  ula =  17  MEM[0] =   9
# PC = 11 | inst =(01000010) clock=(1) , reg1 =241, reg2 = 32 , reg3 =   9(00001001), reg4 =255(11111111)  ula =  17  MEM[0] =   9
# PC = 12 | inst =(01001010) clock=(0) , reg1 =241, reg2 = 32 , reg3 =  17(00010001), reg4 =255(11111111)  ula =  16  MEM[0] =   9
# PC = 12 | inst =(01001010) clock=(1) , reg1 =241, reg2 = 32 , reg3 =  17(00010001), reg4 =255(11111111)  ula =  16  MEM[0] =   9
# PC = 13 | inst =(11101001) clock=(0) , reg1 =241, reg2 = 32 , reg3 =  16(00010000), reg4 =255(11111111)  ula =  34  MEM[0] =   9
# PC = 13 | inst =(11101001) clock=(1) , reg1 =241, reg2 = 32 , reg3 =  16(00010000), reg4 =255(11111111)  ula =  34  MEM[0] =   9
# PC = 14 | inst =(00100110) clock=(0) , reg1 =241, reg2 = 32 , reg3 = 144(10010000), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 14 | inst =(00100110) clock=(1) , reg1 =241, reg2 = 32 , reg3 = 144(10010000), reg4 =255(11111111)  ula =   0  MEM[0] =   9
# PC = 15 | inst =(01000000) clock=(0) , reg1 =241, reg2 = 32 , reg3 =   0(00000000), reg4 =255(11111111)  ula =  17  MEM[0] =   9
# PC = 15 | inst =(01000000) clock=(1) , reg1 =241, reg2 = 32 , reg3 =   0(00000000), reg4 =255(11111111)  ula =  17  MEM[0] =   9
# PC = 16 | inst =(11001110) clock=(0) , reg1 = 17, reg2 = 32 , reg3 =   0(00000000), reg4 =255(11111111)  ula =   3  MEM[0] =   9
# PC = 16 | inst =(11001110) clock=(1) , reg1 = 17, reg2 = 32 , reg3 =   0(00000000), reg4 =255(11111111)  ula =   3  MEM[0] =   9
# PC = 17 | inst =(01000001) clock=(0) , reg1 = 17, reg2 = 32 , reg3 =   0(00000000), reg4 =  0(00000000)  ula =  49  MEM[0] =   9
# PC = 17 | inst =(01000001) clock=(1) , reg1 = 17, reg2 = 32 , reg3 =   0(00000000), reg4 =  0(00000000)  ula =  49  MEM[0] =   9
# Compile of testenrisc.v was successful.
restart -f
# Loading work.testenrisc
run -all
# GetModuleFileName: Não foi possível encontrar o módulo especificado.
# 
# 
# PC=   0 |instru = 0| m2entr1=   0 | m2ent2=   3 | SelMux2= 0 || muxA-> ent1=  3 | ent2=  0 | sin_ext=   3 | pc+halt=   0 Bef_ext= 3
# PC=   1 |instru = 0| m2entr1=   1 | m2ent2=   4 | SelMux2= 0 || muxA-> ent1=  4 | ent2=  0 | sin_ext=   3 | pc+halt=   1 Bef_ext= 3
# PC=   1 |instru = 0| m2entr1=   1 | m2ent2=   3 | SelMux2= 0 || muxA-> ent1=  3 | ent2=  0 | sin_ext=   2 | pc+halt=   1 Bef_ext= 2
# PC=   1 |instru = 0| m2entr1=   2 | m2ent2=   4 | SelMux2= 0 || muxA-> ent1=  4 | ent2=  0 | sin_ext=   2 | pc+halt=   2 Bef_ext= 2
# PC=   2 |instru = 0| m2entr1=   2 | m2ent2=   2 | SelMux2= 0 || muxA-> ent1=  2 | ent2=  0 | sin_ext=   0 | pc+halt=   2 Bef_ext= 0
# PC=   2 |instru = 0| m2entr1=   3 | m2ent2=   3 | SelMux2= 0 || muxA-> ent1=  3 | ent2=  0 | sin_ext=   0 | pc+halt=   3 Bef_ext= 0
# PC=   3 |instru = 0| m2entr1=   3 | m2ent2=   4 | SelMux2= 0 || muxA-> ent1=  4 | ent2=  0 | sin_ext=   1 | pc+halt=   3 Bef_ext= 1
# PC=   3 |instru = 0| m2entr1=   4 | m2ent2=   5 | SelMux2= 0 || muxA-> ent1=  5 | ent2=  0 | sin_ext=   1 | pc+halt=   4 Bef_ext= 1
# PC=   4 |instru = 1| m2entr1=   4 | m2ent2=   0 | SelMux2= 0 || muxA-> ent1=  5 | ent2=  0 | sin_ext=   1 | pc+halt=   4 Bef_ext= 1
# PC=   4 |instru = 1| m2entr1=   5 | m2ent2=   0 | SelMux2= 0 || muxA-> ent1=  6 | ent2=  0 | sin_ext=   1 | pc+halt=   5 Bef_ext= 1
# PC=   5 |instru = 1| m2entr1=   5 | m2ent2=   1 | SelMux2= 0 || muxA-> ent1=  5 | ent2=  1 | sin_ext=   0 | pc+halt=   5 Bef_ext= 0
# PC=   5 |instru = 1| m2entr1=   6 | m2ent2=   1 | SelMux2= 0 || muxA-> ent1=  6 | ent2=  1 | sin_ext=   0 | pc+halt=   6 Bef_ext= 0
# PC=   6 |instru = 0| m2entr1=   6 | m2ent2=   2 | SelMux2= 0 || muxA-> ent1=  2 | ent2=  0 | sin_ext= 252 | pc+halt=   6 Bef_ext= 4
# PC=   6 |instru = 0| m2entr1=   7 | m2ent2=   3 | SelMux2= 0 || muxA-> ent1=  3 | ent2=  0 | sin_ext= 252 | pc+halt=   7 Bef_ext= 4
# PC=   7 |instru = 1| m2entr1=   7 | m2ent2=   6 | SelMux2= 0 || muxA-> ent1= 10 | ent2=  6 | sin_ext=   3 | pc+halt=   7 Bef_ext= 3
# PC=   7 |instru = 1| m2entr1=   8 | m2ent2=   6 | SelMux2= 0 || muxA-> ent1= 11 | ent2=  6 | sin_ext=   3 | pc+halt=   8 Bef_ext= 3
# PC=   8 |instru = 1| m2entr1=   8 | m2ent2=   0 | SelMux2= 0 || muxA-> ent1=  9 | ent2=  0 | sin_ext=   1 | pc+halt=   8 Bef_ext= 1
# PC=   8 |instru = 1| m2entr1=   9 | m2ent2=   0 | SelMux2= 0 || muxA-> ent1= 10 | ent2=  0 | sin_ext=   1 | pc+halt=   9 Bef_ext= 1
# PC=   9 |instru = 0| m2entr1=   9 | m2ent2=  12 | SelMux2= 0 || muxA-> ent1= 12 | ent2=  9 | sin_ext=   3 | pc+halt=   9 Bef_ext= 3
# PC=   9 |instru = 0| m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || muxA-> ent1= 13 | ent2=  9 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 1| m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 1| m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext=   3 | pc+halt=  11 Bef_ext= 3
# PC=  11 |instru = 0| m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || muxA-> ent1= 11 | ent2=  1 | sin_ext=   0 | pc+halt=  11 Bef_ext= 0
# PC=  11 |instru = 0| m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || muxA-> ent1= 12 | ent2=  1 | sin_ext=   0 | pc+halt=  12 Bef_ext= 0
# PC=  12 |instru = 0| m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || muxA-> ent1= 14 | ent2=  1 | sin_ext=   2 | pc+halt=  12 Bef_ext= 2
# PC=  12 |instru = 0| m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2=  1 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 1| m2entr1=  13 | m2ent2=   0 | SelMux2= 0 || muxA-> ent1= 15 | ent2=  0 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 1| m2entr1=  14 | m2ent2=   0 | SelMux2= 0 || muxA-> ent1= 16 | ent2=  0 | sin_ext=   2 | pc+halt=  14 Bef_ext= 2
# PC=  14 |instru = 1| m2entr1=  14 | m2ent2=   0 | SelMux2= 0 || muxA-> ent1= 15 | ent2=  0 | sin_ext=   1 | pc+halt=  14 Bef_ext= 1
# PC=  14 |instru = 1| m2entr1=  15 | m2ent2=   0 | SelMux2= 0 || muxA-> ent1= 16 | ent2=  0 | sin_ext=   1 | pc+halt=  15 Bef_ext= 1
# PC=  15 |instru = 0| m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2=  1 | sin_ext=   0 | pc+halt=  15 Bef_ext= 0
# PC=  15 |instru = 0| m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || muxA-> ent1= 16 | ent2=  1 | sin_ext=   0 | pc+halt=  16 Bef_ext= 0
# PC=  16 |instru = 0| m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || muxA-> ent1= 19 | ent2=255 | sin_ext=   3 | pc+halt=  16 Bef_ext= 3
# PC=  16 |instru = 0| m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || muxA-> ent1= 20 | ent2=255 | sin_ext=   3 | pc+halt=  17 Bef_ext= 3
# PC=  17 |instru = 0| m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || muxA-> ent1= 17 | ent2=  1 | sin_ext=   0 | pc+halt=  17 Bef_ext= 0
# PC=  17 |instru = 0| m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || muxA-> ent1= 18 | ent2=  1 | sin_ext=   0 | pc+halt=  18 Bef_ext= 0
# PC=  18 |instru = 0| m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext= 252 | pc+halt=  18 Bef_ext= 4
# PC=  18 |instru = 0| m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2=  0 | sin_ext= 252 | pc+halt=  19 Bef_ext= 4
# PC=  19 |instru = 1| m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || muxA-> ent1= 21 | ent2=  9 | sin_ext=   2 | pc+halt=  19 Bef_ext= 2
# PC=  19 |instru = 1| m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || muxA-> ent1= 22 | ent2=  9 | sin_ext=   2 | pc+halt=  20 Bef_ext= 2
# PC=  20 |instru = 0| m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || muxA-> ent1= 23 | ent2=  0 | sin_ext=   3 | pc+halt=  20 Bef_ext= 3
# PC=  20 |instru = 0| m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 1| m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 1| m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext=   3 | pc+halt=  11 Bef_ext= 3
# PC=  11 |instru = 0| m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || muxA-> ent1= 11 | ent2=  1 | sin_ext=   0 | pc+halt=  11 Bef_ext= 0
# PC=  11 |instru = 0| m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || muxA-> ent1= 12 | ent2=  1 | sin_ext=   0 | pc+halt=  12 Bef_ext= 0
# PC=  12 |instru = 0| m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || muxA-> ent1= 14 | ent2=  2 | sin_ext=   2 | pc+halt=  12 Bef_ext= 2
# PC=  12 |instru = 0| m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2=  2 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 1| m2entr1=  13 | m2ent2=   1 | SelMux2= 0 || muxA-> ent1= 15 | ent2=  1 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 1| m2entr1=  14 | m2ent2=   1 | SelMux2= 0 || muxA-> ent1= 16 | ent2=  1 | sin_ext=   2 | pc+halt=  14 Bef_ext= 2
# PC=  14 |instru = 1| m2entr1=  14 | m2ent2=   1 | SelMux2= 0 || muxA-> ent1= 15 | ent2=  1 | sin_ext=   1 | pc+halt=  14 Bef_ext= 1
# PC=  14 |instru = 1| m2entr1=  15 | m2ent2=   1 | SelMux2= 0 || muxA-> ent1= 16 | ent2=  1 | sin_ext=   1 | pc+halt=  15 Bef_ext= 1
# PC=  15 |instru = 0| m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2=  1 | sin_ext=   0 | pc+halt=  15 Bef_ext= 0
# PC=  15 |instru = 0| m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || muxA-> ent1= 16 | ent2=  1 | sin_ext=   0 | pc+halt=  16 Bef_ext= 0
# PC=  16 |instru = 0| m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || muxA-> ent1= 19 | ent2=255 | sin_ext=   3 | pc+halt=  16 Bef_ext= 3
# PC=  16 |instru = 0| m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || muxA-> ent1= 20 | ent2=255 | sin_ext=   3 | pc+halt=  17 Bef_ext= 3
# PC=  17 |instru = 0| m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || muxA-> ent1= 17 | ent2=  2 | sin_ext=   0 | pc+halt=  17 Bef_ext= 0
# PC=  17 |instru = 0| m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || muxA-> ent1= 18 | ent2=  2 | sin_ext=   0 | pc+halt=  18 Bef_ext= 0
# PC=  18 |instru = 0| m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext= 252 | pc+halt=  18 Bef_ext= 4
# PC=  18 |instru = 0| m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2=  0 | sin_ext= 252 | pc+halt=  19 Bef_ext= 4
# PC=  19 |instru = 1| m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || muxA-> ent1= 21 | ent2=  9 | sin_ext=   2 | pc+halt=  19 Bef_ext= 2
# PC=  19 |instru = 1| m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || muxA-> ent1= 22 | ent2=  9 | sin_ext=   2 | pc+halt=  20 Bef_ext= 2
# PC=  20 |instru = 0| m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || muxA-> ent1= 23 | ent2=  0 | sin_ext=   3 | pc+halt=  20 Bef_ext= 3
# PC=  20 |instru = 0| m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 1| m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 1| m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext=   3 | pc+halt=  11 Bef_ext= 3
# PC=  11 |instru = 0| m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || muxA-> ent1= 11 | ent2=  2 | sin_ext=   0 | pc+halt=  11 Bef_ext= 0
# PC=  11 |instru = 0| m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || muxA-> ent1= 12 | ent2=  2 | sin_ext=   0 | pc+halt=  12 Bef_ext= 0
# PC=  12 |instru = 0| m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || muxA-> ent1= 14 | ent2=  5 | sin_ext=   2 | pc+halt=  12 Bef_ext= 2
# PC=  12 |instru = 0| m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2=  5 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 1| m2entr1=  13 | m2ent2=   4 | SelMux2= 0 || muxA-> ent1= 15 | ent2=  4 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 1| m2entr1=  14 | m2ent2=   4 | SelMux2= 0 || muxA-> ent1= 16 | ent2=  4 | sin_ext=   2 | pc+halt=  14 Bef_ext= 2
# PC=  14 |instru = 1| m2entr1=  14 | m2ent2=   3 | SelMux2= 0 || muxA-> ent1= 15 | ent2=  3 | sin_ext=   1 | pc+halt=  14 Bef_ext= 1
# PC=  14 |instru = 1| m2entr1=  15 | m2ent2=   3 | SelMux2= 0 || muxA-> ent1= 16 | ent2=  3 | sin_ext=   1 | pc+halt=  15 Bef_ext= 1
# PC=  15 |instru = 0| m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2=  2 | sin_ext=   0 | pc+halt=  15 Bef_ext= 0
# PC=  15 |instru = 0| m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || muxA-> ent1= 16 | ent2=  2 | sin_ext=   0 | pc+halt=  16 Bef_ext= 0
# PC=  16 |instru = 0| m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || muxA-> ent1= 19 | ent2=255 | sin_ext=   3 | pc+halt=  16 Bef_ext= 3
# PC=  16 |instru = 0| m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || muxA-> ent1= 20 | ent2=255 | sin_ext=   3 | pc+halt=  17 Bef_ext= 3
# PC=  17 |instru = 0| m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || muxA-> ent1= 17 | ent2=  5 | sin_ext=   0 | pc+halt=  17 Bef_ext= 0
# PC=  17 |instru = 0| m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || muxA-> ent1= 18 | ent2=  5 | sin_ext=   0 | pc+halt=  18 Bef_ext= 0
# PC=  18 |instru = 0| m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext= 252 | pc+halt=  18 Bef_ext= 4
# PC=  18 |instru = 0| m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2=  0 | sin_ext= 252 | pc+halt=  19 Bef_ext= 4
# PC=  19 |instru = 1| m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || muxA-> ent1= 21 | ent2=  9 | sin_ext=   2 | pc+halt=  19 Bef_ext= 2
# PC=  19 |instru = 1| m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || muxA-> ent1= 22 | ent2=  9 | sin_ext=   2 | pc+halt=  20 Bef_ext= 2
# PC=  20 |instru = 0| m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || muxA-> ent1= 23 | ent2=  0 | sin_ext=   3 | pc+halt=  20 Bef_ext= 3
# PC=  20 |instru = 0| m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 1| m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 1| m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext=   3 | pc+halt=  11 Bef_ext= 3
# PC=  11 |instru = 0| m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || muxA-> ent1= 11 | ent2=  5 | sin_ext=   0 | pc+halt=  11 Bef_ext= 0
# PC=  11 |instru = 0| m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || muxA-> ent1= 12 | ent2=  5 | sin_ext=   0 | pc+halt=  12 Bef_ext= 0
# PC=  12 |instru = 0| m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || muxA-> ent1= 14 | ent2= 13 | sin_ext=   2 | pc+halt=  12 Bef_ext= 2
# PC=  12 |instru = 0| m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2= 13 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 1| m2entr1=  13 | m2ent2=  12 | SelMux2= 0 || muxA-> ent1= 15 | ent2= 12 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 1| m2entr1=  14 | m2ent2=  12 | SelMux2= 0 || muxA-> ent1= 16 | ent2= 12 | sin_ext=   2 | pc+halt=  14 Bef_ext= 2
# PC=  14 |instru = 1| m2entr1=  14 | m2ent2=   8 | SelMux2= 0 || muxA-> ent1= 15 | ent2=  8 | sin_ext=   1 | pc+halt=  14 Bef_ext= 1
# PC=  14 |instru = 1| m2entr1=  15 | m2ent2=   8 | SelMux2= 0 || muxA-> ent1= 16 | ent2=  8 | sin_ext=   1 | pc+halt=  15 Bef_ext= 1
# PC=  15 |instru = 0| m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2=  5 | sin_ext=   0 | pc+halt=  15 Bef_ext= 0
# PC=  15 |instru = 0| m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || muxA-> ent1= 16 | ent2=  5 | sin_ext=   0 | pc+halt=  16 Bef_ext= 0
# PC=  16 |instru = 0| m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || muxA-> ent1= 19 | ent2=255 | sin_ext=   3 | pc+halt=  16 Bef_ext= 3
# PC=  16 |instru = 0| m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || muxA-> ent1= 20 | ent2=255 | sin_ext=   3 | pc+halt=  17 Bef_ext= 3
# PC=  17 |instru = 0| m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || muxA-> ent1= 17 | ent2= 13 | sin_ext=   0 | pc+halt=  17 Bef_ext= 0
# PC=  17 |instru = 0| m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || muxA-> ent1= 18 | ent2= 13 | sin_ext=   0 | pc+halt=  18 Bef_ext= 0
# PC=  18 |instru = 0| m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext= 252 | pc+halt=  18 Bef_ext= 4
# PC=  18 |instru = 0| m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2=  0 | sin_ext= 252 | pc+halt=  19 Bef_ext= 4
# PC=  19 |instru = 1| m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || muxA-> ent1= 21 | ent2=  9 | sin_ext=   2 | pc+halt=  19 Bef_ext= 2
# PC=  19 |instru = 1| m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || muxA-> ent1= 22 | ent2=  9 | sin_ext=   2 | pc+halt=  20 Bef_ext= 2
# PC=  20 |instru = 0| m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || muxA-> ent1= 23 | ent2=  0 | sin_ext=   3 | pc+halt=  20 Bef_ext= 3
# PC=  20 |instru = 0| m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 1| m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 1| m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext=   3 | pc+halt=  11 Bef_ext= 3
# PC=  11 |instru = 0| m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || muxA-> ent1= 11 | ent2= 13 | sin_ext=   0 | pc+halt=  11 Bef_ext= 0
# PC=  11 |instru = 0| m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || muxA-> ent1= 12 | ent2= 13 | sin_ext=   0 | pc+halt=  12 Bef_ext= 0
# PC=  12 |instru = 0| m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || muxA-> ent1= 14 | ent2= 34 | sin_ext=   2 | pc+halt=  12 Bef_ext= 2
# PC=  12 |instru = 0| m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2= 34 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 1| m2entr1=  13 | m2ent2=  33 | SelMux2= 0 || muxA-> ent1= 15 | ent2= 33 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 1| m2entr1=  14 | m2ent2=  33 | SelMux2= 0 || muxA-> ent1= 16 | ent2= 33 | sin_ext=   2 | pc+halt=  14 Bef_ext= 2
# PC=  14 |instru = 1| m2entr1=  14 | m2ent2=  21 | SelMux2= 0 || muxA-> ent1= 15 | ent2= 21 | sin_ext=   1 | pc+halt=  14 Bef_ext= 1
# PC=  14 |instru = 1| m2entr1=  15 | m2ent2=  21 | SelMux2= 0 || muxA-> ent1= 16 | ent2= 21 | sin_ext=   1 | pc+halt=  15 Bef_ext= 1
# PC=  15 |instru = 0| m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2= 13 | sin_ext=   0 | pc+halt=  15 Bef_ext= 0
# PC=  15 |instru = 0| m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || muxA-> ent1= 16 | ent2= 13 | sin_ext=   0 | pc+halt=  16 Bef_ext= 0
# PC=  16 |instru = 0| m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || muxA-> ent1= 19 | ent2=255 | sin_ext=   3 | pc+halt=  16 Bef_ext= 3
# PC=  16 |instru = 0| m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || muxA-> ent1= 20 | ent2=255 | sin_ext=   3 | pc+halt=  17 Bef_ext= 3
# PC=  17 |instru = 0| m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || muxA-> ent1= 17 | ent2= 34 | sin_ext=   0 | pc+halt=  17 Bef_ext= 0
# PC=  17 |instru = 0| m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || muxA-> ent1= 18 | ent2= 34 | sin_ext=   0 | pc+halt=  18 Bef_ext= 0
# PC=  18 |instru = 0| m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext= 252 | pc+halt=  18 Bef_ext= 4
# PC=  18 |instru = 0| m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2=  0 | sin_ext= 252 | pc+halt=  19 Bef_ext= 4
# PC=  19 |instru = 1| m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || muxA-> ent1= 21 | ent2=  9 | sin_ext=   2 | pc+halt=  19 Bef_ext= 2
# PC=  19 |instru = 1| m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || muxA-> ent1= 22 | ent2=  9 | sin_ext=   2 | pc+halt=  20 Bef_ext= 2
# PC=  20 |instru = 0| m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || muxA-> ent1= 23 | ent2=  0 | sin_ext=   3 | pc+halt=  20 Bef_ext= 3
# PC=  20 |instru = 0| m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 1| m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 1| m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext=   3 | pc+halt=  11 Bef_ext= 3
# PC=  11 |instru = 0| m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || muxA-> ent1= 11 | ent2= 34 | sin_ext=   0 | pc+halt=  11 Bef_ext= 0
# PC=  11 |instru = 0| m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || muxA-> ent1= 12 | ent2= 34 | sin_ext=   0 | pc+halt=  12 Bef_ext= 0
# PC=  12 |instru = 0| m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || muxA-> ent1= 14 | ent2= 89 | sin_ext=   2 | pc+halt=  12 Bef_ext= 2
# PC=  12 |instru = 0| m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2= 89 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 1| m2entr1=  13 | m2ent2=  88 | SelMux2= 0 || muxA-> ent1= 15 | ent2= 88 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 1| m2entr1=  14 | m2ent2=  88 | SelMux2= 0 || muxA-> ent1= 16 | ent2= 88 | sin_ext=   2 | pc+halt=  14 Bef_ext= 2
# PC=  14 |instru = 1| m2entr1=  14 | m2ent2=  55 | SelMux2= 0 || muxA-> ent1= 15 | ent2= 55 | sin_ext=   1 | pc+halt=  14 Bef_ext= 1
# PC=  14 |instru = 1| m2entr1=  15 | m2ent2=  55 | SelMux2= 0 || muxA-> ent1= 16 | ent2= 55 | sin_ext=   1 | pc+halt=  15 Bef_ext= 1
# PC=  15 |instru = 0| m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2= 34 | sin_ext=   0 | pc+halt=  15 Bef_ext= 0
# PC=  15 |instru = 0| m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || muxA-> ent1= 16 | ent2= 34 | sin_ext=   0 | pc+halt=  16 Bef_ext= 0
# PC=  16 |instru = 0| m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || muxA-> ent1= 19 | ent2=255 | sin_ext=   3 | pc+halt=  16 Bef_ext= 3
# PC=  16 |instru = 0| m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || muxA-> ent1= 20 | ent2=255 | sin_ext=   3 | pc+halt=  17 Bef_ext= 3
# PC=  17 |instru = 0| m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || muxA-> ent1= 17 | ent2= 89 | sin_ext=   0 | pc+halt=  17 Bef_ext= 0
# PC=  17 |instru = 0| m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || muxA-> ent1= 18 | ent2= 89 | sin_ext=   0 | pc+halt=  18 Bef_ext= 0
# PC=  18 |instru = 0| m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext= 252 | pc+halt=  18 Bef_ext= 4
# PC=  18 |instru = 0| m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2=  0 | sin_ext= 252 | pc+halt=  19 Bef_ext= 4
# PC=  19 |instru = 1| m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || muxA-> ent1= 21 | ent2=  9 | sin_ext=   2 | pc+halt=  19 Bef_ext= 2
# PC=  19 |instru = 1| m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || muxA-> ent1= 22 | ent2=  9 | sin_ext=   2 | pc+halt=  20 Bef_ext= 2
# PC=  20 |instru = 0| m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || muxA-> ent1= 23 | ent2=  0 | sin_ext=   3 | pc+halt=  20 Bef_ext= 3
# PC=  20 |instru = 0| m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 1| m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 1| m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext=   3 | pc+halt=  11 Bef_ext= 3
# PC=  11 |instru = 0| m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || muxA-> ent1= 11 | ent2= 89 | sin_ext=   0 | pc+halt=  11 Bef_ext= 0
# PC=  11 |instru = 0| m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || muxA-> ent1= 12 | ent2= 89 | sin_ext=   0 | pc+halt=  12 Bef_ext= 0
# PC=  12 |instru = 0| m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || muxA-> ent1= 14 | ent2=233 | sin_ext=   2 | pc+halt=  12 Bef_ext= 2
# PC=  12 |instru = 0| m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2=233 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 1| m2entr1=  13 | m2ent2= 232 | SelMux2= 0 || muxA-> ent1= 15 | ent2=232 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 1| m2entr1=  14 | m2ent2= 232 | SelMux2= 0 || muxA-> ent1= 16 | ent2=232 | sin_ext=   2 | pc+halt=  14 Bef_ext= 2
# PC=  14 |instru = 1| m2entr1=  14 | m2ent2= 144 | SelMux2= 0 || muxA-> ent1= 15 | ent2=144 | sin_ext=   1 | pc+halt=  14 Bef_ext= 1
# PC=  14 |instru = 1| m2entr1=  15 | m2ent2= 144 | SelMux2= 0 || muxA-> ent1= 16 | ent2=144 | sin_ext=   1 | pc+halt=  15 Bef_ext= 1
# PC=  15 |instru = 0| m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2= 89 | sin_ext=   0 | pc+halt=  15 Bef_ext= 0
# PC=  15 |instru = 0| m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || muxA-> ent1= 16 | ent2= 89 | sin_ext=   0 | pc+halt=  16 Bef_ext= 0
# PC=  16 |instru = 0| m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || muxA-> ent1= 19 | ent2=255 | sin_ext=   3 | pc+halt=  16 Bef_ext= 3
# PC=  16 |instru = 0| m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || muxA-> ent1= 20 | ent2=255 | sin_ext=   3 | pc+halt=  17 Bef_ext= 3
# PC=  17 |instru = 0| m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || muxA-> ent1= 17 | ent2=233 | sin_ext=   0 | pc+halt=  17 Bef_ext= 0
# PC=  17 |instru = 0| m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || muxA-> ent1= 18 | ent2=233 | sin_ext=   0 | pc+halt=  18 Bef_ext= 0
# PC=  18 |instru = 0| m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext= 252 | pc+halt=  18 Bef_ext= 4
# PC=  18 |instru = 0| m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2=  0 | sin_ext= 252 | pc+halt=  19 Bef_ext= 4
# PC=  19 |instru = 1| m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || muxA-> ent1= 21 | ent2=  9 | sin_ext=   2 | pc+halt=  19 Bef_ext= 2
# PC=  19 |instru = 1| m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || muxA-> ent1= 22 | ent2=  9 | sin_ext=   2 | pc+halt=  20 Bef_ext= 2
# PC=  20 |instru = 0| m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || muxA-> ent1= 23 | ent2=  0 | sin_ext=   3 | pc+halt=  20 Bef_ext= 3
# PC=  20 |instru = 0| m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 1| m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 1| m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext=   3 | pc+halt=  11 Bef_ext= 3
# PC=  11 |instru = 0| m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || muxA-> ent1= 11 | ent2=233 | sin_ext=   0 | pc+halt=  11 Bef_ext= 0
# PC=  11 |instru = 0| m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || muxA-> ent1= 12 | ent2=233 | sin_ext=   0 | pc+halt=  12 Bef_ext= 0
# PC=  12 |instru = 0| m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || muxA-> ent1= 14 | ent2= 98 | sin_ext=   2 | pc+halt=  12 Bef_ext= 2
# PC=  12 |instru = 0| m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2= 98 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 1| m2entr1=  13 | m2ent2=  97 | SelMux2= 0 || muxA-> ent1= 15 | ent2= 97 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 1| m2entr1=  14 | m2ent2=  97 | SelMux2= 0 || muxA-> ent1= 16 | ent2= 97 | sin_ext=   2 | pc+halt=  14 Bef_ext= 2
# PC=  14 |instru = 1| m2entr1=  14 | m2ent2= 121 | SelMux2= 0 || muxA-> ent1= 15 | ent2=121 | sin_ext=   1 | pc+halt=  14 Bef_ext= 1
# PC=  14 |instru = 1| m2entr1=  15 | m2ent2= 121 | SelMux2= 0 || muxA-> ent1= 16 | ent2=121 | sin_ext=   1 | pc+halt=  15 Bef_ext= 1
# PC=  15 |instru = 0| m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2=233 | sin_ext=   0 | pc+halt=  15 Bef_ext= 0
# PC=  15 |instru = 0| m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || muxA-> ent1= 16 | ent2=233 | sin_ext=   0 | pc+halt=  16 Bef_ext= 0
# PC=  16 |instru = 0| m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || muxA-> ent1= 19 | ent2=255 | sin_ext=   3 | pc+halt=  16 Bef_ext= 3
# PC=  16 |instru = 0| m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || muxA-> ent1= 20 | ent2=255 | sin_ext=   3 | pc+halt=  17 Bef_ext= 3
# PC=  17 |instru = 0| m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || muxA-> ent1= 17 | ent2= 98 | sin_ext=   0 | pc+halt=  17 Bef_ext= 0
# PC=  17 |instru = 0| m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || muxA-> ent1= 18 | ent2= 98 | sin_ext=   0 | pc+halt=  18 Bef_ext= 0
# PC=  18 |instru = 0| m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext= 252 | pc+halt=  18 Bef_ext= 4
# PC=  18 |instru = 0| m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2=  0 | sin_ext= 252 | pc+halt=  19 Bef_ext= 4
# PC=  19 |instru = 1| m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || muxA-> ent1= 21 | ent2=  9 | sin_ext=   2 | pc+halt=  19 Bef_ext= 2
# PC=  19 |instru = 1| m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || muxA-> ent1= 22 | ent2=  9 | sin_ext=   2 | pc+halt=  20 Bef_ext= 2
# PC=  20 |instru = 0| m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || muxA-> ent1= 23 | ent2=  0 | sin_ext=   3 | pc+halt=  20 Bef_ext= 3
# PC=  20 |instru = 0| m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 1| m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 1| m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext=   3 | pc+halt=  11 Bef_ext= 3
# PC=  11 |instru = 0| m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || muxA-> ent1= 11 | ent2= 98 | sin_ext=   0 | pc+halt=  11 Bef_ext= 0
# PC=  11 |instru = 0| m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || muxA-> ent1= 12 | ent2= 98 | sin_ext=   0 | pc+halt=  12 Bef_ext= 0
# PC=  12 |instru = 0| m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || muxA-> ent1= 14 | ent2= 61 | sin_ext=   2 | pc+halt=  12 Bef_ext= 2
# PC=  12 |instru = 0| m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2= 61 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 1| m2entr1=  13 | m2ent2=  60 | SelMux2= 0 || muxA-> ent1= 15 | ent2= 60 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 1| m2entr1=  14 | m2ent2=  60 | SelMux2= 0 || muxA-> ent1= 16 | ent2= 60 | sin_ext=   2 | pc+halt=  14 Bef_ext= 2
# PC=  14 |instru = 1| m2entr1=  14 | m2ent2= 219 | SelMux2= 0 || muxA-> ent1= 15 | ent2=219 | sin_ext=   1 | pc+halt=  14 Bef_ext= 1
# PC=  14 |instru = 1| m2entr1=  15 | m2ent2= 219 | SelMux2= 0 || muxA-> ent1= 16 | ent2=219 | sin_ext=   1 | pc+halt=  15 Bef_ext= 1
# PC=  15 |instru = 0| m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2= 98 | sin_ext=   0 | pc+halt=  15 Bef_ext= 0
# PC=  15 |instru = 0| m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || muxA-> ent1= 16 | ent2= 98 | sin_ext=   0 | pc+halt=  16 Bef_ext= 0
# PC=  16 |instru = 0| m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || muxA-> ent1= 19 | ent2=255 | sin_ext=   3 | pc+halt=  16 Bef_ext= 3
# PC=  16 |instru = 0| m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || muxA-> ent1= 20 | ent2=255 | sin_ext=   3 | pc+halt=  17 Bef_ext= 3
# PC=  17 |instru = 0| m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || muxA-> ent1= 17 | ent2= 61 | sin_ext=   0 | pc+halt=  17 Bef_ext= 0
# PC=  17 |instru = 0| m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || muxA-> ent1= 18 | ent2= 61 | sin_ext=   0 | pc+halt=  18 Bef_ext= 0
# PC=  18 |instru = 0| m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext= 252 | pc+halt=  18 Bef_ext= 4
# PC=  18 |instru = 0| m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2=  0 | sin_ext= 252 | pc+halt=  19 Bef_ext= 4
# PC=  19 |instru = 1| m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || muxA-> ent1= 21 | ent2=  9 | sin_ext=   2 | pc+halt=  19 Bef_ext= 2
# PC=  19 |instru = 1| m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || muxA-> ent1= 22 | ent2=  9 | sin_ext=   2 | pc+halt=  20 Bef_ext= 2
# PC=  20 |instru = 0| m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || muxA-> ent1= 23 | ent2=  0 | sin_ext=   3 | pc+halt=  20 Bef_ext= 3
# PC=  20 |instru = 0| m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 1| m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 1| m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext=   3 | pc+halt=  11 Bef_ext= 3
# PC=  11 |instru = 0| m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || muxA-> ent1= 11 | ent2= 61 | sin_ext=   0 | pc+halt=  11 Bef_ext= 0
# PC=  11 |instru = 0| m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || muxA-> ent1= 12 | ent2= 61 | sin_ext=   0 | pc+halt=  12 Bef_ext= 0
# PC=  12 |instru = 0| m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || muxA-> ent1= 14 | ent2= 85 | sin_ext=   2 | pc+halt=  12 Bef_ext= 2
# PC=  12 |instru = 0| m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2= 85 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 1| m2entr1=  13 | m2ent2=  84 | SelMux2= 0 || muxA-> ent1= 15 | ent2= 84 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 1| m2entr1=  14 | m2ent2=  84 | SelMux2= 0 || muxA-> ent1= 16 | ent2= 84 | sin_ext=   2 | pc+halt=  14 Bef_ext= 2
# PC=  14 |instru = 1| m2entr1=  14 | m2ent2=  24 | SelMux2= 0 || muxA-> ent1= 15 | ent2= 24 | sin_ext=   1 | pc+halt=  14 Bef_ext= 1
# PC=  14 |instru = 1| m2entr1=  15 | m2ent2=  24 | SelMux2= 0 || muxA-> ent1= 16 | ent2= 24 | sin_ext=   1 | pc+halt=  15 Bef_ext= 1
# PC=  15 |instru = 0| m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2= 61 | sin_ext=   0 | pc+halt=  15 Bef_ext= 0
# PC=  15 |instru = 0| m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || muxA-> ent1= 16 | ent2= 61 | sin_ext=   0 | pc+halt=  16 Bef_ext= 0
# PC=  16 |instru = 0| m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || muxA-> ent1= 19 | ent2=255 | sin_ext=   3 | pc+halt=  16 Bef_ext= 3
# PC=  16 |instru = 0| m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || muxA-> ent1= 20 | ent2=255 | sin_ext=   3 | pc+halt=  17 Bef_ext= 3
# PC=  17 |instru = 0| m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || muxA-> ent1= 17 | ent2= 85 | sin_ext=   0 | pc+halt=  17 Bef_ext= 0
# PC=  17 |instru = 0| m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || muxA-> ent1= 18 | ent2= 85 | sin_ext=   0 | pc+halt=  18 Bef_ext= 0
# PC=  18 |instru = 0| m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext= 252 | pc+halt=  18 Bef_ext= 4
# PC=  18 |instru = 0| m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2=  0 | sin_ext= 252 | pc+halt=  19 Bef_ext= 4
# PC=  19 |instru = 1| m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || muxA-> ent1= 21 | ent2=  9 | sin_ext=   2 | pc+halt=  19 Bef_ext= 2
# PC=  19 |instru = 1| m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || muxA-> ent1= 22 | ent2=  9 | sin_ext=   2 | pc+halt=  20 Bef_ext= 2
# PC=  20 |instru = 0| m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || muxA-> ent1= 23 | ent2=  0 | sin_ext=   3 | pc+halt=  20 Bef_ext= 3
# PC=  20 |instru = 0| m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 1| m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 1| m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext=   3 | pc+halt=  11 Bef_ext= 3
# PC=  11 |instru = 0| m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || muxA-> ent1= 11 | ent2= 85 | sin_ext=   0 | pc+halt=  11 Bef_ext= 0
# PC=  11 |instru = 0| m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || muxA-> ent1= 12 | ent2= 85 | sin_ext=   0 | pc+halt=  12 Bef_ext= 0
# PC=  12 |instru = 0| m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || muxA-> ent1= 14 | ent2=194 | sin_ext=   2 | pc+halt=  12 Bef_ext= 2
# PC=  12 |instru = 0| m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2=194 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 1| m2entr1=  13 | m2ent2= 193 | SelMux2= 0 || muxA-> ent1= 15 | ent2=193 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 1| m2entr1=  14 | m2ent2= 193 | SelMux2= 0 || muxA-> ent1= 16 | ent2=193 | sin_ext=   2 | pc+halt=  14 Bef_ext= 2
# PC=  14 |instru = 1| m2entr1=  14 | m2ent2= 109 | SelMux2= 0 || muxA-> ent1= 15 | ent2=109 | sin_ext=   1 | pc+halt=  14 Bef_ext= 1
# PC=  14 |instru = 1| m2entr1=  15 | m2ent2= 109 | SelMux2= 0 || muxA-> ent1= 16 | ent2=109 | sin_ext=   1 | pc+halt=  15 Bef_ext= 1
# PC=  15 |instru = 0| m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2= 85 | sin_ext=   0 | pc+halt=  15 Bef_ext= 0
# PC=  15 |instru = 0| m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || muxA-> ent1= 16 | ent2= 85 | sin_ext=   0 | pc+halt=  16 Bef_ext= 0
# PC=  16 |instru = 0| m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || muxA-> ent1= 19 | ent2=255 | sin_ext=   3 | pc+halt=  16 Bef_ext= 3
# PC=  16 |instru = 0| m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || muxA-> ent1= 20 | ent2=255 | sin_ext=   3 | pc+halt=  17 Bef_ext= 3
# PC=  17 |instru = 0| m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || muxA-> ent1= 17 | ent2=194 | sin_ext=   0 | pc+halt=  17 Bef_ext= 0
# PC=  17 |instru = 0| m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || muxA-> ent1= 18 | ent2=194 | sin_ext=   0 | pc+halt=  18 Bef_ext= 0
# PC=  18 |instru = 0| m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext= 252 | pc+halt=  18 Bef_ext= 4
# PC=  18 |instru = 0| m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2=  0 | sin_ext= 252 | pc+halt=  19 Bef_ext= 4
# PC=  19 |instru = 1| m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || muxA-> ent1= 21 | ent2=  9 | sin_ext=   2 | pc+halt=  19 Bef_ext= 2
# PC=  19 |instru = 1| m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || muxA-> ent1= 22 | ent2=  9 | sin_ext=   2 | pc+halt=  20 Bef_ext= 2
# PC=  20 |instru = 0| m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || muxA-> ent1= 23 | ent2=  0 | sin_ext=   3 | pc+halt=  20 Bef_ext= 3
# PC=  20 |instru = 0| m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 1| m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 1| m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext=   3 | pc+halt=  11 Bef_ext= 3
# PC=  11 |instru = 0| m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || muxA-> ent1= 11 | ent2=194 | sin_ext=   0 | pc+halt=  11 Bef_ext= 0
# PC=  11 |instru = 0| m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || muxA-> ent1= 12 | ent2=194 | sin_ext=   0 | pc+halt=  12 Bef_ext= 0
# PC=  12 |instru = 0| m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || muxA-> ent1= 14 | ent2=241 | sin_ext=   2 | pc+halt=  12 Bef_ext= 2
# PC=  12 |instru = 0| m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2=241 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 1| m2entr1=  13 | m2ent2= 240 | SelMux2= 0 || muxA-> ent1= 15 | ent2=240 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 1| m2entr1=  14 | m2ent2= 240 | SelMux2= 0 || muxA-> ent1= 16 | ent2=240 | sin_ext=   2 | pc+halt=  14 Bef_ext= 2
# PC=  14 |instru = 1| m2entr1=  14 | m2ent2=  47 | SelMux2= 0 || muxA-> ent1= 15 | ent2= 47 | sin_ext=   1 | pc+halt=  14 Bef_ext= 1
# PC=  14 |instru = 1| m2entr1=  15 | m2ent2=  47 | SelMux2= 0 || muxA-> ent1= 16 | ent2= 47 | sin_ext=   1 | pc+halt=  15 Bef_ext= 1
# PC=  15 |instru = 0| m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2=194 | sin_ext=   0 | pc+halt=  15 Bef_ext= 0
# PC=  15 |instru = 0| m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || muxA-> ent1= 16 | ent2=194 | sin_ext=   0 | pc+halt=  16 Bef_ext= 0
# PC=  16 |instru = 0| m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || muxA-> ent1= 19 | ent2=255 | sin_ext=   3 | pc+halt=  16 Bef_ext= 3
# PC=  16 |instru = 0| m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || muxA-> ent1= 20 | ent2=255 | sin_ext=   3 | pc+halt=  17 Bef_ext= 3
# PC=  17 |instru = 0| m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || muxA-> ent1= 17 | ent2=241 | sin_ext=   0 | pc+halt=  17 Bef_ext= 0
# PC=  17 |instru = 0| m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || muxA-> ent1= 18 | ent2=241 | sin_ext=   0 | pc+halt=  18 Bef_ext= 0
# PC=  18 |instru = 0| m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext= 252 | pc+halt=  18 Bef_ext= 4
# PC=  18 |instru = 0| m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2=  0 | sin_ext= 252 | pc+halt=  19 Bef_ext= 4
# PC=  19 |instru = 1| m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || muxA-> ent1= 21 | ent2=  9 | sin_ext=   2 | pc+halt=  19 Bef_ext= 2
# PC=  19 |instru = 1| m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || muxA-> ent1= 22 | ent2=  9 | sin_ext=   2 | pc+halt=  20 Bef_ext= 2
# PC=  20 |instru = 0| m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || muxA-> ent1= 23 | ent2=  0 | sin_ext=   3 | pc+halt=  20 Bef_ext= 3
# PC=  20 |instru = 0| m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 1| m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 1| m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext=   3 | pc+halt=  11 Bef_ext= 3
# PC=  11 |instru = 0| m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || muxA-> ent1= 11 | ent2=241 | sin_ext=   0 | pc+halt=  11 Bef_ext= 0
# PC=  11 |instru = 0| m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || muxA-> ent1= 12 | ent2=241 | sin_ext=   0 | pc+halt=  12 Bef_ext= 0
# PC=  12 |instru = 0| m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || muxA-> ent1= 14 | ent2= 17 | sin_ext=   2 | pc+halt=  12 Bef_ext= 2
# PC=  12 |instru = 0| m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2= 17 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 1| m2entr1=  13 | m2ent2=  16 | SelMux2= 0 || muxA-> ent1= 15 | ent2= 16 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 1| m2entr1=  14 | m2ent2=  16 | SelMux2= 0 || muxA-> ent1= 16 | ent2= 16 | sin_ext=   2 | pc+halt=  14 Bef_ext= 2
# PC=  14 |instru = 1| m2entr1=  14 | m2ent2=  32 | SelMux2= 0 || muxA-> ent1= 15 | ent2= 32 | sin_ext=   1 | pc+halt=  14 Bef_ext= 1
# PC=  14 |instru = 1| m2entr1=  15 | m2ent2=  32 | SelMux2= 0 || muxA-> ent1= 16 | ent2= 32 | sin_ext=   1 | pc+halt=  15 Bef_ext= 1
# PC=  15 |instru = 0| m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2=241 | sin_ext=   0 | pc+halt=  15 Bef_ext= 0
# PC=  15 |instru = 0| m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || muxA-> ent1= 16 | ent2=241 | sin_ext=   0 | pc+halt=  16 Bef_ext= 0
# PC=  16 |instru = 0| m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || muxA-> ent1= 19 | ent2=255 | sin_ext=   3 | pc+halt=  16 Bef_ext= 3
# PC=  16 |instru = 0| m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || muxA-> ent1= 20 | ent2=255 | sin_ext=   3 | pc+halt=  17 Bef_ext= 3
# PC=  17 |instru = 0| m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || muxA-> ent1= 17 | ent2= 17 | sin_ext=   0 | pc+halt=  17 Bef_ext= 0
# PC=  17 |instru = 0| m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || muxA-> ent1= 18 | ent2= 17 | sin_ext=   0 | pc+halt=  18 Bef_ext= 0
# Compile of testenrisc.v was successful.
restart -f
# Loading work.testenrisc
run -all
# GetModuleFileName: Não foi possível encontrar o módulo especificado.
# 
# 
# PC=   0 |instru = 0| beqz=0 | m2entr1=   0 | m2ent2=   3 | SelMux2= 0 || muxA-> ent1=  3 | ent2=  0 | sin_ext=   3 | pc+halt=   0 Bef_ext= 3
# PC=   1 |instru = 0| beqz=0 | m2entr1=   1 | m2ent2=   4 | SelMux2= 0 || muxA-> ent1=  4 | ent2=  0 | sin_ext=   3 | pc+halt=   1 Bef_ext= 3
# PC=   1 |instru = 0| beqz=0 | m2entr1=   1 | m2ent2=   3 | SelMux2= 0 || muxA-> ent1=  3 | ent2=  0 | sin_ext=   2 | pc+halt=   1 Bef_ext= 2
# PC=   1 |instru = 0| beqz=0 | m2entr1=   2 | m2ent2=   4 | SelMux2= 0 || muxA-> ent1=  4 | ent2=  0 | sin_ext=   2 | pc+halt=   2 Bef_ext= 2
# PC=   2 |instru = 0| beqz=0 | m2entr1=   2 | m2ent2=   2 | SelMux2= 0 || muxA-> ent1=  2 | ent2=  0 | sin_ext=   0 | pc+halt=   2 Bef_ext= 0
# PC=   2 |instru = 0| beqz=0 | m2entr1=   3 | m2ent2=   3 | SelMux2= 0 || muxA-> ent1=  3 | ent2=  0 | sin_ext=   0 | pc+halt=   3 Bef_ext= 0
# PC=   3 |instru = 0| beqz=0 | m2entr1=   3 | m2ent2=   4 | SelMux2= 0 || muxA-> ent1=  4 | ent2=  0 | sin_ext=   1 | pc+halt=   3 Bef_ext= 1
# PC=   3 |instru = 0| beqz=0 | m2entr1=   4 | m2ent2=   5 | SelMux2= 0 || muxA-> ent1=  5 | ent2=  0 | sin_ext=   1 | pc+halt=   4 Bef_ext= 1
# PC=   4 |instru = 1| beqz=0 | m2entr1=   4 | m2ent2=   0 | SelMux2= 0 || muxA-> ent1=  5 | ent2=  0 | sin_ext=   1 | pc+halt=   4 Bef_ext= 1
# PC=   4 |instru = 1| beqz=0 | m2entr1=   5 | m2ent2=   0 | SelMux2= 0 || muxA-> ent1=  6 | ent2=  0 | sin_ext=   1 | pc+halt=   5 Bef_ext= 1
# PC=   5 |instru = 1| beqz=0 | m2entr1=   5 | m2ent2=   1 | SelMux2= 0 || muxA-> ent1=  5 | ent2=  1 | sin_ext=   0 | pc+halt=   5 Bef_ext= 0
# PC=   5 |instru = 1| beqz=0 | m2entr1=   6 | m2ent2=   1 | SelMux2= 0 || muxA-> ent1=  6 | ent2=  1 | sin_ext=   0 | pc+halt=   6 Bef_ext= 0
# PC=   6 |instru = 0| beqz=0 | m2entr1=   6 | m2ent2=   2 | SelMux2= 0 || muxA-> ent1=  2 | ent2=  0 | sin_ext= 252 | pc+halt=   6 Bef_ext= 4
# PC=   6 |instru = 0| beqz=0 | m2entr1=   7 | m2ent2=   3 | SelMux2= 0 || muxA-> ent1=  3 | ent2=  0 | sin_ext= 252 | pc+halt=   7 Bef_ext= 4
# PC=   7 |instru = 1| beqz=0 | m2entr1=   7 | m2ent2=   6 | SelMux2= 0 || muxA-> ent1= 10 | ent2=  6 | sin_ext=   3 | pc+halt=   7 Bef_ext= 3
# PC=   7 |instru = 1| beqz=0 | m2entr1=   8 | m2ent2=   6 | SelMux2= 0 || muxA-> ent1= 11 | ent2=  6 | sin_ext=   3 | pc+halt=   8 Bef_ext= 3
# PC=   8 |instru = 1| beqz=0 | m2entr1=   8 | m2ent2=   0 | SelMux2= 0 || muxA-> ent1=  9 | ent2=  0 | sin_ext=   1 | pc+halt=   8 Bef_ext= 1
# PC=   8 |instru = 1| beqz=0 | m2entr1=   9 | m2ent2=   0 | SelMux2= 0 || muxA-> ent1= 10 | ent2=  0 | sin_ext=   1 | pc+halt=   9 Bef_ext= 1
# PC=   9 |instru = 0| beqz=0 | m2entr1=   9 | m2ent2=  12 | SelMux2= 0 || muxA-> ent1= 12 | ent2=  9 | sin_ext=   3 | pc+halt=   9 Bef_ext= 3
# PC=   9 |instru = 0| beqz=0 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || muxA-> ent1= 13 | ent2=  9 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 1| beqz=0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 1| beqz=0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext=   3 | pc+halt=  11 Bef_ext= 3
# PC=  11 |instru = 0| beqz=0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || muxA-> ent1= 11 | ent2=  1 | sin_ext=   0 | pc+halt=  11 Bef_ext= 0
# PC=  11 |instru = 0| beqz=0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || muxA-> ent1= 12 | ent2=  1 | sin_ext=   0 | pc+halt=  12 Bef_ext= 0
# PC=  12 |instru = 0| beqz=0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || muxA-> ent1= 14 | ent2=  1 | sin_ext=   2 | pc+halt=  12 Bef_ext= 2
# PC=  12 |instru = 0| beqz=0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2=  1 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 1| beqz=0 | m2entr1=  13 | m2ent2=   0 | SelMux2= 0 || muxA-> ent1= 15 | ent2=  0 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 1| beqz=0 | m2entr1=  14 | m2ent2=   0 | SelMux2= 0 || muxA-> ent1= 16 | ent2=  0 | sin_ext=   2 | pc+halt=  14 Bef_ext= 2
# PC=  14 |instru = 1| beqz=0 | m2entr1=  14 | m2ent2=   0 | SelMux2= 0 || muxA-> ent1= 15 | ent2=  0 | sin_ext=   1 | pc+halt=  14 Bef_ext= 1
# PC=  14 |instru = 1| beqz=0 | m2entr1=  15 | m2ent2=   0 | SelMux2= 0 || muxA-> ent1= 16 | ent2=  0 | sin_ext=   1 | pc+halt=  15 Bef_ext= 1
# PC=  15 |instru = 0| beqz=0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2=  1 | sin_ext=   0 | pc+halt=  15 Bef_ext= 0
# PC=  15 |instru = 0| beqz=0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || muxA-> ent1= 16 | ent2=  1 | sin_ext=   0 | pc+halt=  16 Bef_ext= 0
# PC=  16 |instru = 0| beqz=1 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || muxA-> ent1= 19 | ent2=255 | sin_ext=   3 | pc+halt=  16 Bef_ext= 3
# PC=  16 |instru = 0| beqz=1 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || muxA-> ent1= 20 | ent2=255 | sin_ext=   3 | pc+halt=  17 Bef_ext= 3
# PC=  17 |instru = 0| beqz=0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || muxA-> ent1= 17 | ent2=  1 | sin_ext=   0 | pc+halt=  17 Bef_ext= 0
# PC=  17 |instru = 0| beqz=0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || muxA-> ent1= 18 | ent2=  1 | sin_ext=   0 | pc+halt=  18 Bef_ext= 0
# PC=  18 |instru = 0| beqz=0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext= 252 | pc+halt=  18 Bef_ext= 4
# PC=  18 |instru = 0| beqz=0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2=  0 | sin_ext= 252 | pc+halt=  19 Bef_ext= 4
# PC=  19 |instru = 1| beqz=0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || muxA-> ent1= 21 | ent2=  9 | sin_ext=   2 | pc+halt=  19 Bef_ext= 2
# PC=  19 |instru = 1| beqz=0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || muxA-> ent1= 22 | ent2=  9 | sin_ext=   2 | pc+halt=  20 Bef_ext= 2
# PC=  20 |instru = 0| beqz=0 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || muxA-> ent1= 23 | ent2=  0 | sin_ext=   3 | pc+halt=  20 Bef_ext= 3
# PC=  20 |instru = 0| beqz=0 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 1| beqz=0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 1| beqz=0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext=   3 | pc+halt=  11 Bef_ext= 3
# PC=  11 |instru = 0| beqz=0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || muxA-> ent1= 11 | ent2=  1 | sin_ext=   0 | pc+halt=  11 Bef_ext= 0
# PC=  11 |instru = 0| beqz=0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || muxA-> ent1= 12 | ent2=  1 | sin_ext=   0 | pc+halt=  12 Bef_ext= 0
# PC=  12 |instru = 0| beqz=0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || muxA-> ent1= 14 | ent2=  2 | sin_ext=   2 | pc+halt=  12 Bef_ext= 2
# PC=  12 |instru = 0| beqz=0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2=  2 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 1| beqz=0 | m2entr1=  13 | m2ent2=   1 | SelMux2= 0 || muxA-> ent1= 15 | ent2=  1 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 1| beqz=0 | m2entr1=  14 | m2ent2=   1 | SelMux2= 0 || muxA-> ent1= 16 | ent2=  1 | sin_ext=   2 | pc+halt=  14 Bef_ext= 2
# PC=  14 |instru = 1| beqz=0 | m2entr1=  14 | m2ent2=   1 | SelMux2= 0 || muxA-> ent1= 15 | ent2=  1 | sin_ext=   1 | pc+halt=  14 Bef_ext= 1
# PC=  14 |instru = 1| beqz=0 | m2entr1=  15 | m2ent2=   1 | SelMux2= 0 || muxA-> ent1= 16 | ent2=  1 | sin_ext=   1 | pc+halt=  15 Bef_ext= 1
# PC=  15 |instru = 0| beqz=0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2=  1 | sin_ext=   0 | pc+halt=  15 Bef_ext= 0
# PC=  15 |instru = 0| beqz=0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || muxA-> ent1= 16 | ent2=  1 | sin_ext=   0 | pc+halt=  16 Bef_ext= 0
# PC=  16 |instru = 0| beqz=1 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || muxA-> ent1= 19 | ent2=255 | sin_ext=   3 | pc+halt=  16 Bef_ext= 3
# PC=  16 |instru = 0| beqz=1 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || muxA-> ent1= 20 | ent2=255 | sin_ext=   3 | pc+halt=  17 Bef_ext= 3
# PC=  17 |instru = 0| beqz=0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || muxA-> ent1= 17 | ent2=  2 | sin_ext=   0 | pc+halt=  17 Bef_ext= 0
# PC=  17 |instru = 0| beqz=0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || muxA-> ent1= 18 | ent2=  2 | sin_ext=   0 | pc+halt=  18 Bef_ext= 0
# PC=  18 |instru = 0| beqz=0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext= 252 | pc+halt=  18 Bef_ext= 4
# PC=  18 |instru = 0| beqz=0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2=  0 | sin_ext= 252 | pc+halt=  19 Bef_ext= 4
# PC=  19 |instru = 1| beqz=0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || muxA-> ent1= 21 | ent2=  9 | sin_ext=   2 | pc+halt=  19 Bef_ext= 2
# PC=  19 |instru = 1| beqz=0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || muxA-> ent1= 22 | ent2=  9 | sin_ext=   2 | pc+halt=  20 Bef_ext= 2
# PC=  20 |instru = 0| beqz=0 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || muxA-> ent1= 23 | ent2=  0 | sin_ext=   3 | pc+halt=  20 Bef_ext= 3
# PC=  20 |instru = 0| beqz=0 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 1| beqz=0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 1| beqz=0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext=   3 | pc+halt=  11 Bef_ext= 3
# PC=  11 |instru = 0| beqz=0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || muxA-> ent1= 11 | ent2=  2 | sin_ext=   0 | pc+halt=  11 Bef_ext= 0
# PC=  11 |instru = 0| beqz=0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || muxA-> ent1= 12 | ent2=  2 | sin_ext=   0 | pc+halt=  12 Bef_ext= 0
# PC=  12 |instru = 0| beqz=0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || muxA-> ent1= 14 | ent2=  5 | sin_ext=   2 | pc+halt=  12 Bef_ext= 2
# PC=  12 |instru = 0| beqz=0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2=  5 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 1| beqz=0 | m2entr1=  13 | m2ent2=   4 | SelMux2= 0 || muxA-> ent1= 15 | ent2=  4 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 1| beqz=0 | m2entr1=  14 | m2ent2=   4 | SelMux2= 0 || muxA-> ent1= 16 | ent2=  4 | sin_ext=   2 | pc+halt=  14 Bef_ext= 2
# PC=  14 |instru = 1| beqz=0 | m2entr1=  14 | m2ent2=   3 | SelMux2= 0 || muxA-> ent1= 15 | ent2=  3 | sin_ext=   1 | pc+halt=  14 Bef_ext= 1
# PC=  14 |instru = 1| beqz=0 | m2entr1=  15 | m2ent2=   3 | SelMux2= 0 || muxA-> ent1= 16 | ent2=  3 | sin_ext=   1 | pc+halt=  15 Bef_ext= 1
# PC=  15 |instru = 0| beqz=0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2=  2 | sin_ext=   0 | pc+halt=  15 Bef_ext= 0
# PC=  15 |instru = 0| beqz=0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || muxA-> ent1= 16 | ent2=  2 | sin_ext=   0 | pc+halt=  16 Bef_ext= 0
# PC=  16 |instru = 0| beqz=1 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || muxA-> ent1= 19 | ent2=255 | sin_ext=   3 | pc+halt=  16 Bef_ext= 3
# PC=  16 |instru = 0| beqz=1 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || muxA-> ent1= 20 | ent2=255 | sin_ext=   3 | pc+halt=  17 Bef_ext= 3
# PC=  17 |instru = 0| beqz=0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || muxA-> ent1= 17 | ent2=  5 | sin_ext=   0 | pc+halt=  17 Bef_ext= 0
# PC=  17 |instru = 0| beqz=0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || muxA-> ent1= 18 | ent2=  5 | sin_ext=   0 | pc+halt=  18 Bef_ext= 0
# PC=  18 |instru = 0| beqz=0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext= 252 | pc+halt=  18 Bef_ext= 4
# PC=  18 |instru = 0| beqz=0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2=  0 | sin_ext= 252 | pc+halt=  19 Bef_ext= 4
# PC=  19 |instru = 1| beqz=0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || muxA-> ent1= 21 | ent2=  9 | sin_ext=   2 | pc+halt=  19 Bef_ext= 2
# PC=  19 |instru = 1| beqz=0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || muxA-> ent1= 22 | ent2=  9 | sin_ext=   2 | pc+halt=  20 Bef_ext= 2
# PC=  20 |instru = 0| beqz=0 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || muxA-> ent1= 23 | ent2=  0 | sin_ext=   3 | pc+halt=  20 Bef_ext= 3
# PC=  20 |instru = 0| beqz=0 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 1| beqz=0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 1| beqz=0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext=   3 | pc+halt=  11 Bef_ext= 3
# PC=  11 |instru = 0| beqz=0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || muxA-> ent1= 11 | ent2=  5 | sin_ext=   0 | pc+halt=  11 Bef_ext= 0
# PC=  11 |instru = 0| beqz=0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || muxA-> ent1= 12 | ent2=  5 | sin_ext=   0 | pc+halt=  12 Bef_ext= 0
# PC=  12 |instru = 0| beqz=0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || muxA-> ent1= 14 | ent2= 13 | sin_ext=   2 | pc+halt=  12 Bef_ext= 2
# PC=  12 |instru = 0| beqz=0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2= 13 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 1| beqz=0 | m2entr1=  13 | m2ent2=  12 | SelMux2= 0 || muxA-> ent1= 15 | ent2= 12 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 1| beqz=0 | m2entr1=  14 | m2ent2=  12 | SelMux2= 0 || muxA-> ent1= 16 | ent2= 12 | sin_ext=   2 | pc+halt=  14 Bef_ext= 2
# PC=  14 |instru = 1| beqz=0 | m2entr1=  14 | m2ent2=   8 | SelMux2= 0 || muxA-> ent1= 15 | ent2=  8 | sin_ext=   1 | pc+halt=  14 Bef_ext= 1
# PC=  14 |instru = 1| beqz=0 | m2entr1=  15 | m2ent2=   8 | SelMux2= 0 || muxA-> ent1= 16 | ent2=  8 | sin_ext=   1 | pc+halt=  15 Bef_ext= 1
# PC=  15 |instru = 0| beqz=0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2=  5 | sin_ext=   0 | pc+halt=  15 Bef_ext= 0
# PC=  15 |instru = 0| beqz=0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || muxA-> ent1= 16 | ent2=  5 | sin_ext=   0 | pc+halt=  16 Bef_ext= 0
# PC=  16 |instru = 0| beqz=1 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || muxA-> ent1= 19 | ent2=255 | sin_ext=   3 | pc+halt=  16 Bef_ext= 3
# PC=  16 |instru = 0| beqz=1 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || muxA-> ent1= 20 | ent2=255 | sin_ext=   3 | pc+halt=  17 Bef_ext= 3
# PC=  17 |instru = 0| beqz=0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || muxA-> ent1= 17 | ent2= 13 | sin_ext=   0 | pc+halt=  17 Bef_ext= 0
# PC=  17 |instru = 0| beqz=0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || muxA-> ent1= 18 | ent2= 13 | sin_ext=   0 | pc+halt=  18 Bef_ext= 0
# PC=  18 |instru = 0| beqz=0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext= 252 | pc+halt=  18 Bef_ext= 4
# PC=  18 |instru = 0| beqz=0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2=  0 | sin_ext= 252 | pc+halt=  19 Bef_ext= 4
# PC=  19 |instru = 1| beqz=0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || muxA-> ent1= 21 | ent2=  9 | sin_ext=   2 | pc+halt=  19 Bef_ext= 2
# PC=  19 |instru = 1| beqz=0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || muxA-> ent1= 22 | ent2=  9 | sin_ext=   2 | pc+halt=  20 Bef_ext= 2
# PC=  20 |instru = 0| beqz=0 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || muxA-> ent1= 23 | ent2=  0 | sin_ext=   3 | pc+halt=  20 Bef_ext= 3
# PC=  20 |instru = 0| beqz=0 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 1| beqz=0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 1| beqz=0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext=   3 | pc+halt=  11 Bef_ext= 3
# PC=  11 |instru = 0| beqz=0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || muxA-> ent1= 11 | ent2= 13 | sin_ext=   0 | pc+halt=  11 Bef_ext= 0
# PC=  11 |instru = 0| beqz=0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || muxA-> ent1= 12 | ent2= 13 | sin_ext=   0 | pc+halt=  12 Bef_ext= 0
# PC=  12 |instru = 0| beqz=0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || muxA-> ent1= 14 | ent2= 34 | sin_ext=   2 | pc+halt=  12 Bef_ext= 2
# PC=  12 |instru = 0| beqz=0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2= 34 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 1| beqz=0 | m2entr1=  13 | m2ent2=  33 | SelMux2= 0 || muxA-> ent1= 15 | ent2= 33 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 1| beqz=0 | m2entr1=  14 | m2ent2=  33 | SelMux2= 0 || muxA-> ent1= 16 | ent2= 33 | sin_ext=   2 | pc+halt=  14 Bef_ext= 2
# PC=  14 |instru = 1| beqz=0 | m2entr1=  14 | m2ent2=  21 | SelMux2= 0 || muxA-> ent1= 15 | ent2= 21 | sin_ext=   1 | pc+halt=  14 Bef_ext= 1
# PC=  14 |instru = 1| beqz=0 | m2entr1=  15 | m2ent2=  21 | SelMux2= 0 || muxA-> ent1= 16 | ent2= 21 | sin_ext=   1 | pc+halt=  15 Bef_ext= 1
# PC=  15 |instru = 0| beqz=0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2= 13 | sin_ext=   0 | pc+halt=  15 Bef_ext= 0
# PC=  15 |instru = 0| beqz=0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || muxA-> ent1= 16 | ent2= 13 | sin_ext=   0 | pc+halt=  16 Bef_ext= 0
# PC=  16 |instru = 0| beqz=1 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || muxA-> ent1= 19 | ent2=255 | sin_ext=   3 | pc+halt=  16 Bef_ext= 3
# PC=  16 |instru = 0| beqz=1 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || muxA-> ent1= 20 | ent2=255 | sin_ext=   3 | pc+halt=  17 Bef_ext= 3
# PC=  17 |instru = 0| beqz=0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || muxA-> ent1= 17 | ent2= 34 | sin_ext=   0 | pc+halt=  17 Bef_ext= 0
# PC=  17 |instru = 0| beqz=0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || muxA-> ent1= 18 | ent2= 34 | sin_ext=   0 | pc+halt=  18 Bef_ext= 0
# PC=  18 |instru = 0| beqz=0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext= 252 | pc+halt=  18 Bef_ext= 4
# PC=  18 |instru = 0| beqz=0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2=  0 | sin_ext= 252 | pc+halt=  19 Bef_ext= 4
# PC=  19 |instru = 1| beqz=0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || muxA-> ent1= 21 | ent2=  9 | sin_ext=   2 | pc+halt=  19 Bef_ext= 2
# PC=  19 |instru = 1| beqz=0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || muxA-> ent1= 22 | ent2=  9 | sin_ext=   2 | pc+halt=  20 Bef_ext= 2
# PC=  20 |instru = 0| beqz=0 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || muxA-> ent1= 23 | ent2=  0 | sin_ext=   3 | pc+halt=  20 Bef_ext= 3
# PC=  20 |instru = 0| beqz=0 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 1| beqz=0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 1| beqz=0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext=   3 | pc+halt=  11 Bef_ext= 3
# PC=  11 |instru = 0| beqz=0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || muxA-> ent1= 11 | ent2= 34 | sin_ext=   0 | pc+halt=  11 Bef_ext= 0
# PC=  11 |instru = 0| beqz=0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || muxA-> ent1= 12 | ent2= 34 | sin_ext=   0 | pc+halt=  12 Bef_ext= 0
# PC=  12 |instru = 0| beqz=0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || muxA-> ent1= 14 | ent2= 89 | sin_ext=   2 | pc+halt=  12 Bef_ext= 2
# PC=  12 |instru = 0| beqz=0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2= 89 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 1| beqz=0 | m2entr1=  13 | m2ent2=  88 | SelMux2= 0 || muxA-> ent1= 15 | ent2= 88 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 1| beqz=0 | m2entr1=  14 | m2ent2=  88 | SelMux2= 0 || muxA-> ent1= 16 | ent2= 88 | sin_ext=   2 | pc+halt=  14 Bef_ext= 2
# PC=  14 |instru = 1| beqz=0 | m2entr1=  14 | m2ent2=  55 | SelMux2= 0 || muxA-> ent1= 15 | ent2= 55 | sin_ext=   1 | pc+halt=  14 Bef_ext= 1
# PC=  14 |instru = 1| beqz=0 | m2entr1=  15 | m2ent2=  55 | SelMux2= 0 || muxA-> ent1= 16 | ent2= 55 | sin_ext=   1 | pc+halt=  15 Bef_ext= 1
# PC=  15 |instru = 0| beqz=0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2= 34 | sin_ext=   0 | pc+halt=  15 Bef_ext= 0
# PC=  15 |instru = 0| beqz=0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || muxA-> ent1= 16 | ent2= 34 | sin_ext=   0 | pc+halt=  16 Bef_ext= 0
# PC=  16 |instru = 0| beqz=1 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || muxA-> ent1= 19 | ent2=255 | sin_ext=   3 | pc+halt=  16 Bef_ext= 3
# PC=  16 |instru = 0| beqz=1 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || muxA-> ent1= 20 | ent2=255 | sin_ext=   3 | pc+halt=  17 Bef_ext= 3
# PC=  17 |instru = 0| beqz=0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || muxA-> ent1= 17 | ent2= 89 | sin_ext=   0 | pc+halt=  17 Bef_ext= 0
# PC=  17 |instru = 0| beqz=0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || muxA-> ent1= 18 | ent2= 89 | sin_ext=   0 | pc+halt=  18 Bef_ext= 0
# PC=  18 |instru = 0| beqz=0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext= 252 | pc+halt=  18 Bef_ext= 4
# PC=  18 |instru = 0| beqz=0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2=  0 | sin_ext= 252 | pc+halt=  19 Bef_ext= 4
# PC=  19 |instru = 1| beqz=0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || muxA-> ent1= 21 | ent2=  9 | sin_ext=   2 | pc+halt=  19 Bef_ext= 2
# PC=  19 |instru = 1| beqz=0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || muxA-> ent1= 22 | ent2=  9 | sin_ext=   2 | pc+halt=  20 Bef_ext= 2
# PC=  20 |instru = 0| beqz=0 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || muxA-> ent1= 23 | ent2=  0 | sin_ext=   3 | pc+halt=  20 Bef_ext= 3
# PC=  20 |instru = 0| beqz=0 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 1| beqz=0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 1| beqz=0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext=   3 | pc+halt=  11 Bef_ext= 3
# PC=  11 |instru = 0| beqz=0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || muxA-> ent1= 11 | ent2= 89 | sin_ext=   0 | pc+halt=  11 Bef_ext= 0
# PC=  11 |instru = 0| beqz=0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || muxA-> ent1= 12 | ent2= 89 | sin_ext=   0 | pc+halt=  12 Bef_ext= 0
# PC=  12 |instru = 0| beqz=0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || muxA-> ent1= 14 | ent2=233 | sin_ext=   2 | pc+halt=  12 Bef_ext= 2
# PC=  12 |instru = 0| beqz=0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2=233 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 1| beqz=0 | m2entr1=  13 | m2ent2= 232 | SelMux2= 0 || muxA-> ent1= 15 | ent2=232 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 1| beqz=0 | m2entr1=  14 | m2ent2= 232 | SelMux2= 0 || muxA-> ent1= 16 | ent2=232 | sin_ext=   2 | pc+halt=  14 Bef_ext= 2
# PC=  14 |instru = 1| beqz=0 | m2entr1=  14 | m2ent2= 144 | SelMux2= 0 || muxA-> ent1= 15 | ent2=144 | sin_ext=   1 | pc+halt=  14 Bef_ext= 1
# PC=  14 |instru = 1| beqz=0 | m2entr1=  15 | m2ent2= 144 | SelMux2= 0 || muxA-> ent1= 16 | ent2=144 | sin_ext=   1 | pc+halt=  15 Bef_ext= 1
# PC=  15 |instru = 0| beqz=0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2= 89 | sin_ext=   0 | pc+halt=  15 Bef_ext= 0
# PC=  15 |instru = 0| beqz=0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || muxA-> ent1= 16 | ent2= 89 | sin_ext=   0 | pc+halt=  16 Bef_ext= 0
# PC=  16 |instru = 0| beqz=1 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || muxA-> ent1= 19 | ent2=255 | sin_ext=   3 | pc+halt=  16 Bef_ext= 3
# PC=  16 |instru = 0| beqz=1 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || muxA-> ent1= 20 | ent2=255 | sin_ext=   3 | pc+halt=  17 Bef_ext= 3
# PC=  17 |instru = 0| beqz=0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || muxA-> ent1= 17 | ent2=233 | sin_ext=   0 | pc+halt=  17 Bef_ext= 0
# PC=  17 |instru = 0| beqz=0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || muxA-> ent1= 18 | ent2=233 | sin_ext=   0 | pc+halt=  18 Bef_ext= 0
# PC=  18 |instru = 0| beqz=0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext= 252 | pc+halt=  18 Bef_ext= 4
# PC=  18 |instru = 0| beqz=0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2=  0 | sin_ext= 252 | pc+halt=  19 Bef_ext= 4
# PC=  19 |instru = 1| beqz=0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || muxA-> ent1= 21 | ent2=  9 | sin_ext=   2 | pc+halt=  19 Bef_ext= 2
# PC=  19 |instru = 1| beqz=0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || muxA-> ent1= 22 | ent2=  9 | sin_ext=   2 | pc+halt=  20 Bef_ext= 2
# PC=  20 |instru = 0| beqz=0 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || muxA-> ent1= 23 | ent2=  0 | sin_ext=   3 | pc+halt=  20 Bef_ext= 3
# PC=  20 |instru = 0| beqz=0 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 1| beqz=0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 1| beqz=0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext=   3 | pc+halt=  11 Bef_ext= 3
# PC=  11 |instru = 0| beqz=0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || muxA-> ent1= 11 | ent2=233 | sin_ext=   0 | pc+halt=  11 Bef_ext= 0
# PC=  11 |instru = 0| beqz=0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || muxA-> ent1= 12 | ent2=233 | sin_ext=   0 | pc+halt=  12 Bef_ext= 0
# PC=  12 |instru = 0| beqz=0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || muxA-> ent1= 14 | ent2= 98 | sin_ext=   2 | pc+halt=  12 Bef_ext= 2
# PC=  12 |instru = 0| beqz=0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2= 98 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 1| beqz=0 | m2entr1=  13 | m2ent2=  97 | SelMux2= 0 || muxA-> ent1= 15 | ent2= 97 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 1| beqz=0 | m2entr1=  14 | m2ent2=  97 | SelMux2= 0 || muxA-> ent1= 16 | ent2= 97 | sin_ext=   2 | pc+halt=  14 Bef_ext= 2
# PC=  14 |instru = 1| beqz=0 | m2entr1=  14 | m2ent2= 121 | SelMux2= 0 || muxA-> ent1= 15 | ent2=121 | sin_ext=   1 | pc+halt=  14 Bef_ext= 1
# PC=  14 |instru = 1| beqz=0 | m2entr1=  15 | m2ent2= 121 | SelMux2= 0 || muxA-> ent1= 16 | ent2=121 | sin_ext=   1 | pc+halt=  15 Bef_ext= 1
# PC=  15 |instru = 0| beqz=0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2=233 | sin_ext=   0 | pc+halt=  15 Bef_ext= 0
# PC=  15 |instru = 0| beqz=0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || muxA-> ent1= 16 | ent2=233 | sin_ext=   0 | pc+halt=  16 Bef_ext= 0
# PC=  16 |instru = 0| beqz=1 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || muxA-> ent1= 19 | ent2=255 | sin_ext=   3 | pc+halt=  16 Bef_ext= 3
# PC=  16 |instru = 0| beqz=1 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || muxA-> ent1= 20 | ent2=255 | sin_ext=   3 | pc+halt=  17 Bef_ext= 3
# PC=  17 |instru = 0| beqz=0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || muxA-> ent1= 17 | ent2= 98 | sin_ext=   0 | pc+halt=  17 Bef_ext= 0
# PC=  17 |instru = 0| beqz=0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || muxA-> ent1= 18 | ent2= 98 | sin_ext=   0 | pc+halt=  18 Bef_ext= 0
# PC=  18 |instru = 0| beqz=0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext= 252 | pc+halt=  18 Bef_ext= 4
# PC=  18 |instru = 0| beqz=0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2=  0 | sin_ext= 252 | pc+halt=  19 Bef_ext= 4
# PC=  19 |instru = 1| beqz=0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || muxA-> ent1= 21 | ent2=  9 | sin_ext=   2 | pc+halt=  19 Bef_ext= 2
# PC=  19 |instru = 1| beqz=0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || muxA-> ent1= 22 | ent2=  9 | sin_ext=   2 | pc+halt=  20 Bef_ext= 2
# PC=  20 |instru = 0| beqz=0 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || muxA-> ent1= 23 | ent2=  0 | sin_ext=   3 | pc+halt=  20 Bef_ext= 3
# PC=  20 |instru = 0| beqz=0 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 1| beqz=0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 1| beqz=0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext=   3 | pc+halt=  11 Bef_ext= 3
# PC=  11 |instru = 0| beqz=0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || muxA-> ent1= 11 | ent2= 98 | sin_ext=   0 | pc+halt=  11 Bef_ext= 0
# PC=  11 |instru = 0| beqz=0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || muxA-> ent1= 12 | ent2= 98 | sin_ext=   0 | pc+halt=  12 Bef_ext= 0
# PC=  12 |instru = 0| beqz=0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || muxA-> ent1= 14 | ent2= 61 | sin_ext=   2 | pc+halt=  12 Bef_ext= 2
# PC=  12 |instru = 0| beqz=0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2= 61 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 1| beqz=0 | m2entr1=  13 | m2ent2=  60 | SelMux2= 0 || muxA-> ent1= 15 | ent2= 60 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 1| beqz=0 | m2entr1=  14 | m2ent2=  60 | SelMux2= 0 || muxA-> ent1= 16 | ent2= 60 | sin_ext=   2 | pc+halt=  14 Bef_ext= 2
# PC=  14 |instru = 1| beqz=0 | m2entr1=  14 | m2ent2= 219 | SelMux2= 0 || muxA-> ent1= 15 | ent2=219 | sin_ext=   1 | pc+halt=  14 Bef_ext= 1
# PC=  14 |instru = 1| beqz=0 | m2entr1=  15 | m2ent2= 219 | SelMux2= 0 || muxA-> ent1= 16 | ent2=219 | sin_ext=   1 | pc+halt=  15 Bef_ext= 1
# PC=  15 |instru = 0| beqz=0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2= 98 | sin_ext=   0 | pc+halt=  15 Bef_ext= 0
# PC=  15 |instru = 0| beqz=0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || muxA-> ent1= 16 | ent2= 98 | sin_ext=   0 | pc+halt=  16 Bef_ext= 0
# PC=  16 |instru = 0| beqz=1 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || muxA-> ent1= 19 | ent2=255 | sin_ext=   3 | pc+halt=  16 Bef_ext= 3
# PC=  16 |instru = 0| beqz=1 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || muxA-> ent1= 20 | ent2=255 | sin_ext=   3 | pc+halt=  17 Bef_ext= 3
# PC=  17 |instru = 0| beqz=0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || muxA-> ent1= 17 | ent2= 61 | sin_ext=   0 | pc+halt=  17 Bef_ext= 0
# PC=  17 |instru = 0| beqz=0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || muxA-> ent1= 18 | ent2= 61 | sin_ext=   0 | pc+halt=  18 Bef_ext= 0
# PC=  18 |instru = 0| beqz=0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext= 252 | pc+halt=  18 Bef_ext= 4
# PC=  18 |instru = 0| beqz=0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2=  0 | sin_ext= 252 | pc+halt=  19 Bef_ext= 4
# PC=  19 |instru = 1| beqz=0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || muxA-> ent1= 21 | ent2=  9 | sin_ext=   2 | pc+halt=  19 Bef_ext= 2
# PC=  19 |instru = 1| beqz=0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || muxA-> ent1= 22 | ent2=  9 | sin_ext=   2 | pc+halt=  20 Bef_ext= 2
# PC=  20 |instru = 0| beqz=0 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || muxA-> ent1= 23 | ent2=  0 | sin_ext=   3 | pc+halt=  20 Bef_ext= 3
# PC=  20 |instru = 0| beqz=0 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 1| beqz=0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 1| beqz=0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext=   3 | pc+halt=  11 Bef_ext= 3
# PC=  11 |instru = 0| beqz=0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || muxA-> ent1= 11 | ent2= 61 | sin_ext=   0 | pc+halt=  11 Bef_ext= 0
# PC=  11 |instru = 0| beqz=0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || muxA-> ent1= 12 | ent2= 61 | sin_ext=   0 | pc+halt=  12 Bef_ext= 0
# PC=  12 |instru = 0| beqz=0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || muxA-> ent1= 14 | ent2= 85 | sin_ext=   2 | pc+halt=  12 Bef_ext= 2
# PC=  12 |instru = 0| beqz=0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2= 85 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 1| beqz=0 | m2entr1=  13 | m2ent2=  84 | SelMux2= 0 || muxA-> ent1= 15 | ent2= 84 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 1| beqz=0 | m2entr1=  14 | m2ent2=  84 | SelMux2= 0 || muxA-> ent1= 16 | ent2= 84 | sin_ext=   2 | pc+halt=  14 Bef_ext= 2
# PC=  14 |instru = 1| beqz=0 | m2entr1=  14 | m2ent2=  24 | SelMux2= 0 || muxA-> ent1= 15 | ent2= 24 | sin_ext=   1 | pc+halt=  14 Bef_ext= 1
# PC=  14 |instru = 1| beqz=0 | m2entr1=  15 | m2ent2=  24 | SelMux2= 0 || muxA-> ent1= 16 | ent2= 24 | sin_ext=   1 | pc+halt=  15 Bef_ext= 1
# PC=  15 |instru = 0| beqz=0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2= 61 | sin_ext=   0 | pc+halt=  15 Bef_ext= 0
# PC=  15 |instru = 0| beqz=0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || muxA-> ent1= 16 | ent2= 61 | sin_ext=   0 | pc+halt=  16 Bef_ext= 0
# PC=  16 |instru = 0| beqz=1 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || muxA-> ent1= 19 | ent2=255 | sin_ext=   3 | pc+halt=  16 Bef_ext= 3
# PC=  16 |instru = 0| beqz=1 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || muxA-> ent1= 20 | ent2=255 | sin_ext=   3 | pc+halt=  17 Bef_ext= 3
# PC=  17 |instru = 0| beqz=0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || muxA-> ent1= 17 | ent2= 85 | sin_ext=   0 | pc+halt=  17 Bef_ext= 0
# PC=  17 |instru = 0| beqz=0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || muxA-> ent1= 18 | ent2= 85 | sin_ext=   0 | pc+halt=  18 Bef_ext= 0
# PC=  18 |instru = 0| beqz=0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext= 252 | pc+halt=  18 Bef_ext= 4
# PC=  18 |instru = 0| beqz=0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2=  0 | sin_ext= 252 | pc+halt=  19 Bef_ext= 4
# PC=  19 |instru = 1| beqz=0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || muxA-> ent1= 21 | ent2=  9 | sin_ext=   2 | pc+halt=  19 Bef_ext= 2
# PC=  19 |instru = 1| beqz=0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || muxA-> ent1= 22 | ent2=  9 | sin_ext=   2 | pc+halt=  20 Bef_ext= 2
# PC=  20 |instru = 0| beqz=0 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || muxA-> ent1= 23 | ent2=  0 | sin_ext=   3 | pc+halt=  20 Bef_ext= 3
# PC=  20 |instru = 0| beqz=0 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 1| beqz=0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 1| beqz=0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext=   3 | pc+halt=  11 Bef_ext= 3
# PC=  11 |instru = 0| beqz=0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || muxA-> ent1= 11 | ent2= 85 | sin_ext=   0 | pc+halt=  11 Bef_ext= 0
# PC=  11 |instru = 0| beqz=0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || muxA-> ent1= 12 | ent2= 85 | sin_ext=   0 | pc+halt=  12 Bef_ext= 0
# PC=  12 |instru = 0| beqz=0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || muxA-> ent1= 14 | ent2=194 | sin_ext=   2 | pc+halt=  12 Bef_ext= 2
# PC=  12 |instru = 0| beqz=0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2=194 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 1| beqz=0 | m2entr1=  13 | m2ent2= 193 | SelMux2= 0 || muxA-> ent1= 15 | ent2=193 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 1| beqz=0 | m2entr1=  14 | m2ent2= 193 | SelMux2= 0 || muxA-> ent1= 16 | ent2=193 | sin_ext=   2 | pc+halt=  14 Bef_ext= 2
# PC=  14 |instru = 1| beqz=0 | m2entr1=  14 | m2ent2= 109 | SelMux2= 0 || muxA-> ent1= 15 | ent2=109 | sin_ext=   1 | pc+halt=  14 Bef_ext= 1
# PC=  14 |instru = 1| beqz=0 | m2entr1=  15 | m2ent2= 109 | SelMux2= 0 || muxA-> ent1= 16 | ent2=109 | sin_ext=   1 | pc+halt=  15 Bef_ext= 1
# PC=  15 |instru = 0| beqz=0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2= 85 | sin_ext=   0 | pc+halt=  15 Bef_ext= 0
# PC=  15 |instru = 0| beqz=0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || muxA-> ent1= 16 | ent2= 85 | sin_ext=   0 | pc+halt=  16 Bef_ext= 0
# PC=  16 |instru = 0| beqz=1 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || muxA-> ent1= 19 | ent2=255 | sin_ext=   3 | pc+halt=  16 Bef_ext= 3
# PC=  16 |instru = 0| beqz=1 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || muxA-> ent1= 20 | ent2=255 | sin_ext=   3 | pc+halt=  17 Bef_ext= 3
# PC=  17 |instru = 0| beqz=0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || muxA-> ent1= 17 | ent2=194 | sin_ext=   0 | pc+halt=  17 Bef_ext= 0
# PC=  17 |instru = 0| beqz=0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || muxA-> ent1= 18 | ent2=194 | sin_ext=   0 | pc+halt=  18 Bef_ext= 0
# PC=  18 |instru = 0| beqz=0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext= 252 | pc+halt=  18 Bef_ext= 4
# PC=  18 |instru = 0| beqz=0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2=  0 | sin_ext= 252 | pc+halt=  19 Bef_ext= 4
# PC=  19 |instru = 1| beqz=0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || muxA-> ent1= 21 | ent2=  9 | sin_ext=   2 | pc+halt=  19 Bef_ext= 2
# PC=  19 |instru = 1| beqz=0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || muxA-> ent1= 22 | ent2=  9 | sin_ext=   2 | pc+halt=  20 Bef_ext= 2
# PC=  20 |instru = 0| beqz=0 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || muxA-> ent1= 23 | ent2=  0 | sin_ext=   3 | pc+halt=  20 Bef_ext= 3
# PC=  20 |instru = 0| beqz=0 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 1| beqz=0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 1| beqz=0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext=   3 | pc+halt=  11 Bef_ext= 3
# PC=  11 |instru = 0| beqz=0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || muxA-> ent1= 11 | ent2=194 | sin_ext=   0 | pc+halt=  11 Bef_ext= 0
# PC=  11 |instru = 0| beqz=0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || muxA-> ent1= 12 | ent2=194 | sin_ext=   0 | pc+halt=  12 Bef_ext= 0
# PC=  12 |instru = 0| beqz=0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || muxA-> ent1= 14 | ent2=241 | sin_ext=   2 | pc+halt=  12 Bef_ext= 2
# PC=  12 |instru = 0| beqz=0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2=241 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 1| beqz=0 | m2entr1=  13 | m2ent2= 240 | SelMux2= 0 || muxA-> ent1= 15 | ent2=240 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 1| beqz=0 | m2entr1=  14 | m2ent2= 240 | SelMux2= 0 || muxA-> ent1= 16 | ent2=240 | sin_ext=   2 | pc+halt=  14 Bef_ext= 2
# PC=  14 |instru = 1| beqz=0 | m2entr1=  14 | m2ent2=  47 | SelMux2= 0 || muxA-> ent1= 15 | ent2= 47 | sin_ext=   1 | pc+halt=  14 Bef_ext= 1
# PC=  14 |instru = 1| beqz=0 | m2entr1=  15 | m2ent2=  47 | SelMux2= 0 || muxA-> ent1= 16 | ent2= 47 | sin_ext=   1 | pc+halt=  15 Bef_ext= 1
# PC=  15 |instru = 0| beqz=0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2=194 | sin_ext=   0 | pc+halt=  15 Bef_ext= 0
# PC=  15 |instru = 0| beqz=0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || muxA-> ent1= 16 | ent2=194 | sin_ext=   0 | pc+halt=  16 Bef_ext= 0
# PC=  16 |instru = 0| beqz=1 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || muxA-> ent1= 19 | ent2=255 | sin_ext=   3 | pc+halt=  16 Bef_ext= 3
# PC=  16 |instru = 0| beqz=1 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || muxA-> ent1= 20 | ent2=255 | sin_ext=   3 | pc+halt=  17 Bef_ext= 3
# PC=  17 |instru = 0| beqz=0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || muxA-> ent1= 17 | ent2=241 | sin_ext=   0 | pc+halt=  17 Bef_ext= 0
# PC=  17 |instru = 0| beqz=0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || muxA-> ent1= 18 | ent2=241 | sin_ext=   0 | pc+halt=  18 Bef_ext= 0
# PC=  18 |instru = 0| beqz=0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext= 252 | pc+halt=  18 Bef_ext= 4
# PC=  18 |instru = 0| beqz=0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2=  0 | sin_ext= 252 | pc+halt=  19 Bef_ext= 4
# PC=  19 |instru = 1| beqz=0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || muxA-> ent1= 21 | ent2=  9 | sin_ext=   2 | pc+halt=  19 Bef_ext= 2
# PC=  19 |instru = 1| beqz=0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || muxA-> ent1= 22 | ent2=  9 | sin_ext=   2 | pc+halt=  20 Bef_ext= 2
# PC=  20 |instru = 0| beqz=0 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || muxA-> ent1= 23 | ent2=  0 | sin_ext=   3 | pc+halt=  20 Bef_ext= 3
# PC=  20 |instru = 0| beqz=0 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 1| beqz=0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 1| beqz=0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext=   3 | pc+halt=  11 Bef_ext= 3
# PC=  11 |instru = 0| beqz=0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || muxA-> ent1= 11 | ent2=241 | sin_ext=   0 | pc+halt=  11 Bef_ext= 0
# PC=  11 |instru = 0| beqz=0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || muxA-> ent1= 12 | ent2=241 | sin_ext=   0 | pc+halt=  12 Bef_ext= 0
# PC=  12 |instru = 0| beqz=0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || muxA-> ent1= 14 | ent2= 17 | sin_ext=   2 | pc+halt=  12 Bef_ext= 2
# PC=  12 |instru = 0| beqz=0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2= 17 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 1| beqz=0 | m2entr1=  13 | m2ent2=  16 | SelMux2= 0 || muxA-> ent1= 15 | ent2= 16 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 1| beqz=0 | m2entr1=  14 | m2ent2=  16 | SelMux2= 0 || muxA-> ent1= 16 | ent2= 16 | sin_ext=   2 | pc+halt=  14 Bef_ext= 2
# PC=  14 |instru = 1| beqz=0 | m2entr1=  14 | m2ent2=  32 | SelMux2= 0 || muxA-> ent1= 15 | ent2= 32 | sin_ext=   1 | pc+halt=  14 Bef_ext= 1
# PC=  14 |instru = 1| beqz=0 | m2entr1=  15 | m2ent2=  32 | SelMux2= 0 || muxA-> ent1= 16 | ent2= 32 | sin_ext=   1 | pc+halt=  15 Bef_ext= 1
# PC=  15 |instru = 0| beqz=0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2=241 | sin_ext=   0 | pc+halt=  15 Bef_ext= 0
# PC=  15 |instru = 0| beqz=0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || muxA-> ent1= 16 | ent2=241 | sin_ext=   0 | pc+halt=  16 Bef_ext= 0
# PC=  16 |instru = 0| beqz=1 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || muxA-> ent1= 19 | ent2=255 | sin_ext=   3 | pc+halt=  16 Bef_ext= 3
# PC=  16 |instru = 0| beqz=1 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || muxA-> ent1= 20 | ent2=255 | sin_ext=   3 | pc+halt=  17 Bef_ext= 3
# PC=  17 |instru = 0| beqz=0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || muxA-> ent1= 17 | ent2= 17 | sin_ext=   0 | pc+halt=  17 Bef_ext= 0
# PC=  17 |instru = 0| beqz=0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || muxA-> ent1= 18 | ent2= 17 | sin_ext=   0 | pc+halt=  18 Bef_ext= 0
# Compile of testenrisc.v was successful.
restart -f
# Loading work.testenrisc
run -all
# GetModuleFileName: Não foi possível encontrar o módulo especificado.
# 
# 
# PC=   0 |instru = 0| beqz=0 | zero= 1 | m2entr1=   0 | m2ent2=   3 | SelMux2= 0 || muxA-> ent1=  3 | ent2=  0 | sin_ext=   3 | pc+halt=   0 Bef_ext= 3
# PC=   1 |instru = 0| beqz=0 | zero= 1 | m2entr1=   1 | m2ent2=   4 | SelMux2= 0 || muxA-> ent1=  4 | ent2=  0 | sin_ext=   3 | pc+halt=   1 Bef_ext= 3
# PC=   1 |instru = 0| beqz=0 | zero= 1 | m2entr1=   1 | m2ent2=   3 | SelMux2= 0 || muxA-> ent1=  3 | ent2=  0 | sin_ext=   2 | pc+halt=   1 Bef_ext= 2
# PC=   1 |instru = 0| beqz=0 | zero= 1 | m2entr1=   2 | m2ent2=   4 | SelMux2= 0 || muxA-> ent1=  4 | ent2=  0 | sin_ext=   2 | pc+halt=   2 Bef_ext= 2
# PC=   2 |instru = 0| beqz=0 | zero= 1 | m2entr1=   2 | m2ent2=   2 | SelMux2= 0 || muxA-> ent1=  2 | ent2=  0 | sin_ext=   0 | pc+halt=   2 Bef_ext= 0
# PC=   2 |instru = 0| beqz=0 | zero= 1 | m2entr1=   3 | m2ent2=   3 | SelMux2= 0 || muxA-> ent1=  3 | ent2=  0 | sin_ext=   0 | pc+halt=   3 Bef_ext= 0
# PC=   3 |instru = 0| beqz=0 | zero= 1 | m2entr1=   3 | m2ent2=   4 | SelMux2= 0 || muxA-> ent1=  4 | ent2=  0 | sin_ext=   1 | pc+halt=   3 Bef_ext= 1
# PC=   3 |instru = 0| beqz=0 | zero= 1 | m2entr1=   4 | m2ent2=   5 | SelMux2= 0 || muxA-> ent1=  5 | ent2=  0 | sin_ext=   1 | pc+halt=   4 Bef_ext= 1
# PC=   4 |instru = 1| beqz=0 | zero= 0 | m2entr1=   4 | m2ent2=   0 | SelMux2= 0 || muxA-> ent1=  5 | ent2=  0 | sin_ext=   1 | pc+halt=   4 Bef_ext= 1
# PC=   4 |instru = 1| beqz=0 | zero= 0 | m2entr1=   5 | m2ent2=   0 | SelMux2= 0 || muxA-> ent1=  6 | ent2=  0 | sin_ext=   1 | pc+halt=   5 Bef_ext= 1
# PC=   5 |instru = 1| beqz=0 | zero= 1 | m2entr1=   5 | m2ent2=   1 | SelMux2= 0 || muxA-> ent1=  5 | ent2=  1 | sin_ext=   0 | pc+halt=   5 Bef_ext= 0
# PC=   5 |instru = 1| beqz=0 | zero= 1 | m2entr1=   6 | m2ent2=   1 | SelMux2= 0 || muxA-> ent1=  6 | ent2=  1 | sin_ext=   0 | pc+halt=   6 Bef_ext= 0
# PC=   6 |instru = 0| beqz=0 | zero= 0 | m2entr1=   6 | m2ent2=   2 | SelMux2= 0 || muxA-> ent1=  2 | ent2=  0 | sin_ext= 252 | pc+halt=   6 Bef_ext= 4
# PC=   6 |instru = 0| beqz=0 | zero= 0 | m2entr1=   7 | m2ent2=   3 | SelMux2= 0 || muxA-> ent1=  3 | ent2=  0 | sin_ext= 252 | pc+halt=   7 Bef_ext= 4
# PC=   7 |instru = 1| beqz=0 | zero= 0 | m2entr1=   7 | m2ent2=   6 | SelMux2= 0 || muxA-> ent1= 10 | ent2=  6 | sin_ext=   3 | pc+halt=   7 Bef_ext= 3
# PC=   7 |instru = 1| beqz=0 | zero= 0 | m2entr1=   8 | m2ent2=   6 | SelMux2= 0 || muxA-> ent1= 11 | ent2=  6 | sin_ext=   3 | pc+halt=   8 Bef_ext= 3
# PC=   8 |instru = 1| beqz=0 | zero= 0 | m2entr1=   8 | m2ent2=   0 | SelMux2= 0 || muxA-> ent1=  9 | ent2=  0 | sin_ext=   1 | pc+halt=   8 Bef_ext= 1
# PC=   8 |instru = 1| beqz=0 | zero= 0 | m2entr1=   9 | m2ent2=   0 | SelMux2= 0 || muxA-> ent1= 10 | ent2=  0 | sin_ext=   1 | pc+halt=   9 Bef_ext= 1
# PC=   9 |instru = 0| beqz=0 | zero= 1 | m2entr1=   9 | m2ent2=  12 | SelMux2= 0 || muxA-> ent1= 12 | ent2=  9 | sin_ext=   3 | pc+halt=   9 Bef_ext= 3
# PC=   9 |instru = 0| beqz=0 | zero= 1 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || muxA-> ent1= 13 | ent2=  9 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext=   3 | pc+halt=  11 Bef_ext= 3
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || muxA-> ent1= 11 | ent2=  1 | sin_ext=   0 | pc+halt=  11 Bef_ext= 0
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || muxA-> ent1= 12 | ent2=  1 | sin_ext=   0 | pc+halt=  12 Bef_ext= 0
# PC=  12 |instru = 0| beqz=0 | zero= 1 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || muxA-> ent1= 14 | ent2=  1 | sin_ext=   2 | pc+halt=  12 Bef_ext= 2
# PC=  12 |instru = 0| beqz=0 | zero= 1 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2=  1 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=   0 | SelMux2= 0 || muxA-> ent1= 15 | ent2=  0 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=   0 | SelMux2= 0 || muxA-> ent1= 16 | ent2=  0 | sin_ext=   2 | pc+halt=  14 Bef_ext= 2
# PC=  14 |instru = 1| beqz=0 | zero= 1 | m2entr1=  14 | m2ent2=   0 | SelMux2= 0 || muxA-> ent1= 15 | ent2=  0 | sin_ext=   1 | pc+halt=  14 Bef_ext= 1
# PC=  14 |instru = 1| beqz=0 | zero= 1 | m2entr1=  15 | m2ent2=   0 | SelMux2= 0 || muxA-> ent1= 16 | ent2=  0 | sin_ext=   1 | pc+halt=  15 Bef_ext= 1
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2=  1 | sin_ext=   0 | pc+halt=  15 Bef_ext= 0
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || muxA-> ent1= 16 | ent2=  1 | sin_ext=   0 | pc+halt=  16 Bef_ext= 0
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || muxA-> ent1= 19 | ent2=255 | sin_ext=   3 | pc+halt=  16 Bef_ext= 3
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || muxA-> ent1= 20 | ent2=255 | sin_ext=   3 | pc+halt=  17 Bef_ext= 3
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || muxA-> ent1= 17 | ent2=  1 | sin_ext=   0 | pc+halt=  17 Bef_ext= 0
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || muxA-> ent1= 18 | ent2=  1 | sin_ext=   0 | pc+halt=  18 Bef_ext= 0
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext= 252 | pc+halt=  18 Bef_ext= 4
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2=  0 | sin_ext= 252 | pc+halt=  19 Bef_ext= 4
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || muxA-> ent1= 21 | ent2=  9 | sin_ext=   2 | pc+halt=  19 Bef_ext= 2
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || muxA-> ent1= 22 | ent2=  9 | sin_ext=   2 | pc+halt=  20 Bef_ext= 2
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || muxA-> ent1= 23 | ent2=  0 | sin_ext=   3 | pc+halt=  20 Bef_ext= 3
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext=   3 | pc+halt=  11 Bef_ext= 3
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || muxA-> ent1= 11 | ent2=  1 | sin_ext=   0 | pc+halt=  11 Bef_ext= 0
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || muxA-> ent1= 12 | ent2=  1 | sin_ext=   0 | pc+halt=  12 Bef_ext= 0
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || muxA-> ent1= 14 | ent2=  2 | sin_ext=   2 | pc+halt=  12 Bef_ext= 2
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2=  2 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=   1 | SelMux2= 0 || muxA-> ent1= 15 | ent2=  1 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=   1 | SelMux2= 0 || muxA-> ent1= 16 | ent2=  1 | sin_ext=   2 | pc+halt=  14 Bef_ext= 2
# PC=  14 |instru = 1| beqz=0 | zero= 1 | m2entr1=  14 | m2ent2=   1 | SelMux2= 0 || muxA-> ent1= 15 | ent2=  1 | sin_ext=   1 | pc+halt=  14 Bef_ext= 1
# PC=  14 |instru = 1| beqz=0 | zero= 1 | m2entr1=  15 | m2ent2=   1 | SelMux2= 0 || muxA-> ent1= 16 | ent2=  1 | sin_ext=   1 | pc+halt=  15 Bef_ext= 1
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2=  1 | sin_ext=   0 | pc+halt=  15 Bef_ext= 0
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || muxA-> ent1= 16 | ent2=  1 | sin_ext=   0 | pc+halt=  16 Bef_ext= 0
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || muxA-> ent1= 19 | ent2=255 | sin_ext=   3 | pc+halt=  16 Bef_ext= 3
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || muxA-> ent1= 20 | ent2=255 | sin_ext=   3 | pc+halt=  17 Bef_ext= 3
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || muxA-> ent1= 17 | ent2=  2 | sin_ext=   0 | pc+halt=  17 Bef_ext= 0
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || muxA-> ent1= 18 | ent2=  2 | sin_ext=   0 | pc+halt=  18 Bef_ext= 0
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext= 252 | pc+halt=  18 Bef_ext= 4
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2=  0 | sin_ext= 252 | pc+halt=  19 Bef_ext= 4
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || muxA-> ent1= 21 | ent2=  9 | sin_ext=   2 | pc+halt=  19 Bef_ext= 2
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || muxA-> ent1= 22 | ent2=  9 | sin_ext=   2 | pc+halt=  20 Bef_ext= 2
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || muxA-> ent1= 23 | ent2=  0 | sin_ext=   3 | pc+halt=  20 Bef_ext= 3
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext=   3 | pc+halt=  11 Bef_ext= 3
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || muxA-> ent1= 11 | ent2=  2 | sin_ext=   0 | pc+halt=  11 Bef_ext= 0
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || muxA-> ent1= 12 | ent2=  2 | sin_ext=   0 | pc+halt=  12 Bef_ext= 0
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || muxA-> ent1= 14 | ent2=  5 | sin_ext=   2 | pc+halt=  12 Bef_ext= 2
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2=  5 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=   4 | SelMux2= 0 || muxA-> ent1= 15 | ent2=  4 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=   4 | SelMux2= 0 || muxA-> ent1= 16 | ent2=  4 | sin_ext=   2 | pc+halt=  14 Bef_ext= 2
# PC=  14 |instru = 1| beqz=0 | zero= 1 | m2entr1=  14 | m2ent2=   3 | SelMux2= 0 || muxA-> ent1= 15 | ent2=  3 | sin_ext=   1 | pc+halt=  14 Bef_ext= 1
# PC=  14 |instru = 1| beqz=0 | zero= 1 | m2entr1=  15 | m2ent2=   3 | SelMux2= 0 || muxA-> ent1= 16 | ent2=  3 | sin_ext=   1 | pc+halt=  15 Bef_ext= 1
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2=  2 | sin_ext=   0 | pc+halt=  15 Bef_ext= 0
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || muxA-> ent1= 16 | ent2=  2 | sin_ext=   0 | pc+halt=  16 Bef_ext= 0
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || muxA-> ent1= 19 | ent2=255 | sin_ext=   3 | pc+halt=  16 Bef_ext= 3
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || muxA-> ent1= 20 | ent2=255 | sin_ext=   3 | pc+halt=  17 Bef_ext= 3
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || muxA-> ent1= 17 | ent2=  5 | sin_ext=   0 | pc+halt=  17 Bef_ext= 0
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || muxA-> ent1= 18 | ent2=  5 | sin_ext=   0 | pc+halt=  18 Bef_ext= 0
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext= 252 | pc+halt=  18 Bef_ext= 4
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2=  0 | sin_ext= 252 | pc+halt=  19 Bef_ext= 4
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || muxA-> ent1= 21 | ent2=  9 | sin_ext=   2 | pc+halt=  19 Bef_ext= 2
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || muxA-> ent1= 22 | ent2=  9 | sin_ext=   2 | pc+halt=  20 Bef_ext= 2
# PC=  20 |instru = 0| beqz=0 | zero= 1 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || muxA-> ent1= 23 | ent2=  0 | sin_ext=   3 | pc+halt=  20 Bef_ext= 3
# PC=  20 |instru = 0| beqz=0 | zero= 1 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext=   3 | pc+halt=  11 Bef_ext= 3
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || muxA-> ent1= 11 | ent2=  5 | sin_ext=   0 | pc+halt=  11 Bef_ext= 0
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || muxA-> ent1= 12 | ent2=  5 | sin_ext=   0 | pc+halt=  12 Bef_ext= 0
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || muxA-> ent1= 14 | ent2= 13 | sin_ext=   2 | pc+halt=  12 Bef_ext= 2
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2= 13 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  12 | SelMux2= 0 || muxA-> ent1= 15 | ent2= 12 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  12 | SelMux2= 0 || muxA-> ent1= 16 | ent2= 12 | sin_ext=   2 | pc+halt=  14 Bef_ext= 2
# PC=  14 |instru = 1| beqz=0 | zero= 1 | m2entr1=  14 | m2ent2=   8 | SelMux2= 0 || muxA-> ent1= 15 | ent2=  8 | sin_ext=   1 | pc+halt=  14 Bef_ext= 1
# PC=  14 |instru = 1| beqz=0 | zero= 1 | m2entr1=  15 | m2ent2=   8 | SelMux2= 0 || muxA-> ent1= 16 | ent2=  8 | sin_ext=   1 | pc+halt=  15 Bef_ext= 1
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2=  5 | sin_ext=   0 | pc+halt=  15 Bef_ext= 0
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || muxA-> ent1= 16 | ent2=  5 | sin_ext=   0 | pc+halt=  16 Bef_ext= 0
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || muxA-> ent1= 19 | ent2=255 | sin_ext=   3 | pc+halt=  16 Bef_ext= 3
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || muxA-> ent1= 20 | ent2=255 | sin_ext=   3 | pc+halt=  17 Bef_ext= 3
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || muxA-> ent1= 17 | ent2= 13 | sin_ext=   0 | pc+halt=  17 Bef_ext= 0
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || muxA-> ent1= 18 | ent2= 13 | sin_ext=   0 | pc+halt=  18 Bef_ext= 0
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext= 252 | pc+halt=  18 Bef_ext= 4
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2=  0 | sin_ext= 252 | pc+halt=  19 Bef_ext= 4
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || muxA-> ent1= 21 | ent2=  9 | sin_ext=   2 | pc+halt=  19 Bef_ext= 2
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || muxA-> ent1= 22 | ent2=  9 | sin_ext=   2 | pc+halt=  20 Bef_ext= 2
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || muxA-> ent1= 23 | ent2=  0 | sin_ext=   3 | pc+halt=  20 Bef_ext= 3
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext=   3 | pc+halt=  11 Bef_ext= 3
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || muxA-> ent1= 11 | ent2= 13 | sin_ext=   0 | pc+halt=  11 Bef_ext= 0
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || muxA-> ent1= 12 | ent2= 13 | sin_ext=   0 | pc+halt=  12 Bef_ext= 0
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || muxA-> ent1= 14 | ent2= 34 | sin_ext=   2 | pc+halt=  12 Bef_ext= 2
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2= 34 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  33 | SelMux2= 0 || muxA-> ent1= 15 | ent2= 33 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  33 | SelMux2= 0 || muxA-> ent1= 16 | ent2= 33 | sin_ext=   2 | pc+halt=  14 Bef_ext= 2
# PC=  14 |instru = 1| beqz=0 | zero= 1 | m2entr1=  14 | m2ent2=  21 | SelMux2= 0 || muxA-> ent1= 15 | ent2= 21 | sin_ext=   1 | pc+halt=  14 Bef_ext= 1
# PC=  14 |instru = 1| beqz=0 | zero= 1 | m2entr1=  15 | m2ent2=  21 | SelMux2= 0 || muxA-> ent1= 16 | ent2= 21 | sin_ext=   1 | pc+halt=  15 Bef_ext= 1
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2= 13 | sin_ext=   0 | pc+halt=  15 Bef_ext= 0
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || muxA-> ent1= 16 | ent2= 13 | sin_ext=   0 | pc+halt=  16 Bef_ext= 0
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || muxA-> ent1= 19 | ent2=255 | sin_ext=   3 | pc+halt=  16 Bef_ext= 3
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || muxA-> ent1= 20 | ent2=255 | sin_ext=   3 | pc+halt=  17 Bef_ext= 3
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || muxA-> ent1= 17 | ent2= 34 | sin_ext=   0 | pc+halt=  17 Bef_ext= 0
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || muxA-> ent1= 18 | ent2= 34 | sin_ext=   0 | pc+halt=  18 Bef_ext= 0
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext= 252 | pc+halt=  18 Bef_ext= 4
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2=  0 | sin_ext= 252 | pc+halt=  19 Bef_ext= 4
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || muxA-> ent1= 21 | ent2=  9 | sin_ext=   2 | pc+halt=  19 Bef_ext= 2
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || muxA-> ent1= 22 | ent2=  9 | sin_ext=   2 | pc+halt=  20 Bef_ext= 2
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || muxA-> ent1= 23 | ent2=  0 | sin_ext=   3 | pc+halt=  20 Bef_ext= 3
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext=   3 | pc+halt=  11 Bef_ext= 3
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || muxA-> ent1= 11 | ent2= 34 | sin_ext=   0 | pc+halt=  11 Bef_ext= 0
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || muxA-> ent1= 12 | ent2= 34 | sin_ext=   0 | pc+halt=  12 Bef_ext= 0
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || muxA-> ent1= 14 | ent2= 89 | sin_ext=   2 | pc+halt=  12 Bef_ext= 2
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2= 89 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  88 | SelMux2= 0 || muxA-> ent1= 15 | ent2= 88 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  88 | SelMux2= 0 || muxA-> ent1= 16 | ent2= 88 | sin_ext=   2 | pc+halt=  14 Bef_ext= 2
# PC=  14 |instru = 1| beqz=0 | zero= 1 | m2entr1=  14 | m2ent2=  55 | SelMux2= 0 || muxA-> ent1= 15 | ent2= 55 | sin_ext=   1 | pc+halt=  14 Bef_ext= 1
# PC=  14 |instru = 1| beqz=0 | zero= 1 | m2entr1=  15 | m2ent2=  55 | SelMux2= 0 || muxA-> ent1= 16 | ent2= 55 | sin_ext=   1 | pc+halt=  15 Bef_ext= 1
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2= 34 | sin_ext=   0 | pc+halt=  15 Bef_ext= 0
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || muxA-> ent1= 16 | ent2= 34 | sin_ext=   0 | pc+halt=  16 Bef_ext= 0
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || muxA-> ent1= 19 | ent2=255 | sin_ext=   3 | pc+halt=  16 Bef_ext= 3
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || muxA-> ent1= 20 | ent2=255 | sin_ext=   3 | pc+halt=  17 Bef_ext= 3
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || muxA-> ent1= 17 | ent2= 89 | sin_ext=   0 | pc+halt=  17 Bef_ext= 0
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || muxA-> ent1= 18 | ent2= 89 | sin_ext=   0 | pc+halt=  18 Bef_ext= 0
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext= 252 | pc+halt=  18 Bef_ext= 4
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2=  0 | sin_ext= 252 | pc+halt=  19 Bef_ext= 4
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || muxA-> ent1= 21 | ent2=  9 | sin_ext=   2 | pc+halt=  19 Bef_ext= 2
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || muxA-> ent1= 22 | ent2=  9 | sin_ext=   2 | pc+halt=  20 Bef_ext= 2
# PC=  20 |instru = 0| beqz=0 | zero= 1 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || muxA-> ent1= 23 | ent2=  0 | sin_ext=   3 | pc+halt=  20 Bef_ext= 3
# PC=  20 |instru = 0| beqz=0 | zero= 1 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext=   3 | pc+halt=  11 Bef_ext= 3
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || muxA-> ent1= 11 | ent2= 89 | sin_ext=   0 | pc+halt=  11 Bef_ext= 0
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || muxA-> ent1= 12 | ent2= 89 | sin_ext=   0 | pc+halt=  12 Bef_ext= 0
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || muxA-> ent1= 14 | ent2=233 | sin_ext=   2 | pc+halt=  12 Bef_ext= 2
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2=233 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2= 232 | SelMux2= 0 || muxA-> ent1= 15 | ent2=232 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2= 232 | SelMux2= 0 || muxA-> ent1= 16 | ent2=232 | sin_ext=   2 | pc+halt=  14 Bef_ext= 2
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2= 144 | SelMux2= 0 || muxA-> ent1= 15 | ent2=144 | sin_ext=   1 | pc+halt=  14 Bef_ext= 1
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2= 144 | SelMux2= 0 || muxA-> ent1= 16 | ent2=144 | sin_ext=   1 | pc+halt=  15 Bef_ext= 1
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2= 89 | sin_ext=   0 | pc+halt=  15 Bef_ext= 0
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || muxA-> ent1= 16 | ent2= 89 | sin_ext=   0 | pc+halt=  16 Bef_ext= 0
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || muxA-> ent1= 19 | ent2=255 | sin_ext=   3 | pc+halt=  16 Bef_ext= 3
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || muxA-> ent1= 20 | ent2=255 | sin_ext=   3 | pc+halt=  17 Bef_ext= 3
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || muxA-> ent1= 17 | ent2=233 | sin_ext=   0 | pc+halt=  17 Bef_ext= 0
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || muxA-> ent1= 18 | ent2=233 | sin_ext=   0 | pc+halt=  18 Bef_ext= 0
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext= 252 | pc+halt=  18 Bef_ext= 4
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2=  0 | sin_ext= 252 | pc+halt=  19 Bef_ext= 4
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || muxA-> ent1= 21 | ent2=  9 | sin_ext=   2 | pc+halt=  19 Bef_ext= 2
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || muxA-> ent1= 22 | ent2=  9 | sin_ext=   2 | pc+halt=  20 Bef_ext= 2
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || muxA-> ent1= 23 | ent2=  0 | sin_ext=   3 | pc+halt=  20 Bef_ext= 3
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext=   3 | pc+halt=  11 Bef_ext= 3
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || muxA-> ent1= 11 | ent2=233 | sin_ext=   0 | pc+halt=  11 Bef_ext= 0
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || muxA-> ent1= 12 | ent2=233 | sin_ext=   0 | pc+halt=  12 Bef_ext= 0
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || muxA-> ent1= 14 | ent2= 98 | sin_ext=   2 | pc+halt=  12 Bef_ext= 2
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2= 98 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  97 | SelMux2= 0 || muxA-> ent1= 15 | ent2= 97 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  97 | SelMux2= 0 || muxA-> ent1= 16 | ent2= 97 | sin_ext=   2 | pc+halt=  14 Bef_ext= 2
# PC=  14 |instru = 1| beqz=0 | zero= 1 | m2entr1=  14 | m2ent2= 121 | SelMux2= 0 || muxA-> ent1= 15 | ent2=121 | sin_ext=   1 | pc+halt=  14 Bef_ext= 1
# PC=  14 |instru = 1| beqz=0 | zero= 1 | m2entr1=  15 | m2ent2= 121 | SelMux2= 0 || muxA-> ent1= 16 | ent2=121 | sin_ext=   1 | pc+halt=  15 Bef_ext= 1
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2=233 | sin_ext=   0 | pc+halt=  15 Bef_ext= 0
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || muxA-> ent1= 16 | ent2=233 | sin_ext=   0 | pc+halt=  16 Bef_ext= 0
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || muxA-> ent1= 19 | ent2=255 | sin_ext=   3 | pc+halt=  16 Bef_ext= 3
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || muxA-> ent1= 20 | ent2=255 | sin_ext=   3 | pc+halt=  17 Bef_ext= 3
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || muxA-> ent1= 17 | ent2= 98 | sin_ext=   0 | pc+halt=  17 Bef_ext= 0
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || muxA-> ent1= 18 | ent2= 98 | sin_ext=   0 | pc+halt=  18 Bef_ext= 0
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext= 252 | pc+halt=  18 Bef_ext= 4
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2=  0 | sin_ext= 252 | pc+halt=  19 Bef_ext= 4
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || muxA-> ent1= 21 | ent2=  9 | sin_ext=   2 | pc+halt=  19 Bef_ext= 2
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || muxA-> ent1= 22 | ent2=  9 | sin_ext=   2 | pc+halt=  20 Bef_ext= 2
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || muxA-> ent1= 23 | ent2=  0 | sin_ext=   3 | pc+halt=  20 Bef_ext= 3
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext=   3 | pc+halt=  11 Bef_ext= 3
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || muxA-> ent1= 11 | ent2= 98 | sin_ext=   0 | pc+halt=  11 Bef_ext= 0
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || muxA-> ent1= 12 | ent2= 98 | sin_ext=   0 | pc+halt=  12 Bef_ext= 0
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || muxA-> ent1= 14 | ent2= 61 | sin_ext=   2 | pc+halt=  12 Bef_ext= 2
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2= 61 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  60 | SelMux2= 0 || muxA-> ent1= 15 | ent2= 60 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  60 | SelMux2= 0 || muxA-> ent1= 16 | ent2= 60 | sin_ext=   2 | pc+halt=  14 Bef_ext= 2
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2= 219 | SelMux2= 0 || muxA-> ent1= 15 | ent2=219 | sin_ext=   1 | pc+halt=  14 Bef_ext= 1
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2= 219 | SelMux2= 0 || muxA-> ent1= 16 | ent2=219 | sin_ext=   1 | pc+halt=  15 Bef_ext= 1
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2= 98 | sin_ext=   0 | pc+halt=  15 Bef_ext= 0
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || muxA-> ent1= 16 | ent2= 98 | sin_ext=   0 | pc+halt=  16 Bef_ext= 0
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || muxA-> ent1= 19 | ent2=255 | sin_ext=   3 | pc+halt=  16 Bef_ext= 3
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || muxA-> ent1= 20 | ent2=255 | sin_ext=   3 | pc+halt=  17 Bef_ext= 3
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || muxA-> ent1= 17 | ent2= 61 | sin_ext=   0 | pc+halt=  17 Bef_ext= 0
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || muxA-> ent1= 18 | ent2= 61 | sin_ext=   0 | pc+halt=  18 Bef_ext= 0
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext= 252 | pc+halt=  18 Bef_ext= 4
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2=  0 | sin_ext= 252 | pc+halt=  19 Bef_ext= 4
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || muxA-> ent1= 21 | ent2=  9 | sin_ext=   2 | pc+halt=  19 Bef_ext= 2
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || muxA-> ent1= 22 | ent2=  9 | sin_ext=   2 | pc+halt=  20 Bef_ext= 2
# PC=  20 |instru = 0| beqz=0 | zero= 1 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || muxA-> ent1= 23 | ent2=  0 | sin_ext=   3 | pc+halt=  20 Bef_ext= 3
# PC=  20 |instru = 0| beqz=0 | zero= 1 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext=   3 | pc+halt=  11 Bef_ext= 3
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || muxA-> ent1= 11 | ent2= 61 | sin_ext=   0 | pc+halt=  11 Bef_ext= 0
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || muxA-> ent1= 12 | ent2= 61 | sin_ext=   0 | pc+halt=  12 Bef_ext= 0
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || muxA-> ent1= 14 | ent2= 85 | sin_ext=   2 | pc+halt=  12 Bef_ext= 2
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2= 85 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  84 | SelMux2= 0 || muxA-> ent1= 15 | ent2= 84 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  84 | SelMux2= 0 || muxA-> ent1= 16 | ent2= 84 | sin_ext=   2 | pc+halt=  14 Bef_ext= 2
# PC=  14 |instru = 1| beqz=0 | zero= 1 | m2entr1=  14 | m2ent2=  24 | SelMux2= 0 || muxA-> ent1= 15 | ent2= 24 | sin_ext=   1 | pc+halt=  14 Bef_ext= 1
# PC=  14 |instru = 1| beqz=0 | zero= 1 | m2entr1=  15 | m2ent2=  24 | SelMux2= 0 || muxA-> ent1= 16 | ent2= 24 | sin_ext=   1 | pc+halt=  15 Bef_ext= 1
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2= 61 | sin_ext=   0 | pc+halt=  15 Bef_ext= 0
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || muxA-> ent1= 16 | ent2= 61 | sin_ext=   0 | pc+halt=  16 Bef_ext= 0
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || muxA-> ent1= 19 | ent2=255 | sin_ext=   3 | pc+halt=  16 Bef_ext= 3
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || muxA-> ent1= 20 | ent2=255 | sin_ext=   3 | pc+halt=  17 Bef_ext= 3
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || muxA-> ent1= 17 | ent2= 85 | sin_ext=   0 | pc+halt=  17 Bef_ext= 0
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || muxA-> ent1= 18 | ent2= 85 | sin_ext=   0 | pc+halt=  18 Bef_ext= 0
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext= 252 | pc+halt=  18 Bef_ext= 4
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2=  0 | sin_ext= 252 | pc+halt=  19 Bef_ext= 4
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || muxA-> ent1= 21 | ent2=  9 | sin_ext=   2 | pc+halt=  19 Bef_ext= 2
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || muxA-> ent1= 22 | ent2=  9 | sin_ext=   2 | pc+halt=  20 Bef_ext= 2
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || muxA-> ent1= 23 | ent2=  0 | sin_ext=   3 | pc+halt=  20 Bef_ext= 3
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext=   3 | pc+halt=  11 Bef_ext= 3
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || muxA-> ent1= 11 | ent2= 85 | sin_ext=   0 | pc+halt=  11 Bef_ext= 0
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || muxA-> ent1= 12 | ent2= 85 | sin_ext=   0 | pc+halt=  12 Bef_ext= 0
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || muxA-> ent1= 14 | ent2=194 | sin_ext=   2 | pc+halt=  12 Bef_ext= 2
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2=194 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2= 193 | SelMux2= 0 || muxA-> ent1= 15 | ent2=193 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2= 193 | SelMux2= 0 || muxA-> ent1= 16 | ent2=193 | sin_ext=   2 | pc+halt=  14 Bef_ext= 2
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2= 109 | SelMux2= 0 || muxA-> ent1= 15 | ent2=109 | sin_ext=   1 | pc+halt=  14 Bef_ext= 1
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2= 109 | SelMux2= 0 || muxA-> ent1= 16 | ent2=109 | sin_ext=   1 | pc+halt=  15 Bef_ext= 1
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2= 85 | sin_ext=   0 | pc+halt=  15 Bef_ext= 0
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || muxA-> ent1= 16 | ent2= 85 | sin_ext=   0 | pc+halt=  16 Bef_ext= 0
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || muxA-> ent1= 19 | ent2=255 | sin_ext=   3 | pc+halt=  16 Bef_ext= 3
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || muxA-> ent1= 20 | ent2=255 | sin_ext=   3 | pc+halt=  17 Bef_ext= 3
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || muxA-> ent1= 17 | ent2=194 | sin_ext=   0 | pc+halt=  17 Bef_ext= 0
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || muxA-> ent1= 18 | ent2=194 | sin_ext=   0 | pc+halt=  18 Bef_ext= 0
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext= 252 | pc+halt=  18 Bef_ext= 4
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2=  0 | sin_ext= 252 | pc+halt=  19 Bef_ext= 4
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || muxA-> ent1= 21 | ent2=  9 | sin_ext=   2 | pc+halt=  19 Bef_ext= 2
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || muxA-> ent1= 22 | ent2=  9 | sin_ext=   2 | pc+halt=  20 Bef_ext= 2
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || muxA-> ent1= 23 | ent2=  0 | sin_ext=   3 | pc+halt=  20 Bef_ext= 3
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext=   3 | pc+halt=  11 Bef_ext= 3
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || muxA-> ent1= 11 | ent2=194 | sin_ext=   0 | pc+halt=  11 Bef_ext= 0
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || muxA-> ent1= 12 | ent2=194 | sin_ext=   0 | pc+halt=  12 Bef_ext= 0
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || muxA-> ent1= 14 | ent2=241 | sin_ext=   2 | pc+halt=  12 Bef_ext= 2
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2=241 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2= 240 | SelMux2= 0 || muxA-> ent1= 15 | ent2=240 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2= 240 | SelMux2= 0 || muxA-> ent1= 16 | ent2=240 | sin_ext=   2 | pc+halt=  14 Bef_ext= 2
# PC=  14 |instru = 1| beqz=0 | zero= 1 | m2entr1=  14 | m2ent2=  47 | SelMux2= 0 || muxA-> ent1= 15 | ent2= 47 | sin_ext=   1 | pc+halt=  14 Bef_ext= 1
# PC=  14 |instru = 1| beqz=0 | zero= 1 | m2entr1=  15 | m2ent2=  47 | SelMux2= 0 || muxA-> ent1= 16 | ent2= 47 | sin_ext=   1 | pc+halt=  15 Bef_ext= 1
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2=194 | sin_ext=   0 | pc+halt=  15 Bef_ext= 0
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || muxA-> ent1= 16 | ent2=194 | sin_ext=   0 | pc+halt=  16 Bef_ext= 0
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || muxA-> ent1= 19 | ent2=255 | sin_ext=   3 | pc+halt=  16 Bef_ext= 3
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || muxA-> ent1= 20 | ent2=255 | sin_ext=   3 | pc+halt=  17 Bef_ext= 3
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || muxA-> ent1= 17 | ent2=241 | sin_ext=   0 | pc+halt=  17 Bef_ext= 0
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || muxA-> ent1= 18 | ent2=241 | sin_ext=   0 | pc+halt=  18 Bef_ext= 0
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext= 252 | pc+halt=  18 Bef_ext= 4
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2=  0 | sin_ext= 252 | pc+halt=  19 Bef_ext= 4
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || muxA-> ent1= 21 | ent2=  9 | sin_ext=   2 | pc+halt=  19 Bef_ext= 2
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || muxA-> ent1= 22 | ent2=  9 | sin_ext=   2 | pc+halt=  20 Bef_ext= 2
# PC=  20 |instru = 0| beqz=0 | zero= 1 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || muxA-> ent1= 23 | ent2=  0 | sin_ext=   3 | pc+halt=  20 Bef_ext= 3
# PC=  20 |instru = 0| beqz=0 | zero= 1 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || muxA-> ent1= 13 | ent2=  0 | sin_ext=   3 | pc+halt=  10 Bef_ext= 3
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || muxA-> ent1= 14 | ent2=  0 | sin_ext=   3 | pc+halt=  11 Bef_ext= 3
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || muxA-> ent1= 11 | ent2=241 | sin_ext=   0 | pc+halt=  11 Bef_ext= 0
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || muxA-> ent1= 12 | ent2=241 | sin_ext=   0 | pc+halt=  12 Bef_ext= 0
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || muxA-> ent1= 14 | ent2= 17 | sin_ext=   2 | pc+halt=  12 Bef_ext= 2
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2= 17 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  16 | SelMux2= 0 || muxA-> ent1= 15 | ent2= 16 | sin_ext=   2 | pc+halt=  13 Bef_ext= 2
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  16 | SelMux2= 0 || muxA-> ent1= 16 | ent2= 16 | sin_ext=   2 | pc+halt=  14 Bef_ext= 2
# PC=  14 |instru = 1| beqz=0 | zero= 1 | m2entr1=  14 | m2ent2=  32 | SelMux2= 0 || muxA-> ent1= 15 | ent2= 32 | sin_ext=   1 | pc+halt=  14 Bef_ext= 1
# PC=  14 |instru = 1| beqz=0 | zero= 1 | m2entr1=  15 | m2ent2=  32 | SelMux2= 0 || muxA-> ent1= 16 | ent2= 32 | sin_ext=   1 | pc+halt=  15 Bef_ext= 1
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || muxA-> ent1= 15 | ent2=241 | sin_ext=   0 | pc+halt=  15 Bef_ext= 0
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || muxA-> ent1= 16 | ent2=241 | sin_ext=   0 | pc+halt=  16 Bef_ext= 0
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || muxA-> ent1= 19 | ent2=255 | sin_ext=   3 | pc+halt=  16 Bef_ext= 3
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || muxA-> ent1= 20 | ent2=255 | sin_ext=   3 | pc+halt=  17 Bef_ext= 3
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || muxA-> ent1= 17 | ent2= 17 | sin_ext=   0 | pc+halt=  17 Bef_ext= 0
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || muxA-> ent1= 18 | ent2= 17 | sin_ext=   0 | pc+halt=  18 Bef_ext= 0
# Compile of testenrisc.v was successful.
restart -f
# Loading work.testenrisc
run -all
# GetModuleFileName: Não foi possível encontrar o módulo especificado.
# 
# 
# PC=   0 |instru = 0| beqz=0 | zero= 1 | m2entr1=   0 | m2ent2=   3 | SelMux2= 0 || reg1=   3 | reg2 =  0 | reg3=   3   03  0  0  0
# PC=   1 |instru = 0| beqz=0 | zero= 1 | m2entr1=   1 | m2ent2=   4 | SelMux2= 0 || reg1=   4 | reg2 =  0 | reg3=   3   13  0  0  0
# PC=   1 |instru = 0| beqz=0 | zero= 1 | m2entr1=   1 | m2ent2=   3 | SelMux2= 0 || reg1=   3 | reg2 =  0 | reg3=   2   12  0  0  0
# PC=   1 |instru = 0| beqz=0 | zero= 1 | m2entr1=   2 | m2ent2=   4 | SelMux2= 0 || reg1=   4 | reg2 =  0 | reg3=   2   22  0  0  0
# PC=   2 |instru = 0| beqz=0 | zero= 1 | m2entr1=   2 | m2ent2=   2 | SelMux2= 0 || reg1=   2 | reg2 =  0 | reg3=   0   20  0  0  0
# PC=   2 |instru = 0| beqz=0 | zero= 1 | m2entr1=   3 | m2ent2=   3 | SelMux2= 0 || reg1=   3 | reg2 =  0 | reg3=   0   30  0  0  0
# PC=   3 |instru = 0| beqz=0 | zero= 1 | m2entr1=   3 | m2ent2=   4 | SelMux2= 0 || reg1=   4 | reg2 =  0 | reg3=   1   31  0  0  0
# PC=   3 |instru = 0| beqz=0 | zero= 1 | m2entr1=   4 | m2ent2=   5 | SelMux2= 0 || reg1=   5 | reg2 =  0 | reg3=   1   41  0  0  0
# PC=   4 |instru = 1| beqz=0 | zero= 0 | m2entr1=   4 | m2ent2=   0 | SelMux2= 0 || reg1=   5 | reg2 =  0 | reg3=   1   41  0  0  0
# PC=   4 |instru = 1| beqz=0 | zero= 0 | m2entr1=   5 | m2ent2=   0 | SelMux2= 0 || reg1=   6 | reg2 =  0 | reg3=   1   51  0  0  0
# PC=   5 |instru = 1| beqz=0 | zero= 1 | m2entr1=   5 | m2ent2=   1 | SelMux2= 0 || reg1=   5 | reg2 =  1 | reg3=   0   50  1  0  0
# PC=   5 |instru = 1| beqz=0 | zero= 1 | m2entr1=   6 | m2ent2=   1 | SelMux2= 0 || reg1=   6 | reg2 =  1 | reg3=   0   60  1  0  0
# PC=   6 |instru = 0| beqz=0 | zero= 0 | m2entr1=   6 | m2ent2=   2 | SelMux2= 0 || reg1=   2 | reg2 =  0 | reg3= 252   64  1  0  0
# PC=   6 |instru = 0| beqz=0 | zero= 0 | m2entr1=   7 | m2ent2=   3 | SelMux2= 0 || reg1=   3 | reg2 =  0 | reg3= 252   74  1  0  0
# PC=   7 |instru = 1| beqz=0 | zero= 0 | m2entr1=   7 | m2ent2=   6 | SelMux2= 0 || reg1=  10 | reg2 =  6 | reg3=   3   73  1  0  0
# PC=   7 |instru = 1| beqz=0 | zero= 0 | m2entr1=   8 | m2ent2=   6 | SelMux2= 0 || reg1=  11 | reg2 =  6 | reg3=   3   83  1  0  0
# PC=   8 |instru = 1| beqz=0 | zero= 0 | m2entr1=   8 | m2ent2=   0 | SelMux2= 0 || reg1=   9 | reg2 =  0 | reg3=   1   81  1  0  0
# PC=   8 |instru = 1| beqz=0 | zero= 0 | m2entr1=   9 | m2ent2=   0 | SelMux2= 0 || reg1=  10 | reg2 =  0 | reg3=   1   91  1  0  0
# PC=   9 |instru = 0| beqz=0 | zero= 1 | m2entr1=   9 | m2ent2=  12 | SelMux2= 0 || reg1=  12 | reg2 =  9 | reg3=   3   93  1  0  0
# PC=   9 |instru = 0| beqz=0 | zero= 1 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1=  13 | reg2 =  9 | reg3=   3  103  1  0  0
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1=  13 | reg2 =  0 | reg3=   3  103  1  0  0
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1=  14 | reg2 =  0 | reg3=   3  113  1  0  0
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1=  11 | reg2 =  1 | reg3=   0  110  1  0  0
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1=  12 | reg2 =  1 | reg3=   0  120  1  0  0
# PC=  12 |instru = 0| beqz=0 | zero= 1 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1=  14 | reg2 =  1 | reg3=   2  122  1  0  1
# PC=  12 |instru = 0| beqz=0 | zero= 1 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1=  15 | reg2 =  1 | reg3=   2  132  1  0  1
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=   0 | SelMux2= 0 || reg1=  15 | reg2 =  0 | reg3=   2  132  1  0  0
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=   0 | SelMux2= 0 || reg1=  16 | reg2 =  0 | reg3=   2  142  1  0  0
# PC=  14 |instru = 1| beqz=0 | zero= 1 | m2entr1=  14 | m2ent2=   0 | SelMux2= 0 || reg1=  15 | reg2 =  0 | reg3=   1  141  1  0128
# PC=  14 |instru = 1| beqz=0 | zero= 1 | m2entr1=  15 | m2ent2=   0 | SelMux2= 0 || reg1=  16 | reg2 =  0 | reg3=   1  151  1  0128
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1=  15 | reg2 =  1 | reg3=   0  150  1  0  0
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1=  16 | reg2 =  1 | reg3=   0  160  1  0  0
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1=  19 | reg2 =255 | reg3=   3  163  1  0  0
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1=  20 | reg2 =255 | reg3=   3  173  1  0  0
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1=  17 | reg2 =  1 | reg3=   0  170  1  0  0
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1=  18 | reg2 =  1 | reg3=   0  180  1  0  0
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1=  14 | reg2 =  0 | reg3= 252  184  1  1  0
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1=  15 | reg2 =  0 | reg3= 252  194  1  1  0
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1=  21 | reg2 =  9 | reg3=   2  192  1  1  9
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1=  22 | reg2 =  9 | reg3=   2  202  1  1  9
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1=  23 | reg2 =  0 | reg3=   3  203  1  1  9
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1=  13 | reg2 =  0 | reg3=   3  103  1  1  9
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1=  13 | reg2 =  0 | reg3=   3  103  1  1  9
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1=  14 | reg2 =  0 | reg3=   3  113  1  1  9
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1=  11 | reg2 =  1 | reg3=   0  110  1  1  9
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1=  12 | reg2 =  1 | reg3=   0  120  1  1  9
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1=  14 | reg2 =  2 | reg3=   2  122  1  1  2
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1=  15 | reg2 =  2 | reg3=   2  132  1  1  2
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=   1 | SelMux2= 0 || reg1=  15 | reg2 =  1 | reg3=   2  132  1  1  1
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=   1 | SelMux2= 0 || reg1=  16 | reg2 =  1 | reg3=   2  142  1  1  1
# PC=  14 |instru = 1| beqz=0 | zero= 1 | m2entr1=  14 | m2ent2=   1 | SelMux2= 0 || reg1=  15 | reg2 =  1 | reg3=   1  141  1  1129
# PC=  14 |instru = 1| beqz=0 | zero= 1 | m2entr1=  15 | m2ent2=   1 | SelMux2= 0 || reg1=  16 | reg2 =  1 | reg3=   1  151  1  1129
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1=  15 | reg2 =  1 | reg3=   0  150  1  1  0
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1=  16 | reg2 =  1 | reg3=   0  160  1  1  0
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1=  19 | reg2 =255 | reg3=   3  163  2  1  0
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1=  20 | reg2 =255 | reg3=   3  173  2  1  0
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1=  17 | reg2 =  2 | reg3=   0  170  2  1  0
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1=  18 | reg2 =  2 | reg3=   0  180  2  1  0
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1=  14 | reg2 =  0 | reg3= 252  184  2  3  0
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1=  15 | reg2 =  0 | reg3= 252  194  2  3  0
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1=  21 | reg2 =  9 | reg3=   2  192  2  3  9
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1=  22 | reg2 =  9 | reg3=   2  202  2  3  9
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1=  23 | reg2 =  0 | reg3=   3  203  2  3  9
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1=  13 | reg2 =  0 | reg3=   3  103  2  3  9
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1=  13 | reg2 =  0 | reg3=   3  103  2  3  9
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1=  14 | reg2 =  0 | reg3=   3  113  2  3  9
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1=  11 | reg2 =  2 | reg3=   0  110  2  3  9
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1=  12 | reg2 =  2 | reg3=   0  120  2  3  9
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1=  14 | reg2 =  5 | reg3=   2  122  2  3  5
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1=  15 | reg2 =  5 | reg3=   2  132  2  3  5
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=   4 | SelMux2= 0 || reg1=  15 | reg2 =  4 | reg3=   2  132  2  3  4
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=   4 | SelMux2= 0 || reg1=  16 | reg2 =  4 | reg3=   2  142  2  3  4
# PC=  14 |instru = 1| beqz=0 | zero= 1 | m2entr1=  14 | m2ent2=   3 | SelMux2= 0 || reg1=  15 | reg2 =  3 | reg3=   1  141  2  3132
# PC=  14 |instru = 1| beqz=0 | zero= 1 | m2entr1=  15 | m2ent2=   3 | SelMux2= 0 || reg1=  16 | reg2 =  3 | reg3=   1  151  2  3132
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1=  15 | reg2 =  2 | reg3=   0  150  2  3  0
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1=  16 | reg2 =  2 | reg3=   0  160  2  3  0
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1=  19 | reg2 =255 | reg3=   3  163  5  3  0
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1=  20 | reg2 =255 | reg3=   3  173  5  3  0
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1=  17 | reg2 =  5 | reg3=   0  170  5  3  0
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1=  18 | reg2 =  5 | reg3=   0  180  5  3  0
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1=  14 | reg2 =  0 | reg3= 252  184  5  8  0
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1=  15 | reg2 =  0 | reg3= 252  194  5  8  0
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1=  21 | reg2 =  9 | reg3=   2  192  5  8  9
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1=  22 | reg2 =  9 | reg3=   2  202  5  8  9
# PC=  20 |instru = 0| beqz=0 | zero= 1 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1=  23 | reg2 =  0 | reg3=   3  203  5  8  9
# PC=  20 |instru = 0| beqz=0 | zero= 1 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1=  13 | reg2 =  0 | reg3=   3  103  5  8  9
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1=  13 | reg2 =  0 | reg3=   3  103  5  8  9
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1=  14 | reg2 =  0 | reg3=   3  113  5  8  9
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1=  11 | reg2 =  5 | reg3=   0  110  5  8  9
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1=  12 | reg2 =  5 | reg3=   0  120  5  8  9
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1=  14 | reg2 = 13 | reg3=   2  122  5  8 13
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1=  15 | reg2 = 13 | reg3=   2  132  5  8 13
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  12 | SelMux2= 0 || reg1=  15 | reg2 = 12 | reg3=   2  132  5  8 12
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  12 | SelMux2= 0 || reg1=  16 | reg2 = 12 | reg3=   2  142  5  8 12
# PC=  14 |instru = 1| beqz=0 | zero= 1 | m2entr1=  14 | m2ent2=   8 | SelMux2= 0 || reg1=  15 | reg2 =  8 | reg3=   1  141  5  8140
# PC=  14 |instru = 1| beqz=0 | zero= 1 | m2entr1=  15 | m2ent2=   8 | SelMux2= 0 || reg1=  16 | reg2 =  8 | reg3=   1  151  5  8140
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1=  15 | reg2 =  5 | reg3=   0  150  5  8  0
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1=  16 | reg2 =  5 | reg3=   0  160  5  8  0
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1=  19 | reg2 =255 | reg3=   3  163 13  8  0
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1=  20 | reg2 =255 | reg3=   3  173 13  8  0
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1=  17 | reg2 = 13 | reg3=   0  170 13  8  0
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1=  18 | reg2 = 13 | reg3=   0  180 13  8  0
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1=  14 | reg2 =  0 | reg3= 252  184 13 21  0
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1=  15 | reg2 =  0 | reg3= 252  194 13 21  0
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1=  21 | reg2 =  9 | reg3=   2  192 13 21  9
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1=  22 | reg2 =  9 | reg3=   2  202 13 21  9
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1=  23 | reg2 =  0 | reg3=   3  203 13 21  9
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1=  13 | reg2 =  0 | reg3=   3  103 13 21  9
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1=  13 | reg2 =  0 | reg3=   3  103 13 21  9
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1=  14 | reg2 =  0 | reg3=   3  113 13 21  9
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1=  11 | reg2 = 13 | reg3=   0  110 13 21  9
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1=  12 | reg2 = 13 | reg3=   0  120 13 21  9
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1=  14 | reg2 = 34 | reg3=   2  122 13 21 34
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1=  15 | reg2 = 34 | reg3=   2  132 13 21 34
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  33 | SelMux2= 0 || reg1=  15 | reg2 = 33 | reg3=   2  132 13 21 33
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  33 | SelMux2= 0 || reg1=  16 | reg2 = 33 | reg3=   2  142 13 21 33
# PC=  14 |instru = 1| beqz=0 | zero= 1 | m2entr1=  14 | m2ent2=  21 | SelMux2= 0 || reg1=  15 | reg2 = 21 | reg3=   1  141 13 21161
# PC=  14 |instru = 1| beqz=0 | zero= 1 | m2entr1=  15 | m2ent2=  21 | SelMux2= 0 || reg1=  16 | reg2 = 21 | reg3=   1  151 13 21161
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1=  15 | reg2 = 13 | reg3=   0  150 13 21  0
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1=  16 | reg2 = 13 | reg3=   0  160 13 21  0
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1=  19 | reg2 =255 | reg3=   3  163 34 21  0
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1=  20 | reg2 =255 | reg3=   3  173 34 21  0
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1=  17 | reg2 = 34 | reg3=   0  170 34 21  0
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1=  18 | reg2 = 34 | reg3=   0  180 34 21  0
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1=  14 | reg2 =  0 | reg3= 252  184 34 55  0
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1=  15 | reg2 =  0 | reg3= 252  194 34 55  0
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1=  21 | reg2 =  9 | reg3=   2  192 34 55  9
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1=  22 | reg2 =  9 | reg3=   2  202 34 55  9
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1=  23 | reg2 =  0 | reg3=   3  203 34 55  9
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1=  13 | reg2 =  0 | reg3=   3  103 34 55  9
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1=  13 | reg2 =  0 | reg3=   3  103 34 55  9
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1=  14 | reg2 =  0 | reg3=   3  113 34 55  9
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1=  11 | reg2 = 34 | reg3=   0  110 34 55  9
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1=  12 | reg2 = 34 | reg3=   0  120 34 55  9
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1=  14 | reg2 = 89 | reg3=   2  122 34 55 89
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1=  15 | reg2 = 89 | reg3=   2  132 34 55 89
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  88 | SelMux2= 0 || reg1=  15 | reg2 = 88 | reg3=   2  132 34 55 88
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  88 | SelMux2= 0 || reg1=  16 | reg2 = 88 | reg3=   2  142 34 55 88
# PC=  14 |instru = 1| beqz=0 | zero= 1 | m2entr1=  14 | m2ent2=  55 | SelMux2= 0 || reg1=  15 | reg2 = 55 | reg3=   1  141 34 55216
# PC=  14 |instru = 1| beqz=0 | zero= 1 | m2entr1=  15 | m2ent2=  55 | SelMux2= 0 || reg1=  16 | reg2 = 55 | reg3=   1  151 34 55216
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1=  15 | reg2 = 34 | reg3=   0  150 34 55  0
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1=  16 | reg2 = 34 | reg3=   0  160 34 55  0
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1=  19 | reg2 =255 | reg3=   3  163 89 55  0
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1=  20 | reg2 =255 | reg3=   3  173 89 55  0
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1=  17 | reg2 = 89 | reg3=   0  170 89 55  0
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1=  18 | reg2 = 89 | reg3=   0  180 89 55  0
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1=  14 | reg2 =  0 | reg3= 252  184 89144  0
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1=  15 | reg2 =  0 | reg3= 252  194 89144  0
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1=  21 | reg2 =  9 | reg3=   2  192 89144  9
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1=  22 | reg2 =  9 | reg3=   2  202 89144  9
# PC=  20 |instru = 0| beqz=0 | zero= 1 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1=  23 | reg2 =  0 | reg3=   3  203 89144  9
# PC=  20 |instru = 0| beqz=0 | zero= 1 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1=  13 | reg2 =  0 | reg3=   3  103 89144  9
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1=  13 | reg2 =  0 | reg3=   3  103 89144  9
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1=  14 | reg2 =  0 | reg3=   3  113 89144  9
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1=  11 | reg2 = 89 | reg3=   0  110 89144  9
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1=  12 | reg2 = 89 | reg3=   0  120 89144  9
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1=  14 | reg2 =233 | reg3=   2  122 89144233
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1=  15 | reg2 =233 | reg3=   2  132 89144233
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2= 232 | SelMux2= 0 || reg1=  15 | reg2 =232 | reg3=   2  132 89144232
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2= 232 | SelMux2= 0 || reg1=  16 | reg2 =232 | reg3=   2  142 89144232
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2= 144 | SelMux2= 0 || reg1=  15 | reg2 =144 | reg3=   1  141 89144104
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2= 144 | SelMux2= 0 || reg1=  16 | reg2 =144 | reg3=   1  151 89144104
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1=  15 | reg2 = 89 | reg3=   0  150 89144  1
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1=  16 | reg2 = 89 | reg3=   0  160 89144  1
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1=  19 | reg2 =255 | reg3=   3  163233144  1
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1=  20 | reg2 =255 | reg3=   3  173233144  1
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1=  17 | reg2 =233 | reg3=   0  170233144  1
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1=  18 | reg2 =233 | reg3=   0  180233144  1
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1=  14 | reg2 =  0 | reg3= 252  184233121  1
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1=  15 | reg2 =  0 | reg3= 252  194233121  1
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1=  21 | reg2 =  9 | reg3=   2  192233121  9
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1=  22 | reg2 =  9 | reg3=   2  202233121  9
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1=  23 | reg2 =  0 | reg3=   3  203233121  9
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1=  13 | reg2 =  0 | reg3=   3  103233121  9
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1=  13 | reg2 =  0 | reg3=   3  103233121  9
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1=  14 | reg2 =  0 | reg3=   3  113233121  9
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1=  11 | reg2 =233 | reg3=   0  110233121  9
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1=  12 | reg2 =233 | reg3=   0  120233121  9
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1=  14 | reg2 = 98 | reg3=   2  122233121 98
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1=  15 | reg2 = 98 | reg3=   2  132233121 98
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  97 | SelMux2= 0 || reg1=  15 | reg2 = 97 | reg3=   2  132233121 97
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  97 | SelMux2= 0 || reg1=  16 | reg2 = 97 | reg3=   2  142233121 97
# PC=  14 |instru = 1| beqz=0 | zero= 1 | m2entr1=  14 | m2ent2= 121 | SelMux2= 0 || reg1=  15 | reg2 =121 | reg3=   1  141233121225
# PC=  14 |instru = 1| beqz=0 | zero= 1 | m2entr1=  15 | m2ent2= 121 | SelMux2= 0 || reg1=  16 | reg2 =121 | reg3=   1  151233121225
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1=  15 | reg2 =233 | reg3=   0  150233121  0
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1=  16 | reg2 =233 | reg3=   0  160233121  0
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1=  19 | reg2 =255 | reg3=   3  163 98121  0
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1=  20 | reg2 =255 | reg3=   3  173 98121  0
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1=  17 | reg2 = 98 | reg3=   0  170 98121  0
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1=  18 | reg2 = 98 | reg3=   0  180 98121  0
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1=  14 | reg2 =  0 | reg3= 252  184 98219  0
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1=  15 | reg2 =  0 | reg3= 252  194 98219  0
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1=  21 | reg2 =  9 | reg3=   2  192 98219  9
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1=  22 | reg2 =  9 | reg3=   2  202 98219  9
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1=  23 | reg2 =  0 | reg3=   3  203 98219  9
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1=  13 | reg2 =  0 | reg3=   3  103 98219  9
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1=  13 | reg2 =  0 | reg3=   3  103 98219  9
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1=  14 | reg2 =  0 | reg3=   3  113 98219  9
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1=  11 | reg2 = 98 | reg3=   0  110 98219  9
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1=  12 | reg2 = 98 | reg3=   0  120 98219  9
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1=  14 | reg2 = 61 | reg3=   2  122 98219 61
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1=  15 | reg2 = 61 | reg3=   2  132 98219 61
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  60 | SelMux2= 0 || reg1=  15 | reg2 = 60 | reg3=   2  132 98219 60
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  60 | SelMux2= 0 || reg1=  16 | reg2 = 60 | reg3=   2  142 98219 60
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2= 219 | SelMux2= 0 || reg1=  15 | reg2 =219 | reg3=   1  141 98219188
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2= 219 | SelMux2= 0 || reg1=  16 | reg2 =219 | reg3=   1  151 98219188
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1=  15 | reg2 = 98 | reg3=   0  150 98219  1
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1=  16 | reg2 = 98 | reg3=   0  160 98219  1
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1=  19 | reg2 =255 | reg3=   3  163 61219  1
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1=  20 | reg2 =255 | reg3=   3  173 61219  1
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1=  17 | reg2 = 61 | reg3=   0  170 61219  1
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1=  18 | reg2 = 61 | reg3=   0  180 61219  1
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1=  14 | reg2 =  0 | reg3= 252  184 61 24  1
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1=  15 | reg2 =  0 | reg3= 252  194 61 24  1
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1=  21 | reg2 =  9 | reg3=   2  192 61 24  9
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1=  22 | reg2 =  9 | reg3=   2  202 61 24  9
# PC=  20 |instru = 0| beqz=0 | zero= 1 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1=  23 | reg2 =  0 | reg3=   3  203 61 24  9
# PC=  20 |instru = 0| beqz=0 | zero= 1 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1=  13 | reg2 =  0 | reg3=   3  103 61 24  9
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1=  13 | reg2 =  0 | reg3=   3  103 61 24  9
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1=  14 | reg2 =  0 | reg3=   3  113 61 24  9
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1=  11 | reg2 = 61 | reg3=   0  110 61 24  9
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1=  12 | reg2 = 61 | reg3=   0  120 61 24  9
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1=  14 | reg2 = 85 | reg3=   2  122 61 24 85
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1=  15 | reg2 = 85 | reg3=   2  132 61 24 85
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  84 | SelMux2= 0 || reg1=  15 | reg2 = 84 | reg3=   2  132 61 24 84
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  84 | SelMux2= 0 || reg1=  16 | reg2 = 84 | reg3=   2  142 61 24 84
# PC=  14 |instru = 1| beqz=0 | zero= 1 | m2entr1=  14 | m2ent2=  24 | SelMux2= 0 || reg1=  15 | reg2 = 24 | reg3=   1  141 61 24212
# PC=  14 |instru = 1| beqz=0 | zero= 1 | m2entr1=  15 | m2ent2=  24 | SelMux2= 0 || reg1=  16 | reg2 = 24 | reg3=   1  151 61 24212
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1=  15 | reg2 = 61 | reg3=   0  150 61 24  0
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1=  16 | reg2 = 61 | reg3=   0  160 61 24  0
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1=  19 | reg2 =255 | reg3=   3  163 85 24  0
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1=  20 | reg2 =255 | reg3=   3  173 85 24  0
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1=  17 | reg2 = 85 | reg3=   0  170 85 24  0
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1=  18 | reg2 = 85 | reg3=   0  180 85 24  0
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1=  14 | reg2 =  0 | reg3= 252  184 85109  0
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1=  15 | reg2 =  0 | reg3= 252  194 85109  0
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1=  21 | reg2 =  9 | reg3=   2  192 85109  9
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1=  22 | reg2 =  9 | reg3=   2  202 85109  9
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1=  23 | reg2 =  0 | reg3=   3  203 85109  9
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1=  13 | reg2 =  0 | reg3=   3  103 85109  9
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1=  13 | reg2 =  0 | reg3=   3  103 85109  9
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1=  14 | reg2 =  0 | reg3=   3  113 85109  9
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1=  11 | reg2 = 85 | reg3=   0  110 85109  9
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1=  12 | reg2 = 85 | reg3=   0  120 85109  9
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1=  14 | reg2 =194 | reg3=   2  122 85109194
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1=  15 | reg2 =194 | reg3=   2  132 85109194
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2= 193 | SelMux2= 0 || reg1=  15 | reg2 =193 | reg3=   2  132 85109193
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2= 193 | SelMux2= 0 || reg1=  16 | reg2 =193 | reg3=   2  142 85109193
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2= 109 | SelMux2= 0 || reg1=  15 | reg2 =109 | reg3=   1  141 85109 65
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2= 109 | SelMux2= 0 || reg1=  16 | reg2 =109 | reg3=   1  151 85109 65
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1=  15 | reg2 = 85 | reg3=   0  150 85109  1
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1=  16 | reg2 = 85 | reg3=   0  160 85109  1
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1=  19 | reg2 =255 | reg3=   3  163194109  1
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1=  20 | reg2 =255 | reg3=   3  173194109  1
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1=  17 | reg2 =194 | reg3=   0  170194109  1
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1=  18 | reg2 =194 | reg3=   0  180194109  1
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1=  14 | reg2 =  0 | reg3= 252  184194 47  1
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1=  15 | reg2 =  0 | reg3= 252  194194 47  1
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1=  21 | reg2 =  9 | reg3=   2  192194 47  9
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1=  22 | reg2 =  9 | reg3=   2  202194 47  9
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1=  23 | reg2 =  0 | reg3=   3  203194 47  9
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1=  13 | reg2 =  0 | reg3=   3  103194 47  9
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1=  13 | reg2 =  0 | reg3=   3  103194 47  9
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1=  14 | reg2 =  0 | reg3=   3  113194 47  9
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1=  11 | reg2 =194 | reg3=   0  110194 47  9
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1=  12 | reg2 =194 | reg3=   0  120194 47  9
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1=  14 | reg2 =241 | reg3=   2  122194 47241
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1=  15 | reg2 =241 | reg3=   2  132194 47241
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2= 240 | SelMux2= 0 || reg1=  15 | reg2 =240 | reg3=   2  132194 47240
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2= 240 | SelMux2= 0 || reg1=  16 | reg2 =240 | reg3=   2  142194 47240
# PC=  14 |instru = 1| beqz=0 | zero= 1 | m2entr1=  14 | m2ent2=  47 | SelMux2= 0 || reg1=  15 | reg2 = 47 | reg3=   1  141194 47112
# PC=  14 |instru = 1| beqz=0 | zero= 1 | m2entr1=  15 | m2ent2=  47 | SelMux2= 0 || reg1=  16 | reg2 = 47 | reg3=   1  151194 47112
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1=  15 | reg2 =194 | reg3=   0  150194 47  0
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1=  16 | reg2 =194 | reg3=   0  160194 47  0
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1=  19 | reg2 =255 | reg3=   3  163241 47  0
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1=  20 | reg2 =255 | reg3=   3  173241 47  0
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1=  17 | reg2 =241 | reg3=   0  170241 47  0
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1=  18 | reg2 =241 | reg3=   0  180241 47  0
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1=  14 | reg2 =  0 | reg3= 252  184241 32  0
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1=  15 | reg2 =  0 | reg3= 252  194241 32  0
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1=  21 | reg2 =  9 | reg3=   2  192241 32  9
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1=  22 | reg2 =  9 | reg3=   2  202241 32  9
# PC=  20 |instru = 0| beqz=0 | zero= 1 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1=  23 | reg2 =  0 | reg3=   3  203241 32  9
# PC=  20 |instru = 0| beqz=0 | zero= 1 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1=  13 | reg2 =  0 | reg3=   3  103241 32  9
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1=  13 | reg2 =  0 | reg3=   3  103241 32  9
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1=  14 | reg2 =  0 | reg3=   3  113241 32  9
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1=  11 | reg2 =241 | reg3=   0  110241 32  9
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1=  12 | reg2 =241 | reg3=   0  120241 32  9
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1=  14 | reg2 = 17 | reg3=   2  122241 32 17
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1=  15 | reg2 = 17 | reg3=   2  132241 32 17
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  16 | SelMux2= 0 || reg1=  15 | reg2 = 16 | reg3=   2  132241 32 16
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  16 | SelMux2= 0 || reg1=  16 | reg2 = 16 | reg3=   2  142241 32 16
# PC=  14 |instru = 1| beqz=0 | zero= 1 | m2entr1=  14 | m2ent2=  32 | SelMux2= 0 || reg1=  15 | reg2 = 32 | reg3=   1  141241 32144
# PC=  14 |instru = 1| beqz=0 | zero= 1 | m2entr1=  15 | m2ent2=  32 | SelMux2= 0 || reg1=  16 | reg2 = 32 | reg3=   1  151241 32144
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1=  15 | reg2 =241 | reg3=   0  150241 32  0
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1=  16 | reg2 =241 | reg3=   0  160241 32  0
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1=  19 | reg2 =255 | reg3=   3  163 17 32  0
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1=  20 | reg2 =255 | reg3=   3  173 17 32  0
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1=  17 | reg2 = 17 | reg3=   0  170 17 32  0
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1=  18 | reg2 = 17 | reg3=   0  180 17 32  0
# Compile of testenrisc.v was successful.
restart -f
# Loading work.testenrisc
restart -f
run -all
# GetModuleFileName: Não foi possível encontrar o módulo especificado.
# 
# 
# PC=   0 |instru = 0| beqz=0 | zero= 1 | m2entr1=   0 | m2ent2=   3 | SelMux2= 0 || reg1=   0 | reg2 =  0 | reg3=   0 
# PC=   1 |instru = 0| beqz=0 | zero= 1 | m2entr1=   1 | m2ent2=   4 | SelMux2= 0 || reg1=   0 | reg2 =  0 | reg3=   0 
# PC=   1 |instru = 0| beqz=0 | zero= 1 | m2entr1=   1 | m2ent2=   3 | SelMux2= 0 || reg1=   0 | reg2 =  0 | reg3=   0 
# PC=   1 |instru = 0| beqz=0 | zero= 1 | m2entr1=   2 | m2ent2=   4 | SelMux2= 0 || reg1=   0 | reg2 =  0 | reg3=   0 
# PC=   2 |instru = 0| beqz=0 | zero= 1 | m2entr1=   2 | m2ent2=   2 | SelMux2= 0 || reg1=   0 | reg2 =  0 | reg3=   0 
# PC=   2 |instru = 0| beqz=0 | zero= 1 | m2entr1=   3 | m2ent2=   3 | SelMux2= 0 || reg1=   0 | reg2 =  0 | reg3=   0 
# PC=   3 |instru = 0| beqz=0 | zero= 1 | m2entr1=   3 | m2ent2=   4 | SelMux2= 0 || reg1=   0 | reg2 =  0 | reg3=   0 
# PC=   3 |instru = 0| beqz=0 | zero= 1 | m2entr1=   4 | m2ent2=   5 | SelMux2= 0 || reg1=   0 | reg2 =  0 | reg3=   0 
# PC=   4 |instru = 1| beqz=0 | zero= 0 | m2entr1=   4 | m2ent2=   0 | SelMux2= 0 || reg1=   0 | reg2 =  0 | reg3=   0 
# PC=   4 |instru = 1| beqz=0 | zero= 0 | m2entr1=   5 | m2ent2=   0 | SelMux2= 0 || reg1=   0 | reg2 =  0 | reg3=   0 
# PC=   5 |instru = 1| beqz=0 | zero= 1 | m2entr1=   5 | m2ent2=   1 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 
# PC=   5 |instru = 1| beqz=0 | zero= 1 | m2entr1=   6 | m2ent2=   1 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 
# PC=   6 |instru = 0| beqz=0 | zero= 0 | m2entr1=   6 | m2ent2=   2 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 
# PC=   6 |instru = 0| beqz=0 | zero= 0 | m2entr1=   7 | m2ent2=   3 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 
# PC=   7 |instru = 1| beqz=0 | zero= 0 | m2entr1=   7 | m2ent2=   6 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 
# PC=   7 |instru = 1| beqz=0 | zero= 0 | m2entr1=   8 | m2ent2=   6 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 
# PC=   8 |instru = 1| beqz=0 | zero= 0 | m2entr1=   8 | m2ent2=   0 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 
# PC=   8 |instru = 1| beqz=0 | zero= 0 | m2entr1=   9 | m2ent2=   0 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 
# PC=   9 |instru = 0| beqz=0 | zero= 1 | m2entr1=   9 | m2ent2=  12 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 
# PC=   9 |instru = 0| beqz=0 | zero= 1 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 
# PC=  12 |instru = 0| beqz=0 | zero= 1 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   1 
# PC=  12 |instru = 0| beqz=0 | zero= 1 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   1 
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=   0 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=   0 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 
# PC=  14 |instru = 1| beqz=0 | zero= 1 | m2entr1=  14 | m2ent2=   0 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3= 128 
# PC=  14 |instru = 1| beqz=0 | zero= 1 | m2entr1=  15 | m2ent2=   0 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3= 128 
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   0 
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   0 
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1=   1 | reg2 =  1 | reg3=   9 
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1=   1 | reg2 =  1 | reg3=   9 
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   9 
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   9 
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   9 
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   9 
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   9 
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   9 
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   2 
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   2 
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=   1 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   1 
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=   1 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   1 
# PC=  14 |instru = 1| beqz=0 | zero= 1 | m2entr1=  14 | m2ent2=   1 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3= 129 
# PC=  14 |instru = 1| beqz=0 | zero= 1 | m2entr1=  15 | m2ent2=   1 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3= 129 
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   0 
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   0 
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1=   2 | reg2 =  1 | reg3=   0 
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1=   2 | reg2 =  1 | reg3=   0 
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1=   2 | reg2 =  1 | reg3=   0 
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1=   2 | reg2 =  1 | reg3=   0 
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   0 
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   0 
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1=   2 | reg2 =  3 | reg3=   9 
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1=   2 | reg2 =  3 | reg3=   9 
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   9 
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   9 
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   9 
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   9 
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   9 
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   9 
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   5 
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   5 
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=   4 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   4 
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=   4 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   4 
# PC=  14 |instru = 1| beqz=0 | zero= 1 | m2entr1=  14 | m2ent2=   3 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3= 132 
# PC=  14 |instru = 1| beqz=0 | zero= 1 | m2entr1=  15 | m2ent2=   3 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3= 132 
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   0 
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   0 
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1=   5 | reg2 =  3 | reg3=   0 
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1=   5 | reg2 =  3 | reg3=   0 
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1=   5 | reg2 =  3 | reg3=   0 
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1=   5 | reg2 =  3 | reg3=   0 
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=   0 
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=   0 
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1=   5 | reg2 =  8 | reg3=   9 
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1=   5 | reg2 =  8 | reg3=   9 
# PC=  20 |instru = 0| beqz=0 | zero= 1 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=   9 
# PC=  20 |instru = 0| beqz=0 | zero= 1 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=   9 
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=   9 
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=   9 
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=   9 
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=   9 
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=  13 
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=  13 
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  12 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=  12 
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  12 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=  12 
# PC=  14 |instru = 1| beqz=0 | zero= 1 | m2entr1=  14 | m2ent2=   8 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3= 140 
# PC=  14 |instru = 1| beqz=0 | zero= 1 | m2entr1=  15 | m2ent2=   8 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3= 140 
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=   0 
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=   0 
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1=  13 | reg2 =  8 | reg3=   0 
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1=  13 | reg2 =  8 | reg3=   0 
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1=  13 | reg2 =  8 | reg3=   0 
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1=  13 | reg2 =  8 | reg3=   0 
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=   0 
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=   0 
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1=  13 | reg2 = 21 | reg3=   9 
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1=  13 | reg2 = 21 | reg3=   9 
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=   9 
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=   9 
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=   9 
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=   9 
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=   9 
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=   9 
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=  34 
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=  34 
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  33 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=  33 
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  33 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=  33 
# PC=  14 |instru = 1| beqz=0 | zero= 1 | m2entr1=  14 | m2ent2=  21 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3= 161 
# PC=  14 |instru = 1| beqz=0 | zero= 1 | m2entr1=  15 | m2ent2=  21 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3= 161 
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=   0 
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=   0 
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1=  34 | reg2 = 21 | reg3=   0 
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1=  34 | reg2 = 21 | reg3=   0 
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1=  34 | reg2 = 21 | reg3=   0 
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1=  34 | reg2 = 21 | reg3=   0 
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=   0 
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=   0 
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1=  34 | reg2 = 55 | reg3=   9 
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1=  34 | reg2 = 55 | reg3=   9 
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=   9 
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=   9 
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=   9 
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=   9 
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=   9 
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=   9 
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=  89 
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=  89 
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  88 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=  88 
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  88 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=  88 
# PC=  14 |instru = 1| beqz=0 | zero= 1 | m2entr1=  14 | m2ent2=  55 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3= 216 
# PC=  14 |instru = 1| beqz=0 | zero= 1 | m2entr1=  15 | m2ent2=  55 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3= 216 
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=   0 
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=   0 
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1=  89 | reg2 = 55 | reg3=   0 
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1=  89 | reg2 = 55 | reg3=   0 
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1=  89 | reg2 = 55 | reg3=   0 
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1=  89 | reg2 = 55 | reg3=   0 
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3=   0 
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3=   0 
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1=  89 | reg2 =144 | reg3=   9 
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1=  89 | reg2 =144 | reg3=   9 
# PC=  20 |instru = 0| beqz=0 | zero= 1 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3=   9 
# PC=  20 |instru = 0| beqz=0 | zero= 1 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3=   9 
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3=   9 
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3=   9 
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3=   9 
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3=   9 
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3= 233 
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3= 233 
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2= 232 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3= 232 
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2= 232 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3= 232 
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2= 144 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3= 104 
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2= 144 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3= 104 
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3=   1 
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3=   1 
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1= 233 | reg2 =144 | reg3=   1 
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1= 233 | reg2 =144 | reg3=   1 
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1= 233 | reg2 =144 | reg3=   1 
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1= 233 | reg2 =144 | reg3=   1 
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=   1 
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=   1 
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1= 233 | reg2 =121 | reg3=   9 
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1= 233 | reg2 =121 | reg3=   9 
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=   9 
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=   9 
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=   9 
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=   9 
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=   9 
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=   9 
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=  98 
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=  98 
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  97 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=  97 
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  97 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=  97 
# PC=  14 |instru = 1| beqz=0 | zero= 1 | m2entr1=  14 | m2ent2= 121 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3= 225 
# PC=  14 |instru = 1| beqz=0 | zero= 1 | m2entr1=  15 | m2ent2= 121 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3= 225 
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=   0 
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=   0 
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1=  98 | reg2 =121 | reg3=   0 
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1=  98 | reg2 =121 | reg3=   0 
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1=  98 | reg2 =121 | reg3=   0 
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1=  98 | reg2 =121 | reg3=   0 
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=   0 
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=   0 
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1=  98 | reg2 =219 | reg3=   9 
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1=  98 | reg2 =219 | reg3=   9 
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=   9 
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=   9 
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=   9 
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=   9 
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=   9 
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=   9 
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=  61 
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=  61 
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  60 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=  60 
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  60 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=  60 
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2= 219 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3= 188 
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2= 219 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3= 188 
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=   1 
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=   1 
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1=  61 | reg2 =219 | reg3=   1 
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1=  61 | reg2 =219 | reg3=   1 
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1=  61 | reg2 =219 | reg3=   1 
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1=  61 | reg2 =219 | reg3=   1 
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=   1 
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=   1 
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1=  61 | reg2 = 24 | reg3=   9 
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1=  61 | reg2 = 24 | reg3=   9 
# PC=  20 |instru = 0| beqz=0 | zero= 1 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=   9 
# PC=  20 |instru = 0| beqz=0 | zero= 1 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=   9 
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=   9 
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=   9 
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=   9 
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=   9 
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=  85 
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=  85 
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  84 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=  84 
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  84 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=  84 
# PC=  14 |instru = 1| beqz=0 | zero= 1 | m2entr1=  14 | m2ent2=  24 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3= 212 
# PC=  14 |instru = 1| beqz=0 | zero= 1 | m2entr1=  15 | m2ent2=  24 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3= 212 
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=   0 
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=   0 
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1=  85 | reg2 = 24 | reg3=   0 
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1=  85 | reg2 = 24 | reg3=   0 
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1=  85 | reg2 = 24 | reg3=   0 
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1=  85 | reg2 = 24 | reg3=   0 
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3=   0 
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3=   0 
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1=  85 | reg2 =109 | reg3=   9 
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1=  85 | reg2 =109 | reg3=   9 
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3=   9 
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3=   9 
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3=   9 
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3=   9 
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3=   9 
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3=   9 
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3= 194 
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3= 194 
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2= 193 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3= 193 
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2= 193 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3= 193 
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2= 109 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3=  65 
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2= 109 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3=  65 
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3=   1 
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3=   1 
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1= 194 | reg2 =109 | reg3=   1 
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1= 194 | reg2 =109 | reg3=   1 
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1= 194 | reg2 =109 | reg3=   1 
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1= 194 | reg2 =109 | reg3=   1 
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3=   1 
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3=   1 
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1= 194 | reg2 = 47 | reg3=   9 
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1= 194 | reg2 = 47 | reg3=   9 
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3=   9 
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3=   9 
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3=   9 
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3=   9 
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3=   9 
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3=   9 
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3= 241 
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3= 241 
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2= 240 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3= 240 
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2= 240 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3= 240 
# PC=  14 |instru = 1| beqz=0 | zero= 1 | m2entr1=  14 | m2ent2=  47 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3= 112 
# PC=  14 |instru = 1| beqz=0 | zero= 1 | m2entr1=  15 | m2ent2=  47 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3= 112 
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3=   0 
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3=   0 
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1= 241 | reg2 = 47 | reg3=   0 
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1= 241 | reg2 = 47 | reg3=   0 
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1= 241 | reg2 = 47 | reg3=   0 
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1= 241 | reg2 = 47 | reg3=   0 
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=   0 
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=   0 
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1= 241 | reg2 = 32 | reg3=   9 
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1= 241 | reg2 = 32 | reg3=   9 
# PC=  20 |instru = 0| beqz=0 | zero= 1 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=   9 
# PC=  20 |instru = 0| beqz=0 | zero= 1 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=   9 
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=   9 
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=   9 
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=   9 
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=   9 
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=  17 
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=  17 
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  16 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=  16 
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  16 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=  16 
# PC=  14 |instru = 1| beqz=0 | zero= 1 | m2entr1=  14 | m2ent2=  32 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3= 144 
# PC=  14 |instru = 1| beqz=0 | zero= 1 | m2entr1=  15 | m2ent2=  32 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3= 144 
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=   0 
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=   0 
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1=  17 | reg2 = 32 | reg3=   0 
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1=  17 | reg2 = 32 | reg3=   0 
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1=  17 | reg2 = 32 | reg3=   0 
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1=  17 | reg2 = 32 | reg3=   0 
# Compile of ULA.v was successful.
restart -f
# Loading work.ULA
run -all
# GetModuleFileName: Não foi possível encontrar o módulo especificado.
# 
# 
# PC=   0 |instru = 0| beqz=0 | zero= 1 | m2entr1=   0 | m2ent2=   3 | SelMux2= 0 || reg1=   0 | reg2 =  0 | reg3=   0 
# PC=   1 |instru = 0| beqz=0 | zero= 1 | m2entr1=   1 | m2ent2=   4 | SelMux2= 0 || reg1=   0 | reg2 =  0 | reg3=   0 
# PC=   1 |instru = 0| beqz=0 | zero= 1 | m2entr1=   1 | m2ent2=   3 | SelMux2= 0 || reg1=   0 | reg2 =  0 | reg3=   0 
# PC=   1 |instru = 0| beqz=0 | zero= 1 | m2entr1=   2 | m2ent2=   4 | SelMux2= 0 || reg1=   0 | reg2 =  0 | reg3=   0 
# PC=   2 |instru = 0| beqz=0 | zero= 1 | m2entr1=   2 | m2ent2=   2 | SelMux2= 0 || reg1=   0 | reg2 =  0 | reg3=   0 
# PC=   2 |instru = 0| beqz=0 | zero= 1 | m2entr1=   3 | m2ent2=   3 | SelMux2= 0 || reg1=   0 | reg2 =  0 | reg3=   0 
# PC=   3 |instru = 0| beqz=0 | zero= 1 | m2entr1=   3 | m2ent2=   4 | SelMux2= 0 || reg1=   0 | reg2 =  0 | reg3=   0 
# PC=   3 |instru = 0| beqz=0 | zero= 1 | m2entr1=   4 | m2ent2=   5 | SelMux2= 0 || reg1=   0 | reg2 =  0 | reg3=   0 
# PC=   4 |instru = 1| beqz=0 | zero= 0 | m2entr1=   4 | m2ent2=   0 | SelMux2= 0 || reg1=   0 | reg2 =  0 | reg3=   0 
# PC=   4 |instru = 1| beqz=0 | zero= 0 | m2entr1=   5 | m2ent2=   0 | SelMux2= 0 || reg1=   0 | reg2 =  0 | reg3=   0 
# PC=   5 |instru = 1| beqz=0 | zero= 1 | m2entr1=   5 | m2ent2=   1 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 
# PC=   5 |instru = 1| beqz=0 | zero= 1 | m2entr1=   6 | m2ent2=   1 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 
# PC=   6 |instru = 0| beqz=0 | zero= 0 | m2entr1=   6 | m2ent2=   2 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 
# PC=   6 |instru = 0| beqz=0 | zero= 0 | m2entr1=   7 | m2ent2=   3 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 
# PC=   7 |instru = 1| beqz=0 | zero= 0 | m2entr1=   7 | m2ent2=   6 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 
# PC=   7 |instru = 1| beqz=0 | zero= 0 | m2entr1=   8 | m2ent2=   6 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 
# PC=   8 |instru = 1| beqz=0 | zero= 0 | m2entr1=   8 | m2ent2=   0 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 
# PC=   8 |instru = 1| beqz=0 | zero= 0 | m2entr1=   9 | m2ent2=   0 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 
# PC=   9 |instru = 0| beqz=0 | zero= 1 | m2entr1=   9 | m2ent2=  12 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 
# PC=   9 |instru = 0| beqz=0 | zero= 1 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 
# PC=  12 |instru = 0| beqz=0 | zero= 1 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   1 
# PC=  12 |instru = 0| beqz=0 | zero= 1 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   1 
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=   0 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=   0 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=   0 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3= 128 
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=   0 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3= 128 
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   1 
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   1 
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   1 
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   1 
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   1 
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   1 
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   1 
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   1 
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1=   1 | reg2 =  1 | reg3=   9 
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1=   1 | reg2 =  1 | reg3=   9 
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   9 
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   9 
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   9 
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   9 
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   9 
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   9 
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   2 
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   2 
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=   1 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   1 
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=   1 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   1 
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=   1 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3= 129 
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=   1 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3= 129 
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   1 
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   1 
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1=   2 | reg2 =  1 | reg3=   1 
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1=   2 | reg2 =  1 | reg3=   1 
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1=   2 | reg2 =  1 | reg3=   1 
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1=   2 | reg2 =  1 | reg3=   1 
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   1 
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   1 
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1=   2 | reg2 =  3 | reg3=   9 
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1=   2 | reg2 =  3 | reg3=   9 
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   9 
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   9 
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   9 
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   9 
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   9 
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   9 
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   5 
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   5 
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=   4 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   4 
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=   4 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   4 
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=   3 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3= 132 
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=   3 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3= 132 
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   1 
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   1 
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1=   5 | reg2 =  3 | reg3=   1 
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1=   5 | reg2 =  3 | reg3=   1 
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1=   5 | reg2 =  3 | reg3=   1 
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1=   5 | reg2 =  3 | reg3=   1 
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=   1 
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=   1 
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1=   5 | reg2 =  8 | reg3=   9 
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1=   5 | reg2 =  8 | reg3=   9 
# PC=  20 |instru = 0| beqz=0 | zero= 1 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=   9 
# PC=  20 |instru = 0| beqz=0 | zero= 1 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=   9 
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=   9 
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=   9 
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=   9 
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=   9 
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=  13 
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=  13 
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  12 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=  12 
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  12 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=  12 
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=   8 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3= 140 
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=   8 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3= 140 
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=   1 
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=   1 
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1=  13 | reg2 =  8 | reg3=   1 
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1=  13 | reg2 =  8 | reg3=   1 
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1=  13 | reg2 =  8 | reg3=   1 
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1=  13 | reg2 =  8 | reg3=   1 
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=   1 
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=   1 
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1=  13 | reg2 = 21 | reg3=   9 
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1=  13 | reg2 = 21 | reg3=   9 
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=   9 
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=   9 
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=   9 
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=   9 
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=   9 
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=   9 
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=  34 
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=  34 
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  33 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=  33 
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  33 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=  33 
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  21 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3= 161 
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  21 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3= 161 
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=   1 
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=   1 
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1=  34 | reg2 = 21 | reg3=   1 
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1=  34 | reg2 = 21 | reg3=   1 
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1=  34 | reg2 = 21 | reg3=   1 
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1=  34 | reg2 = 21 | reg3=   1 
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=   1 
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=   1 
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1=  34 | reg2 = 55 | reg3=   9 
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1=  34 | reg2 = 55 | reg3=   9 
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=   9 
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=   9 
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=   9 
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=   9 
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=   9 
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=   9 
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=  89 
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=  89 
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  88 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=  88 
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  88 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=  88 
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  55 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3= 216 
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  55 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3= 216 
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=   1 
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=   1 
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1=  89 | reg2 = 55 | reg3=   1 
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1=  89 | reg2 = 55 | reg3=   1 
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1=  89 | reg2 = 55 | reg3=   1 
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1=  89 | reg2 = 55 | reg3=   1 
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3=   1 
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3=   1 
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1=  89 | reg2 =144 | reg3=   9 
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1=  89 | reg2 =144 | reg3=   9 
# PC=  20 |instru = 0| beqz=0 | zero= 1 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3=   9 
# PC=  20 |instru = 0| beqz=0 | zero= 1 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3=   9 
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3=   9 
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3=   9 
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3=   9 
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3=   9 
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3= 233 
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3= 233 
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2= 232 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3= 232 
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2= 232 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3= 232 
# PC=  14 |instru = 1| beqz=0 | zero= 1 | m2entr1=  14 | m2ent2= 144 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3= 104 
# PC=  14 |instru = 1| beqz=0 | zero= 1 | m2entr1=  15 | m2ent2= 144 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3= 104 
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3=   0 
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3=   0 
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1= 233 | reg2 =144 | reg3=   0 
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1= 233 | reg2 =144 | reg3=   0 
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1= 233 | reg2 =144 | reg3=   0 
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1= 233 | reg2 =144 | reg3=   0 
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=   0 
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=   0 
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1= 233 | reg2 =121 | reg3=   9 
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1= 233 | reg2 =121 | reg3=   9 
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=   9 
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=   9 
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=   9 
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=   9 
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=   9 
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=   9 
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=  98 
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=  98 
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  97 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=  97 
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  97 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=  97 
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2= 121 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3= 225 
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2= 121 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3= 225 
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=   1 
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=   1 
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1=  98 | reg2 =121 | reg3=   1 
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1=  98 | reg2 =121 | reg3=   1 
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1=  98 | reg2 =121 | reg3=   1 
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1=  98 | reg2 =121 | reg3=   1 
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=   1 
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=   1 
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1=  98 | reg2 =219 | reg3=   9 
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1=  98 | reg2 =219 | reg3=   9 
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=   9 
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=   9 
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=   9 
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=   9 
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=   9 
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=   9 
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=  61 
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=  61 
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  60 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=  60 
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  60 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=  60 
# PC=  14 |instru = 1| beqz=0 | zero= 1 | m2entr1=  14 | m2ent2= 219 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3= 188 
# PC=  14 |instru = 1| beqz=0 | zero= 1 | m2entr1=  15 | m2ent2= 219 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3= 188 
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=   0 
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=   0 
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1=  61 | reg2 =219 | reg3=   0 
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1=  61 | reg2 =219 | reg3=   0 
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1=  61 | reg2 =219 | reg3=   0 
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1=  61 | reg2 =219 | reg3=   0 
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=   0 
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=   0 
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1=  61 | reg2 = 24 | reg3=   9 
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1=  61 | reg2 = 24 | reg3=   9 
# PC=  20 |instru = 0| beqz=0 | zero= 1 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=   9 
# PC=  20 |instru = 0| beqz=0 | zero= 1 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=   9 
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=   9 
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=   9 
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=   9 
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=   9 
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=  85 
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=  85 
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  84 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=  84 
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  84 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=  84 
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  24 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3= 212 
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  24 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3= 212 
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=   1 
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=   1 
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1=  85 | reg2 = 24 | reg3=   1 
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1=  85 | reg2 = 24 | reg3=   1 
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1=  85 | reg2 = 24 | reg3=   1 
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1=  85 | reg2 = 24 | reg3=   1 
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3=   1 
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3=   1 
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1=  85 | reg2 =109 | reg3=   9 
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1=  85 | reg2 =109 | reg3=   9 
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3=   9 
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3=   9 
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3=   9 
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3=   9 
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3=   9 
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3=   9 
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3= 194 
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3= 194 
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2= 193 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3= 193 
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2= 193 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3= 193 
# PC=  14 |instru = 1| beqz=0 | zero= 1 | m2entr1=  14 | m2ent2= 109 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3=  65 
# PC=  14 |instru = 1| beqz=0 | zero= 1 | m2entr1=  15 | m2ent2= 109 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3=  65 
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3=   0 
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3=   0 
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1= 194 | reg2 =109 | reg3=   0 
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1= 194 | reg2 =109 | reg3=   0 
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1= 194 | reg2 =109 | reg3=   0 
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1= 194 | reg2 =109 | reg3=   0 
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3=   0 
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3=   0 
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1= 194 | reg2 = 47 | reg3=   9 
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1= 194 | reg2 = 47 | reg3=   9 
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3=   9 
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3=   9 
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3=   9 
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3=   9 
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3=   9 
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3=   9 
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3= 241 
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3= 241 
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2= 240 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3= 240 
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2= 240 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3= 240 
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  47 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3= 112 
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  47 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3= 112 
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3=   1 
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3=   1 
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1= 241 | reg2 = 47 | reg3=   1 
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1= 241 | reg2 = 47 | reg3=   1 
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1= 241 | reg2 = 47 | reg3=   1 
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1= 241 | reg2 = 47 | reg3=   1 
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=   1 
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=   1 
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1= 241 | reg2 = 32 | reg3=   9 
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1= 241 | reg2 = 32 | reg3=   9 
# PC=  20 |instru = 0| beqz=0 | zero= 1 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=   9 
# PC=  20 |instru = 0| beqz=0 | zero= 1 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=   9 
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=   9 
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=   9 
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=   9 
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=   9 
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=  17 
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=  17 
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  16 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=  16 
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  16 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=  16 
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  32 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3= 144 
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  32 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3= 144 
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=   1 
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=   1 
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1=  17 | reg2 = 32 | reg3=   1 
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1=  17 | reg2 = 32 | reg3=   1 
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1=  17 | reg2 = 32 | reg3=   1 
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1=  17 | reg2 = 32 | reg3=   1 
# Compile of testenrisc.v was successful.
restart -f
# Loading work.testenrisc
run -all
# GetModuleFileName: Não foi possível encontrar o módulo especificado.
# 
# 
# PC=   0 |instru = 0| beqz=0 | zero= 1 | m2entr1=   0 | m2ent2=   3 | SelMux2= 0 || reg1=   0 | reg2 =  0 | reg3=   0 | mf2= 00000011
# PC=   1 |instru = 0| beqz=0 | zero= 1 | m2entr1=   1 | m2ent2=   4 | SelMux2= 0 || reg1=   0 | reg2 =  0 | reg3=   0 | mf2= 00000011
# PC=   1 |instru = 0| beqz=0 | zero= 1 | m2entr1=   1 | m2ent2=   3 | SelMux2= 0 || reg1=   0 | reg2 =  0 | reg3=   0 | mf2= 00000010
# PC=   1 |instru = 0| beqz=0 | zero= 1 | m2entr1=   2 | m2ent2=   4 | SelMux2= 0 || reg1=   0 | reg2 =  0 | reg3=   0 | mf2= 00000010
# PC=   2 |instru = 0| beqz=0 | zero= 1 | m2entr1=   2 | m2ent2=   2 | SelMux2= 0 || reg1=   0 | reg2 =  0 | reg3=   0 | mf2= 00000000
# PC=   2 |instru = 0| beqz=0 | zero= 1 | m2entr1=   3 | m2ent2=   3 | SelMux2= 0 || reg1=   0 | reg2 =  0 | reg3=   0 | mf2= 00000000
# PC=   3 |instru = 0| beqz=0 | zero= 1 | m2entr1=   3 | m2ent2=   4 | SelMux2= 0 || reg1=   0 | reg2 =  0 | reg3=   0 | mf2= 00000001
# PC=   3 |instru = 0| beqz=0 | zero= 1 | m2entr1=   4 | m2ent2=   5 | SelMux2= 0 || reg1=   0 | reg2 =  0 | reg3=   0 | mf2= 00000001
# PC=   4 |instru = 1| beqz=0 | zero= 0 | m2entr1=   4 | m2ent2=   0 | SelMux2= 0 || reg1=   0 | reg2 =  0 | reg3=   0 | mf2= 00000001
# PC=   4 |instru = 1| beqz=0 | zero= 0 | m2entr1=   5 | m2ent2=   0 | SelMux2= 0 || reg1=   0 | reg2 =  0 | reg3=   0 | mf2= 00000001
# PC=   5 |instru = 1| beqz=0 | zero= 1 | m2entr1=   5 | m2ent2=   1 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000000
# PC=   5 |instru = 1| beqz=0 | zero= 1 | m2entr1=   6 | m2ent2=   1 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000000
# PC=   6 |instru = 0| beqz=0 | zero= 0 | m2entr1=   6 | m2ent2=   2 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000110
# PC=   6 |instru = 0| beqz=0 | zero= 0 | m2entr1=   7 | m2ent2=   3 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000110
# PC=   7 |instru = 1| beqz=0 | zero= 0 | m2entr1=   7 | m2ent2=   6 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000011
# PC=   7 |instru = 1| beqz=0 | zero= 0 | m2entr1=   8 | m2ent2=   6 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000011
# PC=   8 |instru = 1| beqz=0 | zero= 0 | m2entr1=   8 | m2ent2=   0 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000001
# PC=   8 |instru = 1| beqz=0 | zero= 0 | m2entr1=   9 | m2ent2=   0 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000001
# PC=   9 |instru = 0| beqz=0 | zero= 1 | m2entr1=   9 | m2ent2=  12 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000011
# PC=   9 |instru = 0| beqz=0 | zero= 1 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000011
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000011
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000011
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000000
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000000
# PC=  12 |instru = 0| beqz=0 | zero= 1 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   1 | mf2= 11111111
# PC=  12 |instru = 0| beqz=0 | zero= 1 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   1 | mf2= 11111111
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=   0 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000010
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=   0 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000010
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=   0 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3= 128 | mf2= 00000000
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=   0 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3= 128 | mf2= 00000000
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   1 | mf2= 00000000
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   1 | mf2= 00000000
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   1 | mf2= 00000000
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   1 | mf2= 00000000
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   1 | mf2= 00000000
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   1 | mf2= 00000000
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   1 | mf2= 11111100
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   1 | mf2= 11111100
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1=   1 | reg2 =  1 | reg3=   9 | mf2= 00000010
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1=   1 | reg2 =  1 | reg3=   9 | mf2= 00000010
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   9 | mf2= 00000011
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   9 | mf2= 00000011
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   9 | mf2= 00000011
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   9 | mf2= 00000011
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   9 | mf2= 00000001
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   9 | mf2= 00000001
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   2 | mf2= 11111111
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   2 | mf2= 11111111
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=   1 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   1 | mf2= 00000010
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=   1 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   1 | mf2= 00000010
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=   1 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3= 129 | mf2= 00000001
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=   1 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3= 129 | mf2= 00000001
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   1 | mf2= 00000001
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   1 | mf2= 00000001
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1=   2 | reg2 =  1 | reg3=   1 | mf2= 00000000
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1=   2 | reg2 =  1 | reg3=   1 | mf2= 00000000
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1=   2 | reg2 =  1 | reg3=   1 | mf2= 00000001
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1=   2 | reg2 =  1 | reg3=   1 | mf2= 00000001
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   1 | mf2= 11111100
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   1 | mf2= 11111100
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1=   2 | reg2 =  3 | reg3=   9 | mf2= 00000010
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1=   2 | reg2 =  3 | reg3=   9 | mf2= 00000010
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   9 | mf2= 00000011
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   9 | mf2= 00000011
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   9 | mf2= 00000011
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   9 | mf2= 00000011
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   9 | mf2= 00000011
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   9 | mf2= 00000011
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   5 | mf2= 11111111
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   5 | mf2= 11111111
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=   4 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   4 | mf2= 00000010
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=   4 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   4 | mf2= 00000010
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=   3 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3= 132 | mf2= 00000011
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=   3 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3= 132 | mf2= 00000011
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   1 | mf2= 00000011
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   1 | mf2= 00000011
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1=   5 | reg2 =  3 | reg3=   1 | mf2= 00000000
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1=   5 | reg2 =  3 | reg3=   1 | mf2= 00000000
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1=   5 | reg2 =  3 | reg3=   1 | mf2= 00000011
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1=   5 | reg2 =  3 | reg3=   1 | mf2= 00000011
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=   1 | mf2= 11111100
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=   1 | mf2= 11111100
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1=   5 | reg2 =  8 | reg3=   9 | mf2= 00000010
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1=   5 | reg2 =  8 | reg3=   9 | mf2= 00000010
# PC=  20 |instru = 0| beqz=0 | zero= 1 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=   9 | mf2= 00000011
# PC=  20 |instru = 0| beqz=0 | zero= 1 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=   9 | mf2= 00000011
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=   9 | mf2= 00000011
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=   9 | mf2= 00000011
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=   9 | mf2= 00001000
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=   9 | mf2= 00001000
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=  13 | mf2= 11111111
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=  13 | mf2= 11111111
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  12 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=  12 | mf2= 00000010
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  12 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=  12 | mf2= 00000010
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=   8 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3= 140 | mf2= 00001000
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=   8 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3= 140 | mf2= 00001000
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=   1 | mf2= 00001000
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=   1 | mf2= 00001000
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1=  13 | reg2 =  8 | reg3=   1 | mf2= 00000000
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1=  13 | reg2 =  8 | reg3=   1 | mf2= 00000000
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1=  13 | reg2 =  8 | reg3=   1 | mf2= 00001000
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1=  13 | reg2 =  8 | reg3=   1 | mf2= 00001000
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=   1 | mf2= 11111100
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=   1 | mf2= 11111100
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1=  13 | reg2 = 21 | reg3=   9 | mf2= 00000010
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1=  13 | reg2 = 21 | reg3=   9 | mf2= 00000010
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=   9 | mf2= 00000011
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=   9 | mf2= 00000011
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=   9 | mf2= 00000011
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=   9 | mf2= 00000011
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=   9 | mf2= 00010101
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=   9 | mf2= 00010101
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=  34 | mf2= 11111111
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=  34 | mf2= 11111111
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  33 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=  33 | mf2= 00000010
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  33 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=  33 | mf2= 00000010
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  21 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3= 161 | mf2= 00010101
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  21 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3= 161 | mf2= 00010101
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=   1 | mf2= 00010101
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=   1 | mf2= 00010101
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1=  34 | reg2 = 21 | reg3=   1 | mf2= 00000000
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1=  34 | reg2 = 21 | reg3=   1 | mf2= 00000000
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1=  34 | reg2 = 21 | reg3=   1 | mf2= 00010101
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1=  34 | reg2 = 21 | reg3=   1 | mf2= 00010101
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=   1 | mf2= 11111100
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=   1 | mf2= 11111100
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1=  34 | reg2 = 55 | reg3=   9 | mf2= 00000010
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1=  34 | reg2 = 55 | reg3=   9 | mf2= 00000010
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=   9 | mf2= 00000011
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=   9 | mf2= 00000011
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=   9 | mf2= 00000011
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=   9 | mf2= 00000011
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=   9 | mf2= 00110111
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=   9 | mf2= 00110111
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=  89 | mf2= 11111111
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=  89 | mf2= 11111111
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  88 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=  88 | mf2= 00000010
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  88 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=  88 | mf2= 00000010
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  55 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3= 216 | mf2= 00110111
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  55 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3= 216 | mf2= 00110111
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=   1 | mf2= 00110111
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=   1 | mf2= 00110111
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1=  89 | reg2 = 55 | reg3=   1 | mf2= 00000000
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1=  89 | reg2 = 55 | reg3=   1 | mf2= 00000000
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1=  89 | reg2 = 55 | reg3=   1 | mf2= 00110111
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1=  89 | reg2 = 55 | reg3=   1 | mf2= 00110111
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3=   1 | mf2= 11111100
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3=   1 | mf2= 11111100
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1=  89 | reg2 =144 | reg3=   9 | mf2= 00000010
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1=  89 | reg2 =144 | reg3=   9 | mf2= 00000010
# PC=  20 |instru = 0| beqz=0 | zero= 1 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3=   9 | mf2= 00000011
# PC=  20 |instru = 0| beqz=0 | zero= 1 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3=   9 | mf2= 00000011
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3=   9 | mf2= 00000011
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3=   9 | mf2= 00000011
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3=   9 | mf2= 10010000
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3=   9 | mf2= 10010000
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3= 233 | mf2= 11111111
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3= 233 | mf2= 11111111
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2= 232 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3= 232 | mf2= 00000010
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2= 232 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3= 232 | mf2= 00000010
# PC=  14 |instru = 1| beqz=0 | zero= 1 | m2entr1=  14 | m2ent2= 144 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3= 104 | mf2= 10010000
# PC=  14 |instru = 1| beqz=0 | zero= 1 | m2entr1=  15 | m2ent2= 144 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3= 104 | mf2= 10010000
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3=   0 | mf2= 10010000
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3=   0 | mf2= 10010000
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1= 233 | reg2 =144 | reg3=   0 | mf2= 00000000
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1= 233 | reg2 =144 | reg3=   0 | mf2= 00000000
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1= 233 | reg2 =144 | reg3=   0 | mf2= 10010000
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1= 233 | reg2 =144 | reg3=   0 | mf2= 10010000
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=   0 | mf2= 11111100
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=   0 | mf2= 11111100
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1= 233 | reg2 =121 | reg3=   9 | mf2= 00000010
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1= 233 | reg2 =121 | reg3=   9 | mf2= 00000010
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=   9 | mf2= 00000011
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=   9 | mf2= 00000011
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=   9 | mf2= 00000011
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=   9 | mf2= 00000011
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=   9 | mf2= 01111001
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=   9 | mf2= 01111001
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=  98 | mf2= 11111111
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=  98 | mf2= 11111111
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  97 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=  97 | mf2= 00000010
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  97 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=  97 | mf2= 00000010
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2= 121 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3= 225 | mf2= 01111001
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2= 121 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3= 225 | mf2= 01111001
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=   1 | mf2= 01111001
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=   1 | mf2= 01111001
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1=  98 | reg2 =121 | reg3=   1 | mf2= 00000000
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1=  98 | reg2 =121 | reg3=   1 | mf2= 00000000
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1=  98 | reg2 =121 | reg3=   1 | mf2= 01111001
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1=  98 | reg2 =121 | reg3=   1 | mf2= 01111001
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=   1 | mf2= 11111100
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=   1 | mf2= 11111100
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1=  98 | reg2 =219 | reg3=   9 | mf2= 00000010
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1=  98 | reg2 =219 | reg3=   9 | mf2= 00000010
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=   9 | mf2= 00000011
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=   9 | mf2= 00000011
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=   9 | mf2= 00000011
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=   9 | mf2= 00000011
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=   9 | mf2= 11011011
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=   9 | mf2= 11011011
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=  61 | mf2= 11111111
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=  61 | mf2= 11111111
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  60 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=  60 | mf2= 00000010
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  60 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=  60 | mf2= 00000010
# PC=  14 |instru = 1| beqz=0 | zero= 1 | m2entr1=  14 | m2ent2= 219 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3= 188 | mf2= 11011011
# PC=  14 |instru = 1| beqz=0 | zero= 1 | m2entr1=  15 | m2ent2= 219 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3= 188 | mf2= 11011011
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=   0 | mf2= 11011011
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=   0 | mf2= 11011011
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1=  61 | reg2 =219 | reg3=   0 | mf2= 00000000
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1=  61 | reg2 =219 | reg3=   0 | mf2= 00000000
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1=  61 | reg2 =219 | reg3=   0 | mf2= 11011011
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1=  61 | reg2 =219 | reg3=   0 | mf2= 11011011
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=   0 | mf2= 11111100
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=   0 | mf2= 11111100
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1=  61 | reg2 = 24 | reg3=   9 | mf2= 00000010
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1=  61 | reg2 = 24 | reg3=   9 | mf2= 00000010
# PC=  20 |instru = 0| beqz=0 | zero= 1 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=   9 | mf2= 00000011
# PC=  20 |instru = 0| beqz=0 | zero= 1 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=   9 | mf2= 00000011
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=   9 | mf2= 00000011
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=   9 | mf2= 00000011
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=   9 | mf2= 00011000
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=   9 | mf2= 00011000
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=  85 | mf2= 11111111
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=  85 | mf2= 11111111
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  84 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=  84 | mf2= 00000010
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  84 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=  84 | mf2= 00000010
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  24 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3= 212 | mf2= 00011000
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  24 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3= 212 | mf2= 00011000
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=   1 | mf2= 00011000
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=   1 | mf2= 00011000
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1=  85 | reg2 = 24 | reg3=   1 | mf2= 00000000
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1=  85 | reg2 = 24 | reg3=   1 | mf2= 00000000
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1=  85 | reg2 = 24 | reg3=   1 | mf2= 00011000
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1=  85 | reg2 = 24 | reg3=   1 | mf2= 00011000
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3=   1 | mf2= 11111100
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3=   1 | mf2= 11111100
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1=  85 | reg2 =109 | reg3=   9 | mf2= 00000010
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1=  85 | reg2 =109 | reg3=   9 | mf2= 00000010
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3=   9 | mf2= 00000011
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3=   9 | mf2= 00000011
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3=   9 | mf2= 00000011
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3=   9 | mf2= 00000011
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3=   9 | mf2= 01101101
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3=   9 | mf2= 01101101
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3= 194 | mf2= 11111111
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3= 194 | mf2= 11111111
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2= 193 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3= 193 | mf2= 00000010
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2= 193 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3= 193 | mf2= 00000010
# PC=  14 |instru = 1| beqz=0 | zero= 1 | m2entr1=  14 | m2ent2= 109 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3=  65 | mf2= 01101101
# PC=  14 |instru = 1| beqz=0 | zero= 1 | m2entr1=  15 | m2ent2= 109 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3=  65 | mf2= 01101101
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3=   0 | mf2= 01101101
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3=   0 | mf2= 01101101
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1= 194 | reg2 =109 | reg3=   0 | mf2= 00000000
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1= 194 | reg2 =109 | reg3=   0 | mf2= 00000000
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1= 194 | reg2 =109 | reg3=   0 | mf2= 01101101
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1= 194 | reg2 =109 | reg3=   0 | mf2= 01101101
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3=   0 | mf2= 11111100
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3=   0 | mf2= 11111100
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1= 194 | reg2 = 47 | reg3=   9 | mf2= 00000010
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1= 194 | reg2 = 47 | reg3=   9 | mf2= 00000010
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3=   9 | mf2= 00000011
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3=   9 | mf2= 00000011
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3=   9 | mf2= 00000011
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3=   9 | mf2= 00000011
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3=   9 | mf2= 00101111
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3=   9 | mf2= 00101111
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3= 241 | mf2= 11111111
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3= 241 | mf2= 11111111
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2= 240 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3= 240 | mf2= 00000010
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2= 240 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3= 240 | mf2= 00000010
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  47 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3= 112 | mf2= 00101111
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  47 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3= 112 | mf2= 00101111
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3=   1 | mf2= 00101111
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3=   1 | mf2= 00101111
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1= 241 | reg2 = 47 | reg3=   1 | mf2= 00000000
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1= 241 | reg2 = 47 | reg3=   1 | mf2= 00000000
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1= 241 | reg2 = 47 | reg3=   1 | mf2= 00101111
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1= 241 | reg2 = 47 | reg3=   1 | mf2= 00101111
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=   1 | mf2= 11111100
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=   1 | mf2= 11111100
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1= 241 | reg2 = 32 | reg3=   9 | mf2= 00000010
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1= 241 | reg2 = 32 | reg3=   9 | mf2= 00000010
# PC=  20 |instru = 0| beqz=0 | zero= 1 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=   9 | mf2= 00000011
# PC=  20 |instru = 0| beqz=0 | zero= 1 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=   9 | mf2= 00000011
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=   9 | mf2= 00000011
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=   9 | mf2= 00000011
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=   9 | mf2= 00100000
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=   9 | mf2= 00100000
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=  17 | mf2= 11111111
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=  17 | mf2= 11111111
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  16 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=  16 | mf2= 00000010
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  16 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=  16 | mf2= 00000010
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  32 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3= 144 | mf2= 00100000
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  32 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3= 144 | mf2= 00100000
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=   1 | mf2= 00100000
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=   1 | mf2= 00100000
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1=  17 | reg2 = 32 | reg3=   1 | mf2= 00000000
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1=  17 | reg2 = 32 | reg3=   1 | mf2= 00000000
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1=  17 | reg2 = 32 | reg3=   1 | mf2= 00100000
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1=  17 | reg2 = 32 | reg3=   1 | mf2= 00100000
# Compile of testenrisc.v was successful.
restart -f
# Loading work.testenrisc
run -all
# GetModuleFileName: Não foi possível encontrar o módulo especificado.
# 
# 
# PC=   0 |instru = 0| beqz=0 | zero= 1 | m2entr1=   0 | m2ent2=   3 | SelMux2= 0 || reg1=   0 | reg2 =  0 | reg3=   0 | mf2= 00000011 |E_inf=   0 | ULAop= 10 | fontU= 00 
# PC=   1 |instru = 0| beqz=0 | zero= 1 | m2entr1=   1 | m2ent2=   4 | SelMux2= 0 || reg1=   0 | reg2 =  0 | reg3=   0 | mf2= 00000011 |E_inf=   0 | ULAop= 10 | fontU= 00 
# PC=   1 |instru = 0| beqz=0 | zero= 1 | m2entr1=   1 | m2ent2=   3 | SelMux2= 0 || reg1=   0 | reg2 =  0 | reg3=   0 | mf2= 00000010 |E_inf=   0 | ULAop= 10 | fontU= 00 
# PC=   1 |instru = 0| beqz=0 | zero= 1 | m2entr1=   2 | m2ent2=   4 | SelMux2= 0 || reg1=   0 | reg2 =  0 | reg3=   0 | mf2= 00000010 |E_inf=   0 | ULAop= 10 | fontU= 00 
# PC=   2 |instru = 0| beqz=0 | zero= 1 | m2entr1=   2 | m2ent2=   2 | SelMux2= 0 || reg1=   0 | reg2 =  0 | reg3=   0 | mf2= 00000000 |E_inf=   0 | ULAop= 10 | fontU= 00 
# PC=   2 |instru = 0| beqz=0 | zero= 1 | m2entr1=   3 | m2ent2=   3 | SelMux2= 0 || reg1=   0 | reg2 =  0 | reg3=   0 | mf2= 00000000 |E_inf=   0 | ULAop= 10 | fontU= 00 
# PC=   3 |instru = 0| beqz=0 | zero= 1 | m2entr1=   3 | m2ent2=   4 | SelMux2= 0 || reg1=   0 | reg2 =  0 | reg3=   0 | mf2= 00000001 |E_inf=   0 | ULAop= 10 | fontU= 00 
# PC=   3 |instru = 0| beqz=0 | zero= 1 | m2entr1=   4 | m2ent2=   5 | SelMux2= 0 || reg1=   0 | reg2 =  0 | reg3=   0 | mf2= 00000001 |E_inf=   0 | ULAop= 10 | fontU= 00 
# PC=   4 |instru = 1| beqz=0 | zero= 0 | m2entr1=   4 | m2ent2=   0 | SelMux2= 0 || reg1=   0 | reg2 =  0 | reg3=   0 | mf2= 00000001 |E_inf=   0 | ULAop= 00 | fontU= 00 
# PC=   4 |instru = 1| beqz=0 | zero= 0 | m2entr1=   5 | m2ent2=   0 | SelMux2= 0 || reg1=   0 | reg2 =  0 | reg3=   0 | mf2= 00000001 |E_inf=   0 | ULAop= 00 | fontU= 00 
# PC=   5 |instru = 1| beqz=0 | zero= 1 | m2entr1=   5 | m2ent2=   1 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000000 |E_inf=   0 | ULAop= 00 | fontU= 00 
# PC=   5 |instru = 1| beqz=0 | zero= 1 | m2entr1=   6 | m2ent2=   1 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000000 |E_inf=   0 | ULAop= 00 | fontU= 00 
# PC=   6 |instru = 0| beqz=0 | zero= 0 | m2entr1=   6 | m2ent2=   2 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000110 |E_inf=   0 | ULAop= 00 | fontU= 01 
# PC=   6 |instru = 0| beqz=0 | zero= 0 | m2entr1=   7 | m2ent2=   3 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000110 |E_inf=   0 | ULAop= 00 | fontU= 01 
# PC=   7 |instru = 1| beqz=0 | zero= 0 | m2entr1=   7 | m2ent2=   6 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000011 |E_inf=   6 | ULAop= 00 | fontU= 00 
# PC=   7 |instru = 1| beqz=0 | zero= 0 | m2entr1=   8 | m2ent2=   6 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000011 |E_inf=   6 | ULAop= 00 | fontU= 00 
# PC=   8 |instru = 1| beqz=0 | zero= 0 | m2entr1=   8 | m2ent2=   0 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000001 |E_inf=   9 | ULAop= 00 | fontU= 00 
# PC=   8 |instru = 1| beqz=0 | zero= 0 | m2entr1=   9 | m2ent2=   0 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000001 |E_inf=   9 | ULAop= 00 | fontU= 00 
# PC=   9 |instru = 0| beqz=0 | zero= 1 | m2entr1=   9 | m2ent2=  12 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000011 |E_inf=   0 | ULAop= 10 | fontU= 00 
# PC=   9 |instru = 0| beqz=0 | zero= 1 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000011 |E_inf=   0 | ULAop= 10 | fontU= 00 
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000011 |E_inf=   0 | ULAop= 00 | fontU= 00 
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000011 |E_inf=   0 | ULAop= 00 | fontU= 00 
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000000 |E_inf=   1 | ULAop= 00 | fontU= 01 
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000000 |E_inf=   1 | ULAop= 00 | fontU= 01 
# PC=  12 |instru = 0| beqz=0 | zero= 1 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   1 | mf2= 11111111 |E_inf=   1 | ULAop= 00 | fontU= 01 
# PC=  12 |instru = 0| beqz=0 | zero= 1 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   1 | mf2= 11111111 |E_inf=   1 | ULAop= 00 | fontU= 01 
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=   0 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000010 |E_inf=   0 | ULAop= 00 | fontU= 00 
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=   0 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000010 |E_inf=   0 | ULAop= 00 | fontU= 00 
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=   0 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3= 128 | mf2= 00000000 |E_inf= 128 | ULAop= 01 | fontU= 10 
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=   0 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3= 128 | mf2= 00000000 |E_inf= 128 | ULAop= 01 | fontU= 10 
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   1 | mf2= 00000000 |E_inf=   1 | ULAop= 00 | fontU= 01 
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   1 | mf2= 00000000 |E_inf=   1 | ULAop= 00 | fontU= 01 
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   1 | mf2= 00000000 |E_inf=   1 | ULAop= 00 | fontU= 00 
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   1 | mf2= 00000000 |E_inf=   1 | ULAop= 00 | fontU= 00 
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   1 | mf2= 00000000 |E_inf=   1 | ULAop= 00 | fontU= 01 
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   1 | mf2= 00000000 |E_inf=   1 | ULAop= 00 | fontU= 01 
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   1 | mf2= 11111100 |E_inf=   1 | ULAop= 00 | fontU= 00 
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   1 | mf2= 11111100 |E_inf=   1 | ULAop= 00 | fontU= 00 
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1=   1 | reg2 =  1 | reg3=   9 | mf2= 00000010 |E_inf=   0 | ULAop= 00 | fontU= 00 
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1=   1 | reg2 =  1 | reg3=   9 | mf2= 00000010 |E_inf=   0 | ULAop= 00 | fontU= 00 
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   9 | mf2= 00000011 |E_inf=   1 | ULAop= 10 | fontU= 00 
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   9 | mf2= 00000011 |E_inf=   1 | ULAop= 10 | fontU= 00 
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   9 | mf2= 00000011 |E_inf=   9 | ULAop= 00 | fontU= 00 
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   9 | mf2= 00000011 |E_inf=   9 | ULAop= 00 | fontU= 00 
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   9 | mf2= 00000001 |E_inf=   1 | ULAop= 00 | fontU= 01 
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   9 | mf2= 00000001 |E_inf=   1 | ULAop= 00 | fontU= 01 
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   2 | mf2= 11111111 |E_inf=   2 | ULAop= 00 | fontU= 01 
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   2 | mf2= 11111111 |E_inf=   2 | ULAop= 00 | fontU= 01 
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=   1 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   1 | mf2= 00000010 |E_inf=   1 | ULAop= 00 | fontU= 00 
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=   1 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   1 | mf2= 00000010 |E_inf=   1 | ULAop= 00 | fontU= 00 
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=   1 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3= 129 | mf2= 00000001 |E_inf= 129 | ULAop= 01 | fontU= 10 
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=   1 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3= 129 | mf2= 00000001 |E_inf= 129 | ULAop= 01 | fontU= 10 
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   1 | mf2= 00000001 |E_inf=   1 | ULAop= 00 | fontU= 01 
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   1 | mf2= 00000001 |E_inf=   1 | ULAop= 00 | fontU= 01 
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1=   2 | reg2 =  1 | reg3=   1 | mf2= 00000000 |E_inf=   1 | ULAop= 00 | fontU= 00 
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1=   2 | reg2 =  1 | reg3=   1 | mf2= 00000000 |E_inf=   1 | ULAop= 00 | fontU= 00 
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1=   2 | reg2 =  1 | reg3=   1 | mf2= 00000001 |E_inf=   2 | ULAop= 00 | fontU= 01 
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1=   2 | reg2 =  1 | reg3=   1 | mf2= 00000001 |E_inf=   2 | ULAop= 00 | fontU= 01 
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   1 | mf2= 11111100 |E_inf=   1 | ULAop= 00 | fontU= 00 
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   1 | mf2= 11111100 |E_inf=   1 | ULAop= 00 | fontU= 00 
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1=   2 | reg2 =  3 | reg3=   9 | mf2= 00000010 |E_inf=   0 | ULAop= 00 | fontU= 00 
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1=   2 | reg2 =  3 | reg3=   9 | mf2= 00000010 |E_inf=   0 | ULAop= 00 | fontU= 00 
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   9 | mf2= 00000011 |E_inf=   3 | ULAop= 10 | fontU= 00 
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   9 | mf2= 00000011 |E_inf=   3 | ULAop= 10 | fontU= 00 
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   9 | mf2= 00000011 |E_inf=   9 | ULAop= 00 | fontU= 00 
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   9 | mf2= 00000011 |E_inf=   9 | ULAop= 00 | fontU= 00 
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   9 | mf2= 00000011 |E_inf=   2 | ULAop= 00 | fontU= 01 
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   9 | mf2= 00000011 |E_inf=   2 | ULAop= 00 | fontU= 01 
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   5 | mf2= 11111111 |E_inf=   5 | ULAop= 00 | fontU= 01 
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   5 | mf2= 11111111 |E_inf=   5 | ULAop= 00 | fontU= 01 
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=   4 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   4 | mf2= 00000010 |E_inf=   3 | ULAop= 00 | fontU= 00 
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=   4 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   4 | mf2= 00000010 |E_inf=   3 | ULAop= 00 | fontU= 00 
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=   3 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3= 132 | mf2= 00000011 |E_inf= 132 | ULAop= 01 | fontU= 10 
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=   3 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3= 132 | mf2= 00000011 |E_inf= 132 | ULAop= 01 | fontU= 10 
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   1 | mf2= 00000011 |E_inf=   2 | ULAop= 00 | fontU= 01 
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   1 | mf2= 00000011 |E_inf=   2 | ULAop= 00 | fontU= 01 
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1=   5 | reg2 =  3 | reg3=   1 | mf2= 00000000 |E_inf=   1 | ULAop= 00 | fontU= 00 
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1=   5 | reg2 =  3 | reg3=   1 | mf2= 00000000 |E_inf=   1 | ULAop= 00 | fontU= 00 
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1=   5 | reg2 =  3 | reg3=   1 | mf2= 00000011 |E_inf=   5 | ULAop= 00 | fontU= 01 
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1=   5 | reg2 =  3 | reg3=   1 | mf2= 00000011 |E_inf=   5 | ULAop= 00 | fontU= 01 
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=   1 | mf2= 11111100 |E_inf=   1 | ULAop= 00 | fontU= 00 
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=   1 | mf2= 11111100 |E_inf=   1 | ULAop= 00 | fontU= 00 
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1=   5 | reg2 =  8 | reg3=   9 | mf2= 00000010 |E_inf=   0 | ULAop= 00 | fontU= 00 
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1=   5 | reg2 =  8 | reg3=   9 | mf2= 00000010 |E_inf=   0 | ULAop= 00 | fontU= 00 
# PC=  20 |instru = 0| beqz=0 | zero= 1 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=   9 | mf2= 00000011 |E_inf=   8 | ULAop= 10 | fontU= 00 
# PC=  20 |instru = 0| beqz=0 | zero= 1 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=   9 | mf2= 00000011 |E_inf=   8 | ULAop= 10 | fontU= 00 
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=   9 | mf2= 00000011 |E_inf=   9 | ULAop= 00 | fontU= 00 
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=   9 | mf2= 00000011 |E_inf=   9 | ULAop= 00 | fontU= 00 
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=   9 | mf2= 00001000 |E_inf=   5 | ULAop= 00 | fontU= 01 
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=   9 | mf2= 00001000 |E_inf=   5 | ULAop= 00 | fontU= 01 
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=  13 | mf2= 11111111 |E_inf=  13 | ULAop= 00 | fontU= 01 
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=  13 | mf2= 11111111 |E_inf=  13 | ULAop= 00 | fontU= 01 
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  12 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=  12 | mf2= 00000010 |E_inf=   8 | ULAop= 00 | fontU= 00 
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  12 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=  12 | mf2= 00000010 |E_inf=   8 | ULAop= 00 | fontU= 00 
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=   8 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3= 140 | mf2= 00001000 |E_inf= 140 | ULAop= 01 | fontU= 10 
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=   8 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3= 140 | mf2= 00001000 |E_inf= 140 | ULAop= 01 | fontU= 10 
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=   1 | mf2= 00001000 |E_inf=   5 | ULAop= 00 | fontU= 01 
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=   1 | mf2= 00001000 |E_inf=   5 | ULAop= 00 | fontU= 01 
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1=  13 | reg2 =  8 | reg3=   1 | mf2= 00000000 |E_inf=   1 | ULAop= 00 | fontU= 00 
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1=  13 | reg2 =  8 | reg3=   1 | mf2= 00000000 |E_inf=   1 | ULAop= 00 | fontU= 00 
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1=  13 | reg2 =  8 | reg3=   1 | mf2= 00001000 |E_inf=  13 | ULAop= 00 | fontU= 01 
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1=  13 | reg2 =  8 | reg3=   1 | mf2= 00001000 |E_inf=  13 | ULAop= 00 | fontU= 01 
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=   1 | mf2= 11111100 |E_inf=   1 | ULAop= 00 | fontU= 00 
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=   1 | mf2= 11111100 |E_inf=   1 | ULAop= 00 | fontU= 00 
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1=  13 | reg2 = 21 | reg3=   9 | mf2= 00000010 |E_inf=   0 | ULAop= 00 | fontU= 00 
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1=  13 | reg2 = 21 | reg3=   9 | mf2= 00000010 |E_inf=   0 | ULAop= 00 | fontU= 00 
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=   9 | mf2= 00000011 |E_inf=  21 | ULAop= 10 | fontU= 00 
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=   9 | mf2= 00000011 |E_inf=  21 | ULAop= 10 | fontU= 00 
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=   9 | mf2= 00000011 |E_inf=   9 | ULAop= 00 | fontU= 00 
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=   9 | mf2= 00000011 |E_inf=   9 | ULAop= 00 | fontU= 00 
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=   9 | mf2= 00010101 |E_inf=  13 | ULAop= 00 | fontU= 01 
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=   9 | mf2= 00010101 |E_inf=  13 | ULAop= 00 | fontU= 01 
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=  34 | mf2= 11111111 |E_inf=  34 | ULAop= 00 | fontU= 01 
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=  34 | mf2= 11111111 |E_inf=  34 | ULAop= 00 | fontU= 01 
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  33 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=  33 | mf2= 00000010 |E_inf=  21 | ULAop= 00 | fontU= 00 
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  33 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=  33 | mf2= 00000010 |E_inf=  21 | ULAop= 00 | fontU= 00 
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  21 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3= 161 | mf2= 00010101 |E_inf= 161 | ULAop= 01 | fontU= 10 
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  21 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3= 161 | mf2= 00010101 |E_inf= 161 | ULAop= 01 | fontU= 10 
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=   1 | mf2= 00010101 |E_inf=  13 | ULAop= 00 | fontU= 01 
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=   1 | mf2= 00010101 |E_inf=  13 | ULAop= 00 | fontU= 01 
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1=  34 | reg2 = 21 | reg3=   1 | mf2= 00000000 |E_inf=   1 | ULAop= 00 | fontU= 00 
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1=  34 | reg2 = 21 | reg3=   1 | mf2= 00000000 |E_inf=   1 | ULAop= 00 | fontU= 00 
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1=  34 | reg2 = 21 | reg3=   1 | mf2= 00010101 |E_inf=  34 | ULAop= 00 | fontU= 01 
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1=  34 | reg2 = 21 | reg3=   1 | mf2= 00010101 |E_inf=  34 | ULAop= 00 | fontU= 01 
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=   1 | mf2= 11111100 |E_inf=   1 | ULAop= 00 | fontU= 00 
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=   1 | mf2= 11111100 |E_inf=   1 | ULAop= 00 | fontU= 00 
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1=  34 | reg2 = 55 | reg3=   9 | mf2= 00000010 |E_inf=   0 | ULAop= 00 | fontU= 00 
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1=  34 | reg2 = 55 | reg3=   9 | mf2= 00000010 |E_inf=   0 | ULAop= 00 | fontU= 00 
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=   9 | mf2= 00000011 |E_inf=  55 | ULAop= 10 | fontU= 00 
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=   9 | mf2= 00000011 |E_inf=  55 | ULAop= 10 | fontU= 00 
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=   9 | mf2= 00000011 |E_inf=   9 | ULAop= 00 | fontU= 00 
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=   9 | mf2= 00000011 |E_inf=   9 | ULAop= 00 | fontU= 00 
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=   9 | mf2= 00110111 |E_inf=  34 | ULAop= 00 | fontU= 01 
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=   9 | mf2= 00110111 |E_inf=  34 | ULAop= 00 | fontU= 01 
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=  89 | mf2= 11111111 |E_inf=  89 | ULAop= 00 | fontU= 01 
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=  89 | mf2= 11111111 |E_inf=  89 | ULAop= 00 | fontU= 01 
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  88 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=  88 | mf2= 00000010 |E_inf=  55 | ULAop= 00 | fontU= 00 
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  88 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=  88 | mf2= 00000010 |E_inf=  55 | ULAop= 00 | fontU= 00 
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  55 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3= 216 | mf2= 00110111 |E_inf= 216 | ULAop= 01 | fontU= 10 
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  55 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3= 216 | mf2= 00110111 |E_inf= 216 | ULAop= 01 | fontU= 10 
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=   1 | mf2= 00110111 |E_inf=  34 | ULAop= 00 | fontU= 01 
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=   1 | mf2= 00110111 |E_inf=  34 | ULAop= 00 | fontU= 01 
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1=  89 | reg2 = 55 | reg3=   1 | mf2= 00000000 |E_inf=   1 | ULAop= 00 | fontU= 00 
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1=  89 | reg2 = 55 | reg3=   1 | mf2= 00000000 |E_inf=   1 | ULAop= 00 | fontU= 00 
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1=  89 | reg2 = 55 | reg3=   1 | mf2= 00110111 |E_inf=  89 | ULAop= 00 | fontU= 01 
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1=  89 | reg2 = 55 | reg3=   1 | mf2= 00110111 |E_inf=  89 | ULAop= 00 | fontU= 01 
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3=   1 | mf2= 11111100 |E_inf=   1 | ULAop= 00 | fontU= 00 
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3=   1 | mf2= 11111100 |E_inf=   1 | ULAop= 00 | fontU= 00 
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1=  89 | reg2 =144 | reg3=   9 | mf2= 00000010 |E_inf=   0 | ULAop= 00 | fontU= 00 
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1=  89 | reg2 =144 | reg3=   9 | mf2= 00000010 |E_inf=   0 | ULAop= 00 | fontU= 00 
# PC=  20 |instru = 0| beqz=0 | zero= 1 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3=   9 | mf2= 00000011 |E_inf= 144 | ULAop= 10 | fontU= 00 
# PC=  20 |instru = 0| beqz=0 | zero= 1 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3=   9 | mf2= 00000011 |E_inf= 144 | ULAop= 10 | fontU= 00 
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3=   9 | mf2= 00000011 |E_inf=   9 | ULAop= 00 | fontU= 00 
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3=   9 | mf2= 00000011 |E_inf=   9 | ULAop= 00 | fontU= 00 
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3=   9 | mf2= 10010000 |E_inf=  89 | ULAop= 00 | fontU= 01 
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3=   9 | mf2= 10010000 |E_inf=  89 | ULAop= 00 | fontU= 01 
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3= 233 | mf2= 11111111 |E_inf= 233 | ULAop= 00 | fontU= 01 
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3= 233 | mf2= 11111111 |E_inf= 233 | ULAop= 00 | fontU= 01 
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2= 232 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3= 232 | mf2= 00000010 |E_inf= 144 | ULAop= 00 | fontU= 00 
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2= 232 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3= 232 | mf2= 00000010 |E_inf= 144 | ULAop= 00 | fontU= 00 
# PC=  14 |instru = 1| beqz=0 | zero= 1 | m2entr1=  14 | m2ent2= 144 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3= 104 | mf2= 10010000 |E_inf= 104 | ULAop= 01 | fontU= 10 
# PC=  14 |instru = 1| beqz=0 | zero= 1 | m2entr1=  15 | m2ent2= 144 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3= 104 | mf2= 10010000 |E_inf= 104 | ULAop= 01 | fontU= 10 
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3=   0 | mf2= 10010000 |E_inf=  89 | ULAop= 00 | fontU= 01 
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3=   0 | mf2= 10010000 |E_inf=  89 | ULAop= 00 | fontU= 01 
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1= 233 | reg2 =144 | reg3=   0 | mf2= 00000000 |E_inf=   0 | ULAop= 00 | fontU= 00 
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1= 233 | reg2 =144 | reg3=   0 | mf2= 00000000 |E_inf=   0 | ULAop= 00 | fontU= 00 
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1= 233 | reg2 =144 | reg3=   0 | mf2= 10010000 |E_inf= 233 | ULAop= 00 | fontU= 01 
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1= 233 | reg2 =144 | reg3=   0 | mf2= 10010000 |E_inf= 233 | ULAop= 00 | fontU= 01 
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=   0 | mf2= 11111100 |E_inf=   0 | ULAop= 00 | fontU= 00 
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=   0 | mf2= 11111100 |E_inf=   0 | ULAop= 00 | fontU= 00 
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1= 233 | reg2 =121 | reg3=   9 | mf2= 00000010 |E_inf=   0 | ULAop= 00 | fontU= 00 
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1= 233 | reg2 =121 | reg3=   9 | mf2= 00000010 |E_inf=   0 | ULAop= 00 | fontU= 00 
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=   9 | mf2= 00000011 |E_inf= 121 | ULAop= 10 | fontU= 00 
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=   9 | mf2= 00000011 |E_inf= 121 | ULAop= 10 | fontU= 00 
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=   9 | mf2= 00000011 |E_inf=   9 | ULAop= 00 | fontU= 00 
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=   9 | mf2= 00000011 |E_inf=   9 | ULAop= 00 | fontU= 00 
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=   9 | mf2= 01111001 |E_inf= 233 | ULAop= 00 | fontU= 01 
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=   9 | mf2= 01111001 |E_inf= 233 | ULAop= 00 | fontU= 01 
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=  98 | mf2= 11111111 |E_inf=  98 | ULAop= 00 | fontU= 01 
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=  98 | mf2= 11111111 |E_inf=  98 | ULAop= 00 | fontU= 01 
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  97 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=  97 | mf2= 00000010 |E_inf= 121 | ULAop= 00 | fontU= 00 
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  97 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=  97 | mf2= 00000010 |E_inf= 121 | ULAop= 00 | fontU= 00 
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2= 121 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3= 225 | mf2= 01111001 |E_inf= 225 | ULAop= 01 | fontU= 10 
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2= 121 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3= 225 | mf2= 01111001 |E_inf= 225 | ULAop= 01 | fontU= 10 
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=   1 | mf2= 01111001 |E_inf= 233 | ULAop= 00 | fontU= 01 
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=   1 | mf2= 01111001 |E_inf= 233 | ULAop= 00 | fontU= 01 
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1=  98 | reg2 =121 | reg3=   1 | mf2= 00000000 |E_inf=   1 | ULAop= 00 | fontU= 00 
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1=  98 | reg2 =121 | reg3=   1 | mf2= 00000000 |E_inf=   1 | ULAop= 00 | fontU= 00 
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1=  98 | reg2 =121 | reg3=   1 | mf2= 01111001 |E_inf=  98 | ULAop= 00 | fontU= 01 
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1=  98 | reg2 =121 | reg3=   1 | mf2= 01111001 |E_inf=  98 | ULAop= 00 | fontU= 01 
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=   1 | mf2= 11111100 |E_inf=   1 | ULAop= 00 | fontU= 00 
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=   1 | mf2= 11111100 |E_inf=   1 | ULAop= 00 | fontU= 00 
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1=  98 | reg2 =219 | reg3=   9 | mf2= 00000010 |E_inf=   0 | ULAop= 00 | fontU= 00 
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1=  98 | reg2 =219 | reg3=   9 | mf2= 00000010 |E_inf=   0 | ULAop= 00 | fontU= 00 
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=   9 | mf2= 00000011 |E_inf= 219 | ULAop= 10 | fontU= 00 
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=   9 | mf2= 00000011 |E_inf= 219 | ULAop= 10 | fontU= 00 
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=   9 | mf2= 00000011 |E_inf=   9 | ULAop= 00 | fontU= 00 
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=   9 | mf2= 00000011 |E_inf=   9 | ULAop= 00 | fontU= 00 
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=   9 | mf2= 11011011 |E_inf=  98 | ULAop= 00 | fontU= 01 
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=   9 | mf2= 11011011 |E_inf=  98 | ULAop= 00 | fontU= 01 
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=  61 | mf2= 11111111 |E_inf=  61 | ULAop= 00 | fontU= 01 
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=  61 | mf2= 11111111 |E_inf=  61 | ULAop= 00 | fontU= 01 
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  60 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=  60 | mf2= 00000010 |E_inf= 219 | ULAop= 00 | fontU= 00 
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  60 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=  60 | mf2= 00000010 |E_inf= 219 | ULAop= 00 | fontU= 00 
# PC=  14 |instru = 1| beqz=0 | zero= 1 | m2entr1=  14 | m2ent2= 219 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3= 188 | mf2= 11011011 |E_inf= 188 | ULAop= 01 | fontU= 10 
# PC=  14 |instru = 1| beqz=0 | zero= 1 | m2entr1=  15 | m2ent2= 219 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3= 188 | mf2= 11011011 |E_inf= 188 | ULAop= 01 | fontU= 10 
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=   0 | mf2= 11011011 |E_inf=  98 | ULAop= 00 | fontU= 01 
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=   0 | mf2= 11011011 |E_inf=  98 | ULAop= 00 | fontU= 01 
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1=  61 | reg2 =219 | reg3=   0 | mf2= 00000000 |E_inf=   0 | ULAop= 00 | fontU= 00 
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1=  61 | reg2 =219 | reg3=   0 | mf2= 00000000 |E_inf=   0 | ULAop= 00 | fontU= 00 
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1=  61 | reg2 =219 | reg3=   0 | mf2= 11011011 |E_inf=  61 | ULAop= 00 | fontU= 01 
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1=  61 | reg2 =219 | reg3=   0 | mf2= 11011011 |E_inf=  61 | ULAop= 00 | fontU= 01 
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=   0 | mf2= 11111100 |E_inf=   0 | ULAop= 00 | fontU= 00 
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=   0 | mf2= 11111100 |E_inf=   0 | ULAop= 00 | fontU= 00 
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1=  61 | reg2 = 24 | reg3=   9 | mf2= 00000010 |E_inf=   0 | ULAop= 00 | fontU= 00 
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1=  61 | reg2 = 24 | reg3=   9 | mf2= 00000010 |E_inf=   0 | ULAop= 00 | fontU= 00 
# PC=  20 |instru = 0| beqz=0 | zero= 1 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=   9 | mf2= 00000011 |E_inf=  24 | ULAop= 10 | fontU= 00 
# PC=  20 |instru = 0| beqz=0 | zero= 1 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=   9 | mf2= 00000011 |E_inf=  24 | ULAop= 10 | fontU= 00 
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=   9 | mf2= 00000011 |E_inf=   9 | ULAop= 00 | fontU= 00 
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=   9 | mf2= 00000011 |E_inf=   9 | ULAop= 00 | fontU= 00 
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=   9 | mf2= 00011000 |E_inf=  61 | ULAop= 00 | fontU= 01 
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=   9 | mf2= 00011000 |E_inf=  61 | ULAop= 00 | fontU= 01 
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=  85 | mf2= 11111111 |E_inf=  85 | ULAop= 00 | fontU= 01 
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=  85 | mf2= 11111111 |E_inf=  85 | ULAop= 00 | fontU= 01 
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  84 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=  84 | mf2= 00000010 |E_inf=  24 | ULAop= 00 | fontU= 00 
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  84 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=  84 | mf2= 00000010 |E_inf=  24 | ULAop= 00 | fontU= 00 
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  24 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3= 212 | mf2= 00011000 |E_inf= 212 | ULAop= 01 | fontU= 10 
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  24 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3= 212 | mf2= 00011000 |E_inf= 212 | ULAop= 01 | fontU= 10 
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=   1 | mf2= 00011000 |E_inf=  61 | ULAop= 00 | fontU= 01 
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=   1 | mf2= 00011000 |E_inf=  61 | ULAop= 00 | fontU= 01 
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1=  85 | reg2 = 24 | reg3=   1 | mf2= 00000000 |E_inf=   1 | ULAop= 00 | fontU= 00 
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1=  85 | reg2 = 24 | reg3=   1 | mf2= 00000000 |E_inf=   1 | ULAop= 00 | fontU= 00 
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1=  85 | reg2 = 24 | reg3=   1 | mf2= 00011000 |E_inf=  85 | ULAop= 00 | fontU= 01 
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1=  85 | reg2 = 24 | reg3=   1 | mf2= 00011000 |E_inf=  85 | ULAop= 00 | fontU= 01 
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3=   1 | mf2= 11111100 |E_inf=   1 | ULAop= 00 | fontU= 00 
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3=   1 | mf2= 11111100 |E_inf=   1 | ULAop= 00 | fontU= 00 
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1=  85 | reg2 =109 | reg3=   9 | mf2= 00000010 |E_inf=   0 | ULAop= 00 | fontU= 00 
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1=  85 | reg2 =109 | reg3=   9 | mf2= 00000010 |E_inf=   0 | ULAop= 00 | fontU= 00 
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3=   9 | mf2= 00000011 |E_inf= 109 | ULAop= 10 | fontU= 00 
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3=   9 | mf2= 00000011 |E_inf= 109 | ULAop= 10 | fontU= 00 
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3=   9 | mf2= 00000011 |E_inf=   9 | ULAop= 00 | fontU= 00 
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3=   9 | mf2= 00000011 |E_inf=   9 | ULAop= 00 | fontU= 00 
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3=   9 | mf2= 01101101 |E_inf=  85 | ULAop= 00 | fontU= 01 
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3=   9 | mf2= 01101101 |E_inf=  85 | ULAop= 00 | fontU= 01 
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3= 194 | mf2= 11111111 |E_inf= 194 | ULAop= 00 | fontU= 01 
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3= 194 | mf2= 11111111 |E_inf= 194 | ULAop= 00 | fontU= 01 
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2= 193 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3= 193 | mf2= 00000010 |E_inf= 109 | ULAop= 00 | fontU= 00 
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2= 193 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3= 193 | mf2= 00000010 |E_inf= 109 | ULAop= 00 | fontU= 00 
# PC=  14 |instru = 1| beqz=0 | zero= 1 | m2entr1=  14 | m2ent2= 109 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3=  65 | mf2= 01101101 |E_inf=  65 | ULAop= 01 | fontU= 10 
# PC=  14 |instru = 1| beqz=0 | zero= 1 | m2entr1=  15 | m2ent2= 109 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3=  65 | mf2= 01101101 |E_inf=  65 | ULAop= 01 | fontU= 10 
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3=   0 | mf2= 01101101 |E_inf=  85 | ULAop= 00 | fontU= 01 
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3=   0 | mf2= 01101101 |E_inf=  85 | ULAop= 00 | fontU= 01 
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1= 194 | reg2 =109 | reg3=   0 | mf2= 00000000 |E_inf=   0 | ULAop= 00 | fontU= 00 
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1= 194 | reg2 =109 | reg3=   0 | mf2= 00000000 |E_inf=   0 | ULAop= 00 | fontU= 00 
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1= 194 | reg2 =109 | reg3=   0 | mf2= 01101101 |E_inf= 194 | ULAop= 00 | fontU= 01 
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1= 194 | reg2 =109 | reg3=   0 | mf2= 01101101 |E_inf= 194 | ULAop= 00 | fontU= 01 
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3=   0 | mf2= 11111100 |E_inf=   0 | ULAop= 00 | fontU= 00 
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3=   0 | mf2= 11111100 |E_inf=   0 | ULAop= 00 | fontU= 00 
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1= 194 | reg2 = 47 | reg3=   9 | mf2= 00000010 |E_inf=   0 | ULAop= 00 | fontU= 00 
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1= 194 | reg2 = 47 | reg3=   9 | mf2= 00000010 |E_inf=   0 | ULAop= 00 | fontU= 00 
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3=   9 | mf2= 00000011 |E_inf=  47 | ULAop= 10 | fontU= 00 
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3=   9 | mf2= 00000011 |E_inf=  47 | ULAop= 10 | fontU= 00 
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3=   9 | mf2= 00000011 |E_inf=   9 | ULAop= 00 | fontU= 00 
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3=   9 | mf2= 00000011 |E_inf=   9 | ULAop= 00 | fontU= 00 
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3=   9 | mf2= 00101111 |E_inf= 194 | ULAop= 00 | fontU= 01 
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3=   9 | mf2= 00101111 |E_inf= 194 | ULAop= 00 | fontU= 01 
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3= 241 | mf2= 11111111 |E_inf= 241 | ULAop= 00 | fontU= 01 
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3= 241 | mf2= 11111111 |E_inf= 241 | ULAop= 00 | fontU= 01 
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2= 240 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3= 240 | mf2= 00000010 |E_inf=  47 | ULAop= 00 | fontU= 00 
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2= 240 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3= 240 | mf2= 00000010 |E_inf=  47 | ULAop= 00 | fontU= 00 
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  47 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3= 112 | mf2= 00101111 |E_inf= 112 | ULAop= 01 | fontU= 10 
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  47 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3= 112 | mf2= 00101111 |E_inf= 112 | ULAop= 01 | fontU= 10 
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3=   1 | mf2= 00101111 |E_inf= 194 | ULAop= 00 | fontU= 01 
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3=   1 | mf2= 00101111 |E_inf= 194 | ULAop= 00 | fontU= 01 
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1= 241 | reg2 = 47 | reg3=   1 | mf2= 00000000 |E_inf=   1 | ULAop= 00 | fontU= 00 
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1= 241 | reg2 = 47 | reg3=   1 | mf2= 00000000 |E_inf=   1 | ULAop= 00 | fontU= 00 
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1= 241 | reg2 = 47 | reg3=   1 | mf2= 00101111 |E_inf= 241 | ULAop= 00 | fontU= 01 
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1= 241 | reg2 = 47 | reg3=   1 | mf2= 00101111 |E_inf= 241 | ULAop= 00 | fontU= 01 
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=   1 | mf2= 11111100 |E_inf=   1 | ULAop= 00 | fontU= 00 
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=   1 | mf2= 11111100 |E_inf=   1 | ULAop= 00 | fontU= 00 
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1= 241 | reg2 = 32 | reg3=   9 | mf2= 00000010 |E_inf=   0 | ULAop= 00 | fontU= 00 
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1= 241 | reg2 = 32 | reg3=   9 | mf2= 00000010 |E_inf=   0 | ULAop= 00 | fontU= 00 
# PC=  20 |instru = 0| beqz=0 | zero= 1 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=   9 | mf2= 00000011 |E_inf=  32 | ULAop= 10 | fontU= 00 
# PC=  20 |instru = 0| beqz=0 | zero= 1 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=   9 | mf2= 00000011 |E_inf=  32 | ULAop= 10 | fontU= 00 
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=   9 | mf2= 00000011 |E_inf=   9 | ULAop= 00 | fontU= 00 
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=   9 | mf2= 00000011 |E_inf=   9 | ULAop= 00 | fontU= 00 
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=   9 | mf2= 00100000 |E_inf= 241 | ULAop= 00 | fontU= 01 
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=   9 | mf2= 00100000 |E_inf= 241 | ULAop= 00 | fontU= 01 
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=  17 | mf2= 11111111 |E_inf=  17 | ULAop= 00 | fontU= 01 
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=  17 | mf2= 11111111 |E_inf=  17 | ULAop= 00 | fontU= 01 
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  16 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=  16 | mf2= 00000010 |E_inf=  32 | ULAop= 00 | fontU= 00 
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  16 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=  16 | mf2= 00000010 |E_inf=  32 | ULAop= 00 | fontU= 00 
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  32 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3= 144 | mf2= 00100000 |E_inf= 144 | ULAop= 01 | fontU= 10 
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  32 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3= 144 | mf2= 00100000 |E_inf= 144 | ULAop= 01 | fontU= 10 
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=   1 | mf2= 00100000 |E_inf= 241 | ULAop= 00 | fontU= 01 
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=   1 | mf2= 00100000 |E_inf= 241 | ULAop= 00 | fontU= 01 
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1=  17 | reg2 = 32 | reg3=   1 | mf2= 00000000 |E_inf=   1 | ULAop= 00 | fontU= 00 
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1=  17 | reg2 = 32 | reg3=   1 | mf2= 00000000 |E_inf=   1 | ULAop= 00 | fontU= 00 
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1=  17 | reg2 = 32 | reg3=   1 | mf2= 00100000 |E_inf=  17 | ULAop= 00 | fontU= 01 
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1=  17 | reg2 = 32 | reg3=   1 | mf2= 00100000 |E_inf=  17 | ULAop= 00 | fontU= 01 
# Compile of testenrisc.v was successful.
restart -f
# Loading work.testenrisc
run -all
# GetModuleFileName: Não foi possível encontrar o módulo especificado.
# 
# 
# PC=   0 |instru = 0| beqz=0 | zero= 1 | m2entr1=   0 | m2ent2=   3 | SelMux2= 0 || reg1=   0 | reg2 =  0 | reg3=   0 | mf2= 00000011 |E_inf=   0 | ULAop= 10 | fontU= 00 | Res = 00000000
# PC=   1 |instru = 0| beqz=0 | zero= 1 | m2entr1=   1 | m2ent2=   4 | SelMux2= 0 || reg1=   0 | reg2 =  0 | reg3=   0 | mf2= 00000011 |E_inf=   0 | ULAop= 10 | fontU= 00 | Res = 00000000
# PC=   1 |instru = 0| beqz=0 | zero= 1 | m2entr1=   1 | m2ent2=   3 | SelMux2= 0 || reg1=   0 | reg2 =  0 | reg3=   0 | mf2= 00000010 |E_inf=   0 | ULAop= 10 | fontU= 00 | Res = 00000000
# PC=   1 |instru = 0| beqz=0 | zero= 1 | m2entr1=   2 | m2ent2=   4 | SelMux2= 0 || reg1=   0 | reg2 =  0 | reg3=   0 | mf2= 00000010 |E_inf=   0 | ULAop= 10 | fontU= 00 | Res = 00000000
# PC=   2 |instru = 0| beqz=0 | zero= 1 | m2entr1=   2 | m2ent2=   2 | SelMux2= 0 || reg1=   0 | reg2 =  0 | reg3=   0 | mf2= 00000000 |E_inf=   0 | ULAop= 10 | fontU= 00 | Res = 00000000
# PC=   2 |instru = 0| beqz=0 | zero= 1 | m2entr1=   3 | m2ent2=   3 | SelMux2= 0 || reg1=   0 | reg2 =  0 | reg3=   0 | mf2= 00000000 |E_inf=   0 | ULAop= 10 | fontU= 00 | Res = 00000000
# PC=   3 |instru = 0| beqz=0 | zero= 1 | m2entr1=   3 | m2ent2=   4 | SelMux2= 0 || reg1=   0 | reg2 =  0 | reg3=   0 | mf2= 00000001 |E_inf=   0 | ULAop= 10 | fontU= 00 | Res = 00000000
# PC=   3 |instru = 0| beqz=0 | zero= 1 | m2entr1=   4 | m2ent2=   5 | SelMux2= 0 || reg1=   0 | reg2 =  0 | reg3=   0 | mf2= 00000001 |E_inf=   0 | ULAop= 10 | fontU= 00 | Res = 00000000
# PC=   4 |instru = 1| beqz=0 | zero= 0 | m2entr1=   4 | m2ent2=   0 | SelMux2= 0 || reg1=   0 | reg2 =  0 | reg3=   0 | mf2= 00000001 |E_inf=   0 | ULAop= 00 | fontU= 00 | Res = 00000001
# PC=   4 |instru = 1| beqz=0 | zero= 0 | m2entr1=   5 | m2ent2=   0 | SelMux2= 0 || reg1=   0 | reg2 =  0 | reg3=   0 | mf2= 00000001 |E_inf=   0 | ULAop= 00 | fontU= 00 | Res = 00000001
# PC=   5 |instru = 1| beqz=0 | zero= 1 | m2entr1=   5 | m2ent2=   1 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000000 |E_inf=   0 | ULAop= 00 | fontU= 00 | Res = 00000000
# PC=   5 |instru = 1| beqz=0 | zero= 1 | m2entr1=   6 | m2ent2=   1 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000000 |E_inf=   0 | ULAop= 00 | fontU= 00 | Res = 00000000
# PC=   6 |instru = 0| beqz=0 | zero= 0 | m2entr1=   6 | m2ent2=   2 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000110 |E_inf=   0 | ULAop= 00 | fontU= 01 | Res = 00000110
# PC=   6 |instru = 0| beqz=0 | zero= 0 | m2entr1=   7 | m2ent2=   3 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000110 |E_inf=   0 | ULAop= 00 | fontU= 01 | Res = 00000110
# PC=   7 |instru = 1| beqz=0 | zero= 0 | m2entr1=   7 | m2ent2=   6 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000011 |E_inf=   6 | ULAop= 00 | fontU= 00 | Res = 00001001
# PC=   7 |instru = 1| beqz=0 | zero= 0 | m2entr1=   8 | m2ent2=   6 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000011 |E_inf=   6 | ULAop= 00 | fontU= 00 | Res = 00001001
# PC=   8 |instru = 1| beqz=0 | zero= 0 | m2entr1=   8 | m2ent2=   0 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000001 |E_inf=   9 | ULAop= 00 | fontU= 00 | Res = 00001010
# PC=   8 |instru = 1| beqz=0 | zero= 0 | m2entr1=   9 | m2ent2=   0 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000001 |E_inf=   9 | ULAop= 00 | fontU= 00 | Res = 00001010
# PC=   9 |instru = 0| beqz=0 | zero= 1 | m2entr1=   9 | m2ent2=  12 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000011 |E_inf=   0 | ULAop= 10 | fontU= 00 | Res = 00000000
# PC=   9 |instru = 0| beqz=0 | zero= 1 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000011 |E_inf=   0 | ULAop= 10 | fontU= 00 | Res = 00000000
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000011 |E_inf=   0 | ULAop= 00 | fontU= 00 | Res = 00000011
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000011 |E_inf=   0 | ULAop= 00 | fontU= 00 | Res = 00000011
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000000 |E_inf=   1 | ULAop= 00 | fontU= 01 | Res = 00000001
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000000 |E_inf=   1 | ULAop= 00 | fontU= 01 | Res = 00000001
# PC=  12 |instru = 0| beqz=0 | zero= 1 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   1 | mf2= 11111111 |E_inf=   1 | ULAop= 00 | fontU= 01 | Res = 00000000
# PC=  12 |instru = 0| beqz=0 | zero= 1 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   1 | mf2= 11111111 |E_inf=   1 | ULAop= 00 | fontU= 01 | Res = 00000000
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=   0 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000010 |E_inf=   0 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=   0 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000010 |E_inf=   0 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=   0 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3= 128 | mf2= 00000000 |E_inf= 128 | ULAop= 01 | fontU= 10 | Res = 00000001
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=   0 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3= 128 | mf2= 00000000 |E_inf= 128 | ULAop= 01 | fontU= 10 | Res = 00000001
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   1 | mf2= 00000000 |E_inf=   1 | ULAop= 00 | fontU= 01 | Res = 00000001
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   1 | mf2= 00000000 |E_inf=   1 | ULAop= 00 | fontU= 01 | Res = 00000001
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   1 | mf2= 00000000 |E_inf=   1 | ULAop= 00 | fontU= 00 | Res = 00000100
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   1 | mf2= 00000000 |E_inf=   1 | ULAop= 00 | fontU= 00 | Res = 00000100
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   1 | mf2= 00000000 |E_inf=   1 | ULAop= 00 | fontU= 01 | Res = 00000001
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   1 | mf2= 00000000 |E_inf=   1 | ULAop= 00 | fontU= 01 | Res = 00000001
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   1 | mf2= 11111100 |E_inf=   1 | ULAop= 00 | fontU= 00 | Res = 11111101
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   1 | mf2= 11111100 |E_inf=   1 | ULAop= 00 | fontU= 00 | Res = 11111101
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1=   1 | reg2 =  1 | reg3=   9 | mf2= 00000010 |E_inf=   0 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1=   1 | reg2 =  1 | reg3=   9 | mf2= 00000010 |E_inf=   0 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   9 | mf2= 00000011 |E_inf=   1 | ULAop= 10 | fontU= 00 | Res = 00000001
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   9 | mf2= 00000011 |E_inf=   1 | ULAop= 10 | fontU= 00 | Res = 00000001
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   9 | mf2= 00000011 |E_inf=   9 | ULAop= 00 | fontU= 00 | Res = 00001100
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   9 | mf2= 00000011 |E_inf=   9 | ULAop= 00 | fontU= 00 | Res = 00001100
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   9 | mf2= 00000001 |E_inf=   1 | ULAop= 00 | fontU= 01 | Res = 00000010
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   9 | mf2= 00000001 |E_inf=   1 | ULAop= 00 | fontU= 01 | Res = 00000010
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   2 | mf2= 11111111 |E_inf=   2 | ULAop= 00 | fontU= 01 | Res = 00000001
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   2 | mf2= 11111111 |E_inf=   2 | ULAop= 00 | fontU= 01 | Res = 00000001
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=   1 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   1 | mf2= 00000010 |E_inf=   1 | ULAop= 00 | fontU= 00 | Res = 00000011
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=   1 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   1 | mf2= 00000010 |E_inf=   1 | ULAop= 00 | fontU= 00 | Res = 00000011
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=   1 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3= 129 | mf2= 00000001 |E_inf= 129 | ULAop= 01 | fontU= 10 | Res = 00000001
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=   1 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3= 129 | mf2= 00000001 |E_inf= 129 | ULAop= 01 | fontU= 10 | Res = 00000001
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   1 | mf2= 00000001 |E_inf=   1 | ULAop= 00 | fontU= 01 | Res = 00000010
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   1 | mf2= 00000001 |E_inf=   1 | ULAop= 00 | fontU= 01 | Res = 00000010
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1=   2 | reg2 =  1 | reg3=   1 | mf2= 00000000 |E_inf=   1 | ULAop= 00 | fontU= 00 | Res = 00000100
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1=   2 | reg2 =  1 | reg3=   1 | mf2= 00000000 |E_inf=   1 | ULAop= 00 | fontU= 00 | Res = 00000100
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1=   2 | reg2 =  1 | reg3=   1 | mf2= 00000001 |E_inf=   2 | ULAop= 00 | fontU= 01 | Res = 00000011
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1=   2 | reg2 =  1 | reg3=   1 | mf2= 00000001 |E_inf=   2 | ULAop= 00 | fontU= 01 | Res = 00000011
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   1 | mf2= 11111100 |E_inf=   1 | ULAop= 00 | fontU= 00 | Res = 11111101
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   1 | mf2= 11111100 |E_inf=   1 | ULAop= 00 | fontU= 00 | Res = 11111101
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1=   2 | reg2 =  3 | reg3=   9 | mf2= 00000010 |E_inf=   0 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1=   2 | reg2 =  3 | reg3=   9 | mf2= 00000010 |E_inf=   0 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   9 | mf2= 00000011 |E_inf=   3 | ULAop= 10 | fontU= 00 | Res = 00000011
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   9 | mf2= 00000011 |E_inf=   3 | ULAop= 10 | fontU= 00 | Res = 00000011
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   9 | mf2= 00000011 |E_inf=   9 | ULAop= 00 | fontU= 00 | Res = 00001100
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   9 | mf2= 00000011 |E_inf=   9 | ULAop= 00 | fontU= 00 | Res = 00001100
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   9 | mf2= 00000011 |E_inf=   2 | ULAop= 00 | fontU= 01 | Res = 00000101
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   9 | mf2= 00000011 |E_inf=   2 | ULAop= 00 | fontU= 01 | Res = 00000101
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   5 | mf2= 11111111 |E_inf=   5 | ULAop= 00 | fontU= 01 | Res = 00000100
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   5 | mf2= 11111111 |E_inf=   5 | ULAop= 00 | fontU= 01 | Res = 00000100
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=   4 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   4 | mf2= 00000010 |E_inf=   3 | ULAop= 00 | fontU= 00 | Res = 00000101
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=   4 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   4 | mf2= 00000010 |E_inf=   3 | ULAop= 00 | fontU= 00 | Res = 00000101
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=   3 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3= 132 | mf2= 00000011 |E_inf= 132 | ULAop= 01 | fontU= 10 | Res = 00000001
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=   3 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3= 132 | mf2= 00000011 |E_inf= 132 | ULAop= 01 | fontU= 10 | Res = 00000001
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   1 | mf2= 00000011 |E_inf=   2 | ULAop= 00 | fontU= 01 | Res = 00000101
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   1 | mf2= 00000011 |E_inf=   2 | ULAop= 00 | fontU= 01 | Res = 00000101
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1=   5 | reg2 =  3 | reg3=   1 | mf2= 00000000 |E_inf=   1 | ULAop= 00 | fontU= 00 | Res = 00000100
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1=   5 | reg2 =  3 | reg3=   1 | mf2= 00000000 |E_inf=   1 | ULAop= 00 | fontU= 00 | Res = 00000100
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1=   5 | reg2 =  3 | reg3=   1 | mf2= 00000011 |E_inf=   5 | ULAop= 00 | fontU= 01 | Res = 00001000
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1=   5 | reg2 =  3 | reg3=   1 | mf2= 00000011 |E_inf=   5 | ULAop= 00 | fontU= 01 | Res = 00001000
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=   1 | mf2= 11111100 |E_inf=   1 | ULAop= 00 | fontU= 00 | Res = 11111101
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=   1 | mf2= 11111100 |E_inf=   1 | ULAop= 00 | fontU= 00 | Res = 11111101
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1=   5 | reg2 =  8 | reg3=   9 | mf2= 00000010 |E_inf=   0 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1=   5 | reg2 =  8 | reg3=   9 | mf2= 00000010 |E_inf=   0 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  20 |instru = 0| beqz=0 | zero= 1 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=   9 | mf2= 00000011 |E_inf=   8 | ULAop= 10 | fontU= 00 | Res = 00000000
# PC=  20 |instru = 0| beqz=0 | zero= 1 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=   9 | mf2= 00000011 |E_inf=   8 | ULAop= 10 | fontU= 00 | Res = 00000000
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=   9 | mf2= 00000011 |E_inf=   9 | ULAop= 00 | fontU= 00 | Res = 00001100
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=   9 | mf2= 00000011 |E_inf=   9 | ULAop= 00 | fontU= 00 | Res = 00001100
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=   9 | mf2= 00001000 |E_inf=   5 | ULAop= 00 | fontU= 01 | Res = 00001101
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=   9 | mf2= 00001000 |E_inf=   5 | ULAop= 00 | fontU= 01 | Res = 00001101
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=  13 | mf2= 11111111 |E_inf=  13 | ULAop= 00 | fontU= 01 | Res = 00001100
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=  13 | mf2= 11111111 |E_inf=  13 | ULAop= 00 | fontU= 01 | Res = 00001100
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  12 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=  12 | mf2= 00000010 |E_inf=   8 | ULAop= 00 | fontU= 00 | Res = 00001010
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  12 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=  12 | mf2= 00000010 |E_inf=   8 | ULAop= 00 | fontU= 00 | Res = 00001010
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=   8 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3= 140 | mf2= 00001000 |E_inf= 140 | ULAop= 01 | fontU= 10 | Res = 00000001
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=   8 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3= 140 | mf2= 00001000 |E_inf= 140 | ULAop= 01 | fontU= 10 | Res = 00000001
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=   1 | mf2= 00001000 |E_inf=   5 | ULAop= 00 | fontU= 01 | Res = 00001101
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=   1 | mf2= 00001000 |E_inf=   5 | ULAop= 00 | fontU= 01 | Res = 00001101
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1=  13 | reg2 =  8 | reg3=   1 | mf2= 00000000 |E_inf=   1 | ULAop= 00 | fontU= 00 | Res = 00000100
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1=  13 | reg2 =  8 | reg3=   1 | mf2= 00000000 |E_inf=   1 | ULAop= 00 | fontU= 00 | Res = 00000100
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1=  13 | reg2 =  8 | reg3=   1 | mf2= 00001000 |E_inf=  13 | ULAop= 00 | fontU= 01 | Res = 00010101
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1=  13 | reg2 =  8 | reg3=   1 | mf2= 00001000 |E_inf=  13 | ULAop= 00 | fontU= 01 | Res = 00010101
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=   1 | mf2= 11111100 |E_inf=   1 | ULAop= 00 | fontU= 00 | Res = 11111101
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=   1 | mf2= 11111100 |E_inf=   1 | ULAop= 00 | fontU= 00 | Res = 11111101
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1=  13 | reg2 = 21 | reg3=   9 | mf2= 00000010 |E_inf=   0 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1=  13 | reg2 = 21 | reg3=   9 | mf2= 00000010 |E_inf=   0 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=   9 | mf2= 00000011 |E_inf=  21 | ULAop= 10 | fontU= 00 | Res = 00000001
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=   9 | mf2= 00000011 |E_inf=  21 | ULAop= 10 | fontU= 00 | Res = 00000001
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=   9 | mf2= 00000011 |E_inf=   9 | ULAop= 00 | fontU= 00 | Res = 00001100
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=   9 | mf2= 00000011 |E_inf=   9 | ULAop= 00 | fontU= 00 | Res = 00001100
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=   9 | mf2= 00010101 |E_inf=  13 | ULAop= 00 | fontU= 01 | Res = 00100010
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=   9 | mf2= 00010101 |E_inf=  13 | ULAop= 00 | fontU= 01 | Res = 00100010
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=  34 | mf2= 11111111 |E_inf=  34 | ULAop= 00 | fontU= 01 | Res = 00100001
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=  34 | mf2= 11111111 |E_inf=  34 | ULAop= 00 | fontU= 01 | Res = 00100001
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  33 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=  33 | mf2= 00000010 |E_inf=  21 | ULAop= 00 | fontU= 00 | Res = 00010111
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  33 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=  33 | mf2= 00000010 |E_inf=  21 | ULAop= 00 | fontU= 00 | Res = 00010111
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  21 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3= 161 | mf2= 00010101 |E_inf= 161 | ULAop= 01 | fontU= 10 | Res = 00000001
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  21 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3= 161 | mf2= 00010101 |E_inf= 161 | ULAop= 01 | fontU= 10 | Res = 00000001
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=   1 | mf2= 00010101 |E_inf=  13 | ULAop= 00 | fontU= 01 | Res = 00100010
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=   1 | mf2= 00010101 |E_inf=  13 | ULAop= 00 | fontU= 01 | Res = 00100010
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1=  34 | reg2 = 21 | reg3=   1 | mf2= 00000000 |E_inf=   1 | ULAop= 00 | fontU= 00 | Res = 00000100
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1=  34 | reg2 = 21 | reg3=   1 | mf2= 00000000 |E_inf=   1 | ULAop= 00 | fontU= 00 | Res = 00000100
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1=  34 | reg2 = 21 | reg3=   1 | mf2= 00010101 |E_inf=  34 | ULAop= 00 | fontU= 01 | Res = 00110111
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1=  34 | reg2 = 21 | reg3=   1 | mf2= 00010101 |E_inf=  34 | ULAop= 00 | fontU= 01 | Res = 00110111
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=   1 | mf2= 11111100 |E_inf=   1 | ULAop= 00 | fontU= 00 | Res = 11111101
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=   1 | mf2= 11111100 |E_inf=   1 | ULAop= 00 | fontU= 00 | Res = 11111101
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1=  34 | reg2 = 55 | reg3=   9 | mf2= 00000010 |E_inf=   0 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1=  34 | reg2 = 55 | reg3=   9 | mf2= 00000010 |E_inf=   0 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=   9 | mf2= 00000011 |E_inf=  55 | ULAop= 10 | fontU= 00 | Res = 00000011
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=   9 | mf2= 00000011 |E_inf=  55 | ULAop= 10 | fontU= 00 | Res = 00000011
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=   9 | mf2= 00000011 |E_inf=   9 | ULAop= 00 | fontU= 00 | Res = 00001100
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=   9 | mf2= 00000011 |E_inf=   9 | ULAop= 00 | fontU= 00 | Res = 00001100
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=   9 | mf2= 00110111 |E_inf=  34 | ULAop= 00 | fontU= 01 | Res = 01011001
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=   9 | mf2= 00110111 |E_inf=  34 | ULAop= 00 | fontU= 01 | Res = 01011001
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=  89 | mf2= 11111111 |E_inf=  89 | ULAop= 00 | fontU= 01 | Res = 01011000
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=  89 | mf2= 11111111 |E_inf=  89 | ULAop= 00 | fontU= 01 | Res = 01011000
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  88 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=  88 | mf2= 00000010 |E_inf=  55 | ULAop= 00 | fontU= 00 | Res = 00111001
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  88 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=  88 | mf2= 00000010 |E_inf=  55 | ULAop= 00 | fontU= 00 | Res = 00111001
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  55 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3= 216 | mf2= 00110111 |E_inf= 216 | ULAop= 01 | fontU= 10 | Res = 00000001
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  55 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3= 216 | mf2= 00110111 |E_inf= 216 | ULAop= 01 | fontU= 10 | Res = 00000001
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=   1 | mf2= 00110111 |E_inf=  34 | ULAop= 00 | fontU= 01 | Res = 01011001
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=   1 | mf2= 00110111 |E_inf=  34 | ULAop= 00 | fontU= 01 | Res = 01011001
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1=  89 | reg2 = 55 | reg3=   1 | mf2= 00000000 |E_inf=   1 | ULAop= 00 | fontU= 00 | Res = 00000100
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1=  89 | reg2 = 55 | reg3=   1 | mf2= 00000000 |E_inf=   1 | ULAop= 00 | fontU= 00 | Res = 00000100
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1=  89 | reg2 = 55 | reg3=   1 | mf2= 00110111 |E_inf=  89 | ULAop= 00 | fontU= 01 | Res = 10010000
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1=  89 | reg2 = 55 | reg3=   1 | mf2= 00110111 |E_inf=  89 | ULAop= 00 | fontU= 01 | Res = 10010000
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3=   1 | mf2= 11111100 |E_inf=   1 | ULAop= 00 | fontU= 00 | Res = 11111101
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3=   1 | mf2= 11111100 |E_inf=   1 | ULAop= 00 | fontU= 00 | Res = 11111101
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1=  89 | reg2 =144 | reg3=   9 | mf2= 00000010 |E_inf=   0 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1=  89 | reg2 =144 | reg3=   9 | mf2= 00000010 |E_inf=   0 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  20 |instru = 0| beqz=0 | zero= 1 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3=   9 | mf2= 00000011 |E_inf= 144 | ULAop= 10 | fontU= 00 | Res = 00000000
# PC=  20 |instru = 0| beqz=0 | zero= 1 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3=   9 | mf2= 00000011 |E_inf= 144 | ULAop= 10 | fontU= 00 | Res = 00000000
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3=   9 | mf2= 00000011 |E_inf=   9 | ULAop= 00 | fontU= 00 | Res = 00001100
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3=   9 | mf2= 00000011 |E_inf=   9 | ULAop= 00 | fontU= 00 | Res = 00001100
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3=   9 | mf2= 10010000 |E_inf=  89 | ULAop= 00 | fontU= 01 | Res = 11101001
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3=   9 | mf2= 10010000 |E_inf=  89 | ULAop= 00 | fontU= 01 | Res = 11101001
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3= 233 | mf2= 11111111 |E_inf= 233 | ULAop= 00 | fontU= 01 | Res = 11101000
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3= 233 | mf2= 11111111 |E_inf= 233 | ULAop= 00 | fontU= 01 | Res = 11101000
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2= 232 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3= 232 | mf2= 00000010 |E_inf= 144 | ULAop= 00 | fontU= 00 | Res = 10010010
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2= 232 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3= 232 | mf2= 00000010 |E_inf= 144 | ULAop= 00 | fontU= 00 | Res = 10010010
# PC=  14 |instru = 1| beqz=0 | zero= 1 | m2entr1=  14 | m2ent2= 144 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3= 104 | mf2= 10010000 |E_inf= 104 | ULAop= 01 | fontU= 10 | Res = 00000000
# PC=  14 |instru = 1| beqz=0 | zero= 1 | m2entr1=  15 | m2ent2= 144 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3= 104 | mf2= 10010000 |E_inf= 104 | ULAop= 01 | fontU= 10 | Res = 00000000
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3=   0 | mf2= 10010000 |E_inf=  89 | ULAop= 00 | fontU= 01 | Res = 11101001
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3=   0 | mf2= 10010000 |E_inf=  89 | ULAop= 00 | fontU= 01 | Res = 11101001
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1= 233 | reg2 =144 | reg3=   0 | mf2= 00000000 |E_inf=   0 | ULAop= 00 | fontU= 00 | Res = 00000011
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1= 233 | reg2 =144 | reg3=   0 | mf2= 00000000 |E_inf=   0 | ULAop= 00 | fontU= 00 | Res = 00000011
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1= 233 | reg2 =144 | reg3=   0 | mf2= 10010000 |E_inf= 233 | ULAop= 00 | fontU= 01 | Res = 01111001
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1= 233 | reg2 =144 | reg3=   0 | mf2= 10010000 |E_inf= 233 | ULAop= 00 | fontU= 01 | Res = 01111001
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=   0 | mf2= 11111100 |E_inf=   0 | ULAop= 00 | fontU= 00 | Res = 11111100
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=   0 | mf2= 11111100 |E_inf=   0 | ULAop= 00 | fontU= 00 | Res = 11111100
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1= 233 | reg2 =121 | reg3=   9 | mf2= 00000010 |E_inf=   0 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1= 233 | reg2 =121 | reg3=   9 | mf2= 00000010 |E_inf=   0 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=   9 | mf2= 00000011 |E_inf= 121 | ULAop= 10 | fontU= 00 | Res = 00000001
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=   9 | mf2= 00000011 |E_inf= 121 | ULAop= 10 | fontU= 00 | Res = 00000001
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=   9 | mf2= 00000011 |E_inf=   9 | ULAop= 00 | fontU= 00 | Res = 00001100
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=   9 | mf2= 00000011 |E_inf=   9 | ULAop= 00 | fontU= 00 | Res = 00001100
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=   9 | mf2= 01111001 |E_inf= 233 | ULAop= 00 | fontU= 01 | Res = 01100010
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=   9 | mf2= 01111001 |E_inf= 233 | ULAop= 00 | fontU= 01 | Res = 01100010
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=  98 | mf2= 11111111 |E_inf=  98 | ULAop= 00 | fontU= 01 | Res = 01100001
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=  98 | mf2= 11111111 |E_inf=  98 | ULAop= 00 | fontU= 01 | Res = 01100001
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  97 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=  97 | mf2= 00000010 |E_inf= 121 | ULAop= 00 | fontU= 00 | Res = 01111011
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  97 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=  97 | mf2= 00000010 |E_inf= 121 | ULAop= 00 | fontU= 00 | Res = 01111011
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2= 121 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3= 225 | mf2= 01111001 |E_inf= 225 | ULAop= 01 | fontU= 10 | Res = 00000001
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2= 121 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3= 225 | mf2= 01111001 |E_inf= 225 | ULAop= 01 | fontU= 10 | Res = 00000001
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=   1 | mf2= 01111001 |E_inf= 233 | ULAop= 00 | fontU= 01 | Res = 01100010
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=   1 | mf2= 01111001 |E_inf= 233 | ULAop= 00 | fontU= 01 | Res = 01100010
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1=  98 | reg2 =121 | reg3=   1 | mf2= 00000000 |E_inf=   1 | ULAop= 00 | fontU= 00 | Res = 00000100
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1=  98 | reg2 =121 | reg3=   1 | mf2= 00000000 |E_inf=   1 | ULAop= 00 | fontU= 00 | Res = 00000100
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1=  98 | reg2 =121 | reg3=   1 | mf2= 01111001 |E_inf=  98 | ULAop= 00 | fontU= 01 | Res = 11011011
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1=  98 | reg2 =121 | reg3=   1 | mf2= 01111001 |E_inf=  98 | ULAop= 00 | fontU= 01 | Res = 11011011
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=   1 | mf2= 11111100 |E_inf=   1 | ULAop= 00 | fontU= 00 | Res = 11111101
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=   1 | mf2= 11111100 |E_inf=   1 | ULAop= 00 | fontU= 00 | Res = 11111101
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1=  98 | reg2 =219 | reg3=   9 | mf2= 00000010 |E_inf=   0 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1=  98 | reg2 =219 | reg3=   9 | mf2= 00000010 |E_inf=   0 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=   9 | mf2= 00000011 |E_inf= 219 | ULAop= 10 | fontU= 00 | Res = 00000011
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=   9 | mf2= 00000011 |E_inf= 219 | ULAop= 10 | fontU= 00 | Res = 00000011
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=   9 | mf2= 00000011 |E_inf=   9 | ULAop= 00 | fontU= 00 | Res = 00001100
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=   9 | mf2= 00000011 |E_inf=   9 | ULAop= 00 | fontU= 00 | Res = 00001100
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=   9 | mf2= 11011011 |E_inf=  98 | ULAop= 00 | fontU= 01 | Res = 00111101
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=   9 | mf2= 11011011 |E_inf=  98 | ULAop= 00 | fontU= 01 | Res = 00111101
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=  61 | mf2= 11111111 |E_inf=  61 | ULAop= 00 | fontU= 01 | Res = 00111100
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=  61 | mf2= 11111111 |E_inf=  61 | ULAop= 00 | fontU= 01 | Res = 00111100
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  60 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=  60 | mf2= 00000010 |E_inf= 219 | ULAop= 00 | fontU= 00 | Res = 11011101
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  60 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=  60 | mf2= 00000010 |E_inf= 219 | ULAop= 00 | fontU= 00 | Res = 11011101
# PC=  14 |instru = 1| beqz=0 | zero= 1 | m2entr1=  14 | m2ent2= 219 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3= 188 | mf2= 11011011 |E_inf= 188 | ULAop= 01 | fontU= 10 | Res = 00000000
# PC=  14 |instru = 1| beqz=0 | zero= 1 | m2entr1=  15 | m2ent2= 219 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3= 188 | mf2= 11011011 |E_inf= 188 | ULAop= 01 | fontU= 10 | Res = 00000000
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=   0 | mf2= 11011011 |E_inf=  98 | ULAop= 00 | fontU= 01 | Res = 00111101
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=   0 | mf2= 11011011 |E_inf=  98 | ULAop= 00 | fontU= 01 | Res = 00111101
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1=  61 | reg2 =219 | reg3=   0 | mf2= 00000000 |E_inf=   0 | ULAop= 00 | fontU= 00 | Res = 00000011
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1=  61 | reg2 =219 | reg3=   0 | mf2= 00000000 |E_inf=   0 | ULAop= 00 | fontU= 00 | Res = 00000011
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1=  61 | reg2 =219 | reg3=   0 | mf2= 11011011 |E_inf=  61 | ULAop= 00 | fontU= 01 | Res = 00011000
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1=  61 | reg2 =219 | reg3=   0 | mf2= 11011011 |E_inf=  61 | ULAop= 00 | fontU= 01 | Res = 00011000
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=   0 | mf2= 11111100 |E_inf=   0 | ULAop= 00 | fontU= 00 | Res = 11111100
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=   0 | mf2= 11111100 |E_inf=   0 | ULAop= 00 | fontU= 00 | Res = 11111100
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1=  61 | reg2 = 24 | reg3=   9 | mf2= 00000010 |E_inf=   0 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1=  61 | reg2 = 24 | reg3=   9 | mf2= 00000010 |E_inf=   0 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  20 |instru = 0| beqz=0 | zero= 1 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=   9 | mf2= 00000011 |E_inf=  24 | ULAop= 10 | fontU= 00 | Res = 00000000
# PC=  20 |instru = 0| beqz=0 | zero= 1 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=   9 | mf2= 00000011 |E_inf=  24 | ULAop= 10 | fontU= 00 | Res = 00000000
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=   9 | mf2= 00000011 |E_inf=   9 | ULAop= 00 | fontU= 00 | Res = 00001100
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=   9 | mf2= 00000011 |E_inf=   9 | ULAop= 00 | fontU= 00 | Res = 00001100
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=   9 | mf2= 00011000 |E_inf=  61 | ULAop= 00 | fontU= 01 | Res = 01010101
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=   9 | mf2= 00011000 |E_inf=  61 | ULAop= 00 | fontU= 01 | Res = 01010101
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=  85 | mf2= 11111111 |E_inf=  85 | ULAop= 00 | fontU= 01 | Res = 01010100
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=  85 | mf2= 11111111 |E_inf=  85 | ULAop= 00 | fontU= 01 | Res = 01010100
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  84 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=  84 | mf2= 00000010 |E_inf=  24 | ULAop= 00 | fontU= 00 | Res = 00011010
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  84 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=  84 | mf2= 00000010 |E_inf=  24 | ULAop= 00 | fontU= 00 | Res = 00011010
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  24 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3= 212 | mf2= 00011000 |E_inf= 212 | ULAop= 01 | fontU= 10 | Res = 00000001
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  24 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3= 212 | mf2= 00011000 |E_inf= 212 | ULAop= 01 | fontU= 10 | Res = 00000001
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=   1 | mf2= 00011000 |E_inf=  61 | ULAop= 00 | fontU= 01 | Res = 01010101
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=   1 | mf2= 00011000 |E_inf=  61 | ULAop= 00 | fontU= 01 | Res = 01010101
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1=  85 | reg2 = 24 | reg3=   1 | mf2= 00000000 |E_inf=   1 | ULAop= 00 | fontU= 00 | Res = 00000100
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1=  85 | reg2 = 24 | reg3=   1 | mf2= 00000000 |E_inf=   1 | ULAop= 00 | fontU= 00 | Res = 00000100
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1=  85 | reg2 = 24 | reg3=   1 | mf2= 00011000 |E_inf=  85 | ULAop= 00 | fontU= 01 | Res = 01101101
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1=  85 | reg2 = 24 | reg3=   1 | mf2= 00011000 |E_inf=  85 | ULAop= 00 | fontU= 01 | Res = 01101101
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3=   1 | mf2= 11111100 |E_inf=   1 | ULAop= 00 | fontU= 00 | Res = 11111101
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3=   1 | mf2= 11111100 |E_inf=   1 | ULAop= 00 | fontU= 00 | Res = 11111101
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1=  85 | reg2 =109 | reg3=   9 | mf2= 00000010 |E_inf=   0 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1=  85 | reg2 =109 | reg3=   9 | mf2= 00000010 |E_inf=   0 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3=   9 | mf2= 00000011 |E_inf= 109 | ULAop= 10 | fontU= 00 | Res = 00000001
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3=   9 | mf2= 00000011 |E_inf= 109 | ULAop= 10 | fontU= 00 | Res = 00000001
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3=   9 | mf2= 00000011 |E_inf=   9 | ULAop= 00 | fontU= 00 | Res = 00001100
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3=   9 | mf2= 00000011 |E_inf=   9 | ULAop= 00 | fontU= 00 | Res = 00001100
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3=   9 | mf2= 01101101 |E_inf=  85 | ULAop= 00 | fontU= 01 | Res = 11000010
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3=   9 | mf2= 01101101 |E_inf=  85 | ULAop= 00 | fontU= 01 | Res = 11000010
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3= 194 | mf2= 11111111 |E_inf= 194 | ULAop= 00 | fontU= 01 | Res = 11000001
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3= 194 | mf2= 11111111 |E_inf= 194 | ULAop= 00 | fontU= 01 | Res = 11000001
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2= 193 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3= 193 | mf2= 00000010 |E_inf= 109 | ULAop= 00 | fontU= 00 | Res = 01101111
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2= 193 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3= 193 | mf2= 00000010 |E_inf= 109 | ULAop= 00 | fontU= 00 | Res = 01101111
# PC=  14 |instru = 1| beqz=0 | zero= 1 | m2entr1=  14 | m2ent2= 109 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3=  65 | mf2= 01101101 |E_inf=  65 | ULAop= 01 | fontU= 10 | Res = 00000000
# PC=  14 |instru = 1| beqz=0 | zero= 1 | m2entr1=  15 | m2ent2= 109 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3=  65 | mf2= 01101101 |E_inf=  65 | ULAop= 01 | fontU= 10 | Res = 00000000
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3=   0 | mf2= 01101101 |E_inf=  85 | ULAop= 00 | fontU= 01 | Res = 11000010
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3=   0 | mf2= 01101101 |E_inf=  85 | ULAop= 00 | fontU= 01 | Res = 11000010
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1= 194 | reg2 =109 | reg3=   0 | mf2= 00000000 |E_inf=   0 | ULAop= 00 | fontU= 00 | Res = 00000011
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1= 194 | reg2 =109 | reg3=   0 | mf2= 00000000 |E_inf=   0 | ULAop= 00 | fontU= 00 | Res = 00000011
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1= 194 | reg2 =109 | reg3=   0 | mf2= 01101101 |E_inf= 194 | ULAop= 00 | fontU= 01 | Res = 00101111
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1= 194 | reg2 =109 | reg3=   0 | mf2= 01101101 |E_inf= 194 | ULAop= 00 | fontU= 01 | Res = 00101111
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3=   0 | mf2= 11111100 |E_inf=   0 | ULAop= 00 | fontU= 00 | Res = 11111100
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3=   0 | mf2= 11111100 |E_inf=   0 | ULAop= 00 | fontU= 00 | Res = 11111100
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1= 194 | reg2 = 47 | reg3=   9 | mf2= 00000010 |E_inf=   0 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1= 194 | reg2 = 47 | reg3=   9 | mf2= 00000010 |E_inf=   0 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3=   9 | mf2= 00000011 |E_inf=  47 | ULAop= 10 | fontU= 00 | Res = 00000011
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3=   9 | mf2= 00000011 |E_inf=  47 | ULAop= 10 | fontU= 00 | Res = 00000011
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3=   9 | mf2= 00000011 |E_inf=   9 | ULAop= 00 | fontU= 00 | Res = 00001100
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3=   9 | mf2= 00000011 |E_inf=   9 | ULAop= 00 | fontU= 00 | Res = 00001100
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3=   9 | mf2= 00101111 |E_inf= 194 | ULAop= 00 | fontU= 01 | Res = 11110001
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3=   9 | mf2= 00101111 |E_inf= 194 | ULAop= 00 | fontU= 01 | Res = 11110001
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3= 241 | mf2= 11111111 |E_inf= 241 | ULAop= 00 | fontU= 01 | Res = 11110000
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3= 241 | mf2= 11111111 |E_inf= 241 | ULAop= 00 | fontU= 01 | Res = 11110000
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2= 240 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3= 240 | mf2= 00000010 |E_inf=  47 | ULAop= 00 | fontU= 00 | Res = 00110001
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2= 240 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3= 240 | mf2= 00000010 |E_inf=  47 | ULAop= 00 | fontU= 00 | Res = 00110001
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  47 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3= 112 | mf2= 00101111 |E_inf= 112 | ULAop= 01 | fontU= 10 | Res = 00000001
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  47 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3= 112 | mf2= 00101111 |E_inf= 112 | ULAop= 01 | fontU= 10 | Res = 00000001
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3=   1 | mf2= 00101111 |E_inf= 194 | ULAop= 00 | fontU= 01 | Res = 11110001
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3=   1 | mf2= 00101111 |E_inf= 194 | ULAop= 00 | fontU= 01 | Res = 11110001
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1= 241 | reg2 = 47 | reg3=   1 | mf2= 00000000 |E_inf=   1 | ULAop= 00 | fontU= 00 | Res = 00000100
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1= 241 | reg2 = 47 | reg3=   1 | mf2= 00000000 |E_inf=   1 | ULAop= 00 | fontU= 00 | Res = 00000100
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1= 241 | reg2 = 47 | reg3=   1 | mf2= 00101111 |E_inf= 241 | ULAop= 00 | fontU= 01 | Res = 00100000
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1= 241 | reg2 = 47 | reg3=   1 | mf2= 00101111 |E_inf= 241 | ULAop= 00 | fontU= 01 | Res = 00100000
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=   1 | mf2= 11111100 |E_inf=   1 | ULAop= 00 | fontU= 00 | Res = 11111101
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=   1 | mf2= 11111100 |E_inf=   1 | ULAop= 00 | fontU= 00 | Res = 11111101
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1= 241 | reg2 = 32 | reg3=   9 | mf2= 00000010 |E_inf=   0 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1= 241 | reg2 = 32 | reg3=   9 | mf2= 00000010 |E_inf=   0 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  20 |instru = 0| beqz=0 | zero= 1 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=   9 | mf2= 00000011 |E_inf=  32 | ULAop= 10 | fontU= 00 | Res = 00000000
# PC=  20 |instru = 0| beqz=0 | zero= 1 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=   9 | mf2= 00000011 |E_inf=  32 | ULAop= 10 | fontU= 00 | Res = 00000000
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=   9 | mf2= 00000011 |E_inf=   9 | ULAop= 00 | fontU= 00 | Res = 00001100
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=   9 | mf2= 00000011 |E_inf=   9 | ULAop= 00 | fontU= 00 | Res = 00001100
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=   9 | mf2= 00100000 |E_inf= 241 | ULAop= 00 | fontU= 01 | Res = 00010001
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=   9 | mf2= 00100000 |E_inf= 241 | ULAop= 00 | fontU= 01 | Res = 00010001
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=  17 | mf2= 11111111 |E_inf=  17 | ULAop= 00 | fontU= 01 | Res = 00010000
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=  17 | mf2= 11111111 |E_inf=  17 | ULAop= 00 | fontU= 01 | Res = 00010000
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  16 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=  16 | mf2= 00000010 |E_inf=  32 | ULAop= 00 | fontU= 00 | Res = 00100010
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  16 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=  16 | mf2= 00000010 |E_inf=  32 | ULAop= 00 | fontU= 00 | Res = 00100010
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  32 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3= 144 | mf2= 00100000 |E_inf= 144 | ULAop= 01 | fontU= 10 | Res = 00000001
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  32 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3= 144 | mf2= 00100000 |E_inf= 144 | ULAop= 01 | fontU= 10 | Res = 00000001
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=   1 | mf2= 00100000 |E_inf= 241 | ULAop= 00 | fontU= 01 | Res = 00010001
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=   1 | mf2= 00100000 |E_inf= 241 | ULAop= 00 | fontU= 01 | Res = 00010001
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1=  17 | reg2 = 32 | reg3=   1 | mf2= 00000000 |E_inf=   1 | ULAop= 00 | fontU= 00 | Res = 00000100
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1=  17 | reg2 = 32 | reg3=   1 | mf2= 00000000 |E_inf=   1 | ULAop= 00 | fontU= 00 | Res = 00000100
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1=  17 | reg2 = 32 | reg3=   1 | mf2= 00100000 |E_inf=  17 | ULAop= 00 | fontU= 01 | Res = 00110001
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1=  17 | reg2 = 32 | reg3=   1 | mf2= 00100000 |E_inf=  17 | ULAop= 00 | fontU= 01 | Res = 00110001
# Compile of testenrisc.v was successful.
step -over -current
# ** Error: (vsim-12081) The specified scope, sim:/testenrisc, is not a process or thread.
# 
restart -f
# Loading work.testenrisc
run -all
# GetModuleFileName: Não foi possível encontrar o módulo especificado.
# 
# 
# PC=   0 |instru = 0| beqz=0 | zero= 1 | m2entr1=   0 | m2ent2=   3 | SelMux2= 0 || reg1=   0 | reg2 =  0 | reg3=   0 | mf2= 00000011 |E_inf= 00000000 | ULAop= 10 | fontU= 00 | Res = 00000000
# PC=   1 |instru = 0| beqz=0 | zero= 1 | m2entr1=   1 | m2ent2=   4 | SelMux2= 0 || reg1=   0 | reg2 =  0 | reg3=   0 | mf2= 00000011 |E_inf= 00000000 | ULAop= 10 | fontU= 00 | Res = 00000000
# PC=   1 |instru = 0| beqz=0 | zero= 1 | m2entr1=   1 | m2ent2=   3 | SelMux2= 0 || reg1=   0 | reg2 =  0 | reg3=   0 | mf2= 00000010 |E_inf= 00000000 | ULAop= 10 | fontU= 00 | Res = 00000000
# PC=   1 |instru = 0| beqz=0 | zero= 1 | m2entr1=   2 | m2ent2=   4 | SelMux2= 0 || reg1=   0 | reg2 =  0 | reg3=   0 | mf2= 00000010 |E_inf= 00000000 | ULAop= 10 | fontU= 00 | Res = 00000000
# PC=   2 |instru = 0| beqz=0 | zero= 1 | m2entr1=   2 | m2ent2=   2 | SelMux2= 0 || reg1=   0 | reg2 =  0 | reg3=   0 | mf2= 00000000 |E_inf= 00000000 | ULAop= 10 | fontU= 00 | Res = 00000000
# PC=   2 |instru = 0| beqz=0 | zero= 1 | m2entr1=   3 | m2ent2=   3 | SelMux2= 0 || reg1=   0 | reg2 =  0 | reg3=   0 | mf2= 00000000 |E_inf= 00000000 | ULAop= 10 | fontU= 00 | Res = 00000000
# PC=   3 |instru = 0| beqz=0 | zero= 1 | m2entr1=   3 | m2ent2=   4 | SelMux2= 0 || reg1=   0 | reg2 =  0 | reg3=   0 | mf2= 00000001 |E_inf= 00000000 | ULAop= 10 | fontU= 00 | Res = 00000000
# PC=   3 |instru = 0| beqz=0 | zero= 1 | m2entr1=   4 | m2ent2=   5 | SelMux2= 0 || reg1=   0 | reg2 =  0 | reg3=   0 | mf2= 00000001 |E_inf= 00000000 | ULAop= 10 | fontU= 00 | Res = 00000000
# PC=   4 |instru = 1| beqz=0 | zero= 0 | m2entr1=   4 | m2ent2=   0 | SelMux2= 0 || reg1=   0 | reg2 =  0 | reg3=   0 | mf2= 00000001 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000001
# PC=   4 |instru = 1| beqz=0 | zero= 0 | m2entr1=   5 | m2ent2=   0 | SelMux2= 0 || reg1=   0 | reg2 =  0 | reg3=   0 | mf2= 00000001 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000001
# PC=   5 |instru = 1| beqz=0 | zero= 1 | m2entr1=   5 | m2ent2=   1 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000000 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000000
# PC=   5 |instru = 1| beqz=0 | zero= 1 | m2entr1=   6 | m2ent2=   1 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000000 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000000
# PC=   6 |instru = 0| beqz=0 | zero= 0 | m2entr1=   6 | m2ent2=   2 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000110 |E_inf= 00000000 | ULAop= 00 | fontU= 01 | Res = 00000110
# PC=   6 |instru = 0| beqz=0 | zero= 0 | m2entr1=   7 | m2ent2=   3 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000110 |E_inf= 00000000 | ULAop= 00 | fontU= 01 | Res = 00000110
# PC=   7 |instru = 1| beqz=0 | zero= 0 | m2entr1=   7 | m2ent2=   6 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000011 |E_inf= 00000110 | ULAop= 00 | fontU= 00 | Res = 00001001
# PC=   7 |instru = 1| beqz=0 | zero= 0 | m2entr1=   8 | m2ent2=   6 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000011 |E_inf= 00000110 | ULAop= 00 | fontU= 00 | Res = 00001001
# PC=   8 |instru = 1| beqz=0 | zero= 0 | m2entr1=   8 | m2ent2=   0 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000001 |E_inf= 00001001 | ULAop= 00 | fontU= 00 | Res = 00001010
# PC=   8 |instru = 1| beqz=0 | zero= 0 | m2entr1=   9 | m2ent2=   0 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000001 |E_inf= 00001001 | ULAop= 00 | fontU= 00 | Res = 00001010
# PC=   9 |instru = 0| beqz=0 | zero= 1 | m2entr1=   9 | m2ent2=  12 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000011 |E_inf= 00000000 | ULAop= 10 | fontU= 00 | Res = 00000000
# PC=   9 |instru = 0| beqz=0 | zero= 1 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000011 |E_inf= 00000000 | ULAop= 10 | fontU= 00 | Res = 00000000
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000011 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000011
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000011 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000011
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000000 |E_inf= 00000001 | ULAop= 00 | fontU= 01 | Res = 00000001
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000000 |E_inf= 00000001 | ULAop= 00 | fontU= 01 | Res = 00000001
# PC=  12 |instru = 0| beqz=0 | zero= 1 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   1 | mf2= 11111111 |E_inf= 00000001 | ULAop= 00 | fontU= 01 | Res = 00000000
# PC=  12 |instru = 0| beqz=0 | zero= 1 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   1 | mf2= 11111111 |E_inf= 00000001 | ULAop= 00 | fontU= 01 | Res = 00000000
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=   0 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000010 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=   0 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000010 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=   0 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3= 128 | mf2= 00000000 |E_inf= 10000000 | ULAop= 01 | fontU= 10 | Res = 00000001
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=   0 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3= 128 | mf2= 00000000 |E_inf= 10000000 | ULAop= 01 | fontU= 10 | Res = 00000001
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   1 | mf2= 00000000 |E_inf= 00000001 | ULAop= 00 | fontU= 01 | Res = 00000001
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   1 | mf2= 00000000 |E_inf= 00000001 | ULAop= 00 | fontU= 01 | Res = 00000001
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   1 | mf2= 00000011 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 00000100
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   1 | mf2= 00000011 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 00000100
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   1 | mf2= 00000000 |E_inf= 00000001 | ULAop= 00 | fontU= 01 | Res = 00000001
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   1 | mf2= 00000000 |E_inf= 00000001 | ULAop= 00 | fontU= 01 | Res = 00000001
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   1 | mf2= 11111100 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 11111101
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   1 | mf2= 11111100 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 11111101
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1=   1 | reg2 =  1 | reg3=   9 | mf2= 00000010 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1=   1 | reg2 =  1 | reg3=   9 | mf2= 00000010 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   9 | mf2= 00000011 |E_inf= 00000001 | ULAop= 10 | fontU= 00 | Res = 00000001
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   9 | mf2= 00000011 |E_inf= 00000001 | ULAop= 10 | fontU= 00 | Res = 00000001
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   9 | mf2= 00000011 |E_inf= 00001001 | ULAop= 00 | fontU= 00 | Res = 00001100
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   9 | mf2= 00000011 |E_inf= 00001001 | ULAop= 00 | fontU= 00 | Res = 00001100
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   9 | mf2= 00000001 |E_inf= 00000001 | ULAop= 00 | fontU= 01 | Res = 00000010
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   9 | mf2= 00000001 |E_inf= 00000001 | ULAop= 00 | fontU= 01 | Res = 00000010
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   2 | mf2= 11111111 |E_inf= 00000010 | ULAop= 00 | fontU= 01 | Res = 00000001
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   2 | mf2= 11111111 |E_inf= 00000010 | ULAop= 00 | fontU= 01 | Res = 00000001
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=   1 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   1 | mf2= 00000010 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 00000011
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=   1 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   1 | mf2= 00000010 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 00000011
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=   1 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3= 129 | mf2= 00000001 |E_inf= 10000001 | ULAop= 01 | fontU= 10 | Res = 00000001
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=   1 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3= 129 | mf2= 00000001 |E_inf= 10000001 | ULAop= 01 | fontU= 10 | Res = 00000001
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   1 | mf2= 00000001 |E_inf= 00000001 | ULAop= 00 | fontU= 01 | Res = 00000010
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   1 | mf2= 00000001 |E_inf= 00000001 | ULAop= 00 | fontU= 01 | Res = 00000010
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1=   2 | reg2 =  1 | reg3=   1 | mf2= 00000011 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 00000100
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1=   2 | reg2 =  1 | reg3=   1 | mf2= 00000011 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 00000100
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1=   2 | reg2 =  1 | reg3=   1 | mf2= 00000001 |E_inf= 00000010 | ULAop= 00 | fontU= 01 | Res = 00000011
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1=   2 | reg2 =  1 | reg3=   1 | mf2= 00000001 |E_inf= 00000010 | ULAop= 00 | fontU= 01 | Res = 00000011
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   1 | mf2= 11111100 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 11111101
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   1 | mf2= 11111100 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 11111101
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1=   2 | reg2 =  3 | reg3=   9 | mf2= 00000010 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1=   2 | reg2 =  3 | reg3=   9 | mf2= 00000010 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   9 | mf2= 00000011 |E_inf= 00000011 | ULAop= 10 | fontU= 00 | Res = 00000011
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   9 | mf2= 00000011 |E_inf= 00000011 | ULAop= 10 | fontU= 00 | Res = 00000011
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   9 | mf2= 00000011 |E_inf= 00001001 | ULAop= 00 | fontU= 00 | Res = 00001100
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   9 | mf2= 00000011 |E_inf= 00001001 | ULAop= 00 | fontU= 00 | Res = 00001100
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   9 | mf2= 00000011 |E_inf= 00000010 | ULAop= 00 | fontU= 01 | Res = 00000101
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   9 | mf2= 00000011 |E_inf= 00000010 | ULAop= 00 | fontU= 01 | Res = 00000101
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   5 | mf2= 11111111 |E_inf= 00000101 | ULAop= 00 | fontU= 01 | Res = 00000100
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   5 | mf2= 11111111 |E_inf= 00000101 | ULAop= 00 | fontU= 01 | Res = 00000100
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=   4 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   4 | mf2= 00000010 |E_inf= 00000011 | ULAop= 00 | fontU= 00 | Res = 00000101
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=   4 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   4 | mf2= 00000010 |E_inf= 00000011 | ULAop= 00 | fontU= 00 | Res = 00000101
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=   3 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3= 132 | mf2= 00000011 |E_inf= 10000100 | ULAop= 01 | fontU= 10 | Res = 00000001
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=   3 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3= 132 | mf2= 00000011 |E_inf= 10000100 | ULAop= 01 | fontU= 10 | Res = 00000001
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   1 | mf2= 00000011 |E_inf= 00000010 | ULAop= 00 | fontU= 01 | Res = 00000101
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   1 | mf2= 00000011 |E_inf= 00000010 | ULAop= 00 | fontU= 01 | Res = 00000101
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1=   5 | reg2 =  3 | reg3=   1 | mf2= 00000011 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 00000100
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1=   5 | reg2 =  3 | reg3=   1 | mf2= 00000011 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 00000100
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1=   5 | reg2 =  3 | reg3=   1 | mf2= 00000011 |E_inf= 00000101 | ULAop= 00 | fontU= 01 | Res = 00001000
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1=   5 | reg2 =  3 | reg3=   1 | mf2= 00000011 |E_inf= 00000101 | ULAop= 00 | fontU= 01 | Res = 00001000
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=   1 | mf2= 11111100 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 11111101
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=   1 | mf2= 11111100 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 11111101
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1=   5 | reg2 =  8 | reg3=   9 | mf2= 00000010 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1=   5 | reg2 =  8 | reg3=   9 | mf2= 00000010 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  20 |instru = 0| beqz=0 | zero= 1 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=   9 | mf2= 00000011 |E_inf= 00001000 | ULAop= 10 | fontU= 00 | Res = 00000000
# PC=  20 |instru = 0| beqz=0 | zero= 1 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=   9 | mf2= 00000011 |E_inf= 00001000 | ULAop= 10 | fontU= 00 | Res = 00000000
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=   9 | mf2= 00000011 |E_inf= 00001001 | ULAop= 00 | fontU= 00 | Res = 00001100
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=   9 | mf2= 00000011 |E_inf= 00001001 | ULAop= 00 | fontU= 00 | Res = 00001100
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=   9 | mf2= 00001000 |E_inf= 00000101 | ULAop= 00 | fontU= 01 | Res = 00001101
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=   9 | mf2= 00001000 |E_inf= 00000101 | ULAop= 00 | fontU= 01 | Res = 00001101
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=  13 | mf2= 11111111 |E_inf= 00001101 | ULAop= 00 | fontU= 01 | Res = 00001100
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=  13 | mf2= 11111111 |E_inf= 00001101 | ULAop= 00 | fontU= 01 | Res = 00001100
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  12 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=  12 | mf2= 00000010 |E_inf= 00001000 | ULAop= 00 | fontU= 00 | Res = 00001010
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  12 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=  12 | mf2= 00000010 |E_inf= 00001000 | ULAop= 00 | fontU= 00 | Res = 00001010
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=   8 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3= 140 | mf2= 00001000 |E_inf= 10001100 | ULAop= 01 | fontU= 10 | Res = 00000001
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=   8 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3= 140 | mf2= 00001000 |E_inf= 10001100 | ULAop= 01 | fontU= 10 | Res = 00000001
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=   1 | mf2= 00001000 |E_inf= 00000101 | ULAop= 00 | fontU= 01 | Res = 00001101
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=   1 | mf2= 00001000 |E_inf= 00000101 | ULAop= 00 | fontU= 01 | Res = 00001101
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1=  13 | reg2 =  8 | reg3=   1 | mf2= 00000011 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 00000100
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1=  13 | reg2 =  8 | reg3=   1 | mf2= 00000011 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 00000100
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1=  13 | reg2 =  8 | reg3=   1 | mf2= 00001000 |E_inf= 00001101 | ULAop= 00 | fontU= 01 | Res = 00010101
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1=  13 | reg2 =  8 | reg3=   1 | mf2= 00001000 |E_inf= 00001101 | ULAop= 00 | fontU= 01 | Res = 00010101
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=   1 | mf2= 11111100 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 11111101
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=   1 | mf2= 11111100 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 11111101
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1=  13 | reg2 = 21 | reg3=   9 | mf2= 00000010 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1=  13 | reg2 = 21 | reg3=   9 | mf2= 00000010 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=   9 | mf2= 00000011 |E_inf= 00010101 | ULAop= 10 | fontU= 00 | Res = 00000001
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=   9 | mf2= 00000011 |E_inf= 00010101 | ULAop= 10 | fontU= 00 | Res = 00000001
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=   9 | mf2= 00000011 |E_inf= 00001001 | ULAop= 00 | fontU= 00 | Res = 00001100
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=   9 | mf2= 00000011 |E_inf= 00001001 | ULAop= 00 | fontU= 00 | Res = 00001100
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=   9 | mf2= 00010101 |E_inf= 00001101 | ULAop= 00 | fontU= 01 | Res = 00100010
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=   9 | mf2= 00010101 |E_inf= 00001101 | ULAop= 00 | fontU= 01 | Res = 00100010
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=  34 | mf2= 11111111 |E_inf= 00100010 | ULAop= 00 | fontU= 01 | Res = 00100001
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=  34 | mf2= 11111111 |E_inf= 00100010 | ULAop= 00 | fontU= 01 | Res = 00100001
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  33 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=  33 | mf2= 00000010 |E_inf= 00010101 | ULAop= 00 | fontU= 00 | Res = 00010111
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  33 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=  33 | mf2= 00000010 |E_inf= 00010101 | ULAop= 00 | fontU= 00 | Res = 00010111
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  21 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3= 161 | mf2= 00010101 |E_inf= 10100001 | ULAop= 01 | fontU= 10 | Res = 00000001
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  21 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3= 161 | mf2= 00010101 |E_inf= 10100001 | ULAop= 01 | fontU= 10 | Res = 00000001
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=   1 | mf2= 00010101 |E_inf= 00001101 | ULAop= 00 | fontU= 01 | Res = 00100010
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=   1 | mf2= 00010101 |E_inf= 00001101 | ULAop= 00 | fontU= 01 | Res = 00100010
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1=  34 | reg2 = 21 | reg3=   1 | mf2= 00000011 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 00000100
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1=  34 | reg2 = 21 | reg3=   1 | mf2= 00000011 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 00000100
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1=  34 | reg2 = 21 | reg3=   1 | mf2= 00010101 |E_inf= 00100010 | ULAop= 00 | fontU= 01 | Res = 00110111
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1=  34 | reg2 = 21 | reg3=   1 | mf2= 00010101 |E_inf= 00100010 | ULAop= 00 | fontU= 01 | Res = 00110111
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=   1 | mf2= 11111100 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 11111101
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=   1 | mf2= 11111100 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 11111101
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1=  34 | reg2 = 55 | reg3=   9 | mf2= 00000010 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1=  34 | reg2 = 55 | reg3=   9 | mf2= 00000010 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=   9 | mf2= 00000011 |E_inf= 00110111 | ULAop= 10 | fontU= 00 | Res = 00000011
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=   9 | mf2= 00000011 |E_inf= 00110111 | ULAop= 10 | fontU= 00 | Res = 00000011
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=   9 | mf2= 00000011 |E_inf= 00001001 | ULAop= 00 | fontU= 00 | Res = 00001100
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=   9 | mf2= 00000011 |E_inf= 00001001 | ULAop= 00 | fontU= 00 | Res = 00001100
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=   9 | mf2= 00110111 |E_inf= 00100010 | ULAop= 00 | fontU= 01 | Res = 01011001
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=   9 | mf2= 00110111 |E_inf= 00100010 | ULAop= 00 | fontU= 01 | Res = 01011001
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=  89 | mf2= 11111111 |E_inf= 01011001 | ULAop= 00 | fontU= 01 | Res = 01011000
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=  89 | mf2= 11111111 |E_inf= 01011001 | ULAop= 00 | fontU= 01 | Res = 01011000
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  88 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=  88 | mf2= 00000010 |E_inf= 00110111 | ULAop= 00 | fontU= 00 | Res = 00111001
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  88 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=  88 | mf2= 00000010 |E_inf= 00110111 | ULAop= 00 | fontU= 00 | Res = 00111001
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  55 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3= 216 | mf2= 00110111 |E_inf= 11011000 | ULAop= 01 | fontU= 10 | Res = 00000001
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  55 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3= 216 | mf2= 00110111 |E_inf= 11011000 | ULAop= 01 | fontU= 10 | Res = 00000001
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=   1 | mf2= 00110111 |E_inf= 00100010 | ULAop= 00 | fontU= 01 | Res = 01011001
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=   1 | mf2= 00110111 |E_inf= 00100010 | ULAop= 00 | fontU= 01 | Res = 01011001
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1=  89 | reg2 = 55 | reg3=   1 | mf2= 00000011 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 00000100
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1=  89 | reg2 = 55 | reg3=   1 | mf2= 00000011 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 00000100
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1=  89 | reg2 = 55 | reg3=   1 | mf2= 00110111 |E_inf= 01011001 | ULAop= 00 | fontU= 01 | Res = 10010000
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1=  89 | reg2 = 55 | reg3=   1 | mf2= 00110111 |E_inf= 01011001 | ULAop= 00 | fontU= 01 | Res = 10010000
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3=   1 | mf2= 11111100 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 11111101
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3=   1 | mf2= 11111100 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 11111101
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1=  89 | reg2 =144 | reg3=   9 | mf2= 00000010 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1=  89 | reg2 =144 | reg3=   9 | mf2= 00000010 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  20 |instru = 0| beqz=0 | zero= 1 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3=   9 | mf2= 00000011 |E_inf= 10010000 | ULAop= 10 | fontU= 00 | Res = 00000000
# PC=  20 |instru = 0| beqz=0 | zero= 1 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3=   9 | mf2= 00000011 |E_inf= 10010000 | ULAop= 10 | fontU= 00 | Res = 00000000
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3=   9 | mf2= 00000011 |E_inf= 00001001 | ULAop= 00 | fontU= 00 | Res = 00001100
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3=   9 | mf2= 00000011 |E_inf= 00001001 | ULAop= 00 | fontU= 00 | Res = 00001100
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3=   9 | mf2= 10010000 |E_inf= 01011001 | ULAop= 00 | fontU= 01 | Res = 11101001
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3=   9 | mf2= 10010000 |E_inf= 01011001 | ULAop= 00 | fontU= 01 | Res = 11101001
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3= 233 | mf2= 11111111 |E_inf= 11101001 | ULAop= 00 | fontU= 01 | Res = 11101000
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3= 233 | mf2= 11111111 |E_inf= 11101001 | ULAop= 00 | fontU= 01 | Res = 11101000
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2= 232 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3= 232 | mf2= 00000010 |E_inf= 10010000 | ULAop= 00 | fontU= 00 | Res = 10010010
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2= 232 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3= 232 | mf2= 00000010 |E_inf= 10010000 | ULAop= 00 | fontU= 00 | Res = 10010010
# PC=  14 |instru = 1| beqz=0 | zero= 1 | m2entr1=  14 | m2ent2= 144 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3= 104 | mf2= 10010000 |E_inf= 01101000 | ULAop= 01 | fontU= 10 | Res = 00000000
# PC=  14 |instru = 1| beqz=0 | zero= 1 | m2entr1=  15 | m2ent2= 144 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3= 104 | mf2= 10010000 |E_inf= 01101000 | ULAop= 01 | fontU= 10 | Res = 00000000
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3=   0 | mf2= 10010000 |E_inf= 01011001 | ULAop= 00 | fontU= 01 | Res = 11101001
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3=   0 | mf2= 10010000 |E_inf= 01011001 | ULAop= 00 | fontU= 01 | Res = 11101001
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1= 233 | reg2 =144 | reg3=   0 | mf2= 00000011 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000011
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1= 233 | reg2 =144 | reg3=   0 | mf2= 00000011 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000011
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1= 233 | reg2 =144 | reg3=   0 | mf2= 10010000 |E_inf= 11101001 | ULAop= 00 | fontU= 01 | Res = 01111001
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1= 233 | reg2 =144 | reg3=   0 | mf2= 10010000 |E_inf= 11101001 | ULAop= 00 | fontU= 01 | Res = 01111001
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=   0 | mf2= 11111100 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 11111100
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=   0 | mf2= 11111100 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 11111100
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1= 233 | reg2 =121 | reg3=   9 | mf2= 00000010 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1= 233 | reg2 =121 | reg3=   9 | mf2= 00000010 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=   9 | mf2= 00000011 |E_inf= 01111001 | ULAop= 10 | fontU= 00 | Res = 00000001
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=   9 | mf2= 00000011 |E_inf= 01111001 | ULAop= 10 | fontU= 00 | Res = 00000001
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=   9 | mf2= 00000011 |E_inf= 00001001 | ULAop= 00 | fontU= 00 | Res = 00001100
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=   9 | mf2= 00000011 |E_inf= 00001001 | ULAop= 00 | fontU= 00 | Res = 00001100
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=   9 | mf2= 01111001 |E_inf= 11101001 | ULAop= 00 | fontU= 01 | Res = 01100010
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=   9 | mf2= 01111001 |E_inf= 11101001 | ULAop= 00 | fontU= 01 | Res = 01100010
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=  98 | mf2= 11111111 |E_inf= 01100010 | ULAop= 00 | fontU= 01 | Res = 01100001
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=  98 | mf2= 11111111 |E_inf= 01100010 | ULAop= 00 | fontU= 01 | Res = 01100001
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  97 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=  97 | mf2= 00000010 |E_inf= 01111001 | ULAop= 00 | fontU= 00 | Res = 01111011
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  97 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=  97 | mf2= 00000010 |E_inf= 01111001 | ULAop= 00 | fontU= 00 | Res = 01111011
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2= 121 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3= 225 | mf2= 01111001 |E_inf= 11100001 | ULAop= 01 | fontU= 10 | Res = 00000001
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2= 121 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3= 225 | mf2= 01111001 |E_inf= 11100001 | ULAop= 01 | fontU= 10 | Res = 00000001
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=   1 | mf2= 01111001 |E_inf= 11101001 | ULAop= 00 | fontU= 01 | Res = 01100010
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=   1 | mf2= 01111001 |E_inf= 11101001 | ULAop= 00 | fontU= 01 | Res = 01100010
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1=  98 | reg2 =121 | reg3=   1 | mf2= 00000011 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 00000100
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1=  98 | reg2 =121 | reg3=   1 | mf2= 00000011 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 00000100
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1=  98 | reg2 =121 | reg3=   1 | mf2= 01111001 |E_inf= 01100010 | ULAop= 00 | fontU= 01 | Res = 11011011
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1=  98 | reg2 =121 | reg3=   1 | mf2= 01111001 |E_inf= 01100010 | ULAop= 00 | fontU= 01 | Res = 11011011
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=   1 | mf2= 11111100 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 11111101
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=   1 | mf2= 11111100 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 11111101
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1=  98 | reg2 =219 | reg3=   9 | mf2= 00000010 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1=  98 | reg2 =219 | reg3=   9 | mf2= 00000010 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=   9 | mf2= 00000011 |E_inf= 11011011 | ULAop= 10 | fontU= 00 | Res = 00000011
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=   9 | mf2= 00000011 |E_inf= 11011011 | ULAop= 10 | fontU= 00 | Res = 00000011
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=   9 | mf2= 00000011 |E_inf= 00001001 | ULAop= 00 | fontU= 00 | Res = 00001100
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=   9 | mf2= 00000011 |E_inf= 00001001 | ULAop= 00 | fontU= 00 | Res = 00001100
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=   9 | mf2= 11011011 |E_inf= 01100010 | ULAop= 00 | fontU= 01 | Res = 00111101
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=   9 | mf2= 11011011 |E_inf= 01100010 | ULAop= 00 | fontU= 01 | Res = 00111101
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=  61 | mf2= 11111111 |E_inf= 00111101 | ULAop= 00 | fontU= 01 | Res = 00111100
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=  61 | mf2= 11111111 |E_inf= 00111101 | ULAop= 00 | fontU= 01 | Res = 00111100
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  60 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=  60 | mf2= 00000010 |E_inf= 11011011 | ULAop= 00 | fontU= 00 | Res = 11011101
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  60 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=  60 | mf2= 00000010 |E_inf= 11011011 | ULAop= 00 | fontU= 00 | Res = 11011101
# PC=  14 |instru = 1| beqz=0 | zero= 1 | m2entr1=  14 | m2ent2= 219 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3= 188 | mf2= 11011011 |E_inf= 10111100 | ULAop= 01 | fontU= 10 | Res = 00000000
# PC=  14 |instru = 1| beqz=0 | zero= 1 | m2entr1=  15 | m2ent2= 219 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3= 188 | mf2= 11011011 |E_inf= 10111100 | ULAop= 01 | fontU= 10 | Res = 00000000
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=   0 | mf2= 11011011 |E_inf= 01100010 | ULAop= 00 | fontU= 01 | Res = 00111101
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=   0 | mf2= 11011011 |E_inf= 01100010 | ULAop= 00 | fontU= 01 | Res = 00111101
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1=  61 | reg2 =219 | reg3=   0 | mf2= 00000011 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000011
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1=  61 | reg2 =219 | reg3=   0 | mf2= 00000011 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000011
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1=  61 | reg2 =219 | reg3=   0 | mf2= 11011011 |E_inf= 00111101 | ULAop= 00 | fontU= 01 | Res = 00011000
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1=  61 | reg2 =219 | reg3=   0 | mf2= 11011011 |E_inf= 00111101 | ULAop= 00 | fontU= 01 | Res = 00011000
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=   0 | mf2= 11111100 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 11111100
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=   0 | mf2= 11111100 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 11111100
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1=  61 | reg2 = 24 | reg3=   9 | mf2= 00000010 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1=  61 | reg2 = 24 | reg3=   9 | mf2= 00000010 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  20 |instru = 0| beqz=0 | zero= 1 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=   9 | mf2= 00000011 |E_inf= 00011000 | ULAop= 10 | fontU= 00 | Res = 00000000
# PC=  20 |instru = 0| beqz=0 | zero= 1 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=   9 | mf2= 00000011 |E_inf= 00011000 | ULAop= 10 | fontU= 00 | Res = 00000000
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=   9 | mf2= 00000011 |E_inf= 00001001 | ULAop= 00 | fontU= 00 | Res = 00001100
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=   9 | mf2= 00000011 |E_inf= 00001001 | ULAop= 00 | fontU= 00 | Res = 00001100
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=   9 | mf2= 00011000 |E_inf= 00111101 | ULAop= 00 | fontU= 01 | Res = 01010101
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=   9 | mf2= 00011000 |E_inf= 00111101 | ULAop= 00 | fontU= 01 | Res = 01010101
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=  85 | mf2= 11111111 |E_inf= 01010101 | ULAop= 00 | fontU= 01 | Res = 01010100
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=  85 | mf2= 11111111 |E_inf= 01010101 | ULAop= 00 | fontU= 01 | Res = 01010100
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  84 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=  84 | mf2= 00000010 |E_inf= 00011000 | ULAop= 00 | fontU= 00 | Res = 00011010
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  84 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=  84 | mf2= 00000010 |E_inf= 00011000 | ULAop= 00 | fontU= 00 | Res = 00011010
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  24 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3= 212 | mf2= 00011000 |E_inf= 11010100 | ULAop= 01 | fontU= 10 | Res = 00000001
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  24 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3= 212 | mf2= 00011000 |E_inf= 11010100 | ULAop= 01 | fontU= 10 | Res = 00000001
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=   1 | mf2= 00011000 |E_inf= 00111101 | ULAop= 00 | fontU= 01 | Res = 01010101
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=   1 | mf2= 00011000 |E_inf= 00111101 | ULAop= 00 | fontU= 01 | Res = 01010101
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1=  85 | reg2 = 24 | reg3=   1 | mf2= 00000011 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 00000100
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1=  85 | reg2 = 24 | reg3=   1 | mf2= 00000011 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 00000100
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1=  85 | reg2 = 24 | reg3=   1 | mf2= 00011000 |E_inf= 01010101 | ULAop= 00 | fontU= 01 | Res = 01101101
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1=  85 | reg2 = 24 | reg3=   1 | mf2= 00011000 |E_inf= 01010101 | ULAop= 00 | fontU= 01 | Res = 01101101
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3=   1 | mf2= 11111100 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 11111101
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3=   1 | mf2= 11111100 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 11111101
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1=  85 | reg2 =109 | reg3=   9 | mf2= 00000010 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1=  85 | reg2 =109 | reg3=   9 | mf2= 00000010 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3=   9 | mf2= 00000011 |E_inf= 01101101 | ULAop= 10 | fontU= 00 | Res = 00000001
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3=   9 | mf2= 00000011 |E_inf= 01101101 | ULAop= 10 | fontU= 00 | Res = 00000001
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3=   9 | mf2= 00000011 |E_inf= 00001001 | ULAop= 00 | fontU= 00 | Res = 00001100
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3=   9 | mf2= 00000011 |E_inf= 00001001 | ULAop= 00 | fontU= 00 | Res = 00001100
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3=   9 | mf2= 01101101 |E_inf= 01010101 | ULAop= 00 | fontU= 01 | Res = 11000010
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3=   9 | mf2= 01101101 |E_inf= 01010101 | ULAop= 00 | fontU= 01 | Res = 11000010
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3= 194 | mf2= 11111111 |E_inf= 11000010 | ULAop= 00 | fontU= 01 | Res = 11000001
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3= 194 | mf2= 11111111 |E_inf= 11000010 | ULAop= 00 | fontU= 01 | Res = 11000001
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2= 193 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3= 193 | mf2= 00000010 |E_inf= 01101101 | ULAop= 00 | fontU= 00 | Res = 01101111
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2= 193 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3= 193 | mf2= 00000010 |E_inf= 01101101 | ULAop= 00 | fontU= 00 | Res = 01101111
# PC=  14 |instru = 1| beqz=0 | zero= 1 | m2entr1=  14 | m2ent2= 109 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3=  65 | mf2= 01101101 |E_inf= 01000001 | ULAop= 01 | fontU= 10 | Res = 00000000
# PC=  14 |instru = 1| beqz=0 | zero= 1 | m2entr1=  15 | m2ent2= 109 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3=  65 | mf2= 01101101 |E_inf= 01000001 | ULAop= 01 | fontU= 10 | Res = 00000000
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3=   0 | mf2= 01101101 |E_inf= 01010101 | ULAop= 00 | fontU= 01 | Res = 11000010
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3=   0 | mf2= 01101101 |E_inf= 01010101 | ULAop= 00 | fontU= 01 | Res = 11000010
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1= 194 | reg2 =109 | reg3=   0 | mf2= 00000011 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000011
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1= 194 | reg2 =109 | reg3=   0 | mf2= 00000011 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000011
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1= 194 | reg2 =109 | reg3=   0 | mf2= 01101101 |E_inf= 11000010 | ULAop= 00 | fontU= 01 | Res = 00101111
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1= 194 | reg2 =109 | reg3=   0 | mf2= 01101101 |E_inf= 11000010 | ULAop= 00 | fontU= 01 | Res = 00101111
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3=   0 | mf2= 11111100 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 11111100
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3=   0 | mf2= 11111100 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 11111100
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1= 194 | reg2 = 47 | reg3=   9 | mf2= 00000010 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1= 194 | reg2 = 47 | reg3=   9 | mf2= 00000010 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3=   9 | mf2= 00000011 |E_inf= 00101111 | ULAop= 10 | fontU= 00 | Res = 00000011
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3=   9 | mf2= 00000011 |E_inf= 00101111 | ULAop= 10 | fontU= 00 | Res = 00000011
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3=   9 | mf2= 00000011 |E_inf= 00001001 | ULAop= 00 | fontU= 00 | Res = 00001100
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3=   9 | mf2= 00000011 |E_inf= 00001001 | ULAop= 00 | fontU= 00 | Res = 00001100
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3=   9 | mf2= 00101111 |E_inf= 11000010 | ULAop= 00 | fontU= 01 | Res = 11110001
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3=   9 | mf2= 00101111 |E_inf= 11000010 | ULAop= 00 | fontU= 01 | Res = 11110001
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3= 241 | mf2= 11111111 |E_inf= 11110001 | ULAop= 00 | fontU= 01 | Res = 11110000
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3= 241 | mf2= 11111111 |E_inf= 11110001 | ULAop= 00 | fontU= 01 | Res = 11110000
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2= 240 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3= 240 | mf2= 00000010 |E_inf= 00101111 | ULAop= 00 | fontU= 00 | Res = 00110001
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2= 240 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3= 240 | mf2= 00000010 |E_inf= 00101111 | ULAop= 00 | fontU= 00 | Res = 00110001
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  47 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3= 112 | mf2= 00101111 |E_inf= 01110000 | ULAop= 01 | fontU= 10 | Res = 00000001
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  47 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3= 112 | mf2= 00101111 |E_inf= 01110000 | ULAop= 01 | fontU= 10 | Res = 00000001
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3=   1 | mf2= 00101111 |E_inf= 11000010 | ULAop= 00 | fontU= 01 | Res = 11110001
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3=   1 | mf2= 00101111 |E_inf= 11000010 | ULAop= 00 | fontU= 01 | Res = 11110001
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1= 241 | reg2 = 47 | reg3=   1 | mf2= 00000011 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 00000100
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1= 241 | reg2 = 47 | reg3=   1 | mf2= 00000011 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 00000100
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1= 241 | reg2 = 47 | reg3=   1 | mf2= 00101111 |E_inf= 11110001 | ULAop= 00 | fontU= 01 | Res = 00100000
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1= 241 | reg2 = 47 | reg3=   1 | mf2= 00101111 |E_inf= 11110001 | ULAop= 00 | fontU= 01 | Res = 00100000
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=   1 | mf2= 11111100 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 11111101
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=   1 | mf2= 11111100 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 11111101
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1= 241 | reg2 = 32 | reg3=   9 | mf2= 00000010 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1= 241 | reg2 = 32 | reg3=   9 | mf2= 00000010 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  20 |instru = 0| beqz=0 | zero= 1 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=   9 | mf2= 00000011 |E_inf= 00100000 | ULAop= 10 | fontU= 00 | Res = 00000000
# PC=  20 |instru = 0| beqz=0 | zero= 1 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=   9 | mf2= 00000011 |E_inf= 00100000 | ULAop= 10 | fontU= 00 | Res = 00000000
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=   9 | mf2= 00000011 |E_inf= 00001001 | ULAop= 00 | fontU= 00 | Res = 00001100
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=   9 | mf2= 00000011 |E_inf= 00001001 | ULAop= 00 | fontU= 00 | Res = 00001100
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=   9 | mf2= 00100000 |E_inf= 11110001 | ULAop= 00 | fontU= 01 | Res = 00010001
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=   9 | mf2= 00100000 |E_inf= 11110001 | ULAop= 00 | fontU= 01 | Res = 00010001
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=  17 | mf2= 11111111 |E_inf= 00010001 | ULAop= 00 | fontU= 01 | Res = 00010000
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=  17 | mf2= 11111111 |E_inf= 00010001 | ULAop= 00 | fontU= 01 | Res = 00010000
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  16 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=  16 | mf2= 00000010 |E_inf= 00100000 | ULAop= 00 | fontU= 00 | Res = 00100010
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  16 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=  16 | mf2= 00000010 |E_inf= 00100000 | ULAop= 00 | fontU= 00 | Res = 00100010
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  32 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3= 144 | mf2= 00100000 |E_inf= 10010000 | ULAop= 01 | fontU= 10 | Res = 00000001
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  32 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3= 144 | mf2= 00100000 |E_inf= 10010000 | ULAop= 01 | fontU= 10 | Res = 00000001
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=   1 | mf2= 00100000 |E_inf= 11110001 | ULAop= 00 | fontU= 01 | Res = 00010001
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=   1 | mf2= 00100000 |E_inf= 11110001 | ULAop= 00 | fontU= 01 | Res = 00010001
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1=  17 | reg2 = 32 | reg3=   1 | mf2= 00000011 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 00000100
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1=  17 | reg2 = 32 | reg3=   1 | mf2= 00000011 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 00000100
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1=  17 | reg2 = 32 | reg3=   1 | mf2= 00100000 |E_inf= 00010001 | ULAop= 00 | fontU= 01 | Res = 00110001
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1=  17 | reg2 = 32 | reg3=   1 | mf2= 00100000 |E_inf= 00010001 | ULAop= 00 | fontU= 01 | Res = 00110001
# Compile of Mux2fixa1.v was successful.
restart -f
# Loading work.Mux2fixa1
run -all
# GetModuleFileName: Não foi possível encontrar o módulo especificado.
# 
# 
# PC=   0 |instru = 0| beqz=0 | zero= 1 | m2entr1=   0 | m2ent2=   3 | SelMux2= 0 || reg1=   0 | reg2 =  0 | reg3=   0 | mf2= 00000011 |E_inf= 00000000 | ULAop= 10 | fontU= 00 | Res = 00000000
# PC=   1 |instru = 0| beqz=0 | zero= 1 | m2entr1=   1 | m2ent2=   4 | SelMux2= 0 || reg1=   0 | reg2 =  0 | reg3=   0 | mf2= 00000011 |E_inf= 00000000 | ULAop= 10 | fontU= 00 | Res = 00000000
# PC=   1 |instru = 0| beqz=0 | zero= 1 | m2entr1=   1 | m2ent2=   3 | SelMux2= 0 || reg1=   0 | reg2 =  0 | reg3=   0 | mf2= 00000010 |E_inf= 00000000 | ULAop= 10 | fontU= 00 | Res = 00000000
# PC=   1 |instru = 0| beqz=0 | zero= 1 | m2entr1=   2 | m2ent2=   4 | SelMux2= 0 || reg1=   0 | reg2 =  0 | reg3=   0 | mf2= 00000010 |E_inf= 00000000 | ULAop= 10 | fontU= 00 | Res = 00000000
# PC=   2 |instru = 0| beqz=0 | zero= 1 | m2entr1=   2 | m2ent2=   2 | SelMux2= 0 || reg1=   0 | reg2 =  0 | reg3=   0 | mf2= 00000000 |E_inf= 00000000 | ULAop= 10 | fontU= 00 | Res = 00000000
# PC=   2 |instru = 0| beqz=0 | zero= 1 | m2entr1=   3 | m2ent2=   3 | SelMux2= 0 || reg1=   0 | reg2 =  0 | reg3=   0 | mf2= 00000000 |E_inf= 00000000 | ULAop= 10 | fontU= 00 | Res = 00000000
# PC=   3 |instru = 0| beqz=0 | zero= 1 | m2entr1=   3 | m2ent2=   4 | SelMux2= 0 || reg1=   0 | reg2 =  0 | reg3=   0 | mf2= 00000001 |E_inf= 00000000 | ULAop= 10 | fontU= 00 | Res = 00000000
# PC=   3 |instru = 0| beqz=0 | zero= 1 | m2entr1=   4 | m2ent2=   5 | SelMux2= 0 || reg1=   0 | reg2 =  0 | reg3=   0 | mf2= 00000001 |E_inf= 00000000 | ULAop= 10 | fontU= 00 | Res = 00000000
# PC=   4 |instru = 1| beqz=0 | zero= 0 | m2entr1=   4 | m2ent2=   0 | SelMux2= 0 || reg1=   0 | reg2 =  0 | reg3=   0 | mf2= 00000001 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000001
# PC=   4 |instru = 1| beqz=0 | zero= 0 | m2entr1=   5 | m2ent2=   0 | SelMux2= 0 || reg1=   0 | reg2 =  0 | reg3=   0 | mf2= 00000001 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000001
# PC=   5 |instru = 1| beqz=0 | zero= 1 | m2entr1=   5 | m2ent2=   1 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000000 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000000
# PC=   5 |instru = 1| beqz=0 | zero= 1 | m2entr1=   6 | m2ent2=   1 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000000 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000000
# PC=   6 |instru = 0| beqz=0 | zero= 0 | m2entr1=   6 | m2ent2=   2 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000110 |E_inf= 00000000 | ULAop= 00 | fontU= 01 | Res = 00000110
# PC=   6 |instru = 0| beqz=0 | zero= 0 | m2entr1=   7 | m2ent2=   3 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000110 |E_inf= 00000000 | ULAop= 00 | fontU= 01 | Res = 00000110
# PC=   7 |instru = 1| beqz=0 | zero= 0 | m2entr1=   7 | m2ent2=   6 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000011 |E_inf= 00000110 | ULAop= 00 | fontU= 00 | Res = 00001001
# PC=   7 |instru = 1| beqz=0 | zero= 0 | m2entr1=   8 | m2ent2=   6 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000011 |E_inf= 00000110 | ULAop= 00 | fontU= 00 | Res = 00001001
# PC=   8 |instru = 1| beqz=0 | zero= 0 | m2entr1=   8 | m2ent2=   0 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000001 |E_inf= 00001001 | ULAop= 00 | fontU= 00 | Res = 00001010
# PC=   8 |instru = 1| beqz=0 | zero= 0 | m2entr1=   9 | m2ent2=   0 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000001 |E_inf= 00001001 | ULAop= 00 | fontU= 00 | Res = 00001010
# PC=   9 |instru = 0| beqz=0 | zero= 1 | m2entr1=   9 | m2ent2=  12 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000011 |E_inf= 00000000 | ULAop= 10 | fontU= 00 | Res = 00000000
# PC=   9 |instru = 0| beqz=0 | zero= 1 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000011 |E_inf= 00000000 | ULAop= 10 | fontU= 00 | Res = 00000000
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000011 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000011
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000011 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000011
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000000 |E_inf= 00000001 | ULAop= 00 | fontU= 01 | Res = 00000001
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000000 |E_inf= 00000001 | ULAop= 00 | fontU= 01 | Res = 00000001
# PC=  12 |instru = 0| beqz=0 | zero= 1 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   1 | mf2= 11111111 |E_inf= 00000001 | ULAop= 00 | fontU= 01 | Res = 00000000
# PC=  12 |instru = 0| beqz=0 | zero= 1 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   1 | mf2= 11111111 |E_inf= 00000001 | ULAop= 00 | fontU= 01 | Res = 00000000
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=   0 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000010 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=   0 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000010 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=   0 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3= 128 | mf2= 00000000 |E_inf= 10000000 | ULAop= 01 | fontU= 10 | Res = 00000001
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=   0 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3= 128 | mf2= 00000000 |E_inf= 10000000 | ULAop= 01 | fontU= 10 | Res = 00000001
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   1 | mf2= 00000000 |E_inf= 00000001 | ULAop= 00 | fontU= 01 | Res = 00000001
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   1 | mf2= 00000000 |E_inf= 00000001 | ULAop= 00 | fontU= 01 | Res = 00000001
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   1 | mf2= 00000011 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 00000100
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   1 | mf2= 00000011 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 00000100
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   1 | mf2= 00000000 |E_inf= 00000001 | ULAop= 00 | fontU= 01 | Res = 00000001
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   1 | mf2= 00000000 |E_inf= 00000001 | ULAop= 00 | fontU= 01 | Res = 00000001
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   1 | mf2= 11111100 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 11111101
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   1 | mf2= 11111100 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 11111101
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1=   1 | reg2 =  1 | reg3=   9 | mf2= 00000010 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1=   1 | reg2 =  1 | reg3=   9 | mf2= 00000010 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   9 | mf2= 00000011 |E_inf= 00000001 | ULAop= 10 | fontU= 00 | Res = 00000001
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   9 | mf2= 00000011 |E_inf= 00000001 | ULAop= 10 | fontU= 00 | Res = 00000001
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   9 | mf2= 00000011 |E_inf= 00001001 | ULAop= 00 | fontU= 00 | Res = 00001100
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   9 | mf2= 00000011 |E_inf= 00001001 | ULAop= 00 | fontU= 00 | Res = 00001100
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   9 | mf2= 00000001 |E_inf= 00000001 | ULAop= 00 | fontU= 01 | Res = 00000010
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   9 | mf2= 00000001 |E_inf= 00000001 | ULAop= 00 | fontU= 01 | Res = 00000010
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   2 | mf2= 11111111 |E_inf= 00000010 | ULAop= 00 | fontU= 01 | Res = 00000001
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   2 | mf2= 11111111 |E_inf= 00000010 | ULAop= 00 | fontU= 01 | Res = 00000001
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=   1 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   1 | mf2= 00000010 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 00000011
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=   1 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   1 | mf2= 00000010 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 00000011
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=   1 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3= 129 | mf2= 00000001 |E_inf= 10000001 | ULAop= 01 | fontU= 10 | Res = 00000001
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=   1 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3= 129 | mf2= 00000001 |E_inf= 10000001 | ULAop= 01 | fontU= 10 | Res = 00000001
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   1 | mf2= 00000001 |E_inf= 00000001 | ULAop= 00 | fontU= 01 | Res = 00000010
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   1 | mf2= 00000001 |E_inf= 00000001 | ULAop= 00 | fontU= 01 | Res = 00000010
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1=   2 | reg2 =  1 | reg3=   1 | mf2= 00000011 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 00000100
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1=   2 | reg2 =  1 | reg3=   1 | mf2= 00000011 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 00000100
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1=   2 | reg2 =  1 | reg3=   1 | mf2= 00000001 |E_inf= 00000010 | ULAop= 00 | fontU= 01 | Res = 00000011
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1=   2 | reg2 =  1 | reg3=   1 | mf2= 00000001 |E_inf= 00000010 | ULAop= 00 | fontU= 01 | Res = 00000011
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   1 | mf2= 11111100 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 11111101
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   1 | mf2= 11111100 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 11111101
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1=   2 | reg2 =  3 | reg3=   9 | mf2= 00000010 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1=   2 | reg2 =  3 | reg3=   9 | mf2= 00000010 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   9 | mf2= 00000011 |E_inf= 00000011 | ULAop= 10 | fontU= 00 | Res = 00000011
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   9 | mf2= 00000011 |E_inf= 00000011 | ULAop= 10 | fontU= 00 | Res = 00000011
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   9 | mf2= 00000011 |E_inf= 00001001 | ULAop= 00 | fontU= 00 | Res = 00001100
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   9 | mf2= 00000011 |E_inf= 00001001 | ULAop= 00 | fontU= 00 | Res = 00001100
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   9 | mf2= 00000011 |E_inf= 00000010 | ULAop= 00 | fontU= 01 | Res = 00000101
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   9 | mf2= 00000011 |E_inf= 00000010 | ULAop= 00 | fontU= 01 | Res = 00000101
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   5 | mf2= 11111111 |E_inf= 00000101 | ULAop= 00 | fontU= 01 | Res = 00000100
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   5 | mf2= 11111111 |E_inf= 00000101 | ULAop= 00 | fontU= 01 | Res = 00000100
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=   4 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   4 | mf2= 00000010 |E_inf= 00000011 | ULAop= 00 | fontU= 00 | Res = 00000101
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=   4 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   4 | mf2= 00000010 |E_inf= 00000011 | ULAop= 00 | fontU= 00 | Res = 00000101
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=   3 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3= 132 | mf2= 00000011 |E_inf= 10000100 | ULAop= 01 | fontU= 10 | Res = 00000001
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=   3 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3= 132 | mf2= 00000011 |E_inf= 10000100 | ULAop= 01 | fontU= 10 | Res = 00000001
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   1 | mf2= 00000011 |E_inf= 00000010 | ULAop= 00 | fontU= 01 | Res = 00000101
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   1 | mf2= 00000011 |E_inf= 00000010 | ULAop= 00 | fontU= 01 | Res = 00000101
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1=   5 | reg2 =  3 | reg3=   1 | mf2= 00000011 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 00000100
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1=   5 | reg2 =  3 | reg3=   1 | mf2= 00000011 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 00000100
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1=   5 | reg2 =  3 | reg3=   1 | mf2= 00000011 |E_inf= 00000101 | ULAop= 00 | fontU= 01 | Res = 00001000
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1=   5 | reg2 =  3 | reg3=   1 | mf2= 00000011 |E_inf= 00000101 | ULAop= 00 | fontU= 01 | Res = 00001000
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=   1 | mf2= 11111100 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 11111101
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=   1 | mf2= 11111100 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 11111101
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1=   5 | reg2 =  8 | reg3=   9 | mf2= 00000010 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1=   5 | reg2 =  8 | reg3=   9 | mf2= 00000010 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  20 |instru = 0| beqz=0 | zero= 1 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=   9 | mf2= 00000011 |E_inf= 00001000 | ULAop= 10 | fontU= 00 | Res = 00000000
# PC=  20 |instru = 0| beqz=0 | zero= 1 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=   9 | mf2= 00000011 |E_inf= 00001000 | ULAop= 10 | fontU= 00 | Res = 00000000
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=   9 | mf2= 00000011 |E_inf= 00001001 | ULAop= 00 | fontU= 00 | Res = 00001100
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=   9 | mf2= 00000011 |E_inf= 00001001 | ULAop= 00 | fontU= 00 | Res = 00001100
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=   9 | mf2= 00001000 |E_inf= 00000101 | ULAop= 00 | fontU= 01 | Res = 00001101
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=   9 | mf2= 00001000 |E_inf= 00000101 | ULAop= 00 | fontU= 01 | Res = 00001101
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=  13 | mf2= 11111111 |E_inf= 00001101 | ULAop= 00 | fontU= 01 | Res = 00001100
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=  13 | mf2= 11111111 |E_inf= 00001101 | ULAop= 00 | fontU= 01 | Res = 00001100
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  12 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=  12 | mf2= 00000010 |E_inf= 00001000 | ULAop= 00 | fontU= 00 | Res = 00001010
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  12 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=  12 | mf2= 00000010 |E_inf= 00001000 | ULAop= 00 | fontU= 00 | Res = 00001010
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=   8 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3= 140 | mf2= 00001000 |E_inf= 10001100 | ULAop= 01 | fontU= 10 | Res = 00000001
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=   8 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3= 140 | mf2= 00001000 |E_inf= 10001100 | ULAop= 01 | fontU= 10 | Res = 00000001
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=   1 | mf2= 00001000 |E_inf= 00000101 | ULAop= 00 | fontU= 01 | Res = 00001101
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=   1 | mf2= 00001000 |E_inf= 00000101 | ULAop= 00 | fontU= 01 | Res = 00001101
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1=  13 | reg2 =  8 | reg3=   1 | mf2= 00000011 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 00000100
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1=  13 | reg2 =  8 | reg3=   1 | mf2= 00000011 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 00000100
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1=  13 | reg2 =  8 | reg3=   1 | mf2= 00001000 |E_inf= 00001101 | ULAop= 00 | fontU= 01 | Res = 00010101
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1=  13 | reg2 =  8 | reg3=   1 | mf2= 00001000 |E_inf= 00001101 | ULAop= 00 | fontU= 01 | Res = 00010101
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=   1 | mf2= 11111100 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 11111101
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=   1 | mf2= 11111100 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 11111101
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1=  13 | reg2 = 21 | reg3=   9 | mf2= 00000010 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1=  13 | reg2 = 21 | reg3=   9 | mf2= 00000010 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=   9 | mf2= 00000011 |E_inf= 00010101 | ULAop= 10 | fontU= 00 | Res = 00000001
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=   9 | mf2= 00000011 |E_inf= 00010101 | ULAop= 10 | fontU= 00 | Res = 00000001
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=   9 | mf2= 00000011 |E_inf= 00001001 | ULAop= 00 | fontU= 00 | Res = 00001100
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=   9 | mf2= 00000011 |E_inf= 00001001 | ULAop= 00 | fontU= 00 | Res = 00001100
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=   9 | mf2= 00010101 |E_inf= 00001101 | ULAop= 00 | fontU= 01 | Res = 00100010
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=   9 | mf2= 00010101 |E_inf= 00001101 | ULAop= 00 | fontU= 01 | Res = 00100010
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=  34 | mf2= 11111111 |E_inf= 00100010 | ULAop= 00 | fontU= 01 | Res = 00100001
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=  34 | mf2= 11111111 |E_inf= 00100010 | ULAop= 00 | fontU= 01 | Res = 00100001
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  33 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=  33 | mf2= 00000010 |E_inf= 00010101 | ULAop= 00 | fontU= 00 | Res = 00010111
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  33 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=  33 | mf2= 00000010 |E_inf= 00010101 | ULAop= 00 | fontU= 00 | Res = 00010111
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  21 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3= 161 | mf2= 00010101 |E_inf= 10100001 | ULAop= 01 | fontU= 10 | Res = 00000001
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  21 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3= 161 | mf2= 00010101 |E_inf= 10100001 | ULAop= 01 | fontU= 10 | Res = 00000001
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=   1 | mf2= 00010101 |E_inf= 00001101 | ULAop= 00 | fontU= 01 | Res = 00100010
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=   1 | mf2= 00010101 |E_inf= 00001101 | ULAop= 00 | fontU= 01 | Res = 00100010
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1=  34 | reg2 = 21 | reg3=   1 | mf2= 00000011 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 00000100
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1=  34 | reg2 = 21 | reg3=   1 | mf2= 00000011 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 00000100
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1=  34 | reg2 = 21 | reg3=   1 | mf2= 00010101 |E_inf= 00100010 | ULAop= 00 | fontU= 01 | Res = 00110111
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1=  34 | reg2 = 21 | reg3=   1 | mf2= 00010101 |E_inf= 00100010 | ULAop= 00 | fontU= 01 | Res = 00110111
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=   1 | mf2= 11111100 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 11111101
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=   1 | mf2= 11111100 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 11111101
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1=  34 | reg2 = 55 | reg3=   9 | mf2= 00000010 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1=  34 | reg2 = 55 | reg3=   9 | mf2= 00000010 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=   9 | mf2= 00000011 |E_inf= 00110111 | ULAop= 10 | fontU= 00 | Res = 00000011
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=   9 | mf2= 00000011 |E_inf= 00110111 | ULAop= 10 | fontU= 00 | Res = 00000011
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=   9 | mf2= 00000011 |E_inf= 00001001 | ULAop= 00 | fontU= 00 | Res = 00001100
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=   9 | mf2= 00000011 |E_inf= 00001001 | ULAop= 00 | fontU= 00 | Res = 00001100
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=   9 | mf2= 00110111 |E_inf= 00100010 | ULAop= 00 | fontU= 01 | Res = 01011001
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=   9 | mf2= 00110111 |E_inf= 00100010 | ULAop= 00 | fontU= 01 | Res = 01011001
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=  89 | mf2= 11111111 |E_inf= 01011001 | ULAop= 00 | fontU= 01 | Res = 01011000
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=  89 | mf2= 11111111 |E_inf= 01011001 | ULAop= 00 | fontU= 01 | Res = 01011000
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  88 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=  88 | mf2= 00000010 |E_inf= 00110111 | ULAop= 00 | fontU= 00 | Res = 00111001
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  88 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=  88 | mf2= 00000010 |E_inf= 00110111 | ULAop= 00 | fontU= 00 | Res = 00111001
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  55 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3= 216 | mf2= 00110111 |E_inf= 11011000 | ULAop= 01 | fontU= 10 | Res = 00000001
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  55 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3= 216 | mf2= 00110111 |E_inf= 11011000 | ULAop= 01 | fontU= 10 | Res = 00000001
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=   1 | mf2= 00110111 |E_inf= 00100010 | ULAop= 00 | fontU= 01 | Res = 01011001
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=   1 | mf2= 00110111 |E_inf= 00100010 | ULAop= 00 | fontU= 01 | Res = 01011001
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1=  89 | reg2 = 55 | reg3=   1 | mf2= 00000011 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 00000100
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1=  89 | reg2 = 55 | reg3=   1 | mf2= 00000011 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 00000100
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1=  89 | reg2 = 55 | reg3=   1 | mf2= 00110111 |E_inf= 01011001 | ULAop= 00 | fontU= 01 | Res = 10010000
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1=  89 | reg2 = 55 | reg3=   1 | mf2= 00110111 |E_inf= 01011001 | ULAop= 00 | fontU= 01 | Res = 10010000
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3=   1 | mf2= 11111100 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 11111101
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3=   1 | mf2= 11111100 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 11111101
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1=  89 | reg2 =144 | reg3=   9 | mf2= 00000010 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1=  89 | reg2 =144 | reg3=   9 | mf2= 00000010 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  20 |instru = 0| beqz=0 | zero= 1 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3=   9 | mf2= 00000011 |E_inf= 10010000 | ULAop= 10 | fontU= 00 | Res = 00000000
# PC=  20 |instru = 0| beqz=0 | zero= 1 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3=   9 | mf2= 00000011 |E_inf= 10010000 | ULAop= 10 | fontU= 00 | Res = 00000000
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3=   9 | mf2= 00000011 |E_inf= 00001001 | ULAop= 00 | fontU= 00 | Res = 00001100
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3=   9 | mf2= 00000011 |E_inf= 00001001 | ULAop= 00 | fontU= 00 | Res = 00001100
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3=   9 | mf2= 10010000 |E_inf= 01011001 | ULAop= 00 | fontU= 01 | Res = 11101001
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3=   9 | mf2= 10010000 |E_inf= 01011001 | ULAop= 00 | fontU= 01 | Res = 11101001
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3= 233 | mf2= 11111111 |E_inf= 11101001 | ULAop= 00 | fontU= 01 | Res = 11101000
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3= 233 | mf2= 11111111 |E_inf= 11101001 | ULAop= 00 | fontU= 01 | Res = 11101000
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2= 232 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3= 232 | mf2= 00000010 |E_inf= 10010000 | ULAop= 00 | fontU= 00 | Res = 10010010
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2= 232 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3= 232 | mf2= 00000010 |E_inf= 10010000 | ULAop= 00 | fontU= 00 | Res = 10010010
# PC=  14 |instru = 1| beqz=0 | zero= 1 | m2entr1=  14 | m2ent2= 144 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3= 104 | mf2= 10010000 |E_inf= 01101000 | ULAop= 01 | fontU= 10 | Res = 00000000
# PC=  14 |instru = 1| beqz=0 | zero= 1 | m2entr1=  15 | m2ent2= 144 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3= 104 | mf2= 10010000 |E_inf= 01101000 | ULAop= 01 | fontU= 10 | Res = 00000000
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3=   0 | mf2= 10010000 |E_inf= 01011001 | ULAop= 00 | fontU= 01 | Res = 11101001
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3=   0 | mf2= 10010000 |E_inf= 01011001 | ULAop= 00 | fontU= 01 | Res = 11101001
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1= 233 | reg2 =144 | reg3=   0 | mf2= 00000011 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000011
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1= 233 | reg2 =144 | reg3=   0 | mf2= 00000011 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000011
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1= 233 | reg2 =144 | reg3=   0 | mf2= 10010000 |E_inf= 11101001 | ULAop= 00 | fontU= 01 | Res = 01111001
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1= 233 | reg2 =144 | reg3=   0 | mf2= 10010000 |E_inf= 11101001 | ULAop= 00 | fontU= 01 | Res = 01111001
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=   0 | mf2= 11111100 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 11111100
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=   0 | mf2= 11111100 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 11111100
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1= 233 | reg2 =121 | reg3=   9 | mf2= 00000010 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1= 233 | reg2 =121 | reg3=   9 | mf2= 00000010 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=   9 | mf2= 00000011 |E_inf= 01111001 | ULAop= 10 | fontU= 00 | Res = 00000001
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=   9 | mf2= 00000011 |E_inf= 01111001 | ULAop= 10 | fontU= 00 | Res = 00000001
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=   9 | mf2= 00000011 |E_inf= 00001001 | ULAop= 00 | fontU= 00 | Res = 00001100
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=   9 | mf2= 00000011 |E_inf= 00001001 | ULAop= 00 | fontU= 00 | Res = 00001100
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=   9 | mf2= 01111001 |E_inf= 11101001 | ULAop= 00 | fontU= 01 | Res = 01100010
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=   9 | mf2= 01111001 |E_inf= 11101001 | ULAop= 00 | fontU= 01 | Res = 01100010
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=  98 | mf2= 11111111 |E_inf= 01100010 | ULAop= 00 | fontU= 01 | Res = 01100001
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=  98 | mf2= 11111111 |E_inf= 01100010 | ULAop= 00 | fontU= 01 | Res = 01100001
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  97 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=  97 | mf2= 00000010 |E_inf= 01111001 | ULAop= 00 | fontU= 00 | Res = 01111011
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  97 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=  97 | mf2= 00000010 |E_inf= 01111001 | ULAop= 00 | fontU= 00 | Res = 01111011
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2= 121 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3= 225 | mf2= 01111001 |E_inf= 11100001 | ULAop= 01 | fontU= 10 | Res = 00000001
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2= 121 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3= 225 | mf2= 01111001 |E_inf= 11100001 | ULAop= 01 | fontU= 10 | Res = 00000001
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=   1 | mf2= 01111001 |E_inf= 11101001 | ULAop= 00 | fontU= 01 | Res = 01100010
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=   1 | mf2= 01111001 |E_inf= 11101001 | ULAop= 00 | fontU= 01 | Res = 01100010
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1=  98 | reg2 =121 | reg3=   1 | mf2= 00000011 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 00000100
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1=  98 | reg2 =121 | reg3=   1 | mf2= 00000011 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 00000100
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1=  98 | reg2 =121 | reg3=   1 | mf2= 01111001 |E_inf= 01100010 | ULAop= 00 | fontU= 01 | Res = 11011011
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1=  98 | reg2 =121 | reg3=   1 | mf2= 01111001 |E_inf= 01100010 | ULAop= 00 | fontU= 01 | Res = 11011011
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=   1 | mf2= 11111100 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 11111101
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=   1 | mf2= 11111100 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 11111101
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1=  98 | reg2 =219 | reg3=   9 | mf2= 00000010 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1=  98 | reg2 =219 | reg3=   9 | mf2= 00000010 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=   9 | mf2= 00000011 |E_inf= 11011011 | ULAop= 10 | fontU= 00 | Res = 00000011
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=   9 | mf2= 00000011 |E_inf= 11011011 | ULAop= 10 | fontU= 00 | Res = 00000011
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=   9 | mf2= 00000011 |E_inf= 00001001 | ULAop= 00 | fontU= 00 | Res = 00001100
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=   9 | mf2= 00000011 |E_inf= 00001001 | ULAop= 00 | fontU= 00 | Res = 00001100
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=   9 | mf2= 11011011 |E_inf= 01100010 | ULAop= 00 | fontU= 01 | Res = 00111101
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=   9 | mf2= 11011011 |E_inf= 01100010 | ULAop= 00 | fontU= 01 | Res = 00111101
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=  61 | mf2= 11111111 |E_inf= 00111101 | ULAop= 00 | fontU= 01 | Res = 00111100
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=  61 | mf2= 11111111 |E_inf= 00111101 | ULAop= 00 | fontU= 01 | Res = 00111100
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  60 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=  60 | mf2= 00000010 |E_inf= 11011011 | ULAop= 00 | fontU= 00 | Res = 11011101
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  60 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=  60 | mf2= 00000010 |E_inf= 11011011 | ULAop= 00 | fontU= 00 | Res = 11011101
# PC=  14 |instru = 1| beqz=0 | zero= 1 | m2entr1=  14 | m2ent2= 219 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3= 188 | mf2= 11011011 |E_inf= 10111100 | ULAop= 01 | fontU= 10 | Res = 00000000
# PC=  14 |instru = 1| beqz=0 | zero= 1 | m2entr1=  15 | m2ent2= 219 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3= 188 | mf2= 11011011 |E_inf= 10111100 | ULAop= 01 | fontU= 10 | Res = 00000000
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=   0 | mf2= 11011011 |E_inf= 01100010 | ULAop= 00 | fontU= 01 | Res = 00111101
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=   0 | mf2= 11011011 |E_inf= 01100010 | ULAop= 00 | fontU= 01 | Res = 00111101
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1=  61 | reg2 =219 | reg3=   0 | mf2= 00000011 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000011
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1=  61 | reg2 =219 | reg3=   0 | mf2= 00000011 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000011
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1=  61 | reg2 =219 | reg3=   0 | mf2= 11011011 |E_inf= 00111101 | ULAop= 00 | fontU= 01 | Res = 00011000
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1=  61 | reg2 =219 | reg3=   0 | mf2= 11011011 |E_inf= 00111101 | ULAop= 00 | fontU= 01 | Res = 00011000
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=   0 | mf2= 11111100 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 11111100
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=   0 | mf2= 11111100 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 11111100
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1=  61 | reg2 = 24 | reg3=   9 | mf2= 00000010 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1=  61 | reg2 = 24 | reg3=   9 | mf2= 00000010 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  20 |instru = 0| beqz=0 | zero= 1 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=   9 | mf2= 00000011 |E_inf= 00011000 | ULAop= 10 | fontU= 00 | Res = 00000000
# PC=  20 |instru = 0| beqz=0 | zero= 1 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=   9 | mf2= 00000011 |E_inf= 00011000 | ULAop= 10 | fontU= 00 | Res = 00000000
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=   9 | mf2= 00000011 |E_inf= 00001001 | ULAop= 00 | fontU= 00 | Res = 00001100
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=   9 | mf2= 00000011 |E_inf= 00001001 | ULAop= 00 | fontU= 00 | Res = 00001100
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=   9 | mf2= 00011000 |E_inf= 00111101 | ULAop= 00 | fontU= 01 | Res = 01010101
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=   9 | mf2= 00011000 |E_inf= 00111101 | ULAop= 00 | fontU= 01 | Res = 01010101
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=  85 | mf2= 11111111 |E_inf= 01010101 | ULAop= 00 | fontU= 01 | Res = 01010100
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=  85 | mf2= 11111111 |E_inf= 01010101 | ULAop= 00 | fontU= 01 | Res = 01010100
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  84 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=  84 | mf2= 00000010 |E_inf= 00011000 | ULAop= 00 | fontU= 00 | Res = 00011010
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  84 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=  84 | mf2= 00000010 |E_inf= 00011000 | ULAop= 00 | fontU= 00 | Res = 00011010
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  24 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3= 212 | mf2= 00011000 |E_inf= 11010100 | ULAop= 01 | fontU= 10 | Res = 00000001
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  24 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3= 212 | mf2= 00011000 |E_inf= 11010100 | ULAop= 01 | fontU= 10 | Res = 00000001
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=   1 | mf2= 00011000 |E_inf= 00111101 | ULAop= 00 | fontU= 01 | Res = 01010101
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=   1 | mf2= 00011000 |E_inf= 00111101 | ULAop= 00 | fontU= 01 | Res = 01010101
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1=  85 | reg2 = 24 | reg3=   1 | mf2= 00000011 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 00000100
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1=  85 | reg2 = 24 | reg3=   1 | mf2= 00000011 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 00000100
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1=  85 | reg2 = 24 | reg3=   1 | mf2= 00011000 |E_inf= 01010101 | ULAop= 00 | fontU= 01 | Res = 01101101
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1=  85 | reg2 = 24 | reg3=   1 | mf2= 00011000 |E_inf= 01010101 | ULAop= 00 | fontU= 01 | Res = 01101101
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3=   1 | mf2= 11111100 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 11111101
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3=   1 | mf2= 11111100 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 11111101
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1=  85 | reg2 =109 | reg3=   9 | mf2= 00000010 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1=  85 | reg2 =109 | reg3=   9 | mf2= 00000010 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3=   9 | mf2= 00000011 |E_inf= 01101101 | ULAop= 10 | fontU= 00 | Res = 00000001
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3=   9 | mf2= 00000011 |E_inf= 01101101 | ULAop= 10 | fontU= 00 | Res = 00000001
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3=   9 | mf2= 00000011 |E_inf= 00001001 | ULAop= 00 | fontU= 00 | Res = 00001100
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3=   9 | mf2= 00000011 |E_inf= 00001001 | ULAop= 00 | fontU= 00 | Res = 00001100
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3=   9 | mf2= 01101101 |E_inf= 01010101 | ULAop= 00 | fontU= 01 | Res = 11000010
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3=   9 | mf2= 01101101 |E_inf= 01010101 | ULAop= 00 | fontU= 01 | Res = 11000010
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3= 194 | mf2= 11111111 |E_inf= 11000010 | ULAop= 00 | fontU= 01 | Res = 11000001
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3= 194 | mf2= 11111111 |E_inf= 11000010 | ULAop= 00 | fontU= 01 | Res = 11000001
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2= 193 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3= 193 | mf2= 00000010 |E_inf= 01101101 | ULAop= 00 | fontU= 00 | Res = 01101111
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2= 193 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3= 193 | mf2= 00000010 |E_inf= 01101101 | ULAop= 00 | fontU= 00 | Res = 01101111
# PC=  14 |instru = 1| beqz=0 | zero= 1 | m2entr1=  14 | m2ent2= 109 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3=  65 | mf2= 01101101 |E_inf= 01000001 | ULAop= 01 | fontU= 10 | Res = 00000000
# PC=  14 |instru = 1| beqz=0 | zero= 1 | m2entr1=  15 | m2ent2= 109 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3=  65 | mf2= 01101101 |E_inf= 01000001 | ULAop= 01 | fontU= 10 | Res = 00000000
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3=   0 | mf2= 01101101 |E_inf= 01010101 | ULAop= 00 | fontU= 01 | Res = 11000010
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3=   0 | mf2= 01101101 |E_inf= 01010101 | ULAop= 00 | fontU= 01 | Res = 11000010
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1= 194 | reg2 =109 | reg3=   0 | mf2= 00000011 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000011
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1= 194 | reg2 =109 | reg3=   0 | mf2= 00000011 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000011
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1= 194 | reg2 =109 | reg3=   0 | mf2= 01101101 |E_inf= 11000010 | ULAop= 00 | fontU= 01 | Res = 00101111
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1= 194 | reg2 =109 | reg3=   0 | mf2= 01101101 |E_inf= 11000010 | ULAop= 00 | fontU= 01 | Res = 00101111
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3=   0 | mf2= 11111100 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 11111100
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3=   0 | mf2= 11111100 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 11111100
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1= 194 | reg2 = 47 | reg3=   9 | mf2= 00000010 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1= 194 | reg2 = 47 | reg3=   9 | mf2= 00000010 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3=   9 | mf2= 00000011 |E_inf= 00101111 | ULAop= 10 | fontU= 00 | Res = 00000011
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3=   9 | mf2= 00000011 |E_inf= 00101111 | ULAop= 10 | fontU= 00 | Res = 00000011
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3=   9 | mf2= 00000011 |E_inf= 00001001 | ULAop= 00 | fontU= 00 | Res = 00001100
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3=   9 | mf2= 00000011 |E_inf= 00001001 | ULAop= 00 | fontU= 00 | Res = 00001100
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3=   9 | mf2= 00101111 |E_inf= 11000010 | ULAop= 00 | fontU= 01 | Res = 11110001
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3=   9 | mf2= 00101111 |E_inf= 11000010 | ULAop= 00 | fontU= 01 | Res = 11110001
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3= 241 | mf2= 11111111 |E_inf= 11110001 | ULAop= 00 | fontU= 01 | Res = 11110000
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3= 241 | mf2= 11111111 |E_inf= 11110001 | ULAop= 00 | fontU= 01 | Res = 11110000
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2= 240 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3= 240 | mf2= 00000010 |E_inf= 00101111 | ULAop= 00 | fontU= 00 | Res = 00110001
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2= 240 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3= 240 | mf2= 00000010 |E_inf= 00101111 | ULAop= 00 | fontU= 00 | Res = 00110001
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  47 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3= 112 | mf2= 00101111 |E_inf= 01110000 | ULAop= 01 | fontU= 10 | Res = 00000001
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  47 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3= 112 | mf2= 00101111 |E_inf= 01110000 | ULAop= 01 | fontU= 10 | Res = 00000001
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3=   1 | mf2= 00101111 |E_inf= 11000010 | ULAop= 00 | fontU= 01 | Res = 11110001
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3=   1 | mf2= 00101111 |E_inf= 11000010 | ULAop= 00 | fontU= 01 | Res = 11110001
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1= 241 | reg2 = 47 | reg3=   1 | mf2= 00000011 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 00000100
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1= 241 | reg2 = 47 | reg3=   1 | mf2= 00000011 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 00000100
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1= 241 | reg2 = 47 | reg3=   1 | mf2= 00101111 |E_inf= 11110001 | ULAop= 00 | fontU= 01 | Res = 00100000
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1= 241 | reg2 = 47 | reg3=   1 | mf2= 00101111 |E_inf= 11110001 | ULAop= 00 | fontU= 01 | Res = 00100000
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=   1 | mf2= 11111100 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 11111101
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=   1 | mf2= 11111100 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 11111101
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1= 241 | reg2 = 32 | reg3=   9 | mf2= 00000010 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1= 241 | reg2 = 32 | reg3=   9 | mf2= 00000010 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  20 |instru = 0| beqz=0 | zero= 1 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=   9 | mf2= 00000011 |E_inf= 00100000 | ULAop= 10 | fontU= 00 | Res = 00000000
# PC=  20 |instru = 0| beqz=0 | zero= 1 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=   9 | mf2= 00000011 |E_inf= 00100000 | ULAop= 10 | fontU= 00 | Res = 00000000
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=   9 | mf2= 00000011 |E_inf= 00001001 | ULAop= 00 | fontU= 00 | Res = 00001100
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=   9 | mf2= 00000011 |E_inf= 00001001 | ULAop= 00 | fontU= 00 | Res = 00001100
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=   9 | mf2= 00100000 |E_inf= 11110001 | ULAop= 00 | fontU= 01 | Res = 00010001
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=   9 | mf2= 00100000 |E_inf= 11110001 | ULAop= 00 | fontU= 01 | Res = 00010001
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=  17 | mf2= 11111111 |E_inf= 00010001 | ULAop= 00 | fontU= 01 | Res = 00010000
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=  17 | mf2= 11111111 |E_inf= 00010001 | ULAop= 00 | fontU= 01 | Res = 00010000
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  16 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=  16 | mf2= 00000010 |E_inf= 00100000 | ULAop= 00 | fontU= 00 | Res = 00100010
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  16 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=  16 | mf2= 00000010 |E_inf= 00100000 | ULAop= 00 | fontU= 00 | Res = 00100010
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  32 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3= 144 | mf2= 00100000 |E_inf= 10010000 | ULAop= 01 | fontU= 10 | Res = 00000001
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  32 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3= 144 | mf2= 00100000 |E_inf= 10010000 | ULAop= 01 | fontU= 10 | Res = 00000001
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=   1 | mf2= 00100000 |E_inf= 11110001 | ULAop= 00 | fontU= 01 | Res = 00010001
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=   1 | mf2= 00100000 |E_inf= 11110001 | ULAop= 00 | fontU= 01 | Res = 00010001
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1=  17 | reg2 = 32 | reg3=   1 | mf2= 00000011 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 00000100
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1=  17 | reg2 = 32 | reg3=   1 | mf2= 00000011 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 00000100
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1=  17 | reg2 = 32 | reg3=   1 | mf2= 00100000 |E_inf= 00010001 | ULAop= 00 | fontU= 01 | Res = 00110001
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1=  17 | reg2 = 32 | reg3=   1 | mf2= 00100000 |E_inf= 00010001 | ULAop= 00 | fontU= 01 | Res = 00110001
# Compile of testenrisc.v was successful.
restart -f
# Loading work.testenrisc
run -all
# GetModuleFileName: Não foi possível encontrar o módulo especificado.
# 
# 
# PC=   0 |instru = 0| beqz=0 | zero= 1 | m2entr1=   0 | m2ent2=   3 | SelMux2= 0 || reg1=   0 | reg2 =  0 | reg3=   0 | mf2= 00000011 |E_inf= 00000000 | ULAop= 10 | fontU= 00 | Res = 00000000
# PC=   1 |instru = 0| beqz=0 | zero= 1 | m2entr1=   1 | m2ent2=   4 | SelMux2= 0 || reg1=   0 | reg2 =  0 | reg3=   0 | mf2= 00000011 |E_inf= 00000000 | ULAop= 10 | fontU= 00 | Res = 00000000
# PC=   1 |instru = 0| beqz=0 | zero= 1 | m2entr1=   1 | m2ent2=   3 | SelMux2= 0 || reg1=   0 | reg2 =  0 | reg3=   0 | mf2= 00000010 |E_inf= 00000000 | ULAop= 10 | fontU= 00 | Res = 00000000
# PC=   1 |instru = 0| beqz=0 | zero= 1 | m2entr1=   2 | m2ent2=   4 | SelMux2= 0 || reg1=   0 | reg2 =  0 | reg3=   0 | mf2= 00000010 |E_inf= 00000000 | ULAop= 10 | fontU= 00 | Res = 00000000
# PC=   2 |instru = 0| beqz=0 | zero= 1 | m2entr1=   2 | m2ent2=   2 | SelMux2= 0 || reg1=   0 | reg2 =  0 | reg3=   0 | mf2= 00000000 |E_inf= 00000000 | ULAop= 10 | fontU= 00 | Res = 00000000
# PC=   2 |instru = 0| beqz=0 | zero= 1 | m2entr1=   3 | m2ent2=   3 | SelMux2= 0 || reg1=   0 | reg2 =  0 | reg3=   0 | mf2= 00000000 |E_inf= 00000000 | ULAop= 10 | fontU= 00 | Res = 00000000
# PC=   3 |instru = 0| beqz=0 | zero= 1 | m2entr1=   3 | m2ent2=   4 | SelMux2= 0 || reg1=   0 | reg2 =  0 | reg3=   0 | mf2= 00000001 |E_inf= 00000000 | ULAop= 10 | fontU= 00 | Res = 00000000
# PC=   3 |instru = 0| beqz=0 | zero= 1 | m2entr1=   4 | m2ent2=   5 | SelMux2= 0 || reg1=   0 | reg2 =  0 | reg3=   0 | mf2= 00000001 |E_inf= 00000000 | ULAop= 10 | fontU= 00 | Res = 00000000
# PC=   4 |instru = 1| beqz=0 | zero= 0 | m2entr1=   4 | m2ent2=   0 | SelMux2= 0 || reg1=   0 | reg2 =  0 | reg3=   0 | mf2= 00000001 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000001
# PC=   4 |instru = 1| beqz=0 | zero= 0 | m2entr1=   5 | m2ent2=   0 | SelMux2= 0 || reg1=   0 | reg2 =  0 | reg3=   0 | mf2= 00000001 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000001
# PC=   5 |instru = 1| beqz=0 | zero= 1 | m2entr1=   5 | m2ent2=   1 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000000 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000000
# PC=   5 |instru = 1| beqz=0 | zero= 1 | m2entr1=   6 | m2ent2=   1 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000000 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000000
# PC=   6 |instru = 0| beqz=0 | zero= 0 | m2entr1=   6 | m2ent2=   2 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000110 |E_inf= 00000000 | ULAop= 00 | fontU= 01 | Res = 00000110
# PC=   6 |instru = 0| beqz=0 | zero= 0 | m2entr1=   7 | m2ent2=   3 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000110 |E_inf= 00000000 | ULAop= 00 | fontU= 01 | Res = 00000110
# PC=   7 |instru = 1| beqz=0 | zero= 0 | m2entr1=   7 | m2ent2=   6 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000011 |E_inf= 00000110 | ULAop= 00 | fontU= 00 | Res = 00001001
# PC=   7 |instru = 1| beqz=0 | zero= 0 | m2entr1=   8 | m2ent2=   6 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000011 |E_inf= 00000110 | ULAop= 00 | fontU= 00 | Res = 00001001
# PC=   8 |instru = 1| beqz=0 | zero= 0 | m2entr1=   8 | m2ent2=   0 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000001 |E_inf= 00001001 | ULAop= 00 | fontU= 00 | Res = 00001010
# PC=   8 |instru = 1| beqz=0 | zero= 0 | m2entr1=   9 | m2ent2=   0 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000001 |E_inf= 00001001 | ULAop= 00 | fontU= 00 | Res = 00001010
# PC=   9 |instru = 0| beqz=0 | zero= 1 | m2entr1=   9 | m2ent2=  12 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000011 |E_inf= 00000000 | ULAop= 10 | fontU= 00 | Res = 00000000
# PC=   9 |instru = 0| beqz=0 | zero= 1 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000011 |E_inf= 00000000 | ULAop= 10 | fontU= 00 | Res = 00000000
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000011 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000011
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000011 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000011
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000000 |E_inf= 00000001 | ULAop= 00 | fontU= 01 | Res = 00000001
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000000 |E_inf= 00000001 | ULAop= 00 | fontU= 01 | Res = 00000001
# PC=  12 |instru = 0| beqz=0 | zero= 1 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   1 | mf2= 11111111 |E_inf= 00000001 | ULAop= 00 | fontU= 01 | Res = 00000000
# PC=  12 |instru = 0| beqz=0 | zero= 1 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   1 | mf2= 11111111 |E_inf= 00000001 | ULAop= 00 | fontU= 01 | Res = 00000000
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=   0 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000010 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=   0 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000010 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=   0 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3= 128 | mf2= 00000000 |E_inf= 10000000 | ULAop= 01 | fontU= 10 | Res = 00000001
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=   0 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3= 128 | mf2= 00000000 |E_inf= 10000000 | ULAop= 01 | fontU= 10 | Res = 00000001
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   1 | mf2= 00000000 |E_inf= 00000001 | ULAop= 00 | fontU= 01 | Res = 00000001
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   1 | mf2= 00000000 |E_inf= 00000001 | ULAop= 00 | fontU= 01 | Res = 00000001
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   1 | mf2= 00000000 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 00000100
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   1 | mf2= 00000000 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 00000100
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   1 | mf2= 00000000 |E_inf= 00000001 | ULAop= 00 | fontU= 01 | Res = 00000001
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   1 | mf2= 00000000 |E_inf= 00000001 | ULAop= 00 | fontU= 01 | Res = 00000001
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   1 | mf2= 11111100 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 11111101
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   1 | mf2= 11111100 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 11111101
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1=   1 | reg2 =  1 | reg3=   9 | mf2= 00000010 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1=   1 | reg2 =  1 | reg3=   9 | mf2= 00000010 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   9 | mf2= 00000011 |E_inf= 00000001 | ULAop= 10 | fontU= 00 | Res = 00000001
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   9 | mf2= 00000011 |E_inf= 00000001 | ULAop= 10 | fontU= 00 | Res = 00000001
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   9 | mf2= 00000011 |E_inf= 00001001 | ULAop= 00 | fontU= 00 | Res = 00001100
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   9 | mf2= 00000011 |E_inf= 00001001 | ULAop= 00 | fontU= 00 | Res = 00001100
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   9 | mf2= 00000001 |E_inf= 00000001 | ULAop= 00 | fontU= 01 | Res = 00000010
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   9 | mf2= 00000001 |E_inf= 00000001 | ULAop= 00 | fontU= 01 | Res = 00000010
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   2 | mf2= 11111111 |E_inf= 00000010 | ULAop= 00 | fontU= 01 | Res = 00000001
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   2 | mf2= 11111111 |E_inf= 00000010 | ULAop= 00 | fontU= 01 | Res = 00000001
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=   1 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   1 | mf2= 00000010 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 00000011
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=   1 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   1 | mf2= 00000010 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 00000011
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=   1 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3= 129 | mf2= 00000001 |E_inf= 10000001 | ULAop= 01 | fontU= 10 | Res = 00000001
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=   1 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3= 129 | mf2= 00000001 |E_inf= 10000001 | ULAop= 01 | fontU= 10 | Res = 00000001
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   1 | mf2= 00000001 |E_inf= 00000001 | ULAop= 00 | fontU= 01 | Res = 00000010
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   1 | mf2= 00000001 |E_inf= 00000001 | ULAop= 00 | fontU= 01 | Res = 00000010
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1=   2 | reg2 =  1 | reg3=   1 | mf2= 00000000 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 00000100
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1=   2 | reg2 =  1 | reg3=   1 | mf2= 00000000 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 00000100
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1=   2 | reg2 =  1 | reg3=   1 | mf2= 00000001 |E_inf= 00000010 | ULAop= 00 | fontU= 01 | Res = 00000011
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1=   2 | reg2 =  1 | reg3=   1 | mf2= 00000001 |E_inf= 00000010 | ULAop= 00 | fontU= 01 | Res = 00000011
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   1 | mf2= 11111100 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 11111101
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   1 | mf2= 11111100 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 11111101
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1=   2 | reg2 =  3 | reg3=   9 | mf2= 00000010 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1=   2 | reg2 =  3 | reg3=   9 | mf2= 00000010 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   9 | mf2= 00000011 |E_inf= 00000011 | ULAop= 10 | fontU= 00 | Res = 00000011
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   9 | mf2= 00000011 |E_inf= 00000011 | ULAop= 10 | fontU= 00 | Res = 00000011
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   9 | mf2= 00000011 |E_inf= 00001001 | ULAop= 00 | fontU= 00 | Res = 00001100
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   9 | mf2= 00000011 |E_inf= 00001001 | ULAop= 00 | fontU= 00 | Res = 00001100
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   9 | mf2= 00000011 |E_inf= 00000010 | ULAop= 00 | fontU= 01 | Res = 00000101
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   9 | mf2= 00000011 |E_inf= 00000010 | ULAop= 00 | fontU= 01 | Res = 00000101
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   5 | mf2= 11111111 |E_inf= 00000101 | ULAop= 00 | fontU= 01 | Res = 00000100
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   5 | mf2= 11111111 |E_inf= 00000101 | ULAop= 00 | fontU= 01 | Res = 00000100
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=   4 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   4 | mf2= 00000010 |E_inf= 00000011 | ULAop= 00 | fontU= 00 | Res = 00000101
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=   4 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   4 | mf2= 00000010 |E_inf= 00000011 | ULAop= 00 | fontU= 00 | Res = 00000101
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=   3 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3= 132 | mf2= 00000011 |E_inf= 10000100 | ULAop= 01 | fontU= 10 | Res = 00000001
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=   3 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3= 132 | mf2= 00000011 |E_inf= 10000100 | ULAop= 01 | fontU= 10 | Res = 00000001
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   1 | mf2= 00000011 |E_inf= 00000010 | ULAop= 00 | fontU= 01 | Res = 00000101
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   1 | mf2= 00000011 |E_inf= 00000010 | ULAop= 00 | fontU= 01 | Res = 00000101
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1=   5 | reg2 =  3 | reg3=   1 | mf2= 00000000 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 00000100
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1=   5 | reg2 =  3 | reg3=   1 | mf2= 00000000 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 00000100
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1=   5 | reg2 =  3 | reg3=   1 | mf2= 00000011 |E_inf= 00000101 | ULAop= 00 | fontU= 01 | Res = 00001000
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1=   5 | reg2 =  3 | reg3=   1 | mf2= 00000011 |E_inf= 00000101 | ULAop= 00 | fontU= 01 | Res = 00001000
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=   1 | mf2= 11111100 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 11111101
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=   1 | mf2= 11111100 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 11111101
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1=   5 | reg2 =  8 | reg3=   9 | mf2= 00000010 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1=   5 | reg2 =  8 | reg3=   9 | mf2= 00000010 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  20 |instru = 0| beqz=0 | zero= 1 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=   9 | mf2= 00000011 |E_inf= 00001000 | ULAop= 10 | fontU= 00 | Res = 00000000
# PC=  20 |instru = 0| beqz=0 | zero= 1 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=   9 | mf2= 00000011 |E_inf= 00001000 | ULAop= 10 | fontU= 00 | Res = 00000000
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=   9 | mf2= 00000011 |E_inf= 00001001 | ULAop= 00 | fontU= 00 | Res = 00001100
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=   9 | mf2= 00000011 |E_inf= 00001001 | ULAop= 00 | fontU= 00 | Res = 00001100
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=   9 | mf2= 00001000 |E_inf= 00000101 | ULAop= 00 | fontU= 01 | Res = 00001101
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=   9 | mf2= 00001000 |E_inf= 00000101 | ULAop= 00 | fontU= 01 | Res = 00001101
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=  13 | mf2= 11111111 |E_inf= 00001101 | ULAop= 00 | fontU= 01 | Res = 00001100
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=  13 | mf2= 11111111 |E_inf= 00001101 | ULAop= 00 | fontU= 01 | Res = 00001100
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  12 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=  12 | mf2= 00000010 |E_inf= 00001000 | ULAop= 00 | fontU= 00 | Res = 00001010
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  12 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=  12 | mf2= 00000010 |E_inf= 00001000 | ULAop= 00 | fontU= 00 | Res = 00001010
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=   8 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3= 140 | mf2= 00001000 |E_inf= 10001100 | ULAop= 01 | fontU= 10 | Res = 00000001
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=   8 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3= 140 | mf2= 00001000 |E_inf= 10001100 | ULAop= 01 | fontU= 10 | Res = 00000001
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=   1 | mf2= 00001000 |E_inf= 00000101 | ULAop= 00 | fontU= 01 | Res = 00001101
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=   1 | mf2= 00001000 |E_inf= 00000101 | ULAop= 00 | fontU= 01 | Res = 00001101
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1=  13 | reg2 =  8 | reg3=   1 | mf2= 00000000 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 00000100
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1=  13 | reg2 =  8 | reg3=   1 | mf2= 00000000 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 00000100
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1=  13 | reg2 =  8 | reg3=   1 | mf2= 00001000 |E_inf= 00001101 | ULAop= 00 | fontU= 01 | Res = 00010101
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1=  13 | reg2 =  8 | reg3=   1 | mf2= 00001000 |E_inf= 00001101 | ULAop= 00 | fontU= 01 | Res = 00010101
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=   1 | mf2= 11111100 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 11111101
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=   1 | mf2= 11111100 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 11111101
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1=  13 | reg2 = 21 | reg3=   9 | mf2= 00000010 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1=  13 | reg2 = 21 | reg3=   9 | mf2= 00000010 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=   9 | mf2= 00000011 |E_inf= 00010101 | ULAop= 10 | fontU= 00 | Res = 00000001
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=   9 | mf2= 00000011 |E_inf= 00010101 | ULAop= 10 | fontU= 00 | Res = 00000001
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=   9 | mf2= 00000011 |E_inf= 00001001 | ULAop= 00 | fontU= 00 | Res = 00001100
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=   9 | mf2= 00000011 |E_inf= 00001001 | ULAop= 00 | fontU= 00 | Res = 00001100
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=   9 | mf2= 00010101 |E_inf= 00001101 | ULAop= 00 | fontU= 01 | Res = 00100010
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=   9 | mf2= 00010101 |E_inf= 00001101 | ULAop= 00 | fontU= 01 | Res = 00100010
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=  34 | mf2= 11111111 |E_inf= 00100010 | ULAop= 00 | fontU= 01 | Res = 00100001
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=  34 | mf2= 11111111 |E_inf= 00100010 | ULAop= 00 | fontU= 01 | Res = 00100001
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  33 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=  33 | mf2= 00000010 |E_inf= 00010101 | ULAop= 00 | fontU= 00 | Res = 00010111
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  33 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=  33 | mf2= 00000010 |E_inf= 00010101 | ULAop= 00 | fontU= 00 | Res = 00010111
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  21 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3= 161 | mf2= 00010101 |E_inf= 10100001 | ULAop= 01 | fontU= 10 | Res = 00000001
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  21 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3= 161 | mf2= 00010101 |E_inf= 10100001 | ULAop= 01 | fontU= 10 | Res = 00000001
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=   1 | mf2= 00010101 |E_inf= 00001101 | ULAop= 00 | fontU= 01 | Res = 00100010
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=   1 | mf2= 00010101 |E_inf= 00001101 | ULAop= 00 | fontU= 01 | Res = 00100010
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1=  34 | reg2 = 21 | reg3=   1 | mf2= 00000000 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 00000100
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1=  34 | reg2 = 21 | reg3=   1 | mf2= 00000000 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 00000100
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1=  34 | reg2 = 21 | reg3=   1 | mf2= 00010101 |E_inf= 00100010 | ULAop= 00 | fontU= 01 | Res = 00110111
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1=  34 | reg2 = 21 | reg3=   1 | mf2= 00010101 |E_inf= 00100010 | ULAop= 00 | fontU= 01 | Res = 00110111
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=   1 | mf2= 11111100 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 11111101
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=   1 | mf2= 11111100 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 11111101
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1=  34 | reg2 = 55 | reg3=   9 | mf2= 00000010 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1=  34 | reg2 = 55 | reg3=   9 | mf2= 00000010 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=   9 | mf2= 00000011 |E_inf= 00110111 | ULAop= 10 | fontU= 00 | Res = 00000011
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=   9 | mf2= 00000011 |E_inf= 00110111 | ULAop= 10 | fontU= 00 | Res = 00000011
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=   9 | mf2= 00000011 |E_inf= 00001001 | ULAop= 00 | fontU= 00 | Res = 00001100
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=   9 | mf2= 00000011 |E_inf= 00001001 | ULAop= 00 | fontU= 00 | Res = 00001100
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=   9 | mf2= 00110111 |E_inf= 00100010 | ULAop= 00 | fontU= 01 | Res = 01011001
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=   9 | mf2= 00110111 |E_inf= 00100010 | ULAop= 00 | fontU= 01 | Res = 01011001
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=  89 | mf2= 11111111 |E_inf= 01011001 | ULAop= 00 | fontU= 01 | Res = 01011000
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=  89 | mf2= 11111111 |E_inf= 01011001 | ULAop= 00 | fontU= 01 | Res = 01011000
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  88 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=  88 | mf2= 00000010 |E_inf= 00110111 | ULAop= 00 | fontU= 00 | Res = 00111001
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  88 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=  88 | mf2= 00000010 |E_inf= 00110111 | ULAop= 00 | fontU= 00 | Res = 00111001
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  55 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3= 216 | mf2= 00110111 |E_inf= 11011000 | ULAop= 01 | fontU= 10 | Res = 00000001
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  55 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3= 216 | mf2= 00110111 |E_inf= 11011000 | ULAop= 01 | fontU= 10 | Res = 00000001
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=   1 | mf2= 00110111 |E_inf= 00100010 | ULAop= 00 | fontU= 01 | Res = 01011001
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=   1 | mf2= 00110111 |E_inf= 00100010 | ULAop= 00 | fontU= 01 | Res = 01011001
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1=  89 | reg2 = 55 | reg3=   1 | mf2= 00000000 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 00000100
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1=  89 | reg2 = 55 | reg3=   1 | mf2= 00000000 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 00000100
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1=  89 | reg2 = 55 | reg3=   1 | mf2= 00110111 |E_inf= 01011001 | ULAop= 00 | fontU= 01 | Res = 10010000
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1=  89 | reg2 = 55 | reg3=   1 | mf2= 00110111 |E_inf= 01011001 | ULAop= 00 | fontU= 01 | Res = 10010000
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3=   1 | mf2= 11111100 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 11111101
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3=   1 | mf2= 11111100 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 11111101
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1=  89 | reg2 =144 | reg3=   9 | mf2= 00000010 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1=  89 | reg2 =144 | reg3=   9 | mf2= 00000010 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  20 |instru = 0| beqz=0 | zero= 1 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3=   9 | mf2= 00000011 |E_inf= 10010000 | ULAop= 10 | fontU= 00 | Res = 00000000
# PC=  20 |instru = 0| beqz=0 | zero= 1 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3=   9 | mf2= 00000011 |E_inf= 10010000 | ULAop= 10 | fontU= 00 | Res = 00000000
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3=   9 | mf2= 00000011 |E_inf= 00001001 | ULAop= 00 | fontU= 00 | Res = 00001100
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3=   9 | mf2= 00000011 |E_inf= 00001001 | ULAop= 00 | fontU= 00 | Res = 00001100
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3=   9 | mf2= 10010000 |E_inf= 01011001 | ULAop= 00 | fontU= 01 | Res = 11101001
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3=   9 | mf2= 10010000 |E_inf= 01011001 | ULAop= 00 | fontU= 01 | Res = 11101001
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3= 233 | mf2= 11111111 |E_inf= 11101001 | ULAop= 00 | fontU= 01 | Res = 11101000
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3= 233 | mf2= 11111111 |E_inf= 11101001 | ULAop= 00 | fontU= 01 | Res = 11101000
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2= 232 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3= 232 | mf2= 00000010 |E_inf= 10010000 | ULAop= 00 | fontU= 00 | Res = 10010010
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2= 232 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3= 232 | mf2= 00000010 |E_inf= 10010000 | ULAop= 00 | fontU= 00 | Res = 10010010
# PC=  14 |instru = 1| beqz=0 | zero= 1 | m2entr1=  14 | m2ent2= 144 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3= 104 | mf2= 10010000 |E_inf= 01101000 | ULAop= 01 | fontU= 10 | Res = 00000000
# PC=  14 |instru = 1| beqz=0 | zero= 1 | m2entr1=  15 | m2ent2= 144 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3= 104 | mf2= 10010000 |E_inf= 01101000 | ULAop= 01 | fontU= 10 | Res = 00000000
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3=   0 | mf2= 10010000 |E_inf= 01011001 | ULAop= 00 | fontU= 01 | Res = 11101001
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3=   0 | mf2= 10010000 |E_inf= 01011001 | ULAop= 00 | fontU= 01 | Res = 11101001
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1= 233 | reg2 =144 | reg3=   0 | mf2= 00000000 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000011
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1= 233 | reg2 =144 | reg3=   0 | mf2= 00000000 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000011
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1= 233 | reg2 =144 | reg3=   0 | mf2= 10010000 |E_inf= 11101001 | ULAop= 00 | fontU= 01 | Res = 01111001
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1= 233 | reg2 =144 | reg3=   0 | mf2= 10010000 |E_inf= 11101001 | ULAop= 00 | fontU= 01 | Res = 01111001
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=   0 | mf2= 11111100 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 11111100
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=   0 | mf2= 11111100 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 11111100
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1= 233 | reg2 =121 | reg3=   9 | mf2= 00000010 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1= 233 | reg2 =121 | reg3=   9 | mf2= 00000010 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=   9 | mf2= 00000011 |E_inf= 01111001 | ULAop= 10 | fontU= 00 | Res = 00000001
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=   9 | mf2= 00000011 |E_inf= 01111001 | ULAop= 10 | fontU= 00 | Res = 00000001
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=   9 | mf2= 00000011 |E_inf= 00001001 | ULAop= 00 | fontU= 00 | Res = 00001100
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=   9 | mf2= 00000011 |E_inf= 00001001 | ULAop= 00 | fontU= 00 | Res = 00001100
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=   9 | mf2= 01111001 |E_inf= 11101001 | ULAop= 00 | fontU= 01 | Res = 01100010
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=   9 | mf2= 01111001 |E_inf= 11101001 | ULAop= 00 | fontU= 01 | Res = 01100010
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=  98 | mf2= 11111111 |E_inf= 01100010 | ULAop= 00 | fontU= 01 | Res = 01100001
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=  98 | mf2= 11111111 |E_inf= 01100010 | ULAop= 00 | fontU= 01 | Res = 01100001
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  97 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=  97 | mf2= 00000010 |E_inf= 01111001 | ULAop= 00 | fontU= 00 | Res = 01111011
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  97 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=  97 | mf2= 00000010 |E_inf= 01111001 | ULAop= 00 | fontU= 00 | Res = 01111011
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2= 121 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3= 225 | mf2= 01111001 |E_inf= 11100001 | ULAop= 01 | fontU= 10 | Res = 00000001
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2= 121 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3= 225 | mf2= 01111001 |E_inf= 11100001 | ULAop= 01 | fontU= 10 | Res = 00000001
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=   1 | mf2= 01111001 |E_inf= 11101001 | ULAop= 00 | fontU= 01 | Res = 01100010
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1= 233 | reg2 =121 | reg3=   1 | mf2= 01111001 |E_inf= 11101001 | ULAop= 00 | fontU= 01 | Res = 01100010
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1=  98 | reg2 =121 | reg3=   1 | mf2= 00000000 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 00000100
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1=  98 | reg2 =121 | reg3=   1 | mf2= 00000000 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 00000100
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1=  98 | reg2 =121 | reg3=   1 | mf2= 01111001 |E_inf= 01100010 | ULAop= 00 | fontU= 01 | Res = 11011011
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1=  98 | reg2 =121 | reg3=   1 | mf2= 01111001 |E_inf= 01100010 | ULAop= 00 | fontU= 01 | Res = 11011011
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=   1 | mf2= 11111100 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 11111101
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=   1 | mf2= 11111100 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 11111101
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1=  98 | reg2 =219 | reg3=   9 | mf2= 00000010 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1=  98 | reg2 =219 | reg3=   9 | mf2= 00000010 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=   9 | mf2= 00000011 |E_inf= 11011011 | ULAop= 10 | fontU= 00 | Res = 00000011
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=   9 | mf2= 00000011 |E_inf= 11011011 | ULAop= 10 | fontU= 00 | Res = 00000011
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=   9 | mf2= 00000011 |E_inf= 00001001 | ULAop= 00 | fontU= 00 | Res = 00001100
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=   9 | mf2= 00000011 |E_inf= 00001001 | ULAop= 00 | fontU= 00 | Res = 00001100
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=   9 | mf2= 11011011 |E_inf= 01100010 | ULAop= 00 | fontU= 01 | Res = 00111101
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=   9 | mf2= 11011011 |E_inf= 01100010 | ULAop= 00 | fontU= 01 | Res = 00111101
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=  61 | mf2= 11111111 |E_inf= 00111101 | ULAop= 00 | fontU= 01 | Res = 00111100
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=  61 | mf2= 11111111 |E_inf= 00111101 | ULAop= 00 | fontU= 01 | Res = 00111100
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  60 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=  60 | mf2= 00000010 |E_inf= 11011011 | ULAop= 00 | fontU= 00 | Res = 11011101
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  60 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=  60 | mf2= 00000010 |E_inf= 11011011 | ULAop= 00 | fontU= 00 | Res = 11011101
# PC=  14 |instru = 1| beqz=0 | zero= 1 | m2entr1=  14 | m2ent2= 219 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3= 188 | mf2= 11011011 |E_inf= 10111100 | ULAop= 01 | fontU= 10 | Res = 00000000
# PC=  14 |instru = 1| beqz=0 | zero= 1 | m2entr1=  15 | m2ent2= 219 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3= 188 | mf2= 11011011 |E_inf= 10111100 | ULAop= 01 | fontU= 10 | Res = 00000000
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=   0 | mf2= 11011011 |E_inf= 01100010 | ULAop= 00 | fontU= 01 | Res = 00111101
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1=  98 | reg2 =219 | reg3=   0 | mf2= 11011011 |E_inf= 01100010 | ULAop= 00 | fontU= 01 | Res = 00111101
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1=  61 | reg2 =219 | reg3=   0 | mf2= 00000000 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000011
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1=  61 | reg2 =219 | reg3=   0 | mf2= 00000000 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000011
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1=  61 | reg2 =219 | reg3=   0 | mf2= 11011011 |E_inf= 00111101 | ULAop= 00 | fontU= 01 | Res = 00011000
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1=  61 | reg2 =219 | reg3=   0 | mf2= 11011011 |E_inf= 00111101 | ULAop= 00 | fontU= 01 | Res = 00011000
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=   0 | mf2= 11111100 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 11111100
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=   0 | mf2= 11111100 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 11111100
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1=  61 | reg2 = 24 | reg3=   9 | mf2= 00000010 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1=  61 | reg2 = 24 | reg3=   9 | mf2= 00000010 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  20 |instru = 0| beqz=0 | zero= 1 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=   9 | mf2= 00000011 |E_inf= 00011000 | ULAop= 10 | fontU= 00 | Res = 00000000
# PC=  20 |instru = 0| beqz=0 | zero= 1 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=   9 | mf2= 00000011 |E_inf= 00011000 | ULAop= 10 | fontU= 00 | Res = 00000000
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=   9 | mf2= 00000011 |E_inf= 00001001 | ULAop= 00 | fontU= 00 | Res = 00001100
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=   9 | mf2= 00000011 |E_inf= 00001001 | ULAop= 00 | fontU= 00 | Res = 00001100
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=   9 | mf2= 00011000 |E_inf= 00111101 | ULAop= 00 | fontU= 01 | Res = 01010101
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=   9 | mf2= 00011000 |E_inf= 00111101 | ULAop= 00 | fontU= 01 | Res = 01010101
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=  85 | mf2= 11111111 |E_inf= 01010101 | ULAop= 00 | fontU= 01 | Res = 01010100
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=  85 | mf2= 11111111 |E_inf= 01010101 | ULAop= 00 | fontU= 01 | Res = 01010100
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  84 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=  84 | mf2= 00000010 |E_inf= 00011000 | ULAop= 00 | fontU= 00 | Res = 00011010
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  84 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=  84 | mf2= 00000010 |E_inf= 00011000 | ULAop= 00 | fontU= 00 | Res = 00011010
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  24 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3= 212 | mf2= 00011000 |E_inf= 11010100 | ULAop= 01 | fontU= 10 | Res = 00000001
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  24 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3= 212 | mf2= 00011000 |E_inf= 11010100 | ULAop= 01 | fontU= 10 | Res = 00000001
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=   1 | mf2= 00011000 |E_inf= 00111101 | ULAop= 00 | fontU= 01 | Res = 01010101
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1=  61 | reg2 = 24 | reg3=   1 | mf2= 00011000 |E_inf= 00111101 | ULAop= 00 | fontU= 01 | Res = 01010101
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1=  85 | reg2 = 24 | reg3=   1 | mf2= 00000000 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 00000100
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1=  85 | reg2 = 24 | reg3=   1 | mf2= 00000000 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 00000100
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1=  85 | reg2 = 24 | reg3=   1 | mf2= 00011000 |E_inf= 01010101 | ULAop= 00 | fontU= 01 | Res = 01101101
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1=  85 | reg2 = 24 | reg3=   1 | mf2= 00011000 |E_inf= 01010101 | ULAop= 00 | fontU= 01 | Res = 01101101
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3=   1 | mf2= 11111100 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 11111101
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3=   1 | mf2= 11111100 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 11111101
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1=  85 | reg2 =109 | reg3=   9 | mf2= 00000010 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1=  85 | reg2 =109 | reg3=   9 | mf2= 00000010 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3=   9 | mf2= 00000011 |E_inf= 01101101 | ULAop= 10 | fontU= 00 | Res = 00000001
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3=   9 | mf2= 00000011 |E_inf= 01101101 | ULAop= 10 | fontU= 00 | Res = 00000001
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3=   9 | mf2= 00000011 |E_inf= 00001001 | ULAop= 00 | fontU= 00 | Res = 00001100
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3=   9 | mf2= 00000011 |E_inf= 00001001 | ULAop= 00 | fontU= 00 | Res = 00001100
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3=   9 | mf2= 01101101 |E_inf= 01010101 | ULAop= 00 | fontU= 01 | Res = 11000010
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3=   9 | mf2= 01101101 |E_inf= 01010101 | ULAop= 00 | fontU= 01 | Res = 11000010
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3= 194 | mf2= 11111111 |E_inf= 11000010 | ULAop= 00 | fontU= 01 | Res = 11000001
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3= 194 | mf2= 11111111 |E_inf= 11000010 | ULAop= 00 | fontU= 01 | Res = 11000001
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2= 193 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3= 193 | mf2= 00000010 |E_inf= 01101101 | ULAop= 00 | fontU= 00 | Res = 01101111
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2= 193 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3= 193 | mf2= 00000010 |E_inf= 01101101 | ULAop= 00 | fontU= 00 | Res = 01101111
# PC=  14 |instru = 1| beqz=0 | zero= 1 | m2entr1=  14 | m2ent2= 109 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3=  65 | mf2= 01101101 |E_inf= 01000001 | ULAop= 01 | fontU= 10 | Res = 00000000
# PC=  14 |instru = 1| beqz=0 | zero= 1 | m2entr1=  15 | m2ent2= 109 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3=  65 | mf2= 01101101 |E_inf= 01000001 | ULAop= 01 | fontU= 10 | Res = 00000000
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3=   0 | mf2= 01101101 |E_inf= 01010101 | ULAop= 00 | fontU= 01 | Res = 11000010
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1=  85 | reg2 =109 | reg3=   0 | mf2= 01101101 |E_inf= 01010101 | ULAop= 00 | fontU= 01 | Res = 11000010
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1= 194 | reg2 =109 | reg3=   0 | mf2= 00000000 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000011
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1= 194 | reg2 =109 | reg3=   0 | mf2= 00000000 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000011
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1= 194 | reg2 =109 | reg3=   0 | mf2= 01101101 |E_inf= 11000010 | ULAop= 00 | fontU= 01 | Res = 00101111
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1= 194 | reg2 =109 | reg3=   0 | mf2= 01101101 |E_inf= 11000010 | ULAop= 00 | fontU= 01 | Res = 00101111
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3=   0 | mf2= 11111100 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 11111100
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3=   0 | mf2= 11111100 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 11111100
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1= 194 | reg2 = 47 | reg3=   9 | mf2= 00000010 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1= 194 | reg2 = 47 | reg3=   9 | mf2= 00000010 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3=   9 | mf2= 00000011 |E_inf= 00101111 | ULAop= 10 | fontU= 00 | Res = 00000011
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3=   9 | mf2= 00000011 |E_inf= 00101111 | ULAop= 10 | fontU= 00 | Res = 00000011
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3=   9 | mf2= 00000011 |E_inf= 00001001 | ULAop= 00 | fontU= 00 | Res = 00001100
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3=   9 | mf2= 00000011 |E_inf= 00001001 | ULAop= 00 | fontU= 00 | Res = 00001100
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3=   9 | mf2= 00101111 |E_inf= 11000010 | ULAop= 00 | fontU= 01 | Res = 11110001
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3=   9 | mf2= 00101111 |E_inf= 11000010 | ULAop= 00 | fontU= 01 | Res = 11110001
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3= 241 | mf2= 11111111 |E_inf= 11110001 | ULAop= 00 | fontU= 01 | Res = 11110000
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3= 241 | mf2= 11111111 |E_inf= 11110001 | ULAop= 00 | fontU= 01 | Res = 11110000
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2= 240 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3= 240 | mf2= 00000010 |E_inf= 00101111 | ULAop= 00 | fontU= 00 | Res = 00110001
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2= 240 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3= 240 | mf2= 00000010 |E_inf= 00101111 | ULAop= 00 | fontU= 00 | Res = 00110001
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  47 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3= 112 | mf2= 00101111 |E_inf= 01110000 | ULAop= 01 | fontU= 10 | Res = 00000001
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  47 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3= 112 | mf2= 00101111 |E_inf= 01110000 | ULAop= 01 | fontU= 10 | Res = 00000001
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3=   1 | mf2= 00101111 |E_inf= 11000010 | ULAop= 00 | fontU= 01 | Res = 11110001
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1= 194 | reg2 = 47 | reg3=   1 | mf2= 00101111 |E_inf= 11000010 | ULAop= 00 | fontU= 01 | Res = 11110001
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1= 241 | reg2 = 47 | reg3=   1 | mf2= 00000000 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 00000100
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1= 241 | reg2 = 47 | reg3=   1 | mf2= 00000000 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 00000100
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1= 241 | reg2 = 47 | reg3=   1 | mf2= 00101111 |E_inf= 11110001 | ULAop= 00 | fontU= 01 | Res = 00100000
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1= 241 | reg2 = 47 | reg3=   1 | mf2= 00101111 |E_inf= 11110001 | ULAop= 00 | fontU= 01 | Res = 00100000
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=   1 | mf2= 11111100 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 11111101
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=   1 | mf2= 11111100 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 11111101
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1= 241 | reg2 = 32 | reg3=   9 | mf2= 00000010 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1= 241 | reg2 = 32 | reg3=   9 | mf2= 00000010 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  20 |instru = 0| beqz=0 | zero= 1 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=   9 | mf2= 00000011 |E_inf= 00100000 | ULAop= 10 | fontU= 00 | Res = 00000000
# PC=  20 |instru = 0| beqz=0 | zero= 1 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=   9 | mf2= 00000011 |E_inf= 00100000 | ULAop= 10 | fontU= 00 | Res = 00000000
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=   9 | mf2= 00000011 |E_inf= 00001001 | ULAop= 00 | fontU= 00 | Res = 00001100
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=   9 | mf2= 00000011 |E_inf= 00001001 | ULAop= 00 | fontU= 00 | Res = 00001100
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=   9 | mf2= 00100000 |E_inf= 11110001 | ULAop= 00 | fontU= 01 | Res = 00010001
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=   9 | mf2= 00100000 |E_inf= 11110001 | ULAop= 00 | fontU= 01 | Res = 00010001
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=  17 | mf2= 11111111 |E_inf= 00010001 | ULAop= 00 | fontU= 01 | Res = 00010000
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=  17 | mf2= 11111111 |E_inf= 00010001 | ULAop= 00 | fontU= 01 | Res = 00010000
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  16 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=  16 | mf2= 00000010 |E_inf= 00100000 | ULAop= 00 | fontU= 00 | Res = 00100010
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  16 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=  16 | mf2= 00000010 |E_inf= 00100000 | ULAop= 00 | fontU= 00 | Res = 00100010
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  32 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3= 144 | mf2= 00100000 |E_inf= 10010000 | ULAop= 01 | fontU= 10 | Res = 00000001
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  32 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3= 144 | mf2= 00100000 |E_inf= 10010000 | ULAop= 01 | fontU= 10 | Res = 00000001
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=   1 | mf2= 00100000 |E_inf= 11110001 | ULAop= 00 | fontU= 01 | Res = 00010001
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1= 241 | reg2 = 32 | reg3=   1 | mf2= 00100000 |E_inf= 11110001 | ULAop= 00 | fontU= 01 | Res = 00010001
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1=  17 | reg2 = 32 | reg3=   1 | mf2= 00000000 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 00000100
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1=  17 | reg2 = 32 | reg3=   1 | mf2= 00000000 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 00000100
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1=  17 | reg2 = 32 | reg3=   1 | mf2= 00100000 |E_inf= 00010001 | ULAop= 00 | fontU= 01 | Res = 00110001
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1=  17 | reg2 = 32 | reg3=   1 | mf2= 00100000 |E_inf= 00010001 | ULAop= 00 | fontU= 01 | Res = 00110001
# Compile of nRisc.v was successful.
restart -f
# Loading work.nRisc
# Loading work.PC
# Loading work.memo_instr
# Loading work.Soma1bit
# Loading work.Mux2
run -all
# GetModuleFileName: Não foi possível encontrar o módulo especificado.
# 
# 
# PC=   0 |instru = 0| beqz=0 | zero= 1 | m2entr1=   0 | m2ent2=   3 | SelMux2= 0 || reg1=   0 | reg2 =  0 | reg3=   0 | mf2= 00000011 |E_inf= 00000000 | ULAop= 10 | fontU= 00 | Res = 00000000
# PC=   1 |instru = 0| beqz=0 | zero= 1 | m2entr1=   1 | m2ent2=   4 | SelMux2= 0 || reg1=   0 | reg2 =  0 | reg3=   0 | mf2= 00000011 |E_inf= 00000000 | ULAop= 10 | fontU= 00 | Res = 00000000
# PC=   1 |instru = 0| beqz=0 | zero= 1 | m2entr1=   1 | m2ent2=   3 | SelMux2= 0 || reg1=   0 | reg2 =  0 | reg3=   0 | mf2= 00000010 |E_inf= 00000000 | ULAop= 10 | fontU= 00 | Res = 00000000
# PC=   1 |instru = 0| beqz=0 | zero= 1 | m2entr1=   2 | m2ent2=   4 | SelMux2= 0 || reg1=   0 | reg2 =  0 | reg3=   0 | mf2= 00000010 |E_inf= 00000000 | ULAop= 10 | fontU= 00 | Res = 00000000
# PC=   2 |instru = 0| beqz=0 | zero= 1 | m2entr1=   2 | m2ent2=   2 | SelMux2= 0 || reg1=   0 | reg2 =  0 | reg3=   0 | mf2= 00000000 |E_inf= 00000000 | ULAop= 10 | fontU= 00 | Res = 00000000
# PC=   2 |instru = 0| beqz=0 | zero= 1 | m2entr1=   3 | m2ent2=   3 | SelMux2= 0 || reg1=   0 | reg2 =  0 | reg3=   0 | mf2= 00000000 |E_inf= 00000000 | ULAop= 10 | fontU= 00 | Res = 00000000
# PC=   3 |instru = 0| beqz=0 | zero= 1 | m2entr1=   3 | m2ent2=   4 | SelMux2= 0 || reg1=   0 | reg2 =  0 | reg3=   0 | mf2= 00000001 |E_inf= 00000000 | ULAop= 10 | fontU= 00 | Res = 00000000
# PC=   3 |instru = 0| beqz=0 | zero= 1 | m2entr1=   4 | m2ent2=   5 | SelMux2= 0 || reg1=   0 | reg2 =  0 | reg3=   0 | mf2= 00000001 |E_inf= 00000000 | ULAop= 10 | fontU= 00 | Res = 00000000
# PC=   4 |instru = 1| beqz=0 | zero= 0 | m2entr1=   4 | m2ent2=   0 | SelMux2= 0 || reg1=   0 | reg2 =  0 | reg3=   0 | mf2= 00000001 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000001
# PC=   4 |instru = 1| beqz=0 | zero= 0 | m2entr1=   5 | m2ent2=   0 | SelMux2= 0 || reg1=   0 | reg2 =  0 | reg3=   0 | mf2= 00000001 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000001
# PC=   5 |instru = 1| beqz=0 | zero= 1 | m2entr1=   5 | m2ent2=   1 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000000 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000000
# PC=   5 |instru = 1| beqz=0 | zero= 1 | m2entr1=   6 | m2ent2=   1 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000000 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000000
# PC=   6 |instru = 0| beqz=0 | zero= 0 | m2entr1=   6 | m2ent2=   2 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000110 |E_inf= 00000000 | ULAop= 00 | fontU= 01 | Res = 00000110
# PC=   6 |instru = 0| beqz=0 | zero= 0 | m2entr1=   7 | m2ent2=   3 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000110 |E_inf= 00000000 | ULAop= 00 | fontU= 01 | Res = 00000110
# PC=   7 |instru = 1| beqz=0 | zero= 0 | m2entr1=   7 | m2ent2=   6 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000011 |E_inf= 00000110 | ULAop= 00 | fontU= 00 | Res = 00001001
# PC=   7 |instru = 1| beqz=0 | zero= 0 | m2entr1=   8 | m2ent2=   6 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000011 |E_inf= 00000110 | ULAop= 00 | fontU= 00 | Res = 00001001
# PC=   8 |instru = 1| beqz=0 | zero= 0 | m2entr1=   8 | m2ent2=   0 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000001 |E_inf= 00001001 | ULAop= 00 | fontU= 00 | Res = 00001010
# PC=   8 |instru = 1| beqz=0 | zero= 0 | m2entr1=   9 | m2ent2=   0 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000001 |E_inf= 00001001 | ULAop= 00 | fontU= 00 | Res = 00001010
# PC=   9 |instru = 0| beqz=0 | zero= 1 | m2entr1=   9 | m2ent2=  12 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000011 |E_inf= 00000000 | ULAop= 10 | fontU= 00 | Res = 00000000
# PC=   9 |instru = 0| beqz=0 | zero= 1 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000011 |E_inf= 00000000 | ULAop= 10 | fontU= 00 | Res = 00000000
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000011 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000011
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000011 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000011
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000000 |E_inf= 00000001 | ULAop= 00 | fontU= 01 | Res = 00000001
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000000 |E_inf= 00000001 | ULAop= 00 | fontU= 01 | Res = 00000001
# PC=  12 |instru = 0| beqz=0 | zero= 1 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   1 | mf2= 11111111 |E_inf= 00000001 | ULAop= 00 | fontU= 01 | Res = 00000000
# PC=  12 |instru = 0| beqz=0 | zero= 1 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   1 | mf2= 11111111 |E_inf= 00000001 | ULAop= 00 | fontU= 01 | Res = 00000000
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=   0 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000010 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=   0 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   0 | mf2= 00000010 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=   0 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3= 128 | mf2= 00000000 |E_inf= 10000000 | ULAop= 01 | fontU= 10 | Res = 00000001
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=   0 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3= 128 | mf2= 00000000 |E_inf= 10000000 | ULAop= 01 | fontU= 10 | Res = 00000001
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   1 | mf2= 00000000 |E_inf= 00000001 | ULAop= 00 | fontU= 01 | Res = 00000001
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   1 | mf2= 00000000 |E_inf= 00000001 | ULAop= 00 | fontU= 01 | Res = 00000001
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   1 | mf2= 00000000 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 00000001
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   1 | mf2= 00000000 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 00000001
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   1 | mf2= 00000000 |E_inf= 00000001 | ULAop= 00 | fontU= 01 | Res = 00000001
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1=   1 | reg2 =  0 | reg3=   1 | mf2= 00000000 |E_inf= 00000001 | ULAop= 00 | fontU= 01 | Res = 00000001
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   1 | mf2= 11111100 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 11111101
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   1 | mf2= 11111100 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 11111101
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1=   1 | reg2 =  1 | reg3=   9 | mf2= 00000010 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1=   1 | reg2 =  1 | reg3=   9 | mf2= 00000010 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   9 | mf2= 00000011 |E_inf= 00000001 | ULAop= 10 | fontU= 00 | Res = 00000001
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   9 | mf2= 00000011 |E_inf= 00000001 | ULAop= 10 | fontU= 00 | Res = 00000001
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   9 | mf2= 00000011 |E_inf= 00001001 | ULAop= 00 | fontU= 00 | Res = 00001100
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   9 | mf2= 00000011 |E_inf= 00001001 | ULAop= 00 | fontU= 00 | Res = 00001100
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   9 | mf2= 00000001 |E_inf= 00000001 | ULAop= 00 | fontU= 01 | Res = 00000010
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   9 | mf2= 00000001 |E_inf= 00000001 | ULAop= 00 | fontU= 01 | Res = 00000010
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   2 | mf2= 11111111 |E_inf= 00000010 | ULAop= 00 | fontU= 01 | Res = 00000001
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   2 | mf2= 11111111 |E_inf= 00000010 | ULAop= 00 | fontU= 01 | Res = 00000001
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=   1 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   1 | mf2= 00000010 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 00000011
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=   1 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   1 | mf2= 00000010 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 00000011
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=   1 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3= 129 | mf2= 00000001 |E_inf= 10000001 | ULAop= 01 | fontU= 10 | Res = 00000001
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=   1 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3= 129 | mf2= 00000001 |E_inf= 10000001 | ULAop= 01 | fontU= 10 | Res = 00000001
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   1 | mf2= 00000001 |E_inf= 00000001 | ULAop= 00 | fontU= 01 | Res = 00000010
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1=   1 | reg2 =  1 | reg3=   1 | mf2= 00000001 |E_inf= 00000001 | ULAop= 00 | fontU= 01 | Res = 00000010
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1=   2 | reg2 =  1 | reg3=   1 | mf2= 00000000 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 00000001
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1=   2 | reg2 =  1 | reg3=   1 | mf2= 00000000 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 00000001
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1=   2 | reg2 =  1 | reg3=   1 | mf2= 00000001 |E_inf= 00000010 | ULAop= 00 | fontU= 01 | Res = 00000011
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1=   2 | reg2 =  1 | reg3=   1 | mf2= 00000001 |E_inf= 00000010 | ULAop= 00 | fontU= 01 | Res = 00000011
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   1 | mf2= 11111100 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 11111101
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   1 | mf2= 11111100 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 11111101
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1=   2 | reg2 =  3 | reg3=   9 | mf2= 00000010 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1=   2 | reg2 =  3 | reg3=   9 | mf2= 00000010 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   9 | mf2= 00000011 |E_inf= 00000011 | ULAop= 10 | fontU= 00 | Res = 00000011
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   9 | mf2= 00000011 |E_inf= 00000011 | ULAop= 10 | fontU= 00 | Res = 00000011
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   9 | mf2= 00000011 |E_inf= 00001001 | ULAop= 00 | fontU= 00 | Res = 00001100
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   9 | mf2= 00000011 |E_inf= 00001001 | ULAop= 00 | fontU= 00 | Res = 00001100
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   9 | mf2= 00000011 |E_inf= 00000010 | ULAop= 00 | fontU= 01 | Res = 00000101
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   9 | mf2= 00000011 |E_inf= 00000010 | ULAop= 00 | fontU= 01 | Res = 00000101
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   5 | mf2= 11111111 |E_inf= 00000101 | ULAop= 00 | fontU= 01 | Res = 00000100
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   5 | mf2= 11111111 |E_inf= 00000101 | ULAop= 00 | fontU= 01 | Res = 00000100
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=   4 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   4 | mf2= 00000010 |E_inf= 00000011 | ULAop= 00 | fontU= 00 | Res = 00000101
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=   4 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   4 | mf2= 00000010 |E_inf= 00000011 | ULAop= 00 | fontU= 00 | Res = 00000101
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=   3 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3= 132 | mf2= 00000011 |E_inf= 10000100 | ULAop= 01 | fontU= 10 | Res = 00000001
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=   3 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3= 132 | mf2= 00000011 |E_inf= 10000100 | ULAop= 01 | fontU= 10 | Res = 00000001
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   1 | mf2= 00000011 |E_inf= 00000010 | ULAop= 00 | fontU= 01 | Res = 00000101
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1=   2 | reg2 =  3 | reg3=   1 | mf2= 00000011 |E_inf= 00000010 | ULAop= 00 | fontU= 01 | Res = 00000101
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1=   5 | reg2 =  3 | reg3=   1 | mf2= 00000000 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 00000001
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1=   5 | reg2 =  3 | reg3=   1 | mf2= 00000000 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 00000001
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1=   5 | reg2 =  3 | reg3=   1 | mf2= 00000011 |E_inf= 00000101 | ULAop= 00 | fontU= 01 | Res = 00001000
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1=   5 | reg2 =  3 | reg3=   1 | mf2= 00000011 |E_inf= 00000101 | ULAop= 00 | fontU= 01 | Res = 00001000
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=   1 | mf2= 11111100 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 11111101
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=   1 | mf2= 11111100 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 11111101
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1=   5 | reg2 =  8 | reg3=   9 | mf2= 00000010 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1=   5 | reg2 =  8 | reg3=   9 | mf2= 00000010 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  20 |instru = 0| beqz=0 | zero= 1 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=   9 | mf2= 00000011 |E_inf= 00001000 | ULAop= 10 | fontU= 00 | Res = 00000000
# PC=  20 |instru = 0| beqz=0 | zero= 1 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=   9 | mf2= 00000011 |E_inf= 00001000 | ULAop= 10 | fontU= 00 | Res = 00000000
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=   9 | mf2= 00000011 |E_inf= 00001001 | ULAop= 00 | fontU= 00 | Res = 00001100
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=   9 | mf2= 00000011 |E_inf= 00001001 | ULAop= 00 | fontU= 00 | Res = 00001100
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=   9 | mf2= 00001000 |E_inf= 00000101 | ULAop= 00 | fontU= 01 | Res = 00001101
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=   9 | mf2= 00001000 |E_inf= 00000101 | ULAop= 00 | fontU= 01 | Res = 00001101
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=  13 | mf2= 11111111 |E_inf= 00001101 | ULAop= 00 | fontU= 01 | Res = 00001100
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=  13 | mf2= 11111111 |E_inf= 00001101 | ULAop= 00 | fontU= 01 | Res = 00001100
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  12 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=  12 | mf2= 00000010 |E_inf= 00001000 | ULAop= 00 | fontU= 00 | Res = 00001010
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  12 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=  12 | mf2= 00000010 |E_inf= 00001000 | ULAop= 00 | fontU= 00 | Res = 00001010
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=   8 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3= 140 | mf2= 00001000 |E_inf= 10001100 | ULAop= 01 | fontU= 10 | Res = 00000001
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=   8 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3= 140 | mf2= 00001000 |E_inf= 10001100 | ULAop= 01 | fontU= 10 | Res = 00000001
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=   1 | mf2= 00001000 |E_inf= 00000101 | ULAop= 00 | fontU= 01 | Res = 00001101
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1=   5 | reg2 =  8 | reg3=   1 | mf2= 00001000 |E_inf= 00000101 | ULAop= 00 | fontU= 01 | Res = 00001101
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1=  13 | reg2 =  8 | reg3=   1 | mf2= 00000000 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 00000001
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1=  13 | reg2 =  8 | reg3=   1 | mf2= 00000000 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 00000001
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1=  13 | reg2 =  8 | reg3=   1 | mf2= 00001000 |E_inf= 00001101 | ULAop= 00 | fontU= 01 | Res = 00010101
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1=  13 | reg2 =  8 | reg3=   1 | mf2= 00001000 |E_inf= 00001101 | ULAop= 00 | fontU= 01 | Res = 00010101
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=   1 | mf2= 11111100 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 11111101
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=   1 | mf2= 11111100 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 11111101
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1=  13 | reg2 = 21 | reg3=   9 | mf2= 00000010 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1=  13 | reg2 = 21 | reg3=   9 | mf2= 00000010 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=   9 | mf2= 00000011 |E_inf= 00010101 | ULAop= 10 | fontU= 00 | Res = 00000001
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=   9 | mf2= 00000011 |E_inf= 00010101 | ULAop= 10 | fontU= 00 | Res = 00000001
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=   9 | mf2= 00000011 |E_inf= 00001001 | ULAop= 00 | fontU= 00 | Res = 00001100
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=   9 | mf2= 00000011 |E_inf= 00001001 | ULAop= 00 | fontU= 00 | Res = 00001100
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=   9 | mf2= 00010101 |E_inf= 00001101 | ULAop= 00 | fontU= 01 | Res = 00100010
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=   9 | mf2= 00010101 |E_inf= 00001101 | ULAop= 00 | fontU= 01 | Res = 00100010
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=  34 | mf2= 11111111 |E_inf= 00100010 | ULAop= 00 | fontU= 01 | Res = 00100001
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=  34 | mf2= 11111111 |E_inf= 00100010 | ULAop= 00 | fontU= 01 | Res = 00100001
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  33 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=  33 | mf2= 00000010 |E_inf= 00010101 | ULAop= 00 | fontU= 00 | Res = 00010111
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  33 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=  33 | mf2= 00000010 |E_inf= 00010101 | ULAop= 00 | fontU= 00 | Res = 00010111
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  21 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3= 161 | mf2= 00010101 |E_inf= 10100001 | ULAop= 01 | fontU= 10 | Res = 00000001
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  21 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3= 161 | mf2= 00010101 |E_inf= 10100001 | ULAop= 01 | fontU= 10 | Res = 00000001
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=   1 | mf2= 00010101 |E_inf= 00001101 | ULAop= 00 | fontU= 01 | Res = 00100010
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1=  13 | reg2 = 21 | reg3=   1 | mf2= 00010101 |E_inf= 00001101 | ULAop= 00 | fontU= 01 | Res = 00100010
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1=  34 | reg2 = 21 | reg3=   1 | mf2= 00000000 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 00000001
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1=  34 | reg2 = 21 | reg3=   1 | mf2= 00000000 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 00000001
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1=  34 | reg2 = 21 | reg3=   1 | mf2= 00010101 |E_inf= 00100010 | ULAop= 00 | fontU= 01 | Res = 00110111
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1=  34 | reg2 = 21 | reg3=   1 | mf2= 00010101 |E_inf= 00100010 | ULAop= 00 | fontU= 01 | Res = 00110111
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=   1 | mf2= 11111100 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 11111101
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=   1 | mf2= 11111100 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 11111101
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1=  34 | reg2 = 55 | reg3=   9 | mf2= 00000010 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1=  34 | reg2 = 55 | reg3=   9 | mf2= 00000010 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=   9 | mf2= 00000011 |E_inf= 00110111 | ULAop= 10 | fontU= 00 | Res = 00000011
# PC=  20 |instru = 0| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=   9 | mf2= 00000011 |E_inf= 00110111 | ULAop= 10 | fontU= 00 | Res = 00000011
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=   9 | mf2= 00000011 |E_inf= 00001001 | ULAop= 00 | fontU= 00 | Res = 00001100
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=   9 | mf2= 00000011 |E_inf= 00001001 | ULAop= 00 | fontU= 00 | Res = 00001100
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=   9 | mf2= 00110111 |E_inf= 00100010 | ULAop= 00 | fontU= 01 | Res = 01011001
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=   9 | mf2= 00110111 |E_inf= 00100010 | ULAop= 00 | fontU= 01 | Res = 01011001
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=  89 | mf2= 11111111 |E_inf= 01011001 | ULAop= 00 | fontU= 01 | Res = 01011000
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=  89 | mf2= 11111111 |E_inf= 01011001 | ULAop= 00 | fontU= 01 | Res = 01011000
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  88 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=  88 | mf2= 00000010 |E_inf= 00110111 | ULAop= 00 | fontU= 00 | Res = 00111001
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  88 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=  88 | mf2= 00000010 |E_inf= 00110111 | ULAop= 00 | fontU= 00 | Res = 00111001
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2=  55 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3= 216 | mf2= 00110111 |E_inf= 11011000 | ULAop= 01 | fontU= 10 | Res = 00000001
# PC=  14 |instru = 1| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  55 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3= 216 | mf2= 00110111 |E_inf= 11011000 | ULAop= 01 | fontU= 10 | Res = 00000001
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=   1 | mf2= 00110111 |E_inf= 00100010 | ULAop= 00 | fontU= 01 | Res = 01011001
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1=  34 | reg2 = 55 | reg3=   1 | mf2= 00110111 |E_inf= 00100010 | ULAop= 00 | fontU= 01 | Res = 01011001
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  16 | m2ent2=  19 | SelMux2= 0 || reg1=  89 | reg2 = 55 | reg3=   1 | mf2= 00000000 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 00000001
# PC=  16 |instru = 0| beqz=1 | zero= 0 | m2entr1=  17 | m2ent2=  20 | SelMux2= 0 || reg1=  89 | reg2 = 55 | reg3=   1 | mf2= 00000000 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 00000001
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1=  89 | reg2 = 55 | reg3=   1 | mf2= 00110111 |E_inf= 01011001 | ULAop= 00 | fontU= 01 | Res = 10010000
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  18 | SelMux2= 0 || reg1=  89 | reg2 = 55 | reg3=   1 | mf2= 00110111 |E_inf= 01011001 | ULAop= 00 | fontU= 01 | Res = 10010000
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  18 | m2ent2=  14 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3=   1 | mf2= 11111100 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 11111101
# PC=  18 |instru = 0| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=  15 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3=   1 | mf2= 11111100 |E_inf= 00000001 | ULAop= 00 | fontU= 00 | Res = 11111101
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  19 | m2ent2=   9 | SelMux2= 1 || reg1=  89 | reg2 =144 | reg3=   9 | mf2= 00000010 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  19 |instru = 1| beqz=0 | zero= 0 | m2entr1=  20 | m2ent2=   9 | SelMux2= 1 || reg1=  89 | reg2 =144 | reg3=   9 | mf2= 00000010 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000010
# PC=  20 |instru = 0| beqz=0 | zero= 1 | m2entr1=  20 | m2ent2=  23 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3=   9 | mf2= 00000011 |E_inf= 10010000 | ULAop= 10 | fontU= 00 | Res = 00000000
# PC=  20 |instru = 0| beqz=0 | zero= 1 | m2entr1=  10 | m2ent2=  13 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3=   9 | mf2= 00000011 |E_inf= 10010000 | ULAop= 10 | fontU= 00 | Res = 00000000
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  10 | m2ent2=   0 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3=   9 | mf2= 00000011 |E_inf= 00001001 | ULAop= 00 | fontU= 00 | Res = 00001100
# PC=  10 |instru = 1| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=   0 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3=   9 | mf2= 00000011 |E_inf= 00001001 | ULAop= 00 | fontU= 00 | Res = 00001100
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  11 | m2ent2=  11 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3=   9 | mf2= 10010000 |E_inf= 01011001 | ULAop= 00 | fontU= 01 | Res = 11101001
# PC=  11 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  12 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3=   9 | mf2= 10010000 |E_inf= 01011001 | ULAop= 00 | fontU= 01 | Res = 11101001
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  12 | m2ent2=  14 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3= 233 | mf2= 11111111 |E_inf= 11101001 | ULAop= 00 | fontU= 01 | Res = 11101000
# PC=  12 |instru = 0| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2=  15 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3= 233 | mf2= 11111111 |E_inf= 11101001 | ULAop= 00 | fontU= 01 | Res = 11101000
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  13 | m2ent2= 232 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3= 232 | mf2= 00000010 |E_inf= 10010000 | ULAop= 00 | fontU= 00 | Res = 10010010
# PC=  13 |instru = 1| beqz=0 | zero= 0 | m2entr1=  14 | m2ent2= 232 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3= 232 | mf2= 00000010 |E_inf= 10010000 | ULAop= 00 | fontU= 00 | Res = 10010010
# PC=  14 |instru = 1| beqz=0 | zero= 1 | m2entr1=  14 | m2ent2= 144 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3= 104 | mf2= 10010000 |E_inf= 01101000 | ULAop= 01 | fontU= 10 | Res = 00000000
# PC=  14 |instru = 1| beqz=0 | zero= 1 | m2entr1=  15 | m2ent2= 144 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3= 104 | mf2= 10010000 |E_inf= 01101000 | ULAop= 01 | fontU= 10 | Res = 00000000
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  15 | m2ent2=  15 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3=   0 | mf2= 10010000 |E_inf= 01011001 | ULAop= 00 | fontU= 01 | Res = 11101001
# PC=  15 |instru = 0| beqz=0 | zero= 0 | m2entr1=  16 | m2ent2=  16 | SelMux2= 0 || reg1=  89 | reg2 =144 | reg3=   0 | mf2= 10010000 |E_inf= 01011001 | ULAop= 00 | fontU= 01 | Res = 11101001
# PC=  16 |instru = 0| beqz=1 | zero= 1 | m2entr1=  16 | m2ent2=  19 | SelMux2= 1 || reg1= 233 | reg2 =144 | reg3=   0 | mf2= 00000000 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000000
# PC=  16 |instru = 0| beqz=1 | zero= 1 | m2entr1=  17 | m2ent2=  20 | SelMux2= 1 || reg1= 233 | reg2 =144 | reg3=   0 | mf2= 00000000 |E_inf= 00000000 | ULAop= 00 | fontU= 00 | Res = 00000000
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  17 | m2ent2=  17 | SelMux2= 0 || reg1= 233 | reg2 =144 | reg3=   0 | mf2= 10010000 |E_inf= 11101001 | ULAop= 00 | fontU= 01 | Res = 01111001
# PC=  17 |instru = 0| beqz=0 | zero= 0 | m2entr1=  21 | m2ent2=  21 | SelMux2= 0 || reg1= 233 | reg2 =144 | reg3=   0 | mf2= 10010000 |E_inf= 11101001 | ULAop= 00 | fontU= 01 | Res = 01111001
# PC=  21 |instru = 1| beqz=0 | zero= 0 | m2entr1=  21 | m2ent2= 233 | SelMux2= 0 || reg1= 233 | reg2 =144 | reg3= 121 | mf2= 00000000 |E_inf= 11101001 | ULAop= 00 | fontU= 00 | Res = 11101001
# PC=  22 |instru = 1| beqz=0 | zero= 0 | m2entr1=  21 | m2ent2= 233 | SelMux2= 0 || reg1= 233 | reg2 =144 | reg3= 121 | mf2= 00000000 |E_inf= 11101001 | ULAop= 00 | fontU= 00 | Res = 11101001
# End time: 22:22:00 on Jun 29,2023, Elapsed time: 1:04:59
# Errors: 2, Warnings: 1
