
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.036409                       # Number of seconds simulated
sim_ticks                                 36408943038                       # Number of ticks simulated
final_tick                               565973322975                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  54006                       # Simulator instruction rate (inst/s)
host_op_rate                                    68212                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 892246                       # Simulator tick rate (ticks/s)
host_mem_usage                               16889872                       # Number of bytes of host memory used
host_seconds                                 40805.93                       # Real time elapsed on the host
sim_insts                                  2203752777                       # Number of instructions simulated
sim_ops                                    2783470810                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      3023872                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      3214464                       # Number of bytes read from this memory
system.physmem.bytes_read::total              6241280                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            2944                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1154432                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1154432                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        23624                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        25113                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 48760                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            9019                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 9019                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        35156                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     83053001                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        45703                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     88287759                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               171421620                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        35156                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        45703                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              80859                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          31707375                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               31707375                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          31707375                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        35156                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     83053001                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        45703                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     88287759                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              203128995                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                87311615                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        30996501                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25426426                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2013946                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13127074                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12093721                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3162521                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87454                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32017690                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170103128                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           30996501                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15256242                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36573776                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10799443                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       7628719                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15666371                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       807378                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84973204                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.460694                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.325127                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        48399428     56.96%     56.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3648963      4.29%     61.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3198593      3.76%     65.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3437645      4.05%     69.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3022721      3.56%     72.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1576624      1.86%     74.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1027022      1.21%     75.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2699835      3.18%     78.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17962373     21.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84973204                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.355010                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.948230                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33687639                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7205695                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34789116                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       544185                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8746560                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5076834                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6626                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     201789803                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51105                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8746560                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35349457                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3487332                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1018814                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33637458                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2733575                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     194969266                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        11152                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1709734                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       748911                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           10                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    270725335                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    909134827                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    909134827                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102466071                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34198                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18173                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7249114                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19253968                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10029524                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       238827                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3511046                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183884657                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34177                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147726631                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       280221                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     60984594                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186492587                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         2133                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84973204                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.738508                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.904702                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     30727967     36.16%     36.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17785794     20.93%     57.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12130086     14.28%     71.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7642235      8.99%     80.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7478090      8.80%     89.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4450292      5.24%     94.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3370948      3.97%     98.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       737884      0.87%     99.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       649908      0.76%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84973204                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1082383     70.02%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            42      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        205163     13.27%     83.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       258168     16.70%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121551959     82.28%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2012703      1.36%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15735304     10.65%     94.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8410643      5.69%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147726631                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.691947                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1545756                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010464                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    382252439                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    244904508                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143590372                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149272387                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       263375                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7041839                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          529                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1101                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2287851                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          576                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8746560                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2709002                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       162184                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183918834                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       307812                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19253968                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10029524                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18155                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        115939                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         6717                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1101                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1229886                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1128437                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2358323                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145156597                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14796425                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2570030                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22975585                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20583642                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8179160                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.662512                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143735264                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143590372                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93679269                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261608712                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.644574                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358089                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61500839                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2039201                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     76226644                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.606025                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.164892                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     30912387     40.55%     40.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20452726     26.83%     67.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8369214     10.98%     78.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4290300      5.63%     83.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3692909      4.84%     88.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1818361      2.39%     91.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      2008112      2.63%     93.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1013327      1.33%     95.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3669308      4.81%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     76226644                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3669308                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           256480095                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376600351                       # The number of ROB writes
system.switch_cpus0.timesIdled                  43576                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2338411                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.873116                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.873116                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.145323                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.145323                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655370468                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      196965661                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189210289                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                87311615                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30666967                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     24922744                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2092057                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13015373                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11979596                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3238445                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        89092                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     30790630                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             170107335                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30666967                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15218041                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             37416270                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11240087                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6910839                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         15079470                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       898628                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     84218995                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.495370                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.300256                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        46802725     55.57%     55.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3282022      3.90%     59.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2659768      3.16%     62.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         6458857      7.67%     70.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1756428      2.09%     72.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2252385      2.67%     75.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1624518      1.93%     76.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          913650      1.08%     78.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18468642     21.93%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     84218995                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.351236                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.948278                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        32211145                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6722175                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         35982110                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       244203                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9059353                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5238239                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        42241                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     203384195                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        83646                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9059353                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        34567058                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1497826                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1739411                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33813188                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3542151                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     196227235                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        35705                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1466842                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1099215                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         3035                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    274683828                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    916140757                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    916140757                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    168442430                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       106241379                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        40329                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22725                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9705355                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18294166                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9326594                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       145801                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2952901                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         185560888                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38827                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        147442547                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       288119                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     64062257                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    195672169                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6195                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     84218995                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.750704                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.885750                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29561053     35.10%     35.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18061679     21.45%     56.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11770183     13.98%     70.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8739064     10.38%     80.90% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7525843      8.94%     89.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3896968      4.63%     94.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3326442      3.95%     98.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       625658      0.74%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       712105      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84218995                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         863810     71.16%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             6      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        175065     14.42%     85.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       175044     14.42%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    122840593     83.31%     83.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2098854      1.42%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16316      0.01%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14639691      9.93%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7847093      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     147442547                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.688693                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1213925                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008233                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    380606133                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    249662610                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    143688393                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     148656472                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       553979                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7208473                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2935                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          640                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2393577                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9059353                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         601390                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        81481                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    185599717                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       407310                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18294166                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9326594                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22511                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         72884                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          640                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1252657                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1174036                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2426693                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    145099400                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13738429                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2343147                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21376041                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20468333                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7637612                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.661857                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             143784064                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            143688393                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         93637211                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        264346882                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.645696                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354221                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     98679637                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    121188112                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     64412594                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32632                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2096561                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     75159641                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.612409                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.136839                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     29546343     39.31%     39.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     20679106     27.51%     66.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8416803     11.20%     78.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4730608      6.29%     84.32% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3862577      5.14%     89.46% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1566304      2.08%     91.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1862681      2.48%     94.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       936090      1.25%     95.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3559129      4.74%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     75159641                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     98679637                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     121188112                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18018707                       # Number of memory references committed
system.switch_cpus1.commit.loads             11085690                       # Number of loads committed
system.switch_cpus1.commit.membars              16316                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17412452                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        109194839                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2467190                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3559129                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           257201218                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          380266560                       # The number of ROB writes
system.switch_cpus1.timesIdled                  48533                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                3092620                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           98679637                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            121188112                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     98679637                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.884799                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.884799                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.130201                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.130201                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       652783001                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      198572851                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      187676339                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32632                       # number of misc regfile writes
system.l20.replacements                         23634                       # number of replacements
system.l20.tagsinuse                             4096                       # Cycle average of tags in use
system.l20.total_refs                          550386                       # Total number of references to valid blocks.
system.l20.sampled_refs                         27730                       # Sample count of references to valid blocks.
system.l20.avg_refs                         19.848035                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            1.598182                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     1.460124                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3118.996929                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           973.944766                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.000390                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000356                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.761474                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.237779                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        72478                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  72478                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           15279                       # number of Writeback hits
system.l20.Writeback_hits::total                15279                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        72478                       # number of demand (read+write) hits
system.l20.demand_hits::total                   72478                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        72478                       # number of overall hits
system.l20.overall_hits::total                  72478                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        23624                       # number of ReadReq misses
system.l20.ReadReq_misses::total                23634                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        23624                       # number of demand (read+write) misses
system.l20.demand_misses::total                 23634                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        23624                       # number of overall misses
system.l20.overall_misses::total                23634                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst       646923                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2352534736                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2353181659                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst       646923                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2352534736                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2353181659                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst       646923                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2352534736                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2353181659                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        96102                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              96112                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        15279                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            15279                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        96102                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               96112                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        96102                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              96112                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.245822                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.245901                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.245822                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.245901                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.245822                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.245901                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 64692.300000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 99582.405012                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 99567.642337                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 64692.300000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 99582.405012                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 99567.642337                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 64692.300000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 99582.405012                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 99567.642337                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4700                       # number of writebacks
system.l20.writebacks::total                     4700                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        23624                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           23634                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        23624                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            23634                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        23624                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           23634                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst       572920                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2176503026                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2177075946                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst       572920                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2176503026                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2177075946                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst       572920                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2176503026                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2177075946                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.245822                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.245901                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.245822                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.245901                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.245822                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.245901                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst        57292                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 92131.011937                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 92116.270881                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst        57292                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 92131.011937                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 92116.270881                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst        57292                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 92131.011937                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 92116.270881                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         25127                       # number of replacements
system.l21.tagsinuse                             4096                       # Cycle average of tags in use
system.l21.total_refs                          366501                       # Total number of references to valid blocks.
system.l21.sampled_refs                         29223                       # Sample count of references to valid blocks.
system.l21.avg_refs                         12.541526                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           37.318126                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     2.427532                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2665.058924                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1391.195418                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.009111                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000593                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.650649                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.339647                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        46626                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  46626                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           13877                       # number of Writeback hits
system.l21.Writeback_hits::total                13877                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        46626                       # number of demand (read+write) hits
system.l21.demand_hits::total                   46626                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        46626                       # number of overall hits
system.l21.overall_hits::total                  46626                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        25113                       # number of ReadReq misses
system.l21.ReadReq_misses::total                25126                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        25113                       # number of demand (read+write) misses
system.l21.demand_misses::total                 25126                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        25113                       # number of overall misses
system.l21.overall_misses::total                25126                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1193682                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   2462331236                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     2463524918                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1193682                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   2462331236                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      2463524918                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1193682                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   2462331236                       # number of overall miss cycles
system.l21.overall_miss_latency::total     2463524918                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        71739                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              71752                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        13877                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            13877                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        71739                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               71752                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        71739                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              71752                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.350061                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.350178                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.350061                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.350178                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.350061                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.350178                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 91821.692308                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 98050.063155                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 98046.840643                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 91821.692308                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 98050.063155                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 98046.840643                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 91821.692308                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 98050.063155                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 98046.840643                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                4319                       # number of writebacks
system.l21.writebacks::total                     4319                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        25113                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           25126                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        25113                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            25126                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        25113                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           25126                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1092107                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   2268158304                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   2269250411                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1092107                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   2268158304                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   2269250411                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1092107                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   2268158304                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   2269250411                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.350061                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.350178                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.350061                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.350178                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.350061                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.350178                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 84008.230769                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 90318.094373                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 90314.829698                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 84008.230769                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 90318.094373                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 90314.829698                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 84008.230769                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 90318.094373                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 90314.829698                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.997597                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015674021                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1846680.038182                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.997597                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016022                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881406                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15666360                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15666360                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15666360                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15666360                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15666360                       # number of overall hits
system.cpu0.icache.overall_hits::total       15666360                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       760395                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       760395                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       760395                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       760395                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       760395                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       760395                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15666371                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15666371                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15666371                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15666371                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15666371                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15666371                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 69126.818182                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 69126.818182                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 69126.818182                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 69126.818182                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 69126.818182                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 69126.818182                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       656923                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       656923                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       656923                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       656923                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       656923                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       656923                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 65692.300000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 65692.300000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 65692.300000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 65692.300000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 65692.300000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 65692.300000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 96102                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191891401                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96358                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1991.442340                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.490088                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.509912                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915977                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084023                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11626905                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11626905                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709425                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709425                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17227                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17227                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19336330                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19336330                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19336330                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19336330                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       361659                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       361659                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          100                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          100                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       361759                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        361759                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       361759                       # number of overall misses
system.cpu0.dcache.overall_misses::total       361759                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  14936163842                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  14936163842                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      5944845                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      5944845                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  14942108687                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  14942108687                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  14942108687                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  14942108687                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11988564                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11988564                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17227                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17227                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19698089                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19698089                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19698089                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19698089                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.030167                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.030167                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018365                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018365                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018365                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018365                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 41299.024335                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 41299.024335                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 59448.450000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 59448.450000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 41304.041329                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 41304.041329                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 41304.041329                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 41304.041329                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        15279                       # number of writebacks
system.cpu0.dcache.writebacks::total            15279                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       265557                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       265557                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          100                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          100                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       265657                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       265657                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       265657                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       265657                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        96102                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        96102                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        96102                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        96102                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        96102                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        96102                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2937935211                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2937935211                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2937935211                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2937935211                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2937935211                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2937935211                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008016                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008016                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004879                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004879                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004879                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004879                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 30571.010083                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 30571.010083                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 30571.010083                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 30571.010083                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 30571.010083                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 30571.010083                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996696                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1020160208                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2056774.612903                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996696                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15079453                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15079453                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15079453                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15079453                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15079453                       # number of overall hits
system.cpu1.icache.overall_hits::total       15079453                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1532122                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1532122                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1532122                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1532122                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1532122                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1532122                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15079470                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15079470                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15079470                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15079470                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15079470                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15079470                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 90124.823529                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 90124.823529                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 90124.823529                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 90124.823529                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 90124.823529                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 90124.823529                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1222352                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1222352                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1222352                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1222352                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1222352                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1222352                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 94027.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 94027.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 94027.076923                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 94027.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 94027.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 94027.076923                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 71739                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               181107349                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 71995                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2515.554539                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.713564                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.286436                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901225                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098775                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10434978                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10434978                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6900385                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6900385                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        22110                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        22110                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16316                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16316                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17335363                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17335363                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17335363                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17335363                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       154581                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       154581                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       154581                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        154581                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       154581                       # number of overall misses
system.cpu1.dcache.overall_misses::total       154581                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   8125973809                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   8125973809                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   8125973809                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   8125973809                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   8125973809                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   8125973809                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10589559                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10589559                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6900385                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6900385                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        22110                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        22110                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16316                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16316                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17489944                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17489944                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17489944                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17489944                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014597                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014597                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008838                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008838                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008838                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008838                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 52567.739949                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 52567.739949                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 52567.739949                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 52567.739949                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 52567.739949                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 52567.739949                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        13877                       # number of writebacks
system.cpu1.dcache.writebacks::total            13877                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        82842                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        82842                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        82842                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        82842                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        82842                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        82842                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        71739                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        71739                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        71739                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        71739                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        71739                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        71739                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2829878458                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2829878458                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2829878458                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2829878458                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2829878458                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2829878458                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006775                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006775                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004102                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004102                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004102                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004102                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 39446.862348                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 39446.862348                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 39446.862348                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 39446.862348                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 39446.862348                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 39446.862348                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
