{"Source Block": ["oh/elink/dv/dv_elink.v@135:145@HdlIdDef", "   wire\t\t\tm_axi_wready;\t\t// From elink2 of axi_elink.v\n   wire [7:0]\t\tm_axi_wstrb;\t\t// From tx_emaxi of emaxi.v\n   wire\t\t\tm_axi_wvalid;\t\t// From tx_emaxi of emaxi.v\n   wire\t\t\trx_lclk;\t\t// From eclocks of eclocks.v\n   wire\t\t\trx_lclk_div4;\t\t// From eclocks of eclocks.v\n   wire\t\t\trx_ref_clk;\t\t// From eclocks of eclocks.v\n   wire\t\t\trxo_rd_wait_n;\t\t// From elink2 of axi_elink.v\n   wire\t\t\trxo_rd_wait_p;\t\t// From elink2 of axi_elink.v\n   wire\t\t\trxo_wr_wait_n;\t\t// From elink2 of axi_elink.v\n   wire\t\t\trxo_wr_wait_p;\t\t// From elink2 of axi_elink.v\n   wire [31:0]\t\ts_axi_araddr;\t\t// From elink2 of axi_elink.v\n"], "Clone Blocks": [["oh/elink/dv/dv_elink.v@134:144", "   wire\t\t\tm_axi_wlast;\t\t// From tx_emaxi of emaxi.v\n   wire\t\t\tm_axi_wready;\t\t// From elink2 of axi_elink.v\n   wire [7:0]\t\tm_axi_wstrb;\t\t// From tx_emaxi of emaxi.v\n   wire\t\t\tm_axi_wvalid;\t\t// From tx_emaxi of emaxi.v\n   wire\t\t\trx_lclk;\t\t// From eclocks of eclocks.v\n   wire\t\t\trx_lclk_div4;\t\t// From eclocks of eclocks.v\n   wire\t\t\trx_ref_clk;\t\t// From eclocks of eclocks.v\n   wire\t\t\trxo_rd_wait_n;\t\t// From elink2 of axi_elink.v\n   wire\t\t\trxo_rd_wait_p;\t\t// From elink2 of axi_elink.v\n   wire\t\t\trxo_wr_wait_n;\t\t// From elink2 of axi_elink.v\n   wire\t\t\trxo_wr_wait_p;\t\t// From elink2 of axi_elink.v\n"], ["oh/elink/dv/dv_elink.v@132:142", "   wire [63:0]\t\tm_axi_wdata;\t\t// From tx_emaxi of emaxi.v\n   wire [IDW-1:0]\tm_axi_wid;\t\t// From tx_emaxi of emaxi.v\n   wire\t\t\tm_axi_wlast;\t\t// From tx_emaxi of emaxi.v\n   wire\t\t\tm_axi_wready;\t\t// From elink2 of axi_elink.v\n   wire [7:0]\t\tm_axi_wstrb;\t\t// From tx_emaxi of emaxi.v\n   wire\t\t\tm_axi_wvalid;\t\t// From tx_emaxi of emaxi.v\n   wire\t\t\trx_lclk;\t\t// From eclocks of eclocks.v\n   wire\t\t\trx_lclk_div4;\t\t// From eclocks of eclocks.v\n   wire\t\t\trx_ref_clk;\t\t// From eclocks of eclocks.v\n   wire\t\t\trxo_rd_wait_n;\t\t// From elink2 of axi_elink.v\n   wire\t\t\trxo_rd_wait_p;\t\t// From elink2 of axi_elink.v\n"], ["oh/elink/dv/dv_elink.v@137:147", "   wire\t\t\tm_axi_wvalid;\t\t// From tx_emaxi of emaxi.v\n   wire\t\t\trx_lclk;\t\t// From eclocks of eclocks.v\n   wire\t\t\trx_lclk_div4;\t\t// From eclocks of eclocks.v\n   wire\t\t\trx_ref_clk;\t\t// From eclocks of eclocks.v\n   wire\t\t\trxo_rd_wait_n;\t\t// From elink2 of axi_elink.v\n   wire\t\t\trxo_rd_wait_p;\t\t// From elink2 of axi_elink.v\n   wire\t\t\trxo_wr_wait_n;\t\t// From elink2 of axi_elink.v\n   wire\t\t\trxo_wr_wait_p;\t\t// From elink2 of axi_elink.v\n   wire [31:0]\t\ts_axi_araddr;\t\t// From elink2 of axi_elink.v\n   wire [1:0]\t\ts_axi_arburst;\t\t// From elink2 of axi_elink.v\n   wire [3:0]\t\ts_axi_arcache;\t\t// From elink2 of axi_elink.v\n"], ["oh/elink/dv/dv_elink.v@133:143", "   wire [IDW-1:0]\tm_axi_wid;\t\t// From tx_emaxi of emaxi.v\n   wire\t\t\tm_axi_wlast;\t\t// From tx_emaxi of emaxi.v\n   wire\t\t\tm_axi_wready;\t\t// From elink2 of axi_elink.v\n   wire [7:0]\t\tm_axi_wstrb;\t\t// From tx_emaxi of emaxi.v\n   wire\t\t\tm_axi_wvalid;\t\t// From tx_emaxi of emaxi.v\n   wire\t\t\trx_lclk;\t\t// From eclocks of eclocks.v\n   wire\t\t\trx_lclk_div4;\t\t// From eclocks of eclocks.v\n   wire\t\t\trx_ref_clk;\t\t// From eclocks of eclocks.v\n   wire\t\t\trxo_rd_wait_n;\t\t// From elink2 of axi_elink.v\n   wire\t\t\trxo_rd_wait_p;\t\t// From elink2 of axi_elink.v\n   wire\t\t\trxo_wr_wait_n;\t\t// From elink2 of axi_elink.v\n"], ["oh/elink/dv/dv_elink.v@139:149", "   wire\t\t\trx_lclk_div4;\t\t// From eclocks of eclocks.v\n   wire\t\t\trx_ref_clk;\t\t// From eclocks of eclocks.v\n   wire\t\t\trxo_rd_wait_n;\t\t// From elink2 of axi_elink.v\n   wire\t\t\trxo_rd_wait_p;\t\t// From elink2 of axi_elink.v\n   wire\t\t\trxo_wr_wait_n;\t\t// From elink2 of axi_elink.v\n   wire\t\t\trxo_wr_wait_p;\t\t// From elink2 of axi_elink.v\n   wire [31:0]\t\ts_axi_araddr;\t\t// From elink2 of axi_elink.v\n   wire [1:0]\t\ts_axi_arburst;\t\t// From elink2 of axi_elink.v\n   wire [3:0]\t\ts_axi_arcache;\t\t// From elink2 of axi_elink.v\n   wire [M_IDW-1:0]\ts_axi_arid;\t\t// From elink2 of axi_elink.v\n   wire [7:0]\t\ts_axi_arlen;\t\t// From elink2 of axi_elink.v\n"], ["oh/elink/dv/dv_elink.v@131:141", "   wire\t\t\tm_axi_rvalid;\t\t// From elink2 of axi_elink.v\n   wire [63:0]\t\tm_axi_wdata;\t\t// From tx_emaxi of emaxi.v\n   wire [IDW-1:0]\tm_axi_wid;\t\t// From tx_emaxi of emaxi.v\n   wire\t\t\tm_axi_wlast;\t\t// From tx_emaxi of emaxi.v\n   wire\t\t\tm_axi_wready;\t\t// From elink2 of axi_elink.v\n   wire [7:0]\t\tm_axi_wstrb;\t\t// From tx_emaxi of emaxi.v\n   wire\t\t\tm_axi_wvalid;\t\t// From tx_emaxi of emaxi.v\n   wire\t\t\trx_lclk;\t\t// From eclocks of eclocks.v\n   wire\t\t\trx_lclk_div4;\t\t// From eclocks of eclocks.v\n   wire\t\t\trx_ref_clk;\t\t// From eclocks of eclocks.v\n   wire\t\t\trxo_rd_wait_n;\t\t// From elink2 of axi_elink.v\n"], ["oh/elink/dv/dv_elink.v@136:146", "   wire [7:0]\t\tm_axi_wstrb;\t\t// From tx_emaxi of emaxi.v\n   wire\t\t\tm_axi_wvalid;\t\t// From tx_emaxi of emaxi.v\n   wire\t\t\trx_lclk;\t\t// From eclocks of eclocks.v\n   wire\t\t\trx_lclk_div4;\t\t// From eclocks of eclocks.v\n   wire\t\t\trx_ref_clk;\t\t// From eclocks of eclocks.v\n   wire\t\t\trxo_rd_wait_n;\t\t// From elink2 of axi_elink.v\n   wire\t\t\trxo_rd_wait_p;\t\t// From elink2 of axi_elink.v\n   wire\t\t\trxo_wr_wait_n;\t\t// From elink2 of axi_elink.v\n   wire\t\t\trxo_wr_wait_p;\t\t// From elink2 of axi_elink.v\n   wire [31:0]\t\ts_axi_araddr;\t\t// From elink2 of axi_elink.v\n   wire [1:0]\t\ts_axi_arburst;\t\t// From elink2 of axi_elink.v\n"], ["oh/elink/dv/dv_elink.v@138:148", "   wire\t\t\trx_lclk;\t\t// From eclocks of eclocks.v\n   wire\t\t\trx_lclk_div4;\t\t// From eclocks of eclocks.v\n   wire\t\t\trx_ref_clk;\t\t// From eclocks of eclocks.v\n   wire\t\t\trxo_rd_wait_n;\t\t// From elink2 of axi_elink.v\n   wire\t\t\trxo_rd_wait_p;\t\t// From elink2 of axi_elink.v\n   wire\t\t\trxo_wr_wait_n;\t\t// From elink2 of axi_elink.v\n   wire\t\t\trxo_wr_wait_p;\t\t// From elink2 of axi_elink.v\n   wire [31:0]\t\ts_axi_araddr;\t\t// From elink2 of axi_elink.v\n   wire [1:0]\t\ts_axi_arburst;\t\t// From elink2 of axi_elink.v\n   wire [3:0]\t\ts_axi_arcache;\t\t// From elink2 of axi_elink.v\n   wire [M_IDW-1:0]\ts_axi_arid;\t\t// From elink2 of axi_elink.v\n"]], "Diff Content": {"Delete": [[140, "   wire\t\t\trx_ref_clk;\t\t// From eclocks of eclocks.v\n"]], "Add": []}}