
BLE_Example_Template.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a1d0  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00013870  0800a370  0800a370  0001a370  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801dbe0  0801dbe0  0003009c  2**0
                  CONTENTS
  4 .ARM          00000008  0801dbe0  0801dbe0  0002dbe0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801dbe8  0801dbe8  0003009c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801dbe8  0801dbe8  0002dbe8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801dbec  0801dbec  0002dbec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000009c  20000000  0801dbf0  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005100  2000009c  0801dc8c  0003009c  2**2
                  ALLOC
 10 ._user_heap_stack 00000804  2000519c  0801dc8c  0003519c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0003009c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000214d2  00000000  00000000  000300cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004137  00000000  00000000  0005159e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000017c0  00000000  00000000  000556d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000015b8  00000000  00000000  00056e98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001c4c4  00000000  00000000  00058450  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001d36f  00000000  00000000  00074914  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a21a4  00000000  00000000  00091c83  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000c0  00000000  00000000  00133e27  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006b90  00000000  00000000  00133ee8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loc    00002a79  00000000  00000000  0013aa78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000009c 	.word	0x2000009c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800a358 	.word	0x0800a358

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200000a0 	.word	0x200000a0
 80001dc:	0800a358 	.word	0x0800a358

080001e0 <arm_bitreversal_32>:
 80001e0:	1c4b      	adds	r3, r1, #1
 80001e2:	2b01      	cmp	r3, #1
 80001e4:	bf98      	it	ls
 80001e6:	4770      	bxls	lr
 80001e8:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 80001ec:	1c91      	adds	r1, r2, #2
 80001ee:	089b      	lsrs	r3, r3, #2

080001f0 <arm_bitreversal_32_0>:
 80001f0:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 80001f4:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 80001f8:	880a      	ldrh	r2, [r1, #0]
 80001fa:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 80001fe:	4480      	add	r8, r0
 8000200:	4481      	add	r9, r0
 8000202:	4402      	add	r2, r0
 8000204:	4484      	add	ip, r0
 8000206:	f8d9 7000 	ldr.w	r7, [r9]
 800020a:	f8d8 6000 	ldr.w	r6, [r8]
 800020e:	6815      	ldr	r5, [r2, #0]
 8000210:	f8dc 4000 	ldr.w	r4, [ip]
 8000214:	f8c9 6000 	str.w	r6, [r9]
 8000218:	f8c8 7000 	str.w	r7, [r8]
 800021c:	f8cc 5000 	str.w	r5, [ip]
 8000220:	6014      	str	r4, [r2, #0]
 8000222:	f8d9 7004 	ldr.w	r7, [r9, #4]
 8000226:	f8d8 6004 	ldr.w	r6, [r8, #4]
 800022a:	6855      	ldr	r5, [r2, #4]
 800022c:	f8dc 4004 	ldr.w	r4, [ip, #4]
 8000230:	f8c9 6004 	str.w	r6, [r9, #4]
 8000234:	f8c8 7004 	str.w	r7, [r8, #4]
 8000238:	f8cc 5004 	str.w	r5, [ip, #4]
 800023c:	6054      	str	r4, [r2, #4]
 800023e:	3108      	adds	r1, #8
 8000240:	3b01      	subs	r3, #1
 8000242:	d1d5      	bne.n	80001f0 <arm_bitreversal_32_0>
 8000244:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 8000248:	4770      	bx	lr

0800024a <arm_bitreversal_16>:
 800024a:	1c4b      	adds	r3, r1, #1
 800024c:	2b01      	cmp	r3, #1
 800024e:	bf98      	it	ls
 8000250:	4770      	bxls	lr
 8000252:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 8000256:	1c91      	adds	r1, r2, #2
 8000258:	089b      	lsrs	r3, r3, #2

0800025a <arm_bitreversal_16_0>:
 800025a:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 800025e:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 8000262:	880a      	ldrh	r2, [r1, #0]
 8000264:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 8000268:	eb00 0858 	add.w	r8, r0, r8, lsr #1
 800026c:	eb00 0959 	add.w	r9, r0, r9, lsr #1
 8000270:	eb00 0252 	add.w	r2, r0, r2, lsr #1
 8000274:	eb00 0c5c 	add.w	ip, r0, ip, lsr #1
 8000278:	f8d9 7000 	ldr.w	r7, [r9]
 800027c:	f8d8 6000 	ldr.w	r6, [r8]
 8000280:	6815      	ldr	r5, [r2, #0]
 8000282:	f8dc 4000 	ldr.w	r4, [ip]
 8000286:	f8c9 6000 	str.w	r6, [r9]
 800028a:	f8c8 7000 	str.w	r7, [r8]
 800028e:	f8cc 5000 	str.w	r5, [ip]
 8000292:	6014      	str	r4, [r2, #0]
 8000294:	3108      	adds	r1, #8
 8000296:	3b01      	subs	r3, #1
 8000298:	d1df      	bne.n	800025a <arm_bitreversal_16_0>
 800029a:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 800029e:	4770      	bx	lr

080002a0 <strlen>:
 80002a0:	4603      	mov	r3, r0
 80002a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d1fb      	bne.n	80002a2 <strlen+0x2>
 80002aa:	1a18      	subs	r0, r3, r0
 80002ac:	3801      	subs	r0, #1
 80002ae:	4770      	bx	lr

080002b0 <memchr>:
 80002b0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002b4:	2a10      	cmp	r2, #16
 80002b6:	db2b      	blt.n	8000310 <memchr+0x60>
 80002b8:	f010 0f07 	tst.w	r0, #7
 80002bc:	d008      	beq.n	80002d0 <memchr+0x20>
 80002be:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002c2:	3a01      	subs	r2, #1
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d02d      	beq.n	8000324 <memchr+0x74>
 80002c8:	f010 0f07 	tst.w	r0, #7
 80002cc:	b342      	cbz	r2, 8000320 <memchr+0x70>
 80002ce:	d1f6      	bne.n	80002be <memchr+0xe>
 80002d0:	b4f0      	push	{r4, r5, r6, r7}
 80002d2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80002d6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80002da:	f022 0407 	bic.w	r4, r2, #7
 80002de:	f07f 0700 	mvns.w	r7, #0
 80002e2:	2300      	movs	r3, #0
 80002e4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80002e8:	3c08      	subs	r4, #8
 80002ea:	ea85 0501 	eor.w	r5, r5, r1
 80002ee:	ea86 0601 	eor.w	r6, r6, r1
 80002f2:	fa85 f547 	uadd8	r5, r5, r7
 80002f6:	faa3 f587 	sel	r5, r3, r7
 80002fa:	fa86 f647 	uadd8	r6, r6, r7
 80002fe:	faa5 f687 	sel	r6, r5, r7
 8000302:	b98e      	cbnz	r6, 8000328 <memchr+0x78>
 8000304:	d1ee      	bne.n	80002e4 <memchr+0x34>
 8000306:	bcf0      	pop	{r4, r5, r6, r7}
 8000308:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800030c:	f002 0207 	and.w	r2, r2, #7
 8000310:	b132      	cbz	r2, 8000320 <memchr+0x70>
 8000312:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000316:	3a01      	subs	r2, #1
 8000318:	ea83 0301 	eor.w	r3, r3, r1
 800031c:	b113      	cbz	r3, 8000324 <memchr+0x74>
 800031e:	d1f8      	bne.n	8000312 <memchr+0x62>
 8000320:	2000      	movs	r0, #0
 8000322:	4770      	bx	lr
 8000324:	3801      	subs	r0, #1
 8000326:	4770      	bx	lr
 8000328:	2d00      	cmp	r5, #0
 800032a:	bf06      	itte	eq
 800032c:	4635      	moveq	r5, r6
 800032e:	3803      	subeq	r0, #3
 8000330:	3807      	subne	r0, #7
 8000332:	f015 0f01 	tst.w	r5, #1
 8000336:	d107      	bne.n	8000348 <memchr+0x98>
 8000338:	3001      	adds	r0, #1
 800033a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800033e:	bf02      	ittt	eq
 8000340:	3001      	addeq	r0, #1
 8000342:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000346:	3001      	addeq	r0, #1
 8000348:	bcf0      	pop	{r4, r5, r6, r7}
 800034a:	3801      	subs	r0, #1
 800034c:	4770      	bx	lr
 800034e:	bf00      	nop

08000350 <__aeabi_uldivmod>:
 8000350:	b953      	cbnz	r3, 8000368 <__aeabi_uldivmod+0x18>
 8000352:	b94a      	cbnz	r2, 8000368 <__aeabi_uldivmod+0x18>
 8000354:	2900      	cmp	r1, #0
 8000356:	bf08      	it	eq
 8000358:	2800      	cmpeq	r0, #0
 800035a:	bf1c      	itt	ne
 800035c:	f04f 31ff 	movne.w	r1, #4294967295
 8000360:	f04f 30ff 	movne.w	r0, #4294967295
 8000364:	f000 b974 	b.w	8000650 <__aeabi_idiv0>
 8000368:	f1ad 0c08 	sub.w	ip, sp, #8
 800036c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000370:	f000 f806 	bl	8000380 <__udivmoddi4>
 8000374:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000378:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800037c:	b004      	add	sp, #16
 800037e:	4770      	bx	lr

08000380 <__udivmoddi4>:
 8000380:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000384:	9d08      	ldr	r5, [sp, #32]
 8000386:	4604      	mov	r4, r0
 8000388:	468e      	mov	lr, r1
 800038a:	2b00      	cmp	r3, #0
 800038c:	d14d      	bne.n	800042a <__udivmoddi4+0xaa>
 800038e:	428a      	cmp	r2, r1
 8000390:	4694      	mov	ip, r2
 8000392:	d969      	bls.n	8000468 <__udivmoddi4+0xe8>
 8000394:	fab2 f282 	clz	r2, r2
 8000398:	b152      	cbz	r2, 80003b0 <__udivmoddi4+0x30>
 800039a:	fa01 f302 	lsl.w	r3, r1, r2
 800039e:	f1c2 0120 	rsb	r1, r2, #32
 80003a2:	fa20 f101 	lsr.w	r1, r0, r1
 80003a6:	fa0c fc02 	lsl.w	ip, ip, r2
 80003aa:	ea41 0e03 	orr.w	lr, r1, r3
 80003ae:	4094      	lsls	r4, r2
 80003b0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003b4:	0c21      	lsrs	r1, r4, #16
 80003b6:	fbbe f6f8 	udiv	r6, lr, r8
 80003ba:	fa1f f78c 	uxth.w	r7, ip
 80003be:	fb08 e316 	mls	r3, r8, r6, lr
 80003c2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80003c6:	fb06 f107 	mul.w	r1, r6, r7
 80003ca:	4299      	cmp	r1, r3
 80003cc:	d90a      	bls.n	80003e4 <__udivmoddi4+0x64>
 80003ce:	eb1c 0303 	adds.w	r3, ip, r3
 80003d2:	f106 30ff 	add.w	r0, r6, #4294967295
 80003d6:	f080 811f 	bcs.w	8000618 <__udivmoddi4+0x298>
 80003da:	4299      	cmp	r1, r3
 80003dc:	f240 811c 	bls.w	8000618 <__udivmoddi4+0x298>
 80003e0:	3e02      	subs	r6, #2
 80003e2:	4463      	add	r3, ip
 80003e4:	1a5b      	subs	r3, r3, r1
 80003e6:	b2a4      	uxth	r4, r4
 80003e8:	fbb3 f0f8 	udiv	r0, r3, r8
 80003ec:	fb08 3310 	mls	r3, r8, r0, r3
 80003f0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80003f4:	fb00 f707 	mul.w	r7, r0, r7
 80003f8:	42a7      	cmp	r7, r4
 80003fa:	d90a      	bls.n	8000412 <__udivmoddi4+0x92>
 80003fc:	eb1c 0404 	adds.w	r4, ip, r4
 8000400:	f100 33ff 	add.w	r3, r0, #4294967295
 8000404:	f080 810a 	bcs.w	800061c <__udivmoddi4+0x29c>
 8000408:	42a7      	cmp	r7, r4
 800040a:	f240 8107 	bls.w	800061c <__udivmoddi4+0x29c>
 800040e:	4464      	add	r4, ip
 8000410:	3802      	subs	r0, #2
 8000412:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000416:	1be4      	subs	r4, r4, r7
 8000418:	2600      	movs	r6, #0
 800041a:	b11d      	cbz	r5, 8000424 <__udivmoddi4+0xa4>
 800041c:	40d4      	lsrs	r4, r2
 800041e:	2300      	movs	r3, #0
 8000420:	e9c5 4300 	strd	r4, r3, [r5]
 8000424:	4631      	mov	r1, r6
 8000426:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800042a:	428b      	cmp	r3, r1
 800042c:	d909      	bls.n	8000442 <__udivmoddi4+0xc2>
 800042e:	2d00      	cmp	r5, #0
 8000430:	f000 80ef 	beq.w	8000612 <__udivmoddi4+0x292>
 8000434:	2600      	movs	r6, #0
 8000436:	e9c5 0100 	strd	r0, r1, [r5]
 800043a:	4630      	mov	r0, r6
 800043c:	4631      	mov	r1, r6
 800043e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000442:	fab3 f683 	clz	r6, r3
 8000446:	2e00      	cmp	r6, #0
 8000448:	d14a      	bne.n	80004e0 <__udivmoddi4+0x160>
 800044a:	428b      	cmp	r3, r1
 800044c:	d302      	bcc.n	8000454 <__udivmoddi4+0xd4>
 800044e:	4282      	cmp	r2, r0
 8000450:	f200 80f9 	bhi.w	8000646 <__udivmoddi4+0x2c6>
 8000454:	1a84      	subs	r4, r0, r2
 8000456:	eb61 0303 	sbc.w	r3, r1, r3
 800045a:	2001      	movs	r0, #1
 800045c:	469e      	mov	lr, r3
 800045e:	2d00      	cmp	r5, #0
 8000460:	d0e0      	beq.n	8000424 <__udivmoddi4+0xa4>
 8000462:	e9c5 4e00 	strd	r4, lr, [r5]
 8000466:	e7dd      	b.n	8000424 <__udivmoddi4+0xa4>
 8000468:	b902      	cbnz	r2, 800046c <__udivmoddi4+0xec>
 800046a:	deff      	udf	#255	; 0xff
 800046c:	fab2 f282 	clz	r2, r2
 8000470:	2a00      	cmp	r2, #0
 8000472:	f040 8092 	bne.w	800059a <__udivmoddi4+0x21a>
 8000476:	eba1 010c 	sub.w	r1, r1, ip
 800047a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800047e:	fa1f fe8c 	uxth.w	lr, ip
 8000482:	2601      	movs	r6, #1
 8000484:	0c20      	lsrs	r0, r4, #16
 8000486:	fbb1 f3f7 	udiv	r3, r1, r7
 800048a:	fb07 1113 	mls	r1, r7, r3, r1
 800048e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000492:	fb0e f003 	mul.w	r0, lr, r3
 8000496:	4288      	cmp	r0, r1
 8000498:	d908      	bls.n	80004ac <__udivmoddi4+0x12c>
 800049a:	eb1c 0101 	adds.w	r1, ip, r1
 800049e:	f103 38ff 	add.w	r8, r3, #4294967295
 80004a2:	d202      	bcs.n	80004aa <__udivmoddi4+0x12a>
 80004a4:	4288      	cmp	r0, r1
 80004a6:	f200 80cb 	bhi.w	8000640 <__udivmoddi4+0x2c0>
 80004aa:	4643      	mov	r3, r8
 80004ac:	1a09      	subs	r1, r1, r0
 80004ae:	b2a4      	uxth	r4, r4
 80004b0:	fbb1 f0f7 	udiv	r0, r1, r7
 80004b4:	fb07 1110 	mls	r1, r7, r0, r1
 80004b8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80004bc:	fb0e fe00 	mul.w	lr, lr, r0
 80004c0:	45a6      	cmp	lr, r4
 80004c2:	d908      	bls.n	80004d6 <__udivmoddi4+0x156>
 80004c4:	eb1c 0404 	adds.w	r4, ip, r4
 80004c8:	f100 31ff 	add.w	r1, r0, #4294967295
 80004cc:	d202      	bcs.n	80004d4 <__udivmoddi4+0x154>
 80004ce:	45a6      	cmp	lr, r4
 80004d0:	f200 80bb 	bhi.w	800064a <__udivmoddi4+0x2ca>
 80004d4:	4608      	mov	r0, r1
 80004d6:	eba4 040e 	sub.w	r4, r4, lr
 80004da:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80004de:	e79c      	b.n	800041a <__udivmoddi4+0x9a>
 80004e0:	f1c6 0720 	rsb	r7, r6, #32
 80004e4:	40b3      	lsls	r3, r6
 80004e6:	fa22 fc07 	lsr.w	ip, r2, r7
 80004ea:	ea4c 0c03 	orr.w	ip, ip, r3
 80004ee:	fa20 f407 	lsr.w	r4, r0, r7
 80004f2:	fa01 f306 	lsl.w	r3, r1, r6
 80004f6:	431c      	orrs	r4, r3
 80004f8:	40f9      	lsrs	r1, r7
 80004fa:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80004fe:	fa00 f306 	lsl.w	r3, r0, r6
 8000502:	fbb1 f8f9 	udiv	r8, r1, r9
 8000506:	0c20      	lsrs	r0, r4, #16
 8000508:	fa1f fe8c 	uxth.w	lr, ip
 800050c:	fb09 1118 	mls	r1, r9, r8, r1
 8000510:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000514:	fb08 f00e 	mul.w	r0, r8, lr
 8000518:	4288      	cmp	r0, r1
 800051a:	fa02 f206 	lsl.w	r2, r2, r6
 800051e:	d90b      	bls.n	8000538 <__udivmoddi4+0x1b8>
 8000520:	eb1c 0101 	adds.w	r1, ip, r1
 8000524:	f108 3aff 	add.w	sl, r8, #4294967295
 8000528:	f080 8088 	bcs.w	800063c <__udivmoddi4+0x2bc>
 800052c:	4288      	cmp	r0, r1
 800052e:	f240 8085 	bls.w	800063c <__udivmoddi4+0x2bc>
 8000532:	f1a8 0802 	sub.w	r8, r8, #2
 8000536:	4461      	add	r1, ip
 8000538:	1a09      	subs	r1, r1, r0
 800053a:	b2a4      	uxth	r4, r4
 800053c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000540:	fb09 1110 	mls	r1, r9, r0, r1
 8000544:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000548:	fb00 fe0e 	mul.w	lr, r0, lr
 800054c:	458e      	cmp	lr, r1
 800054e:	d908      	bls.n	8000562 <__udivmoddi4+0x1e2>
 8000550:	eb1c 0101 	adds.w	r1, ip, r1
 8000554:	f100 34ff 	add.w	r4, r0, #4294967295
 8000558:	d26c      	bcs.n	8000634 <__udivmoddi4+0x2b4>
 800055a:	458e      	cmp	lr, r1
 800055c:	d96a      	bls.n	8000634 <__udivmoddi4+0x2b4>
 800055e:	3802      	subs	r0, #2
 8000560:	4461      	add	r1, ip
 8000562:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000566:	fba0 9402 	umull	r9, r4, r0, r2
 800056a:	eba1 010e 	sub.w	r1, r1, lr
 800056e:	42a1      	cmp	r1, r4
 8000570:	46c8      	mov	r8, r9
 8000572:	46a6      	mov	lr, r4
 8000574:	d356      	bcc.n	8000624 <__udivmoddi4+0x2a4>
 8000576:	d053      	beq.n	8000620 <__udivmoddi4+0x2a0>
 8000578:	b15d      	cbz	r5, 8000592 <__udivmoddi4+0x212>
 800057a:	ebb3 0208 	subs.w	r2, r3, r8
 800057e:	eb61 010e 	sbc.w	r1, r1, lr
 8000582:	fa01 f707 	lsl.w	r7, r1, r7
 8000586:	fa22 f306 	lsr.w	r3, r2, r6
 800058a:	40f1      	lsrs	r1, r6
 800058c:	431f      	orrs	r7, r3
 800058e:	e9c5 7100 	strd	r7, r1, [r5]
 8000592:	2600      	movs	r6, #0
 8000594:	4631      	mov	r1, r6
 8000596:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800059a:	f1c2 0320 	rsb	r3, r2, #32
 800059e:	40d8      	lsrs	r0, r3
 80005a0:	fa0c fc02 	lsl.w	ip, ip, r2
 80005a4:	fa21 f303 	lsr.w	r3, r1, r3
 80005a8:	4091      	lsls	r1, r2
 80005aa:	4301      	orrs	r1, r0
 80005ac:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80005b0:	fa1f fe8c 	uxth.w	lr, ip
 80005b4:	fbb3 f0f7 	udiv	r0, r3, r7
 80005b8:	fb07 3610 	mls	r6, r7, r0, r3
 80005bc:	0c0b      	lsrs	r3, r1, #16
 80005be:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80005c2:	fb00 f60e 	mul.w	r6, r0, lr
 80005c6:	429e      	cmp	r6, r3
 80005c8:	fa04 f402 	lsl.w	r4, r4, r2
 80005cc:	d908      	bls.n	80005e0 <__udivmoddi4+0x260>
 80005ce:	eb1c 0303 	adds.w	r3, ip, r3
 80005d2:	f100 38ff 	add.w	r8, r0, #4294967295
 80005d6:	d22f      	bcs.n	8000638 <__udivmoddi4+0x2b8>
 80005d8:	429e      	cmp	r6, r3
 80005da:	d92d      	bls.n	8000638 <__udivmoddi4+0x2b8>
 80005dc:	3802      	subs	r0, #2
 80005de:	4463      	add	r3, ip
 80005e0:	1b9b      	subs	r3, r3, r6
 80005e2:	b289      	uxth	r1, r1
 80005e4:	fbb3 f6f7 	udiv	r6, r3, r7
 80005e8:	fb07 3316 	mls	r3, r7, r6, r3
 80005ec:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80005f0:	fb06 f30e 	mul.w	r3, r6, lr
 80005f4:	428b      	cmp	r3, r1
 80005f6:	d908      	bls.n	800060a <__udivmoddi4+0x28a>
 80005f8:	eb1c 0101 	adds.w	r1, ip, r1
 80005fc:	f106 38ff 	add.w	r8, r6, #4294967295
 8000600:	d216      	bcs.n	8000630 <__udivmoddi4+0x2b0>
 8000602:	428b      	cmp	r3, r1
 8000604:	d914      	bls.n	8000630 <__udivmoddi4+0x2b0>
 8000606:	3e02      	subs	r6, #2
 8000608:	4461      	add	r1, ip
 800060a:	1ac9      	subs	r1, r1, r3
 800060c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000610:	e738      	b.n	8000484 <__udivmoddi4+0x104>
 8000612:	462e      	mov	r6, r5
 8000614:	4628      	mov	r0, r5
 8000616:	e705      	b.n	8000424 <__udivmoddi4+0xa4>
 8000618:	4606      	mov	r6, r0
 800061a:	e6e3      	b.n	80003e4 <__udivmoddi4+0x64>
 800061c:	4618      	mov	r0, r3
 800061e:	e6f8      	b.n	8000412 <__udivmoddi4+0x92>
 8000620:	454b      	cmp	r3, r9
 8000622:	d2a9      	bcs.n	8000578 <__udivmoddi4+0x1f8>
 8000624:	ebb9 0802 	subs.w	r8, r9, r2
 8000628:	eb64 0e0c 	sbc.w	lr, r4, ip
 800062c:	3801      	subs	r0, #1
 800062e:	e7a3      	b.n	8000578 <__udivmoddi4+0x1f8>
 8000630:	4646      	mov	r6, r8
 8000632:	e7ea      	b.n	800060a <__udivmoddi4+0x28a>
 8000634:	4620      	mov	r0, r4
 8000636:	e794      	b.n	8000562 <__udivmoddi4+0x1e2>
 8000638:	4640      	mov	r0, r8
 800063a:	e7d1      	b.n	80005e0 <__udivmoddi4+0x260>
 800063c:	46d0      	mov	r8, sl
 800063e:	e77b      	b.n	8000538 <__udivmoddi4+0x1b8>
 8000640:	3b02      	subs	r3, #2
 8000642:	4461      	add	r1, ip
 8000644:	e732      	b.n	80004ac <__udivmoddi4+0x12c>
 8000646:	4630      	mov	r0, r6
 8000648:	e709      	b.n	800045e <__udivmoddi4+0xde>
 800064a:	4464      	add	r4, ip
 800064c:	3802      	subs	r0, #2
 800064e:	e742      	b.n	80004d6 <__udivmoddi4+0x156>

08000650 <__aeabi_idiv0>:
 8000650:	4770      	bx	lr
 8000652:	bf00      	nop

08000654 <HCI_TL_SPI_Enable_IRQ>:
 * @brief  Enable SPI IRQ.
 * @param  None
 * @retval None
 */
static void HCI_TL_SPI_Enable_IRQ(void)
{
 8000654:	b580      	push	{r7, lr}
 8000656:	af00      	add	r7, sp, #0
  HAL_NVIC_EnableIRQ(HCI_TL_SPI_EXTI_IRQn);
 8000658:	2006      	movs	r0, #6
 800065a:	f002 f8ac 	bl	80027b6 <HAL_NVIC_EnableIRQ>
}
 800065e:	bf00      	nop
 8000660:	bd80      	pop	{r7, pc}

08000662 <HCI_TL_SPI_Disable_IRQ>:
 * @brief  Disable SPI IRQ.
 * @param  None
 * @retval None
 */
static void HCI_TL_SPI_Disable_IRQ(void)
{
 8000662:	b580      	push	{r7, lr}
 8000664:	af00      	add	r7, sp, #0
  HAL_NVIC_DisableIRQ(HCI_TL_SPI_EXTI_IRQn);
 8000666:	2006      	movs	r0, #6
 8000668:	f002 f8b3 	bl	80027d2 <HAL_NVIC_DisableIRQ>
}
 800066c:	bf00      	nop
 800066e:	bd80      	pop	{r7, pc}

08000670 <HCI_TL_SPI_Init>:
 *
 * @param  void* Pointer to configuration struct
 * @retval int32_t Status
 */
int32_t HCI_TL_SPI_Init(void* pConf)
{
 8000670:	b580      	push	{r7, lr}
 8000672:	b088      	sub	sp, #32
 8000674:	af00      	add	r7, sp, #0
 8000676:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;

  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000678:	2300      	movs	r3, #0
 800067a:	60bb      	str	r3, [r7, #8]
 800067c:	4b20      	ldr	r3, [pc, #128]	; (8000700 <HCI_TL_SPI_Init+0x90>)
 800067e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000680:	4a1f      	ldr	r2, [pc, #124]	; (8000700 <HCI_TL_SPI_Init+0x90>)
 8000682:	f043 0301 	orr.w	r3, r3, #1
 8000686:	6313      	str	r3, [r2, #48]	; 0x30
 8000688:	4b1d      	ldr	r3, [pc, #116]	; (8000700 <HCI_TL_SPI_Init+0x90>)
 800068a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800068c:	f003 0301 	and.w	r3, r3, #1
 8000690:	60bb      	str	r3, [r7, #8]
 8000692:	68bb      	ldr	r3, [r7, #8]

  /* Configure EXTI Line */
  GPIO_InitStruct.Pin = HCI_TL_SPI_EXTI_PIN;
 8000694:	2301      	movs	r3, #1
 8000696:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000698:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800069c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800069e:	2300      	movs	r3, #0
 80006a0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(HCI_TL_SPI_EXTI_PORT, &GPIO_InitStruct);
 80006a2:	f107 030c 	add.w	r3, r7, #12
 80006a6:	4619      	mov	r1, r3
 80006a8:	4816      	ldr	r0, [pc, #88]	; (8000704 <HCI_TL_SPI_Init+0x94>)
 80006aa:	f002 fd01 	bl	80030b0 <HAL_GPIO_Init>

  /* Configure RESET Line */
  GPIO_InitStruct.Pin =  HCI_TL_RST_PIN ;
 80006ae:	f44f 7380 	mov.w	r3, #256	; 0x100
 80006b2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006b4:	2301      	movs	r3, #1
 80006b6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006b8:	2300      	movs	r3, #0
 80006ba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006bc:	2300      	movs	r3, #0
 80006be:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(HCI_TL_RST_PORT, &GPIO_InitStruct);
 80006c0:	f107 030c 	add.w	r3, r7, #12
 80006c4:	4619      	mov	r1, r3
 80006c6:	480f      	ldr	r0, [pc, #60]	; (8000704 <HCI_TL_SPI_Init+0x94>)
 80006c8:	f002 fcf2 	bl	80030b0 <HAL_GPIO_Init>

  /* Configure CS */
  GPIO_InitStruct.Pin = HCI_TL_SPI_CS_PIN ;
 80006cc:	2302      	movs	r3, #2
 80006ce:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006d0:	2301      	movs	r3, #1
 80006d2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006d4:	2300      	movs	r3, #0
 80006d6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006d8:	2300      	movs	r3, #0
 80006da:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(HCI_TL_SPI_CS_PORT, &GPIO_InitStruct);
 80006dc:	f107 030c 	add.w	r3, r7, #12
 80006e0:	4619      	mov	r1, r3
 80006e2:	4808      	ldr	r0, [pc, #32]	; (8000704 <HCI_TL_SPI_Init+0x94>)
 80006e4:	f002 fce4 	bl	80030b0 <HAL_GPIO_Init>
  /* Deselect CS PIN for BlueNRG at startup to avoid spurious commands */
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 80006e8:	2201      	movs	r2, #1
 80006ea:	2102      	movs	r1, #2
 80006ec:	4805      	ldr	r0, [pc, #20]	; (8000704 <HCI_TL_SPI_Init+0x94>)
 80006ee:	f002 ff5f 	bl	80035b0 <HAL_GPIO_WritePin>

  return BSP_SPI1_Init();
 80006f2:	f000 ffcf 	bl	8001694 <BSP_SPI1_Init>
 80006f6:	4603      	mov	r3, r0
}
 80006f8:	4618      	mov	r0, r3
 80006fa:	3720      	adds	r7, #32
 80006fc:	46bd      	mov	sp, r7
 80006fe:	bd80      	pop	{r7, pc}
 8000700:	40023800 	.word	0x40023800
 8000704:	40020000 	.word	0x40020000

08000708 <HCI_TL_SPI_DeInit>:
 *
 * @param  None
 * @retval int32_t 0
 */
int32_t HCI_TL_SPI_DeInit(void)
{
 8000708:	b580      	push	{r7, lr}
 800070a:	af00      	add	r7, sp, #0
  HAL_GPIO_DeInit(HCI_TL_SPI_EXTI_PORT, HCI_TL_SPI_EXTI_PIN);
 800070c:	2101      	movs	r1, #1
 800070e:	4807      	ldr	r0, [pc, #28]	; (800072c <HCI_TL_SPI_DeInit+0x24>)
 8000710:	f002 fe52 	bl	80033b8 <HAL_GPIO_DeInit>
  HAL_GPIO_DeInit(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN);
 8000714:	2102      	movs	r1, #2
 8000716:	4805      	ldr	r0, [pc, #20]	; (800072c <HCI_TL_SPI_DeInit+0x24>)
 8000718:	f002 fe4e 	bl	80033b8 <HAL_GPIO_DeInit>
  HAL_GPIO_DeInit(HCI_TL_RST_PORT, HCI_TL_RST_PIN);
 800071c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000720:	4802      	ldr	r0, [pc, #8]	; (800072c <HCI_TL_SPI_DeInit+0x24>)
 8000722:	f002 fe49 	bl	80033b8 <HAL_GPIO_DeInit>
  return 0;
 8000726:	2300      	movs	r3, #0
}
 8000728:	4618      	mov	r0, r3
 800072a:	bd80      	pop	{r7, pc}
 800072c:	40020000 	.word	0x40020000

08000730 <HCI_TL_SPI_Reset>:
 *
 * @param  None
 * @retval int32_t 0
 */
int32_t HCI_TL_SPI_Reset(void)
{
 8000730:	b580      	push	{r7, lr}
 8000732:	af00      	add	r7, sp, #0
  // Deselect CS PIN for BlueNRG to avoid spurious commands
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 8000734:	2201      	movs	r2, #1
 8000736:	2102      	movs	r1, #2
 8000738:	480b      	ldr	r0, [pc, #44]	; (8000768 <HCI_TL_SPI_Reset+0x38>)
 800073a:	f002 ff39 	bl	80035b0 <HAL_GPIO_WritePin>

  HAL_GPIO_WritePin(HCI_TL_RST_PORT, HCI_TL_RST_PIN, GPIO_PIN_RESET);
 800073e:	2200      	movs	r2, #0
 8000740:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000744:	4808      	ldr	r0, [pc, #32]	; (8000768 <HCI_TL_SPI_Reset+0x38>)
 8000746:	f002 ff33 	bl	80035b0 <HAL_GPIO_WritePin>
  HAL_Delay(5);
 800074a:	2005      	movs	r0, #5
 800074c:	f001 fafc 	bl	8001d48 <HAL_Delay>
  HAL_GPIO_WritePin(HCI_TL_RST_PORT, HCI_TL_RST_PIN, GPIO_PIN_SET);
 8000750:	2201      	movs	r2, #1
 8000752:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000756:	4804      	ldr	r0, [pc, #16]	; (8000768 <HCI_TL_SPI_Reset+0x38>)
 8000758:	f002 ff2a 	bl	80035b0 <HAL_GPIO_WritePin>
  HAL_Delay(5);
 800075c:	2005      	movs	r0, #5
 800075e:	f001 faf3 	bl	8001d48 <HAL_Delay>
  return 0;
 8000762:	2300      	movs	r3, #0
}
 8000764:	4618      	mov	r0, r3
 8000766:	bd80      	pop	{r7, pc}
 8000768:	40020000 	.word	0x40020000

0800076c <HCI_TL_SPI_Receive>:
 * @param  buffer : Buffer where data from SPI are stored
 * @param  size   : Buffer size
 * @retval int32_t: Number of read bytes
 */
int32_t HCI_TL_SPI_Receive(uint8_t* buffer, uint16_t size)
{
 800076c:	b580      	push	{r7, lr}
 800076e:	b088      	sub	sp, #32
 8000770:	af00      	add	r7, sp, #0
 8000772:	6078      	str	r0, [r7, #4]
 8000774:	460b      	mov	r3, r1
 8000776:	807b      	strh	r3, [r7, #2]
  uint16_t byte_count;
  uint8_t len = 0;
 8000778:	2300      	movs	r3, #0
 800077a:	777b      	strb	r3, [r7, #29]
  uint8_t char_00 = 0x00;
 800077c:	2300      	movs	r3, #0
 800077e:	75fb      	strb	r3, [r7, #23]
  volatile uint8_t read_char;

  uint8_t header_master[HEADER_SIZE] = {0x0b, 0x00, 0x00, 0x00, 0x00};
 8000780:	4a30      	ldr	r2, [pc, #192]	; (8000844 <HCI_TL_SPI_Receive+0xd8>)
 8000782:	f107 0310 	add.w	r3, r7, #16
 8000786:	e892 0003 	ldmia.w	r2, {r0, r1}
 800078a:	6018      	str	r0, [r3, #0]
 800078c:	3304      	adds	r3, #4
 800078e:	7019      	strb	r1, [r3, #0]
  uint8_t header_slave[HEADER_SIZE];

  HCI_TL_SPI_Disable_IRQ();
 8000790:	f7ff ff67 	bl	8000662 <HCI_TL_SPI_Disable_IRQ>

  /* CS reset */
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_RESET);
 8000794:	2200      	movs	r2, #0
 8000796:	2102      	movs	r1, #2
 8000798:	482b      	ldr	r0, [pc, #172]	; (8000848 <HCI_TL_SPI_Receive+0xdc>)
 800079a:	f002 ff09 	bl	80035b0 <HAL_GPIO_WritePin>

  /* Read the header */
  BSP_SPI1_SendRecv(header_master, header_slave, HEADER_SIZE);
 800079e:	f107 0108 	add.w	r1, r7, #8
 80007a2:	f107 0310 	add.w	r3, r7, #16
 80007a6:	2205      	movs	r2, #5
 80007a8:	4618      	mov	r0, r3
 80007aa:	f000 ffa3 	bl	80016f4 <BSP_SPI1_SendRecv>

  /* device is ready */
  byte_count = (header_slave[4] << 8)| header_slave[3];
 80007ae:	7b3b      	ldrb	r3, [r7, #12]
 80007b0:	021b      	lsls	r3, r3, #8
 80007b2:	b21a      	sxth	r2, r3
 80007b4:	7afb      	ldrb	r3, [r7, #11]
 80007b6:	b21b      	sxth	r3, r3
 80007b8:	4313      	orrs	r3, r2
 80007ba:	b21b      	sxth	r3, r3
 80007bc:	83fb      	strh	r3, [r7, #30]

  if(byte_count > 0)
 80007be:	8bfb      	ldrh	r3, [r7, #30]
 80007c0:	2b00      	cmp	r3, #0
 80007c2:	d01e      	beq.n	8000802 <HCI_TL_SPI_Receive+0x96>
  {

    /* avoid to read more data than the size of the buffer */
    if (byte_count > size)
 80007c4:	8bfa      	ldrh	r2, [r7, #30]
 80007c6:	887b      	ldrh	r3, [r7, #2]
 80007c8:	429a      	cmp	r2, r3
 80007ca:	d901      	bls.n	80007d0 <HCI_TL_SPI_Receive+0x64>
    {
      byte_count = size;
 80007cc:	887b      	ldrh	r3, [r7, #2]
 80007ce:	83fb      	strh	r3, [r7, #30]
    }

    for(len = 0; len < byte_count; len++)
 80007d0:	2300      	movs	r3, #0
 80007d2:	777b      	strb	r3, [r7, #29]
 80007d4:	e010      	b.n	80007f8 <HCI_TL_SPI_Receive+0x8c>
    {
      BSP_SPI1_SendRecv(&char_00, (uint8_t*)&read_char, 1);
 80007d6:	f107 0116 	add.w	r1, r7, #22
 80007da:	f107 0317 	add.w	r3, r7, #23
 80007de:	2201      	movs	r2, #1
 80007e0:	4618      	mov	r0, r3
 80007e2:	f000 ff87 	bl	80016f4 <BSP_SPI1_SendRecv>
      buffer[len] = read_char;
 80007e6:	7f7b      	ldrb	r3, [r7, #29]
 80007e8:	687a      	ldr	r2, [r7, #4]
 80007ea:	4413      	add	r3, r2
 80007ec:	7dba      	ldrb	r2, [r7, #22]
 80007ee:	b2d2      	uxtb	r2, r2
 80007f0:	701a      	strb	r2, [r3, #0]
    for(len = 0; len < byte_count; len++)
 80007f2:	7f7b      	ldrb	r3, [r7, #29]
 80007f4:	3301      	adds	r3, #1
 80007f6:	777b      	strb	r3, [r7, #29]
 80007f8:	7f7b      	ldrb	r3, [r7, #29]
 80007fa:	b29b      	uxth	r3, r3
 80007fc:	8bfa      	ldrh	r2, [r7, #30]
 80007fe:	429a      	cmp	r2, r3
 8000800:	d8e9      	bhi.n	80007d6 <HCI_TL_SPI_Receive+0x6a>
  /**
   * To be aligned to the SPI protocol.
   * Can bring to a delay inside the frame, due to the BlueNRG-2 that needs
   * to check if the header is received or not.
   */
  uint32_t tickstart = HAL_GetTick();
 8000802:	f001 fa95 	bl	8001d30 <HAL_GetTick>
 8000806:	61b8      	str	r0, [r7, #24]
  while ((HAL_GetTick() - tickstart) < TIMEOUT_IRQ_HIGH) {
 8000808:	e006      	b.n	8000818 <HCI_TL_SPI_Receive+0xac>
    if (HAL_GPIO_ReadPin(HCI_TL_SPI_IRQ_PORT, HCI_TL_SPI_IRQ_PIN)==GPIO_PIN_RESET) {
 800080a:	2101      	movs	r1, #1
 800080c:	480e      	ldr	r0, [pc, #56]	; (8000848 <HCI_TL_SPI_Receive+0xdc>)
 800080e:	f002 feb7 	bl	8003580 <HAL_GPIO_ReadPin>
 8000812:	4603      	mov	r3, r0
 8000814:	2b00      	cmp	r3, #0
 8000816:	d008      	beq.n	800082a <HCI_TL_SPI_Receive+0xbe>
  while ((HAL_GetTick() - tickstart) < TIMEOUT_IRQ_HIGH) {
 8000818:	f001 fa8a 	bl	8001d30 <HAL_GetTick>
 800081c:	4602      	mov	r2, r0
 800081e:	69bb      	ldr	r3, [r7, #24]
 8000820:	1ad3      	subs	r3, r2, r3
 8000822:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000826:	d3f0      	bcc.n	800080a <HCI_TL_SPI_Receive+0x9e>
 8000828:	e000      	b.n	800082c <HCI_TL_SPI_Receive+0xc0>
      break;
 800082a:	bf00      	nop
    }
  }
  HCI_TL_SPI_Enable_IRQ();
 800082c:	f7ff ff12 	bl	8000654 <HCI_TL_SPI_Enable_IRQ>

  /* Release CS line */
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 8000830:	2201      	movs	r2, #1
 8000832:	2102      	movs	r1, #2
 8000834:	4804      	ldr	r0, [pc, #16]	; (8000848 <HCI_TL_SPI_Receive+0xdc>)
 8000836:	f002 febb 	bl	80035b0 <HAL_GPIO_WritePin>

  return len;
 800083a:	7f7b      	ldrb	r3, [r7, #29]
}
 800083c:	4618      	mov	r0, r3
 800083e:	3720      	adds	r7, #32
 8000840:	46bd      	mov	sp, r7
 8000842:	bd80      	pop	{r7, pc}
 8000844:	0800a370 	.word	0x0800a370
 8000848:	40020000 	.word	0x40020000

0800084c <HCI_TL_SPI_Send>:
 * @param  buffer : data buffer to be written
 * @param  size   : size of first data buffer to be written
 * @retval int32_t: Number of read bytes
 */
int32_t HCI_TL_SPI_Send(uint8_t* buffer, uint16_t size)
{
 800084c:	b580      	push	{r7, lr}
 800084e:	b08a      	sub	sp, #40	; 0x28
 8000850:	af00      	add	r7, sp, #0
 8000852:	6078      	str	r0, [r7, #4]
 8000854:	460b      	mov	r3, r1
 8000856:	807b      	strh	r3, [r7, #2]
  int32_t result;
  uint16_t rx_bytes;

  uint8_t header_master[HEADER_SIZE] = {0x0a, 0x00, 0x00, 0x00, 0x00};
 8000858:	4a3f      	ldr	r2, [pc, #252]	; (8000958 <HCI_TL_SPI_Send+0x10c>)
 800085a:	f107 0314 	add.w	r3, r7, #20
 800085e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000862:	6018      	str	r0, [r3, #0]
 8000864:	3304      	adds	r3, #4
 8000866:	7019      	strb	r1, [r3, #0]
  uint8_t header_slave[HEADER_SIZE];

  static uint8_t read_char_buf[MAX_BUFFER_SIZE];
  uint32_t tickstart = HAL_GetTick();
 8000868:	f001 fa62 	bl	8001d30 <HAL_GetTick>
 800086c:	6238      	str	r0, [r7, #32]

  HCI_TL_SPI_Disable_IRQ();
 800086e:	f7ff fef8 	bl	8000662 <HCI_TL_SPI_Disable_IRQ>

  do
  {
    uint32_t tickstart_data_available = HAL_GetTick();
 8000872:	f001 fa5d 	bl	8001d30 <HAL_GetTick>
 8000876:	61f8      	str	r0, [r7, #28]

    result = 0;
 8000878:	2300      	movs	r3, #0
 800087a:	627b      	str	r3, [r7, #36]	; 0x24

    /* CS reset */
    HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_RESET);
 800087c:	2200      	movs	r2, #0
 800087e:	2102      	movs	r1, #2
 8000880:	4836      	ldr	r0, [pc, #216]	; (800095c <HCI_TL_SPI_Send+0x110>)
 8000882:	f002 fe95 	bl	80035b0 <HAL_GPIO_WritePin>

    /*
     * Wait until BlueNRG-2 is ready.
     * When ready it will raise the IRQ pin.
     */
    while(!IsDataAvailable())
 8000886:	e00a      	b.n	800089e <HCI_TL_SPI_Send+0x52>
    {
      if((HAL_GetTick() - tickstart_data_available) > TIMEOUT_DURATION)
 8000888:	f001 fa52 	bl	8001d30 <HAL_GetTick>
 800088c:	4602      	mov	r2, r0
 800088e:	69fb      	ldr	r3, [r7, #28]
 8000890:	1ad3      	subs	r3, r2, r3
 8000892:	2b64      	cmp	r3, #100	; 0x64
 8000894:	d903      	bls.n	800089e <HCI_TL_SPI_Send+0x52>
      {
        result = -3;
 8000896:	f06f 0302 	mvn.w	r3, #2
 800089a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800089c:	e004      	b.n	80008a8 <HCI_TL_SPI_Send+0x5c>
    while(!IsDataAvailable())
 800089e:	f000 f861 	bl	8000964 <IsDataAvailable>
 80008a2:	4603      	mov	r3, r0
 80008a4:	2b00      	cmp	r3, #0
 80008a6:	d0ef      	beq.n	8000888 <HCI_TL_SPI_Send+0x3c>
      }
    }
    if(result == -3)
 80008a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80008aa:	f113 0f03 	cmn.w	r3, #3
 80008ae:	d105      	bne.n	80008bc <HCI_TL_SPI_Send+0x70>
    {
      /* The break causes the exiting from the "while", so the CS line must be released */
      HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 80008b0:	2201      	movs	r2, #1
 80008b2:	2102      	movs	r1, #2
 80008b4:	4829      	ldr	r0, [pc, #164]	; (800095c <HCI_TL_SPI_Send+0x110>)
 80008b6:	f002 fe7b 	bl	80035b0 <HAL_GPIO_WritePin>
      break;
 80008ba:	e030      	b.n	800091e <HCI_TL_SPI_Send+0xd2>
    }

    /* Read header */
    BSP_SPI1_SendRecv(header_master, header_slave, HEADER_SIZE);
 80008bc:	f107 010c 	add.w	r1, r7, #12
 80008c0:	f107 0314 	add.w	r3, r7, #20
 80008c4:	2205      	movs	r2, #5
 80008c6:	4618      	mov	r0, r3
 80008c8:	f000 ff14 	bl	80016f4 <BSP_SPI1_SendRecv>

    rx_bytes = (((uint16_t)header_slave[2])<<8) | ((uint16_t)header_slave[1]);
 80008cc:	7bbb      	ldrb	r3, [r7, #14]
 80008ce:	021b      	lsls	r3, r3, #8
 80008d0:	b21a      	sxth	r2, r3
 80008d2:	7b7b      	ldrb	r3, [r7, #13]
 80008d4:	b21b      	sxth	r3, r3
 80008d6:	4313      	orrs	r3, r2
 80008d8:	b21b      	sxth	r3, r3
 80008da:	837b      	strh	r3, [r7, #26]

    if(rx_bytes >= size)
 80008dc:	8b7a      	ldrh	r2, [r7, #26]
 80008de:	887b      	ldrh	r3, [r7, #2]
 80008e0:	429a      	cmp	r2, r3
 80008e2:	d306      	bcc.n	80008f2 <HCI_TL_SPI_Send+0xa6>
    {
      /* Buffer is big enough */
      BSP_SPI1_SendRecv(buffer, read_char_buf, size);
 80008e4:	887b      	ldrh	r3, [r7, #2]
 80008e6:	461a      	mov	r2, r3
 80008e8:	491d      	ldr	r1, [pc, #116]	; (8000960 <HCI_TL_SPI_Send+0x114>)
 80008ea:	6878      	ldr	r0, [r7, #4]
 80008ec:	f000 ff02 	bl	80016f4 <BSP_SPI1_SendRecv>
 80008f0:	e002      	b.n	80008f8 <HCI_TL_SPI_Send+0xac>
    }
    else
    {
      /* Buffer is too small */
      result = -2;
 80008f2:	f06f 0301 	mvn.w	r3, #1
 80008f6:	627b      	str	r3, [r7, #36]	; 0x24
    }

    /* Release CS line */
    HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 80008f8:	2201      	movs	r2, #1
 80008fa:	2102      	movs	r1, #2
 80008fc:	4817      	ldr	r0, [pc, #92]	; (800095c <HCI_TL_SPI_Send+0x110>)
 80008fe:	f002 fe57 	bl	80035b0 <HAL_GPIO_WritePin>

    if((HAL_GetTick() - tickstart) > TIMEOUT_DURATION)
 8000902:	f001 fa15 	bl	8001d30 <HAL_GetTick>
 8000906:	4602      	mov	r2, r0
 8000908:	6a3b      	ldr	r3, [r7, #32]
 800090a:	1ad3      	subs	r3, r2, r3
 800090c:	2b64      	cmp	r3, #100	; 0x64
 800090e:	d903      	bls.n	8000918 <HCI_TL_SPI_Send+0xcc>
    {
      result = -3;
 8000910:	f06f 0302 	mvn.w	r3, #2
 8000914:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8000916:	e002      	b.n	800091e <HCI_TL_SPI_Send+0xd2>
    }
  } while(result < 0);
 8000918:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800091a:	2b00      	cmp	r3, #0
 800091c:	dba9      	blt.n	8000872 <HCI_TL_SPI_Send+0x26>
  /**
   * To be aligned to the SPI protocol.
   * Can bring to a delay inside the frame, due to the BlueNRG-2 that needs
   * to check if the header is received or not.
   */
  tickstart = HAL_GetTick();
 800091e:	f001 fa07 	bl	8001d30 <HAL_GetTick>
 8000922:	6238      	str	r0, [r7, #32]
  while ((HAL_GetTick() - tickstart) < TIMEOUT_IRQ_HIGH) {
 8000924:	e006      	b.n	8000934 <HCI_TL_SPI_Send+0xe8>
    if (HAL_GPIO_ReadPin(HCI_TL_SPI_IRQ_PORT, HCI_TL_SPI_IRQ_PIN)==GPIO_PIN_RESET) {
 8000926:	2101      	movs	r1, #1
 8000928:	480c      	ldr	r0, [pc, #48]	; (800095c <HCI_TL_SPI_Send+0x110>)
 800092a:	f002 fe29 	bl	8003580 <HAL_GPIO_ReadPin>
 800092e:	4603      	mov	r3, r0
 8000930:	2b00      	cmp	r3, #0
 8000932:	d008      	beq.n	8000946 <HCI_TL_SPI_Send+0xfa>
  while ((HAL_GetTick() - tickstart) < TIMEOUT_IRQ_HIGH) {
 8000934:	f001 f9fc 	bl	8001d30 <HAL_GetTick>
 8000938:	4602      	mov	r2, r0
 800093a:	6a3b      	ldr	r3, [r7, #32]
 800093c:	1ad3      	subs	r3, r2, r3
 800093e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000942:	d3f0      	bcc.n	8000926 <HCI_TL_SPI_Send+0xda>
 8000944:	e000      	b.n	8000948 <HCI_TL_SPI_Send+0xfc>
      break;
 8000946:	bf00      	nop
    }
  }
  HCI_TL_SPI_Enable_IRQ();
 8000948:	f7ff fe84 	bl	8000654 <HCI_TL_SPI_Enable_IRQ>

  return result;
 800094c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800094e:	4618      	mov	r0, r3
 8000950:	3728      	adds	r7, #40	; 0x28
 8000952:	46bd      	mov	sp, r7
 8000954:	bd80      	pop	{r7, pc}
 8000956:	bf00      	nop
 8000958:	0800a378 	.word	0x0800a378
 800095c:	40020000 	.word	0x40020000
 8000960:	200000c0 	.word	0x200000c0

08000964 <IsDataAvailable>:
 *
 * @param  None
 * @retval int32_t: 1 if data are present, 0 otherwise
 */
static int32_t IsDataAvailable(void)
{
 8000964:	b580      	push	{r7, lr}
 8000966:	af00      	add	r7, sp, #0
  return (HAL_GPIO_ReadPin(HCI_TL_SPI_EXTI_PORT, HCI_TL_SPI_EXTI_PIN) == GPIO_PIN_SET);
 8000968:	2101      	movs	r1, #1
 800096a:	4805      	ldr	r0, [pc, #20]	; (8000980 <IsDataAvailable+0x1c>)
 800096c:	f002 fe08 	bl	8003580 <HAL_GPIO_ReadPin>
 8000970:	4603      	mov	r3, r0
 8000972:	2b01      	cmp	r3, #1
 8000974:	bf0c      	ite	eq
 8000976:	2301      	moveq	r3, #1
 8000978:	2300      	movne	r3, #0
 800097a:	b2db      	uxtb	r3, r3
}
 800097c:	4618      	mov	r0, r3
 800097e:	bd80      	pop	{r7, pc}
 8000980:	40020000 	.word	0x40020000

08000984 <hci_tl_lowlevel_init>:
 *
 * @param  None
 * @retval None
 */
void hci_tl_lowlevel_init(void)
{
 8000984:	b580      	push	{r7, lr}
 8000986:	b088      	sub	sp, #32
 8000988:	af00      	add	r7, sp, #0

  /* USER CODE END hci_tl_lowlevel_init 1 */
  tHciIO fops;

  /* Register IO bus services */
  fops.Init    = HCI_TL_SPI_Init;
 800098a:	4b13      	ldr	r3, [pc, #76]	; (80009d8 <hci_tl_lowlevel_init+0x54>)
 800098c:	607b      	str	r3, [r7, #4]
  fops.DeInit  = HCI_TL_SPI_DeInit;
 800098e:	4b13      	ldr	r3, [pc, #76]	; (80009dc <hci_tl_lowlevel_init+0x58>)
 8000990:	60bb      	str	r3, [r7, #8]
  fops.Send    = HCI_TL_SPI_Send;
 8000992:	4b13      	ldr	r3, [pc, #76]	; (80009e0 <hci_tl_lowlevel_init+0x5c>)
 8000994:	617b      	str	r3, [r7, #20]
  fops.Receive = HCI_TL_SPI_Receive;
 8000996:	4b13      	ldr	r3, [pc, #76]	; (80009e4 <hci_tl_lowlevel_init+0x60>)
 8000998:	613b      	str	r3, [r7, #16]
  fops.Reset   = HCI_TL_SPI_Reset;
 800099a:	4b13      	ldr	r3, [pc, #76]	; (80009e8 <hci_tl_lowlevel_init+0x64>)
 800099c:	60fb      	str	r3, [r7, #12]
  fops.GetTick = BSP_GetTick;
 800099e:	4b13      	ldr	r3, [pc, #76]	; (80009ec <hci_tl_lowlevel_init+0x68>)
 80009a0:	61fb      	str	r3, [r7, #28]

  hci_register_io_bus (&fops);
 80009a2:	1d3b      	adds	r3, r7, #4
 80009a4:	4618      	mov	r0, r3
 80009a6:	f007 f8cd 	bl	8007b44 <hci_register_io_bus>
  /* USER CODE BEGIN hci_tl_lowlevel_init 2 */

  /* USER CODE END hci_tl_lowlevel_init 2 */

  /* Register event irq handler */
  HAL_EXTI_GetHandle(&hexti0, EXTI_LINE_0);
 80009aa:	f04f 61c0 	mov.w	r1, #100663296	; 0x6000000
 80009ae:	4810      	ldr	r0, [pc, #64]	; (80009f0 <hci_tl_lowlevel_init+0x6c>)
 80009b0:	f002 fb46 	bl	8003040 <HAL_EXTI_GetHandle>
  HAL_EXTI_RegisterCallback(&hexti0, HAL_EXTI_COMMON_CB_ID, hci_tl_lowlevel_isr);
 80009b4:	4a0f      	ldr	r2, [pc, #60]	; (80009f4 <hci_tl_lowlevel_init+0x70>)
 80009b6:	2100      	movs	r1, #0
 80009b8:	480d      	ldr	r0, [pc, #52]	; (80009f0 <hci_tl_lowlevel_init+0x6c>)
 80009ba:	f002 fb27 	bl	800300c <HAL_EXTI_RegisterCallback>
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80009be:	2200      	movs	r2, #0
 80009c0:	2100      	movs	r1, #0
 80009c2:	2006      	movs	r0, #6
 80009c4:	f001 fedb 	bl	800277e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80009c8:	2006      	movs	r0, #6
 80009ca:	f001 fef4 	bl	80027b6 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN hci_tl_lowlevel_init 3 */

  /* USER CODE END hci_tl_lowlevel_init 3 */

}
 80009ce:	bf00      	nop
 80009d0:	3720      	adds	r7, #32
 80009d2:	46bd      	mov	sp, r7
 80009d4:	bd80      	pop	{r7, pc}
 80009d6:	bf00      	nop
 80009d8:	08000671 	.word	0x08000671
 80009dc:	08000709 	.word	0x08000709
 80009e0:	0800084d 	.word	0x0800084d
 80009e4:	0800076d 	.word	0x0800076d
 80009e8:	08000731 	.word	0x08000731
 80009ec:	08001735 	.word	0x08001735
 80009f0:	200000b8 	.word	0x200000b8
 80009f4:	080009f9 	.word	0x080009f9

080009f8 <hci_tl_lowlevel_isr>:
  *
  * @param  None
  * @retval None
  */
void hci_tl_lowlevel_isr(void)
{
 80009f8:	b580      	push	{r7, lr}
 80009fa:	af00      	add	r7, sp, #0
  /* Call hci_notify_asynch_evt() */
  while(IsDataAvailable())
 80009fc:	e005      	b.n	8000a0a <hci_tl_lowlevel_isr+0x12>
  {
    if (hci_notify_asynch_evt(NULL))
 80009fe:	2000      	movs	r0, #0
 8000a00:	f007 fa06 	bl	8007e10 <hci_notify_asynch_evt>
 8000a04:	4603      	mov	r3, r0
 8000a06:	2b00      	cmp	r3, #0
 8000a08:	d105      	bne.n	8000a16 <hci_tl_lowlevel_isr+0x1e>
  while(IsDataAvailable())
 8000a0a:	f7ff ffab 	bl	8000964 <IsDataAvailable>
 8000a0e:	4603      	mov	r3, r0
 8000a10:	2b00      	cmp	r3, #0
 8000a12:	d1f4      	bne.n	80009fe <hci_tl_lowlevel_isr+0x6>
 8000a14:	e000      	b.n	8000a18 <hci_tl_lowlevel_isr+0x20>
    {
      return;
 8000a16:	bf00      	nop
  }

  /* USER CODE BEGIN hci_tl_lowlevel_isr */

  /* USER CODE END hci_tl_lowlevel_isr */
}
 8000a18:	bd80      	pop	{r7, pc}
	...

08000a1c <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000a1c:	b580      	push	{r7, lr}
 8000a1e:	b084      	sub	sp, #16
 8000a20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000a22:	463b      	mov	r3, r7
 8000a24:	2200      	movs	r2, #0
 8000a26:	601a      	str	r2, [r3, #0]
 8000a28:	605a      	str	r2, [r3, #4]
 8000a2a:	609a      	str	r2, [r3, #8]
 8000a2c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000a2e:	4b22      	ldr	r3, [pc, #136]	; (8000ab8 <MX_ADC1_Init+0x9c>)
 8000a30:	4a22      	ldr	r2, [pc, #136]	; (8000abc <MX_ADC1_Init+0xa0>)
 8000a32:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000a34:	4b20      	ldr	r3, [pc, #128]	; (8000ab8 <MX_ADC1_Init+0x9c>)
 8000a36:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000a3a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_8B;
 8000a3c:	4b1e      	ldr	r3, [pc, #120]	; (8000ab8 <MX_ADC1_Init+0x9c>)
 8000a3e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8000a42:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8000a44:	4b1c      	ldr	r3, [pc, #112]	; (8000ab8 <MX_ADC1_Init+0x9c>)
 8000a46:	2200      	movs	r2, #0
 8000a48:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000a4a:	4b1b      	ldr	r3, [pc, #108]	; (8000ab8 <MX_ADC1_Init+0x9c>)
 8000a4c:	2201      	movs	r2, #1
 8000a4e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000a50:	4b19      	ldr	r3, [pc, #100]	; (8000ab8 <MX_ADC1_Init+0x9c>)
 8000a52:	2200      	movs	r2, #0
 8000a54:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000a58:	4b17      	ldr	r3, [pc, #92]	; (8000ab8 <MX_ADC1_Init+0x9c>)
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000a5e:	4b16      	ldr	r3, [pc, #88]	; (8000ab8 <MX_ADC1_Init+0x9c>)
 8000a60:	4a17      	ldr	r2, [pc, #92]	; (8000ac0 <MX_ADC1_Init+0xa4>)
 8000a62:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000a64:	4b14      	ldr	r3, [pc, #80]	; (8000ab8 <MX_ADC1_Init+0x9c>)
 8000a66:	2200      	movs	r2, #0
 8000a68:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000a6a:	4b13      	ldr	r3, [pc, #76]	; (8000ab8 <MX_ADC1_Init+0x9c>)
 8000a6c:	2201      	movs	r2, #1
 8000a6e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000a70:	4b11      	ldr	r3, [pc, #68]	; (8000ab8 <MX_ADC1_Init+0x9c>)
 8000a72:	2201      	movs	r2, #1
 8000a74:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000a78:	4b0f      	ldr	r3, [pc, #60]	; (8000ab8 <MX_ADC1_Init+0x9c>)
 8000a7a:	2201      	movs	r2, #1
 8000a7c:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000a7e:	480e      	ldr	r0, [pc, #56]	; (8000ab8 <MX_ADC1_Init+0x9c>)
 8000a80:	f001 f986 	bl	8001d90 <HAL_ADC_Init>
 8000a84:	4603      	mov	r3, r0
 8000a86:	2b00      	cmp	r3, #0
 8000a88:	d001      	beq.n	8000a8e <MX_ADC1_Init+0x72>
  {
    Error_Handler();
 8000a8a:	f000 fbfd 	bl	8001288 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8000a8e:	230a      	movs	r3, #10
 8000a90:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000a92:	2301      	movs	r3, #1
 8000a94:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8000a96:	2307      	movs	r3, #7
 8000a98:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a9a:	463b      	mov	r3, r7
 8000a9c:	4619      	mov	r1, r3
 8000a9e:	4806      	ldr	r0, [pc, #24]	; (8000ab8 <MX_ADC1_Init+0x9c>)
 8000aa0:	f001 fabe 	bl	8002020 <HAL_ADC_ConfigChannel>
 8000aa4:	4603      	mov	r3, r0
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	d001      	beq.n	8000aae <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 8000aaa:	f000 fbed 	bl	8001288 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000aae:	bf00      	nop
 8000ab0:	3710      	adds	r7, #16
 8000ab2:	46bd      	mov	sp, r7
 8000ab4:	bd80      	pop	{r7, pc}
 8000ab6:	bf00      	nop
 8000ab8:	200001c0 	.word	0x200001c0
 8000abc:	40012000 	.word	0x40012000
 8000ac0:	0f000001 	.word	0x0f000001

08000ac4 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	b08a      	sub	sp, #40	; 0x28
 8000ac8:	af00      	add	r7, sp, #0
 8000aca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000acc:	f107 0314 	add.w	r3, r7, #20
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	601a      	str	r2, [r3, #0]
 8000ad4:	605a      	str	r2, [r3, #4]
 8000ad6:	609a      	str	r2, [r3, #8]
 8000ad8:	60da      	str	r2, [r3, #12]
 8000ada:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	681b      	ldr	r3, [r3, #0]
 8000ae0:	4a2e      	ldr	r2, [pc, #184]	; (8000b9c <HAL_ADC_MspInit+0xd8>)
 8000ae2:	4293      	cmp	r3, r2
 8000ae4:	d155      	bne.n	8000b92 <HAL_ADC_MspInit+0xce>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	613b      	str	r3, [r7, #16]
 8000aea:	4b2d      	ldr	r3, [pc, #180]	; (8000ba0 <HAL_ADC_MspInit+0xdc>)
 8000aec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000aee:	4a2c      	ldr	r2, [pc, #176]	; (8000ba0 <HAL_ADC_MspInit+0xdc>)
 8000af0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000af4:	6453      	str	r3, [r2, #68]	; 0x44
 8000af6:	4b2a      	ldr	r3, [pc, #168]	; (8000ba0 <HAL_ADC_MspInit+0xdc>)
 8000af8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000afa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000afe:	613b      	str	r3, [r7, #16]
 8000b00:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b02:	2300      	movs	r3, #0
 8000b04:	60fb      	str	r3, [r7, #12]
 8000b06:	4b26      	ldr	r3, [pc, #152]	; (8000ba0 <HAL_ADC_MspInit+0xdc>)
 8000b08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b0a:	4a25      	ldr	r2, [pc, #148]	; (8000ba0 <HAL_ADC_MspInit+0xdc>)
 8000b0c:	f043 0304 	orr.w	r3, r3, #4
 8000b10:	6313      	str	r3, [r2, #48]	; 0x30
 8000b12:	4b23      	ldr	r3, [pc, #140]	; (8000ba0 <HAL_ADC_MspInit+0xdc>)
 8000b14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b16:	f003 0304 	and.w	r3, r3, #4
 8000b1a:	60fb      	str	r3, [r7, #12]
 8000b1c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN10
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000b1e:	2301      	movs	r3, #1
 8000b20:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000b22:	2303      	movs	r3, #3
 8000b24:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b26:	2300      	movs	r3, #0
 8000b28:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b2a:	f107 0314 	add.w	r3, r7, #20
 8000b2e:	4619      	mov	r1, r3
 8000b30:	481c      	ldr	r0, [pc, #112]	; (8000ba4 <HAL_ADC_MspInit+0xe0>)
 8000b32:	f002 fabd 	bl	80030b0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8000b36:	4b1c      	ldr	r3, [pc, #112]	; (8000ba8 <HAL_ADC_MspInit+0xe4>)
 8000b38:	4a1c      	ldr	r2, [pc, #112]	; (8000bac <HAL_ADC_MspInit+0xe8>)
 8000b3a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8000b3c:	4b1a      	ldr	r3, [pc, #104]	; (8000ba8 <HAL_ADC_MspInit+0xe4>)
 8000b3e:	2200      	movs	r2, #0
 8000b40:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000b42:	4b19      	ldr	r3, [pc, #100]	; (8000ba8 <HAL_ADC_MspInit+0xe4>)
 8000b44:	2200      	movs	r2, #0
 8000b46:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000b48:	4b17      	ldr	r3, [pc, #92]	; (8000ba8 <HAL_ADC_MspInit+0xe4>)
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000b4e:	4b16      	ldr	r3, [pc, #88]	; (8000ba8 <HAL_ADC_MspInit+0xe4>)
 8000b50:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000b54:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000b56:	4b14      	ldr	r3, [pc, #80]	; (8000ba8 <HAL_ADC_MspInit+0xe4>)
 8000b58:	2200      	movs	r2, #0
 8000b5a:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000b5c:	4b12      	ldr	r3, [pc, #72]	; (8000ba8 <HAL_ADC_MspInit+0xe4>)
 8000b5e:	2200      	movs	r2, #0
 8000b60:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000b62:	4b11      	ldr	r3, [pc, #68]	; (8000ba8 <HAL_ADC_MspInit+0xe4>)
 8000b64:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000b68:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000b6a:	4b0f      	ldr	r3, [pc, #60]	; (8000ba8 <HAL_ADC_MspInit+0xe4>)
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000b70:	4b0d      	ldr	r3, [pc, #52]	; (8000ba8 <HAL_ADC_MspInit+0xe4>)
 8000b72:	2200      	movs	r2, #0
 8000b74:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000b76:	480c      	ldr	r0, [pc, #48]	; (8000ba8 <HAL_ADC_MspInit+0xe4>)
 8000b78:	f001 fe46 	bl	8002808 <HAL_DMA_Init>
 8000b7c:	4603      	mov	r3, r0
 8000b7e:	2b00      	cmp	r3, #0
 8000b80:	d001      	beq.n	8000b86 <HAL_ADC_MspInit+0xc2>
    {
      Error_Handler();
 8000b82:	f000 fb81 	bl	8001288 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	4a07      	ldr	r2, [pc, #28]	; (8000ba8 <HAL_ADC_MspInit+0xe4>)
 8000b8a:	639a      	str	r2, [r3, #56]	; 0x38
 8000b8c:	4a06      	ldr	r2, [pc, #24]	; (8000ba8 <HAL_ADC_MspInit+0xe4>)
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000b92:	bf00      	nop
 8000b94:	3728      	adds	r7, #40	; 0x28
 8000b96:	46bd      	mov	sp, r7
 8000b98:	bd80      	pop	{r7, pc}
 8000b9a:	bf00      	nop
 8000b9c:	40012000 	.word	0x40012000
 8000ba0:	40023800 	.word	0x40023800
 8000ba4:	40020800 	.word	0x40020800
 8000ba8:	20000208 	.word	0x20000208
 8000bac:	40026410 	.word	0x40026410

08000bb0 <bluenrg_init>:
extern volatile uint8_t connected;
extern __IO uint8_t send_data;
extern uint8_t OutFreqArray[10];

void bluenrg_init(void)
{
 8000bb0:	b5b0      	push	{r4, r5, r7, lr}
 8000bb2:	b088      	sub	sp, #32
 8000bb4:	af02      	add	r7, sp, #8
	tBleStatus ret;
	uint8_t bdaddr[BDADDR_SIZE];
	const char *name = "Vibrationmeter";
 8000bb6:	4b2f      	ldr	r3, [pc, #188]	; (8000c74 <bluenrg_init+0xc4>)
 8000bb8:	617b      	str	r3, [r7, #20]
	uint16_t service_handle, dev_name_char_handle,appearance_char_handle;

	BLUENRG_memcpy(bdaddr, SERVER_BDARR, sizeof(SERVER_BDARR));
 8000bba:	4a2f      	ldr	r2, [pc, #188]	; (8000c78 <bluenrg_init+0xc8>)
 8000bbc:	f107 030c 	add.w	r3, r7, #12
 8000bc0:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000bc4:	6018      	str	r0, [r3, #0]
 8000bc6:	3304      	adds	r3, #4
 8000bc8:	8019      	strh	r1, [r3, #0]

	/* Initialize HCI */
	hci_init(APP_UserEvtRx,NULL);
 8000bca:	2100      	movs	r1, #0
 8000bcc:	482b      	ldr	r0, [pc, #172]	; (8000c7c <bluenrg_init+0xcc>)
 8000bce:	f006 ff77 	bl	8007ac0 <hci_init>

	/* Reset HCI */
	hci_reset();
 8000bd2:	f006 f95c 	bl	8006e8e <hci_reset>

	/* Wait a bit */
	HAL_Delay(100);
 8000bd6:	2064      	movs	r0, #100	; 0x64
 8000bd8:	f001 f8b6 	bl	8001d48 <HAL_Delay>

	/* Configure device address */
	ret = aci_hal_write_config_data(CONFIG_DATA_PUBADDR_OFFSET,CONFIG_DATA_PUBADDR_LEN,bdaddr);
 8000bdc:	f107 030c 	add.w	r3, r7, #12
 8000be0:	461a      	mov	r2, r3
 8000be2:	2106      	movs	r1, #6
 8000be4:	2000      	movs	r0, #0
 8000be6:	f006 fe43 	bl	8007870 <aci_hal_write_config_data>
 8000bea:	4603      	mov	r3, r0
 8000bec:	74fb      	strb	r3, [r7, #19]
	if(ret != BLE_STATUS_SUCCESS)
 8000bee:	7cfb      	ldrb	r3, [r7, #19]
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d002      	beq.n	8000bfa <bluenrg_init+0x4a>
	{
		printf("aci_hal_write_config_data : FAILED !! \n\r");
 8000bf4:	4822      	ldr	r0, [pc, #136]	; (8000c80 <bluenrg_init+0xd0>)
 8000bf6:	f008 fa83 	bl	8009100 <iprintf>
	}
	/* Initialize GATT server */
	ret = aci_gatt_init();
 8000bfa:	f006 fb21 	bl	8007240 <aci_gatt_init>
 8000bfe:	4603      	mov	r3, r0
 8000c00:	74fb      	strb	r3, [r7, #19]
	if(ret != BLE_STATUS_SUCCESS)
 8000c02:	7cfb      	ldrb	r3, [r7, #19]
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d002      	beq.n	8000c0e <bluenrg_init+0x5e>
	{
		printf("aci_gatt_init : FAILED !! \n\r");
 8000c08:	481e      	ldr	r0, [pc, #120]	; (8000c84 <bluenrg_init+0xd4>)
 8000c0a:	f008 fa79 	bl	8009100 <iprintf>
	}
	/* Initialize GAP service */
	aci_gap_init(GAP_PERIPHERAL_ROLE,0,0x0E,&service_handle,&dev_name_char_handle,&appearance_char_handle);
 8000c0e:	f107 020a 	add.w	r2, r7, #10
 8000c12:	1dbb      	adds	r3, r7, #6
 8000c14:	9301      	str	r3, [sp, #4]
 8000c16:	f107 0308 	add.w	r3, r7, #8
 8000c1a:	9300      	str	r3, [sp, #0]
 8000c1c:	4613      	mov	r3, r2
 8000c1e:	220e      	movs	r2, #14
 8000c20:	2100      	movs	r1, #0
 8000c22:	2001      	movs	r0, #1
 8000c24:	f006 fa5f 	bl	80070e6 <aci_gap_init>

	/* Update device name characteristic value */
	ret = aci_gatt_update_char_value(service_handle,dev_name_char_handle,0,strlen(name),(uint8_t*)name);
 8000c28:	897c      	ldrh	r4, [r7, #10]
 8000c2a:	893d      	ldrh	r5, [r7, #8]
 8000c2c:	6978      	ldr	r0, [r7, #20]
 8000c2e:	f7ff fb37 	bl	80002a0 <strlen>
 8000c32:	4603      	mov	r3, r0
 8000c34:	b2da      	uxtb	r2, r3
 8000c36:	697b      	ldr	r3, [r7, #20]
 8000c38:	9300      	str	r3, [sp, #0]
 8000c3a:	4613      	mov	r3, r2
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	4629      	mov	r1, r5
 8000c40:	4620      	mov	r0, r4
 8000c42:	f006 fd05 	bl	8007650 <aci_gatt_update_char_value>
 8000c46:	4603      	mov	r3, r0
 8000c48:	74fb      	strb	r3, [r7, #19]
	if(ret != BLE_STATUS_SUCCESS)
 8000c4a:	7cfb      	ldrb	r3, [r7, #19]
 8000c4c:	2b00      	cmp	r3, #0
 8000c4e:	d002      	beq.n	8000c56 <bluenrg_init+0xa6>
	{
		printf("aci_gatt_update_char_value : FAILED !! \n\r");
 8000c50:	480d      	ldr	r0, [pc, #52]	; (8000c88 <bluenrg_init+0xd8>)
 8000c52:	f008 fa55 	bl	8009100 <iprintf>
	}

	/* Add custom service */
	ret = add_simple_service();
 8000c56:	f000 fb1d 	bl	8001294 <add_simple_service>
 8000c5a:	4603      	mov	r3, r0
 8000c5c:	74fb      	strb	r3, [r7, #19]

	if(ret != BLE_STATUS_SUCCESS)
 8000c5e:	7cfb      	ldrb	r3, [r7, #19]
 8000c60:	2b00      	cmp	r3, #0
 8000c62:	d002      	beq.n	8000c6a <bluenrg_init+0xba>
	{
		printf("add_simple_service : FAILED !! \n\r");
 8000c64:	4809      	ldr	r0, [pc, #36]	; (8000c8c <bluenrg_init+0xdc>)
 8000c66:	f008 fa4b 	bl	8009100 <iprintf>
	}

}
 8000c6a:	bf00      	nop
 8000c6c:	3718      	adds	r7, #24
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	bdb0      	pop	{r4, r5, r7, pc}
 8000c72:	bf00      	nop
 8000c74:	0800a380 	.word	0x0800a380
 8000c78:	20000000 	.word	0x20000000
 8000c7c:	080014a1 	.word	0x080014a1
 8000c80:	0800a390 	.word	0x0800a390
 8000c84:	0800a3bc 	.word	0x0800a3bc
 8000c88:	0800a3dc 	.word	0x0800a3dc
 8000c8c:	0800a408 	.word	0x0800a408

08000c90 <bluenrg_process>:

void bluenrg_process(void)
{
 8000c90:	b580      	push	{r7, lr}
 8000c92:	af00      	add	r7, sp, #0
	if(set_connectable)
 8000c94:	4b0a      	ldr	r3, [pc, #40]	; (8000cc0 <bluenrg_process+0x30>)
 8000c96:	781b      	ldrb	r3, [r3, #0]
 8000c98:	b2db      	uxtb	r3, r3
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	d004      	beq.n	8000ca8 <bluenrg_process+0x18>
	{
		Set_DeviceConnectable();
 8000c9e:	f000 f815 	bl	8000ccc <Set_DeviceConnectable>
		set_connectable = FALSE;
 8000ca2:	4b07      	ldr	r3, [pc, #28]	; (8000cc0 <bluenrg_process+0x30>)
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	701a      	strb	r2, [r3, #0]
	}

	if(connected)
 8000ca8:	4b06      	ldr	r3, [pc, #24]	; (8000cc4 <bluenrg_process+0x34>)
 8000caa:	781b      	ldrb	r3, [r3, #0]
 8000cac:	b2db      	uxtb	r3, r3
 8000cae:	2b00      	cmp	r3, #0
 8000cb0:	d002      	beq.n	8000cb8 <bluenrg_process+0x28>
	{
//		uint8_t RandData[8] = {0,1,2,3,4,5,6,7}; //random data for buffer to send via BLE
		FFT_Update(OutFreqArray); // sending buffer to BLE characteristic
 8000cb2:	4805      	ldr	r0, [pc, #20]	; (8000cc8 <bluenrg_process+0x38>)
 8000cb4:	f000 fb6a 	bl	800138c <FFT_Update>
//		HAL_Delay(50); // slowing down a little to stop errors
	}

    /* Process user event */
	hci_user_evt_proc();
 8000cb8:	f007 f87e 	bl	8007db8 <hci_user_evt_proc>
}
 8000cbc:	bf00      	nop
 8000cbe:	bd80      	pop	{r7, pc}
 8000cc0:	20000028 	.word	0x20000028
 8000cc4:	20004a92 	.word	0x20004a92
 8000cc8:	20004a84 	.word	0x20004a84

08000ccc <Set_DeviceConnectable>:

void Set_DeviceConnectable(void)
{
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	b08c      	sub	sp, #48	; 0x30
 8000cd0:	af08      	add	r7, sp, #32
	tBleStatus ret;
	uint8_t local_name[] = {AD_TYPE_COMPLETE_LOCAL_NAME,'V','I','B','R','O','M','E','T','E','R'};
 8000cd2:	4a14      	ldr	r2, [pc, #80]	; (8000d24 <Set_DeviceConnectable+0x58>)
 8000cd4:	1d3b      	adds	r3, r7, #4
 8000cd6:	ca07      	ldmia	r2, {r0, r1, r2}
 8000cd8:	c303      	stmia	r3!, {r0, r1}
 8000cda:	801a      	strh	r2, [r3, #0]
 8000cdc:	3302      	adds	r3, #2
 8000cde:	0c12      	lsrs	r2, r2, #16
 8000ce0:	701a      	strb	r2, [r3, #0]
	                                    uint8_t Service_Uuid_length,
	                                    uint8_t Service_Uuid_List[],
	                                    uint16_t Slave_Conn_Interval_Min,
	                                    uint16_t Slave_Conn_Interval_Max); */

		ret = aci_gap_set_discoverable(ADV_IND,0,0,PUBLIC_ADDR,NO_WHITE_LIST_USE,sizeof(local_name), local_name,0,NULL,0,0);
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	9306      	str	r3, [sp, #24]
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	9305      	str	r3, [sp, #20]
 8000cea:	2300      	movs	r3, #0
 8000cec:	9304      	str	r3, [sp, #16]
 8000cee:	2300      	movs	r3, #0
 8000cf0:	9303      	str	r3, [sp, #12]
 8000cf2:	1d3b      	adds	r3, r7, #4
 8000cf4:	9302      	str	r3, [sp, #8]
 8000cf6:	230b      	movs	r3, #11
 8000cf8:	9301      	str	r3, [sp, #4]
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	9300      	str	r3, [sp, #0]
 8000cfe:	2300      	movs	r3, #0
 8000d00:	2200      	movs	r2, #0
 8000d02:	2100      	movs	r1, #0
 8000d04:	2000      	movs	r0, #0
 8000d06:	f006 f8eb 	bl	8006ee0 <aci_gap_set_discoverable>
 8000d0a:	4603      	mov	r3, r0
 8000d0c:	73fb      	strb	r3, [r7, #15]
		if(ret != BLE_STATUS_SUCCESS)
 8000d0e:	7bfb      	ldrb	r3, [r7, #15]
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	d002      	beq.n	8000d1a <Set_DeviceConnectable+0x4e>
		{
			printf("aci_gap_set_discoverable : FAILED !! \n\r");
 8000d14:	4804      	ldr	r0, [pc, #16]	; (8000d28 <Set_DeviceConnectable+0x5c>)
 8000d16:	f008 f9f3 	bl	8009100 <iprintf>
		}
}
 8000d1a:	bf00      	nop
 8000d1c:	3710      	adds	r7, #16
 8000d1e:	46bd      	mov	sp, r7
 8000d20:	bd80      	pop	{r7, pc}
 8000d22:	bf00      	nop
 8000d24:	0800a454 	.word	0x0800a454
 8000d28:	0800a42c 	.word	0x0800a42c

08000d2c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	b082      	sub	sp, #8
 8000d30:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000d32:	2300      	movs	r3, #0
 8000d34:	607b      	str	r3, [r7, #4]
 8000d36:	4b17      	ldr	r3, [pc, #92]	; (8000d94 <MX_DMA_Init+0x68>)
 8000d38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d3a:	4a16      	ldr	r2, [pc, #88]	; (8000d94 <MX_DMA_Init+0x68>)
 8000d3c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000d40:	6313      	str	r3, [r2, #48]	; 0x30
 8000d42:	4b14      	ldr	r3, [pc, #80]	; (8000d94 <MX_DMA_Init+0x68>)
 8000d44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d46:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000d4a:	607b      	str	r3, [r7, #4]
 8000d4c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000d4e:	2300      	movs	r3, #0
 8000d50:	603b      	str	r3, [r7, #0]
 8000d52:	4b10      	ldr	r3, [pc, #64]	; (8000d94 <MX_DMA_Init+0x68>)
 8000d54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d56:	4a0f      	ldr	r2, [pc, #60]	; (8000d94 <MX_DMA_Init+0x68>)
 8000d58:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000d5c:	6313      	str	r3, [r2, #48]	; 0x30
 8000d5e:	4b0d      	ldr	r3, [pc, #52]	; (8000d94 <MX_DMA_Init+0x68>)
 8000d60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d62:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000d66:	603b      	str	r3, [r7, #0]
 8000d68:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	2100      	movs	r1, #0
 8000d6e:	2011      	movs	r0, #17
 8000d70:	f001 fd05 	bl	800277e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8000d74:	2011      	movs	r0, #17
 8000d76:	f001 fd1e 	bl	80027b6 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	2100      	movs	r1, #0
 8000d7e:	2038      	movs	r0, #56	; 0x38
 8000d80:	f001 fcfd 	bl	800277e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8000d84:	2038      	movs	r0, #56	; 0x38
 8000d86:	f001 fd16 	bl	80027b6 <HAL_NVIC_EnableIRQ>

}
 8000d8a:	bf00      	nop
 8000d8c:	3708      	adds	r7, #8
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	bd80      	pop	{r7, pc}
 8000d92:	bf00      	nop
 8000d94:	40023800 	.word	0x40023800

08000d98 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	b08a      	sub	sp, #40	; 0x28
 8000d9c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d9e:	f107 0314 	add.w	r3, r7, #20
 8000da2:	2200      	movs	r2, #0
 8000da4:	601a      	str	r2, [r3, #0]
 8000da6:	605a      	str	r2, [r3, #4]
 8000da8:	609a      	str	r2, [r3, #8]
 8000daa:	60da      	str	r2, [r3, #12]
 8000dac:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000dae:	2300      	movs	r3, #0
 8000db0:	613b      	str	r3, [r7, #16]
 8000db2:	4b3d      	ldr	r3, [pc, #244]	; (8000ea8 <MX_GPIO_Init+0x110>)
 8000db4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000db6:	4a3c      	ldr	r2, [pc, #240]	; (8000ea8 <MX_GPIO_Init+0x110>)
 8000db8:	f043 0304 	orr.w	r3, r3, #4
 8000dbc:	6313      	str	r3, [r2, #48]	; 0x30
 8000dbe:	4b3a      	ldr	r3, [pc, #232]	; (8000ea8 <MX_GPIO_Init+0x110>)
 8000dc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dc2:	f003 0304 	and.w	r3, r3, #4
 8000dc6:	613b      	str	r3, [r7, #16]
 8000dc8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000dca:	2300      	movs	r3, #0
 8000dcc:	60fb      	str	r3, [r7, #12]
 8000dce:	4b36      	ldr	r3, [pc, #216]	; (8000ea8 <MX_GPIO_Init+0x110>)
 8000dd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dd2:	4a35      	ldr	r2, [pc, #212]	; (8000ea8 <MX_GPIO_Init+0x110>)
 8000dd4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000dd8:	6313      	str	r3, [r2, #48]	; 0x30
 8000dda:	4b33      	ldr	r3, [pc, #204]	; (8000ea8 <MX_GPIO_Init+0x110>)
 8000ddc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dde:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000de2:	60fb      	str	r3, [r7, #12]
 8000de4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000de6:	2300      	movs	r3, #0
 8000de8:	60bb      	str	r3, [r7, #8]
 8000dea:	4b2f      	ldr	r3, [pc, #188]	; (8000ea8 <MX_GPIO_Init+0x110>)
 8000dec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dee:	4a2e      	ldr	r2, [pc, #184]	; (8000ea8 <MX_GPIO_Init+0x110>)
 8000df0:	f043 0301 	orr.w	r3, r3, #1
 8000df4:	6313      	str	r3, [r2, #48]	; 0x30
 8000df6:	4b2c      	ldr	r3, [pc, #176]	; (8000ea8 <MX_GPIO_Init+0x110>)
 8000df8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dfa:	f003 0301 	and.w	r3, r3, #1
 8000dfe:	60bb      	str	r3, [r7, #8]
 8000e00:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e02:	2300      	movs	r3, #0
 8000e04:	607b      	str	r3, [r7, #4]
 8000e06:	4b28      	ldr	r3, [pc, #160]	; (8000ea8 <MX_GPIO_Init+0x110>)
 8000e08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e0a:	4a27      	ldr	r2, [pc, #156]	; (8000ea8 <MX_GPIO_Init+0x110>)
 8000e0c:	f043 0302 	orr.w	r3, r3, #2
 8000e10:	6313      	str	r3, [r2, #48]	; 0x30
 8000e12:	4b25      	ldr	r3, [pc, #148]	; (8000ea8 <MX_GPIO_Init+0x110>)
 8000e14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e16:	f003 0302 	and.w	r3, r3, #2
 8000e1a:	607b      	str	r3, [r7, #4]
 8000e1c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1|LD2_Pin|GPIO_PIN_8, GPIO_PIN_RESET);
 8000e1e:	2200      	movs	r2, #0
 8000e20:	f44f 7191 	mov.w	r1, #290	; 0x122
 8000e24:	4821      	ldr	r0, [pc, #132]	; (8000eac <MX_GPIO_Init+0x114>)
 8000e26:	f002 fbc3 	bl	80035b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000e2a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000e2e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000e30:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000e34:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e36:	2300      	movs	r3, #0
 8000e38:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000e3a:	f107 0314 	add.w	r3, r7, #20
 8000e3e:	4619      	mov	r1, r3
 8000e40:	481b      	ldr	r0, [pc, #108]	; (8000eb0 <MX_GPIO_Init+0x118>)
 8000e42:	f002 f935 	bl	80030b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000e46:	2301      	movs	r3, #1
 8000e48:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000e4a:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000e4e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e50:	2300      	movs	r3, #0
 8000e52:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e54:	f107 0314 	add.w	r3, r7, #20
 8000e58:	4619      	mov	r1, r3
 8000e5a:	4814      	ldr	r0, [pc, #80]	; (8000eac <MX_GPIO_Init+0x114>)
 8000e5c:	f002 f928 	bl	80030b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PAPin PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|LD2_Pin|GPIO_PIN_8;
 8000e60:	f44f 7391 	mov.w	r3, #290	; 0x122
 8000e64:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e66:	2301      	movs	r3, #1
 8000e68:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e6e:	2300      	movs	r3, #0
 8000e70:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e72:	f107 0314 	add.w	r3, r7, #20
 8000e76:	4619      	mov	r1, r3
 8000e78:	480c      	ldr	r0, [pc, #48]	; (8000eac <MX_GPIO_Init+0x114>)
 8000e7a:	f002 f919 	bl	80030b0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8000e7e:	2200      	movs	r2, #0
 8000e80:	2100      	movs	r1, #0
 8000e82:	2006      	movs	r0, #6
 8000e84:	f001 fc7b 	bl	800277e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8000e88:	2006      	movs	r0, #6
 8000e8a:	f001 fc94 	bl	80027b6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000e8e:	2200      	movs	r2, #0
 8000e90:	2100      	movs	r1, #0
 8000e92:	2028      	movs	r0, #40	; 0x28
 8000e94:	f001 fc73 	bl	800277e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000e98:	2028      	movs	r0, #40	; 0x28
 8000e9a:	f001 fc8c 	bl	80027b6 <HAL_NVIC_EnableIRQ>

}
 8000e9e:	bf00      	nop
 8000ea0:	3728      	adds	r7, #40	; 0x28
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	bd80      	pop	{r7, pc}
 8000ea6:	bf00      	nop
 8000ea8:	40023800 	.word	0x40023800
 8000eac:	40020000 	.word	0x40020000
 8000eb0:	40020800 	.word	0x40020800

08000eb4 <__io_putchar>:
void SystemClock_Config(void);
/* USER CODE BEGIN PFP */

/* function for debugging messages via USART2 */
int __io_putchar(int ch)
{
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	b082      	sub	sp, #8
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart6,((uint8_t *)&ch),1,10);
 8000ebc:	1d39      	adds	r1, r7, #4
 8000ebe:	230a      	movs	r3, #10
 8000ec0:	2201      	movs	r2, #1
 8000ec2:	4804      	ldr	r0, [pc, #16]	; (8000ed4 <__io_putchar+0x20>)
 8000ec4:	f003 fba5 	bl	8004612 <HAL_UART_Transmit>

	return ch;
 8000ec8:	687b      	ldr	r3, [r7, #4]
}
 8000eca:	4618      	mov	r0, r3
 8000ecc:	3708      	adds	r7, #8
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	bd80      	pop	{r7, pc}
 8000ed2:	bf00      	nop
 8000ed4:	20004b3c 	.word	0x20004b3c

08000ed8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b082      	sub	sp, #8
 8000edc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ede:	f000 fec1 	bl	8001c64 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ee2:	f000 f84b 	bl	8000f7c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ee6:	f7ff ff57 	bl	8000d98 <MX_GPIO_Init>
  MX_DMA_Init();
 8000eea:	f7ff ff1f 	bl	8000d2c <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000eee:	f000 fd83 	bl	80019f8 <MX_USART2_UART_Init>
  MX_USART6_UART_Init();
 8000ef2:	f000 fdab 	bl	8001a4c <MX_USART6_UART_Init>
  MX_ADC1_Init();
 8000ef6:	f7ff fd91 	bl	8000a1c <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */

  printf("Initialization successful...\n\r");
 8000efa:	481a      	ldr	r0, [pc, #104]	; (8000f64 <main+0x8c>)
 8000efc:	f008 f900 	bl	8009100 <iprintf>


  /* 1.Enable BLE module */
  bluenrg_init();
 8000f00:	f7ff fe56 	bl	8000bb0 <bluenrg_init>

  HAL_ADC_Start_DMA(&hadc1,(uint32_t*) val, ARRAYLEN);
 8000f04:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000f08:	4917      	ldr	r1, [pc, #92]	; (8000f68 <main+0x90>)
 8000f0a:	4818      	ldr	r0, [pc, #96]	; (8000f6c <main+0x94>)
 8000f0c:	f000 ff84 	bl	8001e18 <HAL_ADC_Start_DMA>

  arm_rfft_fast_init_f32(&FFTHandler, ARRAYLEN);
 8000f10:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000f14:	4816      	ldr	r0, [pc, #88]	; (8000f70 <main+0x98>)
 8000f16:	f007 f8df 	bl	80080d8 <arm_rfft_fast_init_f32>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if(SamplesReady == 1)
 8000f1a:	4b16      	ldr	r3, [pc, #88]	; (8000f74 <main+0x9c>)
 8000f1c:	781b      	ldrb	r3, [r3, #0]
 8000f1e:	b2db      	uxtb	r3, r3
 8000f20:	2b01      	cmp	r3, #1
 8000f22:	d1fa      	bne.n	8000f1a <main+0x42>
	  	  {
	  		  SamplesReady = 0;
 8000f24:	4b13      	ldr	r3, [pc, #76]	; (8000f74 <main+0x9c>)
 8000f26:	2200      	movs	r2, #0
 8000f28:	701a      	strb	r2, [r3, #0]

	  		  for(uint32_t i = 0; i < ARRAYLEN; i++)
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	607b      	str	r3, [r7, #4]
 8000f2e:	e010      	b.n	8000f52 <main+0x7a>
	  		  {
	  			  FFTInBuffer[i] = (float) val[i];
 8000f30:	4a0d      	ldr	r2, [pc, #52]	; (8000f68 <main+0x90>)
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	4413      	add	r3, r2
 8000f36:	781b      	ldrb	r3, [r3, #0]
 8000f38:	ee07 3a90 	vmov	s15, r3
 8000f3c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000f40:	4a0d      	ldr	r2, [pc, #52]	; (8000f78 <main+0xa0>)
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	009b      	lsls	r3, r3, #2
 8000f46:	4413      	add	r3, r2
 8000f48:	edc3 7a00 	vstr	s15, [r3]
	  		  for(uint32_t i = 0; i < ARRAYLEN; i++)
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	3301      	adds	r3, #1
 8000f50:	607b      	str	r3, [r7, #4]
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8000f58:	d3ea      	bcc.n	8000f30 <main+0x58>
	  		  }

	  		  CalculateFFT();
 8000f5a:	f000 f8b1 	bl	80010c0 <CalculateFFT>
	  		  bluenrg_process();
 8000f5e:	f7ff fe97 	bl	8000c90 <bluenrg_process>
	  if(SamplesReady == 1)
 8000f62:	e7da      	b.n	8000f1a <main+0x42>
 8000f64:	0800a460 	.word	0x0800a460
 8000f68:	20000268 	.word	0x20000268
 8000f6c:	200001c0 	.word	0x200001c0
 8000f70:	20004a68 	.word	0x20004a68
 8000f74:	20004a80 	.word	0x20004a80
 8000f78:	20000a68 	.word	0x20000a68

08000f7c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b094      	sub	sp, #80	; 0x50
 8000f80:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f82:	f107 0320 	add.w	r3, r7, #32
 8000f86:	2230      	movs	r2, #48	; 0x30
 8000f88:	2100      	movs	r1, #0
 8000f8a:	4618      	mov	r0, r3
 8000f8c:	f008 f8b0 	bl	80090f0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f90:	f107 030c 	add.w	r3, r7, #12
 8000f94:	2200      	movs	r2, #0
 8000f96:	601a      	str	r2, [r3, #0]
 8000f98:	605a      	str	r2, [r3, #4]
 8000f9a:	609a      	str	r2, [r3, #8]
 8000f9c:	60da      	str	r2, [r3, #12]
 8000f9e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	60bb      	str	r3, [r7, #8]
 8000fa4:	4b27      	ldr	r3, [pc, #156]	; (8001044 <SystemClock_Config+0xc8>)
 8000fa6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fa8:	4a26      	ldr	r2, [pc, #152]	; (8001044 <SystemClock_Config+0xc8>)
 8000faa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000fae:	6413      	str	r3, [r2, #64]	; 0x40
 8000fb0:	4b24      	ldr	r3, [pc, #144]	; (8001044 <SystemClock_Config+0xc8>)
 8000fb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fb4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000fb8:	60bb      	str	r3, [r7, #8]
 8000fba:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	607b      	str	r3, [r7, #4]
 8000fc0:	4b21      	ldr	r3, [pc, #132]	; (8001048 <SystemClock_Config+0xcc>)
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	4a20      	ldr	r2, [pc, #128]	; (8001048 <SystemClock_Config+0xcc>)
 8000fc6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000fca:	6013      	str	r3, [r2, #0]
 8000fcc:	4b1e      	ldr	r3, [pc, #120]	; (8001048 <SystemClock_Config+0xcc>)
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000fd4:	607b      	str	r3, [r7, #4]
 8000fd6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000fd8:	2301      	movs	r3, #1
 8000fda:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000fdc:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000fe0:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000fe2:	2302      	movs	r3, #2
 8000fe4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000fe6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000fea:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000fec:	2304      	movs	r3, #4
 8000fee:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 96;
 8000ff0:	2360      	movs	r3, #96	; 0x60
 8000ff2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000ff4:	2302      	movs	r3, #2
 8000ff6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000ff8:	2304      	movs	r3, #4
 8000ffa:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ffc:	f107 0320 	add.w	r3, r7, #32
 8001000:	4618      	mov	r0, r3
 8001002:	f002 fb13 	bl	800362c <HAL_RCC_OscConfig>
 8001006:	4603      	mov	r3, r0
 8001008:	2b00      	cmp	r3, #0
 800100a:	d001      	beq.n	8001010 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800100c:	f000 f93c 	bl	8001288 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001010:	230f      	movs	r3, #15
 8001012:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001014:	2302      	movs	r3, #2
 8001016:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001018:	2300      	movs	r3, #0
 800101a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800101c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001020:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001022:	2300      	movs	r3, #0
 8001024:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001026:	f107 030c 	add.w	r3, r7, #12
 800102a:	2103      	movs	r1, #3
 800102c:	4618      	mov	r0, r3
 800102e:	f002 fd75 	bl	8003b1c <HAL_RCC_ClockConfig>
 8001032:	4603      	mov	r3, r0
 8001034:	2b00      	cmp	r3, #0
 8001036:	d001      	beq.n	800103c <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001038:	f000 f926 	bl	8001288 <Error_Handler>
  }
}
 800103c:	bf00      	nop
 800103e:	3750      	adds	r7, #80	; 0x50
 8001040:	46bd      	mov	sp, r7
 8001042:	bd80      	pop	{r7, pc}
 8001044:	40023800 	.word	0x40023800
 8001048:	40007000 	.word	0x40007000

0800104c <HAL_ADC_ConvCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 800104c:	b580      	push	{r7, lr}
 800104e:	b082      	sub	sp, #8
 8001050:	af00      	add	r7, sp, #0
 8001052:	6078      	str	r0, [r7, #4]

	if(hadc->Instance == ADC1)
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	4a07      	ldr	r2, [pc, #28]	; (8001078 <HAL_ADC_ConvCpltCallback+0x2c>)
 800105a:	4293      	cmp	r3, r2
 800105c:	d108      	bne.n	8001070 <HAL_ADC_ConvCpltCallback+0x24>
	{
		HAL_UART_Transmit_DMA(&huart2,(uint8_t*)val,ARRAYLEN);
 800105e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001062:	4906      	ldr	r1, [pc, #24]	; (800107c <HAL_ADC_ConvCpltCallback+0x30>)
 8001064:	4806      	ldr	r0, [pc, #24]	; (8001080 <HAL_ADC_ConvCpltCallback+0x34>)
 8001066:	f003 fb67 	bl	8004738 <HAL_UART_Transmit_DMA>
		SamplesReady = 1;
 800106a:	4b06      	ldr	r3, [pc, #24]	; (8001084 <HAL_ADC_ConvCpltCallback+0x38>)
 800106c:	2201      	movs	r2, #1
 800106e:	701a      	strb	r2, [r3, #0]
	}
}
 8001070:	bf00      	nop
 8001072:	3708      	adds	r7, #8
 8001074:	46bd      	mov	sp, r7
 8001076:	bd80      	pop	{r7, pc}
 8001078:	40012000 	.word	0x40012000
 800107c:	20000268 	.word	0x20000268
 8001080:	20004af8 	.word	0x20004af8
 8001084:	20004a80 	.word	0x20004a80

08001088 <complexABS>:

float complexABS(float real, float compl) {
 8001088:	b580      	push	{r7, lr}
 800108a:	b082      	sub	sp, #8
 800108c:	af00      	add	r7, sp, #0
 800108e:	ed87 0a01 	vstr	s0, [r7, #4]
 8001092:	edc7 0a00 	vstr	s1, [r7]
	return sqrtf(real*real+compl*compl);
 8001096:	edd7 7a01 	vldr	s15, [r7, #4]
 800109a:	ee27 7aa7 	vmul.f32	s14, s15, s15
 800109e:	edd7 7a00 	vldr	s15, [r7]
 80010a2:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80010a6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80010aa:	eeb0 0a67 	vmov.f32	s0, s15
 80010ae:	f008 ffe3 	bl	800a078 <sqrtf>
 80010b2:	eef0 7a40 	vmov.f32	s15, s0
}
 80010b6:	eeb0 0a67 	vmov.f32	s0, s15
 80010ba:	3708      	adds	r7, #8
 80010bc:	46bd      	mov	sp, r7
 80010be:	bd80      	pop	{r7, pc}

080010c0 <CalculateFFT>:

void CalculateFFT(void)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	f5ad 5d00 	sub.w	sp, sp, #8192	; 0x2000
 80010c6:	b084      	sub	sp, #16
 80010c8:	af00      	add	r7, sp, #0
	arm_rfft_fast_f32(&FFTHandler, FFTInBuffer, FFTOutBuffer, 0);
 80010ca:	2300      	movs	r3, #0
 80010cc:	4a6a      	ldr	r2, [pc, #424]	; (8001278 <CalculateFFT+0x1b8>)
 80010ce:	496b      	ldr	r1, [pc, #428]	; (800127c <CalculateFFT+0x1bc>)
 80010d0:	486b      	ldr	r0, [pc, #428]	; (8001280 <CalculateFFT+0x1c0>)
 80010d2:	f007 f885 	bl	80081e0 <arm_rfft_fast_f32>

	int Freqs[ARRAYLEN];
	int FreqPoint = 0;
 80010d6:	2300      	movs	r3, #0
 80010d8:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 80010dc:	f102 020c 	add.w	r2, r2, #12
 80010e0:	6013      	str	r3, [r2, #0]
	int Offset = 45; //variable noise floor offset
 80010e2:	232d      	movs	r3, #45	; 0x2d
 80010e4:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 80010e8:	f102 0204 	add.w	r2, r2, #4
 80010ec:	6013      	str	r3, [r2, #0]

	//calculate abs values and linear-to-dB
	for (int i = 0; i < ARRAYLEN; i = i+2)
 80010ee:	2300      	movs	r3, #0
 80010f0:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 80010f4:	f102 0208 	add.w	r2, r2, #8
 80010f8:	6013      	str	r3, [r2, #0]
 80010fa:	e06d      	b.n	80011d8 <CalculateFFT+0x118>
	{
		Freqs[FreqPoint] = (int)(20*log10f(complexABS(FFTOutBuffer[i], FFTOutBuffer[i+1]))) - Offset;
 80010fc:	4a5e      	ldr	r2, [pc, #376]	; (8001278 <CalculateFFT+0x1b8>)
 80010fe:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 8001102:	f103 0308 	add.w	r3, r3, #8
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	009b      	lsls	r3, r3, #2
 800110a:	4413      	add	r3, r2
 800110c:	edd3 7a00 	vldr	s15, [r3]
 8001110:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 8001114:	f103 0308 	add.w	r3, r3, #8
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	3301      	adds	r3, #1
 800111c:	4a56      	ldr	r2, [pc, #344]	; (8001278 <CalculateFFT+0x1b8>)
 800111e:	009b      	lsls	r3, r3, #2
 8001120:	4413      	add	r3, r2
 8001122:	ed93 7a00 	vldr	s14, [r3]
 8001126:	eef0 0a47 	vmov.f32	s1, s14
 800112a:	eeb0 0a67 	vmov.f32	s0, s15
 800112e:	f7ff ffab 	bl	8001088 <complexABS>
 8001132:	eef0 7a40 	vmov.f32	s15, s0
 8001136:	eeb0 0a67 	vmov.f32	s0, s15
 800113a:	f008 ff6f 	bl	800a01c <log10f>
 800113e:	eef0 7a40 	vmov.f32	s15, s0
 8001142:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8001146:	ee67 7a87 	vmul.f32	s15, s15, s14
 800114a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800114e:	ee17 2a90 	vmov	r2, s15
 8001152:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 8001156:	f103 0304 	add.w	r3, r3, #4
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	1ad2      	subs	r2, r2, r3
 800115e:	f107 0310 	add.w	r3, r7, #16
 8001162:	4619      	mov	r1, r3
 8001164:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 8001168:	f103 030c 	add.w	r3, r3, #12
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	009b      	lsls	r3, r3, #2
 8001170:	440b      	add	r3, r1
 8001172:	f843 2c0c 	str.w	r2, [r3, #-12]

		if(Freqs[FreqPoint] < 0)
 8001176:	f107 0310 	add.w	r3, r7, #16
 800117a:	461a      	mov	r2, r3
 800117c:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 8001180:	f103 030c 	add.w	r3, r3, #12
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	009b      	lsls	r3, r3, #2
 8001188:	4413      	add	r3, r2
 800118a:	f853 3c0c 	ldr.w	r3, [r3, #-12]
 800118e:	2b00      	cmp	r3, #0
 8001190:	da0c      	bge.n	80011ac <CalculateFFT+0xec>
		{
			Freqs[FreqPoint] = 0;
 8001192:	f107 0310 	add.w	r3, r7, #16
 8001196:	461a      	mov	r2, r3
 8001198:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800119c:	f103 030c 	add.w	r3, r3, #12
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	009b      	lsls	r3, r3, #2
 80011a4:	4413      	add	r3, r2
 80011a6:	2200      	movs	r2, #0
 80011a8:	f843 2c0c 	str.w	r2, [r3, #-12]
		}
		FreqPoint++;
 80011ac:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 80011b0:	f103 030c 	add.w	r3, r3, #12
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	3301      	adds	r3, #1
 80011b8:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 80011bc:	f102 020c 	add.w	r2, r2, #12
 80011c0:	6013      	str	r3, [r2, #0]
	for (int i = 0; i < ARRAYLEN; i = i+2)
 80011c2:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 80011c6:	f103 0308 	add.w	r3, r3, #8
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	3302      	adds	r3, #2
 80011ce:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 80011d2:	f102 0208 	add.w	r2, r2, #8
 80011d6:	6013      	str	r3, [r2, #0]
 80011d8:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 80011dc:	f103 0308 	add.w	r3, r3, #8
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80011e6:	db89      	blt.n	80010fc <CalculateFFT+0x3c>
	}

	OutFreqArray[0] = (uint8_t)Freqs[1]; // 22 Hz
 80011e8:	f107 0310 	add.w	r3, r7, #16
 80011ec:	f853 3c08 	ldr.w	r3, [r3, #-8]
 80011f0:	b2da      	uxtb	r2, r3
 80011f2:	4b24      	ldr	r3, [pc, #144]	; (8001284 <CalculateFFT+0x1c4>)
 80011f4:	701a      	strb	r2, [r3, #0]
	OutFreqArray[1] = (uint8_t)Freqs[3]; // 63 Hz
 80011f6:	f107 0310 	add.w	r3, r7, #16
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	b2da      	uxtb	r2, r3
 80011fe:	4b21      	ldr	r3, [pc, #132]	; (8001284 <CalculateFFT+0x1c4>)
 8001200:	705a      	strb	r2, [r3, #1]
	OutFreqArray[2] = (uint8_t)Freqs[6]; // 125 Hz
 8001202:	f107 0310 	add.w	r3, r7, #16
 8001206:	68db      	ldr	r3, [r3, #12]
 8001208:	b2da      	uxtb	r2, r3
 800120a:	4b1e      	ldr	r3, [pc, #120]	; (8001284 <CalculateFFT+0x1c4>)
 800120c:	709a      	strb	r2, [r3, #2]
	OutFreqArray[3] = (uint8_t)Freqs[11]; // 250 Hz
 800120e:	f107 0310 	add.w	r3, r7, #16
 8001212:	6a1b      	ldr	r3, [r3, #32]
 8001214:	b2da      	uxtb	r2, r3
 8001216:	4b1b      	ldr	r3, [pc, #108]	; (8001284 <CalculateFFT+0x1c4>)
 8001218:	70da      	strb	r2, [r3, #3]
	OutFreqArray[4] = (uint8_t)Freqs[21]; // 500 Hz
 800121a:	f107 0310 	add.w	r3, r7, #16
 800121e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001220:	b2da      	uxtb	r2, r3
 8001222:	4b18      	ldr	r3, [pc, #96]	; (8001284 <CalculateFFT+0x1c4>)
 8001224:	711a      	strb	r2, [r3, #4]
	OutFreqArray[5] = (uint8_t)Freqs[42]; // 1000 Hz
 8001226:	f107 0310 	add.w	r3, r7, #16
 800122a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800122e:	b2da      	uxtb	r2, r3
 8001230:	4b14      	ldr	r3, [pc, #80]	; (8001284 <CalculateFFT+0x1c4>)
 8001232:	715a      	strb	r2, [r3, #5]
	OutFreqArray[6] = (uint8_t)Freqs[93]; // 2200 Hz
 8001234:	f107 0310 	add.w	r3, r7, #16
 8001238:	f8d3 3168 	ldr.w	r3, [r3, #360]	; 0x168
 800123c:	b2da      	uxtb	r2, r3
 800123e:	4b11      	ldr	r3, [pc, #68]	; (8001284 <CalculateFFT+0x1c4>)
 8001240:	719a      	strb	r2, [r3, #6]
	OutFreqArray[7] = (uint8_t)Freqs[189]; // 4500 Hz
 8001242:	f107 0310 	add.w	r3, r7, #16
 8001246:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800124a:	b2da      	uxtb	r2, r3
 800124c:	4b0d      	ldr	r3, [pc, #52]	; (8001284 <CalculateFFT+0x1c4>)
 800124e:	71da      	strb	r2, [r3, #7]
	OutFreqArray[8] = (uint8_t)Freqs[378]; // 9000 Hz
 8001250:	f107 0310 	add.w	r3, r7, #16
 8001254:	f8d3 35dc 	ldr.w	r3, [r3, #1500]	; 0x5dc
 8001258:	b2da      	uxtb	r2, r3
 800125a:	4b0a      	ldr	r3, [pc, #40]	; (8001284 <CalculateFFT+0x1c4>)
 800125c:	721a      	strb	r2, [r3, #8]
	OutFreqArray[9] = (uint8_t)Freqs[630]; // 15000 Hz
 800125e:	f107 0310 	add.w	r3, r7, #16
 8001262:	f8d3 39cc 	ldr.w	r3, [r3, #2508]	; 0x9cc
 8001266:	b2da      	uxtb	r2, r3
 8001268:	4b06      	ldr	r3, [pc, #24]	; (8001284 <CalculateFFT+0x1c4>)
 800126a:	725a      	strb	r2, [r3, #9]

}
 800126c:	bf00      	nop
 800126e:	f507 5700 	add.w	r7, r7, #8192	; 0x2000
 8001272:	3710      	adds	r7, #16
 8001274:	46bd      	mov	sp, r7
 8001276:	bd80      	pop	{r7, pc}
 8001278:	20002a68 	.word	0x20002a68
 800127c:	20000a68 	.word	0x20000a68
 8001280:	20004a68 	.word	0x20004a68
 8001284:	20004a84 	.word	0x20004a84

08001288 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001288:	b480      	push	{r7}
 800128a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800128c:	b672      	cpsid	i
}
 800128e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001290:	e7fe      	b.n	8001290 <Error_Handler+0x8>
	...

08001294 <add_simple_service>:
uint8_t set_connectable = TRUE;
uint16_t connection_handle = FALSE;
uint8_t notification_enabled = TRUE;

tBleStatus add_simple_service(void)
{
 8001294:	b590      	push	{r4, r7, lr}
 8001296:	b091      	sub	sp, #68	; 0x44
 8001298:	af06      	add	r7, sp, #24
	tBleStatus ret;
	Service_UUID_t service_uuid;
	Char_UUID_t char_uuid;

	BLUENRG_memcpy(service_uuid.Service_UUID_128,SERVICE_UUID,16);
 800129a:	4b19      	ldr	r3, [pc, #100]	; (8001300 <add_simple_service+0x6c>)
 800129c:	f107 0414 	add.w	r4, r7, #20
 80012a0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80012a2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
                                Service_UUID_t *Service_UUID,
                                uint8_t Service_Type,
                                uint8_t Max_Attribute_Records,
                                uint16_t *Service_Handle);*/

	ret = aci_gatt_add_service(UUID_TYPE_128,&service_uuid,PRIMARY_SERVICE,7,&my_service_handle);
 80012a6:	f107 0114 	add.w	r1, r7, #20
 80012aa:	4b16      	ldr	r3, [pc, #88]	; (8001304 <add_simple_service+0x70>)
 80012ac:	9300      	str	r3, [sp, #0]
 80012ae:	2307      	movs	r3, #7
 80012b0:	2201      	movs	r2, #1
 80012b2:	2002      	movs	r0, #2
 80012b4:	f005 ffee 	bl	8007294 <aci_gatt_add_service>
 80012b8:	4603      	mov	r3, r0
 80012ba:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	BLUENRG_memcpy(char_uuid.Char_UUID_128,CHAR_UUID,16);
 80012be:	4b12      	ldr	r3, [pc, #72]	; (8001308 <add_simple_service+0x74>)
 80012c0:	1d3c      	adds	r4, r7, #4
 80012c2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80012c4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
                             uint8_t Security_Permissions,
                             uint8_t GATT_Evt_Mask,
                             uint8_t Enc_Key_Size,
                             uint8_t Is_Variable,
                             uint16_t *Char_Handle); */
	ret = aci_gatt_add_char(my_service_handle, UUID_TYPE_128, &char_uuid, 12, CHAR_PROP_READ|CHAR_PROP_NOTIFY, ATTR_PERMISSION_NONE, GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP, 0, 0, &my_char_handle);
 80012c8:	4b0e      	ldr	r3, [pc, #56]	; (8001304 <add_simple_service+0x70>)
 80012ca:	8818      	ldrh	r0, [r3, #0]
 80012cc:	1d3a      	adds	r2, r7, #4
 80012ce:	4b0f      	ldr	r3, [pc, #60]	; (800130c <add_simple_service+0x78>)
 80012d0:	9305      	str	r3, [sp, #20]
 80012d2:	2300      	movs	r3, #0
 80012d4:	9304      	str	r3, [sp, #16]
 80012d6:	2300      	movs	r3, #0
 80012d8:	9303      	str	r3, [sp, #12]
 80012da:	2304      	movs	r3, #4
 80012dc:	9302      	str	r3, [sp, #8]
 80012de:	2300      	movs	r3, #0
 80012e0:	9301      	str	r3, [sp, #4]
 80012e2:	2312      	movs	r3, #18
 80012e4:	9300      	str	r3, [sp, #0]
 80012e6:	230c      	movs	r3, #12
 80012e8:	2102      	movs	r1, #2
 80012ea:	f006 f8a9 	bl	8007440 <aci_gatt_add_char>
 80012ee:	4603      	mov	r3, r0
 80012f0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27


	return ret;
 80012f4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27

}
 80012f8:	4618      	mov	r0, r3
 80012fa:	372c      	adds	r7, #44	; 0x2c
 80012fc:	46bd      	mov	sp, r7
 80012fe:	bd90      	pop	{r4, r7, pc}
 8001300:	20000008 	.word	0x20000008
 8001304:	20004a8e 	.word	0x20004a8e
 8001308:	20000018 	.word	0x20000018
 800130c:	20004a90 	.word	0x20004a90

08001310 <update_data>:

void update_data(uint16_t new_data)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	b086      	sub	sp, #24
 8001314:	af02      	add	r7, sp, #8
 8001316:	4603      	mov	r3, r0
 8001318:	80fb      	strh	r3, [r7, #6]
	/* tBleStatus aci_gatt_update_char_value(uint16_t Service_Handle,
                                      uint16_t Char_Handle,
                                      uint8_t Val_Offset,
                                      uint8_t Char_Value_Length,
                                      uint8_t Char_Value[]); */
	ret = aci_gatt_update_char_value(my_service_handle,my_char_handle, 0, 2, (uint8_t *)&new_data);
 800131a:	4b0b      	ldr	r3, [pc, #44]	; (8001348 <update_data+0x38>)
 800131c:	8818      	ldrh	r0, [r3, #0]
 800131e:	4b0b      	ldr	r3, [pc, #44]	; (800134c <update_data+0x3c>)
 8001320:	8819      	ldrh	r1, [r3, #0]
 8001322:	1dbb      	adds	r3, r7, #6
 8001324:	9300      	str	r3, [sp, #0]
 8001326:	2302      	movs	r3, #2
 8001328:	2200      	movs	r2, #0
 800132a:	f006 f991 	bl	8007650 <aci_gatt_update_char_value>
 800132e:	4603      	mov	r3, r0
 8001330:	73fb      	strb	r3, [r7, #15]

	if(ret != BLE_STATUS_SUCCESS)
 8001332:	7bfb      	ldrb	r3, [r7, #15]
 8001334:	2b00      	cmp	r3, #0
 8001336:	d002      	beq.n	800133e <update_data+0x2e>
	{
		printf("aci_gatt_update_char_value : FAILED !! \n\r");
 8001338:	4805      	ldr	r0, [pc, #20]	; (8001350 <update_data+0x40>)
 800133a:	f007 fee1 	bl	8009100 <iprintf>
	}


}
 800133e:	bf00      	nop
 8001340:	3710      	adds	r7, #16
 8001342:	46bd      	mov	sp, r7
 8001344:	bd80      	pop	{r7, pc}
 8001346:	bf00      	nop
 8001348:	20004a8e 	.word	0x20004a8e
 800134c:	20004a90 	.word	0x20004a90
 8001350:	0800a480 	.word	0x0800a480

08001354 <Read_Request_CB>:

void Read_Request_CB(uint16_t handle)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	b084      	sub	sp, #16
 8001358:	af00      	add	r7, sp, #0
 800135a:	4603      	mov	r3, r0
 800135c:	80fb      	strh	r3, [r7, #6]
	int data;
	data = 450; /* Sent as 0xC201 the bytes are reversed, 0x01C2 = 450 */
 800135e:	f44f 73e1 	mov.w	r3, #450	; 0x1c2
 8001362:	60fb      	str	r3, [r7, #12]

	update_data(data);
 8001364:	68fb      	ldr	r3, [r7, #12]
 8001366:	b29b      	uxth	r3, r3
 8001368:	4618      	mov	r0, r3
 800136a:	f7ff ffd1 	bl	8001310 <update_data>

	if(connection_handle != FALSE)
 800136e:	4b06      	ldr	r3, [pc, #24]	; (8001388 <Read_Request_CB+0x34>)
 8001370:	881b      	ldrh	r3, [r3, #0]
 8001372:	2b00      	cmp	r3, #0
 8001374:	d004      	beq.n	8001380 <Read_Request_CB+0x2c>
	{
		aci_gatt_allow_read(connection_handle);
 8001376:	4b04      	ldr	r3, [pc, #16]	; (8001388 <Read_Request_CB+0x34>)
 8001378:	881b      	ldrh	r3, [r3, #0]
 800137a:	4618      	mov	r0, r3
 800137c:	f006 fa1a 	bl	80077b4 <aci_gatt_allow_read>
	}

}
 8001380:	bf00      	nop
 8001382:	3710      	adds	r7, #16
 8001384:	46bd      	mov	sp, r7
 8001386:	bd80      	pop	{r7, pc}
 8001388:	20004a94 	.word	0x20004a94

0800138c <FFT_Update>:
 * @brief  Update FFT characteristic value
 * @param  uint8_t FFT values
 * @retval tBleStatus Status
 */
tBleStatus FFT_Update(uint8_t fft[10])
{
 800138c:	b580      	push	{r7, lr}
 800138e:	b088      	sub	sp, #32
 8001390:	af02      	add	r7, sp, #8
 8001392:	6078      	str	r0, [r7, #4]
  tBleStatus ret;
  uint8_t i,buff[10];

  for(i = 0; i < 10; i++)
 8001394:	2300      	movs	r3, #0
 8001396:	75fb      	strb	r3, [r7, #23]
 8001398:	e00b      	b.n	80013b2 <FFT_Update+0x26>
  {
	  buff[i] = fft[i];
 800139a:	7dfb      	ldrb	r3, [r7, #23]
 800139c:	687a      	ldr	r2, [r7, #4]
 800139e:	441a      	add	r2, r3
 80013a0:	7dfb      	ldrb	r3, [r7, #23]
 80013a2:	7812      	ldrb	r2, [r2, #0]
 80013a4:	3318      	adds	r3, #24
 80013a6:	443b      	add	r3, r7
 80013a8:	f803 2c0c 	strb.w	r2, [r3, #-12]
  for(i = 0; i < 10; i++)
 80013ac:	7dfb      	ldrb	r3, [r7, #23]
 80013ae:	3301      	adds	r3, #1
 80013b0:	75fb      	strb	r3, [r7, #23]
 80013b2:	7dfb      	ldrb	r3, [r7, #23]
 80013b4:	2b09      	cmp	r3, #9
 80013b6:	d9f0      	bls.n	800139a <FFT_Update+0xe>
  }

  ret = aci_gatt_update_char_value(my_service_handle, my_char_handle,
 80013b8:	4b0d      	ldr	r3, [pc, #52]	; (80013f0 <FFT_Update+0x64>)
 80013ba:	8818      	ldrh	r0, [r3, #0]
 80013bc:	4b0d      	ldr	r3, [pc, #52]	; (80013f4 <FFT_Update+0x68>)
 80013be:	8819      	ldrh	r1, [r3, #0]
 80013c0:	f107 030c 	add.w	r3, r7, #12
 80013c4:	9300      	str	r3, [sp, #0]
 80013c6:	230a      	movs	r3, #10
 80013c8:	2200      	movs	r2, #0
 80013ca:	f006 f941 	bl	8007650 <aci_gatt_update_char_value>
 80013ce:	4603      	mov	r3, r0
 80013d0:	75bb      	strb	r3, [r7, #22]
                                   0, 10, buff);

  if (ret != BLE_STATUS_SUCCESS){
 80013d2:	7dbb      	ldrb	r3, [r7, #22]
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d006      	beq.n	80013e6 <FFT_Update+0x5a>
    printf("Error while updating FFT characteristic: 0x%04X\r\n",ret) ;
 80013d8:	7dbb      	ldrb	r3, [r7, #22]
 80013da:	4619      	mov	r1, r3
 80013dc:	4806      	ldr	r0, [pc, #24]	; (80013f8 <FFT_Update+0x6c>)
 80013de:	f007 fe8f 	bl	8009100 <iprintf>
    return BLE_STATUS_ERROR ;
 80013e2:	2347      	movs	r3, #71	; 0x47
 80013e4:	e000      	b.n	80013e8 <FFT_Update+0x5c>
  }

  return BLE_STATUS_SUCCESS;
 80013e6:	2300      	movs	r3, #0
}
 80013e8:	4618      	mov	r0, r3
 80013ea:	3718      	adds	r7, #24
 80013ec:	46bd      	mov	sp, r7
 80013ee:	bd80      	pop	{r7, pc}
 80013f0:	20004a8e 	.word	0x20004a8e
 80013f4:	20004a90 	.word	0x20004a90
 80013f8:	0800a4ac 	.word	0x0800a4ac

080013fc <aci_gatt_read_permit_req_event>:


void aci_gatt_read_permit_req_event(uint16_t Connection_Handle,
									uint16_t Attribute_Handle,
									uint16_t Offset)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b082      	sub	sp, #8
 8001400:	af00      	add	r7, sp, #0
 8001402:	4603      	mov	r3, r0
 8001404:	80fb      	strh	r3, [r7, #6]
 8001406:	460b      	mov	r3, r1
 8001408:	80bb      	strh	r3, [r7, #4]
 800140a:	4613      	mov	r3, r2
 800140c:	807b      	strh	r3, [r7, #2]
	Read_Request_CB(Attribute_Handle);
 800140e:	88bb      	ldrh	r3, [r7, #4]
 8001410:	4618      	mov	r0, r3
 8001412:	f7ff ff9f 	bl	8001354 <Read_Request_CB>
}
 8001416:	bf00      	nop
 8001418:	3708      	adds	r7, #8
 800141a:	46bd      	mov	sp, r7
 800141c:	bd80      	pop	{r7, pc}
	...

08001420 <hci_le_connection_complete_event>:
                                      uint8_t Peer_Address[6],
                                      uint16_t Conn_Interval,
                                      uint16_t Conn_Latency,
                                      uint16_t Supervision_Timeout,
                                      uint8_t Master_Clock_Accuracy)
{
 8001420:	b490      	push	{r4, r7}
 8001422:	b082      	sub	sp, #8
 8001424:	af00      	add	r7, sp, #0
 8001426:	4604      	mov	r4, r0
 8001428:	4608      	mov	r0, r1
 800142a:	4611      	mov	r1, r2
 800142c:	461a      	mov	r2, r3
 800142e:	4623      	mov	r3, r4
 8001430:	71fb      	strb	r3, [r7, #7]
 8001432:	4603      	mov	r3, r0
 8001434:	80bb      	strh	r3, [r7, #4]
 8001436:	460b      	mov	r3, r1
 8001438:	71bb      	strb	r3, [r7, #6]
 800143a:	4613      	mov	r3, r2
 800143c:	70fb      	strb	r3, [r7, #3]
	connected = TRUE;
 800143e:	4b05      	ldr	r3, [pc, #20]	; (8001454 <hci_le_connection_complete_event+0x34>)
 8001440:	2201      	movs	r2, #1
 8001442:	701a      	strb	r2, [r3, #0]
	connection_handle = Connection_Handle;
 8001444:	4a04      	ldr	r2, [pc, #16]	; (8001458 <hci_le_connection_complete_event+0x38>)
 8001446:	88bb      	ldrh	r3, [r7, #4]
 8001448:	8013      	strh	r3, [r2, #0]
}
 800144a:	bf00      	nop
 800144c:	3708      	adds	r7, #8
 800144e:	46bd      	mov	sp, r7
 8001450:	bc90      	pop	{r4, r7}
 8001452:	4770      	bx	lr
 8001454:	20004a92 	.word	0x20004a92
 8001458:	20004a94 	.word	0x20004a94

0800145c <hci_disconnection_complete_event>:

void hci_disconnection_complete_event(uint8_t Status,
                                      uint16_t Connection_Handle,
                                      uint8_t Reason)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	b082      	sub	sp, #8
 8001460:	af00      	add	r7, sp, #0
 8001462:	4603      	mov	r3, r0
 8001464:	71fb      	strb	r3, [r7, #7]
 8001466:	460b      	mov	r3, r1
 8001468:	80bb      	strh	r3, [r7, #4]
 800146a:	4613      	mov	r3, r2
 800146c:	71bb      	strb	r3, [r7, #6]
	connected = FALSE;
 800146e:	4b08      	ldr	r3, [pc, #32]	; (8001490 <hci_disconnection_complete_event+0x34>)
 8001470:	2200      	movs	r2, #0
 8001472:	701a      	strb	r2, [r3, #0]
	set_connectable = TRUE;
 8001474:	4b07      	ldr	r3, [pc, #28]	; (8001494 <hci_disconnection_complete_event+0x38>)
 8001476:	2201      	movs	r2, #1
 8001478:	701a      	strb	r2, [r3, #0]
	connection_handle = FALSE;
 800147a:	4b07      	ldr	r3, [pc, #28]	; (8001498 <hci_disconnection_complete_event+0x3c>)
 800147c:	2200      	movs	r2, #0
 800147e:	801a      	strh	r2, [r3, #0]

	printf("Disconnected\n\r");
 8001480:	4806      	ldr	r0, [pc, #24]	; (800149c <hci_disconnection_complete_event+0x40>)
 8001482:	f007 fe3d 	bl	8009100 <iprintf>

}
 8001486:	bf00      	nop
 8001488:	3708      	adds	r7, #8
 800148a:	46bd      	mov	sp, r7
 800148c:	bd80      	pop	{r7, pc}
 800148e:	bf00      	nop
 8001490:	20004a92 	.word	0x20004a92
 8001494:	20000028 	.word	0x20000028
 8001498:	20004a94 	.word	0x20004a94
 800149c:	0800a4e0 	.word	0x0800a4e0

080014a0 <APP_UserEvtRx>:

void APP_UserEvtRx(void *pData)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b088      	sub	sp, #32
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	6078      	str	r0, [r7, #4]
	uint32_t i;

	hci_spi_pckt *hci_pckt = (hci_spi_pckt *)pData;
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	61bb      	str	r3, [r7, #24]

	/* Process event packet*/
	if(hci_pckt->type == HCI_EVENT_PKT)
 80014ac:	69bb      	ldr	r3, [r7, #24]
 80014ae:	781b      	ldrb	r3, [r3, #0]
 80014b0:	2b04      	cmp	r3, #4
 80014b2:	d163      	bne.n	800157c <APP_UserEvtRx+0xdc>
	{
		/* Get data from packet */
		hci_event_pckt *event_pckt = (hci_event_pckt*)hci_pckt->data;
 80014b4:	69bb      	ldr	r3, [r7, #24]
 80014b6:	3301      	adds	r3, #1
 80014b8:	617b      	str	r3, [r7, #20]

		/* Process meta data event */
		if(event_pckt->evt == EVT_LE_META_EVENT)
 80014ba:	697b      	ldr	r3, [r7, #20]
 80014bc:	781b      	ldrb	r3, [r3, #0]
 80014be:	2b3e      	cmp	r3, #62	; 0x3e
 80014c0:	d11e      	bne.n	8001500 <APP_UserEvtRx+0x60>
		{
			/* Get meta data */
			evt_le_meta_event *evt = (void *) event_pckt->data;
 80014c2:	697b      	ldr	r3, [r7, #20]
 80014c4:	3302      	adds	r3, #2
 80014c6:	60fb      	str	r3, [r7, #12]

			/* Process each meta data event */
			for(i = 0; i < (sizeof(hci_le_meta_events_table)/sizeof(hci_le_meta_events_table_type)); i++)
 80014c8:	2300      	movs	r3, #0
 80014ca:	61fb      	str	r3, [r7, #28]
 80014cc:	e014      	b.n	80014f8 <APP_UserEvtRx+0x58>
			{
				if(evt->subevent == hci_le_meta_events_table[i].evt_code)
 80014ce:	68fb      	ldr	r3, [r7, #12]
 80014d0:	781b      	ldrb	r3, [r3, #0]
 80014d2:	b29a      	uxth	r2, r3
 80014d4:	492b      	ldr	r1, [pc, #172]	; (8001584 <APP_UserEvtRx+0xe4>)
 80014d6:	69fb      	ldr	r3, [r7, #28]
 80014d8:	f831 3033 	ldrh.w	r3, [r1, r3, lsl #3]
 80014dc:	429a      	cmp	r2, r3
 80014de:	d108      	bne.n	80014f2 <APP_UserEvtRx+0x52>
				{
					hci_le_meta_events_table[i].process((void *)evt->data);
 80014e0:	4a28      	ldr	r2, [pc, #160]	; (8001584 <APP_UserEvtRx+0xe4>)
 80014e2:	69fb      	ldr	r3, [r7, #28]
 80014e4:	00db      	lsls	r3, r3, #3
 80014e6:	4413      	add	r3, r2
 80014e8:	685b      	ldr	r3, [r3, #4]
 80014ea:	68fa      	ldr	r2, [r7, #12]
 80014ec:	3201      	adds	r2, #1
 80014ee:	4610      	mov	r0, r2
 80014f0:	4798      	blx	r3
			for(i = 0; i < (sizeof(hci_le_meta_events_table)/sizeof(hci_le_meta_events_table_type)); i++)
 80014f2:	69fb      	ldr	r3, [r7, #28]
 80014f4:	3301      	adds	r3, #1
 80014f6:	61fb      	str	r3, [r7, #28]
 80014f8:	69fb      	ldr	r3, [r7, #28]
 80014fa:	2b09      	cmp	r3, #9
 80014fc:	d9e7      	bls.n	80014ce <APP_UserEvtRx+0x2e>
				}
			}
		}

	}
}
 80014fe:	e03d      	b.n	800157c <APP_UserEvtRx+0xdc>
		else if(event_pckt->evt == EVT_VENDOR)
 8001500:	697b      	ldr	r3, [r7, #20]
 8001502:	781b      	ldrb	r3, [r3, #0]
 8001504:	2bff      	cmp	r3, #255	; 0xff
 8001506:	d11e      	bne.n	8001546 <APP_UserEvtRx+0xa6>
			evt_blue_aci *blue_evt = (void*)event_pckt->data;
 8001508:	697b      	ldr	r3, [r7, #20]
 800150a:	3302      	adds	r3, #2
 800150c:	613b      	str	r3, [r7, #16]
			for(i = 0; i < (sizeof(hci_vendor_specific_events_table)/sizeof(hci_vendor_specific_events_table_type)); i++)
 800150e:	2300      	movs	r3, #0
 8001510:	61fb      	str	r3, [r7, #28]
 8001512:	e014      	b.n	800153e <APP_UserEvtRx+0x9e>
				if(blue_evt->ecode == hci_vendor_specific_events_table[i].evt_code)
 8001514:	693b      	ldr	r3, [r7, #16]
 8001516:	881b      	ldrh	r3, [r3, #0]
 8001518:	b29a      	uxth	r2, r3
 800151a:	491b      	ldr	r1, [pc, #108]	; (8001588 <APP_UserEvtRx+0xe8>)
 800151c:	69fb      	ldr	r3, [r7, #28]
 800151e:	f831 3033 	ldrh.w	r3, [r1, r3, lsl #3]
 8001522:	429a      	cmp	r2, r3
 8001524:	d108      	bne.n	8001538 <APP_UserEvtRx+0x98>
					hci_vendor_specific_events_table[i].process((void *)blue_evt->data);
 8001526:	4a18      	ldr	r2, [pc, #96]	; (8001588 <APP_UserEvtRx+0xe8>)
 8001528:	69fb      	ldr	r3, [r7, #28]
 800152a:	00db      	lsls	r3, r3, #3
 800152c:	4413      	add	r3, r2
 800152e:	685b      	ldr	r3, [r3, #4]
 8001530:	693a      	ldr	r2, [r7, #16]
 8001532:	3202      	adds	r2, #2
 8001534:	4610      	mov	r0, r2
 8001536:	4798      	blx	r3
			for(i = 0; i < (sizeof(hci_vendor_specific_events_table)/sizeof(hci_vendor_specific_events_table_type)); i++)
 8001538:	69fb      	ldr	r3, [r7, #28]
 800153a:	3301      	adds	r3, #1
 800153c:	61fb      	str	r3, [r7, #28]
 800153e:	69fb      	ldr	r3, [r7, #28]
 8001540:	2b2a      	cmp	r3, #42	; 0x2a
 8001542:	d9e7      	bls.n	8001514 <APP_UserEvtRx+0x74>
}
 8001544:	e01a      	b.n	800157c <APP_UserEvtRx+0xdc>
			for(i = 0; i < (sizeof(hci_events_table)/sizeof(hci_events_table_type)); i++)
 8001546:	2300      	movs	r3, #0
 8001548:	61fb      	str	r3, [r7, #28]
 800154a:	e014      	b.n	8001576 <APP_UserEvtRx+0xd6>
				if(event_pckt->evt == hci_events_table[i].evt_code)
 800154c:	697b      	ldr	r3, [r7, #20]
 800154e:	781b      	ldrb	r3, [r3, #0]
 8001550:	b29a      	uxth	r2, r3
 8001552:	490e      	ldr	r1, [pc, #56]	; (800158c <APP_UserEvtRx+0xec>)
 8001554:	69fb      	ldr	r3, [r7, #28]
 8001556:	f831 3033 	ldrh.w	r3, [r1, r3, lsl #3]
 800155a:	429a      	cmp	r2, r3
 800155c:	d108      	bne.n	8001570 <APP_UserEvtRx+0xd0>
					hci_events_table[i].process((void *)event_pckt->data);
 800155e:	4a0b      	ldr	r2, [pc, #44]	; (800158c <APP_UserEvtRx+0xec>)
 8001560:	69fb      	ldr	r3, [r7, #28]
 8001562:	00db      	lsls	r3, r3, #3
 8001564:	4413      	add	r3, r2
 8001566:	685b      	ldr	r3, [r3, #4]
 8001568:	697a      	ldr	r2, [r7, #20]
 800156a:	3202      	adds	r2, #2
 800156c:	4610      	mov	r0, r2
 800156e:	4798      	blx	r3
			for(i = 0; i < (sizeof(hci_events_table)/sizeof(hci_events_table_type)); i++)
 8001570:	69fb      	ldr	r3, [r7, #28]
 8001572:	3301      	adds	r3, #1
 8001574:	61fb      	str	r3, [r7, #28]
 8001576:	69fb      	ldr	r3, [r7, #28]
 8001578:	2b06      	cmp	r3, #6
 800157a:	d9e7      	bls.n	800154c <APP_UserEvtRx+0xac>
}
 800157c:	bf00      	nop
 800157e:	3720      	adds	r7, #32
 8001580:	46bd      	mov	sp, r7
 8001582:	bd80      	pop	{r7, pc}
 8001584:	0800a548 	.word	0x0800a548
 8001588:	0800a598 	.word	0x0800a598
 800158c:	0800a510 	.word	0x0800a510

08001590 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	b082      	sub	sp, #8
 8001594:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001596:	2300      	movs	r3, #0
 8001598:	607b      	str	r3, [r7, #4]
 800159a:	4b10      	ldr	r3, [pc, #64]	; (80015dc <HAL_MspInit+0x4c>)
 800159c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800159e:	4a0f      	ldr	r2, [pc, #60]	; (80015dc <HAL_MspInit+0x4c>)
 80015a0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80015a4:	6453      	str	r3, [r2, #68]	; 0x44
 80015a6:	4b0d      	ldr	r3, [pc, #52]	; (80015dc <HAL_MspInit+0x4c>)
 80015a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015aa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80015ae:	607b      	str	r3, [r7, #4]
 80015b0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80015b2:	2300      	movs	r3, #0
 80015b4:	603b      	str	r3, [r7, #0]
 80015b6:	4b09      	ldr	r3, [pc, #36]	; (80015dc <HAL_MspInit+0x4c>)
 80015b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015ba:	4a08      	ldr	r2, [pc, #32]	; (80015dc <HAL_MspInit+0x4c>)
 80015bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80015c0:	6413      	str	r3, [r2, #64]	; 0x40
 80015c2:	4b06      	ldr	r3, [pc, #24]	; (80015dc <HAL_MspInit+0x4c>)
 80015c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015ca:	603b      	str	r3, [r7, #0]
 80015cc:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80015ce:	2007      	movs	r0, #7
 80015d0:	f001 f8ca 	bl	8002768 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80015d4:	bf00      	nop
 80015d6:	3708      	adds	r7, #8
 80015d8:	46bd      	mov	sp, r7
 80015da:	bd80      	pop	{r7, pc}
 80015dc:	40023800 	.word	0x40023800

080015e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80015e0:	b480      	push	{r7}
 80015e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80015e4:	e7fe      	b.n	80015e4 <NMI_Handler+0x4>

080015e6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80015e6:	b480      	push	{r7}
 80015e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80015ea:	e7fe      	b.n	80015ea <HardFault_Handler+0x4>

080015ec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80015ec:	b480      	push	{r7}
 80015ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80015f0:	e7fe      	b.n	80015f0 <MemManage_Handler+0x4>

080015f2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80015f2:	b480      	push	{r7}
 80015f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80015f6:	e7fe      	b.n	80015f6 <BusFault_Handler+0x4>

080015f8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80015f8:	b480      	push	{r7}
 80015fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80015fc:	e7fe      	b.n	80015fc <UsageFault_Handler+0x4>

080015fe <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80015fe:	b480      	push	{r7}
 8001600:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001602:	bf00      	nop
 8001604:	46bd      	mov	sp, r7
 8001606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800160a:	4770      	bx	lr

0800160c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800160c:	b480      	push	{r7}
 800160e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001610:	bf00      	nop
 8001612:	46bd      	mov	sp, r7
 8001614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001618:	4770      	bx	lr

0800161a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800161a:	b480      	push	{r7}
 800161c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800161e:	bf00      	nop
 8001620:	46bd      	mov	sp, r7
 8001622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001626:	4770      	bx	lr

08001628 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800162c:	f000 fb6c 	bl	8001d08 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001630:	bf00      	nop
 8001632:	bd80      	pop	{r7, pc}

08001634 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_EXTI_IRQHandler(&H_EXTI_0);
 8001638:	4802      	ldr	r0, [pc, #8]	; (8001644 <EXTI0_IRQHandler+0x10>)
 800163a:	f001 fd15 	bl	8003068 <HAL_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 800163e:	bf00      	nop
 8001640:	bd80      	pop	{r7, pc}
 8001642:	bf00      	nop
 8001644:	200000b8 	.word	0x200000b8

08001648 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8001648:	b580      	push	{r7, lr}
 800164a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 800164c:	4802      	ldr	r0, [pc, #8]	; (8001658 <DMA1_Stream6_IRQHandler+0x10>)
 800164e:	f001 fa73 	bl	8002b38 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8001652:	bf00      	nop
 8001654:	bd80      	pop	{r7, pc}
 8001656:	bf00      	nop
 8001658:	20004b80 	.word	0x20004b80

0800165c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001660:	4802      	ldr	r0, [pc, #8]	; (800166c <USART2_IRQHandler+0x10>)
 8001662:	f003 f8e7 	bl	8004834 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001666:	bf00      	nop
 8001668:	bd80      	pop	{r7, pc}
 800166a:	bf00      	nop
 800166c:	20004af8 	.word	0x20004af8

08001670 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8001674:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001678:	f001 ffb4 	bl	80035e4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800167c:	bf00      	nop
 800167e:	bd80      	pop	{r7, pc}

08001680 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001684:	4802      	ldr	r0, [pc, #8]	; (8001690 <DMA2_Stream0_IRQHandler+0x10>)
 8001686:	f001 fa57 	bl	8002b38 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800168a:	bf00      	nop
 800168c:	bd80      	pop	{r7, pc}
 800168e:	bf00      	nop
 8001690:	20000208 	.word	0x20000208

08001694 <BSP_SPI1_Init>:
/**
  * @brief  Initializes SPI HAL.
  * @retval BSP status
  */
int32_t BSP_SPI1_Init(void)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	b082      	sub	sp, #8
 8001698:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_NONE;
 800169a:	2300      	movs	r3, #0
 800169c:	607b      	str	r3, [r7, #4]

  hspi1.Instance  = SPI1;
 800169e:	4b12      	ldr	r3, [pc, #72]	; (80016e8 <BSP_SPI1_Init+0x54>)
 80016a0:	4a12      	ldr	r2, [pc, #72]	; (80016ec <BSP_SPI1_Init+0x58>)
 80016a2:	601a      	str	r2, [r3, #0]

  if(SPI1InitCounter++ == 0)
 80016a4:	4b12      	ldr	r3, [pc, #72]	; (80016f0 <BSP_SPI1_Init+0x5c>)
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	1c5a      	adds	r2, r3, #1
 80016aa:	4911      	ldr	r1, [pc, #68]	; (80016f0 <BSP_SPI1_Init+0x5c>)
 80016ac:	600a      	str	r2, [r1, #0]
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d114      	bne.n	80016dc <BSP_SPI1_Init+0x48>
  {
    if (HAL_SPI_GetState(&hspi1) == HAL_SPI_STATE_RESET)
 80016b2:	480d      	ldr	r0, [pc, #52]	; (80016e8 <BSP_SPI1_Init+0x54>)
 80016b4:	f002 fe87 	bl	80043c6 <HAL_SPI_GetState>
 80016b8:	4603      	mov	r3, r0
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d10e      	bne.n	80016dc <BSP_SPI1_Init+0x48>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 0U)
        /* Init the SPI Msp */
        SPI1_MspInit(&hspi1);
 80016be:	480a      	ldr	r0, [pc, #40]	; (80016e8 <BSP_SPI1_Init+0x54>)
 80016c0:	f000 f87c 	bl	80017bc <SPI1_MspInit>
            {
                return BSP_ERROR_MSP_FAILURE;
            }
        }
#endif
        if(ret == BSP_ERROR_NONE)
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d108      	bne.n	80016dc <BSP_SPI1_Init+0x48>
        {
            /* Init the SPI */
            if (MX_SPI1_Init(&hspi1) != HAL_OK)
 80016ca:	4807      	ldr	r0, [pc, #28]	; (80016e8 <BSP_SPI1_Init+0x54>)
 80016cc:	f000 f83a 	bl	8001744 <MX_SPI1_Init>
 80016d0:	4603      	mov	r3, r0
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d002      	beq.n	80016dc <BSP_SPI1_Init+0x48>
            {
                ret = BSP_ERROR_BUS_FAILURE;
 80016d6:	f06f 0307 	mvn.w	r3, #7
 80016da:	607b      	str	r3, [r7, #4]
            }
        }
    }
  }

  return ret;
 80016dc:	687b      	ldr	r3, [r7, #4]
}
 80016de:	4618      	mov	r0, r3
 80016e0:	3708      	adds	r7, #8
 80016e2:	46bd      	mov	sp, r7
 80016e4:	bd80      	pop	{r7, pc}
 80016e6:	bf00      	nop
 80016e8:	20004a98 	.word	0x20004a98
 80016ec:	40013000 	.word	0x40013000
 80016f0:	20004af0 	.word	0x20004af0

080016f4 <BSP_SPI1_SendRecv>:
  * @param  pData: Pointer to data buffer to send/receive
  * @param  Length: Length of data in byte
  * @retval BSP status
  */
int32_t BSP_SPI1_SendRecv(uint8_t *pTxData, uint8_t *pRxData, uint16_t Length)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b088      	sub	sp, #32
 80016f8:	af02      	add	r7, sp, #8
 80016fa:	60f8      	str	r0, [r7, #12]
 80016fc:	60b9      	str	r1, [r7, #8]
 80016fe:	4613      	mov	r3, r2
 8001700:	80fb      	strh	r3, [r7, #6]
  int32_t ret = BSP_ERROR_NONE;
 8001702:	2300      	movs	r3, #0
 8001704:	617b      	str	r3, [r7, #20]

  if(HAL_SPI_TransmitReceive(&hspi1, pTxData, pRxData, Length, BUS_SPI1_POLL_TIMEOUT) != HAL_OK)
 8001706:	88fb      	ldrh	r3, [r7, #6]
 8001708:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800170c:	9200      	str	r2, [sp, #0]
 800170e:	68ba      	ldr	r2, [r7, #8]
 8001710:	68f9      	ldr	r1, [r7, #12]
 8001712:	4807      	ldr	r0, [pc, #28]	; (8001730 <BSP_SPI1_SendRecv+0x3c>)
 8001714:	f002 fcb5 	bl	8004082 <HAL_SPI_TransmitReceive>
 8001718:	4603      	mov	r3, r0
 800171a:	2b00      	cmp	r3, #0
 800171c:	d002      	beq.n	8001724 <BSP_SPI1_SendRecv+0x30>
  {
      ret = BSP_ERROR_UNKNOWN_FAILURE;
 800171e:	f06f 0305 	mvn.w	r3, #5
 8001722:	617b      	str	r3, [r7, #20]
  }
  return ret;
 8001724:	697b      	ldr	r3, [r7, #20]
}
 8001726:	4618      	mov	r0, r3
 8001728:	3718      	adds	r7, #24
 800172a:	46bd      	mov	sp, r7
 800172c:	bd80      	pop	{r7, pc}
 800172e:	bf00      	nop
 8001730:	20004a98 	.word	0x20004a98

08001734 <BSP_GetTick>:

/**
  * @brief  Return system tick in ms
  * @retval Current HAL time base time stamp
  */
int32_t BSP_GetTick(void) {
 8001734:	b580      	push	{r7, lr}
 8001736:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 8001738:	f000 fafa 	bl	8001d30 <HAL_GetTick>
 800173c:	4603      	mov	r3, r0
}
 800173e:	4618      	mov	r0, r3
 8001740:	bd80      	pop	{r7, pc}
	...

08001744 <MX_SPI1_Init>:

/* SPI1 init function */

__weak HAL_StatusTypeDef MX_SPI1_Init(SPI_HandleTypeDef* hspi)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	b084      	sub	sp, #16
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 800174c:	2300      	movs	r3, #0
 800174e:	73fb      	strb	r3, [r7, #15]

  hspi->Instance = SPI1;
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	4a19      	ldr	r2, [pc, #100]	; (80017b8 <MX_SPI1_Init+0x74>)
 8001754:	601a      	str	r2, [r3, #0]
  hspi->Init.Mode = SPI_MODE_MASTER;
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	f44f 7282 	mov.w	r2, #260	; 0x104
 800175c:	605a      	str	r2, [r3, #4]
  hspi->Init.Direction = SPI_DIRECTION_2LINES;
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	2200      	movs	r2, #0
 8001762:	609a      	str	r2, [r3, #8]
  hspi->Init.DataSize = SPI_DATASIZE_8BIT;
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	2200      	movs	r2, #0
 8001768:	60da      	str	r2, [r3, #12]
  hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	2200      	movs	r2, #0
 800176e:	611a      	str	r2, [r3, #16]
  hspi->Init.CLKPhase = SPI_PHASE_2EDGE;
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	2201      	movs	r2, #1
 8001774:	615a      	str	r2, [r3, #20]
  hspi->Init.NSS = SPI_NSS_SOFT;
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	f44f 7200 	mov.w	r2, #512	; 0x200
 800177c:	619a      	str	r2, [r3, #24]
  hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	2230      	movs	r2, #48	; 0x30
 8001782:	61da      	str	r2, [r3, #28]
  hspi->Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	2200      	movs	r2, #0
 8001788:	621a      	str	r2, [r3, #32]
  hspi->Init.TIMode = SPI_TIMODE_DISABLE;
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	2200      	movs	r2, #0
 800178e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	2200      	movs	r2, #0
 8001794:	629a      	str	r2, [r3, #40]	; 0x28
  hspi->Init.CRCPolynomial = 10;
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	220a      	movs	r2, #10
 800179a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(hspi) != HAL_OK)
 800179c:	6878      	ldr	r0, [r7, #4]
 800179e:	f002 fbdd 	bl	8003f5c <HAL_SPI_Init>
 80017a2:	4603      	mov	r3, r0
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d001      	beq.n	80017ac <MX_SPI1_Init+0x68>
  {
    ret = HAL_ERROR;
 80017a8:	2301      	movs	r3, #1
 80017aa:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 80017ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80017ae:	4618      	mov	r0, r3
 80017b0:	3710      	adds	r7, #16
 80017b2:	46bd      	mov	sp, r7
 80017b4:	bd80      	pop	{r7, pc}
 80017b6:	bf00      	nop
 80017b8:	40013000 	.word	0x40013000

080017bc <SPI1_MspInit>:

static void SPI1_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	b08a      	sub	sp, #40	; 0x28
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80017c4:	2300      	movs	r3, #0
 80017c6:	613b      	str	r3, [r7, #16]
 80017c8:	4b2d      	ldr	r3, [pc, #180]	; (8001880 <SPI1_MspInit+0xc4>)
 80017ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017cc:	4a2c      	ldr	r2, [pc, #176]	; (8001880 <SPI1_MspInit+0xc4>)
 80017ce:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80017d2:	6453      	str	r3, [r2, #68]	; 0x44
 80017d4:	4b2a      	ldr	r3, [pc, #168]	; (8001880 <SPI1_MspInit+0xc4>)
 80017d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017d8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80017dc:	613b      	str	r3, [r7, #16]
 80017de:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017e0:	2300      	movs	r3, #0
 80017e2:	60fb      	str	r3, [r7, #12]
 80017e4:	4b26      	ldr	r3, [pc, #152]	; (8001880 <SPI1_MspInit+0xc4>)
 80017e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017e8:	4a25      	ldr	r2, [pc, #148]	; (8001880 <SPI1_MspInit+0xc4>)
 80017ea:	f043 0301 	orr.w	r3, r3, #1
 80017ee:	6313      	str	r3, [r2, #48]	; 0x30
 80017f0:	4b23      	ldr	r3, [pc, #140]	; (8001880 <SPI1_MspInit+0xc4>)
 80017f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017f4:	f003 0301 	and.w	r3, r3, #1
 80017f8:	60fb      	str	r3, [r7, #12]
 80017fa:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017fc:	2300      	movs	r3, #0
 80017fe:	60bb      	str	r3, [r7, #8]
 8001800:	4b1f      	ldr	r3, [pc, #124]	; (8001880 <SPI1_MspInit+0xc4>)
 8001802:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001804:	4a1e      	ldr	r2, [pc, #120]	; (8001880 <SPI1_MspInit+0xc4>)
 8001806:	f043 0302 	orr.w	r3, r3, #2
 800180a:	6313      	str	r3, [r2, #48]	; 0x30
 800180c:	4b1c      	ldr	r3, [pc, #112]	; (8001880 <SPI1_MspInit+0xc4>)
 800180e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001810:	f003 0302 	and.w	r3, r3, #2
 8001814:	60bb      	str	r3, [r7, #8]
 8001816:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = BUS_SPI1_MISO_GPIO_PIN;
 8001818:	2340      	movs	r3, #64	; 0x40
 800181a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800181c:	2302      	movs	r3, #2
 800181e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001820:	2300      	movs	r3, #0
 8001822:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001824:	2303      	movs	r3, #3
 8001826:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI1_MISO_GPIO_AF;
 8001828:	2305      	movs	r3, #5
 800182a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BUS_SPI1_MISO_GPIO_PORT, &GPIO_InitStruct);
 800182c:	f107 0314 	add.w	r3, r7, #20
 8001830:	4619      	mov	r1, r3
 8001832:	4814      	ldr	r0, [pc, #80]	; (8001884 <SPI1_MspInit+0xc8>)
 8001834:	f001 fc3c 	bl	80030b0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_SPI1_MOSI_GPIO_PIN;
 8001838:	2380      	movs	r3, #128	; 0x80
 800183a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800183c:	2302      	movs	r3, #2
 800183e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001840:	2300      	movs	r3, #0
 8001842:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001844:	2303      	movs	r3, #3
 8001846:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI1_MOSI_GPIO_AF;
 8001848:	2305      	movs	r3, #5
 800184a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BUS_SPI1_MOSI_GPIO_PORT, &GPIO_InitStruct);
 800184c:	f107 0314 	add.w	r3, r7, #20
 8001850:	4619      	mov	r1, r3
 8001852:	480c      	ldr	r0, [pc, #48]	; (8001884 <SPI1_MspInit+0xc8>)
 8001854:	f001 fc2c 	bl	80030b0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_SPI1_SCK_GPIO_PIN;
 8001858:	2308      	movs	r3, #8
 800185a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800185c:	2302      	movs	r3, #2
 800185e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001860:	2300      	movs	r3, #0
 8001862:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001864:	2303      	movs	r3, #3
 8001866:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI1_SCK_GPIO_AF;
 8001868:	2305      	movs	r3, #5
 800186a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BUS_SPI1_SCK_GPIO_PORT, &GPIO_InitStruct);
 800186c:	f107 0314 	add.w	r3, r7, #20
 8001870:	4619      	mov	r1, r3
 8001872:	4805      	ldr	r0, [pc, #20]	; (8001888 <SPI1_MspInit+0xcc>)
 8001874:	f001 fc1c 	bl	80030b0 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
}
 8001878:	bf00      	nop
 800187a:	3728      	adds	r7, #40	; 0x28
 800187c:	46bd      	mov	sp, r7
 800187e:	bd80      	pop	{r7, pc}
 8001880:	40023800 	.word	0x40023800
 8001884:	40020000 	.word	0x40020000
 8001888:	40020400 	.word	0x40020400

0800188c <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	b086      	sub	sp, #24
 8001890:	af00      	add	r7, sp, #0
 8001892:	60f8      	str	r0, [r7, #12]
 8001894:	60b9      	str	r1, [r7, #8]
 8001896:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001898:	2300      	movs	r3, #0
 800189a:	617b      	str	r3, [r7, #20]
 800189c:	e00a      	b.n	80018b4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800189e:	f3af 8000 	nop.w
 80018a2:	4601      	mov	r1, r0
 80018a4:	68bb      	ldr	r3, [r7, #8]
 80018a6:	1c5a      	adds	r2, r3, #1
 80018a8:	60ba      	str	r2, [r7, #8]
 80018aa:	b2ca      	uxtb	r2, r1
 80018ac:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018ae:	697b      	ldr	r3, [r7, #20]
 80018b0:	3301      	adds	r3, #1
 80018b2:	617b      	str	r3, [r7, #20]
 80018b4:	697a      	ldr	r2, [r7, #20]
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	429a      	cmp	r2, r3
 80018ba:	dbf0      	blt.n	800189e <_read+0x12>
	}

return len;
 80018bc:	687b      	ldr	r3, [r7, #4]
}
 80018be:	4618      	mov	r0, r3
 80018c0:	3718      	adds	r7, #24
 80018c2:	46bd      	mov	sp, r7
 80018c4:	bd80      	pop	{r7, pc}

080018c6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80018c6:	b580      	push	{r7, lr}
 80018c8:	b086      	sub	sp, #24
 80018ca:	af00      	add	r7, sp, #0
 80018cc:	60f8      	str	r0, [r7, #12]
 80018ce:	60b9      	str	r1, [r7, #8]
 80018d0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018d2:	2300      	movs	r3, #0
 80018d4:	617b      	str	r3, [r7, #20]
 80018d6:	e009      	b.n	80018ec <_write+0x26>
	{
		__io_putchar(*ptr++);
 80018d8:	68bb      	ldr	r3, [r7, #8]
 80018da:	1c5a      	adds	r2, r3, #1
 80018dc:	60ba      	str	r2, [r7, #8]
 80018de:	781b      	ldrb	r3, [r3, #0]
 80018e0:	4618      	mov	r0, r3
 80018e2:	f7ff fae7 	bl	8000eb4 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018e6:	697b      	ldr	r3, [r7, #20]
 80018e8:	3301      	adds	r3, #1
 80018ea:	617b      	str	r3, [r7, #20]
 80018ec:	697a      	ldr	r2, [r7, #20]
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	429a      	cmp	r2, r3
 80018f2:	dbf1      	blt.n	80018d8 <_write+0x12>
	}
	return len;
 80018f4:	687b      	ldr	r3, [r7, #4]
}
 80018f6:	4618      	mov	r0, r3
 80018f8:	3718      	adds	r7, #24
 80018fa:	46bd      	mov	sp, r7
 80018fc:	bd80      	pop	{r7, pc}

080018fe <_close>:

int _close(int file)
{
 80018fe:	b480      	push	{r7}
 8001900:	b083      	sub	sp, #12
 8001902:	af00      	add	r7, sp, #0
 8001904:	6078      	str	r0, [r7, #4]
	return -1;
 8001906:	f04f 33ff 	mov.w	r3, #4294967295
}
 800190a:	4618      	mov	r0, r3
 800190c:	370c      	adds	r7, #12
 800190e:	46bd      	mov	sp, r7
 8001910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001914:	4770      	bx	lr

08001916 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001916:	b480      	push	{r7}
 8001918:	b083      	sub	sp, #12
 800191a:	af00      	add	r7, sp, #0
 800191c:	6078      	str	r0, [r7, #4]
 800191e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001920:	683b      	ldr	r3, [r7, #0]
 8001922:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001926:	605a      	str	r2, [r3, #4]
	return 0;
 8001928:	2300      	movs	r3, #0
}
 800192a:	4618      	mov	r0, r3
 800192c:	370c      	adds	r7, #12
 800192e:	46bd      	mov	sp, r7
 8001930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001934:	4770      	bx	lr

08001936 <_isatty>:

int _isatty(int file)
{
 8001936:	b480      	push	{r7}
 8001938:	b083      	sub	sp, #12
 800193a:	af00      	add	r7, sp, #0
 800193c:	6078      	str	r0, [r7, #4]
	return 1;
 800193e:	2301      	movs	r3, #1
}
 8001940:	4618      	mov	r0, r3
 8001942:	370c      	adds	r7, #12
 8001944:	46bd      	mov	sp, r7
 8001946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194a:	4770      	bx	lr

0800194c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800194c:	b480      	push	{r7}
 800194e:	b085      	sub	sp, #20
 8001950:	af00      	add	r7, sp, #0
 8001952:	60f8      	str	r0, [r7, #12]
 8001954:	60b9      	str	r1, [r7, #8]
 8001956:	607a      	str	r2, [r7, #4]
	return 0;
 8001958:	2300      	movs	r3, #0
}
 800195a:	4618      	mov	r0, r3
 800195c:	3714      	adds	r7, #20
 800195e:	46bd      	mov	sp, r7
 8001960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001964:	4770      	bx	lr
	...

08001968 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	b086      	sub	sp, #24
 800196c:	af00      	add	r7, sp, #0
 800196e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001970:	4a14      	ldr	r2, [pc, #80]	; (80019c4 <_sbrk+0x5c>)
 8001972:	4b15      	ldr	r3, [pc, #84]	; (80019c8 <_sbrk+0x60>)
 8001974:	1ad3      	subs	r3, r2, r3
 8001976:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001978:	697b      	ldr	r3, [r7, #20]
 800197a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800197c:	4b13      	ldr	r3, [pc, #76]	; (80019cc <_sbrk+0x64>)
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	2b00      	cmp	r3, #0
 8001982:	d102      	bne.n	800198a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001984:	4b11      	ldr	r3, [pc, #68]	; (80019cc <_sbrk+0x64>)
 8001986:	4a12      	ldr	r2, [pc, #72]	; (80019d0 <_sbrk+0x68>)
 8001988:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800198a:	4b10      	ldr	r3, [pc, #64]	; (80019cc <_sbrk+0x64>)
 800198c:	681a      	ldr	r2, [r3, #0]
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	4413      	add	r3, r2
 8001992:	693a      	ldr	r2, [r7, #16]
 8001994:	429a      	cmp	r2, r3
 8001996:	d207      	bcs.n	80019a8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001998:	f007 fb72 	bl	8009080 <__errno>
 800199c:	4603      	mov	r3, r0
 800199e:	220c      	movs	r2, #12
 80019a0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80019a2:	f04f 33ff 	mov.w	r3, #4294967295
 80019a6:	e009      	b.n	80019bc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80019a8:	4b08      	ldr	r3, [pc, #32]	; (80019cc <_sbrk+0x64>)
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80019ae:	4b07      	ldr	r3, [pc, #28]	; (80019cc <_sbrk+0x64>)
 80019b0:	681a      	ldr	r2, [r3, #0]
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	4413      	add	r3, r2
 80019b6:	4a05      	ldr	r2, [pc, #20]	; (80019cc <_sbrk+0x64>)
 80019b8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80019ba:	68fb      	ldr	r3, [r7, #12]
}
 80019bc:	4618      	mov	r0, r3
 80019be:	3718      	adds	r7, #24
 80019c0:	46bd      	mov	sp, r7
 80019c2:	bd80      	pop	{r7, pc}
 80019c4:	20020000 	.word	0x20020000
 80019c8:	00000600 	.word	0x00000600
 80019cc:	20004af4 	.word	0x20004af4
 80019d0:	200051a0 	.word	0x200051a0

080019d4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80019d4:	b480      	push	{r7}
 80019d6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80019d8:	4b06      	ldr	r3, [pc, #24]	; (80019f4 <SystemInit+0x20>)
 80019da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80019de:	4a05      	ldr	r2, [pc, #20]	; (80019f4 <SystemInit+0x20>)
 80019e0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80019e4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80019e8:	bf00      	nop
 80019ea:	46bd      	mov	sp, r7
 80019ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f0:	4770      	bx	lr
 80019f2:	bf00      	nop
 80019f4:	e000ed00 	.word	0xe000ed00

080019f8 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80019fc:	4b11      	ldr	r3, [pc, #68]	; (8001a44 <MX_USART2_UART_Init+0x4c>)
 80019fe:	4a12      	ldr	r2, [pc, #72]	; (8001a48 <MX_USART2_UART_Init+0x50>)
 8001a00:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 921600;
 8001a02:	4b10      	ldr	r3, [pc, #64]	; (8001a44 <MX_USART2_UART_Init+0x4c>)
 8001a04:	f44f 2261 	mov.w	r2, #921600	; 0xe1000
 8001a08:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001a0a:	4b0e      	ldr	r3, [pc, #56]	; (8001a44 <MX_USART2_UART_Init+0x4c>)
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001a10:	4b0c      	ldr	r3, [pc, #48]	; (8001a44 <MX_USART2_UART_Init+0x4c>)
 8001a12:	2200      	movs	r2, #0
 8001a14:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001a16:	4b0b      	ldr	r3, [pc, #44]	; (8001a44 <MX_USART2_UART_Init+0x4c>)
 8001a18:	2200      	movs	r2, #0
 8001a1a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX;
 8001a1c:	4b09      	ldr	r3, [pc, #36]	; (8001a44 <MX_USART2_UART_Init+0x4c>)
 8001a1e:	2208      	movs	r2, #8
 8001a20:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a22:	4b08      	ldr	r3, [pc, #32]	; (8001a44 <MX_USART2_UART_Init+0x4c>)
 8001a24:	2200      	movs	r2, #0
 8001a26:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a28:	4b06      	ldr	r3, [pc, #24]	; (8001a44 <MX_USART2_UART_Init+0x4c>)
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001a2e:	4805      	ldr	r0, [pc, #20]	; (8001a44 <MX_USART2_UART_Init+0x4c>)
 8001a30:	f002 fda2 	bl	8004578 <HAL_UART_Init>
 8001a34:	4603      	mov	r3, r0
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d001      	beq.n	8001a3e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001a3a:	f7ff fc25 	bl	8001288 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001a3e:	bf00      	nop
 8001a40:	bd80      	pop	{r7, pc}
 8001a42:	bf00      	nop
 8001a44:	20004af8 	.word	0x20004af8
 8001a48:	40004400 	.word	0x40004400

08001a4c <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8001a50:	4b11      	ldr	r3, [pc, #68]	; (8001a98 <MX_USART6_UART_Init+0x4c>)
 8001a52:	4a12      	ldr	r2, [pc, #72]	; (8001a9c <MX_USART6_UART_Init+0x50>)
 8001a54:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 8001a56:	4b10      	ldr	r3, [pc, #64]	; (8001a98 <MX_USART6_UART_Init+0x4c>)
 8001a58:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001a5c:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8001a5e:	4b0e      	ldr	r3, [pc, #56]	; (8001a98 <MX_USART6_UART_Init+0x4c>)
 8001a60:	2200      	movs	r2, #0
 8001a62:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001a64:	4b0c      	ldr	r3, [pc, #48]	; (8001a98 <MX_USART6_UART_Init+0x4c>)
 8001a66:	2200      	movs	r2, #0
 8001a68:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8001a6a:	4b0b      	ldr	r3, [pc, #44]	; (8001a98 <MX_USART6_UART_Init+0x4c>)
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001a70:	4b09      	ldr	r3, [pc, #36]	; (8001a98 <MX_USART6_UART_Init+0x4c>)
 8001a72:	220c      	movs	r2, #12
 8001a74:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a76:	4b08      	ldr	r3, [pc, #32]	; (8001a98 <MX_USART6_UART_Init+0x4c>)
 8001a78:	2200      	movs	r2, #0
 8001a7a:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a7c:	4b06      	ldr	r3, [pc, #24]	; (8001a98 <MX_USART6_UART_Init+0x4c>)
 8001a7e:	2200      	movs	r2, #0
 8001a80:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8001a82:	4805      	ldr	r0, [pc, #20]	; (8001a98 <MX_USART6_UART_Init+0x4c>)
 8001a84:	f002 fd78 	bl	8004578 <HAL_UART_Init>
 8001a88:	4603      	mov	r3, r0
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d001      	beq.n	8001a92 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8001a8e:	f7ff fbfb 	bl	8001288 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8001a92:	bf00      	nop
 8001a94:	bd80      	pop	{r7, pc}
 8001a96:	bf00      	nop
 8001a98:	20004b3c 	.word	0x20004b3c
 8001a9c:	40011400 	.word	0x40011400

08001aa0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b08c      	sub	sp, #48	; 0x30
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001aa8:	f107 031c 	add.w	r3, r7, #28
 8001aac:	2200      	movs	r2, #0
 8001aae:	601a      	str	r2, [r3, #0]
 8001ab0:	605a      	str	r2, [r3, #4]
 8001ab2:	609a      	str	r2, [r3, #8]
 8001ab4:	60da      	str	r2, [r3, #12]
 8001ab6:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	4a4d      	ldr	r2, [pc, #308]	; (8001bf4 <HAL_UART_MspInit+0x154>)
 8001abe:	4293      	cmp	r3, r2
 8001ac0:	d162      	bne.n	8001b88 <HAL_UART_MspInit+0xe8>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001ac2:	2300      	movs	r3, #0
 8001ac4:	61bb      	str	r3, [r7, #24]
 8001ac6:	4b4c      	ldr	r3, [pc, #304]	; (8001bf8 <HAL_UART_MspInit+0x158>)
 8001ac8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001aca:	4a4b      	ldr	r2, [pc, #300]	; (8001bf8 <HAL_UART_MspInit+0x158>)
 8001acc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001ad0:	6413      	str	r3, [r2, #64]	; 0x40
 8001ad2:	4b49      	ldr	r3, [pc, #292]	; (8001bf8 <HAL_UART_MspInit+0x158>)
 8001ad4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ad6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ada:	61bb      	str	r3, [r7, #24]
 8001adc:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ade:	2300      	movs	r3, #0
 8001ae0:	617b      	str	r3, [r7, #20]
 8001ae2:	4b45      	ldr	r3, [pc, #276]	; (8001bf8 <HAL_UART_MspInit+0x158>)
 8001ae4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ae6:	4a44      	ldr	r2, [pc, #272]	; (8001bf8 <HAL_UART_MspInit+0x158>)
 8001ae8:	f043 0301 	orr.w	r3, r3, #1
 8001aec:	6313      	str	r3, [r2, #48]	; 0x30
 8001aee:	4b42      	ldr	r3, [pc, #264]	; (8001bf8 <HAL_UART_MspInit+0x158>)
 8001af0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001af2:	f003 0301 	and.w	r3, r3, #1
 8001af6:	617b      	str	r3, [r7, #20]
 8001af8:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001afa:	230c      	movs	r3, #12
 8001afc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001afe:	2302      	movs	r3, #2
 8001b00:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b02:	2300      	movs	r3, #0
 8001b04:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b06:	2303      	movs	r3, #3
 8001b08:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001b0a:	2307      	movs	r3, #7
 8001b0c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b0e:	f107 031c 	add.w	r3, r7, #28
 8001b12:	4619      	mov	r1, r3
 8001b14:	4839      	ldr	r0, [pc, #228]	; (8001bfc <HAL_UART_MspInit+0x15c>)
 8001b16:	f001 facb 	bl	80030b0 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8001b1a:	4b39      	ldr	r3, [pc, #228]	; (8001c00 <HAL_UART_MspInit+0x160>)
 8001b1c:	4a39      	ldr	r2, [pc, #228]	; (8001c04 <HAL_UART_MspInit+0x164>)
 8001b1e:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8001b20:	4b37      	ldr	r3, [pc, #220]	; (8001c00 <HAL_UART_MspInit+0x160>)
 8001b22:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001b26:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001b28:	4b35      	ldr	r3, [pc, #212]	; (8001c00 <HAL_UART_MspInit+0x160>)
 8001b2a:	2240      	movs	r2, #64	; 0x40
 8001b2c:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001b2e:	4b34      	ldr	r3, [pc, #208]	; (8001c00 <HAL_UART_MspInit+0x160>)
 8001b30:	2200      	movs	r2, #0
 8001b32:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001b34:	4b32      	ldr	r3, [pc, #200]	; (8001c00 <HAL_UART_MspInit+0x160>)
 8001b36:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001b3a:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001b3c:	4b30      	ldr	r3, [pc, #192]	; (8001c00 <HAL_UART_MspInit+0x160>)
 8001b3e:	2200      	movs	r2, #0
 8001b40:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001b42:	4b2f      	ldr	r3, [pc, #188]	; (8001c00 <HAL_UART_MspInit+0x160>)
 8001b44:	2200      	movs	r2, #0
 8001b46:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8001b48:	4b2d      	ldr	r3, [pc, #180]	; (8001c00 <HAL_UART_MspInit+0x160>)
 8001b4a:	2200      	movs	r2, #0
 8001b4c:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001b4e:	4b2c      	ldr	r3, [pc, #176]	; (8001c00 <HAL_UART_MspInit+0x160>)
 8001b50:	2200      	movs	r2, #0
 8001b52:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001b54:	4b2a      	ldr	r3, [pc, #168]	; (8001c00 <HAL_UART_MspInit+0x160>)
 8001b56:	2200      	movs	r2, #0
 8001b58:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8001b5a:	4829      	ldr	r0, [pc, #164]	; (8001c00 <HAL_UART_MspInit+0x160>)
 8001b5c:	f000 fe54 	bl	8002808 <HAL_DMA_Init>
 8001b60:	4603      	mov	r3, r0
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d001      	beq.n	8001b6a <HAL_UART_MspInit+0xca>
    {
      Error_Handler();
 8001b66:	f7ff fb8f 	bl	8001288 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	4a24      	ldr	r2, [pc, #144]	; (8001c00 <HAL_UART_MspInit+0x160>)
 8001b6e:	635a      	str	r2, [r3, #52]	; 0x34
 8001b70:	4a23      	ldr	r2, [pc, #140]	; (8001c00 <HAL_UART_MspInit+0x160>)
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001b76:	2200      	movs	r2, #0
 8001b78:	2100      	movs	r1, #0
 8001b7a:	2026      	movs	r0, #38	; 0x26
 8001b7c:	f000 fdff 	bl	800277e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001b80:	2026      	movs	r0, #38	; 0x26
 8001b82:	f000 fe18 	bl	80027b6 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 8001b86:	e030      	b.n	8001bea <HAL_UART_MspInit+0x14a>
  else if(uartHandle->Instance==USART6)
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	4a1e      	ldr	r2, [pc, #120]	; (8001c08 <HAL_UART_MspInit+0x168>)
 8001b8e:	4293      	cmp	r3, r2
 8001b90:	d12b      	bne.n	8001bea <HAL_UART_MspInit+0x14a>
    __HAL_RCC_USART6_CLK_ENABLE();
 8001b92:	2300      	movs	r3, #0
 8001b94:	613b      	str	r3, [r7, #16]
 8001b96:	4b18      	ldr	r3, [pc, #96]	; (8001bf8 <HAL_UART_MspInit+0x158>)
 8001b98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b9a:	4a17      	ldr	r2, [pc, #92]	; (8001bf8 <HAL_UART_MspInit+0x158>)
 8001b9c:	f043 0320 	orr.w	r3, r3, #32
 8001ba0:	6453      	str	r3, [r2, #68]	; 0x44
 8001ba2:	4b15      	ldr	r3, [pc, #84]	; (8001bf8 <HAL_UART_MspInit+0x158>)
 8001ba4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ba6:	f003 0320 	and.w	r3, r3, #32
 8001baa:	613b      	str	r3, [r7, #16]
 8001bac:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001bae:	2300      	movs	r3, #0
 8001bb0:	60fb      	str	r3, [r7, #12]
 8001bb2:	4b11      	ldr	r3, [pc, #68]	; (8001bf8 <HAL_UART_MspInit+0x158>)
 8001bb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bb6:	4a10      	ldr	r2, [pc, #64]	; (8001bf8 <HAL_UART_MspInit+0x158>)
 8001bb8:	f043 0304 	orr.w	r3, r3, #4
 8001bbc:	6313      	str	r3, [r2, #48]	; 0x30
 8001bbe:	4b0e      	ldr	r3, [pc, #56]	; (8001bf8 <HAL_UART_MspInit+0x158>)
 8001bc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bc2:	f003 0304 	and.w	r3, r3, #4
 8001bc6:	60fb      	str	r3, [r7, #12]
 8001bc8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001bca:	23c0      	movs	r3, #192	; 0xc0
 8001bcc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bce:	2302      	movs	r3, #2
 8001bd0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bd2:	2300      	movs	r3, #0
 8001bd4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bd6:	2303      	movs	r3, #3
 8001bd8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8001bda:	2308      	movs	r3, #8
 8001bdc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001bde:	f107 031c 	add.w	r3, r7, #28
 8001be2:	4619      	mov	r1, r3
 8001be4:	4809      	ldr	r0, [pc, #36]	; (8001c0c <HAL_UART_MspInit+0x16c>)
 8001be6:	f001 fa63 	bl	80030b0 <HAL_GPIO_Init>
}
 8001bea:	bf00      	nop
 8001bec:	3730      	adds	r7, #48	; 0x30
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	bd80      	pop	{r7, pc}
 8001bf2:	bf00      	nop
 8001bf4:	40004400 	.word	0x40004400
 8001bf8:	40023800 	.word	0x40023800
 8001bfc:	40020000 	.word	0x40020000
 8001c00:	20004b80 	.word	0x20004b80
 8001c04:	400260a0 	.word	0x400260a0
 8001c08:	40011400 	.word	0x40011400
 8001c0c:	40020800 	.word	0x40020800

08001c10 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001c10:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001c48 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001c14:	480d      	ldr	r0, [pc, #52]	; (8001c4c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001c16:	490e      	ldr	r1, [pc, #56]	; (8001c50 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001c18:	4a0e      	ldr	r2, [pc, #56]	; (8001c54 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001c1a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c1c:	e002      	b.n	8001c24 <LoopCopyDataInit>

08001c1e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c1e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c20:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c22:	3304      	adds	r3, #4

08001c24 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c24:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c26:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c28:	d3f9      	bcc.n	8001c1e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c2a:	4a0b      	ldr	r2, [pc, #44]	; (8001c58 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001c2c:	4c0b      	ldr	r4, [pc, #44]	; (8001c5c <LoopFillZerobss+0x26>)
  movs r3, #0
 8001c2e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c30:	e001      	b.n	8001c36 <LoopFillZerobss>

08001c32 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c32:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c34:	3204      	adds	r2, #4

08001c36 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c36:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c38:	d3fb      	bcc.n	8001c32 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001c3a:	f7ff fecb 	bl	80019d4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001c3e:	f007 fa25 	bl	800908c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001c42:	f7ff f949 	bl	8000ed8 <main>
  bx  lr    
 8001c46:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001c48:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001c4c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c50:	2000009c 	.word	0x2000009c
  ldr r2, =_sidata
 8001c54:	0801dbf0 	.word	0x0801dbf0
  ldr r2, =_sbss
 8001c58:	2000009c 	.word	0x2000009c
  ldr r4, =_ebss
 8001c5c:	2000519c 	.word	0x2000519c

08001c60 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001c60:	e7fe      	b.n	8001c60 <ADC_IRQHandler>
	...

08001c64 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001c68:	4b0e      	ldr	r3, [pc, #56]	; (8001ca4 <HAL_Init+0x40>)
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	4a0d      	ldr	r2, [pc, #52]	; (8001ca4 <HAL_Init+0x40>)
 8001c6e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001c72:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001c74:	4b0b      	ldr	r3, [pc, #44]	; (8001ca4 <HAL_Init+0x40>)
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	4a0a      	ldr	r2, [pc, #40]	; (8001ca4 <HAL_Init+0x40>)
 8001c7a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001c7e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001c80:	4b08      	ldr	r3, [pc, #32]	; (8001ca4 <HAL_Init+0x40>)
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	4a07      	ldr	r2, [pc, #28]	; (8001ca4 <HAL_Init+0x40>)
 8001c86:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c8a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c8c:	2003      	movs	r0, #3
 8001c8e:	f000 fd6b 	bl	8002768 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001c92:	2000      	movs	r0, #0
 8001c94:	f000 f808 	bl	8001ca8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001c98:	f7ff fc7a 	bl	8001590 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001c9c:	2300      	movs	r3, #0
}
 8001c9e:	4618      	mov	r0, r3
 8001ca0:	bd80      	pop	{r7, pc}
 8001ca2:	bf00      	nop
 8001ca4:	40023c00 	.word	0x40023c00

08001ca8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	b082      	sub	sp, #8
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001cb0:	4b12      	ldr	r3, [pc, #72]	; (8001cfc <HAL_InitTick+0x54>)
 8001cb2:	681a      	ldr	r2, [r3, #0]
 8001cb4:	4b12      	ldr	r3, [pc, #72]	; (8001d00 <HAL_InitTick+0x58>)
 8001cb6:	781b      	ldrb	r3, [r3, #0]
 8001cb8:	4619      	mov	r1, r3
 8001cba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001cbe:	fbb3 f3f1 	udiv	r3, r3, r1
 8001cc2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	f000 fd91 	bl	80027ee <HAL_SYSTICK_Config>
 8001ccc:	4603      	mov	r3, r0
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d001      	beq.n	8001cd6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001cd2:	2301      	movs	r3, #1
 8001cd4:	e00e      	b.n	8001cf4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	2b0f      	cmp	r3, #15
 8001cda:	d80a      	bhi.n	8001cf2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001cdc:	2200      	movs	r2, #0
 8001cde:	6879      	ldr	r1, [r7, #4]
 8001ce0:	f04f 30ff 	mov.w	r0, #4294967295
 8001ce4:	f000 fd4b 	bl	800277e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001ce8:	4a06      	ldr	r2, [pc, #24]	; (8001d04 <HAL_InitTick+0x5c>)
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001cee:	2300      	movs	r3, #0
 8001cf0:	e000      	b.n	8001cf4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001cf2:	2301      	movs	r3, #1
}
 8001cf4:	4618      	mov	r0, r3
 8001cf6:	3708      	adds	r7, #8
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	bd80      	pop	{r7, pc}
 8001cfc:	2000002c 	.word	0x2000002c
 8001d00:	20000034 	.word	0x20000034
 8001d04:	20000030 	.word	0x20000030

08001d08 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d08:	b480      	push	{r7}
 8001d0a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001d0c:	4b06      	ldr	r3, [pc, #24]	; (8001d28 <HAL_IncTick+0x20>)
 8001d0e:	781b      	ldrb	r3, [r3, #0]
 8001d10:	461a      	mov	r2, r3
 8001d12:	4b06      	ldr	r3, [pc, #24]	; (8001d2c <HAL_IncTick+0x24>)
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	4413      	add	r3, r2
 8001d18:	4a04      	ldr	r2, [pc, #16]	; (8001d2c <HAL_IncTick+0x24>)
 8001d1a:	6013      	str	r3, [r2, #0]
}
 8001d1c:	bf00      	nop
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d24:	4770      	bx	lr
 8001d26:	bf00      	nop
 8001d28:	20000034 	.word	0x20000034
 8001d2c:	20004be0 	.word	0x20004be0

08001d30 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d30:	b480      	push	{r7}
 8001d32:	af00      	add	r7, sp, #0
  return uwTick;
 8001d34:	4b03      	ldr	r3, [pc, #12]	; (8001d44 <HAL_GetTick+0x14>)
 8001d36:	681b      	ldr	r3, [r3, #0]
}
 8001d38:	4618      	mov	r0, r3
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d40:	4770      	bx	lr
 8001d42:	bf00      	nop
 8001d44:	20004be0 	.word	0x20004be0

08001d48 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b084      	sub	sp, #16
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001d50:	f7ff ffee 	bl	8001d30 <HAL_GetTick>
 8001d54:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001d5a:	68fb      	ldr	r3, [r7, #12]
 8001d5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d60:	d005      	beq.n	8001d6e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001d62:	4b0a      	ldr	r3, [pc, #40]	; (8001d8c <HAL_Delay+0x44>)
 8001d64:	781b      	ldrb	r3, [r3, #0]
 8001d66:	461a      	mov	r2, r3
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	4413      	add	r3, r2
 8001d6c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001d6e:	bf00      	nop
 8001d70:	f7ff ffde 	bl	8001d30 <HAL_GetTick>
 8001d74:	4602      	mov	r2, r0
 8001d76:	68bb      	ldr	r3, [r7, #8]
 8001d78:	1ad3      	subs	r3, r2, r3
 8001d7a:	68fa      	ldr	r2, [r7, #12]
 8001d7c:	429a      	cmp	r2, r3
 8001d7e:	d8f7      	bhi.n	8001d70 <HAL_Delay+0x28>
  {
  }
}
 8001d80:	bf00      	nop
 8001d82:	bf00      	nop
 8001d84:	3710      	adds	r7, #16
 8001d86:	46bd      	mov	sp, r7
 8001d88:	bd80      	pop	{r7, pc}
 8001d8a:	bf00      	nop
 8001d8c:	20000034 	.word	0x20000034

08001d90 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001d90:	b580      	push	{r7, lr}
 8001d92:	b084      	sub	sp, #16
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001d98:	2300      	movs	r3, #0
 8001d9a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d101      	bne.n	8001da6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001da2:	2301      	movs	r3, #1
 8001da4:	e033      	b.n	8001e0e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d109      	bne.n	8001dc2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001dae:	6878      	ldr	r0, [r7, #4]
 8001db0:	f7fe fe88 	bl	8000ac4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	2200      	movs	r2, #0
 8001db8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	2200      	movs	r2, #0
 8001dbe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dc6:	f003 0310 	and.w	r3, r3, #16
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d118      	bne.n	8001e00 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dd2:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001dd6:	f023 0302 	bic.w	r3, r3, #2
 8001dda:	f043 0202 	orr.w	r2, r3, #2
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001de2:	6878      	ldr	r0, [r7, #4]
 8001de4:	f000 fa4e 	bl	8002284 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	2200      	movs	r2, #0
 8001dec:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001df2:	f023 0303 	bic.w	r3, r3, #3
 8001df6:	f043 0201 	orr.w	r2, r3, #1
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	641a      	str	r2, [r3, #64]	; 0x40
 8001dfe:	e001      	b.n	8001e04 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001e00:	2301      	movs	r3, #1
 8001e02:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	2200      	movs	r2, #0
 8001e08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001e0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e0e:	4618      	mov	r0, r3
 8001e10:	3710      	adds	r7, #16
 8001e12:	46bd      	mov	sp, r7
 8001e14:	bd80      	pop	{r7, pc}
	...

08001e18 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	b086      	sub	sp, #24
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	60f8      	str	r0, [r7, #12]
 8001e20:	60b9      	str	r1, [r7, #8]
 8001e22:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8001e24:	2300      	movs	r3, #0
 8001e26:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001e2e:	2b01      	cmp	r3, #1
 8001e30:	d101      	bne.n	8001e36 <HAL_ADC_Start_DMA+0x1e>
 8001e32:	2302      	movs	r3, #2
 8001e34:	e0ce      	b.n	8001fd4 <HAL_ADC_Start_DMA+0x1bc>
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	2201      	movs	r2, #1
 8001e3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001e3e:	68fb      	ldr	r3, [r7, #12]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	689b      	ldr	r3, [r3, #8]
 8001e44:	f003 0301 	and.w	r3, r3, #1
 8001e48:	2b01      	cmp	r3, #1
 8001e4a:	d018      	beq.n	8001e7e <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	689a      	ldr	r2, [r3, #8]
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	f042 0201 	orr.w	r2, r2, #1
 8001e5a:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001e5c:	4b5f      	ldr	r3, [pc, #380]	; (8001fdc <HAL_ADC_Start_DMA+0x1c4>)
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	4a5f      	ldr	r2, [pc, #380]	; (8001fe0 <HAL_ADC_Start_DMA+0x1c8>)
 8001e62:	fba2 2303 	umull	r2, r3, r2, r3
 8001e66:	0c9a      	lsrs	r2, r3, #18
 8001e68:	4613      	mov	r3, r2
 8001e6a:	005b      	lsls	r3, r3, #1
 8001e6c:	4413      	add	r3, r2
 8001e6e:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8001e70:	e002      	b.n	8001e78 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8001e72:	693b      	ldr	r3, [r7, #16]
 8001e74:	3b01      	subs	r3, #1
 8001e76:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8001e78:	693b      	ldr	r3, [r7, #16]
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d1f9      	bne.n	8001e72 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	689b      	ldr	r3, [r3, #8]
 8001e84:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e88:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001e8c:	d107      	bne.n	8001e9e <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	689a      	ldr	r2, [r3, #8]
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001e9c:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	689b      	ldr	r3, [r3, #8]
 8001ea4:	f003 0301 	and.w	r3, r3, #1
 8001ea8:	2b01      	cmp	r3, #1
 8001eaa:	f040 8086 	bne.w	8001fba <HAL_ADC_Start_DMA+0x1a2>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eb2:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001eb6:	f023 0301 	bic.w	r3, r3, #1
 8001eba:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	685b      	ldr	r3, [r3, #4]
 8001ec8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d007      	beq.n	8001ee0 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ed4:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001ed8:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ee4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001ee8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001eec:	d106      	bne.n	8001efc <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ef2:	f023 0206 	bic.w	r2, r3, #6
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	645a      	str	r2, [r3, #68]	; 0x44
 8001efa:	e002      	b.n	8001f02 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	2200      	movs	r2, #0
 8001f00:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	2200      	movs	r2, #0
 8001f06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001f0a:	4b36      	ldr	r3, [pc, #216]	; (8001fe4 <HAL_ADC_Start_DMA+0x1cc>)
 8001f0c:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f12:	4a35      	ldr	r2, [pc, #212]	; (8001fe8 <HAL_ADC_Start_DMA+0x1d0>)
 8001f14:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f1a:	4a34      	ldr	r2, [pc, #208]	; (8001fec <HAL_ADC_Start_DMA+0x1d4>)
 8001f1c:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f22:	4a33      	ldr	r2, [pc, #204]	; (8001ff0 <HAL_ADC_Start_DMA+0x1d8>)
 8001f24:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8001f2e:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	685a      	ldr	r2, [r3, #4]
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8001f3e:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	689a      	ldr	r2, [r3, #8]
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001f4e:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	334c      	adds	r3, #76	; 0x4c
 8001f5a:	4619      	mov	r1, r3
 8001f5c:	68ba      	ldr	r2, [r7, #8]
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	f000 fd00 	bl	8002964 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001f64:	697b      	ldr	r3, [r7, #20]
 8001f66:	685b      	ldr	r3, [r3, #4]
 8001f68:	f003 031f 	and.w	r3, r3, #31
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d10f      	bne.n	8001f90 <HAL_ADC_Start_DMA+0x178>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	689b      	ldr	r3, [r3, #8]
 8001f76:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d129      	bne.n	8001fd2 <HAL_ADC_Start_DMA+0x1ba>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	689a      	ldr	r2, [r3, #8]
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001f8c:	609a      	str	r2, [r3, #8]
 8001f8e:	e020      	b.n	8001fd2 <HAL_ADC_Start_DMA+0x1ba>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	4a17      	ldr	r2, [pc, #92]	; (8001ff4 <HAL_ADC_Start_DMA+0x1dc>)
 8001f96:	4293      	cmp	r3, r2
 8001f98:	d11b      	bne.n	8001fd2 <HAL_ADC_Start_DMA+0x1ba>
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	689b      	ldr	r3, [r3, #8]
 8001fa0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d114      	bne.n	8001fd2 <HAL_ADC_Start_DMA+0x1ba>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	689a      	ldr	r2, [r3, #8]
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001fb6:	609a      	str	r2, [r3, #8]
 8001fb8:	e00b      	b.n	8001fd2 <HAL_ADC_Start_DMA+0x1ba>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fbe:	f043 0210 	orr.w	r2, r3, #16
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fca:	f043 0201 	orr.w	r2, r3, #1
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8001fd2:	2300      	movs	r3, #0
}
 8001fd4:	4618      	mov	r0, r3
 8001fd6:	3718      	adds	r7, #24
 8001fd8:	46bd      	mov	sp, r7
 8001fda:	bd80      	pop	{r7, pc}
 8001fdc:	2000002c 	.word	0x2000002c
 8001fe0:	431bde83 	.word	0x431bde83
 8001fe4:	40012300 	.word	0x40012300
 8001fe8:	0800247d 	.word	0x0800247d
 8001fec:	08002537 	.word	0x08002537
 8001ff0:	08002553 	.word	0x08002553
 8001ff4:	40012000 	.word	0x40012000

08001ff8 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001ff8:	b480      	push	{r7}
 8001ffa:	b083      	sub	sp, #12
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8002000:	bf00      	nop
 8002002:	370c      	adds	r7, #12
 8002004:	46bd      	mov	sp, r7
 8002006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800200a:	4770      	bx	lr

0800200c <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800200c:	b480      	push	{r7}
 800200e:	b083      	sub	sp, #12
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002014:	bf00      	nop
 8002016:	370c      	adds	r7, #12
 8002018:	46bd      	mov	sp, r7
 800201a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201e:	4770      	bx	lr

08002020 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002020:	b480      	push	{r7}
 8002022:	b085      	sub	sp, #20
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
 8002028:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800202a:	2300      	movs	r3, #0
 800202c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002034:	2b01      	cmp	r3, #1
 8002036:	d101      	bne.n	800203c <HAL_ADC_ConfigChannel+0x1c>
 8002038:	2302      	movs	r3, #2
 800203a:	e113      	b.n	8002264 <HAL_ADC_ConfigChannel+0x244>
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	2201      	movs	r2, #1
 8002040:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002044:	683b      	ldr	r3, [r7, #0]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	2b09      	cmp	r3, #9
 800204a:	d925      	bls.n	8002098 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	68d9      	ldr	r1, [r3, #12]
 8002052:	683b      	ldr	r3, [r7, #0]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	b29b      	uxth	r3, r3
 8002058:	461a      	mov	r2, r3
 800205a:	4613      	mov	r3, r2
 800205c:	005b      	lsls	r3, r3, #1
 800205e:	4413      	add	r3, r2
 8002060:	3b1e      	subs	r3, #30
 8002062:	2207      	movs	r2, #7
 8002064:	fa02 f303 	lsl.w	r3, r2, r3
 8002068:	43da      	mvns	r2, r3
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	400a      	ands	r2, r1
 8002070:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	68d9      	ldr	r1, [r3, #12]
 8002078:	683b      	ldr	r3, [r7, #0]
 800207a:	689a      	ldr	r2, [r3, #8]
 800207c:	683b      	ldr	r3, [r7, #0]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	b29b      	uxth	r3, r3
 8002082:	4618      	mov	r0, r3
 8002084:	4603      	mov	r3, r0
 8002086:	005b      	lsls	r3, r3, #1
 8002088:	4403      	add	r3, r0
 800208a:	3b1e      	subs	r3, #30
 800208c:	409a      	lsls	r2, r3
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	430a      	orrs	r2, r1
 8002094:	60da      	str	r2, [r3, #12]
 8002096:	e022      	b.n	80020de <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	6919      	ldr	r1, [r3, #16]
 800209e:	683b      	ldr	r3, [r7, #0]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	b29b      	uxth	r3, r3
 80020a4:	461a      	mov	r2, r3
 80020a6:	4613      	mov	r3, r2
 80020a8:	005b      	lsls	r3, r3, #1
 80020aa:	4413      	add	r3, r2
 80020ac:	2207      	movs	r2, #7
 80020ae:	fa02 f303 	lsl.w	r3, r2, r3
 80020b2:	43da      	mvns	r2, r3
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	400a      	ands	r2, r1
 80020ba:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	6919      	ldr	r1, [r3, #16]
 80020c2:	683b      	ldr	r3, [r7, #0]
 80020c4:	689a      	ldr	r2, [r3, #8]
 80020c6:	683b      	ldr	r3, [r7, #0]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	b29b      	uxth	r3, r3
 80020cc:	4618      	mov	r0, r3
 80020ce:	4603      	mov	r3, r0
 80020d0:	005b      	lsls	r3, r3, #1
 80020d2:	4403      	add	r3, r0
 80020d4:	409a      	lsls	r2, r3
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	430a      	orrs	r2, r1
 80020dc:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80020de:	683b      	ldr	r3, [r7, #0]
 80020e0:	685b      	ldr	r3, [r3, #4]
 80020e2:	2b06      	cmp	r3, #6
 80020e4:	d824      	bhi.n	8002130 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80020ec:	683b      	ldr	r3, [r7, #0]
 80020ee:	685a      	ldr	r2, [r3, #4]
 80020f0:	4613      	mov	r3, r2
 80020f2:	009b      	lsls	r3, r3, #2
 80020f4:	4413      	add	r3, r2
 80020f6:	3b05      	subs	r3, #5
 80020f8:	221f      	movs	r2, #31
 80020fa:	fa02 f303 	lsl.w	r3, r2, r3
 80020fe:	43da      	mvns	r2, r3
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	400a      	ands	r2, r1
 8002106:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800210e:	683b      	ldr	r3, [r7, #0]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	b29b      	uxth	r3, r3
 8002114:	4618      	mov	r0, r3
 8002116:	683b      	ldr	r3, [r7, #0]
 8002118:	685a      	ldr	r2, [r3, #4]
 800211a:	4613      	mov	r3, r2
 800211c:	009b      	lsls	r3, r3, #2
 800211e:	4413      	add	r3, r2
 8002120:	3b05      	subs	r3, #5
 8002122:	fa00 f203 	lsl.w	r2, r0, r3
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	430a      	orrs	r2, r1
 800212c:	635a      	str	r2, [r3, #52]	; 0x34
 800212e:	e04c      	b.n	80021ca <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002130:	683b      	ldr	r3, [r7, #0]
 8002132:	685b      	ldr	r3, [r3, #4]
 8002134:	2b0c      	cmp	r3, #12
 8002136:	d824      	bhi.n	8002182 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800213e:	683b      	ldr	r3, [r7, #0]
 8002140:	685a      	ldr	r2, [r3, #4]
 8002142:	4613      	mov	r3, r2
 8002144:	009b      	lsls	r3, r3, #2
 8002146:	4413      	add	r3, r2
 8002148:	3b23      	subs	r3, #35	; 0x23
 800214a:	221f      	movs	r2, #31
 800214c:	fa02 f303 	lsl.w	r3, r2, r3
 8002150:	43da      	mvns	r2, r3
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	400a      	ands	r2, r1
 8002158:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002160:	683b      	ldr	r3, [r7, #0]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	b29b      	uxth	r3, r3
 8002166:	4618      	mov	r0, r3
 8002168:	683b      	ldr	r3, [r7, #0]
 800216a:	685a      	ldr	r2, [r3, #4]
 800216c:	4613      	mov	r3, r2
 800216e:	009b      	lsls	r3, r3, #2
 8002170:	4413      	add	r3, r2
 8002172:	3b23      	subs	r3, #35	; 0x23
 8002174:	fa00 f203 	lsl.w	r2, r0, r3
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	430a      	orrs	r2, r1
 800217e:	631a      	str	r2, [r3, #48]	; 0x30
 8002180:	e023      	b.n	80021ca <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002188:	683b      	ldr	r3, [r7, #0]
 800218a:	685a      	ldr	r2, [r3, #4]
 800218c:	4613      	mov	r3, r2
 800218e:	009b      	lsls	r3, r3, #2
 8002190:	4413      	add	r3, r2
 8002192:	3b41      	subs	r3, #65	; 0x41
 8002194:	221f      	movs	r2, #31
 8002196:	fa02 f303 	lsl.w	r3, r2, r3
 800219a:	43da      	mvns	r2, r3
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	400a      	ands	r2, r1
 80021a2:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80021aa:	683b      	ldr	r3, [r7, #0]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	b29b      	uxth	r3, r3
 80021b0:	4618      	mov	r0, r3
 80021b2:	683b      	ldr	r3, [r7, #0]
 80021b4:	685a      	ldr	r2, [r3, #4]
 80021b6:	4613      	mov	r3, r2
 80021b8:	009b      	lsls	r3, r3, #2
 80021ba:	4413      	add	r3, r2
 80021bc:	3b41      	subs	r3, #65	; 0x41
 80021be:	fa00 f203 	lsl.w	r2, r0, r3
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	430a      	orrs	r2, r1
 80021c8:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80021ca:	4b29      	ldr	r3, [pc, #164]	; (8002270 <HAL_ADC_ConfigChannel+0x250>)
 80021cc:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	4a28      	ldr	r2, [pc, #160]	; (8002274 <HAL_ADC_ConfigChannel+0x254>)
 80021d4:	4293      	cmp	r3, r2
 80021d6:	d10f      	bne.n	80021f8 <HAL_ADC_ConfigChannel+0x1d8>
 80021d8:	683b      	ldr	r3, [r7, #0]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	2b12      	cmp	r3, #18
 80021de:	d10b      	bne.n	80021f8 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	685b      	ldr	r3, [r3, #4]
 80021e4:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	685b      	ldr	r3, [r3, #4]
 80021f0:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	4a1d      	ldr	r2, [pc, #116]	; (8002274 <HAL_ADC_ConfigChannel+0x254>)
 80021fe:	4293      	cmp	r3, r2
 8002200:	d12b      	bne.n	800225a <HAL_ADC_ConfigChannel+0x23a>
 8002202:	683b      	ldr	r3, [r7, #0]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	4a1c      	ldr	r2, [pc, #112]	; (8002278 <HAL_ADC_ConfigChannel+0x258>)
 8002208:	4293      	cmp	r3, r2
 800220a:	d003      	beq.n	8002214 <HAL_ADC_ConfigChannel+0x1f4>
 800220c:	683b      	ldr	r3, [r7, #0]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	2b11      	cmp	r3, #17
 8002212:	d122      	bne.n	800225a <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	685b      	ldr	r3, [r3, #4]
 8002218:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	685b      	ldr	r3, [r3, #4]
 8002224:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800222c:	683b      	ldr	r3, [r7, #0]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	4a11      	ldr	r2, [pc, #68]	; (8002278 <HAL_ADC_ConfigChannel+0x258>)
 8002232:	4293      	cmp	r3, r2
 8002234:	d111      	bne.n	800225a <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002236:	4b11      	ldr	r3, [pc, #68]	; (800227c <HAL_ADC_ConfigChannel+0x25c>)
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	4a11      	ldr	r2, [pc, #68]	; (8002280 <HAL_ADC_ConfigChannel+0x260>)
 800223c:	fba2 2303 	umull	r2, r3, r2, r3
 8002240:	0c9a      	lsrs	r2, r3, #18
 8002242:	4613      	mov	r3, r2
 8002244:	009b      	lsls	r3, r3, #2
 8002246:	4413      	add	r3, r2
 8002248:	005b      	lsls	r3, r3, #1
 800224a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800224c:	e002      	b.n	8002254 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800224e:	68bb      	ldr	r3, [r7, #8]
 8002250:	3b01      	subs	r3, #1
 8002252:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002254:	68bb      	ldr	r3, [r7, #8]
 8002256:	2b00      	cmp	r3, #0
 8002258:	d1f9      	bne.n	800224e <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	2200      	movs	r2, #0
 800225e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002262:	2300      	movs	r3, #0
}
 8002264:	4618      	mov	r0, r3
 8002266:	3714      	adds	r7, #20
 8002268:	46bd      	mov	sp, r7
 800226a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226e:	4770      	bx	lr
 8002270:	40012300 	.word	0x40012300
 8002274:	40012000 	.word	0x40012000
 8002278:	10000012 	.word	0x10000012
 800227c:	2000002c 	.word	0x2000002c
 8002280:	431bde83 	.word	0x431bde83

08002284 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002284:	b480      	push	{r7}
 8002286:	b085      	sub	sp, #20
 8002288:	af00      	add	r7, sp, #0
 800228a:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800228c:	4b79      	ldr	r3, [pc, #484]	; (8002474 <ADC_Init+0x1f0>)
 800228e:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	685b      	ldr	r3, [r3, #4]
 8002294:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	685a      	ldr	r2, [r3, #4]
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	685b      	ldr	r3, [r3, #4]
 80022a4:	431a      	orrs	r2, r3
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	685a      	ldr	r2, [r3, #4]
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80022b8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	6859      	ldr	r1, [r3, #4]
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	691b      	ldr	r3, [r3, #16]
 80022c4:	021a      	lsls	r2, r3, #8
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	430a      	orrs	r2, r1
 80022cc:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	685a      	ldr	r2, [r3, #4]
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80022dc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	6859      	ldr	r1, [r3, #4]
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	689a      	ldr	r2, [r3, #8]
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	430a      	orrs	r2, r1
 80022ee:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	689a      	ldr	r2, [r3, #8]
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80022fe:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	6899      	ldr	r1, [r3, #8]
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	68da      	ldr	r2, [r3, #12]
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	430a      	orrs	r2, r1
 8002310:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002316:	4a58      	ldr	r2, [pc, #352]	; (8002478 <ADC_Init+0x1f4>)
 8002318:	4293      	cmp	r3, r2
 800231a:	d022      	beq.n	8002362 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	689a      	ldr	r2, [r3, #8]
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800232a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	6899      	ldr	r1, [r3, #8]
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	430a      	orrs	r2, r1
 800233c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	689a      	ldr	r2, [r3, #8]
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800234c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	6899      	ldr	r1, [r3, #8]
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	430a      	orrs	r2, r1
 800235e:	609a      	str	r2, [r3, #8]
 8002360:	e00f      	b.n	8002382 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	689a      	ldr	r2, [r3, #8]
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002370:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	689a      	ldr	r2, [r3, #8]
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002380:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	689a      	ldr	r2, [r3, #8]
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	f022 0202 	bic.w	r2, r2, #2
 8002390:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	6899      	ldr	r1, [r3, #8]
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	7e1b      	ldrb	r3, [r3, #24]
 800239c:	005a      	lsls	r2, r3, #1
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	430a      	orrs	r2, r1
 80023a4:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d01b      	beq.n	80023e8 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	685a      	ldr	r2, [r3, #4]
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80023be:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	685a      	ldr	r2, [r3, #4]
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80023ce:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	6859      	ldr	r1, [r3, #4]
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023da:	3b01      	subs	r3, #1
 80023dc:	035a      	lsls	r2, r3, #13
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	430a      	orrs	r2, r1
 80023e4:	605a      	str	r2, [r3, #4]
 80023e6:	e007      	b.n	80023f8 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	685a      	ldr	r2, [r3, #4]
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80023f6:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002406:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	69db      	ldr	r3, [r3, #28]
 8002412:	3b01      	subs	r3, #1
 8002414:	051a      	lsls	r2, r3, #20
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	430a      	orrs	r2, r1
 800241c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	689a      	ldr	r2, [r3, #8]
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800242c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	6899      	ldr	r1, [r3, #8]
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800243a:	025a      	lsls	r2, r3, #9
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	430a      	orrs	r2, r1
 8002442:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	689a      	ldr	r2, [r3, #8]
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002452:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	6899      	ldr	r1, [r3, #8]
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	695b      	ldr	r3, [r3, #20]
 800245e:	029a      	lsls	r2, r3, #10
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	430a      	orrs	r2, r1
 8002466:	609a      	str	r2, [r3, #8]
}
 8002468:	bf00      	nop
 800246a:	3714      	adds	r7, #20
 800246c:	46bd      	mov	sp, r7
 800246e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002472:	4770      	bx	lr
 8002474:	40012300 	.word	0x40012300
 8002478:	0f000001 	.word	0x0f000001

0800247c <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 800247c:	b580      	push	{r7, lr}
 800247e:	b084      	sub	sp, #16
 8002480:	af00      	add	r7, sp, #0
 8002482:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002488:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800248e:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002492:	2b00      	cmp	r3, #0
 8002494:	d13c      	bne.n	8002510 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800249a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	689b      	ldr	r3, [r3, #8]
 80024a8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d12b      	bne.n	8002508 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d127      	bne.n	8002508 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024be:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d006      	beq.n	80024d4 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	689b      	ldr	r3, [r3, #8]
 80024cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d119      	bne.n	8002508 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	685a      	ldr	r2, [r3, #4]
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	f022 0220 	bic.w	r2, r2, #32
 80024e2:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024e8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024f4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d105      	bne.n	8002508 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002500:	f043 0201 	orr.w	r2, r3, #1
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002508:	68f8      	ldr	r0, [r7, #12]
 800250a:	f7fe fd9f 	bl	800104c <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800250e:	e00e      	b.n	800252e <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002514:	f003 0310 	and.w	r3, r3, #16
 8002518:	2b00      	cmp	r3, #0
 800251a:	d003      	beq.n	8002524 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 800251c:	68f8      	ldr	r0, [r7, #12]
 800251e:	f7ff fd75 	bl	800200c <HAL_ADC_ErrorCallback>
}
 8002522:	e004      	b.n	800252e <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002528:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800252a:	6878      	ldr	r0, [r7, #4]
 800252c:	4798      	blx	r3
}
 800252e:	bf00      	nop
 8002530:	3710      	adds	r7, #16
 8002532:	46bd      	mov	sp, r7
 8002534:	bd80      	pop	{r7, pc}

08002536 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002536:	b580      	push	{r7, lr}
 8002538:	b084      	sub	sp, #16
 800253a:	af00      	add	r7, sp, #0
 800253c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002542:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002544:	68f8      	ldr	r0, [r7, #12]
 8002546:	f7ff fd57 	bl	8001ff8 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800254a:	bf00      	nop
 800254c:	3710      	adds	r7, #16
 800254e:	46bd      	mov	sp, r7
 8002550:	bd80      	pop	{r7, pc}

08002552 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8002552:	b580      	push	{r7, lr}
 8002554:	b084      	sub	sp, #16
 8002556:	af00      	add	r7, sp, #0
 8002558:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800255e:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	2240      	movs	r2, #64	; 0x40
 8002564:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800256a:	f043 0204 	orr.w	r2, r3, #4
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002572:	68f8      	ldr	r0, [r7, #12]
 8002574:	f7ff fd4a 	bl	800200c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002578:	bf00      	nop
 800257a:	3710      	adds	r7, #16
 800257c:	46bd      	mov	sp, r7
 800257e:	bd80      	pop	{r7, pc}

08002580 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002580:	b480      	push	{r7}
 8002582:	b085      	sub	sp, #20
 8002584:	af00      	add	r7, sp, #0
 8002586:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	f003 0307 	and.w	r3, r3, #7
 800258e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002590:	4b0c      	ldr	r3, [pc, #48]	; (80025c4 <__NVIC_SetPriorityGrouping+0x44>)
 8002592:	68db      	ldr	r3, [r3, #12]
 8002594:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002596:	68ba      	ldr	r2, [r7, #8]
 8002598:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800259c:	4013      	ands	r3, r2
 800259e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80025a4:	68bb      	ldr	r3, [r7, #8]
 80025a6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80025a8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80025ac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80025b0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80025b2:	4a04      	ldr	r2, [pc, #16]	; (80025c4 <__NVIC_SetPriorityGrouping+0x44>)
 80025b4:	68bb      	ldr	r3, [r7, #8]
 80025b6:	60d3      	str	r3, [r2, #12]
}
 80025b8:	bf00      	nop
 80025ba:	3714      	adds	r7, #20
 80025bc:	46bd      	mov	sp, r7
 80025be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c2:	4770      	bx	lr
 80025c4:	e000ed00 	.word	0xe000ed00

080025c8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80025c8:	b480      	push	{r7}
 80025ca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80025cc:	4b04      	ldr	r3, [pc, #16]	; (80025e0 <__NVIC_GetPriorityGrouping+0x18>)
 80025ce:	68db      	ldr	r3, [r3, #12]
 80025d0:	0a1b      	lsrs	r3, r3, #8
 80025d2:	f003 0307 	and.w	r3, r3, #7
}
 80025d6:	4618      	mov	r0, r3
 80025d8:	46bd      	mov	sp, r7
 80025da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025de:	4770      	bx	lr
 80025e0:	e000ed00 	.word	0xe000ed00

080025e4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025e4:	b480      	push	{r7}
 80025e6:	b083      	sub	sp, #12
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	4603      	mov	r3, r0
 80025ec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	db0b      	blt.n	800260e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80025f6:	79fb      	ldrb	r3, [r7, #7]
 80025f8:	f003 021f 	and.w	r2, r3, #31
 80025fc:	4907      	ldr	r1, [pc, #28]	; (800261c <__NVIC_EnableIRQ+0x38>)
 80025fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002602:	095b      	lsrs	r3, r3, #5
 8002604:	2001      	movs	r0, #1
 8002606:	fa00 f202 	lsl.w	r2, r0, r2
 800260a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800260e:	bf00      	nop
 8002610:	370c      	adds	r7, #12
 8002612:	46bd      	mov	sp, r7
 8002614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002618:	4770      	bx	lr
 800261a:	bf00      	nop
 800261c:	e000e100 	.word	0xe000e100

08002620 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002620:	b480      	push	{r7}
 8002622:	b083      	sub	sp, #12
 8002624:	af00      	add	r7, sp, #0
 8002626:	4603      	mov	r3, r0
 8002628:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800262a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800262e:	2b00      	cmp	r3, #0
 8002630:	db12      	blt.n	8002658 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002632:	79fb      	ldrb	r3, [r7, #7]
 8002634:	f003 021f 	and.w	r2, r3, #31
 8002638:	490a      	ldr	r1, [pc, #40]	; (8002664 <__NVIC_DisableIRQ+0x44>)
 800263a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800263e:	095b      	lsrs	r3, r3, #5
 8002640:	2001      	movs	r0, #1
 8002642:	fa00 f202 	lsl.w	r2, r0, r2
 8002646:	3320      	adds	r3, #32
 8002648:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800264c:	f3bf 8f4f 	dsb	sy
}
 8002650:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002652:	f3bf 8f6f 	isb	sy
}
 8002656:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8002658:	bf00      	nop
 800265a:	370c      	adds	r7, #12
 800265c:	46bd      	mov	sp, r7
 800265e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002662:	4770      	bx	lr
 8002664:	e000e100 	.word	0xe000e100

08002668 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002668:	b480      	push	{r7}
 800266a:	b083      	sub	sp, #12
 800266c:	af00      	add	r7, sp, #0
 800266e:	4603      	mov	r3, r0
 8002670:	6039      	str	r1, [r7, #0]
 8002672:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002674:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002678:	2b00      	cmp	r3, #0
 800267a:	db0a      	blt.n	8002692 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800267c:	683b      	ldr	r3, [r7, #0]
 800267e:	b2da      	uxtb	r2, r3
 8002680:	490c      	ldr	r1, [pc, #48]	; (80026b4 <__NVIC_SetPriority+0x4c>)
 8002682:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002686:	0112      	lsls	r2, r2, #4
 8002688:	b2d2      	uxtb	r2, r2
 800268a:	440b      	add	r3, r1
 800268c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002690:	e00a      	b.n	80026a8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002692:	683b      	ldr	r3, [r7, #0]
 8002694:	b2da      	uxtb	r2, r3
 8002696:	4908      	ldr	r1, [pc, #32]	; (80026b8 <__NVIC_SetPriority+0x50>)
 8002698:	79fb      	ldrb	r3, [r7, #7]
 800269a:	f003 030f 	and.w	r3, r3, #15
 800269e:	3b04      	subs	r3, #4
 80026a0:	0112      	lsls	r2, r2, #4
 80026a2:	b2d2      	uxtb	r2, r2
 80026a4:	440b      	add	r3, r1
 80026a6:	761a      	strb	r2, [r3, #24]
}
 80026a8:	bf00      	nop
 80026aa:	370c      	adds	r7, #12
 80026ac:	46bd      	mov	sp, r7
 80026ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b2:	4770      	bx	lr
 80026b4:	e000e100 	.word	0xe000e100
 80026b8:	e000ed00 	.word	0xe000ed00

080026bc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80026bc:	b480      	push	{r7}
 80026be:	b089      	sub	sp, #36	; 0x24
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	60f8      	str	r0, [r7, #12]
 80026c4:	60b9      	str	r1, [r7, #8]
 80026c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	f003 0307 	and.w	r3, r3, #7
 80026ce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80026d0:	69fb      	ldr	r3, [r7, #28]
 80026d2:	f1c3 0307 	rsb	r3, r3, #7
 80026d6:	2b04      	cmp	r3, #4
 80026d8:	bf28      	it	cs
 80026da:	2304      	movcs	r3, #4
 80026dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80026de:	69fb      	ldr	r3, [r7, #28]
 80026e0:	3304      	adds	r3, #4
 80026e2:	2b06      	cmp	r3, #6
 80026e4:	d902      	bls.n	80026ec <NVIC_EncodePriority+0x30>
 80026e6:	69fb      	ldr	r3, [r7, #28]
 80026e8:	3b03      	subs	r3, #3
 80026ea:	e000      	b.n	80026ee <NVIC_EncodePriority+0x32>
 80026ec:	2300      	movs	r3, #0
 80026ee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026f0:	f04f 32ff 	mov.w	r2, #4294967295
 80026f4:	69bb      	ldr	r3, [r7, #24]
 80026f6:	fa02 f303 	lsl.w	r3, r2, r3
 80026fa:	43da      	mvns	r2, r3
 80026fc:	68bb      	ldr	r3, [r7, #8]
 80026fe:	401a      	ands	r2, r3
 8002700:	697b      	ldr	r3, [r7, #20]
 8002702:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002704:	f04f 31ff 	mov.w	r1, #4294967295
 8002708:	697b      	ldr	r3, [r7, #20]
 800270a:	fa01 f303 	lsl.w	r3, r1, r3
 800270e:	43d9      	mvns	r1, r3
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002714:	4313      	orrs	r3, r2
         );
}
 8002716:	4618      	mov	r0, r3
 8002718:	3724      	adds	r7, #36	; 0x24
 800271a:	46bd      	mov	sp, r7
 800271c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002720:	4770      	bx	lr
	...

08002724 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002724:	b580      	push	{r7, lr}
 8002726:	b082      	sub	sp, #8
 8002728:	af00      	add	r7, sp, #0
 800272a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	3b01      	subs	r3, #1
 8002730:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002734:	d301      	bcc.n	800273a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002736:	2301      	movs	r3, #1
 8002738:	e00f      	b.n	800275a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800273a:	4a0a      	ldr	r2, [pc, #40]	; (8002764 <SysTick_Config+0x40>)
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	3b01      	subs	r3, #1
 8002740:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002742:	210f      	movs	r1, #15
 8002744:	f04f 30ff 	mov.w	r0, #4294967295
 8002748:	f7ff ff8e 	bl	8002668 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800274c:	4b05      	ldr	r3, [pc, #20]	; (8002764 <SysTick_Config+0x40>)
 800274e:	2200      	movs	r2, #0
 8002750:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002752:	4b04      	ldr	r3, [pc, #16]	; (8002764 <SysTick_Config+0x40>)
 8002754:	2207      	movs	r2, #7
 8002756:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002758:	2300      	movs	r3, #0
}
 800275a:	4618      	mov	r0, r3
 800275c:	3708      	adds	r7, #8
 800275e:	46bd      	mov	sp, r7
 8002760:	bd80      	pop	{r7, pc}
 8002762:	bf00      	nop
 8002764:	e000e010 	.word	0xe000e010

08002768 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002768:	b580      	push	{r7, lr}
 800276a:	b082      	sub	sp, #8
 800276c:	af00      	add	r7, sp, #0
 800276e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002770:	6878      	ldr	r0, [r7, #4]
 8002772:	f7ff ff05 	bl	8002580 <__NVIC_SetPriorityGrouping>
}
 8002776:	bf00      	nop
 8002778:	3708      	adds	r7, #8
 800277a:	46bd      	mov	sp, r7
 800277c:	bd80      	pop	{r7, pc}

0800277e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800277e:	b580      	push	{r7, lr}
 8002780:	b086      	sub	sp, #24
 8002782:	af00      	add	r7, sp, #0
 8002784:	4603      	mov	r3, r0
 8002786:	60b9      	str	r1, [r7, #8]
 8002788:	607a      	str	r2, [r7, #4]
 800278a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800278c:	2300      	movs	r3, #0
 800278e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002790:	f7ff ff1a 	bl	80025c8 <__NVIC_GetPriorityGrouping>
 8002794:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002796:	687a      	ldr	r2, [r7, #4]
 8002798:	68b9      	ldr	r1, [r7, #8]
 800279a:	6978      	ldr	r0, [r7, #20]
 800279c:	f7ff ff8e 	bl	80026bc <NVIC_EncodePriority>
 80027a0:	4602      	mov	r2, r0
 80027a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80027a6:	4611      	mov	r1, r2
 80027a8:	4618      	mov	r0, r3
 80027aa:	f7ff ff5d 	bl	8002668 <__NVIC_SetPriority>
}
 80027ae:	bf00      	nop
 80027b0:	3718      	adds	r7, #24
 80027b2:	46bd      	mov	sp, r7
 80027b4:	bd80      	pop	{r7, pc}

080027b6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80027b6:	b580      	push	{r7, lr}
 80027b8:	b082      	sub	sp, #8
 80027ba:	af00      	add	r7, sp, #0
 80027bc:	4603      	mov	r3, r0
 80027be:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80027c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027c4:	4618      	mov	r0, r3
 80027c6:	f7ff ff0d 	bl	80025e4 <__NVIC_EnableIRQ>
}
 80027ca:	bf00      	nop
 80027cc:	3708      	adds	r7, #8
 80027ce:	46bd      	mov	sp, r7
 80027d0:	bd80      	pop	{r7, pc}

080027d2 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80027d2:	b580      	push	{r7, lr}
 80027d4:	b082      	sub	sp, #8
 80027d6:	af00      	add	r7, sp, #0
 80027d8:	4603      	mov	r3, r0
 80027da:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80027dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027e0:	4618      	mov	r0, r3
 80027e2:	f7ff ff1d 	bl	8002620 <__NVIC_DisableIRQ>
}
 80027e6:	bf00      	nop
 80027e8:	3708      	adds	r7, #8
 80027ea:	46bd      	mov	sp, r7
 80027ec:	bd80      	pop	{r7, pc}

080027ee <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80027ee:	b580      	push	{r7, lr}
 80027f0:	b082      	sub	sp, #8
 80027f2:	af00      	add	r7, sp, #0
 80027f4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80027f6:	6878      	ldr	r0, [r7, #4]
 80027f8:	f7ff ff94 	bl	8002724 <SysTick_Config>
 80027fc:	4603      	mov	r3, r0
}
 80027fe:	4618      	mov	r0, r3
 8002800:	3708      	adds	r7, #8
 8002802:	46bd      	mov	sp, r7
 8002804:	bd80      	pop	{r7, pc}
	...

08002808 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002808:	b580      	push	{r7, lr}
 800280a:	b086      	sub	sp, #24
 800280c:	af00      	add	r7, sp, #0
 800280e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002810:	2300      	movs	r3, #0
 8002812:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002814:	f7ff fa8c 	bl	8001d30 <HAL_GetTick>
 8002818:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	2b00      	cmp	r3, #0
 800281e:	d101      	bne.n	8002824 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002820:	2301      	movs	r3, #1
 8002822:	e099      	b.n	8002958 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	2202      	movs	r2, #2
 8002828:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	2200      	movs	r2, #0
 8002830:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	681a      	ldr	r2, [r3, #0]
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	f022 0201 	bic.w	r2, r2, #1
 8002842:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002844:	e00f      	b.n	8002866 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002846:	f7ff fa73 	bl	8001d30 <HAL_GetTick>
 800284a:	4602      	mov	r2, r0
 800284c:	693b      	ldr	r3, [r7, #16]
 800284e:	1ad3      	subs	r3, r2, r3
 8002850:	2b05      	cmp	r3, #5
 8002852:	d908      	bls.n	8002866 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	2220      	movs	r2, #32
 8002858:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	2203      	movs	r2, #3
 800285e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002862:	2303      	movs	r3, #3
 8002864:	e078      	b.n	8002958 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	f003 0301 	and.w	r3, r3, #1
 8002870:	2b00      	cmp	r3, #0
 8002872:	d1e8      	bne.n	8002846 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800287c:	697a      	ldr	r2, [r7, #20]
 800287e:	4b38      	ldr	r3, [pc, #224]	; (8002960 <HAL_DMA_Init+0x158>)
 8002880:	4013      	ands	r3, r2
 8002882:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	685a      	ldr	r2, [r3, #4]
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	689b      	ldr	r3, [r3, #8]
 800288c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002892:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	691b      	ldr	r3, [r3, #16]
 8002898:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800289e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	699b      	ldr	r3, [r3, #24]
 80028a4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80028aa:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	6a1b      	ldr	r3, [r3, #32]
 80028b0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80028b2:	697a      	ldr	r2, [r7, #20]
 80028b4:	4313      	orrs	r3, r2
 80028b6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028bc:	2b04      	cmp	r3, #4
 80028be:	d107      	bne.n	80028d0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028c8:	4313      	orrs	r3, r2
 80028ca:	697a      	ldr	r2, [r7, #20]
 80028cc:	4313      	orrs	r3, r2
 80028ce:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	697a      	ldr	r2, [r7, #20]
 80028d6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	695b      	ldr	r3, [r3, #20]
 80028de:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80028e0:	697b      	ldr	r3, [r7, #20]
 80028e2:	f023 0307 	bic.w	r3, r3, #7
 80028e6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028ec:	697a      	ldr	r2, [r7, #20]
 80028ee:	4313      	orrs	r3, r2
 80028f0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028f6:	2b04      	cmp	r3, #4
 80028f8:	d117      	bne.n	800292a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028fe:	697a      	ldr	r2, [r7, #20]
 8002900:	4313      	orrs	r3, r2
 8002902:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002908:	2b00      	cmp	r3, #0
 800290a:	d00e      	beq.n	800292a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800290c:	6878      	ldr	r0, [r7, #4]
 800290e:	f000 fb01 	bl	8002f14 <DMA_CheckFifoParam>
 8002912:	4603      	mov	r3, r0
 8002914:	2b00      	cmp	r3, #0
 8002916:	d008      	beq.n	800292a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	2240      	movs	r2, #64	; 0x40
 800291c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	2201      	movs	r2, #1
 8002922:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002926:	2301      	movs	r3, #1
 8002928:	e016      	b.n	8002958 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	697a      	ldr	r2, [r7, #20]
 8002930:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002932:	6878      	ldr	r0, [r7, #4]
 8002934:	f000 fab8 	bl	8002ea8 <DMA_CalcBaseAndBitshift>
 8002938:	4603      	mov	r3, r0
 800293a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002940:	223f      	movs	r2, #63	; 0x3f
 8002942:	409a      	lsls	r2, r3
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	2200      	movs	r2, #0
 800294c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	2201      	movs	r2, #1
 8002952:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002956:	2300      	movs	r3, #0
}
 8002958:	4618      	mov	r0, r3
 800295a:	3718      	adds	r7, #24
 800295c:	46bd      	mov	sp, r7
 800295e:	bd80      	pop	{r7, pc}
 8002960:	f010803f 	.word	0xf010803f

08002964 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002964:	b580      	push	{r7, lr}
 8002966:	b086      	sub	sp, #24
 8002968:	af00      	add	r7, sp, #0
 800296a:	60f8      	str	r0, [r7, #12]
 800296c:	60b9      	str	r1, [r7, #8]
 800296e:	607a      	str	r2, [r7, #4]
 8002970:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002972:	2300      	movs	r3, #0
 8002974:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800297a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002982:	2b01      	cmp	r3, #1
 8002984:	d101      	bne.n	800298a <HAL_DMA_Start_IT+0x26>
 8002986:	2302      	movs	r3, #2
 8002988:	e040      	b.n	8002a0c <HAL_DMA_Start_IT+0xa8>
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	2201      	movs	r2, #1
 800298e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002998:	b2db      	uxtb	r3, r3
 800299a:	2b01      	cmp	r3, #1
 800299c:	d12f      	bne.n	80029fe <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	2202      	movs	r2, #2
 80029a2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	2200      	movs	r2, #0
 80029aa:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80029ac:	683b      	ldr	r3, [r7, #0]
 80029ae:	687a      	ldr	r2, [r7, #4]
 80029b0:	68b9      	ldr	r1, [r7, #8]
 80029b2:	68f8      	ldr	r0, [r7, #12]
 80029b4:	f000 fa4a 	bl	8002e4c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029bc:	223f      	movs	r2, #63	; 0x3f
 80029be:	409a      	lsls	r2, r3
 80029c0:	693b      	ldr	r3, [r7, #16]
 80029c2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	681a      	ldr	r2, [r3, #0]
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	f042 0216 	orr.w	r2, r2, #22
 80029d2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d007      	beq.n	80029ec <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	681a      	ldr	r2, [r3, #0]
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	f042 0208 	orr.w	r2, r2, #8
 80029ea:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	681a      	ldr	r2, [r3, #0]
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	f042 0201 	orr.w	r2, r2, #1
 80029fa:	601a      	str	r2, [r3, #0]
 80029fc:	e005      	b.n	8002a0a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	2200      	movs	r2, #0
 8002a02:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002a06:	2302      	movs	r3, #2
 8002a08:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002a0a:	7dfb      	ldrb	r3, [r7, #23]
}
 8002a0c:	4618      	mov	r0, r3
 8002a0e:	3718      	adds	r7, #24
 8002a10:	46bd      	mov	sp, r7
 8002a12:	bd80      	pop	{r7, pc}

08002a14 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002a14:	b580      	push	{r7, lr}
 8002a16:	b084      	sub	sp, #16
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a20:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002a22:	f7ff f985 	bl	8001d30 <HAL_GetTick>
 8002a26:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002a2e:	b2db      	uxtb	r3, r3
 8002a30:	2b02      	cmp	r3, #2
 8002a32:	d008      	beq.n	8002a46 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	2280      	movs	r2, #128	; 0x80
 8002a38:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	2200      	movs	r2, #0
 8002a3e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002a42:	2301      	movs	r3, #1
 8002a44:	e052      	b.n	8002aec <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	681a      	ldr	r2, [r3, #0]
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	f022 0216 	bic.w	r2, r2, #22
 8002a54:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	695a      	ldr	r2, [r3, #20]
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002a64:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d103      	bne.n	8002a76 <HAL_DMA_Abort+0x62>
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d007      	beq.n	8002a86 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	681a      	ldr	r2, [r3, #0]
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	f022 0208 	bic.w	r2, r2, #8
 8002a84:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	681a      	ldr	r2, [r3, #0]
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	f022 0201 	bic.w	r2, r2, #1
 8002a94:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002a96:	e013      	b.n	8002ac0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002a98:	f7ff f94a 	bl	8001d30 <HAL_GetTick>
 8002a9c:	4602      	mov	r2, r0
 8002a9e:	68bb      	ldr	r3, [r7, #8]
 8002aa0:	1ad3      	subs	r3, r2, r3
 8002aa2:	2b05      	cmp	r3, #5
 8002aa4:	d90c      	bls.n	8002ac0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	2220      	movs	r2, #32
 8002aaa:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	2203      	movs	r2, #3
 8002ab0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	2200      	movs	r2, #0
 8002ab8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8002abc:	2303      	movs	r3, #3
 8002abe:	e015      	b.n	8002aec <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	f003 0301 	and.w	r3, r3, #1
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d1e4      	bne.n	8002a98 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ad2:	223f      	movs	r2, #63	; 0x3f
 8002ad4:	409a      	lsls	r2, r3
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	2201      	movs	r2, #1
 8002ade:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	2200      	movs	r2, #0
 8002ae6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8002aea:	2300      	movs	r3, #0
}
 8002aec:	4618      	mov	r0, r3
 8002aee:	3710      	adds	r7, #16
 8002af0:	46bd      	mov	sp, r7
 8002af2:	bd80      	pop	{r7, pc}

08002af4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002af4:	b480      	push	{r7}
 8002af6:	b083      	sub	sp, #12
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002b02:	b2db      	uxtb	r3, r3
 8002b04:	2b02      	cmp	r3, #2
 8002b06:	d004      	beq.n	8002b12 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	2280      	movs	r2, #128	; 0x80
 8002b0c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002b0e:	2301      	movs	r3, #1
 8002b10:	e00c      	b.n	8002b2c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	2205      	movs	r2, #5
 8002b16:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	681a      	ldr	r2, [r3, #0]
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	f022 0201 	bic.w	r2, r2, #1
 8002b28:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002b2a:	2300      	movs	r3, #0
}
 8002b2c:	4618      	mov	r0, r3
 8002b2e:	370c      	adds	r7, #12
 8002b30:	46bd      	mov	sp, r7
 8002b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b36:	4770      	bx	lr

08002b38 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002b38:	b580      	push	{r7, lr}
 8002b3a:	b086      	sub	sp, #24
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002b40:	2300      	movs	r3, #0
 8002b42:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002b44:	4b8e      	ldr	r3, [pc, #568]	; (8002d80 <HAL_DMA_IRQHandler+0x248>)
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	4a8e      	ldr	r2, [pc, #568]	; (8002d84 <HAL_DMA_IRQHandler+0x24c>)
 8002b4a:	fba2 2303 	umull	r2, r3, r2, r3
 8002b4e:	0a9b      	lsrs	r3, r3, #10
 8002b50:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b56:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002b58:	693b      	ldr	r3, [r7, #16]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b62:	2208      	movs	r2, #8
 8002b64:	409a      	lsls	r2, r3
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	4013      	ands	r3, r2
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d01a      	beq.n	8002ba4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	f003 0304 	and.w	r3, r3, #4
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d013      	beq.n	8002ba4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	681a      	ldr	r2, [r3, #0]
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	f022 0204 	bic.w	r2, r2, #4
 8002b8a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b90:	2208      	movs	r2, #8
 8002b92:	409a      	lsls	r2, r3
 8002b94:	693b      	ldr	r3, [r7, #16]
 8002b96:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b9c:	f043 0201 	orr.w	r2, r3, #1
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ba8:	2201      	movs	r2, #1
 8002baa:	409a      	lsls	r2, r3
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	4013      	ands	r3, r2
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d012      	beq.n	8002bda <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	695b      	ldr	r3, [r3, #20]
 8002bba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d00b      	beq.n	8002bda <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002bc6:	2201      	movs	r2, #1
 8002bc8:	409a      	lsls	r2, r3
 8002bca:	693b      	ldr	r3, [r7, #16]
 8002bcc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002bd2:	f043 0202 	orr.w	r2, r3, #2
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002bde:	2204      	movs	r2, #4
 8002be0:	409a      	lsls	r2, r3
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	4013      	ands	r3, r2
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d012      	beq.n	8002c10 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	f003 0302 	and.w	r3, r3, #2
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d00b      	beq.n	8002c10 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002bfc:	2204      	movs	r2, #4
 8002bfe:	409a      	lsls	r2, r3
 8002c00:	693b      	ldr	r3, [r7, #16]
 8002c02:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c08:	f043 0204 	orr.w	r2, r3, #4
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c14:	2210      	movs	r2, #16
 8002c16:	409a      	lsls	r2, r3
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	4013      	ands	r3, r2
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d043      	beq.n	8002ca8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	f003 0308 	and.w	r3, r3, #8
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d03c      	beq.n	8002ca8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c32:	2210      	movs	r2, #16
 8002c34:	409a      	lsls	r2, r3
 8002c36:	693b      	ldr	r3, [r7, #16]
 8002c38:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d018      	beq.n	8002c7a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d108      	bne.n	8002c68 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d024      	beq.n	8002ca8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c62:	6878      	ldr	r0, [r7, #4]
 8002c64:	4798      	blx	r3
 8002c66:	e01f      	b.n	8002ca8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d01b      	beq.n	8002ca8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002c74:	6878      	ldr	r0, [r7, #4]
 8002c76:	4798      	blx	r3
 8002c78:	e016      	b.n	8002ca8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d107      	bne.n	8002c98 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	681a      	ldr	r2, [r3, #0]
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	f022 0208 	bic.w	r2, r2, #8
 8002c96:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d003      	beq.n	8002ca8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ca4:	6878      	ldr	r0, [r7, #4]
 8002ca6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002cac:	2220      	movs	r2, #32
 8002cae:	409a      	lsls	r2, r3
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	4013      	ands	r3, r2
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	f000 808f 	beq.w	8002dd8 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	f003 0310 	and.w	r3, r3, #16
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	f000 8087 	beq.w	8002dd8 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002cce:	2220      	movs	r2, #32
 8002cd0:	409a      	lsls	r2, r3
 8002cd2:	693b      	ldr	r3, [r7, #16]
 8002cd4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002cdc:	b2db      	uxtb	r3, r3
 8002cde:	2b05      	cmp	r3, #5
 8002ce0:	d136      	bne.n	8002d50 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	681a      	ldr	r2, [r3, #0]
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	f022 0216 	bic.w	r2, r2, #22
 8002cf0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	695a      	ldr	r2, [r3, #20]
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002d00:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d103      	bne.n	8002d12 <HAL_DMA_IRQHandler+0x1da>
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d007      	beq.n	8002d22 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	681a      	ldr	r2, [r3, #0]
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	f022 0208 	bic.w	r2, r2, #8
 8002d20:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d26:	223f      	movs	r2, #63	; 0x3f
 8002d28:	409a      	lsls	r2, r3
 8002d2a:	693b      	ldr	r3, [r7, #16]
 8002d2c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	2201      	movs	r2, #1
 8002d32:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	2200      	movs	r2, #0
 8002d3a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d07e      	beq.n	8002e44 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002d4a:	6878      	ldr	r0, [r7, #4]
 8002d4c:	4798      	blx	r3
        }
        return;
 8002d4e:	e079      	b.n	8002e44 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d01d      	beq.n	8002d9a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d10d      	bne.n	8002d88 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d031      	beq.n	8002dd8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d78:	6878      	ldr	r0, [r7, #4]
 8002d7a:	4798      	blx	r3
 8002d7c:	e02c      	b.n	8002dd8 <HAL_DMA_IRQHandler+0x2a0>
 8002d7e:	bf00      	nop
 8002d80:	2000002c 	.word	0x2000002c
 8002d84:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d023      	beq.n	8002dd8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d94:	6878      	ldr	r0, [r7, #4]
 8002d96:	4798      	blx	r3
 8002d98:	e01e      	b.n	8002dd8 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d10f      	bne.n	8002dc8 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	681a      	ldr	r2, [r3, #0]
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	f022 0210 	bic.w	r2, r2, #16
 8002db6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	2201      	movs	r2, #1
 8002dbc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	2200      	movs	r2, #0
 8002dc4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d003      	beq.n	8002dd8 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002dd4:	6878      	ldr	r0, [r7, #4]
 8002dd6:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d032      	beq.n	8002e46 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002de4:	f003 0301 	and.w	r3, r3, #1
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d022      	beq.n	8002e32 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	2205      	movs	r2, #5
 8002df0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	681a      	ldr	r2, [r3, #0]
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	f022 0201 	bic.w	r2, r2, #1
 8002e02:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002e04:	68bb      	ldr	r3, [r7, #8]
 8002e06:	3301      	adds	r3, #1
 8002e08:	60bb      	str	r3, [r7, #8]
 8002e0a:	697a      	ldr	r2, [r7, #20]
 8002e0c:	429a      	cmp	r2, r3
 8002e0e:	d307      	bcc.n	8002e20 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	f003 0301 	and.w	r3, r3, #1
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d1f2      	bne.n	8002e04 <HAL_DMA_IRQHandler+0x2cc>
 8002e1e:	e000      	b.n	8002e22 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002e20:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	2201      	movs	r2, #1
 8002e26:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	2200      	movs	r2, #0
 8002e2e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d005      	beq.n	8002e46 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e3e:	6878      	ldr	r0, [r7, #4]
 8002e40:	4798      	blx	r3
 8002e42:	e000      	b.n	8002e46 <HAL_DMA_IRQHandler+0x30e>
        return;
 8002e44:	bf00      	nop
    }
  }
}
 8002e46:	3718      	adds	r7, #24
 8002e48:	46bd      	mov	sp, r7
 8002e4a:	bd80      	pop	{r7, pc}

08002e4c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002e4c:	b480      	push	{r7}
 8002e4e:	b085      	sub	sp, #20
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	60f8      	str	r0, [r7, #12]
 8002e54:	60b9      	str	r1, [r7, #8]
 8002e56:	607a      	str	r2, [r7, #4]
 8002e58:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	681a      	ldr	r2, [r3, #0]
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002e68:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	683a      	ldr	r2, [r7, #0]
 8002e70:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	689b      	ldr	r3, [r3, #8]
 8002e76:	2b40      	cmp	r3, #64	; 0x40
 8002e78:	d108      	bne.n	8002e8c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	687a      	ldr	r2, [r7, #4]
 8002e80:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	68ba      	ldr	r2, [r7, #8]
 8002e88:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002e8a:	e007      	b.n	8002e9c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	68ba      	ldr	r2, [r7, #8]
 8002e92:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	687a      	ldr	r2, [r7, #4]
 8002e9a:	60da      	str	r2, [r3, #12]
}
 8002e9c:	bf00      	nop
 8002e9e:	3714      	adds	r7, #20
 8002ea0:	46bd      	mov	sp, r7
 8002ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea6:	4770      	bx	lr

08002ea8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002ea8:	b480      	push	{r7}
 8002eaa:	b085      	sub	sp, #20
 8002eac:	af00      	add	r7, sp, #0
 8002eae:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	b2db      	uxtb	r3, r3
 8002eb6:	3b10      	subs	r3, #16
 8002eb8:	4a14      	ldr	r2, [pc, #80]	; (8002f0c <DMA_CalcBaseAndBitshift+0x64>)
 8002eba:	fba2 2303 	umull	r2, r3, r2, r3
 8002ebe:	091b      	lsrs	r3, r3, #4
 8002ec0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002ec2:	4a13      	ldr	r2, [pc, #76]	; (8002f10 <DMA_CalcBaseAndBitshift+0x68>)
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	4413      	add	r3, r2
 8002ec8:	781b      	ldrb	r3, [r3, #0]
 8002eca:	461a      	mov	r2, r3
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	2b03      	cmp	r3, #3
 8002ed4:	d909      	bls.n	8002eea <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002ede:	f023 0303 	bic.w	r3, r3, #3
 8002ee2:	1d1a      	adds	r2, r3, #4
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	659a      	str	r2, [r3, #88]	; 0x58
 8002ee8:	e007      	b.n	8002efa <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002ef2:	f023 0303 	bic.w	r3, r3, #3
 8002ef6:	687a      	ldr	r2, [r7, #4]
 8002ef8:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002efe:	4618      	mov	r0, r3
 8002f00:	3714      	adds	r7, #20
 8002f02:	46bd      	mov	sp, r7
 8002f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f08:	4770      	bx	lr
 8002f0a:	bf00      	nop
 8002f0c:	aaaaaaab 	.word	0xaaaaaaab
 8002f10:	0800a508 	.word	0x0800a508

08002f14 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002f14:	b480      	push	{r7}
 8002f16:	b085      	sub	sp, #20
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002f1c:	2300      	movs	r3, #0
 8002f1e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f24:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	699b      	ldr	r3, [r3, #24]
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d11f      	bne.n	8002f6e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002f2e:	68bb      	ldr	r3, [r7, #8]
 8002f30:	2b03      	cmp	r3, #3
 8002f32:	d856      	bhi.n	8002fe2 <DMA_CheckFifoParam+0xce>
 8002f34:	a201      	add	r2, pc, #4	; (adr r2, 8002f3c <DMA_CheckFifoParam+0x28>)
 8002f36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f3a:	bf00      	nop
 8002f3c:	08002f4d 	.word	0x08002f4d
 8002f40:	08002f5f 	.word	0x08002f5f
 8002f44:	08002f4d 	.word	0x08002f4d
 8002f48:	08002fe3 	.word	0x08002fe3
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f50:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d046      	beq.n	8002fe6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002f58:	2301      	movs	r3, #1
 8002f5a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002f5c:	e043      	b.n	8002fe6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f62:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002f66:	d140      	bne.n	8002fea <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002f68:	2301      	movs	r3, #1
 8002f6a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002f6c:	e03d      	b.n	8002fea <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	699b      	ldr	r3, [r3, #24]
 8002f72:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002f76:	d121      	bne.n	8002fbc <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002f78:	68bb      	ldr	r3, [r7, #8]
 8002f7a:	2b03      	cmp	r3, #3
 8002f7c:	d837      	bhi.n	8002fee <DMA_CheckFifoParam+0xda>
 8002f7e:	a201      	add	r2, pc, #4	; (adr r2, 8002f84 <DMA_CheckFifoParam+0x70>)
 8002f80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f84:	08002f95 	.word	0x08002f95
 8002f88:	08002f9b 	.word	0x08002f9b
 8002f8c:	08002f95 	.word	0x08002f95
 8002f90:	08002fad 	.word	0x08002fad
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002f94:	2301      	movs	r3, #1
 8002f96:	73fb      	strb	r3, [r7, #15]
      break;
 8002f98:	e030      	b.n	8002ffc <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f9e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d025      	beq.n	8002ff2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002fa6:	2301      	movs	r3, #1
 8002fa8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002faa:	e022      	b.n	8002ff2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fb0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002fb4:	d11f      	bne.n	8002ff6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002fb6:	2301      	movs	r3, #1
 8002fb8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002fba:	e01c      	b.n	8002ff6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002fbc:	68bb      	ldr	r3, [r7, #8]
 8002fbe:	2b02      	cmp	r3, #2
 8002fc0:	d903      	bls.n	8002fca <DMA_CheckFifoParam+0xb6>
 8002fc2:	68bb      	ldr	r3, [r7, #8]
 8002fc4:	2b03      	cmp	r3, #3
 8002fc6:	d003      	beq.n	8002fd0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002fc8:	e018      	b.n	8002ffc <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002fca:	2301      	movs	r3, #1
 8002fcc:	73fb      	strb	r3, [r7, #15]
      break;
 8002fce:	e015      	b.n	8002ffc <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fd4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d00e      	beq.n	8002ffa <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002fdc:	2301      	movs	r3, #1
 8002fde:	73fb      	strb	r3, [r7, #15]
      break;
 8002fe0:	e00b      	b.n	8002ffa <DMA_CheckFifoParam+0xe6>
      break;
 8002fe2:	bf00      	nop
 8002fe4:	e00a      	b.n	8002ffc <DMA_CheckFifoParam+0xe8>
      break;
 8002fe6:	bf00      	nop
 8002fe8:	e008      	b.n	8002ffc <DMA_CheckFifoParam+0xe8>
      break;
 8002fea:	bf00      	nop
 8002fec:	e006      	b.n	8002ffc <DMA_CheckFifoParam+0xe8>
      break;
 8002fee:	bf00      	nop
 8002ff0:	e004      	b.n	8002ffc <DMA_CheckFifoParam+0xe8>
      break;
 8002ff2:	bf00      	nop
 8002ff4:	e002      	b.n	8002ffc <DMA_CheckFifoParam+0xe8>
      break;   
 8002ff6:	bf00      	nop
 8002ff8:	e000      	b.n	8002ffc <DMA_CheckFifoParam+0xe8>
      break;
 8002ffa:	bf00      	nop
    }
  } 
  
  return status; 
 8002ffc:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ffe:	4618      	mov	r0, r3
 8003000:	3714      	adds	r7, #20
 8003002:	46bd      	mov	sp, r7
 8003004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003008:	4770      	bx	lr
 800300a:	bf00      	nop

0800300c <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 800300c:	b480      	push	{r7}
 800300e:	b087      	sub	sp, #28
 8003010:	af00      	add	r7, sp, #0
 8003012:	60f8      	str	r0, [r7, #12]
 8003014:	460b      	mov	r3, r1
 8003016:	607a      	str	r2, [r7, #4]
 8003018:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800301a:	2300      	movs	r3, #0
 800301c:	75fb      	strb	r3, [r7, #23]

  switch (CallbackID)
 800301e:	7afb      	ldrb	r3, [r7, #11]
 8003020:	2b00      	cmp	r3, #0
 8003022:	d103      	bne.n	800302c <HAL_EXTI_RegisterCallback+0x20>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	687a      	ldr	r2, [r7, #4]
 8003028:	605a      	str	r2, [r3, #4]
      break;
 800302a:	e002      	b.n	8003032 <HAL_EXTI_RegisterCallback+0x26>

    default:
      status = HAL_ERROR;
 800302c:	2301      	movs	r3, #1
 800302e:	75fb      	strb	r3, [r7, #23]
      break;
 8003030:	bf00      	nop
  }

  return status;
 8003032:	7dfb      	ldrb	r3, [r7, #23]
}
 8003034:	4618      	mov	r0, r3
 8003036:	371c      	adds	r7, #28
 8003038:	46bd      	mov	sp, r7
 800303a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800303e:	4770      	bx	lr

08003040 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8003040:	b480      	push	{r7}
 8003042:	b083      	sub	sp, #12
 8003044:	af00      	add	r7, sp, #0
 8003046:	6078      	str	r0, [r7, #4]
 8003048:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	2b00      	cmp	r3, #0
 800304e:	d101      	bne.n	8003054 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 8003050:	2301      	movs	r3, #1
 8003052:	e003      	b.n	800305c <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	683a      	ldr	r2, [r7, #0]
 8003058:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 800305a:	2300      	movs	r3, #0
  }
}
 800305c:	4618      	mov	r0, r3
 800305e:	370c      	adds	r7, #12
 8003060:	46bd      	mov	sp, r7
 8003062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003066:	4770      	bx	lr

08003068 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *hexti)
{
 8003068:	b580      	push	{r7, lr}
 800306a:	b084      	sub	sp, #16
 800306c:	af00      	add	r7, sp, #0
 800306e:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;

  /* Compute line mask */
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	f003 031f 	and.w	r3, r3, #31
 8003078:	2201      	movs	r2, #1
 800307a:	fa02 f303 	lsl.w	r3, r2, r3
 800307e:	60fb      	str	r3, [r7, #12]

  /* Get pending bit  */
  regval = (EXTI->PR & maskline);
 8003080:	4b0a      	ldr	r3, [pc, #40]	; (80030ac <HAL_EXTI_IRQHandler+0x44>)
 8003082:	695b      	ldr	r3, [r3, #20]
 8003084:	68fa      	ldr	r2, [r7, #12]
 8003086:	4013      	ands	r3, r2
 8003088:	60bb      	str	r3, [r7, #8]
  if (regval != 0x00u)
 800308a:	68bb      	ldr	r3, [r7, #8]
 800308c:	2b00      	cmp	r3, #0
 800308e:	d009      	beq.n	80030a4 <HAL_EXTI_IRQHandler+0x3c>
  {
    /* Clear pending bit */
    EXTI->PR = maskline;
 8003090:	4a06      	ldr	r2, [pc, #24]	; (80030ac <HAL_EXTI_IRQHandler+0x44>)
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	6153      	str	r3, [r2, #20]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	685b      	ldr	r3, [r3, #4]
 800309a:	2b00      	cmp	r3, #0
 800309c:	d002      	beq.n	80030a4 <HAL_EXTI_IRQHandler+0x3c>
    {
      hexti->PendingCallback();
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	685b      	ldr	r3, [r3, #4]
 80030a2:	4798      	blx	r3
    }
  }
}
 80030a4:	bf00      	nop
 80030a6:	3710      	adds	r7, #16
 80030a8:	46bd      	mov	sp, r7
 80030aa:	bd80      	pop	{r7, pc}
 80030ac:	40013c00 	.word	0x40013c00

080030b0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80030b0:	b480      	push	{r7}
 80030b2:	b089      	sub	sp, #36	; 0x24
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	6078      	str	r0, [r7, #4]
 80030b8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80030ba:	2300      	movs	r3, #0
 80030bc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80030be:	2300      	movs	r3, #0
 80030c0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80030c2:	2300      	movs	r3, #0
 80030c4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80030c6:	2300      	movs	r3, #0
 80030c8:	61fb      	str	r3, [r7, #28]
 80030ca:	e159      	b.n	8003380 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80030cc:	2201      	movs	r2, #1
 80030ce:	69fb      	ldr	r3, [r7, #28]
 80030d0:	fa02 f303 	lsl.w	r3, r2, r3
 80030d4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80030d6:	683b      	ldr	r3, [r7, #0]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	697a      	ldr	r2, [r7, #20]
 80030dc:	4013      	ands	r3, r2
 80030de:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80030e0:	693a      	ldr	r2, [r7, #16]
 80030e2:	697b      	ldr	r3, [r7, #20]
 80030e4:	429a      	cmp	r2, r3
 80030e6:	f040 8148 	bne.w	800337a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80030ea:	683b      	ldr	r3, [r7, #0]
 80030ec:	685b      	ldr	r3, [r3, #4]
 80030ee:	f003 0303 	and.w	r3, r3, #3
 80030f2:	2b01      	cmp	r3, #1
 80030f4:	d005      	beq.n	8003102 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80030f6:	683b      	ldr	r3, [r7, #0]
 80030f8:	685b      	ldr	r3, [r3, #4]
 80030fa:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80030fe:	2b02      	cmp	r3, #2
 8003100:	d130      	bne.n	8003164 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	689b      	ldr	r3, [r3, #8]
 8003106:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003108:	69fb      	ldr	r3, [r7, #28]
 800310a:	005b      	lsls	r3, r3, #1
 800310c:	2203      	movs	r2, #3
 800310e:	fa02 f303 	lsl.w	r3, r2, r3
 8003112:	43db      	mvns	r3, r3
 8003114:	69ba      	ldr	r2, [r7, #24]
 8003116:	4013      	ands	r3, r2
 8003118:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800311a:	683b      	ldr	r3, [r7, #0]
 800311c:	68da      	ldr	r2, [r3, #12]
 800311e:	69fb      	ldr	r3, [r7, #28]
 8003120:	005b      	lsls	r3, r3, #1
 8003122:	fa02 f303 	lsl.w	r3, r2, r3
 8003126:	69ba      	ldr	r2, [r7, #24]
 8003128:	4313      	orrs	r3, r2
 800312a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	69ba      	ldr	r2, [r7, #24]
 8003130:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	685b      	ldr	r3, [r3, #4]
 8003136:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003138:	2201      	movs	r2, #1
 800313a:	69fb      	ldr	r3, [r7, #28]
 800313c:	fa02 f303 	lsl.w	r3, r2, r3
 8003140:	43db      	mvns	r3, r3
 8003142:	69ba      	ldr	r2, [r7, #24]
 8003144:	4013      	ands	r3, r2
 8003146:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003148:	683b      	ldr	r3, [r7, #0]
 800314a:	685b      	ldr	r3, [r3, #4]
 800314c:	091b      	lsrs	r3, r3, #4
 800314e:	f003 0201 	and.w	r2, r3, #1
 8003152:	69fb      	ldr	r3, [r7, #28]
 8003154:	fa02 f303 	lsl.w	r3, r2, r3
 8003158:	69ba      	ldr	r2, [r7, #24]
 800315a:	4313      	orrs	r3, r2
 800315c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	69ba      	ldr	r2, [r7, #24]
 8003162:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003164:	683b      	ldr	r3, [r7, #0]
 8003166:	685b      	ldr	r3, [r3, #4]
 8003168:	f003 0303 	and.w	r3, r3, #3
 800316c:	2b03      	cmp	r3, #3
 800316e:	d017      	beq.n	80031a0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	68db      	ldr	r3, [r3, #12]
 8003174:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003176:	69fb      	ldr	r3, [r7, #28]
 8003178:	005b      	lsls	r3, r3, #1
 800317a:	2203      	movs	r2, #3
 800317c:	fa02 f303 	lsl.w	r3, r2, r3
 8003180:	43db      	mvns	r3, r3
 8003182:	69ba      	ldr	r2, [r7, #24]
 8003184:	4013      	ands	r3, r2
 8003186:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003188:	683b      	ldr	r3, [r7, #0]
 800318a:	689a      	ldr	r2, [r3, #8]
 800318c:	69fb      	ldr	r3, [r7, #28]
 800318e:	005b      	lsls	r3, r3, #1
 8003190:	fa02 f303 	lsl.w	r3, r2, r3
 8003194:	69ba      	ldr	r2, [r7, #24]
 8003196:	4313      	orrs	r3, r2
 8003198:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	69ba      	ldr	r2, [r7, #24]
 800319e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80031a0:	683b      	ldr	r3, [r7, #0]
 80031a2:	685b      	ldr	r3, [r3, #4]
 80031a4:	f003 0303 	and.w	r3, r3, #3
 80031a8:	2b02      	cmp	r3, #2
 80031aa:	d123      	bne.n	80031f4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80031ac:	69fb      	ldr	r3, [r7, #28]
 80031ae:	08da      	lsrs	r2, r3, #3
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	3208      	adds	r2, #8
 80031b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80031b8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80031ba:	69fb      	ldr	r3, [r7, #28]
 80031bc:	f003 0307 	and.w	r3, r3, #7
 80031c0:	009b      	lsls	r3, r3, #2
 80031c2:	220f      	movs	r2, #15
 80031c4:	fa02 f303 	lsl.w	r3, r2, r3
 80031c8:	43db      	mvns	r3, r3
 80031ca:	69ba      	ldr	r2, [r7, #24]
 80031cc:	4013      	ands	r3, r2
 80031ce:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80031d0:	683b      	ldr	r3, [r7, #0]
 80031d2:	691a      	ldr	r2, [r3, #16]
 80031d4:	69fb      	ldr	r3, [r7, #28]
 80031d6:	f003 0307 	and.w	r3, r3, #7
 80031da:	009b      	lsls	r3, r3, #2
 80031dc:	fa02 f303 	lsl.w	r3, r2, r3
 80031e0:	69ba      	ldr	r2, [r7, #24]
 80031e2:	4313      	orrs	r3, r2
 80031e4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80031e6:	69fb      	ldr	r3, [r7, #28]
 80031e8:	08da      	lsrs	r2, r3, #3
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	3208      	adds	r2, #8
 80031ee:	69b9      	ldr	r1, [r7, #24]
 80031f0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80031fa:	69fb      	ldr	r3, [r7, #28]
 80031fc:	005b      	lsls	r3, r3, #1
 80031fe:	2203      	movs	r2, #3
 8003200:	fa02 f303 	lsl.w	r3, r2, r3
 8003204:	43db      	mvns	r3, r3
 8003206:	69ba      	ldr	r2, [r7, #24]
 8003208:	4013      	ands	r3, r2
 800320a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800320c:	683b      	ldr	r3, [r7, #0]
 800320e:	685b      	ldr	r3, [r3, #4]
 8003210:	f003 0203 	and.w	r2, r3, #3
 8003214:	69fb      	ldr	r3, [r7, #28]
 8003216:	005b      	lsls	r3, r3, #1
 8003218:	fa02 f303 	lsl.w	r3, r2, r3
 800321c:	69ba      	ldr	r2, [r7, #24]
 800321e:	4313      	orrs	r3, r2
 8003220:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	69ba      	ldr	r2, [r7, #24]
 8003226:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003228:	683b      	ldr	r3, [r7, #0]
 800322a:	685b      	ldr	r3, [r3, #4]
 800322c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003230:	2b00      	cmp	r3, #0
 8003232:	f000 80a2 	beq.w	800337a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003236:	2300      	movs	r3, #0
 8003238:	60fb      	str	r3, [r7, #12]
 800323a:	4b57      	ldr	r3, [pc, #348]	; (8003398 <HAL_GPIO_Init+0x2e8>)
 800323c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800323e:	4a56      	ldr	r2, [pc, #344]	; (8003398 <HAL_GPIO_Init+0x2e8>)
 8003240:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003244:	6453      	str	r3, [r2, #68]	; 0x44
 8003246:	4b54      	ldr	r3, [pc, #336]	; (8003398 <HAL_GPIO_Init+0x2e8>)
 8003248:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800324a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800324e:	60fb      	str	r3, [r7, #12]
 8003250:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003252:	4a52      	ldr	r2, [pc, #328]	; (800339c <HAL_GPIO_Init+0x2ec>)
 8003254:	69fb      	ldr	r3, [r7, #28]
 8003256:	089b      	lsrs	r3, r3, #2
 8003258:	3302      	adds	r3, #2
 800325a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800325e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003260:	69fb      	ldr	r3, [r7, #28]
 8003262:	f003 0303 	and.w	r3, r3, #3
 8003266:	009b      	lsls	r3, r3, #2
 8003268:	220f      	movs	r2, #15
 800326a:	fa02 f303 	lsl.w	r3, r2, r3
 800326e:	43db      	mvns	r3, r3
 8003270:	69ba      	ldr	r2, [r7, #24]
 8003272:	4013      	ands	r3, r2
 8003274:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	4a49      	ldr	r2, [pc, #292]	; (80033a0 <HAL_GPIO_Init+0x2f0>)
 800327a:	4293      	cmp	r3, r2
 800327c:	d019      	beq.n	80032b2 <HAL_GPIO_Init+0x202>
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	4a48      	ldr	r2, [pc, #288]	; (80033a4 <HAL_GPIO_Init+0x2f4>)
 8003282:	4293      	cmp	r3, r2
 8003284:	d013      	beq.n	80032ae <HAL_GPIO_Init+0x1fe>
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	4a47      	ldr	r2, [pc, #284]	; (80033a8 <HAL_GPIO_Init+0x2f8>)
 800328a:	4293      	cmp	r3, r2
 800328c:	d00d      	beq.n	80032aa <HAL_GPIO_Init+0x1fa>
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	4a46      	ldr	r2, [pc, #280]	; (80033ac <HAL_GPIO_Init+0x2fc>)
 8003292:	4293      	cmp	r3, r2
 8003294:	d007      	beq.n	80032a6 <HAL_GPIO_Init+0x1f6>
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	4a45      	ldr	r2, [pc, #276]	; (80033b0 <HAL_GPIO_Init+0x300>)
 800329a:	4293      	cmp	r3, r2
 800329c:	d101      	bne.n	80032a2 <HAL_GPIO_Init+0x1f2>
 800329e:	2304      	movs	r3, #4
 80032a0:	e008      	b.n	80032b4 <HAL_GPIO_Init+0x204>
 80032a2:	2307      	movs	r3, #7
 80032a4:	e006      	b.n	80032b4 <HAL_GPIO_Init+0x204>
 80032a6:	2303      	movs	r3, #3
 80032a8:	e004      	b.n	80032b4 <HAL_GPIO_Init+0x204>
 80032aa:	2302      	movs	r3, #2
 80032ac:	e002      	b.n	80032b4 <HAL_GPIO_Init+0x204>
 80032ae:	2301      	movs	r3, #1
 80032b0:	e000      	b.n	80032b4 <HAL_GPIO_Init+0x204>
 80032b2:	2300      	movs	r3, #0
 80032b4:	69fa      	ldr	r2, [r7, #28]
 80032b6:	f002 0203 	and.w	r2, r2, #3
 80032ba:	0092      	lsls	r2, r2, #2
 80032bc:	4093      	lsls	r3, r2
 80032be:	69ba      	ldr	r2, [r7, #24]
 80032c0:	4313      	orrs	r3, r2
 80032c2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80032c4:	4935      	ldr	r1, [pc, #212]	; (800339c <HAL_GPIO_Init+0x2ec>)
 80032c6:	69fb      	ldr	r3, [r7, #28]
 80032c8:	089b      	lsrs	r3, r3, #2
 80032ca:	3302      	adds	r3, #2
 80032cc:	69ba      	ldr	r2, [r7, #24]
 80032ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80032d2:	4b38      	ldr	r3, [pc, #224]	; (80033b4 <HAL_GPIO_Init+0x304>)
 80032d4:	689b      	ldr	r3, [r3, #8]
 80032d6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80032d8:	693b      	ldr	r3, [r7, #16]
 80032da:	43db      	mvns	r3, r3
 80032dc:	69ba      	ldr	r2, [r7, #24]
 80032de:	4013      	ands	r3, r2
 80032e0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80032e2:	683b      	ldr	r3, [r7, #0]
 80032e4:	685b      	ldr	r3, [r3, #4]
 80032e6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d003      	beq.n	80032f6 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80032ee:	69ba      	ldr	r2, [r7, #24]
 80032f0:	693b      	ldr	r3, [r7, #16]
 80032f2:	4313      	orrs	r3, r2
 80032f4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80032f6:	4a2f      	ldr	r2, [pc, #188]	; (80033b4 <HAL_GPIO_Init+0x304>)
 80032f8:	69bb      	ldr	r3, [r7, #24]
 80032fa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80032fc:	4b2d      	ldr	r3, [pc, #180]	; (80033b4 <HAL_GPIO_Init+0x304>)
 80032fe:	68db      	ldr	r3, [r3, #12]
 8003300:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003302:	693b      	ldr	r3, [r7, #16]
 8003304:	43db      	mvns	r3, r3
 8003306:	69ba      	ldr	r2, [r7, #24]
 8003308:	4013      	ands	r3, r2
 800330a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800330c:	683b      	ldr	r3, [r7, #0]
 800330e:	685b      	ldr	r3, [r3, #4]
 8003310:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003314:	2b00      	cmp	r3, #0
 8003316:	d003      	beq.n	8003320 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003318:	69ba      	ldr	r2, [r7, #24]
 800331a:	693b      	ldr	r3, [r7, #16]
 800331c:	4313      	orrs	r3, r2
 800331e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003320:	4a24      	ldr	r2, [pc, #144]	; (80033b4 <HAL_GPIO_Init+0x304>)
 8003322:	69bb      	ldr	r3, [r7, #24]
 8003324:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003326:	4b23      	ldr	r3, [pc, #140]	; (80033b4 <HAL_GPIO_Init+0x304>)
 8003328:	685b      	ldr	r3, [r3, #4]
 800332a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800332c:	693b      	ldr	r3, [r7, #16]
 800332e:	43db      	mvns	r3, r3
 8003330:	69ba      	ldr	r2, [r7, #24]
 8003332:	4013      	ands	r3, r2
 8003334:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003336:	683b      	ldr	r3, [r7, #0]
 8003338:	685b      	ldr	r3, [r3, #4]
 800333a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800333e:	2b00      	cmp	r3, #0
 8003340:	d003      	beq.n	800334a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003342:	69ba      	ldr	r2, [r7, #24]
 8003344:	693b      	ldr	r3, [r7, #16]
 8003346:	4313      	orrs	r3, r2
 8003348:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800334a:	4a1a      	ldr	r2, [pc, #104]	; (80033b4 <HAL_GPIO_Init+0x304>)
 800334c:	69bb      	ldr	r3, [r7, #24]
 800334e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003350:	4b18      	ldr	r3, [pc, #96]	; (80033b4 <HAL_GPIO_Init+0x304>)
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003356:	693b      	ldr	r3, [r7, #16]
 8003358:	43db      	mvns	r3, r3
 800335a:	69ba      	ldr	r2, [r7, #24]
 800335c:	4013      	ands	r3, r2
 800335e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003360:	683b      	ldr	r3, [r7, #0]
 8003362:	685b      	ldr	r3, [r3, #4]
 8003364:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003368:	2b00      	cmp	r3, #0
 800336a:	d003      	beq.n	8003374 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800336c:	69ba      	ldr	r2, [r7, #24]
 800336e:	693b      	ldr	r3, [r7, #16]
 8003370:	4313      	orrs	r3, r2
 8003372:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003374:	4a0f      	ldr	r2, [pc, #60]	; (80033b4 <HAL_GPIO_Init+0x304>)
 8003376:	69bb      	ldr	r3, [r7, #24]
 8003378:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800337a:	69fb      	ldr	r3, [r7, #28]
 800337c:	3301      	adds	r3, #1
 800337e:	61fb      	str	r3, [r7, #28]
 8003380:	69fb      	ldr	r3, [r7, #28]
 8003382:	2b0f      	cmp	r3, #15
 8003384:	f67f aea2 	bls.w	80030cc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003388:	bf00      	nop
 800338a:	bf00      	nop
 800338c:	3724      	adds	r7, #36	; 0x24
 800338e:	46bd      	mov	sp, r7
 8003390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003394:	4770      	bx	lr
 8003396:	bf00      	nop
 8003398:	40023800 	.word	0x40023800
 800339c:	40013800 	.word	0x40013800
 80033a0:	40020000 	.word	0x40020000
 80033a4:	40020400 	.word	0x40020400
 80033a8:	40020800 	.word	0x40020800
 80033ac:	40020c00 	.word	0x40020c00
 80033b0:	40021000 	.word	0x40021000
 80033b4:	40013c00 	.word	0x40013c00

080033b8 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80033b8:	b480      	push	{r7}
 80033ba:	b087      	sub	sp, #28
 80033bc:	af00      	add	r7, sp, #0
 80033be:	6078      	str	r0, [r7, #4]
 80033c0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80033c2:	2300      	movs	r3, #0
 80033c4:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 80033c6:	2300      	movs	r3, #0
 80033c8:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 80033ca:	2300      	movs	r3, #0
 80033cc:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80033ce:	2300      	movs	r3, #0
 80033d0:	617b      	str	r3, [r7, #20]
 80033d2:	e0bb      	b.n	800354c <HAL_GPIO_DeInit+0x194>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80033d4:	2201      	movs	r2, #1
 80033d6:	697b      	ldr	r3, [r7, #20]
 80033d8:	fa02 f303 	lsl.w	r3, r2, r3
 80033dc:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 80033de:	683a      	ldr	r2, [r7, #0]
 80033e0:	693b      	ldr	r3, [r7, #16]
 80033e2:	4013      	ands	r3, r2
 80033e4:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 80033e6:	68fa      	ldr	r2, [r7, #12]
 80033e8:	693b      	ldr	r3, [r7, #16]
 80033ea:	429a      	cmp	r2, r3
 80033ec:	f040 80ab 	bne.w	8003546 <HAL_GPIO_DeInit+0x18e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 80033f0:	4a5c      	ldr	r2, [pc, #368]	; (8003564 <HAL_GPIO_DeInit+0x1ac>)
 80033f2:	697b      	ldr	r3, [r7, #20]
 80033f4:	089b      	lsrs	r3, r3, #2
 80033f6:	3302      	adds	r3, #2
 80033f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80033fc:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 80033fe:	697b      	ldr	r3, [r7, #20]
 8003400:	f003 0303 	and.w	r3, r3, #3
 8003404:	009b      	lsls	r3, r3, #2
 8003406:	220f      	movs	r2, #15
 8003408:	fa02 f303 	lsl.w	r3, r2, r3
 800340c:	68ba      	ldr	r2, [r7, #8]
 800340e:	4013      	ands	r3, r2
 8003410:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	4a54      	ldr	r2, [pc, #336]	; (8003568 <HAL_GPIO_DeInit+0x1b0>)
 8003416:	4293      	cmp	r3, r2
 8003418:	d019      	beq.n	800344e <HAL_GPIO_DeInit+0x96>
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	4a53      	ldr	r2, [pc, #332]	; (800356c <HAL_GPIO_DeInit+0x1b4>)
 800341e:	4293      	cmp	r3, r2
 8003420:	d013      	beq.n	800344a <HAL_GPIO_DeInit+0x92>
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	4a52      	ldr	r2, [pc, #328]	; (8003570 <HAL_GPIO_DeInit+0x1b8>)
 8003426:	4293      	cmp	r3, r2
 8003428:	d00d      	beq.n	8003446 <HAL_GPIO_DeInit+0x8e>
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	4a51      	ldr	r2, [pc, #324]	; (8003574 <HAL_GPIO_DeInit+0x1bc>)
 800342e:	4293      	cmp	r3, r2
 8003430:	d007      	beq.n	8003442 <HAL_GPIO_DeInit+0x8a>
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	4a50      	ldr	r2, [pc, #320]	; (8003578 <HAL_GPIO_DeInit+0x1c0>)
 8003436:	4293      	cmp	r3, r2
 8003438:	d101      	bne.n	800343e <HAL_GPIO_DeInit+0x86>
 800343a:	2304      	movs	r3, #4
 800343c:	e008      	b.n	8003450 <HAL_GPIO_DeInit+0x98>
 800343e:	2307      	movs	r3, #7
 8003440:	e006      	b.n	8003450 <HAL_GPIO_DeInit+0x98>
 8003442:	2303      	movs	r3, #3
 8003444:	e004      	b.n	8003450 <HAL_GPIO_DeInit+0x98>
 8003446:	2302      	movs	r3, #2
 8003448:	e002      	b.n	8003450 <HAL_GPIO_DeInit+0x98>
 800344a:	2301      	movs	r3, #1
 800344c:	e000      	b.n	8003450 <HAL_GPIO_DeInit+0x98>
 800344e:	2300      	movs	r3, #0
 8003450:	697a      	ldr	r2, [r7, #20]
 8003452:	f002 0203 	and.w	r2, r2, #3
 8003456:	0092      	lsls	r2, r2, #2
 8003458:	4093      	lsls	r3, r2
 800345a:	68ba      	ldr	r2, [r7, #8]
 800345c:	429a      	cmp	r2, r3
 800345e:	d132      	bne.n	80034c6 <HAL_GPIO_DeInit+0x10e>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8003460:	4b46      	ldr	r3, [pc, #280]	; (800357c <HAL_GPIO_DeInit+0x1c4>)
 8003462:	681a      	ldr	r2, [r3, #0]
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	43db      	mvns	r3, r3
 8003468:	4944      	ldr	r1, [pc, #272]	; (800357c <HAL_GPIO_DeInit+0x1c4>)
 800346a:	4013      	ands	r3, r2
 800346c:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 800346e:	4b43      	ldr	r3, [pc, #268]	; (800357c <HAL_GPIO_DeInit+0x1c4>)
 8003470:	685a      	ldr	r2, [r3, #4]
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	43db      	mvns	r3, r3
 8003476:	4941      	ldr	r1, [pc, #260]	; (800357c <HAL_GPIO_DeInit+0x1c4>)
 8003478:	4013      	ands	r3, r2
 800347a:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 800347c:	4b3f      	ldr	r3, [pc, #252]	; (800357c <HAL_GPIO_DeInit+0x1c4>)
 800347e:	68da      	ldr	r2, [r3, #12]
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	43db      	mvns	r3, r3
 8003484:	493d      	ldr	r1, [pc, #244]	; (800357c <HAL_GPIO_DeInit+0x1c4>)
 8003486:	4013      	ands	r3, r2
 8003488:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 800348a:	4b3c      	ldr	r3, [pc, #240]	; (800357c <HAL_GPIO_DeInit+0x1c4>)
 800348c:	689a      	ldr	r2, [r3, #8]
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	43db      	mvns	r3, r3
 8003492:	493a      	ldr	r1, [pc, #232]	; (800357c <HAL_GPIO_DeInit+0x1c4>)
 8003494:	4013      	ands	r3, r2
 8003496:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8003498:	697b      	ldr	r3, [r7, #20]
 800349a:	f003 0303 	and.w	r3, r3, #3
 800349e:	009b      	lsls	r3, r3, #2
 80034a0:	220f      	movs	r2, #15
 80034a2:	fa02 f303 	lsl.w	r3, r2, r3
 80034a6:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 80034a8:	4a2e      	ldr	r2, [pc, #184]	; (8003564 <HAL_GPIO_DeInit+0x1ac>)
 80034aa:	697b      	ldr	r3, [r7, #20]
 80034ac:	089b      	lsrs	r3, r3, #2
 80034ae:	3302      	adds	r3, #2
 80034b0:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80034b4:	68bb      	ldr	r3, [r7, #8]
 80034b6:	43da      	mvns	r2, r3
 80034b8:	482a      	ldr	r0, [pc, #168]	; (8003564 <HAL_GPIO_DeInit+0x1ac>)
 80034ba:	697b      	ldr	r3, [r7, #20]
 80034bc:	089b      	lsrs	r3, r3, #2
 80034be:	400a      	ands	r2, r1
 80034c0:	3302      	adds	r3, #2
 80034c2:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681a      	ldr	r2, [r3, #0]
 80034ca:	697b      	ldr	r3, [r7, #20]
 80034cc:	005b      	lsls	r3, r3, #1
 80034ce:	2103      	movs	r1, #3
 80034d0:	fa01 f303 	lsl.w	r3, r1, r3
 80034d4:	43db      	mvns	r3, r3
 80034d6:	401a      	ands	r2, r3
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80034dc:	697b      	ldr	r3, [r7, #20]
 80034de:	08da      	lsrs	r2, r3, #3
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	3208      	adds	r2, #8
 80034e4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80034e8:	697b      	ldr	r3, [r7, #20]
 80034ea:	f003 0307 	and.w	r3, r3, #7
 80034ee:	009b      	lsls	r3, r3, #2
 80034f0:	220f      	movs	r2, #15
 80034f2:	fa02 f303 	lsl.w	r3, r2, r3
 80034f6:	43db      	mvns	r3, r3
 80034f8:	697a      	ldr	r2, [r7, #20]
 80034fa:	08d2      	lsrs	r2, r2, #3
 80034fc:	4019      	ands	r1, r3
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	3208      	adds	r2, #8
 8003502:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	68da      	ldr	r2, [r3, #12]
 800350a:	697b      	ldr	r3, [r7, #20]
 800350c:	005b      	lsls	r3, r3, #1
 800350e:	2103      	movs	r1, #3
 8003510:	fa01 f303 	lsl.w	r3, r1, r3
 8003514:	43db      	mvns	r3, r3
 8003516:	401a      	ands	r2, r3
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	685a      	ldr	r2, [r3, #4]
 8003520:	2101      	movs	r1, #1
 8003522:	697b      	ldr	r3, [r7, #20]
 8003524:	fa01 f303 	lsl.w	r3, r1, r3
 8003528:	43db      	mvns	r3, r3
 800352a:	401a      	ands	r2, r3
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	689a      	ldr	r2, [r3, #8]
 8003534:	697b      	ldr	r3, [r7, #20]
 8003536:	005b      	lsls	r3, r3, #1
 8003538:	2103      	movs	r1, #3
 800353a:	fa01 f303 	lsl.w	r3, r1, r3
 800353e:	43db      	mvns	r3, r3
 8003540:	401a      	ands	r2, r3
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003546:	697b      	ldr	r3, [r7, #20]
 8003548:	3301      	adds	r3, #1
 800354a:	617b      	str	r3, [r7, #20]
 800354c:	697b      	ldr	r3, [r7, #20]
 800354e:	2b0f      	cmp	r3, #15
 8003550:	f67f af40 	bls.w	80033d4 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8003554:	bf00      	nop
 8003556:	bf00      	nop
 8003558:	371c      	adds	r7, #28
 800355a:	46bd      	mov	sp, r7
 800355c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003560:	4770      	bx	lr
 8003562:	bf00      	nop
 8003564:	40013800 	.word	0x40013800
 8003568:	40020000 	.word	0x40020000
 800356c:	40020400 	.word	0x40020400
 8003570:	40020800 	.word	0x40020800
 8003574:	40020c00 	.word	0x40020c00
 8003578:	40021000 	.word	0x40021000
 800357c:	40013c00 	.word	0x40013c00

08003580 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003580:	b480      	push	{r7}
 8003582:	b085      	sub	sp, #20
 8003584:	af00      	add	r7, sp, #0
 8003586:	6078      	str	r0, [r7, #4]
 8003588:	460b      	mov	r3, r1
 800358a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	691a      	ldr	r2, [r3, #16]
 8003590:	887b      	ldrh	r3, [r7, #2]
 8003592:	4013      	ands	r3, r2
 8003594:	2b00      	cmp	r3, #0
 8003596:	d002      	beq.n	800359e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003598:	2301      	movs	r3, #1
 800359a:	73fb      	strb	r3, [r7, #15]
 800359c:	e001      	b.n	80035a2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800359e:	2300      	movs	r3, #0
 80035a0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80035a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80035a4:	4618      	mov	r0, r3
 80035a6:	3714      	adds	r7, #20
 80035a8:	46bd      	mov	sp, r7
 80035aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ae:	4770      	bx	lr

080035b0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80035b0:	b480      	push	{r7}
 80035b2:	b083      	sub	sp, #12
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	6078      	str	r0, [r7, #4]
 80035b8:	460b      	mov	r3, r1
 80035ba:	807b      	strh	r3, [r7, #2]
 80035bc:	4613      	mov	r3, r2
 80035be:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80035c0:	787b      	ldrb	r3, [r7, #1]
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d003      	beq.n	80035ce <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80035c6:	887a      	ldrh	r2, [r7, #2]
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80035cc:	e003      	b.n	80035d6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80035ce:	887b      	ldrh	r3, [r7, #2]
 80035d0:	041a      	lsls	r2, r3, #16
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	619a      	str	r2, [r3, #24]
}
 80035d6:	bf00      	nop
 80035d8:	370c      	adds	r7, #12
 80035da:	46bd      	mov	sp, r7
 80035dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e0:	4770      	bx	lr
	...

080035e4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80035e4:	b580      	push	{r7, lr}
 80035e6:	b082      	sub	sp, #8
 80035e8:	af00      	add	r7, sp, #0
 80035ea:	4603      	mov	r3, r0
 80035ec:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80035ee:	4b08      	ldr	r3, [pc, #32]	; (8003610 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80035f0:	695a      	ldr	r2, [r3, #20]
 80035f2:	88fb      	ldrh	r3, [r7, #6]
 80035f4:	4013      	ands	r3, r2
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d006      	beq.n	8003608 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80035fa:	4a05      	ldr	r2, [pc, #20]	; (8003610 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80035fc:	88fb      	ldrh	r3, [r7, #6]
 80035fe:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003600:	88fb      	ldrh	r3, [r7, #6]
 8003602:	4618      	mov	r0, r3
 8003604:	f000 f806 	bl	8003614 <HAL_GPIO_EXTI_Callback>
  }
}
 8003608:	bf00      	nop
 800360a:	3708      	adds	r7, #8
 800360c:	46bd      	mov	sp, r7
 800360e:	bd80      	pop	{r7, pc}
 8003610:	40013c00 	.word	0x40013c00

08003614 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003614:	b480      	push	{r7}
 8003616:	b083      	sub	sp, #12
 8003618:	af00      	add	r7, sp, #0
 800361a:	4603      	mov	r3, r0
 800361c:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800361e:	bf00      	nop
 8003620:	370c      	adds	r7, #12
 8003622:	46bd      	mov	sp, r7
 8003624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003628:	4770      	bx	lr
	...

0800362c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800362c:	b580      	push	{r7, lr}
 800362e:	b086      	sub	sp, #24
 8003630:	af00      	add	r7, sp, #0
 8003632:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	2b00      	cmp	r3, #0
 8003638:	d101      	bne.n	800363e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800363a:	2301      	movs	r3, #1
 800363c:	e267      	b.n	8003b0e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f003 0301 	and.w	r3, r3, #1
 8003646:	2b00      	cmp	r3, #0
 8003648:	d075      	beq.n	8003736 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800364a:	4b88      	ldr	r3, [pc, #544]	; (800386c <HAL_RCC_OscConfig+0x240>)
 800364c:	689b      	ldr	r3, [r3, #8]
 800364e:	f003 030c 	and.w	r3, r3, #12
 8003652:	2b04      	cmp	r3, #4
 8003654:	d00c      	beq.n	8003670 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003656:	4b85      	ldr	r3, [pc, #532]	; (800386c <HAL_RCC_OscConfig+0x240>)
 8003658:	689b      	ldr	r3, [r3, #8]
 800365a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800365e:	2b08      	cmp	r3, #8
 8003660:	d112      	bne.n	8003688 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003662:	4b82      	ldr	r3, [pc, #520]	; (800386c <HAL_RCC_OscConfig+0x240>)
 8003664:	685b      	ldr	r3, [r3, #4]
 8003666:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800366a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800366e:	d10b      	bne.n	8003688 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003670:	4b7e      	ldr	r3, [pc, #504]	; (800386c <HAL_RCC_OscConfig+0x240>)
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003678:	2b00      	cmp	r3, #0
 800367a:	d05b      	beq.n	8003734 <HAL_RCC_OscConfig+0x108>
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	685b      	ldr	r3, [r3, #4]
 8003680:	2b00      	cmp	r3, #0
 8003682:	d157      	bne.n	8003734 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003684:	2301      	movs	r3, #1
 8003686:	e242      	b.n	8003b0e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	685b      	ldr	r3, [r3, #4]
 800368c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003690:	d106      	bne.n	80036a0 <HAL_RCC_OscConfig+0x74>
 8003692:	4b76      	ldr	r3, [pc, #472]	; (800386c <HAL_RCC_OscConfig+0x240>)
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	4a75      	ldr	r2, [pc, #468]	; (800386c <HAL_RCC_OscConfig+0x240>)
 8003698:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800369c:	6013      	str	r3, [r2, #0]
 800369e:	e01d      	b.n	80036dc <HAL_RCC_OscConfig+0xb0>
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	685b      	ldr	r3, [r3, #4]
 80036a4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80036a8:	d10c      	bne.n	80036c4 <HAL_RCC_OscConfig+0x98>
 80036aa:	4b70      	ldr	r3, [pc, #448]	; (800386c <HAL_RCC_OscConfig+0x240>)
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	4a6f      	ldr	r2, [pc, #444]	; (800386c <HAL_RCC_OscConfig+0x240>)
 80036b0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80036b4:	6013      	str	r3, [r2, #0]
 80036b6:	4b6d      	ldr	r3, [pc, #436]	; (800386c <HAL_RCC_OscConfig+0x240>)
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	4a6c      	ldr	r2, [pc, #432]	; (800386c <HAL_RCC_OscConfig+0x240>)
 80036bc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80036c0:	6013      	str	r3, [r2, #0]
 80036c2:	e00b      	b.n	80036dc <HAL_RCC_OscConfig+0xb0>
 80036c4:	4b69      	ldr	r3, [pc, #420]	; (800386c <HAL_RCC_OscConfig+0x240>)
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	4a68      	ldr	r2, [pc, #416]	; (800386c <HAL_RCC_OscConfig+0x240>)
 80036ca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80036ce:	6013      	str	r3, [r2, #0]
 80036d0:	4b66      	ldr	r3, [pc, #408]	; (800386c <HAL_RCC_OscConfig+0x240>)
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	4a65      	ldr	r2, [pc, #404]	; (800386c <HAL_RCC_OscConfig+0x240>)
 80036d6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80036da:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	685b      	ldr	r3, [r3, #4]
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d013      	beq.n	800370c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036e4:	f7fe fb24 	bl	8001d30 <HAL_GetTick>
 80036e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80036ea:	e008      	b.n	80036fe <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80036ec:	f7fe fb20 	bl	8001d30 <HAL_GetTick>
 80036f0:	4602      	mov	r2, r0
 80036f2:	693b      	ldr	r3, [r7, #16]
 80036f4:	1ad3      	subs	r3, r2, r3
 80036f6:	2b64      	cmp	r3, #100	; 0x64
 80036f8:	d901      	bls.n	80036fe <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80036fa:	2303      	movs	r3, #3
 80036fc:	e207      	b.n	8003b0e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80036fe:	4b5b      	ldr	r3, [pc, #364]	; (800386c <HAL_RCC_OscConfig+0x240>)
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003706:	2b00      	cmp	r3, #0
 8003708:	d0f0      	beq.n	80036ec <HAL_RCC_OscConfig+0xc0>
 800370a:	e014      	b.n	8003736 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800370c:	f7fe fb10 	bl	8001d30 <HAL_GetTick>
 8003710:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003712:	e008      	b.n	8003726 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003714:	f7fe fb0c 	bl	8001d30 <HAL_GetTick>
 8003718:	4602      	mov	r2, r0
 800371a:	693b      	ldr	r3, [r7, #16]
 800371c:	1ad3      	subs	r3, r2, r3
 800371e:	2b64      	cmp	r3, #100	; 0x64
 8003720:	d901      	bls.n	8003726 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003722:	2303      	movs	r3, #3
 8003724:	e1f3      	b.n	8003b0e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003726:	4b51      	ldr	r3, [pc, #324]	; (800386c <HAL_RCC_OscConfig+0x240>)
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800372e:	2b00      	cmp	r3, #0
 8003730:	d1f0      	bne.n	8003714 <HAL_RCC_OscConfig+0xe8>
 8003732:	e000      	b.n	8003736 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003734:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	f003 0302 	and.w	r3, r3, #2
 800373e:	2b00      	cmp	r3, #0
 8003740:	d063      	beq.n	800380a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003742:	4b4a      	ldr	r3, [pc, #296]	; (800386c <HAL_RCC_OscConfig+0x240>)
 8003744:	689b      	ldr	r3, [r3, #8]
 8003746:	f003 030c 	and.w	r3, r3, #12
 800374a:	2b00      	cmp	r3, #0
 800374c:	d00b      	beq.n	8003766 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800374e:	4b47      	ldr	r3, [pc, #284]	; (800386c <HAL_RCC_OscConfig+0x240>)
 8003750:	689b      	ldr	r3, [r3, #8]
 8003752:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003756:	2b08      	cmp	r3, #8
 8003758:	d11c      	bne.n	8003794 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800375a:	4b44      	ldr	r3, [pc, #272]	; (800386c <HAL_RCC_OscConfig+0x240>)
 800375c:	685b      	ldr	r3, [r3, #4]
 800375e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003762:	2b00      	cmp	r3, #0
 8003764:	d116      	bne.n	8003794 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003766:	4b41      	ldr	r3, [pc, #260]	; (800386c <HAL_RCC_OscConfig+0x240>)
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f003 0302 	and.w	r3, r3, #2
 800376e:	2b00      	cmp	r3, #0
 8003770:	d005      	beq.n	800377e <HAL_RCC_OscConfig+0x152>
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	68db      	ldr	r3, [r3, #12]
 8003776:	2b01      	cmp	r3, #1
 8003778:	d001      	beq.n	800377e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800377a:	2301      	movs	r3, #1
 800377c:	e1c7      	b.n	8003b0e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800377e:	4b3b      	ldr	r3, [pc, #236]	; (800386c <HAL_RCC_OscConfig+0x240>)
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	691b      	ldr	r3, [r3, #16]
 800378a:	00db      	lsls	r3, r3, #3
 800378c:	4937      	ldr	r1, [pc, #220]	; (800386c <HAL_RCC_OscConfig+0x240>)
 800378e:	4313      	orrs	r3, r2
 8003790:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003792:	e03a      	b.n	800380a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	68db      	ldr	r3, [r3, #12]
 8003798:	2b00      	cmp	r3, #0
 800379a:	d020      	beq.n	80037de <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800379c:	4b34      	ldr	r3, [pc, #208]	; (8003870 <HAL_RCC_OscConfig+0x244>)
 800379e:	2201      	movs	r2, #1
 80037a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037a2:	f7fe fac5 	bl	8001d30 <HAL_GetTick>
 80037a6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80037a8:	e008      	b.n	80037bc <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80037aa:	f7fe fac1 	bl	8001d30 <HAL_GetTick>
 80037ae:	4602      	mov	r2, r0
 80037b0:	693b      	ldr	r3, [r7, #16]
 80037b2:	1ad3      	subs	r3, r2, r3
 80037b4:	2b02      	cmp	r3, #2
 80037b6:	d901      	bls.n	80037bc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80037b8:	2303      	movs	r3, #3
 80037ba:	e1a8      	b.n	8003b0e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80037bc:	4b2b      	ldr	r3, [pc, #172]	; (800386c <HAL_RCC_OscConfig+0x240>)
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	f003 0302 	and.w	r3, r3, #2
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d0f0      	beq.n	80037aa <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80037c8:	4b28      	ldr	r3, [pc, #160]	; (800386c <HAL_RCC_OscConfig+0x240>)
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	691b      	ldr	r3, [r3, #16]
 80037d4:	00db      	lsls	r3, r3, #3
 80037d6:	4925      	ldr	r1, [pc, #148]	; (800386c <HAL_RCC_OscConfig+0x240>)
 80037d8:	4313      	orrs	r3, r2
 80037da:	600b      	str	r3, [r1, #0]
 80037dc:	e015      	b.n	800380a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80037de:	4b24      	ldr	r3, [pc, #144]	; (8003870 <HAL_RCC_OscConfig+0x244>)
 80037e0:	2200      	movs	r2, #0
 80037e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037e4:	f7fe faa4 	bl	8001d30 <HAL_GetTick>
 80037e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80037ea:	e008      	b.n	80037fe <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80037ec:	f7fe faa0 	bl	8001d30 <HAL_GetTick>
 80037f0:	4602      	mov	r2, r0
 80037f2:	693b      	ldr	r3, [r7, #16]
 80037f4:	1ad3      	subs	r3, r2, r3
 80037f6:	2b02      	cmp	r3, #2
 80037f8:	d901      	bls.n	80037fe <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80037fa:	2303      	movs	r3, #3
 80037fc:	e187      	b.n	8003b0e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80037fe:	4b1b      	ldr	r3, [pc, #108]	; (800386c <HAL_RCC_OscConfig+0x240>)
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	f003 0302 	and.w	r3, r3, #2
 8003806:	2b00      	cmp	r3, #0
 8003808:	d1f0      	bne.n	80037ec <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	f003 0308 	and.w	r3, r3, #8
 8003812:	2b00      	cmp	r3, #0
 8003814:	d036      	beq.n	8003884 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	695b      	ldr	r3, [r3, #20]
 800381a:	2b00      	cmp	r3, #0
 800381c:	d016      	beq.n	800384c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800381e:	4b15      	ldr	r3, [pc, #84]	; (8003874 <HAL_RCC_OscConfig+0x248>)
 8003820:	2201      	movs	r2, #1
 8003822:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003824:	f7fe fa84 	bl	8001d30 <HAL_GetTick>
 8003828:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800382a:	e008      	b.n	800383e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800382c:	f7fe fa80 	bl	8001d30 <HAL_GetTick>
 8003830:	4602      	mov	r2, r0
 8003832:	693b      	ldr	r3, [r7, #16]
 8003834:	1ad3      	subs	r3, r2, r3
 8003836:	2b02      	cmp	r3, #2
 8003838:	d901      	bls.n	800383e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800383a:	2303      	movs	r3, #3
 800383c:	e167      	b.n	8003b0e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800383e:	4b0b      	ldr	r3, [pc, #44]	; (800386c <HAL_RCC_OscConfig+0x240>)
 8003840:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003842:	f003 0302 	and.w	r3, r3, #2
 8003846:	2b00      	cmp	r3, #0
 8003848:	d0f0      	beq.n	800382c <HAL_RCC_OscConfig+0x200>
 800384a:	e01b      	b.n	8003884 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800384c:	4b09      	ldr	r3, [pc, #36]	; (8003874 <HAL_RCC_OscConfig+0x248>)
 800384e:	2200      	movs	r2, #0
 8003850:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003852:	f7fe fa6d 	bl	8001d30 <HAL_GetTick>
 8003856:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003858:	e00e      	b.n	8003878 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800385a:	f7fe fa69 	bl	8001d30 <HAL_GetTick>
 800385e:	4602      	mov	r2, r0
 8003860:	693b      	ldr	r3, [r7, #16]
 8003862:	1ad3      	subs	r3, r2, r3
 8003864:	2b02      	cmp	r3, #2
 8003866:	d907      	bls.n	8003878 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003868:	2303      	movs	r3, #3
 800386a:	e150      	b.n	8003b0e <HAL_RCC_OscConfig+0x4e2>
 800386c:	40023800 	.word	0x40023800
 8003870:	42470000 	.word	0x42470000
 8003874:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003878:	4b88      	ldr	r3, [pc, #544]	; (8003a9c <HAL_RCC_OscConfig+0x470>)
 800387a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800387c:	f003 0302 	and.w	r3, r3, #2
 8003880:	2b00      	cmp	r3, #0
 8003882:	d1ea      	bne.n	800385a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	f003 0304 	and.w	r3, r3, #4
 800388c:	2b00      	cmp	r3, #0
 800388e:	f000 8097 	beq.w	80039c0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003892:	2300      	movs	r3, #0
 8003894:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003896:	4b81      	ldr	r3, [pc, #516]	; (8003a9c <HAL_RCC_OscConfig+0x470>)
 8003898:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800389a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d10f      	bne.n	80038c2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80038a2:	2300      	movs	r3, #0
 80038a4:	60bb      	str	r3, [r7, #8]
 80038a6:	4b7d      	ldr	r3, [pc, #500]	; (8003a9c <HAL_RCC_OscConfig+0x470>)
 80038a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038aa:	4a7c      	ldr	r2, [pc, #496]	; (8003a9c <HAL_RCC_OscConfig+0x470>)
 80038ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80038b0:	6413      	str	r3, [r2, #64]	; 0x40
 80038b2:	4b7a      	ldr	r3, [pc, #488]	; (8003a9c <HAL_RCC_OscConfig+0x470>)
 80038b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80038ba:	60bb      	str	r3, [r7, #8]
 80038bc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80038be:	2301      	movs	r3, #1
 80038c0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038c2:	4b77      	ldr	r3, [pc, #476]	; (8003aa0 <HAL_RCC_OscConfig+0x474>)
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d118      	bne.n	8003900 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80038ce:	4b74      	ldr	r3, [pc, #464]	; (8003aa0 <HAL_RCC_OscConfig+0x474>)
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	4a73      	ldr	r2, [pc, #460]	; (8003aa0 <HAL_RCC_OscConfig+0x474>)
 80038d4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80038d8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80038da:	f7fe fa29 	bl	8001d30 <HAL_GetTick>
 80038de:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038e0:	e008      	b.n	80038f4 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80038e2:	f7fe fa25 	bl	8001d30 <HAL_GetTick>
 80038e6:	4602      	mov	r2, r0
 80038e8:	693b      	ldr	r3, [r7, #16]
 80038ea:	1ad3      	subs	r3, r2, r3
 80038ec:	2b02      	cmp	r3, #2
 80038ee:	d901      	bls.n	80038f4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80038f0:	2303      	movs	r3, #3
 80038f2:	e10c      	b.n	8003b0e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038f4:	4b6a      	ldr	r3, [pc, #424]	; (8003aa0 <HAL_RCC_OscConfig+0x474>)
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d0f0      	beq.n	80038e2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	689b      	ldr	r3, [r3, #8]
 8003904:	2b01      	cmp	r3, #1
 8003906:	d106      	bne.n	8003916 <HAL_RCC_OscConfig+0x2ea>
 8003908:	4b64      	ldr	r3, [pc, #400]	; (8003a9c <HAL_RCC_OscConfig+0x470>)
 800390a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800390c:	4a63      	ldr	r2, [pc, #396]	; (8003a9c <HAL_RCC_OscConfig+0x470>)
 800390e:	f043 0301 	orr.w	r3, r3, #1
 8003912:	6713      	str	r3, [r2, #112]	; 0x70
 8003914:	e01c      	b.n	8003950 <HAL_RCC_OscConfig+0x324>
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	689b      	ldr	r3, [r3, #8]
 800391a:	2b05      	cmp	r3, #5
 800391c:	d10c      	bne.n	8003938 <HAL_RCC_OscConfig+0x30c>
 800391e:	4b5f      	ldr	r3, [pc, #380]	; (8003a9c <HAL_RCC_OscConfig+0x470>)
 8003920:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003922:	4a5e      	ldr	r2, [pc, #376]	; (8003a9c <HAL_RCC_OscConfig+0x470>)
 8003924:	f043 0304 	orr.w	r3, r3, #4
 8003928:	6713      	str	r3, [r2, #112]	; 0x70
 800392a:	4b5c      	ldr	r3, [pc, #368]	; (8003a9c <HAL_RCC_OscConfig+0x470>)
 800392c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800392e:	4a5b      	ldr	r2, [pc, #364]	; (8003a9c <HAL_RCC_OscConfig+0x470>)
 8003930:	f043 0301 	orr.w	r3, r3, #1
 8003934:	6713      	str	r3, [r2, #112]	; 0x70
 8003936:	e00b      	b.n	8003950 <HAL_RCC_OscConfig+0x324>
 8003938:	4b58      	ldr	r3, [pc, #352]	; (8003a9c <HAL_RCC_OscConfig+0x470>)
 800393a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800393c:	4a57      	ldr	r2, [pc, #348]	; (8003a9c <HAL_RCC_OscConfig+0x470>)
 800393e:	f023 0301 	bic.w	r3, r3, #1
 8003942:	6713      	str	r3, [r2, #112]	; 0x70
 8003944:	4b55      	ldr	r3, [pc, #340]	; (8003a9c <HAL_RCC_OscConfig+0x470>)
 8003946:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003948:	4a54      	ldr	r2, [pc, #336]	; (8003a9c <HAL_RCC_OscConfig+0x470>)
 800394a:	f023 0304 	bic.w	r3, r3, #4
 800394e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	689b      	ldr	r3, [r3, #8]
 8003954:	2b00      	cmp	r3, #0
 8003956:	d015      	beq.n	8003984 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003958:	f7fe f9ea 	bl	8001d30 <HAL_GetTick>
 800395c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800395e:	e00a      	b.n	8003976 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003960:	f7fe f9e6 	bl	8001d30 <HAL_GetTick>
 8003964:	4602      	mov	r2, r0
 8003966:	693b      	ldr	r3, [r7, #16]
 8003968:	1ad3      	subs	r3, r2, r3
 800396a:	f241 3288 	movw	r2, #5000	; 0x1388
 800396e:	4293      	cmp	r3, r2
 8003970:	d901      	bls.n	8003976 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003972:	2303      	movs	r3, #3
 8003974:	e0cb      	b.n	8003b0e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003976:	4b49      	ldr	r3, [pc, #292]	; (8003a9c <HAL_RCC_OscConfig+0x470>)
 8003978:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800397a:	f003 0302 	and.w	r3, r3, #2
 800397e:	2b00      	cmp	r3, #0
 8003980:	d0ee      	beq.n	8003960 <HAL_RCC_OscConfig+0x334>
 8003982:	e014      	b.n	80039ae <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003984:	f7fe f9d4 	bl	8001d30 <HAL_GetTick>
 8003988:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800398a:	e00a      	b.n	80039a2 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800398c:	f7fe f9d0 	bl	8001d30 <HAL_GetTick>
 8003990:	4602      	mov	r2, r0
 8003992:	693b      	ldr	r3, [r7, #16]
 8003994:	1ad3      	subs	r3, r2, r3
 8003996:	f241 3288 	movw	r2, #5000	; 0x1388
 800399a:	4293      	cmp	r3, r2
 800399c:	d901      	bls.n	80039a2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800399e:	2303      	movs	r3, #3
 80039a0:	e0b5      	b.n	8003b0e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80039a2:	4b3e      	ldr	r3, [pc, #248]	; (8003a9c <HAL_RCC_OscConfig+0x470>)
 80039a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80039a6:	f003 0302 	and.w	r3, r3, #2
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d1ee      	bne.n	800398c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80039ae:	7dfb      	ldrb	r3, [r7, #23]
 80039b0:	2b01      	cmp	r3, #1
 80039b2:	d105      	bne.n	80039c0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80039b4:	4b39      	ldr	r3, [pc, #228]	; (8003a9c <HAL_RCC_OscConfig+0x470>)
 80039b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039b8:	4a38      	ldr	r2, [pc, #224]	; (8003a9c <HAL_RCC_OscConfig+0x470>)
 80039ba:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80039be:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	699b      	ldr	r3, [r3, #24]
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	f000 80a1 	beq.w	8003b0c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80039ca:	4b34      	ldr	r3, [pc, #208]	; (8003a9c <HAL_RCC_OscConfig+0x470>)
 80039cc:	689b      	ldr	r3, [r3, #8]
 80039ce:	f003 030c 	and.w	r3, r3, #12
 80039d2:	2b08      	cmp	r3, #8
 80039d4:	d05c      	beq.n	8003a90 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	699b      	ldr	r3, [r3, #24]
 80039da:	2b02      	cmp	r3, #2
 80039dc:	d141      	bne.n	8003a62 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80039de:	4b31      	ldr	r3, [pc, #196]	; (8003aa4 <HAL_RCC_OscConfig+0x478>)
 80039e0:	2200      	movs	r2, #0
 80039e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039e4:	f7fe f9a4 	bl	8001d30 <HAL_GetTick>
 80039e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80039ea:	e008      	b.n	80039fe <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80039ec:	f7fe f9a0 	bl	8001d30 <HAL_GetTick>
 80039f0:	4602      	mov	r2, r0
 80039f2:	693b      	ldr	r3, [r7, #16]
 80039f4:	1ad3      	subs	r3, r2, r3
 80039f6:	2b02      	cmp	r3, #2
 80039f8:	d901      	bls.n	80039fe <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80039fa:	2303      	movs	r3, #3
 80039fc:	e087      	b.n	8003b0e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80039fe:	4b27      	ldr	r3, [pc, #156]	; (8003a9c <HAL_RCC_OscConfig+0x470>)
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d1f0      	bne.n	80039ec <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	69da      	ldr	r2, [r3, #28]
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	6a1b      	ldr	r3, [r3, #32]
 8003a12:	431a      	orrs	r2, r3
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a18:	019b      	lsls	r3, r3, #6
 8003a1a:	431a      	orrs	r2, r3
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a20:	085b      	lsrs	r3, r3, #1
 8003a22:	3b01      	subs	r3, #1
 8003a24:	041b      	lsls	r3, r3, #16
 8003a26:	431a      	orrs	r2, r3
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a2c:	061b      	lsls	r3, r3, #24
 8003a2e:	491b      	ldr	r1, [pc, #108]	; (8003a9c <HAL_RCC_OscConfig+0x470>)
 8003a30:	4313      	orrs	r3, r2
 8003a32:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003a34:	4b1b      	ldr	r3, [pc, #108]	; (8003aa4 <HAL_RCC_OscConfig+0x478>)
 8003a36:	2201      	movs	r2, #1
 8003a38:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a3a:	f7fe f979 	bl	8001d30 <HAL_GetTick>
 8003a3e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a40:	e008      	b.n	8003a54 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003a42:	f7fe f975 	bl	8001d30 <HAL_GetTick>
 8003a46:	4602      	mov	r2, r0
 8003a48:	693b      	ldr	r3, [r7, #16]
 8003a4a:	1ad3      	subs	r3, r2, r3
 8003a4c:	2b02      	cmp	r3, #2
 8003a4e:	d901      	bls.n	8003a54 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003a50:	2303      	movs	r3, #3
 8003a52:	e05c      	b.n	8003b0e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a54:	4b11      	ldr	r3, [pc, #68]	; (8003a9c <HAL_RCC_OscConfig+0x470>)
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d0f0      	beq.n	8003a42 <HAL_RCC_OscConfig+0x416>
 8003a60:	e054      	b.n	8003b0c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a62:	4b10      	ldr	r3, [pc, #64]	; (8003aa4 <HAL_RCC_OscConfig+0x478>)
 8003a64:	2200      	movs	r2, #0
 8003a66:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a68:	f7fe f962 	bl	8001d30 <HAL_GetTick>
 8003a6c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a6e:	e008      	b.n	8003a82 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003a70:	f7fe f95e 	bl	8001d30 <HAL_GetTick>
 8003a74:	4602      	mov	r2, r0
 8003a76:	693b      	ldr	r3, [r7, #16]
 8003a78:	1ad3      	subs	r3, r2, r3
 8003a7a:	2b02      	cmp	r3, #2
 8003a7c:	d901      	bls.n	8003a82 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003a7e:	2303      	movs	r3, #3
 8003a80:	e045      	b.n	8003b0e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a82:	4b06      	ldr	r3, [pc, #24]	; (8003a9c <HAL_RCC_OscConfig+0x470>)
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d1f0      	bne.n	8003a70 <HAL_RCC_OscConfig+0x444>
 8003a8e:	e03d      	b.n	8003b0c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	699b      	ldr	r3, [r3, #24]
 8003a94:	2b01      	cmp	r3, #1
 8003a96:	d107      	bne.n	8003aa8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003a98:	2301      	movs	r3, #1
 8003a9a:	e038      	b.n	8003b0e <HAL_RCC_OscConfig+0x4e2>
 8003a9c:	40023800 	.word	0x40023800
 8003aa0:	40007000 	.word	0x40007000
 8003aa4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003aa8:	4b1b      	ldr	r3, [pc, #108]	; (8003b18 <HAL_RCC_OscConfig+0x4ec>)
 8003aaa:	685b      	ldr	r3, [r3, #4]
 8003aac:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	699b      	ldr	r3, [r3, #24]
 8003ab2:	2b01      	cmp	r3, #1
 8003ab4:	d028      	beq.n	8003b08 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003ac0:	429a      	cmp	r2, r3
 8003ac2:	d121      	bne.n	8003b08 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ace:	429a      	cmp	r2, r3
 8003ad0:	d11a      	bne.n	8003b08 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003ad2:	68fa      	ldr	r2, [r7, #12]
 8003ad4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003ad8:	4013      	ands	r3, r2
 8003ada:	687a      	ldr	r2, [r7, #4]
 8003adc:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003ade:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003ae0:	4293      	cmp	r3, r2
 8003ae2:	d111      	bne.n	8003b08 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003aee:	085b      	lsrs	r3, r3, #1
 8003af0:	3b01      	subs	r3, #1
 8003af2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003af4:	429a      	cmp	r2, r3
 8003af6:	d107      	bne.n	8003b08 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b02:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003b04:	429a      	cmp	r2, r3
 8003b06:	d001      	beq.n	8003b0c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003b08:	2301      	movs	r3, #1
 8003b0a:	e000      	b.n	8003b0e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003b0c:	2300      	movs	r3, #0
}
 8003b0e:	4618      	mov	r0, r3
 8003b10:	3718      	adds	r7, #24
 8003b12:	46bd      	mov	sp, r7
 8003b14:	bd80      	pop	{r7, pc}
 8003b16:	bf00      	nop
 8003b18:	40023800 	.word	0x40023800

08003b1c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003b1c:	b580      	push	{r7, lr}
 8003b1e:	b084      	sub	sp, #16
 8003b20:	af00      	add	r7, sp, #0
 8003b22:	6078      	str	r0, [r7, #4]
 8003b24:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d101      	bne.n	8003b30 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003b2c:	2301      	movs	r3, #1
 8003b2e:	e0cc      	b.n	8003cca <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003b30:	4b68      	ldr	r3, [pc, #416]	; (8003cd4 <HAL_RCC_ClockConfig+0x1b8>)
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	f003 0307 	and.w	r3, r3, #7
 8003b38:	683a      	ldr	r2, [r7, #0]
 8003b3a:	429a      	cmp	r2, r3
 8003b3c:	d90c      	bls.n	8003b58 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b3e:	4b65      	ldr	r3, [pc, #404]	; (8003cd4 <HAL_RCC_ClockConfig+0x1b8>)
 8003b40:	683a      	ldr	r2, [r7, #0]
 8003b42:	b2d2      	uxtb	r2, r2
 8003b44:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b46:	4b63      	ldr	r3, [pc, #396]	; (8003cd4 <HAL_RCC_ClockConfig+0x1b8>)
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	f003 0307 	and.w	r3, r3, #7
 8003b4e:	683a      	ldr	r2, [r7, #0]
 8003b50:	429a      	cmp	r2, r3
 8003b52:	d001      	beq.n	8003b58 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003b54:	2301      	movs	r3, #1
 8003b56:	e0b8      	b.n	8003cca <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	f003 0302 	and.w	r3, r3, #2
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d020      	beq.n	8003ba6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	f003 0304 	and.w	r3, r3, #4
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d005      	beq.n	8003b7c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003b70:	4b59      	ldr	r3, [pc, #356]	; (8003cd8 <HAL_RCC_ClockConfig+0x1bc>)
 8003b72:	689b      	ldr	r3, [r3, #8]
 8003b74:	4a58      	ldr	r2, [pc, #352]	; (8003cd8 <HAL_RCC_ClockConfig+0x1bc>)
 8003b76:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003b7a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	f003 0308 	and.w	r3, r3, #8
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d005      	beq.n	8003b94 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003b88:	4b53      	ldr	r3, [pc, #332]	; (8003cd8 <HAL_RCC_ClockConfig+0x1bc>)
 8003b8a:	689b      	ldr	r3, [r3, #8]
 8003b8c:	4a52      	ldr	r2, [pc, #328]	; (8003cd8 <HAL_RCC_ClockConfig+0x1bc>)
 8003b8e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003b92:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003b94:	4b50      	ldr	r3, [pc, #320]	; (8003cd8 <HAL_RCC_ClockConfig+0x1bc>)
 8003b96:	689b      	ldr	r3, [r3, #8]
 8003b98:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	689b      	ldr	r3, [r3, #8]
 8003ba0:	494d      	ldr	r1, [pc, #308]	; (8003cd8 <HAL_RCC_ClockConfig+0x1bc>)
 8003ba2:	4313      	orrs	r3, r2
 8003ba4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	f003 0301 	and.w	r3, r3, #1
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d044      	beq.n	8003c3c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	685b      	ldr	r3, [r3, #4]
 8003bb6:	2b01      	cmp	r3, #1
 8003bb8:	d107      	bne.n	8003bca <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003bba:	4b47      	ldr	r3, [pc, #284]	; (8003cd8 <HAL_RCC_ClockConfig+0x1bc>)
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d119      	bne.n	8003bfa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003bc6:	2301      	movs	r3, #1
 8003bc8:	e07f      	b.n	8003cca <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	685b      	ldr	r3, [r3, #4]
 8003bce:	2b02      	cmp	r3, #2
 8003bd0:	d003      	beq.n	8003bda <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003bd6:	2b03      	cmp	r3, #3
 8003bd8:	d107      	bne.n	8003bea <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003bda:	4b3f      	ldr	r3, [pc, #252]	; (8003cd8 <HAL_RCC_ClockConfig+0x1bc>)
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d109      	bne.n	8003bfa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003be6:	2301      	movs	r3, #1
 8003be8:	e06f      	b.n	8003cca <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003bea:	4b3b      	ldr	r3, [pc, #236]	; (8003cd8 <HAL_RCC_ClockConfig+0x1bc>)
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	f003 0302 	and.w	r3, r3, #2
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d101      	bne.n	8003bfa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003bf6:	2301      	movs	r3, #1
 8003bf8:	e067      	b.n	8003cca <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003bfa:	4b37      	ldr	r3, [pc, #220]	; (8003cd8 <HAL_RCC_ClockConfig+0x1bc>)
 8003bfc:	689b      	ldr	r3, [r3, #8]
 8003bfe:	f023 0203 	bic.w	r2, r3, #3
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	685b      	ldr	r3, [r3, #4]
 8003c06:	4934      	ldr	r1, [pc, #208]	; (8003cd8 <HAL_RCC_ClockConfig+0x1bc>)
 8003c08:	4313      	orrs	r3, r2
 8003c0a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003c0c:	f7fe f890 	bl	8001d30 <HAL_GetTick>
 8003c10:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c12:	e00a      	b.n	8003c2a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003c14:	f7fe f88c 	bl	8001d30 <HAL_GetTick>
 8003c18:	4602      	mov	r2, r0
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	1ad3      	subs	r3, r2, r3
 8003c1e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c22:	4293      	cmp	r3, r2
 8003c24:	d901      	bls.n	8003c2a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003c26:	2303      	movs	r3, #3
 8003c28:	e04f      	b.n	8003cca <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c2a:	4b2b      	ldr	r3, [pc, #172]	; (8003cd8 <HAL_RCC_ClockConfig+0x1bc>)
 8003c2c:	689b      	ldr	r3, [r3, #8]
 8003c2e:	f003 020c 	and.w	r2, r3, #12
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	685b      	ldr	r3, [r3, #4]
 8003c36:	009b      	lsls	r3, r3, #2
 8003c38:	429a      	cmp	r2, r3
 8003c3a:	d1eb      	bne.n	8003c14 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003c3c:	4b25      	ldr	r3, [pc, #148]	; (8003cd4 <HAL_RCC_ClockConfig+0x1b8>)
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	f003 0307 	and.w	r3, r3, #7
 8003c44:	683a      	ldr	r2, [r7, #0]
 8003c46:	429a      	cmp	r2, r3
 8003c48:	d20c      	bcs.n	8003c64 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c4a:	4b22      	ldr	r3, [pc, #136]	; (8003cd4 <HAL_RCC_ClockConfig+0x1b8>)
 8003c4c:	683a      	ldr	r2, [r7, #0]
 8003c4e:	b2d2      	uxtb	r2, r2
 8003c50:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c52:	4b20      	ldr	r3, [pc, #128]	; (8003cd4 <HAL_RCC_ClockConfig+0x1b8>)
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f003 0307 	and.w	r3, r3, #7
 8003c5a:	683a      	ldr	r2, [r7, #0]
 8003c5c:	429a      	cmp	r2, r3
 8003c5e:	d001      	beq.n	8003c64 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003c60:	2301      	movs	r3, #1
 8003c62:	e032      	b.n	8003cca <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	f003 0304 	and.w	r3, r3, #4
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d008      	beq.n	8003c82 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003c70:	4b19      	ldr	r3, [pc, #100]	; (8003cd8 <HAL_RCC_ClockConfig+0x1bc>)
 8003c72:	689b      	ldr	r3, [r3, #8]
 8003c74:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	68db      	ldr	r3, [r3, #12]
 8003c7c:	4916      	ldr	r1, [pc, #88]	; (8003cd8 <HAL_RCC_ClockConfig+0x1bc>)
 8003c7e:	4313      	orrs	r3, r2
 8003c80:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	f003 0308 	and.w	r3, r3, #8
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d009      	beq.n	8003ca2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003c8e:	4b12      	ldr	r3, [pc, #72]	; (8003cd8 <HAL_RCC_ClockConfig+0x1bc>)
 8003c90:	689b      	ldr	r3, [r3, #8]
 8003c92:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	691b      	ldr	r3, [r3, #16]
 8003c9a:	00db      	lsls	r3, r3, #3
 8003c9c:	490e      	ldr	r1, [pc, #56]	; (8003cd8 <HAL_RCC_ClockConfig+0x1bc>)
 8003c9e:	4313      	orrs	r3, r2
 8003ca0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003ca2:	f000 f821 	bl	8003ce8 <HAL_RCC_GetSysClockFreq>
 8003ca6:	4602      	mov	r2, r0
 8003ca8:	4b0b      	ldr	r3, [pc, #44]	; (8003cd8 <HAL_RCC_ClockConfig+0x1bc>)
 8003caa:	689b      	ldr	r3, [r3, #8]
 8003cac:	091b      	lsrs	r3, r3, #4
 8003cae:	f003 030f 	and.w	r3, r3, #15
 8003cb2:	490a      	ldr	r1, [pc, #40]	; (8003cdc <HAL_RCC_ClockConfig+0x1c0>)
 8003cb4:	5ccb      	ldrb	r3, [r1, r3]
 8003cb6:	fa22 f303 	lsr.w	r3, r2, r3
 8003cba:	4a09      	ldr	r2, [pc, #36]	; (8003ce0 <HAL_RCC_ClockConfig+0x1c4>)
 8003cbc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003cbe:	4b09      	ldr	r3, [pc, #36]	; (8003ce4 <HAL_RCC_ClockConfig+0x1c8>)
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	4618      	mov	r0, r3
 8003cc4:	f7fd fff0 	bl	8001ca8 <HAL_InitTick>

  return HAL_OK;
 8003cc8:	2300      	movs	r3, #0
}
 8003cca:	4618      	mov	r0, r3
 8003ccc:	3710      	adds	r7, #16
 8003cce:	46bd      	mov	sp, r7
 8003cd0:	bd80      	pop	{r7, pc}
 8003cd2:	bf00      	nop
 8003cd4:	40023c00 	.word	0x40023c00
 8003cd8:	40023800 	.word	0x40023800
 8003cdc:	0800a4f0 	.word	0x0800a4f0
 8003ce0:	2000002c 	.word	0x2000002c
 8003ce4:	20000030 	.word	0x20000030

08003ce8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003ce8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003cec:	b094      	sub	sp, #80	; 0x50
 8003cee:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003cf0:	2300      	movs	r3, #0
 8003cf2:	647b      	str	r3, [r7, #68]	; 0x44
 8003cf4:	2300      	movs	r3, #0
 8003cf6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003cf8:	2300      	movs	r3, #0
 8003cfa:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8003cfc:	2300      	movs	r3, #0
 8003cfe:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003d00:	4b79      	ldr	r3, [pc, #484]	; (8003ee8 <HAL_RCC_GetSysClockFreq+0x200>)
 8003d02:	689b      	ldr	r3, [r3, #8]
 8003d04:	f003 030c 	and.w	r3, r3, #12
 8003d08:	2b08      	cmp	r3, #8
 8003d0a:	d00d      	beq.n	8003d28 <HAL_RCC_GetSysClockFreq+0x40>
 8003d0c:	2b08      	cmp	r3, #8
 8003d0e:	f200 80e1 	bhi.w	8003ed4 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d002      	beq.n	8003d1c <HAL_RCC_GetSysClockFreq+0x34>
 8003d16:	2b04      	cmp	r3, #4
 8003d18:	d003      	beq.n	8003d22 <HAL_RCC_GetSysClockFreq+0x3a>
 8003d1a:	e0db      	b.n	8003ed4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003d1c:	4b73      	ldr	r3, [pc, #460]	; (8003eec <HAL_RCC_GetSysClockFreq+0x204>)
 8003d1e:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8003d20:	e0db      	b.n	8003eda <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003d22:	4b73      	ldr	r3, [pc, #460]	; (8003ef0 <HAL_RCC_GetSysClockFreq+0x208>)
 8003d24:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003d26:	e0d8      	b.n	8003eda <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003d28:	4b6f      	ldr	r3, [pc, #444]	; (8003ee8 <HAL_RCC_GetSysClockFreq+0x200>)
 8003d2a:	685b      	ldr	r3, [r3, #4]
 8003d2c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003d30:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003d32:	4b6d      	ldr	r3, [pc, #436]	; (8003ee8 <HAL_RCC_GetSysClockFreq+0x200>)
 8003d34:	685b      	ldr	r3, [r3, #4]
 8003d36:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d063      	beq.n	8003e06 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003d3e:	4b6a      	ldr	r3, [pc, #424]	; (8003ee8 <HAL_RCC_GetSysClockFreq+0x200>)
 8003d40:	685b      	ldr	r3, [r3, #4]
 8003d42:	099b      	lsrs	r3, r3, #6
 8003d44:	2200      	movs	r2, #0
 8003d46:	63bb      	str	r3, [r7, #56]	; 0x38
 8003d48:	63fa      	str	r2, [r7, #60]	; 0x3c
 8003d4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003d4c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003d50:	633b      	str	r3, [r7, #48]	; 0x30
 8003d52:	2300      	movs	r3, #0
 8003d54:	637b      	str	r3, [r7, #52]	; 0x34
 8003d56:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8003d5a:	4622      	mov	r2, r4
 8003d5c:	462b      	mov	r3, r5
 8003d5e:	f04f 0000 	mov.w	r0, #0
 8003d62:	f04f 0100 	mov.w	r1, #0
 8003d66:	0159      	lsls	r1, r3, #5
 8003d68:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003d6c:	0150      	lsls	r0, r2, #5
 8003d6e:	4602      	mov	r2, r0
 8003d70:	460b      	mov	r3, r1
 8003d72:	4621      	mov	r1, r4
 8003d74:	1a51      	subs	r1, r2, r1
 8003d76:	6139      	str	r1, [r7, #16]
 8003d78:	4629      	mov	r1, r5
 8003d7a:	eb63 0301 	sbc.w	r3, r3, r1
 8003d7e:	617b      	str	r3, [r7, #20]
 8003d80:	f04f 0200 	mov.w	r2, #0
 8003d84:	f04f 0300 	mov.w	r3, #0
 8003d88:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003d8c:	4659      	mov	r1, fp
 8003d8e:	018b      	lsls	r3, r1, #6
 8003d90:	4651      	mov	r1, sl
 8003d92:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003d96:	4651      	mov	r1, sl
 8003d98:	018a      	lsls	r2, r1, #6
 8003d9a:	4651      	mov	r1, sl
 8003d9c:	ebb2 0801 	subs.w	r8, r2, r1
 8003da0:	4659      	mov	r1, fp
 8003da2:	eb63 0901 	sbc.w	r9, r3, r1
 8003da6:	f04f 0200 	mov.w	r2, #0
 8003daa:	f04f 0300 	mov.w	r3, #0
 8003dae:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003db2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003db6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003dba:	4690      	mov	r8, r2
 8003dbc:	4699      	mov	r9, r3
 8003dbe:	4623      	mov	r3, r4
 8003dc0:	eb18 0303 	adds.w	r3, r8, r3
 8003dc4:	60bb      	str	r3, [r7, #8]
 8003dc6:	462b      	mov	r3, r5
 8003dc8:	eb49 0303 	adc.w	r3, r9, r3
 8003dcc:	60fb      	str	r3, [r7, #12]
 8003dce:	f04f 0200 	mov.w	r2, #0
 8003dd2:	f04f 0300 	mov.w	r3, #0
 8003dd6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003dda:	4629      	mov	r1, r5
 8003ddc:	024b      	lsls	r3, r1, #9
 8003dde:	4621      	mov	r1, r4
 8003de0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003de4:	4621      	mov	r1, r4
 8003de6:	024a      	lsls	r2, r1, #9
 8003de8:	4610      	mov	r0, r2
 8003dea:	4619      	mov	r1, r3
 8003dec:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003dee:	2200      	movs	r2, #0
 8003df0:	62bb      	str	r3, [r7, #40]	; 0x28
 8003df2:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003df4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003df8:	f7fc faaa 	bl	8000350 <__aeabi_uldivmod>
 8003dfc:	4602      	mov	r2, r0
 8003dfe:	460b      	mov	r3, r1
 8003e00:	4613      	mov	r3, r2
 8003e02:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003e04:	e058      	b.n	8003eb8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003e06:	4b38      	ldr	r3, [pc, #224]	; (8003ee8 <HAL_RCC_GetSysClockFreq+0x200>)
 8003e08:	685b      	ldr	r3, [r3, #4]
 8003e0a:	099b      	lsrs	r3, r3, #6
 8003e0c:	2200      	movs	r2, #0
 8003e0e:	4618      	mov	r0, r3
 8003e10:	4611      	mov	r1, r2
 8003e12:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003e16:	623b      	str	r3, [r7, #32]
 8003e18:	2300      	movs	r3, #0
 8003e1a:	627b      	str	r3, [r7, #36]	; 0x24
 8003e1c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003e20:	4642      	mov	r2, r8
 8003e22:	464b      	mov	r3, r9
 8003e24:	f04f 0000 	mov.w	r0, #0
 8003e28:	f04f 0100 	mov.w	r1, #0
 8003e2c:	0159      	lsls	r1, r3, #5
 8003e2e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003e32:	0150      	lsls	r0, r2, #5
 8003e34:	4602      	mov	r2, r0
 8003e36:	460b      	mov	r3, r1
 8003e38:	4641      	mov	r1, r8
 8003e3a:	ebb2 0a01 	subs.w	sl, r2, r1
 8003e3e:	4649      	mov	r1, r9
 8003e40:	eb63 0b01 	sbc.w	fp, r3, r1
 8003e44:	f04f 0200 	mov.w	r2, #0
 8003e48:	f04f 0300 	mov.w	r3, #0
 8003e4c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003e50:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003e54:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003e58:	ebb2 040a 	subs.w	r4, r2, sl
 8003e5c:	eb63 050b 	sbc.w	r5, r3, fp
 8003e60:	f04f 0200 	mov.w	r2, #0
 8003e64:	f04f 0300 	mov.w	r3, #0
 8003e68:	00eb      	lsls	r3, r5, #3
 8003e6a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003e6e:	00e2      	lsls	r2, r4, #3
 8003e70:	4614      	mov	r4, r2
 8003e72:	461d      	mov	r5, r3
 8003e74:	4643      	mov	r3, r8
 8003e76:	18e3      	adds	r3, r4, r3
 8003e78:	603b      	str	r3, [r7, #0]
 8003e7a:	464b      	mov	r3, r9
 8003e7c:	eb45 0303 	adc.w	r3, r5, r3
 8003e80:	607b      	str	r3, [r7, #4]
 8003e82:	f04f 0200 	mov.w	r2, #0
 8003e86:	f04f 0300 	mov.w	r3, #0
 8003e8a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003e8e:	4629      	mov	r1, r5
 8003e90:	028b      	lsls	r3, r1, #10
 8003e92:	4621      	mov	r1, r4
 8003e94:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003e98:	4621      	mov	r1, r4
 8003e9a:	028a      	lsls	r2, r1, #10
 8003e9c:	4610      	mov	r0, r2
 8003e9e:	4619      	mov	r1, r3
 8003ea0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003ea2:	2200      	movs	r2, #0
 8003ea4:	61bb      	str	r3, [r7, #24]
 8003ea6:	61fa      	str	r2, [r7, #28]
 8003ea8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003eac:	f7fc fa50 	bl	8000350 <__aeabi_uldivmod>
 8003eb0:	4602      	mov	r2, r0
 8003eb2:	460b      	mov	r3, r1
 8003eb4:	4613      	mov	r3, r2
 8003eb6:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003eb8:	4b0b      	ldr	r3, [pc, #44]	; (8003ee8 <HAL_RCC_GetSysClockFreq+0x200>)
 8003eba:	685b      	ldr	r3, [r3, #4]
 8003ebc:	0c1b      	lsrs	r3, r3, #16
 8003ebe:	f003 0303 	and.w	r3, r3, #3
 8003ec2:	3301      	adds	r3, #1
 8003ec4:	005b      	lsls	r3, r3, #1
 8003ec6:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8003ec8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003eca:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003ecc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ed0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003ed2:	e002      	b.n	8003eda <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003ed4:	4b05      	ldr	r3, [pc, #20]	; (8003eec <HAL_RCC_GetSysClockFreq+0x204>)
 8003ed6:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003ed8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003eda:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8003edc:	4618      	mov	r0, r3
 8003ede:	3750      	adds	r7, #80	; 0x50
 8003ee0:	46bd      	mov	sp, r7
 8003ee2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003ee6:	bf00      	nop
 8003ee8:	40023800 	.word	0x40023800
 8003eec:	00f42400 	.word	0x00f42400
 8003ef0:	007a1200 	.word	0x007a1200

08003ef4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003ef4:	b480      	push	{r7}
 8003ef6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003ef8:	4b03      	ldr	r3, [pc, #12]	; (8003f08 <HAL_RCC_GetHCLKFreq+0x14>)
 8003efa:	681b      	ldr	r3, [r3, #0]
}
 8003efc:	4618      	mov	r0, r3
 8003efe:	46bd      	mov	sp, r7
 8003f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f04:	4770      	bx	lr
 8003f06:	bf00      	nop
 8003f08:	2000002c 	.word	0x2000002c

08003f0c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003f0c:	b580      	push	{r7, lr}
 8003f0e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003f10:	f7ff fff0 	bl	8003ef4 <HAL_RCC_GetHCLKFreq>
 8003f14:	4602      	mov	r2, r0
 8003f16:	4b05      	ldr	r3, [pc, #20]	; (8003f2c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003f18:	689b      	ldr	r3, [r3, #8]
 8003f1a:	0a9b      	lsrs	r3, r3, #10
 8003f1c:	f003 0307 	and.w	r3, r3, #7
 8003f20:	4903      	ldr	r1, [pc, #12]	; (8003f30 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003f22:	5ccb      	ldrb	r3, [r1, r3]
 8003f24:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003f28:	4618      	mov	r0, r3
 8003f2a:	bd80      	pop	{r7, pc}
 8003f2c:	40023800 	.word	0x40023800
 8003f30:	0800a500 	.word	0x0800a500

08003f34 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003f34:	b580      	push	{r7, lr}
 8003f36:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003f38:	f7ff ffdc 	bl	8003ef4 <HAL_RCC_GetHCLKFreq>
 8003f3c:	4602      	mov	r2, r0
 8003f3e:	4b05      	ldr	r3, [pc, #20]	; (8003f54 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003f40:	689b      	ldr	r3, [r3, #8]
 8003f42:	0b5b      	lsrs	r3, r3, #13
 8003f44:	f003 0307 	and.w	r3, r3, #7
 8003f48:	4903      	ldr	r1, [pc, #12]	; (8003f58 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003f4a:	5ccb      	ldrb	r3, [r1, r3]
 8003f4c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003f50:	4618      	mov	r0, r3
 8003f52:	bd80      	pop	{r7, pc}
 8003f54:	40023800 	.word	0x40023800
 8003f58:	0800a500 	.word	0x0800a500

08003f5c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003f5c:	b580      	push	{r7, lr}
 8003f5e:	b082      	sub	sp, #8
 8003f60:	af00      	add	r7, sp, #0
 8003f62:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d101      	bne.n	8003f6e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003f6a:	2301      	movs	r3, #1
 8003f6c:	e07b      	b.n	8004066 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d108      	bne.n	8003f88 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	685b      	ldr	r3, [r3, #4]
 8003f7a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003f7e:	d009      	beq.n	8003f94 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	2200      	movs	r2, #0
 8003f84:	61da      	str	r2, [r3, #28]
 8003f86:	e005      	b.n	8003f94 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	2200      	movs	r2, #0
 8003f8c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	2200      	movs	r2, #0
 8003f92:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	2200      	movs	r2, #0
 8003f98:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003fa0:	b2db      	uxtb	r3, r3
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d106      	bne.n	8003fb4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	2200      	movs	r2, #0
 8003faa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003fae:	6878      	ldr	r0, [r7, #4]
 8003fb0:	f000 f85d 	bl	800406e <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	2202      	movs	r2, #2
 8003fb8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	681a      	ldr	r2, [r3, #0]
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003fca:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	685b      	ldr	r3, [r3, #4]
 8003fd0:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	689b      	ldr	r3, [r3, #8]
 8003fd8:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003fdc:	431a      	orrs	r2, r3
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	68db      	ldr	r3, [r3, #12]
 8003fe2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003fe6:	431a      	orrs	r2, r3
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	691b      	ldr	r3, [r3, #16]
 8003fec:	f003 0302 	and.w	r3, r3, #2
 8003ff0:	431a      	orrs	r2, r3
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	695b      	ldr	r3, [r3, #20]
 8003ff6:	f003 0301 	and.w	r3, r3, #1
 8003ffa:	431a      	orrs	r2, r3
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	699b      	ldr	r3, [r3, #24]
 8004000:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004004:	431a      	orrs	r2, r3
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	69db      	ldr	r3, [r3, #28]
 800400a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800400e:	431a      	orrs	r2, r3
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	6a1b      	ldr	r3, [r3, #32]
 8004014:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004018:	ea42 0103 	orr.w	r1, r2, r3
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004020:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	430a      	orrs	r2, r1
 800402a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	699b      	ldr	r3, [r3, #24]
 8004030:	0c1b      	lsrs	r3, r3, #16
 8004032:	f003 0104 	and.w	r1, r3, #4
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800403a:	f003 0210 	and.w	r2, r3, #16
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	430a      	orrs	r2, r1
 8004044:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	69da      	ldr	r2, [r3, #28]
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004054:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	2200      	movs	r2, #0
 800405a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	2201      	movs	r2, #1
 8004060:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004064:	2300      	movs	r3, #0
}
 8004066:	4618      	mov	r0, r3
 8004068:	3708      	adds	r7, #8
 800406a:	46bd      	mov	sp, r7
 800406c:	bd80      	pop	{r7, pc}

0800406e <HAL_SPI_MspInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 800406e:	b480      	push	{r7}
 8004070:	b083      	sub	sp, #12
 8004072:	af00      	add	r7, sp, #0
 8004074:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspInit should be implemented in the user file
   */
}
 8004076:	bf00      	nop
 8004078:	370c      	adds	r7, #12
 800407a:	46bd      	mov	sp, r7
 800407c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004080:	4770      	bx	lr

08004082 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8004082:	b580      	push	{r7, lr}
 8004084:	b08c      	sub	sp, #48	; 0x30
 8004086:	af00      	add	r7, sp, #0
 8004088:	60f8      	str	r0, [r7, #12]
 800408a:	60b9      	str	r1, [r7, #8]
 800408c:	607a      	str	r2, [r7, #4]
 800408e:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004090:	2301      	movs	r3, #1
 8004092:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004094:	2300      	movs	r3, #0
 8004096:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80040a0:	2b01      	cmp	r3, #1
 80040a2:	d101      	bne.n	80040a8 <HAL_SPI_TransmitReceive+0x26>
 80040a4:	2302      	movs	r3, #2
 80040a6:	e18a      	b.n	80043be <HAL_SPI_TransmitReceive+0x33c>
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	2201      	movs	r2, #1
 80040ac:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80040b0:	f7fd fe3e 	bl	8001d30 <HAL_GetTick>
 80040b4:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80040bc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	685b      	ldr	r3, [r3, #4]
 80040c4:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80040c6:	887b      	ldrh	r3, [r7, #2]
 80040c8:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80040ca:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80040ce:	2b01      	cmp	r3, #1
 80040d0:	d00f      	beq.n	80040f2 <HAL_SPI_TransmitReceive+0x70>
 80040d2:	69fb      	ldr	r3, [r7, #28]
 80040d4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80040d8:	d107      	bne.n	80040ea <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	689b      	ldr	r3, [r3, #8]
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d103      	bne.n	80040ea <HAL_SPI_TransmitReceive+0x68>
 80040e2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80040e6:	2b04      	cmp	r3, #4
 80040e8:	d003      	beq.n	80040f2 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80040ea:	2302      	movs	r3, #2
 80040ec:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80040f0:	e15b      	b.n	80043aa <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80040f2:	68bb      	ldr	r3, [r7, #8]
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d005      	beq.n	8004104 <HAL_SPI_TransmitReceive+0x82>
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d002      	beq.n	8004104 <HAL_SPI_TransmitReceive+0x82>
 80040fe:	887b      	ldrh	r3, [r7, #2]
 8004100:	2b00      	cmp	r3, #0
 8004102:	d103      	bne.n	800410c <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8004104:	2301      	movs	r3, #1
 8004106:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800410a:	e14e      	b.n	80043aa <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004112:	b2db      	uxtb	r3, r3
 8004114:	2b04      	cmp	r3, #4
 8004116:	d003      	beq.n	8004120 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	2205      	movs	r2, #5
 800411c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	2200      	movs	r2, #0
 8004124:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	687a      	ldr	r2, [r7, #4]
 800412a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	887a      	ldrh	r2, [r7, #2]
 8004130:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	887a      	ldrh	r2, [r7, #2]
 8004136:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	68ba      	ldr	r2, [r7, #8]
 800413c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	887a      	ldrh	r2, [r7, #2]
 8004142:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	887a      	ldrh	r2, [r7, #2]
 8004148:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	2200      	movs	r2, #0
 800414e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	2200      	movs	r2, #0
 8004154:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004160:	2b40      	cmp	r3, #64	; 0x40
 8004162:	d007      	beq.n	8004174 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	681a      	ldr	r2, [r3, #0]
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004172:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	68db      	ldr	r3, [r3, #12]
 8004178:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800417c:	d178      	bne.n	8004270 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	685b      	ldr	r3, [r3, #4]
 8004182:	2b00      	cmp	r3, #0
 8004184:	d002      	beq.n	800418c <HAL_SPI_TransmitReceive+0x10a>
 8004186:	8b7b      	ldrh	r3, [r7, #26]
 8004188:	2b01      	cmp	r3, #1
 800418a:	d166      	bne.n	800425a <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004190:	881a      	ldrh	r2, [r3, #0]
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800419c:	1c9a      	adds	r2, r3, #2
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80041a6:	b29b      	uxth	r3, r3
 80041a8:	3b01      	subs	r3, #1
 80041aa:	b29a      	uxth	r2, r3
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80041b0:	e053      	b.n	800425a <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	689b      	ldr	r3, [r3, #8]
 80041b8:	f003 0302 	and.w	r3, r3, #2
 80041bc:	2b02      	cmp	r3, #2
 80041be:	d11b      	bne.n	80041f8 <HAL_SPI_TransmitReceive+0x176>
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80041c4:	b29b      	uxth	r3, r3
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d016      	beq.n	80041f8 <HAL_SPI_TransmitReceive+0x176>
 80041ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80041cc:	2b01      	cmp	r3, #1
 80041ce:	d113      	bne.n	80041f8 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041d4:	881a      	ldrh	r2, [r3, #0]
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041e0:	1c9a      	adds	r2, r3, #2
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80041ea:	b29b      	uxth	r3, r3
 80041ec:	3b01      	subs	r3, #1
 80041ee:	b29a      	uxth	r2, r3
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80041f4:	2300      	movs	r3, #0
 80041f6:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	689b      	ldr	r3, [r3, #8]
 80041fe:	f003 0301 	and.w	r3, r3, #1
 8004202:	2b01      	cmp	r3, #1
 8004204:	d119      	bne.n	800423a <HAL_SPI_TransmitReceive+0x1b8>
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800420a:	b29b      	uxth	r3, r3
 800420c:	2b00      	cmp	r3, #0
 800420e:	d014      	beq.n	800423a <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	68da      	ldr	r2, [r3, #12]
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800421a:	b292      	uxth	r2, r2
 800421c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004222:	1c9a      	adds	r2, r3, #2
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800422c:	b29b      	uxth	r3, r3
 800422e:	3b01      	subs	r3, #1
 8004230:	b29a      	uxth	r2, r3
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004236:	2301      	movs	r3, #1
 8004238:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800423a:	f7fd fd79 	bl	8001d30 <HAL_GetTick>
 800423e:	4602      	mov	r2, r0
 8004240:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004242:	1ad3      	subs	r3, r2, r3
 8004244:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004246:	429a      	cmp	r2, r3
 8004248:	d807      	bhi.n	800425a <HAL_SPI_TransmitReceive+0x1d8>
 800424a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800424c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004250:	d003      	beq.n	800425a <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8004252:	2303      	movs	r3, #3
 8004254:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8004258:	e0a7      	b.n	80043aa <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800425e:	b29b      	uxth	r3, r3
 8004260:	2b00      	cmp	r3, #0
 8004262:	d1a6      	bne.n	80041b2 <HAL_SPI_TransmitReceive+0x130>
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004268:	b29b      	uxth	r3, r3
 800426a:	2b00      	cmp	r3, #0
 800426c:	d1a1      	bne.n	80041b2 <HAL_SPI_TransmitReceive+0x130>
 800426e:	e07c      	b.n	800436a <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	685b      	ldr	r3, [r3, #4]
 8004274:	2b00      	cmp	r3, #0
 8004276:	d002      	beq.n	800427e <HAL_SPI_TransmitReceive+0x1fc>
 8004278:	8b7b      	ldrh	r3, [r7, #26]
 800427a:	2b01      	cmp	r3, #1
 800427c:	d16b      	bne.n	8004356 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	330c      	adds	r3, #12
 8004288:	7812      	ldrb	r2, [r2, #0]
 800428a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004290:	1c5a      	adds	r2, r3, #1
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800429a:	b29b      	uxth	r3, r3
 800429c:	3b01      	subs	r3, #1
 800429e:	b29a      	uxth	r2, r3
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80042a4:	e057      	b.n	8004356 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	689b      	ldr	r3, [r3, #8]
 80042ac:	f003 0302 	and.w	r3, r3, #2
 80042b0:	2b02      	cmp	r3, #2
 80042b2:	d11c      	bne.n	80042ee <HAL_SPI_TransmitReceive+0x26c>
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80042b8:	b29b      	uxth	r3, r3
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d017      	beq.n	80042ee <HAL_SPI_TransmitReceive+0x26c>
 80042be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80042c0:	2b01      	cmp	r3, #1
 80042c2:	d114      	bne.n	80042ee <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	330c      	adds	r3, #12
 80042ce:	7812      	ldrb	r2, [r2, #0]
 80042d0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042d6:	1c5a      	adds	r2, r3, #1
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80042e0:	b29b      	uxth	r3, r3
 80042e2:	3b01      	subs	r3, #1
 80042e4:	b29a      	uxth	r2, r3
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80042ea:	2300      	movs	r3, #0
 80042ec:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	689b      	ldr	r3, [r3, #8]
 80042f4:	f003 0301 	and.w	r3, r3, #1
 80042f8:	2b01      	cmp	r3, #1
 80042fa:	d119      	bne.n	8004330 <HAL_SPI_TransmitReceive+0x2ae>
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004300:	b29b      	uxth	r3, r3
 8004302:	2b00      	cmp	r3, #0
 8004304:	d014      	beq.n	8004330 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	68da      	ldr	r2, [r3, #12]
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004310:	b2d2      	uxtb	r2, r2
 8004312:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004318:	1c5a      	adds	r2, r3, #1
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004322:	b29b      	uxth	r3, r3
 8004324:	3b01      	subs	r3, #1
 8004326:	b29a      	uxth	r2, r3
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800432c:	2301      	movs	r3, #1
 800432e:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004330:	f7fd fcfe 	bl	8001d30 <HAL_GetTick>
 8004334:	4602      	mov	r2, r0
 8004336:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004338:	1ad3      	subs	r3, r2, r3
 800433a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800433c:	429a      	cmp	r2, r3
 800433e:	d803      	bhi.n	8004348 <HAL_SPI_TransmitReceive+0x2c6>
 8004340:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004342:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004346:	d102      	bne.n	800434e <HAL_SPI_TransmitReceive+0x2cc>
 8004348:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800434a:	2b00      	cmp	r3, #0
 800434c:	d103      	bne.n	8004356 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800434e:	2303      	movs	r3, #3
 8004350:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8004354:	e029      	b.n	80043aa <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800435a:	b29b      	uxth	r3, r3
 800435c:	2b00      	cmp	r3, #0
 800435e:	d1a2      	bne.n	80042a6 <HAL_SPI_TransmitReceive+0x224>
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004364:	b29b      	uxth	r3, r3
 8004366:	2b00      	cmp	r3, #0
 8004368:	d19d      	bne.n	80042a6 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800436a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800436c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800436e:	68f8      	ldr	r0, [r7, #12]
 8004370:	f000 f8c0 	bl	80044f4 <SPI_EndRxTxTransaction>
 8004374:	4603      	mov	r3, r0
 8004376:	2b00      	cmp	r3, #0
 8004378:	d006      	beq.n	8004388 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800437a:	2301      	movs	r3, #1
 800437c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	2220      	movs	r2, #32
 8004384:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8004386:	e010      	b.n	80043aa <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	689b      	ldr	r3, [r3, #8]
 800438c:	2b00      	cmp	r3, #0
 800438e:	d10b      	bne.n	80043a8 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004390:	2300      	movs	r3, #0
 8004392:	617b      	str	r3, [r7, #20]
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	68db      	ldr	r3, [r3, #12]
 800439a:	617b      	str	r3, [r7, #20]
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	689b      	ldr	r3, [r3, #8]
 80043a2:	617b      	str	r3, [r7, #20]
 80043a4:	697b      	ldr	r3, [r7, #20]
 80043a6:	e000      	b.n	80043aa <HAL_SPI_TransmitReceive+0x328>
  }

error :
 80043a8:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	2201      	movs	r2, #1
 80043ae:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	2200      	movs	r2, #0
 80043b6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80043ba:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80043be:	4618      	mov	r0, r3
 80043c0:	3730      	adds	r7, #48	; 0x30
 80043c2:	46bd      	mov	sp, r7
 80043c4:	bd80      	pop	{r7, pc}

080043c6 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 80043c6:	b480      	push	{r7}
 80043c8:	b083      	sub	sp, #12
 80043ca:	af00      	add	r7, sp, #0
 80043cc:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80043d4:	b2db      	uxtb	r3, r3
}
 80043d6:	4618      	mov	r0, r3
 80043d8:	370c      	adds	r7, #12
 80043da:	46bd      	mov	sp, r7
 80043dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e0:	4770      	bx	lr
	...

080043e4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80043e4:	b580      	push	{r7, lr}
 80043e6:	b088      	sub	sp, #32
 80043e8:	af00      	add	r7, sp, #0
 80043ea:	60f8      	str	r0, [r7, #12]
 80043ec:	60b9      	str	r1, [r7, #8]
 80043ee:	603b      	str	r3, [r7, #0]
 80043f0:	4613      	mov	r3, r2
 80043f2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80043f4:	f7fd fc9c 	bl	8001d30 <HAL_GetTick>
 80043f8:	4602      	mov	r2, r0
 80043fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043fc:	1a9b      	subs	r3, r3, r2
 80043fe:	683a      	ldr	r2, [r7, #0]
 8004400:	4413      	add	r3, r2
 8004402:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004404:	f7fd fc94 	bl	8001d30 <HAL_GetTick>
 8004408:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800440a:	4b39      	ldr	r3, [pc, #228]	; (80044f0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	015b      	lsls	r3, r3, #5
 8004410:	0d1b      	lsrs	r3, r3, #20
 8004412:	69fa      	ldr	r2, [r7, #28]
 8004414:	fb02 f303 	mul.w	r3, r2, r3
 8004418:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800441a:	e054      	b.n	80044c6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800441c:	683b      	ldr	r3, [r7, #0]
 800441e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004422:	d050      	beq.n	80044c6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004424:	f7fd fc84 	bl	8001d30 <HAL_GetTick>
 8004428:	4602      	mov	r2, r0
 800442a:	69bb      	ldr	r3, [r7, #24]
 800442c:	1ad3      	subs	r3, r2, r3
 800442e:	69fa      	ldr	r2, [r7, #28]
 8004430:	429a      	cmp	r2, r3
 8004432:	d902      	bls.n	800443a <SPI_WaitFlagStateUntilTimeout+0x56>
 8004434:	69fb      	ldr	r3, [r7, #28]
 8004436:	2b00      	cmp	r3, #0
 8004438:	d13d      	bne.n	80044b6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	685a      	ldr	r2, [r3, #4]
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004448:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	685b      	ldr	r3, [r3, #4]
 800444e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004452:	d111      	bne.n	8004478 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	689b      	ldr	r3, [r3, #8]
 8004458:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800445c:	d004      	beq.n	8004468 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	689b      	ldr	r3, [r3, #8]
 8004462:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004466:	d107      	bne.n	8004478 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	681a      	ldr	r2, [r3, #0]
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004476:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800447c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004480:	d10f      	bne.n	80044a2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	681a      	ldr	r2, [r3, #0]
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004490:	601a      	str	r2, [r3, #0]
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	681a      	ldr	r2, [r3, #0]
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80044a0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	2201      	movs	r2, #1
 80044a6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	2200      	movs	r2, #0
 80044ae:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80044b2:	2303      	movs	r3, #3
 80044b4:	e017      	b.n	80044e6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80044b6:	697b      	ldr	r3, [r7, #20]
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d101      	bne.n	80044c0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80044bc:	2300      	movs	r3, #0
 80044be:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80044c0:	697b      	ldr	r3, [r7, #20]
 80044c2:	3b01      	subs	r3, #1
 80044c4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	689a      	ldr	r2, [r3, #8]
 80044cc:	68bb      	ldr	r3, [r7, #8]
 80044ce:	4013      	ands	r3, r2
 80044d0:	68ba      	ldr	r2, [r7, #8]
 80044d2:	429a      	cmp	r2, r3
 80044d4:	bf0c      	ite	eq
 80044d6:	2301      	moveq	r3, #1
 80044d8:	2300      	movne	r3, #0
 80044da:	b2db      	uxtb	r3, r3
 80044dc:	461a      	mov	r2, r3
 80044de:	79fb      	ldrb	r3, [r7, #7]
 80044e0:	429a      	cmp	r2, r3
 80044e2:	d19b      	bne.n	800441c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80044e4:	2300      	movs	r3, #0
}
 80044e6:	4618      	mov	r0, r3
 80044e8:	3720      	adds	r7, #32
 80044ea:	46bd      	mov	sp, r7
 80044ec:	bd80      	pop	{r7, pc}
 80044ee:	bf00      	nop
 80044f0:	2000002c 	.word	0x2000002c

080044f4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80044f4:	b580      	push	{r7, lr}
 80044f6:	b088      	sub	sp, #32
 80044f8:	af02      	add	r7, sp, #8
 80044fa:	60f8      	str	r0, [r7, #12]
 80044fc:	60b9      	str	r1, [r7, #8]
 80044fe:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004500:	4b1b      	ldr	r3, [pc, #108]	; (8004570 <SPI_EndRxTxTransaction+0x7c>)
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	4a1b      	ldr	r2, [pc, #108]	; (8004574 <SPI_EndRxTxTransaction+0x80>)
 8004506:	fba2 2303 	umull	r2, r3, r2, r3
 800450a:	0d5b      	lsrs	r3, r3, #21
 800450c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004510:	fb02 f303 	mul.w	r3, r2, r3
 8004514:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	685b      	ldr	r3, [r3, #4]
 800451a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800451e:	d112      	bne.n	8004546 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	9300      	str	r3, [sp, #0]
 8004524:	68bb      	ldr	r3, [r7, #8]
 8004526:	2200      	movs	r2, #0
 8004528:	2180      	movs	r1, #128	; 0x80
 800452a:	68f8      	ldr	r0, [r7, #12]
 800452c:	f7ff ff5a 	bl	80043e4 <SPI_WaitFlagStateUntilTimeout>
 8004530:	4603      	mov	r3, r0
 8004532:	2b00      	cmp	r3, #0
 8004534:	d016      	beq.n	8004564 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800453a:	f043 0220 	orr.w	r2, r3, #32
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8004542:	2303      	movs	r3, #3
 8004544:	e00f      	b.n	8004566 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004546:	697b      	ldr	r3, [r7, #20]
 8004548:	2b00      	cmp	r3, #0
 800454a:	d00a      	beq.n	8004562 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800454c:	697b      	ldr	r3, [r7, #20]
 800454e:	3b01      	subs	r3, #1
 8004550:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	689b      	ldr	r3, [r3, #8]
 8004558:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800455c:	2b80      	cmp	r3, #128	; 0x80
 800455e:	d0f2      	beq.n	8004546 <SPI_EndRxTxTransaction+0x52>
 8004560:	e000      	b.n	8004564 <SPI_EndRxTxTransaction+0x70>
        break;
 8004562:	bf00      	nop
  }

  return HAL_OK;
 8004564:	2300      	movs	r3, #0
}
 8004566:	4618      	mov	r0, r3
 8004568:	3718      	adds	r7, #24
 800456a:	46bd      	mov	sp, r7
 800456c:	bd80      	pop	{r7, pc}
 800456e:	bf00      	nop
 8004570:	2000002c 	.word	0x2000002c
 8004574:	165e9f81 	.word	0x165e9f81

08004578 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004578:	b580      	push	{r7, lr}
 800457a:	b082      	sub	sp, #8
 800457c:	af00      	add	r7, sp, #0
 800457e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	2b00      	cmp	r3, #0
 8004584:	d101      	bne.n	800458a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004586:	2301      	movs	r3, #1
 8004588:	e03f      	b.n	800460a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004590:	b2db      	uxtb	r3, r3
 8004592:	2b00      	cmp	r3, #0
 8004594:	d106      	bne.n	80045a4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	2200      	movs	r2, #0
 800459a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800459e:	6878      	ldr	r0, [r7, #4]
 80045a0:	f7fd fa7e 	bl	8001aa0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	2224      	movs	r2, #36	; 0x24
 80045a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	68da      	ldr	r2, [r3, #12]
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80045ba:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80045bc:	6878      	ldr	r0, [r7, #4]
 80045be:	f000 fed1 	bl	8005364 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	691a      	ldr	r2, [r3, #16]
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80045d0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	695a      	ldr	r2, [r3, #20]
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80045e0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	68da      	ldr	r2, [r3, #12]
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80045f0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	2200      	movs	r2, #0
 80045f6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	2220      	movs	r2, #32
 80045fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	2220      	movs	r2, #32
 8004604:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004608:	2300      	movs	r3, #0
}
 800460a:	4618      	mov	r0, r3
 800460c:	3708      	adds	r7, #8
 800460e:	46bd      	mov	sp, r7
 8004610:	bd80      	pop	{r7, pc}

08004612 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004612:	b580      	push	{r7, lr}
 8004614:	b08a      	sub	sp, #40	; 0x28
 8004616:	af02      	add	r7, sp, #8
 8004618:	60f8      	str	r0, [r7, #12]
 800461a:	60b9      	str	r1, [r7, #8]
 800461c:	603b      	str	r3, [r7, #0]
 800461e:	4613      	mov	r3, r2
 8004620:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004622:	2300      	movs	r3, #0
 8004624:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800462c:	b2db      	uxtb	r3, r3
 800462e:	2b20      	cmp	r3, #32
 8004630:	d17c      	bne.n	800472c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004632:	68bb      	ldr	r3, [r7, #8]
 8004634:	2b00      	cmp	r3, #0
 8004636:	d002      	beq.n	800463e <HAL_UART_Transmit+0x2c>
 8004638:	88fb      	ldrh	r3, [r7, #6]
 800463a:	2b00      	cmp	r3, #0
 800463c:	d101      	bne.n	8004642 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800463e:	2301      	movs	r3, #1
 8004640:	e075      	b.n	800472e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004648:	2b01      	cmp	r3, #1
 800464a:	d101      	bne.n	8004650 <HAL_UART_Transmit+0x3e>
 800464c:	2302      	movs	r3, #2
 800464e:	e06e      	b.n	800472e <HAL_UART_Transmit+0x11c>
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	2201      	movs	r2, #1
 8004654:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	2200      	movs	r2, #0
 800465c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	2221      	movs	r2, #33	; 0x21
 8004662:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004666:	f7fd fb63 	bl	8001d30 <HAL_GetTick>
 800466a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	88fa      	ldrh	r2, [r7, #6]
 8004670:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	88fa      	ldrh	r2, [r7, #6]
 8004676:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	689b      	ldr	r3, [r3, #8]
 800467c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004680:	d108      	bne.n	8004694 <HAL_UART_Transmit+0x82>
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	691b      	ldr	r3, [r3, #16]
 8004686:	2b00      	cmp	r3, #0
 8004688:	d104      	bne.n	8004694 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800468a:	2300      	movs	r3, #0
 800468c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800468e:	68bb      	ldr	r3, [r7, #8]
 8004690:	61bb      	str	r3, [r7, #24]
 8004692:	e003      	b.n	800469c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8004694:	68bb      	ldr	r3, [r7, #8]
 8004696:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004698:	2300      	movs	r3, #0
 800469a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	2200      	movs	r2, #0
 80046a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80046a4:	e02a      	b.n	80046fc <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80046a6:	683b      	ldr	r3, [r7, #0]
 80046a8:	9300      	str	r3, [sp, #0]
 80046aa:	697b      	ldr	r3, [r7, #20]
 80046ac:	2200      	movs	r2, #0
 80046ae:	2180      	movs	r1, #128	; 0x80
 80046b0:	68f8      	ldr	r0, [r7, #12]
 80046b2:	f000 fc26 	bl	8004f02 <UART_WaitOnFlagUntilTimeout>
 80046b6:	4603      	mov	r3, r0
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d001      	beq.n	80046c0 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80046bc:	2303      	movs	r3, #3
 80046be:	e036      	b.n	800472e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80046c0:	69fb      	ldr	r3, [r7, #28]
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d10b      	bne.n	80046de <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80046c6:	69bb      	ldr	r3, [r7, #24]
 80046c8:	881b      	ldrh	r3, [r3, #0]
 80046ca:	461a      	mov	r2, r3
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80046d4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80046d6:	69bb      	ldr	r3, [r7, #24]
 80046d8:	3302      	adds	r3, #2
 80046da:	61bb      	str	r3, [r7, #24]
 80046dc:	e007      	b.n	80046ee <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80046de:	69fb      	ldr	r3, [r7, #28]
 80046e0:	781a      	ldrb	r2, [r3, #0]
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80046e8:	69fb      	ldr	r3, [r7, #28]
 80046ea:	3301      	adds	r3, #1
 80046ec:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80046f2:	b29b      	uxth	r3, r3
 80046f4:	3b01      	subs	r3, #1
 80046f6:	b29a      	uxth	r2, r3
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004700:	b29b      	uxth	r3, r3
 8004702:	2b00      	cmp	r3, #0
 8004704:	d1cf      	bne.n	80046a6 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004706:	683b      	ldr	r3, [r7, #0]
 8004708:	9300      	str	r3, [sp, #0]
 800470a:	697b      	ldr	r3, [r7, #20]
 800470c:	2200      	movs	r2, #0
 800470e:	2140      	movs	r1, #64	; 0x40
 8004710:	68f8      	ldr	r0, [r7, #12]
 8004712:	f000 fbf6 	bl	8004f02 <UART_WaitOnFlagUntilTimeout>
 8004716:	4603      	mov	r3, r0
 8004718:	2b00      	cmp	r3, #0
 800471a:	d001      	beq.n	8004720 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800471c:	2303      	movs	r3, #3
 800471e:	e006      	b.n	800472e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	2220      	movs	r2, #32
 8004724:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004728:	2300      	movs	r3, #0
 800472a:	e000      	b.n	800472e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800472c:	2302      	movs	r3, #2
  }
}
 800472e:	4618      	mov	r0, r3
 8004730:	3720      	adds	r7, #32
 8004732:	46bd      	mov	sp, r7
 8004734:	bd80      	pop	{r7, pc}
	...

08004738 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8004738:	b580      	push	{r7, lr}
 800473a:	b08c      	sub	sp, #48	; 0x30
 800473c:	af00      	add	r7, sp, #0
 800473e:	60f8      	str	r0, [r7, #12]
 8004740:	60b9      	str	r1, [r7, #8]
 8004742:	4613      	mov	r3, r2
 8004744:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800474c:	b2db      	uxtb	r3, r3
 800474e:	2b20      	cmp	r3, #32
 8004750:	d165      	bne.n	800481e <HAL_UART_Transmit_DMA+0xe6>
  {
    if ((pData == NULL) || (Size == 0U))
 8004752:	68bb      	ldr	r3, [r7, #8]
 8004754:	2b00      	cmp	r3, #0
 8004756:	d002      	beq.n	800475e <HAL_UART_Transmit_DMA+0x26>
 8004758:	88fb      	ldrh	r3, [r7, #6]
 800475a:	2b00      	cmp	r3, #0
 800475c:	d101      	bne.n	8004762 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 800475e:	2301      	movs	r3, #1
 8004760:	e05e      	b.n	8004820 <HAL_UART_Transmit_DMA+0xe8>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004768:	2b01      	cmp	r3, #1
 800476a:	d101      	bne.n	8004770 <HAL_UART_Transmit_DMA+0x38>
 800476c:	2302      	movs	r3, #2
 800476e:	e057      	b.n	8004820 <HAL_UART_Transmit_DMA+0xe8>
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	2201      	movs	r2, #1
 8004774:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8004778:	68ba      	ldr	r2, [r7, #8]
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	88fa      	ldrh	r2, [r7, #6]
 8004782:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	88fa      	ldrh	r2, [r7, #6]
 8004788:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	2200      	movs	r2, #0
 800478e:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	2221      	movs	r2, #33	; 0x21
 8004794:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800479c:	4a22      	ldr	r2, [pc, #136]	; (8004828 <HAL_UART_Transmit_DMA+0xf0>)
 800479e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80047a4:	4a21      	ldr	r2, [pc, #132]	; (800482c <HAL_UART_Transmit_DMA+0xf4>)
 80047a6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80047ac:	4a20      	ldr	r2, [pc, #128]	; (8004830 <HAL_UART_Transmit_DMA+0xf8>)
 80047ae:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80047b4:	2200      	movs	r2, #0
 80047b6:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 80047b8:	f107 0308 	add.w	r3, r7, #8
 80047bc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80047c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80047c4:	6819      	ldr	r1, [r3, #0]
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	3304      	adds	r3, #4
 80047cc:	461a      	mov	r2, r3
 80047ce:	88fb      	ldrh	r3, [r7, #6]
 80047d0:	f7fe f8c8 	bl	8002964 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80047dc:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	2200      	movs	r2, #0
 80047e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	3314      	adds	r3, #20
 80047ec:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047ee:	69bb      	ldr	r3, [r7, #24]
 80047f0:	e853 3f00 	ldrex	r3, [r3]
 80047f4:	617b      	str	r3, [r7, #20]
   return(result);
 80047f6:	697b      	ldr	r3, [r7, #20]
 80047f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80047fc:	62bb      	str	r3, [r7, #40]	; 0x28
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	3314      	adds	r3, #20
 8004804:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004806:	627a      	str	r2, [r7, #36]	; 0x24
 8004808:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800480a:	6a39      	ldr	r1, [r7, #32]
 800480c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800480e:	e841 2300 	strex	r3, r2, [r1]
 8004812:	61fb      	str	r3, [r7, #28]
   return(result);
 8004814:	69fb      	ldr	r3, [r7, #28]
 8004816:	2b00      	cmp	r3, #0
 8004818:	d1e5      	bne.n	80047e6 <HAL_UART_Transmit_DMA+0xae>

    return HAL_OK;
 800481a:	2300      	movs	r3, #0
 800481c:	e000      	b.n	8004820 <HAL_UART_Transmit_DMA+0xe8>
  }
  else
  {
    return HAL_BUSY;
 800481e:	2302      	movs	r3, #2
  }
}
 8004820:	4618      	mov	r0, r3
 8004822:	3730      	adds	r7, #48	; 0x30
 8004824:	46bd      	mov	sp, r7
 8004826:	bd80      	pop	{r7, pc}
 8004828:	08004db9 	.word	0x08004db9
 800482c:	08004e53 	.word	0x08004e53
 8004830:	08004e6f 	.word	0x08004e6f

08004834 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004834:	b580      	push	{r7, lr}
 8004836:	b0ba      	sub	sp, #232	; 0xe8
 8004838:	af00      	add	r7, sp, #0
 800483a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	68db      	ldr	r3, [r3, #12]
 800484c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	695b      	ldr	r3, [r3, #20]
 8004856:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800485a:	2300      	movs	r3, #0
 800485c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8004860:	2300      	movs	r3, #0
 8004862:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004866:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800486a:	f003 030f 	and.w	r3, r3, #15
 800486e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8004872:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004876:	2b00      	cmp	r3, #0
 8004878:	d10f      	bne.n	800489a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800487a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800487e:	f003 0320 	and.w	r3, r3, #32
 8004882:	2b00      	cmp	r3, #0
 8004884:	d009      	beq.n	800489a <HAL_UART_IRQHandler+0x66>
 8004886:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800488a:	f003 0320 	and.w	r3, r3, #32
 800488e:	2b00      	cmp	r3, #0
 8004890:	d003      	beq.n	800489a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004892:	6878      	ldr	r0, [r7, #4]
 8004894:	f000 fcaa 	bl	80051ec <UART_Receive_IT>
      return;
 8004898:	e256      	b.n	8004d48 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800489a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800489e:	2b00      	cmp	r3, #0
 80048a0:	f000 80de 	beq.w	8004a60 <HAL_UART_IRQHandler+0x22c>
 80048a4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80048a8:	f003 0301 	and.w	r3, r3, #1
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d106      	bne.n	80048be <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80048b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80048b4:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	f000 80d1 	beq.w	8004a60 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80048be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80048c2:	f003 0301 	and.w	r3, r3, #1
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d00b      	beq.n	80048e2 <HAL_UART_IRQHandler+0xae>
 80048ca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80048ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d005      	beq.n	80048e2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048da:	f043 0201 	orr.w	r2, r3, #1
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80048e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80048e6:	f003 0304 	and.w	r3, r3, #4
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d00b      	beq.n	8004906 <HAL_UART_IRQHandler+0xd2>
 80048ee:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80048f2:	f003 0301 	and.w	r3, r3, #1
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d005      	beq.n	8004906 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048fe:	f043 0202 	orr.w	r2, r3, #2
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004906:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800490a:	f003 0302 	and.w	r3, r3, #2
 800490e:	2b00      	cmp	r3, #0
 8004910:	d00b      	beq.n	800492a <HAL_UART_IRQHandler+0xf6>
 8004912:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004916:	f003 0301 	and.w	r3, r3, #1
 800491a:	2b00      	cmp	r3, #0
 800491c:	d005      	beq.n	800492a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004922:	f043 0204 	orr.w	r2, r3, #4
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800492a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800492e:	f003 0308 	and.w	r3, r3, #8
 8004932:	2b00      	cmp	r3, #0
 8004934:	d011      	beq.n	800495a <HAL_UART_IRQHandler+0x126>
 8004936:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800493a:	f003 0320 	and.w	r3, r3, #32
 800493e:	2b00      	cmp	r3, #0
 8004940:	d105      	bne.n	800494e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004942:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004946:	f003 0301 	and.w	r3, r3, #1
 800494a:	2b00      	cmp	r3, #0
 800494c:	d005      	beq.n	800495a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004952:	f043 0208 	orr.w	r2, r3, #8
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800495e:	2b00      	cmp	r3, #0
 8004960:	f000 81ed 	beq.w	8004d3e <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004964:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004968:	f003 0320 	and.w	r3, r3, #32
 800496c:	2b00      	cmp	r3, #0
 800496e:	d008      	beq.n	8004982 <HAL_UART_IRQHandler+0x14e>
 8004970:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004974:	f003 0320 	and.w	r3, r3, #32
 8004978:	2b00      	cmp	r3, #0
 800497a:	d002      	beq.n	8004982 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800497c:	6878      	ldr	r0, [r7, #4]
 800497e:	f000 fc35 	bl	80051ec <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	695b      	ldr	r3, [r3, #20]
 8004988:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800498c:	2b40      	cmp	r3, #64	; 0x40
 800498e:	bf0c      	ite	eq
 8004990:	2301      	moveq	r3, #1
 8004992:	2300      	movne	r3, #0
 8004994:	b2db      	uxtb	r3, r3
 8004996:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800499e:	f003 0308 	and.w	r3, r3, #8
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d103      	bne.n	80049ae <HAL_UART_IRQHandler+0x17a>
 80049a6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d04f      	beq.n	8004a4e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80049ae:	6878      	ldr	r0, [r7, #4]
 80049b0:	f000 fb3d 	bl	800502e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	695b      	ldr	r3, [r3, #20]
 80049ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80049be:	2b40      	cmp	r3, #64	; 0x40
 80049c0:	d141      	bne.n	8004a46 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	3314      	adds	r3, #20
 80049c8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049cc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80049d0:	e853 3f00 	ldrex	r3, [r3]
 80049d4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80049d8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80049dc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80049e0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	3314      	adds	r3, #20
 80049ea:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80049ee:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80049f2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049f6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80049fa:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80049fe:	e841 2300 	strex	r3, r2, [r1]
 8004a02:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8004a06:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d1d9      	bne.n	80049c2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d013      	beq.n	8004a3e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a1a:	4a7d      	ldr	r2, [pc, #500]	; (8004c10 <HAL_UART_IRQHandler+0x3dc>)
 8004a1c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a22:	4618      	mov	r0, r3
 8004a24:	f7fe f866 	bl	8002af4 <HAL_DMA_Abort_IT>
 8004a28:	4603      	mov	r3, r0
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d016      	beq.n	8004a5c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a32:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004a34:	687a      	ldr	r2, [r7, #4]
 8004a36:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004a38:	4610      	mov	r0, r2
 8004a3a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a3c:	e00e      	b.n	8004a5c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004a3e:	6878      	ldr	r0, [r7, #4]
 8004a40:	f000 f9a4 	bl	8004d8c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a44:	e00a      	b.n	8004a5c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004a46:	6878      	ldr	r0, [r7, #4]
 8004a48:	f000 f9a0 	bl	8004d8c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a4c:	e006      	b.n	8004a5c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004a4e:	6878      	ldr	r0, [r7, #4]
 8004a50:	f000 f99c 	bl	8004d8c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	2200      	movs	r2, #0
 8004a58:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8004a5a:	e170      	b.n	8004d3e <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a5c:	bf00      	nop
    return;
 8004a5e:	e16e      	b.n	8004d3e <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a64:	2b01      	cmp	r3, #1
 8004a66:	f040 814a 	bne.w	8004cfe <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004a6a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004a6e:	f003 0310 	and.w	r3, r3, #16
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	f000 8143 	beq.w	8004cfe <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8004a78:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004a7c:	f003 0310 	and.w	r3, r3, #16
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	f000 813c 	beq.w	8004cfe <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004a86:	2300      	movs	r3, #0
 8004a88:	60bb      	str	r3, [r7, #8]
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	60bb      	str	r3, [r7, #8]
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	685b      	ldr	r3, [r3, #4]
 8004a98:	60bb      	str	r3, [r7, #8]
 8004a9a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	695b      	ldr	r3, [r3, #20]
 8004aa2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004aa6:	2b40      	cmp	r3, #64	; 0x40
 8004aa8:	f040 80b4 	bne.w	8004c14 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	685b      	ldr	r3, [r3, #4]
 8004ab4:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004ab8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	f000 8140 	beq.w	8004d42 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004ac6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004aca:	429a      	cmp	r2, r3
 8004acc:	f080 8139 	bcs.w	8004d42 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004ad6:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004adc:	69db      	ldr	r3, [r3, #28]
 8004ade:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004ae2:	f000 8088 	beq.w	8004bf6 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	330c      	adds	r3, #12
 8004aec:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004af0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004af4:	e853 3f00 	ldrex	r3, [r3]
 8004af8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8004afc:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004b00:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004b04:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	330c      	adds	r3, #12
 8004b0e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8004b12:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004b16:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b1a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8004b1e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8004b22:	e841 2300 	strex	r3, r2, [r1]
 8004b26:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8004b2a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d1d9      	bne.n	8004ae6 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	3314      	adds	r3, #20
 8004b38:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b3a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004b3c:	e853 3f00 	ldrex	r3, [r3]
 8004b40:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8004b42:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004b44:	f023 0301 	bic.w	r3, r3, #1
 8004b48:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	3314      	adds	r3, #20
 8004b52:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8004b56:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8004b5a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b5c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8004b5e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8004b62:	e841 2300 	strex	r3, r2, [r1]
 8004b66:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8004b68:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d1e1      	bne.n	8004b32 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	3314      	adds	r3, #20
 8004b74:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b76:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004b78:	e853 3f00 	ldrex	r3, [r3]
 8004b7c:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8004b7e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004b80:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004b84:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	3314      	adds	r3, #20
 8004b8e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8004b92:	66fa      	str	r2, [r7, #108]	; 0x6c
 8004b94:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b96:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8004b98:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8004b9a:	e841 2300 	strex	r3, r2, [r1]
 8004b9e:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8004ba0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d1e3      	bne.n	8004b6e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	2220      	movs	r2, #32
 8004baa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	2200      	movs	r2, #0
 8004bb2:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	330c      	adds	r3, #12
 8004bba:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bbc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004bbe:	e853 3f00 	ldrex	r3, [r3]
 8004bc2:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8004bc4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004bc6:	f023 0310 	bic.w	r3, r3, #16
 8004bca:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	330c      	adds	r3, #12
 8004bd4:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8004bd8:	65ba      	str	r2, [r7, #88]	; 0x58
 8004bda:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bdc:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004bde:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004be0:	e841 2300 	strex	r3, r2, [r1]
 8004be4:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8004be6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d1e3      	bne.n	8004bb4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bf0:	4618      	mov	r0, r3
 8004bf2:	f7fd ff0f 	bl	8002a14 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004bfe:	b29b      	uxth	r3, r3
 8004c00:	1ad3      	subs	r3, r2, r3
 8004c02:	b29b      	uxth	r3, r3
 8004c04:	4619      	mov	r1, r3
 8004c06:	6878      	ldr	r0, [r7, #4]
 8004c08:	f000 f8ca 	bl	8004da0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004c0c:	e099      	b.n	8004d42 <HAL_UART_IRQHandler+0x50e>
 8004c0e:	bf00      	nop
 8004c10:	080050f5 	.word	0x080050f5
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004c1c:	b29b      	uxth	r3, r3
 8004c1e:	1ad3      	subs	r3, r2, r3
 8004c20:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004c28:	b29b      	uxth	r3, r3
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	f000 808b 	beq.w	8004d46 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8004c30:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	f000 8086 	beq.w	8004d46 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	330c      	adds	r3, #12
 8004c40:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c44:	e853 3f00 	ldrex	r3, [r3]
 8004c48:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004c4a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c4c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004c50:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	330c      	adds	r3, #12
 8004c5a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8004c5e:	647a      	str	r2, [r7, #68]	; 0x44
 8004c60:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c62:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004c64:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004c66:	e841 2300 	strex	r3, r2, [r1]
 8004c6a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004c6c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d1e3      	bne.n	8004c3a <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	3314      	adds	r3, #20
 8004c78:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c7c:	e853 3f00 	ldrex	r3, [r3]
 8004c80:	623b      	str	r3, [r7, #32]
   return(result);
 8004c82:	6a3b      	ldr	r3, [r7, #32]
 8004c84:	f023 0301 	bic.w	r3, r3, #1
 8004c88:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	3314      	adds	r3, #20
 8004c92:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8004c96:	633a      	str	r2, [r7, #48]	; 0x30
 8004c98:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c9a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004c9c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004c9e:	e841 2300 	strex	r3, r2, [r1]
 8004ca2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004ca4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d1e3      	bne.n	8004c72 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	2220      	movs	r2, #32
 8004cae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	2200      	movs	r2, #0
 8004cb6:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	330c      	adds	r3, #12
 8004cbe:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cc0:	693b      	ldr	r3, [r7, #16]
 8004cc2:	e853 3f00 	ldrex	r3, [r3]
 8004cc6:	60fb      	str	r3, [r7, #12]
   return(result);
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	f023 0310 	bic.w	r3, r3, #16
 8004cce:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	330c      	adds	r3, #12
 8004cd8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8004cdc:	61fa      	str	r2, [r7, #28]
 8004cde:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ce0:	69b9      	ldr	r1, [r7, #24]
 8004ce2:	69fa      	ldr	r2, [r7, #28]
 8004ce4:	e841 2300 	strex	r3, r2, [r1]
 8004ce8:	617b      	str	r3, [r7, #20]
   return(result);
 8004cea:	697b      	ldr	r3, [r7, #20]
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d1e3      	bne.n	8004cb8 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004cf0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004cf4:	4619      	mov	r1, r3
 8004cf6:	6878      	ldr	r0, [r7, #4]
 8004cf8:	f000 f852 	bl	8004da0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004cfc:	e023      	b.n	8004d46 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004cfe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004d02:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d009      	beq.n	8004d1e <HAL_UART_IRQHandler+0x4ea>
 8004d0a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004d0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d003      	beq.n	8004d1e <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8004d16:	6878      	ldr	r0, [r7, #4]
 8004d18:	f000 fa00 	bl	800511c <UART_Transmit_IT>
    return;
 8004d1c:	e014      	b.n	8004d48 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004d1e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004d22:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d00e      	beq.n	8004d48 <HAL_UART_IRQHandler+0x514>
 8004d2a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004d2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d008      	beq.n	8004d48 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8004d36:	6878      	ldr	r0, [r7, #4]
 8004d38:	f000 fa40 	bl	80051bc <UART_EndTransmit_IT>
    return;
 8004d3c:	e004      	b.n	8004d48 <HAL_UART_IRQHandler+0x514>
    return;
 8004d3e:	bf00      	nop
 8004d40:	e002      	b.n	8004d48 <HAL_UART_IRQHandler+0x514>
      return;
 8004d42:	bf00      	nop
 8004d44:	e000      	b.n	8004d48 <HAL_UART_IRQHandler+0x514>
      return;
 8004d46:	bf00      	nop
  }
}
 8004d48:	37e8      	adds	r7, #232	; 0xe8
 8004d4a:	46bd      	mov	sp, r7
 8004d4c:	bd80      	pop	{r7, pc}
 8004d4e:	bf00      	nop

08004d50 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004d50:	b480      	push	{r7}
 8004d52:	b083      	sub	sp, #12
 8004d54:	af00      	add	r7, sp, #0
 8004d56:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004d58:	bf00      	nop
 8004d5a:	370c      	adds	r7, #12
 8004d5c:	46bd      	mov	sp, r7
 8004d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d62:	4770      	bx	lr

08004d64 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8004d64:	b480      	push	{r7}
 8004d66:	b083      	sub	sp, #12
 8004d68:	af00      	add	r7, sp, #0
 8004d6a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8004d6c:	bf00      	nop
 8004d6e:	370c      	adds	r7, #12
 8004d70:	46bd      	mov	sp, r7
 8004d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d76:	4770      	bx	lr

08004d78 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004d78:	b480      	push	{r7}
 8004d7a:	b083      	sub	sp, #12
 8004d7c:	af00      	add	r7, sp, #0
 8004d7e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8004d80:	bf00      	nop
 8004d82:	370c      	adds	r7, #12
 8004d84:	46bd      	mov	sp, r7
 8004d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d8a:	4770      	bx	lr

08004d8c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004d8c:	b480      	push	{r7}
 8004d8e:	b083      	sub	sp, #12
 8004d90:	af00      	add	r7, sp, #0
 8004d92:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004d94:	bf00      	nop
 8004d96:	370c      	adds	r7, #12
 8004d98:	46bd      	mov	sp, r7
 8004d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d9e:	4770      	bx	lr

08004da0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004da0:	b480      	push	{r7}
 8004da2:	b083      	sub	sp, #12
 8004da4:	af00      	add	r7, sp, #0
 8004da6:	6078      	str	r0, [r7, #4]
 8004da8:	460b      	mov	r3, r1
 8004daa:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004dac:	bf00      	nop
 8004dae:	370c      	adds	r7, #12
 8004db0:	46bd      	mov	sp, r7
 8004db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db6:	4770      	bx	lr

08004db8 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004db8:	b580      	push	{r7, lr}
 8004dba:	b090      	sub	sp, #64	; 0x40
 8004dbc:	af00      	add	r7, sp, #0
 8004dbe:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004dc4:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d137      	bne.n	8004e44 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8004dd4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004dd6:	2200      	movs	r2, #0
 8004dd8:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004dda:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	3314      	adds	r3, #20
 8004de0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004de2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004de4:	e853 3f00 	ldrex	r3, [r3]
 8004de8:	623b      	str	r3, [r7, #32]
   return(result);
 8004dea:	6a3b      	ldr	r3, [r7, #32]
 8004dec:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004df0:	63bb      	str	r3, [r7, #56]	; 0x38
 8004df2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	3314      	adds	r3, #20
 8004df8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004dfa:	633a      	str	r2, [r7, #48]	; 0x30
 8004dfc:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004dfe:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004e00:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004e02:	e841 2300 	strex	r3, r2, [r1]
 8004e06:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004e08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d1e5      	bne.n	8004dda <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004e0e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	330c      	adds	r3, #12
 8004e14:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e16:	693b      	ldr	r3, [r7, #16]
 8004e18:	e853 3f00 	ldrex	r3, [r3]
 8004e1c:	60fb      	str	r3, [r7, #12]
   return(result);
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004e24:	637b      	str	r3, [r7, #52]	; 0x34
 8004e26:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	330c      	adds	r3, #12
 8004e2c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004e2e:	61fa      	str	r2, [r7, #28]
 8004e30:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e32:	69b9      	ldr	r1, [r7, #24]
 8004e34:	69fa      	ldr	r2, [r7, #28]
 8004e36:	e841 2300 	strex	r3, r2, [r1]
 8004e3a:	617b      	str	r3, [r7, #20]
   return(result);
 8004e3c:	697b      	ldr	r3, [r7, #20]
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d1e5      	bne.n	8004e0e <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004e42:	e002      	b.n	8004e4a <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8004e44:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8004e46:	f7ff ff83 	bl	8004d50 <HAL_UART_TxCpltCallback>
}
 8004e4a:	bf00      	nop
 8004e4c:	3740      	adds	r7, #64	; 0x40
 8004e4e:	46bd      	mov	sp, r7
 8004e50:	bd80      	pop	{r7, pc}

08004e52 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004e52:	b580      	push	{r7, lr}
 8004e54:	b084      	sub	sp, #16
 8004e56:	af00      	add	r7, sp, #0
 8004e58:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e5e:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8004e60:	68f8      	ldr	r0, [r7, #12]
 8004e62:	f7ff ff7f 	bl	8004d64 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004e66:	bf00      	nop
 8004e68:	3710      	adds	r7, #16
 8004e6a:	46bd      	mov	sp, r7
 8004e6c:	bd80      	pop	{r7, pc}

08004e6e <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8004e6e:	b580      	push	{r7, lr}
 8004e70:	b084      	sub	sp, #16
 8004e72:	af00      	add	r7, sp, #0
 8004e74:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8004e76:	2300      	movs	r3, #0
 8004e78:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e7e:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8004e80:	68bb      	ldr	r3, [r7, #8]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	695b      	ldr	r3, [r3, #20]
 8004e86:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e8a:	2b80      	cmp	r3, #128	; 0x80
 8004e8c:	bf0c      	ite	eq
 8004e8e:	2301      	moveq	r3, #1
 8004e90:	2300      	movne	r3, #0
 8004e92:	b2db      	uxtb	r3, r3
 8004e94:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8004e96:	68bb      	ldr	r3, [r7, #8]
 8004e98:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004e9c:	b2db      	uxtb	r3, r3
 8004e9e:	2b21      	cmp	r3, #33	; 0x21
 8004ea0:	d108      	bne.n	8004eb4 <UART_DMAError+0x46>
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d005      	beq.n	8004eb4 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8004ea8:	68bb      	ldr	r3, [r7, #8]
 8004eaa:	2200      	movs	r2, #0
 8004eac:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8004eae:	68b8      	ldr	r0, [r7, #8]
 8004eb0:	f000 f895 	bl	8004fde <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004eb4:	68bb      	ldr	r3, [r7, #8]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	695b      	ldr	r3, [r3, #20]
 8004eba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ebe:	2b40      	cmp	r3, #64	; 0x40
 8004ec0:	bf0c      	ite	eq
 8004ec2:	2301      	moveq	r3, #1
 8004ec4:	2300      	movne	r3, #0
 8004ec6:	b2db      	uxtb	r3, r3
 8004ec8:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8004eca:	68bb      	ldr	r3, [r7, #8]
 8004ecc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004ed0:	b2db      	uxtb	r3, r3
 8004ed2:	2b22      	cmp	r3, #34	; 0x22
 8004ed4:	d108      	bne.n	8004ee8 <UART_DMAError+0x7a>
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d005      	beq.n	8004ee8 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8004edc:	68bb      	ldr	r3, [r7, #8]
 8004ede:	2200      	movs	r2, #0
 8004ee0:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8004ee2:	68b8      	ldr	r0, [r7, #8]
 8004ee4:	f000 f8a3 	bl	800502e <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8004ee8:	68bb      	ldr	r3, [r7, #8]
 8004eea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004eec:	f043 0210 	orr.w	r2, r3, #16
 8004ef0:	68bb      	ldr	r3, [r7, #8]
 8004ef2:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004ef4:	68b8      	ldr	r0, [r7, #8]
 8004ef6:	f7ff ff49 	bl	8004d8c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004efa:	bf00      	nop
 8004efc:	3710      	adds	r7, #16
 8004efe:	46bd      	mov	sp, r7
 8004f00:	bd80      	pop	{r7, pc}

08004f02 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004f02:	b580      	push	{r7, lr}
 8004f04:	b090      	sub	sp, #64	; 0x40
 8004f06:	af00      	add	r7, sp, #0
 8004f08:	60f8      	str	r0, [r7, #12]
 8004f0a:	60b9      	str	r1, [r7, #8]
 8004f0c:	603b      	str	r3, [r7, #0]
 8004f0e:	4613      	mov	r3, r2
 8004f10:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004f12:	e050      	b.n	8004fb6 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004f14:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004f16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f1a:	d04c      	beq.n	8004fb6 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004f1c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d007      	beq.n	8004f32 <UART_WaitOnFlagUntilTimeout+0x30>
 8004f22:	f7fc ff05 	bl	8001d30 <HAL_GetTick>
 8004f26:	4602      	mov	r2, r0
 8004f28:	683b      	ldr	r3, [r7, #0]
 8004f2a:	1ad3      	subs	r3, r2, r3
 8004f2c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004f2e:	429a      	cmp	r2, r3
 8004f30:	d241      	bcs.n	8004fb6 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	330c      	adds	r3, #12
 8004f38:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f3c:	e853 3f00 	ldrex	r3, [r3]
 8004f40:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004f42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f44:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004f48:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	330c      	adds	r3, #12
 8004f50:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004f52:	637a      	str	r2, [r7, #52]	; 0x34
 8004f54:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f56:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004f58:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004f5a:	e841 2300 	strex	r3, r2, [r1]
 8004f5e:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004f60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d1e5      	bne.n	8004f32 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	3314      	adds	r3, #20
 8004f6c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f6e:	697b      	ldr	r3, [r7, #20]
 8004f70:	e853 3f00 	ldrex	r3, [r3]
 8004f74:	613b      	str	r3, [r7, #16]
   return(result);
 8004f76:	693b      	ldr	r3, [r7, #16]
 8004f78:	f023 0301 	bic.w	r3, r3, #1
 8004f7c:	63bb      	str	r3, [r7, #56]	; 0x38
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	3314      	adds	r3, #20
 8004f84:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004f86:	623a      	str	r2, [r7, #32]
 8004f88:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f8a:	69f9      	ldr	r1, [r7, #28]
 8004f8c:	6a3a      	ldr	r2, [r7, #32]
 8004f8e:	e841 2300 	strex	r3, r2, [r1]
 8004f92:	61bb      	str	r3, [r7, #24]
   return(result);
 8004f94:	69bb      	ldr	r3, [r7, #24]
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d1e5      	bne.n	8004f66 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	2220      	movs	r2, #32
 8004f9e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	2220      	movs	r2, #32
 8004fa6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	2200      	movs	r2, #0
 8004fae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8004fb2:	2303      	movs	r3, #3
 8004fb4:	e00f      	b.n	8004fd6 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	681a      	ldr	r2, [r3, #0]
 8004fbc:	68bb      	ldr	r3, [r7, #8]
 8004fbe:	4013      	ands	r3, r2
 8004fc0:	68ba      	ldr	r2, [r7, #8]
 8004fc2:	429a      	cmp	r2, r3
 8004fc4:	bf0c      	ite	eq
 8004fc6:	2301      	moveq	r3, #1
 8004fc8:	2300      	movne	r3, #0
 8004fca:	b2db      	uxtb	r3, r3
 8004fcc:	461a      	mov	r2, r3
 8004fce:	79fb      	ldrb	r3, [r7, #7]
 8004fd0:	429a      	cmp	r2, r3
 8004fd2:	d09f      	beq.n	8004f14 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004fd4:	2300      	movs	r3, #0
}
 8004fd6:	4618      	mov	r0, r3
 8004fd8:	3740      	adds	r7, #64	; 0x40
 8004fda:	46bd      	mov	sp, r7
 8004fdc:	bd80      	pop	{r7, pc}

08004fde <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8004fde:	b480      	push	{r7}
 8004fe0:	b089      	sub	sp, #36	; 0x24
 8004fe2:	af00      	add	r7, sp, #0
 8004fe4:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	330c      	adds	r3, #12
 8004fec:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	e853 3f00 	ldrex	r3, [r3]
 8004ff4:	60bb      	str	r3, [r7, #8]
   return(result);
 8004ff6:	68bb      	ldr	r3, [r7, #8]
 8004ff8:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8004ffc:	61fb      	str	r3, [r7, #28]
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	330c      	adds	r3, #12
 8005004:	69fa      	ldr	r2, [r7, #28]
 8005006:	61ba      	str	r2, [r7, #24]
 8005008:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800500a:	6979      	ldr	r1, [r7, #20]
 800500c:	69ba      	ldr	r2, [r7, #24]
 800500e:	e841 2300 	strex	r3, r2, [r1]
 8005012:	613b      	str	r3, [r7, #16]
   return(result);
 8005014:	693b      	ldr	r3, [r7, #16]
 8005016:	2b00      	cmp	r3, #0
 8005018:	d1e5      	bne.n	8004fe6 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	2220      	movs	r2, #32
 800501e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8005022:	bf00      	nop
 8005024:	3724      	adds	r7, #36	; 0x24
 8005026:	46bd      	mov	sp, r7
 8005028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800502c:	4770      	bx	lr

0800502e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800502e:	b480      	push	{r7}
 8005030:	b095      	sub	sp, #84	; 0x54
 8005032:	af00      	add	r7, sp, #0
 8005034:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	330c      	adds	r3, #12
 800503c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800503e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005040:	e853 3f00 	ldrex	r3, [r3]
 8005044:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005046:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005048:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800504c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	330c      	adds	r3, #12
 8005054:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005056:	643a      	str	r2, [r7, #64]	; 0x40
 8005058:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800505a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800505c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800505e:	e841 2300 	strex	r3, r2, [r1]
 8005062:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005064:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005066:	2b00      	cmp	r3, #0
 8005068:	d1e5      	bne.n	8005036 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	3314      	adds	r3, #20
 8005070:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005072:	6a3b      	ldr	r3, [r7, #32]
 8005074:	e853 3f00 	ldrex	r3, [r3]
 8005078:	61fb      	str	r3, [r7, #28]
   return(result);
 800507a:	69fb      	ldr	r3, [r7, #28]
 800507c:	f023 0301 	bic.w	r3, r3, #1
 8005080:	64bb      	str	r3, [r7, #72]	; 0x48
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	3314      	adds	r3, #20
 8005088:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800508a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800508c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800508e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005090:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005092:	e841 2300 	strex	r3, r2, [r1]
 8005096:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005098:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800509a:	2b00      	cmp	r3, #0
 800509c:	d1e5      	bne.n	800506a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050a2:	2b01      	cmp	r3, #1
 80050a4:	d119      	bne.n	80050da <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	330c      	adds	r3, #12
 80050ac:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	e853 3f00 	ldrex	r3, [r3]
 80050b4:	60bb      	str	r3, [r7, #8]
   return(result);
 80050b6:	68bb      	ldr	r3, [r7, #8]
 80050b8:	f023 0310 	bic.w	r3, r3, #16
 80050bc:	647b      	str	r3, [r7, #68]	; 0x44
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	330c      	adds	r3, #12
 80050c4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80050c6:	61ba      	str	r2, [r7, #24]
 80050c8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050ca:	6979      	ldr	r1, [r7, #20]
 80050cc:	69ba      	ldr	r2, [r7, #24]
 80050ce:	e841 2300 	strex	r3, r2, [r1]
 80050d2:	613b      	str	r3, [r7, #16]
   return(result);
 80050d4:	693b      	ldr	r3, [r7, #16]
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d1e5      	bne.n	80050a6 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	2220      	movs	r2, #32
 80050de:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	2200      	movs	r2, #0
 80050e6:	631a      	str	r2, [r3, #48]	; 0x30
}
 80050e8:	bf00      	nop
 80050ea:	3754      	adds	r7, #84	; 0x54
 80050ec:	46bd      	mov	sp, r7
 80050ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f2:	4770      	bx	lr

080050f4 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80050f4:	b580      	push	{r7, lr}
 80050f6:	b084      	sub	sp, #16
 80050f8:	af00      	add	r7, sp, #0
 80050fa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005100:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	2200      	movs	r2, #0
 8005106:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	2200      	movs	r2, #0
 800510c:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800510e:	68f8      	ldr	r0, [r7, #12]
 8005110:	f7ff fe3c 	bl	8004d8c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005114:	bf00      	nop
 8005116:	3710      	adds	r7, #16
 8005118:	46bd      	mov	sp, r7
 800511a:	bd80      	pop	{r7, pc}

0800511c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800511c:	b480      	push	{r7}
 800511e:	b085      	sub	sp, #20
 8005120:	af00      	add	r7, sp, #0
 8005122:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800512a:	b2db      	uxtb	r3, r3
 800512c:	2b21      	cmp	r3, #33	; 0x21
 800512e:	d13e      	bne.n	80051ae <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	689b      	ldr	r3, [r3, #8]
 8005134:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005138:	d114      	bne.n	8005164 <UART_Transmit_IT+0x48>
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	691b      	ldr	r3, [r3, #16]
 800513e:	2b00      	cmp	r3, #0
 8005140:	d110      	bne.n	8005164 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	6a1b      	ldr	r3, [r3, #32]
 8005146:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	881b      	ldrh	r3, [r3, #0]
 800514c:	461a      	mov	r2, r3
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005156:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	6a1b      	ldr	r3, [r3, #32]
 800515c:	1c9a      	adds	r2, r3, #2
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	621a      	str	r2, [r3, #32]
 8005162:	e008      	b.n	8005176 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	6a1b      	ldr	r3, [r3, #32]
 8005168:	1c59      	adds	r1, r3, #1
 800516a:	687a      	ldr	r2, [r7, #4]
 800516c:	6211      	str	r1, [r2, #32]
 800516e:	781a      	ldrb	r2, [r3, #0]
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800517a:	b29b      	uxth	r3, r3
 800517c:	3b01      	subs	r3, #1
 800517e:	b29b      	uxth	r3, r3
 8005180:	687a      	ldr	r2, [r7, #4]
 8005182:	4619      	mov	r1, r3
 8005184:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005186:	2b00      	cmp	r3, #0
 8005188:	d10f      	bne.n	80051aa <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	68da      	ldr	r2, [r3, #12]
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005198:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	68da      	ldr	r2, [r3, #12]
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80051a8:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80051aa:	2300      	movs	r3, #0
 80051ac:	e000      	b.n	80051b0 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80051ae:	2302      	movs	r3, #2
  }
}
 80051b0:	4618      	mov	r0, r3
 80051b2:	3714      	adds	r7, #20
 80051b4:	46bd      	mov	sp, r7
 80051b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ba:	4770      	bx	lr

080051bc <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80051bc:	b580      	push	{r7, lr}
 80051be:	b082      	sub	sp, #8
 80051c0:	af00      	add	r7, sp, #0
 80051c2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	68da      	ldr	r2, [r3, #12]
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80051d2:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	2220      	movs	r2, #32
 80051d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80051dc:	6878      	ldr	r0, [r7, #4]
 80051de:	f7ff fdb7 	bl	8004d50 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80051e2:	2300      	movs	r3, #0
}
 80051e4:	4618      	mov	r0, r3
 80051e6:	3708      	adds	r7, #8
 80051e8:	46bd      	mov	sp, r7
 80051ea:	bd80      	pop	{r7, pc}

080051ec <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80051ec:	b580      	push	{r7, lr}
 80051ee:	b08c      	sub	sp, #48	; 0x30
 80051f0:	af00      	add	r7, sp, #0
 80051f2:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80051fa:	b2db      	uxtb	r3, r3
 80051fc:	2b22      	cmp	r3, #34	; 0x22
 80051fe:	f040 80ab 	bne.w	8005358 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	689b      	ldr	r3, [r3, #8]
 8005206:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800520a:	d117      	bne.n	800523c <UART_Receive_IT+0x50>
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	691b      	ldr	r3, [r3, #16]
 8005210:	2b00      	cmp	r3, #0
 8005212:	d113      	bne.n	800523c <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005214:	2300      	movs	r3, #0
 8005216:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800521c:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	685b      	ldr	r3, [r3, #4]
 8005224:	b29b      	uxth	r3, r3
 8005226:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800522a:	b29a      	uxth	r2, r3
 800522c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800522e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005234:	1c9a      	adds	r2, r3, #2
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	629a      	str	r2, [r3, #40]	; 0x28
 800523a:	e026      	b.n	800528a <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005240:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8005242:	2300      	movs	r3, #0
 8005244:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	689b      	ldr	r3, [r3, #8]
 800524a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800524e:	d007      	beq.n	8005260 <UART_Receive_IT+0x74>
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	689b      	ldr	r3, [r3, #8]
 8005254:	2b00      	cmp	r3, #0
 8005256:	d10a      	bne.n	800526e <UART_Receive_IT+0x82>
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	691b      	ldr	r3, [r3, #16]
 800525c:	2b00      	cmp	r3, #0
 800525e:	d106      	bne.n	800526e <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	685b      	ldr	r3, [r3, #4]
 8005266:	b2da      	uxtb	r2, r3
 8005268:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800526a:	701a      	strb	r2, [r3, #0]
 800526c:	e008      	b.n	8005280 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	685b      	ldr	r3, [r3, #4]
 8005274:	b2db      	uxtb	r3, r3
 8005276:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800527a:	b2da      	uxtb	r2, r3
 800527c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800527e:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005284:	1c5a      	adds	r2, r3, #1
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800528e:	b29b      	uxth	r3, r3
 8005290:	3b01      	subs	r3, #1
 8005292:	b29b      	uxth	r3, r3
 8005294:	687a      	ldr	r2, [r7, #4]
 8005296:	4619      	mov	r1, r3
 8005298:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800529a:	2b00      	cmp	r3, #0
 800529c:	d15a      	bne.n	8005354 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	68da      	ldr	r2, [r3, #12]
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	f022 0220 	bic.w	r2, r2, #32
 80052ac:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	68da      	ldr	r2, [r3, #12]
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80052bc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	695a      	ldr	r2, [r3, #20]
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	f022 0201 	bic.w	r2, r2, #1
 80052cc:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	2220      	movs	r2, #32
 80052d2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052da:	2b01      	cmp	r3, #1
 80052dc:	d135      	bne.n	800534a <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	2200      	movs	r2, #0
 80052e2:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	330c      	adds	r3, #12
 80052ea:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052ec:	697b      	ldr	r3, [r7, #20]
 80052ee:	e853 3f00 	ldrex	r3, [r3]
 80052f2:	613b      	str	r3, [r7, #16]
   return(result);
 80052f4:	693b      	ldr	r3, [r7, #16]
 80052f6:	f023 0310 	bic.w	r3, r3, #16
 80052fa:	627b      	str	r3, [r7, #36]	; 0x24
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	330c      	adds	r3, #12
 8005302:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005304:	623a      	str	r2, [r7, #32]
 8005306:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005308:	69f9      	ldr	r1, [r7, #28]
 800530a:	6a3a      	ldr	r2, [r7, #32]
 800530c:	e841 2300 	strex	r3, r2, [r1]
 8005310:	61bb      	str	r3, [r7, #24]
   return(result);
 8005312:	69bb      	ldr	r3, [r7, #24]
 8005314:	2b00      	cmp	r3, #0
 8005316:	d1e5      	bne.n	80052e4 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	f003 0310 	and.w	r3, r3, #16
 8005322:	2b10      	cmp	r3, #16
 8005324:	d10a      	bne.n	800533c <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005326:	2300      	movs	r3, #0
 8005328:	60fb      	str	r3, [r7, #12]
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	60fb      	str	r3, [r7, #12]
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	685b      	ldr	r3, [r3, #4]
 8005338:	60fb      	str	r3, [r7, #12]
 800533a:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005340:	4619      	mov	r1, r3
 8005342:	6878      	ldr	r0, [r7, #4]
 8005344:	f7ff fd2c 	bl	8004da0 <HAL_UARTEx_RxEventCallback>
 8005348:	e002      	b.n	8005350 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800534a:	6878      	ldr	r0, [r7, #4]
 800534c:	f7ff fd14 	bl	8004d78 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005350:	2300      	movs	r3, #0
 8005352:	e002      	b.n	800535a <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8005354:	2300      	movs	r3, #0
 8005356:	e000      	b.n	800535a <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8005358:	2302      	movs	r3, #2
  }
}
 800535a:	4618      	mov	r0, r3
 800535c:	3730      	adds	r7, #48	; 0x30
 800535e:	46bd      	mov	sp, r7
 8005360:	bd80      	pop	{r7, pc}
	...

08005364 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005364:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005368:	b0c0      	sub	sp, #256	; 0x100
 800536a:	af00      	add	r7, sp, #0
 800536c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005370:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	691b      	ldr	r3, [r3, #16]
 8005378:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800537c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005380:	68d9      	ldr	r1, [r3, #12]
 8005382:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005386:	681a      	ldr	r2, [r3, #0]
 8005388:	ea40 0301 	orr.w	r3, r0, r1
 800538c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800538e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005392:	689a      	ldr	r2, [r3, #8]
 8005394:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005398:	691b      	ldr	r3, [r3, #16]
 800539a:	431a      	orrs	r2, r3
 800539c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80053a0:	695b      	ldr	r3, [r3, #20]
 80053a2:	431a      	orrs	r2, r3
 80053a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80053a8:	69db      	ldr	r3, [r3, #28]
 80053aa:	4313      	orrs	r3, r2
 80053ac:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80053b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	68db      	ldr	r3, [r3, #12]
 80053b8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80053bc:	f021 010c 	bic.w	r1, r1, #12
 80053c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80053c4:	681a      	ldr	r2, [r3, #0]
 80053c6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80053ca:	430b      	orrs	r3, r1
 80053cc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80053ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	695b      	ldr	r3, [r3, #20]
 80053d6:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80053da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80053de:	6999      	ldr	r1, [r3, #24]
 80053e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80053e4:	681a      	ldr	r2, [r3, #0]
 80053e6:	ea40 0301 	orr.w	r3, r0, r1
 80053ea:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80053ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80053f0:	681a      	ldr	r2, [r3, #0]
 80053f2:	4b8f      	ldr	r3, [pc, #572]	; (8005630 <UART_SetConfig+0x2cc>)
 80053f4:	429a      	cmp	r2, r3
 80053f6:	d005      	beq.n	8005404 <UART_SetConfig+0xa0>
 80053f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80053fc:	681a      	ldr	r2, [r3, #0]
 80053fe:	4b8d      	ldr	r3, [pc, #564]	; (8005634 <UART_SetConfig+0x2d0>)
 8005400:	429a      	cmp	r2, r3
 8005402:	d104      	bne.n	800540e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005404:	f7fe fd96 	bl	8003f34 <HAL_RCC_GetPCLK2Freq>
 8005408:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800540c:	e003      	b.n	8005416 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800540e:	f7fe fd7d 	bl	8003f0c <HAL_RCC_GetPCLK1Freq>
 8005412:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005416:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800541a:	69db      	ldr	r3, [r3, #28]
 800541c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005420:	f040 810c 	bne.w	800563c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005424:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005428:	2200      	movs	r2, #0
 800542a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800542e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8005432:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8005436:	4622      	mov	r2, r4
 8005438:	462b      	mov	r3, r5
 800543a:	1891      	adds	r1, r2, r2
 800543c:	65b9      	str	r1, [r7, #88]	; 0x58
 800543e:	415b      	adcs	r3, r3
 8005440:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005442:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8005446:	4621      	mov	r1, r4
 8005448:	eb12 0801 	adds.w	r8, r2, r1
 800544c:	4629      	mov	r1, r5
 800544e:	eb43 0901 	adc.w	r9, r3, r1
 8005452:	f04f 0200 	mov.w	r2, #0
 8005456:	f04f 0300 	mov.w	r3, #0
 800545a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800545e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005462:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005466:	4690      	mov	r8, r2
 8005468:	4699      	mov	r9, r3
 800546a:	4623      	mov	r3, r4
 800546c:	eb18 0303 	adds.w	r3, r8, r3
 8005470:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8005474:	462b      	mov	r3, r5
 8005476:	eb49 0303 	adc.w	r3, r9, r3
 800547a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800547e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005482:	685b      	ldr	r3, [r3, #4]
 8005484:	2200      	movs	r2, #0
 8005486:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800548a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800548e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8005492:	460b      	mov	r3, r1
 8005494:	18db      	adds	r3, r3, r3
 8005496:	653b      	str	r3, [r7, #80]	; 0x50
 8005498:	4613      	mov	r3, r2
 800549a:	eb42 0303 	adc.w	r3, r2, r3
 800549e:	657b      	str	r3, [r7, #84]	; 0x54
 80054a0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80054a4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80054a8:	f7fa ff52 	bl	8000350 <__aeabi_uldivmod>
 80054ac:	4602      	mov	r2, r0
 80054ae:	460b      	mov	r3, r1
 80054b0:	4b61      	ldr	r3, [pc, #388]	; (8005638 <UART_SetConfig+0x2d4>)
 80054b2:	fba3 2302 	umull	r2, r3, r3, r2
 80054b6:	095b      	lsrs	r3, r3, #5
 80054b8:	011c      	lsls	r4, r3, #4
 80054ba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80054be:	2200      	movs	r2, #0
 80054c0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80054c4:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80054c8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80054cc:	4642      	mov	r2, r8
 80054ce:	464b      	mov	r3, r9
 80054d0:	1891      	adds	r1, r2, r2
 80054d2:	64b9      	str	r1, [r7, #72]	; 0x48
 80054d4:	415b      	adcs	r3, r3
 80054d6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80054d8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80054dc:	4641      	mov	r1, r8
 80054de:	eb12 0a01 	adds.w	sl, r2, r1
 80054e2:	4649      	mov	r1, r9
 80054e4:	eb43 0b01 	adc.w	fp, r3, r1
 80054e8:	f04f 0200 	mov.w	r2, #0
 80054ec:	f04f 0300 	mov.w	r3, #0
 80054f0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80054f4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80054f8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80054fc:	4692      	mov	sl, r2
 80054fe:	469b      	mov	fp, r3
 8005500:	4643      	mov	r3, r8
 8005502:	eb1a 0303 	adds.w	r3, sl, r3
 8005506:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800550a:	464b      	mov	r3, r9
 800550c:	eb4b 0303 	adc.w	r3, fp, r3
 8005510:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8005514:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005518:	685b      	ldr	r3, [r3, #4]
 800551a:	2200      	movs	r2, #0
 800551c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005520:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8005524:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8005528:	460b      	mov	r3, r1
 800552a:	18db      	adds	r3, r3, r3
 800552c:	643b      	str	r3, [r7, #64]	; 0x40
 800552e:	4613      	mov	r3, r2
 8005530:	eb42 0303 	adc.w	r3, r2, r3
 8005534:	647b      	str	r3, [r7, #68]	; 0x44
 8005536:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800553a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800553e:	f7fa ff07 	bl	8000350 <__aeabi_uldivmod>
 8005542:	4602      	mov	r2, r0
 8005544:	460b      	mov	r3, r1
 8005546:	4611      	mov	r1, r2
 8005548:	4b3b      	ldr	r3, [pc, #236]	; (8005638 <UART_SetConfig+0x2d4>)
 800554a:	fba3 2301 	umull	r2, r3, r3, r1
 800554e:	095b      	lsrs	r3, r3, #5
 8005550:	2264      	movs	r2, #100	; 0x64
 8005552:	fb02 f303 	mul.w	r3, r2, r3
 8005556:	1acb      	subs	r3, r1, r3
 8005558:	00db      	lsls	r3, r3, #3
 800555a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800555e:	4b36      	ldr	r3, [pc, #216]	; (8005638 <UART_SetConfig+0x2d4>)
 8005560:	fba3 2302 	umull	r2, r3, r3, r2
 8005564:	095b      	lsrs	r3, r3, #5
 8005566:	005b      	lsls	r3, r3, #1
 8005568:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800556c:	441c      	add	r4, r3
 800556e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005572:	2200      	movs	r2, #0
 8005574:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005578:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800557c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8005580:	4642      	mov	r2, r8
 8005582:	464b      	mov	r3, r9
 8005584:	1891      	adds	r1, r2, r2
 8005586:	63b9      	str	r1, [r7, #56]	; 0x38
 8005588:	415b      	adcs	r3, r3
 800558a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800558c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005590:	4641      	mov	r1, r8
 8005592:	1851      	adds	r1, r2, r1
 8005594:	6339      	str	r1, [r7, #48]	; 0x30
 8005596:	4649      	mov	r1, r9
 8005598:	414b      	adcs	r3, r1
 800559a:	637b      	str	r3, [r7, #52]	; 0x34
 800559c:	f04f 0200 	mov.w	r2, #0
 80055a0:	f04f 0300 	mov.w	r3, #0
 80055a4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80055a8:	4659      	mov	r1, fp
 80055aa:	00cb      	lsls	r3, r1, #3
 80055ac:	4651      	mov	r1, sl
 80055ae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80055b2:	4651      	mov	r1, sl
 80055b4:	00ca      	lsls	r2, r1, #3
 80055b6:	4610      	mov	r0, r2
 80055b8:	4619      	mov	r1, r3
 80055ba:	4603      	mov	r3, r0
 80055bc:	4642      	mov	r2, r8
 80055be:	189b      	adds	r3, r3, r2
 80055c0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80055c4:	464b      	mov	r3, r9
 80055c6:	460a      	mov	r2, r1
 80055c8:	eb42 0303 	adc.w	r3, r2, r3
 80055cc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80055d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80055d4:	685b      	ldr	r3, [r3, #4]
 80055d6:	2200      	movs	r2, #0
 80055d8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80055dc:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80055e0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80055e4:	460b      	mov	r3, r1
 80055e6:	18db      	adds	r3, r3, r3
 80055e8:	62bb      	str	r3, [r7, #40]	; 0x28
 80055ea:	4613      	mov	r3, r2
 80055ec:	eb42 0303 	adc.w	r3, r2, r3
 80055f0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80055f2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80055f6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80055fa:	f7fa fea9 	bl	8000350 <__aeabi_uldivmod>
 80055fe:	4602      	mov	r2, r0
 8005600:	460b      	mov	r3, r1
 8005602:	4b0d      	ldr	r3, [pc, #52]	; (8005638 <UART_SetConfig+0x2d4>)
 8005604:	fba3 1302 	umull	r1, r3, r3, r2
 8005608:	095b      	lsrs	r3, r3, #5
 800560a:	2164      	movs	r1, #100	; 0x64
 800560c:	fb01 f303 	mul.w	r3, r1, r3
 8005610:	1ad3      	subs	r3, r2, r3
 8005612:	00db      	lsls	r3, r3, #3
 8005614:	3332      	adds	r3, #50	; 0x32
 8005616:	4a08      	ldr	r2, [pc, #32]	; (8005638 <UART_SetConfig+0x2d4>)
 8005618:	fba2 2303 	umull	r2, r3, r2, r3
 800561c:	095b      	lsrs	r3, r3, #5
 800561e:	f003 0207 	and.w	r2, r3, #7
 8005622:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	4422      	add	r2, r4
 800562a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800562c:	e105      	b.n	800583a <UART_SetConfig+0x4d6>
 800562e:	bf00      	nop
 8005630:	40011000 	.word	0x40011000
 8005634:	40011400 	.word	0x40011400
 8005638:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800563c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005640:	2200      	movs	r2, #0
 8005642:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8005646:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800564a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800564e:	4642      	mov	r2, r8
 8005650:	464b      	mov	r3, r9
 8005652:	1891      	adds	r1, r2, r2
 8005654:	6239      	str	r1, [r7, #32]
 8005656:	415b      	adcs	r3, r3
 8005658:	627b      	str	r3, [r7, #36]	; 0x24
 800565a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800565e:	4641      	mov	r1, r8
 8005660:	1854      	adds	r4, r2, r1
 8005662:	4649      	mov	r1, r9
 8005664:	eb43 0501 	adc.w	r5, r3, r1
 8005668:	f04f 0200 	mov.w	r2, #0
 800566c:	f04f 0300 	mov.w	r3, #0
 8005670:	00eb      	lsls	r3, r5, #3
 8005672:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005676:	00e2      	lsls	r2, r4, #3
 8005678:	4614      	mov	r4, r2
 800567a:	461d      	mov	r5, r3
 800567c:	4643      	mov	r3, r8
 800567e:	18e3      	adds	r3, r4, r3
 8005680:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8005684:	464b      	mov	r3, r9
 8005686:	eb45 0303 	adc.w	r3, r5, r3
 800568a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800568e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005692:	685b      	ldr	r3, [r3, #4]
 8005694:	2200      	movs	r2, #0
 8005696:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800569a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800569e:	f04f 0200 	mov.w	r2, #0
 80056a2:	f04f 0300 	mov.w	r3, #0
 80056a6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80056aa:	4629      	mov	r1, r5
 80056ac:	008b      	lsls	r3, r1, #2
 80056ae:	4621      	mov	r1, r4
 80056b0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80056b4:	4621      	mov	r1, r4
 80056b6:	008a      	lsls	r2, r1, #2
 80056b8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80056bc:	f7fa fe48 	bl	8000350 <__aeabi_uldivmod>
 80056c0:	4602      	mov	r2, r0
 80056c2:	460b      	mov	r3, r1
 80056c4:	4b60      	ldr	r3, [pc, #384]	; (8005848 <UART_SetConfig+0x4e4>)
 80056c6:	fba3 2302 	umull	r2, r3, r3, r2
 80056ca:	095b      	lsrs	r3, r3, #5
 80056cc:	011c      	lsls	r4, r3, #4
 80056ce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80056d2:	2200      	movs	r2, #0
 80056d4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80056d8:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80056dc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80056e0:	4642      	mov	r2, r8
 80056e2:	464b      	mov	r3, r9
 80056e4:	1891      	adds	r1, r2, r2
 80056e6:	61b9      	str	r1, [r7, #24]
 80056e8:	415b      	adcs	r3, r3
 80056ea:	61fb      	str	r3, [r7, #28]
 80056ec:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80056f0:	4641      	mov	r1, r8
 80056f2:	1851      	adds	r1, r2, r1
 80056f4:	6139      	str	r1, [r7, #16]
 80056f6:	4649      	mov	r1, r9
 80056f8:	414b      	adcs	r3, r1
 80056fa:	617b      	str	r3, [r7, #20]
 80056fc:	f04f 0200 	mov.w	r2, #0
 8005700:	f04f 0300 	mov.w	r3, #0
 8005704:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005708:	4659      	mov	r1, fp
 800570a:	00cb      	lsls	r3, r1, #3
 800570c:	4651      	mov	r1, sl
 800570e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005712:	4651      	mov	r1, sl
 8005714:	00ca      	lsls	r2, r1, #3
 8005716:	4610      	mov	r0, r2
 8005718:	4619      	mov	r1, r3
 800571a:	4603      	mov	r3, r0
 800571c:	4642      	mov	r2, r8
 800571e:	189b      	adds	r3, r3, r2
 8005720:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005724:	464b      	mov	r3, r9
 8005726:	460a      	mov	r2, r1
 8005728:	eb42 0303 	adc.w	r3, r2, r3
 800572c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005730:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005734:	685b      	ldr	r3, [r3, #4]
 8005736:	2200      	movs	r2, #0
 8005738:	67bb      	str	r3, [r7, #120]	; 0x78
 800573a:	67fa      	str	r2, [r7, #124]	; 0x7c
 800573c:	f04f 0200 	mov.w	r2, #0
 8005740:	f04f 0300 	mov.w	r3, #0
 8005744:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8005748:	4649      	mov	r1, r9
 800574a:	008b      	lsls	r3, r1, #2
 800574c:	4641      	mov	r1, r8
 800574e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005752:	4641      	mov	r1, r8
 8005754:	008a      	lsls	r2, r1, #2
 8005756:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800575a:	f7fa fdf9 	bl	8000350 <__aeabi_uldivmod>
 800575e:	4602      	mov	r2, r0
 8005760:	460b      	mov	r3, r1
 8005762:	4b39      	ldr	r3, [pc, #228]	; (8005848 <UART_SetConfig+0x4e4>)
 8005764:	fba3 1302 	umull	r1, r3, r3, r2
 8005768:	095b      	lsrs	r3, r3, #5
 800576a:	2164      	movs	r1, #100	; 0x64
 800576c:	fb01 f303 	mul.w	r3, r1, r3
 8005770:	1ad3      	subs	r3, r2, r3
 8005772:	011b      	lsls	r3, r3, #4
 8005774:	3332      	adds	r3, #50	; 0x32
 8005776:	4a34      	ldr	r2, [pc, #208]	; (8005848 <UART_SetConfig+0x4e4>)
 8005778:	fba2 2303 	umull	r2, r3, r2, r3
 800577c:	095b      	lsrs	r3, r3, #5
 800577e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005782:	441c      	add	r4, r3
 8005784:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005788:	2200      	movs	r2, #0
 800578a:	673b      	str	r3, [r7, #112]	; 0x70
 800578c:	677a      	str	r2, [r7, #116]	; 0x74
 800578e:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8005792:	4642      	mov	r2, r8
 8005794:	464b      	mov	r3, r9
 8005796:	1891      	adds	r1, r2, r2
 8005798:	60b9      	str	r1, [r7, #8]
 800579a:	415b      	adcs	r3, r3
 800579c:	60fb      	str	r3, [r7, #12]
 800579e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80057a2:	4641      	mov	r1, r8
 80057a4:	1851      	adds	r1, r2, r1
 80057a6:	6039      	str	r1, [r7, #0]
 80057a8:	4649      	mov	r1, r9
 80057aa:	414b      	adcs	r3, r1
 80057ac:	607b      	str	r3, [r7, #4]
 80057ae:	f04f 0200 	mov.w	r2, #0
 80057b2:	f04f 0300 	mov.w	r3, #0
 80057b6:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80057ba:	4659      	mov	r1, fp
 80057bc:	00cb      	lsls	r3, r1, #3
 80057be:	4651      	mov	r1, sl
 80057c0:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80057c4:	4651      	mov	r1, sl
 80057c6:	00ca      	lsls	r2, r1, #3
 80057c8:	4610      	mov	r0, r2
 80057ca:	4619      	mov	r1, r3
 80057cc:	4603      	mov	r3, r0
 80057ce:	4642      	mov	r2, r8
 80057d0:	189b      	adds	r3, r3, r2
 80057d2:	66bb      	str	r3, [r7, #104]	; 0x68
 80057d4:	464b      	mov	r3, r9
 80057d6:	460a      	mov	r2, r1
 80057d8:	eb42 0303 	adc.w	r3, r2, r3
 80057dc:	66fb      	str	r3, [r7, #108]	; 0x6c
 80057de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80057e2:	685b      	ldr	r3, [r3, #4]
 80057e4:	2200      	movs	r2, #0
 80057e6:	663b      	str	r3, [r7, #96]	; 0x60
 80057e8:	667a      	str	r2, [r7, #100]	; 0x64
 80057ea:	f04f 0200 	mov.w	r2, #0
 80057ee:	f04f 0300 	mov.w	r3, #0
 80057f2:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80057f6:	4649      	mov	r1, r9
 80057f8:	008b      	lsls	r3, r1, #2
 80057fa:	4641      	mov	r1, r8
 80057fc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005800:	4641      	mov	r1, r8
 8005802:	008a      	lsls	r2, r1, #2
 8005804:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8005808:	f7fa fda2 	bl	8000350 <__aeabi_uldivmod>
 800580c:	4602      	mov	r2, r0
 800580e:	460b      	mov	r3, r1
 8005810:	4b0d      	ldr	r3, [pc, #52]	; (8005848 <UART_SetConfig+0x4e4>)
 8005812:	fba3 1302 	umull	r1, r3, r3, r2
 8005816:	095b      	lsrs	r3, r3, #5
 8005818:	2164      	movs	r1, #100	; 0x64
 800581a:	fb01 f303 	mul.w	r3, r1, r3
 800581e:	1ad3      	subs	r3, r2, r3
 8005820:	011b      	lsls	r3, r3, #4
 8005822:	3332      	adds	r3, #50	; 0x32
 8005824:	4a08      	ldr	r2, [pc, #32]	; (8005848 <UART_SetConfig+0x4e4>)
 8005826:	fba2 2303 	umull	r2, r3, r2, r3
 800582a:	095b      	lsrs	r3, r3, #5
 800582c:	f003 020f 	and.w	r2, r3, #15
 8005830:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	4422      	add	r2, r4
 8005838:	609a      	str	r2, [r3, #8]
}
 800583a:	bf00      	nop
 800583c:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8005840:	46bd      	mov	sp, r7
 8005842:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005846:	bf00      	nop
 8005848:	51eb851f 	.word	0x51eb851f

0800584c <hci_disconnection_complete_event_process>:
 * @param Reason Reason for disconnection. See Error Codes.
 * @retval None
 */

tBleStatus hci_disconnection_complete_event_process(uint8_t *buffer_in)
{
 800584c:	b580      	push	{r7, lr}
 800584e:	b084      	sub	sp, #16
 8005850:	af00      	add	r7, sp, #0
 8005852:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8005854:	2300      	movs	r3, #0
 8005856:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_disconnection_complete_event_rp0 *rp0 = (hci_disconnection_complete_event_rp0 *)buffer_in;
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	60bb      	str	r3, [r7, #8]
  hci_disconnection_complete_event(rp0->Status,
 800585c:	68bb      	ldr	r3, [r7, #8]
 800585e:	7818      	ldrb	r0, [r3, #0]
 8005860:	68bb      	ldr	r3, [r7, #8]
 8005862:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8005866:	b299      	uxth	r1, r3
 8005868:	68bb      	ldr	r3, [r7, #8]
 800586a:	78db      	ldrb	r3, [r3, #3]
 800586c:	461a      	mov	r2, r3
 800586e:	f7fb fdf5 	bl	800145c <hci_disconnection_complete_event>
                                   rp0->Connection_Handle,
                                   rp0->Reason);

  return status;
 8005872:	7bfb      	ldrb	r3, [r7, #15]
}
 8005874:	4618      	mov	r0, r3
 8005876:	3710      	adds	r7, #16
 8005878:	46bd      	mov	sp, r7
 800587a:	bd80      	pop	{r7, pc}

0800587c <hci_encryption_change_event_process>:
 *        - 0x01: Link Level Encryption is ON with AES-CCM
 * @retval None
 */

tBleStatus hci_encryption_change_event_process(uint8_t *buffer_in)
{
 800587c:	b580      	push	{r7, lr}
 800587e:	b084      	sub	sp, #16
 8005880:	af00      	add	r7, sp, #0
 8005882:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8005884:	2300      	movs	r3, #0
 8005886:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_encryption_change_event_rp0 *rp0 = (hci_encryption_change_event_rp0 *)buffer_in;
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	60bb      	str	r3, [r7, #8]
  hci_encryption_change_event(rp0->Status,
 800588c:	68bb      	ldr	r3, [r7, #8]
 800588e:	7818      	ldrb	r0, [r3, #0]
 8005890:	68bb      	ldr	r3, [r7, #8]
 8005892:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8005896:	b299      	uxth	r1, r3
 8005898:	68bb      	ldr	r3, [r7, #8]
 800589a:	78db      	ldrb	r3, [r3, #3]
 800589c:	461a      	mov	r2, r3
 800589e:	f000 ffca 	bl	8006836 <hci_encryption_change_event>
                              rp0->Connection_Handle,
                              rp0->Encryption_Enabled);

  return status;
 80058a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80058a4:	4618      	mov	r0, r3
 80058a6:	3710      	adds	r7, #16
 80058a8:	46bd      	mov	sp, r7
 80058aa:	bd80      	pop	{r7, pc}

080058ac <hci_read_remote_version_information_complete_event_process>:
 * @param Subversion Subversion of the LMP in the remote Controller
 * @retval None
 */

tBleStatus hci_read_remote_version_information_complete_event_process(uint8_t *buffer_in)
{
 80058ac:	b590      	push	{r4, r7, lr}
 80058ae:	b087      	sub	sp, #28
 80058b0:	af02      	add	r7, sp, #8
 80058b2:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 80058b4:	2300      	movs	r3, #0
 80058b6:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_read_remote_version_information_complete_event_rp0 *rp0 = (hci_read_remote_version_information_complete_event_rp0 *)buffer_in;
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	60bb      	str	r3, [r7, #8]
  hci_read_remote_version_information_complete_event(rp0->Status,
 80058bc:	68bb      	ldr	r3, [r7, #8]
 80058be:	7818      	ldrb	r0, [r3, #0]
 80058c0:	68bb      	ldr	r3, [r7, #8]
 80058c2:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 80058c6:	b299      	uxth	r1, r3
 80058c8:	68bb      	ldr	r3, [r7, #8]
 80058ca:	78da      	ldrb	r2, [r3, #3]
 80058cc:	68bb      	ldr	r3, [r7, #8]
 80058ce:	889b      	ldrh	r3, [r3, #4]
 80058d0:	b29c      	uxth	r4, r3
 80058d2:	68bb      	ldr	r3, [r7, #8]
 80058d4:	88db      	ldrh	r3, [r3, #6]
 80058d6:	b29b      	uxth	r3, r3
 80058d8:	9300      	str	r3, [sp, #0]
 80058da:	4623      	mov	r3, r4
 80058dc:	f000 ffba 	bl	8006854 <hci_read_remote_version_information_complete_event>
                                                     rp0->Connection_Handle,
                                                     rp0->Version,
                                                     rp0->Manufacturer_Name,
                                                     rp0->Subversion);

  return status;
 80058e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80058e2:	4618      	mov	r0, r3
 80058e4:	3714      	adds	r7, #20
 80058e6:	46bd      	mov	sp, r7
 80058e8:	bd90      	pop	{r4, r7, pc}

080058ea <hci_hardware_error_event_process>:
 *        - 0x03: Internal queue overflow error
 * @retval None
 */

tBleStatus hci_hardware_error_event_process(uint8_t *buffer_in)
{
 80058ea:	b580      	push	{r7, lr}
 80058ec:	b084      	sub	sp, #16
 80058ee:	af00      	add	r7, sp, #0
 80058f0:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 80058f2:	2300      	movs	r3, #0
 80058f4:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_hardware_error_event_rp0 *rp0 = (hci_hardware_error_event_rp0 *)buffer_in;
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	60bb      	str	r3, [r7, #8]
  hci_hardware_error_event(rp0->Hardware_Code);
 80058fa:	68bb      	ldr	r3, [r7, #8]
 80058fc:	781b      	ldrb	r3, [r3, #0]
 80058fe:	4618      	mov	r0, r3
 8005900:	f000 ffbc 	bl	800687c <hci_hardware_error_event>

  return status;
 8005904:	7bfb      	ldrb	r3, [r7, #15]
}
 8005906:	4618      	mov	r0, r3
 8005908:	3710      	adds	r7, #16
 800590a:	46bd      	mov	sp, r7
 800590c:	bd80      	pop	{r7, pc}

0800590e <hci_number_of_completed_packets_event_process>:
 * @param Handle_Packets_Pair_Entry See @ref Handle_Packets_Pair_Entry_t
 * @retval None
 */

tBleStatus hci_number_of_completed_packets_event_process(uint8_t *buffer_in)
{
 800590e:	b580      	push	{r7, lr}
 8005910:	b0a6      	sub	sp, #152	; 0x98
 8005912:	af00      	add	r7, sp, #0
 8005914:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8005916:	2300      	movs	r3, #0
 8005918:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
  /* Input params */
  hci_number_of_completed_packets_event_rp0 *rp0 = (hci_number_of_completed_packets_event_rp0 *)buffer_in;
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  uint8_t size = 1;
 8005922:	2301      	movs	r3, #1
 8005924:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
  int i;
  Handle_Packets_Pair_Entry_t Handle_Packets_Pair_Entry[HCI_MAX_PAYLOAD_SIZE/sizeof(Handle_Packets_Pair_Entry_t)];
  for (i = 0; i < rp0->Number_of_Handles; i++) {
 8005928:	2300      	movs	r3, #0
 800592a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800592e:	e02e      	b.n	800598e <hci_number_of_completed_packets_event_process+0x80>
    Handle_Packets_Pair_Entry[i].Connection_Handle = rp0->Handle_Packets_Pair_Entry[i].Connection_Handle;
 8005930:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8005934:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8005938:	009b      	lsls	r3, r3, #2
 800593a:	4413      	add	r3, r2
 800593c:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8005940:	b29a      	uxth	r2, r3
 8005942:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8005946:	009b      	lsls	r3, r3, #2
 8005948:	3398      	adds	r3, #152	; 0x98
 800594a:	443b      	add	r3, r7
 800594c:	f823 2c90 	strh.w	r2, [r3, #-144]
    size += 2;
 8005950:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8005954:	3302      	adds	r3, #2
 8005956:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
    Handle_Packets_Pair_Entry[i].HC_Num_Of_Completed_Packets = rp0->Handle_Packets_Pair_Entry[i].HC_Num_Of_Completed_Packets;
 800595a:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800595e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8005962:	009b      	lsls	r3, r3, #2
 8005964:	4413      	add	r3, r2
 8005966:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 800596a:	b29a      	uxth	r2, r3
 800596c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8005970:	009b      	lsls	r3, r3, #2
 8005972:	3398      	adds	r3, #152	; 0x98
 8005974:	443b      	add	r3, r7
 8005976:	f823 2c8e 	strh.w	r2, [r3, #-142]
    size += 2;
 800597a:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800597e:	3302      	adds	r3, #2
 8005980:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
  for (i = 0; i < rp0->Number_of_Handles; i++) {
 8005984:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8005988:	3301      	adds	r3, #1
 800598a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800598e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005992:	781b      	ldrb	r3, [r3, #0]
 8005994:	461a      	mov	r2, r3
 8005996:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800599a:	4293      	cmp	r3, r2
 800599c:	dbc8      	blt.n	8005930 <hci_number_of_completed_packets_event_process+0x22>
  }
  hci_number_of_completed_packets_event(rp0->Number_of_Handles,
 800599e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80059a2:	781b      	ldrb	r3, [r3, #0]
 80059a4:	f107 0208 	add.w	r2, r7, #8
 80059a8:	4611      	mov	r1, r2
 80059aa:	4618      	mov	r0, r3
 80059ac:	f000 ff71 	bl	8006892 <hci_number_of_completed_packets_event>
                                        Handle_Packets_Pair_Entry);

  return status;
 80059b0:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
}
 80059b4:	4618      	mov	r0, r3
 80059b6:	3798      	adds	r7, #152	; 0x98
 80059b8:	46bd      	mov	sp, r7
 80059ba:	bd80      	pop	{r7, pc}

080059bc <hci_data_buffer_overflow_event_process>:
 *        - 0x01: ACL Buffer Overflow
 * @retval None
 */

tBleStatus hci_data_buffer_overflow_event_process(uint8_t *buffer_in)
{
 80059bc:	b580      	push	{r7, lr}
 80059be:	b084      	sub	sp, #16
 80059c0:	af00      	add	r7, sp, #0
 80059c2:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 80059c4:	2300      	movs	r3, #0
 80059c6:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_data_buffer_overflow_event_rp0 *rp0 = (hci_data_buffer_overflow_event_rp0 *)buffer_in;
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	60bb      	str	r3, [r7, #8]
  hci_data_buffer_overflow_event(rp0->Link_Type);
 80059cc:	68bb      	ldr	r3, [r7, #8]
 80059ce:	781b      	ldrb	r3, [r3, #0]
 80059d0:	4618      	mov	r0, r3
 80059d2:	f000 ff6a 	bl	80068aa <hci_data_buffer_overflow_event>

  return status;
 80059d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80059d8:	4618      	mov	r0, r3
 80059da:	3710      	adds	r7, #16
 80059dc:	46bd      	mov	sp, r7
 80059de:	bd80      	pop	{r7, pc}

080059e0 <hci_encryption_key_refresh_complete_event_process>:
 *        - 0x0000 ... 0x0EFF
 * @retval None
 */

tBleStatus hci_encryption_key_refresh_complete_event_process(uint8_t *buffer_in)
{
 80059e0:	b580      	push	{r7, lr}
 80059e2:	b084      	sub	sp, #16
 80059e4:	af00      	add	r7, sp, #0
 80059e6:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 80059e8:	2300      	movs	r3, #0
 80059ea:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_encryption_key_refresh_complete_event_rp0 *rp0 = (hci_encryption_key_refresh_complete_event_rp0 *)buffer_in;
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	60bb      	str	r3, [r7, #8]
  hci_encryption_key_refresh_complete_event(rp0->Status,
 80059f0:	68bb      	ldr	r3, [r7, #8]
 80059f2:	781a      	ldrb	r2, [r3, #0]
 80059f4:	68bb      	ldr	r3, [r7, #8]
 80059f6:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 80059fa:	b29b      	uxth	r3, r3
 80059fc:	4619      	mov	r1, r3
 80059fe:	4610      	mov	r0, r2
 8005a00:	f000 ff5e 	bl	80068c0 <hci_encryption_key_refresh_complete_event>
                                            rp0->Connection_Handle);

  return status;
 8005a04:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a06:	4618      	mov	r0, r3
 8005a08:	3710      	adds	r7, #16
 8005a0a:	46bd      	mov	sp, r7
 8005a0c:	bd80      	pop	{r7, pc}

08005a0e <aci_blue_initialized_event_process>:
 *        - 0x09: System reset due to ECC error
 * @retval None
 */

tBleStatus aci_blue_initialized_event_process(uint8_t *buffer_in)
{
 8005a0e:	b580      	push	{r7, lr}
 8005a10:	b084      	sub	sp, #16
 8005a12:	af00      	add	r7, sp, #0
 8005a14:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8005a16:	2300      	movs	r3, #0
 8005a18:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_blue_initialized_event_rp0 *rp0 = (aci_blue_initialized_event_rp0 *)buffer_in;
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	60bb      	str	r3, [r7, #8]
  aci_blue_initialized_event(rp0->Reason_Code);
 8005a1e:	68bb      	ldr	r3, [r7, #8]
 8005a20:	781b      	ldrb	r3, [r3, #0]
 8005a22:	4618      	mov	r0, r3
 8005a24:	f001 f9e6 	bl	8006df4 <aci_blue_initialized_event>

  return status;
 8005a28:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a2a:	4618      	mov	r0, r3
 8005a2c:	3710      	adds	r7, #16
 8005a2e:	46bd      	mov	sp, r7
 8005a30:	bd80      	pop	{r7, pc}

08005a32 <aci_blue_events_lost_event_process>:
 *        - 0x0080000000000000: ACI_GAP_KEYPRESS_NOTIFICATION_EVENT
 * @retval None
 */

tBleStatus aci_blue_events_lost_event_process(uint8_t *buffer_in)
{
 8005a32:	b580      	push	{r7, lr}
 8005a34:	b084      	sub	sp, #16
 8005a36:	af00      	add	r7, sp, #0
 8005a38:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8005a3a:	2300      	movs	r3, #0
 8005a3c:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_blue_events_lost_event_rp0 *rp0 = (aci_blue_events_lost_event_rp0 *)buffer_in;
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	60bb      	str	r3, [r7, #8]
  aci_blue_events_lost_event(rp0->Lost_Events);
 8005a42:	68bb      	ldr	r3, [r7, #8]
 8005a44:	4618      	mov	r0, r3
 8005a46:	f001 f9e0 	bl	8006e0a <aci_blue_events_lost_event>

  return status;
 8005a4a:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a4c:	4618      	mov	r0, r3
 8005a4e:	3710      	adds	r7, #16
 8005a50:	46bd      	mov	sp, r7
 8005a52:	bd80      	pop	{r7, pc}

08005a54 <aci_blue_crash_info_event_process>:
 * @param Debug_Data Debug data
 * @retval None
 */

tBleStatus aci_blue_crash_info_event_process(uint8_t *buffer_in)
{
 8005a54:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005a58:	b08d      	sub	sp, #52	; 0x34
 8005a5a:	af08      	add	r7, sp, #32
 8005a5c:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8005a5e:	2300      	movs	r3, #0
 8005a60:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_blue_crash_info_event_rp0 *rp0 = (aci_blue_crash_info_event_rp0 *)buffer_in;
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	60bb      	str	r3, [r7, #8]
  aci_blue_crash_info_event(rp0->Crash_Type,
 8005a66:	68bb      	ldr	r3, [r7, #8]
 8005a68:	f893 c000 	ldrb.w	ip, [r3]
 8005a6c:	68bb      	ldr	r3, [r7, #8]
 8005a6e:	f8d3 e001 	ldr.w	lr, [r3, #1]
 8005a72:	68bb      	ldr	r3, [r7, #8]
 8005a74:	f8d3 8005 	ldr.w	r8, [r3, #5]
 8005a78:	68bb      	ldr	r3, [r7, #8]
 8005a7a:	f8d3 9009 	ldr.w	r9, [r3, #9]
 8005a7e:	68bb      	ldr	r3, [r7, #8]
 8005a80:	f8d3 300d 	ldr.w	r3, [r3, #13]
 8005a84:	603b      	str	r3, [r7, #0]
 8005a86:	68ba      	ldr	r2, [r7, #8]
 8005a88:	f8d2 2011 	ldr.w	r2, [r2, #17]
 8005a8c:	68b9      	ldr	r1, [r7, #8]
 8005a8e:	f8d1 1015 	ldr.w	r1, [r1, #21]
 8005a92:	68b8      	ldr	r0, [r7, #8]
 8005a94:	f8d0 0019 	ldr.w	r0, [r0, #25]
 8005a98:	68bc      	ldr	r4, [r7, #8]
 8005a9a:	f8d4 401d 	ldr.w	r4, [r4, #29]
 8005a9e:	68bd      	ldr	r5, [r7, #8]
 8005aa0:	f8d5 5021 	ldr.w	r5, [r5, #33]	; 0x21
 8005aa4:	68be      	ldr	r6, [r7, #8]
 8005aa6:	f896 6025 	ldrb.w	r6, [r6, #37]	; 0x25
                            rp0->R12,
                            rp0->LR,
                            rp0->PC,
                            rp0->xPSR,
                            rp0->Debug_Data_Length,
                            rp0->Debug_Data);
 8005aaa:	68bb      	ldr	r3, [r7, #8]
 8005aac:	3326      	adds	r3, #38	; 0x26
  aci_blue_crash_info_event(rp0->Crash_Type,
 8005aae:	9307      	str	r3, [sp, #28]
 8005ab0:	9606      	str	r6, [sp, #24]
 8005ab2:	9505      	str	r5, [sp, #20]
 8005ab4:	9404      	str	r4, [sp, #16]
 8005ab6:	9003      	str	r0, [sp, #12]
 8005ab8:	9102      	str	r1, [sp, #8]
 8005aba:	9201      	str	r2, [sp, #4]
 8005abc:	683b      	ldr	r3, [r7, #0]
 8005abe:	9300      	str	r3, [sp, #0]
 8005ac0:	464b      	mov	r3, r9
 8005ac2:	4642      	mov	r2, r8
 8005ac4:	4671      	mov	r1, lr
 8005ac6:	4660      	mov	r0, ip
 8005ac8:	f001 f9a9 	bl	8006e1e <aci_blue_crash_info_event>

  return status;
 8005acc:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ace:	4618      	mov	r0, r3
 8005ad0:	3714      	adds	r7, #20
 8005ad2:	46bd      	mov	sp, r7
 8005ad4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08005ad8 <aci_hal_end_of_radio_activity_event_process>:
 *        time units.
 * @retval None
 */

tBleStatus aci_hal_end_of_radio_activity_event_process(uint8_t *buffer_in)
{
 8005ad8:	b580      	push	{r7, lr}
 8005ada:	b084      	sub	sp, #16
 8005adc:	af00      	add	r7, sp, #0
 8005ade:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8005ae0:	2300      	movs	r3, #0
 8005ae2:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_hal_end_of_radio_activity_event_rp0 *rp0 = (aci_hal_end_of_radio_activity_event_rp0 *)buffer_in;
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	60bb      	str	r3, [r7, #8]
  aci_hal_end_of_radio_activity_event(rp0->Last_State,
 8005ae8:	68bb      	ldr	r3, [r7, #8]
 8005aea:	7818      	ldrb	r0, [r3, #0]
 8005aec:	68bb      	ldr	r3, [r7, #8]
 8005aee:	7859      	ldrb	r1, [r3, #1]
 8005af0:	68bb      	ldr	r3, [r7, #8]
 8005af2:	f8d3 3002 	ldr.w	r3, [r3, #2]
 8005af6:	461a      	mov	r2, r3
 8005af8:	f001 f99f 	bl	8006e3a <aci_hal_end_of_radio_activity_event>
                                      rp0->Next_State,
                                      rp0->Next_State_SysTime);

  return status;
 8005afc:	7bfb      	ldrb	r3, [r7, #15]
}
 8005afe:	4618      	mov	r0, r3
 8005b00:	3710      	adds	r7, #16
 8005b02:	46bd      	mov	sp, r7
 8005b04:	bd80      	pop	{r7, pc}

08005b06 <aci_hal_scan_req_report_event_process>:
 *        peer device
 * @retval None
 */

tBleStatus aci_hal_scan_req_report_event_process(uint8_t *buffer_in)
{
 8005b06:	b580      	push	{r7, lr}
 8005b08:	b084      	sub	sp, #16
 8005b0a:	af00      	add	r7, sp, #0
 8005b0c:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8005b0e:	2300      	movs	r3, #0
 8005b10:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_hal_scan_req_report_event_rp0 *rp0 = (aci_hal_scan_req_report_event_rp0 *)buffer_in;
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	60bb      	str	r3, [r7, #8]
  aci_hal_scan_req_report_event(rp0->RSSI,
 8005b16:	68bb      	ldr	r3, [r7, #8]
 8005b18:	f993 0000 	ldrsb.w	r0, [r3]
 8005b1c:	68bb      	ldr	r3, [r7, #8]
 8005b1e:	7859      	ldrb	r1, [r3, #1]
                                rp0->Peer_Address_Type,
                                rp0->Peer_Address);
 8005b20:	68bb      	ldr	r3, [r7, #8]
 8005b22:	3302      	adds	r3, #2
  aci_hal_scan_req_report_event(rp0->RSSI,
 8005b24:	461a      	mov	r2, r3
 8005b26:	f001 f996 	bl	8006e56 <aci_hal_scan_req_report_event>

  return status;
 8005b2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b2c:	4618      	mov	r0, r3
 8005b2e:	3710      	adds	r7, #16
 8005b30:	46bd      	mov	sp, r7
 8005b32:	bd80      	pop	{r7, pc}

08005b34 <aci_hal_fw_error_event_process>:
 *        the connection handle where the abnormal condition has occurred.
 * @retval None
 */

tBleStatus aci_hal_fw_error_event_process(uint8_t *buffer_in)
{
 8005b34:	b580      	push	{r7, lr}
 8005b36:	b084      	sub	sp, #16
 8005b38:	af00      	add	r7, sp, #0
 8005b3a:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8005b3c:	2300      	movs	r3, #0
 8005b3e:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_hal_fw_error_event_rp0 *rp0 = (aci_hal_fw_error_event_rp0 *)buffer_in;
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	60bb      	str	r3, [r7, #8]
  aci_hal_fw_error_event(rp0->FW_Error_Type,
 8005b44:	68bb      	ldr	r3, [r7, #8]
 8005b46:	7818      	ldrb	r0, [r3, #0]
 8005b48:	68bb      	ldr	r3, [r7, #8]
 8005b4a:	7859      	ldrb	r1, [r3, #1]
                         rp0->Data_Length,
                         rp0->Data);
 8005b4c:	68bb      	ldr	r3, [r7, #8]
 8005b4e:	3302      	adds	r3, #2
  aci_hal_fw_error_event(rp0->FW_Error_Type,
 8005b50:	461a      	mov	r2, r3
 8005b52:	f001 f98e 	bl	8006e72 <aci_hal_fw_error_event>

  return status;
 8005b56:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b58:	4618      	mov	r0, r3
 8005b5a:	3710      	adds	r7, #16
 8005b5c:	46bd      	mov	sp, r7
 8005b5e:	bd80      	pop	{r7, pc}

08005b60 <aci_gap_limited_discoverable_event_process>:
 *        discoverable mode ends due to timeout. The timeout is 180 seconds.
 * @retval None
 */

tBleStatus aci_gap_limited_discoverable_event_process(uint8_t *buffer_in)
{
 8005b60:	b580      	push	{r7, lr}
 8005b62:	b084      	sub	sp, #16
 8005b64:	af00      	add	r7, sp, #0
 8005b66:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8005b68:	2300      	movs	r3, #0
 8005b6a:	73fb      	strb	r3, [r7, #15]
  aci_gap_limited_discoverable_event();
 8005b6c:	f000 ff3e 	bl	80069ec <aci_gap_limited_discoverable_event>

  return status;
 8005b70:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b72:	4618      	mov	r0, r3
 8005b74:	3710      	adds	r7, #16
 8005b76:	46bd      	mov	sp, r7
 8005b78:	bd80      	pop	{r7, pc}

08005b7a <aci_gap_pairing_complete_event_process>:
 *        - 0x0C: SMP_SC_NUMCOMPARISON_FAILED
 * @retval None
 */

tBleStatus aci_gap_pairing_complete_event_process(uint8_t *buffer_in)
{
 8005b7a:	b580      	push	{r7, lr}
 8005b7c:	b084      	sub	sp, #16
 8005b7e:	af00      	add	r7, sp, #0
 8005b80:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8005b82:	2300      	movs	r3, #0
 8005b84:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gap_pairing_complete_event_rp0 *rp0 = (aci_gap_pairing_complete_event_rp0 *)buffer_in;
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	60bb      	str	r3, [r7, #8]
  aci_gap_pairing_complete_event(rp0->Connection_Handle,
 8005b8a:	68bb      	ldr	r3, [r7, #8]
 8005b8c:	881b      	ldrh	r3, [r3, #0]
 8005b8e:	b298      	uxth	r0, r3
 8005b90:	68bb      	ldr	r3, [r7, #8]
 8005b92:	7899      	ldrb	r1, [r3, #2]
 8005b94:	68bb      	ldr	r3, [r7, #8]
 8005b96:	78db      	ldrb	r3, [r3, #3]
 8005b98:	461a      	mov	r2, r3
 8005b9a:	f000 ff2e 	bl	80069fa <aci_gap_pairing_complete_event>
                                 rp0->Status,
                                 rp0->Reason);

  return status;
 8005b9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ba0:	4618      	mov	r0, r3
 8005ba2:	3710      	adds	r7, #16
 8005ba4:	46bd      	mov	sp, r7
 8005ba6:	bd80      	pop	{r7, pc}

08005ba8 <aci_gap_pass_key_req_event_process>:
 *        requested.
 * @retval None
 */

tBleStatus aci_gap_pass_key_req_event_process(uint8_t *buffer_in)
{
 8005ba8:	b580      	push	{r7, lr}
 8005baa:	b084      	sub	sp, #16
 8005bac:	af00      	add	r7, sp, #0
 8005bae:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8005bb0:	2300      	movs	r3, #0
 8005bb2:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gap_pass_key_req_event_rp0 *rp0 = (aci_gap_pass_key_req_event_rp0 *)buffer_in;
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	60bb      	str	r3, [r7, #8]
  aci_gap_pass_key_req_event(rp0->Connection_Handle);
 8005bb8:	68bb      	ldr	r3, [r7, #8]
 8005bba:	881b      	ldrh	r3, [r3, #0]
 8005bbc:	b29b      	uxth	r3, r3
 8005bbe:	4618      	mov	r0, r3
 8005bc0:	f000 ff2a 	bl	8006a18 <aci_gap_pass_key_req_event>

  return status;
 8005bc4:	7bfb      	ldrb	r3, [r7, #15]
}
 8005bc6:	4618      	mov	r0, r3
 8005bc8:	3710      	adds	r7, #16
 8005bca:	46bd      	mov	sp, r7
 8005bcc:	bd80      	pop	{r7, pc}

08005bce <aci_gap_authorization_req_event_process>:
 *        requested.
 * @retval None
 */

tBleStatus aci_gap_authorization_req_event_process(uint8_t *buffer_in)
{
 8005bce:	b580      	push	{r7, lr}
 8005bd0:	b084      	sub	sp, #16
 8005bd2:	af00      	add	r7, sp, #0
 8005bd4:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8005bd6:	2300      	movs	r3, #0
 8005bd8:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gap_authorization_req_event_rp0 *rp0 = (aci_gap_authorization_req_event_rp0 *)buffer_in;
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	60bb      	str	r3, [r7, #8]
  aci_gap_authorization_req_event(rp0->Connection_Handle);
 8005bde:	68bb      	ldr	r3, [r7, #8]
 8005be0:	881b      	ldrh	r3, [r3, #0]
 8005be2:	b29b      	uxth	r3, r3
 8005be4:	4618      	mov	r0, r3
 8005be6:	f000 ff22 	bl	8006a2e <aci_gap_authorization_req_event>

  return status;
 8005bea:	7bfb      	ldrb	r3, [r7, #15]
}
 8005bec:	4618      	mov	r0, r3
 8005bee:	3710      	adds	r7, #16
 8005bf0:	46bd      	mov	sp, r7
 8005bf2:	bd80      	pop	{r7, pc}

08005bf4 <aci_gap_slave_security_initiated_event_process>:
 *        successfully sent to the master.
 * @retval None
 */

tBleStatus aci_gap_slave_security_initiated_event_process(uint8_t *buffer_in)
{
 8005bf4:	b580      	push	{r7, lr}
 8005bf6:	b084      	sub	sp, #16
 8005bf8:	af00      	add	r7, sp, #0
 8005bfa:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8005bfc:	2300      	movs	r3, #0
 8005bfe:	73fb      	strb	r3, [r7, #15]
  aci_gap_slave_security_initiated_event();
 8005c00:	f000 ff20 	bl	8006a44 <aci_gap_slave_security_initiated_event>

  return status;
 8005c04:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c06:	4618      	mov	r0, r3
 8005c08:	3710      	adds	r7, #16
 8005c0a:	46bd      	mov	sp, r7
 8005c0c:	bd80      	pop	{r7, pc}

08005c0e <aci_gap_bond_lost_event_process>:
 *        force_rebond set to 1.
 * @retval None
 */

tBleStatus aci_gap_bond_lost_event_process(uint8_t *buffer_in)
{
 8005c0e:	b580      	push	{r7, lr}
 8005c10:	b084      	sub	sp, #16
 8005c12:	af00      	add	r7, sp, #0
 8005c14:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8005c16:	2300      	movs	r3, #0
 8005c18:	73fb      	strb	r3, [r7, #15]
  aci_gap_bond_lost_event();
 8005c1a:	f000 ff1a 	bl	8006a52 <aci_gap_bond_lost_event>

  return status;
 8005c1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c20:	4618      	mov	r0, r3
 8005c22:	3710      	adds	r7, #16
 8005c24:	46bd      	mov	sp, r7
 8005c26:	bd80      	pop	{r7, pc}

08005c28 <aci_gap_proc_complete_event_process>:
 *        of the peer device if the procedure completed successfully.
 * @retval None
 */

tBleStatus aci_gap_proc_complete_event_process(uint8_t *buffer_in)
{
 8005c28:	b580      	push	{r7, lr}
 8005c2a:	b084      	sub	sp, #16
 8005c2c:	af00      	add	r7, sp, #0
 8005c2e:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8005c30:	2300      	movs	r3, #0
 8005c32:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gap_proc_complete_event_rp0 *rp0 = (aci_gap_proc_complete_event_rp0 *)buffer_in;
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	60bb      	str	r3, [r7, #8]
  aci_gap_proc_complete_event(rp0->Procedure_Code,
 8005c38:	68bb      	ldr	r3, [r7, #8]
 8005c3a:	7818      	ldrb	r0, [r3, #0]
 8005c3c:	68bb      	ldr	r3, [r7, #8]
 8005c3e:	7859      	ldrb	r1, [r3, #1]
 8005c40:	68bb      	ldr	r3, [r7, #8]
 8005c42:	789a      	ldrb	r2, [r3, #2]
                              rp0->Status,
                              rp0->Data_Length,
                              rp0->Data);
 8005c44:	68bb      	ldr	r3, [r7, #8]
 8005c46:	3303      	adds	r3, #3
  aci_gap_proc_complete_event(rp0->Procedure_Code,
 8005c48:	f000 ff0a 	bl	8006a60 <aci_gap_proc_complete_event>

  return status;
 8005c4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c4e:	4618      	mov	r0, r3
 8005c50:	3710      	adds	r7, #16
 8005c52:	46bd      	mov	sp, r7
 8005c54:	bd80      	pop	{r7, pc}

08005c56 <aci_gap_addr_not_resolved_event_process>:
 *        could not be resolved with any of the stored IRK's.
 * @retval None
 */

tBleStatus aci_gap_addr_not_resolved_event_process(uint8_t *buffer_in)
{
 8005c56:	b580      	push	{r7, lr}
 8005c58:	b084      	sub	sp, #16
 8005c5a:	af00      	add	r7, sp, #0
 8005c5c:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8005c5e:	2300      	movs	r3, #0
 8005c60:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gap_addr_not_resolved_event_rp0 *rp0 = (aci_gap_addr_not_resolved_event_rp0 *)buffer_in;
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	60bb      	str	r3, [r7, #8]
  aci_gap_addr_not_resolved_event(rp0->Connection_Handle);
 8005c66:	68bb      	ldr	r3, [r7, #8]
 8005c68:	881b      	ldrh	r3, [r3, #0]
 8005c6a:	b29b      	uxth	r3, r3
 8005c6c:	4618      	mov	r0, r3
 8005c6e:	f000 ff07 	bl	8006a80 <aci_gap_addr_not_resolved_event>

  return status;
 8005c72:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c74:	4618      	mov	r0, r3
 8005c76:	3710      	adds	r7, #16
 8005c78:	46bd      	mov	sp, r7
 8005c7a:	bd80      	pop	{r7, pc}

08005c7c <aci_gap_numeric_comparison_value_event_process>:
 * @param Numeric_Value
 * @retval None
 */

tBleStatus aci_gap_numeric_comparison_value_event_process(uint8_t *buffer_in)
{
 8005c7c:	b580      	push	{r7, lr}
 8005c7e:	b084      	sub	sp, #16
 8005c80:	af00      	add	r7, sp, #0
 8005c82:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8005c84:	2300      	movs	r3, #0
 8005c86:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gap_numeric_comparison_value_event_rp0 *rp0 = (aci_gap_numeric_comparison_value_event_rp0 *)buffer_in;
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	60bb      	str	r3, [r7, #8]
  aci_gap_numeric_comparison_value_event(rp0->Connection_Handle,
 8005c8c:	68bb      	ldr	r3, [r7, #8]
 8005c8e:	881b      	ldrh	r3, [r3, #0]
 8005c90:	b29a      	uxth	r2, r3
 8005c92:	68bb      	ldr	r3, [r7, #8]
 8005c94:	f8d3 3002 	ldr.w	r3, [r3, #2]
 8005c98:	4619      	mov	r1, r3
 8005c9a:	4610      	mov	r0, r2
 8005c9c:	f000 fefb 	bl	8006a96 <aci_gap_numeric_comparison_value_event>
                                         rp0->Numeric_Value);

  return status;
 8005ca0:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ca2:	4618      	mov	r0, r3
 8005ca4:	3710      	adds	r7, #16
 8005ca6:	46bd      	mov	sp, r7
 8005ca8:	bd80      	pop	{r7, pc}

08005caa <aci_gap_keypress_notification_event_process>:
 *        - 0x04: PASSKEY_ENTRY_COMPLETED
 * @retval None
 */

tBleStatus aci_gap_keypress_notification_event_process(uint8_t *buffer_in)
{
 8005caa:	b580      	push	{r7, lr}
 8005cac:	b084      	sub	sp, #16
 8005cae:	af00      	add	r7, sp, #0
 8005cb0:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8005cb2:	2300      	movs	r3, #0
 8005cb4:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gap_keypress_notification_event_rp0 *rp0 = (aci_gap_keypress_notification_event_rp0 *)buffer_in;
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	60bb      	str	r3, [r7, #8]
  aci_gap_keypress_notification_event(rp0->Connection_Handle,
 8005cba:	68bb      	ldr	r3, [r7, #8]
 8005cbc:	881b      	ldrh	r3, [r3, #0]
 8005cbe:	b29a      	uxth	r2, r3
 8005cc0:	68bb      	ldr	r3, [r7, #8]
 8005cc2:	789b      	ldrb	r3, [r3, #2]
 8005cc4:	4619      	mov	r1, r3
 8005cc6:	4610      	mov	r0, r2
 8005cc8:	f000 fef1 	bl	8006aae <aci_gap_keypress_notification_event>
                                      rp0->Notification_Type);

  return status;
 8005ccc:	7bfb      	ldrb	r3, [r7, #15]
}
 8005cce:	4618      	mov	r0, r3
 8005cd0:	3710      	adds	r7, #16
 8005cd2:	46bd      	mov	sp, r7
 8005cd4:	bd80      	pop	{r7, pc}

08005cd6 <aci_l2cap_connection_update_resp_event_process>:
 * @param Result
 * @retval None
 */

tBleStatus aci_l2cap_connection_update_resp_event_process(uint8_t *buffer_in)
{
 8005cd6:	b580      	push	{r7, lr}
 8005cd8:	b084      	sub	sp, #16
 8005cda:	af00      	add	r7, sp, #0
 8005cdc:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8005cde:	2300      	movs	r3, #0
 8005ce0:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_l2cap_connection_update_resp_event_rp0 *rp0 = (aci_l2cap_connection_update_resp_event_rp0 *)buffer_in;
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	60bb      	str	r3, [r7, #8]
  aci_l2cap_connection_update_resp_event(rp0->Connection_Handle,
 8005ce6:	68bb      	ldr	r3, [r7, #8]
 8005ce8:	881b      	ldrh	r3, [r3, #0]
 8005cea:	b29a      	uxth	r2, r3
 8005cec:	68bb      	ldr	r3, [r7, #8]
 8005cee:	885b      	ldrh	r3, [r3, #2]
 8005cf0:	b29b      	uxth	r3, r3
 8005cf2:	4619      	mov	r1, r3
 8005cf4:	4610      	mov	r0, r2
 8005cf6:	f001 f839 	bl	8006d6c <aci_l2cap_connection_update_resp_event>
                                         rp0->Result);

  return status;
 8005cfa:	7bfb      	ldrb	r3, [r7, #15]
}
 8005cfc:	4618      	mov	r0, r3
 8005cfe:	3710      	adds	r7, #16
 8005d00:	46bd      	mov	sp, r7
 8005d02:	bd80      	pop	{r7, pc}

08005d04 <aci_l2cap_proc_timeout_event_process>:
 * @param Data
 * @retval None
 */

tBleStatus aci_l2cap_proc_timeout_event_process(uint8_t *buffer_in)
{
 8005d04:	b580      	push	{r7, lr}
 8005d06:	b084      	sub	sp, #16
 8005d08:	af00      	add	r7, sp, #0
 8005d0a:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8005d0c:	2300      	movs	r3, #0
 8005d0e:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_l2cap_proc_timeout_event_rp0 *rp0 = (aci_l2cap_proc_timeout_event_rp0 *)buffer_in;
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	60bb      	str	r3, [r7, #8]
  aci_l2cap_proc_timeout_event(rp0->Connection_Handle,
 8005d14:	68bb      	ldr	r3, [r7, #8]
 8005d16:	881b      	ldrh	r3, [r3, #0]
 8005d18:	b298      	uxth	r0, r3
 8005d1a:	68bb      	ldr	r3, [r7, #8]
 8005d1c:	7899      	ldrb	r1, [r3, #2]
                               rp0->Data_Length,
                               rp0->Data);
 8005d1e:	68bb      	ldr	r3, [r7, #8]
 8005d20:	3303      	adds	r3, #3
  aci_l2cap_proc_timeout_event(rp0->Connection_Handle,
 8005d22:	461a      	mov	r2, r3
 8005d24:	f001 f830 	bl	8006d88 <aci_l2cap_proc_timeout_event>

  return status;
 8005d28:	7bfb      	ldrb	r3, [r7, #15]
}
 8005d2a:	4618      	mov	r0, r3
 8005d2c:	3710      	adds	r7, #16
 8005d2e:	46bd      	mov	sp, r7
 8005d30:	bd80      	pop	{r7, pc}

08005d32 <aci_l2cap_connection_update_req_event_process>:
 *        - 10 (100 ms)  ... 3200 (32000 ms) 
 * @retval None
 */

tBleStatus aci_l2cap_connection_update_req_event_process(uint8_t *buffer_in)
{
 8005d32:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005d34:	b089      	sub	sp, #36	; 0x24
 8005d36:	af04      	add	r7, sp, #16
 8005d38:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8005d3a:	2300      	movs	r3, #0
 8005d3c:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_l2cap_connection_update_req_event_rp0 *rp0 = (aci_l2cap_connection_update_req_event_rp0 *)buffer_in;
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	60bb      	str	r3, [r7, #8]
  aci_l2cap_connection_update_req_event(rp0->Connection_Handle,
 8005d42:	68bb      	ldr	r3, [r7, #8]
 8005d44:	881b      	ldrh	r3, [r3, #0]
 8005d46:	b298      	uxth	r0, r3
 8005d48:	68bb      	ldr	r3, [r7, #8]
 8005d4a:	789c      	ldrb	r4, [r3, #2]
 8005d4c:	68bb      	ldr	r3, [r7, #8]
 8005d4e:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 8005d52:	b29d      	uxth	r5, r3
 8005d54:	68bb      	ldr	r3, [r7, #8]
 8005d56:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 8005d5a:	b29e      	uxth	r6, r3
 8005d5c:	68bb      	ldr	r3, [r7, #8]
 8005d5e:	f8b3 3007 	ldrh.w	r3, [r3, #7]
 8005d62:	b29b      	uxth	r3, r3
 8005d64:	68ba      	ldr	r2, [r7, #8]
 8005d66:	f8b2 2009 	ldrh.w	r2, [r2, #9]
 8005d6a:	b292      	uxth	r2, r2
 8005d6c:	68b9      	ldr	r1, [r7, #8]
 8005d6e:	f8b1 100b 	ldrh.w	r1, [r1, #11]
 8005d72:	b289      	uxth	r1, r1
 8005d74:	9102      	str	r1, [sp, #8]
 8005d76:	9201      	str	r2, [sp, #4]
 8005d78:	9300      	str	r3, [sp, #0]
 8005d7a:	4633      	mov	r3, r6
 8005d7c:	462a      	mov	r2, r5
 8005d7e:	4621      	mov	r1, r4
 8005d80:	f001 f810 	bl	8006da4 <aci_l2cap_connection_update_req_event>
                                        rp0->Interval_Min,
                                        rp0->Interval_Max,
                                        rp0->Slave_Latency,
                                        rp0->Timeout_Multiplier);

  return status;
 8005d84:	7bfb      	ldrb	r3, [r7, #15]
}
 8005d86:	4618      	mov	r0, r3
 8005d88:	3714      	adds	r7, #20
 8005d8a:	46bd      	mov	sp, r7
 8005d8c:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005d8e <aci_l2cap_command_reject_event_process>:
 * @param Data Data field associated with Reason
 * @retval None
 */

tBleStatus aci_l2cap_command_reject_event_process(uint8_t *buffer_in)
{
 8005d8e:	b590      	push	{r4, r7, lr}
 8005d90:	b087      	sub	sp, #28
 8005d92:	af02      	add	r7, sp, #8
 8005d94:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8005d96:	2300      	movs	r3, #0
 8005d98:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_l2cap_command_reject_event_rp0 *rp0 = (aci_l2cap_command_reject_event_rp0 *)buffer_in;
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	60bb      	str	r3, [r7, #8]
  aci_l2cap_command_reject_event(rp0->Connection_Handle,
 8005d9e:	68bb      	ldr	r3, [r7, #8]
 8005da0:	881b      	ldrh	r3, [r3, #0]
 8005da2:	b298      	uxth	r0, r3
 8005da4:	68bb      	ldr	r3, [r7, #8]
 8005da6:	7899      	ldrb	r1, [r3, #2]
 8005da8:	68bb      	ldr	r3, [r7, #8]
 8005daa:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 8005dae:	b29a      	uxth	r2, r3
 8005db0:	68bb      	ldr	r3, [r7, #8]
 8005db2:	795c      	ldrb	r4, [r3, #5]
                                 rp0->Identifier,
                                 rp0->Reason,
                                 rp0->Data_Length,
                                 rp0->Data);
 8005db4:	68bb      	ldr	r3, [r7, #8]
 8005db6:	3306      	adds	r3, #6
  aci_l2cap_command_reject_event(rp0->Connection_Handle,
 8005db8:	9300      	str	r3, [sp, #0]
 8005dba:	4623      	mov	r3, r4
 8005dbc:	f001 f806 	bl	8006dcc <aci_l2cap_command_reject_event>

  return status;
 8005dc0:	7bfb      	ldrb	r3, [r7, #15]
}
 8005dc2:	4618      	mov	r0, r3
 8005dc4:	3714      	adds	r7, #20
 8005dc6:	46bd      	mov	sp, r7
 8005dc8:	bd90      	pop	{r4, r7, pc}

08005dca <aci_gatt_attribute_modified_event_process>:
 * @param Attr_Data The modified value
 * @retval None
 */

tBleStatus aci_gatt_attribute_modified_event_process(uint8_t *buffer_in)
{
 8005dca:	b590      	push	{r4, r7, lr}
 8005dcc:	b087      	sub	sp, #28
 8005dce:	af02      	add	r7, sp, #8
 8005dd0:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8005dd2:	2300      	movs	r3, #0
 8005dd4:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gatt_attribute_modified_event_rp0 *rp0 = (aci_gatt_attribute_modified_event_rp0 *)buffer_in;
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	60bb      	str	r3, [r7, #8]
  aci_gatt_attribute_modified_event(rp0->Connection_Handle,
 8005dda:	68bb      	ldr	r3, [r7, #8]
 8005ddc:	881b      	ldrh	r3, [r3, #0]
 8005dde:	b298      	uxth	r0, r3
 8005de0:	68bb      	ldr	r3, [r7, #8]
 8005de2:	885b      	ldrh	r3, [r3, #2]
 8005de4:	b299      	uxth	r1, r3
 8005de6:	68bb      	ldr	r3, [r7, #8]
 8005de8:	889b      	ldrh	r3, [r3, #4]
 8005dea:	b29a      	uxth	r2, r3
 8005dec:	68bb      	ldr	r3, [r7, #8]
 8005dee:	88db      	ldrh	r3, [r3, #6]
 8005df0:	b29c      	uxth	r4, r3
                                    rp0->Attr_Handle,
                                    rp0->Offset,
                                    rp0->Attr_Data_Length,
                                    rp0->Attr_Data);
 8005df2:	68bb      	ldr	r3, [r7, #8]
 8005df4:	3308      	adds	r3, #8
  aci_gatt_attribute_modified_event(rp0->Connection_Handle,
 8005df6:	9300      	str	r3, [sp, #0]
 8005df8:	4623      	mov	r3, r4
 8005dfa:	f000 fe66 	bl	8006aca <aci_gatt_attribute_modified_event>

  return status;
 8005dfe:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e00:	4618      	mov	r0, r3
 8005e02:	3714      	adds	r7, #20
 8005e04:	46bd      	mov	sp, r7
 8005e06:	bd90      	pop	{r4, r7, pc}

08005e08 <aci_gatt_proc_timeout_event_process>:
 *        timed out
 * @retval None
 */

tBleStatus aci_gatt_proc_timeout_event_process(uint8_t *buffer_in)
{
 8005e08:	b580      	push	{r7, lr}
 8005e0a:	b084      	sub	sp, #16
 8005e0c:	af00      	add	r7, sp, #0
 8005e0e:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8005e10:	2300      	movs	r3, #0
 8005e12:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gatt_proc_timeout_event_rp0 *rp0 = (aci_gatt_proc_timeout_event_rp0 *)buffer_in;
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	60bb      	str	r3, [r7, #8]
  aci_gatt_proc_timeout_event(rp0->Connection_Handle);
 8005e18:	68bb      	ldr	r3, [r7, #8]
 8005e1a:	881b      	ldrh	r3, [r3, #0]
 8005e1c:	b29b      	uxth	r3, r3
 8005e1e:	4618      	mov	r0, r3
 8005e20:	f000 fe67 	bl	8006af2 <aci_gatt_proc_timeout_event>

  return status;
 8005e24:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e26:	4618      	mov	r0, r3
 8005e28:	3710      	adds	r7, #16
 8005e2a:	46bd      	mov	sp, r7
 8005e2c:	bd80      	pop	{r7, pc}

08005e2e <aci_att_exchange_mtu_resp_event_process>:
 * @param Server_RX_MTU ATT_MTU value agreed between server and client
 * @retval None
 */

tBleStatus aci_att_exchange_mtu_resp_event_process(uint8_t *buffer_in)
{
 8005e2e:	b580      	push	{r7, lr}
 8005e30:	b084      	sub	sp, #16
 8005e32:	af00      	add	r7, sp, #0
 8005e34:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8005e36:	2300      	movs	r3, #0
 8005e38:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_att_exchange_mtu_resp_event_rp0 *rp0 = (aci_att_exchange_mtu_resp_event_rp0 *)buffer_in;
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	60bb      	str	r3, [r7, #8]
  aci_att_exchange_mtu_resp_event(rp0->Connection_Handle,
 8005e3e:	68bb      	ldr	r3, [r7, #8]
 8005e40:	881b      	ldrh	r3, [r3, #0]
 8005e42:	b29a      	uxth	r2, r3
 8005e44:	68bb      	ldr	r3, [r7, #8]
 8005e46:	885b      	ldrh	r3, [r3, #2]
 8005e48:	b29b      	uxth	r3, r3
 8005e4a:	4619      	mov	r1, r3
 8005e4c:	4610      	mov	r0, r2
 8005e4e:	f000 fe5b 	bl	8006b08 <aci_att_exchange_mtu_resp_event>
                                  rp0->Server_RX_MTU);

  return status;
 8005e52:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e54:	4618      	mov	r0, r3
 8005e56:	3710      	adds	r7, #16
 8005e58:	46bd      	mov	sp, r7
 8005e5a:	bd80      	pop	{r7, pc}

08005e5c <aci_att_find_info_resp_event_process>:
 *        pair is:[2 octets for handle, 16 octets for UUIDs]
 * @retval None
 */

tBleStatus aci_att_find_info_resp_event_process(uint8_t *buffer_in)
{
 8005e5c:	b580      	push	{r7, lr}
 8005e5e:	b084      	sub	sp, #16
 8005e60:	af00      	add	r7, sp, #0
 8005e62:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8005e64:	2300      	movs	r3, #0
 8005e66:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_att_find_info_resp_event_rp0 *rp0 = (aci_att_find_info_resp_event_rp0 *)buffer_in;
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	60bb      	str	r3, [r7, #8]
  aci_att_find_info_resp_event(rp0->Connection_Handle,
 8005e6c:	68bb      	ldr	r3, [r7, #8]
 8005e6e:	881b      	ldrh	r3, [r3, #0]
 8005e70:	b298      	uxth	r0, r3
 8005e72:	68bb      	ldr	r3, [r7, #8]
 8005e74:	7899      	ldrb	r1, [r3, #2]
 8005e76:	68bb      	ldr	r3, [r7, #8]
 8005e78:	78da      	ldrb	r2, [r3, #3]
                               rp0->Format,
                               rp0->Event_Data_Length,
                               rp0->Handle_UUID_Pair);
 8005e7a:	68bb      	ldr	r3, [r7, #8]
 8005e7c:	3304      	adds	r3, #4
  aci_att_find_info_resp_event(rp0->Connection_Handle,
 8005e7e:	f000 fe51 	bl	8006b24 <aci_att_find_info_resp_event>

  return status;
 8005e82:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e84:	4618      	mov	r0, r3
 8005e86:	3710      	adds	r7, #16
 8005e88:	46bd      	mov	sp, r7
 8005e8a:	bd80      	pop	{r7, pc}

08005e8c <aci_att_find_by_type_value_resp_event_process>:
 * @param Attribute_Group_Handle_Pair See @ref Attribute_Group_Handle_Pair_t
 * @retval None
 */

tBleStatus aci_att_find_by_type_value_resp_event_process(uint8_t *buffer_in)
{
 8005e8c:	b580      	push	{r7, lr}
 8005e8e:	b0a6      	sub	sp, #152	; 0x98
 8005e90:	af00      	add	r7, sp, #0
 8005e92:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8005e94:	2300      	movs	r3, #0
 8005e96:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
  /* Input params */
  aci_att_find_by_type_value_resp_event_rp0 *rp0 = (aci_att_find_by_type_value_resp_event_rp0 *)buffer_in;
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  uint8_t size = 3;
 8005ea0:	2303      	movs	r3, #3
 8005ea2:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
  int i;
  Attribute_Group_Handle_Pair_t Attribute_Group_Handle_Pair[HCI_MAX_PAYLOAD_SIZE/sizeof(Attribute_Group_Handle_Pair_t)];
  for (i = 0; i < rp0->Num_of_Handle_Pair; i++) {
 8005ea6:	2300      	movs	r3, #0
 8005ea8:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8005eac:	e02e      	b.n	8005f0c <aci_att_find_by_type_value_resp_event_process+0x80>
    Attribute_Group_Handle_Pair[i].Found_Attribute_Handle = rp0->Attribute_Group_Handle_Pair[i].Found_Attribute_Handle;
 8005eae:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8005eb2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8005eb6:	009b      	lsls	r3, r3, #2
 8005eb8:	4413      	add	r3, r2
 8005eba:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 8005ebe:	b29a      	uxth	r2, r3
 8005ec0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8005ec4:	009b      	lsls	r3, r3, #2
 8005ec6:	3398      	adds	r3, #152	; 0x98
 8005ec8:	443b      	add	r3, r7
 8005eca:	f823 2c90 	strh.w	r2, [r3, #-144]
    size += 2;
 8005ece:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8005ed2:	3302      	adds	r3, #2
 8005ed4:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
    Attribute_Group_Handle_Pair[i].Group_End_Handle = rp0->Attribute_Group_Handle_Pair[i].Group_End_Handle;
 8005ed8:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8005edc:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8005ee0:	009b      	lsls	r3, r3, #2
 8005ee2:	4413      	add	r3, r2
 8005ee4:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 8005ee8:	b29a      	uxth	r2, r3
 8005eea:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8005eee:	009b      	lsls	r3, r3, #2
 8005ef0:	3398      	adds	r3, #152	; 0x98
 8005ef2:	443b      	add	r3, r7
 8005ef4:	f823 2c8e 	strh.w	r2, [r3, #-142]
    size += 2;
 8005ef8:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8005efc:	3302      	adds	r3, #2
 8005efe:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
  for (i = 0; i < rp0->Num_of_Handle_Pair; i++) {
 8005f02:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8005f06:	3301      	adds	r3, #1
 8005f08:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8005f0c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005f10:	789b      	ldrb	r3, [r3, #2]
 8005f12:	461a      	mov	r2, r3
 8005f14:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8005f18:	4293      	cmp	r3, r2
 8005f1a:	dbc8      	blt.n	8005eae <aci_att_find_by_type_value_resp_event_process+0x22>
  }
  aci_att_find_by_type_value_resp_event(rp0->Connection_Handle,
 8005f1c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005f20:	881b      	ldrh	r3, [r3, #0]
 8005f22:	b298      	uxth	r0, r3
 8005f24:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005f28:	789b      	ldrb	r3, [r3, #2]
 8005f2a:	f107 0208 	add.w	r2, r7, #8
 8005f2e:	4619      	mov	r1, r3
 8005f30:	f000 fe08 	bl	8006b44 <aci_att_find_by_type_value_resp_event>
                                        rp0->Num_of_Handle_Pair,
                                        Attribute_Group_Handle_Pair);

  return status;
 8005f34:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
}
 8005f38:	4618      	mov	r0, r3
 8005f3a:	3798      	adds	r7, #152	; 0x98
 8005f3c:	46bd      	mov	sp, r7
 8005f3e:	bd80      	pop	{r7, pc}

08005f40 <aci_att_read_by_type_resp_event_process>:
 *        Value]
 * @retval None
 */

tBleStatus aci_att_read_by_type_resp_event_process(uint8_t *buffer_in)
{
 8005f40:	b580      	push	{r7, lr}
 8005f42:	b084      	sub	sp, #16
 8005f44:	af00      	add	r7, sp, #0
 8005f46:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8005f48:	2300      	movs	r3, #0
 8005f4a:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_att_read_by_type_resp_event_rp0 *rp0 = (aci_att_read_by_type_resp_event_rp0 *)buffer_in;
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	60bb      	str	r3, [r7, #8]
  aci_att_read_by_type_resp_event(rp0->Connection_Handle,
 8005f50:	68bb      	ldr	r3, [r7, #8]
 8005f52:	881b      	ldrh	r3, [r3, #0]
 8005f54:	b298      	uxth	r0, r3
 8005f56:	68bb      	ldr	r3, [r7, #8]
 8005f58:	7899      	ldrb	r1, [r3, #2]
 8005f5a:	68bb      	ldr	r3, [r7, #8]
 8005f5c:	78da      	ldrb	r2, [r3, #3]
                                  rp0->Handle_Value_Pair_Length,
                                  rp0->Data_Length,
                                  rp0->Handle_Value_Pair_Data);
 8005f5e:	68bb      	ldr	r3, [r7, #8]
 8005f60:	3304      	adds	r3, #4
  aci_att_read_by_type_resp_event(rp0->Connection_Handle,
 8005f62:	f000 fdfd 	bl	8006b60 <aci_att_read_by_type_resp_event>

  return status;
 8005f66:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f68:	4618      	mov	r0, r3
 8005f6a:	3710      	adds	r7, #16
 8005f6c:	46bd      	mov	sp, r7
 8005f6e:	bd80      	pop	{r7, pc}

08005f70 <aci_att_read_resp_event_process>:
 * @param Attribute_Value The value of the attribute.
 * @retval None
 */

tBleStatus aci_att_read_resp_event_process(uint8_t *buffer_in)
{
 8005f70:	b580      	push	{r7, lr}
 8005f72:	b084      	sub	sp, #16
 8005f74:	af00      	add	r7, sp, #0
 8005f76:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8005f78:	2300      	movs	r3, #0
 8005f7a:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_att_read_resp_event_rp0 *rp0 = (aci_att_read_resp_event_rp0 *)buffer_in;
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	60bb      	str	r3, [r7, #8]
  aci_att_read_resp_event(rp0->Connection_Handle,
 8005f80:	68bb      	ldr	r3, [r7, #8]
 8005f82:	881b      	ldrh	r3, [r3, #0]
 8005f84:	b298      	uxth	r0, r3
 8005f86:	68bb      	ldr	r3, [r7, #8]
 8005f88:	7899      	ldrb	r1, [r3, #2]
                          rp0->Event_Data_Length,
                          rp0->Attribute_Value);
 8005f8a:	68bb      	ldr	r3, [r7, #8]
 8005f8c:	3303      	adds	r3, #3
  aci_att_read_resp_event(rp0->Connection_Handle,
 8005f8e:	461a      	mov	r2, r3
 8005f90:	f000 fdf6 	bl	8006b80 <aci_att_read_resp_event>

  return status;
 8005f94:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f96:	4618      	mov	r0, r3
 8005f98:	3710      	adds	r7, #16
 8005f9a:	46bd      	mov	sp, r7
 8005f9c:	bd80      	pop	{r7, pc}

08005f9e <aci_att_read_blob_resp_event_process>:
 * @param Attribute_Value Part of the attribute value.
 * @retval None
 */

tBleStatus aci_att_read_blob_resp_event_process(uint8_t *buffer_in)
{
 8005f9e:	b580      	push	{r7, lr}
 8005fa0:	b084      	sub	sp, #16
 8005fa2:	af00      	add	r7, sp, #0
 8005fa4:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8005fa6:	2300      	movs	r3, #0
 8005fa8:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_att_read_blob_resp_event_rp0 *rp0 = (aci_att_read_blob_resp_event_rp0 *)buffer_in;
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	60bb      	str	r3, [r7, #8]
  aci_att_read_blob_resp_event(rp0->Connection_Handle,
 8005fae:	68bb      	ldr	r3, [r7, #8]
 8005fb0:	881b      	ldrh	r3, [r3, #0]
 8005fb2:	b298      	uxth	r0, r3
 8005fb4:	68bb      	ldr	r3, [r7, #8]
 8005fb6:	7899      	ldrb	r1, [r3, #2]
                               rp0->Event_Data_Length,
                               rp0->Attribute_Value);
 8005fb8:	68bb      	ldr	r3, [r7, #8]
 8005fba:	3303      	adds	r3, #3
  aci_att_read_blob_resp_event(rp0->Connection_Handle,
 8005fbc:	461a      	mov	r2, r3
 8005fbe:	f000 fded 	bl	8006b9c <aci_att_read_blob_resp_event>

  return status;
 8005fc2:	7bfb      	ldrb	r3, [r7, #15]
}
 8005fc4:	4618      	mov	r0, r3
 8005fc6:	3710      	adds	r7, #16
 8005fc8:	46bd      	mov	sp, r7
 8005fca:	bd80      	pop	{r7, pc}

08005fcc <aci_att_read_multiple_resp_event_process>:
 *        the order that they were requested.
 * @retval None
 */

tBleStatus aci_att_read_multiple_resp_event_process(uint8_t *buffer_in)
{
 8005fcc:	b580      	push	{r7, lr}
 8005fce:	b084      	sub	sp, #16
 8005fd0:	af00      	add	r7, sp, #0
 8005fd2:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8005fd4:	2300      	movs	r3, #0
 8005fd6:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_att_read_multiple_resp_event_rp0 *rp0 = (aci_att_read_multiple_resp_event_rp0 *)buffer_in;
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	60bb      	str	r3, [r7, #8]
  aci_att_read_multiple_resp_event(rp0->Connection_Handle,
 8005fdc:	68bb      	ldr	r3, [r7, #8]
 8005fde:	881b      	ldrh	r3, [r3, #0]
 8005fe0:	b298      	uxth	r0, r3
 8005fe2:	68bb      	ldr	r3, [r7, #8]
 8005fe4:	7899      	ldrb	r1, [r3, #2]
                                   rp0->Event_Data_Length,
                                   rp0->Set_Of_Values);
 8005fe6:	68bb      	ldr	r3, [r7, #8]
 8005fe8:	3303      	adds	r3, #3
  aci_att_read_multiple_resp_event(rp0->Connection_Handle,
 8005fea:	461a      	mov	r2, r3
 8005fec:	f000 fde4 	bl	8006bb8 <aci_att_read_multiple_resp_event>

  return status;
 8005ff0:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ff2:	4618      	mov	r0, r3
 8005ff4:	3710      	adds	r7, #16
 8005ff6:	46bd      	mov	sp, r7
 8005ff8:	bd80      	pop	{r7, pc}

08005ffa <aci_att_read_by_group_type_resp_event_process>:
 *        Handle, (Attribute_Data_Length - 4 octets) for Attribute Value]
 * @retval None
 */

tBleStatus aci_att_read_by_group_type_resp_event_process(uint8_t *buffer_in)
{
 8005ffa:	b580      	push	{r7, lr}
 8005ffc:	b084      	sub	sp, #16
 8005ffe:	af00      	add	r7, sp, #0
 8006000:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006002:	2300      	movs	r3, #0
 8006004:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_att_read_by_group_type_resp_event_rp0 *rp0 = (aci_att_read_by_group_type_resp_event_rp0 *)buffer_in;
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	60bb      	str	r3, [r7, #8]
  aci_att_read_by_group_type_resp_event(rp0->Connection_Handle,
 800600a:	68bb      	ldr	r3, [r7, #8]
 800600c:	881b      	ldrh	r3, [r3, #0]
 800600e:	b298      	uxth	r0, r3
 8006010:	68bb      	ldr	r3, [r7, #8]
 8006012:	7899      	ldrb	r1, [r3, #2]
 8006014:	68bb      	ldr	r3, [r7, #8]
 8006016:	78da      	ldrb	r2, [r3, #3]
                                        rp0->Attribute_Data_Length,
                                        rp0->Data_Length,
                                        rp0->Attribute_Data_List);
 8006018:	68bb      	ldr	r3, [r7, #8]
 800601a:	3304      	adds	r3, #4
  aci_att_read_by_group_type_resp_event(rp0->Connection_Handle,
 800601c:	f000 fdda 	bl	8006bd4 <aci_att_read_by_group_type_resp_event>

  return status;
 8006020:	7bfb      	ldrb	r3, [r7, #15]
}
 8006022:	4618      	mov	r0, r3
 8006024:	3710      	adds	r7, #16
 8006026:	46bd      	mov	sp, r7
 8006028:	bd80      	pop	{r7, pc}

0800602a <aci_att_prepare_write_resp_event_process>:
 * @param Part_Attribute_Value The value of the attribute to be written
 * @retval None
 */

tBleStatus aci_att_prepare_write_resp_event_process(uint8_t *buffer_in)
{
 800602a:	b590      	push	{r4, r7, lr}
 800602c:	b087      	sub	sp, #28
 800602e:	af02      	add	r7, sp, #8
 8006030:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006032:	2300      	movs	r3, #0
 8006034:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_att_prepare_write_resp_event_rp0 *rp0 = (aci_att_prepare_write_resp_event_rp0 *)buffer_in;
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	60bb      	str	r3, [r7, #8]
  aci_att_prepare_write_resp_event(rp0->Connection_Handle,
 800603a:	68bb      	ldr	r3, [r7, #8]
 800603c:	881b      	ldrh	r3, [r3, #0]
 800603e:	b298      	uxth	r0, r3
 8006040:	68bb      	ldr	r3, [r7, #8]
 8006042:	885b      	ldrh	r3, [r3, #2]
 8006044:	b299      	uxth	r1, r3
 8006046:	68bb      	ldr	r3, [r7, #8]
 8006048:	889b      	ldrh	r3, [r3, #4]
 800604a:	b29a      	uxth	r2, r3
 800604c:	68bb      	ldr	r3, [r7, #8]
 800604e:	799c      	ldrb	r4, [r3, #6]
                                   rp0->Attribute_Handle,
                                   rp0->Offset,
                                   rp0->Part_Attribute_Value_Length,
                                   rp0->Part_Attribute_Value);
 8006050:	68bb      	ldr	r3, [r7, #8]
 8006052:	3307      	adds	r3, #7
  aci_att_prepare_write_resp_event(rp0->Connection_Handle,
 8006054:	9300      	str	r3, [sp, #0]
 8006056:	4623      	mov	r3, r4
 8006058:	f000 fdcc 	bl	8006bf4 <aci_att_prepare_write_resp_event>

  return status;
 800605c:	7bfb      	ldrb	r3, [r7, #15]
}
 800605e:	4618      	mov	r0, r3
 8006060:	3714      	adds	r7, #20
 8006062:	46bd      	mov	sp, r7
 8006064:	bd90      	pop	{r4, r7, pc}

08006066 <aci_att_exec_write_resp_event_process>:
 * @param Connection_Handle Connection handle related to the response
 * @retval None
 */

tBleStatus aci_att_exec_write_resp_event_process(uint8_t *buffer_in)
{
 8006066:	b580      	push	{r7, lr}
 8006068:	b084      	sub	sp, #16
 800606a:	af00      	add	r7, sp, #0
 800606c:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800606e:	2300      	movs	r3, #0
 8006070:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_att_exec_write_resp_event_rp0 *rp0 = (aci_att_exec_write_resp_event_rp0 *)buffer_in;
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	60bb      	str	r3, [r7, #8]
  aci_att_exec_write_resp_event(rp0->Connection_Handle);
 8006076:	68bb      	ldr	r3, [r7, #8]
 8006078:	881b      	ldrh	r3, [r3, #0]
 800607a:	b29b      	uxth	r3, r3
 800607c:	4618      	mov	r0, r3
 800607e:	f000 fdcd 	bl	8006c1c <aci_att_exec_write_resp_event>

  return status;
 8006082:	7bfb      	ldrb	r3, [r7, #15]
}
 8006084:	4618      	mov	r0, r3
 8006086:	3710      	adds	r7, #16
 8006088:	46bd      	mov	sp, r7
 800608a:	bd80      	pop	{r7, pc}

0800608c <aci_gatt_indication_event_process>:
 * @param Attribute_Value The current value of the attribute
 * @retval None
 */

tBleStatus aci_gatt_indication_event_process(uint8_t *buffer_in)
{
 800608c:	b580      	push	{r7, lr}
 800608e:	b084      	sub	sp, #16
 8006090:	af00      	add	r7, sp, #0
 8006092:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006094:	2300      	movs	r3, #0
 8006096:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gatt_indication_event_rp0 *rp0 = (aci_gatt_indication_event_rp0 *)buffer_in;
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	60bb      	str	r3, [r7, #8]
  aci_gatt_indication_event(rp0->Connection_Handle,
 800609c:	68bb      	ldr	r3, [r7, #8]
 800609e:	881b      	ldrh	r3, [r3, #0]
 80060a0:	b298      	uxth	r0, r3
 80060a2:	68bb      	ldr	r3, [r7, #8]
 80060a4:	885b      	ldrh	r3, [r3, #2]
 80060a6:	b299      	uxth	r1, r3
 80060a8:	68bb      	ldr	r3, [r7, #8]
 80060aa:	791a      	ldrb	r2, [r3, #4]
                            rp0->Attribute_Handle,
                            rp0->Attribute_Value_Length,
                            rp0->Attribute_Value);
 80060ac:	68bb      	ldr	r3, [r7, #8]
 80060ae:	3305      	adds	r3, #5
  aci_gatt_indication_event(rp0->Connection_Handle,
 80060b0:	f000 fdbf 	bl	8006c32 <aci_gatt_indication_event>

  return status;
 80060b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80060b6:	4618      	mov	r0, r3
 80060b8:	3710      	adds	r7, #16
 80060ba:	46bd      	mov	sp, r7
 80060bc:	bd80      	pop	{r7, pc}

080060be <aci_gatt_notification_event_process>:
 * @param Attribute_Value The current value of the attribute
 * @retval None
 */

tBleStatus aci_gatt_notification_event_process(uint8_t *buffer_in)
{
 80060be:	b580      	push	{r7, lr}
 80060c0:	b084      	sub	sp, #16
 80060c2:	af00      	add	r7, sp, #0
 80060c4:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 80060c6:	2300      	movs	r3, #0
 80060c8:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gatt_notification_event_rp0 *rp0 = (aci_gatt_notification_event_rp0 *)buffer_in;
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	60bb      	str	r3, [r7, #8]
  aci_gatt_notification_event(rp0->Connection_Handle,
 80060ce:	68bb      	ldr	r3, [r7, #8]
 80060d0:	881b      	ldrh	r3, [r3, #0]
 80060d2:	b298      	uxth	r0, r3
 80060d4:	68bb      	ldr	r3, [r7, #8]
 80060d6:	885b      	ldrh	r3, [r3, #2]
 80060d8:	b299      	uxth	r1, r3
 80060da:	68bb      	ldr	r3, [r7, #8]
 80060dc:	791a      	ldrb	r2, [r3, #4]
                              rp0->Attribute_Handle,
                              rp0->Attribute_Value_Length,
                              rp0->Attribute_Value);
 80060de:	68bb      	ldr	r3, [r7, #8]
 80060e0:	3305      	adds	r3, #5
  aci_gatt_notification_event(rp0->Connection_Handle,
 80060e2:	f000 fdb6 	bl	8006c52 <aci_gatt_notification_event>

  return status;
 80060e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80060e8:	4618      	mov	r0, r3
 80060ea:	3710      	adds	r7, #16
 80060ec:	46bd      	mov	sp, r7
 80060ee:	bd80      	pop	{r7, pc}

080060f0 <aci_gatt_proc_complete_event_process>:
 *        was successful.
 * @retval None
 */

tBleStatus aci_gatt_proc_complete_event_process(uint8_t *buffer_in)
{
 80060f0:	b580      	push	{r7, lr}
 80060f2:	b084      	sub	sp, #16
 80060f4:	af00      	add	r7, sp, #0
 80060f6:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 80060f8:	2300      	movs	r3, #0
 80060fa:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gatt_proc_complete_event_rp0 *rp0 = (aci_gatt_proc_complete_event_rp0 *)buffer_in;
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	60bb      	str	r3, [r7, #8]
  aci_gatt_proc_complete_event(rp0->Connection_Handle,
 8006100:	68bb      	ldr	r3, [r7, #8]
 8006102:	881b      	ldrh	r3, [r3, #0]
 8006104:	b29a      	uxth	r2, r3
 8006106:	68bb      	ldr	r3, [r7, #8]
 8006108:	789b      	ldrb	r3, [r3, #2]
 800610a:	4619      	mov	r1, r3
 800610c:	4610      	mov	r0, r2
 800610e:	f000 fdb0 	bl	8006c72 <aci_gatt_proc_complete_event>
                               rp0->Error_Code);

  return status;
 8006112:	7bfb      	ldrb	r3, [r7, #15]
}
 8006114:	4618      	mov	r0, r3
 8006116:	3710      	adds	r7, #16
 8006118:	46bd      	mov	sp, r7
 800611a:	bd80      	pop	{r7, pc}

0800611c <aci_gatt_error_resp_event_process>:
 *        - 0x11: Insufficient resources
 * @retval None
 */

tBleStatus aci_gatt_error_resp_event_process(uint8_t *buffer_in)
{
 800611c:	b580      	push	{r7, lr}
 800611e:	b084      	sub	sp, #16
 8006120:	af00      	add	r7, sp, #0
 8006122:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006124:	2300      	movs	r3, #0
 8006126:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gatt_error_resp_event_rp0 *rp0 = (aci_gatt_error_resp_event_rp0 *)buffer_in;
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	60bb      	str	r3, [r7, #8]
  aci_gatt_error_resp_event(rp0->Connection_Handle,
 800612c:	68bb      	ldr	r3, [r7, #8]
 800612e:	881b      	ldrh	r3, [r3, #0]
 8006130:	b298      	uxth	r0, r3
 8006132:	68bb      	ldr	r3, [r7, #8]
 8006134:	7899      	ldrb	r1, [r3, #2]
 8006136:	68bb      	ldr	r3, [r7, #8]
 8006138:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 800613c:	b29a      	uxth	r2, r3
 800613e:	68bb      	ldr	r3, [r7, #8]
 8006140:	795b      	ldrb	r3, [r3, #5]
 8006142:	f000 fda4 	bl	8006c8e <aci_gatt_error_resp_event>
                            rp0->Req_Opcode,
                            rp0->Attribute_Handle,
                            rp0->Error_Code);

  return status;
 8006146:	7bfb      	ldrb	r3, [r7, #15]
}
 8006148:	4618      	mov	r0, r3
 800614a:	3710      	adds	r7, #16
 800614c:	46bd      	mov	sp, r7
 800614e:	bd80      	pop	{r7, pc}

08006150 <aci_gatt_disc_read_char_by_uuid_resp_event_process>:
 *        been performed.
 * @retval None
 */

tBleStatus aci_gatt_disc_read_char_by_uuid_resp_event_process(uint8_t *buffer_in)
{
 8006150:	b580      	push	{r7, lr}
 8006152:	b084      	sub	sp, #16
 8006154:	af00      	add	r7, sp, #0
 8006156:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006158:	2300      	movs	r3, #0
 800615a:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gatt_disc_read_char_by_uuid_resp_event_rp0 *rp0 = (aci_gatt_disc_read_char_by_uuid_resp_event_rp0 *)buffer_in;
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	60bb      	str	r3, [r7, #8]
  aci_gatt_disc_read_char_by_uuid_resp_event(rp0->Connection_Handle,
 8006160:	68bb      	ldr	r3, [r7, #8]
 8006162:	881b      	ldrh	r3, [r3, #0]
 8006164:	b298      	uxth	r0, r3
 8006166:	68bb      	ldr	r3, [r7, #8]
 8006168:	885b      	ldrh	r3, [r3, #2]
 800616a:	b299      	uxth	r1, r3
 800616c:	68bb      	ldr	r3, [r7, #8]
 800616e:	791a      	ldrb	r2, [r3, #4]
                                             rp0->Attribute_Handle,
                                             rp0->Attribute_Value_Length,
                                             rp0->Attribute_Value);
 8006170:	68bb      	ldr	r3, [r7, #8]
 8006172:	3305      	adds	r3, #5
  aci_gatt_disc_read_char_by_uuid_resp_event(rp0->Connection_Handle,
 8006174:	f000 fd9f 	bl	8006cb6 <aci_gatt_disc_read_char_by_uuid_resp_event>

  return status;
 8006178:	7bfb      	ldrb	r3, [r7, #15]
}
 800617a:	4618      	mov	r0, r3
 800617c:	3710      	adds	r7, #16
 800617e:	46bd      	mov	sp, r7
 8006180:	bd80      	pop	{r7, pc}

08006182 <aci_gatt_write_permit_req_event_process>:
 * @param Data The data that the client has requested to write
 * @retval None
 */

tBleStatus aci_gatt_write_permit_req_event_process(uint8_t *buffer_in)
{
 8006182:	b580      	push	{r7, lr}
 8006184:	b084      	sub	sp, #16
 8006186:	af00      	add	r7, sp, #0
 8006188:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800618a:	2300      	movs	r3, #0
 800618c:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gatt_write_permit_req_event_rp0 *rp0 = (aci_gatt_write_permit_req_event_rp0 *)buffer_in;
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	60bb      	str	r3, [r7, #8]
  aci_gatt_write_permit_req_event(rp0->Connection_Handle,
 8006192:	68bb      	ldr	r3, [r7, #8]
 8006194:	881b      	ldrh	r3, [r3, #0]
 8006196:	b298      	uxth	r0, r3
 8006198:	68bb      	ldr	r3, [r7, #8]
 800619a:	885b      	ldrh	r3, [r3, #2]
 800619c:	b299      	uxth	r1, r3
 800619e:	68bb      	ldr	r3, [r7, #8]
 80061a0:	791a      	ldrb	r2, [r3, #4]
                                  rp0->Attribute_Handle,
                                  rp0->Data_Length,
                                  rp0->Data);
 80061a2:	68bb      	ldr	r3, [r7, #8]
 80061a4:	3305      	adds	r3, #5
  aci_gatt_write_permit_req_event(rp0->Connection_Handle,
 80061a6:	f000 fd96 	bl	8006cd6 <aci_gatt_write_permit_req_event>

  return status;
 80061aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80061ac:	4618      	mov	r0, r3
 80061ae:	3710      	adds	r7, #16
 80061b0:	46bd      	mov	sp, r7
 80061b2:	bd80      	pop	{r7, pc}

080061b4 <aci_gatt_read_permit_req_event_process>:
 * @param Offset Contains the offset from which the read has been requested
 * @retval None
 */

tBleStatus aci_gatt_read_permit_req_event_process(uint8_t *buffer_in)
{
 80061b4:	b580      	push	{r7, lr}
 80061b6:	b084      	sub	sp, #16
 80061b8:	af00      	add	r7, sp, #0
 80061ba:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 80061bc:	2300      	movs	r3, #0
 80061be:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gatt_read_permit_req_event_rp0 *rp0 = (aci_gatt_read_permit_req_event_rp0 *)buffer_in;
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	60bb      	str	r3, [r7, #8]
  aci_gatt_read_permit_req_event(rp0->Connection_Handle,
 80061c4:	68bb      	ldr	r3, [r7, #8]
 80061c6:	881b      	ldrh	r3, [r3, #0]
 80061c8:	b298      	uxth	r0, r3
 80061ca:	68bb      	ldr	r3, [r7, #8]
 80061cc:	885b      	ldrh	r3, [r3, #2]
 80061ce:	b299      	uxth	r1, r3
 80061d0:	68bb      	ldr	r3, [r7, #8]
 80061d2:	889b      	ldrh	r3, [r3, #4]
 80061d4:	b29b      	uxth	r3, r3
 80061d6:	461a      	mov	r2, r3
 80061d8:	f7fb f910 	bl	80013fc <aci_gatt_read_permit_req_event>
                                 rp0->Attribute_Handle,
                                 rp0->Offset);

  return status;
 80061dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80061de:	4618      	mov	r0, r3
 80061e0:	3710      	adds	r7, #16
 80061e2:	46bd      	mov	sp, r7
 80061e4:	bd80      	pop	{r7, pc}

080061e6 <aci_gatt_read_multi_permit_req_event_process>:
 * @param Handle_Item See @ref Handle_Item_t
 * @retval None
 */

tBleStatus aci_gatt_read_multi_permit_req_event_process(uint8_t *buffer_in)
{
 80061e6:	b580      	push	{r7, lr}
 80061e8:	b0a6      	sub	sp, #152	; 0x98
 80061ea:	af00      	add	r7, sp, #0
 80061ec:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 80061ee:	2300      	movs	r3, #0
 80061f0:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
  /* Input params */
  aci_gatt_read_multi_permit_req_event_rp0 *rp0 = (aci_gatt_read_multi_permit_req_event_rp0 *)buffer_in;
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  uint8_t size = 3;
 80061fa:	2303      	movs	r3, #3
 80061fc:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
  int i;
  Handle_Item_t Handle_Item[HCI_MAX_PAYLOAD_SIZE/sizeof(Handle_Item_t)];
  for (i = 0; i < rp0->Number_of_Handles; i++) {
 8006200:	2300      	movs	r3, #0
 8006202:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006206:	e019      	b.n	800623c <aci_gatt_read_multi_permit_req_event_process+0x56>
    Handle_Item[i].Handle = rp0->Handle_Item[i].Handle;
 8006208:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800620c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006210:	005b      	lsls	r3, r3, #1
 8006212:	4413      	add	r3, r2
 8006214:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 8006218:	b29a      	uxth	r2, r3
 800621a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800621e:	005b      	lsls	r3, r3, #1
 8006220:	3398      	adds	r3, #152	; 0x98
 8006222:	443b      	add	r3, r7
 8006224:	f823 2c90 	strh.w	r2, [r3, #-144]
    size += 2;
 8006228:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800622c:	3302      	adds	r3, #2
 800622e:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
  for (i = 0; i < rp0->Number_of_Handles; i++) {
 8006232:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006236:	3301      	adds	r3, #1
 8006238:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800623c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006240:	789b      	ldrb	r3, [r3, #2]
 8006242:	461a      	mov	r2, r3
 8006244:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006248:	4293      	cmp	r3, r2
 800624a:	dbdd      	blt.n	8006208 <aci_gatt_read_multi_permit_req_event_process+0x22>
  }
  aci_gatt_read_multi_permit_req_event(rp0->Connection_Handle,
 800624c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006250:	881b      	ldrh	r3, [r3, #0]
 8006252:	b298      	uxth	r0, r3
 8006254:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006258:	789b      	ldrb	r3, [r3, #2]
 800625a:	f107 0208 	add.w	r2, r7, #8
 800625e:	4619      	mov	r1, r3
 8006260:	f000 fd49 	bl	8006cf6 <aci_gatt_read_multi_permit_req_event>
                                       rp0->Number_of_Handles,
                                       Handle_Item);

  return status;
 8006264:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
}
 8006268:	4618      	mov	r0, r3
 800626a:	3798      	adds	r7, #152	; 0x98
 800626c:	46bd      	mov	sp, r7
 800626e:	bd80      	pop	{r7, pc}

08006270 <aci_gatt_tx_pool_available_event_process>:
 * @param Available_Buffers Not used.
 * @retval None
 */

tBleStatus aci_gatt_tx_pool_available_event_process(uint8_t *buffer_in)
{
 8006270:	b580      	push	{r7, lr}
 8006272:	b084      	sub	sp, #16
 8006274:	af00      	add	r7, sp, #0
 8006276:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006278:	2300      	movs	r3, #0
 800627a:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gatt_tx_pool_available_event_rp0 *rp0 = (aci_gatt_tx_pool_available_event_rp0 *)buffer_in;
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	60bb      	str	r3, [r7, #8]
  aci_gatt_tx_pool_available_event(rp0->Connection_Handle,
 8006280:	68bb      	ldr	r3, [r7, #8]
 8006282:	881b      	ldrh	r3, [r3, #0]
 8006284:	b29a      	uxth	r2, r3
 8006286:	68bb      	ldr	r3, [r7, #8]
 8006288:	885b      	ldrh	r3, [r3, #2]
 800628a:	b29b      	uxth	r3, r3
 800628c:	4619      	mov	r1, r3
 800628e:	4610      	mov	r0, r2
 8006290:	f000 fd3f 	bl	8006d12 <aci_gatt_tx_pool_available_event>
                                   rp0->Available_Buffers);

  return status;
 8006294:	7bfb      	ldrb	r3, [r7, #15]
}
 8006296:	4618      	mov	r0, r3
 8006298:	3710      	adds	r7, #16
 800629a:	46bd      	mov	sp, r7
 800629c:	bd80      	pop	{r7, pc}

0800629e <aci_gatt_server_confirmation_event_process>:
 * @param Connection_Handle Connection handle related to the event
 * @retval None
 */

tBleStatus aci_gatt_server_confirmation_event_process(uint8_t *buffer_in)
{
 800629e:	b580      	push	{r7, lr}
 80062a0:	b084      	sub	sp, #16
 80062a2:	af00      	add	r7, sp, #0
 80062a4:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 80062a6:	2300      	movs	r3, #0
 80062a8:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gatt_server_confirmation_event_rp0 *rp0 = (aci_gatt_server_confirmation_event_rp0 *)buffer_in;
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	60bb      	str	r3, [r7, #8]
  aci_gatt_server_confirmation_event(rp0->Connection_Handle);
 80062ae:	68bb      	ldr	r3, [r7, #8]
 80062b0:	881b      	ldrh	r3, [r3, #0]
 80062b2:	b29b      	uxth	r3, r3
 80062b4:	4618      	mov	r0, r3
 80062b6:	f000 fd3a 	bl	8006d2e <aci_gatt_server_confirmation_event>

  return status;
 80062ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80062bc:	4618      	mov	r0, r3
 80062be:	3710      	adds	r7, #16
 80062c0:	46bd      	mov	sp, r7
 80062c2:	bd80      	pop	{r7, pc}

080062c4 <aci_gatt_prepare_write_permit_req_event_process>:
 * @param Data The data that the client has requested to write
 * @retval None
 */

tBleStatus aci_gatt_prepare_write_permit_req_event_process(uint8_t *buffer_in)
{
 80062c4:	b590      	push	{r4, r7, lr}
 80062c6:	b087      	sub	sp, #28
 80062c8:	af02      	add	r7, sp, #8
 80062ca:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 80062cc:	2300      	movs	r3, #0
 80062ce:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  aci_gatt_prepare_write_permit_req_event_rp0 *rp0 = (aci_gatt_prepare_write_permit_req_event_rp0 *)buffer_in;
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	60bb      	str	r3, [r7, #8]
  aci_gatt_prepare_write_permit_req_event(rp0->Connection_Handle,
 80062d4:	68bb      	ldr	r3, [r7, #8]
 80062d6:	881b      	ldrh	r3, [r3, #0]
 80062d8:	b298      	uxth	r0, r3
 80062da:	68bb      	ldr	r3, [r7, #8]
 80062dc:	885b      	ldrh	r3, [r3, #2]
 80062de:	b299      	uxth	r1, r3
 80062e0:	68bb      	ldr	r3, [r7, #8]
 80062e2:	889b      	ldrh	r3, [r3, #4]
 80062e4:	b29a      	uxth	r2, r3
 80062e6:	68bb      	ldr	r3, [r7, #8]
 80062e8:	799c      	ldrb	r4, [r3, #6]
                                          rp0->Attribute_Handle,
                                          rp0->Offset,
                                          rp0->Data_Length,
                                          rp0->Data);
 80062ea:	68bb      	ldr	r3, [r7, #8]
 80062ec:	3307      	adds	r3, #7
  aci_gatt_prepare_write_permit_req_event(rp0->Connection_Handle,
 80062ee:	9300      	str	r3, [sp, #0]
 80062f0:	4623      	mov	r3, r4
 80062f2:	f000 fd27 	bl	8006d44 <aci_gatt_prepare_write_permit_req_event>

  return status;
 80062f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80062f8:	4618      	mov	r0, r3
 80062fa:	3714      	adds	r7, #20
 80062fc:	46bd      	mov	sp, r7
 80062fe:	bd90      	pop	{r4, r7, pc}

08006300 <hci_le_connection_complete_event_process>:
 *        - 0x07: 20 ppm
 * @retval None
 */

tBleStatus hci_le_connection_complete_event_process(uint8_t *buffer_in)
{
 8006300:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006302:	b08b      	sub	sp, #44	; 0x2c
 8006304:	af06      	add	r7, sp, #24
 8006306:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006308:	2300      	movs	r3, #0
 800630a:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_le_connection_complete_event_rp0 *rp0 = (hci_le_connection_complete_event_rp0 *)buffer_in;
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	60bb      	str	r3, [r7, #8]
  hci_le_connection_complete_event(rp0->Status,
 8006310:	68bb      	ldr	r3, [r7, #8]
 8006312:	781d      	ldrb	r5, [r3, #0]
 8006314:	68bb      	ldr	r3, [r7, #8]
 8006316:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800631a:	b29e      	uxth	r6, r3
 800631c:	68bb      	ldr	r3, [r7, #8]
 800631e:	f893 c003 	ldrb.w	ip, [r3, #3]
 8006322:	68bb      	ldr	r3, [r7, #8]
 8006324:	f893 e004 	ldrb.w	lr, [r3, #4]
                                   rp0->Connection_Handle,
                                   rp0->Role,
                                   rp0->Peer_Address_Type,
                                   rp0->Peer_Address,
 8006328:	68bb      	ldr	r3, [r7, #8]
 800632a:	3305      	adds	r3, #5
  hci_le_connection_complete_event(rp0->Status,
 800632c:	68ba      	ldr	r2, [r7, #8]
 800632e:	f8b2 200b 	ldrh.w	r2, [r2, #11]
 8006332:	b292      	uxth	r2, r2
 8006334:	68b9      	ldr	r1, [r7, #8]
 8006336:	f8b1 100d 	ldrh.w	r1, [r1, #13]
 800633a:	b289      	uxth	r1, r1
 800633c:	68b8      	ldr	r0, [r7, #8]
 800633e:	f8b0 000f 	ldrh.w	r0, [r0, #15]
 8006342:	b280      	uxth	r0, r0
 8006344:	68bc      	ldr	r4, [r7, #8]
 8006346:	7c64      	ldrb	r4, [r4, #17]
 8006348:	9404      	str	r4, [sp, #16]
 800634a:	9003      	str	r0, [sp, #12]
 800634c:	9102      	str	r1, [sp, #8]
 800634e:	9201      	str	r2, [sp, #4]
 8006350:	9300      	str	r3, [sp, #0]
 8006352:	4673      	mov	r3, lr
 8006354:	4662      	mov	r2, ip
 8006356:	4631      	mov	r1, r6
 8006358:	4628      	mov	r0, r5
 800635a:	f7fb f861 	bl	8001420 <hci_le_connection_complete_event>
                                   rp0->Conn_Interval,
                                   rp0->Conn_Latency,
                                   rp0->Supervision_Timeout,
                                   rp0->Master_Clock_Accuracy);

  return status;
 800635e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006360:	4618      	mov	r0, r3
 8006362:	3714      	adds	r7, #20
 8006364:	46bd      	mov	sp, r7
 8006366:	bdf0      	pop	{r4, r5, r6, r7, pc}

08006368 <hci_le_advertising_report_event_process>:
 * @param Advertising_Report See @ref Advertising_Report_t
 * @retval None
 */

tBleStatus hci_le_advertising_report_event_process(uint8_t *buffer_in)
{
 8006368:	b580      	push	{r7, lr}
 800636a:	b0a4      	sub	sp, #144	; 0x90
 800636c:	af00      	add	r7, sp, #0
 800636e:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006370:	2300      	movs	r3, #0
 8006372:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
  /* Input params */
  hci_le_advertising_report_event_rp0 *rp0 = (hci_le_advertising_report_event_rp0 *)buffer_in;
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  uint8_t size = 1;
 800637c:	2301      	movs	r3, #1
 800637e:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
  int i;
  Advertising_Report_t Advertising_Report[HCI_MAX_PAYLOAD_SIZE/sizeof(Advertising_Report_t)];
  for (i = 0; i < rp0->Num_Reports; i++) {
 8006382:	2300      	movs	r3, #0
 8006384:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8006388:	e0b3      	b.n	80064f2 <hci_le_advertising_report_event_process+0x18a>
    Advertising_Report[i].Event_Type = rp0->Advertising_Report[i].Event_Type;
 800638a:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 800638e:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8006392:	4613      	mov	r3, r2
 8006394:	009b      	lsls	r3, r3, #2
 8006396:	4413      	add	r3, r2
 8006398:	005b      	lsls	r3, r3, #1
 800639a:	4413      	add	r3, r2
 800639c:	440b      	add	r3, r1
 800639e:	3301      	adds	r3, #1
 80063a0:	7819      	ldrb	r1, [r3, #0]
 80063a2:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 80063a6:	4613      	mov	r3, r2
 80063a8:	009b      	lsls	r3, r3, #2
 80063aa:	4413      	add	r3, r2
 80063ac:	009b      	lsls	r3, r3, #2
 80063ae:	3390      	adds	r3, #144	; 0x90
 80063b0:	443b      	add	r3, r7
 80063b2:	3b88      	subs	r3, #136	; 0x88
 80063b4:	460a      	mov	r2, r1
 80063b6:	701a      	strb	r2, [r3, #0]
    size += 1;
 80063b8:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 80063bc:	3301      	adds	r3, #1
 80063be:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
    Advertising_Report[i].Address_Type = rp0->Advertising_Report[i].Address_Type;
 80063c2:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 80063c6:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 80063ca:	4613      	mov	r3, r2
 80063cc:	009b      	lsls	r3, r3, #2
 80063ce:	4413      	add	r3, r2
 80063d0:	005b      	lsls	r3, r3, #1
 80063d2:	4413      	add	r3, r2
 80063d4:	440b      	add	r3, r1
 80063d6:	3302      	adds	r3, #2
 80063d8:	7819      	ldrb	r1, [r3, #0]
 80063da:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 80063de:	4613      	mov	r3, r2
 80063e0:	009b      	lsls	r3, r3, #2
 80063e2:	4413      	add	r3, r2
 80063e4:	009b      	lsls	r3, r3, #2
 80063e6:	3390      	adds	r3, #144	; 0x90
 80063e8:	443b      	add	r3, r7
 80063ea:	3b87      	subs	r3, #135	; 0x87
 80063ec:	460a      	mov	r2, r1
 80063ee:	701a      	strb	r2, [r3, #0]
    size += 1;
 80063f0:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 80063f4:	3301      	adds	r3, #1
 80063f6:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
    BLUENRG_memcpy((void *) Advertising_Report[i].Address, (const void *) rp0->Advertising_Report[i].Address, 6);
 80063fa:	f107 0108 	add.w	r1, r7, #8
 80063fe:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8006402:	4613      	mov	r3, r2
 8006404:	009b      	lsls	r3, r3, #2
 8006406:	4413      	add	r3, r2
 8006408:	009b      	lsls	r3, r3, #2
 800640a:	440b      	add	r3, r1
 800640c:	1c98      	adds	r0, r3, #2
 800640e:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8006412:	4613      	mov	r3, r2
 8006414:	009b      	lsls	r3, r3, #2
 8006416:	4413      	add	r3, r2
 8006418:	005b      	lsls	r3, r3, #1
 800641a:	4413      	add	r3, r2
 800641c:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8006420:	4413      	add	r3, r2
 8006422:	3303      	adds	r3, #3
 8006424:	2206      	movs	r2, #6
 8006426:	4619      	mov	r1, r3
 8006428:	f002 fe54 	bl	80090d4 <memcpy>
    size += 6;
 800642c:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8006430:	3306      	adds	r3, #6
 8006432:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
    Advertising_Report[i].Length_Data = rp0->Advertising_Report[i].Length_Data;
 8006436:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 800643a:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800643e:	4613      	mov	r3, r2
 8006440:	009b      	lsls	r3, r3, #2
 8006442:	4413      	add	r3, r2
 8006444:	005b      	lsls	r3, r3, #1
 8006446:	4413      	add	r3, r2
 8006448:	440b      	add	r3, r1
 800644a:	3309      	adds	r3, #9
 800644c:	7819      	ldrb	r1, [r3, #0]
 800644e:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8006452:	4613      	mov	r3, r2
 8006454:	009b      	lsls	r3, r3, #2
 8006456:	4413      	add	r3, r2
 8006458:	009b      	lsls	r3, r3, #2
 800645a:	3390      	adds	r3, #144	; 0x90
 800645c:	443b      	add	r3, r7
 800645e:	3b80      	subs	r3, #128	; 0x80
 8006460:	460a      	mov	r2, r1
 8006462:	701a      	strb	r2, [r3, #0]
    size += 1;
 8006464:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8006468:	3301      	adds	r3, #1
 800646a:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
    Advertising_Report[i].Data = rp0->Advertising_Report[i].Data;
 800646e:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8006472:	4613      	mov	r3, r2
 8006474:	009b      	lsls	r3, r3, #2
 8006476:	4413      	add	r3, r2
 8006478:	005b      	lsls	r3, r3, #1
 800647a:	4413      	add	r3, r2
 800647c:	3308      	adds	r3, #8
 800647e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8006482:	4413      	add	r3, r2
 8006484:	1c99      	adds	r1, r3, #2
 8006486:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800648a:	4613      	mov	r3, r2
 800648c:	009b      	lsls	r3, r3, #2
 800648e:	4413      	add	r3, r2
 8006490:	009b      	lsls	r3, r3, #2
 8006492:	3390      	adds	r3, #144	; 0x90
 8006494:	443b      	add	r3, r7
 8006496:	3b7c      	subs	r3, #124	; 0x7c
 8006498:	6019      	str	r1, [r3, #0]
    size += rp0->Advertising_Report[i].Length_Data;
 800649a:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 800649e:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 80064a2:	4613      	mov	r3, r2
 80064a4:	009b      	lsls	r3, r3, #2
 80064a6:	4413      	add	r3, r2
 80064a8:	005b      	lsls	r3, r3, #1
 80064aa:	4413      	add	r3, r2
 80064ac:	440b      	add	r3, r1
 80064ae:	3309      	adds	r3, #9
 80064b0:	781a      	ldrb	r2, [r3, #0]
 80064b2:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 80064b6:	4413      	add	r3, r2
 80064b8:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
    Advertising_Report[i].RSSI = (uint8_t)buffer_in[size];
 80064bc:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 80064c0:	687a      	ldr	r2, [r7, #4]
 80064c2:	4413      	add	r3, r2
 80064c4:	781b      	ldrb	r3, [r3, #0]
 80064c6:	b259      	sxtb	r1, r3
 80064c8:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 80064cc:	4613      	mov	r3, r2
 80064ce:	009b      	lsls	r3, r3, #2
 80064d0:	4413      	add	r3, r2
 80064d2:	009b      	lsls	r3, r3, #2
 80064d4:	3390      	adds	r3, #144	; 0x90
 80064d6:	443b      	add	r3, r7
 80064d8:	3b78      	subs	r3, #120	; 0x78
 80064da:	460a      	mov	r2, r1
 80064dc:	701a      	strb	r2, [r3, #0]
    size += 1;
 80064de:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 80064e2:	3301      	adds	r3, #1
 80064e4:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
  for (i = 0; i < rp0->Num_Reports; i++) {
 80064e8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80064ec:	3301      	adds	r3, #1
 80064ee:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80064f2:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80064f6:	781b      	ldrb	r3, [r3, #0]
 80064f8:	461a      	mov	r2, r3
 80064fa:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80064fe:	4293      	cmp	r3, r2
 8006500:	f6ff af43 	blt.w	800638a <hci_le_advertising_report_event_process+0x22>
  }
  hci_le_advertising_report_event(rp0->Num_Reports,
 8006504:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8006508:	781b      	ldrb	r3, [r3, #0]
 800650a:	f107 0208 	add.w	r2, r7, #8
 800650e:	4611      	mov	r1, r2
 8006510:	4618      	mov	r0, r3
 8006512:	f000 f9e3 	bl	80068dc <hci_le_advertising_report_event>
                                  Advertising_Report);

  return status;
 8006516:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
}
 800651a:	4618      	mov	r0, r3
 800651c:	3790      	adds	r7, #144	; 0x90
 800651e:	46bd      	mov	sp, r7
 8006520:	bd80      	pop	{r7, pc}

08006522 <hci_le_connection_update_complete_event_process>:
 *        - 0x000A (100 ms)  ... 0x0C80 (32000 ms) 
 * @retval None
 */

tBleStatus hci_le_connection_update_complete_event_process(uint8_t *buffer_in)
{
 8006522:	b590      	push	{r4, r7, lr}
 8006524:	b087      	sub	sp, #28
 8006526:	af02      	add	r7, sp, #8
 8006528:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800652a:	2300      	movs	r3, #0
 800652c:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_le_connection_update_complete_event_rp0 *rp0 = (hci_le_connection_update_complete_event_rp0 *)buffer_in;
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	60bb      	str	r3, [r7, #8]
  hci_le_connection_update_complete_event(rp0->Status,
 8006532:	68bb      	ldr	r3, [r7, #8]
 8006534:	7818      	ldrb	r0, [r3, #0]
 8006536:	68bb      	ldr	r3, [r7, #8]
 8006538:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800653c:	b299      	uxth	r1, r3
 800653e:	68bb      	ldr	r3, [r7, #8]
 8006540:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 8006544:	b29a      	uxth	r2, r3
 8006546:	68bb      	ldr	r3, [r7, #8]
 8006548:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 800654c:	b29c      	uxth	r4, r3
 800654e:	68bb      	ldr	r3, [r7, #8]
 8006550:	f8b3 3007 	ldrh.w	r3, [r3, #7]
 8006554:	b29b      	uxth	r3, r3
 8006556:	9300      	str	r3, [sp, #0]
 8006558:	4623      	mov	r3, r4
 800655a:	f000 f9cb 	bl	80068f4 <hci_le_connection_update_complete_event>
                                          rp0->Connection_Handle,
                                          rp0->Conn_Interval,
                                          rp0->Conn_Latency,
                                          rp0->Supervision_Timeout);

  return status;
 800655e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006560:	4618      	mov	r0, r3
 8006562:	3714      	adds	r7, #20
 8006564:	46bd      	mov	sp, r7
 8006566:	bd90      	pop	{r4, r7, pc}

08006568 <hci_le_read_remote_used_features_complete_event_process>:
 *        Layer specification.
 * @retval None
 */

tBleStatus hci_le_read_remote_used_features_complete_event_process(uint8_t *buffer_in)
{
 8006568:	b580      	push	{r7, lr}
 800656a:	b084      	sub	sp, #16
 800656c:	af00      	add	r7, sp, #0
 800656e:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006570:	2300      	movs	r3, #0
 8006572:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_le_read_remote_used_features_complete_event_rp0 *rp0 = (hci_le_read_remote_used_features_complete_event_rp0 *)buffer_in;
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	60bb      	str	r3, [r7, #8]
  hci_le_read_remote_used_features_complete_event(rp0->Status,
 8006578:	68bb      	ldr	r3, [r7, #8]
 800657a:	7818      	ldrb	r0, [r3, #0]
 800657c:	68bb      	ldr	r3, [r7, #8]
 800657e:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8006582:	b299      	uxth	r1, r3
                                                  rp0->Connection_Handle,
                                                  rp0->LE_Features);
 8006584:	68bb      	ldr	r3, [r7, #8]
 8006586:	3303      	adds	r3, #3
  hci_le_read_remote_used_features_complete_event(rp0->Status,
 8006588:	461a      	mov	r2, r3
 800658a:	f000 f9c7 	bl	800691c <hci_le_read_remote_used_features_complete_event>

  return status;
 800658e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006590:	4618      	mov	r0, r3
 8006592:	3710      	adds	r7, #16
 8006594:	46bd      	mov	sp, r7
 8006596:	bd80      	pop	{r7, pc}

08006598 <hci_le_long_term_key_request_event_process>:
 * @param Encrypted_Diversifier 16-bit encrypted diversifier
 * @retval None
 */

tBleStatus hci_le_long_term_key_request_event_process(uint8_t *buffer_in)
{
 8006598:	b580      	push	{r7, lr}
 800659a:	b084      	sub	sp, #16
 800659c:	af00      	add	r7, sp, #0
 800659e:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 80065a0:	2300      	movs	r3, #0
 80065a2:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_le_long_term_key_request_event_rp0 *rp0 = (hci_le_long_term_key_request_event_rp0 *)buffer_in;
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	60bb      	str	r3, [r7, #8]
  hci_le_long_term_key_request_event(rp0->Connection_Handle,
 80065a8:	68bb      	ldr	r3, [r7, #8]
 80065aa:	881b      	ldrh	r3, [r3, #0]
 80065ac:	b298      	uxth	r0, r3
                                     rp0->Random_Number,
 80065ae:	68bb      	ldr	r3, [r7, #8]
 80065b0:	1c99      	adds	r1, r3, #2
  hci_le_long_term_key_request_event(rp0->Connection_Handle,
 80065b2:	68bb      	ldr	r3, [r7, #8]
 80065b4:	895b      	ldrh	r3, [r3, #10]
 80065b6:	b29b      	uxth	r3, r3
 80065b8:	461a      	mov	r2, r3
 80065ba:	f000 f9bd 	bl	8006938 <hci_le_long_term_key_request_event>
                                     rp0->Encrypted_Diversifier);

  return status;
 80065be:	7bfb      	ldrb	r3, [r7, #15]
}
 80065c0:	4618      	mov	r0, r3
 80065c2:	3710      	adds	r7, #16
 80065c4:	46bd      	mov	sp, r7
 80065c6:	bd80      	pop	{r7, pc}

080065c8 <hci_le_data_length_change_event_process>:
 *        future use)
 * @retval None
 */

tBleStatus hci_le_data_length_change_event_process(uint8_t *buffer_in)
{
 80065c8:	b590      	push	{r4, r7, lr}
 80065ca:	b087      	sub	sp, #28
 80065cc:	af02      	add	r7, sp, #8
 80065ce:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 80065d0:	2300      	movs	r3, #0
 80065d2:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_le_data_length_change_event_rp0 *rp0 = (hci_le_data_length_change_event_rp0 *)buffer_in;
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	60bb      	str	r3, [r7, #8]
  hci_le_data_length_change_event(rp0->Connection_Handle,
 80065d8:	68bb      	ldr	r3, [r7, #8]
 80065da:	881b      	ldrh	r3, [r3, #0]
 80065dc:	b298      	uxth	r0, r3
 80065de:	68bb      	ldr	r3, [r7, #8]
 80065e0:	885b      	ldrh	r3, [r3, #2]
 80065e2:	b299      	uxth	r1, r3
 80065e4:	68bb      	ldr	r3, [r7, #8]
 80065e6:	889b      	ldrh	r3, [r3, #4]
 80065e8:	b29a      	uxth	r2, r3
 80065ea:	68bb      	ldr	r3, [r7, #8]
 80065ec:	88db      	ldrh	r3, [r3, #6]
 80065ee:	b29c      	uxth	r4, r3
 80065f0:	68bb      	ldr	r3, [r7, #8]
 80065f2:	891b      	ldrh	r3, [r3, #8]
 80065f4:	b29b      	uxth	r3, r3
 80065f6:	9300      	str	r3, [sp, #0]
 80065f8:	4623      	mov	r3, r4
 80065fa:	f000 f9ab 	bl	8006954 <hci_le_data_length_change_event>
                                  rp0->MaxTxOctets,
                                  rp0->MaxTxTime,
                                  rp0->MaxRxOctets,
                                  rp0->MaxRxTime);

  return status;
 80065fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8006600:	4618      	mov	r0, r3
 8006602:	3714      	adds	r7, #20
 8006604:	46bd      	mov	sp, r7
 8006606:	bd90      	pop	{r4, r7, pc}

08006608 <hci_le_read_local_p256_public_key_complete_event_process>:
 * @param Local_P256_Public_Key Local P-256 public key.
 * @retval None
 */

tBleStatus hci_le_read_local_p256_public_key_complete_event_process(uint8_t *buffer_in)
{
 8006608:	b580      	push	{r7, lr}
 800660a:	b084      	sub	sp, #16
 800660c:	af00      	add	r7, sp, #0
 800660e:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006610:	2300      	movs	r3, #0
 8006612:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_le_read_local_p256_public_key_complete_event_rp0 *rp0 = (hci_le_read_local_p256_public_key_complete_event_rp0 *)buffer_in;
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	60bb      	str	r3, [r7, #8]
  hci_le_read_local_p256_public_key_complete_event(rp0->Status,
 8006618:	68bb      	ldr	r3, [r7, #8]
 800661a:	781a      	ldrb	r2, [r3, #0]
                                                   rp0->Local_P256_Public_Key);
 800661c:	68bb      	ldr	r3, [r7, #8]
 800661e:	3301      	adds	r3, #1
  hci_le_read_local_p256_public_key_complete_event(rp0->Status,
 8006620:	4619      	mov	r1, r3
 8006622:	4610      	mov	r0, r2
 8006624:	f000 f9aa 	bl	800697c <hci_le_read_local_p256_public_key_complete_event>

  return status;
 8006628:	7bfb      	ldrb	r3, [r7, #15]
}
 800662a:	4618      	mov	r0, r3
 800662c:	3710      	adds	r7, #16
 800662e:	46bd      	mov	sp, r7
 8006630:	bd80      	pop	{r7, pc}

08006632 <hci_le_generate_dhkey_complete_event_process>:
 * @param DHKey Diffie Hellman Key
 * @retval None
 */

tBleStatus hci_le_generate_dhkey_complete_event_process(uint8_t *buffer_in)
{
 8006632:	b580      	push	{r7, lr}
 8006634:	b084      	sub	sp, #16
 8006636:	af00      	add	r7, sp, #0
 8006638:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 800663a:	2300      	movs	r3, #0
 800663c:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_le_generate_dhkey_complete_event_rp0 *rp0 = (hci_le_generate_dhkey_complete_event_rp0 *)buffer_in;
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	60bb      	str	r3, [r7, #8]
  hci_le_generate_dhkey_complete_event(rp0->Status,
 8006642:	68bb      	ldr	r3, [r7, #8]
 8006644:	781a      	ldrb	r2, [r3, #0]
                                       rp0->DHKey);
 8006646:	68bb      	ldr	r3, [r7, #8]
 8006648:	3301      	adds	r3, #1
  hci_le_generate_dhkey_complete_event(rp0->Status,
 800664a:	4619      	mov	r1, r3
 800664c:	4610      	mov	r0, r2
 800664e:	f000 f9a1 	bl	8006994 <hci_le_generate_dhkey_complete_event>

  return status;
 8006652:	7bfb      	ldrb	r3, [r7, #15]
}
 8006654:	4618      	mov	r0, r3
 8006656:	3710      	adds	r7, #16
 8006658:	46bd      	mov	sp, r7
 800665a:	bd80      	pop	{r7, pc}

0800665c <hci_le_enhanced_connection_complete_event_process>:
 *        - 0x07: 20 ppm
 * @retval None
 */

tBleStatus hci_le_enhanced_connection_complete_event_process(uint8_t *buffer_in)
{
 800665c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006660:	b08d      	sub	sp, #52	; 0x34
 8006662:	af08      	add	r7, sp, #32
 8006664:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 8006666:	2300      	movs	r3, #0
 8006668:	73fb      	strb	r3, [r7, #15]
  /* Input params */
  hci_le_enhanced_connection_complete_event_rp0 *rp0 = (hci_le_enhanced_connection_complete_event_rp0 *)buffer_in;
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	60bb      	str	r3, [r7, #8]
  hci_le_enhanced_connection_complete_event(rp0->Status,
 800666e:	68bb      	ldr	r3, [r7, #8]
 8006670:	f893 c000 	ldrb.w	ip, [r3]
 8006674:	68bb      	ldr	r3, [r7, #8]
 8006676:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800667a:	fa1f fe83 	uxth.w	lr, r3
 800667e:	68bb      	ldr	r3, [r7, #8]
 8006680:	f893 8003 	ldrb.w	r8, [r3, #3]
 8006684:	68bb      	ldr	r3, [r7, #8]
 8006686:	f893 9004 	ldrb.w	r9, [r3, #4]
                                            rp0->Connection_Handle,
                                            rp0->Role,
                                            rp0->Peer_Address_Type,
                                            rp0->Peer_Address,
 800668a:	68bb      	ldr	r3, [r7, #8]
 800668c:	3305      	adds	r3, #5
                                            rp0->Local_Resolvable_Private_Address,
 800668e:	68ba      	ldr	r2, [r7, #8]
 8006690:	320b      	adds	r2, #11
                                            rp0->Peer_Resolvable_Private_Address,
 8006692:	68b9      	ldr	r1, [r7, #8]
 8006694:	3111      	adds	r1, #17
  hci_le_enhanced_connection_complete_event(rp0->Status,
 8006696:	68b8      	ldr	r0, [r7, #8]
 8006698:	f8b0 0017 	ldrh.w	r0, [r0, #23]
 800669c:	b280      	uxth	r0, r0
 800669e:	68bc      	ldr	r4, [r7, #8]
 80066a0:	f8b4 4019 	ldrh.w	r4, [r4, #25]
 80066a4:	b2a4      	uxth	r4, r4
 80066a6:	68bd      	ldr	r5, [r7, #8]
 80066a8:	f8b5 501b 	ldrh.w	r5, [r5, #27]
 80066ac:	b2ad      	uxth	r5, r5
 80066ae:	68be      	ldr	r6, [r7, #8]
 80066b0:	7f76      	ldrb	r6, [r6, #29]
 80066b2:	9606      	str	r6, [sp, #24]
 80066b4:	9505      	str	r5, [sp, #20]
 80066b6:	9404      	str	r4, [sp, #16]
 80066b8:	9003      	str	r0, [sp, #12]
 80066ba:	9102      	str	r1, [sp, #8]
 80066bc:	9201      	str	r2, [sp, #4]
 80066be:	9300      	str	r3, [sp, #0]
 80066c0:	464b      	mov	r3, r9
 80066c2:	4642      	mov	r2, r8
 80066c4:	4671      	mov	r1, lr
 80066c6:	4660      	mov	r0, ip
 80066c8:	f000 f970 	bl	80069ac <hci_le_enhanced_connection_complete_event>
                                            rp0->Conn_Interval,
                                            rp0->Conn_Latency,
                                            rp0->Supervision_Timeout,
                                            rp0->Master_Clock_Accuracy);

  return status;
 80066cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80066ce:	4618      	mov	r0, r3
 80066d0:	3714      	adds	r7, #20
 80066d2:	46bd      	mov	sp, r7
 80066d4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

080066d8 <hci_le_direct_advertising_report_event_process>:
 * @param Direct_Advertising_Report See @ref Direct_Advertising_Report_t
 * @retval None
 */

tBleStatus hci_le_direct_advertising_report_event_process(uint8_t *buffer_in)
{
 80066d8:	b580      	push	{r7, lr}
 80066da:	b0a6      	sub	sp, #152	; 0x98
 80066dc:	af00      	add	r7, sp, #0
 80066de:	6078      	str	r0, [r7, #4]
  tBleStatus status = BLE_STATUS_SUCCESS;
 80066e0:	2300      	movs	r3, #0
 80066e2:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
  /* Input params */
  hci_le_direct_advertising_report_event_rp0 *rp0 = (hci_le_direct_advertising_report_event_rp0 *)buffer_in;
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  uint8_t size = 1;
 80066ec:	2301      	movs	r3, #1
 80066ee:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
  int i;
  Direct_Advertising_Report_t Direct_Advertising_Report[HCI_MAX_PAYLOAD_SIZE/sizeof(Direct_Advertising_Report_t)];
  for (i = 0; i < rp0->Num_Reports; i++) {
 80066f2:	2300      	movs	r3, #0
 80066f4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80066f8:	e085      	b.n	8006806 <hci_le_direct_advertising_report_event_process+0x12e>
    Direct_Advertising_Report[i].Event_Type = rp0->Direct_Advertising_Report[i].Event_Type;
 80066fa:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 80066fe:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006702:	011b      	lsls	r3, r3, #4
 8006704:	4413      	add	r3, r2
 8006706:	3301      	adds	r3, #1
 8006708:	781a      	ldrb	r2, [r3, #0]
 800670a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800670e:	011b      	lsls	r3, r3, #4
 8006710:	3398      	adds	r3, #152	; 0x98
 8006712:	443b      	add	r3, r7
 8006714:	3b90      	subs	r3, #144	; 0x90
 8006716:	701a      	strb	r2, [r3, #0]
    size += 1;
 8006718:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800671c:	3301      	adds	r3, #1
 800671e:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
    Direct_Advertising_Report[i].Address_Type = rp0->Direct_Advertising_Report[i].Address_Type;
 8006722:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8006726:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800672a:	011b      	lsls	r3, r3, #4
 800672c:	4413      	add	r3, r2
 800672e:	3302      	adds	r3, #2
 8006730:	781a      	ldrb	r2, [r3, #0]
 8006732:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006736:	011b      	lsls	r3, r3, #4
 8006738:	3398      	adds	r3, #152	; 0x98
 800673a:	443b      	add	r3, r7
 800673c:	3b8f      	subs	r3, #143	; 0x8f
 800673e:	701a      	strb	r2, [r3, #0]
    size += 1;
 8006740:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8006744:	3301      	adds	r3, #1
 8006746:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
    BLUENRG_memcpy((void *) Direct_Advertising_Report[i].Address, (const void *) rp0->Direct_Advertising_Report[i].Address, 6);
 800674a:	f107 0208 	add.w	r2, r7, #8
 800674e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006752:	011b      	lsls	r3, r3, #4
 8006754:	4413      	add	r3, r2
 8006756:	1c98      	adds	r0, r3, #2
 8006758:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800675c:	011b      	lsls	r3, r3, #4
 800675e:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8006762:	4413      	add	r3, r2
 8006764:	3303      	adds	r3, #3
 8006766:	2206      	movs	r2, #6
 8006768:	4619      	mov	r1, r3
 800676a:	f002 fcb3 	bl	80090d4 <memcpy>
    size += 6;
 800676e:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8006772:	3306      	adds	r3, #6
 8006774:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
    Direct_Advertising_Report[i].Direct_Address_Type = rp0->Direct_Advertising_Report[i].Direct_Address_Type;
 8006778:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800677c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006780:	011b      	lsls	r3, r3, #4
 8006782:	4413      	add	r3, r2
 8006784:	3309      	adds	r3, #9
 8006786:	781a      	ldrb	r2, [r3, #0]
 8006788:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800678c:	011b      	lsls	r3, r3, #4
 800678e:	3398      	adds	r3, #152	; 0x98
 8006790:	443b      	add	r3, r7
 8006792:	3b88      	subs	r3, #136	; 0x88
 8006794:	701a      	strb	r2, [r3, #0]
    size += 1;
 8006796:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800679a:	3301      	adds	r3, #1
 800679c:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
    BLUENRG_memcpy((void *) Direct_Advertising_Report[i].Direct_Address, (const void *) rp0->Direct_Advertising_Report[i].Direct_Address, 6);
 80067a0:	f107 0208 	add.w	r2, r7, #8
 80067a4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80067a8:	011b      	lsls	r3, r3, #4
 80067aa:	3308      	adds	r3, #8
 80067ac:	4413      	add	r3, r2
 80067ae:	1c58      	adds	r0, r3, #1
 80067b0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80067b4:	011b      	lsls	r3, r3, #4
 80067b6:	3308      	adds	r3, #8
 80067b8:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 80067bc:	4413      	add	r3, r2
 80067be:	3302      	adds	r3, #2
 80067c0:	2206      	movs	r2, #6
 80067c2:	4619      	mov	r1, r3
 80067c4:	f002 fc86 	bl	80090d4 <memcpy>
    size += 6;
 80067c8:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 80067cc:	3306      	adds	r3, #6
 80067ce:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
    Direct_Advertising_Report[i].RSSI = rp0->Direct_Advertising_Report[i].RSSI;
 80067d2:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 80067d6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80067da:	011b      	lsls	r3, r3, #4
 80067dc:	4413      	add	r3, r2
 80067de:	3310      	adds	r3, #16
 80067e0:	f993 2000 	ldrsb.w	r2, [r3]
 80067e4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80067e8:	011b      	lsls	r3, r3, #4
 80067ea:	3398      	adds	r3, #152	; 0x98
 80067ec:	443b      	add	r3, r7
 80067ee:	3b81      	subs	r3, #129	; 0x81
 80067f0:	701a      	strb	r2, [r3, #0]
    size += 1;
 80067f2:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 80067f6:	3301      	adds	r3, #1
 80067f8:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
  for (i = 0; i < rp0->Num_Reports; i++) {
 80067fc:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006800:	3301      	adds	r3, #1
 8006802:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006806:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800680a:	781b      	ldrb	r3, [r3, #0]
 800680c:	461a      	mov	r2, r3
 800680e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006812:	4293      	cmp	r3, r2
 8006814:	f6ff af71 	blt.w	80066fa <hci_le_direct_advertising_report_event_process+0x22>
  }
  hci_le_direct_advertising_report_event(rp0->Num_Reports,
 8006818:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800681c:	781b      	ldrb	r3, [r3, #0]
 800681e:	f107 0208 	add.w	r2, r7, #8
 8006822:	4611      	mov	r1, r2
 8006824:	4618      	mov	r0, r3
 8006826:	f000 f8d5 	bl	80069d4 <hci_le_direct_advertising_report_event>
                                         Direct_Advertising_Report);

  return status;
 800682a:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
}
 800682e:	4618      	mov	r0, r3
 8006830:	3798      	adds	r7, #152	; 0x98
 8006832:	46bd      	mov	sp, r7
 8006834:	bd80      	pop	{r7, pc}

08006836 <hci_encryption_change_event>:
  * @retval None
*/
WEAK_FUNCTION(void hci_encryption_change_event(uint8_t Status,
                                 uint16_t Connection_Handle,
                                 uint8_t Encryption_Enabled))
{
 8006836:	b480      	push	{r7}
 8006838:	b083      	sub	sp, #12
 800683a:	af00      	add	r7, sp, #0
 800683c:	4603      	mov	r3, r0
 800683e:	71fb      	strb	r3, [r7, #7]
 8006840:	460b      	mov	r3, r1
 8006842:	80bb      	strh	r3, [r7, #4]
 8006844:	4613      	mov	r3, r2
 8006846:	71bb      	strb	r3, [r7, #6]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_encryption_change_event\r\n");
}
 8006848:	bf00      	nop
 800684a:	370c      	adds	r7, #12
 800684c:	46bd      	mov	sp, r7
 800684e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006852:	4770      	bx	lr

08006854 <hci_read_remote_version_information_complete_event>:
WEAK_FUNCTION(void hci_read_remote_version_information_complete_event(uint8_t Status,
                                                        uint16_t Connection_Handle,
                                                        uint8_t Version,
                                                        uint16_t Manufacturer_Name,
                                                        uint16_t Subversion))
{
 8006854:	b490      	push	{r4, r7}
 8006856:	b082      	sub	sp, #8
 8006858:	af00      	add	r7, sp, #0
 800685a:	4604      	mov	r4, r0
 800685c:	4608      	mov	r0, r1
 800685e:	4611      	mov	r1, r2
 8006860:	461a      	mov	r2, r3
 8006862:	4623      	mov	r3, r4
 8006864:	71fb      	strb	r3, [r7, #7]
 8006866:	4603      	mov	r3, r0
 8006868:	80bb      	strh	r3, [r7, #4]
 800686a:	460b      	mov	r3, r1
 800686c:	71bb      	strb	r3, [r7, #6]
 800686e:	4613      	mov	r3, r2
 8006870:	807b      	strh	r3, [r7, #2]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_read_remote_version_information_complete_event\r\n");
}
 8006872:	bf00      	nop
 8006874:	3708      	adds	r7, #8
 8006876:	46bd      	mov	sp, r7
 8006878:	bc90      	pop	{r4, r7}
 800687a:	4770      	bx	lr

0800687c <hci_hardware_error_event>:
  - 0x02: Timer overrun error
  - 0x03: Internal queue overflow error
  * @retval None
*/
WEAK_FUNCTION(void hci_hardware_error_event(uint8_t Hardware_Code))
{
 800687c:	b480      	push	{r7}
 800687e:	b083      	sub	sp, #12
 8006880:	af00      	add	r7, sp, #0
 8006882:	4603      	mov	r3, r0
 8006884:	71fb      	strb	r3, [r7, #7]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_hardware_error_event\r\n");
}
 8006886:	bf00      	nop
 8006888:	370c      	adds	r7, #12
 800688a:	46bd      	mov	sp, r7
 800688c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006890:	4770      	bx	lr

08006892 <hci_number_of_completed_packets_event>:
  * @param Handle_Packets_Pair_Entry See @ref Handle_Packets_Pair_Entry_t
  * @retval None
*/
WEAK_FUNCTION(void hci_number_of_completed_packets_event(uint8_t Number_of_Handles,
                                           Handle_Packets_Pair_Entry_t Handle_Packets_Pair_Entry[]))
{
 8006892:	b480      	push	{r7}
 8006894:	b083      	sub	sp, #12
 8006896:	af00      	add	r7, sp, #0
 8006898:	4603      	mov	r3, r0
 800689a:	6039      	str	r1, [r7, #0]
 800689c:	71fb      	strb	r3, [r7, #7]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_number_of_completed_packets_event\r\n");
}
 800689e:	bf00      	nop
 80068a0:	370c      	adds	r7, #12
 80068a2:	46bd      	mov	sp, r7
 80068a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068a8:	4770      	bx	lr

080068aa <hci_data_buffer_overflow_event>:
  * Values:
  - 0x01: ACL Buffer Overflow
  * @retval None
*/
WEAK_FUNCTION(void hci_data_buffer_overflow_event(uint8_t Link_Type))
{
 80068aa:	b480      	push	{r7}
 80068ac:	b083      	sub	sp, #12
 80068ae:	af00      	add	r7, sp, #0
 80068b0:	4603      	mov	r3, r0
 80068b2:	71fb      	strb	r3, [r7, #7]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_data_buffer_overflow_event\r\n");
}
 80068b4:	bf00      	nop
 80068b6:	370c      	adds	r7, #12
 80068b8:	46bd      	mov	sp, r7
 80068ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068be:	4770      	bx	lr

080068c0 <hci_encryption_key_refresh_complete_event>:
  - 0x0000 ... 0x0EFF
  * @retval None
*/
WEAK_FUNCTION(void hci_encryption_key_refresh_complete_event(uint8_t Status,
                                               uint16_t Connection_Handle))
{
 80068c0:	b480      	push	{r7}
 80068c2:	b083      	sub	sp, #12
 80068c4:	af00      	add	r7, sp, #0
 80068c6:	4603      	mov	r3, r0
 80068c8:	460a      	mov	r2, r1
 80068ca:	71fb      	strb	r3, [r7, #7]
 80068cc:	4613      	mov	r3, r2
 80068ce:	80bb      	strh	r3, [r7, #4]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_encryption_key_refresh_complete_event\r\n");
}
 80068d0:	bf00      	nop
 80068d2:	370c      	adds	r7, #12
 80068d4:	46bd      	mov	sp, r7
 80068d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068da:	4770      	bx	lr

080068dc <hci_le_advertising_report_event>:
  * @param Advertising_Report See @ref Advertising_Report_t
  * @retval None
*/
WEAK_FUNCTION(void hci_le_advertising_report_event(uint8_t Num_Reports,
                                     Advertising_Report_t Advertising_Report[]))
{
 80068dc:	b480      	push	{r7}
 80068de:	b083      	sub	sp, #12
 80068e0:	af00      	add	r7, sp, #0
 80068e2:	4603      	mov	r3, r0
 80068e4:	6039      	str	r1, [r7, #0]
 80068e6:	71fb      	strb	r3, [r7, #7]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_le_advertising_report_event\r\n");
}
 80068e8:	bf00      	nop
 80068ea:	370c      	adds	r7, #12
 80068ec:	46bd      	mov	sp, r7
 80068ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068f2:	4770      	bx	lr

080068f4 <hci_le_connection_update_complete_event>:
WEAK_FUNCTION(void hci_le_connection_update_complete_event(uint8_t Status,
                                             uint16_t Connection_Handle,
                                             uint16_t Conn_Interval,
                                             uint16_t Conn_Latency,
                                             uint16_t Supervision_Timeout))
{
 80068f4:	b490      	push	{r4, r7}
 80068f6:	b082      	sub	sp, #8
 80068f8:	af00      	add	r7, sp, #0
 80068fa:	4604      	mov	r4, r0
 80068fc:	4608      	mov	r0, r1
 80068fe:	4611      	mov	r1, r2
 8006900:	461a      	mov	r2, r3
 8006902:	4623      	mov	r3, r4
 8006904:	71fb      	strb	r3, [r7, #7]
 8006906:	4603      	mov	r3, r0
 8006908:	80bb      	strh	r3, [r7, #4]
 800690a:	460b      	mov	r3, r1
 800690c:	807b      	strh	r3, [r7, #2]
 800690e:	4613      	mov	r3, r2
 8006910:	803b      	strh	r3, [r7, #0]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_le_connection_update_complete_event\r\n");
}
 8006912:	bf00      	nop
 8006914:	3708      	adds	r7, #8
 8006916:	46bd      	mov	sp, r7
 8006918:	bc90      	pop	{r4, r7}
 800691a:	4770      	bx	lr

0800691c <hci_le_read_remote_used_features_complete_event>:
  * @retval None
*/
WEAK_FUNCTION(void hci_le_read_remote_used_features_complete_event(uint8_t Status,
                                                     uint16_t Connection_Handle,
                                                     uint8_t LE_Features[8]))
{
 800691c:	b480      	push	{r7}
 800691e:	b083      	sub	sp, #12
 8006920:	af00      	add	r7, sp, #0
 8006922:	4603      	mov	r3, r0
 8006924:	603a      	str	r2, [r7, #0]
 8006926:	71fb      	strb	r3, [r7, #7]
 8006928:	460b      	mov	r3, r1
 800692a:	80bb      	strh	r3, [r7, #4]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_le_read_remote_used_features_complete_event\r\n");
}
 800692c:	bf00      	nop
 800692e:	370c      	adds	r7, #12
 8006930:	46bd      	mov	sp, r7
 8006932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006936:	4770      	bx	lr

08006938 <hci_le_long_term_key_request_event>:
  * @retval None
*/
WEAK_FUNCTION(void hci_le_long_term_key_request_event(uint16_t Connection_Handle,
                                        uint8_t Random_Number[8],
                                        uint16_t Encrypted_Diversifier))
{
 8006938:	b480      	push	{r7}
 800693a:	b083      	sub	sp, #12
 800693c:	af00      	add	r7, sp, #0
 800693e:	4603      	mov	r3, r0
 8006940:	6039      	str	r1, [r7, #0]
 8006942:	80fb      	strh	r3, [r7, #6]
 8006944:	4613      	mov	r3, r2
 8006946:	80bb      	strh	r3, [r7, #4]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_le_long_term_key_request_event\r\n");
}
 8006948:	bf00      	nop
 800694a:	370c      	adds	r7, #12
 800694c:	46bd      	mov	sp, r7
 800694e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006952:	4770      	bx	lr

08006954 <hci_le_data_length_change_event>:
WEAK_FUNCTION(void hci_le_data_length_change_event(uint16_t Connection_Handle,
                                     uint16_t MaxTxOctets,
                                     uint16_t MaxTxTime,
                                     uint16_t MaxRxOctets,
                                     uint16_t MaxRxTime))
{
 8006954:	b490      	push	{r4, r7}
 8006956:	b082      	sub	sp, #8
 8006958:	af00      	add	r7, sp, #0
 800695a:	4604      	mov	r4, r0
 800695c:	4608      	mov	r0, r1
 800695e:	4611      	mov	r1, r2
 8006960:	461a      	mov	r2, r3
 8006962:	4623      	mov	r3, r4
 8006964:	80fb      	strh	r3, [r7, #6]
 8006966:	4603      	mov	r3, r0
 8006968:	80bb      	strh	r3, [r7, #4]
 800696a:	460b      	mov	r3, r1
 800696c:	807b      	strh	r3, [r7, #2]
 800696e:	4613      	mov	r3, r2
 8006970:	803b      	strh	r3, [r7, #0]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_le_data_length_change_event\r\n");
}
 8006972:	bf00      	nop
 8006974:	3708      	adds	r7, #8
 8006976:	46bd      	mov	sp, r7
 8006978:	bc90      	pop	{r4, r7}
 800697a:	4770      	bx	lr

0800697c <hci_le_read_local_p256_public_key_complete_event>:
  * @param Local_P256_Public_Key Local P-256 public key.
  * @retval None
*/
WEAK_FUNCTION(void hci_le_read_local_p256_public_key_complete_event(uint8_t Status,
                                                      uint8_t Local_P256_Public_Key[64]))
{
 800697c:	b480      	push	{r7}
 800697e:	b083      	sub	sp, #12
 8006980:	af00      	add	r7, sp, #0
 8006982:	4603      	mov	r3, r0
 8006984:	6039      	str	r1, [r7, #0]
 8006986:	71fb      	strb	r3, [r7, #7]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_le_read_local_p256_public_key_complete_event\r\n");
}
 8006988:	bf00      	nop
 800698a:	370c      	adds	r7, #12
 800698c:	46bd      	mov	sp, r7
 800698e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006992:	4770      	bx	lr

08006994 <hci_le_generate_dhkey_complete_event>:
  * @param DHKey Diffie Hellman Key
  * @retval None
*/
WEAK_FUNCTION(void hci_le_generate_dhkey_complete_event(uint8_t Status,
                                          uint8_t DHKey[32]))
{
 8006994:	b480      	push	{r7}
 8006996:	b083      	sub	sp, #12
 8006998:	af00      	add	r7, sp, #0
 800699a:	4603      	mov	r3, r0
 800699c:	6039      	str	r1, [r7, #0]
 800699e:	71fb      	strb	r3, [r7, #7]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_le_generate_dhkey_complete_event\r\n");
}
 80069a0:	bf00      	nop
 80069a2:	370c      	adds	r7, #12
 80069a4:	46bd      	mov	sp, r7
 80069a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069aa:	4770      	bx	lr

080069ac <hci_le_enhanced_connection_complete_event>:
                                               uint8_t Peer_Resolvable_Private_Address[6],
                                               uint16_t Conn_Interval,
                                               uint16_t Conn_Latency,
                                               uint16_t Supervision_Timeout,
                                               uint8_t Master_Clock_Accuracy))
{
 80069ac:	b490      	push	{r4, r7}
 80069ae:	b082      	sub	sp, #8
 80069b0:	af00      	add	r7, sp, #0
 80069b2:	4604      	mov	r4, r0
 80069b4:	4608      	mov	r0, r1
 80069b6:	4611      	mov	r1, r2
 80069b8:	461a      	mov	r2, r3
 80069ba:	4623      	mov	r3, r4
 80069bc:	71fb      	strb	r3, [r7, #7]
 80069be:	4603      	mov	r3, r0
 80069c0:	80bb      	strh	r3, [r7, #4]
 80069c2:	460b      	mov	r3, r1
 80069c4:	71bb      	strb	r3, [r7, #6]
 80069c6:	4613      	mov	r3, r2
 80069c8:	70fb      	strb	r3, [r7, #3]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_le_enhanced_connection_complete_event\r\n");
}
 80069ca:	bf00      	nop
 80069cc:	3708      	adds	r7, #8
 80069ce:	46bd      	mov	sp, r7
 80069d0:	bc90      	pop	{r4, r7}
 80069d2:	4770      	bx	lr

080069d4 <hci_le_direct_advertising_report_event>:
  * @param Direct_Advertising_Report See @ref Direct_Advertising_Report_t
  * @retval None
*/
WEAK_FUNCTION(void hci_le_direct_advertising_report_event(uint8_t Num_Reports,
                                            Direct_Advertising_Report_t Direct_Advertising_Report[]))
{
 80069d4:	b480      	push	{r7}
 80069d6:	b083      	sub	sp, #12
 80069d8:	af00      	add	r7, sp, #0
 80069da:	4603      	mov	r3, r0
 80069dc:	6039      	str	r1, [r7, #0]
 80069de:	71fb      	strb	r3, [r7, #7]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_le_direct_advertising_report_event\r\n");
}
 80069e0:	bf00      	nop
 80069e2:	370c      	adds	r7, #12
 80069e4:	46bd      	mov	sp, r7
 80069e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ea:	4770      	bx	lr

080069ec <aci_gap_limited_discoverable_event>:
  * @brief This event is generated by the controller when the limited discoverable mode ends due to
timeout. The timeout is 180 seconds.
  * @retval None
*/
WEAK_FUNCTION(void aci_gap_limited_discoverable_event(void))
{
 80069ec:	b480      	push	{r7}
 80069ee:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gap_limited_discoverable_event\r\n");
}
 80069f0:	bf00      	nop
 80069f2:	46bd      	mov	sp, r7
 80069f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069f8:	4770      	bx	lr

080069fa <aci_gap_pairing_complete_event>:
  * @retval None
*/
WEAK_FUNCTION(void aci_gap_pairing_complete_event(uint16_t Connection_Handle,
                                    uint8_t Status,
                                    uint8_t Reason))
{
 80069fa:	b480      	push	{r7}
 80069fc:	b083      	sub	sp, #12
 80069fe:	af00      	add	r7, sp, #0
 8006a00:	4603      	mov	r3, r0
 8006a02:	80fb      	strh	r3, [r7, #6]
 8006a04:	460b      	mov	r3, r1
 8006a06:	717b      	strb	r3, [r7, #5]
 8006a08:	4613      	mov	r3, r2
 8006a0a:	713b      	strb	r3, [r7, #4]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gap_pairing_complete_event\r\n");
}
 8006a0c:	bf00      	nop
 8006a0e:	370c      	adds	r7, #12
 8006a10:	46bd      	mov	sp, r7
 8006a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a16:	4770      	bx	lr

08006a18 <aci_gap_pass_key_req_event>:
@ref aci_gap_pass_key_resp command.
  * @param Connection_Handle Connection handle for which the passkey has been requested.
  * @retval None
*/
WEAK_FUNCTION(void aci_gap_pass_key_req_event(uint16_t Connection_Handle))
{
 8006a18:	b480      	push	{r7}
 8006a1a:	b083      	sub	sp, #12
 8006a1c:	af00      	add	r7, sp, #0
 8006a1e:	4603      	mov	r3, r0
 8006a20:	80fb      	strh	r3, [r7, #6]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gap_pass_key_req_event\r\n");
}
 8006a22:	bf00      	nop
 8006a24:	370c      	adds	r7, #12
 8006a26:	46bd      	mov	sp, r7
 8006a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a2c:	4770      	bx	lr

08006a2e <aci_gap_authorization_req_event>:
@ref aci_gap_authorization_resp command should be used to respond by the application.
  * @param Connection_Handle Connection handle for which authorization has been requested.
  * @retval None
*/
WEAK_FUNCTION(void aci_gap_authorization_req_event(uint16_t Connection_Handle))
{
 8006a2e:	b480      	push	{r7}
 8006a30:	b083      	sub	sp, #12
 8006a32:	af00      	add	r7, sp, #0
 8006a34:	4603      	mov	r3, r0
 8006a36:	80fb      	strh	r3, [r7, #6]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gap_authorization_req_event\r\n");
}
 8006a38:	bf00      	nop
 8006a3a:	370c      	adds	r7, #12
 8006a3c:	46bd      	mov	sp, r7
 8006a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a42:	4770      	bx	lr

08006a44 <aci_gap_slave_security_initiated_event>:
/**
  * @brief This event is generated when the slave security request is successfully sent to the master.
  * @retval None
*/
WEAK_FUNCTION(void aci_gap_slave_security_initiated_event(void))
{
 8006a44:	b480      	push	{r7}
 8006a46:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gap_slave_security_initiated_event\r\n");
}
 8006a48:	bf00      	nop
 8006a4a:	46bd      	mov	sp, r7
 8006a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a50:	4770      	bx	lr

08006a52 <aci_gap_bond_lost_event>:
received, the upper layer has to issue the command @ref aci_gap_allow_rebond in order to
allow the slave to continue the pairing process with the master.
  * @retval None
*/
WEAK_FUNCTION(void aci_gap_bond_lost_event(void))
{
 8006a52:	b480      	push	{r7}
 8006a54:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gap_bond_lost_event\r\n");
}
 8006a56:	bf00      	nop
 8006a58:	46bd      	mov	sp, r7
 8006a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a5e:	4770      	bx	lr

08006a60 <aci_gap_proc_complete_event>:
*/
WEAK_FUNCTION(void aci_gap_proc_complete_event(uint8_t Procedure_Code,
                                 uint8_t Status,
                                 uint8_t Data_Length,
                                 uint8_t Data[]))
{
 8006a60:	b480      	push	{r7}
 8006a62:	b083      	sub	sp, #12
 8006a64:	af00      	add	r7, sp, #0
 8006a66:	603b      	str	r3, [r7, #0]
 8006a68:	4603      	mov	r3, r0
 8006a6a:	71fb      	strb	r3, [r7, #7]
 8006a6c:	460b      	mov	r3, r1
 8006a6e:	71bb      	strb	r3, [r7, #6]
 8006a70:	4613      	mov	r3, r2
 8006a72:	717b      	strb	r3, [r7, #5]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gap_proc_complete_event\r\n");
}
 8006a74:	bf00      	nop
 8006a76:	370c      	adds	r7, #12
 8006a78:	46bd      	mov	sp, r7
 8006a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a7e:	4770      	bx	lr

08006a80 <aci_gap_addr_not_resolved_event>:
  * @param Connection_Handle Connection handle for which the private address could not be
resolved with any of the stored IRK's.
  * @retval None
*/
WEAK_FUNCTION(void aci_gap_addr_not_resolved_event(uint16_t Connection_Handle))
{
 8006a80:	b480      	push	{r7}
 8006a82:	b083      	sub	sp, #12
 8006a84:	af00      	add	r7, sp, #0
 8006a86:	4603      	mov	r3, r0
 8006a88:	80fb      	strh	r3, [r7, #6]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gap_addr_not_resolved_event\r\n");
}
 8006a8a:	bf00      	nop
 8006a8c:	370c      	adds	r7, #12
 8006a8e:	46bd      	mov	sp, r7
 8006a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a94:	4770      	bx	lr

08006a96 <aci_gap_numeric_comparison_value_event>:
  * @param Numeric_Value 
  * @retval None
*/
WEAK_FUNCTION(void aci_gap_numeric_comparison_value_event(uint16_t Connection_Handle,
                                            uint32_t Numeric_Value))
{
 8006a96:	b480      	push	{r7}
 8006a98:	b083      	sub	sp, #12
 8006a9a:	af00      	add	r7, sp, #0
 8006a9c:	4603      	mov	r3, r0
 8006a9e:	6039      	str	r1, [r7, #0]
 8006aa0:	80fb      	strh	r3, [r7, #6]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gap_numeric_comparison_value_event\r\n");
}
 8006aa2:	bf00      	nop
 8006aa4:	370c      	adds	r7, #12
 8006aa6:	46bd      	mov	sp, r7
 8006aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aac:	4770      	bx	lr

08006aae <aci_gap_keypress_notification_event>:
  * @param Notification_Type Type of Keypress input notified/signaled by peer device (having Keyboard only I/O capabilities
  * @retval None
*/
WEAK_FUNCTION(void aci_gap_keypress_notification_event(uint16_t Connection_Handle,
                                         uint8_t Notification_Type))
{
 8006aae:	b480      	push	{r7}
 8006ab0:	b083      	sub	sp, #12
 8006ab2:	af00      	add	r7, sp, #0
 8006ab4:	4603      	mov	r3, r0
 8006ab6:	460a      	mov	r2, r1
 8006ab8:	80fb      	strh	r3, [r7, #6]
 8006aba:	4613      	mov	r3, r2
 8006abc:	717b      	strb	r3, [r7, #5]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gap_keypress_notification_event\r\n");
}
 8006abe:	bf00      	nop
 8006ac0:	370c      	adds	r7, #12
 8006ac2:	46bd      	mov	sp, r7
 8006ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ac8:	4770      	bx	lr

08006aca <aci_gatt_attribute_modified_event>:
WEAK_FUNCTION(void aci_gatt_attribute_modified_event(uint16_t Connection_Handle,
                                       uint16_t Attr_Handle,
                                       uint16_t Offset,
                                       uint16_t Attr_Data_Length,
                                       uint8_t Attr_Data[]))
{
 8006aca:	b490      	push	{r4, r7}
 8006acc:	b082      	sub	sp, #8
 8006ace:	af00      	add	r7, sp, #0
 8006ad0:	4604      	mov	r4, r0
 8006ad2:	4608      	mov	r0, r1
 8006ad4:	4611      	mov	r1, r2
 8006ad6:	461a      	mov	r2, r3
 8006ad8:	4623      	mov	r3, r4
 8006ada:	80fb      	strh	r3, [r7, #6]
 8006adc:	4603      	mov	r3, r0
 8006ade:	80bb      	strh	r3, [r7, #4]
 8006ae0:	460b      	mov	r3, r1
 8006ae2:	807b      	strh	r3, [r7, #2]
 8006ae4:	4613      	mov	r3, r2
 8006ae6:	803b      	strh	r3, [r7, #0]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gatt_attribute_modified_event\r\n");
}
 8006ae8:	bf00      	nop
 8006aea:	3708      	adds	r7, #8
 8006aec:	46bd      	mov	sp, r7
 8006aee:	bc90      	pop	{r4, r7}
 8006af0:	4770      	bx	lr

08006af2 <aci_gatt_proc_timeout_event>:
seconds). This is a critical event that should not happen during normal operating conditions. It is an indication of either a major disruption in the communication link or a mistake in the application which does not provide a reply to GATT procedures. After this event, the GATT channel is closed and no more GATT communication can be performed. The applications is exptected to issue an @ref aci_gap_terminate to disconnect from the peer device. It is important to leave an 100 ms blank window before sending the @ref aci_gap_terminate, since immediately after this event, system could save important information in non volatile memory.
  * @param Connection_Handle Connection handle on which the GATT procedure has timed out
  * @retval None
*/
WEAK_FUNCTION(void aci_gatt_proc_timeout_event(uint16_t Connection_Handle))
{
 8006af2:	b480      	push	{r7}
 8006af4:	b083      	sub	sp, #12
 8006af6:	af00      	add	r7, sp, #0
 8006af8:	4603      	mov	r3, r0
 8006afa:	80fb      	strh	r3, [r7, #6]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gatt_proc_timeout_event\r\n");
}
 8006afc:	bf00      	nop
 8006afe:	370c      	adds	r7, #12
 8006b00:	46bd      	mov	sp, r7
 8006b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b06:	4770      	bx	lr

08006b08 <aci_att_exchange_mtu_resp_event>:
  * @param Server_RX_MTU ATT_MTU value agreed between server and client
  * @retval None
*/
WEAK_FUNCTION(void aci_att_exchange_mtu_resp_event(uint16_t Connection_Handle,
                                     uint16_t Server_RX_MTU))
{
 8006b08:	b480      	push	{r7}
 8006b0a:	b083      	sub	sp, #12
 8006b0c:	af00      	add	r7, sp, #0
 8006b0e:	4603      	mov	r3, r0
 8006b10:	460a      	mov	r2, r1
 8006b12:	80fb      	strh	r3, [r7, #6]
 8006b14:	4613      	mov	r3, r2
 8006b16:	80bb      	strh	r3, [r7, #4]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_att_exchange_mtu_resp_event\r\n");
}
 8006b18:	bf00      	nop
 8006b1a:	370c      	adds	r7, #12
 8006b1c:	46bd      	mov	sp, r7
 8006b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b22:	4770      	bx	lr

08006b24 <aci_att_find_info_resp_event>:
*/
WEAK_FUNCTION(void aci_att_find_info_resp_event(uint16_t Connection_Handle,
                                  uint8_t Format,
                                  uint8_t Event_Data_Length,
                                  uint8_t Handle_UUID_Pair[]))
{
 8006b24:	b480      	push	{r7}
 8006b26:	b083      	sub	sp, #12
 8006b28:	af00      	add	r7, sp, #0
 8006b2a:	603b      	str	r3, [r7, #0]
 8006b2c:	4603      	mov	r3, r0
 8006b2e:	80fb      	strh	r3, [r7, #6]
 8006b30:	460b      	mov	r3, r1
 8006b32:	717b      	strb	r3, [r7, #5]
 8006b34:	4613      	mov	r3, r2
 8006b36:	713b      	strb	r3, [r7, #4]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_att_find_info_resp_event\r\n");
}
 8006b38:	bf00      	nop
 8006b3a:	370c      	adds	r7, #12
 8006b3c:	46bd      	mov	sp, r7
 8006b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b42:	4770      	bx	lr

08006b44 <aci_att_find_by_type_value_resp_event>:
  * @retval None
*/
WEAK_FUNCTION(void aci_att_find_by_type_value_resp_event(uint16_t Connection_Handle,
                                           uint8_t Num_of_Handle_Pair,
                                           Attribute_Group_Handle_Pair_t Attribute_Group_Handle_Pair[]))
{
 8006b44:	b480      	push	{r7}
 8006b46:	b083      	sub	sp, #12
 8006b48:	af00      	add	r7, sp, #0
 8006b4a:	4603      	mov	r3, r0
 8006b4c:	603a      	str	r2, [r7, #0]
 8006b4e:	80fb      	strh	r3, [r7, #6]
 8006b50:	460b      	mov	r3, r1
 8006b52:	717b      	strb	r3, [r7, #5]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_att_find_by_type_value_resp_event\r\n");
}
 8006b54:	bf00      	nop
 8006b56:	370c      	adds	r7, #12
 8006b58:	46bd      	mov	sp, r7
 8006b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b5e:	4770      	bx	lr

08006b60 <aci_att_read_by_type_resp_event>:
*/
WEAK_FUNCTION(void aci_att_read_by_type_resp_event(uint16_t Connection_Handle,
                                     uint8_t Handle_Value_Pair_Length,
                                     uint8_t Data_Length,
                                     uint8_t Handle_Value_Pair_Data[]))
{
 8006b60:	b480      	push	{r7}
 8006b62:	b083      	sub	sp, #12
 8006b64:	af00      	add	r7, sp, #0
 8006b66:	603b      	str	r3, [r7, #0]
 8006b68:	4603      	mov	r3, r0
 8006b6a:	80fb      	strh	r3, [r7, #6]
 8006b6c:	460b      	mov	r3, r1
 8006b6e:	717b      	strb	r3, [r7, #5]
 8006b70:	4613      	mov	r3, r2
 8006b72:	713b      	strb	r3, [r7, #4]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_att_read_by_type_resp_event\r\n");
}
 8006b74:	bf00      	nop
 8006b76:	370c      	adds	r7, #12
 8006b78:	46bd      	mov	sp, r7
 8006b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b7e:	4770      	bx	lr

08006b80 <aci_att_read_resp_event>:
  * @retval None
*/
WEAK_FUNCTION(void aci_att_read_resp_event(uint16_t Connection_Handle,
                             uint8_t Event_Data_Length,
                             uint8_t Attribute_Value[]))
{
 8006b80:	b480      	push	{r7}
 8006b82:	b083      	sub	sp, #12
 8006b84:	af00      	add	r7, sp, #0
 8006b86:	4603      	mov	r3, r0
 8006b88:	603a      	str	r2, [r7, #0]
 8006b8a:	80fb      	strh	r3, [r7, #6]
 8006b8c:	460b      	mov	r3, r1
 8006b8e:	717b      	strb	r3, [r7, #5]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_att_read_resp_event\r\n");
}
 8006b90:	bf00      	nop
 8006b92:	370c      	adds	r7, #12
 8006b94:	46bd      	mov	sp, r7
 8006b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b9a:	4770      	bx	lr

08006b9c <aci_att_read_blob_resp_event>:
  * @retval None
*/
WEAK_FUNCTION(void aci_att_read_blob_resp_event(uint16_t Connection_Handle,
                                  uint8_t Event_Data_Length,
                                  uint8_t Attribute_Value[]))
{
 8006b9c:	b480      	push	{r7}
 8006b9e:	b083      	sub	sp, #12
 8006ba0:	af00      	add	r7, sp, #0
 8006ba2:	4603      	mov	r3, r0
 8006ba4:	603a      	str	r2, [r7, #0]
 8006ba6:	80fb      	strh	r3, [r7, #6]
 8006ba8:	460b      	mov	r3, r1
 8006baa:	717b      	strb	r3, [r7, #5]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_att_read_blob_resp_event\r\n");
}
 8006bac:	bf00      	nop
 8006bae:	370c      	adds	r7, #12
 8006bb0:	46bd      	mov	sp, r7
 8006bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bb6:	4770      	bx	lr

08006bb8 <aci_att_read_multiple_resp_event>:
  * @retval None
*/
WEAK_FUNCTION(void aci_att_read_multiple_resp_event(uint16_t Connection_Handle,
                                      uint8_t Event_Data_Length,
                                      uint8_t Set_Of_Values[]))
{
 8006bb8:	b480      	push	{r7}
 8006bba:	b083      	sub	sp, #12
 8006bbc:	af00      	add	r7, sp, #0
 8006bbe:	4603      	mov	r3, r0
 8006bc0:	603a      	str	r2, [r7, #0]
 8006bc2:	80fb      	strh	r3, [r7, #6]
 8006bc4:	460b      	mov	r3, r1
 8006bc6:	717b      	strb	r3, [r7, #5]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_att_read_multiple_resp_event\r\n");
}
 8006bc8:	bf00      	nop
 8006bca:	370c      	adds	r7, #12
 8006bcc:	46bd      	mov	sp, r7
 8006bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bd2:	4770      	bx	lr

08006bd4 <aci_att_read_by_group_type_resp_event>:
*/
WEAK_FUNCTION(void aci_att_read_by_group_type_resp_event(uint16_t Connection_Handle,
                                           uint8_t Attribute_Data_Length,
                                           uint8_t Data_Length,
                                           uint8_t Attribute_Data_List[]))
{
 8006bd4:	b480      	push	{r7}
 8006bd6:	b083      	sub	sp, #12
 8006bd8:	af00      	add	r7, sp, #0
 8006bda:	603b      	str	r3, [r7, #0]
 8006bdc:	4603      	mov	r3, r0
 8006bde:	80fb      	strh	r3, [r7, #6]
 8006be0:	460b      	mov	r3, r1
 8006be2:	717b      	strb	r3, [r7, #5]
 8006be4:	4613      	mov	r3, r2
 8006be6:	713b      	strb	r3, [r7, #4]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_att_read_by_group_type_resp_event\r\n");
}
 8006be8:	bf00      	nop
 8006bea:	370c      	adds	r7, #12
 8006bec:	46bd      	mov	sp, r7
 8006bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf2:	4770      	bx	lr

08006bf4 <aci_att_prepare_write_resp_event>:
WEAK_FUNCTION(void aci_att_prepare_write_resp_event(uint16_t Connection_Handle,
                                      uint16_t Attribute_Handle,
                                      uint16_t Offset,
                                      uint8_t Part_Attribute_Value_Length,
                                      uint8_t Part_Attribute_Value[]))
{
 8006bf4:	b490      	push	{r4, r7}
 8006bf6:	b082      	sub	sp, #8
 8006bf8:	af00      	add	r7, sp, #0
 8006bfa:	4604      	mov	r4, r0
 8006bfc:	4608      	mov	r0, r1
 8006bfe:	4611      	mov	r1, r2
 8006c00:	461a      	mov	r2, r3
 8006c02:	4623      	mov	r3, r4
 8006c04:	80fb      	strh	r3, [r7, #6]
 8006c06:	4603      	mov	r3, r0
 8006c08:	80bb      	strh	r3, [r7, #4]
 8006c0a:	460b      	mov	r3, r1
 8006c0c:	807b      	strh	r3, [r7, #2]
 8006c0e:	4613      	mov	r3, r2
 8006c10:	707b      	strb	r3, [r7, #1]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_att_prepare_write_resp_event\r\n");
}
 8006c12:	bf00      	nop
 8006c14:	3708      	adds	r7, #8
 8006c16:	46bd      	mov	sp, r7
 8006c18:	bc90      	pop	{r4, r7}
 8006c1a:	4770      	bx	lr

08006c1c <aci_att_exec_write_resp_event>:
  * @brief This event is generated in response to an Execute Write Request.
  * @param Connection_Handle Connection handle related to the response
  * @retval None
*/
WEAK_FUNCTION(void aci_att_exec_write_resp_event(uint16_t Connection_Handle))
{
 8006c1c:	b480      	push	{r7}
 8006c1e:	b083      	sub	sp, #12
 8006c20:	af00      	add	r7, sp, #0
 8006c22:	4603      	mov	r3, r0
 8006c24:	80fb      	strh	r3, [r7, #6]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_att_exec_write_resp_event\r\n");
}
 8006c26:	bf00      	nop
 8006c28:	370c      	adds	r7, #12
 8006c2a:	46bd      	mov	sp, r7
 8006c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c30:	4770      	bx	lr

08006c32 <aci_gatt_indication_event>:
*/
WEAK_FUNCTION(void aci_gatt_indication_event(uint16_t Connection_Handle,
                               uint16_t Attribute_Handle,
                               uint8_t Attribute_Value_Length,
                               uint8_t Attribute_Value[]))
{
 8006c32:	b480      	push	{r7}
 8006c34:	b085      	sub	sp, #20
 8006c36:	af00      	add	r7, sp, #0
 8006c38:	607b      	str	r3, [r7, #4]
 8006c3a:	4603      	mov	r3, r0
 8006c3c:	81fb      	strh	r3, [r7, #14]
 8006c3e:	460b      	mov	r3, r1
 8006c40:	81bb      	strh	r3, [r7, #12]
 8006c42:	4613      	mov	r3, r2
 8006c44:	72fb      	strb	r3, [r7, #11]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gatt_indication_event\r\n");
}
 8006c46:	bf00      	nop
 8006c48:	3714      	adds	r7, #20
 8006c4a:	46bd      	mov	sp, r7
 8006c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c50:	4770      	bx	lr

08006c52 <aci_gatt_notification_event>:
*/
WEAK_FUNCTION(void aci_gatt_notification_event(uint16_t Connection_Handle,
                                 uint16_t Attribute_Handle,
                                 uint8_t Attribute_Value_Length,
                                 uint8_t Attribute_Value[]))
{
 8006c52:	b480      	push	{r7}
 8006c54:	b085      	sub	sp, #20
 8006c56:	af00      	add	r7, sp, #0
 8006c58:	607b      	str	r3, [r7, #4]
 8006c5a:	4603      	mov	r3, r0
 8006c5c:	81fb      	strh	r3, [r7, #14]
 8006c5e:	460b      	mov	r3, r1
 8006c60:	81bb      	strh	r3, [r7, #12]
 8006c62:	4613      	mov	r3, r2
 8006c64:	72fb      	strb	r3, [r7, #11]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gatt_notification_event\r\n");
}
 8006c66:	bf00      	nop
 8006c68:	3714      	adds	r7, #20
 8006c6a:	46bd      	mov	sp, r7
 8006c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c70:	4770      	bx	lr

08006c72 <aci_gatt_proc_complete_event>:
  - 0xFC: Flash erase failed
  * @retval None
*/
WEAK_FUNCTION(void aci_gatt_proc_complete_event(uint16_t Connection_Handle,
                                  uint8_t Error_Code))
{
 8006c72:	b480      	push	{r7}
 8006c74:	b083      	sub	sp, #12
 8006c76:	af00      	add	r7, sp, #0
 8006c78:	4603      	mov	r3, r0
 8006c7a:	460a      	mov	r2, r1
 8006c7c:	80fb      	strh	r3, [r7, #6]
 8006c7e:	4613      	mov	r3, r2
 8006c80:	717b      	strb	r3, [r7, #5]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gatt_proc_complete_event\r\n");
}
 8006c82:	bf00      	nop
 8006c84:	370c      	adds	r7, #12
 8006c86:	46bd      	mov	sp, r7
 8006c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c8c:	4770      	bx	lr

08006c8e <aci_gatt_error_resp_event>:
*/
WEAK_FUNCTION(void aci_gatt_error_resp_event(uint16_t Connection_Handle,
                               uint8_t Req_Opcode,
                               uint16_t Attribute_Handle,
                               uint8_t Error_Code))
{
 8006c8e:	b490      	push	{r4, r7}
 8006c90:	b082      	sub	sp, #8
 8006c92:	af00      	add	r7, sp, #0
 8006c94:	4604      	mov	r4, r0
 8006c96:	4608      	mov	r0, r1
 8006c98:	4611      	mov	r1, r2
 8006c9a:	461a      	mov	r2, r3
 8006c9c:	4623      	mov	r3, r4
 8006c9e:	80fb      	strh	r3, [r7, #6]
 8006ca0:	4603      	mov	r3, r0
 8006ca2:	717b      	strb	r3, [r7, #5]
 8006ca4:	460b      	mov	r3, r1
 8006ca6:	807b      	strh	r3, [r7, #2]
 8006ca8:	4613      	mov	r3, r2
 8006caa:	713b      	strb	r3, [r7, #4]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gatt_error_resp_event\r\n");
}
 8006cac:	bf00      	nop
 8006cae:	3708      	adds	r7, #8
 8006cb0:	46bd      	mov	sp, r7
 8006cb2:	bc90      	pop	{r4, r7}
 8006cb4:	4770      	bx	lr

08006cb6 <aci_gatt_disc_read_char_by_uuid_resp_event>:
*/
WEAK_FUNCTION(void aci_gatt_disc_read_char_by_uuid_resp_event(uint16_t Connection_Handle,
                                                uint16_t Attribute_Handle,
                                                uint8_t Attribute_Value_Length,
                                                uint8_t Attribute_Value[]))
{
 8006cb6:	b480      	push	{r7}
 8006cb8:	b085      	sub	sp, #20
 8006cba:	af00      	add	r7, sp, #0
 8006cbc:	607b      	str	r3, [r7, #4]
 8006cbe:	4603      	mov	r3, r0
 8006cc0:	81fb      	strh	r3, [r7, #14]
 8006cc2:	460b      	mov	r3, r1
 8006cc4:	81bb      	strh	r3, [r7, #12]
 8006cc6:	4613      	mov	r3, r2
 8006cc8:	72fb      	strb	r3, [r7, #11]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gatt_disc_read_char_by_uuid_resp_event\r\n");
}
 8006cca:	bf00      	nop
 8006ccc:	3714      	adds	r7, #20
 8006cce:	46bd      	mov	sp, r7
 8006cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cd4:	4770      	bx	lr

08006cd6 <aci_gatt_write_permit_req_event>:
*/
WEAK_FUNCTION(void aci_gatt_write_permit_req_event(uint16_t Connection_Handle,
                                     uint16_t Attribute_Handle,
                                     uint8_t Data_Length,
                                     uint8_t Data[]))
{
 8006cd6:	b480      	push	{r7}
 8006cd8:	b085      	sub	sp, #20
 8006cda:	af00      	add	r7, sp, #0
 8006cdc:	607b      	str	r3, [r7, #4]
 8006cde:	4603      	mov	r3, r0
 8006ce0:	81fb      	strh	r3, [r7, #14]
 8006ce2:	460b      	mov	r3, r1
 8006ce4:	81bb      	strh	r3, [r7, #12]
 8006ce6:	4613      	mov	r3, r2
 8006ce8:	72fb      	strb	r3, [r7, #11]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gatt_write_permit_req_event\r\n");
}
 8006cea:	bf00      	nop
 8006cec:	3714      	adds	r7, #20
 8006cee:	46bd      	mov	sp, r7
 8006cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cf4:	4770      	bx	lr

08006cf6 <aci_gatt_read_multi_permit_req_event>:
  * @retval None
*/
WEAK_FUNCTION(void aci_gatt_read_multi_permit_req_event(uint16_t Connection_Handle,
                                          uint8_t Number_of_Handles,
                                          Handle_Item_t Handle_Item[]))
{
 8006cf6:	b480      	push	{r7}
 8006cf8:	b083      	sub	sp, #12
 8006cfa:	af00      	add	r7, sp, #0
 8006cfc:	4603      	mov	r3, r0
 8006cfe:	603a      	str	r2, [r7, #0]
 8006d00:	80fb      	strh	r3, [r7, #6]
 8006d02:	460b      	mov	r3, r1
 8006d04:	717b      	strb	r3, [r7, #5]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gatt_read_multi_permit_req_event\r\n");
}
 8006d06:	bf00      	nop
 8006d08:	370c      	adds	r7, #12
 8006d0a:	46bd      	mov	sp, r7
 8006d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d10:	4770      	bx	lr

08006d12 <aci_gatt_tx_pool_available_event>:
  * @param Available_Buffers Not used.
  * @retval None
*/
WEAK_FUNCTION(void aci_gatt_tx_pool_available_event(uint16_t Connection_Handle,
                                      uint16_t Available_Buffers))
{
 8006d12:	b480      	push	{r7}
 8006d14:	b083      	sub	sp, #12
 8006d16:	af00      	add	r7, sp, #0
 8006d18:	4603      	mov	r3, r0
 8006d1a:	460a      	mov	r2, r1
 8006d1c:	80fb      	strh	r3, [r7, #6]
 8006d1e:	4613      	mov	r3, r2
 8006d20:	80bb      	strh	r3, [r7, #4]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gatt_tx_pool_available_event\r\n");
}
 8006d22:	bf00      	nop
 8006d24:	370c      	adds	r7, #12
 8006d26:	46bd      	mov	sp, r7
 8006d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d2c:	4770      	bx	lr

08006d2e <aci_gatt_server_confirmation_event>:
  * @brief This event is generated when the client has sent the confirmation to a previously sent indication
  * @param Connection_Handle Connection handle related to the event
  * @retval None
*/
WEAK_FUNCTION(void aci_gatt_server_confirmation_event(uint16_t Connection_Handle))
{
 8006d2e:	b480      	push	{r7}
 8006d30:	b083      	sub	sp, #12
 8006d32:	af00      	add	r7, sp, #0
 8006d34:	4603      	mov	r3, r0
 8006d36:	80fb      	strh	r3, [r7, #6]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gatt_server_confirmation_event\r\n");
}
 8006d38:	bf00      	nop
 8006d3a:	370c      	adds	r7, #12
 8006d3c:	46bd      	mov	sp, r7
 8006d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d42:	4770      	bx	lr

08006d44 <aci_gatt_prepare_write_permit_req_event>:
WEAK_FUNCTION(void aci_gatt_prepare_write_permit_req_event(uint16_t Connection_Handle,
                                             uint16_t Attribute_Handle,
                                             uint16_t Offset,
                                             uint8_t Data_Length,
                                             uint8_t Data[]))
{
 8006d44:	b490      	push	{r4, r7}
 8006d46:	b082      	sub	sp, #8
 8006d48:	af00      	add	r7, sp, #0
 8006d4a:	4604      	mov	r4, r0
 8006d4c:	4608      	mov	r0, r1
 8006d4e:	4611      	mov	r1, r2
 8006d50:	461a      	mov	r2, r3
 8006d52:	4623      	mov	r3, r4
 8006d54:	80fb      	strh	r3, [r7, #6]
 8006d56:	4603      	mov	r3, r0
 8006d58:	80bb      	strh	r3, [r7, #4]
 8006d5a:	460b      	mov	r3, r1
 8006d5c:	807b      	strh	r3, [r7, #2]
 8006d5e:	4613      	mov	r3, r2
 8006d60:	707b      	strb	r3, [r7, #1]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gatt_prepare_write_permit_req_event\r\n");
}
 8006d62:	bf00      	nop
 8006d64:	3708      	adds	r7, #8
 8006d66:	46bd      	mov	sp, r7
 8006d68:	bc90      	pop	{r4, r7}
 8006d6a:	4770      	bx	lr

08006d6c <aci_l2cap_connection_update_resp_event>:
  * @param Result 
  * @retval None
*/
WEAK_FUNCTION(void aci_l2cap_connection_update_resp_event(uint16_t Connection_Handle,
                                            uint16_t Result))
{
 8006d6c:	b480      	push	{r7}
 8006d6e:	b083      	sub	sp, #12
 8006d70:	af00      	add	r7, sp, #0
 8006d72:	4603      	mov	r3, r0
 8006d74:	460a      	mov	r2, r1
 8006d76:	80fb      	strh	r3, [r7, #6]
 8006d78:	4613      	mov	r3, r2
 8006d7a:	80bb      	strh	r3, [r7, #4]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_l2cap_connection_update_resp_event\r\n");
}
 8006d7c:	bf00      	nop
 8006d7e:	370c      	adds	r7, #12
 8006d80:	46bd      	mov	sp, r7
 8006d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d86:	4770      	bx	lr

08006d88 <aci_l2cap_proc_timeout_event>:
  * @retval None
*/
WEAK_FUNCTION(void aci_l2cap_proc_timeout_event(uint16_t Connection_Handle,
                                  uint8_t Data_Length,
                                  uint8_t Data[]))
{
 8006d88:	b480      	push	{r7}
 8006d8a:	b083      	sub	sp, #12
 8006d8c:	af00      	add	r7, sp, #0
 8006d8e:	4603      	mov	r3, r0
 8006d90:	603a      	str	r2, [r7, #0]
 8006d92:	80fb      	strh	r3, [r7, #6]
 8006d94:	460b      	mov	r3, r1
 8006d96:	717b      	strb	r3, [r7, #5]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_l2cap_proc_timeout_event\r\n");
}
 8006d98:	bf00      	nop
 8006d9a:	370c      	adds	r7, #12
 8006d9c:	46bd      	mov	sp, r7
 8006d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006da2:	4770      	bx	lr

08006da4 <aci_l2cap_connection_update_req_event>:
                                           uint16_t L2CAP_Length,
                                           uint16_t Interval_Min,
                                           uint16_t Interval_Max,
                                           uint16_t Slave_Latency,
                                           uint16_t Timeout_Multiplier))
{
 8006da4:	b490      	push	{r4, r7}
 8006da6:	b082      	sub	sp, #8
 8006da8:	af00      	add	r7, sp, #0
 8006daa:	4604      	mov	r4, r0
 8006dac:	4608      	mov	r0, r1
 8006dae:	4611      	mov	r1, r2
 8006db0:	461a      	mov	r2, r3
 8006db2:	4623      	mov	r3, r4
 8006db4:	80fb      	strh	r3, [r7, #6]
 8006db6:	4603      	mov	r3, r0
 8006db8:	717b      	strb	r3, [r7, #5]
 8006dba:	460b      	mov	r3, r1
 8006dbc:	807b      	strh	r3, [r7, #2]
 8006dbe:	4613      	mov	r3, r2
 8006dc0:	803b      	strh	r3, [r7, #0]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_l2cap_connection_update_req_event\r\n");
}
 8006dc2:	bf00      	nop
 8006dc4:	3708      	adds	r7, #8
 8006dc6:	46bd      	mov	sp, r7
 8006dc8:	bc90      	pop	{r4, r7}
 8006dca:	4770      	bx	lr

08006dcc <aci_l2cap_command_reject_event>:
WEAK_FUNCTION(void aci_l2cap_command_reject_event(uint16_t Connection_Handle,
                                    uint8_t Identifier,
                                    uint16_t Reason,
                                    uint8_t Data_Length,
                                    uint8_t Data[]))
{
 8006dcc:	b490      	push	{r4, r7}
 8006dce:	b082      	sub	sp, #8
 8006dd0:	af00      	add	r7, sp, #0
 8006dd2:	4604      	mov	r4, r0
 8006dd4:	4608      	mov	r0, r1
 8006dd6:	4611      	mov	r1, r2
 8006dd8:	461a      	mov	r2, r3
 8006dda:	4623      	mov	r3, r4
 8006ddc:	80fb      	strh	r3, [r7, #6]
 8006dde:	4603      	mov	r3, r0
 8006de0:	717b      	strb	r3, [r7, #5]
 8006de2:	460b      	mov	r3, r1
 8006de4:	807b      	strh	r3, [r7, #2]
 8006de6:	4613      	mov	r3, r2
 8006de8:	713b      	strb	r3, [r7, #4]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_l2cap_command_reject_event\r\n");
}
 8006dea:	bf00      	nop
 8006dec:	3708      	adds	r7, #8
 8006dee:	46bd      	mov	sp, r7
 8006df0:	bc90      	pop	{r4, r7}
 8006df2:	4770      	bx	lr

08006df4 <aci_blue_initialized_event>:
  - 0x08: System reset due to crash
  - 0x09: System reset due to ECC error
  * @retval None
*/
WEAK_FUNCTION(void aci_blue_initialized_event(uint8_t Reason_Code))
{
 8006df4:	b480      	push	{r7}
 8006df6:	b083      	sub	sp, #12
 8006df8:	af00      	add	r7, sp, #0
 8006dfa:	4603      	mov	r3, r0
 8006dfc:	71fb      	strb	r3, [r7, #7]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_blue_initialized_event Reason_Code=%x\r\n",Reason_Code);
}
 8006dfe:	bf00      	nop
 8006e00:	370c      	adds	r7, #12
 8006e02:	46bd      	mov	sp, r7
 8006e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e08:	4770      	bx	lr

08006e0a <aci_blue_events_lost_event>:
  - 0x0040000000000000: ACI_GAP_NUMERIC_COMPARISON_VALUE_EVENT
  - 0x0080000000000000: ACI_GAP_KEYPRESS_NOTIFICATION_EVENT
  * @retval None
*/
WEAK_FUNCTION(void aci_blue_events_lost_event(uint8_t Lost_Events[8]))
{
 8006e0a:	b480      	push	{r7}
 8006e0c:	b083      	sub	sp, #12
 8006e0e:	af00      	add	r7, sp, #0
 8006e10:	6078      	str	r0, [r7, #4]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_blue_events_lost_event\r\n");
}
 8006e12:	bf00      	nop
 8006e14:	370c      	adds	r7, #12
 8006e16:	46bd      	mov	sp, r7
 8006e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e1c:	4770      	bx	lr

08006e1e <aci_blue_crash_info_event>:
                               uint32_t LR,
                               uint32_t PC,
                               uint32_t xPSR,
                               uint8_t Debug_Data_Length,
                               uint8_t Debug_Data[]))
{
 8006e1e:	b480      	push	{r7}
 8006e20:	b085      	sub	sp, #20
 8006e22:	af00      	add	r7, sp, #0
 8006e24:	60b9      	str	r1, [r7, #8]
 8006e26:	607a      	str	r2, [r7, #4]
 8006e28:	603b      	str	r3, [r7, #0]
 8006e2a:	4603      	mov	r3, r0
 8006e2c:	73fb      	strb	r3, [r7, #15]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_blue_crash_info_event\r\n");
}
 8006e2e:	bf00      	nop
 8006e30:	3714      	adds	r7, #20
 8006e32:	46bd      	mov	sp, r7
 8006e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e38:	4770      	bx	lr

08006e3a <aci_hal_end_of_radio_activity_event>:
  * @retval None
*/
WEAK_FUNCTION(void aci_hal_end_of_radio_activity_event(uint8_t Last_State,
                                         uint8_t Next_State,
                                         uint32_t Next_State_SysTime))
{
 8006e3a:	b480      	push	{r7}
 8006e3c:	b083      	sub	sp, #12
 8006e3e:	af00      	add	r7, sp, #0
 8006e40:	4603      	mov	r3, r0
 8006e42:	603a      	str	r2, [r7, #0]
 8006e44:	71fb      	strb	r3, [r7, #7]
 8006e46:	460b      	mov	r3, r1
 8006e48:	71bb      	strb	r3, [r7, #6]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_hal_end_of_radio_activity_event\r\n");
}
 8006e4a:	bf00      	nop
 8006e4c:	370c      	adds	r7, #12
 8006e4e:	46bd      	mov	sp, r7
 8006e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e54:	4770      	bx	lr

08006e56 <aci_hal_scan_req_report_event>:
  * @retval None
*/
WEAK_FUNCTION(void aci_hal_scan_req_report_event(int8_t RSSI,
                                   uint8_t Peer_Address_Type,
                                   uint8_t Peer_Address[6]))
{
 8006e56:	b480      	push	{r7}
 8006e58:	b083      	sub	sp, #12
 8006e5a:	af00      	add	r7, sp, #0
 8006e5c:	4603      	mov	r3, r0
 8006e5e:	603a      	str	r2, [r7, #0]
 8006e60:	71fb      	strb	r3, [r7, #7]
 8006e62:	460b      	mov	r3, r1
 8006e64:	71bb      	strb	r3, [r7, #6]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_hal_scan_req_report_event\r\n");
}
 8006e66:	bf00      	nop
 8006e68:	370c      	adds	r7, #12
 8006e6a:	46bd      	mov	sp, r7
 8006e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e70:	4770      	bx	lr

08006e72 <aci_hal_fw_error_event>:
  * @retval None
*/
WEAK_FUNCTION(void aci_hal_fw_error_event(uint8_t FW_Error_Type,
                            uint8_t Data_Length,
                            uint8_t Data[]))
{
 8006e72:	b480      	push	{r7}
 8006e74:	b083      	sub	sp, #12
 8006e76:	af00      	add	r7, sp, #0
 8006e78:	4603      	mov	r3, r0
 8006e7a:	603a      	str	r2, [r7, #0]
 8006e7c:	71fb      	strb	r3, [r7, #7]
 8006e7e:	460b      	mov	r3, r1
 8006e80:	71bb      	strb	r3, [r7, #6]
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_hal_fw_error_event\r\n");
}
 8006e82:	bf00      	nop
 8006e84:	370c      	adds	r7, #12
 8006e86:	46bd      	mov	sp, r7
 8006e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e8c:	4770      	bx	lr

08006e8e <hci_reset>:
    return status;
  }
  return BLE_STATUS_SUCCESS;
}
tBleStatus hci_reset(void)
{
 8006e8e:	b580      	push	{r7, lr}
 8006e90:	b088      	sub	sp, #32
 8006e92:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 8006e94:	2300      	movs	r3, #0
 8006e96:	71fb      	strb	r3, [r7, #7]
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8006e98:	f107 0308 	add.w	r3, r7, #8
 8006e9c:	2218      	movs	r2, #24
 8006e9e:	2100      	movs	r1, #0
 8006ea0:	4618      	mov	r0, r3
 8006ea2:	f002 f925 	bl	80090f0 <memset>
  rq.ogf = 0x03;
 8006ea6:	2303      	movs	r3, #3
 8006ea8:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x003;
 8006eaa:	2303      	movs	r3, #3
 8006eac:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 8006eae:	1dfb      	adds	r3, r7, #7
 8006eb0:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 8006eb2:	2301      	movs	r3, #1
 8006eb4:	61fb      	str	r3, [r7, #28]
  if (hci_send_req(&rq, FALSE) < 0)
 8006eb6:	f107 0308 	add.w	r3, r7, #8
 8006eba:	2100      	movs	r1, #0
 8006ebc:	4618      	mov	r0, r3
 8006ebe:	f000 fe61 	bl	8007b84 <hci_send_req>
 8006ec2:	4603      	mov	r3, r0
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	da01      	bge.n	8006ecc <hci_reset+0x3e>
    return BLE_STATUS_TIMEOUT;
 8006ec8:	23ff      	movs	r3, #255	; 0xff
 8006eca:	e005      	b.n	8006ed8 <hci_reset+0x4a>
  if (status) {
 8006ecc:	79fb      	ldrb	r3, [r7, #7]
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d001      	beq.n	8006ed6 <hci_reset+0x48>
    return status;
 8006ed2:	79fb      	ldrb	r3, [r7, #7]
 8006ed4:	e000      	b.n	8006ed8 <hci_reset+0x4a>
  }
  return BLE_STATUS_SUCCESS;
 8006ed6:	2300      	movs	r3, #0
}
 8006ed8:	4618      	mov	r0, r3
 8006eda:	3720      	adds	r7, #32
 8006edc:	46bd      	mov	sp, r7
 8006ede:	bd80      	pop	{r7, pc}

08006ee0 <aci_gap_set_discoverable>:
                                    uint8_t Local_Name[],
                                    uint8_t Service_Uuid_length,
                                    uint8_t Service_Uuid_List[],
                                    uint16_t Slave_Conn_Interval_Min,
                                    uint16_t Slave_Conn_Interval_Max)
{
 8006ee0:	b5b0      	push	{r4, r5, r7, lr}
 8006ee2:	b0ce      	sub	sp, #312	; 0x138
 8006ee4:	af00      	add	r7, sp, #0
 8006ee6:	4605      	mov	r5, r0
 8006ee8:	460c      	mov	r4, r1
 8006eea:	4610      	mov	r0, r2
 8006eec:	4619      	mov	r1, r3
 8006eee:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8006ef2:	f2a3 1331 	subw	r3, r3, #305	; 0x131
 8006ef6:	462a      	mov	r2, r5
 8006ef8:	701a      	strb	r2, [r3, #0]
 8006efa:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8006efe:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8006f02:	4622      	mov	r2, r4
 8006f04:	801a      	strh	r2, [r3, #0]
 8006f06:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8006f0a:	f5a3 739b 	sub.w	r3, r3, #310	; 0x136
 8006f0e:	4602      	mov	r2, r0
 8006f10:	801a      	strh	r2, [r3, #0]
 8006f12:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8006f16:	f5a3 7399 	sub.w	r3, r3, #306	; 0x132
 8006f1a:	460a      	mov	r2, r1
 8006f1c:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gap_set_discoverable_cp0 *cp0 = (aci_gap_set_discoverable_cp0*)(cmd_buffer);
 8006f1e:	f107 030c 	add.w	r3, r7, #12
 8006f22:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  aci_gap_set_discoverable_cp1 *cp1 = (aci_gap_set_discoverable_cp1*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)));
 8006f26:	f897 314c 	ldrb.w	r3, [r7, #332]	; 0x14c
 8006f2a:	3308      	adds	r3, #8
 8006f2c:	f107 020c 	add.w	r2, r7, #12
 8006f30:	4413      	add	r3, r2
 8006f32:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  aci_gap_set_discoverable_cp2 *cp2 = (aci_gap_set_discoverable_cp2*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)) + 1 + Service_Uuid_length * (sizeof(uint8_t)));
 8006f36:	f897 214c 	ldrb.w	r2, [r7, #332]	; 0x14c
 8006f3a:	f897 3154 	ldrb.w	r3, [r7, #340]	; 0x154
 8006f3e:	4413      	add	r3, r2
 8006f40:	3309      	adds	r3, #9
 8006f42:	f107 020c 	add.w	r2, r7, #12
 8006f46:	4413      	add	r3, r2
 8006f48:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 8006f4c:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8006f50:	f2a3 132d 	subw	r3, r3, #301	; 0x12d
 8006f54:	2200      	movs	r2, #0
 8006f56:	701a      	strb	r2, [r3, #0]
  uint8_t index_input = 0;
 8006f58:	2300      	movs	r3, #0
 8006f5a:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Advertising_Type = htob(Advertising_Type, 1);
 8006f5e:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8006f62:	f507 729c 	add.w	r2, r7, #312	; 0x138
 8006f66:	f2a2 1231 	subw	r2, r2, #305	; 0x131
 8006f6a:	7812      	ldrb	r2, [r2, #0]
 8006f6c:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8006f6e:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 8006f72:	3301      	adds	r3, #1
 8006f74:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Advertising_Interval_Min = htob(Advertising_Interval_Min, 2);
 8006f78:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8006f7c:	f507 729c 	add.w	r2, r7, #312	; 0x138
 8006f80:	f5a2 729a 	sub.w	r2, r2, #308	; 0x134
 8006f84:	8812      	ldrh	r2, [r2, #0]
 8006f86:	f8a3 2001 	strh.w	r2, [r3, #1]
  index_input += 2;
 8006f8a:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 8006f8e:	3302      	adds	r3, #2
 8006f90:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Advertising_Interval_Max = htob(Advertising_Interval_Max, 2);
 8006f94:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8006f98:	f507 729c 	add.w	r2, r7, #312	; 0x138
 8006f9c:	f5a2 729b 	sub.w	r2, r2, #310	; 0x136
 8006fa0:	8812      	ldrh	r2, [r2, #0]
 8006fa2:	f8a3 2003 	strh.w	r2, [r3, #3]
  index_input += 2;
 8006fa6:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 8006faa:	3302      	adds	r3, #2
 8006fac:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Own_Address_Type = htob(Own_Address_Type, 1);
 8006fb0:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8006fb4:	f507 729c 	add.w	r2, r7, #312	; 0x138
 8006fb8:	f5a2 7299 	sub.w	r2, r2, #306	; 0x132
 8006fbc:	7812      	ldrb	r2, [r2, #0]
 8006fbe:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 8006fc0:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 8006fc4:	3301      	adds	r3, #1
 8006fc6:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Advertising_Filter_Policy = htob(Advertising_Filter_Policy, 1);
 8006fca:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8006fce:	f897 2148 	ldrb.w	r2, [r7, #328]	; 0x148
 8006fd2:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 8006fd4:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 8006fd8:	3301      	adds	r3, #1
 8006fda:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Local_Name_Length = htob(Local_Name_Length, 1);
 8006fde:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8006fe2:	f897 214c 	ldrb.w	r2, [r7, #332]	; 0x14c
 8006fe6:	71da      	strb	r2, [r3, #7]
  index_input += 1;
 8006fe8:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 8006fec:	3301      	adds	r3, #1
 8006fee:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  /* var_len_data input */
  {
    BLUENRG_memcpy((void *) &cp0->Local_Name, (const void *) Local_Name, Local_Name_Length*sizeof(uint8_t));
 8006ff2:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8006ff6:	3308      	adds	r3, #8
 8006ff8:	f897 214c 	ldrb.w	r2, [r7, #332]	; 0x14c
 8006ffc:	f8d7 1150 	ldr.w	r1, [r7, #336]	; 0x150
 8007000:	4618      	mov	r0, r3
 8007002:	f002 f867 	bl	80090d4 <memcpy>
    index_input += Local_Name_Length*sizeof(uint8_t);
 8007006:	f897 212b 	ldrb.w	r2, [r7, #299]	; 0x12b
 800700a:	f897 314c 	ldrb.w	r3, [r7, #332]	; 0x14c
 800700e:	4413      	add	r3, r2
 8007010:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
    {
      cp1->Service_Uuid_length = htob(Service_Uuid_length, 1);
 8007014:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8007018:	f897 2154 	ldrb.w	r2, [r7, #340]	; 0x154
 800701c:	701a      	strb	r2, [r3, #0]
    }
    index_input += 1;
 800701e:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 8007022:	3301      	adds	r3, #1
 8007024:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
    BLUENRG_memcpy((void *) &cp1->Service_Uuid_List, (const void *) Service_Uuid_List, Service_Uuid_length*sizeof(uint8_t));
 8007028:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800702c:	3301      	adds	r3, #1
 800702e:	f897 2154 	ldrb.w	r2, [r7, #340]	; 0x154
 8007032:	f8d7 1158 	ldr.w	r1, [r7, #344]	; 0x158
 8007036:	4618      	mov	r0, r3
 8007038:	f002 f84c 	bl	80090d4 <memcpy>
    index_input += Service_Uuid_length*sizeof(uint8_t);
 800703c:	f897 212b 	ldrb.w	r2, [r7, #299]	; 0x12b
 8007040:	f897 3154 	ldrb.w	r3, [r7, #340]	; 0x154
 8007044:	4413      	add	r3, r2
 8007046:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
    {
      cp2->Slave_Conn_Interval_Min = htob(Slave_Conn_Interval_Min, 2);
 800704a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800704e:	f8b7 215c 	ldrh.w	r2, [r7, #348]	; 0x15c
 8007052:	801a      	strh	r2, [r3, #0]
    }
    index_input += 2;
 8007054:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 8007058:	3302      	adds	r3, #2
 800705a:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
    {
      cp2->Slave_Conn_Interval_Max = htob(Slave_Conn_Interval_Max, 2);
 800705e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007062:	f8b7 2160 	ldrh.w	r2, [r7, #352]	; 0x160
 8007066:	805a      	strh	r2, [r3, #2]
    }
    index_input += 2;
 8007068:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800706c:	3302      	adds	r3, #2
 800706e:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  }
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8007072:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8007076:	2218      	movs	r2, #24
 8007078:	2100      	movs	r1, #0
 800707a:	4618      	mov	r0, r3
 800707c:	f002 f838 	bl	80090f0 <memset>
  rq.ogf = 0x3f;
 8007080:	233f      	movs	r3, #63	; 0x3f
 8007082:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x083;
 8007086:	2383      	movs	r3, #131	; 0x83
 8007088:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800708c:	f107 030c 	add.w	r3, r7, #12
 8007090:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 8007094:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 8007098:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 800709c:	f107 030b 	add.w	r3, r7, #11
 80070a0:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 80070a4:	2301      	movs	r3, #1
 80070a6:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 80070aa:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80070ae:	2100      	movs	r1, #0
 80070b0:	4618      	mov	r0, r3
 80070b2:	f000 fd67 	bl	8007b84 <hci_send_req>
 80070b6:	4603      	mov	r3, r0
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	da01      	bge.n	80070c0 <aci_gap_set_discoverable+0x1e0>
    return BLE_STATUS_TIMEOUT;
 80070bc:	23ff      	movs	r3, #255	; 0xff
 80070be:	e00d      	b.n	80070dc <aci_gap_set_discoverable+0x1fc>
  if (status) {
 80070c0:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80070c4:	f2a3 132d 	subw	r3, r3, #301	; 0x12d
 80070c8:	781b      	ldrb	r3, [r3, #0]
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	d005      	beq.n	80070da <aci_gap_set_discoverable+0x1fa>
    return status;
 80070ce:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80070d2:	f2a3 132d 	subw	r3, r3, #301	; 0x12d
 80070d6:	781b      	ldrb	r3, [r3, #0]
 80070d8:	e000      	b.n	80070dc <aci_gap_set_discoverable+0x1fc>
  }
  return BLE_STATUS_SUCCESS;
 80070da:	2300      	movs	r3, #0
}
 80070dc:	4618      	mov	r0, r3
 80070de:	f507 779c 	add.w	r7, r7, #312	; 0x138
 80070e2:	46bd      	mov	sp, r7
 80070e4:	bdb0      	pop	{r4, r5, r7, pc}

080070e6 <aci_gap_init>:
                        uint8_t privacy_enabled,
                        uint8_t device_name_char_len,
                        uint16_t *Service_Handle,
                        uint16_t *Dev_Name_Char_Handle,
                        uint16_t *Appearance_Char_Handle)
{
 80070e6:	b590      	push	{r4, r7, lr}
 80070e8:	b0cf      	sub	sp, #316	; 0x13c
 80070ea:	af00      	add	r7, sp, #0
 80070ec:	4604      	mov	r4, r0
 80070ee:	4608      	mov	r0, r1
 80070f0:	4611      	mov	r1, r2
 80070f2:	f507 729c 	add.w	r2, r7, #312	; 0x138
 80070f6:	f5a2 729c 	sub.w	r2, r2, #312	; 0x138
 80070fa:	6013      	str	r3, [r2, #0]
 80070fc:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8007100:	f2a3 1331 	subw	r3, r3, #305	; 0x131
 8007104:	4622      	mov	r2, r4
 8007106:	701a      	strb	r2, [r3, #0]
 8007108:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800710c:	f5a3 7399 	sub.w	r3, r3, #306	; 0x132
 8007110:	4602      	mov	r2, r0
 8007112:	701a      	strb	r2, [r3, #0]
 8007114:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8007118:	f2a3 1333 	subw	r3, r3, #307	; 0x133
 800711c:	460a      	mov	r2, r1
 800711e:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gap_init_cp0 *cp0 = (aci_gap_init_cp0*)(cmd_buffer);
 8007120:	f107 0314 	add.w	r3, r7, #20
 8007124:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  aci_gap_init_rp0 resp;
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8007128:	f107 030c 	add.w	r3, r7, #12
 800712c:	2207      	movs	r2, #7
 800712e:	2100      	movs	r1, #0
 8007130:	4618      	mov	r0, r3
 8007132:	f001 ffdd 	bl	80090f0 <memset>
  uint8_t index_input = 0;
 8007136:	2300      	movs	r3, #0
 8007138:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
  cp0->Role = htob(Role, 1);
 800713c:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8007140:	f507 729c 	add.w	r2, r7, #312	; 0x138
 8007144:	f2a2 1231 	subw	r2, r2, #305	; 0x131
 8007148:	7812      	ldrb	r2, [r2, #0]
 800714a:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800714c:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 8007150:	3301      	adds	r3, #1
 8007152:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
  cp0->privacy_enabled = htob(privacy_enabled, 1);
 8007156:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800715a:	f507 729c 	add.w	r2, r7, #312	; 0x138
 800715e:	f5a2 7299 	sub.w	r2, r2, #306	; 0x132
 8007162:	7812      	ldrb	r2, [r2, #0]
 8007164:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 8007166:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 800716a:	3301      	adds	r3, #1
 800716c:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
  cp0->device_name_char_len = htob(device_name_char_len, 1);
 8007170:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8007174:	f507 729c 	add.w	r2, r7, #312	; 0x138
 8007178:	f2a2 1233 	subw	r2, r2, #307	; 0x133
 800717c:	7812      	ldrb	r2, [r2, #0]
 800717e:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 8007180:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 8007184:	3301      	adds	r3, #1
 8007186:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800718a:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800718e:	2218      	movs	r2, #24
 8007190:	2100      	movs	r1, #0
 8007192:	4618      	mov	r0, r3
 8007194:	f001 ffac 	bl	80090f0 <memset>
  rq.ogf = 0x3f;
 8007198:	233f      	movs	r3, #63	; 0x3f
 800719a:	f8a7 3118 	strh.w	r3, [r7, #280]	; 0x118
  rq.ocf = 0x08a;
 800719e:	238a      	movs	r3, #138	; 0x8a
 80071a0:	f8a7 311a 	strh.w	r3, [r7, #282]	; 0x11a
  rq.cparam = cmd_buffer;
 80071a4:	f107 0314 	add.w	r3, r7, #20
 80071a8:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.clen = index_input;
 80071ac:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 80071b0:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  rq.rparam = &resp;
 80071b4:	f107 030c 	add.w	r3, r7, #12
 80071b8:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  rq.rlen = sizeof(resp);
 80071bc:	2307      	movs	r3, #7
 80071be:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  if (hci_send_req(&rq, FALSE) < 0)
 80071c2:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80071c6:	2100      	movs	r1, #0
 80071c8:	4618      	mov	r0, r3
 80071ca:	f000 fcdb 	bl	8007b84 <hci_send_req>
 80071ce:	4603      	mov	r3, r0
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	da01      	bge.n	80071d8 <aci_gap_init+0xf2>
    return BLE_STATUS_TIMEOUT;
 80071d4:	23ff      	movs	r3, #255	; 0xff
 80071d6:	e02e      	b.n	8007236 <aci_gap_init+0x150>
  if (resp.Status) {
 80071d8:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80071dc:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80071e0:	781b      	ldrb	r3, [r3, #0]
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	d005      	beq.n	80071f2 <aci_gap_init+0x10c>
    return resp.Status;
 80071e6:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80071ea:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80071ee:	781b      	ldrb	r3, [r3, #0]
 80071f0:	e021      	b.n	8007236 <aci_gap_init+0x150>
  }
  *Service_Handle = btoh(resp.Service_Handle, 2);
 80071f2:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80071f6:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80071fa:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 80071fe:	b29a      	uxth	r2, r3
 8007200:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8007204:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	801a      	strh	r2, [r3, #0]
  *Dev_Name_Char_Handle = btoh(resp.Dev_Name_Char_Handle, 2);
 800720c:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8007210:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8007214:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 8007218:	b29a      	uxth	r2, r3
 800721a:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 800721e:	801a      	strh	r2, [r3, #0]
  *Appearance_Char_Handle = btoh(resp.Appearance_Char_Handle, 2);
 8007220:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8007224:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8007228:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 800722c:	b29a      	uxth	r2, r3
 800722e:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8007232:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 8007234:	2300      	movs	r3, #0
}
 8007236:	4618      	mov	r0, r3
 8007238:	f507 779e 	add.w	r7, r7, #316	; 0x13c
 800723c:	46bd      	mov	sp, r7
 800723e:	bd90      	pop	{r4, r7, pc}

08007240 <aci_gatt_init>:
  ******************************************************************************
  */
#include "ble_types.h"
#include "bluenrg1_gatt_aci.h"
tBleStatus aci_gatt_init(void)
{
 8007240:	b580      	push	{r7, lr}
 8007242:	b088      	sub	sp, #32
 8007244:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 8007246:	2300      	movs	r3, #0
 8007248:	71fb      	strb	r3, [r7, #7]
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800724a:	f107 0308 	add.w	r3, r7, #8
 800724e:	2218      	movs	r2, #24
 8007250:	2100      	movs	r1, #0
 8007252:	4618      	mov	r0, r3
 8007254:	f001 ff4c 	bl	80090f0 <memset>
  rq.ogf = 0x3f;
 8007258:	233f      	movs	r3, #63	; 0x3f
 800725a:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x101;
 800725c:	f240 1301 	movw	r3, #257	; 0x101
 8007260:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 8007262:	1dfb      	adds	r3, r7, #7
 8007264:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 8007266:	2301      	movs	r3, #1
 8007268:	61fb      	str	r3, [r7, #28]
  if (hci_send_req(&rq, FALSE) < 0)
 800726a:	f107 0308 	add.w	r3, r7, #8
 800726e:	2100      	movs	r1, #0
 8007270:	4618      	mov	r0, r3
 8007272:	f000 fc87 	bl	8007b84 <hci_send_req>
 8007276:	4603      	mov	r3, r0
 8007278:	2b00      	cmp	r3, #0
 800727a:	da01      	bge.n	8007280 <aci_gatt_init+0x40>
    return BLE_STATUS_TIMEOUT;
 800727c:	23ff      	movs	r3, #255	; 0xff
 800727e:	e005      	b.n	800728c <aci_gatt_init+0x4c>
  if (status) {
 8007280:	79fb      	ldrb	r3, [r7, #7]
 8007282:	2b00      	cmp	r3, #0
 8007284:	d001      	beq.n	800728a <aci_gatt_init+0x4a>
    return status;
 8007286:	79fb      	ldrb	r3, [r7, #7]
 8007288:	e000      	b.n	800728c <aci_gatt_init+0x4c>
  }
  return BLE_STATUS_SUCCESS;
 800728a:	2300      	movs	r3, #0
}
 800728c:	4618      	mov	r0, r3
 800728e:	3720      	adds	r7, #32
 8007290:	46bd      	mov	sp, r7
 8007292:	bd80      	pop	{r7, pc}

08007294 <aci_gatt_add_service>:
tBleStatus aci_gatt_add_service(uint8_t Service_UUID_Type,
                                Service_UUID_t *Service_UUID,
                                uint8_t Service_Type,
                                uint8_t Max_Attribute_Records,
                                uint16_t *Service_Handle)
{
 8007294:	b590      	push	{r4, r7, lr}
 8007296:	b0cf      	sub	sp, #316	; 0x13c
 8007298:	af00      	add	r7, sp, #0
 800729a:	4604      	mov	r4, r0
 800729c:	f507 709c 	add.w	r0, r7, #312	; 0x138
 80072a0:	f5a0 709c 	sub.w	r0, r0, #312	; 0x138
 80072a4:	6001      	str	r1, [r0, #0]
 80072a6:	4610      	mov	r0, r2
 80072a8:	4619      	mov	r1, r3
 80072aa:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80072ae:	f2a3 1331 	subw	r3, r3, #305	; 0x131
 80072b2:	4622      	mov	r2, r4
 80072b4:	701a      	strb	r2, [r3, #0]
 80072b6:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80072ba:	f5a3 7399 	sub.w	r3, r3, #306	; 0x132
 80072be:	4602      	mov	r2, r0
 80072c0:	701a      	strb	r2, [r3, #0]
 80072c2:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80072c6:	f2a3 1333 	subw	r3, r3, #307	; 0x133
 80072ca:	460a      	mov	r2, r1
 80072cc:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gatt_add_service_cp0 *cp0 = (aci_gatt_add_service_cp0*)(cmd_buffer);
 80072ce:	f107 030c 	add.w	r3, r7, #12
 80072d2:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  aci_gatt_add_service_cp1 *cp1 = (aci_gatt_add_service_cp1*)(cmd_buffer + 1 + (Service_UUID_Type == 1 ? 2 : (Service_UUID_Type == 2 ? 16 : 0)));
 80072d6:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80072da:	f2a3 1331 	subw	r3, r3, #305	; 0x131
 80072de:	781b      	ldrb	r3, [r3, #0]
 80072e0:	2b01      	cmp	r3, #1
 80072e2:	d00a      	beq.n	80072fa <aci_gatt_add_service+0x66>
 80072e4:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80072e8:	f2a3 1331 	subw	r3, r3, #305	; 0x131
 80072ec:	781b      	ldrb	r3, [r3, #0]
 80072ee:	2b02      	cmp	r3, #2
 80072f0:	d101      	bne.n	80072f6 <aci_gatt_add_service+0x62>
 80072f2:	2311      	movs	r3, #17
 80072f4:	e002      	b.n	80072fc <aci_gatt_add_service+0x68>
 80072f6:	2301      	movs	r3, #1
 80072f8:	e000      	b.n	80072fc <aci_gatt_add_service+0x68>
 80072fa:	2303      	movs	r3, #3
 80072fc:	f107 020c 	add.w	r2, r7, #12
 8007300:	4413      	add	r3, r2
 8007302:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  aci_gatt_add_service_rp0 resp;
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8007306:	f107 0308 	add.w	r3, r7, #8
 800730a:	2203      	movs	r2, #3
 800730c:	2100      	movs	r1, #0
 800730e:	4618      	mov	r0, r3
 8007310:	f001 feee 	bl	80090f0 <memset>
  uint8_t index_input = 0;
 8007314:	2300      	movs	r3, #0
 8007316:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Service_UUID_Type = htob(Service_UUID_Type, 1);
 800731a:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800731e:	f507 729c 	add.w	r2, r7, #312	; 0x138
 8007322:	f2a2 1231 	subw	r2, r2, #305	; 0x131
 8007326:	7812      	ldrb	r2, [r2, #0]
 8007328:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800732a:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800732e:	3301      	adds	r3, #1
 8007330:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  /* var_len_data input */
  {
    uint8_t size;
    switch (Service_UUID_Type) {
 8007334:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8007338:	f2a3 1331 	subw	r3, r3, #305	; 0x131
 800733c:	781b      	ldrb	r3, [r3, #0]
 800733e:	2b01      	cmp	r3, #1
 8007340:	d002      	beq.n	8007348 <aci_gatt_add_service+0xb4>
 8007342:	2b02      	cmp	r3, #2
 8007344:	d004      	beq.n	8007350 <aci_gatt_add_service+0xbc>
 8007346:	e007      	b.n	8007358 <aci_gatt_add_service+0xc4>
      case 1: size = 2; break;
 8007348:	2302      	movs	r3, #2
 800734a:	f887 3137 	strb.w	r3, [r7, #311]	; 0x137
 800734e:	e005      	b.n	800735c <aci_gatt_add_service+0xc8>
      case 2: size = 16; break;
 8007350:	2310      	movs	r3, #16
 8007352:	f887 3137 	strb.w	r3, [r7, #311]	; 0x137
 8007356:	e001      	b.n	800735c <aci_gatt_add_service+0xc8>
      default: return BLE_STATUS_ERROR;
 8007358:	2347      	movs	r3, #71	; 0x47
 800735a:	e06c      	b.n	8007436 <aci_gatt_add_service+0x1a2>
    }
    BLUENRG_memcpy((void *) &cp0->Service_UUID, (const void *) Service_UUID, size);
 800735c:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8007360:	1c58      	adds	r0, r3, #1
 8007362:	f897 2137 	ldrb.w	r2, [r7, #311]	; 0x137
 8007366:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800736a:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 800736e:	6819      	ldr	r1, [r3, #0]
 8007370:	f001 feb0 	bl	80090d4 <memcpy>
    index_input += size;
 8007374:	f897 212b 	ldrb.w	r2, [r7, #299]	; 0x12b
 8007378:	f897 3137 	ldrb.w	r3, [r7, #311]	; 0x137
 800737c:	4413      	add	r3, r2
 800737e:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
    {
      cp1->Service_Type = htob(Service_Type, 1);
 8007382:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007386:	f507 729c 	add.w	r2, r7, #312	; 0x138
 800738a:	f5a2 7299 	sub.w	r2, r2, #306	; 0x132
 800738e:	7812      	ldrb	r2, [r2, #0]
 8007390:	701a      	strb	r2, [r3, #0]
    }
    index_input += 1;
 8007392:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 8007396:	3301      	adds	r3, #1
 8007398:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
    {
      cp1->Max_Attribute_Records = htob(Max_Attribute_Records, 1);
 800739c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80073a0:	f507 729c 	add.w	r2, r7, #312	; 0x138
 80073a4:	f2a2 1233 	subw	r2, r2, #307	; 0x133
 80073a8:	7812      	ldrb	r2, [r2, #0]
 80073aa:	705a      	strb	r2, [r3, #1]
    }
    index_input += 1;
 80073ac:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 80073b0:	3301      	adds	r3, #1
 80073b2:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  }
  BLUENRG_memset(&rq, 0, sizeof(rq));
 80073b6:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80073ba:	2218      	movs	r2, #24
 80073bc:	2100      	movs	r1, #0
 80073be:	4618      	mov	r0, r3
 80073c0:	f001 fe96 	bl	80090f0 <memset>
  rq.ogf = 0x3f;
 80073c4:	233f      	movs	r3, #63	; 0x3f
 80073c6:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x102;
 80073ca:	f44f 7381 	mov.w	r3, #258	; 0x102
 80073ce:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 80073d2:	f107 030c 	add.w	r3, r7, #12
 80073d6:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 80073da:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 80073de:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &resp;
 80073e2:	f107 0308 	add.w	r3, r7, #8
 80073e6:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = sizeof(resp);
 80073ea:	2303      	movs	r3, #3
 80073ec:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 80073f0:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80073f4:	2100      	movs	r1, #0
 80073f6:	4618      	mov	r0, r3
 80073f8:	f000 fbc4 	bl	8007b84 <hci_send_req>
 80073fc:	4603      	mov	r3, r0
 80073fe:	2b00      	cmp	r3, #0
 8007400:	da01      	bge.n	8007406 <aci_gatt_add_service+0x172>
    return BLE_STATUS_TIMEOUT;
 8007402:	23ff      	movs	r3, #255	; 0xff
 8007404:	e017      	b.n	8007436 <aci_gatt_add_service+0x1a2>
  if (resp.Status) {
 8007406:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800740a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800740e:	781b      	ldrb	r3, [r3, #0]
 8007410:	2b00      	cmp	r3, #0
 8007412:	d005      	beq.n	8007420 <aci_gatt_add_service+0x18c>
    return resp.Status;
 8007414:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8007418:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800741c:	781b      	ldrb	r3, [r3, #0]
 800741e:	e00a      	b.n	8007436 <aci_gatt_add_service+0x1a2>
  }
  *Service_Handle = btoh(resp.Service_Handle, 2);
 8007420:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8007424:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007428:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800742c:	b29a      	uxth	r2, r3
 800742e:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 8007432:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 8007434:	2300      	movs	r3, #0
}
 8007436:	4618      	mov	r0, r3
 8007438:	f507 779e 	add.w	r7, r7, #316	; 0x13c
 800743c:	46bd      	mov	sp, r7
 800743e:	bd90      	pop	{r4, r7, pc}

08007440 <aci_gatt_add_char>:
                             uint8_t Security_Permissions,
                             uint8_t GATT_Evt_Mask,
                             uint8_t Enc_Key_Size,
                             uint8_t Is_Variable,
                             uint16_t *Char_Handle)
{
 8007440:	b590      	push	{r4, r7, lr}
 8007442:	b0d1      	sub	sp, #324	; 0x144
 8007444:	af00      	add	r7, sp, #0
 8007446:	4604      	mov	r4, r0
 8007448:	4608      	mov	r0, r1
 800744a:	f507 71a0 	add.w	r1, r7, #320	; 0x140
 800744e:	f5a1 719c 	sub.w	r1, r1, #312	; 0x138
 8007452:	600a      	str	r2, [r1, #0]
 8007454:	4619      	mov	r1, r3
 8007456:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800745a:	f5a3 7399 	sub.w	r3, r3, #306	; 0x132
 800745e:	4622      	mov	r2, r4
 8007460:	801a      	strh	r2, [r3, #0]
 8007462:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8007466:	f2a3 1333 	subw	r3, r3, #307	; 0x133
 800746a:	4602      	mov	r2, r0
 800746c:	701a      	strb	r2, [r3, #0]
 800746e:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8007472:	f5a3 739d 	sub.w	r3, r3, #314	; 0x13a
 8007476:	460a      	mov	r2, r1
 8007478:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gatt_add_char_cp0 *cp0 = (aci_gatt_add_char_cp0*)(cmd_buffer);
 800747a:	f107 0314 	add.w	r3, r7, #20
 800747e:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  aci_gatt_add_char_cp1 *cp1 = (aci_gatt_add_char_cp1*)(cmd_buffer + 2 + 1 + (Char_UUID_Type == 1 ? 2 : (Char_UUID_Type == 2 ? 16 : 0)));
 8007482:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8007486:	f2a3 1333 	subw	r3, r3, #307	; 0x133
 800748a:	781b      	ldrb	r3, [r3, #0]
 800748c:	2b01      	cmp	r3, #1
 800748e:	d00a      	beq.n	80074a6 <aci_gatt_add_char+0x66>
 8007490:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8007494:	f2a3 1333 	subw	r3, r3, #307	; 0x133
 8007498:	781b      	ldrb	r3, [r3, #0]
 800749a:	2b02      	cmp	r3, #2
 800749c:	d101      	bne.n	80074a2 <aci_gatt_add_char+0x62>
 800749e:	2313      	movs	r3, #19
 80074a0:	e002      	b.n	80074a8 <aci_gatt_add_char+0x68>
 80074a2:	2303      	movs	r3, #3
 80074a4:	e000      	b.n	80074a8 <aci_gatt_add_char+0x68>
 80074a6:	2305      	movs	r3, #5
 80074a8:	f107 0214 	add.w	r2, r7, #20
 80074ac:	4413      	add	r3, r2
 80074ae:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  aci_gatt_add_char_rp0 resp;
  BLUENRG_memset(&resp, 0, sizeof(resp));
 80074b2:	f107 0310 	add.w	r3, r7, #16
 80074b6:	2203      	movs	r2, #3
 80074b8:	2100      	movs	r1, #0
 80074ba:	4618      	mov	r0, r3
 80074bc:	f001 fe18 	bl	80090f0 <memset>
  uint8_t index_input = 0;
 80074c0:	2300      	movs	r3, #0
 80074c2:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
  cp0->Service_Handle = htob(Service_Handle, 2);
 80074c6:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 80074ca:	f507 72a0 	add.w	r2, r7, #320	; 0x140
 80074ce:	f5a2 7299 	sub.w	r2, r2, #306	; 0x132
 80074d2:	8812      	ldrh	r2, [r2, #0]
 80074d4:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 80074d6:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 80074da:	3302      	adds	r3, #2
 80074dc:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
  cp0->Char_UUID_Type = htob(Char_UUID_Type, 1);
 80074e0:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 80074e4:	f507 72a0 	add.w	r2, r7, #320	; 0x140
 80074e8:	f2a2 1233 	subw	r2, r2, #307	; 0x133
 80074ec:	7812      	ldrb	r2, [r2, #0]
 80074ee:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 80074f0:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 80074f4:	3301      	adds	r3, #1
 80074f6:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
  /* var_len_data input */
  {
    uint8_t size;
    switch (Char_UUID_Type) {
 80074fa:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 80074fe:	f2a3 1333 	subw	r3, r3, #307	; 0x133
 8007502:	781b      	ldrb	r3, [r3, #0]
 8007504:	2b01      	cmp	r3, #1
 8007506:	d002      	beq.n	800750e <aci_gatt_add_char+0xce>
 8007508:	2b02      	cmp	r3, #2
 800750a:	d004      	beq.n	8007516 <aci_gatt_add_char+0xd6>
 800750c:	e007      	b.n	800751e <aci_gatt_add_char+0xde>
      case 1: size = 2; break;
 800750e:	2302      	movs	r3, #2
 8007510:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
 8007514:	e005      	b.n	8007522 <aci_gatt_add_char+0xe2>
      case 2: size = 16; break;
 8007516:	2310      	movs	r3, #16
 8007518:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
 800751c:	e001      	b.n	8007522 <aci_gatt_add_char+0xe2>
      default: return BLE_STATUS_ERROR;
 800751e:	2347      	movs	r3, #71	; 0x47
 8007520:	e091      	b.n	8007646 <aci_gatt_add_char+0x206>
    }
    BLUENRG_memcpy((void *) &cp0->Char_UUID, (const void *) Char_UUID, size);
 8007522:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8007526:	1cd8      	adds	r0, r3, #3
 8007528:	f897 213f 	ldrb.w	r2, [r7, #319]	; 0x13f
 800752c:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8007530:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8007534:	6819      	ldr	r1, [r3, #0]
 8007536:	f001 fdcd 	bl	80090d4 <memcpy>
    index_input += size;
 800753a:	f897 2133 	ldrb.w	r2, [r7, #307]	; 0x133
 800753e:	f897 313f 	ldrb.w	r3, [r7, #319]	; 0x13f
 8007542:	4413      	add	r3, r2
 8007544:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
    {
      cp1->Char_Value_Length = htob(Char_Value_Length, 2);
 8007548:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800754c:	f507 72a0 	add.w	r2, r7, #320	; 0x140
 8007550:	f5a2 729d 	sub.w	r2, r2, #314	; 0x13a
 8007554:	8812      	ldrh	r2, [r2, #0]
 8007556:	801a      	strh	r2, [r3, #0]
    }
    index_input += 2;
 8007558:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 800755c:	3302      	adds	r3, #2
 800755e:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
    {
      cp1->Char_Properties = htob(Char_Properties, 1);
 8007562:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8007566:	f897 2150 	ldrb.w	r2, [r7, #336]	; 0x150
 800756a:	709a      	strb	r2, [r3, #2]
    }
    index_input += 1;
 800756c:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 8007570:	3301      	adds	r3, #1
 8007572:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
    {
      cp1->Security_Permissions = htob(Security_Permissions, 1);
 8007576:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800757a:	f897 2154 	ldrb.w	r2, [r7, #340]	; 0x154
 800757e:	70da      	strb	r2, [r3, #3]
    }
    index_input += 1;
 8007580:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 8007584:	3301      	adds	r3, #1
 8007586:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
    {
      cp1->GATT_Evt_Mask = htob(GATT_Evt_Mask, 1);
 800758a:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800758e:	f897 2158 	ldrb.w	r2, [r7, #344]	; 0x158
 8007592:	711a      	strb	r2, [r3, #4]
    }
    index_input += 1;
 8007594:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 8007598:	3301      	adds	r3, #1
 800759a:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
    {
      cp1->Enc_Key_Size = htob(Enc_Key_Size, 1);
 800759e:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80075a2:	f897 215c 	ldrb.w	r2, [r7, #348]	; 0x15c
 80075a6:	715a      	strb	r2, [r3, #5]
    }
    index_input += 1;
 80075a8:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 80075ac:	3301      	adds	r3, #1
 80075ae:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
    {
      cp1->Is_Variable = htob(Is_Variable, 1);
 80075b2:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80075b6:	f897 2160 	ldrb.w	r2, [r7, #352]	; 0x160
 80075ba:	719a      	strb	r2, [r3, #6]
    }
    index_input += 1;
 80075bc:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 80075c0:	3301      	adds	r3, #1
 80075c2:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
  }
  BLUENRG_memset(&rq, 0, sizeof(rq));
 80075c6:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80075ca:	2218      	movs	r2, #24
 80075cc:	2100      	movs	r1, #0
 80075ce:	4618      	mov	r0, r3
 80075d0:	f001 fd8e 	bl	80090f0 <memset>
  rq.ogf = 0x3f;
 80075d4:	233f      	movs	r3, #63	; 0x3f
 80075d6:	f8a7 3118 	strh.w	r3, [r7, #280]	; 0x118
  rq.ocf = 0x104;
 80075da:	f44f 7382 	mov.w	r3, #260	; 0x104
 80075de:	f8a7 311a 	strh.w	r3, [r7, #282]	; 0x11a
  rq.cparam = cmd_buffer;
 80075e2:	f107 0314 	add.w	r3, r7, #20
 80075e6:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.clen = index_input;
 80075ea:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 80075ee:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  rq.rparam = &resp;
 80075f2:	f107 0310 	add.w	r3, r7, #16
 80075f6:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  rq.rlen = sizeof(resp);
 80075fa:	2303      	movs	r3, #3
 80075fc:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  if (hci_send_req(&rq, FALSE) < 0)
 8007600:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8007604:	2100      	movs	r1, #0
 8007606:	4618      	mov	r0, r3
 8007608:	f000 fabc 	bl	8007b84 <hci_send_req>
 800760c:	4603      	mov	r3, r0
 800760e:	2b00      	cmp	r3, #0
 8007610:	da01      	bge.n	8007616 <aci_gatt_add_char+0x1d6>
    return BLE_STATUS_TIMEOUT;
 8007612:	23ff      	movs	r3, #255	; 0xff
 8007614:	e017      	b.n	8007646 <aci_gatt_add_char+0x206>
  if (resp.Status) {
 8007616:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800761a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800761e:	781b      	ldrb	r3, [r3, #0]
 8007620:	2b00      	cmp	r3, #0
 8007622:	d005      	beq.n	8007630 <aci_gatt_add_char+0x1f0>
    return resp.Status;
 8007624:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8007628:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800762c:	781b      	ldrb	r3, [r3, #0]
 800762e:	e00a      	b.n	8007646 <aci_gatt_add_char+0x206>
  }
  *Char_Handle = btoh(resp.Char_Handle, 2);
 8007630:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8007634:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007638:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800763c:	b29a      	uxth	r2, r3
 800763e:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 8007642:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 8007644:	2300      	movs	r3, #0
}
 8007646:	4618      	mov	r0, r3
 8007648:	f507 77a2 	add.w	r7, r7, #324	; 0x144
 800764c:	46bd      	mov	sp, r7
 800764e:	bd90      	pop	{r4, r7, pc}

08007650 <aci_gatt_update_char_value>:
tBleStatus aci_gatt_update_char_value(uint16_t Service_Handle,
                                      uint16_t Char_Handle,
                                      uint8_t Val_Offset,
                                      uint8_t Char_Value_Length,
                                      uint8_t Char_Value[])
{
 8007650:	b5b0      	push	{r4, r5, r7, lr}
 8007652:	b0cc      	sub	sp, #304	; 0x130
 8007654:	af00      	add	r7, sp, #0
 8007656:	4605      	mov	r5, r0
 8007658:	460c      	mov	r4, r1
 800765a:	4610      	mov	r0, r2
 800765c:	4619      	mov	r1, r3
 800765e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007662:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 8007666:	462a      	mov	r2, r5
 8007668:	801a      	strh	r2, [r3, #0]
 800766a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800766e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8007672:	4622      	mov	r2, r4
 8007674:	801a      	strh	r2, [r3, #0]
 8007676:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800767a:	f2a3 132d 	subw	r3, r3, #301	; 0x12d
 800767e:	4602      	mov	r2, r0
 8007680:	701a      	strb	r2, [r3, #0]
 8007682:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007686:	f5a3 7397 	sub.w	r3, r3, #302	; 0x12e
 800768a:	460a      	mov	r2, r1
 800768c:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gatt_update_char_value_cp0 *cp0 = (aci_gatt_update_char_value_cp0*)(cmd_buffer);
 800768e:	f107 030c 	add.w	r3, r7, #12
 8007692:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 8007696:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800769a:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 800769e:	2200      	movs	r2, #0
 80076a0:	701a      	strb	r2, [r3, #0]
  uint8_t index_input = 0;
 80076a2:	2300      	movs	r3, #0
 80076a4:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Service_Handle = htob(Service_Handle, 2);
 80076a8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80076ac:	f507 7298 	add.w	r2, r7, #304	; 0x130
 80076b0:	f5a2 7295 	sub.w	r2, r2, #298	; 0x12a
 80076b4:	8812      	ldrh	r2, [r2, #0]
 80076b6:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 80076b8:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 80076bc:	3302      	adds	r3, #2
 80076be:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Char_Handle = htob(Char_Handle, 2);
 80076c2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80076c6:	f507 7298 	add.w	r2, r7, #304	; 0x130
 80076ca:	f5a2 7296 	sub.w	r2, r2, #300	; 0x12c
 80076ce:	8812      	ldrh	r2, [r2, #0]
 80076d0:	805a      	strh	r2, [r3, #2]
  index_input += 2;
 80076d2:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 80076d6:	3302      	adds	r3, #2
 80076d8:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Val_Offset = htob(Val_Offset, 1);
 80076dc:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80076e0:	f507 7298 	add.w	r2, r7, #304	; 0x130
 80076e4:	f2a2 122d 	subw	r2, r2, #301	; 0x12d
 80076e8:	7812      	ldrb	r2, [r2, #0]
 80076ea:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 80076ec:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 80076f0:	3301      	adds	r3, #1
 80076f2:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Char_Value_Length = htob(Char_Value_Length, 1);
 80076f6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80076fa:	f507 7298 	add.w	r2, r7, #304	; 0x130
 80076fe:	f5a2 7297 	sub.w	r2, r2, #302	; 0x12e
 8007702:	7812      	ldrb	r2, [r2, #0]
 8007704:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 8007706:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800770a:	3301      	adds	r3, #1
 800770c:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  /* var_len_data input */
  {
    BLUENRG_memcpy((void *) &cp0->Char_Value, (const void *) Char_Value, Char_Value_Length*sizeof(uint8_t));
 8007710:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007714:	1d98      	adds	r0, r3, #6
 8007716:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800771a:	f5a3 7397 	sub.w	r3, r3, #302	; 0x12e
 800771e:	781b      	ldrb	r3, [r3, #0]
 8007720:	461a      	mov	r2, r3
 8007722:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8007726:	f001 fcd5 	bl	80090d4 <memcpy>
    index_input += Char_Value_Length*sizeof(uint8_t);
 800772a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800772e:	f5a3 7397 	sub.w	r3, r3, #302	; 0x12e
 8007732:	f897 212b 	ldrb.w	r2, [r7, #299]	; 0x12b
 8007736:	781b      	ldrb	r3, [r3, #0]
 8007738:	4413      	add	r3, r2
 800773a:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  }
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800773e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8007742:	2218      	movs	r2, #24
 8007744:	2100      	movs	r1, #0
 8007746:	4618      	mov	r0, r3
 8007748:	f001 fcd2 	bl	80090f0 <memset>
  rq.ogf = 0x3f;
 800774c:	233f      	movs	r3, #63	; 0x3f
 800774e:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x106;
 8007752:	f44f 7383 	mov.w	r3, #262	; 0x106
 8007756:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800775a:	f107 030c 	add.w	r3, r7, #12
 800775e:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 8007762:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 8007766:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 800776a:	f107 030b 	add.w	r3, r7, #11
 800776e:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 8007772:	2301      	movs	r3, #1
 8007774:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 8007778:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800777c:	2100      	movs	r1, #0
 800777e:	4618      	mov	r0, r3
 8007780:	f000 fa00 	bl	8007b84 <hci_send_req>
 8007784:	4603      	mov	r3, r0
 8007786:	2b00      	cmp	r3, #0
 8007788:	da01      	bge.n	800778e <aci_gatt_update_char_value+0x13e>
    return BLE_STATUS_TIMEOUT;
 800778a:	23ff      	movs	r3, #255	; 0xff
 800778c:	e00d      	b.n	80077aa <aci_gatt_update_char_value+0x15a>
  if (status) {
 800778e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007792:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 8007796:	781b      	ldrb	r3, [r3, #0]
 8007798:	2b00      	cmp	r3, #0
 800779a:	d005      	beq.n	80077a8 <aci_gatt_update_char_value+0x158>
    return status;
 800779c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80077a0:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 80077a4:	781b      	ldrb	r3, [r3, #0]
 80077a6:	e000      	b.n	80077aa <aci_gatt_update_char_value+0x15a>
  }
  return BLE_STATUS_SUCCESS;
 80077a8:	2300      	movs	r3, #0
}
 80077aa:	4618      	mov	r0, r3
 80077ac:	f507 7798 	add.w	r7, r7, #304	; 0x130
 80077b0:	46bd      	mov	sp, r7
 80077b2:	bdb0      	pop	{r4, r5, r7, pc}

080077b4 <aci_gatt_allow_read>:
    return status;
  }
  return BLE_STATUS_SUCCESS;
}
tBleStatus aci_gatt_allow_read(uint16_t Connection_Handle)
{
 80077b4:	b580      	push	{r7, lr}
 80077b6:	b0cc      	sub	sp, #304	; 0x130
 80077b8:	af00      	add	r7, sp, #0
 80077ba:	4602      	mov	r2, r0
 80077bc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80077c0:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 80077c4:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gatt_allow_read_cp0 *cp0 = (aci_gatt_allow_read_cp0*)(cmd_buffer);
 80077c6:	f107 030c 	add.w	r3, r7, #12
 80077ca:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 80077ce:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80077d2:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 80077d6:	2200      	movs	r2, #0
 80077d8:	701a      	strb	r2, [r3, #0]
  uint8_t index_input = 0;
 80077da:	2300      	movs	r3, #0
 80077dc:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Connection_Handle = htob(Connection_Handle, 2);
 80077e0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80077e4:	f507 7298 	add.w	r2, r7, #304	; 0x130
 80077e8:	f5a2 7295 	sub.w	r2, r2, #298	; 0x12a
 80077ec:	8812      	ldrh	r2, [r2, #0]
 80077ee:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 80077f0:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 80077f4:	3302      	adds	r3, #2
 80077f6:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  BLUENRG_memset(&rq, 0, sizeof(rq));
 80077fa:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80077fe:	2218      	movs	r2, #24
 8007800:	2100      	movs	r1, #0
 8007802:	4618      	mov	r0, r3
 8007804:	f001 fc74 	bl	80090f0 <memset>
  rq.ogf = 0x3f;
 8007808:	233f      	movs	r3, #63	; 0x3f
 800780a:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x127;
 800780e:	f240 1327 	movw	r3, #295	; 0x127
 8007812:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 8007816:	f107 030c 	add.w	r3, r7, #12
 800781a:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800781e:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 8007822:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 8007826:	f107 030b 	add.w	r3, r7, #11
 800782a:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 800782e:	2301      	movs	r3, #1
 8007830:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 8007834:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8007838:	2100      	movs	r1, #0
 800783a:	4618      	mov	r0, r3
 800783c:	f000 f9a2 	bl	8007b84 <hci_send_req>
 8007840:	4603      	mov	r3, r0
 8007842:	2b00      	cmp	r3, #0
 8007844:	da01      	bge.n	800784a <aci_gatt_allow_read+0x96>
    return BLE_STATUS_TIMEOUT;
 8007846:	23ff      	movs	r3, #255	; 0xff
 8007848:	e00d      	b.n	8007866 <aci_gatt_allow_read+0xb2>
  if (status) {
 800784a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800784e:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 8007852:	781b      	ldrb	r3, [r3, #0]
 8007854:	2b00      	cmp	r3, #0
 8007856:	d005      	beq.n	8007864 <aci_gatt_allow_read+0xb0>
    return status;
 8007858:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800785c:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 8007860:	781b      	ldrb	r3, [r3, #0]
 8007862:	e000      	b.n	8007866 <aci_gatt_allow_read+0xb2>
  }
  return BLE_STATUS_SUCCESS;
 8007864:	2300      	movs	r3, #0
}
 8007866:	4618      	mov	r0, r3
 8007868:	f507 7798 	add.w	r7, r7, #304	; 0x130
 800786c:	46bd      	mov	sp, r7
 800786e:	bd80      	pop	{r7, pc}

08007870 <aci_hal_write_config_data>:
  return BLE_STATUS_SUCCESS;
}
tBleStatus aci_hal_write_config_data(uint8_t Offset,
                                     uint8_t Length,
                                     uint8_t Value[])
{
 8007870:	b580      	push	{r7, lr}
 8007872:	b0cc      	sub	sp, #304	; 0x130
 8007874:	af00      	add	r7, sp, #0
 8007876:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800787a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800787e:	601a      	str	r2, [r3, #0]
 8007880:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007884:	f2a3 1329 	subw	r3, r3, #297	; 0x129
 8007888:	4602      	mov	r2, r0
 800788a:	701a      	strb	r2, [r3, #0]
 800788c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007890:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 8007894:	460a      	mov	r2, r1
 8007896:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_hal_write_config_data_cp0 *cp0 = (aci_hal_write_config_data_cp0*)(cmd_buffer);
 8007898:	f107 030c 	add.w	r3, r7, #12
 800789c:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 80078a0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80078a4:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 80078a8:	2200      	movs	r2, #0
 80078aa:	701a      	strb	r2, [r3, #0]
  uint8_t index_input = 0;
 80078ac:	2300      	movs	r3, #0
 80078ae:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Offset = htob(Offset, 1);
 80078b2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80078b6:	f507 7298 	add.w	r2, r7, #304	; 0x130
 80078ba:	f2a2 1229 	subw	r2, r2, #297	; 0x129
 80078be:	7812      	ldrb	r2, [r2, #0]
 80078c0:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 80078c2:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 80078c6:	3301      	adds	r3, #1
 80078c8:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Length = htob(Length, 1);
 80078cc:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80078d0:	f507 7298 	add.w	r2, r7, #304	; 0x130
 80078d4:	f5a2 7295 	sub.w	r2, r2, #298	; 0x12a
 80078d8:	7812      	ldrb	r2, [r2, #0]
 80078da:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 80078dc:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 80078e0:	3301      	adds	r3, #1
 80078e2:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  /* var_len_data input */
  {
    BLUENRG_memcpy((void *) &cp0->Value, (const void *) Value, Length*sizeof(uint8_t));
 80078e6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80078ea:	1c98      	adds	r0, r3, #2
 80078ec:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80078f0:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 80078f4:	781a      	ldrb	r2, [r3, #0]
 80078f6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80078fa:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80078fe:	6819      	ldr	r1, [r3, #0]
 8007900:	f001 fbe8 	bl	80090d4 <memcpy>
    index_input += Length*sizeof(uint8_t);
 8007904:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007908:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 800790c:	f897 212b 	ldrb.w	r2, [r7, #299]	; 0x12b
 8007910:	781b      	ldrb	r3, [r3, #0]
 8007912:	4413      	add	r3, r2
 8007914:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  }
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8007918:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800791c:	2218      	movs	r2, #24
 800791e:	2100      	movs	r1, #0
 8007920:	4618      	mov	r0, r3
 8007922:	f001 fbe5 	bl	80090f0 <memset>
  rq.ogf = 0x3f;
 8007926:	233f      	movs	r3, #63	; 0x3f
 8007928:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x00c;
 800792c:	230c      	movs	r3, #12
 800792e:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 8007932:	f107 030c 	add.w	r3, r7, #12
 8007936:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800793a:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800793e:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 8007942:	f107 030b 	add.w	r3, r7, #11
 8007946:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 800794a:	2301      	movs	r3, #1
 800794c:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 8007950:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8007954:	2100      	movs	r1, #0
 8007956:	4618      	mov	r0, r3
 8007958:	f000 f914 	bl	8007b84 <hci_send_req>
 800795c:	4603      	mov	r3, r0
 800795e:	2b00      	cmp	r3, #0
 8007960:	da01      	bge.n	8007966 <aci_hal_write_config_data+0xf6>
    return BLE_STATUS_TIMEOUT;
 8007962:	23ff      	movs	r3, #255	; 0xff
 8007964:	e00d      	b.n	8007982 <aci_hal_write_config_data+0x112>
  if (status) {
 8007966:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800796a:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 800796e:	781b      	ldrb	r3, [r3, #0]
 8007970:	2b00      	cmp	r3, #0
 8007972:	d005      	beq.n	8007980 <aci_hal_write_config_data+0x110>
    return status;
 8007974:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8007978:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 800797c:	781b      	ldrb	r3, [r3, #0]
 800797e:	e000      	b.n	8007982 <aci_hal_write_config_data+0x112>
  }
  return BLE_STATUS_SUCCESS;
 8007980:	2300      	movs	r3, #0
}
 8007982:	4618      	mov	r0, r3
 8007984:	f507 7798 	add.w	r7, r7, #304	; 0x130
 8007988:	46bd      	mov	sp, r7
 800798a:	bd80      	pop	{r7, pc}

0800798c <verify_packet>:
  *
  * @param  hciReadPacket The HCI data packet
  * @retval 0: valid packet, 1: incorrect packet, 2: wrong length (packet truncated or too long)
  */
static int verify_packet(const tHciDataPacket * hciReadPacket)
{
 800798c:	b480      	push	{r7}
 800798e:	b085      	sub	sp, #20
 8007990:	af00      	add	r7, sp, #0
 8007992:	6078      	str	r0, [r7, #4]
  const uint8_t *hci_pckt = hciReadPacket->dataBuff;
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	3308      	adds	r3, #8
 8007998:	60fb      	str	r3, [r7, #12]
  
  if (hci_pckt[HCI_PCK_TYPE_OFFSET] != HCI_EVENT_PKT)
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	781b      	ldrb	r3, [r3, #0]
 800799e:	2b04      	cmp	r3, #4
 80079a0:	d001      	beq.n	80079a6 <verify_packet+0x1a>
    return 1; /* Incorrect type */
 80079a2:	2301      	movs	r3, #1
 80079a4:	e00c      	b.n	80079c0 <verify_packet+0x34>
  
  if (hci_pckt[EVENT_PARAMETER_TOT_LEN_OFFSET] != hciReadPacket->data_len - (1+HCI_EVENT_HDR_SIZE))
 80079a6:	68fb      	ldr	r3, [r7, #12]
 80079a8:	3302      	adds	r3, #2
 80079aa:	781b      	ldrb	r3, [r3, #0]
 80079ac:	461a      	mov	r2, r3
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	f893 3088 	ldrb.w	r3, [r3, #136]	; 0x88
 80079b4:	3b03      	subs	r3, #3
 80079b6:	429a      	cmp	r2, r3
 80079b8:	d001      	beq.n	80079be <verify_packet+0x32>
    return 2; /* Wrong length (packet truncated or too long) */
 80079ba:	2302      	movs	r3, #2
 80079bc:	e000      	b.n	80079c0 <verify_packet+0x34>
  
  return 0;      
 80079be:	2300      	movs	r3, #0
}
 80079c0:	4618      	mov	r0, r3
 80079c2:	3714      	adds	r7, #20
 80079c4:	46bd      	mov	sp, r7
 80079c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ca:	4770      	bx	lr

080079cc <send_cmd>:
  * @param  plen The HCI command length
  * @param  param The HCI command parameters
  * @retval None
  */
static void send_cmd(uint16_t ogf, uint16_t ocf, uint8_t plen, void *param)
{
 80079cc:	b580      	push	{r7, lr}
 80079ce:	b0a6      	sub	sp, #152	; 0x98
 80079d0:	af00      	add	r7, sp, #0
 80079d2:	607b      	str	r3, [r7, #4]
 80079d4:	4603      	mov	r3, r0
 80079d6:	81fb      	strh	r3, [r7, #14]
 80079d8:	460b      	mov	r3, r1
 80079da:	81bb      	strh	r3, [r7, #12]
 80079dc:	4613      	mov	r3, r2
 80079de:	72fb      	strb	r3, [r7, #11]
  uint8_t payload[HCI_MAX_PAYLOAD_SIZE];  
  hci_command_hdr hc;
  
  hc.opcode = htobs(cmd_opcode_pack(ogf, ocf));
 80079e0:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80079e4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80079e8:	b21a      	sxth	r2, r3
 80079ea:	89fb      	ldrh	r3, [r7, #14]
 80079ec:	029b      	lsls	r3, r3, #10
 80079ee:	b21b      	sxth	r3, r3
 80079f0:	4313      	orrs	r3, r2
 80079f2:	b21b      	sxth	r3, r3
 80079f4:	b29b      	uxth	r3, r3
 80079f6:	82bb      	strh	r3, [r7, #20]
  hc.plen = plen;
 80079f8:	7afb      	ldrb	r3, [r7, #11]
 80079fa:	75bb      	strb	r3, [r7, #22]

  payload[0] = HCI_COMMAND_PKT;
 80079fc:	2301      	movs	r3, #1
 80079fe:	763b      	strb	r3, [r7, #24]
  BLUENRG_memcpy(payload + 1, &hc, sizeof(hc));
 8007a00:	f107 0318 	add.w	r3, r7, #24
 8007a04:	3301      	adds	r3, #1
 8007a06:	461a      	mov	r2, r3
 8007a08:	f107 0314 	add.w	r3, r7, #20
 8007a0c:	8819      	ldrh	r1, [r3, #0]
 8007a0e:	789b      	ldrb	r3, [r3, #2]
 8007a10:	8011      	strh	r1, [r2, #0]
 8007a12:	7093      	strb	r3, [r2, #2]
  BLUENRG_memcpy(payload + HCI_HDR_SIZE + HCI_COMMAND_HDR_SIZE, param, plen);
 8007a14:	f107 0318 	add.w	r3, r7, #24
 8007a18:	3304      	adds	r3, #4
 8007a1a:	7afa      	ldrb	r2, [r7, #11]
 8007a1c:	6879      	ldr	r1, [r7, #4]
 8007a1e:	4618      	mov	r0, r3
 8007a20:	f001 fb58 	bl	80090d4 <memcpy>
  
  if (hciContext.io.Send)
 8007a24:	4b08      	ldr	r3, [pc, #32]	; (8007a48 <send_cmd+0x7c>)
 8007a26:	691b      	ldr	r3, [r3, #16]
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	d009      	beq.n	8007a40 <send_cmd+0x74>
  {
    hciContext.io.Send (payload, HCI_HDR_SIZE + HCI_COMMAND_HDR_SIZE + plen);
 8007a2c:	4b06      	ldr	r3, [pc, #24]	; (8007a48 <send_cmd+0x7c>)
 8007a2e:	691b      	ldr	r3, [r3, #16]
 8007a30:	7afa      	ldrb	r2, [r7, #11]
 8007a32:	b292      	uxth	r2, r2
 8007a34:	3204      	adds	r2, #4
 8007a36:	b291      	uxth	r1, r2
 8007a38:	f107 0218 	add.w	r2, r7, #24
 8007a3c:	4610      	mov	r0, r2
 8007a3e:	4798      	blx	r3
  }
}
 8007a40:	bf00      	nop
 8007a42:	3798      	adds	r7, #152	; 0x98
 8007a44:	46bd      	mov	sp, r7
 8007a46:	bd80      	pop	{r7, pc}
 8007a48:	2000516c 	.word	0x2000516c

08007a4c <move_list>:
  * @param  dest_list
  * @param  src_list
  * @retval None
  */
static void move_list(tListNode * dest_list, tListNode * src_list)
{
 8007a4c:	b580      	push	{r7, lr}
 8007a4e:	b084      	sub	sp, #16
 8007a50:	af00      	add	r7, sp, #0
 8007a52:	6078      	str	r0, [r7, #4]
 8007a54:	6039      	str	r1, [r7, #0]
  pListNode tmp_node;
  
  while (!list_is_empty(src_list))
 8007a56:	e00a      	b.n	8007a6e <move_list+0x22>
  {
    list_remove_tail(src_list, &tmp_node);
 8007a58:	f107 030c 	add.w	r3, r7, #12
 8007a5c:	4619      	mov	r1, r3
 8007a5e:	6838      	ldr	r0, [r7, #0]
 8007a60:	f000 faea 	bl	8008038 <list_remove_tail>
    list_insert_head(dest_list, tmp_node);
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	4619      	mov	r1, r3
 8007a68:	6878      	ldr	r0, [r7, #4]
 8007a6a:	f000 fa51 	bl	8007f10 <list_insert_head>
  while (!list_is_empty(src_list))
 8007a6e:	6838      	ldr	r0, [r7, #0]
 8007a70:	f000 fa2c 	bl	8007ecc <list_is_empty>
 8007a74:	4603      	mov	r3, r0
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	d0ee      	beq.n	8007a58 <move_list+0xc>
  }
}
 8007a7a:	bf00      	nop
 8007a7c:	bf00      	nop
 8007a7e:	3710      	adds	r7, #16
 8007a80:	46bd      	mov	sp, r7
 8007a82:	bd80      	pop	{r7, pc}

08007a84 <free_event_list>:
  *
  * @param  None
  * @retval None
  */
static void free_event_list(void)
{
 8007a84:	b580      	push	{r7, lr}
 8007a86:	b082      	sub	sp, #8
 8007a88:	af00      	add	r7, sp, #0
  tHciDataPacket * pckt;

  while(list_get_size(&hciReadPktPool) < HCI_READ_PACKET_NUM_MAX/2){
 8007a8a:	e009      	b.n	8007aa0 <free_event_list+0x1c>
    list_remove_head(&hciReadPktRxQueue, (tListNode **)&pckt);    
 8007a8c:	1d3b      	adds	r3, r7, #4
 8007a8e:	4619      	mov	r1, r3
 8007a90:	4809      	ldr	r0, [pc, #36]	; (8007ab8 <free_event_list+0x34>)
 8007a92:	f000 faaa 	bl	8007fea <list_remove_head>
    list_insert_tail(&hciReadPktPool, (tListNode *)pckt);
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	4619      	mov	r1, r3
 8007a9a:	4808      	ldr	r0, [pc, #32]	; (8007abc <free_event_list+0x38>)
 8007a9c:	f000 fa5e 	bl	8007f5c <list_insert_tail>
  while(list_get_size(&hciReadPktPool) < HCI_READ_PACKET_NUM_MAX/2){
 8007aa0:	4806      	ldr	r0, [pc, #24]	; (8007abc <free_event_list+0x38>)
 8007aa2:	f000 faf0 	bl	8008086 <list_get_size>
 8007aa6:	4603      	mov	r3, r0
 8007aa8:	2b04      	cmp	r3, #4
 8007aaa:	ddef      	ble.n	8007a8c <free_event_list+0x8>
  }
}
 8007aac:	bf00      	nop
 8007aae:	bf00      	nop
 8007ab0:	3708      	adds	r7, #8
 8007ab2:	46bd      	mov	sp, r7
 8007ab4:	bd80      	pop	{r7, pc}
 8007ab6:	bf00      	nop
 8007ab8:	20004bec 	.word	0x20004bec
 8007abc:	20004be4 	.word	0x20004be4

08007ac0 <hci_init>:

/********************** HCI Transport layer functions *****************************/

void hci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 8007ac0:	b580      	push	{r7, lr}
 8007ac2:	b084      	sub	sp, #16
 8007ac4:	af00      	add	r7, sp, #0
 8007ac6:	6078      	str	r0, [r7, #4]
 8007ac8:	6039      	str	r1, [r7, #0]
  uint8_t index;

  if(UserEvtRx != NULL)
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	d002      	beq.n	8007ad6 <hci_init+0x16>
  {
    hciContext.UserEvtRx = UserEvtRx;
 8007ad0:	4a18      	ldr	r2, [pc, #96]	; (8007b34 <hci_init+0x74>)
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	61d3      	str	r3, [r2, #28]
  }
  
  /* Initialize list heads of ready and free hci data packet queues */
  list_init_head(&hciReadPktPool);
 8007ad6:	4818      	ldr	r0, [pc, #96]	; (8007b38 <hci_init+0x78>)
 8007ad8:	f000 f9e8 	bl	8007eac <list_init_head>
  list_init_head(&hciReadPktRxQueue);
 8007adc:	4817      	ldr	r0, [pc, #92]	; (8007b3c <hci_init+0x7c>)
 8007ade:	f000 f9e5 	bl	8007eac <list_init_head>

  /* Initialize TL BLE layer */
  hci_tl_lowlevel_init();
 8007ae2:	f7f8 ff4f 	bl	8000984 <hci_tl_lowlevel_init>

  /* Initialize the queue of free hci data packets */
  for (index = 0; index < HCI_READ_PACKET_NUM_MAX; index++)
 8007ae6:	2300      	movs	r3, #0
 8007ae8:	73fb      	strb	r3, [r7, #15]
 8007aea:	e00c      	b.n	8007b06 <hci_init+0x46>
  {
    list_insert_tail(&hciReadPktPool, (tListNode *)&hciReadPacketBuffer[index]);
 8007aec:	7bfb      	ldrb	r3, [r7, #15]
 8007aee:	228c      	movs	r2, #140	; 0x8c
 8007af0:	fb02 f303 	mul.w	r3, r2, r3
 8007af4:	4a12      	ldr	r2, [pc, #72]	; (8007b40 <hci_init+0x80>)
 8007af6:	4413      	add	r3, r2
 8007af8:	4619      	mov	r1, r3
 8007afa:	480f      	ldr	r0, [pc, #60]	; (8007b38 <hci_init+0x78>)
 8007afc:	f000 fa2e 	bl	8007f5c <list_insert_tail>
  for (index = 0; index < HCI_READ_PACKET_NUM_MAX; index++)
 8007b00:	7bfb      	ldrb	r3, [r7, #15]
 8007b02:	3301      	adds	r3, #1
 8007b04:	73fb      	strb	r3, [r7, #15]
 8007b06:	7bfb      	ldrb	r3, [r7, #15]
 8007b08:	2b09      	cmp	r3, #9
 8007b0a:	d9ef      	bls.n	8007aec <hci_init+0x2c>
  } 
  
  /* Initialize low level driver */
  if (hciContext.io.Init)  hciContext.io.Init(NULL);
 8007b0c:	4b09      	ldr	r3, [pc, #36]	; (8007b34 <hci_init+0x74>)
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	2b00      	cmp	r3, #0
 8007b12:	d003      	beq.n	8007b1c <hci_init+0x5c>
 8007b14:	4b07      	ldr	r3, [pc, #28]	; (8007b34 <hci_init+0x74>)
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	2000      	movs	r0, #0
 8007b1a:	4798      	blx	r3
  if (hciContext.io.Reset) hciContext.io.Reset();
 8007b1c:	4b05      	ldr	r3, [pc, #20]	; (8007b34 <hci_init+0x74>)
 8007b1e:	689b      	ldr	r3, [r3, #8]
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	d002      	beq.n	8007b2a <hci_init+0x6a>
 8007b24:	4b03      	ldr	r3, [pc, #12]	; (8007b34 <hci_init+0x74>)
 8007b26:	689b      	ldr	r3, [r3, #8]
 8007b28:	4798      	blx	r3
}
 8007b2a:	bf00      	nop
 8007b2c:	3710      	adds	r7, #16
 8007b2e:	46bd      	mov	sp, r7
 8007b30:	bd80      	pop	{r7, pc}
 8007b32:	bf00      	nop
 8007b34:	2000516c 	.word	0x2000516c
 8007b38:	20004be4 	.word	0x20004be4
 8007b3c:	20004bec 	.word	0x20004bec
 8007b40:	20004bf4 	.word	0x20004bf4

08007b44 <hci_register_io_bus>:

void hci_register_io_bus(tHciIO* fops)
{
 8007b44:	b480      	push	{r7}
 8007b46:	b083      	sub	sp, #12
 8007b48:	af00      	add	r7, sp, #0
 8007b4a:	6078      	str	r0, [r7, #4]
  /* Register bus function */
  hciContext.io.Init    = fops->Init; 
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	4a0b      	ldr	r2, [pc, #44]	; (8007b80 <hci_register_io_bus+0x3c>)
 8007b52:	6013      	str	r3, [r2, #0]
  hciContext.io.Receive = fops->Receive;  
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	68db      	ldr	r3, [r3, #12]
 8007b58:	4a09      	ldr	r2, [pc, #36]	; (8007b80 <hci_register_io_bus+0x3c>)
 8007b5a:	60d3      	str	r3, [r2, #12]
  hciContext.io.Send    = fops->Send;
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	691b      	ldr	r3, [r3, #16]
 8007b60:	4a07      	ldr	r2, [pc, #28]	; (8007b80 <hci_register_io_bus+0x3c>)
 8007b62:	6113      	str	r3, [r2, #16]
  hciContext.io.GetTick = fops->GetTick;
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	699b      	ldr	r3, [r3, #24]
 8007b68:	4a05      	ldr	r2, [pc, #20]	; (8007b80 <hci_register_io_bus+0x3c>)
 8007b6a:	6193      	str	r3, [r2, #24]
  hciContext.io.Reset   = fops->Reset;
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	689b      	ldr	r3, [r3, #8]
 8007b70:	4a03      	ldr	r2, [pc, #12]	; (8007b80 <hci_register_io_bus+0x3c>)
 8007b72:	6093      	str	r3, [r2, #8]
}
 8007b74:	bf00      	nop
 8007b76:	370c      	adds	r7, #12
 8007b78:	46bd      	mov	sp, r7
 8007b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b7e:	4770      	bx	lr
 8007b80:	2000516c 	.word	0x2000516c

08007b84 <hci_send_req>:

int hci_send_req(struct hci_request* r, BOOL async)
{
 8007b84:	b580      	push	{r7, lr}
 8007b86:	b08e      	sub	sp, #56	; 0x38
 8007b88:	af00      	add	r7, sp, #0
 8007b8a:	6078      	str	r0, [r7, #4]
 8007b8c:	460b      	mov	r3, r1
 8007b8e:	70fb      	strb	r3, [r7, #3]
  uint8_t *ptr;
  uint16_t opcode = htobs(cmd_opcode_pack(r->ogf, r->ocf));
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	885b      	ldrh	r3, [r3, #2]
 8007b94:	b21b      	sxth	r3, r3
 8007b96:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007b9a:	b21a      	sxth	r2, r3
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	881b      	ldrh	r3, [r3, #0]
 8007ba0:	029b      	lsls	r3, r3, #10
 8007ba2:	b21b      	sxth	r3, r3
 8007ba4:	4313      	orrs	r3, r2
 8007ba6:	b21b      	sxth	r3, r3
 8007ba8:	86fb      	strh	r3, [r7, #54]	; 0x36
  hci_event_pckt *event_pckt;
  hci_spi_pckt *hci_hdr;

  tHciDataPacket * hciReadPacket = NULL;
 8007baa:	2300      	movs	r3, #0
 8007bac:	613b      	str	r3, [r7, #16]
  tListNode hciTempQueue;
  
  list_init_head(&hciTempQueue);
 8007bae:	f107 0308 	add.w	r3, r7, #8
 8007bb2:	4618      	mov	r0, r3
 8007bb4:	f000 f97a 	bl	8007eac <list_init_head>

  free_event_list();
 8007bb8:	f7ff ff64 	bl	8007a84 <free_event_list>
  
  send_cmd(r->ogf, r->ocf, r->clen, r->cparam);
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	8818      	ldrh	r0, [r3, #0]
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	8859      	ldrh	r1, [r3, #2]
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	68db      	ldr	r3, [r3, #12]
 8007bc8:	b2da      	uxtb	r2, r3
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	689b      	ldr	r3, [r3, #8]
 8007bce:	f7ff fefd 	bl	80079cc <send_cmd>
  
  if (async)
 8007bd2:	78fb      	ldrb	r3, [r7, #3]
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	d001      	beq.n	8007bdc <hci_send_req+0x58>
  {
    return 0;
 8007bd8:	2300      	movs	r3, #0
 8007bda:	e0e5      	b.n	8007da8 <hci_send_req+0x224>
    evt_cmd_complete  *cc;
    evt_cmd_status    *cs;
    evt_le_meta_event *me;
    uint32_t len;
    
    uint32_t tickstart = HAL_GetTick();
 8007bdc:	f7fa f8a8 	bl	8001d30 <HAL_GetTick>
 8007be0:	6338      	str	r0, [r7, #48]	; 0x30
      
    while (1)
    {
      if ((HAL_GetTick() - tickstart) > HCI_DEFAULT_TIMEOUT_MS)
 8007be2:	f7fa f8a5 	bl	8001d30 <HAL_GetTick>
 8007be6:	4602      	mov	r2, r0
 8007be8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007bea:	1ad3      	subs	r3, r2, r3
 8007bec:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007bf0:	f200 80b6 	bhi.w	8007d60 <hci_send_req+0x1dc>
      {
        goto failed;
      }
      
      if (!list_is_empty(&hciReadPktRxQueue)) 
 8007bf4:	486e      	ldr	r0, [pc, #440]	; (8007db0 <hci_send_req+0x22c>)
 8007bf6:	f000 f969 	bl	8007ecc <list_is_empty>
 8007bfa:	4603      	mov	r3, r0
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	d000      	beq.n	8007c02 <hci_send_req+0x7e>
      if ((HAL_GetTick() - tickstart) > HCI_DEFAULT_TIMEOUT_MS)
 8007c00:	e7ef      	b.n	8007be2 <hci_send_req+0x5e>
      {
        break;
 8007c02:	bf00      	nop
      }
    }
    
    /* Extract packet from HCI event queue. */
    list_remove_head(&hciReadPktRxQueue, (tListNode **)&hciReadPacket);    
 8007c04:	f107 0310 	add.w	r3, r7, #16
 8007c08:	4619      	mov	r1, r3
 8007c0a:	4869      	ldr	r0, [pc, #420]	; (8007db0 <hci_send_req+0x22c>)
 8007c0c:	f000 f9ed 	bl	8007fea <list_remove_head>
    
    hci_hdr = (void *)hciReadPacket->dataBuff;
 8007c10:	693b      	ldr	r3, [r7, #16]
 8007c12:	3308      	adds	r3, #8
 8007c14:	62fb      	str	r3, [r7, #44]	; 0x2c

    if (hci_hdr->type == HCI_EVENT_PKT)
 8007c16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c18:	781b      	ldrb	r3, [r3, #0]
 8007c1a:	2b04      	cmp	r3, #4
 8007c1c:	d17b      	bne.n	8007d16 <hci_send_req+0x192>
    {
      event_pckt = (void *)(hci_hdr->data);
 8007c1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c20:	3301      	adds	r3, #1
 8007c22:	62bb      	str	r3, [r7, #40]	; 0x28
    
      ptr = hciReadPacket->dataBuff + (1 + HCI_EVENT_HDR_SIZE);
 8007c24:	693b      	ldr	r3, [r7, #16]
 8007c26:	3308      	adds	r3, #8
 8007c28:	3303      	adds	r3, #3
 8007c2a:	627b      	str	r3, [r7, #36]	; 0x24
      len = hciReadPacket->data_len - (1 + HCI_EVENT_HDR_SIZE);
 8007c2c:	693b      	ldr	r3, [r7, #16]
 8007c2e:	f893 3088 	ldrb.w	r3, [r3, #136]	; 0x88
 8007c32:	3b03      	subs	r3, #3
 8007c34:	623b      	str	r3, [r7, #32]
    
      switch (event_pckt->evt) 
 8007c36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c38:	781b      	ldrb	r3, [r3, #0]
 8007c3a:	2b3e      	cmp	r3, #62	; 0x3e
 8007c3c:	d04d      	beq.n	8007cda <hci_send_req+0x156>
 8007c3e:	2b3e      	cmp	r3, #62	; 0x3e
 8007c40:	dc6b      	bgt.n	8007d1a <hci_send_req+0x196>
 8007c42:	2b10      	cmp	r3, #16
 8007c44:	f000 808e 	beq.w	8007d64 <hci_send_req+0x1e0>
 8007c48:	2b10      	cmp	r3, #16
 8007c4a:	dc66      	bgt.n	8007d1a <hci_send_req+0x196>
 8007c4c:	2b0e      	cmp	r3, #14
 8007c4e:	d024      	beq.n	8007c9a <hci_send_req+0x116>
 8007c50:	2b0f      	cmp	r3, #15
 8007c52:	d162      	bne.n	8007d1a <hci_send_req+0x196>
      {      
      case EVT_CMD_STATUS:
        cs = (void *) ptr;
 8007c54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c56:	61bb      	str	r3, [r7, #24]
        
        if (cs->opcode != opcode)
 8007c58:	69bb      	ldr	r3, [r7, #24]
 8007c5a:	885b      	ldrh	r3, [r3, #2]
 8007c5c:	b29b      	uxth	r3, r3
 8007c5e:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8007c60:	429a      	cmp	r2, r3
 8007c62:	f040 8081 	bne.w	8007d68 <hci_send_req+0x1e4>
          goto failed;
        
        if (r->event != EVT_CMD_STATUS) {
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	685b      	ldr	r3, [r3, #4]
 8007c6a:	2b0f      	cmp	r3, #15
 8007c6c:	d004      	beq.n	8007c78 <hci_send_req+0xf4>
          if (cs->status) {
 8007c6e:	69bb      	ldr	r3, [r7, #24]
 8007c70:	781b      	ldrb	r3, [r3, #0]
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	d053      	beq.n	8007d1e <hci_send_req+0x19a>
            goto failed;
 8007c76:	e07a      	b.n	8007d6e <hci_send_req+0x1ea>
          }
          break;
        }

        r->rlen = MIN(len, r->rlen);
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	695a      	ldr	r2, [r3, #20]
 8007c7c:	6a3b      	ldr	r3, [r7, #32]
 8007c7e:	429a      	cmp	r2, r3
 8007c80:	bf28      	it	cs
 8007c82:	461a      	movcs	r2, r3
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	615a      	str	r2, [r3, #20]
        BLUENRG_memcpy(r->rparam, ptr, r->rlen);
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	6918      	ldr	r0, [r3, #16]
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	695b      	ldr	r3, [r3, #20]
 8007c90:	461a      	mov	r2, r3
 8007c92:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007c94:	f001 fa1e 	bl	80090d4 <memcpy>
        goto done;
 8007c98:	e07a      	b.n	8007d90 <hci_send_req+0x20c>
      
      case EVT_CMD_COMPLETE:
        cc = (void *) ptr;
 8007c9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c9c:	617b      	str	r3, [r7, #20]
      
        if (cc->opcode != opcode)
 8007c9e:	697b      	ldr	r3, [r7, #20]
 8007ca0:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8007ca4:	b29b      	uxth	r3, r3
 8007ca6:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8007ca8:	429a      	cmp	r2, r3
 8007caa:	d15f      	bne.n	8007d6c <hci_send_req+0x1e8>
          goto failed;
      
        ptr += EVT_CMD_COMPLETE_SIZE;
 8007cac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007cae:	3303      	adds	r3, #3
 8007cb0:	627b      	str	r3, [r7, #36]	; 0x24
        len -= EVT_CMD_COMPLETE_SIZE;
 8007cb2:	6a3b      	ldr	r3, [r7, #32]
 8007cb4:	3b03      	subs	r3, #3
 8007cb6:	623b      	str	r3, [r7, #32]
      
        r->rlen = MIN(len, r->rlen);
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	695a      	ldr	r2, [r3, #20]
 8007cbc:	6a3b      	ldr	r3, [r7, #32]
 8007cbe:	429a      	cmp	r2, r3
 8007cc0:	bf28      	it	cs
 8007cc2:	461a      	movcs	r2, r3
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	615a      	str	r2, [r3, #20]
        BLUENRG_memcpy(r->rparam, ptr, r->rlen);
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	6918      	ldr	r0, [r3, #16]
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	695b      	ldr	r3, [r3, #20]
 8007cd0:	461a      	mov	r2, r3
 8007cd2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007cd4:	f001 f9fe 	bl	80090d4 <memcpy>
        goto done;
 8007cd8:	e05a      	b.n	8007d90 <hci_send_req+0x20c>
      
      case EVT_LE_META_EVENT:
        me = (void *) ptr;
 8007cda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007cdc:	61fb      	str	r3, [r7, #28]
      
        if (me->subevent != r->event)
 8007cde:	69fb      	ldr	r3, [r7, #28]
 8007ce0:	781b      	ldrb	r3, [r3, #0]
 8007ce2:	461a      	mov	r2, r3
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	685b      	ldr	r3, [r3, #4]
 8007ce8:	429a      	cmp	r2, r3
 8007cea:	d11a      	bne.n	8007d22 <hci_send_req+0x19e>
          break;
      
        len -= 1;
 8007cec:	6a3b      	ldr	r3, [r7, #32]
 8007cee:	3b01      	subs	r3, #1
 8007cf0:	623b      	str	r3, [r7, #32]
        r->rlen = MIN(len, r->rlen);
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	695a      	ldr	r2, [r3, #20]
 8007cf6:	6a3b      	ldr	r3, [r7, #32]
 8007cf8:	429a      	cmp	r2, r3
 8007cfa:	bf28      	it	cs
 8007cfc:	461a      	movcs	r2, r3
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	615a      	str	r2, [r3, #20]
        BLUENRG_memcpy(r->rparam, me->data, r->rlen);
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	6918      	ldr	r0, [r3, #16]
 8007d06:	69fb      	ldr	r3, [r7, #28]
 8007d08:	1c59      	adds	r1, r3, #1
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	695b      	ldr	r3, [r3, #20]
 8007d0e:	461a      	mov	r2, r3
 8007d10:	f001 f9e0 	bl	80090d4 <memcpy>
        goto done;
 8007d14:	e03c      	b.n	8007d90 <hci_send_req+0x20c>
        goto failed;
      
      default:      
        break;
      }
    }
 8007d16:	bf00      	nop
 8007d18:	e004      	b.n	8007d24 <hci_send_req+0x1a0>
        break;
 8007d1a:	bf00      	nop
 8007d1c:	e002      	b.n	8007d24 <hci_send_req+0x1a0>
          break;
 8007d1e:	bf00      	nop
 8007d20:	e000      	b.n	8007d24 <hci_send_req+0x1a0>
          break;
 8007d22:	bf00      	nop
    
    /* If there are no more packets to be processed, be sure there is at list one
       packet in the pool to process the expected event.
       If no free packets are available, discard the processed event and insert it
       into the pool. */
    if (list_is_empty(&hciReadPktPool) && list_is_empty(&hciReadPktRxQueue)) {
 8007d24:	4823      	ldr	r0, [pc, #140]	; (8007db4 <hci_send_req+0x230>)
 8007d26:	f000 f8d1 	bl	8007ecc <list_is_empty>
 8007d2a:	4603      	mov	r3, r0
 8007d2c:	2b00      	cmp	r3, #0
 8007d2e:	d00d      	beq.n	8007d4c <hci_send_req+0x1c8>
 8007d30:	481f      	ldr	r0, [pc, #124]	; (8007db0 <hci_send_req+0x22c>)
 8007d32:	f000 f8cb 	bl	8007ecc <list_is_empty>
 8007d36:	4603      	mov	r3, r0
 8007d38:	2b00      	cmp	r3, #0
 8007d3a:	d007      	beq.n	8007d4c <hci_send_req+0x1c8>
      list_insert_tail(&hciReadPktPool, (tListNode *)hciReadPacket);
 8007d3c:	693b      	ldr	r3, [r7, #16]
 8007d3e:	4619      	mov	r1, r3
 8007d40:	481c      	ldr	r0, [pc, #112]	; (8007db4 <hci_send_req+0x230>)
 8007d42:	f000 f90b 	bl	8007f5c <list_insert_tail>
      hciReadPacket=NULL;
 8007d46:	2300      	movs	r3, #0
 8007d48:	613b      	str	r3, [r7, #16]
 8007d4a:	e008      	b.n	8007d5e <hci_send_req+0x1da>
    else {
      /* Insert the packet in a different queue. These packets will be
      inserted back in the main queue just before exiting from send_req(), so that
      these events can be processed by the application.
    */
    list_insert_tail(&hciTempQueue, (tListNode *)hciReadPacket);
 8007d4c:	693a      	ldr	r2, [r7, #16]
 8007d4e:	f107 0308 	add.w	r3, r7, #8
 8007d52:	4611      	mov	r1, r2
 8007d54:	4618      	mov	r0, r3
 8007d56:	f000 f901 	bl	8007f5c <list_insert_tail>
      hciReadPacket=NULL;
 8007d5a:	2300      	movs	r3, #0
 8007d5c:	613b      	str	r3, [r7, #16]
  {
 8007d5e:	e73d      	b.n	8007bdc <hci_send_req+0x58>
        goto failed;
 8007d60:	bf00      	nop
 8007d62:	e004      	b.n	8007d6e <hci_send_req+0x1ea>
        goto failed;
 8007d64:	bf00      	nop
 8007d66:	e002      	b.n	8007d6e <hci_send_req+0x1ea>
          goto failed;
 8007d68:	bf00      	nop
 8007d6a:	e000      	b.n	8007d6e <hci_send_req+0x1ea>
          goto failed;
 8007d6c:	bf00      	nop
    }
  }
  
failed: 
  if (hciReadPacket!=NULL) {
 8007d6e:	693b      	ldr	r3, [r7, #16]
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	d004      	beq.n	8007d7e <hci_send_req+0x1fa>
    list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);
 8007d74:	693b      	ldr	r3, [r7, #16]
 8007d76:	4619      	mov	r1, r3
 8007d78:	480e      	ldr	r0, [pc, #56]	; (8007db4 <hci_send_req+0x230>)
 8007d7a:	f000 f8c9 	bl	8007f10 <list_insert_head>
  }
  move_list(&hciReadPktRxQueue, &hciTempQueue);
 8007d7e:	f107 0308 	add.w	r3, r7, #8
 8007d82:	4619      	mov	r1, r3
 8007d84:	480a      	ldr	r0, [pc, #40]	; (8007db0 <hci_send_req+0x22c>)
 8007d86:	f7ff fe61 	bl	8007a4c <move_list>

  return -1;
 8007d8a:	f04f 33ff 	mov.w	r3, #4294967295
 8007d8e:	e00b      	b.n	8007da8 <hci_send_req+0x224>
  
done:
  /* Insert the packet back into the pool.*/
  list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket); 
 8007d90:	693b      	ldr	r3, [r7, #16]
 8007d92:	4619      	mov	r1, r3
 8007d94:	4807      	ldr	r0, [pc, #28]	; (8007db4 <hci_send_req+0x230>)
 8007d96:	f000 f8bb 	bl	8007f10 <list_insert_head>
  move_list(&hciReadPktRxQueue, &hciTempQueue);
 8007d9a:	f107 0308 	add.w	r3, r7, #8
 8007d9e:	4619      	mov	r1, r3
 8007da0:	4803      	ldr	r0, [pc, #12]	; (8007db0 <hci_send_req+0x22c>)
 8007da2:	f7ff fe53 	bl	8007a4c <move_list>

  return 0;
 8007da6:	2300      	movs	r3, #0
}
 8007da8:	4618      	mov	r0, r3
 8007daa:	3738      	adds	r7, #56	; 0x38
 8007dac:	46bd      	mov	sp, r7
 8007dae:	bd80      	pop	{r7, pc}
 8007db0:	20004bec 	.word	0x20004bec
 8007db4:	20004be4 	.word	0x20004be4

08007db8 <hci_user_evt_proc>:

void hci_user_evt_proc(void)
{
 8007db8:	b580      	push	{r7, lr}
 8007dba:	b082      	sub	sp, #8
 8007dbc:	af00      	add	r7, sp, #0
  tHciDataPacket * hciReadPacket = NULL;
 8007dbe:	2300      	movs	r3, #0
 8007dc0:	607b      	str	r3, [r7, #4]
     
  /* process any pending events read */
  while (list_is_empty(&hciReadPktRxQueue) == FALSE)
 8007dc2:	e013      	b.n	8007dec <hci_user_evt_proc+0x34>
  {
    list_remove_head (&hciReadPktRxQueue, (tListNode **)&hciReadPacket);
 8007dc4:	1d3b      	adds	r3, r7, #4
 8007dc6:	4619      	mov	r1, r3
 8007dc8:	480e      	ldr	r0, [pc, #56]	; (8007e04 <hci_user_evt_proc+0x4c>)
 8007dca:	f000 f90e 	bl	8007fea <list_remove_head>

    if (hciContext.UserEvtRx != NULL)
 8007dce:	4b0e      	ldr	r3, [pc, #56]	; (8007e08 <hci_user_evt_proc+0x50>)
 8007dd0:	69db      	ldr	r3, [r3, #28]
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	d005      	beq.n	8007de2 <hci_user_evt_proc+0x2a>
    {
      hciContext.UserEvtRx(hciReadPacket->dataBuff);
 8007dd6:	4b0c      	ldr	r3, [pc, #48]	; (8007e08 <hci_user_evt_proc+0x50>)
 8007dd8:	69db      	ldr	r3, [r3, #28]
 8007dda:	687a      	ldr	r2, [r7, #4]
 8007ddc:	3208      	adds	r2, #8
 8007dde:	4610      	mov	r0, r2
 8007de0:	4798      	blx	r3
    }

    list_insert_tail(&hciReadPktPool, (tListNode *)hciReadPacket);
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	4619      	mov	r1, r3
 8007de6:	4809      	ldr	r0, [pc, #36]	; (8007e0c <hci_user_evt_proc+0x54>)
 8007de8:	f000 f8b8 	bl	8007f5c <list_insert_tail>
  while (list_is_empty(&hciReadPktRxQueue) == FALSE)
 8007dec:	4805      	ldr	r0, [pc, #20]	; (8007e04 <hci_user_evt_proc+0x4c>)
 8007dee:	f000 f86d 	bl	8007ecc <list_is_empty>
 8007df2:	4603      	mov	r3, r0
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	d0e5      	beq.n	8007dc4 <hci_user_evt_proc+0xc>
  }
}
 8007df8:	bf00      	nop
 8007dfa:	bf00      	nop
 8007dfc:	3708      	adds	r7, #8
 8007dfe:	46bd      	mov	sp, r7
 8007e00:	bd80      	pop	{r7, pc}
 8007e02:	bf00      	nop
 8007e04:	20004bec 	.word	0x20004bec
 8007e08:	2000516c 	.word	0x2000516c
 8007e0c:	20004be4 	.word	0x20004be4

08007e10 <hci_notify_asynch_evt>:

int32_t hci_notify_asynch_evt(void* pdata)
{
 8007e10:	b580      	push	{r7, lr}
 8007e12:	b086      	sub	sp, #24
 8007e14:	af00      	add	r7, sp, #0
 8007e16:	6078      	str	r0, [r7, #4]
  tHciDataPacket * hciReadPacket = NULL;
 8007e18:	2300      	movs	r3, #0
 8007e1a:	60fb      	str	r3, [r7, #12]
  uint8_t data_len;
  
  int32_t ret = 0;
 8007e1c:	2300      	movs	r3, #0
 8007e1e:	617b      	str	r3, [r7, #20]
  
  if (list_is_empty (&hciReadPktPool) == FALSE)
 8007e20:	481f      	ldr	r0, [pc, #124]	; (8007ea0 <hci_notify_asynch_evt+0x90>)
 8007e22:	f000 f853 	bl	8007ecc <list_is_empty>
 8007e26:	4603      	mov	r3, r0
 8007e28:	2b00      	cmp	r3, #0
 8007e2a:	d132      	bne.n	8007e92 <hci_notify_asynch_evt+0x82>
  {
    /* Queuing a packet to read */
    list_remove_head (&hciReadPktPool, (tListNode **)&hciReadPacket);
 8007e2c:	f107 030c 	add.w	r3, r7, #12
 8007e30:	4619      	mov	r1, r3
 8007e32:	481b      	ldr	r0, [pc, #108]	; (8007ea0 <hci_notify_asynch_evt+0x90>)
 8007e34:	f000 f8d9 	bl	8007fea <list_remove_head>
    
    if (hciContext.io.Receive)
 8007e38:	4b1a      	ldr	r3, [pc, #104]	; (8007ea4 <hci_notify_asynch_evt+0x94>)
 8007e3a:	68db      	ldr	r3, [r3, #12]
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	d02a      	beq.n	8007e96 <hci_notify_asynch_evt+0x86>
    {
      data_len = hciContext.io.Receive(hciReadPacket->dataBuff, HCI_READ_PACKET_SIZE);
 8007e40:	4b18      	ldr	r3, [pc, #96]	; (8007ea4 <hci_notify_asynch_evt+0x94>)
 8007e42:	68db      	ldr	r3, [r3, #12]
 8007e44:	68fa      	ldr	r2, [r7, #12]
 8007e46:	3208      	adds	r2, #8
 8007e48:	2180      	movs	r1, #128	; 0x80
 8007e4a:	4610      	mov	r0, r2
 8007e4c:	4798      	blx	r3
 8007e4e:	4603      	mov	r3, r0
 8007e50:	74fb      	strb	r3, [r7, #19]
      if (data_len > 0)
 8007e52:	7cfb      	ldrb	r3, [r7, #19]
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	d016      	beq.n	8007e86 <hci_notify_asynch_evt+0x76>
      {                    
        hciReadPacket->data_len = data_len;
 8007e58:	68fb      	ldr	r3, [r7, #12]
 8007e5a:	7cfa      	ldrb	r2, [r7, #19]
 8007e5c:	f883 2088 	strb.w	r2, [r3, #136]	; 0x88
        if (verify_packet(hciReadPacket) == 0)
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	4618      	mov	r0, r3
 8007e64:	f7ff fd92 	bl	800798c <verify_packet>
 8007e68:	4603      	mov	r3, r0
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	d105      	bne.n	8007e7a <hci_notify_asynch_evt+0x6a>
          list_insert_tail(&hciReadPktRxQueue, (tListNode *)hciReadPacket);
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	4619      	mov	r1, r3
 8007e72:	480d      	ldr	r0, [pc, #52]	; (8007ea8 <hci_notify_asynch_evt+0x98>)
 8007e74:	f000 f872 	bl	8007f5c <list_insert_tail>
 8007e78:	e00d      	b.n	8007e96 <hci_notify_asynch_evt+0x86>
        else
          list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);          
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	4619      	mov	r1, r3
 8007e7e:	4808      	ldr	r0, [pc, #32]	; (8007ea0 <hci_notify_asynch_evt+0x90>)
 8007e80:	f000 f846 	bl	8007f10 <list_insert_head>
 8007e84:	e007      	b.n	8007e96 <hci_notify_asynch_evt+0x86>
      }
      else 
      {
        /* Insert the packet back into the pool*/
        list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);
 8007e86:	68fb      	ldr	r3, [r7, #12]
 8007e88:	4619      	mov	r1, r3
 8007e8a:	4805      	ldr	r0, [pc, #20]	; (8007ea0 <hci_notify_asynch_evt+0x90>)
 8007e8c:	f000 f840 	bl	8007f10 <list_insert_head>
 8007e90:	e001      	b.n	8007e96 <hci_notify_asynch_evt+0x86>
      }
    }
  }
  else 
  {
    ret = 1;
 8007e92:	2301      	movs	r3, #1
 8007e94:	617b      	str	r3, [r7, #20]
  }
  return ret;
 8007e96:	697b      	ldr	r3, [r7, #20]
  
}
 8007e98:	4618      	mov	r0, r3
 8007e9a:	3718      	adds	r7, #24
 8007e9c:	46bd      	mov	sp, r7
 8007e9e:	bd80      	pop	{r7, pc}
 8007ea0:	20004be4 	.word	0x20004be4
 8007ea4:	2000516c 	.word	0x2000516c
 8007ea8:	20004bec 	.word	0x20004bec

08007eac <list_init_head>:

/******************************************************************************
 * Function Definitions 
******************************************************************************/
void list_init_head (tListNode * listHead)
{
 8007eac:	b480      	push	{r7}
 8007eae:	b083      	sub	sp, #12
 8007eb0:	af00      	add	r7, sp, #0
 8007eb2:	6078      	str	r0, [r7, #4]
  listHead->next = listHead;
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	687a      	ldr	r2, [r7, #4]
 8007eb8:	601a      	str	r2, [r3, #0]
  listHead->prev = listHead;	
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	687a      	ldr	r2, [r7, #4]
 8007ebe:	605a      	str	r2, [r3, #4]
}
 8007ec0:	bf00      	nop
 8007ec2:	370c      	adds	r7, #12
 8007ec4:	46bd      	mov	sp, r7
 8007ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eca:	4770      	bx	lr

08007ecc <list_is_empty>:

uint8_t list_is_empty (tListNode * listHead)
{
 8007ecc:	b480      	push	{r7}
 8007ece:	b087      	sub	sp, #28
 8007ed0:	af00      	add	r7, sp, #0
 8007ed2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007ed4:	f3ef 8310 	mrs	r3, PRIMASK
 8007ed8:	60fb      	str	r3, [r7, #12]
  return(result);
 8007eda:	68fb      	ldr	r3, [r7, #12]
  uint8_t return_value;
  
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8007edc:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8007ede:	b672      	cpsid	i
}
 8007ee0:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
   
  if(listHead->next == listHead)
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	687a      	ldr	r2, [r7, #4]
 8007ee8:	429a      	cmp	r2, r3
 8007eea:	d102      	bne.n	8007ef2 <list_is_empty+0x26>
  {
    return_value = 1;
 8007eec:	2301      	movs	r3, #1
 8007eee:	75fb      	strb	r3, [r7, #23]
 8007ef0:	e001      	b.n	8007ef6 <list_is_empty+0x2a>
  }
  else
  {
    return_value = 0;
 8007ef2:	2300      	movs	r3, #0
 8007ef4:	75fb      	strb	r3, [r7, #23]
 8007ef6:	693b      	ldr	r3, [r7, #16]
 8007ef8:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007efa:	68bb      	ldr	r3, [r7, #8]
 8007efc:	f383 8810 	msr	PRIMASK, r3
}
 8007f00:	bf00      	nop
  }
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
  
  return return_value;
 8007f02:	7dfb      	ldrb	r3, [r7, #23]
}
 8007f04:	4618      	mov	r0, r3
 8007f06:	371c      	adds	r7, #28
 8007f08:	46bd      	mov	sp, r7
 8007f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f0e:	4770      	bx	lr

08007f10 <list_insert_head>:

void list_insert_head (tListNode * listHead, tListNode * node)
{
 8007f10:	b480      	push	{r7}
 8007f12:	b087      	sub	sp, #28
 8007f14:	af00      	add	r7, sp, #0
 8007f16:	6078      	str	r0, [r7, #4]
 8007f18:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007f1a:	f3ef 8310 	mrs	r3, PRIMASK
 8007f1e:	60fb      	str	r3, [r7, #12]
  return(result);
 8007f20:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8007f22:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8007f24:	b672      	cpsid	i
}
 8007f26:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  node->next = listHead->next;
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	681a      	ldr	r2, [r3, #0]
 8007f2c:	683b      	ldr	r3, [r7, #0]
 8007f2e:	601a      	str	r2, [r3, #0]
  node->prev = listHead;
 8007f30:	683b      	ldr	r3, [r7, #0]
 8007f32:	687a      	ldr	r2, [r7, #4]
 8007f34:	605a      	str	r2, [r3, #4]
  listHead->next = node;
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	683a      	ldr	r2, [r7, #0]
 8007f3a:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node;
 8007f3c:	683b      	ldr	r3, [r7, #0]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	683a      	ldr	r2, [r7, #0]
 8007f42:	605a      	str	r2, [r3, #4]
 8007f44:	697b      	ldr	r3, [r7, #20]
 8007f46:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007f48:	693b      	ldr	r3, [r7, #16]
 8007f4a:	f383 8810 	msr	PRIMASK, r3
}
 8007f4e:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 8007f50:	bf00      	nop
 8007f52:	371c      	adds	r7, #28
 8007f54:	46bd      	mov	sp, r7
 8007f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f5a:	4770      	bx	lr

08007f5c <list_insert_tail>:

void list_insert_tail (tListNode * listHead, tListNode * node)
{
 8007f5c:	b480      	push	{r7}
 8007f5e:	b087      	sub	sp, #28
 8007f60:	af00      	add	r7, sp, #0
 8007f62:	6078      	str	r0, [r7, #4]
 8007f64:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007f66:	f3ef 8310 	mrs	r3, PRIMASK
 8007f6a:	60fb      	str	r3, [r7, #12]
  return(result);
 8007f6c:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8007f6e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8007f70:	b672      	cpsid	i
}
 8007f72:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  node->next = listHead;
 8007f74:	683b      	ldr	r3, [r7, #0]
 8007f76:	687a      	ldr	r2, [r7, #4]
 8007f78:	601a      	str	r2, [r3, #0]
  node->prev = listHead->prev;
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	685a      	ldr	r2, [r3, #4]
 8007f7e:	683b      	ldr	r3, [r7, #0]
 8007f80:	605a      	str	r2, [r3, #4]
  listHead->prev = node;
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	683a      	ldr	r2, [r7, #0]
 8007f86:	605a      	str	r2, [r3, #4]
  (node->prev)->next = node;
 8007f88:	683b      	ldr	r3, [r7, #0]
 8007f8a:	685b      	ldr	r3, [r3, #4]
 8007f8c:	683a      	ldr	r2, [r7, #0]
 8007f8e:	601a      	str	r2, [r3, #0]
 8007f90:	697b      	ldr	r3, [r7, #20]
 8007f92:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007f94:	693b      	ldr	r3, [r7, #16]
 8007f96:	f383 8810 	msr	PRIMASK, r3
}
 8007f9a:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 8007f9c:	bf00      	nop
 8007f9e:	371c      	adds	r7, #28
 8007fa0:	46bd      	mov	sp, r7
 8007fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fa6:	4770      	bx	lr

08007fa8 <list_remove_node>:

void list_remove_node (tListNode * node)
{
 8007fa8:	b480      	push	{r7}
 8007faa:	b087      	sub	sp, #28
 8007fac:	af00      	add	r7, sp, #0
 8007fae:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007fb0:	f3ef 8310 	mrs	r3, PRIMASK
 8007fb4:	60fb      	str	r3, [r7, #12]
  return(result);
 8007fb6:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8007fb8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8007fba:	b672      	cpsid	i
}
 8007fbc:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  (node->prev)->next = node->next;
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	685b      	ldr	r3, [r3, #4]
 8007fc2:	687a      	ldr	r2, [r7, #4]
 8007fc4:	6812      	ldr	r2, [r2, #0]
 8007fc6:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node->prev;
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	687a      	ldr	r2, [r7, #4]
 8007fce:	6852      	ldr	r2, [r2, #4]
 8007fd0:	605a      	str	r2, [r3, #4]
 8007fd2:	697b      	ldr	r3, [r7, #20]
 8007fd4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007fd6:	693b      	ldr	r3, [r7, #16]
 8007fd8:	f383 8810 	msr	PRIMASK, r3
}
 8007fdc:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 8007fde:	bf00      	nop
 8007fe0:	371c      	adds	r7, #28
 8007fe2:	46bd      	mov	sp, r7
 8007fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fe8:	4770      	bx	lr

08007fea <list_remove_head>:

void list_remove_head (tListNode * listHead, tListNode ** node )
{
 8007fea:	b580      	push	{r7, lr}
 8007fec:	b086      	sub	sp, #24
 8007fee:	af00      	add	r7, sp, #0
 8007ff0:	6078      	str	r0, [r7, #4]
 8007ff2:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007ff4:	f3ef 8310 	mrs	r3, PRIMASK
 8007ff8:	60fb      	str	r3, [r7, #12]
  return(result);
 8007ffa:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8007ffc:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8007ffe:	b672      	cpsid	i
}
 8008000:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  *node = listHead->next;
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	681a      	ldr	r2, [r3, #0]
 8008006:	683b      	ldr	r3, [r7, #0]
 8008008:	601a      	str	r2, [r3, #0]
  list_remove_node (listHead->next);
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	4618      	mov	r0, r3
 8008010:	f7ff ffca 	bl	8007fa8 <list_remove_node>
  (*node)->next = NULL;
 8008014:	683b      	ldr	r3, [r7, #0]
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	2200      	movs	r2, #0
 800801a:	601a      	str	r2, [r3, #0]
  (*node)->prev = NULL;
 800801c:	683b      	ldr	r3, [r7, #0]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	2200      	movs	r2, #0
 8008022:	605a      	str	r2, [r3, #4]
 8008024:	697b      	ldr	r3, [r7, #20]
 8008026:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008028:	693b      	ldr	r3, [r7, #16]
 800802a:	f383 8810 	msr	PRIMASK, r3
}
 800802e:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 8008030:	bf00      	nop
 8008032:	3718      	adds	r7, #24
 8008034:	46bd      	mov	sp, r7
 8008036:	bd80      	pop	{r7, pc}

08008038 <list_remove_tail>:

void list_remove_tail (tListNode * listHead, tListNode ** node )
{
 8008038:	b580      	push	{r7, lr}
 800803a:	b086      	sub	sp, #24
 800803c:	af00      	add	r7, sp, #0
 800803e:	6078      	str	r0, [r7, #4]
 8008040:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008042:	f3ef 8310 	mrs	r3, PRIMASK
 8008046:	60fb      	str	r3, [r7, #12]
  return(result);
 8008048:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800804a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800804c:	b672      	cpsid	i
}
 800804e:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  *node = listHead->prev;
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	685a      	ldr	r2, [r3, #4]
 8008054:	683b      	ldr	r3, [r7, #0]
 8008056:	601a      	str	r2, [r3, #0]
  list_remove_node (listHead->prev);
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	685b      	ldr	r3, [r3, #4]
 800805c:	4618      	mov	r0, r3
 800805e:	f7ff ffa3 	bl	8007fa8 <list_remove_node>
  (*node)->next = NULL;
 8008062:	683b      	ldr	r3, [r7, #0]
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	2200      	movs	r2, #0
 8008068:	601a      	str	r2, [r3, #0]
  (*node)->prev = NULL;
 800806a:	683b      	ldr	r3, [r7, #0]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	2200      	movs	r2, #0
 8008070:	605a      	str	r2, [r3, #4]
 8008072:	697b      	ldr	r3, [r7, #20]
 8008074:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008076:	693b      	ldr	r3, [r7, #16]
 8008078:	f383 8810 	msr	PRIMASK, r3
}
 800807c:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 800807e:	bf00      	nop
 8008080:	3718      	adds	r7, #24
 8008082:	46bd      	mov	sp, r7
 8008084:	bd80      	pop	{r7, pc}

08008086 <list_get_size>:
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}

int list_get_size (tListNode * listHead)
{
 8008086:	b480      	push	{r7}
 8008088:	b089      	sub	sp, #36	; 0x24
 800808a:	af00      	add	r7, sp, #0
 800808c:	6078      	str	r0, [r7, #4]
  int size = 0;
 800808e:	2300      	movs	r3, #0
 8008090:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008092:	f3ef 8310 	mrs	r3, PRIMASK
 8008096:	613b      	str	r3, [r7, #16]
  return(result);
 8008098:	693b      	ldr	r3, [r7, #16]
  tListNode * temp;

  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800809a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800809c:	b672      	cpsid	i
}
 800809e:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  temp = listHead->next;
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	61bb      	str	r3, [r7, #24]
  while (temp != listHead)
 80080a6:	e005      	b.n	80080b4 <list_get_size+0x2e>
  {
    size++;
 80080a8:	69fb      	ldr	r3, [r7, #28]
 80080aa:	3301      	adds	r3, #1
 80080ac:	61fb      	str	r3, [r7, #28]
    temp = temp->next;		
 80080ae:	69bb      	ldr	r3, [r7, #24]
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	61bb      	str	r3, [r7, #24]
  while (temp != listHead)
 80080b4:	69ba      	ldr	r2, [r7, #24]
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	429a      	cmp	r2, r3
 80080ba:	d1f5      	bne.n	80080a8 <list_get_size+0x22>
 80080bc:	697b      	ldr	r3, [r7, #20]
 80080be:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	f383 8810 	msr	PRIMASK, r3
}
 80080c6:	bf00      	nop
  }
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
  
  return (size);
 80080c8:	69fb      	ldr	r3, [r7, #28]
}
 80080ca:	4618      	mov	r0, r3
 80080cc:	3724      	adds	r7, #36	; 0x24
 80080ce:	46bd      	mov	sp, r7
 80080d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080d4:	4770      	bx	lr
	...

080080d8 <arm_rfft_fast_init_f32>:
 80080d8:	084b      	lsrs	r3, r1, #1
 80080da:	2b80      	cmp	r3, #128	; 0x80
 80080dc:	b410      	push	{r4}
 80080de:	8201      	strh	r1, [r0, #16]
 80080e0:	8003      	strh	r3, [r0, #0]
 80080e2:	d047      	beq.n	8008174 <arm_rfft_fast_init_f32+0x9c>
 80080e4:	d917      	bls.n	8008116 <arm_rfft_fast_init_f32+0x3e>
 80080e6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80080ea:	d03d      	beq.n	8008168 <arm_rfft_fast_init_f32+0x90>
 80080ec:	d929      	bls.n	8008142 <arm_rfft_fast_init_f32+0x6a>
 80080ee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80080f2:	d020      	beq.n	8008136 <arm_rfft_fast_init_f32+0x5e>
 80080f4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80080f8:	d113      	bne.n	8008122 <arm_rfft_fast_init_f32+0x4a>
 80080fa:	4921      	ldr	r1, [pc, #132]	; (8008180 <arm_rfft_fast_init_f32+0xa8>)
 80080fc:	4a21      	ldr	r2, [pc, #132]	; (8008184 <arm_rfft_fast_init_f32+0xac>)
 80080fe:	4b22      	ldr	r3, [pc, #136]	; (8008188 <arm_rfft_fast_init_f32+0xb0>)
 8008100:	f44f 646e 	mov.w	r4, #3808	; 0xee0
 8008104:	8184      	strh	r4, [r0, #12]
 8008106:	6081      	str	r1, [r0, #8]
 8008108:	6042      	str	r2, [r0, #4]
 800810a:	6143      	str	r3, [r0, #20]
 800810c:	2000      	movs	r0, #0
 800810e:	b240      	sxtb	r0, r0
 8008110:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008114:	4770      	bx	lr
 8008116:	2b20      	cmp	r3, #32
 8008118:	d01c      	beq.n	8008154 <arm_rfft_fast_init_f32+0x7c>
 800811a:	2b40      	cmp	r3, #64	; 0x40
 800811c:	d006      	beq.n	800812c <arm_rfft_fast_init_f32+0x54>
 800811e:	2b10      	cmp	r3, #16
 8008120:	d01d      	beq.n	800815e <arm_rfft_fast_init_f32+0x86>
 8008122:	20ff      	movs	r0, #255	; 0xff
 8008124:	b240      	sxtb	r0, r0
 8008126:	f85d 4b04 	ldr.w	r4, [sp], #4
 800812a:	4770      	bx	lr
 800812c:	2438      	movs	r4, #56	; 0x38
 800812e:	4917      	ldr	r1, [pc, #92]	; (800818c <arm_rfft_fast_init_f32+0xb4>)
 8008130:	4a17      	ldr	r2, [pc, #92]	; (8008190 <arm_rfft_fast_init_f32+0xb8>)
 8008132:	4b18      	ldr	r3, [pc, #96]	; (8008194 <arm_rfft_fast_init_f32+0xbc>)
 8008134:	e7e6      	b.n	8008104 <arm_rfft_fast_init_f32+0x2c>
 8008136:	f44f 64e1 	mov.w	r4, #1800	; 0x708
 800813a:	4917      	ldr	r1, [pc, #92]	; (8008198 <arm_rfft_fast_init_f32+0xc0>)
 800813c:	4a17      	ldr	r2, [pc, #92]	; (800819c <arm_rfft_fast_init_f32+0xc4>)
 800813e:	4b18      	ldr	r3, [pc, #96]	; (80081a0 <arm_rfft_fast_init_f32+0xc8>)
 8008140:	e7e0      	b.n	8008104 <arm_rfft_fast_init_f32+0x2c>
 8008142:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008146:	d1ec      	bne.n	8008122 <arm_rfft_fast_init_f32+0x4a>
 8008148:	f44f 74dc 	mov.w	r4, #440	; 0x1b8
 800814c:	4915      	ldr	r1, [pc, #84]	; (80081a4 <arm_rfft_fast_init_f32+0xcc>)
 800814e:	4a16      	ldr	r2, [pc, #88]	; (80081a8 <arm_rfft_fast_init_f32+0xd0>)
 8008150:	4b16      	ldr	r3, [pc, #88]	; (80081ac <arm_rfft_fast_init_f32+0xd4>)
 8008152:	e7d7      	b.n	8008104 <arm_rfft_fast_init_f32+0x2c>
 8008154:	2430      	movs	r4, #48	; 0x30
 8008156:	4916      	ldr	r1, [pc, #88]	; (80081b0 <arm_rfft_fast_init_f32+0xd8>)
 8008158:	4a16      	ldr	r2, [pc, #88]	; (80081b4 <arm_rfft_fast_init_f32+0xdc>)
 800815a:	4b17      	ldr	r3, [pc, #92]	; (80081b8 <arm_rfft_fast_init_f32+0xe0>)
 800815c:	e7d2      	b.n	8008104 <arm_rfft_fast_init_f32+0x2c>
 800815e:	2414      	movs	r4, #20
 8008160:	4916      	ldr	r1, [pc, #88]	; (80081bc <arm_rfft_fast_init_f32+0xe4>)
 8008162:	4a17      	ldr	r2, [pc, #92]	; (80081c0 <arm_rfft_fast_init_f32+0xe8>)
 8008164:	4b17      	ldr	r3, [pc, #92]	; (80081c4 <arm_rfft_fast_init_f32+0xec>)
 8008166:	e7cd      	b.n	8008104 <arm_rfft_fast_init_f32+0x2c>
 8008168:	f44f 74e0 	mov.w	r4, #448	; 0x1c0
 800816c:	4916      	ldr	r1, [pc, #88]	; (80081c8 <arm_rfft_fast_init_f32+0xf0>)
 800816e:	4a17      	ldr	r2, [pc, #92]	; (80081cc <arm_rfft_fast_init_f32+0xf4>)
 8008170:	4b17      	ldr	r3, [pc, #92]	; (80081d0 <arm_rfft_fast_init_f32+0xf8>)
 8008172:	e7c7      	b.n	8008104 <arm_rfft_fast_init_f32+0x2c>
 8008174:	24d0      	movs	r4, #208	; 0xd0
 8008176:	4917      	ldr	r1, [pc, #92]	; (80081d4 <arm_rfft_fast_init_f32+0xfc>)
 8008178:	4a17      	ldr	r2, [pc, #92]	; (80081d8 <arm_rfft_fast_init_f32+0x100>)
 800817a:	4b18      	ldr	r3, [pc, #96]	; (80081dc <arm_rfft_fast_init_f32+0x104>)
 800817c:	e7c2      	b.n	8008104 <arm_rfft_fast_init_f32+0x2c>
 800817e:	bf00      	nop
 8008180:	080194f8 	.word	0x080194f8
 8008184:	0800a6f0 	.word	0x0800a6f0
 8008188:	08010860 	.word	0x08010860
 800818c:	0800e7f0 	.word	0x0800e7f0
 8008190:	0801b2b8 	.word	0x0801b2b8
 8008194:	0801d7a8 	.word	0x0801d7a8
 8008198:	080171e0 	.word	0x080171e0
 800819c:	080150e0 	.word	0x080150e0
 80081a0:	0800e860 	.word	0x0800e860
 80081a4:	0801d438 	.word	0x0801d438
 80081a8:	08014860 	.word	0x08014860
 80081ac:	0801b4b8 	.word	0x0801b4b8
 80081b0:	08018098 	.word	0x08018098
 80081b4:	080170e0 	.word	0x080170e0
 80081b8:	0800e6f0 	.word	0x0800e6f0
 80081bc:	08017ff0 	.word	0x08017ff0
 80081c0:	08015060 	.word	0x08015060
 80081c4:	08018018 	.word	0x08018018
 80081c8:	0801bcb8 	.word	0x0801bcb8
 80081cc:	080184f8 	.word	0x080184f8
 80081d0:	0801c038 	.word	0x0801c038
 80081d4:	0801d9a8 	.word	0x0801d9a8
 80081d8:	080180f8 	.word	0x080180f8
 80081dc:	0801d038 	.word	0x0801d038

080081e0 <arm_rfft_fast_f32>:
 80081e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80081e4:	8a06      	ldrh	r6, [r0, #16]
 80081e6:	0876      	lsrs	r6, r6, #1
 80081e8:	4607      	mov	r7, r0
 80081ea:	4615      	mov	r5, r2
 80081ec:	8006      	strh	r6, [r0, #0]
 80081ee:	460c      	mov	r4, r1
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	d15c      	bne.n	80082ae <arm_rfft_fast_f32+0xce>
 80081f4:	461a      	mov	r2, r3
 80081f6:	2301      	movs	r3, #1
 80081f8:	f000 fbe6 	bl	80089c8 <arm_cfft_f32>
 80081fc:	edd4 7a00 	vldr	s15, [r4]
 8008200:	ed94 7a01 	vldr	s14, [r4, #4]
 8008204:	883e      	ldrh	r6, [r7, #0]
 8008206:	6978      	ldr	r0, [r7, #20]
 8008208:	ee37 7a07 	vadd.f32	s14, s14, s14
 800820c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8008210:	eef6 3a00 	vmov.f32	s7, #96	; 0x3f000000  0.5
 8008214:	ee77 6a87 	vadd.f32	s13, s15, s14
 8008218:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800821c:	3e01      	subs	r6, #1
 800821e:	ee26 7aa3 	vmul.f32	s14, s13, s7
 8008222:	ee67 7aa3 	vmul.f32	s15, s15, s7
 8008226:	eb04 03c6 	add.w	r3, r4, r6, lsl #3
 800822a:	ed85 7a00 	vstr	s14, [r5]
 800822e:	edc5 7a01 	vstr	s15, [r5, #4]
 8008232:	3010      	adds	r0, #16
 8008234:	f105 0210 	add.w	r2, r5, #16
 8008238:	3b08      	subs	r3, #8
 800823a:	f104 0110 	add.w	r1, r4, #16
 800823e:	ed51 4a02 	vldr	s9, [r1, #-8]
 8008242:	ed93 5a02 	vldr	s10, [r3, #8]
 8008246:	ed11 7a01 	vldr	s14, [r1, #-4]
 800824a:	ed10 6a02 	vldr	s12, [r0, #-8]
 800824e:	edd3 5a03 	vldr	s11, [r3, #12]
 8008252:	ed50 6a01 	vldr	s13, [r0, #-4]
 8008256:	ee75 7a64 	vsub.f32	s15, s10, s9
 800825a:	ee35 4a87 	vadd.f32	s8, s11, s14
 800825e:	ee35 5a24 	vadd.f32	s10, s10, s9
 8008262:	ee77 5a65 	vsub.f32	s11, s14, s11
 8008266:	ee66 4a27 	vmul.f32	s9, s12, s15
 800826a:	ee26 7aa7 	vmul.f32	s14, s13, s15
 800826e:	ee34 5a85 	vadd.f32	s10, s9, s10
 8008272:	ee26 6a04 	vmul.f32	s12, s12, s8
 8008276:	ee66 6a84 	vmul.f32	s13, s13, s8
 800827a:	ee77 7a25 	vadd.f32	s15, s14, s11
 800827e:	ee76 6a85 	vadd.f32	s13, s13, s10
 8008282:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8008286:	ee66 6aa3 	vmul.f32	s13, s13, s7
 800828a:	ee67 7aa3 	vmul.f32	s15, s15, s7
 800828e:	3e01      	subs	r6, #1
 8008290:	ed42 6a02 	vstr	s13, [r2, #-8]
 8008294:	ed42 7a01 	vstr	s15, [r2, #-4]
 8008298:	f1a3 0308 	sub.w	r3, r3, #8
 800829c:	f101 0108 	add.w	r1, r1, #8
 80082a0:	f100 0008 	add.w	r0, r0, #8
 80082a4:	f102 0208 	add.w	r2, r2, #8
 80082a8:	d1c9      	bne.n	800823e <arm_rfft_fast_f32+0x5e>
 80082aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80082ae:	edd1 7a00 	vldr	s15, [r1]
 80082b2:	edd1 6a01 	vldr	s13, [r1, #4]
 80082b6:	6941      	ldr	r1, [r0, #20]
 80082b8:	ee37 7aa6 	vadd.f32	s14, s15, s13
 80082bc:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80082c0:	eef6 3a00 	vmov.f32	s7, #96	; 0x3f000000  0.5
 80082c4:	ee27 7a23 	vmul.f32	s14, s14, s7
 80082c8:	ee67 7aa3 	vmul.f32	s15, s15, s7
 80082cc:	3e01      	subs	r6, #1
 80082ce:	ed82 7a00 	vstr	s14, [r2]
 80082d2:	edc2 7a01 	vstr	s15, [r2, #4]
 80082d6:	00f0      	lsls	r0, r6, #3
 80082d8:	b3ee      	cbz	r6, 8008356 <arm_rfft_fast_f32+0x176>
 80082da:	3808      	subs	r0, #8
 80082dc:	f101 0e10 	add.w	lr, r1, #16
 80082e0:	4420      	add	r0, r4
 80082e2:	f104 0110 	add.w	r1, r4, #16
 80082e6:	f102 0c10 	add.w	ip, r2, #16
 80082ea:	ed90 7a02 	vldr	s14, [r0, #8]
 80082ee:	ed51 6a02 	vldr	s13, [r1, #-8]
 80082f2:	ed1e 6a02 	vldr	s12, [lr, #-8]
 80082f6:	ed90 4a03 	vldr	s8, [r0, #12]
 80082fa:	ed11 5a01 	vldr	s10, [r1, #-4]
 80082fe:	ed5e 5a01 	vldr	s11, [lr, #-4]
 8008302:	ee76 7ac7 	vsub.f32	s15, s13, s14
 8008306:	ee74 4a05 	vadd.f32	s9, s8, s10
 800830a:	ee26 3a27 	vmul.f32	s6, s12, s15
 800830e:	ee77 6a26 	vadd.f32	s13, s14, s13
 8008312:	ee35 5a44 	vsub.f32	s10, s10, s8
 8008316:	ee25 7aa7 	vmul.f32	s14, s11, s15
 800831a:	ee76 6ac3 	vsub.f32	s13, s13, s6
 800831e:	ee77 7a05 	vadd.f32	s15, s14, s10
 8008322:	ee26 6a24 	vmul.f32	s12, s12, s9
 8008326:	ee65 5aa4 	vmul.f32	s11, s11, s9
 800832a:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800832e:	ee36 7ae5 	vsub.f32	s14, s13, s11
 8008332:	ee67 7aa3 	vmul.f32	s15, s15, s7
 8008336:	ee27 7a23 	vmul.f32	s14, s14, s7
 800833a:	3e01      	subs	r6, #1
 800833c:	ed0c 7a02 	vstr	s14, [ip, #-8]
 8008340:	ed4c 7a01 	vstr	s15, [ip, #-4]
 8008344:	f1a0 0008 	sub.w	r0, r0, #8
 8008348:	f101 0108 	add.w	r1, r1, #8
 800834c:	f10e 0e08 	add.w	lr, lr, #8
 8008350:	f10c 0c08 	add.w	ip, ip, #8
 8008354:	d1c9      	bne.n	80082ea <arm_rfft_fast_f32+0x10a>
 8008356:	4638      	mov	r0, r7
 8008358:	4629      	mov	r1, r5
 800835a:	461a      	mov	r2, r3
 800835c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008360:	2301      	movs	r3, #1
 8008362:	f000 bb31 	b.w	80089c8 <arm_cfft_f32>
 8008366:	bf00      	nop

08008368 <arm_cfft_radix8by2_f32>:
 8008368:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800836c:	ed2d 8b08 	vpush	{d8-d11}
 8008370:	f8b0 e000 	ldrh.w	lr, [r0]
 8008374:	6842      	ldr	r2, [r0, #4]
 8008376:	ea4f 0c5e 	mov.w	ip, lr, lsr #1
 800837a:	eb01 088e 	add.w	r8, r1, lr, lsl #2
 800837e:	ea5f 0ede 	movs.w	lr, lr, lsr #3
 8008382:	4607      	mov	r7, r0
 8008384:	ea4f 038c 	mov.w	r3, ip, lsl #2
 8008388:	f000 80af 	beq.w	80084ea <arm_cfft_radix8by2_f32+0x182>
 800838c:	3310      	adds	r3, #16
 800838e:	18ce      	adds	r6, r1, r3
 8008390:	3210      	adds	r2, #16
 8008392:	4443      	add	r3, r8
 8008394:	f101 0510 	add.w	r5, r1, #16
 8008398:	f108 0410 	add.w	r4, r8, #16
 800839c:	ed54 1a04 	vldr	s3, [r4, #-16]
 80083a0:	ed13 4a04 	vldr	s8, [r3, #-16]
 80083a4:	ed53 3a03 	vldr	s7, [r3, #-12]
 80083a8:	ed53 5a02 	vldr	s11, [r3, #-8]
 80083ac:	ed13 5a01 	vldr	s10, [r3, #-4]
 80083b0:	ed54 6a03 	vldr	s13, [r4, #-12]
 80083b4:	ed14 0a02 	vldr	s0, [r4, #-8]
 80083b8:	ed16 2a04 	vldr	s4, [r6, #-16]
 80083bc:	ed56 2a03 	vldr	s5, [r6, #-12]
 80083c0:	ed15 6a03 	vldr	s12, [r5, #-12]
 80083c4:	ed15 7a01 	vldr	s14, [r5, #-4]
 80083c8:	ed15 3a04 	vldr	s6, [r5, #-16]
 80083cc:	ed54 7a01 	vldr	s15, [r4, #-4]
 80083d0:	ed56 0a02 	vldr	s1, [r6, #-8]
 80083d4:	ed16 1a01 	vldr	s2, [r6, #-4]
 80083d8:	ed55 4a02 	vldr	s9, [r5, #-8]
 80083dc:	ee73 ba21 	vadd.f32	s23, s6, s3
 80083e0:	ee36 ba26 	vadd.f32	s22, s12, s13
 80083e4:	ee37 aa27 	vadd.f32	s20, s14, s15
 80083e8:	ee72 9a04 	vadd.f32	s19, s4, s8
 80083ec:	ee32 9aa3 	vadd.f32	s18, s5, s7
 80083f0:	ee31 8a05 	vadd.f32	s16, s2, s10
 80083f4:	ee74 aa80 	vadd.f32	s21, s9, s0
 80083f8:	ee70 8aa5 	vadd.f32	s17, s1, s11
 80083fc:	ed45 ba04 	vstr	s23, [r5, #-16]
 8008400:	ed05 ba03 	vstr	s22, [r5, #-12]
 8008404:	ed45 aa02 	vstr	s21, [r5, #-8]
 8008408:	ed05 aa01 	vstr	s20, [r5, #-4]
 800840c:	ed06 8a01 	vstr	s16, [r6, #-4]
 8008410:	ed46 9a04 	vstr	s19, [r6, #-16]
 8008414:	ed06 9a03 	vstr	s18, [r6, #-12]
 8008418:	ed46 8a02 	vstr	s17, [r6, #-8]
 800841c:	ee76 6a66 	vsub.f32	s13, s12, s13
 8008420:	ee73 3ae2 	vsub.f32	s7, s7, s5
 8008424:	ed12 6a03 	vldr	s12, [r2, #-12]
 8008428:	ed52 2a04 	vldr	s5, [r2, #-16]
 800842c:	ee33 3a61 	vsub.f32	s6, s6, s3
 8008430:	ee34 4a42 	vsub.f32	s8, s8, s4
 8008434:	ee26 8a86 	vmul.f32	s16, s13, s12
 8008438:	ee24 2a06 	vmul.f32	s4, s8, s12
 800843c:	ee63 1a22 	vmul.f32	s3, s6, s5
 8008440:	ee24 4a22 	vmul.f32	s8, s8, s5
 8008444:	ee23 3a06 	vmul.f32	s6, s6, s12
 8008448:	ee66 6aa2 	vmul.f32	s13, s13, s5
 800844c:	ee23 6a86 	vmul.f32	s12, s7, s12
 8008450:	ee63 3aa2 	vmul.f32	s7, s7, s5
 8008454:	ee36 6a04 	vadd.f32	s12, s12, s8
 8008458:	ee76 6ac3 	vsub.f32	s13, s13, s6
 800845c:	ee72 3a63 	vsub.f32	s7, s4, s7
 8008460:	ee71 2a88 	vadd.f32	s5, s3, s16
 8008464:	ed44 6a03 	vstr	s13, [r4, #-12]
 8008468:	ed44 2a04 	vstr	s5, [r4, #-16]
 800846c:	ed43 3a04 	vstr	s7, [r3, #-16]
 8008470:	ed03 6a03 	vstr	s12, [r3, #-12]
 8008474:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008478:	ee75 6ae0 	vsub.f32	s13, s11, s1
 800847c:	ed12 7a01 	vldr	s14, [r2, #-4]
 8008480:	ed52 5a02 	vldr	s11, [r2, #-8]
 8008484:	ee35 6a41 	vsub.f32	s12, s10, s2
 8008488:	ee74 4ac0 	vsub.f32	s9, s9, s0
 800848c:	ee67 3a87 	vmul.f32	s7, s15, s14
 8008490:	ee26 5a87 	vmul.f32	s10, s13, s14
 8008494:	ee24 4aa5 	vmul.f32	s8, s9, s11
 8008498:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800849c:	ee64 4a87 	vmul.f32	s9, s9, s14
 80084a0:	ee66 6aa5 	vmul.f32	s13, s13, s11
 80084a4:	ee26 7a07 	vmul.f32	s14, s12, s14
 80084a8:	ee26 6a25 	vmul.f32	s12, s12, s11
 80084ac:	ee77 7ae4 	vsub.f32	s15, s15, s9
 80084b0:	ee74 5a23 	vadd.f32	s11, s8, s7
 80084b4:	ee35 6a46 	vsub.f32	s12, s10, s12
 80084b8:	ee37 7a26 	vadd.f32	s14, s14, s13
 80084bc:	f1be 0e01 	subs.w	lr, lr, #1
 80084c0:	ed44 5a02 	vstr	s11, [r4, #-8]
 80084c4:	f105 0510 	add.w	r5, r5, #16
 80084c8:	ed44 7a01 	vstr	s15, [r4, #-4]
 80084cc:	f106 0610 	add.w	r6, r6, #16
 80084d0:	ed03 6a02 	vstr	s12, [r3, #-8]
 80084d4:	ed03 7a01 	vstr	s14, [r3, #-4]
 80084d8:	f102 0210 	add.w	r2, r2, #16
 80084dc:	f104 0410 	add.w	r4, r4, #16
 80084e0:	f103 0310 	add.w	r3, r3, #16
 80084e4:	f47f af5a 	bne.w	800839c <arm_cfft_radix8by2_f32+0x34>
 80084e8:	687a      	ldr	r2, [r7, #4]
 80084ea:	fa1f f48c 	uxth.w	r4, ip
 80084ee:	4608      	mov	r0, r1
 80084f0:	2302      	movs	r3, #2
 80084f2:	4621      	mov	r1, r4
 80084f4:	f000 fae2 	bl	8008abc <arm_radix8_butterfly_f32>
 80084f8:	ecbd 8b08 	vpop	{d8-d11}
 80084fc:	4640      	mov	r0, r8
 80084fe:	4621      	mov	r1, r4
 8008500:	687a      	ldr	r2, [r7, #4]
 8008502:	2302      	movs	r3, #2
 8008504:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008508:	f000 bad8 	b.w	8008abc <arm_radix8_butterfly_f32>

0800850c <arm_cfft_radix8by4_f32>:
 800850c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008510:	ed2d 8b0a 	vpush	{d8-d12}
 8008514:	8802      	ldrh	r2, [r0, #0]
 8008516:	ed91 6a00 	vldr	s12, [r1]
 800851a:	b08f      	sub	sp, #60	; 0x3c
 800851c:	460f      	mov	r7, r1
 800851e:	0852      	lsrs	r2, r2, #1
 8008520:	0093      	lsls	r3, r2, #2
 8008522:	900c      	str	r0, [sp, #48]	; 0x30
 8008524:	9103      	str	r1, [sp, #12]
 8008526:	6841      	ldr	r1, [r0, #4]
 8008528:	ed97 7a01 	vldr	s14, [r7, #4]
 800852c:	4638      	mov	r0, r7
 800852e:	4418      	add	r0, r3
 8008530:	4606      	mov	r6, r0
 8008532:	9009      	str	r0, [sp, #36]	; 0x24
 8008534:	4418      	add	r0, r3
 8008536:	edd0 6a00 	vldr	s13, [r0]
 800853a:	edd6 3a00 	vldr	s7, [r6]
 800853e:	edd6 2a01 	vldr	s5, [r6, #4]
 8008542:	edd0 7a01 	vldr	s15, [r0, #4]
 8008546:	900a      	str	r0, [sp, #40]	; 0x28
 8008548:	ee76 5a26 	vadd.f32	s11, s12, s13
 800854c:	4604      	mov	r4, r0
 800854e:	4625      	mov	r5, r4
 8008550:	441c      	add	r4, r3
 8008552:	ed94 4a00 	vldr	s8, [r4]
 8008556:	ed94 5a01 	vldr	s10, [r4, #4]
 800855a:	9401      	str	r4, [sp, #4]
 800855c:	ee75 4aa3 	vadd.f32	s9, s11, s7
 8008560:	4630      	mov	r0, r6
 8008562:	ee74 4a24 	vadd.f32	s9, s8, s9
 8008566:	463e      	mov	r6, r7
 8008568:	ee14 ea90 	vmov	lr, s9
 800856c:	ee76 6a66 	vsub.f32	s13, s12, s13
 8008570:	f846 eb08 	str.w	lr, [r6], #8
 8008574:	ee37 6a27 	vadd.f32	s12, s14, s15
 8008578:	edd0 4a01 	vldr	s9, [r0, #4]
 800857c:	9604      	str	r6, [sp, #16]
 800857e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008582:	9e01      	ldr	r6, [sp, #4]
 8008584:	ee32 3aa6 	vadd.f32	s6, s5, s13
 8008588:	ed96 2a01 	vldr	s4, [r6, #4]
 800858c:	ee36 7a24 	vadd.f32	s14, s12, s9
 8008590:	ee75 5ae3 	vsub.f32	s11, s11, s7
 8008594:	ee77 4ae3 	vsub.f32	s9, s15, s7
 8008598:	ee36 6a62 	vsub.f32	s12, s12, s5
 800859c:	ee77 7aa3 	vadd.f32	s15, s15, s7
 80085a0:	ee76 6ae2 	vsub.f32	s13, s13, s5
 80085a4:	ee73 3a45 	vsub.f32	s7, s6, s10
 80085a8:	4604      	mov	r4, r0
 80085aa:	ee36 6a45 	vsub.f32	s12, s12, s10
 80085ae:	ee75 6a26 	vadd.f32	s13, s10, s13
 80085b2:	46a3      	mov	fp, r4
 80085b4:	ee37 7a02 	vadd.f32	s14, s14, s4
 80085b8:	ee34 5a84 	vadd.f32	s10, s9, s8
 80085bc:	ee13 8a90 	vmov	r8, s7
 80085c0:	46a4      	mov	ip, r4
 80085c2:	ee75 5ac4 	vsub.f32	s11, s11, s8
 80085c6:	ed87 7a01 	vstr	s14, [r7, #4]
 80085ca:	f84b 8b08 	str.w	r8, [fp], #8
 80085ce:	f1ac 0704 	sub.w	r7, ip, #4
 80085d2:	ed8c 5a01 	vstr	s10, [ip, #4]
 80085d6:	f101 0c08 	add.w	ip, r1, #8
 80085da:	462c      	mov	r4, r5
 80085dc:	f8cd c014 	str.w	ip, [sp, #20]
 80085e0:	ee15 ca90 	vmov	ip, s11
 80085e4:	f844 cb08 	str.w	ip, [r4], #8
 80085e8:	9407      	str	r4, [sp, #28]
 80085ea:	f101 0410 	add.w	r4, r1, #16
 80085ee:	ed85 6a01 	vstr	s12, [r5, #4]
 80085f2:	0852      	lsrs	r2, r2, #1
 80085f4:	9402      	str	r4, [sp, #8]
 80085f6:	462c      	mov	r4, r5
 80085f8:	f101 0518 	add.w	r5, r1, #24
 80085fc:	920b      	str	r2, [sp, #44]	; 0x2c
 80085fe:	46b2      	mov	sl, r6
 8008600:	9506      	str	r5, [sp, #24]
 8008602:	ee77 7ac4 	vsub.f32	s15, s15, s8
 8008606:	3a02      	subs	r2, #2
 8008608:	ee16 5a90 	vmov	r5, s13
 800860c:	46b6      	mov	lr, r6
 800860e:	4630      	mov	r0, r6
 8008610:	0852      	lsrs	r2, r2, #1
 8008612:	f84a 5b08 	str.w	r5, [sl], #8
 8008616:	f1a0 0604 	sub.w	r6, r0, #4
 800861a:	edce 7a01 	vstr	s15, [lr, #4]
 800861e:	9208      	str	r2, [sp, #32]
 8008620:	f000 8130 	beq.w	8008884 <arm_cfft_radix8by4_f32+0x378>
 8008624:	4691      	mov	r9, r2
 8008626:	9a03      	ldr	r2, [sp, #12]
 8008628:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800862c:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8008630:	3b08      	subs	r3, #8
 8008632:	f102 0510 	add.w	r5, r2, #16
 8008636:	f101 0c20 	add.w	ip, r1, #32
 800863a:	f1a4 020c 	sub.w	r2, r4, #12
 800863e:	f101 0e30 	add.w	lr, r1, #48	; 0x30
 8008642:	4433      	add	r3, r6
 8008644:	3410      	adds	r4, #16
 8008646:	4650      	mov	r0, sl
 8008648:	4659      	mov	r1, fp
 800864a:	ed55 3a02 	vldr	s7, [r5, #-8]
 800864e:	ed14 5a02 	vldr	s10, [r4, #-8]
 8008652:	ed91 7a00 	vldr	s14, [r1]
 8008656:	edd0 7a00 	vldr	s15, [r0]
 800865a:	ed15 4a01 	vldr	s8, [r5, #-4]
 800865e:	ed54 5a01 	vldr	s11, [r4, #-4]
 8008662:	edd0 6a01 	vldr	s13, [r0, #4]
 8008666:	ed91 6a01 	vldr	s12, [r1, #4]
 800866a:	ee33 8a85 	vadd.f32	s16, s7, s10
 800866e:	ee34 0a25 	vadd.f32	s0, s8, s11
 8008672:	ee78 4a07 	vadd.f32	s9, s16, s14
 8008676:	ee74 5a65 	vsub.f32	s11, s8, s11
 800867a:	ee77 4aa4 	vadd.f32	s9, s15, s9
 800867e:	ee33 5ac5 	vsub.f32	s10, s7, s10
 8008682:	ed45 4a02 	vstr	s9, [r5, #-8]
 8008686:	edd1 4a01 	vldr	s9, [r1, #4]
 800868a:	ed90 4a01 	vldr	s8, [r0, #4]
 800868e:	ee70 4a24 	vadd.f32	s9, s0, s9
 8008692:	ee76 aa05 	vadd.f32	s21, s12, s10
 8008696:	ee74 4a84 	vadd.f32	s9, s9, s8
 800869a:	ee35 aac7 	vsub.f32	s20, s11, s14
 800869e:	ed45 4a01 	vstr	s9, [r5, #-4]
 80086a2:	edd6 1a00 	vldr	s3, [r6]
 80086a6:	edd7 0a00 	vldr	s1, [r7]
 80086aa:	ed92 4a02 	vldr	s8, [r2, #8]
 80086ae:	edd3 3a02 	vldr	s7, [r3, #8]
 80086b2:	ed93 2a01 	vldr	s4, [r3, #4]
 80086b6:	ed16 1a01 	vldr	s2, [r6, #-4]
 80086ba:	edd2 2a01 	vldr	s5, [r2, #4]
 80086be:	ed57 9a01 	vldr	s19, [r7, #-4]
 80086c2:	ee70 4aa1 	vadd.f32	s9, s1, s3
 80086c6:	ee39 3a81 	vadd.f32	s6, s19, s2
 80086ca:	ee74 8a84 	vadd.f32	s17, s9, s8
 80086ce:	ee70 1ae1 	vsub.f32	s3, s1, s3
 80086d2:	ee73 8aa8 	vadd.f32	s17, s7, s17
 80086d6:	ee7a aae6 	vsub.f32	s21, s21, s13
 80086da:	ee18 aa90 	vmov	sl, s17
 80086de:	f847 a908 	str.w	sl, [r7], #-8
 80086e2:	edd2 8a01 	vldr	s17, [r2, #4]
 80086e6:	ed93 9a01 	vldr	s18, [r3, #4]
 80086ea:	ee73 8a28 	vadd.f32	s17, s6, s17
 80086ee:	ee3a aa27 	vadd.f32	s20, s20, s15
 80086f2:	ee78 8a89 	vadd.f32	s17, s17, s18
 80086f6:	ee74 0a63 	vsub.f32	s1, s8, s7
 80086fa:	edc7 8a01 	vstr	s17, [r7, #4]
 80086fe:	ed18 ba02 	vldr	s22, [r8, #-8]
 8008702:	ed58 8a01 	vldr	s17, [r8, #-4]
 8008706:	ee39 1ac1 	vsub.f32	s2, s19, s2
 800870a:	ee6a ba28 	vmul.f32	s23, s20, s17
 800870e:	ee2a ca8b 	vmul.f32	s24, s21, s22
 8008712:	ee71 9ae2 	vsub.f32	s19, s3, s5
 8008716:	ee30 9a81 	vadd.f32	s18, s1, s2
 800871a:	ee79 9a82 	vadd.f32	s19, s19, s4
 800871e:	ee3c ca2b 	vadd.f32	s24, s24, s23
 8008722:	ee6a aaa8 	vmul.f32	s21, s21, s17
 8008726:	ee69 baa8 	vmul.f32	s23, s19, s17
 800872a:	ee2a aa0b 	vmul.f32	s20, s20, s22
 800872e:	ee69 9a8b 	vmul.f32	s19, s19, s22
 8008732:	ee69 8a28 	vmul.f32	s17, s18, s17
 8008736:	ee29 ba0b 	vmul.f32	s22, s18, s22
 800873a:	ee1c aa10 	vmov	sl, s24
 800873e:	ee78 8aa9 	vadd.f32	s17, s17, s19
 8008742:	f841 ab08 	str.w	sl, [r1], #8
 8008746:	ee3a aa6a 	vsub.f32	s20, s20, s21
 800874a:	ee3b bacb 	vsub.f32	s22, s23, s22
 800874e:	ee34 4ac4 	vsub.f32	s8, s9, s8
 8008752:	ee33 3a62 	vsub.f32	s6, s6, s5
 8008756:	ed01 aa01 	vstr	s20, [r1, #-4]
 800875a:	edc2 8a01 	vstr	s17, [r2, #4]
 800875e:	ed82 ba02 	vstr	s22, [r2, #8]
 8008762:	ed5c 4a04 	vldr	s9, [ip, #-16]
 8008766:	ee74 3a63 	vsub.f32	s7, s8, s7
 800876a:	ee38 8a47 	vsub.f32	s16, s16, s14
 800876e:	ed1c 4a03 	vldr	s8, [ip, #-12]
 8008772:	ee30 0a46 	vsub.f32	s0, s0, s12
 8008776:	ee33 3a42 	vsub.f32	s6, s6, s4
 800877a:	ee38 8a67 	vsub.f32	s16, s16, s15
 800877e:	ee30 0a66 	vsub.f32	s0, s0, s13
 8008782:	ee23 9ae4 	vnmul.f32	s18, s7, s9
 8008786:	ee63 8a04 	vmul.f32	s17, s6, s8
 800878a:	ee28 aa24 	vmul.f32	s20, s16, s9
 800878e:	ee60 9a04 	vmul.f32	s19, s0, s8
 8008792:	ee28 8a04 	vmul.f32	s16, s16, s8
 8008796:	ee20 0a24 	vmul.f32	s0, s0, s9
 800879a:	ee63 3a84 	vmul.f32	s7, s7, s8
 800879e:	ee39 4a68 	vsub.f32	s8, s18, s17
 80087a2:	ee7a 9a29 	vadd.f32	s19, s20, s19
 80087a6:	ee14 aa10 	vmov	sl, s8
 80087aa:	ee30 0a48 	vsub.f32	s0, s0, s16
 80087ae:	ee63 4a24 	vmul.f32	s9, s6, s9
 80087b2:	ed44 9a02 	vstr	s19, [r4, #-8]
 80087b6:	ee73 3ae4 	vsub.f32	s7, s7, s9
 80087ba:	ed04 0a01 	vstr	s0, [r4, #-4]
 80087be:	f846 a908 	str.w	sl, [r6], #-8
 80087c2:	ee35 6a46 	vsub.f32	s12, s10, s12
 80087c6:	ee35 7a87 	vadd.f32	s14, s11, s14
 80087ca:	edc6 3a01 	vstr	s7, [r6, #4]
 80087ce:	ee76 6a86 	vadd.f32	s13, s13, s12
 80087d2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80087d6:	ed1e 6a05 	vldr	s12, [lr, #-20]	; 0xffffffec
 80087da:	ed1e 7a06 	vldr	s14, [lr, #-24]	; 0xffffffe8
 80087de:	ee67 5a86 	vmul.f32	s11, s15, s12
 80087e2:	ee26 5a87 	vmul.f32	s10, s13, s14
 80087e6:	ee72 2a62 	vsub.f32	s5, s4, s5
 80087ea:	ee30 1ac1 	vsub.f32	s2, s1, s2
 80087ee:	ee72 2ae1 	vsub.f32	s5, s5, s3
 80087f2:	ee75 5a25 	vadd.f32	s11, s10, s11
 80087f6:	ee62 0a86 	vmul.f32	s1, s5, s12
 80087fa:	ee66 6a86 	vmul.f32	s13, s13, s12
 80087fe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008802:	ee21 6a06 	vmul.f32	s12, s2, s12
 8008806:	ee62 2a87 	vmul.f32	s5, s5, s14
 800880a:	ee21 1a07 	vmul.f32	s2, s2, s14
 800880e:	ee15 aa90 	vmov	sl, s11
 8008812:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8008816:	f840 ab08 	str.w	sl, [r0], #8
 800881a:	ee30 1ac1 	vsub.f32	s2, s1, s2
 800881e:	ee76 2a22 	vadd.f32	s5, s12, s5
 8008822:	f1b9 0901 	subs.w	r9, r9, #1
 8008826:	ed40 7a01 	vstr	s15, [r0, #-4]
 800882a:	f105 0508 	add.w	r5, r5, #8
 800882e:	ed83 1a02 	vstr	s2, [r3, #8]
 8008832:	edc3 2a01 	vstr	s5, [r3, #4]
 8008836:	f108 0808 	add.w	r8, r8, #8
 800883a:	f1a2 0208 	sub.w	r2, r2, #8
 800883e:	f10c 0c10 	add.w	ip, ip, #16
 8008842:	f104 0408 	add.w	r4, r4, #8
 8008846:	f10e 0e18 	add.w	lr, lr, #24
 800884a:	f1a3 0308 	sub.w	r3, r3, #8
 800884e:	f47f aefc 	bne.w	800864a <arm_cfft_radix8by4_f32+0x13e>
 8008852:	9908      	ldr	r1, [sp, #32]
 8008854:	9802      	ldr	r0, [sp, #8]
 8008856:	f8dd a034 	ldr.w	sl, [sp, #52]	; 0x34
 800885a:	00cb      	lsls	r3, r1, #3
 800885c:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 8008860:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 8008864:	9102      	str	r1, [sp, #8]
 8008866:	9904      	ldr	r1, [sp, #16]
 8008868:	4419      	add	r1, r3
 800886a:	9104      	str	r1, [sp, #16]
 800886c:	9905      	ldr	r1, [sp, #20]
 800886e:	4419      	add	r1, r3
 8008870:	9105      	str	r1, [sp, #20]
 8008872:	9907      	ldr	r1, [sp, #28]
 8008874:	449b      	add	fp, r3
 8008876:	4419      	add	r1, r3
 8008878:	449a      	add	sl, r3
 800887a:	9b06      	ldr	r3, [sp, #24]
 800887c:	9107      	str	r1, [sp, #28]
 800887e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008882:	9306      	str	r3, [sp, #24]
 8008884:	9a04      	ldr	r2, [sp, #16]
 8008886:	9807      	ldr	r0, [sp, #28]
 8008888:	edd2 3a00 	vldr	s7, [r2]
 800888c:	ed90 4a00 	vldr	s8, [r0]
 8008890:	eddb 7a00 	vldr	s15, [fp]
 8008894:	ed9a 3a00 	vldr	s6, [sl]
 8008898:	edd2 4a01 	vldr	s9, [r2, #4]
 800889c:	ed90 7a01 	vldr	s14, [r0, #4]
 80088a0:	ed9b 2a01 	vldr	s4, [fp, #4]
 80088a4:	edda 5a01 	vldr	s11, [sl, #4]
 80088a8:	f8bd 402c 	ldrh.w	r4, [sp, #44]	; 0x2c
 80088ac:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80088ae:	ee73 6a84 	vadd.f32	s13, s7, s8
 80088b2:	ee34 6a87 	vadd.f32	s12, s9, s14
 80088b6:	ee36 5aa7 	vadd.f32	s10, s13, s15
 80088ba:	ee34 7ac7 	vsub.f32	s14, s9, s14
 80088be:	ee33 5a05 	vadd.f32	s10, s6, s10
 80088c2:	ee33 4ac4 	vsub.f32	s8, s7, s8
 80088c6:	ed82 5a00 	vstr	s10, [r2]
 80088ca:	ed9b 5a01 	vldr	s10, [fp, #4]
 80088ce:	edda 4a01 	vldr	s9, [sl, #4]
 80088d2:	ee36 5a05 	vadd.f32	s10, s12, s10
 80088d6:	ee72 3a04 	vadd.f32	s7, s4, s8
 80088da:	ee35 5a24 	vadd.f32	s10, s10, s9
 80088de:	ee77 4a67 	vsub.f32	s9, s14, s15
 80088e2:	ed82 5a01 	vstr	s10, [r2, #4]
 80088e6:	9a05      	ldr	r2, [sp, #20]
 80088e8:	ee34 5a83 	vadd.f32	s10, s9, s6
 80088ec:	edd2 1a00 	vldr	s3, [r2]
 80088f0:	edd2 2a01 	vldr	s5, [r2, #4]
 80088f4:	9a02      	ldr	r2, [sp, #8]
 80088f6:	ee73 3ae5 	vsub.f32	s7, s7, s11
 80088fa:	ee36 6a42 	vsub.f32	s12, s12, s4
 80088fe:	ee63 4aa1 	vmul.f32	s9, s7, s3
 8008902:	ee63 3aa2 	vmul.f32	s7, s7, s5
 8008906:	ee65 2a22 	vmul.f32	s5, s10, s5
 800890a:	ee25 5a21 	vmul.f32	s10, s10, s3
 800890e:	ee74 2aa2 	vadd.f32	s5, s9, s5
 8008912:	ee35 5a63 	vsub.f32	s10, s10, s7
 8008916:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800891a:	edcb 2a00 	vstr	s5, [fp]
 800891e:	ed8b 5a01 	vstr	s10, [fp, #4]
 8008922:	edd2 3a01 	vldr	s7, [r2, #4]
 8008926:	ed92 5a00 	vldr	s10, [r2]
 800892a:	9a06      	ldr	r2, [sp, #24]
 800892c:	ee76 6ac3 	vsub.f32	s13, s13, s6
 8008930:	ee36 6a65 	vsub.f32	s12, s12, s11
 8008934:	ee66 4a85 	vmul.f32	s9, s13, s10
 8008938:	ee26 5a05 	vmul.f32	s10, s12, s10
 800893c:	ee66 6aa3 	vmul.f32	s13, s13, s7
 8008940:	ee26 6a23 	vmul.f32	s12, s12, s7
 8008944:	ee75 6a66 	vsub.f32	s13, s10, s13
 8008948:	ee34 6a86 	vadd.f32	s12, s9, s12
 800894c:	ee34 4a42 	vsub.f32	s8, s8, s4
 8008950:	ee37 7a27 	vadd.f32	s14, s14, s15
 8008954:	edc0 6a01 	vstr	s13, [r0, #4]
 8008958:	ed80 6a00 	vstr	s12, [r0]
 800895c:	ed92 6a01 	vldr	s12, [r2, #4]
 8008960:	9803      	ldr	r0, [sp, #12]
 8008962:	ee77 7a43 	vsub.f32	s15, s14, s6
 8008966:	ee75 5a84 	vadd.f32	s11, s11, s8
 800896a:	ed92 7a00 	vldr	s14, [r2]
 800896e:	ee65 6a87 	vmul.f32	s13, s11, s14
 8008972:	ee27 7a87 	vmul.f32	s14, s15, s14
 8008976:	ee65 5a86 	vmul.f32	s11, s11, s12
 800897a:	ee67 7a86 	vmul.f32	s15, s15, s12
 800897e:	ee77 5a65 	vsub.f32	s11, s14, s11
 8008982:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008986:	edca 5a01 	vstr	s11, [sl, #4]
 800898a:	edca 7a00 	vstr	s15, [sl]
 800898e:	6872      	ldr	r2, [r6, #4]
 8008990:	4621      	mov	r1, r4
 8008992:	2304      	movs	r3, #4
 8008994:	f000 f892 	bl	8008abc <arm_radix8_butterfly_f32>
 8008998:	9809      	ldr	r0, [sp, #36]	; 0x24
 800899a:	6872      	ldr	r2, [r6, #4]
 800899c:	4621      	mov	r1, r4
 800899e:	2304      	movs	r3, #4
 80089a0:	f000 f88c 	bl	8008abc <arm_radix8_butterfly_f32>
 80089a4:	980a      	ldr	r0, [sp, #40]	; 0x28
 80089a6:	6872      	ldr	r2, [r6, #4]
 80089a8:	4621      	mov	r1, r4
 80089aa:	2304      	movs	r3, #4
 80089ac:	f000 f886 	bl	8008abc <arm_radix8_butterfly_f32>
 80089b0:	9801      	ldr	r0, [sp, #4]
 80089b2:	6872      	ldr	r2, [r6, #4]
 80089b4:	4621      	mov	r1, r4
 80089b6:	2304      	movs	r3, #4
 80089b8:	b00f      	add	sp, #60	; 0x3c
 80089ba:	ecbd 8b0a 	vpop	{d8-d12}
 80089be:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089c2:	f000 b87b 	b.w	8008abc <arm_radix8_butterfly_f32>
 80089c6:	bf00      	nop

080089c8 <arm_cfft_f32>:
 80089c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80089cc:	2a01      	cmp	r2, #1
 80089ce:	4606      	mov	r6, r0
 80089d0:	4617      	mov	r7, r2
 80089d2:	460c      	mov	r4, r1
 80089d4:	4698      	mov	r8, r3
 80089d6:	8805      	ldrh	r5, [r0, #0]
 80089d8:	d054      	beq.n	8008a84 <arm_cfft_f32+0xbc>
 80089da:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 80089de:	d04c      	beq.n	8008a7a <arm_cfft_f32+0xb2>
 80089e0:	d916      	bls.n	8008a10 <arm_cfft_f32+0x48>
 80089e2:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
 80089e6:	d01a      	beq.n	8008a1e <arm_cfft_f32+0x56>
 80089e8:	d95c      	bls.n	8008aa4 <arm_cfft_f32+0xdc>
 80089ea:	f5b5 6f00 	cmp.w	r5, #2048	; 0x800
 80089ee:	d044      	beq.n	8008a7a <arm_cfft_f32+0xb2>
 80089f0:	f5b5 5f80 	cmp.w	r5, #4096	; 0x1000
 80089f4:	d105      	bne.n	8008a02 <arm_cfft_f32+0x3a>
 80089f6:	4620      	mov	r0, r4
 80089f8:	4629      	mov	r1, r5
 80089fa:	6872      	ldr	r2, [r6, #4]
 80089fc:	2301      	movs	r3, #1
 80089fe:	f000 f85d 	bl	8008abc <arm_radix8_butterfly_f32>
 8008a02:	f1b8 0f00 	cmp.w	r8, #0
 8008a06:	d111      	bne.n	8008a2c <arm_cfft_f32+0x64>
 8008a08:	2f01      	cmp	r7, #1
 8008a0a:	d016      	beq.n	8008a3a <arm_cfft_f32+0x72>
 8008a0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008a10:	2d20      	cmp	r5, #32
 8008a12:	d032      	beq.n	8008a7a <arm_cfft_f32+0xb2>
 8008a14:	d94a      	bls.n	8008aac <arm_cfft_f32+0xe4>
 8008a16:	2d40      	cmp	r5, #64	; 0x40
 8008a18:	d0ed      	beq.n	80089f6 <arm_cfft_f32+0x2e>
 8008a1a:	2d80      	cmp	r5, #128	; 0x80
 8008a1c:	d1f1      	bne.n	8008a02 <arm_cfft_f32+0x3a>
 8008a1e:	4630      	mov	r0, r6
 8008a20:	4621      	mov	r1, r4
 8008a22:	f7ff fca1 	bl	8008368 <arm_cfft_radix8by2_f32>
 8008a26:	f1b8 0f00 	cmp.w	r8, #0
 8008a2a:	d0ed      	beq.n	8008a08 <arm_cfft_f32+0x40>
 8008a2c:	4620      	mov	r0, r4
 8008a2e:	89b1      	ldrh	r1, [r6, #12]
 8008a30:	68b2      	ldr	r2, [r6, #8]
 8008a32:	f7f7 fbd5 	bl	80001e0 <arm_bitreversal_32>
 8008a36:	2f01      	cmp	r7, #1
 8008a38:	d1e8      	bne.n	8008a0c <arm_cfft_f32+0x44>
 8008a3a:	ee07 5a90 	vmov	s15, r5
 8008a3e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008a42:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8008a46:	eec7 6aa6 	vdiv.f32	s13, s15, s13
 8008a4a:	2d00      	cmp	r5, #0
 8008a4c:	d0de      	beq.n	8008a0c <arm_cfft_f32+0x44>
 8008a4e:	f104 0108 	add.w	r1, r4, #8
 8008a52:	2300      	movs	r3, #0
 8008a54:	3301      	adds	r3, #1
 8008a56:	429d      	cmp	r5, r3
 8008a58:	f101 0108 	add.w	r1, r1, #8
 8008a5c:	ed11 7a04 	vldr	s14, [r1, #-16]
 8008a60:	ed51 7a03 	vldr	s15, [r1, #-12]
 8008a64:	ee27 7a26 	vmul.f32	s14, s14, s13
 8008a68:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8008a6c:	ed01 7a04 	vstr	s14, [r1, #-16]
 8008a70:	ed41 7a03 	vstr	s15, [r1, #-12]
 8008a74:	d1ee      	bne.n	8008a54 <arm_cfft_f32+0x8c>
 8008a76:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008a7a:	4630      	mov	r0, r6
 8008a7c:	4621      	mov	r1, r4
 8008a7e:	f7ff fd45 	bl	800850c <arm_cfft_radix8by4_f32>
 8008a82:	e7be      	b.n	8008a02 <arm_cfft_f32+0x3a>
 8008a84:	b1ad      	cbz	r5, 8008ab2 <arm_cfft_f32+0xea>
 8008a86:	f101 030c 	add.w	r3, r1, #12
 8008a8a:	2200      	movs	r2, #0
 8008a8c:	ed53 7a02 	vldr	s15, [r3, #-8]
 8008a90:	3201      	adds	r2, #1
 8008a92:	eef1 7a67 	vneg.f32	s15, s15
 8008a96:	4295      	cmp	r5, r2
 8008a98:	ed43 7a02 	vstr	s15, [r3, #-8]
 8008a9c:	f103 0308 	add.w	r3, r3, #8
 8008aa0:	d1f4      	bne.n	8008a8c <arm_cfft_f32+0xc4>
 8008aa2:	e79a      	b.n	80089da <arm_cfft_f32+0x12>
 8008aa4:	f5b5 7f00 	cmp.w	r5, #512	; 0x200
 8008aa8:	d0a5      	beq.n	80089f6 <arm_cfft_f32+0x2e>
 8008aaa:	e7aa      	b.n	8008a02 <arm_cfft_f32+0x3a>
 8008aac:	2d10      	cmp	r5, #16
 8008aae:	d0b6      	beq.n	8008a1e <arm_cfft_f32+0x56>
 8008ab0:	e7a7      	b.n	8008a02 <arm_cfft_f32+0x3a>
 8008ab2:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 8008ab6:	d894      	bhi.n	80089e2 <arm_cfft_f32+0x1a>
 8008ab8:	e7aa      	b.n	8008a10 <arm_cfft_f32+0x48>
 8008aba:	bf00      	nop

08008abc <arm_radix8_butterfly_f32>:
 8008abc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ac0:	ed2d 8b10 	vpush	{d8-d15}
 8008ac4:	b09d      	sub	sp, #116	; 0x74
 8008ac6:	461c      	mov	r4, r3
 8008ac8:	ed9f bac8 	vldr	s22, [pc, #800]	; 8008dec <arm_radix8_butterfly_f32+0x330>
 8008acc:	921a      	str	r2, [sp, #104]	; 0x68
 8008ace:	1d03      	adds	r3, r0, #4
 8008ad0:	4682      	mov	sl, r0
 8008ad2:	4689      	mov	r9, r1
 8008ad4:	468b      	mov	fp, r1
 8008ad6:	931b      	str	r3, [sp, #108]	; 0x6c
 8008ad8:	9400      	str	r4, [sp, #0]
 8008ada:	469e      	mov	lr, r3
 8008adc:	ea4f 03db 	mov.w	r3, fp, lsr #3
 8008ae0:	005a      	lsls	r2, r3, #1
 8008ae2:	18d6      	adds	r6, r2, r3
 8008ae4:	18f5      	adds	r5, r6, r3
 8008ae6:	9203      	str	r2, [sp, #12]
 8008ae8:	195a      	adds	r2, r3, r5
 8008aea:	18d0      	adds	r0, r2, r3
 8008aec:	00df      	lsls	r7, r3, #3
 8008aee:	1819      	adds	r1, r3, r0
 8008af0:	463c      	mov	r4, r7
 8008af2:	9701      	str	r7, [sp, #4]
 8008af4:	4457      	add	r7, sl
 8008af6:	930c      	str	r3, [sp, #48]	; 0x30
 8008af8:	eb0a 02c2 	add.w	r2, sl, r2, lsl #3
 8008afc:	011b      	lsls	r3, r3, #4
 8008afe:	eb0a 01c1 	add.w	r1, sl, r1, lsl #3
 8008b02:	eb07 0c04 	add.w	ip, r7, r4
 8008b06:	9c00      	ldr	r4, [sp, #0]
 8008b08:	9302      	str	r3, [sp, #8]
 8008b0a:	eb0a 06c6 	add.w	r6, sl, r6, lsl #3
 8008b0e:	eb0a 05c5 	add.w	r5, sl, r5, lsl #3
 8008b12:	3204      	adds	r2, #4
 8008b14:	3104      	adds	r1, #4
 8008b16:	eb0a 00c0 	add.w	r0, sl, r0, lsl #3
 8008b1a:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008b1e:	f04f 0800 	mov.w	r8, #0
 8008b22:	eddc 7a00 	vldr	s15, [ip]
 8008b26:	edd7 6a00 	vldr	s13, [r7]
 8008b2a:	edd6 3a00 	vldr	s7, [r6]
 8008b2e:	ed5e aa01 	vldr	s21, [lr, #-4]
 8008b32:	edd5 4a00 	vldr	s9, [r5]
 8008b36:	ed90 2a00 	vldr	s4, [r0]
 8008b3a:	ed12 7a01 	vldr	s14, [r2, #-4]
 8008b3e:	ed51 0a01 	vldr	s1, [r1, #-4]
 8008b42:	ee77 8a82 	vadd.f32	s17, s15, s4
 8008b46:	ee33 4aa0 	vadd.f32	s8, s7, s1
 8008b4a:	ee76 1a87 	vadd.f32	s3, s13, s14
 8008b4e:	ee3a 3aa4 	vadd.f32	s6, s21, s9
 8008b52:	ee31 6a84 	vadd.f32	s12, s3, s8
 8008b56:	ee33 5a28 	vadd.f32	s10, s6, s17
 8008b5a:	ee36 7ac7 	vsub.f32	s14, s13, s14
 8008b5e:	ee75 6a06 	vadd.f32	s13, s10, s12
 8008b62:	ee35 5a46 	vsub.f32	s10, s10, s12
 8008b66:	ed4e 6a01 	vstr	s13, [lr, #-4]
 8008b6a:	ed85 5a00 	vstr	s10, [r5]
 8008b6e:	ed96 1a01 	vldr	s2, [r6, #4]
 8008b72:	edd7 5a01 	vldr	s11, [r7, #4]
 8008b76:	ed92 aa00 	vldr	s20, [r2]
 8008b7a:	ed91 6a00 	vldr	s12, [r1]
 8008b7e:	ed9e 9a00 	vldr	s18, [lr]
 8008b82:	ed95 5a01 	vldr	s10, [r5, #4]
 8008b86:	eddc 6a01 	vldr	s13, [ip, #4]
 8008b8a:	edd0 9a01 	vldr	s19, [r0, #4]
 8008b8e:	ee73 0ae0 	vsub.f32	s1, s7, s1
 8008b92:	ee71 2a46 	vsub.f32	s5, s2, s12
 8008b96:	ee75 3aca 	vsub.f32	s7, s11, s20
 8008b9a:	ee37 0a60 	vsub.f32	s0, s14, s1
 8008b9e:	ee33 8aa2 	vadd.f32	s16, s7, s5
 8008ba2:	ee37 7a20 	vadd.f32	s14, s14, s1
 8008ba6:	ee73 2ae2 	vsub.f32	s5, s7, s5
 8008baa:	ee37 2ac2 	vsub.f32	s4, s15, s4
 8008bae:	ee79 3a05 	vadd.f32	s7, s18, s10
 8008bb2:	ee60 0a0b 	vmul.f32	s1, s0, s22
 8008bb6:	ee39 5a45 	vsub.f32	s10, s18, s10
 8008bba:	ee7a 4ae4 	vsub.f32	s9, s21, s9
 8008bbe:	ee36 9aa9 	vadd.f32	s18, s13, s19
 8008bc2:	ee75 5a8a 	vadd.f32	s11, s11, s20
 8008bc6:	ee31 6a06 	vadd.f32	s12, s2, s12
 8008bca:	ee76 6ae9 	vsub.f32	s13, s13, s19
 8008bce:	ee28 8a0b 	vmul.f32	s16, s16, s22
 8008bd2:	ee62 2a8b 	vmul.f32	s5, s5, s22
 8008bd6:	ee67 7a0b 	vmul.f32	s15, s14, s22
 8008bda:	ee33 3a68 	vsub.f32	s6, s6, s17
 8008bde:	ee36 0a88 	vadd.f32	s0, s13, s16
 8008be2:	ee75 8a86 	vadd.f32	s17, s11, s12
 8008be6:	ee36 7ac8 	vsub.f32	s14, s13, s16
 8008bea:	ee71 1ac4 	vsub.f32	s3, s3, s8
 8008bee:	ee75 6a62 	vsub.f32	s13, s10, s5
 8008bf2:	ee33 4ac9 	vsub.f32	s8, s7, s18
 8008bf6:	ee35 6ac6 	vsub.f32	s12, s11, s12
 8008bfa:	ee33 1a89 	vadd.f32	s2, s7, s18
 8008bfe:	ee74 5ae0 	vsub.f32	s11, s9, s1
 8008c02:	ee74 3aa0 	vadd.f32	s7, s9, s1
 8008c06:	ee75 4a22 	vadd.f32	s9, s10, s5
 8008c0a:	ee32 5a27 	vadd.f32	s10, s4, s15
 8008c0e:	ee72 7a67 	vsub.f32	s15, s4, s15
 8008c12:	ee33 8a06 	vadd.f32	s16, s6, s12
 8008c16:	ee75 2a87 	vadd.f32	s5, s11, s14
 8008c1a:	ee31 9a28 	vadd.f32	s18, s2, s17
 8008c1e:	ee33 6a46 	vsub.f32	s12, s6, s12
 8008c22:	ee74 0a61 	vsub.f32	s1, s8, s3
 8008c26:	ee33 2a80 	vadd.f32	s4, s7, s0
 8008c2a:	ee35 7ac7 	vsub.f32	s14, s11, s14
 8008c2e:	ee34 3ac5 	vsub.f32	s6, s9, s10
 8008c32:	ee76 5ae7 	vsub.f32	s11, s13, s15
 8008c36:	ee31 1a68 	vsub.f32	s2, s2, s17
 8008c3a:	ee34 4a21 	vadd.f32	s8, s8, s3
 8008c3e:	ee73 3ac0 	vsub.f32	s7, s7, s0
 8008c42:	ee74 4a85 	vadd.f32	s9, s9, s10
 8008c46:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8008c4a:	44d8      	add	r8, fp
 8008c4c:	45c1      	cmp	r9, r8
 8008c4e:	ed8e 9a00 	vstr	s18, [lr]
 8008c52:	ed85 1a01 	vstr	s2, [r5, #4]
 8008c56:	449e      	add	lr, r3
 8008c58:	ed8c 8a00 	vstr	s16, [ip]
 8008c5c:	441d      	add	r5, r3
 8008c5e:	ed80 6a00 	vstr	s12, [r0]
 8008c62:	edcc 0a01 	vstr	s1, [ip, #4]
 8008c66:	ed80 4a01 	vstr	s8, [r0, #4]
 8008c6a:	449c      	add	ip, r3
 8008c6c:	ed87 2a00 	vstr	s4, [r7]
 8008c70:	4418      	add	r0, r3
 8008c72:	ed41 3a01 	vstr	s7, [r1, #-4]
 8008c76:	ed42 2a01 	vstr	s5, [r2, #-4]
 8008c7a:	ed86 7a00 	vstr	s14, [r6]
 8008c7e:	ed87 3a01 	vstr	s6, [r7, #4]
 8008c82:	edc1 4a00 	vstr	s9, [r1]
 8008c86:	441f      	add	r7, r3
 8008c88:	edc2 5a00 	vstr	s11, [r2]
 8008c8c:	4419      	add	r1, r3
 8008c8e:	edc6 6a01 	vstr	s13, [r6, #4]
 8008c92:	441a      	add	r2, r3
 8008c94:	441e      	add	r6, r3
 8008c96:	f63f af44 	bhi.w	8008b22 <arm_radix8_butterfly_f32+0x66>
 8008c9a:	990c      	ldr	r1, [sp, #48]	; 0x30
 8008c9c:	2907      	cmp	r1, #7
 8008c9e:	4620      	mov	r0, r4
 8008ca0:	f240 81e9 	bls.w	8009076 <arm_radix8_butterfly_f32+0x5ba>
 8008ca4:	eb04 0744 	add.w	r7, r4, r4, lsl #1
 8008ca8:	193e      	adds	r6, r7, r4
 8008caa:	1935      	adds	r5, r6, r4
 8008cac:	9c03      	ldr	r4, [sp, #12]
 8008cae:	9000      	str	r0, [sp, #0]
 8008cb0:	4622      	mov	r2, r4
 8008cb2:	3201      	adds	r2, #1
 8008cb4:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 8008cb8:	9900      	ldr	r1, [sp, #0]
 8008cba:	1828      	adds	r0, r5, r0
 8008cbc:	eb00 0e01 	add.w	lr, r0, r1
 8008cc0:	990c      	ldr	r1, [sp, #48]	; 0x30
 8008cc2:	440a      	add	r2, r1
 8008cc4:	eb04 0c01 	add.w	ip, r4, r1
 8008cc8:	ea4f 04ce 	mov.w	r4, lr, lsl #3
 8008ccc:	eb0a 0ec2 	add.w	lr, sl, r2, lsl #3
 8008cd0:	9a00      	ldr	r2, [sp, #0]
 8008cd2:	940f      	str	r4, [sp, #60]	; 0x3c
 8008cd4:	00ed      	lsls	r5, r5, #3
 8008cd6:	9511      	str	r5, [sp, #68]	; 0x44
 8008cd8:	00d5      	lsls	r5, r2, #3
 8008cda:	950d      	str	r5, [sp, #52]	; 0x34
 8008cdc:	9d01      	ldr	r5, [sp, #4]
 8008cde:	3508      	adds	r5, #8
 8008ce0:	9516      	str	r5, [sp, #88]	; 0x58
 8008ce2:	9d02      	ldr	r5, [sp, #8]
 8008ce4:	3508      	adds	r5, #8
 8008ce6:	0114      	lsls	r4, r2, #4
 8008ce8:	9517      	str	r5, [sp, #92]	; 0x5c
 8008cea:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008cec:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 8008cee:	940e      	str	r4, [sp, #56]	; 0x38
 8008cf0:	00c0      	lsls	r0, r0, #3
 8008cf2:	9010      	str	r0, [sp, #64]	; 0x40
 8008cf4:	18aa      	adds	r2, r5, r2
 8008cf6:	9207      	str	r2, [sp, #28]
 8008cf8:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008cfa:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8008cfc:	18aa      	adds	r2, r5, r2
 8008cfe:	9208      	str	r2, [sp, #32]
 8008d00:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8008d02:	18aa      	adds	r2, r5, r2
 8008d04:	9209      	str	r2, [sp, #36]	; 0x24
 8008d06:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8008d0a:	f10e 0204 	add.w	r2, lr, #4
 8008d0e:	920a      	str	r2, [sp, #40]	; 0x28
 8008d10:	00c9      	lsls	r1, r1, #3
 8008d12:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008d14:	310c      	adds	r1, #12
 8008d16:	00f6      	lsls	r6, r6, #3
 8008d18:	ea4f 00cc 	mov.w	r0, ip, lsl #3
 8008d1c:	9114      	str	r1, [sp, #80]	; 0x50
 8008d1e:	18a9      	adds	r1, r5, r2
 8008d20:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008d22:	9612      	str	r6, [sp, #72]	; 0x48
 8008d24:	00ff      	lsls	r7, r7, #3
 8008d26:	19ae      	adds	r6, r5, r6
 8008d28:	3008      	adds	r0, #8
 8008d2a:	ea4f 1c0c 	mov.w	ip, ip, lsl #4
 8008d2e:	9606      	str	r6, [sp, #24]
 8008d30:	9019      	str	r0, [sp, #100]	; 0x64
 8008d32:	18aa      	adds	r2, r5, r2
 8008d34:	0164      	lsls	r4, r4, #5
 8008d36:	19ee      	adds	r6, r5, r7
 8008d38:	f10c 000c 	add.w	r0, ip, #12
 8008d3c:	9713      	str	r7, [sp, #76]	; 0x4c
 8008d3e:	9604      	str	r6, [sp, #16]
 8008d40:	9015      	str	r0, [sp, #84]	; 0x54
 8008d42:	9103      	str	r1, [sp, #12]
 8008d44:	9205      	str	r2, [sp, #20]
 8008d46:	f104 0208 	add.w	r2, r4, #8
 8008d4a:	9218      	str	r2, [sp, #96]	; 0x60
 8008d4c:	f04f 0801 	mov.w	r8, #1
 8008d50:	2200      	movs	r2, #0
 8008d52:	f102 0108 	add.w	r1, r2, #8
 8008d56:	460f      	mov	r7, r1
 8008d58:	910b      	str	r1, [sp, #44]	; 0x2c
 8008d5a:	9918      	ldr	r1, [sp, #96]	; 0x60
 8008d5c:	188e      	adds	r6, r1, r2
 8008d5e:	9916      	ldr	r1, [sp, #88]	; 0x58
 8008d60:	188d      	adds	r5, r1, r2
 8008d62:	9917      	ldr	r1, [sp, #92]	; 0x5c
 8008d64:	188c      	adds	r4, r1, r2
 8008d66:	9919      	ldr	r1, [sp, #100]	; 0x64
 8008d68:	1888      	adds	r0, r1, r2
 8008d6a:	9914      	ldr	r1, [sp, #80]	; 0x50
 8008d6c:	eb01 0c02 	add.w	ip, r1, r2
 8008d70:	9915      	ldr	r1, [sp, #84]	; 0x54
 8008d72:	440a      	add	r2, r1
 8008d74:	9903      	ldr	r1, [sp, #12]
 8008d76:	edd1 fa00 	vldr	s31, [r1]
 8008d7a:	9905      	ldr	r1, [sp, #20]
 8008d7c:	ed91 fa00 	vldr	s30, [r1]
 8008d80:	9904      	ldr	r1, [sp, #16]
 8008d82:	edd1 ea00 	vldr	s29, [r1]
 8008d86:	9906      	ldr	r1, [sp, #24]
 8008d88:	ed91 ea00 	vldr	s28, [r1]
 8008d8c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008d8e:	edd1 da00 	vldr	s27, [r1]
 8008d92:	9908      	ldr	r1, [sp, #32]
 8008d94:	ed91 da00 	vldr	s26, [r1]
 8008d98:	9907      	ldr	r1, [sp, #28]
 8008d9a:	edd1 ca00 	vldr	s25, [r1]
 8008d9e:	9903      	ldr	r1, [sp, #12]
 8008da0:	ed91 ca01 	vldr	s24, [r1, #4]
 8008da4:	9905      	ldr	r1, [sp, #20]
 8008da6:	edd1 ba01 	vldr	s23, [r1, #4]
 8008daa:	9904      	ldr	r1, [sp, #16]
 8008dac:	edd1 aa01 	vldr	s21, [r1, #4]
 8008db0:	9906      	ldr	r1, [sp, #24]
 8008db2:	ed91 aa01 	vldr	s20, [r1, #4]
 8008db6:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008db8:	edd1 7a01 	vldr	s15, [r1, #4]
 8008dbc:	9908      	ldr	r1, [sp, #32]
 8008dbe:	edcd 7a00 	vstr	s15, [sp]
 8008dc2:	edd1 7a01 	vldr	s15, [r1, #4]
 8008dc6:	9907      	ldr	r1, [sp, #28]
 8008dc8:	edcd 7a01 	vstr	s15, [sp, #4]
 8008dcc:	edd1 7a01 	vldr	s15, [r1, #4]
 8008dd0:	eb0a 0e07 	add.w	lr, sl, r7
 8008dd4:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 8008dd6:	edcd 7a02 	vstr	s15, [sp, #8]
 8008dda:	eb0c 010a 	add.w	r1, ip, sl
 8008dde:	4456      	add	r6, sl
 8008de0:	4455      	add	r5, sl
 8008de2:	4454      	add	r4, sl
 8008de4:	4450      	add	r0, sl
 8008de6:	4452      	add	r2, sl
 8008de8:	46c4      	mov	ip, r8
 8008dea:	e001      	b.n	8008df0 <arm_radix8_butterfly_f32+0x334>
 8008dec:	3f3504f3 	.word	0x3f3504f3
 8008df0:	ed96 5a00 	vldr	s10, [r6]
 8008df4:	ed52 9a01 	vldr	s19, [r2, #-4]
 8008df8:	ed11 6a01 	vldr	s12, [r1, #-4]
 8008dfc:	edd0 7a00 	vldr	s15, [r0]
 8008e00:	ed17 7a01 	vldr	s14, [r7, #-4]
 8008e04:	edde 3a00 	vldr	s7, [lr]
 8008e08:	ed94 3a00 	vldr	s6, [r4]
 8008e0c:	ed95 2a00 	vldr	s4, [r5]
 8008e10:	ed9e 0a01 	vldr	s0, [lr, #4]
 8008e14:	ee33 8a85 	vadd.f32	s16, s7, s10
 8008e18:	ee32 1a06 	vadd.f32	s2, s4, s12
 8008e1c:	ee33 4a29 	vadd.f32	s8, s6, s19
 8008e20:	ee77 4a87 	vadd.f32	s9, s15, s14
 8008e24:	ee78 1a04 	vadd.f32	s3, s16, s8
 8008e28:	ee71 6a24 	vadd.f32	s13, s2, s9
 8008e2c:	ee32 2a46 	vsub.f32	s4, s4, s12
 8008e30:	ee31 6aa6 	vadd.f32	s12, s3, s13
 8008e34:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008e38:	ed8e 6a00 	vstr	s12, [lr]
 8008e3c:	edd0 8a01 	vldr	s17, [r0, #4]
 8008e40:	ed95 9a01 	vldr	s18, [r5, #4]
 8008e44:	edd1 2a00 	vldr	s5, [r1]
 8008e48:	ed97 7a00 	vldr	s14, [r7]
 8008e4c:	edd4 0a01 	vldr	s1, [r4, #4]
 8008e50:	ed96 6a01 	vldr	s12, [r6, #4]
 8008e54:	edd2 5a00 	vldr	s11, [r2]
 8008e58:	ee73 3ac5 	vsub.f32	s7, s7, s10
 8008e5c:	ee33 3a69 	vsub.f32	s6, s6, s19
 8008e60:	ee39 5a62 	vsub.f32	s10, s18, s5
 8008e64:	ee78 9ac7 	vsub.f32	s19, s17, s14
 8008e68:	ee38 4a44 	vsub.f32	s8, s16, s8
 8008e6c:	ee38 7a87 	vadd.f32	s14, s17, s14
 8008e70:	ee30 8aa5 	vadd.f32	s16, s1, s11
 8008e74:	ee79 2a22 	vadd.f32	s5, s18, s5
 8008e78:	ee75 8a69 	vsub.f32	s17, s10, s19
 8008e7c:	ee32 9a27 	vadd.f32	s18, s4, s15
 8008e80:	ee35 5a29 	vadd.f32	s10, s10, s19
 8008e84:	ee72 7a67 	vsub.f32	s15, s4, s15
 8008e88:	ee30 2a06 	vadd.f32	s4, s0, s12
 8008e8c:	ee69 9a0b 	vmul.f32	s19, s18, s22
 8008e90:	ee70 5ae5 	vsub.f32	s11, s1, s11
 8008e94:	ee32 9a08 	vadd.f32	s18, s4, s16
 8008e98:	ee68 8a8b 	vmul.f32	s17, s17, s22
 8008e9c:	ee32 2a48 	vsub.f32	s4, s4, s16
 8008ea0:	ee71 4a64 	vsub.f32	s9, s2, s9
 8008ea4:	ee25 5a0b 	vmul.f32	s10, s10, s22
 8008ea8:	ee32 1a87 	vadd.f32	s2, s5, s14
 8008eac:	ee67 7a8b 	vmul.f32	s15, s15, s22
 8008eb0:	ee72 2ac7 	vsub.f32	s5, s5, s14
 8008eb4:	ee30 6a46 	vsub.f32	s12, s0, s12
 8008eb8:	ee73 0a29 	vadd.f32	s1, s6, s19
 8008ebc:	ee36 0a28 	vadd.f32	s0, s12, s17
 8008ec0:	ee33 3a69 	vsub.f32	s6, s6, s19
 8008ec4:	ee32 7a64 	vsub.f32	s14, s4, s9
 8008ec8:	ee73 9aa7 	vadd.f32	s19, s7, s15
 8008ecc:	ee36 6a68 	vsub.f32	s12, s12, s17
 8008ed0:	ee73 7ae7 	vsub.f32	s15, s7, s15
 8008ed4:	ee75 8a85 	vadd.f32	s17, s11, s10
 8008ed8:	ee74 3a22 	vadd.f32	s7, s8, s5
 8008edc:	ee35 5ac5 	vsub.f32	s10, s11, s10
 8008ee0:	ee71 6ae6 	vsub.f32	s13, s3, s13
 8008ee4:	ee79 1a41 	vsub.f32	s3, s18, s2
 8008ee8:	ee39 8aa8 	vadd.f32	s16, s19, s17
 8008eec:	ee76 5a43 	vsub.f32	s11, s12, s6
 8008ef0:	ee74 2a62 	vsub.f32	s5, s8, s5
 8008ef4:	ee72 4a24 	vadd.f32	s9, s4, s9
 8008ef8:	ee30 4a60 	vsub.f32	s8, s0, s1
 8008efc:	ee79 8ae8 	vsub.f32	s17, s19, s17
 8008f00:	ee30 0a20 	vadd.f32	s0, s0, s1
 8008f04:	ee77 9a85 	vadd.f32	s19, s15, s10
 8008f08:	ee36 6a03 	vadd.f32	s12, s12, s6
 8008f0c:	ee77 7ac5 	vsub.f32	s15, s15, s10
 8008f10:	ee2e 2a21 	vmul.f32	s4, s28, s3
 8008f14:	ee2e 5a26 	vmul.f32	s10, s28, s13
 8008f18:	ee6f 0a23 	vmul.f32	s1, s30, s7
 8008f1c:	ee2a 3a21 	vmul.f32	s6, s20, s3
 8008f20:	ee39 1a01 	vadd.f32	s2, s18, s2
 8008f24:	ee6a 6a26 	vmul.f32	s13, s20, s13
 8008f28:	ee2b 9a87 	vmul.f32	s18, s23, s14
 8008f2c:	ee6b 3aa3 	vmul.f32	s7, s23, s7
 8008f30:	ee2f 7a07 	vmul.f32	s14, s30, s14
 8008f34:	ee6f 1a84 	vmul.f32	s3, s31, s8
 8008f38:	ee35 3a03 	vadd.f32	s6, s10, s6
 8008f3c:	ee72 6a66 	vsub.f32	s13, s4, s13
 8008f40:	ee2c 5a04 	vmul.f32	s10, s24, s8
 8008f44:	ee2f 2a88 	vmul.f32	s4, s31, s16
 8008f48:	ed9d 4a02 	vldr	s8, [sp, #8]
 8008f4c:	ed8e 1a01 	vstr	s2, [lr, #4]
 8008f50:	ee77 3a63 	vsub.f32	s7, s14, s7
 8008f54:	ee2c 8a08 	vmul.f32	s16, s24, s16
 8008f58:	ed9d 7a01 	vldr	s14, [sp, #4]
 8008f5c:	ed86 3a00 	vstr	s6, [r6]
 8008f60:	ee30 9a89 	vadd.f32	s18, s1, s18
 8008f64:	ee32 2a05 	vadd.f32	s4, s4, s10
 8008f68:	ee6d 0a22 	vmul.f32	s1, s26, s5
 8008f6c:	ee31 8ac8 	vsub.f32	s16, s3, s16
 8008f70:	ee67 2a22 	vmul.f32	s5, s14, s5
 8008f74:	ee64 1a00 	vmul.f32	s3, s8, s0
 8008f78:	ee27 7a24 	vmul.f32	s14, s14, s9
 8008f7c:	ee2c 5aa8 	vmul.f32	s10, s25, s17
 8008f80:	ee6d 4a24 	vmul.f32	s9, s26, s9
 8008f84:	ee64 8a28 	vmul.f32	s17, s8, s17
 8008f88:	ed9d 4a00 	vldr	s8, [sp]
 8008f8c:	edc6 6a01 	vstr	s13, [r6, #4]
 8008f90:	ee74 2ae2 	vsub.f32	s5, s9, s5
 8008f94:	ee6d 4aa9 	vmul.f32	s9, s27, s19
 8008f98:	ee64 9a29 	vmul.f32	s19, s8, s19
 8008f9c:	ee24 4a25 	vmul.f32	s8, s8, s11
 8008fa0:	ee30 7a87 	vadd.f32	s14, s1, s14
 8008fa4:	ee74 4a84 	vadd.f32	s9, s9, s8
 8008fa8:	ee6e 0aa7 	vmul.f32	s1, s29, s15
 8008fac:	ee2a 4a86 	vmul.f32	s8, s21, s12
 8008fb0:	ee2c 0a80 	vmul.f32	s0, s25, s0
 8008fb4:	ee6d 5aa5 	vmul.f32	s11, s27, s11
 8008fb8:	ee6a 7aa7 	vmul.f32	s15, s21, s15
 8008fbc:	ee2e 6a86 	vmul.f32	s12, s29, s12
 8008fc0:	ee75 1a21 	vadd.f32	s3, s10, s3
 8008fc4:	ee30 0a68 	vsub.f32	s0, s0, s17
 8008fc8:	ee75 9ae9 	vsub.f32	s19, s11, s19
 8008fcc:	ee70 0a84 	vadd.f32	s1, s1, s8
 8008fd0:	ee36 6a67 	vsub.f32	s12, s12, s15
 8008fd4:	44dc      	add	ip, fp
 8008fd6:	45e1      	cmp	r9, ip
 8008fd8:	ed84 9a00 	vstr	s18, [r4]
 8008fdc:	edc4 3a01 	vstr	s7, [r4, #4]
 8008fe0:	449e      	add	lr, r3
 8008fe2:	ed02 7a01 	vstr	s14, [r2, #-4]
 8008fe6:	edc2 2a00 	vstr	s5, [r2]
 8008fea:	441e      	add	r6, r3
 8008fec:	ed85 2a00 	vstr	s4, [r5]
 8008ff0:	ed85 8a01 	vstr	s16, [r5, #4]
 8008ff4:	441c      	add	r4, r3
 8008ff6:	ed47 1a01 	vstr	s3, [r7, #-4]
 8008ffa:	ed87 0a00 	vstr	s0, [r7]
 8008ffe:	441a      	add	r2, r3
 8009000:	ed41 4a01 	vstr	s9, [r1, #-4]
 8009004:	edc1 9a00 	vstr	s19, [r1]
 8009008:	441d      	add	r5, r3
 800900a:	edc0 0a00 	vstr	s1, [r0]
 800900e:	441f      	add	r7, r3
 8009010:	ed80 6a01 	vstr	s12, [r0, #4]
 8009014:	4419      	add	r1, r3
 8009016:	4418      	add	r0, r3
 8009018:	f63f aeea 	bhi.w	8008df0 <arm_radix8_butterfly_f32+0x334>
 800901c:	9a03      	ldr	r2, [sp, #12]
 800901e:	990d      	ldr	r1, [sp, #52]	; 0x34
 8009020:	440a      	add	r2, r1
 8009022:	9203      	str	r2, [sp, #12]
 8009024:	990e      	ldr	r1, [sp, #56]	; 0x38
 8009026:	9a05      	ldr	r2, [sp, #20]
 8009028:	440a      	add	r2, r1
 800902a:	9205      	str	r2, [sp, #20]
 800902c:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800902e:	9a04      	ldr	r2, [sp, #16]
 8009030:	440a      	add	r2, r1
 8009032:	9204      	str	r2, [sp, #16]
 8009034:	9912      	ldr	r1, [sp, #72]	; 0x48
 8009036:	9a06      	ldr	r2, [sp, #24]
 8009038:	440a      	add	r2, r1
 800903a:	9206      	str	r2, [sp, #24]
 800903c:	9911      	ldr	r1, [sp, #68]	; 0x44
 800903e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009040:	440a      	add	r2, r1
 8009042:	9209      	str	r2, [sp, #36]	; 0x24
 8009044:	9910      	ldr	r1, [sp, #64]	; 0x40
 8009046:	9a08      	ldr	r2, [sp, #32]
 8009048:	440a      	add	r2, r1
 800904a:	9208      	str	r2, [sp, #32]
 800904c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800904e:	9a07      	ldr	r2, [sp, #28]
 8009050:	440a      	add	r2, r1
 8009052:	9207      	str	r2, [sp, #28]
 8009054:	990c      	ldr	r1, [sp, #48]	; 0x30
 8009056:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009058:	f108 0801 	add.w	r8, r8, #1
 800905c:	3208      	adds	r2, #8
 800905e:	4588      	cmp	r8, r1
 8009060:	920a      	str	r2, [sp, #40]	; 0x28
 8009062:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009064:	f47f ae75 	bne.w	8008d52 <arm_radix8_butterfly_f32+0x296>
 8009068:	f8bd 3034 	ldrh.w	r3, [sp, #52]	; 0x34
 800906c:	9300      	str	r3, [sp, #0]
 800906e:	46c3      	mov	fp, r8
 8009070:	f8dd e06c 	ldr.w	lr, [sp, #108]	; 0x6c
 8009074:	e532      	b.n	8008adc <arm_radix8_butterfly_f32+0x20>
 8009076:	b01d      	add	sp, #116	; 0x74
 8009078:	ecbd 8b10 	vpop	{d8-d15}
 800907c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009080 <__errno>:
 8009080:	4b01      	ldr	r3, [pc, #4]	; (8009088 <__errno+0x8>)
 8009082:	6818      	ldr	r0, [r3, #0]
 8009084:	4770      	bx	lr
 8009086:	bf00      	nop
 8009088:	20000038 	.word	0x20000038

0800908c <__libc_init_array>:
 800908c:	b570      	push	{r4, r5, r6, lr}
 800908e:	4d0d      	ldr	r5, [pc, #52]	; (80090c4 <__libc_init_array+0x38>)
 8009090:	4c0d      	ldr	r4, [pc, #52]	; (80090c8 <__libc_init_array+0x3c>)
 8009092:	1b64      	subs	r4, r4, r5
 8009094:	10a4      	asrs	r4, r4, #2
 8009096:	2600      	movs	r6, #0
 8009098:	42a6      	cmp	r6, r4
 800909a:	d109      	bne.n	80090b0 <__libc_init_array+0x24>
 800909c:	4d0b      	ldr	r5, [pc, #44]	; (80090cc <__libc_init_array+0x40>)
 800909e:	4c0c      	ldr	r4, [pc, #48]	; (80090d0 <__libc_init_array+0x44>)
 80090a0:	f001 f95a 	bl	800a358 <_init>
 80090a4:	1b64      	subs	r4, r4, r5
 80090a6:	10a4      	asrs	r4, r4, #2
 80090a8:	2600      	movs	r6, #0
 80090aa:	42a6      	cmp	r6, r4
 80090ac:	d105      	bne.n	80090ba <__libc_init_array+0x2e>
 80090ae:	bd70      	pop	{r4, r5, r6, pc}
 80090b0:	f855 3b04 	ldr.w	r3, [r5], #4
 80090b4:	4798      	blx	r3
 80090b6:	3601      	adds	r6, #1
 80090b8:	e7ee      	b.n	8009098 <__libc_init_array+0xc>
 80090ba:	f855 3b04 	ldr.w	r3, [r5], #4
 80090be:	4798      	blx	r3
 80090c0:	3601      	adds	r6, #1
 80090c2:	e7f2      	b.n	80090aa <__libc_init_array+0x1e>
 80090c4:	0801dbe8 	.word	0x0801dbe8
 80090c8:	0801dbe8 	.word	0x0801dbe8
 80090cc:	0801dbe8 	.word	0x0801dbe8
 80090d0:	0801dbec 	.word	0x0801dbec

080090d4 <memcpy>:
 80090d4:	440a      	add	r2, r1
 80090d6:	4291      	cmp	r1, r2
 80090d8:	f100 33ff 	add.w	r3, r0, #4294967295
 80090dc:	d100      	bne.n	80090e0 <memcpy+0xc>
 80090de:	4770      	bx	lr
 80090e0:	b510      	push	{r4, lr}
 80090e2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80090e6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80090ea:	4291      	cmp	r1, r2
 80090ec:	d1f9      	bne.n	80090e2 <memcpy+0xe>
 80090ee:	bd10      	pop	{r4, pc}

080090f0 <memset>:
 80090f0:	4402      	add	r2, r0
 80090f2:	4603      	mov	r3, r0
 80090f4:	4293      	cmp	r3, r2
 80090f6:	d100      	bne.n	80090fa <memset+0xa>
 80090f8:	4770      	bx	lr
 80090fa:	f803 1b01 	strb.w	r1, [r3], #1
 80090fe:	e7f9      	b.n	80090f4 <memset+0x4>

08009100 <iprintf>:
 8009100:	b40f      	push	{r0, r1, r2, r3}
 8009102:	4b0a      	ldr	r3, [pc, #40]	; (800912c <iprintf+0x2c>)
 8009104:	b513      	push	{r0, r1, r4, lr}
 8009106:	681c      	ldr	r4, [r3, #0]
 8009108:	b124      	cbz	r4, 8009114 <iprintf+0x14>
 800910a:	69a3      	ldr	r3, [r4, #24]
 800910c:	b913      	cbnz	r3, 8009114 <iprintf+0x14>
 800910e:	4620      	mov	r0, r4
 8009110:	f000 f866 	bl	80091e0 <__sinit>
 8009114:	ab05      	add	r3, sp, #20
 8009116:	9a04      	ldr	r2, [sp, #16]
 8009118:	68a1      	ldr	r1, [r4, #8]
 800911a:	9301      	str	r3, [sp, #4]
 800911c:	4620      	mov	r0, r4
 800911e:	f000 f9bd 	bl	800949c <_vfiprintf_r>
 8009122:	b002      	add	sp, #8
 8009124:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009128:	b004      	add	sp, #16
 800912a:	4770      	bx	lr
 800912c:	20000038 	.word	0x20000038

08009130 <std>:
 8009130:	2300      	movs	r3, #0
 8009132:	b510      	push	{r4, lr}
 8009134:	4604      	mov	r4, r0
 8009136:	e9c0 3300 	strd	r3, r3, [r0]
 800913a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800913e:	6083      	str	r3, [r0, #8]
 8009140:	8181      	strh	r1, [r0, #12]
 8009142:	6643      	str	r3, [r0, #100]	; 0x64
 8009144:	81c2      	strh	r2, [r0, #14]
 8009146:	6183      	str	r3, [r0, #24]
 8009148:	4619      	mov	r1, r3
 800914a:	2208      	movs	r2, #8
 800914c:	305c      	adds	r0, #92	; 0x5c
 800914e:	f7ff ffcf 	bl	80090f0 <memset>
 8009152:	4b05      	ldr	r3, [pc, #20]	; (8009168 <std+0x38>)
 8009154:	6263      	str	r3, [r4, #36]	; 0x24
 8009156:	4b05      	ldr	r3, [pc, #20]	; (800916c <std+0x3c>)
 8009158:	62a3      	str	r3, [r4, #40]	; 0x28
 800915a:	4b05      	ldr	r3, [pc, #20]	; (8009170 <std+0x40>)
 800915c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800915e:	4b05      	ldr	r3, [pc, #20]	; (8009174 <std+0x44>)
 8009160:	6224      	str	r4, [r4, #32]
 8009162:	6323      	str	r3, [r4, #48]	; 0x30
 8009164:	bd10      	pop	{r4, pc}
 8009166:	bf00      	nop
 8009168:	08009a45 	.word	0x08009a45
 800916c:	08009a67 	.word	0x08009a67
 8009170:	08009a9f 	.word	0x08009a9f
 8009174:	08009ac3 	.word	0x08009ac3

08009178 <_cleanup_r>:
 8009178:	4901      	ldr	r1, [pc, #4]	; (8009180 <_cleanup_r+0x8>)
 800917a:	f000 b8af 	b.w	80092dc <_fwalk_reent>
 800917e:	bf00      	nop
 8009180:	08009d9d 	.word	0x08009d9d

08009184 <__sfmoreglue>:
 8009184:	b570      	push	{r4, r5, r6, lr}
 8009186:	2268      	movs	r2, #104	; 0x68
 8009188:	1e4d      	subs	r5, r1, #1
 800918a:	4355      	muls	r5, r2
 800918c:	460e      	mov	r6, r1
 800918e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8009192:	f000 f8e5 	bl	8009360 <_malloc_r>
 8009196:	4604      	mov	r4, r0
 8009198:	b140      	cbz	r0, 80091ac <__sfmoreglue+0x28>
 800919a:	2100      	movs	r1, #0
 800919c:	e9c0 1600 	strd	r1, r6, [r0]
 80091a0:	300c      	adds	r0, #12
 80091a2:	60a0      	str	r0, [r4, #8]
 80091a4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80091a8:	f7ff ffa2 	bl	80090f0 <memset>
 80091ac:	4620      	mov	r0, r4
 80091ae:	bd70      	pop	{r4, r5, r6, pc}

080091b0 <__sfp_lock_acquire>:
 80091b0:	4801      	ldr	r0, [pc, #4]	; (80091b8 <__sfp_lock_acquire+0x8>)
 80091b2:	f000 b8b3 	b.w	800931c <__retarget_lock_acquire_recursive>
 80091b6:	bf00      	nop
 80091b8:	2000518d 	.word	0x2000518d

080091bc <__sfp_lock_release>:
 80091bc:	4801      	ldr	r0, [pc, #4]	; (80091c4 <__sfp_lock_release+0x8>)
 80091be:	f000 b8ae 	b.w	800931e <__retarget_lock_release_recursive>
 80091c2:	bf00      	nop
 80091c4:	2000518d 	.word	0x2000518d

080091c8 <__sinit_lock_acquire>:
 80091c8:	4801      	ldr	r0, [pc, #4]	; (80091d0 <__sinit_lock_acquire+0x8>)
 80091ca:	f000 b8a7 	b.w	800931c <__retarget_lock_acquire_recursive>
 80091ce:	bf00      	nop
 80091d0:	2000518e 	.word	0x2000518e

080091d4 <__sinit_lock_release>:
 80091d4:	4801      	ldr	r0, [pc, #4]	; (80091dc <__sinit_lock_release+0x8>)
 80091d6:	f000 b8a2 	b.w	800931e <__retarget_lock_release_recursive>
 80091da:	bf00      	nop
 80091dc:	2000518e 	.word	0x2000518e

080091e0 <__sinit>:
 80091e0:	b510      	push	{r4, lr}
 80091e2:	4604      	mov	r4, r0
 80091e4:	f7ff fff0 	bl	80091c8 <__sinit_lock_acquire>
 80091e8:	69a3      	ldr	r3, [r4, #24]
 80091ea:	b11b      	cbz	r3, 80091f4 <__sinit+0x14>
 80091ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80091f0:	f7ff bff0 	b.w	80091d4 <__sinit_lock_release>
 80091f4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80091f8:	6523      	str	r3, [r4, #80]	; 0x50
 80091fa:	4b13      	ldr	r3, [pc, #76]	; (8009248 <__sinit+0x68>)
 80091fc:	4a13      	ldr	r2, [pc, #76]	; (800924c <__sinit+0x6c>)
 80091fe:	681b      	ldr	r3, [r3, #0]
 8009200:	62a2      	str	r2, [r4, #40]	; 0x28
 8009202:	42a3      	cmp	r3, r4
 8009204:	bf04      	itt	eq
 8009206:	2301      	moveq	r3, #1
 8009208:	61a3      	streq	r3, [r4, #24]
 800920a:	4620      	mov	r0, r4
 800920c:	f000 f820 	bl	8009250 <__sfp>
 8009210:	6060      	str	r0, [r4, #4]
 8009212:	4620      	mov	r0, r4
 8009214:	f000 f81c 	bl	8009250 <__sfp>
 8009218:	60a0      	str	r0, [r4, #8]
 800921a:	4620      	mov	r0, r4
 800921c:	f000 f818 	bl	8009250 <__sfp>
 8009220:	2200      	movs	r2, #0
 8009222:	60e0      	str	r0, [r4, #12]
 8009224:	2104      	movs	r1, #4
 8009226:	6860      	ldr	r0, [r4, #4]
 8009228:	f7ff ff82 	bl	8009130 <std>
 800922c:	68a0      	ldr	r0, [r4, #8]
 800922e:	2201      	movs	r2, #1
 8009230:	2109      	movs	r1, #9
 8009232:	f7ff ff7d 	bl	8009130 <std>
 8009236:	68e0      	ldr	r0, [r4, #12]
 8009238:	2202      	movs	r2, #2
 800923a:	2112      	movs	r1, #18
 800923c:	f7ff ff78 	bl	8009130 <std>
 8009240:	2301      	movs	r3, #1
 8009242:	61a3      	str	r3, [r4, #24]
 8009244:	e7d2      	b.n	80091ec <__sinit+0xc>
 8009246:	bf00      	nop
 8009248:	0801db48 	.word	0x0801db48
 800924c:	08009179 	.word	0x08009179

08009250 <__sfp>:
 8009250:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009252:	4607      	mov	r7, r0
 8009254:	f7ff ffac 	bl	80091b0 <__sfp_lock_acquire>
 8009258:	4b1e      	ldr	r3, [pc, #120]	; (80092d4 <__sfp+0x84>)
 800925a:	681e      	ldr	r6, [r3, #0]
 800925c:	69b3      	ldr	r3, [r6, #24]
 800925e:	b913      	cbnz	r3, 8009266 <__sfp+0x16>
 8009260:	4630      	mov	r0, r6
 8009262:	f7ff ffbd 	bl	80091e0 <__sinit>
 8009266:	3648      	adds	r6, #72	; 0x48
 8009268:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800926c:	3b01      	subs	r3, #1
 800926e:	d503      	bpl.n	8009278 <__sfp+0x28>
 8009270:	6833      	ldr	r3, [r6, #0]
 8009272:	b30b      	cbz	r3, 80092b8 <__sfp+0x68>
 8009274:	6836      	ldr	r6, [r6, #0]
 8009276:	e7f7      	b.n	8009268 <__sfp+0x18>
 8009278:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800927c:	b9d5      	cbnz	r5, 80092b4 <__sfp+0x64>
 800927e:	4b16      	ldr	r3, [pc, #88]	; (80092d8 <__sfp+0x88>)
 8009280:	60e3      	str	r3, [r4, #12]
 8009282:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009286:	6665      	str	r5, [r4, #100]	; 0x64
 8009288:	f000 f847 	bl	800931a <__retarget_lock_init_recursive>
 800928c:	f7ff ff96 	bl	80091bc <__sfp_lock_release>
 8009290:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8009294:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8009298:	6025      	str	r5, [r4, #0]
 800929a:	61a5      	str	r5, [r4, #24]
 800929c:	2208      	movs	r2, #8
 800929e:	4629      	mov	r1, r5
 80092a0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80092a4:	f7ff ff24 	bl	80090f0 <memset>
 80092a8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80092ac:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80092b0:	4620      	mov	r0, r4
 80092b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80092b4:	3468      	adds	r4, #104	; 0x68
 80092b6:	e7d9      	b.n	800926c <__sfp+0x1c>
 80092b8:	2104      	movs	r1, #4
 80092ba:	4638      	mov	r0, r7
 80092bc:	f7ff ff62 	bl	8009184 <__sfmoreglue>
 80092c0:	4604      	mov	r4, r0
 80092c2:	6030      	str	r0, [r6, #0]
 80092c4:	2800      	cmp	r0, #0
 80092c6:	d1d5      	bne.n	8009274 <__sfp+0x24>
 80092c8:	f7ff ff78 	bl	80091bc <__sfp_lock_release>
 80092cc:	230c      	movs	r3, #12
 80092ce:	603b      	str	r3, [r7, #0]
 80092d0:	e7ee      	b.n	80092b0 <__sfp+0x60>
 80092d2:	bf00      	nop
 80092d4:	0801db48 	.word	0x0801db48
 80092d8:	ffff0001 	.word	0xffff0001

080092dc <_fwalk_reent>:
 80092dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80092e0:	4606      	mov	r6, r0
 80092e2:	4688      	mov	r8, r1
 80092e4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80092e8:	2700      	movs	r7, #0
 80092ea:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80092ee:	f1b9 0901 	subs.w	r9, r9, #1
 80092f2:	d505      	bpl.n	8009300 <_fwalk_reent+0x24>
 80092f4:	6824      	ldr	r4, [r4, #0]
 80092f6:	2c00      	cmp	r4, #0
 80092f8:	d1f7      	bne.n	80092ea <_fwalk_reent+0xe>
 80092fa:	4638      	mov	r0, r7
 80092fc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009300:	89ab      	ldrh	r3, [r5, #12]
 8009302:	2b01      	cmp	r3, #1
 8009304:	d907      	bls.n	8009316 <_fwalk_reent+0x3a>
 8009306:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800930a:	3301      	adds	r3, #1
 800930c:	d003      	beq.n	8009316 <_fwalk_reent+0x3a>
 800930e:	4629      	mov	r1, r5
 8009310:	4630      	mov	r0, r6
 8009312:	47c0      	blx	r8
 8009314:	4307      	orrs	r7, r0
 8009316:	3568      	adds	r5, #104	; 0x68
 8009318:	e7e9      	b.n	80092ee <_fwalk_reent+0x12>

0800931a <__retarget_lock_init_recursive>:
 800931a:	4770      	bx	lr

0800931c <__retarget_lock_acquire_recursive>:
 800931c:	4770      	bx	lr

0800931e <__retarget_lock_release_recursive>:
 800931e:	4770      	bx	lr

08009320 <sbrk_aligned>:
 8009320:	b570      	push	{r4, r5, r6, lr}
 8009322:	4e0e      	ldr	r6, [pc, #56]	; (800935c <sbrk_aligned+0x3c>)
 8009324:	460c      	mov	r4, r1
 8009326:	6831      	ldr	r1, [r6, #0]
 8009328:	4605      	mov	r5, r0
 800932a:	b911      	cbnz	r1, 8009332 <sbrk_aligned+0x12>
 800932c:	f000 fb7a 	bl	8009a24 <_sbrk_r>
 8009330:	6030      	str	r0, [r6, #0]
 8009332:	4621      	mov	r1, r4
 8009334:	4628      	mov	r0, r5
 8009336:	f000 fb75 	bl	8009a24 <_sbrk_r>
 800933a:	1c43      	adds	r3, r0, #1
 800933c:	d00a      	beq.n	8009354 <sbrk_aligned+0x34>
 800933e:	1cc4      	adds	r4, r0, #3
 8009340:	f024 0403 	bic.w	r4, r4, #3
 8009344:	42a0      	cmp	r0, r4
 8009346:	d007      	beq.n	8009358 <sbrk_aligned+0x38>
 8009348:	1a21      	subs	r1, r4, r0
 800934a:	4628      	mov	r0, r5
 800934c:	f000 fb6a 	bl	8009a24 <_sbrk_r>
 8009350:	3001      	adds	r0, #1
 8009352:	d101      	bne.n	8009358 <sbrk_aligned+0x38>
 8009354:	f04f 34ff 	mov.w	r4, #4294967295
 8009358:	4620      	mov	r0, r4
 800935a:	bd70      	pop	{r4, r5, r6, pc}
 800935c:	20005194 	.word	0x20005194

08009360 <_malloc_r>:
 8009360:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009364:	1ccd      	adds	r5, r1, #3
 8009366:	f025 0503 	bic.w	r5, r5, #3
 800936a:	3508      	adds	r5, #8
 800936c:	2d0c      	cmp	r5, #12
 800936e:	bf38      	it	cc
 8009370:	250c      	movcc	r5, #12
 8009372:	2d00      	cmp	r5, #0
 8009374:	4607      	mov	r7, r0
 8009376:	db01      	blt.n	800937c <_malloc_r+0x1c>
 8009378:	42a9      	cmp	r1, r5
 800937a:	d905      	bls.n	8009388 <_malloc_r+0x28>
 800937c:	230c      	movs	r3, #12
 800937e:	603b      	str	r3, [r7, #0]
 8009380:	2600      	movs	r6, #0
 8009382:	4630      	mov	r0, r6
 8009384:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009388:	4e2e      	ldr	r6, [pc, #184]	; (8009444 <_malloc_r+0xe4>)
 800938a:	f000 fdbb 	bl	8009f04 <__malloc_lock>
 800938e:	6833      	ldr	r3, [r6, #0]
 8009390:	461c      	mov	r4, r3
 8009392:	bb34      	cbnz	r4, 80093e2 <_malloc_r+0x82>
 8009394:	4629      	mov	r1, r5
 8009396:	4638      	mov	r0, r7
 8009398:	f7ff ffc2 	bl	8009320 <sbrk_aligned>
 800939c:	1c43      	adds	r3, r0, #1
 800939e:	4604      	mov	r4, r0
 80093a0:	d14d      	bne.n	800943e <_malloc_r+0xde>
 80093a2:	6834      	ldr	r4, [r6, #0]
 80093a4:	4626      	mov	r6, r4
 80093a6:	2e00      	cmp	r6, #0
 80093a8:	d140      	bne.n	800942c <_malloc_r+0xcc>
 80093aa:	6823      	ldr	r3, [r4, #0]
 80093ac:	4631      	mov	r1, r6
 80093ae:	4638      	mov	r0, r7
 80093b0:	eb04 0803 	add.w	r8, r4, r3
 80093b4:	f000 fb36 	bl	8009a24 <_sbrk_r>
 80093b8:	4580      	cmp	r8, r0
 80093ba:	d13a      	bne.n	8009432 <_malloc_r+0xd2>
 80093bc:	6821      	ldr	r1, [r4, #0]
 80093be:	3503      	adds	r5, #3
 80093c0:	1a6d      	subs	r5, r5, r1
 80093c2:	f025 0503 	bic.w	r5, r5, #3
 80093c6:	3508      	adds	r5, #8
 80093c8:	2d0c      	cmp	r5, #12
 80093ca:	bf38      	it	cc
 80093cc:	250c      	movcc	r5, #12
 80093ce:	4629      	mov	r1, r5
 80093d0:	4638      	mov	r0, r7
 80093d2:	f7ff ffa5 	bl	8009320 <sbrk_aligned>
 80093d6:	3001      	adds	r0, #1
 80093d8:	d02b      	beq.n	8009432 <_malloc_r+0xd2>
 80093da:	6823      	ldr	r3, [r4, #0]
 80093dc:	442b      	add	r3, r5
 80093de:	6023      	str	r3, [r4, #0]
 80093e0:	e00e      	b.n	8009400 <_malloc_r+0xa0>
 80093e2:	6822      	ldr	r2, [r4, #0]
 80093e4:	1b52      	subs	r2, r2, r5
 80093e6:	d41e      	bmi.n	8009426 <_malloc_r+0xc6>
 80093e8:	2a0b      	cmp	r2, #11
 80093ea:	d916      	bls.n	800941a <_malloc_r+0xba>
 80093ec:	1961      	adds	r1, r4, r5
 80093ee:	42a3      	cmp	r3, r4
 80093f0:	6025      	str	r5, [r4, #0]
 80093f2:	bf18      	it	ne
 80093f4:	6059      	strne	r1, [r3, #4]
 80093f6:	6863      	ldr	r3, [r4, #4]
 80093f8:	bf08      	it	eq
 80093fa:	6031      	streq	r1, [r6, #0]
 80093fc:	5162      	str	r2, [r4, r5]
 80093fe:	604b      	str	r3, [r1, #4]
 8009400:	4638      	mov	r0, r7
 8009402:	f104 060b 	add.w	r6, r4, #11
 8009406:	f000 fd83 	bl	8009f10 <__malloc_unlock>
 800940a:	f026 0607 	bic.w	r6, r6, #7
 800940e:	1d23      	adds	r3, r4, #4
 8009410:	1af2      	subs	r2, r6, r3
 8009412:	d0b6      	beq.n	8009382 <_malloc_r+0x22>
 8009414:	1b9b      	subs	r3, r3, r6
 8009416:	50a3      	str	r3, [r4, r2]
 8009418:	e7b3      	b.n	8009382 <_malloc_r+0x22>
 800941a:	6862      	ldr	r2, [r4, #4]
 800941c:	42a3      	cmp	r3, r4
 800941e:	bf0c      	ite	eq
 8009420:	6032      	streq	r2, [r6, #0]
 8009422:	605a      	strne	r2, [r3, #4]
 8009424:	e7ec      	b.n	8009400 <_malloc_r+0xa0>
 8009426:	4623      	mov	r3, r4
 8009428:	6864      	ldr	r4, [r4, #4]
 800942a:	e7b2      	b.n	8009392 <_malloc_r+0x32>
 800942c:	4634      	mov	r4, r6
 800942e:	6876      	ldr	r6, [r6, #4]
 8009430:	e7b9      	b.n	80093a6 <_malloc_r+0x46>
 8009432:	230c      	movs	r3, #12
 8009434:	603b      	str	r3, [r7, #0]
 8009436:	4638      	mov	r0, r7
 8009438:	f000 fd6a 	bl	8009f10 <__malloc_unlock>
 800943c:	e7a1      	b.n	8009382 <_malloc_r+0x22>
 800943e:	6025      	str	r5, [r4, #0]
 8009440:	e7de      	b.n	8009400 <_malloc_r+0xa0>
 8009442:	bf00      	nop
 8009444:	20005190 	.word	0x20005190

08009448 <__sfputc_r>:
 8009448:	6893      	ldr	r3, [r2, #8]
 800944a:	3b01      	subs	r3, #1
 800944c:	2b00      	cmp	r3, #0
 800944e:	b410      	push	{r4}
 8009450:	6093      	str	r3, [r2, #8]
 8009452:	da08      	bge.n	8009466 <__sfputc_r+0x1e>
 8009454:	6994      	ldr	r4, [r2, #24]
 8009456:	42a3      	cmp	r3, r4
 8009458:	db01      	blt.n	800945e <__sfputc_r+0x16>
 800945a:	290a      	cmp	r1, #10
 800945c:	d103      	bne.n	8009466 <__sfputc_r+0x1e>
 800945e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009462:	f000 bb33 	b.w	8009acc <__swbuf_r>
 8009466:	6813      	ldr	r3, [r2, #0]
 8009468:	1c58      	adds	r0, r3, #1
 800946a:	6010      	str	r0, [r2, #0]
 800946c:	7019      	strb	r1, [r3, #0]
 800946e:	4608      	mov	r0, r1
 8009470:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009474:	4770      	bx	lr

08009476 <__sfputs_r>:
 8009476:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009478:	4606      	mov	r6, r0
 800947a:	460f      	mov	r7, r1
 800947c:	4614      	mov	r4, r2
 800947e:	18d5      	adds	r5, r2, r3
 8009480:	42ac      	cmp	r4, r5
 8009482:	d101      	bne.n	8009488 <__sfputs_r+0x12>
 8009484:	2000      	movs	r0, #0
 8009486:	e007      	b.n	8009498 <__sfputs_r+0x22>
 8009488:	f814 1b01 	ldrb.w	r1, [r4], #1
 800948c:	463a      	mov	r2, r7
 800948e:	4630      	mov	r0, r6
 8009490:	f7ff ffda 	bl	8009448 <__sfputc_r>
 8009494:	1c43      	adds	r3, r0, #1
 8009496:	d1f3      	bne.n	8009480 <__sfputs_r+0xa>
 8009498:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800949c <_vfiprintf_r>:
 800949c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80094a0:	460d      	mov	r5, r1
 80094a2:	b09d      	sub	sp, #116	; 0x74
 80094a4:	4614      	mov	r4, r2
 80094a6:	4698      	mov	r8, r3
 80094a8:	4606      	mov	r6, r0
 80094aa:	b118      	cbz	r0, 80094b4 <_vfiprintf_r+0x18>
 80094ac:	6983      	ldr	r3, [r0, #24]
 80094ae:	b90b      	cbnz	r3, 80094b4 <_vfiprintf_r+0x18>
 80094b0:	f7ff fe96 	bl	80091e0 <__sinit>
 80094b4:	4b89      	ldr	r3, [pc, #548]	; (80096dc <_vfiprintf_r+0x240>)
 80094b6:	429d      	cmp	r5, r3
 80094b8:	d11b      	bne.n	80094f2 <_vfiprintf_r+0x56>
 80094ba:	6875      	ldr	r5, [r6, #4]
 80094bc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80094be:	07d9      	lsls	r1, r3, #31
 80094c0:	d405      	bmi.n	80094ce <_vfiprintf_r+0x32>
 80094c2:	89ab      	ldrh	r3, [r5, #12]
 80094c4:	059a      	lsls	r2, r3, #22
 80094c6:	d402      	bmi.n	80094ce <_vfiprintf_r+0x32>
 80094c8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80094ca:	f7ff ff27 	bl	800931c <__retarget_lock_acquire_recursive>
 80094ce:	89ab      	ldrh	r3, [r5, #12]
 80094d0:	071b      	lsls	r3, r3, #28
 80094d2:	d501      	bpl.n	80094d8 <_vfiprintf_r+0x3c>
 80094d4:	692b      	ldr	r3, [r5, #16]
 80094d6:	b9eb      	cbnz	r3, 8009514 <_vfiprintf_r+0x78>
 80094d8:	4629      	mov	r1, r5
 80094da:	4630      	mov	r0, r6
 80094dc:	f000 fb5a 	bl	8009b94 <__swsetup_r>
 80094e0:	b1c0      	cbz	r0, 8009514 <_vfiprintf_r+0x78>
 80094e2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80094e4:	07dc      	lsls	r4, r3, #31
 80094e6:	d50e      	bpl.n	8009506 <_vfiprintf_r+0x6a>
 80094e8:	f04f 30ff 	mov.w	r0, #4294967295
 80094ec:	b01d      	add	sp, #116	; 0x74
 80094ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80094f2:	4b7b      	ldr	r3, [pc, #492]	; (80096e0 <_vfiprintf_r+0x244>)
 80094f4:	429d      	cmp	r5, r3
 80094f6:	d101      	bne.n	80094fc <_vfiprintf_r+0x60>
 80094f8:	68b5      	ldr	r5, [r6, #8]
 80094fa:	e7df      	b.n	80094bc <_vfiprintf_r+0x20>
 80094fc:	4b79      	ldr	r3, [pc, #484]	; (80096e4 <_vfiprintf_r+0x248>)
 80094fe:	429d      	cmp	r5, r3
 8009500:	bf08      	it	eq
 8009502:	68f5      	ldreq	r5, [r6, #12]
 8009504:	e7da      	b.n	80094bc <_vfiprintf_r+0x20>
 8009506:	89ab      	ldrh	r3, [r5, #12]
 8009508:	0598      	lsls	r0, r3, #22
 800950a:	d4ed      	bmi.n	80094e8 <_vfiprintf_r+0x4c>
 800950c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800950e:	f7ff ff06 	bl	800931e <__retarget_lock_release_recursive>
 8009512:	e7e9      	b.n	80094e8 <_vfiprintf_r+0x4c>
 8009514:	2300      	movs	r3, #0
 8009516:	9309      	str	r3, [sp, #36]	; 0x24
 8009518:	2320      	movs	r3, #32
 800951a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800951e:	f8cd 800c 	str.w	r8, [sp, #12]
 8009522:	2330      	movs	r3, #48	; 0x30
 8009524:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80096e8 <_vfiprintf_r+0x24c>
 8009528:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800952c:	f04f 0901 	mov.w	r9, #1
 8009530:	4623      	mov	r3, r4
 8009532:	469a      	mov	sl, r3
 8009534:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009538:	b10a      	cbz	r2, 800953e <_vfiprintf_r+0xa2>
 800953a:	2a25      	cmp	r2, #37	; 0x25
 800953c:	d1f9      	bne.n	8009532 <_vfiprintf_r+0x96>
 800953e:	ebba 0b04 	subs.w	fp, sl, r4
 8009542:	d00b      	beq.n	800955c <_vfiprintf_r+0xc0>
 8009544:	465b      	mov	r3, fp
 8009546:	4622      	mov	r2, r4
 8009548:	4629      	mov	r1, r5
 800954a:	4630      	mov	r0, r6
 800954c:	f7ff ff93 	bl	8009476 <__sfputs_r>
 8009550:	3001      	adds	r0, #1
 8009552:	f000 80aa 	beq.w	80096aa <_vfiprintf_r+0x20e>
 8009556:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009558:	445a      	add	r2, fp
 800955a:	9209      	str	r2, [sp, #36]	; 0x24
 800955c:	f89a 3000 	ldrb.w	r3, [sl]
 8009560:	2b00      	cmp	r3, #0
 8009562:	f000 80a2 	beq.w	80096aa <_vfiprintf_r+0x20e>
 8009566:	2300      	movs	r3, #0
 8009568:	f04f 32ff 	mov.w	r2, #4294967295
 800956c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009570:	f10a 0a01 	add.w	sl, sl, #1
 8009574:	9304      	str	r3, [sp, #16]
 8009576:	9307      	str	r3, [sp, #28]
 8009578:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800957c:	931a      	str	r3, [sp, #104]	; 0x68
 800957e:	4654      	mov	r4, sl
 8009580:	2205      	movs	r2, #5
 8009582:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009586:	4858      	ldr	r0, [pc, #352]	; (80096e8 <_vfiprintf_r+0x24c>)
 8009588:	f7f6 fe92 	bl	80002b0 <memchr>
 800958c:	9a04      	ldr	r2, [sp, #16]
 800958e:	b9d8      	cbnz	r0, 80095c8 <_vfiprintf_r+0x12c>
 8009590:	06d1      	lsls	r1, r2, #27
 8009592:	bf44      	itt	mi
 8009594:	2320      	movmi	r3, #32
 8009596:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800959a:	0713      	lsls	r3, r2, #28
 800959c:	bf44      	itt	mi
 800959e:	232b      	movmi	r3, #43	; 0x2b
 80095a0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80095a4:	f89a 3000 	ldrb.w	r3, [sl]
 80095a8:	2b2a      	cmp	r3, #42	; 0x2a
 80095aa:	d015      	beq.n	80095d8 <_vfiprintf_r+0x13c>
 80095ac:	9a07      	ldr	r2, [sp, #28]
 80095ae:	4654      	mov	r4, sl
 80095b0:	2000      	movs	r0, #0
 80095b2:	f04f 0c0a 	mov.w	ip, #10
 80095b6:	4621      	mov	r1, r4
 80095b8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80095bc:	3b30      	subs	r3, #48	; 0x30
 80095be:	2b09      	cmp	r3, #9
 80095c0:	d94e      	bls.n	8009660 <_vfiprintf_r+0x1c4>
 80095c2:	b1b0      	cbz	r0, 80095f2 <_vfiprintf_r+0x156>
 80095c4:	9207      	str	r2, [sp, #28]
 80095c6:	e014      	b.n	80095f2 <_vfiprintf_r+0x156>
 80095c8:	eba0 0308 	sub.w	r3, r0, r8
 80095cc:	fa09 f303 	lsl.w	r3, r9, r3
 80095d0:	4313      	orrs	r3, r2
 80095d2:	9304      	str	r3, [sp, #16]
 80095d4:	46a2      	mov	sl, r4
 80095d6:	e7d2      	b.n	800957e <_vfiprintf_r+0xe2>
 80095d8:	9b03      	ldr	r3, [sp, #12]
 80095da:	1d19      	adds	r1, r3, #4
 80095dc:	681b      	ldr	r3, [r3, #0]
 80095de:	9103      	str	r1, [sp, #12]
 80095e0:	2b00      	cmp	r3, #0
 80095e2:	bfbb      	ittet	lt
 80095e4:	425b      	neglt	r3, r3
 80095e6:	f042 0202 	orrlt.w	r2, r2, #2
 80095ea:	9307      	strge	r3, [sp, #28]
 80095ec:	9307      	strlt	r3, [sp, #28]
 80095ee:	bfb8      	it	lt
 80095f0:	9204      	strlt	r2, [sp, #16]
 80095f2:	7823      	ldrb	r3, [r4, #0]
 80095f4:	2b2e      	cmp	r3, #46	; 0x2e
 80095f6:	d10c      	bne.n	8009612 <_vfiprintf_r+0x176>
 80095f8:	7863      	ldrb	r3, [r4, #1]
 80095fa:	2b2a      	cmp	r3, #42	; 0x2a
 80095fc:	d135      	bne.n	800966a <_vfiprintf_r+0x1ce>
 80095fe:	9b03      	ldr	r3, [sp, #12]
 8009600:	1d1a      	adds	r2, r3, #4
 8009602:	681b      	ldr	r3, [r3, #0]
 8009604:	9203      	str	r2, [sp, #12]
 8009606:	2b00      	cmp	r3, #0
 8009608:	bfb8      	it	lt
 800960a:	f04f 33ff 	movlt.w	r3, #4294967295
 800960e:	3402      	adds	r4, #2
 8009610:	9305      	str	r3, [sp, #20]
 8009612:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80096f8 <_vfiprintf_r+0x25c>
 8009616:	7821      	ldrb	r1, [r4, #0]
 8009618:	2203      	movs	r2, #3
 800961a:	4650      	mov	r0, sl
 800961c:	f7f6 fe48 	bl	80002b0 <memchr>
 8009620:	b140      	cbz	r0, 8009634 <_vfiprintf_r+0x198>
 8009622:	2340      	movs	r3, #64	; 0x40
 8009624:	eba0 000a 	sub.w	r0, r0, sl
 8009628:	fa03 f000 	lsl.w	r0, r3, r0
 800962c:	9b04      	ldr	r3, [sp, #16]
 800962e:	4303      	orrs	r3, r0
 8009630:	3401      	adds	r4, #1
 8009632:	9304      	str	r3, [sp, #16]
 8009634:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009638:	482c      	ldr	r0, [pc, #176]	; (80096ec <_vfiprintf_r+0x250>)
 800963a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800963e:	2206      	movs	r2, #6
 8009640:	f7f6 fe36 	bl	80002b0 <memchr>
 8009644:	2800      	cmp	r0, #0
 8009646:	d03f      	beq.n	80096c8 <_vfiprintf_r+0x22c>
 8009648:	4b29      	ldr	r3, [pc, #164]	; (80096f0 <_vfiprintf_r+0x254>)
 800964a:	bb1b      	cbnz	r3, 8009694 <_vfiprintf_r+0x1f8>
 800964c:	9b03      	ldr	r3, [sp, #12]
 800964e:	3307      	adds	r3, #7
 8009650:	f023 0307 	bic.w	r3, r3, #7
 8009654:	3308      	adds	r3, #8
 8009656:	9303      	str	r3, [sp, #12]
 8009658:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800965a:	443b      	add	r3, r7
 800965c:	9309      	str	r3, [sp, #36]	; 0x24
 800965e:	e767      	b.n	8009530 <_vfiprintf_r+0x94>
 8009660:	fb0c 3202 	mla	r2, ip, r2, r3
 8009664:	460c      	mov	r4, r1
 8009666:	2001      	movs	r0, #1
 8009668:	e7a5      	b.n	80095b6 <_vfiprintf_r+0x11a>
 800966a:	2300      	movs	r3, #0
 800966c:	3401      	adds	r4, #1
 800966e:	9305      	str	r3, [sp, #20]
 8009670:	4619      	mov	r1, r3
 8009672:	f04f 0c0a 	mov.w	ip, #10
 8009676:	4620      	mov	r0, r4
 8009678:	f810 2b01 	ldrb.w	r2, [r0], #1
 800967c:	3a30      	subs	r2, #48	; 0x30
 800967e:	2a09      	cmp	r2, #9
 8009680:	d903      	bls.n	800968a <_vfiprintf_r+0x1ee>
 8009682:	2b00      	cmp	r3, #0
 8009684:	d0c5      	beq.n	8009612 <_vfiprintf_r+0x176>
 8009686:	9105      	str	r1, [sp, #20]
 8009688:	e7c3      	b.n	8009612 <_vfiprintf_r+0x176>
 800968a:	fb0c 2101 	mla	r1, ip, r1, r2
 800968e:	4604      	mov	r4, r0
 8009690:	2301      	movs	r3, #1
 8009692:	e7f0      	b.n	8009676 <_vfiprintf_r+0x1da>
 8009694:	ab03      	add	r3, sp, #12
 8009696:	9300      	str	r3, [sp, #0]
 8009698:	462a      	mov	r2, r5
 800969a:	4b16      	ldr	r3, [pc, #88]	; (80096f4 <_vfiprintf_r+0x258>)
 800969c:	a904      	add	r1, sp, #16
 800969e:	4630      	mov	r0, r6
 80096a0:	f3af 8000 	nop.w
 80096a4:	4607      	mov	r7, r0
 80096a6:	1c78      	adds	r0, r7, #1
 80096a8:	d1d6      	bne.n	8009658 <_vfiprintf_r+0x1bc>
 80096aa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80096ac:	07d9      	lsls	r1, r3, #31
 80096ae:	d405      	bmi.n	80096bc <_vfiprintf_r+0x220>
 80096b0:	89ab      	ldrh	r3, [r5, #12]
 80096b2:	059a      	lsls	r2, r3, #22
 80096b4:	d402      	bmi.n	80096bc <_vfiprintf_r+0x220>
 80096b6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80096b8:	f7ff fe31 	bl	800931e <__retarget_lock_release_recursive>
 80096bc:	89ab      	ldrh	r3, [r5, #12]
 80096be:	065b      	lsls	r3, r3, #25
 80096c0:	f53f af12 	bmi.w	80094e8 <_vfiprintf_r+0x4c>
 80096c4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80096c6:	e711      	b.n	80094ec <_vfiprintf_r+0x50>
 80096c8:	ab03      	add	r3, sp, #12
 80096ca:	9300      	str	r3, [sp, #0]
 80096cc:	462a      	mov	r2, r5
 80096ce:	4b09      	ldr	r3, [pc, #36]	; (80096f4 <_vfiprintf_r+0x258>)
 80096d0:	a904      	add	r1, sp, #16
 80096d2:	4630      	mov	r0, r6
 80096d4:	f000 f880 	bl	80097d8 <_printf_i>
 80096d8:	e7e4      	b.n	80096a4 <_vfiprintf_r+0x208>
 80096da:	bf00      	nop
 80096dc:	0801db6c 	.word	0x0801db6c
 80096e0:	0801db8c 	.word	0x0801db8c
 80096e4:	0801db4c 	.word	0x0801db4c
 80096e8:	0801dbac 	.word	0x0801dbac
 80096ec:	0801dbb6 	.word	0x0801dbb6
 80096f0:	00000000 	.word	0x00000000
 80096f4:	08009477 	.word	0x08009477
 80096f8:	0801dbb2 	.word	0x0801dbb2

080096fc <_printf_common>:
 80096fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009700:	4616      	mov	r6, r2
 8009702:	4699      	mov	r9, r3
 8009704:	688a      	ldr	r2, [r1, #8]
 8009706:	690b      	ldr	r3, [r1, #16]
 8009708:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800970c:	4293      	cmp	r3, r2
 800970e:	bfb8      	it	lt
 8009710:	4613      	movlt	r3, r2
 8009712:	6033      	str	r3, [r6, #0]
 8009714:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009718:	4607      	mov	r7, r0
 800971a:	460c      	mov	r4, r1
 800971c:	b10a      	cbz	r2, 8009722 <_printf_common+0x26>
 800971e:	3301      	adds	r3, #1
 8009720:	6033      	str	r3, [r6, #0]
 8009722:	6823      	ldr	r3, [r4, #0]
 8009724:	0699      	lsls	r1, r3, #26
 8009726:	bf42      	ittt	mi
 8009728:	6833      	ldrmi	r3, [r6, #0]
 800972a:	3302      	addmi	r3, #2
 800972c:	6033      	strmi	r3, [r6, #0]
 800972e:	6825      	ldr	r5, [r4, #0]
 8009730:	f015 0506 	ands.w	r5, r5, #6
 8009734:	d106      	bne.n	8009744 <_printf_common+0x48>
 8009736:	f104 0a19 	add.w	sl, r4, #25
 800973a:	68e3      	ldr	r3, [r4, #12]
 800973c:	6832      	ldr	r2, [r6, #0]
 800973e:	1a9b      	subs	r3, r3, r2
 8009740:	42ab      	cmp	r3, r5
 8009742:	dc26      	bgt.n	8009792 <_printf_common+0x96>
 8009744:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009748:	1e13      	subs	r3, r2, #0
 800974a:	6822      	ldr	r2, [r4, #0]
 800974c:	bf18      	it	ne
 800974e:	2301      	movne	r3, #1
 8009750:	0692      	lsls	r2, r2, #26
 8009752:	d42b      	bmi.n	80097ac <_printf_common+0xb0>
 8009754:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009758:	4649      	mov	r1, r9
 800975a:	4638      	mov	r0, r7
 800975c:	47c0      	blx	r8
 800975e:	3001      	adds	r0, #1
 8009760:	d01e      	beq.n	80097a0 <_printf_common+0xa4>
 8009762:	6823      	ldr	r3, [r4, #0]
 8009764:	68e5      	ldr	r5, [r4, #12]
 8009766:	6832      	ldr	r2, [r6, #0]
 8009768:	f003 0306 	and.w	r3, r3, #6
 800976c:	2b04      	cmp	r3, #4
 800976e:	bf08      	it	eq
 8009770:	1aad      	subeq	r5, r5, r2
 8009772:	68a3      	ldr	r3, [r4, #8]
 8009774:	6922      	ldr	r2, [r4, #16]
 8009776:	bf0c      	ite	eq
 8009778:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800977c:	2500      	movne	r5, #0
 800977e:	4293      	cmp	r3, r2
 8009780:	bfc4      	itt	gt
 8009782:	1a9b      	subgt	r3, r3, r2
 8009784:	18ed      	addgt	r5, r5, r3
 8009786:	2600      	movs	r6, #0
 8009788:	341a      	adds	r4, #26
 800978a:	42b5      	cmp	r5, r6
 800978c:	d11a      	bne.n	80097c4 <_printf_common+0xc8>
 800978e:	2000      	movs	r0, #0
 8009790:	e008      	b.n	80097a4 <_printf_common+0xa8>
 8009792:	2301      	movs	r3, #1
 8009794:	4652      	mov	r2, sl
 8009796:	4649      	mov	r1, r9
 8009798:	4638      	mov	r0, r7
 800979a:	47c0      	blx	r8
 800979c:	3001      	adds	r0, #1
 800979e:	d103      	bne.n	80097a8 <_printf_common+0xac>
 80097a0:	f04f 30ff 	mov.w	r0, #4294967295
 80097a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80097a8:	3501      	adds	r5, #1
 80097aa:	e7c6      	b.n	800973a <_printf_common+0x3e>
 80097ac:	18e1      	adds	r1, r4, r3
 80097ae:	1c5a      	adds	r2, r3, #1
 80097b0:	2030      	movs	r0, #48	; 0x30
 80097b2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80097b6:	4422      	add	r2, r4
 80097b8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80097bc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80097c0:	3302      	adds	r3, #2
 80097c2:	e7c7      	b.n	8009754 <_printf_common+0x58>
 80097c4:	2301      	movs	r3, #1
 80097c6:	4622      	mov	r2, r4
 80097c8:	4649      	mov	r1, r9
 80097ca:	4638      	mov	r0, r7
 80097cc:	47c0      	blx	r8
 80097ce:	3001      	adds	r0, #1
 80097d0:	d0e6      	beq.n	80097a0 <_printf_common+0xa4>
 80097d2:	3601      	adds	r6, #1
 80097d4:	e7d9      	b.n	800978a <_printf_common+0x8e>
	...

080097d8 <_printf_i>:
 80097d8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80097dc:	7e0f      	ldrb	r7, [r1, #24]
 80097de:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80097e0:	2f78      	cmp	r7, #120	; 0x78
 80097e2:	4691      	mov	r9, r2
 80097e4:	4680      	mov	r8, r0
 80097e6:	460c      	mov	r4, r1
 80097e8:	469a      	mov	sl, r3
 80097ea:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80097ee:	d807      	bhi.n	8009800 <_printf_i+0x28>
 80097f0:	2f62      	cmp	r7, #98	; 0x62
 80097f2:	d80a      	bhi.n	800980a <_printf_i+0x32>
 80097f4:	2f00      	cmp	r7, #0
 80097f6:	f000 80d8 	beq.w	80099aa <_printf_i+0x1d2>
 80097fa:	2f58      	cmp	r7, #88	; 0x58
 80097fc:	f000 80a3 	beq.w	8009946 <_printf_i+0x16e>
 8009800:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009804:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009808:	e03a      	b.n	8009880 <_printf_i+0xa8>
 800980a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800980e:	2b15      	cmp	r3, #21
 8009810:	d8f6      	bhi.n	8009800 <_printf_i+0x28>
 8009812:	a101      	add	r1, pc, #4	; (adr r1, 8009818 <_printf_i+0x40>)
 8009814:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009818:	08009871 	.word	0x08009871
 800981c:	08009885 	.word	0x08009885
 8009820:	08009801 	.word	0x08009801
 8009824:	08009801 	.word	0x08009801
 8009828:	08009801 	.word	0x08009801
 800982c:	08009801 	.word	0x08009801
 8009830:	08009885 	.word	0x08009885
 8009834:	08009801 	.word	0x08009801
 8009838:	08009801 	.word	0x08009801
 800983c:	08009801 	.word	0x08009801
 8009840:	08009801 	.word	0x08009801
 8009844:	08009991 	.word	0x08009991
 8009848:	080098b5 	.word	0x080098b5
 800984c:	08009973 	.word	0x08009973
 8009850:	08009801 	.word	0x08009801
 8009854:	08009801 	.word	0x08009801
 8009858:	080099b3 	.word	0x080099b3
 800985c:	08009801 	.word	0x08009801
 8009860:	080098b5 	.word	0x080098b5
 8009864:	08009801 	.word	0x08009801
 8009868:	08009801 	.word	0x08009801
 800986c:	0800997b 	.word	0x0800997b
 8009870:	682b      	ldr	r3, [r5, #0]
 8009872:	1d1a      	adds	r2, r3, #4
 8009874:	681b      	ldr	r3, [r3, #0]
 8009876:	602a      	str	r2, [r5, #0]
 8009878:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800987c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009880:	2301      	movs	r3, #1
 8009882:	e0a3      	b.n	80099cc <_printf_i+0x1f4>
 8009884:	6820      	ldr	r0, [r4, #0]
 8009886:	6829      	ldr	r1, [r5, #0]
 8009888:	0606      	lsls	r6, r0, #24
 800988a:	f101 0304 	add.w	r3, r1, #4
 800988e:	d50a      	bpl.n	80098a6 <_printf_i+0xce>
 8009890:	680e      	ldr	r6, [r1, #0]
 8009892:	602b      	str	r3, [r5, #0]
 8009894:	2e00      	cmp	r6, #0
 8009896:	da03      	bge.n	80098a0 <_printf_i+0xc8>
 8009898:	232d      	movs	r3, #45	; 0x2d
 800989a:	4276      	negs	r6, r6
 800989c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80098a0:	485e      	ldr	r0, [pc, #376]	; (8009a1c <_printf_i+0x244>)
 80098a2:	230a      	movs	r3, #10
 80098a4:	e019      	b.n	80098da <_printf_i+0x102>
 80098a6:	680e      	ldr	r6, [r1, #0]
 80098a8:	602b      	str	r3, [r5, #0]
 80098aa:	f010 0f40 	tst.w	r0, #64	; 0x40
 80098ae:	bf18      	it	ne
 80098b0:	b236      	sxthne	r6, r6
 80098b2:	e7ef      	b.n	8009894 <_printf_i+0xbc>
 80098b4:	682b      	ldr	r3, [r5, #0]
 80098b6:	6820      	ldr	r0, [r4, #0]
 80098b8:	1d19      	adds	r1, r3, #4
 80098ba:	6029      	str	r1, [r5, #0]
 80098bc:	0601      	lsls	r1, r0, #24
 80098be:	d501      	bpl.n	80098c4 <_printf_i+0xec>
 80098c0:	681e      	ldr	r6, [r3, #0]
 80098c2:	e002      	b.n	80098ca <_printf_i+0xf2>
 80098c4:	0646      	lsls	r6, r0, #25
 80098c6:	d5fb      	bpl.n	80098c0 <_printf_i+0xe8>
 80098c8:	881e      	ldrh	r6, [r3, #0]
 80098ca:	4854      	ldr	r0, [pc, #336]	; (8009a1c <_printf_i+0x244>)
 80098cc:	2f6f      	cmp	r7, #111	; 0x6f
 80098ce:	bf0c      	ite	eq
 80098d0:	2308      	moveq	r3, #8
 80098d2:	230a      	movne	r3, #10
 80098d4:	2100      	movs	r1, #0
 80098d6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80098da:	6865      	ldr	r5, [r4, #4]
 80098dc:	60a5      	str	r5, [r4, #8]
 80098de:	2d00      	cmp	r5, #0
 80098e0:	bfa2      	ittt	ge
 80098e2:	6821      	ldrge	r1, [r4, #0]
 80098e4:	f021 0104 	bicge.w	r1, r1, #4
 80098e8:	6021      	strge	r1, [r4, #0]
 80098ea:	b90e      	cbnz	r6, 80098f0 <_printf_i+0x118>
 80098ec:	2d00      	cmp	r5, #0
 80098ee:	d04d      	beq.n	800998c <_printf_i+0x1b4>
 80098f0:	4615      	mov	r5, r2
 80098f2:	fbb6 f1f3 	udiv	r1, r6, r3
 80098f6:	fb03 6711 	mls	r7, r3, r1, r6
 80098fa:	5dc7      	ldrb	r7, [r0, r7]
 80098fc:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8009900:	4637      	mov	r7, r6
 8009902:	42bb      	cmp	r3, r7
 8009904:	460e      	mov	r6, r1
 8009906:	d9f4      	bls.n	80098f2 <_printf_i+0x11a>
 8009908:	2b08      	cmp	r3, #8
 800990a:	d10b      	bne.n	8009924 <_printf_i+0x14c>
 800990c:	6823      	ldr	r3, [r4, #0]
 800990e:	07de      	lsls	r6, r3, #31
 8009910:	d508      	bpl.n	8009924 <_printf_i+0x14c>
 8009912:	6923      	ldr	r3, [r4, #16]
 8009914:	6861      	ldr	r1, [r4, #4]
 8009916:	4299      	cmp	r1, r3
 8009918:	bfde      	ittt	le
 800991a:	2330      	movle	r3, #48	; 0x30
 800991c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009920:	f105 35ff 	addle.w	r5, r5, #4294967295
 8009924:	1b52      	subs	r2, r2, r5
 8009926:	6122      	str	r2, [r4, #16]
 8009928:	f8cd a000 	str.w	sl, [sp]
 800992c:	464b      	mov	r3, r9
 800992e:	aa03      	add	r2, sp, #12
 8009930:	4621      	mov	r1, r4
 8009932:	4640      	mov	r0, r8
 8009934:	f7ff fee2 	bl	80096fc <_printf_common>
 8009938:	3001      	adds	r0, #1
 800993a:	d14c      	bne.n	80099d6 <_printf_i+0x1fe>
 800993c:	f04f 30ff 	mov.w	r0, #4294967295
 8009940:	b004      	add	sp, #16
 8009942:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009946:	4835      	ldr	r0, [pc, #212]	; (8009a1c <_printf_i+0x244>)
 8009948:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800994c:	6829      	ldr	r1, [r5, #0]
 800994e:	6823      	ldr	r3, [r4, #0]
 8009950:	f851 6b04 	ldr.w	r6, [r1], #4
 8009954:	6029      	str	r1, [r5, #0]
 8009956:	061d      	lsls	r5, r3, #24
 8009958:	d514      	bpl.n	8009984 <_printf_i+0x1ac>
 800995a:	07df      	lsls	r7, r3, #31
 800995c:	bf44      	itt	mi
 800995e:	f043 0320 	orrmi.w	r3, r3, #32
 8009962:	6023      	strmi	r3, [r4, #0]
 8009964:	b91e      	cbnz	r6, 800996e <_printf_i+0x196>
 8009966:	6823      	ldr	r3, [r4, #0]
 8009968:	f023 0320 	bic.w	r3, r3, #32
 800996c:	6023      	str	r3, [r4, #0]
 800996e:	2310      	movs	r3, #16
 8009970:	e7b0      	b.n	80098d4 <_printf_i+0xfc>
 8009972:	6823      	ldr	r3, [r4, #0]
 8009974:	f043 0320 	orr.w	r3, r3, #32
 8009978:	6023      	str	r3, [r4, #0]
 800997a:	2378      	movs	r3, #120	; 0x78
 800997c:	4828      	ldr	r0, [pc, #160]	; (8009a20 <_printf_i+0x248>)
 800997e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009982:	e7e3      	b.n	800994c <_printf_i+0x174>
 8009984:	0659      	lsls	r1, r3, #25
 8009986:	bf48      	it	mi
 8009988:	b2b6      	uxthmi	r6, r6
 800998a:	e7e6      	b.n	800995a <_printf_i+0x182>
 800998c:	4615      	mov	r5, r2
 800998e:	e7bb      	b.n	8009908 <_printf_i+0x130>
 8009990:	682b      	ldr	r3, [r5, #0]
 8009992:	6826      	ldr	r6, [r4, #0]
 8009994:	6961      	ldr	r1, [r4, #20]
 8009996:	1d18      	adds	r0, r3, #4
 8009998:	6028      	str	r0, [r5, #0]
 800999a:	0635      	lsls	r5, r6, #24
 800999c:	681b      	ldr	r3, [r3, #0]
 800999e:	d501      	bpl.n	80099a4 <_printf_i+0x1cc>
 80099a0:	6019      	str	r1, [r3, #0]
 80099a2:	e002      	b.n	80099aa <_printf_i+0x1d2>
 80099a4:	0670      	lsls	r0, r6, #25
 80099a6:	d5fb      	bpl.n	80099a0 <_printf_i+0x1c8>
 80099a8:	8019      	strh	r1, [r3, #0]
 80099aa:	2300      	movs	r3, #0
 80099ac:	6123      	str	r3, [r4, #16]
 80099ae:	4615      	mov	r5, r2
 80099b0:	e7ba      	b.n	8009928 <_printf_i+0x150>
 80099b2:	682b      	ldr	r3, [r5, #0]
 80099b4:	1d1a      	adds	r2, r3, #4
 80099b6:	602a      	str	r2, [r5, #0]
 80099b8:	681d      	ldr	r5, [r3, #0]
 80099ba:	6862      	ldr	r2, [r4, #4]
 80099bc:	2100      	movs	r1, #0
 80099be:	4628      	mov	r0, r5
 80099c0:	f7f6 fc76 	bl	80002b0 <memchr>
 80099c4:	b108      	cbz	r0, 80099ca <_printf_i+0x1f2>
 80099c6:	1b40      	subs	r0, r0, r5
 80099c8:	6060      	str	r0, [r4, #4]
 80099ca:	6863      	ldr	r3, [r4, #4]
 80099cc:	6123      	str	r3, [r4, #16]
 80099ce:	2300      	movs	r3, #0
 80099d0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80099d4:	e7a8      	b.n	8009928 <_printf_i+0x150>
 80099d6:	6923      	ldr	r3, [r4, #16]
 80099d8:	462a      	mov	r2, r5
 80099da:	4649      	mov	r1, r9
 80099dc:	4640      	mov	r0, r8
 80099de:	47d0      	blx	sl
 80099e0:	3001      	adds	r0, #1
 80099e2:	d0ab      	beq.n	800993c <_printf_i+0x164>
 80099e4:	6823      	ldr	r3, [r4, #0]
 80099e6:	079b      	lsls	r3, r3, #30
 80099e8:	d413      	bmi.n	8009a12 <_printf_i+0x23a>
 80099ea:	68e0      	ldr	r0, [r4, #12]
 80099ec:	9b03      	ldr	r3, [sp, #12]
 80099ee:	4298      	cmp	r0, r3
 80099f0:	bfb8      	it	lt
 80099f2:	4618      	movlt	r0, r3
 80099f4:	e7a4      	b.n	8009940 <_printf_i+0x168>
 80099f6:	2301      	movs	r3, #1
 80099f8:	4632      	mov	r2, r6
 80099fa:	4649      	mov	r1, r9
 80099fc:	4640      	mov	r0, r8
 80099fe:	47d0      	blx	sl
 8009a00:	3001      	adds	r0, #1
 8009a02:	d09b      	beq.n	800993c <_printf_i+0x164>
 8009a04:	3501      	adds	r5, #1
 8009a06:	68e3      	ldr	r3, [r4, #12]
 8009a08:	9903      	ldr	r1, [sp, #12]
 8009a0a:	1a5b      	subs	r3, r3, r1
 8009a0c:	42ab      	cmp	r3, r5
 8009a0e:	dcf2      	bgt.n	80099f6 <_printf_i+0x21e>
 8009a10:	e7eb      	b.n	80099ea <_printf_i+0x212>
 8009a12:	2500      	movs	r5, #0
 8009a14:	f104 0619 	add.w	r6, r4, #25
 8009a18:	e7f5      	b.n	8009a06 <_printf_i+0x22e>
 8009a1a:	bf00      	nop
 8009a1c:	0801dbbd 	.word	0x0801dbbd
 8009a20:	0801dbce 	.word	0x0801dbce

08009a24 <_sbrk_r>:
 8009a24:	b538      	push	{r3, r4, r5, lr}
 8009a26:	4d06      	ldr	r5, [pc, #24]	; (8009a40 <_sbrk_r+0x1c>)
 8009a28:	2300      	movs	r3, #0
 8009a2a:	4604      	mov	r4, r0
 8009a2c:	4608      	mov	r0, r1
 8009a2e:	602b      	str	r3, [r5, #0]
 8009a30:	f7f7 ff9a 	bl	8001968 <_sbrk>
 8009a34:	1c43      	adds	r3, r0, #1
 8009a36:	d102      	bne.n	8009a3e <_sbrk_r+0x1a>
 8009a38:	682b      	ldr	r3, [r5, #0]
 8009a3a:	b103      	cbz	r3, 8009a3e <_sbrk_r+0x1a>
 8009a3c:	6023      	str	r3, [r4, #0]
 8009a3e:	bd38      	pop	{r3, r4, r5, pc}
 8009a40:	20005198 	.word	0x20005198

08009a44 <__sread>:
 8009a44:	b510      	push	{r4, lr}
 8009a46:	460c      	mov	r4, r1
 8009a48:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009a4c:	f000 fab2 	bl	8009fb4 <_read_r>
 8009a50:	2800      	cmp	r0, #0
 8009a52:	bfab      	itete	ge
 8009a54:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009a56:	89a3      	ldrhlt	r3, [r4, #12]
 8009a58:	181b      	addge	r3, r3, r0
 8009a5a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009a5e:	bfac      	ite	ge
 8009a60:	6563      	strge	r3, [r4, #84]	; 0x54
 8009a62:	81a3      	strhlt	r3, [r4, #12]
 8009a64:	bd10      	pop	{r4, pc}

08009a66 <__swrite>:
 8009a66:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009a6a:	461f      	mov	r7, r3
 8009a6c:	898b      	ldrh	r3, [r1, #12]
 8009a6e:	05db      	lsls	r3, r3, #23
 8009a70:	4605      	mov	r5, r0
 8009a72:	460c      	mov	r4, r1
 8009a74:	4616      	mov	r6, r2
 8009a76:	d505      	bpl.n	8009a84 <__swrite+0x1e>
 8009a78:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009a7c:	2302      	movs	r3, #2
 8009a7e:	2200      	movs	r2, #0
 8009a80:	f000 f9c8 	bl	8009e14 <_lseek_r>
 8009a84:	89a3      	ldrh	r3, [r4, #12]
 8009a86:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009a8a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009a8e:	81a3      	strh	r3, [r4, #12]
 8009a90:	4632      	mov	r2, r6
 8009a92:	463b      	mov	r3, r7
 8009a94:	4628      	mov	r0, r5
 8009a96:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009a9a:	f000 b869 	b.w	8009b70 <_write_r>

08009a9e <__sseek>:
 8009a9e:	b510      	push	{r4, lr}
 8009aa0:	460c      	mov	r4, r1
 8009aa2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009aa6:	f000 f9b5 	bl	8009e14 <_lseek_r>
 8009aaa:	1c43      	adds	r3, r0, #1
 8009aac:	89a3      	ldrh	r3, [r4, #12]
 8009aae:	bf15      	itete	ne
 8009ab0:	6560      	strne	r0, [r4, #84]	; 0x54
 8009ab2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009ab6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009aba:	81a3      	strheq	r3, [r4, #12]
 8009abc:	bf18      	it	ne
 8009abe:	81a3      	strhne	r3, [r4, #12]
 8009ac0:	bd10      	pop	{r4, pc}

08009ac2 <__sclose>:
 8009ac2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009ac6:	f000 b8d3 	b.w	8009c70 <_close_r>
	...

08009acc <__swbuf_r>:
 8009acc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ace:	460e      	mov	r6, r1
 8009ad0:	4614      	mov	r4, r2
 8009ad2:	4605      	mov	r5, r0
 8009ad4:	b118      	cbz	r0, 8009ade <__swbuf_r+0x12>
 8009ad6:	6983      	ldr	r3, [r0, #24]
 8009ad8:	b90b      	cbnz	r3, 8009ade <__swbuf_r+0x12>
 8009ada:	f7ff fb81 	bl	80091e0 <__sinit>
 8009ade:	4b21      	ldr	r3, [pc, #132]	; (8009b64 <__swbuf_r+0x98>)
 8009ae0:	429c      	cmp	r4, r3
 8009ae2:	d12b      	bne.n	8009b3c <__swbuf_r+0x70>
 8009ae4:	686c      	ldr	r4, [r5, #4]
 8009ae6:	69a3      	ldr	r3, [r4, #24]
 8009ae8:	60a3      	str	r3, [r4, #8]
 8009aea:	89a3      	ldrh	r3, [r4, #12]
 8009aec:	071a      	lsls	r2, r3, #28
 8009aee:	d52f      	bpl.n	8009b50 <__swbuf_r+0x84>
 8009af0:	6923      	ldr	r3, [r4, #16]
 8009af2:	b36b      	cbz	r3, 8009b50 <__swbuf_r+0x84>
 8009af4:	6923      	ldr	r3, [r4, #16]
 8009af6:	6820      	ldr	r0, [r4, #0]
 8009af8:	1ac0      	subs	r0, r0, r3
 8009afa:	6963      	ldr	r3, [r4, #20]
 8009afc:	b2f6      	uxtb	r6, r6
 8009afe:	4283      	cmp	r3, r0
 8009b00:	4637      	mov	r7, r6
 8009b02:	dc04      	bgt.n	8009b0e <__swbuf_r+0x42>
 8009b04:	4621      	mov	r1, r4
 8009b06:	4628      	mov	r0, r5
 8009b08:	f000 f948 	bl	8009d9c <_fflush_r>
 8009b0c:	bb30      	cbnz	r0, 8009b5c <__swbuf_r+0x90>
 8009b0e:	68a3      	ldr	r3, [r4, #8]
 8009b10:	3b01      	subs	r3, #1
 8009b12:	60a3      	str	r3, [r4, #8]
 8009b14:	6823      	ldr	r3, [r4, #0]
 8009b16:	1c5a      	adds	r2, r3, #1
 8009b18:	6022      	str	r2, [r4, #0]
 8009b1a:	701e      	strb	r6, [r3, #0]
 8009b1c:	6963      	ldr	r3, [r4, #20]
 8009b1e:	3001      	adds	r0, #1
 8009b20:	4283      	cmp	r3, r0
 8009b22:	d004      	beq.n	8009b2e <__swbuf_r+0x62>
 8009b24:	89a3      	ldrh	r3, [r4, #12]
 8009b26:	07db      	lsls	r3, r3, #31
 8009b28:	d506      	bpl.n	8009b38 <__swbuf_r+0x6c>
 8009b2a:	2e0a      	cmp	r6, #10
 8009b2c:	d104      	bne.n	8009b38 <__swbuf_r+0x6c>
 8009b2e:	4621      	mov	r1, r4
 8009b30:	4628      	mov	r0, r5
 8009b32:	f000 f933 	bl	8009d9c <_fflush_r>
 8009b36:	b988      	cbnz	r0, 8009b5c <__swbuf_r+0x90>
 8009b38:	4638      	mov	r0, r7
 8009b3a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009b3c:	4b0a      	ldr	r3, [pc, #40]	; (8009b68 <__swbuf_r+0x9c>)
 8009b3e:	429c      	cmp	r4, r3
 8009b40:	d101      	bne.n	8009b46 <__swbuf_r+0x7a>
 8009b42:	68ac      	ldr	r4, [r5, #8]
 8009b44:	e7cf      	b.n	8009ae6 <__swbuf_r+0x1a>
 8009b46:	4b09      	ldr	r3, [pc, #36]	; (8009b6c <__swbuf_r+0xa0>)
 8009b48:	429c      	cmp	r4, r3
 8009b4a:	bf08      	it	eq
 8009b4c:	68ec      	ldreq	r4, [r5, #12]
 8009b4e:	e7ca      	b.n	8009ae6 <__swbuf_r+0x1a>
 8009b50:	4621      	mov	r1, r4
 8009b52:	4628      	mov	r0, r5
 8009b54:	f000 f81e 	bl	8009b94 <__swsetup_r>
 8009b58:	2800      	cmp	r0, #0
 8009b5a:	d0cb      	beq.n	8009af4 <__swbuf_r+0x28>
 8009b5c:	f04f 37ff 	mov.w	r7, #4294967295
 8009b60:	e7ea      	b.n	8009b38 <__swbuf_r+0x6c>
 8009b62:	bf00      	nop
 8009b64:	0801db6c 	.word	0x0801db6c
 8009b68:	0801db8c 	.word	0x0801db8c
 8009b6c:	0801db4c 	.word	0x0801db4c

08009b70 <_write_r>:
 8009b70:	b538      	push	{r3, r4, r5, lr}
 8009b72:	4d07      	ldr	r5, [pc, #28]	; (8009b90 <_write_r+0x20>)
 8009b74:	4604      	mov	r4, r0
 8009b76:	4608      	mov	r0, r1
 8009b78:	4611      	mov	r1, r2
 8009b7a:	2200      	movs	r2, #0
 8009b7c:	602a      	str	r2, [r5, #0]
 8009b7e:	461a      	mov	r2, r3
 8009b80:	f7f7 fea1 	bl	80018c6 <_write>
 8009b84:	1c43      	adds	r3, r0, #1
 8009b86:	d102      	bne.n	8009b8e <_write_r+0x1e>
 8009b88:	682b      	ldr	r3, [r5, #0]
 8009b8a:	b103      	cbz	r3, 8009b8e <_write_r+0x1e>
 8009b8c:	6023      	str	r3, [r4, #0]
 8009b8e:	bd38      	pop	{r3, r4, r5, pc}
 8009b90:	20005198 	.word	0x20005198

08009b94 <__swsetup_r>:
 8009b94:	4b32      	ldr	r3, [pc, #200]	; (8009c60 <__swsetup_r+0xcc>)
 8009b96:	b570      	push	{r4, r5, r6, lr}
 8009b98:	681d      	ldr	r5, [r3, #0]
 8009b9a:	4606      	mov	r6, r0
 8009b9c:	460c      	mov	r4, r1
 8009b9e:	b125      	cbz	r5, 8009baa <__swsetup_r+0x16>
 8009ba0:	69ab      	ldr	r3, [r5, #24]
 8009ba2:	b913      	cbnz	r3, 8009baa <__swsetup_r+0x16>
 8009ba4:	4628      	mov	r0, r5
 8009ba6:	f7ff fb1b 	bl	80091e0 <__sinit>
 8009baa:	4b2e      	ldr	r3, [pc, #184]	; (8009c64 <__swsetup_r+0xd0>)
 8009bac:	429c      	cmp	r4, r3
 8009bae:	d10f      	bne.n	8009bd0 <__swsetup_r+0x3c>
 8009bb0:	686c      	ldr	r4, [r5, #4]
 8009bb2:	89a3      	ldrh	r3, [r4, #12]
 8009bb4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009bb8:	0719      	lsls	r1, r3, #28
 8009bba:	d42c      	bmi.n	8009c16 <__swsetup_r+0x82>
 8009bbc:	06dd      	lsls	r5, r3, #27
 8009bbe:	d411      	bmi.n	8009be4 <__swsetup_r+0x50>
 8009bc0:	2309      	movs	r3, #9
 8009bc2:	6033      	str	r3, [r6, #0]
 8009bc4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009bc8:	81a3      	strh	r3, [r4, #12]
 8009bca:	f04f 30ff 	mov.w	r0, #4294967295
 8009bce:	e03e      	b.n	8009c4e <__swsetup_r+0xba>
 8009bd0:	4b25      	ldr	r3, [pc, #148]	; (8009c68 <__swsetup_r+0xd4>)
 8009bd2:	429c      	cmp	r4, r3
 8009bd4:	d101      	bne.n	8009bda <__swsetup_r+0x46>
 8009bd6:	68ac      	ldr	r4, [r5, #8]
 8009bd8:	e7eb      	b.n	8009bb2 <__swsetup_r+0x1e>
 8009bda:	4b24      	ldr	r3, [pc, #144]	; (8009c6c <__swsetup_r+0xd8>)
 8009bdc:	429c      	cmp	r4, r3
 8009bde:	bf08      	it	eq
 8009be0:	68ec      	ldreq	r4, [r5, #12]
 8009be2:	e7e6      	b.n	8009bb2 <__swsetup_r+0x1e>
 8009be4:	0758      	lsls	r0, r3, #29
 8009be6:	d512      	bpl.n	8009c0e <__swsetup_r+0x7a>
 8009be8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009bea:	b141      	cbz	r1, 8009bfe <__swsetup_r+0x6a>
 8009bec:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009bf0:	4299      	cmp	r1, r3
 8009bf2:	d002      	beq.n	8009bfa <__swsetup_r+0x66>
 8009bf4:	4630      	mov	r0, r6
 8009bf6:	f000 f991 	bl	8009f1c <_free_r>
 8009bfa:	2300      	movs	r3, #0
 8009bfc:	6363      	str	r3, [r4, #52]	; 0x34
 8009bfe:	89a3      	ldrh	r3, [r4, #12]
 8009c00:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009c04:	81a3      	strh	r3, [r4, #12]
 8009c06:	2300      	movs	r3, #0
 8009c08:	6063      	str	r3, [r4, #4]
 8009c0a:	6923      	ldr	r3, [r4, #16]
 8009c0c:	6023      	str	r3, [r4, #0]
 8009c0e:	89a3      	ldrh	r3, [r4, #12]
 8009c10:	f043 0308 	orr.w	r3, r3, #8
 8009c14:	81a3      	strh	r3, [r4, #12]
 8009c16:	6923      	ldr	r3, [r4, #16]
 8009c18:	b94b      	cbnz	r3, 8009c2e <__swsetup_r+0x9a>
 8009c1a:	89a3      	ldrh	r3, [r4, #12]
 8009c1c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009c20:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009c24:	d003      	beq.n	8009c2e <__swsetup_r+0x9a>
 8009c26:	4621      	mov	r1, r4
 8009c28:	4630      	mov	r0, r6
 8009c2a:	f000 f92b 	bl	8009e84 <__smakebuf_r>
 8009c2e:	89a0      	ldrh	r0, [r4, #12]
 8009c30:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009c34:	f010 0301 	ands.w	r3, r0, #1
 8009c38:	d00a      	beq.n	8009c50 <__swsetup_r+0xbc>
 8009c3a:	2300      	movs	r3, #0
 8009c3c:	60a3      	str	r3, [r4, #8]
 8009c3e:	6963      	ldr	r3, [r4, #20]
 8009c40:	425b      	negs	r3, r3
 8009c42:	61a3      	str	r3, [r4, #24]
 8009c44:	6923      	ldr	r3, [r4, #16]
 8009c46:	b943      	cbnz	r3, 8009c5a <__swsetup_r+0xc6>
 8009c48:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009c4c:	d1ba      	bne.n	8009bc4 <__swsetup_r+0x30>
 8009c4e:	bd70      	pop	{r4, r5, r6, pc}
 8009c50:	0781      	lsls	r1, r0, #30
 8009c52:	bf58      	it	pl
 8009c54:	6963      	ldrpl	r3, [r4, #20]
 8009c56:	60a3      	str	r3, [r4, #8]
 8009c58:	e7f4      	b.n	8009c44 <__swsetup_r+0xb0>
 8009c5a:	2000      	movs	r0, #0
 8009c5c:	e7f7      	b.n	8009c4e <__swsetup_r+0xba>
 8009c5e:	bf00      	nop
 8009c60:	20000038 	.word	0x20000038
 8009c64:	0801db6c 	.word	0x0801db6c
 8009c68:	0801db8c 	.word	0x0801db8c
 8009c6c:	0801db4c 	.word	0x0801db4c

08009c70 <_close_r>:
 8009c70:	b538      	push	{r3, r4, r5, lr}
 8009c72:	4d06      	ldr	r5, [pc, #24]	; (8009c8c <_close_r+0x1c>)
 8009c74:	2300      	movs	r3, #0
 8009c76:	4604      	mov	r4, r0
 8009c78:	4608      	mov	r0, r1
 8009c7a:	602b      	str	r3, [r5, #0]
 8009c7c:	f7f7 fe3f 	bl	80018fe <_close>
 8009c80:	1c43      	adds	r3, r0, #1
 8009c82:	d102      	bne.n	8009c8a <_close_r+0x1a>
 8009c84:	682b      	ldr	r3, [r5, #0]
 8009c86:	b103      	cbz	r3, 8009c8a <_close_r+0x1a>
 8009c88:	6023      	str	r3, [r4, #0]
 8009c8a:	bd38      	pop	{r3, r4, r5, pc}
 8009c8c:	20005198 	.word	0x20005198

08009c90 <__sflush_r>:
 8009c90:	898a      	ldrh	r2, [r1, #12]
 8009c92:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009c96:	4605      	mov	r5, r0
 8009c98:	0710      	lsls	r0, r2, #28
 8009c9a:	460c      	mov	r4, r1
 8009c9c:	d458      	bmi.n	8009d50 <__sflush_r+0xc0>
 8009c9e:	684b      	ldr	r3, [r1, #4]
 8009ca0:	2b00      	cmp	r3, #0
 8009ca2:	dc05      	bgt.n	8009cb0 <__sflush_r+0x20>
 8009ca4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009ca6:	2b00      	cmp	r3, #0
 8009ca8:	dc02      	bgt.n	8009cb0 <__sflush_r+0x20>
 8009caa:	2000      	movs	r0, #0
 8009cac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009cb0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009cb2:	2e00      	cmp	r6, #0
 8009cb4:	d0f9      	beq.n	8009caa <__sflush_r+0x1a>
 8009cb6:	2300      	movs	r3, #0
 8009cb8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009cbc:	682f      	ldr	r7, [r5, #0]
 8009cbe:	602b      	str	r3, [r5, #0]
 8009cc0:	d032      	beq.n	8009d28 <__sflush_r+0x98>
 8009cc2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009cc4:	89a3      	ldrh	r3, [r4, #12]
 8009cc6:	075a      	lsls	r2, r3, #29
 8009cc8:	d505      	bpl.n	8009cd6 <__sflush_r+0x46>
 8009cca:	6863      	ldr	r3, [r4, #4]
 8009ccc:	1ac0      	subs	r0, r0, r3
 8009cce:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009cd0:	b10b      	cbz	r3, 8009cd6 <__sflush_r+0x46>
 8009cd2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009cd4:	1ac0      	subs	r0, r0, r3
 8009cd6:	2300      	movs	r3, #0
 8009cd8:	4602      	mov	r2, r0
 8009cda:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009cdc:	6a21      	ldr	r1, [r4, #32]
 8009cde:	4628      	mov	r0, r5
 8009ce0:	47b0      	blx	r6
 8009ce2:	1c43      	adds	r3, r0, #1
 8009ce4:	89a3      	ldrh	r3, [r4, #12]
 8009ce6:	d106      	bne.n	8009cf6 <__sflush_r+0x66>
 8009ce8:	6829      	ldr	r1, [r5, #0]
 8009cea:	291d      	cmp	r1, #29
 8009cec:	d82c      	bhi.n	8009d48 <__sflush_r+0xb8>
 8009cee:	4a2a      	ldr	r2, [pc, #168]	; (8009d98 <__sflush_r+0x108>)
 8009cf0:	40ca      	lsrs	r2, r1
 8009cf2:	07d6      	lsls	r6, r2, #31
 8009cf4:	d528      	bpl.n	8009d48 <__sflush_r+0xb8>
 8009cf6:	2200      	movs	r2, #0
 8009cf8:	6062      	str	r2, [r4, #4]
 8009cfa:	04d9      	lsls	r1, r3, #19
 8009cfc:	6922      	ldr	r2, [r4, #16]
 8009cfe:	6022      	str	r2, [r4, #0]
 8009d00:	d504      	bpl.n	8009d0c <__sflush_r+0x7c>
 8009d02:	1c42      	adds	r2, r0, #1
 8009d04:	d101      	bne.n	8009d0a <__sflush_r+0x7a>
 8009d06:	682b      	ldr	r3, [r5, #0]
 8009d08:	b903      	cbnz	r3, 8009d0c <__sflush_r+0x7c>
 8009d0a:	6560      	str	r0, [r4, #84]	; 0x54
 8009d0c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009d0e:	602f      	str	r7, [r5, #0]
 8009d10:	2900      	cmp	r1, #0
 8009d12:	d0ca      	beq.n	8009caa <__sflush_r+0x1a>
 8009d14:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009d18:	4299      	cmp	r1, r3
 8009d1a:	d002      	beq.n	8009d22 <__sflush_r+0x92>
 8009d1c:	4628      	mov	r0, r5
 8009d1e:	f000 f8fd 	bl	8009f1c <_free_r>
 8009d22:	2000      	movs	r0, #0
 8009d24:	6360      	str	r0, [r4, #52]	; 0x34
 8009d26:	e7c1      	b.n	8009cac <__sflush_r+0x1c>
 8009d28:	6a21      	ldr	r1, [r4, #32]
 8009d2a:	2301      	movs	r3, #1
 8009d2c:	4628      	mov	r0, r5
 8009d2e:	47b0      	blx	r6
 8009d30:	1c41      	adds	r1, r0, #1
 8009d32:	d1c7      	bne.n	8009cc4 <__sflush_r+0x34>
 8009d34:	682b      	ldr	r3, [r5, #0]
 8009d36:	2b00      	cmp	r3, #0
 8009d38:	d0c4      	beq.n	8009cc4 <__sflush_r+0x34>
 8009d3a:	2b1d      	cmp	r3, #29
 8009d3c:	d001      	beq.n	8009d42 <__sflush_r+0xb2>
 8009d3e:	2b16      	cmp	r3, #22
 8009d40:	d101      	bne.n	8009d46 <__sflush_r+0xb6>
 8009d42:	602f      	str	r7, [r5, #0]
 8009d44:	e7b1      	b.n	8009caa <__sflush_r+0x1a>
 8009d46:	89a3      	ldrh	r3, [r4, #12]
 8009d48:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009d4c:	81a3      	strh	r3, [r4, #12]
 8009d4e:	e7ad      	b.n	8009cac <__sflush_r+0x1c>
 8009d50:	690f      	ldr	r7, [r1, #16]
 8009d52:	2f00      	cmp	r7, #0
 8009d54:	d0a9      	beq.n	8009caa <__sflush_r+0x1a>
 8009d56:	0793      	lsls	r3, r2, #30
 8009d58:	680e      	ldr	r6, [r1, #0]
 8009d5a:	bf08      	it	eq
 8009d5c:	694b      	ldreq	r3, [r1, #20]
 8009d5e:	600f      	str	r7, [r1, #0]
 8009d60:	bf18      	it	ne
 8009d62:	2300      	movne	r3, #0
 8009d64:	eba6 0807 	sub.w	r8, r6, r7
 8009d68:	608b      	str	r3, [r1, #8]
 8009d6a:	f1b8 0f00 	cmp.w	r8, #0
 8009d6e:	dd9c      	ble.n	8009caa <__sflush_r+0x1a>
 8009d70:	6a21      	ldr	r1, [r4, #32]
 8009d72:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009d74:	4643      	mov	r3, r8
 8009d76:	463a      	mov	r2, r7
 8009d78:	4628      	mov	r0, r5
 8009d7a:	47b0      	blx	r6
 8009d7c:	2800      	cmp	r0, #0
 8009d7e:	dc06      	bgt.n	8009d8e <__sflush_r+0xfe>
 8009d80:	89a3      	ldrh	r3, [r4, #12]
 8009d82:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009d86:	81a3      	strh	r3, [r4, #12]
 8009d88:	f04f 30ff 	mov.w	r0, #4294967295
 8009d8c:	e78e      	b.n	8009cac <__sflush_r+0x1c>
 8009d8e:	4407      	add	r7, r0
 8009d90:	eba8 0800 	sub.w	r8, r8, r0
 8009d94:	e7e9      	b.n	8009d6a <__sflush_r+0xda>
 8009d96:	bf00      	nop
 8009d98:	20400001 	.word	0x20400001

08009d9c <_fflush_r>:
 8009d9c:	b538      	push	{r3, r4, r5, lr}
 8009d9e:	690b      	ldr	r3, [r1, #16]
 8009da0:	4605      	mov	r5, r0
 8009da2:	460c      	mov	r4, r1
 8009da4:	b913      	cbnz	r3, 8009dac <_fflush_r+0x10>
 8009da6:	2500      	movs	r5, #0
 8009da8:	4628      	mov	r0, r5
 8009daa:	bd38      	pop	{r3, r4, r5, pc}
 8009dac:	b118      	cbz	r0, 8009db6 <_fflush_r+0x1a>
 8009dae:	6983      	ldr	r3, [r0, #24]
 8009db0:	b90b      	cbnz	r3, 8009db6 <_fflush_r+0x1a>
 8009db2:	f7ff fa15 	bl	80091e0 <__sinit>
 8009db6:	4b14      	ldr	r3, [pc, #80]	; (8009e08 <_fflush_r+0x6c>)
 8009db8:	429c      	cmp	r4, r3
 8009dba:	d11b      	bne.n	8009df4 <_fflush_r+0x58>
 8009dbc:	686c      	ldr	r4, [r5, #4]
 8009dbe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009dc2:	2b00      	cmp	r3, #0
 8009dc4:	d0ef      	beq.n	8009da6 <_fflush_r+0xa>
 8009dc6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009dc8:	07d0      	lsls	r0, r2, #31
 8009dca:	d404      	bmi.n	8009dd6 <_fflush_r+0x3a>
 8009dcc:	0599      	lsls	r1, r3, #22
 8009dce:	d402      	bmi.n	8009dd6 <_fflush_r+0x3a>
 8009dd0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009dd2:	f7ff faa3 	bl	800931c <__retarget_lock_acquire_recursive>
 8009dd6:	4628      	mov	r0, r5
 8009dd8:	4621      	mov	r1, r4
 8009dda:	f7ff ff59 	bl	8009c90 <__sflush_r>
 8009dde:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009de0:	07da      	lsls	r2, r3, #31
 8009de2:	4605      	mov	r5, r0
 8009de4:	d4e0      	bmi.n	8009da8 <_fflush_r+0xc>
 8009de6:	89a3      	ldrh	r3, [r4, #12]
 8009de8:	059b      	lsls	r3, r3, #22
 8009dea:	d4dd      	bmi.n	8009da8 <_fflush_r+0xc>
 8009dec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009dee:	f7ff fa96 	bl	800931e <__retarget_lock_release_recursive>
 8009df2:	e7d9      	b.n	8009da8 <_fflush_r+0xc>
 8009df4:	4b05      	ldr	r3, [pc, #20]	; (8009e0c <_fflush_r+0x70>)
 8009df6:	429c      	cmp	r4, r3
 8009df8:	d101      	bne.n	8009dfe <_fflush_r+0x62>
 8009dfa:	68ac      	ldr	r4, [r5, #8]
 8009dfc:	e7df      	b.n	8009dbe <_fflush_r+0x22>
 8009dfe:	4b04      	ldr	r3, [pc, #16]	; (8009e10 <_fflush_r+0x74>)
 8009e00:	429c      	cmp	r4, r3
 8009e02:	bf08      	it	eq
 8009e04:	68ec      	ldreq	r4, [r5, #12]
 8009e06:	e7da      	b.n	8009dbe <_fflush_r+0x22>
 8009e08:	0801db6c 	.word	0x0801db6c
 8009e0c:	0801db8c 	.word	0x0801db8c
 8009e10:	0801db4c 	.word	0x0801db4c

08009e14 <_lseek_r>:
 8009e14:	b538      	push	{r3, r4, r5, lr}
 8009e16:	4d07      	ldr	r5, [pc, #28]	; (8009e34 <_lseek_r+0x20>)
 8009e18:	4604      	mov	r4, r0
 8009e1a:	4608      	mov	r0, r1
 8009e1c:	4611      	mov	r1, r2
 8009e1e:	2200      	movs	r2, #0
 8009e20:	602a      	str	r2, [r5, #0]
 8009e22:	461a      	mov	r2, r3
 8009e24:	f7f7 fd92 	bl	800194c <_lseek>
 8009e28:	1c43      	adds	r3, r0, #1
 8009e2a:	d102      	bne.n	8009e32 <_lseek_r+0x1e>
 8009e2c:	682b      	ldr	r3, [r5, #0]
 8009e2e:	b103      	cbz	r3, 8009e32 <_lseek_r+0x1e>
 8009e30:	6023      	str	r3, [r4, #0]
 8009e32:	bd38      	pop	{r3, r4, r5, pc}
 8009e34:	20005198 	.word	0x20005198

08009e38 <__swhatbuf_r>:
 8009e38:	b570      	push	{r4, r5, r6, lr}
 8009e3a:	460e      	mov	r6, r1
 8009e3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009e40:	2900      	cmp	r1, #0
 8009e42:	b096      	sub	sp, #88	; 0x58
 8009e44:	4614      	mov	r4, r2
 8009e46:	461d      	mov	r5, r3
 8009e48:	da08      	bge.n	8009e5c <__swhatbuf_r+0x24>
 8009e4a:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8009e4e:	2200      	movs	r2, #0
 8009e50:	602a      	str	r2, [r5, #0]
 8009e52:	061a      	lsls	r2, r3, #24
 8009e54:	d410      	bmi.n	8009e78 <__swhatbuf_r+0x40>
 8009e56:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009e5a:	e00e      	b.n	8009e7a <__swhatbuf_r+0x42>
 8009e5c:	466a      	mov	r2, sp
 8009e5e:	f000 f8bb 	bl	8009fd8 <_fstat_r>
 8009e62:	2800      	cmp	r0, #0
 8009e64:	dbf1      	blt.n	8009e4a <__swhatbuf_r+0x12>
 8009e66:	9a01      	ldr	r2, [sp, #4]
 8009e68:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009e6c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009e70:	425a      	negs	r2, r3
 8009e72:	415a      	adcs	r2, r3
 8009e74:	602a      	str	r2, [r5, #0]
 8009e76:	e7ee      	b.n	8009e56 <__swhatbuf_r+0x1e>
 8009e78:	2340      	movs	r3, #64	; 0x40
 8009e7a:	2000      	movs	r0, #0
 8009e7c:	6023      	str	r3, [r4, #0]
 8009e7e:	b016      	add	sp, #88	; 0x58
 8009e80:	bd70      	pop	{r4, r5, r6, pc}
	...

08009e84 <__smakebuf_r>:
 8009e84:	898b      	ldrh	r3, [r1, #12]
 8009e86:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009e88:	079d      	lsls	r5, r3, #30
 8009e8a:	4606      	mov	r6, r0
 8009e8c:	460c      	mov	r4, r1
 8009e8e:	d507      	bpl.n	8009ea0 <__smakebuf_r+0x1c>
 8009e90:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009e94:	6023      	str	r3, [r4, #0]
 8009e96:	6123      	str	r3, [r4, #16]
 8009e98:	2301      	movs	r3, #1
 8009e9a:	6163      	str	r3, [r4, #20]
 8009e9c:	b002      	add	sp, #8
 8009e9e:	bd70      	pop	{r4, r5, r6, pc}
 8009ea0:	ab01      	add	r3, sp, #4
 8009ea2:	466a      	mov	r2, sp
 8009ea4:	f7ff ffc8 	bl	8009e38 <__swhatbuf_r>
 8009ea8:	9900      	ldr	r1, [sp, #0]
 8009eaa:	4605      	mov	r5, r0
 8009eac:	4630      	mov	r0, r6
 8009eae:	f7ff fa57 	bl	8009360 <_malloc_r>
 8009eb2:	b948      	cbnz	r0, 8009ec8 <__smakebuf_r+0x44>
 8009eb4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009eb8:	059a      	lsls	r2, r3, #22
 8009eba:	d4ef      	bmi.n	8009e9c <__smakebuf_r+0x18>
 8009ebc:	f023 0303 	bic.w	r3, r3, #3
 8009ec0:	f043 0302 	orr.w	r3, r3, #2
 8009ec4:	81a3      	strh	r3, [r4, #12]
 8009ec6:	e7e3      	b.n	8009e90 <__smakebuf_r+0xc>
 8009ec8:	4b0d      	ldr	r3, [pc, #52]	; (8009f00 <__smakebuf_r+0x7c>)
 8009eca:	62b3      	str	r3, [r6, #40]	; 0x28
 8009ecc:	89a3      	ldrh	r3, [r4, #12]
 8009ece:	6020      	str	r0, [r4, #0]
 8009ed0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009ed4:	81a3      	strh	r3, [r4, #12]
 8009ed6:	9b00      	ldr	r3, [sp, #0]
 8009ed8:	6163      	str	r3, [r4, #20]
 8009eda:	9b01      	ldr	r3, [sp, #4]
 8009edc:	6120      	str	r0, [r4, #16]
 8009ede:	b15b      	cbz	r3, 8009ef8 <__smakebuf_r+0x74>
 8009ee0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009ee4:	4630      	mov	r0, r6
 8009ee6:	f000 f889 	bl	8009ffc <_isatty_r>
 8009eea:	b128      	cbz	r0, 8009ef8 <__smakebuf_r+0x74>
 8009eec:	89a3      	ldrh	r3, [r4, #12]
 8009eee:	f023 0303 	bic.w	r3, r3, #3
 8009ef2:	f043 0301 	orr.w	r3, r3, #1
 8009ef6:	81a3      	strh	r3, [r4, #12]
 8009ef8:	89a0      	ldrh	r0, [r4, #12]
 8009efa:	4305      	orrs	r5, r0
 8009efc:	81a5      	strh	r5, [r4, #12]
 8009efe:	e7cd      	b.n	8009e9c <__smakebuf_r+0x18>
 8009f00:	08009179 	.word	0x08009179

08009f04 <__malloc_lock>:
 8009f04:	4801      	ldr	r0, [pc, #4]	; (8009f0c <__malloc_lock+0x8>)
 8009f06:	f7ff ba09 	b.w	800931c <__retarget_lock_acquire_recursive>
 8009f0a:	bf00      	nop
 8009f0c:	2000518c 	.word	0x2000518c

08009f10 <__malloc_unlock>:
 8009f10:	4801      	ldr	r0, [pc, #4]	; (8009f18 <__malloc_unlock+0x8>)
 8009f12:	f7ff ba04 	b.w	800931e <__retarget_lock_release_recursive>
 8009f16:	bf00      	nop
 8009f18:	2000518c 	.word	0x2000518c

08009f1c <_free_r>:
 8009f1c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009f1e:	2900      	cmp	r1, #0
 8009f20:	d044      	beq.n	8009fac <_free_r+0x90>
 8009f22:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009f26:	9001      	str	r0, [sp, #4]
 8009f28:	2b00      	cmp	r3, #0
 8009f2a:	f1a1 0404 	sub.w	r4, r1, #4
 8009f2e:	bfb8      	it	lt
 8009f30:	18e4      	addlt	r4, r4, r3
 8009f32:	f7ff ffe7 	bl	8009f04 <__malloc_lock>
 8009f36:	4a1e      	ldr	r2, [pc, #120]	; (8009fb0 <_free_r+0x94>)
 8009f38:	9801      	ldr	r0, [sp, #4]
 8009f3a:	6813      	ldr	r3, [r2, #0]
 8009f3c:	b933      	cbnz	r3, 8009f4c <_free_r+0x30>
 8009f3e:	6063      	str	r3, [r4, #4]
 8009f40:	6014      	str	r4, [r2, #0]
 8009f42:	b003      	add	sp, #12
 8009f44:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009f48:	f7ff bfe2 	b.w	8009f10 <__malloc_unlock>
 8009f4c:	42a3      	cmp	r3, r4
 8009f4e:	d908      	bls.n	8009f62 <_free_r+0x46>
 8009f50:	6825      	ldr	r5, [r4, #0]
 8009f52:	1961      	adds	r1, r4, r5
 8009f54:	428b      	cmp	r3, r1
 8009f56:	bf01      	itttt	eq
 8009f58:	6819      	ldreq	r1, [r3, #0]
 8009f5a:	685b      	ldreq	r3, [r3, #4]
 8009f5c:	1949      	addeq	r1, r1, r5
 8009f5e:	6021      	streq	r1, [r4, #0]
 8009f60:	e7ed      	b.n	8009f3e <_free_r+0x22>
 8009f62:	461a      	mov	r2, r3
 8009f64:	685b      	ldr	r3, [r3, #4]
 8009f66:	b10b      	cbz	r3, 8009f6c <_free_r+0x50>
 8009f68:	42a3      	cmp	r3, r4
 8009f6a:	d9fa      	bls.n	8009f62 <_free_r+0x46>
 8009f6c:	6811      	ldr	r1, [r2, #0]
 8009f6e:	1855      	adds	r5, r2, r1
 8009f70:	42a5      	cmp	r5, r4
 8009f72:	d10b      	bne.n	8009f8c <_free_r+0x70>
 8009f74:	6824      	ldr	r4, [r4, #0]
 8009f76:	4421      	add	r1, r4
 8009f78:	1854      	adds	r4, r2, r1
 8009f7a:	42a3      	cmp	r3, r4
 8009f7c:	6011      	str	r1, [r2, #0]
 8009f7e:	d1e0      	bne.n	8009f42 <_free_r+0x26>
 8009f80:	681c      	ldr	r4, [r3, #0]
 8009f82:	685b      	ldr	r3, [r3, #4]
 8009f84:	6053      	str	r3, [r2, #4]
 8009f86:	4421      	add	r1, r4
 8009f88:	6011      	str	r1, [r2, #0]
 8009f8a:	e7da      	b.n	8009f42 <_free_r+0x26>
 8009f8c:	d902      	bls.n	8009f94 <_free_r+0x78>
 8009f8e:	230c      	movs	r3, #12
 8009f90:	6003      	str	r3, [r0, #0]
 8009f92:	e7d6      	b.n	8009f42 <_free_r+0x26>
 8009f94:	6825      	ldr	r5, [r4, #0]
 8009f96:	1961      	adds	r1, r4, r5
 8009f98:	428b      	cmp	r3, r1
 8009f9a:	bf04      	itt	eq
 8009f9c:	6819      	ldreq	r1, [r3, #0]
 8009f9e:	685b      	ldreq	r3, [r3, #4]
 8009fa0:	6063      	str	r3, [r4, #4]
 8009fa2:	bf04      	itt	eq
 8009fa4:	1949      	addeq	r1, r1, r5
 8009fa6:	6021      	streq	r1, [r4, #0]
 8009fa8:	6054      	str	r4, [r2, #4]
 8009faa:	e7ca      	b.n	8009f42 <_free_r+0x26>
 8009fac:	b003      	add	sp, #12
 8009fae:	bd30      	pop	{r4, r5, pc}
 8009fb0:	20005190 	.word	0x20005190

08009fb4 <_read_r>:
 8009fb4:	b538      	push	{r3, r4, r5, lr}
 8009fb6:	4d07      	ldr	r5, [pc, #28]	; (8009fd4 <_read_r+0x20>)
 8009fb8:	4604      	mov	r4, r0
 8009fba:	4608      	mov	r0, r1
 8009fbc:	4611      	mov	r1, r2
 8009fbe:	2200      	movs	r2, #0
 8009fc0:	602a      	str	r2, [r5, #0]
 8009fc2:	461a      	mov	r2, r3
 8009fc4:	f7f7 fc62 	bl	800188c <_read>
 8009fc8:	1c43      	adds	r3, r0, #1
 8009fca:	d102      	bne.n	8009fd2 <_read_r+0x1e>
 8009fcc:	682b      	ldr	r3, [r5, #0]
 8009fce:	b103      	cbz	r3, 8009fd2 <_read_r+0x1e>
 8009fd0:	6023      	str	r3, [r4, #0]
 8009fd2:	bd38      	pop	{r3, r4, r5, pc}
 8009fd4:	20005198 	.word	0x20005198

08009fd8 <_fstat_r>:
 8009fd8:	b538      	push	{r3, r4, r5, lr}
 8009fda:	4d07      	ldr	r5, [pc, #28]	; (8009ff8 <_fstat_r+0x20>)
 8009fdc:	2300      	movs	r3, #0
 8009fde:	4604      	mov	r4, r0
 8009fe0:	4608      	mov	r0, r1
 8009fe2:	4611      	mov	r1, r2
 8009fe4:	602b      	str	r3, [r5, #0]
 8009fe6:	f7f7 fc96 	bl	8001916 <_fstat>
 8009fea:	1c43      	adds	r3, r0, #1
 8009fec:	d102      	bne.n	8009ff4 <_fstat_r+0x1c>
 8009fee:	682b      	ldr	r3, [r5, #0]
 8009ff0:	b103      	cbz	r3, 8009ff4 <_fstat_r+0x1c>
 8009ff2:	6023      	str	r3, [r4, #0]
 8009ff4:	bd38      	pop	{r3, r4, r5, pc}
 8009ff6:	bf00      	nop
 8009ff8:	20005198 	.word	0x20005198

08009ffc <_isatty_r>:
 8009ffc:	b538      	push	{r3, r4, r5, lr}
 8009ffe:	4d06      	ldr	r5, [pc, #24]	; (800a018 <_isatty_r+0x1c>)
 800a000:	2300      	movs	r3, #0
 800a002:	4604      	mov	r4, r0
 800a004:	4608      	mov	r0, r1
 800a006:	602b      	str	r3, [r5, #0]
 800a008:	f7f7 fc95 	bl	8001936 <_isatty>
 800a00c:	1c43      	adds	r3, r0, #1
 800a00e:	d102      	bne.n	800a016 <_isatty_r+0x1a>
 800a010:	682b      	ldr	r3, [r5, #0]
 800a012:	b103      	cbz	r3, 800a016 <_isatty_r+0x1a>
 800a014:	6023      	str	r3, [r4, #0]
 800a016:	bd38      	pop	{r3, r4, r5, pc}
 800a018:	20005198 	.word	0x20005198

0800a01c <log10f>:
 800a01c:	b508      	push	{r3, lr}
 800a01e:	ed2d 8b02 	vpush	{d8}
 800a022:	eeb0 8a40 	vmov.f32	s16, s0
 800a026:	f000 f845 	bl	800a0b4 <__ieee754_log10f>
 800a02a:	eeb4 8a48 	vcmp.f32	s16, s16
 800a02e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a032:	d60f      	bvs.n	800a054 <log10f+0x38>
 800a034:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800a038:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a03c:	d80a      	bhi.n	800a054 <log10f+0x38>
 800a03e:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800a042:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a046:	d108      	bne.n	800a05a <log10f+0x3e>
 800a048:	f7ff f81a 	bl	8009080 <__errno>
 800a04c:	2322      	movs	r3, #34	; 0x22
 800a04e:	ed9f 0a08 	vldr	s0, [pc, #32]	; 800a070 <log10f+0x54>
 800a052:	6003      	str	r3, [r0, #0]
 800a054:	ecbd 8b02 	vpop	{d8}
 800a058:	bd08      	pop	{r3, pc}
 800a05a:	f7ff f811 	bl	8009080 <__errno>
 800a05e:	ecbd 8b02 	vpop	{d8}
 800a062:	2321      	movs	r3, #33	; 0x21
 800a064:	6003      	str	r3, [r0, #0]
 800a066:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800a06a:	4802      	ldr	r0, [pc, #8]	; (800a074 <log10f+0x58>)
 800a06c:	f000 b87e 	b.w	800a16c <nanf>
 800a070:	ff800000 	.word	0xff800000
 800a074:	0801dbb1 	.word	0x0801dbb1

0800a078 <sqrtf>:
 800a078:	b508      	push	{r3, lr}
 800a07a:	ed2d 8b02 	vpush	{d8}
 800a07e:	eeb0 8a40 	vmov.f32	s16, s0
 800a082:	f000 f86f 	bl	800a164 <__ieee754_sqrtf>
 800a086:	eeb4 8a48 	vcmp.f32	s16, s16
 800a08a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a08e:	d60c      	bvs.n	800a0aa <sqrtf+0x32>
 800a090:	eddf 8a07 	vldr	s17, [pc, #28]	; 800a0b0 <sqrtf+0x38>
 800a094:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800a098:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a09c:	d505      	bpl.n	800a0aa <sqrtf+0x32>
 800a09e:	f7fe ffef 	bl	8009080 <__errno>
 800a0a2:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800a0a6:	2321      	movs	r3, #33	; 0x21
 800a0a8:	6003      	str	r3, [r0, #0]
 800a0aa:	ecbd 8b02 	vpop	{d8}
 800a0ae:	bd08      	pop	{r3, pc}
 800a0b0:	00000000 	.word	0x00000000

0800a0b4 <__ieee754_log10f>:
 800a0b4:	b508      	push	{r3, lr}
 800a0b6:	ee10 2a10 	vmov	r2, s0
 800a0ba:	f032 4300 	bics.w	r3, r2, #2147483648	; 0x80000000
 800a0be:	ed2d 8b02 	vpush	{d8}
 800a0c2:	d108      	bne.n	800a0d6 <__ieee754_log10f+0x22>
 800a0c4:	ed9f 7a21 	vldr	s14, [pc, #132]	; 800a14c <__ieee754_log10f+0x98>
 800a0c8:	eddf 7a21 	vldr	s15, [pc, #132]	; 800a150 <__ieee754_log10f+0x9c>
 800a0cc:	ee87 0a27 	vdiv.f32	s0, s14, s15
 800a0d0:	ecbd 8b02 	vpop	{d8}
 800a0d4:	bd08      	pop	{r3, pc}
 800a0d6:	2a00      	cmp	r2, #0
 800a0d8:	da02      	bge.n	800a0e0 <__ieee754_log10f+0x2c>
 800a0da:	ee30 7a40 	vsub.f32	s14, s0, s0
 800a0de:	e7f3      	b.n	800a0c8 <__ieee754_log10f+0x14>
 800a0e0:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 800a0e4:	db02      	blt.n	800a0ec <__ieee754_log10f+0x38>
 800a0e6:	ee30 0a00 	vadd.f32	s0, s0, s0
 800a0ea:	e7f1      	b.n	800a0d0 <__ieee754_log10f+0x1c>
 800a0ec:	f5b2 0f00 	cmp.w	r2, #8388608	; 0x800000
 800a0f0:	bfbf      	itttt	lt
 800a0f2:	eddf 7a18 	vldrlt	s15, [pc, #96]	; 800a154 <__ieee754_log10f+0xa0>
 800a0f6:	ee60 7a27 	vmullt.f32	s15, s0, s15
 800a0fa:	f06f 0118 	mvnlt.w	r1, #24
 800a0fe:	ee17 2a90 	vmovlt	r2, s15
 800a102:	ea4f 53e2 	mov.w	r3, r2, asr #23
 800a106:	bfa8      	it	ge
 800a108:	2100      	movge	r1, #0
 800a10a:	3b7f      	subs	r3, #127	; 0x7f
 800a10c:	440b      	add	r3, r1
 800a10e:	0fd9      	lsrs	r1, r3, #31
 800a110:	eb03 73d3 	add.w	r3, r3, r3, lsr #31
 800a114:	ee07 3a90 	vmov	s15, r3
 800a118:	f3c2 0216 	ubfx	r2, r2, #0, #23
 800a11c:	f1c1 037f 	rsb	r3, r1, #127	; 0x7f
 800a120:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 800a124:	ee00 3a10 	vmov	s0, r3
 800a128:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 800a12c:	f000 f824 	bl	800a178 <__ieee754_logf>
 800a130:	eddf 7a09 	vldr	s15, [pc, #36]	; 800a158 <__ieee754_log10f+0xa4>
 800a134:	ee20 0a27 	vmul.f32	s0, s0, s15
 800a138:	eddf 7a08 	vldr	s15, [pc, #32]	; 800a15c <__ieee754_log10f+0xa8>
 800a13c:	eea8 0a27 	vfma.f32	s0, s16, s15
 800a140:	eddf 7a07 	vldr	s15, [pc, #28]	; 800a160 <__ieee754_log10f+0xac>
 800a144:	eea8 0a27 	vfma.f32	s0, s16, s15
 800a148:	e7c2      	b.n	800a0d0 <__ieee754_log10f+0x1c>
 800a14a:	bf00      	nop
 800a14c:	cc000000 	.word	0xcc000000
 800a150:	00000000 	.word	0x00000000
 800a154:	4c000000 	.word	0x4c000000
 800a158:	3ede5bd9 	.word	0x3ede5bd9
 800a15c:	355427db 	.word	0x355427db
 800a160:	3e9a2080 	.word	0x3e9a2080

0800a164 <__ieee754_sqrtf>:
 800a164:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800a168:	4770      	bx	lr
	...

0800a16c <nanf>:
 800a16c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800a174 <nanf+0x8>
 800a170:	4770      	bx	lr
 800a172:	bf00      	nop
 800a174:	7fc00000 	.word	0x7fc00000

0800a178 <__ieee754_logf>:
 800a178:	ee10 3a10 	vmov	r3, s0
 800a17c:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 800a180:	d106      	bne.n	800a190 <__ieee754_logf+0x18>
 800a182:	ed9f 7a65 	vldr	s14, [pc, #404]	; 800a318 <__ieee754_logf+0x1a0>
 800a186:	eddf 7a65 	vldr	s15, [pc, #404]	; 800a31c <__ieee754_logf+0x1a4>
 800a18a:	ee87 0a27 	vdiv.f32	s0, s14, s15
 800a18e:	4770      	bx	lr
 800a190:	2b00      	cmp	r3, #0
 800a192:	da02      	bge.n	800a19a <__ieee754_logf+0x22>
 800a194:	ee30 7a40 	vsub.f32	s14, s0, s0
 800a198:	e7f5      	b.n	800a186 <__ieee754_logf+0xe>
 800a19a:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800a19e:	db02      	blt.n	800a1a6 <__ieee754_logf+0x2e>
 800a1a0:	ee30 0a00 	vadd.f32	s0, s0, s0
 800a1a4:	4770      	bx	lr
 800a1a6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800a1aa:	bfb8      	it	lt
 800a1ac:	eddf 7a5c 	vldrlt	s15, [pc, #368]	; 800a320 <__ieee754_logf+0x1a8>
 800a1b0:	485c      	ldr	r0, [pc, #368]	; (800a324 <__ieee754_logf+0x1ac>)
 800a1b2:	bfbe      	ittt	lt
 800a1b4:	ee60 7a27 	vmullt.f32	s15, s0, s15
 800a1b8:	f06f 0118 	mvnlt.w	r1, #24
 800a1bc:	ee17 3a90 	vmovlt	r3, s15
 800a1c0:	ea4f 52e3 	mov.w	r2, r3, asr #23
 800a1c4:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800a1c8:	4418      	add	r0, r3
 800a1ca:	bfa8      	it	ge
 800a1cc:	2100      	movge	r1, #0
 800a1ce:	3a7f      	subs	r2, #127	; 0x7f
 800a1d0:	440a      	add	r2, r1
 800a1d2:	f400 0100 	and.w	r1, r0, #8388608	; 0x800000
 800a1d6:	f081 517e 	eor.w	r1, r1, #1065353216	; 0x3f800000
 800a1da:	4319      	orrs	r1, r3
 800a1dc:	ee00 1a10 	vmov	s0, r1
 800a1e0:	4951      	ldr	r1, [pc, #324]	; (800a328 <__ieee754_logf+0x1b0>)
 800a1e2:	eb02 52d0 	add.w	r2, r2, r0, lsr #23
 800a1e6:	f103 000f 	add.w	r0, r3, #15
 800a1ea:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800a1ee:	4001      	ands	r1, r0
 800a1f0:	ee30 0a67 	vsub.f32	s0, s0, s15
 800a1f4:	bb89      	cbnz	r1, 800a25a <__ieee754_logf+0xe2>
 800a1f6:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800a1fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a1fe:	d10f      	bne.n	800a220 <__ieee754_logf+0xa8>
 800a200:	2a00      	cmp	r2, #0
 800a202:	f000 8085 	beq.w	800a310 <__ieee754_logf+0x198>
 800a206:	ee07 2a90 	vmov	s15, r2
 800a20a:	ed9f 0a48 	vldr	s0, [pc, #288]	; 800a32c <__ieee754_logf+0x1b4>
 800a20e:	ed9f 7a48 	vldr	s14, [pc, #288]	; 800a330 <__ieee754_logf+0x1b8>
 800a212:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a216:	ee27 0a80 	vmul.f32	s0, s15, s0
 800a21a:	eea7 0a87 	vfma.f32	s0, s15, s14
 800a21e:	4770      	bx	lr
 800a220:	eddf 6a44 	vldr	s13, [pc, #272]	; 800a334 <__ieee754_logf+0x1bc>
 800a224:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800a228:	eee0 7a66 	vfms.f32	s15, s0, s13
 800a22c:	ee20 7a00 	vmul.f32	s14, s0, s0
 800a230:	ee27 7a27 	vmul.f32	s14, s14, s15
 800a234:	b912      	cbnz	r2, 800a23c <__ieee754_logf+0xc4>
 800a236:	ee30 0a47 	vsub.f32	s0, s0, s14
 800a23a:	4770      	bx	lr
 800a23c:	ee07 2a90 	vmov	s15, r2
 800a240:	eddf 6a3a 	vldr	s13, [pc, #232]	; 800a32c <__ieee754_logf+0x1b4>
 800a244:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a248:	eea7 7ae6 	vfms.f32	s14, s15, s13
 800a24c:	ee37 0a40 	vsub.f32	s0, s14, s0
 800a250:	ed9f 7a37 	vldr	s14, [pc, #220]	; 800a330 <__ieee754_logf+0x1b8>
 800a254:	ee97 0a87 	vfnms.f32	s0, s15, s14
 800a258:	4770      	bx	lr
 800a25a:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 800a25e:	ee70 7a27 	vadd.f32	s15, s0, s15
 800a262:	eddf 5a35 	vldr	s11, [pc, #212]	; 800a338 <__ieee754_logf+0x1c0>
 800a266:	eddf 4a35 	vldr	s9, [pc, #212]	; 800a33c <__ieee754_logf+0x1c4>
 800a26a:	4935      	ldr	r1, [pc, #212]	; (800a340 <__ieee754_logf+0x1c8>)
 800a26c:	ee80 6a27 	vdiv.f32	s12, s0, s15
 800a270:	4419      	add	r1, r3
 800a272:	f5c3 1357 	rsb	r3, r3, #3522560	; 0x35c000
 800a276:	f503 7322 	add.w	r3, r3, #648	; 0x288
 800a27a:	430b      	orrs	r3, r1
 800a27c:	2b00      	cmp	r3, #0
 800a27e:	ee07 2a90 	vmov	s15, r2
 800a282:	ee26 5a06 	vmul.f32	s10, s12, s12
 800a286:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800a28a:	ee25 7a05 	vmul.f32	s14, s10, s10
 800a28e:	eddf 7a2d 	vldr	s15, [pc, #180]	; 800a344 <__ieee754_logf+0x1cc>
 800a292:	eee7 7a25 	vfma.f32	s15, s14, s11
 800a296:	eddf 5a2c 	vldr	s11, [pc, #176]	; 800a348 <__ieee754_logf+0x1d0>
 800a29a:	eee7 5a87 	vfma.f32	s11, s15, s14
 800a29e:	eddf 7a2b 	vldr	s15, [pc, #172]	; 800a34c <__ieee754_logf+0x1d4>
 800a2a2:	eee7 7a24 	vfma.f32	s15, s14, s9
 800a2a6:	eddf 4a2a 	vldr	s9, [pc, #168]	; 800a350 <__ieee754_logf+0x1d8>
 800a2aa:	eee7 4a87 	vfma.f32	s9, s15, s14
 800a2ae:	eddf 7a29 	vldr	s15, [pc, #164]	; 800a354 <__ieee754_logf+0x1dc>
 800a2b2:	eee4 7a87 	vfma.f32	s15, s9, s14
 800a2b6:	ee67 7a85 	vmul.f32	s15, s15, s10
 800a2ba:	eee5 7a87 	vfma.f32	s15, s11, s14
 800a2be:	dd1c      	ble.n	800a2fa <__ieee754_logf+0x182>
 800a2c0:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800a2c4:	ee20 7a07 	vmul.f32	s14, s0, s14
 800a2c8:	ee27 7a00 	vmul.f32	s14, s14, s0
 800a2cc:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a2d0:	ee67 7a86 	vmul.f32	s15, s15, s12
 800a2d4:	b922      	cbnz	r2, 800a2e0 <__ieee754_logf+0x168>
 800a2d6:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a2da:	ee30 0a67 	vsub.f32	s0, s0, s15
 800a2de:	4770      	bx	lr
 800a2e0:	ed9f 6a12 	vldr	s12, [pc, #72]	; 800a32c <__ieee754_logf+0x1b4>
 800a2e4:	eee6 7a86 	vfma.f32	s15, s13, s12
 800a2e8:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a2ec:	ee37 0ac0 	vsub.f32	s0, s15, s0
 800a2f0:	eddf 7a0f 	vldr	s15, [pc, #60]	; 800a330 <__ieee754_logf+0x1b8>
 800a2f4:	ee96 0aa7 	vfnms.f32	s0, s13, s15
 800a2f8:	4770      	bx	lr
 800a2fa:	ee70 7a67 	vsub.f32	s15, s0, s15
 800a2fe:	ee67 7a86 	vmul.f32	s15, s15, s12
 800a302:	2a00      	cmp	r2, #0
 800a304:	d0e9      	beq.n	800a2da <__ieee754_logf+0x162>
 800a306:	ed9f 7a09 	vldr	s14, [pc, #36]	; 800a32c <__ieee754_logf+0x1b4>
 800a30a:	eee6 7ac7 	vfms.f32	s15, s13, s14
 800a30e:	e7ed      	b.n	800a2ec <__ieee754_logf+0x174>
 800a310:	ed9f 0a02 	vldr	s0, [pc, #8]	; 800a31c <__ieee754_logf+0x1a4>
 800a314:	4770      	bx	lr
 800a316:	bf00      	nop
 800a318:	cc000000 	.word	0xcc000000
 800a31c:	00000000 	.word	0x00000000
 800a320:	4c000000 	.word	0x4c000000
 800a324:	004afb20 	.word	0x004afb20
 800a328:	007ffff0 	.word	0x007ffff0
 800a32c:	3717f7d1 	.word	0x3717f7d1
 800a330:	3f317180 	.word	0x3f317180
 800a334:	3eaaaaab 	.word	0x3eaaaaab
 800a338:	3e1cd04f 	.word	0x3e1cd04f
 800a33c:	3e178897 	.word	0x3e178897
 800a340:	ffcf5c30 	.word	0xffcf5c30
 800a344:	3e638e29 	.word	0x3e638e29
 800a348:	3ecccccd 	.word	0x3ecccccd
 800a34c:	3e3a3325 	.word	0x3e3a3325
 800a350:	3e924925 	.word	0x3e924925
 800a354:	3f2aaaab 	.word	0x3f2aaaab

0800a358 <_init>:
 800a358:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a35a:	bf00      	nop
 800a35c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a35e:	bc08      	pop	{r3}
 800a360:	469e      	mov	lr, r3
 800a362:	4770      	bx	lr

0800a364 <_fini>:
 800a364:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a366:	bf00      	nop
 800a368:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a36a:	bc08      	pop	{r3}
 800a36c:	469e      	mov	lr, r3
 800a36e:	4770      	bx	lr
