# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec  9 2020 17:33:20

# File Generated:     Sep 19 2024 20:21:33

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40HX1K
Derating factors (Best:Typical:Worst) :-  ( 0.563724 : 0.623363 : 0.701346 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for top_module|clk
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (top_module|clk:R vs. top_module|clk:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: reset
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: leds[0]
			6.2.2::Path details for port: leds[1]
			6.2.3::Path details for port: leds[2]
			6.2.4::Path details for port: leds[3]
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: reset
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: leds[0]
			6.5.2::Path details for port: leds[1]
			6.5.3::Path details for port: leds[2]
			6.5.4::Path details for port: leds[3]
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: top_module|clk  | Frequency: 178.68 MHz  | Target: 151.52 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock    Capture Clock   Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
--------------  --------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
top_module|clk  top_module|clk  6600             1003        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase  
---------  ----------  -----------  ---------------------  
reset      clk         2772         top_module|clk:R       


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port  Clock to Out  Clock Reference:Phase  
---------  ----------  ------------  ---------------------  
leds[0]    clk         8769          top_module|clk:R       
leds[1]    clk         8769          top_module|clk:R       
leds[2]    clk         8712          top_module|clk:R       
leds[3]    clk         8712          top_module|clk:R       


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase  
---------  ----------  ----------  ---------------------  
reset      clk         -127        top_module|clk:R       


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port  Minimum Clock to Out  Clock Reference:Phase  
---------  ----------  --------------------  ---------------------  
leds[0]    clk         8342                  top_module|clk:R       
leds[1]    clk         8342                  top_module|clk:R       
leds[2]    clk         8279                  top_module|clk:R       
leds[3]    clk         8279                  top_module|clk:R       


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for top_module|clk
********************************************
Clock: top_module|clk
Frequency: 178.68 MHz | Target: 151.52 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_8_LC_8_8_4/lcout
Path End         : bar.leds_3_LC_8_7_3/ce
Capture Clock    : bar.leds_3_LC_8_7_3/clk
Setup Constraint : 6600p
Path slack       : 1003p

Capture Clock Arrival Time (top_module|clk:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8981

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                5057
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    7978
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__248/I                                          ClkMux                         0              2073  RISE       1
I__248/O                                          ClkMux                       309              2381  RISE       1
foo.counter_8_LC_8_8_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_8_LC_8_8_4/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1003  RISE       3
I__229/I                               Odrv12                         0              2921   1003  RISE       1
I__229/O                               Odrv12                       491              3412   1003  RISE       1
I__232/I                               LocalMux                       0              3412   1003  RISE       1
I__232/O                               LocalMux                     330              3742   1003  RISE       1
I__235/I                               InMux                          0              3742   1003  RISE       1
I__235/O                               InMux                        259              4001   1003  RISE       1
foo.counter_RNIV6AU_4_LC_8_5_4/in0     LogicCell40_SEQ_MODE_0000      0              4001   1003  RISE       1
foo.counter_RNIV6AU_4_LC_8_5_4/lcout   LogicCell40_SEQ_MODE_0000    449              4450   1003  RISE       1
I__74/I                                LocalMux                       0              4450   1003  RISE       1
I__74/O                                LocalMux                     330              4780   1003  RISE       1
I__75/I                                InMux                          0              4780   1003  RISE       1
I__75/O                                InMux                        259              5039   1003  RISE       1
foo.counter_RNIALJ44_2_LC_8_5_1/in1    LogicCell40_SEQ_MODE_0000      0              5039   1003  RISE       1
foo.counter_RNIALJ44_2_LC_8_5_1/lcout  LogicCell40_SEQ_MODE_0000    400              5439   1003  RISE      11
I__263/I                               LocalMux                       0              5439   1003  RISE       1
I__263/O                               LocalMux                     330              5769   1003  RISE       1
I__267/I                               InMux                          0              5769   1003  RISE       1
I__267/O                               InMux                        259              6028   1003  RISE       1
foo.enable_RNIKS5P6_LC_8_6_5/in3       LogicCell40_SEQ_MODE_0000      0              6028   1003  RISE       1
foo.enable_RNIKS5P6_LC_8_6_5/lcout     LogicCell40_SEQ_MODE_0000    316              6344   1003  RISE       4
I__92/I                                Odrv4                          0              6344   1003  RISE       1
I__92/O                                Odrv4                        351              6695   1003  RISE       1
I__93/I                                Span4Mux_v                     0              6695   1003  RISE       1
I__93/O                                Span4Mux_v                   351              7045   1003  RISE       1
I__94/I                                LocalMux                       0              7045   1003  RISE       1
I__94/O                                LocalMux                     330              7375   1003  RISE       1
I__95/I                                CEMux                          0              7375   1003  RISE       1
I__95/O                                CEMux                        603              7978   1003  RISE       1
bar.leds_3_LC_8_7_3/ce                 LogicCell40_SEQ_MODE_1010      0              7978   1003  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__250/I                                          ClkMux                         0              2073  RISE       1
I__250/O                                          ClkMux                       309              2381  RISE       1
bar.leds_3_LC_8_7_3/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (top_module|clk:R vs. top_module|clk:R)
*********************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_8_LC_8_8_4/lcout
Path End         : bar.leds_3_LC_8_7_3/ce
Capture Clock    : bar.leds_3_LC_8_7_3/clk
Setup Constraint : 6600p
Path slack       : 1003p

Capture Clock Arrival Time (top_module|clk:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8981

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                5057
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    7978
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__248/I                                          ClkMux                         0              2073  RISE       1
I__248/O                                          ClkMux                       309              2381  RISE       1
foo.counter_8_LC_8_8_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_8_LC_8_8_4/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1003  RISE       3
I__229/I                               Odrv12                         0              2921   1003  RISE       1
I__229/O                               Odrv12                       491              3412   1003  RISE       1
I__232/I                               LocalMux                       0              3412   1003  RISE       1
I__232/O                               LocalMux                     330              3742   1003  RISE       1
I__235/I                               InMux                          0              3742   1003  RISE       1
I__235/O                               InMux                        259              4001   1003  RISE       1
foo.counter_RNIV6AU_4_LC_8_5_4/in0     LogicCell40_SEQ_MODE_0000      0              4001   1003  RISE       1
foo.counter_RNIV6AU_4_LC_8_5_4/lcout   LogicCell40_SEQ_MODE_0000    449              4450   1003  RISE       1
I__74/I                                LocalMux                       0              4450   1003  RISE       1
I__74/O                                LocalMux                     330              4780   1003  RISE       1
I__75/I                                InMux                          0              4780   1003  RISE       1
I__75/O                                InMux                        259              5039   1003  RISE       1
foo.counter_RNIALJ44_2_LC_8_5_1/in1    LogicCell40_SEQ_MODE_0000      0              5039   1003  RISE       1
foo.counter_RNIALJ44_2_LC_8_5_1/lcout  LogicCell40_SEQ_MODE_0000    400              5439   1003  RISE      11
I__263/I                               LocalMux                       0              5439   1003  RISE       1
I__263/O                               LocalMux                     330              5769   1003  RISE       1
I__267/I                               InMux                          0              5769   1003  RISE       1
I__267/O                               InMux                        259              6028   1003  RISE       1
foo.enable_RNIKS5P6_LC_8_6_5/in3       LogicCell40_SEQ_MODE_0000      0              6028   1003  RISE       1
foo.enable_RNIKS5P6_LC_8_6_5/lcout     LogicCell40_SEQ_MODE_0000    316              6344   1003  RISE       4
I__92/I                                Odrv4                          0              6344   1003  RISE       1
I__92/O                                Odrv4                        351              6695   1003  RISE       1
I__93/I                                Span4Mux_v                     0              6695   1003  RISE       1
I__93/O                                Span4Mux_v                   351              7045   1003  RISE       1
I__94/I                                LocalMux                       0              7045   1003  RISE       1
I__94/O                                LocalMux                     330              7375   1003  RISE       1
I__95/I                                CEMux                          0              7375   1003  RISE       1
I__95/O                                CEMux                        603              7978   1003  RISE       1
bar.leds_3_LC_8_7_3/ce                 LogicCell40_SEQ_MODE_1010      0              7978   1003  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__250/I                                          ClkMux                         0              2073  RISE       1
I__250/O                                          ClkMux                       309              2381  RISE       1
bar.leds_3_LC_8_7_3/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: reset     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : reset
Clock Port        : clk
Clock Reference   : top_module|clk:R
Setup Time        : 2772


Data Path Delay                5153
+ Setup Time                      0
- Capture Clock Path Delay    -2381
---------------------------- ------
Setup to Clock                 2772

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
reset                               top_module                 0      0                  RISE  1       
reset_ibuf_iopad/PACKAGEPIN:in      IO_PAD                     0      0                  RISE  1       
reset_ibuf_iopad/DOUT               IO_PAD                     510    510                RISE  1       
reset_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
reset_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__76/I                             Odrv4                      0      1127               RISE  1       
I__76/O                             Odrv4                      351    1478               RISE  1       
I__77/I                             Span4Mux_v                 0      1478               RISE  1       
I__77/O                             Span4Mux_v                 351    1829               RISE  1       
I__78/I                             Span4Mux_h                 0      1829               RISE  1       
I__78/O                             Span4Mux_h                 302    2130               RISE  1       
I__81/I                             Span4Mux_v                 0      2130               RISE  1       
I__81/O                             Span4Mux_v                 351    2481               RISE  1       
I__85/I                             LocalMux                   0      2481               RISE  1       
I__85/O                             LocalMux                   330    2810               RISE  1       
I__89/I                             InMux                      0      2810               RISE  1       
I__89/O                             InMux                      259    3070               RISE  1       
foo.enable_RNIKS5P6_LC_8_6_5/in0    LogicCell40_SEQ_MODE_0000  0      3070               RISE  1       
foo.enable_RNIKS5P6_LC_8_6_5/lcout  LogicCell40_SEQ_MODE_0000  449    3519               RISE  4       
I__92/I                             Odrv4                      0      3519               RISE  1       
I__92/O                             Odrv4                      351    3869               RISE  1       
I__93/I                             Span4Mux_v                 0      3869               RISE  1       
I__93/O                             Span4Mux_v                 351    4220               RISE  1       
I__94/I                             LocalMux                   0      4220               RISE  1       
I__94/O                             LocalMux                   330    4550               RISE  1       
I__95/I                             CEMux                      0      4550               RISE  1       
I__95/O                             CEMux                      603    5153               RISE  1       
bar.leds_3_LC_8_7_3/ce              LogicCell40_SEQ_MODE_1010  0      5153               RISE  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               top_module                 0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__246/I                                          gio2CtrlBuf                0      1918               RISE  1       
I__246/O                                          gio2CtrlBuf                0      1918               RISE  1       
I__247/I                                          GlobalMux                  0      1918               RISE  1       
I__247/O                                          GlobalMux                  154    2073               RISE  1       
I__250/I                                          ClkMux                     0      2073               RISE  1       
I__250/O                                          ClkMux                     309    2381               RISE  1       
bar.leds_3_LC_8_7_3/clk                           LogicCell40_SEQ_MODE_1010  0      2381               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: leds[0]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : leds[0]
Clock Port         : clk
Clock Reference    : top_module|clk:R
Clock to Out Delay : 8769


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5848
---------------------------- ------
Clock To Out Delay             8769

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               top_module                 0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__246/I                                          gio2CtrlBuf                0      1918               RISE  1       
I__246/O                                          gio2CtrlBuf                0      1918               RISE  1       
I__247/I                                          GlobalMux                  0      1918               RISE  1       
I__247/O                                          GlobalMux                  154    2073               RISE  1       
I__250/I                                          ClkMux                     0      2073               RISE  1       
I__250/O                                          ClkMux                     309    2381               RISE  1       
bar.leds_0_LC_8_7_0/clk                           LogicCell40_SEQ_MODE_1011  0      2381               RISE  1       

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
bar.leds_0_LC_8_7_0/lcout         LogicCell40_SEQ_MODE_1011  540    2921               RISE  2       
I__118/I                          Odrv4                      0      2921               RISE  1       
I__118/O                          Odrv4                      351    3272               RISE  1       
I__120/I                          Span4Mux_v                 0      3272               RISE  1       
I__120/O                          Span4Mux_v                 351    3623               RISE  1       
I__121/I                          Span4Mux_s3_h              0      3623               RISE  1       
I__121/O                          Span4Mux_s3_h              231    3854               RISE  1       
I__122/I                          LocalMux                   0      3854               RISE  1       
I__122/O                          LocalMux                   330    4184               RISE  1       
I__123/I                          IoInMux                    0      4184               RISE  1       
I__123/O                          IoInMux                    259    4443               RISE  1       
leds_obuf_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4443               RISE  1       
leds_obuf_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6681               FALL  1       
leds_obuf_0_iopad/DIN             IO_PAD                     0      6681               FALL  1       
leds_obuf_0_iopad/PACKAGEPIN:out  IO_PAD                     2088   8769               FALL  1       
leds[0]                           top_module                 0      8769               FALL  1       

6.2.2::Path details for port: leds[1]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : leds[1]
Clock Port         : clk
Clock Reference    : top_module|clk:R
Clock to Out Delay : 8769


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5848
---------------------------- ------
Clock To Out Delay             8769

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               top_module                 0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__246/I                                          gio2CtrlBuf                0      1918               RISE  1       
I__246/O                                          gio2CtrlBuf                0      1918               RISE  1       
I__247/I                                          GlobalMux                  0      1918               RISE  1       
I__247/O                                          GlobalMux                  154    2073               RISE  1       
I__250/I                                          ClkMux                     0      2073               RISE  1       
I__250/O                                          ClkMux                     309    2381               RISE  1       
bar.leds_1_LC_8_7_1/clk                           LogicCell40_SEQ_MODE_1010  0      2381               RISE  1       

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
bar.leds_1_LC_8_7_1/lcout         LogicCell40_SEQ_MODE_1010  540    2921               RISE  2       
I__111/I                          Odrv4                      0      2921               RISE  1       
I__111/O                          Odrv4                      351    3272               RISE  1       
I__113/I                          Span4Mux_v                 0      3272               RISE  1       
I__113/O                          Span4Mux_v                 351    3623               RISE  1       
I__114/I                          Span4Mux_s3_h              0      3623               RISE  1       
I__114/O                          Span4Mux_s3_h              231    3854               RISE  1       
I__115/I                          LocalMux                   0      3854               RISE  1       
I__115/O                          LocalMux                   330    4184               RISE  1       
I__116/I                          IoInMux                    0      4184               RISE  1       
I__116/O                          IoInMux                    259    4443               RISE  1       
leds_obuf_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4443               RISE  1       
leds_obuf_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6681               FALL  1       
leds_obuf_1_iopad/DIN             IO_PAD                     0      6681               FALL  1       
leds_obuf_1_iopad/PACKAGEPIN:out  IO_PAD                     2088   8769               FALL  1       
leds[1]                           top_module                 0      8769               FALL  1       

6.2.3::Path details for port: leds[2]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : leds[2]
Clock Port         : clk
Clock Reference    : top_module|clk:R
Clock to Out Delay : 8712


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5791
---------------------------- ------
Clock To Out Delay             8712

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               top_module                 0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__246/I                                          gio2CtrlBuf                0      1918               RISE  1       
I__246/O                                          gio2CtrlBuf                0      1918               RISE  1       
I__247/I                                          GlobalMux                  0      1918               RISE  1       
I__247/O                                          GlobalMux                  154    2073               RISE  1       
I__250/I                                          ClkMux                     0      2073               RISE  1       
I__250/O                                          ClkMux                     309    2381               RISE  1       
bar.leds_2_LC_8_7_2/clk                           LogicCell40_SEQ_MODE_1010  0      2381               RISE  1       

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
bar.leds_2_LC_8_7_2/lcout         LogicCell40_SEQ_MODE_1010  540    2921               RISE  2       
I__104/I                          Odrv4                      0      2921               RISE  1       
I__104/O                          Odrv4                      351    3272               RISE  1       
I__106/I                          Span4Mux_v                 0      3272               RISE  1       
I__106/O                          Span4Mux_v                 351    3623               RISE  1       
I__107/I                          Span4Mux_s1_h              0      3623               RISE  1       
I__107/O                          Span4Mux_s1_h              175    3798               RISE  1       
I__108/I                          LocalMux                   0      3798               RISE  1       
I__108/O                          LocalMux                   330    4128               RISE  1       
I__109/I                          IoInMux                    0      4128               RISE  1       
I__109/O                          IoInMux                    259    4387               RISE  1       
leds_obuf_2_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4387               RISE  1       
leds_obuf_2_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6624               FALL  1       
leds_obuf_2_iopad/DIN             IO_PAD                     0      6624               FALL  1       
leds_obuf_2_iopad/PACKAGEPIN:out  IO_PAD                     2088   8712               FALL  1       
leds[2]                           top_module                 0      8712               FALL  1       

6.2.4::Path details for port: leds[3]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : leds[3]
Clock Port         : clk
Clock Reference    : top_module|clk:R
Clock to Out Delay : 8712


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5791
---------------------------- ------
Clock To Out Delay             8712

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               top_module                 0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__246/I                                          gio2CtrlBuf                0      1918               RISE  1       
I__246/O                                          gio2CtrlBuf                0      1918               RISE  1       
I__247/I                                          GlobalMux                  0      1918               RISE  1       
I__247/O                                          GlobalMux                  154    2073               RISE  1       
I__250/I                                          ClkMux                     0      2073               RISE  1       
I__250/O                                          ClkMux                     309    2381               RISE  1       
bar.leds_3_LC_8_7_3/clk                           LogicCell40_SEQ_MODE_1010  0      2381               RISE  1       

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
bar.leds_3_LC_8_7_3/lcout         LogicCell40_SEQ_MODE_1010  540    2921               RISE  2       
I__97/I                           Odrv4                      0      2921               RISE  1       
I__97/O                           Odrv4                      351    3272               RISE  1       
I__99/I                           Span4Mux_v                 0      3272               RISE  1       
I__99/O                           Span4Mux_v                 351    3623               RISE  1       
I__100/I                          Span4Mux_s1_h              0      3623               RISE  1       
I__100/O                          Span4Mux_s1_h              175    3798               RISE  1       
I__101/I                          LocalMux                   0      3798               RISE  1       
I__101/O                          LocalMux                   330    4128               RISE  1       
I__102/I                          IoInMux                    0      4128               RISE  1       
I__102/O                          IoInMux                    259    4387               RISE  1       
leds_obuf_3_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4387               RISE  1       
leds_obuf_3_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6624               FALL  1       
leds_obuf_3_iopad/DIN             IO_PAD                     0      6624               FALL  1       
leds_obuf_3_iopad/PACKAGEPIN:out  IO_PAD                     2088   8712               FALL  1       
leds[3]                           top_module                 0      8712               FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: reset     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : reset
Clock Port        : clk
Clock Reference   : top_module|clk:R
Hold Time         : -127


Capture Clock Path Delay       2381
+ Hold  Time                      0
- Data Path Delay             -2508
---------------------------- ------
Hold Time                      -127

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
reset                           top_module                 0      0                  FALL  1       
reset_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
reset_ibuf_iopad/DOUT           IO_PAD                     460    460                FALL  1       
reset_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
reset_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__76/I                         Odrv4                      0      923                FALL  1       
I__76/O                         Odrv4                      372    1295               FALL  1       
I__77/I                         Span4Mux_v                 0      1295               FALL  1       
I__77/O                         Span4Mux_v                 372    1666               FALL  1       
I__78/I                         Span4Mux_h                 0      1666               FALL  1       
I__78/O                         Span4Mux_h                 316    1982               FALL  1       
I__80/I                         LocalMux                   0      1982               FALL  1       
I__80/O                         LocalMux                   309    2291               FALL  1       
I__84/I                         InMux                      0      2291               FALL  1       
I__84/O                         InMux                      217    2508               FALL  1       
I__88/I                         CascadeMux                 0      2508               FALL  1       
I__88/O                         CascadeMux                 0      2508               FALL  1       
foo.enable_LC_7_6_0/in2         LogicCell40_SEQ_MODE_1000  0      2508               FALL  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               top_module                 0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__246/I                                          gio2CtrlBuf                0      1918               RISE  1       
I__246/O                                          gio2CtrlBuf                0      1918               RISE  1       
I__247/I                                          GlobalMux                  0      1918               RISE  1       
I__247/O                                          GlobalMux                  154    2073               RISE  1       
I__249/I                                          ClkMux                     0      2073               RISE  1       
I__249/O                                          ClkMux                     309    2381               RISE  1       
foo.enable_LC_7_6_0/clk                           LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: leds[0]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : leds[0]
Clock Port         : clk
Clock Reference    : top_module|clk:R
Clock to Out Delay : 8342


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5421
---------------------------- ------
Clock To Out Delay             8342

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               top_module                 0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__246/I                                          gio2CtrlBuf                0      1918               RISE  1       
I__246/O                                          gio2CtrlBuf                0      1918               RISE  1       
I__247/I                                          GlobalMux                  0      1918               RISE  1       
I__247/O                                          GlobalMux                  154    2073               RISE  1       
I__250/I                                          ClkMux                     0      2073               RISE  1       
I__250/O                                          ClkMux                     309    2381               RISE  1       
bar.leds_0_LC_8_7_0/clk                           LogicCell40_SEQ_MODE_1011  0      2381               RISE  1       

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
bar.leds_0_LC_8_7_0/lcout         LogicCell40_SEQ_MODE_1011  540    2921               FALL  2       
I__118/I                          Odrv4                      0      2921               FALL  1       
I__118/O                          Odrv4                      372    3293               FALL  1       
I__120/I                          Span4Mux_v                 0      3293               FALL  1       
I__120/O                          Span4Mux_v                 372    3665               FALL  1       
I__121/I                          Span4Mux_s3_h              0      3665               FALL  1       
I__121/O                          Span4Mux_s3_h              231    3896               FALL  1       
I__122/I                          LocalMux                   0      3896               FALL  1       
I__122/O                          LocalMux                   309    4205               FALL  1       
I__123/I                          IoInMux                    0      4205               FALL  1       
I__123/O                          IoInMux                    217    4422               FALL  1       
leds_obuf_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4422               FALL  1       
leds_obuf_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6428               RISE  1       
leds_obuf_0_iopad/DIN             IO_PAD                     0      6428               RISE  1       
leds_obuf_0_iopad/PACKAGEPIN:out  IO_PAD                     1914   8342               RISE  1       
leds[0]                           top_module                 0      8342               RISE  1       

6.5.2::Path details for port: leds[1]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : leds[1]
Clock Port         : clk
Clock Reference    : top_module|clk:R
Clock to Out Delay : 8342


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5421
---------------------------- ------
Clock To Out Delay             8342

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               top_module                 0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__246/I                                          gio2CtrlBuf                0      1918               RISE  1       
I__246/O                                          gio2CtrlBuf                0      1918               RISE  1       
I__247/I                                          GlobalMux                  0      1918               RISE  1       
I__247/O                                          GlobalMux                  154    2073               RISE  1       
I__250/I                                          ClkMux                     0      2073               RISE  1       
I__250/O                                          ClkMux                     309    2381               RISE  1       
bar.leds_1_LC_8_7_1/clk                           LogicCell40_SEQ_MODE_1010  0      2381               RISE  1       

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
bar.leds_1_LC_8_7_1/lcout         LogicCell40_SEQ_MODE_1010  540    2921               FALL  2       
I__111/I                          Odrv4                      0      2921               FALL  1       
I__111/O                          Odrv4                      372    3293               FALL  1       
I__113/I                          Span4Mux_v                 0      3293               FALL  1       
I__113/O                          Span4Mux_v                 372    3665               FALL  1       
I__114/I                          Span4Mux_s3_h              0      3665               FALL  1       
I__114/O                          Span4Mux_s3_h              231    3896               FALL  1       
I__115/I                          LocalMux                   0      3896               FALL  1       
I__115/O                          LocalMux                   309    4205               FALL  1       
I__116/I                          IoInMux                    0      4205               FALL  1       
I__116/O                          IoInMux                    217    4422               FALL  1       
leds_obuf_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4422               FALL  1       
leds_obuf_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6428               RISE  1       
leds_obuf_1_iopad/DIN             IO_PAD                     0      6428               RISE  1       
leds_obuf_1_iopad/PACKAGEPIN:out  IO_PAD                     1914   8342               RISE  1       
leds[1]                           top_module                 0      8342               RISE  1       

6.5.3::Path details for port: leds[2]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : leds[2]
Clock Port         : clk
Clock Reference    : top_module|clk:R
Clock to Out Delay : 8279


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5358
---------------------------- ------
Clock To Out Delay             8279

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               top_module                 0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__246/I                                          gio2CtrlBuf                0      1918               RISE  1       
I__246/O                                          gio2CtrlBuf                0      1918               RISE  1       
I__247/I                                          GlobalMux                  0      1918               RISE  1       
I__247/O                                          GlobalMux                  154    2073               RISE  1       
I__250/I                                          ClkMux                     0      2073               RISE  1       
I__250/O                                          ClkMux                     309    2381               RISE  1       
bar.leds_2_LC_8_7_2/clk                           LogicCell40_SEQ_MODE_1010  0      2381               RISE  1       

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
bar.leds_2_LC_8_7_2/lcout         LogicCell40_SEQ_MODE_1010  540    2921               FALL  2       
I__104/I                          Odrv4                      0      2921               FALL  1       
I__104/O                          Odrv4                      372    3293               FALL  1       
I__106/I                          Span4Mux_v                 0      3293               FALL  1       
I__106/O                          Span4Mux_v                 372    3665               FALL  1       
I__107/I                          Span4Mux_s1_h              0      3665               FALL  1       
I__107/O                          Span4Mux_s1_h              168    3833               FALL  1       
I__108/I                          LocalMux                   0      3833               FALL  1       
I__108/O                          LocalMux                   309    4142               FALL  1       
I__109/I                          IoInMux                    0      4142               FALL  1       
I__109/O                          IoInMux                    217    4359               FALL  1       
leds_obuf_2_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4359               FALL  1       
leds_obuf_2_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6365               RISE  1       
leds_obuf_2_iopad/DIN             IO_PAD                     0      6365               RISE  1       
leds_obuf_2_iopad/PACKAGEPIN:out  IO_PAD                     1914   8279               RISE  1       
leds[2]                           top_module                 0      8279               RISE  1       

6.5.4::Path details for port: leds[3]   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : leds[3]
Clock Port         : clk
Clock Reference    : top_module|clk:R
Clock to Out Delay : 8279


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5358
---------------------------- ------
Clock To Out Delay             8279

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               top_module                 0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__246/I                                          gio2CtrlBuf                0      1918               RISE  1       
I__246/O                                          gio2CtrlBuf                0      1918               RISE  1       
I__247/I                                          GlobalMux                  0      1918               RISE  1       
I__247/O                                          GlobalMux                  154    2073               RISE  1       
I__250/I                                          ClkMux                     0      2073               RISE  1       
I__250/O                                          ClkMux                     309    2381               RISE  1       
bar.leds_3_LC_8_7_3/clk                           LogicCell40_SEQ_MODE_1010  0      2381               RISE  1       

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
bar.leds_3_LC_8_7_3/lcout         LogicCell40_SEQ_MODE_1010  540    2921               FALL  2       
I__97/I                           Odrv4                      0      2921               FALL  1       
I__97/O                           Odrv4                      372    3293               FALL  1       
I__99/I                           Span4Mux_v                 0      3293               FALL  1       
I__99/O                           Span4Mux_v                 372    3665               FALL  1       
I__100/I                          Span4Mux_s1_h              0      3665               FALL  1       
I__100/O                          Span4Mux_s1_h              168    3833               FALL  1       
I__101/I                          LocalMux                   0      3833               FALL  1       
I__101/O                          LocalMux                   309    4142               FALL  1       
I__102/I                          IoInMux                    0      4142               FALL  1       
I__102/O                          IoInMux                    217    4359               FALL  1       
leds_obuf_3_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4359               FALL  1       
leds_obuf_3_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6365               RISE  1       
leds_obuf_3_iopad/DIN             IO_PAD                     0      6365               RISE  1       
leds_obuf_3_iopad/PACKAGEPIN:out  IO_PAD                     1914   8279               RISE  1       
leds[3]                           top_module                 0      8279               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_8_LC_8_8_4/lcout
Path End         : bar.leds_3_LC_8_7_3/ce
Capture Clock    : bar.leds_3_LC_8_7_3/clk
Setup Constraint : 6600p
Path slack       : 1003p

Capture Clock Arrival Time (top_module|clk:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8981

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                5057
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    7978
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__248/I                                          ClkMux                         0              2073  RISE       1
I__248/O                                          ClkMux                       309              2381  RISE       1
foo.counter_8_LC_8_8_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_8_LC_8_8_4/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1003  RISE       3
I__229/I                               Odrv12                         0              2921   1003  RISE       1
I__229/O                               Odrv12                       491              3412   1003  RISE       1
I__232/I                               LocalMux                       0              3412   1003  RISE       1
I__232/O                               LocalMux                     330              3742   1003  RISE       1
I__235/I                               InMux                          0              3742   1003  RISE       1
I__235/O                               InMux                        259              4001   1003  RISE       1
foo.counter_RNIV6AU_4_LC_8_5_4/in0     LogicCell40_SEQ_MODE_0000      0              4001   1003  RISE       1
foo.counter_RNIV6AU_4_LC_8_5_4/lcout   LogicCell40_SEQ_MODE_0000    449              4450   1003  RISE       1
I__74/I                                LocalMux                       0              4450   1003  RISE       1
I__74/O                                LocalMux                     330              4780   1003  RISE       1
I__75/I                                InMux                          0              4780   1003  RISE       1
I__75/O                                InMux                        259              5039   1003  RISE       1
foo.counter_RNIALJ44_2_LC_8_5_1/in1    LogicCell40_SEQ_MODE_0000      0              5039   1003  RISE       1
foo.counter_RNIALJ44_2_LC_8_5_1/lcout  LogicCell40_SEQ_MODE_0000    400              5439   1003  RISE      11
I__263/I                               LocalMux                       0              5439   1003  RISE       1
I__263/O                               LocalMux                     330              5769   1003  RISE       1
I__267/I                               InMux                          0              5769   1003  RISE       1
I__267/O                               InMux                        259              6028   1003  RISE       1
foo.enable_RNIKS5P6_LC_8_6_5/in3       LogicCell40_SEQ_MODE_0000      0              6028   1003  RISE       1
foo.enable_RNIKS5P6_LC_8_6_5/lcout     LogicCell40_SEQ_MODE_0000    316              6344   1003  RISE       4
I__92/I                                Odrv4                          0              6344   1003  RISE       1
I__92/O                                Odrv4                        351              6695   1003  RISE       1
I__93/I                                Span4Mux_v                     0              6695   1003  RISE       1
I__93/O                                Span4Mux_v                   351              7045   1003  RISE       1
I__94/I                                LocalMux                       0              7045   1003  RISE       1
I__94/O                                LocalMux                     330              7375   1003  RISE       1
I__95/I                                CEMux                          0              7375   1003  RISE       1
I__95/O                                CEMux                        603              7978   1003  RISE       1
bar.leds_3_LC_8_7_3/ce                 LogicCell40_SEQ_MODE_1010      0              7978   1003  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__250/I                                          ClkMux                         0              2073  RISE       1
I__250/O                                          ClkMux                       309              2381  RISE       1
bar.leds_3_LC_8_7_3/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_8_LC_8_8_4/lcout
Path End         : bar.leds_2_LC_8_7_2/ce
Capture Clock    : bar.leds_2_LC_8_7_2/clk
Setup Constraint : 6600p
Path slack       : 1003p

Capture Clock Arrival Time (top_module|clk:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8981

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                5057
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    7978
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__248/I                                          ClkMux                         0              2073  RISE       1
I__248/O                                          ClkMux                       309              2381  RISE       1
foo.counter_8_LC_8_8_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_8_LC_8_8_4/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1003  RISE       3
I__229/I                               Odrv12                         0              2921   1003  RISE       1
I__229/O                               Odrv12                       491              3412   1003  RISE       1
I__232/I                               LocalMux                       0              3412   1003  RISE       1
I__232/O                               LocalMux                     330              3742   1003  RISE       1
I__235/I                               InMux                          0              3742   1003  RISE       1
I__235/O                               InMux                        259              4001   1003  RISE       1
foo.counter_RNIV6AU_4_LC_8_5_4/in0     LogicCell40_SEQ_MODE_0000      0              4001   1003  RISE       1
foo.counter_RNIV6AU_4_LC_8_5_4/lcout   LogicCell40_SEQ_MODE_0000    449              4450   1003  RISE       1
I__74/I                                LocalMux                       0              4450   1003  RISE       1
I__74/O                                LocalMux                     330              4780   1003  RISE       1
I__75/I                                InMux                          0              4780   1003  RISE       1
I__75/O                                InMux                        259              5039   1003  RISE       1
foo.counter_RNIALJ44_2_LC_8_5_1/in1    LogicCell40_SEQ_MODE_0000      0              5039   1003  RISE       1
foo.counter_RNIALJ44_2_LC_8_5_1/lcout  LogicCell40_SEQ_MODE_0000    400              5439   1003  RISE      11
I__263/I                               LocalMux                       0              5439   1003  RISE       1
I__263/O                               LocalMux                     330              5769   1003  RISE       1
I__267/I                               InMux                          0              5769   1003  RISE       1
I__267/O                               InMux                        259              6028   1003  RISE       1
foo.enable_RNIKS5P6_LC_8_6_5/in3       LogicCell40_SEQ_MODE_0000      0              6028   1003  RISE       1
foo.enable_RNIKS5P6_LC_8_6_5/lcout     LogicCell40_SEQ_MODE_0000    316              6344   1003  RISE       4
I__92/I                                Odrv4                          0              6344   1003  RISE       1
I__92/O                                Odrv4                        351              6695   1003  RISE       1
I__93/I                                Span4Mux_v                     0              6695   1003  RISE       1
I__93/O                                Span4Mux_v                   351              7045   1003  RISE       1
I__94/I                                LocalMux                       0              7045   1003  RISE       1
I__94/O                                LocalMux                     330              7375   1003  RISE       1
I__95/I                                CEMux                          0              7375   1003  RISE       1
I__95/O                                CEMux                        603              7978   1003  RISE       1
bar.leds_2_LC_8_7_2/ce                 LogicCell40_SEQ_MODE_1010      0              7978   1003  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__250/I                                          ClkMux                         0              2073  RISE       1
I__250/O                                          ClkMux                       309              2381  RISE       1
bar.leds_2_LC_8_7_2/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_8_LC_8_8_4/lcout
Path End         : bar.leds_1_LC_8_7_1/ce
Capture Clock    : bar.leds_1_LC_8_7_1/clk
Setup Constraint : 6600p
Path slack       : 1003p

Capture Clock Arrival Time (top_module|clk:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8981

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                5057
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    7978
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__248/I                                          ClkMux                         0              2073  RISE       1
I__248/O                                          ClkMux                       309              2381  RISE       1
foo.counter_8_LC_8_8_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_8_LC_8_8_4/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1003  RISE       3
I__229/I                               Odrv12                         0              2921   1003  RISE       1
I__229/O                               Odrv12                       491              3412   1003  RISE       1
I__232/I                               LocalMux                       0              3412   1003  RISE       1
I__232/O                               LocalMux                     330              3742   1003  RISE       1
I__235/I                               InMux                          0              3742   1003  RISE       1
I__235/O                               InMux                        259              4001   1003  RISE       1
foo.counter_RNIV6AU_4_LC_8_5_4/in0     LogicCell40_SEQ_MODE_0000      0              4001   1003  RISE       1
foo.counter_RNIV6AU_4_LC_8_5_4/lcout   LogicCell40_SEQ_MODE_0000    449              4450   1003  RISE       1
I__74/I                                LocalMux                       0              4450   1003  RISE       1
I__74/O                                LocalMux                     330              4780   1003  RISE       1
I__75/I                                InMux                          0              4780   1003  RISE       1
I__75/O                                InMux                        259              5039   1003  RISE       1
foo.counter_RNIALJ44_2_LC_8_5_1/in1    LogicCell40_SEQ_MODE_0000      0              5039   1003  RISE       1
foo.counter_RNIALJ44_2_LC_8_5_1/lcout  LogicCell40_SEQ_MODE_0000    400              5439   1003  RISE      11
I__263/I                               LocalMux                       0              5439   1003  RISE       1
I__263/O                               LocalMux                     330              5769   1003  RISE       1
I__267/I                               InMux                          0              5769   1003  RISE       1
I__267/O                               InMux                        259              6028   1003  RISE       1
foo.enable_RNIKS5P6_LC_8_6_5/in3       LogicCell40_SEQ_MODE_0000      0              6028   1003  RISE       1
foo.enable_RNIKS5P6_LC_8_6_5/lcout     LogicCell40_SEQ_MODE_0000    316              6344   1003  RISE       4
I__92/I                                Odrv4                          0              6344   1003  RISE       1
I__92/O                                Odrv4                        351              6695   1003  RISE       1
I__93/I                                Span4Mux_v                     0              6695   1003  RISE       1
I__93/O                                Span4Mux_v                   351              7045   1003  RISE       1
I__94/I                                LocalMux                       0              7045   1003  RISE       1
I__94/O                                LocalMux                     330              7375   1003  RISE       1
I__95/I                                CEMux                          0              7375   1003  RISE       1
I__95/O                                CEMux                        603              7978   1003  RISE       1
bar.leds_1_LC_8_7_1/ce                 LogicCell40_SEQ_MODE_1010      0              7978   1003  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__250/I                                          ClkMux                         0              2073  RISE       1
I__250/O                                          ClkMux                       309              2381  RISE       1
bar.leds_1_LC_8_7_1/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_8_LC_8_8_4/lcout
Path End         : bar.leds_0_LC_8_7_0/ce
Capture Clock    : bar.leds_0_LC_8_7_0/clk
Setup Constraint : 6600p
Path slack       : 1003p

Capture Clock Arrival Time (top_module|clk:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8981

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                5057
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    7978
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__248/I                                          ClkMux                         0              2073  RISE       1
I__248/O                                          ClkMux                       309              2381  RISE       1
foo.counter_8_LC_8_8_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_8_LC_8_8_4/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1003  RISE       3
I__229/I                               Odrv12                         0              2921   1003  RISE       1
I__229/O                               Odrv12                       491              3412   1003  RISE       1
I__232/I                               LocalMux                       0              3412   1003  RISE       1
I__232/O                               LocalMux                     330              3742   1003  RISE       1
I__235/I                               InMux                          0              3742   1003  RISE       1
I__235/O                               InMux                        259              4001   1003  RISE       1
foo.counter_RNIV6AU_4_LC_8_5_4/in0     LogicCell40_SEQ_MODE_0000      0              4001   1003  RISE       1
foo.counter_RNIV6AU_4_LC_8_5_4/lcout   LogicCell40_SEQ_MODE_0000    449              4450   1003  RISE       1
I__74/I                                LocalMux                       0              4450   1003  RISE       1
I__74/O                                LocalMux                     330              4780   1003  RISE       1
I__75/I                                InMux                          0              4780   1003  RISE       1
I__75/O                                InMux                        259              5039   1003  RISE       1
foo.counter_RNIALJ44_2_LC_8_5_1/in1    LogicCell40_SEQ_MODE_0000      0              5039   1003  RISE       1
foo.counter_RNIALJ44_2_LC_8_5_1/lcout  LogicCell40_SEQ_MODE_0000    400              5439   1003  RISE      11
I__263/I                               LocalMux                       0              5439   1003  RISE       1
I__263/O                               LocalMux                     330              5769   1003  RISE       1
I__267/I                               InMux                          0              5769   1003  RISE       1
I__267/O                               InMux                        259              6028   1003  RISE       1
foo.enable_RNIKS5P6_LC_8_6_5/in3       LogicCell40_SEQ_MODE_0000      0              6028   1003  RISE       1
foo.enable_RNIKS5P6_LC_8_6_5/lcout     LogicCell40_SEQ_MODE_0000    316              6344   1003  RISE       4
I__92/I                                Odrv4                          0              6344   1003  RISE       1
I__92/O                                Odrv4                        351              6695   1003  RISE       1
I__93/I                                Span4Mux_v                     0              6695   1003  RISE       1
I__93/O                                Span4Mux_v                   351              7045   1003  RISE       1
I__94/I                                LocalMux                       0              7045   1003  RISE       1
I__94/O                                LocalMux                     330              7375   1003  RISE       1
I__95/I                                CEMux                          0              7375   1003  RISE       1
I__95/O                                CEMux                        603              7978   1003  RISE       1
bar.leds_0_LC_8_7_0/ce                 LogicCell40_SEQ_MODE_1011      0              7978   1003  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__250/I                                          ClkMux                         0              2073  RISE       1
I__250/O                                          ClkMux                       309              2381  RISE       1
bar.leds_0_LC_8_7_0/clk                           LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_0_LC_8_5_3/lcout
Path End         : foo.counter_20_LC_8_8_3/in2
Capture Clock    : foo.counter_20_LC_8_8_3/clk
Setup Constraint : 6600p
Path slack       : 1011p

Capture Clock Arrival Time (top_module|clk:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -372
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8610

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                4678
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    7599
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__253/I                                          ClkMux                         0              2073  RISE       1
I__253/O                                          ClkMux                       309              2381  RISE       1
foo.counter_0_LC_8_5_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_0_LC_8_5_3/lcout                          LogicCell40_SEQ_MODE_1000    540              2921   1010  RISE       4
I__169/I                                              LocalMux                       0              2921   1010  RISE       1
I__169/O                                              LocalMux                     330              3251   1010  RISE       1
I__172/I                                              InMux                          0              3251   1010  RISE       1
I__172/O                                              InMux                        259              3510   1010  RISE       1
foo.un5_counter_cry_1_c_LC_9_5_0/in1                  LogicCell40_SEQ_MODE_0000      0              3510   1010  RISE       1
foo.un5_counter_cry_1_c_LC_9_5_0/carryout             LogicCell40_SEQ_MODE_0000    259              3770   1010  RISE       2
foo.counter_2_LC_9_5_1/carryin                        LogicCell40_SEQ_MODE_1000      0              3770   1010  RISE       1
foo.counter_2_LC_9_5_1/carryout                       LogicCell40_SEQ_MODE_1000    126              3896   1010  RISE       2
foo.counter_3_LC_9_5_2/carryin                        LogicCell40_SEQ_MODE_1000      0              3896   1010  RISE       1
foo.counter_3_LC_9_5_2/carryout                       LogicCell40_SEQ_MODE_1000    126              4022   1010  RISE       2
foo.counter_4_LC_9_5_3/carryin                        LogicCell40_SEQ_MODE_1000      0              4022   1010  RISE       1
foo.counter_4_LC_9_5_3/carryout                       LogicCell40_SEQ_MODE_1000    126              4149   1010  RISE       2
foo.counter_5_LC_9_5_4/carryin                        LogicCell40_SEQ_MODE_1000      0              4149   1010  RISE       1
foo.counter_5_LC_9_5_4/carryout                       LogicCell40_SEQ_MODE_1000    126              4275   1010  RISE       2
foo.counter_6_LC_9_5_5/carryin                        LogicCell40_SEQ_MODE_1000      0              4275   1010  RISE       1
foo.counter_6_LC_9_5_5/carryout                       LogicCell40_SEQ_MODE_1000    126              4401   1010  RISE       2
foo.un5_counter_cry_6_THRU_LUT4_0_LC_9_5_6/carryin    LogicCell40_SEQ_MODE_0000      0              4401   1010  RISE       1
foo.un5_counter_cry_6_THRU_LUT4_0_LC_9_5_6/carryout   LogicCell40_SEQ_MODE_0000    126              4527   1010  RISE       2
foo.un5_counter_cry_7_THRU_LUT4_0_LC_9_5_7/carryin    LogicCell40_SEQ_MODE_0000      0              4527   1010  RISE       1
foo.un5_counter_cry_7_THRU_LUT4_0_LC_9_5_7/carryout   LogicCell40_SEQ_MODE_0000    126              4654   1010  RISE       1
IN_MUX_bfv_9_6_0_/carryinitin                         ICE_CARRY_IN_MUX               0              4654   1010  RISE       1
IN_MUX_bfv_9_6_0_/carryinitout                        ICE_CARRY_IN_MUX             196              4850   1010  RISE       2
foo.counter_9_LC_9_6_0/carryin                        LogicCell40_SEQ_MODE_1000      0              4850   1010  RISE       1
foo.counter_9_LC_9_6_0/carryout                       LogicCell40_SEQ_MODE_1000    126              4976   1010  RISE       2
foo.un5_counter_cry_9_THRU_LUT4_0_LC_9_6_1/carryin    LogicCell40_SEQ_MODE_0000      0              4976   1010  RISE       1
foo.un5_counter_cry_9_THRU_LUT4_0_LC_9_6_1/carryout   LogicCell40_SEQ_MODE_0000    126              5103   1010  RISE       2
foo.un5_counter_cry_10_THRU_LUT4_0_LC_9_6_2/carryin   LogicCell40_SEQ_MODE_0000      0              5103   1010  RISE       1
foo.un5_counter_cry_10_THRU_LUT4_0_LC_9_6_2/carryout  LogicCell40_SEQ_MODE_0000    126              5229   1010  RISE       2
foo.counter_12_LC_9_6_3/carryin                       LogicCell40_SEQ_MODE_1000      0              5229   1010  RISE       1
foo.counter_12_LC_9_6_3/carryout                      LogicCell40_SEQ_MODE_1000    126              5355   1010  RISE       2
foo.counter_13_LC_9_6_4/carryin                       LogicCell40_SEQ_MODE_1000      0              5355   1010  RISE       1
foo.counter_13_LC_9_6_4/carryout                      LogicCell40_SEQ_MODE_1000    126              5481   1010  RISE       2
foo.counter_14_LC_9_6_5/carryin                       LogicCell40_SEQ_MODE_1000      0              5481   1010  RISE       1
foo.counter_14_LC_9_6_5/carryout                      LogicCell40_SEQ_MODE_1000    126              5608   1010  RISE       2
foo.un5_counter_cry_14_THRU_LUT4_0_LC_9_6_6/carryin   LogicCell40_SEQ_MODE_0000      0              5608   1010  RISE       1
foo.un5_counter_cry_14_THRU_LUT4_0_LC_9_6_6/carryout  LogicCell40_SEQ_MODE_0000    126              5734   1010  RISE       2
foo.un5_counter_cry_15_THRU_LUT4_0_LC_9_6_7/carryin   LogicCell40_SEQ_MODE_0000      0              5734   1010  RISE       1
foo.un5_counter_cry_15_THRU_LUT4_0_LC_9_6_7/carryout  LogicCell40_SEQ_MODE_0000    126              5860   1010  RISE       1
IN_MUX_bfv_9_7_0_/carryinitin                         ICE_CARRY_IN_MUX               0              5860   1010  RISE       1
IN_MUX_bfv_9_7_0_/carryinitout                        ICE_CARRY_IN_MUX             196              6056   1010  RISE       2
foo.un5_counter_cry_16_THRU_LUT4_0_LC_9_7_0/carryin   LogicCell40_SEQ_MODE_0000      0              6056   1010  RISE       1
foo.un5_counter_cry_16_THRU_LUT4_0_LC_9_7_0/carryout  LogicCell40_SEQ_MODE_0000    126              6183   1010  RISE       2
foo.counter_18_LC_9_7_1/carryin                       LogicCell40_SEQ_MODE_1000      0              6183   1010  RISE       1
foo.counter_18_LC_9_7_1/carryout                      LogicCell40_SEQ_MODE_1000    126              6309   1010  RISE       2
foo.un5_counter_cry_18_THRU_LUT4_0_LC_9_7_2/carryin   LogicCell40_SEQ_MODE_0000      0              6309   1010  RISE       1
foo.un5_counter_cry_18_THRU_LUT4_0_LC_9_7_2/carryout  LogicCell40_SEQ_MODE_0000    126              6435   1010  RISE       2
I__307/I                                              InMux                          0              6435   1010  RISE       1
I__307/O                                              InMux                        259              6695   1010  RISE       1
foo.un5_counter_cry_19_THRU_LUT4_0_LC_9_7_3/in3       LogicCell40_SEQ_MODE_0000      0              6695   1010  RISE       1
foo.un5_counter_cry_19_THRU_LUT4_0_LC_9_7_3/lcout     LogicCell40_SEQ_MODE_0000    316              7010   1010  RISE       1
I__308/I                                              LocalMux                       0              7010   1010  RISE       1
I__308/O                                              LocalMux                     330              7340   1010  RISE       1
I__309/I                                              InMux                          0              7340   1010  RISE       1
I__309/O                                              InMux                        259              7599   1010  RISE       1
I__310/I                                              CascadeMux                     0              7599   1010  RISE       1
I__310/O                                              CascadeMux                     0              7599   1010  RISE       1
foo.counter_20_LC_8_8_3/in2                           LogicCell40_SEQ_MODE_1000      0              7599   1010  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__248/I                                          ClkMux                         0              2073  RISE       1
I__248/O                                          ClkMux                       309              2381  RISE       1
foo.counter_20_LC_8_8_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_0_LC_8_5_3/lcout
Path End         : foo.counter_19_LC_8_8_2/in0
Capture Clock    : foo.counter_19_LC_8_8_2/clk
Setup Constraint : 6600p
Path slack       : 1038p

Capture Clock Arrival Time (top_module|clk:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -470
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8511

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                4552
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    7473
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__253/I                                          ClkMux                         0              2073  RISE       1
I__253/O                                          ClkMux                       309              2381  RISE       1
foo.counter_0_LC_8_5_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_0_LC_8_5_3/lcout                          LogicCell40_SEQ_MODE_1000    540              2921   1010  RISE       4
I__169/I                                              LocalMux                       0              2921   1010  RISE       1
I__169/O                                              LocalMux                     330              3251   1010  RISE       1
I__172/I                                              InMux                          0              3251   1010  RISE       1
I__172/O                                              InMux                        259              3510   1010  RISE       1
foo.un5_counter_cry_1_c_LC_9_5_0/in1                  LogicCell40_SEQ_MODE_0000      0              3510   1010  RISE       1
foo.un5_counter_cry_1_c_LC_9_5_0/carryout             LogicCell40_SEQ_MODE_0000    259              3770   1010  RISE       2
foo.counter_2_LC_9_5_1/carryin                        LogicCell40_SEQ_MODE_1000      0              3770   1010  RISE       1
foo.counter_2_LC_9_5_1/carryout                       LogicCell40_SEQ_MODE_1000    126              3896   1010  RISE       2
foo.counter_3_LC_9_5_2/carryin                        LogicCell40_SEQ_MODE_1000      0              3896   1010  RISE       1
foo.counter_3_LC_9_5_2/carryout                       LogicCell40_SEQ_MODE_1000    126              4022   1010  RISE       2
foo.counter_4_LC_9_5_3/carryin                        LogicCell40_SEQ_MODE_1000      0              4022   1010  RISE       1
foo.counter_4_LC_9_5_3/carryout                       LogicCell40_SEQ_MODE_1000    126              4149   1010  RISE       2
foo.counter_5_LC_9_5_4/carryin                        LogicCell40_SEQ_MODE_1000      0              4149   1010  RISE       1
foo.counter_5_LC_9_5_4/carryout                       LogicCell40_SEQ_MODE_1000    126              4275   1010  RISE       2
foo.counter_6_LC_9_5_5/carryin                        LogicCell40_SEQ_MODE_1000      0              4275   1010  RISE       1
foo.counter_6_LC_9_5_5/carryout                       LogicCell40_SEQ_MODE_1000    126              4401   1010  RISE       2
foo.un5_counter_cry_6_THRU_LUT4_0_LC_9_5_6/carryin    LogicCell40_SEQ_MODE_0000      0              4401   1010  RISE       1
foo.un5_counter_cry_6_THRU_LUT4_0_LC_9_5_6/carryout   LogicCell40_SEQ_MODE_0000    126              4527   1010  RISE       2
foo.un5_counter_cry_7_THRU_LUT4_0_LC_9_5_7/carryin    LogicCell40_SEQ_MODE_0000      0              4527   1010  RISE       1
foo.un5_counter_cry_7_THRU_LUT4_0_LC_9_5_7/carryout   LogicCell40_SEQ_MODE_0000    126              4654   1010  RISE       1
IN_MUX_bfv_9_6_0_/carryinitin                         ICE_CARRY_IN_MUX               0              4654   1010  RISE       1
IN_MUX_bfv_9_6_0_/carryinitout                        ICE_CARRY_IN_MUX             196              4850   1010  RISE       2
foo.counter_9_LC_9_6_0/carryin                        LogicCell40_SEQ_MODE_1000      0              4850   1010  RISE       1
foo.counter_9_LC_9_6_0/carryout                       LogicCell40_SEQ_MODE_1000    126              4976   1010  RISE       2
foo.un5_counter_cry_9_THRU_LUT4_0_LC_9_6_1/carryin    LogicCell40_SEQ_MODE_0000      0              4976   1010  RISE       1
foo.un5_counter_cry_9_THRU_LUT4_0_LC_9_6_1/carryout   LogicCell40_SEQ_MODE_0000    126              5103   1010  RISE       2
foo.un5_counter_cry_10_THRU_LUT4_0_LC_9_6_2/carryin   LogicCell40_SEQ_MODE_0000      0              5103   1010  RISE       1
foo.un5_counter_cry_10_THRU_LUT4_0_LC_9_6_2/carryout  LogicCell40_SEQ_MODE_0000    126              5229   1010  RISE       2
foo.counter_12_LC_9_6_3/carryin                       LogicCell40_SEQ_MODE_1000      0              5229   1010  RISE       1
foo.counter_12_LC_9_6_3/carryout                      LogicCell40_SEQ_MODE_1000    126              5355   1010  RISE       2
foo.counter_13_LC_9_6_4/carryin                       LogicCell40_SEQ_MODE_1000      0              5355   1010  RISE       1
foo.counter_13_LC_9_6_4/carryout                      LogicCell40_SEQ_MODE_1000    126              5481   1010  RISE       2
foo.counter_14_LC_9_6_5/carryin                       LogicCell40_SEQ_MODE_1000      0              5481   1010  RISE       1
foo.counter_14_LC_9_6_5/carryout                      LogicCell40_SEQ_MODE_1000    126              5608   1010  RISE       2
foo.un5_counter_cry_14_THRU_LUT4_0_LC_9_6_6/carryin   LogicCell40_SEQ_MODE_0000      0              5608   1010  RISE       1
foo.un5_counter_cry_14_THRU_LUT4_0_LC_9_6_6/carryout  LogicCell40_SEQ_MODE_0000    126              5734   1010  RISE       2
foo.un5_counter_cry_15_THRU_LUT4_0_LC_9_6_7/carryin   LogicCell40_SEQ_MODE_0000      0              5734   1010  RISE       1
foo.un5_counter_cry_15_THRU_LUT4_0_LC_9_6_7/carryout  LogicCell40_SEQ_MODE_0000    126              5860   1010  RISE       1
IN_MUX_bfv_9_7_0_/carryinitin                         ICE_CARRY_IN_MUX               0              5860   1010  RISE       1
IN_MUX_bfv_9_7_0_/carryinitout                        ICE_CARRY_IN_MUX             196              6056   1010  RISE       2
foo.un5_counter_cry_16_THRU_LUT4_0_LC_9_7_0/carryin   LogicCell40_SEQ_MODE_0000      0              6056   1010  RISE       1
foo.un5_counter_cry_16_THRU_LUT4_0_LC_9_7_0/carryout  LogicCell40_SEQ_MODE_0000    126              6183   1010  RISE       2
foo.counter_18_LC_9_7_1/carryin                       LogicCell40_SEQ_MODE_1000      0              6183   1010  RISE       1
foo.counter_18_LC_9_7_1/carryout                      LogicCell40_SEQ_MODE_1000    126              6309   1010  RISE       2
I__318/I                                              InMux                          0              6309   1038  RISE       1
I__318/O                                              InMux                        259              6568   1038  RISE       1
foo.un5_counter_cry_18_THRU_LUT4_0_LC_9_7_2/in3       LogicCell40_SEQ_MODE_0000      0              6568   1038  RISE       1
foo.un5_counter_cry_18_THRU_LUT4_0_LC_9_7_2/lcout     LogicCell40_SEQ_MODE_0000    316              6884   1038  RISE       1
I__319/I                                              LocalMux                       0              6884   1038  RISE       1
I__319/O                                              LocalMux                     330              7214   1038  RISE       1
I__320/I                                              InMux                          0              7214   1038  RISE       1
I__320/O                                              InMux                        259              7473   1038  RISE       1
foo.counter_19_LC_8_8_2/in0                           LogicCell40_SEQ_MODE_1000      0              7473   1038  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__248/I                                          ClkMux                         0              2073  RISE       1
I__248/O                                          ClkMux                       309              2381  RISE       1
foo.counter_19_LC_8_8_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_0_LC_8_5_3/lcout
Path End         : foo.counter_16_LC_8_8_0/in1
Capture Clock    : foo.counter_16_LC_8_8_0/clk
Setup Constraint : 6600p
Path slack       : 1333p

Capture Clock Arrival Time (top_module|clk:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -400
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8582

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                4328
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    7249
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__253/I                                          ClkMux                         0              2073  RISE       1
I__253/O                                          ClkMux                       309              2381  RISE       1
foo.counter_0_LC_8_5_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_0_LC_8_5_3/lcout                          LogicCell40_SEQ_MODE_1000    540              2921   1010  RISE       4
I__169/I                                              LocalMux                       0              2921   1010  RISE       1
I__169/O                                              LocalMux                     330              3251   1010  RISE       1
I__172/I                                              InMux                          0              3251   1010  RISE       1
I__172/O                                              InMux                        259              3510   1010  RISE       1
foo.un5_counter_cry_1_c_LC_9_5_0/in1                  LogicCell40_SEQ_MODE_0000      0              3510   1010  RISE       1
foo.un5_counter_cry_1_c_LC_9_5_0/carryout             LogicCell40_SEQ_MODE_0000    259              3770   1010  RISE       2
foo.counter_2_LC_9_5_1/carryin                        LogicCell40_SEQ_MODE_1000      0              3770   1010  RISE       1
foo.counter_2_LC_9_5_1/carryout                       LogicCell40_SEQ_MODE_1000    126              3896   1010  RISE       2
foo.counter_3_LC_9_5_2/carryin                        LogicCell40_SEQ_MODE_1000      0              3896   1010  RISE       1
foo.counter_3_LC_9_5_2/carryout                       LogicCell40_SEQ_MODE_1000    126              4022   1010  RISE       2
foo.counter_4_LC_9_5_3/carryin                        LogicCell40_SEQ_MODE_1000      0              4022   1010  RISE       1
foo.counter_4_LC_9_5_3/carryout                       LogicCell40_SEQ_MODE_1000    126              4149   1010  RISE       2
foo.counter_5_LC_9_5_4/carryin                        LogicCell40_SEQ_MODE_1000      0              4149   1010  RISE       1
foo.counter_5_LC_9_5_4/carryout                       LogicCell40_SEQ_MODE_1000    126              4275   1010  RISE       2
foo.counter_6_LC_9_5_5/carryin                        LogicCell40_SEQ_MODE_1000      0              4275   1010  RISE       1
foo.counter_6_LC_9_5_5/carryout                       LogicCell40_SEQ_MODE_1000    126              4401   1010  RISE       2
foo.un5_counter_cry_6_THRU_LUT4_0_LC_9_5_6/carryin    LogicCell40_SEQ_MODE_0000      0              4401   1010  RISE       1
foo.un5_counter_cry_6_THRU_LUT4_0_LC_9_5_6/carryout   LogicCell40_SEQ_MODE_0000    126              4527   1010  RISE       2
foo.un5_counter_cry_7_THRU_LUT4_0_LC_9_5_7/carryin    LogicCell40_SEQ_MODE_0000      0              4527   1010  RISE       1
foo.un5_counter_cry_7_THRU_LUT4_0_LC_9_5_7/carryout   LogicCell40_SEQ_MODE_0000    126              4654   1010  RISE       1
IN_MUX_bfv_9_6_0_/carryinitin                         ICE_CARRY_IN_MUX               0              4654   1010  RISE       1
IN_MUX_bfv_9_6_0_/carryinitout                        ICE_CARRY_IN_MUX             196              4850   1010  RISE       2
foo.counter_9_LC_9_6_0/carryin                        LogicCell40_SEQ_MODE_1000      0              4850   1010  RISE       1
foo.counter_9_LC_9_6_0/carryout                       LogicCell40_SEQ_MODE_1000    126              4976   1010  RISE       2
foo.un5_counter_cry_9_THRU_LUT4_0_LC_9_6_1/carryin    LogicCell40_SEQ_MODE_0000      0              4976   1010  RISE       1
foo.un5_counter_cry_9_THRU_LUT4_0_LC_9_6_1/carryout   LogicCell40_SEQ_MODE_0000    126              5103   1010  RISE       2
foo.un5_counter_cry_10_THRU_LUT4_0_LC_9_6_2/carryin   LogicCell40_SEQ_MODE_0000      0              5103   1010  RISE       1
foo.un5_counter_cry_10_THRU_LUT4_0_LC_9_6_2/carryout  LogicCell40_SEQ_MODE_0000    126              5229   1010  RISE       2
foo.counter_12_LC_9_6_3/carryin                       LogicCell40_SEQ_MODE_1000      0              5229   1010  RISE       1
foo.counter_12_LC_9_6_3/carryout                      LogicCell40_SEQ_MODE_1000    126              5355   1010  RISE       2
foo.counter_13_LC_9_6_4/carryin                       LogicCell40_SEQ_MODE_1000      0              5355   1010  RISE       1
foo.counter_13_LC_9_6_4/carryout                      LogicCell40_SEQ_MODE_1000    126              5481   1010  RISE       2
foo.counter_14_LC_9_6_5/carryin                       LogicCell40_SEQ_MODE_1000      0              5481   1010  RISE       1
foo.counter_14_LC_9_6_5/carryout                      LogicCell40_SEQ_MODE_1000    126              5608   1010  RISE       2
foo.un5_counter_cry_14_THRU_LUT4_0_LC_9_6_6/carryin   LogicCell40_SEQ_MODE_0000      0              5608   1010  RISE       1
foo.un5_counter_cry_14_THRU_LUT4_0_LC_9_6_6/carryout  LogicCell40_SEQ_MODE_0000    126              5734   1010  RISE       2
I__345/I                                              InMux                          0              5734   1333  RISE       1
I__345/O                                              InMux                        259              5993   1333  RISE       1
foo.un5_counter_cry_15_THRU_LUT4_0_LC_9_6_7/in3       LogicCell40_SEQ_MODE_0000      0              5993   1333  RISE       1
foo.un5_counter_cry_15_THRU_LUT4_0_LC_9_6_7/lcout     LogicCell40_SEQ_MODE_0000    316              6309   1333  RISE       1
I__346/I                                              Odrv4                          0              6309   1333  RISE       1
I__346/O                                              Odrv4                        351              6660   1333  RISE       1
I__347/I                                              LocalMux                       0              6660   1333  RISE       1
I__347/O                                              LocalMux                     330              6989   1333  RISE       1
I__348/I                                              InMux                          0              6989   1333  RISE       1
I__348/O                                              InMux                        259              7249   1333  RISE       1
foo.counter_16_LC_8_8_0/in1                           LogicCell40_SEQ_MODE_1000      0              7249   1333  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__248/I                                          ClkMux                         0              2073  RISE       1
I__248/O                                          ClkMux                       309              2381  RISE       1
foo.counter_16_LC_8_8_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_0_LC_8_5_3/lcout
Path End         : foo.counter_17_LC_8_8_1/in1
Capture Clock    : foo.counter_17_LC_8_8_1/clk
Setup Constraint : 6600p
Path slack       : 1361p

Capture Clock Arrival Time (top_module|clk:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -400
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8582

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                4300
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    7221
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__253/I                                          ClkMux                         0              2073  RISE       1
I__253/O                                          ClkMux                       309              2381  RISE       1
foo.counter_0_LC_8_5_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_0_LC_8_5_3/lcout                          LogicCell40_SEQ_MODE_1000    540              2921   1010  RISE       4
I__169/I                                              LocalMux                       0              2921   1010  RISE       1
I__169/O                                              LocalMux                     330              3251   1010  RISE       1
I__172/I                                              InMux                          0              3251   1010  RISE       1
I__172/O                                              InMux                        259              3510   1010  RISE       1
foo.un5_counter_cry_1_c_LC_9_5_0/in1                  LogicCell40_SEQ_MODE_0000      0              3510   1010  RISE       1
foo.un5_counter_cry_1_c_LC_9_5_0/carryout             LogicCell40_SEQ_MODE_0000    259              3770   1010  RISE       2
foo.counter_2_LC_9_5_1/carryin                        LogicCell40_SEQ_MODE_1000      0              3770   1010  RISE       1
foo.counter_2_LC_9_5_1/carryout                       LogicCell40_SEQ_MODE_1000    126              3896   1010  RISE       2
foo.counter_3_LC_9_5_2/carryin                        LogicCell40_SEQ_MODE_1000      0              3896   1010  RISE       1
foo.counter_3_LC_9_5_2/carryout                       LogicCell40_SEQ_MODE_1000    126              4022   1010  RISE       2
foo.counter_4_LC_9_5_3/carryin                        LogicCell40_SEQ_MODE_1000      0              4022   1010  RISE       1
foo.counter_4_LC_9_5_3/carryout                       LogicCell40_SEQ_MODE_1000    126              4149   1010  RISE       2
foo.counter_5_LC_9_5_4/carryin                        LogicCell40_SEQ_MODE_1000      0              4149   1010  RISE       1
foo.counter_5_LC_9_5_4/carryout                       LogicCell40_SEQ_MODE_1000    126              4275   1010  RISE       2
foo.counter_6_LC_9_5_5/carryin                        LogicCell40_SEQ_MODE_1000      0              4275   1010  RISE       1
foo.counter_6_LC_9_5_5/carryout                       LogicCell40_SEQ_MODE_1000    126              4401   1010  RISE       2
foo.un5_counter_cry_6_THRU_LUT4_0_LC_9_5_6/carryin    LogicCell40_SEQ_MODE_0000      0              4401   1010  RISE       1
foo.un5_counter_cry_6_THRU_LUT4_0_LC_9_5_6/carryout   LogicCell40_SEQ_MODE_0000    126              4527   1010  RISE       2
foo.un5_counter_cry_7_THRU_LUT4_0_LC_9_5_7/carryin    LogicCell40_SEQ_MODE_0000      0              4527   1010  RISE       1
foo.un5_counter_cry_7_THRU_LUT4_0_LC_9_5_7/carryout   LogicCell40_SEQ_MODE_0000    126              4654   1010  RISE       1
IN_MUX_bfv_9_6_0_/carryinitin                         ICE_CARRY_IN_MUX               0              4654   1010  RISE       1
IN_MUX_bfv_9_6_0_/carryinitout                        ICE_CARRY_IN_MUX             196              4850   1010  RISE       2
foo.counter_9_LC_9_6_0/carryin                        LogicCell40_SEQ_MODE_1000      0              4850   1010  RISE       1
foo.counter_9_LC_9_6_0/carryout                       LogicCell40_SEQ_MODE_1000    126              4976   1010  RISE       2
foo.un5_counter_cry_9_THRU_LUT4_0_LC_9_6_1/carryin    LogicCell40_SEQ_MODE_0000      0              4976   1010  RISE       1
foo.un5_counter_cry_9_THRU_LUT4_0_LC_9_6_1/carryout   LogicCell40_SEQ_MODE_0000    126              5103   1010  RISE       2
foo.un5_counter_cry_10_THRU_LUT4_0_LC_9_6_2/carryin   LogicCell40_SEQ_MODE_0000      0              5103   1010  RISE       1
foo.un5_counter_cry_10_THRU_LUT4_0_LC_9_6_2/carryout  LogicCell40_SEQ_MODE_0000    126              5229   1010  RISE       2
foo.counter_12_LC_9_6_3/carryin                       LogicCell40_SEQ_MODE_1000      0              5229   1010  RISE       1
foo.counter_12_LC_9_6_3/carryout                      LogicCell40_SEQ_MODE_1000    126              5355   1010  RISE       2
foo.counter_13_LC_9_6_4/carryin                       LogicCell40_SEQ_MODE_1000      0              5355   1010  RISE       1
foo.counter_13_LC_9_6_4/carryout                      LogicCell40_SEQ_MODE_1000    126              5481   1010  RISE       2
foo.counter_14_LC_9_6_5/carryin                       LogicCell40_SEQ_MODE_1000      0              5481   1010  RISE       1
foo.counter_14_LC_9_6_5/carryout                      LogicCell40_SEQ_MODE_1000    126              5608   1010  RISE       2
foo.un5_counter_cry_14_THRU_LUT4_0_LC_9_6_6/carryin   LogicCell40_SEQ_MODE_0000      0              5608   1010  RISE       1
foo.un5_counter_cry_14_THRU_LUT4_0_LC_9_6_6/carryout  LogicCell40_SEQ_MODE_0000    126              5734   1010  RISE       2
foo.un5_counter_cry_15_THRU_LUT4_0_LC_9_6_7/carryin   LogicCell40_SEQ_MODE_0000      0              5734   1010  RISE       1
foo.un5_counter_cry_15_THRU_LUT4_0_LC_9_6_7/carryout  LogicCell40_SEQ_MODE_0000    126              5860   1010  RISE       1
IN_MUX_bfv_9_7_0_/carryinitin                         ICE_CARRY_IN_MUX               0              5860   1010  RISE       1
IN_MUX_bfv_9_7_0_/carryinitout                        ICE_CARRY_IN_MUX             196              6056   1010  RISE       2
I__334/I                                              InMux                          0              6056   1361  RISE       1
I__334/O                                              InMux                        259              6316   1361  RISE       1
foo.un5_counter_cry_16_THRU_LUT4_0_LC_9_7_0/in3       LogicCell40_SEQ_MODE_0000      0              6316   1361  RISE       1
foo.un5_counter_cry_16_THRU_LUT4_0_LC_9_7_0/lcout     LogicCell40_SEQ_MODE_0000    316              6631   1361  RISE       1
I__335/I                                              LocalMux                       0              6631   1361  RISE       1
I__335/O                                              LocalMux                     330              6961   1361  RISE       1
I__336/I                                              InMux                          0              6961   1361  RISE       1
I__336/O                                              InMux                        259              7221   1361  RISE       1
foo.counter_17_LC_8_8_1/in1                           LogicCell40_SEQ_MODE_1000      0              7221   1361  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__248/I                                          ClkMux                         0              2073  RISE       1
I__248/O                                          ClkMux                       309              2381  RISE       1
foo.counter_17_LC_8_8_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_0_LC_8_5_3/lcout
Path End         : foo.counter_22_LC_9_7_5/in3
Capture Clock    : foo.counter_22_LC_9_7_5/clk
Setup Constraint : 6600p
Path slack       : 1761p

Capture Clock Arrival Time (top_module|clk:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -274
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8708

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                4026
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6947
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__253/I                                          ClkMux                         0              2073  RISE       1
I__253/O                                          ClkMux                       309              2381  RISE       1
foo.counter_0_LC_8_5_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_0_LC_8_5_3/lcout                          LogicCell40_SEQ_MODE_1000    540              2921   1010  RISE       4
I__169/I                                              LocalMux                       0              2921   1010  RISE       1
I__169/O                                              LocalMux                     330              3251   1010  RISE       1
I__172/I                                              InMux                          0              3251   1010  RISE       1
I__172/O                                              InMux                        259              3510   1010  RISE       1
foo.un5_counter_cry_1_c_LC_9_5_0/in1                  LogicCell40_SEQ_MODE_0000      0              3510   1010  RISE       1
foo.un5_counter_cry_1_c_LC_9_5_0/carryout             LogicCell40_SEQ_MODE_0000    259              3770   1010  RISE       2
foo.counter_2_LC_9_5_1/carryin                        LogicCell40_SEQ_MODE_1000      0              3770   1010  RISE       1
foo.counter_2_LC_9_5_1/carryout                       LogicCell40_SEQ_MODE_1000    126              3896   1010  RISE       2
foo.counter_3_LC_9_5_2/carryin                        LogicCell40_SEQ_MODE_1000      0              3896   1010  RISE       1
foo.counter_3_LC_9_5_2/carryout                       LogicCell40_SEQ_MODE_1000    126              4022   1010  RISE       2
foo.counter_4_LC_9_5_3/carryin                        LogicCell40_SEQ_MODE_1000      0              4022   1010  RISE       1
foo.counter_4_LC_9_5_3/carryout                       LogicCell40_SEQ_MODE_1000    126              4149   1010  RISE       2
foo.counter_5_LC_9_5_4/carryin                        LogicCell40_SEQ_MODE_1000      0              4149   1010  RISE       1
foo.counter_5_LC_9_5_4/carryout                       LogicCell40_SEQ_MODE_1000    126              4275   1010  RISE       2
foo.counter_6_LC_9_5_5/carryin                        LogicCell40_SEQ_MODE_1000      0              4275   1010  RISE       1
foo.counter_6_LC_9_5_5/carryout                       LogicCell40_SEQ_MODE_1000    126              4401   1010  RISE       2
foo.un5_counter_cry_6_THRU_LUT4_0_LC_9_5_6/carryin    LogicCell40_SEQ_MODE_0000      0              4401   1010  RISE       1
foo.un5_counter_cry_6_THRU_LUT4_0_LC_9_5_6/carryout   LogicCell40_SEQ_MODE_0000    126              4527   1010  RISE       2
foo.un5_counter_cry_7_THRU_LUT4_0_LC_9_5_7/carryin    LogicCell40_SEQ_MODE_0000      0              4527   1010  RISE       1
foo.un5_counter_cry_7_THRU_LUT4_0_LC_9_5_7/carryout   LogicCell40_SEQ_MODE_0000    126              4654   1010  RISE       1
IN_MUX_bfv_9_6_0_/carryinitin                         ICE_CARRY_IN_MUX               0              4654   1010  RISE       1
IN_MUX_bfv_9_6_0_/carryinitout                        ICE_CARRY_IN_MUX             196              4850   1010  RISE       2
foo.counter_9_LC_9_6_0/carryin                        LogicCell40_SEQ_MODE_1000      0              4850   1010  RISE       1
foo.counter_9_LC_9_6_0/carryout                       LogicCell40_SEQ_MODE_1000    126              4976   1010  RISE       2
foo.un5_counter_cry_9_THRU_LUT4_0_LC_9_6_1/carryin    LogicCell40_SEQ_MODE_0000      0              4976   1010  RISE       1
foo.un5_counter_cry_9_THRU_LUT4_0_LC_9_6_1/carryout   LogicCell40_SEQ_MODE_0000    126              5103   1010  RISE       2
foo.un5_counter_cry_10_THRU_LUT4_0_LC_9_6_2/carryin   LogicCell40_SEQ_MODE_0000      0              5103   1010  RISE       1
foo.un5_counter_cry_10_THRU_LUT4_0_LC_9_6_2/carryout  LogicCell40_SEQ_MODE_0000    126              5229   1010  RISE       2
foo.counter_12_LC_9_6_3/carryin                       LogicCell40_SEQ_MODE_1000      0              5229   1010  RISE       1
foo.counter_12_LC_9_6_3/carryout                      LogicCell40_SEQ_MODE_1000    126              5355   1010  RISE       2
foo.counter_13_LC_9_6_4/carryin                       LogicCell40_SEQ_MODE_1000      0              5355   1010  RISE       1
foo.counter_13_LC_9_6_4/carryout                      LogicCell40_SEQ_MODE_1000    126              5481   1010  RISE       2
foo.counter_14_LC_9_6_5/carryin                       LogicCell40_SEQ_MODE_1000      0              5481   1010  RISE       1
foo.counter_14_LC_9_6_5/carryout                      LogicCell40_SEQ_MODE_1000    126              5608   1010  RISE       2
foo.un5_counter_cry_14_THRU_LUT4_0_LC_9_6_6/carryin   LogicCell40_SEQ_MODE_0000      0              5608   1010  RISE       1
foo.un5_counter_cry_14_THRU_LUT4_0_LC_9_6_6/carryout  LogicCell40_SEQ_MODE_0000    126              5734   1010  RISE       2
foo.un5_counter_cry_15_THRU_LUT4_0_LC_9_6_7/carryin   LogicCell40_SEQ_MODE_0000      0              5734   1010  RISE       1
foo.un5_counter_cry_15_THRU_LUT4_0_LC_9_6_7/carryout  LogicCell40_SEQ_MODE_0000    126              5860   1010  RISE       1
IN_MUX_bfv_9_7_0_/carryinitin                         ICE_CARRY_IN_MUX               0              5860   1010  RISE       1
IN_MUX_bfv_9_7_0_/carryinitout                        ICE_CARRY_IN_MUX             196              6056   1010  RISE       2
foo.un5_counter_cry_16_THRU_LUT4_0_LC_9_7_0/carryin   LogicCell40_SEQ_MODE_0000      0              6056   1010  RISE       1
foo.un5_counter_cry_16_THRU_LUT4_0_LC_9_7_0/carryout  LogicCell40_SEQ_MODE_0000    126              6183   1010  RISE       2
foo.counter_18_LC_9_7_1/carryin                       LogicCell40_SEQ_MODE_1000      0              6183   1010  RISE       1
foo.counter_18_LC_9_7_1/carryout                      LogicCell40_SEQ_MODE_1000    126              6309   1010  RISE       2
foo.un5_counter_cry_18_THRU_LUT4_0_LC_9_7_2/carryin   LogicCell40_SEQ_MODE_0000      0              6309   1010  RISE       1
foo.un5_counter_cry_18_THRU_LUT4_0_LC_9_7_2/carryout  LogicCell40_SEQ_MODE_0000    126              6435   1010  RISE       2
foo.un5_counter_cry_19_THRU_LUT4_0_LC_9_7_3/carryin   LogicCell40_SEQ_MODE_0000      0              6435   1761  RISE       1
foo.un5_counter_cry_19_THRU_LUT4_0_LC_9_7_3/carryout  LogicCell40_SEQ_MODE_0000    126              6561   1761  RISE       2
foo.counter_21_LC_9_7_4/carryin                       LogicCell40_SEQ_MODE_1000      0              6561   1761  RISE       1
foo.counter_21_LC_9_7_4/carryout                      LogicCell40_SEQ_MODE_1000    126              6688   1761  RISE       1
I__262/I                                              InMux                          0              6688   1761  RISE       1
I__262/O                                              InMux                        259              6947   1761  RISE       1
foo.counter_22_LC_9_7_5/in3                           LogicCell40_SEQ_MODE_1000      0              6947   1761  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__252/I                                          ClkMux                         0              2073  RISE       1
I__252/O                                          ClkMux                       309              2381  RISE       1
foo.counter_22_LC_9_7_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_0_LC_8_5_3/lcout
Path End         : foo.counter_15_LC_8_6_7/in1
Capture Clock    : foo.counter_15_LC_8_6_7/clk
Setup Constraint : 6600p
Path slack       : 1810p

Capture Clock Arrival Time (top_module|clk:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -400
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8582

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                3851
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6772
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__253/I                                          ClkMux                         0              2073  RISE       1
I__253/O                                          ClkMux                       309              2381  RISE       1
foo.counter_0_LC_8_5_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_0_LC_8_5_3/lcout                          LogicCell40_SEQ_MODE_1000    540              2921   1010  RISE       4
I__169/I                                              LocalMux                       0              2921   1010  RISE       1
I__169/O                                              LocalMux                     330              3251   1010  RISE       1
I__172/I                                              InMux                          0              3251   1010  RISE       1
I__172/O                                              InMux                        259              3510   1010  RISE       1
foo.un5_counter_cry_1_c_LC_9_5_0/in1                  LogicCell40_SEQ_MODE_0000      0              3510   1010  RISE       1
foo.un5_counter_cry_1_c_LC_9_5_0/carryout             LogicCell40_SEQ_MODE_0000    259              3770   1010  RISE       2
foo.counter_2_LC_9_5_1/carryin                        LogicCell40_SEQ_MODE_1000      0              3770   1010  RISE       1
foo.counter_2_LC_9_5_1/carryout                       LogicCell40_SEQ_MODE_1000    126              3896   1010  RISE       2
foo.counter_3_LC_9_5_2/carryin                        LogicCell40_SEQ_MODE_1000      0              3896   1010  RISE       1
foo.counter_3_LC_9_5_2/carryout                       LogicCell40_SEQ_MODE_1000    126              4022   1010  RISE       2
foo.counter_4_LC_9_5_3/carryin                        LogicCell40_SEQ_MODE_1000      0              4022   1010  RISE       1
foo.counter_4_LC_9_5_3/carryout                       LogicCell40_SEQ_MODE_1000    126              4149   1010  RISE       2
foo.counter_5_LC_9_5_4/carryin                        LogicCell40_SEQ_MODE_1000      0              4149   1010  RISE       1
foo.counter_5_LC_9_5_4/carryout                       LogicCell40_SEQ_MODE_1000    126              4275   1010  RISE       2
foo.counter_6_LC_9_5_5/carryin                        LogicCell40_SEQ_MODE_1000      0              4275   1010  RISE       1
foo.counter_6_LC_9_5_5/carryout                       LogicCell40_SEQ_MODE_1000    126              4401   1010  RISE       2
foo.un5_counter_cry_6_THRU_LUT4_0_LC_9_5_6/carryin    LogicCell40_SEQ_MODE_0000      0              4401   1010  RISE       1
foo.un5_counter_cry_6_THRU_LUT4_0_LC_9_5_6/carryout   LogicCell40_SEQ_MODE_0000    126              4527   1010  RISE       2
foo.un5_counter_cry_7_THRU_LUT4_0_LC_9_5_7/carryin    LogicCell40_SEQ_MODE_0000      0              4527   1010  RISE       1
foo.un5_counter_cry_7_THRU_LUT4_0_LC_9_5_7/carryout   LogicCell40_SEQ_MODE_0000    126              4654   1010  RISE       1
IN_MUX_bfv_9_6_0_/carryinitin                         ICE_CARRY_IN_MUX               0              4654   1010  RISE       1
IN_MUX_bfv_9_6_0_/carryinitout                        ICE_CARRY_IN_MUX             196              4850   1010  RISE       2
foo.counter_9_LC_9_6_0/carryin                        LogicCell40_SEQ_MODE_1000      0              4850   1010  RISE       1
foo.counter_9_LC_9_6_0/carryout                       LogicCell40_SEQ_MODE_1000    126              4976   1010  RISE       2
foo.un5_counter_cry_9_THRU_LUT4_0_LC_9_6_1/carryin    LogicCell40_SEQ_MODE_0000      0              4976   1010  RISE       1
foo.un5_counter_cry_9_THRU_LUT4_0_LC_9_6_1/carryout   LogicCell40_SEQ_MODE_0000    126              5103   1010  RISE       2
foo.un5_counter_cry_10_THRU_LUT4_0_LC_9_6_2/carryin   LogicCell40_SEQ_MODE_0000      0              5103   1010  RISE       1
foo.un5_counter_cry_10_THRU_LUT4_0_LC_9_6_2/carryout  LogicCell40_SEQ_MODE_0000    126              5229   1010  RISE       2
foo.counter_12_LC_9_6_3/carryin                       LogicCell40_SEQ_MODE_1000      0              5229   1010  RISE       1
foo.counter_12_LC_9_6_3/carryout                      LogicCell40_SEQ_MODE_1000    126              5355   1010  RISE       2
foo.counter_13_LC_9_6_4/carryin                       LogicCell40_SEQ_MODE_1000      0              5355   1010  RISE       1
foo.counter_13_LC_9_6_4/carryout                      LogicCell40_SEQ_MODE_1000    126              5481   1010  RISE       2
foo.counter_14_LC_9_6_5/carryin                       LogicCell40_SEQ_MODE_1000      0              5481   1010  RISE       1
foo.counter_14_LC_9_6_5/carryout                      LogicCell40_SEQ_MODE_1000    126              5608   1010  RISE       2
I__176/I                                              InMux                          0              5608   1810  RISE       1
I__176/O                                              InMux                        259              5867   1810  RISE       1
foo.un5_counter_cry_14_THRU_LUT4_0_LC_9_6_6/in3       LogicCell40_SEQ_MODE_0000      0              5867   1810  RISE       1
foo.un5_counter_cry_14_THRU_LUT4_0_LC_9_6_6/lcout     LogicCell40_SEQ_MODE_0000    316              6183   1810  RISE       1
I__177/I                                              LocalMux                       0              6183   1810  RISE       1
I__177/O                                              LocalMux                     330              6512   1810  RISE       1
I__178/I                                              InMux                          0              6512   1810  RISE       1
I__178/O                                              InMux                        259              6772   1810  RISE       1
foo.counter_15_LC_8_6_7/in1                           LogicCell40_SEQ_MODE_1000      0              6772   1810  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__251/I                                          ClkMux                         0              2073  RISE       1
I__251/O                                          ClkMux                       309              2381  RISE       1
foo.counter_15_LC_8_6_7/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_0_LC_8_5_3/lcout
Path End         : foo.counter_21_LC_9_7_4/in3
Capture Clock    : foo.counter_21_LC_9_7_4/clk
Setup Constraint : 6600p
Path slack       : 1887p

Capture Clock Arrival Time (top_module|clk:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -274
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8708

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                3900
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6821
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__253/I                                          ClkMux                         0              2073  RISE       1
I__253/O                                          ClkMux                       309              2381  RISE       1
foo.counter_0_LC_8_5_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_0_LC_8_5_3/lcout                          LogicCell40_SEQ_MODE_1000    540              2921   1010  RISE       4
I__169/I                                              LocalMux                       0              2921   1010  RISE       1
I__169/O                                              LocalMux                     330              3251   1010  RISE       1
I__172/I                                              InMux                          0              3251   1010  RISE       1
I__172/O                                              InMux                        259              3510   1010  RISE       1
foo.un5_counter_cry_1_c_LC_9_5_0/in1                  LogicCell40_SEQ_MODE_0000      0              3510   1010  RISE       1
foo.un5_counter_cry_1_c_LC_9_5_0/carryout             LogicCell40_SEQ_MODE_0000    259              3770   1010  RISE       2
foo.counter_2_LC_9_5_1/carryin                        LogicCell40_SEQ_MODE_1000      0              3770   1010  RISE       1
foo.counter_2_LC_9_5_1/carryout                       LogicCell40_SEQ_MODE_1000    126              3896   1010  RISE       2
foo.counter_3_LC_9_5_2/carryin                        LogicCell40_SEQ_MODE_1000      0              3896   1010  RISE       1
foo.counter_3_LC_9_5_2/carryout                       LogicCell40_SEQ_MODE_1000    126              4022   1010  RISE       2
foo.counter_4_LC_9_5_3/carryin                        LogicCell40_SEQ_MODE_1000      0              4022   1010  RISE       1
foo.counter_4_LC_9_5_3/carryout                       LogicCell40_SEQ_MODE_1000    126              4149   1010  RISE       2
foo.counter_5_LC_9_5_4/carryin                        LogicCell40_SEQ_MODE_1000      0              4149   1010  RISE       1
foo.counter_5_LC_9_5_4/carryout                       LogicCell40_SEQ_MODE_1000    126              4275   1010  RISE       2
foo.counter_6_LC_9_5_5/carryin                        LogicCell40_SEQ_MODE_1000      0              4275   1010  RISE       1
foo.counter_6_LC_9_5_5/carryout                       LogicCell40_SEQ_MODE_1000    126              4401   1010  RISE       2
foo.un5_counter_cry_6_THRU_LUT4_0_LC_9_5_6/carryin    LogicCell40_SEQ_MODE_0000      0              4401   1010  RISE       1
foo.un5_counter_cry_6_THRU_LUT4_0_LC_9_5_6/carryout   LogicCell40_SEQ_MODE_0000    126              4527   1010  RISE       2
foo.un5_counter_cry_7_THRU_LUT4_0_LC_9_5_7/carryin    LogicCell40_SEQ_MODE_0000      0              4527   1010  RISE       1
foo.un5_counter_cry_7_THRU_LUT4_0_LC_9_5_7/carryout   LogicCell40_SEQ_MODE_0000    126              4654   1010  RISE       1
IN_MUX_bfv_9_6_0_/carryinitin                         ICE_CARRY_IN_MUX               0              4654   1010  RISE       1
IN_MUX_bfv_9_6_0_/carryinitout                        ICE_CARRY_IN_MUX             196              4850   1010  RISE       2
foo.counter_9_LC_9_6_0/carryin                        LogicCell40_SEQ_MODE_1000      0              4850   1010  RISE       1
foo.counter_9_LC_9_6_0/carryout                       LogicCell40_SEQ_MODE_1000    126              4976   1010  RISE       2
foo.un5_counter_cry_9_THRU_LUT4_0_LC_9_6_1/carryin    LogicCell40_SEQ_MODE_0000      0              4976   1010  RISE       1
foo.un5_counter_cry_9_THRU_LUT4_0_LC_9_6_1/carryout   LogicCell40_SEQ_MODE_0000    126              5103   1010  RISE       2
foo.un5_counter_cry_10_THRU_LUT4_0_LC_9_6_2/carryin   LogicCell40_SEQ_MODE_0000      0              5103   1010  RISE       1
foo.un5_counter_cry_10_THRU_LUT4_0_LC_9_6_2/carryout  LogicCell40_SEQ_MODE_0000    126              5229   1010  RISE       2
foo.counter_12_LC_9_6_3/carryin                       LogicCell40_SEQ_MODE_1000      0              5229   1010  RISE       1
foo.counter_12_LC_9_6_3/carryout                      LogicCell40_SEQ_MODE_1000    126              5355   1010  RISE       2
foo.counter_13_LC_9_6_4/carryin                       LogicCell40_SEQ_MODE_1000      0              5355   1010  RISE       1
foo.counter_13_LC_9_6_4/carryout                      LogicCell40_SEQ_MODE_1000    126              5481   1010  RISE       2
foo.counter_14_LC_9_6_5/carryin                       LogicCell40_SEQ_MODE_1000      0              5481   1010  RISE       1
foo.counter_14_LC_9_6_5/carryout                      LogicCell40_SEQ_MODE_1000    126              5608   1010  RISE       2
foo.un5_counter_cry_14_THRU_LUT4_0_LC_9_6_6/carryin   LogicCell40_SEQ_MODE_0000      0              5608   1010  RISE       1
foo.un5_counter_cry_14_THRU_LUT4_0_LC_9_6_6/carryout  LogicCell40_SEQ_MODE_0000    126              5734   1010  RISE       2
foo.un5_counter_cry_15_THRU_LUT4_0_LC_9_6_7/carryin   LogicCell40_SEQ_MODE_0000      0              5734   1010  RISE       1
foo.un5_counter_cry_15_THRU_LUT4_0_LC_9_6_7/carryout  LogicCell40_SEQ_MODE_0000    126              5860   1010  RISE       1
IN_MUX_bfv_9_7_0_/carryinitin                         ICE_CARRY_IN_MUX               0              5860   1010  RISE       1
IN_MUX_bfv_9_7_0_/carryinitout                        ICE_CARRY_IN_MUX             196              6056   1010  RISE       2
foo.un5_counter_cry_16_THRU_LUT4_0_LC_9_7_0/carryin   LogicCell40_SEQ_MODE_0000      0              6056   1010  RISE       1
foo.un5_counter_cry_16_THRU_LUT4_0_LC_9_7_0/carryout  LogicCell40_SEQ_MODE_0000    126              6183   1010  RISE       2
foo.counter_18_LC_9_7_1/carryin                       LogicCell40_SEQ_MODE_1000      0              6183   1010  RISE       1
foo.counter_18_LC_9_7_1/carryout                      LogicCell40_SEQ_MODE_1000    126              6309   1010  RISE       2
foo.un5_counter_cry_18_THRU_LUT4_0_LC_9_7_2/carryin   LogicCell40_SEQ_MODE_0000      0              6309   1010  RISE       1
foo.un5_counter_cry_18_THRU_LUT4_0_LC_9_7_2/carryout  LogicCell40_SEQ_MODE_0000    126              6435   1010  RISE       2
foo.un5_counter_cry_19_THRU_LUT4_0_LC_9_7_3/carryin   LogicCell40_SEQ_MODE_0000      0              6435   1761  RISE       1
foo.un5_counter_cry_19_THRU_LUT4_0_LC_9_7_3/carryout  LogicCell40_SEQ_MODE_0000    126              6561   1761  RISE       2
I__301/I                                              InMux                          0              6561   1887  RISE       1
I__301/O                                              InMux                        259              6821   1887  RISE       1
foo.counter_21_LC_9_7_4/in3                           LogicCell40_SEQ_MODE_1000      0              6821   1887  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__252/I                                          ClkMux                         0              2073  RISE       1
I__252/O                                          ClkMux                       309              2381  RISE       1
foo.counter_21_LC_9_7_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_8_LC_8_8_4/lcout
Path End         : foo.counter_17_LC_8_8_1/in0
Capture Clock    : foo.counter_17_LC_8_8_1/clk
Setup Constraint : 6600p
Path slack       : 1992p

Capture Clock Arrival Time (top_module|clk:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -470
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8511

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                3598
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6519
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__248/I                                          ClkMux                         0              2073  RISE       1
I__248/O                                          ClkMux                       309              2381  RISE       1
foo.counter_8_LC_8_8_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_8_LC_8_8_4/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1003  RISE       3
I__229/I                               Odrv12                         0              2921   1003  RISE       1
I__229/O                               Odrv12                       491              3412   1003  RISE       1
I__232/I                               LocalMux                       0              3412   1003  RISE       1
I__232/O                               LocalMux                     330              3742   1003  RISE       1
I__235/I                               InMux                          0              3742   1003  RISE       1
I__235/O                               InMux                        259              4001   1003  RISE       1
foo.counter_RNIV6AU_4_LC_8_5_4/in0     LogicCell40_SEQ_MODE_0000      0              4001   1003  RISE       1
foo.counter_RNIV6AU_4_LC_8_5_4/lcout   LogicCell40_SEQ_MODE_0000    449              4450   1003  RISE       1
I__74/I                                LocalMux                       0              4450   1003  RISE       1
I__74/O                                LocalMux                     330              4780   1003  RISE       1
I__75/I                                InMux                          0              4780   1003  RISE       1
I__75/O                                InMux                        259              5039   1003  RISE       1
foo.counter_RNIALJ44_2_LC_8_5_1/in1    LogicCell40_SEQ_MODE_0000      0              5039   1003  RISE       1
foo.counter_RNIALJ44_2_LC_8_5_1/lcout  LogicCell40_SEQ_MODE_0000    400              5439   1003  RISE      11
I__264/I                               Odrv12                         0              5439   1992  RISE       1
I__264/O                               Odrv12                       491              5930   1992  RISE       1
I__271/I                               LocalMux                       0              5930   1992  RISE       1
I__271/O                               LocalMux                     330              6260   1992  RISE       1
I__274/I                               InMux                          0              6260   1992  RISE       1
I__274/O                               InMux                        259              6519   1992  RISE       1
foo.counter_17_LC_8_8_1/in0            LogicCell40_SEQ_MODE_1000      0              6519   1992  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__248/I                                          ClkMux                         0              2073  RISE       1
I__248/O                                          ClkMux                       309              2381  RISE       1
foo.counter_17_LC_8_8_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_8_LC_8_8_4/lcout
Path End         : foo.counter_20_LC_8_8_3/in0
Capture Clock    : foo.counter_20_LC_8_8_3/clk
Setup Constraint : 6600p
Path slack       : 1992p

Capture Clock Arrival Time (top_module|clk:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -470
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8511

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                3598
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6519
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__248/I                                          ClkMux                         0              2073  RISE       1
I__248/O                                          ClkMux                       309              2381  RISE       1
foo.counter_8_LC_8_8_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_8_LC_8_8_4/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1003  RISE       3
I__229/I                               Odrv12                         0              2921   1003  RISE       1
I__229/O                               Odrv12                       491              3412   1003  RISE       1
I__232/I                               LocalMux                       0              3412   1003  RISE       1
I__232/O                               LocalMux                     330              3742   1003  RISE       1
I__235/I                               InMux                          0              3742   1003  RISE       1
I__235/O                               InMux                        259              4001   1003  RISE       1
foo.counter_RNIV6AU_4_LC_8_5_4/in0     LogicCell40_SEQ_MODE_0000      0              4001   1003  RISE       1
foo.counter_RNIV6AU_4_LC_8_5_4/lcout   LogicCell40_SEQ_MODE_0000    449              4450   1003  RISE       1
I__74/I                                LocalMux                       0              4450   1003  RISE       1
I__74/O                                LocalMux                     330              4780   1003  RISE       1
I__75/I                                InMux                          0              4780   1003  RISE       1
I__75/O                                InMux                        259              5039   1003  RISE       1
foo.counter_RNIALJ44_2_LC_8_5_1/in1    LogicCell40_SEQ_MODE_0000      0              5039   1003  RISE       1
foo.counter_RNIALJ44_2_LC_8_5_1/lcout  LogicCell40_SEQ_MODE_0000    400              5439   1003  RISE      11
I__264/I                               Odrv12                         0              5439   1992  RISE       1
I__264/O                               Odrv12                       491              5930   1992  RISE       1
I__271/I                               LocalMux                       0              5930   1992  RISE       1
I__271/O                               LocalMux                     330              6260   1992  RISE       1
I__275/I                               InMux                          0              6260   1992  RISE       1
I__275/O                               InMux                        259              6519   1992  RISE       1
foo.counter_20_LC_8_8_3/in0            LogicCell40_SEQ_MODE_1000      0              6519   1992  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__248/I                                          ClkMux                         0              2073  RISE       1
I__248/O                                          ClkMux                       309              2381  RISE       1
foo.counter_20_LC_8_8_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_8_LC_8_8_4/lcout
Path End         : foo.counter_16_LC_8_8_0/in3
Capture Clock    : foo.counter_16_LC_8_8_0/clk
Setup Constraint : 6600p
Path slack       : 2189p

Capture Clock Arrival Time (top_module|clk:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -274
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8708

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                3598
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6519
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__248/I                                          ClkMux                         0              2073  RISE       1
I__248/O                                          ClkMux                       309              2381  RISE       1
foo.counter_8_LC_8_8_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_8_LC_8_8_4/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1003  RISE       3
I__229/I                               Odrv12                         0              2921   1003  RISE       1
I__229/O                               Odrv12                       491              3412   1003  RISE       1
I__232/I                               LocalMux                       0              3412   1003  RISE       1
I__232/O                               LocalMux                     330              3742   1003  RISE       1
I__235/I                               InMux                          0              3742   1003  RISE       1
I__235/O                               InMux                        259              4001   1003  RISE       1
foo.counter_RNIV6AU_4_LC_8_5_4/in0     LogicCell40_SEQ_MODE_0000      0              4001   1003  RISE       1
foo.counter_RNIV6AU_4_LC_8_5_4/lcout   LogicCell40_SEQ_MODE_0000    449              4450   1003  RISE       1
I__74/I                                LocalMux                       0              4450   1003  RISE       1
I__74/O                                LocalMux                     330              4780   1003  RISE       1
I__75/I                                InMux                          0              4780   1003  RISE       1
I__75/O                                InMux                        259              5039   1003  RISE       1
foo.counter_RNIALJ44_2_LC_8_5_1/in1    LogicCell40_SEQ_MODE_0000      0              5039   1003  RISE       1
foo.counter_RNIALJ44_2_LC_8_5_1/lcout  LogicCell40_SEQ_MODE_0000    400              5439   1003  RISE      11
I__264/I                               Odrv12                         0              5439   1992  RISE       1
I__264/O                               Odrv12                       491              5930   1992  RISE       1
I__271/I                               LocalMux                       0              5930   1992  RISE       1
I__271/O                               LocalMux                     330              6260   1992  RISE       1
I__276/I                               InMux                          0              6260   2189  RISE       1
I__276/O                               InMux                        259              6519   2189  RISE       1
foo.counter_16_LC_8_8_0/in3            LogicCell40_SEQ_MODE_1000      0              6519   2189  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__248/I                                          ClkMux                         0              2073  RISE       1
I__248/O                                          ClkMux                       309              2381  RISE       1
foo.counter_16_LC_8_8_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_8_LC_8_8_4/lcout
Path End         : foo.counter_19_LC_8_8_2/in3
Capture Clock    : foo.counter_19_LC_8_8_2/clk
Setup Constraint : 6600p
Path slack       : 2189p

Capture Clock Arrival Time (top_module|clk:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -274
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8708

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                3598
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6519
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__248/I                                          ClkMux                         0              2073  RISE       1
I__248/O                                          ClkMux                       309              2381  RISE       1
foo.counter_8_LC_8_8_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_8_LC_8_8_4/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1003  RISE       3
I__229/I                               Odrv12                         0              2921   1003  RISE       1
I__229/O                               Odrv12                       491              3412   1003  RISE       1
I__232/I                               LocalMux                       0              3412   1003  RISE       1
I__232/O                               LocalMux                     330              3742   1003  RISE       1
I__235/I                               InMux                          0              3742   1003  RISE       1
I__235/O                               InMux                        259              4001   1003  RISE       1
foo.counter_RNIV6AU_4_LC_8_5_4/in0     LogicCell40_SEQ_MODE_0000      0              4001   1003  RISE       1
foo.counter_RNIV6AU_4_LC_8_5_4/lcout   LogicCell40_SEQ_MODE_0000    449              4450   1003  RISE       1
I__74/I                                LocalMux                       0              4450   1003  RISE       1
I__74/O                                LocalMux                     330              4780   1003  RISE       1
I__75/I                                InMux                          0              4780   1003  RISE       1
I__75/O                                InMux                        259              5039   1003  RISE       1
foo.counter_RNIALJ44_2_LC_8_5_1/in1    LogicCell40_SEQ_MODE_0000      0              5039   1003  RISE       1
foo.counter_RNIALJ44_2_LC_8_5_1/lcout  LogicCell40_SEQ_MODE_0000    400              5439   1003  RISE      11
I__264/I                               Odrv12                         0              5439   1992  RISE       1
I__264/O                               Odrv12                       491              5930   1992  RISE       1
I__271/I                               LocalMux                       0              5930   1992  RISE       1
I__271/O                               LocalMux                     330              6260   1992  RISE       1
I__277/I                               InMux                          0              6260   2189  RISE       1
I__277/O                               InMux                        259              6519   2189  RISE       1
foo.counter_19_LC_8_8_2/in3            LogicCell40_SEQ_MODE_1000      0              6519   2189  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__248/I                                          ClkMux                         0              2073  RISE       1
I__248/O                                          ClkMux                       309              2381  RISE       1
foo.counter_19_LC_8_8_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_8_LC_8_8_4/lcout
Path End         : foo.counter_8_LC_8_8_4/in3
Capture Clock    : foo.counter_8_LC_8_8_4/clk
Setup Constraint : 6600p
Path slack       : 2189p

Capture Clock Arrival Time (top_module|clk:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -274
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8708

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                3598
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6519
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__248/I                                          ClkMux                         0              2073  RISE       1
I__248/O                                          ClkMux                       309              2381  RISE       1
foo.counter_8_LC_8_8_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_8_LC_8_8_4/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1003  RISE       3
I__229/I                               Odrv12                         0              2921   1003  RISE       1
I__229/O                               Odrv12                       491              3412   1003  RISE       1
I__232/I                               LocalMux                       0              3412   1003  RISE       1
I__232/O                               LocalMux                     330              3742   1003  RISE       1
I__235/I                               InMux                          0              3742   1003  RISE       1
I__235/O                               InMux                        259              4001   1003  RISE       1
foo.counter_RNIV6AU_4_LC_8_5_4/in0     LogicCell40_SEQ_MODE_0000      0              4001   1003  RISE       1
foo.counter_RNIV6AU_4_LC_8_5_4/lcout   LogicCell40_SEQ_MODE_0000    449              4450   1003  RISE       1
I__74/I                                LocalMux                       0              4450   1003  RISE       1
I__74/O                                LocalMux                     330              4780   1003  RISE       1
I__75/I                                InMux                          0              4780   1003  RISE       1
I__75/O                                InMux                        259              5039   1003  RISE       1
foo.counter_RNIALJ44_2_LC_8_5_1/in1    LogicCell40_SEQ_MODE_0000      0              5039   1003  RISE       1
foo.counter_RNIALJ44_2_LC_8_5_1/lcout  LogicCell40_SEQ_MODE_0000    400              5439   1003  RISE      11
I__264/I                               Odrv12                         0              5439   1992  RISE       1
I__264/O                               Odrv12                       491              5930   1992  RISE       1
I__271/I                               LocalMux                       0              5930   1992  RISE       1
I__271/O                               LocalMux                     330              6260   1992  RISE       1
I__278/I                               InMux                          0              6260   2189  RISE       1
I__278/O                               InMux                        259              6519   2189  RISE       1
foo.counter_8_LC_8_8_4/in3             LogicCell40_SEQ_MODE_1000      0              6519   2189  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__248/I                                          ClkMux                         0              2073  RISE       1
I__248/O                                          ClkMux                       309              2381  RISE       1
foo.counter_8_LC_8_8_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_8_LC_8_8_4/lcout
Path End         : foo.counter_22_LC_9_7_5/in2
Capture Clock    : foo.counter_22_LC_9_7_5/clk
Setup Constraint : 6600p
Path slack       : 2231p

Capture Clock Arrival Time (top_module|clk:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -372
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8610

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                3458
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6379
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__248/I                                          ClkMux                         0              2073  RISE       1
I__248/O                                          ClkMux                       309              2381  RISE       1
foo.counter_8_LC_8_8_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_8_LC_8_8_4/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1003  RISE       3
I__229/I                               Odrv12                         0              2921   1003  RISE       1
I__229/O                               Odrv12                       491              3412   1003  RISE       1
I__232/I                               LocalMux                       0              3412   1003  RISE       1
I__232/O                               LocalMux                     330              3742   1003  RISE       1
I__235/I                               InMux                          0              3742   1003  RISE       1
I__235/O                               InMux                        259              4001   1003  RISE       1
foo.counter_RNIV6AU_4_LC_8_5_4/in0     LogicCell40_SEQ_MODE_0000      0              4001   1003  RISE       1
foo.counter_RNIV6AU_4_LC_8_5_4/lcout   LogicCell40_SEQ_MODE_0000    449              4450   1003  RISE       1
I__74/I                                LocalMux                       0              4450   1003  RISE       1
I__74/O                                LocalMux                     330              4780   1003  RISE       1
I__75/I                                InMux                          0              4780   1003  RISE       1
I__75/O                                InMux                        259              5039   1003  RISE       1
foo.counter_RNIALJ44_2_LC_8_5_1/in1    LogicCell40_SEQ_MODE_0000      0              5039   1003  RISE       1
foo.counter_RNIALJ44_2_LC_8_5_1/lcout  LogicCell40_SEQ_MODE_0000    400              5439   1003  RISE      11
I__265/I                               Odrv4                          0              5439   2231  RISE       1
I__265/O                               Odrv4                        351              5790   2231  RISE       1
I__272/I                               LocalMux                       0              5790   2231  RISE       1
I__272/O                               LocalMux                     330              6120   2231  RISE       1
I__279/I                               InMux                          0              6120   2231  RISE       1
I__279/O                               InMux                        259              6379   2231  RISE       1
I__280/I                               CascadeMux                     0              6379   2231  RISE       1
I__280/O                               CascadeMux                     0              6379   2231  RISE       1
foo.counter_22_LC_9_7_5/in2            LogicCell40_SEQ_MODE_1000      0              6379   2231  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__252/I                                          ClkMux                         0              2073  RISE       1
I__252/O                                          ClkMux                       309              2381  RISE       1
foo.counter_22_LC_9_7_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_0_LC_8_5_3/lcout
Path End         : foo.counter_18_LC_9_7_1/in3
Capture Clock    : foo.counter_18_LC_9_7_1/clk
Setup Constraint : 6600p
Path slack       : 2266p

Capture Clock Arrival Time (top_module|clk:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -274
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8708

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                3521
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6442
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__253/I                                          ClkMux                         0              2073  RISE       1
I__253/O                                          ClkMux                       309              2381  RISE       1
foo.counter_0_LC_8_5_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_0_LC_8_5_3/lcout                          LogicCell40_SEQ_MODE_1000    540              2921   1010  RISE       4
I__169/I                                              LocalMux                       0              2921   1010  RISE       1
I__169/O                                              LocalMux                     330              3251   1010  RISE       1
I__172/I                                              InMux                          0              3251   1010  RISE       1
I__172/O                                              InMux                        259              3510   1010  RISE       1
foo.un5_counter_cry_1_c_LC_9_5_0/in1                  LogicCell40_SEQ_MODE_0000      0              3510   1010  RISE       1
foo.un5_counter_cry_1_c_LC_9_5_0/carryout             LogicCell40_SEQ_MODE_0000    259              3770   1010  RISE       2
foo.counter_2_LC_9_5_1/carryin                        LogicCell40_SEQ_MODE_1000      0              3770   1010  RISE       1
foo.counter_2_LC_9_5_1/carryout                       LogicCell40_SEQ_MODE_1000    126              3896   1010  RISE       2
foo.counter_3_LC_9_5_2/carryin                        LogicCell40_SEQ_MODE_1000      0              3896   1010  RISE       1
foo.counter_3_LC_9_5_2/carryout                       LogicCell40_SEQ_MODE_1000    126              4022   1010  RISE       2
foo.counter_4_LC_9_5_3/carryin                        LogicCell40_SEQ_MODE_1000      0              4022   1010  RISE       1
foo.counter_4_LC_9_5_3/carryout                       LogicCell40_SEQ_MODE_1000    126              4149   1010  RISE       2
foo.counter_5_LC_9_5_4/carryin                        LogicCell40_SEQ_MODE_1000      0              4149   1010  RISE       1
foo.counter_5_LC_9_5_4/carryout                       LogicCell40_SEQ_MODE_1000    126              4275   1010  RISE       2
foo.counter_6_LC_9_5_5/carryin                        LogicCell40_SEQ_MODE_1000      0              4275   1010  RISE       1
foo.counter_6_LC_9_5_5/carryout                       LogicCell40_SEQ_MODE_1000    126              4401   1010  RISE       2
foo.un5_counter_cry_6_THRU_LUT4_0_LC_9_5_6/carryin    LogicCell40_SEQ_MODE_0000      0              4401   1010  RISE       1
foo.un5_counter_cry_6_THRU_LUT4_0_LC_9_5_6/carryout   LogicCell40_SEQ_MODE_0000    126              4527   1010  RISE       2
foo.un5_counter_cry_7_THRU_LUT4_0_LC_9_5_7/carryin    LogicCell40_SEQ_MODE_0000      0              4527   1010  RISE       1
foo.un5_counter_cry_7_THRU_LUT4_0_LC_9_5_7/carryout   LogicCell40_SEQ_MODE_0000    126              4654   1010  RISE       1
IN_MUX_bfv_9_6_0_/carryinitin                         ICE_CARRY_IN_MUX               0              4654   1010  RISE       1
IN_MUX_bfv_9_6_0_/carryinitout                        ICE_CARRY_IN_MUX             196              4850   1010  RISE       2
foo.counter_9_LC_9_6_0/carryin                        LogicCell40_SEQ_MODE_1000      0              4850   1010  RISE       1
foo.counter_9_LC_9_6_0/carryout                       LogicCell40_SEQ_MODE_1000    126              4976   1010  RISE       2
foo.un5_counter_cry_9_THRU_LUT4_0_LC_9_6_1/carryin    LogicCell40_SEQ_MODE_0000      0              4976   1010  RISE       1
foo.un5_counter_cry_9_THRU_LUT4_0_LC_9_6_1/carryout   LogicCell40_SEQ_MODE_0000    126              5103   1010  RISE       2
foo.un5_counter_cry_10_THRU_LUT4_0_LC_9_6_2/carryin   LogicCell40_SEQ_MODE_0000      0              5103   1010  RISE       1
foo.un5_counter_cry_10_THRU_LUT4_0_LC_9_6_2/carryout  LogicCell40_SEQ_MODE_0000    126              5229   1010  RISE       2
foo.counter_12_LC_9_6_3/carryin                       LogicCell40_SEQ_MODE_1000      0              5229   1010  RISE       1
foo.counter_12_LC_9_6_3/carryout                      LogicCell40_SEQ_MODE_1000    126              5355   1010  RISE       2
foo.counter_13_LC_9_6_4/carryin                       LogicCell40_SEQ_MODE_1000      0              5355   1010  RISE       1
foo.counter_13_LC_9_6_4/carryout                      LogicCell40_SEQ_MODE_1000    126              5481   1010  RISE       2
foo.counter_14_LC_9_6_5/carryin                       LogicCell40_SEQ_MODE_1000      0              5481   1010  RISE       1
foo.counter_14_LC_9_6_5/carryout                      LogicCell40_SEQ_MODE_1000    126              5608   1010  RISE       2
foo.un5_counter_cry_14_THRU_LUT4_0_LC_9_6_6/carryin   LogicCell40_SEQ_MODE_0000      0              5608   1010  RISE       1
foo.un5_counter_cry_14_THRU_LUT4_0_LC_9_6_6/carryout  LogicCell40_SEQ_MODE_0000    126              5734   1010  RISE       2
foo.un5_counter_cry_15_THRU_LUT4_0_LC_9_6_7/carryin   LogicCell40_SEQ_MODE_0000      0              5734   1010  RISE       1
foo.un5_counter_cry_15_THRU_LUT4_0_LC_9_6_7/carryout  LogicCell40_SEQ_MODE_0000    126              5860   1010  RISE       1
IN_MUX_bfv_9_7_0_/carryinitin                         ICE_CARRY_IN_MUX               0              5860   1010  RISE       1
IN_MUX_bfv_9_7_0_/carryinitout                        ICE_CARRY_IN_MUX             196              6056   1010  RISE       2
foo.un5_counter_cry_16_THRU_LUT4_0_LC_9_7_0/carryin   LogicCell40_SEQ_MODE_0000      0              6056   1010  RISE       1
foo.un5_counter_cry_16_THRU_LUT4_0_LC_9_7_0/carryout  LogicCell40_SEQ_MODE_0000    126              6183   1010  RISE       2
I__329/I                                              InMux                          0              6183   2266  RISE       1
I__329/O                                              InMux                        259              6442   2266  RISE       1
foo.counter_18_LC_9_7_1/in3                           LogicCell40_SEQ_MODE_1000      0              6442   2266  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__252/I                                          ClkMux                         0              2073  RISE       1
I__252/O                                          ClkMux                       309              2381  RISE       1
foo.counter_18_LC_9_7_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_0_LC_8_5_3/lcout
Path End         : foo.counter_11_LC_8_6_6/in1
Capture Clock    : foo.counter_11_LC_8_6_6/clk
Setup Constraint : 6600p
Path slack       : 2315p

Capture Clock Arrival Time (top_module|clk:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -400
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8582

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                3346
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6267
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__253/I                                          ClkMux                         0              2073  RISE       1
I__253/O                                          ClkMux                       309              2381  RISE       1
foo.counter_0_LC_8_5_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_0_LC_8_5_3/lcout                         LogicCell40_SEQ_MODE_1000    540              2921   1010  RISE       4
I__169/I                                             LocalMux                       0              2921   1010  RISE       1
I__169/O                                             LocalMux                     330              3251   1010  RISE       1
I__172/I                                             InMux                          0              3251   1010  RISE       1
I__172/O                                             InMux                        259              3510   1010  RISE       1
foo.un5_counter_cry_1_c_LC_9_5_0/in1                 LogicCell40_SEQ_MODE_0000      0              3510   1010  RISE       1
foo.un5_counter_cry_1_c_LC_9_5_0/carryout            LogicCell40_SEQ_MODE_0000    259              3770   1010  RISE       2
foo.counter_2_LC_9_5_1/carryin                       LogicCell40_SEQ_MODE_1000      0              3770   1010  RISE       1
foo.counter_2_LC_9_5_1/carryout                      LogicCell40_SEQ_MODE_1000    126              3896   1010  RISE       2
foo.counter_3_LC_9_5_2/carryin                       LogicCell40_SEQ_MODE_1000      0              3896   1010  RISE       1
foo.counter_3_LC_9_5_2/carryout                      LogicCell40_SEQ_MODE_1000    126              4022   1010  RISE       2
foo.counter_4_LC_9_5_3/carryin                       LogicCell40_SEQ_MODE_1000      0              4022   1010  RISE       1
foo.counter_4_LC_9_5_3/carryout                      LogicCell40_SEQ_MODE_1000    126              4149   1010  RISE       2
foo.counter_5_LC_9_5_4/carryin                       LogicCell40_SEQ_MODE_1000      0              4149   1010  RISE       1
foo.counter_5_LC_9_5_4/carryout                      LogicCell40_SEQ_MODE_1000    126              4275   1010  RISE       2
foo.counter_6_LC_9_5_5/carryin                       LogicCell40_SEQ_MODE_1000      0              4275   1010  RISE       1
foo.counter_6_LC_9_5_5/carryout                      LogicCell40_SEQ_MODE_1000    126              4401   1010  RISE       2
foo.un5_counter_cry_6_THRU_LUT4_0_LC_9_5_6/carryin   LogicCell40_SEQ_MODE_0000      0              4401   1010  RISE       1
foo.un5_counter_cry_6_THRU_LUT4_0_LC_9_5_6/carryout  LogicCell40_SEQ_MODE_0000    126              4527   1010  RISE       2
foo.un5_counter_cry_7_THRU_LUT4_0_LC_9_5_7/carryin   LogicCell40_SEQ_MODE_0000      0              4527   1010  RISE       1
foo.un5_counter_cry_7_THRU_LUT4_0_LC_9_5_7/carryout  LogicCell40_SEQ_MODE_0000    126              4654   1010  RISE       1
IN_MUX_bfv_9_6_0_/carryinitin                        ICE_CARRY_IN_MUX               0              4654   1010  RISE       1
IN_MUX_bfv_9_6_0_/carryinitout                       ICE_CARRY_IN_MUX             196              4850   1010  RISE       2
foo.counter_9_LC_9_6_0/carryin                       LogicCell40_SEQ_MODE_1000      0              4850   1010  RISE       1
foo.counter_9_LC_9_6_0/carryout                      LogicCell40_SEQ_MODE_1000    126              4976   1010  RISE       2
foo.un5_counter_cry_9_THRU_LUT4_0_LC_9_6_1/carryin   LogicCell40_SEQ_MODE_0000      0              4976   1010  RISE       1
foo.un5_counter_cry_9_THRU_LUT4_0_LC_9_6_1/carryout  LogicCell40_SEQ_MODE_0000    126              5103   1010  RISE       2
I__202/I                                             InMux                          0              5103   2315  RISE       1
I__202/O                                             InMux                        259              5362   2315  RISE       1
foo.un5_counter_cry_10_THRU_LUT4_0_LC_9_6_2/in3      LogicCell40_SEQ_MODE_0000      0              5362   2315  RISE       1
foo.un5_counter_cry_10_THRU_LUT4_0_LC_9_6_2/lcout    LogicCell40_SEQ_MODE_0000    316              5678   2315  RISE       1
I__203/I                                             LocalMux                       0              5678   2315  RISE       1
I__203/O                                             LocalMux                     330              6007   2315  RISE       1
I__204/I                                             InMux                          0              6007   2315  RISE       1
I__204/O                                             InMux                        259              6267   2315  RISE       1
foo.counter_11_LC_8_6_6/in1                          LogicCell40_SEQ_MODE_1000      0              6267   2315  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__251/I                                          ClkMux                         0              2073  RISE       1
I__251/O                                          ClkMux                       309              2381  RISE       1
foo.counter_11_LC_8_6_6/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_0_LC_8_5_3/lcout
Path End         : foo.counter_10_LC_8_5_2/in0
Capture Clock    : foo.counter_10_LC_8_5_2/clk
Setup Constraint : 6600p
Path slack       : 2370p

Capture Clock Arrival Time (top_module|clk:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -470
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8511

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                3220
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6141
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__253/I                                          ClkMux                         0              2073  RISE       1
I__253/O                                          ClkMux                       309              2381  RISE       1
foo.counter_0_LC_8_5_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_0_LC_8_5_3/lcout                         LogicCell40_SEQ_MODE_1000    540              2921   1010  RISE       4
I__169/I                                             LocalMux                       0              2921   1010  RISE       1
I__169/O                                             LocalMux                     330              3251   1010  RISE       1
I__172/I                                             InMux                          0              3251   1010  RISE       1
I__172/O                                             InMux                        259              3510   1010  RISE       1
foo.un5_counter_cry_1_c_LC_9_5_0/in1                 LogicCell40_SEQ_MODE_0000      0              3510   1010  RISE       1
foo.un5_counter_cry_1_c_LC_9_5_0/carryout            LogicCell40_SEQ_MODE_0000    259              3770   1010  RISE       2
foo.counter_2_LC_9_5_1/carryin                       LogicCell40_SEQ_MODE_1000      0              3770   1010  RISE       1
foo.counter_2_LC_9_5_1/carryout                      LogicCell40_SEQ_MODE_1000    126              3896   1010  RISE       2
foo.counter_3_LC_9_5_2/carryin                       LogicCell40_SEQ_MODE_1000      0              3896   1010  RISE       1
foo.counter_3_LC_9_5_2/carryout                      LogicCell40_SEQ_MODE_1000    126              4022   1010  RISE       2
foo.counter_4_LC_9_5_3/carryin                       LogicCell40_SEQ_MODE_1000      0              4022   1010  RISE       1
foo.counter_4_LC_9_5_3/carryout                      LogicCell40_SEQ_MODE_1000    126              4149   1010  RISE       2
foo.counter_5_LC_9_5_4/carryin                       LogicCell40_SEQ_MODE_1000      0              4149   1010  RISE       1
foo.counter_5_LC_9_5_4/carryout                      LogicCell40_SEQ_MODE_1000    126              4275   1010  RISE       2
foo.counter_6_LC_9_5_5/carryin                       LogicCell40_SEQ_MODE_1000      0              4275   1010  RISE       1
foo.counter_6_LC_9_5_5/carryout                      LogicCell40_SEQ_MODE_1000    126              4401   1010  RISE       2
foo.un5_counter_cry_6_THRU_LUT4_0_LC_9_5_6/carryin   LogicCell40_SEQ_MODE_0000      0              4401   1010  RISE       1
foo.un5_counter_cry_6_THRU_LUT4_0_LC_9_5_6/carryout  LogicCell40_SEQ_MODE_0000    126              4527   1010  RISE       2
foo.un5_counter_cry_7_THRU_LUT4_0_LC_9_5_7/carryin   LogicCell40_SEQ_MODE_0000      0              4527   1010  RISE       1
foo.un5_counter_cry_7_THRU_LUT4_0_LC_9_5_7/carryout  LogicCell40_SEQ_MODE_0000    126              4654   1010  RISE       1
IN_MUX_bfv_9_6_0_/carryinitin                        ICE_CARRY_IN_MUX               0              4654   1010  RISE       1
IN_MUX_bfv_9_6_0_/carryinitout                       ICE_CARRY_IN_MUX             196              4850   1010  RISE       2
foo.counter_9_LC_9_6_0/carryin                       LogicCell40_SEQ_MODE_1000      0              4850   1010  RISE       1
foo.counter_9_LC_9_6_0/carryout                      LogicCell40_SEQ_MODE_1000    126              4976   1010  RISE       2
I__212/I                                             InMux                          0              4976   2371  RISE       1
I__212/O                                             InMux                        259              5236   2371  RISE       1
foo.un5_counter_cry_9_THRU_LUT4_0_LC_9_6_1/in3       LogicCell40_SEQ_MODE_0000      0              5236   2371  RISE       1
foo.un5_counter_cry_9_THRU_LUT4_0_LC_9_6_1/lcout     LogicCell40_SEQ_MODE_0000    316              5551   2371  RISE       1
I__213/I                                             LocalMux                       0              5551   2371  RISE       1
I__213/O                                             LocalMux                     330              5881   2371  RISE       1
I__214/I                                             InMux                          0              5881   2371  RISE       1
I__214/O                                             InMux                        259              6141   2371  RISE       1
foo.counter_10_LC_8_5_2/in0                          LogicCell40_SEQ_MODE_1000      0              6141   2371  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__253/I                                          ClkMux                         0              2073  RISE       1
I__253/O                                          ClkMux                       309              2381  RISE       1
foo.counter_10_LC_8_5_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_8_LC_8_8_4/lcout
Path End         : foo.counter_11_LC_8_6_6/in0
Capture Clock    : foo.counter_11_LC_8_6_6/clk
Setup Constraint : 6600p
Path slack       : 2483p

Capture Clock Arrival Time (top_module|clk:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -470
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8511

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                3107
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6028
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__248/I                                          ClkMux                         0              2073  RISE       1
I__248/O                                          ClkMux                       309              2381  RISE       1
foo.counter_8_LC_8_8_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_8_LC_8_8_4/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1003  RISE       3
I__229/I                               Odrv12                         0              2921   1003  RISE       1
I__229/O                               Odrv12                       491              3412   1003  RISE       1
I__232/I                               LocalMux                       0              3412   1003  RISE       1
I__232/O                               LocalMux                     330              3742   1003  RISE       1
I__235/I                               InMux                          0              3742   1003  RISE       1
I__235/O                               InMux                        259              4001   1003  RISE       1
foo.counter_RNIV6AU_4_LC_8_5_4/in0     LogicCell40_SEQ_MODE_0000      0              4001   1003  RISE       1
foo.counter_RNIV6AU_4_LC_8_5_4/lcout   LogicCell40_SEQ_MODE_0000    449              4450   1003  RISE       1
I__74/I                                LocalMux                       0              4450   1003  RISE       1
I__74/O                                LocalMux                     330              4780   1003  RISE       1
I__75/I                                InMux                          0              4780   1003  RISE       1
I__75/O                                InMux                        259              5039   1003  RISE       1
foo.counter_RNIALJ44_2_LC_8_5_1/in1    LogicCell40_SEQ_MODE_0000      0              5039   1003  RISE       1
foo.counter_RNIALJ44_2_LC_8_5_1/lcout  LogicCell40_SEQ_MODE_0000    400              5439   1003  RISE      11
I__263/I                               LocalMux                       0              5439   1003  RISE       1
I__263/O                               LocalMux                     330              5769   1003  RISE       1
I__268/I                               InMux                          0              5769   2483  RISE       1
I__268/O                               InMux                        259              6028   2483  RISE       1
foo.counter_11_LC_8_6_6/in0            LogicCell40_SEQ_MODE_1000      0              6028   2483  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__251/I                                          ClkMux                         0              2073  RISE       1
I__251/O                                          ClkMux                       309              2381  RISE       1
foo.counter_11_LC_8_6_6/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_8_LC_8_8_4/lcout
Path End         : foo.counter_7_LC_8_6_0/in0
Capture Clock    : foo.counter_7_LC_8_6_0/clk
Setup Constraint : 6600p
Path slack       : 2483p

Capture Clock Arrival Time (top_module|clk:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -470
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8511

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                3107
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6028
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__248/I                                          ClkMux                         0              2073  RISE       1
I__248/O                                          ClkMux                       309              2381  RISE       1
foo.counter_8_LC_8_8_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_8_LC_8_8_4/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1003  RISE       3
I__229/I                               Odrv12                         0              2921   1003  RISE       1
I__229/O                               Odrv12                       491              3412   1003  RISE       1
I__232/I                               LocalMux                       0              3412   1003  RISE       1
I__232/O                               LocalMux                     330              3742   1003  RISE       1
I__235/I                               InMux                          0              3742   1003  RISE       1
I__235/O                               InMux                        259              4001   1003  RISE       1
foo.counter_RNIV6AU_4_LC_8_5_4/in0     LogicCell40_SEQ_MODE_0000      0              4001   1003  RISE       1
foo.counter_RNIV6AU_4_LC_8_5_4/lcout   LogicCell40_SEQ_MODE_0000    449              4450   1003  RISE       1
I__74/I                                LocalMux                       0              4450   1003  RISE       1
I__74/O                                LocalMux                     330              4780   1003  RISE       1
I__75/I                                InMux                          0              4780   1003  RISE       1
I__75/O                                InMux                        259              5039   1003  RISE       1
foo.counter_RNIALJ44_2_LC_8_5_1/in1    LogicCell40_SEQ_MODE_0000      0              5039   1003  RISE       1
foo.counter_RNIALJ44_2_LC_8_5_1/lcout  LogicCell40_SEQ_MODE_0000    400              5439   1003  RISE      11
I__263/I                               LocalMux                       0              5439   1003  RISE       1
I__263/O                               LocalMux                     330              5769   1003  RISE       1
I__269/I                               InMux                          0              5769   2483  RISE       1
I__269/O                               InMux                        259              6028   2483  RISE       1
foo.counter_7_LC_8_6_0/in0             LogicCell40_SEQ_MODE_1000      0              6028   2483  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__251/I                                          ClkMux                         0              2073  RISE       1
I__251/O                                          ClkMux                       309              2381  RISE       1
foo.counter_7_LC_8_6_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_0_LC_8_5_3/lcout
Path End         : foo.counter_8_LC_8_8_4/in1
Capture Clock    : foo.counter_8_LC_8_8_4/clk
Setup Constraint : 6600p
Path slack       : 2540p

Capture Clock Arrival Time (top_module|clk:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -400
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8582

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                3121
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6042
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__253/I                                          ClkMux                         0              2073  RISE       1
I__253/O                                          ClkMux                       309              2381  RISE       1
foo.counter_0_LC_8_5_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_0_LC_8_5_3/lcout                         LogicCell40_SEQ_MODE_1000    540              2921   1010  RISE       4
I__169/I                                             LocalMux                       0              2921   1010  RISE       1
I__169/O                                             LocalMux                     330              3251   1010  RISE       1
I__172/I                                             InMux                          0              3251   1010  RISE       1
I__172/O                                             InMux                        259              3510   1010  RISE       1
foo.un5_counter_cry_1_c_LC_9_5_0/in1                 LogicCell40_SEQ_MODE_0000      0              3510   1010  RISE       1
foo.un5_counter_cry_1_c_LC_9_5_0/carryout            LogicCell40_SEQ_MODE_0000    259              3770   1010  RISE       2
foo.counter_2_LC_9_5_1/carryin                       LogicCell40_SEQ_MODE_1000      0              3770   1010  RISE       1
foo.counter_2_LC_9_5_1/carryout                      LogicCell40_SEQ_MODE_1000    126              3896   1010  RISE       2
foo.counter_3_LC_9_5_2/carryin                       LogicCell40_SEQ_MODE_1000      0              3896   1010  RISE       1
foo.counter_3_LC_9_5_2/carryout                      LogicCell40_SEQ_MODE_1000    126              4022   1010  RISE       2
foo.counter_4_LC_9_5_3/carryin                       LogicCell40_SEQ_MODE_1000      0              4022   1010  RISE       1
foo.counter_4_LC_9_5_3/carryout                      LogicCell40_SEQ_MODE_1000    126              4149   1010  RISE       2
foo.counter_5_LC_9_5_4/carryin                       LogicCell40_SEQ_MODE_1000      0              4149   1010  RISE       1
foo.counter_5_LC_9_5_4/carryout                      LogicCell40_SEQ_MODE_1000    126              4275   1010  RISE       2
foo.counter_6_LC_9_5_5/carryin                       LogicCell40_SEQ_MODE_1000      0              4275   1010  RISE       1
foo.counter_6_LC_9_5_5/carryout                      LogicCell40_SEQ_MODE_1000    126              4401   1010  RISE       2
foo.un5_counter_cry_6_THRU_LUT4_0_LC_9_5_6/carryin   LogicCell40_SEQ_MODE_0000      0              4401   1010  RISE       1
foo.un5_counter_cry_6_THRU_LUT4_0_LC_9_5_6/carryout  LogicCell40_SEQ_MODE_0000    126              4527   1010  RISE       2
I__225/I                                             InMux                          0              4527   2539  RISE       1
I__225/O                                             InMux                        259              4787   2539  RISE       1
foo.un5_counter_cry_7_THRU_LUT4_0_LC_9_5_7/in3       LogicCell40_SEQ_MODE_0000      0              4787   2539  RISE       1
foo.un5_counter_cry_7_THRU_LUT4_0_LC_9_5_7/lcout     LogicCell40_SEQ_MODE_0000    316              5103   2539  RISE       1
I__226/I                                             Odrv4                          0              5103   2539  RISE       1
I__226/O                                             Odrv4                        351              5453   2539  RISE       1
I__227/I                                             LocalMux                       0              5453   2539  RISE       1
I__227/O                                             LocalMux                     330              5783   2539  RISE       1
I__228/I                                             InMux                          0              5783   2539  RISE       1
I__228/O                                             InMux                        259              6042   2539  RISE       1
foo.counter_8_LC_8_8_4/in1                           LogicCell40_SEQ_MODE_1000      0              6042   2539  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__248/I                                          ClkMux                         0              2073  RISE       1
I__248/O                                          ClkMux                       309              2381  RISE       1
foo.counter_8_LC_8_8_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_8_LC_8_8_4/lcout
Path End         : foo.enable_LC_7_6_0/in1
Capture Clock    : foo.enable_LC_7_6_0/clk
Setup Constraint : 6600p
Path slack       : 2554p

Capture Clock Arrival Time (top_module|clk:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -400
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8582

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                3107
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6028
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__248/I                                          ClkMux                         0              2073  RISE       1
I__248/O                                          ClkMux                       309              2381  RISE       1
foo.counter_8_LC_8_8_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_8_LC_8_8_4/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1003  RISE       3
I__229/I                               Odrv12                         0              2921   1003  RISE       1
I__229/O                               Odrv12                       491              3412   1003  RISE       1
I__232/I                               LocalMux                       0              3412   1003  RISE       1
I__232/O                               LocalMux                     330              3742   1003  RISE       1
I__235/I                               InMux                          0              3742   1003  RISE       1
I__235/O                               InMux                        259              4001   1003  RISE       1
foo.counter_RNIV6AU_4_LC_8_5_4/in0     LogicCell40_SEQ_MODE_0000      0              4001   1003  RISE       1
foo.counter_RNIV6AU_4_LC_8_5_4/lcout   LogicCell40_SEQ_MODE_0000    449              4450   1003  RISE       1
I__74/I                                LocalMux                       0              4450   1003  RISE       1
I__74/O                                LocalMux                     330              4780   1003  RISE       1
I__75/I                                InMux                          0              4780   1003  RISE       1
I__75/O                                InMux                        259              5039   1003  RISE       1
foo.counter_RNIALJ44_2_LC_8_5_1/in1    LogicCell40_SEQ_MODE_0000      0              5039   1003  RISE       1
foo.counter_RNIALJ44_2_LC_8_5_1/lcout  LogicCell40_SEQ_MODE_0000    400              5439   1003  RISE      11
I__266/I                               LocalMux                       0              5439   2553  RISE       1
I__266/O                               LocalMux                     330              5769   2553  RISE       1
I__273/I                               InMux                          0              5769   2553  RISE       1
I__273/O                               InMux                        259              6028   2553  RISE       1
foo.enable_LC_7_6_0/in1                LogicCell40_SEQ_MODE_1000      0              6028   2553  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__249/I                                          ClkMux                         0              2073  RISE       1
I__249/O                                          ClkMux                       309              2381  RISE       1
foo.enable_LC_7_6_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_8_LC_8_8_4/lcout
Path End         : foo.counter_15_LC_8_6_7/in3
Capture Clock    : foo.counter_15_LC_8_6_7/clk
Setup Constraint : 6600p
Path slack       : 2680p

Capture Clock Arrival Time (top_module|clk:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -274
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8708

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                3107
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    6028
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__248/I                                          ClkMux                         0              2073  RISE       1
I__248/O                                          ClkMux                       309              2381  RISE       1
foo.counter_8_LC_8_8_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_8_LC_8_8_4/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1003  RISE       3
I__229/I                               Odrv12                         0              2921   1003  RISE       1
I__229/O                               Odrv12                       491              3412   1003  RISE       1
I__232/I                               LocalMux                       0              3412   1003  RISE       1
I__232/O                               LocalMux                     330              3742   1003  RISE       1
I__235/I                               InMux                          0              3742   1003  RISE       1
I__235/O                               InMux                        259              4001   1003  RISE       1
foo.counter_RNIV6AU_4_LC_8_5_4/in0     LogicCell40_SEQ_MODE_0000      0              4001   1003  RISE       1
foo.counter_RNIV6AU_4_LC_8_5_4/lcout   LogicCell40_SEQ_MODE_0000    449              4450   1003  RISE       1
I__74/I                                LocalMux                       0              4450   1003  RISE       1
I__74/O                                LocalMux                     330              4780   1003  RISE       1
I__75/I                                InMux                          0              4780   1003  RISE       1
I__75/O                                InMux                        259              5039   1003  RISE       1
foo.counter_RNIALJ44_2_LC_8_5_1/in1    LogicCell40_SEQ_MODE_0000      0              5039   1003  RISE       1
foo.counter_RNIALJ44_2_LC_8_5_1/lcout  LogicCell40_SEQ_MODE_0000    400              5439   1003  RISE      11
I__263/I                               LocalMux                       0              5439   1003  RISE       1
I__263/O                               LocalMux                     330              5769   1003  RISE       1
I__270/I                               InMux                          0              5769   2679  RISE       1
I__270/O                               InMux                        259              6028   2679  RISE       1
foo.counter_15_LC_8_6_7/in3            LogicCell40_SEQ_MODE_1000      0              6028   2679  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__251/I                                          ClkMux                         0              2073  RISE       1
I__251/O                                          ClkMux                       309              2381  RISE       1
foo.counter_15_LC_8_6_7/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_7_LC_8_6_0/lcout
Path End         : foo.counter_16_LC_8_8_0/in0
Capture Clock    : foo.counter_16_LC_8_8_0/clk
Setup Constraint : 6600p
Path slack       : 2707p

Capture Clock Arrival Time (top_module|clk:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -470
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8511

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                2883
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5804
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__251/I                                          ClkMux                         0              2073  RISE       1
I__251/O                                          ClkMux                       309              2381  RISE       1
foo.counter_7_LC_8_6_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_7_LC_8_6_0/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1768  RISE       3
I__128/I                                LocalMux                       0              2921   2146  RISE       1
I__128/O                                LocalMux                     330              3251   2146  RISE       1
I__131/I                                InMux                          0              3251   2146  RISE       1
I__131/O                                InMux                        259              3510   2146  RISE       1
foo.counter_RNIV5131_7_LC_8_6_1/in0     LogicCell40_SEQ_MODE_0000      0              3510   2146  RISE       1
foo.counter_RNIV5131_7_LC_8_6_1/lcout   LogicCell40_SEQ_MODE_0000    449              3959   2146  RISE       1
I__67/I                                 LocalMux                       0              3959   2146  RISE       1
I__67/O                                 LocalMux                     330              4289   2146  RISE       1
I__68/I                                 InMux                          0              4289   2146  RISE       1
I__68/O                                 InMux                        259              4548   2146  RISE       1
foo.counter_RNI9NE82_14_LC_8_6_4/in3    LogicCell40_SEQ_MODE_0000      0              4548   2146  RISE       1
foo.counter_RNI9NE82_14_LC_8_6_4/lcout  LogicCell40_SEQ_MODE_0000    316              4864   2708  RISE      11
I__285/I                                Odrv4                          0              4864   2708  RISE       1
I__285/O                                Odrv4                        351              5215   2708  RISE       1
I__292/I                                LocalMux                       0              5215   2708  RISE       1
I__292/O                                LocalMux                     330              5544   2708  RISE       1
I__295/I                                InMux                          0              5544   2708  RISE       1
I__295/O                                InMux                        259              5804   2708  RISE       1
foo.counter_16_LC_8_8_0/in0             LogicCell40_SEQ_MODE_1000      0              5804   2708  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__248/I                                          ClkMux                         0              2073  RISE       1
I__248/O                                          ClkMux                       309              2381  RISE       1
foo.counter_16_LC_8_8_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_7_LC_8_6_0/lcout
Path End         : foo.counter_8_LC_8_8_4/in0
Capture Clock    : foo.counter_8_LC_8_8_4/clk
Setup Constraint : 6600p
Path slack       : 2707p

Capture Clock Arrival Time (top_module|clk:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -470
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8511

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                2883
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5804
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__251/I                                          ClkMux                         0              2073  RISE       1
I__251/O                                          ClkMux                       309              2381  RISE       1
foo.counter_7_LC_8_6_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_7_LC_8_6_0/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1768  RISE       3
I__128/I                                LocalMux                       0              2921   2146  RISE       1
I__128/O                                LocalMux                     330              3251   2146  RISE       1
I__131/I                                InMux                          0              3251   2146  RISE       1
I__131/O                                InMux                        259              3510   2146  RISE       1
foo.counter_RNIV5131_7_LC_8_6_1/in0     LogicCell40_SEQ_MODE_0000      0              3510   2146  RISE       1
foo.counter_RNIV5131_7_LC_8_6_1/lcout   LogicCell40_SEQ_MODE_0000    449              3959   2146  RISE       1
I__67/I                                 LocalMux                       0              3959   2146  RISE       1
I__67/O                                 LocalMux                     330              4289   2146  RISE       1
I__68/I                                 InMux                          0              4289   2146  RISE       1
I__68/O                                 InMux                        259              4548   2146  RISE       1
foo.counter_RNI9NE82_14_LC_8_6_4/in3    LogicCell40_SEQ_MODE_0000      0              4548   2146  RISE       1
foo.counter_RNI9NE82_14_LC_8_6_4/lcout  LogicCell40_SEQ_MODE_0000    316              4864   2708  RISE      11
I__285/I                                Odrv4                          0              4864   2708  RISE       1
I__285/O                                Odrv4                        351              5215   2708  RISE       1
I__292/I                                LocalMux                       0              5215   2708  RISE       1
I__292/O                                LocalMux                     330              5544   2708  RISE       1
I__299/I                                InMux                          0              5544   2708  RISE       1
I__299/O                                InMux                        259              5804   2708  RISE       1
foo.counter_8_LC_8_8_4/in0              LogicCell40_SEQ_MODE_1000      0              5804   2708  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__248/I                                          ClkMux                         0              2073  RISE       1
I__248/O                                          ClkMux                       309              2381  RISE       1
foo.counter_8_LC_8_8_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_7_LC_8_6_0/lcout
Path End         : foo.counter_20_LC_8_8_3/in1
Capture Clock    : foo.counter_20_LC_8_8_3/clk
Setup Constraint : 6600p
Path slack       : 2778p

Capture Clock Arrival Time (top_module|clk:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -400
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8582

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                2883
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5804
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__251/I                                          ClkMux                         0              2073  RISE       1
I__251/O                                          ClkMux                       309              2381  RISE       1
foo.counter_7_LC_8_6_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_7_LC_8_6_0/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1768  RISE       3
I__128/I                                LocalMux                       0              2921   2146  RISE       1
I__128/O                                LocalMux                     330              3251   2146  RISE       1
I__131/I                                InMux                          0              3251   2146  RISE       1
I__131/O                                InMux                        259              3510   2146  RISE       1
foo.counter_RNIV5131_7_LC_8_6_1/in0     LogicCell40_SEQ_MODE_0000      0              3510   2146  RISE       1
foo.counter_RNIV5131_7_LC_8_6_1/lcout   LogicCell40_SEQ_MODE_0000    449              3959   2146  RISE       1
I__67/I                                 LocalMux                       0              3959   2146  RISE       1
I__67/O                                 LocalMux                     330              4289   2146  RISE       1
I__68/I                                 InMux                          0              4289   2146  RISE       1
I__68/O                                 InMux                        259              4548   2146  RISE       1
foo.counter_RNI9NE82_14_LC_8_6_4/in3    LogicCell40_SEQ_MODE_0000      0              4548   2146  RISE       1
foo.counter_RNI9NE82_14_LC_8_6_4/lcout  LogicCell40_SEQ_MODE_0000    316              4864   2708  RISE      11
I__285/I                                Odrv4                          0              4864   2708  RISE       1
I__285/O                                Odrv4                        351              5215   2708  RISE       1
I__292/I                                LocalMux                       0              5215   2708  RISE       1
I__292/O                                LocalMux                     330              5544   2708  RISE       1
I__298/I                                InMux                          0              5544   2778  RISE       1
I__298/O                                InMux                        259              5804   2778  RISE       1
foo.counter_20_LC_8_8_3/in1             LogicCell40_SEQ_MODE_1000      0              5804   2778  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__248/I                                          ClkMux                         0              2073  RISE       1
I__248/O                                          ClkMux                       309              2381  RISE       1
foo.counter_20_LC_8_8_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_7_LC_8_6_0/lcout
Path End         : foo.counter_19_LC_8_8_2/in2
Capture Clock    : foo.counter_19_LC_8_8_2/clk
Setup Constraint : 6600p
Path slack       : 2806p

Capture Clock Arrival Time (top_module|clk:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -372
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8610

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                2883
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5804
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__251/I                                          ClkMux                         0              2073  RISE       1
I__251/O                                          ClkMux                       309              2381  RISE       1
foo.counter_7_LC_8_6_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_7_LC_8_6_0/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1768  RISE       3
I__128/I                                LocalMux                       0              2921   2146  RISE       1
I__128/O                                LocalMux                     330              3251   2146  RISE       1
I__131/I                                InMux                          0              3251   2146  RISE       1
I__131/O                                InMux                        259              3510   2146  RISE       1
foo.counter_RNIV5131_7_LC_8_6_1/in0     LogicCell40_SEQ_MODE_0000      0              3510   2146  RISE       1
foo.counter_RNIV5131_7_LC_8_6_1/lcout   LogicCell40_SEQ_MODE_0000    449              3959   2146  RISE       1
I__67/I                                 LocalMux                       0              3959   2146  RISE       1
I__67/O                                 LocalMux                     330              4289   2146  RISE       1
I__68/I                                 InMux                          0              4289   2146  RISE       1
I__68/O                                 InMux                        259              4548   2146  RISE       1
foo.counter_RNI9NE82_14_LC_8_6_4/in3    LogicCell40_SEQ_MODE_0000      0              4548   2146  RISE       1
foo.counter_RNI9NE82_14_LC_8_6_4/lcout  LogicCell40_SEQ_MODE_0000    316              4864   2708  RISE      11
I__285/I                                Odrv4                          0              4864   2708  RISE       1
I__285/O                                Odrv4                        351              5215   2708  RISE       1
I__292/I                                LocalMux                       0              5215   2708  RISE       1
I__292/O                                LocalMux                     330              5544   2708  RISE       1
I__297/I                                InMux                          0              5544   2806  RISE       1
I__297/O                                InMux                        259              5804   2806  RISE       1
I__300/I                                CascadeMux                     0              5804   2806  RISE       1
I__300/O                                CascadeMux                     0              5804   2806  RISE       1
foo.counter_19_LC_8_8_2/in2             LogicCell40_SEQ_MODE_1000      0              5804   2806  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__248/I                                          ClkMux                         0              2073  RISE       1
I__248/O                                          ClkMux                       309              2381  RISE       1
foo.counter_19_LC_8_8_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_7_LC_8_6_0/lcout
Path End         : foo.counter_17_LC_8_8_1/in3
Capture Clock    : foo.counter_17_LC_8_8_1/clk
Setup Constraint : 6600p
Path slack       : 2904p

Capture Clock Arrival Time (top_module|clk:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -274
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8708

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                2883
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5804
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__251/I                                          ClkMux                         0              2073  RISE       1
I__251/O                                          ClkMux                       309              2381  RISE       1
foo.counter_7_LC_8_6_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_7_LC_8_6_0/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1768  RISE       3
I__128/I                                LocalMux                       0              2921   2146  RISE       1
I__128/O                                LocalMux                     330              3251   2146  RISE       1
I__131/I                                InMux                          0              3251   2146  RISE       1
I__131/O                                InMux                        259              3510   2146  RISE       1
foo.counter_RNIV5131_7_LC_8_6_1/in0     LogicCell40_SEQ_MODE_0000      0              3510   2146  RISE       1
foo.counter_RNIV5131_7_LC_8_6_1/lcout   LogicCell40_SEQ_MODE_0000    449              3959   2146  RISE       1
I__67/I                                 LocalMux                       0              3959   2146  RISE       1
I__67/O                                 LocalMux                     330              4289   2146  RISE       1
I__68/I                                 InMux                          0              4289   2146  RISE       1
I__68/O                                 InMux                        259              4548   2146  RISE       1
foo.counter_RNI9NE82_14_LC_8_6_4/in3    LogicCell40_SEQ_MODE_0000      0              4548   2146  RISE       1
foo.counter_RNI9NE82_14_LC_8_6_4/lcout  LogicCell40_SEQ_MODE_0000    316              4864   2708  RISE      11
I__285/I                                Odrv4                          0              4864   2708  RISE       1
I__285/O                                Odrv4                        351              5215   2708  RISE       1
I__292/I                                LocalMux                       0              5215   2708  RISE       1
I__292/O                                LocalMux                     330              5544   2708  RISE       1
I__296/I                                InMux                          0              5544   2904  RISE       1
I__296/O                                InMux                        259              5804   2904  RISE       1
foo.counter_17_LC_8_8_1/in3             LogicCell40_SEQ_MODE_1000      0              5804   2904  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__248/I                                          ClkMux                         0              2073  RISE       1
I__248/O                                          ClkMux                       309              2381  RISE       1
foo.counter_17_LC_8_8_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_0_LC_8_5_3/lcout
Path End         : foo.counter_14_LC_9_6_5/in3
Capture Clock    : foo.counter_14_LC_9_6_5/clk
Setup Constraint : 6600p
Path slack       : 2967p

Capture Clock Arrival Time (top_module|clk:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -274
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8708

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                2820
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5741
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__253/I                                          ClkMux                         0              2073  RISE       1
I__253/O                                          ClkMux                       309              2381  RISE       1
foo.counter_0_LC_8_5_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_0_LC_8_5_3/lcout                          LogicCell40_SEQ_MODE_1000    540              2921   1010  RISE       4
I__169/I                                              LocalMux                       0              2921   1010  RISE       1
I__169/O                                              LocalMux                     330              3251   1010  RISE       1
I__172/I                                              InMux                          0              3251   1010  RISE       1
I__172/O                                              InMux                        259              3510   1010  RISE       1
foo.un5_counter_cry_1_c_LC_9_5_0/in1                  LogicCell40_SEQ_MODE_0000      0              3510   1010  RISE       1
foo.un5_counter_cry_1_c_LC_9_5_0/carryout             LogicCell40_SEQ_MODE_0000    259              3770   1010  RISE       2
foo.counter_2_LC_9_5_1/carryin                        LogicCell40_SEQ_MODE_1000      0              3770   1010  RISE       1
foo.counter_2_LC_9_5_1/carryout                       LogicCell40_SEQ_MODE_1000    126              3896   1010  RISE       2
foo.counter_3_LC_9_5_2/carryin                        LogicCell40_SEQ_MODE_1000      0              3896   1010  RISE       1
foo.counter_3_LC_9_5_2/carryout                       LogicCell40_SEQ_MODE_1000    126              4022   1010  RISE       2
foo.counter_4_LC_9_5_3/carryin                        LogicCell40_SEQ_MODE_1000      0              4022   1010  RISE       1
foo.counter_4_LC_9_5_3/carryout                       LogicCell40_SEQ_MODE_1000    126              4149   1010  RISE       2
foo.counter_5_LC_9_5_4/carryin                        LogicCell40_SEQ_MODE_1000      0              4149   1010  RISE       1
foo.counter_5_LC_9_5_4/carryout                       LogicCell40_SEQ_MODE_1000    126              4275   1010  RISE       2
foo.counter_6_LC_9_5_5/carryin                        LogicCell40_SEQ_MODE_1000      0              4275   1010  RISE       1
foo.counter_6_LC_9_5_5/carryout                       LogicCell40_SEQ_MODE_1000    126              4401   1010  RISE       2
foo.un5_counter_cry_6_THRU_LUT4_0_LC_9_5_6/carryin    LogicCell40_SEQ_MODE_0000      0              4401   1010  RISE       1
foo.un5_counter_cry_6_THRU_LUT4_0_LC_9_5_6/carryout   LogicCell40_SEQ_MODE_0000    126              4527   1010  RISE       2
foo.un5_counter_cry_7_THRU_LUT4_0_LC_9_5_7/carryin    LogicCell40_SEQ_MODE_0000      0              4527   1010  RISE       1
foo.un5_counter_cry_7_THRU_LUT4_0_LC_9_5_7/carryout   LogicCell40_SEQ_MODE_0000    126              4654   1010  RISE       1
IN_MUX_bfv_9_6_0_/carryinitin                         ICE_CARRY_IN_MUX               0              4654   1010  RISE       1
IN_MUX_bfv_9_6_0_/carryinitout                        ICE_CARRY_IN_MUX             196              4850   1010  RISE       2
foo.counter_9_LC_9_6_0/carryin                        LogicCell40_SEQ_MODE_1000      0              4850   1010  RISE       1
foo.counter_9_LC_9_6_0/carryout                       LogicCell40_SEQ_MODE_1000    126              4976   1010  RISE       2
foo.un5_counter_cry_9_THRU_LUT4_0_LC_9_6_1/carryin    LogicCell40_SEQ_MODE_0000      0              4976   1010  RISE       1
foo.un5_counter_cry_9_THRU_LUT4_0_LC_9_6_1/carryout   LogicCell40_SEQ_MODE_0000    126              5103   1010  RISE       2
foo.un5_counter_cry_10_THRU_LUT4_0_LC_9_6_2/carryin   LogicCell40_SEQ_MODE_0000      0              5103   1010  RISE       1
foo.un5_counter_cry_10_THRU_LUT4_0_LC_9_6_2/carryout  LogicCell40_SEQ_MODE_0000    126              5229   1010  RISE       2
foo.counter_12_LC_9_6_3/carryin                       LogicCell40_SEQ_MODE_1000      0              5229   1010  RISE       1
foo.counter_12_LC_9_6_3/carryout                      LogicCell40_SEQ_MODE_1000    126              5355   1010  RISE       2
foo.counter_13_LC_9_6_4/carryin                       LogicCell40_SEQ_MODE_1000      0              5355   1010  RISE       1
foo.counter_13_LC_9_6_4/carryout                      LogicCell40_SEQ_MODE_1000    126              5481   1010  RISE       2
I__186/I                                              InMux                          0              5481   2967  RISE       1
I__186/O                                              InMux                        259              5741   2967  RISE       1
foo.counter_14_LC_9_6_5/in3                           LogicCell40_SEQ_MODE_1000      0              5741   2967  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__254/I                                          ClkMux                         0              2073  RISE       1
I__254/O                                          ClkMux                       309              2381  RISE       1
foo.counter_14_LC_9_6_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_7_LC_8_6_0/lcout
Path End         : foo.counter_15_LC_8_6_7/in0
Capture Clock    : foo.counter_15_LC_8_6_7/clk
Setup Constraint : 6600p
Path slack       : 3058p

Capture Clock Arrival Time (top_module|clk:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -470
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8511

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                2532
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5453
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__251/I                                          ClkMux                         0              2073  RISE       1
I__251/O                                          ClkMux                       309              2381  RISE       1
foo.counter_7_LC_8_6_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_7_LC_8_6_0/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1768  RISE       3
I__128/I                                LocalMux                       0              2921   2146  RISE       1
I__128/O                                LocalMux                     330              3251   2146  RISE       1
I__131/I                                InMux                          0              3251   2146  RISE       1
I__131/O                                InMux                        259              3510   2146  RISE       1
foo.counter_RNIV5131_7_LC_8_6_1/in0     LogicCell40_SEQ_MODE_0000      0              3510   2146  RISE       1
foo.counter_RNIV5131_7_LC_8_6_1/lcout   LogicCell40_SEQ_MODE_0000    449              3959   2146  RISE       1
I__67/I                                 LocalMux                       0              3959   2146  RISE       1
I__67/O                                 LocalMux                     330              4289   2146  RISE       1
I__68/I                                 InMux                          0              4289   2146  RISE       1
I__68/O                                 InMux                        259              4548   2146  RISE       1
foo.counter_RNI9NE82_14_LC_8_6_4/in3    LogicCell40_SEQ_MODE_0000      0              4548   2146  RISE       1
foo.counter_RNI9NE82_14_LC_8_6_4/lcout  LogicCell40_SEQ_MODE_0000    316              4864   2708  RISE      11
I__283/I                                LocalMux                       0              4864   3058  RISE       1
I__283/O                                LocalMux                     330              5194   3058  RISE       1
I__289/I                                InMux                          0              5194   3058  RISE       1
I__289/O                                InMux                        259              5453   3058  RISE       1
foo.counter_15_LC_8_6_7/in0             LogicCell40_SEQ_MODE_1000      0              5453   3058  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__251/I                                          ClkMux                         0              2073  RISE       1
I__251/O                                          ClkMux                       309              2381  RISE       1
foo.counter_15_LC_8_6_7/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_7_LC_8_6_0/lcout
Path End         : foo.counter_22_LC_9_7_5/in0
Capture Clock    : foo.counter_22_LC_9_7_5/clk
Setup Constraint : 6600p
Path slack       : 3058p

Capture Clock Arrival Time (top_module|clk:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -470
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8511

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                2532
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5453
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__251/I                                          ClkMux                         0              2073  RISE       1
I__251/O                                          ClkMux                       309              2381  RISE       1
foo.counter_7_LC_8_6_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_7_LC_8_6_0/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1768  RISE       3
I__128/I                                LocalMux                       0              2921   2146  RISE       1
I__128/O                                LocalMux                     330              3251   2146  RISE       1
I__131/I                                InMux                          0              3251   2146  RISE       1
I__131/O                                InMux                        259              3510   2146  RISE       1
foo.counter_RNIV5131_7_LC_8_6_1/in0     LogicCell40_SEQ_MODE_0000      0              3510   2146  RISE       1
foo.counter_RNIV5131_7_LC_8_6_1/lcout   LogicCell40_SEQ_MODE_0000    449              3959   2146  RISE       1
I__67/I                                 LocalMux                       0              3959   2146  RISE       1
I__67/O                                 LocalMux                     330              4289   2146  RISE       1
I__68/I                                 InMux                          0              4289   2146  RISE       1
I__68/O                                 InMux                        259              4548   2146  RISE       1
foo.counter_RNI9NE82_14_LC_8_6_4/in3    LogicCell40_SEQ_MODE_0000      0              4548   2146  RISE       1
foo.counter_RNI9NE82_14_LC_8_6_4/lcout  LogicCell40_SEQ_MODE_0000    316              4864   2708  RISE      11
I__286/I                                LocalMux                       0              4864   3058  RISE       1
I__286/O                                LocalMux                     330              5194   3058  RISE       1
I__293/I                                InMux                          0              5194   3058  RISE       1
I__293/O                                InMux                        259              5453   3058  RISE       1
foo.counter_22_LC_9_7_5/in0             LogicCell40_SEQ_MODE_1000      0              5453   3058  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__252/I                                          ClkMux                         0              2073  RISE       1
I__252/O                                          ClkMux                       309              2381  RISE       1
foo.counter_22_LC_9_7_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_0_LC_8_5_3/lcout
Path End         : foo.counter_13_LC_9_6_4/in3
Capture Clock    : foo.counter_13_LC_9_6_4/clk
Setup Constraint : 6600p
Path slack       : 3093p

Capture Clock Arrival Time (top_module|clk:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -274
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8708

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                2694
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5615
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__253/I                                          ClkMux                         0              2073  RISE       1
I__253/O                                          ClkMux                       309              2381  RISE       1
foo.counter_0_LC_8_5_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_0_LC_8_5_3/lcout                          LogicCell40_SEQ_MODE_1000    540              2921   1010  RISE       4
I__169/I                                              LocalMux                       0              2921   1010  RISE       1
I__169/O                                              LocalMux                     330              3251   1010  RISE       1
I__172/I                                              InMux                          0              3251   1010  RISE       1
I__172/O                                              InMux                        259              3510   1010  RISE       1
foo.un5_counter_cry_1_c_LC_9_5_0/in1                  LogicCell40_SEQ_MODE_0000      0              3510   1010  RISE       1
foo.un5_counter_cry_1_c_LC_9_5_0/carryout             LogicCell40_SEQ_MODE_0000    259              3770   1010  RISE       2
foo.counter_2_LC_9_5_1/carryin                        LogicCell40_SEQ_MODE_1000      0              3770   1010  RISE       1
foo.counter_2_LC_9_5_1/carryout                       LogicCell40_SEQ_MODE_1000    126              3896   1010  RISE       2
foo.counter_3_LC_9_5_2/carryin                        LogicCell40_SEQ_MODE_1000      0              3896   1010  RISE       1
foo.counter_3_LC_9_5_2/carryout                       LogicCell40_SEQ_MODE_1000    126              4022   1010  RISE       2
foo.counter_4_LC_9_5_3/carryin                        LogicCell40_SEQ_MODE_1000      0              4022   1010  RISE       1
foo.counter_4_LC_9_5_3/carryout                       LogicCell40_SEQ_MODE_1000    126              4149   1010  RISE       2
foo.counter_5_LC_9_5_4/carryin                        LogicCell40_SEQ_MODE_1000      0              4149   1010  RISE       1
foo.counter_5_LC_9_5_4/carryout                       LogicCell40_SEQ_MODE_1000    126              4275   1010  RISE       2
foo.counter_6_LC_9_5_5/carryin                        LogicCell40_SEQ_MODE_1000      0              4275   1010  RISE       1
foo.counter_6_LC_9_5_5/carryout                       LogicCell40_SEQ_MODE_1000    126              4401   1010  RISE       2
foo.un5_counter_cry_6_THRU_LUT4_0_LC_9_5_6/carryin    LogicCell40_SEQ_MODE_0000      0              4401   1010  RISE       1
foo.un5_counter_cry_6_THRU_LUT4_0_LC_9_5_6/carryout   LogicCell40_SEQ_MODE_0000    126              4527   1010  RISE       2
foo.un5_counter_cry_7_THRU_LUT4_0_LC_9_5_7/carryin    LogicCell40_SEQ_MODE_0000      0              4527   1010  RISE       1
foo.un5_counter_cry_7_THRU_LUT4_0_LC_9_5_7/carryout   LogicCell40_SEQ_MODE_0000    126              4654   1010  RISE       1
IN_MUX_bfv_9_6_0_/carryinitin                         ICE_CARRY_IN_MUX               0              4654   1010  RISE       1
IN_MUX_bfv_9_6_0_/carryinitout                        ICE_CARRY_IN_MUX             196              4850   1010  RISE       2
foo.counter_9_LC_9_6_0/carryin                        LogicCell40_SEQ_MODE_1000      0              4850   1010  RISE       1
foo.counter_9_LC_9_6_0/carryout                       LogicCell40_SEQ_MODE_1000    126              4976   1010  RISE       2
foo.un5_counter_cry_9_THRU_LUT4_0_LC_9_6_1/carryin    LogicCell40_SEQ_MODE_0000      0              4976   1010  RISE       1
foo.un5_counter_cry_9_THRU_LUT4_0_LC_9_6_1/carryout   LogicCell40_SEQ_MODE_0000    126              5103   1010  RISE       2
foo.un5_counter_cry_10_THRU_LUT4_0_LC_9_6_2/carryin   LogicCell40_SEQ_MODE_0000      0              5103   1010  RISE       1
foo.un5_counter_cry_10_THRU_LUT4_0_LC_9_6_2/carryout  LogicCell40_SEQ_MODE_0000    126              5229   1010  RISE       2
foo.counter_12_LC_9_6_3/carryin                       LogicCell40_SEQ_MODE_1000      0              5229   1010  RISE       1
foo.counter_12_LC_9_6_3/carryout                      LogicCell40_SEQ_MODE_1000    126              5355   1010  RISE       2
I__191/I                                              InMux                          0              5355   3093  RISE       1
I__191/O                                              InMux                        259              5615   3093  RISE       1
foo.counter_13_LC_9_6_4/in3                           LogicCell40_SEQ_MODE_1000      0              5615   3093  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__254/I                                          ClkMux                         0              2073  RISE       1
I__254/O                                          ClkMux                       309              2381  RISE       1
foo.counter_13_LC_9_6_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_7_LC_8_6_0/lcout
Path End         : foo.counter_7_LC_8_6_0/in1
Capture Clock    : foo.counter_7_LC_8_6_0/clk
Setup Constraint : 6600p
Path slack       : 3129p

Capture Clock Arrival Time (top_module|clk:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -400
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8582

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                2532
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5453
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__251/I                                          ClkMux                         0              2073  RISE       1
I__251/O                                          ClkMux                       309              2381  RISE       1
foo.counter_7_LC_8_6_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_7_LC_8_6_0/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1768  RISE       3
I__128/I                                LocalMux                       0              2921   2146  RISE       1
I__128/O                                LocalMux                     330              3251   2146  RISE       1
I__131/I                                InMux                          0              3251   2146  RISE       1
I__131/O                                InMux                        259              3510   2146  RISE       1
foo.counter_RNIV5131_7_LC_8_6_1/in0     LogicCell40_SEQ_MODE_0000      0              3510   2146  RISE       1
foo.counter_RNIV5131_7_LC_8_6_1/lcout   LogicCell40_SEQ_MODE_0000    449              3959   2146  RISE       1
I__67/I                                 LocalMux                       0              3959   2146  RISE       1
I__67/O                                 LocalMux                     330              4289   2146  RISE       1
I__68/I                                 InMux                          0              4289   2146  RISE       1
I__68/O                                 InMux                        259              4548   2146  RISE       1
foo.counter_RNI9NE82_14_LC_8_6_4/in3    LogicCell40_SEQ_MODE_0000      0              4548   2146  RISE       1
foo.counter_RNI9NE82_14_LC_8_6_4/lcout  LogicCell40_SEQ_MODE_0000    316              4864   2708  RISE      11
I__283/I                                LocalMux                       0              4864   3058  RISE       1
I__283/O                                LocalMux                     330              5194   3058  RISE       1
I__290/I                                InMux                          0              5194   3128  RISE       1
I__290/O                                InMux                        259              5453   3128  RISE       1
foo.counter_7_LC_8_6_0/in1              LogicCell40_SEQ_MODE_1000      0              5453   3128  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__251/I                                          ClkMux                         0              2073  RISE       1
I__251/O                                          ClkMux                       309              2381  RISE       1
foo.counter_7_LC_8_6_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_0_LC_8_5_3/lcout
Path End         : foo.counter_7_LC_8_6_0/in3
Capture Clock    : foo.counter_7_LC_8_6_0/clk
Setup Constraint : 6600p
Path slack       : 3143p

Capture Clock Arrival Time (top_module|clk:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -274
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8708

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                2644
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5565
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__253/I                                          ClkMux                         0              2073  RISE       1
I__253/O                                          ClkMux                       309              2381  RISE       1
foo.counter_0_LC_8_5_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_0_LC_8_5_3/lcout                      LogicCell40_SEQ_MODE_1000    540              2921   1010  RISE       4
I__169/I                                          LocalMux                       0              2921   1010  RISE       1
I__169/O                                          LocalMux                     330              3251   1010  RISE       1
I__172/I                                          InMux                          0              3251   1010  RISE       1
I__172/O                                          InMux                        259              3510   1010  RISE       1
foo.un5_counter_cry_1_c_LC_9_5_0/in1              LogicCell40_SEQ_MODE_0000      0              3510   1010  RISE       1
foo.un5_counter_cry_1_c_LC_9_5_0/carryout         LogicCell40_SEQ_MODE_0000    259              3770   1010  RISE       2
foo.counter_2_LC_9_5_1/carryin                    LogicCell40_SEQ_MODE_1000      0              3770   1010  RISE       1
foo.counter_2_LC_9_5_1/carryout                   LogicCell40_SEQ_MODE_1000    126              3896   1010  RISE       2
foo.counter_3_LC_9_5_2/carryin                    LogicCell40_SEQ_MODE_1000      0              3896   1010  RISE       1
foo.counter_3_LC_9_5_2/carryout                   LogicCell40_SEQ_MODE_1000    126              4022   1010  RISE       2
foo.counter_4_LC_9_5_3/carryin                    LogicCell40_SEQ_MODE_1000      0              4022   1010  RISE       1
foo.counter_4_LC_9_5_3/carryout                   LogicCell40_SEQ_MODE_1000    126              4149   1010  RISE       2
foo.counter_5_LC_9_5_4/carryin                    LogicCell40_SEQ_MODE_1000      0              4149   1010  RISE       1
foo.counter_5_LC_9_5_4/carryout                   LogicCell40_SEQ_MODE_1000    126              4275   1010  RISE       2
foo.counter_6_LC_9_5_5/carryin                    LogicCell40_SEQ_MODE_1000      0              4275   1010  RISE       1
foo.counter_6_LC_9_5_5/carryout                   LogicCell40_SEQ_MODE_1000    126              4401   1010  RISE       2
I__124/I                                          InMux                          0              4401   3142  RISE       1
I__124/O                                          InMux                        259              4661   3142  RISE       1
foo.un5_counter_cry_6_THRU_LUT4_0_LC_9_5_6/in3    LogicCell40_SEQ_MODE_0000      0              4661   3142  RISE       1
foo.un5_counter_cry_6_THRU_LUT4_0_LC_9_5_6/lcout  LogicCell40_SEQ_MODE_0000    316              4976   3142  RISE       1
I__125/I                                          LocalMux                       0              4976   3142  RISE       1
I__125/O                                          LocalMux                     330              5306   3142  RISE       1
I__126/I                                          InMux                          0              5306   3142  RISE       1
I__126/O                                          InMux                        259              5565   3142  RISE       1
foo.counter_7_LC_8_6_0/in3                        LogicCell40_SEQ_MODE_1000      0              5565   3142  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__251/I                                          ClkMux                         0              2073  RISE       1
I__251/O                                          ClkMux                       309              2381  RISE       1
foo.counter_7_LC_8_6_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_7_LC_8_6_0/lcout
Path End         : foo.counter_11_LC_8_6_6/in2
Capture Clock    : foo.counter_11_LC_8_6_6/clk
Setup Constraint : 6600p
Path slack       : 3157p

Capture Clock Arrival Time (top_module|clk:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -372
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8610

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                2532
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5453
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__251/I                                          ClkMux                         0              2073  RISE       1
I__251/O                                          ClkMux                       309              2381  RISE       1
foo.counter_7_LC_8_6_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_7_LC_8_6_0/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1768  RISE       3
I__128/I                                LocalMux                       0              2921   2146  RISE       1
I__128/O                                LocalMux                     330              3251   2146  RISE       1
I__131/I                                InMux                          0              3251   2146  RISE       1
I__131/O                                InMux                        259              3510   2146  RISE       1
foo.counter_RNIV5131_7_LC_8_6_1/in0     LogicCell40_SEQ_MODE_0000      0              3510   2146  RISE       1
foo.counter_RNIV5131_7_LC_8_6_1/lcout   LogicCell40_SEQ_MODE_0000    449              3959   2146  RISE       1
I__67/I                                 LocalMux                       0              3959   2146  RISE       1
I__67/O                                 LocalMux                     330              4289   2146  RISE       1
I__68/I                                 InMux                          0              4289   2146  RISE       1
I__68/O                                 InMux                        259              4548   2146  RISE       1
foo.counter_RNI9NE82_14_LC_8_6_4/in3    LogicCell40_SEQ_MODE_0000      0              4548   2146  RISE       1
foo.counter_RNI9NE82_14_LC_8_6_4/lcout  LogicCell40_SEQ_MODE_0000    316              4864   2708  RISE      11
I__282/I                                LocalMux                       0              4864   3156  RISE       1
I__282/O                                LocalMux                     330              5194   3156  RISE       1
I__288/I                                InMux                          0              5194   3156  RISE       1
I__288/O                                InMux                        259              5453   3156  RISE       1
I__294/I                                CascadeMux                     0              5453   3156  RISE       1
I__294/O                                CascadeMux                     0              5453   3156  RISE       1
foo.counter_11_LC_8_6_6/in2             LogicCell40_SEQ_MODE_1000      0              5453   3156  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__251/I                                          ClkMux                         0              2073  RISE       1
I__251/O                                          ClkMux                       309              2381  RISE       1
foo.counter_11_LC_8_6_6/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_0_LC_8_5_3/lcout
Path End         : foo.counter_12_LC_9_6_3/in3
Capture Clock    : foo.counter_12_LC_9_6_3/clk
Setup Constraint : 6600p
Path slack       : 3220p

Capture Clock Arrival Time (top_module|clk:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -274
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8708

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                2567
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5488
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__253/I                                          ClkMux                         0              2073  RISE       1
I__253/O                                          ClkMux                       309              2381  RISE       1
foo.counter_0_LC_8_5_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_0_LC_8_5_3/lcout                          LogicCell40_SEQ_MODE_1000    540              2921   1010  RISE       4
I__169/I                                              LocalMux                       0              2921   1010  RISE       1
I__169/O                                              LocalMux                     330              3251   1010  RISE       1
I__172/I                                              InMux                          0              3251   1010  RISE       1
I__172/O                                              InMux                        259              3510   1010  RISE       1
foo.un5_counter_cry_1_c_LC_9_5_0/in1                  LogicCell40_SEQ_MODE_0000      0              3510   1010  RISE       1
foo.un5_counter_cry_1_c_LC_9_5_0/carryout             LogicCell40_SEQ_MODE_0000    259              3770   1010  RISE       2
foo.counter_2_LC_9_5_1/carryin                        LogicCell40_SEQ_MODE_1000      0              3770   1010  RISE       1
foo.counter_2_LC_9_5_1/carryout                       LogicCell40_SEQ_MODE_1000    126              3896   1010  RISE       2
foo.counter_3_LC_9_5_2/carryin                        LogicCell40_SEQ_MODE_1000      0              3896   1010  RISE       1
foo.counter_3_LC_9_5_2/carryout                       LogicCell40_SEQ_MODE_1000    126              4022   1010  RISE       2
foo.counter_4_LC_9_5_3/carryin                        LogicCell40_SEQ_MODE_1000      0              4022   1010  RISE       1
foo.counter_4_LC_9_5_3/carryout                       LogicCell40_SEQ_MODE_1000    126              4149   1010  RISE       2
foo.counter_5_LC_9_5_4/carryin                        LogicCell40_SEQ_MODE_1000      0              4149   1010  RISE       1
foo.counter_5_LC_9_5_4/carryout                       LogicCell40_SEQ_MODE_1000    126              4275   1010  RISE       2
foo.counter_6_LC_9_5_5/carryin                        LogicCell40_SEQ_MODE_1000      0              4275   1010  RISE       1
foo.counter_6_LC_9_5_5/carryout                       LogicCell40_SEQ_MODE_1000    126              4401   1010  RISE       2
foo.un5_counter_cry_6_THRU_LUT4_0_LC_9_5_6/carryin    LogicCell40_SEQ_MODE_0000      0              4401   1010  RISE       1
foo.un5_counter_cry_6_THRU_LUT4_0_LC_9_5_6/carryout   LogicCell40_SEQ_MODE_0000    126              4527   1010  RISE       2
foo.un5_counter_cry_7_THRU_LUT4_0_LC_9_5_7/carryin    LogicCell40_SEQ_MODE_0000      0              4527   1010  RISE       1
foo.un5_counter_cry_7_THRU_LUT4_0_LC_9_5_7/carryout   LogicCell40_SEQ_MODE_0000    126              4654   1010  RISE       1
IN_MUX_bfv_9_6_0_/carryinitin                         ICE_CARRY_IN_MUX               0              4654   1010  RISE       1
IN_MUX_bfv_9_6_0_/carryinitout                        ICE_CARRY_IN_MUX             196              4850   1010  RISE       2
foo.counter_9_LC_9_6_0/carryin                        LogicCell40_SEQ_MODE_1000      0              4850   1010  RISE       1
foo.counter_9_LC_9_6_0/carryout                       LogicCell40_SEQ_MODE_1000    126              4976   1010  RISE       2
foo.un5_counter_cry_9_THRU_LUT4_0_LC_9_6_1/carryin    LogicCell40_SEQ_MODE_0000      0              4976   1010  RISE       1
foo.un5_counter_cry_9_THRU_LUT4_0_LC_9_6_1/carryout   LogicCell40_SEQ_MODE_0000    126              5103   1010  RISE       2
foo.un5_counter_cry_10_THRU_LUT4_0_LC_9_6_2/carryin   LogicCell40_SEQ_MODE_0000      0              5103   1010  RISE       1
foo.un5_counter_cry_10_THRU_LUT4_0_LC_9_6_2/carryout  LogicCell40_SEQ_MODE_0000    126              5229   1010  RISE       2
I__196/I                                              InMux                          0              5229   3220  RISE       1
I__196/O                                              InMux                        259              5488   3220  RISE       1
foo.counter_12_LC_9_6_3/in3                           LogicCell40_SEQ_MODE_1000      0              5488   3220  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__254/I                                          ClkMux                         0              2073  RISE       1
I__254/O                                          ClkMux                       309              2381  RISE       1
foo.counter_12_LC_9_6_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_8_LC_8_8_4/lcout
Path End         : foo.counter_10_LC_8_5_2/in2
Capture Clock    : foo.counter_10_LC_8_5_2/clk
Setup Constraint : 6600p
Path slack       : 3241p

Capture Clock Arrival Time (top_module|clk:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -323
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8659

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                2497
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5418
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__248/I                                          ClkMux                         0              2073  RISE       1
I__248/O                                          ClkMux                       309              2381  RISE       1
foo.counter_8_LC_8_8_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_8_LC_8_8_4/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1003  RISE       3
I__229/I                               Odrv12                         0              2921   1003  RISE       1
I__229/O                               Odrv12                       491              3412   1003  RISE       1
I__232/I                               LocalMux                       0              3412   1003  RISE       1
I__232/O                               LocalMux                     330              3742   1003  RISE       1
I__235/I                               InMux                          0              3742   1003  RISE       1
I__235/O                               InMux                        259              4001   1003  RISE       1
foo.counter_RNIV6AU_4_LC_8_5_4/in0     LogicCell40_SEQ_MODE_0000      0              4001   1003  RISE       1
foo.counter_RNIV6AU_4_LC_8_5_4/lcout   LogicCell40_SEQ_MODE_0000    449              4450   1003  RISE       1
I__74/I                                LocalMux                       0              4450   1003  RISE       1
I__74/O                                LocalMux                     330              4780   1003  RISE       1
I__75/I                                InMux                          0              4780   1003  RISE       1
I__75/O                                InMux                        259              5039   1003  RISE       1
foo.counter_RNIALJ44_2_LC_8_5_1/in1    LogicCell40_SEQ_MODE_0000      0              5039   1003  RISE       1
foo.counter_RNIALJ44_2_LC_8_5_1/ltout  LogicCell40_SEQ_MODE_0000    379              5418   3241  FALL       1
I__60/I                                CascadeMux                     0              5418   3241  FALL       1
I__60/O                                CascadeMux                     0              5418   3241  FALL       1
foo.counter_10_LC_8_5_2/in2            LogicCell40_SEQ_MODE_1000      0              5418   3241  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__253/I                                          ClkMux                         0              2073  RISE       1
I__253/O                                          ClkMux                       309              2381  RISE       1
foo.counter_10_LC_8_5_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_7_LC_8_6_0/lcout
Path End         : foo.enable_LC_7_6_0/in3
Capture Clock    : foo.enable_LC_7_6_0/clk
Setup Constraint : 6600p
Path slack       : 3255p

Capture Clock Arrival Time (top_module|clk:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -274
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8708

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                2532
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5453
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__251/I                                          ClkMux                         0              2073  RISE       1
I__251/O                                          ClkMux                       309              2381  RISE       1
foo.counter_7_LC_8_6_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_7_LC_8_6_0/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1768  RISE       3
I__128/I                                LocalMux                       0              2921   2146  RISE       1
I__128/O                                LocalMux                     330              3251   2146  RISE       1
I__131/I                                InMux                          0              3251   2146  RISE       1
I__131/O                                InMux                        259              3510   2146  RISE       1
foo.counter_RNIV5131_7_LC_8_6_1/in0     LogicCell40_SEQ_MODE_0000      0              3510   2146  RISE       1
foo.counter_RNIV5131_7_LC_8_6_1/lcout   LogicCell40_SEQ_MODE_0000    449              3959   2146  RISE       1
I__67/I                                 LocalMux                       0              3959   2146  RISE       1
I__67/O                                 LocalMux                     330              4289   2146  RISE       1
I__68/I                                 InMux                          0              4289   2146  RISE       1
I__68/O                                 InMux                        259              4548   2146  RISE       1
foo.counter_RNI9NE82_14_LC_8_6_4/in3    LogicCell40_SEQ_MODE_0000      0              4548   2146  RISE       1
foo.counter_RNI9NE82_14_LC_8_6_4/lcout  LogicCell40_SEQ_MODE_0000    316              4864   2708  RISE      11
I__281/I                                LocalMux                       0              4864   3255  RISE       1
I__281/O                                LocalMux                     330              5194   3255  RISE       1
I__287/I                                InMux                          0              5194   3255  RISE       1
I__287/O                                InMux                        259              5453   3255  RISE       1
foo.enable_LC_7_6_0/in3                 LogicCell40_SEQ_MODE_1000      0              5453   3255  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__249/I                                          ClkMux                         0              2073  RISE       1
I__249/O                                          ClkMux                       309              2381  RISE       1
foo.enable_LC_7_6_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_7_LC_8_6_0/lcout
Path End         : foo.counter_10_LC_8_5_2/in3
Capture Clock    : foo.counter_10_LC_8_5_2/clk
Setup Constraint : 6600p
Path slack       : 3255p

Capture Clock Arrival Time (top_module|clk:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -274
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8708

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                2532
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5453
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__251/I                                          ClkMux                         0              2073  RISE       1
I__251/O                                          ClkMux                       309              2381  RISE       1
foo.counter_7_LC_8_6_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_7_LC_8_6_0/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1768  RISE       3
I__128/I                                LocalMux                       0              2921   2146  RISE       1
I__128/O                                LocalMux                     330              3251   2146  RISE       1
I__131/I                                InMux                          0              3251   2146  RISE       1
I__131/O                                InMux                        259              3510   2146  RISE       1
foo.counter_RNIV5131_7_LC_8_6_1/in0     LogicCell40_SEQ_MODE_0000      0              3510   2146  RISE       1
foo.counter_RNIV5131_7_LC_8_6_1/lcout   LogicCell40_SEQ_MODE_0000    449              3959   2146  RISE       1
I__67/I                                 LocalMux                       0              3959   2146  RISE       1
I__67/O                                 LocalMux                     330              4289   2146  RISE       1
I__68/I                                 InMux                          0              4289   2146  RISE       1
I__68/O                                 InMux                        259              4548   2146  RISE       1
foo.counter_RNI9NE82_14_LC_8_6_4/in3    LogicCell40_SEQ_MODE_0000      0              4548   2146  RISE       1
foo.counter_RNI9NE82_14_LC_8_6_4/lcout  LogicCell40_SEQ_MODE_0000    316              4864   2708  RISE      11
I__284/I                                LocalMux                       0              4864   3255  RISE       1
I__284/O                                LocalMux                     330              5194   3255  RISE       1
I__291/I                                InMux                          0              5194   3255  RISE       1
I__291/O                                InMux                        259              5453   3255  RISE       1
foo.counter_10_LC_8_5_2/in3             LogicCell40_SEQ_MODE_1000      0              5453   3255  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__253/I                                          ClkMux                         0              2073  RISE       1
I__253/O                                          ClkMux                       309              2381  RISE       1
foo.counter_10_LC_8_5_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_0_LC_8_5_3/lcout
Path End         : foo.counter_9_LC_9_6_0/in3
Capture Clock    : foo.counter_9_LC_9_6_0/clk
Setup Constraint : 6600p
Path slack       : 3598p

Capture Clock Arrival Time (top_module|clk:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -274
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8708

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                2189
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5110
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__253/I                                          ClkMux                         0              2073  RISE       1
I__253/O                                          ClkMux                       309              2381  RISE       1
foo.counter_0_LC_8_5_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_0_LC_8_5_3/lcout                         LogicCell40_SEQ_MODE_1000    540              2921   1010  RISE       4
I__169/I                                             LocalMux                       0              2921   1010  RISE       1
I__169/O                                             LocalMux                     330              3251   1010  RISE       1
I__172/I                                             InMux                          0              3251   1010  RISE       1
I__172/O                                             InMux                        259              3510   1010  RISE       1
foo.un5_counter_cry_1_c_LC_9_5_0/in1                 LogicCell40_SEQ_MODE_0000      0              3510   1010  RISE       1
foo.un5_counter_cry_1_c_LC_9_5_0/carryout            LogicCell40_SEQ_MODE_0000    259              3770   1010  RISE       2
foo.counter_2_LC_9_5_1/carryin                       LogicCell40_SEQ_MODE_1000      0              3770   1010  RISE       1
foo.counter_2_LC_9_5_1/carryout                      LogicCell40_SEQ_MODE_1000    126              3896   1010  RISE       2
foo.counter_3_LC_9_5_2/carryin                       LogicCell40_SEQ_MODE_1000      0              3896   1010  RISE       1
foo.counter_3_LC_9_5_2/carryout                      LogicCell40_SEQ_MODE_1000    126              4022   1010  RISE       2
foo.counter_4_LC_9_5_3/carryin                       LogicCell40_SEQ_MODE_1000      0              4022   1010  RISE       1
foo.counter_4_LC_9_5_3/carryout                      LogicCell40_SEQ_MODE_1000    126              4149   1010  RISE       2
foo.counter_5_LC_9_5_4/carryin                       LogicCell40_SEQ_MODE_1000      0              4149   1010  RISE       1
foo.counter_5_LC_9_5_4/carryout                      LogicCell40_SEQ_MODE_1000    126              4275   1010  RISE       2
foo.counter_6_LC_9_5_5/carryin                       LogicCell40_SEQ_MODE_1000      0              4275   1010  RISE       1
foo.counter_6_LC_9_5_5/carryout                      LogicCell40_SEQ_MODE_1000    126              4401   1010  RISE       2
foo.un5_counter_cry_6_THRU_LUT4_0_LC_9_5_6/carryin   LogicCell40_SEQ_MODE_0000      0              4401   1010  RISE       1
foo.un5_counter_cry_6_THRU_LUT4_0_LC_9_5_6/carryout  LogicCell40_SEQ_MODE_0000    126              4527   1010  RISE       2
foo.un5_counter_cry_7_THRU_LUT4_0_LC_9_5_7/carryin   LogicCell40_SEQ_MODE_0000      0              4527   1010  RISE       1
foo.un5_counter_cry_7_THRU_LUT4_0_LC_9_5_7/carryout  LogicCell40_SEQ_MODE_0000    126              4654   1010  RISE       1
IN_MUX_bfv_9_6_0_/carryinitin                        ICE_CARRY_IN_MUX               0              4654   1010  RISE       1
IN_MUX_bfv_9_6_0_/carryinitout                       ICE_CARRY_IN_MUX             196              4850   1010  RISE       2
I__220/I                                             InMux                          0              4850   3598  RISE       1
I__220/O                                             InMux                        259              5110   3598  RISE       1
foo.counter_9_LC_9_6_0/in3                           LogicCell40_SEQ_MODE_1000      0              5110   3598  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__254/I                                          ClkMux                         0              2073  RISE       1
I__254/O                                          ClkMux                       309              2381  RISE       1
foo.counter_9_LC_9_6_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_0_LC_8_5_3/lcout
Path End         : foo.counter_6_LC_9_5_5/in3
Capture Clock    : foo.counter_6_LC_9_5_5/clk
Setup Constraint : 6600p
Path slack       : 4174p

Capture Clock Arrival Time (top_module|clk:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -274
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8708

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                1613
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4534
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__253/I                                          ClkMux                         0              2073  RISE       1
I__253/O                                          ClkMux                       309              2381  RISE       1
foo.counter_0_LC_8_5_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_0_LC_8_5_3/lcout               LogicCell40_SEQ_MODE_1000    540              2921   1010  RISE       4
I__169/I                                   LocalMux                       0              2921   1010  RISE       1
I__169/O                                   LocalMux                     330              3251   1010  RISE       1
I__172/I                                   InMux                          0              3251   1010  RISE       1
I__172/O                                   InMux                        259              3510   1010  RISE       1
foo.un5_counter_cry_1_c_LC_9_5_0/in1       LogicCell40_SEQ_MODE_0000      0              3510   1010  RISE       1
foo.un5_counter_cry_1_c_LC_9_5_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770   1010  RISE       2
foo.counter_2_LC_9_5_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770   1010  RISE       1
foo.counter_2_LC_9_5_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896   1010  RISE       2
foo.counter_3_LC_9_5_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896   1010  RISE       1
foo.counter_3_LC_9_5_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022   1010  RISE       2
foo.counter_4_LC_9_5_3/carryin             LogicCell40_SEQ_MODE_1000      0              4022   1010  RISE       1
foo.counter_4_LC_9_5_3/carryout            LogicCell40_SEQ_MODE_1000    126              4149   1010  RISE       2
foo.counter_5_LC_9_5_4/carryin             LogicCell40_SEQ_MODE_1000      0              4149   1010  RISE       1
foo.counter_5_LC_9_5_4/carryout            LogicCell40_SEQ_MODE_1000    126              4275   1010  RISE       2
I__136/I                                   InMux                          0              4275   4173  RISE       1
I__136/O                                   InMux                        259              4534   4173  RISE       1
foo.counter_6_LC_9_5_5/in3                 LogicCell40_SEQ_MODE_1000      0              4534   4173  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__255/I                                          ClkMux                         0              2073  RISE       1
I__255/O                                          ClkMux                       309              2381  RISE       1
foo.counter_6_LC_9_5_5/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_0_LC_8_5_3/lcout
Path End         : foo.counter_5_LC_9_5_4/in3
Capture Clock    : foo.counter_5_LC_9_5_4/clk
Setup Constraint : 6600p
Path slack       : 4300p

Capture Clock Arrival Time (top_module|clk:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -274
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8708

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                1487
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4408
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__253/I                                          ClkMux                         0              2073  RISE       1
I__253/O                                          ClkMux                       309              2381  RISE       1
foo.counter_0_LC_8_5_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_0_LC_8_5_3/lcout               LogicCell40_SEQ_MODE_1000    540              2921   1010  RISE       4
I__169/I                                   LocalMux                       0              2921   1010  RISE       1
I__169/O                                   LocalMux                     330              3251   1010  RISE       1
I__172/I                                   InMux                          0              3251   1010  RISE       1
I__172/O                                   InMux                        259              3510   1010  RISE       1
foo.un5_counter_cry_1_c_LC_9_5_0/in1       LogicCell40_SEQ_MODE_0000      0              3510   1010  RISE       1
foo.un5_counter_cry_1_c_LC_9_5_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770   1010  RISE       2
foo.counter_2_LC_9_5_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770   1010  RISE       1
foo.counter_2_LC_9_5_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896   1010  RISE       2
foo.counter_3_LC_9_5_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896   1010  RISE       1
foo.counter_3_LC_9_5_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022   1010  RISE       2
foo.counter_4_LC_9_5_3/carryin             LogicCell40_SEQ_MODE_1000      0              4022   1010  RISE       1
foo.counter_4_LC_9_5_3/carryout            LogicCell40_SEQ_MODE_1000    126              4149   1010  RISE       2
I__141/I                                   InMux                          0              4149   4300  RISE       1
I__141/O                                   InMux                        259              4408   4300  RISE       1
foo.counter_5_LC_9_5_4/in3                 LogicCell40_SEQ_MODE_1000      0              4408   4300  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__255/I                                          ClkMux                         0              2073  RISE       1
I__255/O                                          ClkMux                       309              2381  RISE       1
foo.counter_5_LC_9_5_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_0_LC_8_5_3/lcout
Path End         : foo.counter_4_LC_9_5_3/in3
Capture Clock    : foo.counter_4_LC_9_5_3/clk
Setup Constraint : 6600p
Path slack       : 4426p

Capture Clock Arrival Time (top_module|clk:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -274
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8708

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                1361
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4282
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__253/I                                          ClkMux                         0              2073  RISE       1
I__253/O                                          ClkMux                       309              2381  RISE       1
foo.counter_0_LC_8_5_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_0_LC_8_5_3/lcout               LogicCell40_SEQ_MODE_1000    540              2921   1010  RISE       4
I__169/I                                   LocalMux                       0              2921   1010  RISE       1
I__169/O                                   LocalMux                     330              3251   1010  RISE       1
I__172/I                                   InMux                          0              3251   1010  RISE       1
I__172/O                                   InMux                        259              3510   1010  RISE       1
foo.un5_counter_cry_1_c_LC_9_5_0/in1       LogicCell40_SEQ_MODE_0000      0              3510   1010  RISE       1
foo.un5_counter_cry_1_c_LC_9_5_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770   1010  RISE       2
foo.counter_2_LC_9_5_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770   1010  RISE       1
foo.counter_2_LC_9_5_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896   1010  RISE       2
foo.counter_3_LC_9_5_2/carryin             LogicCell40_SEQ_MODE_1000      0              3896   1010  RISE       1
foo.counter_3_LC_9_5_2/carryout            LogicCell40_SEQ_MODE_1000    126              4022   1010  RISE       2
I__146/I                                   InMux                          0              4022   4426  RISE       1
I__146/O                                   InMux                        259              4282   4426  RISE       1
foo.counter_4_LC_9_5_3/in3                 LogicCell40_SEQ_MODE_1000      0              4282   4426  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__255/I                                          ClkMux                         0              2073  RISE       1
I__255/O                                          ClkMux                       309              2381  RISE       1
foo.counter_4_LC_9_5_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_7_LC_8_6_0/lcout
Path End         : foo.counter_7_LC_8_6_0/in2
Capture Clock    : foo.counter_7_LC_8_6_0/clk
Setup Constraint : 6600p
Path slack       : 4447p

Capture Clock Arrival Time (top_module|clk:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -372
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8610

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                1242
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4163
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__251/I                                          ClkMux                         0              2073  RISE       1
I__251/O                                          ClkMux                       309              2381  RISE       1
foo.counter_7_LC_8_6_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_7_LC_8_6_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1768  RISE       3
I__129/I                      Odrv4                          0              2921   4447  RISE       1
I__129/O                      Odrv4                        351              3272   4447  RISE       1
I__132/I                      Span4Mux_h                     0              3272   4447  RISE       1
I__132/O                      Span4Mux_h                   302              3574   4447  RISE       1
I__133/I                      LocalMux                       0              3574   4447  RISE       1
I__133/O                      LocalMux                     330              3903   4447  RISE       1
I__134/I                      InMux                          0              3903   4447  RISE       1
I__134/O                      InMux                        259              4163   4447  RISE       1
I__135/I                      CascadeMux                     0              4163   4447  RISE       1
I__135/O                      CascadeMux                     0              4163   4447  RISE       1
foo.counter_7_LC_8_6_0/in2    LogicCell40_SEQ_MODE_1000      0              4163   4447  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__251/I                                          ClkMux                         0              2073  RISE       1
I__251/O                                          ClkMux                       309              2381  RISE       1
foo.counter_7_LC_8_6_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_0_LC_8_5_3/lcout
Path End         : foo.counter_3_LC_9_5_2/in3
Capture Clock    : foo.counter_3_LC_9_5_2/clk
Setup Constraint : 6600p
Path slack       : 4552p

Capture Clock Arrival Time (top_module|clk:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -274
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8708

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                1235
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4156
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__253/I                                          ClkMux                         0              2073  RISE       1
I__253/O                                          ClkMux                       309              2381  RISE       1
foo.counter_0_LC_8_5_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_0_LC_8_5_3/lcout               LogicCell40_SEQ_MODE_1000    540              2921   1010  RISE       4
I__169/I                                   LocalMux                       0              2921   1010  RISE       1
I__169/O                                   LocalMux                     330              3251   1010  RISE       1
I__172/I                                   InMux                          0              3251   1010  RISE       1
I__172/O                                   InMux                        259              3510   1010  RISE       1
foo.un5_counter_cry_1_c_LC_9_5_0/in1       LogicCell40_SEQ_MODE_0000      0              3510   1010  RISE       1
foo.un5_counter_cry_1_c_LC_9_5_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770   1010  RISE       2
foo.counter_2_LC_9_5_1/carryin             LogicCell40_SEQ_MODE_1000      0              3770   1010  RISE       1
foo.counter_2_LC_9_5_1/carryout            LogicCell40_SEQ_MODE_1000    126              3896   1010  RISE       2
I__152/I                                   InMux                          0              3896   4552  RISE       1
I__152/O                                   InMux                        259              4156   4552  RISE       1
foo.counter_3_LC_9_5_2/in3                 LogicCell40_SEQ_MODE_1000      0              4156   4552  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__255/I                                          ClkMux                         0              2073  RISE       1
I__255/O                                          ClkMux                       309              2381  RISE       1
foo.counter_3_LC_9_5_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_0_LC_8_5_3/lcout
Path End         : foo.counter_2_LC_9_5_1/in3
Capture Clock    : foo.counter_2_LC_9_5_1/clk
Setup Constraint : 6600p
Path slack       : 4679p

Capture Clock Arrival Time (top_module|clk:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -274
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8708

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                1108
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4029
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__253/I                                          ClkMux                         0              2073  RISE       1
I__253/O                                          ClkMux                       309              2381  RISE       1
foo.counter_0_LC_8_5_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_0_LC_8_5_3/lcout               LogicCell40_SEQ_MODE_1000    540              2921   1010  RISE       4
I__169/I                                   LocalMux                       0              2921   1010  RISE       1
I__169/O                                   LocalMux                     330              3251   1010  RISE       1
I__172/I                                   InMux                          0              3251   1010  RISE       1
I__172/O                                   InMux                        259              3510   1010  RISE       1
foo.un5_counter_cry_1_c_LC_9_5_0/in1       LogicCell40_SEQ_MODE_0000      0              3510   1010  RISE       1
foo.un5_counter_cry_1_c_LC_9_5_0/carryout  LogicCell40_SEQ_MODE_0000    259              3770   1010  RISE       2
I__157/I                                   InMux                          0              3770   4678  RISE       1
I__157/O                                   InMux                        259              4029   4678  RISE       1
foo.counter_2_LC_9_5_1/in3                 LogicCell40_SEQ_MODE_1000      0              4029   4678  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__255/I                                          ClkMux                         0              2073  RISE       1
I__255/O                                          ClkMux                       309              2381  RISE       1
foo.counter_2_LC_9_5_1/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_1_LC_8_6_2/lcout
Path End         : foo.counter_1_LC_8_6_2/in0
Capture Clock    : foo.counter_1_LC_8_6_2/clk
Setup Constraint : 6600p
Path slack       : 5001p

Capture Clock Arrival Time (top_module|clk:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -470
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8511

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3510
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__251/I                                          ClkMux                         0              2073  RISE       1
I__251/O                                          ClkMux                       309              2381  RISE       1
foo.counter_1_LC_8_6_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_1_LC_8_6_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1038  RISE       3
I__164/I                      LocalMux                       0              2921   2736  RISE       1
I__164/O                      LocalMux                     330              3251   2736  RISE       1
I__167/I                      InMux                          0              3251   5001  RISE       1
I__167/O                      InMux                        259              3510   5001  RISE       1
foo.counter_1_LC_8_6_2/in0    LogicCell40_SEQ_MODE_1000      0              3510   5001  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__251/I                                          ClkMux                         0              2073  RISE       1
I__251/O                                          ClkMux                       309              2381  RISE       1
foo.counter_1_LC_8_6_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.enable_LC_7_6_0/lcout
Path End         : foo.enable_LC_7_6_0/in0
Capture Clock    : foo.enable_LC_7_6_0/clk
Setup Constraint : 6600p
Path slack       : 5001p

Capture Clock Arrival Time (top_module|clk:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -470
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8511

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3510
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__249/I                                          ClkMux                         0              2073  RISE       1
I__249/O                                          ClkMux                       309              2381  RISE       1
foo.enable_LC_7_6_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.enable_LC_7_6_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   3437  RISE       2
I__64/I                    LocalMux                       0              2921   5001  RISE       1
I__64/O                    LocalMux                     330              3251   5001  RISE       1
I__66/I                    InMux                          0              3251   5001  RISE       1
I__66/O                    InMux                        259              3510   5001  RISE       1
foo.enable_LC_7_6_0/in0    LogicCell40_SEQ_MODE_1000      0              3510   5001  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__249/I                                          ClkMux                         0              2073  RISE       1
I__249/O                                          ClkMux                       309              2381  RISE       1
foo.enable_LC_7_6_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_0_LC_8_5_3/lcout
Path End         : foo.counter_0_LC_8_5_3/in0
Capture Clock    : foo.counter_0_LC_8_5_3/clk
Setup Constraint : 6600p
Path slack       : 5001p

Capture Clock Arrival Time (top_module|clk:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -470
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8511

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3510
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__253/I                                          ClkMux                         0              2073  RISE       1
I__253/O                                          ClkMux                       309              2381  RISE       1
foo.counter_0_LC_8_5_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_0_LC_8_5_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1010  RISE       4
I__170/I                      LocalMux                       0              2921   1627  RISE       1
I__170/O                      LocalMux                     330              3251   1627  RISE       1
I__174/I                      InMux                          0              3251   5001  RISE       1
I__174/O                      InMux                        259              3510   5001  RISE       1
foo.counter_0_LC_8_5_3/in0    LogicCell40_SEQ_MODE_1000      0              3510   5001  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__253/I                                          ClkMux                         0              2073  RISE       1
I__253/O                                          ClkMux                       309              2381  RISE       1
foo.counter_0_LC_8_5_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_22_LC_9_7_5/lcout
Path End         : foo.counter_22_LC_9_7_5/in1
Capture Clock    : foo.counter_22_LC_9_7_5/clk
Setup Constraint : 6600p
Path slack       : 5072p

Capture Clock Arrival Time (top_module|clk:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -400
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8582

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3510
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__252/I                                          ClkMux                         0              2073  RISE       1
I__252/O                                          ClkMux                       309              2381  RISE       1
foo.counter_22_LC_9_7_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_22_LC_9_7_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1859  RISE       2
I__257/I                       LocalMux                       0              2921   5071  RISE       1
I__257/O                       LocalMux                     330              3251   5071  RISE       1
I__259/I                       InMux                          0              3251   5071  RISE       1
I__259/O                       InMux                        259              3510   5071  RISE       1
foo.counter_22_LC_9_7_5/in1    LogicCell40_SEQ_MODE_1000      0              3510   5071  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__252/I                                          ClkMux                         0              2073  RISE       1
I__252/O                                          ClkMux                       309              2381  RISE       1
foo.counter_22_LC_9_7_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_21_LC_9_7_4/lcout
Path End         : foo.counter_21_LC_9_7_4/in1
Capture Clock    : foo.counter_21_LC_9_7_4/clk
Setup Constraint : 6600p
Path slack       : 5072p

Capture Clock Arrival Time (top_module|clk:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -400
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8582

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3510
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__252/I                                          ClkMux                         0              2073  RISE       1
I__252/O                                          ClkMux                       309              2381  RISE       1
foo.counter_21_LC_9_7_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_21_LC_9_7_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   2722  RISE       2
I__303/I                       LocalMux                       0              2921   4678  RISE       1
I__303/O                       LocalMux                     330              3251   4678  RISE       1
I__305/I                       InMux                          0              3251   4678  RISE       1
I__305/O                       InMux                        259              3510   4678  RISE       1
foo.counter_21_LC_9_7_4/in1    LogicCell40_SEQ_MODE_1000      0              3510   5071  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__252/I                                          ClkMux                         0              2073  RISE       1
I__252/O                                          ClkMux                       309              2381  RISE       1
foo.counter_21_LC_9_7_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_18_LC_9_7_1/lcout
Path End         : foo.counter_18_LC_9_7_1/in1
Capture Clock    : foo.counter_18_LC_9_7_1/clk
Setup Constraint : 6600p
Path slack       : 5072p

Capture Clock Arrival Time (top_module|clk:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -400
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8582

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3510
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__252/I                                          ClkMux                         0              2073  RISE       1
I__252/O                                          ClkMux                       309              2381  RISE       1
foo.counter_18_LC_9_7_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_18_LC_9_7_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   2841  RISE       2
I__331/I                       LocalMux                       0              2921   3549  RISE       1
I__331/O                       LocalMux                     330              3251   3549  RISE       1
I__333/I                       InMux                          0              3251   3549  RISE       1
I__333/O                       InMux                        259              3510   3549  RISE       1
foo.counter_18_LC_9_7_1/in1    LogicCell40_SEQ_MODE_1000      0              3510   5071  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__252/I                                          ClkMux                         0              2073  RISE       1
I__252/O                                          ClkMux                       309              2381  RISE       1
foo.counter_18_LC_9_7_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_14_LC_9_6_5/lcout
Path End         : foo.counter_14_LC_9_6_5/in1
Capture Clock    : foo.counter_14_LC_9_6_5/clk
Setup Constraint : 6600p
Path slack       : 5072p

Capture Clock Arrival Time (top_module|clk:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -400
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8582

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3510
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__254/I                                          ClkMux                         0              2073  RISE       1
I__254/O                                          ClkMux                       309              2381  RISE       1
foo.counter_14_LC_9_6_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_14_LC_9_6_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   2848  RISE       2
I__187/I                       LocalMux                       0              2921   2848  RISE       1
I__187/O                       LocalMux                     330              3251   2848  RISE       1
I__189/I                       InMux                          0              3251   2848  RISE       1
I__189/O                       InMux                        259              3510   2848  RISE       1
foo.counter_14_LC_9_6_5/in1    LogicCell40_SEQ_MODE_1000      0              3510   5071  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__254/I                                          ClkMux                         0              2073  RISE       1
I__254/O                                          ClkMux                       309              2381  RISE       1
foo.counter_14_LC_9_6_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_13_LC_9_6_4/lcout
Path End         : foo.counter_13_LC_9_6_4/in1
Capture Clock    : foo.counter_13_LC_9_6_4/clk
Setup Constraint : 6600p
Path slack       : 5072p

Capture Clock Arrival Time (top_module|clk:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -400
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8582

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3510
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__254/I                                          ClkMux                         0              2073  RISE       1
I__254/O                                          ClkMux                       309              2381  RISE       1
foo.counter_13_LC_9_6_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_13_LC_9_6_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   2280  RISE       2
I__193/I                       LocalMux                       0              2921   2722  RISE       1
I__193/O                       LocalMux                     330              3251   2722  RISE       1
I__195/I                       InMux                          0              3251   2722  RISE       1
I__195/O                       InMux                        259              3510   2722  RISE       1
foo.counter_13_LC_9_6_4/in1    LogicCell40_SEQ_MODE_1000      0              3510   5071  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__254/I                                          ClkMux                         0              2073  RISE       1
I__254/O                                          ClkMux                       309              2381  RISE       1
foo.counter_13_LC_9_6_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_12_LC_9_6_3/lcout
Path End         : foo.counter_12_LC_9_6_3/in1
Capture Clock    : foo.counter_12_LC_9_6_3/clk
Setup Constraint : 6600p
Path slack       : 5072p

Capture Clock Arrival Time (top_module|clk:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -400
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8582

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3510
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__254/I                                          ClkMux                         0              2073  RISE       1
I__254/O                                          ClkMux                       309              2381  RISE       1
foo.counter_12_LC_9_6_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_12_LC_9_6_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   2217  RISE       2
I__198/I                       LocalMux                       0              2921   2595  RISE       1
I__198/O                       LocalMux                     330              3251   2595  RISE       1
I__200/I                       InMux                          0              3251   2595  RISE       1
I__200/O                       InMux                        259              3510   2595  RISE       1
foo.counter_12_LC_9_6_3/in1    LogicCell40_SEQ_MODE_1000      0              3510   5071  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__254/I                                          ClkMux                         0              2073  RISE       1
I__254/O                                          ClkMux                       309              2381  RISE       1
foo.counter_12_LC_9_6_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_9_LC_9_6_0/lcout
Path End         : foo.counter_9_LC_9_6_0/in1
Capture Clock    : foo.counter_9_LC_9_6_0/clk
Setup Constraint : 6600p
Path slack       : 5072p

Capture Clock Arrival Time (top_module|clk:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -400
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8582

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3510
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__254/I                                          ClkMux                         0              2073  RISE       1
I__254/O                                          ClkMux                       309              2381  RISE       1
foo.counter_9_LC_9_6_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_9_LC_9_6_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   2196  RISE       2
I__221/I                      LocalMux                       0              2921   2217  RISE       1
I__221/O                      LocalMux                     330              3251   2217  RISE       1
I__223/I                      InMux                          0              3251   2217  RISE       1
I__223/O                      InMux                        259              3510   2217  RISE       1
foo.counter_9_LC_9_6_0/in1    LogicCell40_SEQ_MODE_1000      0              3510   5071  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__254/I                                          ClkMux                         0              2073  RISE       1
I__254/O                                          ClkMux                       309              2381  RISE       1
foo.counter_9_LC_9_6_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_6_LC_9_5_5/lcout
Path End         : foo.counter_6_LC_9_5_5/in1
Capture Clock    : foo.counter_6_LC_9_5_5/clk
Setup Constraint : 6600p
Path slack       : 5072p

Capture Clock Arrival Time (top_module|clk:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -400
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8582

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3510
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__255/I                                          ClkMux                         0              2073  RISE       1
I__255/O                                          ClkMux                       309              2381  RISE       1
foo.counter_6_LC_9_5_5/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_6_LC_9_5_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1627  RISE       2
I__138/I                      LocalMux                       0              2921   1641  RISE       1
I__138/O                      LocalMux                     330              3251   1641  RISE       1
I__140/I                      InMux                          0              3251   1641  RISE       1
I__140/O                      InMux                        259              3510   1641  RISE       1
foo.counter_6_LC_9_5_5/in1    LogicCell40_SEQ_MODE_1000      0              3510   5071  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__255/I                                          ClkMux                         0              2073  RISE       1
I__255/O                                          ClkMux                       309              2381  RISE       1
foo.counter_6_LC_9_5_5/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_5_LC_9_5_4/lcout
Path End         : foo.counter_5_LC_9_5_4/in1
Capture Clock    : foo.counter_5_LC_9_5_4/clk
Setup Constraint : 6600p
Path slack       : 5072p

Capture Clock Arrival Time (top_module|clk:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -400
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8582

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3510
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__255/I                                          ClkMux                         0              2073  RISE       1
I__255/O                                          ClkMux                       309              2381  RISE       1
foo.counter_5_LC_9_5_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_5_LC_9_5_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1515  RISE       2
I__142/I                      LocalMux                       0              2921   1515  RISE       1
I__142/O                      LocalMux                     330              3251   1515  RISE       1
I__144/I                      InMux                          0              3251   1515  RISE       1
I__144/O                      InMux                        259              3510   1515  RISE       1
foo.counter_5_LC_9_5_4/in1    LogicCell40_SEQ_MODE_1000      0              3510   5071  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__255/I                                          ClkMux                         0              2073  RISE       1
I__255/O                                          ClkMux                       309              2381  RISE       1
foo.counter_5_LC_9_5_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_4_LC_9_5_3/lcout
Path End         : foo.counter_4_LC_9_5_3/in1
Capture Clock    : foo.counter_4_LC_9_5_3/clk
Setup Constraint : 6600p
Path slack       : 5072p

Capture Clock Arrival Time (top_module|clk:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -400
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8582

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3510
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__255/I                                          ClkMux                         0              2073  RISE       1
I__255/O                                          ClkMux                       309              2381  RISE       1
foo.counter_4_LC_9_5_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_4_LC_9_5_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1389  RISE       2
I__147/I                      LocalMux                       0              2921   1389  RISE       1
I__147/O                      LocalMux                     330              3251   1389  RISE       1
I__149/I                      InMux                          0              3251   1389  RISE       1
I__149/O                      InMux                        259              3510   1389  RISE       1
foo.counter_4_LC_9_5_3/in1    LogicCell40_SEQ_MODE_1000      0              3510   5071  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__255/I                                          ClkMux                         0              2073  RISE       1
I__255/O                                          ClkMux                       309              2381  RISE       1
foo.counter_4_LC_9_5_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_3_LC_9_5_2/lcout
Path End         : foo.counter_3_LC_9_5_2/in1
Capture Clock    : foo.counter_3_LC_9_5_2/clk
Setup Constraint : 6600p
Path slack       : 5072p

Capture Clock Arrival Time (top_module|clk:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -400
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8582

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3510
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__255/I                                          ClkMux                         0              2073  RISE       1
I__255/O                                          ClkMux                       309              2381  RISE       1
foo.counter_3_LC_9_5_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_3_LC_9_5_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1263  RISE       2
I__154/I                      LocalMux                       0              2921   1263  RISE       1
I__154/O                      LocalMux                     330              3251   1263  RISE       1
I__156/I                      InMux                          0              3251   1263  RISE       1
I__156/O                      InMux                        259              3510   1263  RISE       1
foo.counter_3_LC_9_5_2/in1    LogicCell40_SEQ_MODE_1000      0              3510   5071  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__255/I                                          ClkMux                         0              2073  RISE       1
I__255/O                                          ClkMux                       309              2381  RISE       1
foo.counter_3_LC_9_5_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_2_LC_9_5_1/lcout
Path End         : foo.counter_2_LC_9_5_1/in1
Capture Clock    : foo.counter_2_LC_9_5_1/clk
Setup Constraint : 6600p
Path slack       : 5072p

Capture Clock Arrival Time (top_module|clk:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -400
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8582

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3510
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__255/I                                          ClkMux                         0              2073  RISE       1
I__255/O                                          ClkMux                       309              2381  RISE       1
foo.counter_2_LC_9_5_1/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_2_LC_9_5_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1087  RISE       2
I__158/I                      LocalMux                       0              2921   1137  RISE       1
I__158/O                      LocalMux                     330              3251   1137  RISE       1
I__160/I                      InMux                          0              3251   1137  RISE       1
I__160/O                      InMux                        259              3510   1137  RISE       1
foo.counter_2_LC_9_5_1/in1    LogicCell40_SEQ_MODE_1000      0              3510   5071  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__255/I                                          ClkMux                         0              2073  RISE       1
I__255/O                                          ClkMux                       309              2381  RISE       1
foo.counter_2_LC_9_5_1/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_19_LC_8_8_2/lcout
Path End         : foo.counter_19_LC_8_8_2/in1
Capture Clock    : foo.counter_19_LC_8_8_2/clk
Setup Constraint : 6600p
Path slack       : 5072p

Capture Clock Arrival Time (top_module|clk:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -400
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8582

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3510
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__248/I                                          ClkMux                         0              2073  RISE       1
I__248/O                                          ClkMux                       309              2381  RISE       1
foo.counter_19_LC_8_8_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_19_LC_8_8_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1515  RISE       3
I__323/I                       LocalMux                       0              2921   5071  RISE       1
I__323/O                       LocalMux                     330              3251   5071  RISE       1
I__326/I                       InMux                          0              3251   5071  RISE       1
I__326/O                       InMux                        259              3510   5071  RISE       1
foo.counter_19_LC_8_8_2/in1    LogicCell40_SEQ_MODE_1000      0              3510   5071  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__248/I                                          ClkMux                         0              2073  RISE       1
I__248/O                                          ClkMux                       309              2381  RISE       1
foo.counter_19_LC_8_8_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_10_LC_8_5_2/lcout
Path End         : foo.counter_10_LC_8_5_2/in1
Capture Clock    : foo.counter_10_LC_8_5_2/clk
Setup Constraint : 6600p
Path slack       : 5072p

Capture Clock Arrival Time (top_module|clk:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -400
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8582

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3510
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__253/I                                          ClkMux                         0              2073  RISE       1
I__253/O                                          ClkMux                       309              2381  RISE       1
foo.counter_10_LC_8_5_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_10_LC_8_5_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1445  RISE       3
I__215/I                       LocalMux                       0              2921   1445  RISE       1
I__215/O                       LocalMux                     330              3251   1445  RISE       1
I__218/I                       InMux                          0              3251   5071  RISE       1
I__218/O                       InMux                        259              3510   5071  RISE       1
foo.counter_10_LC_8_5_2/in1    LogicCell40_SEQ_MODE_1000      0              3510   5071  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__253/I                                          ClkMux                         0              2073  RISE       1
I__253/O                                          ClkMux                       309              2381  RISE       1
foo.counter_10_LC_8_5_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_17_LC_8_8_1/lcout
Path End         : foo.counter_17_LC_8_8_1/in2
Capture Clock    : foo.counter_17_LC_8_8_1/clk
Setup Constraint : 6600p
Path slack       : 5100p

Capture Clock Arrival Time (top_module|clk:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -372
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8610

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3510
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__248/I                                          ClkMux                         0              2073  RISE       1
I__248/O                                          ClkMux                       309              2381  RISE       1
foo.counter_17_LC_8_8_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_17_LC_8_8_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1824  RISE       3
I__339/I                       LocalMux                       0              2921   5099  RISE       1
I__339/O                       LocalMux                     330              3251   5099  RISE       1
I__342/I                       InMux                          0              3251   5099  RISE       1
I__342/O                       InMux                        259              3510   5099  RISE       1
I__344/I                       CascadeMux                     0              3510   5099  RISE       1
I__344/O                       CascadeMux                     0              3510   5099  RISE       1
foo.counter_17_LC_8_8_1/in2    LogicCell40_SEQ_MODE_1000      0              3510   5099  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__248/I                                          ClkMux                         0              2073  RISE       1
I__248/O                                          ClkMux                       309              2381  RISE       1
foo.counter_17_LC_8_8_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_16_LC_8_8_0/lcout
Path End         : foo.counter_16_LC_8_8_0/in2
Capture Clock    : foo.counter_16_LC_8_8_0/clk
Setup Constraint : 6600p
Path slack       : 5100p

Capture Clock Arrival Time (top_module|clk:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -372
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8610

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3510
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__248/I                                          ClkMux                         0              2073  RISE       1
I__248/O                                          ClkMux                       309              2381  RISE       1
foo.counter_16_LC_8_8_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_16_LC_8_8_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1144  RISE       3
I__351/I                       LocalMux                       0              2921   5099  RISE       1
I__351/O                       LocalMux                     330              3251   5099  RISE       1
I__354/I                       InMux                          0              3251   5099  RISE       1
I__354/O                       InMux                        259              3510   5099  RISE       1
I__357/I                       CascadeMux                     0              3510   5099  RISE       1
I__357/O                       CascadeMux                     0              3510   5099  RISE       1
foo.counter_16_LC_8_8_0/in2    LogicCell40_SEQ_MODE_1000      0              3510   5099  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__248/I                                          ClkMux                         0              2073  RISE       1
I__248/O                                          ClkMux                       309              2381  RISE       1
foo.counter_16_LC_8_8_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_15_LC_8_6_7/lcout
Path End         : foo.counter_15_LC_8_6_7/in2
Capture Clock    : foo.counter_15_LC_8_6_7/clk
Setup Constraint : 6600p
Path slack       : 5100p

Capture Clock Arrival Time (top_module|clk:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -372
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8610

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3510
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__251/I                                          ClkMux                         0              2073  RISE       1
I__251/O                                          ClkMux                       309              2381  RISE       1
foo.counter_15_LC_8_6_7/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_15_LC_8_6_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1578  RISE       3
I__181/I                       LocalMux                       0              2921   5099  RISE       1
I__181/O                       LocalMux                     330              3251   5099  RISE       1
I__184/I                       InMux                          0              3251   5099  RISE       1
I__184/O                       InMux                        259              3510   5099  RISE       1
I__185/I                       CascadeMux                     0              3510   5099  RISE       1
I__185/O                       CascadeMux                     0              3510   5099  RISE       1
foo.counter_15_LC_8_6_7/in2    LogicCell40_SEQ_MODE_1000      0              3510   5099  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__251/I                                          ClkMux                         0              2073  RISE       1
I__251/O                                          ClkMux                       309              2381  RISE       1
foo.counter_15_LC_8_6_7/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_8_LC_8_8_4/lcout
Path End         : foo.counter_8_LC_8_8_4/in2
Capture Clock    : foo.counter_8_LC_8_8_4/clk
Setup Constraint : 6600p
Path slack       : 5100p

Capture Clock Arrival Time (top_module|clk:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -372
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8610

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3510
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__248/I                                          ClkMux                         0              2073  RISE       1
I__248/O                                          ClkMux                       309              2381  RISE       1
foo.counter_8_LC_8_8_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_8_LC_8_8_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1003  RISE       3
I__231/I                      LocalMux                       0              2921   5099  RISE       1
I__231/O                      LocalMux                     330              3251   5099  RISE       1
I__234/I                      InMux                          0              3251   5099  RISE       1
I__234/O                      InMux                        259              3510   5099  RISE       1
I__237/I                      CascadeMux                     0              3510   5099  RISE       1
I__237/O                      CascadeMux                     0              3510   5099  RISE       1
foo.counter_8_LC_8_8_4/in2    LogicCell40_SEQ_MODE_1000      0              3510   5099  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__248/I                                          ClkMux                         0              2073  RISE       1
I__248/O                                          ClkMux                       309              2381  RISE       1
foo.counter_8_LC_8_8_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_20_LC_8_8_3/lcout
Path End         : foo.counter_20_LC_8_8_3/in3
Capture Clock    : foo.counter_20_LC_8_8_3/clk
Setup Constraint : 6600p
Path slack       : 5198p

Capture Clock Arrival Time (top_module|clk:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -274
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8708

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3510
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__248/I                                          ClkMux                         0              2073  RISE       1
I__248/O                                          ClkMux                       309              2381  RISE       1
foo.counter_20_LC_8_8_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_20_LC_8_8_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1929  RISE       3
I__313/I                       LocalMux                       0              2921   5197  RISE       1
I__313/O                       LocalMux                     330              3251   5197  RISE       1
I__316/I                       InMux                          0              3251   5197  RISE       1
I__316/O                       InMux                        259              3510   5197  RISE       1
foo.counter_20_LC_8_8_3/in3    LogicCell40_SEQ_MODE_1000      0              3510   5197  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__248/I                                          ClkMux                         0              2073  RISE       1
I__248/O                                          ClkMux                       309              2381  RISE       1
foo.counter_20_LC_8_8_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : bar.leds_3_LC_8_7_3/lcout
Path End         : bar.leds_0_LC_8_7_0/in3
Capture Clock    : bar.leds_0_LC_8_7_0/clk
Setup Constraint : 6600p
Path slack       : 5198p

Capture Clock Arrival Time (top_module|clk:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -274
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8708

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3510
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__250/I                                          ClkMux                         0              2073  RISE       1
I__250/O                                          ClkMux                       309              2381  RISE       1
bar.leds_3_LC_8_7_3/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
bar.leds_3_LC_8_7_3/lcout  LogicCell40_SEQ_MODE_1010    540              2921   5197  RISE       2
I__96/I                    LocalMux                       0              2921   5197  RISE       1
I__96/O                    LocalMux                     330              3251   5197  RISE       1
I__98/I                    InMux                          0              3251   5197  RISE       1
I__98/O                    InMux                        259              3510   5197  RISE       1
bar.leds_0_LC_8_7_0/in3    LogicCell40_SEQ_MODE_1011      0              3510   5197  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__250/I                                          ClkMux                         0              2073  RISE       1
I__250/O                                          ClkMux                       309              2381  RISE       1
bar.leds_0_LC_8_7_0/clk                           LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : bar.leds_2_LC_8_7_2/lcout
Path End         : bar.leds_3_LC_8_7_3/in3
Capture Clock    : bar.leds_3_LC_8_7_3/clk
Setup Constraint : 6600p
Path slack       : 5198p

Capture Clock Arrival Time (top_module|clk:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -274
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8708

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3510
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__250/I                                          ClkMux                         0              2073  RISE       1
I__250/O                                          ClkMux                       309              2381  RISE       1
bar.leds_2_LC_8_7_2/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
bar.leds_2_LC_8_7_2/lcout  LogicCell40_SEQ_MODE_1010    540              2921   5197  RISE       2
I__103/I                   LocalMux                       0              2921   5197  RISE       1
I__103/O                   LocalMux                     330              3251   5197  RISE       1
I__105/I                   InMux                          0              3251   5197  RISE       1
I__105/O                   InMux                        259              3510   5197  RISE       1
bar.leds_3_LC_8_7_3/in3    LogicCell40_SEQ_MODE_1010      0              3510   5197  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__250/I                                          ClkMux                         0              2073  RISE       1
I__250/O                                          ClkMux                       309              2381  RISE       1
bar.leds_3_LC_8_7_3/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : bar.leds_1_LC_8_7_1/lcout
Path End         : bar.leds_2_LC_8_7_2/in3
Capture Clock    : bar.leds_2_LC_8_7_2/clk
Setup Constraint : 6600p
Path slack       : 5198p

Capture Clock Arrival Time (top_module|clk:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -274
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8708

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3510
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__250/I                                          ClkMux                         0              2073  RISE       1
I__250/O                                          ClkMux                       309              2381  RISE       1
bar.leds_1_LC_8_7_1/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
bar.leds_1_LC_8_7_1/lcout  LogicCell40_SEQ_MODE_1010    540              2921   5197  RISE       2
I__110/I                   LocalMux                       0              2921   5197  RISE       1
I__110/O                   LocalMux                     330              3251   5197  RISE       1
I__112/I                   InMux                          0              3251   5197  RISE       1
I__112/O                   InMux                        259              3510   5197  RISE       1
bar.leds_2_LC_8_7_2/in3    LogicCell40_SEQ_MODE_1010      0              3510   5197  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__250/I                                          ClkMux                         0              2073  RISE       1
I__250/O                                          ClkMux                       309              2381  RISE       1
bar.leds_2_LC_8_7_2/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : bar.leds_0_LC_8_7_0/lcout
Path End         : bar.leds_1_LC_8_7_1/in3
Capture Clock    : bar.leds_1_LC_8_7_1/clk
Setup Constraint : 6600p
Path slack       : 5198p

Capture Clock Arrival Time (top_module|clk:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -274
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8708

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3510
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__250/I                                          ClkMux                         0              2073  RISE       1
I__250/O                                          ClkMux                       309              2381  RISE       1
bar.leds_0_LC_8_7_0/clk                           LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
bar.leds_0_LC_8_7_0/lcout  LogicCell40_SEQ_MODE_1011    540              2921   5197  RISE       2
I__117/I                   LocalMux                       0              2921   5197  RISE       1
I__117/O                   LocalMux                     330              3251   5197  RISE       1
I__119/I                   InMux                          0              3251   5197  RISE       1
I__119/O                   InMux                        259              3510   5197  RISE       1
bar.leds_1_LC_8_7_1/in3    LogicCell40_SEQ_MODE_1010      0              3510   5197  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__250/I                                          ClkMux                         0              2073  RISE       1
I__250/O                                          ClkMux                       309              2381  RISE       1
bar.leds_1_LC_8_7_1/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_11_LC_8_6_6/lcout
Path End         : foo.counter_11_LC_8_6_6/in3
Capture Clock    : foo.counter_11_LC_8_6_6/clk
Setup Constraint : 6600p
Path slack       : 5198p

Capture Clock Arrival Time (top_module|clk:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -274
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8708

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3510
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__251/I                                          ClkMux                         0              2073  RISE       1
I__251/O                                          ClkMux                       309              2381  RISE       1
foo.counter_11_LC_8_6_6/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_11_LC_8_6_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1515  RISE       3
I__207/I                       LocalMux                       0              2921   5197  RISE       1
I__207/O                       LocalMux                     330              3251   5197  RISE       1
I__210/I                       InMux                          0              3251   5197  RISE       1
I__210/O                       InMux                        259              3510   5197  RISE       1
foo.counter_11_LC_8_6_6/in3    LogicCell40_SEQ_MODE_1000      0              3510   5197  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__251/I                                          ClkMux                         0              2073  RISE       1
I__251/O                                          ClkMux                       309              2381  RISE       1
foo.counter_11_LC_8_6_6/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_0_LC_8_5_3/lcout
Path End         : foo.counter_1_LC_8_6_2/in3
Capture Clock    : foo.counter_1_LC_8_6_2/clk
Setup Constraint : 6600p
Path slack       : 5198p

Capture Clock Arrival Time (top_module|clk:R#2)   6600
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                      -274
-----------------------------------------------   ---- 
End-of-path required time (ps)                    8708

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                 589
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3510
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__253/I                                          ClkMux                         0              2073  RISE       1
I__253/O                                          ClkMux                       309              2381  RISE       1
foo.counter_0_LC_8_5_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_0_LC_8_5_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1010  RISE       4
I__171/I                      LocalMux                       0              2921   5197  RISE       1
I__171/O                      LocalMux                     330              3251   5197  RISE       1
I__175/I                      InMux                          0              3251   5197  RISE       1
I__175/O                      InMux                        259              3510   5197  RISE       1
foo.counter_1_LC_8_6_2/in3    LogicCell40_SEQ_MODE_1000      0              3510   5197  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__251/I                                          ClkMux                         0              2073  RISE       1
I__251/O                                          ClkMux                       309              2381  RISE       1
foo.counter_1_LC_8_6_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : foo.enable_LC_7_6_0/in2
Capture Clock    : foo.enable_LC_7_6_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top_module|clk:R#1)    +INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -323
-----------------------------------------------   ----- 
End-of-path required time (ps)                     +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2558
---------------------------------------   ---- 
End-of-path arrival time (ps)             2558
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                           top_module                     0                 0   +INF  RISE       1
reset_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
reset_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__76/I                         Odrv4                          0               973   +INF  FALL       1
I__76/O                         Odrv4                        372              1345   +INF  FALL       1
I__77/I                         Span4Mux_v                     0              1345   +INF  FALL       1
I__77/O                         Span4Mux_v                   372              1716   +INF  FALL       1
I__78/I                         Span4Mux_h                     0              1716   +INF  FALL       1
I__78/O                         Span4Mux_h                   316              2032   +INF  FALL       1
I__80/I                         LocalMux                       0              2032   +INF  FALL       1
I__80/O                         LocalMux                     309              2341   +INF  FALL       1
I__84/I                         InMux                          0              2341   +INF  FALL       1
I__84/O                         InMux                        217              2558   +INF  FALL       1
I__88/I                         CascadeMux                     0              2558   +INF  FALL       1
I__88/O                         CascadeMux                     0              2558   +INF  FALL       1
foo.enable_LC_7_6_0/in2         LogicCell40_SEQ_MODE_1000      0              2558   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__249/I                                          ClkMux                         0              2073  RISE       1
I__249/O                                          ClkMux                       309              2381  RISE       1
foo.enable_LC_7_6_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : bar.leds_3_LC_8_7_3/sr
Capture Clock    : bar.leds_3_LC_8_7_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top_module|clk:R#1)    +INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -160
-----------------------------------------------   ----- 
End-of-path required time (ps)                     +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3020
---------------------------------------   ---- 
End-of-path arrival time (ps)             3020
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                           top_module                     0                 0   +INF  FALL       1
reset_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
reset_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
reset_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
reset_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__76/I                         Odrv4                          0               923   +INF  FALL       1
I__76/O                         Odrv4                        372              1295   +INF  FALL       1
I__77/I                         Span4Mux_v                     0              1295   +INF  FALL       1
I__77/O                         Span4Mux_v                   372              1666   +INF  FALL       1
I__78/I                         Span4Mux_h                     0              1666   +INF  FALL       1
I__78/O                         Span4Mux_h                   316              1982   +INF  FALL       1
I__82/I                         Span4Mux_v                     0              1982   +INF  FALL       1
I__82/O                         Span4Mux_v                   372              2354   +INF  FALL       1
I__86/I                         LocalMux                       0              2354   +INF  FALL       1
I__86/O                         LocalMux                     309              2662   +INF  FALL       1
I__90/I                         SRMux                          0              2662   +INF  FALL       1
I__90/O                         SRMux                        358              3020   +INF  FALL       1
bar.leds_3_LC_8_7_3/sr          LogicCell40_SEQ_MODE_1010      0              3020   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__250/I                                          ClkMux                         0              2073  RISE       1
I__250/O                                          ClkMux                       309              2381  RISE       1
bar.leds_3_LC_8_7_3/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : bar.leds_3_LC_8_7_3/lcout
Path End         : leds[3]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                5791
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    8712
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__250/I                                          ClkMux                         0              2073  RISE       1
I__250/O                                          ClkMux                       309              2381  RISE       1
bar.leds_3_LC_8_7_3/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
bar.leds_3_LC_8_7_3/lcout         LogicCell40_SEQ_MODE_1010    540              2921   +INF  RISE       2
I__97/I                           Odrv4                          0              2921   +INF  RISE       1
I__97/O                           Odrv4                        351              3272   +INF  RISE       1
I__99/I                           Span4Mux_v                     0              3272   +INF  RISE       1
I__99/O                           Span4Mux_v                   351              3623   +INF  RISE       1
I__100/I                          Span4Mux_s1_h                  0              3623   +INF  RISE       1
I__100/O                          Span4Mux_s1_h                175              3798   +INF  RISE       1
I__101/I                          LocalMux                       0              3798   +INF  RISE       1
I__101/O                          LocalMux                     330              4128   +INF  RISE       1
I__102/I                          IoInMux                        0              4128   +INF  RISE       1
I__102/O                          IoInMux                      259              4387   +INF  RISE       1
leds_obuf_3_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4387   +INF  RISE       1
leds_obuf_3_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6624   +INF  FALL       1
leds_obuf_3_iopad/DIN             IO_PAD                         0              6624   +INF  FALL       1
leds_obuf_3_iopad/PACKAGEPIN:out  IO_PAD                      2088              8712   +INF  FALL       1
leds[3]                           top_module                     0              8712   +INF  FALL       1


++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : bar.leds_2_LC_8_7_2/sr
Capture Clock    : bar.leds_2_LC_8_7_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top_module|clk:R#1)    +INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -160
-----------------------------------------------   ----- 
End-of-path required time (ps)                     +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3020
---------------------------------------   ---- 
End-of-path arrival time (ps)             3020
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                           top_module                     0                 0   +INF  FALL       1
reset_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
reset_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
reset_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
reset_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__76/I                         Odrv4                          0               923   +INF  FALL       1
I__76/O                         Odrv4                        372              1295   +INF  FALL       1
I__77/I                         Span4Mux_v                     0              1295   +INF  FALL       1
I__77/O                         Span4Mux_v                   372              1666   +INF  FALL       1
I__78/I                         Span4Mux_h                     0              1666   +INF  FALL       1
I__78/O                         Span4Mux_h                   316              1982   +INF  FALL       1
I__82/I                         Span4Mux_v                     0              1982   +INF  FALL       1
I__82/O                         Span4Mux_v                   372              2354   +INF  FALL       1
I__86/I                         LocalMux                       0              2354   +INF  FALL       1
I__86/O                         LocalMux                     309              2662   +INF  FALL       1
I__90/I                         SRMux                          0              2662   +INF  FALL       1
I__90/O                         SRMux                        358              3020   +INF  FALL       1
bar.leds_2_LC_8_7_2/sr          LogicCell40_SEQ_MODE_1010      0              3020   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__250/I                                          ClkMux                         0              2073  RISE       1
I__250/O                                          ClkMux                       309              2381  RISE       1
bar.leds_2_LC_8_7_2/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : bar.leds_2_LC_8_7_2/lcout
Path End         : leds[2]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                5791
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    8712
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__250/I                                          ClkMux                         0              2073  RISE       1
I__250/O                                          ClkMux                       309              2381  RISE       1
bar.leds_2_LC_8_7_2/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
bar.leds_2_LC_8_7_2/lcout         LogicCell40_SEQ_MODE_1010    540              2921   +INF  RISE       2
I__104/I                          Odrv4                          0              2921   +INF  RISE       1
I__104/O                          Odrv4                        351              3272   +INF  RISE       1
I__106/I                          Span4Mux_v                     0              3272   +INF  RISE       1
I__106/O                          Span4Mux_v                   351              3623   +INF  RISE       1
I__107/I                          Span4Mux_s1_h                  0              3623   +INF  RISE       1
I__107/O                          Span4Mux_s1_h                175              3798   +INF  RISE       1
I__108/I                          LocalMux                       0              3798   +INF  RISE       1
I__108/O                          LocalMux                     330              4128   +INF  RISE       1
I__109/I                          IoInMux                        0              4128   +INF  RISE       1
I__109/O                          IoInMux                      259              4387   +INF  RISE       1
leds_obuf_2_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4387   +INF  RISE       1
leds_obuf_2_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6624   +INF  FALL       1
leds_obuf_2_iopad/DIN             IO_PAD                         0              6624   +INF  FALL       1
leds_obuf_2_iopad/PACKAGEPIN:out  IO_PAD                      2088              8712   +INF  FALL       1
leds[2]                           top_module                     0              8712   +INF  FALL       1


++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : bar.leds_1_LC_8_7_1/sr
Capture Clock    : bar.leds_1_LC_8_7_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top_module|clk:R#1)    +INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -160
-----------------------------------------------   ----- 
End-of-path required time (ps)                     +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3020
---------------------------------------   ---- 
End-of-path arrival time (ps)             3020
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                           top_module                     0                 0   +INF  FALL       1
reset_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
reset_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
reset_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
reset_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__76/I                         Odrv4                          0               923   +INF  FALL       1
I__76/O                         Odrv4                        372              1295   +INF  FALL       1
I__77/I                         Span4Mux_v                     0              1295   +INF  FALL       1
I__77/O                         Span4Mux_v                   372              1666   +INF  FALL       1
I__78/I                         Span4Mux_h                     0              1666   +INF  FALL       1
I__78/O                         Span4Mux_h                   316              1982   +INF  FALL       1
I__82/I                         Span4Mux_v                     0              1982   +INF  FALL       1
I__82/O                         Span4Mux_v                   372              2354   +INF  FALL       1
I__86/I                         LocalMux                       0              2354   +INF  FALL       1
I__86/O                         LocalMux                     309              2662   +INF  FALL       1
I__90/I                         SRMux                          0              2662   +INF  FALL       1
I__90/O                         SRMux                        358              3020   +INF  FALL       1
bar.leds_1_LC_8_7_1/sr          LogicCell40_SEQ_MODE_1010      0              3020   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__250/I                                          ClkMux                         0              2073  RISE       1
I__250/O                                          ClkMux                       309              2381  RISE       1
bar.leds_1_LC_8_7_1/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : bar.leds_1_LC_8_7_1/lcout
Path End         : leds[1]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                5848
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    8769
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__250/I                                          ClkMux                         0              2073  RISE       1
I__250/O                                          ClkMux                       309              2381  RISE       1
bar.leds_1_LC_8_7_1/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
bar.leds_1_LC_8_7_1/lcout         LogicCell40_SEQ_MODE_1010    540              2921   +INF  RISE       2
I__111/I                          Odrv4                          0              2921   +INF  RISE       1
I__111/O                          Odrv4                        351              3272   +INF  RISE       1
I__113/I                          Span4Mux_v                     0              3272   +INF  RISE       1
I__113/O                          Span4Mux_v                   351              3623   +INF  RISE       1
I__114/I                          Span4Mux_s3_h                  0              3623   +INF  RISE       1
I__114/O                          Span4Mux_s3_h                231              3854   +INF  RISE       1
I__115/I                          LocalMux                       0              3854   +INF  RISE       1
I__115/O                          LocalMux                     330              4184   +INF  RISE       1
I__116/I                          IoInMux                        0              4184   +INF  RISE       1
I__116/O                          IoInMux                      259              4443   +INF  RISE       1
leds_obuf_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4443   +INF  RISE       1
leds_obuf_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6681   +INF  FALL       1
leds_obuf_1_iopad/DIN             IO_PAD                         0              6681   +INF  FALL       1
leds_obuf_1_iopad/PACKAGEPIN:out  IO_PAD                      2088              8769   +INF  FALL       1
leds[1]                           top_module                     0              8769   +INF  FALL       1


++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : bar.leds_0_LC_8_7_0/sr
Capture Clock    : bar.leds_0_LC_8_7_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top_module|clk:R#1)    +INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -160
-----------------------------------------------   ----- 
End-of-path required time (ps)                     +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3020
---------------------------------------   ---- 
End-of-path arrival time (ps)             3020
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                           top_module                     0                 0   +INF  FALL       1
reset_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
reset_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
reset_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
reset_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__76/I                         Odrv4                          0               923   +INF  FALL       1
I__76/O                         Odrv4                        372              1295   +INF  FALL       1
I__77/I                         Span4Mux_v                     0              1295   +INF  FALL       1
I__77/O                         Span4Mux_v                   372              1666   +INF  FALL       1
I__78/I                         Span4Mux_h                     0              1666   +INF  FALL       1
I__78/O                         Span4Mux_h                   316              1982   +INF  FALL       1
I__82/I                         Span4Mux_v                     0              1982   +INF  FALL       1
I__82/O                         Span4Mux_v                   372              2354   +INF  FALL       1
I__86/I                         LocalMux                       0              2354   +INF  FALL       1
I__86/O                         LocalMux                     309              2662   +INF  FALL       1
I__90/I                         SRMux                          0              2662   +INF  FALL       1
I__90/O                         SRMux                        358              3020   +INF  FALL       1
bar.leds_0_LC_8_7_0/sr          LogicCell40_SEQ_MODE_1011      0              3020   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__250/I                                          ClkMux                         0              2073  RISE       1
I__250/O                                          ClkMux                       309              2381  RISE       1
bar.leds_0_LC_8_7_0/clk                           LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : bar.leds_0_LC_8_7_0/lcout
Path End         : leds[0]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                5848
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    8769
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__250/I                                          ClkMux                         0              2073  RISE       1
I__250/O                                          ClkMux                       309              2381  RISE       1
bar.leds_0_LC_8_7_0/clk                           LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
bar.leds_0_LC_8_7_0/lcout         LogicCell40_SEQ_MODE_1011    540              2921   +INF  RISE       2
I__118/I                          Odrv4                          0              2921   +INF  RISE       1
I__118/O                          Odrv4                        351              3272   +INF  RISE       1
I__120/I                          Span4Mux_v                     0              3272   +INF  RISE       1
I__120/O                          Span4Mux_v                   351              3623   +INF  RISE       1
I__121/I                          Span4Mux_s3_h                  0              3623   +INF  RISE       1
I__121/O                          Span4Mux_s3_h                231              3854   +INF  RISE       1
I__122/I                          LocalMux                       0              3854   +INF  RISE       1
I__122/O                          LocalMux                     330              4184   +INF  RISE       1
I__123/I                          IoInMux                        0              4184   +INF  RISE       1
I__123/O                          IoInMux                      259              4443   +INF  RISE       1
leds_obuf_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4443   +INF  RISE       1
leds_obuf_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6681   +INF  FALL       1
leds_obuf_0_iopad/DIN             IO_PAD                         0              6681   +INF  FALL       1
leds_obuf_0_iopad/PACKAGEPIN:out  IO_PAD                      2088              8769   +INF  FALL       1
leds[0]                           top_module                     0              8769   +INF  FALL       1


++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : foo.counter_8_LC_8_8_4/sr
Capture Clock    : foo.counter_8_LC_8_8_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top_module|clk:R#1)    +INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -140
-----------------------------------------------   ----- 
End-of-path required time (ps)                     +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3792
---------------------------------------   ---- 
End-of-path arrival time (ps)             3792
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                   top_module                     0                 0   +INF  RISE       1
reset_ibuf_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
reset_ibuf_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__76/I                                 Odrv4                          0               973   +INF  FALL       1
I__76/O                                 Odrv4                        372              1345   +INF  FALL       1
I__77/I                                 Span4Mux_v                     0              1345   +INF  FALL       1
I__77/O                                 Span4Mux_v                   372              1716   +INF  FALL       1
I__79/I                                 Span4Mux_s3_h                  0              1716   +INF  FALL       1
I__79/O                                 Span4Mux_s3_h                231              1948   +INF  FALL       1
I__83/I                                 IoSpan4Mux                     0              1948   +INF  FALL       1
I__83/O                                 IoSpan4Mux                   323              2270   +INF  FALL       1
I__87/I                                 LocalMux                       0              2270   +INF  FALL       1
I__87/O                                 LocalMux                     309              2579   +INF  FALL       1
I__91/I                                 IoInMux                        0              2579   +INF  FALL       1
I__91/O                                 IoInMux                      217              2796   +INF  FALL       1
foo.N_28_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2796   +INF  FALL       1
foo.N_28_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3357   +INF  FALL      23
I__238/I                                gio2CtrlBuf                    0              3357   +INF  FALL       1
I__238/O                                gio2CtrlBuf                    0              3357   +INF  FALL       1
I__239/I                                GlobalMux                      0              3357   +INF  FALL       1
I__239/O                                GlobalMux                     77              3435   +INF  FALL       1
I__240/I                                SRMux                          0              3435   +INF  FALL       1
I__240/O                                SRMux                        358              3792   +INF  FALL       1
foo.counter_8_LC_8_8_4/sr               LogicCell40_SEQ_MODE_1000      0              3792   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__248/I                                          ClkMux                         0              2073  RISE       1
I__248/O                                          ClkMux                       309              2381  RISE       1
foo.counter_8_LC_8_8_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : foo.counter_20_LC_8_8_3/sr
Capture Clock    : foo.counter_20_LC_8_8_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top_module|clk:R#1)    +INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -140
-----------------------------------------------   ----- 
End-of-path required time (ps)                     +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3792
---------------------------------------   ---- 
End-of-path arrival time (ps)             3792
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                   top_module                     0                 0   +INF  RISE       1
reset_ibuf_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
reset_ibuf_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__76/I                                 Odrv4                          0               973   +INF  FALL       1
I__76/O                                 Odrv4                        372              1345   +INF  FALL       1
I__77/I                                 Span4Mux_v                     0              1345   +INF  FALL       1
I__77/O                                 Span4Mux_v                   372              1716   +INF  FALL       1
I__79/I                                 Span4Mux_s3_h                  0              1716   +INF  FALL       1
I__79/O                                 Span4Mux_s3_h                231              1948   +INF  FALL       1
I__83/I                                 IoSpan4Mux                     0              1948   +INF  FALL       1
I__83/O                                 IoSpan4Mux                   323              2270   +INF  FALL       1
I__87/I                                 LocalMux                       0              2270   +INF  FALL       1
I__87/O                                 LocalMux                     309              2579   +INF  FALL       1
I__91/I                                 IoInMux                        0              2579   +INF  FALL       1
I__91/O                                 IoInMux                      217              2796   +INF  FALL       1
foo.N_28_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2796   +INF  FALL       1
foo.N_28_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3357   +INF  FALL      23
I__238/I                                gio2CtrlBuf                    0              3357   +INF  FALL       1
I__238/O                                gio2CtrlBuf                    0              3357   +INF  FALL       1
I__239/I                                GlobalMux                      0              3357   +INF  FALL       1
I__239/O                                GlobalMux                     77              3435   +INF  FALL       1
I__240/I                                SRMux                          0              3435   +INF  FALL       1
I__240/O                                SRMux                        358              3792   +INF  FALL       1
foo.counter_20_LC_8_8_3/sr              LogicCell40_SEQ_MODE_1000      0              3792   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__248/I                                          ClkMux                         0              2073  RISE       1
I__248/O                                          ClkMux                       309              2381  RISE       1
foo.counter_20_LC_8_8_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : foo.counter_19_LC_8_8_2/sr
Capture Clock    : foo.counter_19_LC_8_8_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top_module|clk:R#1)    +INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -140
-----------------------------------------------   ----- 
End-of-path required time (ps)                     +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3792
---------------------------------------   ---- 
End-of-path arrival time (ps)             3792
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                   top_module                     0                 0   +INF  RISE       1
reset_ibuf_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
reset_ibuf_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__76/I                                 Odrv4                          0               973   +INF  FALL       1
I__76/O                                 Odrv4                        372              1345   +INF  FALL       1
I__77/I                                 Span4Mux_v                     0              1345   +INF  FALL       1
I__77/O                                 Span4Mux_v                   372              1716   +INF  FALL       1
I__79/I                                 Span4Mux_s3_h                  0              1716   +INF  FALL       1
I__79/O                                 Span4Mux_s3_h                231              1948   +INF  FALL       1
I__83/I                                 IoSpan4Mux                     0              1948   +INF  FALL       1
I__83/O                                 IoSpan4Mux                   323              2270   +INF  FALL       1
I__87/I                                 LocalMux                       0              2270   +INF  FALL       1
I__87/O                                 LocalMux                     309              2579   +INF  FALL       1
I__91/I                                 IoInMux                        0              2579   +INF  FALL       1
I__91/O                                 IoInMux                      217              2796   +INF  FALL       1
foo.N_28_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2796   +INF  FALL       1
foo.N_28_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3357   +INF  FALL      23
I__238/I                                gio2CtrlBuf                    0              3357   +INF  FALL       1
I__238/O                                gio2CtrlBuf                    0              3357   +INF  FALL       1
I__239/I                                GlobalMux                      0              3357   +INF  FALL       1
I__239/O                                GlobalMux                     77              3435   +INF  FALL       1
I__240/I                                SRMux                          0              3435   +INF  FALL       1
I__240/O                                SRMux                        358              3792   +INF  FALL       1
foo.counter_19_LC_8_8_2/sr              LogicCell40_SEQ_MODE_1000      0              3792   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__248/I                                          ClkMux                         0              2073  RISE       1
I__248/O                                          ClkMux                       309              2381  RISE       1
foo.counter_19_LC_8_8_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : foo.counter_17_LC_8_8_1/sr
Capture Clock    : foo.counter_17_LC_8_8_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top_module|clk:R#1)    +INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -140
-----------------------------------------------   ----- 
End-of-path required time (ps)                     +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3792
---------------------------------------   ---- 
End-of-path arrival time (ps)             3792
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                   top_module                     0                 0   +INF  RISE       1
reset_ibuf_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
reset_ibuf_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__76/I                                 Odrv4                          0               973   +INF  FALL       1
I__76/O                                 Odrv4                        372              1345   +INF  FALL       1
I__77/I                                 Span4Mux_v                     0              1345   +INF  FALL       1
I__77/O                                 Span4Mux_v                   372              1716   +INF  FALL       1
I__79/I                                 Span4Mux_s3_h                  0              1716   +INF  FALL       1
I__79/O                                 Span4Mux_s3_h                231              1948   +INF  FALL       1
I__83/I                                 IoSpan4Mux                     0              1948   +INF  FALL       1
I__83/O                                 IoSpan4Mux                   323              2270   +INF  FALL       1
I__87/I                                 LocalMux                       0              2270   +INF  FALL       1
I__87/O                                 LocalMux                     309              2579   +INF  FALL       1
I__91/I                                 IoInMux                        0              2579   +INF  FALL       1
I__91/O                                 IoInMux                      217              2796   +INF  FALL       1
foo.N_28_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2796   +INF  FALL       1
foo.N_28_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3357   +INF  FALL      23
I__238/I                                gio2CtrlBuf                    0              3357   +INF  FALL       1
I__238/O                                gio2CtrlBuf                    0              3357   +INF  FALL       1
I__239/I                                GlobalMux                      0              3357   +INF  FALL       1
I__239/O                                GlobalMux                     77              3435   +INF  FALL       1
I__240/I                                SRMux                          0              3435   +INF  FALL       1
I__240/O                                SRMux                        358              3792   +INF  FALL       1
foo.counter_17_LC_8_8_1/sr              LogicCell40_SEQ_MODE_1000      0              3792   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__248/I                                          ClkMux                         0              2073  RISE       1
I__248/O                                          ClkMux                       309              2381  RISE       1
foo.counter_17_LC_8_8_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : foo.counter_16_LC_8_8_0/sr
Capture Clock    : foo.counter_16_LC_8_8_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top_module|clk:R#1)    +INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -140
-----------------------------------------------   ----- 
End-of-path required time (ps)                     +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3792
---------------------------------------   ---- 
End-of-path arrival time (ps)             3792
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                   top_module                     0                 0   +INF  RISE       1
reset_ibuf_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
reset_ibuf_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__76/I                                 Odrv4                          0               973   +INF  FALL       1
I__76/O                                 Odrv4                        372              1345   +INF  FALL       1
I__77/I                                 Span4Mux_v                     0              1345   +INF  FALL       1
I__77/O                                 Span4Mux_v                   372              1716   +INF  FALL       1
I__79/I                                 Span4Mux_s3_h                  0              1716   +INF  FALL       1
I__79/O                                 Span4Mux_s3_h                231              1948   +INF  FALL       1
I__83/I                                 IoSpan4Mux                     0              1948   +INF  FALL       1
I__83/O                                 IoSpan4Mux                   323              2270   +INF  FALL       1
I__87/I                                 LocalMux                       0              2270   +INF  FALL       1
I__87/O                                 LocalMux                     309              2579   +INF  FALL       1
I__91/I                                 IoInMux                        0              2579   +INF  FALL       1
I__91/O                                 IoInMux                      217              2796   +INF  FALL       1
foo.N_28_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2796   +INF  FALL       1
foo.N_28_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3357   +INF  FALL      23
I__238/I                                gio2CtrlBuf                    0              3357   +INF  FALL       1
I__238/O                                gio2CtrlBuf                    0              3357   +INF  FALL       1
I__239/I                                GlobalMux                      0              3357   +INF  FALL       1
I__239/O                                GlobalMux                     77              3435   +INF  FALL       1
I__240/I                                SRMux                          0              3435   +INF  FALL       1
I__240/O                                SRMux                        358              3792   +INF  FALL       1
foo.counter_16_LC_8_8_0/sr              LogicCell40_SEQ_MODE_1000      0              3792   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__248/I                                          ClkMux                         0              2073  RISE       1
I__248/O                                          ClkMux                       309              2381  RISE       1
foo.counter_16_LC_8_8_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : foo.counter_15_LC_8_6_7/sr
Capture Clock    : foo.counter_15_LC_8_6_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top_module|clk:R#1)    +INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -140
-----------------------------------------------   ----- 
End-of-path required time (ps)                     +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3742
---------------------------------------   ---- 
End-of-path arrival time (ps)             3742
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                   top_module                     0                 0   +INF  FALL       1
reset_ibuf_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  FALL       1
reset_ibuf_iopad/DOUT                   IO_PAD                       460               460   +INF  FALL       1
reset_ibuf_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
reset_ibuf_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__76/I                                 Odrv4                          0               923   +INF  FALL       1
I__76/O                                 Odrv4                        372              1295   +INF  FALL       1
I__77/I                                 Span4Mux_v                     0              1295   +INF  FALL       1
I__77/O                                 Span4Mux_v                   372              1666   +INF  FALL       1
I__79/I                                 Span4Mux_s3_h                  0              1666   +INF  FALL       1
I__79/O                                 Span4Mux_s3_h                231              1898   +INF  FALL       1
I__83/I                                 IoSpan4Mux                     0              1898   +INF  FALL       1
I__83/O                                 IoSpan4Mux                   323              2220   +INF  FALL       1
I__87/I                                 LocalMux                       0              2220   +INF  FALL       1
I__87/O                                 LocalMux                     309              2529   +INF  FALL       1
I__91/I                                 IoInMux                        0              2529   +INF  FALL       1
I__91/O                                 IoInMux                      217              2746   +INF  FALL       1
foo.N_28_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2746   +INF  FALL       1
foo.N_28_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3307   +INF  FALL      23
I__238/I                                gio2CtrlBuf                    0              3307   +INF  FALL       1
I__238/O                                gio2CtrlBuf                    0              3307   +INF  FALL       1
I__239/I                                GlobalMux                      0              3307   +INF  FALL       1
I__239/O                                GlobalMux                     77              3385   +INF  FALL       1
I__241/I                                SRMux                          0              3385   +INF  FALL       1
I__241/O                                SRMux                        358              3742   +INF  FALL       1
foo.counter_15_LC_8_6_7/sr              LogicCell40_SEQ_MODE_1000      0              3742   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__251/I                                          ClkMux                         0              2073  RISE       1
I__251/O                                          ClkMux                       309              2381  RISE       1
foo.counter_15_LC_8_6_7/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : foo.counter_11_LC_8_6_6/sr
Capture Clock    : foo.counter_11_LC_8_6_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top_module|clk:R#1)    +INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -140
-----------------------------------------------   ----- 
End-of-path required time (ps)                     +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3742
---------------------------------------   ---- 
End-of-path arrival time (ps)             3742
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                   top_module                     0                 0   +INF  FALL       1
reset_ibuf_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  FALL       1
reset_ibuf_iopad/DOUT                   IO_PAD                       460               460   +INF  FALL       1
reset_ibuf_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
reset_ibuf_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__76/I                                 Odrv4                          0               923   +INF  FALL       1
I__76/O                                 Odrv4                        372              1295   +INF  FALL       1
I__77/I                                 Span4Mux_v                     0              1295   +INF  FALL       1
I__77/O                                 Span4Mux_v                   372              1666   +INF  FALL       1
I__79/I                                 Span4Mux_s3_h                  0              1666   +INF  FALL       1
I__79/O                                 Span4Mux_s3_h                231              1898   +INF  FALL       1
I__83/I                                 IoSpan4Mux                     0              1898   +INF  FALL       1
I__83/O                                 IoSpan4Mux                   323              2220   +INF  FALL       1
I__87/I                                 LocalMux                       0              2220   +INF  FALL       1
I__87/O                                 LocalMux                     309              2529   +INF  FALL       1
I__91/I                                 IoInMux                        0              2529   +INF  FALL       1
I__91/O                                 IoInMux                      217              2746   +INF  FALL       1
foo.N_28_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2746   +INF  FALL       1
foo.N_28_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3307   +INF  FALL      23
I__238/I                                gio2CtrlBuf                    0              3307   +INF  FALL       1
I__238/O                                gio2CtrlBuf                    0              3307   +INF  FALL       1
I__239/I                                GlobalMux                      0              3307   +INF  FALL       1
I__239/O                                GlobalMux                     77              3385   +INF  FALL       1
I__241/I                                SRMux                          0              3385   +INF  FALL       1
I__241/O                                SRMux                        358              3742   +INF  FALL       1
foo.counter_11_LC_8_6_6/sr              LogicCell40_SEQ_MODE_1000      0              3742   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__251/I                                          ClkMux                         0              2073  RISE       1
I__251/O                                          ClkMux                       309              2381  RISE       1
foo.counter_11_LC_8_6_6/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : foo.counter_1_LC_8_6_2/sr
Capture Clock    : foo.counter_1_LC_8_6_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top_module|clk:R#1)    +INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -140
-----------------------------------------------   ----- 
End-of-path required time (ps)                     +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3742
---------------------------------------   ---- 
End-of-path arrival time (ps)             3742
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                   top_module                     0                 0   +INF  FALL       1
reset_ibuf_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  FALL       1
reset_ibuf_iopad/DOUT                   IO_PAD                       460               460   +INF  FALL       1
reset_ibuf_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
reset_ibuf_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__76/I                                 Odrv4                          0               923   +INF  FALL       1
I__76/O                                 Odrv4                        372              1295   +INF  FALL       1
I__77/I                                 Span4Mux_v                     0              1295   +INF  FALL       1
I__77/O                                 Span4Mux_v                   372              1666   +INF  FALL       1
I__79/I                                 Span4Mux_s3_h                  0              1666   +INF  FALL       1
I__79/O                                 Span4Mux_s3_h                231              1898   +INF  FALL       1
I__83/I                                 IoSpan4Mux                     0              1898   +INF  FALL       1
I__83/O                                 IoSpan4Mux                   323              2220   +INF  FALL       1
I__87/I                                 LocalMux                       0              2220   +INF  FALL       1
I__87/O                                 LocalMux                     309              2529   +INF  FALL       1
I__91/I                                 IoInMux                        0              2529   +INF  FALL       1
I__91/O                                 IoInMux                      217              2746   +INF  FALL       1
foo.N_28_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2746   +INF  FALL       1
foo.N_28_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3307   +INF  FALL      23
I__238/I                                gio2CtrlBuf                    0              3307   +INF  FALL       1
I__238/O                                gio2CtrlBuf                    0              3307   +INF  FALL       1
I__239/I                                GlobalMux                      0              3307   +INF  FALL       1
I__239/O                                GlobalMux                     77              3385   +INF  FALL       1
I__241/I                                SRMux                          0              3385   +INF  FALL       1
I__241/O                                SRMux                        358              3742   +INF  FALL       1
foo.counter_1_LC_8_6_2/sr               LogicCell40_SEQ_MODE_1000      0              3742   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__251/I                                          ClkMux                         0              2073  RISE       1
I__251/O                                          ClkMux                       309              2381  RISE       1
foo.counter_1_LC_8_6_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : foo.counter_7_LC_8_6_0/sr
Capture Clock    : foo.counter_7_LC_8_6_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top_module|clk:R#1)    +INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -140
-----------------------------------------------   ----- 
End-of-path required time (ps)                     +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3742
---------------------------------------   ---- 
End-of-path arrival time (ps)             3742
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                   top_module                     0                 0   +INF  FALL       1
reset_ibuf_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  FALL       1
reset_ibuf_iopad/DOUT                   IO_PAD                       460               460   +INF  FALL       1
reset_ibuf_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
reset_ibuf_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__76/I                                 Odrv4                          0               923   +INF  FALL       1
I__76/O                                 Odrv4                        372              1295   +INF  FALL       1
I__77/I                                 Span4Mux_v                     0              1295   +INF  FALL       1
I__77/O                                 Span4Mux_v                   372              1666   +INF  FALL       1
I__79/I                                 Span4Mux_s3_h                  0              1666   +INF  FALL       1
I__79/O                                 Span4Mux_s3_h                231              1898   +INF  FALL       1
I__83/I                                 IoSpan4Mux                     0              1898   +INF  FALL       1
I__83/O                                 IoSpan4Mux                   323              2220   +INF  FALL       1
I__87/I                                 LocalMux                       0              2220   +INF  FALL       1
I__87/O                                 LocalMux                     309              2529   +INF  FALL       1
I__91/I                                 IoInMux                        0              2529   +INF  FALL       1
I__91/O                                 IoInMux                      217              2746   +INF  FALL       1
foo.N_28_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2746   +INF  FALL       1
foo.N_28_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3307   +INF  FALL      23
I__238/I                                gio2CtrlBuf                    0              3307   +INF  FALL       1
I__238/O                                gio2CtrlBuf                    0              3307   +INF  FALL       1
I__239/I                                GlobalMux                      0              3307   +INF  FALL       1
I__239/O                                GlobalMux                     77              3385   +INF  FALL       1
I__241/I                                SRMux                          0              3385   +INF  FALL       1
I__241/O                                SRMux                        358              3742   +INF  FALL       1
foo.counter_7_LC_8_6_0/sr               LogicCell40_SEQ_MODE_1000      0              3742   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__251/I                                          ClkMux                         0              2073  RISE       1
I__251/O                                          ClkMux                       309              2381  RISE       1
foo.counter_7_LC_8_6_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : foo.counter_22_LC_9_7_5/sr
Capture Clock    : foo.counter_22_LC_9_7_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top_module|clk:R#1)    +INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -140
-----------------------------------------------   ----- 
End-of-path required time (ps)                     +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3792
---------------------------------------   ---- 
End-of-path arrival time (ps)             3792
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                   top_module                     0                 0   +INF  RISE       1
reset_ibuf_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
reset_ibuf_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__76/I                                 Odrv4                          0               973   +INF  FALL       1
I__76/O                                 Odrv4                        372              1345   +INF  FALL       1
I__77/I                                 Span4Mux_v                     0              1345   +INF  FALL       1
I__77/O                                 Span4Mux_v                   372              1716   +INF  FALL       1
I__79/I                                 Span4Mux_s3_h                  0              1716   +INF  FALL       1
I__79/O                                 Span4Mux_s3_h                231              1948   +INF  FALL       1
I__83/I                                 IoSpan4Mux                     0              1948   +INF  FALL       1
I__83/O                                 IoSpan4Mux                   323              2270   +INF  FALL       1
I__87/I                                 LocalMux                       0              2270   +INF  FALL       1
I__87/O                                 LocalMux                     309              2579   +INF  FALL       1
I__91/I                                 IoInMux                        0              2579   +INF  FALL       1
I__91/O                                 IoInMux                      217              2796   +INF  FALL       1
foo.N_28_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2796   +INF  FALL       1
foo.N_28_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3357   +INF  FALL      23
I__238/I                                gio2CtrlBuf                    0              3357   +INF  FALL       1
I__238/O                                gio2CtrlBuf                    0              3357   +INF  FALL       1
I__239/I                                GlobalMux                      0              3357   +INF  FALL       1
I__239/O                                GlobalMux                     77              3435   +INF  FALL       1
I__242/I                                SRMux                          0              3435   +INF  FALL       1
I__242/O                                SRMux                        358              3792   +INF  FALL       1
foo.counter_22_LC_9_7_5/sr              LogicCell40_SEQ_MODE_1000      0              3792   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__252/I                                          ClkMux                         0              2073  RISE       1
I__252/O                                          ClkMux                       309              2381  RISE       1
foo.counter_22_LC_9_7_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : foo.counter_21_LC_9_7_4/sr
Capture Clock    : foo.counter_21_LC_9_7_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top_module|clk:R#1)    +INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -140
-----------------------------------------------   ----- 
End-of-path required time (ps)                     +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3792
---------------------------------------   ---- 
End-of-path arrival time (ps)             3792
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                   top_module                     0                 0   +INF  RISE       1
reset_ibuf_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
reset_ibuf_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__76/I                                 Odrv4                          0               973   +INF  FALL       1
I__76/O                                 Odrv4                        372              1345   +INF  FALL       1
I__77/I                                 Span4Mux_v                     0              1345   +INF  FALL       1
I__77/O                                 Span4Mux_v                   372              1716   +INF  FALL       1
I__79/I                                 Span4Mux_s3_h                  0              1716   +INF  FALL       1
I__79/O                                 Span4Mux_s3_h                231              1948   +INF  FALL       1
I__83/I                                 IoSpan4Mux                     0              1948   +INF  FALL       1
I__83/O                                 IoSpan4Mux                   323              2270   +INF  FALL       1
I__87/I                                 LocalMux                       0              2270   +INF  FALL       1
I__87/O                                 LocalMux                     309              2579   +INF  FALL       1
I__91/I                                 IoInMux                        0              2579   +INF  FALL       1
I__91/O                                 IoInMux                      217              2796   +INF  FALL       1
foo.N_28_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2796   +INF  FALL       1
foo.N_28_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3357   +INF  FALL      23
I__238/I                                gio2CtrlBuf                    0              3357   +INF  FALL       1
I__238/O                                gio2CtrlBuf                    0              3357   +INF  FALL       1
I__239/I                                GlobalMux                      0              3357   +INF  FALL       1
I__239/O                                GlobalMux                     77              3435   +INF  FALL       1
I__242/I                                SRMux                          0              3435   +INF  FALL       1
I__242/O                                SRMux                        358              3792   +INF  FALL       1
foo.counter_21_LC_9_7_4/sr              LogicCell40_SEQ_MODE_1000      0              3792   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__252/I                                          ClkMux                         0              2073  RISE       1
I__252/O                                          ClkMux                       309              2381  RISE       1
foo.counter_21_LC_9_7_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : foo.counter_18_LC_9_7_1/sr
Capture Clock    : foo.counter_18_LC_9_7_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top_module|clk:R#1)    +INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -140
-----------------------------------------------   ----- 
End-of-path required time (ps)                     +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3792
---------------------------------------   ---- 
End-of-path arrival time (ps)             3792
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                   top_module                     0                 0   +INF  RISE       1
reset_ibuf_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
reset_ibuf_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__76/I                                 Odrv4                          0               973   +INF  FALL       1
I__76/O                                 Odrv4                        372              1345   +INF  FALL       1
I__77/I                                 Span4Mux_v                     0              1345   +INF  FALL       1
I__77/O                                 Span4Mux_v                   372              1716   +INF  FALL       1
I__79/I                                 Span4Mux_s3_h                  0              1716   +INF  FALL       1
I__79/O                                 Span4Mux_s3_h                231              1948   +INF  FALL       1
I__83/I                                 IoSpan4Mux                     0              1948   +INF  FALL       1
I__83/O                                 IoSpan4Mux                   323              2270   +INF  FALL       1
I__87/I                                 LocalMux                       0              2270   +INF  FALL       1
I__87/O                                 LocalMux                     309              2579   +INF  FALL       1
I__91/I                                 IoInMux                        0              2579   +INF  FALL       1
I__91/O                                 IoInMux                      217              2796   +INF  FALL       1
foo.N_28_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2796   +INF  FALL       1
foo.N_28_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3357   +INF  FALL      23
I__238/I                                gio2CtrlBuf                    0              3357   +INF  FALL       1
I__238/O                                gio2CtrlBuf                    0              3357   +INF  FALL       1
I__239/I                                GlobalMux                      0              3357   +INF  FALL       1
I__239/O                                GlobalMux                     77              3435   +INF  FALL       1
I__242/I                                SRMux                          0              3435   +INF  FALL       1
I__242/O                                SRMux                        358              3792   +INF  FALL       1
foo.counter_18_LC_9_7_1/sr              LogicCell40_SEQ_MODE_1000      0              3792   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__252/I                                          ClkMux                         0              2073  RISE       1
I__252/O                                          ClkMux                       309              2381  RISE       1
foo.counter_18_LC_9_7_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : foo.counter_0_LC_8_5_3/sr
Capture Clock    : foo.counter_0_LC_8_5_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top_module|clk:R#1)    +INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -140
-----------------------------------------------   ----- 
End-of-path required time (ps)                     +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3792
---------------------------------------   ---- 
End-of-path arrival time (ps)             3792
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                   top_module                     0                 0   +INF  RISE       1
reset_ibuf_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
reset_ibuf_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__76/I                                 Odrv4                          0               973   +INF  FALL       1
I__76/O                                 Odrv4                        372              1345   +INF  FALL       1
I__77/I                                 Span4Mux_v                     0              1345   +INF  FALL       1
I__77/O                                 Span4Mux_v                   372              1716   +INF  FALL       1
I__79/I                                 Span4Mux_s3_h                  0              1716   +INF  FALL       1
I__79/O                                 Span4Mux_s3_h                231              1948   +INF  FALL       1
I__83/I                                 IoSpan4Mux                     0              1948   +INF  FALL       1
I__83/O                                 IoSpan4Mux                   323              2270   +INF  FALL       1
I__87/I                                 LocalMux                       0              2270   +INF  FALL       1
I__87/O                                 LocalMux                     309              2579   +INF  FALL       1
I__91/I                                 IoInMux                        0              2579   +INF  FALL       1
I__91/O                                 IoInMux                      217              2796   +INF  FALL       1
foo.N_28_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2796   +INF  FALL       1
foo.N_28_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3357   +INF  FALL      23
I__238/I                                gio2CtrlBuf                    0              3357   +INF  FALL       1
I__238/O                                gio2CtrlBuf                    0              3357   +INF  FALL       1
I__239/I                                GlobalMux                      0              3357   +INF  FALL       1
I__239/O                                GlobalMux                     77              3435   +INF  FALL       1
I__243/I                                SRMux                          0              3435   +INF  FALL       1
I__243/O                                SRMux                        358              3792   +INF  FALL       1
foo.counter_0_LC_8_5_3/sr               LogicCell40_SEQ_MODE_1000      0              3792   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__253/I                                          ClkMux                         0              2073  RISE       1
I__253/O                                          ClkMux                       309              2381  RISE       1
foo.counter_0_LC_8_5_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : foo.counter_10_LC_8_5_2/sr
Capture Clock    : foo.counter_10_LC_8_5_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top_module|clk:R#1)    +INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -140
-----------------------------------------------   ----- 
End-of-path required time (ps)                     +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3792
---------------------------------------   ---- 
End-of-path arrival time (ps)             3792
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                   top_module                     0                 0   +INF  RISE       1
reset_ibuf_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
reset_ibuf_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__76/I                                 Odrv4                          0               973   +INF  FALL       1
I__76/O                                 Odrv4                        372              1345   +INF  FALL       1
I__77/I                                 Span4Mux_v                     0              1345   +INF  FALL       1
I__77/O                                 Span4Mux_v                   372              1716   +INF  FALL       1
I__79/I                                 Span4Mux_s3_h                  0              1716   +INF  FALL       1
I__79/O                                 Span4Mux_s3_h                231              1948   +INF  FALL       1
I__83/I                                 IoSpan4Mux                     0              1948   +INF  FALL       1
I__83/O                                 IoSpan4Mux                   323              2270   +INF  FALL       1
I__87/I                                 LocalMux                       0              2270   +INF  FALL       1
I__87/O                                 LocalMux                     309              2579   +INF  FALL       1
I__91/I                                 IoInMux                        0              2579   +INF  FALL       1
I__91/O                                 IoInMux                      217              2796   +INF  FALL       1
foo.N_28_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2796   +INF  FALL       1
foo.N_28_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3357   +INF  FALL      23
I__238/I                                gio2CtrlBuf                    0              3357   +INF  FALL       1
I__238/O                                gio2CtrlBuf                    0              3357   +INF  FALL       1
I__239/I                                GlobalMux                      0              3357   +INF  FALL       1
I__239/O                                GlobalMux                     77              3435   +INF  FALL       1
I__243/I                                SRMux                          0              3435   +INF  FALL       1
I__243/O                                SRMux                        358              3792   +INF  FALL       1
foo.counter_10_LC_8_5_2/sr              LogicCell40_SEQ_MODE_1000      0              3792   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__253/I                                          ClkMux                         0              2073  RISE       1
I__253/O                                          ClkMux                       309              2381  RISE       1
foo.counter_10_LC_8_5_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : foo.counter_14_LC_9_6_5/sr
Capture Clock    : foo.counter_14_LC_9_6_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top_module|clk:R#1)    +INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -140
-----------------------------------------------   ----- 
End-of-path required time (ps)                     +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3792
---------------------------------------   ---- 
End-of-path arrival time (ps)             3792
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                   top_module                     0                 0   +INF  RISE       1
reset_ibuf_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
reset_ibuf_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__76/I                                 Odrv4                          0               973   +INF  FALL       1
I__76/O                                 Odrv4                        372              1345   +INF  FALL       1
I__77/I                                 Span4Mux_v                     0              1345   +INF  FALL       1
I__77/O                                 Span4Mux_v                   372              1716   +INF  FALL       1
I__79/I                                 Span4Mux_s3_h                  0              1716   +INF  FALL       1
I__79/O                                 Span4Mux_s3_h                231              1948   +INF  FALL       1
I__83/I                                 IoSpan4Mux                     0              1948   +INF  FALL       1
I__83/O                                 IoSpan4Mux                   323              2270   +INF  FALL       1
I__87/I                                 LocalMux                       0              2270   +INF  FALL       1
I__87/O                                 LocalMux                     309              2579   +INF  FALL       1
I__91/I                                 IoInMux                        0              2579   +INF  FALL       1
I__91/O                                 IoInMux                      217              2796   +INF  FALL       1
foo.N_28_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2796   +INF  FALL       1
foo.N_28_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3357   +INF  FALL      23
I__238/I                                gio2CtrlBuf                    0              3357   +INF  FALL       1
I__238/O                                gio2CtrlBuf                    0              3357   +INF  FALL       1
I__239/I                                GlobalMux                      0              3357   +INF  FALL       1
I__239/O                                GlobalMux                     77              3435   +INF  FALL       1
I__244/I                                SRMux                          0              3435   +INF  FALL       1
I__244/O                                SRMux                        358              3792   +INF  FALL       1
foo.counter_14_LC_9_6_5/sr              LogicCell40_SEQ_MODE_1000      0              3792   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__254/I                                          ClkMux                         0              2073  RISE       1
I__254/O                                          ClkMux                       309              2381  RISE       1
foo.counter_14_LC_9_6_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : foo.counter_13_LC_9_6_4/sr
Capture Clock    : foo.counter_13_LC_9_6_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top_module|clk:R#1)    +INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -140
-----------------------------------------------   ----- 
End-of-path required time (ps)                     +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3792
---------------------------------------   ---- 
End-of-path arrival time (ps)             3792
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                   top_module                     0                 0   +INF  RISE       1
reset_ibuf_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
reset_ibuf_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__76/I                                 Odrv4                          0               973   +INF  FALL       1
I__76/O                                 Odrv4                        372              1345   +INF  FALL       1
I__77/I                                 Span4Mux_v                     0              1345   +INF  FALL       1
I__77/O                                 Span4Mux_v                   372              1716   +INF  FALL       1
I__79/I                                 Span4Mux_s3_h                  0              1716   +INF  FALL       1
I__79/O                                 Span4Mux_s3_h                231              1948   +INF  FALL       1
I__83/I                                 IoSpan4Mux                     0              1948   +INF  FALL       1
I__83/O                                 IoSpan4Mux                   323              2270   +INF  FALL       1
I__87/I                                 LocalMux                       0              2270   +INF  FALL       1
I__87/O                                 LocalMux                     309              2579   +INF  FALL       1
I__91/I                                 IoInMux                        0              2579   +INF  FALL       1
I__91/O                                 IoInMux                      217              2796   +INF  FALL       1
foo.N_28_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2796   +INF  FALL       1
foo.N_28_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3357   +INF  FALL      23
I__238/I                                gio2CtrlBuf                    0              3357   +INF  FALL       1
I__238/O                                gio2CtrlBuf                    0              3357   +INF  FALL       1
I__239/I                                GlobalMux                      0              3357   +INF  FALL       1
I__239/O                                GlobalMux                     77              3435   +INF  FALL       1
I__244/I                                SRMux                          0              3435   +INF  FALL       1
I__244/O                                SRMux                        358              3792   +INF  FALL       1
foo.counter_13_LC_9_6_4/sr              LogicCell40_SEQ_MODE_1000      0              3792   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__254/I                                          ClkMux                         0              2073  RISE       1
I__254/O                                          ClkMux                       309              2381  RISE       1
foo.counter_13_LC_9_6_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : foo.counter_12_LC_9_6_3/sr
Capture Clock    : foo.counter_12_LC_9_6_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top_module|clk:R#1)    +INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -140
-----------------------------------------------   ----- 
End-of-path required time (ps)                     +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3792
---------------------------------------   ---- 
End-of-path arrival time (ps)             3792
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                   top_module                     0                 0   +INF  RISE       1
reset_ibuf_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
reset_ibuf_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__76/I                                 Odrv4                          0               973   +INF  FALL       1
I__76/O                                 Odrv4                        372              1345   +INF  FALL       1
I__77/I                                 Span4Mux_v                     0              1345   +INF  FALL       1
I__77/O                                 Span4Mux_v                   372              1716   +INF  FALL       1
I__79/I                                 Span4Mux_s3_h                  0              1716   +INF  FALL       1
I__79/O                                 Span4Mux_s3_h                231              1948   +INF  FALL       1
I__83/I                                 IoSpan4Mux                     0              1948   +INF  FALL       1
I__83/O                                 IoSpan4Mux                   323              2270   +INF  FALL       1
I__87/I                                 LocalMux                       0              2270   +INF  FALL       1
I__87/O                                 LocalMux                     309              2579   +INF  FALL       1
I__91/I                                 IoInMux                        0              2579   +INF  FALL       1
I__91/O                                 IoInMux                      217              2796   +INF  FALL       1
foo.N_28_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2796   +INF  FALL       1
foo.N_28_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3357   +INF  FALL      23
I__238/I                                gio2CtrlBuf                    0              3357   +INF  FALL       1
I__238/O                                gio2CtrlBuf                    0              3357   +INF  FALL       1
I__239/I                                GlobalMux                      0              3357   +INF  FALL       1
I__239/O                                GlobalMux                     77              3435   +INF  FALL       1
I__244/I                                SRMux                          0              3435   +INF  FALL       1
I__244/O                                SRMux                        358              3792   +INF  FALL       1
foo.counter_12_LC_9_6_3/sr              LogicCell40_SEQ_MODE_1000      0              3792   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__254/I                                          ClkMux                         0              2073  RISE       1
I__254/O                                          ClkMux                       309              2381  RISE       1
foo.counter_12_LC_9_6_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : foo.counter_9_LC_9_6_0/sr
Capture Clock    : foo.counter_9_LC_9_6_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top_module|clk:R#1)    +INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -140
-----------------------------------------------   ----- 
End-of-path required time (ps)                     +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3792
---------------------------------------   ---- 
End-of-path arrival time (ps)             3792
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                   top_module                     0                 0   +INF  RISE       1
reset_ibuf_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
reset_ibuf_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__76/I                                 Odrv4                          0               973   +INF  FALL       1
I__76/O                                 Odrv4                        372              1345   +INF  FALL       1
I__77/I                                 Span4Mux_v                     0              1345   +INF  FALL       1
I__77/O                                 Span4Mux_v                   372              1716   +INF  FALL       1
I__79/I                                 Span4Mux_s3_h                  0              1716   +INF  FALL       1
I__79/O                                 Span4Mux_s3_h                231              1948   +INF  FALL       1
I__83/I                                 IoSpan4Mux                     0              1948   +INF  FALL       1
I__83/O                                 IoSpan4Mux                   323              2270   +INF  FALL       1
I__87/I                                 LocalMux                       0              2270   +INF  FALL       1
I__87/O                                 LocalMux                     309              2579   +INF  FALL       1
I__91/I                                 IoInMux                        0              2579   +INF  FALL       1
I__91/O                                 IoInMux                      217              2796   +INF  FALL       1
foo.N_28_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2796   +INF  FALL       1
foo.N_28_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3357   +INF  FALL      23
I__238/I                                gio2CtrlBuf                    0              3357   +INF  FALL       1
I__238/O                                gio2CtrlBuf                    0              3357   +INF  FALL       1
I__239/I                                GlobalMux                      0              3357   +INF  FALL       1
I__239/O                                GlobalMux                     77              3435   +INF  FALL       1
I__244/I                                SRMux                          0              3435   +INF  FALL       1
I__244/O                                SRMux                        358              3792   +INF  FALL       1
foo.counter_9_LC_9_6_0/sr               LogicCell40_SEQ_MODE_1000      0              3792   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__254/I                                          ClkMux                         0              2073  RISE       1
I__254/O                                          ClkMux                       309              2381  RISE       1
foo.counter_9_LC_9_6_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : foo.counter_6_LC_9_5_5/sr
Capture Clock    : foo.counter_6_LC_9_5_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top_module|clk:R#1)    +INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -140
-----------------------------------------------   ----- 
End-of-path required time (ps)                     +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3792
---------------------------------------   ---- 
End-of-path arrival time (ps)             3792
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                   top_module                     0                 0   +INF  RISE       1
reset_ibuf_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
reset_ibuf_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__76/I                                 Odrv4                          0               973   +INF  FALL       1
I__76/O                                 Odrv4                        372              1345   +INF  FALL       1
I__77/I                                 Span4Mux_v                     0              1345   +INF  FALL       1
I__77/O                                 Span4Mux_v                   372              1716   +INF  FALL       1
I__79/I                                 Span4Mux_s3_h                  0              1716   +INF  FALL       1
I__79/O                                 Span4Mux_s3_h                231              1948   +INF  FALL       1
I__83/I                                 IoSpan4Mux                     0              1948   +INF  FALL       1
I__83/O                                 IoSpan4Mux                   323              2270   +INF  FALL       1
I__87/I                                 LocalMux                       0              2270   +INF  FALL       1
I__87/O                                 LocalMux                     309              2579   +INF  FALL       1
I__91/I                                 IoInMux                        0              2579   +INF  FALL       1
I__91/O                                 IoInMux                      217              2796   +INF  FALL       1
foo.N_28_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2796   +INF  FALL       1
foo.N_28_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3357   +INF  FALL      23
I__238/I                                gio2CtrlBuf                    0              3357   +INF  FALL       1
I__238/O                                gio2CtrlBuf                    0              3357   +INF  FALL       1
I__239/I                                GlobalMux                      0              3357   +INF  FALL       1
I__239/O                                GlobalMux                     77              3435   +INF  FALL       1
I__245/I                                SRMux                          0              3435   +INF  FALL       1
I__245/O                                SRMux                        358              3792   +INF  FALL       1
foo.counter_6_LC_9_5_5/sr               LogicCell40_SEQ_MODE_1000      0              3792   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__255/I                                          ClkMux                         0              2073  RISE       1
I__255/O                                          ClkMux                       309              2381  RISE       1
foo.counter_6_LC_9_5_5/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : foo.counter_5_LC_9_5_4/sr
Capture Clock    : foo.counter_5_LC_9_5_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top_module|clk:R#1)    +INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -140
-----------------------------------------------   ----- 
End-of-path required time (ps)                     +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3792
---------------------------------------   ---- 
End-of-path arrival time (ps)             3792
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                   top_module                     0                 0   +INF  RISE       1
reset_ibuf_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
reset_ibuf_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__76/I                                 Odrv4                          0               973   +INF  FALL       1
I__76/O                                 Odrv4                        372              1345   +INF  FALL       1
I__77/I                                 Span4Mux_v                     0              1345   +INF  FALL       1
I__77/O                                 Span4Mux_v                   372              1716   +INF  FALL       1
I__79/I                                 Span4Mux_s3_h                  0              1716   +INF  FALL       1
I__79/O                                 Span4Mux_s3_h                231              1948   +INF  FALL       1
I__83/I                                 IoSpan4Mux                     0              1948   +INF  FALL       1
I__83/O                                 IoSpan4Mux                   323              2270   +INF  FALL       1
I__87/I                                 LocalMux                       0              2270   +INF  FALL       1
I__87/O                                 LocalMux                     309              2579   +INF  FALL       1
I__91/I                                 IoInMux                        0              2579   +INF  FALL       1
I__91/O                                 IoInMux                      217              2796   +INF  FALL       1
foo.N_28_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2796   +INF  FALL       1
foo.N_28_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3357   +INF  FALL      23
I__238/I                                gio2CtrlBuf                    0              3357   +INF  FALL       1
I__238/O                                gio2CtrlBuf                    0              3357   +INF  FALL       1
I__239/I                                GlobalMux                      0              3357   +INF  FALL       1
I__239/O                                GlobalMux                     77              3435   +INF  FALL       1
I__245/I                                SRMux                          0              3435   +INF  FALL       1
I__245/O                                SRMux                        358              3792   +INF  FALL       1
foo.counter_5_LC_9_5_4/sr               LogicCell40_SEQ_MODE_1000      0              3792   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__255/I                                          ClkMux                         0              2073  RISE       1
I__255/O                                          ClkMux                       309              2381  RISE       1
foo.counter_5_LC_9_5_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : foo.counter_4_LC_9_5_3/sr
Capture Clock    : foo.counter_4_LC_9_5_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top_module|clk:R#1)    +INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -140
-----------------------------------------------   ----- 
End-of-path required time (ps)                     +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3792
---------------------------------------   ---- 
End-of-path arrival time (ps)             3792
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                   top_module                     0                 0   +INF  RISE       1
reset_ibuf_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
reset_ibuf_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__76/I                                 Odrv4                          0               973   +INF  FALL       1
I__76/O                                 Odrv4                        372              1345   +INF  FALL       1
I__77/I                                 Span4Mux_v                     0              1345   +INF  FALL       1
I__77/O                                 Span4Mux_v                   372              1716   +INF  FALL       1
I__79/I                                 Span4Mux_s3_h                  0              1716   +INF  FALL       1
I__79/O                                 Span4Mux_s3_h                231              1948   +INF  FALL       1
I__83/I                                 IoSpan4Mux                     0              1948   +INF  FALL       1
I__83/O                                 IoSpan4Mux                   323              2270   +INF  FALL       1
I__87/I                                 LocalMux                       0              2270   +INF  FALL       1
I__87/O                                 LocalMux                     309              2579   +INF  FALL       1
I__91/I                                 IoInMux                        0              2579   +INF  FALL       1
I__91/O                                 IoInMux                      217              2796   +INF  FALL       1
foo.N_28_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2796   +INF  FALL       1
foo.N_28_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3357   +INF  FALL      23
I__238/I                                gio2CtrlBuf                    0              3357   +INF  FALL       1
I__238/O                                gio2CtrlBuf                    0              3357   +INF  FALL       1
I__239/I                                GlobalMux                      0              3357   +INF  FALL       1
I__239/O                                GlobalMux                     77              3435   +INF  FALL       1
I__245/I                                SRMux                          0              3435   +INF  FALL       1
I__245/O                                SRMux                        358              3792   +INF  FALL       1
foo.counter_4_LC_9_5_3/sr               LogicCell40_SEQ_MODE_1000      0              3792   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__255/I                                          ClkMux                         0              2073  RISE       1
I__255/O                                          ClkMux                       309              2381  RISE       1
foo.counter_4_LC_9_5_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : foo.counter_3_LC_9_5_2/sr
Capture Clock    : foo.counter_3_LC_9_5_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top_module|clk:R#1)    +INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -140
-----------------------------------------------   ----- 
End-of-path required time (ps)                     +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3792
---------------------------------------   ---- 
End-of-path arrival time (ps)             3792
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                   top_module                     0                 0   +INF  RISE       1
reset_ibuf_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
reset_ibuf_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__76/I                                 Odrv4                          0               973   +INF  FALL       1
I__76/O                                 Odrv4                        372              1345   +INF  FALL       1
I__77/I                                 Span4Mux_v                     0              1345   +INF  FALL       1
I__77/O                                 Span4Mux_v                   372              1716   +INF  FALL       1
I__79/I                                 Span4Mux_s3_h                  0              1716   +INF  FALL       1
I__79/O                                 Span4Mux_s3_h                231              1948   +INF  FALL       1
I__83/I                                 IoSpan4Mux                     0              1948   +INF  FALL       1
I__83/O                                 IoSpan4Mux                   323              2270   +INF  FALL       1
I__87/I                                 LocalMux                       0              2270   +INF  FALL       1
I__87/O                                 LocalMux                     309              2579   +INF  FALL       1
I__91/I                                 IoInMux                        0              2579   +INF  FALL       1
I__91/O                                 IoInMux                      217              2796   +INF  FALL       1
foo.N_28_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2796   +INF  FALL       1
foo.N_28_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3357   +INF  FALL      23
I__238/I                                gio2CtrlBuf                    0              3357   +INF  FALL       1
I__238/O                                gio2CtrlBuf                    0              3357   +INF  FALL       1
I__239/I                                GlobalMux                      0              3357   +INF  FALL       1
I__239/O                                GlobalMux                     77              3435   +INF  FALL       1
I__245/I                                SRMux                          0              3435   +INF  FALL       1
I__245/O                                SRMux                        358              3792   +INF  FALL       1
foo.counter_3_LC_9_5_2/sr               LogicCell40_SEQ_MODE_1000      0              3792   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__255/I                                          ClkMux                         0              2073  RISE       1
I__255/O                                          ClkMux                       309              2381  RISE       1
foo.counter_3_LC_9_5_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : foo.counter_2_LC_9_5_1/sr
Capture Clock    : foo.counter_2_LC_9_5_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top_module|clk:R#1)    +INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -140
-----------------------------------------------   ----- 
End-of-path required time (ps)                     +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3792
---------------------------------------   ---- 
End-of-path arrival time (ps)             3792
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                   top_module                     0                 0   +INF  RISE       1
reset_ibuf_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
reset_ibuf_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__76/I                                 Odrv4                          0               973   +INF  FALL       1
I__76/O                                 Odrv4                        372              1345   +INF  FALL       1
I__77/I                                 Span4Mux_v                     0              1345   +INF  FALL       1
I__77/O                                 Span4Mux_v                   372              1716   +INF  FALL       1
I__79/I                                 Span4Mux_s3_h                  0              1716   +INF  FALL       1
I__79/O                                 Span4Mux_s3_h                231              1948   +INF  FALL       1
I__83/I                                 IoSpan4Mux                     0              1948   +INF  FALL       1
I__83/O                                 IoSpan4Mux                   323              2270   +INF  FALL       1
I__87/I                                 LocalMux                       0              2270   +INF  FALL       1
I__87/O                                 LocalMux                     309              2579   +INF  FALL       1
I__91/I                                 IoInMux                        0              2579   +INF  FALL       1
I__91/O                                 IoInMux                      217              2796   +INF  FALL       1
foo.N_28_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2796   +INF  FALL       1
foo.N_28_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3357   +INF  FALL      23
I__238/I                                gio2CtrlBuf                    0              3357   +INF  FALL       1
I__238/O                                gio2CtrlBuf                    0              3357   +INF  FALL       1
I__239/I                                GlobalMux                      0              3357   +INF  FALL       1
I__239/O                                GlobalMux                     77              3435   +INF  FALL       1
I__245/I                                SRMux                          0              3435   +INF  FALL       1
I__245/O                                SRMux                        358              3792   +INF  FALL       1
foo.counter_2_LC_9_5_1/sr               LogicCell40_SEQ_MODE_1000      0              3792   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__255/I                                          ClkMux                         0              2073  RISE       1
I__255/O                                          ClkMux                       309              2381  RISE       1
foo.counter_2_LC_9_5_1/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1


===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_22_LC_9_7_5/lcout
Path End         : foo.counter_22_LC_9_7_5/in1
Capture Clock    : foo.counter_22_LC_9_7_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top_module|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3447
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__252/I                                          ClkMux                         0              2073  RISE       1
I__252/O                                          ClkMux                       309              2381  RISE       1
foo.counter_22_LC_9_7_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_22_LC_9_7_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__257/I                       LocalMux                       0              2921   1066  FALL       1
I__257/O                       LocalMux                     309              3230   1066  FALL       1
I__259/I                       InMux                          0              3230   1066  FALL       1
I__259/O                       InMux                        217              3447   1066  FALL       1
foo.counter_22_LC_9_7_5/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__252/I                                          ClkMux                         0              2073  RISE       1
I__252/O                                          ClkMux                       309              2381  RISE       1
foo.counter_22_LC_9_7_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_21_LC_9_7_4/lcout
Path End         : foo.counter_21_LC_9_7_4/in1
Capture Clock    : foo.counter_21_LC_9_7_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top_module|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3447
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__252/I                                          ClkMux                         0              2073  RISE       1
I__252/O                                          ClkMux                       309              2381  RISE       1
foo.counter_21_LC_9_7_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_21_LC_9_7_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__303/I                       LocalMux                       0              2921   1066  FALL       1
I__303/O                       LocalMux                     309              3230   1066  FALL       1
I__305/I                       InMux                          0              3230   1066  FALL       1
I__305/O                       InMux                        217              3447   1066  FALL       1
foo.counter_21_LC_9_7_4/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__252/I                                          ClkMux                         0              2073  RISE       1
I__252/O                                          ClkMux                       309              2381  RISE       1
foo.counter_21_LC_9_7_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_18_LC_9_7_1/lcout
Path End         : foo.counter_18_LC_9_7_1/in1
Capture Clock    : foo.counter_18_LC_9_7_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top_module|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3447
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__252/I                                          ClkMux                         0              2073  RISE       1
I__252/O                                          ClkMux                       309              2381  RISE       1
foo.counter_18_LC_9_7_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_18_LC_9_7_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__331/I                       LocalMux                       0              2921   1066  FALL       1
I__331/O                       LocalMux                     309              3230   1066  FALL       1
I__333/I                       InMux                          0              3230   1066  FALL       1
I__333/O                       InMux                        217              3447   1066  FALL       1
foo.counter_18_LC_9_7_1/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__252/I                                          ClkMux                         0              2073  RISE       1
I__252/O                                          ClkMux                       309              2381  RISE       1
foo.counter_18_LC_9_7_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_14_LC_9_6_5/lcout
Path End         : foo.counter_14_LC_9_6_5/in1
Capture Clock    : foo.counter_14_LC_9_6_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top_module|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3447
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__254/I                                          ClkMux                         0              2073  RISE       1
I__254/O                                          ClkMux                       309              2381  RISE       1
foo.counter_14_LC_9_6_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_14_LC_9_6_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__187/I                       LocalMux                       0              2921   1066  FALL       1
I__187/O                       LocalMux                     309              3230   1066  FALL       1
I__189/I                       InMux                          0              3230   1066  FALL       1
I__189/O                       InMux                        217              3447   1066  FALL       1
foo.counter_14_LC_9_6_5/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__254/I                                          ClkMux                         0              2073  RISE       1
I__254/O                                          ClkMux                       309              2381  RISE       1
foo.counter_14_LC_9_6_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_13_LC_9_6_4/lcout
Path End         : foo.counter_13_LC_9_6_4/in1
Capture Clock    : foo.counter_13_LC_9_6_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top_module|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3447
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__254/I                                          ClkMux                         0              2073  RISE       1
I__254/O                                          ClkMux                       309              2381  RISE       1
foo.counter_13_LC_9_6_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_13_LC_9_6_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__193/I                       LocalMux                       0              2921   1066  FALL       1
I__193/O                       LocalMux                     309              3230   1066  FALL       1
I__195/I                       InMux                          0              3230   1066  FALL       1
I__195/O                       InMux                        217              3447   1066  FALL       1
foo.counter_13_LC_9_6_4/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__254/I                                          ClkMux                         0              2073  RISE       1
I__254/O                                          ClkMux                       309              2381  RISE       1
foo.counter_13_LC_9_6_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_12_LC_9_6_3/lcout
Path End         : foo.counter_12_LC_9_6_3/in1
Capture Clock    : foo.counter_12_LC_9_6_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top_module|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3447
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__254/I                                          ClkMux                         0              2073  RISE       1
I__254/O                                          ClkMux                       309              2381  RISE       1
foo.counter_12_LC_9_6_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_12_LC_9_6_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__198/I                       LocalMux                       0              2921   1066  FALL       1
I__198/O                       LocalMux                     309              3230   1066  FALL       1
I__200/I                       InMux                          0              3230   1066  FALL       1
I__200/O                       InMux                        217              3447   1066  FALL       1
foo.counter_12_LC_9_6_3/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__254/I                                          ClkMux                         0              2073  RISE       1
I__254/O                                          ClkMux                       309              2381  RISE       1
foo.counter_12_LC_9_6_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_9_LC_9_6_0/lcout
Path End         : foo.counter_9_LC_9_6_0/in1
Capture Clock    : foo.counter_9_LC_9_6_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top_module|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3447
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__254/I                                          ClkMux                         0              2073  RISE       1
I__254/O                                          ClkMux                       309              2381  RISE       1
foo.counter_9_LC_9_6_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_9_LC_9_6_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__221/I                      LocalMux                       0              2921   1066  FALL       1
I__221/O                      LocalMux                     309              3230   1066  FALL       1
I__223/I                      InMux                          0              3230   1066  FALL       1
I__223/O                      InMux                        217              3447   1066  FALL       1
foo.counter_9_LC_9_6_0/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__254/I                                          ClkMux                         0              2073  RISE       1
I__254/O                                          ClkMux                       309              2381  RISE       1
foo.counter_9_LC_9_6_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_6_LC_9_5_5/lcout
Path End         : foo.counter_6_LC_9_5_5/in1
Capture Clock    : foo.counter_6_LC_9_5_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top_module|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3447
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__255/I                                          ClkMux                         0              2073  RISE       1
I__255/O                                          ClkMux                       309              2381  RISE       1
foo.counter_6_LC_9_5_5/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_6_LC_9_5_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__138/I                      LocalMux                       0              2921   1066  FALL       1
I__138/O                      LocalMux                     309              3230   1066  FALL       1
I__140/I                      InMux                          0              3230   1066  FALL       1
I__140/O                      InMux                        217              3447   1066  FALL       1
foo.counter_6_LC_9_5_5/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__255/I                                          ClkMux                         0              2073  RISE       1
I__255/O                                          ClkMux                       309              2381  RISE       1
foo.counter_6_LC_9_5_5/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_5_LC_9_5_4/lcout
Path End         : foo.counter_5_LC_9_5_4/in1
Capture Clock    : foo.counter_5_LC_9_5_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top_module|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3447
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__255/I                                          ClkMux                         0              2073  RISE       1
I__255/O                                          ClkMux                       309              2381  RISE       1
foo.counter_5_LC_9_5_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_5_LC_9_5_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__142/I                      LocalMux                       0              2921   1066  FALL       1
I__142/O                      LocalMux                     309              3230   1066  FALL       1
I__144/I                      InMux                          0              3230   1066  FALL       1
I__144/O                      InMux                        217              3447   1066  FALL       1
foo.counter_5_LC_9_5_4/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__255/I                                          ClkMux                         0              2073  RISE       1
I__255/O                                          ClkMux                       309              2381  RISE       1
foo.counter_5_LC_9_5_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_4_LC_9_5_3/lcout
Path End         : foo.counter_4_LC_9_5_3/in1
Capture Clock    : foo.counter_4_LC_9_5_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top_module|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3447
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__255/I                                          ClkMux                         0              2073  RISE       1
I__255/O                                          ClkMux                       309              2381  RISE       1
foo.counter_4_LC_9_5_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_4_LC_9_5_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__147/I                      LocalMux                       0              2921   1066  FALL       1
I__147/O                      LocalMux                     309              3230   1066  FALL       1
I__149/I                      InMux                          0              3230   1066  FALL       1
I__149/O                      InMux                        217              3447   1066  FALL       1
foo.counter_4_LC_9_5_3/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__255/I                                          ClkMux                         0              2073  RISE       1
I__255/O                                          ClkMux                       309              2381  RISE       1
foo.counter_4_LC_9_5_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_3_LC_9_5_2/lcout
Path End         : foo.counter_3_LC_9_5_2/in1
Capture Clock    : foo.counter_3_LC_9_5_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top_module|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3447
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__255/I                                          ClkMux                         0              2073  RISE       1
I__255/O                                          ClkMux                       309              2381  RISE       1
foo.counter_3_LC_9_5_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_3_LC_9_5_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__154/I                      LocalMux                       0              2921   1066  FALL       1
I__154/O                      LocalMux                     309              3230   1066  FALL       1
I__156/I                      InMux                          0              3230   1066  FALL       1
I__156/O                      InMux                        217              3447   1066  FALL       1
foo.counter_3_LC_9_5_2/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__255/I                                          ClkMux                         0              2073  RISE       1
I__255/O                                          ClkMux                       309              2381  RISE       1
foo.counter_3_LC_9_5_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_2_LC_9_5_1/lcout
Path End         : foo.counter_2_LC_9_5_1/in1
Capture Clock    : foo.counter_2_LC_9_5_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top_module|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3447
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__255/I                                          ClkMux                         0              2073  RISE       1
I__255/O                                          ClkMux                       309              2381  RISE       1
foo.counter_2_LC_9_5_1/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_2_LC_9_5_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__158/I                      LocalMux                       0              2921   1066  FALL       1
I__158/O                      LocalMux                     309              3230   1066  FALL       1
I__160/I                      InMux                          0              3230   1066  FALL       1
I__160/O                      InMux                        217              3447   1066  FALL       1
foo.counter_2_LC_9_5_1/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__255/I                                          ClkMux                         0              2073  RISE       1
I__255/O                                          ClkMux                       309              2381  RISE       1
foo.counter_2_LC_9_5_1/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_8_LC_8_8_4/lcout
Path End         : foo.counter_8_LC_8_8_4/in2
Capture Clock    : foo.counter_8_LC_8_8_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top_module|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3447
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__248/I                                          ClkMux                         0              2073  RISE       1
I__248/O                                          ClkMux                       309              2381  RISE       1
foo.counter_8_LC_8_8_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_8_LC_8_8_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__231/I                      LocalMux                       0              2921   1066  FALL       1
I__231/O                      LocalMux                     309              3230   1066  FALL       1
I__234/I                      InMux                          0              3230   1066  FALL       1
I__234/O                      InMux                        217              3447   1066  FALL       1
I__237/I                      CascadeMux                     0              3447   1066  FALL       1
I__237/O                      CascadeMux                     0              3447   1066  FALL       1
foo.counter_8_LC_8_8_4/in2    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__248/I                                          ClkMux                         0              2073  RISE       1
I__248/O                                          ClkMux                       309              2381  RISE       1
foo.counter_8_LC_8_8_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_20_LC_8_8_3/lcout
Path End         : foo.counter_20_LC_8_8_3/in3
Capture Clock    : foo.counter_20_LC_8_8_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top_module|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3447
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__248/I                                          ClkMux                         0              2073  RISE       1
I__248/O                                          ClkMux                       309              2381  RISE       1
foo.counter_20_LC_8_8_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_20_LC_8_8_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__313/I                       LocalMux                       0              2921   1066  FALL       1
I__313/O                       LocalMux                     309              3230   1066  FALL       1
I__316/I                       InMux                          0              3230   1066  FALL       1
I__316/O                       InMux                        217              3447   1066  FALL       1
foo.counter_20_LC_8_8_3/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__248/I                                          ClkMux                         0              2073  RISE       1
I__248/O                                          ClkMux                       309              2381  RISE       1
foo.counter_20_LC_8_8_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_19_LC_8_8_2/lcout
Path End         : foo.counter_19_LC_8_8_2/in1
Capture Clock    : foo.counter_19_LC_8_8_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top_module|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3447
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__248/I                                          ClkMux                         0              2073  RISE       1
I__248/O                                          ClkMux                       309              2381  RISE       1
foo.counter_19_LC_8_8_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_19_LC_8_8_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__323/I                       LocalMux                       0              2921   1066  FALL       1
I__323/O                       LocalMux                     309              3230   1066  FALL       1
I__326/I                       InMux                          0              3230   1066  FALL       1
I__326/O                       InMux                        217              3447   1066  FALL       1
foo.counter_19_LC_8_8_2/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__248/I                                          ClkMux                         0              2073  RISE       1
I__248/O                                          ClkMux                       309              2381  RISE       1
foo.counter_19_LC_8_8_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_17_LC_8_8_1/lcout
Path End         : foo.counter_17_LC_8_8_1/in2
Capture Clock    : foo.counter_17_LC_8_8_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top_module|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3447
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__248/I                                          ClkMux                         0              2073  RISE       1
I__248/O                                          ClkMux                       309              2381  RISE       1
foo.counter_17_LC_8_8_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_17_LC_8_8_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__339/I                       LocalMux                       0              2921   1066  FALL       1
I__339/O                       LocalMux                     309              3230   1066  FALL       1
I__342/I                       InMux                          0              3230   1066  FALL       1
I__342/O                       InMux                        217              3447   1066  FALL       1
I__344/I                       CascadeMux                     0              3447   1066  FALL       1
I__344/O                       CascadeMux                     0              3447   1066  FALL       1
foo.counter_17_LC_8_8_1/in2    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__248/I                                          ClkMux                         0              2073  RISE       1
I__248/O                                          ClkMux                       309              2381  RISE       1
foo.counter_17_LC_8_8_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_16_LC_8_8_0/lcout
Path End         : foo.counter_16_LC_8_8_0/in2
Capture Clock    : foo.counter_16_LC_8_8_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top_module|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3447
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__248/I                                          ClkMux                         0              2073  RISE       1
I__248/O                                          ClkMux                       309              2381  RISE       1
foo.counter_16_LC_8_8_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_16_LC_8_8_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__351/I                       LocalMux                       0              2921   1066  FALL       1
I__351/O                       LocalMux                     309              3230   1066  FALL       1
I__354/I                       InMux                          0              3230   1066  FALL       1
I__354/O                       InMux                        217              3447   1066  FALL       1
I__357/I                       CascadeMux                     0              3447   1066  FALL       1
I__357/O                       CascadeMux                     0              3447   1066  FALL       1
foo.counter_16_LC_8_8_0/in2    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__248/I                                          ClkMux                         0              2073  RISE       1
I__248/O                                          ClkMux                       309              2381  RISE       1
foo.counter_16_LC_8_8_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : bar.leds_3_LC_8_7_3/lcout
Path End         : bar.leds_0_LC_8_7_0/in3
Capture Clock    : bar.leds_0_LC_8_7_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top_module|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3447
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__250/I                                          ClkMux                         0              2073  RISE       1
I__250/O                                          ClkMux                       309              2381  RISE       1
bar.leds_3_LC_8_7_3/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
bar.leds_3_LC_8_7_3/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       2
I__96/I                    LocalMux                       0              2921   1066  FALL       1
I__96/O                    LocalMux                     309              3230   1066  FALL       1
I__98/I                    InMux                          0              3230   1066  FALL       1
I__98/O                    InMux                        217              3447   1066  FALL       1
bar.leds_0_LC_8_7_0/in3    LogicCell40_SEQ_MODE_1011      0              3447   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__250/I                                          ClkMux                         0              2073  RISE       1
I__250/O                                          ClkMux                       309              2381  RISE       1
bar.leds_0_LC_8_7_0/clk                           LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : bar.leds_2_LC_8_7_2/lcout
Path End         : bar.leds_3_LC_8_7_3/in3
Capture Clock    : bar.leds_3_LC_8_7_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top_module|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3447
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__250/I                                          ClkMux                         0              2073  RISE       1
I__250/O                                          ClkMux                       309              2381  RISE       1
bar.leds_2_LC_8_7_2/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
bar.leds_2_LC_8_7_2/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       2
I__103/I                   LocalMux                       0              2921   1066  FALL       1
I__103/O                   LocalMux                     309              3230   1066  FALL       1
I__105/I                   InMux                          0              3230   1066  FALL       1
I__105/O                   InMux                        217              3447   1066  FALL       1
bar.leds_3_LC_8_7_3/in3    LogicCell40_SEQ_MODE_1010      0              3447   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__250/I                                          ClkMux                         0              2073  RISE       1
I__250/O                                          ClkMux                       309              2381  RISE       1
bar.leds_3_LC_8_7_3/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : bar.leds_1_LC_8_7_1/lcout
Path End         : bar.leds_2_LC_8_7_2/in3
Capture Clock    : bar.leds_2_LC_8_7_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top_module|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3447
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__250/I                                          ClkMux                         0              2073  RISE       1
I__250/O                                          ClkMux                       309              2381  RISE       1
bar.leds_1_LC_8_7_1/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
bar.leds_1_LC_8_7_1/lcout  LogicCell40_SEQ_MODE_1010    540              2921   1066  FALL       2
I__110/I                   LocalMux                       0              2921   1066  FALL       1
I__110/O                   LocalMux                     309              3230   1066  FALL       1
I__112/I                   InMux                          0              3230   1066  FALL       1
I__112/O                   InMux                        217              3447   1066  FALL       1
bar.leds_2_LC_8_7_2/in3    LogicCell40_SEQ_MODE_1010      0              3447   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__250/I                                          ClkMux                         0              2073  RISE       1
I__250/O                                          ClkMux                       309              2381  RISE       1
bar.leds_2_LC_8_7_2/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : bar.leds_0_LC_8_7_0/lcout
Path End         : bar.leds_1_LC_8_7_1/in3
Capture Clock    : bar.leds_1_LC_8_7_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top_module|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3447
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__250/I                                          ClkMux                         0              2073  RISE       1
I__250/O                                          ClkMux                       309              2381  RISE       1
bar.leds_0_LC_8_7_0/clk                           LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
bar.leds_0_LC_8_7_0/lcout  LogicCell40_SEQ_MODE_1011    540              2921   1066  FALL       2
I__117/I                   LocalMux                       0              2921   1066  FALL       1
I__117/O                   LocalMux                     309              3230   1066  FALL       1
I__119/I                   InMux                          0              3230   1066  FALL       1
I__119/O                   InMux                        217              3447   1066  FALL       1
bar.leds_1_LC_8_7_1/in3    LogicCell40_SEQ_MODE_1010      0              3447   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__250/I                                          ClkMux                         0              2073  RISE       1
I__250/O                                          ClkMux                       309              2381  RISE       1
bar.leds_1_LC_8_7_1/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_15_LC_8_6_7/lcout
Path End         : foo.counter_15_LC_8_6_7/in2
Capture Clock    : foo.counter_15_LC_8_6_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top_module|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3447
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__251/I                                          ClkMux                         0              2073  RISE       1
I__251/O                                          ClkMux                       309              2381  RISE       1
foo.counter_15_LC_8_6_7/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_15_LC_8_6_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__181/I                       LocalMux                       0              2921   1066  FALL       1
I__181/O                       LocalMux                     309              3230   1066  FALL       1
I__184/I                       InMux                          0              3230   1066  FALL       1
I__184/O                       InMux                        217              3447   1066  FALL       1
I__185/I                       CascadeMux                     0              3447   1066  FALL       1
I__185/O                       CascadeMux                     0              3447   1066  FALL       1
foo.counter_15_LC_8_6_7/in2    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__251/I                                          ClkMux                         0              2073  RISE       1
I__251/O                                          ClkMux                       309              2381  RISE       1
foo.counter_15_LC_8_6_7/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_11_LC_8_6_6/lcout
Path End         : foo.counter_11_LC_8_6_6/in3
Capture Clock    : foo.counter_11_LC_8_6_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top_module|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3447
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__251/I                                          ClkMux                         0              2073  RISE       1
I__251/O                                          ClkMux                       309              2381  RISE       1
foo.counter_11_LC_8_6_6/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_11_LC_8_6_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__207/I                       LocalMux                       0              2921   1066  FALL       1
I__207/O                       LocalMux                     309              3230   1066  FALL       1
I__210/I                       InMux                          0              3230   1066  FALL       1
I__210/O                       InMux                        217              3447   1066  FALL       1
foo.counter_11_LC_8_6_6/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__251/I                                          ClkMux                         0              2073  RISE       1
I__251/O                                          ClkMux                       309              2381  RISE       1
foo.counter_11_LC_8_6_6/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_1_LC_8_6_2/lcout
Path End         : foo.counter_1_LC_8_6_2/in0
Capture Clock    : foo.counter_1_LC_8_6_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top_module|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3447
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__251/I                                          ClkMux                         0              2073  RISE       1
I__251/O                                          ClkMux                       309              2381  RISE       1
foo.counter_1_LC_8_6_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_1_LC_8_6_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__164/I                      LocalMux                       0              2921   1066  FALL       1
I__164/O                      LocalMux                     309              3230   1066  FALL       1
I__167/I                      InMux                          0              3230   1066  FALL       1
I__167/O                      InMux                        217              3447   1066  FALL       1
foo.counter_1_LC_8_6_2/in0    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__251/I                                          ClkMux                         0              2073  RISE       1
I__251/O                                          ClkMux                       309              2381  RISE       1
foo.counter_1_LC_8_6_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_0_LC_8_5_3/lcout
Path End         : foo.counter_0_LC_8_5_3/in0
Capture Clock    : foo.counter_0_LC_8_5_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top_module|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3447
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__253/I                                          ClkMux                         0              2073  RISE       1
I__253/O                                          ClkMux                       309              2381  RISE       1
foo.counter_0_LC_8_5_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_0_LC_8_5_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__170/I                      LocalMux                       0              2921   1066  FALL       1
I__170/O                      LocalMux                     309              3230   1066  FALL       1
I__174/I                      InMux                          0              3230   1066  FALL       1
I__174/O                      InMux                        217              3447   1066  FALL       1
foo.counter_0_LC_8_5_3/in0    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__253/I                                          ClkMux                         0              2073  RISE       1
I__253/O                                          ClkMux                       309              2381  RISE       1
foo.counter_0_LC_8_5_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_10_LC_8_5_2/lcout
Path End         : foo.counter_10_LC_8_5_2/in1
Capture Clock    : foo.counter_10_LC_8_5_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top_module|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3447
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__253/I                                          ClkMux                         0              2073  RISE       1
I__253/O                                          ClkMux                       309              2381  RISE       1
foo.counter_10_LC_8_5_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_10_LC_8_5_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__215/I                       LocalMux                       0              2921   1066  FALL       1
I__215/O                       LocalMux                     309              3230   1066  FALL       1
I__218/I                       InMux                          0              3230   1066  FALL       1
I__218/O                       InMux                        217              3447   1066  FALL       1
foo.counter_10_LC_8_5_2/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__253/I                                          ClkMux                         0              2073  RISE       1
I__253/O                                          ClkMux                       309              2381  RISE       1
foo.counter_10_LC_8_5_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.enable_LC_7_6_0/lcout
Path End         : foo.enable_LC_7_6_0/in0
Capture Clock    : foo.enable_LC_7_6_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top_module|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3447
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__249/I                                          ClkMux                         0              2073  RISE       1
I__249/O                                          ClkMux                       309              2381  RISE       1
foo.enable_LC_7_6_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.enable_LC_7_6_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__64/I                    LocalMux                       0              2921   1066  FALL       1
I__64/O                    LocalMux                     309              3230   1066  FALL       1
I__66/I                    InMux                          0              3230   1066  FALL       1
I__66/O                    InMux                        217              3447   1066  FALL       1
foo.enable_LC_7_6_0/in0    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__249/I                                          ClkMux                         0              2073  RISE       1
I__249/O                                          ClkMux                       309              2381  RISE       1
foo.enable_LC_7_6_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_0_LC_8_5_3/lcout
Path End         : foo.counter_1_LC_8_6_2/in3
Capture Clock    : foo.counter_1_LC_8_6_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top_module|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                 526
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3447
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__253/I                                          ClkMux                         0              2073  RISE       1
I__253/O                                          ClkMux                       309              2381  RISE       1
foo.counter_0_LC_8_5_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_0_LC_8_5_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__171/I                      LocalMux                       0              2921   1066  FALL       1
I__171/O                      LocalMux                     309              3230   1066  FALL       1
I__175/I                      InMux                          0              3230   1066  FALL       1
I__175/O                      InMux                        217              3447   1066  FALL       1
foo.counter_1_LC_8_6_2/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__251/I                                          ClkMux                         0              2073  RISE       1
I__251/O                                          ClkMux                       309              2381  RISE       1
foo.counter_1_LC_8_6_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_1_LC_8_6_2/lcout
Path End         : foo.counter_2_LC_9_5_1/in3
Capture Clock    : foo.counter_2_LC_9_5_1/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (top_module|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                 877
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3798
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__251/I                                          ClkMux                         0              2073  RISE       1
I__251/O                                          ClkMux                       309              2381  RISE       1
foo.counter_1_LC_8_6_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_1_LC_8_6_2/lcout               LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__163/I                                   LocalMux                       0              2921   1417  FALL       1
I__163/O                                   LocalMux                     309              3230   1417  FALL       1
I__165/I                                   InMux                          0              3230   1417  FALL       1
I__165/O                                   InMux                        217              3447   1417  FALL       1
I__168/I                                   CascadeMux                     0              3447   1417  FALL       1
I__168/O                                   CascadeMux                     0              3447   1417  FALL       1
foo.un5_counter_cry_1_c_LC_9_5_0/in2       LogicCell40_SEQ_MODE_0000      0              3447   1417  FALL       1
foo.un5_counter_cry_1_c_LC_9_5_0/carryout  LogicCell40_SEQ_MODE_0000    133              3581   1417  FALL       2
I__157/I                                   InMux                          0              3581   1417  FALL       1
I__157/O                                   InMux                        217              3798   1417  FALL       1
foo.counter_2_LC_9_5_1/in3                 LogicCell40_SEQ_MODE_1000      0              3798   1417  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__255/I                                          ClkMux                         0              2073  RISE       1
I__255/O                                          ClkMux                       309              2381  RISE       1
foo.counter_2_LC_9_5_1/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_1_LC_8_6_2/lcout
Path End         : foo.counter_3_LC_9_5_2/in3
Capture Clock    : foo.counter_3_LC_9_5_2/clk
Hold Constraint  : 0p
Path slack       : 1522p

Capture Clock Arrival Time (top_module|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                 982
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3903
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__251/I                                          ClkMux                         0              2073  RISE       1
I__251/O                                          ClkMux                       309              2381  RISE       1
foo.counter_1_LC_8_6_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_1_LC_8_6_2/lcout               LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__163/I                                   LocalMux                       0              2921   1417  FALL       1
I__163/O                                   LocalMux                     309              3230   1417  FALL       1
I__165/I                                   InMux                          0              3230   1417  FALL       1
I__165/O                                   InMux                        217              3447   1417  FALL       1
I__168/I                                   CascadeMux                     0              3447   1417  FALL       1
I__168/O                                   CascadeMux                     0              3447   1417  FALL       1
foo.un5_counter_cry_1_c_LC_9_5_0/in2       LogicCell40_SEQ_MODE_0000      0              3447   1417  FALL       1
foo.un5_counter_cry_1_c_LC_9_5_0/carryout  LogicCell40_SEQ_MODE_0000    133              3581   1417  FALL       2
foo.counter_2_LC_9_5_1/carryin             LogicCell40_SEQ_MODE_1000      0              3581   1522  FALL       1
foo.counter_2_LC_9_5_1/carryout            LogicCell40_SEQ_MODE_1000    105              3686   1522  FALL       2
I__152/I                                   InMux                          0              3686   1522  FALL       1
I__152/O                                   InMux                        217              3903   1522  FALL       1
foo.counter_3_LC_9_5_2/in3                 LogicCell40_SEQ_MODE_1000      0              3903   1522  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__255/I                                          ClkMux                         0              2073  RISE       1
I__255/O                                          ClkMux                       309              2381  RISE       1
foo.counter_3_LC_9_5_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_11_LC_8_6_6/lcout
Path End         : foo.counter_12_LC_9_6_3/in3
Capture Clock    : foo.counter_12_LC_9_6_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top_module|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                 989
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3910
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__251/I                                          ClkMux                         0              2073  RISE       1
I__251/O                                          ClkMux                       309              2381  RISE       1
foo.counter_11_LC_8_6_6/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_11_LC_8_6_6/lcout                         LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__206/I                                              LocalMux                       0              2921   1529  FALL       1
I__206/O                                              LocalMux                     309              3230   1529  FALL       1
I__209/I                                              InMux                          0              3230   1529  FALL       1
I__209/O                                              InMux                        217              3447   1529  FALL       1
foo.un5_counter_cry_10_THRU_LUT4_0_LC_9_6_2/in1       LogicCell40_SEQ_MODE_0000      0              3447   1529  FALL       1
foo.un5_counter_cry_10_THRU_LUT4_0_LC_9_6_2/carryout  LogicCell40_SEQ_MODE_0000    245              3693   1529  FALL       2
I__196/I                                              InMux                          0              3693   1529  FALL       1
I__196/O                                              InMux                        217              3910   1529  FALL       1
foo.counter_12_LC_9_6_3/in3                           LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__254/I                                          ClkMux                         0              2073  RISE       1
I__254/O                                          ClkMux                       309              2381  RISE       1
foo.counter_12_LC_9_6_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_20_LC_8_8_3/lcout
Path End         : foo.counter_21_LC_9_7_4/in3
Capture Clock    : foo.counter_21_LC_9_7_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top_module|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                 989
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3910
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__248/I                                          ClkMux                         0              2073  RISE       1
I__248/O                                          ClkMux                       309              2381  RISE       1
foo.counter_20_LC_8_8_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_20_LC_8_8_3/lcout                         LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__312/I                                              LocalMux                       0              2921   1529  FALL       1
I__312/O                                              LocalMux                     309              3230   1529  FALL       1
I__315/I                                              InMux                          0              3230   1529  FALL       1
I__315/O                                              InMux                        217              3447   1529  FALL       1
foo.un5_counter_cry_19_THRU_LUT4_0_LC_9_7_3/in1       LogicCell40_SEQ_MODE_0000      0              3447   1529  FALL       1
foo.un5_counter_cry_19_THRU_LUT4_0_LC_9_7_3/carryout  LogicCell40_SEQ_MODE_0000    245              3693   1529  FALL       2
I__301/I                                              InMux                          0              3693   1529  FALL       1
I__301/O                                              InMux                        217              3910   1529  FALL       1
foo.counter_21_LC_9_7_4/in3                           LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__252/I                                          ClkMux                         0              2073  RISE       1
I__252/O                                          ClkMux                       309              2381  RISE       1
foo.counter_21_LC_9_7_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_17_LC_8_8_1/lcout
Path End         : foo.counter_18_LC_9_7_1/in3
Capture Clock    : foo.counter_18_LC_9_7_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top_module|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                 989
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3910
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__248/I                                          ClkMux                         0              2073  RISE       1
I__248/O                                          ClkMux                       309              2381  RISE       1
foo.counter_17_LC_8_8_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_17_LC_8_8_1/lcout                         LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__338/I                                              LocalMux                       0              2921   1529  FALL       1
I__338/O                                              LocalMux                     309              3230   1529  FALL       1
I__341/I                                              InMux                          0              3230   1529  FALL       1
I__341/O                                              InMux                        217              3447   1529  FALL       1
foo.un5_counter_cry_16_THRU_LUT4_0_LC_9_7_0/in1       LogicCell40_SEQ_MODE_0000      0              3447   1529  FALL       1
foo.un5_counter_cry_16_THRU_LUT4_0_LC_9_7_0/carryout  LogicCell40_SEQ_MODE_0000    245              3693   1529  FALL       2
I__329/I                                              InMux                          0              3693   1529  FALL       1
I__329/O                                              InMux                        217              3910   1529  FALL       1
foo.counter_18_LC_9_7_1/in3                           LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__252/I                                          ClkMux                         0              2073  RISE       1
I__252/O                                          ClkMux                       309              2381  RISE       1
foo.counter_18_LC_9_7_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_21_LC_9_7_4/lcout
Path End         : foo.counter_22_LC_9_7_5/in3
Capture Clock    : foo.counter_22_LC_9_7_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top_module|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                 989
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3910
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__252/I                                          ClkMux                         0              2073  RISE       1
I__252/O                                          ClkMux                       309              2381  RISE       1
foo.counter_21_LC_9_7_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_21_LC_9_7_4/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__303/I                          LocalMux                       0              2921   1066  FALL       1
I__303/O                          LocalMux                     309              3230   1066  FALL       1
I__305/I                          InMux                          0              3230   1066  FALL       1
I__305/O                          InMux                        217              3447   1066  FALL       1
foo.counter_21_LC_9_7_4/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
foo.counter_21_LC_9_7_4/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       1
I__262/I                          InMux                          0              3693   1529  FALL       1
I__262/O                          InMux                        217              3910   1529  FALL       1
foo.counter_22_LC_9_7_5/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__252/I                                          ClkMux                         0              2073  RISE       1
I__252/O                                          ClkMux                       309              2381  RISE       1
foo.counter_22_LC_9_7_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_13_LC_9_6_4/lcout
Path End         : foo.counter_14_LC_9_6_5/in3
Capture Clock    : foo.counter_14_LC_9_6_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top_module|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                 989
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3910
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__254/I                                          ClkMux                         0              2073  RISE       1
I__254/O                                          ClkMux                       309              2381  RISE       1
foo.counter_13_LC_9_6_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_13_LC_9_6_4/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__193/I                          LocalMux                       0              2921   1066  FALL       1
I__193/O                          LocalMux                     309              3230   1066  FALL       1
I__195/I                          InMux                          0              3230   1066  FALL       1
I__195/O                          InMux                        217              3447   1066  FALL       1
foo.counter_13_LC_9_6_4/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
foo.counter_13_LC_9_6_4/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__186/I                          InMux                          0              3693   1529  FALL       1
I__186/O                          InMux                        217              3910   1529  FALL       1
foo.counter_14_LC_9_6_5/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__254/I                                          ClkMux                         0              2073  RISE       1
I__254/O                                          ClkMux                       309              2381  RISE       1
foo.counter_14_LC_9_6_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_12_LC_9_6_3/lcout
Path End         : foo.counter_13_LC_9_6_4/in3
Capture Clock    : foo.counter_13_LC_9_6_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top_module|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                 989
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3910
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__254/I                                          ClkMux                         0              2073  RISE       1
I__254/O                                          ClkMux                       309              2381  RISE       1
foo.counter_12_LC_9_6_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_12_LC_9_6_3/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__198/I                          LocalMux                       0              2921   1066  FALL       1
I__198/O                          LocalMux                     309              3230   1066  FALL       1
I__200/I                          InMux                          0              3230   1066  FALL       1
I__200/O                          InMux                        217              3447   1066  FALL       1
foo.counter_12_LC_9_6_3/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
foo.counter_12_LC_9_6_3/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__191/I                          InMux                          0              3693   1529  FALL       1
I__191/O                          InMux                        217              3910   1529  FALL       1
foo.counter_13_LC_9_6_4/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__254/I                                          ClkMux                         0              2073  RISE       1
I__254/O                                          ClkMux                       309              2381  RISE       1
foo.counter_13_LC_9_6_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_5_LC_9_5_4/lcout
Path End         : foo.counter_6_LC_9_5_5/in3
Capture Clock    : foo.counter_6_LC_9_5_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top_module|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                 989
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3910
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__255/I                                          ClkMux                         0              2073  RISE       1
I__255/O                                          ClkMux                       309              2381  RISE       1
foo.counter_5_LC_9_5_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_5_LC_9_5_4/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__142/I                         LocalMux                       0              2921   1066  FALL       1
I__142/O                         LocalMux                     309              3230   1066  FALL       1
I__144/I                         InMux                          0              3230   1066  FALL       1
I__144/O                         InMux                        217              3447   1066  FALL       1
foo.counter_5_LC_9_5_4/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
foo.counter_5_LC_9_5_4/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__136/I                         InMux                          0              3693   1529  FALL       1
I__136/O                         InMux                        217              3910   1529  FALL       1
foo.counter_6_LC_9_5_5/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__255/I                                          ClkMux                         0              2073  RISE       1
I__255/O                                          ClkMux                       309              2381  RISE       1
foo.counter_6_LC_9_5_5/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_4_LC_9_5_3/lcout
Path End         : foo.counter_5_LC_9_5_4/in3
Capture Clock    : foo.counter_5_LC_9_5_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top_module|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                 989
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3910
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__255/I                                          ClkMux                         0              2073  RISE       1
I__255/O                                          ClkMux                       309              2381  RISE       1
foo.counter_4_LC_9_5_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_4_LC_9_5_3/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__147/I                         LocalMux                       0              2921   1066  FALL       1
I__147/O                         LocalMux                     309              3230   1066  FALL       1
I__149/I                         InMux                          0              3230   1066  FALL       1
I__149/O                         InMux                        217              3447   1066  FALL       1
foo.counter_4_LC_9_5_3/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
foo.counter_4_LC_9_5_3/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__141/I                         InMux                          0              3693   1529  FALL       1
I__141/O                         InMux                        217              3910   1529  FALL       1
foo.counter_5_LC_9_5_4/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__255/I                                          ClkMux                         0              2073  RISE       1
I__255/O                                          ClkMux                       309              2381  RISE       1
foo.counter_5_LC_9_5_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_3_LC_9_5_2/lcout
Path End         : foo.counter_4_LC_9_5_3/in3
Capture Clock    : foo.counter_4_LC_9_5_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top_module|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                 989
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    3910
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__255/I                                          ClkMux                         0              2073  RISE       1
I__255/O                                          ClkMux                       309              2381  RISE       1
foo.counter_3_LC_9_5_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_3_LC_9_5_2/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__154/I                         LocalMux                       0              2921   1066  FALL       1
I__154/O                         LocalMux                     309              3230   1066  FALL       1
I__156/I                         InMux                          0              3230   1066  FALL       1
I__156/O                         InMux                        217              3447   1066  FALL       1
foo.counter_3_LC_9_5_2/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
foo.counter_3_LC_9_5_2/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__146/I                         InMux                          0              3693   1529  FALL       1
I__146/O                         InMux                        217              3910   1529  FALL       1
foo.counter_4_LC_9_5_3/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__255/I                                          ClkMux                         0              2073  RISE       1
I__255/O                                          ClkMux                       309              2381  RISE       1
foo.counter_4_LC_9_5_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_7_LC_8_6_0/lcout
Path End         : foo.counter_7_LC_8_6_0/in2
Capture Clock    : foo.counter_7_LC_8_6_0/clk
Hold Constraint  : 0p
Path slack       : 1754p

Capture Clock Arrival Time (top_module|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                1214
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4135
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__251/I                                          ClkMux                         0              2073  RISE       1
I__251/O                                          ClkMux                       309              2381  RISE       1
foo.counter_7_LC_8_6_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_7_LC_8_6_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1753  FALL       3
I__129/I                      Odrv4                          0              2921   1753  FALL       1
I__129/O                      Odrv4                        372              3293   1753  FALL       1
I__132/I                      Span4Mux_h                     0              3293   1753  FALL       1
I__132/O                      Span4Mux_h                   316              3609   1753  FALL       1
I__133/I                      LocalMux                       0              3609   1753  FALL       1
I__133/O                      LocalMux                     309              3917   1753  FALL       1
I__134/I                      InMux                          0              3917   1753  FALL       1
I__134/O                      InMux                        217              4135   1753  FALL       1
I__135/I                      CascadeMux                     0              4135   1753  FALL       1
I__135/O                      CascadeMux                     0              4135   1753  FALL       1
foo.counter_7_LC_8_6_0/in2    LogicCell40_SEQ_MODE_1000      0              4135   1753  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__251/I                                          ClkMux                         0              2073  RISE       1
I__251/O                                          ClkMux                       309              2381  RISE       1
foo.counter_7_LC_8_6_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_7_LC_8_6_0/lcout
Path End         : foo.counter_9_LC_9_6_0/in3
Capture Clock    : foo.counter_9_LC_9_6_0/clk
Hold Constraint  : 0p
Path slack       : 1810p

Capture Clock Arrival Time (top_module|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                1270
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4191
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__251/I                                          ClkMux                         0              2073  RISE       1
I__251/O                                          ClkMux                       309              2381  RISE       1
foo.counter_7_LC_8_6_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_7_LC_8_6_0/lcout                         LogicCell40_SEQ_MODE_1000    540              2921   1753  FALL       3
I__127/I                                             LocalMux                       0              2921   1809  FALL       1
I__127/O                                             LocalMux                     309              3230   1809  FALL       1
I__130/I                                             InMux                          0              3230   1809  FALL       1
I__130/O                                             InMux                        217              3447   1809  FALL       1
foo.un5_counter_cry_6_THRU_LUT4_0_LC_9_5_6/in1       LogicCell40_SEQ_MODE_0000      0              3447   1809  FALL       1
foo.un5_counter_cry_6_THRU_LUT4_0_LC_9_5_6/carryout  LogicCell40_SEQ_MODE_0000    245              3693   1809  FALL       2
foo.un5_counter_cry_7_THRU_LUT4_0_LC_9_5_7/carryin   LogicCell40_SEQ_MODE_0000      0              3693   1809  FALL       1
foo.un5_counter_cry_7_THRU_LUT4_0_LC_9_5_7/carryout  LogicCell40_SEQ_MODE_0000    105              3798   1809  FALL       1
IN_MUX_bfv_9_6_0_/carryinitin                        ICE_CARRY_IN_MUX               0              3798   1809  FALL       1
IN_MUX_bfv_9_6_0_/carryinitout                       ICE_CARRY_IN_MUX             175              3973   1809  FALL       2
I__220/I                                             InMux                          0              3973   1809  FALL       1
I__220/O                                             InMux                        217              4191   1809  FALL       1
foo.counter_9_LC_9_6_0/in3                           LogicCell40_SEQ_MODE_1000      0              4191   1809  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__254/I                                          ClkMux                         0              2073  RISE       1
I__254/O                                          ClkMux                       309              2381  RISE       1
foo.counter_9_LC_9_6_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_14_LC_9_6_5/lcout
Path End         : foo.enable_LC_7_6_0/in3
Capture Clock    : foo.enable_LC_7_6_0/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (top_module|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                1431
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4352
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__254/I                                          ClkMux                         0              2073  RISE       1
I__254/O                                          ClkMux                       309              2381  RISE       1
foo.counter_14_LC_9_6_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_14_LC_9_6_5/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__188/I                                LocalMux                       0              2921   1971  FALL       1
I__188/O                                LocalMux                     309              3230   1971  FALL       1
I__190/I                                InMux                          0              3230   1971  FALL       1
I__190/O                                InMux                        217              3447   1971  FALL       1
foo.counter_RNI9NE82_14_LC_8_6_4/in1    LogicCell40_SEQ_MODE_0000      0              3447   1971  FALL       1
foo.counter_RNI9NE82_14_LC_8_6_4/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL      11
I__281/I                                LocalMux                       0              3826   1971  FALL       1
I__281/O                                LocalMux                     309              4135   1971  FALL       1
I__287/I                                InMux                          0              4135   1971  FALL       1
I__287/O                                InMux                        217              4352   1971  FALL       1
foo.enable_LC_7_6_0/in3                 LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__249/I                                          ClkMux                         0              2073  RISE       1
I__249/O                                          ClkMux                       309              2381  RISE       1
foo.enable_LC_7_6_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_14_LC_9_6_5/lcout
Path End         : foo.counter_11_LC_8_6_6/in2
Capture Clock    : foo.counter_11_LC_8_6_6/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (top_module|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                1431
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4352
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__254/I                                          ClkMux                         0              2073  RISE       1
I__254/O                                          ClkMux                       309              2381  RISE       1
foo.counter_14_LC_9_6_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_14_LC_9_6_5/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__188/I                                LocalMux                       0              2921   1971  FALL       1
I__188/O                                LocalMux                     309              3230   1971  FALL       1
I__190/I                                InMux                          0              3230   1971  FALL       1
I__190/O                                InMux                        217              3447   1971  FALL       1
foo.counter_RNI9NE82_14_LC_8_6_4/in1    LogicCell40_SEQ_MODE_0000      0              3447   1971  FALL       1
foo.counter_RNI9NE82_14_LC_8_6_4/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL      11
I__282/I                                LocalMux                       0              3826   1971  FALL       1
I__282/O                                LocalMux                     309              4135   1971  FALL       1
I__288/I                                InMux                          0              4135   1971  FALL       1
I__288/O                                InMux                        217              4352   1971  FALL       1
I__294/I                                CascadeMux                     0              4352   1971  FALL       1
I__294/O                                CascadeMux                     0              4352   1971  FALL       1
foo.counter_11_LC_8_6_6/in2             LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__251/I                                          ClkMux                         0              2073  RISE       1
I__251/O                                          ClkMux                       309              2381  RISE       1
foo.counter_11_LC_8_6_6/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_14_LC_9_6_5/lcout
Path End         : foo.counter_15_LC_8_6_7/in0
Capture Clock    : foo.counter_15_LC_8_6_7/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (top_module|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                1431
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4352
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__254/I                                          ClkMux                         0              2073  RISE       1
I__254/O                                          ClkMux                       309              2381  RISE       1
foo.counter_14_LC_9_6_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_14_LC_9_6_5/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__188/I                                LocalMux                       0              2921   1971  FALL       1
I__188/O                                LocalMux                     309              3230   1971  FALL       1
I__190/I                                InMux                          0              3230   1971  FALL       1
I__190/O                                InMux                        217              3447   1971  FALL       1
foo.counter_RNI9NE82_14_LC_8_6_4/in1    LogicCell40_SEQ_MODE_0000      0              3447   1971  FALL       1
foo.counter_RNI9NE82_14_LC_8_6_4/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL      11
I__283/I                                LocalMux                       0              3826   1971  FALL       1
I__283/O                                LocalMux                     309              4135   1971  FALL       1
I__289/I                                InMux                          0              4135   1971  FALL       1
I__289/O                                InMux                        217              4352   1971  FALL       1
foo.counter_15_LC_8_6_7/in0             LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__251/I                                          ClkMux                         0              2073  RISE       1
I__251/O                                          ClkMux                       309              2381  RISE       1
foo.counter_15_LC_8_6_7/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_14_LC_9_6_5/lcout
Path End         : foo.counter_10_LC_8_5_2/in3
Capture Clock    : foo.counter_10_LC_8_5_2/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (top_module|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                1431
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4352
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__254/I                                          ClkMux                         0              2073  RISE       1
I__254/O                                          ClkMux                       309              2381  RISE       1
foo.counter_14_LC_9_6_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_14_LC_9_6_5/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__188/I                                LocalMux                       0              2921   1971  FALL       1
I__188/O                                LocalMux                     309              3230   1971  FALL       1
I__190/I                                InMux                          0              3230   1971  FALL       1
I__190/O                                InMux                        217              3447   1971  FALL       1
foo.counter_RNI9NE82_14_LC_8_6_4/in1    LogicCell40_SEQ_MODE_0000      0              3447   1971  FALL       1
foo.counter_RNI9NE82_14_LC_8_6_4/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL      11
I__284/I                                LocalMux                       0              3826   1971  FALL       1
I__284/O                                LocalMux                     309              4135   1971  FALL       1
I__291/I                                InMux                          0              4135   1971  FALL       1
I__291/O                                InMux                        217              4352   1971  FALL       1
foo.counter_10_LC_8_5_2/in3             LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__253/I                                          ClkMux                         0              2073  RISE       1
I__253/O                                          ClkMux                       309              2381  RISE       1
foo.counter_10_LC_8_5_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_14_LC_9_6_5/lcout
Path End         : foo.counter_22_LC_9_7_5/in0
Capture Clock    : foo.counter_22_LC_9_7_5/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (top_module|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                1431
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4352
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__254/I                                          ClkMux                         0              2073  RISE       1
I__254/O                                          ClkMux                       309              2381  RISE       1
foo.counter_14_LC_9_6_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_14_LC_9_6_5/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__188/I                                LocalMux                       0              2921   1971  FALL       1
I__188/O                                LocalMux                     309              3230   1971  FALL       1
I__190/I                                InMux                          0              3230   1971  FALL       1
I__190/O                                InMux                        217              3447   1971  FALL       1
foo.counter_RNI9NE82_14_LC_8_6_4/in1    LogicCell40_SEQ_MODE_0000      0              3447   1971  FALL       1
foo.counter_RNI9NE82_14_LC_8_6_4/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL      11
I__286/I                                LocalMux                       0              3826   1971  FALL       1
I__286/O                                LocalMux                     309              4135   1971  FALL       1
I__293/I                                InMux                          0              4135   1971  FALL       1
I__293/O                                InMux                        217              4352   1971  FALL       1
foo.counter_22_LC_9_7_5/in0             LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__252/I                                          ClkMux                         0              2073  RISE       1
I__252/O                                          ClkMux                       309              2381  RISE       1
foo.counter_22_LC_9_7_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_14_LC_9_6_5/lcout
Path End         : foo.counter_7_LC_8_6_0/in1
Capture Clock    : foo.counter_7_LC_8_6_0/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (top_module|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                1431
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4352
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__254/I                                          ClkMux                         0              2073  RISE       1
I__254/O                                          ClkMux                       309              2381  RISE       1
foo.counter_14_LC_9_6_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_14_LC_9_6_5/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__188/I                                LocalMux                       0              2921   1971  FALL       1
I__188/O                                LocalMux                     309              3230   1971  FALL       1
I__190/I                                InMux                          0              3230   1971  FALL       1
I__190/O                                InMux                        217              3447   1971  FALL       1
foo.counter_RNI9NE82_14_LC_8_6_4/in1    LogicCell40_SEQ_MODE_0000      0              3447   1971  FALL       1
foo.counter_RNI9NE82_14_LC_8_6_4/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL      11
I__283/I                                LocalMux                       0              3826   1971  FALL       1
I__283/O                                LocalMux                     309              4135   1971  FALL       1
I__290/I                                InMux                          0              4135   1971  FALL       1
I__290/O                                InMux                        217              4352   1971  FALL       1
foo.counter_7_LC_8_6_0/in1              LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__251/I                                          ClkMux                         0              2073  RISE       1
I__251/O                                          ClkMux                       309              2381  RISE       1
foo.counter_7_LC_8_6_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_20_LC_8_8_3/lcout
Path End         : foo.counter_10_LC_8_5_2/in2
Capture Clock    : foo.counter_10_LC_8_5_2/clk
Hold Constraint  : 0p
Path slack       : 2013p

Capture Clock Arrival Time (top_module|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                1473
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4394
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__248/I                                          ClkMux                         0              2073  RISE       1
I__248/O                                          ClkMux                       309              2381  RISE       1
foo.counter_20_LC_8_8_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_20_LC_8_8_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__311/I                                Odrv4                          0              2921   2013  FALL       1
I__311/O                                Odrv4                        372              3293   2013  FALL       1
I__314/I                                LocalMux                       0              3293   2013  FALL       1
I__314/O                                LocalMux                     309              3602   2013  FALL       1
I__317/I                                InMux                          0              3602   2013  FALL       1
I__317/O                                InMux                        217              3819   2013  FALL       1
foo.counter_RNI08Q71_22_LC_8_5_0/in3    LogicCell40_SEQ_MODE_0000      0              3819   2013  FALL       1
foo.counter_RNI08Q71_22_LC_8_5_0/ltout  LogicCell40_SEQ_MODE_0000    267              4086   2013  RISE       1
I__61/I                                 CascadeMux                     0              4086   2013  RISE       1
I__61/O                                 CascadeMux                     0              4086   2013  RISE       1
foo.counter_RNIALJ44_2_LC_8_5_1/in2     LogicCell40_SEQ_MODE_0000      0              4086   2013  RISE       1
foo.counter_RNIALJ44_2_LC_8_5_1/ltout   LogicCell40_SEQ_MODE_0000    309              4394   2013  RISE       1
I__60/I                                 CascadeMux                     0              4394   2013  RISE       1
I__60/O                                 CascadeMux                     0              4394   2013  RISE       1
foo.counter_10_LC_8_5_2/in2             LogicCell40_SEQ_MODE_1000      0              4394   2013  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__253/I                                          ClkMux                         0              2073  RISE       1
I__253/O                                          ClkMux                       309              2381  RISE       1
foo.counter_10_LC_8_5_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_10_LC_8_5_2/lcout
Path End         : foo.counter_11_LC_8_6_6/in1
Capture Clock    : foo.counter_11_LC_8_6_6/clk
Hold Constraint  : 0p
Path slack       : 2343p

Capture Clock Arrival Time (top_module|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                1803
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4724
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__253/I                                          ClkMux                         0              2073  RISE       1
I__253/O                                          ClkMux                       309              2381  RISE       1
foo.counter_10_LC_8_5_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_10_LC_8_5_2/lcout                        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__216/I                                             LocalMux                       0              2921   1634  FALL       1
I__216/O                                             LocalMux                     309              3230   1634  FALL       1
I__219/I                                             InMux                          0              3230   1634  FALL       1
I__219/O                                             InMux                        217              3447   1634  FALL       1
foo.un5_counter_cry_9_THRU_LUT4_0_LC_9_6_1/in1       LogicCell40_SEQ_MODE_0000      0              3447   1634  FALL       1
foo.un5_counter_cry_9_THRU_LUT4_0_LC_9_6_1/carryout  LogicCell40_SEQ_MODE_0000    245              3693   1634  FALL       2
I__202/I                                             InMux                          0              3693   2342  FALL       1
I__202/O                                             InMux                        217              3910   2342  FALL       1
foo.un5_counter_cry_10_THRU_LUT4_0_LC_9_6_2/in3      LogicCell40_SEQ_MODE_0000      0              3910   2342  FALL       1
foo.un5_counter_cry_10_THRU_LUT4_0_LC_9_6_2/lcout    LogicCell40_SEQ_MODE_0000    288              4198   2342  FALL       1
I__203/I                                             LocalMux                       0              4198   2342  FALL       1
I__203/O                                             LocalMux                     309              4506   2342  FALL       1
I__204/I                                             InMux                          0              4506   2342  FALL       1
I__204/O                                             InMux                        217              4724   2342  FALL       1
foo.counter_11_LC_8_6_6/in1                          LogicCell40_SEQ_MODE_1000      0              4724   2342  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__251/I                                          ClkMux                         0              2073  RISE       1
I__251/O                                          ClkMux                       309              2381  RISE       1
foo.counter_11_LC_8_6_6/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_14_LC_9_6_5/lcout
Path End         : foo.counter_16_LC_8_8_0/in0
Capture Clock    : foo.counter_16_LC_8_8_0/clk
Hold Constraint  : 0p
Path slack       : 2343p

Capture Clock Arrival Time (top_module|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                1803
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4724
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__254/I                                          ClkMux                         0              2073  RISE       1
I__254/O                                          ClkMux                       309              2381  RISE       1
foo.counter_14_LC_9_6_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_14_LC_9_6_5/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__188/I                                LocalMux                       0              2921   1971  FALL       1
I__188/O                                LocalMux                     309              3230   1971  FALL       1
I__190/I                                InMux                          0              3230   1971  FALL       1
I__190/O                                InMux                        217              3447   1971  FALL       1
foo.counter_RNI9NE82_14_LC_8_6_4/in1    LogicCell40_SEQ_MODE_0000      0              3447   1971  FALL       1
foo.counter_RNI9NE82_14_LC_8_6_4/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL      11
I__285/I                                Odrv4                          0              3826   2342  FALL       1
I__285/O                                Odrv4                        372              4198   2342  FALL       1
I__292/I                                LocalMux                       0              4198   2342  FALL       1
I__292/O                                LocalMux                     309              4506   2342  FALL       1
I__295/I                                InMux                          0              4506   2342  FALL       1
I__295/O                                InMux                        217              4724   2342  FALL       1
foo.counter_16_LC_8_8_0/in0             LogicCell40_SEQ_MODE_1000      0              4724   2342  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__248/I                                          ClkMux                         0              2073  RISE       1
I__248/O                                          ClkMux                       309              2381  RISE       1
foo.counter_16_LC_8_8_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_19_LC_8_8_2/lcout
Path End         : foo.counter_20_LC_8_8_3/in2
Capture Clock    : foo.counter_20_LC_8_8_3/clk
Hold Constraint  : 0p
Path slack       : 2343p

Capture Clock Arrival Time (top_module|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                1803
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4724
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__248/I                                          ClkMux                         0              2073  RISE       1
I__248/O                                          ClkMux                       309              2381  RISE       1
foo.counter_19_LC_8_8_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_19_LC_8_8_2/lcout                         LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__322/I                                              LocalMux                       0              2921   1634  FALL       1
I__322/O                                              LocalMux                     309              3230   1634  FALL       1
I__325/I                                              InMux                          0              3230   1634  FALL       1
I__325/O                                              InMux                        217              3447   1634  FALL       1
foo.un5_counter_cry_18_THRU_LUT4_0_LC_9_7_2/in1       LogicCell40_SEQ_MODE_0000      0              3447   1634  FALL       1
foo.un5_counter_cry_18_THRU_LUT4_0_LC_9_7_2/carryout  LogicCell40_SEQ_MODE_0000    245              3693   1634  FALL       2
I__307/I                                              InMux                          0              3693   2342  FALL       1
I__307/O                                              InMux                        217              3910   2342  FALL       1
foo.un5_counter_cry_19_THRU_LUT4_0_LC_9_7_3/in3       LogicCell40_SEQ_MODE_0000      0              3910   2342  FALL       1
foo.un5_counter_cry_19_THRU_LUT4_0_LC_9_7_3/lcout     LogicCell40_SEQ_MODE_0000    288              4198   2342  FALL       1
I__308/I                                              LocalMux                       0              4198   2342  FALL       1
I__308/O                                              LocalMux                     309              4506   2342  FALL       1
I__309/I                                              InMux                          0              4506   2342  FALL       1
I__309/O                                              InMux                        217              4724   2342  FALL       1
I__310/I                                              CascadeMux                     0              4724   2342  FALL       1
I__310/O                                              CascadeMux                     0              4724   2342  FALL       1
foo.counter_20_LC_8_8_3/in2                           LogicCell40_SEQ_MODE_1000      0              4724   2342  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__248/I                                          ClkMux                         0              2073  RISE       1
I__248/O                                          ClkMux                       309              2381  RISE       1
foo.counter_20_LC_8_8_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_18_LC_9_7_1/lcout
Path End         : foo.counter_19_LC_8_8_2/in0
Capture Clock    : foo.counter_19_LC_8_8_2/clk
Hold Constraint  : 0p
Path slack       : 2343p

Capture Clock Arrival Time (top_module|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                1803
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4724
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__252/I                                          ClkMux                         0              2073  RISE       1
I__252/O                                          ClkMux                       309              2381  RISE       1
foo.counter_18_LC_9_7_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_18_LC_9_7_1/lcout                      LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__331/I                                           LocalMux                       0              2921   1066  FALL       1
I__331/O                                           LocalMux                     309              3230   1066  FALL       1
I__333/I                                           InMux                          0              3230   1066  FALL       1
I__333/O                                           InMux                        217              3447   1066  FALL       1
foo.counter_18_LC_9_7_1/in1                        LogicCell40_SEQ_MODE_1000      0              3447   1739  FALL       1
foo.counter_18_LC_9_7_1/carryout                   LogicCell40_SEQ_MODE_1000    245              3693   1739  FALL       2
I__318/I                                           InMux                          0              3693   2342  FALL       1
I__318/O                                           InMux                        217              3910   2342  FALL       1
foo.un5_counter_cry_18_THRU_LUT4_0_LC_9_7_2/in3    LogicCell40_SEQ_MODE_0000      0              3910   2342  FALL       1
foo.un5_counter_cry_18_THRU_LUT4_0_LC_9_7_2/lcout  LogicCell40_SEQ_MODE_0000    288              4198   2342  FALL       1
I__319/I                                           LocalMux                       0              4198   2342  FALL       1
I__319/O                                           LocalMux                     309              4506   2342  FALL       1
I__320/I                                           InMux                          0              4506   2342  FALL       1
I__320/O                                           InMux                        217              4724   2342  FALL       1
foo.counter_19_LC_8_8_2/in0                        LogicCell40_SEQ_MODE_1000      0              4724   2342  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__248/I                                          ClkMux                         0              2073  RISE       1
I__248/O                                          ClkMux                       309              2381  RISE       1
foo.counter_19_LC_8_8_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_14_LC_9_6_5/lcout
Path End         : foo.counter_15_LC_8_6_7/in1
Capture Clock    : foo.counter_15_LC_8_6_7/clk
Hold Constraint  : 0p
Path slack       : 2343p

Capture Clock Arrival Time (top_module|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                1803
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4724
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__254/I                                          ClkMux                         0              2073  RISE       1
I__254/O                                          ClkMux                       309              2381  RISE       1
foo.counter_14_LC_9_6_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_14_LC_9_6_5/lcout                      LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__187/I                                           LocalMux                       0              2921   1066  FALL       1
I__187/O                                           LocalMux                     309              3230   1066  FALL       1
I__189/I                                           InMux                          0              3230   1066  FALL       1
I__189/O                                           InMux                        217              3447   1066  FALL       1
foo.counter_14_LC_9_6_5/in1                        LogicCell40_SEQ_MODE_1000      0              3447   2020  FALL       1
foo.counter_14_LC_9_6_5/carryout                   LogicCell40_SEQ_MODE_1000    245              3693   2020  FALL       2
I__176/I                                           InMux                          0              3693   2342  FALL       1
I__176/O                                           InMux                        217              3910   2342  FALL       1
foo.un5_counter_cry_14_THRU_LUT4_0_LC_9_6_6/in3    LogicCell40_SEQ_MODE_0000      0              3910   2342  FALL       1
foo.un5_counter_cry_14_THRU_LUT4_0_LC_9_6_6/lcout  LogicCell40_SEQ_MODE_0000    288              4198   2342  FALL       1
I__177/I                                           LocalMux                       0              4198   2342  FALL       1
I__177/O                                           LocalMux                     309              4506   2342  FALL       1
I__178/I                                           InMux                          0              4506   2342  FALL       1
I__178/O                                           InMux                        217              4724   2342  FALL       1
foo.counter_15_LC_8_6_7/in1                        LogicCell40_SEQ_MODE_1000      0              4724   2342  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__251/I                                          ClkMux                         0              2073  RISE       1
I__251/O                                          ClkMux                       309              2381  RISE       1
foo.counter_15_LC_8_6_7/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_9_LC_9_6_0/lcout
Path End         : foo.counter_10_LC_8_5_2/in0
Capture Clock    : foo.counter_10_LC_8_5_2/clk
Hold Constraint  : 0p
Path slack       : 2343p

Capture Clock Arrival Time (top_module|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                1803
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4724
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__254/I                                          ClkMux                         0              2073  RISE       1
I__254/O                                          ClkMux                       309              2381  RISE       1
foo.counter_9_LC_9_6_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_9_LC_9_6_0/lcout                      LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__221/I                                          LocalMux                       0              2921   1066  FALL       1
I__221/O                                          LocalMux                     309              3230   1066  FALL       1
I__223/I                                          InMux                          0              3230   1066  FALL       1
I__223/O                                          InMux                        217              3447   1066  FALL       1
foo.counter_9_LC_9_6_0/in1                        LogicCell40_SEQ_MODE_1000      0              3447   1739  FALL       1
foo.counter_9_LC_9_6_0/carryout                   LogicCell40_SEQ_MODE_1000    245              3693   1739  FALL       2
I__212/I                                          InMux                          0              3693   2342  FALL       1
I__212/O                                          InMux                        217              3910   2342  FALL       1
foo.un5_counter_cry_9_THRU_LUT4_0_LC_9_6_1/in3    LogicCell40_SEQ_MODE_0000      0              3910   2342  FALL       1
foo.un5_counter_cry_9_THRU_LUT4_0_LC_9_6_1/lcout  LogicCell40_SEQ_MODE_0000    288              4198   2342  FALL       1
I__213/I                                          LocalMux                       0              4198   2342  FALL       1
I__213/O                                          LocalMux                     309              4506   2342  FALL       1
I__214/I                                          InMux                          0              4506   2342  FALL       1
I__214/O                                          InMux                        217              4724   2342  FALL       1
foo.counter_10_LC_8_5_2/in0                       LogicCell40_SEQ_MODE_1000      0              4724   2342  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__253/I                                          ClkMux                         0              2073  RISE       1
I__253/O                                          ClkMux                       309              2381  RISE       1
foo.counter_10_LC_8_5_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_6_LC_9_5_5/lcout
Path End         : foo.counter_7_LC_8_6_0/in3
Capture Clock    : foo.counter_7_LC_8_6_0/clk
Hold Constraint  : 0p
Path slack       : 2343p

Capture Clock Arrival Time (top_module|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                1803
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4724
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__255/I                                          ClkMux                         0              2073  RISE       1
I__255/O                                          ClkMux                       309              2381  RISE       1
foo.counter_6_LC_9_5_5/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_6_LC_9_5_5/lcout                      LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__138/I                                          LocalMux                       0              2921   1066  FALL       1
I__138/O                                          LocalMux                     309              3230   1066  FALL       1
I__140/I                                          InMux                          0              3230   1066  FALL       1
I__140/O                                          InMux                        217              3447   1066  FALL       1
foo.counter_6_LC_9_5_5/in1                        LogicCell40_SEQ_MODE_1000      0              3447   1915  FALL       1
foo.counter_6_LC_9_5_5/carryout                   LogicCell40_SEQ_MODE_1000    245              3693   1915  FALL       2
I__124/I                                          InMux                          0              3693   2342  FALL       1
I__124/O                                          InMux                        217              3910   2342  FALL       1
foo.un5_counter_cry_6_THRU_LUT4_0_LC_9_5_6/in3    LogicCell40_SEQ_MODE_0000      0              3910   2342  FALL       1
foo.un5_counter_cry_6_THRU_LUT4_0_LC_9_5_6/lcout  LogicCell40_SEQ_MODE_0000    288              4198   2342  FALL       1
I__125/I                                          LocalMux                       0              4198   2342  FALL       1
I__125/O                                          LocalMux                     309              4506   2342  FALL       1
I__126/I                                          InMux                          0              4506   2342  FALL       1
I__126/O                                          InMux                        217              4724   2342  FALL       1
foo.counter_7_LC_8_6_0/in3                        LogicCell40_SEQ_MODE_1000      0              4724   2342  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__251/I                                          ClkMux                         0              2073  RISE       1
I__251/O                                          ClkMux                       309              2381  RISE       1
foo.counter_7_LC_8_6_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_14_LC_9_6_5/lcout
Path End         : foo.counter_17_LC_8_8_1/in3
Capture Clock    : foo.counter_17_LC_8_8_1/clk
Hold Constraint  : 0p
Path slack       : 2343p

Capture Clock Arrival Time (top_module|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                1803
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4724
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__254/I                                          ClkMux                         0              2073  RISE       1
I__254/O                                          ClkMux                       309              2381  RISE       1
foo.counter_14_LC_9_6_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_14_LC_9_6_5/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__188/I                                LocalMux                       0              2921   1971  FALL       1
I__188/O                                LocalMux                     309              3230   1971  FALL       1
I__190/I                                InMux                          0              3230   1971  FALL       1
I__190/O                                InMux                        217              3447   1971  FALL       1
foo.counter_RNI9NE82_14_LC_8_6_4/in1    LogicCell40_SEQ_MODE_0000      0              3447   1971  FALL       1
foo.counter_RNI9NE82_14_LC_8_6_4/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL      11
I__285/I                                Odrv4                          0              3826   2342  FALL       1
I__285/O                                Odrv4                        372              4198   2342  FALL       1
I__292/I                                LocalMux                       0              4198   2342  FALL       1
I__292/O                                LocalMux                     309              4506   2342  FALL       1
I__296/I                                InMux                          0              4506   2342  FALL       1
I__296/O                                InMux                        217              4724   2342  FALL       1
foo.counter_17_LC_8_8_1/in3             LogicCell40_SEQ_MODE_1000      0              4724   2342  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__248/I                                          ClkMux                         0              2073  RISE       1
I__248/O                                          ClkMux                       309              2381  RISE       1
foo.counter_17_LC_8_8_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_14_LC_9_6_5/lcout
Path End         : foo.counter_19_LC_8_8_2/in2
Capture Clock    : foo.counter_19_LC_8_8_2/clk
Hold Constraint  : 0p
Path slack       : 2343p

Capture Clock Arrival Time (top_module|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                1803
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4724
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__254/I                                          ClkMux                         0              2073  RISE       1
I__254/O                                          ClkMux                       309              2381  RISE       1
foo.counter_14_LC_9_6_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_14_LC_9_6_5/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__188/I                                LocalMux                       0              2921   1971  FALL       1
I__188/O                                LocalMux                     309              3230   1971  FALL       1
I__190/I                                InMux                          0              3230   1971  FALL       1
I__190/O                                InMux                        217              3447   1971  FALL       1
foo.counter_RNI9NE82_14_LC_8_6_4/in1    LogicCell40_SEQ_MODE_0000      0              3447   1971  FALL       1
foo.counter_RNI9NE82_14_LC_8_6_4/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL      11
I__285/I                                Odrv4                          0              3826   2342  FALL       1
I__285/O                                Odrv4                        372              4198   2342  FALL       1
I__292/I                                LocalMux                       0              4198   2342  FALL       1
I__292/O                                LocalMux                     309              4506   2342  FALL       1
I__297/I                                InMux                          0              4506   2342  FALL       1
I__297/O                                InMux                        217              4724   2342  FALL       1
I__300/I                                CascadeMux                     0              4724   2342  FALL       1
I__300/O                                CascadeMux                     0              4724   2342  FALL       1
foo.counter_19_LC_8_8_2/in2             LogicCell40_SEQ_MODE_1000      0              4724   2342  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__248/I                                          ClkMux                         0              2073  RISE       1
I__248/O                                          ClkMux                       309              2381  RISE       1
foo.counter_19_LC_8_8_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_14_LC_9_6_5/lcout
Path End         : foo.counter_20_LC_8_8_3/in1
Capture Clock    : foo.counter_20_LC_8_8_3/clk
Hold Constraint  : 0p
Path slack       : 2343p

Capture Clock Arrival Time (top_module|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                1803
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4724
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__254/I                                          ClkMux                         0              2073  RISE       1
I__254/O                                          ClkMux                       309              2381  RISE       1
foo.counter_14_LC_9_6_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_14_LC_9_6_5/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__188/I                                LocalMux                       0              2921   1971  FALL       1
I__188/O                                LocalMux                     309              3230   1971  FALL       1
I__190/I                                InMux                          0              3230   1971  FALL       1
I__190/O                                InMux                        217              3447   1971  FALL       1
foo.counter_RNI9NE82_14_LC_8_6_4/in1    LogicCell40_SEQ_MODE_0000      0              3447   1971  FALL       1
foo.counter_RNI9NE82_14_LC_8_6_4/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL      11
I__285/I                                Odrv4                          0              3826   2342  FALL       1
I__285/O                                Odrv4                        372              4198   2342  FALL       1
I__292/I                                LocalMux                       0              4198   2342  FALL       1
I__292/O                                LocalMux                     309              4506   2342  FALL       1
I__298/I                                InMux                          0              4506   2342  FALL       1
I__298/O                                InMux                        217              4724   2342  FALL       1
foo.counter_20_LC_8_8_3/in1             LogicCell40_SEQ_MODE_1000      0              4724   2342  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__248/I                                          ClkMux                         0              2073  RISE       1
I__248/O                                          ClkMux                       309              2381  RISE       1
foo.counter_20_LC_8_8_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_14_LC_9_6_5/lcout
Path End         : foo.counter_8_LC_8_8_4/in0
Capture Clock    : foo.counter_8_LC_8_8_4/clk
Hold Constraint  : 0p
Path slack       : 2343p

Capture Clock Arrival Time (top_module|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                1803
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4724
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__254/I                                          ClkMux                         0              2073  RISE       1
I__254/O                                          ClkMux                       309              2381  RISE       1
foo.counter_14_LC_9_6_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_14_LC_9_6_5/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__188/I                                LocalMux                       0              2921   1971  FALL       1
I__188/O                                LocalMux                     309              3230   1971  FALL       1
I__190/I                                InMux                          0              3230   1971  FALL       1
I__190/O                                InMux                        217              3447   1971  FALL       1
foo.counter_RNI9NE82_14_LC_8_6_4/in1    LogicCell40_SEQ_MODE_0000      0              3447   1971  FALL       1
foo.counter_RNI9NE82_14_LC_8_6_4/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL      11
I__285/I                                Odrv4                          0              3826   2342  FALL       1
I__285/O                                Odrv4                        372              4198   2342  FALL       1
I__292/I                                LocalMux                       0              4198   2342  FALL       1
I__292/O                                LocalMux                     309              4506   2342  FALL       1
I__299/I                                InMux                          0              4506   2342  FALL       1
I__299/O                                InMux                        217              4724   2342  FALL       1
foo.counter_8_LC_8_8_4/in0              LogicCell40_SEQ_MODE_1000      0              4724   2342  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__248/I                                          ClkMux                         0              2073  RISE       1
I__248/O                                          ClkMux                       309              2381  RISE       1
foo.counter_8_LC_8_8_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_20_LC_8_8_3/lcout
Path End         : foo.counter_11_LC_8_6_6/in0
Capture Clock    : foo.counter_11_LC_8_6_6/clk
Hold Constraint  : 0p
Path slack       : 2581p

Capture Clock Arrival Time (top_module|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                2041
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4962
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__248/I                                          ClkMux                         0              2073  RISE       1
I__248/O                                          ClkMux                       309              2381  RISE       1
foo.counter_20_LC_8_8_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_20_LC_8_8_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__311/I                                Odrv4                          0              2921   2013  FALL       1
I__311/O                                Odrv4                        372              3293   2013  FALL       1
I__314/I                                LocalMux                       0              3293   2013  FALL       1
I__314/O                                LocalMux                     309              3602   2013  FALL       1
I__317/I                                InMux                          0              3602   2013  FALL       1
I__317/O                                InMux                        217              3819   2013  FALL       1
foo.counter_RNI08Q71_22_LC_8_5_0/in3    LogicCell40_SEQ_MODE_0000      0              3819   2013  FALL       1
foo.counter_RNI08Q71_22_LC_8_5_0/ltout  LogicCell40_SEQ_MODE_0000    267              4086   2013  RISE       1
I__61/I                                 CascadeMux                     0              4086   2013  RISE       1
I__61/O                                 CascadeMux                     0              4086   2013  RISE       1
foo.counter_RNIALJ44_2_LC_8_5_1/in2     LogicCell40_SEQ_MODE_0000      0              4086   2013  RISE       1
foo.counter_RNIALJ44_2_LC_8_5_1/lcout   LogicCell40_SEQ_MODE_0000    351              4436   2581  FALL      11
I__263/I                                LocalMux                       0              4436   2581  FALL       1
I__263/O                                LocalMux                     309              4745   2581  FALL       1
I__268/I                                InMux                          0              4745   2581  FALL       1
I__268/O                                InMux                        217              4962   2581  FALL       1
foo.counter_11_LC_8_6_6/in0             LogicCell40_SEQ_MODE_1000      0              4962   2581  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__251/I                                          ClkMux                         0              2073  RISE       1
I__251/O                                          ClkMux                       309              2381  RISE       1
foo.counter_11_LC_8_6_6/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_20_LC_8_8_3/lcout
Path End         : foo.enable_LC_7_6_0/in1
Capture Clock    : foo.enable_LC_7_6_0/clk
Hold Constraint  : 0p
Path slack       : 2581p

Capture Clock Arrival Time (top_module|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                2041
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4962
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__248/I                                          ClkMux                         0              2073  RISE       1
I__248/O                                          ClkMux                       309              2381  RISE       1
foo.counter_20_LC_8_8_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_20_LC_8_8_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__311/I                                Odrv4                          0              2921   2013  FALL       1
I__311/O                                Odrv4                        372              3293   2013  FALL       1
I__314/I                                LocalMux                       0              3293   2013  FALL       1
I__314/O                                LocalMux                     309              3602   2013  FALL       1
I__317/I                                InMux                          0              3602   2013  FALL       1
I__317/O                                InMux                        217              3819   2013  FALL       1
foo.counter_RNI08Q71_22_LC_8_5_0/in3    LogicCell40_SEQ_MODE_0000      0              3819   2013  FALL       1
foo.counter_RNI08Q71_22_LC_8_5_0/ltout  LogicCell40_SEQ_MODE_0000    267              4086   2013  RISE       1
I__61/I                                 CascadeMux                     0              4086   2013  RISE       1
I__61/O                                 CascadeMux                     0              4086   2013  RISE       1
foo.counter_RNIALJ44_2_LC_8_5_1/in2     LogicCell40_SEQ_MODE_0000      0              4086   2013  RISE       1
foo.counter_RNIALJ44_2_LC_8_5_1/lcout   LogicCell40_SEQ_MODE_0000    351              4436   2581  FALL      11
I__266/I                                LocalMux                       0              4436   2581  FALL       1
I__266/O                                LocalMux                     309              4745   2581  FALL       1
I__273/I                                InMux                          0              4745   2581  FALL       1
I__273/O                                InMux                        217              4962   2581  FALL       1
foo.enable_LC_7_6_0/in1                 LogicCell40_SEQ_MODE_1000      0              4962   2581  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__249/I                                          ClkMux                         0              2073  RISE       1
I__249/O                                          ClkMux                       309              2381  RISE       1
foo.enable_LC_7_6_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_20_LC_8_8_3/lcout
Path End         : foo.counter_7_LC_8_6_0/in0
Capture Clock    : foo.counter_7_LC_8_6_0/clk
Hold Constraint  : 0p
Path slack       : 2581p

Capture Clock Arrival Time (top_module|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                2041
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4962
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__248/I                                          ClkMux                         0              2073  RISE       1
I__248/O                                          ClkMux                       309              2381  RISE       1
foo.counter_20_LC_8_8_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_20_LC_8_8_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__311/I                                Odrv4                          0              2921   2013  FALL       1
I__311/O                                Odrv4                        372              3293   2013  FALL       1
I__314/I                                LocalMux                       0              3293   2013  FALL       1
I__314/O                                LocalMux                     309              3602   2013  FALL       1
I__317/I                                InMux                          0              3602   2013  FALL       1
I__317/O                                InMux                        217              3819   2013  FALL       1
foo.counter_RNI08Q71_22_LC_8_5_0/in3    LogicCell40_SEQ_MODE_0000      0              3819   2013  FALL       1
foo.counter_RNI08Q71_22_LC_8_5_0/ltout  LogicCell40_SEQ_MODE_0000    267              4086   2013  RISE       1
I__61/I                                 CascadeMux                     0              4086   2013  RISE       1
I__61/O                                 CascadeMux                     0              4086   2013  RISE       1
foo.counter_RNIALJ44_2_LC_8_5_1/in2     LogicCell40_SEQ_MODE_0000      0              4086   2013  RISE       1
foo.counter_RNIALJ44_2_LC_8_5_1/lcout   LogicCell40_SEQ_MODE_0000    351              4436   2581  FALL      11
I__263/I                                LocalMux                       0              4436   2581  FALL       1
I__263/O                                LocalMux                     309              4745   2581  FALL       1
I__269/I                                InMux                          0              4745   2581  FALL       1
I__269/O                                InMux                        217              4962   2581  FALL       1
foo.counter_7_LC_8_6_0/in0              LogicCell40_SEQ_MODE_1000      0              4962   2581  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__251/I                                          ClkMux                         0              2073  RISE       1
I__251/O                                          ClkMux                       309              2381  RISE       1
foo.counter_7_LC_8_6_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_20_LC_8_8_3/lcout
Path End         : foo.counter_15_LC_8_6_7/in3
Capture Clock    : foo.counter_15_LC_8_6_7/clk
Hold Constraint  : 0p
Path slack       : 2581p

Capture Clock Arrival Time (top_module|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                2041
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    4962
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__248/I                                          ClkMux                         0              2073  RISE       1
I__248/O                                          ClkMux                       309              2381  RISE       1
foo.counter_20_LC_8_8_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_20_LC_8_8_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__311/I                                Odrv4                          0              2921   2013  FALL       1
I__311/O                                Odrv4                        372              3293   2013  FALL       1
I__314/I                                LocalMux                       0              3293   2013  FALL       1
I__314/O                                LocalMux                     309              3602   2013  FALL       1
I__317/I                                InMux                          0              3602   2013  FALL       1
I__317/O                                InMux                        217              3819   2013  FALL       1
foo.counter_RNI08Q71_22_LC_8_5_0/in3    LogicCell40_SEQ_MODE_0000      0              3819   2013  FALL       1
foo.counter_RNI08Q71_22_LC_8_5_0/ltout  LogicCell40_SEQ_MODE_0000    267              4086   2013  RISE       1
I__61/I                                 CascadeMux                     0              4086   2013  RISE       1
I__61/O                                 CascadeMux                     0              4086   2013  RISE       1
foo.counter_RNIALJ44_2_LC_8_5_1/in2     LogicCell40_SEQ_MODE_0000      0              4086   2013  RISE       1
foo.counter_RNIALJ44_2_LC_8_5_1/lcout   LogicCell40_SEQ_MODE_0000    351              4436   2581  FALL      11
I__263/I                                LocalMux                       0              4436   2581  FALL       1
I__263/O                                LocalMux                     309              4745   2581  FALL       1
I__270/I                                InMux                          0              4745   2581  FALL       1
I__270/O                                InMux                        217              4962   2581  FALL       1
foo.counter_15_LC_8_6_7/in3             LogicCell40_SEQ_MODE_1000      0              4962   2581  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__251/I                                          ClkMux                         0              2073  RISE       1
I__251/O                                          ClkMux                       309              2381  RISE       1
foo.counter_15_LC_8_6_7/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_15_LC_8_6_7/lcout
Path End         : foo.counter_17_LC_8_8_1/in1
Capture Clock    : foo.counter_17_LC_8_8_1/clk
Hold Constraint  : 0p
Path slack       : 2623p

Capture Clock Arrival Time (top_module|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                2083
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5004
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__251/I                                          ClkMux                         0              2073  RISE       1
I__251/O                                          ClkMux                       309              2381  RISE       1
foo.counter_15_LC_8_6_7/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_15_LC_8_6_7/lcout                         LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__180/I                                              LocalMux                       0              2921   1915  FALL       1
I__180/O                                              LocalMux                     309              3230   1915  FALL       1
I__183/I                                              InMux                          0              3230   1915  FALL       1
I__183/O                                              InMux                        217              3447   1915  FALL       1
foo.un5_counter_cry_14_THRU_LUT4_0_LC_9_6_6/in1       LogicCell40_SEQ_MODE_0000      0              3447   1915  FALL       1
foo.un5_counter_cry_14_THRU_LUT4_0_LC_9_6_6/carryout  LogicCell40_SEQ_MODE_0000    245              3693   1915  FALL       2
foo.un5_counter_cry_15_THRU_LUT4_0_LC_9_6_7/carryin   LogicCell40_SEQ_MODE_0000      0              3693   1915  FALL       1
foo.un5_counter_cry_15_THRU_LUT4_0_LC_9_6_7/carryout  LogicCell40_SEQ_MODE_0000    105              3798   1915  FALL       1
IN_MUX_bfv_9_7_0_/carryinitin                         ICE_CARRY_IN_MUX               0              3798   1915  FALL       1
IN_MUX_bfv_9_7_0_/carryinitout                        ICE_CARRY_IN_MUX             175              3973   1915  FALL       2
I__334/I                                              InMux                          0              3973   2623  FALL       1
I__334/O                                              InMux                        217              4191   2623  FALL       1
foo.un5_counter_cry_16_THRU_LUT4_0_LC_9_7_0/in3       LogicCell40_SEQ_MODE_0000      0              4191   2623  FALL       1
foo.un5_counter_cry_16_THRU_LUT4_0_LC_9_7_0/lcout     LogicCell40_SEQ_MODE_0000    288              4478   2623  FALL       1
I__335/I                                              LocalMux                       0              4478   2623  FALL       1
I__335/O                                              LocalMux                     309              4787   2623  FALL       1
I__336/I                                              InMux                          0              4787   2623  FALL       1
I__336/O                                              InMux                        217              5004   2623  FALL       1
foo.counter_17_LC_8_8_1/in1                           LogicCell40_SEQ_MODE_1000      0              5004   2623  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__248/I                                          ClkMux                         0              2073  RISE       1
I__248/O                                          ClkMux                       309              2381  RISE       1
foo.counter_17_LC_8_8_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_7_LC_8_6_0/lcout
Path End         : foo.counter_8_LC_8_8_4/in1
Capture Clock    : foo.counter_8_LC_8_8_4/clk
Hold Constraint  : 0p
Path slack       : 2715p

Capture Clock Arrival Time (top_module|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                2175
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5096
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__251/I                                          ClkMux                         0              2073  RISE       1
I__251/O                                          ClkMux                       309              2381  RISE       1
foo.counter_7_LC_8_6_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_7_LC_8_6_0/lcout                         LogicCell40_SEQ_MODE_1000    540              2921   1753  FALL       3
I__127/I                                             LocalMux                       0              2921   1809  FALL       1
I__127/O                                             LocalMux                     309              3230   1809  FALL       1
I__130/I                                             InMux                          0              3230   1809  FALL       1
I__130/O                                             InMux                        217              3447   1809  FALL       1
foo.un5_counter_cry_6_THRU_LUT4_0_LC_9_5_6/in1       LogicCell40_SEQ_MODE_0000      0              3447   1809  FALL       1
foo.un5_counter_cry_6_THRU_LUT4_0_LC_9_5_6/carryout  LogicCell40_SEQ_MODE_0000    245              3693   1809  FALL       2
I__225/I                                             InMux                          0              3693   2714  FALL       1
I__225/O                                             InMux                        217              3910   2714  FALL       1
foo.un5_counter_cry_7_THRU_LUT4_0_LC_9_5_7/in3       LogicCell40_SEQ_MODE_0000      0              3910   2714  FALL       1
foo.un5_counter_cry_7_THRU_LUT4_0_LC_9_5_7/lcout     LogicCell40_SEQ_MODE_0000    288              4198   2714  FALL       1
I__226/I                                             Odrv4                          0              4198   2714  FALL       1
I__226/O                                             Odrv4                        372              4570   2714  FALL       1
I__227/I                                             LocalMux                       0              4570   2714  FALL       1
I__227/O                                             LocalMux                     309              4878   2714  FALL       1
I__228/I                                             InMux                          0              4878   2714  FALL       1
I__228/O                                             InMux                        217              5096   2714  FALL       1
foo.counter_8_LC_8_8_4/in1                           LogicCell40_SEQ_MODE_1000      0              5096   2714  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__248/I                                          ClkMux                         0              2073  RISE       1
I__248/O                                          ClkMux                       309              2381  RISE       1
foo.counter_8_LC_8_8_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_15_LC_8_6_7/lcout
Path End         : foo.counter_16_LC_8_8_0/in1
Capture Clock    : foo.counter_16_LC_8_8_0/clk
Hold Constraint  : 0p
Path slack       : 2715p

Capture Clock Arrival Time (top_module|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                2175
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5096
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__251/I                                          ClkMux                         0              2073  RISE       1
I__251/O                                          ClkMux                       309              2381  RISE       1
foo.counter_15_LC_8_6_7/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_15_LC_8_6_7/lcout                         LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__180/I                                              LocalMux                       0              2921   1915  FALL       1
I__180/O                                              LocalMux                     309              3230   1915  FALL       1
I__183/I                                              InMux                          0              3230   1915  FALL       1
I__183/O                                              InMux                        217              3447   1915  FALL       1
foo.un5_counter_cry_14_THRU_LUT4_0_LC_9_6_6/in1       LogicCell40_SEQ_MODE_0000      0              3447   1915  FALL       1
foo.un5_counter_cry_14_THRU_LUT4_0_LC_9_6_6/carryout  LogicCell40_SEQ_MODE_0000    245              3693   1915  FALL       2
I__345/I                                              InMux                          0              3693   2714  FALL       1
I__345/O                                              InMux                        217              3910   2714  FALL       1
foo.un5_counter_cry_15_THRU_LUT4_0_LC_9_6_7/in3       LogicCell40_SEQ_MODE_0000      0              3910   2714  FALL       1
foo.un5_counter_cry_15_THRU_LUT4_0_LC_9_6_7/lcout     LogicCell40_SEQ_MODE_0000    288              4198   2714  FALL       1
I__346/I                                              Odrv4                          0              4198   2714  FALL       1
I__346/O                                              Odrv4                        372              4570   2714  FALL       1
I__347/I                                              LocalMux                       0              4570   2714  FALL       1
I__347/O                                              LocalMux                     309              4878   2714  FALL       1
I__348/I                                              InMux                          0              4878   2714  FALL       1
I__348/O                                              InMux                        217              5096   2714  FALL       1
foo.counter_16_LC_8_8_0/in1                           LogicCell40_SEQ_MODE_1000      0              5096   2714  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__248/I                                          ClkMux                         0              2073  RISE       1
I__248/O                                          ClkMux                       309              2381  RISE       1
foo.counter_16_LC_8_8_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_20_LC_8_8_3/lcout
Path End         : foo.counter_22_LC_9_7_5/in2
Capture Clock    : foo.counter_22_LC_9_7_5/clk
Hold Constraint  : 0p
Path slack       : 2953p

Capture Clock Arrival Time (top_module|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                2413
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5334
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__248/I                                          ClkMux                         0              2073  RISE       1
I__248/O                                          ClkMux                       309              2381  RISE       1
foo.counter_20_LC_8_8_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_20_LC_8_8_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__311/I                                Odrv4                          0              2921   2013  FALL       1
I__311/O                                Odrv4                        372              3293   2013  FALL       1
I__314/I                                LocalMux                       0              3293   2013  FALL       1
I__314/O                                LocalMux                     309              3602   2013  FALL       1
I__317/I                                InMux                          0              3602   2013  FALL       1
I__317/O                                InMux                        217              3819   2013  FALL       1
foo.counter_RNI08Q71_22_LC_8_5_0/in3    LogicCell40_SEQ_MODE_0000      0              3819   2013  FALL       1
foo.counter_RNI08Q71_22_LC_8_5_0/ltout  LogicCell40_SEQ_MODE_0000    267              4086   2013  RISE       1
I__61/I                                 CascadeMux                     0              4086   2013  RISE       1
I__61/O                                 CascadeMux                     0              4086   2013  RISE       1
foo.counter_RNIALJ44_2_LC_8_5_1/in2     LogicCell40_SEQ_MODE_0000      0              4086   2013  RISE       1
foo.counter_RNIALJ44_2_LC_8_5_1/lcout   LogicCell40_SEQ_MODE_0000    351              4436   2581  FALL      11
I__265/I                                Odrv4                          0              4436   2953  FALL       1
I__265/O                                Odrv4                        372              4808   2953  FALL       1
I__272/I                                LocalMux                       0              4808   2953  FALL       1
I__272/O                                LocalMux                     309              5117   2953  FALL       1
I__279/I                                InMux                          0              5117   2953  FALL       1
I__279/O                                InMux                        217              5334   2953  FALL       1
I__280/I                                CascadeMux                     0              5334   2953  FALL       1
I__280/O                                CascadeMux                     0              5334   2953  FALL       1
foo.counter_22_LC_9_7_5/in2             LogicCell40_SEQ_MODE_1000      0              5334   2953  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__252/I                                          ClkMux                         0              2073  RISE       1
I__252/O                                          ClkMux                       309              2381  RISE       1
foo.counter_22_LC_9_7_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.enable_LC_7_6_0/lcout
Path End         : bar.leds_3_LC_8_7_3/ce
Capture Clock    : bar.leds_3_LC_8_7_3/clk
Hold Constraint  : 0p
Path slack       : 3051p

Capture Clock Arrival Time (top_module|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                2511
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5432
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__249/I                                          ClkMux                         0              2073  RISE       1
I__249/O                                          ClkMux                       309              2381  RISE       1
foo.enable_LC_7_6_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.enable_LC_7_6_0/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__63/I                             LocalMux                       0              2921   3051  FALL       1
I__63/O                             LocalMux                     309              3230   3051  FALL       1
I__65/I                             InMux                          0              3230   3051  FALL       1
I__65/O                             InMux                        217              3447   3051  FALL       1
foo.enable_RNIKS5P6_LC_8_6_5/in1    LogicCell40_SEQ_MODE_0000      0              3447   3051  FALL       1
foo.enable_RNIKS5P6_LC_8_6_5/lcout  LogicCell40_SEQ_MODE_0000    379              3826   3051  FALL       4
I__92/I                             Odrv4                          0              3826   3051  FALL       1
I__92/O                             Odrv4                        372              4198   3051  FALL       1
I__93/I                             Span4Mux_v                     0              4198   3051  FALL       1
I__93/O                             Span4Mux_v                   372              4570   3051  FALL       1
I__94/I                             LocalMux                       0              4570   3051  FALL       1
I__94/O                             LocalMux                     309              4878   3051  FALL       1
I__95/I                             CEMux                          0              4878   3051  FALL       1
I__95/O                             CEMux                        554              5432   3051  FALL       1
bar.leds_3_LC_8_7_3/ce              LogicCell40_SEQ_MODE_1010      0              5432   3051  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__250/I                                          ClkMux                         0              2073  RISE       1
I__250/O                                          ClkMux                       309              2381  RISE       1
bar.leds_3_LC_8_7_3/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.enable_LC_7_6_0/lcout
Path End         : bar.leds_2_LC_8_7_2/ce
Capture Clock    : bar.leds_2_LC_8_7_2/clk
Hold Constraint  : 0p
Path slack       : 3051p

Capture Clock Arrival Time (top_module|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                2511
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5432
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__249/I                                          ClkMux                         0              2073  RISE       1
I__249/O                                          ClkMux                       309              2381  RISE       1
foo.enable_LC_7_6_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.enable_LC_7_6_0/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__63/I                             LocalMux                       0              2921   3051  FALL       1
I__63/O                             LocalMux                     309              3230   3051  FALL       1
I__65/I                             InMux                          0              3230   3051  FALL       1
I__65/O                             InMux                        217              3447   3051  FALL       1
foo.enable_RNIKS5P6_LC_8_6_5/in1    LogicCell40_SEQ_MODE_0000      0              3447   3051  FALL       1
foo.enable_RNIKS5P6_LC_8_6_5/lcout  LogicCell40_SEQ_MODE_0000    379              3826   3051  FALL       4
I__92/I                             Odrv4                          0              3826   3051  FALL       1
I__92/O                             Odrv4                        372              4198   3051  FALL       1
I__93/I                             Span4Mux_v                     0              4198   3051  FALL       1
I__93/O                             Span4Mux_v                   372              4570   3051  FALL       1
I__94/I                             LocalMux                       0              4570   3051  FALL       1
I__94/O                             LocalMux                     309              4878   3051  FALL       1
I__95/I                             CEMux                          0              4878   3051  FALL       1
I__95/O                             CEMux                        554              5432   3051  FALL       1
bar.leds_2_LC_8_7_2/ce              LogicCell40_SEQ_MODE_1010      0              5432   3051  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__250/I                                          ClkMux                         0              2073  RISE       1
I__250/O                                          ClkMux                       309              2381  RISE       1
bar.leds_2_LC_8_7_2/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.enable_LC_7_6_0/lcout
Path End         : bar.leds_1_LC_8_7_1/ce
Capture Clock    : bar.leds_1_LC_8_7_1/clk
Hold Constraint  : 0p
Path slack       : 3051p

Capture Clock Arrival Time (top_module|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                2511
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5432
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__249/I                                          ClkMux                         0              2073  RISE       1
I__249/O                                          ClkMux                       309              2381  RISE       1
foo.enable_LC_7_6_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.enable_LC_7_6_0/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__63/I                             LocalMux                       0              2921   3051  FALL       1
I__63/O                             LocalMux                     309              3230   3051  FALL       1
I__65/I                             InMux                          0              3230   3051  FALL       1
I__65/O                             InMux                        217              3447   3051  FALL       1
foo.enable_RNIKS5P6_LC_8_6_5/in1    LogicCell40_SEQ_MODE_0000      0              3447   3051  FALL       1
foo.enable_RNIKS5P6_LC_8_6_5/lcout  LogicCell40_SEQ_MODE_0000    379              3826   3051  FALL       4
I__92/I                             Odrv4                          0              3826   3051  FALL       1
I__92/O                             Odrv4                        372              4198   3051  FALL       1
I__93/I                             Span4Mux_v                     0              4198   3051  FALL       1
I__93/O                             Span4Mux_v                   372              4570   3051  FALL       1
I__94/I                             LocalMux                       0              4570   3051  FALL       1
I__94/O                             LocalMux                     309              4878   3051  FALL       1
I__95/I                             CEMux                          0              4878   3051  FALL       1
I__95/O                             CEMux                        554              5432   3051  FALL       1
bar.leds_1_LC_8_7_1/ce              LogicCell40_SEQ_MODE_1010      0              5432   3051  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__250/I                                          ClkMux                         0              2073  RISE       1
I__250/O                                          ClkMux                       309              2381  RISE       1
bar.leds_1_LC_8_7_1/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.enable_LC_7_6_0/lcout
Path End         : bar.leds_0_LC_8_7_0/ce
Capture Clock    : bar.leds_0_LC_8_7_0/clk
Hold Constraint  : 0p
Path slack       : 3051p

Capture Clock Arrival Time (top_module|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                2511
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5432
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__249/I                                          ClkMux                         0              2073  RISE       1
I__249/O                                          ClkMux                       309              2381  RISE       1
foo.enable_LC_7_6_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.enable_LC_7_6_0/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__63/I                             LocalMux                       0              2921   3051  FALL       1
I__63/O                             LocalMux                     309              3230   3051  FALL       1
I__65/I                             InMux                          0              3230   3051  FALL       1
I__65/O                             InMux                        217              3447   3051  FALL       1
foo.enable_RNIKS5P6_LC_8_6_5/in1    LogicCell40_SEQ_MODE_0000      0              3447   3051  FALL       1
foo.enable_RNIKS5P6_LC_8_6_5/lcout  LogicCell40_SEQ_MODE_0000    379              3826   3051  FALL       4
I__92/I                             Odrv4                          0              3826   3051  FALL       1
I__92/O                             Odrv4                        372              4198   3051  FALL       1
I__93/I                             Span4Mux_v                     0              4198   3051  FALL       1
I__93/O                             Span4Mux_v                   372              4570   3051  FALL       1
I__94/I                             LocalMux                       0              4570   3051  FALL       1
I__94/O                             LocalMux                     309              4878   3051  FALL       1
I__95/I                             CEMux                          0              4878   3051  FALL       1
I__95/O                             CEMux                        554              5432   3051  FALL       1
bar.leds_0_LC_8_7_0/ce              LogicCell40_SEQ_MODE_1011      0              5432   3051  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__250/I                                          ClkMux                         0              2073  RISE       1
I__250/O                                          ClkMux                       309              2381  RISE       1
bar.leds_0_LC_8_7_0/clk                           LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_20_LC_8_8_3/lcout
Path End         : foo.counter_17_LC_8_8_1/in0
Capture Clock    : foo.counter_17_LC_8_8_1/clk
Hold Constraint  : 0p
Path slack       : 3121p

Capture Clock Arrival Time (top_module|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                2581
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5502
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__248/I                                          ClkMux                         0              2073  RISE       1
I__248/O                                          ClkMux                       309              2381  RISE       1
foo.counter_20_LC_8_8_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_20_LC_8_8_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__311/I                                Odrv4                          0              2921   2013  FALL       1
I__311/O                                Odrv4                        372              3293   2013  FALL       1
I__314/I                                LocalMux                       0              3293   2013  FALL       1
I__314/O                                LocalMux                     309              3602   2013  FALL       1
I__317/I                                InMux                          0              3602   2013  FALL       1
I__317/O                                InMux                        217              3819   2013  FALL       1
foo.counter_RNI08Q71_22_LC_8_5_0/in3    LogicCell40_SEQ_MODE_0000      0              3819   2013  FALL       1
foo.counter_RNI08Q71_22_LC_8_5_0/ltout  LogicCell40_SEQ_MODE_0000    267              4086   2013  RISE       1
I__61/I                                 CascadeMux                     0              4086   2013  RISE       1
I__61/O                                 CascadeMux                     0              4086   2013  RISE       1
foo.counter_RNIALJ44_2_LC_8_5_1/in2     LogicCell40_SEQ_MODE_0000      0              4086   2013  RISE       1
foo.counter_RNIALJ44_2_LC_8_5_1/lcout   LogicCell40_SEQ_MODE_0000    351              4436   2581  FALL      11
I__264/I                                Odrv12                         0              4436   3121  FALL       1
I__264/O                                Odrv12                       540              4976   3121  FALL       1
I__271/I                                LocalMux                       0              4976   3121  FALL       1
I__271/O                                LocalMux                     309              5285   3121  FALL       1
I__274/I                                InMux                          0              5285   3121  FALL       1
I__274/O                                InMux                        217              5502   3121  FALL       1
foo.counter_17_LC_8_8_1/in0             LogicCell40_SEQ_MODE_1000      0              5502   3121  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__248/I                                          ClkMux                         0              2073  RISE       1
I__248/O                                          ClkMux                       309              2381  RISE       1
foo.counter_17_LC_8_8_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_20_LC_8_8_3/lcout
Path End         : foo.counter_20_LC_8_8_3/in0
Capture Clock    : foo.counter_20_LC_8_8_3/clk
Hold Constraint  : 0p
Path slack       : 3121p

Capture Clock Arrival Time (top_module|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                2581
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5502
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__248/I                                          ClkMux                         0              2073  RISE       1
I__248/O                                          ClkMux                       309              2381  RISE       1
foo.counter_20_LC_8_8_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_20_LC_8_8_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__311/I                                Odrv4                          0              2921   2013  FALL       1
I__311/O                                Odrv4                        372              3293   2013  FALL       1
I__314/I                                LocalMux                       0              3293   2013  FALL       1
I__314/O                                LocalMux                     309              3602   2013  FALL       1
I__317/I                                InMux                          0              3602   2013  FALL       1
I__317/O                                InMux                        217              3819   2013  FALL       1
foo.counter_RNI08Q71_22_LC_8_5_0/in3    LogicCell40_SEQ_MODE_0000      0              3819   2013  FALL       1
foo.counter_RNI08Q71_22_LC_8_5_0/ltout  LogicCell40_SEQ_MODE_0000    267              4086   2013  RISE       1
I__61/I                                 CascadeMux                     0              4086   2013  RISE       1
I__61/O                                 CascadeMux                     0              4086   2013  RISE       1
foo.counter_RNIALJ44_2_LC_8_5_1/in2     LogicCell40_SEQ_MODE_0000      0              4086   2013  RISE       1
foo.counter_RNIALJ44_2_LC_8_5_1/lcout   LogicCell40_SEQ_MODE_0000    351              4436   2581  FALL      11
I__264/I                                Odrv12                         0              4436   3121  FALL       1
I__264/O                                Odrv12                       540              4976   3121  FALL       1
I__271/I                                LocalMux                       0              4976   3121  FALL       1
I__271/O                                LocalMux                     309              5285   3121  FALL       1
I__275/I                                InMux                          0              5285   3121  FALL       1
I__275/O                                InMux                        217              5502   3121  FALL       1
foo.counter_20_LC_8_8_3/in0             LogicCell40_SEQ_MODE_1000      0              5502   3121  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__248/I                                          ClkMux                         0              2073  RISE       1
I__248/O                                          ClkMux                       309              2381  RISE       1
foo.counter_20_LC_8_8_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_20_LC_8_8_3/lcout
Path End         : foo.counter_16_LC_8_8_0/in3
Capture Clock    : foo.counter_16_LC_8_8_0/clk
Hold Constraint  : 0p
Path slack       : 3121p

Capture Clock Arrival Time (top_module|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                2581
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5502
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__248/I                                          ClkMux                         0              2073  RISE       1
I__248/O                                          ClkMux                       309              2381  RISE       1
foo.counter_20_LC_8_8_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_20_LC_8_8_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__311/I                                Odrv4                          0              2921   2013  FALL       1
I__311/O                                Odrv4                        372              3293   2013  FALL       1
I__314/I                                LocalMux                       0              3293   2013  FALL       1
I__314/O                                LocalMux                     309              3602   2013  FALL       1
I__317/I                                InMux                          0              3602   2013  FALL       1
I__317/O                                InMux                        217              3819   2013  FALL       1
foo.counter_RNI08Q71_22_LC_8_5_0/in3    LogicCell40_SEQ_MODE_0000      0              3819   2013  FALL       1
foo.counter_RNI08Q71_22_LC_8_5_0/ltout  LogicCell40_SEQ_MODE_0000    267              4086   2013  RISE       1
I__61/I                                 CascadeMux                     0              4086   2013  RISE       1
I__61/O                                 CascadeMux                     0              4086   2013  RISE       1
foo.counter_RNIALJ44_2_LC_8_5_1/in2     LogicCell40_SEQ_MODE_0000      0              4086   2013  RISE       1
foo.counter_RNIALJ44_2_LC_8_5_1/lcout   LogicCell40_SEQ_MODE_0000    351              4436   2581  FALL      11
I__264/I                                Odrv12                         0              4436   3121  FALL       1
I__264/O                                Odrv12                       540              4976   3121  FALL       1
I__271/I                                LocalMux                       0              4976   3121  FALL       1
I__271/O                                LocalMux                     309              5285   3121  FALL       1
I__276/I                                InMux                          0              5285   3121  FALL       1
I__276/O                                InMux                        217              5502   3121  FALL       1
foo.counter_16_LC_8_8_0/in3             LogicCell40_SEQ_MODE_1000      0              5502   3121  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__248/I                                          ClkMux                         0              2073  RISE       1
I__248/O                                          ClkMux                       309              2381  RISE       1
foo.counter_16_LC_8_8_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_20_LC_8_8_3/lcout
Path End         : foo.counter_19_LC_8_8_2/in3
Capture Clock    : foo.counter_19_LC_8_8_2/clk
Hold Constraint  : 0p
Path slack       : 3121p

Capture Clock Arrival Time (top_module|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                2581
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5502
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__248/I                                          ClkMux                         0              2073  RISE       1
I__248/O                                          ClkMux                       309              2381  RISE       1
foo.counter_20_LC_8_8_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_20_LC_8_8_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__311/I                                Odrv4                          0              2921   2013  FALL       1
I__311/O                                Odrv4                        372              3293   2013  FALL       1
I__314/I                                LocalMux                       0              3293   2013  FALL       1
I__314/O                                LocalMux                     309              3602   2013  FALL       1
I__317/I                                InMux                          0              3602   2013  FALL       1
I__317/O                                InMux                        217              3819   2013  FALL       1
foo.counter_RNI08Q71_22_LC_8_5_0/in3    LogicCell40_SEQ_MODE_0000      0              3819   2013  FALL       1
foo.counter_RNI08Q71_22_LC_8_5_0/ltout  LogicCell40_SEQ_MODE_0000    267              4086   2013  RISE       1
I__61/I                                 CascadeMux                     0              4086   2013  RISE       1
I__61/O                                 CascadeMux                     0              4086   2013  RISE       1
foo.counter_RNIALJ44_2_LC_8_5_1/in2     LogicCell40_SEQ_MODE_0000      0              4086   2013  RISE       1
foo.counter_RNIALJ44_2_LC_8_5_1/lcout   LogicCell40_SEQ_MODE_0000    351              4436   2581  FALL      11
I__264/I                                Odrv12                         0              4436   3121  FALL       1
I__264/O                                Odrv12                       540              4976   3121  FALL       1
I__271/I                                LocalMux                       0              4976   3121  FALL       1
I__271/O                                LocalMux                     309              5285   3121  FALL       1
I__277/I                                InMux                          0              5285   3121  FALL       1
I__277/O                                InMux                        217              5502   3121  FALL       1
foo.counter_19_LC_8_8_2/in3             LogicCell40_SEQ_MODE_1000      0              5502   3121  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__248/I                                          ClkMux                         0              2073  RISE       1
I__248/O                                          ClkMux                       309              2381  RISE       1
foo.counter_19_LC_8_8_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : foo.counter_20_LC_8_8_3/lcout
Path End         : foo.counter_8_LC_8_8_4/in3
Capture Clock    : foo.counter_8_LC_8_8_4/clk
Hold Constraint  : 0p
Path slack       : 3121p

Capture Clock Arrival Time (top_module|clk:R#1)      0
+ Capture Clock Source Latency                       0
+ Capture Clock Path Delay                        2381
- Setup Time                                         0
-----------------------------------------------   ---- 
End-of-path required time (ps)                    2381

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                2581
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    5502
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__248/I                                          ClkMux                         0              2073  RISE       1
I__248/O                                          ClkMux                       309              2381  RISE       1
foo.counter_20_LC_8_8_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
foo.counter_20_LC_8_8_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__311/I                                Odrv4                          0              2921   2013  FALL       1
I__311/O                                Odrv4                        372              3293   2013  FALL       1
I__314/I                                LocalMux                       0              3293   2013  FALL       1
I__314/O                                LocalMux                     309              3602   2013  FALL       1
I__317/I                                InMux                          0              3602   2013  FALL       1
I__317/O                                InMux                        217              3819   2013  FALL       1
foo.counter_RNI08Q71_22_LC_8_5_0/in3    LogicCell40_SEQ_MODE_0000      0              3819   2013  FALL       1
foo.counter_RNI08Q71_22_LC_8_5_0/ltout  LogicCell40_SEQ_MODE_0000    267              4086   2013  RISE       1
I__61/I                                 CascadeMux                     0              4086   2013  RISE       1
I__61/O                                 CascadeMux                     0              4086   2013  RISE       1
foo.counter_RNIALJ44_2_LC_8_5_1/in2     LogicCell40_SEQ_MODE_0000      0              4086   2013  RISE       1
foo.counter_RNIALJ44_2_LC_8_5_1/lcout   LogicCell40_SEQ_MODE_0000    351              4436   2581  FALL      11
I__264/I                                Odrv12                         0              4436   3121  FALL       1
I__264/O                                Odrv12                       540              4976   3121  FALL       1
I__271/I                                LocalMux                       0              4976   3121  FALL       1
I__271/O                                LocalMux                     309              5285   3121  FALL       1
I__278/I                                InMux                          0              5285   3121  FALL       1
I__278/O                                InMux                        217              5502   3121  FALL       1
foo.counter_8_LC_8_8_4/in3              LogicCell40_SEQ_MODE_1000      0              5502   3121  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__248/I                                          ClkMux                         0              2073  RISE       1
I__248/O                                          ClkMux                       309              2381  RISE       1
foo.counter_8_LC_8_8_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : foo.enable_LC_7_6_0/in2
Capture Clock    : foo.enable_LC_7_6_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top_module|clk:R#1)    -INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
-----------------------------------------------   ----- 
End-of-path required time (ps)                     -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2558
---------------------------------------   ---- 
End-of-path arrival time (ps)             2558
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                           top_module                     0                 0   +INF  RISE       1
reset_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
reset_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__76/I                         Odrv4                          0               973   +INF  FALL       1
I__76/O                         Odrv4                        372              1345   +INF  FALL       1
I__77/I                         Span4Mux_v                     0              1345   +INF  FALL       1
I__77/O                         Span4Mux_v                   372              1716   +INF  FALL       1
I__78/I                         Span4Mux_h                     0              1716   +INF  FALL       1
I__78/O                         Span4Mux_h                   316              2032   +INF  FALL       1
I__80/I                         LocalMux                       0              2032   +INF  FALL       1
I__80/O                         LocalMux                     309              2341   +INF  FALL       1
I__84/I                         InMux                          0              2341   +INF  FALL       1
I__84/O                         InMux                        217              2558   +INF  FALL       1
I__88/I                         CascadeMux                     0              2558   +INF  FALL       1
I__88/O                         CascadeMux                     0              2558   +INF  FALL       1
foo.enable_LC_7_6_0/in2         LogicCell40_SEQ_MODE_1000      0              2558   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__249/I                                          ClkMux                         0              2073  RISE       1
I__249/O                                          ClkMux                       309              2381  RISE       1
foo.enable_LC_7_6_0/clk                           LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : bar.leds_3_LC_8_7_3/sr
Capture Clock    : bar.leds_3_LC_8_7_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top_module|clk:R#1)    -INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
-----------------------------------------------   ----- 
End-of-path required time (ps)                     -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3020
---------------------------------------   ---- 
End-of-path arrival time (ps)             3020
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                           top_module                     0                 0   +INF  FALL       1
reset_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
reset_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
reset_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
reset_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__76/I                         Odrv4                          0               923   +INF  FALL       1
I__76/O                         Odrv4                        372              1295   +INF  FALL       1
I__77/I                         Span4Mux_v                     0              1295   +INF  FALL       1
I__77/O                         Span4Mux_v                   372              1666   +INF  FALL       1
I__78/I                         Span4Mux_h                     0              1666   +INF  FALL       1
I__78/O                         Span4Mux_h                   316              1982   +INF  FALL       1
I__82/I                         Span4Mux_v                     0              1982   +INF  FALL       1
I__82/O                         Span4Mux_v                   372              2354   +INF  FALL       1
I__86/I                         LocalMux                       0              2354   +INF  FALL       1
I__86/O                         LocalMux                     309              2662   +INF  FALL       1
I__90/I                         SRMux                          0              2662   +INF  FALL       1
I__90/O                         SRMux                        358              3020   +INF  FALL       1
bar.leds_3_LC_8_7_3/sr          LogicCell40_SEQ_MODE_1010      0              3020   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__250/I                                          ClkMux                         0              2073  RISE       1
I__250/O                                          ClkMux                       309              2381  RISE       1
bar.leds_3_LC_8_7_3/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : bar.leds_3_LC_8_7_3/lcout
Path End         : leds[3]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                5791
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    8712
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__250/I                                          ClkMux                         0              2073  RISE       1
I__250/O                                          ClkMux                       309              2381  RISE       1
bar.leds_3_LC_8_7_3/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
bar.leds_3_LC_8_7_3/lcout         LogicCell40_SEQ_MODE_1010    540              2921   +INF  RISE       2
I__97/I                           Odrv4                          0              2921   +INF  RISE       1
I__97/O                           Odrv4                        351              3272   +INF  RISE       1
I__99/I                           Span4Mux_v                     0              3272   +INF  RISE       1
I__99/O                           Span4Mux_v                   351              3623   +INF  RISE       1
I__100/I                          Span4Mux_s1_h                  0              3623   +INF  RISE       1
I__100/O                          Span4Mux_s1_h                175              3798   +INF  RISE       1
I__101/I                          LocalMux                       0              3798   +INF  RISE       1
I__101/O                          LocalMux                     330              4128   +INF  RISE       1
I__102/I                          IoInMux                        0              4128   +INF  RISE       1
I__102/O                          IoInMux                      259              4387   +INF  RISE       1
leds_obuf_3_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4387   +INF  RISE       1
leds_obuf_3_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6624   +INF  FALL       1
leds_obuf_3_iopad/DIN             IO_PAD                         0              6624   +INF  FALL       1
leds_obuf_3_iopad/PACKAGEPIN:out  IO_PAD                      2088              8712   +INF  FALL       1
leds[3]                           top_module                     0              8712   +INF  FALL       1


++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : bar.leds_2_LC_8_7_2/sr
Capture Clock    : bar.leds_2_LC_8_7_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top_module|clk:R#1)    -INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
-----------------------------------------------   ----- 
End-of-path required time (ps)                     -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3020
---------------------------------------   ---- 
End-of-path arrival time (ps)             3020
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                           top_module                     0                 0   +INF  FALL       1
reset_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
reset_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
reset_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
reset_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__76/I                         Odrv4                          0               923   +INF  FALL       1
I__76/O                         Odrv4                        372              1295   +INF  FALL       1
I__77/I                         Span4Mux_v                     0              1295   +INF  FALL       1
I__77/O                         Span4Mux_v                   372              1666   +INF  FALL       1
I__78/I                         Span4Mux_h                     0              1666   +INF  FALL       1
I__78/O                         Span4Mux_h                   316              1982   +INF  FALL       1
I__82/I                         Span4Mux_v                     0              1982   +INF  FALL       1
I__82/O                         Span4Mux_v                   372              2354   +INF  FALL       1
I__86/I                         LocalMux                       0              2354   +INF  FALL       1
I__86/O                         LocalMux                     309              2662   +INF  FALL       1
I__90/I                         SRMux                          0              2662   +INF  FALL       1
I__90/O                         SRMux                        358              3020   +INF  FALL       1
bar.leds_2_LC_8_7_2/sr          LogicCell40_SEQ_MODE_1010      0              3020   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__250/I                                          ClkMux                         0              2073  RISE       1
I__250/O                                          ClkMux                       309              2381  RISE       1
bar.leds_2_LC_8_7_2/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : bar.leds_2_LC_8_7_2/lcout
Path End         : leds[2]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                5791
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    8712
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__250/I                                          ClkMux                         0              2073  RISE       1
I__250/O                                          ClkMux                       309              2381  RISE       1
bar.leds_2_LC_8_7_2/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
bar.leds_2_LC_8_7_2/lcout         LogicCell40_SEQ_MODE_1010    540              2921   +INF  RISE       2
I__104/I                          Odrv4                          0              2921   +INF  RISE       1
I__104/O                          Odrv4                        351              3272   +INF  RISE       1
I__106/I                          Span4Mux_v                     0              3272   +INF  RISE       1
I__106/O                          Span4Mux_v                   351              3623   +INF  RISE       1
I__107/I                          Span4Mux_s1_h                  0              3623   +INF  RISE       1
I__107/O                          Span4Mux_s1_h                175              3798   +INF  RISE       1
I__108/I                          LocalMux                       0              3798   +INF  RISE       1
I__108/O                          LocalMux                     330              4128   +INF  RISE       1
I__109/I                          IoInMux                        0              4128   +INF  RISE       1
I__109/O                          IoInMux                      259              4387   +INF  RISE       1
leds_obuf_2_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4387   +INF  RISE       1
leds_obuf_2_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6624   +INF  FALL       1
leds_obuf_2_iopad/DIN             IO_PAD                         0              6624   +INF  FALL       1
leds_obuf_2_iopad/PACKAGEPIN:out  IO_PAD                      2088              8712   +INF  FALL       1
leds[2]                           top_module                     0              8712   +INF  FALL       1


++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : bar.leds_1_LC_8_7_1/sr
Capture Clock    : bar.leds_1_LC_8_7_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top_module|clk:R#1)    -INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
-----------------------------------------------   ----- 
End-of-path required time (ps)                     -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3020
---------------------------------------   ---- 
End-of-path arrival time (ps)             3020
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                           top_module                     0                 0   +INF  FALL       1
reset_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
reset_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
reset_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
reset_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__76/I                         Odrv4                          0               923   +INF  FALL       1
I__76/O                         Odrv4                        372              1295   +INF  FALL       1
I__77/I                         Span4Mux_v                     0              1295   +INF  FALL       1
I__77/O                         Span4Mux_v                   372              1666   +INF  FALL       1
I__78/I                         Span4Mux_h                     0              1666   +INF  FALL       1
I__78/O                         Span4Mux_h                   316              1982   +INF  FALL       1
I__82/I                         Span4Mux_v                     0              1982   +INF  FALL       1
I__82/O                         Span4Mux_v                   372              2354   +INF  FALL       1
I__86/I                         LocalMux                       0              2354   +INF  FALL       1
I__86/O                         LocalMux                     309              2662   +INF  FALL       1
I__90/I                         SRMux                          0              2662   +INF  FALL       1
I__90/O                         SRMux                        358              3020   +INF  FALL       1
bar.leds_1_LC_8_7_1/sr          LogicCell40_SEQ_MODE_1010      0              3020   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__250/I                                          ClkMux                         0              2073  RISE       1
I__250/O                                          ClkMux                       309              2381  RISE       1
bar.leds_1_LC_8_7_1/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : bar.leds_1_LC_8_7_1/lcout
Path End         : leds[1]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                5848
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    8769
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__250/I                                          ClkMux                         0              2073  RISE       1
I__250/O                                          ClkMux                       309              2381  RISE       1
bar.leds_1_LC_8_7_1/clk                           LogicCell40_SEQ_MODE_1010      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
bar.leds_1_LC_8_7_1/lcout         LogicCell40_SEQ_MODE_1010    540              2921   +INF  RISE       2
I__111/I                          Odrv4                          0              2921   +INF  RISE       1
I__111/O                          Odrv4                        351              3272   +INF  RISE       1
I__113/I                          Span4Mux_v                     0              3272   +INF  RISE       1
I__113/O                          Span4Mux_v                   351              3623   +INF  RISE       1
I__114/I                          Span4Mux_s3_h                  0              3623   +INF  RISE       1
I__114/O                          Span4Mux_s3_h                231              3854   +INF  RISE       1
I__115/I                          LocalMux                       0              3854   +INF  RISE       1
I__115/O                          LocalMux                     330              4184   +INF  RISE       1
I__116/I                          IoInMux                        0              4184   +INF  RISE       1
I__116/O                          IoInMux                      259              4443   +INF  RISE       1
leds_obuf_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4443   +INF  RISE       1
leds_obuf_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6681   +INF  FALL       1
leds_obuf_1_iopad/DIN             IO_PAD                         0              6681   +INF  FALL       1
leds_obuf_1_iopad/PACKAGEPIN:out  IO_PAD                      2088              8769   +INF  FALL       1
leds[1]                           top_module                     0              8769   +INF  FALL       1


++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : bar.leds_0_LC_8_7_0/sr
Capture Clock    : bar.leds_0_LC_8_7_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top_module|clk:R#1)    -INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                          0
-----------------------------------------------   ----- 
End-of-path required time (ps)                     -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3020
---------------------------------------   ---- 
End-of-path arrival time (ps)             3020
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                           top_module                     0                 0   +INF  FALL       1
reset_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
reset_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
reset_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
reset_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__76/I                         Odrv4                          0               923   +INF  FALL       1
I__76/O                         Odrv4                        372              1295   +INF  FALL       1
I__77/I                         Span4Mux_v                     0              1295   +INF  FALL       1
I__77/O                         Span4Mux_v                   372              1666   +INF  FALL       1
I__78/I                         Span4Mux_h                     0              1666   +INF  FALL       1
I__78/O                         Span4Mux_h                   316              1982   +INF  FALL       1
I__82/I                         Span4Mux_v                     0              1982   +INF  FALL       1
I__82/O                         Span4Mux_v                   372              2354   +INF  FALL       1
I__86/I                         LocalMux                       0              2354   +INF  FALL       1
I__86/O                         LocalMux                     309              2662   +INF  FALL       1
I__90/I                         SRMux                          0              2662   +INF  FALL       1
I__90/O                         SRMux                        358              3020   +INF  FALL       1
bar.leds_0_LC_8_7_0/sr          LogicCell40_SEQ_MODE_1011      0              3020   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__250/I                                          ClkMux                         0              2073  RISE       1
I__250/O                                          ClkMux                       309              2381  RISE       1
bar.leds_0_LC_8_7_0/clk                           LogicCell40_SEQ_MODE_1011      0              2381  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : bar.leds_0_LC_8_7_0/lcout
Path End         : leds[0]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top_module|clk:R#1)      0
+ Launch Clock Source Latency                       0
+ Launch Clock Path Delay                        2381
+ Clock To Q                                      540
+ Data Path Delay                                5848
----------------------------------------------   ---- 
End-of-path arrival time (ps)                    8769
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__250/I                                          ClkMux                         0              2073  RISE       1
I__250/O                                          ClkMux                       309              2381  RISE       1
bar.leds_0_LC_8_7_0/clk                           LogicCell40_SEQ_MODE_1011      0              2381  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
bar.leds_0_LC_8_7_0/lcout         LogicCell40_SEQ_MODE_1011    540              2921   +INF  RISE       2
I__118/I                          Odrv4                          0              2921   +INF  RISE       1
I__118/O                          Odrv4                        351              3272   +INF  RISE       1
I__120/I                          Span4Mux_v                     0              3272   +INF  RISE       1
I__120/O                          Span4Mux_v                   351              3623   +INF  RISE       1
I__121/I                          Span4Mux_s3_h                  0              3623   +INF  RISE       1
I__121/O                          Span4Mux_s3_h                231              3854   +INF  RISE       1
I__122/I                          LocalMux                       0              3854   +INF  RISE       1
I__122/O                          LocalMux                     330              4184   +INF  RISE       1
I__123/I                          IoInMux                        0              4184   +INF  RISE       1
I__123/O                          IoInMux                      259              4443   +INF  RISE       1
leds_obuf_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4443   +INF  RISE       1
leds_obuf_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6681   +INF  FALL       1
leds_obuf_0_iopad/DIN             IO_PAD                         0              6681   +INF  FALL       1
leds_obuf_0_iopad/PACKAGEPIN:out  IO_PAD                      2088              8769   +INF  FALL       1
leds[0]                           top_module                     0              8769   +INF  FALL       1


++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : foo.counter_8_LC_8_8_4/sr
Capture Clock    : foo.counter_8_LC_8_8_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top_module|clk:R#1)    -INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -197
-----------------------------------------------   ----- 
End-of-path required time (ps)                     -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3792
---------------------------------------   ---- 
End-of-path arrival time (ps)             3792
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                   top_module                     0                 0   +INF  RISE       1
reset_ibuf_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
reset_ibuf_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__76/I                                 Odrv4                          0               973   +INF  FALL       1
I__76/O                                 Odrv4                        372              1345   +INF  FALL       1
I__77/I                                 Span4Mux_v                     0              1345   +INF  FALL       1
I__77/O                                 Span4Mux_v                   372              1716   +INF  FALL       1
I__79/I                                 Span4Mux_s3_h                  0              1716   +INF  FALL       1
I__79/O                                 Span4Mux_s3_h                231              1948   +INF  FALL       1
I__83/I                                 IoSpan4Mux                     0              1948   +INF  FALL       1
I__83/O                                 IoSpan4Mux                   323              2270   +INF  FALL       1
I__87/I                                 LocalMux                       0              2270   +INF  FALL       1
I__87/O                                 LocalMux                     309              2579   +INF  FALL       1
I__91/I                                 IoInMux                        0              2579   +INF  FALL       1
I__91/O                                 IoInMux                      217              2796   +INF  FALL       1
foo.N_28_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2796   +INF  FALL       1
foo.N_28_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3357   +INF  FALL      23
I__238/I                                gio2CtrlBuf                    0              3357   +INF  FALL       1
I__238/O                                gio2CtrlBuf                    0              3357   +INF  FALL       1
I__239/I                                GlobalMux                      0              3357   +INF  FALL       1
I__239/O                                GlobalMux                     77              3435   +INF  FALL       1
I__240/I                                SRMux                          0              3435   +INF  FALL       1
I__240/O                                SRMux                        358              3792   +INF  FALL       1
foo.counter_8_LC_8_8_4/sr               LogicCell40_SEQ_MODE_1000      0              3792   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__248/I                                          ClkMux                         0              2073  RISE       1
I__248/O                                          ClkMux                       309              2381  RISE       1
foo.counter_8_LC_8_8_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : foo.counter_20_LC_8_8_3/sr
Capture Clock    : foo.counter_20_LC_8_8_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top_module|clk:R#1)    -INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -197
-----------------------------------------------   ----- 
End-of-path required time (ps)                     -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3792
---------------------------------------   ---- 
End-of-path arrival time (ps)             3792
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                   top_module                     0                 0   +INF  RISE       1
reset_ibuf_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
reset_ibuf_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__76/I                                 Odrv4                          0               973   +INF  FALL       1
I__76/O                                 Odrv4                        372              1345   +INF  FALL       1
I__77/I                                 Span4Mux_v                     0              1345   +INF  FALL       1
I__77/O                                 Span4Mux_v                   372              1716   +INF  FALL       1
I__79/I                                 Span4Mux_s3_h                  0              1716   +INF  FALL       1
I__79/O                                 Span4Mux_s3_h                231              1948   +INF  FALL       1
I__83/I                                 IoSpan4Mux                     0              1948   +INF  FALL       1
I__83/O                                 IoSpan4Mux                   323              2270   +INF  FALL       1
I__87/I                                 LocalMux                       0              2270   +INF  FALL       1
I__87/O                                 LocalMux                     309              2579   +INF  FALL       1
I__91/I                                 IoInMux                        0              2579   +INF  FALL       1
I__91/O                                 IoInMux                      217              2796   +INF  FALL       1
foo.N_28_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2796   +INF  FALL       1
foo.N_28_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3357   +INF  FALL      23
I__238/I                                gio2CtrlBuf                    0              3357   +INF  FALL       1
I__238/O                                gio2CtrlBuf                    0              3357   +INF  FALL       1
I__239/I                                GlobalMux                      0              3357   +INF  FALL       1
I__239/O                                GlobalMux                     77              3435   +INF  FALL       1
I__240/I                                SRMux                          0              3435   +INF  FALL       1
I__240/O                                SRMux                        358              3792   +INF  FALL       1
foo.counter_20_LC_8_8_3/sr              LogicCell40_SEQ_MODE_1000      0              3792   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__248/I                                          ClkMux                         0              2073  RISE       1
I__248/O                                          ClkMux                       309              2381  RISE       1
foo.counter_20_LC_8_8_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : foo.counter_19_LC_8_8_2/sr
Capture Clock    : foo.counter_19_LC_8_8_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top_module|clk:R#1)    -INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -197
-----------------------------------------------   ----- 
End-of-path required time (ps)                     -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3792
---------------------------------------   ---- 
End-of-path arrival time (ps)             3792
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                   top_module                     0                 0   +INF  RISE       1
reset_ibuf_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
reset_ibuf_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__76/I                                 Odrv4                          0               973   +INF  FALL       1
I__76/O                                 Odrv4                        372              1345   +INF  FALL       1
I__77/I                                 Span4Mux_v                     0              1345   +INF  FALL       1
I__77/O                                 Span4Mux_v                   372              1716   +INF  FALL       1
I__79/I                                 Span4Mux_s3_h                  0              1716   +INF  FALL       1
I__79/O                                 Span4Mux_s3_h                231              1948   +INF  FALL       1
I__83/I                                 IoSpan4Mux                     0              1948   +INF  FALL       1
I__83/O                                 IoSpan4Mux                   323              2270   +INF  FALL       1
I__87/I                                 LocalMux                       0              2270   +INF  FALL       1
I__87/O                                 LocalMux                     309              2579   +INF  FALL       1
I__91/I                                 IoInMux                        0              2579   +INF  FALL       1
I__91/O                                 IoInMux                      217              2796   +INF  FALL       1
foo.N_28_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2796   +INF  FALL       1
foo.N_28_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3357   +INF  FALL      23
I__238/I                                gio2CtrlBuf                    0              3357   +INF  FALL       1
I__238/O                                gio2CtrlBuf                    0              3357   +INF  FALL       1
I__239/I                                GlobalMux                      0              3357   +INF  FALL       1
I__239/O                                GlobalMux                     77              3435   +INF  FALL       1
I__240/I                                SRMux                          0              3435   +INF  FALL       1
I__240/O                                SRMux                        358              3792   +INF  FALL       1
foo.counter_19_LC_8_8_2/sr              LogicCell40_SEQ_MODE_1000      0              3792   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__248/I                                          ClkMux                         0              2073  RISE       1
I__248/O                                          ClkMux                       309              2381  RISE       1
foo.counter_19_LC_8_8_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : foo.counter_17_LC_8_8_1/sr
Capture Clock    : foo.counter_17_LC_8_8_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top_module|clk:R#1)    -INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -197
-----------------------------------------------   ----- 
End-of-path required time (ps)                     -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3792
---------------------------------------   ---- 
End-of-path arrival time (ps)             3792
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                   top_module                     0                 0   +INF  RISE       1
reset_ibuf_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
reset_ibuf_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__76/I                                 Odrv4                          0               973   +INF  FALL       1
I__76/O                                 Odrv4                        372              1345   +INF  FALL       1
I__77/I                                 Span4Mux_v                     0              1345   +INF  FALL       1
I__77/O                                 Span4Mux_v                   372              1716   +INF  FALL       1
I__79/I                                 Span4Mux_s3_h                  0              1716   +INF  FALL       1
I__79/O                                 Span4Mux_s3_h                231              1948   +INF  FALL       1
I__83/I                                 IoSpan4Mux                     0              1948   +INF  FALL       1
I__83/O                                 IoSpan4Mux                   323              2270   +INF  FALL       1
I__87/I                                 LocalMux                       0              2270   +INF  FALL       1
I__87/O                                 LocalMux                     309              2579   +INF  FALL       1
I__91/I                                 IoInMux                        0              2579   +INF  FALL       1
I__91/O                                 IoInMux                      217              2796   +INF  FALL       1
foo.N_28_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2796   +INF  FALL       1
foo.N_28_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3357   +INF  FALL      23
I__238/I                                gio2CtrlBuf                    0              3357   +INF  FALL       1
I__238/O                                gio2CtrlBuf                    0              3357   +INF  FALL       1
I__239/I                                GlobalMux                      0              3357   +INF  FALL       1
I__239/O                                GlobalMux                     77              3435   +INF  FALL       1
I__240/I                                SRMux                          0              3435   +INF  FALL       1
I__240/O                                SRMux                        358              3792   +INF  FALL       1
foo.counter_17_LC_8_8_1/sr              LogicCell40_SEQ_MODE_1000      0              3792   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__248/I                                          ClkMux                         0              2073  RISE       1
I__248/O                                          ClkMux                       309              2381  RISE       1
foo.counter_17_LC_8_8_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : foo.counter_16_LC_8_8_0/sr
Capture Clock    : foo.counter_16_LC_8_8_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top_module|clk:R#1)    -INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -197
-----------------------------------------------   ----- 
End-of-path required time (ps)                     -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3792
---------------------------------------   ---- 
End-of-path arrival time (ps)             3792
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                   top_module                     0                 0   +INF  RISE       1
reset_ibuf_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
reset_ibuf_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__76/I                                 Odrv4                          0               973   +INF  FALL       1
I__76/O                                 Odrv4                        372              1345   +INF  FALL       1
I__77/I                                 Span4Mux_v                     0              1345   +INF  FALL       1
I__77/O                                 Span4Mux_v                   372              1716   +INF  FALL       1
I__79/I                                 Span4Mux_s3_h                  0              1716   +INF  FALL       1
I__79/O                                 Span4Mux_s3_h                231              1948   +INF  FALL       1
I__83/I                                 IoSpan4Mux                     0              1948   +INF  FALL       1
I__83/O                                 IoSpan4Mux                   323              2270   +INF  FALL       1
I__87/I                                 LocalMux                       0              2270   +INF  FALL       1
I__87/O                                 LocalMux                     309              2579   +INF  FALL       1
I__91/I                                 IoInMux                        0              2579   +INF  FALL       1
I__91/O                                 IoInMux                      217              2796   +INF  FALL       1
foo.N_28_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2796   +INF  FALL       1
foo.N_28_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3357   +INF  FALL      23
I__238/I                                gio2CtrlBuf                    0              3357   +INF  FALL       1
I__238/O                                gio2CtrlBuf                    0              3357   +INF  FALL       1
I__239/I                                GlobalMux                      0              3357   +INF  FALL       1
I__239/O                                GlobalMux                     77              3435   +INF  FALL       1
I__240/I                                SRMux                          0              3435   +INF  FALL       1
I__240/O                                SRMux                        358              3792   +INF  FALL       1
foo.counter_16_LC_8_8_0/sr              LogicCell40_SEQ_MODE_1000      0              3792   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__248/I                                          ClkMux                         0              2073  RISE       1
I__248/O                                          ClkMux                       309              2381  RISE       1
foo.counter_16_LC_8_8_0/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : foo.counter_15_LC_8_6_7/sr
Capture Clock    : foo.counter_15_LC_8_6_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top_module|clk:R#1)    -INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -197
-----------------------------------------------   ----- 
End-of-path required time (ps)                     -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3742
---------------------------------------   ---- 
End-of-path arrival time (ps)             3742
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                   top_module                     0                 0   +INF  FALL       1
reset_ibuf_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  FALL       1
reset_ibuf_iopad/DOUT                   IO_PAD                       460               460   +INF  FALL       1
reset_ibuf_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
reset_ibuf_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__76/I                                 Odrv4                          0               923   +INF  FALL       1
I__76/O                                 Odrv4                        372              1295   +INF  FALL       1
I__77/I                                 Span4Mux_v                     0              1295   +INF  FALL       1
I__77/O                                 Span4Mux_v                   372              1666   +INF  FALL       1
I__79/I                                 Span4Mux_s3_h                  0              1666   +INF  FALL       1
I__79/O                                 Span4Mux_s3_h                231              1898   +INF  FALL       1
I__83/I                                 IoSpan4Mux                     0              1898   +INF  FALL       1
I__83/O                                 IoSpan4Mux                   323              2220   +INF  FALL       1
I__87/I                                 LocalMux                       0              2220   +INF  FALL       1
I__87/O                                 LocalMux                     309              2529   +INF  FALL       1
I__91/I                                 IoInMux                        0              2529   +INF  FALL       1
I__91/O                                 IoInMux                      217              2746   +INF  FALL       1
foo.N_28_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2746   +INF  FALL       1
foo.N_28_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3307   +INF  FALL      23
I__238/I                                gio2CtrlBuf                    0              3307   +INF  FALL       1
I__238/O                                gio2CtrlBuf                    0              3307   +INF  FALL       1
I__239/I                                GlobalMux                      0              3307   +INF  FALL       1
I__239/O                                GlobalMux                     77              3385   +INF  FALL       1
I__241/I                                SRMux                          0              3385   +INF  FALL       1
I__241/O                                SRMux                        358              3742   +INF  FALL       1
foo.counter_15_LC_8_6_7/sr              LogicCell40_SEQ_MODE_1000      0              3742   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__251/I                                          ClkMux                         0              2073  RISE       1
I__251/O                                          ClkMux                       309              2381  RISE       1
foo.counter_15_LC_8_6_7/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : foo.counter_11_LC_8_6_6/sr
Capture Clock    : foo.counter_11_LC_8_6_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top_module|clk:R#1)    -INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -197
-----------------------------------------------   ----- 
End-of-path required time (ps)                     -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3742
---------------------------------------   ---- 
End-of-path arrival time (ps)             3742
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                   top_module                     0                 0   +INF  FALL       1
reset_ibuf_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  FALL       1
reset_ibuf_iopad/DOUT                   IO_PAD                       460               460   +INF  FALL       1
reset_ibuf_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
reset_ibuf_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__76/I                                 Odrv4                          0               923   +INF  FALL       1
I__76/O                                 Odrv4                        372              1295   +INF  FALL       1
I__77/I                                 Span4Mux_v                     0              1295   +INF  FALL       1
I__77/O                                 Span4Mux_v                   372              1666   +INF  FALL       1
I__79/I                                 Span4Mux_s3_h                  0              1666   +INF  FALL       1
I__79/O                                 Span4Mux_s3_h                231              1898   +INF  FALL       1
I__83/I                                 IoSpan4Mux                     0              1898   +INF  FALL       1
I__83/O                                 IoSpan4Mux                   323              2220   +INF  FALL       1
I__87/I                                 LocalMux                       0              2220   +INF  FALL       1
I__87/O                                 LocalMux                     309              2529   +INF  FALL       1
I__91/I                                 IoInMux                        0              2529   +INF  FALL       1
I__91/O                                 IoInMux                      217              2746   +INF  FALL       1
foo.N_28_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2746   +INF  FALL       1
foo.N_28_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3307   +INF  FALL      23
I__238/I                                gio2CtrlBuf                    0              3307   +INF  FALL       1
I__238/O                                gio2CtrlBuf                    0              3307   +INF  FALL       1
I__239/I                                GlobalMux                      0              3307   +INF  FALL       1
I__239/O                                GlobalMux                     77              3385   +INF  FALL       1
I__241/I                                SRMux                          0              3385   +INF  FALL       1
I__241/O                                SRMux                        358              3742   +INF  FALL       1
foo.counter_11_LC_8_6_6/sr              LogicCell40_SEQ_MODE_1000      0              3742   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__251/I                                          ClkMux                         0              2073  RISE       1
I__251/O                                          ClkMux                       309              2381  RISE       1
foo.counter_11_LC_8_6_6/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : foo.counter_1_LC_8_6_2/sr
Capture Clock    : foo.counter_1_LC_8_6_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top_module|clk:R#1)    -INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -197
-----------------------------------------------   ----- 
End-of-path required time (ps)                     -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3742
---------------------------------------   ---- 
End-of-path arrival time (ps)             3742
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                   top_module                     0                 0   +INF  FALL       1
reset_ibuf_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  FALL       1
reset_ibuf_iopad/DOUT                   IO_PAD                       460               460   +INF  FALL       1
reset_ibuf_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
reset_ibuf_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__76/I                                 Odrv4                          0               923   +INF  FALL       1
I__76/O                                 Odrv4                        372              1295   +INF  FALL       1
I__77/I                                 Span4Mux_v                     0              1295   +INF  FALL       1
I__77/O                                 Span4Mux_v                   372              1666   +INF  FALL       1
I__79/I                                 Span4Mux_s3_h                  0              1666   +INF  FALL       1
I__79/O                                 Span4Mux_s3_h                231              1898   +INF  FALL       1
I__83/I                                 IoSpan4Mux                     0              1898   +INF  FALL       1
I__83/O                                 IoSpan4Mux                   323              2220   +INF  FALL       1
I__87/I                                 LocalMux                       0              2220   +INF  FALL       1
I__87/O                                 LocalMux                     309              2529   +INF  FALL       1
I__91/I                                 IoInMux                        0              2529   +INF  FALL       1
I__91/O                                 IoInMux                      217              2746   +INF  FALL       1
foo.N_28_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2746   +INF  FALL       1
foo.N_28_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3307   +INF  FALL      23
I__238/I                                gio2CtrlBuf                    0              3307   +INF  FALL       1
I__238/O                                gio2CtrlBuf                    0              3307   +INF  FALL       1
I__239/I                                GlobalMux                      0              3307   +INF  FALL       1
I__239/O                                GlobalMux                     77              3385   +INF  FALL       1
I__241/I                                SRMux                          0              3385   +INF  FALL       1
I__241/O                                SRMux                        358              3742   +INF  FALL       1
foo.counter_1_LC_8_6_2/sr               LogicCell40_SEQ_MODE_1000      0              3742   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__251/I                                          ClkMux                         0              2073  RISE       1
I__251/O                                          ClkMux                       309              2381  RISE       1
foo.counter_1_LC_8_6_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : foo.counter_7_LC_8_6_0/sr
Capture Clock    : foo.counter_7_LC_8_6_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top_module|clk:R#1)    -INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -197
-----------------------------------------------   ----- 
End-of-path required time (ps)                     -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3742
---------------------------------------   ---- 
End-of-path arrival time (ps)             3742
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                   top_module                     0                 0   +INF  FALL       1
reset_ibuf_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  FALL       1
reset_ibuf_iopad/DOUT                   IO_PAD                       460               460   +INF  FALL       1
reset_ibuf_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
reset_ibuf_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__76/I                                 Odrv4                          0               923   +INF  FALL       1
I__76/O                                 Odrv4                        372              1295   +INF  FALL       1
I__77/I                                 Span4Mux_v                     0              1295   +INF  FALL       1
I__77/O                                 Span4Mux_v                   372              1666   +INF  FALL       1
I__79/I                                 Span4Mux_s3_h                  0              1666   +INF  FALL       1
I__79/O                                 Span4Mux_s3_h                231              1898   +INF  FALL       1
I__83/I                                 IoSpan4Mux                     0              1898   +INF  FALL       1
I__83/O                                 IoSpan4Mux                   323              2220   +INF  FALL       1
I__87/I                                 LocalMux                       0              2220   +INF  FALL       1
I__87/O                                 LocalMux                     309              2529   +INF  FALL       1
I__91/I                                 IoInMux                        0              2529   +INF  FALL       1
I__91/O                                 IoInMux                      217              2746   +INF  FALL       1
foo.N_28_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2746   +INF  FALL       1
foo.N_28_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3307   +INF  FALL      23
I__238/I                                gio2CtrlBuf                    0              3307   +INF  FALL       1
I__238/O                                gio2CtrlBuf                    0              3307   +INF  FALL       1
I__239/I                                GlobalMux                      0              3307   +INF  FALL       1
I__239/O                                GlobalMux                     77              3385   +INF  FALL       1
I__241/I                                SRMux                          0              3385   +INF  FALL       1
I__241/O                                SRMux                        358              3742   +INF  FALL       1
foo.counter_7_LC_8_6_0/sr               LogicCell40_SEQ_MODE_1000      0              3742   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__251/I                                          ClkMux                         0              2073  RISE       1
I__251/O                                          ClkMux                       309              2381  RISE       1
foo.counter_7_LC_8_6_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : foo.counter_22_LC_9_7_5/sr
Capture Clock    : foo.counter_22_LC_9_7_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top_module|clk:R#1)    -INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -197
-----------------------------------------------   ----- 
End-of-path required time (ps)                     -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3792
---------------------------------------   ---- 
End-of-path arrival time (ps)             3792
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                   top_module                     0                 0   +INF  RISE       1
reset_ibuf_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
reset_ibuf_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__76/I                                 Odrv4                          0               973   +INF  FALL       1
I__76/O                                 Odrv4                        372              1345   +INF  FALL       1
I__77/I                                 Span4Mux_v                     0              1345   +INF  FALL       1
I__77/O                                 Span4Mux_v                   372              1716   +INF  FALL       1
I__79/I                                 Span4Mux_s3_h                  0              1716   +INF  FALL       1
I__79/O                                 Span4Mux_s3_h                231              1948   +INF  FALL       1
I__83/I                                 IoSpan4Mux                     0              1948   +INF  FALL       1
I__83/O                                 IoSpan4Mux                   323              2270   +INF  FALL       1
I__87/I                                 LocalMux                       0              2270   +INF  FALL       1
I__87/O                                 LocalMux                     309              2579   +INF  FALL       1
I__91/I                                 IoInMux                        0              2579   +INF  FALL       1
I__91/O                                 IoInMux                      217              2796   +INF  FALL       1
foo.N_28_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2796   +INF  FALL       1
foo.N_28_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3357   +INF  FALL      23
I__238/I                                gio2CtrlBuf                    0              3357   +INF  FALL       1
I__238/O                                gio2CtrlBuf                    0              3357   +INF  FALL       1
I__239/I                                GlobalMux                      0              3357   +INF  FALL       1
I__239/O                                GlobalMux                     77              3435   +INF  FALL       1
I__242/I                                SRMux                          0              3435   +INF  FALL       1
I__242/O                                SRMux                        358              3792   +INF  FALL       1
foo.counter_22_LC_9_7_5/sr              LogicCell40_SEQ_MODE_1000      0              3792   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__252/I                                          ClkMux                         0              2073  RISE       1
I__252/O                                          ClkMux                       309              2381  RISE       1
foo.counter_22_LC_9_7_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : foo.counter_21_LC_9_7_4/sr
Capture Clock    : foo.counter_21_LC_9_7_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top_module|clk:R#1)    -INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -197
-----------------------------------------------   ----- 
End-of-path required time (ps)                     -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3792
---------------------------------------   ---- 
End-of-path arrival time (ps)             3792
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                   top_module                     0                 0   +INF  RISE       1
reset_ibuf_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
reset_ibuf_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__76/I                                 Odrv4                          0               973   +INF  FALL       1
I__76/O                                 Odrv4                        372              1345   +INF  FALL       1
I__77/I                                 Span4Mux_v                     0              1345   +INF  FALL       1
I__77/O                                 Span4Mux_v                   372              1716   +INF  FALL       1
I__79/I                                 Span4Mux_s3_h                  0              1716   +INF  FALL       1
I__79/O                                 Span4Mux_s3_h                231              1948   +INF  FALL       1
I__83/I                                 IoSpan4Mux                     0              1948   +INF  FALL       1
I__83/O                                 IoSpan4Mux                   323              2270   +INF  FALL       1
I__87/I                                 LocalMux                       0              2270   +INF  FALL       1
I__87/O                                 LocalMux                     309              2579   +INF  FALL       1
I__91/I                                 IoInMux                        0              2579   +INF  FALL       1
I__91/O                                 IoInMux                      217              2796   +INF  FALL       1
foo.N_28_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2796   +INF  FALL       1
foo.N_28_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3357   +INF  FALL      23
I__238/I                                gio2CtrlBuf                    0              3357   +INF  FALL       1
I__238/O                                gio2CtrlBuf                    0              3357   +INF  FALL       1
I__239/I                                GlobalMux                      0              3357   +INF  FALL       1
I__239/O                                GlobalMux                     77              3435   +INF  FALL       1
I__242/I                                SRMux                          0              3435   +INF  FALL       1
I__242/O                                SRMux                        358              3792   +INF  FALL       1
foo.counter_21_LC_9_7_4/sr              LogicCell40_SEQ_MODE_1000      0              3792   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__252/I                                          ClkMux                         0              2073  RISE       1
I__252/O                                          ClkMux                       309              2381  RISE       1
foo.counter_21_LC_9_7_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : foo.counter_18_LC_9_7_1/sr
Capture Clock    : foo.counter_18_LC_9_7_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top_module|clk:R#1)    -INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -197
-----------------------------------------------   ----- 
End-of-path required time (ps)                     -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3792
---------------------------------------   ---- 
End-of-path arrival time (ps)             3792
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                   top_module                     0                 0   +INF  RISE       1
reset_ibuf_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
reset_ibuf_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__76/I                                 Odrv4                          0               973   +INF  FALL       1
I__76/O                                 Odrv4                        372              1345   +INF  FALL       1
I__77/I                                 Span4Mux_v                     0              1345   +INF  FALL       1
I__77/O                                 Span4Mux_v                   372              1716   +INF  FALL       1
I__79/I                                 Span4Mux_s3_h                  0              1716   +INF  FALL       1
I__79/O                                 Span4Mux_s3_h                231              1948   +INF  FALL       1
I__83/I                                 IoSpan4Mux                     0              1948   +INF  FALL       1
I__83/O                                 IoSpan4Mux                   323              2270   +INF  FALL       1
I__87/I                                 LocalMux                       0              2270   +INF  FALL       1
I__87/O                                 LocalMux                     309              2579   +INF  FALL       1
I__91/I                                 IoInMux                        0              2579   +INF  FALL       1
I__91/O                                 IoInMux                      217              2796   +INF  FALL       1
foo.N_28_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2796   +INF  FALL       1
foo.N_28_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3357   +INF  FALL      23
I__238/I                                gio2CtrlBuf                    0              3357   +INF  FALL       1
I__238/O                                gio2CtrlBuf                    0              3357   +INF  FALL       1
I__239/I                                GlobalMux                      0              3357   +INF  FALL       1
I__239/O                                GlobalMux                     77              3435   +INF  FALL       1
I__242/I                                SRMux                          0              3435   +INF  FALL       1
I__242/O                                SRMux                        358              3792   +INF  FALL       1
foo.counter_18_LC_9_7_1/sr              LogicCell40_SEQ_MODE_1000      0              3792   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__252/I                                          ClkMux                         0              2073  RISE       1
I__252/O                                          ClkMux                       309              2381  RISE       1
foo.counter_18_LC_9_7_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : foo.counter_0_LC_8_5_3/sr
Capture Clock    : foo.counter_0_LC_8_5_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top_module|clk:R#1)    -INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -197
-----------------------------------------------   ----- 
End-of-path required time (ps)                     -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3792
---------------------------------------   ---- 
End-of-path arrival time (ps)             3792
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                   top_module                     0                 0   +INF  RISE       1
reset_ibuf_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
reset_ibuf_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__76/I                                 Odrv4                          0               973   +INF  FALL       1
I__76/O                                 Odrv4                        372              1345   +INF  FALL       1
I__77/I                                 Span4Mux_v                     0              1345   +INF  FALL       1
I__77/O                                 Span4Mux_v                   372              1716   +INF  FALL       1
I__79/I                                 Span4Mux_s3_h                  0              1716   +INF  FALL       1
I__79/O                                 Span4Mux_s3_h                231              1948   +INF  FALL       1
I__83/I                                 IoSpan4Mux                     0              1948   +INF  FALL       1
I__83/O                                 IoSpan4Mux                   323              2270   +INF  FALL       1
I__87/I                                 LocalMux                       0              2270   +INF  FALL       1
I__87/O                                 LocalMux                     309              2579   +INF  FALL       1
I__91/I                                 IoInMux                        0              2579   +INF  FALL       1
I__91/O                                 IoInMux                      217              2796   +INF  FALL       1
foo.N_28_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2796   +INF  FALL       1
foo.N_28_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3357   +INF  FALL      23
I__238/I                                gio2CtrlBuf                    0              3357   +INF  FALL       1
I__238/O                                gio2CtrlBuf                    0              3357   +INF  FALL       1
I__239/I                                GlobalMux                      0              3357   +INF  FALL       1
I__239/O                                GlobalMux                     77              3435   +INF  FALL       1
I__243/I                                SRMux                          0              3435   +INF  FALL       1
I__243/O                                SRMux                        358              3792   +INF  FALL       1
foo.counter_0_LC_8_5_3/sr               LogicCell40_SEQ_MODE_1000      0              3792   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__253/I                                          ClkMux                         0              2073  RISE       1
I__253/O                                          ClkMux                       309              2381  RISE       1
foo.counter_0_LC_8_5_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : foo.counter_10_LC_8_5_2/sr
Capture Clock    : foo.counter_10_LC_8_5_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top_module|clk:R#1)    -INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -197
-----------------------------------------------   ----- 
End-of-path required time (ps)                     -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3792
---------------------------------------   ---- 
End-of-path arrival time (ps)             3792
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                   top_module                     0                 0   +INF  RISE       1
reset_ibuf_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
reset_ibuf_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__76/I                                 Odrv4                          0               973   +INF  FALL       1
I__76/O                                 Odrv4                        372              1345   +INF  FALL       1
I__77/I                                 Span4Mux_v                     0              1345   +INF  FALL       1
I__77/O                                 Span4Mux_v                   372              1716   +INF  FALL       1
I__79/I                                 Span4Mux_s3_h                  0              1716   +INF  FALL       1
I__79/O                                 Span4Mux_s3_h                231              1948   +INF  FALL       1
I__83/I                                 IoSpan4Mux                     0              1948   +INF  FALL       1
I__83/O                                 IoSpan4Mux                   323              2270   +INF  FALL       1
I__87/I                                 LocalMux                       0              2270   +INF  FALL       1
I__87/O                                 LocalMux                     309              2579   +INF  FALL       1
I__91/I                                 IoInMux                        0              2579   +INF  FALL       1
I__91/O                                 IoInMux                      217              2796   +INF  FALL       1
foo.N_28_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2796   +INF  FALL       1
foo.N_28_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3357   +INF  FALL      23
I__238/I                                gio2CtrlBuf                    0              3357   +INF  FALL       1
I__238/O                                gio2CtrlBuf                    0              3357   +INF  FALL       1
I__239/I                                GlobalMux                      0              3357   +INF  FALL       1
I__239/O                                GlobalMux                     77              3435   +INF  FALL       1
I__243/I                                SRMux                          0              3435   +INF  FALL       1
I__243/O                                SRMux                        358              3792   +INF  FALL       1
foo.counter_10_LC_8_5_2/sr              LogicCell40_SEQ_MODE_1000      0              3792   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__253/I                                          ClkMux                         0              2073  RISE       1
I__253/O                                          ClkMux                       309              2381  RISE       1
foo.counter_10_LC_8_5_2/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : foo.counter_14_LC_9_6_5/sr
Capture Clock    : foo.counter_14_LC_9_6_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top_module|clk:R#1)    -INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -197
-----------------------------------------------   ----- 
End-of-path required time (ps)                     -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3792
---------------------------------------   ---- 
End-of-path arrival time (ps)             3792
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                   top_module                     0                 0   +INF  RISE       1
reset_ibuf_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
reset_ibuf_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__76/I                                 Odrv4                          0               973   +INF  FALL       1
I__76/O                                 Odrv4                        372              1345   +INF  FALL       1
I__77/I                                 Span4Mux_v                     0              1345   +INF  FALL       1
I__77/O                                 Span4Mux_v                   372              1716   +INF  FALL       1
I__79/I                                 Span4Mux_s3_h                  0              1716   +INF  FALL       1
I__79/O                                 Span4Mux_s3_h                231              1948   +INF  FALL       1
I__83/I                                 IoSpan4Mux                     0              1948   +INF  FALL       1
I__83/O                                 IoSpan4Mux                   323              2270   +INF  FALL       1
I__87/I                                 LocalMux                       0              2270   +INF  FALL       1
I__87/O                                 LocalMux                     309              2579   +INF  FALL       1
I__91/I                                 IoInMux                        0              2579   +INF  FALL       1
I__91/O                                 IoInMux                      217              2796   +INF  FALL       1
foo.N_28_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2796   +INF  FALL       1
foo.N_28_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3357   +INF  FALL      23
I__238/I                                gio2CtrlBuf                    0              3357   +INF  FALL       1
I__238/O                                gio2CtrlBuf                    0              3357   +INF  FALL       1
I__239/I                                GlobalMux                      0              3357   +INF  FALL       1
I__239/O                                GlobalMux                     77              3435   +INF  FALL       1
I__244/I                                SRMux                          0              3435   +INF  FALL       1
I__244/O                                SRMux                        358              3792   +INF  FALL       1
foo.counter_14_LC_9_6_5/sr              LogicCell40_SEQ_MODE_1000      0              3792   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__254/I                                          ClkMux                         0              2073  RISE       1
I__254/O                                          ClkMux                       309              2381  RISE       1
foo.counter_14_LC_9_6_5/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : foo.counter_13_LC_9_6_4/sr
Capture Clock    : foo.counter_13_LC_9_6_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top_module|clk:R#1)    -INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -197
-----------------------------------------------   ----- 
End-of-path required time (ps)                     -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3792
---------------------------------------   ---- 
End-of-path arrival time (ps)             3792
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                   top_module                     0                 0   +INF  RISE       1
reset_ibuf_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
reset_ibuf_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__76/I                                 Odrv4                          0               973   +INF  FALL       1
I__76/O                                 Odrv4                        372              1345   +INF  FALL       1
I__77/I                                 Span4Mux_v                     0              1345   +INF  FALL       1
I__77/O                                 Span4Mux_v                   372              1716   +INF  FALL       1
I__79/I                                 Span4Mux_s3_h                  0              1716   +INF  FALL       1
I__79/O                                 Span4Mux_s3_h                231              1948   +INF  FALL       1
I__83/I                                 IoSpan4Mux                     0              1948   +INF  FALL       1
I__83/O                                 IoSpan4Mux                   323              2270   +INF  FALL       1
I__87/I                                 LocalMux                       0              2270   +INF  FALL       1
I__87/O                                 LocalMux                     309              2579   +INF  FALL       1
I__91/I                                 IoInMux                        0              2579   +INF  FALL       1
I__91/O                                 IoInMux                      217              2796   +INF  FALL       1
foo.N_28_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2796   +INF  FALL       1
foo.N_28_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3357   +INF  FALL      23
I__238/I                                gio2CtrlBuf                    0              3357   +INF  FALL       1
I__238/O                                gio2CtrlBuf                    0              3357   +INF  FALL       1
I__239/I                                GlobalMux                      0              3357   +INF  FALL       1
I__239/O                                GlobalMux                     77              3435   +INF  FALL       1
I__244/I                                SRMux                          0              3435   +INF  FALL       1
I__244/O                                SRMux                        358              3792   +INF  FALL       1
foo.counter_13_LC_9_6_4/sr              LogicCell40_SEQ_MODE_1000      0              3792   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__254/I                                          ClkMux                         0              2073  RISE       1
I__254/O                                          ClkMux                       309              2381  RISE       1
foo.counter_13_LC_9_6_4/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : foo.counter_12_LC_9_6_3/sr
Capture Clock    : foo.counter_12_LC_9_6_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top_module|clk:R#1)    -INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -197
-----------------------------------------------   ----- 
End-of-path required time (ps)                     -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3792
---------------------------------------   ---- 
End-of-path arrival time (ps)             3792
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                   top_module                     0                 0   +INF  RISE       1
reset_ibuf_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
reset_ibuf_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__76/I                                 Odrv4                          0               973   +INF  FALL       1
I__76/O                                 Odrv4                        372              1345   +INF  FALL       1
I__77/I                                 Span4Mux_v                     0              1345   +INF  FALL       1
I__77/O                                 Span4Mux_v                   372              1716   +INF  FALL       1
I__79/I                                 Span4Mux_s3_h                  0              1716   +INF  FALL       1
I__79/O                                 Span4Mux_s3_h                231              1948   +INF  FALL       1
I__83/I                                 IoSpan4Mux                     0              1948   +INF  FALL       1
I__83/O                                 IoSpan4Mux                   323              2270   +INF  FALL       1
I__87/I                                 LocalMux                       0              2270   +INF  FALL       1
I__87/O                                 LocalMux                     309              2579   +INF  FALL       1
I__91/I                                 IoInMux                        0              2579   +INF  FALL       1
I__91/O                                 IoInMux                      217              2796   +INF  FALL       1
foo.N_28_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2796   +INF  FALL       1
foo.N_28_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3357   +INF  FALL      23
I__238/I                                gio2CtrlBuf                    0              3357   +INF  FALL       1
I__238/O                                gio2CtrlBuf                    0              3357   +INF  FALL       1
I__239/I                                GlobalMux                      0              3357   +INF  FALL       1
I__239/O                                GlobalMux                     77              3435   +INF  FALL       1
I__244/I                                SRMux                          0              3435   +INF  FALL       1
I__244/O                                SRMux                        358              3792   +INF  FALL       1
foo.counter_12_LC_9_6_3/sr              LogicCell40_SEQ_MODE_1000      0              3792   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__254/I                                          ClkMux                         0              2073  RISE       1
I__254/O                                          ClkMux                       309              2381  RISE       1
foo.counter_12_LC_9_6_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : foo.counter_9_LC_9_6_0/sr
Capture Clock    : foo.counter_9_LC_9_6_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top_module|clk:R#1)    -INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -197
-----------------------------------------------   ----- 
End-of-path required time (ps)                     -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3792
---------------------------------------   ---- 
End-of-path arrival time (ps)             3792
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                   top_module                     0                 0   +INF  RISE       1
reset_ibuf_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
reset_ibuf_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__76/I                                 Odrv4                          0               973   +INF  FALL       1
I__76/O                                 Odrv4                        372              1345   +INF  FALL       1
I__77/I                                 Span4Mux_v                     0              1345   +INF  FALL       1
I__77/O                                 Span4Mux_v                   372              1716   +INF  FALL       1
I__79/I                                 Span4Mux_s3_h                  0              1716   +INF  FALL       1
I__79/O                                 Span4Mux_s3_h                231              1948   +INF  FALL       1
I__83/I                                 IoSpan4Mux                     0              1948   +INF  FALL       1
I__83/O                                 IoSpan4Mux                   323              2270   +INF  FALL       1
I__87/I                                 LocalMux                       0              2270   +INF  FALL       1
I__87/O                                 LocalMux                     309              2579   +INF  FALL       1
I__91/I                                 IoInMux                        0              2579   +INF  FALL       1
I__91/O                                 IoInMux                      217              2796   +INF  FALL       1
foo.N_28_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2796   +INF  FALL       1
foo.N_28_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3357   +INF  FALL      23
I__238/I                                gio2CtrlBuf                    0              3357   +INF  FALL       1
I__238/O                                gio2CtrlBuf                    0              3357   +INF  FALL       1
I__239/I                                GlobalMux                      0              3357   +INF  FALL       1
I__239/O                                GlobalMux                     77              3435   +INF  FALL       1
I__244/I                                SRMux                          0              3435   +INF  FALL       1
I__244/O                                SRMux                        358              3792   +INF  FALL       1
foo.counter_9_LC_9_6_0/sr               LogicCell40_SEQ_MODE_1000      0              3792   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__254/I                                          ClkMux                         0              2073  RISE       1
I__254/O                                          ClkMux                       309              2381  RISE       1
foo.counter_9_LC_9_6_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : foo.counter_6_LC_9_5_5/sr
Capture Clock    : foo.counter_6_LC_9_5_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top_module|clk:R#1)    -INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -197
-----------------------------------------------   ----- 
End-of-path required time (ps)                     -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3792
---------------------------------------   ---- 
End-of-path arrival time (ps)             3792
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                   top_module                     0                 0   +INF  RISE       1
reset_ibuf_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
reset_ibuf_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__76/I                                 Odrv4                          0               973   +INF  FALL       1
I__76/O                                 Odrv4                        372              1345   +INF  FALL       1
I__77/I                                 Span4Mux_v                     0              1345   +INF  FALL       1
I__77/O                                 Span4Mux_v                   372              1716   +INF  FALL       1
I__79/I                                 Span4Mux_s3_h                  0              1716   +INF  FALL       1
I__79/O                                 Span4Mux_s3_h                231              1948   +INF  FALL       1
I__83/I                                 IoSpan4Mux                     0              1948   +INF  FALL       1
I__83/O                                 IoSpan4Mux                   323              2270   +INF  FALL       1
I__87/I                                 LocalMux                       0              2270   +INF  FALL       1
I__87/O                                 LocalMux                     309              2579   +INF  FALL       1
I__91/I                                 IoInMux                        0              2579   +INF  FALL       1
I__91/O                                 IoInMux                      217              2796   +INF  FALL       1
foo.N_28_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2796   +INF  FALL       1
foo.N_28_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3357   +INF  FALL      23
I__238/I                                gio2CtrlBuf                    0              3357   +INF  FALL       1
I__238/O                                gio2CtrlBuf                    0              3357   +INF  FALL       1
I__239/I                                GlobalMux                      0              3357   +INF  FALL       1
I__239/O                                GlobalMux                     77              3435   +INF  FALL       1
I__245/I                                SRMux                          0              3435   +INF  FALL       1
I__245/O                                SRMux                        358              3792   +INF  FALL       1
foo.counter_6_LC_9_5_5/sr               LogicCell40_SEQ_MODE_1000      0              3792   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__255/I                                          ClkMux                         0              2073  RISE       1
I__255/O                                          ClkMux                       309              2381  RISE       1
foo.counter_6_LC_9_5_5/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : foo.counter_5_LC_9_5_4/sr
Capture Clock    : foo.counter_5_LC_9_5_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top_module|clk:R#1)    -INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -197
-----------------------------------------------   ----- 
End-of-path required time (ps)                     -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3792
---------------------------------------   ---- 
End-of-path arrival time (ps)             3792
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                   top_module                     0                 0   +INF  RISE       1
reset_ibuf_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
reset_ibuf_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__76/I                                 Odrv4                          0               973   +INF  FALL       1
I__76/O                                 Odrv4                        372              1345   +INF  FALL       1
I__77/I                                 Span4Mux_v                     0              1345   +INF  FALL       1
I__77/O                                 Span4Mux_v                   372              1716   +INF  FALL       1
I__79/I                                 Span4Mux_s3_h                  0              1716   +INF  FALL       1
I__79/O                                 Span4Mux_s3_h                231              1948   +INF  FALL       1
I__83/I                                 IoSpan4Mux                     0              1948   +INF  FALL       1
I__83/O                                 IoSpan4Mux                   323              2270   +INF  FALL       1
I__87/I                                 LocalMux                       0              2270   +INF  FALL       1
I__87/O                                 LocalMux                     309              2579   +INF  FALL       1
I__91/I                                 IoInMux                        0              2579   +INF  FALL       1
I__91/O                                 IoInMux                      217              2796   +INF  FALL       1
foo.N_28_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2796   +INF  FALL       1
foo.N_28_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3357   +INF  FALL      23
I__238/I                                gio2CtrlBuf                    0              3357   +INF  FALL       1
I__238/O                                gio2CtrlBuf                    0              3357   +INF  FALL       1
I__239/I                                GlobalMux                      0              3357   +INF  FALL       1
I__239/O                                GlobalMux                     77              3435   +INF  FALL       1
I__245/I                                SRMux                          0              3435   +INF  FALL       1
I__245/O                                SRMux                        358              3792   +INF  FALL       1
foo.counter_5_LC_9_5_4/sr               LogicCell40_SEQ_MODE_1000      0              3792   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__255/I                                          ClkMux                         0              2073  RISE       1
I__255/O                                          ClkMux                       309              2381  RISE       1
foo.counter_5_LC_9_5_4/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : foo.counter_4_LC_9_5_3/sr
Capture Clock    : foo.counter_4_LC_9_5_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top_module|clk:R#1)    -INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -197
-----------------------------------------------   ----- 
End-of-path required time (ps)                     -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3792
---------------------------------------   ---- 
End-of-path arrival time (ps)             3792
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                   top_module                     0                 0   +INF  RISE       1
reset_ibuf_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
reset_ibuf_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__76/I                                 Odrv4                          0               973   +INF  FALL       1
I__76/O                                 Odrv4                        372              1345   +INF  FALL       1
I__77/I                                 Span4Mux_v                     0              1345   +INF  FALL       1
I__77/O                                 Span4Mux_v                   372              1716   +INF  FALL       1
I__79/I                                 Span4Mux_s3_h                  0              1716   +INF  FALL       1
I__79/O                                 Span4Mux_s3_h                231              1948   +INF  FALL       1
I__83/I                                 IoSpan4Mux                     0              1948   +INF  FALL       1
I__83/O                                 IoSpan4Mux                   323              2270   +INF  FALL       1
I__87/I                                 LocalMux                       0              2270   +INF  FALL       1
I__87/O                                 LocalMux                     309              2579   +INF  FALL       1
I__91/I                                 IoInMux                        0              2579   +INF  FALL       1
I__91/O                                 IoInMux                      217              2796   +INF  FALL       1
foo.N_28_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2796   +INF  FALL       1
foo.N_28_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3357   +INF  FALL      23
I__238/I                                gio2CtrlBuf                    0              3357   +INF  FALL       1
I__238/O                                gio2CtrlBuf                    0              3357   +INF  FALL       1
I__239/I                                GlobalMux                      0              3357   +INF  FALL       1
I__239/O                                GlobalMux                     77              3435   +INF  FALL       1
I__245/I                                SRMux                          0              3435   +INF  FALL       1
I__245/O                                SRMux                        358              3792   +INF  FALL       1
foo.counter_4_LC_9_5_3/sr               LogicCell40_SEQ_MODE_1000      0              3792   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__255/I                                          ClkMux                         0              2073  RISE       1
I__255/O                                          ClkMux                       309              2381  RISE       1
foo.counter_4_LC_9_5_3/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : foo.counter_3_LC_9_5_2/sr
Capture Clock    : foo.counter_3_LC_9_5_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top_module|clk:R#1)    -INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -197
-----------------------------------------------   ----- 
End-of-path required time (ps)                     -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3792
---------------------------------------   ---- 
End-of-path arrival time (ps)             3792
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                   top_module                     0                 0   +INF  RISE       1
reset_ibuf_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
reset_ibuf_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__76/I                                 Odrv4                          0               973   +INF  FALL       1
I__76/O                                 Odrv4                        372              1345   +INF  FALL       1
I__77/I                                 Span4Mux_v                     0              1345   +INF  FALL       1
I__77/O                                 Span4Mux_v                   372              1716   +INF  FALL       1
I__79/I                                 Span4Mux_s3_h                  0              1716   +INF  FALL       1
I__79/O                                 Span4Mux_s3_h                231              1948   +INF  FALL       1
I__83/I                                 IoSpan4Mux                     0              1948   +INF  FALL       1
I__83/O                                 IoSpan4Mux                   323              2270   +INF  FALL       1
I__87/I                                 LocalMux                       0              2270   +INF  FALL       1
I__87/O                                 LocalMux                     309              2579   +INF  FALL       1
I__91/I                                 IoInMux                        0              2579   +INF  FALL       1
I__91/O                                 IoInMux                      217              2796   +INF  FALL       1
foo.N_28_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2796   +INF  FALL       1
foo.N_28_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3357   +INF  FALL      23
I__238/I                                gio2CtrlBuf                    0              3357   +INF  FALL       1
I__238/O                                gio2CtrlBuf                    0              3357   +INF  FALL       1
I__239/I                                GlobalMux                      0              3357   +INF  FALL       1
I__239/O                                GlobalMux                     77              3435   +INF  FALL       1
I__245/I                                SRMux                          0              3435   +INF  FALL       1
I__245/O                                SRMux                        358              3792   +INF  FALL       1
foo.counter_3_LC_9_5_2/sr               LogicCell40_SEQ_MODE_1000      0              3792   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__255/I                                          ClkMux                         0              2073  RISE       1
I__255/O                                          ClkMux                       309              2381  RISE       1
foo.counter_3_LC_9_5_2/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : foo.counter_2_LC_9_5_1/sr
Capture Clock    : foo.counter_2_LC_9_5_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top_module|clk:R#1)    -INF
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2381
- Setup Time                                       -197
-----------------------------------------------   ----- 
End-of-path required time (ps)                     -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3792
---------------------------------------   ---- 
End-of-path arrival time (ps)             3792
 
Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                   top_module                     0                 0   +INF  RISE       1
reset_ibuf_iopad/PACKAGEPIN:in          IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_iopad/DOUT                   IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
reset_ibuf_preio/DIN0                   PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__76/I                                 Odrv4                          0               973   +INF  FALL       1
I__76/O                                 Odrv4                        372              1345   +INF  FALL       1
I__77/I                                 Span4Mux_v                     0              1345   +INF  FALL       1
I__77/O                                 Span4Mux_v                   372              1716   +INF  FALL       1
I__79/I                                 Span4Mux_s3_h                  0              1716   +INF  FALL       1
I__79/O                                 Span4Mux_s3_h                231              1948   +INF  FALL       1
I__83/I                                 IoSpan4Mux                     0              1948   +INF  FALL       1
I__83/O                                 IoSpan4Mux                   323              2270   +INF  FALL       1
I__87/I                                 LocalMux                       0              2270   +INF  FALL       1
I__87/O                                 LocalMux                     309              2579   +INF  FALL       1
I__91/I                                 IoInMux                        0              2579   +INF  FALL       1
I__91/O                                 IoInMux                      217              2796   +INF  FALL       1
foo.N_28_g_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2796   +INF  FALL       1
foo.N_28_g_gb/GLOBALBUFFEROUTPUT        ICE_GB                       561              3357   +INF  FALL      23
I__238/I                                gio2CtrlBuf                    0              3357   +INF  FALL       1
I__238/O                                gio2CtrlBuf                    0              3357   +INF  FALL       1
I__239/I                                GlobalMux                      0              3357   +INF  FALL       1
I__239/O                                GlobalMux                     77              3435   +INF  FALL       1
I__245/I                                SRMux                          0              3435   +INF  FALL       1
I__245/O                                SRMux                        358              3792   +INF  FALL       1
foo.counter_2_LC_9_5_1/sr               LogicCell40_SEQ_MODE_1000      0              3792   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               top_module                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__246/I                                          gio2CtrlBuf                    0              1918  RISE       1
I__246/O                                          gio2CtrlBuf                    0              1918  RISE       1
I__247/I                                          GlobalMux                      0              1918  RISE       1
I__247/O                                          GlobalMux                    154              2073  RISE       1
I__255/I                                          ClkMux                         0              2073  RISE       1
I__255/O                                          ClkMux                       309              2381  RISE       1
foo.counter_2_LC_9_5_1/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1


===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

