{
  "Top": "lenet5",
  "RtlTop": "lenet5",
  "RtlPrefix": "",
  "RtlSubPrefix": "lenet5_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu7ev",
    "Package": "-ffvc1156",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "input_layer": {
      "index": "0",
      "direction": "in",
      "srcType": "float const *",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "input_layer_address0",
          "name": "input_layer_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "input_layer_ce0",
          "name": "input_layer_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "input_layer_q0",
          "name": "input_layer_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "output": {
      "index": "1",
      "direction": "unused",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "output_r",
          "name": "output_r",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -flow=impl"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "lenet5"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "25382",
    "Latency": "25381"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "lenet5",
    "Version": "1.0",
    "DisplayName": "Lenet5",
    "Revision": "2113936057",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_lenet5_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/..\/lenet5\/hw_layers\/activation.cpp",
      "..\/..\/..\/lenet5\/hw_layers\/activation.h",
      "..\/..\/..\/lenet5\/hw_layers\/image_convolution.cpp",
      "..\/..\/..\/lenet5\/hw_layers\/image_convolution.h",
      "..\/..\/..\/lenet5\/hw_layers\/image_fullyconnected.h",
      "..\/..\/..\/lenet5\/hw_layers\/image_pool.cpp",
      "..\/..\/..\/lenet5\/hw_layers\/image_pool.h",
      "..\/..\/..\/lenet5\/classify_lib.h",
      "..\/..\/..\/lenet5\/common.h",
      "..\/..\/..\/lenet5\/hw_layers\/image_pool.hpp",
      "..\/..\/Lenet.cpp",
      "..\/..\/lenet5.hpp",
      "..\/..\/Weights_Conv1.h",
      "..\/..\/Weights_Pool1.h",
      "..\/..\/Weights_Pool2.h",
      "..\/..\/Wfc2.h",
      "..\/..\/Wconv2.h"
    ],
    "Vhdl": [
      "impl\/vhdl\/lenet5_CONVOLUTION_LAYER_1.vhd",
      "impl\/vhdl\/lenet5_CONVOLUTION_LAYER_1_IBRAM_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/lenet5_CONVOLUTION_LAYER_1_OBRAM_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/lenet5_CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3.vhd",
      "impl\/vhdl\/lenet5_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL.vhd",
      "impl\/vhdl\/lenet5_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL_WBRAM_5_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/lenet5_CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3.vhd",
      "impl\/vhdl\/lenet5_CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3_hconv1_local_lbkb.vhd",
      "impl\/vhdl\/lenet5_fadd_32ns_32ns_32_4_full_dsp_1.vhd",
      "impl\/vhdl\/lenet5_fdiv_32ns_32ns_32_9_no_dsp_1.vhd",
      "impl\/vhdl\/lenet5_fexp_32ns_32ns_32_8_full_dsp_1.vhd",
      "impl\/vhdl\/lenet5_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/lenet5_fmul_32ns_32ns_32_3_max_dsp_1.vhd",
      "impl\/vhdl\/lenet5_mac_muladd_10ns_3ns_10ns_13_4_1.vhd",
      "impl\/vhdl\/lenet5_mul_13ns_15ns_27_1_1.vhd",
      "impl\/vhdl\/lenet5_sparsemux_13_3_32_1_1.vhd",
      "impl\/vhdl\/lenet5_urem_10ns_4ns_3_14_1.vhd",
      "impl\/vhdl\/lenet5.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/lenet5_CONVOLUTION_LAYER_1.v",
      "impl\/verilog\/lenet5_CONVOLUTION_LAYER_1_IBRAM_RAM_AUTO_1R1W.v",
      "impl\/verilog\/lenet5_CONVOLUTION_LAYER_1_OBRAM_RAM_AUTO_1R1W.v",
      "impl\/verilog\/lenet5_CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3.v",
      "impl\/verilog\/lenet5_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL.v",
      "impl\/verilog\/lenet5_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL_WBRAM_5_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/lenet5_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL_WBRAM_5_RAM_AUTO_1R1W.v",
      "impl\/verilog\/lenet5_CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3.v",
      "impl\/verilog\/lenet5_CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3_hconv1_local_lbkb.v",
      "impl\/verilog\/lenet5_fadd_32ns_32ns_32_4_full_dsp_1.v",
      "impl\/verilog\/lenet5_fdiv_32ns_32ns_32_9_no_dsp_1.v",
      "impl\/verilog\/lenet5_fexp_32ns_32ns_32_8_full_dsp_1.v",
      "impl\/verilog\/lenet5_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/lenet5_fmul_32ns_32ns_32_3_max_dsp_1.v",
      "impl\/verilog\/lenet5_mac_muladd_10ns_3ns_10ns_13_4_1.v",
      "impl\/verilog\/lenet5_mul_13ns_15ns_27_1_1.v",
      "impl\/verilog\/lenet5_power.xpe",
      "impl\/verilog\/lenet5_sparsemux_13_3_32_1_1.v",
      "impl\/verilog\/lenet5_urem_10ns_4ns_3_14_1.v",
      "impl\/verilog\/lenet5.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/lenet5_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl",
      "impl\/misc\/lenet5_fdiv_32ns_32ns_32_9_no_dsp_1_ip.tcl",
      "impl\/misc\/lenet5_fexp_32ns_32ns_32_8_full_dsp_1_ip.tcl",
      "impl\/misc\/lenet5_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/lenet5.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "lenet5_fadd_32ns_32ns_32_4_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name lenet5_fadd_32ns_32ns_32_4_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "lenet5_fdiv_32ns_32ns_32_9_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 7 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name lenet5_fdiv_32ns_32ns_32_9_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "lenet5_fexp_32ns_32ns_32_8_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 6 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name lenet5_fexp_32ns_32ns_32_8_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Exponential CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "lenet5_fmul_32ns_32ns_32_3_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 1 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name lenet5_fmul_32ns_32ns_32_3_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "input_layer_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "10",
      "portMap": {"input_layer_address0": "DATA"},
      "ports": ["input_layer_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "input_layer"
        }]
    },
    "input_layer_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"input_layer_q0": "DATA"},
      "ports": ["input_layer_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "input_layer"
        }]
    },
    "output_r": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"output_r": "DATA"},
      "ports": ["output_r"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "output"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "input_layer_address0": {
      "dir": "out",
      "width": "10"
    },
    "input_layer_ce0": {
      "dir": "out",
      "width": "1"
    },
    "input_layer_q0": {
      "dir": "in",
      "width": "32"
    },
    "output_r": {
      "dir": "in",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "lenet5",
      "Instances": [{
          "ModuleName": "CONVOLUTION_LAYER_1",
          "InstanceName": "grp_CONVOLUTION_LAYER_1_fu_24",
          "BindInstances": "IBRAM_U OBRAM_U OBRAM_1_U OBRAM_2_U OBRAM_3_U OBRAM_4_U OBRAM_5_U",
          "Instances": [
            {
              "ModuleName": "CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3",
              "InstanceName": "grp_CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3_fu_48",
              "BindInstances": "icmp_ln36_fu_100_p2 add_ln36_1_fu_106_p2 add_ln36_fu_118_p2 icmp_ln38_fu_124_p2 select_ln36_fu_130_p3 select_ln36_1_fu_138_p3 add_ln40_fu_162_p2 add_ln38_fu_173_p2"
            },
            {
              "ModuleName": "CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL",
              "InstanceName": "grp_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL_fu_56",
              "BindInstances": "WBRAM_5_U WBRAM_4_U WBRAM_3_U WBRAM_2_U WBRAM_1_U WBRAM_U icmp_ln73_fu_397_p2 add_ln73_1_fu_403_p2 add_ln73_fu_427_p2 icmp_ln75_fu_433_p2 select_ln73_fu_439_p3 xor_ln73_fu_447_p2 icmp_ln79_fu_453_p2 and_ln73_fu_459_p2 icmp_ln77_fu_465_p2 and_ln73_1_fu_471_p2 select_ln73_1_fu_477_p3 add_ln75_fu_485_p2 empty_fu_491_p2 row_mid213_fu_497_p3 exitcond_flatten8_not_fu_505_p2 not_exitcond_flatten8_mid241_fu_511_p2 icmp_ln79_mid218_fu_517_p2 select_ln75_fu_523_p3 add_ln77_fu_531_p2 empty_23_fu_537_p2 empty_24_fu_543_p2 col_mid2_fu_549_p3 select_ln77_fu_557_p3 empty_26_fu_607_p2 empty_27_fu_613_p2 empty_28_fu_619_p2 add_ln81_fu_625_p2 fmul_32ns_32ns_32_3_max_dsp_1_U10 fmul_32ns_32ns_32_3_max_dsp_1_U11 fmul_32ns_32ns_32_3_max_dsp_1_U12 fmul_32ns_32ns_32_3_max_dsp_1_U13 fmul_32ns_32ns_32_3_max_dsp_1_U14 fadd_32ns_32ns_32_4_full_dsp_1_U6 fadd_32ns_32ns_32_4_full_dsp_1_U7 fadd_32ns_32ns_32_4_full_dsp_1_U8 storemerge75105_fu_756_p3 storemerge738789103_fu_762_p3 storemerge77798591101_fu_768_p3 storemerge7281839399_fu_774_p3 storemerge749597_fu_780_p3 storemerge76_fu_786_p3 add_ln79_fu_644_p2 add_ln77_1_fu_650_p2 select_ln77_1_fu_656_p3 add_ln75_1_fu_664_p2 select_ln75_1_fu_670_p3"
            },
            {
              "ModuleName": "CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3",
              "InstanceName": "grp_CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3_fu_67",
              "BindInstances": "hconv1_local_local_U hconv1_1_local_local_U hconv1_2_local_local_U hconv1_3_local_local_U hconv1_4_local_local_U icmp_ln101_fu_301_p2 add_ln101_1_fu_307_p2 add_ln101_fu_359_p2 icmp_ln102_fu_316_p2 select_ln101_fu_322_p3 select_ln101_1_fu_365_p3 sparsemux_13_3_32_1_1_U31 fexp_32ns_32ns_32_8_full_dsp_1_U30 fdiv_32ns_32ns_32_9_no_dsp_1_U29 grp_fu_425_p0 mac_muladd_10ns_3ns_10ns_13_4_1_U34 mac_muladd_10ns_3ns_10ns_13_4_1_U34 mul_13ns_15ns_27_1_1_U33 urem_10ns_4ns_3_14_1_U32 add_ln102_fu_340_p2"
            }
          ]
        }]
    },
    "Info": {
      "CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "CONVOLUTION_LAYER_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "lenet5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3": {
        "Latency": {
          "LatencyBest": "1026",
          "LatencyAvg": "1026",
          "LatencyWorst": "1026",
          "PipelineII": "1025",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.616"
        },
        "Loops": [{
            "Name": "copy_input_2_copy_input_3",
            "TripCount": "1024",
            "Latency": "1024",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "36",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "180",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL": {
        "Latency": {
          "LatencyBest": "19610",
          "LatencyAvg": "19610",
          "LatencyWorst": "19610",
          "PipelineII": "19601",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.016"
        },
        "Loops": [{
            "Name": "ROW_K_COL_K_ROW_COL",
            "TripCount": "19600",
            "Latency": "19608",
            "PipelineII": "1",
            "PipelineDepth": "10"
          }],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "21",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "1",
          "FF": "3418",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "2490",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3": {
        "Latency": {
          "LatencyBest": "4739",
          "LatencyAvg": "4739",
          "LatencyWorst": "4739",
          "PipelineII": "4705",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.057"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_101_2_VITIS_LOOP_102_3",
            "TripCount": "4704",
            "Latency": "4737",
            "PipelineII": "1",
            "PipelineDepth": "35"
          }],
        "Area": {
          "BRAM_18K": "10",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "1",
          "DSP": "9",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "~0",
          "FF": "1216",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "1442",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "CONVOLUTION_LAYER_1": {
        "Latency": {
          "LatencyBest": "25380",
          "LatencyAvg": "25380",
          "LatencyWorst": "25380",
          "PipelineII": "25380",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.057"
        },
        "Area": {
          "BRAM_18K": "24",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "3",
          "DSP": "39",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "2",
          "FF": "5488",
          "AVAIL_FF": "460800",
          "UTIL_FF": "1",
          "LUT": "5407",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "2",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "lenet5": {
        "Latency": {
          "LatencyBest": "25381",
          "LatencyAvg": "25381",
          "LatencyWorst": "25381",
          "PipelineII": "25382",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.057"
        },
        "Area": {
          "BRAM_18K": "24",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "3",
          "DSP": "39",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "2",
          "FF": "5491",
          "AVAIL_FF": "460800",
          "UTIL_FF": "1",
          "LUT": "5421",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "2",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-02-01 13:37:04 IST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.2"
  }
}
