#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x614a6c3065d0 .scope module, "testbench_riscv" "testbench_riscv" 2 5;
 .timescale -9 -12;
P_0x614a6c2bdd30 .param/l "CLK_PERIOD" 0 2 16, +C4<00000000000000000000000000001010>;
P_0x614a6c2bdd70 .param/l "NUM_INSTRUCTIONS_IN_FILE" 0 2 18, +C4<00000000000000000000000000010110>;
P_0x614a6c2bddb0 .param/l "SIMULATION_CYCLES" 0 2 20, +C4<000000000000000000000000000100000>;
v0x614a6c34a780_0 .net "Instr_I", 31 0, L_0x614a6c34b340;  1 drivers
v0x614a6c34a860_0 .net "PC_I", 31 0, L_0x614a6c34b280;  1 drivers
v0x614a6c34a900_0 .var "clk", 0 0;
v0x614a6c34aa30_0 .var/i "cycle_count_monitor", 31 0;
v0x614a6c34aad0_0 .var/i "i", 31 0;
v0x614a6c34abb0_0 .var "reset", 0 0;
S_0x614a6c2c42c0 .scope module, "dut" "main" 2 23, 3 13 0, S_0x614a6c3065d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "PC_I";
    .port_info 3 /OUTPUT 32 "Instr_I";
L_0x614a6c34b280 .functor BUFZ 32, v0x614a6c345320_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x614a6c34b340 .functor BUFZ 32, v0x614a6c343870_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x614a6c3488b0_0 .net "ALUctrl_src", 0 0, v0x614a6c3449d0_0;  1 drivers
v0x614a6c3489c0_0 .net "ALUmux", 31 0, v0x614a6c306dd0_0;  1 drivers
v0x614a6c348ad0_0 .net "ALUop_ctrl", 1 0, v0x614a6c3448f0_0;  1 drivers
v0x614a6c348bc0_0 .net "ALUr", 31 0, v0x614a6c343dd0_0;  1 drivers
v0x614a6c348c80_0 .net "ALUselOp", 3 0, v0x614a6c30d240_0;  1 drivers
v0x614a6c348de0_0 .net "ALUzero", 0 0, v0x614a6c344060_0;  1 drivers
v0x614a6c348ed0_0 .net "Branch_beq_ctrl", 0 0, v0x614a6c344aa0_0;  1 drivers
v0x614a6c348fc0_0 .net "Branch_flag", 0 0, v0x614a6c346e00_0;  1 drivers
v0x614a6c3490b0_0 .net "DataMem_ReadOut", 31 0, v0x614a6c342390_0;  1 drivers
v0x614a6c349200_0 .net "Imm", 31 0, v0x614a6c343370_0;  1 drivers
v0x614a6c3492c0_0 .net "Instr", 31 0, v0x614a6c343870_0;  1 drivers
v0x614a6c3493d0_0 .net "Instr_I", 31 0, L_0x614a6c34b340;  alias, 1 drivers
v0x614a6c3494b0_0 .net "MemRead_ctrl", 0 0, v0x614a6c344b70_0;  1 drivers
v0x614a6c3495a0_0 .net "MemReg_ctrl", 0 0, v0x614a6c344d30_0;  1 drivers
v0x614a6c349690_0 .net "MemWrite_ctrl", 0 0, v0x614a6c344c40_0;  1 drivers
v0x614a6c349780_0 .net "PC4", 31 0, v0x614a6c348090_0;  1 drivers
v0x614a6c349890_0 .net "PC_I", 31 0, L_0x614a6c34b280;  alias, 1 drivers
v0x614a6c349a80_0 .net "PC_Mux", 31 0, v0x614a6c3477f0_0;  1 drivers
v0x614a6c349b90_0 .net "PC_S", 31 0, v0x614a6c345320_0;  1 drivers
v0x614a6c349c50_0 .net "PC_branch", 31 0, v0x614a6c347470_0;  1 drivers
v0x614a6c349d10_0 .net "ReadData1", 31 0, v0x614a6c345a50_0;  1 drivers
v0x614a6c349e20_0 .net "ReadData2", 31 0, v0x614a6c345b30_0;  1 drivers
v0x614a6c349ee0_0 .net "RegWrite_ctrl", 0 0, v0x614a6c344e70_0;  1 drivers
v0x614a6c349fd0_0 .net "WriteB", 31 0, v0x614a6c3484a0_0;  1 drivers
v0x614a6c34a0e0_0 .net *"_ivl_19", 0 0, L_0x614a6c35b4d0;  1 drivers
v0x614a6c34a1c0_0 .net "clk", 0 0, v0x614a6c34a900_0;  1 drivers
v0x614a6c34a260_0 .net "funct3", 2 0, L_0x614a6c34af20;  1 drivers
v0x614a6c34a320_0 .net "funct7", 6 0, L_0x614a6c34b1a0;  1 drivers
v0x614a6c34a3e0_0 .net "opcode", 6 0, L_0x614a6c34ace0;  1 drivers
v0x614a6c34a4a0_0 .net "rd", 4 0, L_0x614a6c34ada0;  1 drivers
v0x614a6c34a540_0 .net "reset", 0 0, v0x614a6c34abb0_0;  1 drivers
v0x614a6c34a5e0_0 .net "rs1", 4 0, L_0x614a6c34afc0;  1 drivers
v0x614a6c34a680_0 .net "rs2", 4 0, L_0x614a6c34b0b0;  1 drivers
L_0x614a6c34ace0 .part v0x614a6c343870_0, 0, 7;
L_0x614a6c34ada0 .part v0x614a6c343870_0, 7, 5;
L_0x614a6c34af20 .part v0x614a6c343870_0, 12, 3;
L_0x614a6c34afc0 .part v0x614a6c343870_0, 15, 5;
L_0x614a6c34b0b0 .part v0x614a6c343870_0, 20, 5;
L_0x614a6c34b1a0 .part v0x614a6c343870_0, 25, 7;
L_0x614a6c35b4d0 .part L_0x614a6c34b1a0, 5, 1;
L_0x614a6c35b5c0 .concat [ 3 1 0 0], L_0x614a6c34af20, L_0x614a6c35b4d0;
S_0x614a6c2c4450 .scope module, "Alu_Control_Unit" "ALUc" 3 103, 4 1 0, S_0x614a6c2c42c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "ALUop";
    .port_info 1 /INPUT 4 "Funct";
    .port_info 2 /OUTPUT 4 "Op";
v0x614a6c325890_0 .net "ALUop", 1 0, v0x614a6c3448f0_0;  alias, 1 drivers
v0x614a6c328150_0 .net "Funct", 3 0, L_0x614a6c35b5c0;  1 drivers
v0x614a6c30d240_0 .var "Op", 3 0;
E_0x614a6c2c0750 .event anyedge, v0x614a6c325890_0, v0x614a6c328150_0;
S_0x614a6c340880 .scope module, "Alu_mux_operand2" "Mux" 3 109, 5 1 0, S_0x614a6c2c42c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "num1";
    .port_info 1 /INPUT 32 "num2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "data_S";
v0x614a6c306dd0_0 .var "data_S", 31 0;
v0x614a6c340b10_0 .net "num1", 31 0, v0x614a6c345b30_0;  alias, 1 drivers
v0x614a6c340bf0_0 .net "num2", 31 0, v0x614a6c343370_0;  alias, 1 drivers
v0x614a6c340ce0_0 .net "sel", 0 0, v0x614a6c3449d0_0;  alias, 1 drivers
E_0x614a6c2c0ad0 .event anyedge, v0x614a6c340ce0_0, v0x614a6c340b10_0, v0x614a6c340bf0_0;
S_0x614a6c340e50 .scope module, "Data_Mem_Module" "Data_Mem" 3 136, 6 1 0, S_0x614a6c2c42c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "ReadData";
    .port_info 3 /INPUT 32 "WriteData";
    .port_info 4 /INPUT 32 "MemSum";
    .port_info 5 /INPUT 1 "MemWrite";
    .port_info 6 /INPUT 1 "MemRead";
    .port_info 7 /INPUT 3 "Funct3";
L_0x7500b8729060 .functor BUFT 1, C4<11111111111111111111111111111100>, C4<0>, C4<0>, C4<0>;
L_0x614a6c35b700 .functor AND 32, v0x614a6c343dd0_0, L_0x7500b8729060, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0x614a6c341390_0 .var "Byte_Selec", 7 0;
v0x614a6c341490_0 .net "Funct3", 2 0, L_0x614a6c34af20;  alias, 1 drivers
v0x614a6c341570 .array "Mem", 63 0, 31 0;
v0x614a6c341e40_0 .net "MemRead", 0 0, v0x614a6c344b70_0;  alias, 1 drivers
v0x614a6c341f00_0 .net "MemSum", 31 0, v0x614a6c343dd0_0;  alias, 1 drivers
v0x614a6c342030_0 .net "MemWrite", 0 0, v0x614a6c344c40_0;  alias, 1 drivers
v0x614a6c3420f0_0 .net "Palavra_Sum", 31 0, L_0x614a6c35b700;  1 drivers
v0x614a6c3421d0_0 .var "Palavra_lida", 31 0;
v0x614a6c3422b0_0 .var "Palavra_temp", 31 0;
v0x614a6c342390_0 .var "ReadData", 31 0;
v0x614a6c342470_0 .net "WriteData", 31 0, v0x614a6c345b30_0;  alias, 1 drivers
v0x614a6c342530_0 .net/2u *"_ivl_0", 31 0, L_0x7500b8729060;  1 drivers
v0x614a6c3425f0_0 .net *"_ivl_4", 31 0, L_0x614a6c35b860;  1 drivers
v0x614a6c3426d0_0 .net *"_ivl_6", 29 0, L_0x614a6c35b770;  1 drivers
L_0x7500b87290a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x614a6c3427b0_0 .net *"_ivl_8", 1 0, L_0x7500b87290a8;  1 drivers
v0x614a6c342890_0 .net "bytePalavra", 1 0, L_0x614a6c35ba90;  1 drivers
v0x614a6c342970_0 .net "clk", 0 0, v0x614a6c34a900_0;  alias, 1 drivers
v0x614a6c342a30_0 .var/i "i", 31 0;
v0x614a6c342b10_0 .net "idPalavra", 5 0, L_0x614a6c35b9a0;  1 drivers
v0x614a6c342bf0_0 .net "reset", 0 0, v0x614a6c34abb0_0;  alias, 1 drivers
E_0x614a6c2c1400 .event posedge, v0x614a6c342970_0;
v0x614a6c341570_0 .array/port v0x614a6c341570, 0;
v0x614a6c341570_1 .array/port v0x614a6c341570, 1;
E_0x614a6c2aa5d0/0 .event anyedge, v0x614a6c341e40_0, v0x614a6c342b10_0, v0x614a6c341570_0, v0x614a6c341570_1;
v0x614a6c341570_2 .array/port v0x614a6c341570, 2;
v0x614a6c341570_3 .array/port v0x614a6c341570, 3;
v0x614a6c341570_4 .array/port v0x614a6c341570, 4;
v0x614a6c341570_5 .array/port v0x614a6c341570, 5;
E_0x614a6c2aa5d0/1 .event anyedge, v0x614a6c341570_2, v0x614a6c341570_3, v0x614a6c341570_4, v0x614a6c341570_5;
v0x614a6c341570_6 .array/port v0x614a6c341570, 6;
v0x614a6c341570_7 .array/port v0x614a6c341570, 7;
v0x614a6c341570_8 .array/port v0x614a6c341570, 8;
v0x614a6c341570_9 .array/port v0x614a6c341570, 9;
E_0x614a6c2aa5d0/2 .event anyedge, v0x614a6c341570_6, v0x614a6c341570_7, v0x614a6c341570_8, v0x614a6c341570_9;
v0x614a6c341570_10 .array/port v0x614a6c341570, 10;
v0x614a6c341570_11 .array/port v0x614a6c341570, 11;
v0x614a6c341570_12 .array/port v0x614a6c341570, 12;
v0x614a6c341570_13 .array/port v0x614a6c341570, 13;
E_0x614a6c2aa5d0/3 .event anyedge, v0x614a6c341570_10, v0x614a6c341570_11, v0x614a6c341570_12, v0x614a6c341570_13;
v0x614a6c341570_14 .array/port v0x614a6c341570, 14;
v0x614a6c341570_15 .array/port v0x614a6c341570, 15;
v0x614a6c341570_16 .array/port v0x614a6c341570, 16;
v0x614a6c341570_17 .array/port v0x614a6c341570, 17;
E_0x614a6c2aa5d0/4 .event anyedge, v0x614a6c341570_14, v0x614a6c341570_15, v0x614a6c341570_16, v0x614a6c341570_17;
v0x614a6c341570_18 .array/port v0x614a6c341570, 18;
v0x614a6c341570_19 .array/port v0x614a6c341570, 19;
v0x614a6c341570_20 .array/port v0x614a6c341570, 20;
v0x614a6c341570_21 .array/port v0x614a6c341570, 21;
E_0x614a6c2aa5d0/5 .event anyedge, v0x614a6c341570_18, v0x614a6c341570_19, v0x614a6c341570_20, v0x614a6c341570_21;
v0x614a6c341570_22 .array/port v0x614a6c341570, 22;
v0x614a6c341570_23 .array/port v0x614a6c341570, 23;
v0x614a6c341570_24 .array/port v0x614a6c341570, 24;
v0x614a6c341570_25 .array/port v0x614a6c341570, 25;
E_0x614a6c2aa5d0/6 .event anyedge, v0x614a6c341570_22, v0x614a6c341570_23, v0x614a6c341570_24, v0x614a6c341570_25;
v0x614a6c341570_26 .array/port v0x614a6c341570, 26;
v0x614a6c341570_27 .array/port v0x614a6c341570, 27;
v0x614a6c341570_28 .array/port v0x614a6c341570, 28;
v0x614a6c341570_29 .array/port v0x614a6c341570, 29;
E_0x614a6c2aa5d0/7 .event anyedge, v0x614a6c341570_26, v0x614a6c341570_27, v0x614a6c341570_28, v0x614a6c341570_29;
v0x614a6c341570_30 .array/port v0x614a6c341570, 30;
v0x614a6c341570_31 .array/port v0x614a6c341570, 31;
v0x614a6c341570_32 .array/port v0x614a6c341570, 32;
v0x614a6c341570_33 .array/port v0x614a6c341570, 33;
E_0x614a6c2aa5d0/8 .event anyedge, v0x614a6c341570_30, v0x614a6c341570_31, v0x614a6c341570_32, v0x614a6c341570_33;
v0x614a6c341570_34 .array/port v0x614a6c341570, 34;
v0x614a6c341570_35 .array/port v0x614a6c341570, 35;
v0x614a6c341570_36 .array/port v0x614a6c341570, 36;
v0x614a6c341570_37 .array/port v0x614a6c341570, 37;
E_0x614a6c2aa5d0/9 .event anyedge, v0x614a6c341570_34, v0x614a6c341570_35, v0x614a6c341570_36, v0x614a6c341570_37;
v0x614a6c341570_38 .array/port v0x614a6c341570, 38;
v0x614a6c341570_39 .array/port v0x614a6c341570, 39;
v0x614a6c341570_40 .array/port v0x614a6c341570, 40;
v0x614a6c341570_41 .array/port v0x614a6c341570, 41;
E_0x614a6c2aa5d0/10 .event anyedge, v0x614a6c341570_38, v0x614a6c341570_39, v0x614a6c341570_40, v0x614a6c341570_41;
v0x614a6c341570_42 .array/port v0x614a6c341570, 42;
v0x614a6c341570_43 .array/port v0x614a6c341570, 43;
v0x614a6c341570_44 .array/port v0x614a6c341570, 44;
v0x614a6c341570_45 .array/port v0x614a6c341570, 45;
E_0x614a6c2aa5d0/11 .event anyedge, v0x614a6c341570_42, v0x614a6c341570_43, v0x614a6c341570_44, v0x614a6c341570_45;
v0x614a6c341570_46 .array/port v0x614a6c341570, 46;
v0x614a6c341570_47 .array/port v0x614a6c341570, 47;
v0x614a6c341570_48 .array/port v0x614a6c341570, 48;
v0x614a6c341570_49 .array/port v0x614a6c341570, 49;
E_0x614a6c2aa5d0/12 .event anyedge, v0x614a6c341570_46, v0x614a6c341570_47, v0x614a6c341570_48, v0x614a6c341570_49;
v0x614a6c341570_50 .array/port v0x614a6c341570, 50;
v0x614a6c341570_51 .array/port v0x614a6c341570, 51;
v0x614a6c341570_52 .array/port v0x614a6c341570, 52;
v0x614a6c341570_53 .array/port v0x614a6c341570, 53;
E_0x614a6c2aa5d0/13 .event anyedge, v0x614a6c341570_50, v0x614a6c341570_51, v0x614a6c341570_52, v0x614a6c341570_53;
v0x614a6c341570_54 .array/port v0x614a6c341570, 54;
v0x614a6c341570_55 .array/port v0x614a6c341570, 55;
v0x614a6c341570_56 .array/port v0x614a6c341570, 56;
v0x614a6c341570_57 .array/port v0x614a6c341570, 57;
E_0x614a6c2aa5d0/14 .event anyedge, v0x614a6c341570_54, v0x614a6c341570_55, v0x614a6c341570_56, v0x614a6c341570_57;
v0x614a6c341570_58 .array/port v0x614a6c341570, 58;
v0x614a6c341570_59 .array/port v0x614a6c341570, 59;
v0x614a6c341570_60 .array/port v0x614a6c341570, 60;
v0x614a6c341570_61 .array/port v0x614a6c341570, 61;
E_0x614a6c2aa5d0/15 .event anyedge, v0x614a6c341570_58, v0x614a6c341570_59, v0x614a6c341570_60, v0x614a6c341570_61;
v0x614a6c341570_62 .array/port v0x614a6c341570, 62;
v0x614a6c341570_63 .array/port v0x614a6c341570, 63;
E_0x614a6c2aa5d0/16 .event anyedge, v0x614a6c341570_62, v0x614a6c341570_63;
E_0x614a6c2aa5d0 .event/or E_0x614a6c2aa5d0/0, E_0x614a6c2aa5d0/1, E_0x614a6c2aa5d0/2, E_0x614a6c2aa5d0/3, E_0x614a6c2aa5d0/4, E_0x614a6c2aa5d0/5, E_0x614a6c2aa5d0/6, E_0x614a6c2aa5d0/7, E_0x614a6c2aa5d0/8, E_0x614a6c2aa5d0/9, E_0x614a6c2aa5d0/10, E_0x614a6c2aa5d0/11, E_0x614a6c2aa5d0/12, E_0x614a6c2aa5d0/13, E_0x614a6c2aa5d0/14, E_0x614a6c2aa5d0/15, E_0x614a6c2aa5d0/16;
L_0x614a6c35b770 .part L_0x614a6c35b700, 2, 30;
L_0x614a6c35b860 .concat [ 30 2 0 0], L_0x614a6c35b770, L_0x7500b87290a8;
L_0x614a6c35b9a0 .part L_0x614a6c35b860, 0, 6;
L_0x614a6c35ba90 .part v0x614a6c343dd0_0, 0, 2;
S_0x614a6c342db0 .scope module, "Immediate_Generator" "Imm" 3 98, 7 1 0, S_0x614a6c2c42c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "Instr";
    .port_info 1 /OUTPUT 32 "imm_data";
P_0x614a6c321340 .param/l "B_TYPE" 1 7 11, C4<1100011>;
P_0x614a6c321380 .param/l "I_ARITH" 1 7 9, C4<0010011>;
P_0x614a6c3213c0 .param/l "I_LOAD" 1 7 8, C4<0000011>;
P_0x614a6c321400 .param/l "S_TYPE" 1 7 10, C4<0100011>;
v0x614a6c343190_0 .net "Instr", 31 0, v0x614a6c343870_0;  alias, 1 drivers
v0x614a6c343290_0 .net "Opcode", 6 0, L_0x614a6c35b430;  1 drivers
v0x614a6c343370_0 .var "imm_data", 31 0;
E_0x614a6c327df0 .event anyedge, v0x614a6c343290_0, v0x614a6c343190_0;
L_0x614a6c35b430 .part v0x614a6c343870_0, 0, 7;
S_0x614a6c343480 .scope module, "Instrucao_Memoria" "Instr_Mem" 3 70, 8 1 0, S_0x614a6c2c42c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "Ender_Instr";
    .port_info 1 /OUTPUT 32 "Instrucao";
v0x614a6c343770_0 .net "Ender_Instr", 31 0, v0x614a6c345320_0;  alias, 1 drivers
v0x614a6c343870_0 .var "Instrucao", 31 0;
v0x614a6c343930 .array "Mem", 31 0, 31 0;
E_0x614a6c3436f0 .event anyedge, v0x614a6c343770_0;
S_0x614a6c343a40 .scope module, "Main_ALU" "ALU" 3 116, 9 1 0, S_0x614a6c2c42c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "num1";
    .port_info 1 /INPUT 32 "num2";
    .port_info 2 /INPUT 4 "ALUop";
    .port_info 3 /OUTPUT 32 "S";
    .port_info 4 /OUTPUT 1 "zero";
v0x614a6c343cc0_0 .net "ALUop", 3 0, v0x614a6c30d240_0;  alias, 1 drivers
v0x614a6c343dd0_0 .var "S", 31 0;
v0x614a6c343ea0_0 .net "num1", 31 0, v0x614a6c345a50_0;  alias, 1 drivers
v0x614a6c343f70_0 .net "num2", 31 0, v0x614a6c306dd0_0;  alias, 1 drivers
v0x614a6c344060_0 .var "zero", 0 0;
E_0x614a6c343c50 .event anyedge, v0x614a6c30d240_0, v0x614a6c343ea0_0, v0x614a6c306dd0_0, v0x614a6c341f00_0;
S_0x614a6c3441f0 .scope module, "Main_Control" "Controle" 3 75, 10 1 0, S_0x614a6c2c42c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "Opcode";
    .port_info 1 /OUTPUT 1 "Branch";
    .port_info 2 /OUTPUT 1 "MemRead";
    .port_info 3 /OUTPUT 1 "MemtoReg";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 1 "ALUSrc";
    .port_info 6 /OUTPUT 1 "RegWrite";
    .port_info 7 /OUTPUT 2 "ALUOp";
P_0x614a6c3443d0 .param/l "I_ARITH" 1 10 14, C4<0010011>;
P_0x614a6c344410 .param/l "I_LOAD" 1 10 13, C4<0000011>;
P_0x614a6c344450 .param/l "TYPE_B" 1 10 12, C4<1100011>;
P_0x614a6c344490 .param/l "TYPE_R" 1 10 10, C4<0110011>;
P_0x614a6c3444d0 .param/l "TYPE_S" 1 10 11, C4<0100011>;
v0x614a6c3448f0_0 .var "ALUOp", 1 0;
v0x614a6c3449d0_0 .var "ALUSrc", 0 0;
v0x614a6c344aa0_0 .var "Branch", 0 0;
v0x614a6c344b70_0 .var "MemRead", 0 0;
v0x614a6c344c40_0 .var "MemWrite", 0 0;
v0x614a6c344d30_0 .var "MemtoReg", 0 0;
v0x614a6c344dd0_0 .net "Opcode", 6 0, L_0x614a6c34ace0;  alias, 1 drivers
v0x614a6c344e70_0 .var "RegWrite", 0 0;
E_0x614a6c344870 .event anyedge, v0x614a6c344dd0_0;
S_0x614a6c345060 .scope module, "Program_Counter" "PC" 3 57, 11 1 0, S_0x614a6c2c42c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "PC_E";
    .port_info 3 /OUTPUT 32 "PC_S";
v0x614a6c345220_0 .net "PC_E", 31 0, v0x614a6c3477f0_0;  alias, 1 drivers
v0x614a6c345320_0 .var "PC_S", 31 0;
v0x614a6c345410_0 .net "clk", 0 0, v0x614a6c34a900_0;  alias, 1 drivers
v0x614a6c345510_0 .net "reset", 0 0, v0x614a6c34abb0_0;  alias, 1 drivers
S_0x614a6c345610 .scope module, "Reg_File" "Registradores" 3 86, 12 1 0, S_0x614a6c2c42c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "RegWrite";
    .port_info 3 /INPUT 32 "WriteData";
    .port_info 4 /INPUT 5 "rs1";
    .port_info 5 /INPUT 5 "rs2";
    .port_info 6 /INPUT 5 "WriteRegister";
    .port_info 7 /OUTPUT 32 "ReadData1";
    .port_info 8 /OUTPUT 32 "ReadData2";
v0x614a6c345a50_0 .var "ReadData1", 31 0;
v0x614a6c345b30_0 .var "ReadData2", 31 0;
v0x614a6c345c20_0 .net "RegWrite", 0 0, v0x614a6c344e70_0;  alias, 1 drivers
v0x614a6c345cf0 .array "Registrador", 31 0, 31 0;
v0x614a6c346280_0 .net "WriteData", 31 0, v0x614a6c3484a0_0;  alias, 1 drivers
v0x614a6c3463b0_0 .net "WriteRegister", 4 0, L_0x614a6c34ada0;  alias, 1 drivers
v0x614a6c346490_0 .net "clk", 0 0, v0x614a6c34a900_0;  alias, 1 drivers
v0x614a6c346580_0 .var/i "i", 31 0;
v0x614a6c346660_0 .net "reset", 0 0, v0x614a6c34abb0_0;  alias, 1 drivers
v0x614a6c346790_0 .net "rs1", 4 0, L_0x614a6c34afc0;  alias, 1 drivers
v0x614a6c346870_0 .net "rs2", 4 0, L_0x614a6c34b0b0;  alias, 1 drivers
v0x614a6c345cf0_0 .array/port v0x614a6c345cf0, 0;
v0x614a6c345cf0_1 .array/port v0x614a6c345cf0, 1;
v0x614a6c345cf0_2 .array/port v0x614a6c345cf0, 2;
E_0x614a6c3458d0/0 .event anyedge, v0x614a6c346790_0, v0x614a6c345cf0_0, v0x614a6c345cf0_1, v0x614a6c345cf0_2;
v0x614a6c345cf0_3 .array/port v0x614a6c345cf0, 3;
v0x614a6c345cf0_4 .array/port v0x614a6c345cf0, 4;
v0x614a6c345cf0_5 .array/port v0x614a6c345cf0, 5;
v0x614a6c345cf0_6 .array/port v0x614a6c345cf0, 6;
E_0x614a6c3458d0/1 .event anyedge, v0x614a6c345cf0_3, v0x614a6c345cf0_4, v0x614a6c345cf0_5, v0x614a6c345cf0_6;
v0x614a6c345cf0_7 .array/port v0x614a6c345cf0, 7;
v0x614a6c345cf0_8 .array/port v0x614a6c345cf0, 8;
v0x614a6c345cf0_9 .array/port v0x614a6c345cf0, 9;
v0x614a6c345cf0_10 .array/port v0x614a6c345cf0, 10;
E_0x614a6c3458d0/2 .event anyedge, v0x614a6c345cf0_7, v0x614a6c345cf0_8, v0x614a6c345cf0_9, v0x614a6c345cf0_10;
v0x614a6c345cf0_11 .array/port v0x614a6c345cf0, 11;
v0x614a6c345cf0_12 .array/port v0x614a6c345cf0, 12;
v0x614a6c345cf0_13 .array/port v0x614a6c345cf0, 13;
v0x614a6c345cf0_14 .array/port v0x614a6c345cf0, 14;
E_0x614a6c3458d0/3 .event anyedge, v0x614a6c345cf0_11, v0x614a6c345cf0_12, v0x614a6c345cf0_13, v0x614a6c345cf0_14;
v0x614a6c345cf0_15 .array/port v0x614a6c345cf0, 15;
v0x614a6c345cf0_16 .array/port v0x614a6c345cf0, 16;
v0x614a6c345cf0_17 .array/port v0x614a6c345cf0, 17;
v0x614a6c345cf0_18 .array/port v0x614a6c345cf0, 18;
E_0x614a6c3458d0/4 .event anyedge, v0x614a6c345cf0_15, v0x614a6c345cf0_16, v0x614a6c345cf0_17, v0x614a6c345cf0_18;
v0x614a6c345cf0_19 .array/port v0x614a6c345cf0, 19;
v0x614a6c345cf0_20 .array/port v0x614a6c345cf0, 20;
v0x614a6c345cf0_21 .array/port v0x614a6c345cf0, 21;
v0x614a6c345cf0_22 .array/port v0x614a6c345cf0, 22;
E_0x614a6c3458d0/5 .event anyedge, v0x614a6c345cf0_19, v0x614a6c345cf0_20, v0x614a6c345cf0_21, v0x614a6c345cf0_22;
v0x614a6c345cf0_23 .array/port v0x614a6c345cf0, 23;
v0x614a6c345cf0_24 .array/port v0x614a6c345cf0, 24;
v0x614a6c345cf0_25 .array/port v0x614a6c345cf0, 25;
v0x614a6c345cf0_26 .array/port v0x614a6c345cf0, 26;
E_0x614a6c3458d0/6 .event anyedge, v0x614a6c345cf0_23, v0x614a6c345cf0_24, v0x614a6c345cf0_25, v0x614a6c345cf0_26;
v0x614a6c345cf0_27 .array/port v0x614a6c345cf0, 27;
v0x614a6c345cf0_28 .array/port v0x614a6c345cf0, 28;
v0x614a6c345cf0_29 .array/port v0x614a6c345cf0, 29;
v0x614a6c345cf0_30 .array/port v0x614a6c345cf0, 30;
E_0x614a6c3458d0/7 .event anyedge, v0x614a6c345cf0_27, v0x614a6c345cf0_28, v0x614a6c345cf0_29, v0x614a6c345cf0_30;
v0x614a6c345cf0_31 .array/port v0x614a6c345cf0, 31;
E_0x614a6c3458d0/8 .event anyedge, v0x614a6c345cf0_31, v0x614a6c346870_0;
E_0x614a6c3458d0 .event/or E_0x614a6c3458d0/0, E_0x614a6c3458d0/1, E_0x614a6c3458d0/2, E_0x614a6c3458d0/3, E_0x614a6c3458d0/4, E_0x614a6c3458d0/5, E_0x614a6c3458d0/6, E_0x614a6c3458d0/7, E_0x614a6c3458d0/8;
S_0x614a6c346ac0 .scope module, "branch_logic" "branch" 3 130, 13 1 0, S_0x614a6c2c42c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Branch";
    .port_info 1 /INPUT 1 "zero";
    .port_info 2 /OUTPUT 1 "Branch_S";
v0x614a6c346d40_0 .net "Branch", 0 0, v0x614a6c344aa0_0;  alias, 1 drivers
v0x614a6c346e00_0 .var "Branch_S", 0 0;
v0x614a6c346ea0_0 .net "zero", 0 0, v0x614a6c344060_0;  alias, 1 drivers
E_0x614a6c346cc0 .event anyedge, v0x614a6c344aa0_0, v0x614a6c344060_0;
S_0x614a6c346f80 .scope module, "pc_adder_branch" "somador" 3 124, 14 1 0, S_0x614a6c2c42c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "soma";
v0x614a6c347230_0 .net "a", 31 0, v0x614a6c345320_0;  alias, 1 drivers
v0x614a6c347360_0 .net "b", 31 0, v0x614a6c343370_0;  alias, 1 drivers
v0x614a6c347470_0 .var "soma", 31 0;
E_0x614a6c3471b0 .event anyedge, v0x614a6c343770_0, v0x614a6c340bf0_0;
S_0x614a6c3475b0 .scope module, "pc_next_mux" "Mux" 3 154, 5 1 0, S_0x614a6c2c42c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "num1";
    .port_info 1 /INPUT 32 "num2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "data_S";
v0x614a6c3477f0_0 .var "data_S", 31 0;
v0x614a6c347900_0 .net "num1", 31 0, v0x614a6c348090_0;  alias, 1 drivers
v0x614a6c3479c0_0 .net "num2", 31 0, v0x614a6c347470_0;  alias, 1 drivers
v0x614a6c347ac0_0 .net "sel", 0 0, v0x614a6c346e00_0;  alias, 1 drivers
E_0x614a6c347790 .event anyedge, v0x614a6c346e00_0, v0x614a6c347900_0, v0x614a6c347470_0;
S_0x614a6c347c00 .scope module, "soma4" "somador" 3 64, 14 1 0, S_0x614a6c2c42c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "soma";
v0x614a6c347ed0_0 .net "a", 31 0, v0x614a6c345320_0;  alias, 1 drivers
L_0x7500b8729018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x614a6c347fb0_0 .net "b", 31 0, L_0x7500b8729018;  1 drivers
v0x614a6c348090_0 .var "soma", 31 0;
E_0x614a6c347e50 .event anyedge, v0x614a6c343770_0, v0x614a6c347fb0_0;
S_0x614a6c3481c0 .scope module, "writeback_mux" "Mux" 3 147, 5 1 0, S_0x614a6c2c42c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "num1";
    .port_info 1 /INPUT 32 "num2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "data_S";
v0x614a6c3484a0_0 .var "data_S", 31 0;
v0x614a6c3485b0_0 .net "num1", 31 0, v0x614a6c343dd0_0;  alias, 1 drivers
v0x614a6c3486a0_0 .net "num2", 31 0, v0x614a6c342390_0;  alias, 1 drivers
v0x614a6c348770_0 .net "sel", 0 0, v0x614a6c344d30_0;  alias, 1 drivers
E_0x614a6c348440 .event anyedge, v0x614a6c344d30_0, v0x614a6c341f00_0, v0x614a6c342390_0;
    .scope S_0x614a6c345060;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x614a6c345320_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0x614a6c345060;
T_1 ;
    %wait E_0x614a6c2c1400;
    %load/vec4 v0x614a6c345510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x614a6c345320_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x614a6c345220_0;
    %assign/vec4 v0x614a6c345320_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x614a6c347c00;
T_2 ;
    %wait E_0x614a6c347e50;
    %load/vec4 v0x614a6c347ed0_0;
    %load/vec4 v0x614a6c347fb0_0;
    %add;
    %store/vec4 v0x614a6c348090_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x614a6c343480;
T_3 ;
    %vpi_call 8 11 "$readmemb", "instr_gp22.txt", v0x614a6c343930 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x614a6c343480;
T_4 ;
    %wait E_0x614a6c3436f0;
    %load/vec4 v0x614a6c343770_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v0x614a6c343930, 4;
    %store/vec4 v0x614a6c343870_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x614a6c3441f0;
T_5 ;
    %wait E_0x614a6c344870;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x614a6c344aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x614a6c344b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x614a6c344d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x614a6c344c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x614a6c3449d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x614a6c344e70_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x614a6c3448f0_0, 0, 2;
    %load/vec4 v0x614a6c344dd0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %jmp T_5.5;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x614a6c344aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x614a6c344b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x614a6c344d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x614a6c344c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x614a6c3449d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x614a6c344e70_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x614a6c3448f0_0, 0, 2;
    %jmp T_5.5;
T_5.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x614a6c344aa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x614a6c344b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x614a6c344d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x614a6c344c40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x614a6c3449d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x614a6c344e70_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x614a6c3448f0_0, 0, 2;
    %jmp T_5.5;
T_5.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x614a6c344aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x614a6c344b70_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x614a6c344d30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x614a6c344c40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x614a6c3449d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x614a6c344e70_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x614a6c3448f0_0, 0, 2;
    %jmp T_5.5;
T_5.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x614a6c344aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x614a6c344b70_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x614a6c344d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x614a6c344c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x614a6c3449d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x614a6c344e70_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x614a6c3448f0_0, 0, 2;
    %jmp T_5.5;
T_5.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x614a6c344aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x614a6c344b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x614a6c344d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x614a6c344c40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x614a6c3449d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x614a6c344e70_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x614a6c3448f0_0, 0, 2;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x614a6c345610;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x614a6c346580_0, 0, 32;
T_6.0 ;
    %load/vec4 v0x614a6c346580_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x614a6c346580_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x614a6c345cf0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x614a6c346580_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x614a6c346580_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0x614a6c345610;
T_7 ;
    %wait E_0x614a6c2c1400;
    %load/vec4 v0x614a6c346660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x614a6c346580_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x614a6c346580_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x614a6c346580_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x614a6c345cf0, 0, 4;
    %load/vec4 v0x614a6c346580_0;
    %addi 1, 0, 32;
    %store/vec4 v0x614a6c346580_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x614a6c345c20_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_7.6, 4;
    %load/vec4 v0x614a6c3463b0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x614a6c346280_0;
    %load/vec4 v0x614a6c3463b0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x614a6c345cf0, 0, 4;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x614a6c345610;
T_8 ;
    %wait E_0x614a6c3458d0;
    %load/vec4 v0x614a6c346790_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x614a6c345a50_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x614a6c346790_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x614a6c345cf0, 4;
    %store/vec4 v0x614a6c345a50_0, 0, 32;
T_8.1 ;
    %load/vec4 v0x614a6c346870_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_8.2, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x614a6c345b30_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x614a6c346870_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x614a6c345cf0, 4;
    %store/vec4 v0x614a6c345b30_0, 0, 32;
T_8.3 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x614a6c342db0;
T_9 ;
    %wait E_0x614a6c327df0;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x614a6c343370_0, 0, 32;
    %load/vec4 v0x614a6c343290_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x614a6c343370_0, 0, 32;
    %jmp T_9.5;
T_9.0 ;
    %load/vec4 v0x614a6c343190_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x614a6c343190_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x614a6c343370_0, 0, 32;
    %jmp T_9.5;
T_9.1 ;
    %load/vec4 v0x614a6c343190_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x614a6c343190_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x614a6c343370_0, 0, 32;
    %jmp T_9.5;
T_9.2 ;
    %load/vec4 v0x614a6c343190_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x614a6c343190_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x614a6c343190_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x614a6c343370_0, 0, 32;
    %jmp T_9.5;
T_9.3 ;
    %load/vec4 v0x614a6c343190_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0x614a6c343190_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x614a6c343190_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x614a6c343190_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x614a6c343190_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x614a6c343370_0, 0, 32;
    %jmp T_9.5;
T_9.5 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x614a6c2c4450;
T_10 ;
    %wait E_0x614a6c2c0750;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x614a6c30d240_0, 0, 4;
    %load/vec4 v0x614a6c325890_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x614a6c30d240_0, 0, 4;
    %jmp T_10.5;
T_10.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x614a6c30d240_0, 0, 4;
    %jmp T_10.5;
T_10.1 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x614a6c30d240_0, 0, 4;
    %jmp T_10.5;
T_10.2 ;
    %load/vec4 v0x614a6c328150_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x614a6c30d240_0, 0, 4;
    %jmp T_10.11;
T_10.6 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x614a6c30d240_0, 0, 4;
    %jmp T_10.11;
T_10.7 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x614a6c30d240_0, 0, 4;
    %jmp T_10.11;
T_10.8 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x614a6c30d240_0, 0, 4;
    %jmp T_10.11;
T_10.9 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x614a6c30d240_0, 0, 4;
    %jmp T_10.11;
T_10.11 ;
    %pop/vec4 1;
    %jmp T_10.5;
T_10.3 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x614a6c30d240_0, 0, 4;
    %jmp T_10.5;
T_10.5 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x614a6c340880;
T_11 ;
    %wait E_0x614a6c2c0ad0;
    %load/vec4 v0x614a6c340ce0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x614a6c340b10_0;
    %assign/vec4 v0x614a6c306dd0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x614a6c340bf0_0;
    %assign/vec4 v0x614a6c306dd0_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x614a6c343a40;
T_12 ;
    %wait E_0x614a6c343c50;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x614a6c343dd0_0, 0, 32;
    %load/vec4 v0x614a6c343cc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x614a6c343dd0_0, 0, 32;
    %jmp T_12.6;
T_12.0 ;
    %load/vec4 v0x614a6c343ea0_0;
    %load/vec4 v0x614a6c343f70_0;
    %sub;
    %store/vec4 v0x614a6c343dd0_0, 0, 32;
    %jmp T_12.6;
T_12.1 ;
    %load/vec4 v0x614a6c343ea0_0;
    %load/vec4 v0x614a6c343f70_0;
    %add;
    %store/vec4 v0x614a6c343dd0_0, 0, 32;
    %jmp T_12.6;
T_12.2 ;
    %load/vec4 v0x614a6c343ea0_0;
    %load/vec4 v0x614a6c343f70_0;
    %and;
    %store/vec4 v0x614a6c343dd0_0, 0, 32;
    %jmp T_12.6;
T_12.3 ;
    %load/vec4 v0x614a6c343ea0_0;
    %load/vec4 v0x614a6c343f70_0;
    %or;
    %store/vec4 v0x614a6c343dd0_0, 0, 32;
    %jmp T_12.6;
T_12.4 ;
    %load/vec4 v0x614a6c343ea0_0;
    %load/vec4 v0x614a6c343f70_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x614a6c343dd0_0, 0, 32;
    %jmp T_12.6;
T_12.6 ;
    %pop/vec4 1;
    %load/vec4 v0x614a6c343dd0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.7, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x614a6c344060_0, 0, 1;
    %jmp T_12.8;
T_12.7 ;
    %load/vec4 v0x614a6c343dd0_0;
    %cmpi/ne 4294967295, 4294967295, 32;
    %jmp/0xz  T_12.9, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x614a6c344060_0, 0, 1;
    %jmp T_12.10;
T_12.9 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x614a6c344060_0, 0, 1;
T_12.10 ;
T_12.8 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x614a6c346f80;
T_13 ;
    %wait E_0x614a6c3471b0;
    %load/vec4 v0x614a6c347230_0;
    %load/vec4 v0x614a6c347360_0;
    %add;
    %store/vec4 v0x614a6c347470_0, 0, 32;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x614a6c346ac0;
T_14 ;
    %wait E_0x614a6c346cc0;
    %load/vec4 v0x614a6c346d40_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_14.2, 4;
    %load/vec4 v0x614a6c346ea0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_14.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x614a6c346e00_0, 0, 1;
    %jmp T_14.1;
T_14.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x614a6c346e00_0, 0, 1;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x614a6c340e50;
T_15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x614a6c342a30_0, 0, 32;
T_15.0 ;
    %load/vec4 v0x614a6c342a30_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_15.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x614a6c342a30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x614a6c341570, 0, 4;
    %load/vec4 v0x614a6c342a30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x614a6c342a30_0, 0, 32;
    %jmp T_15.0;
T_15.1 ;
    %end;
    .thread T_15;
    .scope S_0x614a6c340e50;
T_16 ;
    %wait E_0x614a6c2aa5d0;
    %load/vec4 v0x614a6c341e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x614a6c342b10_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x614a6c341570, 4;
    %store/vec4 v0x614a6c3421d0_0, 0, 32;
    %jmp T_16.1;
T_16.0 ;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x614a6c3421d0_0, 0, 32;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x614a6c340e50;
T_17 ;
    %wait E_0x614a6c2c1400;
    %load/vec4 v0x614a6c342bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x614a6c342390_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x614a6c342a30_0, 0, 32;
T_17.2 ;
    %load/vec4 v0x614a6c342a30_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_17.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x614a6c342a30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x614a6c341570, 0, 4;
    %load/vec4 v0x614a6c342a30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x614a6c342a30_0, 0, 32;
    %jmp T_17.2;
T_17.3 ;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x614a6c342030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0x614a6c341490_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_17.6, 4;
    %load/vec4 v0x614a6c342b10_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x614a6c341570, 4;
    %store/vec4 v0x614a6c3422b0_0, 0, 32;
    %load/vec4 v0x614a6c342890_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_17.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_17.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_17.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_17.11, 6;
    %jmp T_17.12;
T_17.8 ;
    %load/vec4 v0x614a6c342470_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x614a6c3422b0_0, 4, 8;
    %jmp T_17.12;
T_17.9 ;
    %load/vec4 v0x614a6c342470_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x614a6c3422b0_0, 4, 8;
    %jmp T_17.12;
T_17.10 ;
    %load/vec4 v0x614a6c342470_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x614a6c3422b0_0, 4, 8;
    %jmp T_17.12;
T_17.11 ;
    %load/vec4 v0x614a6c342470_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x614a6c3422b0_0, 4, 8;
    %jmp T_17.12;
T_17.12 ;
    %pop/vec4 1;
    %load/vec4 v0x614a6c3422b0_0;
    %load/vec4 v0x614a6c342b10_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x614a6c341570, 0, 4;
T_17.6 ;
T_17.4 ;
    %load/vec4 v0x614a6c341e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.13, 8;
    %load/vec4 v0x614a6c341490_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_17.15, 4;
    %load/vec4 v0x614a6c342890_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_17.17, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_17.18, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_17.19, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_17.20, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x614a6c341390_0, 0, 8;
    %jmp T_17.22;
T_17.17 ;
    %load/vec4 v0x614a6c3421d0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x614a6c341390_0, 0, 8;
    %jmp T_17.22;
T_17.18 ;
    %load/vec4 v0x614a6c3421d0_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x614a6c341390_0, 0, 8;
    %jmp T_17.22;
T_17.19 ;
    %load/vec4 v0x614a6c3421d0_0;
    %parti/s 8, 16, 6;
    %store/vec4 v0x614a6c341390_0, 0, 8;
    %jmp T_17.22;
T_17.20 ;
    %load/vec4 v0x614a6c3421d0_0;
    %parti/s 8, 24, 6;
    %store/vec4 v0x614a6c341390_0, 0, 8;
    %jmp T_17.22;
T_17.22 ;
    %pop/vec4 1;
    %load/vec4 v0x614a6c341390_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x614a6c341390_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x614a6c342390_0, 0;
    %jmp T_17.16;
T_17.15 ;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0x614a6c342390_0, 0;
T_17.16 ;
    %jmp T_17.14;
T_17.13 ;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0x614a6c342390_0, 0;
T_17.14 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x614a6c3481c0;
T_18 ;
    %wait E_0x614a6c348440;
    %load/vec4 v0x614a6c348770_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_18.0, 4;
    %load/vec4 v0x614a6c3485b0_0;
    %assign/vec4 v0x614a6c3484a0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x614a6c3486a0_0;
    %assign/vec4 v0x614a6c3484a0_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x614a6c3475b0;
T_19 ;
    %wait E_0x614a6c347790;
    %load/vec4 v0x614a6c347ac0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_19.0, 4;
    %load/vec4 v0x614a6c347900_0;
    %assign/vec4 v0x614a6c3477f0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x614a6c3479c0_0;
    %assign/vec4 v0x614a6c3477f0_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x614a6c3065d0;
T_20 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x614a6c34aa30_0, 0, 32;
    %end;
    .thread T_20;
    .scope S_0x614a6c3065d0;
T_21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x614a6c34a900_0, 0, 1;
T_21.0 ;
    %delay 5000, 0;
    %load/vec4 v0x614a6c34a900_0;
    %inv;
    %store/vec4 v0x614a6c34a900_0, 0, 1;
    %jmp T_21.0;
    %end;
    .thread T_21;
    .scope S_0x614a6c3065d0;
T_22 ;
    %vpi_call 2 39 "$display", "=========================================================" {0 0 0};
    %vpi_call 2 40 "$display", "RISC-V Processor Testbench Starting" {0 0 0};
    %vpi_call 2 41 "$display", "Targeting specific register output format." {0 0 0};
    %vpi_call 2 42 "$display", "Clock Period: %0d ns", P_0x614a6c2bdd30 {0 0 0};
    %vpi_call 2 43 "$display", "Instructions in file (approx): %0d", P_0x614a6c2bdd70 {0 0 0};
    %vpi_call 2 44 "$display", "Simulation will run for %0d cycles post-reset.", P_0x614a6c2bddb0 {0 0 0};
    %vpi_call 2 45 "$display", "=========================================================\012" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x614a6c34abb0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x614a6c34abb0_0, 0, 1;
    %vpi_call 2 51 "$display", "[%0t ns] Reset released.", $time {0 0 0};
    %pushi/vec4 32, 0, 33;
T_22.0 %dup/vec4;
    %pushi/vec4 0, 0, 33;
    %cmp/s;
    %jmp/1xz T_22.1, 5;
    %jmp/1 T_22.1, 4;
    %pushi/vec4 1, 0, 33;
    %sub;
    %wait E_0x614a6c2c1400;
    %jmp T_22.0;
T_22.1 ;
    %pop/vec4 1;
    %vpi_call 2 55 "$display", "\012=========================================================" {0 0 0};
    %vpi_call 2 56 "$display", "[%0t ns] Simulation finished after %0d cycles post-reset.", $time, P_0x614a6c2bddb0 {0 0 0};
    %vpi_call 2 57 "$display", "\012--- Register File Contents (Final State) ---" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x614a6c34aad0_0, 0, 32;
T_22.2 ;
    %load/vec4 v0x614a6c34aad0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_22.3, 5;
    %vpi_call 2 59 "$display", "Register [%2d]: %10d", v0x614a6c34aad0_0, &A<v0x614a6c345cf0, v0x614a6c34aad0_0 > {0 0 0};
    %load/vec4 v0x614a6c34aad0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x614a6c34aad0_0, 0, 32;
    %jmp T_22.2;
T_22.3 ;
    %vpi_call 2 61 "$display", "=========================================================" {0 0 0};
    %vpi_call 2 62 "$finish" {0 0 0};
    %end;
    .thread T_22;
    .scope S_0x614a6c3065d0;
T_23 ;
    %wait E_0x614a6c2c1400;
    %load/vec4 v0x614a6c34abb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x614a6c34aa30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x614a6c34aa30_0, 0, 32;
    %jmp T_23.1;
T_23.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x614a6c34aa30_0, 0, 32;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "testbench_riscv.v";
    "./main.v";
    "./ALUc.v";
    "./Mux.v";
    "./Data_Mem.v";
    "./Imm.v";
    "./Instr_Mem.v";
    "./ALU.v";
    "./Controle.v";
    "./PC.v";
    "./Registradores.v";
    "./branch.v";
    "./somador.v";
