0.6
2019.1
May 24 2019
15:06:07
C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab6/lab6_1_1/lab6_1_1.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab6/lab6_1_1/lab6_1_1.srcs/sim_1/new/register_tb.v,1646906113,verilog,,,,register_tb,,,,,,,,
C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab6/lab6_1_1/lab6_1_1.srcs/sources_1/new/register.v,1646912435,verilog,,C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab6/lab6_1_1/lab6_1_1.srcs/sim_1/new/register_tb.v,,register,,,,,,,,
