#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Nov 11 20:09:41 2021
# Process ID: 7072
# Current directory: D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab2/201802version_for_old/201802version_for_old.runs/synth_1
# Command line: vivado.exe -log holiday_lights.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source holiday_lights.tcl
# Log file: D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab2/201802version_for_old/201802version_for_old.runs/synth_1/holiday_lights.vds
# Journal file: D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab2/201802version_for_old/201802version_for_old.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source holiday_lights.tcl -notrace
Command: synth_design -top holiday_lights -part xc7a100tfgg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3384 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 357.375 ; gain = 99.145
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'holiday_lights' [D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab2/holiday_lights/holiday_lights.v:1]
WARNING: [Synth 8-6090] variable 'led' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab2/holiday_lights/holiday_lights.v:47]
ERROR: [Synth 8-91] ambiguous clock in event control [D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab2/holiday_lights/holiday_lights.v:16]
ERROR: [Synth 8-6156] failed synthesizing module 'holiday_lights' [D:/CJ-Documents/User Desktop of Windows/CJ-Verilog-Experiments/lab2/holiday_lights/holiday_lights.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 412.508 ; gain = 154.277
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
3 Infos, 1 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Thu Nov 11 20:09:52 2021...
