// Seed: 1291083286
module module_0 (
    input  tri0 id_0,
    input  tri  id_1,
    output wor  id_2,
    output tri  id_3
);
  wire id_5;
endmodule
module module_1 (
    input wor id_0,
    input wor id_1,
    input uwire id_2,
    input uwire id_3,
    output tri id_4,
    id_16,
    input wand id_5,
    input wire id_6,
    output uwire id_7,
    input uwire id_8,
    output uwire id_9,
    input supply0 id_10,
    input tri id_11,
    input tri id_12,
    output supply1 id_13,
    output logic id_14
);
  assign id_13 = -1;
  module_0 modCall_1 (
      id_6,
      id_10,
      id_13,
      id_4
  );
  assign modCall_1.id_0 = 0;
  wire id_17;
  wire id_18;
  always_latch id_14 <= id_17 + id_3;
  wire id_19;
endmodule
