module partsel_00862(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input signed [31:0] x0;
  input signed [31:0] x1;
  input [31:0] x2;
  input signed [31:0] x3;
  wire [26:1] x4;
  wire [31:7] x5;
  wire signed [26:0] x6;
  wire [30:0] x7;
  wire signed [3:31] x8;
  wire signed [4:25] x9;
  wire signed [27:0] x10;
  wire [31:6] x11;
  wire [30:6] x12;
  wire signed [30:2] x13;
  wire [5:30] x14;
  wire signed [26:2] x15;
  output [127:0] y;
  wire [31:0] y0;
  wire [31:0] y1;
  wire signed [31:0] y2;
  wire signed [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam [2:28] p0 = 189991034;
  localparam [5:29] p1 = 828483996;
  localparam signed [3:29] p2 = 342893654;
  localparam [5:24] p3 = 315428937;
  assign x4 = (p3[28 + s3 -: 5] | (p2 + x2[16 + s3]));
  assign x5 = {2{x2[17 +: 3]}};
  assign x6 = {2{p2[15 + s3]}};
  assign x7 = x0[14];
  assign x8 = ((ctrl[3] && !ctrl[0] || !ctrl[1] ? {p0[28 + s3 -: 5], ((x0[2 + s2 -: 2] + (x0[18 +: 4] | ((x2[21 + s2 -: 6] - x6[8 + s3 +: 4]) & p1))) - (p0 ^ x1[11 + s0]))} : {x1, x3[3 + s1 +: 1]}) | p1[8 + s0 +: 7]);
  assign x9 = (x2[12] & (p2 + x4[8 + s2]));
  assign x10 = {2{(x5[9] & p0[22 -: 1])}};
  assign x11 = x4;
  assign x12 = (ctrl[1] && ctrl[2] || !ctrl[1] ? p1 : x6[17]);
  assign x13 = p3[11];
  assign x14 = p0;
  assign x15 = ((x12 | {(p2[23] ^ {(p2[30 + s0 +: 8] + p3[22]), x4[18]}), p3[18 +: 3]}) - (x3[17] + {x7[9 +: 1], (ctrl[3] || !ctrl[3] || !ctrl[1] ? (x2 - p1[31 + s3 -: 6]) : p3[17 -: 1])}));
  assign y0 = ({2{(!ctrl[3] || !ctrl[2] && ctrl[2] ? x10[15 + s3 +: 6] : (x5 & x13))}} & ((x3[6 + s0] & (ctrl[2] && !ctrl[1] || ctrl[1] ? {x6, p3[10 + s0]} : x14[13 + s2 -: 1])) | {(x3[8 +: 4] ^ (x9 + p1[18])), {(p2 ^ p0), (x8 & p2[11 +: 4])}}));
  assign y1 = ((ctrl[0] || !ctrl[2] || !ctrl[0] ? {(x15[5 + s2 -: 8] + p1[16 + s3 +: 6]), ({2{p2[17 + s1 -: 3]}} ^ {2{p0}})} : x4) - x1[7 + s3]);
  assign y2 = p3[20 -: 2];
  assign y3 = x10;
endmodule
