{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1747851766818 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747851766818 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 21 15:22:46 2025 " "Processing started: Wed May 21 15:22:46 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747851766818 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1747851766818 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Atividade1 -c Atividade1 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Atividade1 -c Atividade1 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1747851766818 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1747851767287 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1747851767287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latchd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file latchd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 late-behavior " "Found design unit 1: late-behavior" {  } { { "latchd.vhd" "" { Text "C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/Lab11/latchd.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747851778092 ""} { "Info" "ISGN_ENTITY_NAME" "1 late " "Found entity 1: late" {  } { { "latchd.vhd" "" { Text "C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/Lab11/latchd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747851778092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1747851778092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflopsubida.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflopsubida.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipflopsubida-behavior " "Found design unit 1: flipflopsubida-behavior" {  } { { "flipflopsubida.vhd" "" { Text "C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/Lab11/flipflopsubida.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747851778092 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipflopsubida " "Found entity 1: flipflopsubida" {  } { { "flipflopsubida.vhd" "" { Text "C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/Lab11/flipflopsubida.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747851778092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1747851778092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflopsubidad.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflopsubidad.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipflopsubidaD-behavior " "Found design unit 1: flipflopsubidaD-behavior" {  } { { "flipflopsubidaD.vhd" "" { Text "C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/Lab11/flipflopsubidaD.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747851778097 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipflopsubidaD " "Found entity 1: flipflopsubidaD" {  } { { "flipflopsubidaD.vhd" "" { Text "C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/Lab11/flipflopsubidaD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747851778097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1747851778097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pacotedeff.vhd 1 0 " "Found 1 design units, including 0 entities, in source file pacotedeff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Pacotedeff " "Found design unit 1: Pacotedeff" {  } { { "Pacotedeff.vhd" "" { Text "C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/Lab11/Pacotedeff.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747851778103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1747851778103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "atividade1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file atividade1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Atividade1-behavior " "Found design unit 1: Atividade1-behavior" {  } { { "Atividade1.vhd" "" { Text "C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/Lab11/Atividade1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747851778103 ""} { "Info" "ISGN_ENTITY_NAME" "1 Atividade1 " "Found entity 1: Atividade1" {  } { { "Atividade1.vhd" "" { Text "C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/Lab11/Atividade1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747851778103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1747851778103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflopdescida.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflopdescida.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipflopdescida-behavior " "Found design unit 1: flipflopdescida-behavior" {  } { { "flipflopdescida.vhd" "" { Text "C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/Lab11/flipflopdescida.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747851778109 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipflopdescida " "Found entity 1: flipflopdescida" {  } { { "flipflopdescida.vhd" "" { Text "C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/Lab11/flipflopdescida.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747851778109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1747851778109 ""}
{ "Error" "EVRFX_VHDL_ERROR_MISMATCH_ON_LABEL" "flipflopddescidaD flipflopdescidaD.vhd(8) " "VHDL syntax error at flipflopdescidaD.vhd(8): name used in construct must match previously specified name \"flipflopddescidaD\"" {  } { { "flipflopdescidaD.vhd" "" { Text "C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/Lab11/flipflopdescidaD.vhd" 8 0 0 } }  } 0 10396 "VHDL syntax error at %2!s!: name used in construct must match previously specified name \"%1!s!\"" 0 0 "Design Software" 0 -1 1747851778109 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "flipflopddescidaD flipflopdescidaD.vhd(4) " "Ignored construct flipflopddescidaD at flipflopdescidaD.vhd(4) due to previous errors" {  } { { "flipflopdescidaD.vhd" "" { Text "C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/Lab11/flipflopdescidaD.vhd" 4 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1747851778109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflopdescidad.vhd 0 0 " "Found 0 design units, including 0 entities, in source file flipflopdescidad.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1747851778109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "atividade1_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file atividade1_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Atividade1_2-behavior " "Found design unit 1: Atividade1_2-behavior" {  } { { "Atividade1_2.vhd" "" { Text "C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/Lab11/Atividade1_2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747851778109 ""} { "Info" "ISGN_ENTITY_NAME" "1 Atividade1_2 " "Found entity 1: Atividade1_2" {  } { { "Atividade1_2.vhd" "" { Text "C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/Lab11/Atividade1_2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747851778109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1747851778109 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 2 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4779 " "Peak virtual memory: 4779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747851778258 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 21 15:22:58 2025 " "Processing ended: Wed May 21 15:22:58 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747851778258 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747851778258 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747851778258 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1747851778258 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Flow 4 s 1  " "Quartus Prime Flow was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1747851779021 ""}
