Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri May 10 12:36:40 2019
| Host         : DESKTOP-Q4VSV1P running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file AdderSubtracterDisplay_control_sets_placed.rpt
| Design       : AdderSubtracterDisplay
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     2 |
| Unused register locations in slices containing registers |    11 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      9 |            1 |
|     12 |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              12 |            3 |
| Yes          | No                    | No                     |               9 |            5 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------+----------------------+------------------+----------------+
|  Clock Signal  |       Enable Signal       |   Set/Reset Signal   | Slice Load Count | Bel Load Count |
+----------------+---------------------------+----------------------+------------------+----------------+
|  clk_IBUF_BUFG | FSM_onehot_pos[2]_i_1_n_0 |                      |                5 |              9 |
|  clk_IBUF_BUFG |                           | count_reg[0]_i_1_n_5 |                3 |             12 |
+----------------+---------------------------+----------------------+------------------+----------------+


