#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Sep 22 11:19:36 2020
# Process ID: 23305
# Current directory: /home/runge/Subjects/Embedded/Lecture4/UART/UART/UART.runs/synth_1
# Command line: vivado -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: /home/runge/Subjects/Embedded/Lecture4/UART/UART/UART.runs/synth_1/design_1_wrapper.vds
# Journal file: /home/runge/Subjects/Embedded/Lecture4/UART/UART/UART.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
add_files: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1439.727 ; gain = 88.043 ; free physical = 4231 ; free virtual = 16215
Command: synth_design -top design_1_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23430 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1439.727 ; gain = 0.000 ; free physical = 4120 ; free virtual = 16104
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [/home/runge/Subjects/Embedded/Lecture4/UART/UART/UART.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:23]
INFO: [Synth 8-3491] module 'design_1' declared at '/home/runge/Subjects/Embedded/Lecture4/UART/UART/UART.srcs/sources_1/bd/design_1/synth/design_1.vhd:14' bound to instance 'design_1_i' of component 'design_1' [/home/runge/Subjects/Embedded/Lecture4/UART/UART/UART.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:33]
INFO: [Synth 8-638] synthesizing module 'design_1' [/home/runge/Subjects/Embedded/Lecture4/UART/UART/UART.srcs/sources_1/bd/design_1/synth/design_1.vhd:27]
INFO: [Synth 8-3491] module 'design_1_clk_divider_0_0' declared at '/home/runge/Subjects/Embedded/Lecture4/UART/UART/UART.runs/synth_1/.Xil/Vivado-23305-E7440-big-ARCH/realtime/design_1_clk_divider_0_0_stub.vhdl:5' bound to instance 'clk_divider_0' of component 'design_1_clk_divider_0_0' [/home/runge/Subjects/Embedded/Lecture4/UART/UART/UART.srcs/sources_1/bd/design_1/synth/design_1.vhd:86]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_divider_0_0' [/home/runge/Subjects/Embedded/Lecture4/UART/UART/UART.runs/synth_1/.Xil/Vivado-23305-E7440-big-ARCH/realtime/design_1_clk_divider_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_rx_mod_0_0' declared at '/home/runge/Subjects/Embedded/Lecture4/UART/UART/UART.runs/synth_1/.Xil/Vivado-23305-E7440-big-ARCH/realtime/design_1_rx_mod_0_0_stub.vhdl:5' bound to instance 'rx_mod_0' of component 'design_1_rx_mod_0_0' [/home/runge/Subjects/Embedded/Lecture4/UART/UART/UART.srcs/sources_1/bd/design_1/synth/design_1.vhd:92]
INFO: [Synth 8-638] synthesizing module 'design_1_rx_mod_0_0' [/home/runge/Subjects/Embedded/Lecture4/UART/UART/UART.runs/synth_1/.Xil/Vivado-23305-E7440-big-ARCH/realtime/design_1_rx_mod_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'design_1_tx_mod_0_0' declared at '/home/runge/Subjects/Embedded/Lecture4/UART/UART/UART.runs/synth_1/.Xil/Vivado-23305-E7440-big-ARCH/realtime/design_1_tx_mod_0_0_stub.vhdl:5' bound to instance 'tx_mod_0' of component 'design_1_tx_mod_0_0' [/home/runge/Subjects/Embedded/Lecture4/UART/UART/UART.srcs/sources_1/bd/design_1/synth/design_1.vhd:100]
INFO: [Synth 8-638] synthesizing module 'design_1_tx_mod_0_0' [/home/runge/Subjects/Embedded/Lecture4/UART/UART/UART.runs/synth_1/.Xil/Vivado-23305-E7440-big-ARCH/realtime/design_1_tx_mod_0_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'design_1_uart_loop_mod_0_0' declared at '/home/runge/Subjects/Embedded/Lecture4/UART/UART/UART.runs/synth_1/.Xil/Vivado-23305-E7440-big-ARCH/realtime/design_1_uart_loop_mod_0_0_stub.vhdl:5' bound to instance 'uart_loop_mod_0' of component 'design_1_uart_loop_mod_0_0' [/home/runge/Subjects/Embedded/Lecture4/UART/UART/UART.srcs/sources_1/bd/design_1/synth/design_1.vhd:109]
INFO: [Synth 8-638] synthesizing module 'design_1_uart_loop_mod_0_0' [/home/runge/Subjects/Embedded/Lecture4/UART/UART/UART.runs/synth_1/.Xil/Vivado-23305-E7440-big-ARCH/realtime/design_1_uart_loop_mod_0_0_stub.vhdl:18]
INFO: [Synth 8-256] done synthesizing module 'design_1' (1#1) [/home/runge/Subjects/Embedded/Lecture4/UART/UART/UART.srcs/sources_1/bd/design_1/synth/design_1.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (2#1) [/home/runge/Subjects/Embedded/Lecture4/UART/UART/UART.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1439.727 ; gain = 0.000 ; free physical = 4133 ; free virtual = 16117
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1439.727 ; gain = 0.000 ; free physical = 4132 ; free virtual = 16117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1439.727 ; gain = 0.000 ; free physical = 4132 ; free virtual = 16117
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/runge/Subjects/Embedded/Lecture4/UART/UART/UART.srcs/sources_1/bd/design_1/ip/design_1_clk_divider_0_0/design_1_clk_divider_0_0/design_1_clk_divider_0_0_in_context.xdc] for cell 'design_1_i/clk_divider_0'
Finished Parsing XDC File [/home/runge/Subjects/Embedded/Lecture4/UART/UART/UART.srcs/sources_1/bd/design_1/ip/design_1_clk_divider_0_0/design_1_clk_divider_0_0/design_1_clk_divider_0_0_in_context.xdc] for cell 'design_1_i/clk_divider_0'
Parsing XDC File [/home/runge/Subjects/Embedded/Lecture4/UART/UART/UART.srcs/sources_1/bd/design_1/ip/design_1_rx_mod_0_0/design_1_rx_mod_0_0/design_1_rx_mod_0_0_in_context.xdc] for cell 'design_1_i/rx_mod_0'
Finished Parsing XDC File [/home/runge/Subjects/Embedded/Lecture4/UART/UART/UART.srcs/sources_1/bd/design_1/ip/design_1_rx_mod_0_0/design_1_rx_mod_0_0/design_1_rx_mod_0_0_in_context.xdc] for cell 'design_1_i/rx_mod_0'
Parsing XDC File [/home/runge/Subjects/Embedded/Lecture4/UART/UART/UART.srcs/sources_1/bd/design_1/ip/design_1_tx_mod_0_0/design_1_tx_mod_0_0/design_1_tx_mod_0_0_in_context.xdc] for cell 'design_1_i/tx_mod_0'
Finished Parsing XDC File [/home/runge/Subjects/Embedded/Lecture4/UART/UART/UART.srcs/sources_1/bd/design_1/ip/design_1_tx_mod_0_0/design_1_tx_mod_0_0/design_1_tx_mod_0_0_in_context.xdc] for cell 'design_1_i/tx_mod_0'
Parsing XDC File [/home/runge/Subjects/Embedded/Lecture4/UART/UART/UART.srcs/sources_1/bd/design_1/ip/design_1_uart_loop_mod_0_0/design_1_uart_loop_mod_0_0/design_1_uart_loop_mod_0_0_in_context.xdc] for cell 'design_1_i/uart_loop_mod_0'
Finished Parsing XDC File [/home/runge/Subjects/Embedded/Lecture4/UART/UART/UART.srcs/sources_1/bd/design_1/ip/design_1_uart_loop_mod_0_0/design_1_uart_loop_mod_0_0/design_1_uart_loop_mod_0_0_in_context.xdc] for cell 'design_1_i/uart_loop_mod_0'
Parsing XDC File [/home/runge/Subjects/Embedded/Lecture4/UART/UART/UART.srcs/constrs_1/new/const1.xdc]
Finished Parsing XDC File [/home/runge/Subjects/Embedded/Lecture4/UART/UART/UART.srcs/constrs_1/new/const1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/runge/Subjects/Embedded/Lecture4/UART/UART/UART.srcs/constrs_1/new/const1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/runge/Subjects/Embedded/Lecture4/UART/UART/UART.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/runge/Subjects/Embedded/Lecture4/UART/UART/UART.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1657.207 ; gain = 0.000 ; free physical = 3858 ; free virtual = 15842
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1657.207 ; gain = 0.000 ; free physical = 3859 ; free virtual = 15843
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1657.207 ; gain = 0.000 ; free physical = 3859 ; free virtual = 15843
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1657.207 ; gain = 0.000 ; free physical = 3859 ; free virtual = 15843
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1657.207 ; gain = 217.480 ; free physical = 3935 ; free virtual = 15919
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1657.207 ; gain = 217.480 ; free physical = 3935 ; free virtual = 15919
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_divider_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rx_mod_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/tx_mod_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/uart_loop_mod_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1657.207 ; gain = 217.480 ; free physical = 3937 ; free virtual = 15921
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1657.207 ; gain = 217.480 ; free physical = 3936 ; free virtual = 15920
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1657.207 ; gain = 217.480 ; free physical = 3934 ; free virtual = 15920
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1681.207 ; gain = 241.480 ; free physical = 3806 ; free virtual = 15792
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1681.207 ; gain = 241.480 ; free physical = 3806 ; free virtual = 15792
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1691.223 ; gain = 251.496 ; free physical = 3804 ; free virtual = 15790
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1691.223 ; gain = 251.496 ; free physical = 3804 ; free virtual = 15790
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1691.223 ; gain = 251.496 ; free physical = 3804 ; free virtual = 15790
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1691.223 ; gain = 251.496 ; free physical = 3804 ; free virtual = 15790
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1691.223 ; gain = 251.496 ; free physical = 3804 ; free virtual = 15790
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1691.223 ; gain = 251.496 ; free physical = 3804 ; free virtual = 15790
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1691.223 ; gain = 251.496 ; free physical = 3804 ; free virtual = 15790
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------+----------+
|      |BlackBox name              |Instances |
+------+---------------------------+----------+
|1     |design_1_clk_divider_0_0   |         1|
|2     |design_1_rx_mod_0_0        |         1|
|3     |design_1_tx_mod_0_0        |         1|
|4     |design_1_uart_loop_mod_0_0 |         1|
+------+---------------------------+----------+

Report Cell Usage: 
+------+----------------------------------+------+
|      |Cell                              |Count |
+------+----------------------------------+------+
|1     |design_1_clk_divider_0_0_bbox_0   |     1|
|2     |design_1_rx_mod_0_0_bbox_1        |     1|
|3     |design_1_tx_mod_0_0_bbox_2        |     1|
|4     |design_1_uart_loop_mod_0_0_bbox_3 |     1|
|5     |IBUF                              |     3|
|6     |OBUF                              |     1|
+------+----------------------------------+------+

Report Instance Areas: 
+------+-------------+---------+------+
|      |Instance     |Module   |Cells |
+------+-------------+---------+------+
|1     |top          |         |    25|
|2     |  design_1_i |design_1 |    21|
+------+-------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1691.223 ; gain = 251.496 ; free physical = 3804 ; free virtual = 15790
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1691.223 ; gain = 34.016 ; free physical = 3863 ; free virtual = 15849
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1691.230 ; gain = 251.496 ; free physical = 3863 ; free virtual = 15849
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1695.223 ; gain = 0.000 ; free physical = 3802 ; free virtual = 15788
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1695.223 ; gain = 255.496 ; free physical = 3849 ; free virtual = 15835
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1695.223 ; gain = 0.000 ; free physical = 3849 ; free virtual = 15835
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/runge/Subjects/Embedded/Lecture4/UART/UART/UART.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Sep 22 11:20:15 2020...
