{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1739718795249 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1739718795250 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 16 12:13:14 2025 " "Processing started: Sun Feb 16 12:13:14 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1739718795250 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1739718795250 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ULA -c ULA " "Command: quartus_map --read_settings_files=on --write_settings_files=off ULA -c ULA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1739718795250 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1739718795833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.sv 1 1 " "Found 1 design units, including 1 entities, in source file ula.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.sv" "" { Text "C:/altera/13.1/ULA/ULA.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739718795919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1739718795919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_ula.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_ula.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_ULA " "Found entity 1: tb_ULA" {  } { { "tb_ULA.sv" "" { Text "C:/altera/13.1/ULA/tb_ULA.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1739718795923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1739718795923 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tb_ULA " "Elaborating entity \"tb_ULA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1739718795963 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Teste 1: Reset tb_ULA.sv(38) " "Verilog HDL Display System Task info at tb_ULA.sv(38): Teste 1: Reset" {  } { { "tb_ULA.sv" "" { Text "C:/altera/13.1/ULA/tb_ULA.sv" 38 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1739718795964 "|tb_ULA"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "A = 000000, B = 000000, modo = 1, op_sel = 000, O = ......, carry_out = ., zero = . tb_ULA.sv(41) " "Verilog HDL Display System Task info at tb_ULA.sv(41): A = 000000, B = 000000, modo = 1, op_sel = 000, O = ......, carry_out = ., zero = ." {  } { { "tb_ULA.sv" "" { Text "C:/altera/13.1/ULA/tb_ULA.sv" 41 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1739718795965 "|tb_ULA"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Teste 2: Operação AND tb_ULA.sv(45) " "Verilog HDL Display System Task info at tb_ULA.sv(45): Teste 2: Operação AND" {  } { { "tb_ULA.sv" "" { Text "C:/altera/13.1/ULA/tb_ULA.sv" 45 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1739718795965 "|tb_ULA"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "A = 000000, B = 111111, modo = 1, op_sel = 000, O = ......, carry_out = ., zero = . tb_ULA.sv(47) " "Verilog HDL Display System Task info at tb_ULA.sv(47): A = 000000, B = 111111, modo = 1, op_sel = 000, O = ......, carry_out = ., zero = ." {  } { { "tb_ULA.sv" "" { Text "C:/altera/13.1/ULA/tb_ULA.sv" 47 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1739718795965 "|tb_ULA"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Teste 3: Operação OR tb_ULA.sv(51) " "Verilog HDL Display System Task info at tb_ULA.sv(51): Teste 3: Operação OR" {  } { { "tb_ULA.sv" "" { Text "C:/altera/13.1/ULA/tb_ULA.sv" 51 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1739718795965 "|tb_ULA"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "A = 000000, B = 111111, modo = 1, op_sel = 001, O = ......, carry_out = ., zero = . tb_ULA.sv(53) " "Verilog HDL Display System Task info at tb_ULA.sv(53): A = 000000, B = 111111, modo = 1, op_sel = 001, O = ......, carry_out = ., zero = ." {  } { { "tb_ULA.sv" "" { Text "C:/altera/13.1/ULA/tb_ULA.sv" 53 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1739718795965 "|tb_ULA"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Teste 4: Operação XOR tb_ULA.sv(57) " "Verilog HDL Display System Task info at tb_ULA.sv(57): Teste 4: Operação XOR" {  } { { "tb_ULA.sv" "" { Text "C:/altera/13.1/ULA/tb_ULA.sv" 57 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1739718795966 "|tb_ULA"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "A = 000000, B = 111111, modo = 1, op_sel = 010, O = ......, carry_out = ., zero = . tb_ULA.sv(59) " "Verilog HDL Display System Task info at tb_ULA.sv(59): A = 000000, B = 111111, modo = 1, op_sel = 010, O = ......, carry_out = ., zero = ." {  } { { "tb_ULA.sv" "" { Text "C:/altera/13.1/ULA/tb_ULA.sv" 59 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1739718795966 "|tb_ULA"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Teste 5: Operação NOT tb_ULA.sv(63) " "Verilog HDL Display System Task info at tb_ULA.sv(63): Teste 5: Operação NOT" {  } { { "tb_ULA.sv" "" { Text "C:/altera/13.1/ULA/tb_ULA.sv" 63 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1739718795966 "|tb_ULA"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "A = 000000, B = 111111, modo = 1, op_sel = 010, O = ......, carry_out = ., zero = . tb_ULA.sv(64) " "Verilog HDL Display System Task info at tb_ULA.sv(64): A = 000000, B = 111111, modo = 1, op_sel = 010, O = ......, carry_out = ., zero = ." {  } { { "tb_ULA.sv" "" { Text "C:/altera/13.1/ULA/tb_ULA.sv" 64 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1739718795966 "|tb_ULA"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Teste 6: Modo desligado tb_ULA.sv(69) " "Verilog HDL Display System Task info at tb_ULA.sv(69): Teste 6: Modo desligado" {  } { { "tb_ULA.sv" "" { Text "C:/altera/13.1/ULA/tb_ULA.sv" 69 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1739718795966 "|tb_ULA"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "A = 111111, B = 111111, modo = 1, op_sel = 011, O = ......, carry_out = ., zero = . tb_ULA.sv(70) " "Verilog HDL Display System Task info at tb_ULA.sv(70): A = 111111, B = 111111, modo = 1, op_sel = 011, O = ......, carry_out = ., zero = ." {  } { { "tb_ULA.sv" "" { Text "C:/altera/13.1/ULA/tb_ULA.sv" 70 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1739718795966 "|tb_ULA"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Simulação concluída. tb_ULA.sv(75) " "Verilog HDL Display System Task info at tb_ULA.sv(75): Simulação concluída." {  } { { "tb_ULA.sv" "" { Text "C:/altera/13.1/ULA/tb_ULA.sv" 75 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1739718795966 "|tb_ULA"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "tb_ULA.sv(76) " "Verilog HDL warning at tb_ULA.sv(76): ignoring unsupported system task" {  } { { "tb_ULA.sv" "" { Text "C:/altera/13.1/ULA/tb_ULA.sv" 76 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1739718795966 "|tb_ULA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:uut " "Elaborating entity \"ULA\" for hierarchy \"ULA:uut\"" {  } { { "tb_ULA.sv" "uut" { Text "C:/altera/13.1/ULA/tb_ULA.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1739718795980 ""}
{ "Error" "ESGN_EMPTY_TOP_PARTITION" "" "Can't synthesize current design -- Top partition does not contain any logic" {  } {  } 0 12061 "Can't synthesize current design -- Top partition does not contain any logic" 0 0 "Quartus II" 0 -1 1739718796446 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4660 " "Peak virtual memory: 4660 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1739718796613 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Feb 16 12:13:16 2025 " "Processing ended: Sun Feb 16 12:13:16 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1739718796613 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1739718796613 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1739718796613 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1739718796613 ""}
