# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# IP: c:/Vulcan/Design_Tool/Vivado/VC707/fifo/fifo.srcs/sources_1/ip/asfifo_wr256x8_rd256x8/asfifo_wr256x8_rd256x8.xci
# IP: The module: 'asfifo_wr256x8_rd256x8' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: c:/Vulcan/Design_Tool/Vivado/VC707/fifo/fifo.gen/sources_1/ip/asfifo_wr256x8_rd256x8/asfifo_wr256x8_rd256x8.xdc
# XDC: The top module name and the constraint reference have the same name: 'asfifo_wr256x8_rd256x8'. Do not add the DONT_TOUCH constraint.
set_property KEEP_HIERARCHY SOFT [get_cells U0 -quiet] -quiet

# XDC: c:/Vulcan/Design_Tool/Vivado/VC707/fifo/fifo.gen/sources_1/ip/asfifo_wr256x8_rd256x8/asfifo_wr256x8_rd256x8_clocks.xdc
# XDC: The top module name and the constraint reference have the same name: 'asfifo_wr256x8_rd256x8'. Do not add the DONT_TOUCH constraint.
#dup# set_property KEEP_HIERARCHY SOFT [get_cells U0 -quiet] -quiet

# XDC: c:/Vulcan/Design_Tool/Vivado/VC707/fifo/fifo.gen/sources_1/ip/asfifo_wr256x8_rd256x8/asfifo_wr256x8_rd256x8_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'asfifo_wr256x8_rd256x8'. Do not add the DONT_TOUCH constraint.
#dup# set_property KEEP_HIERARCHY SOFT [get_cells U0 -quiet] -quiet

# IP: c:/Vulcan/Design_Tool/Vivado/VC707/fifo/fifo.srcs/sources_1/ip/asfifo_wr256x8_rd256x8/asfifo_wr256x8_rd256x8.xci
# IP: The module: 'asfifo_wr256x8_rd256x8' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: c:/Vulcan/Design_Tool/Vivado/VC707/fifo/fifo.gen/sources_1/ip/asfifo_wr256x8_rd256x8/asfifo_wr256x8_rd256x8.xdc
# XDC: The top module name and the constraint reference have the same name: 'asfifo_wr256x8_rd256x8'. Do not add the DONT_TOUCH constraint.
#dup# set_property KEEP_HIERARCHY SOFT [get_cells U0 -quiet] -quiet

# XDC: c:/Vulcan/Design_Tool/Vivado/VC707/fifo/fifo.gen/sources_1/ip/asfifo_wr256x8_rd256x8/asfifo_wr256x8_rd256x8_clocks.xdc
# XDC: The top module name and the constraint reference have the same name: 'asfifo_wr256x8_rd256x8'. Do not add the DONT_TOUCH constraint.
#dup# set_property KEEP_HIERARCHY SOFT [get_cells U0 -quiet] -quiet

# XDC: c:/Vulcan/Design_Tool/Vivado/VC707/fifo/fifo.gen/sources_1/ip/asfifo_wr256x8_rd256x8/asfifo_wr256x8_rd256x8_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'asfifo_wr256x8_rd256x8'. Do not add the DONT_TOUCH constraint.
#dup# set_property KEEP_HIERARCHY SOFT [get_cells U0 -quiet] -quiet
