Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_add_behav xil_defaultlib.test_add xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 512 for port 'S' [/users/btech/rohitv23/ADDER/ADDER.srcs/sim_1/new/test_add.v:30]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'CO' [/users/btech/rohitv23/ADDER/ADDER.srcs/sources_1/new/adder2.v:45]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'DI' [/users/btech/rohitv23/ADDER/ADDER.srcs/sources_1/new/adder2.v:49]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'S' [/users/btech/rohitv23/ADDER/ADDER.srcs/sources_1/new/adder2.v:50]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.LUT6_2
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.single_LUT_sum_gen
Compiling module xil_defaultlib.adder2
Compiling module xil_defaultlib.NBitAdder_default
Compiling module xil_defaultlib.test_add
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_add_behav
