#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x13be4b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x13be640 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x13c8c70 .functor NOT 1, L_0x13f3060, C4<0>, C4<0>, C4<0>;
L_0x13f2df0 .functor XOR 1, L_0x13f2c90, L_0x13f2d50, C4<0>, C4<0>;
L_0x13f2f50 .functor XOR 1, L_0x13f2df0, L_0x13f2eb0, C4<0>, C4<0>;
v0x13ef6f0_0 .net *"_ivl_10", 0 0, L_0x13f2eb0;  1 drivers
v0x13ef7f0_0 .net *"_ivl_12", 0 0, L_0x13f2f50;  1 drivers
v0x13ef8d0_0 .net *"_ivl_2", 0 0, L_0x13f2440;  1 drivers
v0x13ef990_0 .net *"_ivl_4", 0 0, L_0x13f2c90;  1 drivers
v0x13efa70_0 .net *"_ivl_6", 0 0, L_0x13f2d50;  1 drivers
v0x13efba0_0 .net *"_ivl_8", 0 0, L_0x13f2df0;  1 drivers
v0x13efc80_0 .net "a", 0 0, v0x13ed1e0_0;  1 drivers
v0x13efd20_0 .net "b", 0 0, v0x13ed280_0;  1 drivers
v0x13efdc0_0 .net "c", 0 0, v0x13ed320_0;  1 drivers
v0x13efe60_0 .var "clk", 0 0;
v0x13eff00_0 .net "d", 0 0, v0x13ed490_0;  1 drivers
v0x13effa0_0 .net "out_dut", 0 0, L_0x13f2a60;  1 drivers
v0x13f0040_0 .net "out_ref", 0 0, L_0x13f1010;  1 drivers
v0x13f00e0_0 .var/2u "stats1", 159 0;
v0x13f0180_0 .var/2u "strobe", 0 0;
v0x13f0220_0 .net "tb_match", 0 0, L_0x13f3060;  1 drivers
v0x13f02e0_0 .net "tb_mismatch", 0 0, L_0x13c8c70;  1 drivers
v0x13f04b0_0 .net "wavedrom_enable", 0 0, v0x13ed580_0;  1 drivers
v0x13f0550_0 .net "wavedrom_title", 511 0, v0x13ed620_0;  1 drivers
L_0x13f2440 .concat [ 1 0 0 0], L_0x13f1010;
L_0x13f2c90 .concat [ 1 0 0 0], L_0x13f1010;
L_0x13f2d50 .concat [ 1 0 0 0], L_0x13f2a60;
L_0x13f2eb0 .concat [ 1 0 0 0], L_0x13f1010;
L_0x13f3060 .cmp/eeq 1, L_0x13f2440, L_0x13f2f50;
S_0x13be7d0 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x13be640;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x13bef50 .functor NOT 1, v0x13ed320_0, C4<0>, C4<0>, C4<0>;
L_0x13c9530 .functor NOT 1, v0x13ed280_0, C4<0>, C4<0>, C4<0>;
L_0x13f0760 .functor AND 1, L_0x13bef50, L_0x13c9530, C4<1>, C4<1>;
L_0x13f0800 .functor NOT 1, v0x13ed490_0, C4<0>, C4<0>, C4<0>;
L_0x13f0930 .functor NOT 1, v0x13ed1e0_0, C4<0>, C4<0>, C4<0>;
L_0x13f0a30 .functor AND 1, L_0x13f0800, L_0x13f0930, C4<1>, C4<1>;
L_0x13f0b10 .functor OR 1, L_0x13f0760, L_0x13f0a30, C4<0>, C4<0>;
L_0x13f0bd0 .functor AND 1, v0x13ed1e0_0, v0x13ed320_0, C4<1>, C4<1>;
L_0x13f0c90 .functor AND 1, L_0x13f0bd0, v0x13ed490_0, C4<1>, C4<1>;
L_0x13f0d50 .functor OR 1, L_0x13f0b10, L_0x13f0c90, C4<0>, C4<0>;
L_0x13f0ec0 .functor AND 1, v0x13ed280_0, v0x13ed320_0, C4<1>, C4<1>;
L_0x13f0f30 .functor AND 1, L_0x13f0ec0, v0x13ed490_0, C4<1>, C4<1>;
L_0x13f1010 .functor OR 1, L_0x13f0d50, L_0x13f0f30, C4<0>, C4<0>;
v0x13c8ee0_0 .net *"_ivl_0", 0 0, L_0x13bef50;  1 drivers
v0x13c8f80_0 .net *"_ivl_10", 0 0, L_0x13f0a30;  1 drivers
v0x13eb9d0_0 .net *"_ivl_12", 0 0, L_0x13f0b10;  1 drivers
v0x13eba90_0 .net *"_ivl_14", 0 0, L_0x13f0bd0;  1 drivers
v0x13ebb70_0 .net *"_ivl_16", 0 0, L_0x13f0c90;  1 drivers
v0x13ebca0_0 .net *"_ivl_18", 0 0, L_0x13f0d50;  1 drivers
v0x13ebd80_0 .net *"_ivl_2", 0 0, L_0x13c9530;  1 drivers
v0x13ebe60_0 .net *"_ivl_20", 0 0, L_0x13f0ec0;  1 drivers
v0x13ebf40_0 .net *"_ivl_22", 0 0, L_0x13f0f30;  1 drivers
v0x13ec020_0 .net *"_ivl_4", 0 0, L_0x13f0760;  1 drivers
v0x13ec100_0 .net *"_ivl_6", 0 0, L_0x13f0800;  1 drivers
v0x13ec1e0_0 .net *"_ivl_8", 0 0, L_0x13f0930;  1 drivers
v0x13ec2c0_0 .net "a", 0 0, v0x13ed1e0_0;  alias, 1 drivers
v0x13ec380_0 .net "b", 0 0, v0x13ed280_0;  alias, 1 drivers
v0x13ec440_0 .net "c", 0 0, v0x13ed320_0;  alias, 1 drivers
v0x13ec500_0 .net "d", 0 0, v0x13ed490_0;  alias, 1 drivers
v0x13ec5c0_0 .net "out", 0 0, L_0x13f1010;  alias, 1 drivers
S_0x13ec720 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x13be640;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x13ed1e0_0 .var "a", 0 0;
v0x13ed280_0 .var "b", 0 0;
v0x13ed320_0 .var "c", 0 0;
v0x13ed3f0_0 .net "clk", 0 0, v0x13efe60_0;  1 drivers
v0x13ed490_0 .var "d", 0 0;
v0x13ed580_0 .var "wavedrom_enable", 0 0;
v0x13ed620_0 .var "wavedrom_title", 511 0;
S_0x13ec9c0 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x13ec720;
 .timescale -12 -12;
v0x13ecc20_0 .var/2s "count", 31 0;
E_0x13b9400/0 .event negedge, v0x13ed3f0_0;
E_0x13b9400/1 .event posedge, v0x13ed3f0_0;
E_0x13b9400 .event/or E_0x13b9400/0, E_0x13b9400/1;
E_0x13b9650 .event negedge, v0x13ed3f0_0;
E_0x13a39f0 .event posedge, v0x13ed3f0_0;
S_0x13ecd20 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x13ec720;
 .timescale -12 -12;
v0x13ecf20_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x13ed000 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x13ec720;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x13ed780 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x13be640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x13f1170 .functor NOT 1, v0x13ed1e0_0, C4<0>, C4<0>, C4<0>;
L_0x13f11e0 .functor NOT 1, v0x13ed280_0, C4<0>, C4<0>, C4<0>;
L_0x13f1270 .functor AND 1, L_0x13f1170, L_0x13f11e0, C4<1>, C4<1>;
L_0x13f1380 .functor AND 1, L_0x13f1270, v0x13ed320_0, C4<1>, C4<1>;
L_0x13f1470 .functor AND 1, L_0x13f1380, v0x13ed490_0, C4<1>, C4<1>;
L_0x13f1530 .functor NOT 1, v0x13ed280_0, C4<0>, C4<0>, C4<0>;
L_0x13f15e0 .functor AND 1, v0x13ed1e0_0, L_0x13f1530, C4<1>, C4<1>;
L_0x13f16a0 .functor AND 1, L_0x13f15e0, v0x13ed320_0, C4<1>, C4<1>;
L_0x13f18c0 .functor AND 1, L_0x13f16a0, v0x13ed490_0, C4<1>, C4<1>;
L_0x13f1a90 .functor OR 1, L_0x13f1470, L_0x13f18c0, C4<0>, C4<0>;
L_0x13f1c00 .functor AND 1, v0x13ed1e0_0, v0x13ed280_0, C4<1>, C4<1>;
L_0x13f1e90 .functor NOT 1, v0x13ed320_0, C4<0>, C4<0>, C4<0>;
L_0x13f1f70 .functor AND 1, L_0x13f1c00, L_0x13f1e90, C4<1>, C4<1>;
L_0x13f2030 .functor AND 1, L_0x13f1f70, v0x13ed490_0, C4<1>, C4<1>;
L_0x13f1f00 .functor OR 1, L_0x13f1a90, L_0x13f2030, C4<0>, C4<0>;
L_0x13f2210 .functor AND 1, v0x13ed1e0_0, v0x13ed280_0, C4<1>, C4<1>;
L_0x13f2310 .functor AND 1, L_0x13f2210, v0x13ed320_0, C4<1>, C4<1>;
L_0x13f23d0 .functor NOT 1, v0x13ed490_0, C4<0>, C4<0>, C4<0>;
L_0x13f24e0 .functor AND 1, L_0x13f2310, L_0x13f23d0, C4<1>, C4<1>;
L_0x13f25f0 .functor OR 1, L_0x13f1f00, L_0x13f24e0, C4<0>, C4<0>;
L_0x13f27b0 .functor AND 1, v0x13ed1e0_0, v0x13ed280_0, C4<1>, C4<1>;
L_0x13f2820 .functor AND 1, L_0x13f27b0, v0x13ed320_0, C4<1>, C4<1>;
L_0x13f29a0 .functor AND 1, L_0x13f2820, v0x13ed490_0, C4<1>, C4<1>;
L_0x13f2a60 .functor OR 1, L_0x13f25f0, L_0x13f29a0, C4<0>, C4<0>;
v0x13eda70_0 .net *"_ivl_0", 0 0, L_0x13f1170;  1 drivers
v0x13edb50_0 .net *"_ivl_10", 0 0, L_0x13f1530;  1 drivers
v0x13edc30_0 .net *"_ivl_12", 0 0, L_0x13f15e0;  1 drivers
v0x13edd20_0 .net *"_ivl_14", 0 0, L_0x13f16a0;  1 drivers
v0x13ede00_0 .net *"_ivl_16", 0 0, L_0x13f18c0;  1 drivers
v0x13edf30_0 .net *"_ivl_18", 0 0, L_0x13f1a90;  1 drivers
v0x13ee010_0 .net *"_ivl_2", 0 0, L_0x13f11e0;  1 drivers
v0x13ee0f0_0 .net *"_ivl_20", 0 0, L_0x13f1c00;  1 drivers
v0x13ee1d0_0 .net *"_ivl_22", 0 0, L_0x13f1e90;  1 drivers
v0x13ee2b0_0 .net *"_ivl_24", 0 0, L_0x13f1f70;  1 drivers
v0x13ee390_0 .net *"_ivl_26", 0 0, L_0x13f2030;  1 drivers
v0x13ee470_0 .net *"_ivl_28", 0 0, L_0x13f1f00;  1 drivers
v0x13ee550_0 .net *"_ivl_30", 0 0, L_0x13f2210;  1 drivers
v0x13ee630_0 .net *"_ivl_32", 0 0, L_0x13f2310;  1 drivers
v0x13ee710_0 .net *"_ivl_34", 0 0, L_0x13f23d0;  1 drivers
v0x13ee7f0_0 .net *"_ivl_36", 0 0, L_0x13f24e0;  1 drivers
v0x13ee8d0_0 .net *"_ivl_38", 0 0, L_0x13f25f0;  1 drivers
v0x13eeac0_0 .net *"_ivl_4", 0 0, L_0x13f1270;  1 drivers
v0x13eeba0_0 .net *"_ivl_40", 0 0, L_0x13f27b0;  1 drivers
v0x13eec80_0 .net *"_ivl_42", 0 0, L_0x13f2820;  1 drivers
v0x13eed60_0 .net *"_ivl_44", 0 0, L_0x13f29a0;  1 drivers
v0x13eee40_0 .net *"_ivl_6", 0 0, L_0x13f1380;  1 drivers
v0x13eef20_0 .net *"_ivl_8", 0 0, L_0x13f1470;  1 drivers
v0x13ef000_0 .net "a", 0 0, v0x13ed1e0_0;  alias, 1 drivers
v0x13ef0a0_0 .net "b", 0 0, v0x13ed280_0;  alias, 1 drivers
v0x13ef190_0 .net "c", 0 0, v0x13ed320_0;  alias, 1 drivers
v0x13ef280_0 .net "d", 0 0, v0x13ed490_0;  alias, 1 drivers
v0x13ef370_0 .net "out", 0 0, L_0x13f2a60;  alias, 1 drivers
S_0x13ef4d0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x13be640;
 .timescale -12 -12;
E_0x13b91a0 .event anyedge, v0x13f0180_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x13f0180_0;
    %nor/r;
    %assign/vec4 v0x13f0180_0, 0;
    %wait E_0x13b91a0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x13ec720;
T_3 ;
    %fork t_1, S_0x13ec9c0;
    %jmp t_0;
    .scope S_0x13ec9c0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13ecc20_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13ed490_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13ed320_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13ed280_0, 0;
    %assign/vec4 v0x13ed1e0_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x13a39f0;
    %load/vec4 v0x13ecc20_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x13ecc20_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x13ed490_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13ed320_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13ed280_0, 0;
    %assign/vec4 v0x13ed1e0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x13b9650;
    %fork TD_tb.stim1.wavedrom_stop, S_0x13ed000;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x13b9400;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x13ed1e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13ed280_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13ed320_0, 0;
    %assign/vec4 v0x13ed490_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x13ec720;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x13be640;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13efe60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13f0180_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x13be640;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x13efe60_0;
    %inv;
    %store/vec4 v0x13efe60_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x13be640;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x13ed3f0_0, v0x13f02e0_0, v0x13efc80_0, v0x13efd20_0, v0x13efdc0_0, v0x13eff00_0, v0x13f0040_0, v0x13effa0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x13be640;
T_7 ;
    %load/vec4 v0x13f00e0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x13f00e0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x13f00e0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x13f00e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x13f00e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x13f00e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x13f00e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x13be640;
T_8 ;
    %wait E_0x13b9400;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x13f00e0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13f00e0_0, 4, 32;
    %load/vec4 v0x13f0220_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x13f00e0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13f00e0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x13f00e0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13f00e0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x13f0040_0;
    %load/vec4 v0x13f0040_0;
    %load/vec4 v0x13effa0_0;
    %xor;
    %load/vec4 v0x13f0040_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x13f00e0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13f00e0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x13f00e0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13f00e0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can30_depth0/human/kmap2/iter0/response24/top_module.sv";
