

================================================================
== Vivado HLS Report for 'ShiftRows'
================================================================
* Date:           Tue Jul 15 22:53:40 2025

* Version:        2020.1.1 (Build 2951007 on Wed Aug 05 23:24:06 MDT 2020)
* Project:        aes_hls
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 2.850 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       19|       43| 0.190 us | 0.430 us |   19|   43|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+-------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1     |       18|       42|  6 ~ 14  |          -|          -|      3|    no    |
        | + Loop 1.1  |        4|       12|         4|          -|          -| 1 ~ 3 |    no    |
        +-------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.18>
ST_1 : Operation 7 [1/1] (1.18ns)   --->   "br label %1" [AES_hls_cpp/aes_cipher.cpp:85]   --->   Operation 7 'br' <Predicate = true> <Delay = 1.18>

State 2 <SV = 1> <Delay = 1.18>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%indvars_iv = phi i3 [ %r, %3 ], [ 1, %0 ]"   --->   Operation 8 'phi' 'indvars_iv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.86ns)   --->   "%icmp_ln85 = icmp eq i3 %indvars_iv, -4" [AES_hls_cpp/aes_cipher.cpp:85]   --->   Operation 9 'icmp' 'icmp_ln85' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 10 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "br i1 %icmp_ln85, label %4, label %.preheader.preheader" [AES_hls_cpp/aes_cipher.cpp:85]   --->   Operation 11 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%tmp = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %indvars_iv, i2 0)" [AES_hls_cpp/aes_cipher.cpp:87]   --->   Operation 12 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln87 = zext i5 %tmp to i64" [AES_hls_cpp/aes_cipher.cpp:87]   --->   Operation 13 'zext' 'zext_ln87' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%state_V_addr = getelementptr [16 x i8]* %state_V, i64 0, i64 %zext_ln87" [AES_hls_cpp/aes_cipher.cpp:87]   --->   Operation 14 'getelementptr' 'state_V_addr' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%or_ln321 = or i5 %tmp, 1" [AES_hls_cpp/aes_cipher.cpp:88]   --->   Operation 15 'or' 'or_ln321' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_1 = call i64 @_ssdm_op_BitConcatenate.i64.i59.i5(i59 0, i5 %or_ln321)" [AES_hls_cpp/aes_cipher.cpp:88]   --->   Operation 16 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%state_V_addr_1 = getelementptr [16 x i8]* %state_V, i64 0, i64 %tmp_1" [AES_hls_cpp/aes_cipher.cpp:88]   --->   Operation 17 'getelementptr' 'state_V_addr_1' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%or_ln321_1 = or i5 %tmp, 2" [AES_hls_cpp/aes_cipher.cpp:89]   --->   Operation 18 'or' 'or_ln321_1' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_2 = call i64 @_ssdm_op_BitConcatenate.i64.i59.i5(i59 0, i5 %or_ln321_1)" [AES_hls_cpp/aes_cipher.cpp:89]   --->   Operation 19 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%state_V_addr_2 = getelementptr [16 x i8]* %state_V, i64 0, i64 %tmp_2" [AES_hls_cpp/aes_cipher.cpp:89]   --->   Operation 20 'getelementptr' 'state_V_addr_2' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%or_ln321_2 = or i5 %tmp, 3" [AES_hls_cpp/aes_cipher.cpp:90]   --->   Operation 21 'or' 'or_ln321_2' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_3 = call i64 @_ssdm_op_BitConcatenate.i64.i59.i5(i59 0, i5 %or_ln321_2)" [AES_hls_cpp/aes_cipher.cpp:90]   --->   Operation 22 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%state_V_addr_3 = getelementptr [16 x i8]* %state_V, i64 0, i64 %tmp_3" [AES_hls_cpp/aes_cipher.cpp:90]   --->   Operation 23 'getelementptr' 'state_V_addr_3' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.18ns)   --->   "br label %.preheader" [AES_hls_cpp/aes_cipher.cpp:86]   --->   Operation 24 'br' <Predicate = (!icmp_ln85)> <Delay = 1.18>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "ret void" [AES_hls_cpp/aes_cipher.cpp:94]   --->   Operation 25 'ret' <Predicate = (icmp_ln85)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.42>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%shift_0 = phi i2 [ %shift, %2 ], [ 0, %.preheader.preheader ]"   --->   Operation 26 'phi' 'shift_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln86 = zext i2 %shift_0 to i3" [AES_hls_cpp/aes_cipher.cpp:86]   --->   Operation 27 'zext' 'zext_ln86' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.86ns)   --->   "%icmp_ln86 = icmp eq i3 %zext_ln86, %indvars_iv" [AES_hls_cpp/aes_cipher.cpp:86]   --->   Operation 28 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 3, i64 0)"   --->   Operation 29 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.00ns)   --->   "%shift = add i2 %shift_0, 1" [AES_hls_cpp/aes_cipher.cpp:86]   --->   Operation 30 'add' 'shift' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %icmp_ln86, label %3, label %2" [AES_hls_cpp/aes_cipher.cpp:86]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [2/2] (1.42ns)   --->   "%temp_V = load i8* %state_V_addr, align 1" [AES_hls_cpp/aes_cipher.cpp:87]   --->   Operation 32 'load' 'temp_V' <Predicate = (!icmp_ln86)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 33 [2/2] (1.42ns)   --->   "%state_V_load = load i8* %state_V_addr_1, align 1" [AES_hls_cpp/aes_cipher.cpp:88]   --->   Operation 33 'load' 'state_V_load' <Predicate = (!icmp_ln86)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 34 [1/1] (1.18ns)   --->   "%r = add i3 %indvars_iv, 1" [AES_hls_cpp/aes_cipher.cpp:85]   --->   Operation 34 'add' 'r' <Predicate = (icmp_ln86)> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "br label %1" [AES_hls_cpp/aes_cipher.cpp:85]   --->   Operation 35 'br' <Predicate = (icmp_ln86)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.85>
ST_4 : Operation 36 [1/2] (1.42ns)   --->   "%temp_V = load i8* %state_V_addr, align 1" [AES_hls_cpp/aes_cipher.cpp:87]   --->   Operation 36 'load' 'temp_V' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 37 [1/2] (1.42ns)   --->   "%state_V_load = load i8* %state_V_addr_1, align 1" [AES_hls_cpp/aes_cipher.cpp:88]   --->   Operation 37 'load' 'state_V_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 38 [2/2] (1.42ns)   --->   "%state_V_load_1 = load i8* %state_V_addr_2, align 1" [AES_hls_cpp/aes_cipher.cpp:89]   --->   Operation 38 'load' 'state_V_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 39 [2/2] (1.42ns)   --->   "%state_V_load_2 = load i8* %state_V_addr_3, align 1" [AES_hls_cpp/aes_cipher.cpp:90]   --->   Operation 39 'load' 'state_V_load_2' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 40 [1/1] (1.42ns)   --->   "store i8 %temp_V, i8* %state_V_addr_3, align 1" [AES_hls_cpp/aes_cipher.cpp:91]   --->   Operation 40 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 5 <SV = 4> <Delay = 2.85>
ST_5 : Operation 41 [1/1] (1.42ns)   --->   "store i8 %state_V_load, i8* %state_V_addr, align 1" [AES_hls_cpp/aes_cipher.cpp:88]   --->   Operation 41 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 42 [1/2] (1.42ns)   --->   "%state_V_load_1 = load i8* %state_V_addr_2, align 1" [AES_hls_cpp/aes_cipher.cpp:89]   --->   Operation 42 'load' 'state_V_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 43 [1/1] (1.42ns)   --->   "store i8 %state_V_load_1, i8* %state_V_addr_1, align 1" [AES_hls_cpp/aes_cipher.cpp:89]   --->   Operation 43 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 44 [1/2] (1.42ns)   --->   "%state_V_load_2 = load i8* %state_V_addr_3, align 1" [AES_hls_cpp/aes_cipher.cpp:90]   --->   Operation 44 'load' 'state_V_load_2' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 6 <SV = 5> <Delay = 1.42>
ST_6 : Operation 45 [1/1] (1.42ns)   --->   "store i8 %state_V_load_2, i8* %state_V_addr_2, align 1" [AES_hls_cpp/aes_cipher.cpp:90]   --->   Operation 45 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "br label %.preheader" [AES_hls_cpp/aes_cipher.cpp:86]   --->   Operation 46 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.18ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('r') with incoming values : ('r', AES_hls_cpp/aes_cipher.cpp:85) [4]  (1.18 ns)

 <State 2>: 1.18ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('shift') with incoming values : ('shift', AES_hls_cpp/aes_cipher.cpp:86) [23]  (1.18 ns)

 <State 3>: 1.43ns
The critical path consists of the following:
	'load' operation ('temp.V', AES_hls_cpp/aes_cipher.cpp:87) on array 'state_V' [30]  (1.43 ns)

 <State 4>: 2.85ns
The critical path consists of the following:
	'load' operation ('temp.V', AES_hls_cpp/aes_cipher.cpp:87) on array 'state_V' [30]  (1.43 ns)
	'store' operation ('store_ln91', AES_hls_cpp/aes_cipher.cpp:91) of variable 'temp.V', AES_hls_cpp/aes_cipher.cpp:87 on array 'state_V' [37]  (1.43 ns)

 <State 5>: 2.85ns
The critical path consists of the following:
	'load' operation ('state_V_load_1', AES_hls_cpp/aes_cipher.cpp:89) on array 'state_V' [33]  (1.43 ns)
	'store' operation ('store_ln89', AES_hls_cpp/aes_cipher.cpp:89) of variable 'state_V_load_1', AES_hls_cpp/aes_cipher.cpp:89 on array 'state_V' [34]  (1.43 ns)

 <State 6>: 1.43ns
The critical path consists of the following:
	'store' operation ('store_ln90', AES_hls_cpp/aes_cipher.cpp:90) of variable 'state_V_load_2', AES_hls_cpp/aes_cipher.cpp:90 on array 'state_V' [36]  (1.43 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
