# //  Questa Sim-64
# //  Version 2021.1 win64 Jan 19 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# reading modelsim.ini
# Loading project aaaaa
cd ..
# reading modelsim.ini
# reading F:/questasim/questasim64_2021.1/win64/../modelsim.ini
cd ..
cd asynch_FIFO_UVM
do run.do
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 11:00:14 on Aug 18,2024
# vlog -reportprogress 300 -f dut.f "+cover" -covercells 
# -- Compiling module fifo_mem
# -- Compiling module rptr_handler
# -- Compiling module wptr_handler
# -- Compiling module synchronizer
# -- Compiling module synchronizer
# ** Warning: ** while parsing file included at dut/top.v(1)
# ** at dut/synchronizer.v(1): (vlog-2275) Existing module 'synchronizer' at line 1 will be overwritten.
# -- Compiling module wptr_handler
# ** Warning: ** while parsing file included at dut/top.v(2)
# ** at dut/wptr_handler.v(1): (vlog-2275) Existing module 'wptr_handler' at line 1 will be overwritten.
# -- Compiling module rptr_handler
# ** Warning: ** while parsing file included at dut/top.v(3)
# ** at dut/rptr_handler.v(1): (vlog-2275) Existing module 'rptr_handler' at line 1 will be overwritten.
# -- Compiling module fifo_mem
# ** Warning: ** while parsing file included at dut/top.v(4)
# ** at dut/fifo_mem.v(1): (vlog-2275) Existing module 'fifo_mem' at line 1 will be overwritten.
# -- Compiling module asynchronous_fifo
# 
# Top level modules:
# 	asynchronous_fifo
# End time: 11:00:14 on Aug 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 11:00:15 on Aug 18,2024
# vlog -reportprogress 300 -f tb.f "+cover" -covercells 
# -- Compiling module FIFO_sva
# -- Compiling package FIFO_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) FIFO_uvm_pkg.sv(4): Using implicit +incdir+F:/questasim/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling interface inf
# -- Importing package FIFO_pkg
# -- Compiling module top_test_uvm
# 
# Top level modules:
# 	FIFO_sva
# 	top_test_uvm
# End time: 11:00:15 on Aug 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 11:00:16 on Aug 18,2024
# vopt -reportprogress 300 top_test_uvm -o top_optimized "+acc" "+cover=bcefsx+asynchronous_fifo(rtl)" 
# 
# Top level modules:
# 	top_test_uvm
# 
# Analyzing design...
# -- Loading module top_test_uvm
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package FIFO_pkg
# -- Loading package mtiUvm.questa_uvm_pkg
# -- Loading interface inf
# -- Loading module asynchronous_fifo
# -- Loading module synchronizer
# -- Loading module wptr_handler
# -- Loading module rptr_handler
# -- Loading module fifo_mem
# Optimizing 11 design-units (inlining 0/8 module instances):
# -- Optimizing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)(fast)
# -- Optimizing package mtiUvm.questa_uvm_pkg(fast)
# -- Optimizing package FIFO_pkg(fast)
# -- Optimizing interface inf(fast__2)
# -- Optimizing module wptr_handler(fast)
# -- Optimizing module asynchronous_fifo(fast)
# -- Optimizing module fifo_mem(fast)
# -- Optimizing module rptr_handler(fast)
# -- Optimizing module top_test_uvm(fast)
# -- Optimizing module synchronizer(fast)
# -- Optimizing interface inf(fast)
# Optimized design name is top_optimized
# End time: 11:00:19 on Aug 18,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# vsim top_optimized -coverage "+UVM_TESTNAME=write_once_test" 
# Start time: 11:00:20 on Aug 18,2024
# Loading sv_std.std
# Loading work.inf(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.FIFO_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top_test_uvm(fast)
# Loading work.inf(fast__2)
# Loading work.asynchronous_fifo(fast)
# Loading work.synchronizer(fast)
# Loading work.wptr_handler(fast)
# Loading work.rptr_handler(fast)
# Loading work.fifo_mem(fast)
# Loading F:/questasim/questasim64_2021.1/uvm-1.1d\win64\uvm_dpi.dll
# 1
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 1: reporter [RNTST] Running test write_once_test...
# base_test build phase
# my_test build phase
# env build phase
# my_agent build phase
# my_driver build phase
# my_monitor build phase
# my_monitor build phase
# sequencer build phase
# coverage build_phase
# my_scoreboard build phase
# my_compartor build phase
# my_predictor build phase
# my_driver connect phase
# my_monitor connect phase
# my_monitor connect phase
# sequencer connect phase
# my_agent connect phase
# my_compartor connect phase
# my_scoreboard connect phase
# my_scoreboard connect phase
# envconnect phase
# my_test connect phase
# my_test connect phase
# my_monitor end_of_elaboration_phase
# my_monitor end_of_elaboration_phase
# my_monitor end_of_elaboration_phase
# UVM_INFO components/env.svh(58) @ 1: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@14 }
# UVM_INFO components/env.svh(60) @ 1: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_inputs":@uvm_port_component__5@13 }
# UVM_INFO components/env.svh(62) @ 1: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@14 }
# FINISHED GET_PROVIDED_TO
# UVM_INFO components/env.svh(65) @ 1: uvm_test_top.env_h [env_h] '{ }
# UVM_INFO components/env.svh(67) @ 1: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.predictor_h.analysis_imp":@uvm_port_component__5@19 }
# UVM_INFO components/env.svh(69) @ 1: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.comparator_h.analysis_actual_outputs":@uvm_port_component__5@31 }
# my_monitor end_of_elaboration_phase
# UVM_FATAL verilog_src/uvm-1.1d/src/base/uvm_root.svh(919) @ 1: reporter [RUNPHSTIME] The run phase must start at time 0, current time is 1. No non-zero delays are allowed before run_test(), and pre-run user defined phases may not consume simulation time before the start of the run phase.
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    9
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    1
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [RUNPHSTIME]     1
# [env_h]     6
# ** Note: $finish    : F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_report_object.svh(292)
#    Time: 1 ns  Iteration: 48  Region: /uvm_pkg::uvm_task_phase::execute
# 1
# Break in Function uvm_pkg/uvm_report_object::die at F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_report_object.svh line 292
add wave -position insertpoint sim:/top_test_uvm/f_if/*
run
# env run phase
# my_predictor run phase
# UVM_INFO components/comparator.svh(46) @ 1: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# coverage run_phase
# my_agent run phase
# sequencer run phase
# start of pre_body task
# start of pre_body task
# start of pre_body task
# start of body task
# start item has been invoked
# UVM_INFO components/predictor.svh(66) @ 1: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:0, wrst_n:0 ,w_en:0 ,r_en:0 , data_in:0
# UVM_INFO components/predictor.svh(70) @ 1: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                    1  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: 0  empty: 1  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 1: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                    1  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: 0  empty: 1  full: 0
# UVM_INFO components/comparator.svh(51) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                   20  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: x  empty: 1  full: 0
# UVM_ERROR components/comparator.svh(58) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# finish item has been invoked
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 20: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:167
# WRITE_POINER = 1
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 20: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                   20  wrst_n:1  rrst_n:1  data_in: 167  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                   20  wrst_n:1  rrst_n:1  data_in: 167  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# UVM_INFO components/comparator.svh(51) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                   40  wrst_n:1  rrst_n:1  data_in: 167  w_en: 1  r_en: 0  data_out: x  empty: 1  full: 0
# UVM_ERROR components/comparator.svh(58) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# my_test run phase
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 40: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   21
# UVM_WARNING :    0
# UVM_ERROR :    2
# UVM_FATAL :    1
# ** Report counts by id
# [COMPARATOR]     7
# [PREDICTOR]     4
# [Questa UVM]     2
# [RNTST]     1
# [RUNPHSTIME]     1
# [SCOREBOARD]     2
# [TEST_DONE]     1
# [env_h]     6
# ** Note: $finish    : F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 40 ns  Iteration: 61  Instance: /top_test_uvm
# 1
# Break in Task uvm_pkg/uvm_root::run_test at F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
run
run
run
do run.do
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 14:31:26 on Aug 18,2024
# vlog -reportprogress 300 -f dut.f "+cover" -covercells 
# -- Compiling module fifo_mem
# -- Compiling module rptr_handler
# -- Compiling module wptr_handler
# -- Compiling module synchronizer
# -- Compiling module synchronizer
# ** Warning: ** while parsing file included at dut/top.v(1)
# ** at dut/synchronizer.v(1): (vlog-2275) Existing module 'synchronizer' at line 1 will be overwritten.
# -- Compiling module wptr_handler
# ** Warning: ** while parsing file included at dut/top.v(2)
# ** at dut/wptr_handler.v(1): (vlog-2275) Existing module 'wptr_handler' at line 1 will be overwritten.
# -- Compiling module rptr_handler
# ** Warning: ** while parsing file included at dut/top.v(3)
# ** at dut/rptr_handler.v(1): (vlog-2275) Existing module 'rptr_handler' at line 1 will be overwritten.
# -- Compiling module fifo_mem
# ** Warning: ** while parsing file included at dut/top.v(4)
# ** at dut/fifo_mem.v(1): (vlog-2275) Existing module 'fifo_mem' at line 1 will be overwritten.
# -- Compiling module asynchronous_fifo
# 
# Top level modules:
# 	asynchronous_fifo
# End time: 14:31:26 on Aug 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 14:31:27 on Aug 18,2024
# vlog -reportprogress 300 -f tb.f "+cover" -covercells 
# -- Compiling module FIFO_sva
# -- Compiling package FIFO_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) FIFO_uvm_pkg.sv(4): Using implicit +incdir+F:/questasim/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling interface inf
# -- Importing package FIFO_pkg
# -- Compiling module top_test_uvm
# 
# Top level modules:
# 	FIFO_sva
# 	top_test_uvm
# End time: 14:31:28 on Aug 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 14:31:33 on Aug 18,2024
# vopt -reportprogress 300 top_test_uvm -o top_optimized "+acc" "+cover=bcefsx+asynchronous_fifo(rtl)" 
# 
# Top level modules:
# 	top_test_uvm
# 
# Analyzing design...
# -- Loading module top_test_uvm
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package FIFO_pkg
# -- Loading package mtiUvm.questa_uvm_pkg
# -- Loading interface inf
# -- Loading module asynchronous_fifo
# -- Loading module synchronizer
# -- Loading module wptr_handler
# -- Loading module rptr_handler
# -- Loading module fifo_mem
# Optimizing 11 design-units (inlining 0/8 module instances):
# -- Optimizing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)(fast)
# -- Optimizing package mtiUvm.questa_uvm_pkg(fast)
# -- Optimizing package FIFO_pkg(fast)
# -- Optimizing interface inf(fast__2)
# -- Optimizing module wptr_handler(fast)
# -- Optimizing module asynchronous_fifo(fast)
# -- Optimizing module fifo_mem(fast)
# -- Optimizing module rptr_handler(fast)
# -- Optimizing module top_test_uvm(fast)
# -- Optimizing module synchronizer(fast)
# -- Optimizing interface inf(fast)
# Optimized design name is top_optimized
# End time: 14:31:38 on Aug 18,2024, Elapsed time: 0:00:05
# Errors: 0, Warnings: 0
# End time: 14:32:27 on Aug 18,2024, Elapsed time: 3:32:07
# Errors: 0, Warnings: 0
# vsim top_optimized -coverage "+UVM_TESTNAME=write_once_test" 
# Start time: 14:32:28 on Aug 18,2024
# Loading sv_std.std
# Loading work.inf(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.FIFO_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top_test_uvm(fast)
# Loading work.inf(fast__2)
# Loading work.asynchronous_fifo(fast)
# Loading work.synchronizer(fast)
# Loading work.wptr_handler(fast)
# Loading work.rptr_handler(fast)
# Loading work.fifo_mem(fast)
# Loading F:/questasim/questasim64_2021.1/uvm-1.1d\win64\uvm_dpi.dll
# 1
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 1: reporter [RNTST] Running test write_once_test...
# base_test build phase
# my_test build phase
# env build phase
# my_agent build phase
# my_driver build phase
# my_monitor build phase
# my_monitor build phase
# sequencer build phase
# coverage build_phase
# my_scoreboard build phase
# my_compartor build phase
# my_predictor build phase
# my_driver connect phase
# my_monitor connect phase
# my_monitor connect phase
# sequencer connect phase
# my_agent connect phase
# my_compartor connect phase
# my_scoreboard connect phase
# my_scoreboard connect phase
# envconnect phase
# my_test connect phase
# my_test connect phase
# my_monitor end_of_elaboration_phase
# my_monitor end_of_elaboration_phase
# my_monitor end_of_elaboration_phase
# UVM_INFO components/env.svh(58) @ 1: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@14 }
# UVM_INFO components/env.svh(60) @ 1: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_inputs":@uvm_port_component__5@13 }
# UVM_INFO components/env.svh(62) @ 1: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@14 }
# FINISHED GET_PROVIDED_TO
# UVM_INFO components/env.svh(65) @ 1: uvm_test_top.env_h [env_h] '{ }
# UVM_INFO components/env.svh(67) @ 1: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.predictor_h.analysis_imp":@uvm_port_component__5@19 }
# UVM_INFO components/env.svh(69) @ 1: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.comparator_h.analysis_actual_outputs":@uvm_port_component__5@31 }
# my_monitor end_of_elaboration_phase
# UVM_FATAL verilog_src/uvm-1.1d/src/base/uvm_root.svh(919) @ 1: reporter [RUNPHSTIME] The run phase must start at time 0, current time is 1. No non-zero delays are allowed before run_test(), and pre-run user defined phases may not consume simulation time before the start of the run phase.
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    9
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    1
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [RUNPHSTIME]     1
# [env_h]     6
# ** Note: $finish    : F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_report_object.svh(292)
#    Time: 1 ns  Iteration: 48  Region: /uvm_pkg::uvm_task_phase::execute
# 1
# Break in Function uvm_pkg/uvm_report_object::die at F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_report_object.svh line 292
run
# env run phase
# my_predictor run phase
# UVM_INFO components/comparator.svh(46) @ 1: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# coverage run_phase
# my_agent run phase
# sequencer run phase
# start of pre_body task
# start of pre_body task
# start of pre_body task
# start of body task
# start item has been invoked
# UVM_INFO components/predictor.svh(66) @ 1: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:0, wrst_n:0 ,w_en:0 ,r_en:0 , data_in:0
# UVM_INFO components/predictor.svh(70) @ 1: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                    1  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: 0  empty: 1  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 1: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                    1  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: 0  empty: 1  full: 0
# UVM_INFO components/comparator.svh(51) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                   20  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: x  empty: 1  full: 0
# UVM_ERROR components/comparator.svh(58) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# finish item has been invoked
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 20: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:167
# WRITE_POINER = 1
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 20: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                   20  wrst_n:1  rrst_n:1  data_in: 167  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                   20  wrst_n:1  rrst_n:1  data_in: 167  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# UVM_INFO components/comparator.svh(51) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                   40  wrst_n:1  rrst_n:1  data_in: 167  w_en: 1  r_en: 0  data_out: x  empty: 1  full: 0
# UVM_ERROR components/comparator.svh(58) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# my_test run phase
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 40: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   21
# UVM_WARNING :    0
# UVM_ERROR :    2
# UVM_FATAL :    1
# ** Report counts by id
# [COMPARATOR]     7
# [PREDICTOR]     4
# [Questa UVM]     2
# [RNTST]     1
# [RUNPHSTIME]     1
# [SCOREBOARD]     2
# [TEST_DONE]     1
# [env_h]     6
# ** Note: $finish    : F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 40 ns  Iteration: 61  Instance: /top_test_uvm
# 1
# Break in Task uvm_pkg/uvm_root::run_test at F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
run
run
run
do run.do
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 14:36:00 on Aug 18,2024
# vlog -reportprogress 300 -f dut.f "+cover" -covercells 
# -- Compiling module fifo_mem
# -- Compiling module rptr_handler
# -- Compiling module wptr_handler
# -- Compiling module synchronizer
# -- Compiling module synchronizer
# ** Warning: ** while parsing file included at dut/top.v(1)
# ** at dut/synchronizer.v(1): (vlog-2275) Existing module 'synchronizer' at line 1 will be overwritten.
# -- Compiling module wptr_handler
# ** Warning: ** while parsing file included at dut/top.v(2)
# ** at dut/wptr_handler.v(1): (vlog-2275) Existing module 'wptr_handler' at line 1 will be overwritten.
# -- Compiling module rptr_handler
# ** Warning: ** while parsing file included at dut/top.v(3)
# ** at dut/rptr_handler.v(1): (vlog-2275) Existing module 'rptr_handler' at line 1 will be overwritten.
# -- Compiling module fifo_mem
# ** Warning: ** while parsing file included at dut/top.v(4)
# ** at dut/fifo_mem.v(1): (vlog-2275) Existing module 'fifo_mem' at line 1 will be overwritten.
# -- Compiling module asynchronous_fifo
# 
# Top level modules:
# 	asynchronous_fifo
# End time: 14:36:00 on Aug 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 14:36:00 on Aug 18,2024
# vlog -reportprogress 300 -f tb.f "+cover" -covercells 
# -- Compiling module FIFO_sva
# -- Compiling package FIFO_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) FIFO_uvm_pkg.sv(4): Using implicit +incdir+F:/questasim/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling interface inf
# -- Importing package FIFO_pkg
# -- Compiling module top_test_uvm
# 
# Top level modules:
# 	FIFO_sva
# 	top_test_uvm
# End time: 14:36:00 on Aug 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 14:36:01 on Aug 18,2024
# vopt -reportprogress 300 top_test_uvm -o top_optimized "+acc" "+cover=bcefsx+asynchronous_fifo(rtl)" 
# 
# Top level modules:
# 	top_test_uvm
# 
# Analyzing design...
# -- Loading module top_test_uvm
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package FIFO_pkg
# -- Loading package mtiUvm.questa_uvm_pkg
# -- Loading interface inf
# -- Loading module asynchronous_fifo
# -- Loading module synchronizer
# -- Loading module wptr_handler
# -- Loading module rptr_handler
# -- Loading module fifo_mem
# Optimizing 11 design-units (inlining 0/8 module instances):
# -- Optimizing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)(fast)
# -- Optimizing package mtiUvm.questa_uvm_pkg(fast)
# -- Optimizing package FIFO_pkg(fast)
# -- Optimizing interface inf(fast__2)
# -- Optimizing module wptr_handler(fast)
# -- Optimizing module asynchronous_fifo(fast)
# -- Optimizing module fifo_mem(fast)
# -- Optimizing module rptr_handler(fast)
# -- Optimizing module top_test_uvm(fast)
# -- Optimizing module synchronizer(fast)
# -- Optimizing interface inf(fast)
# Optimized design name is top_optimized
# End time: 14:36:04 on Aug 18,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# End time: 14:36:51 on Aug 18,2024, Elapsed time: 0:04:23
# Errors: 0, Warnings: 0
# vsim top_optimized -coverage "+UVM_TESTNAME=write_once_test" 
# Start time: 14:36:52 on Aug 18,2024
# Loading sv_std.std
# Loading work.inf(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.FIFO_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top_test_uvm(fast)
# Loading work.inf(fast__2)
# Loading work.asynchronous_fifo(fast)
# Loading work.synchronizer(fast)
# Loading work.wptr_handler(fast)
# Loading work.rptr_handler(fast)
# Loading work.fifo_mem(fast)
# Loading F:/questasim/questasim64_2021.1/uvm-1.1d\win64\uvm_dpi.dll
# 1
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 1: reporter [RNTST] Running test write_once_test...
# base_test build phase
# my_test build phase
# env build phase
# my_agent build phase
# my_driver build phase
# my_monitor build phase
# my_monitor build phase
# sequencer build phase
# coverage build_phase
# my_scoreboard build phase
# my_compartor build phase
# my_predictor build phase
# my_driver connect phase
# my_monitor connect phase
# my_monitor connect phase
# sequencer connect phase
# my_agent connect phase
# my_compartor connect phase
# my_scoreboard connect phase
# my_scoreboard connect phase
# envconnect phase
# my_test connect phase
# my_test connect phase
# my_monitor end_of_elaboration_phase
# my_monitor end_of_elaboration_phase
# my_monitor end_of_elaboration_phase
# UVM_INFO components/env.svh(58) @ 1: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@14 }
# UVM_INFO components/env.svh(60) @ 1: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_inputs":@uvm_port_component__5@13 }
# UVM_INFO components/env.svh(62) @ 1: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@14 }
# FINISHED GET_PROVIDED_TO
# UVM_INFO components/env.svh(65) @ 1: uvm_test_top.env_h [env_h] '{ }
# UVM_INFO components/env.svh(67) @ 1: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.predictor_h.analysis_imp":@uvm_port_component__5@19 }
# UVM_INFO components/env.svh(69) @ 1: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.comparator_h.analysis_actual_outputs":@uvm_port_component__5@31 }
# my_monitor end_of_elaboration_phase
# UVM_FATAL verilog_src/uvm-1.1d/src/base/uvm_root.svh(919) @ 1: reporter [RUNPHSTIME] The run phase must start at time 0, current time is 1. No non-zero delays are allowed before run_test(), and pre-run user defined phases may not consume simulation time before the start of the run phase.
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    9
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    1
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [RUNPHSTIME]     1
# [env_h]     6
# ** Note: $finish    : F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_report_object.svh(292)
#    Time: 1 ns  Iteration: 48  Region: /uvm_pkg::uvm_task_phase::execute
# 1
# Break in Function uvm_pkg/uvm_report_object::die at F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_report_object.svh line 292
run
# env run phase
# my_predictor run phase
# UVM_INFO components/comparator.svh(46) @ 1: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# coverage run_phase
# my_agent run phase
# sequencer run phase
# start of pre_body task
# start of pre_body task
# start of pre_body task
# start of body task
# start item has been invoked
# UVM_INFO components/predictor.svh(66) @ 1: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:0, wrst_n:0 ,w_en:0 ,r_en:0 , data_in:0
# UVM_INFO components/predictor.svh(70) @ 1: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                    1  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: 0  empty: 1  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 1: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                    1  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: 0  empty: 1  full: 0
# UVM_INFO components/comparator.svh(51) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                   20  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: x  empty: 1  full: 0
# UVM_ERROR components/comparator.svh(58) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# finish item has been invoked
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 20: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:167
# WRITE_POINER = 1
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 20: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                   20  wrst_n:1  rrst_n:1  data_in: 167  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                   20  wrst_n:1  rrst_n:1  data_in: 167  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# UVM_INFO components/comparator.svh(51) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                   40  wrst_n:1  rrst_n:1  data_in: 167  w_en: 1  r_en: 0  data_out: x  empty: 1  full: 0
# UVM_ERROR components/comparator.svh(58) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# my_test run phase
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 40: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   21
# UVM_WARNING :    0
# UVM_ERROR :    2
# UVM_FATAL :    1
# ** Report counts by id
# [COMPARATOR]     7
# [PREDICTOR]     4
# [Questa UVM]     2
# [RNTST]     1
# [RUNPHSTIME]     1
# [SCOREBOARD]     2
# [TEST_DONE]     1
# [env_h]     6
# ** Note: $finish    : F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 40 ns  Iteration: 61  Instance: /top_test_uvm
# 1
# Break in Task uvm_pkg/uvm_root::run_test at F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
run
run
do run.do
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 15:02:17 on Aug 18,2024
# vlog -reportprogress 300 -f dut.f "+cover" -covercells 
# -- Compiling module fifo_mem
# -- Compiling module rptr_handler
# -- Compiling module wptr_handler
# -- Compiling module synchronizer
# -- Compiling module synchronizer
# ** Warning: ** while parsing file included at dut/top.v(1)
# ** at dut/synchronizer.v(1): (vlog-2275) Existing module 'synchronizer' at line 1 will be overwritten.
# -- Compiling module wptr_handler
# ** Warning: ** while parsing file included at dut/top.v(2)
# ** at dut/wptr_handler.v(1): (vlog-2275) Existing module 'wptr_handler' at line 1 will be overwritten.
# -- Compiling module rptr_handler
# ** Warning: ** while parsing file included at dut/top.v(3)
# ** at dut/rptr_handler.v(1): (vlog-2275) Existing module 'rptr_handler' at line 1 will be overwritten.
# -- Compiling module fifo_mem
# ** Warning: ** while parsing file included at dut/top.v(4)
# ** at dut/fifo_mem.v(1): (vlog-2275) Existing module 'fifo_mem' at line 1 will be overwritten.
# -- Compiling module asynchronous_fifo
# 
# Top level modules:
# 	asynchronous_fifo
# End time: 15:02:17 on Aug 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 15:02:17 on Aug 18,2024
# vlog -reportprogress 300 -f tb.f "+cover" -covercells 
# -- Compiling module FIFO_sva
# -- Compiling package FIFO_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) FIFO_uvm_pkg.sv(4): Using implicit +incdir+F:/questasim/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling interface inf
# -- Importing package FIFO_pkg
# -- Compiling module top_test_uvm
# 
# Top level modules:
# 	FIFO_sva
# 	top_test_uvm
# End time: 15:02:18 on Aug 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 15:02:19 on Aug 18,2024
# vopt -reportprogress 300 top_test_uvm -o top_optimized "+acc" "+cover=bcefsx+asynchronous_fifo(rtl)" 
# 
# Top level modules:
# 	top_test_uvm
# 
# Analyzing design...
# -- Loading module top_test_uvm
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package FIFO_pkg
# -- Loading package mtiUvm.questa_uvm_pkg
# -- Loading interface inf
# -- Loading module asynchronous_fifo
# -- Loading module synchronizer
# -- Loading module wptr_handler
# -- Loading module rptr_handler
# -- Loading module fifo_mem
# Optimizing 11 design-units (inlining 0/8 module instances):
# -- Optimizing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)(fast)
# -- Optimizing package mtiUvm.questa_uvm_pkg(fast)
# -- Optimizing package FIFO_pkg(fast)
# -- Optimizing interface inf(fast__2)
# -- Optimizing module wptr_handler(fast)
# -- Optimizing module asynchronous_fifo(fast)
# -- Optimizing module fifo_mem(fast)
# -- Optimizing module rptr_handler(fast)
# -- Optimizing module top_test_uvm(fast)
# -- Optimizing module synchronizer(fast)
# -- Optimizing interface inf(fast)
# Optimized design name is top_optimized
# End time: 15:02:23 on Aug 18,2024, Elapsed time: 0:00:04
# Errors: 0, Warnings: 0
# End time: 15:03:46 on Aug 18,2024, Elapsed time: 0:26:54
# Errors: 0, Warnings: 0
# vsim top_optimized -coverage "+UVM_TESTNAME=write_once_test" 
# Start time: 15:03:50 on Aug 18,2024
# Loading sv_std.std
# Loading work.inf(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.FIFO_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top_test_uvm(fast)
# Loading work.inf(fast__2)
# Loading work.asynchronous_fifo(fast)
# Loading work.synchronizer(fast)
# Loading work.wptr_handler(fast)
# Loading work.rptr_handler(fast)
# Loading work.fifo_mem(fast)
# Loading F:/questasim/questasim64_2021.1/uvm-1.1d\win64\uvm_dpi.dll
# 1
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 1: reporter [RNTST] Running test write_once_test...
# base_test build phase
# my_test build phase
# env build phase
# my_agent build phase
# my_driver build phase
# my_monitor build phase
# my_monitor build phase
# sequencer build phase
# coverage build_phase
# my_scoreboard build phase
# my_compartor build phase
# my_predictor build phase
# my_driver connect phase
# my_monitor connect phase
# my_monitor connect phase
# sequencer connect phase
# my_agent connect phase
# my_compartor connect phase
# my_scoreboard connect phase
# my_scoreboard connect phase
# envconnect phase
# my_test connect phase
# my_test connect phase
# my_monitor end_of_elaboration_phase
# my_monitor end_of_elaboration_phase
# my_monitor end_of_elaboration_phase
# UVM_INFO components/env.svh(58) @ 1: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@14 }
# UVM_INFO components/env.svh(60) @ 1: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_inputs":@uvm_port_component__5@13 }
# UVM_INFO components/env.svh(62) @ 1: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@14 }
# FINISHED GET_PROVIDED_TO
# UVM_INFO components/env.svh(65) @ 1: uvm_test_top.env_h [env_h] '{ }
# UVM_INFO components/env.svh(67) @ 1: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.predictor_h.analysis_imp":@uvm_port_component__5@19 }
# UVM_INFO components/env.svh(69) @ 1: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.comparator_h.analysis_actual_outputs":@uvm_port_component__5@31 }
# my_monitor end_of_elaboration_phase
# UVM_FATAL verilog_src/uvm-1.1d/src/base/uvm_root.svh(919) @ 1: reporter [RUNPHSTIME] The run phase must start at time 0, current time is 1. No non-zero delays are allowed before run_test(), and pre-run user defined phases may not consume simulation time before the start of the run phase.
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    9
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    1
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [RUNPHSTIME]     1
# [env_h]     6
# ** Note: $finish    : F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_report_object.svh(292)
#    Time: 1 ns  Iteration: 48  Region: /uvm_pkg::uvm_task_phase::execute
# 1
# Break in Function uvm_pkg/uvm_report_object::die at F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_report_object.svh line 292
run
# env run phase
# my_predictor run phase
# UVM_INFO components/comparator.svh(46) @ 1: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# coverage run_phase
# my_agent run phase
# sequencer run phase
# start of pre_body task
# start of pre_body task
# start of pre_body task
# start of body task
# start item has been invoked
# UVM_INFO components/predictor.svh(66) @ 1: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:0, wrst_n:0 ,w_en:0 ,r_en:0 , data_in:0
# UVM_INFO components/predictor.svh(70) @ 1: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                    1  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: 0  empty: 1  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 1: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                    1  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: 0  empty: 1  full: 0
# UVM_INFO components/comparator.svh(51) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                   20  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: x  empty: 1  full: 0
# UVM_ERROR components/comparator.svh(58) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# finish item has been invoked
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 20: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:167
# WRITE_POINER = 1
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 20: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                   20  wrst_n:1  rrst_n:1  data_in: 167  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                   20  wrst_n:1  rrst_n:1  data_in: 167  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# UVM_INFO components/comparator.svh(51) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                   40  wrst_n:1  rrst_n:1  data_in: 167  w_en: 1  r_en: 0  data_out: x  empty: 1  full: 0
# UVM_ERROR components/comparator.svh(58) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# my_test run phase
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 40: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   21
# UVM_WARNING :    0
# UVM_ERROR :    2
# UVM_FATAL :    1
# ** Report counts by id
# [COMPARATOR]     7
# [PREDICTOR]     4
# [Questa UVM]     2
# [RNTST]     1
# [RUNPHSTIME]     1
# [SCOREBOARD]     2
# [TEST_DONE]     1
# [env_h]     6
# ** Note: $finish    : F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 40 ns  Iteration: 61  Instance: /top_test_uvm
# 1
# Break in Task uvm_pkg/uvm_root::run_test at F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
run
# time: 60 empty flag asserted and deasserted INCORRECTLY
# INCORRECT FLAG COUNTER = 1
run
do run.do
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 15:21:32 on Aug 18,2024
# vlog -reportprogress 300 -f dut.f "+cover" -covercells 
# -- Compiling module fifo_mem
# -- Compiling module rptr_handler
# -- Compiling module wptr_handler
# -- Compiling module synchronizer
# -- Compiling module synchronizer
# ** Warning: ** while parsing file included at dut/top.v(1)
# ** at dut/synchronizer.v(1): (vlog-2275) Existing module 'synchronizer' at line 1 will be overwritten.
# -- Compiling module wptr_handler
# ** Warning: ** while parsing file included at dut/top.v(2)
# ** at dut/wptr_handler.v(1): (vlog-2275) Existing module 'wptr_handler' at line 1 will be overwritten.
# -- Compiling module rptr_handler
# ** Warning: ** while parsing file included at dut/top.v(3)
# ** at dut/rptr_handler.v(1): (vlog-2275) Existing module 'rptr_handler' at line 1 will be overwritten.
# -- Compiling module fifo_mem
# ** Warning: ** while parsing file included at dut/top.v(4)
# ** at dut/fifo_mem.v(1): (vlog-2275) Existing module 'fifo_mem' at line 1 will be overwritten.
# -- Compiling module asynchronous_fifo
# 
# Top level modules:
# 	asynchronous_fifo
# End time: 15:21:32 on Aug 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 15:21:32 on Aug 18,2024
# vlog -reportprogress 300 -f tb.f "+cover" -covercells 
# -- Compiling module FIFO_sva
# -- Compiling package FIFO_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) FIFO_uvm_pkg.sv(4): Using implicit +incdir+F:/questasim/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling interface inf
# -- Importing package FIFO_pkg
# -- Compiling module top_test_uvm
# 
# Top level modules:
# 	FIFO_sva
# 	top_test_uvm
# End time: 15:21:33 on Aug 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 15:21:36 on Aug 18,2024
# vopt -reportprogress 300 top_test_uvm -o top_optimized "+acc" "+cover=bcefsx+asynchronous_fifo(rtl)" 
# 
# Top level modules:
# 	top_test_uvm
# 
# Analyzing design...
# -- Loading module top_test_uvm
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package FIFO_pkg
# -- Loading package mtiUvm.questa_uvm_pkg
# -- Loading interface inf
# -- Loading module asynchronous_fifo
# -- Loading module synchronizer
# -- Loading module wptr_handler
# -- Loading module rptr_handler
# -- Loading module fifo_mem
# Optimizing 11 design-units (inlining 0/8 module instances):
# -- Optimizing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)(fast)
# -- Optimizing package mtiUvm.questa_uvm_pkg(fast)
# -- Optimizing package FIFO_pkg(fast)
# -- Optimizing interface inf(fast__2)
# -- Optimizing module wptr_handler(fast)
# -- Optimizing module asynchronous_fifo(fast)
# -- Optimizing module fifo_mem(fast)
# -- Optimizing module rptr_handler(fast)
# -- Optimizing module top_test_uvm(fast)
# -- Optimizing module synchronizer(fast)
# -- Optimizing interface inf(fast)
# Optimized design name is top_optimized
# End time: 15:21:40 on Aug 18,2024, Elapsed time: 0:00:04
# Errors: 0, Warnings: 0
# End time: 15:22:43 on Aug 18,2024, Elapsed time: 0:18:53
# Errors: 0, Warnings: 0
# vsim top_optimized -coverage "+UVM_TESTNAME=write_all_test" 
# Start time: 15:22:45 on Aug 18,2024
# Loading sv_std.std
# Loading work.inf(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.FIFO_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top_test_uvm(fast)
# Loading work.inf(fast__2)
# Loading work.asynchronous_fifo(fast)
# Loading work.synchronizer(fast)
# Loading work.wptr_handler(fast)
# Loading work.rptr_handler(fast)
# Loading work.fifo_mem(fast)
# Loading F:/questasim/questasim64_2021.1/uvm-1.1d\win64\uvm_dpi.dll
# 1
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 1: reporter [RNTST] Running test write_all_test...
# base_test build phase
# my_test build phase
# env build phase
# my_agent build phase
# my_driver build phase
# my_monitor build phase
# my_monitor build phase
# sequencer build phase
# coverage build_phase
# my_scoreboard build phase
# my_compartor build phase
# my_predictor build phase
# my_driver connect phase
# my_monitor connect phase
# my_monitor connect phase
# sequencer connect phase
# my_agent connect phase
# my_compartor connect phase
# my_scoreboard connect phase
# my_scoreboard connect phase
# envconnect phase
# my_test connect phase
# my_test connect phase
# my_monitor end_of_elaboration_phase
# my_monitor end_of_elaboration_phase
# my_monitor end_of_elaboration_phase
# UVM_INFO components/env.svh(58) @ 1: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@14 }
# UVM_INFO components/env.svh(60) @ 1: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_inputs":@uvm_port_component__5@13 }
# UVM_INFO components/env.svh(62) @ 1: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@14 }
# FINISHED GET_PROVIDED_TO
# UVM_INFO components/env.svh(65) @ 1: uvm_test_top.env_h [env_h] '{ }
# UVM_INFO components/env.svh(67) @ 1: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.predictor_h.analysis_imp":@uvm_port_component__5@19 }
# UVM_INFO components/env.svh(69) @ 1: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.comparator_h.analysis_actual_outputs":@uvm_port_component__5@31 }
# my_monitor end_of_elaboration_phase
# UVM_FATAL verilog_src/uvm-1.1d/src/base/uvm_root.svh(919) @ 1: reporter [RUNPHSTIME] The run phase must start at time 0, current time is 1. No non-zero delays are allowed before run_test(), and pre-run user defined phases may not consume simulation time before the start of the run phase.
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    9
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    1
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [RUNPHSTIME]     1
# [env_h]     6
# ** Note: $finish    : F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_report_object.svh(292)
#    Time: 1 ns  Iteration: 48  Region: /uvm_pkg::uvm_task_phase::execute
# 1
# Break in Function uvm_pkg/uvm_report_object::die at F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_report_object.svh line 292
do run.do
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 15:24:30 on Aug 18,2024
# vlog -reportprogress 300 -f dut.f "+cover" -covercells 
# -- Compiling module fifo_mem
# -- Compiling module rptr_handler
# -- Compiling module wptr_handler
# -- Compiling module synchronizer
# -- Compiling module synchronizer
# ** Warning: ** while parsing file included at dut/top.v(1)
# ** at dut/synchronizer.v(1): (vlog-2275) Existing module 'synchronizer' at line 1 will be overwritten.
# -- Compiling module wptr_handler
# ** Warning: ** while parsing file included at dut/top.v(2)
# ** at dut/wptr_handler.v(1): (vlog-2275) Existing module 'wptr_handler' at line 1 will be overwritten.
# -- Compiling module rptr_handler
# ** Warning: ** while parsing file included at dut/top.v(3)
# ** at dut/rptr_handler.v(1): (vlog-2275) Existing module 'rptr_handler' at line 1 will be overwritten.
# -- Compiling module fifo_mem
# ** Warning: ** while parsing file included at dut/top.v(4)
# ** at dut/fifo_mem.v(1): (vlog-2275) Existing module 'fifo_mem' at line 1 will be overwritten.
# -- Compiling module asynchronous_fifo
# 
# Top level modules:
# 	asynchronous_fifo
# End time: 15:24:30 on Aug 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 15:24:31 on Aug 18,2024
# vlog -reportprogress 300 -f tb.f "+cover" -covercells 
# -- Compiling module FIFO_sva
# -- Compiling package FIFO_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) FIFO_uvm_pkg.sv(4): Using implicit +incdir+F:/questasim/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling interface inf
# -- Importing package FIFO_pkg
# -- Compiling module top_test_uvm
# 
# Top level modules:
# 	FIFO_sva
# 	top_test_uvm
# End time: 15:24:31 on Aug 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 15:24:32 on Aug 18,2024
# vopt -reportprogress 300 top_test_uvm -o top_optimized "+acc" "+cover=bcefsx+asynchronous_fifo(rtl)" 
# 
# Top level modules:
# 	top_test_uvm
# 
# Analyzing design...
# -- Loading module top_test_uvm
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package FIFO_pkg
# -- Loading package mtiUvm.questa_uvm_pkg
# -- Loading interface inf
# -- Loading module asynchronous_fifo
# -- Loading module synchronizer
# -- Loading module wptr_handler
# -- Loading module rptr_handler
# -- Loading module fifo_mem
# Optimizing 11 design-units (inlining 0/8 module instances):
# -- Optimizing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)(fast)
# -- Optimizing package mtiUvm.questa_uvm_pkg(fast)
# -- Optimizing package FIFO_pkg(fast)
# -- Optimizing interface inf(fast__2)
# -- Optimizing module wptr_handler(fast)
# -- Optimizing module asynchronous_fifo(fast)
# -- Optimizing module fifo_mem(fast)
# -- Optimizing module rptr_handler(fast)
# -- Optimizing module top_test_uvm(fast)
# -- Optimizing module synchronizer(fast)
# -- Optimizing interface inf(fast)
# Optimized design name is top_optimized
# End time: 15:24:36 on Aug 18,2024, Elapsed time: 0:00:04
# Errors: 0, Warnings: 0
# End time: 15:25:55 on Aug 18,2024, Elapsed time: 0:03:10
# Errors: 0, Warnings: 0
# vsim top_optimized -coverage "+UVM_TESTNAME=write_all_test" 
# Start time: 15:25:56 on Aug 18,2024
# Loading sv_std.std
# Loading work.inf(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.FIFO_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top_test_uvm(fast)
# Loading work.inf(fast__2)
# Loading work.asynchronous_fifo(fast)
# Loading work.synchronizer(fast)
# Loading work.wptr_handler(fast)
# Loading work.rptr_handler(fast)
# Loading work.fifo_mem(fast)
# Loading F:/questasim/questasim64_2021.1/uvm-1.1d\win64\uvm_dpi.dll
#  Trace back: Bad sequence in.main_pane.memory.interior.cs.body.tree.lwchildsite.clipper.canvas.sfchildsite.tree, aborting query. (2)
#     while executing
# "$itk_component(tree) insertquery end """
#     (object "::.main_pane.memory.interior.cs.body.tree" method "::vsimwidgets::Hierarchy::requery" body line 3)
#     invoked from within
# "requery"
#     (object "::.main_pane.memory.interior.cs.body.tree" method "::FlatMemlist::UpdateFlatMemList" body line 8)
#     invoked from within
# "$tree UpdateFlatMemList"
#     (procedure "Memview::delayedUpdateMemoryList" line 6)
#     invoked from within
# "Memview::delayedUpdateMemoryList"
#     ("after" script)
#    <2:F:/questasim/questasim64_2021.1/win64/tk8.6/bgerror.tcl:106: ::tkerror {Bad sequence in.main_pane.memory.interior.cs.body.tree.lwchildsite.clipper.canvas.sfchildsite.tree, aborting query. (2)}
#    <1:eval:1: ::tk::dialog::error::bgerror {Bad sequence in.main_pane.memory.interior.cs.body.tree.lwchildsite.clipper.canvas.sfchildsite.tree, aborting query. (2)}
# 1
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test write_all_test...
# base_test build phase
# my_test build phase
# env build phase
# my_agent build phase
# my_driver build phase
# my_monitor build phase
# my_monitor build phase
# sequencer build phase
# coverage build_phase
# my_scoreboard build phase
# my_compartor build phase
# my_predictor build phase
# my_driver connect phase
# my_monitor connect phase
# my_monitor connect phase
# sequencer connect phase
# my_agent connect phase
# my_compartor connect phase
# my_scoreboard connect phase
# my_scoreboard connect phase
# envconnect phase
# my_test connect phase
# my_test connect phase
# my_monitor end_of_elaboration_phase
# my_monitor end_of_elaboration_phase
# my_monitor end_of_elaboration_phase
# UVM_INFO components/env.svh(58) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@14 }
# UVM_INFO components/env.svh(60) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_inputs":@uvm_port_component__5@13 }
# UVM_INFO components/env.svh(62) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@14 }
# FINISHED GET_PROVIDED_TO
# UVM_INFO components/env.svh(65) @ 0: uvm_test_top.env_h [env_h] '{ }
# UVM_INFO components/env.svh(67) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.predictor_h.analysis_imp":@uvm_port_component__5@19 }
# UVM_INFO components/env.svh(69) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.comparator_h.analysis_actual_outputs":@uvm_port_component__5@31 }
# my_monitor end_of_elaboration_phase
# env run phase
# my_predictor run phase
# UVM_INFO components/comparator.svh(46) @ 0: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# coverage run_phase
# my_agent run phase
# sequencer run phase
# start of pre_body task
# start of pre_body task
# start of pre_body task
# start of pre_body task
# start of body task
# start item has been invoked
# UVM_INFO components/predictor.svh(66) @ 0: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:0, wrst_n:0 ,w_en:0 ,r_en:0 , data_in:0
# UVM_INFO components/predictor.svh(70) @ 0: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                    0  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: 0  empty: 1  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 0: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                    0  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: 0  empty: 1  full: 0
# UVM_INFO components/comparator.svh(51) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                   20  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: x  empty: 1  full: 0
# UVM_ERROR components/comparator.svh(58) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# finish item has been invoked
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 20: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:99
# WRITE_POINER = 1
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 20: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                   20  wrst_n:1  rrst_n:1  data_in: 99  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                   20  wrst_n:1  rrst_n:1  data_in: 99  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# UVM_INFO components/comparator.svh(51) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                   40  wrst_n:1  rrst_n:1  data_in: 99  w_en: 1  r_en: 0  data_out: x  empty: 1  full: 0
# UVM_ERROR components/comparator.svh(58) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 40: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:133
# WRITE_POINER = 2
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 40: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                   40  wrst_n:1  rrst_n:1  data_in: 133  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                   40  wrst_n:1  rrst_n:1  data_in: 133  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# UVM_INFO components/comparator.svh(51) @ 60: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                   60  wrst_n:1  rrst_n:1  data_in: 133  w_en: 1  r_en: 0  data_out: x  empty: 1  full: 0
# UVM_ERROR components/comparator.svh(58) @ 60: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 60: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 60: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:77
# WRITE_POINER = 3
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 60: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                   60  wrst_n:1  rrst_n:1  data_in: 77  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 60: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                   60  wrst_n:1  rrst_n:1  data_in: 77  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# time: 60 empty flag asserted and deasserted INCORRECTLY
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 1
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVM_INFO components/comparator.svh(51) @ 80: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                   80  wrst_n:1  rrst_n:1  data_in: 77  w_en: 1  r_en: 0  data_out: x  empty: 1  full: 0
# UVM_ERROR components/comparator.svh(58) @ 80: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 80: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 80: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:218
# WRITE_POINER = 4
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 80: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                   80  wrst_n:1  rrst_n:1  data_in: 218  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 80: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                   80  wrst_n:1  rrst_n:1  data_in: 218  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# UVM_INFO components/comparator.svh(51) @ 100: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                  100  wrst_n:1  rrst_n:1  data_in: 218  w_en: 1  r_en: 0  data_out: x  empty: 0  full: 0
# UVM_ERROR components/comparator.svh(58) @ 100: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 100: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 100: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:245
# WRITE_POINER = 5
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 100: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                  100  wrst_n:1  rrst_n:1  data_in: 245  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 100: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                  100  wrst_n:1  rrst_n:1  data_in: 245  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# UVM_INFO components/comparator.svh(51) @ 120: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                  120  wrst_n:1  rrst_n:1  data_in: 245  w_en: 1  r_en: 0  data_out: x  empty: 0  full: 0
# UVM_ERROR components/comparator.svh(58) @ 120: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 120: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 120: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:229
# WRITE_POINER = 6
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 120: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                  120  wrst_n:1  rrst_n:1  data_in: 229  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 120: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                  120  wrst_n:1  rrst_n:1  data_in: 229  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# UVM_INFO components/comparator.svh(51) @ 140: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                  140  wrst_n:1  rrst_n:1  data_in: 229  w_en: 1  r_en: 0  data_out: x  empty: 0  full: 0
# UVM_ERROR components/comparator.svh(58) @ 140: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 140: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 140: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:26
# WRITE_POINER = 7
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 140: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                  140  wrst_n:1  rrst_n:1  data_in: 26  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 140: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                  140  wrst_n:1  rrst_n:1  data_in: 26  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# UVM_INFO components/comparator.svh(51) @ 160: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                  160  wrst_n:1  rrst_n:1  data_in: 26  w_en: 1  r_en: 0  data_out: x  empty: 0  full: 0
# UVM_ERROR components/comparator.svh(58) @ 160: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 160: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 160: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:22
# WRITE_POINER = 0
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 160: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                  160  wrst_n:1  rrst_n:1  data_in: 22  w_en: 1  r_en: 0  data_out: 0  empty: 1  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 160: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                  160  wrst_n:1  rrst_n:1  data_in: 22  w_en: 1  r_en: 0  data_out: 0  empty: 1  full: 0
# UVM_INFO components/comparator.svh(51) @ 180: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                  180  wrst_n:1  rrst_n:1  data_in: 22  w_en: 1  r_en: 0  data_out: x  empty: 0  full: 1
# UVM_ERROR components/comparator.svh(58) @ 180: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 180: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 180: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:159
# WRITE_POINER = 1
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 180: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                  180  wrst_n:1  rrst_n:1  data_in: 159  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 180: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                  180  wrst_n:1  rrst_n:1  data_in: 159  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# UVM_INFO components/comparator.svh(51) @ 200: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                  200  wrst_n:1  rrst_n:1  data_in: 159  w_en: 1  r_en: 0  data_out: x  empty: 0  full: 1
# UVM_ERROR components/comparator.svh(58) @ 200: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 200: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# my_test run phase
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 200: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   61
# UVM_WARNING :    0
# UVM_ERROR :   10
# UVM_FATAL :    0
# ** Report counts by id
# [COMPARATOR]    31
# [PREDICTOR]    20
# [Questa UVM]     2
# [RNTST]     1
# [SCOREBOARD]    10
# [TEST_DONE]     1
# [env_h]     6
# ** Note: $finish    : F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 200 ns  Iteration: 66  Instance: /top_test_uvm
# 1
# Break in Task uvm_pkg/uvm_root::run_test at F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
run
# time: 220 empty flag asserted and deasserted INCORRECTLY
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 2
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# time: 240 empty flag asserted and deasserted INCORRECTLY
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 3
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# time: 260 empty flag asserted and deasserted INCORRECTLY
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 4
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# time: 280 empty flag asserted and deasserted INCORRECTLY
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 5
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# time: 300 empty flag asserted and deasserted INCORRECTLY
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 6
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
run
# time: 320 empty flag asserted and deasserted INCORRECTLY
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 7
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# time: 340 empty flag asserted and deasserted INCORRECTLY
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 8
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# time: 360 empty flag asserted and deasserted INCORRECTLY
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 9
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# time: 380 empty flag asserted and deasserted INCORRECTLY
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 10
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# time: 400 empty flag asserted and deasserted INCORRECTLY
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 11
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
do run.do
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 15:56:32 on Aug 18,2024
# vlog -reportprogress 300 -f dut.f "+cover" -covercells 
# -- Compiling module fifo_mem
# -- Compiling module rptr_handler
# -- Compiling module wptr_handler
# -- Compiling module synchronizer
# -- Compiling module synchronizer
# ** Warning: ** while parsing file included at dut/top.v(1)
# ** at dut/synchronizer.v(1): (vlog-2275) Existing module 'synchronizer' at line 1 will be overwritten.
# -- Compiling module wptr_handler
# ** Warning: ** while parsing file included at dut/top.v(2)
# ** at dut/wptr_handler.v(1): (vlog-2275) Existing module 'wptr_handler' at line 1 will be overwritten.
# -- Compiling module rptr_handler
# ** Warning: ** while parsing file included at dut/top.v(3)
# ** at dut/rptr_handler.v(1): (vlog-2275) Existing module 'rptr_handler' at line 1 will be overwritten.
# -- Compiling module fifo_mem
# ** Warning: ** while parsing file included at dut/top.v(4)
# ** at dut/fifo_mem.v(1): (vlog-2275) Existing module 'fifo_mem' at line 1 will be overwritten.
# -- Compiling module asynchronous_fifo
# 
# Top level modules:
# 	asynchronous_fifo
# End time: 15:56:32 on Aug 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 15:56:33 on Aug 18,2024
# vlog -reportprogress 300 -f tb.f "+cover" -covercells 
# -- Compiling module FIFO_sva
# -- Compiling package FIFO_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) FIFO_uvm_pkg.sv(4): Using implicit +incdir+F:/questasim/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling interface inf
# -- Importing package FIFO_pkg
# -- Compiling module top_test_uvm
# 
# Top level modules:
# 	FIFO_sva
# 	top_test_uvm
# End time: 15:56:34 on Aug 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 15:56:39 on Aug 18,2024
# vopt -reportprogress 300 top_test_uvm -o top_optimized "+acc" "+cover=bcefsx+asynchronous_fifo(rtl)" 
# 
# Top level modules:
# 	top_test_uvm
# 
# Analyzing design...
# -- Loading module top_test_uvm
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package FIFO_pkg
# -- Loading package mtiUvm.questa_uvm_pkg
# -- Loading interface inf
# -- Loading module asynchronous_fifo
# -- Loading module synchronizer
# -- Loading module wptr_handler
# -- Loading module rptr_handler
# -- Loading module fifo_mem
# Optimizing 11 design-units (inlining 0/8 module instances):
# -- Optimizing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)(fast)
# -- Optimizing package mtiUvm.questa_uvm_pkg(fast)
# -- Optimizing package FIFO_pkg(fast)
# -- Optimizing interface inf(fast__2)
# -- Optimizing module wptr_handler(fast)
# -- Optimizing module asynchronous_fifo(fast)
# -- Optimizing module fifo_mem(fast)
# -- Optimizing module rptr_handler(fast)
# -- Optimizing module top_test_uvm(fast)
# -- Optimizing module synchronizer(fast)
# -- Optimizing interface inf(fast)
# Optimized design name is top_optimized
# End time: 15:56:43 on Aug 18,2024, Elapsed time: 0:00:04
# Errors: 0, Warnings: 0
# End time: 15:57:29 on Aug 18,2024, Elapsed time: 0:31:33
# Errors: 0, Warnings: 0
# vsim top_optimized -coverage "+UVM_TESTNAME=write_all_test" 
# Start time: 15:57:31 on Aug 18,2024
# Loading sv_std.std
# Loading work.inf(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.FIFO_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top_test_uvm(fast)
# Loading work.inf(fast__2)
# Loading work.asynchronous_fifo(fast)
# Loading work.synchronizer(fast)
# Loading work.wptr_handler(fast)
# Loading work.rptr_handler(fast)
# Loading work.fifo_mem(fast)
# Loading F:/questasim/questasim64_2021.1/uvm-1.1d\win64\uvm_dpi.dll
# 1
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test write_all_test...
# base_test build phase
# my_test build phase
# env build phase
# my_agent build phase
# my_driver build phase
# my_monitor build phase
# my_monitor build phase
# sequencer build phase
# coverage build_phase
# my_scoreboard build phase
# my_compartor build phase
# my_predictor build phase
# my_driver connect phase
# my_monitor connect phase
# my_monitor connect phase
# sequencer connect phase
# my_agent connect phase
# my_compartor connect phase
# my_scoreboard connect phase
# my_scoreboard connect phase
# envconnect phase
# my_test connect phase
# my_test connect phase
# my_monitor end_of_elaboration_phase
# my_monitor end_of_elaboration_phase
# my_monitor end_of_elaboration_phase
# UVM_INFO components/env.svh(58) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@14 }
# UVM_INFO components/env.svh(60) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_inputs":@uvm_port_component__5@13 }
# UVM_INFO components/env.svh(62) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@14 }
# FINISHED GET_PROVIDED_TO
# UVM_INFO components/env.svh(65) @ 0: uvm_test_top.env_h [env_h] '{ }
# UVM_INFO components/env.svh(67) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.predictor_h.analysis_imp":@uvm_port_component__5@19 }
# UVM_INFO components/env.svh(69) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.comparator_h.analysis_actual_outputs":@uvm_port_component__5@31 }
# my_monitor end_of_elaboration_phase
# env run phase
# my_predictor run phase
# UVM_INFO components/comparator.svh(46) @ 0: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# coverage run_phase
# my_agent run phase
# sequencer run phase
# start of pre_body task
# start of pre_body task
# start of pre_body task
# start of pre_body task
# start of body task
# start item has been invoked
# UVM_INFO components/predictor.svh(66) @ 0: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:0, wrst_n:0 ,w_en:0 ,r_en:0 , data_in:0
# UVM_INFO components/predictor.svh(70) @ 0: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                    0  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: 0  empty: 1  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 0: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                    0  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: 0  empty: 1  full: 0
# UVM_INFO components/comparator.svh(51) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                   20  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: x  empty: 1  full: 0
# UVM_ERROR components/comparator.svh(58) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# finish item has been invoked
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 20: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:99
# WRITE_POINER = 1
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 20: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                   20  wrst_n:1  rrst_n:1  data_in: 99  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                   20  wrst_n:1  rrst_n:1  data_in: 99  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# UVM_INFO components/comparator.svh(51) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                   40  wrst_n:1  rrst_n:1  data_in: 99  w_en: 1  r_en: 0  data_out: x  empty: 1  full: 0
# UVM_ERROR components/comparator.svh(58) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 40: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:133
# WRITE_POINER = 2
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 40: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                   40  wrst_n:1  rrst_n:1  data_in: 133  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                   40  wrst_n:1  rrst_n:1  data_in: 133  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# UVM_INFO components/comparator.svh(51) @ 60: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                   60  wrst_n:1  rrst_n:1  data_in: 133  w_en: 1  r_en: 0  data_out: x  empty: 1  full: 0
# UVM_ERROR components/comparator.svh(58) @ 60: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 60: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 60: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:77
# WRITE_POINER = 3
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 60: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                   60  wrst_n:1  rrst_n:1  data_in: 77  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 60: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                   60  wrst_n:1  rrst_n:1  data_in: 77  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# time: 60 empty flag asserted and deasserted INCORRECTLY
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 1
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVM_INFO components/comparator.svh(51) @ 80: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                   80  wrst_n:1  rrst_n:1  data_in: 77  w_en: 1  r_en: 0  data_out: x  empty: 1  full: 0
# UVM_ERROR components/comparator.svh(58) @ 80: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 80: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 80: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:218
# WRITE_POINER = 4
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 80: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                   80  wrst_n:1  rrst_n:1  data_in: 218  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 80: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                   80  wrst_n:1  rrst_n:1  data_in: 218  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# UVM_INFO components/comparator.svh(51) @ 100: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                  100  wrst_n:1  rrst_n:1  data_in: 218  w_en: 1  r_en: 0  data_out: x  empty: 0  full: 0
# UVM_ERROR components/comparator.svh(58) @ 100: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 100: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 100: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:245
# WRITE_POINER = 5
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 100: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                  100  wrst_n:1  rrst_n:1  data_in: 245  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 100: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                  100  wrst_n:1  rrst_n:1  data_in: 245  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# UVM_INFO components/comparator.svh(51) @ 120: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                  120  wrst_n:1  rrst_n:1  data_in: 245  w_en: 1  r_en: 0  data_out: x  empty: 0  full: 0
# UVM_ERROR components/comparator.svh(58) @ 120: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 120: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 120: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:229
# WRITE_POINER = 6
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 120: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                  120  wrst_n:1  rrst_n:1  data_in: 229  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 120: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                  120  wrst_n:1  rrst_n:1  data_in: 229  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# UVM_INFO components/comparator.svh(51) @ 140: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                  140  wrst_n:1  rrst_n:1  data_in: 229  w_en: 1  r_en: 0  data_out: x  empty: 0  full: 0
# UVM_ERROR components/comparator.svh(58) @ 140: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 140: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 140: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:26
# WRITE_POINER = 7
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 140: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                  140  wrst_n:1  rrst_n:1  data_in: 26  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 140: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                  140  wrst_n:1  rrst_n:1  data_in: 26  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# UVM_INFO components/comparator.svh(51) @ 160: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                  160  wrst_n:1  rrst_n:1  data_in: 26  w_en: 1  r_en: 0  data_out: x  empty: 0  full: 0
# UVM_ERROR components/comparator.svh(58) @ 160: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 160: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 160: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:22
# WRITE_POINER = 0
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 160: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                  160  wrst_n:1  rrst_n:1  data_in: 22  w_en: 1  r_en: 0  data_out: 0  empty: 1  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 160: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                  160  wrst_n:1  rrst_n:1  data_in: 22  w_en: 1  r_en: 0  data_out: 0  empty: 1  full: 0
# UVM_INFO components/comparator.svh(51) @ 180: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                  180  wrst_n:1  rrst_n:1  data_in: 22  w_en: 1  r_en: 0  data_out: x  empty: 0  full: 1
# UVM_ERROR components/comparator.svh(58) @ 180: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 180: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 180: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:159
# WRITE_POINER = 1
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 180: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                  180  wrst_n:1  rrst_n:1  data_in: 159  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 180: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                  180  wrst_n:1  rrst_n:1  data_in: 159  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# UVM_INFO components/comparator.svh(51) @ 200: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                  200  wrst_n:1  rrst_n:1  data_in: 159  w_en: 1  r_en: 0  data_out: x  empty: 0  full: 1
# UVM_ERROR components/comparator.svh(58) @ 200: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 200: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# my_test run phase
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 200: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   61
# UVM_WARNING :    0
# UVM_ERROR :   10
# UVM_FATAL :    0
# ** Report counts by id
# [COMPARATOR]    31
# [PREDICTOR]    20
# [Questa UVM]     2
# [RNTST]     1
# [SCOREBOARD]    10
# [TEST_DONE]     1
# [env_h]     6
# ** Note: $finish    : F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 200 ns  Iteration: 66  Instance: /top_test_uvm
# 1
# Break in Task uvm_pkg/uvm_root::run_test at F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
run
# time: 220 empty flag asserted and deasserted INCORRECTLY
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 2
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# time: 240 empty flag asserted and deasserted INCORRECTLY
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 3
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# time: 260 empty flag asserted and deasserted INCORRECTLY
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 4
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# time: 280 empty flag asserted and deasserted INCORRECTLY
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 5
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# time: 300 empty flag asserted and deasserted INCORRECTLY
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 6
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
do run.do
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qpg".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qtl".
# Error 133: Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized".
# Error 133: Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work".
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 16:02:52 on Aug 18,2024
# vlog -reportprogress 300 -f dut.f "+cover" -covercells 
# -- Compiling module fifo_mem
# -- Compiling module rptr_handler
# -- Compiling module wptr_handler
# -- Compiling module synchronizer
# -- Compiling module synchronizer
# ** Warning: ** while parsing file included at dut/top.v(1)
# ** at dut/synchronizer.v(1): (vlog-2275) Existing module 'synchronizer' at line 1 will be overwritten.
# -- Compiling module wptr_handler
# ** Warning: ** while parsing file included at dut/top.v(2)
# ** at dut/wptr_handler.v(1): (vlog-2275) Existing module 'wptr_handler' at line 1 will be overwritten.
# -- Compiling module rptr_handler
# ** Warning: ** while parsing file included at dut/top.v(3)
# ** at dut/rptr_handler.v(1): (vlog-2275) Existing module 'rptr_handler' at line 1 will be overwritten.
# -- Compiling module fifo_mem
# ** Warning: ** while parsing file included at dut/top.v(4)
# ** at dut/fifo_mem.v(1): (vlog-2275) Existing module 'fifo_mem' at line 1 will be overwritten.
# -- Compiling module asynchronous_fifo
# 
# Top level modules:
# 	asynchronous_fifo
# End time: 16:02:52 on Aug 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 16:02:52 on Aug 18,2024
# vlog -reportprogress 300 -f tb.f "+cover" -covercells 
# -- Compiling module FIFO_sva
# -- Compiling package FIFO_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) FIFO_uvm_pkg.sv(4): Using implicit +incdir+F:/questasim/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling interface inf
# -- Importing package FIFO_pkg
# -- Compiling module top_test_uvm
# 
# Top level modules:
# 	FIFO_sva
# 	top_test_uvm
# End time: 16:02:53 on Aug 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 16:02:53 on Aug 18,2024
# vopt -reportprogress 300 top_test_uvm -o top_optimized "+acc" "+cover=bcefsx+asynchronous_fifo(rtl)" 
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib.qdb".
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qdb".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qpg".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qtl".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-133) Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized".
# 
# Top level modules:
# 	top_test_uvm
# 
# Analyzing design...
# -- Loading module top_test_uvm
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package FIFO_pkg
# -- Loading package mtiUvm.questa_uvm_pkg
# -- Loading interface inf
# -- Loading module asynchronous_fifo
# -- Loading module synchronizer
# -- Loading module wptr_handler
# -- Loading module rptr_handler
# -- Loading module fifo_mem
# init_auxdbinfo(): INTERNAL ERROR: Cannot open page file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib1_0.qpg" in read mode
# Optimizing 11 design-units (inlining 0/8 module instances):
# -- Optimizing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)(fast)
# -- Optimizing package mtiUvm.questa_uvm_pkg(fast)
# -- Optimizing package FIFO_pkg(fast)
# -- Optimizing interface inf(fast__2)
# -- Optimizing module wptr_handler(fast)
# -- Optimizing module asynchronous_fifo(fast)
# -- Optimizing module fifo_mem(fast)
# -- Optimizing module rptr_handler(fast)
# -- Optimizing module top_test_uvm(fast)
# -- Optimizing module synchronizer(fast)
# -- Optimizing interface inf(fast)
# Optimized design name is top_optimized
# End time: 16:02:57 on Aug 18,2024, Elapsed time: 0:00:04
# Errors: 0, Warnings: 5
# End time: 16:04:18 on Aug 18,2024, Elapsed time: 0:06:47
# Errors: 0, Warnings: 0
# vsim top_optimized -coverage "+UVM_TESTNAME=write_all_test" 
# Start time: 16:04:19 on Aug 18,2024
# Loading sv_std.std
# Loading work.inf(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.FIFO_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top_test_uvm(fast)
# Loading work.inf(fast__2)
# Loading work.asynchronous_fifo(fast)
# Loading work.synchronizer(fast)
# Loading work.wptr_handler(fast)
# Loading work.rptr_handler(fast)
# Loading work.fifo_mem(fast)
# Loading F:/questasim/questasim64_2021.1/uvm-1.1d\win64\uvm_dpi.dll
# 1
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test write_all_test...
# base_test build phase
# my_test build phase
# env build phase
# my_agent build phase
# my_driver build phase
# my_monitor build phase
# my_monitor build phase
# sequencer build phase
# coverage build_phase
# my_scoreboard build phase
# my_compartor build phase
# my_predictor build phase
# my_driver connect phase
# my_monitor connect phase
# my_monitor connect phase
# sequencer connect phase
# my_agent connect phase
# my_compartor connect phase
# my_scoreboard connect phase
# my_scoreboard connect phase
# envconnect phase
# my_test connect phase
# my_test connect phase
# my_monitor end_of_elaboration_phase
# my_monitor end_of_elaboration_phase
# my_monitor end_of_elaboration_phase
# UVM_INFO components/env.svh(58) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@14 }
# UVM_INFO components/env.svh(60) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_inputs":@uvm_port_component__5@13 }
# UVM_INFO components/env.svh(62) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@14 }
# FINISHED GET_PROVIDED_TO
# UVM_INFO components/env.svh(65) @ 0: uvm_test_top.env_h [env_h] '{ }
# UVM_INFO components/env.svh(67) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.predictor_h.analysis_imp":@uvm_port_component__5@19 }
# UVM_INFO components/env.svh(69) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.comparator_h.analysis_actual_outputs":@uvm_port_component__5@31 }
# my_monitor end_of_elaboration_phase
# env run phase
# my_predictor run phase
# UVM_INFO components/comparator.svh(46) @ 0: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# coverage run_phase
# my_agent run phase
# sequencer run phase
# start of pre_body task
# start of pre_body task
# start of pre_body task
# start of pre_body task
# start of body task
# start item has been invoked
# UVM_INFO components/predictor.svh(66) @ 0: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:0, wrst_n:0 ,w_en:0 ,r_en:0 , data_in:0
# UVM_INFO components/predictor.svh(70) @ 0: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                    0  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: 0  empty: 1  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 0: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                    0  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: 0  empty: 1  full: 0
# UVM_INFO components/comparator.svh(51) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                   20  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: x  empty: 1  full: 0
# UVM_ERROR components/comparator.svh(58) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# finish item has been invoked
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 20: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:99
# WRITE_POINER = 1
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 20: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                   20  wrst_n:1  rrst_n:1  data_in: 99  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                   20  wrst_n:1  rrst_n:1  data_in: 99  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# UVM_INFO components/comparator.svh(51) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                   40  wrst_n:1  rrst_n:1  data_in: 99  w_en: 1  r_en: 0  data_out: x  empty: 1  full: 0
# UVM_ERROR components/comparator.svh(58) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 40: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:133
# WRITE_POINER = 2
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 40: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                   40  wrst_n:1  rrst_n:1  data_in: 133  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                   40  wrst_n:1  rrst_n:1  data_in: 133  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# UVM_INFO components/comparator.svh(51) @ 60: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                   60  wrst_n:1  rrst_n:1  data_in: 133  w_en: 1  r_en: 0  data_out: x  empty: 1  full: 0
# UVM_ERROR components/comparator.svh(58) @ 60: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 60: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 60: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:77
# WRITE_POINER = 3
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 60: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                   60  wrst_n:1  rrst_n:1  data_in: 77  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 60: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                   60  wrst_n:1  rrst_n:1  data_in: 77  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# UVM_INFO components/comparator.svh(51) @ 80: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                   80  wrst_n:1  rrst_n:1  data_in: 77  w_en: 1  r_en: 0  data_out: x  empty: 1  full: 0
# UVM_ERROR components/comparator.svh(58) @ 80: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 80: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 80: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:218
# WRITE_POINER = 4
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 80: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                   80  wrst_n:1  rrst_n:1  data_in: 218  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 80: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                   80  wrst_n:1  rrst_n:1  data_in: 218  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# UVM_INFO components/comparator.svh(51) @ 100: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                  100  wrst_n:1  rrst_n:1  data_in: 218  w_en: 1  r_en: 0  data_out: x  empty: 0  full: 0
# UVM_ERROR components/comparator.svh(58) @ 100: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 100: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 100: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:245
# WRITE_POINER = 5
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 100: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                  100  wrst_n:1  rrst_n:1  data_in: 245  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 100: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                  100  wrst_n:1  rrst_n:1  data_in: 245  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# time: 100 empty flag asserted and deasserted INCORRECTLY
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 1
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVM_INFO components/comparator.svh(51) @ 120: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                  120  wrst_n:1  rrst_n:1  data_in: 245  w_en: 1  r_en: 0  data_out: x  empty: 0  full: 0
# UVM_ERROR components/comparator.svh(58) @ 120: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 120: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 120: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:229
# WRITE_POINER = 6
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 120: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                  120  wrst_n:1  rrst_n:1  data_in: 229  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 120: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                  120  wrst_n:1  rrst_n:1  data_in: 229  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# UVM_INFO components/comparator.svh(51) @ 140: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                  140  wrst_n:1  rrst_n:1  data_in: 229  w_en: 1  r_en: 0  data_out: x  empty: 0  full: 0
# UVM_ERROR components/comparator.svh(58) @ 140: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 140: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 140: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:26
# WRITE_POINER = 7
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 140: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                  140  wrst_n:1  rrst_n:1  data_in: 26  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 140: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                  140  wrst_n:1  rrst_n:1  data_in: 26  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# UVM_INFO components/comparator.svh(51) @ 160: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                  160  wrst_n:1  rrst_n:1  data_in: 26  w_en: 1  r_en: 0  data_out: x  empty: 0  full: 0
# UVM_ERROR components/comparator.svh(58) @ 160: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 160: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 160: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:22
# WRITE_POINER = 0
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 160: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                  160  wrst_n:1  rrst_n:1  data_in: 22  w_en: 1  r_en: 0  data_out: 0  empty: 1  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 160: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                  160  wrst_n:1  rrst_n:1  data_in: 22  w_en: 1  r_en: 0  data_out: 0  empty: 1  full: 0
# UVM_INFO components/comparator.svh(51) @ 180: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                  180  wrst_n:1  rrst_n:1  data_in: 22  w_en: 1  r_en: 0  data_out: x  empty: 0  full: 1
# UVM_ERROR components/comparator.svh(58) @ 180: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 180: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 180: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:159
# WRITE_POINER = 1
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 180: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                  180  wrst_n:1  rrst_n:1  data_in: 159  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 180: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                  180  wrst_n:1  rrst_n:1  data_in: 159  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# UVM_INFO components/comparator.svh(51) @ 200: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                  200  wrst_n:1  rrst_n:1  data_in: 159  w_en: 1  r_en: 0  data_out: x  empty: 0  full: 1
# UVM_ERROR components/comparator.svh(58) @ 200: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 200: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# my_test run phase
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 200: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   61
# UVM_WARNING :    0
# UVM_ERROR :   10
# UVM_FATAL :    0
# ** Report counts by id
# [COMPARATOR]    31
# [PREDICTOR]    20
# [Questa UVM]     2
# [RNTST]     1
# [SCOREBOARD]    10
# [TEST_DONE]     1
# [env_h]     6
# ** Note: $finish    : F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 200 ns  Iteration: 66  Instance: /top_test_uvm
# 1
# Break in Task uvm_pkg/uvm_root::run_test at F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
do run.do
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qpg".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qtl".
# Error 133: Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized".
# Error 133: Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work".
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 16:10:19 on Aug 18,2024
# vlog -reportprogress 300 -f dut.f "+cover" -covercells 
# -- Compiling module fifo_mem
# -- Compiling module rptr_handler
# -- Compiling module wptr_handler
# -- Compiling module synchronizer
# -- Compiling module synchronizer
# ** Warning: ** while parsing file included at dut/top.v(1)
# ** at dut/synchronizer.v(1): (vlog-2275) Existing module 'synchronizer' at line 1 will be overwritten.
# -- Compiling module wptr_handler
# ** Warning: ** while parsing file included at dut/top.v(2)
# ** at dut/wptr_handler.v(1): (vlog-2275) Existing module 'wptr_handler' at line 1 will be overwritten.
# -- Compiling module rptr_handler
# ** Warning: ** while parsing file included at dut/top.v(3)
# ** at dut/rptr_handler.v(1): (vlog-2275) Existing module 'rptr_handler' at line 1 will be overwritten.
# -- Compiling module fifo_mem
# ** Warning: ** while parsing file included at dut/top.v(4)
# ** at dut/fifo_mem.v(1): (vlog-2275) Existing module 'fifo_mem' at line 1 will be overwritten.
# -- Compiling module asynchronous_fifo
# 
# Top level modules:
# 	asynchronous_fifo
# End time: 16:10:19 on Aug 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 16:10:19 on Aug 18,2024
# vlog -reportprogress 300 -f tb.f "+cover" -covercells 
# -- Compiling module FIFO_sva
# -- Compiling package FIFO_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) FIFO_uvm_pkg.sv(4): Using implicit +incdir+F:/questasim/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling interface inf
# -- Importing package FIFO_pkg
# -- Compiling module top_test_uvm
# 
# Top level modules:
# 	FIFO_sva
# 	top_test_uvm
# End time: 16:10:20 on Aug 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 16:10:21 on Aug 18,2024
# vopt -reportprogress 300 top_test_uvm -o top_optimized "+acc" "+cover=bcefsx+asynchronous_fifo(rtl)" 
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib.qdb".
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qdb".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qpg".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qtl".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-133) Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized".
# 
# Top level modules:
# 	top_test_uvm
# 
# Analyzing design...
# -- Loading module top_test_uvm
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package FIFO_pkg
# -- Loading package mtiUvm.questa_uvm_pkg
# -- Loading interface inf
# -- Loading module asynchronous_fifo
# -- Loading module synchronizer
# -- Loading module wptr_handler
# -- Loading module rptr_handler
# -- Loading module fifo_mem
# Optimizing 11 design-units (inlining 0/8 module instances):
# -- Optimizing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)(fast)
# -- Optimizing package mtiUvm.questa_uvm_pkg(fast)
# -- Optimizing package FIFO_pkg(fast)
# -- Optimizing interface inf(fast__2)
# -- Optimizing module wptr_handler(fast)
# -- Optimizing module asynchronous_fifo(fast)
# -- Optimizing module fifo_mem(fast)
# -- Optimizing module rptr_handler(fast)
# -- Optimizing module top_test_uvm(fast)
# -- Optimizing module synchronizer(fast)
# -- Optimizing interface inf(fast)
# Optimized design name is top_optimized
# End time: 16:10:24 on Aug 18,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 5
# End time: 16:10:35 on Aug 18,2024, Elapsed time: 0:06:16
# Errors: 0, Warnings: 0
# vsim top_optimized -coverage "+UVM_TESTNAME=write_all_test" 
# Start time: 16:10:35 on Aug 18,2024
# Loading sv_std.std
# Loading work.inf(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.FIFO_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top_test_uvm(fast)
# Loading work.inf(fast__2)
# Loading work.asynchronous_fifo(fast)
# Loading work.synchronizer(fast)
# Loading work.wptr_handler(fast)
# Loading work.rptr_handler(fast)
# Loading work.fifo_mem(fast)
# Loading F:/questasim/questasim64_2021.1/uvm-1.1d\win64\uvm_dpi.dll
# 1
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test write_all_test...
# base_test build phase
# my_test build phase
# env build phase
# my_agent build phase
# my_driver build phase
# my_monitor build phase
# my_monitor build phase
# sequencer build phase
# coverage build_phase
# my_scoreboard build phase
# my_compartor build phase
# my_predictor build phase
# my_driver connect phase
# my_monitor connect phase
# my_monitor connect phase
# sequencer connect phase
# my_agent connect phase
# my_compartor connect phase
# my_scoreboard connect phase
# my_scoreboard connect phase
# envconnect phase
# my_test connect phase
# my_test connect phase
# my_monitor end_of_elaboration_phase
# my_monitor end_of_elaboration_phase
# my_monitor end_of_elaboration_phase
# UVM_INFO components/env.svh(58) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@14 }
# UVM_INFO components/env.svh(60) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_inputs":@uvm_port_component__5@13 }
# UVM_INFO components/env.svh(62) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@14 }
# FINISHED GET_PROVIDED_TO
# UVM_INFO components/env.svh(65) @ 0: uvm_test_top.env_h [env_h] '{ }
# UVM_INFO components/env.svh(67) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.predictor_h.analysis_imp":@uvm_port_component__5@19 }
# UVM_INFO components/env.svh(69) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.comparator_h.analysis_actual_outputs":@uvm_port_component__5@31 }
# my_monitor end_of_elaboration_phase
# env run phase
# my_predictor run phase
# UVM_INFO components/comparator.svh(46) @ 0: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# coverage run_phase
# my_agent run phase
# sequencer run phase
# start of pre_body task
# start of pre_body task
# start of pre_body task
# start of pre_body task
# start of body task
# start item has been invoked
# UVM_INFO components/predictor.svh(66) @ 0: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:0, wrst_n:0 ,w_en:0 ,r_en:0 , data_in:0
# UVM_INFO components/predictor.svh(70) @ 0: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                    0  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: 0  empty: 1  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 0: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                    0  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: 0  empty: 1  full: 0
# UVM_INFO components/comparator.svh(51) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                   20  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: x  empty: 1  full: 0
# UVM_ERROR components/comparator.svh(58) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# finish item has been invoked
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 20: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:99
# WRITE_POINER = 1
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 20: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                   20  wrst_n:1  rrst_n:1  data_in: 99  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                   20  wrst_n:1  rrst_n:1  data_in: 99  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# UVM_INFO components/comparator.svh(51) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                   40  wrst_n:1  rrst_n:1  data_in: 99  w_en: 1  r_en: 0  data_out: x  empty: 1  full: 0
# UVM_ERROR components/comparator.svh(58) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 40: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:133
# WRITE_POINER = 2
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 40: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                   40  wrst_n:1  rrst_n:1  data_in: 133  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                   40  wrst_n:1  rrst_n:1  data_in: 133  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# UVM_INFO components/comparator.svh(51) @ 60: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                   60  wrst_n:1  rrst_n:1  data_in: 133  w_en: 1  r_en: 0  data_out: x  empty: 1  full: 0
# UVM_ERROR components/comparator.svh(58) @ 60: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 60: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 60: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:77
# WRITE_POINER = 3
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 60: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                   60  wrst_n:1  rrst_n:1  data_in: 77  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 60: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                   60  wrst_n:1  rrst_n:1  data_in: 77  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# UVM_INFO components/comparator.svh(51) @ 80: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                   80  wrst_n:1  rrst_n:1  data_in: 77  w_en: 1  r_en: 0  data_out: x  empty: 1  full: 0
# UVM_ERROR components/comparator.svh(58) @ 80: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 80: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 80: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:218
# WRITE_POINER = 4
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 80: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                   80  wrst_n:1  rrst_n:1  data_in: 218  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 80: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                   80  wrst_n:1  rrst_n:1  data_in: 218  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# UVM_INFO components/comparator.svh(51) @ 100: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                  100  wrst_n:1  rrst_n:1  data_in: 218  w_en: 1  r_en: 0  data_out: x  empty: 0  full: 0
# UVM_ERROR components/comparator.svh(58) @ 100: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 100: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 100: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:245
# WRITE_POINER = 5
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 100: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                  100  wrst_n:1  rrst_n:1  data_in: 245  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 100: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                  100  wrst_n:1  rrst_n:1  data_in: 245  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# time: 100 empty flag asserted and deasserted INCORRECTLY
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 1
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVM_INFO components/comparator.svh(51) @ 120: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                  120  wrst_n:1  rrst_n:1  data_in: 245  w_en: 1  r_en: 0  data_out: x  empty: 0  full: 0
# UVM_ERROR components/comparator.svh(58) @ 120: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 120: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 120: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:229
# WRITE_POINER = 6
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 120: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                  120  wrst_n:1  rrst_n:1  data_in: 229  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 120: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                  120  wrst_n:1  rrst_n:1  data_in: 229  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# UVM_INFO components/comparator.svh(51) @ 140: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                  140  wrst_n:1  rrst_n:1  data_in: 229  w_en: 1  r_en: 0  data_out: x  empty: 0  full: 0
# UVM_ERROR components/comparator.svh(58) @ 140: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 140: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 140: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:26
# WRITE_POINER = 7
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 140: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                  140  wrst_n:1  rrst_n:1  data_in: 26  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 140: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                  140  wrst_n:1  rrst_n:1  data_in: 26  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# UVM_INFO components/comparator.svh(51) @ 160: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                  160  wrst_n:1  rrst_n:1  data_in: 26  w_en: 1  r_en: 0  data_out: x  empty: 0  full: 0
# UVM_ERROR components/comparator.svh(58) @ 160: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 160: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 160: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:22
# WRITE_POINER = 0
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 160: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                  160  wrst_n:1  rrst_n:1  data_in: 22  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 1
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 160: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                  160  wrst_n:1  rrst_n:1  data_in: 22  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 1
# UVM_INFO components/comparator.svh(51) @ 180: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                  180  wrst_n:1  rrst_n:1  data_in: 22  w_en: 1  r_en: 0  data_out: x  empty: 0  full: 1
# UVM_ERROR components/comparator.svh(58) @ 180: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 180: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 180: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:159
# WRITE_POINER = 0
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 180: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                  180  wrst_n:1  rrst_n:1  data_in: 159  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 1
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 180: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                  180  wrst_n:1  rrst_n:1  data_in: 159  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 1
# UVM_INFO components/comparator.svh(51) @ 200: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                  200  wrst_n:1  rrst_n:1  data_in: 159  w_en: 1  r_en: 0  data_out: x  empty: 0  full: 1
# UVM_ERROR components/comparator.svh(58) @ 200: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 200: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# my_test run phase
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 200: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   61
# UVM_WARNING :    0
# UVM_ERROR :   10
# UVM_FATAL :    0
# ** Report counts by id
# [COMPARATOR]    31
# [PREDICTOR]    20
# [Questa UVM]     2
# [RNTST]     1
# [SCOREBOARD]    10
# [TEST_DONE]     1
# [env_h]     6
# ** Note: $finish    : F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 200 ns  Iteration: 66  Instance: /top_test_uvm
# 1
# Break in Task uvm_pkg/uvm_root::run_test at F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
run
# time: 200 empty flag asserted and deasserted INCORRECTLY
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 2
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
run
run
add wave -position insertpoint sim:/top_test_uvm/f_if/*
restart
# Loading sv_std.std
# Loading work.inf(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.FIFO_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top_test_uvm(fast)
# Loading work.inf(fast__2)
# Loading work.asynchronous_fifo(fast)
# Loading work.synchronizer(fast)
# Loading work.wptr_handler(fast)
# Loading work.rptr_handler(fast)
# Loading work.fifo_mem(fast)
# Loading F:/questasim/questasim64_2021.1/uvm-1.1d\win64\uvm_dpi.dll
run
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test write_all_test...
# base_test build phase
# my_test build phase
# env build phase
# my_agent build phase
# my_driver build phase
# my_monitor build phase
# my_monitor build phase
# sequencer build phase
# coverage build_phase
# my_scoreboard build phase
# my_compartor build phase
# my_predictor build phase
# my_driver connect phase
# my_monitor connect phase
# my_monitor connect phase
# sequencer connect phase
# my_agent connect phase
# my_compartor connect phase
# my_scoreboard connect phase
# my_scoreboard connect phase
# envconnect phase
# my_test connect phase
# my_test connect phase
# my_monitor end_of_elaboration_phase
# my_monitor end_of_elaboration_phase
# my_monitor end_of_elaboration_phase
# UVM_INFO components/env.svh(58) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_outputs":@uvm_port_component__6@14 }
# UVM_INFO components/env.svh(60) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_inputs":@uvm_port_component__6@13 }
# UVM_INFO components/env.svh(62) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_outputs":@uvm_port_component__6@14 }
# FINISHED GET_PROVIDED_TO
# UVM_INFO components/env.svh(65) @ 0: uvm_test_top.env_h [env_h] '{ }
# UVM_INFO components/env.svh(67) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.predictor_h.analysis_imp":@uvm_port_component__6@19 }
# UVM_INFO components/env.svh(69) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.comparator_h.analysis_actual_outputs":@uvm_port_component__6@31 }
# my_monitor end_of_elaboration_phase
# env run phase
# my_predictor run phase
# UVM_INFO components/comparator.svh(46) @ 0: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# coverage run_phase
# my_agent run phase
# sequencer run phase
# start of pre_body task
# start of pre_body task
# start of pre_body task
# start of pre_body task
# start of body task
# start item has been invoked
# UVM_INFO components/predictor.svh(66) @ 0: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:0, wrst_n:0 ,w_en:0 ,r_en:0 , data_in:0
# UVM_INFO components/predictor.svh(70) @ 0: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                    0  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: 0  empty: 1  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 0: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                    0  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: 0  empty: 1  full: 0
# UVM_INFO components/comparator.svh(51) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                   20  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: x  empty: 1  full: 0
# UVM_ERROR components/comparator.svh(58) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# finish item has been invoked
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 20: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:99
# WRITE_POINER = 1
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 20: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                   20  wrst_n:1  rrst_n:1  data_in: 99  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                   20  wrst_n:1  rrst_n:1  data_in: 99  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# UVM_INFO components/comparator.svh(51) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                   40  wrst_n:1  rrst_n:1  data_in: 99  w_en: 1  r_en: 0  data_out: x  empty: 1  full: 0
# UVM_ERROR components/comparator.svh(58) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 40: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:133
# WRITE_POINER = 2
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 40: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                   40  wrst_n:1  rrst_n:1  data_in: 133  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                   40  wrst_n:1  rrst_n:1  data_in: 133  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# UVM_INFO components/comparator.svh(51) @ 60: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                   60  wrst_n:1  rrst_n:1  data_in: 133  w_en: 1  r_en: 0  data_out: x  empty: 1  full: 0
# UVM_ERROR components/comparator.svh(58) @ 60: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 60: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 60: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:77
# WRITE_POINER = 3
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 60: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                   60  wrst_n:1  rrst_n:1  data_in: 77  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 60: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                   60  wrst_n:1  rrst_n:1  data_in: 77  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# UVM_INFO components/comparator.svh(51) @ 80: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                   80  wrst_n:1  rrst_n:1  data_in: 77  w_en: 1  r_en: 0  data_out: x  empty: 1  full: 0
# UVM_ERROR components/comparator.svh(58) @ 80: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 80: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 80: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:218
# WRITE_POINER = 4
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 80: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                   80  wrst_n:1  rrst_n:1  data_in: 218  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 80: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                   80  wrst_n:1  rrst_n:1  data_in: 218  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# UVM_INFO components/comparator.svh(51) @ 100: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                  100  wrst_n:1  rrst_n:1  data_in: 218  w_en: 1  r_en: 0  data_out: x  empty: 0  full: 0
# UVM_ERROR components/comparator.svh(58) @ 100: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 100: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 100: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:245
# WRITE_POINER = 5
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 100: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                  100  wrst_n:1  rrst_n:1  data_in: 245  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 100: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                  100  wrst_n:1  rrst_n:1  data_in: 245  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# time: 100 empty flag asserted and deasserted INCORRECTLY
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 1
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
run
# UVM_INFO components/comparator.svh(51) @ 120: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                  120  wrst_n:1  rrst_n:1  data_in: 245  w_en: 1  r_en: 0  data_out: x  empty: 0  full: 0
# UVM_ERROR components/comparator.svh(58) @ 120: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 120: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 120: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:229
# WRITE_POINER = 6
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 120: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                  120  wrst_n:1  rrst_n:1  data_in: 229  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 120: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                  120  wrst_n:1  rrst_n:1  data_in: 229  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# UVM_INFO components/comparator.svh(51) @ 140: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                  140  wrst_n:1  rrst_n:1  data_in: 229  w_en: 1  r_en: 0  data_out: x  empty: 0  full: 0
# UVM_ERROR components/comparator.svh(58) @ 140: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 140: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 140: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:26
# WRITE_POINER = 7
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 140: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                  140  wrst_n:1  rrst_n:1  data_in: 26  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 140: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                  140  wrst_n:1  rrst_n:1  data_in: 26  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# UVM_INFO components/comparator.svh(51) @ 160: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                  160  wrst_n:1  rrst_n:1  data_in: 26  w_en: 1  r_en: 0  data_out: x  empty: 0  full: 0
# UVM_ERROR components/comparator.svh(58) @ 160: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 160: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 160: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:22
# WRITE_POINER = 0
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 160: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                  160  wrst_n:1  rrst_n:1  data_in: 22  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 1
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 160: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                  160  wrst_n:1  rrst_n:1  data_in: 22  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 1
# UVM_INFO components/comparator.svh(51) @ 180: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                  180  wrst_n:1  rrst_n:1  data_in: 22  w_en: 1  r_en: 0  data_out: x  empty: 0  full: 1
# UVM_ERROR components/comparator.svh(58) @ 180: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 180: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 180: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:159
# WRITE_POINER = 0
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 180: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                  180  wrst_n:1  rrst_n:1  data_in: 159  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 1
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 180: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                  180  wrst_n:1  rrst_n:1  data_in: 159  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 1
# UVM_INFO components/comparator.svh(51) @ 200: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                  200  wrst_n:1  rrst_n:1  data_in: 159  w_en: 1  r_en: 0  data_out: x  empty: 0  full: 1
# UVM_ERROR components/comparator.svh(58) @ 200: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 200: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# my_test run phase
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 200: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   61
# UVM_WARNING :    0
# UVM_ERROR :   10
# UVM_FATAL :    0
# ** Report counts by id
# [COMPARATOR]    31
# [PREDICTOR]    20
# [Questa UVM]     2
# [RNTST]     1
# [SCOREBOARD]    10
# [TEST_DONE]     1
# [env_h]     6
# ** Note: $finish    : F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 200 ns  Iteration: 66  Instance: /top_test_uvm
# 1
# Break in Task uvm_pkg/uvm_root::run_test at F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
run
# time: 200 empty flag asserted and deasserted INCORRECTLY
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 2
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
run
do run.do
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qpg".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qtl".
# Error 133: Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized".
# Error 133: Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work".
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 18:14:31 on Aug 18,2024
# vlog -reportprogress 300 -f dut.f "+cover" -covercells 
# -- Compiling module fifo_mem
# -- Compiling module rptr_handler
# -- Compiling module wptr_handler
# -- Compiling module synchronizer
# -- Compiling module synchronizer
# ** Warning: ** while parsing file included at dut/top.v(1)
# ** at dut/synchronizer.v(1): (vlog-2275) Existing module 'synchronizer' at line 1 will be overwritten.
# -- Compiling module wptr_handler
# ** Warning: ** while parsing file included at dut/top.v(2)
# ** at dut/wptr_handler.v(1): (vlog-2275) Existing module 'wptr_handler' at line 1 will be overwritten.
# -- Compiling module rptr_handler
# ** Warning: ** while parsing file included at dut/top.v(3)
# ** at dut/rptr_handler.v(1): (vlog-2275) Existing module 'rptr_handler' at line 1 will be overwritten.
# -- Compiling module fifo_mem
# ** Warning: ** while parsing file included at dut/top.v(4)
# ** at dut/fifo_mem.v(1): (vlog-2275) Existing module 'fifo_mem' at line 1 will be overwritten.
# -- Compiling module asynchronous_fifo
# 
# Top level modules:
# 	asynchronous_fifo
# End time: 18:14:31 on Aug 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 18:14:31 on Aug 18,2024
# vlog -reportprogress 300 -f tb.f "+cover" -covercells 
# -- Compiling module FIFO_sva
# -- Compiling package FIFO_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) FIFO_uvm_pkg.sv(4): Using implicit +incdir+F:/questasim/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling interface inf
# -- Importing package FIFO_pkg
# -- Compiling module top_test_uvm
# 
# Top level modules:
# 	FIFO_sva
# 	top_test_uvm
# End time: 18:14:32 on Aug 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 18:14:37 on Aug 18,2024
# vopt -reportprogress 300 top_test_uvm -o top_optimized "+acc" "+cover=bcefsx+asynchronous_fifo(rtl)" 
# 
# Top level modules:
# 	top_test_uvm
# 
# Analyzing design...
# -- Loading module top_test_uvm
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package FIFO_pkg
# -- Loading package mtiUvm.questa_uvm_pkg
# -- Loading interface inf
# -- Loading module asynchronous_fifo
# -- Loading module synchronizer
# -- Loading module wptr_handler
# -- Loading module rptr_handler
# -- Loading module fifo_mem
# Optimizing 11 design-units (inlining 0/8 module instances):
# -- Optimizing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)(fast)
# -- Optimizing package mtiUvm.questa_uvm_pkg(fast)
# -- Optimizing package FIFO_pkg(fast)
# -- Optimizing interface inf(fast__2)
# -- Optimizing module wptr_handler(fast)
# -- Optimizing module asynchronous_fifo(fast)
# -- Optimizing module fifo_mem(fast)
# -- Optimizing module rptr_handler(fast)
# -- Optimizing module top_test_uvm(fast)
# -- Optimizing module synchronizer(fast)
# -- Optimizing interface inf(fast)
# Optimized design name is top_optimized
# End time: 18:14:42 on Aug 18,2024, Elapsed time: 0:00:05
# Errors: 0, Warnings: 0
# End time: 18:14:59 on Aug 18,2024, Elapsed time: 2:04:24
# Errors: 0, Warnings: 0
# vsim top_optimized -coverage "+UVM_TESTNAME=write_all_test" 
# Start time: 18:15:01 on Aug 18,2024
# Loading sv_std.std
# Loading work.inf(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.FIFO_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top_test_uvm(fast)
# Loading work.inf(fast__2)
# Loading work.asynchronous_fifo(fast)
# Loading work.synchronizer(fast)
# Loading work.wptr_handler(fast)
# Loading work.rptr_handler(fast)
# Loading work.fifo_mem(fast)
# Loading F:/questasim/questasim64_2021.1/uvm-1.1d\win64\uvm_dpi.dll
# 1
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test write_all_test...
# base_test build phase
# my_test build phase
# env build phase
# my_agent build phase
# my_driver build phase
# my_monitor build phase
# my_monitor build phase
# sequencer build phase
# coverage build_phase
# my_scoreboard build phase
# my_compartor build phase
# my_predictor build phase
# my_driver connect phase
# my_monitor connect phase
# my_monitor connect phase
# sequencer connect phase
# my_agent connect phase
# my_compartor connect phase
# my_scoreboard connect phase
# my_scoreboard connect phase
# envconnect phase
# my_test connect phase
# my_test connect phase
# my_monitor end_of_elaboration_phase
# my_monitor end_of_elaboration_phase
# my_monitor end_of_elaboration_phase
# UVM_INFO components/env.svh(58) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@14 }
# UVM_INFO components/env.svh(60) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_inputs":@uvm_port_component__5@13 }
# UVM_INFO components/env.svh(62) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@14 }
# FINISHED GET_PROVIDED_TO
# UVM_INFO components/env.svh(65) @ 0: uvm_test_top.env_h [env_h] '{ }
# UVM_INFO components/env.svh(67) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.predictor_h.analysis_imp":@uvm_port_component__5@19 }
# UVM_INFO components/env.svh(69) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.comparator_h.analysis_actual_outputs":@uvm_port_component__5@31 }
# my_monitor end_of_elaboration_phase
# env run phase
# my_predictor run phase
# UVM_INFO components/comparator.svh(46) @ 0: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# coverage run_phase
# my_agent run phase
# sequencer run phase
# start of pre_body task
# start of pre_body task
# start of pre_body task
# start of pre_body task
# start of body task
# start item has been invoked
# UVM_INFO components/predictor.svh(66) @ 0: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:0, wrst_n:0 ,w_en:0 ,r_en:0 , data_in:0
# UVM_INFO components/predictor.svh(70) @ 0: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                    0  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: 0  empty: 1  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 0: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                    0  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: 0  empty: 1  full: 0
# UVM_INFO components/comparator.svh(51) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                   20  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: x  empty: 1  full: 0
# UVM_ERROR components/comparator.svh(58) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# finish item has been invoked
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 20: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:99
# WRITE_POINER = 1
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 20: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                   20  wrst_n:1  rrst_n:1  data_in: 99  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                   20  wrst_n:1  rrst_n:1  data_in: 99  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# UVM_INFO components/comparator.svh(51) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                   40  wrst_n:1  rrst_n:1  data_in: 99  w_en: 1  r_en: 0  data_out: x  empty: 1  full: 0
# UVM_ERROR components/comparator.svh(58) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 40: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:133
# WRITE_POINER = 2
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 40: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                   40  wrst_n:1  rrst_n:1  data_in: 133  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                   40  wrst_n:1  rrst_n:1  data_in: 133  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# UVM_INFO components/comparator.svh(51) @ 60: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                   60  wrst_n:1  rrst_n:1  data_in: 133  w_en: 1  r_en: 0  data_out: x  empty: 1  full: 0
# UVM_ERROR components/comparator.svh(58) @ 60: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 60: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 60: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:77
# WRITE_POINER = 3
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 60: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                   60  wrst_n:1  rrst_n:1  data_in: 77  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 60: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                   60  wrst_n:1  rrst_n:1  data_in: 77  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# UVM_INFO components/comparator.svh(51) @ 80: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                   80  wrst_n:1  rrst_n:1  data_in: 77  w_en: 1  r_en: 0  data_out: x  empty: 1  full: 0
# UVM_ERROR components/comparator.svh(58) @ 80: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 80: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 80: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:218
# WRITE_POINER = 4
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 80: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                   80  wrst_n:1  rrst_n:1  data_in: 218  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 80: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                   80  wrst_n:1  rrst_n:1  data_in: 218  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# time: 80 empty flag asserted and deasserted INCORRECTLY
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 1
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVM_INFO components/comparator.svh(51) @ 100: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                  100  wrst_n:1  rrst_n:1  data_in: 218  w_en: 1  r_en: 0  data_out: x  empty: 0  full: 0
# UVM_ERROR components/comparator.svh(58) @ 100: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 100: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 100: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:245
# WRITE_POINER = 5
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 100: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                  100  wrst_n:1  rrst_n:1  data_in: 245  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 100: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                  100  wrst_n:1  rrst_n:1  data_in: 245  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# UVM_INFO components/comparator.svh(51) @ 120: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                  120  wrst_n:1  rrst_n:1  data_in: 245  w_en: 1  r_en: 0  data_out: x  empty: 0  full: 0
# UVM_ERROR components/comparator.svh(58) @ 120: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 120: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 120: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:229
# WRITE_POINER = 6
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 120: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                  120  wrst_n:1  rrst_n:1  data_in: 229  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 120: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                  120  wrst_n:1  rrst_n:1  data_in: 229  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# UVM_INFO components/comparator.svh(51) @ 140: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                  140  wrst_n:1  rrst_n:1  data_in: 229  w_en: 1  r_en: 0  data_out: x  empty: 0  full: 0
# UVM_ERROR components/comparator.svh(58) @ 140: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 140: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 140: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:26
# WRITE_POINER = 7
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 140: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                  140  wrst_n:1  rrst_n:1  data_in: 26  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 140: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                  140  wrst_n:1  rrst_n:1  data_in: 26  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# UVM_INFO components/comparator.svh(51) @ 160: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                  160  wrst_n:1  rrst_n:1  data_in: 26  w_en: 1  r_en: 0  data_out: x  empty: 0  full: 0
# UVM_ERROR components/comparator.svh(58) @ 160: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 160: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 160: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:22
# WRITE_POINER = 0
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 160: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                  160  wrst_n:1  rrst_n:1  data_in: 22  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 1
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 160: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                  160  wrst_n:1  rrst_n:1  data_in: 22  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 1
# UVM_INFO components/comparator.svh(51) @ 180: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                  180  wrst_n:1  rrst_n:1  data_in: 22  w_en: 1  r_en: 0  data_out: x  empty: 0  full: 1
# UVM_ERROR components/comparator.svh(58) @ 180: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 180: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 180: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:159
# WRITE_POINER = 0
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 180: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                  180  wrst_n:1  rrst_n:1  data_in: 159  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 1
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 180: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                  180  wrst_n:1  rrst_n:1  data_in: 159  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 1
# UVM_INFO components/comparator.svh(51) @ 200: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                  200  wrst_n:1  rrst_n:1  data_in: 159  w_en: 1  r_en: 0  data_out: x  empty: 0  full: 1
# UVM_ERROR components/comparator.svh(58) @ 200: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 200: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# my_test run phase
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 200: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   61
# UVM_WARNING :    0
# UVM_ERROR :   10
# UVM_FATAL :    0
# ** Report counts by id
# [COMPARATOR]    31
# [PREDICTOR]    20
# [Questa UVM]     2
# [RNTST]     1
# [SCOREBOARD]    10
# [TEST_DONE]     1
# [env_h]     6
# ** Note: $finish    : F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 200 ns  Iteration: 66  Instance: /top_test_uvm
# 1
# Break in Task uvm_pkg/uvm_root::run_test at F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
add wave -position insertpoint sim:/top_test_uvm/f_if/*
run
# full flag asserted and deasserted INCORRECTLY
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 2
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# full flag asserted and deasserted INCORRECTLY
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 3
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# full flag asserted and deasserted INCORRECTLY
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 4
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# full flag asserted and deasserted INCORRECTLY
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 5
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# full flag asserted and deasserted INCORRECTLY
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 6
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# full flag asserted and deasserted INCORRECTLY
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 7
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# full flag asserted and deasserted INCORRECTLY
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 8
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# full flag asserted and deasserted INCORRECTLY
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 9
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# full flag asserted and deasserted INCORRECTLY
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 10
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
run
# full flag asserted and deasserted INCORRECTLY
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 11
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# full flag asserted and deasserted INCORRECTLY
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 12
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# full flag asserted and deasserted INCORRECTLY
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 13
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# full flag asserted and deasserted INCORRECTLY
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 14
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# full flag asserted and deasserted INCORRECTLY
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 15
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# full flag asserted and deasserted INCORRECTLY
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 16
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# full flag asserted and deasserted INCORRECTLY
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 17
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# full flag asserted and deasserted INCORRECTLY
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 18
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# full flag asserted and deasserted INCORRECTLY
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 19
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# full flag asserted and deasserted INCORRECTLY
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 20
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# Causality operation skipped due to absence of debug database file
do run.do
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 18:20:19 on Aug 18,2024
# vlog -reportprogress 300 -f dut.f "+cover" -covercells 
# -- Compiling module fifo_mem
# -- Compiling module rptr_handler
# -- Compiling module wptr_handler
# -- Compiling module synchronizer
# -- Compiling module synchronizer
# ** Warning: ** while parsing file included at dut/top.v(1)
# ** at dut/synchronizer.v(1): (vlog-2275) Existing module 'synchronizer' at line 1 will be overwritten.
# -- Compiling module wptr_handler
# ** Warning: ** while parsing file included at dut/top.v(2)
# ** at dut/wptr_handler.v(1): (vlog-2275) Existing module 'wptr_handler' at line 1 will be overwritten.
# -- Compiling module rptr_handler
# ** Warning: ** while parsing file included at dut/top.v(3)
# ** at dut/rptr_handler.v(1): (vlog-2275) Existing module 'rptr_handler' at line 1 will be overwritten.
# -- Compiling module fifo_mem
# ** Warning: ** while parsing file included at dut/top.v(4)
# ** at dut/fifo_mem.v(1): (vlog-2275) Existing module 'fifo_mem' at line 1 will be overwritten.
# -- Compiling module asynchronous_fifo
# 
# Top level modules:
# 	asynchronous_fifo
# End time: 18:20:19 on Aug 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 18:20:20 on Aug 18,2024
# vlog -reportprogress 300 -f tb.f "+cover" -covercells 
# -- Compiling module FIFO_sva
# -- Compiling package FIFO_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) FIFO_uvm_pkg.sv(4): Using implicit +incdir+F:/questasim/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling interface inf
# -- Importing package FIFO_pkg
# -- Compiling module top_test_uvm
# 
# Top level modules:
# 	FIFO_sva
# 	top_test_uvm
# End time: 18:20:20 on Aug 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 18:20:21 on Aug 18,2024
# vopt -reportprogress 300 top_test_uvm -o top_optimized "+acc" "+cover=bcefsx+asynchronous_fifo(rtl)" 
# 
# Top level modules:
# 	top_test_uvm
# 
# Analyzing design...
# -- Loading module top_test_uvm
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package FIFO_pkg
# -- Loading package mtiUvm.questa_uvm_pkg
# -- Loading interface inf
# -- Loading module asynchronous_fifo
# -- Loading module synchronizer
# -- Loading module wptr_handler
# -- Loading module rptr_handler
# -- Loading module fifo_mem
# Optimizing 11 design-units (inlining 0/8 module instances):
# -- Optimizing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)(fast)
# -- Optimizing package mtiUvm.questa_uvm_pkg(fast)
# -- Optimizing package FIFO_pkg(fast)
# -- Optimizing interface inf(fast__2)
# -- Optimizing module wptr_handler(fast)
# -- Optimizing module asynchronous_fifo(fast)
# -- Optimizing module fifo_mem(fast)
# -- Optimizing module rptr_handler(fast)
# -- Optimizing module top_test_uvm(fast)
# -- Optimizing module synchronizer(fast)
# -- Optimizing interface inf(fast)
# Optimized design name is top_optimized
# End time: 18:20:24 on Aug 18,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# End time: 18:20:37 on Aug 18,2024, Elapsed time: 0:05:36
# Errors: 0, Warnings: 0
# vsim top_optimized -coverage "+UVM_TESTNAME=write_all_test" 
# Start time: 18:20:37 on Aug 18,2024
# Loading sv_std.std
# Loading work.inf(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.FIFO_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top_test_uvm(fast)
# Loading work.inf(fast__2)
# Loading work.asynchronous_fifo(fast)
# Loading work.synchronizer(fast)
# Loading work.wptr_handler(fast)
# Loading work.rptr_handler(fast)
# Loading work.fifo_mem(fast)
# Loading F:/questasim/questasim64_2021.1/uvm-1.1d\win64\uvm_dpi.dll
# 1
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test write_all_test...
# base_test build phase
# my_test build phase
# env build phase
# my_agent build phase
# my_driver build phase
# my_monitor build phase
# my_monitor build phase
# sequencer build phase
# coverage build_phase
# my_scoreboard build phase
# my_compartor build phase
# my_predictor build phase
# my_driver connect phase
# my_monitor connect phase
# my_monitor connect phase
# sequencer connect phase
# my_agent connect phase
# my_compartor connect phase
# my_scoreboard connect phase
# my_scoreboard connect phase
# envconnect phase
# my_test connect phase
# my_test connect phase
# my_monitor end_of_elaboration_phase
# my_monitor end_of_elaboration_phase
# my_monitor end_of_elaboration_phase
# UVM_INFO components/env.svh(58) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@14 }
# UVM_INFO components/env.svh(60) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_inputs":@uvm_port_component__5@13 }
# UVM_INFO components/env.svh(62) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@14 }
# FINISHED GET_PROVIDED_TO
# UVM_INFO components/env.svh(65) @ 0: uvm_test_top.env_h [env_h] '{ }
# UVM_INFO components/env.svh(67) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.predictor_h.analysis_imp":@uvm_port_component__5@19 }
# UVM_INFO components/env.svh(69) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.comparator_h.analysis_actual_outputs":@uvm_port_component__5@31 }
# my_monitor end_of_elaboration_phase
# env run phase
# my_predictor run phase
# UVM_INFO components/comparator.svh(46) @ 0: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# coverage run_phase
# my_agent run phase
# sequencer run phase
# start of pre_body task
# start of pre_body task
# start of pre_body task
# start of pre_body task
# start of body task
# start item has been invoked
# UVM_INFO components/predictor.svh(66) @ 0: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:0, wrst_n:0 ,w_en:0 ,r_en:0 , data_in:0
# UVM_INFO components/predictor.svh(70) @ 0: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                    0  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: 0  empty: 1  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 0: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                    0  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: 0  empty: 1  full: 0
# UVM_INFO components/comparator.svh(51) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                   20  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: x  empty: 1  full: 0
# UVM_ERROR components/comparator.svh(58) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# finish item has been invoked
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 20: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:99
# WRITE_POINER = 1
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 20: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                   20  wrst_n:1  rrst_n:1  data_in: 99  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                   20  wrst_n:1  rrst_n:1  data_in: 99  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# UVM_INFO components/comparator.svh(51) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                   40  wrst_n:1  rrst_n:1  data_in: 99  w_en: 1  r_en: 0  data_out: x  empty: 1  full: 0
# UVM_ERROR components/comparator.svh(58) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 40: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:133
# WRITE_POINER = 2
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 40: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                   40  wrst_n:1  rrst_n:1  data_in: 133  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                   40  wrst_n:1  rrst_n:1  data_in: 133  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# UVM_INFO components/comparator.svh(51) @ 60: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                   60  wrst_n:1  rrst_n:1  data_in: 133  w_en: 1  r_en: 0  data_out: x  empty: 1  full: 0
# UVM_ERROR components/comparator.svh(58) @ 60: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 60: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 60: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:77
# WRITE_POINER = 3
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 60: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                   60  wrst_n:1  rrst_n:1  data_in: 77  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 60: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                   60  wrst_n:1  rrst_n:1  data_in: 77  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# UVM_INFO components/comparator.svh(51) @ 80: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                   80  wrst_n:1  rrst_n:1  data_in: 77  w_en: 1  r_en: 0  data_out: x  empty: 1  full: 0
# UVM_ERROR components/comparator.svh(58) @ 80: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 80: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 80: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:218
# WRITE_POINER = 4
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 80: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                   80  wrst_n:1  rrst_n:1  data_in: 218  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 80: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                   80  wrst_n:1  rrst_n:1  data_in: 218  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# UVM_INFO components/comparator.svh(51) @ 100: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                  100  wrst_n:1  rrst_n:1  data_in: 218  w_en: 1  r_en: 0  data_out: x  empty: 0  full: 0
# UVM_ERROR components/comparator.svh(58) @ 100: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 100: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 100: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:245
# WRITE_POINER = 5
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 100: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                  100  wrst_n:1  rrst_n:1  data_in: 245  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 100: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                  100  wrst_n:1  rrst_n:1  data_in: 245  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# time: 100 empty flag asserted and deasserted INCORRECTLY
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 1
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVM_INFO components/comparator.svh(51) @ 120: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                  120  wrst_n:1  rrst_n:1  data_in: 245  w_en: 1  r_en: 0  data_out: x  empty: 0  full: 0
# UVM_ERROR components/comparator.svh(58) @ 120: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 120: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 120: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:229
# WRITE_POINER = 6
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 120: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                  120  wrst_n:1  rrst_n:1  data_in: 229  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 120: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                  120  wrst_n:1  rrst_n:1  data_in: 229  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# UVM_INFO components/comparator.svh(51) @ 140: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                  140  wrst_n:1  rrst_n:1  data_in: 229  w_en: 1  r_en: 0  data_out: x  empty: 0  full: 0
# UVM_ERROR components/comparator.svh(58) @ 140: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 140: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 140: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:26
# WRITE_POINER = 7
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 140: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                  140  wrst_n:1  rrst_n:1  data_in: 26  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 140: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                  140  wrst_n:1  rrst_n:1  data_in: 26  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# UVM_INFO components/comparator.svh(51) @ 160: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                  160  wrst_n:1  rrst_n:1  data_in: 26  w_en: 1  r_en: 0  data_out: x  empty: 0  full: 0
# UVM_ERROR components/comparator.svh(58) @ 160: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 160: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 160: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:22
# WRITE_POINER = 0
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 160: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                  160  wrst_n:1  rrst_n:1  data_in: 22  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 1
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 160: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                  160  wrst_n:1  rrst_n:1  data_in: 22  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 1
# UVM_INFO components/comparator.svh(51) @ 180: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                  180  wrst_n:1  rrst_n:1  data_in: 22  w_en: 1  r_en: 0  data_out: x  empty: 0  full: 1
# UVM_ERROR components/comparator.svh(58) @ 180: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 180: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 180: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:159
# WRITE_POINER = 0
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 180: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                  180  wrst_n:1  rrst_n:1  data_in: 159  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 1
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 180: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                  180  wrst_n:1  rrst_n:1  data_in: 159  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 1
# UVM_INFO components/comparator.svh(51) @ 200: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                  200  wrst_n:1  rrst_n:1  data_in: 159  w_en: 1  r_en: 0  data_out: x  empty: 0  full: 1
# UVM_ERROR components/comparator.svh(58) @ 200: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 200: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# my_test run phase
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 200: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   61
# UVM_WARNING :    0
# UVM_ERROR :   10
# UVM_FATAL :    0
# ** Report counts by id
# [COMPARATOR]    31
# [PREDICTOR]    20
# [Questa UVM]     2
# [RNTST]     1
# [SCOREBOARD]    10
# [TEST_DONE]     1
# [env_h]     6
# ** Note: $finish    : F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 200 ns  Iteration: 66  Instance: /top_test_uvm
# 1
# Break in Task uvm_pkg/uvm_root::run_test at F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
add wave -position insertpoint sim:/top_test_uvm/f_if/*
run
# full flag asserted and deasserted INCORRECTLY
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 2
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# full flag asserted and deasserted INCORRECTLY
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 3
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# full flag asserted and deasserted INCORRECTLY
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 4
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# full flag asserted and deasserted INCORRECTLY
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 5
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# full flag asserted and deasserted INCORRECTLY
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 6
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# full flag asserted and deasserted INCORRECTLY
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 7
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# full flag asserted and deasserted INCORRECTLY
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 8
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# full flag asserted and deasserted INCORRECTLY
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 9
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# full flag asserted and deasserted INCORRECTLY
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 10
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
run
# full flag asserted and deasserted INCORRECTLY
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 11
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# full flag asserted and deasserted INCORRECTLY
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 12
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# full flag asserted and deasserted INCORRECTLY
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 13
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# full flag asserted and deasserted INCORRECTLY
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 14
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# full flag asserted and deasserted INCORRECTLY
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 15
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# full flag asserted and deasserted INCORRECTLY
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 16
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# full flag asserted and deasserted INCORRECTLY
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 17
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# full flag asserted and deasserted INCORRECTLY
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 18
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# full flag asserted and deasserted INCORRECTLY
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 19
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# full flag asserted and deasserted INCORRECTLY
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 20
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
do run.do
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 18:22:33 on Aug 18,2024
# vlog -reportprogress 300 -f dut.f "+cover" -covercells 
# -- Compiling module fifo_mem
# -- Compiling module rptr_handler
# -- Compiling module wptr_handler
# -- Compiling module synchronizer
# -- Compiling module synchronizer
# ** Warning: ** while parsing file included at dut/top.v(1)
# ** at dut/synchronizer.v(1): (vlog-2275) Existing module 'synchronizer' at line 1 will be overwritten.
# -- Compiling module wptr_handler
# ** Warning: ** while parsing file included at dut/top.v(2)
# ** at dut/wptr_handler.v(1): (vlog-2275) Existing module 'wptr_handler' at line 1 will be overwritten.
# -- Compiling module rptr_handler
# ** Warning: ** while parsing file included at dut/top.v(3)
# ** at dut/rptr_handler.v(1): (vlog-2275) Existing module 'rptr_handler' at line 1 will be overwritten.
# -- Compiling module fifo_mem
# ** Warning: ** while parsing file included at dut/top.v(4)
# ** at dut/fifo_mem.v(1): (vlog-2275) Existing module 'fifo_mem' at line 1 will be overwritten.
# -- Compiling module asynchronous_fifo
# 
# Top level modules:
# 	asynchronous_fifo
# End time: 18:22:33 on Aug 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 18:22:33 on Aug 18,2024
# vlog -reportprogress 300 -f tb.f "+cover" -covercells 
# -- Compiling module FIFO_sva
# -- Compiling package FIFO_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) FIFO_uvm_pkg.sv(4): Using implicit +incdir+F:/questasim/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling interface inf
# -- Importing package FIFO_pkg
# -- Compiling module top_test_uvm
# 
# Top level modules:
# 	FIFO_sva
# 	top_test_uvm
# End time: 18:22:34 on Aug 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 18:22:34 on Aug 18,2024
# vopt -reportprogress 300 top_test_uvm -o top_optimized "+acc" "+cover=bcefsx+asynchronous_fifo(rtl)" 
# 
# Top level modules:
# 	top_test_uvm
# 
# Analyzing design...
# -- Loading module top_test_uvm
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package FIFO_pkg
# -- Loading package mtiUvm.questa_uvm_pkg
# -- Loading interface inf
# -- Loading module asynchronous_fifo
# -- Loading module synchronizer
# -- Loading module wptr_handler
# -- Loading module rptr_handler
# -- Loading module fifo_mem
# Optimizing 11 design-units (inlining 0/8 module instances):
# -- Optimizing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)(fast)
# -- Optimizing package mtiUvm.questa_uvm_pkg(fast)
# -- Optimizing package FIFO_pkg(fast)
# -- Optimizing interface inf(fast__2)
# -- Optimizing module wptr_handler(fast)
# -- Optimizing module asynchronous_fifo(fast)
# -- Optimizing module fifo_mem(fast)
# -- Optimizing module rptr_handler(fast)
# -- Optimizing module top_test_uvm(fast)
# -- Optimizing module synchronizer(fast)
# -- Optimizing interface inf(fast)
# Optimized design name is top_optimized
# End time: 18:22:37 on Aug 18,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# End time: 18:22:49 on Aug 18,2024, Elapsed time: 0:02:12
# Errors: 0, Warnings: 0
# vsim top_optimized -coverage "+UVM_TESTNAME=write_all_test" 
# Start time: 18:22:50 on Aug 18,2024
# Loading sv_std.std
# Loading work.inf(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.FIFO_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top_test_uvm(fast)
# Loading work.inf(fast__2)
# Loading work.asynchronous_fifo(fast)
# Loading work.synchronizer(fast)
# Loading work.wptr_handler(fast)
# Loading work.rptr_handler(fast)
# Loading work.fifo_mem(fast)
# Loading F:/questasim/questasim64_2021.1/uvm-1.1d\win64\uvm_dpi.dll
# 1
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test write_all_test...
# base_test build phase
# my_test build phase
# env build phase
# my_agent build phase
# my_driver build phase
# my_monitor build phase
# my_monitor build phase
# sequencer build phase
# coverage build_phase
# my_scoreboard build phase
# my_compartor build phase
# my_predictor build phase
# my_driver connect phase
# my_monitor connect phase
# my_monitor connect phase
# sequencer connect phase
# my_agent connect phase
# my_compartor connect phase
# my_scoreboard connect phase
# my_scoreboard connect phase
# envconnect phase
# my_test connect phase
# my_test connect phase
# my_monitor end_of_elaboration_phase
# my_monitor end_of_elaboration_phase
# my_monitor end_of_elaboration_phase
# UVM_INFO components/env.svh(58) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@14 }
# UVM_INFO components/env.svh(60) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_inputs":@uvm_port_component__5@13 }
# UVM_INFO components/env.svh(62) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@14 }
# FINISHED GET_PROVIDED_TO
# UVM_INFO components/env.svh(65) @ 0: uvm_test_top.env_h [env_h] '{ }
# UVM_INFO components/env.svh(67) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.predictor_h.analysis_imp":@uvm_port_component__5@19 }
# UVM_INFO components/env.svh(69) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.comparator_h.analysis_actual_outputs":@uvm_port_component__5@31 }
# my_monitor end_of_elaboration_phase
# env run phase
# my_predictor run phase
# UVM_INFO components/comparator.svh(46) @ 0: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# coverage run_phase
# my_agent run phase
# sequencer run phase
# start of pre_body task
# start of pre_body task
# start of pre_body task
# start of pre_body task
# start of body task
# start item has been invoked
# UVM_INFO components/predictor.svh(66) @ 0: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:0, wrst_n:0 ,w_en:0 ,r_en:0 , data_in:0
# UVM_INFO components/predictor.svh(70) @ 0: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                    0  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: 0  empty: 1  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 0: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                    0  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: 0  empty: 1  full: 0
# UVM_INFO components/comparator.svh(51) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                   20  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: x  empty: 1  full: 0
# UVM_ERROR components/comparator.svh(58) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# finish item has been invoked
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 20: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:99
# WRITE_POINER = 1
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 20: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                   20  wrst_n:1  rrst_n:1  data_in: 99  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                   20  wrst_n:1  rrst_n:1  data_in: 99  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# UVM_INFO components/comparator.svh(51) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                   40  wrst_n:1  rrst_n:1  data_in: 99  w_en: 1  r_en: 0  data_out: x  empty: 1  full: 0
# UVM_ERROR components/comparator.svh(58) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 40: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:133
# WRITE_POINER = 2
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 40: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                   40  wrst_n:1  rrst_n:1  data_in: 133  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                   40  wrst_n:1  rrst_n:1  data_in: 133  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# UVM_INFO components/comparator.svh(51) @ 60: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                   60  wrst_n:1  rrst_n:1  data_in: 133  w_en: 1  r_en: 0  data_out: x  empty: 1  full: 0
# UVM_ERROR components/comparator.svh(58) @ 60: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 60: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 60: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:77
# WRITE_POINER = 3
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 60: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                   60  wrst_n:1  rrst_n:1  data_in: 77  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 60: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                   60  wrst_n:1  rrst_n:1  data_in: 77  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# UVM_INFO components/comparator.svh(51) @ 80: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                   80  wrst_n:1  rrst_n:1  data_in: 77  w_en: 1  r_en: 0  data_out: x  empty: 1  full: 0
# UVM_ERROR components/comparator.svh(58) @ 80: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 80: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 80: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:218
# WRITE_POINER = 4
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 80: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                   80  wrst_n:1  rrst_n:1  data_in: 218  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 80: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                   80  wrst_n:1  rrst_n:1  data_in: 218  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# UVM_INFO components/comparator.svh(51) @ 100: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                  100  wrst_n:1  rrst_n:1  data_in: 218  w_en: 1  r_en: 0  data_out: x  empty: 0  full: 0
# UVM_ERROR components/comparator.svh(58) @ 100: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 100: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 100: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:245
# WRITE_POINER = 5
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 100: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                  100  wrst_n:1  rrst_n:1  data_in: 245  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 100: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                  100  wrst_n:1  rrst_n:1  data_in: 245  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# time: 100 empty flag asserted and deasserted INCORRECTLY
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 1
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVM_INFO components/comparator.svh(51) @ 120: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                  120  wrst_n:1  rrst_n:1  data_in: 245  w_en: 1  r_en: 0  data_out: x  empty: 0  full: 0
# UVM_ERROR components/comparator.svh(58) @ 120: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 120: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 120: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:229
# WRITE_POINER = 6
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 120: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                  120  wrst_n:1  rrst_n:1  data_in: 229  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 120: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                  120  wrst_n:1  rrst_n:1  data_in: 229  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# UVM_INFO components/comparator.svh(51) @ 140: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                  140  wrst_n:1  rrst_n:1  data_in: 229  w_en: 1  r_en: 0  data_out: x  empty: 0  full: 0
# UVM_ERROR components/comparator.svh(58) @ 140: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 140: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 140: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:26
# WRITE_POINER = 7
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 140: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                  140  wrst_n:1  rrst_n:1  data_in: 26  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 140: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                  140  wrst_n:1  rrst_n:1  data_in: 26  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# UVM_INFO components/comparator.svh(51) @ 160: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                  160  wrst_n:1  rrst_n:1  data_in: 26  w_en: 1  r_en: 0  data_out: x  empty: 0  full: 0
# UVM_ERROR components/comparator.svh(58) @ 160: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 160: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 160: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:22
# WRITE_POINER = 0
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 160: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                  160  wrst_n:1  rrst_n:1  data_in: 22  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 1
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 160: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                  160  wrst_n:1  rrst_n:1  data_in: 22  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 1
# UVM_INFO components/comparator.svh(51) @ 180: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                  180  wrst_n:1  rrst_n:1  data_in: 22  w_en: 1  r_en: 0  data_out: x  empty: 0  full: 1
# UVM_ERROR components/comparator.svh(58) @ 180: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 180: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 180: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:159
# WRITE_POINER = 0
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 180: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                  180  wrst_n:1  rrst_n:1  data_in: 159  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 1
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 180: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                  180  wrst_n:1  rrst_n:1  data_in: 159  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 1
# UVM_INFO components/comparator.svh(51) @ 200: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                  200  wrst_n:1  rrst_n:1  data_in: 159  w_en: 1  r_en: 0  data_out: x  empty: 0  full: 1
# UVM_ERROR components/comparator.svh(58) @ 200: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 200: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# my_test run phase
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 200: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   61
# UVM_WARNING :    0
# UVM_ERROR :   10
# UVM_FATAL :    0
# ** Report counts by id
# [COMPARATOR]    31
# [PREDICTOR]    20
# [Questa UVM]     2
# [RNTST]     1
# [SCOREBOARD]    10
# [TEST_DONE]     1
# [env_h]     6
# ** Note: $finish    : F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 200 ns  Iteration: 66  Instance: /top_test_uvm
# 1
# Break in Task uvm_pkg/uvm_root::run_test at F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
run
# full flag asserted and deasserted INCORRECTLY
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 2
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# full flag asserted and deasserted INCORRECTLY
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 3
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# full flag asserted and deasserted INCORRECTLY
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 4
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# full flag asserted and deasserted INCORRECTLY
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 5
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# full flag asserted and deasserted INCORRECTLY
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 6
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# full flag asserted and deasserted INCORRECTLY
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 7
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# full flag asserted and deasserted INCORRECTLY
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 8
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# full flag asserted and deasserted INCORRECTLY
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 9
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# full flag asserted and deasserted INCORRECTLY
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 10
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
add wave -position insertpoint sim:/top_test_uvm/f_if/*
restart
# Loading sv_std.std
# Loading work.inf(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.FIFO_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top_test_uvm(fast)
# Loading work.inf(fast__2)
# Loading work.asynchronous_fifo(fast)
# Loading work.synchronizer(fast)
# Loading work.wptr_handler(fast)
# Loading work.rptr_handler(fast)
# Loading work.fifo_mem(fast)
# Loading F:/questasim/questasim64_2021.1/uvm-1.1d\win64\uvm_dpi.dll
run
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test write_all_test...
# base_test build phase
# my_test build phase
# env build phase
# my_agent build phase
# my_driver build phase
# my_monitor build phase
# my_monitor build phase
# sequencer build phase
# coverage build_phase
# my_scoreboard build phase
# my_compartor build phase
# my_predictor build phase
# my_driver connect phase
# my_monitor connect phase
# my_monitor connect phase
# sequencer connect phase
# my_agent connect phase
# my_compartor connect phase
# my_scoreboard connect phase
# my_scoreboard connect phase
# envconnect phase
# my_test connect phase
# my_test connect phase
# my_monitor end_of_elaboration_phase
# my_monitor end_of_elaboration_phase
# my_monitor end_of_elaboration_phase
# UVM_INFO components/env.svh(58) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_outputs":@uvm_port_component__6@14 }
# UVM_INFO components/env.svh(60) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_inputs":@uvm_port_component__6@13 }
# UVM_INFO components/env.svh(62) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_outputs":@uvm_port_component__6@14 }
# FINISHED GET_PROVIDED_TO
# UVM_INFO components/env.svh(65) @ 0: uvm_test_top.env_h [env_h] '{ }
# UVM_INFO components/env.svh(67) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.predictor_h.analysis_imp":@uvm_port_component__6@19 }
# UVM_INFO components/env.svh(69) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.comparator_h.analysis_actual_outputs":@uvm_port_component__6@31 }
# my_monitor end_of_elaboration_phase
# env run phase
# my_predictor run phase
# UVM_INFO components/comparator.svh(46) @ 0: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# coverage run_phase
# my_agent run phase
# sequencer run phase
# start of pre_body task
# start of pre_body task
# start of pre_body task
# start of pre_body task
# start of body task
# start item has been invoked
# UVM_INFO components/predictor.svh(66) @ 0: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:0, wrst_n:0 ,w_en:0 ,r_en:0 , data_in:0
# UVM_INFO components/predictor.svh(70) @ 0: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                    0  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: 0  empty: 1  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 0: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                    0  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: 0  empty: 1  full: 0
# UVM_INFO components/comparator.svh(51) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                   20  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: x  empty: 1  full: 0
# UVM_ERROR components/comparator.svh(58) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# finish item has been invoked
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 20: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:99
# WRITE_POINER = 1
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 20: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                   20  wrst_n:1  rrst_n:1  data_in: 99  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                   20  wrst_n:1  rrst_n:1  data_in: 99  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# UVM_INFO components/comparator.svh(51) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                   40  wrst_n:1  rrst_n:1  data_in: 99  w_en: 1  r_en: 0  data_out: x  empty: 1  full: 0
# UVM_ERROR components/comparator.svh(58) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 40: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:133
# WRITE_POINER = 2
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 40: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                   40  wrst_n:1  rrst_n:1  data_in: 133  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                   40  wrst_n:1  rrst_n:1  data_in: 133  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# UVM_INFO components/comparator.svh(51) @ 60: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                   60  wrst_n:1  rrst_n:1  data_in: 133  w_en: 1  r_en: 0  data_out: x  empty: 1  full: 0
# UVM_ERROR components/comparator.svh(58) @ 60: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 60: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 60: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:77
# WRITE_POINER = 3
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 60: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                   60  wrst_n:1  rrst_n:1  data_in: 77  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 60: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                   60  wrst_n:1  rrst_n:1  data_in: 77  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# UVM_INFO components/comparator.svh(51) @ 80: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                   80  wrst_n:1  rrst_n:1  data_in: 77  w_en: 1  r_en: 0  data_out: x  empty: 1  full: 0
# UVM_ERROR components/comparator.svh(58) @ 80: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 80: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 80: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:218
# WRITE_POINER = 4
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 80: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                   80  wrst_n:1  rrst_n:1  data_in: 218  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 80: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                   80  wrst_n:1  rrst_n:1  data_in: 218  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# UVM_INFO components/comparator.svh(51) @ 100: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                  100  wrst_n:1  rrst_n:1  data_in: 218  w_en: 1  r_en: 0  data_out: x  empty: 0  full: 0
# UVM_ERROR components/comparator.svh(58) @ 100: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 100: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 100: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:245
# WRITE_POINER = 5
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 100: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                  100  wrst_n:1  rrst_n:1  data_in: 245  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 100: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                  100  wrst_n:1  rrst_n:1  data_in: 245  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# time: 100 empty flag asserted and deasserted INCORRECTLY
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 1
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
run
# UVM_INFO components/comparator.svh(51) @ 120: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                  120  wrst_n:1  rrst_n:1  data_in: 245  w_en: 1  r_en: 0  data_out: x  empty: 0  full: 0
# UVM_ERROR components/comparator.svh(58) @ 120: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 120: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 120: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:229
# WRITE_POINER = 6
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 120: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                  120  wrst_n:1  rrst_n:1  data_in: 229  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 120: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                  120  wrst_n:1  rrst_n:1  data_in: 229  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# UVM_INFO components/comparator.svh(51) @ 140: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                  140  wrst_n:1  rrst_n:1  data_in: 229  w_en: 1  r_en: 0  data_out: x  empty: 0  full: 0
# UVM_ERROR components/comparator.svh(58) @ 140: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 140: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 140: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:26
# WRITE_POINER = 7
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 140: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                  140  wrst_n:1  rrst_n:1  data_in: 26  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 140: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                  140  wrst_n:1  rrst_n:1  data_in: 26  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# UVM_INFO components/comparator.svh(51) @ 160: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                  160  wrst_n:1  rrst_n:1  data_in: 26  w_en: 1  r_en: 0  data_out: x  empty: 0  full: 0
# UVM_ERROR components/comparator.svh(58) @ 160: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 160: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 160: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:22
# WRITE_POINER = 0
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 160: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                  160  wrst_n:1  rrst_n:1  data_in: 22  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 1
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 160: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                  160  wrst_n:1  rrst_n:1  data_in: 22  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 1
# UVM_INFO components/comparator.svh(51) @ 180: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                  180  wrst_n:1  rrst_n:1  data_in: 22  w_en: 1  r_en: 0  data_out: x  empty: 0  full: 1
# UVM_ERROR components/comparator.svh(58) @ 180: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 180: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 180: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:159
# WRITE_POINER = 0
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 180: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                  180  wrst_n:1  rrst_n:1  data_in: 159  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 1
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 180: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                  180  wrst_n:1  rrst_n:1  data_in: 159  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 1
# UVM_INFO components/comparator.svh(51) @ 200: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                  200  wrst_n:1  rrst_n:1  data_in: 159  w_en: 1  r_en: 0  data_out: x  empty: 0  full: 1
# UVM_ERROR components/comparator.svh(58) @ 200: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 200: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# my_test run phase
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 200: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   61
# UVM_WARNING :    0
# UVM_ERROR :   10
# UVM_FATAL :    0
# ** Report counts by id
# [COMPARATOR]    31
# [PREDICTOR]    20
# [Questa UVM]     2
# [RNTST]     1
# [SCOREBOARD]    10
# [TEST_DONE]     1
# [env_h]     6
# ** Note: $finish    : F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 200 ns  Iteration: 66  Instance: /top_test_uvm
# 1
# Break in Task uvm_pkg/uvm_root::run_test at F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
do run.do
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qpg".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qtl".
# Error 133: Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized".
# Error 133: Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work".
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 18:53:14 on Aug 18,2024
# vlog -reportprogress 300 -f dut.f "+cover" -covercells 
# -- Compiling module fifo_mem
# -- Compiling module rptr_handler
# -- Compiling module wptr_handler
# -- Compiling module synchronizer
# -- Compiling module synchronizer
# ** Warning: ** while parsing file included at dut/top.v(1)
# ** at dut/synchronizer.v(1): (vlog-2275) Existing module 'synchronizer' at line 1 will be overwritten.
# -- Compiling module wptr_handler
# ** Warning: ** while parsing file included at dut/top.v(2)
# ** at dut/wptr_handler.v(1): (vlog-2275) Existing module 'wptr_handler' at line 1 will be overwritten.
# -- Compiling module rptr_handler
# ** Warning: ** while parsing file included at dut/top.v(3)
# ** at dut/rptr_handler.v(1): (vlog-2275) Existing module 'rptr_handler' at line 1 will be overwritten.
# -- Compiling module fifo_mem
# ** Warning: ** while parsing file included at dut/top.v(4)
# ** at dut/fifo_mem.v(1): (vlog-2275) Existing module 'fifo_mem' at line 1 will be overwritten.
# -- Compiling module asynchronous_fifo
# 
# Top level modules:
# 	asynchronous_fifo
# End time: 18:53:14 on Aug 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 18:53:14 on Aug 18,2024
# vlog -reportprogress 300 -f tb.f "+cover" -covercells 
# -- Compiling module FIFO_sva
# -- Compiling package FIFO_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) FIFO_uvm_pkg.sv(4): Using implicit +incdir+F:/questasim/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling interface inf
# -- Importing package FIFO_pkg
# -- Compiling module top_test_uvm
# 
# Top level modules:
# 	FIFO_sva
# 	top_test_uvm
# End time: 18:53:15 on Aug 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 18:53:17 on Aug 18,2024
# vopt -reportprogress 300 top_test_uvm -o top_optimized "+acc" "+cover=bcefsx+asynchronous_fifo(rtl)" 
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib.qdb".
# ** Warning: (vopt-133) Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized".
# 
# Top level modules:
# 	top_test_uvm
# 
# Analyzing design...
# -- Loading module top_test_uvm
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package FIFO_pkg
# -- Loading package mtiUvm.questa_uvm_pkg
# -- Loading interface inf
# -- Loading module asynchronous_fifo
# -- Loading module synchronizer
# -- Loading module wptr_handler
# -- Loading module rptr_handler
# -- Loading module fifo_mem
# init_auxdbinfo(): INTERNAL ERROR: Cannot open page file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib1_0.qpg" in read mode
# Optimizing 11 design-units (inlining 0/8 module instances):
# -- Optimizing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)(fast)
# -- Optimizing package mtiUvm.questa_uvm_pkg(fast)
# -- Optimizing package FIFO_pkg(fast)
# -- Optimizing interface inf(fast__2)
# -- Optimizing module wptr_handler(fast)
# -- Optimizing module asynchronous_fifo(fast)
# -- Optimizing module fifo_mem(fast)
# -- Optimizing module rptr_handler(fast)
# -- Optimizing module top_test_uvm(fast)
# -- Optimizing module synchronizer(fast)
# -- Optimizing interface inf(fast)
# Optimized design name is top_optimized
# End time: 18:53:20 on Aug 18,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 2
# End time: 18:53:32 on Aug 18,2024, Elapsed time: 0:30:42
# Errors: 0, Warnings: 0
# vsim top_optimized -coverage "+UVM_TESTNAME=write_all_test" 
# Start time: 18:53:34 on Aug 18,2024
# Loading sv_std.std
# Loading work.inf(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.FIFO_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top_test_uvm(fast)
# Loading work.inf(fast__2)
# Loading work.asynchronous_fifo(fast)
# Loading work.synchronizer(fast)
# Loading work.wptr_handler(fast)
# Loading work.rptr_handler(fast)
# Loading work.fifo_mem(fast)
# Loading F:/questasim/questasim64_2021.1/uvm-1.1d\win64\uvm_dpi.dll
# 1
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test write_all_test...
# base_test build phase
# my_test build phase
# env build phase
# my_agent build phase
# my_driver build phase
# my_monitor build phase
# my_monitor build phase
# sequencer build phase
# coverage build_phase
# my_scoreboard build phase
# my_compartor build phase
# my_predictor build phase
# my_driver connect phase
# my_monitor connect phase
# my_monitor connect phase
# sequencer connect phase
# my_agent connect phase
# my_compartor connect phase
# my_scoreboard connect phase
# my_scoreboard connect phase
# envconnect phase
# my_test connect phase
# my_test connect phase
# my_monitor end_of_elaboration_phase
# my_monitor end_of_elaboration_phase
# my_monitor end_of_elaboration_phase
# UVM_INFO components/env.svh(58) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@14 }
# UVM_INFO components/env.svh(60) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_inputs":@uvm_port_component__5@13 }
# UVM_INFO components/env.svh(62) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@14 }
# FINISHED GET_PROVIDED_TO
# UVM_INFO components/env.svh(65) @ 0: uvm_test_top.env_h [env_h] '{ }
# UVM_INFO components/env.svh(67) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.predictor_h.analysis_imp":@uvm_port_component__5@19 }
# UVM_INFO components/env.svh(69) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.comparator_h.analysis_actual_outputs":@uvm_port_component__5@31 }
# my_monitor end_of_elaboration_phase
# env run phase
# my_predictor run phase
# UVM_INFO components/comparator.svh(46) @ 0: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# coverage run_phase
# my_agent run phase
# sequencer run phase
# start of pre_body task
# start of pre_body task
# start of pre_body task
# start of pre_body task
# start of body task
# start item has been invoked
# UVM_INFO components/predictor.svh(66) @ 0: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:0, wrst_n:0 ,w_en:0 ,r_en:0 , data_in:0
# UVM_INFO components/predictor.svh(70) @ 0: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                    0  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: 0  empty: 1  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 0: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                    0  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: 0  empty: 1  full: 0
# UVM_INFO components/comparator.svh(51) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                   20  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: x  empty: 1  full: 0
# UVM_ERROR components/comparator.svh(58) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# finish item has been invoked
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 20: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:99
# WRITE_POINER = 1
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 20: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                   20  wrst_n:1  rrst_n:1  data_in: 99  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                   20  wrst_n:1  rrst_n:1  data_in: 99  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# UVM_INFO components/comparator.svh(51) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                   40  wrst_n:1  rrst_n:1  data_in: 99  w_en: 1  r_en: 0  data_out: x  empty: 1  full: 0
# UVM_ERROR components/comparator.svh(58) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 40: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:133
# WRITE_POINER = 2
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 40: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                   40  wrst_n:1  rrst_n:1  data_in: 133  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                   40  wrst_n:1  rrst_n:1  data_in: 133  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# time: 40 empty flag asserted and deasserted INCORRECTLY
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 1
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVM_INFO components/comparator.svh(51) @ 60: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                   60  wrst_n:1  rrst_n:1  data_in: 133  w_en: 1  r_en: 0  data_out: x  empty: 1  full: 0
# UVM_ERROR components/comparator.svh(58) @ 60: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 60: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 60: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:77
# WRITE_POINER = 3
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 60: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                   60  wrst_n:1  rrst_n:1  data_in: 77  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 60: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                   60  wrst_n:1  rrst_n:1  data_in: 77  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# UVM_INFO components/comparator.svh(51) @ 80: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                   80  wrst_n:1  rrst_n:1  data_in: 77  w_en: 1  r_en: 0  data_out: x  empty: 1  full: 0
# UVM_ERROR components/comparator.svh(58) @ 80: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 80: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 80: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:218
# WRITE_POINER = 4
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 80: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                   80  wrst_n:1  rrst_n:1  data_in: 218  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 80: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                   80  wrst_n:1  rrst_n:1  data_in: 218  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# UVM_INFO components/comparator.svh(51) @ 100: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                  100  wrst_n:1  rrst_n:1  data_in: 218  w_en: 1  r_en: 0  data_out: x  empty: 0  full: 0
# UVM_ERROR components/comparator.svh(58) @ 100: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 100: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 100: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:245
# WRITE_POINER = 5
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 100: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                  100  wrst_n:1  rrst_n:1  data_in: 245  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 100: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                  100  wrst_n:1  rrst_n:1  data_in: 245  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# UVM_INFO components/comparator.svh(51) @ 120: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                  120  wrst_n:1  rrst_n:1  data_in: 245  w_en: 1  r_en: 0  data_out: x  empty: 0  full: 0
# UVM_ERROR components/comparator.svh(58) @ 120: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 120: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 120: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:229
# WRITE_POINER = 6
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 120: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                  120  wrst_n:1  rrst_n:1  data_in: 229  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 120: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                  120  wrst_n:1  rrst_n:1  data_in: 229  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# UVM_INFO components/comparator.svh(51) @ 140: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                  140  wrst_n:1  rrst_n:1  data_in: 229  w_en: 1  r_en: 0  data_out: x  empty: 0  full: 0
# UVM_ERROR components/comparator.svh(58) @ 140: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 140: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 140: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:26
# WRITE_POINER = 7
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 140: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                  140  wrst_n:1  rrst_n:1  data_in: 26  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 140: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                  140  wrst_n:1  rrst_n:1  data_in: 26  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# UVM_INFO components/comparator.svh(51) @ 160: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                  160  wrst_n:1  rrst_n:1  data_in: 26  w_en: 1  r_en: 0  data_out: x  empty: 0  full: 0
# UVM_ERROR components/comparator.svh(58) @ 160: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 160: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 160: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:22
# WRITE_POINER = 0
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 160: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                  160  wrst_n:1  rrst_n:1  data_in: 22  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 1
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 160: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                  160  wrst_n:1  rrst_n:1  data_in: 22  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 1
# UVM_INFO components/comparator.svh(51) @ 180: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                  180  wrst_n:1  rrst_n:1  data_in: 22  w_en: 1  r_en: 0  data_out: x  empty: 0  full: 1
# UVM_ERROR components/comparator.svh(58) @ 180: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 180: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 180: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:159
# WRITE_POINER = 0
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 180: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                  180  wrst_n:1  rrst_n:1  data_in: 159  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 1
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 180: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                  180  wrst_n:1  rrst_n:1  data_in: 159  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 1
# UVM_INFO components/comparator.svh(51) @ 200: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                  200  wrst_n:1  rrst_n:1  data_in: 159  w_en: 1  r_en: 0  data_out: x  empty: 0  full: 1
# UVM_ERROR components/comparator.svh(58) @ 200: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 200: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# my_test run phase
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 200: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   61
# UVM_WARNING :    0
# UVM_ERROR :   10
# UVM_FATAL :    0
# ** Report counts by id
# [COMPARATOR]    31
# [PREDICTOR]    20
# [Questa UVM]     2
# [RNTST]     1
# [SCOREBOARD]    10
# [TEST_DONE]     1
# [env_h]     6
# ** Note: $finish    : F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 200 ns  Iteration: 66  Instance: /top_test_uvm
# 1
# Break in Task uvm_pkg/uvm_root::run_test at F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
run
# full flag asserted and deasserted INCORRECTLY
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 2
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# full flag asserted and deasserted INCORRECTLY
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 3
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# full flag asserted and deasserted INCORRECTLY
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 4
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# full flag asserted and deasserted INCORRECTLY
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 5
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# full flag asserted and deasserted INCORRECTLY
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 6
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# full flag asserted and deasserted INCORRECTLY
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 7
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# full flag asserted and deasserted INCORRECTLY
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 8
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# full flag asserted and deasserted INCORRECTLY
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 9
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# full flag asserted and deasserted INCORRECTLY
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 10
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
add wave -position insertpoint sim:/top_test_uvm/f_if/*
restart
# Loading sv_std.std
# Loading work.inf(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.FIFO_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top_test_uvm(fast)
# Loading work.inf(fast__2)
# Loading work.asynchronous_fifo(fast)
# Loading work.synchronizer(fast)
# Loading work.wptr_handler(fast)
# Loading work.rptr_handler(fast)
# Loading work.fifo_mem(fast)
# Loading F:/questasim/questasim64_2021.1/uvm-1.1d\win64\uvm_dpi.dll
run
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test write_all_test...
# base_test build phase
# my_test build phase
# env build phase
# my_agent build phase
# my_driver build phase
# my_monitor build phase
# my_monitor build phase
# sequencer build phase
# coverage build_phase
# my_scoreboard build phase
# my_compartor build phase
# my_predictor build phase
# my_driver connect phase
# my_monitor connect phase
# my_monitor connect phase
# sequencer connect phase
# my_agent connect phase
# my_compartor connect phase
# my_scoreboard connect phase
# my_scoreboard connect phase
# envconnect phase
# my_test connect phase
# my_test connect phase
# my_monitor end_of_elaboration_phase
# my_monitor end_of_elaboration_phase
# my_monitor end_of_elaboration_phase
# UVM_INFO components/env.svh(58) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_outputs":@uvm_port_component__6@14 }
# UVM_INFO components/env.svh(60) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_inputs":@uvm_port_component__6@13 }
# UVM_INFO components/env.svh(62) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_outputs":@uvm_port_component__6@14 }
# FINISHED GET_PROVIDED_TO
# UVM_INFO components/env.svh(65) @ 0: uvm_test_top.env_h [env_h] '{ }
# UVM_INFO components/env.svh(67) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.predictor_h.analysis_imp":@uvm_port_component__6@19 }
# UVM_INFO components/env.svh(69) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.comparator_h.analysis_actual_outputs":@uvm_port_component__6@31 }
# my_monitor end_of_elaboration_phase
# env run phase
# my_predictor run phase
# UVM_INFO components/comparator.svh(46) @ 0: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# coverage run_phase
# my_agent run phase
# sequencer run phase
# start of pre_body task
# start of pre_body task
# start of pre_body task
# start of pre_body task
# start of body task
# start item has been invoked
# UVM_INFO components/predictor.svh(66) @ 0: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:0, wrst_n:0 ,w_en:0 ,r_en:0 , data_in:0
# UVM_INFO components/predictor.svh(70) @ 0: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                    0  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: 0  empty: 1  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 0: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                    0  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: 0  empty: 1  full: 0
# UVM_INFO components/comparator.svh(51) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                   20  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: x  empty: 1  full: 0
# UVM_ERROR components/comparator.svh(58) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# finish item has been invoked
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 20: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:99
# WRITE_POINER = 1
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 20: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                   20  wrst_n:1  rrst_n:1  data_in: 99  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                   20  wrst_n:1  rrst_n:1  data_in: 99  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# UVM_INFO components/comparator.svh(51) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                   40  wrst_n:1  rrst_n:1  data_in: 99  w_en: 1  r_en: 0  data_out: x  empty: 1  full: 0
# UVM_ERROR components/comparator.svh(58) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 40: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:133
# WRITE_POINER = 2
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 40: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                   40  wrst_n:1  rrst_n:1  data_in: 133  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                   40  wrst_n:1  rrst_n:1  data_in: 133  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# time: 40 empty flag asserted and deasserted INCORRECTLY
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 1
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVM_INFO components/comparator.svh(51) @ 60: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                   60  wrst_n:1  rrst_n:1  data_in: 133  w_en: 1  r_en: 0  data_out: x  empty: 1  full: 0
# UVM_ERROR components/comparator.svh(58) @ 60: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 60: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 60: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:77
# WRITE_POINER = 3
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 60: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                   60  wrst_n:1  rrst_n:1  data_in: 77  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 60: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                   60  wrst_n:1  rrst_n:1  data_in: 77  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# UVM_INFO components/comparator.svh(51) @ 80: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                   80  wrst_n:1  rrst_n:1  data_in: 77  w_en: 1  r_en: 0  data_out: x  empty: 1  full: 0
# UVM_ERROR components/comparator.svh(58) @ 80: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 80: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 80: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:218
# WRITE_POINER = 4
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 80: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                   80  wrst_n:1  rrst_n:1  data_in: 218  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 80: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                   80  wrst_n:1  rrst_n:1  data_in: 218  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# UVM_INFO components/comparator.svh(51) @ 100: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                  100  wrst_n:1  rrst_n:1  data_in: 218  w_en: 1  r_en: 0  data_out: x  empty: 0  full: 0
# UVM_ERROR components/comparator.svh(58) @ 100: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 100: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 100: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:245
# WRITE_POINER = 5
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 100: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                  100  wrst_n:1  rrst_n:1  data_in: 245  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 100: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                  100  wrst_n:1  rrst_n:1  data_in: 245  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
do run.do
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 19:45:18 on Aug 18,2024
# vlog -reportprogress 300 -f dut.f "+cover" -covercells 
# -- Compiling module fifo_mem
# -- Compiling module rptr_handler
# -- Compiling module wptr_handler
# -- Compiling module synchronizer
# -- Compiling module synchronizer
# ** Warning: ** while parsing file included at dut/top.v(1)
# ** at dut/synchronizer.v(1): (vlog-2275) Existing module 'synchronizer' at line 1 will be overwritten.
# -- Compiling module wptr_handler
# ** Warning: ** while parsing file included at dut/top.v(2)
# ** at dut/wptr_handler.v(1): (vlog-2275) Existing module 'wptr_handler' at line 1 will be overwritten.
# -- Compiling module rptr_handler
# ** Warning: ** while parsing file included at dut/top.v(3)
# ** at dut/rptr_handler.v(1): (vlog-2275) Existing module 'rptr_handler' at line 1 will be overwritten.
# -- Compiling module fifo_mem
# ** Warning: ** while parsing file included at dut/top.v(4)
# ** at dut/fifo_mem.v(1): (vlog-2275) Existing module 'fifo_mem' at line 1 will be overwritten.
# -- Compiling module asynchronous_fifo
# 
# Top level modules:
# 	asynchronous_fifo
# End time: 19:45:19 on Aug 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 4
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 19:45:19 on Aug 18,2024
# vlog -reportprogress 300 -f tb.f "+cover" -covercells 
# -- Compiling module FIFO_sva
# -- Compiling package FIFO_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) FIFO_uvm_pkg.sv(4): Using implicit +incdir+F:/questasim/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling interface inf
# -- Importing package FIFO_pkg
# -- Compiling module top_test_uvm
# 
# Top level modules:
# 	FIFO_sva
# 	top_test_uvm
# End time: 19:45:19 on Aug 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 19:45:22 on Aug 18,2024
# vopt -reportprogress 300 top_test_uvm -o top_optimized "+acc" "+cover=bcefsx+asynchronous_fifo(rtl)" 
# 
# Top level modules:
# 	top_test_uvm
# 
# Analyzing design...
# -- Loading module top_test_uvm
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package FIFO_pkg
# -- Loading package mtiUvm.questa_uvm_pkg
# -- Loading interface inf
# -- Loading module asynchronous_fifo
# -- Loading module synchronizer
# -- Loading module wptr_handler
# -- Loading module rptr_handler
# -- Loading module fifo_mem
# Optimizing 11 design-units (inlining 0/8 module instances):
# -- Optimizing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)(fast)
# -- Optimizing package mtiUvm.questa_uvm_pkg(fast)
# -- Optimizing package FIFO_pkg(fast)
# -- Optimizing interface inf(fast__2)
# -- Optimizing module wptr_handler(fast)
# -- Optimizing module asynchronous_fifo(fast)
# -- Optimizing module fifo_mem(fast)
# -- Optimizing module rptr_handler(fast)
# -- Optimizing module top_test_uvm(fast)
# -- Optimizing module synchronizer(fast)
# -- Optimizing interface inf(fast)
# Optimized design name is top_optimized
# End time: 19:45:26 on Aug 18,2024, Elapsed time: 0:00:04
# Errors: 0, Warnings: 0
# End time: 19:45:39 on Aug 18,2024, Elapsed time: 0:52:05
# Errors: 0, Warnings: 0
# vsim top_optimized -coverage "+UVM_TESTNAME=write_all_test" 
# Start time: 19:45:42 on Aug 18,2024
# Loading sv_std.std
# Loading work.inf(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.FIFO_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top_test_uvm(fast)
# Loading work.inf(fast__2)
# Loading work.asynchronous_fifo(fast)
# Loading work.synchronizer(fast)
# Loading work.wptr_handler(fast)
# Loading work.rptr_handler(fast)
# Loading work.fifo_mem(fast)
# Loading F:/questasim/questasim64_2021.1/uvm-1.1d\win64\uvm_dpi.dll
# 1
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test write_all_test...
# base_test build phase
# my_test build phase
# env build phase
# my_agent build phase
# my_driver build phase
# my_monitor build phase
# my_monitor build phase
# sequencer build phase
# coverage build_phase
# my_scoreboard build phase
# my_compartor build phase
# my_predictor build phase
# my_driver connect phase
# my_monitor connect phase
# my_monitor connect phase
# sequencer connect phase
# my_agent connect phase
# my_compartor connect phase
# my_scoreboard connect phase
# my_scoreboard connect phase
# envconnect phase
# my_test connect phase
# my_test connect phase
# my_monitor end_of_elaboration_phase
# my_monitor end_of_elaboration_phase
# my_monitor end_of_elaboration_phase
# UVM_INFO components/env.svh(58) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@14 }
# UVM_INFO components/env.svh(60) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_inputs":@uvm_port_component__5@13 }
# UVM_INFO components/env.svh(62) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@14 }
# FINISHED GET_PROVIDED_TO
# UVM_INFO components/env.svh(65) @ 0: uvm_test_top.env_h [env_h] '{ }
# UVM_INFO components/env.svh(67) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.predictor_h.analysis_imp":@uvm_port_component__5@19 }
# UVM_INFO components/env.svh(69) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.comparator_h.analysis_actual_outputs":@uvm_port_component__5@31 }
# my_monitor end_of_elaboration_phase
# env run phase
# my_predictor run phase
# UVM_INFO components/comparator.svh(46) @ 0: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# coverage run_phase
# my_agent run phase
# sequencer run phase
# start of pre_body task
# start of pre_body task
# start of pre_body task
# start of pre_body task
# start of body task
# start item has been invoked
# UVM_INFO components/predictor.svh(66) @ 0: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:0, wrst_n:0 ,w_en:0 ,r_en:0 , data_in:0
# UVM_INFO components/predictor.svh(70) @ 0: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                    0  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: 0  empty: 1  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 0: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                    0  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: 0  empty: 1  full: 0
# UVM_INFO components/comparator.svh(51) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                   20  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: x  empty: 1  full: 0
# UVM_ERROR components/comparator.svh(58) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# finish item has been invoked
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 20: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:99
# WRITE_POINER = 1
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 20: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                   20  wrst_n:1  rrst_n:1  data_in: 99  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                   20  wrst_n:1  rrst_n:1  data_in: 99  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# UVM_INFO components/comparator.svh(51) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                   40  wrst_n:1  rrst_n:1  data_in: 99  w_en: 1  r_en: 0  data_out: x  empty: 1  full: 0
# UVM_ERROR components/comparator.svh(58) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 40: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:133
# WRITE_POINER = 2
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 40: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                   40  wrst_n:1  rrst_n:1  data_in: 133  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                   40  wrst_n:1  rrst_n:1  data_in: 133  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# time: 40 empty flag asserted and deasserted INCORRECTLY
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 1
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVM_INFO components/comparator.svh(51) @ 60: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                   60  wrst_n:1  rrst_n:1  data_in: 133  w_en: 1  r_en: 0  data_out: x  empty: 1  full: 0
# UVM_ERROR components/comparator.svh(58) @ 60: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 60: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 60: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:77
# WRITE_POINER = 3
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 60: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                   60  wrst_n:1  rrst_n:1  data_in: 77  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 60: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                   60  wrst_n:1  rrst_n:1  data_in: 77  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# UVM_INFO components/comparator.svh(51) @ 80: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                   80  wrst_n:1  rrst_n:1  data_in: 77  w_en: 1  r_en: 0  data_out: x  empty: 1  full: 0
# UVM_ERROR components/comparator.svh(58) @ 80: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 80: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 80: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:218
# WRITE_POINER = 4
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 80: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                   80  wrst_n:1  rrst_n:1  data_in: 218  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 80: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                   80  wrst_n:1  rrst_n:1  data_in: 218  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# UVM_INFO components/comparator.svh(51) @ 100: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                  100  wrst_n:1  rrst_n:1  data_in: 218  w_en: 1  r_en: 0  data_out: x  empty: 0  full: 0
# UVM_ERROR components/comparator.svh(58) @ 100: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 100: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 100: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:245
# WRITE_POINER = 5
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 100: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                  100  wrst_n:1  rrst_n:1  data_in: 245  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 100: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                  100  wrst_n:1  rrst_n:1  data_in: 245  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# UVM_INFO components/comparator.svh(51) @ 120: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                  120  wrst_n:1  rrst_n:1  data_in: 245  w_en: 1  r_en: 0  data_out: x  empty: 0  full: 0
# UVM_ERROR components/comparator.svh(58) @ 120: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 120: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 120: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:229
# WRITE_POINER = 6
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 120: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                  120  wrst_n:1  rrst_n:1  data_in: 229  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 120: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                  120  wrst_n:1  rrst_n:1  data_in: 229  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# UVM_INFO components/comparator.svh(51) @ 140: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                  140  wrst_n:1  rrst_n:1  data_in: 229  w_en: 1  r_en: 0  data_out: x  empty: 0  full: 0
# UVM_ERROR components/comparator.svh(58) @ 140: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 140: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 140: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:26
# WRITE_POINER = 7
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 140: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                  140  wrst_n:1  rrst_n:1  data_in: 26  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 140: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                  140  wrst_n:1  rrst_n:1  data_in: 26  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# UVM_INFO components/comparator.svh(51) @ 160: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                  160  wrst_n:1  rrst_n:1  data_in: 26  w_en: 1  r_en: 0  data_out: x  empty: 0  full: 0
# UVM_ERROR components/comparator.svh(58) @ 160: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 160: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 160: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:22
# WRITE_POINER = 0
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 160: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                  160  wrst_n:1  rrst_n:1  data_in: 22  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 1
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 160: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                  160  wrst_n:1  rrst_n:1  data_in: 22  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 1
# UVM_INFO components/comparator.svh(51) @ 180: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                  180  wrst_n:1  rrst_n:1  data_in: 22  w_en: 1  r_en: 0  data_out: x  empty: 0  full: 1
# UVM_ERROR components/comparator.svh(58) @ 180: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 180: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 180: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:159
# WRITE_POINER = 0
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 180: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                  180  wrst_n:1  rrst_n:1  data_in: 159  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 1
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 180: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                  180  wrst_n:1  rrst_n:1  data_in: 159  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 1
# UVM_INFO components/comparator.svh(51) @ 200: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                  200  wrst_n:1  rrst_n:1  data_in: 159  w_en: 1  r_en: 0  data_out: x  empty: 0  full: 1
# UVM_ERROR components/comparator.svh(58) @ 200: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 200: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# my_test run phase
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 200: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   61
# UVM_WARNING :    0
# UVM_ERROR :   10
# UVM_FATAL :    0
# ** Report counts by id
# [COMPARATOR]    31
# [PREDICTOR]    20
# [Questa UVM]     2
# [RNTST]     1
# [SCOREBOARD]    10
# [TEST_DONE]     1
# [env_h]     6
# ** Note: $finish    : F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 200 ns  Iteration: 66  Instance: /top_test_uvm
# 1
# Break in Task uvm_pkg/uvm_root::run_test at F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
do run.do
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qpg".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qtl".
# Error 133: Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized".
# Error 133: Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work".
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 19:59:18 on Aug 18,2024
# vlog -reportprogress 300 -f dut.f "+cover" -covercells 
# -- Compiling module fifo_mem
# -- Compiling module rptr_handler
# -- Compiling module wptr_handler
# -- Compiling module synchronizer
# -- Compiling module synchronizer
# ** Warning: ** while parsing file included at dut/top.v(1)
# ** at dut/synchronizer.v(1): (vlog-2275) Existing module 'synchronizer' at line 1 will be overwritten.
# -- Compiling module wptr_handler
# ** Warning: ** while parsing file included at dut/top.v(2)
# ** at dut/wptr_handler.v(1): (vlog-2275) Existing module 'wptr_handler' at line 1 will be overwritten.
# -- Compiling module rptr_handler
# ** Warning: ** while parsing file included at dut/top.v(3)
# ** at dut/rptr_handler.v(1): (vlog-2275) Existing module 'rptr_handler' at line 1 will be overwritten.
# -- Compiling module fifo_mem
# ** Warning: ** while parsing file included at dut/top.v(4)
# ** at dut/fifo_mem.v(1): (vlog-2275) Existing module 'fifo_mem' at line 1 will be overwritten.
# -- Compiling module asynchronous_fifo
# 
# Top level modules:
# 	asynchronous_fifo
# End time: 19:59:18 on Aug 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 19:59:18 on Aug 18,2024
# vlog -reportprogress 300 -f tb.f "+cover" -covercells 
# -- Compiling module FIFO_sva
# -- Compiling package FIFO_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) FIFO_uvm_pkg.sv(4): Using implicit +incdir+F:/questasim/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling interface inf
# -- Importing package FIFO_pkg
# ** Error: (vlog-13069) interface/FIFO_interface.sv(153): near "##": syntax error, unexpected ##, expecting "SystemVerilog keyword 'endproperty'".
# -- Compiling module top_test_uvm
# End time: 19:59:19 on Aug 18,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# ** Error: F:/questasim/questasim64_2021.1/win64/vlog failed.
# Error in macro ./run.do line 4
# F:/questasim/questasim64_2021.1/win64/vlog failed.
#     while executing
# "vlog -f tb.f +cover -covercells"
do run.do
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qdb".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qpg".
# Error 31: Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qtl".
# Error 133: Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized".
# Error 133: Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work".
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 19:59:34 on Aug 18,2024
# vlog -reportprogress 300 -f dut.f "+cover" -covercells 
# -- Compiling module fifo_mem
# -- Compiling module rptr_handler
# -- Compiling module wptr_handler
# -- Compiling module synchronizer
# -- Compiling module synchronizer
# ** Warning: ** while parsing file included at dut/top.v(1)
# ** at dut/synchronizer.v(1): (vlog-2275) Existing module 'synchronizer' at line 1 will be overwritten.
# -- Compiling module wptr_handler
# ** Warning: ** while parsing file included at dut/top.v(2)
# ** at dut/wptr_handler.v(1): (vlog-2275) Existing module 'wptr_handler' at line 1 will be overwritten.
# -- Compiling module rptr_handler
# ** Warning: ** while parsing file included at dut/top.v(3)
# ** at dut/rptr_handler.v(1): (vlog-2275) Existing module 'rptr_handler' at line 1 will be overwritten.
# -- Compiling module fifo_mem
# ** Warning: ** while parsing file included at dut/top.v(4)
# ** at dut/fifo_mem.v(1): (vlog-2275) Existing module 'fifo_mem' at line 1 will be overwritten.
# -- Compiling module asynchronous_fifo
# 
# Top level modules:
# 	asynchronous_fifo
# End time: 19:59:34 on Aug 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 19:59:35 on Aug 18,2024
# vlog -reportprogress 300 -f tb.f "+cover" -covercells 
# -- Compiling module FIFO_sva
# -- Compiling package FIFO_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) FIFO_uvm_pkg.sv(4): Using implicit +incdir+F:/questasim/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling interface inf
# -- Importing package FIFO_pkg
# -- Compiling module top_test_uvm
# 
# Top level modules:
# 	FIFO_sva
# 	top_test_uvm
# End time: 19:59:35 on Aug 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 19:59:37 on Aug 18,2024
# vopt -reportprogress 300 top_test_uvm -o top_optimized "+acc" "+cover=bcefsx+asynchronous_fifo(rtl)" 
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib.qdb".
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qdb".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qpg".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-31) Unable to unlink file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib3_0.qtl".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-133) Unable to remove directory "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized".
# 
# Top level modules:
# 	top_test_uvm
# 
# Analyzing design...
# -- Loading module top_test_uvm
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package FIFO_pkg
# -- Loading package mtiUvm.questa_uvm_pkg
# -- Loading interface inf
# -- Loading module asynchronous_fifo
# -- Loading module synchronizer
# -- Loading module wptr_handler
# -- Loading module rptr_handler
# -- Loading module fifo_mem
# init_auxdbinfo(): INTERNAL ERROR: Cannot open page file "F:/ic_design/repos/asynch_FIFO_UVM/work/top_optimized/_lib1_0.qpg" in read mode
# Optimizing 11 design-units (inlining 0/8 module instances):
# -- Optimizing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)(fast)
# -- Optimizing package mtiUvm.questa_uvm_pkg(fast)
# -- Optimizing package FIFO_pkg(fast)
# -- Optimizing interface inf(fast__2)
# -- Optimizing module wptr_handler(fast)
# -- Optimizing module asynchronous_fifo(fast)
# -- Optimizing module fifo_mem(fast)
# -- Optimizing module rptr_handler(fast)
# -- Optimizing module top_test_uvm(fast)
# -- Optimizing module synchronizer(fast)
# -- Optimizing interface inf(fast)
# Optimized design name is top_optimized
# End time: 19:59:40 on Aug 18,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 5
# End time: 19:59:52 on Aug 18,2024, Elapsed time: 0:14:10
# Errors: 1, Warnings: 0
# vsim top_optimized -coverage "+UVM_TESTNAME=write_all_test" 
# Start time: 19:59:52 on Aug 18,2024
# Loading sv_std.std
# Loading work.inf(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.FIFO_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top_test_uvm(fast)
# Loading work.inf(fast__2)
# Loading work.asynchronous_fifo(fast)
# Loading work.synchronizer(fast)
# Loading work.wptr_handler(fast)
# Loading work.rptr_handler(fast)
# Loading work.fifo_mem(fast)
# Loading F:/questasim/questasim64_2021.1/uvm-1.1d\win64\uvm_dpi.dll
# 1
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test write_all_test...
# base_test build phase
# my_test build phase
# env build phase
# my_agent build phase
# my_driver build phase
# my_monitor build phase
# my_monitor build phase
# sequencer build phase
# coverage build_phase
# my_scoreboard build phase
# my_compartor build phase
# my_predictor build phase
# my_driver connect phase
# my_monitor connect phase
# my_monitor connect phase
# sequencer connect phase
# my_agent connect phase
# my_compartor connect phase
# my_scoreboard connect phase
# my_scoreboard connect phase
# envconnect phase
# my_test connect phase
# my_test connect phase
# my_monitor end_of_elaboration_phase
# my_monitor end_of_elaboration_phase
# my_monitor end_of_elaboration_phase
# UVM_INFO components/env.svh(58) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@14 }
# UVM_INFO components/env.svh(60) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_inputs":@uvm_port_component__5@13 }
# UVM_INFO components/env.svh(62) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.agent_h.tlm_analysis_port_outputs":@uvm_port_component__5@14 }
# FINISHED GET_PROVIDED_TO
# UVM_INFO components/env.svh(65) @ 0: uvm_test_top.env_h [env_h] '{ }
# UVM_INFO components/env.svh(67) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.predictor_h.analysis_imp":@uvm_port_component__5@19 }
# UVM_INFO components/env.svh(69) @ 0: uvm_test_top.env_h [env_h] '{"uvm_test_top.env_h.scoreboard_h.comparator_h.analysis_actual_outputs":@uvm_port_component__5@31 }
# my_monitor end_of_elaboration_phase
# env run phase
# my_predictor run phase
# UVM_INFO components/comparator.svh(46) @ 0: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# coverage run_phase
# my_agent run phase
# sequencer run phase
# start of pre_body task
# start of pre_body task
# start of pre_body task
# start of pre_body task
# start of body task
# start item has been invoked
# UVM_INFO components/predictor.svh(66) @ 0: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:0, wrst_n:0 ,w_en:0 ,r_en:0 , data_in:0
# UVM_INFO components/predictor.svh(70) @ 0: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                    0  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: 0  empty: 1  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 0: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                    0  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: 0  empty: 1  full: 0
# UVM_INFO components/comparator.svh(51) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                   20  wrst_n:0  rrst_n:0  data_in: 0  w_en: 0  r_en: 0  data_out: x  empty: 1  full: 0
# UVM_ERROR components/comparator.svh(58) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# finish item has been invoked
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 20: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:99
# WRITE_POINER = 1
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 20: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                   20  wrst_n:1  rrst_n:1  data_in: 99  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 20: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                   20  wrst_n:1  rrst_n:1  data_in: 99  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# UVM_INFO components/comparator.svh(51) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                   40  wrst_n:1  rrst_n:1  data_in: 99  w_en: 1  r_en: 0  data_out: x  empty: 1  full: 0
# UVM_ERROR components/comparator.svh(58) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 40: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:133
# WRITE_POINER = 2
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 40: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                   40  wrst_n:1  rrst_n:1  data_in: 133  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 40: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                   40  wrst_n:1  rrst_n:1  data_in: 133  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# time: 40 empty flag asserted and deasserted INCORRECTLY
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 1
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# UVM_INFO components/comparator.svh(51) @ 60: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                   60  wrst_n:1  rrst_n:1  data_in: 133  w_en: 1  r_en: 0  data_out: x  empty: 1  full: 0
# UVM_ERROR components/comparator.svh(58) @ 60: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 60: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 60: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:77
# WRITE_POINER = 3
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 60: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                   60  wrst_n:1  rrst_n:1  data_in: 77  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 60: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                   60  wrst_n:1  rrst_n:1  data_in: 77  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# UVM_INFO components/comparator.svh(51) @ 80: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                   80  wrst_n:1  rrst_n:1  data_in: 77  w_en: 1  r_en: 0  data_out: x  empty: 1  full: 0
# UVM_ERROR components/comparator.svh(58) @ 80: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 80: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 80: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:218
# WRITE_POINER = 4
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 80: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                   80  wrst_n:1  rrst_n:1  data_in: 218  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 80: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                   80  wrst_n:1  rrst_n:1  data_in: 218  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# UVM_INFO components/comparator.svh(51) @ 100: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                  100  wrst_n:1  rrst_n:1  data_in: 218  w_en: 1  r_en: 0  data_out: x  empty: 0  full: 0
# UVM_ERROR components/comparator.svh(58) @ 100: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 100: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 100: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:245
# WRITE_POINER = 5
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 100: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                  100  wrst_n:1  rrst_n:1  data_in: 245  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 100: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                  100  wrst_n:1  rrst_n:1  data_in: 245  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# UVM_INFO components/comparator.svh(51) @ 120: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                  120  wrst_n:1  rrst_n:1  data_in: 245  w_en: 1  r_en: 0  data_out: x  empty: 0  full: 0
# UVM_ERROR components/comparator.svh(58) @ 120: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 120: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 120: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:229
# WRITE_POINER = 6
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 120: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                  120  wrst_n:1  rrst_n:1  data_in: 229  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 120: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                  120  wrst_n:1  rrst_n:1  data_in: 229  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# UVM_INFO components/comparator.svh(51) @ 140: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                  140  wrst_n:1  rrst_n:1  data_in: 229  w_en: 1  r_en: 0  data_out: x  empty: 0  full: 0
# UVM_ERROR components/comparator.svh(58) @ 140: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 140: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 140: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:26
# WRITE_POINER = 7
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 140: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                  140  wrst_n:1  rrst_n:1  data_in: 26  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 140: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                  140  wrst_n:1  rrst_n:1  data_in: 26  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 0
# UVM_INFO components/comparator.svh(51) @ 160: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                  160  wrst_n:1  rrst_n:1  data_in: 26  w_en: 1  r_en: 0  data_out: x  empty: 0  full: 0
# UVM_ERROR components/comparator.svh(58) @ 160: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 160: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 160: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:22
# WRITE_POINER = 0
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 160: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                  160  wrst_n:1  rrst_n:1  data_in: 22  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 1
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 160: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                  160  wrst_n:1  rrst_n:1  data_in: 22  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 1
# UVM_INFO components/comparator.svh(51) @ 180: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                  180  wrst_n:1  rrst_n:1  data_in: 22  w_en: 1  r_en: 0  data_out: x  empty: 0  full: 1
# UVM_ERROR components/comparator.svh(58) @ 180: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 180: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# start of pre_body task
# start of pre_body task
# ABOUT TO ENTER WRITE_READ_FIFO 
# ENTERED WRITE_READ_FIFO 
# ABOUT TO ENTER WRITE_FIFO 
# ENTERED WRITE FIFO
# UVM_INFO components/predictor.svh(66) @ 180: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] WRITTEN_DATA: rrst_n:1, wrst_n:1 ,w_en:1 ,r_en:0 , data_in:159
# WRITE_POINER = 0
# READ_POINER = 0
# UVM_INFO components/predictor.svh(70) @ 180: uvm_test_top.env_h.scoreboard_h.predictor_h [PREDICTOR] EXPECTED_DATA:  time:                  180  wrst_n:1  rrst_n:1  data_in: 159  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 1
# my_predictor run phase
# UVM_INFO components/comparator.svh(48) @ 180: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] EXPECTED_SEQ_ITEM RECIEVED:  time:                  180  wrst_n:1  rrst_n:1  data_in: 159  w_en: 1  r_en: 0  data_out: 0  empty: 0  full: 1
# UVM_INFO components/comparator.svh(51) @ 200: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] actual_SEQ_ITEM RECIEVED:  time:                  200  wrst_n:1  rrst_n:1  data_in: 159  w_en: 1  r_en: 0  data_out: x  empty: 0  full: 1
# UVM_ERROR components/comparator.svh(58) @ 200: uvm_test_top.env_h.scoreboard_h.comparator_h [SCOREBOARD] FAIL
# UVM_INFO components/comparator.svh(46) @ 200: uvm_test_top.env_h.scoreboard_h.comparator_h [COMPARATOR] RUN PHASE
# my_test run phase
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 200: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   61
# UVM_WARNING :    0
# UVM_ERROR :   10
# UVM_FATAL :    0
# ** Report counts by id
# [COMPARATOR]    31
# [PREDICTOR]    20
# [Questa UVM]     2
# [RNTST]     1
# [SCOREBOARD]    10
# [TEST_DONE]     1
# [env_h]     6
# ** Note: $finish    : F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 200 ns  Iteration: 66  Instance: /top_test_uvm
# 1
# Break in Task uvm_pkg/uvm_root::run_test at F:/questasim/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
add wave -position insertpoint sim:/top_test_uvm/f_if/*
run
# full flag asserted and deasserted INCORRECTLY
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 2
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# full flag asserted and deasserted INCORRECTLY
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 3
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# full flag asserted and deasserted INCORRECTLY
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 4
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# full flag asserted and deasserted INCORRECTLY
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 5
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# full flag asserted and deasserted INCORRECTLY
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 6
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# full flag asserted and deasserted INCORRECTLY
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 7
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# full flag asserted and deasserted INCORRECTLY
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 8
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# full flag asserted and deasserted INCORRECTLY
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 9
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# full flag asserted and deasserted INCORRECTLY
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
# INCORRECT FLAG ASSERTION/DEASSERTION COUNTER = 10
# -------------------------------------------------------------------------------------------------------------------------------------------------------------
add wave /top_test_uvm/f_if/assert__empty_p
add wave /uvm_pkg::uvm_reg_map::do_write/#ublk#215181159#1731/immed__1735 /uvm_pkg::uvm_reg_map::do_read/#ublk#215181159#1771/immed__1775 /FIFO_pkg::sequence_item::do_copy/immed__81 /FIFO_pkg::sequence_item::do_copy/immed__84 /FIFO_pkg::write_once_sequence::body/immed__26 /top_test_uvm/f_if/assert__full_p /top_test_uvm/f_if/assert__empty_p
# End time: 20:09:43 on Aug 18,2024, Elapsed time: 0:09:51
# Errors: 0, Warnings: 0
