
SPI_LED.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008a78  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0001d568  08008c08  08008c08  00009c08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08026170  08026170  0002806c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08026170  08026170  00027170  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08026178  08026178  0002806c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08026178  08026178  00027178  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0802617c  0802617c  0002717c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  08026180  00028000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002806c  2**0
                  CONTENTS
 10 .bss          00001de8  2000006c  2000006c  0002806c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20001e54  20001e54  0002806c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002806c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001d003  00000000  00000000  0002809c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000386b  00000000  00000000  0004509f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001190  00000000  00000000  00048910  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000c73  00000000  00000000  00049aa0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00023db3  00000000  00000000  0004a713  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000168d9  00000000  00000000  0006e4c6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000de6cd  00000000  00000000  00084d9f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      000000bc  00000000  00000000  0016346c  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005320  00000000  00000000  00163528  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000065  00000000  00000000  00168848  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_loc    0000391c  00000000  00000000  001688ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .debug_ranges 000001b0  00000000  00000000  0016c1c9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000006c 	.word	0x2000006c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008bf0 	.word	0x08008bf0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000070 	.word	0x20000070
 80001cc:	08008bf0 	.word	0x08008bf0

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	@ 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	3c01      	subs	r4, #1
 80003ac:	bf28      	it	cs
 80003ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003b2:	d2e9      	bcs.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__aeabi_d2uiz>:
 8000a0c:	004a      	lsls	r2, r1, #1
 8000a0e:	d211      	bcs.n	8000a34 <__aeabi_d2uiz+0x28>
 8000a10:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a14:	d211      	bcs.n	8000a3a <__aeabi_d2uiz+0x2e>
 8000a16:	d50d      	bpl.n	8000a34 <__aeabi_d2uiz+0x28>
 8000a18:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a1c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a20:	d40e      	bmi.n	8000a40 <__aeabi_d2uiz+0x34>
 8000a22:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a26:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a2a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a2e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a32:	4770      	bx	lr
 8000a34:	f04f 0000 	mov.w	r0, #0
 8000a38:	4770      	bx	lr
 8000a3a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a3e:	d102      	bne.n	8000a46 <__aeabi_d2uiz+0x3a>
 8000a40:	f04f 30ff 	mov.w	r0, #4294967295
 8000a44:	4770      	bx	lr
 8000a46:	f04f 0000 	mov.w	r0, #0
 8000a4a:	4770      	bx	lr

08000a4c <__aeabi_uldivmod>:
 8000a4c:	b953      	cbnz	r3, 8000a64 <__aeabi_uldivmod+0x18>
 8000a4e:	b94a      	cbnz	r2, 8000a64 <__aeabi_uldivmod+0x18>
 8000a50:	2900      	cmp	r1, #0
 8000a52:	bf08      	it	eq
 8000a54:	2800      	cmpeq	r0, #0
 8000a56:	bf1c      	itt	ne
 8000a58:	f04f 31ff 	movne.w	r1, #4294967295
 8000a5c:	f04f 30ff 	movne.w	r0, #4294967295
 8000a60:	f000 b988 	b.w	8000d74 <__aeabi_idiv0>
 8000a64:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a68:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a6c:	f000 f806 	bl	8000a7c <__udivmoddi4>
 8000a70:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a74:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a78:	b004      	add	sp, #16
 8000a7a:	4770      	bx	lr

08000a7c <__udivmoddi4>:
 8000a7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a80:	9d08      	ldr	r5, [sp, #32]
 8000a82:	468e      	mov	lr, r1
 8000a84:	4604      	mov	r4, r0
 8000a86:	4688      	mov	r8, r1
 8000a88:	2b00      	cmp	r3, #0
 8000a8a:	d14a      	bne.n	8000b22 <__udivmoddi4+0xa6>
 8000a8c:	428a      	cmp	r2, r1
 8000a8e:	4617      	mov	r7, r2
 8000a90:	d962      	bls.n	8000b58 <__udivmoddi4+0xdc>
 8000a92:	fab2 f682 	clz	r6, r2
 8000a96:	b14e      	cbz	r6, 8000aac <__udivmoddi4+0x30>
 8000a98:	f1c6 0320 	rsb	r3, r6, #32
 8000a9c:	fa01 f806 	lsl.w	r8, r1, r6
 8000aa0:	fa20 f303 	lsr.w	r3, r0, r3
 8000aa4:	40b7      	lsls	r7, r6
 8000aa6:	ea43 0808 	orr.w	r8, r3, r8
 8000aaa:	40b4      	lsls	r4, r6
 8000aac:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ab0:	fa1f fc87 	uxth.w	ip, r7
 8000ab4:	fbb8 f1fe 	udiv	r1, r8, lr
 8000ab8:	0c23      	lsrs	r3, r4, #16
 8000aba:	fb0e 8811 	mls	r8, lr, r1, r8
 8000abe:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000ac2:	fb01 f20c 	mul.w	r2, r1, ip
 8000ac6:	429a      	cmp	r2, r3
 8000ac8:	d909      	bls.n	8000ade <__udivmoddi4+0x62>
 8000aca:	18fb      	adds	r3, r7, r3
 8000acc:	f101 30ff 	add.w	r0, r1, #4294967295
 8000ad0:	f080 80ea 	bcs.w	8000ca8 <__udivmoddi4+0x22c>
 8000ad4:	429a      	cmp	r2, r3
 8000ad6:	f240 80e7 	bls.w	8000ca8 <__udivmoddi4+0x22c>
 8000ada:	3902      	subs	r1, #2
 8000adc:	443b      	add	r3, r7
 8000ade:	1a9a      	subs	r2, r3, r2
 8000ae0:	b2a3      	uxth	r3, r4
 8000ae2:	fbb2 f0fe 	udiv	r0, r2, lr
 8000ae6:	fb0e 2210 	mls	r2, lr, r0, r2
 8000aea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000aee:	fb00 fc0c 	mul.w	ip, r0, ip
 8000af2:	459c      	cmp	ip, r3
 8000af4:	d909      	bls.n	8000b0a <__udivmoddi4+0x8e>
 8000af6:	18fb      	adds	r3, r7, r3
 8000af8:	f100 32ff 	add.w	r2, r0, #4294967295
 8000afc:	f080 80d6 	bcs.w	8000cac <__udivmoddi4+0x230>
 8000b00:	459c      	cmp	ip, r3
 8000b02:	f240 80d3 	bls.w	8000cac <__udivmoddi4+0x230>
 8000b06:	443b      	add	r3, r7
 8000b08:	3802      	subs	r0, #2
 8000b0a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000b0e:	eba3 030c 	sub.w	r3, r3, ip
 8000b12:	2100      	movs	r1, #0
 8000b14:	b11d      	cbz	r5, 8000b1e <__udivmoddi4+0xa2>
 8000b16:	40f3      	lsrs	r3, r6
 8000b18:	2200      	movs	r2, #0
 8000b1a:	e9c5 3200 	strd	r3, r2, [r5]
 8000b1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b22:	428b      	cmp	r3, r1
 8000b24:	d905      	bls.n	8000b32 <__udivmoddi4+0xb6>
 8000b26:	b10d      	cbz	r5, 8000b2c <__udivmoddi4+0xb0>
 8000b28:	e9c5 0100 	strd	r0, r1, [r5]
 8000b2c:	2100      	movs	r1, #0
 8000b2e:	4608      	mov	r0, r1
 8000b30:	e7f5      	b.n	8000b1e <__udivmoddi4+0xa2>
 8000b32:	fab3 f183 	clz	r1, r3
 8000b36:	2900      	cmp	r1, #0
 8000b38:	d146      	bne.n	8000bc8 <__udivmoddi4+0x14c>
 8000b3a:	4573      	cmp	r3, lr
 8000b3c:	d302      	bcc.n	8000b44 <__udivmoddi4+0xc8>
 8000b3e:	4282      	cmp	r2, r0
 8000b40:	f200 8105 	bhi.w	8000d4e <__udivmoddi4+0x2d2>
 8000b44:	1a84      	subs	r4, r0, r2
 8000b46:	eb6e 0203 	sbc.w	r2, lr, r3
 8000b4a:	2001      	movs	r0, #1
 8000b4c:	4690      	mov	r8, r2
 8000b4e:	2d00      	cmp	r5, #0
 8000b50:	d0e5      	beq.n	8000b1e <__udivmoddi4+0xa2>
 8000b52:	e9c5 4800 	strd	r4, r8, [r5]
 8000b56:	e7e2      	b.n	8000b1e <__udivmoddi4+0xa2>
 8000b58:	2a00      	cmp	r2, #0
 8000b5a:	f000 8090 	beq.w	8000c7e <__udivmoddi4+0x202>
 8000b5e:	fab2 f682 	clz	r6, r2
 8000b62:	2e00      	cmp	r6, #0
 8000b64:	f040 80a4 	bne.w	8000cb0 <__udivmoddi4+0x234>
 8000b68:	1a8a      	subs	r2, r1, r2
 8000b6a:	0c03      	lsrs	r3, r0, #16
 8000b6c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b70:	b280      	uxth	r0, r0
 8000b72:	b2bc      	uxth	r4, r7
 8000b74:	2101      	movs	r1, #1
 8000b76:	fbb2 fcfe 	udiv	ip, r2, lr
 8000b7a:	fb0e 221c 	mls	r2, lr, ip, r2
 8000b7e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000b82:	fb04 f20c 	mul.w	r2, r4, ip
 8000b86:	429a      	cmp	r2, r3
 8000b88:	d907      	bls.n	8000b9a <__udivmoddi4+0x11e>
 8000b8a:	18fb      	adds	r3, r7, r3
 8000b8c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000b90:	d202      	bcs.n	8000b98 <__udivmoddi4+0x11c>
 8000b92:	429a      	cmp	r2, r3
 8000b94:	f200 80e0 	bhi.w	8000d58 <__udivmoddi4+0x2dc>
 8000b98:	46c4      	mov	ip, r8
 8000b9a:	1a9b      	subs	r3, r3, r2
 8000b9c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000ba0:	fb0e 3312 	mls	r3, lr, r2, r3
 8000ba4:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000ba8:	fb02 f404 	mul.w	r4, r2, r4
 8000bac:	429c      	cmp	r4, r3
 8000bae:	d907      	bls.n	8000bc0 <__udivmoddi4+0x144>
 8000bb0:	18fb      	adds	r3, r7, r3
 8000bb2:	f102 30ff 	add.w	r0, r2, #4294967295
 8000bb6:	d202      	bcs.n	8000bbe <__udivmoddi4+0x142>
 8000bb8:	429c      	cmp	r4, r3
 8000bba:	f200 80ca 	bhi.w	8000d52 <__udivmoddi4+0x2d6>
 8000bbe:	4602      	mov	r2, r0
 8000bc0:	1b1b      	subs	r3, r3, r4
 8000bc2:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000bc6:	e7a5      	b.n	8000b14 <__udivmoddi4+0x98>
 8000bc8:	f1c1 0620 	rsb	r6, r1, #32
 8000bcc:	408b      	lsls	r3, r1
 8000bce:	fa22 f706 	lsr.w	r7, r2, r6
 8000bd2:	431f      	orrs	r7, r3
 8000bd4:	fa0e f401 	lsl.w	r4, lr, r1
 8000bd8:	fa20 f306 	lsr.w	r3, r0, r6
 8000bdc:	fa2e fe06 	lsr.w	lr, lr, r6
 8000be0:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000be4:	4323      	orrs	r3, r4
 8000be6:	fa00 f801 	lsl.w	r8, r0, r1
 8000bea:	fa1f fc87 	uxth.w	ip, r7
 8000bee:	fbbe f0f9 	udiv	r0, lr, r9
 8000bf2:	0c1c      	lsrs	r4, r3, #16
 8000bf4:	fb09 ee10 	mls	lr, r9, r0, lr
 8000bf8:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000bfc:	fb00 fe0c 	mul.w	lr, r0, ip
 8000c00:	45a6      	cmp	lr, r4
 8000c02:	fa02 f201 	lsl.w	r2, r2, r1
 8000c06:	d909      	bls.n	8000c1c <__udivmoddi4+0x1a0>
 8000c08:	193c      	adds	r4, r7, r4
 8000c0a:	f100 3aff 	add.w	sl, r0, #4294967295
 8000c0e:	f080 809c 	bcs.w	8000d4a <__udivmoddi4+0x2ce>
 8000c12:	45a6      	cmp	lr, r4
 8000c14:	f240 8099 	bls.w	8000d4a <__udivmoddi4+0x2ce>
 8000c18:	3802      	subs	r0, #2
 8000c1a:	443c      	add	r4, r7
 8000c1c:	eba4 040e 	sub.w	r4, r4, lr
 8000c20:	fa1f fe83 	uxth.w	lr, r3
 8000c24:	fbb4 f3f9 	udiv	r3, r4, r9
 8000c28:	fb09 4413 	mls	r4, r9, r3, r4
 8000c2c:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000c30:	fb03 fc0c 	mul.w	ip, r3, ip
 8000c34:	45a4      	cmp	ip, r4
 8000c36:	d908      	bls.n	8000c4a <__udivmoddi4+0x1ce>
 8000c38:	193c      	adds	r4, r7, r4
 8000c3a:	f103 3eff 	add.w	lr, r3, #4294967295
 8000c3e:	f080 8082 	bcs.w	8000d46 <__udivmoddi4+0x2ca>
 8000c42:	45a4      	cmp	ip, r4
 8000c44:	d97f      	bls.n	8000d46 <__udivmoddi4+0x2ca>
 8000c46:	3b02      	subs	r3, #2
 8000c48:	443c      	add	r4, r7
 8000c4a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000c4e:	eba4 040c 	sub.w	r4, r4, ip
 8000c52:	fba0 ec02 	umull	lr, ip, r0, r2
 8000c56:	4564      	cmp	r4, ip
 8000c58:	4673      	mov	r3, lr
 8000c5a:	46e1      	mov	r9, ip
 8000c5c:	d362      	bcc.n	8000d24 <__udivmoddi4+0x2a8>
 8000c5e:	d05f      	beq.n	8000d20 <__udivmoddi4+0x2a4>
 8000c60:	b15d      	cbz	r5, 8000c7a <__udivmoddi4+0x1fe>
 8000c62:	ebb8 0203 	subs.w	r2, r8, r3
 8000c66:	eb64 0409 	sbc.w	r4, r4, r9
 8000c6a:	fa04 f606 	lsl.w	r6, r4, r6
 8000c6e:	fa22 f301 	lsr.w	r3, r2, r1
 8000c72:	431e      	orrs	r6, r3
 8000c74:	40cc      	lsrs	r4, r1
 8000c76:	e9c5 6400 	strd	r6, r4, [r5]
 8000c7a:	2100      	movs	r1, #0
 8000c7c:	e74f      	b.n	8000b1e <__udivmoddi4+0xa2>
 8000c7e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000c82:	0c01      	lsrs	r1, r0, #16
 8000c84:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000c88:	b280      	uxth	r0, r0
 8000c8a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000c8e:	463b      	mov	r3, r7
 8000c90:	4638      	mov	r0, r7
 8000c92:	463c      	mov	r4, r7
 8000c94:	46b8      	mov	r8, r7
 8000c96:	46be      	mov	lr, r7
 8000c98:	2620      	movs	r6, #32
 8000c9a:	fbb1 f1f7 	udiv	r1, r1, r7
 8000c9e:	eba2 0208 	sub.w	r2, r2, r8
 8000ca2:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000ca6:	e766      	b.n	8000b76 <__udivmoddi4+0xfa>
 8000ca8:	4601      	mov	r1, r0
 8000caa:	e718      	b.n	8000ade <__udivmoddi4+0x62>
 8000cac:	4610      	mov	r0, r2
 8000cae:	e72c      	b.n	8000b0a <__udivmoddi4+0x8e>
 8000cb0:	f1c6 0220 	rsb	r2, r6, #32
 8000cb4:	fa2e f302 	lsr.w	r3, lr, r2
 8000cb8:	40b7      	lsls	r7, r6
 8000cba:	40b1      	lsls	r1, r6
 8000cbc:	fa20 f202 	lsr.w	r2, r0, r2
 8000cc0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cc4:	430a      	orrs	r2, r1
 8000cc6:	fbb3 f8fe 	udiv	r8, r3, lr
 8000cca:	b2bc      	uxth	r4, r7
 8000ccc:	fb0e 3318 	mls	r3, lr, r8, r3
 8000cd0:	0c11      	lsrs	r1, r2, #16
 8000cd2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000cd6:	fb08 f904 	mul.w	r9, r8, r4
 8000cda:	40b0      	lsls	r0, r6
 8000cdc:	4589      	cmp	r9, r1
 8000cde:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000ce2:	b280      	uxth	r0, r0
 8000ce4:	d93e      	bls.n	8000d64 <__udivmoddi4+0x2e8>
 8000ce6:	1879      	adds	r1, r7, r1
 8000ce8:	f108 3cff 	add.w	ip, r8, #4294967295
 8000cec:	d201      	bcs.n	8000cf2 <__udivmoddi4+0x276>
 8000cee:	4589      	cmp	r9, r1
 8000cf0:	d81f      	bhi.n	8000d32 <__udivmoddi4+0x2b6>
 8000cf2:	eba1 0109 	sub.w	r1, r1, r9
 8000cf6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000cfa:	fb09 f804 	mul.w	r8, r9, r4
 8000cfe:	fb0e 1119 	mls	r1, lr, r9, r1
 8000d02:	b292      	uxth	r2, r2
 8000d04:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000d08:	4542      	cmp	r2, r8
 8000d0a:	d229      	bcs.n	8000d60 <__udivmoddi4+0x2e4>
 8000d0c:	18ba      	adds	r2, r7, r2
 8000d0e:	f109 31ff 	add.w	r1, r9, #4294967295
 8000d12:	d2c4      	bcs.n	8000c9e <__udivmoddi4+0x222>
 8000d14:	4542      	cmp	r2, r8
 8000d16:	d2c2      	bcs.n	8000c9e <__udivmoddi4+0x222>
 8000d18:	f1a9 0102 	sub.w	r1, r9, #2
 8000d1c:	443a      	add	r2, r7
 8000d1e:	e7be      	b.n	8000c9e <__udivmoddi4+0x222>
 8000d20:	45f0      	cmp	r8, lr
 8000d22:	d29d      	bcs.n	8000c60 <__udivmoddi4+0x1e4>
 8000d24:	ebbe 0302 	subs.w	r3, lr, r2
 8000d28:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000d2c:	3801      	subs	r0, #1
 8000d2e:	46e1      	mov	r9, ip
 8000d30:	e796      	b.n	8000c60 <__udivmoddi4+0x1e4>
 8000d32:	eba7 0909 	sub.w	r9, r7, r9
 8000d36:	4449      	add	r1, r9
 8000d38:	f1a8 0c02 	sub.w	ip, r8, #2
 8000d3c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d40:	fb09 f804 	mul.w	r8, r9, r4
 8000d44:	e7db      	b.n	8000cfe <__udivmoddi4+0x282>
 8000d46:	4673      	mov	r3, lr
 8000d48:	e77f      	b.n	8000c4a <__udivmoddi4+0x1ce>
 8000d4a:	4650      	mov	r0, sl
 8000d4c:	e766      	b.n	8000c1c <__udivmoddi4+0x1a0>
 8000d4e:	4608      	mov	r0, r1
 8000d50:	e6fd      	b.n	8000b4e <__udivmoddi4+0xd2>
 8000d52:	443b      	add	r3, r7
 8000d54:	3a02      	subs	r2, #2
 8000d56:	e733      	b.n	8000bc0 <__udivmoddi4+0x144>
 8000d58:	f1ac 0c02 	sub.w	ip, ip, #2
 8000d5c:	443b      	add	r3, r7
 8000d5e:	e71c      	b.n	8000b9a <__udivmoddi4+0x11e>
 8000d60:	4649      	mov	r1, r9
 8000d62:	e79c      	b.n	8000c9e <__udivmoddi4+0x222>
 8000d64:	eba1 0109 	sub.w	r1, r1, r9
 8000d68:	46c4      	mov	ip, r8
 8000d6a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d6e:	fb09 f804 	mul.w	r8, r9, r4
 8000d72:	e7c4      	b.n	8000cfe <__udivmoddi4+0x282>

08000d74 <__aeabi_idiv0>:
 8000d74:	4770      	bx	lr
 8000d76:	bf00      	nop

08000d78 <audio_init>:

// --- BIẾN KẾT QUẢ OUTPUT ---
float audio_peak_val = 0.0f; // Cường độ âm thanh lớn nhất hiện tại (Volume)
float audio_peak_hz  = 0.0f; // Tần số của âm thanh đó (Pitch/Tone)

void audio_init(void) {
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	af00      	add	r7, sp, #0
    arm_rfft_fast_init_f32(&fft_handler, FFT_SAMPLES);
 8000d7c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000d80:	4805      	ldr	r0, [pc, #20]	@ (8000d98 <audio_init+0x20>)
 8000d82:	f005 fe2f 	bl	80069e4 <arm_rfft_fast_init_f32>
    HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_buffer, FFT_SAMPLES);
 8000d86:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000d8a:	4904      	ldr	r1, [pc, #16]	@ (8000d9c <audio_init+0x24>)
 8000d8c:	4804      	ldr	r0, [pc, #16]	@ (8000da0 <audio_init+0x28>)
 8000d8e:	f002 f815 	bl	8002dbc <HAL_ADC_Start_DMA>
}
 8000d92:	bf00      	nop
 8000d94:	bd80      	pop	{r7, pc}
 8000d96:	bf00      	nop
 8000d98:	2000188c 	.word	0x2000188c
 8000d9c:	20000088 	.word	0x20000088
 8000da0:	20001a98 	.word	0x20001a98

08000da4 <process_audio_data>:

void process_audio_data(void) {
 8000da4:	b580      	push	{r7, lr}
 8000da6:	b088      	sub	sp, #32
 8000da8:	af00      	add	r7, sp, #0
    if (fft_process_flag) {
 8000daa:	4b65      	ldr	r3, [pc, #404]	@ (8000f40 <process_audio_data+0x19c>)
 8000dac:	781b      	ldrb	r3, [r3, #0]
 8000dae:	b2db      	uxtb	r3, r3
 8000db0:	2b00      	cmp	r3, #0
 8000db2:	f000 80c0 	beq.w	8000f36 <process_audio_data+0x192>
        // 1. Lọc nhiễu DC (Zero centering)
        // Đưa tín hiệu từ 0-4095 về dao động quanh 0
        float32_t avg = 0;
 8000db6:	f04f 0300 	mov.w	r3, #0
 8000dba:	61fb      	str	r3, [r7, #28]
        for (uint16_t i = 0; i < FFT_SAMPLES; i++) {
 8000dbc:	2300      	movs	r3, #0
 8000dbe:	837b      	strh	r3, [r7, #26]
 8000dc0:	e010      	b.n	8000de4 <process_audio_data+0x40>
            avg += (float32_t)adc_buffer[i];
 8000dc2:	8b7b      	ldrh	r3, [r7, #26]
 8000dc4:	4a5f      	ldr	r2, [pc, #380]	@ (8000f44 <process_audio_data+0x1a0>)
 8000dc6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000dca:	ee07 3a90 	vmov	s15, r3
 8000dce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000dd2:	ed97 7a07 	vldr	s14, [r7, #28]
 8000dd6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000dda:	edc7 7a07 	vstr	s15, [r7, #28]
        for (uint16_t i = 0; i < FFT_SAMPLES; i++) {
 8000dde:	8b7b      	ldrh	r3, [r7, #26]
 8000de0:	3301      	adds	r3, #1
 8000de2:	837b      	strh	r3, [r7, #26]
 8000de4:	8b7b      	ldrh	r3, [r7, #26]
 8000de6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000dea:	d3ea      	bcc.n	8000dc2 <process_audio_data+0x1e>
        }
        avg /= (float32_t)FFT_SAMPLES;
 8000dec:	ed97 7a07 	vldr	s14, [r7, #28]
 8000df0:	eddf 6a55 	vldr	s13, [pc, #340]	@ 8000f48 <process_audio_data+0x1a4>
 8000df4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000df8:	edc7 7a07 	vstr	s15, [r7, #28]

        for (uint16_t i = 0; i < FFT_SAMPLES; i++) {
 8000dfc:	2300      	movs	r3, #0
 8000dfe:	833b      	strh	r3, [r7, #24]
 8000e00:	e014      	b.n	8000e2c <process_audio_data+0x88>
            fft_in_buf[i] = (float32_t)adc_buffer[i] - avg;
 8000e02:	8b3b      	ldrh	r3, [r7, #24]
 8000e04:	4a4f      	ldr	r2, [pc, #316]	@ (8000f44 <process_audio_data+0x1a0>)
 8000e06:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000e0a:	ee07 3a90 	vmov	s15, r3
 8000e0e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000e12:	8b3b      	ldrh	r3, [r7, #24]
 8000e14:	edd7 7a07 	vldr	s15, [r7, #28]
 8000e18:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000e1c:	4a4b      	ldr	r2, [pc, #300]	@ (8000f4c <process_audio_data+0x1a8>)
 8000e1e:	009b      	lsls	r3, r3, #2
 8000e20:	4413      	add	r3, r2
 8000e22:	edc3 7a00 	vstr	s15, [r3]
        for (uint16_t i = 0; i < FFT_SAMPLES; i++) {
 8000e26:	8b3b      	ldrh	r3, [r7, #24]
 8000e28:	3301      	adds	r3, #1
 8000e2a:	833b      	strh	r3, [r7, #24]
 8000e2c:	8b3b      	ldrh	r3, [r7, #24]
 8000e2e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000e32:	d3e6      	bcc.n	8000e02 <process_audio_data+0x5e>
        }

        // 2. Thực hiện FFT (Time Domain -> Frequency Domain)
        arm_rfft_fast_f32(&fft_handler, fft_in_buf, fft_out_buf, 0);
 8000e34:	2300      	movs	r3, #0
 8000e36:	4a46      	ldr	r2, [pc, #280]	@ (8000f50 <process_audio_data+0x1ac>)
 8000e38:	4944      	ldr	r1, [pc, #272]	@ (8000f4c <process_audio_data+0x1a8>)
 8000e3a:	4846      	ldr	r0, [pc, #280]	@ (8000f54 <process_audio_data+0x1b0>)
 8000e3c:	f005 febc 	bl	8006bb8 <arm_rfft_fast_f32>

        // 3. Tính độ lớn (Magnitude)
        // Hàm này thay thế cho đoạn code: mag = sqrt(re*re + im*im)
        // Kết quả lưu vào fft_mag_buf. Chỉ có FFT_SAMPLES/2 phần tử hợp lệ.
        arm_cmplx_mag_f32(fft_out_buf, fft_mag_buf, FFT_SAMPLES / 2);
 8000e40:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000e44:	4944      	ldr	r1, [pc, #272]	@ (8000f58 <process_audio_data+0x1b4>)
 8000e46:	4842      	ldr	r0, [pc, #264]	@ (8000f50 <process_audio_data+0x1ac>)
 8000e48:	f006 fa92 	bl	8007370 <arm_cmplx_mag_f32>

        // 4. PHÂN TÍCH TÌM PEAK (Giống cấu trúc bạn yêu cầu)
        // Tìm xem tần số nào đang chiếm ưu thế nhất (To nhất)
        float max_mag = 0.0f;
 8000e4c:	f04f 0300 	mov.w	r3, #0
 8000e50:	617b      	str	r3, [r7, #20]
        uint16_t max_index = 0;
 8000e52:	2300      	movs	r3, #0
 8000e54:	827b      	strh	r3, [r7, #18]

        // Bắt đầu từ k=1 hoặc k=2 để bỏ qua thành phần DC (k=0) thường rất lớn nhưng vô nghĩa
        for (uint16_t k = 2; k < (FFT_SAMPLES / 2); k++) {
 8000e56:	2302      	movs	r3, #2
 8000e58:	823b      	strh	r3, [r7, #16]
 8000e5a:	e015      	b.n	8000e88 <process_audio_data+0xe4>
            float current_mag = fft_mag_buf[k];
 8000e5c:	8a3b      	ldrh	r3, [r7, #16]
 8000e5e:	4a3e      	ldr	r2, [pc, #248]	@ (8000f58 <process_audio_data+0x1b4>)
 8000e60:	009b      	lsls	r3, r3, #2
 8000e62:	4413      	add	r3, r2
 8000e64:	681b      	ldr	r3, [r3, #0]
 8000e66:	607b      	str	r3, [r7, #4]

            // Tìm giá trị lớn nhất (Peak Finding)
            if (current_mag > max_mag) {
 8000e68:	ed97 7a01 	vldr	s14, [r7, #4]
 8000e6c:	edd7 7a05 	vldr	s15, [r7, #20]
 8000e70:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000e74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e78:	dd03      	ble.n	8000e82 <process_audio_data+0xde>
                max_mag = current_mag;
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	617b      	str	r3, [r7, #20]
                max_index = k;
 8000e7e:	8a3b      	ldrh	r3, [r7, #16]
 8000e80:	827b      	strh	r3, [r7, #18]
        for (uint16_t k = 2; k < (FFT_SAMPLES / 2); k++) {
 8000e82:	8a3b      	ldrh	r3, [r7, #16]
 8000e84:	3301      	adds	r3, #1
 8000e86:	823b      	strh	r3, [r7, #16]
 8000e88:	8a3b      	ldrh	r3, [r7, #16]
 8000e8a:	2bff      	cmp	r3, #255	@ 0xff
 8000e8c:	d9e6      	bls.n	8000e5c <process_audio_data+0xb8>
        }

        // 5. Cập nhật kết quả ra biến toàn cục

        // Xử lý Cường độ (VAL): Chia nhỏ xuống và cắt trần (Clamp)
        float final_val = max_mag / MAG_SCALE_FACTOR;
 8000e8e:	ed97 7a05 	vldr	s14, [r7, #20]
 8000e92:	eddf 6a32 	vldr	s13, [pc, #200]	@ 8000f5c <process_audio_data+0x1b8>
 8000e96:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000e9a:	edc7 7a03 	vstr	s15, [r7, #12]
        if (final_val > TARGET_MAX_VAL) final_val = TARGET_MAX_VAL; // Cắt nếu vượt 10k
 8000e9e:	edd7 7a03 	vldr	s15, [r7, #12]
 8000ea2:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8000f60 <process_audio_data+0x1bc>
 8000ea6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000eaa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000eae:	dd01      	ble.n	8000eb4 <process_audio_data+0x110>
 8000eb0:	4b2c      	ldr	r3, [pc, #176]	@ (8000f64 <process_audio_data+0x1c0>)
 8000eb2:	60fb      	str	r3, [r7, #12]
        if (final_val < 0.0f) final_val = 0.0f;
 8000eb4:	edd7 7a03 	vldr	s15, [r7, #12]
 8000eb8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000ebc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ec0:	d502      	bpl.n	8000ec8 <process_audio_data+0x124>
 8000ec2:	f04f 0300 	mov.w	r3, #0
 8000ec6:	60fb      	str	r3, [r7, #12]

        // Xử lý Tần số (HZ): Tính theo công thức chuẩn và cắt trần
        float final_hz = (float)max_index * (SAMPLING_RATE / (float)FFT_SAMPLES);
 8000ec8:	8a7b      	ldrh	r3, [r7, #18]
 8000eca:	ee07 3a90 	vmov	s15, r3
 8000ece:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000ed2:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 8000f68 <process_audio_data+0x1c4>
 8000ed6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000eda:	edc7 7a02 	vstr	s15, [r7, #8]
        if (final_hz > TARGET_MAX_HZ) final_hz = TARGET_MAX_HZ; // Cắt nếu vượt 100k
 8000ede:	edd7 7a02 	vldr	s15, [r7, #8]
 8000ee2:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 8000f6c <process_audio_data+0x1c8>
 8000ee6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000eea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000eee:	dd01      	ble.n	8000ef4 <process_audio_data+0x150>
 8000ef0:	4b1f      	ldr	r3, [pc, #124]	@ (8000f70 <process_audio_data+0x1cc>)
 8000ef2:	60bb      	str	r3, [r7, #8]
        audio_peak_val = final_val;
 8000ef4:	4a1f      	ldr	r2, [pc, #124]	@ (8000f74 <process_audio_data+0x1d0>)
 8000ef6:	68fb      	ldr	r3, [r7, #12]
 8000ef8:	6013      	str	r3, [r2, #0]
        audio_peak_hz  = final_hz;
 8000efa:	4a1f      	ldr	r2, [pc, #124]	@ (8000f78 <process_audio_data+0x1d4>)
 8000efc:	68bb      	ldr	r3, [r7, #8]
 8000efe:	6013      	str	r3, [r2, #0]

        // Ép kiểu sang số nguyên để SWV vẽ cho đẹp
        debug_peak_val = (int32_t)audio_peak_val;
 8000f00:	4b1c      	ldr	r3, [pc, #112]	@ (8000f74 <process_audio_data+0x1d0>)
 8000f02:	edd3 7a00 	vldr	s15, [r3]
 8000f06:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000f0a:	ee17 2a90 	vmov	r2, s15
 8000f0e:	4b1b      	ldr	r3, [pc, #108]	@ (8000f7c <process_audio_data+0x1d8>)
 8000f10:	601a      	str	r2, [r3, #0]
        debug_peak_hz  = (int32_t)audio_peak_hz;
 8000f12:	4b19      	ldr	r3, [pc, #100]	@ (8000f78 <process_audio_data+0x1d4>)
 8000f14:	edd3 7a00 	vldr	s15, [r3]
 8000f18:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000f1c:	ee17 2a90 	vmov	r2, s15
 8000f20:	4b17      	ldr	r3, [pc, #92]	@ (8000f80 <process_audio_data+0x1dc>)
 8000f22:	601a      	str	r2, [r3, #0]

        // 6. Reset cờ
        fft_process_flag = 0;
 8000f24:	4b06      	ldr	r3, [pc, #24]	@ (8000f40 <process_audio_data+0x19c>)
 8000f26:	2200      	movs	r2, #0
 8000f28:	701a      	strb	r2, [r3, #0]
        extern ADC_HandleTypeDef hadc1;
        HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_buffer, FFT_SAMPLES);
 8000f2a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000f2e:	4905      	ldr	r1, [pc, #20]	@ (8000f44 <process_audio_data+0x1a0>)
 8000f30:	4814      	ldr	r0, [pc, #80]	@ (8000f84 <process_audio_data+0x1e0>)
 8000f32:	f001 ff43 	bl	8002dbc <HAL_ADC_Start_DMA>
    }
}
 8000f36:	bf00      	nop
 8000f38:	3720      	adds	r7, #32
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	bd80      	pop	{r7, pc}
 8000f3e:	bf00      	nop
 8000f40:	20001888 	.word	0x20001888
 8000f44:	20000088 	.word	0x20000088
 8000f48:	44000000 	.word	0x44000000
 8000f4c:	20000488 	.word	0x20000488
 8000f50:	20000c88 	.word	0x20000c88
 8000f54:	2000188c 	.word	0x2000188c
 8000f58:	20001488 	.word	0x20001488
 8000f5c:	420c0000 	.word	0x420c0000
 8000f60:	461c4000 	.word	0x461c4000
 8000f64:	461c4000 	.word	0x461c4000
 8000f68:	42fc3500 	.word	0x42fc3500
 8000f6c:	46ea6000 	.word	0x46ea6000
 8000f70:	46ea6000 	.word	0x46ea6000
 8000f74:	200018ac 	.word	0x200018ac
 8000f78:	200018b0 	.word	0x200018b0
 8000f7c:	200018a4 	.word	0x200018a4
 8000f80:	200018a8 	.word	0x200018a8
 8000f84:	20001a98 	.word	0x20001a98

08000f88 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc) {
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b082      	sub	sp, #8
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	6078      	str	r0, [r7, #4]
    if (hadc->Instance == ADC1) {
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	4a06      	ldr	r2, [pc, #24]	@ (8000fb0 <HAL_ADC_ConvCpltCallback+0x28>)
 8000f96:	4293      	cmp	r3, r2
 8000f98:	d105      	bne.n	8000fa6 <HAL_ADC_ConvCpltCallback+0x1e>
        HAL_ADC_Stop_DMA(&hadc1);
 8000f9a:	4806      	ldr	r0, [pc, #24]	@ (8000fb4 <HAL_ADC_ConvCpltCallback+0x2c>)
 8000f9c:	f002 f822 	bl	8002fe4 <HAL_ADC_Stop_DMA>
        fft_process_flag = 1;
 8000fa0:	4b05      	ldr	r3, [pc, #20]	@ (8000fb8 <HAL_ADC_ConvCpltCallback+0x30>)
 8000fa2:	2201      	movs	r2, #1
 8000fa4:	701a      	strb	r2, [r3, #0]
    }
}
 8000fa6:	bf00      	nop
 8000fa8:	3708      	adds	r7, #8
 8000faa:	46bd      	mov	sp, r7
 8000fac:	bd80      	pop	{r7, pc}
 8000fae:	bf00      	nop
 8000fb0:	40012000 	.word	0x40012000
 8000fb4:	20001a98 	.word	0x20001a98
 8000fb8:	20001888 	.word	0x20001888

08000fbc <spi_update>:
#include "Config.h"

uint8_t spi_led_buffer[BUFFER_SIZE];

void spi_update(void)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	af00      	add	r7, sp, #0
	extern SPI_HandleTypeDef hspi3;
    // Start the DMA transfer
    HAL_SPI_Transmit_DMA(&hspi3, spi_led_buffer, BUFFER_SIZE);
 8000fc0:	2280      	movs	r2, #128	@ 0x80
 8000fc2:	4903      	ldr	r1, [pc, #12]	@ (8000fd0 <spi_update+0x14>)
 8000fc4:	4803      	ldr	r0, [pc, #12]	@ (8000fd4 <spi_update+0x18>)
 8000fc6:	f003 fead 	bl	8004d24 <HAL_SPI_Transmit_DMA>
}
 8000fca:	bf00      	nop
 8000fcc:	bd80      	pop	{r7, pc}
 8000fce:	bf00      	nop
 8000fd0:	200018b4 	.word	0x200018b4
 8000fd4:	20001b40 	.word	0x20001b40

08000fd8 <spi_set_led>:

void spi_set_led(uint16_t index, uint8_t r, uint8_t g, uint8_t b, uint8_t brightness)
{
 8000fd8:	b490      	push	{r4, r7}
 8000fda:	b084      	sub	sp, #16
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	4604      	mov	r4, r0
 8000fe0:	4608      	mov	r0, r1
 8000fe2:	4611      	mov	r1, r2
 8000fe4:	461a      	mov	r2, r3
 8000fe6:	4623      	mov	r3, r4
 8000fe8:	80fb      	strh	r3, [r7, #6]
 8000fea:	4603      	mov	r3, r0
 8000fec:	717b      	strb	r3, [r7, #5]
 8000fee:	460b      	mov	r3, r1
 8000ff0:	713b      	strb	r3, [r7, #4]
 8000ff2:	4613      	mov	r3, r2
 8000ff4:	70fb      	strb	r3, [r7, #3]
    if (index < 0 || index >= NUM_LEDS) {
 8000ff6:	88fb      	ldrh	r3, [r7, #6]
 8000ff8:	2b1d      	cmp	r3, #29
 8000ffa:	d81c      	bhi.n	8001036 <spi_set_led+0x5e>
        return; // Out of bounds
    }

    // Calculate the starting position for this LED in the buffer
    // (skip the 4-byte start frame)
    uint32_t pos = START_FRAME_SIZE + (index * LED_FRAME_SIZE);
 8000ffc:	88fb      	ldrh	r3, [r7, #6]
 8000ffe:	3301      	adds	r3, #1
 8001000:	009b      	lsls	r3, r3, #2
 8001002:	60fb      	str	r3, [r7, #12]
    // Byte 0: 0xE0 (Global Brightness, 5 bits)
    // Byte 1: Blue (0-255)
    // Byte 2: Green (0-255)
    // Byte 3: Red (0-255)

    spi_led_buffer[pos + 0] = 0xE0 | (brightness & 0x1F); // Brightness (masked to 5 bits)
 8001004:	7e3b      	ldrb	r3, [r7, #24]
 8001006:	f063 031f 	orn	r3, r3, #31
 800100a:	b2d9      	uxtb	r1, r3
 800100c:	4a0c      	ldr	r2, [pc, #48]	@ (8001040 <spi_set_led+0x68>)
 800100e:	68fb      	ldr	r3, [r7, #12]
 8001010:	4413      	add	r3, r2
 8001012:	460a      	mov	r2, r1
 8001014:	701a      	strb	r2, [r3, #0]
    spi_led_buffer[pos + 1] = b;
 8001016:	68fb      	ldr	r3, [r7, #12]
 8001018:	3301      	adds	r3, #1
 800101a:	4909      	ldr	r1, [pc, #36]	@ (8001040 <spi_set_led+0x68>)
 800101c:	78fa      	ldrb	r2, [r7, #3]
 800101e:	54ca      	strb	r2, [r1, r3]
    spi_led_buffer[pos + 2] = g;
 8001020:	68fb      	ldr	r3, [r7, #12]
 8001022:	3302      	adds	r3, #2
 8001024:	4906      	ldr	r1, [pc, #24]	@ (8001040 <spi_set_led+0x68>)
 8001026:	793a      	ldrb	r2, [r7, #4]
 8001028:	54ca      	strb	r2, [r1, r3]
    spi_led_buffer[pos + 3] = r;
 800102a:	68fb      	ldr	r3, [r7, #12]
 800102c:	3303      	adds	r3, #3
 800102e:	4904      	ldr	r1, [pc, #16]	@ (8001040 <spi_set_led+0x68>)
 8001030:	797a      	ldrb	r2, [r7, #5]
 8001032:	54ca      	strb	r2, [r1, r3]
 8001034:	e000      	b.n	8001038 <spi_set_led+0x60>
        return; // Out of bounds
 8001036:	bf00      	nop
}
 8001038:	3710      	adds	r7, #16
 800103a:	46bd      	mov	sp, r7
 800103c:	bc90      	pop	{r4, r7}
 800103e:	4770      	bx	lr
 8001040:	200018b4 	.word	0x200018b4

08001044 <spi_init_buffer>:

// Hàm này tự chuẩn bị buffer cho dây SPI
void spi_init_buffer(void) {
 8001044:	b580      	push	{r7, lr}
 8001046:	b086      	sub	sp, #24
 8001048:	af02      	add	r7, sp, #8
	for (int i = 0; i < START_FRAME_SIZE; i++) spi_led_buffer[i] = 0x00;
 800104a:	2300      	movs	r3, #0
 800104c:	60fb      	str	r3, [r7, #12]
 800104e:	e007      	b.n	8001060 <spi_init_buffer+0x1c>
 8001050:	4a19      	ldr	r2, [pc, #100]	@ (80010b8 <spi_init_buffer+0x74>)
 8001052:	68fb      	ldr	r3, [r7, #12]
 8001054:	4413      	add	r3, r2
 8001056:	2200      	movs	r2, #0
 8001058:	701a      	strb	r2, [r3, #0]
 800105a:	68fb      	ldr	r3, [r7, #12]
 800105c:	3301      	adds	r3, #1
 800105e:	60fb      	str	r3, [r7, #12]
 8001060:	68fb      	ldr	r3, [r7, #12]
 8001062:	2b03      	cmp	r3, #3
 8001064:	ddf4      	ble.n	8001050 <spi_init_buffer+0xc>
	int end_pos = START_FRAME_SIZE + (NUM_LEDS * LED_FRAME_SIZE);
 8001066:	237c      	movs	r3, #124	@ 0x7c
 8001068:	603b      	str	r3, [r7, #0]
	for (int i = 0; i < END_FRAME_SIZE; i++) spi_led_buffer[end_pos + i] = 0xFF;
 800106a:	2300      	movs	r3, #0
 800106c:	60bb      	str	r3, [r7, #8]
 800106e:	e008      	b.n	8001082 <spi_init_buffer+0x3e>
 8001070:	683a      	ldr	r2, [r7, #0]
 8001072:	68bb      	ldr	r3, [r7, #8]
 8001074:	4413      	add	r3, r2
 8001076:	4a10      	ldr	r2, [pc, #64]	@ (80010b8 <spi_init_buffer+0x74>)
 8001078:	21ff      	movs	r1, #255	@ 0xff
 800107a:	54d1      	strb	r1, [r2, r3]
 800107c:	68bb      	ldr	r3, [r7, #8]
 800107e:	3301      	adds	r3, #1
 8001080:	60bb      	str	r3, [r7, #8]
 8001082:	68bb      	ldr	r3, [r7, #8]
 8001084:	2b03      	cmp	r3, #3
 8001086:	ddf3      	ble.n	8001070 <spi_init_buffer+0x2c>

    // Tắt đèn
    for(int i=0; i<NUM_LEDS; i++) spi_set_led(i, 0,0,0,0);
 8001088:	2300      	movs	r3, #0
 800108a:	607b      	str	r3, [r7, #4]
 800108c:	e00b      	b.n	80010a6 <spi_init_buffer+0x62>
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	b298      	uxth	r0, r3
 8001092:	2300      	movs	r3, #0
 8001094:	9300      	str	r3, [sp, #0]
 8001096:	2300      	movs	r3, #0
 8001098:	2200      	movs	r2, #0
 800109a:	2100      	movs	r1, #0
 800109c:	f7ff ff9c 	bl	8000fd8 <spi_set_led>
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	3301      	adds	r3, #1
 80010a4:	607b      	str	r3, [r7, #4]
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	2b1d      	cmp	r3, #29
 80010aa:	ddf0      	ble.n	800108e <spi_init_buffer+0x4a>
}
 80010ac:	bf00      	nop
 80010ae:	bf00      	nop
 80010b0:	3710      	adds	r7, #16
 80010b2:	46bd      	mov	sp, r7
 80010b4:	bd80      	pop	{r7, pc}
 80010b6:	bf00      	nop
 80010b8:	200018b4 	.word	0x200018b4

080010bc <usart_set_led>:
extern USART_HandleTypeDef husart6;

uint8_t usart_led_buffer[BUFFER_SIZE];

void usart_set_led(uint16_t index, uint8_t r, uint8_t g, uint8_t b, uint8_t brightness)
{
 80010bc:	b490      	push	{r4, r7}
 80010be:	b084      	sub	sp, #16
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	4604      	mov	r4, r0
 80010c4:	4608      	mov	r0, r1
 80010c6:	4611      	mov	r1, r2
 80010c8:	461a      	mov	r2, r3
 80010ca:	4623      	mov	r3, r4
 80010cc:	80fb      	strh	r3, [r7, #6]
 80010ce:	4603      	mov	r3, r0
 80010d0:	717b      	strb	r3, [r7, #5]
 80010d2:	460b      	mov	r3, r1
 80010d4:	713b      	strb	r3, [r7, #4]
 80010d6:	4613      	mov	r3, r2
 80010d8:	70fb      	strb	r3, [r7, #3]
    if (index >= NUM_LEDS) {
 80010da:	88fb      	ldrh	r3, [r7, #6]
 80010dc:	2b1d      	cmp	r3, #29
 80010de:	d81c      	bhi.n	800111a <usart_set_led+0x5e>
        return;
    }

    uint32_t pos = START_FRAME_SIZE + (index * LED_FRAME_SIZE);
 80010e0:	88fb      	ldrh	r3, [r7, #6]
 80010e2:	3301      	adds	r3, #1
 80010e4:	009b      	lsls	r3, r3, #2
 80010e6:	60fb      	str	r3, [r7, #12]

    usart_led_buffer[pos + 0] = 0b11100000 | (brightness & 0x1F);
 80010e8:	7e3b      	ldrb	r3, [r7, #24]
 80010ea:	f063 031f 	orn	r3, r3, #31
 80010ee:	b2d9      	uxtb	r1, r3
 80010f0:	4a0c      	ldr	r2, [pc, #48]	@ (8001124 <usart_set_led+0x68>)
 80010f2:	68fb      	ldr	r3, [r7, #12]
 80010f4:	4413      	add	r3, r2
 80010f6:	460a      	mov	r2, r1
 80010f8:	701a      	strb	r2, [r3, #0]
    usart_led_buffer[pos + 1] = b;
 80010fa:	68fb      	ldr	r3, [r7, #12]
 80010fc:	3301      	adds	r3, #1
 80010fe:	4909      	ldr	r1, [pc, #36]	@ (8001124 <usart_set_led+0x68>)
 8001100:	78fa      	ldrb	r2, [r7, #3]
 8001102:	54ca      	strb	r2, [r1, r3]
    usart_led_buffer[pos + 2] = g;
 8001104:	68fb      	ldr	r3, [r7, #12]
 8001106:	3302      	adds	r3, #2
 8001108:	4906      	ldr	r1, [pc, #24]	@ (8001124 <usart_set_led+0x68>)
 800110a:	793a      	ldrb	r2, [r7, #4]
 800110c:	54ca      	strb	r2, [r1, r3]
    usart_led_buffer[pos + 3] = r;
 800110e:	68fb      	ldr	r3, [r7, #12]
 8001110:	3303      	adds	r3, #3
 8001112:	4904      	ldr	r1, [pc, #16]	@ (8001124 <usart_set_led+0x68>)
 8001114:	797a      	ldrb	r2, [r7, #5]
 8001116:	54ca      	strb	r2, [r1, r3]
 8001118:	e000      	b.n	800111c <usart_set_led+0x60>
        return;
 800111a:	bf00      	nop
}
 800111c:	3710      	adds	r7, #16
 800111e:	46bd      	mov	sp, r7
 8001120:	bc90      	pop	{r4, r7}
 8001122:	4770      	bx	lr
 8001124:	20001934 	.word	0x20001934

08001128 <usart_update>:

void usart_update(void)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	af00      	add	r7, sp, #0
    // Wait for any previous DMA transfer to finish
    // Note: We check HAL_UART_STATE_BUSY_TX
    while (HAL_USART_GetState(&husart6) == HAL_USART_STATE_BUSY_TX);
 800112c:	bf00      	nop
 800112e:	4806      	ldr	r0, [pc, #24]	@ (8001148 <usart_update+0x20>)
 8001130:	f004 fe7e 	bl	8005e30 <HAL_USART_GetState>
 8001134:	4603      	mov	r3, r0
 8001136:	2b12      	cmp	r3, #18
 8001138:	d0f9      	beq.n	800112e <usart_update+0x6>

    // Start the DMA transfer using the UART HAL function
    HAL_USART_Transmit_DMA(&husart6, usart_led_buffer, BUFFER_SIZE);
 800113a:	2280      	movs	r2, #128	@ 0x80
 800113c:	4903      	ldr	r1, [pc, #12]	@ (800114c <usart_update+0x24>)
 800113e:	4802      	ldr	r0, [pc, #8]	@ (8001148 <usart_update+0x20>)
 8001140:	f004 fca6 	bl	8005a90 <HAL_USART_Transmit_DMA>
}
 8001144:	bf00      	nop
 8001146:	bd80      	pop	{r7, pc}
 8001148:	20001c40 	.word	0x20001c40
 800114c:	20001934 	.word	0x20001934

08001150 <usart_init_buffer>:

void usart_init_buffer(void) {
 8001150:	b580      	push	{r7, lr}
 8001152:	b086      	sub	sp, #24
 8001154:	af02      	add	r7, sp, #8
	for (int i = 0; i < START_FRAME_SIZE; i++) usart_led_buffer[i] = 0x00;
 8001156:	2300      	movs	r3, #0
 8001158:	60fb      	str	r3, [r7, #12]
 800115a:	e007      	b.n	800116c <usart_init_buffer+0x1c>
 800115c:	4a19      	ldr	r2, [pc, #100]	@ (80011c4 <usart_init_buffer+0x74>)
 800115e:	68fb      	ldr	r3, [r7, #12]
 8001160:	4413      	add	r3, r2
 8001162:	2200      	movs	r2, #0
 8001164:	701a      	strb	r2, [r3, #0]
 8001166:	68fb      	ldr	r3, [r7, #12]
 8001168:	3301      	adds	r3, #1
 800116a:	60fb      	str	r3, [r7, #12]
 800116c:	68fb      	ldr	r3, [r7, #12]
 800116e:	2b03      	cmp	r3, #3
 8001170:	ddf4      	ble.n	800115c <usart_init_buffer+0xc>
	int end_pos = START_FRAME_SIZE + (NUM_LEDS * LED_FRAME_SIZE);
 8001172:	237c      	movs	r3, #124	@ 0x7c
 8001174:	603b      	str	r3, [r7, #0]
	for (int i = 0; i < END_FRAME_SIZE; i++) usart_led_buffer[end_pos + i] = 0xFF;
 8001176:	2300      	movs	r3, #0
 8001178:	60bb      	str	r3, [r7, #8]
 800117a:	e008      	b.n	800118e <usart_init_buffer+0x3e>
 800117c:	683a      	ldr	r2, [r7, #0]
 800117e:	68bb      	ldr	r3, [r7, #8]
 8001180:	4413      	add	r3, r2
 8001182:	4a10      	ldr	r2, [pc, #64]	@ (80011c4 <usart_init_buffer+0x74>)
 8001184:	21ff      	movs	r1, #255	@ 0xff
 8001186:	54d1      	strb	r1, [r2, r3]
 8001188:	68bb      	ldr	r3, [r7, #8]
 800118a:	3301      	adds	r3, #1
 800118c:	60bb      	str	r3, [r7, #8]
 800118e:	68bb      	ldr	r3, [r7, #8]
 8001190:	2b03      	cmp	r3, #3
 8001192:	ddf3      	ble.n	800117c <usart_init_buffer+0x2c>

    for(int i=0; i<NUM_LEDS; i++) usart_set_led(i, 0,0,0,0);
 8001194:	2300      	movs	r3, #0
 8001196:	607b      	str	r3, [r7, #4]
 8001198:	e00b      	b.n	80011b2 <usart_init_buffer+0x62>
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	b298      	uxth	r0, r3
 800119e:	2300      	movs	r3, #0
 80011a0:	9300      	str	r3, [sp, #0]
 80011a2:	2300      	movs	r3, #0
 80011a4:	2200      	movs	r2, #0
 80011a6:	2100      	movs	r1, #0
 80011a8:	f7ff ff88 	bl	80010bc <usart_set_led>
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	3301      	adds	r3, #1
 80011b0:	607b      	str	r3, [r7, #4]
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	2b1d      	cmp	r3, #29
 80011b6:	ddf0      	ble.n	800119a <usart_init_buffer+0x4a>
}
 80011b8:	bf00      	nop
 80011ba:	bf00      	nop
 80011bc:	3710      	adds	r7, #16
 80011be:	46bd      	mov	sp, r7
 80011c0:	bd80      	pop	{r7, pc}
 80011c2:	bf00      	nop
 80011c4:	20001934 	.word	0x20001934

080011c8 <update_all_strips>:
uint8_t buffer_r[NUM_LEDS];
uint8_t buffer_g[NUM_LEDS];
uint8_t buffer_b[NUM_LEDS];

// Hàm cập nhật dữ liệu ra cả 2 cổng
void update_all_strips(void) {
 80011c8:	b580      	push	{r7, lr}
 80011ca:	af00      	add	r7, sp, #0
    spi_update();
 80011cc:	f7ff fef6 	bl	8000fbc <spi_update>
    usart_update();
 80011d0:	f7ff ffaa 	bl	8001128 <usart_update>
}
 80011d4:	bf00      	nop
 80011d6:	bd80      	pop	{r7, pc}

080011d8 <led_init>:

void led_init()
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	af00      	add	r7, sp, #0
	spi_init_buffer();
 80011dc:	f7ff ff32 	bl	8001044 <spi_init_buffer>
	usart_init_buffer();
 80011e0:	f7ff ffb6 	bl	8001150 <usart_init_buffer>
	update_all_strips();
 80011e4:	f7ff fff0 	bl	80011c8 <update_all_strips>
}
 80011e8:	bf00      	nop
 80011ea:	bd80      	pop	{r7, pc}

080011ec <set_pixel_color>:

// --- HÀM SET MÀU CHUNG (QUAN TRỌNG) ---
// Hàm này sẽ gán màu cho cả buffer SPI và buffer USART cùng lúc
void set_pixel_color(uint16_t index, uint8_t r, uint8_t g, uint8_t b, uint8_t bright) {
 80011ec:	b590      	push	{r4, r7, lr}
 80011ee:	b085      	sub	sp, #20
 80011f0:	af02      	add	r7, sp, #8
 80011f2:	4604      	mov	r4, r0
 80011f4:	4608      	mov	r0, r1
 80011f6:	4611      	mov	r1, r2
 80011f8:	461a      	mov	r2, r3
 80011fa:	4623      	mov	r3, r4
 80011fc:	80fb      	strh	r3, [r7, #6]
 80011fe:	4603      	mov	r3, r0
 8001200:	717b      	strb	r3, [r7, #5]
 8001202:	460b      	mov	r3, r1
 8001204:	713b      	strb	r3, [r7, #4]
 8001206:	4613      	mov	r3, r2
 8001208:	70fb      	strb	r3, [r7, #3]
    spi_set_led(index, r, g, b, bright);
 800120a:	78fc      	ldrb	r4, [r7, #3]
 800120c:	793a      	ldrb	r2, [r7, #4]
 800120e:	7979      	ldrb	r1, [r7, #5]
 8001210:	88f8      	ldrh	r0, [r7, #6]
 8001212:	7e3b      	ldrb	r3, [r7, #24]
 8001214:	9300      	str	r3, [sp, #0]
 8001216:	4623      	mov	r3, r4
 8001218:	f7ff fede 	bl	8000fd8 <spi_set_led>
    usart_set_led(index, r, g, b, bright);
 800121c:	78fc      	ldrb	r4, [r7, #3]
 800121e:	793a      	ldrb	r2, [r7, #4]
 8001220:	7979      	ldrb	r1, [r7, #5]
 8001222:	88f8      	ldrh	r0, [r7, #6]
 8001224:	7e3b      	ldrb	r3, [r7, #24]
 8001226:	9300      	str	r3, [sp, #0]
 8001228:	4623      	mov	r3, r4
 800122a:	f7ff ff47 	bl	80010bc <usart_set_led>
}
 800122e:	bf00      	nop
 8001230:	370c      	adds	r7, #12
 8001232:	46bd      	mov	sp, r7
 8001234:	bd90      	pop	{r4, r7, pc}
	...

08001238 <hsv_to_rgb>:

// --- HÀM CHUYỂN ĐỔI MÀU (HSV -> RGB) ---
void hsv_to_rgb(uint16_t h, uint8_t s, uint8_t v, uint8_t *r, uint8_t *g, uint8_t *b) {
 8001238:	b480      	push	{r7}
 800123a:	b085      	sub	sp, #20
 800123c:	af00      	add	r7, sp, #0
 800123e:	603b      	str	r3, [r7, #0]
 8001240:	4603      	mov	r3, r0
 8001242:	80fb      	strh	r3, [r7, #6]
 8001244:	460b      	mov	r3, r1
 8001246:	717b      	strb	r3, [r7, #5]
 8001248:	4613      	mov	r3, r2
 800124a:	713b      	strb	r3, [r7, #4]
    uint8_t f = (h % 60) * 255 / 60;
 800124c:	88fa      	ldrh	r2, [r7, #6]
 800124e:	4b5b      	ldr	r3, [pc, #364]	@ (80013bc <hsv_to_rgb+0x184>)
 8001250:	fba3 1302 	umull	r1, r3, r3, r2
 8001254:	0959      	lsrs	r1, r3, #5
 8001256:	460b      	mov	r3, r1
 8001258:	011b      	lsls	r3, r3, #4
 800125a:	1a5b      	subs	r3, r3, r1
 800125c:	009b      	lsls	r3, r3, #2
 800125e:	1ad3      	subs	r3, r2, r3
 8001260:	b29b      	uxth	r3, r3
 8001262:	461a      	mov	r2, r3
 8001264:	4613      	mov	r3, r2
 8001266:	021b      	lsls	r3, r3, #8
 8001268:	1a9b      	subs	r3, r3, r2
 800126a:	4a54      	ldr	r2, [pc, #336]	@ (80013bc <hsv_to_rgb+0x184>)
 800126c:	fb82 1203 	smull	r1, r2, r2, r3
 8001270:	441a      	add	r2, r3
 8001272:	1152      	asrs	r2, r2, #5
 8001274:	17db      	asrs	r3, r3, #31
 8001276:	1ad3      	subs	r3, r2, r3
 8001278:	73fb      	strb	r3, [r7, #15]
    uint8_t p = (255 - s) * (uint16_t)v / 255;
 800127a:	797b      	ldrb	r3, [r7, #5]
 800127c:	f1c3 03ff 	rsb	r3, r3, #255	@ 0xff
 8001280:	793a      	ldrb	r2, [r7, #4]
 8001282:	fb02 f303 	mul.w	r3, r2, r3
 8001286:	4a4e      	ldr	r2, [pc, #312]	@ (80013c0 <hsv_to_rgb+0x188>)
 8001288:	fb82 1203 	smull	r1, r2, r2, r3
 800128c:	441a      	add	r2, r3
 800128e:	11d2      	asrs	r2, r2, #7
 8001290:	17db      	asrs	r3, r3, #31
 8001292:	1ad3      	subs	r3, r2, r3
 8001294:	73bb      	strb	r3, [r7, #14]
    uint8_t q = (255 - f * s / 255) * (uint16_t)v / 255;
 8001296:	7bfb      	ldrb	r3, [r7, #15]
 8001298:	797a      	ldrb	r2, [r7, #5]
 800129a:	fb02 f303 	mul.w	r3, r2, r3
 800129e:	4a48      	ldr	r2, [pc, #288]	@ (80013c0 <hsv_to_rgb+0x188>)
 80012a0:	fb82 1203 	smull	r1, r2, r2, r3
 80012a4:	441a      	add	r2, r3
 80012a6:	11d2      	asrs	r2, r2, #7
 80012a8:	17db      	asrs	r3, r3, #31
 80012aa:	1a9b      	subs	r3, r3, r2
 80012ac:	33ff      	adds	r3, #255	@ 0xff
 80012ae:	793a      	ldrb	r2, [r7, #4]
 80012b0:	fb02 f303 	mul.w	r3, r2, r3
 80012b4:	4a42      	ldr	r2, [pc, #264]	@ (80013c0 <hsv_to_rgb+0x188>)
 80012b6:	fb82 1203 	smull	r1, r2, r2, r3
 80012ba:	441a      	add	r2, r3
 80012bc:	11d2      	asrs	r2, r2, #7
 80012be:	17db      	asrs	r3, r3, #31
 80012c0:	1ad3      	subs	r3, r2, r3
 80012c2:	737b      	strb	r3, [r7, #13]
    uint8_t t = (255 - (255 - f) * s / 255) * (uint16_t)v / 255;
 80012c4:	7bfb      	ldrb	r3, [r7, #15]
 80012c6:	f1c3 03ff 	rsb	r3, r3, #255	@ 0xff
 80012ca:	797a      	ldrb	r2, [r7, #5]
 80012cc:	fb02 f303 	mul.w	r3, r2, r3
 80012d0:	4a3b      	ldr	r2, [pc, #236]	@ (80013c0 <hsv_to_rgb+0x188>)
 80012d2:	fb82 1203 	smull	r1, r2, r2, r3
 80012d6:	441a      	add	r2, r3
 80012d8:	11d2      	asrs	r2, r2, #7
 80012da:	17db      	asrs	r3, r3, #31
 80012dc:	1a9b      	subs	r3, r3, r2
 80012de:	33ff      	adds	r3, #255	@ 0xff
 80012e0:	793a      	ldrb	r2, [r7, #4]
 80012e2:	fb02 f303 	mul.w	r3, r2, r3
 80012e6:	4a36      	ldr	r2, [pc, #216]	@ (80013c0 <hsv_to_rgb+0x188>)
 80012e8:	fb82 1203 	smull	r1, r2, r2, r3
 80012ec:	441a      	add	r2, r3
 80012ee:	11d2      	asrs	r2, r2, #7
 80012f0:	17db      	asrs	r3, r3, #31
 80012f2:	1ad3      	subs	r3, r2, r3
 80012f4:	733b      	strb	r3, [r7, #12]

    switch ((h / 60) % 6) {
 80012f6:	88fb      	ldrh	r3, [r7, #6]
 80012f8:	4a30      	ldr	r2, [pc, #192]	@ (80013bc <hsv_to_rgb+0x184>)
 80012fa:	fba2 2303 	umull	r2, r3, r2, r3
 80012fe:	095b      	lsrs	r3, r3, #5
 8001300:	b29a      	uxth	r2, r3
 8001302:	4b30      	ldr	r3, [pc, #192]	@ (80013c4 <hsv_to_rgb+0x18c>)
 8001304:	fba3 1302 	umull	r1, r3, r3, r2
 8001308:	0899      	lsrs	r1, r3, #2
 800130a:	460b      	mov	r3, r1
 800130c:	005b      	lsls	r3, r3, #1
 800130e:	440b      	add	r3, r1
 8001310:	005b      	lsls	r3, r3, #1
 8001312:	1ad3      	subs	r3, r2, r3
 8001314:	b29b      	uxth	r3, r3
 8001316:	2b05      	cmp	r3, #5
 8001318:	d84a      	bhi.n	80013b0 <hsv_to_rgb+0x178>
 800131a:	a201      	add	r2, pc, #4	@ (adr r2, 8001320 <hsv_to_rgb+0xe8>)
 800131c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001320:	08001339 	.word	0x08001339
 8001324:	0800134d 	.word	0x0800134d
 8001328:	08001361 	.word	0x08001361
 800132c:	08001375 	.word	0x08001375
 8001330:	08001389 	.word	0x08001389
 8001334:	0800139d 	.word	0x0800139d
        case 0: *r = v; *g = t; *b = p; break;
 8001338:	683b      	ldr	r3, [r7, #0]
 800133a:	793a      	ldrb	r2, [r7, #4]
 800133c:	701a      	strb	r2, [r3, #0]
 800133e:	69bb      	ldr	r3, [r7, #24]
 8001340:	7b3a      	ldrb	r2, [r7, #12]
 8001342:	701a      	strb	r2, [r3, #0]
 8001344:	69fb      	ldr	r3, [r7, #28]
 8001346:	7bba      	ldrb	r2, [r7, #14]
 8001348:	701a      	strb	r2, [r3, #0]
 800134a:	e031      	b.n	80013b0 <hsv_to_rgb+0x178>
        case 1: *r = q; *g = v; *b = p; break;
 800134c:	683b      	ldr	r3, [r7, #0]
 800134e:	7b7a      	ldrb	r2, [r7, #13]
 8001350:	701a      	strb	r2, [r3, #0]
 8001352:	69bb      	ldr	r3, [r7, #24]
 8001354:	793a      	ldrb	r2, [r7, #4]
 8001356:	701a      	strb	r2, [r3, #0]
 8001358:	69fb      	ldr	r3, [r7, #28]
 800135a:	7bba      	ldrb	r2, [r7, #14]
 800135c:	701a      	strb	r2, [r3, #0]
 800135e:	e027      	b.n	80013b0 <hsv_to_rgb+0x178>
        case 2: *r = p; *g = v; *b = t; break;
 8001360:	683b      	ldr	r3, [r7, #0]
 8001362:	7bba      	ldrb	r2, [r7, #14]
 8001364:	701a      	strb	r2, [r3, #0]
 8001366:	69bb      	ldr	r3, [r7, #24]
 8001368:	793a      	ldrb	r2, [r7, #4]
 800136a:	701a      	strb	r2, [r3, #0]
 800136c:	69fb      	ldr	r3, [r7, #28]
 800136e:	7b3a      	ldrb	r2, [r7, #12]
 8001370:	701a      	strb	r2, [r3, #0]
 8001372:	e01d      	b.n	80013b0 <hsv_to_rgb+0x178>
        case 3: *r = p; *g = q; *b = v; break;
 8001374:	683b      	ldr	r3, [r7, #0]
 8001376:	7bba      	ldrb	r2, [r7, #14]
 8001378:	701a      	strb	r2, [r3, #0]
 800137a:	69bb      	ldr	r3, [r7, #24]
 800137c:	7b7a      	ldrb	r2, [r7, #13]
 800137e:	701a      	strb	r2, [r3, #0]
 8001380:	69fb      	ldr	r3, [r7, #28]
 8001382:	793a      	ldrb	r2, [r7, #4]
 8001384:	701a      	strb	r2, [r3, #0]
 8001386:	e013      	b.n	80013b0 <hsv_to_rgb+0x178>
        case 4: *r = t; *g = p; *b = v; break;
 8001388:	683b      	ldr	r3, [r7, #0]
 800138a:	7b3a      	ldrb	r2, [r7, #12]
 800138c:	701a      	strb	r2, [r3, #0]
 800138e:	69bb      	ldr	r3, [r7, #24]
 8001390:	7bba      	ldrb	r2, [r7, #14]
 8001392:	701a      	strb	r2, [r3, #0]
 8001394:	69fb      	ldr	r3, [r7, #28]
 8001396:	793a      	ldrb	r2, [r7, #4]
 8001398:	701a      	strb	r2, [r3, #0]
 800139a:	e009      	b.n	80013b0 <hsv_to_rgb+0x178>
        case 5: *r = v; *g = p; *b = q; break;
 800139c:	683b      	ldr	r3, [r7, #0]
 800139e:	793a      	ldrb	r2, [r7, #4]
 80013a0:	701a      	strb	r2, [r3, #0]
 80013a2:	69bb      	ldr	r3, [r7, #24]
 80013a4:	7bba      	ldrb	r2, [r7, #14]
 80013a6:	701a      	strb	r2, [r3, #0]
 80013a8:	69fb      	ldr	r3, [r7, #28]
 80013aa:	7b7a      	ldrb	r2, [r7, #13]
 80013ac:	701a      	strb	r2, [r3, #0]
 80013ae:	bf00      	nop
    }
}
 80013b0:	bf00      	nop
 80013b2:	3714      	adds	r7, #20
 80013b4:	46bd      	mov	sp, r7
 80013b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ba:	4770      	bx	lr
 80013bc:	88888889 	.word	0x88888889
 80013c0:	80808081 	.word	0x80808081
 80013c4:	aaaaaaab 	.word	0xaaaaaaab

080013c8 <effect_startup_breathing>:

// --- HIỆU ỨNG KHỞI ĐỘNG (BLOCKING) ---
void effect_startup_breathing(uint8_t loop_count) {
 80013c8:	b590      	push	{r4, r7, lr}
 80013ca:	b08d      	sub	sp, #52	@ 0x34
 80013cc:	af02      	add	r7, sp, #8
 80013ce:	4603      	mov	r3, r0
 80013d0:	71fb      	strb	r3, [r7, #7]
    uint16_t hue = 0;
 80013d2:	2300      	movs	r3, #0
 80013d4:	84fb      	strh	r3, [r7, #38]	@ 0x26
    uint8_t r, g, b;
    for (int count = 0; count < loop_count; count++) {
 80013d6:	2300      	movs	r3, #0
 80013d8:	623b      	str	r3, [r7, #32]
 80013da:	e069      	b.n	80014b0 <effect_startup_breathing+0xe8>
        // Fade In
        for (int val = 0; val <= 255; val += 5) {
 80013dc:	2300      	movs	r3, #0
 80013de:	61fb      	str	r3, [r7, #28]
 80013e0:	e028      	b.n	8001434 <effect_startup_breathing+0x6c>
            hsv_to_rgb(hue, 255, val, &r, &g, &b);
 80013e2:	69fb      	ldr	r3, [r7, #28]
 80013e4:	b2da      	uxtb	r2, r3
 80013e6:	f107 010f 	add.w	r1, r7, #15
 80013ea:	8cf8      	ldrh	r0, [r7, #38]	@ 0x26
 80013ec:	f107 030d 	add.w	r3, r7, #13
 80013f0:	9301      	str	r3, [sp, #4]
 80013f2:	f107 030e 	add.w	r3, r7, #14
 80013f6:	9300      	str	r3, [sp, #0]
 80013f8:	460b      	mov	r3, r1
 80013fa:	21ff      	movs	r1, #255	@ 0xff
 80013fc:	f7ff ff1c 	bl	8001238 <hsv_to_rgb>
            // Dùng MAX_BRIGHTNESS/2 để không quá chói lúc khởi động
            for (int i = 0; i < NUM_LEDS; i++) spi_set_led(i, r, g, b, MAX_BRIGHTNESS);
 8001400:	2300      	movs	r3, #0
 8001402:	61bb      	str	r3, [r7, #24]
 8001404:	e00b      	b.n	800141e <effect_startup_breathing+0x56>
 8001406:	69bb      	ldr	r3, [r7, #24]
 8001408:	b298      	uxth	r0, r3
 800140a:	7bf9      	ldrb	r1, [r7, #15]
 800140c:	7bba      	ldrb	r2, [r7, #14]
 800140e:	7b7b      	ldrb	r3, [r7, #13]
 8001410:	240f      	movs	r4, #15
 8001412:	9400      	str	r4, [sp, #0]
 8001414:	f7ff fde0 	bl	8000fd8 <spi_set_led>
 8001418:	69bb      	ldr	r3, [r7, #24]
 800141a:	3301      	adds	r3, #1
 800141c:	61bb      	str	r3, [r7, #24]
 800141e:	69bb      	ldr	r3, [r7, #24]
 8001420:	2b1d      	cmp	r3, #29
 8001422:	ddf0      	ble.n	8001406 <effect_startup_breathing+0x3e>
            spi_update();
 8001424:	f7ff fdca 	bl	8000fbc <spi_update>
            HAL_Delay(5);
 8001428:	2005      	movs	r0, #5
 800142a:	f001 fc5f 	bl	8002cec <HAL_Delay>
        for (int val = 0; val <= 255; val += 5) {
 800142e:	69fb      	ldr	r3, [r7, #28]
 8001430:	3305      	adds	r3, #5
 8001432:	61fb      	str	r3, [r7, #28]
 8001434:	69fb      	ldr	r3, [r7, #28]
 8001436:	2bff      	cmp	r3, #255	@ 0xff
 8001438:	ddd3      	ble.n	80013e2 <effect_startup_breathing+0x1a>
        }
        // Fade Out
        for (int val = 255; val >= 0; val -= 5) {
 800143a:	23ff      	movs	r3, #255	@ 0xff
 800143c:	617b      	str	r3, [r7, #20]
 800143e:	e028      	b.n	8001492 <effect_startup_breathing+0xca>
            hsv_to_rgb(hue, 255, val, &r, &g, &b);
 8001440:	697b      	ldr	r3, [r7, #20]
 8001442:	b2da      	uxtb	r2, r3
 8001444:	f107 010f 	add.w	r1, r7, #15
 8001448:	8cf8      	ldrh	r0, [r7, #38]	@ 0x26
 800144a:	f107 030d 	add.w	r3, r7, #13
 800144e:	9301      	str	r3, [sp, #4]
 8001450:	f107 030e 	add.w	r3, r7, #14
 8001454:	9300      	str	r3, [sp, #0]
 8001456:	460b      	mov	r3, r1
 8001458:	21ff      	movs	r1, #255	@ 0xff
 800145a:	f7ff feed 	bl	8001238 <hsv_to_rgb>
            for (int i = 0; i < NUM_LEDS; i++) set_pixel_color(i, r, g, b, MAX_BRIGHTNESS);
 800145e:	2300      	movs	r3, #0
 8001460:	613b      	str	r3, [r7, #16]
 8001462:	e00b      	b.n	800147c <effect_startup_breathing+0xb4>
 8001464:	693b      	ldr	r3, [r7, #16]
 8001466:	b298      	uxth	r0, r3
 8001468:	7bf9      	ldrb	r1, [r7, #15]
 800146a:	7bba      	ldrb	r2, [r7, #14]
 800146c:	7b7b      	ldrb	r3, [r7, #13]
 800146e:	240f      	movs	r4, #15
 8001470:	9400      	str	r4, [sp, #0]
 8001472:	f7ff febb 	bl	80011ec <set_pixel_color>
 8001476:	693b      	ldr	r3, [r7, #16]
 8001478:	3301      	adds	r3, #1
 800147a:	613b      	str	r3, [r7, #16]
 800147c:	693b      	ldr	r3, [r7, #16]
 800147e:	2b1d      	cmp	r3, #29
 8001480:	ddf0      	ble.n	8001464 <effect_startup_breathing+0x9c>
            update_all_strips(); // Gửi cả SPI và UART
 8001482:	f7ff fea1 	bl	80011c8 <update_all_strips>
            HAL_Delay(5);
 8001486:	2005      	movs	r0, #5
 8001488:	f001 fc30 	bl	8002cec <HAL_Delay>
        for (int val = 255; val >= 0; val -= 5) {
 800148c:	697b      	ldr	r3, [r7, #20]
 800148e:	3b05      	subs	r3, #5
 8001490:	617b      	str	r3, [r7, #20]
 8001492:	697b      	ldr	r3, [r7, #20]
 8001494:	2b00      	cmp	r3, #0
 8001496:	dad3      	bge.n	8001440 <effect_startup_breathing+0x78>
        }
        hue += 60;
 8001498:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800149a:	333c      	adds	r3, #60	@ 0x3c
 800149c:	84fb      	strh	r3, [r7, #38]	@ 0x26
        if (hue >= 360) hue = 0;
 800149e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80014a0:	f5b3 7fb4 	cmp.w	r3, #360	@ 0x168
 80014a4:	d301      	bcc.n	80014aa <effect_startup_breathing+0xe2>
 80014a6:	2300      	movs	r3, #0
 80014a8:	84fb      	strh	r3, [r7, #38]	@ 0x26
    for (int count = 0; count < loop_count; count++) {
 80014aa:	6a3b      	ldr	r3, [r7, #32]
 80014ac:	3301      	adds	r3, #1
 80014ae:	623b      	str	r3, [r7, #32]
 80014b0:	79fb      	ldrb	r3, [r7, #7]
 80014b2:	6a3a      	ldr	r2, [r7, #32]
 80014b4:	429a      	cmp	r2, r3
 80014b6:	db91      	blt.n	80013dc <effect_startup_breathing+0x14>
    }
}
 80014b8:	bf00      	nop
 80014ba:	bf00      	nop
 80014bc:	372c      	adds	r7, #44	@ 0x2c
 80014be:	46bd      	mov	sp, r7
 80014c0:	bd90      	pop	{r4, r7, pc}
	...

080014c4 <effect_vu_meter_smart>:

// --- 1. VU METER SMART ---
void effect_vu_meter_smart(float vol, float hz) {
 80014c4:	b590      	push	{r4, r7, lr}
 80014c6:	b08b      	sub	sp, #44	@ 0x2c
 80014c8:	af02      	add	r7, sp, #8
 80014ca:	ed87 0a01 	vstr	s0, [r7, #4]
 80014ce:	edc7 0a00 	vstr	s1, [r7]
    static uint32_t last_tick = 0;
    if (HAL_GetTick() - last_tick < 10) return;
 80014d2:	f001 fbff 	bl	8002cd4 <HAL_GetTick>
 80014d6:	4602      	mov	r2, r0
 80014d8:	4b46      	ldr	r3, [pc, #280]	@ (80015f4 <effect_vu_meter_smart+0x130>)
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	1ad3      	subs	r3, r2, r3
 80014de:	2b09      	cmp	r3, #9
 80014e0:	f240 8084 	bls.w	80015ec <effect_vu_meter_smart+0x128>
    last_tick = HAL_GetTick();
 80014e4:	f001 fbf6 	bl	8002cd4 <HAL_GetTick>
 80014e8:	4603      	mov	r3, r0
 80014ea:	4a42      	ldr	r2, [pc, #264]	@ (80015f4 <effect_vu_meter_smart+0x130>)
 80014ec:	6013      	str	r3, [r2, #0]

    int num_lit = (int)((vol / TARGET_MAX_VAL) * NUM_LEDS);
 80014ee:	ed97 7a01 	vldr	s14, [r7, #4]
 80014f2:	eddf 6a41 	vldr	s13, [pc, #260]	@ 80015f8 <effect_vu_meter_smart+0x134>
 80014f6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80014fa:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 80014fe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001502:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001506:	ee17 3a90 	vmov	r3, s15
 800150a:	61fb      	str	r3, [r7, #28]
    if (num_lit > NUM_LEDS) num_lit = NUM_LEDS;
 800150c:	69fb      	ldr	r3, [r7, #28]
 800150e:	2b1e      	cmp	r3, #30
 8001510:	dd01      	ble.n	8001516 <effect_vu_meter_smart+0x52>
 8001512:	231e      	movs	r3, #30
 8001514:	61fb      	str	r3, [r7, #28]

    uint16_t base_hue = 0;
 8001516:	2300      	movs	r3, #0
 8001518:	837b      	strh	r3, [r7, #26]
    if (hz < 500.0f) base_hue = 0;        // Bass: Đỏ
 800151a:	edd7 7a00 	vldr	s15, [r7]
 800151e:	ed9f 7a37 	vldr	s14, [pc, #220]	@ 80015fc <effect_vu_meter_smart+0x138>
 8001522:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001526:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800152a:	d502      	bpl.n	8001532 <effect_vu_meter_smart+0x6e>
 800152c:	2300      	movs	r3, #0
 800152e:	837b      	strh	r3, [r7, #26]
 8001530:	e019      	b.n	8001566 <effect_vu_meter_smart+0xa2>
    else if (hz < 2000.0f) base_hue = 30; // Mid: Cam
 8001532:	edd7 7a00 	vldr	s15, [r7]
 8001536:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8001600 <effect_vu_meter_smart+0x13c>
 800153a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800153e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001542:	d502      	bpl.n	800154a <effect_vu_meter_smart+0x86>
 8001544:	231e      	movs	r3, #30
 8001546:	837b      	strh	r3, [r7, #26]
 8001548:	e00d      	b.n	8001566 <effect_vu_meter_smart+0xa2>
    else if (hz < 5000.0f) base_hue = 120;// High: Xanh lá
 800154a:	edd7 7a00 	vldr	s15, [r7]
 800154e:	ed9f 7a2d 	vldr	s14, [pc, #180]	@ 8001604 <effect_vu_meter_smart+0x140>
 8001552:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001556:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800155a:	d502      	bpl.n	8001562 <effect_vu_meter_smart+0x9e>
 800155c:	2378      	movs	r3, #120	@ 0x78
 800155e:	837b      	strh	r3, [r7, #26]
 8001560:	e001      	b.n	8001566 <effect_vu_meter_smart+0xa2>
    else base_hue = 200;                  // Treble: Xanh dương
 8001562:	23c8      	movs	r3, #200	@ 0xc8
 8001564:	837b      	strh	r3, [r7, #26]

    uint8_t r, g, b;
    for (int i = 0; i < NUM_LEDS; i++) {
 8001566:	2300      	movs	r3, #0
 8001568:	617b      	str	r3, [r7, #20]
 800156a:	e039      	b.n	80015e0 <effect_vu_meter_smart+0x11c>
        if (i < num_lit) {
 800156c:	697a      	ldr	r2, [r7, #20]
 800156e:	69fb      	ldr	r3, [r7, #28]
 8001570:	429a      	cmp	r2, r3
 8001572:	da29      	bge.n	80015c8 <effect_vu_meter_smart+0x104>
            uint16_t pixel_hue = (base_hue + (i * 2)) % 360;
 8001574:	8b7a      	ldrh	r2, [r7, #26]
 8001576:	697b      	ldr	r3, [r7, #20]
 8001578:	005b      	lsls	r3, r3, #1
 800157a:	4413      	add	r3, r2
 800157c:	4a22      	ldr	r2, [pc, #136]	@ (8001608 <effect_vu_meter_smart+0x144>)
 800157e:	fb82 1203 	smull	r1, r2, r2, r3
 8001582:	441a      	add	r2, r3
 8001584:	1211      	asrs	r1, r2, #8
 8001586:	17da      	asrs	r2, r3, #31
 8001588:	1a8a      	subs	r2, r1, r2
 800158a:	f44f 71b4 	mov.w	r1, #360	@ 0x168
 800158e:	fb01 f202 	mul.w	r2, r1, r2
 8001592:	1a9a      	subs	r2, r3, r2
 8001594:	4613      	mov	r3, r2
 8001596:	827b      	strh	r3, [r7, #18]
            hsv_to_rgb(pixel_hue, 255, 255, &r, &g, &b);
 8001598:	f107 0211 	add.w	r2, r7, #17
 800159c:	8a78      	ldrh	r0, [r7, #18]
 800159e:	f107 030f 	add.w	r3, r7, #15
 80015a2:	9301      	str	r3, [sp, #4]
 80015a4:	f107 0310 	add.w	r3, r7, #16
 80015a8:	9300      	str	r3, [sp, #0]
 80015aa:	4613      	mov	r3, r2
 80015ac:	22ff      	movs	r2, #255	@ 0xff
 80015ae:	21ff      	movs	r1, #255	@ 0xff
 80015b0:	f7ff fe42 	bl	8001238 <hsv_to_rgb>
            spi_set_led(i, r, g, b, MAX_BRIGHTNESS);
 80015b4:	697b      	ldr	r3, [r7, #20]
 80015b6:	b298      	uxth	r0, r3
 80015b8:	7c79      	ldrb	r1, [r7, #17]
 80015ba:	7c3a      	ldrb	r2, [r7, #16]
 80015bc:	7bfb      	ldrb	r3, [r7, #15]
 80015be:	240f      	movs	r4, #15
 80015c0:	9400      	str	r4, [sp, #0]
 80015c2:	f7ff fd09 	bl	8000fd8 <spi_set_led>
 80015c6:	e008      	b.n	80015da <effect_vu_meter_smart+0x116>
        } else {
            spi_set_led(i, 0, 0, 0, 0);
 80015c8:	697b      	ldr	r3, [r7, #20]
 80015ca:	b298      	uxth	r0, r3
 80015cc:	2300      	movs	r3, #0
 80015ce:	9300      	str	r3, [sp, #0]
 80015d0:	2300      	movs	r3, #0
 80015d2:	2200      	movs	r2, #0
 80015d4:	2100      	movs	r1, #0
 80015d6:	f7ff fcff 	bl	8000fd8 <spi_set_led>
    for (int i = 0; i < NUM_LEDS; i++) {
 80015da:	697b      	ldr	r3, [r7, #20]
 80015dc:	3301      	adds	r3, #1
 80015de:	617b      	str	r3, [r7, #20]
 80015e0:	697b      	ldr	r3, [r7, #20]
 80015e2:	2b1d      	cmp	r3, #29
 80015e4:	ddc2      	ble.n	800156c <effect_vu_meter_smart+0xa8>
        }
    }
    spi_update();
 80015e6:	f7ff fce9 	bl	8000fbc <spi_update>
 80015ea:	e000      	b.n	80015ee <effect_vu_meter_smart+0x12a>
    if (HAL_GetTick() - last_tick < 10) return;
 80015ec:	bf00      	nop
}
 80015ee:	3724      	adds	r7, #36	@ 0x24
 80015f0:	46bd      	mov	sp, r7
 80015f2:	bd90      	pop	{r4, r7, pc}
 80015f4:	20001ce4 	.word	0x20001ce4
 80015f8:	461c4000 	.word	0x461c4000
 80015fc:	43fa0000 	.word	0x43fa0000
 8001600:	44fa0000 	.word	0x44fa0000
 8001604:	459c4000 	.word	0x459c4000
 8001608:	b60b60b7 	.word	0xb60b60b7

0800160c <effect_freq_color>:

// --- 2. FREQUENCY COLOR ---
void effect_freq_color(float vol, float hz) {
 800160c:	b590      	push	{r4, r7, lr}
 800160e:	b08b      	sub	sp, #44	@ 0x2c
 8001610:	af02      	add	r7, sp, #8
 8001612:	ed87 0a01 	vstr	s0, [r7, #4]
 8001616:	edc7 0a00 	vstr	s1, [r7]
    static uint32_t last_tick = 0;
    if (HAL_GetTick() - last_tick < 15) return;
 800161a:	f001 fb5b 	bl	8002cd4 <HAL_GetTick>
 800161e:	4602      	mov	r2, r0
 8001620:	4b51      	ldr	r3, [pc, #324]	@ (8001768 <effect_freq_color+0x15c>)
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	1ad3      	subs	r3, r2, r3
 8001626:	2b0e      	cmp	r3, #14
 8001628:	f240 8099 	bls.w	800175e <effect_freq_color+0x152>
    last_tick = HAL_GetTick();
 800162c:	f001 fb52 	bl	8002cd4 <HAL_GetTick>
 8001630:	4603      	mov	r3, r0
 8001632:	4a4d      	ldr	r2, [pc, #308]	@ (8001768 <effect_freq_color+0x15c>)
 8001634:	6013      	str	r3, [r2, #0]

    uint8_t r = 0, g = 0, b = 0;
 8001636:	2300      	movs	r3, #0
 8001638:	77fb      	strb	r3, [r7, #31]
 800163a:	2300      	movs	r3, #0
 800163c:	77bb      	strb	r3, [r7, #30]
 800163e:	2300      	movs	r3, #0
 8001640:	777b      	strb	r3, [r7, #29]
    // Ngưỡng lọc nhiễu 100.0f
    if (vol > 100.0f) {
 8001642:	edd7 7a01 	vldr	s15, [r7, #4]
 8001646:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 800176c <effect_freq_color+0x160>
 800164a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800164e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001652:	dd6f      	ble.n	8001734 <effect_freq_color+0x128>
        if (hz < 300.0f)       { r = 255; g = 0;   b = 0; }
 8001654:	edd7 7a00 	vldr	s15, [r7]
 8001658:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 8001770 <effect_freq_color+0x164>
 800165c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001660:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001664:	d506      	bpl.n	8001674 <effect_freq_color+0x68>
 8001666:	23ff      	movs	r3, #255	@ 0xff
 8001668:	77fb      	strb	r3, [r7, #31]
 800166a:	2300      	movs	r3, #0
 800166c:	77bb      	strb	r3, [r7, #30]
 800166e:	2300      	movs	r3, #0
 8001670:	777b      	strb	r3, [r7, #29]
 8001672:	e025      	b.n	80016c0 <effect_freq_color+0xb4>
        else if (hz < 1000.0f) { r = 255; g = 100; b = 0; }
 8001674:	edd7 7a00 	vldr	s15, [r7]
 8001678:	ed9f 7a3e 	vldr	s14, [pc, #248]	@ 8001774 <effect_freq_color+0x168>
 800167c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001680:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001684:	d506      	bpl.n	8001694 <effect_freq_color+0x88>
 8001686:	23ff      	movs	r3, #255	@ 0xff
 8001688:	77fb      	strb	r3, [r7, #31]
 800168a:	2364      	movs	r3, #100	@ 0x64
 800168c:	77bb      	strb	r3, [r7, #30]
 800168e:	2300      	movs	r3, #0
 8001690:	777b      	strb	r3, [r7, #29]
 8001692:	e015      	b.n	80016c0 <effect_freq_color+0xb4>
        else if (hz < 3000.0f) { r = 0;   g = 255; b = 0; }
 8001694:	edd7 7a00 	vldr	s15, [r7]
 8001698:	ed9f 7a37 	vldr	s14, [pc, #220]	@ 8001778 <effect_freq_color+0x16c>
 800169c:	eef4 7ac7 	vcmpe.f32	s15, s14
 80016a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016a4:	d506      	bpl.n	80016b4 <effect_freq_color+0xa8>
 80016a6:	2300      	movs	r3, #0
 80016a8:	77fb      	strb	r3, [r7, #31]
 80016aa:	23ff      	movs	r3, #255	@ 0xff
 80016ac:	77bb      	strb	r3, [r7, #30]
 80016ae:	2300      	movs	r3, #0
 80016b0:	777b      	strb	r3, [r7, #29]
 80016b2:	e005      	b.n	80016c0 <effect_freq_color+0xb4>
        else                   { r = 0;   g = 0;   b = 255; }
 80016b4:	2300      	movs	r3, #0
 80016b6:	77fb      	strb	r3, [r7, #31]
 80016b8:	2300      	movs	r3, #0
 80016ba:	77bb      	strb	r3, [r7, #30]
 80016bc:	23ff      	movs	r3, #255	@ 0xff
 80016be:	777b      	strb	r3, [r7, #29]

        int width = (int)((vol / TARGET_MAX_VAL) * (NUM_LEDS / 2));
 80016c0:	ed97 7a01 	vldr	s14, [r7, #4]
 80016c4:	eddf 6a2d 	vldr	s13, [pc, #180]	@ 800177c <effect_freq_color+0x170>
 80016c8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80016cc:	eeb2 7a0e 	vmov.f32	s14, #46	@ 0x41700000  15.0
 80016d0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80016d4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80016d8:	ee17 3a90 	vmov	r3, s15
 80016dc:	613b      	str	r3, [r7, #16]
        int center = NUM_LEDS / 2;
 80016de:	230f      	movs	r3, #15
 80016e0:	60fb      	str	r3, [r7, #12]

        for (int i = 0; i < NUM_LEDS; i++) {
 80016e2:	2300      	movs	r3, #0
 80016e4:	61bb      	str	r3, [r7, #24]
 80016e6:	e021      	b.n	800172c <effect_freq_color+0x120>
            if (i >= center - width && i <= center + width)
 80016e8:	68fa      	ldr	r2, [r7, #12]
 80016ea:	693b      	ldr	r3, [r7, #16]
 80016ec:	1ad3      	subs	r3, r2, r3
 80016ee:	69ba      	ldr	r2, [r7, #24]
 80016f0:	429a      	cmp	r2, r3
 80016f2:	db0f      	blt.n	8001714 <effect_freq_color+0x108>
 80016f4:	68fa      	ldr	r2, [r7, #12]
 80016f6:	693b      	ldr	r3, [r7, #16]
 80016f8:	4413      	add	r3, r2
 80016fa:	69ba      	ldr	r2, [r7, #24]
 80016fc:	429a      	cmp	r2, r3
 80016fe:	dc09      	bgt.n	8001714 <effect_freq_color+0x108>
                spi_set_led(i, r, g, b, MAX_BRIGHTNESS);
 8001700:	69bb      	ldr	r3, [r7, #24]
 8001702:	b298      	uxth	r0, r3
 8001704:	7f7b      	ldrb	r3, [r7, #29]
 8001706:	7fba      	ldrb	r2, [r7, #30]
 8001708:	7ff9      	ldrb	r1, [r7, #31]
 800170a:	240f      	movs	r4, #15
 800170c:	9400      	str	r4, [sp, #0]
 800170e:	f7ff fc63 	bl	8000fd8 <spi_set_led>
 8001712:	e008      	b.n	8001726 <effect_freq_color+0x11a>
            else
                spi_set_led(i, 0, 0, 0, 0);
 8001714:	69bb      	ldr	r3, [r7, #24]
 8001716:	b298      	uxth	r0, r3
 8001718:	2300      	movs	r3, #0
 800171a:	9300      	str	r3, [sp, #0]
 800171c:	2300      	movs	r3, #0
 800171e:	2200      	movs	r2, #0
 8001720:	2100      	movs	r1, #0
 8001722:	f7ff fc59 	bl	8000fd8 <spi_set_led>
        for (int i = 0; i < NUM_LEDS; i++) {
 8001726:	69bb      	ldr	r3, [r7, #24]
 8001728:	3301      	adds	r3, #1
 800172a:	61bb      	str	r3, [r7, #24]
 800172c:	69bb      	ldr	r3, [r7, #24]
 800172e:	2b1d      	cmp	r3, #29
 8001730:	ddda      	ble.n	80016e8 <effect_freq_color+0xdc>
 8001732:	e011      	b.n	8001758 <effect_freq_color+0x14c>
        }
    } else {
        for(int i=0; i<NUM_LEDS; i++) spi_set_led(i, 0,0,0,0);
 8001734:	2300      	movs	r3, #0
 8001736:	617b      	str	r3, [r7, #20]
 8001738:	e00b      	b.n	8001752 <effect_freq_color+0x146>
 800173a:	697b      	ldr	r3, [r7, #20]
 800173c:	b298      	uxth	r0, r3
 800173e:	2300      	movs	r3, #0
 8001740:	9300      	str	r3, [sp, #0]
 8001742:	2300      	movs	r3, #0
 8001744:	2200      	movs	r2, #0
 8001746:	2100      	movs	r1, #0
 8001748:	f7ff fc46 	bl	8000fd8 <spi_set_led>
 800174c:	697b      	ldr	r3, [r7, #20]
 800174e:	3301      	adds	r3, #1
 8001750:	617b      	str	r3, [r7, #20]
 8001752:	697b      	ldr	r3, [r7, #20]
 8001754:	2b1d      	cmp	r3, #29
 8001756:	ddf0      	ble.n	800173a <effect_freq_color+0x12e>
    }
    spi_update();
 8001758:	f7ff fc30 	bl	8000fbc <spi_update>
 800175c:	e000      	b.n	8001760 <effect_freq_color+0x154>
    if (HAL_GetTick() - last_tick < 15) return;
 800175e:	bf00      	nop
}
 8001760:	3724      	adds	r7, #36	@ 0x24
 8001762:	46bd      	mov	sp, r7
 8001764:	bd90      	pop	{r4, r7, pc}
 8001766:	bf00      	nop
 8001768:	20001ce8 	.word	0x20001ce8
 800176c:	42c80000 	.word	0x42c80000
 8001770:	43960000 	.word	0x43960000
 8001774:	447a0000 	.word	0x447a0000
 8001778:	453b8000 	.word	0x453b8000
 800177c:	461c4000 	.word	0x461c4000

08001780 <effect_rainbow_pulse>:

// --- 3. RAINBOW PULSE ---
void effect_rainbow_pulse(float vol) {
 8001780:	b590      	push	{r4, r7, lr}
 8001782:	b089      	sub	sp, #36	@ 0x24
 8001784:	af02      	add	r7, sp, #8
 8001786:	ed87 0a01 	vstr	s0, [r7, #4]
    static uint32_t last_tick = 0;
    if (HAL_GetTick() - last_tick < 20) return;
 800178a:	f001 faa3 	bl	8002cd4 <HAL_GetTick>
 800178e:	4602      	mov	r2, r0
 8001790:	4b38      	ldr	r3, [pc, #224]	@ (8001874 <effect_rainbow_pulse+0xf4>)
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	1ad3      	subs	r3, r2, r3
 8001796:	2b13      	cmp	r3, #19
 8001798:	d967      	bls.n	800186a <effect_rainbow_pulse+0xea>
    last_tick = HAL_GetTick();
 800179a:	f001 fa9b 	bl	8002cd4 <HAL_GetTick>
 800179e:	4603      	mov	r3, r0
 80017a0:	4a34      	ldr	r2, [pc, #208]	@ (8001874 <effect_rainbow_pulse+0xf4>)
 80017a2:	6013      	str	r3, [r2, #0]

    rainbow_hue += 2;
 80017a4:	4b34      	ldr	r3, [pc, #208]	@ (8001878 <effect_rainbow_pulse+0xf8>)
 80017a6:	881b      	ldrh	r3, [r3, #0]
 80017a8:	3302      	adds	r3, #2
 80017aa:	b29a      	uxth	r2, r3
 80017ac:	4b32      	ldr	r3, [pc, #200]	@ (8001878 <effect_rainbow_pulse+0xf8>)
 80017ae:	801a      	strh	r2, [r3, #0]
    if (rainbow_hue >= 360) rainbow_hue = 0;
 80017b0:	4b31      	ldr	r3, [pc, #196]	@ (8001878 <effect_rainbow_pulse+0xf8>)
 80017b2:	881b      	ldrh	r3, [r3, #0]
 80017b4:	f5b3 7fb4 	cmp.w	r3, #360	@ 0x168
 80017b8:	d302      	bcc.n	80017c0 <effect_rainbow_pulse+0x40>
 80017ba:	4b2f      	ldr	r3, [pc, #188]	@ (8001878 <effect_rainbow_pulse+0xf8>)
 80017bc:	2200      	movs	r2, #0
 80017be:	801a      	strh	r2, [r3, #0]

    // Map volume to dynamic brightness (ít nhất là 1, tối đa là MAX_BRIGHTNESS)
    uint8_t dyn_bright = (uint8_t)((vol / TARGET_MAX_VAL) * MAX_BRIGHTNESS);
 80017c0:	ed97 7a01 	vldr	s14, [r7, #4]
 80017c4:	eddf 6a2d 	vldr	s13, [pc, #180]	@ 800187c <effect_rainbow_pulse+0xfc>
 80017c8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80017cc:	eeb2 7a0e 	vmov.f32	s14, #46	@ 0x41700000  15.0
 80017d0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80017d4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80017d8:	edc7 7a00 	vstr	s15, [r7]
 80017dc:	783b      	ldrb	r3, [r7, #0]
 80017de:	75fb      	strb	r3, [r7, #23]
    if (dyn_bright > MAX_BRIGHTNESS) dyn_bright = MAX_BRIGHTNESS;
 80017e0:	7dfb      	ldrb	r3, [r7, #23]
 80017e2:	2b0f      	cmp	r3, #15
 80017e4:	d901      	bls.n	80017ea <effect_rainbow_pulse+0x6a>
 80017e6:	230f      	movs	r3, #15
 80017e8:	75fb      	strb	r3, [r7, #23]
    if (dyn_bright < 1) dyn_bright = 1;
 80017ea:	7dfb      	ldrb	r3, [r7, #23]
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d101      	bne.n	80017f4 <effect_rainbow_pulse+0x74>
 80017f0:	2301      	movs	r3, #1
 80017f2:	75fb      	strb	r3, [r7, #23]

    uint8_t r, g, b;
    for (int i = 0; i < NUM_LEDS; i++) {
 80017f4:	2300      	movs	r3, #0
 80017f6:	613b      	str	r3, [r7, #16]
 80017f8:	e031      	b.n	800185e <effect_rainbow_pulse+0xde>
        uint16_t pixel_hue = (rainbow_hue + (i * 360 / NUM_LEDS)) % 360;
 80017fa:	4b1f      	ldr	r3, [pc, #124]	@ (8001878 <effect_rainbow_pulse+0xf8>)
 80017fc:	881b      	ldrh	r3, [r3, #0]
 80017fe:	4619      	mov	r1, r3
 8001800:	693a      	ldr	r2, [r7, #16]
 8001802:	4613      	mov	r3, r2
 8001804:	005b      	lsls	r3, r3, #1
 8001806:	4413      	add	r3, r2
 8001808:	009b      	lsls	r3, r3, #2
 800180a:	440b      	add	r3, r1
 800180c:	4a1c      	ldr	r2, [pc, #112]	@ (8001880 <effect_rainbow_pulse+0x100>)
 800180e:	fb82 1203 	smull	r1, r2, r2, r3
 8001812:	441a      	add	r2, r3
 8001814:	1211      	asrs	r1, r2, #8
 8001816:	17da      	asrs	r2, r3, #31
 8001818:	1a8a      	subs	r2, r1, r2
 800181a:	f44f 71b4 	mov.w	r1, #360	@ 0x168
 800181e:	fb01 f202 	mul.w	r2, r1, r2
 8001822:	1a9a      	subs	r2, r3, r2
 8001824:	4613      	mov	r3, r2
 8001826:	81fb      	strh	r3, [r7, #14]
        hsv_to_rgb(pixel_hue, 255, 255, &r, &g, &b);
 8001828:	f107 020d 	add.w	r2, r7, #13
 800182c:	89f8      	ldrh	r0, [r7, #14]
 800182e:	f107 030b 	add.w	r3, r7, #11
 8001832:	9301      	str	r3, [sp, #4]
 8001834:	f107 030c 	add.w	r3, r7, #12
 8001838:	9300      	str	r3, [sp, #0]
 800183a:	4613      	mov	r3, r2
 800183c:	22ff      	movs	r2, #255	@ 0xff
 800183e:	21ff      	movs	r1, #255	@ 0xff
 8001840:	f7ff fcfa 	bl	8001238 <hsv_to_rgb>
        spi_set_led(i, r, g, b, dyn_bright);
 8001844:	693b      	ldr	r3, [r7, #16]
 8001846:	b298      	uxth	r0, r3
 8001848:	7b79      	ldrb	r1, [r7, #13]
 800184a:	7b3a      	ldrb	r2, [r7, #12]
 800184c:	7afc      	ldrb	r4, [r7, #11]
 800184e:	7dfb      	ldrb	r3, [r7, #23]
 8001850:	9300      	str	r3, [sp, #0]
 8001852:	4623      	mov	r3, r4
 8001854:	f7ff fbc0 	bl	8000fd8 <spi_set_led>
    for (int i = 0; i < NUM_LEDS; i++) {
 8001858:	693b      	ldr	r3, [r7, #16]
 800185a:	3301      	adds	r3, #1
 800185c:	613b      	str	r3, [r7, #16]
 800185e:	693b      	ldr	r3, [r7, #16]
 8001860:	2b1d      	cmp	r3, #29
 8001862:	ddca      	ble.n	80017fa <effect_rainbow_pulse+0x7a>
    }
    spi_update();
 8001864:	f7ff fbaa 	bl	8000fbc <spi_update>
 8001868:	e000      	b.n	800186c <effect_rainbow_pulse+0xec>
    if (HAL_GetTick() - last_tick < 20) return;
 800186a:	bf00      	nop
}
 800186c:	371c      	adds	r7, #28
 800186e:	46bd      	mov	sp, r7
 8001870:	bd90      	pop	{r4, r7, pc}
 8001872:	bf00      	nop
 8001874:	20001cec 	.word	0x20001cec
 8001878:	200019b8 	.word	0x200019b8
 800187c:	461c4000 	.word	0x461c4000
 8001880:	b60b60b7 	.word	0xb60b60b7
 8001884:	00000000 	.word	0x00000000

08001888 <effect_music_rain>:

// --- 4. MUSIC RAIN SPARKLE ---
void effect_music_rain(float vol, float hz) {
 8001888:	b590      	push	{r4, r7, lr}
 800188a:	b08d      	sub	sp, #52	@ 0x34
 800188c:	af02      	add	r7, sp, #8
 800188e:	ed87 0a01 	vstr	s0, [r7, #4]
 8001892:	edc7 0a00 	vstr	s1, [r7]
    static uint32_t last_tick = 0;
    if (HAL_GetTick() - last_tick < 15) return;
 8001896:	f001 fa1d 	bl	8002cd4 <HAL_GetTick>
 800189a:	4602      	mov	r2, r0
 800189c:	4b6e      	ldr	r3, [pc, #440]	@ (8001a58 <effect_music_rain+0x1d0>)
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	1ad3      	subs	r3, r2, r3
 80018a2:	2b0e      	cmp	r3, #14
 80018a4:	f240 80cf 	bls.w	8001a46 <effect_music_rain+0x1be>
    last_tick = HAL_GetTick();
 80018a8:	f001 fa14 	bl	8002cd4 <HAL_GetTick>
 80018ac:	4603      	mov	r3, r0
 80018ae:	4a6a      	ldr	r2, [pc, #424]	@ (8001a58 <effect_music_rain+0x1d0>)
 80018b0:	6013      	str	r3, [r2, #0]

    int fade_speed = 10;
 80018b2:	230a      	movs	r3, #10
 80018b4:	613b      	str	r3, [r7, #16]
    for (int i = 0; i < NUM_LEDS; i++) {
 80018b6:	2300      	movs	r3, #0
 80018b8:	627b      	str	r3, [r7, #36]	@ 0x24
 80018ba:	e01d      	b.n	80018f8 <effect_music_rain+0x70>
        if (rain_vals[i] > fade_speed) rain_vals[i] -= fade_speed;
 80018bc:	4a67      	ldr	r2, [pc, #412]	@ (8001a5c <effect_music_rain+0x1d4>)
 80018be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018c0:	4413      	add	r3, r2
 80018c2:	781b      	ldrb	r3, [r3, #0]
 80018c4:	461a      	mov	r2, r3
 80018c6:	693b      	ldr	r3, [r7, #16]
 80018c8:	4293      	cmp	r3, r2
 80018ca:	da0d      	bge.n	80018e8 <effect_music_rain+0x60>
 80018cc:	4a63      	ldr	r2, [pc, #396]	@ (8001a5c <effect_music_rain+0x1d4>)
 80018ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018d0:	4413      	add	r3, r2
 80018d2:	781a      	ldrb	r2, [r3, #0]
 80018d4:	693b      	ldr	r3, [r7, #16]
 80018d6:	b2db      	uxtb	r3, r3
 80018d8:	1ad3      	subs	r3, r2, r3
 80018da:	b2d9      	uxtb	r1, r3
 80018dc:	4a5f      	ldr	r2, [pc, #380]	@ (8001a5c <effect_music_rain+0x1d4>)
 80018de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018e0:	4413      	add	r3, r2
 80018e2:	460a      	mov	r2, r1
 80018e4:	701a      	strb	r2, [r3, #0]
 80018e6:	e004      	b.n	80018f2 <effect_music_rain+0x6a>
        else rain_vals[i] = 0;
 80018e8:	4a5c      	ldr	r2, [pc, #368]	@ (8001a5c <effect_music_rain+0x1d4>)
 80018ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018ec:	4413      	add	r3, r2
 80018ee:	2200      	movs	r2, #0
 80018f0:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < NUM_LEDS; i++) {
 80018f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018f4:	3301      	adds	r3, #1
 80018f6:	627b      	str	r3, [r7, #36]	@ 0x24
 80018f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018fa:	2b1d      	cmp	r3, #29
 80018fc:	ddde      	ble.n	80018bc <effect_music_rain+0x34>
    }

    int drops_to_spawn = 0;
 80018fe:	2300      	movs	r3, #0
 8001900:	623b      	str	r3, [r7, #32]
    if (vol > 100.0f) drops_to_spawn = (int)((vol / TARGET_MAX_VAL) * 5); // Giảm hệ số spawn xuống chút cho đỡ rối
 8001902:	edd7 7a01 	vldr	s15, [r7, #4]
 8001906:	ed9f 7a56 	vldr	s14, [pc, #344]	@ 8001a60 <effect_music_rain+0x1d8>
 800190a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800190e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001912:	dd0e      	ble.n	8001932 <effect_music_rain+0xaa>
 8001914:	ed97 7a01 	vldr	s14, [r7, #4]
 8001918:	eddf 6a52 	vldr	s13, [pc, #328]	@ 8001a64 <effect_music_rain+0x1dc>
 800191c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001920:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8001924:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001928:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800192c:	ee17 3a90 	vmov	r3, s15
 8001930:	623b      	str	r3, [r7, #32]
    if (drops_to_spawn > NUM_LEDS / 4) drops_to_spawn = NUM_LEDS / 4;
 8001932:	6a3b      	ldr	r3, [r7, #32]
 8001934:	2b07      	cmp	r3, #7
 8001936:	dd01      	ble.n	800193c <effect_music_rain+0xb4>
 8001938:	2307      	movs	r3, #7
 800193a:	623b      	str	r3, [r7, #32]

    uint16_t current_hue = 0;
 800193c:	2300      	movs	r3, #0
 800193e:	83fb      	strh	r3, [r7, #30]
    if (hz > 0) current_hue = (uint16_t)((hz / 4000.0) * 300);
 8001940:	edd7 7a00 	vldr	s15, [r7]
 8001944:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001948:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800194c:	dd18      	ble.n	8001980 <effect_music_rain+0xf8>
 800194e:	6838      	ldr	r0, [r7, #0]
 8001950:	f7fe fdf2 	bl	8000538 <__aeabi_f2d>
 8001954:	f04f 0200 	mov.w	r2, #0
 8001958:	4b43      	ldr	r3, [pc, #268]	@ (8001a68 <effect_music_rain+0x1e0>)
 800195a:	f7fe ff6f 	bl	800083c <__aeabi_ddiv>
 800195e:	4602      	mov	r2, r0
 8001960:	460b      	mov	r3, r1
 8001962:	4610      	mov	r0, r2
 8001964:	4619      	mov	r1, r3
 8001966:	a33a      	add	r3, pc, #232	@ (adr r3, 8001a50 <effect_music_rain+0x1c8>)
 8001968:	e9d3 2300 	ldrd	r2, r3, [r3]
 800196c:	f7fe fe3c 	bl	80005e8 <__aeabi_dmul>
 8001970:	4602      	mov	r2, r0
 8001972:	460b      	mov	r3, r1
 8001974:	4610      	mov	r0, r2
 8001976:	4619      	mov	r1, r3
 8001978:	f7ff f848 	bl	8000a0c <__aeabi_d2uiz>
 800197c:	4603      	mov	r3, r0
 800197e:	83fb      	strh	r3, [r7, #30]

    for (int k = 0; k < drops_to_spawn; k++) {
 8001980:	2300      	movs	r3, #0
 8001982:	61bb      	str	r3, [r7, #24]
 8001984:	e022      	b.n	80019cc <effect_music_rain+0x144>
        int pos = rand() % NUM_LEDS;
 8001986:	f006 f935 	bl	8007bf4 <rand>
 800198a:	4602      	mov	r2, r0
 800198c:	4b37      	ldr	r3, [pc, #220]	@ (8001a6c <effect_music_rain+0x1e4>)
 800198e:	fb83 1302 	smull	r1, r3, r3, r2
 8001992:	4413      	add	r3, r2
 8001994:	1119      	asrs	r1, r3, #4
 8001996:	17d3      	asrs	r3, r2, #31
 8001998:	1ac9      	subs	r1, r1, r3
 800199a:	460b      	mov	r3, r1
 800199c:	011b      	lsls	r3, r3, #4
 800199e:	1a5b      	subs	r3, r3, r1
 80019a0:	005b      	lsls	r3, r3, #1
 80019a2:	1ad3      	subs	r3, r2, r3
 80019a4:	60fb      	str	r3, [r7, #12]
        if (rain_vals[pos] < 50) {
 80019a6:	4a2d      	ldr	r2, [pc, #180]	@ (8001a5c <effect_music_rain+0x1d4>)
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	4413      	add	r3, r2
 80019ac:	781b      	ldrb	r3, [r3, #0]
 80019ae:	2b31      	cmp	r3, #49	@ 0x31
 80019b0:	d809      	bhi.n	80019c6 <effect_music_rain+0x13e>
            rain_hues[pos] = current_hue;
 80019b2:	492f      	ldr	r1, [pc, #188]	@ (8001a70 <effect_music_rain+0x1e8>)
 80019b4:	68fb      	ldr	r3, [r7, #12]
 80019b6:	8bfa      	ldrh	r2, [r7, #30]
 80019b8:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
            rain_vals[pos] = 255;
 80019bc:	4a27      	ldr	r2, [pc, #156]	@ (8001a5c <effect_music_rain+0x1d4>)
 80019be:	68fb      	ldr	r3, [r7, #12]
 80019c0:	4413      	add	r3, r2
 80019c2:	22ff      	movs	r2, #255	@ 0xff
 80019c4:	701a      	strb	r2, [r3, #0]
    for (int k = 0; k < drops_to_spawn; k++) {
 80019c6:	69bb      	ldr	r3, [r7, #24]
 80019c8:	3301      	adds	r3, #1
 80019ca:	61bb      	str	r3, [r7, #24]
 80019cc:	69ba      	ldr	r2, [r7, #24]
 80019ce:	6a3b      	ldr	r3, [r7, #32]
 80019d0:	429a      	cmp	r2, r3
 80019d2:	dbd8      	blt.n	8001986 <effect_music_rain+0xfe>
        }
    }

    for (int i = 0; i < NUM_LEDS; i++) {
 80019d4:	2300      	movs	r3, #0
 80019d6:	617b      	str	r3, [r7, #20]
 80019d8:	e02f      	b.n	8001a3a <effect_music_rain+0x1b2>
        if (rain_vals[i] > 0) {
 80019da:	4a20      	ldr	r2, [pc, #128]	@ (8001a5c <effect_music_rain+0x1d4>)
 80019dc:	697b      	ldr	r3, [r7, #20]
 80019de:	4413      	add	r3, r2
 80019e0:	781b      	ldrb	r3, [r3, #0]
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d01d      	beq.n	8001a22 <effect_music_rain+0x19a>
            uint8_t r, g, b;
            hsv_to_rgb(rain_hues[i], 255, rain_vals[i], &r, &g, &b);
 80019e6:	4a22      	ldr	r2, [pc, #136]	@ (8001a70 <effect_music_rain+0x1e8>)
 80019e8:	697b      	ldr	r3, [r7, #20]
 80019ea:	f832 0013 	ldrh.w	r0, [r2, r3, lsl #1]
 80019ee:	4a1b      	ldr	r2, [pc, #108]	@ (8001a5c <effect_music_rain+0x1d4>)
 80019f0:	697b      	ldr	r3, [r7, #20]
 80019f2:	4413      	add	r3, r2
 80019f4:	781a      	ldrb	r2, [r3, #0]
 80019f6:	f107 010b 	add.w	r1, r7, #11
 80019fa:	f107 0309 	add.w	r3, r7, #9
 80019fe:	9301      	str	r3, [sp, #4]
 8001a00:	f107 030a 	add.w	r3, r7, #10
 8001a04:	9300      	str	r3, [sp, #0]
 8001a06:	460b      	mov	r3, r1
 8001a08:	21ff      	movs	r1, #255	@ 0xff
 8001a0a:	f7ff fc15 	bl	8001238 <hsv_to_rgb>
            spi_set_led(i, r, g, b, MAX_BRIGHTNESS);
 8001a0e:	697b      	ldr	r3, [r7, #20]
 8001a10:	b298      	uxth	r0, r3
 8001a12:	7af9      	ldrb	r1, [r7, #11]
 8001a14:	7aba      	ldrb	r2, [r7, #10]
 8001a16:	7a7b      	ldrb	r3, [r7, #9]
 8001a18:	240f      	movs	r4, #15
 8001a1a:	9400      	str	r4, [sp, #0]
 8001a1c:	f7ff fadc 	bl	8000fd8 <spi_set_led>
 8001a20:	e008      	b.n	8001a34 <effect_music_rain+0x1ac>
        } else {
            spi_set_led(i, 0, 0, 0, 0);
 8001a22:	697b      	ldr	r3, [r7, #20]
 8001a24:	b298      	uxth	r0, r3
 8001a26:	2300      	movs	r3, #0
 8001a28:	9300      	str	r3, [sp, #0]
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	2100      	movs	r1, #0
 8001a30:	f7ff fad2 	bl	8000fd8 <spi_set_led>
    for (int i = 0; i < NUM_LEDS; i++) {
 8001a34:	697b      	ldr	r3, [r7, #20]
 8001a36:	3301      	adds	r3, #1
 8001a38:	617b      	str	r3, [r7, #20]
 8001a3a:	697b      	ldr	r3, [r7, #20]
 8001a3c:	2b1d      	cmp	r3, #29
 8001a3e:	ddcc      	ble.n	80019da <effect_music_rain+0x152>
        }
    }
    spi_update();
 8001a40:	f7ff fabc 	bl	8000fbc <spi_update>
 8001a44:	e000      	b.n	8001a48 <effect_music_rain+0x1c0>
    if (HAL_GetTick() - last_tick < 15) return;
 8001a46:	bf00      	nop
}
 8001a48:	372c      	adds	r7, #44	@ 0x2c
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	bd90      	pop	{r4, r7, pc}
 8001a4e:	bf00      	nop
 8001a50:	00000000 	.word	0x00000000
 8001a54:	4072c000 	.word	0x4072c000
 8001a58:	20001cf0 	.word	0x20001cf0
 8001a5c:	200019f8 	.word	0x200019f8
 8001a60:	42c80000 	.word	0x42c80000
 8001a64:	461c4000 	.word	0x461c4000
 8001a68:	40af4000 	.word	0x40af4000
 8001a6c:	88888889 	.word	0x88888889
 8001a70:	200019bc 	.word	0x200019bc
 8001a74:	00000000 	.word	0x00000000

08001a78 <effect_falling_rain>:

// --- 5. FALLING RAIN MATRIX ---
void effect_falling_rain(float vol, float hz, int speed_ms) {
 8001a78:	b590      	push	{r4, r7, lr}
 8001a7a:	b08b      	sub	sp, #44	@ 0x2c
 8001a7c:	af02      	add	r7, sp, #8
 8001a7e:	ed87 0a03 	vstr	s0, [r7, #12]
 8001a82:	edc7 0a02 	vstr	s1, [r7, #8]
 8001a86:	6078      	str	r0, [r7, #4]
    static uint32_t last_tick = 0;
    if (HAL_GetTick() - last_tick < speed_ms) return;
 8001a88:	f001 f924 	bl	8002cd4 <HAL_GetTick>
 8001a8c:	4602      	mov	r2, r0
 8001a8e:	4b6c      	ldr	r3, [pc, #432]	@ (8001c40 <effect_falling_rain+0x1c8>)
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	1ad2      	subs	r2, r2, r3
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	429a      	cmp	r2, r3
 8001a98:	f0c0 80c3 	bcc.w	8001c22 <effect_falling_rain+0x1aa>
    last_tick = HAL_GetTick();
 8001a9c:	f001 f91a 	bl	8002cd4 <HAL_GetTick>
 8001aa0:	4603      	mov	r3, r0
 8001aa2:	4a67      	ldr	r2, [pc, #412]	@ (8001c40 <effect_falling_rain+0x1c8>)
 8001aa4:	6013      	str	r3, [r2, #0]

    for (int i = NUM_LEDS - 1; i > 0; i--) {
 8001aa6:	231d      	movs	r3, #29
 8001aa8:	61fb      	str	r3, [r7, #28]
 8001aaa:	e04d      	b.n	8001b48 <effect_falling_rain+0xd0>
        buffer_r[i] = (uint8_t)(buffer_r[i-1] * 0.8); // Làm mờ nhanh hơn chút (0.8)
 8001aac:	69fb      	ldr	r3, [r7, #28]
 8001aae:	3b01      	subs	r3, #1
 8001ab0:	4a64      	ldr	r2, [pc, #400]	@ (8001c44 <effect_falling_rain+0x1cc>)
 8001ab2:	5cd3      	ldrb	r3, [r2, r3]
 8001ab4:	4618      	mov	r0, r3
 8001ab6:	f7fe fd2d 	bl	8000514 <__aeabi_i2d>
 8001aba:	a35d      	add	r3, pc, #372	@ (adr r3, 8001c30 <effect_falling_rain+0x1b8>)
 8001abc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ac0:	f7fe fd92 	bl	80005e8 <__aeabi_dmul>
 8001ac4:	4602      	mov	r2, r0
 8001ac6:	460b      	mov	r3, r1
 8001ac8:	4610      	mov	r0, r2
 8001aca:	4619      	mov	r1, r3
 8001acc:	f7fe ff9e 	bl	8000a0c <__aeabi_d2uiz>
 8001ad0:	4603      	mov	r3, r0
 8001ad2:	b2d9      	uxtb	r1, r3
 8001ad4:	4a5b      	ldr	r2, [pc, #364]	@ (8001c44 <effect_falling_rain+0x1cc>)
 8001ad6:	69fb      	ldr	r3, [r7, #28]
 8001ad8:	4413      	add	r3, r2
 8001ada:	460a      	mov	r2, r1
 8001adc:	701a      	strb	r2, [r3, #0]
        buffer_g[i] = (uint8_t)(buffer_g[i-1] * 0.8);
 8001ade:	69fb      	ldr	r3, [r7, #28]
 8001ae0:	3b01      	subs	r3, #1
 8001ae2:	4a59      	ldr	r2, [pc, #356]	@ (8001c48 <effect_falling_rain+0x1d0>)
 8001ae4:	5cd3      	ldrb	r3, [r2, r3]
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	f7fe fd14 	bl	8000514 <__aeabi_i2d>
 8001aec:	a350      	add	r3, pc, #320	@ (adr r3, 8001c30 <effect_falling_rain+0x1b8>)
 8001aee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001af2:	f7fe fd79 	bl	80005e8 <__aeabi_dmul>
 8001af6:	4602      	mov	r2, r0
 8001af8:	460b      	mov	r3, r1
 8001afa:	4610      	mov	r0, r2
 8001afc:	4619      	mov	r1, r3
 8001afe:	f7fe ff85 	bl	8000a0c <__aeabi_d2uiz>
 8001b02:	4603      	mov	r3, r0
 8001b04:	b2d9      	uxtb	r1, r3
 8001b06:	4a50      	ldr	r2, [pc, #320]	@ (8001c48 <effect_falling_rain+0x1d0>)
 8001b08:	69fb      	ldr	r3, [r7, #28]
 8001b0a:	4413      	add	r3, r2
 8001b0c:	460a      	mov	r2, r1
 8001b0e:	701a      	strb	r2, [r3, #0]
        buffer_b[i] = (uint8_t)(buffer_b[i-1] * 0.8);
 8001b10:	69fb      	ldr	r3, [r7, #28]
 8001b12:	3b01      	subs	r3, #1
 8001b14:	4a4d      	ldr	r2, [pc, #308]	@ (8001c4c <effect_falling_rain+0x1d4>)
 8001b16:	5cd3      	ldrb	r3, [r2, r3]
 8001b18:	4618      	mov	r0, r3
 8001b1a:	f7fe fcfb 	bl	8000514 <__aeabi_i2d>
 8001b1e:	a344      	add	r3, pc, #272	@ (adr r3, 8001c30 <effect_falling_rain+0x1b8>)
 8001b20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b24:	f7fe fd60 	bl	80005e8 <__aeabi_dmul>
 8001b28:	4602      	mov	r2, r0
 8001b2a:	460b      	mov	r3, r1
 8001b2c:	4610      	mov	r0, r2
 8001b2e:	4619      	mov	r1, r3
 8001b30:	f7fe ff6c 	bl	8000a0c <__aeabi_d2uiz>
 8001b34:	4603      	mov	r3, r0
 8001b36:	b2d9      	uxtb	r1, r3
 8001b38:	4a44      	ldr	r2, [pc, #272]	@ (8001c4c <effect_falling_rain+0x1d4>)
 8001b3a:	69fb      	ldr	r3, [r7, #28]
 8001b3c:	4413      	add	r3, r2
 8001b3e:	460a      	mov	r2, r1
 8001b40:	701a      	strb	r2, [r3, #0]
    for (int i = NUM_LEDS - 1; i > 0; i--) {
 8001b42:	69fb      	ldr	r3, [r7, #28]
 8001b44:	3b01      	subs	r3, #1
 8001b46:	61fb      	str	r3, [r7, #28]
 8001b48:	69fb      	ldr	r3, [r7, #28]
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	dcae      	bgt.n	8001aac <effect_falling_rain+0x34>
    }

    if (vol > 150.0f) {
 8001b4e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001b52:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8001c50 <effect_falling_rain+0x1d8>
 8001b56:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001b5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b5e:	dd39      	ble.n	8001bd4 <effect_falling_rain+0x15c>
        uint8_t r, g, b;
        uint16_t hue = 0;
 8001b60:	2300      	movs	r3, #0
 8001b62:	837b      	strh	r3, [r7, #26]
        if(hz > 0) hue = (uint16_t)((hz / 4000.0) * 300);
 8001b64:	edd7 7a02 	vldr	s15, [r7, #8]
 8001b68:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001b6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b70:	dd18      	ble.n	8001ba4 <effect_falling_rain+0x12c>
 8001b72:	68b8      	ldr	r0, [r7, #8]
 8001b74:	f7fe fce0 	bl	8000538 <__aeabi_f2d>
 8001b78:	f04f 0200 	mov.w	r2, #0
 8001b7c:	4b35      	ldr	r3, [pc, #212]	@ (8001c54 <effect_falling_rain+0x1dc>)
 8001b7e:	f7fe fe5d 	bl	800083c <__aeabi_ddiv>
 8001b82:	4602      	mov	r2, r0
 8001b84:	460b      	mov	r3, r1
 8001b86:	4610      	mov	r0, r2
 8001b88:	4619      	mov	r1, r3
 8001b8a:	a32b      	add	r3, pc, #172	@ (adr r3, 8001c38 <effect_falling_rain+0x1c0>)
 8001b8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b90:	f7fe fd2a 	bl	80005e8 <__aeabi_dmul>
 8001b94:	4602      	mov	r2, r0
 8001b96:	460b      	mov	r3, r1
 8001b98:	4610      	mov	r0, r2
 8001b9a:	4619      	mov	r1, r3
 8001b9c:	f7fe ff36 	bl	8000a0c <__aeabi_d2uiz>
 8001ba0:	4603      	mov	r3, r0
 8001ba2:	837b      	strh	r3, [r7, #26]
        hsv_to_rgb(hue, 255, 255, &r, &g, &b);
 8001ba4:	f107 0213 	add.w	r2, r7, #19
 8001ba8:	8b78      	ldrh	r0, [r7, #26]
 8001baa:	f107 0311 	add.w	r3, r7, #17
 8001bae:	9301      	str	r3, [sp, #4]
 8001bb0:	f107 0312 	add.w	r3, r7, #18
 8001bb4:	9300      	str	r3, [sp, #0]
 8001bb6:	4613      	mov	r3, r2
 8001bb8:	22ff      	movs	r2, #255	@ 0xff
 8001bba:	21ff      	movs	r1, #255	@ 0xff
 8001bbc:	f7ff fb3c 	bl	8001238 <hsv_to_rgb>
        buffer_r[0] = r; buffer_g[0] = g; buffer_b[0] = b;
 8001bc0:	7cfa      	ldrb	r2, [r7, #19]
 8001bc2:	4b20      	ldr	r3, [pc, #128]	@ (8001c44 <effect_falling_rain+0x1cc>)
 8001bc4:	701a      	strb	r2, [r3, #0]
 8001bc6:	7cba      	ldrb	r2, [r7, #18]
 8001bc8:	4b1f      	ldr	r3, [pc, #124]	@ (8001c48 <effect_falling_rain+0x1d0>)
 8001bca:	701a      	strb	r2, [r3, #0]
 8001bcc:	7c7a      	ldrb	r2, [r7, #17]
 8001bce:	4b1f      	ldr	r3, [pc, #124]	@ (8001c4c <effect_falling_rain+0x1d4>)
 8001bd0:	701a      	strb	r2, [r3, #0]
 8001bd2:	e008      	b.n	8001be6 <effect_falling_rain+0x16e>
    } else {
        buffer_r[0] = 0; buffer_g[0] = 0; buffer_b[0] = 0;
 8001bd4:	4b1b      	ldr	r3, [pc, #108]	@ (8001c44 <effect_falling_rain+0x1cc>)
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	701a      	strb	r2, [r3, #0]
 8001bda:	4b1b      	ldr	r3, [pc, #108]	@ (8001c48 <effect_falling_rain+0x1d0>)
 8001bdc:	2200      	movs	r2, #0
 8001bde:	701a      	strb	r2, [r3, #0]
 8001be0:	4b1a      	ldr	r3, [pc, #104]	@ (8001c4c <effect_falling_rain+0x1d4>)
 8001be2:	2200      	movs	r2, #0
 8001be4:	701a      	strb	r2, [r3, #0]
    }

    for (int i = 0; i < NUM_LEDS; i++) {
 8001be6:	2300      	movs	r3, #0
 8001be8:	617b      	str	r3, [r7, #20]
 8001bea:	e014      	b.n	8001c16 <effect_falling_rain+0x19e>
        spi_set_led(i, buffer_r[i], buffer_g[i], buffer_b[i], MAX_BRIGHTNESS);
 8001bec:	697b      	ldr	r3, [r7, #20]
 8001bee:	b298      	uxth	r0, r3
 8001bf0:	4a14      	ldr	r2, [pc, #80]	@ (8001c44 <effect_falling_rain+0x1cc>)
 8001bf2:	697b      	ldr	r3, [r7, #20]
 8001bf4:	4413      	add	r3, r2
 8001bf6:	7819      	ldrb	r1, [r3, #0]
 8001bf8:	4a13      	ldr	r2, [pc, #76]	@ (8001c48 <effect_falling_rain+0x1d0>)
 8001bfa:	697b      	ldr	r3, [r7, #20]
 8001bfc:	4413      	add	r3, r2
 8001bfe:	781a      	ldrb	r2, [r3, #0]
 8001c00:	4c12      	ldr	r4, [pc, #72]	@ (8001c4c <effect_falling_rain+0x1d4>)
 8001c02:	697b      	ldr	r3, [r7, #20]
 8001c04:	4423      	add	r3, r4
 8001c06:	781b      	ldrb	r3, [r3, #0]
 8001c08:	240f      	movs	r4, #15
 8001c0a:	9400      	str	r4, [sp, #0]
 8001c0c:	f7ff f9e4 	bl	8000fd8 <spi_set_led>
    for (int i = 0; i < NUM_LEDS; i++) {
 8001c10:	697b      	ldr	r3, [r7, #20]
 8001c12:	3301      	adds	r3, #1
 8001c14:	617b      	str	r3, [r7, #20]
 8001c16:	697b      	ldr	r3, [r7, #20]
 8001c18:	2b1d      	cmp	r3, #29
 8001c1a:	dde7      	ble.n	8001bec <effect_falling_rain+0x174>
    }
    spi_update();
 8001c1c:	f7ff f9ce 	bl	8000fbc <spi_update>
 8001c20:	e000      	b.n	8001c24 <effect_falling_rain+0x1ac>
    if (HAL_GetTick() - last_tick < speed_ms) return;
 8001c22:	bf00      	nop
}
 8001c24:	3724      	adds	r7, #36	@ 0x24
 8001c26:	46bd      	mov	sp, r7
 8001c28:	bd90      	pop	{r4, r7, pc}
 8001c2a:	bf00      	nop
 8001c2c:	f3af 8000 	nop.w
 8001c30:	9999999a 	.word	0x9999999a
 8001c34:	3fe99999 	.word	0x3fe99999
 8001c38:	00000000 	.word	0x00000000
 8001c3c:	4072c000 	.word	0x4072c000
 8001c40:	20001cf4 	.word	0x20001cf4
 8001c44:	20001a38 	.word	0x20001a38
 8001c48:	20001a58 	.word	0x20001a58
 8001c4c:	20001a78 	.word	0x20001a78
 8001c50:	43160000 	.word	0x43160000
 8001c54:	40af4000 	.word	0x40af4000

08001c58 <effect_fire>:

// --- 6. FIRE EFFECT ---
void effect_fire(float vol) {
 8001c58:	b590      	push	{r4, r7, lr}
 8001c5a:	b08d      	sub	sp, #52	@ 0x34
 8001c5c:	af02      	add	r7, sp, #8
 8001c5e:	ed87 0a01 	vstr	s0, [r7, #4]
    static uint32_t last_tick = 0;
    if (HAL_GetTick() - last_tick < 20) return;
 8001c62:	f001 f837 	bl	8002cd4 <HAL_GetTick>
 8001c66:	4602      	mov	r2, r0
 8001c68:	4b7d      	ldr	r3, [pc, #500]	@ (8001e60 <effect_fire+0x208>)
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	1ad3      	subs	r3, r2, r3
 8001c6e:	2b13      	cmp	r3, #19
 8001c70:	f240 80e4 	bls.w	8001e3c <effect_fire+0x1e4>
    last_tick = HAL_GetTick();
 8001c74:	f001 f82e 	bl	8002cd4 <HAL_GetTick>
 8001c78:	4603      	mov	r3, r0
 8001c7a:	4a79      	ldr	r2, [pc, #484]	@ (8001e60 <effect_fire+0x208>)
 8001c7c:	6013      	str	r3, [r2, #0]

    for( int i = 0; i < NUM_LEDS; i++) {
 8001c7e:	2300      	movs	r3, #0
 8001c80:	627b      	str	r3, [r7, #36]	@ 0x24
 8001c82:	e02d      	b.n	8001ce0 <effect_fire+0x88>
        int cooldown = (rand() % 10) + 2;
 8001c84:	f005 ffb6 	bl	8007bf4 <rand>
 8001c88:	4601      	mov	r1, r0
 8001c8a:	4b76      	ldr	r3, [pc, #472]	@ (8001e64 <effect_fire+0x20c>)
 8001c8c:	fb83 2301 	smull	r2, r3, r3, r1
 8001c90:	109a      	asrs	r2, r3, #2
 8001c92:	17cb      	asrs	r3, r1, #31
 8001c94:	1ad2      	subs	r2, r2, r3
 8001c96:	4613      	mov	r3, r2
 8001c98:	009b      	lsls	r3, r3, #2
 8001c9a:	4413      	add	r3, r2
 8001c9c:	005b      	lsls	r3, r3, #1
 8001c9e:	1aca      	subs	r2, r1, r3
 8001ca0:	1c93      	adds	r3, r2, #2
 8001ca2:	60fb      	str	r3, [r7, #12]
        if(cooldown > fire_heat[i]) fire_heat[i] = 0;
 8001ca4:	4a70      	ldr	r2, [pc, #448]	@ (8001e68 <effect_fire+0x210>)
 8001ca6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ca8:	4413      	add	r3, r2
 8001caa:	781b      	ldrb	r3, [r3, #0]
 8001cac:	461a      	mov	r2, r3
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	4293      	cmp	r3, r2
 8001cb2:	dd05      	ble.n	8001cc0 <effect_fire+0x68>
 8001cb4:	4a6c      	ldr	r2, [pc, #432]	@ (8001e68 <effect_fire+0x210>)
 8001cb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cb8:	4413      	add	r3, r2
 8001cba:	2200      	movs	r2, #0
 8001cbc:	701a      	strb	r2, [r3, #0]
 8001cbe:	e00c      	b.n	8001cda <effect_fire+0x82>
        else fire_heat[i] = fire_heat[i] - cooldown;
 8001cc0:	4a69      	ldr	r2, [pc, #420]	@ (8001e68 <effect_fire+0x210>)
 8001cc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cc4:	4413      	add	r3, r2
 8001cc6:	781a      	ldrb	r2, [r3, #0]
 8001cc8:	68fb      	ldr	r3, [r7, #12]
 8001cca:	b2db      	uxtb	r3, r3
 8001ccc:	1ad3      	subs	r3, r2, r3
 8001cce:	b2d9      	uxtb	r1, r3
 8001cd0:	4a65      	ldr	r2, [pc, #404]	@ (8001e68 <effect_fire+0x210>)
 8001cd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cd4:	4413      	add	r3, r2
 8001cd6:	460a      	mov	r2, r1
 8001cd8:	701a      	strb	r2, [r3, #0]
    for( int i = 0; i < NUM_LEDS; i++) {
 8001cda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cdc:	3301      	adds	r3, #1
 8001cde:	627b      	str	r3, [r7, #36]	@ 0x24
 8001ce0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ce2:	2b1d      	cmp	r3, #29
 8001ce4:	ddce      	ble.n	8001c84 <effect_fire+0x2c>
    }

    for( int k = NUM_LEDS - 1; k >= 3; k--) {
 8001ce6:	231d      	movs	r3, #29
 8001ce8:	623b      	str	r3, [r7, #32]
 8001cea:	e01c      	b.n	8001d26 <effect_fire+0xce>
        fire_heat[k] = (fire_heat[k - 1] + fire_heat[k - 2] + fire_heat[k - 2]) / 3;
 8001cec:	6a3b      	ldr	r3, [r7, #32]
 8001cee:	3b01      	subs	r3, #1
 8001cf0:	4a5d      	ldr	r2, [pc, #372]	@ (8001e68 <effect_fire+0x210>)
 8001cf2:	5cd3      	ldrb	r3, [r2, r3]
 8001cf4:	4619      	mov	r1, r3
 8001cf6:	6a3b      	ldr	r3, [r7, #32]
 8001cf8:	3b02      	subs	r3, #2
 8001cfa:	4a5b      	ldr	r2, [pc, #364]	@ (8001e68 <effect_fire+0x210>)
 8001cfc:	5cd3      	ldrb	r3, [r2, r3]
 8001cfe:	440b      	add	r3, r1
 8001d00:	6a3a      	ldr	r2, [r7, #32]
 8001d02:	3a02      	subs	r2, #2
 8001d04:	4958      	ldr	r1, [pc, #352]	@ (8001e68 <effect_fire+0x210>)
 8001d06:	5c8a      	ldrb	r2, [r1, r2]
 8001d08:	4413      	add	r3, r2
 8001d0a:	4a58      	ldr	r2, [pc, #352]	@ (8001e6c <effect_fire+0x214>)
 8001d0c:	fb82 1203 	smull	r1, r2, r2, r3
 8001d10:	17db      	asrs	r3, r3, #31
 8001d12:	1ad3      	subs	r3, r2, r3
 8001d14:	b2d9      	uxtb	r1, r3
 8001d16:	4a54      	ldr	r2, [pc, #336]	@ (8001e68 <effect_fire+0x210>)
 8001d18:	6a3b      	ldr	r3, [r7, #32]
 8001d1a:	4413      	add	r3, r2
 8001d1c:	460a      	mov	r2, r1
 8001d1e:	701a      	strb	r2, [r3, #0]
    for( int k = NUM_LEDS - 1; k >= 3; k--) {
 8001d20:	6a3b      	ldr	r3, [r7, #32]
 8001d22:	3b01      	subs	r3, #1
 8001d24:	623b      	str	r3, [r7, #32]
 8001d26:	6a3b      	ldr	r3, [r7, #32]
 8001d28:	2b02      	cmp	r3, #2
 8001d2a:	dcdf      	bgt.n	8001cec <effect_fire+0x94>
    }

    if( vol > 50.0f ) {
 8001d2c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001d30:	ed9f 7a4f 	vldr	s14, [pc, #316]	@ 8001e70 <effect_fire+0x218>
 8001d34:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001d38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d3c:	dd29      	ble.n	8001d92 <effect_fire+0x13a>
        int heat_input = (int)((vol / TARGET_MAX_VAL) * 255);
 8001d3e:	ed97 7a01 	vldr	s14, [r7, #4]
 8001d42:	eddf 6a4c 	vldr	s13, [pc, #304]	@ 8001e74 <effect_fire+0x21c>
 8001d46:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001d4a:	ed9f 7a4b 	vldr	s14, [pc, #300]	@ 8001e78 <effect_fire+0x220>
 8001d4e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001d52:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001d56:	ee17 3a90 	vmov	r3, s15
 8001d5a:	61fb      	str	r3, [r7, #28]
        if(heat_input > 255) heat_input = 255;
 8001d5c:	69fb      	ldr	r3, [r7, #28]
 8001d5e:	2bff      	cmp	r3, #255	@ 0xff
 8001d60:	dd01      	ble.n	8001d66 <effect_fire+0x10e>
 8001d62:	23ff      	movs	r3, #255	@ 0xff
 8001d64:	61fb      	str	r3, [r7, #28]
        fire_heat[0] = heat_input;
 8001d66:	69fb      	ldr	r3, [r7, #28]
 8001d68:	b2da      	uxtb	r2, r3
 8001d6a:	4b3f      	ldr	r3, [pc, #252]	@ (8001e68 <effect_fire+0x210>)
 8001d6c:	701a      	strb	r2, [r3, #0]
        fire_heat[1] = (uint8_t)(heat_input * 0.8);
 8001d6e:	69f8      	ldr	r0, [r7, #28]
 8001d70:	f7fe fbd0 	bl	8000514 <__aeabi_i2d>
 8001d74:	a334      	add	r3, pc, #208	@ (adr r3, 8001e48 <effect_fire+0x1f0>)
 8001d76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d7a:	f7fe fc35 	bl	80005e8 <__aeabi_dmul>
 8001d7e:	4602      	mov	r2, r0
 8001d80:	460b      	mov	r3, r1
 8001d82:	4610      	mov	r0, r2
 8001d84:	4619      	mov	r1, r3
 8001d86:	f7fe fe41 	bl	8000a0c <__aeabi_d2uiz>
 8001d8a:	4603      	mov	r3, r0
 8001d8c:	b2da      	uxtb	r2, r3
 8001d8e:	4b36      	ldr	r3, [pc, #216]	@ (8001e68 <effect_fire+0x210>)
 8001d90:	705a      	strb	r2, [r3, #1]
    }

    for( int j = 0; j < NUM_LEDS; j++) {
 8001d92:	2300      	movs	r3, #0
 8001d94:	61bb      	str	r3, [r7, #24]
 8001d96:	e04b      	b.n	8001e30 <effect_fire+0x1d8>
        uint8_t temperature = fire_heat[j];
 8001d98:	4a33      	ldr	r2, [pc, #204]	@ (8001e68 <effect_fire+0x210>)
 8001d9a:	69bb      	ldr	r3, [r7, #24]
 8001d9c:	4413      	add	r3, r2
 8001d9e:	781b      	ldrb	r3, [r3, #0]
 8001da0:	753b      	strb	r3, [r7, #20]
        uint8_t r, g, b;
        uint8_t t192 = (uint8_t)((temperature / 255.0) * 191);
 8001da2:	7d3b      	ldrb	r3, [r7, #20]
 8001da4:	4618      	mov	r0, r3
 8001da6:	f7fe fbb5 	bl	8000514 <__aeabi_i2d>
 8001daa:	a329      	add	r3, pc, #164	@ (adr r3, 8001e50 <effect_fire+0x1f8>)
 8001dac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001db0:	f7fe fd44 	bl	800083c <__aeabi_ddiv>
 8001db4:	4602      	mov	r2, r0
 8001db6:	460b      	mov	r3, r1
 8001db8:	4610      	mov	r0, r2
 8001dba:	4619      	mov	r1, r3
 8001dbc:	a326      	add	r3, pc, #152	@ (adr r3, 8001e58 <effect_fire+0x200>)
 8001dbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001dc2:	f7fe fc11 	bl	80005e8 <__aeabi_dmul>
 8001dc6:	4602      	mov	r2, r0
 8001dc8:	460b      	mov	r3, r1
 8001dca:	4610      	mov	r0, r2
 8001dcc:	4619      	mov	r1, r3
 8001dce:	f7fe fe1d 	bl	8000a0c <__aeabi_d2uiz>
 8001dd2:	4603      	mov	r3, r0
 8001dd4:	74fb      	strb	r3, [r7, #19]
        uint8_t heatramp = t192 & 0x3F; heatramp <<= 2;
 8001dd6:	7cfb      	ldrb	r3, [r7, #19]
 8001dd8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001ddc:	74bb      	strb	r3, [r7, #18]
 8001dde:	7cbb      	ldrb	r3, [r7, #18]
 8001de0:	009b      	lsls	r3, r3, #2
 8001de2:	74bb      	strb	r3, [r7, #18]

        if( t192 > 0x80) { r = 255; g = 255; b = heatramp; }
 8001de4:	7cfb      	ldrb	r3, [r7, #19]
 8001de6:	2b80      	cmp	r3, #128	@ 0x80
 8001de8:	d906      	bls.n	8001df8 <effect_fire+0x1a0>
 8001dea:	23ff      	movs	r3, #255	@ 0xff
 8001dec:	75fb      	strb	r3, [r7, #23]
 8001dee:	23ff      	movs	r3, #255	@ 0xff
 8001df0:	75bb      	strb	r3, [r7, #22]
 8001df2:	7cbb      	ldrb	r3, [r7, #18]
 8001df4:	757b      	strb	r3, [r7, #21]
 8001df6:	e00f      	b.n	8001e18 <effect_fire+0x1c0>
        else if( t192 > 0x40 ) { r = 255; g = heatramp; b = 0; }
 8001df8:	7cfb      	ldrb	r3, [r7, #19]
 8001dfa:	2b40      	cmp	r3, #64	@ 0x40
 8001dfc:	d906      	bls.n	8001e0c <effect_fire+0x1b4>
 8001dfe:	23ff      	movs	r3, #255	@ 0xff
 8001e00:	75fb      	strb	r3, [r7, #23]
 8001e02:	7cbb      	ldrb	r3, [r7, #18]
 8001e04:	75bb      	strb	r3, [r7, #22]
 8001e06:	2300      	movs	r3, #0
 8001e08:	757b      	strb	r3, [r7, #21]
 8001e0a:	e005      	b.n	8001e18 <effect_fire+0x1c0>
        else { r = heatramp; g = 0; b = 0; }
 8001e0c:	7cbb      	ldrb	r3, [r7, #18]
 8001e0e:	75fb      	strb	r3, [r7, #23]
 8001e10:	2300      	movs	r3, #0
 8001e12:	75bb      	strb	r3, [r7, #22]
 8001e14:	2300      	movs	r3, #0
 8001e16:	757b      	strb	r3, [r7, #21]

        spi_set_led(j, r, g, b, MAX_BRIGHTNESS);
 8001e18:	69bb      	ldr	r3, [r7, #24]
 8001e1a:	b298      	uxth	r0, r3
 8001e1c:	7d7b      	ldrb	r3, [r7, #21]
 8001e1e:	7dba      	ldrb	r2, [r7, #22]
 8001e20:	7df9      	ldrb	r1, [r7, #23]
 8001e22:	240f      	movs	r4, #15
 8001e24:	9400      	str	r4, [sp, #0]
 8001e26:	f7ff f8d7 	bl	8000fd8 <spi_set_led>
    for( int j = 0; j < NUM_LEDS; j++) {
 8001e2a:	69bb      	ldr	r3, [r7, #24]
 8001e2c:	3301      	adds	r3, #1
 8001e2e:	61bb      	str	r3, [r7, #24]
 8001e30:	69bb      	ldr	r3, [r7, #24]
 8001e32:	2b1d      	cmp	r3, #29
 8001e34:	ddb0      	ble.n	8001d98 <effect_fire+0x140>
    }
    spi_update();
 8001e36:	f7ff f8c1 	bl	8000fbc <spi_update>
 8001e3a:	e000      	b.n	8001e3e <effect_fire+0x1e6>
    if (HAL_GetTick() - last_tick < 20) return;
 8001e3c:	bf00      	nop
}
 8001e3e:	372c      	adds	r7, #44	@ 0x2c
 8001e40:	46bd      	mov	sp, r7
 8001e42:	bd90      	pop	{r4, r7, pc}
 8001e44:	f3af 8000 	nop.w
 8001e48:	9999999a 	.word	0x9999999a
 8001e4c:	3fe99999 	.word	0x3fe99999
 8001e50:	00000000 	.word	0x00000000
 8001e54:	406fe000 	.word	0x406fe000
 8001e58:	00000000 	.word	0x00000000
 8001e5c:	4067e000 	.word	0x4067e000
 8001e60:	20001cf8 	.word	0x20001cf8
 8001e64:	66666667 	.word	0x66666667
 8001e68:	20001a18 	.word	0x20001a18
 8001e6c:	55555556 	.word	0x55555556
 8001e70:	42480000 	.word	0x42480000
 8001e74:	461c4000 	.word	0x461c4000
 8001e78:	437f0000 	.word	0x437f0000
 8001e7c:	00000000 	.word	0x00000000

08001e80 <effect_center_pulse>:

// --- 7. CENTER PULSE ---
void effect_center_pulse(float vol, float hz) {
 8001e80:	b590      	push	{r4, r7, lr}
 8001e82:	b08b      	sub	sp, #44	@ 0x2c
 8001e84:	af02      	add	r7, sp, #8
 8001e86:	ed87 0a01 	vstr	s0, [r7, #4]
 8001e8a:	edc7 0a00 	vstr	s1, [r7]
    static uint32_t last_tick = 0;
    if (HAL_GetTick() - last_tick < 10) return;
 8001e8e:	f000 ff21 	bl	8002cd4 <HAL_GetTick>
 8001e92:	4602      	mov	r2, r0
 8001e94:	4b44      	ldr	r3, [pc, #272]	@ (8001fa8 <effect_center_pulse+0x128>)
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	1ad3      	subs	r3, r2, r3
 8001e9a:	2b09      	cmp	r3, #9
 8001e9c:	d979      	bls.n	8001f92 <effect_center_pulse+0x112>
    last_tick = HAL_GetTick();
 8001e9e:	f000 ff19 	bl	8002cd4 <HAL_GetTick>
 8001ea2:	4603      	mov	r3, r0
 8001ea4:	4a40      	ldr	r2, [pc, #256]	@ (8001fa8 <effect_center_pulse+0x128>)
 8001ea6:	6013      	str	r3, [r2, #0]

    int center = NUM_LEDS / 2;
 8001ea8:	230f      	movs	r3, #15
 8001eaa:	613b      	str	r3, [r7, #16]
    int width = (int)((vol / TARGET_MAX_VAL) * center);
 8001eac:	edd7 7a01 	vldr	s15, [r7, #4]
 8001eb0:	eddf 6a3e 	vldr	s13, [pc, #248]	@ 8001fac <effect_center_pulse+0x12c>
 8001eb4:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001eb8:	693b      	ldr	r3, [r7, #16]
 8001eba:	ee07 3a90 	vmov	s15, r3
 8001ebe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001ec2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ec6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001eca:	ee17 3a90 	vmov	r3, s15
 8001ece:	61fb      	str	r3, [r7, #28]
    if (width > center) width = center;
 8001ed0:	69fa      	ldr	r2, [r7, #28]
 8001ed2:	693b      	ldr	r3, [r7, #16]
 8001ed4:	429a      	cmp	r2, r3
 8001ed6:	dd01      	ble.n	8001edc <effect_center_pulse+0x5c>
 8001ed8:	693b      	ldr	r3, [r7, #16]
 8001eda:	61fb      	str	r3, [r7, #28]

    uint16_t hue = 0;
 8001edc:	2300      	movs	r3, #0
 8001ede:	837b      	strh	r3, [r7, #26]
    if (hz > 0) hue = (uint16_t)((hz / 4000.0) * 300);
 8001ee0:	edd7 7a00 	vldr	s15, [r7]
 8001ee4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001ee8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001eec:	dd18      	ble.n	8001f20 <effect_center_pulse+0xa0>
 8001eee:	6838      	ldr	r0, [r7, #0]
 8001ef0:	f7fe fb22 	bl	8000538 <__aeabi_f2d>
 8001ef4:	f04f 0200 	mov.w	r2, #0
 8001ef8:	4b2d      	ldr	r3, [pc, #180]	@ (8001fb0 <effect_center_pulse+0x130>)
 8001efa:	f7fe fc9f 	bl	800083c <__aeabi_ddiv>
 8001efe:	4602      	mov	r2, r0
 8001f00:	460b      	mov	r3, r1
 8001f02:	4610      	mov	r0, r2
 8001f04:	4619      	mov	r1, r3
 8001f06:	a326      	add	r3, pc, #152	@ (adr r3, 8001fa0 <effect_center_pulse+0x120>)
 8001f08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f0c:	f7fe fb6c 	bl	80005e8 <__aeabi_dmul>
 8001f10:	4602      	mov	r2, r0
 8001f12:	460b      	mov	r3, r1
 8001f14:	4610      	mov	r0, r2
 8001f16:	4619      	mov	r1, r3
 8001f18:	f7fe fd78 	bl	8000a0c <__aeabi_d2uiz>
 8001f1c:	4603      	mov	r3, r0
 8001f1e:	837b      	strh	r3, [r7, #26]
    uint8_t r, g, b;
    hsv_to_rgb(hue, 255, 255, &r, &g, &b);
 8001f20:	f107 020f 	add.w	r2, r7, #15
 8001f24:	8b78      	ldrh	r0, [r7, #26]
 8001f26:	f107 030d 	add.w	r3, r7, #13
 8001f2a:	9301      	str	r3, [sp, #4]
 8001f2c:	f107 030e 	add.w	r3, r7, #14
 8001f30:	9300      	str	r3, [sp, #0]
 8001f32:	4613      	mov	r3, r2
 8001f34:	22ff      	movs	r2, #255	@ 0xff
 8001f36:	21ff      	movs	r1, #255	@ 0xff
 8001f38:	f7ff f97e 	bl	8001238 <hsv_to_rgb>

    for (int i = 0; i < NUM_LEDS; i++) {
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	617b      	str	r3, [r7, #20]
 8001f40:	e021      	b.n	8001f86 <effect_center_pulse+0x106>
        if (i >= (center - width) && i <= (center + width))
 8001f42:	693a      	ldr	r2, [r7, #16]
 8001f44:	69fb      	ldr	r3, [r7, #28]
 8001f46:	1ad3      	subs	r3, r2, r3
 8001f48:	697a      	ldr	r2, [r7, #20]
 8001f4a:	429a      	cmp	r2, r3
 8001f4c:	db0f      	blt.n	8001f6e <effect_center_pulse+0xee>
 8001f4e:	693a      	ldr	r2, [r7, #16]
 8001f50:	69fb      	ldr	r3, [r7, #28]
 8001f52:	4413      	add	r3, r2
 8001f54:	697a      	ldr	r2, [r7, #20]
 8001f56:	429a      	cmp	r2, r3
 8001f58:	dc09      	bgt.n	8001f6e <effect_center_pulse+0xee>
            spi_set_led(i, r, g, b, MAX_BRIGHTNESS);
 8001f5a:	697b      	ldr	r3, [r7, #20]
 8001f5c:	b298      	uxth	r0, r3
 8001f5e:	7bf9      	ldrb	r1, [r7, #15]
 8001f60:	7bba      	ldrb	r2, [r7, #14]
 8001f62:	7b7b      	ldrb	r3, [r7, #13]
 8001f64:	240f      	movs	r4, #15
 8001f66:	9400      	str	r4, [sp, #0]
 8001f68:	f7ff f836 	bl	8000fd8 <spi_set_led>
 8001f6c:	e008      	b.n	8001f80 <effect_center_pulse+0x100>
        else
            spi_set_led(i, 0, 0, 0, 0);
 8001f6e:	697b      	ldr	r3, [r7, #20]
 8001f70:	b298      	uxth	r0, r3
 8001f72:	2300      	movs	r3, #0
 8001f74:	9300      	str	r3, [sp, #0]
 8001f76:	2300      	movs	r3, #0
 8001f78:	2200      	movs	r2, #0
 8001f7a:	2100      	movs	r1, #0
 8001f7c:	f7ff f82c 	bl	8000fd8 <spi_set_led>
    for (int i = 0; i < NUM_LEDS; i++) {
 8001f80:	697b      	ldr	r3, [r7, #20]
 8001f82:	3301      	adds	r3, #1
 8001f84:	617b      	str	r3, [r7, #20]
 8001f86:	697b      	ldr	r3, [r7, #20]
 8001f88:	2b1d      	cmp	r3, #29
 8001f8a:	ddda      	ble.n	8001f42 <effect_center_pulse+0xc2>
    }
    spi_update();
 8001f8c:	f7ff f816 	bl	8000fbc <spi_update>
 8001f90:	e000      	b.n	8001f94 <effect_center_pulse+0x114>
    if (HAL_GetTick() - last_tick < 10) return;
 8001f92:	bf00      	nop
}
 8001f94:	3724      	adds	r7, #36	@ 0x24
 8001f96:	46bd      	mov	sp, r7
 8001f98:	bd90      	pop	{r4, r7, pc}
 8001f9a:	bf00      	nop
 8001f9c:	f3af 8000 	nop.w
 8001fa0:	00000000 	.word	0x00000000
 8001fa4:	4072c000 	.word	0x4072c000
 8001fa8:	20001cfc 	.word	0x20001cfc
 8001fac:	461c4000 	.word	0x461c4000
 8001fb0:	40af4000 	.word	0x40af4000

08001fb4 <led_effects_manager>:

// --- QUẢN LÝ CHÍNH ---
void led_effects_manager(float raw_vol, float raw_hz) {
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	b082      	sub	sp, #8
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	ed87 0a01 	vstr	s0, [r7, #4]
 8001fbe:	edc7 0a00 	vstr	s1, [r7]
    // 1. Lọc tín hiệu (Smoothing)
    smoothed_val = (smoothed_val * 0.6f) + (raw_vol * 0.4f);
 8001fc2:	4b3d      	ldr	r3, [pc, #244]	@ (80020b8 <led_effects_manager+0x104>)
 8001fc4:	edd3 7a00 	vldr	s15, [r3]
 8001fc8:	ed9f 7a3c 	vldr	s14, [pc, #240]	@ 80020bc <led_effects_manager+0x108>
 8001fcc:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001fd0:	edd7 7a01 	vldr	s15, [r7, #4]
 8001fd4:	eddf 6a3a 	vldr	s13, [pc, #232]	@ 80020c0 <led_effects_manager+0x10c>
 8001fd8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001fdc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001fe0:	4b35      	ldr	r3, [pc, #212]	@ (80020b8 <led_effects_manager+0x104>)
 8001fe2:	edc3 7a00 	vstr	s15, [r3]

    // 2. Chọn hiệu ứng
    switch (effect_mode) {
 8001fe6:	4b37      	ldr	r3, [pc, #220]	@ (80020c4 <led_effects_manager+0x110>)
 8001fe8:	781b      	ldrb	r3, [r3, #0]
 8001fea:	3b01      	subs	r3, #1
 8001fec:	2b06      	cmp	r3, #6
 8001fee:	d854      	bhi.n	800209a <led_effects_manager+0xe6>
 8001ff0:	a201      	add	r2, pc, #4	@ (adr r2, 8001ff8 <led_effects_manager+0x44>)
 8001ff2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ff6:	bf00      	nop
 8001ff8:	08002015 	.word	0x08002015
 8001ffc:	08002029 	.word	0x08002029
 8002000:	0800203d 	.word	0x0800203d
 8002004:	0800204d 	.word	0x0800204d
 8002008:	08002061 	.word	0x08002061
 800200c:	08002077 	.word	0x08002077
 8002010:	08002087 	.word	0x08002087
        case 1: effect_vu_meter_smart(smoothed_val, raw_hz); break;
 8002014:	4b28      	ldr	r3, [pc, #160]	@ (80020b8 <led_effects_manager+0x104>)
 8002016:	edd3 7a00 	vldr	s15, [r3]
 800201a:	edd7 0a00 	vldr	s1, [r7]
 800201e:	eeb0 0a67 	vmov.f32	s0, s15
 8002022:	f7ff fa4f 	bl	80014c4 <effect_vu_meter_smart>
 8002026:	e042      	b.n	80020ae <led_effects_manager+0xfa>
        case 2: effect_freq_color(smoothed_val, raw_hz); break;
 8002028:	4b23      	ldr	r3, [pc, #140]	@ (80020b8 <led_effects_manager+0x104>)
 800202a:	edd3 7a00 	vldr	s15, [r3]
 800202e:	edd7 0a00 	vldr	s1, [r7]
 8002032:	eeb0 0a67 	vmov.f32	s0, s15
 8002036:	f7ff fae9 	bl	800160c <effect_freq_color>
 800203a:	e038      	b.n	80020ae <led_effects_manager+0xfa>
        case 3: effect_rainbow_pulse(smoothed_val); break;
 800203c:	4b1e      	ldr	r3, [pc, #120]	@ (80020b8 <led_effects_manager+0x104>)
 800203e:	edd3 7a00 	vldr	s15, [r3]
 8002042:	eeb0 0a67 	vmov.f32	s0, s15
 8002046:	f7ff fb9b 	bl	8001780 <effect_rainbow_pulse>
 800204a:	e030      	b.n	80020ae <led_effects_manager+0xfa>
        case 4: effect_music_rain(smoothed_val, raw_hz); break;
 800204c:	4b1a      	ldr	r3, [pc, #104]	@ (80020b8 <led_effects_manager+0x104>)
 800204e:	edd3 7a00 	vldr	s15, [r3]
 8002052:	edd7 0a00 	vldr	s1, [r7]
 8002056:	eeb0 0a67 	vmov.f32	s0, s15
 800205a:	f7ff fc15 	bl	8001888 <effect_music_rain>
 800205e:	e026      	b.n	80020ae <led_effects_manager+0xfa>
        case 5: effect_falling_rain(smoothed_val, raw_hz, 40); break;
 8002060:	4b15      	ldr	r3, [pc, #84]	@ (80020b8 <led_effects_manager+0x104>)
 8002062:	edd3 7a00 	vldr	s15, [r3]
 8002066:	2028      	movs	r0, #40	@ 0x28
 8002068:	edd7 0a00 	vldr	s1, [r7]
 800206c:	eeb0 0a67 	vmov.f32	s0, s15
 8002070:	f7ff fd02 	bl	8001a78 <effect_falling_rain>
 8002074:	e01b      	b.n	80020ae <led_effects_manager+0xfa>
        case 6: effect_fire(smoothed_val); break;
 8002076:	4b10      	ldr	r3, [pc, #64]	@ (80020b8 <led_effects_manager+0x104>)
 8002078:	edd3 7a00 	vldr	s15, [r3]
 800207c:	eeb0 0a67 	vmov.f32	s0, s15
 8002080:	f7ff fdea 	bl	8001c58 <effect_fire>
 8002084:	e013      	b.n	80020ae <led_effects_manager+0xfa>
        case 7: effect_center_pulse(smoothed_val, raw_hz); break;
 8002086:	4b0c      	ldr	r3, [pc, #48]	@ (80020b8 <led_effects_manager+0x104>)
 8002088:	edd3 7a00 	vldr	s15, [r3]
 800208c:	edd7 0a00 	vldr	s1, [r7]
 8002090:	eeb0 0a67 	vmov.f32	s0, s15
 8002094:	f7ff fef4 	bl	8001e80 <effect_center_pulse>
 8002098:	e009      	b.n	80020ae <led_effects_manager+0xfa>
        default:
             // Tự động chuyển mode nếu = 0 hoặc số lạ
             effect_vu_meter_smart(smoothed_val, raw_hz);
 800209a:	4b07      	ldr	r3, [pc, #28]	@ (80020b8 <led_effects_manager+0x104>)
 800209c:	edd3 7a00 	vldr	s15, [r3]
 80020a0:	edd7 0a00 	vldr	s1, [r7]
 80020a4:	eeb0 0a67 	vmov.f32	s0, s15
 80020a8:	f7ff fa0c 	bl	80014c4 <effect_vu_meter_smart>
             break;
 80020ac:	bf00      	nop
    }
}
 80020ae:	bf00      	nop
 80020b0:	3708      	adds	r7, #8
 80020b2:	46bd      	mov	sp, r7
 80020b4:	bd80      	pop	{r7, pc}
 80020b6:	bf00      	nop
 80020b8:	200019b4 	.word	0x200019b4
 80020bc:	3f19999a 	.word	0x3f19999a
 80020c0:	3ecccccd 	.word	0x3ecccccd
 80020c4:	20000000 	.word	0x20000000

080020c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80020c8:	b580      	push	{r7, lr}
 80020ca:	b084      	sub	sp, #16
 80020cc:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80020ce:	f000 fd9b 	bl	8002c08 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80020d2:	f000 f861 	bl	8002198 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80020d6:	f000 fa09 	bl	80024ec <MX_GPIO_Init>
  MX_DMA_Init();
 80020da:	f000 f9c9 	bl	8002470 <MX_DMA_Init>
  MX_SPI3_Init();
 80020de:	f000 f917 	bl	8002310 <MX_SPI3_Init>
  MX_USART6_Init();
 80020e2:	f000 f997 	bl	8002414 <MX_USART6_Init>
  MX_ADC1_Init();
 80020e6:	f000 f8c1 	bl	800226c <MX_ADC1_Init>
  MX_TIM2_Init();
 80020ea:	f000 f947 	bl	800237c <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  led_init();
 80020ee:	f7ff f873 	bl	80011d8 <led_init>

  // Bắt đầu Timer 2 (để tạo nhịp)
  HAL_TIM_Base_Start(&htim2);
 80020f2:	4825      	ldr	r0, [pc, #148]	@ (8002188 <main+0xc0>)
 80020f4:	f003 f99e 	bl	8005434 <HAL_TIM_Base_Start>
  audio_init();
 80020f8:	f7fe fe3e 	bl	8000d78 <audio_init>

  effect_startup_breathing(5);
 80020fc:	2005      	movs	r0, #5
 80020fe:	f7ff f963 	bl	80013c8 <effect_startup_breathing>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  // Biến dùng để đếm thời gian tự chuyển hiệu ứng
  uint32_t last_switch_effect = HAL_GetTick();
 8002102:	f000 fde7 	bl	8002cd4 <HAL_GetTick>
 8002106:	6078      	str	r0, [r7, #4]
  while (1)
  {

	  process_audio_data();
 8002108:	f7fe fe4c 	bl	8000da4 <process_audio_data>
	  // effect_fire(smoothed_val);
	  //effect_center_pulse(smoothed_val, hz);

	  // Nếu muốn chạy luân phiên từng effect
	  // 2. Chạy hiệu ứng LED (Non-blocking)
	  led_effects_manager(audio_peak_val, audio_peak_hz);
 800210c:	4b1f      	ldr	r3, [pc, #124]	@ (800218c <main+0xc4>)
 800210e:	edd3 7a00 	vldr	s15, [r3]
 8002112:	4b1f      	ldr	r3, [pc, #124]	@ (8002190 <main+0xc8>)
 8002114:	ed93 7a00 	vldr	s14, [r3]
 8002118:	eef0 0a47 	vmov.f32	s1, s14
 800211c:	eeb0 0a67 	vmov.f32	s0, s15
 8002120:	f7ff ff48 	bl	8001fb4 <led_effects_manager>

	  // 3. Tự động đổi hiệu ứng mỗi 15 giây (Demo Mode)
	  if (HAL_GetTick() - last_switch_effect > 15000) {
 8002124:	f000 fdd6 	bl	8002cd4 <HAL_GetTick>
 8002128:	4602      	mov	r2, r0
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	1ad3      	subs	r3, r2, r3
 800212e:	f643 2298 	movw	r2, #15000	@ 0x3a98
 8002132:	4293      	cmp	r3, r2
 8002134:	d923      	bls.n	800217e <main+0xb6>
	      effect_mode++;
 8002136:	4b17      	ldr	r3, [pc, #92]	@ (8002194 <main+0xcc>)
 8002138:	781b      	ldrb	r3, [r3, #0]
 800213a:	3301      	adds	r3, #1
 800213c:	b2da      	uxtb	r2, r3
 800213e:	4b15      	ldr	r3, [pc, #84]	@ (8002194 <main+0xcc>)
 8002140:	701a      	strb	r2, [r3, #0]
	      if (effect_mode > 7) effect_mode = 1; // Quay lại hiệu ứng 1
 8002142:	4b14      	ldr	r3, [pc, #80]	@ (8002194 <main+0xcc>)
 8002144:	781b      	ldrb	r3, [r3, #0]
 8002146:	2b07      	cmp	r3, #7
 8002148:	d902      	bls.n	8002150 <main+0x88>
 800214a:	4b12      	ldr	r3, [pc, #72]	@ (8002194 <main+0xcc>)
 800214c:	2201      	movs	r2, #1
 800214e:	701a      	strb	r2, [r3, #0]

	      // Reset các biến trạng thái khi chuyển mode để tránh lỗi hiển thị
	      for(int i=0; i<NUM_LEDS; i++) spi_set_led(i, 0,0,0,0);
 8002150:	2300      	movs	r3, #0
 8002152:	603b      	str	r3, [r7, #0]
 8002154:	e00b      	b.n	800216e <main+0xa6>
 8002156:	683b      	ldr	r3, [r7, #0]
 8002158:	b298      	uxth	r0, r3
 800215a:	2300      	movs	r3, #0
 800215c:	9300      	str	r3, [sp, #0]
 800215e:	2300      	movs	r3, #0
 8002160:	2200      	movs	r2, #0
 8002162:	2100      	movs	r1, #0
 8002164:	f7fe ff38 	bl	8000fd8 <spi_set_led>
 8002168:	683b      	ldr	r3, [r7, #0]
 800216a:	3301      	adds	r3, #1
 800216c:	603b      	str	r3, [r7, #0]
 800216e:	683b      	ldr	r3, [r7, #0]
 8002170:	2b1d      	cmp	r3, #29
 8002172:	ddf0      	ble.n	8002156 <main+0x8e>
	      spi_update();
 8002174:	f7fe ff22 	bl	8000fbc <spi_update>

	      last_switch_effect = HAL_GetTick();
 8002178:	f000 fdac 	bl	8002cd4 <HAL_GetTick>
 800217c:	6078      	str	r0, [r7, #4]
	  }

	   // 4. Nghỉ cực ngắn để giảm tải CPU (giúp DMA chạy ổn định hơn)
	   HAL_Delay(1);
 800217e:	2001      	movs	r0, #1
 8002180:	f000 fdb4 	bl	8002cec <HAL_Delay>
	  process_audio_data();
 8002184:	e7c0      	b.n	8002108 <main+0x40>
 8002186:	bf00      	nop
 8002188:	20001bf8 	.word	0x20001bf8
 800218c:	200018ac 	.word	0x200018ac
 8002190:	200018b0 	.word	0x200018b0
 8002194:	20000000 	.word	0x20000000

08002198 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	b094      	sub	sp, #80	@ 0x50
 800219c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800219e:	f107 0320 	add.w	r3, r7, #32
 80021a2:	2230      	movs	r2, #48	@ 0x30
 80021a4:	2100      	movs	r1, #0
 80021a6:	4618      	mov	r0, r3
 80021a8:	f005 fe67 	bl	8007e7a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80021ac:	f107 030c 	add.w	r3, r7, #12
 80021b0:	2200      	movs	r2, #0
 80021b2:	601a      	str	r2, [r3, #0]
 80021b4:	605a      	str	r2, [r3, #4]
 80021b6:	609a      	str	r2, [r3, #8]
 80021b8:	60da      	str	r2, [r3, #12]
 80021ba:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80021bc:	2300      	movs	r3, #0
 80021be:	60bb      	str	r3, [r7, #8]
 80021c0:	4b28      	ldr	r3, [pc, #160]	@ (8002264 <SystemClock_Config+0xcc>)
 80021c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021c4:	4a27      	ldr	r2, [pc, #156]	@ (8002264 <SystemClock_Config+0xcc>)
 80021c6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80021ca:	6413      	str	r3, [r2, #64]	@ 0x40
 80021cc:	4b25      	ldr	r3, [pc, #148]	@ (8002264 <SystemClock_Config+0xcc>)
 80021ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021d0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80021d4:	60bb      	str	r3, [r7, #8]
 80021d6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80021d8:	2300      	movs	r3, #0
 80021da:	607b      	str	r3, [r7, #4]
 80021dc:	4b22      	ldr	r3, [pc, #136]	@ (8002268 <SystemClock_Config+0xd0>)
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	4a21      	ldr	r2, [pc, #132]	@ (8002268 <SystemClock_Config+0xd0>)
 80021e2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80021e6:	6013      	str	r3, [r2, #0]
 80021e8:	4b1f      	ldr	r3, [pc, #124]	@ (8002268 <SystemClock_Config+0xd0>)
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80021f0:	607b      	str	r3, [r7, #4]
 80021f2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80021f4:	2302      	movs	r3, #2
 80021f6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80021f8:	2301      	movs	r3, #1
 80021fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80021fc:	2310      	movs	r3, #16
 80021fe:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002200:	2302      	movs	r3, #2
 8002202:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002204:	2300      	movs	r3, #0
 8002206:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002208:	2308      	movs	r3, #8
 800220a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 800220c:	23a8      	movs	r3, #168	@ 0xa8
 800220e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002210:	2302      	movs	r3, #2
 8002212:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002214:	2304      	movs	r3, #4
 8002216:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002218:	f107 0320 	add.w	r3, r7, #32
 800221c:	4618      	mov	r0, r3
 800221e:	f002 f89f 	bl	8004360 <HAL_RCC_OscConfig>
 8002222:	4603      	mov	r3, r0
 8002224:	2b00      	cmp	r3, #0
 8002226:	d001      	beq.n	800222c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002228:	f000 f9a0 	bl	800256c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800222c:	230f      	movs	r3, #15
 800222e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002230:	2302      	movs	r3, #2
 8002232:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002234:	2300      	movs	r3, #0
 8002236:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002238:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800223c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800223e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002242:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002244:	f107 030c 	add.w	r3, r7, #12
 8002248:	2105      	movs	r1, #5
 800224a:	4618      	mov	r0, r3
 800224c:	f002 fb00 	bl	8004850 <HAL_RCC_ClockConfig>
 8002250:	4603      	mov	r3, r0
 8002252:	2b00      	cmp	r3, #0
 8002254:	d001      	beq.n	800225a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8002256:	f000 f989 	bl	800256c <Error_Handler>
  }
}
 800225a:	bf00      	nop
 800225c:	3750      	adds	r7, #80	@ 0x50
 800225e:	46bd      	mov	sp, r7
 8002260:	bd80      	pop	{r7, pc}
 8002262:	bf00      	nop
 8002264:	40023800 	.word	0x40023800
 8002268:	40007000 	.word	0x40007000

0800226c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	b084      	sub	sp, #16
 8002270:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002272:	463b      	mov	r3, r7
 8002274:	2200      	movs	r2, #0
 8002276:	601a      	str	r2, [r3, #0]
 8002278:	605a      	str	r2, [r3, #4]
 800227a:	609a      	str	r2, [r3, #8]
 800227c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800227e:	4b22      	ldr	r3, [pc, #136]	@ (8002308 <MX_ADC1_Init+0x9c>)
 8002280:	4a22      	ldr	r2, [pc, #136]	@ (800230c <MX_ADC1_Init+0xa0>)
 8002282:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002284:	4b20      	ldr	r3, [pc, #128]	@ (8002308 <MX_ADC1_Init+0x9c>)
 8002286:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800228a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800228c:	4b1e      	ldr	r3, [pc, #120]	@ (8002308 <MX_ADC1_Init+0x9c>)
 800228e:	2200      	movs	r2, #0
 8002290:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8002292:	4b1d      	ldr	r3, [pc, #116]	@ (8002308 <MX_ADC1_Init+0x9c>)
 8002294:	2200      	movs	r2, #0
 8002296:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002298:	4b1b      	ldr	r3, [pc, #108]	@ (8002308 <MX_ADC1_Init+0x9c>)
 800229a:	2200      	movs	r2, #0
 800229c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800229e:	4b1a      	ldr	r3, [pc, #104]	@ (8002308 <MX_ADC1_Init+0x9c>)
 80022a0:	2200      	movs	r2, #0
 80022a2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80022a6:	4b18      	ldr	r3, [pc, #96]	@ (8002308 <MX_ADC1_Init+0x9c>)
 80022a8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80022ac:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T2_TRGO;
 80022ae:	4b16      	ldr	r3, [pc, #88]	@ (8002308 <MX_ADC1_Init+0x9c>)
 80022b0:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 80022b4:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80022b6:	4b14      	ldr	r3, [pc, #80]	@ (8002308 <MX_ADC1_Init+0x9c>)
 80022b8:	2200      	movs	r2, #0
 80022ba:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80022bc:	4b12      	ldr	r3, [pc, #72]	@ (8002308 <MX_ADC1_Init+0x9c>)
 80022be:	2201      	movs	r2, #1
 80022c0:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80022c2:	4b11      	ldr	r3, [pc, #68]	@ (8002308 <MX_ADC1_Init+0x9c>)
 80022c4:	2200      	movs	r2, #0
 80022c6:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80022ca:	4b0f      	ldr	r3, [pc, #60]	@ (8002308 <MX_ADC1_Init+0x9c>)
 80022cc:	2201      	movs	r2, #1
 80022ce:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80022d0:	480d      	ldr	r0, [pc, #52]	@ (8002308 <MX_ADC1_Init+0x9c>)
 80022d2:	f000 fd2f 	bl	8002d34 <HAL_ADC_Init>
 80022d6:	4603      	mov	r3, r0
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d001      	beq.n	80022e0 <MX_ADC1_Init+0x74>
  {
    Error_Handler();
 80022dc:	f000 f946 	bl	800256c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80022e0:	2300      	movs	r3, #0
 80022e2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80022e4:	2301      	movs	r3, #1
 80022e6:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80022e8:	2300      	movs	r3, #0
 80022ea:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80022ec:	463b      	mov	r3, r7
 80022ee:	4619      	mov	r1, r3
 80022f0:	4805      	ldr	r0, [pc, #20]	@ (8002308 <MX_ADC1_Init+0x9c>)
 80022f2:	f000 fee5 	bl	80030c0 <HAL_ADC_ConfigChannel>
 80022f6:	4603      	mov	r3, r0
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d001      	beq.n	8002300 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 80022fc:	f000 f936 	bl	800256c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002300:	bf00      	nop
 8002302:	3710      	adds	r7, #16
 8002304:	46bd      	mov	sp, r7
 8002306:	bd80      	pop	{r7, pc}
 8002308:	20001a98 	.word	0x20001a98
 800230c:	40012000 	.word	0x40012000

08002310 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8002310:	b580      	push	{r7, lr}
 8002312:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8002314:	4b17      	ldr	r3, [pc, #92]	@ (8002374 <MX_SPI3_Init+0x64>)
 8002316:	4a18      	ldr	r2, [pc, #96]	@ (8002378 <MX_SPI3_Init+0x68>)
 8002318:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800231a:	4b16      	ldr	r3, [pc, #88]	@ (8002374 <MX_SPI3_Init+0x64>)
 800231c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002320:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8002322:	4b14      	ldr	r3, [pc, #80]	@ (8002374 <MX_SPI3_Init+0x64>)
 8002324:	2200      	movs	r2, #0
 8002326:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8002328:	4b12      	ldr	r3, [pc, #72]	@ (8002374 <MX_SPI3_Init+0x64>)
 800232a:	2200      	movs	r2, #0
 800232c:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 800232e:	4b11      	ldr	r3, [pc, #68]	@ (8002374 <MX_SPI3_Init+0x64>)
 8002330:	2200      	movs	r2, #0
 8002332:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002334:	4b0f      	ldr	r3, [pc, #60]	@ (8002374 <MX_SPI3_Init+0x64>)
 8002336:	2200      	movs	r2, #0
 8002338:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800233a:	4b0e      	ldr	r3, [pc, #56]	@ (8002374 <MX_SPI3_Init+0x64>)
 800233c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002340:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8002342:	4b0c      	ldr	r3, [pc, #48]	@ (8002374 <MX_SPI3_Init+0x64>)
 8002344:	2218      	movs	r2, #24
 8002346:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002348:	4b0a      	ldr	r3, [pc, #40]	@ (8002374 <MX_SPI3_Init+0x64>)
 800234a:	2200      	movs	r2, #0
 800234c:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800234e:	4b09      	ldr	r3, [pc, #36]	@ (8002374 <MX_SPI3_Init+0x64>)
 8002350:	2200      	movs	r2, #0
 8002352:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002354:	4b07      	ldr	r3, [pc, #28]	@ (8002374 <MX_SPI3_Init+0x64>)
 8002356:	2200      	movs	r2, #0
 8002358:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 10;
 800235a:	4b06      	ldr	r3, [pc, #24]	@ (8002374 <MX_SPI3_Init+0x64>)
 800235c:	220a      	movs	r2, #10
 800235e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8002360:	4804      	ldr	r0, [pc, #16]	@ (8002374 <MX_SPI3_Init+0x64>)
 8002362:	f002 fc55 	bl	8004c10 <HAL_SPI_Init>
 8002366:	4603      	mov	r3, r0
 8002368:	2b00      	cmp	r3, #0
 800236a:	d001      	beq.n	8002370 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 800236c:	f000 f8fe 	bl	800256c <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8002370:	bf00      	nop
 8002372:	bd80      	pop	{r7, pc}
 8002374:	20001b40 	.word	0x20001b40
 8002378:	40003c00 	.word	0x40003c00

0800237c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	b086      	sub	sp, #24
 8002380:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002382:	f107 0308 	add.w	r3, r7, #8
 8002386:	2200      	movs	r2, #0
 8002388:	601a      	str	r2, [r3, #0]
 800238a:	605a      	str	r2, [r3, #4]
 800238c:	609a      	str	r2, [r3, #8]
 800238e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002390:	463b      	mov	r3, r7
 8002392:	2200      	movs	r2, #0
 8002394:	601a      	str	r2, [r3, #0]
 8002396:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002398:	4b1d      	ldr	r3, [pc, #116]	@ (8002410 <MX_TIM2_Init+0x94>)
 800239a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800239e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80023a0:	4b1b      	ldr	r3, [pc, #108]	@ (8002410 <MX_TIM2_Init+0x94>)
 80023a2:	2200      	movs	r2, #0
 80023a4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80023a6:	4b1a      	ldr	r3, [pc, #104]	@ (8002410 <MX_TIM2_Init+0x94>)
 80023a8:	2200      	movs	r2, #0
 80023aa:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1300;
 80023ac:	4b18      	ldr	r3, [pc, #96]	@ (8002410 <MX_TIM2_Init+0x94>)
 80023ae:	f240 5214 	movw	r2, #1300	@ 0x514
 80023b2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80023b4:	4b16      	ldr	r3, [pc, #88]	@ (8002410 <MX_TIM2_Init+0x94>)
 80023b6:	2200      	movs	r2, #0
 80023b8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80023ba:	4b15      	ldr	r3, [pc, #84]	@ (8002410 <MX_TIM2_Init+0x94>)
 80023bc:	2200      	movs	r2, #0
 80023be:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80023c0:	4813      	ldr	r0, [pc, #76]	@ (8002410 <MX_TIM2_Init+0x94>)
 80023c2:	f002 ffe7 	bl	8005394 <HAL_TIM_Base_Init>
 80023c6:	4603      	mov	r3, r0
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d001      	beq.n	80023d0 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80023cc:	f000 f8ce 	bl	800256c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80023d0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80023d4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80023d6:	f107 0308 	add.w	r3, r7, #8
 80023da:	4619      	mov	r1, r3
 80023dc:	480c      	ldr	r0, [pc, #48]	@ (8002410 <MX_TIM2_Init+0x94>)
 80023de:	f003 f891 	bl	8005504 <HAL_TIM_ConfigClockSource>
 80023e2:	4603      	mov	r3, r0
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d001      	beq.n	80023ec <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80023e8:	f000 f8c0 	bl	800256c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80023ec:	2320      	movs	r3, #32
 80023ee:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 80023f0:	2380      	movs	r3, #128	@ 0x80
 80023f2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80023f4:	463b      	mov	r3, r7
 80023f6:	4619      	mov	r1, r3
 80023f8:	4805      	ldr	r0, [pc, #20]	@ (8002410 <MX_TIM2_Init+0x94>)
 80023fa:	f003 fa8b 	bl	8005914 <HAL_TIMEx_MasterConfigSynchronization>
 80023fe:	4603      	mov	r3, r0
 8002400:	2b00      	cmp	r3, #0
 8002402:	d001      	beq.n	8002408 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8002404:	f000 f8b2 	bl	800256c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002408:	bf00      	nop
 800240a:	3718      	adds	r7, #24
 800240c:	46bd      	mov	sp, r7
 800240e:	bd80      	pop	{r7, pc}
 8002410:	20001bf8 	.word	0x20001bf8

08002414 <MX_USART6_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_Init(void)
{
 8002414:	b580      	push	{r7, lr}
 8002416:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  husart6.Instance = USART6;
 8002418:	4b12      	ldr	r3, [pc, #72]	@ (8002464 <MX_USART6_Init+0x50>)
 800241a:	4a13      	ldr	r2, [pc, #76]	@ (8002468 <MX_USART6_Init+0x54>)
 800241c:	601a      	str	r2, [r3, #0]
  husart6.Init.BaudRate = 2625000;
 800241e:	4b11      	ldr	r3, [pc, #68]	@ (8002464 <MX_USART6_Init+0x50>)
 8002420:	4a12      	ldr	r2, [pc, #72]	@ (800246c <MX_USART6_Init+0x58>)
 8002422:	605a      	str	r2, [r3, #4]
  husart6.Init.WordLength = USART_WORDLENGTH_8B;
 8002424:	4b0f      	ldr	r3, [pc, #60]	@ (8002464 <MX_USART6_Init+0x50>)
 8002426:	2200      	movs	r2, #0
 8002428:	609a      	str	r2, [r3, #8]
  husart6.Init.StopBits = USART_STOPBITS_1;
 800242a:	4b0e      	ldr	r3, [pc, #56]	@ (8002464 <MX_USART6_Init+0x50>)
 800242c:	2200      	movs	r2, #0
 800242e:	60da      	str	r2, [r3, #12]
  husart6.Init.Parity = USART_PARITY_NONE;
 8002430:	4b0c      	ldr	r3, [pc, #48]	@ (8002464 <MX_USART6_Init+0x50>)
 8002432:	2200      	movs	r2, #0
 8002434:	611a      	str	r2, [r3, #16]
  husart6.Init.Mode = USART_MODE_TX;
 8002436:	4b0b      	ldr	r3, [pc, #44]	@ (8002464 <MX_USART6_Init+0x50>)
 8002438:	2208      	movs	r2, #8
 800243a:	615a      	str	r2, [r3, #20]
  husart6.Init.CLKPolarity = USART_POLARITY_LOW;
 800243c:	4b09      	ldr	r3, [pc, #36]	@ (8002464 <MX_USART6_Init+0x50>)
 800243e:	2200      	movs	r2, #0
 8002440:	619a      	str	r2, [r3, #24]
  husart6.Init.CLKPhase = USART_PHASE_1EDGE;
 8002442:	4b08      	ldr	r3, [pc, #32]	@ (8002464 <MX_USART6_Init+0x50>)
 8002444:	2200      	movs	r2, #0
 8002446:	61da      	str	r2, [r3, #28]
  husart6.Init.CLKLastBit = USART_LASTBIT_DISABLE;
 8002448:	4b06      	ldr	r3, [pc, #24]	@ (8002464 <MX_USART6_Init+0x50>)
 800244a:	2200      	movs	r2, #0
 800244c:	621a      	str	r2, [r3, #32]
  if (HAL_USART_Init(&husart6) != HAL_OK)
 800244e:	4805      	ldr	r0, [pc, #20]	@ (8002464 <MX_USART6_Init+0x50>)
 8002450:	f003 fadc 	bl	8005a0c <HAL_USART_Init>
 8002454:	4603      	mov	r3, r0
 8002456:	2b00      	cmp	r3, #0
 8002458:	d001      	beq.n	800245e <MX_USART6_Init+0x4a>
  {
    Error_Handler();
 800245a:	f000 f887 	bl	800256c <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 800245e:	bf00      	nop
 8002460:	bd80      	pop	{r7, pc}
 8002462:	bf00      	nop
 8002464:	20001c40 	.word	0x20001c40
 8002468:	40011400 	.word	0x40011400
 800246c:	00280de8 	.word	0x00280de8

08002470 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002470:	b580      	push	{r7, lr}
 8002472:	b082      	sub	sp, #8
 8002474:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002476:	2300      	movs	r3, #0
 8002478:	607b      	str	r3, [r7, #4]
 800247a:	4b1b      	ldr	r3, [pc, #108]	@ (80024e8 <MX_DMA_Init+0x78>)
 800247c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800247e:	4a1a      	ldr	r2, [pc, #104]	@ (80024e8 <MX_DMA_Init+0x78>)
 8002480:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002484:	6313      	str	r3, [r2, #48]	@ 0x30
 8002486:	4b18      	ldr	r3, [pc, #96]	@ (80024e8 <MX_DMA_Init+0x78>)
 8002488:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800248a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800248e:	607b      	str	r3, [r7, #4]
 8002490:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002492:	2300      	movs	r3, #0
 8002494:	603b      	str	r3, [r7, #0]
 8002496:	4b14      	ldr	r3, [pc, #80]	@ (80024e8 <MX_DMA_Init+0x78>)
 8002498:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800249a:	4a13      	ldr	r2, [pc, #76]	@ (80024e8 <MX_DMA_Init+0x78>)
 800249c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80024a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80024a2:	4b11      	ldr	r3, [pc, #68]	@ (80024e8 <MX_DMA_Init+0x78>)
 80024a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024a6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80024aa:	603b      	str	r3, [r7, #0]
 80024ac:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 80024ae:	2200      	movs	r2, #0
 80024b0:	2100      	movs	r1, #0
 80024b2:	2010      	movs	r0, #16
 80024b4:	f001 f97f 	bl	80037b6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80024b8:	2010      	movs	r0, #16
 80024ba:	f001 f998 	bl	80037ee <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80024be:	2200      	movs	r2, #0
 80024c0:	2100      	movs	r1, #0
 80024c2:	2038      	movs	r0, #56	@ 0x38
 80024c4:	f001 f977 	bl	80037b6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80024c8:	2038      	movs	r0, #56	@ 0x38
 80024ca:	f001 f990 	bl	80037ee <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 80024ce:	2200      	movs	r2, #0
 80024d0:	2100      	movs	r1, #0
 80024d2:	2045      	movs	r0, #69	@ 0x45
 80024d4:	f001 f96f 	bl	80037b6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 80024d8:	2045      	movs	r0, #69	@ 0x45
 80024da:	f001 f988 	bl	80037ee <HAL_NVIC_EnableIRQ>

}
 80024de:	bf00      	nop
 80024e0:	3708      	adds	r7, #8
 80024e2:	46bd      	mov	sp, r7
 80024e4:	bd80      	pop	{r7, pc}
 80024e6:	bf00      	nop
 80024e8:	40023800 	.word	0x40023800

080024ec <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80024ec:	b480      	push	{r7}
 80024ee:	b085      	sub	sp, #20
 80024f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80024f2:	2300      	movs	r3, #0
 80024f4:	60fb      	str	r3, [r7, #12]
 80024f6:	4b17      	ldr	r3, [pc, #92]	@ (8002554 <MX_GPIO_Init+0x68>)
 80024f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024fa:	4a16      	ldr	r2, [pc, #88]	@ (8002554 <MX_GPIO_Init+0x68>)
 80024fc:	f043 0301 	orr.w	r3, r3, #1
 8002500:	6313      	str	r3, [r2, #48]	@ 0x30
 8002502:	4b14      	ldr	r3, [pc, #80]	@ (8002554 <MX_GPIO_Init+0x68>)
 8002504:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002506:	f003 0301 	and.w	r3, r3, #1
 800250a:	60fb      	str	r3, [r7, #12]
 800250c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800250e:	2300      	movs	r3, #0
 8002510:	60bb      	str	r3, [r7, #8]
 8002512:	4b10      	ldr	r3, [pc, #64]	@ (8002554 <MX_GPIO_Init+0x68>)
 8002514:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002516:	4a0f      	ldr	r2, [pc, #60]	@ (8002554 <MX_GPIO_Init+0x68>)
 8002518:	f043 0304 	orr.w	r3, r3, #4
 800251c:	6313      	str	r3, [r2, #48]	@ 0x30
 800251e:	4b0d      	ldr	r3, [pc, #52]	@ (8002554 <MX_GPIO_Init+0x68>)
 8002520:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002522:	f003 0304 	and.w	r3, r3, #4
 8002526:	60bb      	str	r3, [r7, #8]
 8002528:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800252a:	2300      	movs	r3, #0
 800252c:	607b      	str	r3, [r7, #4]
 800252e:	4b09      	ldr	r3, [pc, #36]	@ (8002554 <MX_GPIO_Init+0x68>)
 8002530:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002532:	4a08      	ldr	r2, [pc, #32]	@ (8002554 <MX_GPIO_Init+0x68>)
 8002534:	f043 0302 	orr.w	r3, r3, #2
 8002538:	6313      	str	r3, [r2, #48]	@ 0x30
 800253a:	4b06      	ldr	r3, [pc, #24]	@ (8002554 <MX_GPIO_Init+0x68>)
 800253c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800253e:	f003 0302 	and.w	r3, r3, #2
 8002542:	607b      	str	r3, [r7, #4]
 8002544:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8002546:	bf00      	nop
 8002548:	3714      	adds	r7, #20
 800254a:	46bd      	mov	sp, r7
 800254c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002550:	4770      	bx	lr
 8002552:	bf00      	nop
 8002554:	40023800 	.word	0x40023800

08002558 <HAL_SPI_TxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8002558:	b480      	push	{r7}
 800255a:	b083      	sub	sp, #12
 800255c:	af00      	add	r7, sp, #0
 800255e:	6078      	str	r0, [r7, #4]
    // This is where you would set a flag, e.g.
    // g_transfer_complete = 1;
    // Your main loop can then check this flag before
    // filling the buffer with new data and calling show_leds() again.
}
 8002560:	bf00      	nop
 8002562:	370c      	adds	r7, #12
 8002564:	46bd      	mov	sp, r7
 8002566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800256a:	4770      	bx	lr

0800256c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800256c:	b480      	push	{r7}
 800256e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002570:	b672      	cpsid	i
}
 8002572:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002574:	bf00      	nop
 8002576:	e7fd      	b.n	8002574 <Error_Handler+0x8>

08002578 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002578:	b480      	push	{r7}
 800257a:	b083      	sub	sp, #12
 800257c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800257e:	2300      	movs	r3, #0
 8002580:	607b      	str	r3, [r7, #4]
 8002582:	4b10      	ldr	r3, [pc, #64]	@ (80025c4 <HAL_MspInit+0x4c>)
 8002584:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002586:	4a0f      	ldr	r2, [pc, #60]	@ (80025c4 <HAL_MspInit+0x4c>)
 8002588:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800258c:	6453      	str	r3, [r2, #68]	@ 0x44
 800258e:	4b0d      	ldr	r3, [pc, #52]	@ (80025c4 <HAL_MspInit+0x4c>)
 8002590:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002592:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002596:	607b      	str	r3, [r7, #4]
 8002598:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800259a:	2300      	movs	r3, #0
 800259c:	603b      	str	r3, [r7, #0]
 800259e:	4b09      	ldr	r3, [pc, #36]	@ (80025c4 <HAL_MspInit+0x4c>)
 80025a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025a2:	4a08      	ldr	r2, [pc, #32]	@ (80025c4 <HAL_MspInit+0x4c>)
 80025a4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80025a8:	6413      	str	r3, [r2, #64]	@ 0x40
 80025aa:	4b06      	ldr	r3, [pc, #24]	@ (80025c4 <HAL_MspInit+0x4c>)
 80025ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80025b2:	603b      	str	r3, [r7, #0]
 80025b4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80025b6:	bf00      	nop
 80025b8:	370c      	adds	r7, #12
 80025ba:	46bd      	mov	sp, r7
 80025bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c0:	4770      	bx	lr
 80025c2:	bf00      	nop
 80025c4:	40023800 	.word	0x40023800

080025c8 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80025c8:	b580      	push	{r7, lr}
 80025ca:	b08a      	sub	sp, #40	@ 0x28
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025d0:	f107 0314 	add.w	r3, r7, #20
 80025d4:	2200      	movs	r2, #0
 80025d6:	601a      	str	r2, [r3, #0]
 80025d8:	605a      	str	r2, [r3, #4]
 80025da:	609a      	str	r2, [r3, #8]
 80025dc:	60da      	str	r2, [r3, #12]
 80025de:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	4a2f      	ldr	r2, [pc, #188]	@ (80026a4 <HAL_ADC_MspInit+0xdc>)
 80025e6:	4293      	cmp	r3, r2
 80025e8:	d157      	bne.n	800269a <HAL_ADC_MspInit+0xd2>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80025ea:	2300      	movs	r3, #0
 80025ec:	613b      	str	r3, [r7, #16]
 80025ee:	4b2e      	ldr	r3, [pc, #184]	@ (80026a8 <HAL_ADC_MspInit+0xe0>)
 80025f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025f2:	4a2d      	ldr	r2, [pc, #180]	@ (80026a8 <HAL_ADC_MspInit+0xe0>)
 80025f4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80025f8:	6453      	str	r3, [r2, #68]	@ 0x44
 80025fa:	4b2b      	ldr	r3, [pc, #172]	@ (80026a8 <HAL_ADC_MspInit+0xe0>)
 80025fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002602:	613b      	str	r3, [r7, #16]
 8002604:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002606:	2300      	movs	r3, #0
 8002608:	60fb      	str	r3, [r7, #12]
 800260a:	4b27      	ldr	r3, [pc, #156]	@ (80026a8 <HAL_ADC_MspInit+0xe0>)
 800260c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800260e:	4a26      	ldr	r2, [pc, #152]	@ (80026a8 <HAL_ADC_MspInit+0xe0>)
 8002610:	f043 0301 	orr.w	r3, r3, #1
 8002614:	6313      	str	r3, [r2, #48]	@ 0x30
 8002616:	4b24      	ldr	r3, [pc, #144]	@ (80026a8 <HAL_ADC_MspInit+0xe0>)
 8002618:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800261a:	f003 0301 	and.w	r3, r3, #1
 800261e:	60fb      	str	r3, [r7, #12]
 8002620:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002622:	2301      	movs	r3, #1
 8002624:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002626:	2303      	movs	r3, #3
 8002628:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800262a:	2300      	movs	r3, #0
 800262c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800262e:	f107 0314 	add.w	r3, r7, #20
 8002632:	4619      	mov	r1, r3
 8002634:	481d      	ldr	r0, [pc, #116]	@ (80026ac <HAL_ADC_MspInit+0xe4>)
 8002636:	f001 fcf7 	bl	8004028 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800263a:	4b1d      	ldr	r3, [pc, #116]	@ (80026b0 <HAL_ADC_MspInit+0xe8>)
 800263c:	4a1d      	ldr	r2, [pc, #116]	@ (80026b4 <HAL_ADC_MspInit+0xec>)
 800263e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8002640:	4b1b      	ldr	r3, [pc, #108]	@ (80026b0 <HAL_ADC_MspInit+0xe8>)
 8002642:	2200      	movs	r2, #0
 8002644:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002646:	4b1a      	ldr	r3, [pc, #104]	@ (80026b0 <HAL_ADC_MspInit+0xe8>)
 8002648:	2200      	movs	r2, #0
 800264a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800264c:	4b18      	ldr	r3, [pc, #96]	@ (80026b0 <HAL_ADC_MspInit+0xe8>)
 800264e:	2200      	movs	r2, #0
 8002650:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002652:	4b17      	ldr	r3, [pc, #92]	@ (80026b0 <HAL_ADC_MspInit+0xe8>)
 8002654:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002658:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800265a:	4b15      	ldr	r3, [pc, #84]	@ (80026b0 <HAL_ADC_MspInit+0xe8>)
 800265c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002660:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002662:	4b13      	ldr	r3, [pc, #76]	@ (80026b0 <HAL_ADC_MspInit+0xe8>)
 8002664:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002668:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800266a:	4b11      	ldr	r3, [pc, #68]	@ (80026b0 <HAL_ADC_MspInit+0xe8>)
 800266c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002670:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002672:	4b0f      	ldr	r3, [pc, #60]	@ (80026b0 <HAL_ADC_MspInit+0xe8>)
 8002674:	2200      	movs	r2, #0
 8002676:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002678:	4b0d      	ldr	r3, [pc, #52]	@ (80026b0 <HAL_ADC_MspInit+0xe8>)
 800267a:	2200      	movs	r2, #0
 800267c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800267e:	480c      	ldr	r0, [pc, #48]	@ (80026b0 <HAL_ADC_MspInit+0xe8>)
 8002680:	f001 f8d0 	bl	8003824 <HAL_DMA_Init>
 8002684:	4603      	mov	r3, r0
 8002686:	2b00      	cmp	r3, #0
 8002688:	d001      	beq.n	800268e <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 800268a:	f7ff ff6f 	bl	800256c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	4a07      	ldr	r2, [pc, #28]	@ (80026b0 <HAL_ADC_MspInit+0xe8>)
 8002692:	639a      	str	r2, [r3, #56]	@ 0x38
 8002694:	4a06      	ldr	r2, [pc, #24]	@ (80026b0 <HAL_ADC_MspInit+0xe8>)
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 800269a:	bf00      	nop
 800269c:	3728      	adds	r7, #40	@ 0x28
 800269e:	46bd      	mov	sp, r7
 80026a0:	bd80      	pop	{r7, pc}
 80026a2:	bf00      	nop
 80026a4:	40012000 	.word	0x40012000
 80026a8:	40023800 	.word	0x40023800
 80026ac:	40020000 	.word	0x40020000
 80026b0:	20001ae0 	.word	0x20001ae0
 80026b4:	40026410 	.word	0x40026410

080026b8 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80026b8:	b580      	push	{r7, lr}
 80026ba:	b08a      	sub	sp, #40	@ 0x28
 80026bc:	af00      	add	r7, sp, #0
 80026be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026c0:	f107 0314 	add.w	r3, r7, #20
 80026c4:	2200      	movs	r2, #0
 80026c6:	601a      	str	r2, [r3, #0]
 80026c8:	605a      	str	r2, [r3, #4]
 80026ca:	609a      	str	r2, [r3, #8]
 80026cc:	60da      	str	r2, [r3, #12]
 80026ce:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	4a43      	ldr	r2, [pc, #268]	@ (80027e4 <HAL_SPI_MspInit+0x12c>)
 80026d6:	4293      	cmp	r3, r2
 80026d8:	d17f      	bne.n	80027da <HAL_SPI_MspInit+0x122>
  {
    /* USER CODE BEGIN SPI3_MspInit 0 */

    /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 80026da:	2300      	movs	r3, #0
 80026dc:	613b      	str	r3, [r7, #16]
 80026de:	4b42      	ldr	r3, [pc, #264]	@ (80027e8 <HAL_SPI_MspInit+0x130>)
 80026e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026e2:	4a41      	ldr	r2, [pc, #260]	@ (80027e8 <HAL_SPI_MspInit+0x130>)
 80026e4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80026e8:	6413      	str	r3, [r2, #64]	@ 0x40
 80026ea:	4b3f      	ldr	r3, [pc, #252]	@ (80027e8 <HAL_SPI_MspInit+0x130>)
 80026ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026ee:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80026f2:	613b      	str	r3, [r7, #16]
 80026f4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80026f6:	2300      	movs	r3, #0
 80026f8:	60fb      	str	r3, [r7, #12]
 80026fa:	4b3b      	ldr	r3, [pc, #236]	@ (80027e8 <HAL_SPI_MspInit+0x130>)
 80026fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026fe:	4a3a      	ldr	r2, [pc, #232]	@ (80027e8 <HAL_SPI_MspInit+0x130>)
 8002700:	f043 0304 	orr.w	r3, r3, #4
 8002704:	6313      	str	r3, [r2, #48]	@ 0x30
 8002706:	4b38      	ldr	r3, [pc, #224]	@ (80027e8 <HAL_SPI_MspInit+0x130>)
 8002708:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800270a:	f003 0304 	and.w	r3, r3, #4
 800270e:	60fb      	str	r3, [r7, #12]
 8002710:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002712:	2300      	movs	r3, #0
 8002714:	60bb      	str	r3, [r7, #8]
 8002716:	4b34      	ldr	r3, [pc, #208]	@ (80027e8 <HAL_SPI_MspInit+0x130>)
 8002718:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800271a:	4a33      	ldr	r2, [pc, #204]	@ (80027e8 <HAL_SPI_MspInit+0x130>)
 800271c:	f043 0302 	orr.w	r3, r3, #2
 8002720:	6313      	str	r3, [r2, #48]	@ 0x30
 8002722:	4b31      	ldr	r3, [pc, #196]	@ (80027e8 <HAL_SPI_MspInit+0x130>)
 8002724:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002726:	f003 0302 	and.w	r3, r3, #2
 800272a:	60bb      	str	r3, [r7, #8]
 800272c:	68bb      	ldr	r3, [r7, #8]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PB5     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800272e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002732:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002734:	2302      	movs	r3, #2
 8002736:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002738:	2300      	movs	r3, #0
 800273a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800273c:	2303      	movs	r3, #3
 800273e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002740:	2306      	movs	r3, #6
 8002742:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002744:	f107 0314 	add.w	r3, r7, #20
 8002748:	4619      	mov	r1, r3
 800274a:	4828      	ldr	r0, [pc, #160]	@ (80027ec <HAL_SPI_MspInit+0x134>)
 800274c:	f001 fc6c 	bl	8004028 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8002750:	2320      	movs	r3, #32
 8002752:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002754:	2302      	movs	r3, #2
 8002756:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002758:	2300      	movs	r3, #0
 800275a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800275c:	2303      	movs	r3, #3
 800275e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002760:	2306      	movs	r3, #6
 8002762:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002764:	f107 0314 	add.w	r3, r7, #20
 8002768:	4619      	mov	r1, r3
 800276a:	4821      	ldr	r0, [pc, #132]	@ (80027f0 <HAL_SPI_MspInit+0x138>)
 800276c:	f001 fc5c 	bl	8004028 <HAL_GPIO_Init>

    /* SPI3 DMA Init */
    /* SPI3_TX Init */
    hdma_spi3_tx.Instance = DMA1_Stream5;
 8002770:	4b20      	ldr	r3, [pc, #128]	@ (80027f4 <HAL_SPI_MspInit+0x13c>)
 8002772:	4a21      	ldr	r2, [pc, #132]	@ (80027f8 <HAL_SPI_MspInit+0x140>)
 8002774:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 8002776:	4b1f      	ldr	r3, [pc, #124]	@ (80027f4 <HAL_SPI_MspInit+0x13c>)
 8002778:	2200      	movs	r2, #0
 800277a:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800277c:	4b1d      	ldr	r3, [pc, #116]	@ (80027f4 <HAL_SPI_MspInit+0x13c>)
 800277e:	2240      	movs	r2, #64	@ 0x40
 8002780:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002782:	4b1c      	ldr	r3, [pc, #112]	@ (80027f4 <HAL_SPI_MspInit+0x13c>)
 8002784:	2200      	movs	r2, #0
 8002786:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002788:	4b1a      	ldr	r3, [pc, #104]	@ (80027f4 <HAL_SPI_MspInit+0x13c>)
 800278a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800278e:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002790:	4b18      	ldr	r3, [pc, #96]	@ (80027f4 <HAL_SPI_MspInit+0x13c>)
 8002792:	2200      	movs	r2, #0
 8002794:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002796:	4b17      	ldr	r3, [pc, #92]	@ (80027f4 <HAL_SPI_MspInit+0x13c>)
 8002798:	2200      	movs	r2, #0
 800279a:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_NORMAL;
 800279c:	4b15      	ldr	r3, [pc, #84]	@ (80027f4 <HAL_SPI_MspInit+0x13c>)
 800279e:	2200      	movs	r2, #0
 80027a0:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_LOW;
 80027a2:	4b14      	ldr	r3, [pc, #80]	@ (80027f4 <HAL_SPI_MspInit+0x13c>)
 80027a4:	2200      	movs	r2, #0
 80027a6:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80027a8:	4b12      	ldr	r3, [pc, #72]	@ (80027f4 <HAL_SPI_MspInit+0x13c>)
 80027aa:	2200      	movs	r2, #0
 80027ac:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 80027ae:	4811      	ldr	r0, [pc, #68]	@ (80027f4 <HAL_SPI_MspInit+0x13c>)
 80027b0:	f001 f838 	bl	8003824 <HAL_DMA_Init>
 80027b4:	4603      	mov	r3, r0
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d001      	beq.n	80027be <HAL_SPI_MspInit+0x106>
    {
      Error_Handler();
 80027ba:	f7ff fed7 	bl	800256c <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi3_tx);
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	4a0c      	ldr	r2, [pc, #48]	@ (80027f4 <HAL_SPI_MspInit+0x13c>)
 80027c2:	649a      	str	r2, [r3, #72]	@ 0x48
 80027c4:	4a0b      	ldr	r2, [pc, #44]	@ (80027f4 <HAL_SPI_MspInit+0x13c>)
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI3 interrupt Init */
    HAL_NVIC_SetPriority(SPI3_IRQn, 0, 0);
 80027ca:	2200      	movs	r2, #0
 80027cc:	2100      	movs	r1, #0
 80027ce:	2033      	movs	r0, #51	@ 0x33
 80027d0:	f000 fff1 	bl	80037b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 80027d4:	2033      	movs	r0, #51	@ 0x33
 80027d6:	f001 f80a 	bl	80037ee <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI3_MspInit 1 */

  }

}
 80027da:	bf00      	nop
 80027dc:	3728      	adds	r7, #40	@ 0x28
 80027de:	46bd      	mov	sp, r7
 80027e0:	bd80      	pop	{r7, pc}
 80027e2:	bf00      	nop
 80027e4:	40003c00 	.word	0x40003c00
 80027e8:	40023800 	.word	0x40023800
 80027ec:	40020800 	.word	0x40020800
 80027f0:	40020400 	.word	0x40020400
 80027f4:	20001b98 	.word	0x20001b98
 80027f8:	40026088 	.word	0x40026088

080027fc <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80027fc:	b480      	push	{r7}
 80027fe:	b085      	sub	sp, #20
 8002800:	af00      	add	r7, sp, #0
 8002802:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800280c:	d10d      	bne.n	800282a <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800280e:	2300      	movs	r3, #0
 8002810:	60fb      	str	r3, [r7, #12]
 8002812:	4b09      	ldr	r3, [pc, #36]	@ (8002838 <HAL_TIM_Base_MspInit+0x3c>)
 8002814:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002816:	4a08      	ldr	r2, [pc, #32]	@ (8002838 <HAL_TIM_Base_MspInit+0x3c>)
 8002818:	f043 0301 	orr.w	r3, r3, #1
 800281c:	6413      	str	r3, [r2, #64]	@ 0x40
 800281e:	4b06      	ldr	r3, [pc, #24]	@ (8002838 <HAL_TIM_Base_MspInit+0x3c>)
 8002820:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002822:	f003 0301 	and.w	r3, r3, #1
 8002826:	60fb      	str	r3, [r7, #12]
 8002828:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 800282a:	bf00      	nop
 800282c:	3714      	adds	r7, #20
 800282e:	46bd      	mov	sp, r7
 8002830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002834:	4770      	bx	lr
 8002836:	bf00      	nop
 8002838:	40023800 	.word	0x40023800

0800283c <HAL_USART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param husart: USART handle pointer
  * @retval None
  */
void HAL_USART_MspInit(USART_HandleTypeDef* husart)
{
 800283c:	b580      	push	{r7, lr}
 800283e:	b08a      	sub	sp, #40	@ 0x28
 8002840:	af00      	add	r7, sp, #0
 8002842:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002844:	f107 0314 	add.w	r3, r7, #20
 8002848:	2200      	movs	r2, #0
 800284a:	601a      	str	r2, [r3, #0]
 800284c:	605a      	str	r2, [r3, #4]
 800284e:	609a      	str	r2, [r3, #8]
 8002850:	60da      	str	r2, [r3, #12]
 8002852:	611a      	str	r2, [r3, #16]
  if(husart->Instance==USART6)
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	4a34      	ldr	r2, [pc, #208]	@ (800292c <HAL_USART_MspInit+0xf0>)
 800285a:	4293      	cmp	r3, r2
 800285c:	d162      	bne.n	8002924 <HAL_USART_MspInit+0xe8>
  {
    /* USER CODE BEGIN USART6_MspInit 0 */

    /* USER CODE END USART6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 800285e:	2300      	movs	r3, #0
 8002860:	613b      	str	r3, [r7, #16]
 8002862:	4b33      	ldr	r3, [pc, #204]	@ (8002930 <HAL_USART_MspInit+0xf4>)
 8002864:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002866:	4a32      	ldr	r2, [pc, #200]	@ (8002930 <HAL_USART_MspInit+0xf4>)
 8002868:	f043 0320 	orr.w	r3, r3, #32
 800286c:	6453      	str	r3, [r2, #68]	@ 0x44
 800286e:	4b30      	ldr	r3, [pc, #192]	@ (8002930 <HAL_USART_MspInit+0xf4>)
 8002870:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002872:	f003 0320 	and.w	r3, r3, #32
 8002876:	613b      	str	r3, [r7, #16]
 8002878:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800287a:	2300      	movs	r3, #0
 800287c:	60fb      	str	r3, [r7, #12]
 800287e:	4b2c      	ldr	r3, [pc, #176]	@ (8002930 <HAL_USART_MspInit+0xf4>)
 8002880:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002882:	4a2b      	ldr	r2, [pc, #172]	@ (8002930 <HAL_USART_MspInit+0xf4>)
 8002884:	f043 0304 	orr.w	r3, r3, #4
 8002888:	6313      	str	r3, [r2, #48]	@ 0x30
 800288a:	4b29      	ldr	r3, [pc, #164]	@ (8002930 <HAL_USART_MspInit+0xf4>)
 800288c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800288e:	f003 0304 	and.w	r3, r3, #4
 8002892:	60fb      	str	r3, [r7, #12]
 8002894:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration
    PC6     ------> USART6_TX
    PC7     ------> USART6_RX
    PC8     ------> USART6_CK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8;
 8002896:	f44f 73e0 	mov.w	r3, #448	@ 0x1c0
 800289a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800289c:	2302      	movs	r3, #2
 800289e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028a0:	2300      	movs	r3, #0
 80028a2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028a4:	2303      	movs	r3, #3
 80028a6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80028a8:	2308      	movs	r3, #8
 80028aa:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80028ac:	f107 0314 	add.w	r3, r7, #20
 80028b0:	4619      	mov	r1, r3
 80028b2:	4820      	ldr	r0, [pc, #128]	@ (8002934 <HAL_USART_MspInit+0xf8>)
 80028b4:	f001 fbb8 	bl	8004028 <HAL_GPIO_Init>

    /* USART6 DMA Init */
    /* USART6_TX Init */
    hdma_usart6_tx.Instance = DMA2_Stream6;
 80028b8:	4b1f      	ldr	r3, [pc, #124]	@ (8002938 <HAL_USART_MspInit+0xfc>)
 80028ba:	4a20      	ldr	r2, [pc, #128]	@ (800293c <HAL_USART_MspInit+0x100>)
 80028bc:	601a      	str	r2, [r3, #0]
    hdma_usart6_tx.Init.Channel = DMA_CHANNEL_5;
 80028be:	4b1e      	ldr	r3, [pc, #120]	@ (8002938 <HAL_USART_MspInit+0xfc>)
 80028c0:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 80028c4:	605a      	str	r2, [r3, #4]
    hdma_usart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80028c6:	4b1c      	ldr	r3, [pc, #112]	@ (8002938 <HAL_USART_MspInit+0xfc>)
 80028c8:	2240      	movs	r2, #64	@ 0x40
 80028ca:	609a      	str	r2, [r3, #8]
    hdma_usart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80028cc:	4b1a      	ldr	r3, [pc, #104]	@ (8002938 <HAL_USART_MspInit+0xfc>)
 80028ce:	2200      	movs	r2, #0
 80028d0:	60da      	str	r2, [r3, #12]
    hdma_usart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 80028d2:	4b19      	ldr	r3, [pc, #100]	@ (8002938 <HAL_USART_MspInit+0xfc>)
 80028d4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80028d8:	611a      	str	r2, [r3, #16]
    hdma_usart6_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80028da:	4b17      	ldr	r3, [pc, #92]	@ (8002938 <HAL_USART_MspInit+0xfc>)
 80028dc:	2200      	movs	r2, #0
 80028de:	615a      	str	r2, [r3, #20]
    hdma_usart6_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80028e0:	4b15      	ldr	r3, [pc, #84]	@ (8002938 <HAL_USART_MspInit+0xfc>)
 80028e2:	2200      	movs	r2, #0
 80028e4:	619a      	str	r2, [r3, #24]
    hdma_usart6_tx.Init.Mode = DMA_NORMAL;
 80028e6:	4b14      	ldr	r3, [pc, #80]	@ (8002938 <HAL_USART_MspInit+0xfc>)
 80028e8:	2200      	movs	r2, #0
 80028ea:	61da      	str	r2, [r3, #28]
    hdma_usart6_tx.Init.Priority = DMA_PRIORITY_LOW;
 80028ec:	4b12      	ldr	r3, [pc, #72]	@ (8002938 <HAL_USART_MspInit+0xfc>)
 80028ee:	2200      	movs	r2, #0
 80028f0:	621a      	str	r2, [r3, #32]
    hdma_usart6_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80028f2:	4b11      	ldr	r3, [pc, #68]	@ (8002938 <HAL_USART_MspInit+0xfc>)
 80028f4:	2200      	movs	r2, #0
 80028f6:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart6_tx) != HAL_OK)
 80028f8:	480f      	ldr	r0, [pc, #60]	@ (8002938 <HAL_USART_MspInit+0xfc>)
 80028fa:	f000 ff93 	bl	8003824 <HAL_DMA_Init>
 80028fe:	4603      	mov	r3, r0
 8002900:	2b00      	cmp	r3, #0
 8002902:	d001      	beq.n	8002908 <HAL_USART_MspInit+0xcc>
    {
      Error_Handler();
 8002904:	f7ff fe32 	bl	800256c <Error_Handler>
    }

    __HAL_LINKDMA(husart,hdmatx,hdma_usart6_tx);
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	4a0b      	ldr	r2, [pc, #44]	@ (8002938 <HAL_USART_MspInit+0xfc>)
 800290c:	635a      	str	r2, [r3, #52]	@ 0x34
 800290e:	4a0a      	ldr	r2, [pc, #40]	@ (8002938 <HAL_USART_MspInit+0xfc>)
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART6 interrupt Init */
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8002914:	2200      	movs	r2, #0
 8002916:	2100      	movs	r1, #0
 8002918:	2047      	movs	r0, #71	@ 0x47
 800291a:	f000 ff4c 	bl	80037b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 800291e:	2047      	movs	r0, #71	@ 0x47
 8002920:	f000 ff65 	bl	80037ee <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART6_MspInit 1 */

  }

}
 8002924:	bf00      	nop
 8002926:	3728      	adds	r7, #40	@ 0x28
 8002928:	46bd      	mov	sp, r7
 800292a:	bd80      	pop	{r7, pc}
 800292c:	40011400 	.word	0x40011400
 8002930:	40023800 	.word	0x40023800
 8002934:	40020800 	.word	0x40020800
 8002938:	20001c84 	.word	0x20001c84
 800293c:	400264a0 	.word	0x400264a0

08002940 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002940:	b480      	push	{r7}
 8002942:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002944:	bf00      	nop
 8002946:	e7fd      	b.n	8002944 <NMI_Handler+0x4>

08002948 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002948:	b480      	push	{r7}
 800294a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800294c:	bf00      	nop
 800294e:	e7fd      	b.n	800294c <HardFault_Handler+0x4>

08002950 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002950:	b480      	push	{r7}
 8002952:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002954:	bf00      	nop
 8002956:	e7fd      	b.n	8002954 <MemManage_Handler+0x4>

08002958 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002958:	b480      	push	{r7}
 800295a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800295c:	bf00      	nop
 800295e:	e7fd      	b.n	800295c <BusFault_Handler+0x4>

08002960 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002960:	b480      	push	{r7}
 8002962:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002964:	bf00      	nop
 8002966:	e7fd      	b.n	8002964 <UsageFault_Handler+0x4>

08002968 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002968:	b480      	push	{r7}
 800296a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800296c:	bf00      	nop
 800296e:	46bd      	mov	sp, r7
 8002970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002974:	4770      	bx	lr

08002976 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002976:	b480      	push	{r7}
 8002978:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800297a:	bf00      	nop
 800297c:	46bd      	mov	sp, r7
 800297e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002982:	4770      	bx	lr

08002984 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002984:	b480      	push	{r7}
 8002986:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002988:	bf00      	nop
 800298a:	46bd      	mov	sp, r7
 800298c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002990:	4770      	bx	lr

08002992 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002992:	b580      	push	{r7, lr}
 8002994:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002996:	f000 f989 	bl	8002cac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800299a:	bf00      	nop
 800299c:	bd80      	pop	{r7, pc}
	...

080029a0 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80029a0:	b580      	push	{r7, lr}
 80029a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 80029a4:	4802      	ldr	r0, [pc, #8]	@ (80029b0 <DMA1_Stream5_IRQHandler+0x10>)
 80029a6:	f001 f8d5 	bl	8003b54 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80029aa:	bf00      	nop
 80029ac:	bd80      	pop	{r7, pc}
 80029ae:	bf00      	nop
 80029b0:	20001b98 	.word	0x20001b98

080029b4 <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 80029b4:	b580      	push	{r7, lr}
 80029b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi3);
 80029b8:	4802      	ldr	r0, [pc, #8]	@ (80029c4 <SPI3_IRQHandler+0x10>)
 80029ba:	f002 fa65 	bl	8004e88 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 80029be:	bf00      	nop
 80029c0:	bd80      	pop	{r7, pc}
 80029c2:	bf00      	nop
 80029c4:	20001b40 	.word	0x20001b40

080029c8 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80029c8:	b580      	push	{r7, lr}
 80029ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80029cc:	4802      	ldr	r0, [pc, #8]	@ (80029d8 <DMA2_Stream0_IRQHandler+0x10>)
 80029ce:	f001 f8c1 	bl	8003b54 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80029d2:	bf00      	nop
 80029d4:	bd80      	pop	{r7, pc}
 80029d6:	bf00      	nop
 80029d8:	20001ae0 	.word	0x20001ae0

080029dc <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 80029dc:	b580      	push	{r7, lr}
 80029de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_tx);
 80029e0:	4802      	ldr	r0, [pc, #8]	@ (80029ec <DMA2_Stream6_IRQHandler+0x10>)
 80029e2:	f001 f8b7 	bl	8003b54 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 80029e6:	bf00      	nop
 80029e8:	bd80      	pop	{r7, pc}
 80029ea:	bf00      	nop
 80029ec:	20001c84 	.word	0x20001c84

080029f0 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_USART_IRQHandler(&husart6);
 80029f4:	4802      	ldr	r0, [pc, #8]	@ (8002a00 <USART6_IRQHandler+0x10>)
 80029f6:	f003 f8cb 	bl	8005b90 <HAL_USART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 80029fa:	bf00      	nop
 80029fc:	bd80      	pop	{r7, pc}
 80029fe:	bf00      	nop
 8002a00:	20001c40 	.word	0x20001c40

08002a04 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002a04:	b480      	push	{r7}
 8002a06:	af00      	add	r7, sp, #0
  return 1;
 8002a08:	2301      	movs	r3, #1
}
 8002a0a:	4618      	mov	r0, r3
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a12:	4770      	bx	lr

08002a14 <_kill>:

int _kill(int pid, int sig)
{
 8002a14:	b580      	push	{r7, lr}
 8002a16:	b082      	sub	sp, #8
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	6078      	str	r0, [r7, #4]
 8002a1c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002a1e:	f005 fa7b 	bl	8007f18 <__errno>
 8002a22:	4603      	mov	r3, r0
 8002a24:	2216      	movs	r2, #22
 8002a26:	601a      	str	r2, [r3, #0]
  return -1;
 8002a28:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002a2c:	4618      	mov	r0, r3
 8002a2e:	3708      	adds	r7, #8
 8002a30:	46bd      	mov	sp, r7
 8002a32:	bd80      	pop	{r7, pc}

08002a34 <_exit>:

void _exit (int status)
{
 8002a34:	b580      	push	{r7, lr}
 8002a36:	b082      	sub	sp, #8
 8002a38:	af00      	add	r7, sp, #0
 8002a3a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002a3c:	f04f 31ff 	mov.w	r1, #4294967295
 8002a40:	6878      	ldr	r0, [r7, #4]
 8002a42:	f7ff ffe7 	bl	8002a14 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002a46:	bf00      	nop
 8002a48:	e7fd      	b.n	8002a46 <_exit+0x12>

08002a4a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002a4a:	b580      	push	{r7, lr}
 8002a4c:	b086      	sub	sp, #24
 8002a4e:	af00      	add	r7, sp, #0
 8002a50:	60f8      	str	r0, [r7, #12]
 8002a52:	60b9      	str	r1, [r7, #8]
 8002a54:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a56:	2300      	movs	r3, #0
 8002a58:	617b      	str	r3, [r7, #20]
 8002a5a:	e00a      	b.n	8002a72 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002a5c:	f3af 8000 	nop.w
 8002a60:	4601      	mov	r1, r0
 8002a62:	68bb      	ldr	r3, [r7, #8]
 8002a64:	1c5a      	adds	r2, r3, #1
 8002a66:	60ba      	str	r2, [r7, #8]
 8002a68:	b2ca      	uxtb	r2, r1
 8002a6a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a6c:	697b      	ldr	r3, [r7, #20]
 8002a6e:	3301      	adds	r3, #1
 8002a70:	617b      	str	r3, [r7, #20]
 8002a72:	697a      	ldr	r2, [r7, #20]
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	429a      	cmp	r2, r3
 8002a78:	dbf0      	blt.n	8002a5c <_read+0x12>
  }

  return len;
 8002a7a:	687b      	ldr	r3, [r7, #4]
}
 8002a7c:	4618      	mov	r0, r3
 8002a7e:	3718      	adds	r7, #24
 8002a80:	46bd      	mov	sp, r7
 8002a82:	bd80      	pop	{r7, pc}

08002a84 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002a84:	b580      	push	{r7, lr}
 8002a86:	b086      	sub	sp, #24
 8002a88:	af00      	add	r7, sp, #0
 8002a8a:	60f8      	str	r0, [r7, #12]
 8002a8c:	60b9      	str	r1, [r7, #8]
 8002a8e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a90:	2300      	movs	r3, #0
 8002a92:	617b      	str	r3, [r7, #20]
 8002a94:	e009      	b.n	8002aaa <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002a96:	68bb      	ldr	r3, [r7, #8]
 8002a98:	1c5a      	adds	r2, r3, #1
 8002a9a:	60ba      	str	r2, [r7, #8]
 8002a9c:	781b      	ldrb	r3, [r3, #0]
 8002a9e:	4618      	mov	r0, r3
 8002aa0:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002aa4:	697b      	ldr	r3, [r7, #20]
 8002aa6:	3301      	adds	r3, #1
 8002aa8:	617b      	str	r3, [r7, #20]
 8002aaa:	697a      	ldr	r2, [r7, #20]
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	429a      	cmp	r2, r3
 8002ab0:	dbf1      	blt.n	8002a96 <_write+0x12>
  }
  return len;
 8002ab2:	687b      	ldr	r3, [r7, #4]
}
 8002ab4:	4618      	mov	r0, r3
 8002ab6:	3718      	adds	r7, #24
 8002ab8:	46bd      	mov	sp, r7
 8002aba:	bd80      	pop	{r7, pc}

08002abc <_close>:

int _close(int file)
{
 8002abc:	b480      	push	{r7}
 8002abe:	b083      	sub	sp, #12
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002ac4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002ac8:	4618      	mov	r0, r3
 8002aca:	370c      	adds	r7, #12
 8002acc:	46bd      	mov	sp, r7
 8002ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad2:	4770      	bx	lr

08002ad4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002ad4:	b480      	push	{r7}
 8002ad6:	b083      	sub	sp, #12
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	6078      	str	r0, [r7, #4]
 8002adc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002ade:	683b      	ldr	r3, [r7, #0]
 8002ae0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002ae4:	605a      	str	r2, [r3, #4]
  return 0;
 8002ae6:	2300      	movs	r3, #0
}
 8002ae8:	4618      	mov	r0, r3
 8002aea:	370c      	adds	r7, #12
 8002aec:	46bd      	mov	sp, r7
 8002aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af2:	4770      	bx	lr

08002af4 <_isatty>:

int _isatty(int file)
{
 8002af4:	b480      	push	{r7}
 8002af6:	b083      	sub	sp, #12
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002afc:	2301      	movs	r3, #1
}
 8002afe:	4618      	mov	r0, r3
 8002b00:	370c      	adds	r7, #12
 8002b02:	46bd      	mov	sp, r7
 8002b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b08:	4770      	bx	lr

08002b0a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002b0a:	b480      	push	{r7}
 8002b0c:	b085      	sub	sp, #20
 8002b0e:	af00      	add	r7, sp, #0
 8002b10:	60f8      	str	r0, [r7, #12]
 8002b12:	60b9      	str	r1, [r7, #8]
 8002b14:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002b16:	2300      	movs	r3, #0
}
 8002b18:	4618      	mov	r0, r3
 8002b1a:	3714      	adds	r7, #20
 8002b1c:	46bd      	mov	sp, r7
 8002b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b22:	4770      	bx	lr

08002b24 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002b24:	b580      	push	{r7, lr}
 8002b26:	b086      	sub	sp, #24
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002b2c:	4a14      	ldr	r2, [pc, #80]	@ (8002b80 <_sbrk+0x5c>)
 8002b2e:	4b15      	ldr	r3, [pc, #84]	@ (8002b84 <_sbrk+0x60>)
 8002b30:	1ad3      	subs	r3, r2, r3
 8002b32:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002b34:	697b      	ldr	r3, [r7, #20]
 8002b36:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002b38:	4b13      	ldr	r3, [pc, #76]	@ (8002b88 <_sbrk+0x64>)
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d102      	bne.n	8002b46 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002b40:	4b11      	ldr	r3, [pc, #68]	@ (8002b88 <_sbrk+0x64>)
 8002b42:	4a12      	ldr	r2, [pc, #72]	@ (8002b8c <_sbrk+0x68>)
 8002b44:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002b46:	4b10      	ldr	r3, [pc, #64]	@ (8002b88 <_sbrk+0x64>)
 8002b48:	681a      	ldr	r2, [r3, #0]
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	4413      	add	r3, r2
 8002b4e:	693a      	ldr	r2, [r7, #16]
 8002b50:	429a      	cmp	r2, r3
 8002b52:	d207      	bcs.n	8002b64 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002b54:	f005 f9e0 	bl	8007f18 <__errno>
 8002b58:	4603      	mov	r3, r0
 8002b5a:	220c      	movs	r2, #12
 8002b5c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002b5e:	f04f 33ff 	mov.w	r3, #4294967295
 8002b62:	e009      	b.n	8002b78 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002b64:	4b08      	ldr	r3, [pc, #32]	@ (8002b88 <_sbrk+0x64>)
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002b6a:	4b07      	ldr	r3, [pc, #28]	@ (8002b88 <_sbrk+0x64>)
 8002b6c:	681a      	ldr	r2, [r3, #0]
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	4413      	add	r3, r2
 8002b72:	4a05      	ldr	r2, [pc, #20]	@ (8002b88 <_sbrk+0x64>)
 8002b74:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002b76:	68fb      	ldr	r3, [r7, #12]
}
 8002b78:	4618      	mov	r0, r3
 8002b7a:	3718      	adds	r7, #24
 8002b7c:	46bd      	mov	sp, r7
 8002b7e:	bd80      	pop	{r7, pc}
 8002b80:	20020000 	.word	0x20020000
 8002b84:	00000400 	.word	0x00000400
 8002b88:	20001d00 	.word	0x20001d00
 8002b8c:	20001e58 	.word	0x20001e58

08002b90 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002b90:	b480      	push	{r7}
 8002b92:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002b94:	4b06      	ldr	r3, [pc, #24]	@ (8002bb0 <SystemInit+0x20>)
 8002b96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b9a:	4a05      	ldr	r2, [pc, #20]	@ (8002bb0 <SystemInit+0x20>)
 8002b9c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002ba0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002ba4:	bf00      	nop
 8002ba6:	46bd      	mov	sp, r7
 8002ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bac:	4770      	bx	lr
 8002bae:	bf00      	nop
 8002bb0:	e000ed00 	.word	0xe000ed00

08002bb4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002bb4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002bec <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002bb8:	f7ff ffea 	bl	8002b90 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002bbc:	480c      	ldr	r0, [pc, #48]	@ (8002bf0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002bbe:	490d      	ldr	r1, [pc, #52]	@ (8002bf4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002bc0:	4a0d      	ldr	r2, [pc, #52]	@ (8002bf8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002bc2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002bc4:	e002      	b.n	8002bcc <LoopCopyDataInit>

08002bc6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002bc6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002bc8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002bca:	3304      	adds	r3, #4

08002bcc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002bcc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002bce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002bd0:	d3f9      	bcc.n	8002bc6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002bd2:	4a0a      	ldr	r2, [pc, #40]	@ (8002bfc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002bd4:	4c0a      	ldr	r4, [pc, #40]	@ (8002c00 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002bd6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002bd8:	e001      	b.n	8002bde <LoopFillZerobss>

08002bda <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002bda:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002bdc:	3204      	adds	r2, #4

08002bde <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002bde:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002be0:	d3fb      	bcc.n	8002bda <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002be2:	f005 f99f 	bl	8007f24 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002be6:	f7ff fa6f 	bl	80020c8 <main>
  bx  lr    
 8002bea:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002bec:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002bf0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002bf4:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8002bf8:	08026180 	.word	0x08026180
  ldr r2, =_sbss
 8002bfc:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8002c00:	20001e54 	.word	0x20001e54

08002c04 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002c04:	e7fe      	b.n	8002c04 <ADC_IRQHandler>
	...

08002c08 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002c08:	b580      	push	{r7, lr}
 8002c0a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002c0c:	4b0e      	ldr	r3, [pc, #56]	@ (8002c48 <HAL_Init+0x40>)
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	4a0d      	ldr	r2, [pc, #52]	@ (8002c48 <HAL_Init+0x40>)
 8002c12:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002c16:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002c18:	4b0b      	ldr	r3, [pc, #44]	@ (8002c48 <HAL_Init+0x40>)
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	4a0a      	ldr	r2, [pc, #40]	@ (8002c48 <HAL_Init+0x40>)
 8002c1e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002c22:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002c24:	4b08      	ldr	r3, [pc, #32]	@ (8002c48 <HAL_Init+0x40>)
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	4a07      	ldr	r2, [pc, #28]	@ (8002c48 <HAL_Init+0x40>)
 8002c2a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002c2e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002c30:	2003      	movs	r0, #3
 8002c32:	f000 fdb5 	bl	80037a0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002c36:	200f      	movs	r0, #15
 8002c38:	f000 f808 	bl	8002c4c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002c3c:	f7ff fc9c 	bl	8002578 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002c40:	2300      	movs	r3, #0
}
 8002c42:	4618      	mov	r0, r3
 8002c44:	bd80      	pop	{r7, pc}
 8002c46:	bf00      	nop
 8002c48:	40023c00 	.word	0x40023c00

08002c4c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002c4c:	b580      	push	{r7, lr}
 8002c4e:	b082      	sub	sp, #8
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002c54:	4b12      	ldr	r3, [pc, #72]	@ (8002ca0 <HAL_InitTick+0x54>)
 8002c56:	681a      	ldr	r2, [r3, #0]
 8002c58:	4b12      	ldr	r3, [pc, #72]	@ (8002ca4 <HAL_InitTick+0x58>)
 8002c5a:	781b      	ldrb	r3, [r3, #0]
 8002c5c:	4619      	mov	r1, r3
 8002c5e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002c62:	fbb3 f3f1 	udiv	r3, r3, r1
 8002c66:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c6a:	4618      	mov	r0, r3
 8002c6c:	f000 fdcd 	bl	800380a <HAL_SYSTICK_Config>
 8002c70:	4603      	mov	r3, r0
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d001      	beq.n	8002c7a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002c76:	2301      	movs	r3, #1
 8002c78:	e00e      	b.n	8002c98 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	2b0f      	cmp	r3, #15
 8002c7e:	d80a      	bhi.n	8002c96 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002c80:	2200      	movs	r2, #0
 8002c82:	6879      	ldr	r1, [r7, #4]
 8002c84:	f04f 30ff 	mov.w	r0, #4294967295
 8002c88:	f000 fd95 	bl	80037b6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002c8c:	4a06      	ldr	r2, [pc, #24]	@ (8002ca8 <HAL_InitTick+0x5c>)
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002c92:	2300      	movs	r3, #0
 8002c94:	e000      	b.n	8002c98 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002c96:	2301      	movs	r3, #1
}
 8002c98:	4618      	mov	r0, r3
 8002c9a:	3708      	adds	r7, #8
 8002c9c:	46bd      	mov	sp, r7
 8002c9e:	bd80      	pop	{r7, pc}
 8002ca0:	20000004 	.word	0x20000004
 8002ca4:	2000000c 	.word	0x2000000c
 8002ca8:	20000008 	.word	0x20000008

08002cac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002cac:	b480      	push	{r7}
 8002cae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002cb0:	4b06      	ldr	r3, [pc, #24]	@ (8002ccc <HAL_IncTick+0x20>)
 8002cb2:	781b      	ldrb	r3, [r3, #0]
 8002cb4:	461a      	mov	r2, r3
 8002cb6:	4b06      	ldr	r3, [pc, #24]	@ (8002cd0 <HAL_IncTick+0x24>)
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	4413      	add	r3, r2
 8002cbc:	4a04      	ldr	r2, [pc, #16]	@ (8002cd0 <HAL_IncTick+0x24>)
 8002cbe:	6013      	str	r3, [r2, #0]
}
 8002cc0:	bf00      	nop
 8002cc2:	46bd      	mov	sp, r7
 8002cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc8:	4770      	bx	lr
 8002cca:	bf00      	nop
 8002ccc:	2000000c 	.word	0x2000000c
 8002cd0:	20001d04 	.word	0x20001d04

08002cd4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002cd4:	b480      	push	{r7}
 8002cd6:	af00      	add	r7, sp, #0
  return uwTick;
 8002cd8:	4b03      	ldr	r3, [pc, #12]	@ (8002ce8 <HAL_GetTick+0x14>)
 8002cda:	681b      	ldr	r3, [r3, #0]
}
 8002cdc:	4618      	mov	r0, r3
 8002cde:	46bd      	mov	sp, r7
 8002ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce4:	4770      	bx	lr
 8002ce6:	bf00      	nop
 8002ce8:	20001d04 	.word	0x20001d04

08002cec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002cec:	b580      	push	{r7, lr}
 8002cee:	b084      	sub	sp, #16
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002cf4:	f7ff ffee 	bl	8002cd4 <HAL_GetTick>
 8002cf8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d04:	d005      	beq.n	8002d12 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002d06:	4b0a      	ldr	r3, [pc, #40]	@ (8002d30 <HAL_Delay+0x44>)
 8002d08:	781b      	ldrb	r3, [r3, #0]
 8002d0a:	461a      	mov	r2, r3
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	4413      	add	r3, r2
 8002d10:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002d12:	bf00      	nop
 8002d14:	f7ff ffde 	bl	8002cd4 <HAL_GetTick>
 8002d18:	4602      	mov	r2, r0
 8002d1a:	68bb      	ldr	r3, [r7, #8]
 8002d1c:	1ad3      	subs	r3, r2, r3
 8002d1e:	68fa      	ldr	r2, [r7, #12]
 8002d20:	429a      	cmp	r2, r3
 8002d22:	d8f7      	bhi.n	8002d14 <HAL_Delay+0x28>
  {
  }
}
 8002d24:	bf00      	nop
 8002d26:	bf00      	nop
 8002d28:	3710      	adds	r7, #16
 8002d2a:	46bd      	mov	sp, r7
 8002d2c:	bd80      	pop	{r7, pc}
 8002d2e:	bf00      	nop
 8002d30:	2000000c 	.word	0x2000000c

08002d34 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002d34:	b580      	push	{r7, lr}
 8002d36:	b084      	sub	sp, #16
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002d3c:	2300      	movs	r3, #0
 8002d3e:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d101      	bne.n	8002d4a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002d46:	2301      	movs	r3, #1
 8002d48:	e033      	b.n	8002db2 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d109      	bne.n	8002d66 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002d52:	6878      	ldr	r0, [r7, #4]
 8002d54:	f7ff fc38 	bl	80025c8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	2200      	movs	r2, #0
 8002d5c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	2200      	movs	r2, #0
 8002d62:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d6a:	f003 0310 	and.w	r3, r3, #16
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d118      	bne.n	8002da4 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d76:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002d7a:	f023 0302 	bic.w	r3, r3, #2
 8002d7e:	f043 0202 	orr.w	r2, r3, #2
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8002d86:	6878      	ldr	r0, [r7, #4]
 8002d88:	f000 fabc 	bl	8003304 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	2200      	movs	r2, #0
 8002d90:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d96:	f023 0303 	bic.w	r3, r3, #3
 8002d9a:	f043 0201 	orr.w	r2, r3, #1
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	641a      	str	r2, [r3, #64]	@ 0x40
 8002da2:	e001      	b.n	8002da8 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002da4:	2301      	movs	r3, #1
 8002da6:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	2200      	movs	r2, #0
 8002dac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002db0:	7bfb      	ldrb	r3, [r7, #15]
}
 8002db2:	4618      	mov	r0, r3
 8002db4:	3710      	adds	r7, #16
 8002db6:	46bd      	mov	sp, r7
 8002db8:	bd80      	pop	{r7, pc}
	...

08002dbc <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8002dbc:	b580      	push	{r7, lr}
 8002dbe:	b088      	sub	sp, #32
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	60f8      	str	r0, [r7, #12]
 8002dc4:	60b9      	str	r1, [r7, #8]
 8002dc6:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8002dc8:	2300      	movs	r3, #0
 8002dca:	617b      	str	r3, [r7, #20]
  ADC_Common_TypeDef *tmpADC_Common;
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002dcc:	2300      	movs	r3, #0
 8002dce:	77fb      	strb	r3, [r7, #31]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002dd6:	2b01      	cmp	r3, #1
 8002dd8:	d101      	bne.n	8002dde <HAL_ADC_Start_DMA+0x22>
 8002dda:	2302      	movs	r3, #2
 8002ddc:	e0eb      	b.n	8002fb6 <HAL_ADC_Start_DMA+0x1fa>
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	2201      	movs	r2, #1
 8002de2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	689b      	ldr	r3, [r3, #8]
 8002dec:	f003 0301 	and.w	r3, r3, #1
 8002df0:	2b01      	cmp	r3, #1
 8002df2:	d018      	beq.n	8002e26 <HAL_ADC_Start_DMA+0x6a>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	689a      	ldr	r2, [r3, #8]
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	f042 0201 	orr.w	r2, r2, #1
 8002e02:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002e04:	4b6e      	ldr	r3, [pc, #440]	@ (8002fc0 <HAL_ADC_Start_DMA+0x204>)
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	4a6e      	ldr	r2, [pc, #440]	@ (8002fc4 <HAL_ADC_Start_DMA+0x208>)
 8002e0a:	fba2 2303 	umull	r2, r3, r2, r3
 8002e0e:	0c9a      	lsrs	r2, r3, #18
 8002e10:	4613      	mov	r3, r2
 8002e12:	005b      	lsls	r3, r3, #1
 8002e14:	4413      	add	r3, r2
 8002e16:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 8002e18:	e002      	b.n	8002e20 <HAL_ADC_Start_DMA+0x64>
    {
      counter--;
 8002e1a:	697b      	ldr	r3, [r7, #20]
 8002e1c:	3b01      	subs	r3, #1
 8002e1e:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 8002e20:	697b      	ldr	r3, [r7, #20]
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d1f9      	bne.n	8002e1a <HAL_ADC_Start_DMA+0x5e>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	689b      	ldr	r3, [r3, #8]
 8002e2c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e30:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002e34:	d107      	bne.n	8002e46 <HAL_ADC_Start_DMA+0x8a>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	689a      	ldr	r2, [r3, #8]
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002e44:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	689b      	ldr	r3, [r3, #8]
 8002e4c:	f003 0301 	and.w	r3, r3, #1
 8002e50:	2b01      	cmp	r3, #1
 8002e52:	f040 80a3 	bne.w	8002f9c <HAL_ADC_Start_DMA+0x1e0>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e5a:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8002e5e:	f023 0301 	bic.w	r3, r3, #1
 8002e62:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	685b      	ldr	r3, [r3, #4]
 8002e70:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d007      	beq.n	8002e88 <HAL_ADC_Start_DMA+0xcc>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e7c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002e80:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e8c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002e90:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002e94:	d106      	bne.n	8002ea4 <HAL_ADC_Start_DMA+0xe8>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e9a:	f023 0206 	bic.w	r2, r3, #6
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	645a      	str	r2, [r3, #68]	@ 0x44
 8002ea2:	e002      	b.n	8002eaa <HAL_ADC_Start_DMA+0xee>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	2200      	movs	r2, #0
 8002ea8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	2200      	movs	r2, #0
 8002eae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002eb2:	4b45      	ldr	r3, [pc, #276]	@ (8002fc8 <HAL_ADC_Start_DMA+0x20c>)
 8002eb4:	61bb      	str	r3, [r7, #24]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002eba:	4a44      	ldr	r2, [pc, #272]	@ (8002fcc <HAL_ADC_Start_DMA+0x210>)
 8002ebc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ec2:	4a43      	ldr	r2, [pc, #268]	@ (8002fd0 <HAL_ADC_Start_DMA+0x214>)
 8002ec4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002eca:	4a42      	ldr	r2, [pc, #264]	@ (8002fd4 <HAL_ADC_Start_DMA+0x218>)
 8002ecc:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8002ed6:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	685a      	ldr	r2, [r3, #4]
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8002ee6:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	689a      	ldr	r2, [r3, #8]
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002ef6:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	334c      	adds	r3, #76	@ 0x4c
 8002f02:	4619      	mov	r1, r3
 8002f04:	68ba      	ldr	r2, [r7, #8]
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	f000 fd3a 	bl	8003980 <HAL_DMA_Start_IT>
 8002f0c:	4603      	mov	r3, r0
 8002f0e:	77fb      	strb	r3, [r7, #31]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002f10:	69bb      	ldr	r3, [r7, #24]
 8002f12:	685b      	ldr	r3, [r3, #4]
 8002f14:	f003 031f 	and.w	r3, r3, #31
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d12a      	bne.n	8002f72 <HAL_ADC_Start_DMA+0x1b6>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	4a2d      	ldr	r2, [pc, #180]	@ (8002fd8 <HAL_ADC_Start_DMA+0x21c>)
 8002f22:	4293      	cmp	r3, r2
 8002f24:	d015      	beq.n	8002f52 <HAL_ADC_Start_DMA+0x196>
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	4a2c      	ldr	r2, [pc, #176]	@ (8002fdc <HAL_ADC_Start_DMA+0x220>)
 8002f2c:	4293      	cmp	r3, r2
 8002f2e:	d105      	bne.n	8002f3c <HAL_ADC_Start_DMA+0x180>
 8002f30:	4b25      	ldr	r3, [pc, #148]	@ (8002fc8 <HAL_ADC_Start_DMA+0x20c>)
 8002f32:	685b      	ldr	r3, [r3, #4]
 8002f34:	f003 031f 	and.w	r3, r3, #31
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d00a      	beq.n	8002f52 <HAL_ADC_Start_DMA+0x196>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	4a27      	ldr	r2, [pc, #156]	@ (8002fe0 <HAL_ADC_Start_DMA+0x224>)
 8002f42:	4293      	cmp	r3, r2
 8002f44:	d136      	bne.n	8002fb4 <HAL_ADC_Start_DMA+0x1f8>
 8002f46:	4b20      	ldr	r3, [pc, #128]	@ (8002fc8 <HAL_ADC_Start_DMA+0x20c>)
 8002f48:	685b      	ldr	r3, [r3, #4]
 8002f4a:	f003 0310 	and.w	r3, r3, #16
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d130      	bne.n	8002fb4 <HAL_ADC_Start_DMA+0x1f8>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	689b      	ldr	r3, [r3, #8]
 8002f58:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d129      	bne.n	8002fb4 <HAL_ADC_Start_DMA+0x1f8>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	689a      	ldr	r2, [r3, #8]
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002f6e:	609a      	str	r2, [r3, #8]
 8002f70:	e020      	b.n	8002fb4 <HAL_ADC_Start_DMA+0x1f8>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	4a18      	ldr	r2, [pc, #96]	@ (8002fd8 <HAL_ADC_Start_DMA+0x21c>)
 8002f78:	4293      	cmp	r3, r2
 8002f7a:	d11b      	bne.n	8002fb4 <HAL_ADC_Start_DMA+0x1f8>
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	689b      	ldr	r3, [r3, #8]
 8002f82:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d114      	bne.n	8002fb4 <HAL_ADC_Start_DMA+0x1f8>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	689a      	ldr	r2, [r3, #8]
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002f98:	609a      	str	r2, [r3, #8]
 8002f9a:	e00b      	b.n	8002fb4 <HAL_ADC_Start_DMA+0x1f8>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fa0:	f043 0210 	orr.w	r2, r3, #16
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fac:	f043 0201 	orr.w	r2, r3, #1
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return tmp_hal_status;
 8002fb4:	7ffb      	ldrb	r3, [r7, #31]
}
 8002fb6:	4618      	mov	r0, r3
 8002fb8:	3720      	adds	r7, #32
 8002fba:	46bd      	mov	sp, r7
 8002fbc:	bd80      	pop	{r7, pc}
 8002fbe:	bf00      	nop
 8002fc0:	20000004 	.word	0x20000004
 8002fc4:	431bde83 	.word	0x431bde83
 8002fc8:	40012300 	.word	0x40012300
 8002fcc:	080034fd 	.word	0x080034fd
 8002fd0:	080035b7 	.word	0x080035b7
 8002fd4:	080035d3 	.word	0x080035d3
 8002fd8:	40012000 	.word	0x40012000
 8002fdc:	40012100 	.word	0x40012100
 8002fe0:	40012200 	.word	0x40012200

08002fe4 <HAL_ADC_Stop_DMA>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef *hadc)
{
 8002fe4:	b580      	push	{r7, lr}
 8002fe6:	b084      	sub	sp, #16
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002fec:	2300      	movs	r3, #0
 8002fee:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002ff6:	2b01      	cmp	r3, #1
 8002ff8:	d101      	bne.n	8002ffe <HAL_ADC_Stop_DMA+0x1a>
 8002ffa:	2302      	movs	r3, #2
 8002ffc:	e048      	b.n	8003090 <HAL_ADC_Stop_DMA+0xac>
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	2201      	movs	r2, #1
 8003002:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	689a      	ldr	r2, [r3, #8]
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	f022 0201 	bic.w	r2, r2, #1
 8003014:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	689b      	ldr	r3, [r3, #8]
 800301c:	f003 0301 	and.w	r3, r3, #1
 8003020:	2b00      	cmp	r3, #0
 8003022:	d130      	bne.n	8003086 <HAL_ADC_Stop_DMA+0xa2>
  {
    /* Disable the selected ADC DMA mode */
    hadc->Instance->CR2 &= ~ADC_CR2_DMA;
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	689a      	ldr	r2, [r3, #8]
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003032:	609a      	str	r2, [r3, #8]

    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003038:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800303c:	b2db      	uxtb	r3, r3
 800303e:	2b02      	cmp	r3, #2
 8003040:	d10f      	bne.n	8003062 <HAL_ADC_Stop_DMA+0x7e>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003046:	4618      	mov	r0, r3
 8003048:	f000 fcf2 	bl	8003a30 <HAL_DMA_Abort>
 800304c:	4603      	mov	r3, r0
 800304e:	73fb      	strb	r3, [r7, #15]

      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 8003050:	7bfb      	ldrb	r3, [r7, #15]
 8003052:	2b00      	cmp	r3, #0
 8003054:	d005      	beq.n	8003062 <HAL_ADC_Stop_DMA+0x7e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800305a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	641a      	str	r2, [r3, #64]	@ 0x40
      }
    }

    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	685a      	ldr	r2, [r3, #4]
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	f022 6280 	bic.w	r2, r2, #67108864	@ 0x4000000
 8003070:	605a      	str	r2, [r3, #4]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003076:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800307a:	f023 0301 	bic.w	r3, r3, #1
 800307e:	f043 0201 	orr.w	r2, r3, #1
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	2200      	movs	r2, #0
 800308a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 800308e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003090:	4618      	mov	r0, r3
 8003092:	3710      	adds	r7, #16
 8003094:	46bd      	mov	sp, r7
 8003096:	bd80      	pop	{r7, pc}

08003098 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003098:	b480      	push	{r7}
 800309a:	b083      	sub	sp, #12
 800309c:	af00      	add	r7, sp, #0
 800309e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 80030a0:	bf00      	nop
 80030a2:	370c      	adds	r7, #12
 80030a4:	46bd      	mov	sp, r7
 80030a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030aa:	4770      	bx	lr

080030ac <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80030ac:	b480      	push	{r7}
 80030ae:	b083      	sub	sp, #12
 80030b0:	af00      	add	r7, sp, #0
 80030b2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80030b4:	bf00      	nop
 80030b6:	370c      	adds	r7, #12
 80030b8:	46bd      	mov	sp, r7
 80030ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030be:	4770      	bx	lr

080030c0 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80030c0:	b480      	push	{r7}
 80030c2:	b085      	sub	sp, #20
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	6078      	str	r0, [r7, #4]
 80030c8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80030ca:	2300      	movs	r3, #0
 80030cc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80030d4:	2b01      	cmp	r3, #1
 80030d6:	d101      	bne.n	80030dc <HAL_ADC_ConfigChannel+0x1c>
 80030d8:	2302      	movs	r3, #2
 80030da:	e105      	b.n	80032e8 <HAL_ADC_ConfigChannel+0x228>
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	2201      	movs	r2, #1
 80030e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80030e4:	683b      	ldr	r3, [r7, #0]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	2b09      	cmp	r3, #9
 80030ea:	d925      	bls.n	8003138 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	68d9      	ldr	r1, [r3, #12]
 80030f2:	683b      	ldr	r3, [r7, #0]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	b29b      	uxth	r3, r3
 80030f8:	461a      	mov	r2, r3
 80030fa:	4613      	mov	r3, r2
 80030fc:	005b      	lsls	r3, r3, #1
 80030fe:	4413      	add	r3, r2
 8003100:	3b1e      	subs	r3, #30
 8003102:	2207      	movs	r2, #7
 8003104:	fa02 f303 	lsl.w	r3, r2, r3
 8003108:	43da      	mvns	r2, r3
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	400a      	ands	r2, r1
 8003110:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	68d9      	ldr	r1, [r3, #12]
 8003118:	683b      	ldr	r3, [r7, #0]
 800311a:	689a      	ldr	r2, [r3, #8]
 800311c:	683b      	ldr	r3, [r7, #0]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	b29b      	uxth	r3, r3
 8003122:	4618      	mov	r0, r3
 8003124:	4603      	mov	r3, r0
 8003126:	005b      	lsls	r3, r3, #1
 8003128:	4403      	add	r3, r0
 800312a:	3b1e      	subs	r3, #30
 800312c:	409a      	lsls	r2, r3
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	430a      	orrs	r2, r1
 8003134:	60da      	str	r2, [r3, #12]
 8003136:	e022      	b.n	800317e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	6919      	ldr	r1, [r3, #16]
 800313e:	683b      	ldr	r3, [r7, #0]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	b29b      	uxth	r3, r3
 8003144:	461a      	mov	r2, r3
 8003146:	4613      	mov	r3, r2
 8003148:	005b      	lsls	r3, r3, #1
 800314a:	4413      	add	r3, r2
 800314c:	2207      	movs	r2, #7
 800314e:	fa02 f303 	lsl.w	r3, r2, r3
 8003152:	43da      	mvns	r2, r3
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	400a      	ands	r2, r1
 800315a:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	6919      	ldr	r1, [r3, #16]
 8003162:	683b      	ldr	r3, [r7, #0]
 8003164:	689a      	ldr	r2, [r3, #8]
 8003166:	683b      	ldr	r3, [r7, #0]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	b29b      	uxth	r3, r3
 800316c:	4618      	mov	r0, r3
 800316e:	4603      	mov	r3, r0
 8003170:	005b      	lsls	r3, r3, #1
 8003172:	4403      	add	r3, r0
 8003174:	409a      	lsls	r2, r3
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	430a      	orrs	r2, r1
 800317c:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800317e:	683b      	ldr	r3, [r7, #0]
 8003180:	685b      	ldr	r3, [r3, #4]
 8003182:	2b06      	cmp	r3, #6
 8003184:	d824      	bhi.n	80031d0 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800318c:	683b      	ldr	r3, [r7, #0]
 800318e:	685a      	ldr	r2, [r3, #4]
 8003190:	4613      	mov	r3, r2
 8003192:	009b      	lsls	r3, r3, #2
 8003194:	4413      	add	r3, r2
 8003196:	3b05      	subs	r3, #5
 8003198:	221f      	movs	r2, #31
 800319a:	fa02 f303 	lsl.w	r3, r2, r3
 800319e:	43da      	mvns	r2, r3
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	400a      	ands	r2, r1
 80031a6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80031ae:	683b      	ldr	r3, [r7, #0]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	b29b      	uxth	r3, r3
 80031b4:	4618      	mov	r0, r3
 80031b6:	683b      	ldr	r3, [r7, #0]
 80031b8:	685a      	ldr	r2, [r3, #4]
 80031ba:	4613      	mov	r3, r2
 80031bc:	009b      	lsls	r3, r3, #2
 80031be:	4413      	add	r3, r2
 80031c0:	3b05      	subs	r3, #5
 80031c2:	fa00 f203 	lsl.w	r2, r0, r3
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	430a      	orrs	r2, r1
 80031cc:	635a      	str	r2, [r3, #52]	@ 0x34
 80031ce:	e04c      	b.n	800326a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80031d0:	683b      	ldr	r3, [r7, #0]
 80031d2:	685b      	ldr	r3, [r3, #4]
 80031d4:	2b0c      	cmp	r3, #12
 80031d6:	d824      	bhi.n	8003222 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80031de:	683b      	ldr	r3, [r7, #0]
 80031e0:	685a      	ldr	r2, [r3, #4]
 80031e2:	4613      	mov	r3, r2
 80031e4:	009b      	lsls	r3, r3, #2
 80031e6:	4413      	add	r3, r2
 80031e8:	3b23      	subs	r3, #35	@ 0x23
 80031ea:	221f      	movs	r2, #31
 80031ec:	fa02 f303 	lsl.w	r3, r2, r3
 80031f0:	43da      	mvns	r2, r3
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	400a      	ands	r2, r1
 80031f8:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003200:	683b      	ldr	r3, [r7, #0]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	b29b      	uxth	r3, r3
 8003206:	4618      	mov	r0, r3
 8003208:	683b      	ldr	r3, [r7, #0]
 800320a:	685a      	ldr	r2, [r3, #4]
 800320c:	4613      	mov	r3, r2
 800320e:	009b      	lsls	r3, r3, #2
 8003210:	4413      	add	r3, r2
 8003212:	3b23      	subs	r3, #35	@ 0x23
 8003214:	fa00 f203 	lsl.w	r2, r0, r3
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	430a      	orrs	r2, r1
 800321e:	631a      	str	r2, [r3, #48]	@ 0x30
 8003220:	e023      	b.n	800326a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003228:	683b      	ldr	r3, [r7, #0]
 800322a:	685a      	ldr	r2, [r3, #4]
 800322c:	4613      	mov	r3, r2
 800322e:	009b      	lsls	r3, r3, #2
 8003230:	4413      	add	r3, r2
 8003232:	3b41      	subs	r3, #65	@ 0x41
 8003234:	221f      	movs	r2, #31
 8003236:	fa02 f303 	lsl.w	r3, r2, r3
 800323a:	43da      	mvns	r2, r3
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	400a      	ands	r2, r1
 8003242:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800324a:	683b      	ldr	r3, [r7, #0]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	b29b      	uxth	r3, r3
 8003250:	4618      	mov	r0, r3
 8003252:	683b      	ldr	r3, [r7, #0]
 8003254:	685a      	ldr	r2, [r3, #4]
 8003256:	4613      	mov	r3, r2
 8003258:	009b      	lsls	r3, r3, #2
 800325a:	4413      	add	r3, r2
 800325c:	3b41      	subs	r3, #65	@ 0x41
 800325e:	fa00 f203 	lsl.w	r2, r0, r3
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	430a      	orrs	r2, r1
 8003268:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800326a:	4b22      	ldr	r3, [pc, #136]	@ (80032f4 <HAL_ADC_ConfigChannel+0x234>)
 800326c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	4a21      	ldr	r2, [pc, #132]	@ (80032f8 <HAL_ADC_ConfigChannel+0x238>)
 8003274:	4293      	cmp	r3, r2
 8003276:	d109      	bne.n	800328c <HAL_ADC_ConfigChannel+0x1cc>
 8003278:	683b      	ldr	r3, [r7, #0]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	2b12      	cmp	r3, #18
 800327e:	d105      	bne.n	800328c <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	685b      	ldr	r3, [r3, #4]
 8003284:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	4a19      	ldr	r2, [pc, #100]	@ (80032f8 <HAL_ADC_ConfigChannel+0x238>)
 8003292:	4293      	cmp	r3, r2
 8003294:	d123      	bne.n	80032de <HAL_ADC_ConfigChannel+0x21e>
 8003296:	683b      	ldr	r3, [r7, #0]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	2b10      	cmp	r3, #16
 800329c:	d003      	beq.n	80032a6 <HAL_ADC_ConfigChannel+0x1e6>
 800329e:	683b      	ldr	r3, [r7, #0]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	2b11      	cmp	r3, #17
 80032a4:	d11b      	bne.n	80032de <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	685b      	ldr	r3, [r3, #4]
 80032aa:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80032b2:	683b      	ldr	r3, [r7, #0]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	2b10      	cmp	r3, #16
 80032b8:	d111      	bne.n	80032de <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80032ba:	4b10      	ldr	r3, [pc, #64]	@ (80032fc <HAL_ADC_ConfigChannel+0x23c>)
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	4a10      	ldr	r2, [pc, #64]	@ (8003300 <HAL_ADC_ConfigChannel+0x240>)
 80032c0:	fba2 2303 	umull	r2, r3, r2, r3
 80032c4:	0c9a      	lsrs	r2, r3, #18
 80032c6:	4613      	mov	r3, r2
 80032c8:	009b      	lsls	r3, r3, #2
 80032ca:	4413      	add	r3, r2
 80032cc:	005b      	lsls	r3, r3, #1
 80032ce:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80032d0:	e002      	b.n	80032d8 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80032d2:	68bb      	ldr	r3, [r7, #8]
 80032d4:	3b01      	subs	r3, #1
 80032d6:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80032d8:	68bb      	ldr	r3, [r7, #8]
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d1f9      	bne.n	80032d2 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	2200      	movs	r2, #0
 80032e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80032e6:	2300      	movs	r3, #0
}
 80032e8:	4618      	mov	r0, r3
 80032ea:	3714      	adds	r7, #20
 80032ec:	46bd      	mov	sp, r7
 80032ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f2:	4770      	bx	lr
 80032f4:	40012300 	.word	0x40012300
 80032f8:	40012000 	.word	0x40012000
 80032fc:	20000004 	.word	0x20000004
 8003300:	431bde83 	.word	0x431bde83

08003304 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003304:	b480      	push	{r7}
 8003306:	b085      	sub	sp, #20
 8003308:	af00      	add	r7, sp, #0
 800330a:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800330c:	4b79      	ldr	r3, [pc, #484]	@ (80034f4 <ADC_Init+0x1f0>)
 800330e:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	685b      	ldr	r3, [r3, #4]
 8003314:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	685a      	ldr	r2, [r3, #4]
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	685b      	ldr	r3, [r3, #4]
 8003324:	431a      	orrs	r2, r3
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	685a      	ldr	r2, [r3, #4]
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003338:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	6859      	ldr	r1, [r3, #4]
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	691b      	ldr	r3, [r3, #16]
 8003344:	021a      	lsls	r2, r3, #8
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	430a      	orrs	r2, r1
 800334c:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	685a      	ldr	r2, [r3, #4]
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 800335c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	6859      	ldr	r1, [r3, #4]
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	689a      	ldr	r2, [r3, #8]
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	430a      	orrs	r2, r1
 800336e:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	689a      	ldr	r2, [r3, #8]
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800337e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	6899      	ldr	r1, [r3, #8]
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	68da      	ldr	r2, [r3, #12]
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	430a      	orrs	r2, r1
 8003390:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003396:	4a58      	ldr	r2, [pc, #352]	@ (80034f8 <ADC_Init+0x1f4>)
 8003398:	4293      	cmp	r3, r2
 800339a:	d022      	beq.n	80033e2 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	689a      	ldr	r2, [r3, #8]
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80033aa:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	6899      	ldr	r1, [r3, #8]
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	430a      	orrs	r2, r1
 80033bc:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	689a      	ldr	r2, [r3, #8]
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80033cc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	6899      	ldr	r1, [r3, #8]
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	430a      	orrs	r2, r1
 80033de:	609a      	str	r2, [r3, #8]
 80033e0:	e00f      	b.n	8003402 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	689a      	ldr	r2, [r3, #8]
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80033f0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	689a      	ldr	r2, [r3, #8]
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003400:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	689a      	ldr	r2, [r3, #8]
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	f022 0202 	bic.w	r2, r2, #2
 8003410:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	6899      	ldr	r1, [r3, #8]
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	7e1b      	ldrb	r3, [r3, #24]
 800341c:	005a      	lsls	r2, r3, #1
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	430a      	orrs	r2, r1
 8003424:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	f893 3020 	ldrb.w	r3, [r3, #32]
 800342c:	2b00      	cmp	r3, #0
 800342e:	d01b      	beq.n	8003468 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	685a      	ldr	r2, [r3, #4]
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800343e:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	685a      	ldr	r2, [r3, #4]
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 800344e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	6859      	ldr	r1, [r3, #4]
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800345a:	3b01      	subs	r3, #1
 800345c:	035a      	lsls	r2, r3, #13
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	430a      	orrs	r2, r1
 8003464:	605a      	str	r2, [r3, #4]
 8003466:	e007      	b.n	8003478 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	685a      	ldr	r2, [r3, #4]
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003476:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8003486:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	69db      	ldr	r3, [r3, #28]
 8003492:	3b01      	subs	r3, #1
 8003494:	051a      	lsls	r2, r3, #20
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	430a      	orrs	r2, r1
 800349c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	689a      	ldr	r2, [r3, #8]
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80034ac:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	6899      	ldr	r1, [r3, #8]
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80034ba:	025a      	lsls	r2, r3, #9
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	430a      	orrs	r2, r1
 80034c2:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	689a      	ldr	r2, [r3, #8]
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80034d2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	6899      	ldr	r1, [r3, #8]
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	695b      	ldr	r3, [r3, #20]
 80034de:	029a      	lsls	r2, r3, #10
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	430a      	orrs	r2, r1
 80034e6:	609a      	str	r2, [r3, #8]
}
 80034e8:	bf00      	nop
 80034ea:	3714      	adds	r7, #20
 80034ec:	46bd      	mov	sp, r7
 80034ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f2:	4770      	bx	lr
 80034f4:	40012300 	.word	0x40012300
 80034f8:	0f000001 	.word	0x0f000001

080034fc <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80034fc:	b580      	push	{r7, lr}
 80034fe:	b084      	sub	sp, #16
 8003500:	af00      	add	r7, sp, #0
 8003502:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003508:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800350e:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003512:	2b00      	cmp	r3, #0
 8003514:	d13c      	bne.n	8003590 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800351a:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	689b      	ldr	r3, [r3, #8]
 8003528:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800352c:	2b00      	cmp	r3, #0
 800352e:	d12b      	bne.n	8003588 <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003534:	2b00      	cmp	r3, #0
 8003536:	d127      	bne.n	8003588 <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800353e:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003542:	2b00      	cmp	r3, #0
 8003544:	d006      	beq.n	8003554 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	689b      	ldr	r3, [r3, #8]
 800354c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003550:	2b00      	cmp	r3, #0
 8003552:	d119      	bne.n	8003588 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	685a      	ldr	r2, [r3, #4]
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	f022 0220 	bic.w	r2, r2, #32
 8003562:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003568:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003574:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003578:	2b00      	cmp	r3, #0
 800357a:	d105      	bne.n	8003588 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003580:	f043 0201 	orr.w	r2, r3, #1
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003588:	68f8      	ldr	r0, [r7, #12]
 800358a:	f7fd fcfd 	bl	8000f88 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800358e:	e00e      	b.n	80035ae <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003594:	f003 0310 	and.w	r3, r3, #16
 8003598:	2b00      	cmp	r3, #0
 800359a:	d003      	beq.n	80035a4 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 800359c:	68f8      	ldr	r0, [r7, #12]
 800359e:	f7ff fd85 	bl	80030ac <HAL_ADC_ErrorCallback>
}
 80035a2:	e004      	b.n	80035ae <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80035aa:	6878      	ldr	r0, [r7, #4]
 80035ac:	4798      	blx	r3
}
 80035ae:	bf00      	nop
 80035b0:	3710      	adds	r7, #16
 80035b2:	46bd      	mov	sp, r7
 80035b4:	bd80      	pop	{r7, pc}

080035b6 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80035b6:	b580      	push	{r7, lr}
 80035b8:	b084      	sub	sp, #16
 80035ba:	af00      	add	r7, sp, #0
 80035bc:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035c2:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80035c4:	68f8      	ldr	r0, [r7, #12]
 80035c6:	f7ff fd67 	bl	8003098 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80035ca:	bf00      	nop
 80035cc:	3710      	adds	r7, #16
 80035ce:	46bd      	mov	sp, r7
 80035d0:	bd80      	pop	{r7, pc}

080035d2 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80035d2:	b580      	push	{r7, lr}
 80035d4:	b084      	sub	sp, #16
 80035d6:	af00      	add	r7, sp, #0
 80035d8:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035de:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	2240      	movs	r2, #64	@ 0x40
 80035e4:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035ea:	f043 0204 	orr.w	r2, r3, #4
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80035f2:	68f8      	ldr	r0, [r7, #12]
 80035f4:	f7ff fd5a 	bl	80030ac <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80035f8:	bf00      	nop
 80035fa:	3710      	adds	r7, #16
 80035fc:	46bd      	mov	sp, r7
 80035fe:	bd80      	pop	{r7, pc}

08003600 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003600:	b480      	push	{r7}
 8003602:	b085      	sub	sp, #20
 8003604:	af00      	add	r7, sp, #0
 8003606:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	f003 0307 	and.w	r3, r3, #7
 800360e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003610:	4b0c      	ldr	r3, [pc, #48]	@ (8003644 <__NVIC_SetPriorityGrouping+0x44>)
 8003612:	68db      	ldr	r3, [r3, #12]
 8003614:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003616:	68ba      	ldr	r2, [r7, #8]
 8003618:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800361c:	4013      	ands	r3, r2
 800361e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003624:	68bb      	ldr	r3, [r7, #8]
 8003626:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003628:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800362c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003630:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003632:	4a04      	ldr	r2, [pc, #16]	@ (8003644 <__NVIC_SetPriorityGrouping+0x44>)
 8003634:	68bb      	ldr	r3, [r7, #8]
 8003636:	60d3      	str	r3, [r2, #12]
}
 8003638:	bf00      	nop
 800363a:	3714      	adds	r7, #20
 800363c:	46bd      	mov	sp, r7
 800363e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003642:	4770      	bx	lr
 8003644:	e000ed00 	.word	0xe000ed00

08003648 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003648:	b480      	push	{r7}
 800364a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800364c:	4b04      	ldr	r3, [pc, #16]	@ (8003660 <__NVIC_GetPriorityGrouping+0x18>)
 800364e:	68db      	ldr	r3, [r3, #12]
 8003650:	0a1b      	lsrs	r3, r3, #8
 8003652:	f003 0307 	and.w	r3, r3, #7
}
 8003656:	4618      	mov	r0, r3
 8003658:	46bd      	mov	sp, r7
 800365a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800365e:	4770      	bx	lr
 8003660:	e000ed00 	.word	0xe000ed00

08003664 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003664:	b480      	push	{r7}
 8003666:	b083      	sub	sp, #12
 8003668:	af00      	add	r7, sp, #0
 800366a:	4603      	mov	r3, r0
 800366c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800366e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003672:	2b00      	cmp	r3, #0
 8003674:	db0b      	blt.n	800368e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003676:	79fb      	ldrb	r3, [r7, #7]
 8003678:	f003 021f 	and.w	r2, r3, #31
 800367c:	4907      	ldr	r1, [pc, #28]	@ (800369c <__NVIC_EnableIRQ+0x38>)
 800367e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003682:	095b      	lsrs	r3, r3, #5
 8003684:	2001      	movs	r0, #1
 8003686:	fa00 f202 	lsl.w	r2, r0, r2
 800368a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800368e:	bf00      	nop
 8003690:	370c      	adds	r7, #12
 8003692:	46bd      	mov	sp, r7
 8003694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003698:	4770      	bx	lr
 800369a:	bf00      	nop
 800369c:	e000e100 	.word	0xe000e100

080036a0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80036a0:	b480      	push	{r7}
 80036a2:	b083      	sub	sp, #12
 80036a4:	af00      	add	r7, sp, #0
 80036a6:	4603      	mov	r3, r0
 80036a8:	6039      	str	r1, [r7, #0]
 80036aa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80036ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	db0a      	blt.n	80036ca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80036b4:	683b      	ldr	r3, [r7, #0]
 80036b6:	b2da      	uxtb	r2, r3
 80036b8:	490c      	ldr	r1, [pc, #48]	@ (80036ec <__NVIC_SetPriority+0x4c>)
 80036ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036be:	0112      	lsls	r2, r2, #4
 80036c0:	b2d2      	uxtb	r2, r2
 80036c2:	440b      	add	r3, r1
 80036c4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80036c8:	e00a      	b.n	80036e0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80036ca:	683b      	ldr	r3, [r7, #0]
 80036cc:	b2da      	uxtb	r2, r3
 80036ce:	4908      	ldr	r1, [pc, #32]	@ (80036f0 <__NVIC_SetPriority+0x50>)
 80036d0:	79fb      	ldrb	r3, [r7, #7]
 80036d2:	f003 030f 	and.w	r3, r3, #15
 80036d6:	3b04      	subs	r3, #4
 80036d8:	0112      	lsls	r2, r2, #4
 80036da:	b2d2      	uxtb	r2, r2
 80036dc:	440b      	add	r3, r1
 80036de:	761a      	strb	r2, [r3, #24]
}
 80036e0:	bf00      	nop
 80036e2:	370c      	adds	r7, #12
 80036e4:	46bd      	mov	sp, r7
 80036e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ea:	4770      	bx	lr
 80036ec:	e000e100 	.word	0xe000e100
 80036f0:	e000ed00 	.word	0xe000ed00

080036f4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80036f4:	b480      	push	{r7}
 80036f6:	b089      	sub	sp, #36	@ 0x24
 80036f8:	af00      	add	r7, sp, #0
 80036fa:	60f8      	str	r0, [r7, #12]
 80036fc:	60b9      	str	r1, [r7, #8]
 80036fe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	f003 0307 	and.w	r3, r3, #7
 8003706:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003708:	69fb      	ldr	r3, [r7, #28]
 800370a:	f1c3 0307 	rsb	r3, r3, #7
 800370e:	2b04      	cmp	r3, #4
 8003710:	bf28      	it	cs
 8003712:	2304      	movcs	r3, #4
 8003714:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003716:	69fb      	ldr	r3, [r7, #28]
 8003718:	3304      	adds	r3, #4
 800371a:	2b06      	cmp	r3, #6
 800371c:	d902      	bls.n	8003724 <NVIC_EncodePriority+0x30>
 800371e:	69fb      	ldr	r3, [r7, #28]
 8003720:	3b03      	subs	r3, #3
 8003722:	e000      	b.n	8003726 <NVIC_EncodePriority+0x32>
 8003724:	2300      	movs	r3, #0
 8003726:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003728:	f04f 32ff 	mov.w	r2, #4294967295
 800372c:	69bb      	ldr	r3, [r7, #24]
 800372e:	fa02 f303 	lsl.w	r3, r2, r3
 8003732:	43da      	mvns	r2, r3
 8003734:	68bb      	ldr	r3, [r7, #8]
 8003736:	401a      	ands	r2, r3
 8003738:	697b      	ldr	r3, [r7, #20]
 800373a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800373c:	f04f 31ff 	mov.w	r1, #4294967295
 8003740:	697b      	ldr	r3, [r7, #20]
 8003742:	fa01 f303 	lsl.w	r3, r1, r3
 8003746:	43d9      	mvns	r1, r3
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800374c:	4313      	orrs	r3, r2
         );
}
 800374e:	4618      	mov	r0, r3
 8003750:	3724      	adds	r7, #36	@ 0x24
 8003752:	46bd      	mov	sp, r7
 8003754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003758:	4770      	bx	lr
	...

0800375c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800375c:	b580      	push	{r7, lr}
 800375e:	b082      	sub	sp, #8
 8003760:	af00      	add	r7, sp, #0
 8003762:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	3b01      	subs	r3, #1
 8003768:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800376c:	d301      	bcc.n	8003772 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800376e:	2301      	movs	r3, #1
 8003770:	e00f      	b.n	8003792 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003772:	4a0a      	ldr	r2, [pc, #40]	@ (800379c <SysTick_Config+0x40>)
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	3b01      	subs	r3, #1
 8003778:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800377a:	210f      	movs	r1, #15
 800377c:	f04f 30ff 	mov.w	r0, #4294967295
 8003780:	f7ff ff8e 	bl	80036a0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003784:	4b05      	ldr	r3, [pc, #20]	@ (800379c <SysTick_Config+0x40>)
 8003786:	2200      	movs	r2, #0
 8003788:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800378a:	4b04      	ldr	r3, [pc, #16]	@ (800379c <SysTick_Config+0x40>)
 800378c:	2207      	movs	r2, #7
 800378e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003790:	2300      	movs	r3, #0
}
 8003792:	4618      	mov	r0, r3
 8003794:	3708      	adds	r7, #8
 8003796:	46bd      	mov	sp, r7
 8003798:	bd80      	pop	{r7, pc}
 800379a:	bf00      	nop
 800379c:	e000e010 	.word	0xe000e010

080037a0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80037a0:	b580      	push	{r7, lr}
 80037a2:	b082      	sub	sp, #8
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80037a8:	6878      	ldr	r0, [r7, #4]
 80037aa:	f7ff ff29 	bl	8003600 <__NVIC_SetPriorityGrouping>
}
 80037ae:	bf00      	nop
 80037b0:	3708      	adds	r7, #8
 80037b2:	46bd      	mov	sp, r7
 80037b4:	bd80      	pop	{r7, pc}

080037b6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80037b6:	b580      	push	{r7, lr}
 80037b8:	b086      	sub	sp, #24
 80037ba:	af00      	add	r7, sp, #0
 80037bc:	4603      	mov	r3, r0
 80037be:	60b9      	str	r1, [r7, #8]
 80037c0:	607a      	str	r2, [r7, #4]
 80037c2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80037c4:	2300      	movs	r3, #0
 80037c6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80037c8:	f7ff ff3e 	bl	8003648 <__NVIC_GetPriorityGrouping>
 80037cc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80037ce:	687a      	ldr	r2, [r7, #4]
 80037d0:	68b9      	ldr	r1, [r7, #8]
 80037d2:	6978      	ldr	r0, [r7, #20]
 80037d4:	f7ff ff8e 	bl	80036f4 <NVIC_EncodePriority>
 80037d8:	4602      	mov	r2, r0
 80037da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80037de:	4611      	mov	r1, r2
 80037e0:	4618      	mov	r0, r3
 80037e2:	f7ff ff5d 	bl	80036a0 <__NVIC_SetPriority>
}
 80037e6:	bf00      	nop
 80037e8:	3718      	adds	r7, #24
 80037ea:	46bd      	mov	sp, r7
 80037ec:	bd80      	pop	{r7, pc}

080037ee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80037ee:	b580      	push	{r7, lr}
 80037f0:	b082      	sub	sp, #8
 80037f2:	af00      	add	r7, sp, #0
 80037f4:	4603      	mov	r3, r0
 80037f6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80037f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037fc:	4618      	mov	r0, r3
 80037fe:	f7ff ff31 	bl	8003664 <__NVIC_EnableIRQ>
}
 8003802:	bf00      	nop
 8003804:	3708      	adds	r7, #8
 8003806:	46bd      	mov	sp, r7
 8003808:	bd80      	pop	{r7, pc}

0800380a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800380a:	b580      	push	{r7, lr}
 800380c:	b082      	sub	sp, #8
 800380e:	af00      	add	r7, sp, #0
 8003810:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003812:	6878      	ldr	r0, [r7, #4]
 8003814:	f7ff ffa2 	bl	800375c <SysTick_Config>
 8003818:	4603      	mov	r3, r0
}
 800381a:	4618      	mov	r0, r3
 800381c:	3708      	adds	r7, #8
 800381e:	46bd      	mov	sp, r7
 8003820:	bd80      	pop	{r7, pc}
	...

08003824 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003824:	b580      	push	{r7, lr}
 8003826:	b086      	sub	sp, #24
 8003828:	af00      	add	r7, sp, #0
 800382a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800382c:	2300      	movs	r3, #0
 800382e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003830:	f7ff fa50 	bl	8002cd4 <HAL_GetTick>
 8003834:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	2b00      	cmp	r3, #0
 800383a:	d101      	bne.n	8003840 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800383c:	2301      	movs	r3, #1
 800383e:	e099      	b.n	8003974 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	2202      	movs	r2, #2
 8003844:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	2200      	movs	r2, #0
 800384c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	681a      	ldr	r2, [r3, #0]
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	f022 0201 	bic.w	r2, r2, #1
 800385e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003860:	e00f      	b.n	8003882 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003862:	f7ff fa37 	bl	8002cd4 <HAL_GetTick>
 8003866:	4602      	mov	r2, r0
 8003868:	693b      	ldr	r3, [r7, #16]
 800386a:	1ad3      	subs	r3, r2, r3
 800386c:	2b05      	cmp	r3, #5
 800386e:	d908      	bls.n	8003882 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	2220      	movs	r2, #32
 8003874:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	2203      	movs	r2, #3
 800387a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800387e:	2303      	movs	r3, #3
 8003880:	e078      	b.n	8003974 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	f003 0301 	and.w	r3, r3, #1
 800388c:	2b00      	cmp	r3, #0
 800388e:	d1e8      	bne.n	8003862 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003898:	697a      	ldr	r2, [r7, #20]
 800389a:	4b38      	ldr	r3, [pc, #224]	@ (800397c <HAL_DMA_Init+0x158>)
 800389c:	4013      	ands	r3, r2
 800389e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	685a      	ldr	r2, [r3, #4]
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	689b      	ldr	r3, [r3, #8]
 80038a8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80038ae:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	691b      	ldr	r3, [r3, #16]
 80038b4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80038ba:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	699b      	ldr	r3, [r3, #24]
 80038c0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80038c6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	6a1b      	ldr	r3, [r3, #32]
 80038cc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80038ce:	697a      	ldr	r2, [r7, #20]
 80038d0:	4313      	orrs	r3, r2
 80038d2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038d8:	2b04      	cmp	r3, #4
 80038da:	d107      	bne.n	80038ec <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038e4:	4313      	orrs	r3, r2
 80038e6:	697a      	ldr	r2, [r7, #20]
 80038e8:	4313      	orrs	r3, r2
 80038ea:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	697a      	ldr	r2, [r7, #20]
 80038f2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	695b      	ldr	r3, [r3, #20]
 80038fa:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80038fc:	697b      	ldr	r3, [r7, #20]
 80038fe:	f023 0307 	bic.w	r3, r3, #7
 8003902:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003908:	697a      	ldr	r2, [r7, #20]
 800390a:	4313      	orrs	r3, r2
 800390c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003912:	2b04      	cmp	r3, #4
 8003914:	d117      	bne.n	8003946 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800391a:	697a      	ldr	r2, [r7, #20]
 800391c:	4313      	orrs	r3, r2
 800391e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003924:	2b00      	cmp	r3, #0
 8003926:	d00e      	beq.n	8003946 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003928:	6878      	ldr	r0, [r7, #4]
 800392a:	f000 fb01 	bl	8003f30 <DMA_CheckFifoParam>
 800392e:	4603      	mov	r3, r0
 8003930:	2b00      	cmp	r3, #0
 8003932:	d008      	beq.n	8003946 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	2240      	movs	r2, #64	@ 0x40
 8003938:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	2201      	movs	r2, #1
 800393e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8003942:	2301      	movs	r3, #1
 8003944:	e016      	b.n	8003974 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	697a      	ldr	r2, [r7, #20]
 800394c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800394e:	6878      	ldr	r0, [r7, #4]
 8003950:	f000 fab8 	bl	8003ec4 <DMA_CalcBaseAndBitshift>
 8003954:	4603      	mov	r3, r0
 8003956:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800395c:	223f      	movs	r2, #63	@ 0x3f
 800395e:	409a      	lsls	r2, r3
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	2200      	movs	r2, #0
 8003968:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	2201      	movs	r2, #1
 800396e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003972:	2300      	movs	r3, #0
}
 8003974:	4618      	mov	r0, r3
 8003976:	3718      	adds	r7, #24
 8003978:	46bd      	mov	sp, r7
 800397a:	bd80      	pop	{r7, pc}
 800397c:	f010803f 	.word	0xf010803f

08003980 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003980:	b580      	push	{r7, lr}
 8003982:	b086      	sub	sp, #24
 8003984:	af00      	add	r7, sp, #0
 8003986:	60f8      	str	r0, [r7, #12]
 8003988:	60b9      	str	r1, [r7, #8]
 800398a:	607a      	str	r2, [r7, #4]
 800398c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800398e:	2300      	movs	r3, #0
 8003990:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003996:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800399e:	2b01      	cmp	r3, #1
 80039a0:	d101      	bne.n	80039a6 <HAL_DMA_Start_IT+0x26>
 80039a2:	2302      	movs	r3, #2
 80039a4:	e040      	b.n	8003a28 <HAL_DMA_Start_IT+0xa8>
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	2201      	movs	r2, #1
 80039aa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80039b4:	b2db      	uxtb	r3, r3
 80039b6:	2b01      	cmp	r3, #1
 80039b8:	d12f      	bne.n	8003a1a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	2202      	movs	r2, #2
 80039be:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	2200      	movs	r2, #0
 80039c6:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80039c8:	683b      	ldr	r3, [r7, #0]
 80039ca:	687a      	ldr	r2, [r7, #4]
 80039cc:	68b9      	ldr	r1, [r7, #8]
 80039ce:	68f8      	ldr	r0, [r7, #12]
 80039d0:	f000 fa4a 	bl	8003e68 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039d8:	223f      	movs	r2, #63	@ 0x3f
 80039da:	409a      	lsls	r2, r3
 80039dc:	693b      	ldr	r3, [r7, #16]
 80039de:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	681a      	ldr	r2, [r3, #0]
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f042 0216 	orr.w	r2, r2, #22
 80039ee:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d007      	beq.n	8003a08 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	681a      	ldr	r2, [r3, #0]
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	f042 0208 	orr.w	r2, r2, #8
 8003a06:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	681a      	ldr	r2, [r3, #0]
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f042 0201 	orr.w	r2, r2, #1
 8003a16:	601a      	str	r2, [r3, #0]
 8003a18:	e005      	b.n	8003a26 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	2200      	movs	r2, #0
 8003a1e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003a22:	2302      	movs	r3, #2
 8003a24:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003a26:	7dfb      	ldrb	r3, [r7, #23]
}
 8003a28:	4618      	mov	r0, r3
 8003a2a:	3718      	adds	r7, #24
 8003a2c:	46bd      	mov	sp, r7
 8003a2e:	bd80      	pop	{r7, pc}

08003a30 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003a30:	b580      	push	{r7, lr}
 8003a32:	b084      	sub	sp, #16
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a3c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003a3e:	f7ff f949 	bl	8002cd4 <HAL_GetTick>
 8003a42:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003a4a:	b2db      	uxtb	r3, r3
 8003a4c:	2b02      	cmp	r3, #2
 8003a4e:	d008      	beq.n	8003a62 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	2280      	movs	r2, #128	@ 0x80
 8003a54:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	2200      	movs	r2, #0
 8003a5a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8003a5e:	2301      	movs	r3, #1
 8003a60:	e052      	b.n	8003b08 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	681a      	ldr	r2, [r3, #0]
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	f022 0216 	bic.w	r2, r2, #22
 8003a70:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	695a      	ldr	r2, [r3, #20]
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003a80:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d103      	bne.n	8003a92 <HAL_DMA_Abort+0x62>
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d007      	beq.n	8003aa2 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	681a      	ldr	r2, [r3, #0]
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	f022 0208 	bic.w	r2, r2, #8
 8003aa0:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	681a      	ldr	r2, [r3, #0]
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	f022 0201 	bic.w	r2, r2, #1
 8003ab0:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003ab2:	e013      	b.n	8003adc <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003ab4:	f7ff f90e 	bl	8002cd4 <HAL_GetTick>
 8003ab8:	4602      	mov	r2, r0
 8003aba:	68bb      	ldr	r3, [r7, #8]
 8003abc:	1ad3      	subs	r3, r2, r3
 8003abe:	2b05      	cmp	r3, #5
 8003ac0:	d90c      	bls.n	8003adc <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	2220      	movs	r2, #32
 8003ac6:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	2203      	movs	r2, #3
 8003acc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	2200      	movs	r2, #0
 8003ad4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8003ad8:	2303      	movs	r3, #3
 8003ada:	e015      	b.n	8003b08 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	f003 0301 	and.w	r3, r3, #1
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d1e4      	bne.n	8003ab4 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003aee:	223f      	movs	r2, #63	@ 0x3f
 8003af0:	409a      	lsls	r2, r3
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	2201      	movs	r2, #1
 8003afa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	2200      	movs	r2, #0
 8003b02:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8003b06:	2300      	movs	r3, #0
}
 8003b08:	4618      	mov	r0, r3
 8003b0a:	3710      	adds	r7, #16
 8003b0c:	46bd      	mov	sp, r7
 8003b0e:	bd80      	pop	{r7, pc}

08003b10 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003b10:	b480      	push	{r7}
 8003b12:	b083      	sub	sp, #12
 8003b14:	af00      	add	r7, sp, #0
 8003b16:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003b1e:	b2db      	uxtb	r3, r3
 8003b20:	2b02      	cmp	r3, #2
 8003b22:	d004      	beq.n	8003b2e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	2280      	movs	r2, #128	@ 0x80
 8003b28:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003b2a:	2301      	movs	r3, #1
 8003b2c:	e00c      	b.n	8003b48 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	2205      	movs	r2, #5
 8003b32:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	681a      	ldr	r2, [r3, #0]
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	f022 0201 	bic.w	r2, r2, #1
 8003b44:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003b46:	2300      	movs	r3, #0
}
 8003b48:	4618      	mov	r0, r3
 8003b4a:	370c      	adds	r7, #12
 8003b4c:	46bd      	mov	sp, r7
 8003b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b52:	4770      	bx	lr

08003b54 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003b54:	b580      	push	{r7, lr}
 8003b56:	b086      	sub	sp, #24
 8003b58:	af00      	add	r7, sp, #0
 8003b5a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003b5c:	2300      	movs	r3, #0
 8003b5e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003b60:	4b8e      	ldr	r3, [pc, #568]	@ (8003d9c <HAL_DMA_IRQHandler+0x248>)
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	4a8e      	ldr	r2, [pc, #568]	@ (8003da0 <HAL_DMA_IRQHandler+0x24c>)
 8003b66:	fba2 2303 	umull	r2, r3, r2, r3
 8003b6a:	0a9b      	lsrs	r3, r3, #10
 8003b6c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b72:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003b74:	693b      	ldr	r3, [r7, #16]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b7e:	2208      	movs	r2, #8
 8003b80:	409a      	lsls	r2, r3
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	4013      	ands	r3, r2
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d01a      	beq.n	8003bc0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	f003 0304 	and.w	r3, r3, #4
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d013      	beq.n	8003bc0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	681a      	ldr	r2, [r3, #0]
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	f022 0204 	bic.w	r2, r2, #4
 8003ba6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003bac:	2208      	movs	r2, #8
 8003bae:	409a      	lsls	r2, r3
 8003bb0:	693b      	ldr	r3, [r7, #16]
 8003bb2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003bb8:	f043 0201 	orr.w	r2, r3, #1
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003bc4:	2201      	movs	r2, #1
 8003bc6:	409a      	lsls	r2, r3
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	4013      	ands	r3, r2
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d012      	beq.n	8003bf6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	695b      	ldr	r3, [r3, #20]
 8003bd6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d00b      	beq.n	8003bf6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003be2:	2201      	movs	r2, #1
 8003be4:	409a      	lsls	r2, r3
 8003be6:	693b      	ldr	r3, [r7, #16]
 8003be8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003bee:	f043 0202 	orr.w	r2, r3, #2
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003bfa:	2204      	movs	r2, #4
 8003bfc:	409a      	lsls	r2, r3
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	4013      	ands	r3, r2
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d012      	beq.n	8003c2c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	f003 0302 	and.w	r3, r3, #2
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d00b      	beq.n	8003c2c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c18:	2204      	movs	r2, #4
 8003c1a:	409a      	lsls	r2, r3
 8003c1c:	693b      	ldr	r3, [r7, #16]
 8003c1e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c24:	f043 0204 	orr.w	r2, r3, #4
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c30:	2210      	movs	r2, #16
 8003c32:	409a      	lsls	r2, r3
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	4013      	ands	r3, r2
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d043      	beq.n	8003cc4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f003 0308 	and.w	r3, r3, #8
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d03c      	beq.n	8003cc4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c4e:	2210      	movs	r2, #16
 8003c50:	409a      	lsls	r2, r3
 8003c52:	693b      	ldr	r3, [r7, #16]
 8003c54:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d018      	beq.n	8003c96 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d108      	bne.n	8003c84 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d024      	beq.n	8003cc4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c7e:	6878      	ldr	r0, [r7, #4]
 8003c80:	4798      	blx	r3
 8003c82:	e01f      	b.n	8003cc4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d01b      	beq.n	8003cc4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003c90:	6878      	ldr	r0, [r7, #4]
 8003c92:	4798      	blx	r3
 8003c94:	e016      	b.n	8003cc4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d107      	bne.n	8003cb4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	681a      	ldr	r2, [r3, #0]
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	f022 0208 	bic.w	r2, r2, #8
 8003cb2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d003      	beq.n	8003cc4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cc0:	6878      	ldr	r0, [r7, #4]
 8003cc2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003cc8:	2220      	movs	r2, #32
 8003cca:	409a      	lsls	r2, r3
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	4013      	ands	r3, r2
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	f000 808f 	beq.w	8003df4 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	f003 0310 	and.w	r3, r3, #16
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	f000 8087 	beq.w	8003df4 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003cea:	2220      	movs	r2, #32
 8003cec:	409a      	lsls	r2, r3
 8003cee:	693b      	ldr	r3, [r7, #16]
 8003cf0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003cf8:	b2db      	uxtb	r3, r3
 8003cfa:	2b05      	cmp	r3, #5
 8003cfc:	d136      	bne.n	8003d6c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	681a      	ldr	r2, [r3, #0]
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	f022 0216 	bic.w	r2, r2, #22
 8003d0c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	695a      	ldr	r2, [r3, #20]
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003d1c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d103      	bne.n	8003d2e <HAL_DMA_IRQHandler+0x1da>
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d007      	beq.n	8003d3e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	681a      	ldr	r2, [r3, #0]
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	f022 0208 	bic.w	r2, r2, #8
 8003d3c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d42:	223f      	movs	r2, #63	@ 0x3f
 8003d44:	409a      	lsls	r2, r3
 8003d46:	693b      	ldr	r3, [r7, #16]
 8003d48:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	2201      	movs	r2, #1
 8003d4e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	2200      	movs	r2, #0
 8003d56:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d07e      	beq.n	8003e60 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003d66:	6878      	ldr	r0, [r7, #4]
 8003d68:	4798      	blx	r3
        }
        return;
 8003d6a:	e079      	b.n	8003e60 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d01d      	beq.n	8003db6 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d10d      	bne.n	8003da4 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d031      	beq.n	8003df4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d94:	6878      	ldr	r0, [r7, #4]
 8003d96:	4798      	blx	r3
 8003d98:	e02c      	b.n	8003df4 <HAL_DMA_IRQHandler+0x2a0>
 8003d9a:	bf00      	nop
 8003d9c:	20000004 	.word	0x20000004
 8003da0:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d023      	beq.n	8003df4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003db0:	6878      	ldr	r0, [r7, #4]
 8003db2:	4798      	blx	r3
 8003db4:	e01e      	b.n	8003df4 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d10f      	bne.n	8003de4 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	681a      	ldr	r2, [r3, #0]
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	f022 0210 	bic.w	r2, r2, #16
 8003dd2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	2201      	movs	r2, #1
 8003dd8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	2200      	movs	r2, #0
 8003de0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d003      	beq.n	8003df4 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003df0:	6878      	ldr	r0, [r7, #4]
 8003df2:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d032      	beq.n	8003e62 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e00:	f003 0301 	and.w	r3, r3, #1
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d022      	beq.n	8003e4e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	2205      	movs	r2, #5
 8003e0c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	681a      	ldr	r2, [r3, #0]
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f022 0201 	bic.w	r2, r2, #1
 8003e1e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003e20:	68bb      	ldr	r3, [r7, #8]
 8003e22:	3301      	adds	r3, #1
 8003e24:	60bb      	str	r3, [r7, #8]
 8003e26:	697a      	ldr	r2, [r7, #20]
 8003e28:	429a      	cmp	r2, r3
 8003e2a:	d307      	bcc.n	8003e3c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	f003 0301 	and.w	r3, r3, #1
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d1f2      	bne.n	8003e20 <HAL_DMA_IRQHandler+0x2cc>
 8003e3a:	e000      	b.n	8003e3e <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003e3c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	2201      	movs	r2, #1
 8003e42:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	2200      	movs	r2, #0
 8003e4a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d005      	beq.n	8003e62 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e5a:	6878      	ldr	r0, [r7, #4]
 8003e5c:	4798      	blx	r3
 8003e5e:	e000      	b.n	8003e62 <HAL_DMA_IRQHandler+0x30e>
        return;
 8003e60:	bf00      	nop
    }
  }
}
 8003e62:	3718      	adds	r7, #24
 8003e64:	46bd      	mov	sp, r7
 8003e66:	bd80      	pop	{r7, pc}

08003e68 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003e68:	b480      	push	{r7}
 8003e6a:	b085      	sub	sp, #20
 8003e6c:	af00      	add	r7, sp, #0
 8003e6e:	60f8      	str	r0, [r7, #12]
 8003e70:	60b9      	str	r1, [r7, #8]
 8003e72:	607a      	str	r2, [r7, #4]
 8003e74:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	681a      	ldr	r2, [r3, #0]
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003e84:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	683a      	ldr	r2, [r7, #0]
 8003e8c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	689b      	ldr	r3, [r3, #8]
 8003e92:	2b40      	cmp	r3, #64	@ 0x40
 8003e94:	d108      	bne.n	8003ea8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	687a      	ldr	r2, [r7, #4]
 8003e9c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	68ba      	ldr	r2, [r7, #8]
 8003ea4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003ea6:	e007      	b.n	8003eb8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	68ba      	ldr	r2, [r7, #8]
 8003eae:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	687a      	ldr	r2, [r7, #4]
 8003eb6:	60da      	str	r2, [r3, #12]
}
 8003eb8:	bf00      	nop
 8003eba:	3714      	adds	r7, #20
 8003ebc:	46bd      	mov	sp, r7
 8003ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec2:	4770      	bx	lr

08003ec4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003ec4:	b480      	push	{r7}
 8003ec6:	b085      	sub	sp, #20
 8003ec8:	af00      	add	r7, sp, #0
 8003eca:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	b2db      	uxtb	r3, r3
 8003ed2:	3b10      	subs	r3, #16
 8003ed4:	4a14      	ldr	r2, [pc, #80]	@ (8003f28 <DMA_CalcBaseAndBitshift+0x64>)
 8003ed6:	fba2 2303 	umull	r2, r3, r2, r3
 8003eda:	091b      	lsrs	r3, r3, #4
 8003edc:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003ede:	4a13      	ldr	r2, [pc, #76]	@ (8003f2c <DMA_CalcBaseAndBitshift+0x68>)
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	4413      	add	r3, r2
 8003ee4:	781b      	ldrb	r3, [r3, #0]
 8003ee6:	461a      	mov	r2, r3
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	2b03      	cmp	r3, #3
 8003ef0:	d909      	bls.n	8003f06 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003efa:	f023 0303 	bic.w	r3, r3, #3
 8003efe:	1d1a      	adds	r2, r3, #4
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	659a      	str	r2, [r3, #88]	@ 0x58
 8003f04:	e007      	b.n	8003f16 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003f0e:	f023 0303 	bic.w	r3, r3, #3
 8003f12:	687a      	ldr	r2, [r7, #4]
 8003f14:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003f1a:	4618      	mov	r0, r3
 8003f1c:	3714      	adds	r7, #20
 8003f1e:	46bd      	mov	sp, r7
 8003f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f24:	4770      	bx	lr
 8003f26:	bf00      	nop
 8003f28:	aaaaaaab 	.word	0xaaaaaaab
 8003f2c:	08008c20 	.word	0x08008c20

08003f30 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003f30:	b480      	push	{r7}
 8003f32:	b085      	sub	sp, #20
 8003f34:	af00      	add	r7, sp, #0
 8003f36:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003f38:	2300      	movs	r3, #0
 8003f3a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f40:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	699b      	ldr	r3, [r3, #24]
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d11f      	bne.n	8003f8a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003f4a:	68bb      	ldr	r3, [r7, #8]
 8003f4c:	2b03      	cmp	r3, #3
 8003f4e:	d856      	bhi.n	8003ffe <DMA_CheckFifoParam+0xce>
 8003f50:	a201      	add	r2, pc, #4	@ (adr r2, 8003f58 <DMA_CheckFifoParam+0x28>)
 8003f52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f56:	bf00      	nop
 8003f58:	08003f69 	.word	0x08003f69
 8003f5c:	08003f7b 	.word	0x08003f7b
 8003f60:	08003f69 	.word	0x08003f69
 8003f64:	08003fff 	.word	0x08003fff
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f6c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d046      	beq.n	8004002 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003f74:	2301      	movs	r3, #1
 8003f76:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003f78:	e043      	b.n	8004002 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f7e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003f82:	d140      	bne.n	8004006 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003f84:	2301      	movs	r3, #1
 8003f86:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003f88:	e03d      	b.n	8004006 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	699b      	ldr	r3, [r3, #24]
 8003f8e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003f92:	d121      	bne.n	8003fd8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003f94:	68bb      	ldr	r3, [r7, #8]
 8003f96:	2b03      	cmp	r3, #3
 8003f98:	d837      	bhi.n	800400a <DMA_CheckFifoParam+0xda>
 8003f9a:	a201      	add	r2, pc, #4	@ (adr r2, 8003fa0 <DMA_CheckFifoParam+0x70>)
 8003f9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003fa0:	08003fb1 	.word	0x08003fb1
 8003fa4:	08003fb7 	.word	0x08003fb7
 8003fa8:	08003fb1 	.word	0x08003fb1
 8003fac:	08003fc9 	.word	0x08003fc9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003fb0:	2301      	movs	r3, #1
 8003fb2:	73fb      	strb	r3, [r7, #15]
      break;
 8003fb4:	e030      	b.n	8004018 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fba:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d025      	beq.n	800400e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003fc2:	2301      	movs	r3, #1
 8003fc4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003fc6:	e022      	b.n	800400e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fcc:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003fd0:	d11f      	bne.n	8004012 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003fd2:	2301      	movs	r3, #1
 8003fd4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003fd6:	e01c      	b.n	8004012 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003fd8:	68bb      	ldr	r3, [r7, #8]
 8003fda:	2b02      	cmp	r3, #2
 8003fdc:	d903      	bls.n	8003fe6 <DMA_CheckFifoParam+0xb6>
 8003fde:	68bb      	ldr	r3, [r7, #8]
 8003fe0:	2b03      	cmp	r3, #3
 8003fe2:	d003      	beq.n	8003fec <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003fe4:	e018      	b.n	8004018 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003fe6:	2301      	movs	r3, #1
 8003fe8:	73fb      	strb	r3, [r7, #15]
      break;
 8003fea:	e015      	b.n	8004018 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ff0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d00e      	beq.n	8004016 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003ff8:	2301      	movs	r3, #1
 8003ffa:	73fb      	strb	r3, [r7, #15]
      break;
 8003ffc:	e00b      	b.n	8004016 <DMA_CheckFifoParam+0xe6>
      break;
 8003ffe:	bf00      	nop
 8004000:	e00a      	b.n	8004018 <DMA_CheckFifoParam+0xe8>
      break;
 8004002:	bf00      	nop
 8004004:	e008      	b.n	8004018 <DMA_CheckFifoParam+0xe8>
      break;
 8004006:	bf00      	nop
 8004008:	e006      	b.n	8004018 <DMA_CheckFifoParam+0xe8>
      break;
 800400a:	bf00      	nop
 800400c:	e004      	b.n	8004018 <DMA_CheckFifoParam+0xe8>
      break;
 800400e:	bf00      	nop
 8004010:	e002      	b.n	8004018 <DMA_CheckFifoParam+0xe8>
      break;   
 8004012:	bf00      	nop
 8004014:	e000      	b.n	8004018 <DMA_CheckFifoParam+0xe8>
      break;
 8004016:	bf00      	nop
    }
  } 
  
  return status; 
 8004018:	7bfb      	ldrb	r3, [r7, #15]
}
 800401a:	4618      	mov	r0, r3
 800401c:	3714      	adds	r7, #20
 800401e:	46bd      	mov	sp, r7
 8004020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004024:	4770      	bx	lr
 8004026:	bf00      	nop

08004028 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004028:	b480      	push	{r7}
 800402a:	b089      	sub	sp, #36	@ 0x24
 800402c:	af00      	add	r7, sp, #0
 800402e:	6078      	str	r0, [r7, #4]
 8004030:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004032:	2300      	movs	r3, #0
 8004034:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004036:	2300      	movs	r3, #0
 8004038:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800403a:	2300      	movs	r3, #0
 800403c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800403e:	2300      	movs	r3, #0
 8004040:	61fb      	str	r3, [r7, #28]
 8004042:	e16b      	b.n	800431c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004044:	2201      	movs	r2, #1
 8004046:	69fb      	ldr	r3, [r7, #28]
 8004048:	fa02 f303 	lsl.w	r3, r2, r3
 800404c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800404e:	683b      	ldr	r3, [r7, #0]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	697a      	ldr	r2, [r7, #20]
 8004054:	4013      	ands	r3, r2
 8004056:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004058:	693a      	ldr	r2, [r7, #16]
 800405a:	697b      	ldr	r3, [r7, #20]
 800405c:	429a      	cmp	r2, r3
 800405e:	f040 815a 	bne.w	8004316 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004062:	683b      	ldr	r3, [r7, #0]
 8004064:	685b      	ldr	r3, [r3, #4]
 8004066:	f003 0303 	and.w	r3, r3, #3
 800406a:	2b01      	cmp	r3, #1
 800406c:	d005      	beq.n	800407a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800406e:	683b      	ldr	r3, [r7, #0]
 8004070:	685b      	ldr	r3, [r3, #4]
 8004072:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004076:	2b02      	cmp	r3, #2
 8004078:	d130      	bne.n	80040dc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	689b      	ldr	r3, [r3, #8]
 800407e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004080:	69fb      	ldr	r3, [r7, #28]
 8004082:	005b      	lsls	r3, r3, #1
 8004084:	2203      	movs	r2, #3
 8004086:	fa02 f303 	lsl.w	r3, r2, r3
 800408a:	43db      	mvns	r3, r3
 800408c:	69ba      	ldr	r2, [r7, #24]
 800408e:	4013      	ands	r3, r2
 8004090:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004092:	683b      	ldr	r3, [r7, #0]
 8004094:	68da      	ldr	r2, [r3, #12]
 8004096:	69fb      	ldr	r3, [r7, #28]
 8004098:	005b      	lsls	r3, r3, #1
 800409a:	fa02 f303 	lsl.w	r3, r2, r3
 800409e:	69ba      	ldr	r2, [r7, #24]
 80040a0:	4313      	orrs	r3, r2
 80040a2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	69ba      	ldr	r2, [r7, #24]
 80040a8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	685b      	ldr	r3, [r3, #4]
 80040ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80040b0:	2201      	movs	r2, #1
 80040b2:	69fb      	ldr	r3, [r7, #28]
 80040b4:	fa02 f303 	lsl.w	r3, r2, r3
 80040b8:	43db      	mvns	r3, r3
 80040ba:	69ba      	ldr	r2, [r7, #24]
 80040bc:	4013      	ands	r3, r2
 80040be:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80040c0:	683b      	ldr	r3, [r7, #0]
 80040c2:	685b      	ldr	r3, [r3, #4]
 80040c4:	091b      	lsrs	r3, r3, #4
 80040c6:	f003 0201 	and.w	r2, r3, #1
 80040ca:	69fb      	ldr	r3, [r7, #28]
 80040cc:	fa02 f303 	lsl.w	r3, r2, r3
 80040d0:	69ba      	ldr	r2, [r7, #24]
 80040d2:	4313      	orrs	r3, r2
 80040d4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	69ba      	ldr	r2, [r7, #24]
 80040da:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80040dc:	683b      	ldr	r3, [r7, #0]
 80040de:	685b      	ldr	r3, [r3, #4]
 80040e0:	f003 0303 	and.w	r3, r3, #3
 80040e4:	2b03      	cmp	r3, #3
 80040e6:	d017      	beq.n	8004118 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	68db      	ldr	r3, [r3, #12]
 80040ec:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80040ee:	69fb      	ldr	r3, [r7, #28]
 80040f0:	005b      	lsls	r3, r3, #1
 80040f2:	2203      	movs	r2, #3
 80040f4:	fa02 f303 	lsl.w	r3, r2, r3
 80040f8:	43db      	mvns	r3, r3
 80040fa:	69ba      	ldr	r2, [r7, #24]
 80040fc:	4013      	ands	r3, r2
 80040fe:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004100:	683b      	ldr	r3, [r7, #0]
 8004102:	689a      	ldr	r2, [r3, #8]
 8004104:	69fb      	ldr	r3, [r7, #28]
 8004106:	005b      	lsls	r3, r3, #1
 8004108:	fa02 f303 	lsl.w	r3, r2, r3
 800410c:	69ba      	ldr	r2, [r7, #24]
 800410e:	4313      	orrs	r3, r2
 8004110:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	69ba      	ldr	r2, [r7, #24]
 8004116:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004118:	683b      	ldr	r3, [r7, #0]
 800411a:	685b      	ldr	r3, [r3, #4]
 800411c:	f003 0303 	and.w	r3, r3, #3
 8004120:	2b02      	cmp	r3, #2
 8004122:	d123      	bne.n	800416c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004124:	69fb      	ldr	r3, [r7, #28]
 8004126:	08da      	lsrs	r2, r3, #3
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	3208      	adds	r2, #8
 800412c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004130:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004132:	69fb      	ldr	r3, [r7, #28]
 8004134:	f003 0307 	and.w	r3, r3, #7
 8004138:	009b      	lsls	r3, r3, #2
 800413a:	220f      	movs	r2, #15
 800413c:	fa02 f303 	lsl.w	r3, r2, r3
 8004140:	43db      	mvns	r3, r3
 8004142:	69ba      	ldr	r2, [r7, #24]
 8004144:	4013      	ands	r3, r2
 8004146:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004148:	683b      	ldr	r3, [r7, #0]
 800414a:	691a      	ldr	r2, [r3, #16]
 800414c:	69fb      	ldr	r3, [r7, #28]
 800414e:	f003 0307 	and.w	r3, r3, #7
 8004152:	009b      	lsls	r3, r3, #2
 8004154:	fa02 f303 	lsl.w	r3, r2, r3
 8004158:	69ba      	ldr	r2, [r7, #24]
 800415a:	4313      	orrs	r3, r2
 800415c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800415e:	69fb      	ldr	r3, [r7, #28]
 8004160:	08da      	lsrs	r2, r3, #3
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	3208      	adds	r2, #8
 8004166:	69b9      	ldr	r1, [r7, #24]
 8004168:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004172:	69fb      	ldr	r3, [r7, #28]
 8004174:	005b      	lsls	r3, r3, #1
 8004176:	2203      	movs	r2, #3
 8004178:	fa02 f303 	lsl.w	r3, r2, r3
 800417c:	43db      	mvns	r3, r3
 800417e:	69ba      	ldr	r2, [r7, #24]
 8004180:	4013      	ands	r3, r2
 8004182:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004184:	683b      	ldr	r3, [r7, #0]
 8004186:	685b      	ldr	r3, [r3, #4]
 8004188:	f003 0203 	and.w	r2, r3, #3
 800418c:	69fb      	ldr	r3, [r7, #28]
 800418e:	005b      	lsls	r3, r3, #1
 8004190:	fa02 f303 	lsl.w	r3, r2, r3
 8004194:	69ba      	ldr	r2, [r7, #24]
 8004196:	4313      	orrs	r3, r2
 8004198:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	69ba      	ldr	r2, [r7, #24]
 800419e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80041a0:	683b      	ldr	r3, [r7, #0]
 80041a2:	685b      	ldr	r3, [r3, #4]
 80041a4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	f000 80b4 	beq.w	8004316 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80041ae:	2300      	movs	r3, #0
 80041b0:	60fb      	str	r3, [r7, #12]
 80041b2:	4b60      	ldr	r3, [pc, #384]	@ (8004334 <HAL_GPIO_Init+0x30c>)
 80041b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041b6:	4a5f      	ldr	r2, [pc, #380]	@ (8004334 <HAL_GPIO_Init+0x30c>)
 80041b8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80041bc:	6453      	str	r3, [r2, #68]	@ 0x44
 80041be:	4b5d      	ldr	r3, [pc, #372]	@ (8004334 <HAL_GPIO_Init+0x30c>)
 80041c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041c2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80041c6:	60fb      	str	r3, [r7, #12]
 80041c8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80041ca:	4a5b      	ldr	r2, [pc, #364]	@ (8004338 <HAL_GPIO_Init+0x310>)
 80041cc:	69fb      	ldr	r3, [r7, #28]
 80041ce:	089b      	lsrs	r3, r3, #2
 80041d0:	3302      	adds	r3, #2
 80041d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80041d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80041d8:	69fb      	ldr	r3, [r7, #28]
 80041da:	f003 0303 	and.w	r3, r3, #3
 80041de:	009b      	lsls	r3, r3, #2
 80041e0:	220f      	movs	r2, #15
 80041e2:	fa02 f303 	lsl.w	r3, r2, r3
 80041e6:	43db      	mvns	r3, r3
 80041e8:	69ba      	ldr	r2, [r7, #24]
 80041ea:	4013      	ands	r3, r2
 80041ec:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	4a52      	ldr	r2, [pc, #328]	@ (800433c <HAL_GPIO_Init+0x314>)
 80041f2:	4293      	cmp	r3, r2
 80041f4:	d02b      	beq.n	800424e <HAL_GPIO_Init+0x226>
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	4a51      	ldr	r2, [pc, #324]	@ (8004340 <HAL_GPIO_Init+0x318>)
 80041fa:	4293      	cmp	r3, r2
 80041fc:	d025      	beq.n	800424a <HAL_GPIO_Init+0x222>
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	4a50      	ldr	r2, [pc, #320]	@ (8004344 <HAL_GPIO_Init+0x31c>)
 8004202:	4293      	cmp	r3, r2
 8004204:	d01f      	beq.n	8004246 <HAL_GPIO_Init+0x21e>
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	4a4f      	ldr	r2, [pc, #316]	@ (8004348 <HAL_GPIO_Init+0x320>)
 800420a:	4293      	cmp	r3, r2
 800420c:	d019      	beq.n	8004242 <HAL_GPIO_Init+0x21a>
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	4a4e      	ldr	r2, [pc, #312]	@ (800434c <HAL_GPIO_Init+0x324>)
 8004212:	4293      	cmp	r3, r2
 8004214:	d013      	beq.n	800423e <HAL_GPIO_Init+0x216>
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	4a4d      	ldr	r2, [pc, #308]	@ (8004350 <HAL_GPIO_Init+0x328>)
 800421a:	4293      	cmp	r3, r2
 800421c:	d00d      	beq.n	800423a <HAL_GPIO_Init+0x212>
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	4a4c      	ldr	r2, [pc, #304]	@ (8004354 <HAL_GPIO_Init+0x32c>)
 8004222:	4293      	cmp	r3, r2
 8004224:	d007      	beq.n	8004236 <HAL_GPIO_Init+0x20e>
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	4a4b      	ldr	r2, [pc, #300]	@ (8004358 <HAL_GPIO_Init+0x330>)
 800422a:	4293      	cmp	r3, r2
 800422c:	d101      	bne.n	8004232 <HAL_GPIO_Init+0x20a>
 800422e:	2307      	movs	r3, #7
 8004230:	e00e      	b.n	8004250 <HAL_GPIO_Init+0x228>
 8004232:	2308      	movs	r3, #8
 8004234:	e00c      	b.n	8004250 <HAL_GPIO_Init+0x228>
 8004236:	2306      	movs	r3, #6
 8004238:	e00a      	b.n	8004250 <HAL_GPIO_Init+0x228>
 800423a:	2305      	movs	r3, #5
 800423c:	e008      	b.n	8004250 <HAL_GPIO_Init+0x228>
 800423e:	2304      	movs	r3, #4
 8004240:	e006      	b.n	8004250 <HAL_GPIO_Init+0x228>
 8004242:	2303      	movs	r3, #3
 8004244:	e004      	b.n	8004250 <HAL_GPIO_Init+0x228>
 8004246:	2302      	movs	r3, #2
 8004248:	e002      	b.n	8004250 <HAL_GPIO_Init+0x228>
 800424a:	2301      	movs	r3, #1
 800424c:	e000      	b.n	8004250 <HAL_GPIO_Init+0x228>
 800424e:	2300      	movs	r3, #0
 8004250:	69fa      	ldr	r2, [r7, #28]
 8004252:	f002 0203 	and.w	r2, r2, #3
 8004256:	0092      	lsls	r2, r2, #2
 8004258:	4093      	lsls	r3, r2
 800425a:	69ba      	ldr	r2, [r7, #24]
 800425c:	4313      	orrs	r3, r2
 800425e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004260:	4935      	ldr	r1, [pc, #212]	@ (8004338 <HAL_GPIO_Init+0x310>)
 8004262:	69fb      	ldr	r3, [r7, #28]
 8004264:	089b      	lsrs	r3, r3, #2
 8004266:	3302      	adds	r3, #2
 8004268:	69ba      	ldr	r2, [r7, #24]
 800426a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800426e:	4b3b      	ldr	r3, [pc, #236]	@ (800435c <HAL_GPIO_Init+0x334>)
 8004270:	689b      	ldr	r3, [r3, #8]
 8004272:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004274:	693b      	ldr	r3, [r7, #16]
 8004276:	43db      	mvns	r3, r3
 8004278:	69ba      	ldr	r2, [r7, #24]
 800427a:	4013      	ands	r3, r2
 800427c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800427e:	683b      	ldr	r3, [r7, #0]
 8004280:	685b      	ldr	r3, [r3, #4]
 8004282:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004286:	2b00      	cmp	r3, #0
 8004288:	d003      	beq.n	8004292 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800428a:	69ba      	ldr	r2, [r7, #24]
 800428c:	693b      	ldr	r3, [r7, #16]
 800428e:	4313      	orrs	r3, r2
 8004290:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004292:	4a32      	ldr	r2, [pc, #200]	@ (800435c <HAL_GPIO_Init+0x334>)
 8004294:	69bb      	ldr	r3, [r7, #24]
 8004296:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004298:	4b30      	ldr	r3, [pc, #192]	@ (800435c <HAL_GPIO_Init+0x334>)
 800429a:	68db      	ldr	r3, [r3, #12]
 800429c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800429e:	693b      	ldr	r3, [r7, #16]
 80042a0:	43db      	mvns	r3, r3
 80042a2:	69ba      	ldr	r2, [r7, #24]
 80042a4:	4013      	ands	r3, r2
 80042a6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80042a8:	683b      	ldr	r3, [r7, #0]
 80042aa:	685b      	ldr	r3, [r3, #4]
 80042ac:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d003      	beq.n	80042bc <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80042b4:	69ba      	ldr	r2, [r7, #24]
 80042b6:	693b      	ldr	r3, [r7, #16]
 80042b8:	4313      	orrs	r3, r2
 80042ba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80042bc:	4a27      	ldr	r2, [pc, #156]	@ (800435c <HAL_GPIO_Init+0x334>)
 80042be:	69bb      	ldr	r3, [r7, #24]
 80042c0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80042c2:	4b26      	ldr	r3, [pc, #152]	@ (800435c <HAL_GPIO_Init+0x334>)
 80042c4:	685b      	ldr	r3, [r3, #4]
 80042c6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80042c8:	693b      	ldr	r3, [r7, #16]
 80042ca:	43db      	mvns	r3, r3
 80042cc:	69ba      	ldr	r2, [r7, #24]
 80042ce:	4013      	ands	r3, r2
 80042d0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80042d2:	683b      	ldr	r3, [r7, #0]
 80042d4:	685b      	ldr	r3, [r3, #4]
 80042d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d003      	beq.n	80042e6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80042de:	69ba      	ldr	r2, [r7, #24]
 80042e0:	693b      	ldr	r3, [r7, #16]
 80042e2:	4313      	orrs	r3, r2
 80042e4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80042e6:	4a1d      	ldr	r2, [pc, #116]	@ (800435c <HAL_GPIO_Init+0x334>)
 80042e8:	69bb      	ldr	r3, [r7, #24]
 80042ea:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80042ec:	4b1b      	ldr	r3, [pc, #108]	@ (800435c <HAL_GPIO_Init+0x334>)
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80042f2:	693b      	ldr	r3, [r7, #16]
 80042f4:	43db      	mvns	r3, r3
 80042f6:	69ba      	ldr	r2, [r7, #24]
 80042f8:	4013      	ands	r3, r2
 80042fa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80042fc:	683b      	ldr	r3, [r7, #0]
 80042fe:	685b      	ldr	r3, [r3, #4]
 8004300:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004304:	2b00      	cmp	r3, #0
 8004306:	d003      	beq.n	8004310 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8004308:	69ba      	ldr	r2, [r7, #24]
 800430a:	693b      	ldr	r3, [r7, #16]
 800430c:	4313      	orrs	r3, r2
 800430e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004310:	4a12      	ldr	r2, [pc, #72]	@ (800435c <HAL_GPIO_Init+0x334>)
 8004312:	69bb      	ldr	r3, [r7, #24]
 8004314:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004316:	69fb      	ldr	r3, [r7, #28]
 8004318:	3301      	adds	r3, #1
 800431a:	61fb      	str	r3, [r7, #28]
 800431c:	69fb      	ldr	r3, [r7, #28]
 800431e:	2b0f      	cmp	r3, #15
 8004320:	f67f ae90 	bls.w	8004044 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004324:	bf00      	nop
 8004326:	bf00      	nop
 8004328:	3724      	adds	r7, #36	@ 0x24
 800432a:	46bd      	mov	sp, r7
 800432c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004330:	4770      	bx	lr
 8004332:	bf00      	nop
 8004334:	40023800 	.word	0x40023800
 8004338:	40013800 	.word	0x40013800
 800433c:	40020000 	.word	0x40020000
 8004340:	40020400 	.word	0x40020400
 8004344:	40020800 	.word	0x40020800
 8004348:	40020c00 	.word	0x40020c00
 800434c:	40021000 	.word	0x40021000
 8004350:	40021400 	.word	0x40021400
 8004354:	40021800 	.word	0x40021800
 8004358:	40021c00 	.word	0x40021c00
 800435c:	40013c00 	.word	0x40013c00

08004360 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004360:	b580      	push	{r7, lr}
 8004362:	b086      	sub	sp, #24
 8004364:	af00      	add	r7, sp, #0
 8004366:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	2b00      	cmp	r3, #0
 800436c:	d101      	bne.n	8004372 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800436e:	2301      	movs	r3, #1
 8004370:	e267      	b.n	8004842 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	f003 0301 	and.w	r3, r3, #1
 800437a:	2b00      	cmp	r3, #0
 800437c:	d075      	beq.n	800446a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800437e:	4b88      	ldr	r3, [pc, #544]	@ (80045a0 <HAL_RCC_OscConfig+0x240>)
 8004380:	689b      	ldr	r3, [r3, #8]
 8004382:	f003 030c 	and.w	r3, r3, #12
 8004386:	2b04      	cmp	r3, #4
 8004388:	d00c      	beq.n	80043a4 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800438a:	4b85      	ldr	r3, [pc, #532]	@ (80045a0 <HAL_RCC_OscConfig+0x240>)
 800438c:	689b      	ldr	r3, [r3, #8]
 800438e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004392:	2b08      	cmp	r3, #8
 8004394:	d112      	bne.n	80043bc <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004396:	4b82      	ldr	r3, [pc, #520]	@ (80045a0 <HAL_RCC_OscConfig+0x240>)
 8004398:	685b      	ldr	r3, [r3, #4]
 800439a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800439e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80043a2:	d10b      	bne.n	80043bc <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80043a4:	4b7e      	ldr	r3, [pc, #504]	@ (80045a0 <HAL_RCC_OscConfig+0x240>)
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d05b      	beq.n	8004468 <HAL_RCC_OscConfig+0x108>
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	685b      	ldr	r3, [r3, #4]
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d157      	bne.n	8004468 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80043b8:	2301      	movs	r3, #1
 80043ba:	e242      	b.n	8004842 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	685b      	ldr	r3, [r3, #4]
 80043c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80043c4:	d106      	bne.n	80043d4 <HAL_RCC_OscConfig+0x74>
 80043c6:	4b76      	ldr	r3, [pc, #472]	@ (80045a0 <HAL_RCC_OscConfig+0x240>)
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	4a75      	ldr	r2, [pc, #468]	@ (80045a0 <HAL_RCC_OscConfig+0x240>)
 80043cc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80043d0:	6013      	str	r3, [r2, #0]
 80043d2:	e01d      	b.n	8004410 <HAL_RCC_OscConfig+0xb0>
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	685b      	ldr	r3, [r3, #4]
 80043d8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80043dc:	d10c      	bne.n	80043f8 <HAL_RCC_OscConfig+0x98>
 80043de:	4b70      	ldr	r3, [pc, #448]	@ (80045a0 <HAL_RCC_OscConfig+0x240>)
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	4a6f      	ldr	r2, [pc, #444]	@ (80045a0 <HAL_RCC_OscConfig+0x240>)
 80043e4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80043e8:	6013      	str	r3, [r2, #0]
 80043ea:	4b6d      	ldr	r3, [pc, #436]	@ (80045a0 <HAL_RCC_OscConfig+0x240>)
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	4a6c      	ldr	r2, [pc, #432]	@ (80045a0 <HAL_RCC_OscConfig+0x240>)
 80043f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80043f4:	6013      	str	r3, [r2, #0]
 80043f6:	e00b      	b.n	8004410 <HAL_RCC_OscConfig+0xb0>
 80043f8:	4b69      	ldr	r3, [pc, #420]	@ (80045a0 <HAL_RCC_OscConfig+0x240>)
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	4a68      	ldr	r2, [pc, #416]	@ (80045a0 <HAL_RCC_OscConfig+0x240>)
 80043fe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004402:	6013      	str	r3, [r2, #0]
 8004404:	4b66      	ldr	r3, [pc, #408]	@ (80045a0 <HAL_RCC_OscConfig+0x240>)
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	4a65      	ldr	r2, [pc, #404]	@ (80045a0 <HAL_RCC_OscConfig+0x240>)
 800440a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800440e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	685b      	ldr	r3, [r3, #4]
 8004414:	2b00      	cmp	r3, #0
 8004416:	d013      	beq.n	8004440 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004418:	f7fe fc5c 	bl	8002cd4 <HAL_GetTick>
 800441c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800441e:	e008      	b.n	8004432 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004420:	f7fe fc58 	bl	8002cd4 <HAL_GetTick>
 8004424:	4602      	mov	r2, r0
 8004426:	693b      	ldr	r3, [r7, #16]
 8004428:	1ad3      	subs	r3, r2, r3
 800442a:	2b64      	cmp	r3, #100	@ 0x64
 800442c:	d901      	bls.n	8004432 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800442e:	2303      	movs	r3, #3
 8004430:	e207      	b.n	8004842 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004432:	4b5b      	ldr	r3, [pc, #364]	@ (80045a0 <HAL_RCC_OscConfig+0x240>)
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800443a:	2b00      	cmp	r3, #0
 800443c:	d0f0      	beq.n	8004420 <HAL_RCC_OscConfig+0xc0>
 800443e:	e014      	b.n	800446a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004440:	f7fe fc48 	bl	8002cd4 <HAL_GetTick>
 8004444:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004446:	e008      	b.n	800445a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004448:	f7fe fc44 	bl	8002cd4 <HAL_GetTick>
 800444c:	4602      	mov	r2, r0
 800444e:	693b      	ldr	r3, [r7, #16]
 8004450:	1ad3      	subs	r3, r2, r3
 8004452:	2b64      	cmp	r3, #100	@ 0x64
 8004454:	d901      	bls.n	800445a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004456:	2303      	movs	r3, #3
 8004458:	e1f3      	b.n	8004842 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800445a:	4b51      	ldr	r3, [pc, #324]	@ (80045a0 <HAL_RCC_OscConfig+0x240>)
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004462:	2b00      	cmp	r3, #0
 8004464:	d1f0      	bne.n	8004448 <HAL_RCC_OscConfig+0xe8>
 8004466:	e000      	b.n	800446a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004468:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	f003 0302 	and.w	r3, r3, #2
 8004472:	2b00      	cmp	r3, #0
 8004474:	d063      	beq.n	800453e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004476:	4b4a      	ldr	r3, [pc, #296]	@ (80045a0 <HAL_RCC_OscConfig+0x240>)
 8004478:	689b      	ldr	r3, [r3, #8]
 800447a:	f003 030c 	and.w	r3, r3, #12
 800447e:	2b00      	cmp	r3, #0
 8004480:	d00b      	beq.n	800449a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004482:	4b47      	ldr	r3, [pc, #284]	@ (80045a0 <HAL_RCC_OscConfig+0x240>)
 8004484:	689b      	ldr	r3, [r3, #8]
 8004486:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800448a:	2b08      	cmp	r3, #8
 800448c:	d11c      	bne.n	80044c8 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800448e:	4b44      	ldr	r3, [pc, #272]	@ (80045a0 <HAL_RCC_OscConfig+0x240>)
 8004490:	685b      	ldr	r3, [r3, #4]
 8004492:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004496:	2b00      	cmp	r3, #0
 8004498:	d116      	bne.n	80044c8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800449a:	4b41      	ldr	r3, [pc, #260]	@ (80045a0 <HAL_RCC_OscConfig+0x240>)
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	f003 0302 	and.w	r3, r3, #2
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d005      	beq.n	80044b2 <HAL_RCC_OscConfig+0x152>
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	68db      	ldr	r3, [r3, #12]
 80044aa:	2b01      	cmp	r3, #1
 80044ac:	d001      	beq.n	80044b2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80044ae:	2301      	movs	r3, #1
 80044b0:	e1c7      	b.n	8004842 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80044b2:	4b3b      	ldr	r3, [pc, #236]	@ (80045a0 <HAL_RCC_OscConfig+0x240>)
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	691b      	ldr	r3, [r3, #16]
 80044be:	00db      	lsls	r3, r3, #3
 80044c0:	4937      	ldr	r1, [pc, #220]	@ (80045a0 <HAL_RCC_OscConfig+0x240>)
 80044c2:	4313      	orrs	r3, r2
 80044c4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80044c6:	e03a      	b.n	800453e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	68db      	ldr	r3, [r3, #12]
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d020      	beq.n	8004512 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80044d0:	4b34      	ldr	r3, [pc, #208]	@ (80045a4 <HAL_RCC_OscConfig+0x244>)
 80044d2:	2201      	movs	r2, #1
 80044d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044d6:	f7fe fbfd 	bl	8002cd4 <HAL_GetTick>
 80044da:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80044dc:	e008      	b.n	80044f0 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80044de:	f7fe fbf9 	bl	8002cd4 <HAL_GetTick>
 80044e2:	4602      	mov	r2, r0
 80044e4:	693b      	ldr	r3, [r7, #16]
 80044e6:	1ad3      	subs	r3, r2, r3
 80044e8:	2b02      	cmp	r3, #2
 80044ea:	d901      	bls.n	80044f0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80044ec:	2303      	movs	r3, #3
 80044ee:	e1a8      	b.n	8004842 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80044f0:	4b2b      	ldr	r3, [pc, #172]	@ (80045a0 <HAL_RCC_OscConfig+0x240>)
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	f003 0302 	and.w	r3, r3, #2
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d0f0      	beq.n	80044de <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80044fc:	4b28      	ldr	r3, [pc, #160]	@ (80045a0 <HAL_RCC_OscConfig+0x240>)
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	691b      	ldr	r3, [r3, #16]
 8004508:	00db      	lsls	r3, r3, #3
 800450a:	4925      	ldr	r1, [pc, #148]	@ (80045a0 <HAL_RCC_OscConfig+0x240>)
 800450c:	4313      	orrs	r3, r2
 800450e:	600b      	str	r3, [r1, #0]
 8004510:	e015      	b.n	800453e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004512:	4b24      	ldr	r3, [pc, #144]	@ (80045a4 <HAL_RCC_OscConfig+0x244>)
 8004514:	2200      	movs	r2, #0
 8004516:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004518:	f7fe fbdc 	bl	8002cd4 <HAL_GetTick>
 800451c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800451e:	e008      	b.n	8004532 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004520:	f7fe fbd8 	bl	8002cd4 <HAL_GetTick>
 8004524:	4602      	mov	r2, r0
 8004526:	693b      	ldr	r3, [r7, #16]
 8004528:	1ad3      	subs	r3, r2, r3
 800452a:	2b02      	cmp	r3, #2
 800452c:	d901      	bls.n	8004532 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800452e:	2303      	movs	r3, #3
 8004530:	e187      	b.n	8004842 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004532:	4b1b      	ldr	r3, [pc, #108]	@ (80045a0 <HAL_RCC_OscConfig+0x240>)
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	f003 0302 	and.w	r3, r3, #2
 800453a:	2b00      	cmp	r3, #0
 800453c:	d1f0      	bne.n	8004520 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	f003 0308 	and.w	r3, r3, #8
 8004546:	2b00      	cmp	r3, #0
 8004548:	d036      	beq.n	80045b8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	695b      	ldr	r3, [r3, #20]
 800454e:	2b00      	cmp	r3, #0
 8004550:	d016      	beq.n	8004580 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004552:	4b15      	ldr	r3, [pc, #84]	@ (80045a8 <HAL_RCC_OscConfig+0x248>)
 8004554:	2201      	movs	r2, #1
 8004556:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004558:	f7fe fbbc 	bl	8002cd4 <HAL_GetTick>
 800455c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800455e:	e008      	b.n	8004572 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004560:	f7fe fbb8 	bl	8002cd4 <HAL_GetTick>
 8004564:	4602      	mov	r2, r0
 8004566:	693b      	ldr	r3, [r7, #16]
 8004568:	1ad3      	subs	r3, r2, r3
 800456a:	2b02      	cmp	r3, #2
 800456c:	d901      	bls.n	8004572 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800456e:	2303      	movs	r3, #3
 8004570:	e167      	b.n	8004842 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004572:	4b0b      	ldr	r3, [pc, #44]	@ (80045a0 <HAL_RCC_OscConfig+0x240>)
 8004574:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004576:	f003 0302 	and.w	r3, r3, #2
 800457a:	2b00      	cmp	r3, #0
 800457c:	d0f0      	beq.n	8004560 <HAL_RCC_OscConfig+0x200>
 800457e:	e01b      	b.n	80045b8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004580:	4b09      	ldr	r3, [pc, #36]	@ (80045a8 <HAL_RCC_OscConfig+0x248>)
 8004582:	2200      	movs	r2, #0
 8004584:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004586:	f7fe fba5 	bl	8002cd4 <HAL_GetTick>
 800458a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800458c:	e00e      	b.n	80045ac <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800458e:	f7fe fba1 	bl	8002cd4 <HAL_GetTick>
 8004592:	4602      	mov	r2, r0
 8004594:	693b      	ldr	r3, [r7, #16]
 8004596:	1ad3      	subs	r3, r2, r3
 8004598:	2b02      	cmp	r3, #2
 800459a:	d907      	bls.n	80045ac <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800459c:	2303      	movs	r3, #3
 800459e:	e150      	b.n	8004842 <HAL_RCC_OscConfig+0x4e2>
 80045a0:	40023800 	.word	0x40023800
 80045a4:	42470000 	.word	0x42470000
 80045a8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80045ac:	4b88      	ldr	r3, [pc, #544]	@ (80047d0 <HAL_RCC_OscConfig+0x470>)
 80045ae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80045b0:	f003 0302 	and.w	r3, r3, #2
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d1ea      	bne.n	800458e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	f003 0304 	and.w	r3, r3, #4
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	f000 8097 	beq.w	80046f4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80045c6:	2300      	movs	r3, #0
 80045c8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80045ca:	4b81      	ldr	r3, [pc, #516]	@ (80047d0 <HAL_RCC_OscConfig+0x470>)
 80045cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d10f      	bne.n	80045f6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80045d6:	2300      	movs	r3, #0
 80045d8:	60bb      	str	r3, [r7, #8]
 80045da:	4b7d      	ldr	r3, [pc, #500]	@ (80047d0 <HAL_RCC_OscConfig+0x470>)
 80045dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045de:	4a7c      	ldr	r2, [pc, #496]	@ (80047d0 <HAL_RCC_OscConfig+0x470>)
 80045e0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80045e4:	6413      	str	r3, [r2, #64]	@ 0x40
 80045e6:	4b7a      	ldr	r3, [pc, #488]	@ (80047d0 <HAL_RCC_OscConfig+0x470>)
 80045e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80045ee:	60bb      	str	r3, [r7, #8]
 80045f0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80045f2:	2301      	movs	r3, #1
 80045f4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80045f6:	4b77      	ldr	r3, [pc, #476]	@ (80047d4 <HAL_RCC_OscConfig+0x474>)
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d118      	bne.n	8004634 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004602:	4b74      	ldr	r3, [pc, #464]	@ (80047d4 <HAL_RCC_OscConfig+0x474>)
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	4a73      	ldr	r2, [pc, #460]	@ (80047d4 <HAL_RCC_OscConfig+0x474>)
 8004608:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800460c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800460e:	f7fe fb61 	bl	8002cd4 <HAL_GetTick>
 8004612:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004614:	e008      	b.n	8004628 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004616:	f7fe fb5d 	bl	8002cd4 <HAL_GetTick>
 800461a:	4602      	mov	r2, r0
 800461c:	693b      	ldr	r3, [r7, #16]
 800461e:	1ad3      	subs	r3, r2, r3
 8004620:	2b02      	cmp	r3, #2
 8004622:	d901      	bls.n	8004628 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004624:	2303      	movs	r3, #3
 8004626:	e10c      	b.n	8004842 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004628:	4b6a      	ldr	r3, [pc, #424]	@ (80047d4 <HAL_RCC_OscConfig+0x474>)
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004630:	2b00      	cmp	r3, #0
 8004632:	d0f0      	beq.n	8004616 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	689b      	ldr	r3, [r3, #8]
 8004638:	2b01      	cmp	r3, #1
 800463a:	d106      	bne.n	800464a <HAL_RCC_OscConfig+0x2ea>
 800463c:	4b64      	ldr	r3, [pc, #400]	@ (80047d0 <HAL_RCC_OscConfig+0x470>)
 800463e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004640:	4a63      	ldr	r2, [pc, #396]	@ (80047d0 <HAL_RCC_OscConfig+0x470>)
 8004642:	f043 0301 	orr.w	r3, r3, #1
 8004646:	6713      	str	r3, [r2, #112]	@ 0x70
 8004648:	e01c      	b.n	8004684 <HAL_RCC_OscConfig+0x324>
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	689b      	ldr	r3, [r3, #8]
 800464e:	2b05      	cmp	r3, #5
 8004650:	d10c      	bne.n	800466c <HAL_RCC_OscConfig+0x30c>
 8004652:	4b5f      	ldr	r3, [pc, #380]	@ (80047d0 <HAL_RCC_OscConfig+0x470>)
 8004654:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004656:	4a5e      	ldr	r2, [pc, #376]	@ (80047d0 <HAL_RCC_OscConfig+0x470>)
 8004658:	f043 0304 	orr.w	r3, r3, #4
 800465c:	6713      	str	r3, [r2, #112]	@ 0x70
 800465e:	4b5c      	ldr	r3, [pc, #368]	@ (80047d0 <HAL_RCC_OscConfig+0x470>)
 8004660:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004662:	4a5b      	ldr	r2, [pc, #364]	@ (80047d0 <HAL_RCC_OscConfig+0x470>)
 8004664:	f043 0301 	orr.w	r3, r3, #1
 8004668:	6713      	str	r3, [r2, #112]	@ 0x70
 800466a:	e00b      	b.n	8004684 <HAL_RCC_OscConfig+0x324>
 800466c:	4b58      	ldr	r3, [pc, #352]	@ (80047d0 <HAL_RCC_OscConfig+0x470>)
 800466e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004670:	4a57      	ldr	r2, [pc, #348]	@ (80047d0 <HAL_RCC_OscConfig+0x470>)
 8004672:	f023 0301 	bic.w	r3, r3, #1
 8004676:	6713      	str	r3, [r2, #112]	@ 0x70
 8004678:	4b55      	ldr	r3, [pc, #340]	@ (80047d0 <HAL_RCC_OscConfig+0x470>)
 800467a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800467c:	4a54      	ldr	r2, [pc, #336]	@ (80047d0 <HAL_RCC_OscConfig+0x470>)
 800467e:	f023 0304 	bic.w	r3, r3, #4
 8004682:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	689b      	ldr	r3, [r3, #8]
 8004688:	2b00      	cmp	r3, #0
 800468a:	d015      	beq.n	80046b8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800468c:	f7fe fb22 	bl	8002cd4 <HAL_GetTick>
 8004690:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004692:	e00a      	b.n	80046aa <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004694:	f7fe fb1e 	bl	8002cd4 <HAL_GetTick>
 8004698:	4602      	mov	r2, r0
 800469a:	693b      	ldr	r3, [r7, #16]
 800469c:	1ad3      	subs	r3, r2, r3
 800469e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80046a2:	4293      	cmp	r3, r2
 80046a4:	d901      	bls.n	80046aa <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80046a6:	2303      	movs	r3, #3
 80046a8:	e0cb      	b.n	8004842 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80046aa:	4b49      	ldr	r3, [pc, #292]	@ (80047d0 <HAL_RCC_OscConfig+0x470>)
 80046ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046ae:	f003 0302 	and.w	r3, r3, #2
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d0ee      	beq.n	8004694 <HAL_RCC_OscConfig+0x334>
 80046b6:	e014      	b.n	80046e2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80046b8:	f7fe fb0c 	bl	8002cd4 <HAL_GetTick>
 80046bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80046be:	e00a      	b.n	80046d6 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80046c0:	f7fe fb08 	bl	8002cd4 <HAL_GetTick>
 80046c4:	4602      	mov	r2, r0
 80046c6:	693b      	ldr	r3, [r7, #16]
 80046c8:	1ad3      	subs	r3, r2, r3
 80046ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80046ce:	4293      	cmp	r3, r2
 80046d0:	d901      	bls.n	80046d6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80046d2:	2303      	movs	r3, #3
 80046d4:	e0b5      	b.n	8004842 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80046d6:	4b3e      	ldr	r3, [pc, #248]	@ (80047d0 <HAL_RCC_OscConfig+0x470>)
 80046d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046da:	f003 0302 	and.w	r3, r3, #2
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d1ee      	bne.n	80046c0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80046e2:	7dfb      	ldrb	r3, [r7, #23]
 80046e4:	2b01      	cmp	r3, #1
 80046e6:	d105      	bne.n	80046f4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80046e8:	4b39      	ldr	r3, [pc, #228]	@ (80047d0 <HAL_RCC_OscConfig+0x470>)
 80046ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046ec:	4a38      	ldr	r2, [pc, #224]	@ (80047d0 <HAL_RCC_OscConfig+0x470>)
 80046ee:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80046f2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	699b      	ldr	r3, [r3, #24]
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	f000 80a1 	beq.w	8004840 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80046fe:	4b34      	ldr	r3, [pc, #208]	@ (80047d0 <HAL_RCC_OscConfig+0x470>)
 8004700:	689b      	ldr	r3, [r3, #8]
 8004702:	f003 030c 	and.w	r3, r3, #12
 8004706:	2b08      	cmp	r3, #8
 8004708:	d05c      	beq.n	80047c4 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	699b      	ldr	r3, [r3, #24]
 800470e:	2b02      	cmp	r3, #2
 8004710:	d141      	bne.n	8004796 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004712:	4b31      	ldr	r3, [pc, #196]	@ (80047d8 <HAL_RCC_OscConfig+0x478>)
 8004714:	2200      	movs	r2, #0
 8004716:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004718:	f7fe fadc 	bl	8002cd4 <HAL_GetTick>
 800471c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800471e:	e008      	b.n	8004732 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004720:	f7fe fad8 	bl	8002cd4 <HAL_GetTick>
 8004724:	4602      	mov	r2, r0
 8004726:	693b      	ldr	r3, [r7, #16]
 8004728:	1ad3      	subs	r3, r2, r3
 800472a:	2b02      	cmp	r3, #2
 800472c:	d901      	bls.n	8004732 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800472e:	2303      	movs	r3, #3
 8004730:	e087      	b.n	8004842 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004732:	4b27      	ldr	r3, [pc, #156]	@ (80047d0 <HAL_RCC_OscConfig+0x470>)
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800473a:	2b00      	cmp	r3, #0
 800473c:	d1f0      	bne.n	8004720 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	69da      	ldr	r2, [r3, #28]
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	6a1b      	ldr	r3, [r3, #32]
 8004746:	431a      	orrs	r2, r3
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800474c:	019b      	lsls	r3, r3, #6
 800474e:	431a      	orrs	r2, r3
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004754:	085b      	lsrs	r3, r3, #1
 8004756:	3b01      	subs	r3, #1
 8004758:	041b      	lsls	r3, r3, #16
 800475a:	431a      	orrs	r2, r3
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004760:	061b      	lsls	r3, r3, #24
 8004762:	491b      	ldr	r1, [pc, #108]	@ (80047d0 <HAL_RCC_OscConfig+0x470>)
 8004764:	4313      	orrs	r3, r2
 8004766:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004768:	4b1b      	ldr	r3, [pc, #108]	@ (80047d8 <HAL_RCC_OscConfig+0x478>)
 800476a:	2201      	movs	r2, #1
 800476c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800476e:	f7fe fab1 	bl	8002cd4 <HAL_GetTick>
 8004772:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004774:	e008      	b.n	8004788 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004776:	f7fe faad 	bl	8002cd4 <HAL_GetTick>
 800477a:	4602      	mov	r2, r0
 800477c:	693b      	ldr	r3, [r7, #16]
 800477e:	1ad3      	subs	r3, r2, r3
 8004780:	2b02      	cmp	r3, #2
 8004782:	d901      	bls.n	8004788 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004784:	2303      	movs	r3, #3
 8004786:	e05c      	b.n	8004842 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004788:	4b11      	ldr	r3, [pc, #68]	@ (80047d0 <HAL_RCC_OscConfig+0x470>)
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004790:	2b00      	cmp	r3, #0
 8004792:	d0f0      	beq.n	8004776 <HAL_RCC_OscConfig+0x416>
 8004794:	e054      	b.n	8004840 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004796:	4b10      	ldr	r3, [pc, #64]	@ (80047d8 <HAL_RCC_OscConfig+0x478>)
 8004798:	2200      	movs	r2, #0
 800479a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800479c:	f7fe fa9a 	bl	8002cd4 <HAL_GetTick>
 80047a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80047a2:	e008      	b.n	80047b6 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80047a4:	f7fe fa96 	bl	8002cd4 <HAL_GetTick>
 80047a8:	4602      	mov	r2, r0
 80047aa:	693b      	ldr	r3, [r7, #16]
 80047ac:	1ad3      	subs	r3, r2, r3
 80047ae:	2b02      	cmp	r3, #2
 80047b0:	d901      	bls.n	80047b6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80047b2:	2303      	movs	r3, #3
 80047b4:	e045      	b.n	8004842 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80047b6:	4b06      	ldr	r3, [pc, #24]	@ (80047d0 <HAL_RCC_OscConfig+0x470>)
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d1f0      	bne.n	80047a4 <HAL_RCC_OscConfig+0x444>
 80047c2:	e03d      	b.n	8004840 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	699b      	ldr	r3, [r3, #24]
 80047c8:	2b01      	cmp	r3, #1
 80047ca:	d107      	bne.n	80047dc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80047cc:	2301      	movs	r3, #1
 80047ce:	e038      	b.n	8004842 <HAL_RCC_OscConfig+0x4e2>
 80047d0:	40023800 	.word	0x40023800
 80047d4:	40007000 	.word	0x40007000
 80047d8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80047dc:	4b1b      	ldr	r3, [pc, #108]	@ (800484c <HAL_RCC_OscConfig+0x4ec>)
 80047de:	685b      	ldr	r3, [r3, #4]
 80047e0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	699b      	ldr	r3, [r3, #24]
 80047e6:	2b01      	cmp	r3, #1
 80047e8:	d028      	beq.n	800483c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80047f4:	429a      	cmp	r2, r3
 80047f6:	d121      	bne.n	800483c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004802:	429a      	cmp	r2, r3
 8004804:	d11a      	bne.n	800483c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004806:	68fa      	ldr	r2, [r7, #12]
 8004808:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800480c:	4013      	ands	r3, r2
 800480e:	687a      	ldr	r2, [r7, #4]
 8004810:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004812:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004814:	4293      	cmp	r3, r2
 8004816:	d111      	bne.n	800483c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004822:	085b      	lsrs	r3, r3, #1
 8004824:	3b01      	subs	r3, #1
 8004826:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004828:	429a      	cmp	r2, r3
 800482a:	d107      	bne.n	800483c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004836:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004838:	429a      	cmp	r2, r3
 800483a:	d001      	beq.n	8004840 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800483c:	2301      	movs	r3, #1
 800483e:	e000      	b.n	8004842 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004840:	2300      	movs	r3, #0
}
 8004842:	4618      	mov	r0, r3
 8004844:	3718      	adds	r7, #24
 8004846:	46bd      	mov	sp, r7
 8004848:	bd80      	pop	{r7, pc}
 800484a:	bf00      	nop
 800484c:	40023800 	.word	0x40023800

08004850 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004850:	b580      	push	{r7, lr}
 8004852:	b084      	sub	sp, #16
 8004854:	af00      	add	r7, sp, #0
 8004856:	6078      	str	r0, [r7, #4]
 8004858:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	2b00      	cmp	r3, #0
 800485e:	d101      	bne.n	8004864 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004860:	2301      	movs	r3, #1
 8004862:	e0cc      	b.n	80049fe <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004864:	4b68      	ldr	r3, [pc, #416]	@ (8004a08 <HAL_RCC_ClockConfig+0x1b8>)
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	f003 0307 	and.w	r3, r3, #7
 800486c:	683a      	ldr	r2, [r7, #0]
 800486e:	429a      	cmp	r2, r3
 8004870:	d90c      	bls.n	800488c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004872:	4b65      	ldr	r3, [pc, #404]	@ (8004a08 <HAL_RCC_ClockConfig+0x1b8>)
 8004874:	683a      	ldr	r2, [r7, #0]
 8004876:	b2d2      	uxtb	r2, r2
 8004878:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800487a:	4b63      	ldr	r3, [pc, #396]	@ (8004a08 <HAL_RCC_ClockConfig+0x1b8>)
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	f003 0307 	and.w	r3, r3, #7
 8004882:	683a      	ldr	r2, [r7, #0]
 8004884:	429a      	cmp	r2, r3
 8004886:	d001      	beq.n	800488c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004888:	2301      	movs	r3, #1
 800488a:	e0b8      	b.n	80049fe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	f003 0302 	and.w	r3, r3, #2
 8004894:	2b00      	cmp	r3, #0
 8004896:	d020      	beq.n	80048da <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	f003 0304 	and.w	r3, r3, #4
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d005      	beq.n	80048b0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80048a4:	4b59      	ldr	r3, [pc, #356]	@ (8004a0c <HAL_RCC_ClockConfig+0x1bc>)
 80048a6:	689b      	ldr	r3, [r3, #8]
 80048a8:	4a58      	ldr	r2, [pc, #352]	@ (8004a0c <HAL_RCC_ClockConfig+0x1bc>)
 80048aa:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80048ae:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	f003 0308 	and.w	r3, r3, #8
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d005      	beq.n	80048c8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80048bc:	4b53      	ldr	r3, [pc, #332]	@ (8004a0c <HAL_RCC_ClockConfig+0x1bc>)
 80048be:	689b      	ldr	r3, [r3, #8]
 80048c0:	4a52      	ldr	r2, [pc, #328]	@ (8004a0c <HAL_RCC_ClockConfig+0x1bc>)
 80048c2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80048c6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80048c8:	4b50      	ldr	r3, [pc, #320]	@ (8004a0c <HAL_RCC_ClockConfig+0x1bc>)
 80048ca:	689b      	ldr	r3, [r3, #8]
 80048cc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	689b      	ldr	r3, [r3, #8]
 80048d4:	494d      	ldr	r1, [pc, #308]	@ (8004a0c <HAL_RCC_ClockConfig+0x1bc>)
 80048d6:	4313      	orrs	r3, r2
 80048d8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	f003 0301 	and.w	r3, r3, #1
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d044      	beq.n	8004970 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	685b      	ldr	r3, [r3, #4]
 80048ea:	2b01      	cmp	r3, #1
 80048ec:	d107      	bne.n	80048fe <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80048ee:	4b47      	ldr	r3, [pc, #284]	@ (8004a0c <HAL_RCC_ClockConfig+0x1bc>)
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d119      	bne.n	800492e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80048fa:	2301      	movs	r3, #1
 80048fc:	e07f      	b.n	80049fe <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	685b      	ldr	r3, [r3, #4]
 8004902:	2b02      	cmp	r3, #2
 8004904:	d003      	beq.n	800490e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800490a:	2b03      	cmp	r3, #3
 800490c:	d107      	bne.n	800491e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800490e:	4b3f      	ldr	r3, [pc, #252]	@ (8004a0c <HAL_RCC_ClockConfig+0x1bc>)
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004916:	2b00      	cmp	r3, #0
 8004918:	d109      	bne.n	800492e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800491a:	2301      	movs	r3, #1
 800491c:	e06f      	b.n	80049fe <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800491e:	4b3b      	ldr	r3, [pc, #236]	@ (8004a0c <HAL_RCC_ClockConfig+0x1bc>)
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	f003 0302 	and.w	r3, r3, #2
 8004926:	2b00      	cmp	r3, #0
 8004928:	d101      	bne.n	800492e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800492a:	2301      	movs	r3, #1
 800492c:	e067      	b.n	80049fe <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800492e:	4b37      	ldr	r3, [pc, #220]	@ (8004a0c <HAL_RCC_ClockConfig+0x1bc>)
 8004930:	689b      	ldr	r3, [r3, #8]
 8004932:	f023 0203 	bic.w	r2, r3, #3
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	685b      	ldr	r3, [r3, #4]
 800493a:	4934      	ldr	r1, [pc, #208]	@ (8004a0c <HAL_RCC_ClockConfig+0x1bc>)
 800493c:	4313      	orrs	r3, r2
 800493e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004940:	f7fe f9c8 	bl	8002cd4 <HAL_GetTick>
 8004944:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004946:	e00a      	b.n	800495e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004948:	f7fe f9c4 	bl	8002cd4 <HAL_GetTick>
 800494c:	4602      	mov	r2, r0
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	1ad3      	subs	r3, r2, r3
 8004952:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004956:	4293      	cmp	r3, r2
 8004958:	d901      	bls.n	800495e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800495a:	2303      	movs	r3, #3
 800495c:	e04f      	b.n	80049fe <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800495e:	4b2b      	ldr	r3, [pc, #172]	@ (8004a0c <HAL_RCC_ClockConfig+0x1bc>)
 8004960:	689b      	ldr	r3, [r3, #8]
 8004962:	f003 020c 	and.w	r2, r3, #12
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	685b      	ldr	r3, [r3, #4]
 800496a:	009b      	lsls	r3, r3, #2
 800496c:	429a      	cmp	r2, r3
 800496e:	d1eb      	bne.n	8004948 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004970:	4b25      	ldr	r3, [pc, #148]	@ (8004a08 <HAL_RCC_ClockConfig+0x1b8>)
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	f003 0307 	and.w	r3, r3, #7
 8004978:	683a      	ldr	r2, [r7, #0]
 800497a:	429a      	cmp	r2, r3
 800497c:	d20c      	bcs.n	8004998 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800497e:	4b22      	ldr	r3, [pc, #136]	@ (8004a08 <HAL_RCC_ClockConfig+0x1b8>)
 8004980:	683a      	ldr	r2, [r7, #0]
 8004982:	b2d2      	uxtb	r2, r2
 8004984:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004986:	4b20      	ldr	r3, [pc, #128]	@ (8004a08 <HAL_RCC_ClockConfig+0x1b8>)
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	f003 0307 	and.w	r3, r3, #7
 800498e:	683a      	ldr	r2, [r7, #0]
 8004990:	429a      	cmp	r2, r3
 8004992:	d001      	beq.n	8004998 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004994:	2301      	movs	r3, #1
 8004996:	e032      	b.n	80049fe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	f003 0304 	and.w	r3, r3, #4
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d008      	beq.n	80049b6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80049a4:	4b19      	ldr	r3, [pc, #100]	@ (8004a0c <HAL_RCC_ClockConfig+0x1bc>)
 80049a6:	689b      	ldr	r3, [r3, #8]
 80049a8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	68db      	ldr	r3, [r3, #12]
 80049b0:	4916      	ldr	r1, [pc, #88]	@ (8004a0c <HAL_RCC_ClockConfig+0x1bc>)
 80049b2:	4313      	orrs	r3, r2
 80049b4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	f003 0308 	and.w	r3, r3, #8
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d009      	beq.n	80049d6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80049c2:	4b12      	ldr	r3, [pc, #72]	@ (8004a0c <HAL_RCC_ClockConfig+0x1bc>)
 80049c4:	689b      	ldr	r3, [r3, #8]
 80049c6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	691b      	ldr	r3, [r3, #16]
 80049ce:	00db      	lsls	r3, r3, #3
 80049d0:	490e      	ldr	r1, [pc, #56]	@ (8004a0c <HAL_RCC_ClockConfig+0x1bc>)
 80049d2:	4313      	orrs	r3, r2
 80049d4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80049d6:	f000 f821 	bl	8004a1c <HAL_RCC_GetSysClockFreq>
 80049da:	4602      	mov	r2, r0
 80049dc:	4b0b      	ldr	r3, [pc, #44]	@ (8004a0c <HAL_RCC_ClockConfig+0x1bc>)
 80049de:	689b      	ldr	r3, [r3, #8]
 80049e0:	091b      	lsrs	r3, r3, #4
 80049e2:	f003 030f 	and.w	r3, r3, #15
 80049e6:	490a      	ldr	r1, [pc, #40]	@ (8004a10 <HAL_RCC_ClockConfig+0x1c0>)
 80049e8:	5ccb      	ldrb	r3, [r1, r3]
 80049ea:	fa22 f303 	lsr.w	r3, r2, r3
 80049ee:	4a09      	ldr	r2, [pc, #36]	@ (8004a14 <HAL_RCC_ClockConfig+0x1c4>)
 80049f0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80049f2:	4b09      	ldr	r3, [pc, #36]	@ (8004a18 <HAL_RCC_ClockConfig+0x1c8>)
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	4618      	mov	r0, r3
 80049f8:	f7fe f928 	bl	8002c4c <HAL_InitTick>

  return HAL_OK;
 80049fc:	2300      	movs	r3, #0
}
 80049fe:	4618      	mov	r0, r3
 8004a00:	3710      	adds	r7, #16
 8004a02:	46bd      	mov	sp, r7
 8004a04:	bd80      	pop	{r7, pc}
 8004a06:	bf00      	nop
 8004a08:	40023c00 	.word	0x40023c00
 8004a0c:	40023800 	.word	0x40023800
 8004a10:	08008c08 	.word	0x08008c08
 8004a14:	20000004 	.word	0x20000004
 8004a18:	20000008 	.word	0x20000008

08004a1c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004a1c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004a20:	b090      	sub	sp, #64	@ 0x40
 8004a22:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004a24:	2300      	movs	r3, #0
 8004a26:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8004a28:	2300      	movs	r3, #0
 8004a2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8004a2c:	2300      	movs	r3, #0
 8004a2e:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8004a30:	2300      	movs	r3, #0
 8004a32:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004a34:	4b59      	ldr	r3, [pc, #356]	@ (8004b9c <HAL_RCC_GetSysClockFreq+0x180>)
 8004a36:	689b      	ldr	r3, [r3, #8]
 8004a38:	f003 030c 	and.w	r3, r3, #12
 8004a3c:	2b08      	cmp	r3, #8
 8004a3e:	d00d      	beq.n	8004a5c <HAL_RCC_GetSysClockFreq+0x40>
 8004a40:	2b08      	cmp	r3, #8
 8004a42:	f200 80a1 	bhi.w	8004b88 <HAL_RCC_GetSysClockFreq+0x16c>
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d002      	beq.n	8004a50 <HAL_RCC_GetSysClockFreq+0x34>
 8004a4a:	2b04      	cmp	r3, #4
 8004a4c:	d003      	beq.n	8004a56 <HAL_RCC_GetSysClockFreq+0x3a>
 8004a4e:	e09b      	b.n	8004b88 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004a50:	4b53      	ldr	r3, [pc, #332]	@ (8004ba0 <HAL_RCC_GetSysClockFreq+0x184>)
 8004a52:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004a54:	e09b      	b.n	8004b8e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004a56:	4b53      	ldr	r3, [pc, #332]	@ (8004ba4 <HAL_RCC_GetSysClockFreq+0x188>)
 8004a58:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004a5a:	e098      	b.n	8004b8e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004a5c:	4b4f      	ldr	r3, [pc, #316]	@ (8004b9c <HAL_RCC_GetSysClockFreq+0x180>)
 8004a5e:	685b      	ldr	r3, [r3, #4]
 8004a60:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004a64:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004a66:	4b4d      	ldr	r3, [pc, #308]	@ (8004b9c <HAL_RCC_GetSysClockFreq+0x180>)
 8004a68:	685b      	ldr	r3, [r3, #4]
 8004a6a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d028      	beq.n	8004ac4 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004a72:	4b4a      	ldr	r3, [pc, #296]	@ (8004b9c <HAL_RCC_GetSysClockFreq+0x180>)
 8004a74:	685b      	ldr	r3, [r3, #4]
 8004a76:	099b      	lsrs	r3, r3, #6
 8004a78:	2200      	movs	r2, #0
 8004a7a:	623b      	str	r3, [r7, #32]
 8004a7c:	627a      	str	r2, [r7, #36]	@ 0x24
 8004a7e:	6a3b      	ldr	r3, [r7, #32]
 8004a80:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004a84:	2100      	movs	r1, #0
 8004a86:	4b47      	ldr	r3, [pc, #284]	@ (8004ba4 <HAL_RCC_GetSysClockFreq+0x188>)
 8004a88:	fb03 f201 	mul.w	r2, r3, r1
 8004a8c:	2300      	movs	r3, #0
 8004a8e:	fb00 f303 	mul.w	r3, r0, r3
 8004a92:	4413      	add	r3, r2
 8004a94:	4a43      	ldr	r2, [pc, #268]	@ (8004ba4 <HAL_RCC_GetSysClockFreq+0x188>)
 8004a96:	fba0 1202 	umull	r1, r2, r0, r2
 8004a9a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004a9c:	460a      	mov	r2, r1
 8004a9e:	62ba      	str	r2, [r7, #40]	@ 0x28
 8004aa0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004aa2:	4413      	add	r3, r2
 8004aa4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004aa6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004aa8:	2200      	movs	r2, #0
 8004aaa:	61bb      	str	r3, [r7, #24]
 8004aac:	61fa      	str	r2, [r7, #28]
 8004aae:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004ab2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8004ab6:	f7fb ffc9 	bl	8000a4c <__aeabi_uldivmod>
 8004aba:	4602      	mov	r2, r0
 8004abc:	460b      	mov	r3, r1
 8004abe:	4613      	mov	r3, r2
 8004ac0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004ac2:	e053      	b.n	8004b6c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004ac4:	4b35      	ldr	r3, [pc, #212]	@ (8004b9c <HAL_RCC_GetSysClockFreq+0x180>)
 8004ac6:	685b      	ldr	r3, [r3, #4]
 8004ac8:	099b      	lsrs	r3, r3, #6
 8004aca:	2200      	movs	r2, #0
 8004acc:	613b      	str	r3, [r7, #16]
 8004ace:	617a      	str	r2, [r7, #20]
 8004ad0:	693b      	ldr	r3, [r7, #16]
 8004ad2:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8004ad6:	f04f 0b00 	mov.w	fp, #0
 8004ada:	4652      	mov	r2, sl
 8004adc:	465b      	mov	r3, fp
 8004ade:	f04f 0000 	mov.w	r0, #0
 8004ae2:	f04f 0100 	mov.w	r1, #0
 8004ae6:	0159      	lsls	r1, r3, #5
 8004ae8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004aec:	0150      	lsls	r0, r2, #5
 8004aee:	4602      	mov	r2, r0
 8004af0:	460b      	mov	r3, r1
 8004af2:	ebb2 080a 	subs.w	r8, r2, sl
 8004af6:	eb63 090b 	sbc.w	r9, r3, fp
 8004afa:	f04f 0200 	mov.w	r2, #0
 8004afe:	f04f 0300 	mov.w	r3, #0
 8004b02:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8004b06:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8004b0a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8004b0e:	ebb2 0408 	subs.w	r4, r2, r8
 8004b12:	eb63 0509 	sbc.w	r5, r3, r9
 8004b16:	f04f 0200 	mov.w	r2, #0
 8004b1a:	f04f 0300 	mov.w	r3, #0
 8004b1e:	00eb      	lsls	r3, r5, #3
 8004b20:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004b24:	00e2      	lsls	r2, r4, #3
 8004b26:	4614      	mov	r4, r2
 8004b28:	461d      	mov	r5, r3
 8004b2a:	eb14 030a 	adds.w	r3, r4, sl
 8004b2e:	603b      	str	r3, [r7, #0]
 8004b30:	eb45 030b 	adc.w	r3, r5, fp
 8004b34:	607b      	str	r3, [r7, #4]
 8004b36:	f04f 0200 	mov.w	r2, #0
 8004b3a:	f04f 0300 	mov.w	r3, #0
 8004b3e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004b42:	4629      	mov	r1, r5
 8004b44:	028b      	lsls	r3, r1, #10
 8004b46:	4621      	mov	r1, r4
 8004b48:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004b4c:	4621      	mov	r1, r4
 8004b4e:	028a      	lsls	r2, r1, #10
 8004b50:	4610      	mov	r0, r2
 8004b52:	4619      	mov	r1, r3
 8004b54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004b56:	2200      	movs	r2, #0
 8004b58:	60bb      	str	r3, [r7, #8]
 8004b5a:	60fa      	str	r2, [r7, #12]
 8004b5c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004b60:	f7fb ff74 	bl	8000a4c <__aeabi_uldivmod>
 8004b64:	4602      	mov	r2, r0
 8004b66:	460b      	mov	r3, r1
 8004b68:	4613      	mov	r3, r2
 8004b6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004b6c:	4b0b      	ldr	r3, [pc, #44]	@ (8004b9c <HAL_RCC_GetSysClockFreq+0x180>)
 8004b6e:	685b      	ldr	r3, [r3, #4]
 8004b70:	0c1b      	lsrs	r3, r3, #16
 8004b72:	f003 0303 	and.w	r3, r3, #3
 8004b76:	3301      	adds	r3, #1
 8004b78:	005b      	lsls	r3, r3, #1
 8004b7a:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8004b7c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004b7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b80:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b84:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004b86:	e002      	b.n	8004b8e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004b88:	4b05      	ldr	r3, [pc, #20]	@ (8004ba0 <HAL_RCC_GetSysClockFreq+0x184>)
 8004b8a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004b8c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004b8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8004b90:	4618      	mov	r0, r3
 8004b92:	3740      	adds	r7, #64	@ 0x40
 8004b94:	46bd      	mov	sp, r7
 8004b96:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004b9a:	bf00      	nop
 8004b9c:	40023800 	.word	0x40023800
 8004ba0:	00f42400 	.word	0x00f42400
 8004ba4:	017d7840 	.word	0x017d7840

08004ba8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004ba8:	b480      	push	{r7}
 8004baa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004bac:	4b03      	ldr	r3, [pc, #12]	@ (8004bbc <HAL_RCC_GetHCLKFreq+0x14>)
 8004bae:	681b      	ldr	r3, [r3, #0]
}
 8004bb0:	4618      	mov	r0, r3
 8004bb2:	46bd      	mov	sp, r7
 8004bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bb8:	4770      	bx	lr
 8004bba:	bf00      	nop
 8004bbc:	20000004 	.word	0x20000004

08004bc0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004bc0:	b580      	push	{r7, lr}
 8004bc2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004bc4:	f7ff fff0 	bl	8004ba8 <HAL_RCC_GetHCLKFreq>
 8004bc8:	4602      	mov	r2, r0
 8004bca:	4b05      	ldr	r3, [pc, #20]	@ (8004be0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004bcc:	689b      	ldr	r3, [r3, #8]
 8004bce:	0a9b      	lsrs	r3, r3, #10
 8004bd0:	f003 0307 	and.w	r3, r3, #7
 8004bd4:	4903      	ldr	r1, [pc, #12]	@ (8004be4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004bd6:	5ccb      	ldrb	r3, [r1, r3]
 8004bd8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004bdc:	4618      	mov	r0, r3
 8004bde:	bd80      	pop	{r7, pc}
 8004be0:	40023800 	.word	0x40023800
 8004be4:	08008c18 	.word	0x08008c18

08004be8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004be8:	b580      	push	{r7, lr}
 8004bea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004bec:	f7ff ffdc 	bl	8004ba8 <HAL_RCC_GetHCLKFreq>
 8004bf0:	4602      	mov	r2, r0
 8004bf2:	4b05      	ldr	r3, [pc, #20]	@ (8004c08 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004bf4:	689b      	ldr	r3, [r3, #8]
 8004bf6:	0b5b      	lsrs	r3, r3, #13
 8004bf8:	f003 0307 	and.w	r3, r3, #7
 8004bfc:	4903      	ldr	r1, [pc, #12]	@ (8004c0c <HAL_RCC_GetPCLK2Freq+0x24>)
 8004bfe:	5ccb      	ldrb	r3, [r1, r3]
 8004c00:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004c04:	4618      	mov	r0, r3
 8004c06:	bd80      	pop	{r7, pc}
 8004c08:	40023800 	.word	0x40023800
 8004c0c:	08008c18 	.word	0x08008c18

08004c10 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004c10:	b580      	push	{r7, lr}
 8004c12:	b082      	sub	sp, #8
 8004c14:	af00      	add	r7, sp, #0
 8004c16:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d101      	bne.n	8004c22 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004c1e:	2301      	movs	r3, #1
 8004c20:	e07b      	b.n	8004d1a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d108      	bne.n	8004c3c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	685b      	ldr	r3, [r3, #4]
 8004c2e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004c32:	d009      	beq.n	8004c48 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	2200      	movs	r2, #0
 8004c38:	61da      	str	r2, [r3, #28]
 8004c3a:	e005      	b.n	8004c48 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	2200      	movs	r2, #0
 8004c40:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	2200      	movs	r2, #0
 8004c46:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	2200      	movs	r2, #0
 8004c4c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004c54:	b2db      	uxtb	r3, r3
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d106      	bne.n	8004c68 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	2200      	movs	r2, #0
 8004c5e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004c62:	6878      	ldr	r0, [r7, #4]
 8004c64:	f7fd fd28 	bl	80026b8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	2202      	movs	r2, #2
 8004c6c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	681a      	ldr	r2, [r3, #0]
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004c7e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	685b      	ldr	r3, [r3, #4]
 8004c84:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	689b      	ldr	r3, [r3, #8]
 8004c8c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004c90:	431a      	orrs	r2, r3
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	68db      	ldr	r3, [r3, #12]
 8004c96:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004c9a:	431a      	orrs	r2, r3
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	691b      	ldr	r3, [r3, #16]
 8004ca0:	f003 0302 	and.w	r3, r3, #2
 8004ca4:	431a      	orrs	r2, r3
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	695b      	ldr	r3, [r3, #20]
 8004caa:	f003 0301 	and.w	r3, r3, #1
 8004cae:	431a      	orrs	r2, r3
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	699b      	ldr	r3, [r3, #24]
 8004cb4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004cb8:	431a      	orrs	r2, r3
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	69db      	ldr	r3, [r3, #28]
 8004cbe:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004cc2:	431a      	orrs	r2, r3
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	6a1b      	ldr	r3, [r3, #32]
 8004cc8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ccc:	ea42 0103 	orr.w	r1, r2, r3
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cd4:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	430a      	orrs	r2, r1
 8004cde:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	699b      	ldr	r3, [r3, #24]
 8004ce4:	0c1b      	lsrs	r3, r3, #16
 8004ce6:	f003 0104 	and.w	r1, r3, #4
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cee:	f003 0210 	and.w	r2, r3, #16
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	430a      	orrs	r2, r1
 8004cf8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	69da      	ldr	r2, [r3, #28]
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004d08:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	2200      	movs	r2, #0
 8004d0e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	2201      	movs	r2, #1
 8004d14:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8004d18:	2300      	movs	r3, #0
}
 8004d1a:	4618      	mov	r0, r3
 8004d1c:	3708      	adds	r7, #8
 8004d1e:	46bd      	mov	sp, r7
 8004d20:	bd80      	pop	{r7, pc}
	...

08004d24 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer  (u8 or u16 data elements)
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 8004d24:	b580      	push	{r7, lr}
 8004d26:	b084      	sub	sp, #16
 8004d28:	af00      	add	r7, sp, #0
 8004d2a:	60f8      	str	r0, [r7, #12]
 8004d2c:	60b9      	str	r1, [r7, #8]
 8004d2e:	4613      	mov	r3, r2
 8004d30:	80fb      	strh	r3, [r7, #6]
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004d38:	b2db      	uxtb	r3, r3
 8004d3a:	2b01      	cmp	r3, #1
 8004d3c:	d001      	beq.n	8004d42 <HAL_SPI_Transmit_DMA+0x1e>
  {
    return HAL_BUSY;
 8004d3e:	2302      	movs	r3, #2
 8004d40:	e097      	b.n	8004e72 <HAL_SPI_Transmit_DMA+0x14e>
  }

  if ((pData == NULL) || (Size == 0U))
 8004d42:	68bb      	ldr	r3, [r7, #8]
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d002      	beq.n	8004d4e <HAL_SPI_Transmit_DMA+0x2a>
 8004d48:	88fb      	ldrh	r3, [r7, #6]
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d101      	bne.n	8004d52 <HAL_SPI_Transmit_DMA+0x2e>
  {
    return HAL_ERROR;
 8004d4e:	2301      	movs	r3, #1
 8004d50:	e08f      	b.n	8004e72 <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004d58:	2b01      	cmp	r3, #1
 8004d5a:	d101      	bne.n	8004d60 <HAL_SPI_Transmit_DMA+0x3c>
 8004d5c:	2302      	movs	r3, #2
 8004d5e:	e088      	b.n	8004e72 <HAL_SPI_Transmit_DMA+0x14e>
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	2201      	movs	r2, #1
 8004d64:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	2203      	movs	r2, #3
 8004d6c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	2200      	movs	r2, #0
 8004d74:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	68ba      	ldr	r2, [r7, #8]
 8004d7a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	88fa      	ldrh	r2, [r7, #6]
 8004d80:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	88fa      	ldrh	r2, [r7, #6]
 8004d86:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	2200      	movs	r2, #0
 8004d8c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxISR       = NULL;
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	2200      	movs	r2, #0
 8004d92:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	2200      	movs	r2, #0
 8004d98:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	2200      	movs	r2, #0
 8004d9e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	2200      	movs	r2, #0
 8004da4:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	689b      	ldr	r3, [r3, #8]
 8004daa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004dae:	d10f      	bne.n	8004dd0 <HAL_SPI_Transmit_DMA+0xac>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	681a      	ldr	r2, [r3, #0]
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004dbe:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	681a      	ldr	r2, [r3, #0]
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004dce:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004dd4:	4a29      	ldr	r2, [pc, #164]	@ (8004e7c <HAL_SPI_Transmit_DMA+0x158>)
 8004dd6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004ddc:	4a28      	ldr	r2, [pc, #160]	@ (8004e80 <HAL_SPI_Transmit_DMA+0x15c>)
 8004dde:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004de4:	4a27      	ldr	r2, [pc, #156]	@ (8004e84 <HAL_SPI_Transmit_DMA+0x160>)
 8004de6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004dec:	2200      	movs	r2, #0
 8004dee:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004df8:	4619      	mov	r1, r3
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	330c      	adds	r3, #12
 8004e00:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004e06:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8004e08:	f7fe fdba 	bl	8003980 <HAL_DMA_Start_IT>
 8004e0c:	4603      	mov	r3, r0
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d00b      	beq.n	8004e2a <HAL_SPI_Transmit_DMA+0x106>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e16:	f043 0210 	orr.w	r2, r3, #16
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	2200      	movs	r2, #0
 8004e22:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8004e26:	2301      	movs	r3, #1
 8004e28:	e023      	b.n	8004e72 <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e34:	2b40      	cmp	r3, #64	@ 0x40
 8004e36:	d007      	beq.n	8004e48 <HAL_SPI_Transmit_DMA+0x124>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	681a      	ldr	r2, [r3, #0]
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004e46:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	2200      	movs	r2, #0
 8004e4c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	685a      	ldr	r2, [r3, #4]
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	f042 0220 	orr.w	r2, r2, #32
 8004e5e:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	685a      	ldr	r2, [r3, #4]
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	f042 0202 	orr.w	r2, r2, #2
 8004e6e:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8004e70:	2300      	movs	r3, #0
}
 8004e72:	4618      	mov	r0, r3
 8004e74:	3710      	adds	r7, #16
 8004e76:	46bd      	mov	sp, r7
 8004e78:	bd80      	pop	{r7, pc}
 8004e7a:	bf00      	nop
 8004e7c:	08005159 	.word	0x08005159
 8004e80:	080050b1 	.word	0x080050b1
 8004e84:	08005175 	.word	0x08005175

08004e88 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8004e88:	b580      	push	{r7, lr}
 8004e8a:	b088      	sub	sp, #32
 8004e8c:	af00      	add	r7, sp, #0
 8004e8e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	685b      	ldr	r3, [r3, #4]
 8004e96:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	689b      	ldr	r3, [r3, #8]
 8004e9e:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8004ea0:	69bb      	ldr	r3, [r7, #24]
 8004ea2:	099b      	lsrs	r3, r3, #6
 8004ea4:	f003 0301 	and.w	r3, r3, #1
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d10f      	bne.n	8004ecc <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8004eac:	69bb      	ldr	r3, [r7, #24]
 8004eae:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d00a      	beq.n	8004ecc <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8004eb6:	69fb      	ldr	r3, [r7, #28]
 8004eb8:	099b      	lsrs	r3, r3, #6
 8004eba:	f003 0301 	and.w	r3, r3, #1
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d004      	beq.n	8004ecc <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ec6:	6878      	ldr	r0, [r7, #4]
 8004ec8:	4798      	blx	r3
    return;
 8004eca:	e0d7      	b.n	800507c <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8004ecc:	69bb      	ldr	r3, [r7, #24]
 8004ece:	085b      	lsrs	r3, r3, #1
 8004ed0:	f003 0301 	and.w	r3, r3, #1
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d00a      	beq.n	8004eee <HAL_SPI_IRQHandler+0x66>
 8004ed8:	69fb      	ldr	r3, [r7, #28]
 8004eda:	09db      	lsrs	r3, r3, #7
 8004edc:	f003 0301 	and.w	r3, r3, #1
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d004      	beq.n	8004eee <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ee8:	6878      	ldr	r0, [r7, #4]
 8004eea:	4798      	blx	r3
    return;
 8004eec:	e0c6      	b.n	800507c <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8004eee:	69bb      	ldr	r3, [r7, #24]
 8004ef0:	095b      	lsrs	r3, r3, #5
 8004ef2:	f003 0301 	and.w	r3, r3, #1
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d10c      	bne.n	8004f14 <HAL_SPI_IRQHandler+0x8c>
 8004efa:	69bb      	ldr	r3, [r7, #24]
 8004efc:	099b      	lsrs	r3, r3, #6
 8004efe:	f003 0301 	and.w	r3, r3, #1
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d106      	bne.n	8004f14 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8004f06:	69bb      	ldr	r3, [r7, #24]
 8004f08:	0a1b      	lsrs	r3, r3, #8
 8004f0a:	f003 0301 	and.w	r3, r3, #1
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	f000 80b4 	beq.w	800507c <HAL_SPI_IRQHandler+0x1f4>
 8004f14:	69fb      	ldr	r3, [r7, #28]
 8004f16:	095b      	lsrs	r3, r3, #5
 8004f18:	f003 0301 	and.w	r3, r3, #1
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	f000 80ad 	beq.w	800507c <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8004f22:	69bb      	ldr	r3, [r7, #24]
 8004f24:	099b      	lsrs	r3, r3, #6
 8004f26:	f003 0301 	and.w	r3, r3, #1
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d023      	beq.n	8004f76 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004f34:	b2db      	uxtb	r3, r3
 8004f36:	2b03      	cmp	r3, #3
 8004f38:	d011      	beq.n	8004f5e <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f3e:	f043 0204 	orr.w	r2, r3, #4
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004f46:	2300      	movs	r3, #0
 8004f48:	617b      	str	r3, [r7, #20]
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	68db      	ldr	r3, [r3, #12]
 8004f50:	617b      	str	r3, [r7, #20]
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	689b      	ldr	r3, [r3, #8]
 8004f58:	617b      	str	r3, [r7, #20]
 8004f5a:	697b      	ldr	r3, [r7, #20]
 8004f5c:	e00b      	b.n	8004f76 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004f5e:	2300      	movs	r3, #0
 8004f60:	613b      	str	r3, [r7, #16]
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	68db      	ldr	r3, [r3, #12]
 8004f68:	613b      	str	r3, [r7, #16]
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	689b      	ldr	r3, [r3, #8]
 8004f70:	613b      	str	r3, [r7, #16]
 8004f72:	693b      	ldr	r3, [r7, #16]
        return;
 8004f74:	e082      	b.n	800507c <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8004f76:	69bb      	ldr	r3, [r7, #24]
 8004f78:	095b      	lsrs	r3, r3, #5
 8004f7a:	f003 0301 	and.w	r3, r3, #1
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d014      	beq.n	8004fac <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f86:	f043 0201 	orr.w	r2, r3, #1
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8004f8e:	2300      	movs	r3, #0
 8004f90:	60fb      	str	r3, [r7, #12]
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	689b      	ldr	r3, [r3, #8]
 8004f98:	60fb      	str	r3, [r7, #12]
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	681a      	ldr	r2, [r3, #0]
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004fa8:	601a      	str	r2, [r3, #0]
 8004faa:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8004fac:	69bb      	ldr	r3, [r7, #24]
 8004fae:	0a1b      	lsrs	r3, r3, #8
 8004fb0:	f003 0301 	and.w	r3, r3, #1
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d00c      	beq.n	8004fd2 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004fbc:	f043 0208 	orr.w	r2, r3, #8
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8004fc4:	2300      	movs	r3, #0
 8004fc6:	60bb      	str	r3, [r7, #8]
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	689b      	ldr	r3, [r3, #8]
 8004fce:	60bb      	str	r3, [r7, #8]
 8004fd0:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d04f      	beq.n	800507a <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	685a      	ldr	r2, [r3, #4]
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004fe8:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	2201      	movs	r2, #1
 8004fee:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8004ff2:	69fb      	ldr	r3, [r7, #28]
 8004ff4:	f003 0302 	and.w	r3, r3, #2
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d104      	bne.n	8005006 <HAL_SPI_IRQHandler+0x17e>
 8004ffc:	69fb      	ldr	r3, [r7, #28]
 8004ffe:	f003 0301 	and.w	r3, r3, #1
 8005002:	2b00      	cmp	r3, #0
 8005004:	d034      	beq.n	8005070 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	685a      	ldr	r2, [r3, #4]
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	f022 0203 	bic.w	r2, r2, #3
 8005014:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800501a:	2b00      	cmp	r3, #0
 800501c:	d011      	beq.n	8005042 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005022:	4a18      	ldr	r2, [pc, #96]	@ (8005084 <HAL_SPI_IRQHandler+0x1fc>)
 8005024:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800502a:	4618      	mov	r0, r3
 800502c:	f7fe fd70 	bl	8003b10 <HAL_DMA_Abort_IT>
 8005030:	4603      	mov	r3, r0
 8005032:	2b00      	cmp	r3, #0
 8005034:	d005      	beq.n	8005042 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800503a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005046:	2b00      	cmp	r3, #0
 8005048:	d016      	beq.n	8005078 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800504e:	4a0d      	ldr	r2, [pc, #52]	@ (8005084 <HAL_SPI_IRQHandler+0x1fc>)
 8005050:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005056:	4618      	mov	r0, r3
 8005058:	f7fe fd5a 	bl	8003b10 <HAL_DMA_Abort_IT>
 800505c:	4603      	mov	r3, r0
 800505e:	2b00      	cmp	r3, #0
 8005060:	d00a      	beq.n	8005078 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005066:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 800506e:	e003      	b.n	8005078 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8005070:	6878      	ldr	r0, [r7, #4]
 8005072:	f000 f813 	bl	800509c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8005076:	e000      	b.n	800507a <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8005078:	bf00      	nop
    return;
 800507a:	bf00      	nop
  }
}
 800507c:	3720      	adds	r7, #32
 800507e:	46bd      	mov	sp, r7
 8005080:	bd80      	pop	{r7, pc}
 8005082:	bf00      	nop
 8005084:	080051b5 	.word	0x080051b5

08005088 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8005088:	b480      	push	{r7}
 800508a:	b083      	sub	sp, #12
 800508c:	af00      	add	r7, sp, #0
 800508e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8005090:	bf00      	nop
 8005092:	370c      	adds	r7, #12
 8005094:	46bd      	mov	sp, r7
 8005096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800509a:	4770      	bx	lr

0800509c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800509c:	b480      	push	{r7}
 800509e:	b083      	sub	sp, #12
 80050a0:	af00      	add	r7, sp, #0
 80050a2:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80050a4:	bf00      	nop
 80050a6:	370c      	adds	r7, #12
 80050a8:	46bd      	mov	sp, r7
 80050aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ae:	4770      	bx	lr

080050b0 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80050b0:	b580      	push	{r7, lr}
 80050b2:	b086      	sub	sp, #24
 80050b4:	af00      	add	r7, sp, #0
 80050b6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050bc:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80050be:	f7fd fe09 	bl	8002cd4 <HAL_GetTick>
 80050c2:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80050ce:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80050d2:	d03b      	beq.n	800514c <SPI_DMATransmitCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80050d4:	697b      	ldr	r3, [r7, #20]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	685a      	ldr	r2, [r3, #4]
 80050da:	697b      	ldr	r3, [r7, #20]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	f022 0220 	bic.w	r2, r2, #32
 80050e2:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80050e4:	697b      	ldr	r3, [r7, #20]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	685a      	ldr	r2, [r3, #4]
 80050ea:	697b      	ldr	r3, [r7, #20]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	f022 0202 	bic.w	r2, r2, #2
 80050f2:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80050f4:	693a      	ldr	r2, [r7, #16]
 80050f6:	2164      	movs	r1, #100	@ 0x64
 80050f8:	6978      	ldr	r0, [r7, #20]
 80050fa:	f000 f8f7 	bl	80052ec <SPI_EndRxTxTransaction>
 80050fe:	4603      	mov	r3, r0
 8005100:	2b00      	cmp	r3, #0
 8005102:	d005      	beq.n	8005110 <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005104:	697b      	ldr	r3, [r7, #20]
 8005106:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005108:	f043 0220 	orr.w	r2, r3, #32
 800510c:	697b      	ldr	r3, [r7, #20]
 800510e:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005110:	697b      	ldr	r3, [r7, #20]
 8005112:	689b      	ldr	r3, [r3, #8]
 8005114:	2b00      	cmp	r3, #0
 8005116:	d10a      	bne.n	800512e <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005118:	2300      	movs	r3, #0
 800511a:	60fb      	str	r3, [r7, #12]
 800511c:	697b      	ldr	r3, [r7, #20]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	68db      	ldr	r3, [r3, #12]
 8005122:	60fb      	str	r3, [r7, #12]
 8005124:	697b      	ldr	r3, [r7, #20]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	689b      	ldr	r3, [r3, #8]
 800512a:	60fb      	str	r3, [r7, #12]
 800512c:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 800512e:	697b      	ldr	r3, [r7, #20]
 8005130:	2200      	movs	r2, #0
 8005132:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->State = HAL_SPI_STATE_READY;
 8005134:	697b      	ldr	r3, [r7, #20]
 8005136:	2201      	movs	r2, #1
 8005138:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800513c:	697b      	ldr	r3, [r7, #20]
 800513e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005140:	2b00      	cmp	r3, #0
 8005142:	d003      	beq.n	800514c <SPI_DMATransmitCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8005144:	6978      	ldr	r0, [r7, #20]
 8005146:	f7ff ffa9 	bl	800509c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800514a:	e002      	b.n	8005152 <SPI_DMATransmitCplt+0xa2>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 800514c:	6978      	ldr	r0, [r7, #20]
 800514e:	f7fd fa03 	bl	8002558 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005152:	3718      	adds	r7, #24
 8005154:	46bd      	mov	sp, r7
 8005156:	bd80      	pop	{r7, pc}

08005158 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8005158:	b580      	push	{r7, lr}
 800515a:	b084      	sub	sp, #16
 800515c:	af00      	add	r7, sp, #0
 800515e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005164:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8005166:	68f8      	ldr	r0, [r7, #12]
 8005168:	f7ff ff8e 	bl	8005088 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800516c:	bf00      	nop
 800516e:	3710      	adds	r7, #16
 8005170:	46bd      	mov	sp, r7
 8005172:	bd80      	pop	{r7, pc}

08005174 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8005174:	b580      	push	{r7, lr}
 8005176:	b084      	sub	sp, #16
 8005178:	af00      	add	r7, sp, #0
 800517a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005180:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	685a      	ldr	r2, [r3, #4]
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	f022 0203 	bic.w	r2, r2, #3
 8005190:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005196:	f043 0210 	orr.w	r2, r3, #16
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	2201      	movs	r2, #1
 80051a2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80051a6:	68f8      	ldr	r0, [r7, #12]
 80051a8:	f7ff ff78 	bl	800509c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80051ac:	bf00      	nop
 80051ae:	3710      	adds	r7, #16
 80051b0:	46bd      	mov	sp, r7
 80051b2:	bd80      	pop	{r7, pc}

080051b4 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80051b4:	b580      	push	{r7, lr}
 80051b6:	b084      	sub	sp, #16
 80051b8:	af00      	add	r7, sp, #0
 80051ba:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051c0:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	2200      	movs	r2, #0
 80051c6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	2200      	movs	r2, #0
 80051cc:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80051ce:	68f8      	ldr	r0, [r7, #12]
 80051d0:	f7ff ff64 	bl	800509c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80051d4:	bf00      	nop
 80051d6:	3710      	adds	r7, #16
 80051d8:	46bd      	mov	sp, r7
 80051da:	bd80      	pop	{r7, pc}

080051dc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80051dc:	b580      	push	{r7, lr}
 80051de:	b088      	sub	sp, #32
 80051e0:	af00      	add	r7, sp, #0
 80051e2:	60f8      	str	r0, [r7, #12]
 80051e4:	60b9      	str	r1, [r7, #8]
 80051e6:	603b      	str	r3, [r7, #0]
 80051e8:	4613      	mov	r3, r2
 80051ea:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80051ec:	f7fd fd72 	bl	8002cd4 <HAL_GetTick>
 80051f0:	4602      	mov	r2, r0
 80051f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051f4:	1a9b      	subs	r3, r3, r2
 80051f6:	683a      	ldr	r2, [r7, #0]
 80051f8:	4413      	add	r3, r2
 80051fa:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80051fc:	f7fd fd6a 	bl	8002cd4 <HAL_GetTick>
 8005200:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005202:	4b39      	ldr	r3, [pc, #228]	@ (80052e8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	015b      	lsls	r3, r3, #5
 8005208:	0d1b      	lsrs	r3, r3, #20
 800520a:	69fa      	ldr	r2, [r7, #28]
 800520c:	fb02 f303 	mul.w	r3, r2, r3
 8005210:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005212:	e055      	b.n	80052c0 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005214:	683b      	ldr	r3, [r7, #0]
 8005216:	f1b3 3fff 	cmp.w	r3, #4294967295
 800521a:	d051      	beq.n	80052c0 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800521c:	f7fd fd5a 	bl	8002cd4 <HAL_GetTick>
 8005220:	4602      	mov	r2, r0
 8005222:	69bb      	ldr	r3, [r7, #24]
 8005224:	1ad3      	subs	r3, r2, r3
 8005226:	69fa      	ldr	r2, [r7, #28]
 8005228:	429a      	cmp	r2, r3
 800522a:	d902      	bls.n	8005232 <SPI_WaitFlagStateUntilTimeout+0x56>
 800522c:	69fb      	ldr	r3, [r7, #28]
 800522e:	2b00      	cmp	r3, #0
 8005230:	d13d      	bne.n	80052ae <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	685a      	ldr	r2, [r3, #4]
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005240:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	685b      	ldr	r3, [r3, #4]
 8005246:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800524a:	d111      	bne.n	8005270 <SPI_WaitFlagStateUntilTimeout+0x94>
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	689b      	ldr	r3, [r3, #8]
 8005250:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005254:	d004      	beq.n	8005260 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	689b      	ldr	r3, [r3, #8]
 800525a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800525e:	d107      	bne.n	8005270 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	681a      	ldr	r2, [r3, #0]
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800526e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005274:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005278:	d10f      	bne.n	800529a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	681a      	ldr	r2, [r3, #0]
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005288:	601a      	str	r2, [r3, #0]
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	681a      	ldr	r2, [r3, #0]
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005298:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	2201      	movs	r2, #1
 800529e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	2200      	movs	r2, #0
 80052a6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80052aa:	2303      	movs	r3, #3
 80052ac:	e018      	b.n	80052e0 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80052ae:	697b      	ldr	r3, [r7, #20]
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d102      	bne.n	80052ba <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 80052b4:	2300      	movs	r3, #0
 80052b6:	61fb      	str	r3, [r7, #28]
 80052b8:	e002      	b.n	80052c0 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 80052ba:	697b      	ldr	r3, [r7, #20]
 80052bc:	3b01      	subs	r3, #1
 80052be:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	689a      	ldr	r2, [r3, #8]
 80052c6:	68bb      	ldr	r3, [r7, #8]
 80052c8:	4013      	ands	r3, r2
 80052ca:	68ba      	ldr	r2, [r7, #8]
 80052cc:	429a      	cmp	r2, r3
 80052ce:	bf0c      	ite	eq
 80052d0:	2301      	moveq	r3, #1
 80052d2:	2300      	movne	r3, #0
 80052d4:	b2db      	uxtb	r3, r3
 80052d6:	461a      	mov	r2, r3
 80052d8:	79fb      	ldrb	r3, [r7, #7]
 80052da:	429a      	cmp	r2, r3
 80052dc:	d19a      	bne.n	8005214 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 80052de:	2300      	movs	r3, #0
}
 80052e0:	4618      	mov	r0, r3
 80052e2:	3720      	adds	r7, #32
 80052e4:	46bd      	mov	sp, r7
 80052e6:	bd80      	pop	{r7, pc}
 80052e8:	20000004 	.word	0x20000004

080052ec <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80052ec:	b580      	push	{r7, lr}
 80052ee:	b088      	sub	sp, #32
 80052f0:	af02      	add	r7, sp, #8
 80052f2:	60f8      	str	r0, [r7, #12]
 80052f4:	60b9      	str	r1, [r7, #8]
 80052f6:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	9300      	str	r3, [sp, #0]
 80052fc:	68bb      	ldr	r3, [r7, #8]
 80052fe:	2201      	movs	r2, #1
 8005300:	2102      	movs	r1, #2
 8005302:	68f8      	ldr	r0, [r7, #12]
 8005304:	f7ff ff6a 	bl	80051dc <SPI_WaitFlagStateUntilTimeout>
 8005308:	4603      	mov	r3, r0
 800530a:	2b00      	cmp	r3, #0
 800530c:	d007      	beq.n	800531e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005312:	f043 0220 	orr.w	r2, r3, #32
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800531a:	2303      	movs	r3, #3
 800531c:	e032      	b.n	8005384 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800531e:	4b1b      	ldr	r3, [pc, #108]	@ (800538c <SPI_EndRxTxTransaction+0xa0>)
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	4a1b      	ldr	r2, [pc, #108]	@ (8005390 <SPI_EndRxTxTransaction+0xa4>)
 8005324:	fba2 2303 	umull	r2, r3, r2, r3
 8005328:	0d5b      	lsrs	r3, r3, #21
 800532a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800532e:	fb02 f303 	mul.w	r3, r2, r3
 8005332:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	685b      	ldr	r3, [r3, #4]
 8005338:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800533c:	d112      	bne.n	8005364 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	9300      	str	r3, [sp, #0]
 8005342:	68bb      	ldr	r3, [r7, #8]
 8005344:	2200      	movs	r2, #0
 8005346:	2180      	movs	r1, #128	@ 0x80
 8005348:	68f8      	ldr	r0, [r7, #12]
 800534a:	f7ff ff47 	bl	80051dc <SPI_WaitFlagStateUntilTimeout>
 800534e:	4603      	mov	r3, r0
 8005350:	2b00      	cmp	r3, #0
 8005352:	d016      	beq.n	8005382 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005358:	f043 0220 	orr.w	r2, r3, #32
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8005360:	2303      	movs	r3, #3
 8005362:	e00f      	b.n	8005384 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005364:	697b      	ldr	r3, [r7, #20]
 8005366:	2b00      	cmp	r3, #0
 8005368:	d00a      	beq.n	8005380 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800536a:	697b      	ldr	r3, [r7, #20]
 800536c:	3b01      	subs	r3, #1
 800536e:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	689b      	ldr	r3, [r3, #8]
 8005376:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800537a:	2b80      	cmp	r3, #128	@ 0x80
 800537c:	d0f2      	beq.n	8005364 <SPI_EndRxTxTransaction+0x78>
 800537e:	e000      	b.n	8005382 <SPI_EndRxTxTransaction+0x96>
        break;
 8005380:	bf00      	nop
  }

  return HAL_OK;
 8005382:	2300      	movs	r3, #0
}
 8005384:	4618      	mov	r0, r3
 8005386:	3718      	adds	r7, #24
 8005388:	46bd      	mov	sp, r7
 800538a:	bd80      	pop	{r7, pc}
 800538c:	20000004 	.word	0x20000004
 8005390:	165e9f81 	.word	0x165e9f81

08005394 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005394:	b580      	push	{r7, lr}
 8005396:	b082      	sub	sp, #8
 8005398:	af00      	add	r7, sp, #0
 800539a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d101      	bne.n	80053a6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80053a2:	2301      	movs	r3, #1
 80053a4:	e041      	b.n	800542a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80053ac:	b2db      	uxtb	r3, r3
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d106      	bne.n	80053c0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	2200      	movs	r2, #0
 80053b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80053ba:	6878      	ldr	r0, [r7, #4]
 80053bc:	f7fd fa1e 	bl	80027fc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	2202      	movs	r2, #2
 80053c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681a      	ldr	r2, [r3, #0]
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	3304      	adds	r3, #4
 80053d0:	4619      	mov	r1, r3
 80053d2:	4610      	mov	r0, r2
 80053d4:	f000 f95e 	bl	8005694 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	2201      	movs	r2, #1
 80053dc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	2201      	movs	r2, #1
 80053e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	2201      	movs	r2, #1
 80053ec:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	2201      	movs	r2, #1
 80053f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	2201      	movs	r2, #1
 80053fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	2201      	movs	r2, #1
 8005404:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	2201      	movs	r2, #1
 800540c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	2201      	movs	r2, #1
 8005414:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	2201      	movs	r2, #1
 800541c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	2201      	movs	r2, #1
 8005424:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005428:	2300      	movs	r3, #0
}
 800542a:	4618      	mov	r0, r3
 800542c:	3708      	adds	r7, #8
 800542e:	46bd      	mov	sp, r7
 8005430:	bd80      	pop	{r7, pc}
	...

08005434 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005434:	b480      	push	{r7}
 8005436:	b085      	sub	sp, #20
 8005438:	af00      	add	r7, sp, #0
 800543a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005442:	b2db      	uxtb	r3, r3
 8005444:	2b01      	cmp	r3, #1
 8005446:	d001      	beq.n	800544c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005448:	2301      	movs	r3, #1
 800544a:	e046      	b.n	80054da <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	2202      	movs	r2, #2
 8005450:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	4a23      	ldr	r2, [pc, #140]	@ (80054e8 <HAL_TIM_Base_Start+0xb4>)
 800545a:	4293      	cmp	r3, r2
 800545c:	d022      	beq.n	80054a4 <HAL_TIM_Base_Start+0x70>
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005466:	d01d      	beq.n	80054a4 <HAL_TIM_Base_Start+0x70>
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	4a1f      	ldr	r2, [pc, #124]	@ (80054ec <HAL_TIM_Base_Start+0xb8>)
 800546e:	4293      	cmp	r3, r2
 8005470:	d018      	beq.n	80054a4 <HAL_TIM_Base_Start+0x70>
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	4a1e      	ldr	r2, [pc, #120]	@ (80054f0 <HAL_TIM_Base_Start+0xbc>)
 8005478:	4293      	cmp	r3, r2
 800547a:	d013      	beq.n	80054a4 <HAL_TIM_Base_Start+0x70>
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	4a1c      	ldr	r2, [pc, #112]	@ (80054f4 <HAL_TIM_Base_Start+0xc0>)
 8005482:	4293      	cmp	r3, r2
 8005484:	d00e      	beq.n	80054a4 <HAL_TIM_Base_Start+0x70>
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	4a1b      	ldr	r2, [pc, #108]	@ (80054f8 <HAL_TIM_Base_Start+0xc4>)
 800548c:	4293      	cmp	r3, r2
 800548e:	d009      	beq.n	80054a4 <HAL_TIM_Base_Start+0x70>
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	4a19      	ldr	r2, [pc, #100]	@ (80054fc <HAL_TIM_Base_Start+0xc8>)
 8005496:	4293      	cmp	r3, r2
 8005498:	d004      	beq.n	80054a4 <HAL_TIM_Base_Start+0x70>
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	4a18      	ldr	r2, [pc, #96]	@ (8005500 <HAL_TIM_Base_Start+0xcc>)
 80054a0:	4293      	cmp	r3, r2
 80054a2:	d111      	bne.n	80054c8 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	689b      	ldr	r3, [r3, #8]
 80054aa:	f003 0307 	and.w	r3, r3, #7
 80054ae:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	2b06      	cmp	r3, #6
 80054b4:	d010      	beq.n	80054d8 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	681a      	ldr	r2, [r3, #0]
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	f042 0201 	orr.w	r2, r2, #1
 80054c4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80054c6:	e007      	b.n	80054d8 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	681a      	ldr	r2, [r3, #0]
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	f042 0201 	orr.w	r2, r2, #1
 80054d6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80054d8:	2300      	movs	r3, #0
}
 80054da:	4618      	mov	r0, r3
 80054dc:	3714      	adds	r7, #20
 80054de:	46bd      	mov	sp, r7
 80054e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e4:	4770      	bx	lr
 80054e6:	bf00      	nop
 80054e8:	40010000 	.word	0x40010000
 80054ec:	40000400 	.word	0x40000400
 80054f0:	40000800 	.word	0x40000800
 80054f4:	40000c00 	.word	0x40000c00
 80054f8:	40010400 	.word	0x40010400
 80054fc:	40014000 	.word	0x40014000
 8005500:	40001800 	.word	0x40001800

08005504 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005504:	b580      	push	{r7, lr}
 8005506:	b084      	sub	sp, #16
 8005508:	af00      	add	r7, sp, #0
 800550a:	6078      	str	r0, [r7, #4]
 800550c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800550e:	2300      	movs	r3, #0
 8005510:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005518:	2b01      	cmp	r3, #1
 800551a:	d101      	bne.n	8005520 <HAL_TIM_ConfigClockSource+0x1c>
 800551c:	2302      	movs	r3, #2
 800551e:	e0b4      	b.n	800568a <HAL_TIM_ConfigClockSource+0x186>
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	2201      	movs	r2, #1
 8005524:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	2202      	movs	r2, #2
 800552c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	689b      	ldr	r3, [r3, #8]
 8005536:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005538:	68bb      	ldr	r3, [r7, #8]
 800553a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800553e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005540:	68bb      	ldr	r3, [r7, #8]
 8005542:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005546:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	68ba      	ldr	r2, [r7, #8]
 800554e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005550:	683b      	ldr	r3, [r7, #0]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005558:	d03e      	beq.n	80055d8 <HAL_TIM_ConfigClockSource+0xd4>
 800555a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800555e:	f200 8087 	bhi.w	8005670 <HAL_TIM_ConfigClockSource+0x16c>
 8005562:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005566:	f000 8086 	beq.w	8005676 <HAL_TIM_ConfigClockSource+0x172>
 800556a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800556e:	d87f      	bhi.n	8005670 <HAL_TIM_ConfigClockSource+0x16c>
 8005570:	2b70      	cmp	r3, #112	@ 0x70
 8005572:	d01a      	beq.n	80055aa <HAL_TIM_ConfigClockSource+0xa6>
 8005574:	2b70      	cmp	r3, #112	@ 0x70
 8005576:	d87b      	bhi.n	8005670 <HAL_TIM_ConfigClockSource+0x16c>
 8005578:	2b60      	cmp	r3, #96	@ 0x60
 800557a:	d050      	beq.n	800561e <HAL_TIM_ConfigClockSource+0x11a>
 800557c:	2b60      	cmp	r3, #96	@ 0x60
 800557e:	d877      	bhi.n	8005670 <HAL_TIM_ConfigClockSource+0x16c>
 8005580:	2b50      	cmp	r3, #80	@ 0x50
 8005582:	d03c      	beq.n	80055fe <HAL_TIM_ConfigClockSource+0xfa>
 8005584:	2b50      	cmp	r3, #80	@ 0x50
 8005586:	d873      	bhi.n	8005670 <HAL_TIM_ConfigClockSource+0x16c>
 8005588:	2b40      	cmp	r3, #64	@ 0x40
 800558a:	d058      	beq.n	800563e <HAL_TIM_ConfigClockSource+0x13a>
 800558c:	2b40      	cmp	r3, #64	@ 0x40
 800558e:	d86f      	bhi.n	8005670 <HAL_TIM_ConfigClockSource+0x16c>
 8005590:	2b30      	cmp	r3, #48	@ 0x30
 8005592:	d064      	beq.n	800565e <HAL_TIM_ConfigClockSource+0x15a>
 8005594:	2b30      	cmp	r3, #48	@ 0x30
 8005596:	d86b      	bhi.n	8005670 <HAL_TIM_ConfigClockSource+0x16c>
 8005598:	2b20      	cmp	r3, #32
 800559a:	d060      	beq.n	800565e <HAL_TIM_ConfigClockSource+0x15a>
 800559c:	2b20      	cmp	r3, #32
 800559e:	d867      	bhi.n	8005670 <HAL_TIM_ConfigClockSource+0x16c>
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	d05c      	beq.n	800565e <HAL_TIM_ConfigClockSource+0x15a>
 80055a4:	2b10      	cmp	r3, #16
 80055a6:	d05a      	beq.n	800565e <HAL_TIM_ConfigClockSource+0x15a>
 80055a8:	e062      	b.n	8005670 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80055ae:	683b      	ldr	r3, [r7, #0]
 80055b0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80055b2:	683b      	ldr	r3, [r7, #0]
 80055b4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80055b6:	683b      	ldr	r3, [r7, #0]
 80055b8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80055ba:	f000 f98b 	bl	80058d4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	689b      	ldr	r3, [r3, #8]
 80055c4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80055c6:	68bb      	ldr	r3, [r7, #8]
 80055c8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80055cc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	68ba      	ldr	r2, [r7, #8]
 80055d4:	609a      	str	r2, [r3, #8]
      break;
 80055d6:	e04f      	b.n	8005678 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80055dc:	683b      	ldr	r3, [r7, #0]
 80055de:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80055e0:	683b      	ldr	r3, [r7, #0]
 80055e2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80055e4:	683b      	ldr	r3, [r7, #0]
 80055e6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80055e8:	f000 f974 	bl	80058d4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	689a      	ldr	r2, [r3, #8]
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80055fa:	609a      	str	r2, [r3, #8]
      break;
 80055fc:	e03c      	b.n	8005678 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005602:	683b      	ldr	r3, [r7, #0]
 8005604:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005606:	683b      	ldr	r3, [r7, #0]
 8005608:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800560a:	461a      	mov	r2, r3
 800560c:	f000 f8e8 	bl	80057e0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	2150      	movs	r1, #80	@ 0x50
 8005616:	4618      	mov	r0, r3
 8005618:	f000 f941 	bl	800589e <TIM_ITRx_SetConfig>
      break;
 800561c:	e02c      	b.n	8005678 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005622:	683b      	ldr	r3, [r7, #0]
 8005624:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005626:	683b      	ldr	r3, [r7, #0]
 8005628:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800562a:	461a      	mov	r2, r3
 800562c:	f000 f907 	bl	800583e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	2160      	movs	r1, #96	@ 0x60
 8005636:	4618      	mov	r0, r3
 8005638:	f000 f931 	bl	800589e <TIM_ITRx_SetConfig>
      break;
 800563c:	e01c      	b.n	8005678 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005642:	683b      	ldr	r3, [r7, #0]
 8005644:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005646:	683b      	ldr	r3, [r7, #0]
 8005648:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800564a:	461a      	mov	r2, r3
 800564c:	f000 f8c8 	bl	80057e0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	2140      	movs	r1, #64	@ 0x40
 8005656:	4618      	mov	r0, r3
 8005658:	f000 f921 	bl	800589e <TIM_ITRx_SetConfig>
      break;
 800565c:	e00c      	b.n	8005678 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681a      	ldr	r2, [r3, #0]
 8005662:	683b      	ldr	r3, [r7, #0]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	4619      	mov	r1, r3
 8005668:	4610      	mov	r0, r2
 800566a:	f000 f918 	bl	800589e <TIM_ITRx_SetConfig>
      break;
 800566e:	e003      	b.n	8005678 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005670:	2301      	movs	r3, #1
 8005672:	73fb      	strb	r3, [r7, #15]
      break;
 8005674:	e000      	b.n	8005678 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005676:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	2201      	movs	r2, #1
 800567c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	2200      	movs	r2, #0
 8005684:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005688:	7bfb      	ldrb	r3, [r7, #15]
}
 800568a:	4618      	mov	r0, r3
 800568c:	3710      	adds	r7, #16
 800568e:	46bd      	mov	sp, r7
 8005690:	bd80      	pop	{r7, pc}
	...

08005694 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005694:	b480      	push	{r7}
 8005696:	b085      	sub	sp, #20
 8005698:	af00      	add	r7, sp, #0
 800569a:	6078      	str	r0, [r7, #4]
 800569c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	4a43      	ldr	r2, [pc, #268]	@ (80057b4 <TIM_Base_SetConfig+0x120>)
 80056a8:	4293      	cmp	r3, r2
 80056aa:	d013      	beq.n	80056d4 <TIM_Base_SetConfig+0x40>
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80056b2:	d00f      	beq.n	80056d4 <TIM_Base_SetConfig+0x40>
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	4a40      	ldr	r2, [pc, #256]	@ (80057b8 <TIM_Base_SetConfig+0x124>)
 80056b8:	4293      	cmp	r3, r2
 80056ba:	d00b      	beq.n	80056d4 <TIM_Base_SetConfig+0x40>
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	4a3f      	ldr	r2, [pc, #252]	@ (80057bc <TIM_Base_SetConfig+0x128>)
 80056c0:	4293      	cmp	r3, r2
 80056c2:	d007      	beq.n	80056d4 <TIM_Base_SetConfig+0x40>
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	4a3e      	ldr	r2, [pc, #248]	@ (80057c0 <TIM_Base_SetConfig+0x12c>)
 80056c8:	4293      	cmp	r3, r2
 80056ca:	d003      	beq.n	80056d4 <TIM_Base_SetConfig+0x40>
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	4a3d      	ldr	r2, [pc, #244]	@ (80057c4 <TIM_Base_SetConfig+0x130>)
 80056d0:	4293      	cmp	r3, r2
 80056d2:	d108      	bne.n	80056e6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80056da:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80056dc:	683b      	ldr	r3, [r7, #0]
 80056de:	685b      	ldr	r3, [r3, #4]
 80056e0:	68fa      	ldr	r2, [r7, #12]
 80056e2:	4313      	orrs	r3, r2
 80056e4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	4a32      	ldr	r2, [pc, #200]	@ (80057b4 <TIM_Base_SetConfig+0x120>)
 80056ea:	4293      	cmp	r3, r2
 80056ec:	d02b      	beq.n	8005746 <TIM_Base_SetConfig+0xb2>
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80056f4:	d027      	beq.n	8005746 <TIM_Base_SetConfig+0xb2>
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	4a2f      	ldr	r2, [pc, #188]	@ (80057b8 <TIM_Base_SetConfig+0x124>)
 80056fa:	4293      	cmp	r3, r2
 80056fc:	d023      	beq.n	8005746 <TIM_Base_SetConfig+0xb2>
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	4a2e      	ldr	r2, [pc, #184]	@ (80057bc <TIM_Base_SetConfig+0x128>)
 8005702:	4293      	cmp	r3, r2
 8005704:	d01f      	beq.n	8005746 <TIM_Base_SetConfig+0xb2>
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	4a2d      	ldr	r2, [pc, #180]	@ (80057c0 <TIM_Base_SetConfig+0x12c>)
 800570a:	4293      	cmp	r3, r2
 800570c:	d01b      	beq.n	8005746 <TIM_Base_SetConfig+0xb2>
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	4a2c      	ldr	r2, [pc, #176]	@ (80057c4 <TIM_Base_SetConfig+0x130>)
 8005712:	4293      	cmp	r3, r2
 8005714:	d017      	beq.n	8005746 <TIM_Base_SetConfig+0xb2>
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	4a2b      	ldr	r2, [pc, #172]	@ (80057c8 <TIM_Base_SetConfig+0x134>)
 800571a:	4293      	cmp	r3, r2
 800571c:	d013      	beq.n	8005746 <TIM_Base_SetConfig+0xb2>
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	4a2a      	ldr	r2, [pc, #168]	@ (80057cc <TIM_Base_SetConfig+0x138>)
 8005722:	4293      	cmp	r3, r2
 8005724:	d00f      	beq.n	8005746 <TIM_Base_SetConfig+0xb2>
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	4a29      	ldr	r2, [pc, #164]	@ (80057d0 <TIM_Base_SetConfig+0x13c>)
 800572a:	4293      	cmp	r3, r2
 800572c:	d00b      	beq.n	8005746 <TIM_Base_SetConfig+0xb2>
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	4a28      	ldr	r2, [pc, #160]	@ (80057d4 <TIM_Base_SetConfig+0x140>)
 8005732:	4293      	cmp	r3, r2
 8005734:	d007      	beq.n	8005746 <TIM_Base_SetConfig+0xb2>
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	4a27      	ldr	r2, [pc, #156]	@ (80057d8 <TIM_Base_SetConfig+0x144>)
 800573a:	4293      	cmp	r3, r2
 800573c:	d003      	beq.n	8005746 <TIM_Base_SetConfig+0xb2>
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	4a26      	ldr	r2, [pc, #152]	@ (80057dc <TIM_Base_SetConfig+0x148>)
 8005742:	4293      	cmp	r3, r2
 8005744:	d108      	bne.n	8005758 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800574c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800574e:	683b      	ldr	r3, [r7, #0]
 8005750:	68db      	ldr	r3, [r3, #12]
 8005752:	68fa      	ldr	r2, [r7, #12]
 8005754:	4313      	orrs	r3, r2
 8005756:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800575e:	683b      	ldr	r3, [r7, #0]
 8005760:	695b      	ldr	r3, [r3, #20]
 8005762:	4313      	orrs	r3, r2
 8005764:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005766:	683b      	ldr	r3, [r7, #0]
 8005768:	689a      	ldr	r2, [r3, #8]
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800576e:	683b      	ldr	r3, [r7, #0]
 8005770:	681a      	ldr	r2, [r3, #0]
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	4a0e      	ldr	r2, [pc, #56]	@ (80057b4 <TIM_Base_SetConfig+0x120>)
 800577a:	4293      	cmp	r3, r2
 800577c:	d003      	beq.n	8005786 <TIM_Base_SetConfig+0xf2>
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	4a10      	ldr	r2, [pc, #64]	@ (80057c4 <TIM_Base_SetConfig+0x130>)
 8005782:	4293      	cmp	r3, r2
 8005784:	d103      	bne.n	800578e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005786:	683b      	ldr	r3, [r7, #0]
 8005788:	691a      	ldr	r2, [r3, #16]
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	f043 0204 	orr.w	r2, r3, #4
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	2201      	movs	r2, #1
 800579e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	68fa      	ldr	r2, [r7, #12]
 80057a4:	601a      	str	r2, [r3, #0]
}
 80057a6:	bf00      	nop
 80057a8:	3714      	adds	r7, #20
 80057aa:	46bd      	mov	sp, r7
 80057ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057b0:	4770      	bx	lr
 80057b2:	bf00      	nop
 80057b4:	40010000 	.word	0x40010000
 80057b8:	40000400 	.word	0x40000400
 80057bc:	40000800 	.word	0x40000800
 80057c0:	40000c00 	.word	0x40000c00
 80057c4:	40010400 	.word	0x40010400
 80057c8:	40014000 	.word	0x40014000
 80057cc:	40014400 	.word	0x40014400
 80057d0:	40014800 	.word	0x40014800
 80057d4:	40001800 	.word	0x40001800
 80057d8:	40001c00 	.word	0x40001c00
 80057dc:	40002000 	.word	0x40002000

080057e0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80057e0:	b480      	push	{r7}
 80057e2:	b087      	sub	sp, #28
 80057e4:	af00      	add	r7, sp, #0
 80057e6:	60f8      	str	r0, [r7, #12]
 80057e8:	60b9      	str	r1, [r7, #8]
 80057ea:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	6a1b      	ldr	r3, [r3, #32]
 80057f0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	6a1b      	ldr	r3, [r3, #32]
 80057f6:	f023 0201 	bic.w	r2, r3, #1
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	699b      	ldr	r3, [r3, #24]
 8005802:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005804:	693b      	ldr	r3, [r7, #16]
 8005806:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800580a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	011b      	lsls	r3, r3, #4
 8005810:	693a      	ldr	r2, [r7, #16]
 8005812:	4313      	orrs	r3, r2
 8005814:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005816:	697b      	ldr	r3, [r7, #20]
 8005818:	f023 030a 	bic.w	r3, r3, #10
 800581c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800581e:	697a      	ldr	r2, [r7, #20]
 8005820:	68bb      	ldr	r3, [r7, #8]
 8005822:	4313      	orrs	r3, r2
 8005824:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	693a      	ldr	r2, [r7, #16]
 800582a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	697a      	ldr	r2, [r7, #20]
 8005830:	621a      	str	r2, [r3, #32]
}
 8005832:	bf00      	nop
 8005834:	371c      	adds	r7, #28
 8005836:	46bd      	mov	sp, r7
 8005838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800583c:	4770      	bx	lr

0800583e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800583e:	b480      	push	{r7}
 8005840:	b087      	sub	sp, #28
 8005842:	af00      	add	r7, sp, #0
 8005844:	60f8      	str	r0, [r7, #12]
 8005846:	60b9      	str	r1, [r7, #8]
 8005848:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	6a1b      	ldr	r3, [r3, #32]
 800584e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	6a1b      	ldr	r3, [r3, #32]
 8005854:	f023 0210 	bic.w	r2, r3, #16
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	699b      	ldr	r3, [r3, #24]
 8005860:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005862:	693b      	ldr	r3, [r7, #16]
 8005864:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005868:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	031b      	lsls	r3, r3, #12
 800586e:	693a      	ldr	r2, [r7, #16]
 8005870:	4313      	orrs	r3, r2
 8005872:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005874:	697b      	ldr	r3, [r7, #20]
 8005876:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800587a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800587c:	68bb      	ldr	r3, [r7, #8]
 800587e:	011b      	lsls	r3, r3, #4
 8005880:	697a      	ldr	r2, [r7, #20]
 8005882:	4313      	orrs	r3, r2
 8005884:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	693a      	ldr	r2, [r7, #16]
 800588a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	697a      	ldr	r2, [r7, #20]
 8005890:	621a      	str	r2, [r3, #32]
}
 8005892:	bf00      	nop
 8005894:	371c      	adds	r7, #28
 8005896:	46bd      	mov	sp, r7
 8005898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800589c:	4770      	bx	lr

0800589e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800589e:	b480      	push	{r7}
 80058a0:	b085      	sub	sp, #20
 80058a2:	af00      	add	r7, sp, #0
 80058a4:	6078      	str	r0, [r7, #4]
 80058a6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	689b      	ldr	r3, [r3, #8]
 80058ac:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80058b4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80058b6:	683a      	ldr	r2, [r7, #0]
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	4313      	orrs	r3, r2
 80058bc:	f043 0307 	orr.w	r3, r3, #7
 80058c0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	68fa      	ldr	r2, [r7, #12]
 80058c6:	609a      	str	r2, [r3, #8]
}
 80058c8:	bf00      	nop
 80058ca:	3714      	adds	r7, #20
 80058cc:	46bd      	mov	sp, r7
 80058ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d2:	4770      	bx	lr

080058d4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80058d4:	b480      	push	{r7}
 80058d6:	b087      	sub	sp, #28
 80058d8:	af00      	add	r7, sp, #0
 80058da:	60f8      	str	r0, [r7, #12]
 80058dc:	60b9      	str	r1, [r7, #8]
 80058de:	607a      	str	r2, [r7, #4]
 80058e0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	689b      	ldr	r3, [r3, #8]
 80058e6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80058e8:	697b      	ldr	r3, [r7, #20]
 80058ea:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80058ee:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80058f0:	683b      	ldr	r3, [r7, #0]
 80058f2:	021a      	lsls	r2, r3, #8
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	431a      	orrs	r2, r3
 80058f8:	68bb      	ldr	r3, [r7, #8]
 80058fa:	4313      	orrs	r3, r2
 80058fc:	697a      	ldr	r2, [r7, #20]
 80058fe:	4313      	orrs	r3, r2
 8005900:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	697a      	ldr	r2, [r7, #20]
 8005906:	609a      	str	r2, [r3, #8]
}
 8005908:	bf00      	nop
 800590a:	371c      	adds	r7, #28
 800590c:	46bd      	mov	sp, r7
 800590e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005912:	4770      	bx	lr

08005914 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005914:	b480      	push	{r7}
 8005916:	b085      	sub	sp, #20
 8005918:	af00      	add	r7, sp, #0
 800591a:	6078      	str	r0, [r7, #4]
 800591c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005924:	2b01      	cmp	r3, #1
 8005926:	d101      	bne.n	800592c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005928:	2302      	movs	r3, #2
 800592a:	e05a      	b.n	80059e2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	2201      	movs	r2, #1
 8005930:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	2202      	movs	r2, #2
 8005938:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	685b      	ldr	r3, [r3, #4]
 8005942:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	689b      	ldr	r3, [r3, #8]
 800594a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005952:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005954:	683b      	ldr	r3, [r7, #0]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	68fa      	ldr	r2, [r7, #12]
 800595a:	4313      	orrs	r3, r2
 800595c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	68fa      	ldr	r2, [r7, #12]
 8005964:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	4a21      	ldr	r2, [pc, #132]	@ (80059f0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800596c:	4293      	cmp	r3, r2
 800596e:	d022      	beq.n	80059b6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005978:	d01d      	beq.n	80059b6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	4a1d      	ldr	r2, [pc, #116]	@ (80059f4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005980:	4293      	cmp	r3, r2
 8005982:	d018      	beq.n	80059b6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	4a1b      	ldr	r2, [pc, #108]	@ (80059f8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800598a:	4293      	cmp	r3, r2
 800598c:	d013      	beq.n	80059b6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	4a1a      	ldr	r2, [pc, #104]	@ (80059fc <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005994:	4293      	cmp	r3, r2
 8005996:	d00e      	beq.n	80059b6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	4a18      	ldr	r2, [pc, #96]	@ (8005a00 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800599e:	4293      	cmp	r3, r2
 80059a0:	d009      	beq.n	80059b6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	4a17      	ldr	r2, [pc, #92]	@ (8005a04 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80059a8:	4293      	cmp	r3, r2
 80059aa:	d004      	beq.n	80059b6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	4a15      	ldr	r2, [pc, #84]	@ (8005a08 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80059b2:	4293      	cmp	r3, r2
 80059b4:	d10c      	bne.n	80059d0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80059b6:	68bb      	ldr	r3, [r7, #8]
 80059b8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80059bc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80059be:	683b      	ldr	r3, [r7, #0]
 80059c0:	685b      	ldr	r3, [r3, #4]
 80059c2:	68ba      	ldr	r2, [r7, #8]
 80059c4:	4313      	orrs	r3, r2
 80059c6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	68ba      	ldr	r2, [r7, #8]
 80059ce:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	2201      	movs	r2, #1
 80059d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	2200      	movs	r2, #0
 80059dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80059e0:	2300      	movs	r3, #0
}
 80059e2:	4618      	mov	r0, r3
 80059e4:	3714      	adds	r7, #20
 80059e6:	46bd      	mov	sp, r7
 80059e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ec:	4770      	bx	lr
 80059ee:	bf00      	nop
 80059f0:	40010000 	.word	0x40010000
 80059f4:	40000400 	.word	0x40000400
 80059f8:	40000800 	.word	0x40000800
 80059fc:	40000c00 	.word	0x40000c00
 8005a00:	40010400 	.word	0x40010400
 8005a04:	40014000 	.word	0x40014000
 8005a08:	40001800 	.word	0x40001800

08005a0c <HAL_USART_Init>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_USART_Init(USART_HandleTypeDef *husart)
{
 8005a0c:	b580      	push	{r7, lr}
 8005a0e:	b082      	sub	sp, #8
 8005a10:	af00      	add	r7, sp, #0
 8005a12:	6078      	str	r0, [r7, #4]
  /* Check the USART handle allocation */
  if (husart == NULL)
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d101      	bne.n	8005a1e <HAL_USART_Init+0x12>
  {
    return HAL_ERROR;
 8005a1a:	2301      	movs	r3, #1
 8005a1c:	e033      	b.n	8005a86 <HAL_USART_Init+0x7a>
  }

  /* Check the parameters */
  assert_param(IS_USART_INSTANCE(husart->Instance));

  if (husart->State == HAL_USART_STATE_RESET)
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005a24:	b2db      	uxtb	r3, r3
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d106      	bne.n	8005a38 <HAL_USART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    husart->Lock = HAL_UNLOCKED;
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	2200      	movs	r2, #0
 8005a2e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware */
    husart->MspInitCallback(husart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_USART_MspInit(husart);
 8005a32:	6878      	ldr	r0, [r7, #4]
 8005a34:	f7fc ff02 	bl	800283c <HAL_USART_MspInit>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
  }

  husart->State = HAL_USART_STATE_BUSY;
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	2202      	movs	r2, #2
 8005a3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the USART Communication parameters */
  USART_SetConfig(husart);
 8005a40:	6878      	ldr	r0, [r7, #4]
 8005a42:	f000 fc9f 	bl	8006384 <USART_SetConfig>

  /* In USART mode, the following bits must be kept cleared:
     - LINEN bit in the USART_CR2 register
     - HDSEL, SCEN and IREN bits in the USART_CR3 register */
  CLEAR_BIT(husart->Instance->CR2, USART_CR2_LINEN);
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	691a      	ldr	r2, [r3, #16]
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8005a54:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(husart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	695a      	ldr	r2, [r3, #20]
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005a64:	615a      	str	r2, [r3, #20]

  /* Enable the Peripheral */
  __HAL_USART_ENABLE(husart);
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	68da      	ldr	r2, [r3, #12]
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005a74:	60da      	str	r2, [r3, #12]

  /* Initialize the USART state */
  husart->ErrorCode = HAL_USART_ERROR_NONE;
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	2200      	movs	r2, #0
 8005a7a:	641a      	str	r2, [r3, #64]	@ 0x40
  husart->State = HAL_USART_STATE_READY;
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	2201      	movs	r2, #1
 8005a80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005a84:	2300      	movs	r3, #0
}
 8005a86:	4618      	mov	r0, r3
 8005a88:	3708      	adds	r7, #8
 8005a8a:	46bd      	mov	sp, r7
 8005a8c:	bd80      	pop	{r7, pc}
	...

08005a90 <HAL_USART_Transmit_DMA>:
  * @param  pTxData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size    Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_USART_Transmit_DMA(USART_HandleTypeDef *husart, const uint8_t *pTxData, uint16_t Size)
{
 8005a90:	b580      	push	{r7, lr}
 8005a92:	b086      	sub	sp, #24
 8005a94:	af00      	add	r7, sp, #0
 8005a96:	60f8      	str	r0, [r7, #12]
 8005a98:	60b9      	str	r1, [r7, #8]
 8005a9a:	4613      	mov	r3, r2
 8005a9c:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8005a9e:	2300      	movs	r3, #0
 8005aa0:	75fb      	strb	r3, [r7, #23]
  const uint32_t *tmp;

  if (husart->State == HAL_USART_STATE_READY)
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005aa8:	b2db      	uxtb	r3, r3
 8005aaa:	2b01      	cmp	r3, #1
 8005aac:	d165      	bne.n	8005b7a <HAL_USART_Transmit_DMA+0xea>
  {
    if ((pTxData == NULL) || (Size == 0))
 8005aae:	68bb      	ldr	r3, [r7, #8]
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d002      	beq.n	8005aba <HAL_USART_Transmit_DMA+0x2a>
 8005ab4:	88fb      	ldrh	r3, [r7, #6]
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d101      	bne.n	8005abe <HAL_USART_Transmit_DMA+0x2e>
    {
      return HAL_ERROR;
 8005aba:	2301      	movs	r3, #1
 8005abc:	e05e      	b.n	8005b7c <HAL_USART_Transmit_DMA+0xec>
    }
    /* Process Locked */
    __HAL_LOCK(husart);
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005ac4:	2b01      	cmp	r3, #1
 8005ac6:	d101      	bne.n	8005acc <HAL_USART_Transmit_DMA+0x3c>
 8005ac8:	2302      	movs	r3, #2
 8005aca:	e057      	b.n	8005b7c <HAL_USART_Transmit_DMA+0xec>
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	2201      	movs	r2, #1
 8005ad0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    husart->pTxBuffPtr = pTxData;
 8005ad4:	68ba      	ldr	r2, [r7, #8]
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	625a      	str	r2, [r3, #36]	@ 0x24
    husart->TxXferSize = Size;
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	88fa      	ldrh	r2, [r7, #6]
 8005ade:	851a      	strh	r2, [r3, #40]	@ 0x28
    husart->TxXferCount = Size;
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	88fa      	ldrh	r2, [r7, #6]
 8005ae4:	855a      	strh	r2, [r3, #42]	@ 0x2a

    husart->ErrorCode = HAL_USART_ERROR_NONE;
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	2200      	movs	r2, #0
 8005aea:	641a      	str	r2, [r3, #64]	@ 0x40
    husart->State = HAL_USART_STATE_BUSY_TX;
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	2212      	movs	r2, #18
 8005af0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Set the USART DMA transfer complete callback */
    husart->hdmatx->XferCpltCallback = USART_DMATransmitCplt;
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005af8:	4a22      	ldr	r2, [pc, #136]	@ (8005b84 <HAL_USART_Transmit_DMA+0xf4>)
 8005afa:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the USART DMA Half transfer complete callback */
    husart->hdmatx->XferHalfCpltCallback = USART_DMATxHalfCplt;
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005b00:	4a21      	ldr	r2, [pc, #132]	@ (8005b88 <HAL_USART_Transmit_DMA+0xf8>)
 8005b02:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    husart->hdmatx->XferErrorCallback = USART_DMAError;
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005b08:	4a20      	ldr	r2, [pc, #128]	@ (8005b8c <HAL_USART_Transmit_DMA+0xfc>)
 8005b0a:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    husart->hdmatx->XferAbortCallback = NULL;
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005b10:	2200      	movs	r2, #0
 8005b12:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the USART transmit DMA stream */
    tmp = (const uint32_t *)&pTxData;
 8005b14:	f107 0308 	add.w	r3, r7, #8
 8005b18:	613b      	str	r3, [r7, #16]
    status = HAL_DMA_Start_IT(husart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&husart->Instance->DR, Size);
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 8005b1e:	693b      	ldr	r3, [r7, #16]
 8005b20:	6819      	ldr	r1, [r3, #0]
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	3304      	adds	r3, #4
 8005b28:	461a      	mov	r2, r3
 8005b2a:	88fb      	ldrh	r3, [r7, #6]
 8005b2c:	f7fd ff28 	bl	8003980 <HAL_DMA_Start_IT>
 8005b30:	4603      	mov	r3, r0
 8005b32:	75fb      	strb	r3, [r7, #23]
    if (status == HAL_OK)
 8005b34:	7dfb      	ldrb	r3, [r7, #23]
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d112      	bne.n	8005b60 <HAL_USART_Transmit_DMA+0xd0>
    {
      /* Clear the TC flag in the SR register by writing 0 to it */
      __HAL_USART_CLEAR_FLAG(husart, USART_FLAG_TC);
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005b42:	601a      	str	r2, [r3, #0]

      /* Process Unlocked */
      __HAL_UNLOCK(husart);
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	2200      	movs	r2, #0
 8005b48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      /* Enable the DMA transfer for transmit request by setting the DMAT bit
      in the USART CR3 register */
      SET_BIT(husart->Instance->CR3, USART_CR3_DMAT);
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	695a      	ldr	r2, [r3, #20]
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8005b5a:	615a      	str	r2, [r3, #20]

      return HAL_OK;
 8005b5c:	2300      	movs	r3, #0
 8005b5e:	e00d      	b.n	8005b7c <HAL_USART_Transmit_DMA+0xec>
    }
    else
    {
      /* Set error code to DMA */
      husart->ErrorCode = HAL_USART_ERROR_DMA;
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	2210      	movs	r2, #16
 8005b64:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(husart);
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	2200      	movs	r2, #0
 8005b6a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      /* Restore husart->State to ready */
      husart->State = HAL_USART_STATE_READY;
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	2201      	movs	r2, #1
 8005b72:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      return HAL_ERROR;
 8005b76:	2301      	movs	r3, #1
 8005b78:	e000      	b.n	8005b7c <HAL_USART_Transmit_DMA+0xec>
    }
  }
  else
  {
    return HAL_BUSY;
 8005b7a:	2302      	movs	r3, #2
  }
}
 8005b7c:	4618      	mov	r0, r3
 8005b7e:	3718      	adds	r7, #24
 8005b80:	46bd      	mov	sp, r7
 8005b82:	bd80      	pop	{r7, pc}
 8005b84:	08005e4d 	.word	0x08005e4d
 8005b88:	08005eb7 	.word	0x08005eb7
 8005b8c:	08005ed3 	.word	0x08005ed3

08005b90 <HAL_USART_IRQHandler>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval None
  */
void HAL_USART_IRQHandler(USART_HandleTypeDef *husart)
{
 8005b90:	b580      	push	{r7, lr}
 8005b92:	b088      	sub	sp, #32
 8005b94:	af00      	add	r7, sp, #0
 8005b96:	6078      	str	r0, [r7, #4]
  uint32_t isrflags = READ_REG(husart->Instance->SR);
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its   = READ_REG(husart->Instance->CR1);
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	68db      	ldr	r3, [r3, #12]
 8005ba6:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its   = READ_REG(husart->Instance->CR3);
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	695b      	ldr	r3, [r3, #20]
 8005bae:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8005bb0:	2300      	movs	r3, #0
 8005bb2:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8005bb4:	2300      	movs	r3, #0
 8005bb6:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005bb8:	69fb      	ldr	r3, [r7, #28]
 8005bba:	f003 030f 	and.w	r3, r3, #15
 8005bbe:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8005bc0:	693b      	ldr	r3, [r7, #16]
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d117      	bne.n	8005bf6 <HAL_USART_IRQHandler+0x66>
  {
    /* USART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005bc6:	69fb      	ldr	r3, [r7, #28]
 8005bc8:	f003 0320 	and.w	r3, r3, #32
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d012      	beq.n	8005bf6 <HAL_USART_IRQHandler+0x66>
 8005bd0:	69bb      	ldr	r3, [r7, #24]
 8005bd2:	f003 0320 	and.w	r3, r3, #32
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d00d      	beq.n	8005bf6 <HAL_USART_IRQHandler+0x66>
    {
      if (husart->State == HAL_USART_STATE_BUSY_RX)
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005be0:	b2db      	uxtb	r3, r3
 8005be2:	2b22      	cmp	r3, #34	@ 0x22
 8005be4:	d103      	bne.n	8005bee <HAL_USART_IRQHandler+0x5e>
      {
        USART_Receive_IT(husart);
 8005be6:	6878      	ldr	r0, [r7, #4]
 8005be8:	f000 fa79 	bl	80060de <USART_Receive_IT>
      }
      else
      {
        USART_TransmitReceive_IT(husart);
      }
      return;
 8005bec:	e0e9      	b.n	8005dc2 <HAL_USART_IRQHandler+0x232>
        USART_TransmitReceive_IT(husart);
 8005bee:	6878      	ldr	r0, [r7, #4]
 8005bf0:	f000 fafb 	bl	80061ea <USART_TransmitReceive_IT>
      return;
 8005bf4:	e0e5      	b.n	8005dc2 <HAL_USART_IRQHandler+0x232>
    }
  }
  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005bf6:	693b      	ldr	r3, [r7, #16]
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	f000 80bb 	beq.w	8005d74 <HAL_USART_IRQHandler+0x1e4>
 8005bfe:	697b      	ldr	r3, [r7, #20]
 8005c00:	f003 0301 	and.w	r3, r3, #1
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d105      	bne.n	8005c14 <HAL_USART_IRQHandler+0x84>
 8005c08:	69bb      	ldr	r3, [r7, #24]
 8005c0a:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	f000 80b0 	beq.w	8005d74 <HAL_USART_IRQHandler+0x1e4>
  {
    /* USART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005c14:	69fb      	ldr	r3, [r7, #28]
 8005c16:	f003 0301 	and.w	r3, r3, #1
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d00a      	beq.n	8005c34 <HAL_USART_IRQHandler+0xa4>
 8005c1e:	69bb      	ldr	r3, [r7, #24]
 8005c20:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d005      	beq.n	8005c34 <HAL_USART_IRQHandler+0xa4>
    {
      husart->ErrorCode |= HAL_USART_ERROR_PE;
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c2c:	f043 0201 	orr.w	r2, r3, #1
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* USART noise error interrupt occurred --------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005c34:	69fb      	ldr	r3, [r7, #28]
 8005c36:	f003 0304 	and.w	r3, r3, #4
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d00a      	beq.n	8005c54 <HAL_USART_IRQHandler+0xc4>
 8005c3e:	697b      	ldr	r3, [r7, #20]
 8005c40:	f003 0301 	and.w	r3, r3, #1
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d005      	beq.n	8005c54 <HAL_USART_IRQHandler+0xc4>
    {
      husart->ErrorCode |= HAL_USART_ERROR_NE;
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c4c:	f043 0202 	orr.w	r2, r3, #2
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* USART frame error interrupt occurred --------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005c54:	69fb      	ldr	r3, [r7, #28]
 8005c56:	f003 0302 	and.w	r3, r3, #2
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d00a      	beq.n	8005c74 <HAL_USART_IRQHandler+0xe4>
 8005c5e:	697b      	ldr	r3, [r7, #20]
 8005c60:	f003 0301 	and.w	r3, r3, #1
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d005      	beq.n	8005c74 <HAL_USART_IRQHandler+0xe4>
    {
      husart->ErrorCode |= HAL_USART_ERROR_FE;
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c6c:	f043 0204 	orr.w	r2, r3, #4
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* USART Over-Run interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8005c74:	69fb      	ldr	r3, [r7, #28]
 8005c76:	f003 0308 	and.w	r3, r3, #8
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d00f      	beq.n	8005c9e <HAL_USART_IRQHandler+0x10e>
 8005c7e:	69bb      	ldr	r3, [r7, #24]
 8005c80:	f003 0320 	and.w	r3, r3, #32
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d104      	bne.n	8005c92 <HAL_USART_IRQHandler+0x102>
 8005c88:	697b      	ldr	r3, [r7, #20]
 8005c8a:	f003 0301 	and.w	r3, r3, #1
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d005      	beq.n	8005c9e <HAL_USART_IRQHandler+0x10e>
    {
      husart->ErrorCode |= HAL_USART_ERROR_ORE;
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c96:	f043 0208 	orr.w	r2, r3, #8
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    if (husart->ErrorCode != HAL_USART_ERROR_NONE)
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	f000 808c 	beq.w	8005dc0 <HAL_USART_IRQHandler+0x230>
    {
      /* USART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005ca8:	69fb      	ldr	r3, [r7, #28]
 8005caa:	f003 0320 	and.w	r3, r3, #32
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d011      	beq.n	8005cd6 <HAL_USART_IRQHandler+0x146>
 8005cb2:	69bb      	ldr	r3, [r7, #24]
 8005cb4:	f003 0320 	and.w	r3, r3, #32
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d00c      	beq.n	8005cd6 <HAL_USART_IRQHandler+0x146>
      {
        if (husart->State == HAL_USART_STATE_BUSY_RX)
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005cc2:	b2db      	uxtb	r3, r3
 8005cc4:	2b22      	cmp	r3, #34	@ 0x22
 8005cc6:	d103      	bne.n	8005cd0 <HAL_USART_IRQHandler+0x140>
        {
          USART_Receive_IT(husart);
 8005cc8:	6878      	ldr	r0, [r7, #4]
 8005cca:	f000 fa08 	bl	80060de <USART_Receive_IT>
 8005cce:	e002      	b.n	8005cd6 <HAL_USART_IRQHandler+0x146>
        }
        else
        {
          USART_TransmitReceive_IT(husart);
 8005cd0:	6878      	ldr	r0, [r7, #4]
 8005cd2:	f000 fa8a 	bl	80061ea <USART_TransmitReceive_IT>
        }
      }
      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
      consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR);
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	695b      	ldr	r3, [r3, #20]
 8005cdc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ce0:	2b40      	cmp	r3, #64	@ 0x40
 8005ce2:	bf0c      	ite	eq
 8005ce4:	2301      	moveq	r3, #1
 8005ce6:	2300      	movne	r3, #0
 8005ce8:	b2db      	uxtb	r3, r3
 8005cea:	60fb      	str	r3, [r7, #12]
      if (((husart->ErrorCode & HAL_USART_ERROR_ORE) != RESET) || dmarequest)
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005cf0:	f003 0308 	and.w	r3, r3, #8
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d102      	bne.n	8005cfe <HAL_USART_IRQHandler+0x16e>
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d031      	beq.n	8005d62 <HAL_USART_IRQHandler+0x1d2>
      {
        /* Set the USART state ready to be able to start again the process,
        Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        USART_EndRxTransfer(husart);
 8005cfe:	6878      	ldr	r0, [r7, #4]
 8005d00:	f000 f94b 	bl	8005f9a <USART_EndRxTransfer>

        /* Disable the USART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR))
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	695b      	ldr	r3, [r3, #20]
 8005d0a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d0e:	2b40      	cmp	r3, #64	@ 0x40
 8005d10:	d123      	bne.n	8005d5a <HAL_USART_IRQHandler+0x1ca>
        {
          CLEAR_BIT(husart->Instance->CR3, USART_CR3_DMAR);
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	695a      	ldr	r2, [r3, #20]
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005d20:	615a      	str	r2, [r3, #20]

          /* Abort the USART DMA Rx channel */
          if (husart->hdmarx != NULL)
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d013      	beq.n	8005d52 <HAL_USART_IRQHandler+0x1c2>
          {
            /* Set the USART DMA Abort callback :
            will lead to call HAL_USART_ErrorCallback() at end of DMA abort procedure */
            husart->hdmarx->XferAbortCallback = USART_DMAAbortOnError;
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d2e:	4a26      	ldr	r2, [pc, #152]	@ (8005dc8 <HAL_USART_IRQHandler+0x238>)
 8005d30:	651a      	str	r2, [r3, #80]	@ 0x50

            if (HAL_DMA_Abort_IT(husart->hdmarx) != HAL_OK)
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d36:	4618      	mov	r0, r3
 8005d38:	f7fd feea 	bl	8003b10 <HAL_DMA_Abort_IT>
 8005d3c:	4603      	mov	r3, r0
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d016      	beq.n	8005d70 <HAL_USART_IRQHandler+0x1e0>
            {
              /* Call Directly XferAbortCallback function in case of error */
              husart->hdmarx->XferAbortCallback(husart->hdmarx);
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d46:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005d48:	687a      	ldr	r2, [r7, #4]
 8005d4a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005d4c:	4610      	mov	r0, r2
 8005d4e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR))
 8005d50:	e00e      	b.n	8005d70 <HAL_USART_IRQHandler+0x1e0>
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
            /* Call registered Error Callback */
            husart->ErrorCallback(husart);
#else
            /* Call legacy weak Error Callback */
            HAL_USART_ErrorCallback(husart);
 8005d52:	6878      	ldr	r0, [r7, #4]
 8005d54:	f000 f862 	bl	8005e1c <HAL_USART_ErrorCallback>
        if (HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR))
 8005d58:	e00a      	b.n	8005d70 <HAL_USART_IRQHandler+0x1e0>
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
          /* Call registered Error Callback */
          husart->ErrorCallback(husart);
#else
          /* Call legacy weak Error Callback */
          HAL_USART_ErrorCallback(husart);
 8005d5a:	6878      	ldr	r0, [r7, #4]
 8005d5c:	f000 f85e 	bl	8005e1c <HAL_USART_ErrorCallback>
        if (HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR))
 8005d60:	e006      	b.n	8005d70 <HAL_USART_IRQHandler+0x1e0>
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
        /* Call registered Error Callback */
        husart->ErrorCallback(husart);
#else
        /* Call legacy weak Error Callback */
        HAL_USART_ErrorCallback(husart);
 8005d62:	6878      	ldr	r0, [r7, #4]
 8005d64:	f000 f85a 	bl	8005e1c <HAL_USART_ErrorCallback>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
        husart->ErrorCode = HAL_USART_ERROR_NONE;
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	2200      	movs	r2, #0
 8005d6c:	641a      	str	r2, [r3, #64]	@ 0x40
      }
    }
    return;
 8005d6e:	e027      	b.n	8005dc0 <HAL_USART_IRQHandler+0x230>
        if (HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR))
 8005d70:	bf00      	nop
    return;
 8005d72:	e025      	b.n	8005dc0 <HAL_USART_IRQHandler+0x230>
  }

  /* USART in mode Transmitter -----------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005d74:	69fb      	ldr	r3, [r7, #28]
 8005d76:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d012      	beq.n	8005da4 <HAL_USART_IRQHandler+0x214>
 8005d7e:	69bb      	ldr	r3, [r7, #24]
 8005d80:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d00d      	beq.n	8005da4 <HAL_USART_IRQHandler+0x214>
  {
    if (husart->State == HAL_USART_STATE_BUSY_TX)
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005d8e:	b2db      	uxtb	r3, r3
 8005d90:	2b12      	cmp	r3, #18
 8005d92:	d103      	bne.n	8005d9c <HAL_USART_IRQHandler+0x20c>
    {
      USART_Transmit_IT(husart);
 8005d94:	6878      	ldr	r0, [r7, #4]
 8005d96:	f000 f932 	bl	8005ffe <USART_Transmit_IT>
    }
    else
    {
      USART_TransmitReceive_IT(husart);
    }
    return;
 8005d9a:	e012      	b.n	8005dc2 <HAL_USART_IRQHandler+0x232>
      USART_TransmitReceive_IT(husart);
 8005d9c:	6878      	ldr	r0, [r7, #4]
 8005d9e:	f000 fa24 	bl	80061ea <USART_TransmitReceive_IT>
    return;
 8005da2:	e00e      	b.n	8005dc2 <HAL_USART_IRQHandler+0x232>
  }

  /* USART in mode Transmitter (transmission end) ----------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005da4:	69fb      	ldr	r3, [r7, #28]
 8005da6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d009      	beq.n	8005dc2 <HAL_USART_IRQHandler+0x232>
 8005dae:	69bb      	ldr	r3, [r7, #24]
 8005db0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d004      	beq.n	8005dc2 <HAL_USART_IRQHandler+0x232>
  {
    USART_EndTransmit_IT(husart);
 8005db8:	6878      	ldr	r0, [r7, #4]
 8005dba:	f000 f970 	bl	800609e <USART_EndTransmit_IT>
    return;
 8005dbe:	e000      	b.n	8005dc2 <HAL_USART_IRQHandler+0x232>
    return;
 8005dc0:	bf00      	nop
  }
}
 8005dc2:	3720      	adds	r7, #32
 8005dc4:	46bd      	mov	sp, r7
 8005dc6:	bd80      	pop	{r7, pc}
 8005dc8:	08005fd7 	.word	0x08005fd7

08005dcc <HAL_USART_TxCpltCallback>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval None
  */
__weak void HAL_USART_TxCpltCallback(USART_HandleTypeDef *husart)
{
 8005dcc:	b480      	push	{r7}
 8005dce:	b083      	sub	sp, #12
 8005dd0:	af00      	add	r7, sp, #0
 8005dd2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(husart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_USART_TxCpltCallback could be implemented in the user file
   */
}
 8005dd4:	bf00      	nop
 8005dd6:	370c      	adds	r7, #12
 8005dd8:	46bd      	mov	sp, r7
 8005dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dde:	4770      	bx	lr

08005de0 <HAL_USART_TxHalfCpltCallback>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval None
  */
__weak void HAL_USART_TxHalfCpltCallback(USART_HandleTypeDef *husart)
{
 8005de0:	b480      	push	{r7}
 8005de2:	b083      	sub	sp, #12
 8005de4:	af00      	add	r7, sp, #0
 8005de6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(husart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_USART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8005de8:	bf00      	nop
 8005dea:	370c      	adds	r7, #12
 8005dec:	46bd      	mov	sp, r7
 8005dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005df2:	4770      	bx	lr

08005df4 <HAL_USART_RxCpltCallback>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval None
  */
__weak void HAL_USART_RxCpltCallback(USART_HandleTypeDef *husart)
{
 8005df4:	b480      	push	{r7}
 8005df6:	b083      	sub	sp, #12
 8005df8:	af00      	add	r7, sp, #0
 8005dfa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(husart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_USART_RxCpltCallback could be implemented in the user file
   */
}
 8005dfc:	bf00      	nop
 8005dfe:	370c      	adds	r7, #12
 8005e00:	46bd      	mov	sp, r7
 8005e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e06:	4770      	bx	lr

08005e08 <HAL_USART_TxRxCpltCallback>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval None
  */
__weak void HAL_USART_TxRxCpltCallback(USART_HandleTypeDef *husart)
{
 8005e08:	b480      	push	{r7}
 8005e0a:	b083      	sub	sp, #12
 8005e0c:	af00      	add	r7, sp, #0
 8005e0e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(husart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_USART_TxRxCpltCallback could be implemented in the user file
   */
}
 8005e10:	bf00      	nop
 8005e12:	370c      	adds	r7, #12
 8005e14:	46bd      	mov	sp, r7
 8005e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e1a:	4770      	bx	lr

08005e1c <HAL_USART_ErrorCallback>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval None
  */
__weak void HAL_USART_ErrorCallback(USART_HandleTypeDef *husart)
{
 8005e1c:	b480      	push	{r7}
 8005e1e:	b083      	sub	sp, #12
 8005e20:	af00      	add	r7, sp, #0
 8005e22:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(husart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_USART_ErrorCallback could be implemented in the user file
   */
}
 8005e24:	bf00      	nop
 8005e26:	370c      	adds	r7, #12
 8005e28:	46bd      	mov	sp, r7
 8005e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e2e:	4770      	bx	lr

08005e30 <HAL_USART_GetState>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval HAL state
  */
HAL_USART_StateTypeDef HAL_USART_GetState(const USART_HandleTypeDef *husart)
{
 8005e30:	b480      	push	{r7}
 8005e32:	b083      	sub	sp, #12
 8005e34:	af00      	add	r7, sp, #0
 8005e36:	6078      	str	r0, [r7, #4]
  return husart->State;
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005e3e:	b2db      	uxtb	r3, r3
}
 8005e40:	4618      	mov	r0, r3
 8005e42:	370c      	adds	r7, #12
 8005e44:	46bd      	mov	sp, r7
 8005e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e4a:	4770      	bx	lr

08005e4c <USART_DMATransmitCplt>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void USART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8005e4c:	b580      	push	{r7, lr}
 8005e4e:	b084      	sub	sp, #16
 8005e50:	af00      	add	r7, sp, #0
 8005e52:	6078      	str	r0, [r7, #4]
  USART_HandleTypeDef *husart = (USART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e58:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d119      	bne.n	8005e9c <USART_DMATransmitCplt+0x50>
  {
    husart->TxXferCount = 0U;
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	2200      	movs	r2, #0
 8005e6c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (husart->State == HAL_USART_STATE_BUSY_TX)
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005e74:	b2db      	uxtb	r3, r3
 8005e76:	2b12      	cmp	r3, #18
 8005e78:	d119      	bne.n	8005eae <USART_DMATransmitCplt+0x62>
    {
      /* Disable the DMA transfer for transmit request by resetting the DMAT bit
         in the USART CR3 register */
      CLEAR_BIT(husart->Instance->CR3, USART_CR3_DMAT);
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	695a      	ldr	r2, [r3, #20]
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005e88:	615a      	str	r2, [r3, #20]

      /* Enable the USART Transmit Complete Interrupt */
      SET_BIT(husart->Instance->CR1, USART_CR1_TCIE);
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	68da      	ldr	r2, [r3, #12]
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005e98:	60da      	str	r2, [r3, #12]
      /* Call legacy weak Tx Complete Callback */
      HAL_USART_TxCpltCallback(husart);
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
    }
  }
}
 8005e9a:	e008      	b.n	8005eae <USART_DMATransmitCplt+0x62>
    if (husart->State == HAL_USART_STATE_BUSY_TX)
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005ea2:	b2db      	uxtb	r3, r3
 8005ea4:	2b12      	cmp	r3, #18
 8005ea6:	d102      	bne.n	8005eae <USART_DMATransmitCplt+0x62>
      HAL_USART_TxCpltCallback(husart);
 8005ea8:	68f8      	ldr	r0, [r7, #12]
 8005eaa:	f7ff ff8f 	bl	8005dcc <HAL_USART_TxCpltCallback>
}
 8005eae:	bf00      	nop
 8005eb0:	3710      	adds	r7, #16
 8005eb2:	46bd      	mov	sp, r7
 8005eb4:	bd80      	pop	{r7, pc}

08005eb6 <USART_DMATxHalfCplt>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void USART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005eb6:	b580      	push	{r7, lr}
 8005eb8:	b084      	sub	sp, #16
 8005eba:	af00      	add	r7, sp, #0
 8005ebc:	6078      	str	r0, [r7, #4]
  USART_HandleTypeDef *husart = (USART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ec2:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
  /* Call registered Tx Half Complete Callback */
  husart->TxHalfCpltCallback(husart);
#else
  /* Call legacy weak Tx Half Complete Callback */
  HAL_USART_TxHalfCpltCallback(husart);
 8005ec4:	68f8      	ldr	r0, [r7, #12]
 8005ec6:	f7ff ff8b 	bl	8005de0 <HAL_USART_TxHalfCpltCallback>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
}
 8005eca:	bf00      	nop
 8005ecc:	3710      	adds	r7, #16
 8005ece:	46bd      	mov	sp, r7
 8005ed0:	bd80      	pop	{r7, pc}

08005ed2 <USART_DMAError>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void USART_DMAError(DMA_HandleTypeDef *hdma)
{
 8005ed2:	b580      	push	{r7, lr}
 8005ed4:	b084      	sub	sp, #16
 8005ed6:	af00      	add	r7, sp, #0
 8005ed8:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8005eda:	2300      	movs	r3, #0
 8005edc:	60fb      	str	r3, [r7, #12]
  USART_HandleTypeDef *husart = (USART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ee2:	60bb      	str	r3, [r7, #8]
  husart->RxXferCount = 0x00U;
 8005ee4:	68bb      	ldr	r3, [r7, #8]
 8005ee6:	2200      	movs	r2, #0
 8005ee8:	865a      	strh	r2, [r3, #50]	@ 0x32
  husart->TxXferCount = 0x00U;
 8005eea:	68bb      	ldr	r3, [r7, #8]
 8005eec:	2200      	movs	r2, #0
 8005eee:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Stop USART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAT);
 8005ef0:	68bb      	ldr	r3, [r7, #8]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	695b      	ldr	r3, [r3, #20]
 8005ef6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005efa:	2b80      	cmp	r3, #128	@ 0x80
 8005efc:	bf0c      	ite	eq
 8005efe:	2301      	moveq	r3, #1
 8005f00:	2300      	movne	r3, #0
 8005f02:	b2db      	uxtb	r3, r3
 8005f04:	60fb      	str	r3, [r7, #12]
  if ((husart->State == HAL_USART_STATE_BUSY_TX) && dmarequest)
 8005f06:	68bb      	ldr	r3, [r7, #8]
 8005f08:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005f0c:	b2db      	uxtb	r3, r3
 8005f0e:	2b12      	cmp	r3, #18
 8005f10:	d105      	bne.n	8005f1e <USART_DMAError+0x4c>
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d002      	beq.n	8005f1e <USART_DMAError+0x4c>
  {
    USART_EndTxTransfer(husart);
 8005f18:	68b8      	ldr	r0, [r7, #8]
 8005f1a:	f000 f828 	bl	8005f6e <USART_EndTxTransfer>
  }

  /* Stop USART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR);
 8005f1e:	68bb      	ldr	r3, [r7, #8]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	695b      	ldr	r3, [r3, #20]
 8005f24:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f28:	2b40      	cmp	r3, #64	@ 0x40
 8005f2a:	bf0c      	ite	eq
 8005f2c:	2301      	moveq	r3, #1
 8005f2e:	2300      	movne	r3, #0
 8005f30:	b2db      	uxtb	r3, r3
 8005f32:	60fb      	str	r3, [r7, #12]
  if ((husart->State == HAL_USART_STATE_BUSY_RX) && dmarequest)
 8005f34:	68bb      	ldr	r3, [r7, #8]
 8005f36:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005f3a:	b2db      	uxtb	r3, r3
 8005f3c:	2b22      	cmp	r3, #34	@ 0x22
 8005f3e:	d105      	bne.n	8005f4c <USART_DMAError+0x7a>
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d002      	beq.n	8005f4c <USART_DMAError+0x7a>
  {
    USART_EndRxTransfer(husart);
 8005f46:	68b8      	ldr	r0, [r7, #8]
 8005f48:	f000 f827 	bl	8005f9a <USART_EndRxTransfer>
  }

  husart->ErrorCode |= HAL_USART_ERROR_DMA;
 8005f4c:	68bb      	ldr	r3, [r7, #8]
 8005f4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f50:	f043 0210 	orr.w	r2, r3, #16
 8005f54:	68bb      	ldr	r3, [r7, #8]
 8005f56:	641a      	str	r2, [r3, #64]	@ 0x40
  husart->State = HAL_USART_STATE_READY;
 8005f58:	68bb      	ldr	r3, [r7, #8]
 8005f5a:	2201      	movs	r2, #1
 8005f5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
  /* Call registered Error Callback */
  husart->ErrorCallback(husart);
#else
  /* Call legacy weak Error Callback */
  HAL_USART_ErrorCallback(husart);
 8005f60:	68b8      	ldr	r0, [r7, #8]
 8005f62:	f7ff ff5b 	bl	8005e1c <HAL_USART_ErrorCallback>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
}
 8005f66:	bf00      	nop
 8005f68:	3710      	adds	r7, #16
 8005f6a:	46bd      	mov	sp, r7
 8005f6c:	bd80      	pop	{r7, pc}

08005f6e <USART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on USART peripheral (following error detection or Transmit completion).
  * @param  husart USART handle.
  * @retval None
  */
static void USART_EndTxTransfer(USART_HandleTypeDef *husart)
{
 8005f6e:	b480      	push	{r7}
 8005f70:	b083      	sub	sp, #12
 8005f72:	af00      	add	r7, sp, #0
 8005f74:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(husart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	68da      	ldr	r2, [r3, #12]
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	f022 02c0 	bic.w	r2, r2, #192	@ 0xc0
 8005f84:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore husart->State to Ready */
  husart->State = HAL_USART_STATE_READY;
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	2201      	movs	r2, #1
 8005f8a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
}
 8005f8e:	bf00      	nop
 8005f90:	370c      	adds	r7, #12
 8005f92:	46bd      	mov	sp, r7
 8005f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f98:	4770      	bx	lr

08005f9a <USART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on USART peripheral (following error detection or Reception completion).
  * @param  husart USART handle.
  * @retval None
  */
static void USART_EndRxTransfer(USART_HandleTypeDef *husart)
{
 8005f9a:	b480      	push	{r7}
 8005f9c:	b083      	sub	sp, #12
 8005f9e:	af00      	add	r7, sp, #0
 8005fa0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR interrupts */
  CLEAR_BIT(husart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	68da      	ldr	r2, [r3, #12]
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
 8005fb0:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(husart->Instance->CR3, USART_CR3_EIE);
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	695a      	ldr	r2, [r3, #20]
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	f022 0201 	bic.w	r2, r2, #1
 8005fc0:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore husart->State to Ready */
  husart->State = HAL_USART_STATE_READY;
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	2201      	movs	r2, #1
 8005fc6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
}
 8005fca:	bf00      	nop
 8005fcc:	370c      	adds	r7, #12
 8005fce:	46bd      	mov	sp, r7
 8005fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fd4:	4770      	bx	lr

08005fd6 <USART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void USART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005fd6:	b580      	push	{r7, lr}
 8005fd8:	b084      	sub	sp, #16
 8005fda:	af00      	add	r7, sp, #0
 8005fdc:	6078      	str	r0, [r7, #4]
  USART_HandleTypeDef *husart = (USART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005fe2:	60fb      	str	r3, [r7, #12]
  husart->RxXferCount = 0x00U;
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	2200      	movs	r2, #0
 8005fe8:	865a      	strh	r2, [r3, #50]	@ 0x32
  husart->TxXferCount = 0x00U;
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	2200      	movs	r2, #0
 8005fee:	855a      	strh	r2, [r3, #42]	@ 0x2a
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
  /* Call registered Error Callback */
  husart->ErrorCallback(husart);
#else
  /* Call legacy weak Error Callback */
  HAL_USART_ErrorCallback(husart);
 8005ff0:	68f8      	ldr	r0, [r7, #12]
 8005ff2:	f7ff ff13 	bl	8005e1c <HAL_USART_ErrorCallback>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
}
 8005ff6:	bf00      	nop
 8005ff8:	3710      	adds	r7, #16
 8005ffa:	46bd      	mov	sp, r7
 8005ffc:	bd80      	pop	{r7, pc}

08005ffe <USART_Transmit_IT>:
  *                the configuration information for the specified USART module.
  * @retval HAL status
  * @note   The USART errors are not managed to avoid the overrun error.
  */
static HAL_StatusTypeDef USART_Transmit_IT(USART_HandleTypeDef *husart)
{
 8005ffe:	b480      	push	{r7}
 8006000:	b085      	sub	sp, #20
 8006002:	af00      	add	r7, sp, #0
 8006004:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  if (husart->State == HAL_USART_STATE_BUSY_TX)
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800600c:	b2db      	uxtb	r3, r3
 800600e:	2b12      	cmp	r3, #18
 8006010:	d13e      	bne.n	8006090 <USART_Transmit_IT+0x92>
  {
    if ((husart->Init.WordLength == USART_WORDLENGTH_9B) && (husart->Init.Parity == USART_PARITY_NONE))
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	689b      	ldr	r3, [r3, #8]
 8006016:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800601a:	d114      	bne.n	8006046 <USART_Transmit_IT+0x48>
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	691b      	ldr	r3, [r3, #16]
 8006020:	2b00      	cmp	r3, #0
 8006022:	d110      	bne.n	8006046 <USART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) husart->pTxBuffPtr;
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006028:	60fb      	str	r3, [r7, #12]
      husart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	881b      	ldrh	r3, [r3, #0]
 800602e:	461a      	mov	r2, r3
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006038:	605a      	str	r2, [r3, #4]
      husart->pTxBuffPtr += 2U;
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800603e:	1c9a      	adds	r2, r3, #2
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	625a      	str	r2, [r3, #36]	@ 0x24
 8006044:	e008      	b.n	8006058 <USART_Transmit_IT+0x5a>
    }
    else
    {
      husart->Instance->DR = (uint8_t)(*husart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800604a:	1c59      	adds	r1, r3, #1
 800604c:	687a      	ldr	r2, [r7, #4]
 800604e:	6251      	str	r1, [r2, #36]	@ 0x24
 8006050:	781a      	ldrb	r2, [r3, #0]
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	605a      	str	r2, [r3, #4]
    }

    if (--husart->TxXferCount == 0U)
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800605c:	b29b      	uxth	r3, r3
 800605e:	3b01      	subs	r3, #1
 8006060:	b29b      	uxth	r3, r3
 8006062:	687a      	ldr	r2, [r7, #4]
 8006064:	4619      	mov	r1, r3
 8006066:	8551      	strh	r1, [r2, #42]	@ 0x2a
 8006068:	2b00      	cmp	r3, #0
 800606a:	d10f      	bne.n	800608c <USART_Transmit_IT+0x8e>
    {
      /* Disable the USART Transmit data register empty Interrupt */
      CLEAR_BIT(husart->Instance->CR1, USART_CR1_TXEIE);
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	68da      	ldr	r2, [r3, #12]
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800607a:	60da      	str	r2, [r3, #12]

      /* Enable the USART Transmit Complete Interrupt */
      SET_BIT(husart->Instance->CR1, USART_CR1_TCIE);
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	68da      	ldr	r2, [r3, #12]
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800608a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800608c:	2300      	movs	r3, #0
 800608e:	e000      	b.n	8006092 <USART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006090:	2302      	movs	r3, #2
  }
}
 8006092:	4618      	mov	r0, r3
 8006094:	3714      	adds	r7, #20
 8006096:	46bd      	mov	sp, r7
 8006098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800609c:	4770      	bx	lr

0800609e <USART_EndTransmit_IT>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef USART_EndTransmit_IT(USART_HandleTypeDef *husart)
{
 800609e:	b580      	push	{r7, lr}
 80060a0:	b082      	sub	sp, #8
 80060a2:	af00      	add	r7, sp, #0
 80060a4:	6078      	str	r0, [r7, #4]
  /* Disable the USART Transmit Complete Interrupt */
  CLEAR_BIT(husart->Instance->CR1, USART_CR1_TCIE);
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	68da      	ldr	r2, [r3, #12]
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80060b4:	60da      	str	r2, [r3, #12]

  /* Disable the USART Error Interrupt: (Frame error, noise error, overrun error) */
  CLEAR_BIT(husart->Instance->CR3, USART_CR3_EIE);
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	695a      	ldr	r2, [r3, #20]
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	f022 0201 	bic.w	r2, r2, #1
 80060c4:	615a      	str	r2, [r3, #20]

  husart->State = HAL_USART_STATE_READY;
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	2201      	movs	r2, #1
 80060ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
  /* Call registered Tx Complete Callback */
  husart->TxCpltCallback(husart);
#else
  /* Call legacy weak Tx Complete Callback */
  HAL_USART_TxCpltCallback(husart);
 80060ce:	6878      	ldr	r0, [r7, #4]
 80060d0:	f7ff fe7c 	bl	8005dcc <HAL_USART_TxCpltCallback>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */

  return HAL_OK;
 80060d4:	2300      	movs	r3, #0
}
 80060d6:	4618      	mov	r0, r3
 80060d8:	3708      	adds	r7, #8
 80060da:	46bd      	mov	sp, r7
 80060dc:	bd80      	pop	{r7, pc}

080060de <USART_Receive_IT>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef USART_Receive_IT(USART_HandleTypeDef *husart)
{
 80060de:	b580      	push	{r7, lr}
 80060e0:	b084      	sub	sp, #16
 80060e2:	af00      	add	r7, sp, #0
 80060e4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 80060e6:	2300      	movs	r3, #0
 80060e8:	60fb      	str	r3, [r7, #12]
  uint16_t *pdata16bits = NULL;
 80060ea:	2300      	movs	r3, #0
 80060ec:	60bb      	str	r3, [r7, #8]

  if (husart->State == HAL_USART_STATE_BUSY_RX)
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80060f4:	b2db      	uxtb	r3, r3
 80060f6:	2b22      	cmp	r3, #34	@ 0x22
 80060f8:	d172      	bne.n	80061e0 <USART_Receive_IT+0x102>
  {
    if ((husart->Init.WordLength == USART_WORDLENGTH_9B) && (husart->Init.Parity == USART_PARITY_NONE))
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	689b      	ldr	r3, [r3, #8]
 80060fe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006102:	d115      	bne.n	8006130 <USART_Receive_IT+0x52>
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	691b      	ldr	r3, [r3, #16]
 8006108:	2b00      	cmp	r3, #0
 800610a:	d111      	bne.n	8006130 <USART_Receive_IT+0x52>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) husart->pRxBuffPtr;
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006110:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(husart->Instance->DR & (uint16_t)0x01FF);
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	685b      	ldr	r3, [r3, #4]
 8006118:	b29b      	uxth	r3, r3
 800611a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800611e:	b29a      	uxth	r2, r3
 8006120:	68bb      	ldr	r3, [r7, #8]
 8006122:	801a      	strh	r2, [r3, #0]
      husart->pRxBuffPtr += 2U;
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006128:	1c9a      	adds	r2, r3, #2
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	62da      	str	r2, [r3, #44]	@ 0x2c
 800612e:	e024      	b.n	800617a <USART_Receive_IT+0x9c>
    }
    else
    {
      pdata8bits = (uint8_t *) husart->pRxBuffPtr;
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006134:	60fb      	str	r3, [r7, #12]
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((husart->Init.WordLength == USART_WORDLENGTH_9B) || ((husart->Init.WordLength == USART_WORDLENGTH_8B) && (husart->Init.Parity == USART_PARITY_NONE)))
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	689b      	ldr	r3, [r3, #8]
 800613a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800613e:	d007      	beq.n	8006150 <USART_Receive_IT+0x72>
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	689b      	ldr	r3, [r3, #8]
 8006144:	2b00      	cmp	r3, #0
 8006146:	d10a      	bne.n	800615e <USART_Receive_IT+0x80>
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	691b      	ldr	r3, [r3, #16]
 800614c:	2b00      	cmp	r3, #0
 800614e:	d106      	bne.n	800615e <USART_Receive_IT+0x80>
      {
        *pdata8bits = (uint8_t)(husart->Instance->DR & (uint8_t)0x00FF);
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	685b      	ldr	r3, [r3, #4]
 8006156:	b2da      	uxtb	r2, r3
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	701a      	strb	r2, [r3, #0]
 800615c:	e008      	b.n	8006170 <USART_Receive_IT+0x92>
      }
      else
      {
        *pdata8bits = (uint8_t)(husart->Instance->DR & (uint8_t)0x007F);
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	685b      	ldr	r3, [r3, #4]
 8006164:	b2db      	uxtb	r3, r3
 8006166:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800616a:	b2da      	uxtb	r2, r3
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	701a      	strb	r2, [r3, #0]
      }

      husart->pRxBuffPtr += 1U;
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006174:	1c5a      	adds	r2, r3, #1
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	62da      	str	r2, [r3, #44]	@ 0x2c
    }

    husart->RxXferCount--;
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800617e:	b29b      	uxth	r3, r3
 8006180:	3b01      	subs	r3, #1
 8006182:	b29a      	uxth	r2, r3
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	865a      	strh	r2, [r3, #50]	@ 0x32

    if (husart->RxXferCount == 0U)
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800618c:	b29b      	uxth	r3, r3
 800618e:	2b00      	cmp	r3, #0
 8006190:	d120      	bne.n	80061d4 <USART_Receive_IT+0xf6>
    {
      /* Disable the USART RXNE Interrupt */
      CLEAR_BIT(husart->Instance->CR1, USART_CR1_RXNEIE);
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	68da      	ldr	r2, [r3, #12]
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	f022 0220 	bic.w	r2, r2, #32
 80061a0:	60da      	str	r2, [r3, #12]

      /* Disable the USART Parity Error Interrupt */
      CLEAR_BIT(husart->Instance->CR1, USART_CR1_PEIE);
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	68da      	ldr	r2, [r3, #12]
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80061b0:	60da      	str	r2, [r3, #12]

      /* Disable the USART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(husart->Instance->CR3, USART_CR3_EIE);
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	695a      	ldr	r2, [r3, #20]
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	f022 0201 	bic.w	r2, r2, #1
 80061c0:	615a      	str	r2, [r3, #20]

      husart->State = HAL_USART_STATE_READY;
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	2201      	movs	r2, #1
 80061c6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
      /* Call registered Rx Complete Callback */
      husart->RxCpltCallback(husart);
#else
      /* Call legacy weak Rx Complete Callback */
      HAL_USART_RxCpltCallback(husart);
 80061ca:	6878      	ldr	r0, [r7, #4]
 80061cc:	f7ff fe12 	bl	8005df4 <HAL_USART_RxCpltCallback>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */

      return HAL_OK;
 80061d0:	2300      	movs	r3, #0
 80061d2:	e006      	b.n	80061e2 <USART_Receive_IT+0x104>
    else
    {
      /* Send dummy byte in order to generate the clock for the slave to send the next data.
      * Whatever the frame length (7, 8 or 9-bit long), the same dummy value
      * can be written for all the cases. */
      husart->Instance->DR = (DUMMY_DATA & (uint16_t)0x0FF);
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	22ff      	movs	r2, #255	@ 0xff
 80061da:	605a      	str	r2, [r3, #4]
    }
    return HAL_OK;
 80061dc:	2300      	movs	r3, #0
 80061de:	e000      	b.n	80061e2 <USART_Receive_IT+0x104>
  }
  else
  {
    return HAL_BUSY;
 80061e0:	2302      	movs	r3, #2
  }
}
 80061e2:	4618      	mov	r0, r3
 80061e4:	3710      	adds	r7, #16
 80061e6:	46bd      	mov	sp, r7
 80061e8:	bd80      	pop	{r7, pc}

080061ea <USART_TransmitReceive_IT>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef USART_TransmitReceive_IT(USART_HandleTypeDef *husart)
{
 80061ea:	b580      	push	{r7, lr}
 80061ec:	b084      	sub	sp, #16
 80061ee:	af00      	add	r7, sp, #0
 80061f0:	6078      	str	r0, [r7, #4]
  const uint16_t *pdatatx16bits;
  uint16_t *pdatarx16bits;

  if (husart->State == HAL_USART_STATE_BUSY_TX_RX)
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80061f8:	b2db      	uxtb	r3, r3
 80061fa:	2b32      	cmp	r3, #50	@ 0x32
 80061fc:	f040 80bd 	bne.w	800637a <USART_TransmitReceive_IT+0x190>
  {
    if (husart->TxXferCount != 0x00U)
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006204:	b29b      	uxth	r3, r3
 8006206:	2b00      	cmp	r3, #0
 8006208:	d03d      	beq.n	8006286 <USART_TransmitReceive_IT+0x9c>
    {
      if (__HAL_USART_GET_FLAG(husart, USART_FLAG_TXE) != RESET)
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006214:	2b80      	cmp	r3, #128	@ 0x80
 8006216:	d136      	bne.n	8006286 <USART_TransmitReceive_IT+0x9c>
      {
        if ((husart->Init.WordLength == USART_WORDLENGTH_9B) && (husart->Init.Parity == USART_PARITY_NONE))
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	689b      	ldr	r3, [r3, #8]
 800621c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006220:	d114      	bne.n	800624c <USART_TransmitReceive_IT+0x62>
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	691b      	ldr	r3, [r3, #16]
 8006226:	2b00      	cmp	r3, #0
 8006228:	d110      	bne.n	800624c <USART_TransmitReceive_IT+0x62>
        {
          pdatatx16bits = (const uint16_t *) husart->pTxBuffPtr;
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800622e:	60fb      	str	r3, [r7, #12]
          husart->Instance->DR = (uint16_t)(*pdatatx16bits & (uint16_t)0x01FF);
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	881b      	ldrh	r3, [r3, #0]
 8006234:	461a      	mov	r2, r3
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800623e:	605a      	str	r2, [r3, #4]
          husart->pTxBuffPtr += 2U;
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006244:	1c9a      	adds	r2, r3, #2
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	625a      	str	r2, [r3, #36]	@ 0x24
 800624a:	e008      	b.n	800625e <USART_TransmitReceive_IT+0x74>
        }
        else
        {
          husart->Instance->DR = (uint8_t)(*husart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006250:	1c59      	adds	r1, r3, #1
 8006252:	687a      	ldr	r2, [r7, #4]
 8006254:	6251      	str	r1, [r2, #36]	@ 0x24
 8006256:	781a      	ldrb	r2, [r3, #0]
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	605a      	str	r2, [r3, #4]
        }

        husart->TxXferCount--;
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006262:	b29b      	uxth	r3, r3
 8006264:	3b01      	subs	r3, #1
 8006266:	b29a      	uxth	r2, r3
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	855a      	strh	r2, [r3, #42]	@ 0x2a

        /* Check the latest data transmitted */
        if (husart->TxXferCount == 0U)
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006270:	b29b      	uxth	r3, r3
 8006272:	2b00      	cmp	r3, #0
 8006274:	d107      	bne.n	8006286 <USART_TransmitReceive_IT+0x9c>
        {
          CLEAR_BIT(husart->Instance->CR1, USART_CR1_TXEIE);
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	68da      	ldr	r2, [r3, #12]
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006284:	60da      	str	r2, [r3, #12]
        }
      }
    }

    if (husart->RxXferCount != 0x00U)
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800628a:	b29b      	uxth	r3, r3
 800628c:	2b00      	cmp	r3, #0
 800628e:	d04c      	beq.n	800632a <USART_TransmitReceive_IT+0x140>
    {
      if (__HAL_USART_GET_FLAG(husart, USART_FLAG_RXNE) != RESET)
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	f003 0320 	and.w	r3, r3, #32
 800629a:	2b20      	cmp	r3, #32
 800629c:	d145      	bne.n	800632a <USART_TransmitReceive_IT+0x140>
      {
        if ((husart->Init.WordLength == USART_WORDLENGTH_9B) && (husart->Init.Parity == USART_PARITY_NONE))
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	689b      	ldr	r3, [r3, #8]
 80062a2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80062a6:	d115      	bne.n	80062d4 <USART_TransmitReceive_IT+0xea>
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	691b      	ldr	r3, [r3, #16]
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d111      	bne.n	80062d4 <USART_TransmitReceive_IT+0xea>
        {
          pdatarx16bits = (uint16_t *) husart->pRxBuffPtr;
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062b4:	60bb      	str	r3, [r7, #8]
          *pdatarx16bits = (uint16_t)(husart->Instance->DR & (uint16_t)0x01FF);
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	685b      	ldr	r3, [r3, #4]
 80062bc:	b29b      	uxth	r3, r3
 80062be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80062c2:	b29a      	uxth	r2, r3
 80062c4:	68bb      	ldr	r3, [r7, #8]
 80062c6:	801a      	strh	r2, [r3, #0]
          husart->pRxBuffPtr += 2U;
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062cc:	1c9a      	adds	r2, r3, #2
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	62da      	str	r2, [r3, #44]	@ 0x2c
 80062d2:	e023      	b.n	800631c <USART_TransmitReceive_IT+0x132>
        }
        else
        {
          if ((husart->Init.WordLength == USART_WORDLENGTH_9B) || ((husart->Init.WordLength == USART_WORDLENGTH_8B) && (husart->Init.Parity == USART_PARITY_NONE)))
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	689b      	ldr	r3, [r3, #8]
 80062d8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80062dc:	d007      	beq.n	80062ee <USART_TransmitReceive_IT+0x104>
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	689b      	ldr	r3, [r3, #8]
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d10b      	bne.n	80062fe <USART_TransmitReceive_IT+0x114>
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	691b      	ldr	r3, [r3, #16]
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d107      	bne.n	80062fe <USART_TransmitReceive_IT+0x114>
          {
            *husart->pRxBuffPtr = (uint8_t)(husart->Instance->DR & (uint8_t)0x00FF);
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	685a      	ldr	r2, [r3, #4]
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062f8:	b2d2      	uxtb	r2, r2
 80062fa:	701a      	strb	r2, [r3, #0]
 80062fc:	e009      	b.n	8006312 <USART_TransmitReceive_IT+0x128>
          }
          else
          {
            *husart->pRxBuffPtr = (uint8_t)(husart->Instance->DR & (uint8_t)0x007F);
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	685b      	ldr	r3, [r3, #4]
 8006304:	b2da      	uxtb	r2, r3
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800630a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800630e:	b2d2      	uxtb	r2, r2
 8006310:	701a      	strb	r2, [r3, #0]
          }
          husart->pRxBuffPtr += 1U;
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006316:	1c5a      	adds	r2, r3, #1
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	62da      	str	r2, [r3, #44]	@ 0x2c
        }

        husart->RxXferCount--;
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8006320:	b29b      	uxth	r3, r3
 8006322:	3b01      	subs	r3, #1
 8006324:	b29a      	uxth	r2, r3
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	865a      	strh	r2, [r3, #50]	@ 0x32
      }
    }

    /* Check the latest data received */
    if (husart->RxXferCount == 0U)
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800632e:	b29b      	uxth	r3, r3
 8006330:	2b00      	cmp	r3, #0
 8006332:	d120      	bne.n	8006376 <USART_TransmitReceive_IT+0x18c>
    {
      /* Disable the USART RXNE Interrupt */
      CLEAR_BIT(husart->Instance->CR1, USART_CR1_RXNEIE);
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	68da      	ldr	r2, [r3, #12]
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	f022 0220 	bic.w	r2, r2, #32
 8006342:	60da      	str	r2, [r3, #12]

      /* Disable the USART Parity Error Interrupt */
      CLEAR_BIT(husart->Instance->CR1, USART_CR1_PEIE);
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	68da      	ldr	r2, [r3, #12]
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006352:	60da      	str	r2, [r3, #12]

      /* Disable the USART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(husart->Instance->CR3, USART_CR3_EIE);
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	695a      	ldr	r2, [r3, #20]
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	f022 0201 	bic.w	r2, r2, #1
 8006362:	615a      	str	r2, [r3, #20]

      husart->State = HAL_USART_STATE_READY;
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	2201      	movs	r2, #1
 8006368:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
      /* Call registered Tx Rx Complete Callback */
      husart->TxRxCpltCallback(husart);
#else
      /* Call legacy weak Tx Rx Complete Callback */
      HAL_USART_TxRxCpltCallback(husart);
 800636c:	6878      	ldr	r0, [r7, #4]
 800636e:	f7ff fd4b 	bl	8005e08 <HAL_USART_TxRxCpltCallback>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */

      return HAL_OK;
 8006372:	2300      	movs	r3, #0
 8006374:	e002      	b.n	800637c <USART_TransmitReceive_IT+0x192>
    }

    return HAL_OK;
 8006376:	2300      	movs	r3, #0
 8006378:	e000      	b.n	800637c <USART_TransmitReceive_IT+0x192>
  }
  else
  {
    return HAL_BUSY;
 800637a:	2302      	movs	r3, #2
  }
}
 800637c:	4618      	mov	r0, r3
 800637e:	3710      	adds	r7, #16
 8006380:	46bd      	mov	sp, r7
 8006382:	bd80      	pop	{r7, pc}

08006384 <USART_SetConfig>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval None
  */
static void USART_SetConfig(USART_HandleTypeDef *husart)
{
 8006384:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006388:	b0c6      	sub	sp, #280	@ 0x118
 800638a:	af00      	add	r7, sp, #0
 800638c:	f8c7 010c 	str.w	r0, [r7, #268]	@ 0x10c
  uint32_t tmpreg = 0x00U;
 8006390:	2300      	movs	r3, #0
 8006392:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
  assert_param(IS_USART_PARITY(husart->Init.Parity));
  assert_param(IS_USART_MODE(husart->Init.Mode));

  /* The LBCL, CPOL and CPHA bits have to be selected when both the transmitter and the
     receiver are disabled (TE=RE=0) to ensure that the clock pulses function correctly. */
  CLEAR_BIT(husart->Instance->CR1, (USART_CR1_TE | USART_CR1_RE));
 8006396:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	68d9      	ldr	r1, [r3, #12]
 800639e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80063a2:	681a      	ldr	r2, [r3, #0]
 80063a4:	f021 030c 	bic.w	r3, r1, #12
 80063a8:	60d3      	str	r3, [r2, #12]

  /*---------------------------- USART CR2 Configuration ---------------------*/
  tmpreg = husart->Instance->CR2;
 80063aa:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	691b      	ldr	r3, [r3, #16]
 80063b2:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
  /* Clear CLKEN, CPOL, CPHA and LBCL bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR2_CPHA | USART_CR2_CPOL | USART_CR2_CLKEN | USART_CR2_LBCL | USART_CR2_STOP));
 80063b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80063ba:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80063be:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
  /* Configure the USART Clock, CPOL, CPHA and LastBit -----------------------*/
  /* Set CPOL bit according to husart->Init.CLKPolarity value */
  /* Set CPHA bit according to husart->Init.CLKPhase value */
  /* Set LBCL bit according to husart->Init.CLKLastBit value */
  /* Set Stop Bits: Set STOP[13:12] bits according to husart->Init.StopBits value */
  tmpreg |= (uint32_t)(USART_CLOCK_ENABLE | husart->Init.CLKPolarity |
 80063c2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80063c6:	699a      	ldr	r2, [r3, #24]
                       husart->Init.CLKPhase | husart->Init.CLKLastBit | husart->Init.StopBits);
 80063c8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80063cc:	69db      	ldr	r3, [r3, #28]
  tmpreg |= (uint32_t)(USART_CLOCK_ENABLE | husart->Init.CLKPolarity |
 80063ce:	431a      	orrs	r2, r3
                       husart->Init.CLKPhase | husart->Init.CLKLastBit | husart->Init.StopBits);
 80063d0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80063d4:	6a1b      	ldr	r3, [r3, #32]
 80063d6:	431a      	orrs	r2, r3
 80063d8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80063dc:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(USART_CLOCK_ENABLE | husart->Init.CLKPolarity |
 80063de:	431a      	orrs	r2, r3
 80063e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80063e4:	4313      	orrs	r3, r2
 80063e6:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80063ea:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
  /* Write to USART CR2 */
  WRITE_REG(husart->Instance->CR2, (uint32_t)tmpreg);
 80063ee:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80063f2:	681a      	ldr	r2, [r3, #0]
 80063f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80063f8:	6113      	str	r3, [r2, #16]

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = husart->Instance->CR1;
 80063fa:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	68db      	ldr	r3, [r3, #12]
 8006402:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114

  /* Clear M, PCE, PS, TE, RE and OVER8 bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 8006406:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800640a:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 800640e:	f023 030c 	bic.w	r3, r3, #12
 8006412:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
  /* Configure the USART Word Length, Parity and mode:
     Set the M bits according to husart->Init.WordLength value
     Set PCE and PS bits according to husart->Init.Parity value
     Set TE and RE bits according to husart->Init.Mode value
     Force OVER8 bit to 1 in order to reach the max USART frequencies */
  tmpreg |= (uint32_t)husart->Init.WordLength | husart->Init.Parity | husart->Init.Mode | USART_CR1_OVER8;
 8006416:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800641a:	689a      	ldr	r2, [r3, #8]
 800641c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006420:	691b      	ldr	r3, [r3, #16]
 8006422:	431a      	orrs	r2, r3
 8006424:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006428:	695b      	ldr	r3, [r3, #20]
 800642a:	431a      	orrs	r2, r3
 800642c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006430:	4313      	orrs	r3, r2
 8006432:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006436:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114

  /* Write to USART CR1 */
  WRITE_REG(husart->Instance->CR1, (uint32_t)tmpreg);
 800643a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800643e:	681a      	ldr	r2, [r3, #0]
 8006440:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006444:	60d3      	str	r3, [r2, #12]

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Clear CTSE and RTSE bits */
  CLEAR_BIT(husart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE));
 8006446:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	6959      	ldr	r1, [r3, #20]
 800644e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006452:	681a      	ldr	r2, [r3, #0]
 8006454:	f421 7340 	bic.w	r3, r1, #768	@ 0x300
 8006458:	6153      	str	r3, [r2, #20]
   {
    pclk = HAL_RCC_GetPCLK2Freq();
    husart->Instance->BRR = USART_BRR(pclk, husart->Init.BaudRate);
   }
#elif defined(USART6)
  if((husart->Instance == USART1) || (husart->Instance == USART6))
 800645a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800645e:	681a      	ldr	r2, [r3, #0]
 8006460:	4b8b      	ldr	r3, [pc, #556]	@ (8006690 <USART_SetConfig+0x30c>)
 8006462:	429a      	cmp	r2, r3
 8006464:	d006      	beq.n	8006474 <USART_SetConfig+0xf0>
 8006466:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800646a:	681a      	ldr	r2, [r3, #0]
 800646c:	4b89      	ldr	r3, [pc, #548]	@ (8006694 <USART_SetConfig+0x310>)
 800646e:	429a      	cmp	r2, r3
 8006470:	f040 8114 	bne.w	800669c <USART_SetConfig+0x318>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8006474:	f7fe fbb8 	bl	8004be8 <HAL_RCC_GetPCLK2Freq>
 8006478:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110
    husart->Instance->BRR = USART_BRR(pclk, husart->Init.BaudRate);
 800647c:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8006480:	2200      	movs	r2, #0
 8006482:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8006486:	f8c7 2104 	str.w	r2, [r7, #260]	@ 0x104
 800648a:	e9d7 4540 	ldrd	r4, r5, [r7, #256]	@ 0x100
 800648e:	4622      	mov	r2, r4
 8006490:	462b      	mov	r3, r5
 8006492:	1891      	adds	r1, r2, r2
 8006494:	6739      	str	r1, [r7, #112]	@ 0x70
 8006496:	415b      	adcs	r3, r3
 8006498:	677b      	str	r3, [r7, #116]	@ 0x74
 800649a:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 800649e:	4621      	mov	r1, r4
 80064a0:	eb12 0801 	adds.w	r8, r2, r1
 80064a4:	4629      	mov	r1, r5
 80064a6:	eb43 0901 	adc.w	r9, r3, r1
 80064aa:	f04f 0200 	mov.w	r2, #0
 80064ae:	f04f 0300 	mov.w	r3, #0
 80064b2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80064b6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80064ba:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80064be:	4690      	mov	r8, r2
 80064c0:	4699      	mov	r9, r3
 80064c2:	4623      	mov	r3, r4
 80064c4:	eb18 0303 	adds.w	r3, r8, r3
 80064c8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80064cc:	462b      	mov	r3, r5
 80064ce:	eb49 0303 	adc.w	r3, r9, r3
 80064d2:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80064d6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80064da:	685b      	ldr	r3, [r3, #4]
 80064dc:	2200      	movs	r2, #0
 80064de:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80064e2:	f8c7 20f4 	str.w	r2, [r7, #244]	@ 0xf4
 80064e6:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 80064ea:	460b      	mov	r3, r1
 80064ec:	18db      	adds	r3, r3, r3
 80064ee:	66bb      	str	r3, [r7, #104]	@ 0x68
 80064f0:	4613      	mov	r3, r2
 80064f2:	eb42 0303 	adc.w	r3, r2, r3
 80064f6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80064f8:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 80064fc:	e9d7 013e 	ldrd	r0, r1, [r7, #248]	@ 0xf8
 8006500:	f7fa faa4 	bl	8000a4c <__aeabi_uldivmod>
 8006504:	4602      	mov	r2, r0
 8006506:	460b      	mov	r3, r1
 8006508:	4b63      	ldr	r3, [pc, #396]	@ (8006698 <USART_SetConfig+0x314>)
 800650a:	fba3 2302 	umull	r2, r3, r3, r2
 800650e:	095b      	lsrs	r3, r3, #5
 8006510:	011c      	lsls	r4, r3, #4
 8006512:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8006516:	2200      	movs	r2, #0
 8006518:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800651c:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8006520:	e9d7 893a 	ldrd	r8, r9, [r7, #232]	@ 0xe8
 8006524:	4642      	mov	r2, r8
 8006526:	464b      	mov	r3, r9
 8006528:	1891      	adds	r1, r2, r2
 800652a:	6639      	str	r1, [r7, #96]	@ 0x60
 800652c:	415b      	adcs	r3, r3
 800652e:	667b      	str	r3, [r7, #100]	@ 0x64
 8006530:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 8006534:	4641      	mov	r1, r8
 8006536:	1851      	adds	r1, r2, r1
 8006538:	65b9      	str	r1, [r7, #88]	@ 0x58
 800653a:	4649      	mov	r1, r9
 800653c:	414b      	adcs	r3, r1
 800653e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006540:	f04f 0200 	mov.w	r2, #0
 8006544:	f04f 0300 	mov.w	r3, #0
 8006548:	e9d7 ab16 	ldrd	sl, fp, [r7, #88]	@ 0x58
 800654c:	4659      	mov	r1, fp
 800654e:	00cb      	lsls	r3, r1, #3
 8006550:	4651      	mov	r1, sl
 8006552:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006556:	4651      	mov	r1, sl
 8006558:	00ca      	lsls	r2, r1, #3
 800655a:	4610      	mov	r0, r2
 800655c:	4619      	mov	r1, r3
 800655e:	4603      	mov	r3, r0
 8006560:	4642      	mov	r2, r8
 8006562:	189b      	adds	r3, r3, r2
 8006564:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006568:	464b      	mov	r3, r9
 800656a:	460a      	mov	r2, r1
 800656c:	eb42 0303 	adc.w	r3, r2, r3
 8006570:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006574:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006578:	685b      	ldr	r3, [r3, #4]
 800657a:	2200      	movs	r2, #0
 800657c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006580:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8006584:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006588:	460b      	mov	r3, r1
 800658a:	18db      	adds	r3, r3, r3
 800658c:	653b      	str	r3, [r7, #80]	@ 0x50
 800658e:	4613      	mov	r3, r2
 8006590:	eb42 0303 	adc.w	r3, r2, r3
 8006594:	657b      	str	r3, [r7, #84]	@ 0x54
 8006596:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800659a:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800659e:	f7fa fa55 	bl	8000a4c <__aeabi_uldivmod>
 80065a2:	4602      	mov	r2, r0
 80065a4:	460b      	mov	r3, r1
 80065a6:	4611      	mov	r1, r2
 80065a8:	4b3b      	ldr	r3, [pc, #236]	@ (8006698 <USART_SetConfig+0x314>)
 80065aa:	fba3 2301 	umull	r2, r3, r3, r1
 80065ae:	095b      	lsrs	r3, r3, #5
 80065b0:	2264      	movs	r2, #100	@ 0x64
 80065b2:	fb02 f303 	mul.w	r3, r2, r3
 80065b6:	1acb      	subs	r3, r1, r3
 80065b8:	00db      	lsls	r3, r3, #3
 80065ba:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80065be:	4b36      	ldr	r3, [pc, #216]	@ (8006698 <USART_SetConfig+0x314>)
 80065c0:	fba3 2302 	umull	r2, r3, r3, r2
 80065c4:	095b      	lsrs	r3, r3, #5
 80065c6:	005b      	lsls	r3, r3, #1
 80065c8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80065cc:	441c      	add	r4, r3
 80065ce:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80065d2:	2200      	movs	r2, #0
 80065d4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80065d8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80065dc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80065e0:	4642      	mov	r2, r8
 80065e2:	464b      	mov	r3, r9
 80065e4:	1891      	adds	r1, r2, r2
 80065e6:	64b9      	str	r1, [r7, #72]	@ 0x48
 80065e8:	415b      	adcs	r3, r3
 80065ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80065ec:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80065f0:	4641      	mov	r1, r8
 80065f2:	1851      	adds	r1, r2, r1
 80065f4:	6439      	str	r1, [r7, #64]	@ 0x40
 80065f6:	4649      	mov	r1, r9
 80065f8:	414b      	adcs	r3, r1
 80065fa:	647b      	str	r3, [r7, #68]	@ 0x44
 80065fc:	f04f 0200 	mov.w	r2, #0
 8006600:	f04f 0300 	mov.w	r3, #0
 8006604:	e9d7 ab10 	ldrd	sl, fp, [r7, #64]	@ 0x40
 8006608:	4659      	mov	r1, fp
 800660a:	00cb      	lsls	r3, r1, #3
 800660c:	4651      	mov	r1, sl
 800660e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006612:	4651      	mov	r1, sl
 8006614:	00ca      	lsls	r2, r1, #3
 8006616:	4610      	mov	r0, r2
 8006618:	4619      	mov	r1, r3
 800661a:	4603      	mov	r3, r0
 800661c:	4642      	mov	r2, r8
 800661e:	189b      	adds	r3, r3, r2
 8006620:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006624:	464b      	mov	r3, r9
 8006626:	460a      	mov	r2, r1
 8006628:	eb42 0303 	adc.w	r3, r2, r3
 800662c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006630:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006634:	685b      	ldr	r3, [r3, #4]
 8006636:	2200      	movs	r2, #0
 8006638:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800663c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8006640:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006644:	460b      	mov	r3, r1
 8006646:	18db      	adds	r3, r3, r3
 8006648:	63bb      	str	r3, [r7, #56]	@ 0x38
 800664a:	4613      	mov	r3, r2
 800664c:	eb42 0303 	adc.w	r3, r2, r3
 8006650:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006652:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006656:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800665a:	f7fa f9f7 	bl	8000a4c <__aeabi_uldivmod>
 800665e:	4602      	mov	r2, r0
 8006660:	460b      	mov	r3, r1
 8006662:	4b0d      	ldr	r3, [pc, #52]	@ (8006698 <USART_SetConfig+0x314>)
 8006664:	fba3 1302 	umull	r1, r3, r3, r2
 8006668:	095b      	lsrs	r3, r3, #5
 800666a:	2164      	movs	r1, #100	@ 0x64
 800666c:	fb01 f303 	mul.w	r3, r1, r3
 8006670:	1ad3      	subs	r3, r2, r3
 8006672:	00db      	lsls	r3, r3, #3
 8006674:	3332      	adds	r3, #50	@ 0x32
 8006676:	4a08      	ldr	r2, [pc, #32]	@ (8006698 <USART_SetConfig+0x314>)
 8006678:	fba2 2303 	umull	r2, r3, r2, r3
 800667c:	095b      	lsrs	r3, r3, #5
 800667e:	f003 0207 	and.w	r2, r3, #7
 8006682:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	4422      	add	r2, r4
 800668a:	609a      	str	r2, [r3, #8]
 800668c:	e109      	b.n	80068a2 <USART_SetConfig+0x51e>
 800668e:	bf00      	nop
 8006690:	40011000 	.word	0x40011000
 8006694:	40011400 	.word	0x40011400
 8006698:	51eb851f 	.word	0x51eb851f
    husart->Instance->BRR = USART_BRR(pclk, husart->Init.BaudRate);
  }
#endif /* USART6 || UART9 || UART10 */	
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800669c:	f7fe fa90 	bl	8004bc0 <HAL_RCC_GetPCLK1Freq>
 80066a0:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110
    husart->Instance->BRR = USART_BRR(pclk, husart->Init.BaudRate);
 80066a4:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80066a8:	2200      	movs	r2, #0
 80066aa:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80066ae:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80066b2:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80066b6:	4642      	mov	r2, r8
 80066b8:	464b      	mov	r3, r9
 80066ba:	1891      	adds	r1, r2, r2
 80066bc:	6339      	str	r1, [r7, #48]	@ 0x30
 80066be:	415b      	adcs	r3, r3
 80066c0:	637b      	str	r3, [r7, #52]	@ 0x34
 80066c2:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80066c6:	4641      	mov	r1, r8
 80066c8:	1854      	adds	r4, r2, r1
 80066ca:	4649      	mov	r1, r9
 80066cc:	eb43 0501 	adc.w	r5, r3, r1
 80066d0:	f04f 0200 	mov.w	r2, #0
 80066d4:	f04f 0300 	mov.w	r3, #0
 80066d8:	00eb      	lsls	r3, r5, #3
 80066da:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80066de:	00e2      	lsls	r2, r4, #3
 80066e0:	4614      	mov	r4, r2
 80066e2:	461d      	mov	r5, r3
 80066e4:	4643      	mov	r3, r8
 80066e6:	18e3      	adds	r3, r4, r3
 80066e8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80066ec:	464b      	mov	r3, r9
 80066ee:	eb45 0303 	adc.w	r3, r5, r3
 80066f2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80066f6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80066fa:	685b      	ldr	r3, [r3, #4]
 80066fc:	2200      	movs	r2, #0
 80066fe:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006702:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8006706:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800670a:	460b      	mov	r3, r1
 800670c:	18db      	adds	r3, r3, r3
 800670e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006710:	4613      	mov	r3, r2
 8006712:	eb42 0303 	adc.w	r3, r2, r3
 8006716:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006718:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800671c:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8006720:	f7fa f994 	bl	8000a4c <__aeabi_uldivmod>
 8006724:	4602      	mov	r2, r0
 8006726:	460b      	mov	r3, r1
 8006728:	4b61      	ldr	r3, [pc, #388]	@ (80068b0 <USART_SetConfig+0x52c>)
 800672a:	fba3 2302 	umull	r2, r3, r3, r2
 800672e:	095b      	lsrs	r3, r3, #5
 8006730:	011c      	lsls	r4, r3, #4
 8006732:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8006736:	2200      	movs	r2, #0
 8006738:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800673c:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8006740:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8006744:	4642      	mov	r2, r8
 8006746:	464b      	mov	r3, r9
 8006748:	1891      	adds	r1, r2, r2
 800674a:	6239      	str	r1, [r7, #32]
 800674c:	415b      	adcs	r3, r3
 800674e:	627b      	str	r3, [r7, #36]	@ 0x24
 8006750:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006754:	4641      	mov	r1, r8
 8006756:	eb12 0a01 	adds.w	sl, r2, r1
 800675a:	4649      	mov	r1, r9
 800675c:	eb43 0b01 	adc.w	fp, r3, r1
 8006760:	f04f 0200 	mov.w	r2, #0
 8006764:	f04f 0300 	mov.w	r3, #0
 8006768:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800676c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006770:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006774:	4692      	mov	sl, r2
 8006776:	469b      	mov	fp, r3
 8006778:	4643      	mov	r3, r8
 800677a:	eb1a 0303 	adds.w	r3, sl, r3
 800677e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006782:	464b      	mov	r3, r9
 8006784:	eb4b 0303 	adc.w	r3, fp, r3
 8006788:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800678c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006790:	685b      	ldr	r3, [r3, #4]
 8006792:	2200      	movs	r2, #0
 8006794:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006798:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800679c:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 80067a0:	460b      	mov	r3, r1
 80067a2:	18db      	adds	r3, r3, r3
 80067a4:	61bb      	str	r3, [r7, #24]
 80067a6:	4613      	mov	r3, r2
 80067a8:	eb42 0303 	adc.w	r3, r2, r3
 80067ac:	61fb      	str	r3, [r7, #28]
 80067ae:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80067b2:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80067b6:	f7fa f949 	bl	8000a4c <__aeabi_uldivmod>
 80067ba:	4602      	mov	r2, r0
 80067bc:	460b      	mov	r3, r1
 80067be:	4611      	mov	r1, r2
 80067c0:	4b3b      	ldr	r3, [pc, #236]	@ (80068b0 <USART_SetConfig+0x52c>)
 80067c2:	fba3 2301 	umull	r2, r3, r3, r1
 80067c6:	095b      	lsrs	r3, r3, #5
 80067c8:	2264      	movs	r2, #100	@ 0x64
 80067ca:	fb02 f303 	mul.w	r3, r2, r3
 80067ce:	1acb      	subs	r3, r1, r3
 80067d0:	00db      	lsls	r3, r3, #3
 80067d2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80067d6:	4b36      	ldr	r3, [pc, #216]	@ (80068b0 <USART_SetConfig+0x52c>)
 80067d8:	fba3 2302 	umull	r2, r3, r3, r2
 80067dc:	095b      	lsrs	r3, r3, #5
 80067de:	005b      	lsls	r3, r3, #1
 80067e0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80067e4:	441c      	add	r4, r3
 80067e6:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80067ea:	2200      	movs	r2, #0
 80067ec:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80067f0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80067f4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80067f8:	4642      	mov	r2, r8
 80067fa:	464b      	mov	r3, r9
 80067fc:	1891      	adds	r1, r2, r2
 80067fe:	6139      	str	r1, [r7, #16]
 8006800:	415b      	adcs	r3, r3
 8006802:	617b      	str	r3, [r7, #20]
 8006804:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8006808:	4641      	mov	r1, r8
 800680a:	1851      	adds	r1, r2, r1
 800680c:	60b9      	str	r1, [r7, #8]
 800680e:	4649      	mov	r1, r9
 8006810:	414b      	adcs	r3, r1
 8006812:	60fb      	str	r3, [r7, #12]
 8006814:	f04f 0200 	mov.w	r2, #0
 8006818:	f04f 0300 	mov.w	r3, #0
 800681c:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8006820:	4659      	mov	r1, fp
 8006822:	00cb      	lsls	r3, r1, #3
 8006824:	4651      	mov	r1, sl
 8006826:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800682a:	4651      	mov	r1, sl
 800682c:	00ca      	lsls	r2, r1, #3
 800682e:	4610      	mov	r0, r2
 8006830:	4619      	mov	r1, r3
 8006832:	4603      	mov	r3, r0
 8006834:	4642      	mov	r2, r8
 8006836:	189b      	adds	r3, r3, r2
 8006838:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800683c:	464b      	mov	r3, r9
 800683e:	460a      	mov	r2, r1
 8006840:	eb42 0303 	adc.w	r3, r2, r3
 8006844:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006848:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800684c:	685b      	ldr	r3, [r3, #4]
 800684e:	2200      	movs	r2, #0
 8006850:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006852:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8006854:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8006858:	460b      	mov	r3, r1
 800685a:	18db      	adds	r3, r3, r3
 800685c:	603b      	str	r3, [r7, #0]
 800685e:	4613      	mov	r3, r2
 8006860:	eb42 0303 	adc.w	r3, r2, r3
 8006864:	607b      	str	r3, [r7, #4]
 8006866:	e9d7 2300 	ldrd	r2, r3, [r7]
 800686a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800686e:	f7fa f8ed 	bl	8000a4c <__aeabi_uldivmod>
 8006872:	4602      	mov	r2, r0
 8006874:	460b      	mov	r3, r1
 8006876:	4b0e      	ldr	r3, [pc, #56]	@ (80068b0 <USART_SetConfig+0x52c>)
 8006878:	fba3 1302 	umull	r1, r3, r3, r2
 800687c:	095b      	lsrs	r3, r3, #5
 800687e:	2164      	movs	r1, #100	@ 0x64
 8006880:	fb01 f303 	mul.w	r3, r1, r3
 8006884:	1ad3      	subs	r3, r2, r3
 8006886:	00db      	lsls	r3, r3, #3
 8006888:	3332      	adds	r3, #50	@ 0x32
 800688a:	4a09      	ldr	r2, [pc, #36]	@ (80068b0 <USART_SetConfig+0x52c>)
 800688c:	fba2 2303 	umull	r2, r3, r2, r3
 8006890:	095b      	lsrs	r3, r3, #5
 8006892:	f003 0207 	and.w	r2, r3, #7
 8006896:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	4422      	add	r2, r4
 800689e:	609a      	str	r2, [r3, #8]
  }
}
 80068a0:	bf00      	nop
 80068a2:	bf00      	nop
 80068a4:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 80068a8:	46bd      	mov	sp, r7
 80068aa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80068ae:	bf00      	nop
 80068b0:	51eb851f 	.word	0x51eb851f

080068b4 <arm_rfft_32_fast_init_f32>:
 80068b4:	b150      	cbz	r0, 80068cc <arm_rfft_32_fast_init_f32+0x18>
 80068b6:	b510      	push	{r4, lr}
 80068b8:	2110      	movs	r1, #16
 80068ba:	4604      	mov	r4, r0
 80068bc:	f000 fe7c 	bl	80075b8 <arm_cfft_init_f32>
 80068c0:	b918      	cbnz	r0, 80068ca <arm_rfft_32_fast_init_f32+0x16>
 80068c2:	4b04      	ldr	r3, [pc, #16]	@ (80068d4 <arm_rfft_32_fast_init_f32+0x20>)
 80068c4:	6163      	str	r3, [r4, #20]
 80068c6:	2220      	movs	r2, #32
 80068c8:	8222      	strh	r2, [r4, #16]
 80068ca:	bd10      	pop	{r4, pc}
 80068cc:	f04f 30ff 	mov.w	r0, #4294967295
 80068d0:	4770      	bx	lr
 80068d2:	bf00      	nop
 80068d4:	08021680 	.word	0x08021680

080068d8 <arm_rfft_64_fast_init_f32>:
 80068d8:	b150      	cbz	r0, 80068f0 <arm_rfft_64_fast_init_f32+0x18>
 80068da:	b510      	push	{r4, lr}
 80068dc:	2120      	movs	r1, #32
 80068de:	4604      	mov	r4, r0
 80068e0:	f000 fe6a 	bl	80075b8 <arm_cfft_init_f32>
 80068e4:	b918      	cbnz	r0, 80068ee <arm_rfft_64_fast_init_f32+0x16>
 80068e6:	4b04      	ldr	r3, [pc, #16]	@ (80068f8 <arm_rfft_64_fast_init_f32+0x20>)
 80068e8:	6163      	str	r3, [r4, #20]
 80068ea:	2240      	movs	r2, #64	@ 0x40
 80068ec:	8222      	strh	r2, [r4, #16]
 80068ee:	bd10      	pop	{r4, pc}
 80068f0:	f04f 30ff 	mov.w	r0, #4294967295
 80068f4:	4770      	bx	lr
 80068f6:	bf00      	nop
 80068f8:	08025f00 	.word	0x08025f00

080068fc <arm_rfft_128_fast_init_f32>:
 80068fc:	b150      	cbz	r0, 8006914 <arm_rfft_128_fast_init_f32+0x18>
 80068fe:	b510      	push	{r4, lr}
 8006900:	2140      	movs	r1, #64	@ 0x40
 8006902:	4604      	mov	r4, r0
 8006904:	f000 fe58 	bl	80075b8 <arm_cfft_init_f32>
 8006908:	b918      	cbnz	r0, 8006912 <arm_rfft_128_fast_init_f32+0x16>
 800690a:	4b04      	ldr	r3, [pc, #16]	@ (800691c <arm_rfft_128_fast_init_f32+0x20>)
 800690c:	6163      	str	r3, [r4, #20]
 800690e:	2280      	movs	r2, #128	@ 0x80
 8006910:	8222      	strh	r2, [r4, #16]
 8006912:	bd10      	pop	{r4, pc}
 8006914:	f04f 30ff 	mov.w	r0, #4294967295
 8006918:	4770      	bx	lr
 800691a:	bf00      	nop
 800691c:	0801f080 	.word	0x0801f080

08006920 <arm_rfft_256_fast_init_f32>:
 8006920:	b158      	cbz	r0, 800693a <arm_rfft_256_fast_init_f32+0x1a>
 8006922:	b510      	push	{r4, lr}
 8006924:	2180      	movs	r1, #128	@ 0x80
 8006926:	4604      	mov	r4, r0
 8006928:	f000 fe46 	bl	80075b8 <arm_cfft_init_f32>
 800692c:	b920      	cbnz	r0, 8006938 <arm_rfft_256_fast_init_f32+0x18>
 800692e:	4b04      	ldr	r3, [pc, #16]	@ (8006940 <arm_rfft_256_fast_init_f32+0x20>)
 8006930:	6163      	str	r3, [r4, #20]
 8006932:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006936:	8222      	strh	r2, [r4, #16]
 8006938:	bd10      	pop	{r4, pc}
 800693a:	f04f 30ff 	mov.w	r0, #4294967295
 800693e:	4770      	bx	lr
 8006940:	08021280 	.word	0x08021280

08006944 <arm_rfft_512_fast_init_f32>:
 8006944:	b160      	cbz	r0, 8006960 <arm_rfft_512_fast_init_f32+0x1c>
 8006946:	b510      	push	{r4, lr}
 8006948:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800694c:	4604      	mov	r4, r0
 800694e:	f000 fe33 	bl	80075b8 <arm_cfft_init_f32>
 8006952:	b920      	cbnz	r0, 800695e <arm_rfft_512_fast_init_f32+0x1a>
 8006954:	4b04      	ldr	r3, [pc, #16]	@ (8006968 <arm_rfft_512_fast_init_f32+0x24>)
 8006956:	6163      	str	r3, [r4, #20]
 8006958:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800695c:	8222      	strh	r2, [r4, #16]
 800695e:	bd10      	pop	{r4, pc}
 8006960:	f04f 30ff 	mov.w	r0, #4294967295
 8006964:	4770      	bx	lr
 8006966:	bf00      	nop
 8006968:	08025700 	.word	0x08025700

0800696c <arm_rfft_1024_fast_init_f32>:
 800696c:	b160      	cbz	r0, 8006988 <arm_rfft_1024_fast_init_f32+0x1c>
 800696e:	b510      	push	{r4, lr}
 8006970:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8006974:	4604      	mov	r4, r0
 8006976:	f000 fe1f 	bl	80075b8 <arm_cfft_init_f32>
 800697a:	b920      	cbnz	r0, 8006986 <arm_rfft_1024_fast_init_f32+0x1a>
 800697c:	4b04      	ldr	r3, [pc, #16]	@ (8006990 <arm_rfft_1024_fast_init_f32+0x24>)
 800697e:	6163      	str	r3, [r4, #20]
 8006980:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8006984:	8222      	strh	r2, [r4, #16]
 8006986:	bd10      	pop	{r4, pc}
 8006988:	f04f 30ff 	mov.w	r0, #4294967295
 800698c:	4770      	bx	lr
 800698e:	bf00      	nop
 8006990:	0801e080 	.word	0x0801e080

08006994 <arm_rfft_2048_fast_init_f32>:
 8006994:	b160      	cbz	r0, 80069b0 <arm_rfft_2048_fast_init_f32+0x1c>
 8006996:	b510      	push	{r4, lr}
 8006998:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800699c:	4604      	mov	r4, r0
 800699e:	f000 fe0b 	bl	80075b8 <arm_cfft_init_f32>
 80069a2:	b920      	cbnz	r0, 80069ae <arm_rfft_2048_fast_init_f32+0x1a>
 80069a4:	4b04      	ldr	r3, [pc, #16]	@ (80069b8 <arm_rfft_2048_fast_init_f32+0x24>)
 80069a6:	6163      	str	r3, [r4, #20]
 80069a8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80069ac:	8222      	strh	r2, [r4, #16]
 80069ae:	bd10      	pop	{r4, pc}
 80069b0:	f04f 30ff 	mov.w	r0, #4294967295
 80069b4:	4770      	bx	lr
 80069b6:	bf00      	nop
 80069b8:	0801f280 	.word	0x0801f280

080069bc <arm_rfft_4096_fast_init_f32>:
 80069bc:	b160      	cbz	r0, 80069d8 <arm_rfft_4096_fast_init_f32+0x1c>
 80069be:	b510      	push	{r4, lr}
 80069c0:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80069c4:	4604      	mov	r4, r0
 80069c6:	f000 fdf7 	bl	80075b8 <arm_cfft_init_f32>
 80069ca:	b920      	cbnz	r0, 80069d6 <arm_rfft_4096_fast_init_f32+0x1a>
 80069cc:	4b04      	ldr	r3, [pc, #16]	@ (80069e0 <arm_rfft_4096_fast_init_f32+0x24>)
 80069ce:	6163      	str	r3, [r4, #20]
 80069d0:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80069d4:	8222      	strh	r2, [r4, #16]
 80069d6:	bd10      	pop	{r4, pc}
 80069d8:	f04f 30ff 	mov.w	r0, #4294967295
 80069dc:	4770      	bx	lr
 80069de:	bf00      	nop
 80069e0:	08021700 	.word	0x08021700

080069e4 <arm_rfft_fast_init_f32>:
 80069e4:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 80069e8:	d024      	beq.n	8006a34 <arm_rfft_fast_init_f32+0x50>
 80069ea:	d807      	bhi.n	80069fc <arm_rfft_fast_init_f32+0x18>
 80069ec:	2980      	cmp	r1, #128	@ 0x80
 80069ee:	d01c      	beq.n	8006a2a <arm_rfft_fast_init_f32+0x46>
 80069f0:	d90c      	bls.n	8006a0c <arm_rfft_fast_init_f32+0x28>
 80069f2:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 80069f6:	d11a      	bne.n	8006a2e <arm_rfft_fast_init_f32+0x4a>
 80069f8:	4b0f      	ldr	r3, [pc, #60]	@ (8006a38 <arm_rfft_fast_init_f32+0x54>)
 80069fa:	4718      	bx	r3
 80069fc:	f5b1 6f00 	cmp.w	r1, #2048	@ 0x800
 8006a00:	d011      	beq.n	8006a26 <arm_rfft_fast_init_f32+0x42>
 8006a02:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
 8006a06:	d107      	bne.n	8006a18 <arm_rfft_fast_init_f32+0x34>
 8006a08:	4b0c      	ldr	r3, [pc, #48]	@ (8006a3c <arm_rfft_fast_init_f32+0x58>)
 8006a0a:	4718      	bx	r3
 8006a0c:	2920      	cmp	r1, #32
 8006a0e:	d008      	beq.n	8006a22 <arm_rfft_fast_init_f32+0x3e>
 8006a10:	2940      	cmp	r1, #64	@ 0x40
 8006a12:	d10c      	bne.n	8006a2e <arm_rfft_fast_init_f32+0x4a>
 8006a14:	4b0a      	ldr	r3, [pc, #40]	@ (8006a40 <arm_rfft_fast_init_f32+0x5c>)
 8006a16:	e7f0      	b.n	80069fa <arm_rfft_fast_init_f32+0x16>
 8006a18:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8006a1c:	d107      	bne.n	8006a2e <arm_rfft_fast_init_f32+0x4a>
 8006a1e:	4b09      	ldr	r3, [pc, #36]	@ (8006a44 <arm_rfft_fast_init_f32+0x60>)
 8006a20:	e7eb      	b.n	80069fa <arm_rfft_fast_init_f32+0x16>
 8006a22:	4b09      	ldr	r3, [pc, #36]	@ (8006a48 <arm_rfft_fast_init_f32+0x64>)
 8006a24:	e7e9      	b.n	80069fa <arm_rfft_fast_init_f32+0x16>
 8006a26:	4b09      	ldr	r3, [pc, #36]	@ (8006a4c <arm_rfft_fast_init_f32+0x68>)
 8006a28:	e7e7      	b.n	80069fa <arm_rfft_fast_init_f32+0x16>
 8006a2a:	4b09      	ldr	r3, [pc, #36]	@ (8006a50 <arm_rfft_fast_init_f32+0x6c>)
 8006a2c:	e7e5      	b.n	80069fa <arm_rfft_fast_init_f32+0x16>
 8006a2e:	f04f 30ff 	mov.w	r0, #4294967295
 8006a32:	4770      	bx	lr
 8006a34:	4b07      	ldr	r3, [pc, #28]	@ (8006a54 <arm_rfft_fast_init_f32+0x70>)
 8006a36:	e7e0      	b.n	80069fa <arm_rfft_fast_init_f32+0x16>
 8006a38:	08006921 	.word	0x08006921
 8006a3c:	080069bd 	.word	0x080069bd
 8006a40:	080068d9 	.word	0x080068d9
 8006a44:	0800696d 	.word	0x0800696d
 8006a48:	080068b5 	.word	0x080068b5
 8006a4c:	08006995 	.word	0x08006995
 8006a50:	080068fd 	.word	0x080068fd
 8006a54:	08006945 	.word	0x08006945

08006a58 <stage_rfft_f32>:
 8006a58:	b410      	push	{r4}
 8006a5a:	edd1 7a00 	vldr	s15, [r1]
 8006a5e:	ed91 7a01 	vldr	s14, [r1, #4]
 8006a62:	8804      	ldrh	r4, [r0, #0]
 8006a64:	6940      	ldr	r0, [r0, #20]
 8006a66:	ee37 7a07 	vadd.f32	s14, s14, s14
 8006a6a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8006a6e:	eeb6 4a00 	vmov.f32	s8, #96	@ 0x3f000000  0.5
 8006a72:	ee77 6a87 	vadd.f32	s13, s15, s14
 8006a76:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006a7a:	3c01      	subs	r4, #1
 8006a7c:	ee26 7a84 	vmul.f32	s14, s13, s8
 8006a80:	ee67 7a84 	vmul.f32	s15, s15, s8
 8006a84:	eb01 03c4 	add.w	r3, r1, r4, lsl #3
 8006a88:	ed82 7a00 	vstr	s14, [r2]
 8006a8c:	edc2 7a01 	vstr	s15, [r2, #4]
 8006a90:	3010      	adds	r0, #16
 8006a92:	3210      	adds	r2, #16
 8006a94:	3b08      	subs	r3, #8
 8006a96:	3110      	adds	r1, #16
 8006a98:	ed11 5a02 	vldr	s10, [r1, #-8]
 8006a9c:	ed93 7a02 	vldr	s14, [r3, #8]
 8006aa0:	ed50 6a02 	vldr	s13, [r0, #-8]
 8006aa4:	edd3 4a03 	vldr	s9, [r3, #12]
 8006aa8:	ed51 7a01 	vldr	s15, [r1, #-4]
 8006aac:	ed10 6a01 	vldr	s12, [r0, #-4]
 8006ab0:	ee77 5a45 	vsub.f32	s11, s14, s10
 8006ab4:	ee37 7a05 	vadd.f32	s14, s14, s10
 8006ab8:	ee66 3aa5 	vmul.f32	s7, s13, s11
 8006abc:	ee34 5aa7 	vadd.f32	s10, s9, s15
 8006ac0:	ee66 5a25 	vmul.f32	s11, s12, s11
 8006ac4:	ee77 7ae4 	vsub.f32	s15, s15, s9
 8006ac8:	ee37 7a23 	vadd.f32	s14, s14, s7
 8006acc:	ee66 6a85 	vmul.f32	s13, s13, s10
 8006ad0:	ee26 6a05 	vmul.f32	s12, s12, s10
 8006ad4:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8006ad8:	ee37 7a06 	vadd.f32	s14, s14, s12
 8006adc:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8006ae0:	ee27 7a04 	vmul.f32	s14, s14, s8
 8006ae4:	ee67 7a84 	vmul.f32	s15, s15, s8
 8006ae8:	3c01      	subs	r4, #1
 8006aea:	ed02 7a02 	vstr	s14, [r2, #-8]
 8006aee:	ed42 7a01 	vstr	s15, [r2, #-4]
 8006af2:	f1a3 0308 	sub.w	r3, r3, #8
 8006af6:	f101 0108 	add.w	r1, r1, #8
 8006afa:	f100 0008 	add.w	r0, r0, #8
 8006afe:	f102 0208 	add.w	r2, r2, #8
 8006b02:	d1c9      	bne.n	8006a98 <stage_rfft_f32+0x40>
 8006b04:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006b08:	4770      	bx	lr
 8006b0a:	bf00      	nop

08006b0c <merge_rfft_f32>:
 8006b0c:	b410      	push	{r4}
 8006b0e:	edd1 7a00 	vldr	s15, [r1]
 8006b12:	edd1 6a01 	vldr	s13, [r1, #4]
 8006b16:	8804      	ldrh	r4, [r0, #0]
 8006b18:	6940      	ldr	r0, [r0, #20]
 8006b1a:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8006b1e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8006b22:	eeb6 4a00 	vmov.f32	s8, #96	@ 0x3f000000  0.5
 8006b26:	ee27 7a04 	vmul.f32	s14, s14, s8
 8006b2a:	ee67 7a84 	vmul.f32	s15, s15, s8
 8006b2e:	3c01      	subs	r4, #1
 8006b30:	ed82 7a00 	vstr	s14, [r2]
 8006b34:	edc2 7a01 	vstr	s15, [r2, #4]
 8006b38:	b3dc      	cbz	r4, 8006bb2 <merge_rfft_f32+0xa6>
 8006b3a:	00e3      	lsls	r3, r4, #3
 8006b3c:	3b08      	subs	r3, #8
 8006b3e:	440b      	add	r3, r1
 8006b40:	3010      	adds	r0, #16
 8006b42:	3210      	adds	r2, #16
 8006b44:	3110      	adds	r1, #16
 8006b46:	ed11 5a02 	vldr	s10, [r1, #-8]
 8006b4a:	ed93 7a02 	vldr	s14, [r3, #8]
 8006b4e:	ed50 6a02 	vldr	s13, [r0, #-8]
 8006b52:	edd3 4a03 	vldr	s9, [r3, #12]
 8006b56:	ed51 7a01 	vldr	s15, [r1, #-4]
 8006b5a:	ed10 6a01 	vldr	s12, [r0, #-4]
 8006b5e:	ee75 5a47 	vsub.f32	s11, s10, s14
 8006b62:	ee37 7a05 	vadd.f32	s14, s14, s10
 8006b66:	ee66 3aa5 	vmul.f32	s7, s13, s11
 8006b6a:	ee34 5aa7 	vadd.f32	s10, s9, s15
 8006b6e:	ee66 5a25 	vmul.f32	s11, s12, s11
 8006b72:	ee77 7ae4 	vsub.f32	s15, s15, s9
 8006b76:	ee37 7a63 	vsub.f32	s14, s14, s7
 8006b7a:	ee66 6a85 	vmul.f32	s13, s13, s10
 8006b7e:	ee26 6a05 	vmul.f32	s12, s12, s10
 8006b82:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8006b86:	ee37 7a46 	vsub.f32	s14, s14, s12
 8006b8a:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8006b8e:	ee27 7a04 	vmul.f32	s14, s14, s8
 8006b92:	ee67 7a84 	vmul.f32	s15, s15, s8
 8006b96:	3c01      	subs	r4, #1
 8006b98:	ed02 7a02 	vstr	s14, [r2, #-8]
 8006b9c:	ed42 7a01 	vstr	s15, [r2, #-4]
 8006ba0:	f1a3 0308 	sub.w	r3, r3, #8
 8006ba4:	f101 0108 	add.w	r1, r1, #8
 8006ba8:	f100 0008 	add.w	r0, r0, #8
 8006bac:	f102 0208 	add.w	r2, r2, #8
 8006bb0:	d1c9      	bne.n	8006b46 <merge_rfft_f32+0x3a>
 8006bb2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006bb6:	4770      	bx	lr

08006bb8 <arm_rfft_fast_f32>:
 8006bb8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006bbc:	461c      	mov	r4, r3
 8006bbe:	4605      	mov	r5, r0
 8006bc0:	4616      	mov	r6, r2
 8006bc2:	b14b      	cbz	r3, 8006bd8 <arm_rfft_fast_f32+0x20>
 8006bc4:	f7ff ffa2 	bl	8006b0c <merge_rfft_f32>
 8006bc8:	4622      	mov	r2, r4
 8006bca:	4631      	mov	r1, r6
 8006bcc:	4628      	mov	r0, r5
 8006bce:	2301      	movs	r3, #1
 8006bd0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006bd4:	f000 bb34 	b.w	8007240 <arm_cfft_f32>
 8006bd8:	460f      	mov	r7, r1
 8006bda:	461a      	mov	r2, r3
 8006bdc:	2301      	movs	r3, #1
 8006bde:	f000 fb2f 	bl	8007240 <arm_cfft_f32>
 8006be2:	4632      	mov	r2, r6
 8006be4:	4639      	mov	r1, r7
 8006be6:	4628      	mov	r0, r5
 8006be8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006bec:	f7ff bf34 	b.w	8006a58 <stage_rfft_f32>

08006bf0 <arm_cfft_radix8by2_f32>:
 8006bf0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006bf4:	ed2d 8b08 	vpush	{d8-d11}
 8006bf8:	f8b0 c000 	ldrh.w	ip, [r0]
 8006bfc:	6842      	ldr	r2, [r0, #4]
 8006bfe:	4607      	mov	r7, r0
 8006c00:	4608      	mov	r0, r1
 8006c02:	eb00 088c 	add.w	r8, r0, ip, lsl #2
 8006c06:	ea4f 015c 	mov.w	r1, ip, lsr #1
 8006c0a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8006c0e:	b082      	sub	sp, #8
 8006c10:	f000 80b0 	beq.w	8006d74 <arm_cfft_radix8by2_f32+0x184>
 8006c14:	008c      	lsls	r4, r1, #2
 8006c16:	3410      	adds	r4, #16
 8006c18:	f100 0310 	add.w	r3, r0, #16
 8006c1c:	1906      	adds	r6, r0, r4
 8006c1e:	3210      	adds	r2, #16
 8006c20:	4444      	add	r4, r8
 8006c22:	eb03 1c0c 	add.w	ip, r3, ip, lsl #4
 8006c26:	f108 0510 	add.w	r5, r8, #16
 8006c2a:	ed15 2a04 	vldr	s4, [r5, #-16]
 8006c2e:	ed55 2a03 	vldr	s5, [r5, #-12]
 8006c32:	ed54 4a04 	vldr	s9, [r4, #-16]
 8006c36:	ed14 4a03 	vldr	s8, [r4, #-12]
 8006c3a:	ed14 6a02 	vldr	s12, [r4, #-8]
 8006c3e:	ed54 5a01 	vldr	s11, [r4, #-4]
 8006c42:	ed53 3a04 	vldr	s7, [r3, #-16]
 8006c46:	ed15 0a02 	vldr	s0, [r5, #-8]
 8006c4a:	ed55 0a01 	vldr	s1, [r5, #-4]
 8006c4e:	ed56 6a04 	vldr	s13, [r6, #-16]
 8006c52:	ed16 3a03 	vldr	s6, [r6, #-12]
 8006c56:	ed13 7a03 	vldr	s14, [r3, #-12]
 8006c5a:	ed13 5a02 	vldr	s10, [r3, #-8]
 8006c5e:	ed53 7a01 	vldr	s15, [r3, #-4]
 8006c62:	ed16 1a02 	vldr	s2, [r6, #-8]
 8006c66:	ed56 1a01 	vldr	s3, [r6, #-4]
 8006c6a:	ee73 ba82 	vadd.f32	s23, s7, s4
 8006c6e:	ee37 ba22 	vadd.f32	s22, s14, s5
 8006c72:	ee76 9aa4 	vadd.f32	s19, s13, s9
 8006c76:	ee33 9a04 	vadd.f32	s18, s6, s8
 8006c7a:	ee31 8aa5 	vadd.f32	s16, s3, s11
 8006c7e:	ee75 aa00 	vadd.f32	s21, s10, s0
 8006c82:	ee37 aaa0 	vadd.f32	s20, s15, s1
 8006c86:	ee71 8a06 	vadd.f32	s17, s2, s12
 8006c8a:	ed43 ba04 	vstr	s23, [r3, #-16]
 8006c8e:	ed03 ba03 	vstr	s22, [r3, #-12]
 8006c92:	ed43 aa02 	vstr	s21, [r3, #-8]
 8006c96:	ed03 aa01 	vstr	s20, [r3, #-4]
 8006c9a:	ed06 8a01 	vstr	s16, [r6, #-4]
 8006c9e:	ed46 9a04 	vstr	s19, [r6, #-16]
 8006ca2:	ed06 9a03 	vstr	s18, [r6, #-12]
 8006ca6:	ed46 8a02 	vstr	s17, [r6, #-8]
 8006caa:	ee37 7a62 	vsub.f32	s14, s14, s5
 8006cae:	ee74 4ae6 	vsub.f32	s9, s9, s13
 8006cb2:	ee34 4a43 	vsub.f32	s8, s8, s6
 8006cb6:	ed52 6a03 	vldr	s13, [r2, #-12]
 8006cba:	ed12 3a04 	vldr	s6, [r2, #-16]
 8006cbe:	ee73 3ac2 	vsub.f32	s7, s7, s4
 8006cc2:	ee27 8a26 	vmul.f32	s16, s14, s13
 8006cc6:	ee64 2aa6 	vmul.f32	s5, s9, s13
 8006cca:	ee23 2a83 	vmul.f32	s4, s7, s6
 8006cce:	ee64 4a83 	vmul.f32	s9, s9, s6
 8006cd2:	ee63 3aa6 	vmul.f32	s7, s7, s13
 8006cd6:	ee27 7a03 	vmul.f32	s14, s14, s6
 8006cda:	ee64 6a26 	vmul.f32	s13, s8, s13
 8006cde:	ee24 4a03 	vmul.f32	s8, s8, s6
 8006ce2:	ee37 7a63 	vsub.f32	s14, s14, s7
 8006ce6:	ee76 6aa4 	vadd.f32	s13, s13, s9
 8006cea:	ee32 4ac4 	vsub.f32	s8, s5, s8
 8006cee:	ee32 3a08 	vadd.f32	s6, s4, s16
 8006cf2:	ed05 7a03 	vstr	s14, [r5, #-12]
 8006cf6:	ed05 3a04 	vstr	s6, [r5, #-16]
 8006cfa:	ed04 4a04 	vstr	s8, [r4, #-16]
 8006cfe:	ed44 6a03 	vstr	s13, [r4, #-12]
 8006d02:	ed12 7a01 	vldr	s14, [r2, #-4]
 8006d06:	ee76 6a41 	vsub.f32	s13, s12, s2
 8006d0a:	ee35 5a40 	vsub.f32	s10, s10, s0
 8006d0e:	ee35 6ae1 	vsub.f32	s12, s11, s3
 8006d12:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8006d16:	ed52 5a02 	vldr	s11, [r2, #-8]
 8006d1a:	ee67 3a87 	vmul.f32	s7, s15, s14
 8006d1e:	ee66 4a87 	vmul.f32	s9, s13, s14
 8006d22:	ee25 4a25 	vmul.f32	s8, s10, s11
 8006d26:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8006d2a:	ee25 5a07 	vmul.f32	s10, s10, s14
 8006d2e:	ee66 6aa5 	vmul.f32	s13, s13, s11
 8006d32:	ee26 7a07 	vmul.f32	s14, s12, s14
 8006d36:	ee26 6a25 	vmul.f32	s12, s12, s11
 8006d3a:	ee77 7ac5 	vsub.f32	s15, s15, s10
 8006d3e:	ee74 5a23 	vadd.f32	s11, s8, s7
 8006d42:	ee34 6ac6 	vsub.f32	s12, s9, s12
 8006d46:	ee37 7a26 	vadd.f32	s14, s14, s13
 8006d4a:	3310      	adds	r3, #16
 8006d4c:	4563      	cmp	r3, ip
 8006d4e:	ed45 5a02 	vstr	s11, [r5, #-8]
 8006d52:	f106 0610 	add.w	r6, r6, #16
 8006d56:	ed45 7a01 	vstr	s15, [r5, #-4]
 8006d5a:	f102 0210 	add.w	r2, r2, #16
 8006d5e:	ed04 6a02 	vstr	s12, [r4, #-8]
 8006d62:	ed04 7a01 	vstr	s14, [r4, #-4]
 8006d66:	f105 0510 	add.w	r5, r5, #16
 8006d6a:	f104 0410 	add.w	r4, r4, #16
 8006d6e:	f47f af5c 	bne.w	8006c2a <arm_cfft_radix8by2_f32+0x3a>
 8006d72:	687a      	ldr	r2, [r7, #4]
 8006d74:	b289      	uxth	r1, r1
 8006d76:	2302      	movs	r3, #2
 8006d78:	9101      	str	r1, [sp, #4]
 8006d7a:	f000 fc6f 	bl	800765c <arm_radix8_butterfly_f32>
 8006d7e:	9901      	ldr	r1, [sp, #4]
 8006d80:	687a      	ldr	r2, [r7, #4]
 8006d82:	4640      	mov	r0, r8
 8006d84:	2302      	movs	r3, #2
 8006d86:	b002      	add	sp, #8
 8006d88:	ecbd 8b08 	vpop	{d8-d11}
 8006d8c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006d90:	f000 bc64 	b.w	800765c <arm_radix8_butterfly_f32>

08006d94 <arm_cfft_radix8by4_f32>:
 8006d94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d98:	ed2d 8b0a 	vpush	{d8-d12}
 8006d9c:	8803      	ldrh	r3, [r0, #0]
 8006d9e:	6842      	ldr	r2, [r0, #4]
 8006da0:	b08d      	sub	sp, #52	@ 0x34
 8006da2:	085b      	lsrs	r3, r3, #1
 8006da4:	900a      	str	r0, [sp, #40]	@ 0x28
 8006da6:	4608      	mov	r0, r1
 8006da8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006dac:	edd1 5a00 	vldr	s11, [r1]
 8006db0:	edd0 7a00 	vldr	s15, [r0]
 8006db4:	edd1 3a01 	vldr	s7, [r1, #4]
 8006db8:	ed90 5a01 	vldr	s10, [r0, #4]
 8006dbc:	9108      	str	r1, [sp, #32]
 8006dbe:	eb00 0683 	add.w	r6, r0, r3, lsl #2
 8006dc2:	ed96 7a00 	vldr	s14, [r6]
 8006dc6:	ed96 4a01 	vldr	s8, [r6, #4]
 8006dca:	9607      	str	r6, [sp, #28]
 8006dcc:	ee37 6aa5 	vadd.f32	s12, s15, s11
 8006dd0:	eb01 0883 	add.w	r8, r1, r3, lsl #2
 8006dd4:	edd8 4a00 	vldr	s9, [r8]
 8006dd8:	ed98 3a01 	vldr	s6, [r8, #4]
 8006ddc:	ee77 6a06 	vadd.f32	s13, s14, s12
 8006de0:	ee77 7ae5 	vsub.f32	s15, s15, s11
 8006de4:	ee76 6aa4 	vadd.f32	s13, s13, s9
 8006de8:	4604      	mov	r4, r0
 8006dea:	edc0 6a00 	vstr	s13, [r0]
 8006dee:	edd6 5a01 	vldr	s11, [r6, #4]
 8006df2:	edd8 2a01 	vldr	s5, [r8, #4]
 8006df6:	ee75 6a23 	vadd.f32	s13, s10, s7
 8006dfa:	ee35 5a63 	vsub.f32	s10, s10, s7
 8006dfe:	ee36 6a47 	vsub.f32	s12, s12, s14
 8006e02:	ee74 3a27 	vadd.f32	s7, s8, s15
 8006e06:	ee76 5aa5 	vadd.f32	s11, s13, s11
 8006e0a:	ee77 7ac4 	vsub.f32	s15, s15, s8
 8006e0e:	ee76 6ac4 	vsub.f32	s13, s13, s8
 8006e12:	3408      	adds	r4, #8
 8006e14:	ee35 4a47 	vsub.f32	s8, s10, s14
 8006e18:	460d      	mov	r5, r1
 8006e1a:	ee37 7a05 	vadd.f32	s14, s14, s10
 8006e1e:	4637      	mov	r7, r6
 8006e20:	9402      	str	r4, [sp, #8]
 8006e22:	3708      	adds	r7, #8
 8006e24:	460c      	mov	r4, r1
 8006e26:	3508      	adds	r5, #8
 8006e28:	0859      	lsrs	r1, r3, #1
 8006e2a:	9109      	str	r1, [sp, #36]	@ 0x24
 8006e2c:	9706      	str	r7, [sp, #24]
 8006e2e:	9505      	str	r5, [sp, #20]
 8006e30:	f102 0708 	add.w	r7, r2, #8
 8006e34:	ee36 6a64 	vsub.f32	s12, s12, s9
 8006e38:	ee76 6ac3 	vsub.f32	s13, s13, s6
 8006e3c:	ee75 5aa2 	vadd.f32	s11, s11, s5
 8006e40:	ee73 3ac3 	vsub.f32	s7, s7, s6
 8006e44:	ee77 7a83 	vadd.f32	s15, s15, s6
 8006e48:	ee34 5a24 	vadd.f32	s10, s8, s9
 8006e4c:	ee37 7a64 	vsub.f32	s14, s14, s9
 8006e50:	3902      	subs	r1, #2
 8006e52:	4645      	mov	r5, r8
 8006e54:	9701      	str	r7, [sp, #4]
 8006e56:	f102 0c18 	add.w	ip, r2, #24
 8006e5a:	f102 0710 	add.w	r7, r2, #16
 8006e5e:	3508      	adds	r5, #8
 8006e60:	0849      	lsrs	r1, r1, #1
 8006e62:	edc0 5a01 	vstr	s11, [r0, #4]
 8006e66:	9703      	str	r7, [sp, #12]
 8006e68:	edc6 3a00 	vstr	s7, [r6]
 8006e6c:	ed86 5a01 	vstr	s10, [r6, #4]
 8006e70:	f8cd c000 	str.w	ip, [sp]
 8006e74:	ed84 6a00 	vstr	s12, [r4]
 8006e78:	edc4 6a01 	vstr	s13, [r4, #4]
 8006e7c:	9504      	str	r5, [sp, #16]
 8006e7e:	edc8 7a00 	vstr	s15, [r8]
 8006e82:	ed88 7a01 	vstr	s14, [r8, #4]
 8006e86:	910b      	str	r1, [sp, #44]	@ 0x2c
 8006e88:	f000 8138 	beq.w	80070fc <arm_cfft_radix8by4_f32+0x368>
 8006e8c:	009b      	lsls	r3, r3, #2
 8006e8e:	3b0c      	subs	r3, #12
 8006e90:	f1a6 0c0c 	sub.w	ip, r6, #12
 8006e94:	f106 0510 	add.w	r5, r6, #16
 8006e98:	4626      	mov	r6, r4
 8006e9a:	46bb      	mov	fp, r7
 8006e9c:	f102 0a20 	add.w	sl, r2, #32
 8006ea0:	f102 0930 	add.w	r9, r2, #48	@ 0x30
 8006ea4:	f106 0710 	add.w	r7, r6, #16
 8006ea8:	4443      	add	r3, r8
 8006eaa:	f100 0e10 	add.w	lr, r0, #16
 8006eae:	3c0c      	subs	r4, #12
 8006eb0:	f1a8 060c 	sub.w	r6, r8, #12
 8006eb4:	f108 0210 	add.w	r2, r8, #16
 8006eb8:	ed1e 5a02 	vldr	s10, [lr, #-8]
 8006ebc:	ed57 5a02 	vldr	s11, [r7, #-8]
 8006ec0:	ed55 7a02 	vldr	s15, [r5, #-8]
 8006ec4:	ed52 1a02 	vldr	s3, [r2, #-8]
 8006ec8:	ed57 6a01 	vldr	s13, [r7, #-4]
 8006ecc:	ed1e 0a01 	vldr	s0, [lr, #-4]
 8006ed0:	ed12 1a01 	vldr	s2, [r2, #-4]
 8006ed4:	ed15 8a01 	vldr	s16, [r5, #-4]
 8006ed8:	ee35 4a25 	vadd.f32	s8, s10, s11
 8006edc:	ee30 6a26 	vadd.f32	s12, s0, s13
 8006ee0:	ee37 7a84 	vadd.f32	s14, s15, s8
 8006ee4:	ee30 0a66 	vsub.f32	s0, s0, s13
 8006ee8:	ee37 7a21 	vadd.f32	s14, s14, s3
 8006eec:	ee75 5a65 	vsub.f32	s11, s10, s11
 8006ef0:	ed0e 7a02 	vstr	s14, [lr, #-8]
 8006ef4:	ed15 7a01 	vldr	s14, [r5, #-4]
 8006ef8:	ed52 6a01 	vldr	s13, [r2, #-4]
 8006efc:	ee36 7a07 	vadd.f32	s14, s12, s14
 8006f00:	ee78 aa25 	vadd.f32	s21, s16, s11
 8006f04:	ee37 7a26 	vadd.f32	s14, s14, s13
 8006f08:	ee70 3a67 	vsub.f32	s7, s0, s15
 8006f0c:	ed0e 7a01 	vstr	s14, [lr, #-4]
 8006f10:	ed96 7a02 	vldr	s14, [r6, #8]
 8006f14:	ed9c 2a02 	vldr	s4, [ip, #8]
 8006f18:	ed94 ba02 	vldr	s22, [r4, #8]
 8006f1c:	edd3 9a02 	vldr	s19, [r3, #8]
 8006f20:	edd6 2a01 	vldr	s5, [r6, #4]
 8006f24:	ed9c 9a01 	vldr	s18, [ip, #4]
 8006f28:	ed93 5a01 	vldr	s10, [r3, #4]
 8006f2c:	edd4 0a01 	vldr	s1, [r4, #4]
 8006f30:	ee72 6a07 	vadd.f32	s13, s4, s14
 8006f34:	ee32 2a47 	vsub.f32	s4, s4, s14
 8006f38:	ee7b 8a26 	vadd.f32	s17, s22, s13
 8006f3c:	ee79 4a22 	vadd.f32	s9, s18, s5
 8006f40:	ee38 7aa9 	vadd.f32	s14, s17, s19
 8006f44:	ee79 2a62 	vsub.f32	s5, s18, s5
 8006f48:	ed8c 7a02 	vstr	s14, [ip, #8]
 8006f4c:	ed94 7a01 	vldr	s14, [r4, #4]
 8006f50:	edd3 8a01 	vldr	s17, [r3, #4]
 8006f54:	ee34 7a87 	vadd.f32	s14, s9, s14
 8006f58:	ee3b 3a69 	vsub.f32	s6, s22, s19
 8006f5c:	ee37 7a28 	vadd.f32	s14, s14, s17
 8006f60:	ee32 9a60 	vsub.f32	s18, s4, s1
 8006f64:	ed8c 7a01 	vstr	s14, [ip, #4]
 8006f68:	ed1b 7a01 	vldr	s14, [fp, #-4]
 8006f6c:	ed1b aa02 	vldr	s20, [fp, #-8]
 8006f70:	ee73 8a22 	vadd.f32	s17, s6, s5
 8006f74:	ee39 9a05 	vadd.f32	s18, s18, s10
 8006f78:	ee7a aac1 	vsub.f32	s21, s21, s2
 8006f7c:	ee73 3aa1 	vadd.f32	s7, s7, s3
 8006f80:	ee2a ca8a 	vmul.f32	s24, s21, s20
 8006f84:	ee69 ba07 	vmul.f32	s23, s18, s14
 8006f88:	ee6a aa87 	vmul.f32	s21, s21, s14
 8006f8c:	ee29 9a0a 	vmul.f32	s18, s18, s20
 8006f90:	ee63 ca87 	vmul.f32	s25, s7, s14
 8006f94:	ee63 3a8a 	vmul.f32	s7, s7, s20
 8006f98:	ee28 aa8a 	vmul.f32	s20, s17, s20
 8006f9c:	ee68 8a87 	vmul.f32	s17, s17, s14
 8006fa0:	ee73 3aea 	vsub.f32	s7, s7, s21
 8006fa4:	ee78 8a89 	vadd.f32	s17, s17, s18
 8006fa8:	ee3c 7a2c 	vadd.f32	s14, s24, s25
 8006fac:	ee3b aaca 	vsub.f32	s20, s23, s20
 8006fb0:	ee34 4a67 	vsub.f32	s8, s8, s15
 8006fb4:	ee76 6acb 	vsub.f32	s13, s13, s22
 8006fb8:	ee36 6a48 	vsub.f32	s12, s12, s16
 8006fbc:	ee74 4ae0 	vsub.f32	s9, s9, s1
 8006fc0:	ed05 7a02 	vstr	s14, [r5, #-8]
 8006fc4:	ed45 3a01 	vstr	s7, [r5, #-4]
 8006fc8:	edc4 8a01 	vstr	s17, [r4, #4]
 8006fcc:	ed84 aa02 	vstr	s20, [r4, #8]
 8006fd0:	ed5a 3a04 	vldr	s7, [sl, #-16]
 8006fd4:	ee36 7ae9 	vsub.f32	s14, s13, s19
 8006fd8:	ee74 4ac5 	vsub.f32	s9, s9, s10
 8006fdc:	ed5a 6a03 	vldr	s13, [sl, #-12]
 8006fe0:	ee34 4a61 	vsub.f32	s8, s8, s3
 8006fe4:	ee36 6a41 	vsub.f32	s12, s12, s2
 8006fe8:	ee67 8a63 	vnmul.f32	s17, s14, s7
 8006fec:	ee66 9a26 	vmul.f32	s19, s12, s13
 8006ff0:	ee24 9a23 	vmul.f32	s18, s8, s7
 8006ff4:	ee26 6a23 	vmul.f32	s12, s12, s7
 8006ff8:	ee24 4a26 	vmul.f32	s8, s8, s13
 8006ffc:	ee27 7a26 	vmul.f32	s14, s14, s13
 8007000:	ee64 6aa6 	vmul.f32	s13, s9, s13
 8007004:	ee64 4aa3 	vmul.f32	s9, s9, s7
 8007008:	ee36 6a44 	vsub.f32	s12, s12, s8
 800700c:	ee37 7a64 	vsub.f32	s14, s14, s9
 8007010:	ee38 4ae6 	vsub.f32	s8, s17, s13
 8007014:	ee79 3a29 	vadd.f32	s7, s18, s19
 8007018:	ee75 6a60 	vsub.f32	s13, s10, s1
 800701c:	ee75 5ac8 	vsub.f32	s11, s11, s16
 8007020:	ee77 7a80 	vadd.f32	s15, s15, s0
 8007024:	ed47 3a02 	vstr	s7, [r7, #-8]
 8007028:	ed07 6a01 	vstr	s12, [r7, #-4]
 800702c:	ed86 7a01 	vstr	s14, [r6, #4]
 8007030:	ed86 4a02 	vstr	s8, [r6, #8]
 8007034:	ee35 6a81 	vadd.f32	s12, s11, s2
 8007038:	ee36 7ac2 	vsub.f32	s14, s13, s4
 800703c:	ed59 5a06 	vldr	s11, [r9, #-24]	@ 0xffffffe8
 8007040:	ed59 6a05 	vldr	s13, [r9, #-20]	@ 0xffffffec
 8007044:	ee33 3a62 	vsub.f32	s6, s6, s5
 8007048:	ee77 7ae1 	vsub.f32	s15, s15, s3
 800704c:	ee67 2a26 	vmul.f32	s5, s14, s13
 8007050:	ee67 4aa6 	vmul.f32	s9, s15, s13
 8007054:	ee26 5a25 	vmul.f32	s10, s12, s11
 8007058:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800705c:	ee26 6a26 	vmul.f32	s12, s12, s13
 8007060:	ee27 7a25 	vmul.f32	s14, s14, s11
 8007064:	ee63 6a26 	vmul.f32	s13, s6, s13
 8007068:	ee23 3a25 	vmul.f32	s6, s6, s11
 800706c:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8007070:	ee75 5a24 	vadd.f32	s11, s10, s9
 8007074:	ee32 3ac3 	vsub.f32	s6, s5, s6
 8007078:	ee36 7a87 	vadd.f32	s14, s13, s14
 800707c:	3901      	subs	r1, #1
 800707e:	ed42 5a02 	vstr	s11, [r2, #-8]
 8007082:	ed42 7a01 	vstr	s15, [r2, #-4]
 8007086:	f10e 0e08 	add.w	lr, lr, #8
 800708a:	ed83 3a02 	vstr	s6, [r3, #8]
 800708e:	ed83 7a01 	vstr	s14, [r3, #4]
 8007092:	f1ac 0c08 	sub.w	ip, ip, #8
 8007096:	f10b 0b08 	add.w	fp, fp, #8
 800709a:	f105 0508 	add.w	r5, r5, #8
 800709e:	f1a4 0408 	sub.w	r4, r4, #8
 80070a2:	f10a 0a10 	add.w	sl, sl, #16
 80070a6:	f107 0708 	add.w	r7, r7, #8
 80070aa:	f1a6 0608 	sub.w	r6, r6, #8
 80070ae:	f109 0918 	add.w	r9, r9, #24
 80070b2:	f102 0208 	add.w	r2, r2, #8
 80070b6:	f1a3 0308 	sub.w	r3, r3, #8
 80070ba:	f47f aefd 	bne.w	8006eb8 <arm_cfft_radix8by4_f32+0x124>
 80070be:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80070c0:	9902      	ldr	r1, [sp, #8]
 80070c2:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 80070c6:	9102      	str	r1, [sp, #8]
 80070c8:	9901      	ldr	r1, [sp, #4]
 80070ca:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 80070ce:	9101      	str	r1, [sp, #4]
 80070d0:	9906      	ldr	r1, [sp, #24]
 80070d2:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 80070d6:	9106      	str	r1, [sp, #24]
 80070d8:	9903      	ldr	r1, [sp, #12]
 80070da:	eb01 1102 	add.w	r1, r1, r2, lsl #4
 80070de:	9103      	str	r1, [sp, #12]
 80070e0:	9905      	ldr	r1, [sp, #20]
 80070e2:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 80070e6:	9105      	str	r1, [sp, #20]
 80070e8:	9904      	ldr	r1, [sp, #16]
 80070ea:	eb02 0342 	add.w	r3, r2, r2, lsl #1
 80070ee:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 80070f2:	9204      	str	r2, [sp, #16]
 80070f4:	9a00      	ldr	r2, [sp, #0]
 80070f6:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80070fa:	9300      	str	r3, [sp, #0]
 80070fc:	9902      	ldr	r1, [sp, #8]
 80070fe:	9d05      	ldr	r5, [sp, #20]
 8007100:	ed91 4a00 	vldr	s8, [r1]
 8007104:	edd5 6a00 	vldr	s13, [r5]
 8007108:	9b06      	ldr	r3, [sp, #24]
 800710a:	9c04      	ldr	r4, [sp, #16]
 800710c:	edd3 7a00 	vldr	s15, [r3]
 8007110:	ed94 3a00 	vldr	s6, [r4]
 8007114:	edd5 4a01 	vldr	s9, [r5, #4]
 8007118:	edd1 3a01 	vldr	s7, [r1, #4]
 800711c:	ed94 2a01 	vldr	s4, [r4, #4]
 8007120:	ed93 7a01 	vldr	s14, [r3, #4]
 8007124:	9a01      	ldr	r2, [sp, #4]
 8007126:	ee34 6a26 	vadd.f32	s12, s8, s13
 800712a:	ee73 5aa4 	vadd.f32	s11, s7, s9
 800712e:	ee37 5a86 	vadd.f32	s10, s15, s12
 8007132:	ee73 3ae4 	vsub.f32	s7, s7, s9
 8007136:	ee35 5a03 	vadd.f32	s10, s10, s6
 800713a:	ee74 6a66 	vsub.f32	s13, s8, s13
 800713e:	ed81 5a00 	vstr	s10, [r1]
 8007142:	ed93 5a01 	vldr	s10, [r3, #4]
 8007146:	edd4 4a01 	vldr	s9, [r4, #4]
 800714a:	ee35 5a85 	vadd.f32	s10, s11, s10
 800714e:	ee37 4a26 	vadd.f32	s8, s14, s13
 8007152:	ee35 5a24 	vadd.f32	s10, s10, s9
 8007156:	ee73 4ae7 	vsub.f32	s9, s7, s15
 800715a:	ed81 5a01 	vstr	s10, [r1, #4]
 800715e:	edd2 1a00 	vldr	s3, [r2]
 8007162:	edd2 2a01 	vldr	s5, [r2, #4]
 8007166:	f8bd 1024 	ldrh.w	r1, [sp, #36]	@ 0x24
 800716a:	ee34 5a83 	vadd.f32	s10, s9, s6
 800716e:	ee34 4a42 	vsub.f32	s8, s8, s4
 8007172:	ee36 6a67 	vsub.f32	s12, s12, s15
 8007176:	ee64 4a21 	vmul.f32	s9, s8, s3
 800717a:	ee24 4a22 	vmul.f32	s8, s8, s5
 800717e:	ee65 2a22 	vmul.f32	s5, s10, s5
 8007182:	ee25 5a21 	vmul.f32	s10, s10, s3
 8007186:	ee74 2aa2 	vadd.f32	s5, s9, s5
 800718a:	ee35 5a44 	vsub.f32	s10, s10, s8
 800718e:	edc3 2a00 	vstr	s5, [r3]
 8007192:	ed83 5a01 	vstr	s10, [r3, #4]
 8007196:	ee75 5ac7 	vsub.f32	s11, s11, s14
 800719a:	9b03      	ldr	r3, [sp, #12]
 800719c:	ee36 6a43 	vsub.f32	s12, s12, s6
 80071a0:	ed93 4a01 	vldr	s8, [r3, #4]
 80071a4:	ed93 5a00 	vldr	s10, [r3]
 80071a8:	9b00      	ldr	r3, [sp, #0]
 80071aa:	ee75 5ac2 	vsub.f32	s11, s11, s4
 80071ae:	ee66 4a05 	vmul.f32	s9, s12, s10
 80071b2:	ee25 5a85 	vmul.f32	s10, s11, s10
 80071b6:	ee26 6a04 	vmul.f32	s12, s12, s8
 80071ba:	ee65 5a84 	vmul.f32	s11, s11, s8
 80071be:	ee35 6a46 	vsub.f32	s12, s10, s12
 80071c2:	ee74 5aa5 	vadd.f32	s11, s9, s11
 80071c6:	ee77 7aa3 	vadd.f32	s15, s15, s7
 80071ca:	ee36 7ac7 	vsub.f32	s14, s13, s14
 80071ce:	ed85 6a01 	vstr	s12, [r5, #4]
 80071d2:	edc5 5a00 	vstr	s11, [r5]
 80071d6:	edd3 5a01 	vldr	s11, [r3, #4]
 80071da:	edd3 6a00 	vldr	s13, [r3]
 80071de:	ee37 7a02 	vadd.f32	s14, s14, s4
 80071e2:	ee77 7ac3 	vsub.f32	s15, s15, s6
 80071e6:	ee27 6a26 	vmul.f32	s12, s14, s13
 80071ea:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80071ee:	ee27 7a25 	vmul.f32	s14, s14, s11
 80071f2:	ee67 7aa5 	vmul.f32	s15, s15, s11
 80071f6:	ee36 7ac7 	vsub.f32	s14, s13, s14
 80071fa:	ee76 7a27 	vadd.f32	s15, s12, s15
 80071fe:	ed84 7a01 	vstr	s14, [r4, #4]
 8007202:	edc4 7a00 	vstr	s15, [r4]
 8007206:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007208:	9100      	str	r1, [sp, #0]
 800720a:	6862      	ldr	r2, [r4, #4]
 800720c:	2304      	movs	r3, #4
 800720e:	f000 fa25 	bl	800765c <arm_radix8_butterfly_f32>
 8007212:	9807      	ldr	r0, [sp, #28]
 8007214:	9900      	ldr	r1, [sp, #0]
 8007216:	6862      	ldr	r2, [r4, #4]
 8007218:	2304      	movs	r3, #4
 800721a:	f000 fa1f 	bl	800765c <arm_radix8_butterfly_f32>
 800721e:	9808      	ldr	r0, [sp, #32]
 8007220:	9900      	ldr	r1, [sp, #0]
 8007222:	6862      	ldr	r2, [r4, #4]
 8007224:	2304      	movs	r3, #4
 8007226:	f000 fa19 	bl	800765c <arm_radix8_butterfly_f32>
 800722a:	9900      	ldr	r1, [sp, #0]
 800722c:	6862      	ldr	r2, [r4, #4]
 800722e:	4640      	mov	r0, r8
 8007230:	2304      	movs	r3, #4
 8007232:	b00d      	add	sp, #52	@ 0x34
 8007234:	ecbd 8b0a 	vpop	{d8-d12}
 8007238:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800723c:	f000 ba0e 	b.w	800765c <arm_radix8_butterfly_f32>

08007240 <arm_cfft_f32>:
 8007240:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007244:	2a01      	cmp	r2, #1
 8007246:	8805      	ldrh	r5, [r0, #0]
 8007248:	4607      	mov	r7, r0
 800724a:	4690      	mov	r8, r2
 800724c:	460c      	mov	r4, r1
 800724e:	4699      	mov	r9, r3
 8007250:	d05c      	beq.n	800730c <arm_cfft_f32+0xcc>
 8007252:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
 8007256:	d054      	beq.n	8007302 <arm_cfft_f32+0xc2>
 8007258:	d810      	bhi.n	800727c <arm_cfft_f32+0x3c>
 800725a:	2d40      	cmp	r5, #64	@ 0x40
 800725c:	d015      	beq.n	800728a <arm_cfft_f32+0x4a>
 800725e:	d94c      	bls.n	80072fa <arm_cfft_f32+0xba>
 8007260:	2d80      	cmp	r5, #128	@ 0x80
 8007262:	d103      	bne.n	800726c <arm_cfft_f32+0x2c>
 8007264:	4621      	mov	r1, r4
 8007266:	4638      	mov	r0, r7
 8007268:	f7ff fcc2 	bl	8006bf0 <arm_cfft_radix8by2_f32>
 800726c:	f1b9 0f00 	cmp.w	r9, #0
 8007270:	d114      	bne.n	800729c <arm_cfft_f32+0x5c>
 8007272:	f1b8 0f01 	cmp.w	r8, #1
 8007276:	d019      	beq.n	80072ac <arm_cfft_f32+0x6c>
 8007278:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800727c:	f5b5 6f00 	cmp.w	r5, #2048	@ 0x800
 8007280:	d03f      	beq.n	8007302 <arm_cfft_f32+0xc2>
 8007282:	d933      	bls.n	80072ec <arm_cfft_f32+0xac>
 8007284:	f5b5 5f80 	cmp.w	r5, #4096	@ 0x1000
 8007288:	d1f0      	bne.n	800726c <arm_cfft_f32+0x2c>
 800728a:	687a      	ldr	r2, [r7, #4]
 800728c:	2301      	movs	r3, #1
 800728e:	4629      	mov	r1, r5
 8007290:	4620      	mov	r0, r4
 8007292:	f000 f9e3 	bl	800765c <arm_radix8_butterfly_f32>
 8007296:	f1b9 0f00 	cmp.w	r9, #0
 800729a:	d0ea      	beq.n	8007272 <arm_cfft_f32+0x32>
 800729c:	68ba      	ldr	r2, [r7, #8]
 800729e:	89b9      	ldrh	r1, [r7, #12]
 80072a0:	4620      	mov	r0, r4
 80072a2:	f000 f845 	bl	8007330 <arm_bitreversal_32>
 80072a6:	f1b8 0f01 	cmp.w	r8, #1
 80072aa:	d1e5      	bne.n	8007278 <arm_cfft_f32+0x38>
 80072ac:	ee07 5a90 	vmov	s15, r5
 80072b0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80072b4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80072b8:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80072bc:	2d00      	cmp	r5, #0
 80072be:	d0db      	beq.n	8007278 <arm_cfft_f32+0x38>
 80072c0:	f104 0108 	add.w	r1, r4, #8
 80072c4:	2300      	movs	r3, #0
 80072c6:	3301      	adds	r3, #1
 80072c8:	429d      	cmp	r5, r3
 80072ca:	f101 0108 	add.w	r1, r1, #8
 80072ce:	ed11 7a04 	vldr	s14, [r1, #-16]
 80072d2:	ed51 7a03 	vldr	s15, [r1, #-12]
 80072d6:	ee27 7a26 	vmul.f32	s14, s14, s13
 80072da:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 80072de:	ed01 7a04 	vstr	s14, [r1, #-16]
 80072e2:	ed41 7a03 	vstr	s15, [r1, #-12]
 80072e6:	d1ee      	bne.n	80072c6 <arm_cfft_f32+0x86>
 80072e8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80072ec:	f5b5 7f00 	cmp.w	r5, #512	@ 0x200
 80072f0:	d0cb      	beq.n	800728a <arm_cfft_f32+0x4a>
 80072f2:	f5b5 6f80 	cmp.w	r5, #1024	@ 0x400
 80072f6:	d0b5      	beq.n	8007264 <arm_cfft_f32+0x24>
 80072f8:	e7b8      	b.n	800726c <arm_cfft_f32+0x2c>
 80072fa:	2d10      	cmp	r5, #16
 80072fc:	d0b2      	beq.n	8007264 <arm_cfft_f32+0x24>
 80072fe:	2d20      	cmp	r5, #32
 8007300:	d1b4      	bne.n	800726c <arm_cfft_f32+0x2c>
 8007302:	4621      	mov	r1, r4
 8007304:	4638      	mov	r0, r7
 8007306:	f7ff fd45 	bl	8006d94 <arm_cfft_radix8by4_f32>
 800730a:	e7af      	b.n	800726c <arm_cfft_f32+0x2c>
 800730c:	b16d      	cbz	r5, 800732a <arm_cfft_f32+0xea>
 800730e:	310c      	adds	r1, #12
 8007310:	2600      	movs	r6, #0
 8007312:	ed51 7a02 	vldr	s15, [r1, #-8]
 8007316:	3601      	adds	r6, #1
 8007318:	eef1 7a67 	vneg.f32	s15, s15
 800731c:	42b5      	cmp	r5, r6
 800731e:	ed41 7a02 	vstr	s15, [r1, #-8]
 8007322:	f101 0108 	add.w	r1, r1, #8
 8007326:	d1f4      	bne.n	8007312 <arm_cfft_f32+0xd2>
 8007328:	e793      	b.n	8007252 <arm_cfft_f32+0x12>
 800732a:	2b00      	cmp	r3, #0
 800732c:	d0a4      	beq.n	8007278 <arm_cfft_f32+0x38>
 800732e:	e7b5      	b.n	800729c <arm_cfft_f32+0x5c>

08007330 <arm_bitreversal_32>:
 8007330:	b1e9      	cbz	r1, 800736e <arm_bitreversal_32+0x3e>
 8007332:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007334:	2500      	movs	r5, #0
 8007336:	f102 0e02 	add.w	lr, r2, #2
 800733a:	f83e 4015 	ldrh.w	r4, [lr, r5, lsl #1]
 800733e:	f832 3015 	ldrh.w	r3, [r2, r5, lsl #1]
 8007342:	08a4      	lsrs	r4, r4, #2
 8007344:	089b      	lsrs	r3, r3, #2
 8007346:	f850 6024 	ldr.w	r6, [r0, r4, lsl #2]
 800734a:	f850 c023 	ldr.w	ip, [r0, r3, lsl #2]
 800734e:	f840 6023 	str.w	r6, [r0, r3, lsl #2]
 8007352:	00a6      	lsls	r6, r4, #2
 8007354:	009b      	lsls	r3, r3, #2
 8007356:	f840 c024 	str.w	ip, [r0, r4, lsl #2]
 800735a:	3304      	adds	r3, #4
 800735c:	1d34      	adds	r4, r6, #4
 800735e:	3502      	adds	r5, #2
 8007360:	58c6      	ldr	r6, [r0, r3]
 8007362:	5907      	ldr	r7, [r0, r4]
 8007364:	50c7      	str	r7, [r0, r3]
 8007366:	428d      	cmp	r5, r1
 8007368:	5106      	str	r6, [r0, r4]
 800736a:	d3e6      	bcc.n	800733a <arm_bitreversal_32+0xa>
 800736c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800736e:	4770      	bx	lr

08007370 <arm_cmplx_mag_f32>:
 8007370:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007374:	ed2d 8b02 	vpush	{d8}
 8007378:	0897      	lsrs	r7, r2, #2
 800737a:	b084      	sub	sp, #16
 800737c:	d077      	beq.n	800746e <arm_cmplx_mag_f32+0xfe>
 800737e:	f04f 0800 	mov.w	r8, #0
 8007382:	f100 0420 	add.w	r4, r0, #32
 8007386:	f101 0510 	add.w	r5, r1, #16
 800738a:	463e      	mov	r6, r7
 800738c:	ed14 0a08 	vldr	s0, [r4, #-32]	@ 0xffffffe0
 8007390:	ed54 7a07 	vldr	s15, [r4, #-28]	@ 0xffffffe4
 8007394:	ee20 0a00 	vmul.f32	s0, s0, s0
 8007398:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800739c:	ee30 0a27 	vadd.f32	s0, s0, s15
 80073a0:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80073a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80073a8:	f2c0 80c5 	blt.w	8007536 <arm_cmplx_mag_f32+0x1c6>
 80073ac:	eeb5 0a40 	vcmp.f32	s0, #0.0
 80073b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80073b4:	eeb1 8ac0 	vsqrt.f32	s16, s0
 80073b8:	f100 80cb 	bmi.w	8007552 <arm_cmplx_mag_f32+0x1e2>
 80073bc:	ed05 8a04 	vstr	s16, [r5, #-16]
 80073c0:	ed14 0a06 	vldr	s0, [r4, #-24]	@ 0xffffffe8
 80073c4:	ed54 7a05 	vldr	s15, [r4, #-20]	@ 0xffffffec
 80073c8:	ee20 0a00 	vmul.f32	s0, s0, s0
 80073cc:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80073d0:	ee30 0a27 	vadd.f32	s0, s0, s15
 80073d4:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80073d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80073dc:	f2c0 80a8 	blt.w	8007530 <arm_cmplx_mag_f32+0x1c0>
 80073e0:	eeb5 0a40 	vcmp.f32	s0, #0.0
 80073e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80073e8:	eeb1 8ac0 	vsqrt.f32	s16, s0
 80073ec:	f100 80a8 	bmi.w	8007540 <arm_cmplx_mag_f32+0x1d0>
 80073f0:	ed05 8a03 	vstr	s16, [r5, #-12]
 80073f4:	ed14 0a04 	vldr	s0, [r4, #-16]
 80073f8:	ed54 7a03 	vldr	s15, [r4, #-12]
 80073fc:	ee20 0a00 	vmul.f32	s0, s0, s0
 8007400:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8007404:	ee30 0a27 	vadd.f32	s0, s0, s15
 8007408:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800740c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007410:	f2c0 808b 	blt.w	800752a <arm_cmplx_mag_f32+0x1ba>
 8007414:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8007418:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800741c:	eeb1 8ac0 	vsqrt.f32	s16, s0
 8007420:	f100 80a9 	bmi.w	8007576 <arm_cmplx_mag_f32+0x206>
 8007424:	ed05 8a02 	vstr	s16, [r5, #-8]
 8007428:	ed14 0a02 	vldr	s0, [r4, #-8]
 800742c:	ed54 7a01 	vldr	s15, [r4, #-4]
 8007430:	ee20 0a00 	vmul.f32	s0, s0, s0
 8007434:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8007438:	ee30 0a27 	vadd.f32	s0, s0, s15
 800743c:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8007440:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007444:	db6e      	blt.n	8007524 <arm_cmplx_mag_f32+0x1b4>
 8007446:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800744a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800744e:	eeb1 8ac0 	vsqrt.f32	s16, s0
 8007452:	f100 8087 	bmi.w	8007564 <arm_cmplx_mag_f32+0x1f4>
 8007456:	ed05 8a01 	vstr	s16, [r5, #-4]
 800745a:	3e01      	subs	r6, #1
 800745c:	f104 0420 	add.w	r4, r4, #32
 8007460:	f105 0510 	add.w	r5, r5, #16
 8007464:	d192      	bne.n	800738c <arm_cmplx_mag_f32+0x1c>
 8007466:	eb00 1047 	add.w	r0, r0, r7, lsl #5
 800746a:	eb01 1107 	add.w	r1, r1, r7, lsl #4
 800746e:	f012 0203 	ands.w	r2, r2, #3
 8007472:	d052      	beq.n	800751a <arm_cmplx_mag_f32+0x1aa>
 8007474:	ed90 0a00 	vldr	s0, [r0]
 8007478:	edd0 7a01 	vldr	s15, [r0, #4]
 800747c:	ee20 0a00 	vmul.f32	s0, s0, s0
 8007480:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8007484:	2300      	movs	r3, #0
 8007486:	ee37 0a80 	vadd.f32	s0, s15, s0
 800748a:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800748e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007492:	bfb8      	it	lt
 8007494:	600b      	strlt	r3, [r1, #0]
 8007496:	db08      	blt.n	80074aa <arm_cmplx_mag_f32+0x13a>
 8007498:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800749c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80074a0:	eeb1 8ac0 	vsqrt.f32	s16, s0
 80074a4:	d479      	bmi.n	800759a <arm_cmplx_mag_f32+0x22a>
 80074a6:	ed81 8a00 	vstr	s16, [r1]
 80074aa:	3a01      	subs	r2, #1
 80074ac:	d035      	beq.n	800751a <arm_cmplx_mag_f32+0x1aa>
 80074ae:	ed90 0a02 	vldr	s0, [r0, #8]
 80074b2:	edd0 7a03 	vldr	s15, [r0, #12]
 80074b6:	ee20 0a00 	vmul.f32	s0, s0, s0
 80074ba:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80074be:	2300      	movs	r3, #0
 80074c0:	ee37 0a80 	vadd.f32	s0, s15, s0
 80074c4:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80074c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80074cc:	bfb8      	it	lt
 80074ce:	604b      	strlt	r3, [r1, #4]
 80074d0:	db08      	blt.n	80074e4 <arm_cmplx_mag_f32+0x174>
 80074d2:	eeb5 0a40 	vcmp.f32	s0, #0.0
 80074d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80074da:	eeb1 8ac0 	vsqrt.f32	s16, s0
 80074de:	d453      	bmi.n	8007588 <arm_cmplx_mag_f32+0x218>
 80074e0:	ed81 8a01 	vstr	s16, [r1, #4]
 80074e4:	2a01      	cmp	r2, #1
 80074e6:	d018      	beq.n	800751a <arm_cmplx_mag_f32+0x1aa>
 80074e8:	ed90 0a04 	vldr	s0, [r0, #16]
 80074ec:	edd0 7a05 	vldr	s15, [r0, #20]
 80074f0:	ee20 0a00 	vmul.f32	s0, s0, s0
 80074f4:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80074f8:	2300      	movs	r3, #0
 80074fa:	ee30 0a27 	vadd.f32	s0, s0, s15
 80074fe:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8007502:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007506:	db19      	blt.n	800753c <arm_cmplx_mag_f32+0x1cc>
 8007508:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800750c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007510:	eeb1 8ac0 	vsqrt.f32	s16, s0
 8007514:	d44a      	bmi.n	80075ac <arm_cmplx_mag_f32+0x23c>
 8007516:	ed81 8a02 	vstr	s16, [r1, #8]
 800751a:	b004      	add	sp, #16
 800751c:	ecbd 8b02 	vpop	{d8}
 8007520:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007524:	f845 8c04 	str.w	r8, [r5, #-4]
 8007528:	e797      	b.n	800745a <arm_cmplx_mag_f32+0xea>
 800752a:	f845 8c08 	str.w	r8, [r5, #-8]
 800752e:	e77b      	b.n	8007428 <arm_cmplx_mag_f32+0xb8>
 8007530:	f845 8c0c 	str.w	r8, [r5, #-12]
 8007534:	e75e      	b.n	80073f4 <arm_cmplx_mag_f32+0x84>
 8007536:	f845 8c10 	str.w	r8, [r5, #-16]
 800753a:	e741      	b.n	80073c0 <arm_cmplx_mag_f32+0x50>
 800753c:	608b      	str	r3, [r1, #8]
 800753e:	e7ec      	b.n	800751a <arm_cmplx_mag_f32+0x1aa>
 8007540:	e9cd 1202 	strd	r1, r2, [sp, #8]
 8007544:	9001      	str	r0, [sp, #4]
 8007546:	f001 fb31 	bl	8008bac <sqrtf>
 800754a:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 800754e:	9801      	ldr	r0, [sp, #4]
 8007550:	e74e      	b.n	80073f0 <arm_cmplx_mag_f32+0x80>
 8007552:	e9cd 1202 	strd	r1, r2, [sp, #8]
 8007556:	9001      	str	r0, [sp, #4]
 8007558:	f001 fb28 	bl	8008bac <sqrtf>
 800755c:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 8007560:	9801      	ldr	r0, [sp, #4]
 8007562:	e72b      	b.n	80073bc <arm_cmplx_mag_f32+0x4c>
 8007564:	e9cd 1202 	strd	r1, r2, [sp, #8]
 8007568:	9001      	str	r0, [sp, #4]
 800756a:	f001 fb1f 	bl	8008bac <sqrtf>
 800756e:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 8007572:	9801      	ldr	r0, [sp, #4]
 8007574:	e76f      	b.n	8007456 <arm_cmplx_mag_f32+0xe6>
 8007576:	e9cd 1202 	strd	r1, r2, [sp, #8]
 800757a:	9001      	str	r0, [sp, #4]
 800757c:	f001 fb16 	bl	8008bac <sqrtf>
 8007580:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 8007584:	9801      	ldr	r0, [sp, #4]
 8007586:	e74d      	b.n	8007424 <arm_cmplx_mag_f32+0xb4>
 8007588:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800758c:	9201      	str	r2, [sp, #4]
 800758e:	f001 fb0d 	bl	8008bac <sqrtf>
 8007592:	e9dd 2001 	ldrd	r2, r0, [sp, #4]
 8007596:	9903      	ldr	r1, [sp, #12]
 8007598:	e7a2      	b.n	80074e0 <arm_cmplx_mag_f32+0x170>
 800759a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800759e:	9201      	str	r2, [sp, #4]
 80075a0:	f001 fb04 	bl	8008bac <sqrtf>
 80075a4:	e9dd 2001 	ldrd	r2, r0, [sp, #4]
 80075a8:	9903      	ldr	r1, [sp, #12]
 80075aa:	e77c      	b.n	80074a6 <arm_cmplx_mag_f32+0x136>
 80075ac:	9101      	str	r1, [sp, #4]
 80075ae:	f001 fafd 	bl	8008bac <sqrtf>
 80075b2:	9901      	ldr	r1, [sp, #4]
 80075b4:	e7af      	b.n	8007516 <arm_cmplx_mag_f32+0x1a6>
 80075b6:	bf00      	nop

080075b8 <arm_cfft_init_f32>:
 80075b8:	4603      	mov	r3, r0
 80075ba:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 80075be:	f04f 0000 	mov.w	r0, #0
 80075c2:	b410      	push	{r4}
 80075c4:	8019      	strh	r1, [r3, #0]
 80075c6:	6058      	str	r0, [r3, #4]
 80075c8:	d033      	beq.n	8007632 <arm_cfft_init_f32+0x7a>
 80075ca:	d918      	bls.n	80075fe <arm_cfft_init_f32+0x46>
 80075cc:	f5b1 6f00 	cmp.w	r1, #2048	@ 0x800
 80075d0:	d027      	beq.n	8007622 <arm_cfft_init_f32+0x6a>
 80075d2:	d90c      	bls.n	80075ee <arm_cfft_init_f32+0x36>
 80075d4:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
 80075d8:	d11e      	bne.n	8007618 <arm_cfft_init_f32+0x60>
 80075da:	4a17      	ldr	r2, [pc, #92]	@ (8007638 <arm_cfft_init_f32+0x80>)
 80075dc:	8994      	ldrh	r4, [r2, #12]
 80075de:	819c      	strh	r4, [r3, #12]
 80075e0:	e9d2 2101 	ldrd	r2, r1, [r2, #4]
 80075e4:	e9c3 2101 	strd	r2, r1, [r3, #4]
 80075e8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80075ec:	4770      	bx	lr
 80075ee:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 80075f2:	d018      	beq.n	8007626 <arm_cfft_init_f32+0x6e>
 80075f4:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80075f8:	d10e      	bne.n	8007618 <arm_cfft_init_f32+0x60>
 80075fa:	4a10      	ldr	r2, [pc, #64]	@ (800763c <arm_cfft_init_f32+0x84>)
 80075fc:	e7ee      	b.n	80075dc <arm_cfft_init_f32+0x24>
 80075fe:	2940      	cmp	r1, #64	@ 0x40
 8007600:	d013      	beq.n	800762a <arm_cfft_init_f32+0x72>
 8007602:	d903      	bls.n	800760c <arm_cfft_init_f32+0x54>
 8007604:	2980      	cmp	r1, #128	@ 0x80
 8007606:	d107      	bne.n	8007618 <arm_cfft_init_f32+0x60>
 8007608:	4a0d      	ldr	r2, [pc, #52]	@ (8007640 <arm_cfft_init_f32+0x88>)
 800760a:	e7e7      	b.n	80075dc <arm_cfft_init_f32+0x24>
 800760c:	2910      	cmp	r1, #16
 800760e:	d00e      	beq.n	800762e <arm_cfft_init_f32+0x76>
 8007610:	2920      	cmp	r1, #32
 8007612:	d101      	bne.n	8007618 <arm_cfft_init_f32+0x60>
 8007614:	4a0b      	ldr	r2, [pc, #44]	@ (8007644 <arm_cfft_init_f32+0x8c>)
 8007616:	e7e1      	b.n	80075dc <arm_cfft_init_f32+0x24>
 8007618:	f04f 30ff 	mov.w	r0, #4294967295
 800761c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007620:	4770      	bx	lr
 8007622:	4a09      	ldr	r2, [pc, #36]	@ (8007648 <arm_cfft_init_f32+0x90>)
 8007624:	e7da      	b.n	80075dc <arm_cfft_init_f32+0x24>
 8007626:	4a09      	ldr	r2, [pc, #36]	@ (800764c <arm_cfft_init_f32+0x94>)
 8007628:	e7d8      	b.n	80075dc <arm_cfft_init_f32+0x24>
 800762a:	4a09      	ldr	r2, [pc, #36]	@ (8007650 <arm_cfft_init_f32+0x98>)
 800762c:	e7d6      	b.n	80075dc <arm_cfft_init_f32+0x24>
 800762e:	4a09      	ldr	r2, [pc, #36]	@ (8007654 <arm_cfft_init_f32+0x9c>)
 8007630:	e7d4      	b.n	80075dc <arm_cfft_init_f32+0x24>
 8007632:	4a09      	ldr	r2, [pc, #36]	@ (8007658 <arm_cfft_init_f32+0xa0>)
 8007634:	e7d2      	b.n	80075dc <arm_cfft_init_f32+0x24>
 8007636:	bf00      	nop
 8007638:	08026060 	.word	0x08026060
 800763c:	08026000 	.word	0x08026000
 8007640:	08026010 	.word	0x08026010
 8007644:	08026050 	.word	0x08026050
 8007648:	08026030 	.word	0x08026030
 800764c:	08026070 	.word	0x08026070
 8007650:	08026080 	.word	0x08026080
 8007654:	08026020 	.word	0x08026020
 8007658:	08026040 	.word	0x08026040

0800765c <arm_radix8_butterfly_f32>:
 800765c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007660:	ed2d 8b10 	vpush	{d8-d15}
 8007664:	b093      	sub	sp, #76	@ 0x4c
 8007666:	e9cd 320e 	strd	r3, r2, [sp, #56]	@ 0x38
 800766a:	4603      	mov	r3, r0
 800766c:	3304      	adds	r3, #4
 800766e:	ed9f bac0 	vldr	s22, [pc, #768]	@ 8007970 <arm_radix8_butterfly_f32+0x314>
 8007672:	9010      	str	r0, [sp, #64]	@ 0x40
 8007674:	468b      	mov	fp, r1
 8007676:	9311      	str	r3, [sp, #68]	@ 0x44
 8007678:	4689      	mov	r9, r1
 800767a:	9c10      	ldr	r4, [sp, #64]	@ 0x40
 800767c:	ea4f 05db 	mov.w	r5, fp, lsr #3
 8007680:	eb04 1245 	add.w	r2, r4, r5, lsl #5
 8007684:	eb02 1105 	add.w	r1, r2, r5, lsl #4
 8007688:	eba5 0385 	sub.w	r3, r5, r5, lsl #2
 800768c:	ea4f 08c5 	mov.w	r8, r5, lsl #3
 8007690:	ea4f 1e05 	mov.w	lr, r5, lsl #4
 8007694:	eb05 0a85 	add.w	sl, r5, r5, lsl #2
 8007698:	9100      	str	r1, [sp, #0]
 800769a:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
 800769e:	f108 0004 	add.w	r0, r8, #4
 80076a2:	f10e 0104 	add.w	r1, lr, #4
 80076a6:	462e      	mov	r6, r5
 80076a8:	4420      	add	r0, r4
 80076aa:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80076ae:	4421      	add	r1, r4
 80076b0:	ea4f 04ca 	mov.w	r4, sl, lsl #3
 80076b4:	960d      	str	r6, [sp, #52]	@ 0x34
 80076b6:	9402      	str	r4, [sp, #8]
 80076b8:	012c      	lsls	r4, r5, #4
 80076ba:	ebc6 0cc6 	rsb	ip, r6, r6, lsl #3
 80076be:	9403      	str	r4, [sp, #12]
 80076c0:	00ec      	lsls	r4, r5, #3
 80076c2:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 80076c4:	9404      	str	r4, [sp, #16]
 80076c6:	ea4f 04cc 	mov.w	r4, ip, lsl #3
 80076ca:	9405      	str	r4, [sp, #20]
 80076cc:	016c      	lsls	r4, r5, #5
 80076ce:	9401      	str	r4, [sp, #4]
 80076d0:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 80076d2:	9c00      	ldr	r4, [sp, #0]
 80076d4:	eb03 1746 	add.w	r7, r3, r6, lsl #5
 80076d8:	ea4f 0acb 	mov.w	sl, fp, lsl #3
 80076dc:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 80076e0:	f04f 0c00 	mov.w	ip, #0
 80076e4:	edd6 6a00 	vldr	s13, [r6]
 80076e8:	edd7 1a00 	vldr	s3, [r7]
 80076ec:	ed15 aa01 	vldr	s20, [r5, #-4]
 80076f0:	edd2 5a00 	vldr	s11, [r2]
 80076f4:	ed51 9a01 	vldr	s19, [r1, #-4]
 80076f8:	ed94 6a00 	vldr	s12, [r4]
 80076fc:	ed50 7a01 	vldr	s15, [r0, #-4]
 8007700:	ed93 3a00 	vldr	s6, [r3]
 8007704:	ee39 0a86 	vadd.f32	s0, s19, s12
 8007708:	ee33 2a21 	vadd.f32	s4, s6, s3
 800770c:	ee37 5aa6 	vadd.f32	s10, s15, s13
 8007710:	ee7a 4a25 	vadd.f32	s9, s20, s11
 8007714:	ee35 7a02 	vadd.f32	s14, s10, s4
 8007718:	ee34 4a80 	vadd.f32	s8, s9, s0
 800771c:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8007720:	ee74 6a07 	vadd.f32	s13, s8, s14
 8007724:	ee34 4a47 	vsub.f32	s8, s8, s14
 8007728:	ed45 6a01 	vstr	s13, [r5, #-4]
 800772c:	ed82 4a00 	vstr	s8, [r2]
 8007730:	edd0 6a00 	vldr	s13, [r0]
 8007734:	ed96 9a01 	vldr	s18, [r6, #4]
 8007738:	edd3 2a01 	vldr	s5, [r3, #4]
 800773c:	edd7 8a01 	vldr	s17, [r7, #4]
 8007740:	edd5 0a00 	vldr	s1, [r5]
 8007744:	edd2 3a01 	vldr	s7, [r2, #4]
 8007748:	ed94 8a01 	vldr	s16, [r4, #4]
 800774c:	ed91 7a00 	vldr	s14, [r1]
 8007750:	ee33 3a61 	vsub.f32	s6, s6, s3
 8007754:	ee36 4ac9 	vsub.f32	s8, s13, s18
 8007758:	ee72 aae8 	vsub.f32	s21, s5, s17
 800775c:	ee77 1ac3 	vsub.f32	s3, s15, s6
 8007760:	ee34 1a2a 	vadd.f32	s2, s8, s21
 8007764:	ee77 7a83 	vadd.f32	s15, s15, s6
 8007768:	ee34 4a6a 	vsub.f32	s8, s8, s21
 800776c:	ee30 3aa3 	vadd.f32	s6, s1, s7
 8007770:	ee39 6ac6 	vsub.f32	s12, s19, s12
 8007774:	ee70 3ae3 	vsub.f32	s7, s1, s7
 8007778:	ee72 2aa8 	vadd.f32	s5, s5, s17
 800777c:	ee77 0a08 	vadd.f32	s1, s14, s16
 8007780:	ee21 1a0b 	vmul.f32	s2, s2, s22
 8007784:	ee37 7a48 	vsub.f32	s14, s14, s16
 8007788:	ee61 1a8b 	vmul.f32	s3, s3, s22
 800778c:	ee7a 5a65 	vsub.f32	s11, s20, s11
 8007790:	ee76 6a89 	vadd.f32	s13, s13, s18
 8007794:	ee24 4a0b 	vmul.f32	s8, s8, s22
 8007798:	ee67 7a8b 	vmul.f32	s15, s15, s22
 800779c:	ee74 4ac0 	vsub.f32	s9, s9, s0
 80077a0:	ee35 5a42 	vsub.f32	s10, s10, s4
 80077a4:	ee36 0aa2 	vadd.f32	s0, s13, s5
 80077a8:	ee33 2a20 	vadd.f32	s4, s6, s1
 80077ac:	ee76 6ae2 	vsub.f32	s13, s13, s5
 80077b0:	ee33 3a60 	vsub.f32	s6, s6, s1
 80077b4:	ee75 2aa1 	vadd.f32	s5, s11, s3
 80077b8:	ee77 0a01 	vadd.f32	s1, s14, s2
 80077bc:	ee75 5ae1 	vsub.f32	s11, s11, s3
 80077c0:	ee37 7a41 	vsub.f32	s14, s14, s2
 80077c4:	ee73 1a84 	vadd.f32	s3, s7, s8
 80077c8:	ee33 4ac4 	vsub.f32	s8, s7, s8
 80077cc:	ee76 3a27 	vadd.f32	s7, s12, s15
 80077d0:	ee76 7a67 	vsub.f32	s15, s12, s15
 80077d4:	ee32 8a00 	vadd.f32	s16, s4, s0
 80077d8:	ee33 1a45 	vsub.f32	s2, s6, s10
 80077dc:	ee32 2a40 	vsub.f32	s4, s4, s0
 80077e0:	ee35 5a03 	vadd.f32	s10, s10, s6
 80077e4:	ee34 0aa6 	vadd.f32	s0, s9, s13
 80077e8:	ee32 3aa0 	vadd.f32	s6, s5, s1
 80077ec:	ee74 6ae6 	vsub.f32	s13, s9, s13
 80077f0:	ee34 6a67 	vsub.f32	s12, s8, s15
 80077f4:	ee75 4a87 	vadd.f32	s9, s11, s14
 80077f8:	ee72 2ae0 	vsub.f32	s5, s5, s1
 80077fc:	ee35 7ac7 	vsub.f32	s14, s11, s14
 8007800:	ee77 7a84 	vadd.f32	s15, s15, s8
 8007804:	ee71 5ae3 	vsub.f32	s11, s3, s7
 8007808:	44dc      	add	ip, fp
 800780a:	ee73 3aa1 	vadd.f32	s7, s7, s3
 800780e:	45e1      	cmp	r9, ip
 8007810:	ed85 8a00 	vstr	s16, [r5]
 8007814:	ed82 2a01 	vstr	s4, [r2, #4]
 8007818:	4455      	add	r5, sl
 800781a:	ed01 0a01 	vstr	s0, [r1, #-4]
 800781e:	4452      	add	r2, sl
 8007820:	edc4 6a00 	vstr	s13, [r4]
 8007824:	ed81 1a00 	vstr	s2, [r1]
 8007828:	ed84 5a01 	vstr	s10, [r4, #4]
 800782c:	4451      	add	r1, sl
 800782e:	ed00 3a01 	vstr	s6, [r0, #-4]
 8007832:	4454      	add	r4, sl
 8007834:	edc7 2a00 	vstr	s5, [r7]
 8007838:	edc6 4a00 	vstr	s9, [r6]
 800783c:	ed83 7a00 	vstr	s14, [r3]
 8007840:	edc0 5a00 	vstr	s11, [r0]
 8007844:	edc7 3a01 	vstr	s7, [r7, #4]
 8007848:	4450      	add	r0, sl
 800784a:	ed86 6a01 	vstr	s12, [r6, #4]
 800784e:	4457      	add	r7, sl
 8007850:	edc3 7a01 	vstr	s15, [r3, #4]
 8007854:	4456      	add	r6, sl
 8007856:	4453      	add	r3, sl
 8007858:	f63f af44 	bhi.w	80076e4 <arm_radix8_butterfly_f32+0x88>
 800785c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800785e:	2b07      	cmp	r3, #7
 8007860:	f240 81c3 	bls.w	8007bea <arm_radix8_butterfly_f32+0x58e>
 8007864:	9805      	ldr	r0, [sp, #20]
 8007866:	9a01      	ldr	r2, [sp, #4]
 8007868:	9b03      	ldr	r3, [sp, #12]
 800786a:	9d04      	ldr	r5, [sp, #16]
 800786c:	9902      	ldr	r1, [sp, #8]
 800786e:	f100 0c08 	add.w	ip, r0, #8
 8007872:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8007874:	3208      	adds	r2, #8
 8007876:	1882      	adds	r2, r0, r2
 8007878:	3308      	adds	r3, #8
 800787a:	920a      	str	r2, [sp, #40]	@ 0x28
 800787c:	4602      	mov	r2, r0
 800787e:	18d3      	adds	r3, r2, r3
 8007880:	3108      	adds	r1, #8
 8007882:	3508      	adds	r5, #8
 8007884:	1851      	adds	r1, r2, r1
 8007886:	9307      	str	r3, [sp, #28]
 8007888:	4613      	mov	r3, r2
 800788a:	442a      	add	r2, r5
 800788c:	9206      	str	r2, [sp, #24]
 800788e:	461a      	mov	r2, r3
 8007890:	4462      	add	r2, ip
 8007892:	f10e 0e0c 	add.w	lr, lr, #12
 8007896:	9205      	str	r2, [sp, #20]
 8007898:	461a      	mov	r2, r3
 800789a:	4472      	add	r2, lr
 800789c:	f108 0808 	add.w	r8, r8, #8
 80078a0:	330c      	adds	r3, #12
 80078a2:	4440      	add	r0, r8
 80078a4:	f04f 0e00 	mov.w	lr, #0
 80078a8:	9203      	str	r2, [sp, #12]
 80078aa:	9304      	str	r3, [sp, #16]
 80078ac:	465a      	mov	r2, fp
 80078ae:	464b      	mov	r3, r9
 80078b0:	46f3      	mov	fp, lr
 80078b2:	46d1      	mov	r9, sl
 80078b4:	9009      	str	r0, [sp, #36]	@ 0x24
 80078b6:	9108      	str	r1, [sp, #32]
 80078b8:	f04f 0801 	mov.w	r8, #1
 80078bc:	469a      	mov	sl, r3
 80078be:	4696      	mov	lr, r2
 80078c0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80078c2:	449b      	add	fp, r3
 80078c4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80078c6:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80078ca:	eb03 02cb 	add.w	r2, r3, fp, lsl #3
 80078ce:	eb02 00cb 	add.w	r0, r2, fp, lsl #3
 80078d2:	eb00 04cb 	add.w	r4, r0, fp, lsl #3
 80078d6:	eb04 05cb 	add.w	r5, r4, fp, lsl #3
 80078da:	eb05 06cb 	add.w	r6, r5, fp, lsl #3
 80078de:	930c      	str	r3, [sp, #48]	@ 0x30
 80078e0:	eb06 07cb 	add.w	r7, r6, fp, lsl #3
 80078e4:	ebab 038b 	sub.w	r3, fp, fp, lsl #2
 80078e8:	920b      	str	r2, [sp, #44]	@ 0x2c
 80078ea:	eb07 1203 	add.w	r2, r7, r3, lsl #4
 80078ee:	eb02 0ccb 	add.w	ip, r2, fp, lsl #3
 80078f2:	eb0c 03cb 	add.w	r3, ip, fp, lsl #3
 80078f6:	9202      	str	r2, [sp, #8]
 80078f8:	eb03 02cb 	add.w	r2, r3, fp, lsl #3
 80078fc:	9301      	str	r3, [sp, #4]
 80078fe:	4613      	mov	r3, r2
 8007900:	edd3 da01 	vldr	s27, [r3, #4]
 8007904:	9b01      	ldr	r3, [sp, #4]
 8007906:	edd0 7a00 	vldr	s15, [r0]
 800790a:	ed93 da01 	vldr	s26, [r3, #4]
 800790e:	9b02      	ldr	r3, [sp, #8]
 8007910:	edcd 7a02 	vstr	s15, [sp, #8]
 8007914:	ed93 ca01 	vldr	s24, [r3, #4]
 8007918:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800791a:	eddc ca01 	vldr	s25, [ip, #4]
 800791e:	edd3 7a00 	vldr	s15, [r3]
 8007922:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007924:	edcd 7a01 	vstr	s15, [sp, #4]
 8007928:	eb02 02cb 	add.w	r2, r2, fp, lsl #3
 800792c:	eb02 01cb 	add.w	r1, r2, fp, lsl #3
 8007930:	9200      	str	r2, [sp, #0]
 8007932:	eb01 02cb 	add.w	r2, r1, fp, lsl #3
 8007936:	edd3 7a00 	vldr	s15, [r3]
 800793a:	ed92 fa01 	vldr	s30, [r2, #4]
 800793e:	9a00      	ldr	r2, [sp, #0]
 8007940:	edd1 ea01 	vldr	s29, [r1, #4]
 8007944:	ed92 ea01 	vldr	s28, [r2, #4]
 8007948:	edd7 ba00 	vldr	s23, [r7]
 800794c:	edd6 aa00 	vldr	s21, [r6]
 8007950:	ed95 aa00 	vldr	s20, [r5]
 8007954:	edd4 9a00 	vldr	s19, [r4]
 8007958:	edcd 7a00 	vstr	s15, [sp]
 800795c:	e9dd 7603 	ldrd	r7, r6, [sp, #12]
 8007960:	e9dd 5405 	ldrd	r5, r4, [sp, #20]
 8007964:	e9dd 0107 	ldrd	r0, r1, [sp, #28]
 8007968:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	@ 0x24
 800796c:	46c4      	mov	ip, r8
 800796e:	e001      	b.n	8007974 <arm_radix8_butterfly_f32+0x318>
 8007970:	3f3504f3 	.word	0x3f3504f3
 8007974:	ed91 6a00 	vldr	s12, [r1]
 8007978:	ed93 5a00 	vldr	s10, [r3]
 800797c:	edd0 fa00 	vldr	s31, [r0]
 8007980:	edd4 7a00 	vldr	s15, [r4]
 8007984:	ed95 7a00 	vldr	s14, [r5]
 8007988:	ed56 3a01 	vldr	s7, [r6, #-4]
 800798c:	ed17 3a01 	vldr	s6, [r7, #-4]
 8007990:	ed92 2a00 	vldr	s4, [r2]
 8007994:	ed96 0a00 	vldr	s0, [r6]
 8007998:	ee33 8a85 	vadd.f32	s16, s7, s10
 800799c:	ee32 1a06 	vadd.f32	s2, s4, s12
 80079a0:	ee33 4a2f 	vadd.f32	s8, s6, s31
 80079a4:	ee77 4a87 	vadd.f32	s9, s15, s14
 80079a8:	ee78 1a04 	vadd.f32	s3, s16, s8
 80079ac:	ee71 6a24 	vadd.f32	s13, s2, s9
 80079b0:	ee32 2a46 	vsub.f32	s4, s4, s12
 80079b4:	ee31 6aa6 	vadd.f32	s12, s3, s13
 80079b8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80079bc:	ed06 6a01 	vstr	s12, [r6, #-4]
 80079c0:	edd4 8a01 	vldr	s17, [r4, #4]
 80079c4:	ed92 9a01 	vldr	s18, [r2, #4]
 80079c8:	edd7 0a00 	vldr	s1, [r7]
 80079cc:	edd1 2a01 	vldr	s5, [r1, #4]
 80079d0:	ed95 7a01 	vldr	s14, [r5, #4]
 80079d4:	ed93 6a01 	vldr	s12, [r3, #4]
 80079d8:	edd0 5a01 	vldr	s11, [r0, #4]
 80079dc:	ee73 3ac5 	vsub.f32	s7, s7, s10
 80079e0:	ee33 3a6f 	vsub.f32	s6, s6, s31
 80079e4:	ee39 5a62 	vsub.f32	s10, s18, s5
 80079e8:	ee78 fac7 	vsub.f32	s31, s17, s14
 80079ec:	ee38 4a44 	vsub.f32	s8, s16, s8
 80079f0:	ee38 7a87 	vadd.f32	s14, s17, s14
 80079f4:	ee30 8aa5 	vadd.f32	s16, s1, s11
 80079f8:	ee79 2a22 	vadd.f32	s5, s18, s5
 80079fc:	ee32 9a27 	vadd.f32	s18, s4, s15
 8007a00:	ee72 7a67 	vsub.f32	s15, s4, s15
 8007a04:	ee30 2a06 	vadd.f32	s4, s0, s12
 8007a08:	ee75 8a6f 	vsub.f32	s17, s10, s31
 8007a0c:	ee71 4a64 	vsub.f32	s9, s2, s9
 8007a10:	ee35 5a2f 	vadd.f32	s10, s10, s31
 8007a14:	ee32 1a08 	vadd.f32	s2, s4, s16
 8007a18:	ee72 fa87 	vadd.f32	s31, s5, s14
 8007a1c:	ee32 2a48 	vsub.f32	s4, s4, s16
 8007a20:	ee68 8a8b 	vmul.f32	s17, s17, s22
 8007a24:	ee25 5a0b 	vmul.f32	s10, s10, s22
 8007a28:	ee70 5ae5 	vsub.f32	s11, s1, s11
 8007a2c:	ee72 2ac7 	vsub.f32	s5, s5, s14
 8007a30:	ee71 6ae6 	vsub.f32	s13, s3, s13
 8007a34:	ee29 9a0b 	vmul.f32	s18, s18, s22
 8007a38:	ee71 1a6f 	vsub.f32	s3, s2, s31
 8007a3c:	ee67 7a8b 	vmul.f32	s15, s15, s22
 8007a40:	ee30 6a46 	vsub.f32	s12, s0, s12
 8007a44:	ee74 0a22 	vadd.f32	s1, s8, s5
 8007a48:	ee36 0a28 	vadd.f32	s0, s12, s17
 8007a4c:	ee74 2a62 	vsub.f32	s5, s8, s5
 8007a50:	ee36 6a68 	vsub.f32	s12, s12, s17
 8007a54:	ee32 4a64 	vsub.f32	s8, s4, s9
 8007a58:	ee73 8a09 	vadd.f32	s17, s6, s18
 8007a5c:	ee74 4a82 	vadd.f32	s9, s9, s4
 8007a60:	ee33 9a49 	vsub.f32	s18, s6, s18
 8007a64:	ee2d 2aa1 	vmul.f32	s4, s27, s3
 8007a68:	ee35 3a85 	vadd.f32	s6, s11, s10
 8007a6c:	ee75 5ac5 	vsub.f32	s11, s11, s10
 8007a70:	ee33 5aa7 	vadd.f32	s10, s7, s15
 8007a74:	ee73 7ae7 	vsub.f32	s15, s7, s15
 8007a78:	ee69 3aa6 	vmul.f32	s7, s19, s13
 8007a7c:	ee30 7a68 	vsub.f32	s14, s0, s17
 8007a80:	ee35 8a03 	vadd.f32	s16, s10, s6
 8007a84:	ee38 0a80 	vadd.f32	s0, s17, s0
 8007a88:	ee73 3a82 	vadd.f32	s7, s7, s4
 8007a8c:	ee69 8aa1 	vmul.f32	s17, s19, s3
 8007a90:	ed9d 2a00 	vldr	s4, [sp]
 8007a94:	eddd 1a01 	vldr	s3, [sp, #4]
 8007a98:	ee35 5a43 	vsub.f32	s10, s10, s6
 8007a9c:	ee71 fa2f 	vadd.f32	s31, s2, s31
 8007aa0:	ee37 3aa5 	vadd.f32	s6, s15, s11
 8007aa4:	ee21 1aa0 	vmul.f32	s2, s3, s1
 8007aa8:	ee77 7ae5 	vsub.f32	s15, s15, s11
 8007aac:	ee6d 6aa6 	vmul.f32	s13, s27, s13
 8007ab0:	ee76 5a49 	vsub.f32	s11, s12, s18
 8007ab4:	ee6c 0aa0 	vmul.f32	s1, s25, s1
 8007ab8:	ee39 6a06 	vadd.f32	s12, s18, s12
 8007abc:	ee2c 9a84 	vmul.f32	s18, s25, s8
 8007ac0:	ee21 4a84 	vmul.f32	s8, s3, s8
 8007ac4:	ee6c 1a07 	vmul.f32	s3, s24, s14
 8007ac8:	ee22 7a07 	vmul.f32	s14, s4, s14
 8007acc:	ee22 2a08 	vmul.f32	s4, s4, s16
 8007ad0:	ee2c 8a08 	vmul.f32	s16, s24, s16
 8007ad4:	ee78 6ae6 	vsub.f32	s13, s17, s13
 8007ad8:	ee31 1a09 	vadd.f32	s2, s2, s18
 8007adc:	ee6a 8aa2 	vmul.f32	s17, s21, s5
 8007ae0:	ee2e 9aa4 	vmul.f32	s18, s29, s9
 8007ae4:	ee74 0a60 	vsub.f32	s1, s8, s1
 8007ae8:	ee37 7a48 	vsub.f32	s14, s14, s16
 8007aec:	ee2f 4a00 	vmul.f32	s8, s30, s0
 8007af0:	ee2b 8a85 	vmul.f32	s16, s23, s10
 8007af4:	ee72 1a21 	vadd.f32	s3, s4, s3
 8007af8:	ee6a 4aa4 	vmul.f32	s9, s21, s9
 8007afc:	ee38 2a89 	vadd.f32	s4, s17, s18
 8007b00:	ee2f 5a05 	vmul.f32	s10, s30, s10
 8007b04:	ee38 8a04 	vadd.f32	s16, s16, s8
 8007b08:	ee2e 9a25 	vmul.f32	s18, s28, s11
 8007b0c:	ee2a 4a25 	vmul.f32	s8, s20, s11
 8007b10:	ee6e 2aa2 	vmul.f32	s5, s29, s5
 8007b14:	eddd 5a02 	vldr	s11, [sp, #8]
 8007b18:	edc6 fa00 	vstr	s31, [r6]
 8007b1c:	ee2b 0a80 	vmul.f32	s0, s23, s0
 8007b20:	ee74 2ae2 	vsub.f32	s5, s9, s5
 8007b24:	ee30 0a45 	vsub.f32	s0, s0, s10
 8007b28:	ee6a 4a03 	vmul.f32	s9, s20, s6
 8007b2c:	ee65 8aa7 	vmul.f32	s17, s11, s15
 8007b30:	ee2d 5a06 	vmul.f32	s10, s26, s12
 8007b34:	ee2e 3a03 	vmul.f32	s6, s28, s6
 8007b38:	ee6d 7a27 	vmul.f32	s15, s26, s15
 8007b3c:	ee25 6a86 	vmul.f32	s12, s11, s12
 8007b40:	ee74 4a89 	vadd.f32	s9, s9, s18
 8007b44:	ee34 3a43 	vsub.f32	s6, s8, s6
 8007b48:	ee78 8a85 	vadd.f32	s17, s17, s10
 8007b4c:	ee36 6a67 	vsub.f32	s12, s12, s15
 8007b50:	44f4      	add	ip, lr
 8007b52:	45e2      	cmp	sl, ip
 8007b54:	edc3 3a00 	vstr	s7, [r3]
 8007b58:	edc3 6a01 	vstr	s13, [r3, #4]
 8007b5c:	444e      	add	r6, r9
 8007b5e:	ed07 1a01 	vstr	s2, [r7, #-4]
 8007b62:	edc7 0a00 	vstr	s1, [r7]
 8007b66:	444b      	add	r3, r9
 8007b68:	ed80 2a00 	vstr	s4, [r0]
 8007b6c:	edc0 2a01 	vstr	s5, [r0, #4]
 8007b70:	444f      	add	r7, r9
 8007b72:	edc2 1a00 	vstr	s3, [r2]
 8007b76:	ed82 7a01 	vstr	s14, [r2, #4]
 8007b7a:	4448      	add	r0, r9
 8007b7c:	ed85 8a00 	vstr	s16, [r5]
 8007b80:	ed85 0a01 	vstr	s0, [r5, #4]
 8007b84:	444a      	add	r2, r9
 8007b86:	edc1 4a00 	vstr	s9, [r1]
 8007b8a:	444d      	add	r5, r9
 8007b8c:	ed81 3a01 	vstr	s6, [r1, #4]
 8007b90:	edc4 8a00 	vstr	s17, [r4]
 8007b94:	ed84 6a01 	vstr	s12, [r4, #4]
 8007b98:	4449      	add	r1, r9
 8007b9a:	444c      	add	r4, r9
 8007b9c:	f63f aeea 	bhi.w	8007974 <arm_radix8_butterfly_f32+0x318>
 8007ba0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007ba2:	3308      	adds	r3, #8
 8007ba4:	930a      	str	r3, [sp, #40]	@ 0x28
 8007ba6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ba8:	3308      	adds	r3, #8
 8007baa:	9309      	str	r3, [sp, #36]	@ 0x24
 8007bac:	9b08      	ldr	r3, [sp, #32]
 8007bae:	3308      	adds	r3, #8
 8007bb0:	9308      	str	r3, [sp, #32]
 8007bb2:	9b07      	ldr	r3, [sp, #28]
 8007bb4:	3308      	adds	r3, #8
 8007bb6:	9307      	str	r3, [sp, #28]
 8007bb8:	9b06      	ldr	r3, [sp, #24]
 8007bba:	3308      	adds	r3, #8
 8007bbc:	9306      	str	r3, [sp, #24]
 8007bbe:	9b05      	ldr	r3, [sp, #20]
 8007bc0:	3308      	adds	r3, #8
 8007bc2:	9305      	str	r3, [sp, #20]
 8007bc4:	9b04      	ldr	r3, [sp, #16]
 8007bc6:	3308      	adds	r3, #8
 8007bc8:	9304      	str	r3, [sp, #16]
 8007bca:	9b03      	ldr	r3, [sp, #12]
 8007bcc:	3308      	adds	r3, #8
 8007bce:	9303      	str	r3, [sp, #12]
 8007bd0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007bd2:	f108 0801 	add.w	r8, r8, #1
 8007bd6:	4543      	cmp	r3, r8
 8007bd8:	f47f ae72 	bne.w	80078c0 <arm_radix8_butterfly_f32+0x264>
 8007bdc:	469b      	mov	fp, r3
 8007bde:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007be0:	00db      	lsls	r3, r3, #3
 8007be2:	b29b      	uxth	r3, r3
 8007be4:	46d1      	mov	r9, sl
 8007be6:	930e      	str	r3, [sp, #56]	@ 0x38
 8007be8:	e547      	b.n	800767a <arm_radix8_butterfly_f32+0x1e>
 8007bea:	b013      	add	sp, #76	@ 0x4c
 8007bec:	ecbd 8b10 	vpop	{d8-d15}
 8007bf0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007bf4 <rand>:
 8007bf4:	4b16      	ldr	r3, [pc, #88]	@ (8007c50 <rand+0x5c>)
 8007bf6:	b510      	push	{r4, lr}
 8007bf8:	681c      	ldr	r4, [r3, #0]
 8007bfa:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8007bfc:	b9b3      	cbnz	r3, 8007c2c <rand+0x38>
 8007bfe:	2018      	movs	r0, #24
 8007c00:	f000 fa20 	bl	8008044 <malloc>
 8007c04:	4602      	mov	r2, r0
 8007c06:	6320      	str	r0, [r4, #48]	@ 0x30
 8007c08:	b920      	cbnz	r0, 8007c14 <rand+0x20>
 8007c0a:	4b12      	ldr	r3, [pc, #72]	@ (8007c54 <rand+0x60>)
 8007c0c:	4812      	ldr	r0, [pc, #72]	@ (8007c58 <rand+0x64>)
 8007c0e:	2152      	movs	r1, #82	@ 0x52
 8007c10:	f000 f9b0 	bl	8007f74 <__assert_func>
 8007c14:	4911      	ldr	r1, [pc, #68]	@ (8007c5c <rand+0x68>)
 8007c16:	4b12      	ldr	r3, [pc, #72]	@ (8007c60 <rand+0x6c>)
 8007c18:	e9c0 1300 	strd	r1, r3, [r0]
 8007c1c:	4b11      	ldr	r3, [pc, #68]	@ (8007c64 <rand+0x70>)
 8007c1e:	6083      	str	r3, [r0, #8]
 8007c20:	230b      	movs	r3, #11
 8007c22:	8183      	strh	r3, [r0, #12]
 8007c24:	2100      	movs	r1, #0
 8007c26:	2001      	movs	r0, #1
 8007c28:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8007c2c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8007c2e:	480e      	ldr	r0, [pc, #56]	@ (8007c68 <rand+0x74>)
 8007c30:	690b      	ldr	r3, [r1, #16]
 8007c32:	694c      	ldr	r4, [r1, #20]
 8007c34:	4a0d      	ldr	r2, [pc, #52]	@ (8007c6c <rand+0x78>)
 8007c36:	4358      	muls	r0, r3
 8007c38:	fb02 0004 	mla	r0, r2, r4, r0
 8007c3c:	fba3 3202 	umull	r3, r2, r3, r2
 8007c40:	3301      	adds	r3, #1
 8007c42:	eb40 0002 	adc.w	r0, r0, r2
 8007c46:	e9c1 3004 	strd	r3, r0, [r1, #16]
 8007c4a:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8007c4e:	bd10      	pop	{r4, pc}
 8007c50:	2000001c 	.word	0x2000001c
 8007c54:	08026090 	.word	0x08026090
 8007c58:	080260a7 	.word	0x080260a7
 8007c5c:	abcd330e 	.word	0xabcd330e
 8007c60:	e66d1234 	.word	0xe66d1234
 8007c64:	0005deec 	.word	0x0005deec
 8007c68:	5851f42d 	.word	0x5851f42d
 8007c6c:	4c957f2d 	.word	0x4c957f2d

08007c70 <std>:
 8007c70:	2300      	movs	r3, #0
 8007c72:	b510      	push	{r4, lr}
 8007c74:	4604      	mov	r4, r0
 8007c76:	e9c0 3300 	strd	r3, r3, [r0]
 8007c7a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007c7e:	6083      	str	r3, [r0, #8]
 8007c80:	8181      	strh	r1, [r0, #12]
 8007c82:	6643      	str	r3, [r0, #100]	@ 0x64
 8007c84:	81c2      	strh	r2, [r0, #14]
 8007c86:	6183      	str	r3, [r0, #24]
 8007c88:	4619      	mov	r1, r3
 8007c8a:	2208      	movs	r2, #8
 8007c8c:	305c      	adds	r0, #92	@ 0x5c
 8007c8e:	f000 f8f4 	bl	8007e7a <memset>
 8007c92:	4b0d      	ldr	r3, [pc, #52]	@ (8007cc8 <std+0x58>)
 8007c94:	6263      	str	r3, [r4, #36]	@ 0x24
 8007c96:	4b0d      	ldr	r3, [pc, #52]	@ (8007ccc <std+0x5c>)
 8007c98:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007c9a:	4b0d      	ldr	r3, [pc, #52]	@ (8007cd0 <std+0x60>)
 8007c9c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007c9e:	4b0d      	ldr	r3, [pc, #52]	@ (8007cd4 <std+0x64>)
 8007ca0:	6323      	str	r3, [r4, #48]	@ 0x30
 8007ca2:	4b0d      	ldr	r3, [pc, #52]	@ (8007cd8 <std+0x68>)
 8007ca4:	6224      	str	r4, [r4, #32]
 8007ca6:	429c      	cmp	r4, r3
 8007ca8:	d006      	beq.n	8007cb8 <std+0x48>
 8007caa:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007cae:	4294      	cmp	r4, r2
 8007cb0:	d002      	beq.n	8007cb8 <std+0x48>
 8007cb2:	33d0      	adds	r3, #208	@ 0xd0
 8007cb4:	429c      	cmp	r4, r3
 8007cb6:	d105      	bne.n	8007cc4 <std+0x54>
 8007cb8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007cbc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007cc0:	f000 b954 	b.w	8007f6c <__retarget_lock_init_recursive>
 8007cc4:	bd10      	pop	{r4, pc}
 8007cc6:	bf00      	nop
 8007cc8:	08007df5 	.word	0x08007df5
 8007ccc:	08007e17 	.word	0x08007e17
 8007cd0:	08007e4f 	.word	0x08007e4f
 8007cd4:	08007e73 	.word	0x08007e73
 8007cd8:	20001d08 	.word	0x20001d08

08007cdc <stdio_exit_handler>:
 8007cdc:	4a02      	ldr	r2, [pc, #8]	@ (8007ce8 <stdio_exit_handler+0xc>)
 8007cde:	4903      	ldr	r1, [pc, #12]	@ (8007cec <stdio_exit_handler+0x10>)
 8007ce0:	4803      	ldr	r0, [pc, #12]	@ (8007cf0 <stdio_exit_handler+0x14>)
 8007ce2:	f000 b869 	b.w	8007db8 <_fwalk_sglue>
 8007ce6:	bf00      	nop
 8007ce8:	20000010 	.word	0x20000010
 8007cec:	080082b9 	.word	0x080082b9
 8007cf0:	20000020 	.word	0x20000020

08007cf4 <cleanup_stdio>:
 8007cf4:	6841      	ldr	r1, [r0, #4]
 8007cf6:	4b0c      	ldr	r3, [pc, #48]	@ (8007d28 <cleanup_stdio+0x34>)
 8007cf8:	4299      	cmp	r1, r3
 8007cfa:	b510      	push	{r4, lr}
 8007cfc:	4604      	mov	r4, r0
 8007cfe:	d001      	beq.n	8007d04 <cleanup_stdio+0x10>
 8007d00:	f000 fada 	bl	80082b8 <_fflush_r>
 8007d04:	68a1      	ldr	r1, [r4, #8]
 8007d06:	4b09      	ldr	r3, [pc, #36]	@ (8007d2c <cleanup_stdio+0x38>)
 8007d08:	4299      	cmp	r1, r3
 8007d0a:	d002      	beq.n	8007d12 <cleanup_stdio+0x1e>
 8007d0c:	4620      	mov	r0, r4
 8007d0e:	f000 fad3 	bl	80082b8 <_fflush_r>
 8007d12:	68e1      	ldr	r1, [r4, #12]
 8007d14:	4b06      	ldr	r3, [pc, #24]	@ (8007d30 <cleanup_stdio+0x3c>)
 8007d16:	4299      	cmp	r1, r3
 8007d18:	d004      	beq.n	8007d24 <cleanup_stdio+0x30>
 8007d1a:	4620      	mov	r0, r4
 8007d1c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007d20:	f000 baca 	b.w	80082b8 <_fflush_r>
 8007d24:	bd10      	pop	{r4, pc}
 8007d26:	bf00      	nop
 8007d28:	20001d08 	.word	0x20001d08
 8007d2c:	20001d70 	.word	0x20001d70
 8007d30:	20001dd8 	.word	0x20001dd8

08007d34 <global_stdio_init.part.0>:
 8007d34:	b510      	push	{r4, lr}
 8007d36:	4b0b      	ldr	r3, [pc, #44]	@ (8007d64 <global_stdio_init.part.0+0x30>)
 8007d38:	4c0b      	ldr	r4, [pc, #44]	@ (8007d68 <global_stdio_init.part.0+0x34>)
 8007d3a:	4a0c      	ldr	r2, [pc, #48]	@ (8007d6c <global_stdio_init.part.0+0x38>)
 8007d3c:	601a      	str	r2, [r3, #0]
 8007d3e:	4620      	mov	r0, r4
 8007d40:	2200      	movs	r2, #0
 8007d42:	2104      	movs	r1, #4
 8007d44:	f7ff ff94 	bl	8007c70 <std>
 8007d48:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007d4c:	2201      	movs	r2, #1
 8007d4e:	2109      	movs	r1, #9
 8007d50:	f7ff ff8e 	bl	8007c70 <std>
 8007d54:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007d58:	2202      	movs	r2, #2
 8007d5a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007d5e:	2112      	movs	r1, #18
 8007d60:	f7ff bf86 	b.w	8007c70 <std>
 8007d64:	20001e40 	.word	0x20001e40
 8007d68:	20001d08 	.word	0x20001d08
 8007d6c:	08007cdd 	.word	0x08007cdd

08007d70 <__sfp_lock_acquire>:
 8007d70:	4801      	ldr	r0, [pc, #4]	@ (8007d78 <__sfp_lock_acquire+0x8>)
 8007d72:	f000 b8fc 	b.w	8007f6e <__retarget_lock_acquire_recursive>
 8007d76:	bf00      	nop
 8007d78:	20001e49 	.word	0x20001e49

08007d7c <__sfp_lock_release>:
 8007d7c:	4801      	ldr	r0, [pc, #4]	@ (8007d84 <__sfp_lock_release+0x8>)
 8007d7e:	f000 b8f7 	b.w	8007f70 <__retarget_lock_release_recursive>
 8007d82:	bf00      	nop
 8007d84:	20001e49 	.word	0x20001e49

08007d88 <__sinit>:
 8007d88:	b510      	push	{r4, lr}
 8007d8a:	4604      	mov	r4, r0
 8007d8c:	f7ff fff0 	bl	8007d70 <__sfp_lock_acquire>
 8007d90:	6a23      	ldr	r3, [r4, #32]
 8007d92:	b11b      	cbz	r3, 8007d9c <__sinit+0x14>
 8007d94:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007d98:	f7ff bff0 	b.w	8007d7c <__sfp_lock_release>
 8007d9c:	4b04      	ldr	r3, [pc, #16]	@ (8007db0 <__sinit+0x28>)
 8007d9e:	6223      	str	r3, [r4, #32]
 8007da0:	4b04      	ldr	r3, [pc, #16]	@ (8007db4 <__sinit+0x2c>)
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	d1f5      	bne.n	8007d94 <__sinit+0xc>
 8007da8:	f7ff ffc4 	bl	8007d34 <global_stdio_init.part.0>
 8007dac:	e7f2      	b.n	8007d94 <__sinit+0xc>
 8007dae:	bf00      	nop
 8007db0:	08007cf5 	.word	0x08007cf5
 8007db4:	20001e40 	.word	0x20001e40

08007db8 <_fwalk_sglue>:
 8007db8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007dbc:	4607      	mov	r7, r0
 8007dbe:	4688      	mov	r8, r1
 8007dc0:	4614      	mov	r4, r2
 8007dc2:	2600      	movs	r6, #0
 8007dc4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007dc8:	f1b9 0901 	subs.w	r9, r9, #1
 8007dcc:	d505      	bpl.n	8007dda <_fwalk_sglue+0x22>
 8007dce:	6824      	ldr	r4, [r4, #0]
 8007dd0:	2c00      	cmp	r4, #0
 8007dd2:	d1f7      	bne.n	8007dc4 <_fwalk_sglue+0xc>
 8007dd4:	4630      	mov	r0, r6
 8007dd6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007dda:	89ab      	ldrh	r3, [r5, #12]
 8007ddc:	2b01      	cmp	r3, #1
 8007dde:	d907      	bls.n	8007df0 <_fwalk_sglue+0x38>
 8007de0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007de4:	3301      	adds	r3, #1
 8007de6:	d003      	beq.n	8007df0 <_fwalk_sglue+0x38>
 8007de8:	4629      	mov	r1, r5
 8007dea:	4638      	mov	r0, r7
 8007dec:	47c0      	blx	r8
 8007dee:	4306      	orrs	r6, r0
 8007df0:	3568      	adds	r5, #104	@ 0x68
 8007df2:	e7e9      	b.n	8007dc8 <_fwalk_sglue+0x10>

08007df4 <__sread>:
 8007df4:	b510      	push	{r4, lr}
 8007df6:	460c      	mov	r4, r1
 8007df8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007dfc:	f000 f868 	bl	8007ed0 <_read_r>
 8007e00:	2800      	cmp	r0, #0
 8007e02:	bfab      	itete	ge
 8007e04:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007e06:	89a3      	ldrhlt	r3, [r4, #12]
 8007e08:	181b      	addge	r3, r3, r0
 8007e0a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007e0e:	bfac      	ite	ge
 8007e10:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007e12:	81a3      	strhlt	r3, [r4, #12]
 8007e14:	bd10      	pop	{r4, pc}

08007e16 <__swrite>:
 8007e16:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007e1a:	461f      	mov	r7, r3
 8007e1c:	898b      	ldrh	r3, [r1, #12]
 8007e1e:	05db      	lsls	r3, r3, #23
 8007e20:	4605      	mov	r5, r0
 8007e22:	460c      	mov	r4, r1
 8007e24:	4616      	mov	r6, r2
 8007e26:	d505      	bpl.n	8007e34 <__swrite+0x1e>
 8007e28:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007e2c:	2302      	movs	r3, #2
 8007e2e:	2200      	movs	r2, #0
 8007e30:	f000 f83c 	bl	8007eac <_lseek_r>
 8007e34:	89a3      	ldrh	r3, [r4, #12]
 8007e36:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007e3a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007e3e:	81a3      	strh	r3, [r4, #12]
 8007e40:	4632      	mov	r2, r6
 8007e42:	463b      	mov	r3, r7
 8007e44:	4628      	mov	r0, r5
 8007e46:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007e4a:	f000 b853 	b.w	8007ef4 <_write_r>

08007e4e <__sseek>:
 8007e4e:	b510      	push	{r4, lr}
 8007e50:	460c      	mov	r4, r1
 8007e52:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007e56:	f000 f829 	bl	8007eac <_lseek_r>
 8007e5a:	1c43      	adds	r3, r0, #1
 8007e5c:	89a3      	ldrh	r3, [r4, #12]
 8007e5e:	bf15      	itete	ne
 8007e60:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007e62:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007e66:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007e6a:	81a3      	strheq	r3, [r4, #12]
 8007e6c:	bf18      	it	ne
 8007e6e:	81a3      	strhne	r3, [r4, #12]
 8007e70:	bd10      	pop	{r4, pc}

08007e72 <__sclose>:
 8007e72:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007e76:	f000 b809 	b.w	8007e8c <_close_r>

08007e7a <memset>:
 8007e7a:	4402      	add	r2, r0
 8007e7c:	4603      	mov	r3, r0
 8007e7e:	4293      	cmp	r3, r2
 8007e80:	d100      	bne.n	8007e84 <memset+0xa>
 8007e82:	4770      	bx	lr
 8007e84:	f803 1b01 	strb.w	r1, [r3], #1
 8007e88:	e7f9      	b.n	8007e7e <memset+0x4>
	...

08007e8c <_close_r>:
 8007e8c:	b538      	push	{r3, r4, r5, lr}
 8007e8e:	4d06      	ldr	r5, [pc, #24]	@ (8007ea8 <_close_r+0x1c>)
 8007e90:	2300      	movs	r3, #0
 8007e92:	4604      	mov	r4, r0
 8007e94:	4608      	mov	r0, r1
 8007e96:	602b      	str	r3, [r5, #0]
 8007e98:	f7fa fe10 	bl	8002abc <_close>
 8007e9c:	1c43      	adds	r3, r0, #1
 8007e9e:	d102      	bne.n	8007ea6 <_close_r+0x1a>
 8007ea0:	682b      	ldr	r3, [r5, #0]
 8007ea2:	b103      	cbz	r3, 8007ea6 <_close_r+0x1a>
 8007ea4:	6023      	str	r3, [r4, #0]
 8007ea6:	bd38      	pop	{r3, r4, r5, pc}
 8007ea8:	20001e44 	.word	0x20001e44

08007eac <_lseek_r>:
 8007eac:	b538      	push	{r3, r4, r5, lr}
 8007eae:	4d07      	ldr	r5, [pc, #28]	@ (8007ecc <_lseek_r+0x20>)
 8007eb0:	4604      	mov	r4, r0
 8007eb2:	4608      	mov	r0, r1
 8007eb4:	4611      	mov	r1, r2
 8007eb6:	2200      	movs	r2, #0
 8007eb8:	602a      	str	r2, [r5, #0]
 8007eba:	461a      	mov	r2, r3
 8007ebc:	f7fa fe25 	bl	8002b0a <_lseek>
 8007ec0:	1c43      	adds	r3, r0, #1
 8007ec2:	d102      	bne.n	8007eca <_lseek_r+0x1e>
 8007ec4:	682b      	ldr	r3, [r5, #0]
 8007ec6:	b103      	cbz	r3, 8007eca <_lseek_r+0x1e>
 8007ec8:	6023      	str	r3, [r4, #0]
 8007eca:	bd38      	pop	{r3, r4, r5, pc}
 8007ecc:	20001e44 	.word	0x20001e44

08007ed0 <_read_r>:
 8007ed0:	b538      	push	{r3, r4, r5, lr}
 8007ed2:	4d07      	ldr	r5, [pc, #28]	@ (8007ef0 <_read_r+0x20>)
 8007ed4:	4604      	mov	r4, r0
 8007ed6:	4608      	mov	r0, r1
 8007ed8:	4611      	mov	r1, r2
 8007eda:	2200      	movs	r2, #0
 8007edc:	602a      	str	r2, [r5, #0]
 8007ede:	461a      	mov	r2, r3
 8007ee0:	f7fa fdb3 	bl	8002a4a <_read>
 8007ee4:	1c43      	adds	r3, r0, #1
 8007ee6:	d102      	bne.n	8007eee <_read_r+0x1e>
 8007ee8:	682b      	ldr	r3, [r5, #0]
 8007eea:	b103      	cbz	r3, 8007eee <_read_r+0x1e>
 8007eec:	6023      	str	r3, [r4, #0]
 8007eee:	bd38      	pop	{r3, r4, r5, pc}
 8007ef0:	20001e44 	.word	0x20001e44

08007ef4 <_write_r>:
 8007ef4:	b538      	push	{r3, r4, r5, lr}
 8007ef6:	4d07      	ldr	r5, [pc, #28]	@ (8007f14 <_write_r+0x20>)
 8007ef8:	4604      	mov	r4, r0
 8007efa:	4608      	mov	r0, r1
 8007efc:	4611      	mov	r1, r2
 8007efe:	2200      	movs	r2, #0
 8007f00:	602a      	str	r2, [r5, #0]
 8007f02:	461a      	mov	r2, r3
 8007f04:	f7fa fdbe 	bl	8002a84 <_write>
 8007f08:	1c43      	adds	r3, r0, #1
 8007f0a:	d102      	bne.n	8007f12 <_write_r+0x1e>
 8007f0c:	682b      	ldr	r3, [r5, #0]
 8007f0e:	b103      	cbz	r3, 8007f12 <_write_r+0x1e>
 8007f10:	6023      	str	r3, [r4, #0]
 8007f12:	bd38      	pop	{r3, r4, r5, pc}
 8007f14:	20001e44 	.word	0x20001e44

08007f18 <__errno>:
 8007f18:	4b01      	ldr	r3, [pc, #4]	@ (8007f20 <__errno+0x8>)
 8007f1a:	6818      	ldr	r0, [r3, #0]
 8007f1c:	4770      	bx	lr
 8007f1e:	bf00      	nop
 8007f20:	2000001c 	.word	0x2000001c

08007f24 <__libc_init_array>:
 8007f24:	b570      	push	{r4, r5, r6, lr}
 8007f26:	4d0d      	ldr	r5, [pc, #52]	@ (8007f5c <__libc_init_array+0x38>)
 8007f28:	4c0d      	ldr	r4, [pc, #52]	@ (8007f60 <__libc_init_array+0x3c>)
 8007f2a:	1b64      	subs	r4, r4, r5
 8007f2c:	10a4      	asrs	r4, r4, #2
 8007f2e:	2600      	movs	r6, #0
 8007f30:	42a6      	cmp	r6, r4
 8007f32:	d109      	bne.n	8007f48 <__libc_init_array+0x24>
 8007f34:	4d0b      	ldr	r5, [pc, #44]	@ (8007f64 <__libc_init_array+0x40>)
 8007f36:	4c0c      	ldr	r4, [pc, #48]	@ (8007f68 <__libc_init_array+0x44>)
 8007f38:	f000 fe5a 	bl	8008bf0 <_init>
 8007f3c:	1b64      	subs	r4, r4, r5
 8007f3e:	10a4      	asrs	r4, r4, #2
 8007f40:	2600      	movs	r6, #0
 8007f42:	42a6      	cmp	r6, r4
 8007f44:	d105      	bne.n	8007f52 <__libc_init_array+0x2e>
 8007f46:	bd70      	pop	{r4, r5, r6, pc}
 8007f48:	f855 3b04 	ldr.w	r3, [r5], #4
 8007f4c:	4798      	blx	r3
 8007f4e:	3601      	adds	r6, #1
 8007f50:	e7ee      	b.n	8007f30 <__libc_init_array+0xc>
 8007f52:	f855 3b04 	ldr.w	r3, [r5], #4
 8007f56:	4798      	blx	r3
 8007f58:	3601      	adds	r6, #1
 8007f5a:	e7f2      	b.n	8007f42 <__libc_init_array+0x1e>
 8007f5c:	08026178 	.word	0x08026178
 8007f60:	08026178 	.word	0x08026178
 8007f64:	08026178 	.word	0x08026178
 8007f68:	0802617c 	.word	0x0802617c

08007f6c <__retarget_lock_init_recursive>:
 8007f6c:	4770      	bx	lr

08007f6e <__retarget_lock_acquire_recursive>:
 8007f6e:	4770      	bx	lr

08007f70 <__retarget_lock_release_recursive>:
 8007f70:	4770      	bx	lr
	...

08007f74 <__assert_func>:
 8007f74:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007f76:	4614      	mov	r4, r2
 8007f78:	461a      	mov	r2, r3
 8007f7a:	4b09      	ldr	r3, [pc, #36]	@ (8007fa0 <__assert_func+0x2c>)
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	4605      	mov	r5, r0
 8007f80:	68d8      	ldr	r0, [r3, #12]
 8007f82:	b14c      	cbz	r4, 8007f98 <__assert_func+0x24>
 8007f84:	4b07      	ldr	r3, [pc, #28]	@ (8007fa4 <__assert_func+0x30>)
 8007f86:	9100      	str	r1, [sp, #0]
 8007f88:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007f8c:	4906      	ldr	r1, [pc, #24]	@ (8007fa8 <__assert_func+0x34>)
 8007f8e:	462b      	mov	r3, r5
 8007f90:	f000 f9ba 	bl	8008308 <fiprintf>
 8007f94:	f000 f9da 	bl	800834c <abort>
 8007f98:	4b04      	ldr	r3, [pc, #16]	@ (8007fac <__assert_func+0x38>)
 8007f9a:	461c      	mov	r4, r3
 8007f9c:	e7f3      	b.n	8007f86 <__assert_func+0x12>
 8007f9e:	bf00      	nop
 8007fa0:	2000001c 	.word	0x2000001c
 8007fa4:	080260ff 	.word	0x080260ff
 8007fa8:	0802610c 	.word	0x0802610c
 8007fac:	0802613a 	.word	0x0802613a

08007fb0 <_free_r>:
 8007fb0:	b538      	push	{r3, r4, r5, lr}
 8007fb2:	4605      	mov	r5, r0
 8007fb4:	2900      	cmp	r1, #0
 8007fb6:	d041      	beq.n	800803c <_free_r+0x8c>
 8007fb8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007fbc:	1f0c      	subs	r4, r1, #4
 8007fbe:	2b00      	cmp	r3, #0
 8007fc0:	bfb8      	it	lt
 8007fc2:	18e4      	addlt	r4, r4, r3
 8007fc4:	f000 f8e8 	bl	8008198 <__malloc_lock>
 8007fc8:	4a1d      	ldr	r2, [pc, #116]	@ (8008040 <_free_r+0x90>)
 8007fca:	6813      	ldr	r3, [r2, #0]
 8007fcc:	b933      	cbnz	r3, 8007fdc <_free_r+0x2c>
 8007fce:	6063      	str	r3, [r4, #4]
 8007fd0:	6014      	str	r4, [r2, #0]
 8007fd2:	4628      	mov	r0, r5
 8007fd4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007fd8:	f000 b8e4 	b.w	80081a4 <__malloc_unlock>
 8007fdc:	42a3      	cmp	r3, r4
 8007fde:	d908      	bls.n	8007ff2 <_free_r+0x42>
 8007fe0:	6820      	ldr	r0, [r4, #0]
 8007fe2:	1821      	adds	r1, r4, r0
 8007fe4:	428b      	cmp	r3, r1
 8007fe6:	bf01      	itttt	eq
 8007fe8:	6819      	ldreq	r1, [r3, #0]
 8007fea:	685b      	ldreq	r3, [r3, #4]
 8007fec:	1809      	addeq	r1, r1, r0
 8007fee:	6021      	streq	r1, [r4, #0]
 8007ff0:	e7ed      	b.n	8007fce <_free_r+0x1e>
 8007ff2:	461a      	mov	r2, r3
 8007ff4:	685b      	ldr	r3, [r3, #4]
 8007ff6:	b10b      	cbz	r3, 8007ffc <_free_r+0x4c>
 8007ff8:	42a3      	cmp	r3, r4
 8007ffa:	d9fa      	bls.n	8007ff2 <_free_r+0x42>
 8007ffc:	6811      	ldr	r1, [r2, #0]
 8007ffe:	1850      	adds	r0, r2, r1
 8008000:	42a0      	cmp	r0, r4
 8008002:	d10b      	bne.n	800801c <_free_r+0x6c>
 8008004:	6820      	ldr	r0, [r4, #0]
 8008006:	4401      	add	r1, r0
 8008008:	1850      	adds	r0, r2, r1
 800800a:	4283      	cmp	r3, r0
 800800c:	6011      	str	r1, [r2, #0]
 800800e:	d1e0      	bne.n	8007fd2 <_free_r+0x22>
 8008010:	6818      	ldr	r0, [r3, #0]
 8008012:	685b      	ldr	r3, [r3, #4]
 8008014:	6053      	str	r3, [r2, #4]
 8008016:	4408      	add	r0, r1
 8008018:	6010      	str	r0, [r2, #0]
 800801a:	e7da      	b.n	8007fd2 <_free_r+0x22>
 800801c:	d902      	bls.n	8008024 <_free_r+0x74>
 800801e:	230c      	movs	r3, #12
 8008020:	602b      	str	r3, [r5, #0]
 8008022:	e7d6      	b.n	8007fd2 <_free_r+0x22>
 8008024:	6820      	ldr	r0, [r4, #0]
 8008026:	1821      	adds	r1, r4, r0
 8008028:	428b      	cmp	r3, r1
 800802a:	bf04      	itt	eq
 800802c:	6819      	ldreq	r1, [r3, #0]
 800802e:	685b      	ldreq	r3, [r3, #4]
 8008030:	6063      	str	r3, [r4, #4]
 8008032:	bf04      	itt	eq
 8008034:	1809      	addeq	r1, r1, r0
 8008036:	6021      	streq	r1, [r4, #0]
 8008038:	6054      	str	r4, [r2, #4]
 800803a:	e7ca      	b.n	8007fd2 <_free_r+0x22>
 800803c:	bd38      	pop	{r3, r4, r5, pc}
 800803e:	bf00      	nop
 8008040:	20001e50 	.word	0x20001e50

08008044 <malloc>:
 8008044:	4b02      	ldr	r3, [pc, #8]	@ (8008050 <malloc+0xc>)
 8008046:	4601      	mov	r1, r0
 8008048:	6818      	ldr	r0, [r3, #0]
 800804a:	f000 b825 	b.w	8008098 <_malloc_r>
 800804e:	bf00      	nop
 8008050:	2000001c 	.word	0x2000001c

08008054 <sbrk_aligned>:
 8008054:	b570      	push	{r4, r5, r6, lr}
 8008056:	4e0f      	ldr	r6, [pc, #60]	@ (8008094 <sbrk_aligned+0x40>)
 8008058:	460c      	mov	r4, r1
 800805a:	6831      	ldr	r1, [r6, #0]
 800805c:	4605      	mov	r5, r0
 800805e:	b911      	cbnz	r1, 8008066 <sbrk_aligned+0x12>
 8008060:	f000 f964 	bl	800832c <_sbrk_r>
 8008064:	6030      	str	r0, [r6, #0]
 8008066:	4621      	mov	r1, r4
 8008068:	4628      	mov	r0, r5
 800806a:	f000 f95f 	bl	800832c <_sbrk_r>
 800806e:	1c43      	adds	r3, r0, #1
 8008070:	d103      	bne.n	800807a <sbrk_aligned+0x26>
 8008072:	f04f 34ff 	mov.w	r4, #4294967295
 8008076:	4620      	mov	r0, r4
 8008078:	bd70      	pop	{r4, r5, r6, pc}
 800807a:	1cc4      	adds	r4, r0, #3
 800807c:	f024 0403 	bic.w	r4, r4, #3
 8008080:	42a0      	cmp	r0, r4
 8008082:	d0f8      	beq.n	8008076 <sbrk_aligned+0x22>
 8008084:	1a21      	subs	r1, r4, r0
 8008086:	4628      	mov	r0, r5
 8008088:	f000 f950 	bl	800832c <_sbrk_r>
 800808c:	3001      	adds	r0, #1
 800808e:	d1f2      	bne.n	8008076 <sbrk_aligned+0x22>
 8008090:	e7ef      	b.n	8008072 <sbrk_aligned+0x1e>
 8008092:	bf00      	nop
 8008094:	20001e4c 	.word	0x20001e4c

08008098 <_malloc_r>:
 8008098:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800809c:	1ccd      	adds	r5, r1, #3
 800809e:	f025 0503 	bic.w	r5, r5, #3
 80080a2:	3508      	adds	r5, #8
 80080a4:	2d0c      	cmp	r5, #12
 80080a6:	bf38      	it	cc
 80080a8:	250c      	movcc	r5, #12
 80080aa:	2d00      	cmp	r5, #0
 80080ac:	4606      	mov	r6, r0
 80080ae:	db01      	blt.n	80080b4 <_malloc_r+0x1c>
 80080b0:	42a9      	cmp	r1, r5
 80080b2:	d904      	bls.n	80080be <_malloc_r+0x26>
 80080b4:	230c      	movs	r3, #12
 80080b6:	6033      	str	r3, [r6, #0]
 80080b8:	2000      	movs	r0, #0
 80080ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80080be:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008194 <_malloc_r+0xfc>
 80080c2:	f000 f869 	bl	8008198 <__malloc_lock>
 80080c6:	f8d8 3000 	ldr.w	r3, [r8]
 80080ca:	461c      	mov	r4, r3
 80080cc:	bb44      	cbnz	r4, 8008120 <_malloc_r+0x88>
 80080ce:	4629      	mov	r1, r5
 80080d0:	4630      	mov	r0, r6
 80080d2:	f7ff ffbf 	bl	8008054 <sbrk_aligned>
 80080d6:	1c43      	adds	r3, r0, #1
 80080d8:	4604      	mov	r4, r0
 80080da:	d158      	bne.n	800818e <_malloc_r+0xf6>
 80080dc:	f8d8 4000 	ldr.w	r4, [r8]
 80080e0:	4627      	mov	r7, r4
 80080e2:	2f00      	cmp	r7, #0
 80080e4:	d143      	bne.n	800816e <_malloc_r+0xd6>
 80080e6:	2c00      	cmp	r4, #0
 80080e8:	d04b      	beq.n	8008182 <_malloc_r+0xea>
 80080ea:	6823      	ldr	r3, [r4, #0]
 80080ec:	4639      	mov	r1, r7
 80080ee:	4630      	mov	r0, r6
 80080f0:	eb04 0903 	add.w	r9, r4, r3
 80080f4:	f000 f91a 	bl	800832c <_sbrk_r>
 80080f8:	4581      	cmp	r9, r0
 80080fa:	d142      	bne.n	8008182 <_malloc_r+0xea>
 80080fc:	6821      	ldr	r1, [r4, #0]
 80080fe:	1a6d      	subs	r5, r5, r1
 8008100:	4629      	mov	r1, r5
 8008102:	4630      	mov	r0, r6
 8008104:	f7ff ffa6 	bl	8008054 <sbrk_aligned>
 8008108:	3001      	adds	r0, #1
 800810a:	d03a      	beq.n	8008182 <_malloc_r+0xea>
 800810c:	6823      	ldr	r3, [r4, #0]
 800810e:	442b      	add	r3, r5
 8008110:	6023      	str	r3, [r4, #0]
 8008112:	f8d8 3000 	ldr.w	r3, [r8]
 8008116:	685a      	ldr	r2, [r3, #4]
 8008118:	bb62      	cbnz	r2, 8008174 <_malloc_r+0xdc>
 800811a:	f8c8 7000 	str.w	r7, [r8]
 800811e:	e00f      	b.n	8008140 <_malloc_r+0xa8>
 8008120:	6822      	ldr	r2, [r4, #0]
 8008122:	1b52      	subs	r2, r2, r5
 8008124:	d420      	bmi.n	8008168 <_malloc_r+0xd0>
 8008126:	2a0b      	cmp	r2, #11
 8008128:	d917      	bls.n	800815a <_malloc_r+0xc2>
 800812a:	1961      	adds	r1, r4, r5
 800812c:	42a3      	cmp	r3, r4
 800812e:	6025      	str	r5, [r4, #0]
 8008130:	bf18      	it	ne
 8008132:	6059      	strne	r1, [r3, #4]
 8008134:	6863      	ldr	r3, [r4, #4]
 8008136:	bf08      	it	eq
 8008138:	f8c8 1000 	streq.w	r1, [r8]
 800813c:	5162      	str	r2, [r4, r5]
 800813e:	604b      	str	r3, [r1, #4]
 8008140:	4630      	mov	r0, r6
 8008142:	f000 f82f 	bl	80081a4 <__malloc_unlock>
 8008146:	f104 000b 	add.w	r0, r4, #11
 800814a:	1d23      	adds	r3, r4, #4
 800814c:	f020 0007 	bic.w	r0, r0, #7
 8008150:	1ac2      	subs	r2, r0, r3
 8008152:	bf1c      	itt	ne
 8008154:	1a1b      	subne	r3, r3, r0
 8008156:	50a3      	strne	r3, [r4, r2]
 8008158:	e7af      	b.n	80080ba <_malloc_r+0x22>
 800815a:	6862      	ldr	r2, [r4, #4]
 800815c:	42a3      	cmp	r3, r4
 800815e:	bf0c      	ite	eq
 8008160:	f8c8 2000 	streq.w	r2, [r8]
 8008164:	605a      	strne	r2, [r3, #4]
 8008166:	e7eb      	b.n	8008140 <_malloc_r+0xa8>
 8008168:	4623      	mov	r3, r4
 800816a:	6864      	ldr	r4, [r4, #4]
 800816c:	e7ae      	b.n	80080cc <_malloc_r+0x34>
 800816e:	463c      	mov	r4, r7
 8008170:	687f      	ldr	r7, [r7, #4]
 8008172:	e7b6      	b.n	80080e2 <_malloc_r+0x4a>
 8008174:	461a      	mov	r2, r3
 8008176:	685b      	ldr	r3, [r3, #4]
 8008178:	42a3      	cmp	r3, r4
 800817a:	d1fb      	bne.n	8008174 <_malloc_r+0xdc>
 800817c:	2300      	movs	r3, #0
 800817e:	6053      	str	r3, [r2, #4]
 8008180:	e7de      	b.n	8008140 <_malloc_r+0xa8>
 8008182:	230c      	movs	r3, #12
 8008184:	6033      	str	r3, [r6, #0]
 8008186:	4630      	mov	r0, r6
 8008188:	f000 f80c 	bl	80081a4 <__malloc_unlock>
 800818c:	e794      	b.n	80080b8 <_malloc_r+0x20>
 800818e:	6005      	str	r5, [r0, #0]
 8008190:	e7d6      	b.n	8008140 <_malloc_r+0xa8>
 8008192:	bf00      	nop
 8008194:	20001e50 	.word	0x20001e50

08008198 <__malloc_lock>:
 8008198:	4801      	ldr	r0, [pc, #4]	@ (80081a0 <__malloc_lock+0x8>)
 800819a:	f7ff bee8 	b.w	8007f6e <__retarget_lock_acquire_recursive>
 800819e:	bf00      	nop
 80081a0:	20001e48 	.word	0x20001e48

080081a4 <__malloc_unlock>:
 80081a4:	4801      	ldr	r0, [pc, #4]	@ (80081ac <__malloc_unlock+0x8>)
 80081a6:	f7ff bee3 	b.w	8007f70 <__retarget_lock_release_recursive>
 80081aa:	bf00      	nop
 80081ac:	20001e48 	.word	0x20001e48

080081b0 <__sflush_r>:
 80081b0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80081b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80081b8:	0716      	lsls	r6, r2, #28
 80081ba:	4605      	mov	r5, r0
 80081bc:	460c      	mov	r4, r1
 80081be:	d454      	bmi.n	800826a <__sflush_r+0xba>
 80081c0:	684b      	ldr	r3, [r1, #4]
 80081c2:	2b00      	cmp	r3, #0
 80081c4:	dc02      	bgt.n	80081cc <__sflush_r+0x1c>
 80081c6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80081c8:	2b00      	cmp	r3, #0
 80081ca:	dd48      	ble.n	800825e <__sflush_r+0xae>
 80081cc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80081ce:	2e00      	cmp	r6, #0
 80081d0:	d045      	beq.n	800825e <__sflush_r+0xae>
 80081d2:	2300      	movs	r3, #0
 80081d4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80081d8:	682f      	ldr	r7, [r5, #0]
 80081da:	6a21      	ldr	r1, [r4, #32]
 80081dc:	602b      	str	r3, [r5, #0]
 80081de:	d030      	beq.n	8008242 <__sflush_r+0x92>
 80081e0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80081e2:	89a3      	ldrh	r3, [r4, #12]
 80081e4:	0759      	lsls	r1, r3, #29
 80081e6:	d505      	bpl.n	80081f4 <__sflush_r+0x44>
 80081e8:	6863      	ldr	r3, [r4, #4]
 80081ea:	1ad2      	subs	r2, r2, r3
 80081ec:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80081ee:	b10b      	cbz	r3, 80081f4 <__sflush_r+0x44>
 80081f0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80081f2:	1ad2      	subs	r2, r2, r3
 80081f4:	2300      	movs	r3, #0
 80081f6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80081f8:	6a21      	ldr	r1, [r4, #32]
 80081fa:	4628      	mov	r0, r5
 80081fc:	47b0      	blx	r6
 80081fe:	1c43      	adds	r3, r0, #1
 8008200:	89a3      	ldrh	r3, [r4, #12]
 8008202:	d106      	bne.n	8008212 <__sflush_r+0x62>
 8008204:	6829      	ldr	r1, [r5, #0]
 8008206:	291d      	cmp	r1, #29
 8008208:	d82b      	bhi.n	8008262 <__sflush_r+0xb2>
 800820a:	4a2a      	ldr	r2, [pc, #168]	@ (80082b4 <__sflush_r+0x104>)
 800820c:	40ca      	lsrs	r2, r1
 800820e:	07d6      	lsls	r6, r2, #31
 8008210:	d527      	bpl.n	8008262 <__sflush_r+0xb2>
 8008212:	2200      	movs	r2, #0
 8008214:	6062      	str	r2, [r4, #4]
 8008216:	04d9      	lsls	r1, r3, #19
 8008218:	6922      	ldr	r2, [r4, #16]
 800821a:	6022      	str	r2, [r4, #0]
 800821c:	d504      	bpl.n	8008228 <__sflush_r+0x78>
 800821e:	1c42      	adds	r2, r0, #1
 8008220:	d101      	bne.n	8008226 <__sflush_r+0x76>
 8008222:	682b      	ldr	r3, [r5, #0]
 8008224:	b903      	cbnz	r3, 8008228 <__sflush_r+0x78>
 8008226:	6560      	str	r0, [r4, #84]	@ 0x54
 8008228:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800822a:	602f      	str	r7, [r5, #0]
 800822c:	b1b9      	cbz	r1, 800825e <__sflush_r+0xae>
 800822e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008232:	4299      	cmp	r1, r3
 8008234:	d002      	beq.n	800823c <__sflush_r+0x8c>
 8008236:	4628      	mov	r0, r5
 8008238:	f7ff feba 	bl	8007fb0 <_free_r>
 800823c:	2300      	movs	r3, #0
 800823e:	6363      	str	r3, [r4, #52]	@ 0x34
 8008240:	e00d      	b.n	800825e <__sflush_r+0xae>
 8008242:	2301      	movs	r3, #1
 8008244:	4628      	mov	r0, r5
 8008246:	47b0      	blx	r6
 8008248:	4602      	mov	r2, r0
 800824a:	1c50      	adds	r0, r2, #1
 800824c:	d1c9      	bne.n	80081e2 <__sflush_r+0x32>
 800824e:	682b      	ldr	r3, [r5, #0]
 8008250:	2b00      	cmp	r3, #0
 8008252:	d0c6      	beq.n	80081e2 <__sflush_r+0x32>
 8008254:	2b1d      	cmp	r3, #29
 8008256:	d001      	beq.n	800825c <__sflush_r+0xac>
 8008258:	2b16      	cmp	r3, #22
 800825a:	d11e      	bne.n	800829a <__sflush_r+0xea>
 800825c:	602f      	str	r7, [r5, #0]
 800825e:	2000      	movs	r0, #0
 8008260:	e022      	b.n	80082a8 <__sflush_r+0xf8>
 8008262:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008266:	b21b      	sxth	r3, r3
 8008268:	e01b      	b.n	80082a2 <__sflush_r+0xf2>
 800826a:	690f      	ldr	r7, [r1, #16]
 800826c:	2f00      	cmp	r7, #0
 800826e:	d0f6      	beq.n	800825e <__sflush_r+0xae>
 8008270:	0793      	lsls	r3, r2, #30
 8008272:	680e      	ldr	r6, [r1, #0]
 8008274:	bf08      	it	eq
 8008276:	694b      	ldreq	r3, [r1, #20]
 8008278:	600f      	str	r7, [r1, #0]
 800827a:	bf18      	it	ne
 800827c:	2300      	movne	r3, #0
 800827e:	eba6 0807 	sub.w	r8, r6, r7
 8008282:	608b      	str	r3, [r1, #8]
 8008284:	f1b8 0f00 	cmp.w	r8, #0
 8008288:	dde9      	ble.n	800825e <__sflush_r+0xae>
 800828a:	6a21      	ldr	r1, [r4, #32]
 800828c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800828e:	4643      	mov	r3, r8
 8008290:	463a      	mov	r2, r7
 8008292:	4628      	mov	r0, r5
 8008294:	47b0      	blx	r6
 8008296:	2800      	cmp	r0, #0
 8008298:	dc08      	bgt.n	80082ac <__sflush_r+0xfc>
 800829a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800829e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80082a2:	81a3      	strh	r3, [r4, #12]
 80082a4:	f04f 30ff 	mov.w	r0, #4294967295
 80082a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80082ac:	4407      	add	r7, r0
 80082ae:	eba8 0800 	sub.w	r8, r8, r0
 80082b2:	e7e7      	b.n	8008284 <__sflush_r+0xd4>
 80082b4:	20400001 	.word	0x20400001

080082b8 <_fflush_r>:
 80082b8:	b538      	push	{r3, r4, r5, lr}
 80082ba:	690b      	ldr	r3, [r1, #16]
 80082bc:	4605      	mov	r5, r0
 80082be:	460c      	mov	r4, r1
 80082c0:	b913      	cbnz	r3, 80082c8 <_fflush_r+0x10>
 80082c2:	2500      	movs	r5, #0
 80082c4:	4628      	mov	r0, r5
 80082c6:	bd38      	pop	{r3, r4, r5, pc}
 80082c8:	b118      	cbz	r0, 80082d2 <_fflush_r+0x1a>
 80082ca:	6a03      	ldr	r3, [r0, #32]
 80082cc:	b90b      	cbnz	r3, 80082d2 <_fflush_r+0x1a>
 80082ce:	f7ff fd5b 	bl	8007d88 <__sinit>
 80082d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d0f3      	beq.n	80082c2 <_fflush_r+0xa>
 80082da:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80082dc:	07d0      	lsls	r0, r2, #31
 80082de:	d404      	bmi.n	80082ea <_fflush_r+0x32>
 80082e0:	0599      	lsls	r1, r3, #22
 80082e2:	d402      	bmi.n	80082ea <_fflush_r+0x32>
 80082e4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80082e6:	f7ff fe42 	bl	8007f6e <__retarget_lock_acquire_recursive>
 80082ea:	4628      	mov	r0, r5
 80082ec:	4621      	mov	r1, r4
 80082ee:	f7ff ff5f 	bl	80081b0 <__sflush_r>
 80082f2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80082f4:	07da      	lsls	r2, r3, #31
 80082f6:	4605      	mov	r5, r0
 80082f8:	d4e4      	bmi.n	80082c4 <_fflush_r+0xc>
 80082fa:	89a3      	ldrh	r3, [r4, #12]
 80082fc:	059b      	lsls	r3, r3, #22
 80082fe:	d4e1      	bmi.n	80082c4 <_fflush_r+0xc>
 8008300:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008302:	f7ff fe35 	bl	8007f70 <__retarget_lock_release_recursive>
 8008306:	e7dd      	b.n	80082c4 <_fflush_r+0xc>

08008308 <fiprintf>:
 8008308:	b40e      	push	{r1, r2, r3}
 800830a:	b503      	push	{r0, r1, lr}
 800830c:	4601      	mov	r1, r0
 800830e:	ab03      	add	r3, sp, #12
 8008310:	4805      	ldr	r0, [pc, #20]	@ (8008328 <fiprintf+0x20>)
 8008312:	f853 2b04 	ldr.w	r2, [r3], #4
 8008316:	6800      	ldr	r0, [r0, #0]
 8008318:	9301      	str	r3, [sp, #4]
 800831a:	f000 f847 	bl	80083ac <_vfiprintf_r>
 800831e:	b002      	add	sp, #8
 8008320:	f85d eb04 	ldr.w	lr, [sp], #4
 8008324:	b003      	add	sp, #12
 8008326:	4770      	bx	lr
 8008328:	2000001c 	.word	0x2000001c

0800832c <_sbrk_r>:
 800832c:	b538      	push	{r3, r4, r5, lr}
 800832e:	4d06      	ldr	r5, [pc, #24]	@ (8008348 <_sbrk_r+0x1c>)
 8008330:	2300      	movs	r3, #0
 8008332:	4604      	mov	r4, r0
 8008334:	4608      	mov	r0, r1
 8008336:	602b      	str	r3, [r5, #0]
 8008338:	f7fa fbf4 	bl	8002b24 <_sbrk>
 800833c:	1c43      	adds	r3, r0, #1
 800833e:	d102      	bne.n	8008346 <_sbrk_r+0x1a>
 8008340:	682b      	ldr	r3, [r5, #0]
 8008342:	b103      	cbz	r3, 8008346 <_sbrk_r+0x1a>
 8008344:	6023      	str	r3, [r4, #0]
 8008346:	bd38      	pop	{r3, r4, r5, pc}
 8008348:	20001e44 	.word	0x20001e44

0800834c <abort>:
 800834c:	b508      	push	{r3, lr}
 800834e:	2006      	movs	r0, #6
 8008350:	f000 fb8c 	bl	8008a6c <raise>
 8008354:	2001      	movs	r0, #1
 8008356:	f7fa fb6d 	bl	8002a34 <_exit>

0800835a <__sfputc_r>:
 800835a:	6893      	ldr	r3, [r2, #8]
 800835c:	3b01      	subs	r3, #1
 800835e:	2b00      	cmp	r3, #0
 8008360:	b410      	push	{r4}
 8008362:	6093      	str	r3, [r2, #8]
 8008364:	da08      	bge.n	8008378 <__sfputc_r+0x1e>
 8008366:	6994      	ldr	r4, [r2, #24]
 8008368:	42a3      	cmp	r3, r4
 800836a:	db01      	blt.n	8008370 <__sfputc_r+0x16>
 800836c:	290a      	cmp	r1, #10
 800836e:	d103      	bne.n	8008378 <__sfputc_r+0x1e>
 8008370:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008374:	f000 babe 	b.w	80088f4 <__swbuf_r>
 8008378:	6813      	ldr	r3, [r2, #0]
 800837a:	1c58      	adds	r0, r3, #1
 800837c:	6010      	str	r0, [r2, #0]
 800837e:	7019      	strb	r1, [r3, #0]
 8008380:	4608      	mov	r0, r1
 8008382:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008386:	4770      	bx	lr

08008388 <__sfputs_r>:
 8008388:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800838a:	4606      	mov	r6, r0
 800838c:	460f      	mov	r7, r1
 800838e:	4614      	mov	r4, r2
 8008390:	18d5      	adds	r5, r2, r3
 8008392:	42ac      	cmp	r4, r5
 8008394:	d101      	bne.n	800839a <__sfputs_r+0x12>
 8008396:	2000      	movs	r0, #0
 8008398:	e007      	b.n	80083aa <__sfputs_r+0x22>
 800839a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800839e:	463a      	mov	r2, r7
 80083a0:	4630      	mov	r0, r6
 80083a2:	f7ff ffda 	bl	800835a <__sfputc_r>
 80083a6:	1c43      	adds	r3, r0, #1
 80083a8:	d1f3      	bne.n	8008392 <__sfputs_r+0xa>
 80083aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080083ac <_vfiprintf_r>:
 80083ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80083b0:	460d      	mov	r5, r1
 80083b2:	b09d      	sub	sp, #116	@ 0x74
 80083b4:	4614      	mov	r4, r2
 80083b6:	4698      	mov	r8, r3
 80083b8:	4606      	mov	r6, r0
 80083ba:	b118      	cbz	r0, 80083c4 <_vfiprintf_r+0x18>
 80083bc:	6a03      	ldr	r3, [r0, #32]
 80083be:	b90b      	cbnz	r3, 80083c4 <_vfiprintf_r+0x18>
 80083c0:	f7ff fce2 	bl	8007d88 <__sinit>
 80083c4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80083c6:	07d9      	lsls	r1, r3, #31
 80083c8:	d405      	bmi.n	80083d6 <_vfiprintf_r+0x2a>
 80083ca:	89ab      	ldrh	r3, [r5, #12]
 80083cc:	059a      	lsls	r2, r3, #22
 80083ce:	d402      	bmi.n	80083d6 <_vfiprintf_r+0x2a>
 80083d0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80083d2:	f7ff fdcc 	bl	8007f6e <__retarget_lock_acquire_recursive>
 80083d6:	89ab      	ldrh	r3, [r5, #12]
 80083d8:	071b      	lsls	r3, r3, #28
 80083da:	d501      	bpl.n	80083e0 <_vfiprintf_r+0x34>
 80083dc:	692b      	ldr	r3, [r5, #16]
 80083de:	b99b      	cbnz	r3, 8008408 <_vfiprintf_r+0x5c>
 80083e0:	4629      	mov	r1, r5
 80083e2:	4630      	mov	r0, r6
 80083e4:	f000 fac4 	bl	8008970 <__swsetup_r>
 80083e8:	b170      	cbz	r0, 8008408 <_vfiprintf_r+0x5c>
 80083ea:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80083ec:	07dc      	lsls	r4, r3, #31
 80083ee:	d504      	bpl.n	80083fa <_vfiprintf_r+0x4e>
 80083f0:	f04f 30ff 	mov.w	r0, #4294967295
 80083f4:	b01d      	add	sp, #116	@ 0x74
 80083f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80083fa:	89ab      	ldrh	r3, [r5, #12]
 80083fc:	0598      	lsls	r0, r3, #22
 80083fe:	d4f7      	bmi.n	80083f0 <_vfiprintf_r+0x44>
 8008400:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008402:	f7ff fdb5 	bl	8007f70 <__retarget_lock_release_recursive>
 8008406:	e7f3      	b.n	80083f0 <_vfiprintf_r+0x44>
 8008408:	2300      	movs	r3, #0
 800840a:	9309      	str	r3, [sp, #36]	@ 0x24
 800840c:	2320      	movs	r3, #32
 800840e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008412:	f8cd 800c 	str.w	r8, [sp, #12]
 8008416:	2330      	movs	r3, #48	@ 0x30
 8008418:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80085c8 <_vfiprintf_r+0x21c>
 800841c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008420:	f04f 0901 	mov.w	r9, #1
 8008424:	4623      	mov	r3, r4
 8008426:	469a      	mov	sl, r3
 8008428:	f813 2b01 	ldrb.w	r2, [r3], #1
 800842c:	b10a      	cbz	r2, 8008432 <_vfiprintf_r+0x86>
 800842e:	2a25      	cmp	r2, #37	@ 0x25
 8008430:	d1f9      	bne.n	8008426 <_vfiprintf_r+0x7a>
 8008432:	ebba 0b04 	subs.w	fp, sl, r4
 8008436:	d00b      	beq.n	8008450 <_vfiprintf_r+0xa4>
 8008438:	465b      	mov	r3, fp
 800843a:	4622      	mov	r2, r4
 800843c:	4629      	mov	r1, r5
 800843e:	4630      	mov	r0, r6
 8008440:	f7ff ffa2 	bl	8008388 <__sfputs_r>
 8008444:	3001      	adds	r0, #1
 8008446:	f000 80a7 	beq.w	8008598 <_vfiprintf_r+0x1ec>
 800844a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800844c:	445a      	add	r2, fp
 800844e:	9209      	str	r2, [sp, #36]	@ 0x24
 8008450:	f89a 3000 	ldrb.w	r3, [sl]
 8008454:	2b00      	cmp	r3, #0
 8008456:	f000 809f 	beq.w	8008598 <_vfiprintf_r+0x1ec>
 800845a:	2300      	movs	r3, #0
 800845c:	f04f 32ff 	mov.w	r2, #4294967295
 8008460:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008464:	f10a 0a01 	add.w	sl, sl, #1
 8008468:	9304      	str	r3, [sp, #16]
 800846a:	9307      	str	r3, [sp, #28]
 800846c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008470:	931a      	str	r3, [sp, #104]	@ 0x68
 8008472:	4654      	mov	r4, sl
 8008474:	2205      	movs	r2, #5
 8008476:	f814 1b01 	ldrb.w	r1, [r4], #1
 800847a:	4853      	ldr	r0, [pc, #332]	@ (80085c8 <_vfiprintf_r+0x21c>)
 800847c:	f7f7 fea8 	bl	80001d0 <memchr>
 8008480:	9a04      	ldr	r2, [sp, #16]
 8008482:	b9d8      	cbnz	r0, 80084bc <_vfiprintf_r+0x110>
 8008484:	06d1      	lsls	r1, r2, #27
 8008486:	bf44      	itt	mi
 8008488:	2320      	movmi	r3, #32
 800848a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800848e:	0713      	lsls	r3, r2, #28
 8008490:	bf44      	itt	mi
 8008492:	232b      	movmi	r3, #43	@ 0x2b
 8008494:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008498:	f89a 3000 	ldrb.w	r3, [sl]
 800849c:	2b2a      	cmp	r3, #42	@ 0x2a
 800849e:	d015      	beq.n	80084cc <_vfiprintf_r+0x120>
 80084a0:	9a07      	ldr	r2, [sp, #28]
 80084a2:	4654      	mov	r4, sl
 80084a4:	2000      	movs	r0, #0
 80084a6:	f04f 0c0a 	mov.w	ip, #10
 80084aa:	4621      	mov	r1, r4
 80084ac:	f811 3b01 	ldrb.w	r3, [r1], #1
 80084b0:	3b30      	subs	r3, #48	@ 0x30
 80084b2:	2b09      	cmp	r3, #9
 80084b4:	d94b      	bls.n	800854e <_vfiprintf_r+0x1a2>
 80084b6:	b1b0      	cbz	r0, 80084e6 <_vfiprintf_r+0x13a>
 80084b8:	9207      	str	r2, [sp, #28]
 80084ba:	e014      	b.n	80084e6 <_vfiprintf_r+0x13a>
 80084bc:	eba0 0308 	sub.w	r3, r0, r8
 80084c0:	fa09 f303 	lsl.w	r3, r9, r3
 80084c4:	4313      	orrs	r3, r2
 80084c6:	9304      	str	r3, [sp, #16]
 80084c8:	46a2      	mov	sl, r4
 80084ca:	e7d2      	b.n	8008472 <_vfiprintf_r+0xc6>
 80084cc:	9b03      	ldr	r3, [sp, #12]
 80084ce:	1d19      	adds	r1, r3, #4
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	9103      	str	r1, [sp, #12]
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	bfbb      	ittet	lt
 80084d8:	425b      	neglt	r3, r3
 80084da:	f042 0202 	orrlt.w	r2, r2, #2
 80084de:	9307      	strge	r3, [sp, #28]
 80084e0:	9307      	strlt	r3, [sp, #28]
 80084e2:	bfb8      	it	lt
 80084e4:	9204      	strlt	r2, [sp, #16]
 80084e6:	7823      	ldrb	r3, [r4, #0]
 80084e8:	2b2e      	cmp	r3, #46	@ 0x2e
 80084ea:	d10a      	bne.n	8008502 <_vfiprintf_r+0x156>
 80084ec:	7863      	ldrb	r3, [r4, #1]
 80084ee:	2b2a      	cmp	r3, #42	@ 0x2a
 80084f0:	d132      	bne.n	8008558 <_vfiprintf_r+0x1ac>
 80084f2:	9b03      	ldr	r3, [sp, #12]
 80084f4:	1d1a      	adds	r2, r3, #4
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	9203      	str	r2, [sp, #12]
 80084fa:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80084fe:	3402      	adds	r4, #2
 8008500:	9305      	str	r3, [sp, #20]
 8008502:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80085d8 <_vfiprintf_r+0x22c>
 8008506:	7821      	ldrb	r1, [r4, #0]
 8008508:	2203      	movs	r2, #3
 800850a:	4650      	mov	r0, sl
 800850c:	f7f7 fe60 	bl	80001d0 <memchr>
 8008510:	b138      	cbz	r0, 8008522 <_vfiprintf_r+0x176>
 8008512:	9b04      	ldr	r3, [sp, #16]
 8008514:	eba0 000a 	sub.w	r0, r0, sl
 8008518:	2240      	movs	r2, #64	@ 0x40
 800851a:	4082      	lsls	r2, r0
 800851c:	4313      	orrs	r3, r2
 800851e:	3401      	adds	r4, #1
 8008520:	9304      	str	r3, [sp, #16]
 8008522:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008526:	4829      	ldr	r0, [pc, #164]	@ (80085cc <_vfiprintf_r+0x220>)
 8008528:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800852c:	2206      	movs	r2, #6
 800852e:	f7f7 fe4f 	bl	80001d0 <memchr>
 8008532:	2800      	cmp	r0, #0
 8008534:	d03f      	beq.n	80085b6 <_vfiprintf_r+0x20a>
 8008536:	4b26      	ldr	r3, [pc, #152]	@ (80085d0 <_vfiprintf_r+0x224>)
 8008538:	bb1b      	cbnz	r3, 8008582 <_vfiprintf_r+0x1d6>
 800853a:	9b03      	ldr	r3, [sp, #12]
 800853c:	3307      	adds	r3, #7
 800853e:	f023 0307 	bic.w	r3, r3, #7
 8008542:	3308      	adds	r3, #8
 8008544:	9303      	str	r3, [sp, #12]
 8008546:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008548:	443b      	add	r3, r7
 800854a:	9309      	str	r3, [sp, #36]	@ 0x24
 800854c:	e76a      	b.n	8008424 <_vfiprintf_r+0x78>
 800854e:	fb0c 3202 	mla	r2, ip, r2, r3
 8008552:	460c      	mov	r4, r1
 8008554:	2001      	movs	r0, #1
 8008556:	e7a8      	b.n	80084aa <_vfiprintf_r+0xfe>
 8008558:	2300      	movs	r3, #0
 800855a:	3401      	adds	r4, #1
 800855c:	9305      	str	r3, [sp, #20]
 800855e:	4619      	mov	r1, r3
 8008560:	f04f 0c0a 	mov.w	ip, #10
 8008564:	4620      	mov	r0, r4
 8008566:	f810 2b01 	ldrb.w	r2, [r0], #1
 800856a:	3a30      	subs	r2, #48	@ 0x30
 800856c:	2a09      	cmp	r2, #9
 800856e:	d903      	bls.n	8008578 <_vfiprintf_r+0x1cc>
 8008570:	2b00      	cmp	r3, #0
 8008572:	d0c6      	beq.n	8008502 <_vfiprintf_r+0x156>
 8008574:	9105      	str	r1, [sp, #20]
 8008576:	e7c4      	b.n	8008502 <_vfiprintf_r+0x156>
 8008578:	fb0c 2101 	mla	r1, ip, r1, r2
 800857c:	4604      	mov	r4, r0
 800857e:	2301      	movs	r3, #1
 8008580:	e7f0      	b.n	8008564 <_vfiprintf_r+0x1b8>
 8008582:	ab03      	add	r3, sp, #12
 8008584:	9300      	str	r3, [sp, #0]
 8008586:	462a      	mov	r2, r5
 8008588:	4b12      	ldr	r3, [pc, #72]	@ (80085d4 <_vfiprintf_r+0x228>)
 800858a:	a904      	add	r1, sp, #16
 800858c:	4630      	mov	r0, r6
 800858e:	f3af 8000 	nop.w
 8008592:	4607      	mov	r7, r0
 8008594:	1c78      	adds	r0, r7, #1
 8008596:	d1d6      	bne.n	8008546 <_vfiprintf_r+0x19a>
 8008598:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800859a:	07d9      	lsls	r1, r3, #31
 800859c:	d405      	bmi.n	80085aa <_vfiprintf_r+0x1fe>
 800859e:	89ab      	ldrh	r3, [r5, #12]
 80085a0:	059a      	lsls	r2, r3, #22
 80085a2:	d402      	bmi.n	80085aa <_vfiprintf_r+0x1fe>
 80085a4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80085a6:	f7ff fce3 	bl	8007f70 <__retarget_lock_release_recursive>
 80085aa:	89ab      	ldrh	r3, [r5, #12]
 80085ac:	065b      	lsls	r3, r3, #25
 80085ae:	f53f af1f 	bmi.w	80083f0 <_vfiprintf_r+0x44>
 80085b2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80085b4:	e71e      	b.n	80083f4 <_vfiprintf_r+0x48>
 80085b6:	ab03      	add	r3, sp, #12
 80085b8:	9300      	str	r3, [sp, #0]
 80085ba:	462a      	mov	r2, r5
 80085bc:	4b05      	ldr	r3, [pc, #20]	@ (80085d4 <_vfiprintf_r+0x228>)
 80085be:	a904      	add	r1, sp, #16
 80085c0:	4630      	mov	r0, r6
 80085c2:	f000 f879 	bl	80086b8 <_printf_i>
 80085c6:	e7e4      	b.n	8008592 <_vfiprintf_r+0x1e6>
 80085c8:	0802613b 	.word	0x0802613b
 80085cc:	08026145 	.word	0x08026145
 80085d0:	00000000 	.word	0x00000000
 80085d4:	08008389 	.word	0x08008389
 80085d8:	08026141 	.word	0x08026141

080085dc <_printf_common>:
 80085dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80085e0:	4616      	mov	r6, r2
 80085e2:	4698      	mov	r8, r3
 80085e4:	688a      	ldr	r2, [r1, #8]
 80085e6:	690b      	ldr	r3, [r1, #16]
 80085e8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80085ec:	4293      	cmp	r3, r2
 80085ee:	bfb8      	it	lt
 80085f0:	4613      	movlt	r3, r2
 80085f2:	6033      	str	r3, [r6, #0]
 80085f4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80085f8:	4607      	mov	r7, r0
 80085fa:	460c      	mov	r4, r1
 80085fc:	b10a      	cbz	r2, 8008602 <_printf_common+0x26>
 80085fe:	3301      	adds	r3, #1
 8008600:	6033      	str	r3, [r6, #0]
 8008602:	6823      	ldr	r3, [r4, #0]
 8008604:	0699      	lsls	r1, r3, #26
 8008606:	bf42      	ittt	mi
 8008608:	6833      	ldrmi	r3, [r6, #0]
 800860a:	3302      	addmi	r3, #2
 800860c:	6033      	strmi	r3, [r6, #0]
 800860e:	6825      	ldr	r5, [r4, #0]
 8008610:	f015 0506 	ands.w	r5, r5, #6
 8008614:	d106      	bne.n	8008624 <_printf_common+0x48>
 8008616:	f104 0a19 	add.w	sl, r4, #25
 800861a:	68e3      	ldr	r3, [r4, #12]
 800861c:	6832      	ldr	r2, [r6, #0]
 800861e:	1a9b      	subs	r3, r3, r2
 8008620:	42ab      	cmp	r3, r5
 8008622:	dc26      	bgt.n	8008672 <_printf_common+0x96>
 8008624:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008628:	6822      	ldr	r2, [r4, #0]
 800862a:	3b00      	subs	r3, #0
 800862c:	bf18      	it	ne
 800862e:	2301      	movne	r3, #1
 8008630:	0692      	lsls	r2, r2, #26
 8008632:	d42b      	bmi.n	800868c <_printf_common+0xb0>
 8008634:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008638:	4641      	mov	r1, r8
 800863a:	4638      	mov	r0, r7
 800863c:	47c8      	blx	r9
 800863e:	3001      	adds	r0, #1
 8008640:	d01e      	beq.n	8008680 <_printf_common+0xa4>
 8008642:	6823      	ldr	r3, [r4, #0]
 8008644:	6922      	ldr	r2, [r4, #16]
 8008646:	f003 0306 	and.w	r3, r3, #6
 800864a:	2b04      	cmp	r3, #4
 800864c:	bf02      	ittt	eq
 800864e:	68e5      	ldreq	r5, [r4, #12]
 8008650:	6833      	ldreq	r3, [r6, #0]
 8008652:	1aed      	subeq	r5, r5, r3
 8008654:	68a3      	ldr	r3, [r4, #8]
 8008656:	bf0c      	ite	eq
 8008658:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800865c:	2500      	movne	r5, #0
 800865e:	4293      	cmp	r3, r2
 8008660:	bfc4      	itt	gt
 8008662:	1a9b      	subgt	r3, r3, r2
 8008664:	18ed      	addgt	r5, r5, r3
 8008666:	2600      	movs	r6, #0
 8008668:	341a      	adds	r4, #26
 800866a:	42b5      	cmp	r5, r6
 800866c:	d11a      	bne.n	80086a4 <_printf_common+0xc8>
 800866e:	2000      	movs	r0, #0
 8008670:	e008      	b.n	8008684 <_printf_common+0xa8>
 8008672:	2301      	movs	r3, #1
 8008674:	4652      	mov	r2, sl
 8008676:	4641      	mov	r1, r8
 8008678:	4638      	mov	r0, r7
 800867a:	47c8      	blx	r9
 800867c:	3001      	adds	r0, #1
 800867e:	d103      	bne.n	8008688 <_printf_common+0xac>
 8008680:	f04f 30ff 	mov.w	r0, #4294967295
 8008684:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008688:	3501      	adds	r5, #1
 800868a:	e7c6      	b.n	800861a <_printf_common+0x3e>
 800868c:	18e1      	adds	r1, r4, r3
 800868e:	1c5a      	adds	r2, r3, #1
 8008690:	2030      	movs	r0, #48	@ 0x30
 8008692:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008696:	4422      	add	r2, r4
 8008698:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800869c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80086a0:	3302      	adds	r3, #2
 80086a2:	e7c7      	b.n	8008634 <_printf_common+0x58>
 80086a4:	2301      	movs	r3, #1
 80086a6:	4622      	mov	r2, r4
 80086a8:	4641      	mov	r1, r8
 80086aa:	4638      	mov	r0, r7
 80086ac:	47c8      	blx	r9
 80086ae:	3001      	adds	r0, #1
 80086b0:	d0e6      	beq.n	8008680 <_printf_common+0xa4>
 80086b2:	3601      	adds	r6, #1
 80086b4:	e7d9      	b.n	800866a <_printf_common+0x8e>
	...

080086b8 <_printf_i>:
 80086b8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80086bc:	7e0f      	ldrb	r7, [r1, #24]
 80086be:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80086c0:	2f78      	cmp	r7, #120	@ 0x78
 80086c2:	4691      	mov	r9, r2
 80086c4:	4680      	mov	r8, r0
 80086c6:	460c      	mov	r4, r1
 80086c8:	469a      	mov	sl, r3
 80086ca:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80086ce:	d807      	bhi.n	80086e0 <_printf_i+0x28>
 80086d0:	2f62      	cmp	r7, #98	@ 0x62
 80086d2:	d80a      	bhi.n	80086ea <_printf_i+0x32>
 80086d4:	2f00      	cmp	r7, #0
 80086d6:	f000 80d1 	beq.w	800887c <_printf_i+0x1c4>
 80086da:	2f58      	cmp	r7, #88	@ 0x58
 80086dc:	f000 80b8 	beq.w	8008850 <_printf_i+0x198>
 80086e0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80086e4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80086e8:	e03a      	b.n	8008760 <_printf_i+0xa8>
 80086ea:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80086ee:	2b15      	cmp	r3, #21
 80086f0:	d8f6      	bhi.n	80086e0 <_printf_i+0x28>
 80086f2:	a101      	add	r1, pc, #4	@ (adr r1, 80086f8 <_printf_i+0x40>)
 80086f4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80086f8:	08008751 	.word	0x08008751
 80086fc:	08008765 	.word	0x08008765
 8008700:	080086e1 	.word	0x080086e1
 8008704:	080086e1 	.word	0x080086e1
 8008708:	080086e1 	.word	0x080086e1
 800870c:	080086e1 	.word	0x080086e1
 8008710:	08008765 	.word	0x08008765
 8008714:	080086e1 	.word	0x080086e1
 8008718:	080086e1 	.word	0x080086e1
 800871c:	080086e1 	.word	0x080086e1
 8008720:	080086e1 	.word	0x080086e1
 8008724:	08008863 	.word	0x08008863
 8008728:	0800878f 	.word	0x0800878f
 800872c:	0800881d 	.word	0x0800881d
 8008730:	080086e1 	.word	0x080086e1
 8008734:	080086e1 	.word	0x080086e1
 8008738:	08008885 	.word	0x08008885
 800873c:	080086e1 	.word	0x080086e1
 8008740:	0800878f 	.word	0x0800878f
 8008744:	080086e1 	.word	0x080086e1
 8008748:	080086e1 	.word	0x080086e1
 800874c:	08008825 	.word	0x08008825
 8008750:	6833      	ldr	r3, [r6, #0]
 8008752:	1d1a      	adds	r2, r3, #4
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	6032      	str	r2, [r6, #0]
 8008758:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800875c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008760:	2301      	movs	r3, #1
 8008762:	e09c      	b.n	800889e <_printf_i+0x1e6>
 8008764:	6833      	ldr	r3, [r6, #0]
 8008766:	6820      	ldr	r0, [r4, #0]
 8008768:	1d19      	adds	r1, r3, #4
 800876a:	6031      	str	r1, [r6, #0]
 800876c:	0606      	lsls	r6, r0, #24
 800876e:	d501      	bpl.n	8008774 <_printf_i+0xbc>
 8008770:	681d      	ldr	r5, [r3, #0]
 8008772:	e003      	b.n	800877c <_printf_i+0xc4>
 8008774:	0645      	lsls	r5, r0, #25
 8008776:	d5fb      	bpl.n	8008770 <_printf_i+0xb8>
 8008778:	f9b3 5000 	ldrsh.w	r5, [r3]
 800877c:	2d00      	cmp	r5, #0
 800877e:	da03      	bge.n	8008788 <_printf_i+0xd0>
 8008780:	232d      	movs	r3, #45	@ 0x2d
 8008782:	426d      	negs	r5, r5
 8008784:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008788:	4858      	ldr	r0, [pc, #352]	@ (80088ec <_printf_i+0x234>)
 800878a:	230a      	movs	r3, #10
 800878c:	e011      	b.n	80087b2 <_printf_i+0xfa>
 800878e:	6821      	ldr	r1, [r4, #0]
 8008790:	6833      	ldr	r3, [r6, #0]
 8008792:	0608      	lsls	r0, r1, #24
 8008794:	f853 5b04 	ldr.w	r5, [r3], #4
 8008798:	d402      	bmi.n	80087a0 <_printf_i+0xe8>
 800879a:	0649      	lsls	r1, r1, #25
 800879c:	bf48      	it	mi
 800879e:	b2ad      	uxthmi	r5, r5
 80087a0:	2f6f      	cmp	r7, #111	@ 0x6f
 80087a2:	4852      	ldr	r0, [pc, #328]	@ (80088ec <_printf_i+0x234>)
 80087a4:	6033      	str	r3, [r6, #0]
 80087a6:	bf14      	ite	ne
 80087a8:	230a      	movne	r3, #10
 80087aa:	2308      	moveq	r3, #8
 80087ac:	2100      	movs	r1, #0
 80087ae:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80087b2:	6866      	ldr	r6, [r4, #4]
 80087b4:	60a6      	str	r6, [r4, #8]
 80087b6:	2e00      	cmp	r6, #0
 80087b8:	db05      	blt.n	80087c6 <_printf_i+0x10e>
 80087ba:	6821      	ldr	r1, [r4, #0]
 80087bc:	432e      	orrs	r6, r5
 80087be:	f021 0104 	bic.w	r1, r1, #4
 80087c2:	6021      	str	r1, [r4, #0]
 80087c4:	d04b      	beq.n	800885e <_printf_i+0x1a6>
 80087c6:	4616      	mov	r6, r2
 80087c8:	fbb5 f1f3 	udiv	r1, r5, r3
 80087cc:	fb03 5711 	mls	r7, r3, r1, r5
 80087d0:	5dc7      	ldrb	r7, [r0, r7]
 80087d2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80087d6:	462f      	mov	r7, r5
 80087d8:	42bb      	cmp	r3, r7
 80087da:	460d      	mov	r5, r1
 80087dc:	d9f4      	bls.n	80087c8 <_printf_i+0x110>
 80087de:	2b08      	cmp	r3, #8
 80087e0:	d10b      	bne.n	80087fa <_printf_i+0x142>
 80087e2:	6823      	ldr	r3, [r4, #0]
 80087e4:	07df      	lsls	r7, r3, #31
 80087e6:	d508      	bpl.n	80087fa <_printf_i+0x142>
 80087e8:	6923      	ldr	r3, [r4, #16]
 80087ea:	6861      	ldr	r1, [r4, #4]
 80087ec:	4299      	cmp	r1, r3
 80087ee:	bfde      	ittt	le
 80087f0:	2330      	movle	r3, #48	@ 0x30
 80087f2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80087f6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80087fa:	1b92      	subs	r2, r2, r6
 80087fc:	6122      	str	r2, [r4, #16]
 80087fe:	f8cd a000 	str.w	sl, [sp]
 8008802:	464b      	mov	r3, r9
 8008804:	aa03      	add	r2, sp, #12
 8008806:	4621      	mov	r1, r4
 8008808:	4640      	mov	r0, r8
 800880a:	f7ff fee7 	bl	80085dc <_printf_common>
 800880e:	3001      	adds	r0, #1
 8008810:	d14a      	bne.n	80088a8 <_printf_i+0x1f0>
 8008812:	f04f 30ff 	mov.w	r0, #4294967295
 8008816:	b004      	add	sp, #16
 8008818:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800881c:	6823      	ldr	r3, [r4, #0]
 800881e:	f043 0320 	orr.w	r3, r3, #32
 8008822:	6023      	str	r3, [r4, #0]
 8008824:	4832      	ldr	r0, [pc, #200]	@ (80088f0 <_printf_i+0x238>)
 8008826:	2778      	movs	r7, #120	@ 0x78
 8008828:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800882c:	6823      	ldr	r3, [r4, #0]
 800882e:	6831      	ldr	r1, [r6, #0]
 8008830:	061f      	lsls	r7, r3, #24
 8008832:	f851 5b04 	ldr.w	r5, [r1], #4
 8008836:	d402      	bmi.n	800883e <_printf_i+0x186>
 8008838:	065f      	lsls	r7, r3, #25
 800883a:	bf48      	it	mi
 800883c:	b2ad      	uxthmi	r5, r5
 800883e:	6031      	str	r1, [r6, #0]
 8008840:	07d9      	lsls	r1, r3, #31
 8008842:	bf44      	itt	mi
 8008844:	f043 0320 	orrmi.w	r3, r3, #32
 8008848:	6023      	strmi	r3, [r4, #0]
 800884a:	b11d      	cbz	r5, 8008854 <_printf_i+0x19c>
 800884c:	2310      	movs	r3, #16
 800884e:	e7ad      	b.n	80087ac <_printf_i+0xf4>
 8008850:	4826      	ldr	r0, [pc, #152]	@ (80088ec <_printf_i+0x234>)
 8008852:	e7e9      	b.n	8008828 <_printf_i+0x170>
 8008854:	6823      	ldr	r3, [r4, #0]
 8008856:	f023 0320 	bic.w	r3, r3, #32
 800885a:	6023      	str	r3, [r4, #0]
 800885c:	e7f6      	b.n	800884c <_printf_i+0x194>
 800885e:	4616      	mov	r6, r2
 8008860:	e7bd      	b.n	80087de <_printf_i+0x126>
 8008862:	6833      	ldr	r3, [r6, #0]
 8008864:	6825      	ldr	r5, [r4, #0]
 8008866:	6961      	ldr	r1, [r4, #20]
 8008868:	1d18      	adds	r0, r3, #4
 800886a:	6030      	str	r0, [r6, #0]
 800886c:	062e      	lsls	r6, r5, #24
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	d501      	bpl.n	8008876 <_printf_i+0x1be>
 8008872:	6019      	str	r1, [r3, #0]
 8008874:	e002      	b.n	800887c <_printf_i+0x1c4>
 8008876:	0668      	lsls	r0, r5, #25
 8008878:	d5fb      	bpl.n	8008872 <_printf_i+0x1ba>
 800887a:	8019      	strh	r1, [r3, #0]
 800887c:	2300      	movs	r3, #0
 800887e:	6123      	str	r3, [r4, #16]
 8008880:	4616      	mov	r6, r2
 8008882:	e7bc      	b.n	80087fe <_printf_i+0x146>
 8008884:	6833      	ldr	r3, [r6, #0]
 8008886:	1d1a      	adds	r2, r3, #4
 8008888:	6032      	str	r2, [r6, #0]
 800888a:	681e      	ldr	r6, [r3, #0]
 800888c:	6862      	ldr	r2, [r4, #4]
 800888e:	2100      	movs	r1, #0
 8008890:	4630      	mov	r0, r6
 8008892:	f7f7 fc9d 	bl	80001d0 <memchr>
 8008896:	b108      	cbz	r0, 800889c <_printf_i+0x1e4>
 8008898:	1b80      	subs	r0, r0, r6
 800889a:	6060      	str	r0, [r4, #4]
 800889c:	6863      	ldr	r3, [r4, #4]
 800889e:	6123      	str	r3, [r4, #16]
 80088a0:	2300      	movs	r3, #0
 80088a2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80088a6:	e7aa      	b.n	80087fe <_printf_i+0x146>
 80088a8:	6923      	ldr	r3, [r4, #16]
 80088aa:	4632      	mov	r2, r6
 80088ac:	4649      	mov	r1, r9
 80088ae:	4640      	mov	r0, r8
 80088b0:	47d0      	blx	sl
 80088b2:	3001      	adds	r0, #1
 80088b4:	d0ad      	beq.n	8008812 <_printf_i+0x15a>
 80088b6:	6823      	ldr	r3, [r4, #0]
 80088b8:	079b      	lsls	r3, r3, #30
 80088ba:	d413      	bmi.n	80088e4 <_printf_i+0x22c>
 80088bc:	68e0      	ldr	r0, [r4, #12]
 80088be:	9b03      	ldr	r3, [sp, #12]
 80088c0:	4298      	cmp	r0, r3
 80088c2:	bfb8      	it	lt
 80088c4:	4618      	movlt	r0, r3
 80088c6:	e7a6      	b.n	8008816 <_printf_i+0x15e>
 80088c8:	2301      	movs	r3, #1
 80088ca:	4632      	mov	r2, r6
 80088cc:	4649      	mov	r1, r9
 80088ce:	4640      	mov	r0, r8
 80088d0:	47d0      	blx	sl
 80088d2:	3001      	adds	r0, #1
 80088d4:	d09d      	beq.n	8008812 <_printf_i+0x15a>
 80088d6:	3501      	adds	r5, #1
 80088d8:	68e3      	ldr	r3, [r4, #12]
 80088da:	9903      	ldr	r1, [sp, #12]
 80088dc:	1a5b      	subs	r3, r3, r1
 80088de:	42ab      	cmp	r3, r5
 80088e0:	dcf2      	bgt.n	80088c8 <_printf_i+0x210>
 80088e2:	e7eb      	b.n	80088bc <_printf_i+0x204>
 80088e4:	2500      	movs	r5, #0
 80088e6:	f104 0619 	add.w	r6, r4, #25
 80088ea:	e7f5      	b.n	80088d8 <_printf_i+0x220>
 80088ec:	0802614c 	.word	0x0802614c
 80088f0:	0802615d 	.word	0x0802615d

080088f4 <__swbuf_r>:
 80088f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80088f6:	460e      	mov	r6, r1
 80088f8:	4614      	mov	r4, r2
 80088fa:	4605      	mov	r5, r0
 80088fc:	b118      	cbz	r0, 8008906 <__swbuf_r+0x12>
 80088fe:	6a03      	ldr	r3, [r0, #32]
 8008900:	b90b      	cbnz	r3, 8008906 <__swbuf_r+0x12>
 8008902:	f7ff fa41 	bl	8007d88 <__sinit>
 8008906:	69a3      	ldr	r3, [r4, #24]
 8008908:	60a3      	str	r3, [r4, #8]
 800890a:	89a3      	ldrh	r3, [r4, #12]
 800890c:	071a      	lsls	r2, r3, #28
 800890e:	d501      	bpl.n	8008914 <__swbuf_r+0x20>
 8008910:	6923      	ldr	r3, [r4, #16]
 8008912:	b943      	cbnz	r3, 8008926 <__swbuf_r+0x32>
 8008914:	4621      	mov	r1, r4
 8008916:	4628      	mov	r0, r5
 8008918:	f000 f82a 	bl	8008970 <__swsetup_r>
 800891c:	b118      	cbz	r0, 8008926 <__swbuf_r+0x32>
 800891e:	f04f 37ff 	mov.w	r7, #4294967295
 8008922:	4638      	mov	r0, r7
 8008924:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008926:	6823      	ldr	r3, [r4, #0]
 8008928:	6922      	ldr	r2, [r4, #16]
 800892a:	1a98      	subs	r0, r3, r2
 800892c:	6963      	ldr	r3, [r4, #20]
 800892e:	b2f6      	uxtb	r6, r6
 8008930:	4283      	cmp	r3, r0
 8008932:	4637      	mov	r7, r6
 8008934:	dc05      	bgt.n	8008942 <__swbuf_r+0x4e>
 8008936:	4621      	mov	r1, r4
 8008938:	4628      	mov	r0, r5
 800893a:	f7ff fcbd 	bl	80082b8 <_fflush_r>
 800893e:	2800      	cmp	r0, #0
 8008940:	d1ed      	bne.n	800891e <__swbuf_r+0x2a>
 8008942:	68a3      	ldr	r3, [r4, #8]
 8008944:	3b01      	subs	r3, #1
 8008946:	60a3      	str	r3, [r4, #8]
 8008948:	6823      	ldr	r3, [r4, #0]
 800894a:	1c5a      	adds	r2, r3, #1
 800894c:	6022      	str	r2, [r4, #0]
 800894e:	701e      	strb	r6, [r3, #0]
 8008950:	6962      	ldr	r2, [r4, #20]
 8008952:	1c43      	adds	r3, r0, #1
 8008954:	429a      	cmp	r2, r3
 8008956:	d004      	beq.n	8008962 <__swbuf_r+0x6e>
 8008958:	89a3      	ldrh	r3, [r4, #12]
 800895a:	07db      	lsls	r3, r3, #31
 800895c:	d5e1      	bpl.n	8008922 <__swbuf_r+0x2e>
 800895e:	2e0a      	cmp	r6, #10
 8008960:	d1df      	bne.n	8008922 <__swbuf_r+0x2e>
 8008962:	4621      	mov	r1, r4
 8008964:	4628      	mov	r0, r5
 8008966:	f7ff fca7 	bl	80082b8 <_fflush_r>
 800896a:	2800      	cmp	r0, #0
 800896c:	d0d9      	beq.n	8008922 <__swbuf_r+0x2e>
 800896e:	e7d6      	b.n	800891e <__swbuf_r+0x2a>

08008970 <__swsetup_r>:
 8008970:	b538      	push	{r3, r4, r5, lr}
 8008972:	4b29      	ldr	r3, [pc, #164]	@ (8008a18 <__swsetup_r+0xa8>)
 8008974:	4605      	mov	r5, r0
 8008976:	6818      	ldr	r0, [r3, #0]
 8008978:	460c      	mov	r4, r1
 800897a:	b118      	cbz	r0, 8008984 <__swsetup_r+0x14>
 800897c:	6a03      	ldr	r3, [r0, #32]
 800897e:	b90b      	cbnz	r3, 8008984 <__swsetup_r+0x14>
 8008980:	f7ff fa02 	bl	8007d88 <__sinit>
 8008984:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008988:	0719      	lsls	r1, r3, #28
 800898a:	d422      	bmi.n	80089d2 <__swsetup_r+0x62>
 800898c:	06da      	lsls	r2, r3, #27
 800898e:	d407      	bmi.n	80089a0 <__swsetup_r+0x30>
 8008990:	2209      	movs	r2, #9
 8008992:	602a      	str	r2, [r5, #0]
 8008994:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008998:	81a3      	strh	r3, [r4, #12]
 800899a:	f04f 30ff 	mov.w	r0, #4294967295
 800899e:	e033      	b.n	8008a08 <__swsetup_r+0x98>
 80089a0:	0758      	lsls	r0, r3, #29
 80089a2:	d512      	bpl.n	80089ca <__swsetup_r+0x5a>
 80089a4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80089a6:	b141      	cbz	r1, 80089ba <__swsetup_r+0x4a>
 80089a8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80089ac:	4299      	cmp	r1, r3
 80089ae:	d002      	beq.n	80089b6 <__swsetup_r+0x46>
 80089b0:	4628      	mov	r0, r5
 80089b2:	f7ff fafd 	bl	8007fb0 <_free_r>
 80089b6:	2300      	movs	r3, #0
 80089b8:	6363      	str	r3, [r4, #52]	@ 0x34
 80089ba:	89a3      	ldrh	r3, [r4, #12]
 80089bc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80089c0:	81a3      	strh	r3, [r4, #12]
 80089c2:	2300      	movs	r3, #0
 80089c4:	6063      	str	r3, [r4, #4]
 80089c6:	6923      	ldr	r3, [r4, #16]
 80089c8:	6023      	str	r3, [r4, #0]
 80089ca:	89a3      	ldrh	r3, [r4, #12]
 80089cc:	f043 0308 	orr.w	r3, r3, #8
 80089d0:	81a3      	strh	r3, [r4, #12]
 80089d2:	6923      	ldr	r3, [r4, #16]
 80089d4:	b94b      	cbnz	r3, 80089ea <__swsetup_r+0x7a>
 80089d6:	89a3      	ldrh	r3, [r4, #12]
 80089d8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80089dc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80089e0:	d003      	beq.n	80089ea <__swsetup_r+0x7a>
 80089e2:	4621      	mov	r1, r4
 80089e4:	4628      	mov	r0, r5
 80089e6:	f000 f883 	bl	8008af0 <__smakebuf_r>
 80089ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80089ee:	f013 0201 	ands.w	r2, r3, #1
 80089f2:	d00a      	beq.n	8008a0a <__swsetup_r+0x9a>
 80089f4:	2200      	movs	r2, #0
 80089f6:	60a2      	str	r2, [r4, #8]
 80089f8:	6962      	ldr	r2, [r4, #20]
 80089fa:	4252      	negs	r2, r2
 80089fc:	61a2      	str	r2, [r4, #24]
 80089fe:	6922      	ldr	r2, [r4, #16]
 8008a00:	b942      	cbnz	r2, 8008a14 <__swsetup_r+0xa4>
 8008a02:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008a06:	d1c5      	bne.n	8008994 <__swsetup_r+0x24>
 8008a08:	bd38      	pop	{r3, r4, r5, pc}
 8008a0a:	0799      	lsls	r1, r3, #30
 8008a0c:	bf58      	it	pl
 8008a0e:	6962      	ldrpl	r2, [r4, #20]
 8008a10:	60a2      	str	r2, [r4, #8]
 8008a12:	e7f4      	b.n	80089fe <__swsetup_r+0x8e>
 8008a14:	2000      	movs	r0, #0
 8008a16:	e7f7      	b.n	8008a08 <__swsetup_r+0x98>
 8008a18:	2000001c 	.word	0x2000001c

08008a1c <_raise_r>:
 8008a1c:	291f      	cmp	r1, #31
 8008a1e:	b538      	push	{r3, r4, r5, lr}
 8008a20:	4605      	mov	r5, r0
 8008a22:	460c      	mov	r4, r1
 8008a24:	d904      	bls.n	8008a30 <_raise_r+0x14>
 8008a26:	2316      	movs	r3, #22
 8008a28:	6003      	str	r3, [r0, #0]
 8008a2a:	f04f 30ff 	mov.w	r0, #4294967295
 8008a2e:	bd38      	pop	{r3, r4, r5, pc}
 8008a30:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008a32:	b112      	cbz	r2, 8008a3a <_raise_r+0x1e>
 8008a34:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008a38:	b94b      	cbnz	r3, 8008a4e <_raise_r+0x32>
 8008a3a:	4628      	mov	r0, r5
 8008a3c:	f000 f830 	bl	8008aa0 <_getpid_r>
 8008a40:	4622      	mov	r2, r4
 8008a42:	4601      	mov	r1, r0
 8008a44:	4628      	mov	r0, r5
 8008a46:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008a4a:	f000 b817 	b.w	8008a7c <_kill_r>
 8008a4e:	2b01      	cmp	r3, #1
 8008a50:	d00a      	beq.n	8008a68 <_raise_r+0x4c>
 8008a52:	1c59      	adds	r1, r3, #1
 8008a54:	d103      	bne.n	8008a5e <_raise_r+0x42>
 8008a56:	2316      	movs	r3, #22
 8008a58:	6003      	str	r3, [r0, #0]
 8008a5a:	2001      	movs	r0, #1
 8008a5c:	e7e7      	b.n	8008a2e <_raise_r+0x12>
 8008a5e:	2100      	movs	r1, #0
 8008a60:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008a64:	4620      	mov	r0, r4
 8008a66:	4798      	blx	r3
 8008a68:	2000      	movs	r0, #0
 8008a6a:	e7e0      	b.n	8008a2e <_raise_r+0x12>

08008a6c <raise>:
 8008a6c:	4b02      	ldr	r3, [pc, #8]	@ (8008a78 <raise+0xc>)
 8008a6e:	4601      	mov	r1, r0
 8008a70:	6818      	ldr	r0, [r3, #0]
 8008a72:	f7ff bfd3 	b.w	8008a1c <_raise_r>
 8008a76:	bf00      	nop
 8008a78:	2000001c 	.word	0x2000001c

08008a7c <_kill_r>:
 8008a7c:	b538      	push	{r3, r4, r5, lr}
 8008a7e:	4d07      	ldr	r5, [pc, #28]	@ (8008a9c <_kill_r+0x20>)
 8008a80:	2300      	movs	r3, #0
 8008a82:	4604      	mov	r4, r0
 8008a84:	4608      	mov	r0, r1
 8008a86:	4611      	mov	r1, r2
 8008a88:	602b      	str	r3, [r5, #0]
 8008a8a:	f7f9 ffc3 	bl	8002a14 <_kill>
 8008a8e:	1c43      	adds	r3, r0, #1
 8008a90:	d102      	bne.n	8008a98 <_kill_r+0x1c>
 8008a92:	682b      	ldr	r3, [r5, #0]
 8008a94:	b103      	cbz	r3, 8008a98 <_kill_r+0x1c>
 8008a96:	6023      	str	r3, [r4, #0]
 8008a98:	bd38      	pop	{r3, r4, r5, pc}
 8008a9a:	bf00      	nop
 8008a9c:	20001e44 	.word	0x20001e44

08008aa0 <_getpid_r>:
 8008aa0:	f7f9 bfb0 	b.w	8002a04 <_getpid>

08008aa4 <__swhatbuf_r>:
 8008aa4:	b570      	push	{r4, r5, r6, lr}
 8008aa6:	460c      	mov	r4, r1
 8008aa8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008aac:	2900      	cmp	r1, #0
 8008aae:	b096      	sub	sp, #88	@ 0x58
 8008ab0:	4615      	mov	r5, r2
 8008ab2:	461e      	mov	r6, r3
 8008ab4:	da0d      	bge.n	8008ad2 <__swhatbuf_r+0x2e>
 8008ab6:	89a3      	ldrh	r3, [r4, #12]
 8008ab8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008abc:	f04f 0100 	mov.w	r1, #0
 8008ac0:	bf14      	ite	ne
 8008ac2:	2340      	movne	r3, #64	@ 0x40
 8008ac4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008ac8:	2000      	movs	r0, #0
 8008aca:	6031      	str	r1, [r6, #0]
 8008acc:	602b      	str	r3, [r5, #0]
 8008ace:	b016      	add	sp, #88	@ 0x58
 8008ad0:	bd70      	pop	{r4, r5, r6, pc}
 8008ad2:	466a      	mov	r2, sp
 8008ad4:	f000 f848 	bl	8008b68 <_fstat_r>
 8008ad8:	2800      	cmp	r0, #0
 8008ada:	dbec      	blt.n	8008ab6 <__swhatbuf_r+0x12>
 8008adc:	9901      	ldr	r1, [sp, #4]
 8008ade:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008ae2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008ae6:	4259      	negs	r1, r3
 8008ae8:	4159      	adcs	r1, r3
 8008aea:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008aee:	e7eb      	b.n	8008ac8 <__swhatbuf_r+0x24>

08008af0 <__smakebuf_r>:
 8008af0:	898b      	ldrh	r3, [r1, #12]
 8008af2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008af4:	079d      	lsls	r5, r3, #30
 8008af6:	4606      	mov	r6, r0
 8008af8:	460c      	mov	r4, r1
 8008afa:	d507      	bpl.n	8008b0c <__smakebuf_r+0x1c>
 8008afc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008b00:	6023      	str	r3, [r4, #0]
 8008b02:	6123      	str	r3, [r4, #16]
 8008b04:	2301      	movs	r3, #1
 8008b06:	6163      	str	r3, [r4, #20]
 8008b08:	b003      	add	sp, #12
 8008b0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008b0c:	ab01      	add	r3, sp, #4
 8008b0e:	466a      	mov	r2, sp
 8008b10:	f7ff ffc8 	bl	8008aa4 <__swhatbuf_r>
 8008b14:	9f00      	ldr	r7, [sp, #0]
 8008b16:	4605      	mov	r5, r0
 8008b18:	4639      	mov	r1, r7
 8008b1a:	4630      	mov	r0, r6
 8008b1c:	f7ff fabc 	bl	8008098 <_malloc_r>
 8008b20:	b948      	cbnz	r0, 8008b36 <__smakebuf_r+0x46>
 8008b22:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008b26:	059a      	lsls	r2, r3, #22
 8008b28:	d4ee      	bmi.n	8008b08 <__smakebuf_r+0x18>
 8008b2a:	f023 0303 	bic.w	r3, r3, #3
 8008b2e:	f043 0302 	orr.w	r3, r3, #2
 8008b32:	81a3      	strh	r3, [r4, #12]
 8008b34:	e7e2      	b.n	8008afc <__smakebuf_r+0xc>
 8008b36:	89a3      	ldrh	r3, [r4, #12]
 8008b38:	6020      	str	r0, [r4, #0]
 8008b3a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008b3e:	81a3      	strh	r3, [r4, #12]
 8008b40:	9b01      	ldr	r3, [sp, #4]
 8008b42:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008b46:	b15b      	cbz	r3, 8008b60 <__smakebuf_r+0x70>
 8008b48:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008b4c:	4630      	mov	r0, r6
 8008b4e:	f000 f81d 	bl	8008b8c <_isatty_r>
 8008b52:	b128      	cbz	r0, 8008b60 <__smakebuf_r+0x70>
 8008b54:	89a3      	ldrh	r3, [r4, #12]
 8008b56:	f023 0303 	bic.w	r3, r3, #3
 8008b5a:	f043 0301 	orr.w	r3, r3, #1
 8008b5e:	81a3      	strh	r3, [r4, #12]
 8008b60:	89a3      	ldrh	r3, [r4, #12]
 8008b62:	431d      	orrs	r5, r3
 8008b64:	81a5      	strh	r5, [r4, #12]
 8008b66:	e7cf      	b.n	8008b08 <__smakebuf_r+0x18>

08008b68 <_fstat_r>:
 8008b68:	b538      	push	{r3, r4, r5, lr}
 8008b6a:	4d07      	ldr	r5, [pc, #28]	@ (8008b88 <_fstat_r+0x20>)
 8008b6c:	2300      	movs	r3, #0
 8008b6e:	4604      	mov	r4, r0
 8008b70:	4608      	mov	r0, r1
 8008b72:	4611      	mov	r1, r2
 8008b74:	602b      	str	r3, [r5, #0]
 8008b76:	f7f9 ffad 	bl	8002ad4 <_fstat>
 8008b7a:	1c43      	adds	r3, r0, #1
 8008b7c:	d102      	bne.n	8008b84 <_fstat_r+0x1c>
 8008b7e:	682b      	ldr	r3, [r5, #0]
 8008b80:	b103      	cbz	r3, 8008b84 <_fstat_r+0x1c>
 8008b82:	6023      	str	r3, [r4, #0]
 8008b84:	bd38      	pop	{r3, r4, r5, pc}
 8008b86:	bf00      	nop
 8008b88:	20001e44 	.word	0x20001e44

08008b8c <_isatty_r>:
 8008b8c:	b538      	push	{r3, r4, r5, lr}
 8008b8e:	4d06      	ldr	r5, [pc, #24]	@ (8008ba8 <_isatty_r+0x1c>)
 8008b90:	2300      	movs	r3, #0
 8008b92:	4604      	mov	r4, r0
 8008b94:	4608      	mov	r0, r1
 8008b96:	602b      	str	r3, [r5, #0]
 8008b98:	f7f9 ffac 	bl	8002af4 <_isatty>
 8008b9c:	1c43      	adds	r3, r0, #1
 8008b9e:	d102      	bne.n	8008ba6 <_isatty_r+0x1a>
 8008ba0:	682b      	ldr	r3, [r5, #0]
 8008ba2:	b103      	cbz	r3, 8008ba6 <_isatty_r+0x1a>
 8008ba4:	6023      	str	r3, [r4, #0]
 8008ba6:	bd38      	pop	{r3, r4, r5, pc}
 8008ba8:	20001e44 	.word	0x20001e44

08008bac <sqrtf>:
 8008bac:	b508      	push	{r3, lr}
 8008bae:	ed2d 8b02 	vpush	{d8}
 8008bb2:	eeb0 8a40 	vmov.f32	s16, s0
 8008bb6:	f000 f817 	bl	8008be8 <__ieee754_sqrtf>
 8008bba:	eeb4 8a48 	vcmp.f32	s16, s16
 8008bbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008bc2:	d60c      	bvs.n	8008bde <sqrtf+0x32>
 8008bc4:	eddf 8a07 	vldr	s17, [pc, #28]	@ 8008be4 <sqrtf+0x38>
 8008bc8:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8008bcc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008bd0:	d505      	bpl.n	8008bde <sqrtf+0x32>
 8008bd2:	f7ff f9a1 	bl	8007f18 <__errno>
 8008bd6:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8008bda:	2321      	movs	r3, #33	@ 0x21
 8008bdc:	6003      	str	r3, [r0, #0]
 8008bde:	ecbd 8b02 	vpop	{d8}
 8008be2:	bd08      	pop	{r3, pc}
 8008be4:	00000000 	.word	0x00000000

08008be8 <__ieee754_sqrtf>:
 8008be8:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8008bec:	4770      	bx	lr
	...

08008bf0 <_init>:
 8008bf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008bf2:	bf00      	nop
 8008bf4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008bf6:	bc08      	pop	{r3}
 8008bf8:	469e      	mov	lr, r3
 8008bfa:	4770      	bx	lr

08008bfc <_fini>:
 8008bfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008bfe:	bf00      	nop
 8008c00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008c02:	bc08      	pop	{r3}
 8008c04:	469e      	mov	lr, r3
 8008c06:	4770      	bx	lr
