// Seed: 1628697229
module module_0;
  assign id_1 = 1'b0;
  wire id_2;
endmodule
module module_1 (
    inout tri1 id_0,
    input wor id_1,
    output wand id_2,
    input supply1 id_3
);
  assign id_0 = 1 == id_0;
  reg id_5;
  supply0 id_6;
  wire id_7;
  if (id_3) begin
    begin
      wire id_8;
      always id_5 <= 1'b0;
    end
  end else begin
    begin
      wire id_9, id_10, id_11;
      assign id_2 = {1{1'b0}};
      assign id_6 = id_5 == (1);
    end
  end
  module_0();
  tri id_12 = 1;
  assign id_6 = 1;
endmodule
