TimeQuest Timing Analyzer report for Lab11
Mon Nov 16 15:10:59 2020
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'RAMclock'
 12. Slow Model Setup: '74112:inst|8'
 13. Slow Model Hold: 'RAMclock'
 14. Slow Model Hold: '74112:inst|8'
 15. Slow Model Minimum Pulse Width: 'RAMclock'
 16. Slow Model Minimum Pulse Width: '74112:inst|8'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Fast Model Setup Summary
 22. Fast Model Hold Summary
 23. Fast Model Recovery Summary
 24. Fast Model Removal Summary
 25. Fast Model Minimum Pulse Width Summary
 26. Fast Model Setup: 'RAMclock'
 27. Fast Model Setup: '74112:inst|8'
 28. Fast Model Hold: 'RAMclock'
 29. Fast Model Hold: '74112:inst|8'
 30. Fast Model Minimum Pulse Width: 'RAMclock'
 31. Fast Model Minimum Pulse Width: '74112:inst|8'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Multicorner Timing Analysis Summary
 37. Setup Times
 38. Hold Times
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Setup Transfers
 42. Hold Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Lab11                                                             ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                     ;
+--------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------+
; Clock Name   ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets          ;
+--------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------+
; 74112:inst|8 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { 74112:inst|8 } ;
; RAMclock     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { RAMclock }     ;
+--------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------+


+----------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                            ;
+------------+-----------------+--------------+------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name   ; Note                                                 ;
+------------+-----------------+--------------+------------------------------------------------------+
; 280.58 MHz ; 195.01 MHz      ; RAMclock     ; limit due to low minimum pulse width violation (tcl) ;
; 1443.0 MHz ; 450.05 MHz      ; 74112:inst|8 ; limit due to low minimum pulse width violation (tcl) ;
+------------+-----------------+--------------+------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------+
; Slow Model Setup Summary              ;
+--------------+--------+---------------+
; Clock        ; Slack  ; End Point TNS ;
+--------------+--------+---------------+
; RAMclock     ; -2.564 ; -37.120       ;
; 74112:inst|8 ; 0.307  ; 0.000         ;
+--------------+--------+---------------+


+---------------------------------------+
; Slow Model Hold Summary               ;
+--------------+--------+---------------+
; Clock        ; Slack  ; End Point TNS ;
+--------------+--------+---------------+
; RAMclock     ; -3.435 ; -7.062        ;
; 74112:inst|8 ; 0.445  ; 0.000         ;
+--------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+--------------+--------+----------------+
; Clock        ; Slack  ; End Point TNS  ;
+--------------+--------+----------------+
; RAMclock     ; -2.064 ; -122.403       ;
; 74112:inst|8 ; -0.611 ; -4.888         ;
+--------------+--------+----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'RAMclock'                                                                                                                                                                                                                                                                                 ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.564 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_we_reg       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[7]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg0 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[7]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg1 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[7]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg2 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[7]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg3 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[7]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_we_reg       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[6]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg0 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[6]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg1 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[6]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg2 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[6]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg3 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[6]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_we_reg       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[5]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg0 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[5]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg1 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[5]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg2 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[5]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg3 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[5]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_we_reg       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[4]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg0 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[4]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg1 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[4]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg2 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[4]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg3 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[4]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_we_reg       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[3]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg0 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[3]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg1 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[3]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg2 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[3]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg3 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[3]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_we_reg       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[2]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg0 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[2]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg1 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[2]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg2 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[2]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg3 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[2]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_we_reg       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[1]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg0 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[1]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg1 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[1]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg2 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[1]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg3 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[1]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_we_reg       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[0]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg0 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[0]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg1 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[0]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg2 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[0]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg3 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[0]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.023     ; 3.501      ;
; -2.076 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_datain_reg0  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_memory_reg0  ; RAMclock     ; RAMclock    ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_datain_reg1  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a1~porta_memory_reg0  ; RAMclock     ; RAMclock    ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_datain_reg2  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a2~porta_memory_reg0  ; RAMclock     ; RAMclock    ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_datain_reg3  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a3~porta_memory_reg0  ; RAMclock     ; RAMclock    ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_datain_reg4  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a4~porta_memory_reg0  ; RAMclock     ; RAMclock    ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_datain_reg5  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a5~porta_memory_reg0  ; RAMclock     ; RAMclock    ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_datain_reg6  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a6~porta_memory_reg0  ; RAMclock     ; RAMclock    ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_datain_reg7  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a7~porta_memory_reg0  ; RAMclock     ; RAMclock    ; 1.000        ; -0.022     ; 3.014      ;
; 0.757  ; 74193:inst5|24                                                                                                ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg2 ; 74112:inst|8 ; RAMclock    ; 1.000        ; 1.955      ; 2.158      ;
; 1.410  ; 74193:inst5|23                                                                                                ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg3 ; 74112:inst|8 ; RAMclock    ; 1.000        ; 1.899      ; 1.449      ;
; 1.833  ; 74193:inst5|25                                                                                                ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg1 ; 74112:inst|8 ; RAMclock    ; 1.000        ; 2.306      ; 1.433      ;
; 2.467  ; 74193:inst5|26                                                                                                ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg0 ; 74112:inst|8 ; RAMclock    ; 1.000        ; 2.949      ; 1.442      ;
; 3.687  ; 74112:inst|8                                                                                                  ; 74112:inst|8                                                                                                  ; 74112:inst|8 ; RAMclock    ; 0.500        ; 3.603      ; 0.731      ;
; 4.187  ; 74112:inst|8                                                                                                  ; 74112:inst|8                                                                                                  ; 74112:inst|8 ; RAMclock    ; 1.000        ; 3.603      ; 0.731      ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: '74112:inst|8'                                                                               ;
+-------+----------------+----------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node      ; To Node        ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+----------------+--------------+--------------+--------------+------------+------------+
; 0.307 ; 74193:inst5|23 ; 74193:inst5|23 ; 74112:inst|8 ; 74112:inst|8 ; 1.000        ; 0.000      ; 0.731      ;
; 0.307 ; 74193:inst5|24 ; 74193:inst5|24 ; 74112:inst|8 ; 74112:inst|8 ; 1.000        ; 0.000      ; 0.731      ;
; 0.307 ; 74193:inst5|26 ; 74193:inst5|26 ; 74112:inst|8 ; 74112:inst|8 ; 1.000        ; 0.000      ; 0.731      ;
; 0.307 ; 74193:inst5|25 ; 74193:inst5|25 ; 74112:inst|8 ; 74112:inst|8 ; 1.000        ; 0.000      ; 0.731      ;
+-------+----------------+----------------+--------------+--------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'RAMclock'                                                                                                                                                                                                                                                                                  ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.435 ; 74112:inst|8                                                                                                  ; 74112:inst|8                                                                                                  ; 74112:inst|8 ; RAMclock    ; 0.000        ; 3.603      ; 0.731      ;
; -2.935 ; 74112:inst|8                                                                                                  ; 74112:inst|8                                                                                                  ; 74112:inst|8 ; RAMclock    ; -0.500       ; 3.603      ; 0.731      ;
; -1.757 ; 74193:inst5|26                                                                                                ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg0 ; 74112:inst|8 ; RAMclock    ; 0.000        ; 2.949      ; 1.442      ;
; -1.123 ; 74193:inst5|25                                                                                                ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg1 ; 74112:inst|8 ; RAMclock    ; 0.000        ; 2.306      ; 1.433      ;
; -0.700 ; 74193:inst5|23                                                                                                ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg3 ; 74112:inst|8 ; RAMclock    ; 0.000        ; 1.899      ; 1.449      ;
; -0.047 ; 74193:inst5|24                                                                                                ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg2 ; 74112:inst|8 ; RAMclock    ; 0.000        ; 1.955      ; 2.158      ;
; 2.786  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_datain_reg0  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_memory_reg0  ; RAMclock     ; RAMclock    ; 0.000        ; -0.022     ; 3.014      ;
; 2.786  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_datain_reg1  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a1~porta_memory_reg0  ; RAMclock     ; RAMclock    ; 0.000        ; -0.022     ; 3.014      ;
; 2.786  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_datain_reg2  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a2~porta_memory_reg0  ; RAMclock     ; RAMclock    ; 0.000        ; -0.022     ; 3.014      ;
; 2.786  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_datain_reg3  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a3~porta_memory_reg0  ; RAMclock     ; RAMclock    ; 0.000        ; -0.022     ; 3.014      ;
; 2.786  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_datain_reg4  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a4~porta_memory_reg0  ; RAMclock     ; RAMclock    ; 0.000        ; -0.022     ; 3.014      ;
; 2.786  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_datain_reg5  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a5~porta_memory_reg0  ; RAMclock     ; RAMclock    ; 0.000        ; -0.022     ; 3.014      ;
; 2.786  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_datain_reg6  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a6~porta_memory_reg0  ; RAMclock     ; RAMclock    ; 0.000        ; -0.022     ; 3.014      ;
; 2.786  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_datain_reg7  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a7~porta_memory_reg0  ; RAMclock     ; RAMclock    ; 0.000        ; -0.022     ; 3.014      ;
; 3.274  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_we_reg       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[7]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg0 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[7]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg1 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[7]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg2 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[7]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg3 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[7]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_we_reg       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[6]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg0 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[6]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg1 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[6]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg2 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[6]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg3 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[6]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_we_reg       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[5]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg0 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[5]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg1 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[5]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg2 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[5]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg3 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[5]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_we_reg       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[4]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg0 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[4]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg1 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[4]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg2 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[4]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg3 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[4]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_we_reg       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[3]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg0 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[3]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg1 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[3]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg2 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[3]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg3 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[3]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_we_reg       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[2]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg0 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[2]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg1 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[2]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg2 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[2]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg3 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[2]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_we_reg       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[1]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg0 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[1]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg1 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[1]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg2 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[1]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg3 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[1]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_we_reg       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[0]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg0 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[0]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg1 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[0]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg2 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[0]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg3 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[0]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.023     ; 3.501      ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: '74112:inst|8'                                                                                ;
+-------+----------------+----------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node      ; To Node        ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+----------------+--------------+--------------+--------------+------------+------------+
; 0.445 ; 74193:inst5|23 ; 74193:inst5|23 ; 74112:inst|8 ; 74112:inst|8 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; 74193:inst5|24 ; 74193:inst5|24 ; 74112:inst|8 ; 74112:inst|8 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; 74193:inst5|26 ; 74193:inst5|26 ; 74112:inst|8 ; 74112:inst|8 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; 74193:inst5|25 ; 74193:inst5|25 ; 74112:inst|8 ; 74112:inst|8 ; 0.000        ; 0.000      ; 0.731      ;
+-------+----------------+----------------+--------------+--------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'RAMclock'                                                                                                                                                        ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                        ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[0]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[0]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[1]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[1]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[2]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[2]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[3]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[3]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[4]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[4]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[5]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[5]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[6]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[6]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[7]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[7]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.469 ; 1.000        ; 2.469          ; Port Rate        ; RAMclock ; Rise       ; RAMclock                                                                                                      ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; RAMclock ; Rise       ; 74112:inst|8                                                                                                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; RAMclock ; Rise       ; 74112:inst|8                                                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; RAMclock ; Rise       ; RAMclock|combout                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; RAMclock ; Rise       ; RAMclock|combout                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; RAMclock ; Rise       ; inst9|altsyncram_component|auto_generated|ram_block1a0|clk0                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; RAMclock ; Rise       ; inst9|altsyncram_component|auto_generated|ram_block1a0|clk0                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; RAMclock ; Rise       ; inst|8|clk                                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; RAMclock ; Rise       ; inst|8|clk                                                                                                    ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: '74112:inst|8'                                                           ;
+--------+--------------+----------------+------------------+--------------+------------+------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock        ; Clock Edge ; Target           ;
+--------+--------------+----------------+------------------+--------------+------------+------------------+
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; 74112:inst|8 ; Fall       ; 74193:inst5|23   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; 74112:inst|8 ; Fall       ; 74193:inst5|23   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; 74112:inst|8 ; Fall       ; 74193:inst5|24   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; 74112:inst|8 ; Fall       ; 74193:inst5|24   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; 74112:inst|8 ; Fall       ; 74193:inst5|25   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; 74112:inst|8 ; Fall       ; 74193:inst5|25   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; 74112:inst|8 ; Fall       ; 74193:inst5|26   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; 74112:inst|8 ; Fall       ; 74193:inst5|26   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; 74112:inst|8 ; Fall       ; inst5|21|combout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; 74112:inst|8 ; Fall       ; inst5|21|combout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; 74112:inst|8 ; Rise       ; inst5|21|datab   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; 74112:inst|8 ; Rise       ; inst5|21|datab   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; 74112:inst|8 ; Fall       ; inst5|23|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; 74112:inst|8 ; Fall       ; inst5|23|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; 74112:inst|8 ; Fall       ; inst5|24|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; 74112:inst|8 ; Fall       ; inst5|24|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; 74112:inst|8 ; Fall       ; inst5|25|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; 74112:inst|8 ; Fall       ; inst5|25|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; 74112:inst|8 ; Rise       ; inst5|26|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; 74112:inst|8 ; Rise       ; inst5|26|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; 74112:inst|8 ; Fall       ; inst5|51|combout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; 74112:inst|8 ; Fall       ; inst5|51|combout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; 74112:inst|8 ; Rise       ; inst5|51|datab   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; 74112:inst|8 ; Rise       ; inst5|51|datab   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; 74112:inst|8 ; Fall       ; inst5|5|combout  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; 74112:inst|8 ; Fall       ; inst5|5|combout  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; 74112:inst|8 ; Rise       ; inst5|5|datad    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; 74112:inst|8 ; Rise       ; inst5|5|datad    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; 74112:inst|8 ; Rise       ; inst|8|regout    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; 74112:inst|8 ; Rise       ; inst|8|regout    ;
+--------+--------------+----------------+------------------+--------------+------------+------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; Din0        ; RAMclock   ; -0.783 ; -0.783 ; Fall       ; RAMclock        ;
; Din1        ; RAMclock   ; -0.776 ; -0.776 ; Fall       ; RAMclock        ;
; Din2        ; RAMclock   ; -0.805 ; -0.805 ; Fall       ; RAMclock        ;
; Din3        ; RAMclock   ; -0.828 ; -0.828 ; Fall       ; RAMclock        ;
; Din4        ; RAMclock   ; -0.782 ; -0.782 ; Fall       ; RAMclock        ;
; Din5        ; RAMclock   ; -0.735 ; -0.735 ; Fall       ; RAMclock        ;
; Din6        ; RAMclock   ; -0.873 ; -0.873 ; Fall       ; RAMclock        ;
; Din7        ; RAMclock   ; -1.398 ; -1.398 ; Fall       ; RAMclock        ;
; WriteEnable ; RAMclock   ; 3.669  ; 3.669  ; Fall       ; RAMclock        ;
+-------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; Din0        ; RAMclock   ; 1.073  ; 1.073  ; Fall       ; RAMclock        ;
; Din1        ; RAMclock   ; 1.066  ; 1.066  ; Fall       ; RAMclock        ;
; Din2        ; RAMclock   ; 1.095  ; 1.095  ; Fall       ; RAMclock        ;
; Din3        ; RAMclock   ; 1.118  ; 1.118  ; Fall       ; RAMclock        ;
; Din4        ; RAMclock   ; 1.072  ; 1.072  ; Fall       ; RAMclock        ;
; Din5        ; RAMclock   ; 1.025  ; 1.025  ; Fall       ; RAMclock        ;
; Din6        ; RAMclock   ; 1.163  ; 1.163  ; Fall       ; RAMclock        ;
; Din7        ; RAMclock   ; 1.688  ; 1.688  ; Fall       ; RAMclock        ;
; WriteEnable ; RAMclock   ; -3.379 ; -3.379 ; Fall       ; RAMclock        ;
+-------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+-----------+--------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+--------------+--------+--------+------------+-----------------+
; a2        ; 74112:inst|8 ; 8.545  ; 8.545  ; Fall       ; 74112:inst|8    ;
; b2        ; 74112:inst|8 ; 8.165  ; 8.165  ; Fall       ; 74112:inst|8    ;
; c2        ; 74112:inst|8 ; 8.728  ; 8.728  ; Fall       ; 74112:inst|8    ;
; d2        ; 74112:inst|8 ; 8.698  ; 8.698  ; Fall       ; 74112:inst|8    ;
; e2        ; 74112:inst|8 ; 8.696  ; 8.696  ; Fall       ; 74112:inst|8    ;
; f2        ; 74112:inst|8 ; 8.758  ; 8.758  ; Fall       ; 74112:inst|8    ;
; g2        ; 74112:inst|8 ; 8.925  ; 8.925  ; Fall       ; 74112:inst|8    ;
; a0        ; RAMclock     ; 10.705 ; 10.705 ; Fall       ; RAMclock        ;
; a1        ; RAMclock     ; 10.634 ; 10.634 ; Fall       ; RAMclock        ;
; b0        ; RAMclock     ; 10.833 ; 10.833 ; Fall       ; RAMclock        ;
; b1        ; RAMclock     ; 10.936 ; 10.936 ; Fall       ; RAMclock        ;
; c0        ; RAMclock     ; 10.511 ; 10.511 ; Fall       ; RAMclock        ;
; c1        ; RAMclock     ; 10.933 ; 10.933 ; Fall       ; RAMclock        ;
; d0        ; RAMclock     ; 10.507 ; 10.507 ; Fall       ; RAMclock        ;
; d1        ; RAMclock     ; 10.947 ; 10.947 ; Fall       ; RAMclock        ;
; e0        ; RAMclock     ; 10.752 ; 10.752 ; Fall       ; RAMclock        ;
; e1        ; RAMclock     ; 10.955 ; 10.955 ; Fall       ; RAMclock        ;
; f0        ; RAMclock     ; 10.870 ; 10.870 ; Fall       ; RAMclock        ;
; f1        ; RAMclock     ; 10.956 ; 10.956 ; Fall       ; RAMclock        ;
; g0        ; RAMclock     ; 10.861 ; 10.861 ; Fall       ; RAMclock        ;
; g1        ; RAMclock     ; 10.986 ; 10.986 ; Fall       ; RAMclock        ;
+-----------+--------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+-----------+--------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+--------------+--------+--------+------------+-----------------+
; a2        ; 74112:inst|8 ; 7.589  ; 7.589  ; Fall       ; 74112:inst|8    ;
; b2        ; 74112:inst|8 ; 7.217  ; 7.217  ; Fall       ; 74112:inst|8    ;
; c2        ; 74112:inst|8 ; 7.742  ; 7.742  ; Fall       ; 74112:inst|8    ;
; d2        ; 74112:inst|8 ; 7.746  ; 7.746  ; Fall       ; 74112:inst|8    ;
; e2        ; 74112:inst|8 ; 7.744  ; 7.744  ; Fall       ; 74112:inst|8    ;
; f2        ; 74112:inst|8 ; 7.805  ; 7.805  ; Fall       ; 74112:inst|8    ;
; g2        ; 74112:inst|8 ; 7.977  ; 7.977  ; Fall       ; 74112:inst|8    ;
; a0        ; RAMclock     ; 10.103 ; 10.103 ; Fall       ; RAMclock        ;
; a1        ; RAMclock     ; 9.889  ; 9.889  ; Fall       ; RAMclock        ;
; b0        ; RAMclock     ; 10.227 ; 10.227 ; Fall       ; RAMclock        ;
; b1        ; RAMclock     ; 10.194 ; 10.194 ; Fall       ; RAMclock        ;
; c0        ; RAMclock     ; 9.911  ; 9.911  ; Fall       ; RAMclock        ;
; c1        ; RAMclock     ; 10.191 ; 10.191 ; Fall       ; RAMclock        ;
; d0        ; RAMclock     ; 9.907  ; 9.907  ; Fall       ; RAMclock        ;
; d1        ; RAMclock     ; 10.202 ; 10.202 ; Fall       ; RAMclock        ;
; e0        ; RAMclock     ; 10.146 ; 10.146 ; Fall       ; RAMclock        ;
; e1        ; RAMclock     ; 10.216 ; 10.216 ; Fall       ; RAMclock        ;
; f0        ; RAMclock     ; 10.264 ; 10.264 ; Fall       ; RAMclock        ;
; f1        ; RAMclock     ; 10.246 ; 10.246 ; Fall       ; RAMclock        ;
; g0        ; RAMclock     ; 10.256 ; 10.256 ; Fall       ; RAMclock        ;
; g1        ; RAMclock     ; 10.245 ; 10.245 ; Fall       ; RAMclock        ;
+-----------+--------------+--------+--------+------------+-----------------+


+---------------------------------------+
; Fast Model Setup Summary              ;
+--------------+--------+---------------+
; Clock        ; Slack  ; End Point TNS ;
+--------------+--------+---------------+
; RAMclock     ; -1.460 ; -19.512       ;
; 74112:inst|8 ; 0.665  ; 0.000         ;
+--------------+--------+---------------+


+---------------------------------------+
; Fast Model Hold Summary               ;
+--------------+--------+---------------+
; Clock        ; Slack  ; End Point TNS ;
+--------------+--------+---------------+
; RAMclock     ; -1.665 ; -4.108        ;
; 74112:inst|8 ; 0.215  ; 0.000         ;
+--------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+--------------+--------+----------------+
; Clock        ; Slack  ; End Point TNS  ;
+--------------+--------+----------------+
; RAMclock     ; -2.000 ; -118.222       ;
; 74112:inst|8 ; -0.500 ; -4.000         ;
+--------------+--------+----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'RAMclock'                                                                                                                                                                                                                                                                                 ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.460 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_datain_reg0  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_memory_reg0  ; RAMclock     ; RAMclock    ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_datain_reg1  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a1~porta_memory_reg0  ; RAMclock     ; RAMclock    ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_datain_reg2  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a2~porta_memory_reg0  ; RAMclock     ; RAMclock    ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_datain_reg3  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a3~porta_memory_reg0  ; RAMclock     ; RAMclock    ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_datain_reg4  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a4~porta_memory_reg0  ; RAMclock     ; RAMclock    ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_datain_reg5  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a5~porta_memory_reg0  ; RAMclock     ; RAMclock    ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_datain_reg6  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a6~porta_memory_reg0  ; RAMclock     ; RAMclock    ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_datain_reg7  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a7~porta_memory_reg0  ; RAMclock     ; RAMclock    ; 1.000        ; -0.017     ; 2.442      ;
; -0.979 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_we_reg       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[7]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg0 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[7]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg1 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[7]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg2 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[7]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg3 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[7]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_we_reg       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[6]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg0 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[6]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg1 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[6]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg2 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[6]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg3 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[6]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_we_reg       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[5]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg0 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[5]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg1 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[5]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg2 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[5]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg3 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[5]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_we_reg       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[4]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg0 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[4]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg1 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[4]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg2 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[4]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg3 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[4]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_we_reg       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[3]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg0 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[3]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg1 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[3]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg2 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[3]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg3 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[3]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_we_reg       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[2]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg0 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[2]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg1 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[2]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg2 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[2]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg3 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[2]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_we_reg       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[1]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg0 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[1]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg1 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[1]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg2 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[1]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg3 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[1]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_we_reg       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[0]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg0 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[0]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg1 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[0]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg2 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[0]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg3 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[0]                          ; RAMclock     ; RAMclock    ; 1.000        ; -0.018     ; 1.960      ;
; 1.132  ; 74193:inst5|24                                                                                                ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg2 ; 74112:inst|8 ; RAMclock    ; 1.000        ; 1.045      ; 0.912      ;
; 1.418  ; 74193:inst5|23                                                                                                ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg3 ; 74112:inst|8 ; RAMclock    ; 1.000        ; 1.033      ; 0.614      ;
; 1.544  ; 74193:inst5|25                                                                                                ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg1 ; 74112:inst|8 ; RAMclock    ; 1.000        ; 1.146      ; 0.601      ;
; 1.793  ; 74193:inst5|26                                                                                                ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg0 ; 74112:inst|8 ; RAMclock    ; 1.000        ; 1.401      ; 0.607      ;
; 2.045  ; 74112:inst|8                                                                                                  ; 74112:inst|8                                                                                                  ; 74112:inst|8 ; RAMclock    ; 0.500        ; 1.739      ; 0.367      ;
; 2.545  ; 74112:inst|8                                                                                                  ; 74112:inst|8                                                                                                  ; 74112:inst|8 ; RAMclock    ; 1.000        ; 1.739      ; 0.367      ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: '74112:inst|8'                                                                               ;
+-------+----------------+----------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node      ; To Node        ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+----------------+--------------+--------------+--------------+------------+------------+
; 0.665 ; 74193:inst5|23 ; 74193:inst5|23 ; 74112:inst|8 ; 74112:inst|8 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; 74193:inst5|24 ; 74193:inst5|24 ; 74112:inst|8 ; 74112:inst|8 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; 74193:inst5|26 ; 74193:inst5|26 ; 74112:inst|8 ; 74112:inst|8 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; 74193:inst5|25 ; 74193:inst5|25 ; 74112:inst|8 ; 74112:inst|8 ; 1.000        ; 0.000      ; 0.367      ;
+-------+----------------+----------------+--------------+--------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'RAMclock'                                                                                                                                                                                                                                                                                  ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.665 ; 74112:inst|8                                                                                                  ; 74112:inst|8                                                                                                  ; 74112:inst|8 ; RAMclock    ; 0.000        ; 1.739      ; 0.367      ;
; -1.165 ; 74112:inst|8                                                                                                  ; 74112:inst|8                                                                                                  ; 74112:inst|8 ; RAMclock    ; -0.500       ; 1.739      ; 0.367      ;
; -0.932 ; 74193:inst5|26                                                                                                ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg0 ; 74112:inst|8 ; RAMclock    ; 0.000        ; 1.401      ; 0.607      ;
; -0.683 ; 74193:inst5|25                                                                                                ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg1 ; 74112:inst|8 ; RAMclock    ; 0.000        ; 1.146      ; 0.601      ;
; -0.557 ; 74193:inst5|23                                                                                                ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg3 ; 74112:inst|8 ; RAMclock    ; 0.000        ; 1.033      ; 0.614      ;
; -0.271 ; 74193:inst5|24                                                                                                ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg2 ; 74112:inst|8 ; RAMclock    ; 0.000        ; 1.045      ; 0.912      ;
; 1.840  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_we_reg       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[7]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg0 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[7]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg1 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[7]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg2 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[7]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg3 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[7]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_we_reg       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[6]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg0 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[6]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg1 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[6]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg2 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[6]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg3 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[6]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_we_reg       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[5]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg0 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[5]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg1 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[5]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg2 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[5]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg3 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[5]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_we_reg       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[4]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg0 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[4]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg1 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[4]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg2 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[4]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg3 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[4]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_we_reg       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[3]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg0 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[3]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg1 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[3]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg2 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[3]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg3 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[3]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_we_reg       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[2]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg0 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[2]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg1 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[2]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg2 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[2]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg3 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[2]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_we_reg       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[1]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg0 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[1]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg1 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[1]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg2 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[1]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg3 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[1]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_we_reg       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[0]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg0 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[0]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg1 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[0]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg2 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[0]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg3 ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[0]                          ; RAMclock     ; RAMclock    ; 0.000        ; -0.018     ; 1.960      ;
; 2.321  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_datain_reg0  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_memory_reg0  ; RAMclock     ; RAMclock    ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_datain_reg1  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a1~porta_memory_reg0  ; RAMclock     ; RAMclock    ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_datain_reg2  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a2~porta_memory_reg0  ; RAMclock     ; RAMclock    ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_datain_reg3  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a3~porta_memory_reg0  ; RAMclock     ; RAMclock    ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_datain_reg4  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a4~porta_memory_reg0  ; RAMclock     ; RAMclock    ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_datain_reg5  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a5~porta_memory_reg0  ; RAMclock     ; RAMclock    ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_datain_reg6  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a6~porta_memory_reg0  ; RAMclock     ; RAMclock    ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_datain_reg7  ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a7~porta_memory_reg0  ; RAMclock     ; RAMclock    ; 0.000        ; -0.017     ; 2.442      ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: '74112:inst|8'                                                                                ;
+-------+----------------+----------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node      ; To Node        ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+----------------+--------------+--------------+--------------+------------+------------+
; 0.215 ; 74193:inst5|23 ; 74193:inst5|23 ; 74112:inst|8 ; 74112:inst|8 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; 74193:inst5|24 ; 74193:inst5|24 ; 74112:inst|8 ; 74112:inst|8 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; 74193:inst5|26 ; 74193:inst5|26 ; 74112:inst|8 ; 74112:inst|8 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; 74193:inst5|25 ; 74193:inst5|25 ; 74112:inst|8 ; 74112:inst|8 ; 0.000        ; 0.000      ; 0.367      ;
+-------+----------------+----------------+--------------+--------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'RAMclock'                                                                                                                                                        ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                        ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[0]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[0]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[1]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[1]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[2]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[2]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[3]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[3]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[4]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[4]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[5]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[5]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[6]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[6]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[7]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|q_a[7]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; RAMclock ; Fall       ; Lab11RAM:inst9|altsyncram:altsyncram_component|altsyncram_fph1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; RAMclock ; Rise       ; RAMclock                                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; RAMclock ; Rise       ; 74112:inst|8                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; RAMclock ; Rise       ; 74112:inst|8                                                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; RAMclock ; Rise       ; RAMclock|combout                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; RAMclock ; Rise       ; RAMclock|combout                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; RAMclock ; Rise       ; inst9|altsyncram_component|auto_generated|ram_block1a0|clk0                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; RAMclock ; Rise       ; inst9|altsyncram_component|auto_generated|ram_block1a0|clk0                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; RAMclock ; Rise       ; inst|8|clk                                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; RAMclock ; Rise       ; inst|8|clk                                                                                                    ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: '74112:inst|8'                                                           ;
+--------+--------------+----------------+------------------+--------------+------------+------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock        ; Clock Edge ; Target           ;
+--------+--------------+----------------+------------------+--------------+------------+------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; 74112:inst|8 ; Fall       ; 74193:inst5|23   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; 74112:inst|8 ; Fall       ; 74193:inst5|23   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; 74112:inst|8 ; Fall       ; 74193:inst5|24   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; 74112:inst|8 ; Fall       ; 74193:inst5|24   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; 74112:inst|8 ; Fall       ; 74193:inst5|25   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; 74112:inst|8 ; Fall       ; 74193:inst5|25   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; 74112:inst|8 ; Fall       ; 74193:inst5|26   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; 74112:inst|8 ; Fall       ; 74193:inst5|26   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; 74112:inst|8 ; Fall       ; inst5|21|combout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; 74112:inst|8 ; Fall       ; inst5|21|combout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; 74112:inst|8 ; Rise       ; inst5|21|datab   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; 74112:inst|8 ; Rise       ; inst5|21|datab   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; 74112:inst|8 ; Fall       ; inst5|23|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; 74112:inst|8 ; Fall       ; inst5|23|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; 74112:inst|8 ; Fall       ; inst5|24|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; 74112:inst|8 ; Fall       ; inst5|24|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; 74112:inst|8 ; Fall       ; inst5|25|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; 74112:inst|8 ; Fall       ; inst5|25|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; 74112:inst|8 ; Rise       ; inst5|26|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; 74112:inst|8 ; Rise       ; inst5|26|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; 74112:inst|8 ; Fall       ; inst5|51|combout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; 74112:inst|8 ; Fall       ; inst5|51|combout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; 74112:inst|8 ; Rise       ; inst5|51|datab   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; 74112:inst|8 ; Rise       ; inst5|51|datab   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; 74112:inst|8 ; Fall       ; inst5|5|combout  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; 74112:inst|8 ; Fall       ; inst5|5|combout  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; 74112:inst|8 ; Rise       ; inst5|5|datad    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; 74112:inst|8 ; Rise       ; inst5|5|datad    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; 74112:inst|8 ; Rise       ; inst|8|regout    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; 74112:inst|8 ; Rise       ; inst|8|regout    ;
+--------+--------------+----------------+------------------+--------------+------------+------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; Din0        ; RAMclock   ; -0.454 ; -0.454 ; Fall       ; RAMclock        ;
; Din1        ; RAMclock   ; -0.447 ; -0.447 ; Fall       ; RAMclock        ;
; Din2        ; RAMclock   ; -0.461 ; -0.461 ; Fall       ; RAMclock        ;
; Din3        ; RAMclock   ; -0.491 ; -0.491 ; Fall       ; RAMclock        ;
; Din4        ; RAMclock   ; -0.501 ; -0.501 ; Fall       ; RAMclock        ;
; Din5        ; RAMclock   ; -0.427 ; -0.427 ; Fall       ; RAMclock        ;
; Din6        ; RAMclock   ; -0.517 ; -0.517 ; Fall       ; RAMclock        ;
; Din7        ; RAMclock   ; -0.760 ; -0.760 ; Fall       ; RAMclock        ;
; WriteEnable ; RAMclock   ; 2.095  ; 2.095  ; Fall       ; RAMclock        ;
+-------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; Din0        ; RAMclock   ; 0.593  ; 0.593  ; Fall       ; RAMclock        ;
; Din1        ; RAMclock   ; 0.586  ; 0.586  ; Fall       ; RAMclock        ;
; Din2        ; RAMclock   ; 0.600  ; 0.600  ; Fall       ; RAMclock        ;
; Din3        ; RAMclock   ; 0.630  ; 0.630  ; Fall       ; RAMclock        ;
; Din4        ; RAMclock   ; 0.640  ; 0.640  ; Fall       ; RAMclock        ;
; Din5        ; RAMclock   ; 0.566  ; 0.566  ; Fall       ; RAMclock        ;
; Din6        ; RAMclock   ; 0.656  ; 0.656  ; Fall       ; RAMclock        ;
; Din7        ; RAMclock   ; 0.899  ; 0.899  ; Fall       ; RAMclock        ;
; WriteEnable ; RAMclock   ; -1.956 ; -1.956 ; Fall       ; RAMclock        ;
+-------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+--------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+--------------+-------+-------+------------+-----------------+
; a2        ; 74112:inst|8 ; 3.791 ; 3.791 ; Fall       ; 74112:inst|8    ;
; b2        ; 74112:inst|8 ; 3.685 ; 3.685 ; Fall       ; 74112:inst|8    ;
; c2        ; 74112:inst|8 ; 3.853 ; 3.853 ; Fall       ; 74112:inst|8    ;
; d2        ; 74112:inst|8 ; 3.848 ; 3.848 ; Fall       ; 74112:inst|8    ;
; e2        ; 74112:inst|8 ; 3.829 ; 3.829 ; Fall       ; 74112:inst|8    ;
; f2        ; 74112:inst|8 ; 3.867 ; 3.867 ; Fall       ; 74112:inst|8    ;
; g2        ; 74112:inst|8 ; 3.965 ; 3.965 ; Fall       ; 74112:inst|8    ;
; a0        ; RAMclock     ; 4.835 ; 4.835 ; Fall       ; RAMclock        ;
; a1        ; RAMclock     ; 4.920 ; 4.920 ; Fall       ; RAMclock        ;
; b0        ; RAMclock     ; 4.911 ; 4.911 ; Fall       ; RAMclock        ;
; b1        ; RAMclock     ; 5.006 ; 5.006 ; Fall       ; RAMclock        ;
; c0        ; RAMclock     ; 4.794 ; 4.794 ; Fall       ; RAMclock        ;
; c1        ; RAMclock     ; 5.011 ; 5.011 ; Fall       ; RAMclock        ;
; d0        ; RAMclock     ; 4.791 ; 4.791 ; Fall       ; RAMclock        ;
; d1        ; RAMclock     ; 5.019 ; 5.019 ; Fall       ; RAMclock        ;
; e0        ; RAMclock     ; 4.884 ; 4.884 ; Fall       ; RAMclock        ;
; e1        ; RAMclock     ; 5.026 ; 5.026 ; Fall       ; RAMclock        ;
; f0        ; RAMclock     ; 4.937 ; 4.937 ; Fall       ; RAMclock        ;
; f1        ; RAMclock     ; 5.057 ; 5.057 ; Fall       ; RAMclock        ;
; g0        ; RAMclock     ; 4.927 ; 4.927 ; Fall       ; RAMclock        ;
; g1        ; RAMclock     ; 5.056 ; 5.056 ; Fall       ; RAMclock        ;
+-----------+--------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-----------+--------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+--------------+-------+-------+------------+-----------------+
; a2        ; 74112:inst|8 ; 3.439 ; 3.439 ; Fall       ; 74112:inst|8    ;
; b2        ; 74112:inst|8 ; 3.315 ; 3.315 ; Fall       ; 74112:inst|8    ;
; c2        ; 74112:inst|8 ; 3.492 ; 3.492 ; Fall       ; 74112:inst|8    ;
; d2        ; 74112:inst|8 ; 3.478 ; 3.478 ; Fall       ; 74112:inst|8    ;
; e2        ; 74112:inst|8 ; 3.478 ; 3.478 ; Fall       ; 74112:inst|8    ;
; f2        ; 74112:inst|8 ; 3.504 ; 3.504 ; Fall       ; 74112:inst|8    ;
; g2        ; 74112:inst|8 ; 3.595 ; 3.595 ; Fall       ; 74112:inst|8    ;
; a0        ; RAMclock     ; 4.672 ; 4.672 ; Fall       ; RAMclock        ;
; a1        ; RAMclock     ; 4.625 ; 4.625 ; Fall       ; RAMclock        ;
; b0        ; RAMclock     ; 4.745 ; 4.745 ; Fall       ; RAMclock        ;
; b1        ; RAMclock     ; 4.715 ; 4.715 ; Fall       ; RAMclock        ;
; c0        ; RAMclock     ; 4.629 ; 4.629 ; Fall       ; RAMclock        ;
; c1        ; RAMclock     ; 4.714 ; 4.714 ; Fall       ; RAMclock        ;
; d0        ; RAMclock     ; 4.626 ; 4.626 ; Fall       ; RAMclock        ;
; d1        ; RAMclock     ; 4.724 ; 4.724 ; Fall       ; RAMclock        ;
; e0        ; RAMclock     ; 4.718 ; 4.718 ; Fall       ; RAMclock        ;
; e1        ; RAMclock     ; 4.737 ; 4.737 ; Fall       ; RAMclock        ;
; f0        ; RAMclock     ; 4.768 ; 4.768 ; Fall       ; RAMclock        ;
; f1        ; RAMclock     ; 4.767 ; 4.767 ; Fall       ; RAMclock        ;
; g0        ; RAMclock     ; 4.762 ; 4.762 ; Fall       ; RAMclock        ;
; g1        ; RAMclock     ; 4.766 ; 4.766 ; Fall       ; RAMclock        ;
+-----------+--------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+---------+--------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+--------+----------+---------+---------------------+
; Worst-case Slack ; -2.564  ; -3.435 ; N/A      ; N/A     ; -2.064              ;
;  74112:inst|8    ; 0.307   ; 0.215  ; N/A      ; N/A     ; -0.611              ;
;  RAMclock        ; -2.564  ; -3.435 ; N/A      ; N/A     ; -2.064              ;
; Design-wide TNS  ; -37.12  ; -7.062 ; 0.0      ; 0.0     ; -127.291            ;
;  74112:inst|8    ; 0.000   ; 0.000  ; N/A      ; N/A     ; -4.888              ;
;  RAMclock        ; -37.120 ; -7.062 ; N/A      ; N/A     ; -122.403            ;
+------------------+---------+--------+----------+---------+---------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; Din0        ; RAMclock   ; -0.454 ; -0.454 ; Fall       ; RAMclock        ;
; Din1        ; RAMclock   ; -0.447 ; -0.447 ; Fall       ; RAMclock        ;
; Din2        ; RAMclock   ; -0.461 ; -0.461 ; Fall       ; RAMclock        ;
; Din3        ; RAMclock   ; -0.491 ; -0.491 ; Fall       ; RAMclock        ;
; Din4        ; RAMclock   ; -0.501 ; -0.501 ; Fall       ; RAMclock        ;
; Din5        ; RAMclock   ; -0.427 ; -0.427 ; Fall       ; RAMclock        ;
; Din6        ; RAMclock   ; -0.517 ; -0.517 ; Fall       ; RAMclock        ;
; Din7        ; RAMclock   ; -0.760 ; -0.760 ; Fall       ; RAMclock        ;
; WriteEnable ; RAMclock   ; 3.669  ; 3.669  ; Fall       ; RAMclock        ;
+-------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; Din0        ; RAMclock   ; 1.073  ; 1.073  ; Fall       ; RAMclock        ;
; Din1        ; RAMclock   ; 1.066  ; 1.066  ; Fall       ; RAMclock        ;
; Din2        ; RAMclock   ; 1.095  ; 1.095  ; Fall       ; RAMclock        ;
; Din3        ; RAMclock   ; 1.118  ; 1.118  ; Fall       ; RAMclock        ;
; Din4        ; RAMclock   ; 1.072  ; 1.072  ; Fall       ; RAMclock        ;
; Din5        ; RAMclock   ; 1.025  ; 1.025  ; Fall       ; RAMclock        ;
; Din6        ; RAMclock   ; 1.163  ; 1.163  ; Fall       ; RAMclock        ;
; Din7        ; RAMclock   ; 1.688  ; 1.688  ; Fall       ; RAMclock        ;
; WriteEnable ; RAMclock   ; -1.956 ; -1.956 ; Fall       ; RAMclock        ;
+-------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+-----------+--------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+--------------+--------+--------+------------+-----------------+
; a2        ; 74112:inst|8 ; 8.545  ; 8.545  ; Fall       ; 74112:inst|8    ;
; b2        ; 74112:inst|8 ; 8.165  ; 8.165  ; Fall       ; 74112:inst|8    ;
; c2        ; 74112:inst|8 ; 8.728  ; 8.728  ; Fall       ; 74112:inst|8    ;
; d2        ; 74112:inst|8 ; 8.698  ; 8.698  ; Fall       ; 74112:inst|8    ;
; e2        ; 74112:inst|8 ; 8.696  ; 8.696  ; Fall       ; 74112:inst|8    ;
; f2        ; 74112:inst|8 ; 8.758  ; 8.758  ; Fall       ; 74112:inst|8    ;
; g2        ; 74112:inst|8 ; 8.925  ; 8.925  ; Fall       ; 74112:inst|8    ;
; a0        ; RAMclock     ; 10.705 ; 10.705 ; Fall       ; RAMclock        ;
; a1        ; RAMclock     ; 10.634 ; 10.634 ; Fall       ; RAMclock        ;
; b0        ; RAMclock     ; 10.833 ; 10.833 ; Fall       ; RAMclock        ;
; b1        ; RAMclock     ; 10.936 ; 10.936 ; Fall       ; RAMclock        ;
; c0        ; RAMclock     ; 10.511 ; 10.511 ; Fall       ; RAMclock        ;
; c1        ; RAMclock     ; 10.933 ; 10.933 ; Fall       ; RAMclock        ;
; d0        ; RAMclock     ; 10.507 ; 10.507 ; Fall       ; RAMclock        ;
; d1        ; RAMclock     ; 10.947 ; 10.947 ; Fall       ; RAMclock        ;
; e0        ; RAMclock     ; 10.752 ; 10.752 ; Fall       ; RAMclock        ;
; e1        ; RAMclock     ; 10.955 ; 10.955 ; Fall       ; RAMclock        ;
; f0        ; RAMclock     ; 10.870 ; 10.870 ; Fall       ; RAMclock        ;
; f1        ; RAMclock     ; 10.956 ; 10.956 ; Fall       ; RAMclock        ;
; g0        ; RAMclock     ; 10.861 ; 10.861 ; Fall       ; RAMclock        ;
; g1        ; RAMclock     ; 10.986 ; 10.986 ; Fall       ; RAMclock        ;
+-----------+--------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-----------+--------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+--------------+-------+-------+------------+-----------------+
; a2        ; 74112:inst|8 ; 3.439 ; 3.439 ; Fall       ; 74112:inst|8    ;
; b2        ; 74112:inst|8 ; 3.315 ; 3.315 ; Fall       ; 74112:inst|8    ;
; c2        ; 74112:inst|8 ; 3.492 ; 3.492 ; Fall       ; 74112:inst|8    ;
; d2        ; 74112:inst|8 ; 3.478 ; 3.478 ; Fall       ; 74112:inst|8    ;
; e2        ; 74112:inst|8 ; 3.478 ; 3.478 ; Fall       ; 74112:inst|8    ;
; f2        ; 74112:inst|8 ; 3.504 ; 3.504 ; Fall       ; 74112:inst|8    ;
; g2        ; 74112:inst|8 ; 3.595 ; 3.595 ; Fall       ; 74112:inst|8    ;
; a0        ; RAMclock     ; 4.672 ; 4.672 ; Fall       ; RAMclock        ;
; a1        ; RAMclock     ; 4.625 ; 4.625 ; Fall       ; RAMclock        ;
; b0        ; RAMclock     ; 4.745 ; 4.745 ; Fall       ; RAMclock        ;
; b1        ; RAMclock     ; 4.715 ; 4.715 ; Fall       ; RAMclock        ;
; c0        ; RAMclock     ; 4.629 ; 4.629 ; Fall       ; RAMclock        ;
; c1        ; RAMclock     ; 4.714 ; 4.714 ; Fall       ; RAMclock        ;
; d0        ; RAMclock     ; 4.626 ; 4.626 ; Fall       ; RAMclock        ;
; d1        ; RAMclock     ; 4.724 ; 4.724 ; Fall       ; RAMclock        ;
; e0        ; RAMclock     ; 4.718 ; 4.718 ; Fall       ; RAMclock        ;
; e1        ; RAMclock     ; 4.737 ; 4.737 ; Fall       ; RAMclock        ;
; f0        ; RAMclock     ; 4.768 ; 4.768 ; Fall       ; RAMclock        ;
; f1        ; RAMclock     ; 4.767 ; 4.767 ; Fall       ; RAMclock        ;
; g0        ; RAMclock     ; 4.762 ; 4.762 ; Fall       ; RAMclock        ;
; g1        ; RAMclock     ; 4.766 ; 4.766 ; Fall       ; RAMclock        ;
+-----------+--------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Setup Transfers                                                         ;
+--------------+--------------+----------+----------+----------+----------+
; From Clock   ; To Clock     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------+--------------+----------+----------+----------+----------+
; 74112:inst|8 ; 74112:inst|8 ; 0        ; 0        ; 0        ; 4        ;
; 74112:inst|8 ; RAMclock     ; 1        ; 1        ; 0        ; 4        ;
; RAMclock     ; RAMclock     ; 0        ; 0        ; 0        ; 48       ;
+--------------+--------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------+
; Hold Transfers                                                          ;
+--------------+--------------+----------+----------+----------+----------+
; From Clock   ; To Clock     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------+--------------+----------+----------+----------+----------+
; 74112:inst|8 ; 74112:inst|8 ; 0        ; 0        ; 0        ; 4        ;
; 74112:inst|8 ; RAMclock     ; 1        ; 1        ; 0        ; 4        ;
; RAMclock     ; RAMclock     ; 0        ; 0        ; 0        ; 48       ;
+--------------+--------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 10    ; 10   ;
; Unconstrained Input Port Paths  ; 14    ; 14   ;
; Unconstrained Output Ports      ; 21    ; 21   ;
; Unconstrained Output Port Paths ; 84    ; 84   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Nov 16 15:10:58 2020
Info: Command: quartus_sta Lab11 -c Lab11
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Lab11.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name RAMclock RAMclock
    Info (332105): create_clock -period 1.000 -name 74112:inst|8 74112:inst|8
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.564
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.564       -37.120 RAMclock 
    Info (332119):     0.307         0.000 74112:inst|8 
Info (332146): Worst-case hold slack is -3.435
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.435        -7.062 RAMclock 
    Info (332119):     0.445         0.000 74112:inst|8 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.064
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.064      -122.403 RAMclock 
    Info (332119):    -0.611        -4.888 74112:inst|8 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.460
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.460       -19.512 RAMclock 
    Info (332119):     0.665         0.000 74112:inst|8 
Info (332146): Worst-case hold slack is -1.665
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.665        -4.108 RAMclock 
    Info (332119):     0.215         0.000 74112:inst|8 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -118.222 RAMclock 
    Info (332119):    -0.500        -4.000 74112:inst|8 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4535 megabytes
    Info: Processing ended: Mon Nov 16 15:10:59 2020
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


