{ "Info" "IMPP_MPP_USER_DEVICE" "DE2_i2sound EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"DE2_i2sound\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1714635876747 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1714635876784 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1714635876784 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1714635877040 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1714635877050 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1714635877824 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1714635877824 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1714635877824 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/" { { 0 { 0 ""} 0 23660 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1714635877840 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/" { { 0 { 0 ""} 0 23661 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1714635877840 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/" { { 0 { 0 ""} 0 23662 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1714635877840 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1714635877840 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "34 34 " "No exact pin location assignment(s) for 34 pins of 34 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_sample1\[0\] " "Pin output_sample1\[0\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { output_sample1[0] } } } { "filter.v" "" { Text "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/filter.v" 2 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { output_sample1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/" { { 0 { 0 ""} 0 216 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1714635878191 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_sample1\[1\] " "Pin output_sample1\[1\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { output_sample1[1] } } } { "filter.v" "" { Text "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/filter.v" 2 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { output_sample1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/" { { 0 { 0 ""} 0 217 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1714635878191 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_sample1\[2\] " "Pin output_sample1\[2\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { output_sample1[2] } } } { "filter.v" "" { Text "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/filter.v" 2 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { output_sample1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/" { { 0 { 0 ""} 0 218 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1714635878191 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_sample1\[3\] " "Pin output_sample1\[3\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { output_sample1[3] } } } { "filter.v" "" { Text "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/filter.v" 2 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { output_sample1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/" { { 0 { 0 ""} 0 219 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1714635878191 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_sample1\[4\] " "Pin output_sample1\[4\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { output_sample1[4] } } } { "filter.v" "" { Text "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/filter.v" 2 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { output_sample1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/" { { 0 { 0 ""} 0 220 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1714635878191 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_sample1\[5\] " "Pin output_sample1\[5\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { output_sample1[5] } } } { "filter.v" "" { Text "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/filter.v" 2 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { output_sample1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/" { { 0 { 0 ""} 0 221 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1714635878191 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_sample1\[6\] " "Pin output_sample1\[6\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { output_sample1[6] } } } { "filter.v" "" { Text "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/filter.v" 2 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { output_sample1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/" { { 0 { 0 ""} 0 222 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1714635878191 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_sample1\[7\] " "Pin output_sample1\[7\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { output_sample1[7] } } } { "filter.v" "" { Text "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/filter.v" 2 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { output_sample1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/" { { 0 { 0 ""} 0 223 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1714635878191 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_sample1\[8\] " "Pin output_sample1\[8\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { output_sample1[8] } } } { "filter.v" "" { Text "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/filter.v" 2 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { output_sample1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/" { { 0 { 0 ""} 0 224 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1714635878191 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_sample1\[9\] " "Pin output_sample1\[9\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { output_sample1[9] } } } { "filter.v" "" { Text "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/filter.v" 2 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { output_sample1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/" { { 0 { 0 ""} 0 225 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1714635878191 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_sample1\[10\] " "Pin output_sample1\[10\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { output_sample1[10] } } } { "filter.v" "" { Text "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/filter.v" 2 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { output_sample1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/" { { 0 { 0 ""} 0 226 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1714635878191 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_sample1\[11\] " "Pin output_sample1\[11\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { output_sample1[11] } } } { "filter.v" "" { Text "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/filter.v" 2 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { output_sample1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/" { { 0 { 0 ""} 0 227 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1714635878191 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_sample1\[12\] " "Pin output_sample1\[12\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { output_sample1[12] } } } { "filter.v" "" { Text "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/filter.v" 2 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { output_sample1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/" { { 0 { 0 ""} 0 228 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1714635878191 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_sample1\[13\] " "Pin output_sample1\[13\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { output_sample1[13] } } } { "filter.v" "" { Text "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/filter.v" 2 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { output_sample1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/" { { 0 { 0 ""} 0 229 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1714635878191 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_sample1\[14\] " "Pin output_sample1\[14\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { output_sample1[14] } } } { "filter.v" "" { Text "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/filter.v" 2 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { output_sample1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/" { { 0 { 0 ""} 0 230 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1714635878191 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_sample1\[15\] " "Pin output_sample1\[15\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { output_sample1[15] } } } { "filter.v" "" { Text "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/filter.v" 2 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { output_sample1[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/" { { 0 { 0 ""} 0 231 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1714635878191 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sample_clock " "Pin sample_clock not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { sample_clock } } } { "filter.v" "" { Text "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/filter.v" 2 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sample_clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/" { { 0 { 0 ""} 0 232 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1714635878191 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { reset } } } { "filter.v" "" { Text "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/filter.v" 2 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/" { { 0 { 0 ""} 0 233 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1714635878191 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_sample1\[0\] " "Pin input_sample1\[0\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { input_sample1[0] } } } { "filter.v" "" { Text "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/filter.v" 2 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_sample1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/" { { 0 { 0 ""} 0 200 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1714635878191 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_sample1\[1\] " "Pin input_sample1\[1\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { input_sample1[1] } } } { "filter.v" "" { Text "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/filter.v" 2 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_sample1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/" { { 0 { 0 ""} 0 201 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1714635878191 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_sample1\[2\] " "Pin input_sample1\[2\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { input_sample1[2] } } } { "filter.v" "" { Text "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/filter.v" 2 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_sample1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/" { { 0 { 0 ""} 0 202 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1714635878191 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_sample1\[3\] " "Pin input_sample1\[3\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { input_sample1[3] } } } { "filter.v" "" { Text "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/filter.v" 2 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_sample1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/" { { 0 { 0 ""} 0 203 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1714635878191 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_sample1\[4\] " "Pin input_sample1\[4\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { input_sample1[4] } } } { "filter.v" "" { Text "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/filter.v" 2 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_sample1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/" { { 0 { 0 ""} 0 204 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1714635878191 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_sample1\[5\] " "Pin input_sample1\[5\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { input_sample1[5] } } } { "filter.v" "" { Text "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/filter.v" 2 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_sample1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/" { { 0 { 0 ""} 0 205 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1714635878191 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_sample1\[6\] " "Pin input_sample1\[6\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { input_sample1[6] } } } { "filter.v" "" { Text "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/filter.v" 2 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_sample1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/" { { 0 { 0 ""} 0 206 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1714635878191 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_sample1\[7\] " "Pin input_sample1\[7\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { input_sample1[7] } } } { "filter.v" "" { Text "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/filter.v" 2 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_sample1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/" { { 0 { 0 ""} 0 207 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1714635878191 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_sample1\[8\] " "Pin input_sample1\[8\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { input_sample1[8] } } } { "filter.v" "" { Text "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/filter.v" 2 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_sample1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/" { { 0 { 0 ""} 0 208 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1714635878191 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_sample1\[9\] " "Pin input_sample1\[9\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { input_sample1[9] } } } { "filter.v" "" { Text "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/filter.v" 2 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_sample1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/" { { 0 { 0 ""} 0 209 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1714635878191 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_sample1\[10\] " "Pin input_sample1\[10\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { input_sample1[10] } } } { "filter.v" "" { Text "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/filter.v" 2 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_sample1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/" { { 0 { 0 ""} 0 210 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1714635878191 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_sample1\[11\] " "Pin input_sample1\[11\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { input_sample1[11] } } } { "filter.v" "" { Text "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/filter.v" 2 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_sample1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/" { { 0 { 0 ""} 0 211 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1714635878191 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_sample1\[12\] " "Pin input_sample1\[12\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { input_sample1[12] } } } { "filter.v" "" { Text "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/filter.v" 2 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_sample1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/" { { 0 { 0 ""} 0 212 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1714635878191 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_sample1\[13\] " "Pin input_sample1\[13\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { input_sample1[13] } } } { "filter.v" "" { Text "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/filter.v" 2 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_sample1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/" { { 0 { 0 ""} 0 213 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1714635878191 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_sample1\[14\] " "Pin input_sample1\[14\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { input_sample1[14] } } } { "filter.v" "" { Text "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/filter.v" 2 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_sample1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/" { { 0 { 0 ""} 0 214 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1714635878191 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_sample1\[15\] " "Pin input_sample1\[15\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { input_sample1[15] } } } { "filter.v" "" { Text "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/filter.v" 2 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_sample1[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/" { { 0 { 0 ""} 0 215 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1714635878191 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1714635878191 ""}
{ "Info" "ISTA_SDC_FOUND" "DE2_i2sound.sdc " "Reading SDC File: 'DE2_i2sound.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1714635879292 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_i2sound.sdc 41 50MHZ port " "Ignored filter at DE2_i2sound.sdc(41): 50MHZ could not be matched with a port" {  } { { "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/DE2_i2sound.sdc" "" { Text "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/DE2_i2sound.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1714635879343 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE2_i2sound.sdc 41 Argument <targets> is an empty collection " "Ignored create_clock at DE2_i2sound.sdc(41): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{50MHZ\} -period 20.000 -waveform \{ 0.000 10.000 \} \[get_ports \{50MHZ\}\] " "create_clock -name \{50MHZ\} -period 20.000 -waveform \{ 0.000 10.000 \} \[get_ports \{50MHZ\}\]" {  } { { "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/DE2_i2sound.sdc" "" { Text "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/DE2_i2sound.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1714635879344 ""}  } { { "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/DE2_i2sound.sdc" "" { Text "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/DE2_i2sound.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714635879344 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_i2sound.sdc 82 50MHZ clock " "Ignored filter at DE2_i2sound.sdc(82): 50MHZ could not be matched with a clock" {  } { { "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/DE2_i2sound.sdc" "" { Text "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/DE2_i2sound.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1714635879344 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE2_i2sound.sdc 82 Argument <from> is an empty collection " "Ignored set_false_path at DE2_i2sound.sdc(82): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path  -from  \[get_clocks \{50MHZ\}\]  -to  \[get_clocks \{50MHZ\}\] " "set_false_path  -from  \[get_clocks \{50MHZ\}\]  -to  \[get_clocks \{50MHZ\}\]" {  } { { "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/DE2_i2sound.sdc" "" { Text "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/DE2_i2sound.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1714635879344 ""}  } { { "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/DE2_i2sound.sdc" "" { Text "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/DE2_i2sound.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714635879344 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE2_i2sound.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at DE2_i2sound.sdc(82): Argument <to> is an empty collection" {  } { { "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/DE2_i2sound.sdc" "" { Text "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/DE2_i2sound.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714635879344 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1714635879346 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1714635879422 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sample_clock (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node sample_clock (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1714635880051 ""}  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { sample_clock } } } { "filter.v" "" { Text "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/filter.v" 2 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sample_clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/" { { 0 { 0 ""} 0 232 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1714635880051 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN P1 (CLK3, LVDSCLK1n, Input)) " "Automatically promoted node reset (placed in PIN P1 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1714635880051 ""}  } { { "e:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin64/pin_planner.ppl" { reset } } } { "filter.v" "" { Text "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/filter.v" 2 0 0 } } { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/" { { 0 { 0 ""} 0 233 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1714635880051 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1714635881031 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1714635881038 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1714635881039 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1714635881047 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1714635881055 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1714635881062 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1714635881238 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 Embedded multiplier block " "Packed 16 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1714635881246 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "16 " "Created 16 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1714635881246 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1714635881246 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "32 unused 3.3V 16 16 0 " "Number of I/O pins in group: 32 (unused VREF, 3.3V VCCIO, 16 input, 16 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1714635881259 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1714635881259 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1714635881259 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 62 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1714635881261 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1714635881261 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1714635881261 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1714635881261 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1714635881261 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1714635881261 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1714635881261 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1714635881261 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1714635881261 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1714635881261 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "50MHZ " "Node \"50MHZ\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "50MHZ" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1714635881498 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ACK " "Node \"ACK\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ACK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1714635881498 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1714635881498 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1714635881498 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1714635881498 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1714635881498 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1714635881498 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1714635881498 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1714635881498 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1714635881498 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY0 " "Node \"KEY0\" is assigned to location or region, but does not exist in design" {  } { { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1714635881498 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1714635881498 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714635881500 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1714635885274 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:06 " "Fitter placement preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714635891489 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1714635891539 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1714635920388 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:29 " "Fitter placement operations ending: elapsed time is 00:00:29" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714635920388 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1714635922924 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "16 X33_Y24 X43_Y36 " "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X33_Y24 to location X43_Y36" {  } { { "loc" "" { Generic "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/" { { 1 { 0 "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X33_Y24 to location X43_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X33_Y24 to location X43_Y36"} 33 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1714635929429 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1714635929429 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:08 " "Fitter routing operations ending: elapsed time is 00:00:08" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714635933488 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_RETRY_PLACEMENT_MORE_EFFORT" "" "Cannot fit design in device -- retrying with increased optimization that can result in longer processing time" { { "Info" "IFITAPI_FITAPI_INFO_NUM_OF_UNROUTED_SIGNALS" "1 " "Failed to route the following 1 signal(s)" { { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "multiplier:mult1\[24\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|result\[25\] " "Signal \"multiplier:mult1\[24\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|result\[25\]\"" {  } { { "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { multiplier:mult1[24].mult1|lpm_mult:lpm_mult_component|mult_34n:auto_generated|result[0] } "NODE_NAME" } } { "e:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "multiplier:mult1\[24\].mult1\|lpm_mult:lpm_mult_component\|mult_34n:auto_generated\|result\[0\]" } } } } { "db/mult_34n.tdf" "" { Text "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/db/mult_34n.tdf" 32 2 0 } }  } 0 170139 "Signal \"%1!s!\"" 0 0 "Quartus II" 0 -1 1714635933544 ""}  } {  } 0 170138 "Failed to route the following %1!d! signal(s)" 0 0 "Quartus II" 0 -1 1714635933544 ""} { "Info" "IFITAPI_FITAPI_INFO_NUM_OF_OVERUSED_ROUTING_RESOURCES" "1 " "Cannot fit design in device -- following 1 routing resource(s) needed by more than one signal during the last fitting attempt" { { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "LAB Block interconnect (X38_Y24, I21) " "Routing resource LAB Block interconnect (X38_Y24, I21)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Quartus II" 0 -1 1714635933544 ""}  } {  } 0 170140 "Cannot fit design in device -- following %1!d! routing resource(s) needed by more than one signal during the last fitting attempt" 0 0 "Quartus II" 0 -1 1714635933544 ""}  } { { "e:/quartus/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/" "ROUTE" } }  } 0 170134 "Cannot fit design in device -- retrying with increased optimization that can result in longer processing time" 0 0 "Fitter" 0 -1 1714635933544 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1714635933546 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1714635933546 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1714635936614 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1714635938224 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714635938224 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1714635939540 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "16 X33_Y24 X43_Y36 " "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X33_Y24 to location X43_Y36" {  } { { "loc" "" { Generic "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/" { { 1 { 0 "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X33_Y24 to location X43_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X33_Y24 to location X43_Y36"} 33 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1714635947737 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1714635947737 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:14 " "Fitter routing operations ending: elapsed time is 00:00:14" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714635954364 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1714635954371 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1714635954371 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "3.45 " "Total time spent on timing analysis during the Fitter is 3.45 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1714635954671 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1714635954698 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "16 " "Found 16 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output_sample1\[0\] 0 " "Pin \"output_sample1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1714635955024 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output_sample1\[1\] 0 " "Pin \"output_sample1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1714635955024 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output_sample1\[2\] 0 " "Pin \"output_sample1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1714635955024 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output_sample1\[3\] 0 " "Pin \"output_sample1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1714635955024 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output_sample1\[4\] 0 " "Pin \"output_sample1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1714635955024 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output_sample1\[5\] 0 " "Pin \"output_sample1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1714635955024 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output_sample1\[6\] 0 " "Pin \"output_sample1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1714635955024 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output_sample1\[7\] 0 " "Pin \"output_sample1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1714635955024 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output_sample1\[8\] 0 " "Pin \"output_sample1\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1714635955024 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output_sample1\[9\] 0 " "Pin \"output_sample1\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1714635955024 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output_sample1\[10\] 0 " "Pin \"output_sample1\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1714635955024 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output_sample1\[11\] 0 " "Pin \"output_sample1\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1714635955024 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output_sample1\[12\] 0 " "Pin \"output_sample1\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1714635955024 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output_sample1\[13\] 0 " "Pin \"output_sample1\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1714635955024 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output_sample1\[14\] 0 " "Pin \"output_sample1\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1714635955024 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output_sample1\[15\] 0 " "Pin \"output_sample1\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1714635955024 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1714635955024 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1714635958138 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1714635958776 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1714635961702 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:08 " "Fitter post-fit operations ending: elapsed time is 00:00:08" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714635962947 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1714635963610 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/DE2_i2sound.fit.smsg " "Generated suppressed messages file D:/A_Learn/4th_year/232/4_XLTHS_FPGA/FPGA/3_BigProject/B_Project/DE2_i2sound_Group07/DE2_i2sound/DE2_i2sound.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1714635964524 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 21 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4970 " "Peak virtual memory: 4970 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1714635966755 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 02 14:46:06 2024 " "Processing ended: Thu May 02 14:46:06 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1714635966755 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:31 " "Elapsed time: 00:01:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1714635966755 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:11 " "Total CPU time (on all processors): 00:01:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1714635966755 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1714635966755 ""}
