WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 30000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

BTB:
Basic BTB sets: 1024 ways: 8
Indirect:
history lengths: 0 0 10 16 27 44 60 96 109 219 449 487 714 1313 2146 3881 
ITTAGE tables: 64768 bytes;Region table: 240 bytes;IUM: 384 bytes;Total Storage= 65392 bytes;
RAS:
RAS size: 64
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Berti Prefetcher
CPU 0 Entangling prefetcher
Off-chip DRAM Size: 8 GiB Channels: 2 Width: 64-bit Data Race: 6400 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 1667777 heartbeat IPC: 5.996 cumulative IPC: 5.996 (Simulation time: 00 hr 00 min 33 sec)
Heartbeat CPU 0 instructions: 20000009 cycles: 3334540 heartbeat IPC: 6 cumulative IPC: 5.998 (Simulation time: 00 hr 01 min 07 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 5005027 heartbeat IPC: 5.986 cumulative IPC: 5.994 (Simulation time: 00 hr 01 min 40 sec)
Warmup finished CPU 0 instructions: 30000003 cycles: 5005028 cumulative IPC: 5.994 (Simulation time: 00 hr 01 min 40 sec)
Warmup complete CPU 0 instructions: 30000003 cycles: 5005028 cumulative IPC: 5.994 (Simulation time: 00 hr 01 min 40 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 8706965 heartbeat IPC: 2.701 cumulative IPC: 2.701 (Simulation time: 00 hr 02 min 29 sec)
Heartbeat CPU 0 instructions: 50000002 cycles: 12688522 heartbeat IPC: 2.512 cumulative IPC: 2.603 (Simulation time: 00 hr 03 min 21 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_577.champsimtrace.xz")
Heartbeat CPU 0 instructions: 60000000 cycles: 16744367 heartbeat IPC: 2.466 cumulative IPC: 2.556 (Simulation time: 00 hr 04 min 11 sec)
Heartbeat CPU 0 instructions: 70000007 cycles: 19453482 heartbeat IPC: 3.691 cumulative IPC: 2.768 (Simulation time: 00 hr 04 min 55 sec)
Heartbeat CPU 0 instructions: 80000000 cycles: 22391023 heartbeat IPC: 3.404 cumulative IPC: 2.876 (Simulation time: 00 hr 05 min 40 sec)
Heartbeat CPU 0 instructions: 90000011 cycles: 26207675 heartbeat IPC: 2.62 cumulative IPC: 2.83 (Simulation time: 00 hr 06 min 31 sec)
Heartbeat CPU 0 instructions: 100000001 cycles: 30020167 heartbeat IPC: 2.623 cumulative IPC: 2.798 (Simulation time: 00 hr 07 min 23 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_577.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000005 cycles: 34166634 heartbeat IPC: 2.412 cumulative IPC: 2.743 (Simulation time: 00 hr 08 min 14 sec)
Heartbeat CPU 0 instructions: 120000007 cycles: 37429645 heartbeat IPC: 3.065 cumulative IPC: 2.776 (Simulation time: 00 hr 09 min 00 sec)
Heartbeat CPU 0 instructions: 130000002 cycles: 39831506 heartbeat IPC: 4.163 cumulative IPC: 2.871 (Simulation time: 00 hr 09 min 43 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 34826480 cumulative IPC: 2.871 (Simulation time: 00 hr 09 min 43 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 34826480 cumulative IPC: 2.871 (Simulation time: 00 hr 09 min 43 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/compute_int/compute_int_577.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 2.871 instructions: 100000004 cycles: 34826480
CPU 0 Branch Prediction Accuracy: 91.75% MPKI: 13.69 Average ROB Occupancy at Mispredict: 23.42
Branch type MPKI
BRANCH_DIRECT_JUMP: 1e-05
BRANCH_INDIRECT: 3.33
BRANCH_CONDITIONAL: 10.4
BRANCH_DIRECT_CALL: 1e-05
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 4e-05

LLC TOTAL        ACCESS:     322695 HIT:     143375 MISS:     179320
LLC LOAD         ACCESS:       2654 HIT:        985 MISS:       1669
LLC RFO          ACCESS:      40630 HIT:      33473 MISS:       7157
LLC PREFETCH     ACCESS:     146078 HIT:      37363 MISS:     108715
LLC WRITE        ACCESS:     133268 HIT:      71552 MISS:      61716
LLC TRANSLATION  ACCESS:         65 HIT:          2 MISS:         63
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 73.79 cycles
cpu0_DTLB TOTAL        ACCESS:   20097846 HIT:   20088814 MISS:       9032
cpu0_DTLB LOAD         ACCESS:   20097846 HIT:   20088814 MISS:       9032
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.603 cycles
cpu0_ITLB TOTAL        ACCESS:      15343 HIT:      15343 MISS:          0
cpu0_ITLB LOAD         ACCESS:      15343 HIT:      15343 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:   30267995 HIT:   24653313 MISS:    5614682
cpu0_L1D LOAD         ACCESS:   11172660 HIT:   10707454 MISS:     465206
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:    7437016 HIT:    3175053 MISS:    4261963
cpu0_L1D WRITE        ACCESS:   11657681 HIT:   10770644 MISS:     887037
cpu0_L1D TRANSLATION  ACCESS:        638 HIT:        162 MISS:        476
cpu0_L1D PREFETCH REQUESTED:    8231667 ISSUED:    7437048 USEFUL:      51161 USELESS:       1638
cpu0_L1D AVERAGE MISS LATENCY: 1.223 cycles
cpu0_L1I TOTAL        ACCESS:      22515 HIT:      21005 MISS:       1510
cpu0_L1I LOAD         ACCESS:       9433 HIT:       8588 MISS:        845
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:      13082 HIT:      12417 MISS:        665
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:      16098 ISSUED:      13082 USEFUL:        406 USELESS:          5
cpu0_L1I AVERAGE MISS LATENCY: 108.4 cycles
cpu0_L2C TOTAL        ACCESS:    9175155 HIT:    8793971 MISS:     381184
cpu0_L2C LOAD         ACCESS:     177782 HIT:     174536 MISS:       3246
cpu0_L2C RFO          ACCESS:     334960 HIT:     294107 MISS:      40853
cpu0_L2C PREFETCH     ACCESS:    8250895 HIT:    7913887 MISS:     337008
cpu0_L2C WRITE        ACCESS:     411042 HIT:     411030 MISS:         12
cpu0_L2C TRANSLATION  ACCESS:        476 HIT:        411 MISS:         65
cpu0_L2C PREFETCH REQUESTED:    4295908 ISSUED:    4132804 USEFUL:     126879 USELESS:       1295
cpu0_L2C AVERAGE MISS LATENCY: 44.87 cycles
cpu0_STLB TOTAL        ACCESS:       3930 HIT:       3295 MISS:        635
cpu0_STLB LOAD         ACCESS:       3930 HIT:       3295 MISS:        635
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 150.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      31557
  ROW_BUFFER_MISS:      27289
 AVG DBUS CONGESTED CYCLE: 3.706
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       3131
  FULL:      28784

Channel 1 RQ ROW_BUFFER_HIT:      31563
  ROW_BUFFER_MISS:      27195
 AVG DBUS CONGESTED CYCLE: 3.695
WQ ROW_BUFFER_HIT: Channel 1 
  ROW_BUFFER_MISS:       3083
  FULL:      28909
BERTI TO_L1: 1766339 TO_L2: 7867168 TO_L2_BC_MSHR: 62472
BERTI AVG_LAT: 15.8846 NUM_TRACK_LATENCY: 304644 NUM_CANT_TRACK_LATENCY: 0
BERTI CROSS_PAGE 1315808 NO_CROSS_PAGE: 8317699
BERTI FOUND_BERTI: 12111839 NO_FOUND_BERTI: 2594912
BERTI AVERAGE_ISSUED: 5.77856
CPU 0 L1I Entangling prefetcher final stats
IP accesses: 648 19200 173 / 9489
IP misses: 6bb1 1aec40 58 / 901
IP hits: 0 0 0 / 0
IP late: 38f0 e3c00 9 / 408
IP wrong: 212e 84b80 4 / 5
miss rate: 0.0949521
coverage: 0
coverage_late: 0.452831
accuracy: 0
accuracy_late: 0.987894
discarded: 0
evicts entangled j table: 0
evicts entangled k table: 17
max bb size: 14
formats: 15 0 38 18 4 10 0 
hist_lookups: 9 15 16 16 11 18 16 20 12 17 13 7 4 0 1 0 9 738 
hist_lookups_evict: 0.976139 %
hist_lookups_shortlat: 80.0434 %
bb_found_hist: 0 1842 753 430 341 171 56 9 0 0 0 0 0 15 34 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
bb_found_summary: 7927 3651 2.17119
entangled_found_hist: 0 1685 330 375 19 17 0 0 
entangled_found_summary: 3631 2426 1.49671
bb_ent_found_hist: 0 1160 558 562 197 66 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
bb_ent_found_summary: 5086 2544 1.99922
