# hades.models.Design file
#  
[name] Instruc.Regs
[components]
hades.models.rtlib.io.Subset \u005b25-0\u005d 20400 19200 @N 1001 32 25 0 00000000000000000000000000_B 1.0E-8
hades.models.rtlib.io.OpinVector \u005b5-0\u005ds 21000 17400 @N 1001 6 1.0E-9 0
hades.models.rtlib.io.Subset \u005b25-21\u005d 6000 19200 @N 1001 32 25 21 00000_B 1.0E-8
hades.models.io.Ipin IRWrite 1800 8400 @N 1001  U
hades.models.rtlib.io.OpinVector \u005b31-28\u005d 16200 24600 @N 1001 4 1.0E-9 0
hades.models.rtlib.io.Subset \u005b5-0\u005d 20400 15600 @N 1001 32 5 0 000000_B 1.0E-8
hades.models.rtlib.io.Subset \u005b20-16\u005d 13200 15600 @N 1001 32 20 16 00000_B 1.0E-8
hades.models.rtlib.io.Subset \u005b15-0\u005d 6000 22800 @N 1001 32 15 0 0000000000000000_B 1.0E-8
hades.models.rtlib.io.OpinVector \u005b20-16\u005ds 13800 17400 @N 1001 5 1.0E-9 0
hades.models.rtlib.io.OpinVector \u005b25-21\u005ds 6600 21000 @N 1001 5 1.0E-9 0
hades.models.rtlib.io.OpinVector \u005b15-0\u005ds 6600 24600 @N 1001 16 1.0E-9 0
hades.models.rtlib.io.Subset \u005b15-11\u005d 13200 19200 @N 1001 32 15 11 00000_B 1.0E-8
hades.models.rtlib.io.Subset \u005b31-26\u005d 6000 15600 @N 1001 32 31 26 000000_B 1.0E-8
hades.models.rtlib.io.OpinVector \u005b25-0\u005ds 21000 21000 @N 1001 26 1.0E-9 0
hades.models.rtlib.register.RegRE i3 11400 8400 @N 1001 32 00000000000000000000000000000000_B 1.0E-8
hades.models.rtlib.io.OpinVector \u005b31-26\u005ds 6600 17400 @N 1001 6 1.0E-9 0
hades.models.rtlib.io.IpinVector Entrada 6600 5400 @N 1001 32 00000000000000000000000000000100_B 1.0E-9 0
hades.models.rtlib.io.Subset i0 15600 22800 @N 1001 32 3 0 0000_B 1.0E-8
hades.models.io.Ipin Clear -600 10200 @N 1001 null 0
hades.models.rtlib.io.OpinVector \u005b15-11\u005ds 13800 21000 @N 1001 5 1.0E-9 0
hades.models.io.PulseSwitch clock 4200 7200 @N 1001 0.1 
[end components]
[signals]
hades.signals.SignalStdLogic1164 n9 2 clock Y i3 CLK 4 2 4200 7200 10800 7200 2 10800 7200 10800 9000 2 10800 9000 10800 9600 2 10800 9600 11400 9600 0 
hades.signals.SignalStdLogicVector n8 32 2 Entrada Y i3 D 2 2 13200 8400 13200 5400 2 13200 5400 6600 5400 0 
hades.signals.SignalStdLogicVector n7 26 2 [25-0] Y [25-0]s A 2 2 20400 19800 20400 21000 2 20400 21000 21000 21000 0 
hades.signals.SignalStdLogicVector n6 6 2 [5-0] Y [5-0]s A 3 2 21000 17400 20400 17400 2 20400 17400 20400 16800 2 20400 16800 20400 16200 0 
hades.signals.SignalStdLogicVector n5 5 2 [15-11] Y [15-11]s A 2 2 13200 19800 13200 21000 2 13200 21000 13800 21000 0 
hades.signals.SignalStdLogicVector n4 5 2 [25-21] Y [25-21]s A 2 2 6000 19800 6000 21000 2 6000 21000 6600 21000 0 
hades.signals.SignalStdLogicVector n3 5 2 [20-16] Y [20-16]s A 2 2 13200 16200 13200 17400 2 13200 17400 13800 17400 0 
hades.signals.SignalStdLogicVector n2 6 2 [31-26] Y [31-26]s A 2 2 6000 16200 6000 17400 2 6000 17400 6600 17400 0 
hades.signals.SignalStdLogicVector n1 16 2 [15-0] Y [15-0]s A 2 2 6600 24600 6000 24600 2 6000 24600 6000 23400 0 
hades.signals.SignalStdLogicVector n14 32 9 i3 Q [25-21] A [15-11] A [25-0] A [15-0] A i0 A [31-26] A [20-16] A [5-0] A 19 2 6000 19200 6000 18600 2 13200 19200 13200 18600 2 20400 19200 20400 18600 2 6000 22800 6000 22200 2 15600 22800 15600 22200 2 3600 14400 6000 14400 2 6000 15600 6000 14400 2 6000 14400 13200 14400 2 13200 15600 13200 14400 2 13200 10800 13200 14400 2 13200 14400 20400 14400 2 20400 14400 20400 15600 2 15600 22200 6000 22200 2 3600 22200 6000 22200 2 3600 22200 3600 18600 2 3600 14400 3600 18600 2 20400 18600 13200 18600 2 3600 18600 6000 18600 2 13200 18600 6000 18600 6 13200 14400 13200 18600 6000 14400 6000 18600 3600 18600 6000 22200 
hades.signals.SignalStdLogicVector n0 4 2 i0 Y [31-28] A 2 2 15600 23400 15600 24600 2 15600 24600 16200 24600 0 
hades.signals.SignalStdLogic1164 n12 2 Clear Y i3 NR 1 2 -600 10200 11400 10200 0 
hades.signals.SignalStdLogic1164 n10 2 IRWrite Y i3 ENA 5 2 1800 8400 7200 8400 2 9600 8400 9600 9000 2 9600 9000 11400 9000 2 6600 8400 7200 8400 2 9600 8400 7200 8400 1 7200 8400 
[end signals]
[end]
