==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 1057.711 ; gain = 527.219 ; free physical = 265644 ; free virtual = 362165
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 1057.711 ; gain = 527.219 ; free physical = 265644 ; free virtual = 362165
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 1057.711 ; gain = 527.219 ; free physical = 265645 ; free virtual = 362166
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 1057.711 ; gain = 527.219 ; free physical = 265645 ; free virtual = 362166
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'l_r_outer' (kernel.cpp:36) in function 'top' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'l_r_0_outer' (kernel.cpp:62) in function 'top' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'l_r_inner' (kernel.cpp:38) in function 'top' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'l_r_0_inner' (kernel.cpp:64) in function 'top' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'v0' (kernel.cpp:17) in dimension 2 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'v1' (kernel.cpp:18) in dimension 2 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'v2' (kernel.cpp:19) in dimension 2 with a cyclic factor 8.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 1057.711 ; gain = 527.219 ; free physical = 265626 ; free virtual = 362147
INFO: [XFORM 203-541] Flattening a loop nest 'l_y' (kernel.cpp:32:41) in function 'top'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_B_outp_x' (kernel.cpp:31:45) in function 'top'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_y_0' (kernel.cpp:58:49) in function 'top'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_C_outp_x_0' (kernel.cpp:57:53) in function 'top'.
INFO: [HLS 200-472] Inferring partial write operation for 'B_outp' (kernel.cpp:54:7)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 1057.711 ; gain = 527.219 ; free physical = 265625 ; free virtual = 362146
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_B_outp_x_l_y_l_r_outer'.
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_B_outp_x_l_y_l_r_outer): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('v18_7', kernel.cpp:46) and 'select' operation ('select_ln43_1', kernel.cpp:43).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_B_outp_x_l_y_l_r_outer): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('v18_7', kernel.cpp:46) and 'select' operation ('select_ln43_1', kernel.cpp:43).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_B_outp_x_l_y_l_r_outer): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('v18_7', kernel.cpp:46) and 'select' operation ('select_ln43_1', kernel.cpp:43).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_B_outp_x_l_y_l_r_outer): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('v18_7', kernel.cpp:46) and 'select' operation ('select_ln43_1', kernel.cpp:43).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_B_outp_x_l_y_l_r_outer): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0)
   between 'fadd' operation ('v18_7', kernel.cpp:46) and 'select' operation ('select_ln43_1', kernel.cpp:43).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_B_outp_x_l_y_l_r_outer): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0)
   between 'fadd' operation ('v18_7', kernel.cpp:46) and 'select' operation ('select_ln43_1', kernel.cpp:43).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_B_outp_x_l_y_l_r_outer): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0)
   between 'fadd' operation ('v18_7', kernel.cpp:46) and 'select' operation ('select_ln43_1', kernel.cpp:43).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 42.
INFO: [SCHED 204-61] Pipelining loop 'l_C_outp_x_0_l_y_0_l_r_0_outer'.
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_C_outp_x_0_l_y_0_l_r_0_outer): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('v33_7', kernel.cpp:72) and 'select' operation ('select_ln69', kernel.cpp:69).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_C_outp_x_0_l_y_0_l_r_0_outer): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('v33_7', kernel.cpp:72) and 'select' operation ('select_ln69', kernel.cpp:69).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_C_outp_x_0_l_y_0_l_r_0_outer): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('v33_7', kernel.cpp:72) and 'select' operation ('select_ln69', kernel.cpp:69).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_C_outp_x_0_l_y_0_l_r_0_outer): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('v33_7', kernel.cpp:72) and 'select' operation ('select_ln69', kernel.cpp:69).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_C_outp_x_0_l_y_0_l_r_0_outer): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0)
   between 'fadd' operation ('v33_7', kernel.cpp:72) and 'select' operation ('select_ln69', kernel.cpp:69).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_C_outp_x_0_l_y_0_l_r_0_outer): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0)
   between 'fadd' operation ('v33_7', kernel.cpp:72) and 'select' operation ('select_ln69', kernel.cpp:69).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_C_outp_x_0_l_y_0_l_r_0_outer): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0)
   between 'fadd' operation ('v33_7', kernel.cpp:72) and 'select' operation ('select_ln69', kernel.cpp:69).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 42.
WARNING: [SCHED 204-21] Estimated clock period (15.21ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'top' consists of the following:
	'fadd' operation ('v18_7', kernel.cpp:46) [160]  (7.26 ns)
	'phi' operation ('v19', kernel.cpp:46) with incoming values : ('v18_7', kernel.cpp:46) [64]  (0 ns)
	'select' operation ('select_ln43_1', kernel.cpp:43) [92]  (0.698 ns)
	'fadd' operation ('v1', kernel.cpp:46) [132]  (7.26 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 45.67 seconds; current allocated memory: 119.165 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 1063.648 ; gain = 533.156 ; free physical = 265649 ; free virtual = 362170
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 1063.648 ; gain = 533.156 ; free physical = 265650 ; free virtual = 362171
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 1063.648 ; gain = 533.156 ; free physical = 265649 ; free virtual = 362170
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 1063.648 ; gain = 533.156 ; free physical = 265650 ; free virtual = 362171
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'l_r_outer' (kernel.cpp:30) in function 'top' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'l_r_0_outer' (kernel.cpp:56) in function 'top' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'l_r_inner' (kernel.cpp:32) in function 'top' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'l_r_0_inner' (kernel.cpp:58) in function 'top' completely with a factor of 8.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 1063.648 ; gain = 533.156 ; free physical = 265630 ; free virtual = 362151
INFO: [XFORM 203-541] Flattening a loop nest 'l_y' (kernel.cpp:26:41) in function 'top'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_B_outp_x' (kernel.cpp:25:45) in function 'top'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_y_0' (kernel.cpp:52:49) in function 'top'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_C_outp_x_0' (kernel.cpp:51:53) in function 'top'.
INFO: [HLS 200-472] Inferring partial write operation for 'B_outp' (kernel.cpp:48:7)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 1063.648 ; gain = 533.156 ; free physical = 265629 ; free virtual = 362150
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_B_outp_x_l_y_l_r_outer'.
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_B_outp_x_l_y_l_r_outer): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('v18_7', kernel.cpp:40) and 'select' operation ('select_ln37_1', kernel.cpp:37).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_B_outp_x_l_y_l_r_outer): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('v18_7', kernel.cpp:40) and 'select' operation ('select_ln37_1', kernel.cpp:37).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_B_outp_x_l_y_l_r_outer): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('v18_7', kernel.cpp:40) and 'select' operation ('select_ln37_1', kernel.cpp:37).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_B_outp_x_l_y_l_r_outer): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('v18_7', kernel.cpp:40) and 'select' operation ('select_ln37_1', kernel.cpp:37).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_B_outp_x_l_y_l_r_outer): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0)
   between 'fadd' operation ('v18_7', kernel.cpp:40) and 'select' operation ('select_ln37_1', kernel.cpp:37).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_B_outp_x_l_y_l_r_outer): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0)
   between 'fadd' operation ('v18_7', kernel.cpp:40) and 'select' operation ('select_ln37_1', kernel.cpp:37).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_B_outp_x_l_y_l_r_outer): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0)
   between 'fadd' operation ('v18_7', kernel.cpp:40) and 'select' operation ('select_ln37_1', kernel.cpp:37).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 44.
INFO: [SCHED 204-61] Pipelining loop 'l_C_outp_x_0_l_y_0_l_r_0_outer'.
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_C_outp_x_0_l_y_0_l_r_0_outer): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('v33_7', kernel.cpp:66) and 'select' operation ('select_ln63', kernel.cpp:63).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_C_outp_x_0_l_y_0_l_r_0_outer): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('v33_7', kernel.cpp:66) and 'select' operation ('select_ln63', kernel.cpp:63).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_C_outp_x_0_l_y_0_l_r_0_outer): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('v33_7', kernel.cpp:66) and 'select' operation ('select_ln63', kernel.cpp:63).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_C_outp_x_0_l_y_0_l_r_0_outer): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('v33_7', kernel.cpp:66) and 'select' operation ('select_ln63', kernel.cpp:63).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_C_outp_x_0_l_y_0_l_r_0_outer): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0)
   between 'fadd' operation ('v33_7', kernel.cpp:66) and 'select' operation ('select_ln63', kernel.cpp:63).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_C_outp_x_0_l_y_0_l_r_0_outer): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0)
   between 'fadd' operation ('v33_7', kernel.cpp:66) and 'select' operation ('select_ln63', kernel.cpp:63).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_C_outp_x_0_l_y_0_l_r_0_outer): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0)
   between 'fadd' operation ('v33_7', kernel.cpp:66) and 'select' operation ('select_ln63', kernel.cpp:63).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 44.
WARNING: [SCHED 204-21] Estimated clock period (15.21ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'top' consists of the following:
	'fadd' operation ('v18_7', kernel.cpp:40) [163]  (7.26 ns)
	'phi' operation ('v19', kernel.cpp:40) with incoming values : ('v18_7', kernel.cpp:40) [22]  (0 ns)
	'select' operation ('select_ln37_1', kernel.cpp:37) [45]  (0.698 ns)
	'fadd' operation ('v6', kernel.cpp:40) [72]  (7.26 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 46.47 seconds; current allocated memory: 119.604 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 121.283 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 1060.680 ; gain = 530.188 ; free physical = 265660 ; free virtual = 362181
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 1060.680 ; gain = 530.188 ; free physical = 265661 ; free virtual = 362182
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 1060.680 ; gain = 530.188 ; free physical = 265662 ; free virtual = 362183
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 1060.680 ; gain = 530.188 ; free physical = 265662 ; free virtual = 362183
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'l_r_outer' (kernel.cpp:30) in function 'top' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'l_r_0_outer' (kernel.cpp:56) in function 'top' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'l_r_inner' (kernel.cpp:32) in function 'top' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'l_r_0_inner' (kernel.cpp:58) in function 'top' completely with a factor of 8.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 1060.680 ; gain = 530.188 ; free physical = 265640 ; free virtual = 362161
INFO: [XFORM 203-541] Flattening a loop nest 'l_y' (kernel.cpp:26:41) in function 'top'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_B_outp_x' (kernel.cpp:25:45) in function 'top'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_y_0' (kernel.cpp:52:49) in function 'top'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_C_outp_x_0' (kernel.cpp:51:53) in function 'top'.
INFO: [HLS 200-472] Inferring partial write operation for 'B_outp' (kernel.cpp:48:7)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 1060.680 ; gain = 530.188 ; free physical = 265639 ; free virtual = 362160
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_B_outp_x_l_y_l_r_outer'.
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_B_outp_x_l_y_l_r_outer): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('v18_7', kernel.cpp:40) and 'select' operation ('select_ln37_1', kernel.cpp:37).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_B_outp_x_l_y_l_r_outer): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('v18_7', kernel.cpp:40) and 'select' operation ('select_ln37_1', kernel.cpp:37).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_B_outp_x_l_y_l_r_outer): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('v18_7', kernel.cpp:40) and 'select' operation ('select_ln37_1', kernel.cpp:37).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_B_outp_x_l_y_l_r_outer): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('v18_7', kernel.cpp:40) and 'select' operation ('select_ln37_1', kernel.cpp:37).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_B_outp_x_l_y_l_r_outer): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0)
   between 'fadd' operation ('v18_7', kernel.cpp:40) and 'select' operation ('select_ln37_1', kernel.cpp:37).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_B_outp_x_l_y_l_r_outer): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0)
   between 'fadd' operation ('v18_7', kernel.cpp:40) and 'select' operation ('select_ln37_1', kernel.cpp:37).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_B_outp_x_l_y_l_r_outer): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0)
   between 'fadd' operation ('v18_7', kernel.cpp:40) and 'select' operation ('select_ln37_1', kernel.cpp:37).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 44.
INFO: [SCHED 204-61] Pipelining loop 'l_C_outp_x_0_l_y_0_l_r_0_outer'.
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_C_outp_x_0_l_y_0_l_r_0_outer): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('v33_7', kernel.cpp:66) and 'select' operation ('select_ln63', kernel.cpp:63).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_C_outp_x_0_l_y_0_l_r_0_outer): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('v33_7', kernel.cpp:66) and 'select' operation ('select_ln63', kernel.cpp:63).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_C_outp_x_0_l_y_0_l_r_0_outer): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('v33_7', kernel.cpp:66) and 'select' operation ('select_ln63', kernel.cpp:63).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_C_outp_x_0_l_y_0_l_r_0_outer): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('v33_7', kernel.cpp:66) and 'select' operation ('select_ln63', kernel.cpp:63).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_C_outp_x_0_l_y_0_l_r_0_outer): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0)
   between 'fadd' operation ('v33_7', kernel.cpp:66) and 'select' operation ('select_ln63', kernel.cpp:63).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_C_outp_x_0_l_y_0_l_r_0_outer): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0)
   between 'fadd' operation ('v33_7', kernel.cpp:66) and 'select' operation ('select_ln63', kernel.cpp:63).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_C_outp_x_0_l_y_0_l_r_0_outer): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0)
   between 'fadd' operation ('v33_7', kernel.cpp:66) and 'select' operation ('select_ln63', kernel.cpp:63).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 44.
WARNING: [SCHED 204-21] Estimated clock period (15.21ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'top' consists of the following:
	'fadd' operation ('v18_7', kernel.cpp:40) [163]  (7.26 ns)
	'phi' operation ('v19', kernel.cpp:40) with incoming values : ('v18_7', kernel.cpp:40) [22]  (0 ns)
	'select' operation ('select_ln37_1', kernel.cpp:37) [45]  (0.698 ns)
	'fadd' operation ('v6', kernel.cpp:40) [72]  (7.26 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 45.03 seconds; current allocated memory: 119.605 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 121.285 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 1060.680 ; gain = 530.188 ; free physical = 265649 ; free virtual = 362170
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 1060.680 ; gain = 530.188 ; free physical = 265649 ; free virtual = 362170
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 1060.680 ; gain = 530.188 ; free physical = 265642 ; free virtual = 362163
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 1060.680 ; gain = 530.188 ; free physical = 265642 ; free virtual = 362163
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'l_r_outer' (kernel.cpp:36) in function 'top' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'l_r_0_outer' (kernel.cpp:62) in function 'top' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'l_r_inner' (kernel.cpp:38) in function 'top' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'l_r_0_inner' (kernel.cpp:64) in function 'top' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'v0' (kernel.cpp:17) in dimension 2 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'v1' (kernel.cpp:18) in dimension 2 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'v2' (kernel.cpp:19) in dimension 2 with a cyclic factor 8.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 1060.680 ; gain = 530.188 ; free physical = 265622 ; free virtual = 362144
INFO: [XFORM 203-541] Flattening a loop nest 'l_y' (kernel.cpp:32:41) in function 'top'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_B_outp_x' (kernel.cpp:31:45) in function 'top'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_y_0' (kernel.cpp:58:49) in function 'top'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_C_outp_x_0' (kernel.cpp:57:53) in function 'top'.
INFO: [HLS 200-472] Inferring partial write operation for 'B_outp' (kernel.cpp:54:7)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 1060.680 ; gain = 530.188 ; free physical = 265621 ; free virtual = 362142
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_B_outp_x_l_y_l_r_outer'.
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_B_outp_x_l_y_l_r_outer): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('v18_7', kernel.cpp:46) and 'select' operation ('select_ln43_1', kernel.cpp:43).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_B_outp_x_l_y_l_r_outer): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('v18_7', kernel.cpp:46) and 'select' operation ('select_ln43_1', kernel.cpp:43).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_B_outp_x_l_y_l_r_outer): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('v18_7', kernel.cpp:46) and 'select' operation ('select_ln43_1', kernel.cpp:43).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_B_outp_x_l_y_l_r_outer): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('v18_7', kernel.cpp:46) and 'select' operation ('select_ln43_1', kernel.cpp:43).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_B_outp_x_l_y_l_r_outer): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0)
   between 'fadd' operation ('v18_7', kernel.cpp:46) and 'select' operation ('select_ln43_1', kernel.cpp:43).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_B_outp_x_l_y_l_r_outer): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0)
   between 'fadd' operation ('v18_7', kernel.cpp:46) and 'select' operation ('select_ln43_1', kernel.cpp:43).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_B_outp_x_l_y_l_r_outer): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0)
   between 'fadd' operation ('v18_7', kernel.cpp:46) and 'select' operation ('select_ln43_1', kernel.cpp:43).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 42.
INFO: [SCHED 204-61] Pipelining loop 'l_C_outp_x_0_l_y_0_l_r_0_outer'.
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_C_outp_x_0_l_y_0_l_r_0_outer): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('v33_7', kernel.cpp:72) and 'select' operation ('select_ln69', kernel.cpp:69).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_C_outp_x_0_l_y_0_l_r_0_outer): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('v33_7', kernel.cpp:72) and 'select' operation ('select_ln69', kernel.cpp:69).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_C_outp_x_0_l_y_0_l_r_0_outer): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('v33_7', kernel.cpp:72) and 'select' operation ('select_ln69', kernel.cpp:69).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_C_outp_x_0_l_y_0_l_r_0_outer): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('v33_7', kernel.cpp:72) and 'select' operation ('select_ln69', kernel.cpp:69).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_C_outp_x_0_l_y_0_l_r_0_outer): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0)
   between 'fadd' operation ('v33_7', kernel.cpp:72) and 'select' operation ('select_ln69', kernel.cpp:69).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_C_outp_x_0_l_y_0_l_r_0_outer): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0)
   between 'fadd' operation ('v33_7', kernel.cpp:72) and 'select' operation ('select_ln69', kernel.cpp:69).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_C_outp_x_0_l_y_0_l_r_0_outer): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0)
   between 'fadd' operation ('v33_7', kernel.cpp:72) and 'select' operation ('select_ln69', kernel.cpp:69).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 42.
WARNING: [SCHED 204-21] Estimated clock period (15.21ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'top' consists of the following:
	'fadd' operation ('v18_7', kernel.cpp:46) [160]  (7.26 ns)
	'phi' operation ('v19', kernel.cpp:46) with incoming values : ('v18_7', kernel.cpp:46) [64]  (0 ns)
	'select' operation ('select_ln43_1', kernel.cpp:43) [92]  (0.698 ns)
	'fadd' operation ('v1', kernel.cpp:46) [132]  (7.26 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 45.08 seconds; current allocated memory: 119.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 1060.680 ; gain = 530.188 ; free physical = 265606 ; free virtual = 362127
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 1060.680 ; gain = 530.188 ; free physical = 265606 ; free virtual = 362127
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 1060.680 ; gain = 530.188 ; free physical = 265614 ; free virtual = 362136
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 1060.680 ; gain = 530.188 ; free physical = 265614 ; free virtual = 362135
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'l_r_outer' (kernel.cpp:39) in function 'top' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'l_r_0_outer' (kernel.cpp:72) in function 'top' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'l_r_inner' (kernel.cpp:41) in function 'top' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'l_r_0_inner' (kernel.cpp:74) in function 'top' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'v0' (kernel.cpp:17) in dimension 2 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'v1' (kernel.cpp:18) in dimension 2 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'v2' (kernel.cpp:19) in dimension 2 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'v5' (kernel.cpp:22) in dimension 2 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'B_outp' (kernel.cpp:32) in dimension 2 with a cyclic factor 8.
INFO: [XFORM 203-11] Balancing expressions in function 'top' (kernel.cpp:17)...16 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 1060.680 ; gain = 530.188 ; free physical = 265592 ; free virtual = 362115
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'l_y' (kernel.cpp:36:41) in function 'top' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'l_B_outp_x' (kernel.cpp:35:44) in function 'top'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'l_y_0' (kernel.cpp:69:49) in function 'top' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'l_C_outp_x_0' (kernel.cpp:68:53) in function 'top'.
INFO: [HLS 200-472] Inferring partial write operation for 'B_outp[0]' (kernel.cpp:65:7)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 1060.680 ; gain = 530.188 ; free physical = 265590 ; free virtual = 362112
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_r_outer'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'l_r_0_outer'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 47.05 seconds; current allocated memory: 125.675 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 126.946 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v5_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v5_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v5_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v5_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v5_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v5_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v5_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v5_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 128.706 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.39 MHz
INFO: [RTMG 210-278] Implementing memory 'top_B_outp_0_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:44 ; elapsed = 00:00:53 . Memory (MB): peak = 1060.680 ; gain = 530.188 ; free physical = 265585 ; free virtual = 362113
INFO: [VHDL 208-304] Generating VHDL RTL for top.
INFO: [VLOG 209-307] Generating Verilog RTL for top.
INFO: [HLS 200-112] Total elapsed time: 52.54 seconds; peak allocated memory: 128.706 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 1060.680 ; gain = 530.188 ; free physical = 265585 ; free virtual = 362127
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 1060.680 ; gain = 530.188 ; free physical = 265585 ; free virtual = 362127
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 1060.680 ; gain = 530.188 ; free physical = 265551 ; free virtual = 362098
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 1060.680 ; gain = 530.188 ; free physical = 265518 ; free virtual = 362067
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'l_r_outer' (kernel.cpp:40) in function 'top' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'l_r_0_outer' (kernel.cpp:74) in function 'top' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'l_r_inner' (kernel.cpp:42) in function 'top' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'l_r_0_inner' (kernel.cpp:76) in function 'top' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'v0.V' (kernel.cpp:17) in dimension 2 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'v1.V' (kernel.cpp:18) in dimension 2 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'v2.V' (kernel.cpp:19) in dimension 2 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'v5.V' (kernel.cpp:22) in dimension 2 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'B_outp.V' (kernel.cpp:32) in dimension 2 with a cyclic factor 8.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:45 ; elapsed = 00:00:50 . Memory (MB): peak = 1124.680 ; gain = 594.188 ; free physical = 265479 ; free virtual = 362032
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'l_y' (kernel.cpp:36:41) in function 'top' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'l_B_outp_x' (kernel.cpp:35:44) in function 'top'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'l_y_0' (kernel.cpp:70:49) in function 'top' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'l_C_outp_x_0' (kernel.cpp:69:53) in function 'top'.
INFO: [HLS 200-472] Inferring partial write operation for 'B_outp[0].V' (kernel.cpp:66:7)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:45 ; elapsed = 00:00:50 . Memory (MB): peak = 1124.680 ; gain = 594.188 ; free physical = 265472 ; free virtual = 362026
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_r_outer'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'l_r_0_outer'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (25.6846ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'top' consists of the following:
	'add' operation ('add_ln703', kernel.cpp:54) [149]  (3.21 ns)
	'add' operation ('add_ln703_1', kernel.cpp:54) [160]  (3.21 ns)
	'add' operation ('add_ln703_2', kernel.cpp:54) [171]  (3.21 ns)
	'add' operation ('add_ln703_3', kernel.cpp:54) [182]  (3.21 ns)
	'add' operation ('add_ln703_4', kernel.cpp:54) [193]  (3.21 ns)
	'add' operation ('add_ln703_5', kernel.cpp:54) [204]  (3.21 ns)
	'add' operation ('add_ln703_6', kernel.cpp:54) [215]  (3.21 ns)
	'add' operation ('add_ln703_7', kernel.cpp:54) [226]  (3.21 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 51.18 seconds; current allocated memory: 201.727 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 203.513 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_0_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_3_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_4_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_5_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_6_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_7_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_0_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_3_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_4_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_5_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_6_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_7_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_0_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_3_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_4_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_5_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_6_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_7_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v3_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v4_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v5_0_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v5_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v5_2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v5_3_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v5_4_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v5_5_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v5_6_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v5_7_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top' to 'ap_ctrl_hs'.
INFO==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 1060.680 ; gain = 530.188 ; free physical = 265554 ; free virtual = 362101
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 1060.680 ; gain = 530.188 ; free physical = 265554 ; free virtual = 362101
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 1060.680 ; gain = 530.188 ; free physical = 265511 ; free virtual = 362062
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 1060.680 ; gain = 530.188 ; free physical = 265485 ; free virtual = 362040
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'l_r_outer' (kernel.cpp:40) in function 'top' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'l_r_0_outer' (kernel.cpp:74) in function 'top' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'l_r_inner' (kernel.cpp:42) in function 'top' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'l_r_0_inner' (kernel.cpp:76) in function 'top' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'v0.V' (kernel.cpp:17) in dimension 2 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'v1.V' (kernel.cpp:18) in dimension 2 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'v2.V' (kernel.cpp:19) in dimension 2 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'v5.V' (kernel.cpp:22) in dimension 2 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'B_outp.V' (kernel.cpp:32) in dimension 2 with a cyclic factor 8.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 1124.680 ; gain = 594.188 ; free physical = 265431 ; free virtual = 361989
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'l_y' (kernel.cpp:36:41) in function 'top' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'l_B_outp_x' (kernel.cpp:35:44) in function 'top'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'l_y_0' (kernel.cpp:70:49) in function 'top' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'l_C_outp_x_0' (kernel.cpp:69:53) in function 'top'.
INFO: [HLS 200-472] Inferring partial write operation for 'B_outp[0].V' (kernel.cpp:66:7)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 1124.680 ; gain = 594.188 ; free physical = 265436 ; free virtual = 361995
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_r_outer'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'l_r_0_outer'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (25.6846ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'top' consists of the following:
	'add' operation ('add_ln703', kernel.cpp:54) [149]  (3.21 ns)
	'add' operation ('add_ln703_1', kernel.cpp:54) [160]  (3.21 ns)
	'add' operation ('add_ln703_2', kernel.cpp:54) [171]  (3.21 ns)
	'add' operation ('add_ln703_3', kernel.cpp:54) [182]  (3.21 ns)
	'add' operation ('add_ln703_4', kernel.cpp:54) [193]  (3.21 ns)
	'add' operation ('add_ln703_5', kernel.cpp:54) [204]  (3.21 ns)
	'add' operation ('add_ln703_6', kernel.cpp:54) [215]  (3.21 ns)
	'add' operation ('add_ln703_7', kernel.cpp:54) [226]  (3.21 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 48.82 seconds; current allocated memory: 201.722 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 203.506 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_0_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_3_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_4_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_5_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_6_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_7_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_0_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_3_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_4_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_5_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_6_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_7_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_0_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_3_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_4_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_5_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_6_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_7_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v3_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v4_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v5_0_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v5_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v5_2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v5_3_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v5_4_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v5_5_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v5_6_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v5_7_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top' to 'ap_ctrl_hs'.
INFO==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 1060.680 ; gain = 530.188 ; free physical = 265547 ; free virtual = 362088
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 1060.680 ; gain = 530.188 ; free physical = 265547 ; free virtual = 362088
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 1060.680 ; gain = 530.188 ; free physical = 265548 ; free virtual = 362089
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 1060.680 ; gain = 530.188 ; free physical = 265548 ; free virtual = 362089
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'l_r_outer' (kernel.cpp:40) in function 'top' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'l_r_0_outer' (kernel.cpp:66) in function 'top' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'l_r_inner' (kernel.cpp:42) in function 'top' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'l_r_0_inner' (kernel.cpp:68) in function 'top' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'v0' (kernel.cpp:17) in dimension 2 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'v1' (kernel.cpp:18) in dimension 2 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'v2' (kernel.cpp:19) in dimension 2 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'v5' (kernel.cpp:22) in dimension 2 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'B_outp' (kernel.cpp:32) in dimension 2 with a cyclic factor 8.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 1060.680 ; gain = 530.188 ; free physical = 265522 ; free virtual = 362062
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'l_y' (kernel.cpp:36:41) in function 'top' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'l_B_outp_x' (kernel.cpp:35:44) in function 'top'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'l_y_0' (kernel.cpp:62:49) in function 'top' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'l_C_outp_x_0' (kernel.cpp:61:53) in function 'top'.
INFO: [HLS 200-472] Inferring partial write operation for 'B_outp[0]' (kernel.cpp:58:7)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 1060.680 ; gain = 530.188 ; free physical = 265517 ; free virtual = 362058
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_r_outer'.
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_outer): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('v18_7', kernel.cpp:50) and 'fadd' operation ('v1', kernel.cpp:50).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_outer): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('v18_7', kernel.cpp:50) and 'fadd' operation ('v1', kernel.cpp:50).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_outer): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('v18_7', kernel.cpp:50) and 'fadd' operation ('v1', kernel.cpp:50).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_outer): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('v18_7', kernel.cpp:50) and 'fadd' operation ('v1', kernel.cpp:50).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_outer): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0)
   between 'fadd' operation ('v18_7', kernel.cpp:50) and 'fadd' operation ('v1', kernel.cpp:50).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_outer): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0)
   between 'fadd' operation ('v18_7', kernel.cpp:50) and 'fadd' operation ('v1', kernel.cpp:50).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_outer): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0)
   between 'fadd' operation ('v18_7', kernel.cpp:50) and 'fadd' operation ('v1', kernel.cpp:50).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 37.
INFO: [SCHED 204-61] Pipelining loop 'l_r_0_outer'.
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_0_outer): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('v33_7', kernel.cpp:76) and 'fadd' operation ('v6', kernel.cpp:76).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_0_outer): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('v33_7', kernel.cpp:76) and 'fadd' operation ('v6', kernel.cpp:76).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_0_outer): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('v33_7', kernel.cpp:76) and 'fadd' operation ('v6', kernel.cpp:76).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_0_outer): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('v33_7', kernel.cpp:76) and 'fadd' operation ('v6', kernel.cpp:76).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_0_outer): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0)
   between 'fadd' operation ('v33_7', kernel.cpp:76) and 'fadd' operation ('v6', kernel.cpp:76).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_0_outer): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0)
   between 'fadd' operation ('v33_7', kernel.cpp:76) and 'fadd' operation ('v6', kernel.cpp:76).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_0_outer): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0)
   between 'fadd' operation ('v33_7', kernel.cpp:76) and 'fadd' operation ('v6', kernel.cpp:76).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 37.
WARNING: [SCHED 204-21] Estimated clock period (14.512ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'top' consists of the following:
	'fadd' operation ('v1', kernel.cpp:50) [143]  (7.26 ns)
	'fadd' operation ('v18_1', kernel.cpp:50) [147]  (7.26 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 46 seconds; current allocated memory: 119.426 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 1060.680 ; gain = 530.188 ; free physical = 265538 ; free virtual = 362079
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 1060.680 ; gain = 530.188 ; free physical = 265538 ; free virtual = 362079
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 1060.680 ; gain = 530.188 ; free physical = 265496 ; free virtual = 362037
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 1060.680 ; gain = 530.188 ; free physical = 265496 ; free virtual = 362037
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'l_r_outer' (kernel.cpp:40) in function 'top' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'l_r_0_outer' (kernel.cpp:66) in function 'top' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'l_r_inner' (kernel.cpp:42) in function 'top' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'l_r_0_inner' (kernel.cpp:68) in function 'top' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'v0' (kernel.cpp:17) in dimension 2 with a cyclic factor 32.
INFO: [XFORM 203-101] Partitioning array 'v1' (kernel.cpp:18) in dimension 2 with a cyclic factor 32.
INFO: [XFORM 203-101] Partitioning array 'v2' (kernel.cpp:19) in dimension 2 with a cyclic factor 32.
INFO: [XFORM 203-101] Partitioning array 'v5' (kernel.cpp:22) in dimension 2 with a cyclic factor 32.
INFO: [XFORM 203-101] Partitioning array 'B_outp' (kernel.cpp:32) in dimension 2 with a cyclic factor 32.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 1060.680 ; gain = 530.188 ; free physical = 265474 ; free virtual = 362014
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'l_y' (kernel.cpp:36:41) in function 'top' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'l_B_outp_x' (kernel.cpp:35:44) in function 'top'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'l_y_0' (kernel.cpp:62:49) in function 'top' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'l_C_outp_x_0' (kernel.cpp:61:53) in function 'top'.
INFO: [HLS 200-472] Inferring partial write operation for 'B_outp[0]' (kernel.cpp:58:7)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 1060.680 ; gain = 530.188 ; free physical = 265515 ; free virtual = 362056
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_r_outer'.
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_outer): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('v18_7', kernel.cpp:50) and 'fadd' operation ('v1', kernel.cpp:50).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_outer): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('v18_7', kernel.cpp:50) and 'fadd' operation ('v1', kernel.cpp:50).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_outer): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('v18_7', kernel.cpp:50) and 'fadd' operation ('v1', kernel.cpp:50).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_outer): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('v18_7', kernel.cpp:50) and 'fadd' operation ('v1', kernel.cpp:50).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_outer): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0)
   between 'fadd' operation ('v18_7', kernel.cpp:50) and 'fadd' operation ('v1', kernel.cpp:50).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_outer): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0)
   between 'fadd' operation ('v18_7', kernel.cpp:50) and 'fadd' operation ('v1', kernel.cpp:50).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_outer): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0)
   between 'fadd' operation ('v18_7', kernel.cpp:50) and 'fadd' operation ('v1', kernel.cpp:50).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 37.
INFO: [SCHED 204-61] Pipelining loop 'l_r_0_outer'.
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_0_outer): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('v33_7', kernel.cpp:76) and 'fadd' operation ('v5', kernel.cpp:76).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_0_outer): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('v33_7', kernel.cpp:76) and 'fadd' operation ('v5', kernel.cpp:76).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_0_outer): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('v33_7', kernel.cpp:76) and 'fadd' operation ('v5', kernel.cpp:76).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_0_outer): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('v33_7', kernel.cpp:76) and 'fadd' operation ('v5', kernel.cpp:76).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_0_outer): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0)
   between 'fadd' operation ('v33_7', kernel.cpp:76) and 'fadd' operation ('v5', kernel.cpp:76).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_0_outer): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0)
   between 'fadd' operation ('v33_7', kernel.cpp:76) and 'fadd' operation ('v5', kernel.cpp:76).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_0_outer): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0)
   between 'fadd' operation ('v33_7', kernel.cpp:76) and 'fadd' operation ('v5', kernel.cpp:76).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 37.
WARNING: [SCHED 204-21] Estimated clock period (14.512ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'top' consists of the following:
	'fadd' operation ('v1', kernel.cpp:50) [437]  (7.26 ns)
	'fadd' operation ('v18_1', kernel.cpp:50) [469]  (7.26 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 48.88 seconds; current allocated memory: 130.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.91 seconds; current allocated memory: 135.894 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v3' to 'ap_memory'.
INFO: [RTGEN 206-500]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 1060.680 ; gain = 530.188 ; free physical = 265975 ; free virtual = 362517
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 1060.680 ; gain = 530.188 ; free physical = 265975 ; free virtual = 362517
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 1060.680 ; gain = 530.188 ; free physical = 265978 ; free virtual = 362519
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 1060.680 ; gain = 530.188 ; free physical = 265978 ; free virtual = 362519
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'l_r_outer' (kernel.cpp:40) in function 'top' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'l_r_0_outer' (kernel.cpp:66) in function 'top' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'l_r_inner' (kernel.cpp:42) in function 'top' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'l_r_0_inner' (kernel.cpp:68) in function 'top' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'v0' (kernel.cpp:17) in dimension 2 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'v1' (kernel.cpp:18) in dimension 2 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'v2' (kernel.cpp:19) in dimension 2 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'v5' (kernel.cpp:22) in dimension 2 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'B_outp' (kernel.cpp:32) in dimension 2 with a cyclic factor 8.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 1060.680 ; gain = 530.188 ; free physical = 265961 ; free virtual = 362502
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'l_y' (kernel.cpp:36:41) in function 'top' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'l_B_outp_x' (kernel.cpp:35:44) in function 'top'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'l_y_0' (kernel.cpp:62:49) in function 'top' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'l_C_outp_x_0' (kernel.cpp:61:53) in function 'top'.
INFO: [HLS 200-472] Inferring partial write operation for 'B_outp[0]' (kernel.cpp:58:7)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 1060.680 ; gain = 530.188 ; free physical = 265960 ; free virtual = 362501
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_r_outer'.
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_outer): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('v18_7', kernel.cpp:50) and 'fadd' operation ('v1', kernel.cpp:50).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_outer): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('v18_7', kernel.cpp:50) and 'fadd' operation ('v1', kernel.cpp:50).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_outer): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('v18_7', kernel.cpp:50) and 'fadd' operation ('v1', kernel.cpp:50).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_outer): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('v18_7', kernel.cpp:50) and 'fadd' operation ('v1', kernel.cpp:50).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_outer): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0)
   between 'fadd' operation ('v18_7', kernel.cpp:50) and 'fadd' operation ('v1', kernel.cpp:50).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_outer): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0)
   between 'fadd' operation ('v18_7', kernel.cpp:50) and 'fadd' operation ('v1', kernel.cpp:50).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_outer): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0)
   between 'fadd' operation ('v18_7', kernel.cpp:50) and 'fadd' operation ('v1', kernel.cpp:50).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 37.
INFO: [SCHED 204-61] Pipelining loop 'l_r_0_outer'.
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_0_outer): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('v33_7', kernel.cpp:76) and 'fadd' operation ('v6', kernel.cpp:76).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_0_outer): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('v33_7', kernel.cpp:76) and 'fadd' operation ('v6', kernel.cpp:76).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_0_outer): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('v33_7', kernel.cpp:76) and 'fadd' operation ('v6', kernel.cpp:76).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_0_outer): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('v33_7', kernel.cpp:76) and 'fadd' operation ('v6', kernel.cpp:76).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_0_outer): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0)
   between 'fadd' operation ('v33_7', kernel.cpp:76) and 'fadd' operation ('v6', kernel.cpp:76).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_0_outer): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0)
   between 'fadd' operation ('v33_7', kernel.cpp:76) and 'fadd' operation ('v6', kernel.cpp:76).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_0_outer): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0)
   between 'fadd' operation ('v33_7', kernel.cpp:76) and 'fadd' operation ('v6', kernel.cpp:76).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 37.
WARNING: [SCHED 204-21] Estimated clock period (14.512ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'top' consists of the following:
	'fadd' operation ('v1', kernel.cpp:50) [143]  (7.26 ns)
	'fadd' operation ('v18_1', kernel.cpp:50) [147]  (7.26 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 46.71 seconds; current allocated memory: 119.424 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 1060.680 ; gain = 530.188 ; free physical = 265737 ; free virtual = 362278
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 1060.680 ; gain = 530.188 ; free physical = 265737 ; free virtual = 362278
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 1060.680 ; gain = 530.188 ; free physical = 265758 ; free virtual = 362299
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 1060.680 ; gain = 530.188 ; free physical = 265767 ; free virtual = 362308
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'l_r_outer' (kernel.cpp:40) in function 'top' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'l_r_0_outer' (kernel.cpp:66) in function 'top' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'l_r_inner' (kernel.cpp:42) in function 'top' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'l_r_0_inner' (kernel.cpp:68) in function 'top' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'v0' (kernel.cpp:17) in dimension 2 with a cyclic factor 32.
INFO: [XFORM 203-101] Partitioning array 'v1' (kernel.cpp:18) in dimension 2 with a cyclic factor 32.
INFO: [XFORM 203-101] Partitioning array 'v2' (kernel.cpp:19) in dimension 2 with a cyclic factor 32.
INFO: [XFORM 203-101] Partitioning array 'v5' (kernel.cpp:22) in dimension 2 with a cyclic factor 32.
INFO: [XFORM 203-101] Partitioning array 'B_outp' (kernel.cpp:32) in dimension 2 with a cyclic factor 32.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 1060.680 ; gain = 530.188 ; free physical = 265756 ; free virtual = 362297
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'l_y' (kernel.cpp:36:41) in function 'top' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'l_B_outp_x' (kernel.cpp:35:44) in function 'top'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'l_y_0' (kernel.cpp:62:49) in function 'top' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'l_C_outp_x_0' (kernel.cpp:61:53) in function 'top'.
INFO: [HLS 200-472] Inferring partial write operation for 'B_outp[0]' (kernel.cpp:58:7)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 1060.680 ; gain = 530.188 ; free physical = 265714 ; free virtual = 362255
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_r_outer'.
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_outer): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('v18_7', kernel.cpp:50) and 'fadd' operation ('v1', kernel.cpp:50).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_outer): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('v18_7', kernel.cpp:50) and 'fadd' operation ('v1', kernel.cpp:50).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_outer): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('v18_7', kernel.cpp:50) and 'fadd' operation ('v1', kernel.cpp:50).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_outer): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('v18_7', kernel.cpp:50) and 'fadd' operation ('v1', kernel.cpp:50).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_outer): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0)
   between 'fadd' operation ('v18_7', kernel.cpp:50) and 'fadd' operation ('v1', kernel.cpp:50).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_outer): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0)
   between 'fadd' operation ('v18_7', kernel.cpp:50) and 'fadd' operation ('v1', kernel.cpp:50).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_outer): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0)
   between 'fadd' operation ('v18_7', kernel.cpp:50) and 'fadd' operation ('v1', kernel.cpp:50).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 37.
INFO: [SCHED 204-61] Pipelining loop 'l_r_0_outer'.
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_0_outer): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('v33_7', kernel.cpp:76) and 'fadd' operation ('v5', kernel.cpp:76).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_0_outer): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('v33_7', kernel.cpp:76) and 'fadd' operation ('v5', kernel.cpp:76).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_0_outer): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('v33_7', kernel.cpp:76) and 'fadd' operation ('v5', kernel.cpp:76).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_0_outer): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('v33_7', kernel.cpp:76) and 'fadd' operation ('v5', kernel.cpp:76).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_0_outer): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0)
   between 'fadd' operation ('v33_7', kernel.cpp:76) and 'fadd' operation ('v5', kernel.cpp:76).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_0_outer): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0)
   between 'fadd' operation ('v33_7', kernel.cpp:76) and 'fadd' operation ('v5', kernel.cpp:76).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_0_outer): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0)
   between 'fadd' operation ('v33_7', kernel.cpp:76) and 'fadd' operation ('v5', kernel.cpp:76).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 37.
WARNING: [SCHED 204-21] Estimated clock period (14.512ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'top' consists of the following:
	'fadd' operation ('v1', kernel.cpp:50) [437]  (7.26 ns)
	'fadd' operation ('v18_1', kernel.cpp:50) [469]  (7.26 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 48.49 seconds; current allocated memory: 130.887 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.94 seconds; current allocated memory: 135.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v3' to 'ap_memory'.
INFO: [RTGEN 206-500]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:39 ; elapsed = 00:00:51 . Memory (MB): peak = 1060.680 ; gain = 530.188 ; free physical = 266533 ; free virtual = 363115
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:39 ; elapsed = 00:00:51 . Memory (MB): peak = 1060.680 ; gain = 530.188 ; free physical = 266533 ; free virtual = 363115
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:40 ; elapsed = 00:00:52 . Memory (MB): peak = 1060.680 ; gain = 530.188 ; free physical = 266533 ; free virtual = 363116
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:40 ; elapsed = 00:00:52 . Memory (MB): peak = 1060.680 ; gain = 530.188 ; free physical = 266533 ; free virtual = 363116
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'l_r_outer' (kernel.cpp:40) in function 'top' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'l_r_0_outer' (kernel.cpp:66) in function 'top' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'l_r_inner' (kernel.cpp:42) in function 'top' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'l_r_0_inner' (kernel.cpp:68) in function 'top' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'v0' (kernel.cpp:17) in dimension 2 with a cyclic factor 32.
INFO: [XFORM 203-101] Partitioning array 'v1' (kernel.cpp:18) in dimension 2 with a cyclic factor 32.
INFO: [XFORM 203-101] Partitioning array 'v2' (kernel.cpp:19) in dimension 2 with a cyclic factor 32.
INFO: [XFORM 203-101] Partitioning array 'v5' (kernel.cpp:22) in dimension 2 with a cyclic factor 32.
INFO: [XFORM 203-101] Partitioning array 'B_outp' (kernel.cpp:32) in dimension 2 with a cyclic factor 32.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:40 ; elapsed = 00:00:53 . Memory (MB): peak = 1060.680 ; gain = 530.188 ; free physical = 266500 ; free virtual = 363082
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'l_y' (kernel.cpp:36:41) in function 'top' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'l_B_outp_x' (kernel.cpp:35:44) in function 'top'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'l_y_0' (kernel.cpp:62:49) in function 'top' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'l_C_outp_x_0' (kernel.cpp:61:53) in function 'top'.
INFO: [HLS 200-472] Inferring partial write operation for 'B_outp[0]' (kernel.cpp:58:7)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:43 ; elapsed = 00:00:55 . Memory (MB): peak = 1060.680 ; gain = 530.188 ; free physical = 266497 ; free virtual = 363079
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_r_outer'.
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_outer): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('v18_7', kernel.cpp:50) and 'fadd' operation ('v1', kernel.cpp:50).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_outer): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('v18_7', kernel.cpp:50) and 'fadd' operation ('v1', kernel.cpp:50).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_outer): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('v18_7', kernel.cpp:50) and 'fadd' operation ('v1', kernel.cpp:50).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_outer): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('v18_7', kernel.cpp:50) and 'fadd' operation ('v1', kernel.cpp:50).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_outer): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0)
   between 'fadd' operation ('v18_7', kernel.cpp:50) and 'fadd' operation ('v1', kernel.cpp:50).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_outer): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0)
   between 'fadd' operation ('v18_7', kernel.cpp:50) and 'fadd' operation ('v1', kernel.cpp:50).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_outer): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0)
   between 'fadd' operation ('v18_7', kernel.cpp:50) and 'fadd' operation ('v1', kernel.cpp:50).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 37.
INFO: [SCHED 204-61] Pipelining loop 'l_r_0_outer'.
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_0_outer): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('v33_7', kernel.cpp:76) and 'fadd' operation ('v5', kernel.cpp:76).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_0_outer): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('v33_7', kernel.cpp:76) and 'fadd' operation ('v5', kernel.cpp:76).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_0_outer): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('v33_7', kernel.cpp:76) and 'fadd' operation ('v5', kernel.cpp:76).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_0_outer): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('v33_7', kernel.cpp:76) and 'fadd' operation ('v5', kernel.cpp:76).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_0_outer): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0)
   between 'fadd' operation ('v33_7', kernel.cpp:76) and 'fadd' operation ('v5', kernel.cpp:76).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_0_outer): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0)
   between 'fadd' operation ('v33_7', kernel.cpp:76) and 'fadd' operation ('v5', kernel.cpp:76).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_0_outer): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0)
   between 'fadd' operation ('v33_7', kernel.cpp:76) and 'fadd' operation ('v5', kernel.cpp:76).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 37.
WARNING: [SCHED 204-21] Estimated clock period (14.512ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'top' consists of the following:
	'fadd' operation ('v1', kernel.cpp:50) [437]  (7.26 ns)
	'fadd' operation ('v18_1', kernel.cpp:50) [469]  (7.26 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 56.44 seconds; current allocated memory: 130.885 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.9 seconds; current allocated memory: 135.896 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v3' to 'ap_memory'.
INFO: [RTGEN 206-500]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 1060.680 ; gain = 530.188 ; free physical = 266513 ; free virtual = 363095
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 1060.680 ; gain = 530.188 ; free physical = 266513 ; free virtual = 363095
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:40 ; elapsed = 00:00:46 . Memory (MB): peak = 1060.680 ; gain = 530.188 ; free physical = 266513 ; free virtual = 363095
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:40 ; elapsed = 00:00:46 . Memory (MB): peak = 1060.680 ; gain = 530.188 ; free physical = 266513 ; free virtual = 363095
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'l_r_outer' (kernel.cpp:40) in function 'top' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'l_r_0_outer' (kernel.cpp:66) in function 'top' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'l_r_inner' (kernel.cpp:42) in function 'top' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'l_r_0_inner' (kernel.cpp:68) in function 'top' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'v0' (kernel.cpp:17) in dimension 2 with a cyclic factor 32.
INFO: [XFORM 203-101] Partitioning array 'v1' (kernel.cpp:18) in dimension 2 with a cyclic factor 32.
INFO: [XFORM 203-101] Partitioning array 'v2' (kernel.cpp:19) in dimension 2 with a cyclic factor 32.
INFO: [XFORM 203-101] Partitioning array 'v5' (kernel.cpp:22) in dimension 2 with a cyclic factor 32.
INFO: [XFORM 203-101] Partitioning array 'B_outp' (kernel.cpp:32) in dimension 2 with a cyclic factor 32.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 1060.680 ; gain = 530.188 ; free physical = 266487 ; free virtual = 363070
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'l_y' (kernel.cpp:36:41) in function 'top' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'l_B_outp_x' (kernel.cpp:35:44) in function 'top'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'l_y_0' (kernel.cpp:62:49) in function 'top' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'l_C_outp_x_0' (kernel.cpp:61:53) in function 'top'.
INFO: [HLS 200-472] Inferring partial write operation for 'B_outp[0]' (kernel.cpp:58:7)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 1060.680 ; gain = 530.188 ; free physical = 266576 ; free virtual = 363158
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_r_outer'.
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_outer): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('v18_7', kernel.cpp:50) and 'fadd' operation ('v1', kernel.cpp:50).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_outer): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('v18_7', kernel.cpp:50) and 'fadd' operation ('v1', kernel.cpp:50).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_outer): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('v18_7', kernel.cpp:50) and 'fadd' operation ('v1', kernel.cpp:50).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_outer): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('v18_7', kernel.cpp:50) and 'fadd' operation ('v1', kernel.cpp:50).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_outer): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0)
   between 'fadd' operation ('v18_7', kernel.cpp:50) and 'fadd' operation ('v1', kernel.cpp:50).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_outer): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0)
   between 'fadd' operation ('v18_7', kernel.cpp:50) and 'fadd' operation ('v1', kernel.cpp:50).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_outer): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0)
   between 'fadd' operation ('v18_7', kernel.cpp:50) and 'fadd' operation ('v1', kernel.cpp:50).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 38.
INFO: [SCHED 204-61] Pipelining loop 'l_r_0_outer'.
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_0_outer): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('v33_7', kernel.cpp:76) and 'fadd' operation ('v5', kernel.cpp:76).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_0_outer): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('v33_7', kernel.cpp:76) and 'fadd' operation ('v5', kernel.cpp:76).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_0_outer): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('v33_7', kernel.cpp:76) and 'fadd' operation ('v5', kernel.cpp:76).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_0_outer): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('v33_7', kernel.cpp:76) and 'fadd' operation ('v5', kernel.cpp:76).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_0_outer): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0)
   between 'fadd' operation ('v33_7', kernel.cpp:76) and 'fadd' operation ('v5', kernel.cpp:76).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_0_outer): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0)
   between 'fadd' operation ('v33_7', kernel.cpp:76) and 'fadd' operation ('v5', kernel.cpp:76).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_0_outer): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0)
   between 'fadd' operation ('v33_7', kernel.cpp:76) and 'fadd' operation ('v5', kernel.cpp:76).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 38.
WARNING: [SCHED 204-21] Estimated clock period (14.512ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'top' consists of the following:
	'fadd' operation ('v', kernel.cpp:48) [436]  (7.26 ns)
	'fadd' operation ('v1', kernel.cpp:50) [437]  (7.26 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 50.25 seconds; current allocated memory: 130.827 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.89 seconds; current allocated memory: 135.748 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v3' to 'ap_memory'.
INFO: [RTGEN 206-500]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 1060.680 ; gain = 530.188 ; free physical = 266641 ; free virtual = 363223
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 1060.680 ; gain = 530.188 ; free physical = 266641 ; free virtual = 363223
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 1060.680 ; gain = 530.188 ; free physical = 266642 ; free virtual = 363224
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 1060.680 ; gain = 530.188 ; free physical = 266642 ; free virtual = 363224
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'l_r_outer' (kernel.cpp:40) in function 'top' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'l_r_0_outer' (kernel.cpp:66) in function 'top' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'l_r_inner' (kernel.cpp:42) in function 'top' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'l_r_0_inner' (kernel.cpp:68) in function 'top' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'v0' (kernel.cpp:17) in dimension 2 with a cyclic factor 32.
INFO: [XFORM 203-101] Partitioning array 'v1' (kernel.cpp:18) in dimension 2 with a cyclic factor 32.
INFO: [XFORM 203-101] Partitioning array 'v2' (kernel.cpp:19) in dimension 2 with a cyclic factor 32.
INFO: [XFORM 203-101] Partitioning array 'v5' (kernel.cpp:22) in dimension 2 with a cyclic factor 32.
INFO: [XFORM 203-101] Partitioning array 'B_outp' (kernel.cpp:32) in dimension 2 with a cyclic factor 32.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 1060.680 ; gain = 530.188 ; free physical = 266618 ; free virtual = 363200
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'l_y' (kernel.cpp:36:41) in function 'top' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'l_B_outp_x' (kernel.cpp:35:44) in function 'top'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'l_y_0' (kernel.cpp:62:49) in function 'top' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'l_C_outp_x_0' (kernel.cpp:61:53) in function 'top'.
INFO: [HLS 200-472] Inferring partial write operation for 'B_outp[0]' (kernel.cpp:58:7)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 1060.680 ; gain = 530.188 ; free physical = 266617 ; free virtual = 363200
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_r_outer'.
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_outer): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('v18_7', kernel.cpp:50) and 'fadd' operation ('v1', kernel.cpp:50).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_outer): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('v18_7', kernel.cpp:50) and 'fadd' operation ('v1', kernel.cpp:50).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_outer): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('v18_7', kernel.cpp:50) and 'fadd' operation ('v1', kernel.cpp:50).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_outer): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('v18_7', kernel.cpp:50) and 'fadd' operation ('v1', kernel.cpp:50).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_outer): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0)
   between 'fadd' operation ('v18_7', kernel.cpp:50) and 'fadd' operation ('v1', kernel.cpp:50).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_outer): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0)
   between 'fadd' operation ('v18_7', kernel.cpp:50) and 'fadd' operation ('v1', kernel.cpp:50).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_outer): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0)
   between 'fadd' operation ('v18_7', kernel.cpp:50) and 'fadd' operation ('v1', kernel.cpp:50).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 37.
INFO: [SCHED 204-61] Pipelining loop 'l_r_0_outer'.
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_0_outer): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('v33_7', kernel.cpp:76) and 'fadd' operation ('v5', kernel.cpp:76).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_0_outer): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('v33_7', kernel.cpp:76) and 'fadd' operation ('v5', kernel.cpp:76).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_0_outer): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('v33_7', kernel.cpp:76) and 'fadd' operation ('v5', kernel.cpp:76).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_0_outer): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('v33_7', kernel.cpp:76) and 'fadd' operation ('v5', kernel.cpp:76).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_0_outer): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0)
   between 'fadd' operation ('v33_7', kernel.cpp:76) and 'fadd' operation ('v5', kernel.cpp:76).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_0_outer): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0)
   between 'fadd' operation ('v33_7', kernel.cpp:76) and 'fadd' operation ('v5', kernel.cpp:76).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_0_outer): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0)
   between 'fadd' operation ('v33_7', kernel.cpp:76) and 'fadd' operation ('v5', kernel.cpp:76).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 37.
WARNING: [SCHED 204-21] Estimated clock period (14.512ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'top' consists of the following:
	'fadd' operation ('v1', kernel.cpp:50) [437]  (7.26 ns)
	'fadd' operation ('v18_1', kernel.cpp:50) [469]  (7.26 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 48.13 seconds; current allocated memory: 130.885 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.96 seconds; current allocated memory: 135.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v3' to 'ap_memory'.
INFO: [RTGEN 206-500]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:39 ; elapsed = 00:00:47 . Memory (MB): peak = 1060.680 ; gain = 530.188 ; free physical = 266632 ; free virtual = 363214
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:39 ; elapsed = 00:00:47 . Memory (MB): peak = 1060.680 ; gain = 530.188 ; free physical = 266641 ; free virtual = 363223
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:39 ; elapsed = 00:00:48 . Memory (MB): peak = 1060.680 ; gain = 530.188 ; free physical = 266640 ; free virtual = 363223
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:40 ; elapsed = 00:00:48 . Memory (MB): peak = 1060.680 ; gain = 530.188 ; free physical = 266640 ; free virtual = 363223
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'l_r_outer' (kernel.cpp:40) in function 'top' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'l_r_0_outer' (kernel.cpp:66) in function 'top' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'l_r_inner' (kernel.cpp:42) in function 'top' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'l_r_0_inner' (kernel.cpp:68) in function 'top' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'v0' (kernel.cpp:17) in dimension 2 with a cyclic factor 32.
INFO: [XFORM 203-101] Partitioning array 'v1' (kernel.cpp:18) in dimension 2 with a cyclic factor 32.
INFO: [XFORM 203-101] Partitioning array 'v2' (kernel.cpp:19) in dimension 2 with a cyclic factor 32.
INFO: [XFORM 203-101] Partitioning array 'v5' (kernel.cpp:22) in dimension 2 with a cyclic factor 32.
INFO: [XFORM 203-101] Partitioning array 'B_outp' (kernel.cpp:32) in dimension 2 with a cyclic factor 32.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:40 ; elapsed = 00:00:49 . Memory (MB): peak = 1060.680 ; gain = 530.188 ; free physical = 266621 ; free virtual = 363203
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'l_y' (kernel.cpp:36:41) in function 'top' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'l_B_outp_x' (kernel.cpp:35:44) in function 'top'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'l_y_0' (kernel.cpp:62:49) in function 'top' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'l_C_outp_x_0' (kernel.cpp:61:53) in function 'top'.
INFO: [HLS 200-472] Inferring partial write operation for 'B_outp[0]' (kernel.cpp:58:7)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:43 ; elapsed = 00:00:51 . Memory (MB): peak = 1060.680 ; gain = 530.188 ; free physical = 266625 ; free virtual = 363207
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_r_outer'.
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_outer): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('v18_7', kernel.cpp:50) and 'fadd' operation ('v1', kernel.cpp:50).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_outer): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('v18_7', kernel.cpp:50) and 'fadd' operation ('v1', kernel.cpp:50).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_outer): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('v18_7', kernel.cpp:50) and 'fadd' operation ('v1', kernel.cpp:50).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_outer): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('v18_7', kernel.cpp:50) and 'fadd' operation ('v1', kernel.cpp:50).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_outer): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0)
   between 'fadd' operation ('v18_7', kernel.cpp:50) and 'fadd' operation ('v1', kernel.cpp:50).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_outer): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0)
   between 'fadd' operation ('v18_7', kernel.cpp:50) and 'fadd' operation ('v1', kernel.cpp:50).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_outer): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0)
   between 'fadd' operation ('v18_7', kernel.cpp:50) and 'fadd' operation ('v1', kernel.cpp:50).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 37.
INFO: [SCHED 204-61] Pipelining loop 'l_r_0_outer'.
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_0_outer): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('v33_7', kernel.cpp:76) and 'fadd' operation ('v5', kernel.cpp:76).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_0_outer): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('v33_7', kernel.cpp:76) and 'fadd' operation ('v5', kernel.cpp:76).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_0_outer): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('v33_7', kernel.cpp:76) and 'fadd' operation ('v5', kernel.cpp:76).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_0_outer): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('v33_7', kernel.cpp:76) and 'fadd' operation ('v5', kernel.cpp:76).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_0_outer): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0)
   between 'fadd' operation ('v33_7', kernel.cpp:76) and 'fadd' operation ('v5', kernel.cpp:76).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_0_outer): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0)
   between 'fadd' operation ('v33_7', kernel.cpp:76) and 'fadd' operation ('v5', kernel.cpp:76).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_0_outer): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0)
   between 'fadd' operation ('v33_7', kernel.cpp:76) and 'fadd' operation ('v5', kernel.cpp:76).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 37.
WARNING: [SCHED 204-21] Estimated clock period (14.512ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'top' consists of the following:
	'fadd' operation ('v1', kernel.cpp:50) [437]  (7.26 ns)
	'fadd' operation ('v18_1', kernel.cpp:50) [469]  (7.26 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 52.55 seconds; current allocated memory: 130.885 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.97 seconds; current allocated memory: 135.894 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v3' to 'ap_memory'.
INFO: [RTGEN 206-500]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 1060.680 ; gain = 530.188 ; free physical = 266186 ; free virtual = 362832
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 1060.680 ; gain = 530.188 ; free physical = 266186 ; free virtual = 362832
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 1060.680 ; gain = 530.188 ; free physical = 266180 ; free virtual = 362826
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 1060.680 ; gain = 530.188 ; free physical = 266182 ; free virtual = 362828
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'l_r_outer' (kernel.cpp:40) in function 'top' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'l_r_0_outer' (kernel.cpp:66) in function 'top' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'l_r_inner' (kernel.cpp:42) in function 'top' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'l_r_0_inner' (kernel.cpp:68) in function 'top' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'v0' (kernel.cpp:17) in dimension 2 with a cyclic factor 32.
INFO: [XFORM 203-101] Partitioning array 'v1' (kernel.cpp:18) in dimension 2 with a cyclic factor 32.
INFO: [XFORM 203-101] Partitioning array 'v2' (kernel.cpp:19) in dimension 2 with a cyclic factor 32.
INFO: [XFORM 203-101] Partitioning array 'v5' (kernel.cpp:22) in dimension 2 with a cyclic factor 32.
INFO: [XFORM 203-101] Partitioning array 'B_outp' (kernel.cpp:32) in dimension 2 with a cyclic factor 32.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 1060.680 ; gain = 530.188 ; free physical = 266162 ; free virtual = 362808
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'l_y' (kernel.cpp:36:41) in function 'top' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'l_B_outp_x' (kernel.cpp:35:44) in function 'top'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'l_y_0' (kernel.cpp:62:49) in function 'top' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'l_C_outp_x_0' (kernel.cpp:61:53) in function 'top'.
INFO: [HLS 200-472] Inferring partial write operation for 'B_outp[0]' (kernel.cpp:58:7)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 1060.680 ; gain = 530.188 ; free physical = 266118 ; free virtual = 362764
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_r_outer'.
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_outer): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('v18_7', kernel.cpp:50) and 'fadd' operation ('v1', kernel.cpp:50).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_outer): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('v18_7', kernel.cpp:50) and 'fadd' operation ('v1', kernel.cpp:50).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_outer): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('v18_7', kernel.cpp:50) and 'fadd' operation ('v1', kernel.cpp:50).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_outer): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('v18_7', kernel.cpp:50) and 'fadd' operation ('v1', kernel.cpp:50).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_outer): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0)
   between 'fadd' operation ('v18_7', kernel.cpp:50) and 'fadd' operation ('v1', kernel.cpp:50).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_outer): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0)
   between 'fadd' operation ('v18_7', kernel.cpp:50) and 'fadd' operation ('v1', kernel.cpp:50).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_outer): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0)
   between 'fadd' operation ('v18_7', kernel.cpp:50) and 'fadd' operation ('v1', kernel.cpp:50).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 37.
INFO: [SCHED 204-61] Pipelining loop 'l_r_0_outer'.
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_0_outer): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('v33_7', kernel.cpp:76) and 'fadd' operation ('v5', kernel.cpp:76).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_0_outer): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('v33_7', kernel.cpp:76) and 'fadd' operation ('v5', kernel.cpp:76).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_0_outer): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('v33_7', kernel.cpp:76) and 'fadd' operation ('v5', kernel.cpp:76).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_0_outer): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('v33_7', kernel.cpp:76) and 'fadd' operation ('v5', kernel.cpp:76).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_0_outer): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0)
   between 'fadd' operation ('v33_7', kernel.cpp:76) and 'fadd' operation ('v5', kernel.cpp:76).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_0_outer): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0)
   between 'fadd' operation ('v33_7', kernel.cpp:76) and 'fadd' operation ('v5', kernel.cpp:76).
WARNING: [SCHED 204-68] The II Violation in module 'top' (Loop: l_r_0_outer): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0)
   between 'fadd' operation ('v33_7', kernel.cpp:76) and 'fadd' operation ('v5', kernel.cpp:76).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 37.
WARNING: [SCHED 204-21] Estimated clock period (14.512ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'top' consists of the following:
	'fadd' operation ('v1', kernel.cpp:50) [437]  (7.26 ns)
	'fadd' operation ('v18_1', kernel.cpp:50) [469]  (7.26 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.18 seconds; current allocated memory: 130.885 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.98 seconds; current allocated memory: 135.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v0_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v1_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v2_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/v3' to 'ap_memory'.
INFO: [RTGEN 206-500]