

================================================================
== Vivado HLS Report for 'i_convolution1'
================================================================
* Date:           Sun Oct 30 00:20:25 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lenet
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.256|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1383325|  1383325|  1383325|  1383325|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |  1383324|  1383324|    230554|          -|          -|     6|    no    |
        | + Loop 1.1              |   230552|   230552|      8234|          -|          -|    28|    no    |
        |  ++ Loop 1.1.1          |     8232|     8232|       294|          -|          -|    28|    no    |
        |   +++ Loop 1.1.1.1      |      285|      285|        57|          -|          -|     5|    no    |
        |    ++++ Loop 1.1.1.1.1  |       55|       55|        11|          -|          -|     5|    no    |
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    272|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     348|    711|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    206|    -|
|Register         |        -|      -|     342|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      5|     690|   1189|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      2|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |lenet_top_fadd_32bkb_U7  |lenet_top_fadd_32bkb  |        0|      2|  205|  390|    0|
    |lenet_top_fmul_32cud_U8  |lenet_top_fmul_32cud  |        0|      3|  143|  321|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      5|  348|  711|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |add_ln21_1_fu_401_p2  |     +    |      0|  0|  15|           5|           5|
    |add_ln21_2_fu_227_p2  |     +    |      0|  0|  15|           6|           6|
    |add_ln21_3_fu_338_p2  |     +    |      0|  0|  15|           6|           6|
    |add_ln21_4_fu_359_p2  |     +    |      0|  0|  15|           9|           9|
    |add_ln21_5_fu_391_p2  |     +    |      0|  0|  15|           9|           9|
    |add_ln21_fu_365_p2    |     +    |      0|  0|  15|           5|           5|
    |add_ln23_1_fu_423_p2  |     +    |      0|  0|  19|          14|          14|
    |add_ln23_fu_271_p2    |     +    |      0|  0|  14|          10|          10|
    |co_fu_196_p2          |     +    |      0|  0|  12|           3|           1|
    |h_fu_261_p2           |     +    |      0|  0|  15|           5|           1|
    |m_fu_328_p2           |     +    |      0|  0|  12|           3|           1|
    |n_fu_381_p2           |     +    |      0|  0|  12|           3|           1|
    |w_fu_312_p2           |     +    |      0|  0|  15|           5|           1|
    |sub_ln23_1_fu_300_p2  |     -    |      0|  0|  19|          14|          14|
    |sub_ln23_fu_245_p2    |     -    |      0|  0|  15|           9|           9|
    |icmp_ln13_fu_190_p2   |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln14_fu_255_p2   |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln15_fu_306_p2   |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln18_fu_322_p2   |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln20_fu_375_p2   |   icmp   |      0|  0|   9|           3|           3|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 272|         125|         109|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+-----+-----------+-----+-----------+
    |      Name     | LUT | Input Size| Bits| Total Bits|
    +---------------+-----+-----------+-----+-----------+
    |ap_NS_fsm      |  113|         24|    1|         24|
    |co_0_reg_99    |    9|          2|    3|          6|
    |grp_fu_180_p0  |   15|          3|   32|         96|
    |grp_fu_180_p1  |   15|          3|   32|         96|
    |h_0_reg_110    |    9|          2|    5|         10|
    |m_0_reg_146    |    9|          2|    3|          6|
    |n_0_reg_169    |    9|          2|    3|          6|
    |sum_0_reg_134  |    9|          2|   32|         64|
    |sum_1_reg_157  |    9|          2|   32|         64|
    |w_0_reg_122    |    9|          2|    5|         10|
    +---------------+-----+-----------+-----+-----------+
    |Total          |  206|         44|  148|        382|
    +---------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |add_ln21_2_reg_440      |   6|   0|    6|          0|
    |add_ln21_4_reg_484      |   9|   0|    9|          0|
    |add_ln21_reg_489        |   5|   0|    5|          0|
    |add_ln23_1_reg_537      |  14|   0|   14|          0|
    |ap_CS_fsm               |  23|   0|   23|          0|
    |bias_addr_reg_450       |   3|   0|    3|          0|
    |bias_load_reg_532       |  32|   0|   32|          0|
    |co_0_reg_99             |   3|   0|    3|          0|
    |co_reg_435              |   3|   0|    3|          0|
    |h_0_reg_110             |   5|   0|    5|          0|
    |h_reg_458               |   5|   0|    5|          0|
    |input_0_load_reg_517    |  32|   0|   32|          0|
    |m_0_reg_146             |   3|   0|    3|          0|
    |m_reg_479               |   3|   0|    3|          0|
    |n_0_reg_169             |   3|   0|    3|          0|
    |n_reg_497               |   3|   0|    3|          0|
    |sext_ln23_reg_445       |   8|   0|   10|          2|
    |sub_ln23_1_reg_463      |  12|   0|   14|          2|
    |sum_0_reg_134           |  32|   0|   32|          0|
    |sum_1_reg_157           |  32|   0|   32|          0|
    |tmp_7_reg_522           |  32|   0|   32|          0|
    |tmp_reg_542             |  32|   0|   32|          0|
    |w_0_reg_122             |   5|   0|    5|          0|
    |w_reg_471               |   5|   0|    5|          0|
    |weights_0_load_reg_512  |  32|   0|   32|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 342|   0|  346|          4|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+----------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+--------------------+-----+-----+------------+----------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | i_convolution1 | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | i_convolution1 | return value |
|ap_start            |  in |    1| ap_ctrl_hs | i_convolution1 | return value |
|ap_done             | out |    1| ap_ctrl_hs | i_convolution1 | return value |
|ap_idle             | out |    1| ap_ctrl_hs | i_convolution1 | return value |
|ap_ready            | out |    1| ap_ctrl_hs | i_convolution1 | return value |
|input_0_address0    | out |   10|  ap_memory |     input_0    |     array    |
|input_0_ce0         | out |    1|  ap_memory |     input_0    |     array    |
|input_0_q0          |  in |   32|  ap_memory |     input_0    |     array    |
|weights_0_address0  | out |    8|  ap_memory |    weights_0   |     array    |
|weights_0_ce0       | out |    1|  ap_memory |    weights_0   |     array    |
|weights_0_q0        |  in |   32|  ap_memory |    weights_0   |     array    |
|bias_address0       | out |    3|  ap_memory |      bias      |     array    |
|bias_ce0            | out |    1|  ap_memory |      bias      |     array    |
|bias_q0             |  in |   32|  ap_memory |      bias      |     array    |
|output_r_address0   | out |   13|  ap_memory |    output_r    |     array    |
|output_r_ce0        | out |    1|  ap_memory |    output_r    |     array    |
|output_r_we0        | out |    1|  ap_memory |    output_r    |     array    |
|output_r_d0         | out |   32|  ap_memory |    output_r    |     array    |
+--------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 17 6 
6 --> 7 5 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 6 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 24 [1/1] (1.76ns)   --->   "br label %.loopexit" [lenet/lenet_hls.cpp:13]   --->   Operation 24 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.91>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%co_0 = phi i3 [ 0, %0 ], [ %co, %.loopexit.loopexit ]"   --->   Operation 25 'phi' 'co_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.13ns)   --->   "%icmp_ln13 = icmp eq i3 %co_0, -2" [lenet/lenet_hls.cpp:13]   --->   Operation 26 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 27 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.65ns)   --->   "%co = add i3 %co_0, 1" [lenet/lenet_hls.cpp:13]   --->   Operation 28 'add' 'co' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13, label %3, label %.preheader3.preheader" [lenet/lenet_hls.cpp:13]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i3 %co_0 to i64" [lenet/lenet_hls.cpp:21]   --->   Operation 30 'zext' 'zext_ln21' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln21_1 = zext i3 %co_0 to i6" [lenet/lenet_hls.cpp:21]   --->   Operation 31 'zext' 'zext_ln21_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_s = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %co_0, i2 0)" [lenet/lenet_hls.cpp:21]   --->   Operation 32 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln21_2 = zext i5 %tmp_s to i6" [lenet/lenet_hls.cpp:21]   --->   Operation 33 'zext' 'zext_ln21_2' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln21_3 = zext i5 %tmp_s to i9" [lenet/lenet_hls.cpp:21]   --->   Operation 34 'zext' 'zext_ln21_3' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.78ns)   --->   "%add_ln21_2 = add i6 %zext_ln21_1, %zext_ln21_2" [lenet/lenet_hls.cpp:21]   --->   Operation 35 'add' 'add_ln21_2' <Predicate = (!icmp_ln13)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_15 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %co_0, i5 0)" [lenet/lenet_hls.cpp:23]   --->   Operation 36 'bitconcatenate' 'tmp_15' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i8 %tmp_15 to i9" [lenet/lenet_hls.cpp:23]   --->   Operation 37 'zext' 'zext_ln23' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.91ns)   --->   "%sub_ln23 = sub i9 %zext_ln23, %zext_ln21_3" [lenet/lenet_hls.cpp:23]   --->   Operation 38 'sub' 'sub_ln23' <Predicate = (!icmp_ln13)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln23 = sext i9 %sub_ln23 to i10" [lenet/lenet_hls.cpp:23]   --->   Operation 39 'sext' 'sext_ln23' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%bias_addr = getelementptr [6 x float]* %bias, i64 0, i64 %zext_ln21" [lenet/lenet_hls.cpp:23]   --->   Operation 40 'getelementptr' 'bias_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.76ns)   --->   "br label %.preheader3" [lenet/lenet_hls.cpp:14]   --->   Operation 41 'br' <Predicate = (!icmp_ln13)> <Delay = 1.76>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "ret void" [lenet/lenet_hls.cpp:25]   --->   Operation 42 'ret' <Predicate = (icmp_ln13)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.63>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%h_0 = phi i5 [ 0, %.preheader3.preheader ], [ %h, %.preheader3.loopexit ]"   --->   Operation 43 'phi' 'h_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.36ns)   --->   "%icmp_ln14 = icmp eq i5 %h_0, -4" [lenet/lenet_hls.cpp:14]   --->   Operation 44 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 45 'speclooptripcount' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (1.78ns)   --->   "%h = add i5 %h_0, 1" [lenet/lenet_hls.cpp:14]   --->   Operation 46 'add' 'h' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14, label %.loopexit.loopexit, label %.preheader2.preheader" [lenet/lenet_hls.cpp:14]   --->   Operation 47 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln23_1 = zext i5 %h_0 to i10" [lenet/lenet_hls.cpp:23]   --->   Operation 48 'zext' 'zext_ln23_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (1.82ns)   --->   "%add_ln23 = add i10 %sext_ln23, %zext_ln23_1" [lenet/lenet_hls.cpp:23]   --->   Operation 49 'add' 'add_ln23' <Predicate = (!icmp_ln14)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i10 %add_ln23 to i9" [lenet/lenet_hls.cpp:23]   --->   Operation 50 'trunc' 'trunc_ln23' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%p_shl3_cast = call i14 @_ssdm_op_BitConcatenate.i14.i9.i5(i9 %trunc_ln23, i5 0)" [lenet/lenet_hls.cpp:23]   --->   Operation 51 'bitconcatenate' 'p_shl3_cast' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_17 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %add_ln23, i2 0)" [lenet/lenet_hls.cpp:23]   --->   Operation 52 'bitconcatenate' 'tmp_17' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln23_1 = sext i12 %tmp_17 to i14" [lenet/lenet_hls.cpp:23]   --->   Operation 53 'sext' 'sext_ln23_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (1.81ns)   --->   "%sub_ln23_1 = sub i14 %p_shl3_cast, %sext_ln23_1" [lenet/lenet_hls.cpp:23]   --->   Operation 54 'sub' 'sub_ln23_1' <Predicate = (!icmp_ln14)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (1.76ns)   --->   "br label %.preheader2" [lenet/lenet_hls.cpp:15]   --->   Operation 55 'br' <Predicate = (!icmp_ln14)> <Delay = 1.76>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 56 'br' <Predicate = (icmp_ln14)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.78>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%w_0 = phi i5 [ %w, %2 ], [ 0, %.preheader2.preheader ]"   --->   Operation 57 'phi' 'w_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (1.36ns)   --->   "%icmp_ln15 = icmp eq i5 %w_0, -4" [lenet/lenet_hls.cpp:15]   --->   Operation 58 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 59 'speclooptripcount' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (1.78ns)   --->   "%w = add i5 %w_0, 1" [lenet/lenet_hls.cpp:15]   --->   Operation 60 'add' 'w' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %icmp_ln15, label %.preheader3.loopexit, label %.preheader1.preheader" [lenet/lenet_hls.cpp:15]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (1.76ns)   --->   "br label %.preheader1" [lenet/lenet_hls.cpp:18]   --->   Operation 62 'br' <Predicate = (!icmp_ln15)> <Delay = 1.76>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "br label %.preheader3"   --->   Operation 63 'br' <Predicate = (icmp_ln15)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.74>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%sum_0 = phi float [ %sum_1, %.preheader1.loopexit ], [ 0.000000e+00, %.preheader1.preheader ]" [lenet/lenet_hls.cpp:21]   --->   Operation 64 'phi' 'sum_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%m_0 = phi i3 [ %m, %.preheader1.loopexit ], [ 0, %.preheader1.preheader ]"   --->   Operation 65 'phi' 'm_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i3 %m_0 to i5" [lenet/lenet_hls.cpp:18]   --->   Operation 66 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (1.13ns)   --->   "%icmp_ln18 = icmp eq i3 %m_0, -3" [lenet/lenet_hls.cpp:18]   --->   Operation 67 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%empty_52 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 68 'speclooptripcount' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (1.65ns)   --->   "%m = add i3 %m_0, 1" [lenet/lenet_hls.cpp:18]   --->   Operation 69 'add' 'm' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18, label %2, label %.preheader.preheader" [lenet/lenet_hls.cpp:18]   --->   Operation 70 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln21_5 = zext i3 %m_0 to i6" [lenet/lenet_hls.cpp:21]   --->   Operation 71 'zext' 'zext_ln21_5' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (1.82ns)   --->   "%add_ln21_3 = add i6 %add_ln21_2, %zext_ln21_5" [lenet/lenet_hls.cpp:21]   --->   Operation 72 'add' 'add_ln21_3' <Predicate = (!icmp_ln18)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln21_6 = zext i6 %add_ln21_3 to i9" [lenet/lenet_hls.cpp:21]   --->   Operation 73 'zext' 'zext_ln21_6' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_18 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %add_ln21_3, i2 0)" [lenet/lenet_hls.cpp:21]   --->   Operation 74 'bitconcatenate' 'tmp_18' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln21_7 = zext i8 %tmp_18 to i9" [lenet/lenet_hls.cpp:21]   --->   Operation 75 'zext' 'zext_ln21_7' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (1.91ns)   --->   "%add_ln21_4 = add i9 %zext_ln21_6, %zext_ln21_7" [lenet/lenet_hls.cpp:21]   --->   Operation 76 'add' 'add_ln21_4' <Predicate = (!icmp_ln18)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (1.78ns)   --->   "%add_ln21 = add i5 %zext_ln18, %h_0" [lenet/lenet_hls.cpp:21]   --->   Operation 77 'add' 'add_ln21' <Predicate = (!icmp_ln18)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (1.76ns)   --->   "br label %.preheader" [lenet/lenet_hls.cpp:20]   --->   Operation 78 'br' <Predicate = (!icmp_ln18)> <Delay = 1.76>
ST_5 : Operation 79 [2/2] (2.32ns)   --->   "%bias_load = load float* %bias_addr, align 4" [lenet/lenet_hls.cpp:23]   --->   Operation 79 'load' 'bias_load' <Predicate = (icmp_ln18)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>

State 6 <SV = 5> <Delay = 5.07>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%sum_1 = phi float [ %sum, %1 ], [ %sum_0, %.preheader.preheader ]"   --->   Operation 80 'phi' 'sum_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%n_0 = phi i3 [ %n, %1 ], [ 0, %.preheader.preheader ]"   --->   Operation 81 'phi' 'n_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i3 %n_0 to i5" [lenet/lenet_hls.cpp:20]   --->   Operation 82 'zext' 'zext_ln20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (1.13ns)   --->   "%icmp_ln20 = icmp eq i3 %n_0, -3" [lenet/lenet_hls.cpp:20]   --->   Operation 83 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 84 'speclooptripcount' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (1.65ns)   --->   "%n = add i3 %n_0, 1" [lenet/lenet_hls.cpp:20]   --->   Operation 85 'add' 'n' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20, label %.preheader1.loopexit, label %1" [lenet/lenet_hls.cpp:20]   --->   Operation 86 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln21_8 = zext i3 %n_0 to i9" [lenet/lenet_hls.cpp:21]   --->   Operation 87 'zext' 'zext_ln21_8' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (1.82ns)   --->   "%add_ln21_5 = add i9 %add_ln21_4, %zext_ln21_8" [lenet/lenet_hls.cpp:21]   --->   Operation 88 'add' 'add_ln21_5' <Predicate = (!icmp_ln20)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln21_9 = zext i9 %add_ln21_5 to i64" [lenet/lenet_hls.cpp:21]   --->   Operation 89 'zext' 'zext_ln21_9' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%weights_0_addr = getelementptr [150 x float]* %weights_0, i64 0, i64 %zext_ln21_9" [lenet/lenet_hls.cpp:21]   --->   Operation 90 'getelementptr' 'weights_0_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 91 [2/2] (3.25ns)   --->   "%weights_0_load = load float* %weights_0_addr, align 4" [lenet/lenet_hls.cpp:21]   --->   Operation 91 'load' 'weights_0_load' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_6 : Operation 92 [1/1] (1.78ns)   --->   "%add_ln21_1 = add i5 %zext_ln20, %w_0" [lenet/lenet_hls.cpp:21]   --->   Operation 92 'add' 'add_ln21_1' <Predicate = (!icmp_ln20)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_16 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln21, i5 %add_ln21_1)" [lenet/lenet_hls.cpp:21]   --->   Operation 93 'bitconcatenate' 'tmp_16' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln21_4 = zext i10 %tmp_16 to i64" [lenet/lenet_hls.cpp:21]   --->   Operation 94 'zext' 'zext_ln21_4' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%input_0_addr = getelementptr [1024 x float]* %input_0, i64 0, i64 %zext_ln21_4" [lenet/lenet_hls.cpp:21]   --->   Operation 95 'getelementptr' 'input_0_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 96 [2/2] (3.25ns)   --->   "%input_0_load = load float* %input_0_addr, align 4" [lenet/lenet_hls.cpp:21]   --->   Operation 96 'load' 'input_0_load' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "br label %.preheader1"   --->   Operation 97 'br' <Predicate = (icmp_ln20)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 98 [1/2] (3.25ns)   --->   "%weights_0_load = load float* %weights_0_addr, align 4" [lenet/lenet_hls.cpp:21]   --->   Operation 98 'load' 'weights_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_7 : Operation 99 [1/2] (3.25ns)   --->   "%input_0_load = load float* %input_0_addr, align 4" [lenet/lenet_hls.cpp:21]   --->   Operation 99 'load' 'input_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>

State 8 <SV = 7> <Delay = 5.70>
ST_8 : Operation 100 [4/4] (5.70ns)   --->   "%tmp_7 = fmul float %weights_0_load, %input_0_load" [lenet/lenet_hls.cpp:21]   --->   Operation 100 'fmul' 'tmp_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.70>
ST_9 : Operation 101 [3/4] (5.70ns)   --->   "%tmp_7 = fmul float %weights_0_load, %input_0_load" [lenet/lenet_hls.cpp:21]   --->   Operation 101 'fmul' 'tmp_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.70>
ST_10 : Operation 102 [2/4] (5.70ns)   --->   "%tmp_7 = fmul float %weights_0_load, %input_0_load" [lenet/lenet_hls.cpp:21]   --->   Operation 102 'fmul' 'tmp_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.70>
ST_11 : Operation 103 [1/4] (5.70ns)   --->   "%tmp_7 = fmul float %weights_0_load, %input_0_load" [lenet/lenet_hls.cpp:21]   --->   Operation 103 'fmul' 'tmp_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 104 [5/5] (7.25ns)   --->   "%sum = fadd float %sum_1, %tmp_7" [lenet/lenet_hls.cpp:21]   --->   Operation 104 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 105 [4/5] (7.25ns)   --->   "%sum = fadd float %sum_1, %tmp_7" [lenet/lenet_hls.cpp:21]   --->   Operation 105 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 106 [3/5] (7.25ns)   --->   "%sum = fadd float %sum_1, %tmp_7" [lenet/lenet_hls.cpp:21]   --->   Operation 106 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 107 [2/5] (7.25ns)   --->   "%sum = fadd float %sum_1, %tmp_7" [lenet/lenet_hls.cpp:21]   --->   Operation 107 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 108 [1/5] (7.25ns)   --->   "%sum = fadd float %sum_1, %tmp_7" [lenet/lenet_hls.cpp:21]   --->   Operation 108 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 109 [1/1] (0.00ns)   --->   "br label %.preheader" [lenet/lenet_hls.cpp:20]   --->   Operation 109 'br' <Predicate = true> <Delay = 0.00>

State 17 <SV = 5> <Delay = 2.32>
ST_17 : Operation 110 [1/2] (2.32ns)   --->   "%bias_load = load float* %bias_addr, align 4" [lenet/lenet_hls.cpp:23]   --->   Operation 110 'load' 'bias_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_17 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln23_2 = zext i5 %w_0 to i14" [lenet/lenet_hls.cpp:23]   --->   Operation 111 'zext' 'zext_ln23_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 112 [1/1] (1.81ns)   --->   "%add_ln23_1 = add i14 %sub_ln23_1, %zext_ln23_2" [lenet/lenet_hls.cpp:23]   --->   Operation 112 'add' 'add_ln23_1' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 6> <Delay = 7.25>
ST_18 : Operation 113 [5/5] (7.25ns)   --->   "%tmp = fadd float %sum_0, %bias_load" [lenet/lenet_hls.cpp:23]   --->   Operation 113 'fadd' 'tmp' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 7> <Delay = 7.25>
ST_19 : Operation 114 [4/5] (7.25ns)   --->   "%tmp = fadd float %sum_0, %bias_load" [lenet/lenet_hls.cpp:23]   --->   Operation 114 'fadd' 'tmp' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 8> <Delay = 7.25>
ST_20 : Operation 115 [3/5] (7.25ns)   --->   "%tmp = fadd float %sum_0, %bias_load" [lenet/lenet_hls.cpp:23]   --->   Operation 115 'fadd' 'tmp' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 9> <Delay = 7.25>
ST_21 : Operation 116 [2/5] (7.25ns)   --->   "%tmp = fadd float %sum_0, %bias_load" [lenet/lenet_hls.cpp:23]   --->   Operation 116 'fadd' 'tmp' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 10> <Delay = 7.25>
ST_22 : Operation 117 [1/5] (7.25ns)   --->   "%tmp = fadd float %sum_0, %bias_load" [lenet/lenet_hls.cpp:23]   --->   Operation 117 'fadd' 'tmp' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 11> <Delay = 3.25>
ST_23 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln23_3 = zext i14 %add_ln23_1 to i64" [lenet/lenet_hls.cpp:23]   --->   Operation 118 'zext' 'zext_ln23_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 119 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [4704 x float]* %output_r, i64 0, i64 %zext_ln23_3" [lenet/lenet_hls.cpp:23]   --->   Operation 119 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 120 [1/1] (3.25ns)   --->   "store float %tmp, float* %output_addr, align 4" [lenet/lenet_hls.cpp:23]   --->   Operation 120 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_23 : Operation 121 [1/1] (0.00ns)   --->   "br label %.preheader2" [lenet/lenet_hls.cpp:15]   --->   Operation 121 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weights_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ bias]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln13        (br               ) [ 011111111111111111111111]
co_0           (phi              ) [ 001000000000000000000000]
icmp_ln13      (icmp             ) [ 001111111111111111111111]
empty          (speclooptripcount) [ 000000000000000000000000]
co             (add              ) [ 011111111111111111111111]
br_ln13        (br               ) [ 000000000000000000000000]
zext_ln21      (zext             ) [ 000000000000000000000000]
zext_ln21_1    (zext             ) [ 000000000000000000000000]
tmp_s          (bitconcatenate   ) [ 000000000000000000000000]
zext_ln21_2    (zext             ) [ 000000000000000000000000]
zext_ln21_3    (zext             ) [ 000000000000000000000000]
add_ln21_2     (add              ) [ 000111111111111111111111]
tmp_15         (bitconcatenate   ) [ 000000000000000000000000]
zext_ln23      (zext             ) [ 000000000000000000000000]
sub_ln23       (sub              ) [ 000000000000000000000000]
sext_ln23      (sext             ) [ 000111111111111111111111]
bias_addr      (getelementptr    ) [ 000111111111111111111111]
br_ln14        (br               ) [ 001111111111111111111111]
ret_ln25       (ret              ) [ 000000000000000000000000]
h_0            (phi              ) [ 000101111111111110000000]
icmp_ln14      (icmp             ) [ 001111111111111111111111]
empty_50       (speclooptripcount) [ 000000000000000000000000]
h              (add              ) [ 001111111111111111111111]
br_ln14        (br               ) [ 000000000000000000000000]
zext_ln23_1    (zext             ) [ 000000000000000000000000]
add_ln23       (add              ) [ 000000000000000000000000]
trunc_ln23     (trunc            ) [ 000000000000000000000000]
p_shl3_cast    (bitconcatenate   ) [ 000000000000000000000000]
tmp_17         (bitconcatenate   ) [ 000000000000000000000000]
sext_ln23_1    (sext             ) [ 000000000000000000000000]
sub_ln23_1     (sub              ) [ 000011111111111111111111]
br_ln15        (br               ) [ 001111111111111111111111]
br_ln0         (br               ) [ 011111111111111111111111]
w_0            (phi              ) [ 000011111111111111000000]
icmp_ln15      (icmp             ) [ 001111111111111111111111]
empty_51       (speclooptripcount) [ 000000000000000000000000]
w              (add              ) [ 001111111111111111111111]
br_ln15        (br               ) [ 000000000000000000000000]
br_ln18        (br               ) [ 001111111111111111111111]
br_ln0         (br               ) [ 001111111111111111111111]
sum_0          (phi              ) [ 000001111111111111111110]
m_0            (phi              ) [ 000001000000000000000000]
zext_ln18      (zext             ) [ 000000000000000000000000]
icmp_ln18      (icmp             ) [ 001111111111111111111111]
empty_52       (speclooptripcount) [ 000000000000000000000000]
m              (add              ) [ 001111111111111111111111]
br_ln18        (br               ) [ 000000000000000000000000]
zext_ln21_5    (zext             ) [ 000000000000000000000000]
add_ln21_3     (add              ) [ 000000000000000000000000]
zext_ln21_6    (zext             ) [ 000000000000000000000000]
tmp_18         (bitconcatenate   ) [ 000000000000000000000000]
zext_ln21_7    (zext             ) [ 000000000000000000000000]
add_ln21_4     (add              ) [ 000000111111111110000000]
add_ln21       (add              ) [ 000000111111111110000000]
br_ln20        (br               ) [ 001111111111111111111111]
sum_1          (phi              ) [ 001111111111111111111111]
n_0            (phi              ) [ 000000100000000000000000]
zext_ln20      (zext             ) [ 000000000000000000000000]
icmp_ln20      (icmp             ) [ 001111111111111111111111]
empty_53       (speclooptripcount) [ 000000000000000000000000]
n              (add              ) [ 001111111111111111111111]
br_ln20        (br               ) [ 000000000000000000000000]
zext_ln21_8    (zext             ) [ 000000000000000000000000]
add_ln21_5     (add              ) [ 000000000000000000000000]
zext_ln21_9    (zext             ) [ 000000000000000000000000]
weights_0_addr (getelementptr    ) [ 000000010000000000000000]
add_ln21_1     (add              ) [ 000000000000000000000000]
tmp_16         (bitconcatenate   ) [ 000000000000000000000000]
zext_ln21_4    (zext             ) [ 000000000000000000000000]
input_0_addr   (getelementptr    ) [ 000000010000000000000000]
br_ln0         (br               ) [ 001111111111111111111111]
weights_0_load (load             ) [ 000000001111000000000000]
input_0_load   (load             ) [ 000000001111000000000000]
tmp_7          (fmul             ) [ 000000000000111110000000]
sum            (fadd             ) [ 001111111111111111111111]
br_ln20        (br               ) [ 001111111111111111111111]
bias_load      (load             ) [ 000000000000000000111110]
zext_ln23_2    (zext             ) [ 000000000000000000000000]
add_ln23_1     (add              ) [ 000000000000000000111111]
tmp            (fadd             ) [ 000000000000000000000001]
zext_ln23_3    (zext             ) [ 000000000000000000000000]
output_addr    (getelementptr    ) [ 000000000000000000000000]
store_ln23     (store            ) [ 000000000000000000000000]
br_ln15        (br               ) [ 001111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weights_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="bias">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i3.i5"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i9.i5"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i10.i2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="bias_addr_gep_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="0" index="2" bw="3" slack="0"/>
<pin id="52" dir="1" index="3" bw="3" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_addr/2 "/>
</bind>
</comp>

<comp id="55" class="1004" name="grp_access_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="3" slack="3"/>
<pin id="57" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="58" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="59" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_load/5 "/>
</bind>
</comp>

<comp id="60" class="1004" name="weights_0_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="9" slack="0"/>
<pin id="64" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_0_addr/6 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_access_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="8" slack="0"/>
<pin id="69" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="70" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="71" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights_0_load/6 "/>
</bind>
</comp>

<comp id="73" class="1004" name="input_0_addr_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="32" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="10" slack="0"/>
<pin id="77" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr/6 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_access_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="10" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="83" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="84" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_0_load/6 "/>
</bind>
</comp>

<comp id="86" class="1004" name="output_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="14" slack="0"/>
<pin id="90" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/23 "/>
</bind>
</comp>

<comp id="93" class="1004" name="store_ln23_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="13" slack="0"/>
<pin id="95" dir="0" index="1" bw="32" slack="1"/>
<pin id="96" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/23 "/>
</bind>
</comp>

<comp id="99" class="1005" name="co_0_reg_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="3" slack="1"/>
<pin id="101" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="co_0 (phireg) "/>
</bind>
</comp>

<comp id="103" class="1004" name="co_0_phi_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="1" slack="1"/>
<pin id="105" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="3" slack="0"/>
<pin id="107" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="co_0/2 "/>
</bind>
</comp>

<comp id="110" class="1005" name="h_0_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="5" slack="1"/>
<pin id="112" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="h_0 (phireg) "/>
</bind>
</comp>

<comp id="114" class="1004" name="h_0_phi_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="1"/>
<pin id="116" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="5" slack="0"/>
<pin id="118" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h_0/3 "/>
</bind>
</comp>

<comp id="122" class="1005" name="w_0_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="5" slack="1"/>
<pin id="124" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="w_0 (phireg) "/>
</bind>
</comp>

<comp id="126" class="1004" name="w_0_phi_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="5" slack="0"/>
<pin id="128" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="1" slack="1"/>
<pin id="130" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_0/4 "/>
</bind>
</comp>

<comp id="134" class="1005" name="sum_0_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="1"/>
<pin id="136" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_0 (phireg) "/>
</bind>
</comp>

<comp id="138" class="1004" name="sum_0_phi_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="1"/>
<pin id="140" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="32" slack="1"/>
<pin id="142" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_0/5 "/>
</bind>
</comp>

<comp id="146" class="1005" name="m_0_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="3" slack="1"/>
<pin id="148" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="m_0 (phireg) "/>
</bind>
</comp>

<comp id="150" class="1004" name="m_0_phi_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="3" slack="0"/>
<pin id="152" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="1" slack="1"/>
<pin id="154" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m_0/5 "/>
</bind>
</comp>

<comp id="157" class="1005" name="sum_1_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="1"/>
<pin id="159" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_1 (phireg) "/>
</bind>
</comp>

<comp id="161" class="1004" name="sum_1_phi_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="1"/>
<pin id="163" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="32" slack="1"/>
<pin id="165" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_1/6 "/>
</bind>
</comp>

<comp id="169" class="1005" name="n_0_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="3" slack="1"/>
<pin id="171" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="n_0 (phireg) "/>
</bind>
</comp>

<comp id="173" class="1004" name="n_0_phi_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="3" slack="0"/>
<pin id="175" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="1" slack="1"/>
<pin id="177" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n_0/6 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="2"/>
<pin id="182" dir="0" index="1" bw="32" slack="1"/>
<pin id="183" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum/12 tmp/18 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="1"/>
<pin id="188" dir="0" index="1" bw="32" slack="1"/>
<pin id="189" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_7/8 "/>
</bind>
</comp>

<comp id="190" class="1004" name="icmp_ln13_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="3" slack="0"/>
<pin id="192" dir="0" index="1" bw="3" slack="0"/>
<pin id="193" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="co_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="3" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="co/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="zext_ln21_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="3" slack="0"/>
<pin id="204" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="zext_ln21_1_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="3" slack="0"/>
<pin id="209" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21_1/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="tmp_s_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="5" slack="0"/>
<pin id="213" dir="0" index="1" bw="3" slack="0"/>
<pin id="214" dir="0" index="2" bw="1" slack="0"/>
<pin id="215" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="zext_ln21_2_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="5" slack="0"/>
<pin id="221" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21_2/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="zext_ln21_3_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="5" slack="0"/>
<pin id="225" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21_3/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="add_ln21_2_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="3" slack="0"/>
<pin id="229" dir="0" index="1" bw="5" slack="0"/>
<pin id="230" dir="1" index="2" bw="6" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21_2/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="tmp_15_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="8" slack="0"/>
<pin id="235" dir="0" index="1" bw="3" slack="0"/>
<pin id="236" dir="0" index="2" bw="1" slack="0"/>
<pin id="237" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_15/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="zext_ln23_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="8" slack="0"/>
<pin id="243" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="sub_ln23_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="8" slack="0"/>
<pin id="247" dir="0" index="1" bw="5" slack="0"/>
<pin id="248" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln23/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="sext_ln23_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="9" slack="0"/>
<pin id="253" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln23/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="icmp_ln14_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="5" slack="0"/>
<pin id="257" dir="0" index="1" bw="5" slack="0"/>
<pin id="258" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/3 "/>
</bind>
</comp>

<comp id="261" class="1004" name="h_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="5" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h/3 "/>
</bind>
</comp>

<comp id="267" class="1004" name="zext_ln23_1_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="5" slack="0"/>
<pin id="269" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_1/3 "/>
</bind>
</comp>

<comp id="271" class="1004" name="add_ln23_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="9" slack="1"/>
<pin id="273" dir="0" index="1" bw="5" slack="0"/>
<pin id="274" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/3 "/>
</bind>
</comp>

<comp id="276" class="1004" name="trunc_ln23_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="10" slack="0"/>
<pin id="278" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln23/3 "/>
</bind>
</comp>

<comp id="280" class="1004" name="p_shl3_cast_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="14" slack="0"/>
<pin id="282" dir="0" index="1" bw="9" slack="0"/>
<pin id="283" dir="0" index="2" bw="1" slack="0"/>
<pin id="284" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3_cast/3 "/>
</bind>
</comp>

<comp id="288" class="1004" name="tmp_17_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="12" slack="0"/>
<pin id="290" dir="0" index="1" bw="10" slack="0"/>
<pin id="291" dir="0" index="2" bw="1" slack="0"/>
<pin id="292" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_17/3 "/>
</bind>
</comp>

<comp id="296" class="1004" name="sext_ln23_1_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="12" slack="0"/>
<pin id="298" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln23_1/3 "/>
</bind>
</comp>

<comp id="300" class="1004" name="sub_ln23_1_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="14" slack="0"/>
<pin id="302" dir="0" index="1" bw="12" slack="0"/>
<pin id="303" dir="1" index="2" bw="14" slack="3"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln23_1/3 "/>
</bind>
</comp>

<comp id="306" class="1004" name="icmp_ln15_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="5" slack="0"/>
<pin id="308" dir="0" index="1" bw="5" slack="0"/>
<pin id="309" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/4 "/>
</bind>
</comp>

<comp id="312" class="1004" name="w_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="5" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w/4 "/>
</bind>
</comp>

<comp id="318" class="1004" name="zext_ln18_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="3" slack="0"/>
<pin id="320" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/5 "/>
</bind>
</comp>

<comp id="322" class="1004" name="icmp_ln18_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="3" slack="0"/>
<pin id="324" dir="0" index="1" bw="3" slack="0"/>
<pin id="325" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/5 "/>
</bind>
</comp>

<comp id="328" class="1004" name="m_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="3" slack="0"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m/5 "/>
</bind>
</comp>

<comp id="334" class="1004" name="zext_ln21_5_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="3" slack="0"/>
<pin id="336" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21_5/5 "/>
</bind>
</comp>

<comp id="338" class="1004" name="add_ln21_3_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="6" slack="3"/>
<pin id="340" dir="0" index="1" bw="3" slack="0"/>
<pin id="341" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21_3/5 "/>
</bind>
</comp>

<comp id="343" class="1004" name="zext_ln21_6_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="6" slack="0"/>
<pin id="345" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21_6/5 "/>
</bind>
</comp>

<comp id="347" class="1004" name="tmp_18_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="8" slack="0"/>
<pin id="349" dir="0" index="1" bw="6" slack="0"/>
<pin id="350" dir="0" index="2" bw="1" slack="0"/>
<pin id="351" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_18/5 "/>
</bind>
</comp>

<comp id="355" class="1004" name="zext_ln21_7_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="8" slack="0"/>
<pin id="357" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21_7/5 "/>
</bind>
</comp>

<comp id="359" class="1004" name="add_ln21_4_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="6" slack="0"/>
<pin id="361" dir="0" index="1" bw="8" slack="0"/>
<pin id="362" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21_4/5 "/>
</bind>
</comp>

<comp id="365" class="1004" name="add_ln21_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="3" slack="0"/>
<pin id="367" dir="0" index="1" bw="5" slack="2"/>
<pin id="368" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21/5 "/>
</bind>
</comp>

<comp id="371" class="1004" name="zext_ln20_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="3" slack="0"/>
<pin id="373" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20/6 "/>
</bind>
</comp>

<comp id="375" class="1004" name="icmp_ln20_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="3" slack="0"/>
<pin id="377" dir="0" index="1" bw="3" slack="0"/>
<pin id="378" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/6 "/>
</bind>
</comp>

<comp id="381" class="1004" name="n_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="3" slack="0"/>
<pin id="383" dir="0" index="1" bw="1" slack="0"/>
<pin id="384" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n/6 "/>
</bind>
</comp>

<comp id="387" class="1004" name="zext_ln21_8_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="3" slack="0"/>
<pin id="389" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21_8/6 "/>
</bind>
</comp>

<comp id="391" class="1004" name="add_ln21_5_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="9" slack="1"/>
<pin id="393" dir="0" index="1" bw="3" slack="0"/>
<pin id="394" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21_5/6 "/>
</bind>
</comp>

<comp id="396" class="1004" name="zext_ln21_9_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="9" slack="0"/>
<pin id="398" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21_9/6 "/>
</bind>
</comp>

<comp id="401" class="1004" name="add_ln21_1_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="3" slack="0"/>
<pin id="403" dir="0" index="1" bw="5" slack="2"/>
<pin id="404" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21_1/6 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp_16_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="10" slack="0"/>
<pin id="409" dir="0" index="1" bw="5" slack="1"/>
<pin id="410" dir="0" index="2" bw="5" slack="0"/>
<pin id="411" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_16/6 "/>
</bind>
</comp>

<comp id="414" class="1004" name="zext_ln21_4_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="10" slack="0"/>
<pin id="416" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21_4/6 "/>
</bind>
</comp>

<comp id="419" class="1004" name="zext_ln23_2_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="5" slack="2"/>
<pin id="421" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_2/17 "/>
</bind>
</comp>

<comp id="423" class="1004" name="add_ln23_1_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="14" slack="3"/>
<pin id="425" dir="0" index="1" bw="5" slack="0"/>
<pin id="426" dir="1" index="2" bw="14" slack="6"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_1/17 "/>
</bind>
</comp>

<comp id="428" class="1004" name="zext_ln23_3_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="14" slack="6"/>
<pin id="430" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_3/23 "/>
</bind>
</comp>

<comp id="435" class="1005" name="co_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="3" slack="0"/>
<pin id="437" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="co "/>
</bind>
</comp>

<comp id="440" class="1005" name="add_ln21_2_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="6" slack="3"/>
<pin id="442" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="add_ln21_2 "/>
</bind>
</comp>

<comp id="445" class="1005" name="sext_ln23_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="10" slack="1"/>
<pin id="447" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln23 "/>
</bind>
</comp>

<comp id="450" class="1005" name="bias_addr_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="3" slack="3"/>
<pin id="452" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="bias_addr "/>
</bind>
</comp>

<comp id="458" class="1005" name="h_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="5" slack="0"/>
<pin id="460" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="h "/>
</bind>
</comp>

<comp id="463" class="1005" name="sub_ln23_1_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="14" slack="3"/>
<pin id="465" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opset="sub_ln23_1 "/>
</bind>
</comp>

<comp id="471" class="1005" name="w_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="5" slack="0"/>
<pin id="473" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="w "/>
</bind>
</comp>

<comp id="479" class="1005" name="m_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="3" slack="0"/>
<pin id="481" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="m "/>
</bind>
</comp>

<comp id="484" class="1005" name="add_ln21_4_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="9" slack="1"/>
<pin id="486" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln21_4 "/>
</bind>
</comp>

<comp id="489" class="1005" name="add_ln21_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="5" slack="1"/>
<pin id="491" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln21 "/>
</bind>
</comp>

<comp id="497" class="1005" name="n_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="3" slack="0"/>
<pin id="499" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="n "/>
</bind>
</comp>

<comp id="502" class="1005" name="weights_0_addr_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="8" slack="1"/>
<pin id="504" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weights_0_addr "/>
</bind>
</comp>

<comp id="507" class="1005" name="input_0_addr_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="10" slack="1"/>
<pin id="509" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_0_addr "/>
</bind>
</comp>

<comp id="512" class="1005" name="weights_0_load_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="32" slack="1"/>
<pin id="514" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="weights_0_load "/>
</bind>
</comp>

<comp id="517" class="1005" name="input_0_load_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="32" slack="1"/>
<pin id="519" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_0_load "/>
</bind>
</comp>

<comp id="522" class="1005" name="tmp_7_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="32" slack="1"/>
<pin id="524" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="527" class="1005" name="sum_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="32" slack="1"/>
<pin id="529" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="532" class="1005" name="bias_load_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="32" slack="1"/>
<pin id="534" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bias_load "/>
</bind>
</comp>

<comp id="537" class="1005" name="add_ln23_1_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="14" slack="6"/>
<pin id="539" dir="1" index="1" bw="14" slack="6"/>
</pin_list>
<bind>
<opset="add_ln23_1 "/>
</bind>
</comp>

<comp id="542" class="1005" name="tmp_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="32" slack="1"/>
<pin id="544" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="4" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="26" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="26" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="72"><net_src comp="60" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="78"><net_src comp="0" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="26" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="85"><net_src comp="73" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="26" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="86" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="102"><net_src comp="8" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="109"><net_src comp="99" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="113"><net_src comp="24" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="120"><net_src comp="110" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="114" pin="4"/><net_sink comp="110" pin=0"/></net>

<net id="125"><net_src comp="24" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="132"><net_src comp="122" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="133"><net_src comp="126" pin="4"/><net_sink comp="122" pin=0"/></net>

<net id="137"><net_src comp="38" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="134" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="145"><net_src comp="138" pin="4"/><net_sink comp="134" pin=0"/></net>

<net id="149"><net_src comp="8" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="146" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="160"><net_src comp="157" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="167"><net_src comp="134" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="168"><net_src comp="161" pin="4"/><net_sink comp="157" pin=0"/></net>

<net id="172"><net_src comp="8" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="169" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="184"><net_src comp="157" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="134" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="194"><net_src comp="103" pin="4"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="10" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="103" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="16" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="205"><net_src comp="103" pin="4"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="210"><net_src comp="103" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="216"><net_src comp="18" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="103" pin="4"/><net_sink comp="211" pin=1"/></net>

<net id="218"><net_src comp="20" pin="0"/><net_sink comp="211" pin=2"/></net>

<net id="222"><net_src comp="211" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="226"><net_src comp="211" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="231"><net_src comp="207" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="219" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="238"><net_src comp="22" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="103" pin="4"/><net_sink comp="233" pin=1"/></net>

<net id="240"><net_src comp="24" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="244"><net_src comp="233" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="249"><net_src comp="241" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="223" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="254"><net_src comp="245" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="259"><net_src comp="114" pin="4"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="28" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="265"><net_src comp="114" pin="4"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="32" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="270"><net_src comp="114" pin="4"/><net_sink comp="267" pin=0"/></net>

<net id="275"><net_src comp="267" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="279"><net_src comp="271" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="285"><net_src comp="34" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="276" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="287"><net_src comp="24" pin="0"/><net_sink comp="280" pin=2"/></net>

<net id="293"><net_src comp="36" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="271" pin="2"/><net_sink comp="288" pin=1"/></net>

<net id="295"><net_src comp="20" pin="0"/><net_sink comp="288" pin=2"/></net>

<net id="299"><net_src comp="288" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="304"><net_src comp="280" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="296" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="126" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="28" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="126" pin="4"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="32" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="321"><net_src comp="150" pin="4"/><net_sink comp="318" pin=0"/></net>

<net id="326"><net_src comp="150" pin="4"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="40" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="150" pin="4"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="16" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="337"><net_src comp="150" pin="4"/><net_sink comp="334" pin=0"/></net>

<net id="342"><net_src comp="334" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="346"><net_src comp="338" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="352"><net_src comp="44" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="353"><net_src comp="338" pin="2"/><net_sink comp="347" pin=1"/></net>

<net id="354"><net_src comp="20" pin="0"/><net_sink comp="347" pin=2"/></net>

<net id="358"><net_src comp="347" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="363"><net_src comp="343" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="355" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="369"><net_src comp="318" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="110" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="374"><net_src comp="173" pin="4"/><net_sink comp="371" pin=0"/></net>

<net id="379"><net_src comp="173" pin="4"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="40" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="385"><net_src comp="173" pin="4"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="16" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="390"><net_src comp="173" pin="4"/><net_sink comp="387" pin=0"/></net>

<net id="395"><net_src comp="387" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="399"><net_src comp="391" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="405"><net_src comp="371" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="122" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="412"><net_src comp="46" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="413"><net_src comp="401" pin="2"/><net_sink comp="407" pin=2"/></net>

<net id="417"><net_src comp="407" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="422"><net_src comp="122" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="427"><net_src comp="419" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="431"><net_src comp="428" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="438"><net_src comp="196" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="443"><net_src comp="227" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="448"><net_src comp="251" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="453"><net_src comp="48" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="55" pin=0"/></net>

<net id="461"><net_src comp="261" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="466"><net_src comp="300" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="474"><net_src comp="312" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="482"><net_src comp="328" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="487"><net_src comp="359" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="492"><net_src comp="365" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="500"><net_src comp="381" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="505"><net_src comp="60" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="510"><net_src comp="73" pin="3"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="515"><net_src comp="67" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="520"><net_src comp="80" pin="3"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="525"><net_src comp="186" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="530"><net_src comp="180" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="535"><net_src comp="55" pin="3"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="540"><net_src comp="423" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="545"><net_src comp="180" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="93" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {23 }
 - Input state : 
	Port: i_convolution1 : input_0 | {6 7 }
	Port: i_convolution1 : weights_0 | {6 7 }
	Port: i_convolution1 : bias | {5 17 }
  - Chain level:
	State 1
	State 2
		icmp_ln13 : 1
		co : 1
		br_ln13 : 2
		zext_ln21 : 1
		zext_ln21_1 : 1
		tmp_s : 1
		zext_ln21_2 : 2
		zext_ln21_3 : 2
		add_ln21_2 : 3
		tmp_15 : 1
		zext_ln23 : 2
		sub_ln23 : 3
		sext_ln23 : 4
		bias_addr : 2
	State 3
		icmp_ln14 : 1
		h : 1
		br_ln14 : 2
		zext_ln23_1 : 1
		add_ln23 : 2
		trunc_ln23 : 3
		p_shl3_cast : 4
		tmp_17 : 3
		sext_ln23_1 : 4
		sub_ln23_1 : 5
	State 4
		icmp_ln15 : 1
		w : 1
		br_ln15 : 2
	State 5
		zext_ln18 : 1
		icmp_ln18 : 1
		m : 1
		br_ln18 : 2
		zext_ln21_5 : 1
		add_ln21_3 : 2
		zext_ln21_6 : 3
		tmp_18 : 3
		zext_ln21_7 : 4
		add_ln21_4 : 5
		add_ln21 : 2
	State 6
		zext_ln20 : 1
		icmp_ln20 : 1
		n : 1
		br_ln20 : 2
		zext_ln21_8 : 1
		add_ln21_5 : 2
		zext_ln21_9 : 3
		weights_0_addr : 4
		weights_0_load : 5
		add_ln21_1 : 2
		tmp_16 : 3
		zext_ln21_4 : 4
		input_0_addr : 5
		input_0_load : 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
		add_ln23_1 : 1
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
		output_addr : 1
		store_ln23 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|   fadd   |     grp_fu_180     |    2    |   205   |   390   |
|----------|--------------------|---------|---------|---------|
|   fmul   |     grp_fu_186     |    3    |   143   |   321   |
|----------|--------------------|---------|---------|---------|
|          |      co_fu_196     |    0    |    0    |    12   |
|          |  add_ln21_2_fu_227 |    0    |    0    |    15   |
|          |      h_fu_261      |    0    |    0    |    15   |
|          |   add_ln23_fu_271  |    0    |    0    |    15   |
|          |      w_fu_312      |    0    |    0    |    15   |
|          |      m_fu_328      |    0    |    0    |    12   |
|    add   |  add_ln21_3_fu_338 |    0    |    0    |    15   |
|          |  add_ln21_4_fu_359 |    0    |    0    |    15   |
|          |   add_ln21_fu_365  |    0    |    0    |    15   |
|          |      n_fu_381      |    0    |    0    |    12   |
|          |  add_ln21_5_fu_391 |    0    |    0    |    15   |
|          |  add_ln21_1_fu_401 |    0    |    0    |    15   |
|          |  add_ln23_1_fu_423 |    0    |    0    |    19   |
|----------|--------------------|---------|---------|---------|
|          |  icmp_ln13_fu_190  |    0    |    0    |    9    |
|          |  icmp_ln14_fu_255  |    0    |    0    |    11   |
|   icmp   |  icmp_ln15_fu_306  |    0    |    0    |    11   |
|          |  icmp_ln18_fu_322  |    0    |    0    |    9    |
|          |  icmp_ln20_fu_375  |    0    |    0    |    9    |
|----------|--------------------|---------|---------|---------|
|    sub   |   sub_ln23_fu_245  |    0    |    0    |    15   |
|          |  sub_ln23_1_fu_300 |    0    |    0    |    19   |
|----------|--------------------|---------|---------|---------|
|          |  zext_ln21_fu_202  |    0    |    0    |    0    |
|          | zext_ln21_1_fu_207 |    0    |    0    |    0    |
|          | zext_ln21_2_fu_219 |    0    |    0    |    0    |
|          | zext_ln21_3_fu_223 |    0    |    0    |    0    |
|          |  zext_ln23_fu_241  |    0    |    0    |    0    |
|          | zext_ln23_1_fu_267 |    0    |    0    |    0    |
|          |  zext_ln18_fu_318  |    0    |    0    |    0    |
|   zext   | zext_ln21_5_fu_334 |    0    |    0    |    0    |
|          | zext_ln21_6_fu_343 |    0    |    0    |    0    |
|          | zext_ln21_7_fu_355 |    0    |    0    |    0    |
|          |  zext_ln20_fu_371  |    0    |    0    |    0    |
|          | zext_ln21_8_fu_387 |    0    |    0    |    0    |
|          | zext_ln21_9_fu_396 |    0    |    0    |    0    |
|          | zext_ln21_4_fu_414 |    0    |    0    |    0    |
|          | zext_ln23_2_fu_419 |    0    |    0    |    0    |
|          | zext_ln23_3_fu_428 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |    tmp_s_fu_211    |    0    |    0    |    0    |
|          |    tmp_15_fu_233   |    0    |    0    |    0    |
|bitconcatenate| p_shl3_cast_fu_280 |    0    |    0    |    0    |
|          |    tmp_17_fu_288   |    0    |    0    |    0    |
|          |    tmp_18_fu_347   |    0    |    0    |    0    |
|          |    tmp_16_fu_407   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   sext   |  sext_ln23_fu_251  |    0    |    0    |    0    |
|          | sext_ln23_1_fu_296 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   trunc  |  trunc_ln23_fu_276 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    5    |   348   |   984   |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  add_ln21_2_reg_440  |    6   |
|  add_ln21_4_reg_484  |    9   |
|   add_ln21_reg_489   |    5   |
|  add_ln23_1_reg_537  |   14   |
|   bias_addr_reg_450  |    3   |
|   bias_load_reg_532  |   32   |
|      co_0_reg_99     |    3   |
|      co_reg_435      |    3   |
|      h_0_reg_110     |    5   |
|       h_reg_458      |    5   |
| input_0_addr_reg_507 |   10   |
| input_0_load_reg_517 |   32   |
|      m_0_reg_146     |    3   |
|       m_reg_479      |    3   |
|      n_0_reg_169     |    3   |
|       n_reg_497      |    3   |
|   sext_ln23_reg_445  |   10   |
|  sub_ln23_1_reg_463  |   14   |
|     sum_0_reg_134    |   32   |
|     sum_1_reg_157    |   32   |
|      sum_reg_527     |   32   |
|     tmp_7_reg_522    |   32   |
|      tmp_reg_542     |   32   |
|      w_0_reg_122     |    5   |
|       w_reg_471      |    5   |
|weights_0_addr_reg_502|    8   |
|weights_0_load_reg_512|   32   |
+----------------------+--------+
|         Total        |   373  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_67 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_80 |  p0  |   2  |  10  |   20   ||    9    |
|    h_0_reg_110   |  p0  |   2  |   5  |   10   ||    9    |
|    w_0_reg_122   |  p0  |   2  |   5  |   10   ||    9    |
|   sum_0_reg_134  |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_180    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_180    |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   248  ||  12.383 ||    63   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   348  |   984  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   12   |    -   |   63   |
|  Register |    -   |    -   |   373  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |   12   |   721  |  1047  |
+-----------+--------+--------+--------+--------+
