{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 15 20:34:16 2016 " "Info: Processing started: Fri Jan 15 20:34:16 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DigitalWatch -c DigitalWatch " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DigitalWatch -c DigitalWatch" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clk_div.v(24) " "Warning (10268): Verilog HDL information at clk_div.v(24): always construct contains both blocking and non-blocking assignments" {  } { { "clk_div.v" "" { Text "C:/Users/yangs/Documents/DigitalWatch/DigitalWatch/clk_div.v" 24 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Info: Found entity 1: clk_div" {  } { { "clk_div.v" "" { Text "C:/Users/yangs/Documents/DigitalWatch/DigitalWatch/clk_div.v" 14 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decimal_counter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file decimal_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 decimal_counter " "Info: Found entity 1: decimal_counter" {  } { { "decimal_counter.v" "" { Text "C:/Users/yangs/Documents/DigitalWatch/DigitalWatch/decimal_counter.v" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DigitalWatch.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file DigitalWatch.v" { { "Info" "ISGN_ENTITY_NAME" "1 DigitalWatch " "Info: Found entity 1: DigitalWatch" {  } { { "DigitalWatch.v" "" { Text "C:/Users/yangs/Documents/DigitalWatch/DigitalWatch/DigitalWatch.v" 14 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_Control.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file key_Control.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_Control " "Info: Found entity 1: key_Control" {  } { { "key_Control.v" "" { Text "C:/Users/yangs/Documents/DigitalWatch/DigitalWatch/key_Control.v" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Six_counter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Six_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Six_counter " "Info: Found entity 1: Six_counter" {  } { { "Six_counter.v" "" { Text "C:/Users/yangs/Documents/DigitalWatch/DigitalWatch/Six_counter.v" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "smg_disp.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file smg_disp.v" { { "Info" "ISGN_ENTITY_NAME" "1 smg_disp " "Info: Found entity 1: smg_disp" {  } { { "smg_disp.v" "" { Text "C:/Users/yangs/Documents/DigitalWatch/DigitalWatch/smg_disp.v" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "clk_1Khz watch_cnt.v(23) " "Error (10759): Verilog HDL error at watch_cnt.v(23): object clk_1Khz declared in a list of port declarations cannot be redeclared within the module body" {  } { { "watch_cnt.v" "" { Text "C:/Users/yangs/Documents/DigitalWatch/DigitalWatch/watch_cnt.v" 23 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "watch_cnt watch_cnt.v(15) " "Error (10112): Ignored design unit \"watch_cnt\" at watch_cnt.v(15) due to previous errors" {  } { { "watch_cnt.v" "" { Text "C:/Users/yangs/Documents/DigitalWatch/DigitalWatch/watch_cnt.v" 15 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "watch_cnt.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file watch_cnt.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/yangs/Documents/DigitalWatch/DigitalWatch/DigitalWatch.map.smsg " "Info: Generated suppressed messages file C:/Users/yangs/Documents/DigitalWatch/DigitalWatch/DigitalWatch.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "236 " "Error: Peak virtual memory: 236 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jan 15 20:34:16 2016 " "Error: Processing ended: Fri Jan 15 20:34:16 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Error: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Error: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 0 s " "Error: Quartus II Full Compilation was unsuccessful. 4 errors, 0 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
