<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2014.1 (64-bit)              -->
<!--                                                         -->
<!-- Copyright (c) 2001-2013 Xilinx Inc, All rights reserved -->

<Project Version="7" Minor="0" Path="C:/Projetos_git/repo/vivado_projects/project_AES-IP/project_AES-IP.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="7e03e5d863db4aaaa8622e82a95c0185"/>
    <Option Name="Part" Val="xc7k325tffg900-2"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="TargetLanguage" Val="VHDL"/>
    <Option Name="BoardPart" Val="xilinx.com:kc705:part0:1.0"/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/Mux_2x1.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="E:/TCC/VHDL/project_AES - IP/project_AES.srcs/sources_1/imports/project_TCC_v1.srcs/sources_1/new/Mux_2x1.vhd"/>
          <Attr Name="ImportTime" Val="1424537722"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/Mux_10x1.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="E:/TCC/VHDL/project_AES - IP/project_AES.srcs/sources_1/imports/project_TCC_v1.srcs/sources_1/new/Mux_10x1.vhd"/>
          <Attr Name="ImportTime" Val="1424537774"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/sources_1/new/DeMux_1x2.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="E:/TCC/VHDL/project_AES - IP/project_AES.srcs/sources_1/new/DeMux_1x2.vhd"/>
          <Attr Name="ImportTime" Val="1437439640"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/sources_1/new/Control_Decryption.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="E:/TCC/VHDL/project_AES - IP/project_AES.srcs/sources_1/new/Control_Decryption.vhd"/>
          <Attr Name="ImportTime" Val="1437233934"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/sources_1/new/Control.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="E:/TCC/VHDL/project_AES - IP/project_AES.srcs/sources_1/new/Control.vhd"/>
          <Attr Name="ImportTime" Val="1437233630"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/sources_1/new/Clock_div32.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="E:/TCC/VHDL/project_AES - IP/project_AES.srcs/sources_1/new/Clock_div32.vhd"/>
          <Attr Name="ImportTime" Val="1425149766"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/SubBytes.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="E:/TCC/VHDL/project_AES - IP/project_AES.srcs/sources_1/imports/project_TCC_v1.srcs/sources_1/new/SubBytes.vhd"/>
          <Attr Name="ImportTime" Val="1424536896"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/ShiftRows.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="E:/TCC/VHDL/project_AES - IP/project_AES.srcs/sources_1/imports/project_TCC_v1.srcs/sources_1/new/ShiftRows.vhd"/>
          <Attr Name="ImportTime" Val="1424536880"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/MixColumns.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="E:/TCC/VHDL/project_AES - IP/project_AES.srcs/sources_1/imports/project_TCC_v1.srcs/sources_1/new/MixColumns.vhd"/>
          <Attr Name="ImportTime" Val="1424537382"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/KeyExpansion.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="E:/TCC/VHDL/project_AES - IP/project_AES.srcs/sources_1/imports/project_TCC_v1.srcs/sources_1/new/KeyExpansion.vhd"/>
          <Attr Name="ImportTime" Val="1437439594"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/InvSubBytes.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="E:/TCC/VHDL/project_AES - IP/project_AES.srcs/sources_1/imports/project_TCC_v1.srcs/sources_1/new/InvSubBytes.vhd"/>
          <Attr Name="ImportTime" Val="1423433620"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/InvShiftRows.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="E:/TCC/VHDL/project_AES - IP/project_AES.srcs/sources_1/imports/project_TCC_v1.srcs/sources_1/new/InvShiftRows.vhd"/>
          <Attr Name="ImportTime" Val="1422896710"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/InvMixColumns.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="E:/TCC/VHDL/project_AES - IP/project_AES.srcs/sources_1/imports/project_TCC_v1.srcs/sources_1/new/InvMixColumns.vhd"/>
          <Attr Name="ImportTime" Val="1422962448"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/AddKey.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="E:/TCC/VHDL/project_AES - IP/project_AES.srcs/sources_1/imports/project_TCC_v1.srcs/sources_1/new/AddKey.vhd"/>
          <Attr Name="ImportTime" Val="1424536120"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/hdl/myip_lite_v1_0_S00_AXI.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="E:/TCC/VHDL/project_AES - IP/project_AES.srcs/sources_1/imports/hdl/myip_lite_v1_0_S00_AXI.vhd"/>
          <Attr Name="ImportTime" Val="1437658556"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/new/AES_Crypto.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="E:/TCC/VHDL/project_AES - IP/project_AES.srcs/sources_1/new/AES_Crypto.vhd"/>
          <Attr Name="ImportTime" Val="1437439464"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/hdl/myip_lite_v1_0.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="E:/TCC/VHDL/project_AES - IP/project_AES.srcs/sources_1/imports/hdl/myip_lite_v1_0.vhd"/>
          <Attr Name="ImportTime" Val="1437623506"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/component.xml">
        <FileInfo SFType="IPXACT"/>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="myip_lite_v1_0"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
        <Option Name="IPRepoPath" Val="$PSRCDIR"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <Config>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sim_1/imports/new/TB_myip.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="E:/TCC/VHDL/project_AES - IP/project_AES.srcs/sim_1/new/TB_myip.vhd"/>
          <Attr Name="ImportTime" Val="1437661886"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="TB_myip"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
        <Option Name="SimulationRunTime" Val="180 us"/>
        <Option Name="SimMode" Val="post-implementation"/>
        <Option Name="SrcSet" Val="sources_1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Runs Version="1" Minor="9">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7k325tffg900-2" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" State="current" Dir="$PRUNDIR/synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2014"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7k325tffg900-2" ConstrsSet="constrs_1" Description="Vivado Implementation Defaults" State="current" Dir="$PRUNDIR/impl_1" SynthRun="synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2014"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
  </Runs>
</Project>
