Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: Controller.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Controller.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Controller"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : Controller
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Jingning Zhang\Documents\GitHub\EC413Project\MulticycleCPU\Controller.v" into library work
Parsing module <Controller>.
WARNING:HDLCompiler:568 - "C:\Users\Jingning Zhang\Documents\GitHub\EC413Project\MulticycleCPU\Controller.v" Line 211: Constant value is truncated to fit in <4> bits.
WARNING:HDLCompiler:568 - "C:\Users\Jingning Zhang\Documents\GitHub\EC413Project\MulticycleCPU\Controller.v" Line 220: Constant value is truncated to fit in <4> bits.
WARNING:HDLCompiler:568 - "C:\Users\Jingning Zhang\Documents\GitHub\EC413Project\MulticycleCPU\Controller.v" Line 223: Constant value is truncated to fit in <4> bits.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Controller>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Controller>.
    Related source file is "C:\Users\Jingning Zhang\Documents\GitHub\EC413Project\MulticycleCPU\Controller.v".
    Found 4-bit register for signal <state>.
WARNING:Xst:737 - Found 1-bit latch for signal <next_state<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <next_state<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <next_state<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <next_state<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PCWriteCond_ctrl>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <IorD_ctrl>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <MemWrite_ctrl>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <MemtoReg_ctrl>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <BEQ_ctrl>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUSrcA_ctrl>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RegWrite_ctrl>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RegDst_ctrl>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PCSrc_ctrl<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PCSrc_ctrl<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUOP_ctrl<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUOP_ctrl<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUOP_ctrl<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUSrcB_ctrl<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUSrcB_ctrl<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred  19 Latch(s).
	inferred  59 Multiplexer(s).
Unit <Controller> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 1
 4-bit register                                        : 1
# Latches                                              : 19
 1-bit latch                                           : 19
# Multiplexers                                         : 59
 1-bit 2-to-1 multiplexer                              : 59

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 4
 Flip-Flops                                            : 4
# Multiplexers                                         : 59
 1-bit 2-to-1 multiplexer                              : 59

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:3001 - This design contains one or more registers or latches with an active
   asynchronous set and asynchronous reset. While this circuit can be built,
   it creates a sub-optimal implementation in terms of area, power and
   performance. For a more optimal implementation Xilinx highly recommends
   one of the following:

          1) Remove either the set or reset from all registers and latches if
             not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Artix7 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    ALUOP_ctrl_0 in unit <Controller>
    ALUOP_ctrl_3 in unit <Controller>
    PCSrc_ctrl_0 in unit <Controller>
    RegDst_ctrl in unit <Controller>
    RegWrite_ctrl in unit <Controller>
    IorD_ctrl in unit <Controller>
    ALUSrcB_ctrl_1 in unit <Controller>
    ALUSrcA_ctrl in unit <Controller>
    ALUSrcB_ctrl_0 in unit <Controller>
    BEQ_ctrl in unit <Controller>
    ALUOP_ctrl_1 in unit <Controller>
    PCSrc_ctrl_1 in unit <Controller>
    MemWrite_ctrl in unit <Controller>
    PCWriteCond_ctrl in unit <Controller>
    MemtoReg_ctrl in unit <Controller>


Optimizing unit <Controller> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Controller, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 4
 Flip-Flops                                            : 4

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Controller.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 69
#      GND                         : 1
#      LUT3                        : 33
#      LUT4                        : 21
#      LUT5                        : 3
#      LUT6                        : 10
#      VCC                         : 1
# FlipFlops/Latches                : 23
#      FD                          : 4
#      LD                          : 15
#      LDC                         : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 26
#      IBUF                        : 7
#      OBUF                        : 19

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:               8  out of  126800     0%  
 Number of Slice LUTs:                   67  out of  63400     0%  
    Number used as Logic:                67  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     69
   Number with an unused Flip Flop:      61  out of     69    88%  
   Number with an unused LUT:             2  out of     69     2%  
   Number of fully used LUT-FF pairs:     6  out of     69     8%  
   Number of unique control sets:        17

IO Utilization: 
 Number of IOs:                          27
 Number of bonded IOBs:                  27  out of    210    12%  
    IOB Flip Flops/Latches:              15

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------+--------------------------+-------+
Clock Signal                                                   | Clock buffer(FF name)    | Load  |
---------------------------------------------------------------+--------------------------+-------+
state[3]_GND_21_o_Mux_55_o(Mmux_state[3]_GND_21_o_Mux_55_o13:O)| NONE(*)(next_state_2)    | 4     |
clock                                                          | BUFGP                    | 4     |
MemtoReg_ctrl_G(MemtoReg_ctrl_G:O)                             | NONE(*)(MemtoReg_ctrl)   | 1     |
PCWriteCond_ctrl_G(PCWriteCond_ctrl_G:O)                       | NONE(*)(PCWriteCond_ctrl)| 1     |
MemWrite_ctrl_G(MemWrite_ctrl_G:O)                             | NONE(*)(MemWrite_ctrl)   | 1     |
PCSrc_ctrl_1_G(PCSrc_ctrl_1_G:O)                               | NONE(*)(PCSrc_ctrl_1)    | 1     |
ALUOP_ctrl_1_G(ALUOP_ctrl_1_G:O)                               | NONE(*)(ALUOP_ctrl_1)    | 1     |
BEQ_ctrl_G(BEQ_ctrl_G:O)                                       | NONE(*)(BEQ_ctrl)        | 1     |
ALUSrcB_ctrl_0_G(ALUSrcB_ctrl_0_G:O)                           | NONE(*)(ALUSrcB_ctrl_0)  | 1     |
ALUSrcA_ctrl_G(ALUSrcA_ctrl_G:O)                               | NONE(*)(ALUSrcA_ctrl)    | 1     |
ALUSrcB_ctrl_1_G(ALUSrcB_ctrl_1_G:O)                           | NONE(*)(ALUSrcB_ctrl_1)  | 1     |
IorD_ctrl_G(IorD_ctrl_G:O)                                     | NONE(*)(IorD_ctrl)       | 1     |
RegWrite_ctrl_G(RegWrite_ctrl_G:O)                             | NONE(*)(RegWrite_ctrl)   | 1     |
RegDst_ctrl_G(RegDst_ctrl_G:O)                                 | NONE(*)(RegDst_ctrl)     | 1     |
PCSrc_ctrl_0_G(PCSrc_ctrl_0_G:O)                               | NONE(*)(PCSrc_ctrl_0)    | 1     |
ALUOP_ctrl_3_G(ALUOP_ctrl_3_G:O)                               | NONE(*)(ALUOP_ctrl_3)    | 1     |
ALUOP_ctrl_0_G(ALUOP_ctrl_0_G:O)                               | NONE(*)(ALUOP_ctrl_0)    | 1     |
---------------------------------------------------------------+--------------------------+-------+
(*) These 16 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: No path found
   Minimum input arrival time before clock: 1.869ns
   Maximum output required time after clock: 0.751ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'state[3]_GND_21_o_Mux_55_o'
  Total number of paths / destination ports: 35 / 8
-------------------------------------------------------------------------
Offset:              1.869ns (Levels of Logic = 4)
  Source:            Instruction_ctrlIn<5> (PAD)
  Destination:       next_state_0 (LATCH)
  Destination Clock: state[3]_GND_21_o_Mux_55_o falling

  Data Path: Instruction_ctrlIn<5> to next_state_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   0.001   0.725  Instruction_ctrlIn_5_IBUF (Instruction_ctrlIn_5_IBUF)
     LUT6:I0->O            1   0.097   0.556  Mmux_state[3]_next_state[0]_Mux_60_o21 (Mmux_state[3]_next_state[0]_Mux_60_o2)
     LUT6:I2->O            1   0.097   0.295  Mmux_state[3]_next_state[0]_Mux_60_o23 (Mmux_state[3]_next_state[0]_Mux_60_o23)
     LUT6:I5->O            1   0.097   0.000  Mmux_state[3]_next_state[0]_Mux_60_o24 (state[3]_next_state[0]_Mux_60_o)
     LDC:D                    -0.028          next_state_0
    ----------------------------------------
    Total                      1.869ns (0.292ns logic, 1.577ns route)
                                       (15.6% logic, 84.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'PCSrc_ctrl_1_G'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.751ns (Levels of Logic = 1)
  Source:            PCSrc_ctrl_1 (LATCH)
  Destination:       PCSrc_ctrl<1> (PAD)
  Source Clock:      PCSrc_ctrl_1_G falling

  Data Path: PCSrc_ctrl_1 to PCSrc_ctrl<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.279  PCSrc_ctrl_1 (PCSrc_ctrl_1)
     OBUF:I->O                 0.000          PCSrc_ctrl_1_OBUF (PCSrc_ctrl<1>)
    ----------------------------------------
    Total                      0.751ns (0.472ns logic, 0.279ns route)
                                       (62.8% logic, 37.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'PCSrc_ctrl_0_G'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.751ns (Levels of Logic = 1)
  Source:            PCSrc_ctrl_0 (LATCH)
  Destination:       PCSrc_ctrl<0> (PAD)
  Source Clock:      PCSrc_ctrl_0_G falling

  Data Path: PCSrc_ctrl_0 to PCSrc_ctrl<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.279  PCSrc_ctrl_0 (PCSrc_ctrl_0)
     OBUF:I->O                 0.000          PCSrc_ctrl_0_OBUF (PCSrc_ctrl<0>)
    ----------------------------------------
    Total                      0.751ns (0.472ns logic, 0.279ns route)
                                       (62.8% logic, 37.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ALUOP_ctrl_3_G'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.751ns (Levels of Logic = 1)
  Source:            ALUOP_ctrl_3 (LATCH)
  Destination:       ALUOP_ctrl<3> (PAD)
  Source Clock:      ALUOP_ctrl_3_G falling

  Data Path: ALUOP_ctrl_3 to ALUOP_ctrl<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.279  ALUOP_ctrl_3 (ALUOP_ctrl_3)
     OBUF:I->O                 0.000          ALUOP_ctrl_3_OBUF (ALUOP_ctrl<3>)
    ----------------------------------------
    Total                      0.751ns (0.472ns logic, 0.279ns route)
                                       (62.8% logic, 37.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ALUOP_ctrl_1_G'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.751ns (Levels of Logic = 1)
  Source:            ALUOP_ctrl_1 (LATCH)
  Destination:       ALUOP_ctrl<1> (PAD)
  Source Clock:      ALUOP_ctrl_1_G falling

  Data Path: ALUOP_ctrl_1 to ALUOP_ctrl<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.279  ALUOP_ctrl_1 (ALUOP_ctrl_1)
     OBUF:I->O                 0.000          ALUOP_ctrl_1_OBUF (ALUOP_ctrl<1>)
    ----------------------------------------
    Total                      0.751ns (0.472ns logic, 0.279ns route)
                                       (62.8% logic, 37.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ALUOP_ctrl_0_G'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.751ns (Levels of Logic = 1)
  Source:            ALUOP_ctrl_0 (LATCH)
  Destination:       ALUOP_ctrl<0> (PAD)
  Source Clock:      ALUOP_ctrl_0_G falling

  Data Path: ALUOP_ctrl_0 to ALUOP_ctrl<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.279  ALUOP_ctrl_0 (ALUOP_ctrl_0)
     OBUF:I->O                 0.000          ALUOP_ctrl_0_OBUF (ALUOP_ctrl<0>)
    ----------------------------------------
    Total                      0.751ns (0.472ns logic, 0.279ns route)
                                       (62.8% logic, 37.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ALUSrcB_ctrl_1_G'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.751ns (Levels of Logic = 1)
  Source:            ALUSrcB_ctrl_1 (LATCH)
  Destination:       ALUSrcB_ctrl<1> (PAD)
  Source Clock:      ALUSrcB_ctrl_1_G falling

  Data Path: ALUSrcB_ctrl_1 to ALUSrcB_ctrl<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.279  ALUSrcB_ctrl_1 (ALUSrcB_ctrl_1)
     OBUF:I->O                 0.000          ALUSrcB_ctrl_1_OBUF (ALUSrcB_ctrl<1>)
    ----------------------------------------
    Total                      0.751ns (0.472ns logic, 0.279ns route)
                                       (62.8% logic, 37.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ALUSrcB_ctrl_0_G'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.751ns (Levels of Logic = 1)
  Source:            ALUSrcB_ctrl_0 (LATCH)
  Destination:       ALUSrcB_ctrl<0> (PAD)
  Source Clock:      ALUSrcB_ctrl_0_G falling

  Data Path: ALUSrcB_ctrl_0 to ALUSrcB_ctrl<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.279  ALUSrcB_ctrl_0 (ALUSrcB_ctrl_0)
     OBUF:I->O                 0.000          ALUSrcB_ctrl_0_OBUF (ALUSrcB_ctrl<0>)
    ----------------------------------------
    Total                      0.751ns (0.472ns logic, 0.279ns route)
                                       (62.8% logic, 37.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'PCWriteCond_ctrl_G'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.751ns (Levels of Logic = 1)
  Source:            PCWriteCond_ctrl (LATCH)
  Destination:       PCWriteCond_ctrl (PAD)
  Source Clock:      PCWriteCond_ctrl_G falling

  Data Path: PCWriteCond_ctrl to PCWriteCond_ctrl
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.279  PCWriteCond_ctrl (PCWriteCond_ctrl_OBUF)
     OBUF:I->O                 0.000          PCWriteCond_ctrl_OBUF (PCWriteCond_ctrl)
    ----------------------------------------
    Total                      0.751ns (0.472ns logic, 0.279ns route)
                                       (62.8% logic, 37.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'IorD_ctrl_G'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.751ns (Levels of Logic = 1)
  Source:            IorD_ctrl (LATCH)
  Destination:       IorD_ctrl (PAD)
  Source Clock:      IorD_ctrl_G falling

  Data Path: IorD_ctrl to IorD_ctrl
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.279  IorD_ctrl (IorD_ctrl_OBUF)
     OBUF:I->O                 0.000          IorD_ctrl_OBUF (IorD_ctrl)
    ----------------------------------------
    Total                      0.751ns (0.472ns logic, 0.279ns route)
                                       (62.8% logic, 37.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'MemWrite_ctrl_G'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.751ns (Levels of Logic = 1)
  Source:            MemWrite_ctrl (LATCH)
  Destination:       MemWrite_ctrl (PAD)
  Source Clock:      MemWrite_ctrl_G falling

  Data Path: MemWrite_ctrl to MemWrite_ctrl
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.279  MemWrite_ctrl (MemWrite_ctrl_OBUF)
     OBUF:I->O                 0.000          MemWrite_ctrl_OBUF (MemWrite_ctrl)
    ----------------------------------------
    Total                      0.751ns (0.472ns logic, 0.279ns route)
                                       (62.8% logic, 37.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'MemtoReg_ctrl_G'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.751ns (Levels of Logic = 1)
  Source:            MemtoReg_ctrl (LATCH)
  Destination:       MemtoReg_ctrl (PAD)
  Source Clock:      MemtoReg_ctrl_G falling

  Data Path: MemtoReg_ctrl to MemtoReg_ctrl
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.279  MemtoReg_ctrl (MemtoReg_ctrl_OBUF)
     OBUF:I->O                 0.000          MemtoReg_ctrl_OBUF (MemtoReg_ctrl)
    ----------------------------------------
    Total                      0.751ns (0.472ns logic, 0.279ns route)
                                       (62.8% logic, 37.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'BEQ_ctrl_G'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.751ns (Levels of Logic = 1)
  Source:            BEQ_ctrl (LATCH)
  Destination:       BEQ_ctrl (PAD)
  Source Clock:      BEQ_ctrl_G falling

  Data Path: BEQ_ctrl to BEQ_ctrl
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.279  BEQ_ctrl (BEQ_ctrl_OBUF)
     OBUF:I->O                 0.000          BEQ_ctrl_OBUF (BEQ_ctrl)
    ----------------------------------------
    Total                      0.751ns (0.472ns logic, 0.279ns route)
                                       (62.8% logic, 37.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ALUSrcA_ctrl_G'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.751ns (Levels of Logic = 1)
  Source:            ALUSrcA_ctrl (LATCH)
  Destination:       ALUSrcA_ctrl (PAD)
  Source Clock:      ALUSrcA_ctrl_G falling

  Data Path: ALUSrcA_ctrl to ALUSrcA_ctrl
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.279  ALUSrcA_ctrl (ALUSrcA_ctrl_OBUF)
     OBUF:I->O                 0.000          ALUSrcA_ctrl_OBUF (ALUSrcA_ctrl)
    ----------------------------------------
    Total                      0.751ns (0.472ns logic, 0.279ns route)
                                       (62.8% logic, 37.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'RegWrite_ctrl_G'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.751ns (Levels of Logic = 1)
  Source:            RegWrite_ctrl (LATCH)
  Destination:       RegWrite_ctrl (PAD)
  Source Clock:      RegWrite_ctrl_G falling

  Data Path: RegWrite_ctrl to RegWrite_ctrl
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.279  RegWrite_ctrl (RegWrite_ctrl_OBUF)
     OBUF:I->O                 0.000          RegWrite_ctrl_OBUF (RegWrite_ctrl)
    ----------------------------------------
    Total                      0.751ns (0.472ns logic, 0.279ns route)
                                       (62.8% logic, 37.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'RegDst_ctrl_G'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.751ns (Levels of Logic = 1)
  Source:            RegDst_ctrl (LATCH)
  Destination:       RegDst_ctrl (PAD)
  Source Clock:      RegDst_ctrl_G falling

  Data Path: RegDst_ctrl to RegDst_ctrl
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.279  RegDst_ctrl (RegDst_ctrl_OBUF)
     OBUF:I->O                 0.000          RegDst_ctrl_OBUF (RegDst_ctrl)
    ----------------------------------------
    Total                      0.751ns (0.472ns logic, 0.279ns route)
                                       (62.8% logic, 37.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock ALUOP_ctrl_0_G
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |         |         |    1.733|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ALUOP_ctrl_1_G
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |         |         |    1.733|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ALUOP_ctrl_3_G
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |         |         |    1.733|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ALUSrcA_ctrl_G
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |         |         |    1.707|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ALUSrcB_ctrl_0_G
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |         |         |    1.743|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ALUSrcB_ctrl_1_G
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |         |         |    1.733|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock BEQ_ctrl_G
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |         |         |    1.733|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock IorD_ctrl_G
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |         |         |    1.761|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock MemWrite_ctrl_G
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |         |         |    1.761|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock MemtoReg_ctrl_G
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |         |         |    1.733|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock PCSrc_ctrl_0_G
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |         |         |    1.733|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock PCSrc_ctrl_1_G
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |         |         |    1.733|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock PCWriteCond_ctrl_G
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |         |         |    1.761|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RegDst_ctrl_G
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |         |         |    1.733|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RegWrite_ctrl_G
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |         |         |    1.761|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock
--------------------------+---------+---------+---------+---------+
                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------+---------+---------+---------+---------+
state[3]_GND_21_o_Mux_55_o|         |    0.759|         |         |
--------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock state[3]_GND_21_o_Mux_55_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |         |         |    2.248|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 10.30 secs
 
--> 

Total memory usage is 448968 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   23 (   0 filtered)
Number of infos    :    1 (   0 filtered)

