

#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 118 clock pin(s) of sequential element(s)
0 instances converted, 118 sequential instances remain driven by gated/generated clocks

======================================================================================================= Gated/Generated Clocks =======================================================================================================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance             Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       odasiljac.PLLInst_0     EPLLD1                 118        odasiljac.R_clk_acc[11]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
======================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

