module MinCounter(
	input clk, 
	input rci, 
	input [5:0] min_in,
	output reg rco,
	output reg [5:0] min = 'b000000
	  );
   
always @(posedge clk) begin
	if (min_in)
		min <= min_in;
	if (rci == 1) begin
		min <= min + 1;
	end
	if (min == 'd60) begin
		rco <= 1;
		min <= 'b0;
	end
	else begin
		rco <= 0;
	end
end


endmodule
