[Main]
Signature=UDE_TARGINFO_2.0
Description=Freescale MPC5668EVB Evalboard with MPC5668G (Jtag/Single Core debug z6/non VLE)
Description1=MMU preinitialized, memory mapping 1:1
Description2=FLASH programming prepared but not enabled
Description3=Write Filter for BAM Module
Description4=PLL set to 80MHz, 40MHz external clock
MCUs=Controller0

[Controller0]
Family=PowerPC
Type=MPC5668G
Enabled=1
IntClock=80000
MemDevs=BAMWriteFilter
ExtClock=40000

[Controller0.z6]
Protocol=PPCJTAG
Enabled=1

[Controller0.z6.LoadedAddOn]
UDEMemtool=1

[Controller0.z6.PpcJtagTargIntf]
PortType=Default
ResetWaitTime=50
MaxJtagClk=5000
DoSramInit=1
UseNexus=1
AdaptiveJtagPhaseShift=1
ConnOption=Default
ChangeJtagClk=12500
HaltAfterReset=1
SimioAddr=g_JtagSimioAccess
FreezeTimers=1
InvalidTlbOnReset=1
InvalidateCache=0
ForceCacheFlush=0
IgnoreLockedLines=0
ExecInitCmds=1
JtagTapNumber=0
JtagNumOfTaps=1
JtagNumIrBefore=0
JtagNumIrAfter=0

AllowMmuSetup=1
FlushCache=0
UseExtReset=1
HandleWdtBug=1
ForceEndOfReset=0
JtagViaPod=0
AllowResetOnCheck=0
TargetPort=Default
ChangeMsr=0
ChangeMsrValue=0x0
ExecOnStartCmds=0
ExecOnHaltCmds=0
EnableProgramTimeMeasurement=1
UseHwResetMode=0
HandleNexusAccessBug=0
DoNotEnableTrapSwBrp=0
BootPasswd0=0xFEEDFACE
BootPasswd1=0xCAFEBEEF
BootPasswd2=0xFFFFFFFF
BootPasswd3=0xFFFFFFFF
BootPasswd4=0xFFFFFFFF
BootPasswd5=0xFFFFFFFF
BootPasswd6=0xFFFFFFFF
BootPasswd7=0xFFFFFFFF
ExecOnHaltCmdsWhileHalted=0

[Controller0.z6.PpcJtagTargIntf.InitScript]
// select TLB 1
SETSPR 0x274 0x10000108 0xFFFFFFFF

// programm peripheral B modules
// TLB 1, entry 0
SETSPR 0x270 0x10000000 0xFFFFFFFF
// Valid, protect against invalidation, global entry, size=1MB
SETSPR 0x271 0xC0000500 0xFFFFFFFF
// effective page number FFF00000, I,G
SETSPR 0x272 0xFFF0000A 0xFFFFFFFF
// real page FFF00000, UX,SX,UW,SW,UR,SR
SETSPR 0x273 0xFFF0003F 0xFFFFFFFF
// execute TLB write instruction
EXECOPCODE 0x7C0007A4

// programm internal Flash, no cache because of flash
// TLB 1, entry 1
SETSPR 0x270 0x10010000 0xFFFFFFFF
// Valid, protect against invalidation, global entry, size=256MB
SETSPR 0x271 0xC0000900 0xFFFFFFFF
// effective page number 00000000
SETSPR 0x272 0x08 0xFFFFFFFF
// real page 00000000, UX,SX,UW,SW,UR,SR
SETSPR 0x273 0x3F 0xFFFFFFFF
// execute TLB write instruction
EXECOPCODE 0x7C0007A4

// programm external memory
// TLB 1, entry 2
SETSPR 0x270 0x10020000 0xFFFFFFFF
// Valid, protect against invalidation, global entry, size=256MB
SETSPR 0x271 0xC0000900 0xFFFFFFFF
// effective page number 20000000
SETSPR 0x272 0x20000008 0xFFFFFFFF
// real page 20000000, UX,SX,UW,SW,UR,SR
SETSPR 0x273 0x2000003F 0xFFFFFFFF
// execute TLB write instruction
EXECOPCODE 0x7C0007A4

// programm internal SRAM
// TLB 1, entry 3
SETSPR 0x270 0x10030000 0xFFFFFFFF
// Valid, protect against invalidation, global entry, size=1MB
SETSPR 0x271 0xC0000500 0xFFFFFFFF
// effective page number 40000000, I
SETSPR 0x272 0x40000008 0xFFFFFFFF
// real page 0x40000008, UX,SX,UW,SW,UR,SR
SETSPR 0x273 0x4000003F 0xFFFFFFFF
// execute TLB write instruction
EXECOPCODE 0x7C0007A4

// programm peripheral B modules
// TLB 1, entry 4
SETSPR 0x270 0x10040000 0xFFFFFFFF
// Valid, protect against invalidation, global entry, size=1MB
SETSPR 0x271 0xC0000500 0xFFFFFFFF
// effective page number 0xC3F00000, I
SETSPR 0x272 0xC3F0000A 0xFFFFFFFF
// real page 0xC3F00000, UX,SX,UW,SW,UR,SR
SETSPR 0x273 0xC3F0003F 0xFFFFFFFF
// execute TLB write instruction
EXECOPCODE 0x7C0007A4

// cache invalidate
SETSPR 0x3F2 0x00000003 0x00000003
SETSPR 0x3F2 0x00000000 0x00000003

// setup IVOPR
// points to internal memory at 0x40000000
SETSPR 0x3F 0x40000000 0xFFFFFFFF

// disable watchdog
SET 0xFFF38010 0x0000C520
SET 0xFFF38010 0x0000D928
SET 0xFFF38000 0xFF00000A

// enable external osscillator, CRP CLKSRC
SET 0xFFFEC000 0x10000 0x10000

// setup clock to 80MHz
SET 0xFFFF000C 0x00000005 0xFFFFFFFF
SET 0xFFFF0008 0xF0090068 0xFFFFFFFF
WAIT 10

// Select PLL for sysclk, SIU_SYSCLK
SET 0xFFFE89A0 0x8000FFFF 0xFFFFFFFF

// SIU_ECCR 1/8 clock
SET 0xFFFE8984 0x0000100B 0xFFFFFFFF

// set Z0 core to reset
SET 0xFFFEC054 0xFFFFFFFE

// disable checkstop reset, SIU_SRCR
SET 0xFFFE8010 0x0 0xC000

// disable LVI reset, enable flash
SET 0xFFFEC070 0x0 0x40010000


[Controller0.z6.PpcJtagTargIntf.OnStart]
ExecInitCmds=0

[Controller0.z6.PpcJtagTargIntf.OnHalt]
ExecInitCmds=0

[Controller0.z6.PpcJtagTargIntf.UAD2CommDev]
MultiAccess=1

[Controller0.z6.PpcJtagTargIntf.UAD3CommDev]
MultiAccess=1

[Controller0.BAMWriteFilter]
Description=BAM WriteAccess Filter
Range0Start=0xFFFFC000
Range0Size=0x4000
Enabled=1
Handler=AccessFilter
Mode=ReadOnly

[Controller0.z0]
Protocol=PPCJTAG
Enabled=0

[Controller0.z0.PpcJtagTargIntf.UAD2CommDev]
MultiAccess=1

[Controller0.z0.PpcJtagTargIntf.UAD3CommDev]
MultiAccess=1

[Controller0.PFLASH]
Enabled=1
Driver=*Intern.MPC5668.PFLASH0.NonVle
EnableMemtoolByDefault=1

[Controller0.z6.PpcJtagTargIntf.OnStartScript]

[Controller0.z6.PpcJtagTargIntf.OnHaltScript]
