{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Full Version " "Info: Version 8.0 Build 215 05/29/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 08 21:34:43 2009 " "Info: Processing started: Wed Jul 08 21:34:43 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off countpro -c countpro --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off countpro -c countpro --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "sys_clk " "Info: Assuming node \"sys_clk\" is an undefined clock" {  } { { "countpro.v" "" { Text "F:/第四版/各版本电路设计/EP2C5T144核心板第一版/EP2C5T144核心板第一版程序/电路测试/countpro.v" 3 -1 0 } } { "d:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "sys_clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "sys_clk register count\[16\] register led\[2\]~reg0 201.73 MHz 4.957 ns Internal " "Info: Clock \"sys_clk\" has Internal fmax of 201.73 MHz between source register \"count\[16\]\" and destination register \"led\[2\]~reg0\" (period= 4.957 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.693 ns + Longest register register " "Info: + Longest register to register delay is 4.693 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count\[16\] 1 REG LCFF_X24_Y3_N7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y3_N7; Fanout = 3; REG Node = 'count\[16\]'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[16] } "NODE_NAME" } } { "countpro.v" "" { Text "F:/第四版/各版本电路设计/EP2C5T144核心板第一版/EP2C5T144核心板第一版程序/电路测试/countpro.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.570 ns) + CELL(0.614 ns) 2.184 ns Equal0~274 2 COMB LCCOMB_X19_Y6_N0 1 " "Info: 2: + IC(1.570 ns) + CELL(0.614 ns) = 2.184 ns; Loc. = LCCOMB_X19_Y6_N0; Fanout = 1; COMB Node = 'Equal0~274'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.184 ns" { count[16] Equal0~274 } "NODE_NAME" } } { "countpro.v" "" { Text "F:/第四版/各版本电路设计/EP2C5T144核心板第一版/EP2C5T144核心板第一版程序/电路测试/countpro.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.750 ns) + CELL(0.651 ns) 4.585 ns led\[2\]~5 3 COMB LCCOMB_X24_Y3_N26 1 " "Info: 3: + IC(1.750 ns) + CELL(0.651 ns) = 4.585 ns; Loc. = LCCOMB_X24_Y3_N26; Fanout = 1; COMB Node = 'led\[2\]~5'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.401 ns" { Equal0~274 led[2]~5 } "NODE_NAME" } } { "countpro.v" "" { Text "F:/第四版/各版本电路设计/EP2C5T144核心板第一版/EP2C5T144核心板第一版程序/电路测试/countpro.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.693 ns led\[2\]~reg0 4 REG LCFF_X24_Y3_N27 4 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 4.693 ns; Loc. = LCFF_X24_Y3_N27; Fanout = 4; REG Node = 'led\[2\]~reg0'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { led[2]~5 led[2]~reg0 } "NODE_NAME" } } { "countpro.v" "" { Text "F:/第四版/各版本电路设计/EP2C5T144核心板第一版/EP2C5T144核心板第一版程序/电路测试/countpro.v" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.373 ns ( 29.26 % ) " "Info: Total cell delay = 1.373 ns ( 29.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.320 ns ( 70.74 % ) " "Info: Total interconnect delay = 3.320 ns ( 70.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.693 ns" { count[16] Equal0~274 led[2]~5 led[2]~reg0 } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.693 ns" { count[16] {} Equal0~274 {} led[2]~5 {} led[2]~reg0 {} } { 0.000ns 1.570ns 1.750ns 0.000ns } { 0.000ns 0.614ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk destination 2.755 ns + Shortest register " "Info: + Shortest clock path from clock \"sys_clk\" to destination register is 2.755 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns sys_clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'sys_clk'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "countpro.v" "" { Text "F:/第四版/各版本电路设计/EP2C5T144核心板第一版/EP2C5T144核心板第一版程序/电路测试/countpro.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns sys_clk~clkctrl 2 COMB CLKCTRL_G2 27 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 27; COMB Node = 'sys_clk~clkctrl'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { sys_clk sys_clk~clkctrl } "NODE_NAME" } } { "countpro.v" "" { Text "F:/第四版/各版本电路设计/EP2C5T144核心板第一版/EP2C5T144核心板第一版程序/电路测试/countpro.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.846 ns) + CELL(0.666 ns) 2.755 ns led\[2\]~reg0 3 REG LCFF_X24_Y3_N27 4 " "Info: 3: + IC(0.846 ns) + CELL(0.666 ns) = 2.755 ns; Loc. = LCFF_X24_Y3_N27; Fanout = 4; REG Node = 'led\[2\]~reg0'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.512 ns" { sys_clk~clkctrl led[2]~reg0 } "NODE_NAME" } } { "countpro.v" "" { Text "F:/第四版/各版本电路设计/EP2C5T144核心板第一版/EP2C5T144核心板第一版程序/电路测试/countpro.v" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.10 % ) " "Info: Total cell delay = 1.766 ns ( 64.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.989 ns ( 35.90 % ) " "Info: Total interconnect delay = 0.989 ns ( 35.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.755 ns" { sys_clk sys_clk~clkctrl led[2]~reg0 } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.755 ns" { sys_clk {} sys_clk~combout {} sys_clk~clkctrl {} led[2]~reg0 {} } { 0.000ns 0.000ns 0.143ns 0.846ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk source 2.755 ns - Longest register " "Info: - Longest clock path from clock \"sys_clk\" to source register is 2.755 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns sys_clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'sys_clk'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "countpro.v" "" { Text "F:/第四版/各版本电路设计/EP2C5T144核心板第一版/EP2C5T144核心板第一版程序/电路测试/countpro.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns sys_clk~clkctrl 2 COMB CLKCTRL_G2 27 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 27; COMB Node = 'sys_clk~clkctrl'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { sys_clk sys_clk~clkctrl } "NODE_NAME" } } { "countpro.v" "" { Text "F:/第四版/各版本电路设计/EP2C5T144核心板第一版/EP2C5T144核心板第一版程序/电路测试/countpro.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.846 ns) + CELL(0.666 ns) 2.755 ns count\[16\] 3 REG LCFF_X24_Y3_N7 3 " "Info: 3: + IC(0.846 ns) + CELL(0.666 ns) = 2.755 ns; Loc. = LCFF_X24_Y3_N7; Fanout = 3; REG Node = 'count\[16\]'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.512 ns" { sys_clk~clkctrl count[16] } "NODE_NAME" } } { "countpro.v" "" { Text "F:/第四版/各版本电路设计/EP2C5T144核心板第一版/EP2C5T144核心板第一版程序/电路测试/countpro.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.10 % ) " "Info: Total cell delay = 1.766 ns ( 64.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.989 ns ( 35.90 % ) " "Info: Total interconnect delay = 0.989 ns ( 35.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.755 ns" { sys_clk sys_clk~clkctrl count[16] } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.755 ns" { sys_clk {} sys_clk~combout {} sys_clk~clkctrl {} count[16] {} } { 0.000ns 0.000ns 0.143ns 0.846ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.755 ns" { sys_clk sys_clk~clkctrl led[2]~reg0 } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.755 ns" { sys_clk {} sys_clk~combout {} sys_clk~clkctrl {} led[2]~reg0 {} } { 0.000ns 0.000ns 0.143ns 0.846ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.755 ns" { sys_clk sys_clk~clkctrl count[16] } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.755 ns" { sys_clk {} sys_clk~combout {} sys_clk~clkctrl {} count[16] {} } { 0.000ns 0.000ns 0.143ns 0.846ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "countpro.v" "" { Text "F:/第四版/各版本电路设计/EP2C5T144核心板第一版/EP2C5T144核心板第一版程序/电路测试/countpro.v" 8 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "countpro.v" "" { Text "F:/第四版/各版本电路设计/EP2C5T144核心板第一版/EP2C5T144核心板第一版程序/电路测试/countpro.v" 8 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.693 ns" { count[16] Equal0~274 led[2]~5 led[2]~reg0 } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.693 ns" { count[16] {} Equal0~274 {} led[2]~5 {} led[2]~reg0 {} } { 0.000ns 1.570ns 1.750ns 0.000ns } { 0.000ns 0.614ns 0.651ns 0.108ns } "" } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.755 ns" { sys_clk sys_clk~clkctrl led[2]~reg0 } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.755 ns" { sys_clk {} sys_clk~combout {} sys_clk~clkctrl {} led[2]~reg0 {} } { 0.000ns 0.000ns 0.143ns 0.846ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.755 ns" { sys_clk sys_clk~clkctrl count[16] } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.755 ns" { sys_clk {} sys_clk~combout {} sys_clk~clkctrl {} count[16] {} } { 0.000ns 0.000ns 0.143ns 0.846ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "sys_clk led\[0\] led\[2\]~reg0 9.800 ns register " "Info: tco from clock \"sys_clk\" to destination pin \"led\[0\]\" through register \"led\[2\]~reg0\" is 9.800 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk source 2.755 ns + Longest register " "Info: + Longest clock path from clock \"sys_clk\" to source register is 2.755 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns sys_clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'sys_clk'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "countpro.v" "" { Text "F:/第四版/各版本电路设计/EP2C5T144核心板第一版/EP2C5T144核心板第一版程序/电路测试/countpro.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns sys_clk~clkctrl 2 COMB CLKCTRL_G2 27 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 27; COMB Node = 'sys_clk~clkctrl'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { sys_clk sys_clk~clkctrl } "NODE_NAME" } } { "countpro.v" "" { Text "F:/第四版/各版本电路设计/EP2C5T144核心板第一版/EP2C5T144核心板第一版程序/电路测试/countpro.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.846 ns) + CELL(0.666 ns) 2.755 ns led\[2\]~reg0 3 REG LCFF_X24_Y3_N27 4 " "Info: 3: + IC(0.846 ns) + CELL(0.666 ns) = 2.755 ns; Loc. = LCFF_X24_Y3_N27; Fanout = 4; REG Node = 'led\[2\]~reg0'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.512 ns" { sys_clk~clkctrl led[2]~reg0 } "NODE_NAME" } } { "countpro.v" "" { Text "F:/第四版/各版本电路设计/EP2C5T144核心板第一版/EP2C5T144核心板第一版程序/电路测试/countpro.v" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.10 % ) " "Info: Total cell delay = 1.766 ns ( 64.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.989 ns ( 35.90 % ) " "Info: Total interconnect delay = 0.989 ns ( 35.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.755 ns" { sys_clk sys_clk~clkctrl led[2]~reg0 } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.755 ns" { sys_clk {} sys_clk~combout {} sys_clk~clkctrl {} led[2]~reg0 {} } { 0.000ns 0.000ns 0.143ns 0.846ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "countpro.v" "" { Text "F:/第四版/各版本电路设计/EP2C5T144核心板第一版/EP2C5T144核心板第一版程序/电路测试/countpro.v" 8 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.741 ns + Longest register pin " "Info: + Longest register to pin delay is 6.741 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns led\[2\]~reg0 1 REG LCFF_X24_Y3_N27 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y3_N27; Fanout = 4; REG Node = 'led\[2\]~reg0'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { led[2]~reg0 } "NODE_NAME" } } { "countpro.v" "" { Text "F:/第四版/各版本电路设计/EP2C5T144核心板第一版/EP2C5T144核心板第一版程序/电路测试/countpro.v" 8 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.665 ns) + CELL(3.076 ns) 6.741 ns led\[0\] 2 PIN PIN_3 0 " "Info: 2: + IC(3.665 ns) + CELL(3.076 ns) = 6.741 ns; Loc. = PIN_3; Fanout = 0; PIN Node = 'led\[0\]'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.741 ns" { led[2]~reg0 led[0] } "NODE_NAME" } } { "countpro.v" "" { Text "F:/第四版/各版本电路设计/EP2C5T144核心板第一版/EP2C5T144核心板第一版程序/电路测试/countpro.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.076 ns ( 45.63 % ) " "Info: Total cell delay = 3.076 ns ( 45.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.665 ns ( 54.37 % ) " "Info: Total interconnect delay = 3.665 ns ( 54.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.741 ns" { led[2]~reg0 led[0] } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.741 ns" { led[2]~reg0 {} led[0] {} } { 0.000ns 3.665ns } { 0.000ns 3.076ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.755 ns" { sys_clk sys_clk~clkctrl led[2]~reg0 } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.755 ns" { sys_clk {} sys_clk~combout {} sys_clk~clkctrl {} led[2]~reg0 {} } { 0.000ns 0.000ns 0.143ns 0.846ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.741 ns" { led[2]~reg0 led[0] } "NODE_NAME" } } { "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.741 ns" { led[2]~reg0 {} led[0] {} } { 0.000ns 3.665ns } { 0.000ns 3.076ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "124 " "Info: Peak virtual memory: 124 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 08 21:34:46 2009 " "Info: Processing ended: Wed Jul 08 21:34:46 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
