<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>gunzip</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>reset</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>reset</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.RESET.POLARITY">ACTIVE_HIGH</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clock</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clock</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLOCK.ASSOCIATED_RESET">reset</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLOCK.ASSOCIATED_BUSIF">M_OUT:S_IN</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M_OUT</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>io_data_out_bits_data</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>io_data_out_bits_last</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>io_data_out_valid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>io_data_out_ready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S_IN</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>io_data_in_bits</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>io_data_in_ready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>io_data_in_valid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>GunzipEngine</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>7b801943</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>GunzipEngine</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>bbf397a7</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f92e9879</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clock</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>reset</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>io_data_in_ready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>io_data_in_valid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>io_data_in_bits</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>io_data_out_ready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>io_data_out_valid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>io_data_out_bits_data</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>io_data_out_bits_last</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xdc/gunzip_ooc.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
        <spirit:userFileType>USED_IN_out_of_context</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/GunzipEngine.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_bbf397a7</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/GunzipEngine.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/gunzip_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_f92e9879</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>HW-based gunzip</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">GunzipEngine_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qvirtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexu</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>gunzip</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>13</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2018-12-18T18:56:49Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="user.org:user:GunzipEngine:1.0_ARCHIVE_LOCATION">/home/jan/FPGA/chisel/chisel-stuff/example-5-gunzip/ip_cores/gunzip</xilinx:tag>
        <xilinx:tag xilinx:name="user.org:user:gunzip:1.0_ARCHIVE_LOCATION">/home/jan/FPGA/chisel/chisel-stuff/example-5-gunzip/ip_cores/gunzip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a99c356_ARCHIVE_LOCATION">/home/jan/FPGA/chisel/chisel-stuff/example-5-gunzip/ip_cores/gunzip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@447b913c_ARCHIVE_LOCATION">/home/jan/FPGA/chisel/chisel-stuff/example-5-gunzip/ip_cores/gunzip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@693a0d18_ARCHIVE_LOCATION">/home/jan/FPGA/chisel/chisel-stuff/example-5-gunzip/ip_cores/gunzip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11865ec9_ARCHIVE_LOCATION">/home/jan/FPGA/chisel/chisel-stuff/example-5-gunzip/ip_cores/gunzip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b4f8359_ARCHIVE_LOCATION">/home/jan/FPGA/chisel/chisel-stuff/example-5-gunzip/ip_cores/gunzip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64b7aa55_ARCHIVE_LOCATION">/home/jan/FPGA/chisel/chisel-stuff/example-5-gunzip/ip_cores/gunzip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@476eb110_ARCHIVE_LOCATION">/home/jan/FPGA/chisel/chisel-stuff/example-5-gunzip/ip_cores/gunzip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a5678ac_ARCHIVE_LOCATION">/home/jan/FPGA/chisel/chisel-stuff/example-5-gunzip/ip_cores/gunzip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78af58a_ARCHIVE_LOCATION">/home/jan/FPGA/chisel/chisel-stuff/example-5-gunzip/ip_cores/gunzip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30a0c938_ARCHIVE_LOCATION">/home/jan/FPGA/chisel/chisel-stuff/example-5-gunzip/ip_cores/gunzip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ee690dc_ARCHIVE_LOCATION">/home/jan/FPGA/chisel/chisel-stuff/example-5-gunzip/ip_cores/gunzip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@485ae368_ARCHIVE_LOCATION">/home/jan/FPGA/chisel/chisel-stuff/example-5-gunzip/ip_cores/gunzip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fe98be2_ARCHIVE_LOCATION">/home/jan/FPGA/chisel/chisel-stuff/example-5-gunzip/ip_cores/gunzip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67799c0_ARCHIVE_LOCATION">/home/jan/FPGA/chisel/chisel-stuff/example-5-gunzip/ip_cores/gunzip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17d1103e_ARCHIVE_LOCATION">/home/jan/FPGA/chisel/chisel-stuff/example-5-gunzip/ip_cores/gunzip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12244bc5_ARCHIVE_LOCATION">/home/jan/FPGA/chisel/chisel-stuff/example-5-gunzip/ip_cores/gunzip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d52758a_ARCHIVE_LOCATION">/home/jan/FPGA/chisel/chisel-stuff/example-5-gunzip/ip_cores/gunzip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5694446e_ARCHIVE_LOCATION">/home/jan/FPGA/chisel/chisel-stuff/example-5-gunzip/ip_cores/gunzip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61e5d999_ARCHIVE_LOCATION">/home/jan/FPGA/chisel/chisel-stuff/example-5-gunzip/ip_cores/gunzip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a35ddfd_ARCHIVE_LOCATION">/home/jan/FPGA/chisel/chisel-stuff/example-5-gunzip/ip_cores/gunzip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cdf057a_ARCHIVE_LOCATION">/home/jan/FPGA/chisel/chisel-stuff/example-5-gunzip/ip_cores/gunzip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@550e0465_ARCHIVE_LOCATION">/home/jan/FPGA/chisel/chisel-stuff/example-5-gunzip/ip_cores/gunzip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32b38090_ARCHIVE_LOCATION">/home/jan/FPGA/chisel/chisel-stuff/example-5-gunzip/ip_cores/gunzip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@482e5c57_ARCHIVE_LOCATION">/home/jan/FPGA/chisel/chisel-stuff/example-5-gunzip/ip_cores/gunzip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@621fa2ab_ARCHIVE_LOCATION">/home/jan/FPGA/chisel/chisel-stuff/example-5-gunzip/ip_cores/gunzip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d0455fc_ARCHIVE_LOCATION">/home/jan/FPGA/chisel/chisel-stuff/example-5-gunzip/ip_cores/gunzip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c71e62b_ARCHIVE_LOCATION">/home/jan/FPGA/chisel/chisel-stuff/example-5-gunzip/ip_cores/gunzip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ef1a4f6_ARCHIVE_LOCATION">/home/jan/FPGA/chisel/chisel-stuff/example-5-gunzip/ip_cores/gunzip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fd0a918_ARCHIVE_LOCATION">/home/jan/FPGA/chisel/chisel-stuff/example-5-gunzip/ip_cores/gunzip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@496a64b1_ARCHIVE_LOCATION">/home/jan/FPGA/chisel/chisel-stuff/example-5-gunzip/ip_cores/gunzip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@727099b7_ARCHIVE_LOCATION">/home/jan/FPGA/chisel/chisel-stuff/example-5-gunzip/ip_cores/gunzip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@598cb642_ARCHIVE_LOCATION">/home/jan/FPGA/chisel/chisel-stuff/example-5-gunzip/ip_cores/gunzip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a619a7_ARCHIVE_LOCATION">/home/jan/FPGA/chisel/chisel-stuff/example-5-gunzip/ip_cores/gunzip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c10446b_ARCHIVE_LOCATION">/home/jan/FPGA/chisel/chisel-stuff/example-5-gunzip/ip_cores/gunzip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@469af977_ARCHIVE_LOCATION">/home/jan/FPGA/chisel/chisel-stuff/example-5-gunzip/ip_cores/gunzip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a28705f_ARCHIVE_LOCATION">/home/jan/FPGA/chisel/chisel-stuff/example-5-gunzip/ip_cores/gunzip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bc73578_ARCHIVE_LOCATION">/home/jan/FPGA/chisel/chisel-stuff/example-5-gunzip/ip_cores/gunzip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a0be43d_ARCHIVE_LOCATION">/home/jan/FPGA/chisel/chisel-stuff/example-5-gunzip/ip_cores/gunzip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e045117_ARCHIVE_LOCATION">/home/jan/FPGA/chisel/chisel-stuff/example-5-gunzip/ip_cores/gunzip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48676ec4_ARCHIVE_LOCATION">/home/jan/FPGA/chisel/chisel-stuff/example-5-gunzip/ip_cores/gunzip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30ae7cd5_ARCHIVE_LOCATION">/home/jan/FPGA/chisel/chisel-stuff/example-5-gunzip/ip_cores/gunzip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4da39e9f_ARCHIVE_LOCATION">/home/jan/FPGA/chisel/chisel-stuff/example-5-gunzip/ip_cores/gunzip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f2d4efa_ARCHIVE_LOCATION">/home/jan/FPGA/chisel/chisel-stuff/example-5-gunzip/ip_cores/gunzip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fb17815_ARCHIVE_LOCATION">/home/jan/FPGA/chisel/chisel-stuff/example-5-gunzip/ip_cores/gunzip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c00067c_ARCHIVE_LOCATION">/home/jan/FPGA/chisel/chisel-stuff/example-5-gunzip/ip_cores/gunzip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@162ac784_ARCHIVE_LOCATION">/home/jan/FPGA/chisel/chisel-stuff/example-5-gunzip/ip_cores/gunzip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@725cebdf_ARCHIVE_LOCATION">/home/jan/FPGA/chisel/chisel-stuff/example-5-gunzip/ip_cores/gunzip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26717f16_ARCHIVE_LOCATION">/home/jan/FPGA/chisel/chisel-stuff/example-5-gunzip/ip_cores/gunzip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@361bb49c_ARCHIVE_LOCATION">/home/jan/FPGA/chisel/chisel-stuff/example-5-gunzip/ip_cores/gunzip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@479db28c_ARCHIVE_LOCATION">/home/jan/FPGA/chisel/chisel-stuff/example-5-gunzip/ip_cores/gunzip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c1b1602_ARCHIVE_LOCATION">/home/jan/FPGA/chisel/chisel-stuff/example-5-gunzip/ip_cores/gunzip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4066bb15_ARCHIVE_LOCATION">/home/jan/FPGA/chisel/chisel-stuff/example-5-gunzip/ip_cores/gunzip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72651883_ARCHIVE_LOCATION">/home/jan/FPGA/chisel/chisel-stuff/example-5-gunzip/ip_cores/gunzip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15f3e260_ARCHIVE_LOCATION">/home/jan/FPGA/chisel/chisel-stuff/example-5-gunzip/ip_cores/gunzip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16c2d211_ARCHIVE_LOCATION">/home/jan/FPGA/chisel/chisel-stuff/example-5-gunzip/ip_cores/gunzip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6033600f_ARCHIVE_LOCATION">/home/jan/FPGA/chisel/chisel-stuff/example-5-gunzip/ip_cores/gunzip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ce42bed_ARCHIVE_LOCATION">/home/jan/FPGA/chisel/chisel-stuff/example-5-gunzip/ip_cores/gunzip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44382ab4_ARCHIVE_LOCATION">/home/jan/FPGA/chisel/chisel-stuff/example-5-gunzip/ip_cores/gunzip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b3a4fc8_ARCHIVE_LOCATION">/home/jan/FPGA/chisel/chisel-stuff/example-5-gunzip/ip_cores/gunzip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7797433b_ARCHIVE_LOCATION">/home/jan/FPGA/chisel/chisel-stuff/example-5-gunzip/ip_cores/gunzip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2afa976c_ARCHIVE_LOCATION">/home/jan/FPGA/chisel/chisel-stuff/example-5-gunzip/ip_cores/gunzip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a3a108a_ARCHIVE_LOCATION">/home/jan/FPGA/chisel/chisel-stuff/example-5-gunzip/ip_cores/gunzip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f5cbd1c_ARCHIVE_LOCATION">/home/jan/FPGA/chisel/chisel-stuff/example-5-gunzip/ip_cores/gunzip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b36a13d_ARCHIVE_LOCATION">/home/jan/FPGA/chisel/chisel-stuff/example-5-gunzip/ip_cores/gunzip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@531a386_ARCHIVE_LOCATION">/home/jan/FPGA/chisel/chisel-stuff/example-5-gunzip/ip_cores/gunzip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26082843_ARCHIVE_LOCATION">/home/jan/FPGA/chisel/chisel-stuff/example-5-gunzip/ip_cores/gunzip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f496295_ARCHIVE_LOCATION">/home/jan/FPGA/chisel/chisel-stuff/example-5-gunzip/ip_cores/gunzip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ded3042_ARCHIVE_LOCATION">/home/jan/FPGA/chisel/chisel-stuff/example-5-gunzip/ip_cores/gunzip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@254bcfbc_ARCHIVE_LOCATION">/home/jan/FPGA/chisel/chisel-stuff/example-5-gunzip/ip_cores/gunzip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a4179ea_ARCHIVE_LOCATION">/home/jan/FPGA/chisel/chisel-stuff/example-5-gunzip/ip_cores/gunzip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50518575_ARCHIVE_LOCATION">/home/jan/FPGA/chisel/chisel-stuff/example-5-gunzip/ip_cores/gunzip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e76bf7a_ARCHIVE_LOCATION">/home/jan/FPGA/chisel/chisel-stuff/example-5-gunzip/ip_cores/gunzip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b5e156a_ARCHIVE_LOCATION">/home/jan/FPGA/chisel/chisel-stuff/example-5-gunzip/ip_cores/gunzip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12459e90_ARCHIVE_LOCATION">/home/jan/FPGA/chisel/chisel-stuff/example-5-gunzip/ip_cores/gunzip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dc9d6b6_ARCHIVE_LOCATION">/home/jan/FPGA/chisel/chisel-stuff/example-5-gunzip/ip_cores/gunzip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4643d0e4_ARCHIVE_LOCATION">/home/jan/FPGA/chisel/chisel-stuff/example-5-gunzip/ip_cores/gunzip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@330b6f94_ARCHIVE_LOCATION">/home/jan/FPGA/chisel/chisel-stuff/example-5-gunzip/ip_cores/gunzip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d0a0ff5_ARCHIVE_LOCATION">/home/jan/FPGA/chisel/chisel-stuff/example-5-gunzip/ip_cores/gunzip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15c5a203_ARCHIVE_LOCATION">/home/jan/FPGA/chisel/chisel-stuff/example-5-gunzip/ip_cores/gunzip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@220fd4d0_ARCHIVE_LOCATION">/home/jan/FPGA/chisel/chisel-stuff/example-5-gunzip/ip_cores/gunzip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50c24c72_ARCHIVE_LOCATION">/home/jan/FPGA/chisel/chisel-stuff/example-5-gunzip/ip_cores/gunzip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60b99e28_ARCHIVE_LOCATION">/home/jan/FPGA/chisel/chisel-stuff/example-5-gunzip/ip_cores/gunzip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1618b2a7_ARCHIVE_LOCATION">/home/jan/FPGA/chisel/chisel-stuff/example-5-gunzip/ip_cores/gunzip</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="a542e957"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="f3f8dd32"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="6c793b2a"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="6bf95263"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
