 
****************************************
Report : area
Design : mtvec_reg
Version: T-2022.03-SP4
Date   : Sat Aug 30 03:27:47 2025
****************************************

Information: Updating design information... (UID-85)
Library(s) Used:

    lsi_10k (File: /home1/BRN49/RuthvikBJ/VLSI_RN/projects/RISC-V/lib/lsi_10k.db)

Number of ports:                          116
Number of nets:                           289
Number of cells:                          221
Number of combinational cells:            188
Number of sequential cells:                32
Number of macros/black boxes:               0
Number of buf/inv:                         12
Number of references:                      12

Combinational area:                234.000000
Buf/Inv area:                       12.000000
Noncombinational area:             224.000000
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                   458.000000
Total area:                 undefined
1
