<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable
   filter="niosII.clk OR niosII.ram_clk OR sys_pll.c0 OR sys_pll.c1"
   showClockDomains="1"
   showResetDomains="0">
  <columns>
   <connections preferredWidth="239" />
   <irq preferredWidth="34" />
   <export preferredWidth="189" />
  </columns>
 </systemtable>
 <library expandedCategories="Library,Project" />
 <window width="1456" height="876" x="-8" y="-8" />
 <generation greybox="1" path="_PROJECT_NAME_" />
 <hdlexample language="VERILOG" />
</preferences>
