INFO: [VRFC 10-163] Analyzing VHDL file "F:/projektde1/project_final/project_final.srcs/sim_1/new/tb_driver_7seg_8digits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_driver_7seg_8digits'
