{"vcs1":{"timestamp_begin":1695192120.712688750, "rt":0.57, "ut":0.26, "st":0.22}}
{"vcselab":{"timestamp_begin":1695192121.365240339, "rt":0.86, "ut":0.56, "st":0.23}}
{"link":{"timestamp_begin":1695192122.279718666, "rt":0.45, "ut":0.16, "st":0.29}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1695192119.884837542}
{"VCS_COMP_START_TIME": 1695192119.884837542}
{"VCS_COMP_END_TIME": 1695192123.604990387}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -debug -R hw3prob12.sv"}
{"vcs1": {"peak_mem": 337908}}
{"stitch_vcselab": {"peak_mem": 238972}}
