// Seed: 2710838629
module module_0 (
    input logic id_1,
    input logic id_2,
    input id_3,
    input reg id_4,
    output id_5
);
  logic id_6 = 1'b0;
  type_11(
      id_5, !id_2, 1, id_3
  );
  assign id_5 = 1 || 1 || id_1 || 1 ^ 1 || id_5 ? 1'h0 : 1;
  always @(posedge !id_2 or {
    id_6,
    1'h0
  })
    if (id_3) id_5 <= id_4;
    else begin
      if (id_5) id_4 <= id_5;
    end
endmodule
