// Seed: 1557102687
module module_0;
endmodule
module module_1 (
    input tri1 id_0,
    input tri0 id_1,
    input wand id_2,
    input uwire id_3,
    output wand id_4
    , id_12,
    input uwire id_5,
    output tri id_6,
    input supply1 id_7,
    output logic id_8#((1'h0)),
    input tri id_9,
    input uwire id_10
);
  initial id_8 = 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input wire id_0
);
  wand id_2 = -1 ? +1 : {id_0, 1} && -1 && -1;
  module_0 modCall_1 ();
  parameter id_3 = {1{1}};
  wire id_4;
  assign id_2 = 1;
endmodule
