{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 15 19:11:48 2015 " "Info: Processing started: Wed Apr 15 19:11:48 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off small8 -c small8 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off small8 -c small8" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_s8.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alu_s8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_s8-BHV " "Info: Found design unit 1: alu_s8-BHV" {  } { { "alu_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/alu_s8.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 alu_s8 " "Info: Found entity 1: alu_s8" {  } { { "alu_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/alu_s8.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "internalarch_s8.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file internalarch_s8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 internalArch_s8-STR " "Info: Found design unit 1: internalArch_s8-STR" {  } { { "internalArch_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/internalArch_s8.vhd" 49 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 internalArch_s8 " "Info: Found entity 1: internalArch_s8" {  } { { "internalArch_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/internalArch_s8.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file tristate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tristate-BHV " "Info: Found design unit 1: tristate-BHV" {  } { { "tristate.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/tristate.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Info: Found entity 1: tristate" {  } { { "tristate.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/tristate.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_9source.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file bus_9source.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_9source-STR " "Info: Found design unit 1: bus_9source-STR" {  } { { "bus_9source.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/bus_9source.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bus_9source " "Info: Found entity 1: bus_9source" {  } { { "bus_9source.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/bus_9source.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_s8.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg_s8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_s8-BHV " "Info: Found design unit 1: reg_s8-BHV" {  } { { "reg_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/reg_s8.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reg_s8 " "Info: Found entity 1: reg_s8" {  } { { "reg_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/reg_s8.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG-bhv " "Info: Found design unit 1: REG-bhv" {  } { { "reg.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/reg.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 REG " "Info: Found entity 1: REG" {  } { { "reg.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/reg.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "externalarch_s8.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file externalarch_s8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 externalArch_s8-BHV " "Info: Found design unit 1: externalArch_s8-BHV" {  } { { "externalArch_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/externalArch_s8.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 externalArch_s8 " "Info: Found entity 1: externalArch_s8" {  } { { "externalArch_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/externalArch_s8.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_10source.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file bus_10source.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_10source-STR " "Info: Found design unit 1: bus_10source-STR" {  } { { "bus_10source.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/bus_10source.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bus_10source " "Info: Found entity 1: bus_10source" {  } { { "bus_10source.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/bus_10source.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_16source.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file bus_16source.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_16source-STR " "Info: Found design unit 1: bus_16source-STR" {  } { { "bus_16source.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/bus_16source.vhd" 28 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bus_16source " "Info: Found entity 1: bus_16source" {  } { { "bus_16source.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/bus_16source.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4x1-BHV " "Info: Found design unit 1: mux4x1-BHV" {  } { { "mux4x1.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/mux4x1.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux4x1 " "Info: Found entity 1: mux4x1" {  } { { "mux4x1.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/mux4x1.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inc_decblk.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file inc_decblk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inc_decBlk-case_statement " "Info: Found design unit 1: inc_decBlk-case_statement" {  } { { "inc_decBlk.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/inc_decBlk.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 inc_decBlk " "Info: Found entity 1: inc_decBlk" {  } { { "inc_decBlk.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/inc_decBlk.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Info: Found design unit 1: ram-SYN" {  } { { "ram.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ram.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Info: Found entity 1: ram" {  } { { "ram.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ram.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1-BHV " "Info: Found design unit 1: mux2x1-BHV" {  } { { "mux2x1.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/mux2x1.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Info: Found entity 1: mux2x1" {  } { { "mux2x1.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/mux2x1.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constants_lib_s8.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file constants_lib_s8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 constants_lib " "Info: Found design unit 1: constants_lib" {  } { { "constants_lib_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/constants_lib_s8.vhd" 4 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regwidth_s8.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regwidth_s8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regWidth_s8-BHV " "Info: Found design unit 1: regWidth_s8-BHV" {  } { { "regWidth_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/regWidth_s8.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 regWidth_s8 " "Info: Found entity 1: regWidth_s8" {  } { { "regWidth_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/regWidth_s8.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level_s8.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file top_level_s8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level_s8-STR " "Info: Found design unit 1: top_level_s8-STR" {  } { { "top_level_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/top_level_s8.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 top_level_s8 " "Info: Found entity 1: top_level_s8" {  } { { "top_level_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/top_level_s8.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder7seg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file decoder7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder7seg-decoder_case " "Info: Found design unit 1: decoder7seg-decoder_case" {  } { { "decoder7seg.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/decoder7seg.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 decoder7seg " "Info: Found entity 1: decoder7seg" {  } { { "decoder7seg.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/decoder7seg.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl_s8.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ctrl_s8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ctrl_s8-BHV " "Info: Found design unit 1: ctrl_s8-BHV" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ctrl_s8 " "Info: Found entity 1: ctrl_s8" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_s8.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file decoder_s8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_s8-BHV " "Info: Found design unit 1: decoder_s8-BHV" {  } { { "decoder_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/decoder_s8.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 decoder_s8 " "Info: Found entity 1: decoder_s8" {  } { { "decoder_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/decoder_s8.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level_s8 " "Info: Elaborating entity \"top_level_s8\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "internalArch_s8 internalArch_s8:U_inArch " "Info: Elaborating entity \"internalArch_s8\" for hierarchy \"internalArch_s8:U_inArch\"" {  } { { "top_level_s8.vhd" "U_inArch" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/top_level_s8.vhd" 89 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_s8 internalArch_s8:U_inArch\|alu_s8:U_ALU " "Info: Elaborating entity \"alu_s8\" for hierarchy \"internalArch_s8:U_inArch\|alu_s8:U_ALU\"" {  } { { "internalArch_s8.vhd" "U_ALU" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/internalArch_s8.vhd" 83 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output_us alu_s8.vhd(36) " "Warning (10631): VHDL Process Statement warning at alu_s8.vhd(36): inferring latch(es) for signal or variable \"output_us\", which holds its previous value in one or more paths through the process" {  } { { "alu_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/alu_s8.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_us\[0\] alu_s8.vhd(36) " "Info (10041): Inferred latch for \"output_us\[0\]\" at alu_s8.vhd(36)" {  } { { "alu_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/alu_s8.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_us\[1\] alu_s8.vhd(36) " "Info (10041): Inferred latch for \"output_us\[1\]\" at alu_s8.vhd(36)" {  } { { "alu_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/alu_s8.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_us\[2\] alu_s8.vhd(36) " "Info (10041): Inferred latch for \"output_us\[2\]\" at alu_s8.vhd(36)" {  } { { "alu_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/alu_s8.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_us\[3\] alu_s8.vhd(36) " "Info (10041): Inferred latch for \"output_us\[3\]\" at alu_s8.vhd(36)" {  } { { "alu_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/alu_s8.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_us\[4\] alu_s8.vhd(36) " "Info (10041): Inferred latch for \"output_us\[4\]\" at alu_s8.vhd(36)" {  } { { "alu_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/alu_s8.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_us\[5\] alu_s8.vhd(36) " "Info (10041): Inferred latch for \"output_us\[5\]\" at alu_s8.vhd(36)" {  } { { "alu_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/alu_s8.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_us\[6\] alu_s8.vhd(36) " "Info (10041): Inferred latch for \"output_us\[6\]\" at alu_s8.vhd(36)" {  } { { "alu_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/alu_s8.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_us\[7\] alu_s8.vhd(36) " "Info (10041): Inferred latch for \"output_us\[7\]\" at alu_s8.vhd(36)" {  } { { "alu_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/alu_s8.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 internalArch_s8:U_inArch\|mux2x1:ALU_MUX " "Info: Elaborating entity \"mux2x1\" for hierarchy \"internalArch_s8:U_inArch\|mux2x1:ALU_MUX\"" {  } { { "internalArch_s8.vhd" "ALU_MUX" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/internalArch_s8.vhd" 99 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_16source internalArch_s8:U_inArch\|bus_16source:U_BUS " "Info: Elaborating entity \"bus_16source\" for hierarchy \"internalArch_s8:U_inArch\|bus_16source:U_BUS\"" {  } { { "internalArch_s8.vhd" "U_BUS" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/internalArch_s8.vhd" 107 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate internalArch_s8:U_inArch\|bus_16source:U_BUS\|tristate:U_TS0 " "Info: Elaborating entity \"tristate\" for hierarchy \"internalArch_s8:U_inArch\|bus_16source:U_BUS\|tristate:U_TS0\"" {  } { { "bus_16source.vhd" "U_TS0" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/bus_16source.vhd" 32 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_s8 internalArch_s8:U_inArch\|reg_s8:C_FLG " "Info: Elaborating entity \"reg_s8\" for hierarchy \"internalArch_s8:U_inArch\|reg_s8:C_FLG\"" {  } { { "internalArch_s8.vhd" "C_FLG" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/internalArch_s8.vhd" 137 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG internalArch_s8:U_inArch\|REG:ALU_r " "Info: Elaborating entity \"REG\" for hierarchy \"internalArch_s8:U_inArch\|REG:ALU_r\"" {  } { { "internalArch_s8.vhd" "ALU_r" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/internalArch_s8.vhd" 185 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regWidth_s8 internalArch_s8:U_inArch\|regWidth_s8:IR " "Info: Elaborating entity \"regWidth_s8\" for hierarchy \"internalArch_s8:U_inArch\|regWidth_s8:IR\"" {  } { { "internalArch_s8.vhd" "IR" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/internalArch_s8.vhd" 198 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x1 internalArch_s8:U_inArch\|mux4x1:PC_muxHi " "Info: Elaborating entity \"mux4x1\" for hierarchy \"internalArch_s8:U_inArch\|mux4x1:PC_muxHi\"" {  } { { "internalArch_s8.vhd" "PC_muxHi" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/internalArch_s8.vhd" 376 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x1 internalArch_s8:U_inArch\|mux4x1:ADDR_MUX " "Info: Elaborating entity \"mux4x1\" for hierarchy \"internalArch_s8:U_inArch\|mux4x1:ADDR_MUX\"" {  } { { "internalArch_s8.vhd" "ADDR_MUX" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/internalArch_s8.vhd" 432 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inc_decBlk internalArch_s8:U_inArch\|inc_decBlk:INC_DEC " "Info: Elaborating entity \"inc_decBlk\" for hierarchy \"internalArch_s8:U_inArch\|inc_decBlk:INC_DEC\"" {  } { { "internalArch_s8.vhd" "INC_DEC" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/internalArch_s8.vhd" 466 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "externalArch_s8 externalArch_s8:U_extARCH " "Info: Elaborating entity \"externalArch_s8\" for hierarchy \"externalArch_s8:U_extARCH\"" {  } { { "top_level_s8.vhd" "U_extARCH" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/top_level_s8.vhd" 137 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl_s8 ctrl_s8:U_CTRL " "Info: Elaborating entity \"ctrl_s8\" for hierarchy \"ctrl_s8:U_CTRL\"" {  } { { "top_level_s8.vhd" "U_CTRL" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/top_level_s8.vhd" 148 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "writeEnable ctrl_s8.vhd(99) " "Warning (10631): VHDL Process Statement warning at ctrl_s8.vhd(99): inferring latch(es) for signal or variable \"writeEnable\", which holds its previous value in one or more paths through the process" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "save ctrl_s8.vhd(99) " "Warning (10631): VHDL Process Statement warning at ctrl_s8.vhd(99): inferring latch(es) for signal or variable \"save\", which holds its previous value in one or more paths through the process" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "addrSel ctrl_s8.vhd(99) " "Warning (10631): VHDL Process Statement warning at ctrl_s8.vhd(99): inferring latch(es) for signal or variable \"addrSel\", which holds its previous value in one or more paths through the process" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrSel\[0\] ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"addrSel\[0\]\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrSel\[1\] ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"addrSel\[1\]\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.empty ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.empty\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.Inc3 ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.Inc3\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.Inc2 ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.Inc2\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.Inc1 ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.Inc1\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.catch_exeception ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.catch_exeception\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.SP_INC ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.SP_INC\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.SP_DEC ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.SP_DEC\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.RET9 ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.RET9\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.RET8 ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.RET8\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.RET7 ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.RET7\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.RET6 ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.RET6\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.RET5 ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.RET5\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.RET4 ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.RET4\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.RET3 ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.RET3\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.RET2 ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.RET2\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.RET1 ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.RET1\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.RET0 ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.RET0\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.CallE ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.CallE\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.CallD ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.CallD\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.CallC ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.CallC\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.CallB ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.CallB\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.CallA ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.CallA\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.Call9 ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.Call9\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.Call8 ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.Call8\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.Call7 ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.Call7\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.Call6 ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.Call6\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.Call5 ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.Call5\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.Call4 ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.Call4\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.Call3 ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.Call3\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.Call2 ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.Call2\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.Call1 ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.Call1\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.Call0 ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.Call0\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.takeBranch8 ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.takeBranch8\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.takeBranch7 ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.takeBranch7\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.takeBranch6 ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.takeBranch6\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.takeBranch5 ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.takeBranch5\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.takeBranch4 ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.takeBranch4\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.takeBranch3 ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.takeBranch3\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.takeBranch2 ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.takeBranch2\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.takeBranch1 ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.takeBranch1\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.takeBranch0 ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.takeBranch0\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.Branch ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.Branch\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.DECX ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.DECX\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.INCX ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.INCX\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.DECA2 ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.DECA2\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.DECA1 ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.DECA1\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.DECA0 ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.DECA0\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.SETC2 ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.SETC2\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.SETC1 ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.SETC1\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.SETC0 ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.SETC0\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.CLRC2 ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.CLRC2\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.CLRC1 ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.CLRC1\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.CLRC0 ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.CLRC0\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.ADCR2 ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.ADCR2\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.ADCR1 ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.ADCR1\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.ADCR0 ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.ADCR0\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.RORC2 ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.RORC2\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.RORC1 ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.RORC1\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.RORC0 ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.RORC0\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.ROLC2 ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.ROLC2\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.ROLC1 ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.ROLC1\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.ROLC0 ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.ROLC0\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.OR2 ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.OR2\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.OR1 ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.OR1\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.OR0 ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.OR0\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.AND2 ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.AND2\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.AND1 ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.AND1\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.AND0 ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.AND0\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.MOVDA0 ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.MOVDA0\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.MOVAD0 ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.MOVAD0\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.STAA9 ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.STAA9\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.STAA8 ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.STAA8\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.STAA7 ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.STAA7\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.STAA6 ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.STAA6\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.STAA5 ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.STAA5\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.STAA4 ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.STAA4\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.STAA3 ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.STAA3\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.STAA2 ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.STAA2\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.STAA1 ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.STAA1\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.STAA0 ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.STAA0\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.LDSI8 ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.LDSI8\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.LDSI7 ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.LDSI7\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.LDSI6 ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.LDSI6\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.LDSI5 ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.LDSI5\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.LDSI4 ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.LDSI4\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.LDSI3 ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.LDSI3\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.LDSI2 ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.LDSI2\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.LDSI1 ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.LDSI1\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.LDSI0 ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.LDSI0\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.LDXI9 ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.LDXI9\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.LDXI8 ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.LDXI8\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.LDXI7 ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.LDXI7\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.LDXI6 ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.LDXI6\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.LDXI5 ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.LDXI5\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.LDXI4 ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.LDXI4\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.LDXI3 ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.LDXI3\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.LDXI2 ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.LDXI2\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.LDXI1 ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.LDXI1\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.LDXI0 ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.LDXI0\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.LDAI4 ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.LDAI4\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.LDAI3 ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.LDAI3\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.LDAI2 ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.LDAI2\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.LDAI1 ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.LDAI1\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.LDAI0 ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.LDAI0\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.LDAA9_X ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.LDAA9_X\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.LDAA8_X ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.LDAA8_X\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.LDAA7_X ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.LDAA7_X\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.LDAA6_X ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.LDAA6_X\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.LDAA5_X ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.LDAA5_X\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.LDAA4_X ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.LDAA4_X\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.LDAA3_X ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.LDAA3_X\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.LDAA2_X ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.LDAA2_X\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.LDAA1_X ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.LDAA1_X\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.LDAA0_X ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.LDAA0_X\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.LDAAA ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.LDAAA\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.LDAA9 ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.LDAA9\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.LDAA8 ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.LDAA8\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.LDAA7 ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.LDAA7\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.LDAA6 ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.LDAA6\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.LDAA5 ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.LDAA5\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.LDAA4 ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.LDAA4\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.LDAA3 ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.LDAA3\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.LDAA2 ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.LDAA2\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.LDAA1 ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.LDAA1\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.LDAA0 ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.LDAA0\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.op_decode ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.op_decode\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.op_fetch_latch ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.op_fetch_latch\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.op_fetch_write ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.op_fetch_write\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.op_Fetch_Init ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.op_Fetch_Init\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.initialize ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.initialize\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "save.Reset ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"save.Reset\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeEnable\[0\] ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"writeEnable\[0\]\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeEnable\[1\] ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"writeEnable\[1\]\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeEnable\[2\] ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"writeEnable\[2\]\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeEnable\[3\] ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"writeEnable\[3\]\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeEnable\[4\] ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"writeEnable\[4\]\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeEnable\[5\] ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"writeEnable\[5\]\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeEnable\[6\] ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"writeEnable\[6\]\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeEnable\[7\] ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"writeEnable\[7\]\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeEnable\[8\] ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"writeEnable\[8\]\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeEnable\[9\] ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"writeEnable\[9\]\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeEnable\[10\] ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"writeEnable\[10\]\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeEnable\[11\] ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"writeEnable\[11\]\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeEnable\[12\] ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"writeEnable\[12\]\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeEnable\[13\] ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"writeEnable\[13\]\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeEnable\[14\] ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"writeEnable\[14\]\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeEnable\[15\] ctrl_s8.vhd(99) " "Info (10041): Inferred latch for \"writeEnable\[15\]\" at ctrl_s8.vhd(99)" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:U_RAM " "Info: Elaborating entity \"ram\" for hierarchy \"ram:U_RAM\"" {  } { { "top_level_s8.vhd" "U_RAM" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/top_level_s8.vhd" 194 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram:U_RAM\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"ram:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "ram.vhd" "altsyncram_component" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ram.vhd" 90 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:U_RAM\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"ram:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "ram.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ram.vhd" 90 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:U_RAM\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"ram:U_RAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file //vmware-host/Shared Folders/hmiles23/Downloads/Small8TestPackage/mult.mif " "Info: Parameter \"init_file\" = \"//vmware-host/Shared Folders/hmiles23/Downloads/Small8TestPackage/mult.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Info: Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info: Parameter \"width_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ram.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ram.vhd" 90 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p6o1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_p6o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p6o1 " "Info: Found entity 1: altsyncram_p6o1" {  } { { "db/altsyncram_p6o1.tdf" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/db/altsyncram_p6o1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p6o1 ram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_p6o1:auto_generated " "Info: Elaborating entity \"altsyncram_p6o1\" for hierarchy \"ram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_p6o1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_s8 decoder_s8:U_DEC " "Info: Elaborating entity \"decoder_s8\" for hierarchy \"decoder_s8:U_DEC\"" {  } { { "top_level_s8.vhd" "U_DEC" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/top_level_s8.vhd" 252 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder7seg decoder7seg:U_LED3 " "Info: Elaborating entity \"decoder7seg\" for hierarchy \"decoder7seg:U_LED3\"" {  } { { "top_level_s8.vhd" "U_LED3" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/top_level_s8.vhd" 267 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"internalArch_s8:U_inArch\|bus_16source:U_BUS\|output\[7\]\" " "Warning: Converted tri-state node \"internalArch_s8:U_inArch\|bus_16source:U_BUS\|output\[7\]\" into a selector" {  } { { "mux2x1.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/mux2x1.vhd" 11 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"internalArch_s8:U_inArch\|bus_16source:U_BUS\|output\[6\]\" " "Warning: Converted tri-state node \"internalArch_s8:U_inArch\|bus_16source:U_BUS\|output\[6\]\" into a selector" {  } { { "mux2x1.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/mux2x1.vhd" 11 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"internalArch_s8:U_inArch\|bus_16source:U_BUS\|output\[5\]\" " "Warning: Converted tri-state node \"internalArch_s8:U_inArch\|bus_16source:U_BUS\|output\[5\]\" into a selector" {  } { { "mux2x1.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/mux2x1.vhd" 11 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"internalArch_s8:U_inArch\|bus_16source:U_BUS\|output\[4\]\" " "Warning: Converted tri-state node \"internalArch_s8:U_inArch\|bus_16source:U_BUS\|output\[4\]\" into a selector" {  } { { "mux2x1.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/mux2x1.vhd" 11 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"internalArch_s8:U_inArch\|bus_16source:U_BUS\|output\[3\]\" " "Warning: Converted tri-state node \"internalArch_s8:U_inArch\|bus_16source:U_BUS\|output\[3\]\" into a selector" {  } { { "mux2x1.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/mux2x1.vhd" 11 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"internalArch_s8:U_inArch\|bus_16source:U_BUS\|output\[2\]\" " "Warning: Converted tri-state node \"internalArch_s8:U_inArch\|bus_16source:U_BUS\|output\[2\]\" into a selector" {  } { { "mux2x1.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/mux2x1.vhd" 11 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"internalArch_s8:U_inArch\|bus_16source:U_BUS\|output\[1\]\" " "Warning: Converted tri-state node \"internalArch_s8:U_inArch\|bus_16source:U_BUS\|output\[1\]\" into a selector" {  } { { "mux2x1.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/mux2x1.vhd" 11 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"internalArch_s8:U_inArch\|bus_16source:U_BUS\|output\[0\]\" " "Warning: Converted tri-state node \"internalArch_s8:U_inArch\|bus_16source:U_BUS\|output\[0\]\" into a selector" {  } { { "mux2x1.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/mux2x1.vhd" 11 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ctrl_s8:U_CTRL\|addrSel\[0\] " "Warning: Latch ctrl_s8:U_CTRL\|addrSel\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_s8:U_CTRL\|state.LDAA7 " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl_s8:U_CTRL\|state.LDAA7" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 83 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ctrl_s8:U_CTRL\|addrSel\[1\] " "Warning: Latch ctrl_s8:U_CTRL\|addrSel\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_s8:U_CTRL\|state.LDAA0_X " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl_s8:U_CTRL\|state.LDAA0_X" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 83 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ctrl_s8:U_CTRL\|writeEnable\[0\] " "Warning: Latch ctrl_s8:U_CTRL\|writeEnable\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_s8:U_CTRL\|state.STAA7 " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl_s8:U_CTRL\|state.STAA7" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 83 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ctrl_s8:U_CTRL\|writeEnable\[2\] " "Warning: Latch ctrl_s8:U_CTRL\|writeEnable\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_s8:U_CTRL\|state.AND1 " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl_s8:U_CTRL\|state.AND1" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 83 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ctrl_s8:U_CTRL\|writeEnable\[3\] " "Warning: Latch ctrl_s8:U_CTRL\|writeEnable\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_s8:U_CTRL\|state.Call7 " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl_s8:U_CTRL\|state.Call7" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 83 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ctrl_s8:U_CTRL\|writeEnable\[4\] " "Warning: Latch ctrl_s8:U_CTRL\|writeEnable\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_s8:U_CTRL\|state.CallB " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl_s8:U_CTRL\|state.CallB" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 83 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ctrl_s8:U_CTRL\|writeEnable\[11\] " "Warning: Latch ctrl_s8:U_CTRL\|writeEnable\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_s8:U_CTRL\|state.op_Fetch_Init " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl_s8:U_CTRL\|state.op_Fetch_Init" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 83 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "internalArch_s8:U_inArch\|alu_s8:U_ALU\|output_us\[0\] " "Warning: Latch internalArch_s8:U_inArch\|alu_s8:U_ALU\|output_us\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_s8:U_CTRL\|WideOr118 " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl_s8:U_CTRL\|WideOr118" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 156 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/alu_s8.vhd" 36 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ctrl_s8:U_CTRL\|save.Call9_3069 " "Warning: Latch ctrl_s8:U_CTRL\|save.Call9_3069 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_s8:U_CTRL\|state.Call8 " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl_s8:U_CTRL\|state.Call8" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 83 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ctrl_s8:U_CTRL\|save.CallB_3049 " "Warning: Latch ctrl_s8:U_CTRL\|save.CallB_3049 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_s8:U_CTRL\|state.CallA " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl_s8:U_CTRL\|state.CallA" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 83 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "internalArch_s8:U_inArch\|alu_s8:U_ALU\|output_us\[1\] " "Warning: Latch internalArch_s8:U_inArch\|alu_s8:U_ALU\|output_us\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_s8:U_CTRL\|WideOr120 " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl_s8:U_CTRL\|WideOr120" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 156 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/alu_s8.vhd" 36 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "internalArch_s8:U_inArch\|alu_s8:U_ALU\|output_us\[2\] " "Warning: Latch internalArch_s8:U_inArch\|alu_s8:U_ALU\|output_us\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_s8:U_CTRL\|WideOr120 " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl_s8:U_CTRL\|WideOr120" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 156 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/alu_s8.vhd" 36 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "internalArch_s8:U_inArch\|alu_s8:U_ALU\|output_us\[3\] " "Warning: Latch internalArch_s8:U_inArch\|alu_s8:U_ALU\|output_us\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_s8:U_CTRL\|WideOr120 " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl_s8:U_CTRL\|WideOr120" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 156 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/alu_s8.vhd" 36 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "internalArch_s8:U_inArch\|alu_s8:U_ALU\|output_us\[4\] " "Warning: Latch internalArch_s8:U_inArch\|alu_s8:U_ALU\|output_us\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_s8:U_CTRL\|WideOr120 " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl_s8:U_CTRL\|WideOr120" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 156 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/alu_s8.vhd" 36 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "internalArch_s8:U_inArch\|alu_s8:U_ALU\|output_us\[5\] " "Warning: Latch internalArch_s8:U_inArch\|alu_s8:U_ALU\|output_us\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_s8:U_CTRL\|WideOr120 " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl_s8:U_CTRL\|WideOr120" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 156 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/alu_s8.vhd" 36 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "internalArch_s8:U_inArch\|alu_s8:U_ALU\|output_us\[6\] " "Warning: Latch internalArch_s8:U_inArch\|alu_s8:U_ALU\|output_us\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_s8:U_CTRL\|WideOr120 " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl_s8:U_CTRL\|WideOr120" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 156 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/alu_s8.vhd" 36 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "internalArch_s8:U_inArch\|alu_s8:U_ALU\|output_us\[7\] " "Warning: Latch internalArch_s8:U_inArch\|alu_s8:U_ALU\|output_us\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_s8:U_CTRL\|WideOr118 " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl_s8:U_CTRL\|WideOr118" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 156 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/alu_s8.vhd" 36 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ctrl_s8:U_CTRL\|save.CallD_3029 " "Warning: Latch ctrl_s8:U_CTRL\|save.CallD_3029 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_s8:U_CTRL\|state.CallC " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl_s8:U_CTRL\|state.CallC" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 83 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ctrl_s8:U_CTRL\|save.op_Fetch_Init_4129 " "Warning: Latch ctrl_s8:U_CTRL\|save.op_Fetch_Init_4129 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_s8:U_CTRL\|state.op_Fetch_Init " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl_s8:U_CTRL\|state.op_Fetch_Init" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 83 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ctrl_s8:U_CTRL\|save.RET1_2999 " "Warning: Latch ctrl_s8:U_CTRL\|save.RET1_2999 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_s8:U_CTRL\|state.RET0 " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl_s8:U_CTRL\|state.RET0" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 83 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ctrl_s8:U_CTRL\|save.LDAA8_4009 " "Warning: Latch ctrl_s8:U_CTRL\|save.LDAA8_4009 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_s8:U_CTRL\|state.LDAA7 " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl_s8:U_CTRL\|state.LDAA7" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 83 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ctrl_s8:U_CTRL\|save.takeBranch1_3239 " "Warning: Latch ctrl_s8:U_CTRL\|save.takeBranch1_3239 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_s8:U_CTRL\|state.takeBranch0 " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl_s8:U_CTRL\|state.takeBranch0" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 83 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ctrl_s8:U_CTRL\|save.takeBranch4_3209 " "Warning: Latch ctrl_s8:U_CTRL\|save.takeBranch4_3209 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_s8:U_CTRL\|state.takeBranch3 " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl_s8:U_CTRL\|state.takeBranch3" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 83 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ctrl_s8:U_CTRL\|save.Call1_3149 " "Warning: Latch ctrl_s8:U_CTRL\|save.Call1_3149 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_s8:U_CTRL\|state.Call0 " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl_s8:U_CTRL\|state.Call0" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 83 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ctrl_s8:U_CTRL\|save.Call4_3119 " "Warning: Latch ctrl_s8:U_CTRL\|save.Call4_3119 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_s8:U_CTRL\|state.Call3 " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl_s8:U_CTRL\|state.Call3" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 83 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ctrl_s8:U_CTRL\|save.RET5_2959 " "Warning: Latch ctrl_s8:U_CTRL\|save.RET5_2959 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_s8:U_CTRL\|state.RET4 " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl_s8:U_CTRL\|state.RET4" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 83 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ctrl_s8:U_CTRL\|save.catch_exeception_2889 " "Warning: Latch ctrl_s8:U_CTRL\|save.catch_exeception_2889 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_s8:U_CTRL\|state.op_Fetch_Init " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl_s8:U_CTRL\|state.op_Fetch_Init" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 83 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ctrl_s8:U_CTRL\|save.LDAI4_3839 " "Warning: Latch ctrl_s8:U_CTRL\|save.LDAI4_3839 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_s8:U_CTRL\|state.LDAI3 " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl_s8:U_CTRL\|state.LDAI3" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 83 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ctrl_s8:U_CTRL\|save.LDAA1_4079 " "Warning: Latch ctrl_s8:U_CTRL\|save.LDAA1_4079 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_s8:U_CTRL\|state.LDAA0 " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl_s8:U_CTRL\|state.LDAA0" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 83 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ctrl_s8:U_CTRL\|save.LDAA4_4049 " "Warning: Latch ctrl_s8:U_CTRL\|save.LDAA4_4049 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_s8:U_CTRL\|state.LDAA3 " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl_s8:U_CTRL\|state.LDAA3" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 83 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ctrl_s8:U_CTRL\|save.LDAI1_3869 " "Warning: Latch ctrl_s8:U_CTRL\|save.LDAI1_3869 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_s8:U_CTRL\|state.LDAI0 " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl_s8:U_CTRL\|state.LDAI0" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 83 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ctrl_s8:U_CTRL\|save.LDXI1_3819 " "Warning: Latch ctrl_s8:U_CTRL\|save.LDXI1_3819 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_s8:U_CTRL\|state.LDXI0 " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl_s8:U_CTRL\|state.LDXI0" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 83 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ctrl_s8:U_CTRL\|save.LDXI4_3789 " "Warning: Latch ctrl_s8:U_CTRL\|save.LDXI4_3789 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_s8:U_CTRL\|state.LDXI3 " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl_s8:U_CTRL\|state.LDXI3" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 83 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ctrl_s8:U_CTRL\|save.LDSI1_3719 " "Warning: Latch ctrl_s8:U_CTRL\|save.LDSI1_3719 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_s8:U_CTRL\|state.LDSI0 " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl_s8:U_CTRL\|state.LDSI0" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 83 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ctrl_s8:U_CTRL\|save.LDSI4_3689 " "Warning: Latch ctrl_s8:U_CTRL\|save.LDSI4_3689 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_s8:U_CTRL\|state.LDSI3 " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl_s8:U_CTRL\|state.LDSI3" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 83 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ctrl_s8:U_CTRL\|save.STAA1_3629 " "Warning: Latch ctrl_s8:U_CTRL\|save.STAA1_3629 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_s8:U_CTRL\|state.STAA0 " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl_s8:U_CTRL\|state.STAA0" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 83 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ctrl_s8:U_CTRL\|save.STAA4_3599 " "Warning: Latch ctrl_s8:U_CTRL\|save.STAA4_3599 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_s8:U_CTRL\|state.STAA3 " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl_s8:U_CTRL\|state.STAA3" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 83 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "led0_dp VCC " "Warning (13410): Pin \"led0_dp\" is stuck at VCC" {  } { { "top_level_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/top_level_s8.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "led1_dp VCC " "Warning (13410): Pin \"led1_dp\" is stuck at VCC" {  } { { "top_level_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/top_level_s8.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "led2_dp VCC " "Warning (13410): Pin \"led2_dp\" is stuck at VCC" {  } { { "top_level_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/top_level_s8.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "led3_dp VCC " "Warning (13410): Pin \"led3_dp\" is stuck at VCC" {  } { { "top_level_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/top_level_s8.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 2 " "Info: 2 registers lost all their fanouts during netlist optimizations. The first 2 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ctrl_s8:U_CTRL\|state.OR0 " "Info: Register \"ctrl_s8:U_CTRL\|state.OR0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ctrl_s8:U_CTRL\|state.ROLC0 " "Info: Register \"ctrl_s8:U_CTRL\|state.ROLC0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Lab3 " "Warning: Ignored assignments for entity \"Lab3\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity Lab3 -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity Lab3 -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity Lab3 -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity Lab3 -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "adder_top " "Warning: Ignored assignments for entity \"adder_top\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity adder_top -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity adder_top -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity adder_top -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity adder_top -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity adder_top -section_id Top " "Warning: Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity adder_top -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity adder_top -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity adder_top -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity adder_top -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity adder_top -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity adder_top -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity adder_top -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity adder_top -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity adder_top -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity adder_top -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity adder_top -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity adder_top -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity adder_top -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity adder_top -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity adder_top -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity adder_top -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity adder_top -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "alu_ns " "Warning: Ignored assignments for entity \"alu_ns\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity alu_ns -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity alu_ns -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity alu_ns -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity alu_ns -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity alu_ns -section_id Top " "Warning: Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity alu_ns -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity alu_ns -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity alu_ns -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity alu_ns -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity alu_ns -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity alu_ns -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity alu_ns -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity alu_ns -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity alu_ns -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity alu_ns -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity alu_ns -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity alu_ns -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity alu_ns -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity alu_ns -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity alu_ns -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity alu_ns -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity alu_ns -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "small8 " "Warning: Ignored assignments for entity \"small8\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity small8 -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity small8 -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity small8 -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity small8 -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Warning: Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[0\] " "Warning (15610): No output dependent on input pin \"switch\[0\]\"" {  } { { "top_level_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/top_level_s8.vhd" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[1\] " "Warning (15610): No output dependent on input pin \"switch\[1\]\"" {  } { { "top_level_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/top_level_s8.vhd" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[2\] " "Warning (15610): No output dependent on input pin \"switch\[2\]\"" {  } { { "top_level_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/top_level_s8.vhd" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[3\] " "Warning (15610): No output dependent on input pin \"switch\[3\]\"" {  } { { "top_level_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/top_level_s8.vhd" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[4\] " "Warning (15610): No output dependent on input pin \"switch\[4\]\"" {  } { { "top_level_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/top_level_s8.vhd" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[5\] " "Warning (15610): No output dependent on input pin \"switch\[5\]\"" {  } { { "top_level_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/top_level_s8.vhd" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[6\] " "Warning (15610): No output dependent on input pin \"switch\[6\]\"" {  } { { "top_level_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/top_level_s8.vhd" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[7\] " "Warning (15610): No output dependent on input pin \"switch\[7\]\"" {  } { { "top_level_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/top_level_s8.vhd" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[8\] " "Warning (15610): No output dependent on input pin \"switch\[8\]\"" {  } { { "top_level_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/top_level_s8.vhd" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[9\] " "Warning (15610): No output dependent on input pin \"switch\[9\]\"" {  } { { "top_level_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/top_level_s8.vhd" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "button\[1\] " "Warning (15610): No output dependent on input pin \"button\[1\]\"" {  } { { "top_level_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/top_level_s8.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "button\[2\] " "Warning (15610): No output dependent on input pin \"button\[2\]\"" {  } { { "top_level_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/top_level_s8.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "718 " "Info: Implemented 718 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Info: Implemented 14 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Info: Implemented 32 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "664 " "Info: Implemented 664 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Info: Implemented 8 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 135 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 135 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "265 " "Info: Peak virtual memory: 265 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 15 19:12:11 2015 " "Info: Processing ended: Wed Apr 15 19:12:11 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Info: Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Info: Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 15 19:12:13 2015 " "Info: Processing started: Wed Apr 15 19:12:13 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off small8 -c small8 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off small8 -c small8" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "small8 EP3C16F484C6 " "Info: Selected device EP3C16F484C6 for design \"small8\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Info: Device EP3C40F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Info: Device EP3C55F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Info: Device EP3C80F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "~ALTERA_ASDO_DATA1~" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/" 0 { } { { 0 { 0 ""} 0 886 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "~ALTERA_FLASH_nCE_nCSO~" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/" 0 { } { { 0 { 0 ""} 0 889 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Info: Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "~ALTERA_DCLK~" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/" 0 { } { { 0 { 0 ""} 0 888 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Info: Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "~ALTERA_DATA0~" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/" 0 { } { { 0 { 0 ""} 0 887 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Info: Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "~ALTERA_nCEO~" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/" 0 { } { { 0 { 0 ""} 0 890 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "U_CTRL\|addrSel\[0\]\|combout " "Warning: Node \"U_CTRL\|addrSel\[0\]\|combout\" is a latch" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_CTRL\|addrSel\[1\]\|combout " "Warning: Node \"U_CTRL\|addrSel\[1\]\|combout\" is a latch" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_CTRL\|writeEnable\[11\]\|combout " "Warning: Node \"U_CTRL\|writeEnable\[11\]\|combout\" is a latch" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_CTRL\|writeEnable\[2\]\|combout " "Warning: Node \"U_CTRL\|writeEnable\[2\]\|combout\" is a latch" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_CTRL\|writeEnable\[0\]\|combout " "Warning: Node \"U_CTRL\|writeEnable\[0\]\|combout\" is a latch" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_CTRL\|writeEnable\[4\]\|combout " "Warning: Node \"U_CTRL\|writeEnable\[4\]\|combout\" is a latch" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_CTRL\|writeEnable\[3\]\|combout " "Warning: Node \"U_CTRL\|writeEnable\[3\]\|combout\" is a latch" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_CTRL\|save.Call9_3069\|combout " "Warning: Node \"U_CTRL\|save.Call9_3069\|combout\" is a latch" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_CTRL\|save.CallB_3049\|combout " "Warning: Node \"U_CTRL\|save.CallB_3049\|combout\" is a latch" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_inArch\|U_ALU\|output_us\[0\]\|combout " "Warning: Node \"U_inArch\|U_ALU\|output_us\[0\]\|combout\" is a latch" {  } { { "alu_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/alu_s8.vhd" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_CTRL\|save.CallD_3029\|combout " "Warning: Node \"U_CTRL\|save.CallD_3029\|combout\" is a latch" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_CTRL\|save.RET1_2999\|combout " "Warning: Node \"U_CTRL\|save.RET1_2999\|combout\" is a latch" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_CTRL\|save.catch_exeception_2889\|combout " "Warning: Node \"U_CTRL\|save.catch_exeception_2889\|combout\" is a latch" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_CTRL\|save.op_Fetch_Init_4129\|combout " "Warning: Node \"U_CTRL\|save.op_Fetch_Init_4129\|combout\" is a latch" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_inArch\|U_ALU\|output_us\[1\]\|combout " "Warning: Node \"U_inArch\|U_ALU\|output_us\[1\]\|combout\" is a latch" {  } { { "alu_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/alu_s8.vhd" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_inArch\|U_ALU\|output_us\[2\]\|combout " "Warning: Node \"U_inArch\|U_ALU\|output_us\[2\]\|combout\" is a latch" {  } { { "alu_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/alu_s8.vhd" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_inArch\|U_ALU\|output_us\[3\]\|combout " "Warning: Node \"U_inArch\|U_ALU\|output_us\[3\]\|combout\" is a latch" {  } { { "alu_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/alu_s8.vhd" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_inArch\|U_ALU\|output_us\[4\]\|combout " "Warning: Node \"U_inArch\|U_ALU\|output_us\[4\]\|combout\" is a latch" {  } { { "alu_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/alu_s8.vhd" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_inArch\|U_ALU\|output_us\[5\]\|combout " "Warning: Node \"U_inArch\|U_ALU\|output_us\[5\]\|combout\" is a latch" {  } { { "alu_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/alu_s8.vhd" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_inArch\|U_ALU\|output_us\[6\]\|combout " "Warning: Node \"U_inArch\|U_ALU\|output_us\[6\]\|combout\" is a latch" {  } { { "alu_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/alu_s8.vhd" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_inArch\|U_ALU\|output_us\[7\]\|combout " "Warning: Node \"U_inArch\|U_ALU\|output_us\[7\]\|combout\" is a latch" {  } { { "alu_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/alu_s8.vhd" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_CTRL\|save.Call1_3149\|combout " "Warning: Node \"U_CTRL\|save.Call1_3149\|combout\" is a latch" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_CTRL\|save.Call4_3119\|combout " "Warning: Node \"U_CTRL\|save.Call4_3119\|combout\" is a latch" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_CTRL\|save.RET5_2959\|combout " "Warning: Node \"U_CTRL\|save.RET5_2959\|combout\" is a latch" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_CTRL\|save.LDAA8_4009\|combout " "Warning: Node \"U_CTRL\|save.LDAA8_4009\|combout\" is a latch" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_CTRL\|save.takeBranch1_3239\|combout " "Warning: Node \"U_CTRL\|save.takeBranch1_3239\|combout\" is a latch" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_CTRL\|save.takeBranch4_3209\|combout " "Warning: Node \"U_CTRL\|save.takeBranch4_3209\|combout\" is a latch" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_CTRL\|save.LDAI4_3839\|combout " "Warning: Node \"U_CTRL\|save.LDAI4_3839\|combout\" is a latch" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_CTRL\|save.LDSI1_3719\|combout " "Warning: Node \"U_CTRL\|save.LDSI1_3719\|combout\" is a latch" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_CTRL\|save.LDXI1_3819\|combout " "Warning: Node \"U_CTRL\|save.LDXI1_3819\|combout\" is a latch" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_CTRL\|save.STAA4_3599\|combout " "Warning: Node \"U_CTRL\|save.STAA4_3599\|combout\" is a latch" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_CTRL\|save.LDAA1_4079\|combout " "Warning: Node \"U_CTRL\|save.LDAA1_4079\|combout\" is a latch" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_CTRL\|save.LDAA4_4049\|combout " "Warning: Node \"U_CTRL\|save.LDAA4_4049\|combout\" is a latch" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_CTRL\|save.LDAI1_3869\|combout " "Warning: Node \"U_CTRL\|save.LDAI1_3869\|combout\" is a latch" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_CTRL\|save.LDXI4_3789\|combout " "Warning: Node \"U_CTRL\|save.LDXI4_3789\|combout\" is a latch" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_CTRL\|save.LDSI4_3689\|combout " "Warning: Node \"U_CTRL\|save.LDSI4_3689\|combout\" is a latch" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_CTRL\|save.STAA1_3629\|combout " "Warning: Node \"U_CTRL\|save.STAA1_3629\|combout\" is a latch" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "small8.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'small8.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN G21 (CLK4, DIFFCLK_2p)) " "Info: Automatically promoted node clk~input (placed in PIN G21 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrl_s8:U_CTRL\|state.STAA7 " "Info: Destination node ctrl_s8:U_CTRL\|state.STAA7" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 83 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ctrl_s8:U_CTRL|state.STAA7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/" 0 { } { { 0 { 0 ""} 0 158 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrl_s8:U_CTRL\|state.STAA8 " "Info: Destination node ctrl_s8:U_CTRL\|state.STAA8" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 83 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ctrl_s8:U_CTRL|state.STAA8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/" 0 { } { { 0 { 0 ""} 0 159 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrl_s8:U_CTRL\|state.Call9 " "Info: Destination node ctrl_s8:U_CTRL\|state.Call9" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 83 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ctrl_s8:U_CTRL|state.Call9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/" 0 { } { { 0 { 0 ""} 0 195 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrl_s8:U_CTRL\|state.CallB " "Info: Destination node ctrl_s8:U_CTRL\|state.CallB" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 83 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ctrl_s8:U_CTRL|state.CallB } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/" 0 { } { { 0 { 0 ""} 0 197 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrl_s8:U_CTRL\|state.MOVDA0 " "Info: Destination node ctrl_s8:U_CTRL\|state.MOVDA0" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 83 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ctrl_s8:U_CTRL|state.MOVDA0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/" 0 { } { { 0 { 0 ""} 0 161 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrl_s8:U_CTRL\|state.initialize " "Info: Destination node ctrl_s8:U_CTRL\|state.initialize" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 83 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ctrl_s8:U_CTRL|state.initialize } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/" 0 { } { { 0 { 0 ""} 0 110 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrl_s8:U_CTRL\|state.LDAI3 " "Info: Destination node ctrl_s8:U_CTRL\|state.LDAI3" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 83 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ctrl_s8:U_CTRL|state.LDAI3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/" 0 { } { { 0 { 0 ""} 0 133 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrl_s8:U_CTRL\|state.AND1 " "Info: Destination node ctrl_s8:U_CTRL\|state.AND1" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 83 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ctrl_s8:U_CTRL|state.AND1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/" 0 { } { { 0 { 0 ""} 0 163 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrl_s8:U_CTRL\|state.RORC2 " "Info: Destination node ctrl_s8:U_CTRL\|state.RORC2" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 83 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ctrl_s8:U_CTRL|state.RORC2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/" 0 { } { { 0 { 0 ""} 0 166 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrl_s8:U_CTRL\|state.DECA1 " "Info: Destination node ctrl_s8:U_CTRL\|state.DECA1" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 83 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ctrl_s8:U_CTRL|state.DECA1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/" 0 { } { { 0 { 0 ""} 0 174 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "top_level_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/top_level_s8.vhd" 6 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/" 0 { } { { 0 { 0 ""} 0 1609 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ctrl_s8:U_CTRL\|Selector180~0  " "Info: Automatically promoted node ctrl_s8:U_CTRL\|Selector180~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 156 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ctrl_s8:U_CTRL|Selector180~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/" 0 { } { { 0 { 0 ""} 0 1273 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "internalArch_s8:U_inArch\|alu_s8:U_ALU\|Mux10~0  " "Info: Automatically promoted node internalArch_s8:U_inArch\|alu_s8:U_ALU\|Mux10~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "alu_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/alu_s8.vhd" 49 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { internalArch_s8:U_inArch|alu_s8:U_ALU|Mux10~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/" 0 { } { { 0 { 0 ""} 0 1182 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ctrl_s8:U_CTRL\|WideOr71~1  " "Info: Automatically promoted node ctrl_s8:U_CTRL\|WideOr71~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 156 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ctrl_s8:U_CTRL|WideOr71~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/" 0 { } { { 0 { 0 ""} 0 995 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ctrl_s8:U_CTRL\|WideOr105~0  " "Info: Automatically promoted node ctrl_s8:U_CTRL\|WideOr105~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 156 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ctrl_s8:U_CTRL|WideOr105~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/" 0 { } { { 0 { 0 ""} 0 1060 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "cin_out " "Warning: Node \"cin_out\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "cin_out" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rst " "Warning: Node \"rst\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "rst" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "test_cout " "Warning: Node \"test_cout\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "test_cout" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X10_Y10 X20_Y19 " "Info: Peak interconnect usage is 6% of the available device resources in the region that extends from location X10_Y10 to location X20_Y19" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Info: Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 46 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "279 " "Info: Peak virtual memory: 279 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 15 19:12:25 2015 " "Info: Processing ended: Wed Apr 15 19:12:25 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Info: Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Info: Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 15 19:12:27 2015 " "Info: Processing started: Wed Apr 15 19:12:27 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off small8 -c small8 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off small8 -c small8" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 15 19:12:28 2015 " "Info: Processing started: Wed Apr 15 19:12:28 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta small8 -c small8 " "Info: Command: quartus_sta small8 -c small8" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "226 " "Info: Peak virtual memory: 226 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 15 19:12:34 2015 " "Info: Processing ended: Wed Apr 15 19:12:34 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Lab3 " "Warning: Ignored assignments for entity \"Lab3\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity Lab3 -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity Lab3 -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity Lab3 -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity Lab3 -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "adder_top " "Warning: Ignored assignments for entity \"adder_top\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity adder_top -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity adder_top -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity adder_top -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity adder_top -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity adder_top -section_id Top " "Warning: Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity adder_top -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity adder_top -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity adder_top -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity adder_top -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity adder_top -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity adder_top -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity adder_top -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity adder_top -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity adder_top -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity adder_top -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity adder_top -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity adder_top -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity adder_top -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity adder_top -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity adder_top -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity adder_top -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity adder_top -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "alu_ns " "Warning: Ignored assignments for entity \"alu_ns\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity alu_ns -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity alu_ns -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity alu_ns -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity alu_ns -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity alu_ns -section_id Top " "Warning: Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity alu_ns -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity alu_ns -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity alu_ns -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity alu_ns -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity alu_ns -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity alu_ns -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity alu_ns -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity alu_ns -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity alu_ns -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity alu_ns -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity alu_ns -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity alu_ns -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity alu_ns -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity alu_ns -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity alu_ns -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity alu_ns -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity alu_ns -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "small8 " "Warning: Ignored assignments for entity \"small8\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity small8 -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity small8 -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity small8 -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity small8 -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "U_CTRL\|addrSel\[0\]\|combout " "Warning: Node \"U_CTRL\|addrSel\[0\]\|combout\" is a latch" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_CTRL\|addrSel\[1\]\|combout " "Warning: Node \"U_CTRL\|addrSel\[1\]\|combout\" is a latch" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_CTRL\|writeEnable\[11\]\|combout " "Warning: Node \"U_CTRL\|writeEnable\[11\]\|combout\" is a latch" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_CTRL\|writeEnable\[4\]\|combout " "Warning: Node \"U_CTRL\|writeEnable\[4\]\|combout\" is a latch" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_CTRL\|writeEnable\[3\]\|combout " "Warning: Node \"U_CTRL\|writeEnable\[3\]\|combout\" is a latch" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_CTRL\|writeEnable\[0\]\|combout " "Warning: Node \"U_CTRL\|writeEnable\[0\]\|combout\" is a latch" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_CTRL\|writeEnable\[2\]\|combout " "Warning: Node \"U_CTRL\|writeEnable\[2\]\|combout\" is a latch" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_CTRL\|save.Call9_3069\|combout " "Warning: Node \"U_CTRL\|save.Call9_3069\|combout\" is a latch" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_CTRL\|save.CallB_3049\|combout " "Warning: Node \"U_CTRL\|save.CallB_3049\|combout\" is a latch" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_inArch\|U_ALU\|output_us\[0\]\|combout " "Warning: Node \"U_inArch\|U_ALU\|output_us\[0\]\|combout\" is a latch" {  } { { "alu_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/alu_s8.vhd" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_inArch\|U_ALU\|output_us\[2\]\|combout " "Warning: Node \"U_inArch\|U_ALU\|output_us\[2\]\|combout\" is a latch" {  } { { "alu_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/alu_s8.vhd" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_inArch\|U_ALU\|output_us\[3\]\|combout " "Warning: Node \"U_inArch\|U_ALU\|output_us\[3\]\|combout\" is a latch" {  } { { "alu_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/alu_s8.vhd" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_inArch\|U_ALU\|output_us\[5\]\|combout " "Warning: Node \"U_inArch\|U_ALU\|output_us\[5\]\|combout\" is a latch" {  } { { "alu_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/alu_s8.vhd" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_inArch\|U_ALU\|output_us\[6\]\|combout " "Warning: Node \"U_inArch\|U_ALU\|output_us\[6\]\|combout\" is a latch" {  } { { "alu_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/alu_s8.vhd" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_inArch\|U_ALU\|output_us\[7\]\|combout " "Warning: Node \"U_inArch\|U_ALU\|output_us\[7\]\|combout\" is a latch" {  } { { "alu_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/alu_s8.vhd" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_CTRL\|save.CallD_3029\|combout " "Warning: Node \"U_CTRL\|save.CallD_3029\|combout\" is a latch" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_CTRL\|save.RET1_2999\|combout " "Warning: Node \"U_CTRL\|save.RET1_2999\|combout\" is a latch" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_inArch\|U_ALU\|output_us\[1\]\|combout " "Warning: Node \"U_inArch\|U_ALU\|output_us\[1\]\|combout\" is a latch" {  } { { "alu_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/alu_s8.vhd" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_inArch\|U_ALU\|output_us\[4\]\|combout " "Warning: Node \"U_inArch\|U_ALU\|output_us\[4\]\|combout\" is a latch" {  } { { "alu_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/alu_s8.vhd" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_CTRL\|save.catch_exeception_2889\|combout " "Warning: Node \"U_CTRL\|save.catch_exeception_2889\|combout\" is a latch" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_CTRL\|save.RET5_2959\|combout " "Warning: Node \"U_CTRL\|save.RET5_2959\|combout\" is a latch" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_CTRL\|save.Call1_3149\|combout " "Warning: Node \"U_CTRL\|save.Call1_3149\|combout\" is a latch" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_CTRL\|save.Call4_3119\|combout " "Warning: Node \"U_CTRL\|save.Call4_3119\|combout\" is a latch" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_CTRL\|save.op_Fetch_Init_4129\|combout " "Warning: Node \"U_CTRL\|save.op_Fetch_Init_4129\|combout\" is a latch" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_CTRL\|save.takeBranch1_3239\|combout " "Warning: Node \"U_CTRL\|save.takeBranch1_3239\|combout\" is a latch" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_CTRL\|save.takeBranch4_3209\|combout " "Warning: Node \"U_CTRL\|save.takeBranch4_3209\|combout\" is a latch" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_CTRL\|save.LDAA8_4009\|combout " "Warning: Node \"U_CTRL\|save.LDAA8_4009\|combout\" is a latch" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_CTRL\|save.LDAI4_3839\|combout " "Warning: Node \"U_CTRL\|save.LDAI4_3839\|combout\" is a latch" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_CTRL\|save.LDSI1_3719\|combout " "Warning: Node \"U_CTRL\|save.LDSI1_3719\|combout\" is a latch" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_CTRL\|save.LDXI1_3819\|combout " "Warning: Node \"U_CTRL\|save.LDXI1_3819\|combout\" is a latch" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_CTRL\|save.STAA4_3599\|combout " "Warning: Node \"U_CTRL\|save.STAA4_3599\|combout\" is a latch" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_CTRL\|save.LDSI4_3689\|combout " "Warning: Node \"U_CTRL\|save.LDSI4_3689\|combout\" is a latch" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_CTRL\|save.STAA1_3629\|combout " "Warning: Node \"U_CTRL\|save.STAA1_3629\|combout\" is a latch" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_CTRL\|save.LDAA1_4079\|combout " "Warning: Node \"U_CTRL\|save.LDAA1_4079\|combout\" is a latch" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_CTRL\|save.LDAA4_4049\|combout " "Warning: Node \"U_CTRL\|save.LDAA4_4049\|combout\" is a latch" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_CTRL\|save.LDXI4_3789\|combout " "Warning: Node \"U_CTRL\|save.LDXI4_3789\|combout\" is a latch" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_CTRL\|save.LDAI1_3869\|combout " "Warning: Node \"U_CTRL\|save.LDAI1_3869\|combout\" is a latch" {  } { { "ctrl_s8.vhd" "" { Text "Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/ctrl_s8.vhd" 99 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "small8.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'small8.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "Info: create_clock -period 1.000 -name clk clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ctrl_s8:U_CTRL\|state.Call7 ctrl_s8:U_CTRL\|state.Call7 " "Info: create_clock -period 1.000 -name ctrl_s8:U_CTRL\|state.Call7 ctrl_s8:U_CTRL\|state.Call7" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ctrl_s8:U_CTRL\|state.ADCR1 ctrl_s8:U_CTRL\|state.ADCR1 " "Info: create_clock -period 1.000 -name ctrl_s8:U_CTRL\|state.ADCR1 ctrl_s8:U_CTRL\|state.ADCR1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ctrl_s8:U_CTRL\|state.ADCR0 ctrl_s8:U_CTRL\|state.ADCR0 " "Info: create_clock -period 1.000 -name ctrl_s8:U_CTRL\|state.ADCR0 ctrl_s8:U_CTRL\|state.ADCR0" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.457 " "Info: Worst-case setup slack is -8.457" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.457       -53.821 ctrl_s8:U_CTRL\|state.ADCR0  " "Info:    -8.457       -53.821 ctrl_s8:U_CTRL\|state.ADCR0 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.244      -969.380 clk  " "Info:    -8.244      -969.380 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.836        -2.197 ctrl_s8:U_CTRL\|state.ADCR1  " "Info:    -0.836        -2.197 ctrl_s8:U_CTRL\|state.ADCR1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.746        -2.293 ctrl_s8:U_CTRL\|state.Call7  " "Info:    -0.746        -2.293 ctrl_s8:U_CTRL\|state.Call7 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.407 " "Info: Worst-case hold slack is -3.407" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.407       -17.361 ctrl_s8:U_CTRL\|state.ADCR1  " "Info:    -3.407       -17.361 ctrl_s8:U_CTRL\|state.ADCR1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.232        -9.956 ctrl_s8:U_CTRL\|state.Call7  " "Info:    -3.232        -9.956 ctrl_s8:U_CTRL\|state.Call7 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.972       -13.960 ctrl_s8:U_CTRL\|state.ADCR0  " "Info:    -1.972       -13.960 ctrl_s8:U_CTRL\|state.ADCR0 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.105         0.000 clk  " "Info:     0.105         0.000 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.699 " "Info: Worst-case recovery slack is -1.699" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.699      -134.214 clk  " "Info:    -1.699      -134.214 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.876 " "Info: Worst-case removal slack is 0.876" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.876         0.000 clk  " "Info:     0.876         0.000 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -254.522 clk  " "Info:    -3.000      -254.522 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521       -13.496 ctrl_s8:U_CTRL\|state.ADCR0  " "Info:    -0.521       -13.496 ctrl_s8:U_CTRL\|state.ADCR0 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.372         0.000 ctrl_s8:U_CTRL\|state.Call7  " "Info:     0.372         0.000 ctrl_s8:U_CTRL\|state.Call7 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.418         0.000 ctrl_s8:U_CTRL\|state.ADCR1  " "Info:     0.418         0.000 ctrl_s8:U_CTRL\|state.ADCR1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.599 " "Info: Worst-case setup slack is -7.599" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.599       -47.752 ctrl_s8:U_CTRL\|state.ADCR0  " "Info:    -7.599       -47.752 ctrl_s8:U_CTRL\|state.ADCR0 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.244      -841.359 clk  " "Info:    -7.244      -841.359 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.809        -2.508 ctrl_s8:U_CTRL\|state.ADCR1  " "Info:    -0.809        -2.508 ctrl_s8:U_CTRL\|state.ADCR1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.737        -2.484 ctrl_s8:U_CTRL\|state.Call7  " "Info:    -0.737        -2.484 ctrl_s8:U_CTRL\|state.Call7 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.021 " "Info: Worst-case hold slack is -3.021" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.021       -11.201 ctrl_s8:U_CTRL\|state.ADCR1  " "Info:    -3.021       -11.201 ctrl_s8:U_CTRL\|state.ADCR1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.837        -8.072 ctrl_s8:U_CTRL\|state.Call7  " "Info:    -2.837        -8.072 ctrl_s8:U_CTRL\|state.Call7 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.745       -12.115 ctrl_s8:U_CTRL\|state.ADCR0  " "Info:    -1.745       -12.115 ctrl_s8:U_CTRL\|state.ADCR0 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.101         0.000 clk  " "Info:     0.101         0.000 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.463 " "Info: Worst-case recovery slack is -1.463" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.463      -110.286 clk  " "Info:    -1.463      -110.286 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.780 " "Info: Worst-case removal slack is 0.780" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.780         0.000 clk  " "Info:     0.780         0.000 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -254.522 clk  " "Info:    -3.000      -254.522 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.361       -11.056 ctrl_s8:U_CTRL\|state.ADCR0  " "Info:    -0.361       -11.056 ctrl_s8:U_CTRL\|state.ADCR0 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.431         0.000 ctrl_s8:U_CTRL\|state.ADCR1  " "Info:     0.431         0.000 ctrl_s8:U_CTRL\|state.ADCR1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452         0.000 ctrl_s8:U_CTRL\|state.Call7  " "Info:     0.452         0.000 ctrl_s8:U_CTRL\|state.Call7 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.Call7\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR1\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{ctrl_s8:U_CTRL\|state.ADCR0\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.580 " "Info: Worst-case setup slack is -4.580" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.580      -501.758 clk  " "Info:    -4.580      -501.758 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.472       -27.470 ctrl_s8:U_CTRL\|state.ADCR0  " "Info:    -4.472       -27.470 ctrl_s8:U_CTRL\|state.ADCR0 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.263        -0.388 ctrl_s8:U_CTRL\|state.ADCR1  " "Info:    -0.263        -0.388 ctrl_s8:U_CTRL\|state.ADCR1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.185        -0.373 ctrl_s8:U_CTRL\|state.Call7  " "Info:    -0.185        -0.373 ctrl_s8:U_CTRL\|state.Call7 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.035 " "Info: Worst-case hold slack is -2.035" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.035        -6.303 ctrl_s8:U_CTRL\|state.ADCR1  " "Info:    -2.035        -6.303 ctrl_s8:U_CTRL\|state.ADCR1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.974        -5.493 ctrl_s8:U_CTRL\|state.Call7  " "Info:    -1.974        -5.493 ctrl_s8:U_CTRL\|state.Call7 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.367       -10.047 ctrl_s8:U_CTRL\|state.ADCR0  " "Info:    -1.367       -10.047 ctrl_s8:U_CTRL\|state.ADCR0 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.021        -0.021 clk  " "Info:    -0.021        -0.021 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.633 " "Info: Worst-case recovery slack is -0.633" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.633       -31.719 clk  " "Info:    -0.633       -31.719 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.481 " "Info: Worst-case removal slack is 0.481" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.481         0.000 clk  " "Info:     0.481         0.000 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -262.079 clk  " "Info:    -3.000      -262.079 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.278        -4.968 ctrl_s8:U_CTRL\|state.ADCR0  " "Info:    -0.278        -4.968 ctrl_s8:U_CTRL\|state.ADCR0 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.304         0.000 ctrl_s8:U_CTRL\|state.Call7  " "Info:     0.304         0.000 ctrl_s8:U_CTRL\|state.Call7 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404         0.000 ctrl_s8:U_CTRL\|state.ADCR1  " "Info:     0.404         0.000 ctrl_s8:U_CTRL\|state.ADCR1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 72 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 72 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "219 " "Info: Peak virtual memory: 219 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 15 19:12:43 2015 " "Info: Processing ended: Wed Apr 15 19:12:43 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Info: Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Info: Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II " "Info: Running Quartus II EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 15 19:12:47 2015 " "Info: Processing started: Wed Apr 15 19:12:47 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off small8 -c small8 " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off small8 -c small8" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "small8_6_1200mv_85c_slow.vho Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/simulation/modelsim/ simulation " "Info: Generated file small8_6_1200mv_85c_slow.vho in folder \"Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "small8_6_1200mv_0c_slow.vho Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/simulation/modelsim/ simulation " "Info: Generated file small8_6_1200mv_0c_slow.vho in folder \"Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "small8_min_1200mv_0c_fast.vho Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/simulation/modelsim/ simulation " "Info: Generated file small8_min_1200mv_0c_fast.vho in folder \"Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "small8.vho Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/simulation/modelsim/ simulation " "Info: Generated file small8.vho in folder \"Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "small8_6_1200mv_85c_vhd_slow.sdo Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/simulation/modelsim/ simulation " "Info: Generated file small8_6_1200mv_85c_vhd_slow.sdo in folder \"Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "small8_6_1200mv_0c_vhd_slow.sdo Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/simulation/modelsim/ simulation " "Info: Generated file small8_6_1200mv_0c_vhd_slow.sdo in folder \"Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "small8_min_1200mv_0c_vhd_fast.sdo Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/simulation/modelsim/ simulation " "Info: Generated file small8_min_1200mv_0c_vhd_fast.sdo in folder \"Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "small8_vhd.sdo Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/simulation/modelsim/ simulation " "Info: Generated file small8_vhd.sdo in folder \"Z:/hmiles23/OneDrive/EEL4712c/Labs/s8_final/small8/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II " "Info: Quartus II EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "199 " "Info: Peak virtual memory: 199 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 15 19:12:54 2015 " "Info: Processing ended: Wed Apr 15 19:12:54 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 253 s " "Info: Quartus II Full Compilation was successful. 0 errors, 253 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
