Timing Violation Report Min Delay Analysis

SmartTime Version v12.3
Microsemi Corporation - Microsemi Libero Software Release v12.3 (Version 12.800.0.16)
Date: Fri Mar  6 17:21:24 2020


Design: top
Family: PolarFire
Die: MPF300TS
Package: FCG1152
Temperature Range: -40 - 100 C
Voltage Range: 0.97 - 1.03 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Multi Corner Report Operating Conditions: slow_lv_ht, slow_lv_lt, fast_hv_lt
Scenario for Timing Analysis: timing_analysis


Path 1
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_packed_tmr2[130]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_fifo_wr_data_tmr2[130]:D
  Delay (ns):              0.172
  Slack (ns):              0.097
  Arrival (ns):            4.062
  Required (ns):           3.965
  Operating Conditions: fast_hv_lt

Path 2
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_224/dfi_odt_p2_r1_tmr2[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_224/dfi_odt_p2_r2[0]:D
  Delay (ns):              0.189
  Slack (ns):              0.118
  Arrival (ns):            4.067
  Required (ns):           3.949
  Operating Conditions: fast_hv_lt

Path 3
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_delay_fifo_rd_data_reg_early_tmr2[9]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_delay_fifo_rd_data_reg_tmr3[9]:D
  Delay (ns):              0.191
  Slack (ns):              0.119
  Arrival (ns):            4.063
  Required (ns):           3.944
  Operating Conditions: fast_hv_lt

Path 4
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/current_state_tmr2[22]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/current_state_tmr3[19]:D
  Delay (ns):              0.229
  Slack (ns):              0.119
  Arrival (ns):            4.123
  Required (ns):           4.004
  Operating Conditions: fast_hv_lt

Path 5
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/rdPtr_s1_tmr3[1]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/rdPtr_s2[1]:D
  Delay (ns):              0.191
  Slack (ns):              0.119
  Arrival (ns):            2.079
  Required (ns):           1.960
  Operating Conditions: fast_hv_lt

Path 6
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_RChan/rdPtr_s1[2]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_RChan/rdPtr_s2_tmr3[2]:D
  Delay (ns):              0.191
  Slack (ns):              0.119
  Arrival (ns):            4.065
  Required (ns):           3.946
  Operating Conditions: fast_hv_lt

Path 7
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_141/lat_n0.resettable.data_shifter_1_[110]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_141/lat_n0.resettable.data_shifter_2__tmr3[110]:D
  Delay (ns):              0.191
  Slack (ns):              0.119
  Arrival (ns):            4.094
  Required (ns):           3.975
  Operating Conditions: fast_hv_lt

Path 8
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg1_tmr2[16]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg2_tmr2[16]:D
  Delay (ns):              0.191
  Slack (ns):              0.119
  Arrival (ns):            4.082
  Required (ns):           3.963
  Operating Conditions: fast_hv_lt

Path 9
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_79/MSC_i_80/MSC_i_95/din_gray_r_tmr2[7]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_79/MSC_i_80/MSC_i_95/MSC_i_97/MSC_i_99/s0_tmr3:D
  Delay (ns):              0.190
  Slack (ns):              0.119
  Arrival (ns):            4.076
  Required (ns):           3.957
  Operating Conditions: fast_hv_lt

Path 10
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_7/MSC_i_8/MSC_i_24/MSC_i_26/MSC_i_30/s0_tmr3:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_7/MSC_i_8/MSC_i_24/MSC_i_26/MSC_i_30/s1:D
  Delay (ns):              0.190
  Slack (ns):              0.119
  Arrival (ns):            4.059
  Required (ns):           3.940
  Operating Conditions: fast_hv_lt

Path 11
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/w_valid_sh_tmr2[8]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/w_valid_sh_tmr2[9]:D
  Delay (ns):              0.190
  Slack (ns):              0.119
  Arrival (ns):            4.091
  Required (ns):           3.972
  Operating Conditions: fast_hv_lt

Path 12
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/w_valid_attr_sh_gen[0].w_valid_attr_sh[0]_tmr2[10]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/w_valid_attr_sh_gen[0].w_valid_attr_sh[0]_tmr2[11]:D
  Delay (ns):              0.190
  Slack (ns):              0.119
  Arrival (ns):            4.086
  Required (ns):           3.967
  Operating Conditions: fast_hv_lt

Path 13
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_152/data_shifter_gen[24].data_shifter[24]_tmr2[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_152/data_shifter_gen[23].data_shifter[23]_tmr3[0]:D
  Delay (ns):              0.191
  Slack (ns):              0.119
  Arrival (ns):            4.101
  Required (ns):           3.982
  Operating Conditions: fast_hv_lt

Path 14
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg4_tmr3[1]:D
  Delay (ns):              0.191
  Slack (ns):              0.119
  Arrival (ns):            4.082
  Required (ns):           3.963
  Operating Conditions: fast_hv_lt

Path 15
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3[69]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg4_tmr2[69]:D
  Delay (ns):              0.191
  Slack (ns):              0.119
  Arrival (ns):            4.054
  Required (ns):           3.935
  Operating Conditions: fast_hv_lt

Path 16
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_packed_tmr2[26]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_fifo_wr_data_tmr2[26]:D
  Delay (ns):              0.190
  Slack (ns):              0.119
  Arrival (ns):            4.058
  Required (ns):           3.939
  Operating Conditions: fast_hv_lt

Path 17
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_packed_tmr2[45]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_fifo_wr_data_tmr2[45]:D
  Delay (ns):              0.190
  Slack (ns):              0.119
  Arrival (ns):            4.056
  Required (ns):           3.937
  Operating Conditions: fast_hv_lt

Path 18
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_packed_tmr3[126]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_fifo_wr_data_tmr3[126]:D
  Delay (ns):              0.190
  Slack (ns):              0.119
  Arrival (ns):            4.069
  Required (ns):           3.950
  Operating Conditions: fast_hv_lt

Path 19
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_packed_tmr3[17]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_fifo_wr_data[17]:D
  Delay (ns):              0.190
  Slack (ns):              0.119
  Arrival (ns):            4.057
  Required (ns):           3.938
  Operating Conditions: fast_hv_lt

Path 20
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_packed_tmr3[29]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_fifo_wr_data_tmr3[29]:D
  Delay (ns):              0.190
  Slack (ns):              0.119
  Arrival (ns):            4.064
  Required (ns):           3.945
  Operating Conditions: fast_hv_lt

Path 21
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_packed_tmr3[60]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_fifo_wr_data_tmr2[60]:D
  Delay (ns):              0.190
  Slack (ns):              0.119
  Arrival (ns):            4.064
  Required (ns):           3.945
  Operating Conditions: fast_hv_lt

Path 22
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/dfi_rddata_r_tmr2[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/l_rd_data_to_mp_r_tmr2[1]:D
  Delay (ns):              0.191
  Slack (ns):              0.119
  Arrival (ns):            4.073
  Required (ns):           3.954
  Operating Conditions: fast_hv_lt

Path 23
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/source_valid/sync_1/reg_0/q_tmr2:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/source_valid/sync_0/reg_0/q_tmr3:D
  Delay (ns):              0.191
  Slack (ns):              0.119
  Arrival (ns):            2.056
  Required (ns):           1.937
  Operating Conditions: fast_hv_lt

Path 24
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/sink_valid/sync_1/reg_0/q_tmr2:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/sink_valid/sync_0/reg_0/q_tmr3:D
  Delay (ns):              0.190
  Slack (ns):              0.119
  Arrival (ns):            2.076
  Required (ns):           1.957
  Operating Conditions: fast_hv_lt

Path 25
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg1_tmr2[49]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg2_tmr3[49]:D
  Delay (ns):              0.191
  Slack (ns):              0.119
  Arrival (ns):            4.054
  Required (ns):           3.935
  Operating Conditions: fast_hv_lt

Path 26
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg1_tmr2[86]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg2_tmr2[86]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.057
  Required (ns):           3.937
  Operating Conditions: fast_hv_lt

Path 27
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg1_tmr2[7]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg2_tmr3[7]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.090
  Required (ns):           3.970
  Operating Conditions: fast_hv_lt

Path 28
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg1_tmr2[75]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg2_tmr3[75]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.056
  Required (ns):           3.936
  Operating Conditions: fast_hv_lt

Path 29
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_75/MSC_i_76/gen_sc_level.wr_aready_tmr2:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/rd_data_asm_fifo_almost_full_tmr2:D
  Delay (ns):              0.194
  Slack (ns):              0.120
  Arrival (ns):            4.077
  Required (ns):           3.957
  Operating Conditions: fast_hv_lt

Path 30
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg1[40]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg2_tmr3[40]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.068
  Required (ns):           3.948
  Operating Conditions: fast_hv_lt

Path 31
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/LANE_CTRL/dfi_rddata_valid_tmr3:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata_valid_tmr3:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.084
  Required (ns):           3.964
  Operating Conditions: fast_hv_lt

Path 32
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk3.rrs/sDat_tmr2[16]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[12]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            2.102
  Required (ns):           1.982
  Operating Conditions: fast_hv_lt

Path 33
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk3.rrs/sDat_tmr2[59]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[55]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            2.092
  Required (ns):           1.972
  Operating Conditions: fast_hv_lt

Path 34
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_ARChan/rdPtr_s1_tmr3[1]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_ARChan/rdPtr_s2_tmr2[1]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            2.063
  Required (ns):           1.943
  Operating Conditions: fast_hv_lt

Path 35
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_BChan/rdPtr_s1_tmr2[2]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_BChan/rdPtr_s2_tmr2[2]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.047
  Required (ns):           3.927
  Operating Conditions: fast_hv_lt

Path 36
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata_tmr2[24]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/dfi_rddata_w0_i_tmr2[24]:D
  Delay (ns):              0.188
  Slack (ns):              0.120
  Arrival (ns):            4.072
  Required (ns):           3.952
  Operating Conditions: fast_hv_lt

Path 37
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata_tmr2[78]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/dfi_rddata_w2_i_tmr3[14]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.075
  Required (ns):           3.955
  Operating Conditions: fast_hv_lt

Path 38
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_tmr2[52]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2_tmr3[52]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.060
  Required (ns):           3.940
  Operating Conditions: fast_hv_lt

Path 39
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_tmr2[94]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2_tmr3[94]:D
  Delay (ns):              0.188
  Slack (ns):              0.120
  Arrival (ns):            4.053
  Required (ns):           3.933
  Operating Conditions: fast_hv_lt

Path 40
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_tmr3[82]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2_tmr3[82]:D
  Delay (ns):              0.187
  Slack (ns):              0.120
  Arrival (ns):            4.079
  Required (ns):           3.959
  Operating Conditions: fast_hv_lt

Path 41
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/current_state_tmr3[21]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/current_state_tmr3[18]:D
  Delay (ns):              0.188
  Slack (ns):              0.120
  Arrival (ns):            4.087
  Required (ns):           3.967
  Operating Conditions: fast_hv_lt

Path 42
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_152/data_shifter_gen[21].data_shifter[21]_tmr3[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_152/data_shifter_gen[20].data_shifter[20]_tmr3[1]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.098
  Required (ns):           3.978
  Operating Conditions: fast_hv_lt

Path 43
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_152/data_shifter_gen[24].data_shifter[24]_tmr2[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_152/data_shifter_gen[23].data_shifter[23]_tmr2[1]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.096
  Required (ns):           3.976
  Operating Conditions: fast_hv_lt

Path 44
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_56/MSC_i_58/MSC_i_65/s0_tmr3:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_56/MSC_i_58/MSC_i_65/s1_tmr3:D
  Delay (ns):              0.188
  Slack (ns):              0.120
  Arrival (ns):            4.055
  Required (ns):           3.935
  Operating Conditions: fast_hv_lt

Path 45
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_152/data_shifter_gen[9].data_shifter[9]_tmr3[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_152/data_shifter_gen[8].data_shifter[8]_tmr3[1]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.097
  Required (ns):           3.977
  Operating Conditions: fast_hv_lt

Path 46
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/w_valid_attr_sh_gen[0].w_valid_attr_sh[0]_tmr2[16]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/w_valid_attr_sh_gen[0].w_valid_attr_sh[0]_tmr3[17]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.093
  Required (ns):           3.973
  Operating Conditions: fast_hv_lt

Path 47
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/w_valid_attr_sh_gen[0].w_valid_attr_sh[0]_tmr2[19]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/w_valid_attr_sh_gen[0].w_valid_attr_sh[0]_tmr3[20]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.096
  Required (ns):           3.976
  Operating Conditions: fast_hv_lt

Path 48
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/w_valid_attr_sh_gen[1].w_valid_attr_sh[1]_tmr2[11]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/w_valid_attr_sh_gen[1].w_valid_attr_sh[1]_tmr2[12]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.077
  Required (ns):           3.957
  Operating Conditions: fast_hv_lt

Path 49
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/w_valid_sh_tmr2[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/w_valid_sh_tmr2[4]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.089
  Required (ns):           3.969
  Operating Conditions: fast_hv_lt

Path 50
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/w_valid_sh_tmr3[7]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/w_valid_sh_tmr2[8]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.093
  Required (ns):           3.973
  Operating Conditions: fast_hv_lt

Path 51
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_195/MSC_i_198/lat_n0.nonresettable.data_shifter[0]_tmr2[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_195/MSC_i_198/lat_n0.nonresettable.data_shifter[1]_tmr3[1]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.093
  Required (ns):           3.973
  Operating Conditions: fast_hv_lt

Path 52
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_195/back_mux_sel_tmr2[15]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_195/and_mux_sel_queue.and_mux_sel_queue_ram4_[15]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.066
  Required (ns):           3.946
  Operating Conditions: fast_hv_lt

Path 53
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_223/data_shifter_gen[1].data_shifter[1]_tmr2[64]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[69]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.075
  Required (ns):           3.955
  Operating Conditions: fast_hv_lt

Path 54
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_223/data_shifter_gen[1].data_shifter[1]_tmr3[47]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_tmr3[60]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.084
  Required (ns):           3.964
  Operating Conditions: fast_hv_lt

Path 55
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_223/data_shifter_gen[1].data_shifter[1]_tmr3[71]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_tmr3[125]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.077
  Required (ns):           3.957
  Operating Conditions: fast_hv_lt

Path 56
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_225/l_d_req_sr_tmr2[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_225/l_d_req_sr_tmr2[1]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.088
  Required (ns):           3.968
  Operating Conditions: fast_hv_lt

Path 57
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3_tmr2[79]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg4_tmr3[79]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.048
  Required (ns):           3.928
  Operating Conditions: fast_hv_lt

Path 58
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/dcache/s2_victim_tag_tmr3[18]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/dcache/probe_bits_address[31]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            2.098
  Required (ns):           1.978
  Operating Conditions: fast_hv_lt

Path 59
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/source_valid/sync_1/reg_0/q:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/source_valid/sync_0/reg_0/q_tmr2:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            2.087
  Required (ns):           1.967
  Operating Conditions: fast_hv_lt

Path 60
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_3/reg_0/q_tmr2:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_2/reg_0/q_tmr3:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            2.073
  Required (ns):           1.953
  Operating Conditions: fast_hv_lt

Path 61
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_2/reg_0/q_tmr2:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_1/reg_0/q_tmr3:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            2.074
  Required (ns):           1.954
  Operating Conditions: fast_hv_lt

Path 62
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_packed_tmr3[33]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_fifo_wr_data_tmr2[33]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.077
  Required (ns):           3.957
  Operating Conditions: fast_hv_lt

Path 63
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_packed_tmr2[53]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_fifo_wr_data_tmr3[53]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.046
  Required (ns):           3.926
  Operating Conditions: fast_hv_lt

Path 64
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_delay_fifo_rd_data_reg_early_tmr2[58]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_delay_fifo_rd_data_reg_tmr2[58]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.093
  Required (ns):           3.973
  Operating Conditions: fast_hv_lt

Path 65
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_en_reg3_0_tmr3:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_en_reg4_tmr3:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.048
  Required (ns):           3.928
  Operating Conditions: fast_hv_lt

Path 66
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_en_reg1_tmr2:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_en_reg2_tmr3:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.048
  Required (ns):           3.928
  Operating Conditions: fast_hv_lt

Path 67
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3_tmr3[9]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg4_tmr3[9]:D
  Delay (ns):              0.188
  Slack (ns):              0.120
  Arrival (ns):            4.074
  Required (ns):           3.954
  Operating Conditions: fast_hv_lt

Path 68
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3_tmr3[86]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg4_tmr2[86]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.056
  Required (ns):           3.936
  Operating Conditions: fast_hv_lt

Path 69
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3_tmr3[5]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg4_tmr2[5]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.071
  Required (ns):           3.951
  Operating Conditions: fast_hv_lt

Path 70
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3_tmr3[28]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg4_tmr2[28]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.064
  Required (ns):           3.944
  Operating Conditions: fast_hv_lt

Path 71
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3_tmr2[27]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg4_tmr2[27]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.078
  Required (ns):           3.958
  Operating Conditions: fast_hv_lt

Path 72
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3_tmr2[20]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg4_tmr3[20]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.065
  Required (ns):           3.945
  Operating Conditions: fast_hv_lt

Path 73
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3[81]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg4_tmr3[81]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.056
  Required (ns):           3.936
  Operating Conditions: fast_hv_lt

Path 74
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg2_tmr3[24]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3_tmr3[24]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.067
  Required (ns):           3.947
  Operating Conditions: fast_hv_lt

Path 75
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg2_tmr2[68]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3_tmr3[68]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.056
  Required (ns):           3.936
  Operating Conditions: fast_hv_lt

Path 76
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg2_tmr2[58]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3_tmr2[58]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.050
  Required (ns):           3.930
  Operating Conditions: fast_hv_lt

Path 77
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg2_tmr2[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3_tmr3[2]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.085
  Required (ns):           3.965
  Operating Conditions: fast_hv_lt

Path 78
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg2_tmr2[27]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3_tmr3[27]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.077
  Required (ns):           3.957
  Operating Conditions: fast_hv_lt

Path 79
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg2[51]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3_tmr3[51]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.060
  Required (ns):           3.940
  Operating Conditions: fast_hv_lt

Path 80
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg1_tmr3[10]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg2_tmr2[10]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.062
  Required (ns):           3.942
  Operating Conditions: fast_hv_lt

Path 81
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_AWChan/rdPtr_s1_tmr2[2]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_AWChan/rdPtr_s2_tmr3[2]:D
  Delay (ns):              0.193
  Slack (ns):              0.121
  Arrival (ns):            2.059
  Required (ns):           1.938
  Operating Conditions: fast_hv_lt

Path 82
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/delay_ctrl_instances[0].U_DELAY_CTRL/out_reg_tmr2[2]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW_SELA_tmr3[2]:D
  Delay (ns):              0.193
  Slack (ns):              0.121
  Arrival (ns):            4.072
  Required (ns):           3.951
  Operating Conditions: fast_hv_lt

Path 83
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/delay_ctrl_instances[0].U_DELAY_CTRL/out_reg_tmr2[6]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW_SELA_tmr2[6]:D
  Delay (ns):              0.193
  Slack (ns):              0.121
  Arrival (ns):            4.078
  Required (ns):           3.957
  Operating Conditions: fast_hv_lt

Path 84
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[50]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2_tmr2[50]:D
  Delay (ns):              0.193
  Slack (ns):              0.121
  Arrival (ns):            4.092
  Required (ns):           3.971
  Operating Conditions: fast_hv_lt

Path 85
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_tmr2[123]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2_tmr2[123]:D
  Delay (ns):              0.188
  Slack (ns):              0.121
  Arrival (ns):            4.065
  Required (ns):           3.944
  Operating Conditions: fast_hv_lt

Path 86
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_tmr2[5]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[1]:D
  Delay (ns):              0.192
  Slack (ns):              0.121
  Arrival (ns):            2.088
  Required (ns):           1.967
  Operating Conditions: fast_hv_lt

Path 87
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata_tmr3[86]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/dfi_rddata_w2_i_tmr3[22]:D
  Delay (ns):              0.188
  Slack (ns):              0.121
  Arrival (ns):            4.084
  Required (ns):           3.963
  Operating Conditions: fast_hv_lt

Path 88
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata_tmr3[71]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/dfi_rddata_w2_i_tmr3[7]:D
  Delay (ns):              0.188
  Slack (ns):              0.121
  Arrival (ns):            4.075
  Required (ns):           3.954
  Operating Conditions: fast_hv_lt

Path 89
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata_tmr3[6]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/dfi_rddata_w0_i_tmr3[6]:D
  Delay (ns):              0.193
  Slack (ns):              0.121
  Arrival (ns):            4.091
  Required (ns):           3.970
  Operating Conditions: fast_hv_lt

Path 90
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata_tmr3[14]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/dfi_rddata_w0_i_tmr2[14]:D
  Delay (ns):              0.189
  Slack (ns):              0.121
  Arrival (ns):            4.072
  Required (ns):           3.951
  Operating Conditions: fast_hv_lt

Path 91
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata_tmr3[105]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/dfi_rddata_w3_i_tmr2[9]:D
  Delay (ns):              0.188
  Slack (ns):              0.121
  Arrival (ns):            4.076
  Required (ns):           3.955
  Operating Conditions: fast_hv_lt

Path 92
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata_tmr2[83]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/dfi_rddata_w2_i_tmr3[19]:D
  Delay (ns):              0.193
  Slack (ns):              0.121
  Arrival (ns):            4.078
  Required (ns):           3.957
  Operating Conditions: fast_hv_lt

Path 93
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata_tmr2[13]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/dfi_rddata_w0_i_tmr2[13]:D
  Delay (ns):              0.189
  Slack (ns):              0.121
  Arrival (ns):            4.083
  Required (ns):           3.962
  Operating Conditions: fast_hv_lt

Path 94
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata_tmr2[117]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/dfi_rddata_w3_i_tmr3[21]:D
  Delay (ns):              0.189
  Slack (ns):              0.121
  Arrival (ns):            4.066
  Required (ns):           3.945
  Operating Conditions: fast_hv_lt

Path 95
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[118]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/dfi_rddata_w3_i_tmr3[22]:D
  Delay (ns):              0.192
  Slack (ns):              0.121
  Arrival (ns):            4.094
  Required (ns):           3.973
  Operating Conditions: fast_hv_lt

Path 96
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/wrPtr_s1_tmr2[1]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/wrPtr_s2_tmr2[1]:D
  Delay (ns):              0.193
  Slack (ns):              0.121
  Arrival (ns):            4.078
  Required (ns):           3.957
  Operating Conditions: fast_hv_lt

Path 97
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int_tmr3[10]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE_tmr3[10]:D
  Delay (ns):              0.189
  Slack (ns):              0.121
  Arrival (ns):            4.059
  Required (ns):           3.938
  Operating Conditions: fast_hv_lt

Path 98
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_AWChan/rdPtr_s1_tmr2[0]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_AWChan/rdPtr_s2_tmr2[0]:D
  Delay (ns):              0.193
  Slack (ns):              0.121
  Arrival (ns):            2.059
  Required (ns):           1.938
  Operating Conditions: fast_hv_lt

Path 99
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int_tmr2[6]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE_tmr2[6]:D
  Delay (ns):              0.193
  Slack (ns):              0.121
  Arrival (ns):            4.105
  Required (ns):           3.984
  Operating Conditions: fast_hv_lt

Path 100
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/genblk1.rsync/sysReset_f1_tmr2:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/genblk1.rsync/sysReset_tmr2:D
  Delay (ns):              0.189
  Slack (ns):              0.121
  Arrival (ns):            4.056
  Required (ns):           3.935
  Operating Conditions: fast_hv_lt

