
rtos_filetest_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009280  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000118  08009520  08009520  0000a520  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009638  08009638  0000b064  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009638  08009638  0000a638  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009640  08009640  0000b064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009640  08009640  0000a640  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009644  08009644  0000a644  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000064  24000000  08009648  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004d68  24000064  080096ac  0000b064  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  24004dcc  080096ac  0000bdcc  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0000b064  2**0
                  CONTENTS, READONLY
 12 .debug_info   00025f88  00000000  00000000  0000b092  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004664  00000000  00000000  0003101a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001c78  00000000  00000000  00035680  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001616  00000000  00000000  000372f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003f03f  00000000  00000000  0003890e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00023690  00000000  00000000  0007794d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0019c9b5  00000000  00000000  0009afdd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00237992  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007c24  00000000  00000000  002379d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000074  00000000  00000000  0023f5fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000064 	.word	0x24000064
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08009508 	.word	0x08009508

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000068 	.word	0x24000068
 80002dc:	08009508 	.word	0x08009508

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b988 	b.w	8000618 <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9d08      	ldr	r5, [sp, #32]
 8000326:	468e      	mov	lr, r1
 8000328:	4604      	mov	r4, r0
 800032a:	4688      	mov	r8, r1
 800032c:	2b00      	cmp	r3, #0
 800032e:	d14a      	bne.n	80003c6 <__udivmoddi4+0xa6>
 8000330:	428a      	cmp	r2, r1
 8000332:	4617      	mov	r7, r2
 8000334:	d962      	bls.n	80003fc <__udivmoddi4+0xdc>
 8000336:	fab2 f682 	clz	r6, r2
 800033a:	b14e      	cbz	r6, 8000350 <__udivmoddi4+0x30>
 800033c:	f1c6 0320 	rsb	r3, r6, #32
 8000340:	fa01 f806 	lsl.w	r8, r1, r6
 8000344:	fa20 f303 	lsr.w	r3, r0, r3
 8000348:	40b7      	lsls	r7, r6
 800034a:	ea43 0808 	orr.w	r8, r3, r8
 800034e:	40b4      	lsls	r4, r6
 8000350:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000354:	fa1f fc87 	uxth.w	ip, r7
 8000358:	fbb8 f1fe 	udiv	r1, r8, lr
 800035c:	0c23      	lsrs	r3, r4, #16
 800035e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000362:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000366:	fb01 f20c 	mul.w	r2, r1, ip
 800036a:	429a      	cmp	r2, r3
 800036c:	d909      	bls.n	8000382 <__udivmoddi4+0x62>
 800036e:	18fb      	adds	r3, r7, r3
 8000370:	f101 30ff 	add.w	r0, r1, #4294967295
 8000374:	f080 80ea 	bcs.w	800054c <__udivmoddi4+0x22c>
 8000378:	429a      	cmp	r2, r3
 800037a:	f240 80e7 	bls.w	800054c <__udivmoddi4+0x22c>
 800037e:	3902      	subs	r1, #2
 8000380:	443b      	add	r3, r7
 8000382:	1a9a      	subs	r2, r3, r2
 8000384:	b2a3      	uxth	r3, r4
 8000386:	fbb2 f0fe 	udiv	r0, r2, lr
 800038a:	fb0e 2210 	mls	r2, lr, r0, r2
 800038e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000392:	fb00 fc0c 	mul.w	ip, r0, ip
 8000396:	459c      	cmp	ip, r3
 8000398:	d909      	bls.n	80003ae <__udivmoddi4+0x8e>
 800039a:	18fb      	adds	r3, r7, r3
 800039c:	f100 32ff 	add.w	r2, r0, #4294967295
 80003a0:	f080 80d6 	bcs.w	8000550 <__udivmoddi4+0x230>
 80003a4:	459c      	cmp	ip, r3
 80003a6:	f240 80d3 	bls.w	8000550 <__udivmoddi4+0x230>
 80003aa:	443b      	add	r3, r7
 80003ac:	3802      	subs	r0, #2
 80003ae:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003b2:	eba3 030c 	sub.w	r3, r3, ip
 80003b6:	2100      	movs	r1, #0
 80003b8:	b11d      	cbz	r5, 80003c2 <__udivmoddi4+0xa2>
 80003ba:	40f3      	lsrs	r3, r6
 80003bc:	2200      	movs	r2, #0
 80003be:	e9c5 3200 	strd	r3, r2, [r5]
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d905      	bls.n	80003d6 <__udivmoddi4+0xb6>
 80003ca:	b10d      	cbz	r5, 80003d0 <__udivmoddi4+0xb0>
 80003cc:	e9c5 0100 	strd	r0, r1, [r5]
 80003d0:	2100      	movs	r1, #0
 80003d2:	4608      	mov	r0, r1
 80003d4:	e7f5      	b.n	80003c2 <__udivmoddi4+0xa2>
 80003d6:	fab3 f183 	clz	r1, r3
 80003da:	2900      	cmp	r1, #0
 80003dc:	d146      	bne.n	800046c <__udivmoddi4+0x14c>
 80003de:	4573      	cmp	r3, lr
 80003e0:	d302      	bcc.n	80003e8 <__udivmoddi4+0xc8>
 80003e2:	4282      	cmp	r2, r0
 80003e4:	f200 8105 	bhi.w	80005f2 <__udivmoddi4+0x2d2>
 80003e8:	1a84      	subs	r4, r0, r2
 80003ea:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ee:	2001      	movs	r0, #1
 80003f0:	4690      	mov	r8, r2
 80003f2:	2d00      	cmp	r5, #0
 80003f4:	d0e5      	beq.n	80003c2 <__udivmoddi4+0xa2>
 80003f6:	e9c5 4800 	strd	r4, r8, [r5]
 80003fa:	e7e2      	b.n	80003c2 <__udivmoddi4+0xa2>
 80003fc:	2a00      	cmp	r2, #0
 80003fe:	f000 8090 	beq.w	8000522 <__udivmoddi4+0x202>
 8000402:	fab2 f682 	clz	r6, r2
 8000406:	2e00      	cmp	r6, #0
 8000408:	f040 80a4 	bne.w	8000554 <__udivmoddi4+0x234>
 800040c:	1a8a      	subs	r2, r1, r2
 800040e:	0c03      	lsrs	r3, r0, #16
 8000410:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000414:	b280      	uxth	r0, r0
 8000416:	b2bc      	uxth	r4, r7
 8000418:	2101      	movs	r1, #1
 800041a:	fbb2 fcfe 	udiv	ip, r2, lr
 800041e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000422:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000426:	fb04 f20c 	mul.w	r2, r4, ip
 800042a:	429a      	cmp	r2, r3
 800042c:	d907      	bls.n	800043e <__udivmoddi4+0x11e>
 800042e:	18fb      	adds	r3, r7, r3
 8000430:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000434:	d202      	bcs.n	800043c <__udivmoddi4+0x11c>
 8000436:	429a      	cmp	r2, r3
 8000438:	f200 80e0 	bhi.w	80005fc <__udivmoddi4+0x2dc>
 800043c:	46c4      	mov	ip, r8
 800043e:	1a9b      	subs	r3, r3, r2
 8000440:	fbb3 f2fe 	udiv	r2, r3, lr
 8000444:	fb0e 3312 	mls	r3, lr, r2, r3
 8000448:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800044c:	fb02 f404 	mul.w	r4, r2, r4
 8000450:	429c      	cmp	r4, r3
 8000452:	d907      	bls.n	8000464 <__udivmoddi4+0x144>
 8000454:	18fb      	adds	r3, r7, r3
 8000456:	f102 30ff 	add.w	r0, r2, #4294967295
 800045a:	d202      	bcs.n	8000462 <__udivmoddi4+0x142>
 800045c:	429c      	cmp	r4, r3
 800045e:	f200 80ca 	bhi.w	80005f6 <__udivmoddi4+0x2d6>
 8000462:	4602      	mov	r2, r0
 8000464:	1b1b      	subs	r3, r3, r4
 8000466:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800046a:	e7a5      	b.n	80003b8 <__udivmoddi4+0x98>
 800046c:	f1c1 0620 	rsb	r6, r1, #32
 8000470:	408b      	lsls	r3, r1
 8000472:	fa22 f706 	lsr.w	r7, r2, r6
 8000476:	431f      	orrs	r7, r3
 8000478:	fa0e f401 	lsl.w	r4, lr, r1
 800047c:	fa20 f306 	lsr.w	r3, r0, r6
 8000480:	fa2e fe06 	lsr.w	lr, lr, r6
 8000484:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000488:	4323      	orrs	r3, r4
 800048a:	fa00 f801 	lsl.w	r8, r0, r1
 800048e:	fa1f fc87 	uxth.w	ip, r7
 8000492:	fbbe f0f9 	udiv	r0, lr, r9
 8000496:	0c1c      	lsrs	r4, r3, #16
 8000498:	fb09 ee10 	mls	lr, r9, r0, lr
 800049c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80004a0:	fb00 fe0c 	mul.w	lr, r0, ip
 80004a4:	45a6      	cmp	lr, r4
 80004a6:	fa02 f201 	lsl.w	r2, r2, r1
 80004aa:	d909      	bls.n	80004c0 <__udivmoddi4+0x1a0>
 80004ac:	193c      	adds	r4, r7, r4
 80004ae:	f100 3aff 	add.w	sl, r0, #4294967295
 80004b2:	f080 809c 	bcs.w	80005ee <__udivmoddi4+0x2ce>
 80004b6:	45a6      	cmp	lr, r4
 80004b8:	f240 8099 	bls.w	80005ee <__udivmoddi4+0x2ce>
 80004bc:	3802      	subs	r0, #2
 80004be:	443c      	add	r4, r7
 80004c0:	eba4 040e 	sub.w	r4, r4, lr
 80004c4:	fa1f fe83 	uxth.w	lr, r3
 80004c8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004cc:	fb09 4413 	mls	r4, r9, r3, r4
 80004d0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004d4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004d8:	45a4      	cmp	ip, r4
 80004da:	d908      	bls.n	80004ee <__udivmoddi4+0x1ce>
 80004dc:	193c      	adds	r4, r7, r4
 80004de:	f103 3eff 	add.w	lr, r3, #4294967295
 80004e2:	f080 8082 	bcs.w	80005ea <__udivmoddi4+0x2ca>
 80004e6:	45a4      	cmp	ip, r4
 80004e8:	d97f      	bls.n	80005ea <__udivmoddi4+0x2ca>
 80004ea:	3b02      	subs	r3, #2
 80004ec:	443c      	add	r4, r7
 80004ee:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004f2:	eba4 040c 	sub.w	r4, r4, ip
 80004f6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004fa:	4564      	cmp	r4, ip
 80004fc:	4673      	mov	r3, lr
 80004fe:	46e1      	mov	r9, ip
 8000500:	d362      	bcc.n	80005c8 <__udivmoddi4+0x2a8>
 8000502:	d05f      	beq.n	80005c4 <__udivmoddi4+0x2a4>
 8000504:	b15d      	cbz	r5, 800051e <__udivmoddi4+0x1fe>
 8000506:	ebb8 0203 	subs.w	r2, r8, r3
 800050a:	eb64 0409 	sbc.w	r4, r4, r9
 800050e:	fa04 f606 	lsl.w	r6, r4, r6
 8000512:	fa22 f301 	lsr.w	r3, r2, r1
 8000516:	431e      	orrs	r6, r3
 8000518:	40cc      	lsrs	r4, r1
 800051a:	e9c5 6400 	strd	r6, r4, [r5]
 800051e:	2100      	movs	r1, #0
 8000520:	e74f      	b.n	80003c2 <__udivmoddi4+0xa2>
 8000522:	fbb1 fcf2 	udiv	ip, r1, r2
 8000526:	0c01      	lsrs	r1, r0, #16
 8000528:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800052c:	b280      	uxth	r0, r0
 800052e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000532:	463b      	mov	r3, r7
 8000534:	4638      	mov	r0, r7
 8000536:	463c      	mov	r4, r7
 8000538:	46b8      	mov	r8, r7
 800053a:	46be      	mov	lr, r7
 800053c:	2620      	movs	r6, #32
 800053e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000542:	eba2 0208 	sub.w	r2, r2, r8
 8000546:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800054a:	e766      	b.n	800041a <__udivmoddi4+0xfa>
 800054c:	4601      	mov	r1, r0
 800054e:	e718      	b.n	8000382 <__udivmoddi4+0x62>
 8000550:	4610      	mov	r0, r2
 8000552:	e72c      	b.n	80003ae <__udivmoddi4+0x8e>
 8000554:	f1c6 0220 	rsb	r2, r6, #32
 8000558:	fa2e f302 	lsr.w	r3, lr, r2
 800055c:	40b7      	lsls	r7, r6
 800055e:	40b1      	lsls	r1, r6
 8000560:	fa20 f202 	lsr.w	r2, r0, r2
 8000564:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000568:	430a      	orrs	r2, r1
 800056a:	fbb3 f8fe 	udiv	r8, r3, lr
 800056e:	b2bc      	uxth	r4, r7
 8000570:	fb0e 3318 	mls	r3, lr, r8, r3
 8000574:	0c11      	lsrs	r1, r2, #16
 8000576:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800057a:	fb08 f904 	mul.w	r9, r8, r4
 800057e:	40b0      	lsls	r0, r6
 8000580:	4589      	cmp	r9, r1
 8000582:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000586:	b280      	uxth	r0, r0
 8000588:	d93e      	bls.n	8000608 <__udivmoddi4+0x2e8>
 800058a:	1879      	adds	r1, r7, r1
 800058c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000590:	d201      	bcs.n	8000596 <__udivmoddi4+0x276>
 8000592:	4589      	cmp	r9, r1
 8000594:	d81f      	bhi.n	80005d6 <__udivmoddi4+0x2b6>
 8000596:	eba1 0109 	sub.w	r1, r1, r9
 800059a:	fbb1 f9fe 	udiv	r9, r1, lr
 800059e:	fb09 f804 	mul.w	r8, r9, r4
 80005a2:	fb0e 1119 	mls	r1, lr, r9, r1
 80005a6:	b292      	uxth	r2, r2
 80005a8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80005ac:	4542      	cmp	r2, r8
 80005ae:	d229      	bcs.n	8000604 <__udivmoddi4+0x2e4>
 80005b0:	18ba      	adds	r2, r7, r2
 80005b2:	f109 31ff 	add.w	r1, r9, #4294967295
 80005b6:	d2c4      	bcs.n	8000542 <__udivmoddi4+0x222>
 80005b8:	4542      	cmp	r2, r8
 80005ba:	d2c2      	bcs.n	8000542 <__udivmoddi4+0x222>
 80005bc:	f1a9 0102 	sub.w	r1, r9, #2
 80005c0:	443a      	add	r2, r7
 80005c2:	e7be      	b.n	8000542 <__udivmoddi4+0x222>
 80005c4:	45f0      	cmp	r8, lr
 80005c6:	d29d      	bcs.n	8000504 <__udivmoddi4+0x1e4>
 80005c8:	ebbe 0302 	subs.w	r3, lr, r2
 80005cc:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005d0:	3801      	subs	r0, #1
 80005d2:	46e1      	mov	r9, ip
 80005d4:	e796      	b.n	8000504 <__udivmoddi4+0x1e4>
 80005d6:	eba7 0909 	sub.w	r9, r7, r9
 80005da:	4449      	add	r1, r9
 80005dc:	f1a8 0c02 	sub.w	ip, r8, #2
 80005e0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e4:	fb09 f804 	mul.w	r8, r9, r4
 80005e8:	e7db      	b.n	80005a2 <__udivmoddi4+0x282>
 80005ea:	4673      	mov	r3, lr
 80005ec:	e77f      	b.n	80004ee <__udivmoddi4+0x1ce>
 80005ee:	4650      	mov	r0, sl
 80005f0:	e766      	b.n	80004c0 <__udivmoddi4+0x1a0>
 80005f2:	4608      	mov	r0, r1
 80005f4:	e6fd      	b.n	80003f2 <__udivmoddi4+0xd2>
 80005f6:	443b      	add	r3, r7
 80005f8:	3a02      	subs	r2, #2
 80005fa:	e733      	b.n	8000464 <__udivmoddi4+0x144>
 80005fc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000600:	443b      	add	r3, r7
 8000602:	e71c      	b.n	800043e <__udivmoddi4+0x11e>
 8000604:	4649      	mov	r1, r9
 8000606:	e79c      	b.n	8000542 <__udivmoddi4+0x222>
 8000608:	eba1 0109 	sub.w	r1, r1, r9
 800060c:	46c4      	mov	ip, r8
 800060e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000612:	fb09 f804 	mul.w	r8, r9, r4
 8000616:	e7c4      	b.n	80005a2 <__udivmoddi4+0x282>

08000618 <__aeabi_idiv0>:
 8000618:	4770      	bx	lr
 800061a:	bf00      	nop

0800061c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800061c:	b480      	push	{r7}
 800061e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000620:	4b49      	ldr	r3, [pc, #292]	@ (8000748 <SystemInit+0x12c>)
 8000622:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000626:	4a48      	ldr	r2, [pc, #288]	@ (8000748 <SystemInit+0x12c>)
 8000628:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800062c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 8000630:	4b45      	ldr	r3, [pc, #276]	@ (8000748 <SystemInit+0x12c>)
 8000632:	691b      	ldr	r3, [r3, #16]
 8000634:	4a44      	ldr	r2, [pc, #272]	@ (8000748 <SystemInit+0x12c>)
 8000636:	f043 0310 	orr.w	r3, r3, #16
 800063a:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800063c:	4b43      	ldr	r3, [pc, #268]	@ (800074c <SystemInit+0x130>)
 800063e:	681b      	ldr	r3, [r3, #0]
 8000640:	f003 030f 	and.w	r3, r3, #15
 8000644:	2b06      	cmp	r3, #6
 8000646:	d807      	bhi.n	8000658 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000648:	4b40      	ldr	r3, [pc, #256]	@ (800074c <SystemInit+0x130>)
 800064a:	681b      	ldr	r3, [r3, #0]
 800064c:	f023 030f 	bic.w	r3, r3, #15
 8000650:	4a3e      	ldr	r2, [pc, #248]	@ (800074c <SystemInit+0x130>)
 8000652:	f043 0307 	orr.w	r3, r3, #7
 8000656:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000658:	4b3d      	ldr	r3, [pc, #244]	@ (8000750 <SystemInit+0x134>)
 800065a:	681b      	ldr	r3, [r3, #0]
 800065c:	4a3c      	ldr	r2, [pc, #240]	@ (8000750 <SystemInit+0x134>)
 800065e:	f043 0301 	orr.w	r3, r3, #1
 8000662:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000664:	4b3a      	ldr	r3, [pc, #232]	@ (8000750 <SystemInit+0x134>)
 8000666:	2200      	movs	r2, #0
 8000668:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800066a:	4b39      	ldr	r3, [pc, #228]	@ (8000750 <SystemInit+0x134>)
 800066c:	681a      	ldr	r2, [r3, #0]
 800066e:	4938      	ldr	r1, [pc, #224]	@ (8000750 <SystemInit+0x134>)
 8000670:	4b38      	ldr	r3, [pc, #224]	@ (8000754 <SystemInit+0x138>)
 8000672:	4013      	ands	r3, r2
 8000674:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000676:	4b35      	ldr	r3, [pc, #212]	@ (800074c <SystemInit+0x130>)
 8000678:	681b      	ldr	r3, [r3, #0]
 800067a:	f003 0308 	and.w	r3, r3, #8
 800067e:	2b00      	cmp	r3, #0
 8000680:	d007      	beq.n	8000692 <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000682:	4b32      	ldr	r3, [pc, #200]	@ (800074c <SystemInit+0x130>)
 8000684:	681b      	ldr	r3, [r3, #0]
 8000686:	f023 030f 	bic.w	r3, r3, #15
 800068a:	4a30      	ldr	r2, [pc, #192]	@ (800074c <SystemInit+0x130>)
 800068c:	f043 0307 	orr.w	r3, r3, #7
 8000690:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000692:	4b2f      	ldr	r3, [pc, #188]	@ (8000750 <SystemInit+0x134>)
 8000694:	2200      	movs	r2, #0
 8000696:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000698:	4b2d      	ldr	r3, [pc, #180]	@ (8000750 <SystemInit+0x134>)
 800069a:	2200      	movs	r2, #0
 800069c:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800069e:	4b2c      	ldr	r3, [pc, #176]	@ (8000750 <SystemInit+0x134>)
 80006a0:	2200      	movs	r2, #0
 80006a2:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80006a4:	4b2a      	ldr	r3, [pc, #168]	@ (8000750 <SystemInit+0x134>)
 80006a6:	4a2c      	ldr	r2, [pc, #176]	@ (8000758 <SystemInit+0x13c>)
 80006a8:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80006aa:	4b29      	ldr	r3, [pc, #164]	@ (8000750 <SystemInit+0x134>)
 80006ac:	4a2b      	ldr	r2, [pc, #172]	@ (800075c <SystemInit+0x140>)
 80006ae:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80006b0:	4b27      	ldr	r3, [pc, #156]	@ (8000750 <SystemInit+0x134>)
 80006b2:	4a2b      	ldr	r2, [pc, #172]	@ (8000760 <SystemInit+0x144>)
 80006b4:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80006b6:	4b26      	ldr	r3, [pc, #152]	@ (8000750 <SystemInit+0x134>)
 80006b8:	2200      	movs	r2, #0
 80006ba:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80006bc:	4b24      	ldr	r3, [pc, #144]	@ (8000750 <SystemInit+0x134>)
 80006be:	4a28      	ldr	r2, [pc, #160]	@ (8000760 <SystemInit+0x144>)
 80006c0:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80006c2:	4b23      	ldr	r3, [pc, #140]	@ (8000750 <SystemInit+0x134>)
 80006c4:	2200      	movs	r2, #0
 80006c6:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80006c8:	4b21      	ldr	r3, [pc, #132]	@ (8000750 <SystemInit+0x134>)
 80006ca:	4a25      	ldr	r2, [pc, #148]	@ (8000760 <SystemInit+0x144>)
 80006cc:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80006ce:	4b20      	ldr	r3, [pc, #128]	@ (8000750 <SystemInit+0x134>)
 80006d0:	2200      	movs	r2, #0
 80006d2:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80006d4:	4b1e      	ldr	r3, [pc, #120]	@ (8000750 <SystemInit+0x134>)
 80006d6:	681b      	ldr	r3, [r3, #0]
 80006d8:	4a1d      	ldr	r2, [pc, #116]	@ (8000750 <SystemInit+0x134>)
 80006da:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80006de:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80006e0:	4b1b      	ldr	r3, [pc, #108]	@ (8000750 <SystemInit+0x134>)
 80006e2:	2200      	movs	r2, #0
 80006e4:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 80006e6:	4b1f      	ldr	r3, [pc, #124]	@ (8000764 <SystemInit+0x148>)
 80006e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80006ea:	4a1e      	ldr	r2, [pc, #120]	@ (8000764 <SystemInit+0x148>)
 80006ec:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80006f0:	6253      	str	r3, [r2, #36]	@ 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80006f2:	4b1d      	ldr	r3, [pc, #116]	@ (8000768 <SystemInit+0x14c>)
 80006f4:	681a      	ldr	r2, [r3, #0]
 80006f6:	4b1d      	ldr	r3, [pc, #116]	@ (800076c <SystemInit+0x150>)
 80006f8:	4013      	ands	r3, r2
 80006fa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80006fe:	d202      	bcs.n	8000706 <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000700:	4b1b      	ldr	r3, [pc, #108]	@ (8000770 <SystemInit+0x154>)
 8000702:	2201      	movs	r2, #1
 8000704:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#elif defined(CORE_CM7)
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8000706:	4b12      	ldr	r3, [pc, #72]	@ (8000750 <SystemInit+0x134>)
 8000708:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800070c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000710:	2b00      	cmp	r3, #0
 8000712:	d113      	bne.n	800073c <SystemInit+0x120>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000714:	4b0e      	ldr	r3, [pc, #56]	@ (8000750 <SystemInit+0x134>)
 8000716:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800071a:	4a0d      	ldr	r2, [pc, #52]	@ (8000750 <SystemInit+0x134>)
 800071c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000720:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000724:	4b13      	ldr	r3, [pc, #76]	@ (8000774 <SystemInit+0x158>)
 8000726:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 800072a:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 800072c:	4b08      	ldr	r3, [pc, #32]	@ (8000750 <SystemInit+0x134>)
 800072e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000732:	4a07      	ldr	r2, [pc, #28]	@ (8000750 <SystemInit+0x134>)
 8000734:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000738:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 800073c:	bf00      	nop
 800073e:	46bd      	mov	sp, r7
 8000740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000744:	4770      	bx	lr
 8000746:	bf00      	nop
 8000748:	e000ed00 	.word	0xe000ed00
 800074c:	52002000 	.word	0x52002000
 8000750:	58024400 	.word	0x58024400
 8000754:	eaf6ed7f 	.word	0xeaf6ed7f
 8000758:	02020200 	.word	0x02020200
 800075c:	01ff0000 	.word	0x01ff0000
 8000760:	01010280 	.word	0x01010280
 8000764:	580000c0 	.word	0x580000c0
 8000768:	5c001000 	.word	0x5c001000
 800076c:	ffff0000 	.word	0xffff0000
 8000770:	51008108 	.word	0x51008108
 8000774:	52004000 	.word	0x52004000

08000778 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000778:	b480      	push	{r7}
 800077a:	af00      	add	r7, sp, #0
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#elif defined(USE_PWR_DIRECT_SMPS_SUPPLY) && defined(SMPS)
  /* Exit Run* mode */
  PWR->CR3 &= ~(PWR_CR3_LDOEN);
 800077c:	4b09      	ldr	r3, [pc, #36]	@ (80007a4 <ExitRun0Mode+0x2c>)
 800077e:	68db      	ldr	r3, [r3, #12]
 8000780:	4a08      	ldr	r2, [pc, #32]	@ (80007a4 <ExitRun0Mode+0x2c>)
 8000782:	f023 0302 	bic.w	r3, r3, #2
 8000786:	60d3      	str	r3, [r2, #12]
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000788:	bf00      	nop
 800078a:	4b06      	ldr	r3, [pc, #24]	@ (80007a4 <ExitRun0Mode+0x2c>)
 800078c:	685b      	ldr	r3, [r3, #4]
 800078e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000792:	2b00      	cmp	r3, #0
 8000794:	d0f9      	beq.n	800078a <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8000796:	bf00      	nop
 8000798:	bf00      	nop
 800079a:	46bd      	mov	sp, r7
 800079c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a0:	4770      	bx	lr
 80007a2:	bf00      	nop
 80007a4:	58024800 	.word	0x58024800

080007a8 <writeDebug>:

extern UART_HandleTypeDef huart3;


void writeDebug(const char *buffer, uint8_t length)
{
 80007a8:	b580      	push	{r7, lr}
 80007aa:	b082      	sub	sp, #8
 80007ac:	af00      	add	r7, sp, #0
 80007ae:	6078      	str	r0, [r7, #4]
 80007b0:	460b      	mov	r3, r1
 80007b2:	70fb      	strb	r3, [r7, #3]
	HAL_UART_Transmit(&huart3, (uint8_t *) buffer, length, HAL_MAX_DELAY);
 80007b4:	78fb      	ldrb	r3, [r7, #3]
 80007b6:	b29a      	uxth	r2, r3
 80007b8:	f04f 33ff 	mov.w	r3, #4294967295
 80007bc:	6879      	ldr	r1, [r7, #4]
 80007be:	4803      	ldr	r0, [pc, #12]	@ (80007cc <writeDebug+0x24>)
 80007c0:	f004 fc6e 	bl	80050a0 <HAL_UART_Transmit>
}
 80007c4:	bf00      	nop
 80007c6:	3708      	adds	r7, #8
 80007c8:	46bd      	mov	sp, r7
 80007ca:	bd80      	pop	{r7, pc}
 80007cc:	24000178 	.word	0x24000178

080007d0 <writeDebugString>:


// print a string to the serial console
void writeDebugString(const char *buffer)
{
 80007d0:	b580      	push	{r7, lr}
 80007d2:	b082      	sub	sp, #8
 80007d4:	af00      	add	r7, sp, #0
 80007d6:	6078      	str	r0, [r7, #4]
	writeDebug(buffer, strlen(buffer));
 80007d8:	6878      	ldr	r0, [r7, #4]
 80007da:	f7ff fd81 	bl	80002e0 <strlen>
 80007de:	4603      	mov	r3, r0
 80007e0:	b2db      	uxtb	r3, r3
 80007e2:	4619      	mov	r1, r3
 80007e4:	6878      	ldr	r0, [r7, #4]
 80007e6:	f7ff ffdf 	bl	80007a8 <writeDebug>
}
 80007ea:	bf00      	nop
 80007ec:	3708      	adds	r7, #8
 80007ee:	46bd      	mov	sp, r7
 80007f0:	bd80      	pop	{r7, pc}
	...

080007f4 <MX_FDCAN1_Init>:

FDCAN_HandleTypeDef hfdcan1;

/* FDCAN1 init function */
void MX_FDCAN1_Init(void)
{
 80007f4:	b580      	push	{r7, lr}
 80007f6:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 80007f8:	4b2e      	ldr	r3, [pc, #184]	@ (80008b4 <MX_FDCAN1_Init+0xc0>)
 80007fa:	4a2f      	ldr	r2, [pc, #188]	@ (80008b8 <MX_FDCAN1_Init+0xc4>)
 80007fc:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 80007fe:	4b2d      	ldr	r3, [pc, #180]	@ (80008b4 <MX_FDCAN1_Init+0xc0>)
 8000800:	2200      	movs	r2, #0
 8000802:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8000804:	4b2b      	ldr	r3, [pc, #172]	@ (80008b4 <MX_FDCAN1_Init+0xc0>)
 8000806:	2200      	movs	r2, #0
 8000808:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 800080a:	4b2a      	ldr	r3, [pc, #168]	@ (80008b4 <MX_FDCAN1_Init+0xc0>)
 800080c:	2200      	movs	r2, #0
 800080e:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8000810:	4b28      	ldr	r3, [pc, #160]	@ (80008b4 <MX_FDCAN1_Init+0xc0>)
 8000812:	2200      	movs	r2, #0
 8000814:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8000816:	4b27      	ldr	r3, [pc, #156]	@ (80008b4 <MX_FDCAN1_Init+0xc0>)
 8000818:	2200      	movs	r2, #0
 800081a:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 16;
 800081c:	4b25      	ldr	r3, [pc, #148]	@ (80008b4 <MX_FDCAN1_Init+0xc0>)
 800081e:	2210      	movs	r2, #16
 8000820:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 8000822:	4b24      	ldr	r3, [pc, #144]	@ (80008b4 <MX_FDCAN1_Init+0xc0>)
 8000824:	2201      	movs	r2, #1
 8000826:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 1;
 8000828:	4b22      	ldr	r3, [pc, #136]	@ (80008b4 <MX_FDCAN1_Init+0xc0>)
 800082a:	2201      	movs	r2, #1
 800082c:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 1;
 800082e:	4b21      	ldr	r3, [pc, #132]	@ (80008b4 <MX_FDCAN1_Init+0xc0>)
 8000830:	2201      	movs	r2, #1
 8000832:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 8000834:	4b1f      	ldr	r3, [pc, #124]	@ (80008b4 <MX_FDCAN1_Init+0xc0>)
 8000836:	2201      	movs	r2, #1
 8000838:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 800083a:	4b1e      	ldr	r3, [pc, #120]	@ (80008b4 <MX_FDCAN1_Init+0xc0>)
 800083c:	2201      	movs	r2, #1
 800083e:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 8000840:	4b1c      	ldr	r3, [pc, #112]	@ (80008b4 <MX_FDCAN1_Init+0xc0>)
 8000842:	2201      	movs	r2, #1
 8000844:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 8000846:	4b1b      	ldr	r3, [pc, #108]	@ (80008b4 <MX_FDCAN1_Init+0xc0>)
 8000848:	2201      	movs	r2, #1
 800084a:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 800084c:	4b19      	ldr	r3, [pc, #100]	@ (80008b4 <MX_FDCAN1_Init+0xc0>)
 800084e:	2200      	movs	r2, #0
 8000850:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.StdFiltersNbr = 0;
 8000852:	4b18      	ldr	r3, [pc, #96]	@ (80008b4 <MX_FDCAN1_Init+0xc0>)
 8000854:	2200      	movs	r2, #0
 8000856:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.ExtFiltersNbr = 0;
 8000858:	4b16      	ldr	r3, [pc, #88]	@ (80008b4 <MX_FDCAN1_Init+0xc0>)
 800085a:	2200      	movs	r2, #0
 800085c:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 0;
 800085e:	4b15      	ldr	r3, [pc, #84]	@ (80008b4 <MX_FDCAN1_Init+0xc0>)
 8000860:	2200      	movs	r2, #0
 8000862:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8000864:	4b13      	ldr	r3, [pc, #76]	@ (80008b4 <MX_FDCAN1_Init+0xc0>)
 8000866:	2204      	movs	r2, #4
 8000868:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 800086a:	4b12      	ldr	r3, [pc, #72]	@ (80008b4 <MX_FDCAN1_Init+0xc0>)
 800086c:	2200      	movs	r2, #0
 800086e:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8000870:	4b10      	ldr	r3, [pc, #64]	@ (80008b4 <MX_FDCAN1_Init+0xc0>)
 8000872:	2204      	movs	r2, #4
 8000874:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan1.Init.RxBuffersNbr = 0;
 8000876:	4b0f      	ldr	r3, [pc, #60]	@ (80008b4 <MX_FDCAN1_Init+0xc0>)
 8000878:	2200      	movs	r2, #0
 800087a:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 800087c:	4b0d      	ldr	r3, [pc, #52]	@ (80008b4 <MX_FDCAN1_Init+0xc0>)
 800087e:	2204      	movs	r2, #4
 8000880:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan1.Init.TxEventsNbr = 0;
 8000882:	4b0c      	ldr	r3, [pc, #48]	@ (80008b4 <MX_FDCAN1_Init+0xc0>)
 8000884:	2200      	movs	r2, #0
 8000886:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan1.Init.TxBuffersNbr = 0;
 8000888:	4b0a      	ldr	r3, [pc, #40]	@ (80008b4 <MX_FDCAN1_Init+0xc0>)
 800088a:	2200      	movs	r2, #0
 800088c:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 0;
 800088e:	4b09      	ldr	r3, [pc, #36]	@ (80008b4 <MX_FDCAN1_Init+0xc0>)
 8000890:	2200      	movs	r2, #0
 8000892:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000894:	4b07      	ldr	r3, [pc, #28]	@ (80008b4 <MX_FDCAN1_Init+0xc0>)
 8000896:	2200      	movs	r2, #0
 8000898:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 800089a:	4b06      	ldr	r3, [pc, #24]	@ (80008b4 <MX_FDCAN1_Init+0xc0>)
 800089c:	2204      	movs	r2, #4
 800089e:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 80008a0:	4804      	ldr	r0, [pc, #16]	@ (80008b4 <MX_FDCAN1_Init+0xc0>)
 80008a2:	f000 fd23 	bl	80012ec <HAL_FDCAN_Init>
 80008a6:	4603      	mov	r3, r0
 80008a8:	2b00      	cmp	r3, #0
 80008aa:	d001      	beq.n	80008b0 <MX_FDCAN1_Init+0xbc>
  {
    Error_Handler();
 80008ac:	f000 f98e 	bl	8000bcc <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 80008b0:	bf00      	nop
 80008b2:	bd80      	pop	{r7, pc}
 80008b4:	24000080 	.word	0x24000080
 80008b8:	4000a000 	.word	0x4000a000

080008bc <HAL_FDCAN_MspInit>:

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 80008bc:	b580      	push	{r7, lr}
 80008be:	b0ba      	sub	sp, #232	@ 0xe8
 80008c0:	af00      	add	r7, sp, #0
 80008c2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008c4:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80008c8:	2200      	movs	r2, #0
 80008ca:	601a      	str	r2, [r3, #0]
 80008cc:	605a      	str	r2, [r3, #4]
 80008ce:	609a      	str	r2, [r3, #8]
 80008d0:	60da      	str	r2, [r3, #12]
 80008d2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80008d4:	f107 0310 	add.w	r3, r7, #16
 80008d8:	22c0      	movs	r2, #192	@ 0xc0
 80008da:	2100      	movs	r1, #0
 80008dc:	4618      	mov	r0, r3
 80008de:	f008 fd2f 	bl	8009340 <memset>
  if(fdcanHandle->Instance==FDCAN1)
 80008e2:	687b      	ldr	r3, [r7, #4]
 80008e4:	681b      	ldr	r3, [r3, #0]
 80008e6:	4a27      	ldr	r2, [pc, #156]	@ (8000984 <HAL_FDCAN_MspInit+0xc8>)
 80008e8:	4293      	cmp	r3, r2
 80008ea:	d147      	bne.n	800097c <HAL_FDCAN_MspInit+0xc0>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 80008ec:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80008f0:	f04f 0300 	mov.w	r3, #0
 80008f4:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 80008f8:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80008fc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000900:	f107 0310 	add.w	r3, r7, #16
 8000904:	4618      	mov	r0, r3
 8000906:	f002 fa87 	bl	8002e18 <HAL_RCCEx_PeriphCLKConfig>
 800090a:	4603      	mov	r3, r0
 800090c:	2b00      	cmp	r3, #0
 800090e:	d001      	beq.n	8000914 <HAL_FDCAN_MspInit+0x58>
    {
      Error_Handler();
 8000910:	f000 f95c 	bl	8000bcc <Error_Handler>
    }

    /* FDCAN1 clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8000914:	4b1c      	ldr	r3, [pc, #112]	@ (8000988 <HAL_FDCAN_MspInit+0xcc>)
 8000916:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 800091a:	4a1b      	ldr	r2, [pc, #108]	@ (8000988 <HAL_FDCAN_MspInit+0xcc>)
 800091c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000920:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 8000924:	4b18      	ldr	r3, [pc, #96]	@ (8000988 <HAL_FDCAN_MspInit+0xcc>)
 8000926:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 800092a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800092e:	60fb      	str	r3, [r7, #12]
 8000930:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000932:	4b15      	ldr	r3, [pc, #84]	@ (8000988 <HAL_FDCAN_MspInit+0xcc>)
 8000934:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000938:	4a13      	ldr	r2, [pc, #76]	@ (8000988 <HAL_FDCAN_MspInit+0xcc>)
 800093a:	f043 0301 	orr.w	r3, r3, #1
 800093e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000942:	4b11      	ldr	r3, [pc, #68]	@ (8000988 <HAL_FDCAN_MspInit+0xcc>)
 8000944:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000948:	f003 0301 	and.w	r3, r3, #1
 800094c:	60bb      	str	r3, [r7, #8]
 800094e:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000950:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8000954:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000958:	2302      	movs	r3, #2
 800095a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800095e:	2300      	movs	r3, #0
 8000960:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000964:	2300      	movs	r3, #0
 8000966:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 800096a:	2309      	movs	r3, #9
 800096c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000970:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000974:	4619      	mov	r1, r3
 8000976:	4805      	ldr	r0, [pc, #20]	@ (800098c <HAL_FDCAN_MspInit+0xd0>)
 8000978:	f001 f81c 	bl	80019b4 <HAL_GPIO_Init>

  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }
}
 800097c:	bf00      	nop
 800097e:	37e8      	adds	r7, #232	@ 0xe8
 8000980:	46bd      	mov	sp, r7
 8000982:	bd80      	pop	{r7, pc}
 8000984:	4000a000 	.word	0x4000a000
 8000988:	58024400 	.word	0x58024400
 800098c:	58020000 	.word	0x58020000

08000990 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000990:	b580      	push	{r7, lr}
 8000992:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of exTask01 */
  exTask01Handle = osThreadNew(StartTask01, NULL, &exTask01_attributes);
 8000994:	4a08      	ldr	r2, [pc, #32]	@ (80009b8 <MX_FREERTOS_Init+0x28>)
 8000996:	2100      	movs	r1, #0
 8000998:	4808      	ldr	r0, [pc, #32]	@ (80009bc <MX_FREERTOS_Init+0x2c>)
 800099a:	f005 ff5f 	bl	800685c <osThreadNew>
 800099e:	4603      	mov	r3, r0
 80009a0:	4a07      	ldr	r2, [pc, #28]	@ (80009c0 <MX_FREERTOS_Init+0x30>)
 80009a2:	6013      	str	r3, [r2, #0]

  /* creation of exTask02 */
  exTask02Handle = osThreadNew(StartTask02, NULL, &exTask02_attributes);
 80009a4:	4a07      	ldr	r2, [pc, #28]	@ (80009c4 <MX_FREERTOS_Init+0x34>)
 80009a6:	2100      	movs	r1, #0
 80009a8:	4807      	ldr	r0, [pc, #28]	@ (80009c8 <MX_FREERTOS_Init+0x38>)
 80009aa:	f005 ff57 	bl	800685c <osThreadNew>
 80009ae:	4603      	mov	r3, r0
 80009b0:	4a06      	ldr	r2, [pc, #24]	@ (80009cc <MX_FREERTOS_Init+0x3c>)
 80009b2:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 80009b4:	bf00      	nop
 80009b6:	bd80      	pop	{r7, pc}
 80009b8:	080095c8 	.word	0x080095c8
 80009bc:	080009d1 	.word	0x080009d1
 80009c0:	24000120 	.word	0x24000120
 80009c4:	080095ec 	.word	0x080095ec
 80009c8:	080009e1 	.word	0x080009e1
 80009cc:	24000124 	.word	0x24000124

080009d0 <StartTask01>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartTask01 */
void StartTask01(void *argument)
{
 80009d0:	b580      	push	{r7, lr}
 80009d2:	b082      	sub	sp, #8
 80009d4:	af00      	add	r7, sp, #0
 80009d6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask01 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80009d8:	2001      	movs	r0, #1
 80009da:	f005 ffd1 	bl	8006980 <osDelay>
 80009de:	e7fb      	b.n	80009d8 <StartTask01+0x8>

080009e0 <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void *argument)
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	b082      	sub	sp, #8
 80009e4:	af00      	add	r7, sp, #0
 80009e6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80009e8:	2001      	movs	r0, #1
 80009ea:	f005 ffc9 	bl	8006980 <osDelay>
 80009ee:	e7fb      	b.n	80009e8 <StartTask02+0x8>

080009f0 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Pinout Configuration
*/
void MX_GPIO_Init(void)
{
 80009f0:	b480      	push	{r7}
 80009f2:	b085      	sub	sp, #20
 80009f4:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009f6:	4b19      	ldr	r3, [pc, #100]	@ (8000a5c <MX_GPIO_Init+0x6c>)
 80009f8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009fc:	4a17      	ldr	r2, [pc, #92]	@ (8000a5c <MX_GPIO_Init+0x6c>)
 80009fe:	f043 0302 	orr.w	r3, r3, #2
 8000a02:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a06:	4b15      	ldr	r3, [pc, #84]	@ (8000a5c <MX_GPIO_Init+0x6c>)
 8000a08:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a0c:	f003 0302 	and.w	r3, r3, #2
 8000a10:	60fb      	str	r3, [r7, #12]
 8000a12:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a14:	4b11      	ldr	r3, [pc, #68]	@ (8000a5c <MX_GPIO_Init+0x6c>)
 8000a16:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a1a:	4a10      	ldr	r2, [pc, #64]	@ (8000a5c <MX_GPIO_Init+0x6c>)
 8000a1c:	f043 0304 	orr.w	r3, r3, #4
 8000a20:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a24:	4b0d      	ldr	r3, [pc, #52]	@ (8000a5c <MX_GPIO_Init+0x6c>)
 8000a26:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a2a:	f003 0304 	and.w	r3, r3, #4
 8000a2e:	60bb      	str	r3, [r7, #8]
 8000a30:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a32:	4b0a      	ldr	r3, [pc, #40]	@ (8000a5c <MX_GPIO_Init+0x6c>)
 8000a34:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a38:	4a08      	ldr	r2, [pc, #32]	@ (8000a5c <MX_GPIO_Init+0x6c>)
 8000a3a:	f043 0301 	orr.w	r3, r3, #1
 8000a3e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a42:	4b06      	ldr	r3, [pc, #24]	@ (8000a5c <MX_GPIO_Init+0x6c>)
 8000a44:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a48:	f003 0301 	and.w	r3, r3, #1
 8000a4c:	607b      	str	r3, [r7, #4]
 8000a4e:	687b      	ldr	r3, [r7, #4]

}
 8000a50:	bf00      	nop
 8000a52:	3714      	adds	r7, #20
 8000a54:	46bd      	mov	sp, r7
 8000a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a5a:	4770      	bx	lr
 8000a5c:	58024400 	.word	0x58024400

08000a60 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a60:	b580      	push	{r7, lr}
 8000a62:	b08a      	sub	sp, #40	@ 0x28
 8000a64:	af00      	add	r7, sp, #0
#endif /* DUAL_CORE_BOOT_SYNC_SEQUENCE */
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a66:	f000 faf9 	bl	800105c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a6a:	f000 f81f 	bl	8000aac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a6e:	f7ff ffbf 	bl	80009f0 <MX_GPIO_Init>
  MX_FDCAN1_Init();
 8000a72:	f7ff febf 	bl	80007f4 <MX_FDCAN1_Init>
  MX_USART3_UART_Init();
 8000a76:	f000 f973 	bl	8000d60 <MX_USART3_UART_Init>
  MX_USART6_UART_Init();
 8000a7a:	f000 f9bd 	bl	8000df8 <MX_USART6_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 8000a7e:	f005 fea3 	bl	80067c8 <osKernelInitialize>
  MX_FREERTOS_Init();
 8000a82:	f7ff ff85 	bl	8000990 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8000a86:	f005 fec3 	bl	8006810 <osKernelStart>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	if (count>10)
 8000a8a:	4b06      	ldr	r3, [pc, #24]	@ (8000aa4 <main+0x44>)
 8000a8c:	681b      	ldr	r3, [r3, #0]
 8000a8e:	2b0a      	cmp	r3, #10
 8000a90:	dd02      	ble.n	8000a98 <main+0x38>
	{
		writeDebugString("Disconnected from Jetson!\r\n");
 8000a92:	4805      	ldr	r0, [pc, #20]	@ (8000aa8 <main+0x48>)
 8000a94:	f7ff fe9c 	bl	80007d0 <writeDebugString>
	}
	uint8_t packet[4 + 4 * 9];
	writeToJetson(packet, 4 + 4 * 9);
 8000a98:	463b      	mov	r3, r7
 8000a9a:	2128      	movs	r1, #40	@ 0x28
 8000a9c:	4618      	mov	r0, r3
 8000a9e:	f000 f89b 	bl	8000bd8 <writeToJetson>
  {
 8000aa2:	e7f2      	b.n	8000a8a <main+0x2a>
 8000aa4:	24000128 	.word	0x24000128
 8000aa8:	08009538 	.word	0x08009538

08000aac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	b09c      	sub	sp, #112	@ 0x70
 8000ab0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ab2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ab6:	224c      	movs	r2, #76	@ 0x4c
 8000ab8:	2100      	movs	r1, #0
 8000aba:	4618      	mov	r0, r3
 8000abc:	f008 fc40 	bl	8009340 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ac0:	1d3b      	adds	r3, r7, #4
 8000ac2:	2220      	movs	r2, #32
 8000ac4:	2100      	movs	r1, #0
 8000ac6:	4618      	mov	r0, r3
 8000ac8:	f008 fc3a 	bl	8009340 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8000acc:	2004      	movs	r0, #4
 8000ace:	f001 f921 	bl	8001d14 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	603b      	str	r3, [r7, #0]
 8000ad6:	4b32      	ldr	r3, [pc, #200]	@ (8000ba0 <SystemClock_Config+0xf4>)
 8000ad8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000ada:	4a31      	ldr	r2, [pc, #196]	@ (8000ba0 <SystemClock_Config+0xf4>)
 8000adc:	f023 0301 	bic.w	r3, r3, #1
 8000ae0:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8000ae2:	4b2f      	ldr	r3, [pc, #188]	@ (8000ba0 <SystemClock_Config+0xf4>)
 8000ae4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000ae6:	f003 0301 	and.w	r3, r3, #1
 8000aea:	603b      	str	r3, [r7, #0]
 8000aec:	4b2d      	ldr	r3, [pc, #180]	@ (8000ba4 <SystemClock_Config+0xf8>)
 8000aee:	699b      	ldr	r3, [r3, #24]
 8000af0:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000af4:	4a2b      	ldr	r2, [pc, #172]	@ (8000ba4 <SystemClock_Config+0xf8>)
 8000af6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000afa:	6193      	str	r3, [r2, #24]
 8000afc:	4b29      	ldr	r3, [pc, #164]	@ (8000ba4 <SystemClock_Config+0xf8>)
 8000afe:	699b      	ldr	r3, [r3, #24]
 8000b00:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000b04:	603b      	str	r3, [r7, #0]
 8000b06:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000b08:	bf00      	nop
 8000b0a:	4b26      	ldr	r3, [pc, #152]	@ (8000ba4 <SystemClock_Config+0xf8>)
 8000b0c:	699b      	ldr	r3, [r3, #24]
 8000b0e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000b12:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000b16:	d1f8      	bne.n	8000b0a <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000b18:	2302      	movs	r3, #2
 8000b1a:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000b1c:	2301      	movs	r3, #1
 8000b1e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000b20:	2340      	movs	r3, #64	@ 0x40
 8000b22:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b24:	2302      	movs	r3, #2
 8000b26:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000b28:	2300      	movs	r3, #0
 8000b2a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000b2c:	2304      	movs	r3, #4
 8000b2e:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 15;
 8000b30:	230f      	movs	r3, #15
 8000b32:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000b34:	2302      	movs	r3, #2
 8000b36:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 6;
 8000b38:	2306      	movs	r3, #6
 8000b3a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000b3c:	2302      	movs	r3, #2
 8000b3e:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000b40:	230c      	movs	r3, #12
 8000b42:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000b44:	2300      	movs	r3, #0
 8000b46:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000b48:	2300      	movs	r3, #0
 8000b4a:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b4c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b50:	4618      	mov	r0, r3
 8000b52:	f001 f939 	bl	8001dc8 <HAL_RCC_OscConfig>
 8000b56:	4603      	mov	r3, r0
 8000b58:	2b00      	cmp	r3, #0
 8000b5a:	d001      	beq.n	8000b60 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8000b5c:	f000 f836 	bl	8000bcc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b60:	233f      	movs	r3, #63	@ 0x3f
 8000b62:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000b64:	2300      	movs	r3, #0
 8000b66:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000b68:	2300      	movs	r3, #0
 8000b6a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8000b70:	2300      	movs	r3, #0
 8000b72:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000b74:	2340      	movs	r3, #64	@ 0x40
 8000b76:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000b78:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000b7c:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8000b7e:	2300      	movs	r3, #0
 8000b80:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000b82:	1d3b      	adds	r3, r7, #4
 8000b84:	2101      	movs	r1, #1
 8000b86:	4618      	mov	r0, r3
 8000b88:	f001 fd78 	bl	800267c <HAL_RCC_ClockConfig>
 8000b8c:	4603      	mov	r3, r0
 8000b8e:	2b00      	cmp	r3, #0
 8000b90:	d001      	beq.n	8000b96 <SystemClock_Config+0xea>
  {
    Error_Handler();
 8000b92:	f000 f81b 	bl	8000bcc <Error_Handler>
  }
}
 8000b96:	bf00      	nop
 8000b98:	3770      	adds	r7, #112	@ 0x70
 8000b9a:	46bd      	mov	sp, r7
 8000b9c:	bd80      	pop	{r7, pc}
 8000b9e:	bf00      	nop
 8000ba0:	58000400 	.word	0x58000400
 8000ba4:	58024800 	.word	0x58024800

08000ba8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	b082      	sub	sp, #8
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	681b      	ldr	r3, [r3, #0]
 8000bb4:	4a04      	ldr	r2, [pc, #16]	@ (8000bc8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000bb6:	4293      	cmp	r3, r2
 8000bb8:	d101      	bne.n	8000bbe <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000bba:	f000 fa8b 	bl	80010d4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000bbe:	bf00      	nop
 8000bc0:	3708      	adds	r7, #8
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	bd80      	pop	{r7, pc}
 8000bc6:	bf00      	nop
 8000bc8:	40001000 	.word	0x40001000

08000bcc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000bcc:	b480      	push	{r7}
 8000bce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000bd0:	b672      	cpsid	i
}
 8000bd2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000bd4:	bf00      	nop
 8000bd6:	e7fd      	b.n	8000bd4 <Error_Handler+0x8>

08000bd8 <writeToJetson>:
	};
}

// writes a single packet to Jetson on UART 6
void writeToJetson(uint8_t *packet, uint8_t payload_size)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	b082      	sub	sp, #8
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	6078      	str	r0, [r7, #4]
 8000be0:	460b      	mov	r3, r1
 8000be2:	70fb      	strb	r3, [r7, #3]
	HAL_UART_Transmit_IT(&huart6, packet, payload_size);
 8000be4:	78fb      	ldrb	r3, [r7, #3]
 8000be6:	b29b      	uxth	r3, r3
 8000be8:	461a      	mov	r2, r3
 8000bea:	6879      	ldr	r1, [r7, #4]
 8000bec:	4803      	ldr	r0, [pc, #12]	@ (8000bfc <writeToJetson+0x24>)
 8000bee:	f004 fae5 	bl	80051bc <HAL_UART_Transmit_IT>
}
 8000bf2:	bf00      	nop
 8000bf4:	3708      	adds	r7, #8
 8000bf6:	46bd      	mov	sp, r7
 8000bf8:	bd80      	pop	{r7, pc}
 8000bfa:	bf00      	nop
 8000bfc:	2400020c 	.word	0x2400020c

08000c00 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	b082      	sub	sp, #8
 8000c04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c06:	4b0c      	ldr	r3, [pc, #48]	@ (8000c38 <HAL_MspInit+0x38>)
 8000c08:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000c0c:	4a0a      	ldr	r2, [pc, #40]	@ (8000c38 <HAL_MspInit+0x38>)
 8000c0e:	f043 0302 	orr.w	r3, r3, #2
 8000c12:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000c16:	4b08      	ldr	r3, [pc, #32]	@ (8000c38 <HAL_MspInit+0x38>)
 8000c18:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000c1c:	f003 0302 	and.w	r3, r3, #2
 8000c20:	607b      	str	r3, [r7, #4]
 8000c22:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000c24:	2200      	movs	r2, #0
 8000c26:	210f      	movs	r1, #15
 8000c28:	f06f 0001 	mvn.w	r0, #1
 8000c2c:	f000 fb36 	bl	800129c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c30:	bf00      	nop
 8000c32:	3708      	adds	r7, #8
 8000c34:	46bd      	mov	sp, r7
 8000c36:	bd80      	pop	{r7, pc}
 8000c38:	58024400 	.word	0x58024400

08000c3c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	b090      	sub	sp, #64	@ 0x40
 8000c40:	af00      	add	r7, sp, #0
 8000c42:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock, uwAPB1Prescaler;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  /*Configure the TIM6 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	2b0f      	cmp	r3, #15
 8000c48:	d827      	bhi.n	8000c9a <HAL_InitTick+0x5e>
   {
     HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	6879      	ldr	r1, [r7, #4]
 8000c4e:	2036      	movs	r0, #54	@ 0x36
 8000c50:	f000 fb24 	bl	800129c <HAL_NVIC_SetPriority>

     /* Enable the TIM6 global Interrupt */
     HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000c54:	2036      	movs	r0, #54	@ 0x36
 8000c56:	f000 fb3b 	bl	80012d0 <HAL_NVIC_EnableIRQ>
     uwTickPrio = TickPriority;
 8000c5a:	4a29      	ldr	r2, [pc, #164]	@ (8000d00 <HAL_InitTick+0xc4>)
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000c60:	4b28      	ldr	r3, [pc, #160]	@ (8000d04 <HAL_InitTick+0xc8>)
 8000c62:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000c66:	4a27      	ldr	r2, [pc, #156]	@ (8000d04 <HAL_InitTick+0xc8>)
 8000c68:	f043 0310 	orr.w	r3, r3, #16
 8000c6c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000c70:	4b24      	ldr	r3, [pc, #144]	@ (8000d04 <HAL_InitTick+0xc8>)
 8000c72:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000c76:	f003 0310 	and.w	r3, r3, #16
 8000c7a:	60fb      	str	r3, [r7, #12]
 8000c7c:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000c7e:	f107 0210 	add.w	r2, r7, #16
 8000c82:	f107 0314 	add.w	r3, r7, #20
 8000c86:	4611      	mov	r1, r2
 8000c88:	4618      	mov	r0, r3
 8000c8a:	f002 f883 	bl	8002d94 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000c8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000c90:	63bb      	str	r3, [r7, #56]	@ 0x38
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000c92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d106      	bne.n	8000ca6 <HAL_InitTick+0x6a>
 8000c98:	e001      	b.n	8000c9e <HAL_InitTick+0x62>
    return HAL_ERROR;
 8000c9a:	2301      	movs	r3, #1
 8000c9c:	e02b      	b.n	8000cf6 <HAL_InitTick+0xba>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000c9e:	f002 f84d 	bl	8002d3c <HAL_RCC_GetPCLK1Freq>
 8000ca2:	63f8      	str	r0, [r7, #60]	@ 0x3c
 8000ca4:	e004      	b.n	8000cb0 <HAL_InitTick+0x74>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000ca6:	f002 f849 	bl	8002d3c <HAL_RCC_GetPCLK1Freq>
 8000caa:	4603      	mov	r3, r0
 8000cac:	005b      	lsls	r3, r3, #1
 8000cae:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000cb0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000cb2:	4a15      	ldr	r2, [pc, #84]	@ (8000d08 <HAL_InitTick+0xcc>)
 8000cb4:	fba2 2303 	umull	r2, r3, r2, r3
 8000cb8:	0c9b      	lsrs	r3, r3, #18
 8000cba:	3b01      	subs	r3, #1
 8000cbc:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000cbe:	4b13      	ldr	r3, [pc, #76]	@ (8000d0c <HAL_InitTick+0xd0>)
 8000cc0:	4a13      	ldr	r2, [pc, #76]	@ (8000d10 <HAL_InitTick+0xd4>)
 8000cc2:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000cc4:	4b11      	ldr	r3, [pc, #68]	@ (8000d0c <HAL_InitTick+0xd0>)
 8000cc6:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000cca:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000ccc:	4a0f      	ldr	r2, [pc, #60]	@ (8000d0c <HAL_InitTick+0xd0>)
 8000cce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000cd0:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000cd2:	4b0e      	ldr	r3, [pc, #56]	@ (8000d0c <HAL_InitTick+0xd0>)
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000cd8:	4b0c      	ldr	r3, [pc, #48]	@ (8000d0c <HAL_InitTick+0xd0>)
 8000cda:	2200      	movs	r2, #0
 8000cdc:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8000cde:	480b      	ldr	r0, [pc, #44]	@ (8000d0c <HAL_InitTick+0xd0>)
 8000ce0:	f003 fec6 	bl	8004a70 <HAL_TIM_Base_Init>
 8000ce4:	4603      	mov	r3, r0
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	d104      	bne.n	8000cf4 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8000cea:	4808      	ldr	r0, [pc, #32]	@ (8000d0c <HAL_InitTick+0xd0>)
 8000cec:	f003 ff22 	bl	8004b34 <HAL_TIM_Base_Start_IT>
 8000cf0:	4603      	mov	r3, r0
 8000cf2:	e000      	b.n	8000cf6 <HAL_InitTick+0xba>
  }

  /* Return function status */
  return HAL_ERROR;
 8000cf4:	2301      	movs	r3, #1
}
 8000cf6:	4618      	mov	r0, r3
 8000cf8:	3740      	adds	r7, #64	@ 0x40
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	bd80      	pop	{r7, pc}
 8000cfe:	bf00      	nop
 8000d00:	24000008 	.word	0x24000008
 8000d04:	58024400 	.word	0x58024400
 8000d08:	431bde83 	.word	0x431bde83
 8000d0c:	2400012c 	.word	0x2400012c
 8000d10:	40001000 	.word	0x40001000

08000d14 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d14:	b480      	push	{r7}
 8000d16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000d18:	bf00      	nop
 8000d1a:	e7fd      	b.n	8000d18 <NMI_Handler+0x4>

08000d1c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d1c:	b480      	push	{r7}
 8000d1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d20:	bf00      	nop
 8000d22:	e7fd      	b.n	8000d20 <HardFault_Handler+0x4>

08000d24 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d24:	b480      	push	{r7}
 8000d26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d28:	bf00      	nop
 8000d2a:	e7fd      	b.n	8000d28 <MemManage_Handler+0x4>

08000d2c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d2c:	b480      	push	{r7}
 8000d2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d30:	bf00      	nop
 8000d32:	e7fd      	b.n	8000d30 <BusFault_Handler+0x4>

08000d34 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d34:	b480      	push	{r7}
 8000d36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d38:	bf00      	nop
 8000d3a:	e7fd      	b.n	8000d38 <UsageFault_Handler+0x4>

08000d3c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d3c:	b480      	push	{r7}
 8000d3e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d40:	bf00      	nop
 8000d42:	46bd      	mov	sp, r7
 8000d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d48:	4770      	bx	lr
	...

08000d4c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1_CH1 and DAC1_CH2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000d50:	4802      	ldr	r0, [pc, #8]	@ (8000d5c <TIM6_DAC_IRQHandler+0x10>)
 8000d52:	f003 ff67 	bl	8004c24 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000d56:	bf00      	nop
 8000d58:	bd80      	pop	{r7, pc}
 8000d5a:	bf00      	nop
 8000d5c:	2400012c 	.word	0x2400012c

08000d60 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart6;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000d64:	4b22      	ldr	r3, [pc, #136]	@ (8000df0 <MX_USART3_UART_Init+0x90>)
 8000d66:	4a23      	ldr	r2, [pc, #140]	@ (8000df4 <MX_USART3_UART_Init+0x94>)
 8000d68:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000d6a:	4b21      	ldr	r3, [pc, #132]	@ (8000df0 <MX_USART3_UART_Init+0x90>)
 8000d6c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000d70:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000d72:	4b1f      	ldr	r3, [pc, #124]	@ (8000df0 <MX_USART3_UART_Init+0x90>)
 8000d74:	2200      	movs	r2, #0
 8000d76:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000d78:	4b1d      	ldr	r3, [pc, #116]	@ (8000df0 <MX_USART3_UART_Init+0x90>)
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000d7e:	4b1c      	ldr	r3, [pc, #112]	@ (8000df0 <MX_USART3_UART_Init+0x90>)
 8000d80:	2200      	movs	r2, #0
 8000d82:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000d84:	4b1a      	ldr	r3, [pc, #104]	@ (8000df0 <MX_USART3_UART_Init+0x90>)
 8000d86:	220c      	movs	r2, #12
 8000d88:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d8a:	4b19      	ldr	r3, [pc, #100]	@ (8000df0 <MX_USART3_UART_Init+0x90>)
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d90:	4b17      	ldr	r3, [pc, #92]	@ (8000df0 <MX_USART3_UART_Init+0x90>)
 8000d92:	2200      	movs	r2, #0
 8000d94:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000d96:	4b16      	ldr	r3, [pc, #88]	@ (8000df0 <MX_USART3_UART_Init+0x90>)
 8000d98:	2200      	movs	r2, #0
 8000d9a:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000d9c:	4b14      	ldr	r3, [pc, #80]	@ (8000df0 <MX_USART3_UART_Init+0x90>)
 8000d9e:	2200      	movs	r2, #0
 8000da0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000da2:	4b13      	ldr	r3, [pc, #76]	@ (8000df0 <MX_USART3_UART_Init+0x90>)
 8000da4:	2200      	movs	r2, #0
 8000da6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000da8:	4811      	ldr	r0, [pc, #68]	@ (8000df0 <MX_USART3_UART_Init+0x90>)
 8000daa:	f004 f929 	bl	8005000 <HAL_UART_Init>
 8000dae:	4603      	mov	r3, r0
 8000db0:	2b00      	cmp	r3, #0
 8000db2:	d001      	beq.n	8000db8 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8000db4:	f7ff ff0a 	bl	8000bcc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000db8:	2100      	movs	r1, #0
 8000dba:	480d      	ldr	r0, [pc, #52]	@ (8000df0 <MX_USART3_UART_Init+0x90>)
 8000dbc:	f005 fbf5 	bl	80065aa <HAL_UARTEx_SetTxFifoThreshold>
 8000dc0:	4603      	mov	r3, r0
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	d001      	beq.n	8000dca <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8000dc6:	f7ff ff01 	bl	8000bcc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000dca:	2100      	movs	r1, #0
 8000dcc:	4808      	ldr	r0, [pc, #32]	@ (8000df0 <MX_USART3_UART_Init+0x90>)
 8000dce:	f005 fc2a 	bl	8006626 <HAL_UARTEx_SetRxFifoThreshold>
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d001      	beq.n	8000ddc <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8000dd8:	f7ff fef8 	bl	8000bcc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8000ddc:	4804      	ldr	r0, [pc, #16]	@ (8000df0 <MX_USART3_UART_Init+0x90>)
 8000dde:	f005 fbab 	bl	8006538 <HAL_UARTEx_DisableFifoMode>
 8000de2:	4603      	mov	r3, r0
 8000de4:	2b00      	cmp	r3, #0
 8000de6:	d001      	beq.n	8000dec <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8000de8:	f7ff fef0 	bl	8000bcc <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000dec:	bf00      	nop
 8000dee:	bd80      	pop	{r7, pc}
 8000df0:	24000178 	.word	0x24000178
 8000df4:	40004800 	.word	0x40004800

08000df8 <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8000dfc:	4b22      	ldr	r3, [pc, #136]	@ (8000e88 <MX_USART6_UART_Init+0x90>)
 8000dfe:	4a23      	ldr	r2, [pc, #140]	@ (8000e8c <MX_USART6_UART_Init+0x94>)
 8000e00:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8000e02:	4b21      	ldr	r3, [pc, #132]	@ (8000e88 <MX_USART6_UART_Init+0x90>)
 8000e04:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000e08:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8000e0a:	4b1f      	ldr	r3, [pc, #124]	@ (8000e88 <MX_USART6_UART_Init+0x90>)
 8000e0c:	2200      	movs	r2, #0
 8000e0e:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8000e10:	4b1d      	ldr	r3, [pc, #116]	@ (8000e88 <MX_USART6_UART_Init+0x90>)
 8000e12:	2200      	movs	r2, #0
 8000e14:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8000e16:	4b1c      	ldr	r3, [pc, #112]	@ (8000e88 <MX_USART6_UART_Init+0x90>)
 8000e18:	2200      	movs	r2, #0
 8000e1a:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8000e1c:	4b1a      	ldr	r3, [pc, #104]	@ (8000e88 <MX_USART6_UART_Init+0x90>)
 8000e1e:	220c      	movs	r2, #12
 8000e20:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e22:	4b19      	ldr	r3, [pc, #100]	@ (8000e88 <MX_USART6_UART_Init+0x90>)
 8000e24:	2200      	movs	r2, #0
 8000e26:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e28:	4b17      	ldr	r3, [pc, #92]	@ (8000e88 <MX_USART6_UART_Init+0x90>)
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	61da      	str	r2, [r3, #28]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000e2e:	4b16      	ldr	r3, [pc, #88]	@ (8000e88 <MX_USART6_UART_Init+0x90>)
 8000e30:	2200      	movs	r2, #0
 8000e32:	621a      	str	r2, [r3, #32]
  huart6.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000e34:	4b14      	ldr	r3, [pc, #80]	@ (8000e88 <MX_USART6_UART_Init+0x90>)
 8000e36:	2200      	movs	r2, #0
 8000e38:	625a      	str	r2, [r3, #36]	@ 0x24
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000e3a:	4b13      	ldr	r3, [pc, #76]	@ (8000e88 <MX_USART6_UART_Init+0x90>)
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8000e40:	4811      	ldr	r0, [pc, #68]	@ (8000e88 <MX_USART6_UART_Init+0x90>)
 8000e42:	f004 f8dd 	bl	8005000 <HAL_UART_Init>
 8000e46:	4603      	mov	r3, r0
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d001      	beq.n	8000e50 <MX_USART6_UART_Init+0x58>
  {
    Error_Handler();
 8000e4c:	f7ff febe 	bl	8000bcc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart6, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000e50:	2100      	movs	r1, #0
 8000e52:	480d      	ldr	r0, [pc, #52]	@ (8000e88 <MX_USART6_UART_Init+0x90>)
 8000e54:	f005 fba9 	bl	80065aa <HAL_UARTEx_SetTxFifoThreshold>
 8000e58:	4603      	mov	r3, r0
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	d001      	beq.n	8000e62 <MX_USART6_UART_Init+0x6a>
  {
    Error_Handler();
 8000e5e:	f7ff feb5 	bl	8000bcc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart6, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000e62:	2100      	movs	r1, #0
 8000e64:	4808      	ldr	r0, [pc, #32]	@ (8000e88 <MX_USART6_UART_Init+0x90>)
 8000e66:	f005 fbde 	bl	8006626 <HAL_UARTEx_SetRxFifoThreshold>
 8000e6a:	4603      	mov	r3, r0
 8000e6c:	2b00      	cmp	r3, #0
 8000e6e:	d001      	beq.n	8000e74 <MX_USART6_UART_Init+0x7c>
  {
    Error_Handler();
 8000e70:	f7ff feac 	bl	8000bcc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart6) != HAL_OK)
 8000e74:	4804      	ldr	r0, [pc, #16]	@ (8000e88 <MX_USART6_UART_Init+0x90>)
 8000e76:	f005 fb5f 	bl	8006538 <HAL_UARTEx_DisableFifoMode>
 8000e7a:	4603      	mov	r3, r0
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	d001      	beq.n	8000e84 <MX_USART6_UART_Init+0x8c>
  {
    Error_Handler();
 8000e80:	f7ff fea4 	bl	8000bcc <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8000e84:	bf00      	nop
 8000e86:	bd80      	pop	{r7, pc}
 8000e88:	2400020c 	.word	0x2400020c
 8000e8c:	40011400 	.word	0x40011400

08000e90 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	b0bc      	sub	sp, #240	@ 0xf0
 8000e94:	af00      	add	r7, sp, #0
 8000e96:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e98:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	601a      	str	r2, [r3, #0]
 8000ea0:	605a      	str	r2, [r3, #4]
 8000ea2:	609a      	str	r2, [r3, #8]
 8000ea4:	60da      	str	r2, [r3, #12]
 8000ea6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000ea8:	f107 0318 	add.w	r3, r7, #24
 8000eac:	22c0      	movs	r2, #192	@ 0xc0
 8000eae:	2100      	movs	r1, #0
 8000eb0:	4618      	mov	r0, r3
 8000eb2:	f008 fa45 	bl	8009340 <memset>
  if(uartHandle->Instance==USART3)
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	681b      	ldr	r3, [r3, #0]
 8000eba:	4a4d      	ldr	r2, [pc, #308]	@ (8000ff0 <HAL_UART_MspInit+0x160>)
 8000ebc:	4293      	cmp	r3, r2
 8000ebe:	d147      	bne.n	8000f50 <HAL_UART_MspInit+0xc0>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000ec0:	f04f 0202 	mov.w	r2, #2
 8000ec4:	f04f 0300 	mov.w	r3, #0
 8000ec8:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8000ecc:	2300      	movs	r3, #0
 8000ece:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000ed2:	f107 0318 	add.w	r3, r7, #24
 8000ed6:	4618      	mov	r0, r3
 8000ed8:	f001 ff9e 	bl	8002e18 <HAL_RCCEx_PeriphCLKConfig>
 8000edc:	4603      	mov	r3, r0
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	d001      	beq.n	8000ee6 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8000ee2:	f7ff fe73 	bl	8000bcc <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000ee6:	4b43      	ldr	r3, [pc, #268]	@ (8000ff4 <HAL_UART_MspInit+0x164>)
 8000ee8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000eec:	4a41      	ldr	r2, [pc, #260]	@ (8000ff4 <HAL_UART_MspInit+0x164>)
 8000eee:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000ef2:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000ef6:	4b3f      	ldr	r3, [pc, #252]	@ (8000ff4 <HAL_UART_MspInit+0x164>)
 8000ef8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000efc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000f00:	617b      	str	r3, [r7, #20]
 8000f02:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f04:	4b3b      	ldr	r3, [pc, #236]	@ (8000ff4 <HAL_UART_MspInit+0x164>)
 8000f06:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f0a:	4a3a      	ldr	r2, [pc, #232]	@ (8000ff4 <HAL_UART_MspInit+0x164>)
 8000f0c:	f043 0302 	orr.w	r3, r3, #2
 8000f10:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f14:	4b37      	ldr	r3, [pc, #220]	@ (8000ff4 <HAL_UART_MspInit+0x164>)
 8000f16:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f1a:	f003 0302 	and.w	r3, r3, #2
 8000f1e:	613b      	str	r3, [r7, #16]
 8000f20:	693b      	ldr	r3, [r7, #16]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000f22:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000f26:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f2a:	2302      	movs	r3, #2
 8000f2c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f30:	2300      	movs	r3, #0
 8000f32:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f36:	2300      	movs	r3, #0
 8000f38:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000f3c:	2307      	movs	r3, #7
 8000f3e:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f42:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000f46:	4619      	mov	r1, r3
 8000f48:	482b      	ldr	r0, [pc, #172]	@ (8000ff8 <HAL_UART_MspInit+0x168>)
 8000f4a:	f000 fd33 	bl	80019b4 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 8000f4e:	e04a      	b.n	8000fe6 <HAL_UART_MspInit+0x156>
  else if(uartHandle->Instance==USART6)
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	4a29      	ldr	r2, [pc, #164]	@ (8000ffc <HAL_UART_MspInit+0x16c>)
 8000f56:	4293      	cmp	r3, r2
 8000f58:	d145      	bne.n	8000fe6 <HAL_UART_MspInit+0x156>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
 8000f5a:	f04f 0201 	mov.w	r2, #1
 8000f5e:	f04f 0300 	mov.w	r3, #0
 8000f62:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 8000f66:	2300      	movs	r3, #0
 8000f68:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000f6c:	f107 0318 	add.w	r3, r7, #24
 8000f70:	4618      	mov	r0, r3
 8000f72:	f001 ff51 	bl	8002e18 <HAL_RCCEx_PeriphCLKConfig>
 8000f76:	4603      	mov	r3, r0
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	d001      	beq.n	8000f80 <HAL_UART_MspInit+0xf0>
      Error_Handler();
 8000f7c:	f7ff fe26 	bl	8000bcc <Error_Handler>
    __HAL_RCC_USART6_CLK_ENABLE();
 8000f80:	4b1c      	ldr	r3, [pc, #112]	@ (8000ff4 <HAL_UART_MspInit+0x164>)
 8000f82:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8000f86:	4a1b      	ldr	r2, [pc, #108]	@ (8000ff4 <HAL_UART_MspInit+0x164>)
 8000f88:	f043 0320 	orr.w	r3, r3, #32
 8000f8c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8000f90:	4b18      	ldr	r3, [pc, #96]	@ (8000ff4 <HAL_UART_MspInit+0x164>)
 8000f92:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8000f96:	f003 0320 	and.w	r3, r3, #32
 8000f9a:	60fb      	str	r3, [r7, #12]
 8000f9c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f9e:	4b15      	ldr	r3, [pc, #84]	@ (8000ff4 <HAL_UART_MspInit+0x164>)
 8000fa0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000fa4:	4a13      	ldr	r2, [pc, #76]	@ (8000ff4 <HAL_UART_MspInit+0x164>)
 8000fa6:	f043 0304 	orr.w	r3, r3, #4
 8000faa:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000fae:	4b11      	ldr	r3, [pc, #68]	@ (8000ff4 <HAL_UART_MspInit+0x164>)
 8000fb0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000fb4:	f003 0304 	and.w	r3, r3, #4
 8000fb8:	60bb      	str	r3, [r7, #8]
 8000fba:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000fbc:	23c0      	movs	r3, #192	@ 0xc0
 8000fbe:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fc2:	2302      	movs	r3, #2
 8000fc4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fc8:	2300      	movs	r3, #0
 8000fca:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fce:	2300      	movs	r3, #0
 8000fd0:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART6;
 8000fd4:	2307      	movs	r3, #7
 8000fd6:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000fda:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000fde:	4619      	mov	r1, r3
 8000fe0:	4807      	ldr	r0, [pc, #28]	@ (8001000 <HAL_UART_MspInit+0x170>)
 8000fe2:	f000 fce7 	bl	80019b4 <HAL_GPIO_Init>
}
 8000fe6:	bf00      	nop
 8000fe8:	37f0      	adds	r7, #240	@ 0xf0
 8000fea:	46bd      	mov	sp, r7
 8000fec:	bd80      	pop	{r7, pc}
 8000fee:	bf00      	nop
 8000ff0:	40004800 	.word	0x40004800
 8000ff4:	58024400 	.word	0x58024400
 8000ff8:	58020400 	.word	0x58020400
 8000ffc:	40011400 	.word	0x40011400
 8001000:	58020800 	.word	0x58020800

08001004 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001004:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8001040 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8001008:	f7ff fbb6 	bl	8000778 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 800100c:	f7ff fb06 	bl	800061c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001010:	480c      	ldr	r0, [pc, #48]	@ (8001044 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001012:	490d      	ldr	r1, [pc, #52]	@ (8001048 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001014:	4a0d      	ldr	r2, [pc, #52]	@ (800104c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001016:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001018:	e002      	b.n	8001020 <LoopCopyDataInit>

0800101a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800101a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800101c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800101e:	3304      	adds	r3, #4

08001020 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001020:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001022:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001024:	d3f9      	bcc.n	800101a <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001026:	4a0a      	ldr	r2, [pc, #40]	@ (8001050 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001028:	4c0a      	ldr	r4, [pc, #40]	@ (8001054 <LoopFillZerobss+0x22>)
  movs r3, #0
 800102a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800102c:	e001      	b.n	8001032 <LoopFillZerobss>

0800102e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800102e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001030:	3204      	adds	r2, #4

08001032 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001032:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001034:	d3fb      	bcc.n	800102e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001036:	f008 f9e9 	bl	800940c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800103a:	f7ff fd11 	bl	8000a60 <main>
  bx  lr
 800103e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001040:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8001044:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001048:	24000064 	.word	0x24000064
  ldr r2, =_sidata
 800104c:	08009648 	.word	0x08009648
  ldr r2, =_sbss
 8001050:	24000064 	.word	0x24000064
  ldr r4, =_ebss
 8001054:	24004dcc 	.word	0x24004dcc

08001058 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001058:	e7fe      	b.n	8001058 <ADC3_IRQHandler>
	...

0800105c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800105c:	b580      	push	{r7, lr}
 800105e:	b082      	sub	sp, #8
 8001060:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001062:	2003      	movs	r0, #3
 8001064:	f000 f90f 	bl	8001286 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001068:	f001 fcbe 	bl	80029e8 <HAL_RCC_GetSysClockFreq>
 800106c:	4602      	mov	r2, r0
 800106e:	4b15      	ldr	r3, [pc, #84]	@ (80010c4 <HAL_Init+0x68>)
 8001070:	699b      	ldr	r3, [r3, #24]
 8001072:	0a1b      	lsrs	r3, r3, #8
 8001074:	f003 030f 	and.w	r3, r3, #15
 8001078:	4913      	ldr	r1, [pc, #76]	@ (80010c8 <HAL_Init+0x6c>)
 800107a:	5ccb      	ldrb	r3, [r1, r3]
 800107c:	f003 031f 	and.w	r3, r3, #31
 8001080:	fa22 f303 	lsr.w	r3, r2, r3
 8001084:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001086:	4b0f      	ldr	r3, [pc, #60]	@ (80010c4 <HAL_Init+0x68>)
 8001088:	699b      	ldr	r3, [r3, #24]
 800108a:	f003 030f 	and.w	r3, r3, #15
 800108e:	4a0e      	ldr	r2, [pc, #56]	@ (80010c8 <HAL_Init+0x6c>)
 8001090:	5cd3      	ldrb	r3, [r2, r3]
 8001092:	f003 031f 	and.w	r3, r3, #31
 8001096:	687a      	ldr	r2, [r7, #4]
 8001098:	fa22 f303 	lsr.w	r3, r2, r3
 800109c:	4a0b      	ldr	r2, [pc, #44]	@ (80010cc <HAL_Init+0x70>)
 800109e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80010a0:	4a0b      	ldr	r2, [pc, #44]	@ (80010d0 <HAL_Init+0x74>)
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80010a6:	200f      	movs	r0, #15
 80010a8:	f7ff fdc8 	bl	8000c3c <HAL_InitTick>
 80010ac:	4603      	mov	r3, r0
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d001      	beq.n	80010b6 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80010b2:	2301      	movs	r3, #1
 80010b4:	e002      	b.n	80010bc <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80010b6:	f7ff fda3 	bl	8000c00 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80010ba:	2300      	movs	r3, #0
}
 80010bc:	4618      	mov	r0, r3
 80010be:	3708      	adds	r7, #8
 80010c0:	46bd      	mov	sp, r7
 80010c2:	bd80      	pop	{r7, pc}
 80010c4:	58024400 	.word	0x58024400
 80010c8:	080095b8 	.word	0x080095b8
 80010cc:	24000004 	.word	0x24000004
 80010d0:	24000000 	.word	0x24000000

080010d4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80010d4:	b480      	push	{r7}
 80010d6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80010d8:	4b06      	ldr	r3, [pc, #24]	@ (80010f4 <HAL_IncTick+0x20>)
 80010da:	781b      	ldrb	r3, [r3, #0]
 80010dc:	461a      	mov	r2, r3
 80010de:	4b06      	ldr	r3, [pc, #24]	@ (80010f8 <HAL_IncTick+0x24>)
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	4413      	add	r3, r2
 80010e4:	4a04      	ldr	r2, [pc, #16]	@ (80010f8 <HAL_IncTick+0x24>)
 80010e6:	6013      	str	r3, [r2, #0]
}
 80010e8:	bf00      	nop
 80010ea:	46bd      	mov	sp, r7
 80010ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f0:	4770      	bx	lr
 80010f2:	bf00      	nop
 80010f4:	2400000c 	.word	0x2400000c
 80010f8:	240002a0 	.word	0x240002a0

080010fc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80010fc:	b480      	push	{r7}
 80010fe:	af00      	add	r7, sp, #0
  return uwTick;
 8001100:	4b03      	ldr	r3, [pc, #12]	@ (8001110 <HAL_GetTick+0x14>)
 8001102:	681b      	ldr	r3, [r3, #0]
}
 8001104:	4618      	mov	r0, r3
 8001106:	46bd      	mov	sp, r7
 8001108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800110c:	4770      	bx	lr
 800110e:	bf00      	nop
 8001110:	240002a0 	.word	0x240002a0

08001114 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001114:	b480      	push	{r7}
 8001116:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001118:	4b03      	ldr	r3, [pc, #12]	@ (8001128 <HAL_GetREVID+0x14>)
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	0c1b      	lsrs	r3, r3, #16
}
 800111e:	4618      	mov	r0, r3
 8001120:	46bd      	mov	sp, r7
 8001122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001126:	4770      	bx	lr
 8001128:	5c001000 	.word	0x5c001000

0800112c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800112c:	b480      	push	{r7}
 800112e:	b085      	sub	sp, #20
 8001130:	af00      	add	r7, sp, #0
 8001132:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	f003 0307 	and.w	r3, r3, #7
 800113a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800113c:	4b0b      	ldr	r3, [pc, #44]	@ (800116c <__NVIC_SetPriorityGrouping+0x40>)
 800113e:	68db      	ldr	r3, [r3, #12]
 8001140:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001142:	68ba      	ldr	r2, [r7, #8]
 8001144:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001148:	4013      	ands	r3, r2
 800114a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800114c:	68fb      	ldr	r3, [r7, #12]
 800114e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001150:	68bb      	ldr	r3, [r7, #8]
 8001152:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001154:	4b06      	ldr	r3, [pc, #24]	@ (8001170 <__NVIC_SetPriorityGrouping+0x44>)
 8001156:	4313      	orrs	r3, r2
 8001158:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800115a:	4a04      	ldr	r2, [pc, #16]	@ (800116c <__NVIC_SetPriorityGrouping+0x40>)
 800115c:	68bb      	ldr	r3, [r7, #8]
 800115e:	60d3      	str	r3, [r2, #12]
}
 8001160:	bf00      	nop
 8001162:	3714      	adds	r7, #20
 8001164:	46bd      	mov	sp, r7
 8001166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116a:	4770      	bx	lr
 800116c:	e000ed00 	.word	0xe000ed00
 8001170:	05fa0000 	.word	0x05fa0000

08001174 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001174:	b480      	push	{r7}
 8001176:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001178:	4b04      	ldr	r3, [pc, #16]	@ (800118c <__NVIC_GetPriorityGrouping+0x18>)
 800117a:	68db      	ldr	r3, [r3, #12]
 800117c:	0a1b      	lsrs	r3, r3, #8
 800117e:	f003 0307 	and.w	r3, r3, #7
}
 8001182:	4618      	mov	r0, r3
 8001184:	46bd      	mov	sp, r7
 8001186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118a:	4770      	bx	lr
 800118c:	e000ed00 	.word	0xe000ed00

08001190 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001190:	b480      	push	{r7}
 8001192:	b083      	sub	sp, #12
 8001194:	af00      	add	r7, sp, #0
 8001196:	4603      	mov	r3, r0
 8001198:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800119a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800119e:	2b00      	cmp	r3, #0
 80011a0:	db0b      	blt.n	80011ba <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80011a2:	88fb      	ldrh	r3, [r7, #6]
 80011a4:	f003 021f 	and.w	r2, r3, #31
 80011a8:	4907      	ldr	r1, [pc, #28]	@ (80011c8 <__NVIC_EnableIRQ+0x38>)
 80011aa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80011ae:	095b      	lsrs	r3, r3, #5
 80011b0:	2001      	movs	r0, #1
 80011b2:	fa00 f202 	lsl.w	r2, r0, r2
 80011b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80011ba:	bf00      	nop
 80011bc:	370c      	adds	r7, #12
 80011be:	46bd      	mov	sp, r7
 80011c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c4:	4770      	bx	lr
 80011c6:	bf00      	nop
 80011c8:	e000e100 	.word	0xe000e100

080011cc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80011cc:	b480      	push	{r7}
 80011ce:	b083      	sub	sp, #12
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	4603      	mov	r3, r0
 80011d4:	6039      	str	r1, [r7, #0]
 80011d6:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80011d8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80011dc:	2b00      	cmp	r3, #0
 80011de:	db0a      	blt.n	80011f6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011e0:	683b      	ldr	r3, [r7, #0]
 80011e2:	b2da      	uxtb	r2, r3
 80011e4:	490c      	ldr	r1, [pc, #48]	@ (8001218 <__NVIC_SetPriority+0x4c>)
 80011e6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80011ea:	0112      	lsls	r2, r2, #4
 80011ec:	b2d2      	uxtb	r2, r2
 80011ee:	440b      	add	r3, r1
 80011f0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80011f4:	e00a      	b.n	800120c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011f6:	683b      	ldr	r3, [r7, #0]
 80011f8:	b2da      	uxtb	r2, r3
 80011fa:	4908      	ldr	r1, [pc, #32]	@ (800121c <__NVIC_SetPriority+0x50>)
 80011fc:	88fb      	ldrh	r3, [r7, #6]
 80011fe:	f003 030f 	and.w	r3, r3, #15
 8001202:	3b04      	subs	r3, #4
 8001204:	0112      	lsls	r2, r2, #4
 8001206:	b2d2      	uxtb	r2, r2
 8001208:	440b      	add	r3, r1
 800120a:	761a      	strb	r2, [r3, #24]
}
 800120c:	bf00      	nop
 800120e:	370c      	adds	r7, #12
 8001210:	46bd      	mov	sp, r7
 8001212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001216:	4770      	bx	lr
 8001218:	e000e100 	.word	0xe000e100
 800121c:	e000ed00 	.word	0xe000ed00

08001220 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001220:	b480      	push	{r7}
 8001222:	b089      	sub	sp, #36	@ 0x24
 8001224:	af00      	add	r7, sp, #0
 8001226:	60f8      	str	r0, [r7, #12]
 8001228:	60b9      	str	r1, [r7, #8]
 800122a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800122c:	68fb      	ldr	r3, [r7, #12]
 800122e:	f003 0307 	and.w	r3, r3, #7
 8001232:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001234:	69fb      	ldr	r3, [r7, #28]
 8001236:	f1c3 0307 	rsb	r3, r3, #7
 800123a:	2b04      	cmp	r3, #4
 800123c:	bf28      	it	cs
 800123e:	2304      	movcs	r3, #4
 8001240:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001242:	69fb      	ldr	r3, [r7, #28]
 8001244:	3304      	adds	r3, #4
 8001246:	2b06      	cmp	r3, #6
 8001248:	d902      	bls.n	8001250 <NVIC_EncodePriority+0x30>
 800124a:	69fb      	ldr	r3, [r7, #28]
 800124c:	3b03      	subs	r3, #3
 800124e:	e000      	b.n	8001252 <NVIC_EncodePriority+0x32>
 8001250:	2300      	movs	r3, #0
 8001252:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001254:	f04f 32ff 	mov.w	r2, #4294967295
 8001258:	69bb      	ldr	r3, [r7, #24]
 800125a:	fa02 f303 	lsl.w	r3, r2, r3
 800125e:	43da      	mvns	r2, r3
 8001260:	68bb      	ldr	r3, [r7, #8]
 8001262:	401a      	ands	r2, r3
 8001264:	697b      	ldr	r3, [r7, #20]
 8001266:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001268:	f04f 31ff 	mov.w	r1, #4294967295
 800126c:	697b      	ldr	r3, [r7, #20]
 800126e:	fa01 f303 	lsl.w	r3, r1, r3
 8001272:	43d9      	mvns	r1, r3
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001278:	4313      	orrs	r3, r2
         );
}
 800127a:	4618      	mov	r0, r3
 800127c:	3724      	adds	r7, #36	@ 0x24
 800127e:	46bd      	mov	sp, r7
 8001280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001284:	4770      	bx	lr

08001286 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001286:	b580      	push	{r7, lr}
 8001288:	b082      	sub	sp, #8
 800128a:	af00      	add	r7, sp, #0
 800128c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800128e:	6878      	ldr	r0, [r7, #4]
 8001290:	f7ff ff4c 	bl	800112c <__NVIC_SetPriorityGrouping>
}
 8001294:	bf00      	nop
 8001296:	3708      	adds	r7, #8
 8001298:	46bd      	mov	sp, r7
 800129a:	bd80      	pop	{r7, pc}

0800129c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	b086      	sub	sp, #24
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	4603      	mov	r3, r0
 80012a4:	60b9      	str	r1, [r7, #8]
 80012a6:	607a      	str	r2, [r7, #4]
 80012a8:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80012aa:	f7ff ff63 	bl	8001174 <__NVIC_GetPriorityGrouping>
 80012ae:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80012b0:	687a      	ldr	r2, [r7, #4]
 80012b2:	68b9      	ldr	r1, [r7, #8]
 80012b4:	6978      	ldr	r0, [r7, #20]
 80012b6:	f7ff ffb3 	bl	8001220 <NVIC_EncodePriority>
 80012ba:	4602      	mov	r2, r0
 80012bc:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80012c0:	4611      	mov	r1, r2
 80012c2:	4618      	mov	r0, r3
 80012c4:	f7ff ff82 	bl	80011cc <__NVIC_SetPriority>
}
 80012c8:	bf00      	nop
 80012ca:	3718      	adds	r7, #24
 80012cc:	46bd      	mov	sp, r7
 80012ce:	bd80      	pop	{r7, pc}

080012d0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b082      	sub	sp, #8
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	4603      	mov	r3, r0
 80012d8:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80012da:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80012de:	4618      	mov	r0, r3
 80012e0:	f7ff ff56 	bl	8001190 <__NVIC_EnableIRQ>
}
 80012e4:	bf00      	nop
 80012e6:	3708      	adds	r7, #8
 80012e8:	46bd      	mov	sp, r7
 80012ea:	bd80      	pop	{r7, pc}

080012ec <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b098      	sub	sp, #96	@ 0x60
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 80012f4:	4a84      	ldr	r2, [pc, #528]	@ (8001508 <HAL_FDCAN_Init+0x21c>)
 80012f6:	f107 030c 	add.w	r3, r7, #12
 80012fa:	4611      	mov	r1, r2
 80012fc:	224c      	movs	r2, #76	@ 0x4c
 80012fe:	4618      	mov	r0, r3
 8001300:	f008 f8aa 	bl	8009458 <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	2b00      	cmp	r3, #0
 8001308:	d101      	bne.n	800130e <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 800130a:	2301      	movs	r3, #1
 800130c:	e1c6      	b.n	800169c <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	4a7e      	ldr	r2, [pc, #504]	@ (800150c <HAL_FDCAN_Init+0x220>)
 8001314:	4293      	cmp	r3, r2
 8001316:	d106      	bne.n	8001326 <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8001320:	461a      	mov	r2, r3
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800132c:	b2db      	uxtb	r3, r3
 800132e:	2b00      	cmp	r3, #0
 8001330:	d106      	bne.n	8001340 <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	2200      	movs	r2, #0
 8001336:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 800133a:	6878      	ldr	r0, [r7, #4]
 800133c:	f7ff fabe 	bl	80008bc <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	699a      	ldr	r2, [r3, #24]
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	f022 0210 	bic.w	r2, r2, #16
 800134e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001350:	f7ff fed4 	bl	80010fc <HAL_GetTick>
 8001354:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8001356:	e014      	b.n	8001382 <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8001358:	f7ff fed0 	bl	80010fc <HAL_GetTick>
 800135c:	4602      	mov	r2, r0
 800135e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001360:	1ad3      	subs	r3, r2, r3
 8001362:	2b0a      	cmp	r3, #10
 8001364:	d90d      	bls.n	8001382 <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800136c:	f043 0201 	orr.w	r2, r3, #1
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	2203      	movs	r2, #3
 800137a:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 800137e:	2301      	movs	r3, #1
 8001380:	e18c      	b.n	800169c <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	699b      	ldr	r3, [r3, #24]
 8001388:	f003 0308 	and.w	r3, r3, #8
 800138c:	2b08      	cmp	r3, #8
 800138e:	d0e3      	beq.n	8001358 <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	699a      	ldr	r2, [r3, #24]
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	f042 0201 	orr.w	r2, r2, #1
 800139e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80013a0:	f7ff feac 	bl	80010fc <HAL_GetTick>
 80013a4:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80013a6:	e014      	b.n	80013d2 <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80013a8:	f7ff fea8 	bl	80010fc <HAL_GetTick>
 80013ac:	4602      	mov	r2, r0
 80013ae:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80013b0:	1ad3      	subs	r3, r2, r3
 80013b2:	2b0a      	cmp	r3, #10
 80013b4:	d90d      	bls.n	80013d2 <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80013bc:	f043 0201 	orr.w	r2, r3, #1
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	2203      	movs	r2, #3
 80013ca:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 80013ce:	2301      	movs	r3, #1
 80013d0:	e164      	b.n	800169c <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	699b      	ldr	r3, [r3, #24]
 80013d8:	f003 0301 	and.w	r3, r3, #1
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d0e3      	beq.n	80013a8 <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	699a      	ldr	r2, [r3, #24]
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	f042 0202 	orr.w	r2, r2, #2
 80013ee:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	7c1b      	ldrb	r3, [r3, #16]
 80013f4:	2b01      	cmp	r3, #1
 80013f6:	d108      	bne.n	800140a <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	699a      	ldr	r2, [r3, #24]
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001406:	619a      	str	r2, [r3, #24]
 8001408:	e007      	b.n	800141a <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	699a      	ldr	r2, [r3, #24]
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001418:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	7c5b      	ldrb	r3, [r3, #17]
 800141e:	2b01      	cmp	r3, #1
 8001420:	d108      	bne.n	8001434 <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	699a      	ldr	r2, [r3, #24]
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8001430:	619a      	str	r2, [r3, #24]
 8001432:	e007      	b.n	8001444 <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	699a      	ldr	r2, [r3, #24]
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8001442:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	7c9b      	ldrb	r3, [r3, #18]
 8001448:	2b01      	cmp	r3, #1
 800144a:	d108      	bne.n	800145e <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	699a      	ldr	r2, [r3, #24]
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800145a:	619a      	str	r2, [r3, #24]
 800145c:	e007      	b.n	800146e <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	699a      	ldr	r2, [r3, #24]
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800146c:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	699b      	ldr	r3, [r3, #24]
 8001474:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	689a      	ldr	r2, [r3, #8]
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	430a      	orrs	r2, r1
 8001482:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	699a      	ldr	r2, [r3, #24]
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8001492:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	691a      	ldr	r2, [r3, #16]
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	f022 0210 	bic.w	r2, r2, #16
 80014a2:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	68db      	ldr	r3, [r3, #12]
 80014a8:	2b01      	cmp	r3, #1
 80014aa:	d108      	bne.n	80014be <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	699a      	ldr	r2, [r3, #24]
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	f042 0204 	orr.w	r2, r2, #4
 80014ba:	619a      	str	r2, [r3, #24]
 80014bc:	e030      	b.n	8001520 <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	68db      	ldr	r3, [r3, #12]
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d02c      	beq.n	8001520 <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	68db      	ldr	r3, [r3, #12]
 80014ca:	2b02      	cmp	r3, #2
 80014cc:	d020      	beq.n	8001510 <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	699a      	ldr	r2, [r3, #24]
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80014dc:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	691a      	ldr	r2, [r3, #16]
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	f042 0210 	orr.w	r2, r2, #16
 80014ec:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	68db      	ldr	r3, [r3, #12]
 80014f2:	2b03      	cmp	r3, #3
 80014f4:	d114      	bne.n	8001520 <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	699a      	ldr	r2, [r3, #24]
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	f042 0220 	orr.w	r2, r2, #32
 8001504:	619a      	str	r2, [r3, #24]
 8001506:	e00b      	b.n	8001520 <HAL_FDCAN_Init+0x234>
 8001508:	08009554 	.word	0x08009554
 800150c:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	699a      	ldr	r2, [r3, #24]
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	f042 0220 	orr.w	r2, r2, #32
 800151e:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	699b      	ldr	r3, [r3, #24]
 8001524:	3b01      	subs	r3, #1
 8001526:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	69db      	ldr	r3, [r3, #28]
 800152c:	3b01      	subs	r3, #1
 800152e:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001530:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	6a1b      	ldr	r3, [r3, #32]
 8001536:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8001538:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	695b      	ldr	r3, [r3, #20]
 8001540:	3b01      	subs	r3, #1
 8001542:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8001548:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800154a:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	689b      	ldr	r3, [r3, #8]
 8001550:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8001554:	d115      	bne.n	8001582 <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800155a:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001560:	3b01      	subs	r3, #1
 8001562:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001564:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800156a:	3b01      	subs	r3, #1
 800156c:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800156e:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001576:	3b01      	subs	r3, #1
 8001578:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800157e:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001580:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001586:	2b00      	cmp	r3, #0
 8001588:	d00a      	beq.n	80015a0 <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	430a      	orrs	r2, r1
 800159c:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80015a8:	4413      	add	r3, r2
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d011      	beq.n	80015d2 <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 80015b6:	f023 0107 	bic.w	r1, r3, #7
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80015be:	009b      	lsls	r3, r3, #2
 80015c0:	3360      	adds	r3, #96	@ 0x60
 80015c2:	443b      	add	r3, r7
 80015c4:	f853 2c54 	ldr.w	r2, [r3, #-84]
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	430a      	orrs	r2, r1
 80015ce:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d011      	beq.n	80015fe <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80015e2:	f023 0107 	bic.w	r1, r3, #7
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015ea:	009b      	lsls	r3, r3, #2
 80015ec:	3360      	adds	r3, #96	@ 0x60
 80015ee:	443b      	add	r3, r7
 80015f0:	f853 2c54 	ldr.w	r2, [r3, #-84]
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	430a      	orrs	r2, r1
 80015fa:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001602:	2b00      	cmp	r3, #0
 8001604:	d012      	beq.n	800162c <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800160e:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001616:	009b      	lsls	r3, r3, #2
 8001618:	3360      	adds	r3, #96	@ 0x60
 800161a:	443b      	add	r3, r7
 800161c:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8001620:	011a      	lsls	r2, r3, #4
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	430a      	orrs	r2, r1
 8001628:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001630:	2b00      	cmp	r3, #0
 8001632:	d012      	beq.n	800165a <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800163c:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001644:	009b      	lsls	r3, r3, #2
 8001646:	3360      	adds	r3, #96	@ 0x60
 8001648:	443b      	add	r3, r7
 800164a:	f853 3c54 	ldr.w	r3, [r3, #-84]
 800164e:	021a      	lsls	r2, r3, #8
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	430a      	orrs	r2, r1
 8001656:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	4a11      	ldr	r2, [pc, #68]	@ (80016a4 <HAL_FDCAN_Init+0x3b8>)
 8001660:	4293      	cmp	r3, r2
 8001662:	d107      	bne.n	8001674 <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	685b      	ldr	r3, [r3, #4]
 8001668:	689a      	ldr	r2, [r3, #8]
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	685b      	ldr	r3, [r3, #4]
 800166e:	f022 0203 	bic.w	r2, r2, #3
 8001672:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	2200      	movs	r2, #0
 8001678:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	2200      	movs	r2, #0
 8001680:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	2201      	movs	r2, #1
 8001688:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 800168c:	6878      	ldr	r0, [r7, #4]
 800168e:	f000 f80b 	bl	80016a8 <FDCAN_CalcultateRamBlockAddresses>
 8001692:	4603      	mov	r3, r0
 8001694:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  /* Return function status */
  return status;
 8001698:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 800169c:	4618      	mov	r0, r3
 800169e:	3760      	adds	r7, #96	@ 0x60
 80016a0:	46bd      	mov	sp, r7
 80016a2:	bd80      	pop	{r7, pc}
 80016a4:	4000a000 	.word	0x4000a000

080016a8 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 80016a8:	b480      	push	{r7}
 80016aa:	b085      	sub	sp, #20
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80016b4:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 80016be:	4ba7      	ldr	r3, [pc, #668]	@ (800195c <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80016c0:	4013      	ands	r3, r2
 80016c2:	68ba      	ldr	r2, [r7, #8]
 80016c4:	0091      	lsls	r1, r2, #2
 80016c6:	687a      	ldr	r2, [r7, #4]
 80016c8:	6812      	ldr	r2, [r2, #0]
 80016ca:	430b      	orrs	r3, r1
 80016cc:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80016d8:	f423 017f 	bic.w	r1, r3, #16711680	@ 0xff0000
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80016e0:	041a      	lsls	r2, r3, #16
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	430a      	orrs	r2, r1
 80016e8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80016f0:	68ba      	ldr	r2, [r7, #8]
 80016f2:	4413      	add	r3, r2
 80016f4:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 80016fe:	4b97      	ldr	r3, [pc, #604]	@ (800195c <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8001700:	4013      	ands	r3, r2
 8001702:	68ba      	ldr	r2, [r7, #8]
 8001704:	0091      	lsls	r1, r2, #2
 8001706:	687a      	ldr	r2, [r7, #4]
 8001708:	6812      	ldr	r2, [r2, #0]
 800170a:	430b      	orrs	r3, r1
 800170c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001718:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001720:	041a      	lsls	r2, r3, #16
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	430a      	orrs	r2, r1
 8001728:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001730:	005b      	lsls	r3, r3, #1
 8001732:	68ba      	ldr	r2, [r7, #8]
 8001734:	4413      	add	r3, r2
 8001736:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8001740:	4b86      	ldr	r3, [pc, #536]	@ (800195c <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8001742:	4013      	ands	r3, r2
 8001744:	68ba      	ldr	r2, [r7, #8]
 8001746:	0091      	lsls	r1, r2, #2
 8001748:	687a      	ldr	r2, [r7, #4]
 800174a:	6812      	ldr	r2, [r2, #0]
 800174c:	430b      	orrs	r3, r1
 800174e:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800175a:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001762:	041a      	lsls	r2, r3, #16
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	430a      	orrs	r2, r1
 800176a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001772:	687a      	ldr	r2, [r7, #4]
 8001774:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8001776:	fb02 f303 	mul.w	r3, r2, r3
 800177a:	68ba      	ldr	r2, [r7, #8]
 800177c:	4413      	add	r3, r2
 800177e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8001788:	4b74      	ldr	r3, [pc, #464]	@ (800195c <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800178a:	4013      	ands	r3, r2
 800178c:	68ba      	ldr	r2, [r7, #8]
 800178e:	0091      	lsls	r1, r2, #2
 8001790:	687a      	ldr	r2, [r7, #4]
 8001792:	6812      	ldr	r2, [r2, #0]
 8001794:	430b      	orrs	r3, r1
 8001796:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80017a2:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80017aa:	041a      	lsls	r2, r3, #16
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	430a      	orrs	r2, r1
 80017b2:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80017ba:	687a      	ldr	r2, [r7, #4]
 80017bc:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80017be:	fb02 f303 	mul.w	r3, r2, r3
 80017c2:	68ba      	ldr	r2, [r7, #8]
 80017c4:	4413      	add	r3, r2
 80017c6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 80017d0:	4b62      	ldr	r3, [pc, #392]	@ (800195c <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80017d2:	4013      	ands	r3, r2
 80017d4:	68ba      	ldr	r2, [r7, #8]
 80017d6:	0091      	lsls	r1, r2, #2
 80017d8:	687a      	ldr	r2, [r7, #4]
 80017da:	6812      	ldr	r2, [r2, #0]
 80017dc:	430b      	orrs	r3, r1
 80017de:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80017e6:	687a      	ldr	r2, [r7, #4]
 80017e8:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 80017ea:	fb02 f303 	mul.w	r3, r2, r3
 80017ee:	68ba      	ldr	r2, [r7, #8]
 80017f0:	4413      	add	r3, r2
 80017f2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 80017fc:	4b57      	ldr	r3, [pc, #348]	@ (800195c <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80017fe:	4013      	ands	r3, r2
 8001800:	68ba      	ldr	r2, [r7, #8]
 8001802:	0091      	lsls	r1, r2, #2
 8001804:	687a      	ldr	r2, [r7, #4]
 8001806:	6812      	ldr	r2, [r2, #0]
 8001808:	430b      	orrs	r3, r1
 800180a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001816:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800181e:	041a      	lsls	r2, r3, #16
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	430a      	orrs	r2, r1
 8001826:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800182e:	005b      	lsls	r3, r3, #1
 8001830:	68ba      	ldr	r2, [r7, #8]
 8001832:	4413      	add	r3, r2
 8001834:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 800183e:	4b47      	ldr	r3, [pc, #284]	@ (800195c <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8001840:	4013      	ands	r3, r2
 8001842:	68ba      	ldr	r2, [r7, #8]
 8001844:	0091      	lsls	r1, r2, #2
 8001846:	687a      	ldr	r2, [r7, #4]
 8001848:	6812      	ldr	r2, [r2, #0]
 800184a:	430b      	orrs	r3, r1
 800184c:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8001858:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001860:	041a      	lsls	r2, r3, #16
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	430a      	orrs	r2, r1
 8001868:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8001874:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800187c:	061a      	lsls	r2, r3, #24
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	430a      	orrs	r2, r1
 8001884:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800188c:	4b34      	ldr	r3, [pc, #208]	@ (8001960 <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 800188e:	4413      	add	r3, r2
 8001890:	009a      	lsls	r2, r3, #2
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	66da      	str	r2, [r3, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800189e:	009b      	lsls	r3, r3, #2
 80018a0:	441a      	add	r2, r3
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	671a      	str	r2, [r3, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80018ae:	00db      	lsls	r3, r3, #3
 80018b0:	441a      	add	r2, r3
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	675a      	str	r2, [r3, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018be:	6879      	ldr	r1, [r7, #4]
 80018c0:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 80018c2:	fb01 f303 	mul.w	r3, r1, r3
 80018c6:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 80018c8:	441a      	add	r2, r3
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	679a      	str	r2, [r3, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80018d6:	6879      	ldr	r1, [r7, #4]
 80018d8:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
 80018da:	fb01 f303 	mul.w	r3, r1, r3
 80018de:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 80018e0:	441a      	add	r2, r3
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	67da      	str	r2, [r3, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80018ee:	6879      	ldr	r1, [r7, #4]
 80018f0:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 80018f2:	fb01 f303 	mul.w	r3, r1, r3
 80018f6:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 80018f8:	441a      	add	r2, r3
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800190a:	00db      	lsls	r3, r3, #3
 800190c:	441a      	add	r2, r3
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800191e:	6879      	ldr	r1, [r7, #4]
 8001920:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8001922:	fb01 f303 	mul.w	r3, r1, r3
 8001926:	009b      	lsls	r3, r3, #2
 8001928:	441a      	add	r2, r3
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800193a:	6879      	ldr	r1, [r7, #4]
 800193c:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 800193e:	fb01 f303 	mul.w	r3, r1, r3
 8001942:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8001944:	441a      	add	r2, r3
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001952:	4a04      	ldr	r2, [pc, #16]	@ (8001964 <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 8001954:	4293      	cmp	r3, r2
 8001956:	d915      	bls.n	8001984 <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 8001958:	e006      	b.n	8001968 <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 800195a:	bf00      	nop
 800195c:	ffff0003 	.word	0xffff0003
 8001960:	10002b00 	.word	0x10002b00
 8001964:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800196e:	f043 0220 	orr.w	r2, r3, #32
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	2203      	movs	r2, #3
 800197c:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    return HAL_ERROR;
 8001980:	2301      	movs	r3, #1
 8001982:	e010      	b.n	80019a6 <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001988:	60fb      	str	r3, [r7, #12]
 800198a:	e005      	b.n	8001998 <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	2200      	movs	r2, #0
 8001990:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8001992:	68fb      	ldr	r3, [r7, #12]
 8001994:	3304      	adds	r3, #4
 8001996:	60fb      	str	r3, [r7, #12]
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800199e:	68fa      	ldr	r2, [r7, #12]
 80019a0:	429a      	cmp	r2, r3
 80019a2:	d3f3      	bcc.n	800198c <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 80019a4:	2300      	movs	r3, #0
}
 80019a6:	4618      	mov	r0, r3
 80019a8:	3714      	adds	r7, #20
 80019aa:	46bd      	mov	sp, r7
 80019ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b0:	4770      	bx	lr
 80019b2:	bf00      	nop

080019b4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 80019b4:	b480      	push	{r7}
 80019b6:	b089      	sub	sp, #36	@ 0x24
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	6078      	str	r0, [r7, #4]
 80019bc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80019be:	2300      	movs	r3, #0
 80019c0:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80019c2:	4b89      	ldr	r3, [pc, #548]	@ (8001be8 <HAL_GPIO_Init+0x234>)
 80019c4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80019c6:	e194      	b.n	8001cf2 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80019c8:	683b      	ldr	r3, [r7, #0]
 80019ca:	681a      	ldr	r2, [r3, #0]
 80019cc:	2101      	movs	r1, #1
 80019ce:	69fb      	ldr	r3, [r7, #28]
 80019d0:	fa01 f303 	lsl.w	r3, r1, r3
 80019d4:	4013      	ands	r3, r2
 80019d6:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80019d8:	693b      	ldr	r3, [r7, #16]
 80019da:	2b00      	cmp	r3, #0
 80019dc:	f000 8186 	beq.w	8001cec <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80019e0:	683b      	ldr	r3, [r7, #0]
 80019e2:	685b      	ldr	r3, [r3, #4]
 80019e4:	f003 0303 	and.w	r3, r3, #3
 80019e8:	2b01      	cmp	r3, #1
 80019ea:	d005      	beq.n	80019f8 <HAL_GPIO_Init+0x44>
 80019ec:	683b      	ldr	r3, [r7, #0]
 80019ee:	685b      	ldr	r3, [r3, #4]
 80019f0:	f003 0303 	and.w	r3, r3, #3
 80019f4:	2b02      	cmp	r3, #2
 80019f6:	d130      	bne.n	8001a5a <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	689b      	ldr	r3, [r3, #8]
 80019fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80019fe:	69fb      	ldr	r3, [r7, #28]
 8001a00:	005b      	lsls	r3, r3, #1
 8001a02:	2203      	movs	r2, #3
 8001a04:	fa02 f303 	lsl.w	r3, r2, r3
 8001a08:	43db      	mvns	r3, r3
 8001a0a:	69ba      	ldr	r2, [r7, #24]
 8001a0c:	4013      	ands	r3, r2
 8001a0e:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001a10:	683b      	ldr	r3, [r7, #0]
 8001a12:	68da      	ldr	r2, [r3, #12]
 8001a14:	69fb      	ldr	r3, [r7, #28]
 8001a16:	005b      	lsls	r3, r3, #1
 8001a18:	fa02 f303 	lsl.w	r3, r2, r3
 8001a1c:	69ba      	ldr	r2, [r7, #24]
 8001a1e:	4313      	orrs	r3, r2
 8001a20:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	69ba      	ldr	r2, [r7, #24]
 8001a26:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	685b      	ldr	r3, [r3, #4]
 8001a2c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001a2e:	2201      	movs	r2, #1
 8001a30:	69fb      	ldr	r3, [r7, #28]
 8001a32:	fa02 f303 	lsl.w	r3, r2, r3
 8001a36:	43db      	mvns	r3, r3
 8001a38:	69ba      	ldr	r2, [r7, #24]
 8001a3a:	4013      	ands	r3, r2
 8001a3c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001a3e:	683b      	ldr	r3, [r7, #0]
 8001a40:	685b      	ldr	r3, [r3, #4]
 8001a42:	091b      	lsrs	r3, r3, #4
 8001a44:	f003 0201 	and.w	r2, r3, #1
 8001a48:	69fb      	ldr	r3, [r7, #28]
 8001a4a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a4e:	69ba      	ldr	r2, [r7, #24]
 8001a50:	4313      	orrs	r3, r2
 8001a52:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	69ba      	ldr	r2, [r7, #24]
 8001a58:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001a5a:	683b      	ldr	r3, [r7, #0]
 8001a5c:	685b      	ldr	r3, [r3, #4]
 8001a5e:	f003 0303 	and.w	r3, r3, #3
 8001a62:	2b03      	cmp	r3, #3
 8001a64:	d017      	beq.n	8001a96 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	68db      	ldr	r3, [r3, #12]
 8001a6a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001a6c:	69fb      	ldr	r3, [r7, #28]
 8001a6e:	005b      	lsls	r3, r3, #1
 8001a70:	2203      	movs	r2, #3
 8001a72:	fa02 f303 	lsl.w	r3, r2, r3
 8001a76:	43db      	mvns	r3, r3
 8001a78:	69ba      	ldr	r2, [r7, #24]
 8001a7a:	4013      	ands	r3, r2
 8001a7c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001a7e:	683b      	ldr	r3, [r7, #0]
 8001a80:	689a      	ldr	r2, [r3, #8]
 8001a82:	69fb      	ldr	r3, [r7, #28]
 8001a84:	005b      	lsls	r3, r3, #1
 8001a86:	fa02 f303 	lsl.w	r3, r2, r3
 8001a8a:	69ba      	ldr	r2, [r7, #24]
 8001a8c:	4313      	orrs	r3, r2
 8001a8e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	69ba      	ldr	r2, [r7, #24]
 8001a94:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001a96:	683b      	ldr	r3, [r7, #0]
 8001a98:	685b      	ldr	r3, [r3, #4]
 8001a9a:	f003 0303 	and.w	r3, r3, #3
 8001a9e:	2b02      	cmp	r3, #2
 8001aa0:	d123      	bne.n	8001aea <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001aa2:	69fb      	ldr	r3, [r7, #28]
 8001aa4:	08da      	lsrs	r2, r3, #3
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	3208      	adds	r2, #8
 8001aaa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001aae:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001ab0:	69fb      	ldr	r3, [r7, #28]
 8001ab2:	f003 0307 	and.w	r3, r3, #7
 8001ab6:	009b      	lsls	r3, r3, #2
 8001ab8:	220f      	movs	r2, #15
 8001aba:	fa02 f303 	lsl.w	r3, r2, r3
 8001abe:	43db      	mvns	r3, r3
 8001ac0:	69ba      	ldr	r2, [r7, #24]
 8001ac2:	4013      	ands	r3, r2
 8001ac4:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001ac6:	683b      	ldr	r3, [r7, #0]
 8001ac8:	691a      	ldr	r2, [r3, #16]
 8001aca:	69fb      	ldr	r3, [r7, #28]
 8001acc:	f003 0307 	and.w	r3, r3, #7
 8001ad0:	009b      	lsls	r3, r3, #2
 8001ad2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ad6:	69ba      	ldr	r2, [r7, #24]
 8001ad8:	4313      	orrs	r3, r2
 8001ada:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001adc:	69fb      	ldr	r3, [r7, #28]
 8001ade:	08da      	lsrs	r2, r3, #3
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	3208      	adds	r2, #8
 8001ae4:	69b9      	ldr	r1, [r7, #24]
 8001ae6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001af0:	69fb      	ldr	r3, [r7, #28]
 8001af2:	005b      	lsls	r3, r3, #1
 8001af4:	2203      	movs	r2, #3
 8001af6:	fa02 f303 	lsl.w	r3, r2, r3
 8001afa:	43db      	mvns	r3, r3
 8001afc:	69ba      	ldr	r2, [r7, #24]
 8001afe:	4013      	ands	r3, r2
 8001b00:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001b02:	683b      	ldr	r3, [r7, #0]
 8001b04:	685b      	ldr	r3, [r3, #4]
 8001b06:	f003 0203 	and.w	r2, r3, #3
 8001b0a:	69fb      	ldr	r3, [r7, #28]
 8001b0c:	005b      	lsls	r3, r3, #1
 8001b0e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b12:	69ba      	ldr	r2, [r7, #24]
 8001b14:	4313      	orrs	r3, r2
 8001b16:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	69ba      	ldr	r2, [r7, #24]
 8001b1c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001b1e:	683b      	ldr	r3, [r7, #0]
 8001b20:	685b      	ldr	r3, [r3, #4]
 8001b22:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	f000 80e0 	beq.w	8001cec <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b2c:	4b2f      	ldr	r3, [pc, #188]	@ (8001bec <HAL_GPIO_Init+0x238>)
 8001b2e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001b32:	4a2e      	ldr	r2, [pc, #184]	@ (8001bec <HAL_GPIO_Init+0x238>)
 8001b34:	f043 0302 	orr.w	r3, r3, #2
 8001b38:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001b3c:	4b2b      	ldr	r3, [pc, #172]	@ (8001bec <HAL_GPIO_Init+0x238>)
 8001b3e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001b42:	f003 0302 	and.w	r3, r3, #2
 8001b46:	60fb      	str	r3, [r7, #12]
 8001b48:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001b4a:	4a29      	ldr	r2, [pc, #164]	@ (8001bf0 <HAL_GPIO_Init+0x23c>)
 8001b4c:	69fb      	ldr	r3, [r7, #28]
 8001b4e:	089b      	lsrs	r3, r3, #2
 8001b50:	3302      	adds	r3, #2
 8001b52:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b56:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001b58:	69fb      	ldr	r3, [r7, #28]
 8001b5a:	f003 0303 	and.w	r3, r3, #3
 8001b5e:	009b      	lsls	r3, r3, #2
 8001b60:	220f      	movs	r2, #15
 8001b62:	fa02 f303 	lsl.w	r3, r2, r3
 8001b66:	43db      	mvns	r3, r3
 8001b68:	69ba      	ldr	r2, [r7, #24]
 8001b6a:	4013      	ands	r3, r2
 8001b6c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	4a20      	ldr	r2, [pc, #128]	@ (8001bf4 <HAL_GPIO_Init+0x240>)
 8001b72:	4293      	cmp	r3, r2
 8001b74:	d052      	beq.n	8001c1c <HAL_GPIO_Init+0x268>
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	4a1f      	ldr	r2, [pc, #124]	@ (8001bf8 <HAL_GPIO_Init+0x244>)
 8001b7a:	4293      	cmp	r3, r2
 8001b7c:	d031      	beq.n	8001be2 <HAL_GPIO_Init+0x22e>
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	4a1e      	ldr	r2, [pc, #120]	@ (8001bfc <HAL_GPIO_Init+0x248>)
 8001b82:	4293      	cmp	r3, r2
 8001b84:	d02b      	beq.n	8001bde <HAL_GPIO_Init+0x22a>
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	4a1d      	ldr	r2, [pc, #116]	@ (8001c00 <HAL_GPIO_Init+0x24c>)
 8001b8a:	4293      	cmp	r3, r2
 8001b8c:	d025      	beq.n	8001bda <HAL_GPIO_Init+0x226>
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	4a1c      	ldr	r2, [pc, #112]	@ (8001c04 <HAL_GPIO_Init+0x250>)
 8001b92:	4293      	cmp	r3, r2
 8001b94:	d01f      	beq.n	8001bd6 <HAL_GPIO_Init+0x222>
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	4a1b      	ldr	r2, [pc, #108]	@ (8001c08 <HAL_GPIO_Init+0x254>)
 8001b9a:	4293      	cmp	r3, r2
 8001b9c:	d019      	beq.n	8001bd2 <HAL_GPIO_Init+0x21e>
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	4a1a      	ldr	r2, [pc, #104]	@ (8001c0c <HAL_GPIO_Init+0x258>)
 8001ba2:	4293      	cmp	r3, r2
 8001ba4:	d013      	beq.n	8001bce <HAL_GPIO_Init+0x21a>
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	4a19      	ldr	r2, [pc, #100]	@ (8001c10 <HAL_GPIO_Init+0x25c>)
 8001baa:	4293      	cmp	r3, r2
 8001bac:	d00d      	beq.n	8001bca <HAL_GPIO_Init+0x216>
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	4a18      	ldr	r2, [pc, #96]	@ (8001c14 <HAL_GPIO_Init+0x260>)
 8001bb2:	4293      	cmp	r3, r2
 8001bb4:	d007      	beq.n	8001bc6 <HAL_GPIO_Init+0x212>
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	4a17      	ldr	r2, [pc, #92]	@ (8001c18 <HAL_GPIO_Init+0x264>)
 8001bba:	4293      	cmp	r3, r2
 8001bbc:	d101      	bne.n	8001bc2 <HAL_GPIO_Init+0x20e>
 8001bbe:	2309      	movs	r3, #9
 8001bc0:	e02d      	b.n	8001c1e <HAL_GPIO_Init+0x26a>
 8001bc2:	230a      	movs	r3, #10
 8001bc4:	e02b      	b.n	8001c1e <HAL_GPIO_Init+0x26a>
 8001bc6:	2308      	movs	r3, #8
 8001bc8:	e029      	b.n	8001c1e <HAL_GPIO_Init+0x26a>
 8001bca:	2307      	movs	r3, #7
 8001bcc:	e027      	b.n	8001c1e <HAL_GPIO_Init+0x26a>
 8001bce:	2306      	movs	r3, #6
 8001bd0:	e025      	b.n	8001c1e <HAL_GPIO_Init+0x26a>
 8001bd2:	2305      	movs	r3, #5
 8001bd4:	e023      	b.n	8001c1e <HAL_GPIO_Init+0x26a>
 8001bd6:	2304      	movs	r3, #4
 8001bd8:	e021      	b.n	8001c1e <HAL_GPIO_Init+0x26a>
 8001bda:	2303      	movs	r3, #3
 8001bdc:	e01f      	b.n	8001c1e <HAL_GPIO_Init+0x26a>
 8001bde:	2302      	movs	r3, #2
 8001be0:	e01d      	b.n	8001c1e <HAL_GPIO_Init+0x26a>
 8001be2:	2301      	movs	r3, #1
 8001be4:	e01b      	b.n	8001c1e <HAL_GPIO_Init+0x26a>
 8001be6:	bf00      	nop
 8001be8:	58000080 	.word	0x58000080
 8001bec:	58024400 	.word	0x58024400
 8001bf0:	58000400 	.word	0x58000400
 8001bf4:	58020000 	.word	0x58020000
 8001bf8:	58020400 	.word	0x58020400
 8001bfc:	58020800 	.word	0x58020800
 8001c00:	58020c00 	.word	0x58020c00
 8001c04:	58021000 	.word	0x58021000
 8001c08:	58021400 	.word	0x58021400
 8001c0c:	58021800 	.word	0x58021800
 8001c10:	58021c00 	.word	0x58021c00
 8001c14:	58022000 	.word	0x58022000
 8001c18:	58022400 	.word	0x58022400
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	69fa      	ldr	r2, [r7, #28]
 8001c20:	f002 0203 	and.w	r2, r2, #3
 8001c24:	0092      	lsls	r2, r2, #2
 8001c26:	4093      	lsls	r3, r2
 8001c28:	69ba      	ldr	r2, [r7, #24]
 8001c2a:	4313      	orrs	r3, r2
 8001c2c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001c2e:	4938      	ldr	r1, [pc, #224]	@ (8001d10 <HAL_GPIO_Init+0x35c>)
 8001c30:	69fb      	ldr	r3, [r7, #28]
 8001c32:	089b      	lsrs	r3, r3, #2
 8001c34:	3302      	adds	r3, #2
 8001c36:	69ba      	ldr	r2, [r7, #24]
 8001c38:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001c3c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001c44:	693b      	ldr	r3, [r7, #16]
 8001c46:	43db      	mvns	r3, r3
 8001c48:	69ba      	ldr	r2, [r7, #24]
 8001c4a:	4013      	ands	r3, r2
 8001c4c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001c4e:	683b      	ldr	r3, [r7, #0]
 8001c50:	685b      	ldr	r3, [r3, #4]
 8001c52:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d003      	beq.n	8001c62 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8001c5a:	69ba      	ldr	r2, [r7, #24]
 8001c5c:	693b      	ldr	r3, [r7, #16]
 8001c5e:	4313      	orrs	r3, r2
 8001c60:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8001c62:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001c66:	69bb      	ldr	r3, [r7, #24]
 8001c68:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8001c6a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001c6e:	685b      	ldr	r3, [r3, #4]
 8001c70:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001c72:	693b      	ldr	r3, [r7, #16]
 8001c74:	43db      	mvns	r3, r3
 8001c76:	69ba      	ldr	r2, [r7, #24]
 8001c78:	4013      	ands	r3, r2
 8001c7a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001c7c:	683b      	ldr	r3, [r7, #0]
 8001c7e:	685b      	ldr	r3, [r3, #4]
 8001c80:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d003      	beq.n	8001c90 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001c88:	69ba      	ldr	r2, [r7, #24]
 8001c8a:	693b      	ldr	r3, [r7, #16]
 8001c8c:	4313      	orrs	r3, r2
 8001c8e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8001c90:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001c94:	69bb      	ldr	r3, [r7, #24]
 8001c96:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8001c98:	697b      	ldr	r3, [r7, #20]
 8001c9a:	685b      	ldr	r3, [r3, #4]
 8001c9c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001c9e:	693b      	ldr	r3, [r7, #16]
 8001ca0:	43db      	mvns	r3, r3
 8001ca2:	69ba      	ldr	r2, [r7, #24]
 8001ca4:	4013      	ands	r3, r2
 8001ca6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001ca8:	683b      	ldr	r3, [r7, #0]
 8001caa:	685b      	ldr	r3, [r3, #4]
 8001cac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d003      	beq.n	8001cbc <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8001cb4:	69ba      	ldr	r2, [r7, #24]
 8001cb6:	693b      	ldr	r3, [r7, #16]
 8001cb8:	4313      	orrs	r3, r2
 8001cba:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8001cbc:	697b      	ldr	r3, [r7, #20]
 8001cbe:	69ba      	ldr	r2, [r7, #24]
 8001cc0:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8001cc2:	697b      	ldr	r3, [r7, #20]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001cc8:	693b      	ldr	r3, [r7, #16]
 8001cca:	43db      	mvns	r3, r3
 8001ccc:	69ba      	ldr	r2, [r7, #24]
 8001cce:	4013      	ands	r3, r2
 8001cd0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001cd2:	683b      	ldr	r3, [r7, #0]
 8001cd4:	685b      	ldr	r3, [r3, #4]
 8001cd6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d003      	beq.n	8001ce6 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8001cde:	69ba      	ldr	r2, [r7, #24]
 8001ce0:	693b      	ldr	r3, [r7, #16]
 8001ce2:	4313      	orrs	r3, r2
 8001ce4:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8001ce6:	697b      	ldr	r3, [r7, #20]
 8001ce8:	69ba      	ldr	r2, [r7, #24]
 8001cea:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001cec:	69fb      	ldr	r3, [r7, #28]
 8001cee:	3301      	adds	r3, #1
 8001cf0:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001cf2:	683b      	ldr	r3, [r7, #0]
 8001cf4:	681a      	ldr	r2, [r3, #0]
 8001cf6:	69fb      	ldr	r3, [r7, #28]
 8001cf8:	fa22 f303 	lsr.w	r3, r2, r3
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	f47f ae63 	bne.w	80019c8 <HAL_GPIO_Init+0x14>
  }
}
 8001d02:	bf00      	nop
 8001d04:	bf00      	nop
 8001d06:	3724      	adds	r7, #36	@ 0x24
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d0e:	4770      	bx	lr
 8001d10:	58000400 	.word	0x58000400

08001d14 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	b084      	sub	sp, #16
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8001d1c:	4b29      	ldr	r3, [pc, #164]	@ (8001dc4 <HAL_PWREx_ConfigSupply+0xb0>)
 8001d1e:	68db      	ldr	r3, [r3, #12]
 8001d20:	f003 0307 	and.w	r3, r3, #7
 8001d24:	2b06      	cmp	r3, #6
 8001d26:	d00a      	beq.n	8001d3e <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8001d28:	4b26      	ldr	r3, [pc, #152]	@ (8001dc4 <HAL_PWREx_ConfigSupply+0xb0>)
 8001d2a:	68db      	ldr	r3, [r3, #12]
 8001d2c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001d30:	687a      	ldr	r2, [r7, #4]
 8001d32:	429a      	cmp	r2, r3
 8001d34:	d001      	beq.n	8001d3a <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8001d36:	2301      	movs	r3, #1
 8001d38:	e040      	b.n	8001dbc <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	e03e      	b.n	8001dbc <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8001d3e:	4b21      	ldr	r3, [pc, #132]	@ (8001dc4 <HAL_PWREx_ConfigSupply+0xb0>)
 8001d40:	68db      	ldr	r3, [r3, #12]
 8001d42:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 8001d46:	491f      	ldr	r1, [pc, #124]	@ (8001dc4 <HAL_PWREx_ConfigSupply+0xb0>)
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	4313      	orrs	r3, r2
 8001d4c:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8001d4e:	f7ff f9d5 	bl	80010fc <HAL_GetTick>
 8001d52:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001d54:	e009      	b.n	8001d6a <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8001d56:	f7ff f9d1 	bl	80010fc <HAL_GetTick>
 8001d5a:	4602      	mov	r2, r0
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	1ad3      	subs	r3, r2, r3
 8001d60:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001d64:	d901      	bls.n	8001d6a <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8001d66:	2301      	movs	r3, #1
 8001d68:	e028      	b.n	8001dbc <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001d6a:	4b16      	ldr	r3, [pc, #88]	@ (8001dc4 <HAL_PWREx_ConfigSupply+0xb0>)
 8001d6c:	685b      	ldr	r3, [r3, #4]
 8001d6e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001d72:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001d76:	d1ee      	bne.n	8001d56 <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	2b1e      	cmp	r3, #30
 8001d7c:	d008      	beq.n	8001d90 <HAL_PWREx_ConfigSupply+0x7c>
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	2b2e      	cmp	r3, #46	@ 0x2e
 8001d82:	d005      	beq.n	8001d90 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	2b1d      	cmp	r3, #29
 8001d88:	d002      	beq.n	8001d90 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	2b2d      	cmp	r3, #45	@ 0x2d
 8001d8e:	d114      	bne.n	8001dba <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8001d90:	f7ff f9b4 	bl	80010fc <HAL_GetTick>
 8001d94:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8001d96:	e009      	b.n	8001dac <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8001d98:	f7ff f9b0 	bl	80010fc <HAL_GetTick>
 8001d9c:	4602      	mov	r2, r0
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	1ad3      	subs	r3, r2, r3
 8001da2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001da6:	d901      	bls.n	8001dac <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8001da8:	2301      	movs	r3, #1
 8001daa:	e007      	b.n	8001dbc <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8001dac:	4b05      	ldr	r3, [pc, #20]	@ (8001dc4 <HAL_PWREx_ConfigSupply+0xb0>)
 8001dae:	68db      	ldr	r3, [r3, #12]
 8001db0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001db4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001db8:	d1ee      	bne.n	8001d98 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8001dba:	2300      	movs	r3, #0
}
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	3710      	adds	r7, #16
 8001dc0:	46bd      	mov	sp, r7
 8001dc2:	bd80      	pop	{r7, pc}
 8001dc4:	58024800 	.word	0x58024800

08001dc8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b08c      	sub	sp, #48	@ 0x30
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d102      	bne.n	8001ddc <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001dd6:	2301      	movs	r3, #1
 8001dd8:	f000 bc48 	b.w	800266c <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	f003 0301 	and.w	r3, r3, #1
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	f000 8088 	beq.w	8001efa <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001dea:	4b99      	ldr	r3, [pc, #612]	@ (8002050 <HAL_RCC_OscConfig+0x288>)
 8001dec:	691b      	ldr	r3, [r3, #16]
 8001dee:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001df2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001df4:	4b96      	ldr	r3, [pc, #600]	@ (8002050 <HAL_RCC_OscConfig+0x288>)
 8001df6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001df8:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8001dfa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001dfc:	2b10      	cmp	r3, #16
 8001dfe:	d007      	beq.n	8001e10 <HAL_RCC_OscConfig+0x48>
 8001e00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e02:	2b18      	cmp	r3, #24
 8001e04:	d111      	bne.n	8001e2a <HAL_RCC_OscConfig+0x62>
 8001e06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001e08:	f003 0303 	and.w	r3, r3, #3
 8001e0c:	2b02      	cmp	r3, #2
 8001e0e:	d10c      	bne.n	8001e2a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e10:	4b8f      	ldr	r3, [pc, #572]	@ (8002050 <HAL_RCC_OscConfig+0x288>)
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d06d      	beq.n	8001ef8 <HAL_RCC_OscConfig+0x130>
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	685b      	ldr	r3, [r3, #4]
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d169      	bne.n	8001ef8 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8001e24:	2301      	movs	r3, #1
 8001e26:	f000 bc21 	b.w	800266c <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	685b      	ldr	r3, [r3, #4]
 8001e2e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001e32:	d106      	bne.n	8001e42 <HAL_RCC_OscConfig+0x7a>
 8001e34:	4b86      	ldr	r3, [pc, #536]	@ (8002050 <HAL_RCC_OscConfig+0x288>)
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	4a85      	ldr	r2, [pc, #532]	@ (8002050 <HAL_RCC_OscConfig+0x288>)
 8001e3a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001e3e:	6013      	str	r3, [r2, #0]
 8001e40:	e02e      	b.n	8001ea0 <HAL_RCC_OscConfig+0xd8>
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	685b      	ldr	r3, [r3, #4]
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d10c      	bne.n	8001e64 <HAL_RCC_OscConfig+0x9c>
 8001e4a:	4b81      	ldr	r3, [pc, #516]	@ (8002050 <HAL_RCC_OscConfig+0x288>)
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	4a80      	ldr	r2, [pc, #512]	@ (8002050 <HAL_RCC_OscConfig+0x288>)
 8001e50:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001e54:	6013      	str	r3, [r2, #0]
 8001e56:	4b7e      	ldr	r3, [pc, #504]	@ (8002050 <HAL_RCC_OscConfig+0x288>)
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	4a7d      	ldr	r2, [pc, #500]	@ (8002050 <HAL_RCC_OscConfig+0x288>)
 8001e5c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001e60:	6013      	str	r3, [r2, #0]
 8001e62:	e01d      	b.n	8001ea0 <HAL_RCC_OscConfig+0xd8>
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	685b      	ldr	r3, [r3, #4]
 8001e68:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001e6c:	d10c      	bne.n	8001e88 <HAL_RCC_OscConfig+0xc0>
 8001e6e:	4b78      	ldr	r3, [pc, #480]	@ (8002050 <HAL_RCC_OscConfig+0x288>)
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	4a77      	ldr	r2, [pc, #476]	@ (8002050 <HAL_RCC_OscConfig+0x288>)
 8001e74:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001e78:	6013      	str	r3, [r2, #0]
 8001e7a:	4b75      	ldr	r3, [pc, #468]	@ (8002050 <HAL_RCC_OscConfig+0x288>)
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	4a74      	ldr	r2, [pc, #464]	@ (8002050 <HAL_RCC_OscConfig+0x288>)
 8001e80:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001e84:	6013      	str	r3, [r2, #0]
 8001e86:	e00b      	b.n	8001ea0 <HAL_RCC_OscConfig+0xd8>
 8001e88:	4b71      	ldr	r3, [pc, #452]	@ (8002050 <HAL_RCC_OscConfig+0x288>)
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	4a70      	ldr	r2, [pc, #448]	@ (8002050 <HAL_RCC_OscConfig+0x288>)
 8001e8e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001e92:	6013      	str	r3, [r2, #0]
 8001e94:	4b6e      	ldr	r3, [pc, #440]	@ (8002050 <HAL_RCC_OscConfig+0x288>)
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	4a6d      	ldr	r2, [pc, #436]	@ (8002050 <HAL_RCC_OscConfig+0x288>)
 8001e9a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001e9e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	685b      	ldr	r3, [r3, #4]
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d013      	beq.n	8001ed0 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ea8:	f7ff f928 	bl	80010fc <HAL_GetTick>
 8001eac:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001eae:	e008      	b.n	8001ec2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001eb0:	f7ff f924 	bl	80010fc <HAL_GetTick>
 8001eb4:	4602      	mov	r2, r0
 8001eb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001eb8:	1ad3      	subs	r3, r2, r3
 8001eba:	2b64      	cmp	r3, #100	@ 0x64
 8001ebc:	d901      	bls.n	8001ec2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001ebe:	2303      	movs	r3, #3
 8001ec0:	e3d4      	b.n	800266c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001ec2:	4b63      	ldr	r3, [pc, #396]	@ (8002050 <HAL_RCC_OscConfig+0x288>)
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d0f0      	beq.n	8001eb0 <HAL_RCC_OscConfig+0xe8>
 8001ece:	e014      	b.n	8001efa <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ed0:	f7ff f914 	bl	80010fc <HAL_GetTick>
 8001ed4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001ed6:	e008      	b.n	8001eea <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ed8:	f7ff f910 	bl	80010fc <HAL_GetTick>
 8001edc:	4602      	mov	r2, r0
 8001ede:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ee0:	1ad3      	subs	r3, r2, r3
 8001ee2:	2b64      	cmp	r3, #100	@ 0x64
 8001ee4:	d901      	bls.n	8001eea <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8001ee6:	2303      	movs	r3, #3
 8001ee8:	e3c0      	b.n	800266c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001eea:	4b59      	ldr	r3, [pc, #356]	@ (8002050 <HAL_RCC_OscConfig+0x288>)
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d1f0      	bne.n	8001ed8 <HAL_RCC_OscConfig+0x110>
 8001ef6:	e000      	b.n	8001efa <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ef8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	f003 0302 	and.w	r3, r3, #2
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	f000 80ca 	beq.w	800209c <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001f08:	4b51      	ldr	r3, [pc, #324]	@ (8002050 <HAL_RCC_OscConfig+0x288>)
 8001f0a:	691b      	ldr	r3, [r3, #16]
 8001f0c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001f10:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001f12:	4b4f      	ldr	r3, [pc, #316]	@ (8002050 <HAL_RCC_OscConfig+0x288>)
 8001f14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f16:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8001f18:	6a3b      	ldr	r3, [r7, #32]
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d007      	beq.n	8001f2e <HAL_RCC_OscConfig+0x166>
 8001f1e:	6a3b      	ldr	r3, [r7, #32]
 8001f20:	2b18      	cmp	r3, #24
 8001f22:	d156      	bne.n	8001fd2 <HAL_RCC_OscConfig+0x20a>
 8001f24:	69fb      	ldr	r3, [r7, #28]
 8001f26:	f003 0303 	and.w	r3, r3, #3
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d151      	bne.n	8001fd2 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001f2e:	4b48      	ldr	r3, [pc, #288]	@ (8002050 <HAL_RCC_OscConfig+0x288>)
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	f003 0304 	and.w	r3, r3, #4
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d005      	beq.n	8001f46 <HAL_RCC_OscConfig+0x17e>
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	68db      	ldr	r3, [r3, #12]
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d101      	bne.n	8001f46 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8001f42:	2301      	movs	r3, #1
 8001f44:	e392      	b.n	800266c <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001f46:	4b42      	ldr	r3, [pc, #264]	@ (8002050 <HAL_RCC_OscConfig+0x288>)
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	f023 0219 	bic.w	r2, r3, #25
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	68db      	ldr	r3, [r3, #12]
 8001f52:	493f      	ldr	r1, [pc, #252]	@ (8002050 <HAL_RCC_OscConfig+0x288>)
 8001f54:	4313      	orrs	r3, r2
 8001f56:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f58:	f7ff f8d0 	bl	80010fc <HAL_GetTick>
 8001f5c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001f5e:	e008      	b.n	8001f72 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f60:	f7ff f8cc 	bl	80010fc <HAL_GetTick>
 8001f64:	4602      	mov	r2, r0
 8001f66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f68:	1ad3      	subs	r3, r2, r3
 8001f6a:	2b02      	cmp	r3, #2
 8001f6c:	d901      	bls.n	8001f72 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8001f6e:	2303      	movs	r3, #3
 8001f70:	e37c      	b.n	800266c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001f72:	4b37      	ldr	r3, [pc, #220]	@ (8002050 <HAL_RCC_OscConfig+0x288>)
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	f003 0304 	and.w	r3, r3, #4
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d0f0      	beq.n	8001f60 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f7e:	f7ff f8c9 	bl	8001114 <HAL_GetREVID>
 8001f82:	4603      	mov	r3, r0
 8001f84:	f241 0203 	movw	r2, #4099	@ 0x1003
 8001f88:	4293      	cmp	r3, r2
 8001f8a:	d817      	bhi.n	8001fbc <HAL_RCC_OscConfig+0x1f4>
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	691b      	ldr	r3, [r3, #16]
 8001f90:	2b40      	cmp	r3, #64	@ 0x40
 8001f92:	d108      	bne.n	8001fa6 <HAL_RCC_OscConfig+0x1de>
 8001f94:	4b2e      	ldr	r3, [pc, #184]	@ (8002050 <HAL_RCC_OscConfig+0x288>)
 8001f96:	685b      	ldr	r3, [r3, #4]
 8001f98:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8001f9c:	4a2c      	ldr	r2, [pc, #176]	@ (8002050 <HAL_RCC_OscConfig+0x288>)
 8001f9e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001fa2:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001fa4:	e07a      	b.n	800209c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001fa6:	4b2a      	ldr	r3, [pc, #168]	@ (8002050 <HAL_RCC_OscConfig+0x288>)
 8001fa8:	685b      	ldr	r3, [r3, #4]
 8001faa:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	691b      	ldr	r3, [r3, #16]
 8001fb2:	031b      	lsls	r3, r3, #12
 8001fb4:	4926      	ldr	r1, [pc, #152]	@ (8002050 <HAL_RCC_OscConfig+0x288>)
 8001fb6:	4313      	orrs	r3, r2
 8001fb8:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001fba:	e06f      	b.n	800209c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001fbc:	4b24      	ldr	r3, [pc, #144]	@ (8002050 <HAL_RCC_OscConfig+0x288>)
 8001fbe:	685b      	ldr	r3, [r3, #4]
 8001fc0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	691b      	ldr	r3, [r3, #16]
 8001fc8:	061b      	lsls	r3, r3, #24
 8001fca:	4921      	ldr	r1, [pc, #132]	@ (8002050 <HAL_RCC_OscConfig+0x288>)
 8001fcc:	4313      	orrs	r3, r2
 8001fce:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001fd0:	e064      	b.n	800209c <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	68db      	ldr	r3, [r3, #12]
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d047      	beq.n	800206a <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001fda:	4b1d      	ldr	r3, [pc, #116]	@ (8002050 <HAL_RCC_OscConfig+0x288>)
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	f023 0219 	bic.w	r2, r3, #25
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	68db      	ldr	r3, [r3, #12]
 8001fe6:	491a      	ldr	r1, [pc, #104]	@ (8002050 <HAL_RCC_OscConfig+0x288>)
 8001fe8:	4313      	orrs	r3, r2
 8001fea:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fec:	f7ff f886 	bl	80010fc <HAL_GetTick>
 8001ff0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001ff2:	e008      	b.n	8002006 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ff4:	f7ff f882 	bl	80010fc <HAL_GetTick>
 8001ff8:	4602      	mov	r2, r0
 8001ffa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ffc:	1ad3      	subs	r3, r2, r3
 8001ffe:	2b02      	cmp	r3, #2
 8002000:	d901      	bls.n	8002006 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8002002:	2303      	movs	r3, #3
 8002004:	e332      	b.n	800266c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002006:	4b12      	ldr	r3, [pc, #72]	@ (8002050 <HAL_RCC_OscConfig+0x288>)
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	f003 0304 	and.w	r3, r3, #4
 800200e:	2b00      	cmp	r3, #0
 8002010:	d0f0      	beq.n	8001ff4 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002012:	f7ff f87f 	bl	8001114 <HAL_GetREVID>
 8002016:	4603      	mov	r3, r0
 8002018:	f241 0203 	movw	r2, #4099	@ 0x1003
 800201c:	4293      	cmp	r3, r2
 800201e:	d819      	bhi.n	8002054 <HAL_RCC_OscConfig+0x28c>
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	691b      	ldr	r3, [r3, #16]
 8002024:	2b40      	cmp	r3, #64	@ 0x40
 8002026:	d108      	bne.n	800203a <HAL_RCC_OscConfig+0x272>
 8002028:	4b09      	ldr	r3, [pc, #36]	@ (8002050 <HAL_RCC_OscConfig+0x288>)
 800202a:	685b      	ldr	r3, [r3, #4]
 800202c:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8002030:	4a07      	ldr	r2, [pc, #28]	@ (8002050 <HAL_RCC_OscConfig+0x288>)
 8002032:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002036:	6053      	str	r3, [r2, #4]
 8002038:	e030      	b.n	800209c <HAL_RCC_OscConfig+0x2d4>
 800203a:	4b05      	ldr	r3, [pc, #20]	@ (8002050 <HAL_RCC_OscConfig+0x288>)
 800203c:	685b      	ldr	r3, [r3, #4]
 800203e:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	691b      	ldr	r3, [r3, #16]
 8002046:	031b      	lsls	r3, r3, #12
 8002048:	4901      	ldr	r1, [pc, #4]	@ (8002050 <HAL_RCC_OscConfig+0x288>)
 800204a:	4313      	orrs	r3, r2
 800204c:	604b      	str	r3, [r1, #4]
 800204e:	e025      	b.n	800209c <HAL_RCC_OscConfig+0x2d4>
 8002050:	58024400 	.word	0x58024400
 8002054:	4b9a      	ldr	r3, [pc, #616]	@ (80022c0 <HAL_RCC_OscConfig+0x4f8>)
 8002056:	685b      	ldr	r3, [r3, #4]
 8002058:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	691b      	ldr	r3, [r3, #16]
 8002060:	061b      	lsls	r3, r3, #24
 8002062:	4997      	ldr	r1, [pc, #604]	@ (80022c0 <HAL_RCC_OscConfig+0x4f8>)
 8002064:	4313      	orrs	r3, r2
 8002066:	604b      	str	r3, [r1, #4]
 8002068:	e018      	b.n	800209c <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800206a:	4b95      	ldr	r3, [pc, #596]	@ (80022c0 <HAL_RCC_OscConfig+0x4f8>)
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	4a94      	ldr	r2, [pc, #592]	@ (80022c0 <HAL_RCC_OscConfig+0x4f8>)
 8002070:	f023 0301 	bic.w	r3, r3, #1
 8002074:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002076:	f7ff f841 	bl	80010fc <HAL_GetTick>
 800207a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800207c:	e008      	b.n	8002090 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800207e:	f7ff f83d 	bl	80010fc <HAL_GetTick>
 8002082:	4602      	mov	r2, r0
 8002084:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002086:	1ad3      	subs	r3, r2, r3
 8002088:	2b02      	cmp	r3, #2
 800208a:	d901      	bls.n	8002090 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 800208c:	2303      	movs	r3, #3
 800208e:	e2ed      	b.n	800266c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002090:	4b8b      	ldr	r3, [pc, #556]	@ (80022c0 <HAL_RCC_OscConfig+0x4f8>)
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	f003 0304 	and.w	r3, r3, #4
 8002098:	2b00      	cmp	r3, #0
 800209a:	d1f0      	bne.n	800207e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	f003 0310 	and.w	r3, r3, #16
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	f000 80a9 	beq.w	80021fc <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80020aa:	4b85      	ldr	r3, [pc, #532]	@ (80022c0 <HAL_RCC_OscConfig+0x4f8>)
 80020ac:	691b      	ldr	r3, [r3, #16]
 80020ae:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80020b2:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80020b4:	4b82      	ldr	r3, [pc, #520]	@ (80022c0 <HAL_RCC_OscConfig+0x4f8>)
 80020b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020b8:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80020ba:	69bb      	ldr	r3, [r7, #24]
 80020bc:	2b08      	cmp	r3, #8
 80020be:	d007      	beq.n	80020d0 <HAL_RCC_OscConfig+0x308>
 80020c0:	69bb      	ldr	r3, [r7, #24]
 80020c2:	2b18      	cmp	r3, #24
 80020c4:	d13a      	bne.n	800213c <HAL_RCC_OscConfig+0x374>
 80020c6:	697b      	ldr	r3, [r7, #20]
 80020c8:	f003 0303 	and.w	r3, r3, #3
 80020cc:	2b01      	cmp	r3, #1
 80020ce:	d135      	bne.n	800213c <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80020d0:	4b7b      	ldr	r3, [pc, #492]	@ (80022c0 <HAL_RCC_OscConfig+0x4f8>)
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d005      	beq.n	80020e8 <HAL_RCC_OscConfig+0x320>
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	69db      	ldr	r3, [r3, #28]
 80020e0:	2b80      	cmp	r3, #128	@ 0x80
 80020e2:	d001      	beq.n	80020e8 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 80020e4:	2301      	movs	r3, #1
 80020e6:	e2c1      	b.n	800266c <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80020e8:	f7ff f814 	bl	8001114 <HAL_GetREVID>
 80020ec:	4603      	mov	r3, r0
 80020ee:	f241 0203 	movw	r2, #4099	@ 0x1003
 80020f2:	4293      	cmp	r3, r2
 80020f4:	d817      	bhi.n	8002126 <HAL_RCC_OscConfig+0x35e>
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	6a1b      	ldr	r3, [r3, #32]
 80020fa:	2b20      	cmp	r3, #32
 80020fc:	d108      	bne.n	8002110 <HAL_RCC_OscConfig+0x348>
 80020fe:	4b70      	ldr	r3, [pc, #448]	@ (80022c0 <HAL_RCC_OscConfig+0x4f8>)
 8002100:	685b      	ldr	r3, [r3, #4]
 8002102:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8002106:	4a6e      	ldr	r2, [pc, #440]	@ (80022c0 <HAL_RCC_OscConfig+0x4f8>)
 8002108:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800210c:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800210e:	e075      	b.n	80021fc <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002110:	4b6b      	ldr	r3, [pc, #428]	@ (80022c0 <HAL_RCC_OscConfig+0x4f8>)
 8002112:	685b      	ldr	r3, [r3, #4]
 8002114:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	6a1b      	ldr	r3, [r3, #32]
 800211c:	069b      	lsls	r3, r3, #26
 800211e:	4968      	ldr	r1, [pc, #416]	@ (80022c0 <HAL_RCC_OscConfig+0x4f8>)
 8002120:	4313      	orrs	r3, r2
 8002122:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002124:	e06a      	b.n	80021fc <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002126:	4b66      	ldr	r3, [pc, #408]	@ (80022c0 <HAL_RCC_OscConfig+0x4f8>)
 8002128:	68db      	ldr	r3, [r3, #12]
 800212a:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	6a1b      	ldr	r3, [r3, #32]
 8002132:	061b      	lsls	r3, r3, #24
 8002134:	4962      	ldr	r1, [pc, #392]	@ (80022c0 <HAL_RCC_OscConfig+0x4f8>)
 8002136:	4313      	orrs	r3, r2
 8002138:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800213a:	e05f      	b.n	80021fc <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	69db      	ldr	r3, [r3, #28]
 8002140:	2b00      	cmp	r3, #0
 8002142:	d042      	beq.n	80021ca <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8002144:	4b5e      	ldr	r3, [pc, #376]	@ (80022c0 <HAL_RCC_OscConfig+0x4f8>)
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	4a5d      	ldr	r2, [pc, #372]	@ (80022c0 <HAL_RCC_OscConfig+0x4f8>)
 800214a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800214e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002150:	f7fe ffd4 	bl	80010fc <HAL_GetTick>
 8002154:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002156:	e008      	b.n	800216a <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8002158:	f7fe ffd0 	bl	80010fc <HAL_GetTick>
 800215c:	4602      	mov	r2, r0
 800215e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002160:	1ad3      	subs	r3, r2, r3
 8002162:	2b02      	cmp	r3, #2
 8002164:	d901      	bls.n	800216a <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8002166:	2303      	movs	r3, #3
 8002168:	e280      	b.n	800266c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800216a:	4b55      	ldr	r3, [pc, #340]	@ (80022c0 <HAL_RCC_OscConfig+0x4f8>)
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002172:	2b00      	cmp	r3, #0
 8002174:	d0f0      	beq.n	8002158 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002176:	f7fe ffcd 	bl	8001114 <HAL_GetREVID>
 800217a:	4603      	mov	r3, r0
 800217c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002180:	4293      	cmp	r3, r2
 8002182:	d817      	bhi.n	80021b4 <HAL_RCC_OscConfig+0x3ec>
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	6a1b      	ldr	r3, [r3, #32]
 8002188:	2b20      	cmp	r3, #32
 800218a:	d108      	bne.n	800219e <HAL_RCC_OscConfig+0x3d6>
 800218c:	4b4c      	ldr	r3, [pc, #304]	@ (80022c0 <HAL_RCC_OscConfig+0x4f8>)
 800218e:	685b      	ldr	r3, [r3, #4]
 8002190:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8002194:	4a4a      	ldr	r2, [pc, #296]	@ (80022c0 <HAL_RCC_OscConfig+0x4f8>)
 8002196:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800219a:	6053      	str	r3, [r2, #4]
 800219c:	e02e      	b.n	80021fc <HAL_RCC_OscConfig+0x434>
 800219e:	4b48      	ldr	r3, [pc, #288]	@ (80022c0 <HAL_RCC_OscConfig+0x4f8>)
 80021a0:	685b      	ldr	r3, [r3, #4]
 80021a2:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	6a1b      	ldr	r3, [r3, #32]
 80021aa:	069b      	lsls	r3, r3, #26
 80021ac:	4944      	ldr	r1, [pc, #272]	@ (80022c0 <HAL_RCC_OscConfig+0x4f8>)
 80021ae:	4313      	orrs	r3, r2
 80021b0:	604b      	str	r3, [r1, #4]
 80021b2:	e023      	b.n	80021fc <HAL_RCC_OscConfig+0x434>
 80021b4:	4b42      	ldr	r3, [pc, #264]	@ (80022c0 <HAL_RCC_OscConfig+0x4f8>)
 80021b6:	68db      	ldr	r3, [r3, #12]
 80021b8:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	6a1b      	ldr	r3, [r3, #32]
 80021c0:	061b      	lsls	r3, r3, #24
 80021c2:	493f      	ldr	r1, [pc, #252]	@ (80022c0 <HAL_RCC_OscConfig+0x4f8>)
 80021c4:	4313      	orrs	r3, r2
 80021c6:	60cb      	str	r3, [r1, #12]
 80021c8:	e018      	b.n	80021fc <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80021ca:	4b3d      	ldr	r3, [pc, #244]	@ (80022c0 <HAL_RCC_OscConfig+0x4f8>)
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	4a3c      	ldr	r2, [pc, #240]	@ (80022c0 <HAL_RCC_OscConfig+0x4f8>)
 80021d0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80021d4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021d6:	f7fe ff91 	bl	80010fc <HAL_GetTick>
 80021da:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80021dc:	e008      	b.n	80021f0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80021de:	f7fe ff8d 	bl	80010fc <HAL_GetTick>
 80021e2:	4602      	mov	r2, r0
 80021e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021e6:	1ad3      	subs	r3, r2, r3
 80021e8:	2b02      	cmp	r3, #2
 80021ea:	d901      	bls.n	80021f0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80021ec:	2303      	movs	r3, #3
 80021ee:	e23d      	b.n	800266c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80021f0:	4b33      	ldr	r3, [pc, #204]	@ (80022c0 <HAL_RCC_OscConfig+0x4f8>)
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d1f0      	bne.n	80021de <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	f003 0308 	and.w	r3, r3, #8
 8002204:	2b00      	cmp	r3, #0
 8002206:	d036      	beq.n	8002276 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	695b      	ldr	r3, [r3, #20]
 800220c:	2b00      	cmp	r3, #0
 800220e:	d019      	beq.n	8002244 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002210:	4b2b      	ldr	r3, [pc, #172]	@ (80022c0 <HAL_RCC_OscConfig+0x4f8>)
 8002212:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002214:	4a2a      	ldr	r2, [pc, #168]	@ (80022c0 <HAL_RCC_OscConfig+0x4f8>)
 8002216:	f043 0301 	orr.w	r3, r3, #1
 800221a:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800221c:	f7fe ff6e 	bl	80010fc <HAL_GetTick>
 8002220:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002222:	e008      	b.n	8002236 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002224:	f7fe ff6a 	bl	80010fc <HAL_GetTick>
 8002228:	4602      	mov	r2, r0
 800222a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800222c:	1ad3      	subs	r3, r2, r3
 800222e:	2b02      	cmp	r3, #2
 8002230:	d901      	bls.n	8002236 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8002232:	2303      	movs	r3, #3
 8002234:	e21a      	b.n	800266c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002236:	4b22      	ldr	r3, [pc, #136]	@ (80022c0 <HAL_RCC_OscConfig+0x4f8>)
 8002238:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800223a:	f003 0302 	and.w	r3, r3, #2
 800223e:	2b00      	cmp	r3, #0
 8002240:	d0f0      	beq.n	8002224 <HAL_RCC_OscConfig+0x45c>
 8002242:	e018      	b.n	8002276 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002244:	4b1e      	ldr	r3, [pc, #120]	@ (80022c0 <HAL_RCC_OscConfig+0x4f8>)
 8002246:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002248:	4a1d      	ldr	r2, [pc, #116]	@ (80022c0 <HAL_RCC_OscConfig+0x4f8>)
 800224a:	f023 0301 	bic.w	r3, r3, #1
 800224e:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002250:	f7fe ff54 	bl	80010fc <HAL_GetTick>
 8002254:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002256:	e008      	b.n	800226a <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002258:	f7fe ff50 	bl	80010fc <HAL_GetTick>
 800225c:	4602      	mov	r2, r0
 800225e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002260:	1ad3      	subs	r3, r2, r3
 8002262:	2b02      	cmp	r3, #2
 8002264:	d901      	bls.n	800226a <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8002266:	2303      	movs	r3, #3
 8002268:	e200      	b.n	800266c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800226a:	4b15      	ldr	r3, [pc, #84]	@ (80022c0 <HAL_RCC_OscConfig+0x4f8>)
 800226c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800226e:	f003 0302 	and.w	r3, r3, #2
 8002272:	2b00      	cmp	r3, #0
 8002274:	d1f0      	bne.n	8002258 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	f003 0320 	and.w	r3, r3, #32
 800227e:	2b00      	cmp	r3, #0
 8002280:	d039      	beq.n	80022f6 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	699b      	ldr	r3, [r3, #24]
 8002286:	2b00      	cmp	r3, #0
 8002288:	d01c      	beq.n	80022c4 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800228a:	4b0d      	ldr	r3, [pc, #52]	@ (80022c0 <HAL_RCC_OscConfig+0x4f8>)
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	4a0c      	ldr	r2, [pc, #48]	@ (80022c0 <HAL_RCC_OscConfig+0x4f8>)
 8002290:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002294:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002296:	f7fe ff31 	bl	80010fc <HAL_GetTick>
 800229a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800229c:	e008      	b.n	80022b0 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800229e:	f7fe ff2d 	bl	80010fc <HAL_GetTick>
 80022a2:	4602      	mov	r2, r0
 80022a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022a6:	1ad3      	subs	r3, r2, r3
 80022a8:	2b02      	cmp	r3, #2
 80022aa:	d901      	bls.n	80022b0 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 80022ac:	2303      	movs	r3, #3
 80022ae:	e1dd      	b.n	800266c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80022b0:	4b03      	ldr	r3, [pc, #12]	@ (80022c0 <HAL_RCC_OscConfig+0x4f8>)
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d0f0      	beq.n	800229e <HAL_RCC_OscConfig+0x4d6>
 80022bc:	e01b      	b.n	80022f6 <HAL_RCC_OscConfig+0x52e>
 80022be:	bf00      	nop
 80022c0:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80022c4:	4b9b      	ldr	r3, [pc, #620]	@ (8002534 <HAL_RCC_OscConfig+0x76c>)
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	4a9a      	ldr	r2, [pc, #616]	@ (8002534 <HAL_RCC_OscConfig+0x76c>)
 80022ca:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80022ce:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80022d0:	f7fe ff14 	bl	80010fc <HAL_GetTick>
 80022d4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80022d6:	e008      	b.n	80022ea <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80022d8:	f7fe ff10 	bl	80010fc <HAL_GetTick>
 80022dc:	4602      	mov	r2, r0
 80022de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022e0:	1ad3      	subs	r3, r2, r3
 80022e2:	2b02      	cmp	r3, #2
 80022e4:	d901      	bls.n	80022ea <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 80022e6:	2303      	movs	r3, #3
 80022e8:	e1c0      	b.n	800266c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80022ea:	4b92      	ldr	r3, [pc, #584]	@ (8002534 <HAL_RCC_OscConfig+0x76c>)
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d1f0      	bne.n	80022d8 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	f003 0304 	and.w	r3, r3, #4
 80022fe:	2b00      	cmp	r3, #0
 8002300:	f000 8081 	beq.w	8002406 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002304:	4b8c      	ldr	r3, [pc, #560]	@ (8002538 <HAL_RCC_OscConfig+0x770>)
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	4a8b      	ldr	r2, [pc, #556]	@ (8002538 <HAL_RCC_OscConfig+0x770>)
 800230a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800230e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002310:	f7fe fef4 	bl	80010fc <HAL_GetTick>
 8002314:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002316:	e008      	b.n	800232a <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002318:	f7fe fef0 	bl	80010fc <HAL_GetTick>
 800231c:	4602      	mov	r2, r0
 800231e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002320:	1ad3      	subs	r3, r2, r3
 8002322:	2b64      	cmp	r3, #100	@ 0x64
 8002324:	d901      	bls.n	800232a <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8002326:	2303      	movs	r3, #3
 8002328:	e1a0      	b.n	800266c <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800232a:	4b83      	ldr	r3, [pc, #524]	@ (8002538 <HAL_RCC_OscConfig+0x770>)
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002332:	2b00      	cmp	r3, #0
 8002334:	d0f0      	beq.n	8002318 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	689b      	ldr	r3, [r3, #8]
 800233a:	2b01      	cmp	r3, #1
 800233c:	d106      	bne.n	800234c <HAL_RCC_OscConfig+0x584>
 800233e:	4b7d      	ldr	r3, [pc, #500]	@ (8002534 <HAL_RCC_OscConfig+0x76c>)
 8002340:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002342:	4a7c      	ldr	r2, [pc, #496]	@ (8002534 <HAL_RCC_OscConfig+0x76c>)
 8002344:	f043 0301 	orr.w	r3, r3, #1
 8002348:	6713      	str	r3, [r2, #112]	@ 0x70
 800234a:	e02d      	b.n	80023a8 <HAL_RCC_OscConfig+0x5e0>
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	689b      	ldr	r3, [r3, #8]
 8002350:	2b00      	cmp	r3, #0
 8002352:	d10c      	bne.n	800236e <HAL_RCC_OscConfig+0x5a6>
 8002354:	4b77      	ldr	r3, [pc, #476]	@ (8002534 <HAL_RCC_OscConfig+0x76c>)
 8002356:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002358:	4a76      	ldr	r2, [pc, #472]	@ (8002534 <HAL_RCC_OscConfig+0x76c>)
 800235a:	f023 0301 	bic.w	r3, r3, #1
 800235e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002360:	4b74      	ldr	r3, [pc, #464]	@ (8002534 <HAL_RCC_OscConfig+0x76c>)
 8002362:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002364:	4a73      	ldr	r2, [pc, #460]	@ (8002534 <HAL_RCC_OscConfig+0x76c>)
 8002366:	f023 0304 	bic.w	r3, r3, #4
 800236a:	6713      	str	r3, [r2, #112]	@ 0x70
 800236c:	e01c      	b.n	80023a8 <HAL_RCC_OscConfig+0x5e0>
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	689b      	ldr	r3, [r3, #8]
 8002372:	2b05      	cmp	r3, #5
 8002374:	d10c      	bne.n	8002390 <HAL_RCC_OscConfig+0x5c8>
 8002376:	4b6f      	ldr	r3, [pc, #444]	@ (8002534 <HAL_RCC_OscConfig+0x76c>)
 8002378:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800237a:	4a6e      	ldr	r2, [pc, #440]	@ (8002534 <HAL_RCC_OscConfig+0x76c>)
 800237c:	f043 0304 	orr.w	r3, r3, #4
 8002380:	6713      	str	r3, [r2, #112]	@ 0x70
 8002382:	4b6c      	ldr	r3, [pc, #432]	@ (8002534 <HAL_RCC_OscConfig+0x76c>)
 8002384:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002386:	4a6b      	ldr	r2, [pc, #428]	@ (8002534 <HAL_RCC_OscConfig+0x76c>)
 8002388:	f043 0301 	orr.w	r3, r3, #1
 800238c:	6713      	str	r3, [r2, #112]	@ 0x70
 800238e:	e00b      	b.n	80023a8 <HAL_RCC_OscConfig+0x5e0>
 8002390:	4b68      	ldr	r3, [pc, #416]	@ (8002534 <HAL_RCC_OscConfig+0x76c>)
 8002392:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002394:	4a67      	ldr	r2, [pc, #412]	@ (8002534 <HAL_RCC_OscConfig+0x76c>)
 8002396:	f023 0301 	bic.w	r3, r3, #1
 800239a:	6713      	str	r3, [r2, #112]	@ 0x70
 800239c:	4b65      	ldr	r3, [pc, #404]	@ (8002534 <HAL_RCC_OscConfig+0x76c>)
 800239e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80023a0:	4a64      	ldr	r2, [pc, #400]	@ (8002534 <HAL_RCC_OscConfig+0x76c>)
 80023a2:	f023 0304 	bic.w	r3, r3, #4
 80023a6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	689b      	ldr	r3, [r3, #8]
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d015      	beq.n	80023dc <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023b0:	f7fe fea4 	bl	80010fc <HAL_GetTick>
 80023b4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80023b6:	e00a      	b.n	80023ce <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80023b8:	f7fe fea0 	bl	80010fc <HAL_GetTick>
 80023bc:	4602      	mov	r2, r0
 80023be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023c0:	1ad3      	subs	r3, r2, r3
 80023c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80023c6:	4293      	cmp	r3, r2
 80023c8:	d901      	bls.n	80023ce <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 80023ca:	2303      	movs	r3, #3
 80023cc:	e14e      	b.n	800266c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80023ce:	4b59      	ldr	r3, [pc, #356]	@ (8002534 <HAL_RCC_OscConfig+0x76c>)
 80023d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80023d2:	f003 0302 	and.w	r3, r3, #2
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d0ee      	beq.n	80023b8 <HAL_RCC_OscConfig+0x5f0>
 80023da:	e014      	b.n	8002406 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023dc:	f7fe fe8e 	bl	80010fc <HAL_GetTick>
 80023e0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80023e2:	e00a      	b.n	80023fa <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80023e4:	f7fe fe8a 	bl	80010fc <HAL_GetTick>
 80023e8:	4602      	mov	r2, r0
 80023ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023ec:	1ad3      	subs	r3, r2, r3
 80023ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80023f2:	4293      	cmp	r3, r2
 80023f4:	d901      	bls.n	80023fa <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 80023f6:	2303      	movs	r3, #3
 80023f8:	e138      	b.n	800266c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80023fa:	4b4e      	ldr	r3, [pc, #312]	@ (8002534 <HAL_RCC_OscConfig+0x76c>)
 80023fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80023fe:	f003 0302 	and.w	r3, r3, #2
 8002402:	2b00      	cmp	r3, #0
 8002404:	d1ee      	bne.n	80023e4 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800240a:	2b00      	cmp	r3, #0
 800240c:	f000 812d 	beq.w	800266a <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8002410:	4b48      	ldr	r3, [pc, #288]	@ (8002534 <HAL_RCC_OscConfig+0x76c>)
 8002412:	691b      	ldr	r3, [r3, #16]
 8002414:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002418:	2b18      	cmp	r3, #24
 800241a:	f000 80bd 	beq.w	8002598 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002422:	2b02      	cmp	r3, #2
 8002424:	f040 809e 	bne.w	8002564 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002428:	4b42      	ldr	r3, [pc, #264]	@ (8002534 <HAL_RCC_OscConfig+0x76c>)
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	4a41      	ldr	r2, [pc, #260]	@ (8002534 <HAL_RCC_OscConfig+0x76c>)
 800242e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002432:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002434:	f7fe fe62 	bl	80010fc <HAL_GetTick>
 8002438:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800243a:	e008      	b.n	800244e <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800243c:	f7fe fe5e 	bl	80010fc <HAL_GetTick>
 8002440:	4602      	mov	r2, r0
 8002442:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002444:	1ad3      	subs	r3, r2, r3
 8002446:	2b02      	cmp	r3, #2
 8002448:	d901      	bls.n	800244e <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 800244a:	2303      	movs	r3, #3
 800244c:	e10e      	b.n	800266c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800244e:	4b39      	ldr	r3, [pc, #228]	@ (8002534 <HAL_RCC_OscConfig+0x76c>)
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002456:	2b00      	cmp	r3, #0
 8002458:	d1f0      	bne.n	800243c <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800245a:	4b36      	ldr	r3, [pc, #216]	@ (8002534 <HAL_RCC_OscConfig+0x76c>)
 800245c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800245e:	4b37      	ldr	r3, [pc, #220]	@ (800253c <HAL_RCC_OscConfig+0x774>)
 8002460:	4013      	ands	r3, r2
 8002462:	687a      	ldr	r2, [r7, #4]
 8002464:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8002466:	687a      	ldr	r2, [r7, #4]
 8002468:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800246a:	0112      	lsls	r2, r2, #4
 800246c:	430a      	orrs	r2, r1
 800246e:	4931      	ldr	r1, [pc, #196]	@ (8002534 <HAL_RCC_OscConfig+0x76c>)
 8002470:	4313      	orrs	r3, r2
 8002472:	628b      	str	r3, [r1, #40]	@ 0x28
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002478:	3b01      	subs	r3, #1
 800247a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002482:	3b01      	subs	r3, #1
 8002484:	025b      	lsls	r3, r3, #9
 8002486:	b29b      	uxth	r3, r3
 8002488:	431a      	orrs	r2, r3
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800248e:	3b01      	subs	r3, #1
 8002490:	041b      	lsls	r3, r3, #16
 8002492:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8002496:	431a      	orrs	r2, r3
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800249c:	3b01      	subs	r3, #1
 800249e:	061b      	lsls	r3, r3, #24
 80024a0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80024a4:	4923      	ldr	r1, [pc, #140]	@ (8002534 <HAL_RCC_OscConfig+0x76c>)
 80024a6:	4313      	orrs	r3, r2
 80024a8:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 80024aa:	4b22      	ldr	r3, [pc, #136]	@ (8002534 <HAL_RCC_OscConfig+0x76c>)
 80024ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024ae:	4a21      	ldr	r2, [pc, #132]	@ (8002534 <HAL_RCC_OscConfig+0x76c>)
 80024b0:	f023 0301 	bic.w	r3, r3, #1
 80024b4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80024b6:	4b1f      	ldr	r3, [pc, #124]	@ (8002534 <HAL_RCC_OscConfig+0x76c>)
 80024b8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80024ba:	4b21      	ldr	r3, [pc, #132]	@ (8002540 <HAL_RCC_OscConfig+0x778>)
 80024bc:	4013      	ands	r3, r2
 80024be:	687a      	ldr	r2, [r7, #4]
 80024c0:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80024c2:	00d2      	lsls	r2, r2, #3
 80024c4:	491b      	ldr	r1, [pc, #108]	@ (8002534 <HAL_RCC_OscConfig+0x76c>)
 80024c6:	4313      	orrs	r3, r2
 80024c8:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80024ca:	4b1a      	ldr	r3, [pc, #104]	@ (8002534 <HAL_RCC_OscConfig+0x76c>)
 80024cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024ce:	f023 020c 	bic.w	r2, r3, #12
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024d6:	4917      	ldr	r1, [pc, #92]	@ (8002534 <HAL_RCC_OscConfig+0x76c>)
 80024d8:	4313      	orrs	r3, r2
 80024da:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80024dc:	4b15      	ldr	r3, [pc, #84]	@ (8002534 <HAL_RCC_OscConfig+0x76c>)
 80024de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024e0:	f023 0202 	bic.w	r2, r3, #2
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024e8:	4912      	ldr	r1, [pc, #72]	@ (8002534 <HAL_RCC_OscConfig+0x76c>)
 80024ea:	4313      	orrs	r3, r2
 80024ec:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80024ee:	4b11      	ldr	r3, [pc, #68]	@ (8002534 <HAL_RCC_OscConfig+0x76c>)
 80024f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024f2:	4a10      	ldr	r2, [pc, #64]	@ (8002534 <HAL_RCC_OscConfig+0x76c>)
 80024f4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80024f8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80024fa:	4b0e      	ldr	r3, [pc, #56]	@ (8002534 <HAL_RCC_OscConfig+0x76c>)
 80024fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024fe:	4a0d      	ldr	r2, [pc, #52]	@ (8002534 <HAL_RCC_OscConfig+0x76c>)
 8002500:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002504:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8002506:	4b0b      	ldr	r3, [pc, #44]	@ (8002534 <HAL_RCC_OscConfig+0x76c>)
 8002508:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800250a:	4a0a      	ldr	r2, [pc, #40]	@ (8002534 <HAL_RCC_OscConfig+0x76c>)
 800250c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002510:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8002512:	4b08      	ldr	r3, [pc, #32]	@ (8002534 <HAL_RCC_OscConfig+0x76c>)
 8002514:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002516:	4a07      	ldr	r2, [pc, #28]	@ (8002534 <HAL_RCC_OscConfig+0x76c>)
 8002518:	f043 0301 	orr.w	r3, r3, #1
 800251c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800251e:	4b05      	ldr	r3, [pc, #20]	@ (8002534 <HAL_RCC_OscConfig+0x76c>)
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	4a04      	ldr	r2, [pc, #16]	@ (8002534 <HAL_RCC_OscConfig+0x76c>)
 8002524:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002528:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800252a:	f7fe fde7 	bl	80010fc <HAL_GetTick>
 800252e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002530:	e011      	b.n	8002556 <HAL_RCC_OscConfig+0x78e>
 8002532:	bf00      	nop
 8002534:	58024400 	.word	0x58024400
 8002538:	58024800 	.word	0x58024800
 800253c:	fffffc0c 	.word	0xfffffc0c
 8002540:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002544:	f7fe fdda 	bl	80010fc <HAL_GetTick>
 8002548:	4602      	mov	r2, r0
 800254a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800254c:	1ad3      	subs	r3, r2, r3
 800254e:	2b02      	cmp	r3, #2
 8002550:	d901      	bls.n	8002556 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8002552:	2303      	movs	r3, #3
 8002554:	e08a      	b.n	800266c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002556:	4b47      	ldr	r3, [pc, #284]	@ (8002674 <HAL_RCC_OscConfig+0x8ac>)
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800255e:	2b00      	cmp	r3, #0
 8002560:	d0f0      	beq.n	8002544 <HAL_RCC_OscConfig+0x77c>
 8002562:	e082      	b.n	800266a <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002564:	4b43      	ldr	r3, [pc, #268]	@ (8002674 <HAL_RCC_OscConfig+0x8ac>)
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	4a42      	ldr	r2, [pc, #264]	@ (8002674 <HAL_RCC_OscConfig+0x8ac>)
 800256a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800256e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002570:	f7fe fdc4 	bl	80010fc <HAL_GetTick>
 8002574:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002576:	e008      	b.n	800258a <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002578:	f7fe fdc0 	bl	80010fc <HAL_GetTick>
 800257c:	4602      	mov	r2, r0
 800257e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002580:	1ad3      	subs	r3, r2, r3
 8002582:	2b02      	cmp	r3, #2
 8002584:	d901      	bls.n	800258a <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8002586:	2303      	movs	r3, #3
 8002588:	e070      	b.n	800266c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800258a:	4b3a      	ldr	r3, [pc, #232]	@ (8002674 <HAL_RCC_OscConfig+0x8ac>)
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002592:	2b00      	cmp	r3, #0
 8002594:	d1f0      	bne.n	8002578 <HAL_RCC_OscConfig+0x7b0>
 8002596:	e068      	b.n	800266a <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8002598:	4b36      	ldr	r3, [pc, #216]	@ (8002674 <HAL_RCC_OscConfig+0x8ac>)
 800259a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800259c:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800259e:	4b35      	ldr	r3, [pc, #212]	@ (8002674 <HAL_RCC_OscConfig+0x8ac>)
 80025a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025a2:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025a8:	2b01      	cmp	r3, #1
 80025aa:	d031      	beq.n	8002610 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80025ac:	693b      	ldr	r3, [r7, #16]
 80025ae:	f003 0203 	and.w	r2, r3, #3
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80025b6:	429a      	cmp	r2, r3
 80025b8:	d12a      	bne.n	8002610 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80025ba:	693b      	ldr	r3, [r7, #16]
 80025bc:	091b      	lsrs	r3, r3, #4
 80025be:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80025c6:	429a      	cmp	r2, r3
 80025c8:	d122      	bne.n	8002610 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025d4:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80025d6:	429a      	cmp	r2, r3
 80025d8:	d11a      	bne.n	8002610 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	0a5b      	lsrs	r3, r3, #9
 80025de:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80025e6:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80025e8:	429a      	cmp	r2, r3
 80025ea:	d111      	bne.n	8002610 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	0c1b      	lsrs	r3, r3, #16
 80025f0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80025f8:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80025fa:	429a      	cmp	r2, r3
 80025fc:	d108      	bne.n	8002610 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	0e1b      	lsrs	r3, r3, #24
 8002602:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800260a:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800260c:	429a      	cmp	r2, r3
 800260e:	d001      	beq.n	8002614 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8002610:	2301      	movs	r3, #1
 8002612:	e02b      	b.n	800266c <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8002614:	4b17      	ldr	r3, [pc, #92]	@ (8002674 <HAL_RCC_OscConfig+0x8ac>)
 8002616:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002618:	08db      	lsrs	r3, r3, #3
 800261a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800261e:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002624:	693a      	ldr	r2, [r7, #16]
 8002626:	429a      	cmp	r2, r3
 8002628:	d01f      	beq.n	800266a <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800262a:	4b12      	ldr	r3, [pc, #72]	@ (8002674 <HAL_RCC_OscConfig+0x8ac>)
 800262c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800262e:	4a11      	ldr	r2, [pc, #68]	@ (8002674 <HAL_RCC_OscConfig+0x8ac>)
 8002630:	f023 0301 	bic.w	r3, r3, #1
 8002634:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002636:	f7fe fd61 	bl	80010fc <HAL_GetTick>
 800263a:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800263c:	bf00      	nop
 800263e:	f7fe fd5d 	bl	80010fc <HAL_GetTick>
 8002642:	4602      	mov	r2, r0
 8002644:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002646:	4293      	cmp	r3, r2
 8002648:	d0f9      	beq.n	800263e <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800264a:	4b0a      	ldr	r3, [pc, #40]	@ (8002674 <HAL_RCC_OscConfig+0x8ac>)
 800264c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800264e:	4b0a      	ldr	r3, [pc, #40]	@ (8002678 <HAL_RCC_OscConfig+0x8b0>)
 8002650:	4013      	ands	r3, r2
 8002652:	687a      	ldr	r2, [r7, #4]
 8002654:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002656:	00d2      	lsls	r2, r2, #3
 8002658:	4906      	ldr	r1, [pc, #24]	@ (8002674 <HAL_RCC_OscConfig+0x8ac>)
 800265a:	4313      	orrs	r3, r2
 800265c:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800265e:	4b05      	ldr	r3, [pc, #20]	@ (8002674 <HAL_RCC_OscConfig+0x8ac>)
 8002660:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002662:	4a04      	ldr	r2, [pc, #16]	@ (8002674 <HAL_RCC_OscConfig+0x8ac>)
 8002664:	f043 0301 	orr.w	r3, r3, #1
 8002668:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800266a:	2300      	movs	r3, #0
}
 800266c:	4618      	mov	r0, r3
 800266e:	3730      	adds	r7, #48	@ 0x30
 8002670:	46bd      	mov	sp, r7
 8002672:	bd80      	pop	{r7, pc}
 8002674:	58024400 	.word	0x58024400
 8002678:	ffff0007 	.word	0xffff0007

0800267c <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800267c:	b580      	push	{r7, lr}
 800267e:	b086      	sub	sp, #24
 8002680:	af00      	add	r7, sp, #0
 8002682:	6078      	str	r0, [r7, #4]
 8002684:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	2b00      	cmp	r3, #0
 800268a:	d101      	bne.n	8002690 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800268c:	2301      	movs	r3, #1
 800268e:	e19c      	b.n	80029ca <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002690:	4b8a      	ldr	r3, [pc, #552]	@ (80028bc <HAL_RCC_ClockConfig+0x240>)
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	f003 030f 	and.w	r3, r3, #15
 8002698:	683a      	ldr	r2, [r7, #0]
 800269a:	429a      	cmp	r2, r3
 800269c:	d910      	bls.n	80026c0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800269e:	4b87      	ldr	r3, [pc, #540]	@ (80028bc <HAL_RCC_ClockConfig+0x240>)
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	f023 020f 	bic.w	r2, r3, #15
 80026a6:	4985      	ldr	r1, [pc, #532]	@ (80028bc <HAL_RCC_ClockConfig+0x240>)
 80026a8:	683b      	ldr	r3, [r7, #0]
 80026aa:	4313      	orrs	r3, r2
 80026ac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80026ae:	4b83      	ldr	r3, [pc, #524]	@ (80028bc <HAL_RCC_ClockConfig+0x240>)
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	f003 030f 	and.w	r3, r3, #15
 80026b6:	683a      	ldr	r2, [r7, #0]
 80026b8:	429a      	cmp	r2, r3
 80026ba:	d001      	beq.n	80026c0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80026bc:	2301      	movs	r3, #1
 80026be:	e184      	b.n	80029ca <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	f003 0304 	and.w	r3, r3, #4
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d010      	beq.n	80026ee <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	691a      	ldr	r2, [r3, #16]
 80026d0:	4b7b      	ldr	r3, [pc, #492]	@ (80028c0 <HAL_RCC_ClockConfig+0x244>)
 80026d2:	699b      	ldr	r3, [r3, #24]
 80026d4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80026d8:	429a      	cmp	r2, r3
 80026da:	d908      	bls.n	80026ee <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80026dc:	4b78      	ldr	r3, [pc, #480]	@ (80028c0 <HAL_RCC_ClockConfig+0x244>)
 80026de:	699b      	ldr	r3, [r3, #24]
 80026e0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	691b      	ldr	r3, [r3, #16]
 80026e8:	4975      	ldr	r1, [pc, #468]	@ (80028c0 <HAL_RCC_ClockConfig+0x244>)
 80026ea:	4313      	orrs	r3, r2
 80026ec:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	f003 0308 	and.w	r3, r3, #8
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d010      	beq.n	800271c <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	695a      	ldr	r2, [r3, #20]
 80026fe:	4b70      	ldr	r3, [pc, #448]	@ (80028c0 <HAL_RCC_ClockConfig+0x244>)
 8002700:	69db      	ldr	r3, [r3, #28]
 8002702:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002706:	429a      	cmp	r2, r3
 8002708:	d908      	bls.n	800271c <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800270a:	4b6d      	ldr	r3, [pc, #436]	@ (80028c0 <HAL_RCC_ClockConfig+0x244>)
 800270c:	69db      	ldr	r3, [r3, #28]
 800270e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	695b      	ldr	r3, [r3, #20]
 8002716:	496a      	ldr	r1, [pc, #424]	@ (80028c0 <HAL_RCC_ClockConfig+0x244>)
 8002718:	4313      	orrs	r3, r2
 800271a:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	f003 0310 	and.w	r3, r3, #16
 8002724:	2b00      	cmp	r3, #0
 8002726:	d010      	beq.n	800274a <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	699a      	ldr	r2, [r3, #24]
 800272c:	4b64      	ldr	r3, [pc, #400]	@ (80028c0 <HAL_RCC_ClockConfig+0x244>)
 800272e:	69db      	ldr	r3, [r3, #28]
 8002730:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002734:	429a      	cmp	r2, r3
 8002736:	d908      	bls.n	800274a <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002738:	4b61      	ldr	r3, [pc, #388]	@ (80028c0 <HAL_RCC_ClockConfig+0x244>)
 800273a:	69db      	ldr	r3, [r3, #28]
 800273c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	699b      	ldr	r3, [r3, #24]
 8002744:	495e      	ldr	r1, [pc, #376]	@ (80028c0 <HAL_RCC_ClockConfig+0x244>)
 8002746:	4313      	orrs	r3, r2
 8002748:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	f003 0320 	and.w	r3, r3, #32
 8002752:	2b00      	cmp	r3, #0
 8002754:	d010      	beq.n	8002778 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	69da      	ldr	r2, [r3, #28]
 800275a:	4b59      	ldr	r3, [pc, #356]	@ (80028c0 <HAL_RCC_ClockConfig+0x244>)
 800275c:	6a1b      	ldr	r3, [r3, #32]
 800275e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002762:	429a      	cmp	r2, r3
 8002764:	d908      	bls.n	8002778 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8002766:	4b56      	ldr	r3, [pc, #344]	@ (80028c0 <HAL_RCC_ClockConfig+0x244>)
 8002768:	6a1b      	ldr	r3, [r3, #32]
 800276a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	69db      	ldr	r3, [r3, #28]
 8002772:	4953      	ldr	r1, [pc, #332]	@ (80028c0 <HAL_RCC_ClockConfig+0x244>)
 8002774:	4313      	orrs	r3, r2
 8002776:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	f003 0302 	and.w	r3, r3, #2
 8002780:	2b00      	cmp	r3, #0
 8002782:	d010      	beq.n	80027a6 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	68da      	ldr	r2, [r3, #12]
 8002788:	4b4d      	ldr	r3, [pc, #308]	@ (80028c0 <HAL_RCC_ClockConfig+0x244>)
 800278a:	699b      	ldr	r3, [r3, #24]
 800278c:	f003 030f 	and.w	r3, r3, #15
 8002790:	429a      	cmp	r2, r3
 8002792:	d908      	bls.n	80027a6 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002794:	4b4a      	ldr	r3, [pc, #296]	@ (80028c0 <HAL_RCC_ClockConfig+0x244>)
 8002796:	699b      	ldr	r3, [r3, #24]
 8002798:	f023 020f 	bic.w	r2, r3, #15
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	68db      	ldr	r3, [r3, #12]
 80027a0:	4947      	ldr	r1, [pc, #284]	@ (80028c0 <HAL_RCC_ClockConfig+0x244>)
 80027a2:	4313      	orrs	r3, r2
 80027a4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	f003 0301 	and.w	r3, r3, #1
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d055      	beq.n	800285e <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80027b2:	4b43      	ldr	r3, [pc, #268]	@ (80028c0 <HAL_RCC_ClockConfig+0x244>)
 80027b4:	699b      	ldr	r3, [r3, #24]
 80027b6:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	689b      	ldr	r3, [r3, #8]
 80027be:	4940      	ldr	r1, [pc, #256]	@ (80028c0 <HAL_RCC_ClockConfig+0x244>)
 80027c0:	4313      	orrs	r3, r2
 80027c2:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	685b      	ldr	r3, [r3, #4]
 80027c8:	2b02      	cmp	r3, #2
 80027ca:	d107      	bne.n	80027dc <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80027cc:	4b3c      	ldr	r3, [pc, #240]	@ (80028c0 <HAL_RCC_ClockConfig+0x244>)
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d121      	bne.n	800281c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80027d8:	2301      	movs	r3, #1
 80027da:	e0f6      	b.n	80029ca <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	685b      	ldr	r3, [r3, #4]
 80027e0:	2b03      	cmp	r3, #3
 80027e2:	d107      	bne.n	80027f4 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80027e4:	4b36      	ldr	r3, [pc, #216]	@ (80028c0 <HAL_RCC_ClockConfig+0x244>)
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d115      	bne.n	800281c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80027f0:	2301      	movs	r3, #1
 80027f2:	e0ea      	b.n	80029ca <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	685b      	ldr	r3, [r3, #4]
 80027f8:	2b01      	cmp	r3, #1
 80027fa:	d107      	bne.n	800280c <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80027fc:	4b30      	ldr	r3, [pc, #192]	@ (80028c0 <HAL_RCC_ClockConfig+0x244>)
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002804:	2b00      	cmp	r3, #0
 8002806:	d109      	bne.n	800281c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002808:	2301      	movs	r3, #1
 800280a:	e0de      	b.n	80029ca <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800280c:	4b2c      	ldr	r3, [pc, #176]	@ (80028c0 <HAL_RCC_ClockConfig+0x244>)
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	f003 0304 	and.w	r3, r3, #4
 8002814:	2b00      	cmp	r3, #0
 8002816:	d101      	bne.n	800281c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002818:	2301      	movs	r3, #1
 800281a:	e0d6      	b.n	80029ca <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800281c:	4b28      	ldr	r3, [pc, #160]	@ (80028c0 <HAL_RCC_ClockConfig+0x244>)
 800281e:	691b      	ldr	r3, [r3, #16]
 8002820:	f023 0207 	bic.w	r2, r3, #7
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	685b      	ldr	r3, [r3, #4]
 8002828:	4925      	ldr	r1, [pc, #148]	@ (80028c0 <HAL_RCC_ClockConfig+0x244>)
 800282a:	4313      	orrs	r3, r2
 800282c:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800282e:	f7fe fc65 	bl	80010fc <HAL_GetTick>
 8002832:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002834:	e00a      	b.n	800284c <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002836:	f7fe fc61 	bl	80010fc <HAL_GetTick>
 800283a:	4602      	mov	r2, r0
 800283c:	697b      	ldr	r3, [r7, #20]
 800283e:	1ad3      	subs	r3, r2, r3
 8002840:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002844:	4293      	cmp	r3, r2
 8002846:	d901      	bls.n	800284c <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8002848:	2303      	movs	r3, #3
 800284a:	e0be      	b.n	80029ca <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800284c:	4b1c      	ldr	r3, [pc, #112]	@ (80028c0 <HAL_RCC_ClockConfig+0x244>)
 800284e:	691b      	ldr	r3, [r3, #16]
 8002850:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	685b      	ldr	r3, [r3, #4]
 8002858:	00db      	lsls	r3, r3, #3
 800285a:	429a      	cmp	r2, r3
 800285c:	d1eb      	bne.n	8002836 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	f003 0302 	and.w	r3, r3, #2
 8002866:	2b00      	cmp	r3, #0
 8002868:	d010      	beq.n	800288c <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	68da      	ldr	r2, [r3, #12]
 800286e:	4b14      	ldr	r3, [pc, #80]	@ (80028c0 <HAL_RCC_ClockConfig+0x244>)
 8002870:	699b      	ldr	r3, [r3, #24]
 8002872:	f003 030f 	and.w	r3, r3, #15
 8002876:	429a      	cmp	r2, r3
 8002878:	d208      	bcs.n	800288c <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800287a:	4b11      	ldr	r3, [pc, #68]	@ (80028c0 <HAL_RCC_ClockConfig+0x244>)
 800287c:	699b      	ldr	r3, [r3, #24]
 800287e:	f023 020f 	bic.w	r2, r3, #15
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	68db      	ldr	r3, [r3, #12]
 8002886:	490e      	ldr	r1, [pc, #56]	@ (80028c0 <HAL_RCC_ClockConfig+0x244>)
 8002888:	4313      	orrs	r3, r2
 800288a:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800288c:	4b0b      	ldr	r3, [pc, #44]	@ (80028bc <HAL_RCC_ClockConfig+0x240>)
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	f003 030f 	and.w	r3, r3, #15
 8002894:	683a      	ldr	r2, [r7, #0]
 8002896:	429a      	cmp	r2, r3
 8002898:	d214      	bcs.n	80028c4 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800289a:	4b08      	ldr	r3, [pc, #32]	@ (80028bc <HAL_RCC_ClockConfig+0x240>)
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	f023 020f 	bic.w	r2, r3, #15
 80028a2:	4906      	ldr	r1, [pc, #24]	@ (80028bc <HAL_RCC_ClockConfig+0x240>)
 80028a4:	683b      	ldr	r3, [r7, #0]
 80028a6:	4313      	orrs	r3, r2
 80028a8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80028aa:	4b04      	ldr	r3, [pc, #16]	@ (80028bc <HAL_RCC_ClockConfig+0x240>)
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	f003 030f 	and.w	r3, r3, #15
 80028b2:	683a      	ldr	r2, [r7, #0]
 80028b4:	429a      	cmp	r2, r3
 80028b6:	d005      	beq.n	80028c4 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80028b8:	2301      	movs	r3, #1
 80028ba:	e086      	b.n	80029ca <HAL_RCC_ClockConfig+0x34e>
 80028bc:	52002000 	.word	0x52002000
 80028c0:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	f003 0304 	and.w	r3, r3, #4
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d010      	beq.n	80028f2 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	691a      	ldr	r2, [r3, #16]
 80028d4:	4b3f      	ldr	r3, [pc, #252]	@ (80029d4 <HAL_RCC_ClockConfig+0x358>)
 80028d6:	699b      	ldr	r3, [r3, #24]
 80028d8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80028dc:	429a      	cmp	r2, r3
 80028de:	d208      	bcs.n	80028f2 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80028e0:	4b3c      	ldr	r3, [pc, #240]	@ (80029d4 <HAL_RCC_ClockConfig+0x358>)
 80028e2:	699b      	ldr	r3, [r3, #24]
 80028e4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	691b      	ldr	r3, [r3, #16]
 80028ec:	4939      	ldr	r1, [pc, #228]	@ (80029d4 <HAL_RCC_ClockConfig+0x358>)
 80028ee:	4313      	orrs	r3, r2
 80028f0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	f003 0308 	and.w	r3, r3, #8
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d010      	beq.n	8002920 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	695a      	ldr	r2, [r3, #20]
 8002902:	4b34      	ldr	r3, [pc, #208]	@ (80029d4 <HAL_RCC_ClockConfig+0x358>)
 8002904:	69db      	ldr	r3, [r3, #28]
 8002906:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800290a:	429a      	cmp	r2, r3
 800290c:	d208      	bcs.n	8002920 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800290e:	4b31      	ldr	r3, [pc, #196]	@ (80029d4 <HAL_RCC_ClockConfig+0x358>)
 8002910:	69db      	ldr	r3, [r3, #28]
 8002912:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	695b      	ldr	r3, [r3, #20]
 800291a:	492e      	ldr	r1, [pc, #184]	@ (80029d4 <HAL_RCC_ClockConfig+0x358>)
 800291c:	4313      	orrs	r3, r2
 800291e:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	f003 0310 	and.w	r3, r3, #16
 8002928:	2b00      	cmp	r3, #0
 800292a:	d010      	beq.n	800294e <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	699a      	ldr	r2, [r3, #24]
 8002930:	4b28      	ldr	r3, [pc, #160]	@ (80029d4 <HAL_RCC_ClockConfig+0x358>)
 8002932:	69db      	ldr	r3, [r3, #28]
 8002934:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002938:	429a      	cmp	r2, r3
 800293a:	d208      	bcs.n	800294e <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800293c:	4b25      	ldr	r3, [pc, #148]	@ (80029d4 <HAL_RCC_ClockConfig+0x358>)
 800293e:	69db      	ldr	r3, [r3, #28]
 8002940:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	699b      	ldr	r3, [r3, #24]
 8002948:	4922      	ldr	r1, [pc, #136]	@ (80029d4 <HAL_RCC_ClockConfig+0x358>)
 800294a:	4313      	orrs	r3, r2
 800294c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	f003 0320 	and.w	r3, r3, #32
 8002956:	2b00      	cmp	r3, #0
 8002958:	d010      	beq.n	800297c <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	69da      	ldr	r2, [r3, #28]
 800295e:	4b1d      	ldr	r3, [pc, #116]	@ (80029d4 <HAL_RCC_ClockConfig+0x358>)
 8002960:	6a1b      	ldr	r3, [r3, #32]
 8002962:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002966:	429a      	cmp	r2, r3
 8002968:	d208      	bcs.n	800297c <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800296a:	4b1a      	ldr	r3, [pc, #104]	@ (80029d4 <HAL_RCC_ClockConfig+0x358>)
 800296c:	6a1b      	ldr	r3, [r3, #32]
 800296e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	69db      	ldr	r3, [r3, #28]
 8002976:	4917      	ldr	r1, [pc, #92]	@ (80029d4 <HAL_RCC_ClockConfig+0x358>)
 8002978:	4313      	orrs	r3, r2
 800297a:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800297c:	f000 f834 	bl	80029e8 <HAL_RCC_GetSysClockFreq>
 8002980:	4602      	mov	r2, r0
 8002982:	4b14      	ldr	r3, [pc, #80]	@ (80029d4 <HAL_RCC_ClockConfig+0x358>)
 8002984:	699b      	ldr	r3, [r3, #24]
 8002986:	0a1b      	lsrs	r3, r3, #8
 8002988:	f003 030f 	and.w	r3, r3, #15
 800298c:	4912      	ldr	r1, [pc, #72]	@ (80029d8 <HAL_RCC_ClockConfig+0x35c>)
 800298e:	5ccb      	ldrb	r3, [r1, r3]
 8002990:	f003 031f 	and.w	r3, r3, #31
 8002994:	fa22 f303 	lsr.w	r3, r2, r3
 8002998:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800299a:	4b0e      	ldr	r3, [pc, #56]	@ (80029d4 <HAL_RCC_ClockConfig+0x358>)
 800299c:	699b      	ldr	r3, [r3, #24]
 800299e:	f003 030f 	and.w	r3, r3, #15
 80029a2:	4a0d      	ldr	r2, [pc, #52]	@ (80029d8 <HAL_RCC_ClockConfig+0x35c>)
 80029a4:	5cd3      	ldrb	r3, [r2, r3]
 80029a6:	f003 031f 	and.w	r3, r3, #31
 80029aa:	693a      	ldr	r2, [r7, #16]
 80029ac:	fa22 f303 	lsr.w	r3, r2, r3
 80029b0:	4a0a      	ldr	r2, [pc, #40]	@ (80029dc <HAL_RCC_ClockConfig+0x360>)
 80029b2:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80029b4:	4a0a      	ldr	r2, [pc, #40]	@ (80029e0 <HAL_RCC_ClockConfig+0x364>)
 80029b6:	693b      	ldr	r3, [r7, #16]
 80029b8:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80029ba:	4b0a      	ldr	r3, [pc, #40]	@ (80029e4 <HAL_RCC_ClockConfig+0x368>)
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	4618      	mov	r0, r3
 80029c0:	f7fe f93c 	bl	8000c3c <HAL_InitTick>
 80029c4:	4603      	mov	r3, r0
 80029c6:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80029c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80029ca:	4618      	mov	r0, r3
 80029cc:	3718      	adds	r7, #24
 80029ce:	46bd      	mov	sp, r7
 80029d0:	bd80      	pop	{r7, pc}
 80029d2:	bf00      	nop
 80029d4:	58024400 	.word	0x58024400
 80029d8:	080095b8 	.word	0x080095b8
 80029dc:	24000004 	.word	0x24000004
 80029e0:	24000000 	.word	0x24000000
 80029e4:	24000008 	.word	0x24000008

080029e8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80029e8:	b480      	push	{r7}
 80029ea:	b089      	sub	sp, #36	@ 0x24
 80029ec:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80029ee:	4bb3      	ldr	r3, [pc, #716]	@ (8002cbc <HAL_RCC_GetSysClockFreq+0x2d4>)
 80029f0:	691b      	ldr	r3, [r3, #16]
 80029f2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80029f6:	2b18      	cmp	r3, #24
 80029f8:	f200 8155 	bhi.w	8002ca6 <HAL_RCC_GetSysClockFreq+0x2be>
 80029fc:	a201      	add	r2, pc, #4	@ (adr r2, 8002a04 <HAL_RCC_GetSysClockFreq+0x1c>)
 80029fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a02:	bf00      	nop
 8002a04:	08002a69 	.word	0x08002a69
 8002a08:	08002ca7 	.word	0x08002ca7
 8002a0c:	08002ca7 	.word	0x08002ca7
 8002a10:	08002ca7 	.word	0x08002ca7
 8002a14:	08002ca7 	.word	0x08002ca7
 8002a18:	08002ca7 	.word	0x08002ca7
 8002a1c:	08002ca7 	.word	0x08002ca7
 8002a20:	08002ca7 	.word	0x08002ca7
 8002a24:	08002a8f 	.word	0x08002a8f
 8002a28:	08002ca7 	.word	0x08002ca7
 8002a2c:	08002ca7 	.word	0x08002ca7
 8002a30:	08002ca7 	.word	0x08002ca7
 8002a34:	08002ca7 	.word	0x08002ca7
 8002a38:	08002ca7 	.word	0x08002ca7
 8002a3c:	08002ca7 	.word	0x08002ca7
 8002a40:	08002ca7 	.word	0x08002ca7
 8002a44:	08002a95 	.word	0x08002a95
 8002a48:	08002ca7 	.word	0x08002ca7
 8002a4c:	08002ca7 	.word	0x08002ca7
 8002a50:	08002ca7 	.word	0x08002ca7
 8002a54:	08002ca7 	.word	0x08002ca7
 8002a58:	08002ca7 	.word	0x08002ca7
 8002a5c:	08002ca7 	.word	0x08002ca7
 8002a60:	08002ca7 	.word	0x08002ca7
 8002a64:	08002a9b 	.word	0x08002a9b
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002a68:	4b94      	ldr	r3, [pc, #592]	@ (8002cbc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	f003 0320 	and.w	r3, r3, #32
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d009      	beq.n	8002a88 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002a74:	4b91      	ldr	r3, [pc, #580]	@ (8002cbc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	08db      	lsrs	r3, r3, #3
 8002a7a:	f003 0303 	and.w	r3, r3, #3
 8002a7e:	4a90      	ldr	r2, [pc, #576]	@ (8002cc0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002a80:	fa22 f303 	lsr.w	r3, r2, r3
 8002a84:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8002a86:	e111      	b.n	8002cac <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8002a88:	4b8d      	ldr	r3, [pc, #564]	@ (8002cc0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002a8a:	61bb      	str	r3, [r7, #24]
      break;
 8002a8c:	e10e      	b.n	8002cac <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8002a8e:	4b8d      	ldr	r3, [pc, #564]	@ (8002cc4 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8002a90:	61bb      	str	r3, [r7, #24]
      break;
 8002a92:	e10b      	b.n	8002cac <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8002a94:	4b8c      	ldr	r3, [pc, #560]	@ (8002cc8 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8002a96:	61bb      	str	r3, [r7, #24]
      break;
 8002a98:	e108      	b.n	8002cac <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8002a9a:	4b88      	ldr	r3, [pc, #544]	@ (8002cbc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002a9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a9e:	f003 0303 	and.w	r3, r3, #3
 8002aa2:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8002aa4:	4b85      	ldr	r3, [pc, #532]	@ (8002cbc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002aa6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002aa8:	091b      	lsrs	r3, r3, #4
 8002aaa:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002aae:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8002ab0:	4b82      	ldr	r3, [pc, #520]	@ (8002cbc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002ab2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ab4:	f003 0301 	and.w	r3, r3, #1
 8002ab8:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8002aba:	4b80      	ldr	r3, [pc, #512]	@ (8002cbc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002abc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002abe:	08db      	lsrs	r3, r3, #3
 8002ac0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002ac4:	68fa      	ldr	r2, [r7, #12]
 8002ac6:	fb02 f303 	mul.w	r3, r2, r3
 8002aca:	ee07 3a90 	vmov	s15, r3
 8002ace:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002ad2:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8002ad6:	693b      	ldr	r3, [r7, #16]
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	f000 80e1 	beq.w	8002ca0 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8002ade:	697b      	ldr	r3, [r7, #20]
 8002ae0:	2b02      	cmp	r3, #2
 8002ae2:	f000 8083 	beq.w	8002bec <HAL_RCC_GetSysClockFreq+0x204>
 8002ae6:	697b      	ldr	r3, [r7, #20]
 8002ae8:	2b02      	cmp	r3, #2
 8002aea:	f200 80a1 	bhi.w	8002c30 <HAL_RCC_GetSysClockFreq+0x248>
 8002aee:	697b      	ldr	r3, [r7, #20]
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d003      	beq.n	8002afc <HAL_RCC_GetSysClockFreq+0x114>
 8002af4:	697b      	ldr	r3, [r7, #20]
 8002af6:	2b01      	cmp	r3, #1
 8002af8:	d056      	beq.n	8002ba8 <HAL_RCC_GetSysClockFreq+0x1c0>
 8002afa:	e099      	b.n	8002c30 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002afc:	4b6f      	ldr	r3, [pc, #444]	@ (8002cbc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	f003 0320 	and.w	r3, r3, #32
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d02d      	beq.n	8002b64 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002b08:	4b6c      	ldr	r3, [pc, #432]	@ (8002cbc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	08db      	lsrs	r3, r3, #3
 8002b0e:	f003 0303 	and.w	r3, r3, #3
 8002b12:	4a6b      	ldr	r2, [pc, #428]	@ (8002cc0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002b14:	fa22 f303 	lsr.w	r3, r2, r3
 8002b18:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	ee07 3a90 	vmov	s15, r3
 8002b20:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002b24:	693b      	ldr	r3, [r7, #16]
 8002b26:	ee07 3a90 	vmov	s15, r3
 8002b2a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002b2e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002b32:	4b62      	ldr	r3, [pc, #392]	@ (8002cbc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002b34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b36:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002b3a:	ee07 3a90 	vmov	s15, r3
 8002b3e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002b42:	ed97 6a02 	vldr	s12, [r7, #8]
 8002b46:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8002ccc <HAL_RCC_GetSysClockFreq+0x2e4>
 8002b4a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002b4e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002b52:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002b56:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002b5a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b5e:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8002b62:	e087      	b.n	8002c74 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002b64:	693b      	ldr	r3, [r7, #16]
 8002b66:	ee07 3a90 	vmov	s15, r3
 8002b6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002b6e:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8002cd0 <HAL_RCC_GetSysClockFreq+0x2e8>
 8002b72:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002b76:	4b51      	ldr	r3, [pc, #324]	@ (8002cbc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002b78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b7a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002b7e:	ee07 3a90 	vmov	s15, r3
 8002b82:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002b86:	ed97 6a02 	vldr	s12, [r7, #8]
 8002b8a:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8002ccc <HAL_RCC_GetSysClockFreq+0x2e4>
 8002b8e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002b92:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002b96:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002b9a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002b9e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ba2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002ba6:	e065      	b.n	8002c74 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002ba8:	693b      	ldr	r3, [r7, #16]
 8002baa:	ee07 3a90 	vmov	s15, r3
 8002bae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002bb2:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8002cd4 <HAL_RCC_GetSysClockFreq+0x2ec>
 8002bb6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002bba:	4b40      	ldr	r3, [pc, #256]	@ (8002cbc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002bbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bbe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002bc2:	ee07 3a90 	vmov	s15, r3
 8002bc6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002bca:	ed97 6a02 	vldr	s12, [r7, #8]
 8002bce:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8002ccc <HAL_RCC_GetSysClockFreq+0x2e4>
 8002bd2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002bd6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002bda:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002bde:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002be2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002be6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002bea:	e043      	b.n	8002c74 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002bec:	693b      	ldr	r3, [r7, #16]
 8002bee:	ee07 3a90 	vmov	s15, r3
 8002bf2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002bf6:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8002cd8 <HAL_RCC_GetSysClockFreq+0x2f0>
 8002bfa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002bfe:	4b2f      	ldr	r3, [pc, #188]	@ (8002cbc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002c00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c02:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002c06:	ee07 3a90 	vmov	s15, r3
 8002c0a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002c0e:	ed97 6a02 	vldr	s12, [r7, #8]
 8002c12:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8002ccc <HAL_RCC_GetSysClockFreq+0x2e4>
 8002c16:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002c1a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002c1e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002c22:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002c26:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c2a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002c2e:	e021      	b.n	8002c74 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002c30:	693b      	ldr	r3, [r7, #16]
 8002c32:	ee07 3a90 	vmov	s15, r3
 8002c36:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002c3a:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8002cd4 <HAL_RCC_GetSysClockFreq+0x2ec>
 8002c3e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002c42:	4b1e      	ldr	r3, [pc, #120]	@ (8002cbc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002c44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c46:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002c4a:	ee07 3a90 	vmov	s15, r3
 8002c4e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002c52:	ed97 6a02 	vldr	s12, [r7, #8]
 8002c56:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8002ccc <HAL_RCC_GetSysClockFreq+0x2e4>
 8002c5a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002c5e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002c62:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002c66:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002c6a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c6e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002c72:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8002c74:	4b11      	ldr	r3, [pc, #68]	@ (8002cbc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002c76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c78:	0a5b      	lsrs	r3, r3, #9
 8002c7a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002c7e:	3301      	adds	r3, #1
 8002c80:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8002c82:	683b      	ldr	r3, [r7, #0]
 8002c84:	ee07 3a90 	vmov	s15, r3
 8002c88:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002c8c:	edd7 6a07 	vldr	s13, [r7, #28]
 8002c90:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002c94:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002c98:	ee17 3a90 	vmov	r3, s15
 8002c9c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8002c9e:	e005      	b.n	8002cac <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8002ca0:	2300      	movs	r3, #0
 8002ca2:	61bb      	str	r3, [r7, #24]
      break;
 8002ca4:	e002      	b.n	8002cac <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8002ca6:	4b07      	ldr	r3, [pc, #28]	@ (8002cc4 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8002ca8:	61bb      	str	r3, [r7, #24]
      break;
 8002caa:	bf00      	nop
  }

  return sysclockfreq;
 8002cac:	69bb      	ldr	r3, [r7, #24]
}
 8002cae:	4618      	mov	r0, r3
 8002cb0:	3724      	adds	r7, #36	@ 0x24
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb8:	4770      	bx	lr
 8002cba:	bf00      	nop
 8002cbc:	58024400 	.word	0x58024400
 8002cc0:	03d09000 	.word	0x03d09000
 8002cc4:	003d0900 	.word	0x003d0900
 8002cc8:	017d7840 	.word	0x017d7840
 8002ccc:	46000000 	.word	0x46000000
 8002cd0:	4c742400 	.word	0x4c742400
 8002cd4:	4a742400 	.word	0x4a742400
 8002cd8:	4bbebc20 	.word	0x4bbebc20

08002cdc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	b082      	sub	sp, #8
 8002ce0:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8002ce2:	f7ff fe81 	bl	80029e8 <HAL_RCC_GetSysClockFreq>
 8002ce6:	4602      	mov	r2, r0
 8002ce8:	4b10      	ldr	r3, [pc, #64]	@ (8002d2c <HAL_RCC_GetHCLKFreq+0x50>)
 8002cea:	699b      	ldr	r3, [r3, #24]
 8002cec:	0a1b      	lsrs	r3, r3, #8
 8002cee:	f003 030f 	and.w	r3, r3, #15
 8002cf2:	490f      	ldr	r1, [pc, #60]	@ (8002d30 <HAL_RCC_GetHCLKFreq+0x54>)
 8002cf4:	5ccb      	ldrb	r3, [r1, r3]
 8002cf6:	f003 031f 	and.w	r3, r3, #31
 8002cfa:	fa22 f303 	lsr.w	r3, r2, r3
 8002cfe:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002d00:	4b0a      	ldr	r3, [pc, #40]	@ (8002d2c <HAL_RCC_GetHCLKFreq+0x50>)
 8002d02:	699b      	ldr	r3, [r3, #24]
 8002d04:	f003 030f 	and.w	r3, r3, #15
 8002d08:	4a09      	ldr	r2, [pc, #36]	@ (8002d30 <HAL_RCC_GetHCLKFreq+0x54>)
 8002d0a:	5cd3      	ldrb	r3, [r2, r3]
 8002d0c:	f003 031f 	and.w	r3, r3, #31
 8002d10:	687a      	ldr	r2, [r7, #4]
 8002d12:	fa22 f303 	lsr.w	r3, r2, r3
 8002d16:	4a07      	ldr	r2, [pc, #28]	@ (8002d34 <HAL_RCC_GetHCLKFreq+0x58>)
 8002d18:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002d1a:	4a07      	ldr	r2, [pc, #28]	@ (8002d38 <HAL_RCC_GetHCLKFreq+0x5c>)
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8002d20:	4b04      	ldr	r3, [pc, #16]	@ (8002d34 <HAL_RCC_GetHCLKFreq+0x58>)
 8002d22:	681b      	ldr	r3, [r3, #0]
}
 8002d24:	4618      	mov	r0, r3
 8002d26:	3708      	adds	r7, #8
 8002d28:	46bd      	mov	sp, r7
 8002d2a:	bd80      	pop	{r7, pc}
 8002d2c:	58024400 	.word	0x58024400
 8002d30:	080095b8 	.word	0x080095b8
 8002d34:	24000004 	.word	0x24000004
 8002d38:	24000000 	.word	0x24000000

08002d3c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002d3c:	b580      	push	{r7, lr}
 8002d3e:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8002d40:	f7ff ffcc 	bl	8002cdc <HAL_RCC_GetHCLKFreq>
 8002d44:	4602      	mov	r2, r0
 8002d46:	4b06      	ldr	r3, [pc, #24]	@ (8002d60 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002d48:	69db      	ldr	r3, [r3, #28]
 8002d4a:	091b      	lsrs	r3, r3, #4
 8002d4c:	f003 0307 	and.w	r3, r3, #7
 8002d50:	4904      	ldr	r1, [pc, #16]	@ (8002d64 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002d52:	5ccb      	ldrb	r3, [r1, r3]
 8002d54:	f003 031f 	and.w	r3, r3, #31
 8002d58:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8002d5c:	4618      	mov	r0, r3
 8002d5e:	bd80      	pop	{r7, pc}
 8002d60:	58024400 	.word	0x58024400
 8002d64:	080095b8 	.word	0x080095b8

08002d68 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002d68:	b580      	push	{r7, lr}
 8002d6a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8002d6c:	f7ff ffb6 	bl	8002cdc <HAL_RCC_GetHCLKFreq>
 8002d70:	4602      	mov	r2, r0
 8002d72:	4b06      	ldr	r3, [pc, #24]	@ (8002d8c <HAL_RCC_GetPCLK2Freq+0x24>)
 8002d74:	69db      	ldr	r3, [r3, #28]
 8002d76:	0a1b      	lsrs	r3, r3, #8
 8002d78:	f003 0307 	and.w	r3, r3, #7
 8002d7c:	4904      	ldr	r1, [pc, #16]	@ (8002d90 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002d7e:	5ccb      	ldrb	r3, [r1, r3]
 8002d80:	f003 031f 	and.w	r3, r3, #31
 8002d84:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8002d88:	4618      	mov	r0, r3
 8002d8a:	bd80      	pop	{r7, pc}
 8002d8c:	58024400 	.word	0x58024400
 8002d90:	080095b8 	.word	0x080095b8

08002d94 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002d94:	b480      	push	{r7}
 8002d96:	b083      	sub	sp, #12
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	6078      	str	r0, [r7, #4]
 8002d9c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	223f      	movs	r2, #63	@ 0x3f
 8002da2:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002da4:	4b1a      	ldr	r3, [pc, #104]	@ (8002e10 <HAL_RCC_GetClockConfig+0x7c>)
 8002da6:	691b      	ldr	r3, [r3, #16]
 8002da8:	f003 0207 	and.w	r2, r3, #7
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 8002db0:	4b17      	ldr	r3, [pc, #92]	@ (8002e10 <HAL_RCC_GetClockConfig+0x7c>)
 8002db2:	699b      	ldr	r3, [r3, #24]
 8002db4:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 8002dbc:	4b14      	ldr	r3, [pc, #80]	@ (8002e10 <HAL_RCC_GetClockConfig+0x7c>)
 8002dbe:	699b      	ldr	r3, [r3, #24]
 8002dc0:	f003 020f 	and.w	r2, r3, #15
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 8002dc8:	4b11      	ldr	r3, [pc, #68]	@ (8002e10 <HAL_RCC_GetClockConfig+0x7c>)
 8002dca:	699b      	ldr	r3, [r3, #24]
 8002dcc:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 8002dd4:	4b0e      	ldr	r3, [pc, #56]	@ (8002e10 <HAL_RCC_GetClockConfig+0x7c>)
 8002dd6:	69db      	ldr	r3, [r3, #28]
 8002dd8:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 8002de0:	4b0b      	ldr	r3, [pc, #44]	@ (8002e10 <HAL_RCC_GetClockConfig+0x7c>)
 8002de2:	69db      	ldr	r3, [r3, #28]
 8002de4:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 8002dec:	4b08      	ldr	r3, [pc, #32]	@ (8002e10 <HAL_RCC_GetClockConfig+0x7c>)
 8002dee:	6a1b      	ldr	r3, [r3, #32]
 8002df0:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002df8:	4b06      	ldr	r3, [pc, #24]	@ (8002e14 <HAL_RCC_GetClockConfig+0x80>)
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	f003 020f 	and.w	r2, r3, #15
 8002e00:	683b      	ldr	r3, [r7, #0]
 8002e02:	601a      	str	r2, [r3, #0]
}
 8002e04:	bf00      	nop
 8002e06:	370c      	adds	r7, #12
 8002e08:	46bd      	mov	sp, r7
 8002e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e0e:	4770      	bx	lr
 8002e10:	58024400 	.word	0x58024400
 8002e14:	52002000 	.word	0x52002000

08002e18 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002e18:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002e1c:	b0ca      	sub	sp, #296	@ 0x128
 8002e1e:	af00      	add	r7, sp, #0
 8002e20:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002e24:	2300      	movs	r3, #0
 8002e26:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002e2a:	2300      	movs	r3, #0
 8002e2c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002e30:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002e34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e38:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8002e3c:	2500      	movs	r5, #0
 8002e3e:	ea54 0305 	orrs.w	r3, r4, r5
 8002e42:	d049      	beq.n	8002ed8 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8002e44:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002e48:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002e4a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8002e4e:	d02f      	beq.n	8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8002e50:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8002e54:	d828      	bhi.n	8002ea8 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8002e56:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002e5a:	d01a      	beq.n	8002e92 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8002e5c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002e60:	d822      	bhi.n	8002ea8 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d003      	beq.n	8002e6e <HAL_RCCEx_PeriphCLKConfig+0x56>
 8002e66:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002e6a:	d007      	beq.n	8002e7c <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002e6c:	e01c      	b.n	8002ea8 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002e6e:	4bb8      	ldr	r3, [pc, #736]	@ (8003150 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002e70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e72:	4ab7      	ldr	r2, [pc, #732]	@ (8003150 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002e74:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002e78:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8002e7a:	e01a      	b.n	8002eb2 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8002e7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002e80:	3308      	adds	r3, #8
 8002e82:	2102      	movs	r1, #2
 8002e84:	4618      	mov	r0, r3
 8002e86:	f001 fc8f 	bl	80047a8 <RCCEx_PLL2_Config>
 8002e8a:	4603      	mov	r3, r0
 8002e8c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8002e90:	e00f      	b.n	8002eb2 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8002e92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002e96:	3328      	adds	r3, #40	@ 0x28
 8002e98:	2102      	movs	r1, #2
 8002e9a:	4618      	mov	r0, r3
 8002e9c:	f001 fd36 	bl	800490c <RCCEx_PLL3_Config>
 8002ea0:	4603      	mov	r3, r0
 8002ea2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8002ea6:	e004      	b.n	8002eb2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002ea8:	2301      	movs	r3, #1
 8002eaa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002eae:	e000      	b.n	8002eb2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8002eb0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002eb2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d10a      	bne.n	8002ed0 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8002eba:	4ba5      	ldr	r3, [pc, #660]	@ (8003150 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002ebc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002ebe:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8002ec2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002ec6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002ec8:	4aa1      	ldr	r2, [pc, #644]	@ (8003150 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002eca:	430b      	orrs	r3, r1
 8002ecc:	6513      	str	r3, [r2, #80]	@ 0x50
 8002ece:	e003      	b.n	8002ed8 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002ed0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002ed4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8002ed8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002edc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ee0:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8002ee4:	f04f 0900 	mov.w	r9, #0
 8002ee8:	ea58 0309 	orrs.w	r3, r8, r9
 8002eec:	d047      	beq.n	8002f7e <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8002eee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002ef2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ef4:	2b04      	cmp	r3, #4
 8002ef6:	d82a      	bhi.n	8002f4e <HAL_RCCEx_PeriphCLKConfig+0x136>
 8002ef8:	a201      	add	r2, pc, #4	@ (adr r2, 8002f00 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8002efa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002efe:	bf00      	nop
 8002f00:	08002f15 	.word	0x08002f15
 8002f04:	08002f23 	.word	0x08002f23
 8002f08:	08002f39 	.word	0x08002f39
 8002f0c:	08002f57 	.word	0x08002f57
 8002f10:	08002f57 	.word	0x08002f57
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002f14:	4b8e      	ldr	r3, [pc, #568]	@ (8003150 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002f16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f18:	4a8d      	ldr	r2, [pc, #564]	@ (8003150 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002f1a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002f1e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002f20:	e01a      	b.n	8002f58 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002f22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002f26:	3308      	adds	r3, #8
 8002f28:	2100      	movs	r1, #0
 8002f2a:	4618      	mov	r0, r3
 8002f2c:	f001 fc3c 	bl	80047a8 <RCCEx_PLL2_Config>
 8002f30:	4603      	mov	r3, r0
 8002f32:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002f36:	e00f      	b.n	8002f58 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002f38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002f3c:	3328      	adds	r3, #40	@ 0x28
 8002f3e:	2100      	movs	r1, #0
 8002f40:	4618      	mov	r0, r3
 8002f42:	f001 fce3 	bl	800490c <RCCEx_PLL3_Config>
 8002f46:	4603      	mov	r3, r0
 8002f48:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002f4c:	e004      	b.n	8002f58 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002f4e:	2301      	movs	r3, #1
 8002f50:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002f54:	e000      	b.n	8002f58 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8002f56:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002f58:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d10a      	bne.n	8002f76 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002f60:	4b7b      	ldr	r3, [pc, #492]	@ (8003150 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002f62:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002f64:	f023 0107 	bic.w	r1, r3, #7
 8002f68:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002f6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f6e:	4a78      	ldr	r2, [pc, #480]	@ (8003150 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002f70:	430b      	orrs	r3, r1
 8002f72:	6513      	str	r3, [r2, #80]	@ 0x50
 8002f74:	e003      	b.n	8002f7e <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f76:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002f7a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8002f7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002f82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f86:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8002f8a:	f04f 0b00 	mov.w	fp, #0
 8002f8e:	ea5a 030b 	orrs.w	r3, sl, fp
 8002f92:	d04c      	beq.n	800302e <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8002f94:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002f98:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f9a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002f9e:	d030      	beq.n	8003002 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8002fa0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002fa4:	d829      	bhi.n	8002ffa <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8002fa6:	2bc0      	cmp	r3, #192	@ 0xc0
 8002fa8:	d02d      	beq.n	8003006 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8002faa:	2bc0      	cmp	r3, #192	@ 0xc0
 8002fac:	d825      	bhi.n	8002ffa <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8002fae:	2b80      	cmp	r3, #128	@ 0x80
 8002fb0:	d018      	beq.n	8002fe4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8002fb2:	2b80      	cmp	r3, #128	@ 0x80
 8002fb4:	d821      	bhi.n	8002ffa <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d002      	beq.n	8002fc0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8002fba:	2b40      	cmp	r3, #64	@ 0x40
 8002fbc:	d007      	beq.n	8002fce <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8002fbe:	e01c      	b.n	8002ffa <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002fc0:	4b63      	ldr	r3, [pc, #396]	@ (8003150 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002fc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fc4:	4a62      	ldr	r2, [pc, #392]	@ (8003150 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002fc6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002fca:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8002fcc:	e01c      	b.n	8003008 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002fce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002fd2:	3308      	adds	r3, #8
 8002fd4:	2100      	movs	r1, #0
 8002fd6:	4618      	mov	r0, r3
 8002fd8:	f001 fbe6 	bl	80047a8 <RCCEx_PLL2_Config>
 8002fdc:	4603      	mov	r3, r0
 8002fde:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8002fe2:	e011      	b.n	8003008 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002fe4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002fe8:	3328      	adds	r3, #40	@ 0x28
 8002fea:	2100      	movs	r1, #0
 8002fec:	4618      	mov	r0, r3
 8002fee:	f001 fc8d 	bl	800490c <RCCEx_PLL3_Config>
 8002ff2:	4603      	mov	r3, r0
 8002ff4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8002ff8:	e006      	b.n	8003008 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002ffa:	2301      	movs	r3, #1
 8002ffc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003000:	e002      	b.n	8003008 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8003002:	bf00      	nop
 8003004:	e000      	b.n	8003008 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8003006:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003008:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800300c:	2b00      	cmp	r3, #0
 800300e:	d10a      	bne.n	8003026 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8003010:	4b4f      	ldr	r3, [pc, #316]	@ (8003150 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003012:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003014:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8003018:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800301c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800301e:	4a4c      	ldr	r2, [pc, #304]	@ (8003150 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003020:	430b      	orrs	r3, r1
 8003022:	6513      	str	r3, [r2, #80]	@ 0x50
 8003024:	e003      	b.n	800302e <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003026:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800302a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800302e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003032:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003036:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 800303a:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 800303e:	2300      	movs	r3, #0
 8003040:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8003044:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8003048:	460b      	mov	r3, r1
 800304a:	4313      	orrs	r3, r2
 800304c:	d053      	beq.n	80030f6 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800304e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003052:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003056:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800305a:	d035      	beq.n	80030c8 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 800305c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003060:	d82e      	bhi.n	80030c0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8003062:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8003066:	d031      	beq.n	80030cc <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8003068:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800306c:	d828      	bhi.n	80030c0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800306e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003072:	d01a      	beq.n	80030aa <HAL_RCCEx_PeriphCLKConfig+0x292>
 8003074:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003078:	d822      	bhi.n	80030c0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800307a:	2b00      	cmp	r3, #0
 800307c:	d003      	beq.n	8003086 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 800307e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003082:	d007      	beq.n	8003094 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8003084:	e01c      	b.n	80030c0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003086:	4b32      	ldr	r3, [pc, #200]	@ (8003150 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003088:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800308a:	4a31      	ldr	r2, [pc, #196]	@ (8003150 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800308c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003090:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003092:	e01c      	b.n	80030ce <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003094:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003098:	3308      	adds	r3, #8
 800309a:	2100      	movs	r1, #0
 800309c:	4618      	mov	r0, r3
 800309e:	f001 fb83 	bl	80047a8 <RCCEx_PLL2_Config>
 80030a2:	4603      	mov	r3, r0
 80030a4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80030a8:	e011      	b.n	80030ce <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80030aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80030ae:	3328      	adds	r3, #40	@ 0x28
 80030b0:	2100      	movs	r1, #0
 80030b2:	4618      	mov	r0, r3
 80030b4:	f001 fc2a 	bl	800490c <RCCEx_PLL3_Config>
 80030b8:	4603      	mov	r3, r0
 80030ba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80030be:	e006      	b.n	80030ce <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80030c0:	2301      	movs	r3, #1
 80030c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80030c6:	e002      	b.n	80030ce <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80030c8:	bf00      	nop
 80030ca:	e000      	b.n	80030ce <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80030cc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80030ce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d10b      	bne.n	80030ee <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80030d6:	4b1e      	ldr	r3, [pc, #120]	@ (8003150 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80030d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030da:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 80030de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80030e2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80030e6:	4a1a      	ldr	r2, [pc, #104]	@ (8003150 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80030e8:	430b      	orrs	r3, r1
 80030ea:	6593      	str	r3, [r2, #88]	@ 0x58
 80030ec:	e003      	b.n	80030f6 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80030ee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80030f2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80030f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80030fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030fe:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8003102:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8003106:	2300      	movs	r3, #0
 8003108:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800310c:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8003110:	460b      	mov	r3, r1
 8003112:	4313      	orrs	r3, r2
 8003114:	d056      	beq.n	80031c4 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8003116:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800311a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800311e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003122:	d038      	beq.n	8003196 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8003124:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003128:	d831      	bhi.n	800318e <HAL_RCCEx_PeriphCLKConfig+0x376>
 800312a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800312e:	d034      	beq.n	800319a <HAL_RCCEx_PeriphCLKConfig+0x382>
 8003130:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003134:	d82b      	bhi.n	800318e <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003136:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800313a:	d01d      	beq.n	8003178 <HAL_RCCEx_PeriphCLKConfig+0x360>
 800313c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003140:	d825      	bhi.n	800318e <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003142:	2b00      	cmp	r3, #0
 8003144:	d006      	beq.n	8003154 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8003146:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800314a:	d00a      	beq.n	8003162 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 800314c:	e01f      	b.n	800318e <HAL_RCCEx_PeriphCLKConfig+0x376>
 800314e:	bf00      	nop
 8003150:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003154:	4ba2      	ldr	r3, [pc, #648]	@ (80033e0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003156:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003158:	4aa1      	ldr	r2, [pc, #644]	@ (80033e0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800315a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800315e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003160:	e01c      	b.n	800319c <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003162:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003166:	3308      	adds	r3, #8
 8003168:	2100      	movs	r1, #0
 800316a:	4618      	mov	r0, r3
 800316c:	f001 fb1c 	bl	80047a8 <RCCEx_PLL2_Config>
 8003170:	4603      	mov	r3, r0
 8003172:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8003176:	e011      	b.n	800319c <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003178:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800317c:	3328      	adds	r3, #40	@ 0x28
 800317e:	2100      	movs	r1, #0
 8003180:	4618      	mov	r0, r3
 8003182:	f001 fbc3 	bl	800490c <RCCEx_PLL3_Config>
 8003186:	4603      	mov	r3, r0
 8003188:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800318c:	e006      	b.n	800319c <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800318e:	2301      	movs	r3, #1
 8003190:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003194:	e002      	b.n	800319c <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8003196:	bf00      	nop
 8003198:	e000      	b.n	800319c <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800319a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800319c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d10b      	bne.n	80031bc <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80031a4:	4b8e      	ldr	r3, [pc, #568]	@ (80033e0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80031a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031a8:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80031ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80031b0:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80031b4:	4a8a      	ldr	r2, [pc, #552]	@ (80033e0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80031b6:	430b      	orrs	r3, r1
 80031b8:	6593      	str	r3, [r2, #88]	@ 0x58
 80031ba:	e003      	b.n	80031c4 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80031bc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80031c0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80031c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80031c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031cc:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80031d0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80031d4:	2300      	movs	r3, #0
 80031d6:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80031da:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 80031de:	460b      	mov	r3, r1
 80031e0:	4313      	orrs	r3, r2
 80031e2:	d03a      	beq.n	800325a <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 80031e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80031e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80031ea:	2b30      	cmp	r3, #48	@ 0x30
 80031ec:	d01f      	beq.n	800322e <HAL_RCCEx_PeriphCLKConfig+0x416>
 80031ee:	2b30      	cmp	r3, #48	@ 0x30
 80031f0:	d819      	bhi.n	8003226 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80031f2:	2b20      	cmp	r3, #32
 80031f4:	d00c      	beq.n	8003210 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 80031f6:	2b20      	cmp	r3, #32
 80031f8:	d815      	bhi.n	8003226 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d019      	beq.n	8003232 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 80031fe:	2b10      	cmp	r3, #16
 8003200:	d111      	bne.n	8003226 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003202:	4b77      	ldr	r3, [pc, #476]	@ (80033e0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003204:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003206:	4a76      	ldr	r2, [pc, #472]	@ (80033e0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003208:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800320c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800320e:	e011      	b.n	8003234 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003210:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003214:	3308      	adds	r3, #8
 8003216:	2102      	movs	r1, #2
 8003218:	4618      	mov	r0, r3
 800321a:	f001 fac5 	bl	80047a8 <RCCEx_PLL2_Config>
 800321e:	4603      	mov	r3, r0
 8003220:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8003224:	e006      	b.n	8003234 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8003226:	2301      	movs	r3, #1
 8003228:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800322c:	e002      	b.n	8003234 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800322e:	bf00      	nop
 8003230:	e000      	b.n	8003234 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8003232:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003234:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003238:	2b00      	cmp	r3, #0
 800323a:	d10a      	bne.n	8003252 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800323c:	4b68      	ldr	r3, [pc, #416]	@ (80033e0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800323e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003240:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8003244:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003248:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800324a:	4a65      	ldr	r2, [pc, #404]	@ (80033e0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800324c:	430b      	orrs	r3, r1
 800324e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003250:	e003      	b.n	800325a <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003252:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003256:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800325a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800325e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003262:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8003266:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800326a:	2300      	movs	r3, #0
 800326c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8003270:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8003274:	460b      	mov	r3, r1
 8003276:	4313      	orrs	r3, r2
 8003278:	d051      	beq.n	800331e <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800327a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800327e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003280:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003284:	d035      	beq.n	80032f2 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8003286:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800328a:	d82e      	bhi.n	80032ea <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800328c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003290:	d031      	beq.n	80032f6 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8003292:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003296:	d828      	bhi.n	80032ea <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003298:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800329c:	d01a      	beq.n	80032d4 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 800329e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80032a2:	d822      	bhi.n	80032ea <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d003      	beq.n	80032b0 <HAL_RCCEx_PeriphCLKConfig+0x498>
 80032a8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80032ac:	d007      	beq.n	80032be <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 80032ae:	e01c      	b.n	80032ea <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80032b0:	4b4b      	ldr	r3, [pc, #300]	@ (80033e0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80032b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032b4:	4a4a      	ldr	r2, [pc, #296]	@ (80033e0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80032b6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80032ba:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80032bc:	e01c      	b.n	80032f8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80032be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80032c2:	3308      	adds	r3, #8
 80032c4:	2100      	movs	r1, #0
 80032c6:	4618      	mov	r0, r3
 80032c8:	f001 fa6e 	bl	80047a8 <RCCEx_PLL2_Config>
 80032cc:	4603      	mov	r3, r0
 80032ce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80032d2:	e011      	b.n	80032f8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80032d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80032d8:	3328      	adds	r3, #40	@ 0x28
 80032da:	2100      	movs	r1, #0
 80032dc:	4618      	mov	r0, r3
 80032de:	f001 fb15 	bl	800490c <RCCEx_PLL3_Config>
 80032e2:	4603      	mov	r3, r0
 80032e4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80032e8:	e006      	b.n	80032f8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80032ea:	2301      	movs	r3, #1
 80032ec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80032f0:	e002      	b.n	80032f8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80032f2:	bf00      	nop
 80032f4:	e000      	b.n	80032f8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80032f6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80032f8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d10a      	bne.n	8003316 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8003300:	4b37      	ldr	r3, [pc, #220]	@ (80033e0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003302:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003304:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8003308:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800330c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800330e:	4a34      	ldr	r2, [pc, #208]	@ (80033e0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003310:	430b      	orrs	r3, r1
 8003312:	6513      	str	r3, [r2, #80]	@ 0x50
 8003314:	e003      	b.n	800331e <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003316:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800331a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800331e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003322:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003326:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800332a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800332e:	2300      	movs	r3, #0
 8003330:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8003334:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8003338:	460b      	mov	r3, r1
 800333a:	4313      	orrs	r3, r2
 800333c:	d056      	beq.n	80033ec <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800333e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003342:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003344:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003348:	d033      	beq.n	80033b2 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800334a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800334e:	d82c      	bhi.n	80033aa <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003350:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003354:	d02f      	beq.n	80033b6 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8003356:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800335a:	d826      	bhi.n	80033aa <HAL_RCCEx_PeriphCLKConfig+0x592>
 800335c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003360:	d02b      	beq.n	80033ba <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8003362:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003366:	d820      	bhi.n	80033aa <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003368:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800336c:	d012      	beq.n	8003394 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 800336e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003372:	d81a      	bhi.n	80033aa <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003374:	2b00      	cmp	r3, #0
 8003376:	d022      	beq.n	80033be <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8003378:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800337c:	d115      	bne.n	80033aa <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800337e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003382:	3308      	adds	r3, #8
 8003384:	2101      	movs	r1, #1
 8003386:	4618      	mov	r0, r3
 8003388:	f001 fa0e 	bl	80047a8 <RCCEx_PLL2_Config>
 800338c:	4603      	mov	r3, r0
 800338e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8003392:	e015      	b.n	80033c0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003394:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003398:	3328      	adds	r3, #40	@ 0x28
 800339a:	2101      	movs	r1, #1
 800339c:	4618      	mov	r0, r3
 800339e:	f001 fab5 	bl	800490c <RCCEx_PLL3_Config>
 80033a2:	4603      	mov	r3, r0
 80033a4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80033a8:	e00a      	b.n	80033c0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80033aa:	2301      	movs	r3, #1
 80033ac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80033b0:	e006      	b.n	80033c0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80033b2:	bf00      	nop
 80033b4:	e004      	b.n	80033c0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80033b6:	bf00      	nop
 80033b8:	e002      	b.n	80033c0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80033ba:	bf00      	nop
 80033bc:	e000      	b.n	80033c0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80033be:	bf00      	nop
    }

    if (ret == HAL_OK)
 80033c0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d10d      	bne.n	80033e4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80033c8:	4b05      	ldr	r3, [pc, #20]	@ (80033e0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80033ca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80033cc:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80033d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80033d4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80033d6:	4a02      	ldr	r2, [pc, #8]	@ (80033e0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80033d8:	430b      	orrs	r3, r1
 80033da:	6513      	str	r3, [r2, #80]	@ 0x50
 80033dc:	e006      	b.n	80033ec <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 80033de:	bf00      	nop
 80033e0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80033e4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80033e8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80033ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80033f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033f4:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80033f8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80033fc:	2300      	movs	r3, #0
 80033fe:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003402:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8003406:	460b      	mov	r3, r1
 8003408:	4313      	orrs	r3, r2
 800340a:	d055      	beq.n	80034b8 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800340c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003410:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003414:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003418:	d033      	beq.n	8003482 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 800341a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800341e:	d82c      	bhi.n	800347a <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003420:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003424:	d02f      	beq.n	8003486 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8003426:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800342a:	d826      	bhi.n	800347a <HAL_RCCEx_PeriphCLKConfig+0x662>
 800342c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003430:	d02b      	beq.n	800348a <HAL_RCCEx_PeriphCLKConfig+0x672>
 8003432:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003436:	d820      	bhi.n	800347a <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003438:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800343c:	d012      	beq.n	8003464 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 800343e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003442:	d81a      	bhi.n	800347a <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003444:	2b00      	cmp	r3, #0
 8003446:	d022      	beq.n	800348e <HAL_RCCEx_PeriphCLKConfig+0x676>
 8003448:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800344c:	d115      	bne.n	800347a <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800344e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003452:	3308      	adds	r3, #8
 8003454:	2101      	movs	r1, #1
 8003456:	4618      	mov	r0, r3
 8003458:	f001 f9a6 	bl	80047a8 <RCCEx_PLL2_Config>
 800345c:	4603      	mov	r3, r0
 800345e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8003462:	e015      	b.n	8003490 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003464:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003468:	3328      	adds	r3, #40	@ 0x28
 800346a:	2101      	movs	r1, #1
 800346c:	4618      	mov	r0, r3
 800346e:	f001 fa4d 	bl	800490c <RCCEx_PLL3_Config>
 8003472:	4603      	mov	r3, r0
 8003474:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8003478:	e00a      	b.n	8003490 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800347a:	2301      	movs	r3, #1
 800347c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003480:	e006      	b.n	8003490 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003482:	bf00      	nop
 8003484:	e004      	b.n	8003490 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003486:	bf00      	nop
 8003488:	e002      	b.n	8003490 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800348a:	bf00      	nop
 800348c:	e000      	b.n	8003490 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800348e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003490:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003494:	2b00      	cmp	r3, #0
 8003496:	d10b      	bne.n	80034b0 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8003498:	4ba3      	ldr	r3, [pc, #652]	@ (8003728 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800349a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800349c:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80034a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034a4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80034a8:	4a9f      	ldr	r2, [pc, #636]	@ (8003728 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80034aa:	430b      	orrs	r3, r1
 80034ac:	6593      	str	r3, [r2, #88]	@ 0x58
 80034ae:	e003      	b.n	80034b8 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80034b0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80034b4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80034b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034c0:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80034c4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80034c8:	2300      	movs	r3, #0
 80034ca:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80034ce:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80034d2:	460b      	mov	r3, r1
 80034d4:	4313      	orrs	r3, r2
 80034d6:	d037      	beq.n	8003548 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 80034d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034de:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80034e2:	d00e      	beq.n	8003502 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 80034e4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80034e8:	d816      	bhi.n	8003518 <HAL_RCCEx_PeriphCLKConfig+0x700>
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d018      	beq.n	8003520 <HAL_RCCEx_PeriphCLKConfig+0x708>
 80034ee:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80034f2:	d111      	bne.n	8003518 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80034f4:	4b8c      	ldr	r3, [pc, #560]	@ (8003728 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80034f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034f8:	4a8b      	ldr	r2, [pc, #556]	@ (8003728 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80034fa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80034fe:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003500:	e00f      	b.n	8003522 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003502:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003506:	3308      	adds	r3, #8
 8003508:	2101      	movs	r1, #1
 800350a:	4618      	mov	r0, r3
 800350c:	f001 f94c 	bl	80047a8 <RCCEx_PLL2_Config>
 8003510:	4603      	mov	r3, r0
 8003512:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003516:	e004      	b.n	8003522 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003518:	2301      	movs	r3, #1
 800351a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800351e:	e000      	b.n	8003522 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8003520:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003522:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003526:	2b00      	cmp	r3, #0
 8003528:	d10a      	bne.n	8003540 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800352a:	4b7f      	ldr	r3, [pc, #508]	@ (8003728 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800352c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800352e:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8003532:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003536:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003538:	4a7b      	ldr	r2, [pc, #492]	@ (8003728 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800353a:	430b      	orrs	r3, r1
 800353c:	6513      	str	r3, [r2, #80]	@ 0x50
 800353e:	e003      	b.n	8003548 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003540:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003544:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8003548:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800354c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003550:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8003554:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003558:	2300      	movs	r3, #0
 800355a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800355e:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8003562:	460b      	mov	r3, r1
 8003564:	4313      	orrs	r3, r2
 8003566:	d039      	beq.n	80035dc <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8003568:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800356c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800356e:	2b03      	cmp	r3, #3
 8003570:	d81c      	bhi.n	80035ac <HAL_RCCEx_PeriphCLKConfig+0x794>
 8003572:	a201      	add	r2, pc, #4	@ (adr r2, 8003578 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8003574:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003578:	080035b5 	.word	0x080035b5
 800357c:	08003589 	.word	0x08003589
 8003580:	08003597 	.word	0x08003597
 8003584:	080035b5 	.word	0x080035b5
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003588:	4b67      	ldr	r3, [pc, #412]	@ (8003728 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800358a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800358c:	4a66      	ldr	r2, [pc, #408]	@ (8003728 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800358e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003592:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8003594:	e00f      	b.n	80035b6 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003596:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800359a:	3308      	adds	r3, #8
 800359c:	2102      	movs	r1, #2
 800359e:	4618      	mov	r0, r3
 80035a0:	f001 f902 	bl	80047a8 <RCCEx_PLL2_Config>
 80035a4:	4603      	mov	r3, r0
 80035a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 80035aa:	e004      	b.n	80035b6 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80035ac:	2301      	movs	r3, #1
 80035ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80035b2:	e000      	b.n	80035b6 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 80035b4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80035b6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d10a      	bne.n	80035d4 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80035be:	4b5a      	ldr	r3, [pc, #360]	@ (8003728 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80035c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80035c2:	f023 0103 	bic.w	r1, r3, #3
 80035c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035ca:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80035cc:	4a56      	ldr	r2, [pc, #344]	@ (8003728 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80035ce:	430b      	orrs	r3, r1
 80035d0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80035d2:	e003      	b.n	80035dc <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80035d4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80035d8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80035dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035e4:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80035e8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80035ec:	2300      	movs	r3, #0
 80035ee:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80035f2:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80035f6:	460b      	mov	r3, r1
 80035f8:	4313      	orrs	r3, r2
 80035fa:	f000 809f 	beq.w	800373c <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80035fe:	4b4b      	ldr	r3, [pc, #300]	@ (800372c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	4a4a      	ldr	r2, [pc, #296]	@ (800372c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003604:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003608:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800360a:	f7fd fd77 	bl	80010fc <HAL_GetTick>
 800360e:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003612:	e00b      	b.n	800362c <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003614:	f7fd fd72 	bl	80010fc <HAL_GetTick>
 8003618:	4602      	mov	r2, r0
 800361a:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800361e:	1ad3      	subs	r3, r2, r3
 8003620:	2b64      	cmp	r3, #100	@ 0x64
 8003622:	d903      	bls.n	800362c <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8003624:	2303      	movs	r3, #3
 8003626:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800362a:	e005      	b.n	8003638 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800362c:	4b3f      	ldr	r3, [pc, #252]	@ (800372c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003634:	2b00      	cmp	r3, #0
 8003636:	d0ed      	beq.n	8003614 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8003638:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800363c:	2b00      	cmp	r3, #0
 800363e:	d179      	bne.n	8003734 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8003640:	4b39      	ldr	r3, [pc, #228]	@ (8003728 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003642:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003644:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003648:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800364c:	4053      	eors	r3, r2
 800364e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003652:	2b00      	cmp	r3, #0
 8003654:	d015      	beq.n	8003682 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003656:	4b34      	ldr	r3, [pc, #208]	@ (8003728 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003658:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800365a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800365e:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003662:	4b31      	ldr	r3, [pc, #196]	@ (8003728 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003664:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003666:	4a30      	ldr	r2, [pc, #192]	@ (8003728 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003668:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800366c:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800366e:	4b2e      	ldr	r3, [pc, #184]	@ (8003728 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003670:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003672:	4a2d      	ldr	r2, [pc, #180]	@ (8003728 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003674:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003678:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800367a:	4a2b      	ldr	r2, [pc, #172]	@ (8003728 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800367c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003680:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8003682:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003686:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800368a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800368e:	d118      	bne.n	80036c2 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003690:	f7fd fd34 	bl	80010fc <HAL_GetTick>
 8003694:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003698:	e00d      	b.n	80036b6 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800369a:	f7fd fd2f 	bl	80010fc <HAL_GetTick>
 800369e:	4602      	mov	r2, r0
 80036a0:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80036a4:	1ad2      	subs	r2, r2, r3
 80036a6:	f241 3388 	movw	r3, #5000	@ 0x1388
 80036aa:	429a      	cmp	r2, r3
 80036ac:	d903      	bls.n	80036b6 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 80036ae:	2303      	movs	r3, #3
 80036b0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 80036b4:	e005      	b.n	80036c2 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80036b6:	4b1c      	ldr	r3, [pc, #112]	@ (8003728 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80036b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036ba:	f003 0302 	and.w	r3, r3, #2
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d0eb      	beq.n	800369a <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 80036c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d129      	bne.n	800371e <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80036ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036ce:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80036d2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80036d6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80036da:	d10e      	bne.n	80036fa <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 80036dc:	4b12      	ldr	r3, [pc, #72]	@ (8003728 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80036de:	691b      	ldr	r3, [r3, #16]
 80036e0:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 80036e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036e8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80036ec:	091a      	lsrs	r2, r3, #4
 80036ee:	4b10      	ldr	r3, [pc, #64]	@ (8003730 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 80036f0:	4013      	ands	r3, r2
 80036f2:	4a0d      	ldr	r2, [pc, #52]	@ (8003728 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80036f4:	430b      	orrs	r3, r1
 80036f6:	6113      	str	r3, [r2, #16]
 80036f8:	e005      	b.n	8003706 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 80036fa:	4b0b      	ldr	r3, [pc, #44]	@ (8003728 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80036fc:	691b      	ldr	r3, [r3, #16]
 80036fe:	4a0a      	ldr	r2, [pc, #40]	@ (8003728 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003700:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003704:	6113      	str	r3, [r2, #16]
 8003706:	4b08      	ldr	r3, [pc, #32]	@ (8003728 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003708:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800370a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800370e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003712:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003716:	4a04      	ldr	r2, [pc, #16]	@ (8003728 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003718:	430b      	orrs	r3, r1
 800371a:	6713      	str	r3, [r2, #112]	@ 0x70
 800371c:	e00e      	b.n	800373c <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800371e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003722:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8003726:	e009      	b.n	800373c <HAL_RCCEx_PeriphCLKConfig+0x924>
 8003728:	58024400 	.word	0x58024400
 800372c:	58024800 	.word	0x58024800
 8003730:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003734:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003738:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800373c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003740:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003744:	f002 0301 	and.w	r3, r2, #1
 8003748:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800374c:	2300      	movs	r3, #0
 800374e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003752:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003756:	460b      	mov	r3, r1
 8003758:	4313      	orrs	r3, r2
 800375a:	f000 8089 	beq.w	8003870 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800375e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003762:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003764:	2b28      	cmp	r3, #40	@ 0x28
 8003766:	d86b      	bhi.n	8003840 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8003768:	a201      	add	r2, pc, #4	@ (adr r2, 8003770 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800376a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800376e:	bf00      	nop
 8003770:	08003849 	.word	0x08003849
 8003774:	08003841 	.word	0x08003841
 8003778:	08003841 	.word	0x08003841
 800377c:	08003841 	.word	0x08003841
 8003780:	08003841 	.word	0x08003841
 8003784:	08003841 	.word	0x08003841
 8003788:	08003841 	.word	0x08003841
 800378c:	08003841 	.word	0x08003841
 8003790:	08003815 	.word	0x08003815
 8003794:	08003841 	.word	0x08003841
 8003798:	08003841 	.word	0x08003841
 800379c:	08003841 	.word	0x08003841
 80037a0:	08003841 	.word	0x08003841
 80037a4:	08003841 	.word	0x08003841
 80037a8:	08003841 	.word	0x08003841
 80037ac:	08003841 	.word	0x08003841
 80037b0:	0800382b 	.word	0x0800382b
 80037b4:	08003841 	.word	0x08003841
 80037b8:	08003841 	.word	0x08003841
 80037bc:	08003841 	.word	0x08003841
 80037c0:	08003841 	.word	0x08003841
 80037c4:	08003841 	.word	0x08003841
 80037c8:	08003841 	.word	0x08003841
 80037cc:	08003841 	.word	0x08003841
 80037d0:	08003849 	.word	0x08003849
 80037d4:	08003841 	.word	0x08003841
 80037d8:	08003841 	.word	0x08003841
 80037dc:	08003841 	.word	0x08003841
 80037e0:	08003841 	.word	0x08003841
 80037e4:	08003841 	.word	0x08003841
 80037e8:	08003841 	.word	0x08003841
 80037ec:	08003841 	.word	0x08003841
 80037f0:	08003849 	.word	0x08003849
 80037f4:	08003841 	.word	0x08003841
 80037f8:	08003841 	.word	0x08003841
 80037fc:	08003841 	.word	0x08003841
 8003800:	08003841 	.word	0x08003841
 8003804:	08003841 	.word	0x08003841
 8003808:	08003841 	.word	0x08003841
 800380c:	08003841 	.word	0x08003841
 8003810:	08003849 	.word	0x08003849
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003814:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003818:	3308      	adds	r3, #8
 800381a:	2101      	movs	r1, #1
 800381c:	4618      	mov	r0, r3
 800381e:	f000 ffc3 	bl	80047a8 <RCCEx_PLL2_Config>
 8003822:	4603      	mov	r3, r0
 8003824:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8003828:	e00f      	b.n	800384a <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800382a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800382e:	3328      	adds	r3, #40	@ 0x28
 8003830:	2101      	movs	r1, #1
 8003832:	4618      	mov	r0, r3
 8003834:	f001 f86a 	bl	800490c <RCCEx_PLL3_Config>
 8003838:	4603      	mov	r3, r0
 800383a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800383e:	e004      	b.n	800384a <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003840:	2301      	movs	r3, #1
 8003842:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003846:	e000      	b.n	800384a <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8003848:	bf00      	nop
    }

    if (ret == HAL_OK)
 800384a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800384e:	2b00      	cmp	r3, #0
 8003850:	d10a      	bne.n	8003868 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8003852:	4bbf      	ldr	r3, [pc, #764]	@ (8003b50 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003854:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003856:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800385a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800385e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003860:	4abb      	ldr	r2, [pc, #748]	@ (8003b50 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003862:	430b      	orrs	r3, r1
 8003864:	6553      	str	r3, [r2, #84]	@ 0x54
 8003866:	e003      	b.n	8003870 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003868:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800386c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8003870:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003874:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003878:	f002 0302 	and.w	r3, r2, #2
 800387c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003880:	2300      	movs	r3, #0
 8003882:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8003886:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800388a:	460b      	mov	r3, r1
 800388c:	4313      	orrs	r3, r2
 800388e:	d041      	beq.n	8003914 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8003890:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003894:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003896:	2b05      	cmp	r3, #5
 8003898:	d824      	bhi.n	80038e4 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 800389a:	a201      	add	r2, pc, #4	@ (adr r2, 80038a0 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 800389c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038a0:	080038ed 	.word	0x080038ed
 80038a4:	080038b9 	.word	0x080038b9
 80038a8:	080038cf 	.word	0x080038cf
 80038ac:	080038ed 	.word	0x080038ed
 80038b0:	080038ed 	.word	0x080038ed
 80038b4:	080038ed 	.word	0x080038ed
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80038b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038bc:	3308      	adds	r3, #8
 80038be:	2101      	movs	r1, #1
 80038c0:	4618      	mov	r0, r3
 80038c2:	f000 ff71 	bl	80047a8 <RCCEx_PLL2_Config>
 80038c6:	4603      	mov	r3, r0
 80038c8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80038cc:	e00f      	b.n	80038ee <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80038ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038d2:	3328      	adds	r3, #40	@ 0x28
 80038d4:	2101      	movs	r1, #1
 80038d6:	4618      	mov	r0, r3
 80038d8:	f001 f818 	bl	800490c <RCCEx_PLL3_Config>
 80038dc:	4603      	mov	r3, r0
 80038de:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80038e2:	e004      	b.n	80038ee <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80038e4:	2301      	movs	r3, #1
 80038e6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80038ea:	e000      	b.n	80038ee <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 80038ec:	bf00      	nop
    }

    if (ret == HAL_OK)
 80038ee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d10a      	bne.n	800390c <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80038f6:	4b96      	ldr	r3, [pc, #600]	@ (8003b50 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80038f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80038fa:	f023 0107 	bic.w	r1, r3, #7
 80038fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003902:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003904:	4a92      	ldr	r2, [pc, #584]	@ (8003b50 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003906:	430b      	orrs	r3, r1
 8003908:	6553      	str	r3, [r2, #84]	@ 0x54
 800390a:	e003      	b.n	8003914 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800390c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003910:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003914:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003918:	e9d3 2300 	ldrd	r2, r3, [r3]
 800391c:	f002 0304 	and.w	r3, r2, #4
 8003920:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003924:	2300      	movs	r3, #0
 8003926:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800392a:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800392e:	460b      	mov	r3, r1
 8003930:	4313      	orrs	r3, r2
 8003932:	d044      	beq.n	80039be <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8003934:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003938:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800393c:	2b05      	cmp	r3, #5
 800393e:	d825      	bhi.n	800398c <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8003940:	a201      	add	r2, pc, #4	@ (adr r2, 8003948 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8003942:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003946:	bf00      	nop
 8003948:	08003995 	.word	0x08003995
 800394c:	08003961 	.word	0x08003961
 8003950:	08003977 	.word	0x08003977
 8003954:	08003995 	.word	0x08003995
 8003958:	08003995 	.word	0x08003995
 800395c:	08003995 	.word	0x08003995
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003960:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003964:	3308      	adds	r3, #8
 8003966:	2101      	movs	r1, #1
 8003968:	4618      	mov	r0, r3
 800396a:	f000 ff1d 	bl	80047a8 <RCCEx_PLL2_Config>
 800396e:	4603      	mov	r3, r0
 8003970:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8003974:	e00f      	b.n	8003996 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003976:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800397a:	3328      	adds	r3, #40	@ 0x28
 800397c:	2101      	movs	r1, #1
 800397e:	4618      	mov	r0, r3
 8003980:	f000 ffc4 	bl	800490c <RCCEx_PLL3_Config>
 8003984:	4603      	mov	r3, r0
 8003986:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800398a:	e004      	b.n	8003996 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800398c:	2301      	movs	r3, #1
 800398e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003992:	e000      	b.n	8003996 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8003994:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003996:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800399a:	2b00      	cmp	r3, #0
 800399c:	d10b      	bne.n	80039b6 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800399e:	4b6c      	ldr	r3, [pc, #432]	@ (8003b50 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80039a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039a2:	f023 0107 	bic.w	r1, r3, #7
 80039a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039aa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80039ae:	4a68      	ldr	r2, [pc, #416]	@ (8003b50 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80039b0:	430b      	orrs	r3, r1
 80039b2:	6593      	str	r3, [r2, #88]	@ 0x58
 80039b4:	e003      	b.n	80039be <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80039b6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80039ba:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80039be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039c6:	f002 0320 	and.w	r3, r2, #32
 80039ca:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80039ce:	2300      	movs	r3, #0
 80039d0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80039d4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80039d8:	460b      	mov	r3, r1
 80039da:	4313      	orrs	r3, r2
 80039dc:	d055      	beq.n	8003a8a <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 80039de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80039e6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80039ea:	d033      	beq.n	8003a54 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 80039ec:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80039f0:	d82c      	bhi.n	8003a4c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80039f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80039f6:	d02f      	beq.n	8003a58 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 80039f8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80039fc:	d826      	bhi.n	8003a4c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80039fe:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003a02:	d02b      	beq.n	8003a5c <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8003a04:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003a08:	d820      	bhi.n	8003a4c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8003a0a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003a0e:	d012      	beq.n	8003a36 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8003a10:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003a14:	d81a      	bhi.n	8003a4c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d022      	beq.n	8003a60 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8003a1a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003a1e:	d115      	bne.n	8003a4c <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003a20:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a24:	3308      	adds	r3, #8
 8003a26:	2100      	movs	r1, #0
 8003a28:	4618      	mov	r0, r3
 8003a2a:	f000 febd 	bl	80047a8 <RCCEx_PLL2_Config>
 8003a2e:	4603      	mov	r3, r0
 8003a30:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8003a34:	e015      	b.n	8003a62 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003a36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a3a:	3328      	adds	r3, #40	@ 0x28
 8003a3c:	2102      	movs	r1, #2
 8003a3e:	4618      	mov	r0, r3
 8003a40:	f000 ff64 	bl	800490c <RCCEx_PLL3_Config>
 8003a44:	4603      	mov	r3, r0
 8003a46:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8003a4a:	e00a      	b.n	8003a62 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003a4c:	2301      	movs	r3, #1
 8003a4e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003a52:	e006      	b.n	8003a62 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003a54:	bf00      	nop
 8003a56:	e004      	b.n	8003a62 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003a58:	bf00      	nop
 8003a5a:	e002      	b.n	8003a62 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003a5c:	bf00      	nop
 8003a5e:	e000      	b.n	8003a62 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003a60:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003a62:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d10b      	bne.n	8003a82 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003a6a:	4b39      	ldr	r3, [pc, #228]	@ (8003b50 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003a6c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a6e:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8003a72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a76:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a7a:	4a35      	ldr	r2, [pc, #212]	@ (8003b50 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003a7c:	430b      	orrs	r3, r1
 8003a7e:	6553      	str	r3, [r2, #84]	@ 0x54
 8003a80:	e003      	b.n	8003a8a <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a82:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a86:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8003a8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a92:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8003a96:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003a9a:	2300      	movs	r3, #0
 8003a9c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8003aa0:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8003aa4:	460b      	mov	r3, r1
 8003aa6:	4313      	orrs	r3, r2
 8003aa8:	d058      	beq.n	8003b5c <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8003aaa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003aae:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003ab2:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8003ab6:	d033      	beq.n	8003b20 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8003ab8:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8003abc:	d82c      	bhi.n	8003b18 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8003abe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003ac2:	d02f      	beq.n	8003b24 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8003ac4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003ac8:	d826      	bhi.n	8003b18 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8003aca:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003ace:	d02b      	beq.n	8003b28 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8003ad0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003ad4:	d820      	bhi.n	8003b18 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8003ad6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003ada:	d012      	beq.n	8003b02 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8003adc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003ae0:	d81a      	bhi.n	8003b18 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d022      	beq.n	8003b2c <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8003ae6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003aea:	d115      	bne.n	8003b18 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003aec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003af0:	3308      	adds	r3, #8
 8003af2:	2100      	movs	r1, #0
 8003af4:	4618      	mov	r0, r3
 8003af6:	f000 fe57 	bl	80047a8 <RCCEx_PLL2_Config>
 8003afa:	4603      	mov	r3, r0
 8003afc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8003b00:	e015      	b.n	8003b2e <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003b02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b06:	3328      	adds	r3, #40	@ 0x28
 8003b08:	2102      	movs	r1, #2
 8003b0a:	4618      	mov	r0, r3
 8003b0c:	f000 fefe 	bl	800490c <RCCEx_PLL3_Config>
 8003b10:	4603      	mov	r3, r0
 8003b12:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8003b16:	e00a      	b.n	8003b2e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003b18:	2301      	movs	r3, #1
 8003b1a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003b1e:	e006      	b.n	8003b2e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8003b20:	bf00      	nop
 8003b22:	e004      	b.n	8003b2e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8003b24:	bf00      	nop
 8003b26:	e002      	b.n	8003b2e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8003b28:	bf00      	nop
 8003b2a:	e000      	b.n	8003b2e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8003b2c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003b2e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d10e      	bne.n	8003b54 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003b36:	4b06      	ldr	r3, [pc, #24]	@ (8003b50 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003b38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b3a:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8003b3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b42:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003b46:	4a02      	ldr	r2, [pc, #8]	@ (8003b50 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003b48:	430b      	orrs	r3, r1
 8003b4a:	6593      	str	r3, [r2, #88]	@ 0x58
 8003b4c:	e006      	b.n	8003b5c <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8003b4e:	bf00      	nop
 8003b50:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b54:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b58:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8003b5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b64:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8003b68:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003b6c:	2300      	movs	r3, #0
 8003b6e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003b72:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8003b76:	460b      	mov	r3, r1
 8003b78:	4313      	orrs	r3, r2
 8003b7a:	d055      	beq.n	8003c28 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8003b7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b80:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8003b84:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8003b88:	d033      	beq.n	8003bf2 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8003b8a:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8003b8e:	d82c      	bhi.n	8003bea <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8003b90:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003b94:	d02f      	beq.n	8003bf6 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8003b96:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003b9a:	d826      	bhi.n	8003bea <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8003b9c:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8003ba0:	d02b      	beq.n	8003bfa <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8003ba2:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8003ba6:	d820      	bhi.n	8003bea <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8003ba8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003bac:	d012      	beq.n	8003bd4 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8003bae:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003bb2:	d81a      	bhi.n	8003bea <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d022      	beq.n	8003bfe <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8003bb8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003bbc:	d115      	bne.n	8003bea <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003bbe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bc2:	3308      	adds	r3, #8
 8003bc4:	2100      	movs	r1, #0
 8003bc6:	4618      	mov	r0, r3
 8003bc8:	f000 fdee 	bl	80047a8 <RCCEx_PLL2_Config>
 8003bcc:	4603      	mov	r3, r0
 8003bce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8003bd2:	e015      	b.n	8003c00 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003bd4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bd8:	3328      	adds	r3, #40	@ 0x28
 8003bda:	2102      	movs	r1, #2
 8003bdc:	4618      	mov	r0, r3
 8003bde:	f000 fe95 	bl	800490c <RCCEx_PLL3_Config>
 8003be2:	4603      	mov	r3, r0
 8003be4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8003be8:	e00a      	b.n	8003c00 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003bea:	2301      	movs	r3, #1
 8003bec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003bf0:	e006      	b.n	8003c00 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8003bf2:	bf00      	nop
 8003bf4:	e004      	b.n	8003c00 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8003bf6:	bf00      	nop
 8003bf8:	e002      	b.n	8003c00 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8003bfa:	bf00      	nop
 8003bfc:	e000      	b.n	8003c00 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8003bfe:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003c00:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d10b      	bne.n	8003c20 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8003c08:	4ba1      	ldr	r3, [pc, #644]	@ (8003e90 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003c0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c0c:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8003c10:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c14:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8003c18:	4a9d      	ldr	r2, [pc, #628]	@ (8003e90 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003c1a:	430b      	orrs	r3, r1
 8003c1c:	6593      	str	r3, [r2, #88]	@ 0x58
 8003c1e:	e003      	b.n	8003c28 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c20:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c24:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8003c28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c30:	f002 0308 	and.w	r3, r2, #8
 8003c34:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003c38:	2300      	movs	r3, #0
 8003c3a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003c3e:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8003c42:	460b      	mov	r3, r1
 8003c44:	4313      	orrs	r3, r2
 8003c46:	d01e      	beq.n	8003c86 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8003c48:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c4c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003c50:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003c54:	d10c      	bne.n	8003c70 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8003c56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c5a:	3328      	adds	r3, #40	@ 0x28
 8003c5c:	2102      	movs	r1, #2
 8003c5e:	4618      	mov	r0, r3
 8003c60:	f000 fe54 	bl	800490c <RCCEx_PLL3_Config>
 8003c64:	4603      	mov	r3, r0
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d002      	beq.n	8003c70 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8003c6a:	2301      	movs	r3, #1
 8003c6c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8003c70:	4b87      	ldr	r3, [pc, #540]	@ (8003e90 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003c72:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c74:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003c78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c7c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003c80:	4a83      	ldr	r2, [pc, #524]	@ (8003e90 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003c82:	430b      	orrs	r3, r1
 8003c84:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003c86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c8e:	f002 0310 	and.w	r3, r2, #16
 8003c92:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003c96:	2300      	movs	r3, #0
 8003c98:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8003c9c:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8003ca0:	460b      	mov	r3, r1
 8003ca2:	4313      	orrs	r3, r2
 8003ca4:	d01e      	beq.n	8003ce4 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8003ca6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003caa:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003cae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003cb2:	d10c      	bne.n	8003cce <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8003cb4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cb8:	3328      	adds	r3, #40	@ 0x28
 8003cba:	2102      	movs	r1, #2
 8003cbc:	4618      	mov	r0, r3
 8003cbe:	f000 fe25 	bl	800490c <RCCEx_PLL3_Config>
 8003cc2:	4603      	mov	r3, r0
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d002      	beq.n	8003cce <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8003cc8:	2301      	movs	r3, #1
 8003cca:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003cce:	4b70      	ldr	r3, [pc, #448]	@ (8003e90 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003cd0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003cd2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003cd6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cda:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003cde:	4a6c      	ldr	r2, [pc, #432]	@ (8003e90 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003ce0:	430b      	orrs	r3, r1
 8003ce2:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003ce4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ce8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cec:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8003cf0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003cf4:	2300      	movs	r3, #0
 8003cf6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003cfa:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8003cfe:	460b      	mov	r3, r1
 8003d00:	4313      	orrs	r3, r2
 8003d02:	d03e      	beq.n	8003d82 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8003d04:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d08:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8003d0c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003d10:	d022      	beq.n	8003d58 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8003d12:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003d16:	d81b      	bhi.n	8003d50 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d003      	beq.n	8003d24 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8003d1c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003d20:	d00b      	beq.n	8003d3a <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8003d22:	e015      	b.n	8003d50 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003d24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d28:	3308      	adds	r3, #8
 8003d2a:	2100      	movs	r1, #0
 8003d2c:	4618      	mov	r0, r3
 8003d2e:	f000 fd3b 	bl	80047a8 <RCCEx_PLL2_Config>
 8003d32:	4603      	mov	r3, r0
 8003d34:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8003d38:	e00f      	b.n	8003d5a <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003d3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d3e:	3328      	adds	r3, #40	@ 0x28
 8003d40:	2102      	movs	r1, #2
 8003d42:	4618      	mov	r0, r3
 8003d44:	f000 fde2 	bl	800490c <RCCEx_PLL3_Config>
 8003d48:	4603      	mov	r3, r0
 8003d4a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8003d4e:	e004      	b.n	8003d5a <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003d50:	2301      	movs	r3, #1
 8003d52:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003d56:	e000      	b.n	8003d5a <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8003d58:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003d5a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d10b      	bne.n	8003d7a <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003d62:	4b4b      	ldr	r3, [pc, #300]	@ (8003e90 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003d64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d66:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8003d6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d6e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8003d72:	4a47      	ldr	r2, [pc, #284]	@ (8003e90 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003d74:	430b      	orrs	r3, r1
 8003d76:	6593      	str	r3, [r2, #88]	@ 0x58
 8003d78:	e003      	b.n	8003d82 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d7a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d7e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003d82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d8a:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8003d8e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003d90:	2300      	movs	r3, #0
 8003d92:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003d94:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8003d98:	460b      	mov	r3, r1
 8003d9a:	4313      	orrs	r3, r2
 8003d9c:	d03b      	beq.n	8003e16 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8003d9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003da2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003da6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003daa:	d01f      	beq.n	8003dec <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8003dac:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003db0:	d818      	bhi.n	8003de4 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8003db2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003db6:	d003      	beq.n	8003dc0 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8003db8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003dbc:	d007      	beq.n	8003dce <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8003dbe:	e011      	b.n	8003de4 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003dc0:	4b33      	ldr	r3, [pc, #204]	@ (8003e90 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003dc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003dc4:	4a32      	ldr	r2, [pc, #200]	@ (8003e90 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003dc6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003dca:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8003dcc:	e00f      	b.n	8003dee <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003dce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003dd2:	3328      	adds	r3, #40	@ 0x28
 8003dd4:	2101      	movs	r1, #1
 8003dd6:	4618      	mov	r0, r3
 8003dd8:	f000 fd98 	bl	800490c <RCCEx_PLL3_Config>
 8003ddc:	4603      	mov	r3, r0
 8003dde:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8003de2:	e004      	b.n	8003dee <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003de4:	2301      	movs	r3, #1
 8003de6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003dea:	e000      	b.n	8003dee <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8003dec:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003dee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d10b      	bne.n	8003e0e <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003df6:	4b26      	ldr	r3, [pc, #152]	@ (8003e90 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003df8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003dfa:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8003dfe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e06:	4a22      	ldr	r2, [pc, #136]	@ (8003e90 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003e08:	430b      	orrs	r3, r1
 8003e0a:	6553      	str	r3, [r2, #84]	@ 0x54
 8003e0c:	e003      	b.n	8003e16 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e0e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e12:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8003e16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e1e:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8003e22:	673b      	str	r3, [r7, #112]	@ 0x70
 8003e24:	2300      	movs	r3, #0
 8003e26:	677b      	str	r3, [r7, #116]	@ 0x74
 8003e28:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8003e2c:	460b      	mov	r3, r1
 8003e2e:	4313      	orrs	r3, r2
 8003e30:	d034      	beq.n	8003e9c <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8003e32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e36:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d003      	beq.n	8003e44 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8003e3c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003e40:	d007      	beq.n	8003e52 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8003e42:	e011      	b.n	8003e68 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003e44:	4b12      	ldr	r3, [pc, #72]	@ (8003e90 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003e46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e48:	4a11      	ldr	r2, [pc, #68]	@ (8003e90 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003e4a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003e4e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8003e50:	e00e      	b.n	8003e70 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003e52:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e56:	3308      	adds	r3, #8
 8003e58:	2102      	movs	r1, #2
 8003e5a:	4618      	mov	r0, r3
 8003e5c:	f000 fca4 	bl	80047a8 <RCCEx_PLL2_Config>
 8003e60:	4603      	mov	r3, r0
 8003e62:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8003e66:	e003      	b.n	8003e70 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8003e68:	2301      	movs	r3, #1
 8003e6a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003e6e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003e70:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d10d      	bne.n	8003e94 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8003e78:	4b05      	ldr	r3, [pc, #20]	@ (8003e90 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003e7a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e7c:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8003e80:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e84:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003e86:	4a02      	ldr	r2, [pc, #8]	@ (8003e90 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003e88:	430b      	orrs	r3, r1
 8003e8a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003e8c:	e006      	b.n	8003e9c <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8003e8e:	bf00      	nop
 8003e90:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e94:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e98:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8003e9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ea0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ea4:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8003ea8:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003eaa:	2300      	movs	r3, #0
 8003eac:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003eae:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8003eb2:	460b      	mov	r3, r1
 8003eb4:	4313      	orrs	r3, r2
 8003eb6:	d00c      	beq.n	8003ed2 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8003eb8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ebc:	3328      	adds	r3, #40	@ 0x28
 8003ebe:	2102      	movs	r1, #2
 8003ec0:	4618      	mov	r0, r3
 8003ec2:	f000 fd23 	bl	800490c <RCCEx_PLL3_Config>
 8003ec6:	4603      	mov	r3, r0
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d002      	beq.n	8003ed2 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8003ecc:	2301      	movs	r3, #1
 8003ece:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8003ed2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ed6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003eda:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8003ede:	663b      	str	r3, [r7, #96]	@ 0x60
 8003ee0:	2300      	movs	r3, #0
 8003ee2:	667b      	str	r3, [r7, #100]	@ 0x64
 8003ee4:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8003ee8:	460b      	mov	r3, r1
 8003eea:	4313      	orrs	r3, r2
 8003eec:	d038      	beq.n	8003f60 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8003eee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ef2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003ef6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003efa:	d018      	beq.n	8003f2e <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8003efc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003f00:	d811      	bhi.n	8003f26 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8003f02:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003f06:	d014      	beq.n	8003f32 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8003f08:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003f0c:	d80b      	bhi.n	8003f26 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d011      	beq.n	8003f36 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8003f12:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003f16:	d106      	bne.n	8003f26 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003f18:	4bc3      	ldr	r3, [pc, #780]	@ (8004228 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003f1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f1c:	4ac2      	ldr	r2, [pc, #776]	@ (8004228 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003f1e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003f22:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8003f24:	e008      	b.n	8003f38 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003f26:	2301      	movs	r3, #1
 8003f28:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003f2c:	e004      	b.n	8003f38 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8003f2e:	bf00      	nop
 8003f30:	e002      	b.n	8003f38 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8003f32:	bf00      	nop
 8003f34:	e000      	b.n	8003f38 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8003f36:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003f38:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d10b      	bne.n	8003f58 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003f40:	4bb9      	ldr	r3, [pc, #740]	@ (8004228 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003f42:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f44:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003f48:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f4c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003f50:	4ab5      	ldr	r2, [pc, #724]	@ (8004228 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003f52:	430b      	orrs	r3, r1
 8003f54:	6553      	str	r3, [r2, #84]	@ 0x54
 8003f56:	e003      	b.n	8003f60 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f58:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f5c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003f60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f68:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8003f6c:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003f6e:	2300      	movs	r3, #0
 8003f70:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003f72:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8003f76:	460b      	mov	r3, r1
 8003f78:	4313      	orrs	r3, r2
 8003f7a:	d009      	beq.n	8003f90 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003f7c:	4baa      	ldr	r3, [pc, #680]	@ (8004228 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003f7e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003f80:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8003f84:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f88:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003f8a:	4aa7      	ldr	r2, [pc, #668]	@ (8004228 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003f8c:	430b      	orrs	r3, r1
 8003f8e:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8003f90:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f98:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8003f9c:	653b      	str	r3, [r7, #80]	@ 0x50
 8003f9e:	2300      	movs	r3, #0
 8003fa0:	657b      	str	r3, [r7, #84]	@ 0x54
 8003fa2:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8003fa6:	460b      	mov	r3, r1
 8003fa8:	4313      	orrs	r3, r2
 8003faa:	d00a      	beq.n	8003fc2 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8003fac:	4b9e      	ldr	r3, [pc, #632]	@ (8004228 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003fae:	691b      	ldr	r3, [r3, #16]
 8003fb0:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8003fb4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fb8:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8003fbc:	4a9a      	ldr	r2, [pc, #616]	@ (8004228 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003fbe:	430b      	orrs	r3, r1
 8003fc0:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003fc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fca:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8003fce:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003fd0:	2300      	movs	r3, #0
 8003fd2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003fd4:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8003fd8:	460b      	mov	r3, r1
 8003fda:	4313      	orrs	r3, r2
 8003fdc:	d009      	beq.n	8003ff2 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003fde:	4b92      	ldr	r3, [pc, #584]	@ (8004228 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003fe0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003fe2:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8003fe6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003fec:	4a8e      	ldr	r2, [pc, #568]	@ (8004228 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003fee:	430b      	orrs	r3, r1
 8003ff0:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8003ff2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ff6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ffa:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8003ffe:	643b      	str	r3, [r7, #64]	@ 0x40
 8004000:	2300      	movs	r3, #0
 8004002:	647b      	str	r3, [r7, #68]	@ 0x44
 8004004:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8004008:	460b      	mov	r3, r1
 800400a:	4313      	orrs	r3, r2
 800400c:	d00e      	beq.n	800402c <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800400e:	4b86      	ldr	r3, [pc, #536]	@ (8004228 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004010:	691b      	ldr	r3, [r3, #16]
 8004012:	4a85      	ldr	r2, [pc, #532]	@ (8004228 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004014:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004018:	6113      	str	r3, [r2, #16]
 800401a:	4b83      	ldr	r3, [pc, #524]	@ (8004228 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800401c:	6919      	ldr	r1, [r3, #16]
 800401e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004022:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8004026:	4a80      	ldr	r2, [pc, #512]	@ (8004228 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004028:	430b      	orrs	r3, r1
 800402a:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800402c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004030:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004034:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8004038:	63bb      	str	r3, [r7, #56]	@ 0x38
 800403a:	2300      	movs	r3, #0
 800403c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800403e:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8004042:	460b      	mov	r3, r1
 8004044:	4313      	orrs	r3, r2
 8004046:	d009      	beq.n	800405c <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8004048:	4b77      	ldr	r3, [pc, #476]	@ (8004228 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800404a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800404c:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8004050:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004054:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004056:	4a74      	ldr	r2, [pc, #464]	@ (8004228 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004058:	430b      	orrs	r3, r1
 800405a:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800405c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004060:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004064:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8004068:	633b      	str	r3, [r7, #48]	@ 0x30
 800406a:	2300      	movs	r3, #0
 800406c:	637b      	str	r3, [r7, #52]	@ 0x34
 800406e:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8004072:	460b      	mov	r3, r1
 8004074:	4313      	orrs	r3, r2
 8004076:	d00a      	beq.n	800408e <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004078:	4b6b      	ldr	r3, [pc, #428]	@ (8004228 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800407a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800407c:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8004080:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004084:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004088:	4a67      	ldr	r2, [pc, #412]	@ (8004228 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800408a:	430b      	orrs	r3, r1
 800408c:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800408e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004092:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004096:	2100      	movs	r1, #0
 8004098:	62b9      	str	r1, [r7, #40]	@ 0x28
 800409a:	f003 0301 	and.w	r3, r3, #1
 800409e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80040a0:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80040a4:	460b      	mov	r3, r1
 80040a6:	4313      	orrs	r3, r2
 80040a8:	d011      	beq.n	80040ce <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80040aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040ae:	3308      	adds	r3, #8
 80040b0:	2100      	movs	r1, #0
 80040b2:	4618      	mov	r0, r3
 80040b4:	f000 fb78 	bl	80047a8 <RCCEx_PLL2_Config>
 80040b8:	4603      	mov	r3, r0
 80040ba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80040be:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d003      	beq.n	80040ce <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80040c6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80040ca:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 80040ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040d6:	2100      	movs	r1, #0
 80040d8:	6239      	str	r1, [r7, #32]
 80040da:	f003 0302 	and.w	r3, r3, #2
 80040de:	627b      	str	r3, [r7, #36]	@ 0x24
 80040e0:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80040e4:	460b      	mov	r3, r1
 80040e6:	4313      	orrs	r3, r2
 80040e8:	d011      	beq.n	800410e <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80040ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040ee:	3308      	adds	r3, #8
 80040f0:	2101      	movs	r1, #1
 80040f2:	4618      	mov	r0, r3
 80040f4:	f000 fb58 	bl	80047a8 <RCCEx_PLL2_Config>
 80040f8:	4603      	mov	r3, r0
 80040fa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80040fe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004102:	2b00      	cmp	r3, #0
 8004104:	d003      	beq.n	800410e <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004106:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800410a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800410e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004112:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004116:	2100      	movs	r1, #0
 8004118:	61b9      	str	r1, [r7, #24]
 800411a:	f003 0304 	and.w	r3, r3, #4
 800411e:	61fb      	str	r3, [r7, #28]
 8004120:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8004124:	460b      	mov	r3, r1
 8004126:	4313      	orrs	r3, r2
 8004128:	d011      	beq.n	800414e <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800412a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800412e:	3308      	adds	r3, #8
 8004130:	2102      	movs	r1, #2
 8004132:	4618      	mov	r0, r3
 8004134:	f000 fb38 	bl	80047a8 <RCCEx_PLL2_Config>
 8004138:	4603      	mov	r3, r0
 800413a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800413e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004142:	2b00      	cmp	r3, #0
 8004144:	d003      	beq.n	800414e <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004146:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800414a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800414e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004152:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004156:	2100      	movs	r1, #0
 8004158:	6139      	str	r1, [r7, #16]
 800415a:	f003 0308 	and.w	r3, r3, #8
 800415e:	617b      	str	r3, [r7, #20]
 8004160:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8004164:	460b      	mov	r3, r1
 8004166:	4313      	orrs	r3, r2
 8004168:	d011      	beq.n	800418e <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800416a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800416e:	3328      	adds	r3, #40	@ 0x28
 8004170:	2100      	movs	r1, #0
 8004172:	4618      	mov	r0, r3
 8004174:	f000 fbca 	bl	800490c <RCCEx_PLL3_Config>
 8004178:	4603      	mov	r3, r0
 800417a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 800417e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004182:	2b00      	cmp	r3, #0
 8004184:	d003      	beq.n	800418e <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004186:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800418a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800418e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004192:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004196:	2100      	movs	r1, #0
 8004198:	60b9      	str	r1, [r7, #8]
 800419a:	f003 0310 	and.w	r3, r3, #16
 800419e:	60fb      	str	r3, [r7, #12]
 80041a0:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80041a4:	460b      	mov	r3, r1
 80041a6:	4313      	orrs	r3, r2
 80041a8:	d011      	beq.n	80041ce <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80041aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041ae:	3328      	adds	r3, #40	@ 0x28
 80041b0:	2101      	movs	r1, #1
 80041b2:	4618      	mov	r0, r3
 80041b4:	f000 fbaa 	bl	800490c <RCCEx_PLL3_Config>
 80041b8:	4603      	mov	r3, r0
 80041ba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80041be:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d003      	beq.n	80041ce <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80041c6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80041ca:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 80041ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041d6:	2100      	movs	r1, #0
 80041d8:	6039      	str	r1, [r7, #0]
 80041da:	f003 0320 	and.w	r3, r3, #32
 80041de:	607b      	str	r3, [r7, #4]
 80041e0:	e9d7 1200 	ldrd	r1, r2, [r7]
 80041e4:	460b      	mov	r3, r1
 80041e6:	4313      	orrs	r3, r2
 80041e8:	d011      	beq.n	800420e <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80041ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041ee:	3328      	adds	r3, #40	@ 0x28
 80041f0:	2102      	movs	r1, #2
 80041f2:	4618      	mov	r0, r3
 80041f4:	f000 fb8a 	bl	800490c <RCCEx_PLL3_Config>
 80041f8:	4603      	mov	r3, r0
 80041fa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80041fe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004202:	2b00      	cmp	r3, #0
 8004204:	d003      	beq.n	800420e <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004206:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800420a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 800420e:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8004212:	2b00      	cmp	r3, #0
 8004214:	d101      	bne.n	800421a <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8004216:	2300      	movs	r3, #0
 8004218:	e000      	b.n	800421c <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 800421a:	2301      	movs	r3, #1
}
 800421c:	4618      	mov	r0, r3
 800421e:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8004222:	46bd      	mov	sp, r7
 8004224:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004228:	58024400 	.word	0x58024400

0800422c <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800422c:	b580      	push	{r7, lr}
 800422e:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8004230:	f7fe fd54 	bl	8002cdc <HAL_RCC_GetHCLKFreq>
 8004234:	4602      	mov	r2, r0
 8004236:	4b06      	ldr	r3, [pc, #24]	@ (8004250 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8004238:	6a1b      	ldr	r3, [r3, #32]
 800423a:	091b      	lsrs	r3, r3, #4
 800423c:	f003 0307 	and.w	r3, r3, #7
 8004240:	4904      	ldr	r1, [pc, #16]	@ (8004254 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8004242:	5ccb      	ldrb	r3, [r1, r3]
 8004244:	f003 031f 	and.w	r3, r3, #31
 8004248:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800424c:	4618      	mov	r0, r3
 800424e:	bd80      	pop	{r7, pc}
 8004250:	58024400 	.word	0x58024400
 8004254:	080095b8 	.word	0x080095b8

08004258 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8004258:	b480      	push	{r7}
 800425a:	b089      	sub	sp, #36	@ 0x24
 800425c:	af00      	add	r7, sp, #0
 800425e:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004260:	4ba1      	ldr	r3, [pc, #644]	@ (80044e8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004262:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004264:	f003 0303 	and.w	r3, r3, #3
 8004268:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800426a:	4b9f      	ldr	r3, [pc, #636]	@ (80044e8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800426c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800426e:	0b1b      	lsrs	r3, r3, #12
 8004270:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004274:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8004276:	4b9c      	ldr	r3, [pc, #624]	@ (80044e8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004278:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800427a:	091b      	lsrs	r3, r3, #4
 800427c:	f003 0301 	and.w	r3, r3, #1
 8004280:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8004282:	4b99      	ldr	r3, [pc, #612]	@ (80044e8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004284:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004286:	08db      	lsrs	r3, r3, #3
 8004288:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800428c:	693a      	ldr	r2, [r7, #16]
 800428e:	fb02 f303 	mul.w	r3, r2, r3
 8004292:	ee07 3a90 	vmov	s15, r3
 8004296:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800429a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800429e:	697b      	ldr	r3, [r7, #20]
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	f000 8111 	beq.w	80044c8 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 80042a6:	69bb      	ldr	r3, [r7, #24]
 80042a8:	2b02      	cmp	r3, #2
 80042aa:	f000 8083 	beq.w	80043b4 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 80042ae:	69bb      	ldr	r3, [r7, #24]
 80042b0:	2b02      	cmp	r3, #2
 80042b2:	f200 80a1 	bhi.w	80043f8 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 80042b6:	69bb      	ldr	r3, [r7, #24]
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d003      	beq.n	80042c4 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 80042bc:	69bb      	ldr	r3, [r7, #24]
 80042be:	2b01      	cmp	r3, #1
 80042c0:	d056      	beq.n	8004370 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 80042c2:	e099      	b.n	80043f8 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80042c4:	4b88      	ldr	r3, [pc, #544]	@ (80044e8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	f003 0320 	and.w	r3, r3, #32
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d02d      	beq.n	800432c <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80042d0:	4b85      	ldr	r3, [pc, #532]	@ (80044e8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	08db      	lsrs	r3, r3, #3
 80042d6:	f003 0303 	and.w	r3, r3, #3
 80042da:	4a84      	ldr	r2, [pc, #528]	@ (80044ec <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 80042dc:	fa22 f303 	lsr.w	r3, r2, r3
 80042e0:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80042e2:	68bb      	ldr	r3, [r7, #8]
 80042e4:	ee07 3a90 	vmov	s15, r3
 80042e8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80042ec:	697b      	ldr	r3, [r7, #20]
 80042ee:	ee07 3a90 	vmov	s15, r3
 80042f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80042f6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80042fa:	4b7b      	ldr	r3, [pc, #492]	@ (80044e8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80042fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004302:	ee07 3a90 	vmov	s15, r3
 8004306:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800430a:	ed97 6a03 	vldr	s12, [r7, #12]
 800430e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80044f0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004312:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004316:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800431a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800431e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004322:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004326:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800432a:	e087      	b.n	800443c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800432c:	697b      	ldr	r3, [r7, #20]
 800432e:	ee07 3a90 	vmov	s15, r3
 8004332:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004336:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80044f4 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800433a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800433e:	4b6a      	ldr	r3, [pc, #424]	@ (80044e8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004340:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004342:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004346:	ee07 3a90 	vmov	s15, r3
 800434a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800434e:	ed97 6a03 	vldr	s12, [r7, #12]
 8004352:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80044f0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004356:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800435a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800435e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004362:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004366:	ee67 7a27 	vmul.f32	s15, s14, s15
 800436a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800436e:	e065      	b.n	800443c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004370:	697b      	ldr	r3, [r7, #20]
 8004372:	ee07 3a90 	vmov	s15, r3
 8004376:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800437a:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80044f8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800437e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004382:	4b59      	ldr	r3, [pc, #356]	@ (80044e8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004384:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004386:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800438a:	ee07 3a90 	vmov	s15, r3
 800438e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004392:	ed97 6a03 	vldr	s12, [r7, #12]
 8004396:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80044f0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800439a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800439e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80043a2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80043a6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80043aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80043ae:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80043b2:	e043      	b.n	800443c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80043b4:	697b      	ldr	r3, [r7, #20]
 80043b6:	ee07 3a90 	vmov	s15, r3
 80043ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80043be:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80044fc <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 80043c2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80043c6:	4b48      	ldr	r3, [pc, #288]	@ (80044e8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80043c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80043ce:	ee07 3a90 	vmov	s15, r3
 80043d2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80043d6:	ed97 6a03 	vldr	s12, [r7, #12]
 80043da:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80044f0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80043de:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80043e2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80043e6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80043ea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80043ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80043f2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80043f6:	e021      	b.n	800443c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80043f8:	697b      	ldr	r3, [r7, #20]
 80043fa:	ee07 3a90 	vmov	s15, r3
 80043fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004402:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80044f8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8004406:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800440a:	4b37      	ldr	r3, [pc, #220]	@ (80044e8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800440c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800440e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004412:	ee07 3a90 	vmov	s15, r3
 8004416:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800441a:	ed97 6a03 	vldr	s12, [r7, #12]
 800441e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80044f0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004422:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004426:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800442a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800442e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004432:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004436:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800443a:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800443c:	4b2a      	ldr	r3, [pc, #168]	@ (80044e8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800443e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004440:	0a5b      	lsrs	r3, r3, #9
 8004442:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004446:	ee07 3a90 	vmov	s15, r3
 800444a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800444e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004452:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004456:	edd7 6a07 	vldr	s13, [r7, #28]
 800445a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800445e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004462:	ee17 2a90 	vmov	r2, s15
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800446a:	4b1f      	ldr	r3, [pc, #124]	@ (80044e8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800446c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800446e:	0c1b      	lsrs	r3, r3, #16
 8004470:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004474:	ee07 3a90 	vmov	s15, r3
 8004478:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800447c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004480:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004484:	edd7 6a07 	vldr	s13, [r7, #28]
 8004488:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800448c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004490:	ee17 2a90 	vmov	r2, s15
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8004498:	4b13      	ldr	r3, [pc, #76]	@ (80044e8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800449a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800449c:	0e1b      	lsrs	r3, r3, #24
 800449e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80044a2:	ee07 3a90 	vmov	s15, r3
 80044a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80044aa:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80044ae:	ee37 7a87 	vadd.f32	s14, s15, s14
 80044b2:	edd7 6a07 	vldr	s13, [r7, #28]
 80044b6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80044ba:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80044be:	ee17 2a90 	vmov	r2, s15
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80044c6:	e008      	b.n	80044da <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	2200      	movs	r2, #0
 80044cc:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	2200      	movs	r2, #0
 80044d2:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	2200      	movs	r2, #0
 80044d8:	609a      	str	r2, [r3, #8]
}
 80044da:	bf00      	nop
 80044dc:	3724      	adds	r7, #36	@ 0x24
 80044de:	46bd      	mov	sp, r7
 80044e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044e4:	4770      	bx	lr
 80044e6:	bf00      	nop
 80044e8:	58024400 	.word	0x58024400
 80044ec:	03d09000 	.word	0x03d09000
 80044f0:	46000000 	.word	0x46000000
 80044f4:	4c742400 	.word	0x4c742400
 80044f8:	4a742400 	.word	0x4a742400
 80044fc:	4bbebc20 	.word	0x4bbebc20

08004500 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8004500:	b480      	push	{r7}
 8004502:	b089      	sub	sp, #36	@ 0x24
 8004504:	af00      	add	r7, sp, #0
 8004506:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004508:	4ba1      	ldr	r3, [pc, #644]	@ (8004790 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800450a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800450c:	f003 0303 	and.w	r3, r3, #3
 8004510:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8004512:	4b9f      	ldr	r3, [pc, #636]	@ (8004790 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004514:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004516:	0d1b      	lsrs	r3, r3, #20
 8004518:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800451c:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800451e:	4b9c      	ldr	r3, [pc, #624]	@ (8004790 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004520:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004522:	0a1b      	lsrs	r3, r3, #8
 8004524:	f003 0301 	and.w	r3, r3, #1
 8004528:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800452a:	4b99      	ldr	r3, [pc, #612]	@ (8004790 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800452c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800452e:	08db      	lsrs	r3, r3, #3
 8004530:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004534:	693a      	ldr	r2, [r7, #16]
 8004536:	fb02 f303 	mul.w	r3, r2, r3
 800453a:	ee07 3a90 	vmov	s15, r3
 800453e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004542:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8004546:	697b      	ldr	r3, [r7, #20]
 8004548:	2b00      	cmp	r3, #0
 800454a:	f000 8111 	beq.w	8004770 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800454e:	69bb      	ldr	r3, [r7, #24]
 8004550:	2b02      	cmp	r3, #2
 8004552:	f000 8083 	beq.w	800465c <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8004556:	69bb      	ldr	r3, [r7, #24]
 8004558:	2b02      	cmp	r3, #2
 800455a:	f200 80a1 	bhi.w	80046a0 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800455e:	69bb      	ldr	r3, [r7, #24]
 8004560:	2b00      	cmp	r3, #0
 8004562:	d003      	beq.n	800456c <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8004564:	69bb      	ldr	r3, [r7, #24]
 8004566:	2b01      	cmp	r3, #1
 8004568:	d056      	beq.n	8004618 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800456a:	e099      	b.n	80046a0 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800456c:	4b88      	ldr	r3, [pc, #544]	@ (8004790 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	f003 0320 	and.w	r3, r3, #32
 8004574:	2b00      	cmp	r3, #0
 8004576:	d02d      	beq.n	80045d4 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004578:	4b85      	ldr	r3, [pc, #532]	@ (8004790 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	08db      	lsrs	r3, r3, #3
 800457e:	f003 0303 	and.w	r3, r3, #3
 8004582:	4a84      	ldr	r2, [pc, #528]	@ (8004794 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8004584:	fa22 f303 	lsr.w	r3, r2, r3
 8004588:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800458a:	68bb      	ldr	r3, [r7, #8]
 800458c:	ee07 3a90 	vmov	s15, r3
 8004590:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004594:	697b      	ldr	r3, [r7, #20]
 8004596:	ee07 3a90 	vmov	s15, r3
 800459a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800459e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80045a2:	4b7b      	ldr	r3, [pc, #492]	@ (8004790 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80045a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80045aa:	ee07 3a90 	vmov	s15, r3
 80045ae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80045b2:	ed97 6a03 	vldr	s12, [r7, #12]
 80045b6:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8004798 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80045ba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80045be:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80045c2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80045c6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80045ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80045ce:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80045d2:	e087      	b.n	80046e4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80045d4:	697b      	ldr	r3, [r7, #20]
 80045d6:	ee07 3a90 	vmov	s15, r3
 80045da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80045de:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800479c <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 80045e2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80045e6:	4b6a      	ldr	r3, [pc, #424]	@ (8004790 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80045e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80045ee:	ee07 3a90 	vmov	s15, r3
 80045f2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80045f6:	ed97 6a03 	vldr	s12, [r7, #12]
 80045fa:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8004798 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80045fe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004602:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004606:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800460a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800460e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004612:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004616:	e065      	b.n	80046e4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004618:	697b      	ldr	r3, [r7, #20]
 800461a:	ee07 3a90 	vmov	s15, r3
 800461e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004622:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80047a0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8004626:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800462a:	4b59      	ldr	r3, [pc, #356]	@ (8004790 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800462c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800462e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004632:	ee07 3a90 	vmov	s15, r3
 8004636:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800463a:	ed97 6a03 	vldr	s12, [r7, #12]
 800463e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8004798 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004642:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004646:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800464a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800464e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004652:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004656:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800465a:	e043      	b.n	80046e4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800465c:	697b      	ldr	r3, [r7, #20]
 800465e:	ee07 3a90 	vmov	s15, r3
 8004662:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004666:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80047a4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800466a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800466e:	4b48      	ldr	r3, [pc, #288]	@ (8004790 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004670:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004672:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004676:	ee07 3a90 	vmov	s15, r3
 800467a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800467e:	ed97 6a03 	vldr	s12, [r7, #12]
 8004682:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8004798 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004686:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800468a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800468e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004692:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004696:	ee67 7a27 	vmul.f32	s15, s14, s15
 800469a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800469e:	e021      	b.n	80046e4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80046a0:	697b      	ldr	r3, [r7, #20]
 80046a2:	ee07 3a90 	vmov	s15, r3
 80046a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80046aa:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80047a0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80046ae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80046b2:	4b37      	ldr	r3, [pc, #220]	@ (8004790 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80046b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80046ba:	ee07 3a90 	vmov	s15, r3
 80046be:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80046c2:	ed97 6a03 	vldr	s12, [r7, #12]
 80046c6:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8004798 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80046ca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80046ce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80046d2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80046d6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80046da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80046de:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80046e2:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 80046e4:	4b2a      	ldr	r3, [pc, #168]	@ (8004790 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80046e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046e8:	0a5b      	lsrs	r3, r3, #9
 80046ea:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80046ee:	ee07 3a90 	vmov	s15, r3
 80046f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80046f6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80046fa:	ee37 7a87 	vadd.f32	s14, s15, s14
 80046fe:	edd7 6a07 	vldr	s13, [r7, #28]
 8004702:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004706:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800470a:	ee17 2a90 	vmov	r2, s15
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8004712:	4b1f      	ldr	r3, [pc, #124]	@ (8004790 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004714:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004716:	0c1b      	lsrs	r3, r3, #16
 8004718:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800471c:	ee07 3a90 	vmov	s15, r3
 8004720:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004724:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004728:	ee37 7a87 	vadd.f32	s14, s15, s14
 800472c:	edd7 6a07 	vldr	s13, [r7, #28]
 8004730:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004734:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004738:	ee17 2a90 	vmov	r2, s15
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8004740:	4b13      	ldr	r3, [pc, #76]	@ (8004790 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004742:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004744:	0e1b      	lsrs	r3, r3, #24
 8004746:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800474a:	ee07 3a90 	vmov	s15, r3
 800474e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004752:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004756:	ee37 7a87 	vadd.f32	s14, s15, s14
 800475a:	edd7 6a07 	vldr	s13, [r7, #28]
 800475e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004762:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004766:	ee17 2a90 	vmov	r2, s15
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800476e:	e008      	b.n	8004782 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	2200      	movs	r2, #0
 8004774:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	2200      	movs	r2, #0
 800477a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	2200      	movs	r2, #0
 8004780:	609a      	str	r2, [r3, #8]
}
 8004782:	bf00      	nop
 8004784:	3724      	adds	r7, #36	@ 0x24
 8004786:	46bd      	mov	sp, r7
 8004788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800478c:	4770      	bx	lr
 800478e:	bf00      	nop
 8004790:	58024400 	.word	0x58024400
 8004794:	03d09000 	.word	0x03d09000
 8004798:	46000000 	.word	0x46000000
 800479c:	4c742400 	.word	0x4c742400
 80047a0:	4a742400 	.word	0x4a742400
 80047a4:	4bbebc20 	.word	0x4bbebc20

080047a8 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 80047a8:	b580      	push	{r7, lr}
 80047aa:	b084      	sub	sp, #16
 80047ac:	af00      	add	r7, sp, #0
 80047ae:	6078      	str	r0, [r7, #4]
 80047b0:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80047b2:	2300      	movs	r3, #0
 80047b4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80047b6:	4b53      	ldr	r3, [pc, #332]	@ (8004904 <RCCEx_PLL2_Config+0x15c>)
 80047b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047ba:	f003 0303 	and.w	r3, r3, #3
 80047be:	2b03      	cmp	r3, #3
 80047c0:	d101      	bne.n	80047c6 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 80047c2:	2301      	movs	r3, #1
 80047c4:	e099      	b.n	80048fa <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80047c6:	4b4f      	ldr	r3, [pc, #316]	@ (8004904 <RCCEx_PLL2_Config+0x15c>)
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	4a4e      	ldr	r2, [pc, #312]	@ (8004904 <RCCEx_PLL2_Config+0x15c>)
 80047cc:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80047d0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80047d2:	f7fc fc93 	bl	80010fc <HAL_GetTick>
 80047d6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80047d8:	e008      	b.n	80047ec <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80047da:	f7fc fc8f 	bl	80010fc <HAL_GetTick>
 80047de:	4602      	mov	r2, r0
 80047e0:	68bb      	ldr	r3, [r7, #8]
 80047e2:	1ad3      	subs	r3, r2, r3
 80047e4:	2b02      	cmp	r3, #2
 80047e6:	d901      	bls.n	80047ec <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80047e8:	2303      	movs	r3, #3
 80047ea:	e086      	b.n	80048fa <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80047ec:	4b45      	ldr	r3, [pc, #276]	@ (8004904 <RCCEx_PLL2_Config+0x15c>)
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d1f0      	bne.n	80047da <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80047f8:	4b42      	ldr	r3, [pc, #264]	@ (8004904 <RCCEx_PLL2_Config+0x15c>)
 80047fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047fc:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	031b      	lsls	r3, r3, #12
 8004806:	493f      	ldr	r1, [pc, #252]	@ (8004904 <RCCEx_PLL2_Config+0x15c>)
 8004808:	4313      	orrs	r3, r2
 800480a:	628b      	str	r3, [r1, #40]	@ 0x28
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	685b      	ldr	r3, [r3, #4]
 8004810:	3b01      	subs	r3, #1
 8004812:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	689b      	ldr	r3, [r3, #8]
 800481a:	3b01      	subs	r3, #1
 800481c:	025b      	lsls	r3, r3, #9
 800481e:	b29b      	uxth	r3, r3
 8004820:	431a      	orrs	r2, r3
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	68db      	ldr	r3, [r3, #12]
 8004826:	3b01      	subs	r3, #1
 8004828:	041b      	lsls	r3, r3, #16
 800482a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800482e:	431a      	orrs	r2, r3
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	691b      	ldr	r3, [r3, #16]
 8004834:	3b01      	subs	r3, #1
 8004836:	061b      	lsls	r3, r3, #24
 8004838:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800483c:	4931      	ldr	r1, [pc, #196]	@ (8004904 <RCCEx_PLL2_Config+0x15c>)
 800483e:	4313      	orrs	r3, r2
 8004840:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8004842:	4b30      	ldr	r3, [pc, #192]	@ (8004904 <RCCEx_PLL2_Config+0x15c>)
 8004844:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004846:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	695b      	ldr	r3, [r3, #20]
 800484e:	492d      	ldr	r1, [pc, #180]	@ (8004904 <RCCEx_PLL2_Config+0x15c>)
 8004850:	4313      	orrs	r3, r2
 8004852:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8004854:	4b2b      	ldr	r3, [pc, #172]	@ (8004904 <RCCEx_PLL2_Config+0x15c>)
 8004856:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004858:	f023 0220 	bic.w	r2, r3, #32
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	699b      	ldr	r3, [r3, #24]
 8004860:	4928      	ldr	r1, [pc, #160]	@ (8004904 <RCCEx_PLL2_Config+0x15c>)
 8004862:	4313      	orrs	r3, r2
 8004864:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8004866:	4b27      	ldr	r3, [pc, #156]	@ (8004904 <RCCEx_PLL2_Config+0x15c>)
 8004868:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800486a:	4a26      	ldr	r2, [pc, #152]	@ (8004904 <RCCEx_PLL2_Config+0x15c>)
 800486c:	f023 0310 	bic.w	r3, r3, #16
 8004870:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8004872:	4b24      	ldr	r3, [pc, #144]	@ (8004904 <RCCEx_PLL2_Config+0x15c>)
 8004874:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004876:	4b24      	ldr	r3, [pc, #144]	@ (8004908 <RCCEx_PLL2_Config+0x160>)
 8004878:	4013      	ands	r3, r2
 800487a:	687a      	ldr	r2, [r7, #4]
 800487c:	69d2      	ldr	r2, [r2, #28]
 800487e:	00d2      	lsls	r2, r2, #3
 8004880:	4920      	ldr	r1, [pc, #128]	@ (8004904 <RCCEx_PLL2_Config+0x15c>)
 8004882:	4313      	orrs	r3, r2
 8004884:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8004886:	4b1f      	ldr	r3, [pc, #124]	@ (8004904 <RCCEx_PLL2_Config+0x15c>)
 8004888:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800488a:	4a1e      	ldr	r2, [pc, #120]	@ (8004904 <RCCEx_PLL2_Config+0x15c>)
 800488c:	f043 0310 	orr.w	r3, r3, #16
 8004890:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8004892:	683b      	ldr	r3, [r7, #0]
 8004894:	2b00      	cmp	r3, #0
 8004896:	d106      	bne.n	80048a6 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8004898:	4b1a      	ldr	r3, [pc, #104]	@ (8004904 <RCCEx_PLL2_Config+0x15c>)
 800489a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800489c:	4a19      	ldr	r2, [pc, #100]	@ (8004904 <RCCEx_PLL2_Config+0x15c>)
 800489e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80048a2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80048a4:	e00f      	b.n	80048c6 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80048a6:	683b      	ldr	r3, [r7, #0]
 80048a8:	2b01      	cmp	r3, #1
 80048aa:	d106      	bne.n	80048ba <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80048ac:	4b15      	ldr	r3, [pc, #84]	@ (8004904 <RCCEx_PLL2_Config+0x15c>)
 80048ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048b0:	4a14      	ldr	r2, [pc, #80]	@ (8004904 <RCCEx_PLL2_Config+0x15c>)
 80048b2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80048b6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80048b8:	e005      	b.n	80048c6 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80048ba:	4b12      	ldr	r3, [pc, #72]	@ (8004904 <RCCEx_PLL2_Config+0x15c>)
 80048bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048be:	4a11      	ldr	r2, [pc, #68]	@ (8004904 <RCCEx_PLL2_Config+0x15c>)
 80048c0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80048c4:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80048c6:	4b0f      	ldr	r3, [pc, #60]	@ (8004904 <RCCEx_PLL2_Config+0x15c>)
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	4a0e      	ldr	r2, [pc, #56]	@ (8004904 <RCCEx_PLL2_Config+0x15c>)
 80048cc:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80048d0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80048d2:	f7fc fc13 	bl	80010fc <HAL_GetTick>
 80048d6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80048d8:	e008      	b.n	80048ec <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80048da:	f7fc fc0f 	bl	80010fc <HAL_GetTick>
 80048de:	4602      	mov	r2, r0
 80048e0:	68bb      	ldr	r3, [r7, #8]
 80048e2:	1ad3      	subs	r3, r2, r3
 80048e4:	2b02      	cmp	r3, #2
 80048e6:	d901      	bls.n	80048ec <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80048e8:	2303      	movs	r3, #3
 80048ea:	e006      	b.n	80048fa <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80048ec:	4b05      	ldr	r3, [pc, #20]	@ (8004904 <RCCEx_PLL2_Config+0x15c>)
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d0f0      	beq.n	80048da <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 80048f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80048fa:	4618      	mov	r0, r3
 80048fc:	3710      	adds	r7, #16
 80048fe:	46bd      	mov	sp, r7
 8004900:	bd80      	pop	{r7, pc}
 8004902:	bf00      	nop
 8004904:	58024400 	.word	0x58024400
 8004908:	ffff0007 	.word	0xffff0007

0800490c <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800490c:	b580      	push	{r7, lr}
 800490e:	b084      	sub	sp, #16
 8004910:	af00      	add	r7, sp, #0
 8004912:	6078      	str	r0, [r7, #4]
 8004914:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004916:	2300      	movs	r3, #0
 8004918:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800491a:	4b53      	ldr	r3, [pc, #332]	@ (8004a68 <RCCEx_PLL3_Config+0x15c>)
 800491c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800491e:	f003 0303 	and.w	r3, r3, #3
 8004922:	2b03      	cmp	r3, #3
 8004924:	d101      	bne.n	800492a <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8004926:	2301      	movs	r3, #1
 8004928:	e099      	b.n	8004a5e <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800492a:	4b4f      	ldr	r3, [pc, #316]	@ (8004a68 <RCCEx_PLL3_Config+0x15c>)
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	4a4e      	ldr	r2, [pc, #312]	@ (8004a68 <RCCEx_PLL3_Config+0x15c>)
 8004930:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004934:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004936:	f7fc fbe1 	bl	80010fc <HAL_GetTick>
 800493a:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800493c:	e008      	b.n	8004950 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800493e:	f7fc fbdd 	bl	80010fc <HAL_GetTick>
 8004942:	4602      	mov	r2, r0
 8004944:	68bb      	ldr	r3, [r7, #8]
 8004946:	1ad3      	subs	r3, r2, r3
 8004948:	2b02      	cmp	r3, #2
 800494a:	d901      	bls.n	8004950 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800494c:	2303      	movs	r3, #3
 800494e:	e086      	b.n	8004a5e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004950:	4b45      	ldr	r3, [pc, #276]	@ (8004a68 <RCCEx_PLL3_Config+0x15c>)
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004958:	2b00      	cmp	r3, #0
 800495a:	d1f0      	bne.n	800493e <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800495c:	4b42      	ldr	r3, [pc, #264]	@ (8004a68 <RCCEx_PLL3_Config+0x15c>)
 800495e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004960:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	051b      	lsls	r3, r3, #20
 800496a:	493f      	ldr	r1, [pc, #252]	@ (8004a68 <RCCEx_PLL3_Config+0x15c>)
 800496c:	4313      	orrs	r3, r2
 800496e:	628b      	str	r3, [r1, #40]	@ 0x28
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	685b      	ldr	r3, [r3, #4]
 8004974:	3b01      	subs	r3, #1
 8004976:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	689b      	ldr	r3, [r3, #8]
 800497e:	3b01      	subs	r3, #1
 8004980:	025b      	lsls	r3, r3, #9
 8004982:	b29b      	uxth	r3, r3
 8004984:	431a      	orrs	r2, r3
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	68db      	ldr	r3, [r3, #12]
 800498a:	3b01      	subs	r3, #1
 800498c:	041b      	lsls	r3, r3, #16
 800498e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004992:	431a      	orrs	r2, r3
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	691b      	ldr	r3, [r3, #16]
 8004998:	3b01      	subs	r3, #1
 800499a:	061b      	lsls	r3, r3, #24
 800499c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80049a0:	4931      	ldr	r1, [pc, #196]	@ (8004a68 <RCCEx_PLL3_Config+0x15c>)
 80049a2:	4313      	orrs	r3, r2
 80049a4:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80049a6:	4b30      	ldr	r3, [pc, #192]	@ (8004a68 <RCCEx_PLL3_Config+0x15c>)
 80049a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049aa:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	695b      	ldr	r3, [r3, #20]
 80049b2:	492d      	ldr	r1, [pc, #180]	@ (8004a68 <RCCEx_PLL3_Config+0x15c>)
 80049b4:	4313      	orrs	r3, r2
 80049b6:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80049b8:	4b2b      	ldr	r3, [pc, #172]	@ (8004a68 <RCCEx_PLL3_Config+0x15c>)
 80049ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049bc:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	699b      	ldr	r3, [r3, #24]
 80049c4:	4928      	ldr	r1, [pc, #160]	@ (8004a68 <RCCEx_PLL3_Config+0x15c>)
 80049c6:	4313      	orrs	r3, r2
 80049c8:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 80049ca:	4b27      	ldr	r3, [pc, #156]	@ (8004a68 <RCCEx_PLL3_Config+0x15c>)
 80049cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049ce:	4a26      	ldr	r2, [pc, #152]	@ (8004a68 <RCCEx_PLL3_Config+0x15c>)
 80049d0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80049d4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80049d6:	4b24      	ldr	r3, [pc, #144]	@ (8004a68 <RCCEx_PLL3_Config+0x15c>)
 80049d8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80049da:	4b24      	ldr	r3, [pc, #144]	@ (8004a6c <RCCEx_PLL3_Config+0x160>)
 80049dc:	4013      	ands	r3, r2
 80049de:	687a      	ldr	r2, [r7, #4]
 80049e0:	69d2      	ldr	r2, [r2, #28]
 80049e2:	00d2      	lsls	r2, r2, #3
 80049e4:	4920      	ldr	r1, [pc, #128]	@ (8004a68 <RCCEx_PLL3_Config+0x15c>)
 80049e6:	4313      	orrs	r3, r2
 80049e8:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80049ea:	4b1f      	ldr	r3, [pc, #124]	@ (8004a68 <RCCEx_PLL3_Config+0x15c>)
 80049ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049ee:	4a1e      	ldr	r2, [pc, #120]	@ (8004a68 <RCCEx_PLL3_Config+0x15c>)
 80049f0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80049f4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80049f6:	683b      	ldr	r3, [r7, #0]
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d106      	bne.n	8004a0a <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80049fc:	4b1a      	ldr	r3, [pc, #104]	@ (8004a68 <RCCEx_PLL3_Config+0x15c>)
 80049fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a00:	4a19      	ldr	r2, [pc, #100]	@ (8004a68 <RCCEx_PLL3_Config+0x15c>)
 8004a02:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004a06:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004a08:	e00f      	b.n	8004a2a <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8004a0a:	683b      	ldr	r3, [r7, #0]
 8004a0c:	2b01      	cmp	r3, #1
 8004a0e:	d106      	bne.n	8004a1e <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8004a10:	4b15      	ldr	r3, [pc, #84]	@ (8004a68 <RCCEx_PLL3_Config+0x15c>)
 8004a12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a14:	4a14      	ldr	r2, [pc, #80]	@ (8004a68 <RCCEx_PLL3_Config+0x15c>)
 8004a16:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004a1a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004a1c:	e005      	b.n	8004a2a <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8004a1e:	4b12      	ldr	r3, [pc, #72]	@ (8004a68 <RCCEx_PLL3_Config+0x15c>)
 8004a20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a22:	4a11      	ldr	r2, [pc, #68]	@ (8004a68 <RCCEx_PLL3_Config+0x15c>)
 8004a24:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004a28:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8004a2a:	4b0f      	ldr	r3, [pc, #60]	@ (8004a68 <RCCEx_PLL3_Config+0x15c>)
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	4a0e      	ldr	r2, [pc, #56]	@ (8004a68 <RCCEx_PLL3_Config+0x15c>)
 8004a30:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004a34:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004a36:	f7fc fb61 	bl	80010fc <HAL_GetTick>
 8004a3a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004a3c:	e008      	b.n	8004a50 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8004a3e:	f7fc fb5d 	bl	80010fc <HAL_GetTick>
 8004a42:	4602      	mov	r2, r0
 8004a44:	68bb      	ldr	r3, [r7, #8]
 8004a46:	1ad3      	subs	r3, r2, r3
 8004a48:	2b02      	cmp	r3, #2
 8004a4a:	d901      	bls.n	8004a50 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004a4c:	2303      	movs	r3, #3
 8004a4e:	e006      	b.n	8004a5e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004a50:	4b05      	ldr	r3, [pc, #20]	@ (8004a68 <RCCEx_PLL3_Config+0x15c>)
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d0f0      	beq.n	8004a3e <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8004a5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a5e:	4618      	mov	r0, r3
 8004a60:	3710      	adds	r7, #16
 8004a62:	46bd      	mov	sp, r7
 8004a64:	bd80      	pop	{r7, pc}
 8004a66:	bf00      	nop
 8004a68:	58024400 	.word	0x58024400
 8004a6c:	ffff0007 	.word	0xffff0007

08004a70 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004a70:	b580      	push	{r7, lr}
 8004a72:	b082      	sub	sp, #8
 8004a74:	af00      	add	r7, sp, #0
 8004a76:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d101      	bne.n	8004a82 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004a7e:	2301      	movs	r3, #1
 8004a80:	e049      	b.n	8004b16 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004a88:	b2db      	uxtb	r3, r3
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d106      	bne.n	8004a9c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	2200      	movs	r2, #0
 8004a92:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004a96:	6878      	ldr	r0, [r7, #4]
 8004a98:	f000 f841 	bl	8004b1e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	2202      	movs	r2, #2
 8004aa0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681a      	ldr	r2, [r3, #0]
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	3304      	adds	r3, #4
 8004aac:	4619      	mov	r1, r3
 8004aae:	4610      	mov	r0, r2
 8004ab0:	f000 f9e8 	bl	8004e84 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	2201      	movs	r2, #1
 8004ab8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	2201      	movs	r2, #1
 8004ac0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	2201      	movs	r2, #1
 8004ac8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	2201      	movs	r2, #1
 8004ad0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	2201      	movs	r2, #1
 8004ad8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	2201      	movs	r2, #1
 8004ae0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	2201      	movs	r2, #1
 8004ae8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	2201      	movs	r2, #1
 8004af0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	2201      	movs	r2, #1
 8004af8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	2201      	movs	r2, #1
 8004b00:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	2201      	movs	r2, #1
 8004b08:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	2201      	movs	r2, #1
 8004b10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004b14:	2300      	movs	r3, #0
}
 8004b16:	4618      	mov	r0, r3
 8004b18:	3708      	adds	r7, #8
 8004b1a:	46bd      	mov	sp, r7
 8004b1c:	bd80      	pop	{r7, pc}

08004b1e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8004b1e:	b480      	push	{r7}
 8004b20:	b083      	sub	sp, #12
 8004b22:	af00      	add	r7, sp, #0
 8004b24:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8004b26:	bf00      	nop
 8004b28:	370c      	adds	r7, #12
 8004b2a:	46bd      	mov	sp, r7
 8004b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b30:	4770      	bx	lr
	...

08004b34 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004b34:	b480      	push	{r7}
 8004b36:	b085      	sub	sp, #20
 8004b38:	af00      	add	r7, sp, #0
 8004b3a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004b42:	b2db      	uxtb	r3, r3
 8004b44:	2b01      	cmp	r3, #1
 8004b46:	d001      	beq.n	8004b4c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004b48:	2301      	movs	r3, #1
 8004b4a:	e054      	b.n	8004bf6 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	2202      	movs	r2, #2
 8004b50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	68da      	ldr	r2, [r3, #12]
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	f042 0201 	orr.w	r2, r2, #1
 8004b62:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	4a26      	ldr	r2, [pc, #152]	@ (8004c04 <HAL_TIM_Base_Start_IT+0xd0>)
 8004b6a:	4293      	cmp	r3, r2
 8004b6c:	d022      	beq.n	8004bb4 <HAL_TIM_Base_Start_IT+0x80>
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004b76:	d01d      	beq.n	8004bb4 <HAL_TIM_Base_Start_IT+0x80>
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	4a22      	ldr	r2, [pc, #136]	@ (8004c08 <HAL_TIM_Base_Start_IT+0xd4>)
 8004b7e:	4293      	cmp	r3, r2
 8004b80:	d018      	beq.n	8004bb4 <HAL_TIM_Base_Start_IT+0x80>
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	4a21      	ldr	r2, [pc, #132]	@ (8004c0c <HAL_TIM_Base_Start_IT+0xd8>)
 8004b88:	4293      	cmp	r3, r2
 8004b8a:	d013      	beq.n	8004bb4 <HAL_TIM_Base_Start_IT+0x80>
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	4a1f      	ldr	r2, [pc, #124]	@ (8004c10 <HAL_TIM_Base_Start_IT+0xdc>)
 8004b92:	4293      	cmp	r3, r2
 8004b94:	d00e      	beq.n	8004bb4 <HAL_TIM_Base_Start_IT+0x80>
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	4a1e      	ldr	r2, [pc, #120]	@ (8004c14 <HAL_TIM_Base_Start_IT+0xe0>)
 8004b9c:	4293      	cmp	r3, r2
 8004b9e:	d009      	beq.n	8004bb4 <HAL_TIM_Base_Start_IT+0x80>
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	4a1c      	ldr	r2, [pc, #112]	@ (8004c18 <HAL_TIM_Base_Start_IT+0xe4>)
 8004ba6:	4293      	cmp	r3, r2
 8004ba8:	d004      	beq.n	8004bb4 <HAL_TIM_Base_Start_IT+0x80>
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	4a1b      	ldr	r2, [pc, #108]	@ (8004c1c <HAL_TIM_Base_Start_IT+0xe8>)
 8004bb0:	4293      	cmp	r3, r2
 8004bb2:	d115      	bne.n	8004be0 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	689a      	ldr	r2, [r3, #8]
 8004bba:	4b19      	ldr	r3, [pc, #100]	@ (8004c20 <HAL_TIM_Base_Start_IT+0xec>)
 8004bbc:	4013      	ands	r3, r2
 8004bbe:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	2b06      	cmp	r3, #6
 8004bc4:	d015      	beq.n	8004bf2 <HAL_TIM_Base_Start_IT+0xbe>
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004bcc:	d011      	beq.n	8004bf2 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	681a      	ldr	r2, [r3, #0]
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	f042 0201 	orr.w	r2, r2, #1
 8004bdc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004bde:	e008      	b.n	8004bf2 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	681a      	ldr	r2, [r3, #0]
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	f042 0201 	orr.w	r2, r2, #1
 8004bee:	601a      	str	r2, [r3, #0]
 8004bf0:	e000      	b.n	8004bf4 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004bf2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004bf4:	2300      	movs	r3, #0
}
 8004bf6:	4618      	mov	r0, r3
 8004bf8:	3714      	adds	r7, #20
 8004bfa:	46bd      	mov	sp, r7
 8004bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c00:	4770      	bx	lr
 8004c02:	bf00      	nop
 8004c04:	40010000 	.word	0x40010000
 8004c08:	40000400 	.word	0x40000400
 8004c0c:	40000800 	.word	0x40000800
 8004c10:	40000c00 	.word	0x40000c00
 8004c14:	40010400 	.word	0x40010400
 8004c18:	40001800 	.word	0x40001800
 8004c1c:	40014000 	.word	0x40014000
 8004c20:	00010007 	.word	0x00010007

08004c24 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004c24:	b580      	push	{r7, lr}
 8004c26:	b084      	sub	sp, #16
 8004c28:	af00      	add	r7, sp, #0
 8004c2a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	68db      	ldr	r3, [r3, #12]
 8004c32:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	691b      	ldr	r3, [r3, #16]
 8004c3a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004c3c:	68bb      	ldr	r3, [r7, #8]
 8004c3e:	f003 0302 	and.w	r3, r3, #2
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d020      	beq.n	8004c88 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	f003 0302 	and.w	r3, r3, #2
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d01b      	beq.n	8004c88 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	f06f 0202 	mvn.w	r2, #2
 8004c58:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	2201      	movs	r2, #1
 8004c5e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	699b      	ldr	r3, [r3, #24]
 8004c66:	f003 0303 	and.w	r3, r3, #3
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d003      	beq.n	8004c76 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004c6e:	6878      	ldr	r0, [r7, #4]
 8004c70:	f000 f8e9 	bl	8004e46 <HAL_TIM_IC_CaptureCallback>
 8004c74:	e005      	b.n	8004c82 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c76:	6878      	ldr	r0, [r7, #4]
 8004c78:	f000 f8db 	bl	8004e32 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c7c:	6878      	ldr	r0, [r7, #4]
 8004c7e:	f000 f8ec 	bl	8004e5a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	2200      	movs	r2, #0
 8004c86:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004c88:	68bb      	ldr	r3, [r7, #8]
 8004c8a:	f003 0304 	and.w	r3, r3, #4
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d020      	beq.n	8004cd4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	f003 0304 	and.w	r3, r3, #4
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d01b      	beq.n	8004cd4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	f06f 0204 	mvn.w	r2, #4
 8004ca4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	2202      	movs	r2, #2
 8004caa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	699b      	ldr	r3, [r3, #24]
 8004cb2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d003      	beq.n	8004cc2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004cba:	6878      	ldr	r0, [r7, #4]
 8004cbc:	f000 f8c3 	bl	8004e46 <HAL_TIM_IC_CaptureCallback>
 8004cc0:	e005      	b.n	8004cce <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004cc2:	6878      	ldr	r0, [r7, #4]
 8004cc4:	f000 f8b5 	bl	8004e32 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004cc8:	6878      	ldr	r0, [r7, #4]
 8004cca:	f000 f8c6 	bl	8004e5a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	2200      	movs	r2, #0
 8004cd2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004cd4:	68bb      	ldr	r3, [r7, #8]
 8004cd6:	f003 0308 	and.w	r3, r3, #8
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d020      	beq.n	8004d20 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	f003 0308 	and.w	r3, r3, #8
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d01b      	beq.n	8004d20 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	f06f 0208 	mvn.w	r2, #8
 8004cf0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	2204      	movs	r2, #4
 8004cf6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	69db      	ldr	r3, [r3, #28]
 8004cfe:	f003 0303 	and.w	r3, r3, #3
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d003      	beq.n	8004d0e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004d06:	6878      	ldr	r0, [r7, #4]
 8004d08:	f000 f89d 	bl	8004e46 <HAL_TIM_IC_CaptureCallback>
 8004d0c:	e005      	b.n	8004d1a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d0e:	6878      	ldr	r0, [r7, #4]
 8004d10:	f000 f88f 	bl	8004e32 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d14:	6878      	ldr	r0, [r7, #4]
 8004d16:	f000 f8a0 	bl	8004e5a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	2200      	movs	r2, #0
 8004d1e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004d20:	68bb      	ldr	r3, [r7, #8]
 8004d22:	f003 0310 	and.w	r3, r3, #16
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d020      	beq.n	8004d6c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	f003 0310 	and.w	r3, r3, #16
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d01b      	beq.n	8004d6c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	f06f 0210 	mvn.w	r2, #16
 8004d3c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	2208      	movs	r2, #8
 8004d42:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	69db      	ldr	r3, [r3, #28]
 8004d4a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d003      	beq.n	8004d5a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004d52:	6878      	ldr	r0, [r7, #4]
 8004d54:	f000 f877 	bl	8004e46 <HAL_TIM_IC_CaptureCallback>
 8004d58:	e005      	b.n	8004d66 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d5a:	6878      	ldr	r0, [r7, #4]
 8004d5c:	f000 f869 	bl	8004e32 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d60:	6878      	ldr	r0, [r7, #4]
 8004d62:	f000 f87a 	bl	8004e5a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	2200      	movs	r2, #0
 8004d6a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004d6c:	68bb      	ldr	r3, [r7, #8]
 8004d6e:	f003 0301 	and.w	r3, r3, #1
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d00c      	beq.n	8004d90 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	f003 0301 	and.w	r3, r3, #1
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d007      	beq.n	8004d90 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	f06f 0201 	mvn.w	r2, #1
 8004d88:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004d8a:	6878      	ldr	r0, [r7, #4]
 8004d8c:	f7fb ff0c 	bl	8000ba8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004d90:	68bb      	ldr	r3, [r7, #8]
 8004d92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d104      	bne.n	8004da4 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8004d9a:	68bb      	ldr	r3, [r7, #8]
 8004d9c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d00c      	beq.n	8004dbe <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d007      	beq.n	8004dbe <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8004db6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004db8:	6878      	ldr	r0, [r7, #4]
 8004dba:	f000 f90d 	bl	8004fd8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8004dbe:	68bb      	ldr	r3, [r7, #8]
 8004dc0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d00c      	beq.n	8004de2 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d007      	beq.n	8004de2 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8004dda:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004ddc:	6878      	ldr	r0, [r7, #4]
 8004dde:	f000 f905 	bl	8004fec <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004de2:	68bb      	ldr	r3, [r7, #8]
 8004de4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d00c      	beq.n	8004e06 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d007      	beq.n	8004e06 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004dfe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004e00:	6878      	ldr	r0, [r7, #4]
 8004e02:	f000 f834 	bl	8004e6e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004e06:	68bb      	ldr	r3, [r7, #8]
 8004e08:	f003 0320 	and.w	r3, r3, #32
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d00c      	beq.n	8004e2a <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	f003 0320 	and.w	r3, r3, #32
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d007      	beq.n	8004e2a <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	f06f 0220 	mvn.w	r2, #32
 8004e22:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004e24:	6878      	ldr	r0, [r7, #4]
 8004e26:	f000 f8cd 	bl	8004fc4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004e2a:	bf00      	nop
 8004e2c:	3710      	adds	r7, #16
 8004e2e:	46bd      	mov	sp, r7
 8004e30:	bd80      	pop	{r7, pc}

08004e32 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004e32:	b480      	push	{r7}
 8004e34:	b083      	sub	sp, #12
 8004e36:	af00      	add	r7, sp, #0
 8004e38:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004e3a:	bf00      	nop
 8004e3c:	370c      	adds	r7, #12
 8004e3e:	46bd      	mov	sp, r7
 8004e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e44:	4770      	bx	lr

08004e46 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004e46:	b480      	push	{r7}
 8004e48:	b083      	sub	sp, #12
 8004e4a:	af00      	add	r7, sp, #0
 8004e4c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004e4e:	bf00      	nop
 8004e50:	370c      	adds	r7, #12
 8004e52:	46bd      	mov	sp, r7
 8004e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e58:	4770      	bx	lr

08004e5a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004e5a:	b480      	push	{r7}
 8004e5c:	b083      	sub	sp, #12
 8004e5e:	af00      	add	r7, sp, #0
 8004e60:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004e62:	bf00      	nop
 8004e64:	370c      	adds	r7, #12
 8004e66:	46bd      	mov	sp, r7
 8004e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e6c:	4770      	bx	lr

08004e6e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004e6e:	b480      	push	{r7}
 8004e70:	b083      	sub	sp, #12
 8004e72:	af00      	add	r7, sp, #0
 8004e74:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004e76:	bf00      	nop
 8004e78:	370c      	adds	r7, #12
 8004e7a:	46bd      	mov	sp, r7
 8004e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e80:	4770      	bx	lr
	...

08004e84 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004e84:	b480      	push	{r7}
 8004e86:	b085      	sub	sp, #20
 8004e88:	af00      	add	r7, sp, #0
 8004e8a:	6078      	str	r0, [r7, #4]
 8004e8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	4a43      	ldr	r2, [pc, #268]	@ (8004fa4 <TIM_Base_SetConfig+0x120>)
 8004e98:	4293      	cmp	r3, r2
 8004e9a:	d013      	beq.n	8004ec4 <TIM_Base_SetConfig+0x40>
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ea2:	d00f      	beq.n	8004ec4 <TIM_Base_SetConfig+0x40>
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	4a40      	ldr	r2, [pc, #256]	@ (8004fa8 <TIM_Base_SetConfig+0x124>)
 8004ea8:	4293      	cmp	r3, r2
 8004eaa:	d00b      	beq.n	8004ec4 <TIM_Base_SetConfig+0x40>
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	4a3f      	ldr	r2, [pc, #252]	@ (8004fac <TIM_Base_SetConfig+0x128>)
 8004eb0:	4293      	cmp	r3, r2
 8004eb2:	d007      	beq.n	8004ec4 <TIM_Base_SetConfig+0x40>
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	4a3e      	ldr	r2, [pc, #248]	@ (8004fb0 <TIM_Base_SetConfig+0x12c>)
 8004eb8:	4293      	cmp	r3, r2
 8004eba:	d003      	beq.n	8004ec4 <TIM_Base_SetConfig+0x40>
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	4a3d      	ldr	r2, [pc, #244]	@ (8004fb4 <TIM_Base_SetConfig+0x130>)
 8004ec0:	4293      	cmp	r3, r2
 8004ec2:	d108      	bne.n	8004ed6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004eca:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004ecc:	683b      	ldr	r3, [r7, #0]
 8004ece:	685b      	ldr	r3, [r3, #4]
 8004ed0:	68fa      	ldr	r2, [r7, #12]
 8004ed2:	4313      	orrs	r3, r2
 8004ed4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	4a32      	ldr	r2, [pc, #200]	@ (8004fa4 <TIM_Base_SetConfig+0x120>)
 8004eda:	4293      	cmp	r3, r2
 8004edc:	d01f      	beq.n	8004f1e <TIM_Base_SetConfig+0x9a>
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ee4:	d01b      	beq.n	8004f1e <TIM_Base_SetConfig+0x9a>
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	4a2f      	ldr	r2, [pc, #188]	@ (8004fa8 <TIM_Base_SetConfig+0x124>)
 8004eea:	4293      	cmp	r3, r2
 8004eec:	d017      	beq.n	8004f1e <TIM_Base_SetConfig+0x9a>
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	4a2e      	ldr	r2, [pc, #184]	@ (8004fac <TIM_Base_SetConfig+0x128>)
 8004ef2:	4293      	cmp	r3, r2
 8004ef4:	d013      	beq.n	8004f1e <TIM_Base_SetConfig+0x9a>
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	4a2d      	ldr	r2, [pc, #180]	@ (8004fb0 <TIM_Base_SetConfig+0x12c>)
 8004efa:	4293      	cmp	r3, r2
 8004efc:	d00f      	beq.n	8004f1e <TIM_Base_SetConfig+0x9a>
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	4a2c      	ldr	r2, [pc, #176]	@ (8004fb4 <TIM_Base_SetConfig+0x130>)
 8004f02:	4293      	cmp	r3, r2
 8004f04:	d00b      	beq.n	8004f1e <TIM_Base_SetConfig+0x9a>
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	4a2b      	ldr	r2, [pc, #172]	@ (8004fb8 <TIM_Base_SetConfig+0x134>)
 8004f0a:	4293      	cmp	r3, r2
 8004f0c:	d007      	beq.n	8004f1e <TIM_Base_SetConfig+0x9a>
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	4a2a      	ldr	r2, [pc, #168]	@ (8004fbc <TIM_Base_SetConfig+0x138>)
 8004f12:	4293      	cmp	r3, r2
 8004f14:	d003      	beq.n	8004f1e <TIM_Base_SetConfig+0x9a>
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	4a29      	ldr	r2, [pc, #164]	@ (8004fc0 <TIM_Base_SetConfig+0x13c>)
 8004f1a:	4293      	cmp	r3, r2
 8004f1c:	d108      	bne.n	8004f30 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004f24:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004f26:	683b      	ldr	r3, [r7, #0]
 8004f28:	68db      	ldr	r3, [r3, #12]
 8004f2a:	68fa      	ldr	r2, [r7, #12]
 8004f2c:	4313      	orrs	r3, r2
 8004f2e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004f36:	683b      	ldr	r3, [r7, #0]
 8004f38:	695b      	ldr	r3, [r3, #20]
 8004f3a:	4313      	orrs	r3, r2
 8004f3c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004f3e:	683b      	ldr	r3, [r7, #0]
 8004f40:	689a      	ldr	r2, [r3, #8]
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004f46:	683b      	ldr	r3, [r7, #0]
 8004f48:	681a      	ldr	r2, [r3, #0]
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	4a14      	ldr	r2, [pc, #80]	@ (8004fa4 <TIM_Base_SetConfig+0x120>)
 8004f52:	4293      	cmp	r3, r2
 8004f54:	d00f      	beq.n	8004f76 <TIM_Base_SetConfig+0xf2>
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	4a16      	ldr	r2, [pc, #88]	@ (8004fb4 <TIM_Base_SetConfig+0x130>)
 8004f5a:	4293      	cmp	r3, r2
 8004f5c:	d00b      	beq.n	8004f76 <TIM_Base_SetConfig+0xf2>
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	4a15      	ldr	r2, [pc, #84]	@ (8004fb8 <TIM_Base_SetConfig+0x134>)
 8004f62:	4293      	cmp	r3, r2
 8004f64:	d007      	beq.n	8004f76 <TIM_Base_SetConfig+0xf2>
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	4a14      	ldr	r2, [pc, #80]	@ (8004fbc <TIM_Base_SetConfig+0x138>)
 8004f6a:	4293      	cmp	r3, r2
 8004f6c:	d003      	beq.n	8004f76 <TIM_Base_SetConfig+0xf2>
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	4a13      	ldr	r2, [pc, #76]	@ (8004fc0 <TIM_Base_SetConfig+0x13c>)
 8004f72:	4293      	cmp	r3, r2
 8004f74:	d103      	bne.n	8004f7e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004f76:	683b      	ldr	r3, [r7, #0]
 8004f78:	691a      	ldr	r2, [r3, #16]
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	f043 0204 	orr.w	r2, r3, #4
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	2201      	movs	r2, #1
 8004f8e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	68fa      	ldr	r2, [r7, #12]
 8004f94:	601a      	str	r2, [r3, #0]
}
 8004f96:	bf00      	nop
 8004f98:	3714      	adds	r7, #20
 8004f9a:	46bd      	mov	sp, r7
 8004f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa0:	4770      	bx	lr
 8004fa2:	bf00      	nop
 8004fa4:	40010000 	.word	0x40010000
 8004fa8:	40000400 	.word	0x40000400
 8004fac:	40000800 	.word	0x40000800
 8004fb0:	40000c00 	.word	0x40000c00
 8004fb4:	40010400 	.word	0x40010400
 8004fb8:	40014000 	.word	0x40014000
 8004fbc:	40014400 	.word	0x40014400
 8004fc0:	40014800 	.word	0x40014800

08004fc4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004fc4:	b480      	push	{r7}
 8004fc6:	b083      	sub	sp, #12
 8004fc8:	af00      	add	r7, sp, #0
 8004fca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004fcc:	bf00      	nop
 8004fce:	370c      	adds	r7, #12
 8004fd0:	46bd      	mov	sp, r7
 8004fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd6:	4770      	bx	lr

08004fd8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004fd8:	b480      	push	{r7}
 8004fda:	b083      	sub	sp, #12
 8004fdc:	af00      	add	r7, sp, #0
 8004fde:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004fe0:	bf00      	nop
 8004fe2:	370c      	adds	r7, #12
 8004fe4:	46bd      	mov	sp, r7
 8004fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fea:	4770      	bx	lr

08004fec <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004fec:	b480      	push	{r7}
 8004fee:	b083      	sub	sp, #12
 8004ff0:	af00      	add	r7, sp, #0
 8004ff2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004ff4:	bf00      	nop
 8004ff6:	370c      	adds	r7, #12
 8004ff8:	46bd      	mov	sp, r7
 8004ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ffe:	4770      	bx	lr

08005000 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005000:	b580      	push	{r7, lr}
 8005002:	b082      	sub	sp, #8
 8005004:	af00      	add	r7, sp, #0
 8005006:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	2b00      	cmp	r3, #0
 800500c:	d101      	bne.n	8005012 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800500e:	2301      	movs	r3, #1
 8005010:	e042      	b.n	8005098 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005018:	2b00      	cmp	r3, #0
 800501a:	d106      	bne.n	800502a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	2200      	movs	r2, #0
 8005020:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005024:	6878      	ldr	r0, [r7, #4]
 8005026:	f7fb ff33 	bl	8000e90 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	2224      	movs	r2, #36	@ 0x24
 800502e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	681a      	ldr	r2, [r3, #0]
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	f022 0201 	bic.w	r2, r2, #1
 8005040:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005046:	2b00      	cmp	r3, #0
 8005048:	d002      	beq.n	8005050 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800504a:	6878      	ldr	r0, [r7, #4]
 800504c:	f000 feb2 	bl	8005db4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005050:	6878      	ldr	r0, [r7, #4]
 8005052:	f000 f947 	bl	80052e4 <UART_SetConfig>
 8005056:	4603      	mov	r3, r0
 8005058:	2b01      	cmp	r3, #1
 800505a:	d101      	bne.n	8005060 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800505c:	2301      	movs	r3, #1
 800505e:	e01b      	b.n	8005098 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	685a      	ldr	r2, [r3, #4]
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800506e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	689a      	ldr	r2, [r3, #8]
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800507e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	681a      	ldr	r2, [r3, #0]
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	f042 0201 	orr.w	r2, r2, #1
 800508e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005090:	6878      	ldr	r0, [r7, #4]
 8005092:	f000 ff31 	bl	8005ef8 <UART_CheckIdleState>
 8005096:	4603      	mov	r3, r0
}
 8005098:	4618      	mov	r0, r3
 800509a:	3708      	adds	r7, #8
 800509c:	46bd      	mov	sp, r7
 800509e:	bd80      	pop	{r7, pc}

080050a0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80050a0:	b580      	push	{r7, lr}
 80050a2:	b08a      	sub	sp, #40	@ 0x28
 80050a4:	af02      	add	r7, sp, #8
 80050a6:	60f8      	str	r0, [r7, #12]
 80050a8:	60b9      	str	r1, [r7, #8]
 80050aa:	603b      	str	r3, [r7, #0]
 80050ac:	4613      	mov	r3, r2
 80050ae:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050b6:	2b20      	cmp	r3, #32
 80050b8:	d17b      	bne.n	80051b2 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80050ba:	68bb      	ldr	r3, [r7, #8]
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d002      	beq.n	80050c6 <HAL_UART_Transmit+0x26>
 80050c0:	88fb      	ldrh	r3, [r7, #6]
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d101      	bne.n	80050ca <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80050c6:	2301      	movs	r3, #1
 80050c8:	e074      	b.n	80051b4 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	2200      	movs	r2, #0
 80050ce:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	2221      	movs	r2, #33	@ 0x21
 80050d6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80050da:	f7fc f80f 	bl	80010fc <HAL_GetTick>
 80050de:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	88fa      	ldrh	r2, [r7, #6]
 80050e4:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	88fa      	ldrh	r2, [r7, #6]
 80050ec:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	689b      	ldr	r3, [r3, #8]
 80050f4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80050f8:	d108      	bne.n	800510c <HAL_UART_Transmit+0x6c>
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	691b      	ldr	r3, [r3, #16]
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d104      	bne.n	800510c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005102:	2300      	movs	r3, #0
 8005104:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005106:	68bb      	ldr	r3, [r7, #8]
 8005108:	61bb      	str	r3, [r7, #24]
 800510a:	e003      	b.n	8005114 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800510c:	68bb      	ldr	r3, [r7, #8]
 800510e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005110:	2300      	movs	r3, #0
 8005112:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005114:	e030      	b.n	8005178 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005116:	683b      	ldr	r3, [r7, #0]
 8005118:	9300      	str	r3, [sp, #0]
 800511a:	697b      	ldr	r3, [r7, #20]
 800511c:	2200      	movs	r2, #0
 800511e:	2180      	movs	r1, #128	@ 0x80
 8005120:	68f8      	ldr	r0, [r7, #12]
 8005122:	f000 ff93 	bl	800604c <UART_WaitOnFlagUntilTimeout>
 8005126:	4603      	mov	r3, r0
 8005128:	2b00      	cmp	r3, #0
 800512a:	d005      	beq.n	8005138 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	2220      	movs	r2, #32
 8005130:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8005134:	2303      	movs	r3, #3
 8005136:	e03d      	b.n	80051b4 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8005138:	69fb      	ldr	r3, [r7, #28]
 800513a:	2b00      	cmp	r3, #0
 800513c:	d10b      	bne.n	8005156 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800513e:	69bb      	ldr	r3, [r7, #24]
 8005140:	881b      	ldrh	r3, [r3, #0]
 8005142:	461a      	mov	r2, r3
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800514c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800514e:	69bb      	ldr	r3, [r7, #24]
 8005150:	3302      	adds	r3, #2
 8005152:	61bb      	str	r3, [r7, #24]
 8005154:	e007      	b.n	8005166 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005156:	69fb      	ldr	r3, [r7, #28]
 8005158:	781a      	ldrb	r2, [r3, #0]
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005160:	69fb      	ldr	r3, [r7, #28]
 8005162:	3301      	adds	r3, #1
 8005164:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800516c:	b29b      	uxth	r3, r3
 800516e:	3b01      	subs	r3, #1
 8005170:	b29a      	uxth	r2, r3
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800517e:	b29b      	uxth	r3, r3
 8005180:	2b00      	cmp	r3, #0
 8005182:	d1c8      	bne.n	8005116 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005184:	683b      	ldr	r3, [r7, #0]
 8005186:	9300      	str	r3, [sp, #0]
 8005188:	697b      	ldr	r3, [r7, #20]
 800518a:	2200      	movs	r2, #0
 800518c:	2140      	movs	r1, #64	@ 0x40
 800518e:	68f8      	ldr	r0, [r7, #12]
 8005190:	f000 ff5c 	bl	800604c <UART_WaitOnFlagUntilTimeout>
 8005194:	4603      	mov	r3, r0
 8005196:	2b00      	cmp	r3, #0
 8005198:	d005      	beq.n	80051a6 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	2220      	movs	r2, #32
 800519e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80051a2:	2303      	movs	r3, #3
 80051a4:	e006      	b.n	80051b4 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	2220      	movs	r2, #32
 80051aa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80051ae:	2300      	movs	r3, #0
 80051b0:	e000      	b.n	80051b4 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80051b2:	2302      	movs	r3, #2
  }
}
 80051b4:	4618      	mov	r0, r3
 80051b6:	3720      	adds	r7, #32
 80051b8:	46bd      	mov	sp, r7
 80051ba:	bd80      	pop	{r7, pc}

080051bc <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80051bc:	b480      	push	{r7}
 80051be:	b091      	sub	sp, #68	@ 0x44
 80051c0:	af00      	add	r7, sp, #0
 80051c2:	60f8      	str	r0, [r7, #12]
 80051c4:	60b9      	str	r1, [r7, #8]
 80051c6:	4613      	mov	r3, r2
 80051c8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051d0:	2b20      	cmp	r3, #32
 80051d2:	d178      	bne.n	80052c6 <HAL_UART_Transmit_IT+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 80051d4:	68bb      	ldr	r3, [r7, #8]
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d002      	beq.n	80051e0 <HAL_UART_Transmit_IT+0x24>
 80051da:	88fb      	ldrh	r3, [r7, #6]
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d101      	bne.n	80051e4 <HAL_UART_Transmit_IT+0x28>
    {
      return HAL_ERROR;
 80051e0:	2301      	movs	r3, #1
 80051e2:	e071      	b.n	80052c8 <HAL_UART_Transmit_IT+0x10c>
    }

    huart->pTxBuffPtr  = pData;
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	68ba      	ldr	r2, [r7, #8]
 80051e8:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	88fa      	ldrh	r2, [r7, #6]
 80051ee:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	88fa      	ldrh	r2, [r7, #6]
 80051f6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    huart->TxISR       = NULL;
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	2200      	movs	r2, #0
 80051fe:	679a      	str	r2, [r3, #120]	@ 0x78

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	2200      	movs	r2, #0
 8005204:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	2221      	movs	r2, #33	@ 0x21
 800520c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Configure Tx interrupt processing */
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005214:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005218:	d12a      	bne.n	8005270 <HAL_UART_Transmit_IT+0xb4>
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	689b      	ldr	r3, [r3, #8]
 800521e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005222:	d107      	bne.n	8005234 <HAL_UART_Transmit_IT+0x78>
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	691b      	ldr	r3, [r3, #16]
 8005228:	2b00      	cmp	r3, #0
 800522a:	d103      	bne.n	8005234 <HAL_UART_Transmit_IT+0x78>
      {
        huart->TxISR = UART_TxISR_16BIT_FIFOEN;
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	4a29      	ldr	r2, [pc, #164]	@ (80052d4 <HAL_UART_Transmit_IT+0x118>)
 8005230:	679a      	str	r2, [r3, #120]	@ 0x78
 8005232:	e002      	b.n	800523a <HAL_UART_Transmit_IT+0x7e>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT_FIFOEN;
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	4a28      	ldr	r2, [pc, #160]	@ (80052d8 <HAL_UART_Transmit_IT+0x11c>)
 8005238:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the TX FIFO threshold interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	3308      	adds	r3, #8
 8005240:	62bb      	str	r3, [r7, #40]	@ 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005242:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005244:	e853 3f00 	ldrex	r3, [r3]
 8005248:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800524a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800524c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005250:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	3308      	adds	r3, #8
 8005258:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800525a:	637a      	str	r2, [r7, #52]	@ 0x34
 800525c:	633b      	str	r3, [r7, #48]	@ 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800525e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005260:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005262:	e841 2300 	strex	r3, r2, [r1]
 8005266:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8005268:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800526a:	2b00      	cmp	r3, #0
 800526c:	d1e5      	bne.n	800523a <HAL_UART_Transmit_IT+0x7e>
 800526e:	e028      	b.n	80052c2 <HAL_UART_Transmit_IT+0x106>
    }
    else
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	689b      	ldr	r3, [r3, #8]
 8005274:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005278:	d107      	bne.n	800528a <HAL_UART_Transmit_IT+0xce>
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	691b      	ldr	r3, [r3, #16]
 800527e:	2b00      	cmp	r3, #0
 8005280:	d103      	bne.n	800528a <HAL_UART_Transmit_IT+0xce>
      {
        huart->TxISR = UART_TxISR_16BIT;
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	4a15      	ldr	r2, [pc, #84]	@ (80052dc <HAL_UART_Transmit_IT+0x120>)
 8005286:	679a      	str	r2, [r3, #120]	@ 0x78
 8005288:	e002      	b.n	8005290 <HAL_UART_Transmit_IT+0xd4>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT;
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	4a14      	ldr	r2, [pc, #80]	@ (80052e0 <HAL_UART_Transmit_IT+0x124>)
 800528e:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005296:	697b      	ldr	r3, [r7, #20]
 8005298:	e853 3f00 	ldrex	r3, [r3]
 800529c:	613b      	str	r3, [r7, #16]
   return(result);
 800529e:	693b      	ldr	r3, [r7, #16]
 80052a0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80052a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	461a      	mov	r2, r3
 80052ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80052ae:	623b      	str	r3, [r7, #32]
 80052b0:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052b2:	69f9      	ldr	r1, [r7, #28]
 80052b4:	6a3a      	ldr	r2, [r7, #32]
 80052b6:	e841 2300 	strex	r3, r2, [r1]
 80052ba:	61bb      	str	r3, [r7, #24]
   return(result);
 80052bc:	69bb      	ldr	r3, [r7, #24]
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d1e6      	bne.n	8005290 <HAL_UART_Transmit_IT+0xd4>
    }

    return HAL_OK;
 80052c2:	2300      	movs	r3, #0
 80052c4:	e000      	b.n	80052c8 <HAL_UART_Transmit_IT+0x10c>
  }
  else
  {
    return HAL_BUSY;
 80052c6:	2302      	movs	r3, #2
  }
}
 80052c8:	4618      	mov	r0, r3
 80052ca:	3744      	adds	r7, #68	@ 0x44
 80052cc:	46bd      	mov	sp, r7
 80052ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d2:	4770      	bx	lr
 80052d4:	0800644f 	.word	0x0800644f
 80052d8:	0800636f 	.word	0x0800636f
 80052dc:	080062ad 	.word	0x080062ad
 80052e0:	080061f5 	.word	0x080061f5

080052e4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80052e4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80052e8:	b092      	sub	sp, #72	@ 0x48
 80052ea:	af00      	add	r7, sp, #0
 80052ec:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80052ee:	2300      	movs	r3, #0
 80052f0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80052f4:	697b      	ldr	r3, [r7, #20]
 80052f6:	689a      	ldr	r2, [r3, #8]
 80052f8:	697b      	ldr	r3, [r7, #20]
 80052fa:	691b      	ldr	r3, [r3, #16]
 80052fc:	431a      	orrs	r2, r3
 80052fe:	697b      	ldr	r3, [r7, #20]
 8005300:	695b      	ldr	r3, [r3, #20]
 8005302:	431a      	orrs	r2, r3
 8005304:	697b      	ldr	r3, [r7, #20]
 8005306:	69db      	ldr	r3, [r3, #28]
 8005308:	4313      	orrs	r3, r2
 800530a:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800530c:	697b      	ldr	r3, [r7, #20]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	681a      	ldr	r2, [r3, #0]
 8005312:	4bbe      	ldr	r3, [pc, #760]	@ (800560c <UART_SetConfig+0x328>)
 8005314:	4013      	ands	r3, r2
 8005316:	697a      	ldr	r2, [r7, #20]
 8005318:	6812      	ldr	r2, [r2, #0]
 800531a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800531c:	430b      	orrs	r3, r1
 800531e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005320:	697b      	ldr	r3, [r7, #20]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	685b      	ldr	r3, [r3, #4]
 8005326:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800532a:	697b      	ldr	r3, [r7, #20]
 800532c:	68da      	ldr	r2, [r3, #12]
 800532e:	697b      	ldr	r3, [r7, #20]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	430a      	orrs	r2, r1
 8005334:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005336:	697b      	ldr	r3, [r7, #20]
 8005338:	699b      	ldr	r3, [r3, #24]
 800533a:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800533c:	697b      	ldr	r3, [r7, #20]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	4ab3      	ldr	r2, [pc, #716]	@ (8005610 <UART_SetConfig+0x32c>)
 8005342:	4293      	cmp	r3, r2
 8005344:	d004      	beq.n	8005350 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005346:	697b      	ldr	r3, [r7, #20]
 8005348:	6a1b      	ldr	r3, [r3, #32]
 800534a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800534c:	4313      	orrs	r3, r2
 800534e:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005350:	697b      	ldr	r3, [r7, #20]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	689a      	ldr	r2, [r3, #8]
 8005356:	4baf      	ldr	r3, [pc, #700]	@ (8005614 <UART_SetConfig+0x330>)
 8005358:	4013      	ands	r3, r2
 800535a:	697a      	ldr	r2, [r7, #20]
 800535c:	6812      	ldr	r2, [r2, #0]
 800535e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8005360:	430b      	orrs	r3, r1
 8005362:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005364:	697b      	ldr	r3, [r7, #20]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800536a:	f023 010f 	bic.w	r1, r3, #15
 800536e:	697b      	ldr	r3, [r7, #20]
 8005370:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005372:	697b      	ldr	r3, [r7, #20]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	430a      	orrs	r2, r1
 8005378:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800537a:	697b      	ldr	r3, [r7, #20]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	4aa6      	ldr	r2, [pc, #664]	@ (8005618 <UART_SetConfig+0x334>)
 8005380:	4293      	cmp	r3, r2
 8005382:	d177      	bne.n	8005474 <UART_SetConfig+0x190>
 8005384:	4ba5      	ldr	r3, [pc, #660]	@ (800561c <UART_SetConfig+0x338>)
 8005386:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005388:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800538c:	2b28      	cmp	r3, #40	@ 0x28
 800538e:	d86d      	bhi.n	800546c <UART_SetConfig+0x188>
 8005390:	a201      	add	r2, pc, #4	@ (adr r2, 8005398 <UART_SetConfig+0xb4>)
 8005392:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005396:	bf00      	nop
 8005398:	0800543d 	.word	0x0800543d
 800539c:	0800546d 	.word	0x0800546d
 80053a0:	0800546d 	.word	0x0800546d
 80053a4:	0800546d 	.word	0x0800546d
 80053a8:	0800546d 	.word	0x0800546d
 80053ac:	0800546d 	.word	0x0800546d
 80053b0:	0800546d 	.word	0x0800546d
 80053b4:	0800546d 	.word	0x0800546d
 80053b8:	08005445 	.word	0x08005445
 80053bc:	0800546d 	.word	0x0800546d
 80053c0:	0800546d 	.word	0x0800546d
 80053c4:	0800546d 	.word	0x0800546d
 80053c8:	0800546d 	.word	0x0800546d
 80053cc:	0800546d 	.word	0x0800546d
 80053d0:	0800546d 	.word	0x0800546d
 80053d4:	0800546d 	.word	0x0800546d
 80053d8:	0800544d 	.word	0x0800544d
 80053dc:	0800546d 	.word	0x0800546d
 80053e0:	0800546d 	.word	0x0800546d
 80053e4:	0800546d 	.word	0x0800546d
 80053e8:	0800546d 	.word	0x0800546d
 80053ec:	0800546d 	.word	0x0800546d
 80053f0:	0800546d 	.word	0x0800546d
 80053f4:	0800546d 	.word	0x0800546d
 80053f8:	08005455 	.word	0x08005455
 80053fc:	0800546d 	.word	0x0800546d
 8005400:	0800546d 	.word	0x0800546d
 8005404:	0800546d 	.word	0x0800546d
 8005408:	0800546d 	.word	0x0800546d
 800540c:	0800546d 	.word	0x0800546d
 8005410:	0800546d 	.word	0x0800546d
 8005414:	0800546d 	.word	0x0800546d
 8005418:	0800545d 	.word	0x0800545d
 800541c:	0800546d 	.word	0x0800546d
 8005420:	0800546d 	.word	0x0800546d
 8005424:	0800546d 	.word	0x0800546d
 8005428:	0800546d 	.word	0x0800546d
 800542c:	0800546d 	.word	0x0800546d
 8005430:	0800546d 	.word	0x0800546d
 8005434:	0800546d 	.word	0x0800546d
 8005438:	08005465 	.word	0x08005465
 800543c:	2301      	movs	r3, #1
 800543e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005442:	e222      	b.n	800588a <UART_SetConfig+0x5a6>
 8005444:	2304      	movs	r3, #4
 8005446:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800544a:	e21e      	b.n	800588a <UART_SetConfig+0x5a6>
 800544c:	2308      	movs	r3, #8
 800544e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005452:	e21a      	b.n	800588a <UART_SetConfig+0x5a6>
 8005454:	2310      	movs	r3, #16
 8005456:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800545a:	e216      	b.n	800588a <UART_SetConfig+0x5a6>
 800545c:	2320      	movs	r3, #32
 800545e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005462:	e212      	b.n	800588a <UART_SetConfig+0x5a6>
 8005464:	2340      	movs	r3, #64	@ 0x40
 8005466:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800546a:	e20e      	b.n	800588a <UART_SetConfig+0x5a6>
 800546c:	2380      	movs	r3, #128	@ 0x80
 800546e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005472:	e20a      	b.n	800588a <UART_SetConfig+0x5a6>
 8005474:	697b      	ldr	r3, [r7, #20]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	4a69      	ldr	r2, [pc, #420]	@ (8005620 <UART_SetConfig+0x33c>)
 800547a:	4293      	cmp	r3, r2
 800547c:	d130      	bne.n	80054e0 <UART_SetConfig+0x1fc>
 800547e:	4b67      	ldr	r3, [pc, #412]	@ (800561c <UART_SetConfig+0x338>)
 8005480:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005482:	f003 0307 	and.w	r3, r3, #7
 8005486:	2b05      	cmp	r3, #5
 8005488:	d826      	bhi.n	80054d8 <UART_SetConfig+0x1f4>
 800548a:	a201      	add	r2, pc, #4	@ (adr r2, 8005490 <UART_SetConfig+0x1ac>)
 800548c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005490:	080054a9 	.word	0x080054a9
 8005494:	080054b1 	.word	0x080054b1
 8005498:	080054b9 	.word	0x080054b9
 800549c:	080054c1 	.word	0x080054c1
 80054a0:	080054c9 	.word	0x080054c9
 80054a4:	080054d1 	.word	0x080054d1
 80054a8:	2300      	movs	r3, #0
 80054aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80054ae:	e1ec      	b.n	800588a <UART_SetConfig+0x5a6>
 80054b0:	2304      	movs	r3, #4
 80054b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80054b6:	e1e8      	b.n	800588a <UART_SetConfig+0x5a6>
 80054b8:	2308      	movs	r3, #8
 80054ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80054be:	e1e4      	b.n	800588a <UART_SetConfig+0x5a6>
 80054c0:	2310      	movs	r3, #16
 80054c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80054c6:	e1e0      	b.n	800588a <UART_SetConfig+0x5a6>
 80054c8:	2320      	movs	r3, #32
 80054ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80054ce:	e1dc      	b.n	800588a <UART_SetConfig+0x5a6>
 80054d0:	2340      	movs	r3, #64	@ 0x40
 80054d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80054d6:	e1d8      	b.n	800588a <UART_SetConfig+0x5a6>
 80054d8:	2380      	movs	r3, #128	@ 0x80
 80054da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80054de:	e1d4      	b.n	800588a <UART_SetConfig+0x5a6>
 80054e0:	697b      	ldr	r3, [r7, #20]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	4a4f      	ldr	r2, [pc, #316]	@ (8005624 <UART_SetConfig+0x340>)
 80054e6:	4293      	cmp	r3, r2
 80054e8:	d130      	bne.n	800554c <UART_SetConfig+0x268>
 80054ea:	4b4c      	ldr	r3, [pc, #304]	@ (800561c <UART_SetConfig+0x338>)
 80054ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054ee:	f003 0307 	and.w	r3, r3, #7
 80054f2:	2b05      	cmp	r3, #5
 80054f4:	d826      	bhi.n	8005544 <UART_SetConfig+0x260>
 80054f6:	a201      	add	r2, pc, #4	@ (adr r2, 80054fc <UART_SetConfig+0x218>)
 80054f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054fc:	08005515 	.word	0x08005515
 8005500:	0800551d 	.word	0x0800551d
 8005504:	08005525 	.word	0x08005525
 8005508:	0800552d 	.word	0x0800552d
 800550c:	08005535 	.word	0x08005535
 8005510:	0800553d 	.word	0x0800553d
 8005514:	2300      	movs	r3, #0
 8005516:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800551a:	e1b6      	b.n	800588a <UART_SetConfig+0x5a6>
 800551c:	2304      	movs	r3, #4
 800551e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005522:	e1b2      	b.n	800588a <UART_SetConfig+0x5a6>
 8005524:	2308      	movs	r3, #8
 8005526:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800552a:	e1ae      	b.n	800588a <UART_SetConfig+0x5a6>
 800552c:	2310      	movs	r3, #16
 800552e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005532:	e1aa      	b.n	800588a <UART_SetConfig+0x5a6>
 8005534:	2320      	movs	r3, #32
 8005536:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800553a:	e1a6      	b.n	800588a <UART_SetConfig+0x5a6>
 800553c:	2340      	movs	r3, #64	@ 0x40
 800553e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005542:	e1a2      	b.n	800588a <UART_SetConfig+0x5a6>
 8005544:	2380      	movs	r3, #128	@ 0x80
 8005546:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800554a:	e19e      	b.n	800588a <UART_SetConfig+0x5a6>
 800554c:	697b      	ldr	r3, [r7, #20]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	4a35      	ldr	r2, [pc, #212]	@ (8005628 <UART_SetConfig+0x344>)
 8005552:	4293      	cmp	r3, r2
 8005554:	d130      	bne.n	80055b8 <UART_SetConfig+0x2d4>
 8005556:	4b31      	ldr	r3, [pc, #196]	@ (800561c <UART_SetConfig+0x338>)
 8005558:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800555a:	f003 0307 	and.w	r3, r3, #7
 800555e:	2b05      	cmp	r3, #5
 8005560:	d826      	bhi.n	80055b0 <UART_SetConfig+0x2cc>
 8005562:	a201      	add	r2, pc, #4	@ (adr r2, 8005568 <UART_SetConfig+0x284>)
 8005564:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005568:	08005581 	.word	0x08005581
 800556c:	08005589 	.word	0x08005589
 8005570:	08005591 	.word	0x08005591
 8005574:	08005599 	.word	0x08005599
 8005578:	080055a1 	.word	0x080055a1
 800557c:	080055a9 	.word	0x080055a9
 8005580:	2300      	movs	r3, #0
 8005582:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005586:	e180      	b.n	800588a <UART_SetConfig+0x5a6>
 8005588:	2304      	movs	r3, #4
 800558a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800558e:	e17c      	b.n	800588a <UART_SetConfig+0x5a6>
 8005590:	2308      	movs	r3, #8
 8005592:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005596:	e178      	b.n	800588a <UART_SetConfig+0x5a6>
 8005598:	2310      	movs	r3, #16
 800559a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800559e:	e174      	b.n	800588a <UART_SetConfig+0x5a6>
 80055a0:	2320      	movs	r3, #32
 80055a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80055a6:	e170      	b.n	800588a <UART_SetConfig+0x5a6>
 80055a8:	2340      	movs	r3, #64	@ 0x40
 80055aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80055ae:	e16c      	b.n	800588a <UART_SetConfig+0x5a6>
 80055b0:	2380      	movs	r3, #128	@ 0x80
 80055b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80055b6:	e168      	b.n	800588a <UART_SetConfig+0x5a6>
 80055b8:	697b      	ldr	r3, [r7, #20]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	4a1b      	ldr	r2, [pc, #108]	@ (800562c <UART_SetConfig+0x348>)
 80055be:	4293      	cmp	r3, r2
 80055c0:	d142      	bne.n	8005648 <UART_SetConfig+0x364>
 80055c2:	4b16      	ldr	r3, [pc, #88]	@ (800561c <UART_SetConfig+0x338>)
 80055c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80055c6:	f003 0307 	and.w	r3, r3, #7
 80055ca:	2b05      	cmp	r3, #5
 80055cc:	d838      	bhi.n	8005640 <UART_SetConfig+0x35c>
 80055ce:	a201      	add	r2, pc, #4	@ (adr r2, 80055d4 <UART_SetConfig+0x2f0>)
 80055d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055d4:	080055ed 	.word	0x080055ed
 80055d8:	080055f5 	.word	0x080055f5
 80055dc:	080055fd 	.word	0x080055fd
 80055e0:	08005605 	.word	0x08005605
 80055e4:	08005631 	.word	0x08005631
 80055e8:	08005639 	.word	0x08005639
 80055ec:	2300      	movs	r3, #0
 80055ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80055f2:	e14a      	b.n	800588a <UART_SetConfig+0x5a6>
 80055f4:	2304      	movs	r3, #4
 80055f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80055fa:	e146      	b.n	800588a <UART_SetConfig+0x5a6>
 80055fc:	2308      	movs	r3, #8
 80055fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005602:	e142      	b.n	800588a <UART_SetConfig+0x5a6>
 8005604:	2310      	movs	r3, #16
 8005606:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800560a:	e13e      	b.n	800588a <UART_SetConfig+0x5a6>
 800560c:	cfff69f3 	.word	0xcfff69f3
 8005610:	58000c00 	.word	0x58000c00
 8005614:	11fff4ff 	.word	0x11fff4ff
 8005618:	40011000 	.word	0x40011000
 800561c:	58024400 	.word	0x58024400
 8005620:	40004400 	.word	0x40004400
 8005624:	40004800 	.word	0x40004800
 8005628:	40004c00 	.word	0x40004c00
 800562c:	40005000 	.word	0x40005000
 8005630:	2320      	movs	r3, #32
 8005632:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005636:	e128      	b.n	800588a <UART_SetConfig+0x5a6>
 8005638:	2340      	movs	r3, #64	@ 0x40
 800563a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800563e:	e124      	b.n	800588a <UART_SetConfig+0x5a6>
 8005640:	2380      	movs	r3, #128	@ 0x80
 8005642:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005646:	e120      	b.n	800588a <UART_SetConfig+0x5a6>
 8005648:	697b      	ldr	r3, [r7, #20]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	4acb      	ldr	r2, [pc, #812]	@ (800597c <UART_SetConfig+0x698>)
 800564e:	4293      	cmp	r3, r2
 8005650:	d176      	bne.n	8005740 <UART_SetConfig+0x45c>
 8005652:	4bcb      	ldr	r3, [pc, #812]	@ (8005980 <UART_SetConfig+0x69c>)
 8005654:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005656:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800565a:	2b28      	cmp	r3, #40	@ 0x28
 800565c:	d86c      	bhi.n	8005738 <UART_SetConfig+0x454>
 800565e:	a201      	add	r2, pc, #4	@ (adr r2, 8005664 <UART_SetConfig+0x380>)
 8005660:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005664:	08005709 	.word	0x08005709
 8005668:	08005739 	.word	0x08005739
 800566c:	08005739 	.word	0x08005739
 8005670:	08005739 	.word	0x08005739
 8005674:	08005739 	.word	0x08005739
 8005678:	08005739 	.word	0x08005739
 800567c:	08005739 	.word	0x08005739
 8005680:	08005739 	.word	0x08005739
 8005684:	08005711 	.word	0x08005711
 8005688:	08005739 	.word	0x08005739
 800568c:	08005739 	.word	0x08005739
 8005690:	08005739 	.word	0x08005739
 8005694:	08005739 	.word	0x08005739
 8005698:	08005739 	.word	0x08005739
 800569c:	08005739 	.word	0x08005739
 80056a0:	08005739 	.word	0x08005739
 80056a4:	08005719 	.word	0x08005719
 80056a8:	08005739 	.word	0x08005739
 80056ac:	08005739 	.word	0x08005739
 80056b0:	08005739 	.word	0x08005739
 80056b4:	08005739 	.word	0x08005739
 80056b8:	08005739 	.word	0x08005739
 80056bc:	08005739 	.word	0x08005739
 80056c0:	08005739 	.word	0x08005739
 80056c4:	08005721 	.word	0x08005721
 80056c8:	08005739 	.word	0x08005739
 80056cc:	08005739 	.word	0x08005739
 80056d0:	08005739 	.word	0x08005739
 80056d4:	08005739 	.word	0x08005739
 80056d8:	08005739 	.word	0x08005739
 80056dc:	08005739 	.word	0x08005739
 80056e0:	08005739 	.word	0x08005739
 80056e4:	08005729 	.word	0x08005729
 80056e8:	08005739 	.word	0x08005739
 80056ec:	08005739 	.word	0x08005739
 80056f0:	08005739 	.word	0x08005739
 80056f4:	08005739 	.word	0x08005739
 80056f8:	08005739 	.word	0x08005739
 80056fc:	08005739 	.word	0x08005739
 8005700:	08005739 	.word	0x08005739
 8005704:	08005731 	.word	0x08005731
 8005708:	2301      	movs	r3, #1
 800570a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800570e:	e0bc      	b.n	800588a <UART_SetConfig+0x5a6>
 8005710:	2304      	movs	r3, #4
 8005712:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005716:	e0b8      	b.n	800588a <UART_SetConfig+0x5a6>
 8005718:	2308      	movs	r3, #8
 800571a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800571e:	e0b4      	b.n	800588a <UART_SetConfig+0x5a6>
 8005720:	2310      	movs	r3, #16
 8005722:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005726:	e0b0      	b.n	800588a <UART_SetConfig+0x5a6>
 8005728:	2320      	movs	r3, #32
 800572a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800572e:	e0ac      	b.n	800588a <UART_SetConfig+0x5a6>
 8005730:	2340      	movs	r3, #64	@ 0x40
 8005732:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005736:	e0a8      	b.n	800588a <UART_SetConfig+0x5a6>
 8005738:	2380      	movs	r3, #128	@ 0x80
 800573a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800573e:	e0a4      	b.n	800588a <UART_SetConfig+0x5a6>
 8005740:	697b      	ldr	r3, [r7, #20]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	4a8f      	ldr	r2, [pc, #572]	@ (8005984 <UART_SetConfig+0x6a0>)
 8005746:	4293      	cmp	r3, r2
 8005748:	d130      	bne.n	80057ac <UART_SetConfig+0x4c8>
 800574a:	4b8d      	ldr	r3, [pc, #564]	@ (8005980 <UART_SetConfig+0x69c>)
 800574c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800574e:	f003 0307 	and.w	r3, r3, #7
 8005752:	2b05      	cmp	r3, #5
 8005754:	d826      	bhi.n	80057a4 <UART_SetConfig+0x4c0>
 8005756:	a201      	add	r2, pc, #4	@ (adr r2, 800575c <UART_SetConfig+0x478>)
 8005758:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800575c:	08005775 	.word	0x08005775
 8005760:	0800577d 	.word	0x0800577d
 8005764:	08005785 	.word	0x08005785
 8005768:	0800578d 	.word	0x0800578d
 800576c:	08005795 	.word	0x08005795
 8005770:	0800579d 	.word	0x0800579d
 8005774:	2300      	movs	r3, #0
 8005776:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800577a:	e086      	b.n	800588a <UART_SetConfig+0x5a6>
 800577c:	2304      	movs	r3, #4
 800577e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005782:	e082      	b.n	800588a <UART_SetConfig+0x5a6>
 8005784:	2308      	movs	r3, #8
 8005786:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800578a:	e07e      	b.n	800588a <UART_SetConfig+0x5a6>
 800578c:	2310      	movs	r3, #16
 800578e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005792:	e07a      	b.n	800588a <UART_SetConfig+0x5a6>
 8005794:	2320      	movs	r3, #32
 8005796:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800579a:	e076      	b.n	800588a <UART_SetConfig+0x5a6>
 800579c:	2340      	movs	r3, #64	@ 0x40
 800579e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80057a2:	e072      	b.n	800588a <UART_SetConfig+0x5a6>
 80057a4:	2380      	movs	r3, #128	@ 0x80
 80057a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80057aa:	e06e      	b.n	800588a <UART_SetConfig+0x5a6>
 80057ac:	697b      	ldr	r3, [r7, #20]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	4a75      	ldr	r2, [pc, #468]	@ (8005988 <UART_SetConfig+0x6a4>)
 80057b2:	4293      	cmp	r3, r2
 80057b4:	d130      	bne.n	8005818 <UART_SetConfig+0x534>
 80057b6:	4b72      	ldr	r3, [pc, #456]	@ (8005980 <UART_SetConfig+0x69c>)
 80057b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80057ba:	f003 0307 	and.w	r3, r3, #7
 80057be:	2b05      	cmp	r3, #5
 80057c0:	d826      	bhi.n	8005810 <UART_SetConfig+0x52c>
 80057c2:	a201      	add	r2, pc, #4	@ (adr r2, 80057c8 <UART_SetConfig+0x4e4>)
 80057c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057c8:	080057e1 	.word	0x080057e1
 80057cc:	080057e9 	.word	0x080057e9
 80057d0:	080057f1 	.word	0x080057f1
 80057d4:	080057f9 	.word	0x080057f9
 80057d8:	08005801 	.word	0x08005801
 80057dc:	08005809 	.word	0x08005809
 80057e0:	2300      	movs	r3, #0
 80057e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80057e6:	e050      	b.n	800588a <UART_SetConfig+0x5a6>
 80057e8:	2304      	movs	r3, #4
 80057ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80057ee:	e04c      	b.n	800588a <UART_SetConfig+0x5a6>
 80057f0:	2308      	movs	r3, #8
 80057f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80057f6:	e048      	b.n	800588a <UART_SetConfig+0x5a6>
 80057f8:	2310      	movs	r3, #16
 80057fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80057fe:	e044      	b.n	800588a <UART_SetConfig+0x5a6>
 8005800:	2320      	movs	r3, #32
 8005802:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005806:	e040      	b.n	800588a <UART_SetConfig+0x5a6>
 8005808:	2340      	movs	r3, #64	@ 0x40
 800580a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800580e:	e03c      	b.n	800588a <UART_SetConfig+0x5a6>
 8005810:	2380      	movs	r3, #128	@ 0x80
 8005812:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005816:	e038      	b.n	800588a <UART_SetConfig+0x5a6>
 8005818:	697b      	ldr	r3, [r7, #20]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	4a5b      	ldr	r2, [pc, #364]	@ (800598c <UART_SetConfig+0x6a8>)
 800581e:	4293      	cmp	r3, r2
 8005820:	d130      	bne.n	8005884 <UART_SetConfig+0x5a0>
 8005822:	4b57      	ldr	r3, [pc, #348]	@ (8005980 <UART_SetConfig+0x69c>)
 8005824:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005826:	f003 0307 	and.w	r3, r3, #7
 800582a:	2b05      	cmp	r3, #5
 800582c:	d826      	bhi.n	800587c <UART_SetConfig+0x598>
 800582e:	a201      	add	r2, pc, #4	@ (adr r2, 8005834 <UART_SetConfig+0x550>)
 8005830:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005834:	0800584d 	.word	0x0800584d
 8005838:	08005855 	.word	0x08005855
 800583c:	0800585d 	.word	0x0800585d
 8005840:	08005865 	.word	0x08005865
 8005844:	0800586d 	.word	0x0800586d
 8005848:	08005875 	.word	0x08005875
 800584c:	2302      	movs	r3, #2
 800584e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005852:	e01a      	b.n	800588a <UART_SetConfig+0x5a6>
 8005854:	2304      	movs	r3, #4
 8005856:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800585a:	e016      	b.n	800588a <UART_SetConfig+0x5a6>
 800585c:	2308      	movs	r3, #8
 800585e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005862:	e012      	b.n	800588a <UART_SetConfig+0x5a6>
 8005864:	2310      	movs	r3, #16
 8005866:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800586a:	e00e      	b.n	800588a <UART_SetConfig+0x5a6>
 800586c:	2320      	movs	r3, #32
 800586e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005872:	e00a      	b.n	800588a <UART_SetConfig+0x5a6>
 8005874:	2340      	movs	r3, #64	@ 0x40
 8005876:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800587a:	e006      	b.n	800588a <UART_SetConfig+0x5a6>
 800587c:	2380      	movs	r3, #128	@ 0x80
 800587e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005882:	e002      	b.n	800588a <UART_SetConfig+0x5a6>
 8005884:	2380      	movs	r3, #128	@ 0x80
 8005886:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800588a:	697b      	ldr	r3, [r7, #20]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	4a3f      	ldr	r2, [pc, #252]	@ (800598c <UART_SetConfig+0x6a8>)
 8005890:	4293      	cmp	r3, r2
 8005892:	f040 80f8 	bne.w	8005a86 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005896:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800589a:	2b20      	cmp	r3, #32
 800589c:	dc46      	bgt.n	800592c <UART_SetConfig+0x648>
 800589e:	2b02      	cmp	r3, #2
 80058a0:	f2c0 8082 	blt.w	80059a8 <UART_SetConfig+0x6c4>
 80058a4:	3b02      	subs	r3, #2
 80058a6:	2b1e      	cmp	r3, #30
 80058a8:	d87e      	bhi.n	80059a8 <UART_SetConfig+0x6c4>
 80058aa:	a201      	add	r2, pc, #4	@ (adr r2, 80058b0 <UART_SetConfig+0x5cc>)
 80058ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058b0:	08005933 	.word	0x08005933
 80058b4:	080059a9 	.word	0x080059a9
 80058b8:	0800593b 	.word	0x0800593b
 80058bc:	080059a9 	.word	0x080059a9
 80058c0:	080059a9 	.word	0x080059a9
 80058c4:	080059a9 	.word	0x080059a9
 80058c8:	0800594b 	.word	0x0800594b
 80058cc:	080059a9 	.word	0x080059a9
 80058d0:	080059a9 	.word	0x080059a9
 80058d4:	080059a9 	.word	0x080059a9
 80058d8:	080059a9 	.word	0x080059a9
 80058dc:	080059a9 	.word	0x080059a9
 80058e0:	080059a9 	.word	0x080059a9
 80058e4:	080059a9 	.word	0x080059a9
 80058e8:	0800595b 	.word	0x0800595b
 80058ec:	080059a9 	.word	0x080059a9
 80058f0:	080059a9 	.word	0x080059a9
 80058f4:	080059a9 	.word	0x080059a9
 80058f8:	080059a9 	.word	0x080059a9
 80058fc:	080059a9 	.word	0x080059a9
 8005900:	080059a9 	.word	0x080059a9
 8005904:	080059a9 	.word	0x080059a9
 8005908:	080059a9 	.word	0x080059a9
 800590c:	080059a9 	.word	0x080059a9
 8005910:	080059a9 	.word	0x080059a9
 8005914:	080059a9 	.word	0x080059a9
 8005918:	080059a9 	.word	0x080059a9
 800591c:	080059a9 	.word	0x080059a9
 8005920:	080059a9 	.word	0x080059a9
 8005924:	080059a9 	.word	0x080059a9
 8005928:	0800599b 	.word	0x0800599b
 800592c:	2b40      	cmp	r3, #64	@ 0x40
 800592e:	d037      	beq.n	80059a0 <UART_SetConfig+0x6bc>
 8005930:	e03a      	b.n	80059a8 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8005932:	f7fe fc7b 	bl	800422c <HAL_RCCEx_GetD3PCLK1Freq>
 8005936:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005938:	e03c      	b.n	80059b4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800593a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800593e:	4618      	mov	r0, r3
 8005940:	f7fe fc8a 	bl	8004258 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8005944:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005946:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005948:	e034      	b.n	80059b4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800594a:	f107 0318 	add.w	r3, r7, #24
 800594e:	4618      	mov	r0, r3
 8005950:	f7fe fdd6 	bl	8004500 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8005954:	69fb      	ldr	r3, [r7, #28]
 8005956:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005958:	e02c      	b.n	80059b4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800595a:	4b09      	ldr	r3, [pc, #36]	@ (8005980 <UART_SetConfig+0x69c>)
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	f003 0320 	and.w	r3, r3, #32
 8005962:	2b00      	cmp	r3, #0
 8005964:	d016      	beq.n	8005994 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8005966:	4b06      	ldr	r3, [pc, #24]	@ (8005980 <UART_SetConfig+0x69c>)
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	08db      	lsrs	r3, r3, #3
 800596c:	f003 0303 	and.w	r3, r3, #3
 8005970:	4a07      	ldr	r2, [pc, #28]	@ (8005990 <UART_SetConfig+0x6ac>)
 8005972:	fa22 f303 	lsr.w	r3, r2, r3
 8005976:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005978:	e01c      	b.n	80059b4 <UART_SetConfig+0x6d0>
 800597a:	bf00      	nop
 800597c:	40011400 	.word	0x40011400
 8005980:	58024400 	.word	0x58024400
 8005984:	40007800 	.word	0x40007800
 8005988:	40007c00 	.word	0x40007c00
 800598c:	58000c00 	.word	0x58000c00
 8005990:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8005994:	4b9d      	ldr	r3, [pc, #628]	@ (8005c0c <UART_SetConfig+0x928>)
 8005996:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005998:	e00c      	b.n	80059b4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800599a:	4b9d      	ldr	r3, [pc, #628]	@ (8005c10 <UART_SetConfig+0x92c>)
 800599c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800599e:	e009      	b.n	80059b4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80059a0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80059a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80059a6:	e005      	b.n	80059b4 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 80059a8:	2300      	movs	r3, #0
 80059aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80059ac:	2301      	movs	r3, #1
 80059ae:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80059b2:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80059b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	f000 81de 	beq.w	8005d78 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80059bc:	697b      	ldr	r3, [r7, #20]
 80059be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059c0:	4a94      	ldr	r2, [pc, #592]	@ (8005c14 <UART_SetConfig+0x930>)
 80059c2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80059c6:	461a      	mov	r2, r3
 80059c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80059ca:	fbb3 f3f2 	udiv	r3, r3, r2
 80059ce:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80059d0:	697b      	ldr	r3, [r7, #20]
 80059d2:	685a      	ldr	r2, [r3, #4]
 80059d4:	4613      	mov	r3, r2
 80059d6:	005b      	lsls	r3, r3, #1
 80059d8:	4413      	add	r3, r2
 80059da:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80059dc:	429a      	cmp	r2, r3
 80059de:	d305      	bcc.n	80059ec <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80059e0:	697b      	ldr	r3, [r7, #20]
 80059e2:	685b      	ldr	r3, [r3, #4]
 80059e4:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80059e6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80059e8:	429a      	cmp	r2, r3
 80059ea:	d903      	bls.n	80059f4 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 80059ec:	2301      	movs	r3, #1
 80059ee:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80059f2:	e1c1      	b.n	8005d78 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80059f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80059f6:	2200      	movs	r2, #0
 80059f8:	60bb      	str	r3, [r7, #8]
 80059fa:	60fa      	str	r2, [r7, #12]
 80059fc:	697b      	ldr	r3, [r7, #20]
 80059fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a00:	4a84      	ldr	r2, [pc, #528]	@ (8005c14 <UART_SetConfig+0x930>)
 8005a02:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005a06:	b29b      	uxth	r3, r3
 8005a08:	2200      	movs	r2, #0
 8005a0a:	603b      	str	r3, [r7, #0]
 8005a0c:	607a      	str	r2, [r7, #4]
 8005a0e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005a12:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005a16:	f7fa fc6b 	bl	80002f0 <__aeabi_uldivmod>
 8005a1a:	4602      	mov	r2, r0
 8005a1c:	460b      	mov	r3, r1
 8005a1e:	4610      	mov	r0, r2
 8005a20:	4619      	mov	r1, r3
 8005a22:	f04f 0200 	mov.w	r2, #0
 8005a26:	f04f 0300 	mov.w	r3, #0
 8005a2a:	020b      	lsls	r3, r1, #8
 8005a2c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005a30:	0202      	lsls	r2, r0, #8
 8005a32:	6979      	ldr	r1, [r7, #20]
 8005a34:	6849      	ldr	r1, [r1, #4]
 8005a36:	0849      	lsrs	r1, r1, #1
 8005a38:	2000      	movs	r0, #0
 8005a3a:	460c      	mov	r4, r1
 8005a3c:	4605      	mov	r5, r0
 8005a3e:	eb12 0804 	adds.w	r8, r2, r4
 8005a42:	eb43 0905 	adc.w	r9, r3, r5
 8005a46:	697b      	ldr	r3, [r7, #20]
 8005a48:	685b      	ldr	r3, [r3, #4]
 8005a4a:	2200      	movs	r2, #0
 8005a4c:	469a      	mov	sl, r3
 8005a4e:	4693      	mov	fp, r2
 8005a50:	4652      	mov	r2, sl
 8005a52:	465b      	mov	r3, fp
 8005a54:	4640      	mov	r0, r8
 8005a56:	4649      	mov	r1, r9
 8005a58:	f7fa fc4a 	bl	80002f0 <__aeabi_uldivmod>
 8005a5c:	4602      	mov	r2, r0
 8005a5e:	460b      	mov	r3, r1
 8005a60:	4613      	mov	r3, r2
 8005a62:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005a64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a66:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005a6a:	d308      	bcc.n	8005a7e <UART_SetConfig+0x79a>
 8005a6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a6e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005a72:	d204      	bcs.n	8005a7e <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8005a74:	697b      	ldr	r3, [r7, #20]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005a7a:	60da      	str	r2, [r3, #12]
 8005a7c:	e17c      	b.n	8005d78 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8005a7e:	2301      	movs	r3, #1
 8005a80:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8005a84:	e178      	b.n	8005d78 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005a86:	697b      	ldr	r3, [r7, #20]
 8005a88:	69db      	ldr	r3, [r3, #28]
 8005a8a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005a8e:	f040 80c5 	bne.w	8005c1c <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8005a92:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8005a96:	2b20      	cmp	r3, #32
 8005a98:	dc48      	bgt.n	8005b2c <UART_SetConfig+0x848>
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	db7b      	blt.n	8005b96 <UART_SetConfig+0x8b2>
 8005a9e:	2b20      	cmp	r3, #32
 8005aa0:	d879      	bhi.n	8005b96 <UART_SetConfig+0x8b2>
 8005aa2:	a201      	add	r2, pc, #4	@ (adr r2, 8005aa8 <UART_SetConfig+0x7c4>)
 8005aa4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005aa8:	08005b33 	.word	0x08005b33
 8005aac:	08005b3b 	.word	0x08005b3b
 8005ab0:	08005b97 	.word	0x08005b97
 8005ab4:	08005b97 	.word	0x08005b97
 8005ab8:	08005b43 	.word	0x08005b43
 8005abc:	08005b97 	.word	0x08005b97
 8005ac0:	08005b97 	.word	0x08005b97
 8005ac4:	08005b97 	.word	0x08005b97
 8005ac8:	08005b53 	.word	0x08005b53
 8005acc:	08005b97 	.word	0x08005b97
 8005ad0:	08005b97 	.word	0x08005b97
 8005ad4:	08005b97 	.word	0x08005b97
 8005ad8:	08005b97 	.word	0x08005b97
 8005adc:	08005b97 	.word	0x08005b97
 8005ae0:	08005b97 	.word	0x08005b97
 8005ae4:	08005b97 	.word	0x08005b97
 8005ae8:	08005b63 	.word	0x08005b63
 8005aec:	08005b97 	.word	0x08005b97
 8005af0:	08005b97 	.word	0x08005b97
 8005af4:	08005b97 	.word	0x08005b97
 8005af8:	08005b97 	.word	0x08005b97
 8005afc:	08005b97 	.word	0x08005b97
 8005b00:	08005b97 	.word	0x08005b97
 8005b04:	08005b97 	.word	0x08005b97
 8005b08:	08005b97 	.word	0x08005b97
 8005b0c:	08005b97 	.word	0x08005b97
 8005b10:	08005b97 	.word	0x08005b97
 8005b14:	08005b97 	.word	0x08005b97
 8005b18:	08005b97 	.word	0x08005b97
 8005b1c:	08005b97 	.word	0x08005b97
 8005b20:	08005b97 	.word	0x08005b97
 8005b24:	08005b97 	.word	0x08005b97
 8005b28:	08005b89 	.word	0x08005b89
 8005b2c:	2b40      	cmp	r3, #64	@ 0x40
 8005b2e:	d02e      	beq.n	8005b8e <UART_SetConfig+0x8aa>
 8005b30:	e031      	b.n	8005b96 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005b32:	f7fd f903 	bl	8002d3c <HAL_RCC_GetPCLK1Freq>
 8005b36:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005b38:	e033      	b.n	8005ba2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005b3a:	f7fd f915 	bl	8002d68 <HAL_RCC_GetPCLK2Freq>
 8005b3e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005b40:	e02f      	b.n	8005ba2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005b42:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005b46:	4618      	mov	r0, r3
 8005b48:	f7fe fb86 	bl	8004258 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8005b4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005b50:	e027      	b.n	8005ba2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005b52:	f107 0318 	add.w	r3, r7, #24
 8005b56:	4618      	mov	r0, r3
 8005b58:	f7fe fcd2 	bl	8004500 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8005b5c:	69fb      	ldr	r3, [r7, #28]
 8005b5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005b60:	e01f      	b.n	8005ba2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005b62:	4b2d      	ldr	r3, [pc, #180]	@ (8005c18 <UART_SetConfig+0x934>)
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	f003 0320 	and.w	r3, r3, #32
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d009      	beq.n	8005b82 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8005b6e:	4b2a      	ldr	r3, [pc, #168]	@ (8005c18 <UART_SetConfig+0x934>)
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	08db      	lsrs	r3, r3, #3
 8005b74:	f003 0303 	and.w	r3, r3, #3
 8005b78:	4a24      	ldr	r2, [pc, #144]	@ (8005c0c <UART_SetConfig+0x928>)
 8005b7a:	fa22 f303 	lsr.w	r3, r2, r3
 8005b7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005b80:	e00f      	b.n	8005ba2 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8005b82:	4b22      	ldr	r3, [pc, #136]	@ (8005c0c <UART_SetConfig+0x928>)
 8005b84:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005b86:	e00c      	b.n	8005ba2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8005b88:	4b21      	ldr	r3, [pc, #132]	@ (8005c10 <UART_SetConfig+0x92c>)
 8005b8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005b8c:	e009      	b.n	8005ba2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005b8e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005b92:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005b94:	e005      	b.n	8005ba2 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8005b96:	2300      	movs	r3, #0
 8005b98:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8005b9a:	2301      	movs	r3, #1
 8005b9c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8005ba0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005ba2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	f000 80e7 	beq.w	8005d78 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005baa:	697b      	ldr	r3, [r7, #20]
 8005bac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bae:	4a19      	ldr	r2, [pc, #100]	@ (8005c14 <UART_SetConfig+0x930>)
 8005bb0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005bb4:	461a      	mov	r2, r3
 8005bb6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005bb8:	fbb3 f3f2 	udiv	r3, r3, r2
 8005bbc:	005a      	lsls	r2, r3, #1
 8005bbe:	697b      	ldr	r3, [r7, #20]
 8005bc0:	685b      	ldr	r3, [r3, #4]
 8005bc2:	085b      	lsrs	r3, r3, #1
 8005bc4:	441a      	add	r2, r3
 8005bc6:	697b      	ldr	r3, [r7, #20]
 8005bc8:	685b      	ldr	r3, [r3, #4]
 8005bca:	fbb2 f3f3 	udiv	r3, r2, r3
 8005bce:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005bd0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005bd2:	2b0f      	cmp	r3, #15
 8005bd4:	d916      	bls.n	8005c04 <UART_SetConfig+0x920>
 8005bd6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005bd8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005bdc:	d212      	bcs.n	8005c04 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005bde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005be0:	b29b      	uxth	r3, r3
 8005be2:	f023 030f 	bic.w	r3, r3, #15
 8005be6:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005be8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005bea:	085b      	lsrs	r3, r3, #1
 8005bec:	b29b      	uxth	r3, r3
 8005bee:	f003 0307 	and.w	r3, r3, #7
 8005bf2:	b29a      	uxth	r2, r3
 8005bf4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8005bf6:	4313      	orrs	r3, r2
 8005bf8:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8005bfa:	697b      	ldr	r3, [r7, #20]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8005c00:	60da      	str	r2, [r3, #12]
 8005c02:	e0b9      	b.n	8005d78 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8005c04:	2301      	movs	r3, #1
 8005c06:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8005c0a:	e0b5      	b.n	8005d78 <UART_SetConfig+0xa94>
 8005c0c:	03d09000 	.word	0x03d09000
 8005c10:	003d0900 	.word	0x003d0900
 8005c14:	08009610 	.word	0x08009610
 8005c18:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8005c1c:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8005c20:	2b20      	cmp	r3, #32
 8005c22:	dc49      	bgt.n	8005cb8 <UART_SetConfig+0x9d4>
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	db7c      	blt.n	8005d22 <UART_SetConfig+0xa3e>
 8005c28:	2b20      	cmp	r3, #32
 8005c2a:	d87a      	bhi.n	8005d22 <UART_SetConfig+0xa3e>
 8005c2c:	a201      	add	r2, pc, #4	@ (adr r2, 8005c34 <UART_SetConfig+0x950>)
 8005c2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c32:	bf00      	nop
 8005c34:	08005cbf 	.word	0x08005cbf
 8005c38:	08005cc7 	.word	0x08005cc7
 8005c3c:	08005d23 	.word	0x08005d23
 8005c40:	08005d23 	.word	0x08005d23
 8005c44:	08005ccf 	.word	0x08005ccf
 8005c48:	08005d23 	.word	0x08005d23
 8005c4c:	08005d23 	.word	0x08005d23
 8005c50:	08005d23 	.word	0x08005d23
 8005c54:	08005cdf 	.word	0x08005cdf
 8005c58:	08005d23 	.word	0x08005d23
 8005c5c:	08005d23 	.word	0x08005d23
 8005c60:	08005d23 	.word	0x08005d23
 8005c64:	08005d23 	.word	0x08005d23
 8005c68:	08005d23 	.word	0x08005d23
 8005c6c:	08005d23 	.word	0x08005d23
 8005c70:	08005d23 	.word	0x08005d23
 8005c74:	08005cef 	.word	0x08005cef
 8005c78:	08005d23 	.word	0x08005d23
 8005c7c:	08005d23 	.word	0x08005d23
 8005c80:	08005d23 	.word	0x08005d23
 8005c84:	08005d23 	.word	0x08005d23
 8005c88:	08005d23 	.word	0x08005d23
 8005c8c:	08005d23 	.word	0x08005d23
 8005c90:	08005d23 	.word	0x08005d23
 8005c94:	08005d23 	.word	0x08005d23
 8005c98:	08005d23 	.word	0x08005d23
 8005c9c:	08005d23 	.word	0x08005d23
 8005ca0:	08005d23 	.word	0x08005d23
 8005ca4:	08005d23 	.word	0x08005d23
 8005ca8:	08005d23 	.word	0x08005d23
 8005cac:	08005d23 	.word	0x08005d23
 8005cb0:	08005d23 	.word	0x08005d23
 8005cb4:	08005d15 	.word	0x08005d15
 8005cb8:	2b40      	cmp	r3, #64	@ 0x40
 8005cba:	d02e      	beq.n	8005d1a <UART_SetConfig+0xa36>
 8005cbc:	e031      	b.n	8005d22 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005cbe:	f7fd f83d 	bl	8002d3c <HAL_RCC_GetPCLK1Freq>
 8005cc2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005cc4:	e033      	b.n	8005d2e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005cc6:	f7fd f84f 	bl	8002d68 <HAL_RCC_GetPCLK2Freq>
 8005cca:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005ccc:	e02f      	b.n	8005d2e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005cce:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005cd2:	4618      	mov	r0, r3
 8005cd4:	f7fe fac0 	bl	8004258 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8005cd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005cda:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005cdc:	e027      	b.n	8005d2e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005cde:	f107 0318 	add.w	r3, r7, #24
 8005ce2:	4618      	mov	r0, r3
 8005ce4:	f7fe fc0c 	bl	8004500 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8005ce8:	69fb      	ldr	r3, [r7, #28]
 8005cea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005cec:	e01f      	b.n	8005d2e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005cee:	4b2d      	ldr	r3, [pc, #180]	@ (8005da4 <UART_SetConfig+0xac0>)
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	f003 0320 	and.w	r3, r3, #32
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d009      	beq.n	8005d0e <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8005cfa:	4b2a      	ldr	r3, [pc, #168]	@ (8005da4 <UART_SetConfig+0xac0>)
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	08db      	lsrs	r3, r3, #3
 8005d00:	f003 0303 	and.w	r3, r3, #3
 8005d04:	4a28      	ldr	r2, [pc, #160]	@ (8005da8 <UART_SetConfig+0xac4>)
 8005d06:	fa22 f303 	lsr.w	r3, r2, r3
 8005d0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005d0c:	e00f      	b.n	8005d2e <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8005d0e:	4b26      	ldr	r3, [pc, #152]	@ (8005da8 <UART_SetConfig+0xac4>)
 8005d10:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005d12:	e00c      	b.n	8005d2e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8005d14:	4b25      	ldr	r3, [pc, #148]	@ (8005dac <UART_SetConfig+0xac8>)
 8005d16:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005d18:	e009      	b.n	8005d2e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005d1a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005d1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005d20:	e005      	b.n	8005d2e <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8005d22:	2300      	movs	r3, #0
 8005d24:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8005d26:	2301      	movs	r3, #1
 8005d28:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8005d2c:	bf00      	nop
    }

    if (pclk != 0U)
 8005d2e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d021      	beq.n	8005d78 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005d34:	697b      	ldr	r3, [r7, #20]
 8005d36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d38:	4a1d      	ldr	r2, [pc, #116]	@ (8005db0 <UART_SetConfig+0xacc>)
 8005d3a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005d3e:	461a      	mov	r2, r3
 8005d40:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005d42:	fbb3 f2f2 	udiv	r2, r3, r2
 8005d46:	697b      	ldr	r3, [r7, #20]
 8005d48:	685b      	ldr	r3, [r3, #4]
 8005d4a:	085b      	lsrs	r3, r3, #1
 8005d4c:	441a      	add	r2, r3
 8005d4e:	697b      	ldr	r3, [r7, #20]
 8005d50:	685b      	ldr	r3, [r3, #4]
 8005d52:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d56:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005d58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d5a:	2b0f      	cmp	r3, #15
 8005d5c:	d909      	bls.n	8005d72 <UART_SetConfig+0xa8e>
 8005d5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d60:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005d64:	d205      	bcs.n	8005d72 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005d66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d68:	b29a      	uxth	r2, r3
 8005d6a:	697b      	ldr	r3, [r7, #20]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	60da      	str	r2, [r3, #12]
 8005d70:	e002      	b.n	8005d78 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8005d72:	2301      	movs	r3, #1
 8005d74:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005d78:	697b      	ldr	r3, [r7, #20]
 8005d7a:	2201      	movs	r2, #1
 8005d7c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8005d80:	697b      	ldr	r3, [r7, #20]
 8005d82:	2201      	movs	r2, #1
 8005d84:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005d88:	697b      	ldr	r3, [r7, #20]
 8005d8a:	2200      	movs	r2, #0
 8005d8c:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8005d8e:	697b      	ldr	r3, [r7, #20]
 8005d90:	2200      	movs	r2, #0
 8005d92:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8005d94:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8005d98:	4618      	mov	r0, r3
 8005d9a:	3748      	adds	r7, #72	@ 0x48
 8005d9c:	46bd      	mov	sp, r7
 8005d9e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005da2:	bf00      	nop
 8005da4:	58024400 	.word	0x58024400
 8005da8:	03d09000 	.word	0x03d09000
 8005dac:	003d0900 	.word	0x003d0900
 8005db0:	08009610 	.word	0x08009610

08005db4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005db4:	b480      	push	{r7}
 8005db6:	b083      	sub	sp, #12
 8005db8:	af00      	add	r7, sp, #0
 8005dba:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005dc0:	f003 0308 	and.w	r3, r3, #8
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d00a      	beq.n	8005dde <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	685b      	ldr	r3, [r3, #4]
 8005dce:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	430a      	orrs	r2, r1
 8005ddc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005de2:	f003 0301 	and.w	r3, r3, #1
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d00a      	beq.n	8005e00 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	685b      	ldr	r3, [r3, #4]
 8005df0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	430a      	orrs	r2, r1
 8005dfe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e04:	f003 0302 	and.w	r3, r3, #2
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d00a      	beq.n	8005e22 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	685b      	ldr	r3, [r3, #4]
 8005e12:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	430a      	orrs	r2, r1
 8005e20:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e26:	f003 0304 	and.w	r3, r3, #4
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d00a      	beq.n	8005e44 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	685b      	ldr	r3, [r3, #4]
 8005e34:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	430a      	orrs	r2, r1
 8005e42:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e48:	f003 0310 	and.w	r3, r3, #16
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d00a      	beq.n	8005e66 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	689b      	ldr	r3, [r3, #8]
 8005e56:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	430a      	orrs	r2, r1
 8005e64:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e6a:	f003 0320 	and.w	r3, r3, #32
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d00a      	beq.n	8005e88 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	689b      	ldr	r3, [r3, #8]
 8005e78:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	430a      	orrs	r2, r1
 8005e86:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e8c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d01a      	beq.n	8005eca <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	685b      	ldr	r3, [r3, #4]
 8005e9a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	430a      	orrs	r2, r1
 8005ea8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005eae:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005eb2:	d10a      	bne.n	8005eca <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	685b      	ldr	r3, [r3, #4]
 8005eba:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	430a      	orrs	r2, r1
 8005ec8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ece:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d00a      	beq.n	8005eec <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	685b      	ldr	r3, [r3, #4]
 8005edc:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	430a      	orrs	r2, r1
 8005eea:	605a      	str	r2, [r3, #4]
  }
}
 8005eec:	bf00      	nop
 8005eee:	370c      	adds	r7, #12
 8005ef0:	46bd      	mov	sp, r7
 8005ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ef6:	4770      	bx	lr

08005ef8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005ef8:	b580      	push	{r7, lr}
 8005efa:	b098      	sub	sp, #96	@ 0x60
 8005efc:	af02      	add	r7, sp, #8
 8005efe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	2200      	movs	r2, #0
 8005f04:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005f08:	f7fb f8f8 	bl	80010fc <HAL_GetTick>
 8005f0c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	f003 0308 	and.w	r3, r3, #8
 8005f18:	2b08      	cmp	r3, #8
 8005f1a:	d12f      	bne.n	8005f7c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005f1c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005f20:	9300      	str	r3, [sp, #0]
 8005f22:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005f24:	2200      	movs	r2, #0
 8005f26:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005f2a:	6878      	ldr	r0, [r7, #4]
 8005f2c:	f000 f88e 	bl	800604c <UART_WaitOnFlagUntilTimeout>
 8005f30:	4603      	mov	r3, r0
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d022      	beq.n	8005f7c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f3e:	e853 3f00 	ldrex	r3, [r3]
 8005f42:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005f44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005f46:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005f4a:	653b      	str	r3, [r7, #80]	@ 0x50
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	461a      	mov	r2, r3
 8005f52:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005f54:	647b      	str	r3, [r7, #68]	@ 0x44
 8005f56:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f58:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005f5a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005f5c:	e841 2300 	strex	r3, r2, [r1]
 8005f60:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005f62:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005f64:	2b00      	cmp	r3, #0
 8005f66:	d1e6      	bne.n	8005f36 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	2220      	movs	r2, #32
 8005f6c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	2200      	movs	r2, #0
 8005f74:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005f78:	2303      	movs	r3, #3
 8005f7a:	e063      	b.n	8006044 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	f003 0304 	and.w	r3, r3, #4
 8005f86:	2b04      	cmp	r3, #4
 8005f88:	d149      	bne.n	800601e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005f8a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005f8e:	9300      	str	r3, [sp, #0]
 8005f90:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005f92:	2200      	movs	r2, #0
 8005f94:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005f98:	6878      	ldr	r0, [r7, #4]
 8005f9a:	f000 f857 	bl	800604c <UART_WaitOnFlagUntilTimeout>
 8005f9e:	4603      	mov	r3, r0
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d03c      	beq.n	800601e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005faa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fac:	e853 3f00 	ldrex	r3, [r3]
 8005fb0:	623b      	str	r3, [r7, #32]
   return(result);
 8005fb2:	6a3b      	ldr	r3, [r7, #32]
 8005fb4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005fb8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	461a      	mov	r2, r3
 8005fc0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005fc2:	633b      	str	r3, [r7, #48]	@ 0x30
 8005fc4:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fc6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005fc8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005fca:	e841 2300 	strex	r3, r2, [r1]
 8005fce:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005fd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d1e6      	bne.n	8005fa4 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	3308      	adds	r3, #8
 8005fdc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fde:	693b      	ldr	r3, [r7, #16]
 8005fe0:	e853 3f00 	ldrex	r3, [r3]
 8005fe4:	60fb      	str	r3, [r7, #12]
   return(result);
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	f023 0301 	bic.w	r3, r3, #1
 8005fec:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	3308      	adds	r3, #8
 8005ff4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005ff6:	61fa      	str	r2, [r7, #28]
 8005ff8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ffa:	69b9      	ldr	r1, [r7, #24]
 8005ffc:	69fa      	ldr	r2, [r7, #28]
 8005ffe:	e841 2300 	strex	r3, r2, [r1]
 8006002:	617b      	str	r3, [r7, #20]
   return(result);
 8006004:	697b      	ldr	r3, [r7, #20]
 8006006:	2b00      	cmp	r3, #0
 8006008:	d1e5      	bne.n	8005fd6 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	2220      	movs	r2, #32
 800600e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	2200      	movs	r2, #0
 8006016:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800601a:	2303      	movs	r3, #3
 800601c:	e012      	b.n	8006044 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	2220      	movs	r2, #32
 8006022:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	2220      	movs	r2, #32
 800602a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	2200      	movs	r2, #0
 8006032:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	2200      	movs	r2, #0
 8006038:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	2200      	movs	r2, #0
 800603e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006042:	2300      	movs	r3, #0
}
 8006044:	4618      	mov	r0, r3
 8006046:	3758      	adds	r7, #88	@ 0x58
 8006048:	46bd      	mov	sp, r7
 800604a:	bd80      	pop	{r7, pc}

0800604c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800604c:	b580      	push	{r7, lr}
 800604e:	b084      	sub	sp, #16
 8006050:	af00      	add	r7, sp, #0
 8006052:	60f8      	str	r0, [r7, #12]
 8006054:	60b9      	str	r1, [r7, #8]
 8006056:	603b      	str	r3, [r7, #0]
 8006058:	4613      	mov	r3, r2
 800605a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800605c:	e04f      	b.n	80060fe <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800605e:	69bb      	ldr	r3, [r7, #24]
 8006060:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006064:	d04b      	beq.n	80060fe <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006066:	f7fb f849 	bl	80010fc <HAL_GetTick>
 800606a:	4602      	mov	r2, r0
 800606c:	683b      	ldr	r3, [r7, #0]
 800606e:	1ad3      	subs	r3, r2, r3
 8006070:	69ba      	ldr	r2, [r7, #24]
 8006072:	429a      	cmp	r2, r3
 8006074:	d302      	bcc.n	800607c <UART_WaitOnFlagUntilTimeout+0x30>
 8006076:	69bb      	ldr	r3, [r7, #24]
 8006078:	2b00      	cmp	r3, #0
 800607a:	d101      	bne.n	8006080 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800607c:	2303      	movs	r3, #3
 800607e:	e04e      	b.n	800611e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	f003 0304 	and.w	r3, r3, #4
 800608a:	2b00      	cmp	r3, #0
 800608c:	d037      	beq.n	80060fe <UART_WaitOnFlagUntilTimeout+0xb2>
 800608e:	68bb      	ldr	r3, [r7, #8]
 8006090:	2b80      	cmp	r3, #128	@ 0x80
 8006092:	d034      	beq.n	80060fe <UART_WaitOnFlagUntilTimeout+0xb2>
 8006094:	68bb      	ldr	r3, [r7, #8]
 8006096:	2b40      	cmp	r3, #64	@ 0x40
 8006098:	d031      	beq.n	80060fe <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	69db      	ldr	r3, [r3, #28]
 80060a0:	f003 0308 	and.w	r3, r3, #8
 80060a4:	2b08      	cmp	r3, #8
 80060a6:	d110      	bne.n	80060ca <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	2208      	movs	r2, #8
 80060ae:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80060b0:	68f8      	ldr	r0, [r7, #12]
 80060b2:	f000 f839 	bl	8006128 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	2208      	movs	r2, #8
 80060ba:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	2200      	movs	r2, #0
 80060c2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80060c6:	2301      	movs	r3, #1
 80060c8:	e029      	b.n	800611e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	69db      	ldr	r3, [r3, #28]
 80060d0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80060d4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80060d8:	d111      	bne.n	80060fe <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80060e2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80060e4:	68f8      	ldr	r0, [r7, #12]
 80060e6:	f000 f81f 	bl	8006128 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	2220      	movs	r2, #32
 80060ee:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	2200      	movs	r2, #0
 80060f6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80060fa:	2303      	movs	r3, #3
 80060fc:	e00f      	b.n	800611e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	69da      	ldr	r2, [r3, #28]
 8006104:	68bb      	ldr	r3, [r7, #8]
 8006106:	4013      	ands	r3, r2
 8006108:	68ba      	ldr	r2, [r7, #8]
 800610a:	429a      	cmp	r2, r3
 800610c:	bf0c      	ite	eq
 800610e:	2301      	moveq	r3, #1
 8006110:	2300      	movne	r3, #0
 8006112:	b2db      	uxtb	r3, r3
 8006114:	461a      	mov	r2, r3
 8006116:	79fb      	ldrb	r3, [r7, #7]
 8006118:	429a      	cmp	r2, r3
 800611a:	d0a0      	beq.n	800605e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800611c:	2300      	movs	r3, #0
}
 800611e:	4618      	mov	r0, r3
 8006120:	3710      	adds	r7, #16
 8006122:	46bd      	mov	sp, r7
 8006124:	bd80      	pop	{r7, pc}
	...

08006128 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006128:	b480      	push	{r7}
 800612a:	b095      	sub	sp, #84	@ 0x54
 800612c:	af00      	add	r7, sp, #0
 800612e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006136:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006138:	e853 3f00 	ldrex	r3, [r3]
 800613c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800613e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006140:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006144:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	461a      	mov	r2, r3
 800614c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800614e:	643b      	str	r3, [r7, #64]	@ 0x40
 8006150:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006152:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006154:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006156:	e841 2300 	strex	r3, r2, [r1]
 800615a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800615c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800615e:	2b00      	cmp	r3, #0
 8006160:	d1e6      	bne.n	8006130 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	3308      	adds	r3, #8
 8006168:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800616a:	6a3b      	ldr	r3, [r7, #32]
 800616c:	e853 3f00 	ldrex	r3, [r3]
 8006170:	61fb      	str	r3, [r7, #28]
   return(result);
 8006172:	69fa      	ldr	r2, [r7, #28]
 8006174:	4b1e      	ldr	r3, [pc, #120]	@ (80061f0 <UART_EndRxTransfer+0xc8>)
 8006176:	4013      	ands	r3, r2
 8006178:	64bb      	str	r3, [r7, #72]	@ 0x48
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	3308      	adds	r3, #8
 8006180:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006182:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006184:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006186:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006188:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800618a:	e841 2300 	strex	r3, r2, [r1]
 800618e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006190:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006192:	2b00      	cmp	r3, #0
 8006194:	d1e5      	bne.n	8006162 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800619a:	2b01      	cmp	r3, #1
 800619c:	d118      	bne.n	80061d0 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	e853 3f00 	ldrex	r3, [r3]
 80061aa:	60bb      	str	r3, [r7, #8]
   return(result);
 80061ac:	68bb      	ldr	r3, [r7, #8]
 80061ae:	f023 0310 	bic.w	r3, r3, #16
 80061b2:	647b      	str	r3, [r7, #68]	@ 0x44
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	461a      	mov	r2, r3
 80061ba:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80061bc:	61bb      	str	r3, [r7, #24]
 80061be:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061c0:	6979      	ldr	r1, [r7, #20]
 80061c2:	69ba      	ldr	r2, [r7, #24]
 80061c4:	e841 2300 	strex	r3, r2, [r1]
 80061c8:	613b      	str	r3, [r7, #16]
   return(result);
 80061ca:	693b      	ldr	r3, [r7, #16]
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d1e6      	bne.n	800619e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	2220      	movs	r2, #32
 80061d4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	2200      	movs	r2, #0
 80061dc:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	2200      	movs	r2, #0
 80061e2:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80061e4:	bf00      	nop
 80061e6:	3754      	adds	r7, #84	@ 0x54
 80061e8:	46bd      	mov	sp, r7
 80061ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ee:	4770      	bx	lr
 80061f0:	effffffe 	.word	0xeffffffe

080061f4 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 80061f4:	b480      	push	{r7}
 80061f6:	b08f      	sub	sp, #60	@ 0x3c
 80061f8:	af00      	add	r7, sp, #0
 80061fa:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006202:	2b21      	cmp	r3, #33	@ 0x21
 8006204:	d14c      	bne.n	80062a0 <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800620c:	b29b      	uxth	r3, r3
 800620e:	2b00      	cmp	r3, #0
 8006210:	d132      	bne.n	8006278 <UART_TxISR_8BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006218:	6a3b      	ldr	r3, [r7, #32]
 800621a:	e853 3f00 	ldrex	r3, [r3]
 800621e:	61fb      	str	r3, [r7, #28]
   return(result);
 8006220:	69fb      	ldr	r3, [r7, #28]
 8006222:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006226:	637b      	str	r3, [r7, #52]	@ 0x34
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	461a      	mov	r2, r3
 800622e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006230:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006232:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006234:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006236:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006238:	e841 2300 	strex	r3, r2, [r1]
 800623c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800623e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006240:	2b00      	cmp	r3, #0
 8006242:	d1e6      	bne.n	8006212 <UART_TxISR_8BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	e853 3f00 	ldrex	r3, [r3]
 8006250:	60bb      	str	r3, [r7, #8]
   return(result);
 8006252:	68bb      	ldr	r3, [r7, #8]
 8006254:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006258:	633b      	str	r3, [r7, #48]	@ 0x30
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	461a      	mov	r2, r3
 8006260:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006262:	61bb      	str	r3, [r7, #24]
 8006264:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006266:	6979      	ldr	r1, [r7, #20]
 8006268:	69ba      	ldr	r2, [r7, #24]
 800626a:	e841 2300 	strex	r3, r2, [r1]
 800626e:	613b      	str	r3, [r7, #16]
   return(result);
 8006270:	693b      	ldr	r3, [r7, #16]
 8006272:	2b00      	cmp	r3, #0
 8006274:	d1e6      	bne.n	8006244 <UART_TxISR_8BIT+0x50>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8006276:	e013      	b.n	80062a0 <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800627c:	781a      	ldrb	r2, [r3, #0]
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr++;
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006288:	1c5a      	adds	r2, r3, #1
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006294:	b29b      	uxth	r3, r3
 8006296:	3b01      	subs	r3, #1
 8006298:	b29a      	uxth	r2, r3
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 80062a0:	bf00      	nop
 80062a2:	373c      	adds	r7, #60	@ 0x3c
 80062a4:	46bd      	mov	sp, r7
 80062a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062aa:	4770      	bx	lr

080062ac <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 80062ac:	b480      	push	{r7}
 80062ae:	b091      	sub	sp, #68	@ 0x44
 80062b0:	af00      	add	r7, sp, #0
 80062b2:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80062ba:	2b21      	cmp	r3, #33	@ 0x21
 80062bc:	d151      	bne.n	8006362 <UART_TxISR_16BIT+0xb6>
  {
    if (huart->TxXferCount == 0U)
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80062c4:	b29b      	uxth	r3, r3
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d132      	bne.n	8006330 <UART_TxISR_16BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062d2:	e853 3f00 	ldrex	r3, [r3]
 80062d6:	623b      	str	r3, [r7, #32]
   return(result);
 80062d8:	6a3b      	ldr	r3, [r7, #32]
 80062da:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80062de:	63bb      	str	r3, [r7, #56]	@ 0x38
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	461a      	mov	r2, r3
 80062e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80062e8:	633b      	str	r3, [r7, #48]	@ 0x30
 80062ea:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062ec:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80062ee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80062f0:	e841 2300 	strex	r3, r2, [r1]
 80062f4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80062f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d1e6      	bne.n	80062ca <UART_TxISR_16BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006302:	693b      	ldr	r3, [r7, #16]
 8006304:	e853 3f00 	ldrex	r3, [r3]
 8006308:	60fb      	str	r3, [r7, #12]
   return(result);
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006310:	637b      	str	r3, [r7, #52]	@ 0x34
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	461a      	mov	r2, r3
 8006318:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800631a:	61fb      	str	r3, [r7, #28]
 800631c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800631e:	69b9      	ldr	r1, [r7, #24]
 8006320:	69fa      	ldr	r2, [r7, #28]
 8006322:	e841 2300 	strex	r3, r2, [r1]
 8006326:	617b      	str	r3, [r7, #20]
   return(result);
 8006328:	697b      	ldr	r3, [r7, #20]
 800632a:	2b00      	cmp	r3, #0
 800632c:	d1e6      	bne.n	80062fc <UART_TxISR_16BIT+0x50>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 800632e:	e018      	b.n	8006362 <UART_TxISR_16BIT+0xb6>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006334:	63fb      	str	r3, [r7, #60]	@ 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8006336:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006338:	881b      	ldrh	r3, [r3, #0]
 800633a:	461a      	mov	r2, r3
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006344:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr += 2U;
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800634a:	1c9a      	adds	r2, r3, #2
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006356:	b29b      	uxth	r3, r3
 8006358:	3b01      	subs	r3, #1
 800635a:	b29a      	uxth	r2, r3
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 8006362:	bf00      	nop
 8006364:	3744      	adds	r7, #68	@ 0x44
 8006366:	46bd      	mov	sp, r7
 8006368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800636c:	4770      	bx	lr

0800636e <UART_TxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800636e:	b480      	push	{r7}
 8006370:	b091      	sub	sp, #68	@ 0x44
 8006372:	af00      	add	r7, sp, #0
 8006374:	6078      	str	r0, [r7, #4]
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800637c:	2b21      	cmp	r3, #33	@ 0x21
 800637e:	d160      	bne.n	8006442 <UART_TxISR_8BIT_FIFOEN+0xd4>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006386:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8006388:	e057      	b.n	800643a <UART_TxISR_8BIT_FIFOEN+0xcc>
    {
      if (huart->TxXferCount == 0U)
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006390:	b29b      	uxth	r3, r3
 8006392:	2b00      	cmp	r3, #0
 8006394:	d133      	bne.n	80063fe <UART_TxISR_8BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	3308      	adds	r3, #8
 800639c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800639e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063a0:	e853 3f00 	ldrex	r3, [r3]
 80063a4:	623b      	str	r3, [r7, #32]
   return(result);
 80063a6:	6a3b      	ldr	r3, [r7, #32]
 80063a8:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80063ac:	63bb      	str	r3, [r7, #56]	@ 0x38
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	3308      	adds	r3, #8
 80063b4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80063b6:	633a      	str	r2, [r7, #48]	@ 0x30
 80063b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063ba:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80063bc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80063be:	e841 2300 	strex	r3, r2, [r1]
 80063c2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80063c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	d1e5      	bne.n	8006396 <UART_TxISR_8BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063d0:	693b      	ldr	r3, [r7, #16]
 80063d2:	e853 3f00 	ldrex	r3, [r3]
 80063d6:	60fb      	str	r3, [r7, #12]
   return(result);
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80063de:	637b      	str	r3, [r7, #52]	@ 0x34
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	461a      	mov	r2, r3
 80063e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80063e8:	61fb      	str	r3, [r7, #28]
 80063ea:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063ec:	69b9      	ldr	r1, [r7, #24]
 80063ee:	69fa      	ldr	r2, [r7, #28]
 80063f0:	e841 2300 	strex	r3, r2, [r1]
 80063f4:	617b      	str	r3, [r7, #20]
   return(result);
 80063f6:	697b      	ldr	r3, [r7, #20]
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d1e6      	bne.n	80063ca <UART_TxISR_8BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 80063fc:	e021      	b.n	8006442 <UART_TxISR_8BIT_FIFOEN+0xd4>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	69db      	ldr	r3, [r3, #28]
 8006404:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006408:	2b00      	cmp	r3, #0
 800640a:	d013      	beq.n	8006434 <UART_TxISR_8BIT_FIFOEN+0xc6>
      {
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006410:	781a      	ldrb	r2, [r3, #0]
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr++;
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800641c:	1c5a      	adds	r2, r3, #1
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006428:	b29b      	uxth	r3, r3
 800642a:	3b01      	subs	r3, #1
 800642c:	b29a      	uxth	r2, r3
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8006434:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8006436:	3b01      	subs	r3, #1
 8006438:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800643a:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800643c:	2b00      	cmp	r3, #0
 800643e:	d1a4      	bne.n	800638a <UART_TxISR_8BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 8006440:	e7ff      	b.n	8006442 <UART_TxISR_8BIT_FIFOEN+0xd4>
 8006442:	bf00      	nop
 8006444:	3744      	adds	r7, #68	@ 0x44
 8006446:	46bd      	mov	sp, r7
 8006448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800644c:	4770      	bx	lr

0800644e <UART_TxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800644e:	b480      	push	{r7}
 8006450:	b091      	sub	sp, #68	@ 0x44
 8006452:	af00      	add	r7, sp, #0
 8006454:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800645c:	2b21      	cmp	r3, #33	@ 0x21
 800645e:	d165      	bne.n	800652c <UART_TxISR_16BIT_FIFOEN+0xde>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8006466:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8006468:	e05c      	b.n	8006524 <UART_TxISR_16BIT_FIFOEN+0xd6>
    {
      if (huart->TxXferCount == 0U)
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006470:	b29b      	uxth	r3, r3
 8006472:	2b00      	cmp	r3, #0
 8006474:	d133      	bne.n	80064de <UART_TxISR_16BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	3308      	adds	r3, #8
 800647c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800647e:	6a3b      	ldr	r3, [r7, #32]
 8006480:	e853 3f00 	ldrex	r3, [r3]
 8006484:	61fb      	str	r3, [r7, #28]
   return(result);
 8006486:	69fb      	ldr	r3, [r7, #28]
 8006488:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800648c:	637b      	str	r3, [r7, #52]	@ 0x34
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	3308      	adds	r3, #8
 8006494:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006496:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006498:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800649a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800649c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800649e:	e841 2300 	strex	r3, r2, [r1]
 80064a2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80064a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d1e5      	bne.n	8006476 <UART_TxISR_16BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	e853 3f00 	ldrex	r3, [r3]
 80064b6:	60bb      	str	r3, [r7, #8]
   return(result);
 80064b8:	68bb      	ldr	r3, [r7, #8]
 80064ba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80064be:	633b      	str	r3, [r7, #48]	@ 0x30
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	461a      	mov	r2, r3
 80064c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064c8:	61bb      	str	r3, [r7, #24]
 80064ca:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064cc:	6979      	ldr	r1, [r7, #20]
 80064ce:	69ba      	ldr	r2, [r7, #24]
 80064d0:	e841 2300 	strex	r3, r2, [r1]
 80064d4:	613b      	str	r3, [r7, #16]
   return(result);
 80064d6:	693b      	ldr	r3, [r7, #16]
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d1e6      	bne.n	80064aa <UART_TxISR_16BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 80064dc:	e026      	b.n	800652c <UART_TxISR_16BIT_FIFOEN+0xde>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	69db      	ldr	r3, [r3, #28]
 80064e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d018      	beq.n	800651e <UART_TxISR_16BIT_FIFOEN+0xd0>
      {
        tmp = (const uint16_t *) huart->pTxBuffPtr;
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80064f0:	63bb      	str	r3, [r7, #56]	@ 0x38
        huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 80064f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064f4:	881b      	ldrh	r3, [r3, #0]
 80064f6:	461a      	mov	r2, r3
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006500:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr += 2U;
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006506:	1c9a      	adds	r2, r3, #2
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006512:	b29b      	uxth	r3, r3
 8006514:	3b01      	subs	r3, #1
 8006516:	b29a      	uxth	r2, r3
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800651e:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8006520:	3b01      	subs	r3, #1
 8006522:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8006524:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8006526:	2b00      	cmp	r3, #0
 8006528:	d19f      	bne.n	800646a <UART_TxISR_16BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 800652a:	e7ff      	b.n	800652c <UART_TxISR_16BIT_FIFOEN+0xde>
 800652c:	bf00      	nop
 800652e:	3744      	adds	r7, #68	@ 0x44
 8006530:	46bd      	mov	sp, r7
 8006532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006536:	4770      	bx	lr

08006538 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8006538:	b480      	push	{r7}
 800653a:	b085      	sub	sp, #20
 800653c:	af00      	add	r7, sp, #0
 800653e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006546:	2b01      	cmp	r3, #1
 8006548:	d101      	bne.n	800654e <HAL_UARTEx_DisableFifoMode+0x16>
 800654a:	2302      	movs	r3, #2
 800654c:	e027      	b.n	800659e <HAL_UARTEx_DisableFifoMode+0x66>
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	2201      	movs	r2, #1
 8006552:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	2224      	movs	r2, #36	@ 0x24
 800655a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	681a      	ldr	r2, [r3, #0]
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	f022 0201 	bic.w	r2, r2, #1
 8006574:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800657c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	2200      	movs	r2, #0
 8006582:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	68fa      	ldr	r2, [r7, #12]
 800658a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	2220      	movs	r2, #32
 8006590:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	2200      	movs	r2, #0
 8006598:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800659c:	2300      	movs	r3, #0
}
 800659e:	4618      	mov	r0, r3
 80065a0:	3714      	adds	r7, #20
 80065a2:	46bd      	mov	sp, r7
 80065a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065a8:	4770      	bx	lr

080065aa <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80065aa:	b580      	push	{r7, lr}
 80065ac:	b084      	sub	sp, #16
 80065ae:	af00      	add	r7, sp, #0
 80065b0:	6078      	str	r0, [r7, #4]
 80065b2:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80065ba:	2b01      	cmp	r3, #1
 80065bc:	d101      	bne.n	80065c2 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80065be:	2302      	movs	r3, #2
 80065c0:	e02d      	b.n	800661e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	2201      	movs	r2, #1
 80065c6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	2224      	movs	r2, #36	@ 0x24
 80065ce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	681a      	ldr	r2, [r3, #0]
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	f022 0201 	bic.w	r2, r2, #1
 80065e8:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	689b      	ldr	r3, [r3, #8]
 80065f0:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	683a      	ldr	r2, [r7, #0]
 80065fa:	430a      	orrs	r2, r1
 80065fc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80065fe:	6878      	ldr	r0, [r7, #4]
 8006600:	f000 f850 	bl	80066a4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	68fa      	ldr	r2, [r7, #12]
 800660a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	2220      	movs	r2, #32
 8006610:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	2200      	movs	r2, #0
 8006618:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800661c:	2300      	movs	r3, #0
}
 800661e:	4618      	mov	r0, r3
 8006620:	3710      	adds	r7, #16
 8006622:	46bd      	mov	sp, r7
 8006624:	bd80      	pop	{r7, pc}

08006626 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006626:	b580      	push	{r7, lr}
 8006628:	b084      	sub	sp, #16
 800662a:	af00      	add	r7, sp, #0
 800662c:	6078      	str	r0, [r7, #4]
 800662e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006636:	2b01      	cmp	r3, #1
 8006638:	d101      	bne.n	800663e <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800663a:	2302      	movs	r3, #2
 800663c:	e02d      	b.n	800669a <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	2201      	movs	r2, #1
 8006642:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	2224      	movs	r2, #36	@ 0x24
 800664a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	681a      	ldr	r2, [r3, #0]
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	f022 0201 	bic.w	r2, r2, #1
 8006664:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	689b      	ldr	r3, [r3, #8]
 800666c:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	683a      	ldr	r2, [r7, #0]
 8006676:	430a      	orrs	r2, r1
 8006678:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800667a:	6878      	ldr	r0, [r7, #4]
 800667c:	f000 f812 	bl	80066a4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	68fa      	ldr	r2, [r7, #12]
 8006686:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	2220      	movs	r2, #32
 800668c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	2200      	movs	r2, #0
 8006694:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006698:	2300      	movs	r3, #0
}
 800669a:	4618      	mov	r0, r3
 800669c:	3710      	adds	r7, #16
 800669e:	46bd      	mov	sp, r7
 80066a0:	bd80      	pop	{r7, pc}
	...

080066a4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80066a4:	b480      	push	{r7}
 80066a6:	b085      	sub	sp, #20
 80066a8:	af00      	add	r7, sp, #0
 80066aa:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d108      	bne.n	80066c6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	2201      	movs	r2, #1
 80066b8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	2201      	movs	r2, #1
 80066c0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80066c4:	e031      	b.n	800672a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80066c6:	2310      	movs	r3, #16
 80066c8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80066ca:	2310      	movs	r3, #16
 80066cc:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	689b      	ldr	r3, [r3, #8]
 80066d4:	0e5b      	lsrs	r3, r3, #25
 80066d6:	b2db      	uxtb	r3, r3
 80066d8:	f003 0307 	and.w	r3, r3, #7
 80066dc:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	689b      	ldr	r3, [r3, #8]
 80066e4:	0f5b      	lsrs	r3, r3, #29
 80066e6:	b2db      	uxtb	r3, r3
 80066e8:	f003 0307 	and.w	r3, r3, #7
 80066ec:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80066ee:	7bbb      	ldrb	r3, [r7, #14]
 80066f0:	7b3a      	ldrb	r2, [r7, #12]
 80066f2:	4911      	ldr	r1, [pc, #68]	@ (8006738 <UARTEx_SetNbDataToProcess+0x94>)
 80066f4:	5c8a      	ldrb	r2, [r1, r2]
 80066f6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80066fa:	7b3a      	ldrb	r2, [r7, #12]
 80066fc:	490f      	ldr	r1, [pc, #60]	@ (800673c <UARTEx_SetNbDataToProcess+0x98>)
 80066fe:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006700:	fb93 f3f2 	sdiv	r3, r3, r2
 8006704:	b29a      	uxth	r2, r3
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800670c:	7bfb      	ldrb	r3, [r7, #15]
 800670e:	7b7a      	ldrb	r2, [r7, #13]
 8006710:	4909      	ldr	r1, [pc, #36]	@ (8006738 <UARTEx_SetNbDataToProcess+0x94>)
 8006712:	5c8a      	ldrb	r2, [r1, r2]
 8006714:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006718:	7b7a      	ldrb	r2, [r7, #13]
 800671a:	4908      	ldr	r1, [pc, #32]	@ (800673c <UARTEx_SetNbDataToProcess+0x98>)
 800671c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800671e:	fb93 f3f2 	sdiv	r3, r3, r2
 8006722:	b29a      	uxth	r2, r3
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800672a:	bf00      	nop
 800672c:	3714      	adds	r7, #20
 800672e:	46bd      	mov	sp, r7
 8006730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006734:	4770      	bx	lr
 8006736:	bf00      	nop
 8006738:	08009628 	.word	0x08009628
 800673c:	08009630 	.word	0x08009630

08006740 <__NVIC_SetPriority>:
{
 8006740:	b480      	push	{r7}
 8006742:	b083      	sub	sp, #12
 8006744:	af00      	add	r7, sp, #0
 8006746:	4603      	mov	r3, r0
 8006748:	6039      	str	r1, [r7, #0]
 800674a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800674c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006750:	2b00      	cmp	r3, #0
 8006752:	db0a      	blt.n	800676a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006754:	683b      	ldr	r3, [r7, #0]
 8006756:	b2da      	uxtb	r2, r3
 8006758:	490c      	ldr	r1, [pc, #48]	@ (800678c <__NVIC_SetPriority+0x4c>)
 800675a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800675e:	0112      	lsls	r2, r2, #4
 8006760:	b2d2      	uxtb	r2, r2
 8006762:	440b      	add	r3, r1
 8006764:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8006768:	e00a      	b.n	8006780 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800676a:	683b      	ldr	r3, [r7, #0]
 800676c:	b2da      	uxtb	r2, r3
 800676e:	4908      	ldr	r1, [pc, #32]	@ (8006790 <__NVIC_SetPriority+0x50>)
 8006770:	88fb      	ldrh	r3, [r7, #6]
 8006772:	f003 030f 	and.w	r3, r3, #15
 8006776:	3b04      	subs	r3, #4
 8006778:	0112      	lsls	r2, r2, #4
 800677a:	b2d2      	uxtb	r2, r2
 800677c:	440b      	add	r3, r1
 800677e:	761a      	strb	r2, [r3, #24]
}
 8006780:	bf00      	nop
 8006782:	370c      	adds	r7, #12
 8006784:	46bd      	mov	sp, r7
 8006786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800678a:	4770      	bx	lr
 800678c:	e000e100 	.word	0xe000e100
 8006790:	e000ed00 	.word	0xe000ed00

08006794 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8006794:	b580      	push	{r7, lr}
 8006796:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8006798:	4b05      	ldr	r3, [pc, #20]	@ (80067b0 <SysTick_Handler+0x1c>)
 800679a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800679c:	f002 f988 	bl	8008ab0 <xTaskGetSchedulerState>
 80067a0:	4603      	mov	r3, r0
 80067a2:	2b01      	cmp	r3, #1
 80067a4:	d001      	beq.n	80067aa <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80067a6:	f000 fd9f 	bl	80072e8 <xPortSysTickHandler>
  }
}
 80067aa:	bf00      	nop
 80067ac:	bd80      	pop	{r7, pc}
 80067ae:	bf00      	nop
 80067b0:	e000e010 	.word	0xe000e010

080067b4 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80067b4:	b580      	push	{r7, lr}
 80067b6:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80067b8:	2100      	movs	r1, #0
 80067ba:	f06f 0004 	mvn.w	r0, #4
 80067be:	f7ff ffbf 	bl	8006740 <__NVIC_SetPriority>
#endif
}
 80067c2:	bf00      	nop
 80067c4:	bd80      	pop	{r7, pc}
	...

080067c8 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80067c8:	b480      	push	{r7}
 80067ca:	b083      	sub	sp, #12
 80067cc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80067ce:	f3ef 8305 	mrs	r3, IPSR
 80067d2:	603b      	str	r3, [r7, #0]
  return(result);
 80067d4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d003      	beq.n	80067e2 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80067da:	f06f 0305 	mvn.w	r3, #5
 80067de:	607b      	str	r3, [r7, #4]
 80067e0:	e00c      	b.n	80067fc <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80067e2:	4b0a      	ldr	r3, [pc, #40]	@ (800680c <osKernelInitialize+0x44>)
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d105      	bne.n	80067f6 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80067ea:	4b08      	ldr	r3, [pc, #32]	@ (800680c <osKernelInitialize+0x44>)
 80067ec:	2201      	movs	r2, #1
 80067ee:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80067f0:	2300      	movs	r3, #0
 80067f2:	607b      	str	r3, [r7, #4]
 80067f4:	e002      	b.n	80067fc <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80067f6:	f04f 33ff 	mov.w	r3, #4294967295
 80067fa:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80067fc:	687b      	ldr	r3, [r7, #4]
}
 80067fe:	4618      	mov	r0, r3
 8006800:	370c      	adds	r7, #12
 8006802:	46bd      	mov	sp, r7
 8006804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006808:	4770      	bx	lr
 800680a:	bf00      	nop
 800680c:	240002a4 	.word	0x240002a4

08006810 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8006810:	b580      	push	{r7, lr}
 8006812:	b082      	sub	sp, #8
 8006814:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006816:	f3ef 8305 	mrs	r3, IPSR
 800681a:	603b      	str	r3, [r7, #0]
  return(result);
 800681c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800681e:	2b00      	cmp	r3, #0
 8006820:	d003      	beq.n	800682a <osKernelStart+0x1a>
    stat = osErrorISR;
 8006822:	f06f 0305 	mvn.w	r3, #5
 8006826:	607b      	str	r3, [r7, #4]
 8006828:	e010      	b.n	800684c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800682a:	4b0b      	ldr	r3, [pc, #44]	@ (8006858 <osKernelStart+0x48>)
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	2b01      	cmp	r3, #1
 8006830:	d109      	bne.n	8006846 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8006832:	f7ff ffbf 	bl	80067b4 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8006836:	4b08      	ldr	r3, [pc, #32]	@ (8006858 <osKernelStart+0x48>)
 8006838:	2202      	movs	r2, #2
 800683a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800683c:	f001 fcd4 	bl	80081e8 <vTaskStartScheduler>
      stat = osOK;
 8006840:	2300      	movs	r3, #0
 8006842:	607b      	str	r3, [r7, #4]
 8006844:	e002      	b.n	800684c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8006846:	f04f 33ff 	mov.w	r3, #4294967295
 800684a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800684c:	687b      	ldr	r3, [r7, #4]
}
 800684e:	4618      	mov	r0, r3
 8006850:	3708      	adds	r7, #8
 8006852:	46bd      	mov	sp, r7
 8006854:	bd80      	pop	{r7, pc}
 8006856:	bf00      	nop
 8006858:	240002a4 	.word	0x240002a4

0800685c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800685c:	b580      	push	{r7, lr}
 800685e:	b08e      	sub	sp, #56	@ 0x38
 8006860:	af04      	add	r7, sp, #16
 8006862:	60f8      	str	r0, [r7, #12]
 8006864:	60b9      	str	r1, [r7, #8]
 8006866:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8006868:	2300      	movs	r3, #0
 800686a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800686c:	f3ef 8305 	mrs	r3, IPSR
 8006870:	617b      	str	r3, [r7, #20]
  return(result);
 8006872:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8006874:	2b00      	cmp	r3, #0
 8006876:	d17e      	bne.n	8006976 <osThreadNew+0x11a>
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	2b00      	cmp	r3, #0
 800687c:	d07b      	beq.n	8006976 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800687e:	2380      	movs	r3, #128	@ 0x80
 8006880:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8006882:	2318      	movs	r3, #24
 8006884:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8006886:	2300      	movs	r3, #0
 8006888:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800688a:	f04f 33ff 	mov.w	r3, #4294967295
 800688e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	2b00      	cmp	r3, #0
 8006894:	d045      	beq.n	8006922 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	2b00      	cmp	r3, #0
 800689c:	d002      	beq.n	80068a4 <osThreadNew+0x48>
        name = attr->name;
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	699b      	ldr	r3, [r3, #24]
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d002      	beq.n	80068b2 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	699b      	ldr	r3, [r3, #24]
 80068b0:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80068b2:	69fb      	ldr	r3, [r7, #28]
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d008      	beq.n	80068ca <osThreadNew+0x6e>
 80068b8:	69fb      	ldr	r3, [r7, #28]
 80068ba:	2b38      	cmp	r3, #56	@ 0x38
 80068bc:	d805      	bhi.n	80068ca <osThreadNew+0x6e>
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	685b      	ldr	r3, [r3, #4]
 80068c2:	f003 0301 	and.w	r3, r3, #1
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d001      	beq.n	80068ce <osThreadNew+0x72>
        return (NULL);
 80068ca:	2300      	movs	r3, #0
 80068cc:	e054      	b.n	8006978 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	695b      	ldr	r3, [r3, #20]
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d003      	beq.n	80068de <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	695b      	ldr	r3, [r3, #20]
 80068da:	089b      	lsrs	r3, r3, #2
 80068dc:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	689b      	ldr	r3, [r3, #8]
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d00e      	beq.n	8006904 <osThreadNew+0xa8>
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	68db      	ldr	r3, [r3, #12]
 80068ea:	2ba7      	cmp	r3, #167	@ 0xa7
 80068ec:	d90a      	bls.n	8006904 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d006      	beq.n	8006904 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	695b      	ldr	r3, [r3, #20]
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d002      	beq.n	8006904 <osThreadNew+0xa8>
        mem = 1;
 80068fe:	2301      	movs	r3, #1
 8006900:	61bb      	str	r3, [r7, #24]
 8006902:	e010      	b.n	8006926 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	689b      	ldr	r3, [r3, #8]
 8006908:	2b00      	cmp	r3, #0
 800690a:	d10c      	bne.n	8006926 <osThreadNew+0xca>
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	68db      	ldr	r3, [r3, #12]
 8006910:	2b00      	cmp	r3, #0
 8006912:	d108      	bne.n	8006926 <osThreadNew+0xca>
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	691b      	ldr	r3, [r3, #16]
 8006918:	2b00      	cmp	r3, #0
 800691a:	d104      	bne.n	8006926 <osThreadNew+0xca>
          mem = 0;
 800691c:	2300      	movs	r3, #0
 800691e:	61bb      	str	r3, [r7, #24]
 8006920:	e001      	b.n	8006926 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8006922:	2300      	movs	r3, #0
 8006924:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8006926:	69bb      	ldr	r3, [r7, #24]
 8006928:	2b01      	cmp	r3, #1
 800692a:	d110      	bne.n	800694e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8006930:	687a      	ldr	r2, [r7, #4]
 8006932:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006934:	9202      	str	r2, [sp, #8]
 8006936:	9301      	str	r3, [sp, #4]
 8006938:	69fb      	ldr	r3, [r7, #28]
 800693a:	9300      	str	r3, [sp, #0]
 800693c:	68bb      	ldr	r3, [r7, #8]
 800693e:	6a3a      	ldr	r2, [r7, #32]
 8006940:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006942:	68f8      	ldr	r0, [r7, #12]
 8006944:	f001 fa5c 	bl	8007e00 <xTaskCreateStatic>
 8006948:	4603      	mov	r3, r0
 800694a:	613b      	str	r3, [r7, #16]
 800694c:	e013      	b.n	8006976 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800694e:	69bb      	ldr	r3, [r7, #24]
 8006950:	2b00      	cmp	r3, #0
 8006952:	d110      	bne.n	8006976 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8006954:	6a3b      	ldr	r3, [r7, #32]
 8006956:	b29a      	uxth	r2, r3
 8006958:	f107 0310 	add.w	r3, r7, #16
 800695c:	9301      	str	r3, [sp, #4]
 800695e:	69fb      	ldr	r3, [r7, #28]
 8006960:	9300      	str	r3, [sp, #0]
 8006962:	68bb      	ldr	r3, [r7, #8]
 8006964:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006966:	68f8      	ldr	r0, [r7, #12]
 8006968:	f001 faaa 	bl	8007ec0 <xTaskCreate>
 800696c:	4603      	mov	r3, r0
 800696e:	2b01      	cmp	r3, #1
 8006970:	d001      	beq.n	8006976 <osThreadNew+0x11a>
            hTask = NULL;
 8006972:	2300      	movs	r3, #0
 8006974:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8006976:	693b      	ldr	r3, [r7, #16]
}
 8006978:	4618      	mov	r0, r3
 800697a:	3728      	adds	r7, #40	@ 0x28
 800697c:	46bd      	mov	sp, r7
 800697e:	bd80      	pop	{r7, pc}

08006980 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8006980:	b580      	push	{r7, lr}
 8006982:	b084      	sub	sp, #16
 8006984:	af00      	add	r7, sp, #0
 8006986:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006988:	f3ef 8305 	mrs	r3, IPSR
 800698c:	60bb      	str	r3, [r7, #8]
  return(result);
 800698e:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006990:	2b00      	cmp	r3, #0
 8006992:	d003      	beq.n	800699c <osDelay+0x1c>
    stat = osErrorISR;
 8006994:	f06f 0305 	mvn.w	r3, #5
 8006998:	60fb      	str	r3, [r7, #12]
 800699a:	e007      	b.n	80069ac <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800699c:	2300      	movs	r3, #0
 800699e:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d002      	beq.n	80069ac <osDelay+0x2c>
      vTaskDelay(ticks);
 80069a6:	6878      	ldr	r0, [r7, #4]
 80069a8:	f001 fbe8 	bl	800817c <vTaskDelay>
    }
  }

  return (stat);
 80069ac:	68fb      	ldr	r3, [r7, #12]
}
 80069ae:	4618      	mov	r0, r3
 80069b0:	3710      	adds	r7, #16
 80069b2:	46bd      	mov	sp, r7
 80069b4:	bd80      	pop	{r7, pc}
	...

080069b8 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80069b8:	b480      	push	{r7}
 80069ba:	b085      	sub	sp, #20
 80069bc:	af00      	add	r7, sp, #0
 80069be:	60f8      	str	r0, [r7, #12]
 80069c0:	60b9      	str	r1, [r7, #8]
 80069c2:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	4a07      	ldr	r2, [pc, #28]	@ (80069e4 <vApplicationGetIdleTaskMemory+0x2c>)
 80069c8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80069ca:	68bb      	ldr	r3, [r7, #8]
 80069cc:	4a06      	ldr	r2, [pc, #24]	@ (80069e8 <vApplicationGetIdleTaskMemory+0x30>)
 80069ce:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	2280      	movs	r2, #128	@ 0x80
 80069d4:	601a      	str	r2, [r3, #0]
}
 80069d6:	bf00      	nop
 80069d8:	3714      	adds	r7, #20
 80069da:	46bd      	mov	sp, r7
 80069dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069e0:	4770      	bx	lr
 80069e2:	bf00      	nop
 80069e4:	240002a8 	.word	0x240002a8
 80069e8:	24000350 	.word	0x24000350

080069ec <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80069ec:	b480      	push	{r7}
 80069ee:	b085      	sub	sp, #20
 80069f0:	af00      	add	r7, sp, #0
 80069f2:	60f8      	str	r0, [r7, #12]
 80069f4:	60b9      	str	r1, [r7, #8]
 80069f6:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	4a07      	ldr	r2, [pc, #28]	@ (8006a18 <vApplicationGetTimerTaskMemory+0x2c>)
 80069fc:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80069fe:	68bb      	ldr	r3, [r7, #8]
 8006a00:	4a06      	ldr	r2, [pc, #24]	@ (8006a1c <vApplicationGetTimerTaskMemory+0x30>)
 8006a02:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006a0a:	601a      	str	r2, [r3, #0]
}
 8006a0c:	bf00      	nop
 8006a0e:	3714      	adds	r7, #20
 8006a10:	46bd      	mov	sp, r7
 8006a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a16:	4770      	bx	lr
 8006a18:	24000550 	.word	0x24000550
 8006a1c:	240005f8 	.word	0x240005f8

08006a20 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006a20:	b580      	push	{r7, lr}
 8006a22:	b08a      	sub	sp, #40	@ 0x28
 8006a24:	af00      	add	r7, sp, #0
 8006a26:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006a28:	2300      	movs	r3, #0
 8006a2a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006a2c:	f001 fc4c 	bl	80082c8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006a30:	4b5c      	ldr	r3, [pc, #368]	@ (8006ba4 <pvPortMalloc+0x184>)
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	d101      	bne.n	8006a3c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006a38:	f000 f924 	bl	8006c84 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006a3c:	4b5a      	ldr	r3, [pc, #360]	@ (8006ba8 <pvPortMalloc+0x188>)
 8006a3e:	681a      	ldr	r2, [r3, #0]
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	4013      	ands	r3, r2
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	f040 8095 	bne.w	8006b74 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	d01e      	beq.n	8006a8e <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8006a50:	2208      	movs	r2, #8
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	4413      	add	r3, r2
 8006a56:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	f003 0307 	and.w	r3, r3, #7
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d015      	beq.n	8006a8e <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	f023 0307 	bic.w	r3, r3, #7
 8006a68:	3308      	adds	r3, #8
 8006a6a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	f003 0307 	and.w	r3, r3, #7
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d00b      	beq.n	8006a8e <pvPortMalloc+0x6e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006a76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a7a:	f383 8811 	msr	BASEPRI, r3
 8006a7e:	f3bf 8f6f 	isb	sy
 8006a82:	f3bf 8f4f 	dsb	sy
 8006a86:	617b      	str	r3, [r7, #20]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8006a88:	bf00      	nop
 8006a8a:	bf00      	nop
 8006a8c:	e7fd      	b.n	8006a8a <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	d06f      	beq.n	8006b74 <pvPortMalloc+0x154>
 8006a94:	4b45      	ldr	r3, [pc, #276]	@ (8006bac <pvPortMalloc+0x18c>)
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	687a      	ldr	r2, [r7, #4]
 8006a9a:	429a      	cmp	r2, r3
 8006a9c:	d86a      	bhi.n	8006b74 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8006a9e:	4b44      	ldr	r3, [pc, #272]	@ (8006bb0 <pvPortMalloc+0x190>)
 8006aa0:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8006aa2:	4b43      	ldr	r3, [pc, #268]	@ (8006bb0 <pvPortMalloc+0x190>)
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006aa8:	e004      	b.n	8006ab4 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8006aaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006aac:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8006aae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006ab4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ab6:	685b      	ldr	r3, [r3, #4]
 8006ab8:	687a      	ldr	r2, [r7, #4]
 8006aba:	429a      	cmp	r2, r3
 8006abc:	d903      	bls.n	8006ac6 <pvPortMalloc+0xa6>
 8006abe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d1f1      	bne.n	8006aaa <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006ac6:	4b37      	ldr	r3, [pc, #220]	@ (8006ba4 <pvPortMalloc+0x184>)
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006acc:	429a      	cmp	r2, r3
 8006ace:	d051      	beq.n	8006b74 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006ad0:	6a3b      	ldr	r3, [r7, #32]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	2208      	movs	r2, #8
 8006ad6:	4413      	add	r3, r2
 8006ad8:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006ada:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006adc:	681a      	ldr	r2, [r3, #0]
 8006ade:	6a3b      	ldr	r3, [r7, #32]
 8006ae0:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006ae2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ae4:	685a      	ldr	r2, [r3, #4]
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	1ad2      	subs	r2, r2, r3
 8006aea:	2308      	movs	r3, #8
 8006aec:	005b      	lsls	r3, r3, #1
 8006aee:	429a      	cmp	r2, r3
 8006af0:	d920      	bls.n	8006b34 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006af2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	4413      	add	r3, r2
 8006af8:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006afa:	69bb      	ldr	r3, [r7, #24]
 8006afc:	f003 0307 	and.w	r3, r3, #7
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d00b      	beq.n	8006b1c <pvPortMalloc+0xfc>
	__asm volatile
 8006b04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b08:	f383 8811 	msr	BASEPRI, r3
 8006b0c:	f3bf 8f6f 	isb	sy
 8006b10:	f3bf 8f4f 	dsb	sy
 8006b14:	613b      	str	r3, [r7, #16]
}
 8006b16:	bf00      	nop
 8006b18:	bf00      	nop
 8006b1a:	e7fd      	b.n	8006b18 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006b1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b1e:	685a      	ldr	r2, [r3, #4]
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	1ad2      	subs	r2, r2, r3
 8006b24:	69bb      	ldr	r3, [r7, #24]
 8006b26:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006b28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b2a:	687a      	ldr	r2, [r7, #4]
 8006b2c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006b2e:	69b8      	ldr	r0, [r7, #24]
 8006b30:	f000 f90a 	bl	8006d48 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006b34:	4b1d      	ldr	r3, [pc, #116]	@ (8006bac <pvPortMalloc+0x18c>)
 8006b36:	681a      	ldr	r2, [r3, #0]
 8006b38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b3a:	685b      	ldr	r3, [r3, #4]
 8006b3c:	1ad3      	subs	r3, r2, r3
 8006b3e:	4a1b      	ldr	r2, [pc, #108]	@ (8006bac <pvPortMalloc+0x18c>)
 8006b40:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006b42:	4b1a      	ldr	r3, [pc, #104]	@ (8006bac <pvPortMalloc+0x18c>)
 8006b44:	681a      	ldr	r2, [r3, #0]
 8006b46:	4b1b      	ldr	r3, [pc, #108]	@ (8006bb4 <pvPortMalloc+0x194>)
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	429a      	cmp	r2, r3
 8006b4c:	d203      	bcs.n	8006b56 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006b4e:	4b17      	ldr	r3, [pc, #92]	@ (8006bac <pvPortMalloc+0x18c>)
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	4a18      	ldr	r2, [pc, #96]	@ (8006bb4 <pvPortMalloc+0x194>)
 8006b54:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006b56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b58:	685a      	ldr	r2, [r3, #4]
 8006b5a:	4b13      	ldr	r3, [pc, #76]	@ (8006ba8 <pvPortMalloc+0x188>)
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	431a      	orrs	r2, r3
 8006b60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b62:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006b64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b66:	2200      	movs	r2, #0
 8006b68:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8006b6a:	4b13      	ldr	r3, [pc, #76]	@ (8006bb8 <pvPortMalloc+0x198>)
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	3301      	adds	r3, #1
 8006b70:	4a11      	ldr	r2, [pc, #68]	@ (8006bb8 <pvPortMalloc+0x198>)
 8006b72:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006b74:	f001 fbb6 	bl	80082e4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006b78:	69fb      	ldr	r3, [r7, #28]
 8006b7a:	f003 0307 	and.w	r3, r3, #7
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d00b      	beq.n	8006b9a <pvPortMalloc+0x17a>
	__asm volatile
 8006b82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b86:	f383 8811 	msr	BASEPRI, r3
 8006b8a:	f3bf 8f6f 	isb	sy
 8006b8e:	f3bf 8f4f 	dsb	sy
 8006b92:	60fb      	str	r3, [r7, #12]
}
 8006b94:	bf00      	nop
 8006b96:	bf00      	nop
 8006b98:	e7fd      	b.n	8006b96 <pvPortMalloc+0x176>
	return pvReturn;
 8006b9a:	69fb      	ldr	r3, [r7, #28]
}
 8006b9c:	4618      	mov	r0, r3
 8006b9e:	3728      	adds	r7, #40	@ 0x28
 8006ba0:	46bd      	mov	sp, r7
 8006ba2:	bd80      	pop	{r7, pc}
 8006ba4:	24004600 	.word	0x24004600
 8006ba8:	24004614 	.word	0x24004614
 8006bac:	24004604 	.word	0x24004604
 8006bb0:	240045f8 	.word	0x240045f8
 8006bb4:	24004608 	.word	0x24004608
 8006bb8:	2400460c 	.word	0x2400460c

08006bbc <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006bbc:	b580      	push	{r7, lr}
 8006bbe:	b086      	sub	sp, #24
 8006bc0:	af00      	add	r7, sp, #0
 8006bc2:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d04f      	beq.n	8006c6e <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006bce:	2308      	movs	r3, #8
 8006bd0:	425b      	negs	r3, r3
 8006bd2:	697a      	ldr	r2, [r7, #20]
 8006bd4:	4413      	add	r3, r2
 8006bd6:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006bd8:	697b      	ldr	r3, [r7, #20]
 8006bda:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006bdc:	693b      	ldr	r3, [r7, #16]
 8006bde:	685a      	ldr	r2, [r3, #4]
 8006be0:	4b25      	ldr	r3, [pc, #148]	@ (8006c78 <vPortFree+0xbc>)
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	4013      	ands	r3, r2
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d10b      	bne.n	8006c02 <vPortFree+0x46>
	__asm volatile
 8006bea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006bee:	f383 8811 	msr	BASEPRI, r3
 8006bf2:	f3bf 8f6f 	isb	sy
 8006bf6:	f3bf 8f4f 	dsb	sy
 8006bfa:	60fb      	str	r3, [r7, #12]
}
 8006bfc:	bf00      	nop
 8006bfe:	bf00      	nop
 8006c00:	e7fd      	b.n	8006bfe <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006c02:	693b      	ldr	r3, [r7, #16]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d00b      	beq.n	8006c22 <vPortFree+0x66>
	__asm volatile
 8006c0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c0e:	f383 8811 	msr	BASEPRI, r3
 8006c12:	f3bf 8f6f 	isb	sy
 8006c16:	f3bf 8f4f 	dsb	sy
 8006c1a:	60bb      	str	r3, [r7, #8]
}
 8006c1c:	bf00      	nop
 8006c1e:	bf00      	nop
 8006c20:	e7fd      	b.n	8006c1e <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006c22:	693b      	ldr	r3, [r7, #16]
 8006c24:	685a      	ldr	r2, [r3, #4]
 8006c26:	4b14      	ldr	r3, [pc, #80]	@ (8006c78 <vPortFree+0xbc>)
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	4013      	ands	r3, r2
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	d01e      	beq.n	8006c6e <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006c30:	693b      	ldr	r3, [r7, #16]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d11a      	bne.n	8006c6e <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006c38:	693b      	ldr	r3, [r7, #16]
 8006c3a:	685a      	ldr	r2, [r3, #4]
 8006c3c:	4b0e      	ldr	r3, [pc, #56]	@ (8006c78 <vPortFree+0xbc>)
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	43db      	mvns	r3, r3
 8006c42:	401a      	ands	r2, r3
 8006c44:	693b      	ldr	r3, [r7, #16]
 8006c46:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006c48:	f001 fb3e 	bl	80082c8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006c4c:	693b      	ldr	r3, [r7, #16]
 8006c4e:	685a      	ldr	r2, [r3, #4]
 8006c50:	4b0a      	ldr	r3, [pc, #40]	@ (8006c7c <vPortFree+0xc0>)
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	4413      	add	r3, r2
 8006c56:	4a09      	ldr	r2, [pc, #36]	@ (8006c7c <vPortFree+0xc0>)
 8006c58:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006c5a:	6938      	ldr	r0, [r7, #16]
 8006c5c:	f000 f874 	bl	8006d48 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8006c60:	4b07      	ldr	r3, [pc, #28]	@ (8006c80 <vPortFree+0xc4>)
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	3301      	adds	r3, #1
 8006c66:	4a06      	ldr	r2, [pc, #24]	@ (8006c80 <vPortFree+0xc4>)
 8006c68:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8006c6a:	f001 fb3b 	bl	80082e4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006c6e:	bf00      	nop
 8006c70:	3718      	adds	r7, #24
 8006c72:	46bd      	mov	sp, r7
 8006c74:	bd80      	pop	{r7, pc}
 8006c76:	bf00      	nop
 8006c78:	24004614 	.word	0x24004614
 8006c7c:	24004604 	.word	0x24004604
 8006c80:	24004610 	.word	0x24004610

08006c84 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006c84:	b480      	push	{r7}
 8006c86:	b085      	sub	sp, #20
 8006c88:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006c8a:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8006c8e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006c90:	4b27      	ldr	r3, [pc, #156]	@ (8006d30 <prvHeapInit+0xac>)
 8006c92:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	f003 0307 	and.w	r3, r3, #7
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	d00c      	beq.n	8006cb8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	3307      	adds	r3, #7
 8006ca2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	f023 0307 	bic.w	r3, r3, #7
 8006caa:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006cac:	68ba      	ldr	r2, [r7, #8]
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	1ad3      	subs	r3, r2, r3
 8006cb2:	4a1f      	ldr	r2, [pc, #124]	@ (8006d30 <prvHeapInit+0xac>)
 8006cb4:	4413      	add	r3, r2
 8006cb6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006cbc:	4a1d      	ldr	r2, [pc, #116]	@ (8006d34 <prvHeapInit+0xb0>)
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006cc2:	4b1c      	ldr	r3, [pc, #112]	@ (8006d34 <prvHeapInit+0xb0>)
 8006cc4:	2200      	movs	r2, #0
 8006cc6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	68ba      	ldr	r2, [r7, #8]
 8006ccc:	4413      	add	r3, r2
 8006cce:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006cd0:	2208      	movs	r2, #8
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	1a9b      	subs	r3, r3, r2
 8006cd6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	f023 0307 	bic.w	r3, r3, #7
 8006cde:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	4a15      	ldr	r2, [pc, #84]	@ (8006d38 <prvHeapInit+0xb4>)
 8006ce4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006ce6:	4b14      	ldr	r3, [pc, #80]	@ (8006d38 <prvHeapInit+0xb4>)
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	2200      	movs	r2, #0
 8006cec:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006cee:	4b12      	ldr	r3, [pc, #72]	@ (8006d38 <prvHeapInit+0xb4>)
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	2200      	movs	r2, #0
 8006cf4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006cfa:	683b      	ldr	r3, [r7, #0]
 8006cfc:	68fa      	ldr	r2, [r7, #12]
 8006cfe:	1ad2      	subs	r2, r2, r3
 8006d00:	683b      	ldr	r3, [r7, #0]
 8006d02:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006d04:	4b0c      	ldr	r3, [pc, #48]	@ (8006d38 <prvHeapInit+0xb4>)
 8006d06:	681a      	ldr	r2, [r3, #0]
 8006d08:	683b      	ldr	r3, [r7, #0]
 8006d0a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006d0c:	683b      	ldr	r3, [r7, #0]
 8006d0e:	685b      	ldr	r3, [r3, #4]
 8006d10:	4a0a      	ldr	r2, [pc, #40]	@ (8006d3c <prvHeapInit+0xb8>)
 8006d12:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006d14:	683b      	ldr	r3, [r7, #0]
 8006d16:	685b      	ldr	r3, [r3, #4]
 8006d18:	4a09      	ldr	r2, [pc, #36]	@ (8006d40 <prvHeapInit+0xbc>)
 8006d1a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006d1c:	4b09      	ldr	r3, [pc, #36]	@ (8006d44 <prvHeapInit+0xc0>)
 8006d1e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8006d22:	601a      	str	r2, [r3, #0]
}
 8006d24:	bf00      	nop
 8006d26:	3714      	adds	r7, #20
 8006d28:	46bd      	mov	sp, r7
 8006d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d2e:	4770      	bx	lr
 8006d30:	240009f8 	.word	0x240009f8
 8006d34:	240045f8 	.word	0x240045f8
 8006d38:	24004600 	.word	0x24004600
 8006d3c:	24004608 	.word	0x24004608
 8006d40:	24004604 	.word	0x24004604
 8006d44:	24004614 	.word	0x24004614

08006d48 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006d48:	b480      	push	{r7}
 8006d4a:	b085      	sub	sp, #20
 8006d4c:	af00      	add	r7, sp, #0
 8006d4e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006d50:	4b28      	ldr	r3, [pc, #160]	@ (8006df4 <prvInsertBlockIntoFreeList+0xac>)
 8006d52:	60fb      	str	r3, [r7, #12]
 8006d54:	e002      	b.n	8006d5c <prvInsertBlockIntoFreeList+0x14>
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	60fb      	str	r3, [r7, #12]
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	687a      	ldr	r2, [r7, #4]
 8006d62:	429a      	cmp	r2, r3
 8006d64:	d8f7      	bhi.n	8006d56 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	685b      	ldr	r3, [r3, #4]
 8006d6e:	68ba      	ldr	r2, [r7, #8]
 8006d70:	4413      	add	r3, r2
 8006d72:	687a      	ldr	r2, [r7, #4]
 8006d74:	429a      	cmp	r2, r3
 8006d76:	d108      	bne.n	8006d8a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	685a      	ldr	r2, [r3, #4]
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	685b      	ldr	r3, [r3, #4]
 8006d80:	441a      	add	r2, r3
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	685b      	ldr	r3, [r3, #4]
 8006d92:	68ba      	ldr	r2, [r7, #8]
 8006d94:	441a      	add	r2, r3
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	429a      	cmp	r2, r3
 8006d9c:	d118      	bne.n	8006dd0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	681a      	ldr	r2, [r3, #0]
 8006da2:	4b15      	ldr	r3, [pc, #84]	@ (8006df8 <prvInsertBlockIntoFreeList+0xb0>)
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	429a      	cmp	r2, r3
 8006da8:	d00d      	beq.n	8006dc6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	685a      	ldr	r2, [r3, #4]
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	685b      	ldr	r3, [r3, #4]
 8006db4:	441a      	add	r2, r3
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	681a      	ldr	r2, [r3, #0]
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	601a      	str	r2, [r3, #0]
 8006dc4:	e008      	b.n	8006dd8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006dc6:	4b0c      	ldr	r3, [pc, #48]	@ (8006df8 <prvInsertBlockIntoFreeList+0xb0>)
 8006dc8:	681a      	ldr	r2, [r3, #0]
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	601a      	str	r2, [r3, #0]
 8006dce:	e003      	b.n	8006dd8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	681a      	ldr	r2, [r3, #0]
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006dd8:	68fa      	ldr	r2, [r7, #12]
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	429a      	cmp	r2, r3
 8006dde:	d002      	beq.n	8006de6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	687a      	ldr	r2, [r7, #4]
 8006de4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006de6:	bf00      	nop
 8006de8:	3714      	adds	r7, #20
 8006dea:	46bd      	mov	sp, r7
 8006dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006df0:	4770      	bx	lr
 8006df2:	bf00      	nop
 8006df4:	240045f8 	.word	0x240045f8
 8006df8:	24004600 	.word	0x24004600

08006dfc <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006dfc:	b480      	push	{r7}
 8006dfe:	b083      	sub	sp, #12
 8006e00:	af00      	add	r7, sp, #0
 8006e02:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	f103 0208 	add.w	r2, r3, #8
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	f04f 32ff 	mov.w	r2, #4294967295
 8006e14:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	f103 0208 	add.w	r2, r3, #8
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	f103 0208 	add.w	r2, r3, #8
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	2200      	movs	r2, #0
 8006e2e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006e30:	bf00      	nop
 8006e32:	370c      	adds	r7, #12
 8006e34:	46bd      	mov	sp, r7
 8006e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e3a:	4770      	bx	lr

08006e3c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006e3c:	b480      	push	{r7}
 8006e3e:	b083      	sub	sp, #12
 8006e40:	af00      	add	r7, sp, #0
 8006e42:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	2200      	movs	r2, #0
 8006e48:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006e4a:	bf00      	nop
 8006e4c:	370c      	adds	r7, #12
 8006e4e:	46bd      	mov	sp, r7
 8006e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e54:	4770      	bx	lr

08006e56 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006e56:	b480      	push	{r7}
 8006e58:	b085      	sub	sp, #20
 8006e5a:	af00      	add	r7, sp, #0
 8006e5c:	6078      	str	r0, [r7, #4]
 8006e5e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	685b      	ldr	r3, [r3, #4]
 8006e64:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006e66:	683b      	ldr	r3, [r7, #0]
 8006e68:	68fa      	ldr	r2, [r7, #12]
 8006e6a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	689a      	ldr	r2, [r3, #8]
 8006e70:	683b      	ldr	r3, [r7, #0]
 8006e72:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	689b      	ldr	r3, [r3, #8]
 8006e78:	683a      	ldr	r2, [r7, #0]
 8006e7a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	683a      	ldr	r2, [r7, #0]
 8006e80:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8006e82:	683b      	ldr	r3, [r7, #0]
 8006e84:	687a      	ldr	r2, [r7, #4]
 8006e86:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	1c5a      	adds	r2, r3, #1
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	601a      	str	r2, [r3, #0]
}
 8006e92:	bf00      	nop
 8006e94:	3714      	adds	r7, #20
 8006e96:	46bd      	mov	sp, r7
 8006e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e9c:	4770      	bx	lr

08006e9e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006e9e:	b480      	push	{r7}
 8006ea0:	b085      	sub	sp, #20
 8006ea2:	af00      	add	r7, sp, #0
 8006ea4:	6078      	str	r0, [r7, #4]
 8006ea6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006ea8:	683b      	ldr	r3, [r7, #0]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006eae:	68bb      	ldr	r3, [r7, #8]
 8006eb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006eb4:	d103      	bne.n	8006ebe <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	691b      	ldr	r3, [r3, #16]
 8006eba:	60fb      	str	r3, [r7, #12]
 8006ebc:	e00c      	b.n	8006ed8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	3308      	adds	r3, #8
 8006ec2:	60fb      	str	r3, [r7, #12]
 8006ec4:	e002      	b.n	8006ecc <vListInsert+0x2e>
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	685b      	ldr	r3, [r3, #4]
 8006eca:	60fb      	str	r3, [r7, #12]
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	685b      	ldr	r3, [r3, #4]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	68ba      	ldr	r2, [r7, #8]
 8006ed4:	429a      	cmp	r2, r3
 8006ed6:	d2f6      	bcs.n	8006ec6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	685a      	ldr	r2, [r3, #4]
 8006edc:	683b      	ldr	r3, [r7, #0]
 8006ede:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006ee0:	683b      	ldr	r3, [r7, #0]
 8006ee2:	685b      	ldr	r3, [r3, #4]
 8006ee4:	683a      	ldr	r2, [r7, #0]
 8006ee6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006ee8:	683b      	ldr	r3, [r7, #0]
 8006eea:	68fa      	ldr	r2, [r7, #12]
 8006eec:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	683a      	ldr	r2, [r7, #0]
 8006ef2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8006ef4:	683b      	ldr	r3, [r7, #0]
 8006ef6:	687a      	ldr	r2, [r7, #4]
 8006ef8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	1c5a      	adds	r2, r3, #1
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	601a      	str	r2, [r3, #0]
}
 8006f04:	bf00      	nop
 8006f06:	3714      	adds	r7, #20
 8006f08:	46bd      	mov	sp, r7
 8006f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f0e:	4770      	bx	lr

08006f10 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006f10:	b480      	push	{r7}
 8006f12:	b085      	sub	sp, #20
 8006f14:	af00      	add	r7, sp, #0
 8006f16:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	691b      	ldr	r3, [r3, #16]
 8006f1c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	685b      	ldr	r3, [r3, #4]
 8006f22:	687a      	ldr	r2, [r7, #4]
 8006f24:	6892      	ldr	r2, [r2, #8]
 8006f26:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	689b      	ldr	r3, [r3, #8]
 8006f2c:	687a      	ldr	r2, [r7, #4]
 8006f2e:	6852      	ldr	r2, [r2, #4]
 8006f30:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	685b      	ldr	r3, [r3, #4]
 8006f36:	687a      	ldr	r2, [r7, #4]
 8006f38:	429a      	cmp	r2, r3
 8006f3a:	d103      	bne.n	8006f44 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	689a      	ldr	r2, [r3, #8]
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	2200      	movs	r2, #0
 8006f48:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	1e5a      	subs	r2, r3, #1
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	681b      	ldr	r3, [r3, #0]
}
 8006f58:	4618      	mov	r0, r3
 8006f5a:	3714      	adds	r7, #20
 8006f5c:	46bd      	mov	sp, r7
 8006f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f62:	4770      	bx	lr

08006f64 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006f64:	b480      	push	{r7}
 8006f66:	b085      	sub	sp, #20
 8006f68:	af00      	add	r7, sp, #0
 8006f6a:	60f8      	str	r0, [r7, #12]
 8006f6c:	60b9      	str	r1, [r7, #8]
 8006f6e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	3b04      	subs	r3, #4
 8006f74:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8006f7c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	3b04      	subs	r3, #4
 8006f82:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006f84:	68bb      	ldr	r3, [r7, #8]
 8006f86:	f023 0201 	bic.w	r2, r3, #1
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	3b04      	subs	r3, #4
 8006f92:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006f94:	4a0c      	ldr	r2, [pc, #48]	@ (8006fc8 <pxPortInitialiseStack+0x64>)
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	3b14      	subs	r3, #20
 8006f9e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006fa0:	687a      	ldr	r2, [r7, #4]
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	3b04      	subs	r3, #4
 8006faa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	f06f 0202 	mvn.w	r2, #2
 8006fb2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	3b20      	subs	r3, #32
 8006fb8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006fba:	68fb      	ldr	r3, [r7, #12]
}
 8006fbc:	4618      	mov	r0, r3
 8006fbe:	3714      	adds	r7, #20
 8006fc0:	46bd      	mov	sp, r7
 8006fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fc6:	4770      	bx	lr
 8006fc8:	08006fcd 	.word	0x08006fcd

08006fcc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006fcc:	b480      	push	{r7}
 8006fce:	b085      	sub	sp, #20
 8006fd0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8006fd2:	2300      	movs	r3, #0
 8006fd4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006fd6:	4b13      	ldr	r3, [pc, #76]	@ (8007024 <prvTaskExitError+0x58>)
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006fde:	d00b      	beq.n	8006ff8 <prvTaskExitError+0x2c>
	__asm volatile
 8006fe0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fe4:	f383 8811 	msr	BASEPRI, r3
 8006fe8:	f3bf 8f6f 	isb	sy
 8006fec:	f3bf 8f4f 	dsb	sy
 8006ff0:	60fb      	str	r3, [r7, #12]
}
 8006ff2:	bf00      	nop
 8006ff4:	bf00      	nop
 8006ff6:	e7fd      	b.n	8006ff4 <prvTaskExitError+0x28>
	__asm volatile
 8006ff8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ffc:	f383 8811 	msr	BASEPRI, r3
 8007000:	f3bf 8f6f 	isb	sy
 8007004:	f3bf 8f4f 	dsb	sy
 8007008:	60bb      	str	r3, [r7, #8]
}
 800700a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800700c:	bf00      	nop
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	2b00      	cmp	r3, #0
 8007012:	d0fc      	beq.n	800700e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007014:	bf00      	nop
 8007016:	bf00      	nop
 8007018:	3714      	adds	r7, #20
 800701a:	46bd      	mov	sp, r7
 800701c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007020:	4770      	bx	lr
 8007022:	bf00      	nop
 8007024:	24000010 	.word	0x24000010
	...

08007030 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007030:	4b07      	ldr	r3, [pc, #28]	@ (8007050 <pxCurrentTCBConst2>)
 8007032:	6819      	ldr	r1, [r3, #0]
 8007034:	6808      	ldr	r0, [r1, #0]
 8007036:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800703a:	f380 8809 	msr	PSP, r0
 800703e:	f3bf 8f6f 	isb	sy
 8007042:	f04f 0000 	mov.w	r0, #0
 8007046:	f380 8811 	msr	BASEPRI, r0
 800704a:	4770      	bx	lr
 800704c:	f3af 8000 	nop.w

08007050 <pxCurrentTCBConst2>:
 8007050:	24004660 	.word	0x24004660
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007054:	bf00      	nop
 8007056:	bf00      	nop

08007058 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007058:	4808      	ldr	r0, [pc, #32]	@ (800707c <prvPortStartFirstTask+0x24>)
 800705a:	6800      	ldr	r0, [r0, #0]
 800705c:	6800      	ldr	r0, [r0, #0]
 800705e:	f380 8808 	msr	MSP, r0
 8007062:	f04f 0000 	mov.w	r0, #0
 8007066:	f380 8814 	msr	CONTROL, r0
 800706a:	b662      	cpsie	i
 800706c:	b661      	cpsie	f
 800706e:	f3bf 8f4f 	dsb	sy
 8007072:	f3bf 8f6f 	isb	sy
 8007076:	df00      	svc	0
 8007078:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800707a:	bf00      	nop
 800707c:	e000ed08 	.word	0xe000ed08

08007080 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007080:	b580      	push	{r7, lr}
 8007082:	b086      	sub	sp, #24
 8007084:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007086:	4b47      	ldr	r3, [pc, #284]	@ (80071a4 <xPortStartScheduler+0x124>)
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	4a47      	ldr	r2, [pc, #284]	@ (80071a8 <xPortStartScheduler+0x128>)
 800708c:	4293      	cmp	r3, r2
 800708e:	d10b      	bne.n	80070a8 <xPortStartScheduler+0x28>
	__asm volatile
 8007090:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007094:	f383 8811 	msr	BASEPRI, r3
 8007098:	f3bf 8f6f 	isb	sy
 800709c:	f3bf 8f4f 	dsb	sy
 80070a0:	60fb      	str	r3, [r7, #12]
}
 80070a2:	bf00      	nop
 80070a4:	bf00      	nop
 80070a6:	e7fd      	b.n	80070a4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80070a8:	4b3e      	ldr	r3, [pc, #248]	@ (80071a4 <xPortStartScheduler+0x124>)
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	4a3f      	ldr	r2, [pc, #252]	@ (80071ac <xPortStartScheduler+0x12c>)
 80070ae:	4293      	cmp	r3, r2
 80070b0:	d10b      	bne.n	80070ca <xPortStartScheduler+0x4a>
	__asm volatile
 80070b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070b6:	f383 8811 	msr	BASEPRI, r3
 80070ba:	f3bf 8f6f 	isb	sy
 80070be:	f3bf 8f4f 	dsb	sy
 80070c2:	613b      	str	r3, [r7, #16]
}
 80070c4:	bf00      	nop
 80070c6:	bf00      	nop
 80070c8:	e7fd      	b.n	80070c6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80070ca:	4b39      	ldr	r3, [pc, #228]	@ (80071b0 <xPortStartScheduler+0x130>)
 80070cc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80070ce:	697b      	ldr	r3, [r7, #20]
 80070d0:	781b      	ldrb	r3, [r3, #0]
 80070d2:	b2db      	uxtb	r3, r3
 80070d4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80070d6:	697b      	ldr	r3, [r7, #20]
 80070d8:	22ff      	movs	r2, #255	@ 0xff
 80070da:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80070dc:	697b      	ldr	r3, [r7, #20]
 80070de:	781b      	ldrb	r3, [r3, #0]
 80070e0:	b2db      	uxtb	r3, r3
 80070e2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80070e4:	78fb      	ldrb	r3, [r7, #3]
 80070e6:	b2db      	uxtb	r3, r3
 80070e8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80070ec:	b2da      	uxtb	r2, r3
 80070ee:	4b31      	ldr	r3, [pc, #196]	@ (80071b4 <xPortStartScheduler+0x134>)
 80070f0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80070f2:	4b31      	ldr	r3, [pc, #196]	@ (80071b8 <xPortStartScheduler+0x138>)
 80070f4:	2207      	movs	r2, #7
 80070f6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80070f8:	e009      	b.n	800710e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80070fa:	4b2f      	ldr	r3, [pc, #188]	@ (80071b8 <xPortStartScheduler+0x138>)
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	3b01      	subs	r3, #1
 8007100:	4a2d      	ldr	r2, [pc, #180]	@ (80071b8 <xPortStartScheduler+0x138>)
 8007102:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007104:	78fb      	ldrb	r3, [r7, #3]
 8007106:	b2db      	uxtb	r3, r3
 8007108:	005b      	lsls	r3, r3, #1
 800710a:	b2db      	uxtb	r3, r3
 800710c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800710e:	78fb      	ldrb	r3, [r7, #3]
 8007110:	b2db      	uxtb	r3, r3
 8007112:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007116:	2b80      	cmp	r3, #128	@ 0x80
 8007118:	d0ef      	beq.n	80070fa <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800711a:	4b27      	ldr	r3, [pc, #156]	@ (80071b8 <xPortStartScheduler+0x138>)
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	f1c3 0307 	rsb	r3, r3, #7
 8007122:	2b04      	cmp	r3, #4
 8007124:	d00b      	beq.n	800713e <xPortStartScheduler+0xbe>
	__asm volatile
 8007126:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800712a:	f383 8811 	msr	BASEPRI, r3
 800712e:	f3bf 8f6f 	isb	sy
 8007132:	f3bf 8f4f 	dsb	sy
 8007136:	60bb      	str	r3, [r7, #8]
}
 8007138:	bf00      	nop
 800713a:	bf00      	nop
 800713c:	e7fd      	b.n	800713a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800713e:	4b1e      	ldr	r3, [pc, #120]	@ (80071b8 <xPortStartScheduler+0x138>)
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	021b      	lsls	r3, r3, #8
 8007144:	4a1c      	ldr	r2, [pc, #112]	@ (80071b8 <xPortStartScheduler+0x138>)
 8007146:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007148:	4b1b      	ldr	r3, [pc, #108]	@ (80071b8 <xPortStartScheduler+0x138>)
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007150:	4a19      	ldr	r2, [pc, #100]	@ (80071b8 <xPortStartScheduler+0x138>)
 8007152:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	b2da      	uxtb	r2, r3
 8007158:	697b      	ldr	r3, [r7, #20]
 800715a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800715c:	4b17      	ldr	r3, [pc, #92]	@ (80071bc <xPortStartScheduler+0x13c>)
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	4a16      	ldr	r2, [pc, #88]	@ (80071bc <xPortStartScheduler+0x13c>)
 8007162:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8007166:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007168:	4b14      	ldr	r3, [pc, #80]	@ (80071bc <xPortStartScheduler+0x13c>)
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	4a13      	ldr	r2, [pc, #76]	@ (80071bc <xPortStartScheduler+0x13c>)
 800716e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8007172:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007174:	f000 f8da 	bl	800732c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007178:	4b11      	ldr	r3, [pc, #68]	@ (80071c0 <xPortStartScheduler+0x140>)
 800717a:	2200      	movs	r2, #0
 800717c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800717e:	f000 f8f9 	bl	8007374 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8007182:	4b10      	ldr	r3, [pc, #64]	@ (80071c4 <xPortStartScheduler+0x144>)
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	4a0f      	ldr	r2, [pc, #60]	@ (80071c4 <xPortStartScheduler+0x144>)
 8007188:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800718c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800718e:	f7ff ff63 	bl	8007058 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007192:	f001 fa0f 	bl	80085b4 <vTaskSwitchContext>
	prvTaskExitError();
 8007196:	f7ff ff19 	bl	8006fcc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800719a:	2300      	movs	r3, #0
}
 800719c:	4618      	mov	r0, r3
 800719e:	3718      	adds	r7, #24
 80071a0:	46bd      	mov	sp, r7
 80071a2:	bd80      	pop	{r7, pc}
 80071a4:	e000ed00 	.word	0xe000ed00
 80071a8:	410fc271 	.word	0x410fc271
 80071ac:	410fc270 	.word	0x410fc270
 80071b0:	e000e400 	.word	0xe000e400
 80071b4:	24004618 	.word	0x24004618
 80071b8:	2400461c 	.word	0x2400461c
 80071bc:	e000ed20 	.word	0xe000ed20
 80071c0:	24000010 	.word	0x24000010
 80071c4:	e000ef34 	.word	0xe000ef34

080071c8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80071c8:	b480      	push	{r7}
 80071ca:	b083      	sub	sp, #12
 80071cc:	af00      	add	r7, sp, #0
	__asm volatile
 80071ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071d2:	f383 8811 	msr	BASEPRI, r3
 80071d6:	f3bf 8f6f 	isb	sy
 80071da:	f3bf 8f4f 	dsb	sy
 80071de:	607b      	str	r3, [r7, #4]
}
 80071e0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80071e2:	4b10      	ldr	r3, [pc, #64]	@ (8007224 <vPortEnterCritical+0x5c>)
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	3301      	adds	r3, #1
 80071e8:	4a0e      	ldr	r2, [pc, #56]	@ (8007224 <vPortEnterCritical+0x5c>)
 80071ea:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80071ec:	4b0d      	ldr	r3, [pc, #52]	@ (8007224 <vPortEnterCritical+0x5c>)
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	2b01      	cmp	r3, #1
 80071f2:	d110      	bne.n	8007216 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80071f4:	4b0c      	ldr	r3, [pc, #48]	@ (8007228 <vPortEnterCritical+0x60>)
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	b2db      	uxtb	r3, r3
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d00b      	beq.n	8007216 <vPortEnterCritical+0x4e>
	__asm volatile
 80071fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007202:	f383 8811 	msr	BASEPRI, r3
 8007206:	f3bf 8f6f 	isb	sy
 800720a:	f3bf 8f4f 	dsb	sy
 800720e:	603b      	str	r3, [r7, #0]
}
 8007210:	bf00      	nop
 8007212:	bf00      	nop
 8007214:	e7fd      	b.n	8007212 <vPortEnterCritical+0x4a>
	}
}
 8007216:	bf00      	nop
 8007218:	370c      	adds	r7, #12
 800721a:	46bd      	mov	sp, r7
 800721c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007220:	4770      	bx	lr
 8007222:	bf00      	nop
 8007224:	24000010 	.word	0x24000010
 8007228:	e000ed04 	.word	0xe000ed04

0800722c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800722c:	b480      	push	{r7}
 800722e:	b083      	sub	sp, #12
 8007230:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007232:	4b12      	ldr	r3, [pc, #72]	@ (800727c <vPortExitCritical+0x50>)
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	2b00      	cmp	r3, #0
 8007238:	d10b      	bne.n	8007252 <vPortExitCritical+0x26>
	__asm volatile
 800723a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800723e:	f383 8811 	msr	BASEPRI, r3
 8007242:	f3bf 8f6f 	isb	sy
 8007246:	f3bf 8f4f 	dsb	sy
 800724a:	607b      	str	r3, [r7, #4]
}
 800724c:	bf00      	nop
 800724e:	bf00      	nop
 8007250:	e7fd      	b.n	800724e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007252:	4b0a      	ldr	r3, [pc, #40]	@ (800727c <vPortExitCritical+0x50>)
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	3b01      	subs	r3, #1
 8007258:	4a08      	ldr	r2, [pc, #32]	@ (800727c <vPortExitCritical+0x50>)
 800725a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800725c:	4b07      	ldr	r3, [pc, #28]	@ (800727c <vPortExitCritical+0x50>)
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	2b00      	cmp	r3, #0
 8007262:	d105      	bne.n	8007270 <vPortExitCritical+0x44>
 8007264:	2300      	movs	r3, #0
 8007266:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007268:	683b      	ldr	r3, [r7, #0]
 800726a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800726e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007270:	bf00      	nop
 8007272:	370c      	adds	r7, #12
 8007274:	46bd      	mov	sp, r7
 8007276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800727a:	4770      	bx	lr
 800727c:	24000010 	.word	0x24000010

08007280 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007280:	f3ef 8009 	mrs	r0, PSP
 8007284:	f3bf 8f6f 	isb	sy
 8007288:	4b15      	ldr	r3, [pc, #84]	@ (80072e0 <pxCurrentTCBConst>)
 800728a:	681a      	ldr	r2, [r3, #0]
 800728c:	f01e 0f10 	tst.w	lr, #16
 8007290:	bf08      	it	eq
 8007292:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007296:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800729a:	6010      	str	r0, [r2, #0]
 800729c:	e92d 0009 	stmdb	sp!, {r0, r3}
 80072a0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80072a4:	f380 8811 	msr	BASEPRI, r0
 80072a8:	f3bf 8f4f 	dsb	sy
 80072ac:	f3bf 8f6f 	isb	sy
 80072b0:	f001 f980 	bl	80085b4 <vTaskSwitchContext>
 80072b4:	f04f 0000 	mov.w	r0, #0
 80072b8:	f380 8811 	msr	BASEPRI, r0
 80072bc:	bc09      	pop	{r0, r3}
 80072be:	6819      	ldr	r1, [r3, #0]
 80072c0:	6808      	ldr	r0, [r1, #0]
 80072c2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072c6:	f01e 0f10 	tst.w	lr, #16
 80072ca:	bf08      	it	eq
 80072cc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80072d0:	f380 8809 	msr	PSP, r0
 80072d4:	f3bf 8f6f 	isb	sy
 80072d8:	4770      	bx	lr
 80072da:	bf00      	nop
 80072dc:	f3af 8000 	nop.w

080072e0 <pxCurrentTCBConst>:
 80072e0:	24004660 	.word	0x24004660
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80072e4:	bf00      	nop
 80072e6:	bf00      	nop

080072e8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80072e8:	b580      	push	{r7, lr}
 80072ea:	b082      	sub	sp, #8
 80072ec:	af00      	add	r7, sp, #0
	__asm volatile
 80072ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072f2:	f383 8811 	msr	BASEPRI, r3
 80072f6:	f3bf 8f6f 	isb	sy
 80072fa:	f3bf 8f4f 	dsb	sy
 80072fe:	607b      	str	r3, [r7, #4]
}
 8007300:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007302:	f001 f89d 	bl	8008440 <xTaskIncrementTick>
 8007306:	4603      	mov	r3, r0
 8007308:	2b00      	cmp	r3, #0
 800730a:	d003      	beq.n	8007314 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800730c:	4b06      	ldr	r3, [pc, #24]	@ (8007328 <xPortSysTickHandler+0x40>)
 800730e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007312:	601a      	str	r2, [r3, #0]
 8007314:	2300      	movs	r3, #0
 8007316:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007318:	683b      	ldr	r3, [r7, #0]
 800731a:	f383 8811 	msr	BASEPRI, r3
}
 800731e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007320:	bf00      	nop
 8007322:	3708      	adds	r7, #8
 8007324:	46bd      	mov	sp, r7
 8007326:	bd80      	pop	{r7, pc}
 8007328:	e000ed04 	.word	0xe000ed04

0800732c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800732c:	b480      	push	{r7}
 800732e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007330:	4b0b      	ldr	r3, [pc, #44]	@ (8007360 <vPortSetupTimerInterrupt+0x34>)
 8007332:	2200      	movs	r2, #0
 8007334:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007336:	4b0b      	ldr	r3, [pc, #44]	@ (8007364 <vPortSetupTimerInterrupt+0x38>)
 8007338:	2200      	movs	r2, #0
 800733a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800733c:	4b0a      	ldr	r3, [pc, #40]	@ (8007368 <vPortSetupTimerInterrupt+0x3c>)
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	4a0a      	ldr	r2, [pc, #40]	@ (800736c <vPortSetupTimerInterrupt+0x40>)
 8007342:	fba2 2303 	umull	r2, r3, r2, r3
 8007346:	099b      	lsrs	r3, r3, #6
 8007348:	4a09      	ldr	r2, [pc, #36]	@ (8007370 <vPortSetupTimerInterrupt+0x44>)
 800734a:	3b01      	subs	r3, #1
 800734c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800734e:	4b04      	ldr	r3, [pc, #16]	@ (8007360 <vPortSetupTimerInterrupt+0x34>)
 8007350:	2207      	movs	r2, #7
 8007352:	601a      	str	r2, [r3, #0]
}
 8007354:	bf00      	nop
 8007356:	46bd      	mov	sp, r7
 8007358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800735c:	4770      	bx	lr
 800735e:	bf00      	nop
 8007360:	e000e010 	.word	0xe000e010
 8007364:	e000e018 	.word	0xe000e018
 8007368:	24000000 	.word	0x24000000
 800736c:	10624dd3 	.word	0x10624dd3
 8007370:	e000e014 	.word	0xe000e014

08007374 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8007374:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8007384 <vPortEnableVFP+0x10>
 8007378:	6801      	ldr	r1, [r0, #0]
 800737a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800737e:	6001      	str	r1, [r0, #0]
 8007380:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8007382:	bf00      	nop
 8007384:	e000ed88 	.word	0xe000ed88

08007388 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007388:	b480      	push	{r7}
 800738a:	b085      	sub	sp, #20
 800738c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800738e:	f3ef 8305 	mrs	r3, IPSR
 8007392:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	2b0f      	cmp	r3, #15
 8007398:	d915      	bls.n	80073c6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800739a:	4a18      	ldr	r2, [pc, #96]	@ (80073fc <vPortValidateInterruptPriority+0x74>)
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	4413      	add	r3, r2
 80073a0:	781b      	ldrb	r3, [r3, #0]
 80073a2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80073a4:	4b16      	ldr	r3, [pc, #88]	@ (8007400 <vPortValidateInterruptPriority+0x78>)
 80073a6:	781b      	ldrb	r3, [r3, #0]
 80073a8:	7afa      	ldrb	r2, [r7, #11]
 80073aa:	429a      	cmp	r2, r3
 80073ac:	d20b      	bcs.n	80073c6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 80073ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073b2:	f383 8811 	msr	BASEPRI, r3
 80073b6:	f3bf 8f6f 	isb	sy
 80073ba:	f3bf 8f4f 	dsb	sy
 80073be:	607b      	str	r3, [r7, #4]
}
 80073c0:	bf00      	nop
 80073c2:	bf00      	nop
 80073c4:	e7fd      	b.n	80073c2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80073c6:	4b0f      	ldr	r3, [pc, #60]	@ (8007404 <vPortValidateInterruptPriority+0x7c>)
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80073ce:	4b0e      	ldr	r3, [pc, #56]	@ (8007408 <vPortValidateInterruptPriority+0x80>)
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	429a      	cmp	r2, r3
 80073d4:	d90b      	bls.n	80073ee <vPortValidateInterruptPriority+0x66>
	__asm volatile
 80073d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073da:	f383 8811 	msr	BASEPRI, r3
 80073de:	f3bf 8f6f 	isb	sy
 80073e2:	f3bf 8f4f 	dsb	sy
 80073e6:	603b      	str	r3, [r7, #0]
}
 80073e8:	bf00      	nop
 80073ea:	bf00      	nop
 80073ec:	e7fd      	b.n	80073ea <vPortValidateInterruptPriority+0x62>
	}
 80073ee:	bf00      	nop
 80073f0:	3714      	adds	r7, #20
 80073f2:	46bd      	mov	sp, r7
 80073f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073f8:	4770      	bx	lr
 80073fa:	bf00      	nop
 80073fc:	e000e3f0 	.word	0xe000e3f0
 8007400:	24004618 	.word	0x24004618
 8007404:	e000ed0c 	.word	0xe000ed0c
 8007408:	2400461c 	.word	0x2400461c

0800740c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800740c:	b580      	push	{r7, lr}
 800740e:	b084      	sub	sp, #16
 8007410:	af00      	add	r7, sp, #0
 8007412:	6078      	str	r0, [r7, #4]
 8007414:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	2b00      	cmp	r3, #0
 800741e:	d10b      	bne.n	8007438 <xQueueGenericReset+0x2c>
	__asm volatile
 8007420:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007424:	f383 8811 	msr	BASEPRI, r3
 8007428:	f3bf 8f6f 	isb	sy
 800742c:	f3bf 8f4f 	dsb	sy
 8007430:	60bb      	str	r3, [r7, #8]
}
 8007432:	bf00      	nop
 8007434:	bf00      	nop
 8007436:	e7fd      	b.n	8007434 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8007438:	f7ff fec6 	bl	80071c8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	681a      	ldr	r2, [r3, #0]
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007444:	68f9      	ldr	r1, [r7, #12]
 8007446:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8007448:	fb01 f303 	mul.w	r3, r1, r3
 800744c:	441a      	add	r2, r3
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	2200      	movs	r2, #0
 8007456:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	681a      	ldr	r2, [r3, #0]
 800745c:	68fb      	ldr	r3, [r7, #12]
 800745e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007460:	68fb      	ldr	r3, [r7, #12]
 8007462:	681a      	ldr	r2, [r3, #0]
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007468:	3b01      	subs	r3, #1
 800746a:	68f9      	ldr	r1, [r7, #12]
 800746c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800746e:	fb01 f303 	mul.w	r3, r1, r3
 8007472:	441a      	add	r2, r3
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	22ff      	movs	r2, #255	@ 0xff
 800747c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	22ff      	movs	r2, #255	@ 0xff
 8007484:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8007488:	683b      	ldr	r3, [r7, #0]
 800748a:	2b00      	cmp	r3, #0
 800748c:	d114      	bne.n	80074b8 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	691b      	ldr	r3, [r3, #16]
 8007492:	2b00      	cmp	r3, #0
 8007494:	d01a      	beq.n	80074cc <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	3310      	adds	r3, #16
 800749a:	4618      	mov	r0, r3
 800749c:	f001 f942 	bl	8008724 <xTaskRemoveFromEventList>
 80074a0:	4603      	mov	r3, r0
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d012      	beq.n	80074cc <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80074a6:	4b0d      	ldr	r3, [pc, #52]	@ (80074dc <xQueueGenericReset+0xd0>)
 80074a8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80074ac:	601a      	str	r2, [r3, #0]
 80074ae:	f3bf 8f4f 	dsb	sy
 80074b2:	f3bf 8f6f 	isb	sy
 80074b6:	e009      	b.n	80074cc <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	3310      	adds	r3, #16
 80074bc:	4618      	mov	r0, r3
 80074be:	f7ff fc9d 	bl	8006dfc <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	3324      	adds	r3, #36	@ 0x24
 80074c6:	4618      	mov	r0, r3
 80074c8:	f7ff fc98 	bl	8006dfc <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80074cc:	f7ff feae 	bl	800722c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80074d0:	2301      	movs	r3, #1
}
 80074d2:	4618      	mov	r0, r3
 80074d4:	3710      	adds	r7, #16
 80074d6:	46bd      	mov	sp, r7
 80074d8:	bd80      	pop	{r7, pc}
 80074da:	bf00      	nop
 80074dc:	e000ed04 	.word	0xe000ed04

080074e0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80074e0:	b580      	push	{r7, lr}
 80074e2:	b08e      	sub	sp, #56	@ 0x38
 80074e4:	af02      	add	r7, sp, #8
 80074e6:	60f8      	str	r0, [r7, #12]
 80074e8:	60b9      	str	r1, [r7, #8]
 80074ea:	607a      	str	r2, [r7, #4]
 80074ec:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	d10b      	bne.n	800750c <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 80074f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074f8:	f383 8811 	msr	BASEPRI, r3
 80074fc:	f3bf 8f6f 	isb	sy
 8007500:	f3bf 8f4f 	dsb	sy
 8007504:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007506:	bf00      	nop
 8007508:	bf00      	nop
 800750a:	e7fd      	b.n	8007508 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800750c:	683b      	ldr	r3, [r7, #0]
 800750e:	2b00      	cmp	r3, #0
 8007510:	d10b      	bne.n	800752a <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8007512:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007516:	f383 8811 	msr	BASEPRI, r3
 800751a:	f3bf 8f6f 	isb	sy
 800751e:	f3bf 8f4f 	dsb	sy
 8007522:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007524:	bf00      	nop
 8007526:	bf00      	nop
 8007528:	e7fd      	b.n	8007526 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	2b00      	cmp	r3, #0
 800752e:	d002      	beq.n	8007536 <xQueueGenericCreateStatic+0x56>
 8007530:	68bb      	ldr	r3, [r7, #8]
 8007532:	2b00      	cmp	r3, #0
 8007534:	d001      	beq.n	800753a <xQueueGenericCreateStatic+0x5a>
 8007536:	2301      	movs	r3, #1
 8007538:	e000      	b.n	800753c <xQueueGenericCreateStatic+0x5c>
 800753a:	2300      	movs	r3, #0
 800753c:	2b00      	cmp	r3, #0
 800753e:	d10b      	bne.n	8007558 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8007540:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007544:	f383 8811 	msr	BASEPRI, r3
 8007548:	f3bf 8f6f 	isb	sy
 800754c:	f3bf 8f4f 	dsb	sy
 8007550:	623b      	str	r3, [r7, #32]
}
 8007552:	bf00      	nop
 8007554:	bf00      	nop
 8007556:	e7fd      	b.n	8007554 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	2b00      	cmp	r3, #0
 800755c:	d102      	bne.n	8007564 <xQueueGenericCreateStatic+0x84>
 800755e:	68bb      	ldr	r3, [r7, #8]
 8007560:	2b00      	cmp	r3, #0
 8007562:	d101      	bne.n	8007568 <xQueueGenericCreateStatic+0x88>
 8007564:	2301      	movs	r3, #1
 8007566:	e000      	b.n	800756a <xQueueGenericCreateStatic+0x8a>
 8007568:	2300      	movs	r3, #0
 800756a:	2b00      	cmp	r3, #0
 800756c:	d10b      	bne.n	8007586 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800756e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007572:	f383 8811 	msr	BASEPRI, r3
 8007576:	f3bf 8f6f 	isb	sy
 800757a:	f3bf 8f4f 	dsb	sy
 800757e:	61fb      	str	r3, [r7, #28]
}
 8007580:	bf00      	nop
 8007582:	bf00      	nop
 8007584:	e7fd      	b.n	8007582 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8007586:	2350      	movs	r3, #80	@ 0x50
 8007588:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800758a:	697b      	ldr	r3, [r7, #20]
 800758c:	2b50      	cmp	r3, #80	@ 0x50
 800758e:	d00b      	beq.n	80075a8 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8007590:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007594:	f383 8811 	msr	BASEPRI, r3
 8007598:	f3bf 8f6f 	isb	sy
 800759c:	f3bf 8f4f 	dsb	sy
 80075a0:	61bb      	str	r3, [r7, #24]
}
 80075a2:	bf00      	nop
 80075a4:	bf00      	nop
 80075a6:	e7fd      	b.n	80075a4 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80075a8:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80075aa:	683b      	ldr	r3, [r7, #0]
 80075ac:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80075ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d00d      	beq.n	80075d0 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80075b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80075b6:	2201      	movs	r2, #1
 80075b8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80075bc:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80075c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80075c2:	9300      	str	r3, [sp, #0]
 80075c4:	4613      	mov	r3, r2
 80075c6:	687a      	ldr	r2, [r7, #4]
 80075c8:	68b9      	ldr	r1, [r7, #8]
 80075ca:	68f8      	ldr	r0, [r7, #12]
 80075cc:	f000 f805 	bl	80075da <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80075d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80075d2:	4618      	mov	r0, r3
 80075d4:	3730      	adds	r7, #48	@ 0x30
 80075d6:	46bd      	mov	sp, r7
 80075d8:	bd80      	pop	{r7, pc}

080075da <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80075da:	b580      	push	{r7, lr}
 80075dc:	b084      	sub	sp, #16
 80075de:	af00      	add	r7, sp, #0
 80075e0:	60f8      	str	r0, [r7, #12]
 80075e2:	60b9      	str	r1, [r7, #8]
 80075e4:	607a      	str	r2, [r7, #4]
 80075e6:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80075e8:	68bb      	ldr	r3, [r7, #8]
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	d103      	bne.n	80075f6 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80075ee:	69bb      	ldr	r3, [r7, #24]
 80075f0:	69ba      	ldr	r2, [r7, #24]
 80075f2:	601a      	str	r2, [r3, #0]
 80075f4:	e002      	b.n	80075fc <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80075f6:	69bb      	ldr	r3, [r7, #24]
 80075f8:	687a      	ldr	r2, [r7, #4]
 80075fa:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80075fc:	69bb      	ldr	r3, [r7, #24]
 80075fe:	68fa      	ldr	r2, [r7, #12]
 8007600:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8007602:	69bb      	ldr	r3, [r7, #24]
 8007604:	68ba      	ldr	r2, [r7, #8]
 8007606:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8007608:	2101      	movs	r1, #1
 800760a:	69b8      	ldr	r0, [r7, #24]
 800760c:	f7ff fefe 	bl	800740c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8007610:	69bb      	ldr	r3, [r7, #24]
 8007612:	78fa      	ldrb	r2, [r7, #3]
 8007614:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8007618:	bf00      	nop
 800761a:	3710      	adds	r7, #16
 800761c:	46bd      	mov	sp, r7
 800761e:	bd80      	pop	{r7, pc}

08007620 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8007620:	b580      	push	{r7, lr}
 8007622:	b08e      	sub	sp, #56	@ 0x38
 8007624:	af00      	add	r7, sp, #0
 8007626:	60f8      	str	r0, [r7, #12]
 8007628:	60b9      	str	r1, [r7, #8]
 800762a:	607a      	str	r2, [r7, #4]
 800762c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800762e:	2300      	movs	r3, #0
 8007630:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8007636:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007638:	2b00      	cmp	r3, #0
 800763a:	d10b      	bne.n	8007654 <xQueueGenericSend+0x34>
	__asm volatile
 800763c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007640:	f383 8811 	msr	BASEPRI, r3
 8007644:	f3bf 8f6f 	isb	sy
 8007648:	f3bf 8f4f 	dsb	sy
 800764c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800764e:	bf00      	nop
 8007650:	bf00      	nop
 8007652:	e7fd      	b.n	8007650 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007654:	68bb      	ldr	r3, [r7, #8]
 8007656:	2b00      	cmp	r3, #0
 8007658:	d103      	bne.n	8007662 <xQueueGenericSend+0x42>
 800765a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800765c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800765e:	2b00      	cmp	r3, #0
 8007660:	d101      	bne.n	8007666 <xQueueGenericSend+0x46>
 8007662:	2301      	movs	r3, #1
 8007664:	e000      	b.n	8007668 <xQueueGenericSend+0x48>
 8007666:	2300      	movs	r3, #0
 8007668:	2b00      	cmp	r3, #0
 800766a:	d10b      	bne.n	8007684 <xQueueGenericSend+0x64>
	__asm volatile
 800766c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007670:	f383 8811 	msr	BASEPRI, r3
 8007674:	f3bf 8f6f 	isb	sy
 8007678:	f3bf 8f4f 	dsb	sy
 800767c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800767e:	bf00      	nop
 8007680:	bf00      	nop
 8007682:	e7fd      	b.n	8007680 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007684:	683b      	ldr	r3, [r7, #0]
 8007686:	2b02      	cmp	r3, #2
 8007688:	d103      	bne.n	8007692 <xQueueGenericSend+0x72>
 800768a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800768c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800768e:	2b01      	cmp	r3, #1
 8007690:	d101      	bne.n	8007696 <xQueueGenericSend+0x76>
 8007692:	2301      	movs	r3, #1
 8007694:	e000      	b.n	8007698 <xQueueGenericSend+0x78>
 8007696:	2300      	movs	r3, #0
 8007698:	2b00      	cmp	r3, #0
 800769a:	d10b      	bne.n	80076b4 <xQueueGenericSend+0x94>
	__asm volatile
 800769c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076a0:	f383 8811 	msr	BASEPRI, r3
 80076a4:	f3bf 8f6f 	isb	sy
 80076a8:	f3bf 8f4f 	dsb	sy
 80076ac:	623b      	str	r3, [r7, #32]
}
 80076ae:	bf00      	nop
 80076b0:	bf00      	nop
 80076b2:	e7fd      	b.n	80076b0 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80076b4:	f001 f9fc 	bl	8008ab0 <xTaskGetSchedulerState>
 80076b8:	4603      	mov	r3, r0
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d102      	bne.n	80076c4 <xQueueGenericSend+0xa4>
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	d101      	bne.n	80076c8 <xQueueGenericSend+0xa8>
 80076c4:	2301      	movs	r3, #1
 80076c6:	e000      	b.n	80076ca <xQueueGenericSend+0xaa>
 80076c8:	2300      	movs	r3, #0
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	d10b      	bne.n	80076e6 <xQueueGenericSend+0xc6>
	__asm volatile
 80076ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076d2:	f383 8811 	msr	BASEPRI, r3
 80076d6:	f3bf 8f6f 	isb	sy
 80076da:	f3bf 8f4f 	dsb	sy
 80076de:	61fb      	str	r3, [r7, #28]
}
 80076e0:	bf00      	nop
 80076e2:	bf00      	nop
 80076e4:	e7fd      	b.n	80076e2 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80076e6:	f7ff fd6f 	bl	80071c8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80076ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076ec:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80076ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80076f2:	429a      	cmp	r2, r3
 80076f4:	d302      	bcc.n	80076fc <xQueueGenericSend+0xdc>
 80076f6:	683b      	ldr	r3, [r7, #0]
 80076f8:	2b02      	cmp	r3, #2
 80076fa:	d129      	bne.n	8007750 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80076fc:	683a      	ldr	r2, [r7, #0]
 80076fe:	68b9      	ldr	r1, [r7, #8]
 8007700:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007702:	f000 fa0f 	bl	8007b24 <prvCopyDataToQueue>
 8007706:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007708:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800770a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800770c:	2b00      	cmp	r3, #0
 800770e:	d010      	beq.n	8007732 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007710:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007712:	3324      	adds	r3, #36	@ 0x24
 8007714:	4618      	mov	r0, r3
 8007716:	f001 f805 	bl	8008724 <xTaskRemoveFromEventList>
 800771a:	4603      	mov	r3, r0
 800771c:	2b00      	cmp	r3, #0
 800771e:	d013      	beq.n	8007748 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8007720:	4b3f      	ldr	r3, [pc, #252]	@ (8007820 <xQueueGenericSend+0x200>)
 8007722:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007726:	601a      	str	r2, [r3, #0]
 8007728:	f3bf 8f4f 	dsb	sy
 800772c:	f3bf 8f6f 	isb	sy
 8007730:	e00a      	b.n	8007748 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8007732:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007734:	2b00      	cmp	r3, #0
 8007736:	d007      	beq.n	8007748 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8007738:	4b39      	ldr	r3, [pc, #228]	@ (8007820 <xQueueGenericSend+0x200>)
 800773a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800773e:	601a      	str	r2, [r3, #0]
 8007740:	f3bf 8f4f 	dsb	sy
 8007744:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8007748:	f7ff fd70 	bl	800722c <vPortExitCritical>
				return pdPASS;
 800774c:	2301      	movs	r3, #1
 800774e:	e063      	b.n	8007818 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	2b00      	cmp	r3, #0
 8007754:	d103      	bne.n	800775e <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007756:	f7ff fd69 	bl	800722c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800775a:	2300      	movs	r3, #0
 800775c:	e05c      	b.n	8007818 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800775e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007760:	2b00      	cmp	r3, #0
 8007762:	d106      	bne.n	8007772 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007764:	f107 0314 	add.w	r3, r7, #20
 8007768:	4618      	mov	r0, r3
 800776a:	f001 f83f 	bl	80087ec <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800776e:	2301      	movs	r3, #1
 8007770:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007772:	f7ff fd5b 	bl	800722c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007776:	f000 fda7 	bl	80082c8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800777a:	f7ff fd25 	bl	80071c8 <vPortEnterCritical>
 800777e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007780:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007784:	b25b      	sxtb	r3, r3
 8007786:	f1b3 3fff 	cmp.w	r3, #4294967295
 800778a:	d103      	bne.n	8007794 <xQueueGenericSend+0x174>
 800778c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800778e:	2200      	movs	r2, #0
 8007790:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007794:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007796:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800779a:	b25b      	sxtb	r3, r3
 800779c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80077a0:	d103      	bne.n	80077aa <xQueueGenericSend+0x18a>
 80077a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077a4:	2200      	movs	r2, #0
 80077a6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80077aa:	f7ff fd3f 	bl	800722c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80077ae:	1d3a      	adds	r2, r7, #4
 80077b0:	f107 0314 	add.w	r3, r7, #20
 80077b4:	4611      	mov	r1, r2
 80077b6:	4618      	mov	r0, r3
 80077b8:	f001 f82e 	bl	8008818 <xTaskCheckForTimeOut>
 80077bc:	4603      	mov	r3, r0
 80077be:	2b00      	cmp	r3, #0
 80077c0:	d124      	bne.n	800780c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80077c2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80077c4:	f000 faa6 	bl	8007d14 <prvIsQueueFull>
 80077c8:	4603      	mov	r3, r0
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d018      	beq.n	8007800 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80077ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077d0:	3310      	adds	r3, #16
 80077d2:	687a      	ldr	r2, [r7, #4]
 80077d4:	4611      	mov	r1, r2
 80077d6:	4618      	mov	r0, r3
 80077d8:	f000 ff52 	bl	8008680 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80077dc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80077de:	f000 fa31 	bl	8007c44 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80077e2:	f000 fd7f 	bl	80082e4 <xTaskResumeAll>
 80077e6:	4603      	mov	r3, r0
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	f47f af7c 	bne.w	80076e6 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80077ee:	4b0c      	ldr	r3, [pc, #48]	@ (8007820 <xQueueGenericSend+0x200>)
 80077f0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80077f4:	601a      	str	r2, [r3, #0]
 80077f6:	f3bf 8f4f 	dsb	sy
 80077fa:	f3bf 8f6f 	isb	sy
 80077fe:	e772      	b.n	80076e6 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8007800:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007802:	f000 fa1f 	bl	8007c44 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007806:	f000 fd6d 	bl	80082e4 <xTaskResumeAll>
 800780a:	e76c      	b.n	80076e6 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800780c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800780e:	f000 fa19 	bl	8007c44 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007812:	f000 fd67 	bl	80082e4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8007816:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8007818:	4618      	mov	r0, r3
 800781a:	3738      	adds	r7, #56	@ 0x38
 800781c:	46bd      	mov	sp, r7
 800781e:	bd80      	pop	{r7, pc}
 8007820:	e000ed04 	.word	0xe000ed04

08007824 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8007824:	b580      	push	{r7, lr}
 8007826:	b090      	sub	sp, #64	@ 0x40
 8007828:	af00      	add	r7, sp, #0
 800782a:	60f8      	str	r0, [r7, #12]
 800782c:	60b9      	str	r1, [r7, #8]
 800782e:	607a      	str	r2, [r7, #4]
 8007830:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007832:	68fb      	ldr	r3, [r7, #12]
 8007834:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8007836:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007838:	2b00      	cmp	r3, #0
 800783a:	d10b      	bne.n	8007854 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800783c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007840:	f383 8811 	msr	BASEPRI, r3
 8007844:	f3bf 8f6f 	isb	sy
 8007848:	f3bf 8f4f 	dsb	sy
 800784c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800784e:	bf00      	nop
 8007850:	bf00      	nop
 8007852:	e7fd      	b.n	8007850 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007854:	68bb      	ldr	r3, [r7, #8]
 8007856:	2b00      	cmp	r3, #0
 8007858:	d103      	bne.n	8007862 <xQueueGenericSendFromISR+0x3e>
 800785a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800785c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800785e:	2b00      	cmp	r3, #0
 8007860:	d101      	bne.n	8007866 <xQueueGenericSendFromISR+0x42>
 8007862:	2301      	movs	r3, #1
 8007864:	e000      	b.n	8007868 <xQueueGenericSendFromISR+0x44>
 8007866:	2300      	movs	r3, #0
 8007868:	2b00      	cmp	r3, #0
 800786a:	d10b      	bne.n	8007884 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800786c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007870:	f383 8811 	msr	BASEPRI, r3
 8007874:	f3bf 8f6f 	isb	sy
 8007878:	f3bf 8f4f 	dsb	sy
 800787c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800787e:	bf00      	nop
 8007880:	bf00      	nop
 8007882:	e7fd      	b.n	8007880 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007884:	683b      	ldr	r3, [r7, #0]
 8007886:	2b02      	cmp	r3, #2
 8007888:	d103      	bne.n	8007892 <xQueueGenericSendFromISR+0x6e>
 800788a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800788c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800788e:	2b01      	cmp	r3, #1
 8007890:	d101      	bne.n	8007896 <xQueueGenericSendFromISR+0x72>
 8007892:	2301      	movs	r3, #1
 8007894:	e000      	b.n	8007898 <xQueueGenericSendFromISR+0x74>
 8007896:	2300      	movs	r3, #0
 8007898:	2b00      	cmp	r3, #0
 800789a:	d10b      	bne.n	80078b4 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800789c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078a0:	f383 8811 	msr	BASEPRI, r3
 80078a4:	f3bf 8f6f 	isb	sy
 80078a8:	f3bf 8f4f 	dsb	sy
 80078ac:	623b      	str	r3, [r7, #32]
}
 80078ae:	bf00      	nop
 80078b0:	bf00      	nop
 80078b2:	e7fd      	b.n	80078b0 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80078b4:	f7ff fd68 	bl	8007388 <vPortValidateInterruptPriority>
	__asm volatile
 80078b8:	f3ef 8211 	mrs	r2, BASEPRI
 80078bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078c0:	f383 8811 	msr	BASEPRI, r3
 80078c4:	f3bf 8f6f 	isb	sy
 80078c8:	f3bf 8f4f 	dsb	sy
 80078cc:	61fa      	str	r2, [r7, #28]
 80078ce:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 80078d0:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80078d2:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80078d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80078d6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80078d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80078da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80078dc:	429a      	cmp	r2, r3
 80078de:	d302      	bcc.n	80078e6 <xQueueGenericSendFromISR+0xc2>
 80078e0:	683b      	ldr	r3, [r7, #0]
 80078e2:	2b02      	cmp	r3, #2
 80078e4:	d12f      	bne.n	8007946 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80078e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80078e8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80078ec:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80078f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80078f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80078f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80078f6:	683a      	ldr	r2, [r7, #0]
 80078f8:	68b9      	ldr	r1, [r7, #8]
 80078fa:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80078fc:	f000 f912 	bl	8007b24 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007900:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8007904:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007908:	d112      	bne.n	8007930 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800790a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800790c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800790e:	2b00      	cmp	r3, #0
 8007910:	d016      	beq.n	8007940 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007912:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007914:	3324      	adds	r3, #36	@ 0x24
 8007916:	4618      	mov	r0, r3
 8007918:	f000 ff04 	bl	8008724 <xTaskRemoveFromEventList>
 800791c:	4603      	mov	r3, r0
 800791e:	2b00      	cmp	r3, #0
 8007920:	d00e      	beq.n	8007940 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	2b00      	cmp	r3, #0
 8007926:	d00b      	beq.n	8007940 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	2201      	movs	r2, #1
 800792c:	601a      	str	r2, [r3, #0]
 800792e:	e007      	b.n	8007940 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007930:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8007934:	3301      	adds	r3, #1
 8007936:	b2db      	uxtb	r3, r3
 8007938:	b25a      	sxtb	r2, r3
 800793a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800793c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8007940:	2301      	movs	r3, #1
 8007942:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8007944:	e001      	b.n	800794a <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007946:	2300      	movs	r3, #0
 8007948:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800794a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800794c:	617b      	str	r3, [r7, #20]
	__asm volatile
 800794e:	697b      	ldr	r3, [r7, #20]
 8007950:	f383 8811 	msr	BASEPRI, r3
}
 8007954:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007956:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8007958:	4618      	mov	r0, r3
 800795a:	3740      	adds	r7, #64	@ 0x40
 800795c:	46bd      	mov	sp, r7
 800795e:	bd80      	pop	{r7, pc}

08007960 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8007960:	b580      	push	{r7, lr}
 8007962:	b08c      	sub	sp, #48	@ 0x30
 8007964:	af00      	add	r7, sp, #0
 8007966:	60f8      	str	r0, [r7, #12]
 8007968:	60b9      	str	r1, [r7, #8]
 800796a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800796c:	2300      	movs	r3, #0
 800796e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007974:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007976:	2b00      	cmp	r3, #0
 8007978:	d10b      	bne.n	8007992 <xQueueReceive+0x32>
	__asm volatile
 800797a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800797e:	f383 8811 	msr	BASEPRI, r3
 8007982:	f3bf 8f6f 	isb	sy
 8007986:	f3bf 8f4f 	dsb	sy
 800798a:	623b      	str	r3, [r7, #32]
}
 800798c:	bf00      	nop
 800798e:	bf00      	nop
 8007990:	e7fd      	b.n	800798e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007992:	68bb      	ldr	r3, [r7, #8]
 8007994:	2b00      	cmp	r3, #0
 8007996:	d103      	bne.n	80079a0 <xQueueReceive+0x40>
 8007998:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800799a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800799c:	2b00      	cmp	r3, #0
 800799e:	d101      	bne.n	80079a4 <xQueueReceive+0x44>
 80079a0:	2301      	movs	r3, #1
 80079a2:	e000      	b.n	80079a6 <xQueueReceive+0x46>
 80079a4:	2300      	movs	r3, #0
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	d10b      	bne.n	80079c2 <xQueueReceive+0x62>
	__asm volatile
 80079aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079ae:	f383 8811 	msr	BASEPRI, r3
 80079b2:	f3bf 8f6f 	isb	sy
 80079b6:	f3bf 8f4f 	dsb	sy
 80079ba:	61fb      	str	r3, [r7, #28]
}
 80079bc:	bf00      	nop
 80079be:	bf00      	nop
 80079c0:	e7fd      	b.n	80079be <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80079c2:	f001 f875 	bl	8008ab0 <xTaskGetSchedulerState>
 80079c6:	4603      	mov	r3, r0
 80079c8:	2b00      	cmp	r3, #0
 80079ca:	d102      	bne.n	80079d2 <xQueueReceive+0x72>
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	d101      	bne.n	80079d6 <xQueueReceive+0x76>
 80079d2:	2301      	movs	r3, #1
 80079d4:	e000      	b.n	80079d8 <xQueueReceive+0x78>
 80079d6:	2300      	movs	r3, #0
 80079d8:	2b00      	cmp	r3, #0
 80079da:	d10b      	bne.n	80079f4 <xQueueReceive+0x94>
	__asm volatile
 80079dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079e0:	f383 8811 	msr	BASEPRI, r3
 80079e4:	f3bf 8f6f 	isb	sy
 80079e8:	f3bf 8f4f 	dsb	sy
 80079ec:	61bb      	str	r3, [r7, #24]
}
 80079ee:	bf00      	nop
 80079f0:	bf00      	nop
 80079f2:	e7fd      	b.n	80079f0 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80079f4:	f7ff fbe8 	bl	80071c8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80079f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80079fc:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80079fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	d01f      	beq.n	8007a44 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007a04:	68b9      	ldr	r1, [r7, #8]
 8007a06:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007a08:	f000 f8f6 	bl	8007bf8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007a0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a0e:	1e5a      	subs	r2, r3, #1
 8007a10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a12:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007a14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a16:	691b      	ldr	r3, [r3, #16]
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d00f      	beq.n	8007a3c <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007a1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a1e:	3310      	adds	r3, #16
 8007a20:	4618      	mov	r0, r3
 8007a22:	f000 fe7f 	bl	8008724 <xTaskRemoveFromEventList>
 8007a26:	4603      	mov	r3, r0
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	d007      	beq.n	8007a3c <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007a2c:	4b3c      	ldr	r3, [pc, #240]	@ (8007b20 <xQueueReceive+0x1c0>)
 8007a2e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007a32:	601a      	str	r2, [r3, #0]
 8007a34:	f3bf 8f4f 	dsb	sy
 8007a38:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007a3c:	f7ff fbf6 	bl	800722c <vPortExitCritical>
				return pdPASS;
 8007a40:	2301      	movs	r3, #1
 8007a42:	e069      	b.n	8007b18 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	d103      	bne.n	8007a52 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007a4a:	f7ff fbef 	bl	800722c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007a4e:	2300      	movs	r3, #0
 8007a50:	e062      	b.n	8007b18 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007a52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a54:	2b00      	cmp	r3, #0
 8007a56:	d106      	bne.n	8007a66 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007a58:	f107 0310 	add.w	r3, r7, #16
 8007a5c:	4618      	mov	r0, r3
 8007a5e:	f000 fec5 	bl	80087ec <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007a62:	2301      	movs	r3, #1
 8007a64:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007a66:	f7ff fbe1 	bl	800722c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007a6a:	f000 fc2d 	bl	80082c8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007a6e:	f7ff fbab 	bl	80071c8 <vPortEnterCritical>
 8007a72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a74:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007a78:	b25b      	sxtb	r3, r3
 8007a7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a7e:	d103      	bne.n	8007a88 <xQueueReceive+0x128>
 8007a80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a82:	2200      	movs	r2, #0
 8007a84:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007a88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a8a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007a8e:	b25b      	sxtb	r3, r3
 8007a90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a94:	d103      	bne.n	8007a9e <xQueueReceive+0x13e>
 8007a96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a98:	2200      	movs	r2, #0
 8007a9a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007a9e:	f7ff fbc5 	bl	800722c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007aa2:	1d3a      	adds	r2, r7, #4
 8007aa4:	f107 0310 	add.w	r3, r7, #16
 8007aa8:	4611      	mov	r1, r2
 8007aaa:	4618      	mov	r0, r3
 8007aac:	f000 feb4 	bl	8008818 <xTaskCheckForTimeOut>
 8007ab0:	4603      	mov	r3, r0
 8007ab2:	2b00      	cmp	r3, #0
 8007ab4:	d123      	bne.n	8007afe <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007ab6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007ab8:	f000 f916 	bl	8007ce8 <prvIsQueueEmpty>
 8007abc:	4603      	mov	r3, r0
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	d017      	beq.n	8007af2 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007ac2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ac4:	3324      	adds	r3, #36	@ 0x24
 8007ac6:	687a      	ldr	r2, [r7, #4]
 8007ac8:	4611      	mov	r1, r2
 8007aca:	4618      	mov	r0, r3
 8007acc:	f000 fdd8 	bl	8008680 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007ad0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007ad2:	f000 f8b7 	bl	8007c44 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007ad6:	f000 fc05 	bl	80082e4 <xTaskResumeAll>
 8007ada:	4603      	mov	r3, r0
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	d189      	bne.n	80079f4 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8007ae0:	4b0f      	ldr	r3, [pc, #60]	@ (8007b20 <xQueueReceive+0x1c0>)
 8007ae2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007ae6:	601a      	str	r2, [r3, #0]
 8007ae8:	f3bf 8f4f 	dsb	sy
 8007aec:	f3bf 8f6f 	isb	sy
 8007af0:	e780      	b.n	80079f4 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8007af2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007af4:	f000 f8a6 	bl	8007c44 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007af8:	f000 fbf4 	bl	80082e4 <xTaskResumeAll>
 8007afc:	e77a      	b.n	80079f4 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8007afe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007b00:	f000 f8a0 	bl	8007c44 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007b04:	f000 fbee 	bl	80082e4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007b08:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007b0a:	f000 f8ed 	bl	8007ce8 <prvIsQueueEmpty>
 8007b0e:	4603      	mov	r3, r0
 8007b10:	2b00      	cmp	r3, #0
 8007b12:	f43f af6f 	beq.w	80079f4 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007b16:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8007b18:	4618      	mov	r0, r3
 8007b1a:	3730      	adds	r7, #48	@ 0x30
 8007b1c:	46bd      	mov	sp, r7
 8007b1e:	bd80      	pop	{r7, pc}
 8007b20:	e000ed04 	.word	0xe000ed04

08007b24 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8007b24:	b580      	push	{r7, lr}
 8007b26:	b086      	sub	sp, #24
 8007b28:	af00      	add	r7, sp, #0
 8007b2a:	60f8      	str	r0, [r7, #12]
 8007b2c:	60b9      	str	r1, [r7, #8]
 8007b2e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8007b30:	2300      	movs	r3, #0
 8007b32:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007b34:	68fb      	ldr	r3, [r7, #12]
 8007b36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b38:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	d10d      	bne.n	8007b5e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d14d      	bne.n	8007be6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	689b      	ldr	r3, [r3, #8]
 8007b4e:	4618      	mov	r0, r3
 8007b50:	f000 ffcc 	bl	8008aec <xTaskPriorityDisinherit>
 8007b54:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	2200      	movs	r2, #0
 8007b5a:	609a      	str	r2, [r3, #8]
 8007b5c:	e043      	b.n	8007be6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	2b00      	cmp	r3, #0
 8007b62:	d119      	bne.n	8007b98 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	6858      	ldr	r0, [r3, #4]
 8007b68:	68fb      	ldr	r3, [r7, #12]
 8007b6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b6c:	461a      	mov	r2, r3
 8007b6e:	68b9      	ldr	r1, [r7, #8]
 8007b70:	f001 fc72 	bl	8009458 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007b74:	68fb      	ldr	r3, [r7, #12]
 8007b76:	685a      	ldr	r2, [r3, #4]
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b7c:	441a      	add	r2, r3
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	685a      	ldr	r2, [r3, #4]
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	689b      	ldr	r3, [r3, #8]
 8007b8a:	429a      	cmp	r2, r3
 8007b8c:	d32b      	bcc.n	8007be6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	681a      	ldr	r2, [r3, #0]
 8007b92:	68fb      	ldr	r3, [r7, #12]
 8007b94:	605a      	str	r2, [r3, #4]
 8007b96:	e026      	b.n	8007be6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	68d8      	ldr	r0, [r3, #12]
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ba0:	461a      	mov	r2, r3
 8007ba2:	68b9      	ldr	r1, [r7, #8]
 8007ba4:	f001 fc58 	bl	8009458 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8007ba8:	68fb      	ldr	r3, [r7, #12]
 8007baa:	68da      	ldr	r2, [r3, #12]
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007bb0:	425b      	negs	r3, r3
 8007bb2:	441a      	add	r2, r3
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	68da      	ldr	r2, [r3, #12]
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	429a      	cmp	r2, r3
 8007bc2:	d207      	bcs.n	8007bd4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8007bc4:	68fb      	ldr	r3, [r7, #12]
 8007bc6:	689a      	ldr	r2, [r3, #8]
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007bcc:	425b      	negs	r3, r3
 8007bce:	441a      	add	r2, r3
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	2b02      	cmp	r3, #2
 8007bd8:	d105      	bne.n	8007be6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007bda:	693b      	ldr	r3, [r7, #16]
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	d002      	beq.n	8007be6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8007be0:	693b      	ldr	r3, [r7, #16]
 8007be2:	3b01      	subs	r3, #1
 8007be4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007be6:	693b      	ldr	r3, [r7, #16]
 8007be8:	1c5a      	adds	r2, r3, #1
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8007bee:	697b      	ldr	r3, [r7, #20]
}
 8007bf0:	4618      	mov	r0, r3
 8007bf2:	3718      	adds	r7, #24
 8007bf4:	46bd      	mov	sp, r7
 8007bf6:	bd80      	pop	{r7, pc}

08007bf8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8007bf8:	b580      	push	{r7, lr}
 8007bfa:	b082      	sub	sp, #8
 8007bfc:	af00      	add	r7, sp, #0
 8007bfe:	6078      	str	r0, [r7, #4]
 8007c00:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d018      	beq.n	8007c3c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	68da      	ldr	r2, [r3, #12]
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c12:	441a      	add	r2, r3
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	68da      	ldr	r2, [r3, #12]
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	689b      	ldr	r3, [r3, #8]
 8007c20:	429a      	cmp	r2, r3
 8007c22:	d303      	bcc.n	8007c2c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	681a      	ldr	r2, [r3, #0]
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	68d9      	ldr	r1, [r3, #12]
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c34:	461a      	mov	r2, r3
 8007c36:	6838      	ldr	r0, [r7, #0]
 8007c38:	f001 fc0e 	bl	8009458 <memcpy>
	}
}
 8007c3c:	bf00      	nop
 8007c3e:	3708      	adds	r7, #8
 8007c40:	46bd      	mov	sp, r7
 8007c42:	bd80      	pop	{r7, pc}

08007c44 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8007c44:	b580      	push	{r7, lr}
 8007c46:	b084      	sub	sp, #16
 8007c48:	af00      	add	r7, sp, #0
 8007c4a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8007c4c:	f7ff fabc 	bl	80071c8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007c56:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007c58:	e011      	b.n	8007c7e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	d012      	beq.n	8007c88 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	3324      	adds	r3, #36	@ 0x24
 8007c66:	4618      	mov	r0, r3
 8007c68:	f000 fd5c 	bl	8008724 <xTaskRemoveFromEventList>
 8007c6c:	4603      	mov	r3, r0
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	d001      	beq.n	8007c76 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8007c72:	f000 fe35 	bl	80088e0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8007c76:	7bfb      	ldrb	r3, [r7, #15]
 8007c78:	3b01      	subs	r3, #1
 8007c7a:	b2db      	uxtb	r3, r3
 8007c7c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007c7e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	dce9      	bgt.n	8007c5a <prvUnlockQueue+0x16>
 8007c86:	e000      	b.n	8007c8a <prvUnlockQueue+0x46>
					break;
 8007c88:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	22ff      	movs	r2, #255	@ 0xff
 8007c8e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8007c92:	f7ff facb 	bl	800722c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8007c96:	f7ff fa97 	bl	80071c8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007ca0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007ca2:	e011      	b.n	8007cc8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	691b      	ldr	r3, [r3, #16]
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	d012      	beq.n	8007cd2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	3310      	adds	r3, #16
 8007cb0:	4618      	mov	r0, r3
 8007cb2:	f000 fd37 	bl	8008724 <xTaskRemoveFromEventList>
 8007cb6:	4603      	mov	r3, r0
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	d001      	beq.n	8007cc0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8007cbc:	f000 fe10 	bl	80088e0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8007cc0:	7bbb      	ldrb	r3, [r7, #14]
 8007cc2:	3b01      	subs	r3, #1
 8007cc4:	b2db      	uxtb	r3, r3
 8007cc6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007cc8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	dce9      	bgt.n	8007ca4 <prvUnlockQueue+0x60>
 8007cd0:	e000      	b.n	8007cd4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8007cd2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	22ff      	movs	r2, #255	@ 0xff
 8007cd8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8007cdc:	f7ff faa6 	bl	800722c <vPortExitCritical>
}
 8007ce0:	bf00      	nop
 8007ce2:	3710      	adds	r7, #16
 8007ce4:	46bd      	mov	sp, r7
 8007ce6:	bd80      	pop	{r7, pc}

08007ce8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8007ce8:	b580      	push	{r7, lr}
 8007cea:	b084      	sub	sp, #16
 8007cec:	af00      	add	r7, sp, #0
 8007cee:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007cf0:	f7ff fa6a 	bl	80071c8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	d102      	bne.n	8007d02 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8007cfc:	2301      	movs	r3, #1
 8007cfe:	60fb      	str	r3, [r7, #12]
 8007d00:	e001      	b.n	8007d06 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8007d02:	2300      	movs	r3, #0
 8007d04:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007d06:	f7ff fa91 	bl	800722c <vPortExitCritical>

	return xReturn;
 8007d0a:	68fb      	ldr	r3, [r7, #12]
}
 8007d0c:	4618      	mov	r0, r3
 8007d0e:	3710      	adds	r7, #16
 8007d10:	46bd      	mov	sp, r7
 8007d12:	bd80      	pop	{r7, pc}

08007d14 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8007d14:	b580      	push	{r7, lr}
 8007d16:	b084      	sub	sp, #16
 8007d18:	af00      	add	r7, sp, #0
 8007d1a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007d1c:	f7ff fa54 	bl	80071c8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007d28:	429a      	cmp	r2, r3
 8007d2a:	d102      	bne.n	8007d32 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8007d2c:	2301      	movs	r3, #1
 8007d2e:	60fb      	str	r3, [r7, #12]
 8007d30:	e001      	b.n	8007d36 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8007d32:	2300      	movs	r3, #0
 8007d34:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007d36:	f7ff fa79 	bl	800722c <vPortExitCritical>

	return xReturn;
 8007d3a:	68fb      	ldr	r3, [r7, #12]
}
 8007d3c:	4618      	mov	r0, r3
 8007d3e:	3710      	adds	r7, #16
 8007d40:	46bd      	mov	sp, r7
 8007d42:	bd80      	pop	{r7, pc}

08007d44 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8007d44:	b480      	push	{r7}
 8007d46:	b085      	sub	sp, #20
 8007d48:	af00      	add	r7, sp, #0
 8007d4a:	6078      	str	r0, [r7, #4]
 8007d4c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007d4e:	2300      	movs	r3, #0
 8007d50:	60fb      	str	r3, [r7, #12]
 8007d52:	e014      	b.n	8007d7e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8007d54:	4a0f      	ldr	r2, [pc, #60]	@ (8007d94 <vQueueAddToRegistry+0x50>)
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	d10b      	bne.n	8007d78 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8007d60:	490c      	ldr	r1, [pc, #48]	@ (8007d94 <vQueueAddToRegistry+0x50>)
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	683a      	ldr	r2, [r7, #0]
 8007d66:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8007d6a:	4a0a      	ldr	r2, [pc, #40]	@ (8007d94 <vQueueAddToRegistry+0x50>)
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	00db      	lsls	r3, r3, #3
 8007d70:	4413      	add	r3, r2
 8007d72:	687a      	ldr	r2, [r7, #4]
 8007d74:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8007d76:	e006      	b.n	8007d86 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	3301      	adds	r3, #1
 8007d7c:	60fb      	str	r3, [r7, #12]
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	2b07      	cmp	r3, #7
 8007d82:	d9e7      	bls.n	8007d54 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8007d84:	bf00      	nop
 8007d86:	bf00      	nop
 8007d88:	3714      	adds	r7, #20
 8007d8a:	46bd      	mov	sp, r7
 8007d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d90:	4770      	bx	lr
 8007d92:	bf00      	nop
 8007d94:	24004620 	.word	0x24004620

08007d98 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007d98:	b580      	push	{r7, lr}
 8007d9a:	b086      	sub	sp, #24
 8007d9c:	af00      	add	r7, sp, #0
 8007d9e:	60f8      	str	r0, [r7, #12]
 8007da0:	60b9      	str	r1, [r7, #8]
 8007da2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8007da8:	f7ff fa0e 	bl	80071c8 <vPortEnterCritical>
 8007dac:	697b      	ldr	r3, [r7, #20]
 8007dae:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007db2:	b25b      	sxtb	r3, r3
 8007db4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007db8:	d103      	bne.n	8007dc2 <vQueueWaitForMessageRestricted+0x2a>
 8007dba:	697b      	ldr	r3, [r7, #20]
 8007dbc:	2200      	movs	r2, #0
 8007dbe:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007dc2:	697b      	ldr	r3, [r7, #20]
 8007dc4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007dc8:	b25b      	sxtb	r3, r3
 8007dca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007dce:	d103      	bne.n	8007dd8 <vQueueWaitForMessageRestricted+0x40>
 8007dd0:	697b      	ldr	r3, [r7, #20]
 8007dd2:	2200      	movs	r2, #0
 8007dd4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007dd8:	f7ff fa28 	bl	800722c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8007ddc:	697b      	ldr	r3, [r7, #20]
 8007dde:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	d106      	bne.n	8007df2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8007de4:	697b      	ldr	r3, [r7, #20]
 8007de6:	3324      	adds	r3, #36	@ 0x24
 8007de8:	687a      	ldr	r2, [r7, #4]
 8007dea:	68b9      	ldr	r1, [r7, #8]
 8007dec:	4618      	mov	r0, r3
 8007dee:	f000 fc6d 	bl	80086cc <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8007df2:	6978      	ldr	r0, [r7, #20]
 8007df4:	f7ff ff26 	bl	8007c44 <prvUnlockQueue>
	}
 8007df8:	bf00      	nop
 8007dfa:	3718      	adds	r7, #24
 8007dfc:	46bd      	mov	sp, r7
 8007dfe:	bd80      	pop	{r7, pc}

08007e00 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007e00:	b580      	push	{r7, lr}
 8007e02:	b08e      	sub	sp, #56	@ 0x38
 8007e04:	af04      	add	r7, sp, #16
 8007e06:	60f8      	str	r0, [r7, #12]
 8007e08:	60b9      	str	r1, [r7, #8]
 8007e0a:	607a      	str	r2, [r7, #4]
 8007e0c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8007e0e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007e10:	2b00      	cmp	r3, #0
 8007e12:	d10b      	bne.n	8007e2c <xTaskCreateStatic+0x2c>
	__asm volatile
 8007e14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e18:	f383 8811 	msr	BASEPRI, r3
 8007e1c:	f3bf 8f6f 	isb	sy
 8007e20:	f3bf 8f4f 	dsb	sy
 8007e24:	623b      	str	r3, [r7, #32]
}
 8007e26:	bf00      	nop
 8007e28:	bf00      	nop
 8007e2a:	e7fd      	b.n	8007e28 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8007e2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e2e:	2b00      	cmp	r3, #0
 8007e30:	d10b      	bne.n	8007e4a <xTaskCreateStatic+0x4a>
	__asm volatile
 8007e32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e36:	f383 8811 	msr	BASEPRI, r3
 8007e3a:	f3bf 8f6f 	isb	sy
 8007e3e:	f3bf 8f4f 	dsb	sy
 8007e42:	61fb      	str	r3, [r7, #28]
}
 8007e44:	bf00      	nop
 8007e46:	bf00      	nop
 8007e48:	e7fd      	b.n	8007e46 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8007e4a:	23a8      	movs	r3, #168	@ 0xa8
 8007e4c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8007e4e:	693b      	ldr	r3, [r7, #16]
 8007e50:	2ba8      	cmp	r3, #168	@ 0xa8
 8007e52:	d00b      	beq.n	8007e6c <xTaskCreateStatic+0x6c>
	__asm volatile
 8007e54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e58:	f383 8811 	msr	BASEPRI, r3
 8007e5c:	f3bf 8f6f 	isb	sy
 8007e60:	f3bf 8f4f 	dsb	sy
 8007e64:	61bb      	str	r3, [r7, #24]
}
 8007e66:	bf00      	nop
 8007e68:	bf00      	nop
 8007e6a:	e7fd      	b.n	8007e68 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8007e6c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8007e6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e70:	2b00      	cmp	r3, #0
 8007e72:	d01e      	beq.n	8007eb2 <xTaskCreateStatic+0xb2>
 8007e74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	d01b      	beq.n	8007eb2 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007e7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e7c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8007e7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e80:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007e82:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007e84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e86:	2202      	movs	r2, #2
 8007e88:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007e8c:	2300      	movs	r3, #0
 8007e8e:	9303      	str	r3, [sp, #12]
 8007e90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e92:	9302      	str	r3, [sp, #8]
 8007e94:	f107 0314 	add.w	r3, r7, #20
 8007e98:	9301      	str	r3, [sp, #4]
 8007e9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e9c:	9300      	str	r3, [sp, #0]
 8007e9e:	683b      	ldr	r3, [r7, #0]
 8007ea0:	687a      	ldr	r2, [r7, #4]
 8007ea2:	68b9      	ldr	r1, [r7, #8]
 8007ea4:	68f8      	ldr	r0, [r7, #12]
 8007ea6:	f000 f851 	bl	8007f4c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007eaa:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8007eac:	f000 f8f6 	bl	800809c <prvAddNewTaskToReadyList>
 8007eb0:	e001      	b.n	8007eb6 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8007eb2:	2300      	movs	r3, #0
 8007eb4:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8007eb6:	697b      	ldr	r3, [r7, #20]
	}
 8007eb8:	4618      	mov	r0, r3
 8007eba:	3728      	adds	r7, #40	@ 0x28
 8007ebc:	46bd      	mov	sp, r7
 8007ebe:	bd80      	pop	{r7, pc}

08007ec0 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8007ec0:	b580      	push	{r7, lr}
 8007ec2:	b08c      	sub	sp, #48	@ 0x30
 8007ec4:	af04      	add	r7, sp, #16
 8007ec6:	60f8      	str	r0, [r7, #12]
 8007ec8:	60b9      	str	r1, [r7, #8]
 8007eca:	603b      	str	r3, [r7, #0]
 8007ecc:	4613      	mov	r3, r2
 8007ece:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8007ed0:	88fb      	ldrh	r3, [r7, #6]
 8007ed2:	009b      	lsls	r3, r3, #2
 8007ed4:	4618      	mov	r0, r3
 8007ed6:	f7fe fda3 	bl	8006a20 <pvPortMalloc>
 8007eda:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8007edc:	697b      	ldr	r3, [r7, #20]
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	d00e      	beq.n	8007f00 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8007ee2:	20a8      	movs	r0, #168	@ 0xa8
 8007ee4:	f7fe fd9c 	bl	8006a20 <pvPortMalloc>
 8007ee8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8007eea:	69fb      	ldr	r3, [r7, #28]
 8007eec:	2b00      	cmp	r3, #0
 8007eee:	d003      	beq.n	8007ef8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007ef0:	69fb      	ldr	r3, [r7, #28]
 8007ef2:	697a      	ldr	r2, [r7, #20]
 8007ef4:	631a      	str	r2, [r3, #48]	@ 0x30
 8007ef6:	e005      	b.n	8007f04 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007ef8:	6978      	ldr	r0, [r7, #20]
 8007efa:	f7fe fe5f 	bl	8006bbc <vPortFree>
 8007efe:	e001      	b.n	8007f04 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007f00:	2300      	movs	r3, #0
 8007f02:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007f04:	69fb      	ldr	r3, [r7, #28]
 8007f06:	2b00      	cmp	r3, #0
 8007f08:	d017      	beq.n	8007f3a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8007f0a:	69fb      	ldr	r3, [r7, #28]
 8007f0c:	2200      	movs	r2, #0
 8007f0e:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007f12:	88fa      	ldrh	r2, [r7, #6]
 8007f14:	2300      	movs	r3, #0
 8007f16:	9303      	str	r3, [sp, #12]
 8007f18:	69fb      	ldr	r3, [r7, #28]
 8007f1a:	9302      	str	r3, [sp, #8]
 8007f1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f1e:	9301      	str	r3, [sp, #4]
 8007f20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f22:	9300      	str	r3, [sp, #0]
 8007f24:	683b      	ldr	r3, [r7, #0]
 8007f26:	68b9      	ldr	r1, [r7, #8]
 8007f28:	68f8      	ldr	r0, [r7, #12]
 8007f2a:	f000 f80f 	bl	8007f4c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007f2e:	69f8      	ldr	r0, [r7, #28]
 8007f30:	f000 f8b4 	bl	800809c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007f34:	2301      	movs	r3, #1
 8007f36:	61bb      	str	r3, [r7, #24]
 8007f38:	e002      	b.n	8007f40 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007f3a:	f04f 33ff 	mov.w	r3, #4294967295
 8007f3e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007f40:	69bb      	ldr	r3, [r7, #24]
	}
 8007f42:	4618      	mov	r0, r3
 8007f44:	3720      	adds	r7, #32
 8007f46:	46bd      	mov	sp, r7
 8007f48:	bd80      	pop	{r7, pc}
	...

08007f4c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8007f4c:	b580      	push	{r7, lr}
 8007f4e:	b088      	sub	sp, #32
 8007f50:	af00      	add	r7, sp, #0
 8007f52:	60f8      	str	r0, [r7, #12]
 8007f54:	60b9      	str	r1, [r7, #8]
 8007f56:	607a      	str	r2, [r7, #4]
 8007f58:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8007f5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f5c:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	009b      	lsls	r3, r3, #2
 8007f62:	461a      	mov	r2, r3
 8007f64:	21a5      	movs	r1, #165	@ 0xa5
 8007f66:	f001 f9eb 	bl	8009340 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8007f6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f6c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007f6e:	6879      	ldr	r1, [r7, #4]
 8007f70:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8007f74:	440b      	add	r3, r1
 8007f76:	009b      	lsls	r3, r3, #2
 8007f78:	4413      	add	r3, r2
 8007f7a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007f7c:	69bb      	ldr	r3, [r7, #24]
 8007f7e:	f023 0307 	bic.w	r3, r3, #7
 8007f82:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007f84:	69bb      	ldr	r3, [r7, #24]
 8007f86:	f003 0307 	and.w	r3, r3, #7
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	d00b      	beq.n	8007fa6 <prvInitialiseNewTask+0x5a>
	__asm volatile
 8007f8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f92:	f383 8811 	msr	BASEPRI, r3
 8007f96:	f3bf 8f6f 	isb	sy
 8007f9a:	f3bf 8f4f 	dsb	sy
 8007f9e:	617b      	str	r3, [r7, #20]
}
 8007fa0:	bf00      	nop
 8007fa2:	bf00      	nop
 8007fa4:	e7fd      	b.n	8007fa2 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8007fa6:	68bb      	ldr	r3, [r7, #8]
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	d01f      	beq.n	8007fec <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007fac:	2300      	movs	r3, #0
 8007fae:	61fb      	str	r3, [r7, #28]
 8007fb0:	e012      	b.n	8007fd8 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007fb2:	68ba      	ldr	r2, [r7, #8]
 8007fb4:	69fb      	ldr	r3, [r7, #28]
 8007fb6:	4413      	add	r3, r2
 8007fb8:	7819      	ldrb	r1, [r3, #0]
 8007fba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007fbc:	69fb      	ldr	r3, [r7, #28]
 8007fbe:	4413      	add	r3, r2
 8007fc0:	3334      	adds	r3, #52	@ 0x34
 8007fc2:	460a      	mov	r2, r1
 8007fc4:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8007fc6:	68ba      	ldr	r2, [r7, #8]
 8007fc8:	69fb      	ldr	r3, [r7, #28]
 8007fca:	4413      	add	r3, r2
 8007fcc:	781b      	ldrb	r3, [r3, #0]
 8007fce:	2b00      	cmp	r3, #0
 8007fd0:	d006      	beq.n	8007fe0 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007fd2:	69fb      	ldr	r3, [r7, #28]
 8007fd4:	3301      	adds	r3, #1
 8007fd6:	61fb      	str	r3, [r7, #28]
 8007fd8:	69fb      	ldr	r3, [r7, #28]
 8007fda:	2b0f      	cmp	r3, #15
 8007fdc:	d9e9      	bls.n	8007fb2 <prvInitialiseNewTask+0x66>
 8007fde:	e000      	b.n	8007fe2 <prvInitialiseNewTask+0x96>
			{
				break;
 8007fe0:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007fe2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fe4:	2200      	movs	r2, #0
 8007fe6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007fea:	e003      	b.n	8007ff4 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8007fec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fee:	2200      	movs	r2, #0
 8007ff0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007ff4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ff6:	2b37      	cmp	r3, #55	@ 0x37
 8007ff8:	d901      	bls.n	8007ffe <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007ffa:	2337      	movs	r3, #55	@ 0x37
 8007ffc:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007ffe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008000:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008002:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8008004:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008006:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008008:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800800a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800800c:	2200      	movs	r2, #0
 800800e:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8008010:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008012:	3304      	adds	r3, #4
 8008014:	4618      	mov	r0, r3
 8008016:	f7fe ff11 	bl	8006e3c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800801a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800801c:	3318      	adds	r3, #24
 800801e:	4618      	mov	r0, r3
 8008020:	f7fe ff0c 	bl	8006e3c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8008024:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008026:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008028:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800802a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800802c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8008030:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008032:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8008034:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008036:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008038:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800803a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800803c:	2200      	movs	r2, #0
 800803e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008042:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008044:	2200      	movs	r2, #0
 8008046:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800804a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800804c:	3354      	adds	r3, #84	@ 0x54
 800804e:	224c      	movs	r2, #76	@ 0x4c
 8008050:	2100      	movs	r1, #0
 8008052:	4618      	mov	r0, r3
 8008054:	f001 f974 	bl	8009340 <memset>
 8008058:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800805a:	4a0d      	ldr	r2, [pc, #52]	@ (8008090 <prvInitialiseNewTask+0x144>)
 800805c:	659a      	str	r2, [r3, #88]	@ 0x58
 800805e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008060:	4a0c      	ldr	r2, [pc, #48]	@ (8008094 <prvInitialiseNewTask+0x148>)
 8008062:	65da      	str	r2, [r3, #92]	@ 0x5c
 8008064:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008066:	4a0c      	ldr	r2, [pc, #48]	@ (8008098 <prvInitialiseNewTask+0x14c>)
 8008068:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800806a:	683a      	ldr	r2, [r7, #0]
 800806c:	68f9      	ldr	r1, [r7, #12]
 800806e:	69b8      	ldr	r0, [r7, #24]
 8008070:	f7fe ff78 	bl	8006f64 <pxPortInitialiseStack>
 8008074:	4602      	mov	r2, r0
 8008076:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008078:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800807a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800807c:	2b00      	cmp	r3, #0
 800807e:	d002      	beq.n	8008086 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8008080:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008082:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008084:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008086:	bf00      	nop
 8008088:	3720      	adds	r7, #32
 800808a:	46bd      	mov	sp, r7
 800808c:	bd80      	pop	{r7, pc}
 800808e:	bf00      	nop
 8008090:	24004c90 	.word	0x24004c90
 8008094:	24004cf8 	.word	0x24004cf8
 8008098:	24004d60 	.word	0x24004d60

0800809c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800809c:	b580      	push	{r7, lr}
 800809e:	b082      	sub	sp, #8
 80080a0:	af00      	add	r7, sp, #0
 80080a2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80080a4:	f7ff f890 	bl	80071c8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80080a8:	4b2d      	ldr	r3, [pc, #180]	@ (8008160 <prvAddNewTaskToReadyList+0xc4>)
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	3301      	adds	r3, #1
 80080ae:	4a2c      	ldr	r2, [pc, #176]	@ (8008160 <prvAddNewTaskToReadyList+0xc4>)
 80080b0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80080b2:	4b2c      	ldr	r3, [pc, #176]	@ (8008164 <prvAddNewTaskToReadyList+0xc8>)
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	2b00      	cmp	r3, #0
 80080b8:	d109      	bne.n	80080ce <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80080ba:	4a2a      	ldr	r2, [pc, #168]	@ (8008164 <prvAddNewTaskToReadyList+0xc8>)
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80080c0:	4b27      	ldr	r3, [pc, #156]	@ (8008160 <prvAddNewTaskToReadyList+0xc4>)
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	2b01      	cmp	r3, #1
 80080c6:	d110      	bne.n	80080ea <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80080c8:	f000 fc2e 	bl	8008928 <prvInitialiseTaskLists>
 80080cc:	e00d      	b.n	80080ea <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80080ce:	4b26      	ldr	r3, [pc, #152]	@ (8008168 <prvAddNewTaskToReadyList+0xcc>)
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	d109      	bne.n	80080ea <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80080d6:	4b23      	ldr	r3, [pc, #140]	@ (8008164 <prvAddNewTaskToReadyList+0xc8>)
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80080e0:	429a      	cmp	r2, r3
 80080e2:	d802      	bhi.n	80080ea <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80080e4:	4a1f      	ldr	r2, [pc, #124]	@ (8008164 <prvAddNewTaskToReadyList+0xc8>)
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80080ea:	4b20      	ldr	r3, [pc, #128]	@ (800816c <prvAddNewTaskToReadyList+0xd0>)
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	3301      	adds	r3, #1
 80080f0:	4a1e      	ldr	r2, [pc, #120]	@ (800816c <prvAddNewTaskToReadyList+0xd0>)
 80080f2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80080f4:	4b1d      	ldr	r3, [pc, #116]	@ (800816c <prvAddNewTaskToReadyList+0xd0>)
 80080f6:	681a      	ldr	r2, [r3, #0]
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008100:	4b1b      	ldr	r3, [pc, #108]	@ (8008170 <prvAddNewTaskToReadyList+0xd4>)
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	429a      	cmp	r2, r3
 8008106:	d903      	bls.n	8008110 <prvAddNewTaskToReadyList+0x74>
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800810c:	4a18      	ldr	r2, [pc, #96]	@ (8008170 <prvAddNewTaskToReadyList+0xd4>)
 800810e:	6013      	str	r3, [r2, #0]
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008114:	4613      	mov	r3, r2
 8008116:	009b      	lsls	r3, r3, #2
 8008118:	4413      	add	r3, r2
 800811a:	009b      	lsls	r3, r3, #2
 800811c:	4a15      	ldr	r2, [pc, #84]	@ (8008174 <prvAddNewTaskToReadyList+0xd8>)
 800811e:	441a      	add	r2, r3
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	3304      	adds	r3, #4
 8008124:	4619      	mov	r1, r3
 8008126:	4610      	mov	r0, r2
 8008128:	f7fe fe95 	bl	8006e56 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800812c:	f7ff f87e 	bl	800722c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8008130:	4b0d      	ldr	r3, [pc, #52]	@ (8008168 <prvAddNewTaskToReadyList+0xcc>)
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	2b00      	cmp	r3, #0
 8008136:	d00e      	beq.n	8008156 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008138:	4b0a      	ldr	r3, [pc, #40]	@ (8008164 <prvAddNewTaskToReadyList+0xc8>)
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008142:	429a      	cmp	r2, r3
 8008144:	d207      	bcs.n	8008156 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8008146:	4b0c      	ldr	r3, [pc, #48]	@ (8008178 <prvAddNewTaskToReadyList+0xdc>)
 8008148:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800814c:	601a      	str	r2, [r3, #0]
 800814e:	f3bf 8f4f 	dsb	sy
 8008152:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008156:	bf00      	nop
 8008158:	3708      	adds	r7, #8
 800815a:	46bd      	mov	sp, r7
 800815c:	bd80      	pop	{r7, pc}
 800815e:	bf00      	nop
 8008160:	24004b34 	.word	0x24004b34
 8008164:	24004660 	.word	0x24004660
 8008168:	24004b40 	.word	0x24004b40
 800816c:	24004b50 	.word	0x24004b50
 8008170:	24004b3c 	.word	0x24004b3c
 8008174:	24004664 	.word	0x24004664
 8008178:	e000ed04 	.word	0xe000ed04

0800817c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800817c:	b580      	push	{r7, lr}
 800817e:	b084      	sub	sp, #16
 8008180:	af00      	add	r7, sp, #0
 8008182:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8008184:	2300      	movs	r3, #0
 8008186:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	2b00      	cmp	r3, #0
 800818c:	d018      	beq.n	80081c0 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800818e:	4b14      	ldr	r3, [pc, #80]	@ (80081e0 <vTaskDelay+0x64>)
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	2b00      	cmp	r3, #0
 8008194:	d00b      	beq.n	80081ae <vTaskDelay+0x32>
	__asm volatile
 8008196:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800819a:	f383 8811 	msr	BASEPRI, r3
 800819e:	f3bf 8f6f 	isb	sy
 80081a2:	f3bf 8f4f 	dsb	sy
 80081a6:	60bb      	str	r3, [r7, #8]
}
 80081a8:	bf00      	nop
 80081aa:	bf00      	nop
 80081ac:	e7fd      	b.n	80081aa <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80081ae:	f000 f88b 	bl	80082c8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80081b2:	2100      	movs	r1, #0
 80081b4:	6878      	ldr	r0, [r7, #4]
 80081b6:	f000 fd09 	bl	8008bcc <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80081ba:	f000 f893 	bl	80082e4 <xTaskResumeAll>
 80081be:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80081c0:	68fb      	ldr	r3, [r7, #12]
 80081c2:	2b00      	cmp	r3, #0
 80081c4:	d107      	bne.n	80081d6 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80081c6:	4b07      	ldr	r3, [pc, #28]	@ (80081e4 <vTaskDelay+0x68>)
 80081c8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80081cc:	601a      	str	r2, [r3, #0]
 80081ce:	f3bf 8f4f 	dsb	sy
 80081d2:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80081d6:	bf00      	nop
 80081d8:	3710      	adds	r7, #16
 80081da:	46bd      	mov	sp, r7
 80081dc:	bd80      	pop	{r7, pc}
 80081de:	bf00      	nop
 80081e0:	24004b5c 	.word	0x24004b5c
 80081e4:	e000ed04 	.word	0xe000ed04

080081e8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80081e8:	b580      	push	{r7, lr}
 80081ea:	b08a      	sub	sp, #40	@ 0x28
 80081ec:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80081ee:	2300      	movs	r3, #0
 80081f0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80081f2:	2300      	movs	r3, #0
 80081f4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80081f6:	463a      	mov	r2, r7
 80081f8:	1d39      	adds	r1, r7, #4
 80081fa:	f107 0308 	add.w	r3, r7, #8
 80081fe:	4618      	mov	r0, r3
 8008200:	f7fe fbda 	bl	80069b8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8008204:	6839      	ldr	r1, [r7, #0]
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	68ba      	ldr	r2, [r7, #8]
 800820a:	9202      	str	r2, [sp, #8]
 800820c:	9301      	str	r3, [sp, #4]
 800820e:	2300      	movs	r3, #0
 8008210:	9300      	str	r3, [sp, #0]
 8008212:	2300      	movs	r3, #0
 8008214:	460a      	mov	r2, r1
 8008216:	4924      	ldr	r1, [pc, #144]	@ (80082a8 <vTaskStartScheduler+0xc0>)
 8008218:	4824      	ldr	r0, [pc, #144]	@ (80082ac <vTaskStartScheduler+0xc4>)
 800821a:	f7ff fdf1 	bl	8007e00 <xTaskCreateStatic>
 800821e:	4603      	mov	r3, r0
 8008220:	4a23      	ldr	r2, [pc, #140]	@ (80082b0 <vTaskStartScheduler+0xc8>)
 8008222:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8008224:	4b22      	ldr	r3, [pc, #136]	@ (80082b0 <vTaskStartScheduler+0xc8>)
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	2b00      	cmp	r3, #0
 800822a:	d002      	beq.n	8008232 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800822c:	2301      	movs	r3, #1
 800822e:	617b      	str	r3, [r7, #20]
 8008230:	e001      	b.n	8008236 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8008232:	2300      	movs	r3, #0
 8008234:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8008236:	697b      	ldr	r3, [r7, #20]
 8008238:	2b01      	cmp	r3, #1
 800823a:	d102      	bne.n	8008242 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800823c:	f000 fd1a 	bl	8008c74 <xTimerCreateTimerTask>
 8008240:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8008242:	697b      	ldr	r3, [r7, #20]
 8008244:	2b01      	cmp	r3, #1
 8008246:	d11b      	bne.n	8008280 <vTaskStartScheduler+0x98>
	__asm volatile
 8008248:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800824c:	f383 8811 	msr	BASEPRI, r3
 8008250:	f3bf 8f6f 	isb	sy
 8008254:	f3bf 8f4f 	dsb	sy
 8008258:	613b      	str	r3, [r7, #16]
}
 800825a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800825c:	4b15      	ldr	r3, [pc, #84]	@ (80082b4 <vTaskStartScheduler+0xcc>)
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	3354      	adds	r3, #84	@ 0x54
 8008262:	4a15      	ldr	r2, [pc, #84]	@ (80082b8 <vTaskStartScheduler+0xd0>)
 8008264:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8008266:	4b15      	ldr	r3, [pc, #84]	@ (80082bc <vTaskStartScheduler+0xd4>)
 8008268:	f04f 32ff 	mov.w	r2, #4294967295
 800826c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800826e:	4b14      	ldr	r3, [pc, #80]	@ (80082c0 <vTaskStartScheduler+0xd8>)
 8008270:	2201      	movs	r2, #1
 8008272:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8008274:	4b13      	ldr	r3, [pc, #76]	@ (80082c4 <vTaskStartScheduler+0xdc>)
 8008276:	2200      	movs	r2, #0
 8008278:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800827a:	f7fe ff01 	bl	8007080 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800827e:	e00f      	b.n	80082a0 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008280:	697b      	ldr	r3, [r7, #20]
 8008282:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008286:	d10b      	bne.n	80082a0 <vTaskStartScheduler+0xb8>
	__asm volatile
 8008288:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800828c:	f383 8811 	msr	BASEPRI, r3
 8008290:	f3bf 8f6f 	isb	sy
 8008294:	f3bf 8f4f 	dsb	sy
 8008298:	60fb      	str	r3, [r7, #12]
}
 800829a:	bf00      	nop
 800829c:	bf00      	nop
 800829e:	e7fd      	b.n	800829c <vTaskStartScheduler+0xb4>
}
 80082a0:	bf00      	nop
 80082a2:	3718      	adds	r7, #24
 80082a4:	46bd      	mov	sp, r7
 80082a6:	bd80      	pop	{r7, pc}
 80082a8:	080095a0 	.word	0x080095a0
 80082ac:	080088f9 	.word	0x080088f9
 80082b0:	24004b58 	.word	0x24004b58
 80082b4:	24004660 	.word	0x24004660
 80082b8:	24000014 	.word	0x24000014
 80082bc:	24004b54 	.word	0x24004b54
 80082c0:	24004b40 	.word	0x24004b40
 80082c4:	24004b38 	.word	0x24004b38

080082c8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80082c8:	b480      	push	{r7}
 80082ca:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80082cc:	4b04      	ldr	r3, [pc, #16]	@ (80082e0 <vTaskSuspendAll+0x18>)
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	3301      	adds	r3, #1
 80082d2:	4a03      	ldr	r2, [pc, #12]	@ (80082e0 <vTaskSuspendAll+0x18>)
 80082d4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80082d6:	bf00      	nop
 80082d8:	46bd      	mov	sp, r7
 80082da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082de:	4770      	bx	lr
 80082e0:	24004b5c 	.word	0x24004b5c

080082e4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80082e4:	b580      	push	{r7, lr}
 80082e6:	b084      	sub	sp, #16
 80082e8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80082ea:	2300      	movs	r3, #0
 80082ec:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80082ee:	2300      	movs	r3, #0
 80082f0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80082f2:	4b42      	ldr	r3, [pc, #264]	@ (80083fc <xTaskResumeAll+0x118>)
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	2b00      	cmp	r3, #0
 80082f8:	d10b      	bne.n	8008312 <xTaskResumeAll+0x2e>
	__asm volatile
 80082fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082fe:	f383 8811 	msr	BASEPRI, r3
 8008302:	f3bf 8f6f 	isb	sy
 8008306:	f3bf 8f4f 	dsb	sy
 800830a:	603b      	str	r3, [r7, #0]
}
 800830c:	bf00      	nop
 800830e:	bf00      	nop
 8008310:	e7fd      	b.n	800830e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8008312:	f7fe ff59 	bl	80071c8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8008316:	4b39      	ldr	r3, [pc, #228]	@ (80083fc <xTaskResumeAll+0x118>)
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	3b01      	subs	r3, #1
 800831c:	4a37      	ldr	r2, [pc, #220]	@ (80083fc <xTaskResumeAll+0x118>)
 800831e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008320:	4b36      	ldr	r3, [pc, #216]	@ (80083fc <xTaskResumeAll+0x118>)
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	2b00      	cmp	r3, #0
 8008326:	d162      	bne.n	80083ee <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8008328:	4b35      	ldr	r3, [pc, #212]	@ (8008400 <xTaskResumeAll+0x11c>)
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	2b00      	cmp	r3, #0
 800832e:	d05e      	beq.n	80083ee <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008330:	e02f      	b.n	8008392 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008332:	4b34      	ldr	r3, [pc, #208]	@ (8008404 <xTaskResumeAll+0x120>)
 8008334:	68db      	ldr	r3, [r3, #12]
 8008336:	68db      	ldr	r3, [r3, #12]
 8008338:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800833a:	68fb      	ldr	r3, [r7, #12]
 800833c:	3318      	adds	r3, #24
 800833e:	4618      	mov	r0, r3
 8008340:	f7fe fde6 	bl	8006f10 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008344:	68fb      	ldr	r3, [r7, #12]
 8008346:	3304      	adds	r3, #4
 8008348:	4618      	mov	r0, r3
 800834a:	f7fe fde1 	bl	8006f10 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008352:	4b2d      	ldr	r3, [pc, #180]	@ (8008408 <xTaskResumeAll+0x124>)
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	429a      	cmp	r2, r3
 8008358:	d903      	bls.n	8008362 <xTaskResumeAll+0x7e>
 800835a:	68fb      	ldr	r3, [r7, #12]
 800835c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800835e:	4a2a      	ldr	r2, [pc, #168]	@ (8008408 <xTaskResumeAll+0x124>)
 8008360:	6013      	str	r3, [r2, #0]
 8008362:	68fb      	ldr	r3, [r7, #12]
 8008364:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008366:	4613      	mov	r3, r2
 8008368:	009b      	lsls	r3, r3, #2
 800836a:	4413      	add	r3, r2
 800836c:	009b      	lsls	r3, r3, #2
 800836e:	4a27      	ldr	r2, [pc, #156]	@ (800840c <xTaskResumeAll+0x128>)
 8008370:	441a      	add	r2, r3
 8008372:	68fb      	ldr	r3, [r7, #12]
 8008374:	3304      	adds	r3, #4
 8008376:	4619      	mov	r1, r3
 8008378:	4610      	mov	r0, r2
 800837a:	f7fe fd6c 	bl	8006e56 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008382:	4b23      	ldr	r3, [pc, #140]	@ (8008410 <xTaskResumeAll+0x12c>)
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008388:	429a      	cmp	r2, r3
 800838a:	d302      	bcc.n	8008392 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800838c:	4b21      	ldr	r3, [pc, #132]	@ (8008414 <xTaskResumeAll+0x130>)
 800838e:	2201      	movs	r2, #1
 8008390:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008392:	4b1c      	ldr	r3, [pc, #112]	@ (8008404 <xTaskResumeAll+0x120>)
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	2b00      	cmp	r3, #0
 8008398:	d1cb      	bne.n	8008332 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800839a:	68fb      	ldr	r3, [r7, #12]
 800839c:	2b00      	cmp	r3, #0
 800839e:	d001      	beq.n	80083a4 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80083a0:	f000 fb66 	bl	8008a70 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80083a4:	4b1c      	ldr	r3, [pc, #112]	@ (8008418 <xTaskResumeAll+0x134>)
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	d010      	beq.n	80083d2 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80083b0:	f000 f846 	bl	8008440 <xTaskIncrementTick>
 80083b4:	4603      	mov	r3, r0
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	d002      	beq.n	80083c0 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 80083ba:	4b16      	ldr	r3, [pc, #88]	@ (8008414 <xTaskResumeAll+0x130>)
 80083bc:	2201      	movs	r2, #1
 80083be:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	3b01      	subs	r3, #1
 80083c4:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	2b00      	cmp	r3, #0
 80083ca:	d1f1      	bne.n	80083b0 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 80083cc:	4b12      	ldr	r3, [pc, #72]	@ (8008418 <xTaskResumeAll+0x134>)
 80083ce:	2200      	movs	r2, #0
 80083d0:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80083d2:	4b10      	ldr	r3, [pc, #64]	@ (8008414 <xTaskResumeAll+0x130>)
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	2b00      	cmp	r3, #0
 80083d8:	d009      	beq.n	80083ee <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80083da:	2301      	movs	r3, #1
 80083dc:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80083de:	4b0f      	ldr	r3, [pc, #60]	@ (800841c <xTaskResumeAll+0x138>)
 80083e0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80083e4:	601a      	str	r2, [r3, #0]
 80083e6:	f3bf 8f4f 	dsb	sy
 80083ea:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80083ee:	f7fe ff1d 	bl	800722c <vPortExitCritical>

	return xAlreadyYielded;
 80083f2:	68bb      	ldr	r3, [r7, #8]
}
 80083f4:	4618      	mov	r0, r3
 80083f6:	3710      	adds	r7, #16
 80083f8:	46bd      	mov	sp, r7
 80083fa:	bd80      	pop	{r7, pc}
 80083fc:	24004b5c 	.word	0x24004b5c
 8008400:	24004b34 	.word	0x24004b34
 8008404:	24004af4 	.word	0x24004af4
 8008408:	24004b3c 	.word	0x24004b3c
 800840c:	24004664 	.word	0x24004664
 8008410:	24004660 	.word	0x24004660
 8008414:	24004b48 	.word	0x24004b48
 8008418:	24004b44 	.word	0x24004b44
 800841c:	e000ed04 	.word	0xe000ed04

08008420 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8008420:	b480      	push	{r7}
 8008422:	b083      	sub	sp, #12
 8008424:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8008426:	4b05      	ldr	r3, [pc, #20]	@ (800843c <xTaskGetTickCount+0x1c>)
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800842c:	687b      	ldr	r3, [r7, #4]
}
 800842e:	4618      	mov	r0, r3
 8008430:	370c      	adds	r7, #12
 8008432:	46bd      	mov	sp, r7
 8008434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008438:	4770      	bx	lr
 800843a:	bf00      	nop
 800843c:	24004b38 	.word	0x24004b38

08008440 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008440:	b580      	push	{r7, lr}
 8008442:	b086      	sub	sp, #24
 8008444:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8008446:	2300      	movs	r3, #0
 8008448:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800844a:	4b4f      	ldr	r3, [pc, #316]	@ (8008588 <xTaskIncrementTick+0x148>)
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	2b00      	cmp	r3, #0
 8008450:	f040 8090 	bne.w	8008574 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008454:	4b4d      	ldr	r3, [pc, #308]	@ (800858c <xTaskIncrementTick+0x14c>)
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	3301      	adds	r3, #1
 800845a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800845c:	4a4b      	ldr	r2, [pc, #300]	@ (800858c <xTaskIncrementTick+0x14c>)
 800845e:	693b      	ldr	r3, [r7, #16]
 8008460:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008462:	693b      	ldr	r3, [r7, #16]
 8008464:	2b00      	cmp	r3, #0
 8008466:	d121      	bne.n	80084ac <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8008468:	4b49      	ldr	r3, [pc, #292]	@ (8008590 <xTaskIncrementTick+0x150>)
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	2b00      	cmp	r3, #0
 8008470:	d00b      	beq.n	800848a <xTaskIncrementTick+0x4a>
	__asm volatile
 8008472:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008476:	f383 8811 	msr	BASEPRI, r3
 800847a:	f3bf 8f6f 	isb	sy
 800847e:	f3bf 8f4f 	dsb	sy
 8008482:	603b      	str	r3, [r7, #0]
}
 8008484:	bf00      	nop
 8008486:	bf00      	nop
 8008488:	e7fd      	b.n	8008486 <xTaskIncrementTick+0x46>
 800848a:	4b41      	ldr	r3, [pc, #260]	@ (8008590 <xTaskIncrementTick+0x150>)
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	60fb      	str	r3, [r7, #12]
 8008490:	4b40      	ldr	r3, [pc, #256]	@ (8008594 <xTaskIncrementTick+0x154>)
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	4a3e      	ldr	r2, [pc, #248]	@ (8008590 <xTaskIncrementTick+0x150>)
 8008496:	6013      	str	r3, [r2, #0]
 8008498:	4a3e      	ldr	r2, [pc, #248]	@ (8008594 <xTaskIncrementTick+0x154>)
 800849a:	68fb      	ldr	r3, [r7, #12]
 800849c:	6013      	str	r3, [r2, #0]
 800849e:	4b3e      	ldr	r3, [pc, #248]	@ (8008598 <xTaskIncrementTick+0x158>)
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	3301      	adds	r3, #1
 80084a4:	4a3c      	ldr	r2, [pc, #240]	@ (8008598 <xTaskIncrementTick+0x158>)
 80084a6:	6013      	str	r3, [r2, #0]
 80084a8:	f000 fae2 	bl	8008a70 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80084ac:	4b3b      	ldr	r3, [pc, #236]	@ (800859c <xTaskIncrementTick+0x15c>)
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	693a      	ldr	r2, [r7, #16]
 80084b2:	429a      	cmp	r2, r3
 80084b4:	d349      	bcc.n	800854a <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80084b6:	4b36      	ldr	r3, [pc, #216]	@ (8008590 <xTaskIncrementTick+0x150>)
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	2b00      	cmp	r3, #0
 80084be:	d104      	bne.n	80084ca <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80084c0:	4b36      	ldr	r3, [pc, #216]	@ (800859c <xTaskIncrementTick+0x15c>)
 80084c2:	f04f 32ff 	mov.w	r2, #4294967295
 80084c6:	601a      	str	r2, [r3, #0]
					break;
 80084c8:	e03f      	b.n	800854a <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80084ca:	4b31      	ldr	r3, [pc, #196]	@ (8008590 <xTaskIncrementTick+0x150>)
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	68db      	ldr	r3, [r3, #12]
 80084d0:	68db      	ldr	r3, [r3, #12]
 80084d2:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80084d4:	68bb      	ldr	r3, [r7, #8]
 80084d6:	685b      	ldr	r3, [r3, #4]
 80084d8:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80084da:	693a      	ldr	r2, [r7, #16]
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	429a      	cmp	r2, r3
 80084e0:	d203      	bcs.n	80084ea <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80084e2:	4a2e      	ldr	r2, [pc, #184]	@ (800859c <xTaskIncrementTick+0x15c>)
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80084e8:	e02f      	b.n	800854a <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80084ea:	68bb      	ldr	r3, [r7, #8]
 80084ec:	3304      	adds	r3, #4
 80084ee:	4618      	mov	r0, r3
 80084f0:	f7fe fd0e 	bl	8006f10 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80084f4:	68bb      	ldr	r3, [r7, #8]
 80084f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	d004      	beq.n	8008506 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80084fc:	68bb      	ldr	r3, [r7, #8]
 80084fe:	3318      	adds	r3, #24
 8008500:	4618      	mov	r0, r3
 8008502:	f7fe fd05 	bl	8006f10 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008506:	68bb      	ldr	r3, [r7, #8]
 8008508:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800850a:	4b25      	ldr	r3, [pc, #148]	@ (80085a0 <xTaskIncrementTick+0x160>)
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	429a      	cmp	r2, r3
 8008510:	d903      	bls.n	800851a <xTaskIncrementTick+0xda>
 8008512:	68bb      	ldr	r3, [r7, #8]
 8008514:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008516:	4a22      	ldr	r2, [pc, #136]	@ (80085a0 <xTaskIncrementTick+0x160>)
 8008518:	6013      	str	r3, [r2, #0]
 800851a:	68bb      	ldr	r3, [r7, #8]
 800851c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800851e:	4613      	mov	r3, r2
 8008520:	009b      	lsls	r3, r3, #2
 8008522:	4413      	add	r3, r2
 8008524:	009b      	lsls	r3, r3, #2
 8008526:	4a1f      	ldr	r2, [pc, #124]	@ (80085a4 <xTaskIncrementTick+0x164>)
 8008528:	441a      	add	r2, r3
 800852a:	68bb      	ldr	r3, [r7, #8]
 800852c:	3304      	adds	r3, #4
 800852e:	4619      	mov	r1, r3
 8008530:	4610      	mov	r0, r2
 8008532:	f7fe fc90 	bl	8006e56 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008536:	68bb      	ldr	r3, [r7, #8]
 8008538:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800853a:	4b1b      	ldr	r3, [pc, #108]	@ (80085a8 <xTaskIncrementTick+0x168>)
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008540:	429a      	cmp	r2, r3
 8008542:	d3b8      	bcc.n	80084b6 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8008544:	2301      	movs	r3, #1
 8008546:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008548:	e7b5      	b.n	80084b6 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800854a:	4b17      	ldr	r3, [pc, #92]	@ (80085a8 <xTaskIncrementTick+0x168>)
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008550:	4914      	ldr	r1, [pc, #80]	@ (80085a4 <xTaskIncrementTick+0x164>)
 8008552:	4613      	mov	r3, r2
 8008554:	009b      	lsls	r3, r3, #2
 8008556:	4413      	add	r3, r2
 8008558:	009b      	lsls	r3, r3, #2
 800855a:	440b      	add	r3, r1
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	2b01      	cmp	r3, #1
 8008560:	d901      	bls.n	8008566 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8008562:	2301      	movs	r3, #1
 8008564:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8008566:	4b11      	ldr	r3, [pc, #68]	@ (80085ac <xTaskIncrementTick+0x16c>)
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	2b00      	cmp	r3, #0
 800856c:	d007      	beq.n	800857e <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800856e:	2301      	movs	r3, #1
 8008570:	617b      	str	r3, [r7, #20]
 8008572:	e004      	b.n	800857e <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8008574:	4b0e      	ldr	r3, [pc, #56]	@ (80085b0 <xTaskIncrementTick+0x170>)
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	3301      	adds	r3, #1
 800857a:	4a0d      	ldr	r2, [pc, #52]	@ (80085b0 <xTaskIncrementTick+0x170>)
 800857c:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800857e:	697b      	ldr	r3, [r7, #20]
}
 8008580:	4618      	mov	r0, r3
 8008582:	3718      	adds	r7, #24
 8008584:	46bd      	mov	sp, r7
 8008586:	bd80      	pop	{r7, pc}
 8008588:	24004b5c 	.word	0x24004b5c
 800858c:	24004b38 	.word	0x24004b38
 8008590:	24004aec 	.word	0x24004aec
 8008594:	24004af0 	.word	0x24004af0
 8008598:	24004b4c 	.word	0x24004b4c
 800859c:	24004b54 	.word	0x24004b54
 80085a0:	24004b3c 	.word	0x24004b3c
 80085a4:	24004664 	.word	0x24004664
 80085a8:	24004660 	.word	0x24004660
 80085ac:	24004b48 	.word	0x24004b48
 80085b0:	24004b44 	.word	0x24004b44

080085b4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80085b4:	b480      	push	{r7}
 80085b6:	b085      	sub	sp, #20
 80085b8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80085ba:	4b2b      	ldr	r3, [pc, #172]	@ (8008668 <vTaskSwitchContext+0xb4>)
 80085bc:	681b      	ldr	r3, [r3, #0]
 80085be:	2b00      	cmp	r3, #0
 80085c0:	d003      	beq.n	80085ca <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80085c2:	4b2a      	ldr	r3, [pc, #168]	@ (800866c <vTaskSwitchContext+0xb8>)
 80085c4:	2201      	movs	r2, #1
 80085c6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80085c8:	e047      	b.n	800865a <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 80085ca:	4b28      	ldr	r3, [pc, #160]	@ (800866c <vTaskSwitchContext+0xb8>)
 80085cc:	2200      	movs	r2, #0
 80085ce:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80085d0:	4b27      	ldr	r3, [pc, #156]	@ (8008670 <vTaskSwitchContext+0xbc>)
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	60fb      	str	r3, [r7, #12]
 80085d6:	e011      	b.n	80085fc <vTaskSwitchContext+0x48>
 80085d8:	68fb      	ldr	r3, [r7, #12]
 80085da:	2b00      	cmp	r3, #0
 80085dc:	d10b      	bne.n	80085f6 <vTaskSwitchContext+0x42>
	__asm volatile
 80085de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085e2:	f383 8811 	msr	BASEPRI, r3
 80085e6:	f3bf 8f6f 	isb	sy
 80085ea:	f3bf 8f4f 	dsb	sy
 80085ee:	607b      	str	r3, [r7, #4]
}
 80085f0:	bf00      	nop
 80085f2:	bf00      	nop
 80085f4:	e7fd      	b.n	80085f2 <vTaskSwitchContext+0x3e>
 80085f6:	68fb      	ldr	r3, [r7, #12]
 80085f8:	3b01      	subs	r3, #1
 80085fa:	60fb      	str	r3, [r7, #12]
 80085fc:	491d      	ldr	r1, [pc, #116]	@ (8008674 <vTaskSwitchContext+0xc0>)
 80085fe:	68fa      	ldr	r2, [r7, #12]
 8008600:	4613      	mov	r3, r2
 8008602:	009b      	lsls	r3, r3, #2
 8008604:	4413      	add	r3, r2
 8008606:	009b      	lsls	r3, r3, #2
 8008608:	440b      	add	r3, r1
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	2b00      	cmp	r3, #0
 800860e:	d0e3      	beq.n	80085d8 <vTaskSwitchContext+0x24>
 8008610:	68fa      	ldr	r2, [r7, #12]
 8008612:	4613      	mov	r3, r2
 8008614:	009b      	lsls	r3, r3, #2
 8008616:	4413      	add	r3, r2
 8008618:	009b      	lsls	r3, r3, #2
 800861a:	4a16      	ldr	r2, [pc, #88]	@ (8008674 <vTaskSwitchContext+0xc0>)
 800861c:	4413      	add	r3, r2
 800861e:	60bb      	str	r3, [r7, #8]
 8008620:	68bb      	ldr	r3, [r7, #8]
 8008622:	685b      	ldr	r3, [r3, #4]
 8008624:	685a      	ldr	r2, [r3, #4]
 8008626:	68bb      	ldr	r3, [r7, #8]
 8008628:	605a      	str	r2, [r3, #4]
 800862a:	68bb      	ldr	r3, [r7, #8]
 800862c:	685a      	ldr	r2, [r3, #4]
 800862e:	68bb      	ldr	r3, [r7, #8]
 8008630:	3308      	adds	r3, #8
 8008632:	429a      	cmp	r2, r3
 8008634:	d104      	bne.n	8008640 <vTaskSwitchContext+0x8c>
 8008636:	68bb      	ldr	r3, [r7, #8]
 8008638:	685b      	ldr	r3, [r3, #4]
 800863a:	685a      	ldr	r2, [r3, #4]
 800863c:	68bb      	ldr	r3, [r7, #8]
 800863e:	605a      	str	r2, [r3, #4]
 8008640:	68bb      	ldr	r3, [r7, #8]
 8008642:	685b      	ldr	r3, [r3, #4]
 8008644:	68db      	ldr	r3, [r3, #12]
 8008646:	4a0c      	ldr	r2, [pc, #48]	@ (8008678 <vTaskSwitchContext+0xc4>)
 8008648:	6013      	str	r3, [r2, #0]
 800864a:	4a09      	ldr	r2, [pc, #36]	@ (8008670 <vTaskSwitchContext+0xbc>)
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008650:	4b09      	ldr	r3, [pc, #36]	@ (8008678 <vTaskSwitchContext+0xc4>)
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	3354      	adds	r3, #84	@ 0x54
 8008656:	4a09      	ldr	r2, [pc, #36]	@ (800867c <vTaskSwitchContext+0xc8>)
 8008658:	6013      	str	r3, [r2, #0]
}
 800865a:	bf00      	nop
 800865c:	3714      	adds	r7, #20
 800865e:	46bd      	mov	sp, r7
 8008660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008664:	4770      	bx	lr
 8008666:	bf00      	nop
 8008668:	24004b5c 	.word	0x24004b5c
 800866c:	24004b48 	.word	0x24004b48
 8008670:	24004b3c 	.word	0x24004b3c
 8008674:	24004664 	.word	0x24004664
 8008678:	24004660 	.word	0x24004660
 800867c:	24000014 	.word	0x24000014

08008680 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8008680:	b580      	push	{r7, lr}
 8008682:	b084      	sub	sp, #16
 8008684:	af00      	add	r7, sp, #0
 8008686:	6078      	str	r0, [r7, #4]
 8008688:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	2b00      	cmp	r3, #0
 800868e:	d10b      	bne.n	80086a8 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8008690:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008694:	f383 8811 	msr	BASEPRI, r3
 8008698:	f3bf 8f6f 	isb	sy
 800869c:	f3bf 8f4f 	dsb	sy
 80086a0:	60fb      	str	r3, [r7, #12]
}
 80086a2:	bf00      	nop
 80086a4:	bf00      	nop
 80086a6:	e7fd      	b.n	80086a4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80086a8:	4b07      	ldr	r3, [pc, #28]	@ (80086c8 <vTaskPlaceOnEventList+0x48>)
 80086aa:	681b      	ldr	r3, [r3, #0]
 80086ac:	3318      	adds	r3, #24
 80086ae:	4619      	mov	r1, r3
 80086b0:	6878      	ldr	r0, [r7, #4]
 80086b2:	f7fe fbf4 	bl	8006e9e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80086b6:	2101      	movs	r1, #1
 80086b8:	6838      	ldr	r0, [r7, #0]
 80086ba:	f000 fa87 	bl	8008bcc <prvAddCurrentTaskToDelayedList>
}
 80086be:	bf00      	nop
 80086c0:	3710      	adds	r7, #16
 80086c2:	46bd      	mov	sp, r7
 80086c4:	bd80      	pop	{r7, pc}
 80086c6:	bf00      	nop
 80086c8:	24004660 	.word	0x24004660

080086cc <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80086cc:	b580      	push	{r7, lr}
 80086ce:	b086      	sub	sp, #24
 80086d0:	af00      	add	r7, sp, #0
 80086d2:	60f8      	str	r0, [r7, #12]
 80086d4:	60b9      	str	r1, [r7, #8]
 80086d6:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80086d8:	68fb      	ldr	r3, [r7, #12]
 80086da:	2b00      	cmp	r3, #0
 80086dc:	d10b      	bne.n	80086f6 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 80086de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086e2:	f383 8811 	msr	BASEPRI, r3
 80086e6:	f3bf 8f6f 	isb	sy
 80086ea:	f3bf 8f4f 	dsb	sy
 80086ee:	617b      	str	r3, [r7, #20]
}
 80086f0:	bf00      	nop
 80086f2:	bf00      	nop
 80086f4:	e7fd      	b.n	80086f2 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80086f6:	4b0a      	ldr	r3, [pc, #40]	@ (8008720 <vTaskPlaceOnEventListRestricted+0x54>)
 80086f8:	681b      	ldr	r3, [r3, #0]
 80086fa:	3318      	adds	r3, #24
 80086fc:	4619      	mov	r1, r3
 80086fe:	68f8      	ldr	r0, [r7, #12]
 8008700:	f7fe fba9 	bl	8006e56 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	2b00      	cmp	r3, #0
 8008708:	d002      	beq.n	8008710 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800870a:	f04f 33ff 	mov.w	r3, #4294967295
 800870e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8008710:	6879      	ldr	r1, [r7, #4]
 8008712:	68b8      	ldr	r0, [r7, #8]
 8008714:	f000 fa5a 	bl	8008bcc <prvAddCurrentTaskToDelayedList>
	}
 8008718:	bf00      	nop
 800871a:	3718      	adds	r7, #24
 800871c:	46bd      	mov	sp, r7
 800871e:	bd80      	pop	{r7, pc}
 8008720:	24004660 	.word	0x24004660

08008724 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8008724:	b580      	push	{r7, lr}
 8008726:	b086      	sub	sp, #24
 8008728:	af00      	add	r7, sp, #0
 800872a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	68db      	ldr	r3, [r3, #12]
 8008730:	68db      	ldr	r3, [r3, #12]
 8008732:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8008734:	693b      	ldr	r3, [r7, #16]
 8008736:	2b00      	cmp	r3, #0
 8008738:	d10b      	bne.n	8008752 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800873a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800873e:	f383 8811 	msr	BASEPRI, r3
 8008742:	f3bf 8f6f 	isb	sy
 8008746:	f3bf 8f4f 	dsb	sy
 800874a:	60fb      	str	r3, [r7, #12]
}
 800874c:	bf00      	nop
 800874e:	bf00      	nop
 8008750:	e7fd      	b.n	800874e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8008752:	693b      	ldr	r3, [r7, #16]
 8008754:	3318      	adds	r3, #24
 8008756:	4618      	mov	r0, r3
 8008758:	f7fe fbda 	bl	8006f10 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800875c:	4b1d      	ldr	r3, [pc, #116]	@ (80087d4 <xTaskRemoveFromEventList+0xb0>)
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	2b00      	cmp	r3, #0
 8008762:	d11d      	bne.n	80087a0 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8008764:	693b      	ldr	r3, [r7, #16]
 8008766:	3304      	adds	r3, #4
 8008768:	4618      	mov	r0, r3
 800876a:	f7fe fbd1 	bl	8006f10 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800876e:	693b      	ldr	r3, [r7, #16]
 8008770:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008772:	4b19      	ldr	r3, [pc, #100]	@ (80087d8 <xTaskRemoveFromEventList+0xb4>)
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	429a      	cmp	r2, r3
 8008778:	d903      	bls.n	8008782 <xTaskRemoveFromEventList+0x5e>
 800877a:	693b      	ldr	r3, [r7, #16]
 800877c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800877e:	4a16      	ldr	r2, [pc, #88]	@ (80087d8 <xTaskRemoveFromEventList+0xb4>)
 8008780:	6013      	str	r3, [r2, #0]
 8008782:	693b      	ldr	r3, [r7, #16]
 8008784:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008786:	4613      	mov	r3, r2
 8008788:	009b      	lsls	r3, r3, #2
 800878a:	4413      	add	r3, r2
 800878c:	009b      	lsls	r3, r3, #2
 800878e:	4a13      	ldr	r2, [pc, #76]	@ (80087dc <xTaskRemoveFromEventList+0xb8>)
 8008790:	441a      	add	r2, r3
 8008792:	693b      	ldr	r3, [r7, #16]
 8008794:	3304      	adds	r3, #4
 8008796:	4619      	mov	r1, r3
 8008798:	4610      	mov	r0, r2
 800879a:	f7fe fb5c 	bl	8006e56 <vListInsertEnd>
 800879e:	e005      	b.n	80087ac <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80087a0:	693b      	ldr	r3, [r7, #16]
 80087a2:	3318      	adds	r3, #24
 80087a4:	4619      	mov	r1, r3
 80087a6:	480e      	ldr	r0, [pc, #56]	@ (80087e0 <xTaskRemoveFromEventList+0xbc>)
 80087a8:	f7fe fb55 	bl	8006e56 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80087ac:	693b      	ldr	r3, [r7, #16]
 80087ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80087b0:	4b0c      	ldr	r3, [pc, #48]	@ (80087e4 <xTaskRemoveFromEventList+0xc0>)
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80087b6:	429a      	cmp	r2, r3
 80087b8:	d905      	bls.n	80087c6 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80087ba:	2301      	movs	r3, #1
 80087bc:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80087be:	4b0a      	ldr	r3, [pc, #40]	@ (80087e8 <xTaskRemoveFromEventList+0xc4>)
 80087c0:	2201      	movs	r2, #1
 80087c2:	601a      	str	r2, [r3, #0]
 80087c4:	e001      	b.n	80087ca <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 80087c6:	2300      	movs	r3, #0
 80087c8:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80087ca:	697b      	ldr	r3, [r7, #20]
}
 80087cc:	4618      	mov	r0, r3
 80087ce:	3718      	adds	r7, #24
 80087d0:	46bd      	mov	sp, r7
 80087d2:	bd80      	pop	{r7, pc}
 80087d4:	24004b5c 	.word	0x24004b5c
 80087d8:	24004b3c 	.word	0x24004b3c
 80087dc:	24004664 	.word	0x24004664
 80087e0:	24004af4 	.word	0x24004af4
 80087e4:	24004660 	.word	0x24004660
 80087e8:	24004b48 	.word	0x24004b48

080087ec <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80087ec:	b480      	push	{r7}
 80087ee:	b083      	sub	sp, #12
 80087f0:	af00      	add	r7, sp, #0
 80087f2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80087f4:	4b06      	ldr	r3, [pc, #24]	@ (8008810 <vTaskInternalSetTimeOutState+0x24>)
 80087f6:	681a      	ldr	r2, [r3, #0]
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80087fc:	4b05      	ldr	r3, [pc, #20]	@ (8008814 <vTaskInternalSetTimeOutState+0x28>)
 80087fe:	681a      	ldr	r2, [r3, #0]
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	605a      	str	r2, [r3, #4]
}
 8008804:	bf00      	nop
 8008806:	370c      	adds	r7, #12
 8008808:	46bd      	mov	sp, r7
 800880a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800880e:	4770      	bx	lr
 8008810:	24004b4c 	.word	0x24004b4c
 8008814:	24004b38 	.word	0x24004b38

08008818 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8008818:	b580      	push	{r7, lr}
 800881a:	b088      	sub	sp, #32
 800881c:	af00      	add	r7, sp, #0
 800881e:	6078      	str	r0, [r7, #4]
 8008820:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	2b00      	cmp	r3, #0
 8008826:	d10b      	bne.n	8008840 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8008828:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800882c:	f383 8811 	msr	BASEPRI, r3
 8008830:	f3bf 8f6f 	isb	sy
 8008834:	f3bf 8f4f 	dsb	sy
 8008838:	613b      	str	r3, [r7, #16]
}
 800883a:	bf00      	nop
 800883c:	bf00      	nop
 800883e:	e7fd      	b.n	800883c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8008840:	683b      	ldr	r3, [r7, #0]
 8008842:	2b00      	cmp	r3, #0
 8008844:	d10b      	bne.n	800885e <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8008846:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800884a:	f383 8811 	msr	BASEPRI, r3
 800884e:	f3bf 8f6f 	isb	sy
 8008852:	f3bf 8f4f 	dsb	sy
 8008856:	60fb      	str	r3, [r7, #12]
}
 8008858:	bf00      	nop
 800885a:	bf00      	nop
 800885c:	e7fd      	b.n	800885a <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800885e:	f7fe fcb3 	bl	80071c8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8008862:	4b1d      	ldr	r3, [pc, #116]	@ (80088d8 <xTaskCheckForTimeOut+0xc0>)
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	685b      	ldr	r3, [r3, #4]
 800886c:	69ba      	ldr	r2, [r7, #24]
 800886e:	1ad3      	subs	r3, r2, r3
 8008870:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8008872:	683b      	ldr	r3, [r7, #0]
 8008874:	681b      	ldr	r3, [r3, #0]
 8008876:	f1b3 3fff 	cmp.w	r3, #4294967295
 800887a:	d102      	bne.n	8008882 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800887c:	2300      	movs	r3, #0
 800887e:	61fb      	str	r3, [r7, #28]
 8008880:	e023      	b.n	80088ca <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	681a      	ldr	r2, [r3, #0]
 8008886:	4b15      	ldr	r3, [pc, #84]	@ (80088dc <xTaskCheckForTimeOut+0xc4>)
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	429a      	cmp	r2, r3
 800888c:	d007      	beq.n	800889e <xTaskCheckForTimeOut+0x86>
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	685b      	ldr	r3, [r3, #4]
 8008892:	69ba      	ldr	r2, [r7, #24]
 8008894:	429a      	cmp	r2, r3
 8008896:	d302      	bcc.n	800889e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8008898:	2301      	movs	r3, #1
 800889a:	61fb      	str	r3, [r7, #28]
 800889c:	e015      	b.n	80088ca <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800889e:	683b      	ldr	r3, [r7, #0]
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	697a      	ldr	r2, [r7, #20]
 80088a4:	429a      	cmp	r2, r3
 80088a6:	d20b      	bcs.n	80088c0 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80088a8:	683b      	ldr	r3, [r7, #0]
 80088aa:	681a      	ldr	r2, [r3, #0]
 80088ac:	697b      	ldr	r3, [r7, #20]
 80088ae:	1ad2      	subs	r2, r2, r3
 80088b0:	683b      	ldr	r3, [r7, #0]
 80088b2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80088b4:	6878      	ldr	r0, [r7, #4]
 80088b6:	f7ff ff99 	bl	80087ec <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80088ba:	2300      	movs	r3, #0
 80088bc:	61fb      	str	r3, [r7, #28]
 80088be:	e004      	b.n	80088ca <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80088c0:	683b      	ldr	r3, [r7, #0]
 80088c2:	2200      	movs	r2, #0
 80088c4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80088c6:	2301      	movs	r3, #1
 80088c8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80088ca:	f7fe fcaf 	bl	800722c <vPortExitCritical>

	return xReturn;
 80088ce:	69fb      	ldr	r3, [r7, #28]
}
 80088d0:	4618      	mov	r0, r3
 80088d2:	3720      	adds	r7, #32
 80088d4:	46bd      	mov	sp, r7
 80088d6:	bd80      	pop	{r7, pc}
 80088d8:	24004b38 	.word	0x24004b38
 80088dc:	24004b4c 	.word	0x24004b4c

080088e0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80088e0:	b480      	push	{r7}
 80088e2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80088e4:	4b03      	ldr	r3, [pc, #12]	@ (80088f4 <vTaskMissedYield+0x14>)
 80088e6:	2201      	movs	r2, #1
 80088e8:	601a      	str	r2, [r3, #0]
}
 80088ea:	bf00      	nop
 80088ec:	46bd      	mov	sp, r7
 80088ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088f2:	4770      	bx	lr
 80088f4:	24004b48 	.word	0x24004b48

080088f8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80088f8:	b580      	push	{r7, lr}
 80088fa:	b082      	sub	sp, #8
 80088fc:	af00      	add	r7, sp, #0
 80088fe:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8008900:	f000 f852 	bl	80089a8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008904:	4b06      	ldr	r3, [pc, #24]	@ (8008920 <prvIdleTask+0x28>)
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	2b01      	cmp	r3, #1
 800890a:	d9f9      	bls.n	8008900 <prvIdleTask+0x8>
			{
				taskYIELD();
 800890c:	4b05      	ldr	r3, [pc, #20]	@ (8008924 <prvIdleTask+0x2c>)
 800890e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008912:	601a      	str	r2, [r3, #0]
 8008914:	f3bf 8f4f 	dsb	sy
 8008918:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800891c:	e7f0      	b.n	8008900 <prvIdleTask+0x8>
 800891e:	bf00      	nop
 8008920:	24004664 	.word	0x24004664
 8008924:	e000ed04 	.word	0xe000ed04

08008928 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008928:	b580      	push	{r7, lr}
 800892a:	b082      	sub	sp, #8
 800892c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800892e:	2300      	movs	r3, #0
 8008930:	607b      	str	r3, [r7, #4]
 8008932:	e00c      	b.n	800894e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008934:	687a      	ldr	r2, [r7, #4]
 8008936:	4613      	mov	r3, r2
 8008938:	009b      	lsls	r3, r3, #2
 800893a:	4413      	add	r3, r2
 800893c:	009b      	lsls	r3, r3, #2
 800893e:	4a12      	ldr	r2, [pc, #72]	@ (8008988 <prvInitialiseTaskLists+0x60>)
 8008940:	4413      	add	r3, r2
 8008942:	4618      	mov	r0, r3
 8008944:	f7fe fa5a 	bl	8006dfc <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	3301      	adds	r3, #1
 800894c:	607b      	str	r3, [r7, #4]
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	2b37      	cmp	r3, #55	@ 0x37
 8008952:	d9ef      	bls.n	8008934 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8008954:	480d      	ldr	r0, [pc, #52]	@ (800898c <prvInitialiseTaskLists+0x64>)
 8008956:	f7fe fa51 	bl	8006dfc <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800895a:	480d      	ldr	r0, [pc, #52]	@ (8008990 <prvInitialiseTaskLists+0x68>)
 800895c:	f7fe fa4e 	bl	8006dfc <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8008960:	480c      	ldr	r0, [pc, #48]	@ (8008994 <prvInitialiseTaskLists+0x6c>)
 8008962:	f7fe fa4b 	bl	8006dfc <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8008966:	480c      	ldr	r0, [pc, #48]	@ (8008998 <prvInitialiseTaskLists+0x70>)
 8008968:	f7fe fa48 	bl	8006dfc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800896c:	480b      	ldr	r0, [pc, #44]	@ (800899c <prvInitialiseTaskLists+0x74>)
 800896e:	f7fe fa45 	bl	8006dfc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8008972:	4b0b      	ldr	r3, [pc, #44]	@ (80089a0 <prvInitialiseTaskLists+0x78>)
 8008974:	4a05      	ldr	r2, [pc, #20]	@ (800898c <prvInitialiseTaskLists+0x64>)
 8008976:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008978:	4b0a      	ldr	r3, [pc, #40]	@ (80089a4 <prvInitialiseTaskLists+0x7c>)
 800897a:	4a05      	ldr	r2, [pc, #20]	@ (8008990 <prvInitialiseTaskLists+0x68>)
 800897c:	601a      	str	r2, [r3, #0]
}
 800897e:	bf00      	nop
 8008980:	3708      	adds	r7, #8
 8008982:	46bd      	mov	sp, r7
 8008984:	bd80      	pop	{r7, pc}
 8008986:	bf00      	nop
 8008988:	24004664 	.word	0x24004664
 800898c:	24004ac4 	.word	0x24004ac4
 8008990:	24004ad8 	.word	0x24004ad8
 8008994:	24004af4 	.word	0x24004af4
 8008998:	24004b08 	.word	0x24004b08
 800899c:	24004b20 	.word	0x24004b20
 80089a0:	24004aec 	.word	0x24004aec
 80089a4:	24004af0 	.word	0x24004af0

080089a8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80089a8:	b580      	push	{r7, lr}
 80089aa:	b082      	sub	sp, #8
 80089ac:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80089ae:	e019      	b.n	80089e4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80089b0:	f7fe fc0a 	bl	80071c8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80089b4:	4b10      	ldr	r3, [pc, #64]	@ (80089f8 <prvCheckTasksWaitingTermination+0x50>)
 80089b6:	68db      	ldr	r3, [r3, #12]
 80089b8:	68db      	ldr	r3, [r3, #12]
 80089ba:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	3304      	adds	r3, #4
 80089c0:	4618      	mov	r0, r3
 80089c2:	f7fe faa5 	bl	8006f10 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80089c6:	4b0d      	ldr	r3, [pc, #52]	@ (80089fc <prvCheckTasksWaitingTermination+0x54>)
 80089c8:	681b      	ldr	r3, [r3, #0]
 80089ca:	3b01      	subs	r3, #1
 80089cc:	4a0b      	ldr	r2, [pc, #44]	@ (80089fc <prvCheckTasksWaitingTermination+0x54>)
 80089ce:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80089d0:	4b0b      	ldr	r3, [pc, #44]	@ (8008a00 <prvCheckTasksWaitingTermination+0x58>)
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	3b01      	subs	r3, #1
 80089d6:	4a0a      	ldr	r2, [pc, #40]	@ (8008a00 <prvCheckTasksWaitingTermination+0x58>)
 80089d8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80089da:	f7fe fc27 	bl	800722c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80089de:	6878      	ldr	r0, [r7, #4]
 80089e0:	f000 f810 	bl	8008a04 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80089e4:	4b06      	ldr	r3, [pc, #24]	@ (8008a00 <prvCheckTasksWaitingTermination+0x58>)
 80089e6:	681b      	ldr	r3, [r3, #0]
 80089e8:	2b00      	cmp	r3, #0
 80089ea:	d1e1      	bne.n	80089b0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80089ec:	bf00      	nop
 80089ee:	bf00      	nop
 80089f0:	3708      	adds	r7, #8
 80089f2:	46bd      	mov	sp, r7
 80089f4:	bd80      	pop	{r7, pc}
 80089f6:	bf00      	nop
 80089f8:	24004b08 	.word	0x24004b08
 80089fc:	24004b34 	.word	0x24004b34
 8008a00:	24004b1c 	.word	0x24004b1c

08008a04 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8008a04:	b580      	push	{r7, lr}
 8008a06:	b084      	sub	sp, #16
 8008a08:	af00      	add	r7, sp, #0
 8008a0a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	3354      	adds	r3, #84	@ 0x54
 8008a10:	4618      	mov	r0, r3
 8008a12:	f000 fc9d 	bl	8009350 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8008a1c:	2b00      	cmp	r3, #0
 8008a1e:	d108      	bne.n	8008a32 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008a24:	4618      	mov	r0, r3
 8008a26:	f7fe f8c9 	bl	8006bbc <vPortFree>
				vPortFree( pxTCB );
 8008a2a:	6878      	ldr	r0, [r7, #4]
 8008a2c:	f7fe f8c6 	bl	8006bbc <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8008a30:	e019      	b.n	8008a66 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8008a38:	2b01      	cmp	r3, #1
 8008a3a:	d103      	bne.n	8008a44 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8008a3c:	6878      	ldr	r0, [r7, #4]
 8008a3e:	f7fe f8bd 	bl	8006bbc <vPortFree>
	}
 8008a42:	e010      	b.n	8008a66 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8008a4a:	2b02      	cmp	r3, #2
 8008a4c:	d00b      	beq.n	8008a66 <prvDeleteTCB+0x62>
	__asm volatile
 8008a4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a52:	f383 8811 	msr	BASEPRI, r3
 8008a56:	f3bf 8f6f 	isb	sy
 8008a5a:	f3bf 8f4f 	dsb	sy
 8008a5e:	60fb      	str	r3, [r7, #12]
}
 8008a60:	bf00      	nop
 8008a62:	bf00      	nop
 8008a64:	e7fd      	b.n	8008a62 <prvDeleteTCB+0x5e>
	}
 8008a66:	bf00      	nop
 8008a68:	3710      	adds	r7, #16
 8008a6a:	46bd      	mov	sp, r7
 8008a6c:	bd80      	pop	{r7, pc}
	...

08008a70 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8008a70:	b480      	push	{r7}
 8008a72:	b083      	sub	sp, #12
 8008a74:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008a76:	4b0c      	ldr	r3, [pc, #48]	@ (8008aa8 <prvResetNextTaskUnblockTime+0x38>)
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	d104      	bne.n	8008a8a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8008a80:	4b0a      	ldr	r3, [pc, #40]	@ (8008aac <prvResetNextTaskUnblockTime+0x3c>)
 8008a82:	f04f 32ff 	mov.w	r2, #4294967295
 8008a86:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8008a88:	e008      	b.n	8008a9c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008a8a:	4b07      	ldr	r3, [pc, #28]	@ (8008aa8 <prvResetNextTaskUnblockTime+0x38>)
 8008a8c:	681b      	ldr	r3, [r3, #0]
 8008a8e:	68db      	ldr	r3, [r3, #12]
 8008a90:	68db      	ldr	r3, [r3, #12]
 8008a92:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	685b      	ldr	r3, [r3, #4]
 8008a98:	4a04      	ldr	r2, [pc, #16]	@ (8008aac <prvResetNextTaskUnblockTime+0x3c>)
 8008a9a:	6013      	str	r3, [r2, #0]
}
 8008a9c:	bf00      	nop
 8008a9e:	370c      	adds	r7, #12
 8008aa0:	46bd      	mov	sp, r7
 8008aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aa6:	4770      	bx	lr
 8008aa8:	24004aec 	.word	0x24004aec
 8008aac:	24004b54 	.word	0x24004b54

08008ab0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8008ab0:	b480      	push	{r7}
 8008ab2:	b083      	sub	sp, #12
 8008ab4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8008ab6:	4b0b      	ldr	r3, [pc, #44]	@ (8008ae4 <xTaskGetSchedulerState+0x34>)
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	2b00      	cmp	r3, #0
 8008abc:	d102      	bne.n	8008ac4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8008abe:	2301      	movs	r3, #1
 8008ac0:	607b      	str	r3, [r7, #4]
 8008ac2:	e008      	b.n	8008ad6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008ac4:	4b08      	ldr	r3, [pc, #32]	@ (8008ae8 <xTaskGetSchedulerState+0x38>)
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	2b00      	cmp	r3, #0
 8008aca:	d102      	bne.n	8008ad2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8008acc:	2302      	movs	r3, #2
 8008ace:	607b      	str	r3, [r7, #4]
 8008ad0:	e001      	b.n	8008ad6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8008ad2:	2300      	movs	r3, #0
 8008ad4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8008ad6:	687b      	ldr	r3, [r7, #4]
	}
 8008ad8:	4618      	mov	r0, r3
 8008ada:	370c      	adds	r7, #12
 8008adc:	46bd      	mov	sp, r7
 8008ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ae2:	4770      	bx	lr
 8008ae4:	24004b40 	.word	0x24004b40
 8008ae8:	24004b5c 	.word	0x24004b5c

08008aec <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8008aec:	b580      	push	{r7, lr}
 8008aee:	b086      	sub	sp, #24
 8008af0:	af00      	add	r7, sp, #0
 8008af2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8008af8:	2300      	movs	r3, #0
 8008afa:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	2b00      	cmp	r3, #0
 8008b00:	d058      	beq.n	8008bb4 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8008b02:	4b2f      	ldr	r3, [pc, #188]	@ (8008bc0 <xTaskPriorityDisinherit+0xd4>)
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	693a      	ldr	r2, [r7, #16]
 8008b08:	429a      	cmp	r2, r3
 8008b0a:	d00b      	beq.n	8008b24 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8008b0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b10:	f383 8811 	msr	BASEPRI, r3
 8008b14:	f3bf 8f6f 	isb	sy
 8008b18:	f3bf 8f4f 	dsb	sy
 8008b1c:	60fb      	str	r3, [r7, #12]
}
 8008b1e:	bf00      	nop
 8008b20:	bf00      	nop
 8008b22:	e7fd      	b.n	8008b20 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8008b24:	693b      	ldr	r3, [r7, #16]
 8008b26:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008b28:	2b00      	cmp	r3, #0
 8008b2a:	d10b      	bne.n	8008b44 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8008b2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b30:	f383 8811 	msr	BASEPRI, r3
 8008b34:	f3bf 8f6f 	isb	sy
 8008b38:	f3bf 8f4f 	dsb	sy
 8008b3c:	60bb      	str	r3, [r7, #8]
}
 8008b3e:	bf00      	nop
 8008b40:	bf00      	nop
 8008b42:	e7fd      	b.n	8008b40 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8008b44:	693b      	ldr	r3, [r7, #16]
 8008b46:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008b48:	1e5a      	subs	r2, r3, #1
 8008b4a:	693b      	ldr	r3, [r7, #16]
 8008b4c:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8008b4e:	693b      	ldr	r3, [r7, #16]
 8008b50:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008b52:	693b      	ldr	r3, [r7, #16]
 8008b54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008b56:	429a      	cmp	r2, r3
 8008b58:	d02c      	beq.n	8008bb4 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8008b5a:	693b      	ldr	r3, [r7, #16]
 8008b5c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008b5e:	2b00      	cmp	r3, #0
 8008b60:	d128      	bne.n	8008bb4 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008b62:	693b      	ldr	r3, [r7, #16]
 8008b64:	3304      	adds	r3, #4
 8008b66:	4618      	mov	r0, r3
 8008b68:	f7fe f9d2 	bl	8006f10 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8008b6c:	693b      	ldr	r3, [r7, #16]
 8008b6e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008b70:	693b      	ldr	r3, [r7, #16]
 8008b72:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008b74:	693b      	ldr	r3, [r7, #16]
 8008b76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b78:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8008b7c:	693b      	ldr	r3, [r7, #16]
 8008b7e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8008b80:	693b      	ldr	r3, [r7, #16]
 8008b82:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008b84:	4b0f      	ldr	r3, [pc, #60]	@ (8008bc4 <xTaskPriorityDisinherit+0xd8>)
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	429a      	cmp	r2, r3
 8008b8a:	d903      	bls.n	8008b94 <xTaskPriorityDisinherit+0xa8>
 8008b8c:	693b      	ldr	r3, [r7, #16]
 8008b8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b90:	4a0c      	ldr	r2, [pc, #48]	@ (8008bc4 <xTaskPriorityDisinherit+0xd8>)
 8008b92:	6013      	str	r3, [r2, #0]
 8008b94:	693b      	ldr	r3, [r7, #16]
 8008b96:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008b98:	4613      	mov	r3, r2
 8008b9a:	009b      	lsls	r3, r3, #2
 8008b9c:	4413      	add	r3, r2
 8008b9e:	009b      	lsls	r3, r3, #2
 8008ba0:	4a09      	ldr	r2, [pc, #36]	@ (8008bc8 <xTaskPriorityDisinherit+0xdc>)
 8008ba2:	441a      	add	r2, r3
 8008ba4:	693b      	ldr	r3, [r7, #16]
 8008ba6:	3304      	adds	r3, #4
 8008ba8:	4619      	mov	r1, r3
 8008baa:	4610      	mov	r0, r2
 8008bac:	f7fe f953 	bl	8006e56 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8008bb0:	2301      	movs	r3, #1
 8008bb2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008bb4:	697b      	ldr	r3, [r7, #20]
	}
 8008bb6:	4618      	mov	r0, r3
 8008bb8:	3718      	adds	r7, #24
 8008bba:	46bd      	mov	sp, r7
 8008bbc:	bd80      	pop	{r7, pc}
 8008bbe:	bf00      	nop
 8008bc0:	24004660 	.word	0x24004660
 8008bc4:	24004b3c 	.word	0x24004b3c
 8008bc8:	24004664 	.word	0x24004664

08008bcc <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008bcc:	b580      	push	{r7, lr}
 8008bce:	b084      	sub	sp, #16
 8008bd0:	af00      	add	r7, sp, #0
 8008bd2:	6078      	str	r0, [r7, #4]
 8008bd4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8008bd6:	4b21      	ldr	r3, [pc, #132]	@ (8008c5c <prvAddCurrentTaskToDelayedList+0x90>)
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008bdc:	4b20      	ldr	r3, [pc, #128]	@ (8008c60 <prvAddCurrentTaskToDelayedList+0x94>)
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	3304      	adds	r3, #4
 8008be2:	4618      	mov	r0, r3
 8008be4:	f7fe f994 	bl	8006f10 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008bee:	d10a      	bne.n	8008c06 <prvAddCurrentTaskToDelayedList+0x3a>
 8008bf0:	683b      	ldr	r3, [r7, #0]
 8008bf2:	2b00      	cmp	r3, #0
 8008bf4:	d007      	beq.n	8008c06 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008bf6:	4b1a      	ldr	r3, [pc, #104]	@ (8008c60 <prvAddCurrentTaskToDelayedList+0x94>)
 8008bf8:	681b      	ldr	r3, [r3, #0]
 8008bfa:	3304      	adds	r3, #4
 8008bfc:	4619      	mov	r1, r3
 8008bfe:	4819      	ldr	r0, [pc, #100]	@ (8008c64 <prvAddCurrentTaskToDelayedList+0x98>)
 8008c00:	f7fe f929 	bl	8006e56 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8008c04:	e026      	b.n	8008c54 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8008c06:	68fa      	ldr	r2, [r7, #12]
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	4413      	add	r3, r2
 8008c0c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008c0e:	4b14      	ldr	r3, [pc, #80]	@ (8008c60 <prvAddCurrentTaskToDelayedList+0x94>)
 8008c10:	681b      	ldr	r3, [r3, #0]
 8008c12:	68ba      	ldr	r2, [r7, #8]
 8008c14:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8008c16:	68ba      	ldr	r2, [r7, #8]
 8008c18:	68fb      	ldr	r3, [r7, #12]
 8008c1a:	429a      	cmp	r2, r3
 8008c1c:	d209      	bcs.n	8008c32 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008c1e:	4b12      	ldr	r3, [pc, #72]	@ (8008c68 <prvAddCurrentTaskToDelayedList+0x9c>)
 8008c20:	681a      	ldr	r2, [r3, #0]
 8008c22:	4b0f      	ldr	r3, [pc, #60]	@ (8008c60 <prvAddCurrentTaskToDelayedList+0x94>)
 8008c24:	681b      	ldr	r3, [r3, #0]
 8008c26:	3304      	adds	r3, #4
 8008c28:	4619      	mov	r1, r3
 8008c2a:	4610      	mov	r0, r2
 8008c2c:	f7fe f937 	bl	8006e9e <vListInsert>
}
 8008c30:	e010      	b.n	8008c54 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008c32:	4b0e      	ldr	r3, [pc, #56]	@ (8008c6c <prvAddCurrentTaskToDelayedList+0xa0>)
 8008c34:	681a      	ldr	r2, [r3, #0]
 8008c36:	4b0a      	ldr	r3, [pc, #40]	@ (8008c60 <prvAddCurrentTaskToDelayedList+0x94>)
 8008c38:	681b      	ldr	r3, [r3, #0]
 8008c3a:	3304      	adds	r3, #4
 8008c3c:	4619      	mov	r1, r3
 8008c3e:	4610      	mov	r0, r2
 8008c40:	f7fe f92d 	bl	8006e9e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008c44:	4b0a      	ldr	r3, [pc, #40]	@ (8008c70 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	68ba      	ldr	r2, [r7, #8]
 8008c4a:	429a      	cmp	r2, r3
 8008c4c:	d202      	bcs.n	8008c54 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8008c4e:	4a08      	ldr	r2, [pc, #32]	@ (8008c70 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008c50:	68bb      	ldr	r3, [r7, #8]
 8008c52:	6013      	str	r3, [r2, #0]
}
 8008c54:	bf00      	nop
 8008c56:	3710      	adds	r7, #16
 8008c58:	46bd      	mov	sp, r7
 8008c5a:	bd80      	pop	{r7, pc}
 8008c5c:	24004b38 	.word	0x24004b38
 8008c60:	24004660 	.word	0x24004660
 8008c64:	24004b20 	.word	0x24004b20
 8008c68:	24004af0 	.word	0x24004af0
 8008c6c:	24004aec 	.word	0x24004aec
 8008c70:	24004b54 	.word	0x24004b54

08008c74 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8008c74:	b580      	push	{r7, lr}
 8008c76:	b08a      	sub	sp, #40	@ 0x28
 8008c78:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8008c7a:	2300      	movs	r3, #0
 8008c7c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8008c7e:	f000 fb13 	bl	80092a8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8008c82:	4b1d      	ldr	r3, [pc, #116]	@ (8008cf8 <xTimerCreateTimerTask+0x84>)
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	2b00      	cmp	r3, #0
 8008c88:	d021      	beq.n	8008cce <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8008c8a:	2300      	movs	r3, #0
 8008c8c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8008c8e:	2300      	movs	r3, #0
 8008c90:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8008c92:	1d3a      	adds	r2, r7, #4
 8008c94:	f107 0108 	add.w	r1, r7, #8
 8008c98:	f107 030c 	add.w	r3, r7, #12
 8008c9c:	4618      	mov	r0, r3
 8008c9e:	f7fd fea5 	bl	80069ec <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8008ca2:	6879      	ldr	r1, [r7, #4]
 8008ca4:	68bb      	ldr	r3, [r7, #8]
 8008ca6:	68fa      	ldr	r2, [r7, #12]
 8008ca8:	9202      	str	r2, [sp, #8]
 8008caa:	9301      	str	r3, [sp, #4]
 8008cac:	2302      	movs	r3, #2
 8008cae:	9300      	str	r3, [sp, #0]
 8008cb0:	2300      	movs	r3, #0
 8008cb2:	460a      	mov	r2, r1
 8008cb4:	4911      	ldr	r1, [pc, #68]	@ (8008cfc <xTimerCreateTimerTask+0x88>)
 8008cb6:	4812      	ldr	r0, [pc, #72]	@ (8008d00 <xTimerCreateTimerTask+0x8c>)
 8008cb8:	f7ff f8a2 	bl	8007e00 <xTaskCreateStatic>
 8008cbc:	4603      	mov	r3, r0
 8008cbe:	4a11      	ldr	r2, [pc, #68]	@ (8008d04 <xTimerCreateTimerTask+0x90>)
 8008cc0:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8008cc2:	4b10      	ldr	r3, [pc, #64]	@ (8008d04 <xTimerCreateTimerTask+0x90>)
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	2b00      	cmp	r3, #0
 8008cc8:	d001      	beq.n	8008cce <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8008cca:	2301      	movs	r3, #1
 8008ccc:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8008cce:	697b      	ldr	r3, [r7, #20]
 8008cd0:	2b00      	cmp	r3, #0
 8008cd2:	d10b      	bne.n	8008cec <xTimerCreateTimerTask+0x78>
	__asm volatile
 8008cd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008cd8:	f383 8811 	msr	BASEPRI, r3
 8008cdc:	f3bf 8f6f 	isb	sy
 8008ce0:	f3bf 8f4f 	dsb	sy
 8008ce4:	613b      	str	r3, [r7, #16]
}
 8008ce6:	bf00      	nop
 8008ce8:	bf00      	nop
 8008cea:	e7fd      	b.n	8008ce8 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8008cec:	697b      	ldr	r3, [r7, #20]
}
 8008cee:	4618      	mov	r0, r3
 8008cf0:	3718      	adds	r7, #24
 8008cf2:	46bd      	mov	sp, r7
 8008cf4:	bd80      	pop	{r7, pc}
 8008cf6:	bf00      	nop
 8008cf8:	24004b90 	.word	0x24004b90
 8008cfc:	080095a8 	.word	0x080095a8
 8008d00:	08008e41 	.word	0x08008e41
 8008d04:	24004b94 	.word	0x24004b94

08008d08 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8008d08:	b580      	push	{r7, lr}
 8008d0a:	b08a      	sub	sp, #40	@ 0x28
 8008d0c:	af00      	add	r7, sp, #0
 8008d0e:	60f8      	str	r0, [r7, #12]
 8008d10:	60b9      	str	r1, [r7, #8]
 8008d12:	607a      	str	r2, [r7, #4]
 8008d14:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8008d16:	2300      	movs	r3, #0
 8008d18:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8008d1a:	68fb      	ldr	r3, [r7, #12]
 8008d1c:	2b00      	cmp	r3, #0
 8008d1e:	d10b      	bne.n	8008d38 <xTimerGenericCommand+0x30>
	__asm volatile
 8008d20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d24:	f383 8811 	msr	BASEPRI, r3
 8008d28:	f3bf 8f6f 	isb	sy
 8008d2c:	f3bf 8f4f 	dsb	sy
 8008d30:	623b      	str	r3, [r7, #32]
}
 8008d32:	bf00      	nop
 8008d34:	bf00      	nop
 8008d36:	e7fd      	b.n	8008d34 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8008d38:	4b19      	ldr	r3, [pc, #100]	@ (8008da0 <xTimerGenericCommand+0x98>)
 8008d3a:	681b      	ldr	r3, [r3, #0]
 8008d3c:	2b00      	cmp	r3, #0
 8008d3e:	d02a      	beq.n	8008d96 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8008d40:	68bb      	ldr	r3, [r7, #8]
 8008d42:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8008d48:	68fb      	ldr	r3, [r7, #12]
 8008d4a:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8008d4c:	68bb      	ldr	r3, [r7, #8]
 8008d4e:	2b05      	cmp	r3, #5
 8008d50:	dc18      	bgt.n	8008d84 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8008d52:	f7ff fead 	bl	8008ab0 <xTaskGetSchedulerState>
 8008d56:	4603      	mov	r3, r0
 8008d58:	2b02      	cmp	r3, #2
 8008d5a:	d109      	bne.n	8008d70 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8008d5c:	4b10      	ldr	r3, [pc, #64]	@ (8008da0 <xTimerGenericCommand+0x98>)
 8008d5e:	6818      	ldr	r0, [r3, #0]
 8008d60:	f107 0110 	add.w	r1, r7, #16
 8008d64:	2300      	movs	r3, #0
 8008d66:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008d68:	f7fe fc5a 	bl	8007620 <xQueueGenericSend>
 8008d6c:	6278      	str	r0, [r7, #36]	@ 0x24
 8008d6e:	e012      	b.n	8008d96 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8008d70:	4b0b      	ldr	r3, [pc, #44]	@ (8008da0 <xTimerGenericCommand+0x98>)
 8008d72:	6818      	ldr	r0, [r3, #0]
 8008d74:	f107 0110 	add.w	r1, r7, #16
 8008d78:	2300      	movs	r3, #0
 8008d7a:	2200      	movs	r2, #0
 8008d7c:	f7fe fc50 	bl	8007620 <xQueueGenericSend>
 8008d80:	6278      	str	r0, [r7, #36]	@ 0x24
 8008d82:	e008      	b.n	8008d96 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8008d84:	4b06      	ldr	r3, [pc, #24]	@ (8008da0 <xTimerGenericCommand+0x98>)
 8008d86:	6818      	ldr	r0, [r3, #0]
 8008d88:	f107 0110 	add.w	r1, r7, #16
 8008d8c:	2300      	movs	r3, #0
 8008d8e:	683a      	ldr	r2, [r7, #0]
 8008d90:	f7fe fd48 	bl	8007824 <xQueueGenericSendFromISR>
 8008d94:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8008d96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8008d98:	4618      	mov	r0, r3
 8008d9a:	3728      	adds	r7, #40	@ 0x28
 8008d9c:	46bd      	mov	sp, r7
 8008d9e:	bd80      	pop	{r7, pc}
 8008da0:	24004b90 	.word	0x24004b90

08008da4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8008da4:	b580      	push	{r7, lr}
 8008da6:	b088      	sub	sp, #32
 8008da8:	af02      	add	r7, sp, #8
 8008daa:	6078      	str	r0, [r7, #4]
 8008dac:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008dae:	4b23      	ldr	r3, [pc, #140]	@ (8008e3c <prvProcessExpiredTimer+0x98>)
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	68db      	ldr	r3, [r3, #12]
 8008db4:	68db      	ldr	r3, [r3, #12]
 8008db6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008db8:	697b      	ldr	r3, [r7, #20]
 8008dba:	3304      	adds	r3, #4
 8008dbc:	4618      	mov	r0, r3
 8008dbe:	f7fe f8a7 	bl	8006f10 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008dc2:	697b      	ldr	r3, [r7, #20]
 8008dc4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008dc8:	f003 0304 	and.w	r3, r3, #4
 8008dcc:	2b00      	cmp	r3, #0
 8008dce:	d023      	beq.n	8008e18 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8008dd0:	697b      	ldr	r3, [r7, #20]
 8008dd2:	699a      	ldr	r2, [r3, #24]
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	18d1      	adds	r1, r2, r3
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	683a      	ldr	r2, [r7, #0]
 8008ddc:	6978      	ldr	r0, [r7, #20]
 8008dde:	f000 f8d5 	bl	8008f8c <prvInsertTimerInActiveList>
 8008de2:	4603      	mov	r3, r0
 8008de4:	2b00      	cmp	r3, #0
 8008de6:	d020      	beq.n	8008e2a <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008de8:	2300      	movs	r3, #0
 8008dea:	9300      	str	r3, [sp, #0]
 8008dec:	2300      	movs	r3, #0
 8008dee:	687a      	ldr	r2, [r7, #4]
 8008df0:	2100      	movs	r1, #0
 8008df2:	6978      	ldr	r0, [r7, #20]
 8008df4:	f7ff ff88 	bl	8008d08 <xTimerGenericCommand>
 8008df8:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8008dfa:	693b      	ldr	r3, [r7, #16]
 8008dfc:	2b00      	cmp	r3, #0
 8008dfe:	d114      	bne.n	8008e2a <prvProcessExpiredTimer+0x86>
	__asm volatile
 8008e00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e04:	f383 8811 	msr	BASEPRI, r3
 8008e08:	f3bf 8f6f 	isb	sy
 8008e0c:	f3bf 8f4f 	dsb	sy
 8008e10:	60fb      	str	r3, [r7, #12]
}
 8008e12:	bf00      	nop
 8008e14:	bf00      	nop
 8008e16:	e7fd      	b.n	8008e14 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008e18:	697b      	ldr	r3, [r7, #20]
 8008e1a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008e1e:	f023 0301 	bic.w	r3, r3, #1
 8008e22:	b2da      	uxtb	r2, r3
 8008e24:	697b      	ldr	r3, [r7, #20]
 8008e26:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008e2a:	697b      	ldr	r3, [r7, #20]
 8008e2c:	6a1b      	ldr	r3, [r3, #32]
 8008e2e:	6978      	ldr	r0, [r7, #20]
 8008e30:	4798      	blx	r3
}
 8008e32:	bf00      	nop
 8008e34:	3718      	adds	r7, #24
 8008e36:	46bd      	mov	sp, r7
 8008e38:	bd80      	pop	{r7, pc}
 8008e3a:	bf00      	nop
 8008e3c:	24004b88 	.word	0x24004b88

08008e40 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8008e40:	b580      	push	{r7, lr}
 8008e42:	b084      	sub	sp, #16
 8008e44:	af00      	add	r7, sp, #0
 8008e46:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008e48:	f107 0308 	add.w	r3, r7, #8
 8008e4c:	4618      	mov	r0, r3
 8008e4e:	f000 f859 	bl	8008f04 <prvGetNextExpireTime>
 8008e52:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8008e54:	68bb      	ldr	r3, [r7, #8]
 8008e56:	4619      	mov	r1, r3
 8008e58:	68f8      	ldr	r0, [r7, #12]
 8008e5a:	f000 f805 	bl	8008e68 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8008e5e:	f000 f8d7 	bl	8009010 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008e62:	bf00      	nop
 8008e64:	e7f0      	b.n	8008e48 <prvTimerTask+0x8>
	...

08008e68 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8008e68:	b580      	push	{r7, lr}
 8008e6a:	b084      	sub	sp, #16
 8008e6c:	af00      	add	r7, sp, #0
 8008e6e:	6078      	str	r0, [r7, #4]
 8008e70:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8008e72:	f7ff fa29 	bl	80082c8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008e76:	f107 0308 	add.w	r3, r7, #8
 8008e7a:	4618      	mov	r0, r3
 8008e7c:	f000 f866 	bl	8008f4c <prvSampleTimeNow>
 8008e80:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8008e82:	68bb      	ldr	r3, [r7, #8]
 8008e84:	2b00      	cmp	r3, #0
 8008e86:	d130      	bne.n	8008eea <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8008e88:	683b      	ldr	r3, [r7, #0]
 8008e8a:	2b00      	cmp	r3, #0
 8008e8c:	d10a      	bne.n	8008ea4 <prvProcessTimerOrBlockTask+0x3c>
 8008e8e:	687a      	ldr	r2, [r7, #4]
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	429a      	cmp	r2, r3
 8008e94:	d806      	bhi.n	8008ea4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8008e96:	f7ff fa25 	bl	80082e4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8008e9a:	68f9      	ldr	r1, [r7, #12]
 8008e9c:	6878      	ldr	r0, [r7, #4]
 8008e9e:	f7ff ff81 	bl	8008da4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8008ea2:	e024      	b.n	8008eee <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8008ea4:	683b      	ldr	r3, [r7, #0]
 8008ea6:	2b00      	cmp	r3, #0
 8008ea8:	d008      	beq.n	8008ebc <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8008eaa:	4b13      	ldr	r3, [pc, #76]	@ (8008ef8 <prvProcessTimerOrBlockTask+0x90>)
 8008eac:	681b      	ldr	r3, [r3, #0]
 8008eae:	681b      	ldr	r3, [r3, #0]
 8008eb0:	2b00      	cmp	r3, #0
 8008eb2:	d101      	bne.n	8008eb8 <prvProcessTimerOrBlockTask+0x50>
 8008eb4:	2301      	movs	r3, #1
 8008eb6:	e000      	b.n	8008eba <prvProcessTimerOrBlockTask+0x52>
 8008eb8:	2300      	movs	r3, #0
 8008eba:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8008ebc:	4b0f      	ldr	r3, [pc, #60]	@ (8008efc <prvProcessTimerOrBlockTask+0x94>)
 8008ebe:	6818      	ldr	r0, [r3, #0]
 8008ec0:	687a      	ldr	r2, [r7, #4]
 8008ec2:	68fb      	ldr	r3, [r7, #12]
 8008ec4:	1ad3      	subs	r3, r2, r3
 8008ec6:	683a      	ldr	r2, [r7, #0]
 8008ec8:	4619      	mov	r1, r3
 8008eca:	f7fe ff65 	bl	8007d98 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8008ece:	f7ff fa09 	bl	80082e4 <xTaskResumeAll>
 8008ed2:	4603      	mov	r3, r0
 8008ed4:	2b00      	cmp	r3, #0
 8008ed6:	d10a      	bne.n	8008eee <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8008ed8:	4b09      	ldr	r3, [pc, #36]	@ (8008f00 <prvProcessTimerOrBlockTask+0x98>)
 8008eda:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008ede:	601a      	str	r2, [r3, #0]
 8008ee0:	f3bf 8f4f 	dsb	sy
 8008ee4:	f3bf 8f6f 	isb	sy
}
 8008ee8:	e001      	b.n	8008eee <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8008eea:	f7ff f9fb 	bl	80082e4 <xTaskResumeAll>
}
 8008eee:	bf00      	nop
 8008ef0:	3710      	adds	r7, #16
 8008ef2:	46bd      	mov	sp, r7
 8008ef4:	bd80      	pop	{r7, pc}
 8008ef6:	bf00      	nop
 8008ef8:	24004b8c 	.word	0x24004b8c
 8008efc:	24004b90 	.word	0x24004b90
 8008f00:	e000ed04 	.word	0xe000ed04

08008f04 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8008f04:	b480      	push	{r7}
 8008f06:	b085      	sub	sp, #20
 8008f08:	af00      	add	r7, sp, #0
 8008f0a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8008f0c:	4b0e      	ldr	r3, [pc, #56]	@ (8008f48 <prvGetNextExpireTime+0x44>)
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	2b00      	cmp	r3, #0
 8008f14:	d101      	bne.n	8008f1a <prvGetNextExpireTime+0x16>
 8008f16:	2201      	movs	r2, #1
 8008f18:	e000      	b.n	8008f1c <prvGetNextExpireTime+0x18>
 8008f1a:	2200      	movs	r2, #0
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	681b      	ldr	r3, [r3, #0]
 8008f24:	2b00      	cmp	r3, #0
 8008f26:	d105      	bne.n	8008f34 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008f28:	4b07      	ldr	r3, [pc, #28]	@ (8008f48 <prvGetNextExpireTime+0x44>)
 8008f2a:	681b      	ldr	r3, [r3, #0]
 8008f2c:	68db      	ldr	r3, [r3, #12]
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	60fb      	str	r3, [r7, #12]
 8008f32:	e001      	b.n	8008f38 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8008f34:	2300      	movs	r3, #0
 8008f36:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8008f38:	68fb      	ldr	r3, [r7, #12]
}
 8008f3a:	4618      	mov	r0, r3
 8008f3c:	3714      	adds	r7, #20
 8008f3e:	46bd      	mov	sp, r7
 8008f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f44:	4770      	bx	lr
 8008f46:	bf00      	nop
 8008f48:	24004b88 	.word	0x24004b88

08008f4c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8008f4c:	b580      	push	{r7, lr}
 8008f4e:	b084      	sub	sp, #16
 8008f50:	af00      	add	r7, sp, #0
 8008f52:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8008f54:	f7ff fa64 	bl	8008420 <xTaskGetTickCount>
 8008f58:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8008f5a:	4b0b      	ldr	r3, [pc, #44]	@ (8008f88 <prvSampleTimeNow+0x3c>)
 8008f5c:	681b      	ldr	r3, [r3, #0]
 8008f5e:	68fa      	ldr	r2, [r7, #12]
 8008f60:	429a      	cmp	r2, r3
 8008f62:	d205      	bcs.n	8008f70 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8008f64:	f000 f93a 	bl	80091dc <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	2201      	movs	r2, #1
 8008f6c:	601a      	str	r2, [r3, #0]
 8008f6e:	e002      	b.n	8008f76 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	2200      	movs	r2, #0
 8008f74:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8008f76:	4a04      	ldr	r2, [pc, #16]	@ (8008f88 <prvSampleTimeNow+0x3c>)
 8008f78:	68fb      	ldr	r3, [r7, #12]
 8008f7a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8008f7c:	68fb      	ldr	r3, [r7, #12]
}
 8008f7e:	4618      	mov	r0, r3
 8008f80:	3710      	adds	r7, #16
 8008f82:	46bd      	mov	sp, r7
 8008f84:	bd80      	pop	{r7, pc}
 8008f86:	bf00      	nop
 8008f88:	24004b98 	.word	0x24004b98

08008f8c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8008f8c:	b580      	push	{r7, lr}
 8008f8e:	b086      	sub	sp, #24
 8008f90:	af00      	add	r7, sp, #0
 8008f92:	60f8      	str	r0, [r7, #12]
 8008f94:	60b9      	str	r1, [r7, #8]
 8008f96:	607a      	str	r2, [r7, #4]
 8008f98:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8008f9a:	2300      	movs	r3, #0
 8008f9c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8008f9e:	68fb      	ldr	r3, [r7, #12]
 8008fa0:	68ba      	ldr	r2, [r7, #8]
 8008fa2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008fa4:	68fb      	ldr	r3, [r7, #12]
 8008fa6:	68fa      	ldr	r2, [r7, #12]
 8008fa8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8008faa:	68ba      	ldr	r2, [r7, #8]
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	429a      	cmp	r2, r3
 8008fb0:	d812      	bhi.n	8008fd8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008fb2:	687a      	ldr	r2, [r7, #4]
 8008fb4:	683b      	ldr	r3, [r7, #0]
 8008fb6:	1ad2      	subs	r2, r2, r3
 8008fb8:	68fb      	ldr	r3, [r7, #12]
 8008fba:	699b      	ldr	r3, [r3, #24]
 8008fbc:	429a      	cmp	r2, r3
 8008fbe:	d302      	bcc.n	8008fc6 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8008fc0:	2301      	movs	r3, #1
 8008fc2:	617b      	str	r3, [r7, #20]
 8008fc4:	e01b      	b.n	8008ffe <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8008fc6:	4b10      	ldr	r3, [pc, #64]	@ (8009008 <prvInsertTimerInActiveList+0x7c>)
 8008fc8:	681a      	ldr	r2, [r3, #0]
 8008fca:	68fb      	ldr	r3, [r7, #12]
 8008fcc:	3304      	adds	r3, #4
 8008fce:	4619      	mov	r1, r3
 8008fd0:	4610      	mov	r0, r2
 8008fd2:	f7fd ff64 	bl	8006e9e <vListInsert>
 8008fd6:	e012      	b.n	8008ffe <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8008fd8:	687a      	ldr	r2, [r7, #4]
 8008fda:	683b      	ldr	r3, [r7, #0]
 8008fdc:	429a      	cmp	r2, r3
 8008fde:	d206      	bcs.n	8008fee <prvInsertTimerInActiveList+0x62>
 8008fe0:	68ba      	ldr	r2, [r7, #8]
 8008fe2:	683b      	ldr	r3, [r7, #0]
 8008fe4:	429a      	cmp	r2, r3
 8008fe6:	d302      	bcc.n	8008fee <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8008fe8:	2301      	movs	r3, #1
 8008fea:	617b      	str	r3, [r7, #20]
 8008fec:	e007      	b.n	8008ffe <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008fee:	4b07      	ldr	r3, [pc, #28]	@ (800900c <prvInsertTimerInActiveList+0x80>)
 8008ff0:	681a      	ldr	r2, [r3, #0]
 8008ff2:	68fb      	ldr	r3, [r7, #12]
 8008ff4:	3304      	adds	r3, #4
 8008ff6:	4619      	mov	r1, r3
 8008ff8:	4610      	mov	r0, r2
 8008ffa:	f7fd ff50 	bl	8006e9e <vListInsert>
		}
	}

	return xProcessTimerNow;
 8008ffe:	697b      	ldr	r3, [r7, #20]
}
 8009000:	4618      	mov	r0, r3
 8009002:	3718      	adds	r7, #24
 8009004:	46bd      	mov	sp, r7
 8009006:	bd80      	pop	{r7, pc}
 8009008:	24004b8c 	.word	0x24004b8c
 800900c:	24004b88 	.word	0x24004b88

08009010 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8009010:	b580      	push	{r7, lr}
 8009012:	b08e      	sub	sp, #56	@ 0x38
 8009014:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009016:	e0ce      	b.n	80091b6 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	2b00      	cmp	r3, #0
 800901c:	da19      	bge.n	8009052 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800901e:	1d3b      	adds	r3, r7, #4
 8009020:	3304      	adds	r3, #4
 8009022:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8009024:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009026:	2b00      	cmp	r3, #0
 8009028:	d10b      	bne.n	8009042 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800902a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800902e:	f383 8811 	msr	BASEPRI, r3
 8009032:	f3bf 8f6f 	isb	sy
 8009036:	f3bf 8f4f 	dsb	sy
 800903a:	61fb      	str	r3, [r7, #28]
}
 800903c:	bf00      	nop
 800903e:	bf00      	nop
 8009040:	e7fd      	b.n	800903e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8009042:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009044:	681b      	ldr	r3, [r3, #0]
 8009046:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009048:	6850      	ldr	r0, [r2, #4]
 800904a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800904c:	6892      	ldr	r2, [r2, #8]
 800904e:	4611      	mov	r1, r2
 8009050:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	2b00      	cmp	r3, #0
 8009056:	f2c0 80ae 	blt.w	80091b6 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800905a:	68fb      	ldr	r3, [r7, #12]
 800905c:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800905e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009060:	695b      	ldr	r3, [r3, #20]
 8009062:	2b00      	cmp	r3, #0
 8009064:	d004      	beq.n	8009070 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009066:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009068:	3304      	adds	r3, #4
 800906a:	4618      	mov	r0, r3
 800906c:	f7fd ff50 	bl	8006f10 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009070:	463b      	mov	r3, r7
 8009072:	4618      	mov	r0, r3
 8009074:	f7ff ff6a 	bl	8008f4c <prvSampleTimeNow>
 8009078:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	2b09      	cmp	r3, #9
 800907e:	f200 8097 	bhi.w	80091b0 <prvProcessReceivedCommands+0x1a0>
 8009082:	a201      	add	r2, pc, #4	@ (adr r2, 8009088 <prvProcessReceivedCommands+0x78>)
 8009084:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009088:	080090b1 	.word	0x080090b1
 800908c:	080090b1 	.word	0x080090b1
 8009090:	080090b1 	.word	0x080090b1
 8009094:	08009127 	.word	0x08009127
 8009098:	0800913b 	.word	0x0800913b
 800909c:	08009187 	.word	0x08009187
 80090a0:	080090b1 	.word	0x080090b1
 80090a4:	080090b1 	.word	0x080090b1
 80090a8:	08009127 	.word	0x08009127
 80090ac:	0800913b 	.word	0x0800913b
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80090b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80090b2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80090b6:	f043 0301 	orr.w	r3, r3, #1
 80090ba:	b2da      	uxtb	r2, r3
 80090bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80090be:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80090c2:	68ba      	ldr	r2, [r7, #8]
 80090c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80090c6:	699b      	ldr	r3, [r3, #24]
 80090c8:	18d1      	adds	r1, r2, r3
 80090ca:	68bb      	ldr	r3, [r7, #8]
 80090cc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80090ce:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80090d0:	f7ff ff5c 	bl	8008f8c <prvInsertTimerInActiveList>
 80090d4:	4603      	mov	r3, r0
 80090d6:	2b00      	cmp	r3, #0
 80090d8:	d06c      	beq.n	80091b4 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80090da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80090dc:	6a1b      	ldr	r3, [r3, #32]
 80090de:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80090e0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80090e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80090e4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80090e8:	f003 0304 	and.w	r3, r3, #4
 80090ec:	2b00      	cmp	r3, #0
 80090ee:	d061      	beq.n	80091b4 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80090f0:	68ba      	ldr	r2, [r7, #8]
 80090f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80090f4:	699b      	ldr	r3, [r3, #24]
 80090f6:	441a      	add	r2, r3
 80090f8:	2300      	movs	r3, #0
 80090fa:	9300      	str	r3, [sp, #0]
 80090fc:	2300      	movs	r3, #0
 80090fe:	2100      	movs	r1, #0
 8009100:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009102:	f7ff fe01 	bl	8008d08 <xTimerGenericCommand>
 8009106:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8009108:	6a3b      	ldr	r3, [r7, #32]
 800910a:	2b00      	cmp	r3, #0
 800910c:	d152      	bne.n	80091b4 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800910e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009112:	f383 8811 	msr	BASEPRI, r3
 8009116:	f3bf 8f6f 	isb	sy
 800911a:	f3bf 8f4f 	dsb	sy
 800911e:	61bb      	str	r3, [r7, #24]
}
 8009120:	bf00      	nop
 8009122:	bf00      	nop
 8009124:	e7fd      	b.n	8009122 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009126:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009128:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800912c:	f023 0301 	bic.w	r3, r3, #1
 8009130:	b2da      	uxtb	r2, r3
 8009132:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009134:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8009138:	e03d      	b.n	80091b6 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800913a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800913c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009140:	f043 0301 	orr.w	r3, r3, #1
 8009144:	b2da      	uxtb	r2, r3
 8009146:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009148:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800914c:	68ba      	ldr	r2, [r7, #8]
 800914e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009150:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8009152:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009154:	699b      	ldr	r3, [r3, #24]
 8009156:	2b00      	cmp	r3, #0
 8009158:	d10b      	bne.n	8009172 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800915a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800915e:	f383 8811 	msr	BASEPRI, r3
 8009162:	f3bf 8f6f 	isb	sy
 8009166:	f3bf 8f4f 	dsb	sy
 800916a:	617b      	str	r3, [r7, #20]
}
 800916c:	bf00      	nop
 800916e:	bf00      	nop
 8009170:	e7fd      	b.n	800916e <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8009172:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009174:	699a      	ldr	r2, [r3, #24]
 8009176:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009178:	18d1      	adds	r1, r2, r3
 800917a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800917c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800917e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009180:	f7ff ff04 	bl	8008f8c <prvInsertTimerInActiveList>
					break;
 8009184:	e017      	b.n	80091b6 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8009186:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009188:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800918c:	f003 0302 	and.w	r3, r3, #2
 8009190:	2b00      	cmp	r3, #0
 8009192:	d103      	bne.n	800919c <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8009194:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009196:	f7fd fd11 	bl	8006bbc <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800919a:	e00c      	b.n	80091b6 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800919c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800919e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80091a2:	f023 0301 	bic.w	r3, r3, #1
 80091a6:	b2da      	uxtb	r2, r3
 80091a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80091aa:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80091ae:	e002      	b.n	80091b6 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 80091b0:	bf00      	nop
 80091b2:	e000      	b.n	80091b6 <prvProcessReceivedCommands+0x1a6>
					break;
 80091b4:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80091b6:	4b08      	ldr	r3, [pc, #32]	@ (80091d8 <prvProcessReceivedCommands+0x1c8>)
 80091b8:	681b      	ldr	r3, [r3, #0]
 80091ba:	1d39      	adds	r1, r7, #4
 80091bc:	2200      	movs	r2, #0
 80091be:	4618      	mov	r0, r3
 80091c0:	f7fe fbce 	bl	8007960 <xQueueReceive>
 80091c4:	4603      	mov	r3, r0
 80091c6:	2b00      	cmp	r3, #0
 80091c8:	f47f af26 	bne.w	8009018 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 80091cc:	bf00      	nop
 80091ce:	bf00      	nop
 80091d0:	3730      	adds	r7, #48	@ 0x30
 80091d2:	46bd      	mov	sp, r7
 80091d4:	bd80      	pop	{r7, pc}
 80091d6:	bf00      	nop
 80091d8:	24004b90 	.word	0x24004b90

080091dc <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80091dc:	b580      	push	{r7, lr}
 80091de:	b088      	sub	sp, #32
 80091e0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80091e2:	e049      	b.n	8009278 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80091e4:	4b2e      	ldr	r3, [pc, #184]	@ (80092a0 <prvSwitchTimerLists+0xc4>)
 80091e6:	681b      	ldr	r3, [r3, #0]
 80091e8:	68db      	ldr	r3, [r3, #12]
 80091ea:	681b      	ldr	r3, [r3, #0]
 80091ec:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80091ee:	4b2c      	ldr	r3, [pc, #176]	@ (80092a0 <prvSwitchTimerLists+0xc4>)
 80091f0:	681b      	ldr	r3, [r3, #0]
 80091f2:	68db      	ldr	r3, [r3, #12]
 80091f4:	68db      	ldr	r3, [r3, #12]
 80091f6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80091f8:	68fb      	ldr	r3, [r7, #12]
 80091fa:	3304      	adds	r3, #4
 80091fc:	4618      	mov	r0, r3
 80091fe:	f7fd fe87 	bl	8006f10 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009202:	68fb      	ldr	r3, [r7, #12]
 8009204:	6a1b      	ldr	r3, [r3, #32]
 8009206:	68f8      	ldr	r0, [r7, #12]
 8009208:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800920a:	68fb      	ldr	r3, [r7, #12]
 800920c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009210:	f003 0304 	and.w	r3, r3, #4
 8009214:	2b00      	cmp	r3, #0
 8009216:	d02f      	beq.n	8009278 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8009218:	68fb      	ldr	r3, [r7, #12]
 800921a:	699b      	ldr	r3, [r3, #24]
 800921c:	693a      	ldr	r2, [r7, #16]
 800921e:	4413      	add	r3, r2
 8009220:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8009222:	68ba      	ldr	r2, [r7, #8]
 8009224:	693b      	ldr	r3, [r7, #16]
 8009226:	429a      	cmp	r2, r3
 8009228:	d90e      	bls.n	8009248 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800922a:	68fb      	ldr	r3, [r7, #12]
 800922c:	68ba      	ldr	r2, [r7, #8]
 800922e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009230:	68fb      	ldr	r3, [r7, #12]
 8009232:	68fa      	ldr	r2, [r7, #12]
 8009234:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009236:	4b1a      	ldr	r3, [pc, #104]	@ (80092a0 <prvSwitchTimerLists+0xc4>)
 8009238:	681a      	ldr	r2, [r3, #0]
 800923a:	68fb      	ldr	r3, [r7, #12]
 800923c:	3304      	adds	r3, #4
 800923e:	4619      	mov	r1, r3
 8009240:	4610      	mov	r0, r2
 8009242:	f7fd fe2c 	bl	8006e9e <vListInsert>
 8009246:	e017      	b.n	8009278 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009248:	2300      	movs	r3, #0
 800924a:	9300      	str	r3, [sp, #0]
 800924c:	2300      	movs	r3, #0
 800924e:	693a      	ldr	r2, [r7, #16]
 8009250:	2100      	movs	r1, #0
 8009252:	68f8      	ldr	r0, [r7, #12]
 8009254:	f7ff fd58 	bl	8008d08 <xTimerGenericCommand>
 8009258:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	2b00      	cmp	r3, #0
 800925e:	d10b      	bne.n	8009278 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8009260:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009264:	f383 8811 	msr	BASEPRI, r3
 8009268:	f3bf 8f6f 	isb	sy
 800926c:	f3bf 8f4f 	dsb	sy
 8009270:	603b      	str	r3, [r7, #0]
}
 8009272:	bf00      	nop
 8009274:	bf00      	nop
 8009276:	e7fd      	b.n	8009274 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009278:	4b09      	ldr	r3, [pc, #36]	@ (80092a0 <prvSwitchTimerLists+0xc4>)
 800927a:	681b      	ldr	r3, [r3, #0]
 800927c:	681b      	ldr	r3, [r3, #0]
 800927e:	2b00      	cmp	r3, #0
 8009280:	d1b0      	bne.n	80091e4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8009282:	4b07      	ldr	r3, [pc, #28]	@ (80092a0 <prvSwitchTimerLists+0xc4>)
 8009284:	681b      	ldr	r3, [r3, #0]
 8009286:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8009288:	4b06      	ldr	r3, [pc, #24]	@ (80092a4 <prvSwitchTimerLists+0xc8>)
 800928a:	681b      	ldr	r3, [r3, #0]
 800928c:	4a04      	ldr	r2, [pc, #16]	@ (80092a0 <prvSwitchTimerLists+0xc4>)
 800928e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8009290:	4a04      	ldr	r2, [pc, #16]	@ (80092a4 <prvSwitchTimerLists+0xc8>)
 8009292:	697b      	ldr	r3, [r7, #20]
 8009294:	6013      	str	r3, [r2, #0]
}
 8009296:	bf00      	nop
 8009298:	3718      	adds	r7, #24
 800929a:	46bd      	mov	sp, r7
 800929c:	bd80      	pop	{r7, pc}
 800929e:	bf00      	nop
 80092a0:	24004b88 	.word	0x24004b88
 80092a4:	24004b8c 	.word	0x24004b8c

080092a8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80092a8:	b580      	push	{r7, lr}
 80092aa:	b082      	sub	sp, #8
 80092ac:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80092ae:	f7fd ff8b 	bl	80071c8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80092b2:	4b15      	ldr	r3, [pc, #84]	@ (8009308 <prvCheckForValidListAndQueue+0x60>)
 80092b4:	681b      	ldr	r3, [r3, #0]
 80092b6:	2b00      	cmp	r3, #0
 80092b8:	d120      	bne.n	80092fc <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80092ba:	4814      	ldr	r0, [pc, #80]	@ (800930c <prvCheckForValidListAndQueue+0x64>)
 80092bc:	f7fd fd9e 	bl	8006dfc <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80092c0:	4813      	ldr	r0, [pc, #76]	@ (8009310 <prvCheckForValidListAndQueue+0x68>)
 80092c2:	f7fd fd9b 	bl	8006dfc <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80092c6:	4b13      	ldr	r3, [pc, #76]	@ (8009314 <prvCheckForValidListAndQueue+0x6c>)
 80092c8:	4a10      	ldr	r2, [pc, #64]	@ (800930c <prvCheckForValidListAndQueue+0x64>)
 80092ca:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80092cc:	4b12      	ldr	r3, [pc, #72]	@ (8009318 <prvCheckForValidListAndQueue+0x70>)
 80092ce:	4a10      	ldr	r2, [pc, #64]	@ (8009310 <prvCheckForValidListAndQueue+0x68>)
 80092d0:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80092d2:	2300      	movs	r3, #0
 80092d4:	9300      	str	r3, [sp, #0]
 80092d6:	4b11      	ldr	r3, [pc, #68]	@ (800931c <prvCheckForValidListAndQueue+0x74>)
 80092d8:	4a11      	ldr	r2, [pc, #68]	@ (8009320 <prvCheckForValidListAndQueue+0x78>)
 80092da:	2110      	movs	r1, #16
 80092dc:	200a      	movs	r0, #10
 80092de:	f7fe f8ff 	bl	80074e0 <xQueueGenericCreateStatic>
 80092e2:	4603      	mov	r3, r0
 80092e4:	4a08      	ldr	r2, [pc, #32]	@ (8009308 <prvCheckForValidListAndQueue+0x60>)
 80092e6:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80092e8:	4b07      	ldr	r3, [pc, #28]	@ (8009308 <prvCheckForValidListAndQueue+0x60>)
 80092ea:	681b      	ldr	r3, [r3, #0]
 80092ec:	2b00      	cmp	r3, #0
 80092ee:	d005      	beq.n	80092fc <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80092f0:	4b05      	ldr	r3, [pc, #20]	@ (8009308 <prvCheckForValidListAndQueue+0x60>)
 80092f2:	681b      	ldr	r3, [r3, #0]
 80092f4:	490b      	ldr	r1, [pc, #44]	@ (8009324 <prvCheckForValidListAndQueue+0x7c>)
 80092f6:	4618      	mov	r0, r3
 80092f8:	f7fe fd24 	bl	8007d44 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80092fc:	f7fd ff96 	bl	800722c <vPortExitCritical>
}
 8009300:	bf00      	nop
 8009302:	46bd      	mov	sp, r7
 8009304:	bd80      	pop	{r7, pc}
 8009306:	bf00      	nop
 8009308:	24004b90 	.word	0x24004b90
 800930c:	24004b60 	.word	0x24004b60
 8009310:	24004b74 	.word	0x24004b74
 8009314:	24004b88 	.word	0x24004b88
 8009318:	24004b8c 	.word	0x24004b8c
 800931c:	24004c3c 	.word	0x24004c3c
 8009320:	24004b9c 	.word	0x24004b9c
 8009324:	080095b0 	.word	0x080095b0

08009328 <__malloc_lock>:
 8009328:	4801      	ldr	r0, [pc, #4]	@ (8009330 <__malloc_lock+0x8>)
 800932a:	f000 b893 	b.w	8009454 <__retarget_lock_acquire_recursive>
 800932e:	bf00      	nop
 8009330:	24004dc8 	.word	0x24004dc8

08009334 <__malloc_unlock>:
 8009334:	4801      	ldr	r0, [pc, #4]	@ (800933c <__malloc_unlock+0x8>)
 8009336:	f000 b88e 	b.w	8009456 <__retarget_lock_release_recursive>
 800933a:	bf00      	nop
 800933c:	24004dc8 	.word	0x24004dc8

08009340 <memset>:
 8009340:	4402      	add	r2, r0
 8009342:	4603      	mov	r3, r0
 8009344:	4293      	cmp	r3, r2
 8009346:	d100      	bne.n	800934a <memset+0xa>
 8009348:	4770      	bx	lr
 800934a:	f803 1b01 	strb.w	r1, [r3], #1
 800934e:	e7f9      	b.n	8009344 <memset+0x4>

08009350 <_reclaim_reent>:
 8009350:	4b2d      	ldr	r3, [pc, #180]	@ (8009408 <_reclaim_reent+0xb8>)
 8009352:	681b      	ldr	r3, [r3, #0]
 8009354:	4283      	cmp	r3, r0
 8009356:	b570      	push	{r4, r5, r6, lr}
 8009358:	4604      	mov	r4, r0
 800935a:	d053      	beq.n	8009404 <_reclaim_reent+0xb4>
 800935c:	69c3      	ldr	r3, [r0, #28]
 800935e:	b31b      	cbz	r3, 80093a8 <_reclaim_reent+0x58>
 8009360:	68db      	ldr	r3, [r3, #12]
 8009362:	b163      	cbz	r3, 800937e <_reclaim_reent+0x2e>
 8009364:	2500      	movs	r5, #0
 8009366:	69e3      	ldr	r3, [r4, #28]
 8009368:	68db      	ldr	r3, [r3, #12]
 800936a:	5959      	ldr	r1, [r3, r5]
 800936c:	b9b1      	cbnz	r1, 800939c <_reclaim_reent+0x4c>
 800936e:	3504      	adds	r5, #4
 8009370:	2d80      	cmp	r5, #128	@ 0x80
 8009372:	d1f8      	bne.n	8009366 <_reclaim_reent+0x16>
 8009374:	69e3      	ldr	r3, [r4, #28]
 8009376:	4620      	mov	r0, r4
 8009378:	68d9      	ldr	r1, [r3, #12]
 800937a:	f000 f87b 	bl	8009474 <_free_r>
 800937e:	69e3      	ldr	r3, [r4, #28]
 8009380:	6819      	ldr	r1, [r3, #0]
 8009382:	b111      	cbz	r1, 800938a <_reclaim_reent+0x3a>
 8009384:	4620      	mov	r0, r4
 8009386:	f000 f875 	bl	8009474 <_free_r>
 800938a:	69e3      	ldr	r3, [r4, #28]
 800938c:	689d      	ldr	r5, [r3, #8]
 800938e:	b15d      	cbz	r5, 80093a8 <_reclaim_reent+0x58>
 8009390:	4629      	mov	r1, r5
 8009392:	4620      	mov	r0, r4
 8009394:	682d      	ldr	r5, [r5, #0]
 8009396:	f000 f86d 	bl	8009474 <_free_r>
 800939a:	e7f8      	b.n	800938e <_reclaim_reent+0x3e>
 800939c:	680e      	ldr	r6, [r1, #0]
 800939e:	4620      	mov	r0, r4
 80093a0:	f000 f868 	bl	8009474 <_free_r>
 80093a4:	4631      	mov	r1, r6
 80093a6:	e7e1      	b.n	800936c <_reclaim_reent+0x1c>
 80093a8:	6961      	ldr	r1, [r4, #20]
 80093aa:	b111      	cbz	r1, 80093b2 <_reclaim_reent+0x62>
 80093ac:	4620      	mov	r0, r4
 80093ae:	f000 f861 	bl	8009474 <_free_r>
 80093b2:	69e1      	ldr	r1, [r4, #28]
 80093b4:	b111      	cbz	r1, 80093bc <_reclaim_reent+0x6c>
 80093b6:	4620      	mov	r0, r4
 80093b8:	f000 f85c 	bl	8009474 <_free_r>
 80093bc:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80093be:	b111      	cbz	r1, 80093c6 <_reclaim_reent+0x76>
 80093c0:	4620      	mov	r0, r4
 80093c2:	f000 f857 	bl	8009474 <_free_r>
 80093c6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80093c8:	b111      	cbz	r1, 80093d0 <_reclaim_reent+0x80>
 80093ca:	4620      	mov	r0, r4
 80093cc:	f000 f852 	bl	8009474 <_free_r>
 80093d0:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80093d2:	b111      	cbz	r1, 80093da <_reclaim_reent+0x8a>
 80093d4:	4620      	mov	r0, r4
 80093d6:	f000 f84d 	bl	8009474 <_free_r>
 80093da:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80093dc:	b111      	cbz	r1, 80093e4 <_reclaim_reent+0x94>
 80093de:	4620      	mov	r0, r4
 80093e0:	f000 f848 	bl	8009474 <_free_r>
 80093e4:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80093e6:	b111      	cbz	r1, 80093ee <_reclaim_reent+0x9e>
 80093e8:	4620      	mov	r0, r4
 80093ea:	f000 f843 	bl	8009474 <_free_r>
 80093ee:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80093f0:	b111      	cbz	r1, 80093f8 <_reclaim_reent+0xa8>
 80093f2:	4620      	mov	r0, r4
 80093f4:	f000 f83e 	bl	8009474 <_free_r>
 80093f8:	6a23      	ldr	r3, [r4, #32]
 80093fa:	b11b      	cbz	r3, 8009404 <_reclaim_reent+0xb4>
 80093fc:	4620      	mov	r0, r4
 80093fe:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8009402:	4718      	bx	r3
 8009404:	bd70      	pop	{r4, r5, r6, pc}
 8009406:	bf00      	nop
 8009408:	24000014 	.word	0x24000014

0800940c <__libc_init_array>:
 800940c:	b570      	push	{r4, r5, r6, lr}
 800940e:	4d0d      	ldr	r5, [pc, #52]	@ (8009444 <__libc_init_array+0x38>)
 8009410:	4c0d      	ldr	r4, [pc, #52]	@ (8009448 <__libc_init_array+0x3c>)
 8009412:	1b64      	subs	r4, r4, r5
 8009414:	10a4      	asrs	r4, r4, #2
 8009416:	2600      	movs	r6, #0
 8009418:	42a6      	cmp	r6, r4
 800941a:	d109      	bne.n	8009430 <__libc_init_array+0x24>
 800941c:	4d0b      	ldr	r5, [pc, #44]	@ (800944c <__libc_init_array+0x40>)
 800941e:	4c0c      	ldr	r4, [pc, #48]	@ (8009450 <__libc_init_array+0x44>)
 8009420:	f000 f872 	bl	8009508 <_init>
 8009424:	1b64      	subs	r4, r4, r5
 8009426:	10a4      	asrs	r4, r4, #2
 8009428:	2600      	movs	r6, #0
 800942a:	42a6      	cmp	r6, r4
 800942c:	d105      	bne.n	800943a <__libc_init_array+0x2e>
 800942e:	bd70      	pop	{r4, r5, r6, pc}
 8009430:	f855 3b04 	ldr.w	r3, [r5], #4
 8009434:	4798      	blx	r3
 8009436:	3601      	adds	r6, #1
 8009438:	e7ee      	b.n	8009418 <__libc_init_array+0xc>
 800943a:	f855 3b04 	ldr.w	r3, [r5], #4
 800943e:	4798      	blx	r3
 8009440:	3601      	adds	r6, #1
 8009442:	e7f2      	b.n	800942a <__libc_init_array+0x1e>
 8009444:	08009640 	.word	0x08009640
 8009448:	08009640 	.word	0x08009640
 800944c:	08009640 	.word	0x08009640
 8009450:	08009644 	.word	0x08009644

08009454 <__retarget_lock_acquire_recursive>:
 8009454:	4770      	bx	lr

08009456 <__retarget_lock_release_recursive>:
 8009456:	4770      	bx	lr

08009458 <memcpy>:
 8009458:	440a      	add	r2, r1
 800945a:	4291      	cmp	r1, r2
 800945c:	f100 33ff 	add.w	r3, r0, #4294967295
 8009460:	d100      	bne.n	8009464 <memcpy+0xc>
 8009462:	4770      	bx	lr
 8009464:	b510      	push	{r4, lr}
 8009466:	f811 4b01 	ldrb.w	r4, [r1], #1
 800946a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800946e:	4291      	cmp	r1, r2
 8009470:	d1f9      	bne.n	8009466 <memcpy+0xe>
 8009472:	bd10      	pop	{r4, pc}

08009474 <_free_r>:
 8009474:	b538      	push	{r3, r4, r5, lr}
 8009476:	4605      	mov	r5, r0
 8009478:	2900      	cmp	r1, #0
 800947a:	d041      	beq.n	8009500 <_free_r+0x8c>
 800947c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009480:	1f0c      	subs	r4, r1, #4
 8009482:	2b00      	cmp	r3, #0
 8009484:	bfb8      	it	lt
 8009486:	18e4      	addlt	r4, r4, r3
 8009488:	f7ff ff4e 	bl	8009328 <__malloc_lock>
 800948c:	4a1d      	ldr	r2, [pc, #116]	@ (8009504 <_free_r+0x90>)
 800948e:	6813      	ldr	r3, [r2, #0]
 8009490:	b933      	cbnz	r3, 80094a0 <_free_r+0x2c>
 8009492:	6063      	str	r3, [r4, #4]
 8009494:	6014      	str	r4, [r2, #0]
 8009496:	4628      	mov	r0, r5
 8009498:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800949c:	f7ff bf4a 	b.w	8009334 <__malloc_unlock>
 80094a0:	42a3      	cmp	r3, r4
 80094a2:	d908      	bls.n	80094b6 <_free_r+0x42>
 80094a4:	6820      	ldr	r0, [r4, #0]
 80094a6:	1821      	adds	r1, r4, r0
 80094a8:	428b      	cmp	r3, r1
 80094aa:	bf01      	itttt	eq
 80094ac:	6819      	ldreq	r1, [r3, #0]
 80094ae:	685b      	ldreq	r3, [r3, #4]
 80094b0:	1809      	addeq	r1, r1, r0
 80094b2:	6021      	streq	r1, [r4, #0]
 80094b4:	e7ed      	b.n	8009492 <_free_r+0x1e>
 80094b6:	461a      	mov	r2, r3
 80094b8:	685b      	ldr	r3, [r3, #4]
 80094ba:	b10b      	cbz	r3, 80094c0 <_free_r+0x4c>
 80094bc:	42a3      	cmp	r3, r4
 80094be:	d9fa      	bls.n	80094b6 <_free_r+0x42>
 80094c0:	6811      	ldr	r1, [r2, #0]
 80094c2:	1850      	adds	r0, r2, r1
 80094c4:	42a0      	cmp	r0, r4
 80094c6:	d10b      	bne.n	80094e0 <_free_r+0x6c>
 80094c8:	6820      	ldr	r0, [r4, #0]
 80094ca:	4401      	add	r1, r0
 80094cc:	1850      	adds	r0, r2, r1
 80094ce:	4283      	cmp	r3, r0
 80094d0:	6011      	str	r1, [r2, #0]
 80094d2:	d1e0      	bne.n	8009496 <_free_r+0x22>
 80094d4:	6818      	ldr	r0, [r3, #0]
 80094d6:	685b      	ldr	r3, [r3, #4]
 80094d8:	6053      	str	r3, [r2, #4]
 80094da:	4408      	add	r0, r1
 80094dc:	6010      	str	r0, [r2, #0]
 80094de:	e7da      	b.n	8009496 <_free_r+0x22>
 80094e0:	d902      	bls.n	80094e8 <_free_r+0x74>
 80094e2:	230c      	movs	r3, #12
 80094e4:	602b      	str	r3, [r5, #0]
 80094e6:	e7d6      	b.n	8009496 <_free_r+0x22>
 80094e8:	6820      	ldr	r0, [r4, #0]
 80094ea:	1821      	adds	r1, r4, r0
 80094ec:	428b      	cmp	r3, r1
 80094ee:	bf04      	itt	eq
 80094f0:	6819      	ldreq	r1, [r3, #0]
 80094f2:	685b      	ldreq	r3, [r3, #4]
 80094f4:	6063      	str	r3, [r4, #4]
 80094f6:	bf04      	itt	eq
 80094f8:	1809      	addeq	r1, r1, r0
 80094fa:	6021      	streq	r1, [r4, #0]
 80094fc:	6054      	str	r4, [r2, #4]
 80094fe:	e7ca      	b.n	8009496 <_free_r+0x22>
 8009500:	bd38      	pop	{r3, r4, r5, pc}
 8009502:	bf00      	nop
 8009504:	24004c8c 	.word	0x24004c8c

08009508 <_init>:
 8009508:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800950a:	bf00      	nop
 800950c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800950e:	bc08      	pop	{r3}
 8009510:	469e      	mov	lr, r3
 8009512:	4770      	bx	lr

08009514 <_fini>:
 8009514:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009516:	bf00      	nop
 8009518:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800951a:	bc08      	pop	{r3}
 800951c:	469e      	mov	lr, r3
 800951e:	4770      	bx	lr
