// ----------------------------------------------------------------------------
// Smart High-Level Synthesis Tool Version 2023.1
// Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
// For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
// Date: Mon Apr  3 09:01:06 2023
// ----------------------------------------------------------------------------

SmartHLS Summary Report for Project: nested_pipeline.

Table of Contents
  1. RTL Interface
  2. Scheduling Result
  3. Pipeline Result
  4. Memory Usage
  5. AXI4 Target Interface Address Map
  6. Resource Binding with Adaptive Latency


====== 1. RTL Interface ======

+---------------------------------------------------------------------------------------------------+
| RTL Interface Generated by SmartHLS                                                               |
+----------+----------------+---------------------------------+------------------+------------------+
| C++ Name | Interface Type | Signal Name                     | Signal Bit-width | Signal Direction |
+----------+----------------+---------------------------------+------------------+------------------+
|          | Clock & Reset  | clk (positive edge)             | 1                | input            |
|          |                | reset (synchronous active high) | 1                | input            |
+----------+----------------+---------------------------------+------------------+------------------+
|          | Control        | finish                          | 1                | output           |
|          |                | ready                           | 1                | output           |
|          |                | start                           | 1                | input            |
+----------+----------------+---------------------------------+------------------+------------------+
| grid     | Memory         | grid_address_a                  | 16               | output           |
|          |                | grid_address_b                  | 16               | output           |
|          |                | grid_clken                      | 1                | output           |
|          |                | grid_read_data_a                | 32               | input            |
|          |                | grid_read_data_b                | 32               | input            |
|          |                | grid_read_en_a                  | 1                | output           |
|          |                | grid_read_en_b                  | 1                | output           |
|          |                | grid_write_data_a               | 32               | output           |
|          |                | grid_write_data_b               | 32               | output           |
|          |                | grid_write_en_a                 | 1                | output           |
|          |                | grid_write_en_b                 | 1                | output           |
+----------+----------------+---------------------------------+------------------+------------------+

The Verilog top-level module ports that are not listed in the above table are unused. Please tie the unused input ports to 0.

====== 2. Scheduling Result ======

Please use SmartHLS's schedule viewer to examine the schedule.

Basic Block Latencies:

+---------------------------------------------------------------+
| Function: row_cumulative_sum (non-pipelined function)         |
+---------------------+---------------+-------------------------+
| Basic Block         | Cycle Latency | Location in Source Code |
+---------------------+---------------+-------------------------+
| entry               | 1             | main.cpp:7              |
| for_cond1_preheader | 2             | main.cpp:7,9-10         |
| for_body3           | 3             | main.cpp:9-10           |
| for_inc8            | 1             | main.cpp:7              |
| for_end10           | 1             | main.cpp:13             |
+---------------------+---------------+-------------------------+

====== 4. Memory Usage ======

+----------------+
| Local Memories |
+----------------+
| None           |
+----------------+

+-------------------------+
| Local Constant Memories |
+-------------------------+
| None                    |
+-------------------------+

+-----------------------+
| Shared Local Memories |
+-----------------------+
| None                  |
+-----------------------+

+------------------+
| Aliased Memories |
+------------------+
| None             |
+------------------+

+---------------------------------------------------------------------------------------+
| I/O Memories                                                                          |
+------+-----------------------+------+-------------+------------+-------+--------------+
| Name | Accessing Function(s) | Type | Size [Bits] | Data Width | Depth | Read Latency |
+------+-----------------------+------+-------------+------------+-------+--------------+
| grid | row_cumulative_sum    | RAM  | 0           | 32         | 0     | 1            |
+------+-----------------------+------+-------------+------------+-------+--------------+


====== 5. AXI4 Target Interface Address Map ======

Compatibility of HLS accelerator with reference SoC features: No.
SoC feature is only supported for PolarFire SoC Icicle Kit, and all accelerator interfaces need to be either axi_target or axi_initiator:
  - This project is not an Icicle_SoC project. See the project's config.tcl.
  - The interfaces of the following argument(s), global variable(s), and/or module control are not axi_target or axi_initiator:
    module control, grid.


====== 6. Resource Binding with Adaptive Latency ======

Binding to resource with adaptive latency is disabled.
You can enable this feature by setting config parameter 'ADAPTIVE_LATENCY_BINDING' to 1.


====== 7. Static Runtime Estimate ======

+------------------------------------------------------------------------------------------+
| Function: row_cumulative_sum takes 40805 cycles                                          |
+---------------------+---------------------+-----------+----------------+----+------------+
| Header Block        | Parent              | Trip Cout | Iteration Time | II | Total Time |
+---------------------+---------------------+-----------+----------------+----+------------+
| for_cond1_preheader | None                | 200       | 204            | -  | 40800      |
| for_body3           | for_cond1_preheader | 199       | 3              | 1  | 201        |
+---------------------+---------------------+-----------+----------------+----+------------+

