m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/simulation/modelsim
vALU
Z1 !s110 1742837555
!i10b 1
!s100 E91lQKOfUB^LEIBK`j;HB0
I:RaJa5kXdO8C06LgckIRR2
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1739846533
8C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/ALU.v
FC:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/ALU.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1742837555.000000
!s107 C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/ALU.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1|C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/ALU.v|
!i113 1
Z5 o-vlog01compat -work work
Z6 !s92 -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1
Z7 tCvgOpt 0
n@a@l@u
varithmetic_shift_right
Z8 !s110 1742837556
!i10b 1
!s100 35^9VE4YBXE[Q^V7:T;m^3
Ii8zj3S=O_MRK[XTPOPX>B2
R2
R0
Z9 w1739930962
Z10 8C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/shift_rotate_operations.v
Z11 FC:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/shift_rotate_operations.v
L0 19
R3
r1
!s85 0
31
Z12 !s108 1742837556.000000
Z13 !s107 C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/shift_rotate_operations.v|
Z14 !s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1|C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/shift_rotate_operations.v|
!i113 1
R5
R6
R7
vBoothMul
R8
!i10b 1
!s100 BV8i;lYoiM9]6P2B]9>Se3
I9T>Xjk:2d65Bkh2S_EjRX1
R2
R0
Z15 w1739477222
8C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/BoothMul.v
FC:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/BoothMul.v
L0 1
R3
r1
!s85 0
31
R12
!s107 C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/BoothMul.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1|C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/BoothMul.v|
!i113 1
R5
R6
R7
n@booth@mul
vBus
R1
!i10b 1
!s100 6;jEP8h:@@RPaCa@h<::23
IICead`i>fh<dl1ccOQLWL3
R2
R0
R15
8C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/Bus.v
FC:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/Bus.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/Bus.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1|C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/Bus.v|
!i113 1
R5
R6
R7
n@bus
vCLA_32bit
R8
!i10b 1
!s100 EWdETVcTk>XII<QmiNGE_0
IbOFlIaN`>];GaKQH1TdGN2
R2
R0
R15
8C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/CLA_32bit.v
FC:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/CLA_32bit.v
L0 1
R3
r1
!s85 0
31
R12
!s107 C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/CLA_32bit.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1|C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/CLA_32bit.v|
!i113 1
R5
R6
R7
n@c@l@a_32bit
vCLA_4bit
R1
!i10b 1
!s100 PS5zo>S@ogBiHK<b4ZQhD3
IlMJOhVd5BKXeOgD2YJnA:1
R2
R0
w1738173984
8C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/CLA_4bit.v
FC:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/CLA_4bit.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/CLA_4bit.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1|C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/CLA_4bit.v|
!i113 1
R5
R6
R7
n@c@l@a_4bit
vcon_ff
Z16 !s110 1742837557
!i10b 1
!s100 6c_a_jlN8>Ci]d5Fb=6gH0
Im58Rnf4fh2hgTG?oY:<F:0
R2
R0
Z17 w1742832091
8C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/con_ff.v
FC:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/con_ff.v
L0 1
R3
r1
!s85 0
31
Z18 !s108 1742837557.000000
!s107 C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/con_ff.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1|C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/con_ff.v|
!i113 1
R5
R6
R7
vDatapath
R8
!i10b 1
!s100 ]HP`HDNgAj<0NN?LFL2]63
IK4V4O>h92zJPY4Lak7^GR1
R2
R0
R17
8C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/Datapath.v
FC:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/Datapath.v
L0 1
R3
r1
!s85 0
31
R12
!s107 C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/Datapath.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1|C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/Datapath.v|
!i113 1
R5
R6
R7
n@datapath
vDatapath_io_tb
R16
!i10b 1
!s100 VC?^EnL=550_KmbOjM]`O0
IYZa^[WhCEA1P<:I:ODkfO0
R2
R0
w1742837514
8C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/Datapath_io_tb.v
FC:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/Datapath_io_tb.v
L0 7
R3
r1
!s85 0
31
R18
!s107 C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/Datapath_io_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1|C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/Datapath_io_tb.v|
!i113 1
R5
R6
R7
n@datapath_io_tb
vinport
R16
!i10b 1
!s100 5OaaYV817GXfc7PQdl12G3
I28AQh@5>>`gz[^Wb^YW`H0
R2
R0
Z19 w1742781250
Z20 8C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/input_output_ports.v
Z21 FC:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/input_output_ports.v
L0 18
R3
r1
!s85 0
31
R18
Z22 !s107 C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/input_output_ports.v|
Z23 !s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1|C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/input_output_ports.v|
!i113 1
R5
R6
R7
vlogic_and
R8
!i10b 1
!s100 LZMia17Gc:=_HO8?f7Yk[1
Iil:bB3o<L8z49h6`f<7^B3
R2
R0
Z24 w1738720868
Z25 8C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/logic_operations.v
Z26 FC:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/logic_operations.v
L0 1
R3
r1
!s85 0
31
R12
Z27 !s107 C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/logic_operations.v|
Z28 !s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1|C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/logic_operations.v|
!i113 1
R5
R6
R7
vlogic_negate
R8
!i10b 1
!s100 <0b`JkKQnBQEOPHf36n[b1
I;5?`QXfTXBWXM=Ao_go<<2
R2
R0
R24
R25
R26
L0 25
R3
r1
!s85 0
31
R12
R27
R28
!i113 1
R5
R6
R7
vlogic_not
R8
!i10b 1
!s100 bk:HA3[BF<T32o^QT^<kB3
Id`<mS]ZfHR7M1A@zS7HFe3
R2
R0
R24
R25
R26
L0 17
R3
r1
!s85 0
31
R12
R27
R28
!i113 1
R5
R6
R7
vlogic_or
R8
!i10b 1
!s100 F1Y3eWJEhNzhBIZmlYYBB1
IHZkgkTf@hK?@UmbDXBBnl2
R2
R0
R24
R25
R26
L0 9
R3
r1
!s85 0
31
R12
R27
R28
!i113 1
R5
R6
R7
vmux
R16
!i10b 1
!s100 0g5;Y0I78aW2_<c=cOlY63
Iajh=PMhaALNo2IoBcbSLO2
R2
R0
R15
8C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/mux.v
FC:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/mux.v
L0 1
R3
r1
!s85 0
31
R18
!s107 C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/mux.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1|C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/mux.v|
!i113 1
R5
R6
R7
vNRdiv
R8
!i10b 1
!s100 g;Ebn5hk[EL0em@I>5DOO2
ICNegR0?;;10g83Z@FjM?90
R2
R0
w1740422024
8C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/NRdiv.v
FC:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/NRdiv.v
L0 1
R3
r1
!s85 0
31
R12
!s107 C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/NRdiv.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1|C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/NRdiv.v|
!i113 1
R5
R6
R7
n@n@rdiv
voutport
R16
!i10b 1
!s100 QUPaRoXdR3ToPLk8eB6?`2
I[2E^NmAAnh;oe_@]3>U>j0
R2
R0
R19
R20
R21
L0 1
R3
r1
!s85 0
31
R18
R22
R23
!i113 1
R5
R6
R7
vpc_register
R8
!i10b 1
!s100 H^VZK861mmbdGcl`SfGh^2
ILX23EFkc<?Kk7djEz9ZGW2
R2
R0
Z29 w1742682383
8C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/pc_register.v
FC:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/pc_register.v
L0 1
R3
r1
!s85 0
31
R12
!s107 C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/pc_register.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1|C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/pc_register.v|
!i113 1
R5
R6
R7
vRam
R16
!i10b 1
!s100 cF3^kR90SIM@n3k?LkSG@2
IRYLB[614?Bb7:<4AXCSGi2
R2
R0
R29
8C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/Ram.v
FC:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/Ram.v
L0 1
R3
r1
!s85 0
31
R18
!s107 C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/Ram.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1|C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/Ram.v|
!i113 1
R5
R6
R7
n@ram
vregister
R1
!i10b 1
!s100 8le:nU@SEDWz=<bWSZkVR0
ILlo6:LFH_:HgklMG[Zc^Z0
R2
R0
R15
8C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/register.v
FC:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/register.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/register.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1|C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/register.v|
!i113 1
R5
R6
R7
vrotate_left
R8
!i10b 1
!s100 8Rl:c;_nIF]>X`Pf>dhbM0
IXn_o^FR3jYF^=bPSIdI540
R2
R0
R9
R10
R11
L0 28
R3
r1
!s85 0
31
R12
R13
R14
!i113 1
R5
R6
R7
vrotate_right
R8
!i10b 1
!s100 LbHi`a@D4P<Om=0L2<aL12
IoF8JZ;MH803=VP[M7c>0Q0
R2
R0
R9
R10
R11
L0 41
R3
r1
!s85 0
31
R12
R13
R14
!i113 1
R5
R6
R7
vselect_encode_logic
Z30 !s110 1742837554
!i10b 1
!s100 C1B?<ZNdkB9Xn1D@;C0zI2
Idl4H3>l;6^2i?O=0700ah1
R2
R0
R29
Z31 8C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/select_encode.v
Z32 FC:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/select_encode.v
L0 2
R3
r1
!s85 0
31
Z33 !s108 1742837554.000000
Z34 !s107 C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/select_encode.v|
Z35 !s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1|C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/select_encode.v|
!i113 1
R5
R6
R7
vshift_left
R8
!i10b 1
!s100 <ITFWA^[QEVAlziad6YAF0
IG8co=EzR4XhZP02``2E6Z3
R2
R0
R9
R10
R11
L0 1
R3
r1
!s85 0
31
R12
R13
R14
!i113 1
R5
R6
R7
vshift_right
R8
!i10b 1
!s100 ]Hml8o`PSCLI^fQ59:m672
I:n7UzK6[Q6VOnee5HL1eL1
R2
R0
R9
R10
R11
L0 10
R3
r1
!s85 0
31
R12
R13
R14
!i113 1
R5
R6
R7
vsign_extension
R30
!i10b 1
!s100 S9nPa7d=SX8;VE274UGe>1
I3AJ1nH`f`CA6;Oi@0zc5]1
R2
R0
R29
R31
R32
L0 55
R3
r1
!s85 0
31
R33
R34
R35
!i113 1
R5
R6
R7
