Classic Timing Analyzer report for sapr2
Sat Mar 16 14:52:34 2024
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'faster'
  7. Clock Setup: 'clk'
  8. Clock Setup: 'slower'
  9. Clock Hold: 'clk'
 10. tsu
 11. tco
 12. tpd
 13. th
 14. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                                    ; From                                                                                    ; To                                                                                                       ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 5.442 ns                                       ; faster                                                                                  ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[2]                  ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 11.693 ns                                      ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] ; COUNTER[1]                                                                                               ; clk        ; --       ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 11.129 ns                                      ; key[6]                                                                                  ; Din[1]                                                                                                   ; --         ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; -0.055 ns                                      ; faster                                                                                  ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[2]                   ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 173.58 MHz ( period = 5.761 ns )               ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] ; single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg0 ; clk        ; clk      ; 0            ;
; Clock Setup: 'slower'        ; N/A                                      ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2]                  ; slower     ; slower   ; 0            ;
; Clock Setup: 'faster'        ; N/A                                      ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2]                  ; faster     ; faster   ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2]                  ; clk        ; clk      ; 6            ;
; Total number of failed paths ;                                          ;               ;                                                ;                                                                                         ;                                                                                                          ;            ;          ; 6            ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; faster          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; slower          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'faster'                                                                                                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                    ; To                                                                                      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] ; faster     ; faster   ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] ; faster     ; faster   ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] ; faster     ; faster   ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] ; faster     ; faster   ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] ; faster     ; faster   ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] ; faster     ; faster   ; None                        ; None                      ; 0.609 ns                ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                    ; To                                                                                                       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 173.58 MHz ( period = 5.761 ns )               ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] ; single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg0 ; clk        ; clk      ; None                        ; None                      ; 0.669 ns                ;
; N/A   ; 174.79 MHz ( period = 5.721 ns )               ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] ; single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg1 ; clk        ; clk      ; None                        ; None                      ; 0.629 ns                ;
; N/A   ; 174.83 MHz ( period = 5.720 ns )               ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] ; single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg2 ; clk        ; clk      ; None                        ; None                      ; 0.628 ns                ;
; N/A   ; 348.19 MHz ( period = 2.872 ns )               ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[0] ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[3]                  ; clk        ; clk      ; None                        ; None                      ; 2.688 ns                ;
; N/A   ; 348.19 MHz ( period = 2.872 ns )               ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[0] ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[0]                  ; clk        ; clk      ; None                        ; None                      ; 2.688 ns                ;
; N/A   ; 348.19 MHz ( period = 2.872 ns )               ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[0] ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[1]                  ; clk        ; clk      ; None                        ; None                      ; 2.688 ns                ;
; N/A   ; 348.19 MHz ( period = 2.872 ns )               ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[0] ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[2]                  ; clk        ; clk      ; None                        ; None                      ; 2.688 ns                ;
; N/A   ; 352.49 MHz ( period = 2.837 ns )               ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[1] ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[3]                  ; clk        ; clk      ; None                        ; None                      ; 2.653 ns                ;
; N/A   ; 352.49 MHz ( period = 2.837 ns )               ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[1] ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[0]                  ; clk        ; clk      ; None                        ; None                      ; 2.653 ns                ;
; N/A   ; 352.49 MHz ( period = 2.837 ns )               ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[1] ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[1]                  ; clk        ; clk      ; None                        ; None                      ; 2.653 ns                ;
; N/A   ; 352.49 MHz ( period = 2.837 ns )               ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[1] ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[2]                  ; clk        ; clk      ; None                        ; None                      ; 2.653 ns                ;
; N/A   ; 356.89 MHz ( period = 2.802 ns )               ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[2] ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[3]                  ; clk        ; clk      ; None                        ; None                      ; 2.618 ns                ;
; N/A   ; 356.89 MHz ( period = 2.802 ns )               ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[2] ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[0]                  ; clk        ; clk      ; None                        ; None                      ; 2.618 ns                ;
; N/A   ; 356.89 MHz ( period = 2.802 ns )               ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[2] ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[1]                  ; clk        ; clk      ; None                        ; None                      ; 2.618 ns                ;
; N/A   ; 356.89 MHz ( period = 2.802 ns )               ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[2] ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[2]                  ; clk        ; clk      ; None                        ; None                      ; 2.618 ns                ;
; N/A   ; 361.40 MHz ( period = 2.767 ns )               ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[3] ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[3]                  ; clk        ; clk      ; None                        ; None                      ; 2.583 ns                ;
; N/A   ; 361.40 MHz ( period = 2.767 ns )               ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[3] ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[0]                  ; clk        ; clk      ; None                        ; None                      ; 2.583 ns                ;
; N/A   ; 361.40 MHz ( period = 2.767 ns )               ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[3] ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[1]                  ; clk        ; clk      ; None                        ; None                      ; 2.583 ns                ;
; N/A   ; 361.40 MHz ( period = 2.767 ns )               ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[3] ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[2]                  ; clk        ; clk      ; None                        ; None                      ; 2.583 ns                ;
; N/A   ; 385.51 MHz ( period = 2.594 ns )               ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[1] ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[1]                   ; clk        ; clk      ; None                        ; None                      ; 1.129 ns                ;
; N/A   ; 386.40 MHz ( period = 2.588 ns )               ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[2] ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[2]                   ; clk        ; clk      ; None                        ; None                      ; 1.126 ns                ;
; N/A   ; 393.08 MHz ( period = 2.544 ns )               ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[0] ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[0]                   ; clk        ; clk      ; None                        ; None                      ; 1.104 ns                ;
; N/A   ; 405.02 MHz ( period = 2.469 ns )               ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2]                  ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; 410.85 MHz ( period = 2.434 ns )               ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2]                  ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 410.85 MHz ( period = 2.434 ns )               ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1]                  ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 423.19 MHz ( period = 2.363 ns )               ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2]                  ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 423.19 MHz ( period = 2.363 ns )               ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1]                  ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 423.19 MHz ( period = 2.363 ns )               ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0]                  ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 463.82 MHz ( period = 2.156 ns )               ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[3] ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3]                   ; clk        ; clk      ; None                        ; None                      ; 0.910 ns                ;
; N/A   ; 475.96 MHz ( period = 2.101 ns )               ; inst36                                                                                  ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3]                   ; clk        ; clk      ; None                        ; None                      ; 1.571 ns                ;
; N/A   ; 475.96 MHz ( period = 2.101 ns )               ; inst36                                                                                  ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[0]                   ; clk        ; clk      ; None                        ; None                      ; 1.571 ns                ;
; N/A   ; 475.96 MHz ( period = 2.101 ns )               ; inst36                                                                                  ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[1]                   ; clk        ; clk      ; None                        ; None                      ; 1.571 ns                ;
; N/A   ; 475.96 MHz ( period = 2.101 ns )               ; inst36                                                                                  ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[2]                   ; clk        ; clk      ; None                        ; None                      ; 1.571 ns                ;
; N/A   ; 483.09 MHz ( period = 2.070 ns )               ; inst35                                                                                  ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3]                   ; clk        ; clk      ; None                        ; None                      ; 1.540 ns                ;
; N/A   ; 483.09 MHz ( period = 2.070 ns )               ; inst35                                                                                  ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[0]                   ; clk        ; clk      ; None                        ; None                      ; 1.540 ns                ;
; N/A   ; 483.09 MHz ( period = 2.070 ns )               ; inst35                                                                                  ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[1]                   ; clk        ; clk      ; None                        ; None                      ; 1.540 ns                ;
; N/A   ; 483.09 MHz ( period = 2.070 ns )               ; inst35                                                                                  ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[2]                   ; clk        ; clk      ; None                        ; None                      ; 1.540 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst33                                                                                  ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3]                   ; clk        ; clk      ; None                        ; None                      ; 1.439 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst33                                                                                  ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[0]                   ; clk        ; clk      ; None                        ; None                      ; 1.439 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst33                                                                                  ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[1]                   ; clk        ; clk      ; None                        ; None                      ; 1.439 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst33                                                                                  ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[2]                   ; clk        ; clk      ; None                        ; None                      ; 1.439 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst32                                                                                  ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3]                   ; clk        ; clk      ; None                        ; None                      ; 1.080 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst32                                                                                  ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[0]                   ; clk        ; clk      ; None                        ; None                      ; 1.080 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst32                                                                                  ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[1]                   ; clk        ; clk      ; None                        ; None                      ; 1.080 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst32                                                                                  ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[2]                   ; clk        ; clk      ; None                        ; None                      ; 1.080 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst8                                                                                   ; single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg3 ; clk        ; clk      ; None                        ; None                      ; 0.728 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst5                                                                                   ; single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg6 ; clk        ; clk      ; None                        ; None                      ; 0.726 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst6                                                                                   ; single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg5 ; clk        ; clk      ; None                        ; None                      ; 0.721 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst7~DUPLICATE                                                                         ; single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg4 ; clk        ; clk      ; None                        ; None                      ; 0.719 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[0]  ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3]                   ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[1]  ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3]                   ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[0]  ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[2]                   ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[2]  ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3]                   ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[0]  ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[1]                   ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[1]  ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[2]                   ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3]  ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3]                   ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[0]  ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[0]                   ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[1]  ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[1]                   ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[2]  ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[2]                   ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[1]  ; inst35                                                                                                   ; clk        ; clk      ; None                        ; None                      ; 0.798 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3]  ; inst32                                                                                                   ; clk        ; clk      ; None                        ; None                      ; 0.614 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[0]  ; inst36                                                                                                   ; clk        ; clk      ; None                        ; None                      ; 0.425 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[2]  ; inst33                                                                                                   ; clk        ; clk      ; None                        ; None                      ; 0.419 ns                ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'slower'                                                                                                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                    ; To                                                                                      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] ; slower     ; slower   ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] ; slower     ; slower   ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] ; slower     ; slower   ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] ; slower     ; slower   ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] ; slower     ; slower   ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] ; slower     ; slower   ; None                        ; None                      ; 0.609 ns                ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                    ; To                                                                                      ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 0.715 ns                 ;
+------------------------------------------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                             ;
+-------+--------------+------------+--------+-----------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From   ; To                                                                                      ; To Clock ;
+-------+--------------+------------+--------+-----------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 5.442 ns   ; faster ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[3] ; clk      ;
; N/A   ; None         ; 5.442 ns   ; faster ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[0] ; clk      ;
; N/A   ; None         ; 5.442 ns   ; faster ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[1] ; clk      ;
; N/A   ; None         ; 5.442 ns   ; faster ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[2] ; clk      ;
; N/A   ; None         ; 5.229 ns   ; key[1] ; inst8                                                                                   ; clk      ;
; N/A   ; None         ; 5.229 ns   ; key[1] ; inst7~DUPLICATE                                                                         ; clk      ;
; N/A   ; None         ; 5.229 ns   ; key[1] ; inst6                                                                                   ; clk      ;
; N/A   ; None         ; 5.229 ns   ; key[1] ; inst5                                                                                   ; clk      ;
; N/A   ; None         ; 5.229 ns   ; key[1] ; inst7                                                                                   ; clk      ;
; N/A   ; None         ; 5.229 ns   ; key[1] ; inst6~DUPLICATE                                                                         ; clk      ;
; N/A   ; None         ; 4.985 ns   ; slower ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[3] ; clk      ;
; N/A   ; None         ; 4.985 ns   ; slower ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[0] ; clk      ;
; N/A   ; None         ; 4.985 ns   ; slower ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[1] ; clk      ;
; N/A   ; None         ; 4.985 ns   ; slower ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[2] ; clk      ;
; N/A   ; None         ; 4.864 ns   ; key[8] ; inst8                                                                                   ; clk      ;
; N/A   ; None         ; 4.864 ns   ; key[8] ; inst7~DUPLICATE                                                                         ; clk      ;
; N/A   ; None         ; 4.864 ns   ; key[8] ; inst6                                                                                   ; clk      ;
; N/A   ; None         ; 4.864 ns   ; key[8] ; inst5                                                                                   ; clk      ;
; N/A   ; None         ; 4.864 ns   ; key[8] ; inst7                                                                                   ; clk      ;
; N/A   ; None         ; 4.864 ns   ; key[8] ; inst6~DUPLICATE                                                                         ; clk      ;
; N/A   ; None         ; 4.802 ns   ; key[6] ; inst8                                                                                   ; clk      ;
; N/A   ; None         ; 4.802 ns   ; key[6] ; inst7~DUPLICATE                                                                         ; clk      ;
; N/A   ; None         ; 4.802 ns   ; key[6] ; inst6                                                                                   ; clk      ;
; N/A   ; None         ; 4.802 ns   ; key[6] ; inst5                                                                                   ; clk      ;
; N/A   ; None         ; 4.802 ns   ; key[6] ; inst7                                                                                   ; clk      ;
; N/A   ; None         ; 4.802 ns   ; key[6] ; inst6~DUPLICATE                                                                         ; clk      ;
; N/A   ; None         ; 4.478 ns   ; key[5] ; inst8                                                                                   ; clk      ;
; N/A   ; None         ; 4.478 ns   ; key[5] ; inst7~DUPLICATE                                                                         ; clk      ;
; N/A   ; None         ; 4.478 ns   ; key[5] ; inst6                                                                                   ; clk      ;
; N/A   ; None         ; 4.478 ns   ; key[5] ; inst5                                                                                   ; clk      ;
; N/A   ; None         ; 4.478 ns   ; key[5] ; inst7                                                                                   ; clk      ;
; N/A   ; None         ; 4.478 ns   ; key[5] ; inst6~DUPLICATE                                                                         ; clk      ;
; N/A   ; None         ; 4.393 ns   ; key[7] ; inst8                                                                                   ; clk      ;
; N/A   ; None         ; 4.393 ns   ; key[7] ; inst7~DUPLICATE                                                                         ; clk      ;
; N/A   ; None         ; 4.393 ns   ; key[7] ; inst6                                                                                   ; clk      ;
; N/A   ; None         ; 4.393 ns   ; key[7] ; inst5                                                                                   ; clk      ;
; N/A   ; None         ; 4.393 ns   ; key[7] ; inst7                                                                                   ; clk      ;
; N/A   ; None         ; 4.393 ns   ; key[7] ; inst6~DUPLICATE                                                                         ; clk      ;
; N/A   ; None         ; 4.319 ns   ; key[3] ; inst8                                                                                   ; clk      ;
; N/A   ; None         ; 4.319 ns   ; key[3] ; inst7~DUPLICATE                                                                         ; clk      ;
; N/A   ; None         ; 4.319 ns   ; key[3] ; inst6                                                                                   ; clk      ;
; N/A   ; None         ; 4.319 ns   ; key[3] ; inst5                                                                                   ; clk      ;
; N/A   ; None         ; 4.319 ns   ; key[3] ; inst7                                                                                   ; clk      ;
; N/A   ; None         ; 4.319 ns   ; key[3] ; inst6~DUPLICATE                                                                         ; clk      ;
; N/A   ; None         ; 4.277 ns   ; key[2] ; inst8                                                                                   ; clk      ;
; N/A   ; None         ; 4.277 ns   ; key[2] ; inst7~DUPLICATE                                                                         ; clk      ;
; N/A   ; None         ; 4.277 ns   ; key[2] ; inst6                                                                                   ; clk      ;
; N/A   ; None         ; 4.277 ns   ; key[2] ; inst5                                                                                   ; clk      ;
; N/A   ; None         ; 4.277 ns   ; key[2] ; inst7                                                                                   ; clk      ;
; N/A   ; None         ; 4.277 ns   ; key[2] ; inst6~DUPLICATE                                                                         ; clk      ;
; N/A   ; None         ; 3.579 ns   ; key[4] ; inst8                                                                                   ; clk      ;
; N/A   ; None         ; 3.579 ns   ; key[4] ; inst7~DUPLICATE                                                                         ; clk      ;
; N/A   ; None         ; 3.579 ns   ; key[4] ; inst6                                                                                   ; clk      ;
; N/A   ; None         ; 3.579 ns   ; key[4] ; inst5                                                                                   ; clk      ;
; N/A   ; None         ; 3.579 ns   ; key[4] ; inst7                                                                                   ; clk      ;
; N/A   ; None         ; 3.579 ns   ; key[4] ; inst6~DUPLICATE                                                                         ; clk      ;
; N/A   ; None         ; 1.205 ns   ; slower ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3]  ; clk      ;
; N/A   ; None         ; 1.205 ns   ; slower ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[0]  ; clk      ;
; N/A   ; None         ; 1.205 ns   ; slower ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[1]  ; clk      ;
; N/A   ; None         ; 1.205 ns   ; slower ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[2]  ; clk      ;
; N/A   ; None         ; 0.294 ns   ; faster ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3]  ; clk      ;
; N/A   ; None         ; 0.294 ns   ; faster ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[0]  ; clk      ;
; N/A   ; None         ; 0.294 ns   ; faster ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[1]  ; clk      ;
; N/A   ; None         ; 0.294 ns   ; faster ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[2]  ; clk      ;
+-------+--------------+------------+--------+-----------------------------------------------------------------------------------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                    ;
+-------+--------------+------------+----------------------------------------------------------------------------------------------------------+------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                     ; To         ; From Clock ;
+-------+--------------+------------+----------------------------------------------------------------------------------------------------------+------------+------------+
; N/A   ; None         ; 11.693 ns  ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1]                  ; COUNTER[1] ; clk        ;
; N/A   ; None         ; 11.421 ns  ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2]                  ; COUNTER[2] ; clk        ;
; N/A   ; None         ; 11.005 ns  ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0]                  ; COUNTER[0] ; clk        ;
; N/A   ; None         ; 10.797 ns  ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1]                  ; COUNTER[1] ; slower     ;
; N/A   ; None         ; 10.525 ns  ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2]                  ; COUNTER[2] ; slower     ;
; N/A   ; None         ; 10.109 ns  ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0]                  ; COUNTER[0] ; slower     ;
; N/A   ; None         ; 9.886 ns   ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1]                  ; COUNTER[1] ; faster     ;
; N/A   ; None         ; 9.614 ns   ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2]                  ; COUNTER[2] ; faster     ;
; N/A   ; None         ; 9.468 ns   ; single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg0 ; OUT[3]     ; clk        ;
; N/A   ; None         ; 9.468 ns   ; single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg1 ; OUT[3]     ; clk        ;
; N/A   ; None         ; 9.468 ns   ; single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg2 ; OUT[3]     ; clk        ;
; N/A   ; None         ; 9.468 ns   ; single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg3 ; OUT[3]     ; clk        ;
; N/A   ; None         ; 9.468 ns   ; single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg4 ; OUT[3]     ; clk        ;
; N/A   ; None         ; 9.468 ns   ; single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg5 ; OUT[3]     ; clk        ;
; N/A   ; None         ; 9.468 ns   ; single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg6 ; OUT[3]     ; clk        ;
; N/A   ; None         ; 9.198 ns   ; lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0]                  ; COUNTER[0] ; faster     ;
; N/A   ; None         ; 7.997 ns   ; single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg0 ; OUT[1]     ; clk        ;
; N/A   ; None         ; 7.997 ns   ; single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg1 ; OUT[1]     ; clk        ;
; N/A   ; None         ; 7.997 ns   ; single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg2 ; OUT[1]     ; clk        ;
; N/A   ; None         ; 7.997 ns   ; single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg3 ; OUT[1]     ; clk        ;
; N/A   ; None         ; 7.997 ns   ; single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg4 ; OUT[1]     ; clk        ;
; N/A   ; None         ; 7.997 ns   ; single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg5 ; OUT[1]     ; clk        ;
; N/A   ; None         ; 7.997 ns   ; single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg6 ; OUT[1]     ; clk        ;
; N/A   ; None         ; 7.710 ns   ; single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg0 ; OUT[0]     ; clk        ;
; N/A   ; None         ; 7.710 ns   ; single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg1 ; OUT[0]     ; clk        ;
; N/A   ; None         ; 7.710 ns   ; single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg2 ; OUT[0]     ; clk        ;
; N/A   ; None         ; 7.710 ns   ; single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg3 ; OUT[0]     ; clk        ;
; N/A   ; None         ; 7.710 ns   ; single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg4 ; OUT[0]     ; clk        ;
; N/A   ; None         ; 7.710 ns   ; single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg5 ; OUT[0]     ; clk        ;
; N/A   ; None         ; 7.710 ns   ; single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg6 ; OUT[0]     ; clk        ;
; N/A   ; None         ; 7.239 ns   ; inst7                                                                                                    ; Dout[1]    ; clk        ;
; N/A   ; None         ; 7.108 ns   ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3]                   ; DOWN[3]    ; clk        ;
; N/A   ; None         ; 6.997 ns   ; inst8                                                                                                    ; Dout[0]    ; clk        ;
; N/A   ; None         ; 6.743 ns   ; single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg0 ; OUT[2]     ; clk        ;
; N/A   ; None         ; 6.743 ns   ; single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg1 ; OUT[2]     ; clk        ;
; N/A   ; None         ; 6.743 ns   ; single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg2 ; OUT[2]     ; clk        ;
; N/A   ; None         ; 6.743 ns   ; single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg3 ; OUT[2]     ; clk        ;
; N/A   ; None         ; 6.743 ns   ; single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg4 ; OUT[2]     ; clk        ;
; N/A   ; None         ; 6.743 ns   ; single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg5 ; OUT[2]     ; clk        ;
; N/A   ; None         ; 6.743 ns   ; single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg6 ; OUT[2]     ; clk        ;
; N/A   ; None         ; 6.715 ns   ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[1]                   ; DOWN[1]    ; clk        ;
; N/A   ; None         ; 6.263 ns   ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[0]                   ; DOWN[0]    ; clk        ;
; N/A   ; None         ; 5.842 ns   ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[0]                  ; SPEED[0]   ; clk        ;
; N/A   ; None         ; 5.732 ns   ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[1]                  ; SPEED[1]   ; clk        ;
; N/A   ; None         ; 5.668 ns   ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[3]                  ; SPEED[3]   ; clk        ;
; N/A   ; None         ; 5.414 ns   ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[2]                  ; SPEED[2]   ; clk        ;
; N/A   ; None         ; 5.148 ns   ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[2]                   ; DOWN[2]    ; clk        ;
; N/A   ; None         ; 5.078 ns   ; inst6~DUPLICATE                                                                                          ; Dout[2]    ; clk        ;
; N/A   ; None         ; 5.046 ns   ; inst5                                                                                                    ; Dout[3]    ; clk        ;
+-------+--------------+------------+----------------------------------------------------------------------------------------------------------+------------+------------+


+----------------------------------------------------------------+
; tpd                                                            ;
+-------+-------------------+-----------------+--------+---------+
; Slack ; Required P2P Time ; Actual P2P Time ; From   ; To      ;
+-------+-------------------+-----------------+--------+---------+
; N/A   ; None              ; 11.129 ns       ; key[6] ; Din[1]  ;
; N/A   ; None              ; 11.081 ns       ; key[1] ; Din[0]  ;
; N/A   ; None              ; 10.716 ns       ; key[8] ; Din[0]  ;
; N/A   ; None              ; 10.482 ns       ; key[2] ; Din[1]  ;
; N/A   ; None              ; 10.330 ns       ; key[5] ; Din[0]  ;
; N/A   ; None              ; 10.268 ns       ; key[3] ; Din[1]  ;
; N/A   ; None              ; 10.171 ns       ; key[3] ; Din[0]  ;
; N/A   ; None              ; 10.047 ns       ; key[7] ; Din[3]  ;
; N/A   ; None              ; 9.777 ns        ; key[8] ; Din[3]  ;
; N/A   ; None              ; 8.882 ns        ; key[6] ; Din[2]  ;
; N/A   ; None              ; 8.273 ns        ; key[5] ; Din[2]  ;
; N/A   ; None              ; 8.272 ns        ; key[4] ; Din[2]  ;
; N/A   ; None              ; 7.289 ns        ; key[3] ; Xout[3] ;
; N/A   ; None              ; 7.055 ns        ; key[5] ; Xout[5] ;
; N/A   ; None              ; 6.980 ns        ; key[2] ; Xout[2] ;
; N/A   ; None              ; 6.921 ns        ; key[1] ; Xout[1] ;
; N/A   ; None              ; 6.913 ns        ; key[4] ; Xout[4] ;
; N/A   ; None              ; 6.877 ns        ; key[6] ; Xout[6] ;
; N/A   ; None              ; 6.739 ns        ; key[8] ; Xout[8] ;
; N/A   ; None              ; 6.717 ns        ; key[0] ; Xout[0] ;
; N/A   ; None              ; 6.706 ns        ; key[7] ; Xout[7] ;
+-------+-------------------+-----------------+--------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                    ;
+---------------+-------------+-----------+--------+-----------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From   ; To                                                                                      ; To Clock ;
+---------------+-------------+-----------+--------+-----------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; -0.055 ns ; faster ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3]  ; clk      ;
; N/A           ; None        ; -0.055 ns ; faster ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[0]  ; clk      ;
; N/A           ; None        ; -0.055 ns ; faster ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[1]  ; clk      ;
; N/A           ; None        ; -0.055 ns ; faster ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[2]  ; clk      ;
; N/A           ; None        ; -0.966 ns ; slower ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3]  ; clk      ;
; N/A           ; None        ; -0.966 ns ; slower ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[0]  ; clk      ;
; N/A           ; None        ; -0.966 ns ; slower ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[1]  ; clk      ;
; N/A           ; None        ; -0.966 ns ; slower ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[2]  ; clk      ;
; N/A           ; None        ; -2.642 ns ; key[3] ; inst7~DUPLICATE                                                                         ; clk      ;
; N/A           ; None        ; -2.642 ns ; key[3] ; inst7                                                                                   ; clk      ;
; N/A           ; None        ; -2.856 ns ; key[2] ; inst7                                                                                   ; clk      ;
; N/A           ; None        ; -2.857 ns ; key[2] ; inst7~DUPLICATE                                                                         ; clk      ;
; N/A           ; None        ; -2.884 ns ; key[5] ; inst6~DUPLICATE                                                                         ; clk      ;
; N/A           ; None        ; -2.884 ns ; key[4] ; inst6                                                                                   ; clk      ;
; N/A           ; None        ; -2.884 ns ; key[4] ; inst6~DUPLICATE                                                                         ; clk      ;
; N/A           ; None        ; -2.885 ns ; key[5] ; inst6                                                                                   ; clk      ;
; N/A           ; None        ; -3.078 ns ; key[8] ; inst5                                                                                   ; clk      ;
; N/A           ; None        ; -3.102 ns ; faster ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[1] ; clk      ;
; N/A           ; None        ; -3.172 ns ; faster ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[2] ; clk      ;
; N/A           ; None        ; -3.207 ns ; faster ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[3] ; clk      ;
; N/A           ; None        ; -3.267 ns ; key[3] ; inst8                                                                                   ; clk      ;
; N/A           ; None        ; -3.340 ns ; key[4] ; inst8                                                                                   ; clk      ;
; N/A           ; None        ; -3.340 ns ; key[4] ; inst7~DUPLICATE                                                                         ; clk      ;
; N/A           ; None        ; -3.340 ns ; key[4] ; inst5                                                                                   ; clk      ;
; N/A           ; None        ; -3.340 ns ; key[4] ; inst7                                                                                   ; clk      ;
; N/A           ; None        ; -3.348 ns ; key[7] ; inst5                                                                                   ; clk      ;
; N/A           ; None        ; -3.365 ns ; faster ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[0] ; clk      ;
; N/A           ; None        ; -3.426 ns ; key[5] ; inst8                                                                                   ; clk      ;
; N/A           ; None        ; -3.494 ns ; key[6] ; inst6                                                                                   ; clk      ;
; N/A           ; None        ; -3.495 ns ; key[6] ; inst6~DUPLICATE                                                                         ; clk      ;
; N/A           ; None        ; -3.502 ns ; key[6] ; inst7~DUPLICATE                                                                         ; clk      ;
; N/A           ; None        ; -3.503 ns ; key[6] ; inst7                                                                                   ; clk      ;
; N/A           ; None        ; -3.812 ns ; key[8] ; inst8                                                                                   ; clk      ;
; N/A           ; None        ; -4.038 ns ; key[2] ; inst8                                                                                   ; clk      ;
; N/A           ; None        ; -4.038 ns ; key[2] ; inst6                                                                                   ; clk      ;
; N/A           ; None        ; -4.038 ns ; key[2] ; inst5                                                                                   ; clk      ;
; N/A           ; None        ; -4.038 ns ; key[2] ; inst6~DUPLICATE                                                                         ; clk      ;
; N/A           ; None        ; -4.080 ns ; key[3] ; inst6                                                                                   ; clk      ;
; N/A           ; None        ; -4.080 ns ; key[3] ; inst5                                                                                   ; clk      ;
; N/A           ; None        ; -4.080 ns ; key[3] ; inst6~DUPLICATE                                                                         ; clk      ;
; N/A           ; None        ; -4.154 ns ; key[7] ; inst8                                                                                   ; clk      ;
; N/A           ; None        ; -4.154 ns ; key[7] ; inst7~DUPLICATE                                                                         ; clk      ;
; N/A           ; None        ; -4.154 ns ; key[7] ; inst6                                                                                   ; clk      ;
; N/A           ; None        ; -4.154 ns ; key[7] ; inst7                                                                                   ; clk      ;
; N/A           ; None        ; -4.154 ns ; key[7] ; inst6~DUPLICATE                                                                         ; clk      ;
; N/A           ; None        ; -4.177 ns ; key[1] ; inst8                                                                                   ; clk      ;
; N/A           ; None        ; -4.239 ns ; key[5] ; inst7~DUPLICATE                                                                         ; clk      ;
; N/A           ; None        ; -4.239 ns ; key[5] ; inst5                                                                                   ; clk      ;
; N/A           ; None        ; -4.239 ns ; key[5] ; inst7                                                                                   ; clk      ;
; N/A           ; None        ; -4.563 ns ; key[6] ; inst8                                                                                   ; clk      ;
; N/A           ; None        ; -4.563 ns ; key[6] ; inst5                                                                                   ; clk      ;
; N/A           ; None        ; -4.625 ns ; key[8] ; inst7~DUPLICATE                                                                         ; clk      ;
; N/A           ; None        ; -4.625 ns ; key[8] ; inst6                                                                                   ; clk      ;
; N/A           ; None        ; -4.625 ns ; key[8] ; inst7                                                                                   ; clk      ;
; N/A           ; None        ; -4.625 ns ; key[8] ; inst6~DUPLICATE                                                                         ; clk      ;
; N/A           ; None        ; -4.746 ns ; slower ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[3] ; clk      ;
; N/A           ; None        ; -4.746 ns ; slower ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[0] ; clk      ;
; N/A           ; None        ; -4.746 ns ; slower ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[1] ; clk      ;
; N/A           ; None        ; -4.746 ns ; slower ; lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[2] ; clk      ;
; N/A           ; None        ; -4.990 ns ; key[1] ; inst7~DUPLICATE                                                                         ; clk      ;
; N/A           ; None        ; -4.990 ns ; key[1] ; inst6                                                                                   ; clk      ;
; N/A           ; None        ; -4.990 ns ; key[1] ; inst5                                                                                   ; clk      ;
; N/A           ; None        ; -4.990 ns ; key[1] ; inst7                                                                                   ; clk      ;
; N/A           ; None        ; -4.990 ns ; key[1] ; inst6~DUPLICATE                                                                         ; clk      ;
+---------------+-------------+-----------+--------+-----------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sat Mar 16 14:52:34 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sapr2 -c sapr2 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "faster" is an undefined clock
    Info: Assuming node "clk" is an undefined clock
    Info: Assuming node "slower" is an undefined clock
Warning: Found 6 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "inst32" as buffer
    Info: Detected ripple clock "inst33" as buffer
    Info: Detected ripple clock "inst35" as buffer
    Info: Detected ripple clock "inst36" as buffer
    Info: Detected gated clock "inst13" as buffer
    Info: Detected gated clock "inst25" as buffer
Info: Clock "faster" Internal fmax is restricted to 500.0 MHz between source register "lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0]" and destination register "lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2]"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.715 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y3_N1; Fanout = 4; REG Node = 'lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0]'
            Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X17_Y3_N0; Fanout = 2; COMB Node = 'lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita0~COUT'
            Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.493 ns; Loc. = LCCOMB_X17_Y3_N2; Fanout = 1; COMB Node = 'lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita1~COUT'
            Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 0.618 ns; Loc. = LCCOMB_X17_Y3_N4; Fanout = 1; COMB Node = 'lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita2'
            Info: 5: + IC(0.000 ns) + CELL(0.097 ns) = 0.715 ns; Loc. = LCFF_X17_Y3_N5; Fanout = 3; REG Node = 'lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2]'
            Info: Total cell delay = 0.715 ns ( 100.00 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "faster" to destination register is 5.478 ns
                Info: 1: + IC(0.000 ns) + CELL(0.877 ns) = 0.877 ns; Loc. = PIN_AB18; Fanout = 10; CLK Node = 'faster'
                Info: 2: + IC(0.932 ns) + CELL(0.053 ns) = 1.862 ns; Loc. = LCCOMB_X11_Y2_N4; Fanout = 5; COMB Node = 'inst13'
                Info: 3: + IC(0.320 ns) + CELL(0.053 ns) = 2.235 ns; Loc. = LCCOMB_X10_Y2_N16; Fanout = 1; COMB Node = 'inst25'
                Info: 4: + IC(1.971 ns) + CELL(0.000 ns) = 4.206 ns; Loc. = CLKCTRL_G2; Fanout = 3; COMB Node = 'inst25~clkctrl'
                Info: 5: + IC(0.654 ns) + CELL(0.618 ns) = 5.478 ns; Loc. = LCFF_X17_Y3_N5; Fanout = 3; REG Node = 'lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2]'
                Info: Total cell delay = 1.601 ns ( 29.23 % )
                Info: Total interconnect delay = 3.877 ns ( 70.77 % )
            Info: - Longest clock path from clock "faster" to source register is 5.478 ns
                Info: 1: + IC(0.000 ns) + CELL(0.877 ns) = 0.877 ns; Loc. = PIN_AB18; Fanout = 10; CLK Node = 'faster'
                Info: 2: + IC(0.932 ns) + CELL(0.053 ns) = 1.862 ns; Loc. = LCCOMB_X11_Y2_N4; Fanout = 5; COMB Node = 'inst13'
                Info: 3: + IC(0.320 ns) + CELL(0.053 ns) = 2.235 ns; Loc. = LCCOMB_X10_Y2_N16; Fanout = 1; COMB Node = 'inst25'
                Info: 4: + IC(1.971 ns) + CELL(0.000 ns) = 4.206 ns; Loc. = CLKCTRL_G2; Fanout = 3; COMB Node = 'inst25~clkctrl'
                Info: 5: + IC(0.654 ns) + CELL(0.618 ns) = 5.478 ns; Loc. = LCFF_X17_Y3_N1; Fanout = 4; REG Node = 'lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0]'
                Info: Total cell delay = 1.601 ns ( 29.23 % )
                Info: Total interconnect delay = 3.877 ns ( 70.77 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "clk" has Internal fmax of 173.58 MHz between source register "lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0]" and destination memory "single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg0" (period= 5.761 ns)
    Info: + Longest register to memory delay is 0.669 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y3_N1; Fanout = 4; REG Node = 'lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0]'
        Info: 2: + IC(0.538 ns) + CELL(0.131 ns) = 0.669 ns; Loc. = M512_X16_Y3; Fanout = 4; MEM Node = 'single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg0'
        Info: Total cell delay = 0.131 ns ( 19.58 % )
        Info: Total interconnect delay = 0.538 ns ( 80.42 % )
    Info: - Smallest clock skew is -4.976 ns
        Info: + Shortest clock path from clock "clk" to destination memory is 2.309 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clk'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 21; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.654 ns) + CELL(0.458 ns) = 2.309 ns; Loc. = M512_X16_Y3; Fanout = 4; MEM Node = 'single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg0'
            Info: Total cell delay = 1.312 ns ( 56.82 % )
            Info: Total interconnect delay = 0.997 ns ( 43.18 % )
        Info: - Longest clock path from clock "clk" to source register is 7.285 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clk'
            Info: 2: + IC(1.371 ns) + CELL(0.712 ns) = 2.937 ns; Loc. = LCFF_X10_Y2_N13; Fanout = 1; REG Node = 'inst36'
            Info: 3: + IC(0.354 ns) + CELL(0.378 ns) = 3.669 ns; Loc. = LCCOMB_X11_Y2_N4; Fanout = 5; COMB Node = 'inst13'
            Info: 4: + IC(0.320 ns) + CELL(0.053 ns) = 4.042 ns; Loc. = LCCOMB_X10_Y2_N16; Fanout = 1; COMB Node = 'inst25'
            Info: 5: + IC(1.971 ns) + CELL(0.000 ns) = 6.013 ns; Loc. = CLKCTRL_G2; Fanout = 3; COMB Node = 'inst25~clkctrl'
            Info: 6: + IC(0.654 ns) + CELL(0.618 ns) = 7.285 ns; Loc. = LCFF_X17_Y3_N1; Fanout = 4; REG Node = 'lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0]'
            Info: Total cell delay = 2.615 ns ( 35.90 % )
            Info: Total interconnect delay = 4.670 ns ( 64.10 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.022 ns
Info: Clock "slower" Internal fmax is restricted to 500.0 MHz between source register "lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0]" and destination register "lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2]"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.715 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y3_N1; Fanout = 4; REG Node = 'lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0]'
            Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X17_Y3_N0; Fanout = 2; COMB Node = 'lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita0~COUT'
            Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.493 ns; Loc. = LCCOMB_X17_Y3_N2; Fanout = 1; COMB Node = 'lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita1~COUT'
            Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 0.618 ns; Loc. = LCCOMB_X17_Y3_N4; Fanout = 1; COMB Node = 'lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita2'
            Info: 5: + IC(0.000 ns) + CELL(0.097 ns) = 0.715 ns; Loc. = LCFF_X17_Y3_N5; Fanout = 3; REG Node = 'lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2]'
            Info: Total cell delay = 0.715 ns ( 100.00 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "slower" to destination register is 6.389 ns
                Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_B17; Fanout = 2; CLK Node = 'slower'
                Info: 2: + IC(1.644 ns) + CELL(0.272 ns) = 2.773 ns; Loc. = LCCOMB_X11_Y2_N4; Fanout = 5; COMB Node = 'inst13'
                Info: 3: + IC(0.320 ns) + CELL(0.053 ns) = 3.146 ns; Loc. = LCCOMB_X10_Y2_N16; Fanout = 1; COMB Node = 'inst25'
                Info: 4: + IC(1.971 ns) + CELL(0.000 ns) = 5.117 ns; Loc. = CLKCTRL_G2; Fanout = 3; COMB Node = 'inst25~clkctrl'
                Info: 5: + IC(0.654 ns) + CELL(0.618 ns) = 6.389 ns; Loc. = LCFF_X17_Y3_N5; Fanout = 3; REG Node = 'lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2]'
                Info: Total cell delay = 1.800 ns ( 28.17 % )
                Info: Total interconnect delay = 4.589 ns ( 71.83 % )
            Info: - Longest clock path from clock "slower" to source register is 6.389 ns
                Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_B17; Fanout = 2; CLK Node = 'slower'
                Info: 2: + IC(1.644 ns) + CELL(0.272 ns) = 2.773 ns; Loc. = LCCOMB_X11_Y2_N4; Fanout = 5; COMB Node = 'inst13'
                Info: 3: + IC(0.320 ns) + CELL(0.053 ns) = 3.146 ns; Loc. = LCCOMB_X10_Y2_N16; Fanout = 1; COMB Node = 'inst25'
                Info: 4: + IC(1.971 ns) + CELL(0.000 ns) = 5.117 ns; Loc. = CLKCTRL_G2; Fanout = 3; COMB Node = 'inst25~clkctrl'
                Info: 5: + IC(0.654 ns) + CELL(0.618 ns) = 6.389 ns; Loc. = LCFF_X17_Y3_N1; Fanout = 4; REG Node = 'lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0]'
                Info: Total cell delay = 1.800 ns ( 28.17 % )
                Info: Total interconnect delay = 4.589 ns ( 71.83 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Warning: Circuit may not operate. Detected 6 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2]" and destination pin or register "lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2]" for clock "clk" (Hold time is 1.016 ns)
    Info: + Largest clock skew is 1.570 ns
        Info: + Longest clock path from clock "clk" to destination register is 7.285 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clk'
            Info: 2: + IC(1.371 ns) + CELL(0.712 ns) = 2.937 ns; Loc. = LCFF_X10_Y2_N13; Fanout = 1; REG Node = 'inst36'
            Info: 3: + IC(0.354 ns) + CELL(0.378 ns) = 3.669 ns; Loc. = LCCOMB_X11_Y2_N4; Fanout = 5; COMB Node = 'inst13'
            Info: 4: + IC(0.320 ns) + CELL(0.053 ns) = 4.042 ns; Loc. = LCCOMB_X10_Y2_N16; Fanout = 1; COMB Node = 'inst25'
            Info: 5: + IC(1.971 ns) + CELL(0.000 ns) = 6.013 ns; Loc. = CLKCTRL_G2; Fanout = 3; COMB Node = 'inst25~clkctrl'
            Info: 6: + IC(0.654 ns) + CELL(0.618 ns) = 7.285 ns; Loc. = LCFF_X17_Y3_N5; Fanout = 3; REG Node = 'lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2]'
            Info: Total cell delay = 2.615 ns ( 35.90 % )
            Info: Total interconnect delay = 4.670 ns ( 64.10 % )
        Info: - Shortest clock path from clock "clk" to source register is 5.715 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clk'
            Info: 2: + IC(1.393 ns) + CELL(0.225 ns) = 2.472 ns; Loc. = LCCOMB_X10_Y2_N16; Fanout = 1; COMB Node = 'inst25'
            Info: 3: + IC(1.971 ns) + CELL(0.000 ns) = 4.443 ns; Loc. = CLKCTRL_G2; Fanout = 3; COMB Node = 'inst25~clkctrl'
            Info: 4: + IC(0.654 ns) + CELL(0.618 ns) = 5.715 ns; Loc. = LCFF_X17_Y3_N5; Fanout = 3; REG Node = 'lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2]'
            Info: Total cell delay = 1.697 ns ( 29.69 % )
            Info: Total interconnect delay = 4.018 ns ( 70.31 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.609 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y3_N5; Fanout = 3; REG Node = 'lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2]'
        Info: 2: + IC(0.000 ns) + CELL(0.512 ns) = 0.512 ns; Loc. = LCCOMB_X17_Y3_N4; Fanout = 1; COMB Node = 'lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita2'
        Info: 3: + IC(0.000 ns) + CELL(0.097 ns) = 0.609 ns; Loc. = LCFF_X17_Y3_N5; Fanout = 3; REG Node = 'lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2]'
        Info: Total cell delay = 0.609 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.149 ns
Info: tsu for register "lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[3]" (data pin = "faster", clock pin = "clk") is 5.442 ns
    Info: + Longest pin to register delay is 7.833 ns
        Info: 1: + IC(0.000 ns) + CELL(0.877 ns) = 0.877 ns; Loc. = PIN_AB18; Fanout = 10; CLK Node = 'faster'
        Info: 2: + IC(4.280 ns) + CELL(0.516 ns) = 5.673 ns; Loc. = LCCOMB_X9_Y6_N4; Fanout = 2; COMB Node = 'lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|counter_comb_bita2~COUT'
        Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 5.708 ns; Loc. = LCCOMB_X9_Y6_N6; Fanout = 1; COMB Node = 'lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|counter_comb_bita3~COUT'
        Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 5.833 ns; Loc. = LCCOMB_X9_Y6_N8; Fanout = 1; COMB Node = 'lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|counter_comb_bita3~1'
        Info: 5: + IC(0.835 ns) + CELL(0.053 ns) = 6.721 ns; Loc. = LCCOMB_X10_Y2_N8; Fanout = 4; COMB Node = 'lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|cout_actual'
        Info: 6: + IC(0.609 ns) + CELL(0.503 ns) = 7.833 ns; Loc. = LCFF_X9_Y6_N7; Fanout = 6; REG Node = 'lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[3]'
        Info: Total cell delay = 2.109 ns ( 26.92 % )
        Info: Total interconnect delay = 5.724 ns ( 73.08 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.481 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 21; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.666 ns) + CELL(0.618 ns) = 2.481 ns; Loc. = LCFF_X9_Y6_N7; Fanout = 6; REG Node = 'lpm_counter1:inst10|lpm_counter:lpm_counter_component|cntr_bdi:auto_generated|safe_q[3]'
        Info: Total cell delay = 1.472 ns ( 59.33 % )
        Info: Total interconnect delay = 1.009 ns ( 40.67 % )
Info: tco from clock "clk" to destination pin "COUNTER[1]" through register "lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1]" is 11.693 ns
    Info: + Longest clock path from clock "clk" to source register is 7.285 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clk'
        Info: 2: + IC(1.371 ns) + CELL(0.712 ns) = 2.937 ns; Loc. = LCFF_X10_Y2_N13; Fanout = 1; REG Node = 'inst36'
        Info: 3: + IC(0.354 ns) + CELL(0.378 ns) = 3.669 ns; Loc. = LCCOMB_X11_Y2_N4; Fanout = 5; COMB Node = 'inst13'
        Info: 4: + IC(0.320 ns) + CELL(0.053 ns) = 4.042 ns; Loc. = LCCOMB_X10_Y2_N16; Fanout = 1; COMB Node = 'inst25'
        Info: 5: + IC(1.971 ns) + CELL(0.000 ns) = 6.013 ns; Loc. = CLKCTRL_G2; Fanout = 3; COMB Node = 'inst25~clkctrl'
        Info: 6: + IC(0.654 ns) + CELL(0.618 ns) = 7.285 ns; Loc. = LCFF_X17_Y3_N3; Fanout = 4; REG Node = 'lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1]'
        Info: Total cell delay = 2.615 ns ( 35.90 % )
        Info: Total interconnect delay = 4.670 ns ( 64.10 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 4.314 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y3_N3; Fanout = 4; REG Node = 'lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1]'
        Info: 2: + IC(2.332 ns) + CELL(1.982 ns) = 4.314 ns; Loc. = PIN_C16; Fanout = 0; PIN Node = 'COUNTER[1]'
        Info: Total cell delay = 1.982 ns ( 45.94 % )
        Info: Total interconnect delay = 2.332 ns ( 54.06 % )
Info: Longest tpd from source pin "key[6]" to destination pin "Din[1]" is 11.129 ns
    Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_C12; Fanout = 6; PIN Node = 'key[6]'
    Info: 2: + IC(5.006 ns) + CELL(0.154 ns) = 5.969 ns; Loc. = LCCOMB_X17_Y2_N26; Fanout = 2; COMB Node = 'inst21'
    Info: 3: + IC(3.006 ns) + CELL(2.154 ns) = 11.129 ns; Loc. = PIN_G1; Fanout = 0; PIN Node = 'Din[1]'
    Info: Total cell delay = 3.117 ns ( 28.01 % )
    Info: Total interconnect delay = 8.012 ns ( 71.99 % )
Info: th for register "lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3]" (data pin = "faster", clock pin = "clk") is -0.055 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.497 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 21; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.682 ns) + CELL(0.618 ns) = 2.497 ns; Loc. = LCFF_X10_Y2_N7; Fanout = 3; REG Node = 'lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3]'
        Info: Total cell delay = 1.472 ns ( 58.95 % )
        Info: Total interconnect delay = 1.025 ns ( 41.05 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 2.701 ns
        Info: 1: + IC(0.000 ns) + CELL(0.877 ns) = 0.877 ns; Loc. = PIN_AB18; Fanout = 10; CLK Node = 'faster'
        Info: 2: + IC(0.932 ns) + CELL(0.053 ns) = 1.862 ns; Loc. = LCCOMB_X11_Y2_N4; Fanout = 5; COMB Node = 'inst13'
        Info: 3: + IC(0.336 ns) + CELL(0.503 ns) = 2.701 ns; Loc. = LCFF_X10_Y2_N7; Fanout = 3; REG Node = 'lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[3]'
        Info: Total cell delay = 1.433 ns ( 53.05 % )
        Info: Total interconnect delay = 1.268 ns ( 46.95 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 176 megabytes
    Info: Processing ended: Sat Mar 16 14:52:34 2024
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


