-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2013.4
-- Copyright (C) 2013 Xilinx Inc. All rights reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity store_output_points_buffer is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    offset : IN STD_LOGIC_VECTOR (31 downto 0);
    address : IN STD_LOGIC_VECTOR (31 downto 0);
    bus_r_req_din : OUT STD_LOGIC;
    bus_r_req_full_n : IN STD_LOGIC;
    bus_r_req_write : OUT STD_LOGIC;
    bus_r_rsp_empty_n : IN STD_LOGIC;
    bus_r_rsp_read : OUT STD_LOGIC;
    bus_r_address : OUT STD_LOGIC_VECTOR (31 downto 0);
    bus_r_datain : IN STD_LOGIC_VECTOR (31 downto 0);
    bus_r_dataout : OUT STD_LOGIC_VECTOR (31 downto 0);
    bus_r_size : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of store_output_points_buffer is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_st1_fsm_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_ST_st2_fsm_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_ST_st3_fsm_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_ST_st4_fsm_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_ST_pp1_stg0_fsm_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_ST_st8_fsm_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv7_2 : STD_LOGIC_VECTOR (6 downto 0) := "0000010";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv6_30 : STD_LOGIC_VECTOR (5 downto 0) := "110000";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (2 downto 0) := "000";
    signal indvar_reg_154 : STD_LOGIC_VECTOR (5 downto 0);
    signal exitcond1_fu_166_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond1_reg_303 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_1_fu_172_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal i_1_reg_307 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_4_fu_198_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_4_reg_312 : STD_LOGIC_VECTOR (6 downto 0);
    signal bus_addr_reg_317 : STD_LOGIC_VECTOR (31 downto 0);
    signal exitcond2_fu_266_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond2_reg_322 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppiten_pp1_it0 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp1_it1 : STD_LOGIC := '0';
    signal ap_reg_ppstg_exitcond2_reg_322_pp1_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_bdd_71 : BOOLEAN;
    signal ap_reg_ppiten_pp1_it2 : STD_LOGIC := '0';
    signal indvar_next_fu_272_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal isIter0_fu_283_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal isIter0_reg_336 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_isIter0_reg_336_pp1_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal int_buffer_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal int_buffer_load_reg_340 : STD_LOGIC_VECTOR (0 downto 0);
    signal int_buffer_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal int_buffer_ce0 : STD_LOGIC;
    signal int_buffer_we0 : STD_LOGIC;
    signal int_buffer_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal int_buffer_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal int_buffer_ce1 : STD_LOGIC;
    signal int_buffer_we1 : STD_LOGIC;
    signal int_buffer_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_reg_143 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_6_fu_208_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_6_1_fu_223_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_6_2_fu_237_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_3_fu_278_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1_cast_fu_256_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_5_fu_182_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_shl_fu_186_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_shl_cast_fu_194_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal i_cast2_fu_178_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_6_fu_208_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_4_fu_198_p2_temp: signed (7-1 downto 0);
    signal tmp_5_1_fu_213_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_6_1_fu_223_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_5_1_fu_213_p2_temp: signed (7-1 downto 0);
    signal tmp_5_2_fu_228_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_6_2_fu_237_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_5_2_fu_228_p2_temp: signed (7-1 downto 0);
    signal tmp_fu_242_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_fu_246_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (2 downto 0);

    component store_output_points_buffer_int_buffer IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (0 downto 0);
        address1 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (0 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;



begin
    int_buffer_U : component store_output_points_buffer_int_buffer
    generic map (
        DataWidth => 1,
        AddressRange => 48,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => int_buffer_address0,
        ce0 => int_buffer_ce0,
        we0 => int_buffer_we0,
        d0 => int_buffer_d0,
        address1 => int_buffer_address1,
        ce1 => int_buffer_ce1,
        we1 => int_buffer_we1,
        d1 => int_buffer_d1,
        q1 => int_buffer_q1);





    -- the current state (ap_CS_fsm) of the state machine. --
    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_st1_fsm_0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp1_it0 assign process. --
    ap_reg_ppiten_pp1_it0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp1_it0 <= ap_const_logic_0;
            else
                if (((ap_ST_pp1_stg0_fsm_4 = ap_CS_fsm) and not((ap_sig_bdd_71 and (ap_const_logic_1 = ap_reg_ppiten_pp1_it2))) and not((ap_const_lv1_0 = exitcond2_fu_266_p2)))) then 
                    ap_reg_ppiten_pp1_it0 <= ap_const_logic_0;
                elsif ((ap_ST_st4_fsm_3 = ap_CS_fsm)) then 
                    ap_reg_ppiten_pp1_it0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp1_it1 assign process. --
    ap_reg_ppiten_pp1_it1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp1_it1 <= ap_const_logic_0;
            else
                if (((ap_ST_pp1_stg0_fsm_4 = ap_CS_fsm) and not((ap_sig_bdd_71 and (ap_const_logic_1 = ap_reg_ppiten_pp1_it2))) and (ap_const_lv1_0 = exitcond2_fu_266_p2))) then 
                    ap_reg_ppiten_pp1_it1 <= ap_const_logic_1;
                elsif (((ap_ST_st4_fsm_3 = ap_CS_fsm) or ((ap_ST_pp1_stg0_fsm_4 = ap_CS_fsm) and not((ap_sig_bdd_71 and (ap_const_logic_1 = ap_reg_ppiten_pp1_it2))) and not((ap_const_lv1_0 = exitcond2_fu_266_p2))))) then 
                    ap_reg_ppiten_pp1_it1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp1_it2 assign process. --
    ap_reg_ppiten_pp1_it2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp1_it2 <= ap_const_logic_0;
            else
                if (((ap_ST_pp1_stg0_fsm_4 = ap_CS_fsm) and not((ap_sig_bdd_71 and (ap_const_logic_1 = ap_reg_ppiten_pp1_it2))))) then 
                    ap_reg_ppiten_pp1_it2 <= ap_reg_ppiten_pp1_it1;
                elsif ((ap_ST_st4_fsm_3 = ap_CS_fsm)) then 
                    ap_reg_ppiten_pp1_it2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- i_reg_143 assign process. --
    i_reg_143_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_st3_fsm_2 = ap_CS_fsm) and (exitcond1_reg_303 = ap_const_lv1_0))) then 
                i_reg_143 <= i_1_reg_307;
            elsif (((ap_ST_st1_fsm_0 = ap_CS_fsm) and not((ap_start = ap_const_logic_0)))) then 
                i_reg_143 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    -- indvar_reg_154 assign process. --
    indvar_reg_154_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_ST_st4_fsm_3 = ap_CS_fsm)) then 
                indvar_reg_154 <= ap_const_lv6_0;
            elsif (((ap_ST_pp1_stg0_fsm_4 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and not((ap_sig_bdd_71 and (ap_const_logic_1 = ap_reg_ppiten_pp1_it2))) and (ap_const_lv1_0 = exitcond2_fu_266_p2))) then 
                indvar_reg_154 <= indvar_next_fu_272_p2;
            end if; 
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp1_stg0_fsm_4 = ap_CS_fsm) and not((ap_sig_bdd_71 and (ap_const_logic_1 = ap_reg_ppiten_pp1_it2))))) then
                ap_reg_ppstg_exitcond2_reg_322_pp1_it1 <= exitcond2_reg_322;
                ap_reg_ppstg_isIter0_reg_336_pp1_it1 <= isIter0_reg_336;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_ST_st4_fsm_3 = ap_CS_fsm)) then
                bus_addr_reg_317(0) <= tmp_1_cast_fu_256_p1(32 - 1 downto 0)(0);
    bus_addr_reg_317(1) <= tmp_1_cast_fu_256_p1(32 - 1 downto 0)(1);
    bus_addr_reg_317(2) <= tmp_1_cast_fu_256_p1(32 - 1 downto 0)(2);
    bus_addr_reg_317(3) <= tmp_1_cast_fu_256_p1(32 - 1 downto 0)(3);
    bus_addr_reg_317(4) <= tmp_1_cast_fu_256_p1(32 - 1 downto 0)(4);
    bus_addr_reg_317(5) <= tmp_1_cast_fu_256_p1(32 - 1 downto 0)(5);
    bus_addr_reg_317(6) <= tmp_1_cast_fu_256_p1(32 - 1 downto 0)(6);
    bus_addr_reg_317(7) <= tmp_1_cast_fu_256_p1(32 - 1 downto 0)(7);
    bus_addr_reg_317(8) <= tmp_1_cast_fu_256_p1(32 - 1 downto 0)(8);
    bus_addr_reg_317(9) <= tmp_1_cast_fu_256_p1(32 - 1 downto 0)(9);
    bus_addr_reg_317(10) <= tmp_1_cast_fu_256_p1(32 - 1 downto 0)(10);
    bus_addr_reg_317(11) <= tmp_1_cast_fu_256_p1(32 - 1 downto 0)(11);
    bus_addr_reg_317(12) <= tmp_1_cast_fu_256_p1(32 - 1 downto 0)(12);
    bus_addr_reg_317(13) <= tmp_1_cast_fu_256_p1(32 - 1 downto 0)(13);
    bus_addr_reg_317(14) <= tmp_1_cast_fu_256_p1(32 - 1 downto 0)(14);
    bus_addr_reg_317(15) <= tmp_1_cast_fu_256_p1(32 - 1 downto 0)(15);
    bus_addr_reg_317(16) <= tmp_1_cast_fu_256_p1(32 - 1 downto 0)(16);
    bus_addr_reg_317(17) <= tmp_1_cast_fu_256_p1(32 - 1 downto 0)(17);
    bus_addr_reg_317(18) <= tmp_1_cast_fu_256_p1(32 - 1 downto 0)(18);
    bus_addr_reg_317(19) <= tmp_1_cast_fu_256_p1(32 - 1 downto 0)(19);
    bus_addr_reg_317(20) <= tmp_1_cast_fu_256_p1(32 - 1 downto 0)(20);
    bus_addr_reg_317(21) <= tmp_1_cast_fu_256_p1(32 - 1 downto 0)(21);
    bus_addr_reg_317(22) <= tmp_1_cast_fu_256_p1(32 - 1 downto 0)(22);
    bus_addr_reg_317(23) <= tmp_1_cast_fu_256_p1(32 - 1 downto 0)(23);
    bus_addr_reg_317(24) <= tmp_1_cast_fu_256_p1(32 - 1 downto 0)(24);
    bus_addr_reg_317(25) <= tmp_1_cast_fu_256_p1(32 - 1 downto 0)(25);
    bus_addr_reg_317(26) <= tmp_1_cast_fu_256_p1(32 - 1 downto 0)(26);
    bus_addr_reg_317(27) <= tmp_1_cast_fu_256_p1(32 - 1 downto 0)(27);
    bus_addr_reg_317(28) <= tmp_1_cast_fu_256_p1(32 - 1 downto 0)(28);
    bus_addr_reg_317(29) <= tmp_1_cast_fu_256_p1(32 - 1 downto 0)(29);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_ST_st2_fsm_1 = ap_CS_fsm)) then
                exitcond1_reg_303 <= exitcond1_fu_166_p2;
                i_1_reg_307 <= i_1_fu_172_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp1_stg0_fsm_4 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and not((ap_sig_bdd_71 and (ap_const_logic_1 = ap_reg_ppiten_pp1_it2))))) then
                exitcond2_reg_322 <= exitcond2_fu_266_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp1_stg0_fsm_4 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it1) and not((ap_sig_bdd_71 and (ap_const_logic_1 = ap_reg_ppiten_pp1_it2))) and (ap_const_lv1_0 = exitcond2_reg_322))) then
                int_buffer_load_reg_340 <= int_buffer_q1;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp1_stg0_fsm_4 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and not((ap_sig_bdd_71 and (ap_const_logic_1 = ap_reg_ppiten_pp1_it2))) and (ap_const_lv1_0 = exitcond2_fu_266_p2))) then
                isIter0_reg_336 <= isIter0_fu_283_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_st2_fsm_1 = ap_CS_fsm) and (exitcond1_fu_166_p2 = ap_const_lv1_0))) then
                tmp_4_reg_312 <= tmp_4_fu_198_p2;
            end if;
        end if;
    end process;
    bus_addr_reg_317(31 downto 30) <= "00";

    -- the next state (ap_NS_fsm) of the state machine. --
    ap_NS_fsm_assign_proc : process (ap_start , ap_CS_fsm , exitcond1_fu_166_p2 , exitcond2_fu_266_p2 , ap_reg_ppiten_pp1_it0 , ap_reg_ppiten_pp1_it1 , ap_sig_bdd_71 , ap_reg_ppiten_pp1_it2)
    begin
        case ap_CS_fsm is
            when ap_ST_st1_fsm_0 => 
                if (not((ap_start = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                else
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                end if;
            when ap_ST_st2_fsm_1 => 
                if ((exitcond1_fu_166_p2 = ap_const_lv1_0)) then
                    ap_NS_fsm <= ap_ST_st3_fsm_2;
                else
                    ap_NS_fsm <= ap_ST_st4_fsm_3;
                end if;
            when ap_ST_st3_fsm_2 => 
                ap_NS_fsm <= ap_ST_st2_fsm_1;
            when ap_ST_st4_fsm_3 => 
                ap_NS_fsm <= ap_ST_pp1_stg0_fsm_4;
            when ap_ST_pp1_stg0_fsm_4 => 
                if ((not(((ap_ST_pp1_stg0_fsm_4 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it2) and not((ap_sig_bdd_71 and (ap_const_logic_1 = ap_reg_ppiten_pp1_it2))) and not((ap_const_logic_1 = ap_reg_ppiten_pp1_it1)))) and not(((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and not((ap_sig_bdd_71 and (ap_const_logic_1 = ap_reg_ppiten_pp1_it2))) and not((ap_const_lv1_0 = exitcond2_fu_266_p2)) and not((ap_const_logic_1 = ap_reg_ppiten_pp1_it1)))))) then
                    ap_NS_fsm <= ap_ST_pp1_stg0_fsm_4;
                elsif ((((ap_ST_pp1_stg0_fsm_4 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it2) and not((ap_sig_bdd_71 and (ap_const_logic_1 = ap_reg_ppiten_pp1_it2))) and not((ap_const_logic_1 = ap_reg_ppiten_pp1_it1))) or ((ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and not((ap_sig_bdd_71 and (ap_const_logic_1 = ap_reg_ppiten_pp1_it2))) and not((ap_const_lv1_0 = exitcond2_fu_266_p2)) and not((ap_const_logic_1 = ap_reg_ppiten_pp1_it1))))) then
                    ap_NS_fsm <= ap_ST_st8_fsm_5;
                else
                    ap_NS_fsm <= ap_ST_pp1_stg0_fsm_4;
                end if;
            when ap_ST_st8_fsm_5 => 
                ap_NS_fsm <= ap_ST_st1_fsm_0;
            when others =>  
                ap_NS_fsm <= "XXX";
        end case;
    end process;

    -- ap_done assign process. --
    ap_done_assign_proc : process(ap_start, ap_CS_fsm)
    begin
        if (((not((ap_const_logic_1 = ap_start)) and (ap_ST_st1_fsm_0 = ap_CS_fsm)) or (ap_ST_st8_fsm_5 = ap_CS_fsm))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_idle assign process. --
    ap_idle_assign_proc : process(ap_start, ap_CS_fsm)
    begin
        if ((not((ap_const_logic_1 = ap_start)) and (ap_ST_st1_fsm_0 = ap_CS_fsm))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_ready assign process. --
    ap_ready_assign_proc : process(ap_CS_fsm)
    begin
        if ((ap_ST_st8_fsm_5 = ap_CS_fsm)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_bdd_71 assign process. --
    ap_sig_bdd_71_assign_proc : process(bus_r_req_full_n, ap_reg_ppstg_exitcond2_reg_322_pp1_it1)
    begin
                ap_sig_bdd_71 <= ((bus_r_req_full_n = ap_const_logic_0) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond2_reg_322_pp1_it1));
    end process;

    bus_r_address <= bus_addr_reg_317;
    bus_r_dataout <= std_logic_vector(resize(unsigned(int_buffer_load_reg_340),32));

    -- bus_r_req_din assign process. --
    bus_r_req_din_assign_proc : process(ap_CS_fsm, ap_reg_ppstg_exitcond2_reg_322_pp1_it1, ap_sig_bdd_71, ap_reg_ppiten_pp1_it2, ap_reg_ppstg_isIter0_reg_336_pp1_it1)
    begin
        if ((((ap_ST_pp1_stg0_fsm_4 = ap_CS_fsm) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond2_reg_322_pp1_it1) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it2) and not((ap_sig_bdd_71 and (ap_const_logic_1 = ap_reg_ppiten_pp1_it2))) and not((ap_const_lv1_0 = ap_reg_ppstg_isIter0_reg_336_pp1_it1))) or ((ap_ST_pp1_stg0_fsm_4 = ap_CS_fsm) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond2_reg_322_pp1_it1) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it2) and not((ap_sig_bdd_71 and (ap_const_logic_1 = ap_reg_ppiten_pp1_it2)))))) then 
            bus_r_req_din <= ap_const_logic_1;
        else 
            bus_r_req_din <= ap_const_logic_0;
        end if; 
    end process;


    -- bus_r_req_write assign process. --
    bus_r_req_write_assign_proc : process(ap_CS_fsm, ap_reg_ppstg_exitcond2_reg_322_pp1_it1, ap_sig_bdd_71, ap_reg_ppiten_pp1_it2, ap_reg_ppstg_isIter0_reg_336_pp1_it1)
    begin
        if ((((ap_ST_pp1_stg0_fsm_4 = ap_CS_fsm) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond2_reg_322_pp1_it1) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it2) and not((ap_sig_bdd_71 and (ap_const_logic_1 = ap_reg_ppiten_pp1_it2))) and not((ap_const_lv1_0 = ap_reg_ppstg_isIter0_reg_336_pp1_it1))) or ((ap_ST_pp1_stg0_fsm_4 = ap_CS_fsm) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond2_reg_322_pp1_it1) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it2) and not((ap_sig_bdd_71 and (ap_const_logic_1 = ap_reg_ppiten_pp1_it2)))))) then 
            bus_r_req_write <= ap_const_logic_1;
        else 
            bus_r_req_write <= ap_const_logic_0;
        end if; 
    end process;

    bus_r_rsp_read <= ap_const_logic_0;
    bus_r_size <= ap_const_lv32_30;
    exitcond1_fu_166_p2 <= "1" when (i_reg_143 = ap_const_lv5_10) else "0";
    exitcond2_fu_266_p2 <= "1" when (indvar_reg_154 = ap_const_lv6_30) else "0";
    i_1_fu_172_p2 <= std_logic_vector(unsigned(i_reg_143) + unsigned(ap_const_lv5_1));
    i_cast2_fu_178_p1 <= std_logic_vector(resize(unsigned(i_reg_143),7));
    indvar_next_fu_272_p2 <= std_logic_vector(unsigned(indvar_reg_154) + unsigned(ap_const_lv6_1));

    -- int_buffer_address0 assign process. --
    int_buffer_address0_assign_proc : process(ap_CS_fsm, tmp_6_fu_208_p1, tmp_6_2_fu_237_p1)
    begin
        if ((ap_ST_st3_fsm_2 = ap_CS_fsm)) then 
            int_buffer_address0 <= tmp_6_2_fu_237_p1(6 - 1 downto 0);
        elsif ((ap_ST_st2_fsm_1 = ap_CS_fsm)) then 
            int_buffer_address0 <= tmp_6_fu_208_p1(6 - 1 downto 0);
        else 
            int_buffer_address0 <= "XXXXXX";
        end if; 
    end process;


    -- int_buffer_address1 assign process. --
    int_buffer_address1_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp1_it0, tmp_6_1_fu_223_p1, tmp_3_fu_278_p1)
    begin
        if ((ap_ST_st2_fsm_1 = ap_CS_fsm)) then 
            int_buffer_address1 <= tmp_6_1_fu_223_p1(6 - 1 downto 0);
        elsif (((ap_ST_pp1_stg0_fsm_4 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it0))) then 
            int_buffer_address1 <= tmp_3_fu_278_p1(6 - 1 downto 0);
        else 
            int_buffer_address1 <= "XXXXXX";
        end if; 
    end process;


    -- int_buffer_ce0 assign process. --
    int_buffer_ce0_assign_proc : process(ap_CS_fsm)
    begin
        if (((ap_ST_st2_fsm_1 = ap_CS_fsm) or (ap_ST_st3_fsm_2 = ap_CS_fsm))) then 
            int_buffer_ce0 <= ap_const_logic_1;
        else 
            int_buffer_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- int_buffer_ce1 assign process. --
    int_buffer_ce1_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp1_it0, ap_sig_bdd_71, ap_reg_ppiten_pp1_it2)
    begin
        if (((ap_ST_st2_fsm_1 = ap_CS_fsm) or ((ap_ST_pp1_stg0_fsm_4 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp1_it0) and not((ap_sig_bdd_71 and (ap_const_logic_1 = ap_reg_ppiten_pp1_it2)))))) then 
            int_buffer_ce1 <= ap_const_logic_1;
        else 
            int_buffer_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    int_buffer_d0 <= ap_const_lv1_0;
    int_buffer_d1 <= ap_const_lv1_0;

    -- int_buffer_we0 assign process. --
    int_buffer_we0_assign_proc : process(ap_CS_fsm, exitcond1_fu_166_p2, exitcond1_reg_303)
    begin
        if ((((ap_ST_st2_fsm_1 = ap_CS_fsm) and (exitcond1_fu_166_p2 = ap_const_lv1_0)) or ((ap_ST_st3_fsm_2 = ap_CS_fsm) and (exitcond1_reg_303 = ap_const_lv1_0)))) then 
            int_buffer_we0 <= ap_const_logic_1;
        else 
            int_buffer_we0 <= ap_const_logic_0;
        end if; 
    end process;


    -- int_buffer_we1 assign process. --
    int_buffer_we1_assign_proc : process(ap_CS_fsm, exitcond1_fu_166_p2)
    begin
        if ((((ap_ST_st2_fsm_1 = ap_CS_fsm) and (exitcond1_fu_166_p2 = ap_const_lv1_0)))) then 
            int_buffer_we1 <= ap_const_logic_1;
        else 
            int_buffer_we1 <= ap_const_logic_0;
        end if; 
    end process;

    isIter0_fu_283_p2 <= "1" when (indvar_reg_154 = ap_const_lv6_0) else "0";
    p_shl_cast_fu_194_p1 <= std_logic_vector(resize(unsigned(p_shl_fu_186_p3),7));
    p_shl_fu_186_p3 <= (tmp_5_fu_182_p1 & ap_const_lv2_0);
    tmp_1_cast_fu_256_p1 <= std_logic_vector(resize(unsigned(tmp_1_fu_246_p4),64));
    tmp_1_fu_246_p4 <= tmp_fu_242_p2(31 downto 2);
    tmp_3_fu_278_p1 <= std_logic_vector(resize(unsigned(indvar_reg_154),64));
    tmp_4_fu_198_p2 <= std_logic_vector(unsigned(p_shl_cast_fu_194_p1) - unsigned(i_cast2_fu_178_p1));
    tmp_5_1_fu_213_p2 <= std_logic_vector(unsigned(tmp_4_fu_198_p2) + unsigned(ap_const_lv7_1));
    tmp_5_2_fu_228_p2 <= std_logic_vector(unsigned(tmp_4_reg_312) + unsigned(ap_const_lv7_2));
    tmp_5_fu_182_p1 <= i_reg_143(4 - 1 downto 0);
    
    tmp_5_1_fu_213_p2_temp <= signed(tmp_5_1_fu_213_p2);
    tmp_6_1_fu_223_p0 <= std_logic_vector(resize(tmp_5_1_fu_213_p2_temp,32));

    tmp_6_1_fu_223_p1 <= std_logic_vector(resize(unsigned(tmp_6_1_fu_223_p0),64));
    
    tmp_5_2_fu_228_p2_temp <= signed(tmp_5_2_fu_228_p2);
    tmp_6_2_fu_237_p0 <= std_logic_vector(resize(tmp_5_2_fu_228_p2_temp,32));

    tmp_6_2_fu_237_p1 <= std_logic_vector(resize(unsigned(tmp_6_2_fu_237_p0),64));
    
    tmp_4_fu_198_p2_temp <= signed(tmp_4_fu_198_p2);
    tmp_6_fu_208_p0 <= std_logic_vector(resize(tmp_4_fu_198_p2_temp,32));

    tmp_6_fu_208_p1 <= std_logic_vector(resize(unsigned(tmp_6_fu_208_p0),64));
    tmp_fu_242_p2 <= std_logic_vector(unsigned(address) + unsigned(offset));
end behav;
