
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.114571                       # Number of seconds simulated
sim_ticks                                1114571034000                       # Number of ticks simulated
final_tick                               1114571034000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 736328                       # Simulator instruction rate (inst/s)
host_op_rate                                  1194052                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1628065884                       # Simulator tick rate (ticks/s)
host_mem_usage                                 663960                       # Number of bytes of host memory used
host_seconds                                   684.60                       # Real time elapsed on the host
sim_insts                                   504088746                       # Number of instructions simulated
sim_ops                                     817446077                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1114571034000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        19011648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           19034176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     17573248                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17573248                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              352                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           297057                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              297409                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        274582                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             274582                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              20212                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           17057368                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              17077580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         20212                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            20212                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        15766826                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             15766826                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        15766826                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             20212                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          17057368                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             32844406                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 1114571034000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1114571034000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   238245979                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    64374646                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          5921                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           999                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1114571034000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1114571034000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   677335172                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            36                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1114571034000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       2229142068                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   504088746                       # Number of instructions committed
system.cpu.committedOps                     817446077                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             812629958                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1943                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     9452832                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     46565888                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    812629958                       # number of integer instructions
system.cpu.num_fp_insts                          1943                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          1822855523                       # number of times the integer registers were read
system.cpu.num_int_register_writes          705741290                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3767                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1480                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            297557761                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           279904568                       # number of times the CC registers were written
system.cpu.num_mem_refs                     302620620                       # number of memory refs
system.cpu.num_load_insts                   238245974                       # Number of load instructions
system.cpu.num_store_insts                   64374646                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 2229142068                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          60772144                       # Number of branches fetched
system.cpu.op_class::No_OpClass               1362109      0.17%      0.17% # Class of executed instruction
system.cpu.op_class::IntAlu                 505014338     61.78%     61.95% # Class of executed instruction
system.cpu.op_class::IntMult                        4      0.00%     61.95% # Class of executed instruction
system.cpu.op_class::IntDiv                   8448046      1.03%     62.98% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::MemRead                238245918     29.15%     92.12% # Class of executed instruction
system.cpu.op_class::MemWrite                64374231      7.88%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  56      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                415      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  817446077                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1114571034000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.824258                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           302620625                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            682544                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            443.371599                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            765000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.824258                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999657                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999657                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           55                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          421                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         605923794                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        605923794                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1114571034000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    237629931                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       237629931                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     64104989                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       64104989                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     301734920                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        301734920                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    301734920                       # number of overall hits
system.cpu.dcache.overall_hits::total       301734920                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       616048                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        616048                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       269657                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       269657                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       885705                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         885705                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       885705                       # number of overall misses
system.cpu.dcache.overall_misses::total        885705                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 112836332000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 112836332000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  22600053500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  22600053500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 135436385500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 135436385500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 135436385500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 135436385500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    238245979                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    238245979                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     64374646                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     64374646                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    302620625                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    302620625                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    302620625                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    302620625                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002586                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002586                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.004189                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004189                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.002927                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002927                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.002927                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002927                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 183161.591305                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 183161.591305                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 83810.372065                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 83810.372065                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 152913.651272                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 152913.651272                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 152913.651272                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 152913.651272                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       657552                       # number of writebacks
system.cpu.dcache.writebacks::total            657552                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       616048                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       616048                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       269657                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       269657                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       885705                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       885705                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       885705                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       885705                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 112220284000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 112220284000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  22330396500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  22330396500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 134550680500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 134550680500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 134550680500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 134550680500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.002586                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002586                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.004189                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004189                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.002927                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002927                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.002927                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002927                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 182161.591305                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 182161.591305                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 82810.372065                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82810.372065                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 151913.651272                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 151913.651272                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 151913.651272                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 151913.651272                       # average overall mshr miss latency
system.cpu.dcache.replacements                 682032                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1114571034000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1114571034000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1114571034000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           278.479494                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           677335172                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               352                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1924247.647727                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            445000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   278.479494                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.543905                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.543905                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          307                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          269                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.599609                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1354670696                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1354670696                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1114571034000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    677334820                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       677334820                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     677334820                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        677334820                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    677334820                       # number of overall hits
system.cpu.icache.overall_hits::total       677334820                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          352                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           352                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          352                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            352                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          352                       # number of overall misses
system.cpu.icache.overall_misses::total           352                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     64913000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     64913000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     64913000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     64913000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     64913000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     64913000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    677335172                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    677335172                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    677335172                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    677335172                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    677335172                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    677335172                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 184411.931818                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 184411.931818                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 184411.931818                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 184411.931818                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 184411.931818                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 184411.931818                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           45                       # number of writebacks
system.cpu.icache.writebacks::total                45                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          352                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          352                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          352                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          352                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          352                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          352                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     64561000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     64561000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     64561000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     64561000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     64561000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     64561000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 183411.931818                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 183411.931818                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 183411.931818                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 183411.931818                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 183411.931818                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 183411.931818                       # average overall mshr miss latency
system.cpu.icache.replacements                     45                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1114571034000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1114571034000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1114571034000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2045.611300                       # Cycle average of tags in use
system.l2.tags.total_refs                     1568134                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    518825                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.022472                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    434500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.927604                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.921355                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2043.762341                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000453                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000450                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.997931                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998834                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          450                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1522                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13063897                       # Number of tag accesses
system.l2.tags.data_accesses                 13063897                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1114571034000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       657552                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           657552                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           45                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               45                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data            203161                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total               203161                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data               3063                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3063                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data         161109                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            161109                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data                164172                       # number of demand (read+write) hits
system.l2.demand_hits::total                   164172                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data               164172                       # number of overall hits
system.l2.overall_hits::total                  164172                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data            63433                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               63433                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           352                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              352                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       454939                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          454939                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 352                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              518372                       # number of demand (read+write) misses
system.l2.demand_misses::total                 518724                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                352                       # number of overall misses
system.l2.overall_misses::cpu.data             518372                       # number of overall misses
system.l2.overall_misses::total                518724                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  19760558500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   19760558500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     64031500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     64031500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 109604567000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 109604567000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      64031500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  129365125500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     129429157000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     64031500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 129365125500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    129429157000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       657552                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       657552                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           45                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           45                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data        203161                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           203161                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          66496                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             66496                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          352                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            352                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       616048                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        616048                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               352                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            682544                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               682896                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              352                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           682544                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              682896                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.953937                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.953937                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.738480                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.738480                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.759470                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.759594                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.759470                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.759594                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 311518.586540                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 311518.586540                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 181907.670455                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 181907.670455                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 240921.457602                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 240921.457602                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 181907.670455                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 249560.403533                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 249514.495184                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 181907.670455                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 249560.403533                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 249514.495184                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               509105                       # number of writebacks
system.l2.writebacks::total                    509105                       # number of writebacks
system.l2.ReadExReq_mshr_misses::cpu.data        63433                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          63433                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          352                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          352                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       454939                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       454939                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            352                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         518372                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            518724                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           352                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        518372                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           518724                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  19126228500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  19126228500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     60511500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     60511500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 105055177000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 105055177000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     60511500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 124181405500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 124241917000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     60511500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 124181405500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 124241917000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.953937                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.953937                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.738480                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.738480                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.759470                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.759594                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.759470                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.759594                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 301518.586540                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 301518.586540                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 171907.670455                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 171907.670455                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 230921.457602                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 230921.457602                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 171907.670455                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 239560.403533                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 239514.495184                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 171907.670455                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 239560.403533                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 239514.495184                       # average overall mshr miss latency
system.l2.replacements                         516777                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 1114571034000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                 16152.507914                       # Cycle average of tags in use
system.l3.tags.total_refs                     1034814                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    331991                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      3.116994                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks      344.772478                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst          6.543027                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data      15801.192409                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.021043                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.000399                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.964428                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.985871                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        16319                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                   2402253                       # Number of tag accesses
system.l3.tags.data_accesses                  2402253                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 1114571034000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks       509105                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           509105                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                667                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                   667                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data         220648                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total            220648                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data                221315                       # number of demand (read+write) hits
system.l3.demand_hits::total                   221315                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data               221315                       # number of overall hits
system.l3.overall_hits::total                  221315                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data            62766                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               62766                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          352                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data       234291                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total          234643                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 352                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data              297057                       # number of demand (read+write) misses
system.l3.demand_misses::total                 297409                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                352                       # number of overall misses
system.l3.overall_misses::cpu.data             297057                       # number of overall misses
system.l3.overall_misses::total                297409                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data  18417460000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   18417460000                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     56639500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data  96410156000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total  96466795500                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      56639500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data  114827616000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     114884255500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     56639500                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data 114827616000                       # number of overall miss cycles
system.l3.overall_miss_latency::total    114884255500                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks       509105                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       509105                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          63433                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             63433                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          352                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data       454939                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total        455291                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               352                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data            518372                       # number of demand (read+write) accesses
system.l3.demand_accesses::total               518724                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              352                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data           518372                       # number of overall (read+write) accesses
system.l3.overall_accesses::total              518724                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.989485                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.989485                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.514994                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.515369                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.573058                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.573347                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.573058                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.573347                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 293430.519708                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 293430.519708                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 160907.670455                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 411497.479630                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 411121.557004                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 160907.670455                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 386550.783183                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 386283.722080                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 160907.670455                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 386550.783183                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 386283.722080                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks               274582                       # number of writebacks
system.l3.writebacks::total                    274582                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks          317                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total           317                       # number of CleanEvict MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data        62766                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          62766                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          352                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data       234291                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total       234643                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            352                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data         297057                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            297409                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           352                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data        297057                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           297409                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data  17413204000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  17413204000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     51007500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data  92661500000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total  92712507500                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     51007500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data 110074704000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 110125711500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     51007500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data 110074704000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 110125711500                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.989485                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.989485                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.514994                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.515369                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.573058                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.573347                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.573058                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.573347                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 277430.519708                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 277430.519708                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 144907.670455                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 395497.479630                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 395121.557004                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 144907.670455                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 370550.783183                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 370283.722080                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 144907.670455                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 370550.783183                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 370283.722080                       # average overall mshr miss latency
system.l3.replacements                         315607                       # number of replacements
system.membus.snoop_filter.tot_requests        593104                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       295695                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1114571034000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             234643                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       274582                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6160                       # Transaction distribution
system.membus.trans_dist::ReadExReq             62766                       # Transaction distribution
system.membus.trans_dist::ReadExResp            62766                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        234643                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port       875560                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total       875560                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 875560                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     36607424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     36607424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                36607424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            297409                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  297409    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              297409                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1691435000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1487048000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      1568134                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       885238                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          11108                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        11108                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1114571034000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            616400                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1441239                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           45                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           73177                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          203161                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         203161                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            66496                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           66496                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           352                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       616048                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          749                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2453442                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2454191                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        25408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     85766144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               85791552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          832384                       # Total snoops (count)
system.tol2bus.snoopTraffic                  50155968                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1718441                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006464                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.080139                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1707333     99.35%     99.35% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  11108      0.65%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1718441                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1441664000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            528000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1125396500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 1114571034000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp            455291                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       783687                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict           48327                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            63433                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           63433                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq       455291                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      1553855                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side     65781056                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                          315607                       # Total snoops (count)
system.tol3bus.snoopTraffic                  17573248                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          1350738                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.233655                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.423156                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                1035131     76.63%     76.63% # Request fanout histogram
system.tol3bus.snoop_fanout::1                 315607     23.37%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            1350738                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         1026670500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy         778086000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
