<div id="pf4e" class="pf w0 h0" data-page-no="4e"><div class="pc pc4e w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg4e.png"/><div class="c x2b y3a6 w16 h20"><div class="t m2 x77 h1a y5c2 ff2 fsb fc0 sc0 ls0 ws0">Signal multiplexing</div><div class="t m0 x18 h1a y5c3 ff2 fsb fc0 sc0 ls0 ws0">Module signals</div><div class="t m0 x8 h1a y37c ff2 fsb fc0 sc0 ls0">Register</div><div class="t m0 x8 h1a y37d ff2 fsb fc0 sc0 ls0">access</div><div class="t m0 xac h19 y5c4 ff2 fsa fc0 sc0 ls0 ws0">16-bit SAR ADC </div><div class="t m0 xd3 h1a y37e ff2 fsb fc0 sc0 ls0 ws0">Peripheral bus</div><div class="t m0 xd4 h1a y37f ff2 fsb fc0 sc0 ls0 ws0">controller 0</div><div class="t m0 x35 h1a y5c5 ff2 fsb fc0 sc0 ls0 ws0">Other peripherals</div></div><div class="t m0 xb4 h9 y3b4 ff1 fs2 fc0 sc0 ls0 ws0">Figure 3-21. 16-bit SAR ADC configuration</div><div class="t m0 x8 h9 y3b5 ff1 fs2 fc0 sc0 ls0 ws0">Table 3-31.<span class="_ _1a"> </span>Reference links to related information</div><div class="t m0 x37 h10 y3b6 ff1 fs4 fc0 sc0 ls0 ws0">Topic<span class="_ _69"> </span>Related module<span class="_ _6a"> </span>Reference</div><div class="t m0 x50 h7 y3b7 ff2 fs4 fc0 sc0 ls0 ws0">Full description<span class="_ _5e"> </span>16-bit SAR ADC<span class="_ _b7"> </span><span class="fc1">16-bit SAR ADC</span></div><div class="t m0 x4b h7 y3b8 ff2 fs4 fc0 sc0 ls0 ws0">System memory map<span class="_ _12"> </span><span class="fc1">System memory map</span></div><div class="t m0 x94 h7 y3b9 ff2 fs4 fc0 sc0 ls0 ws1a8">Clocking <span class="fc1 ws0">Clock distribution</span></div><div class="t m0 x88 h7 y3ba ff2 fs4 fc0 sc0 ls0 ws0">Power management<span class="_ _6b"> </span><span class="fc1">Power management</span></div><div class="t m0 x33 h7 y5c6 ff2 fs4 fc0 sc0 ls0 ws0">Signal multiplexing<span class="_ _50"> </span>Port control<span class="_ _c4"> </span><span class="fc1">Signal multiplexing</span></div><div class="t m0 x9 h1b y5c7 ff1 fsc fc0 sc0 ls0 ws0">3.7.1.1<span class="_ _b"> </span>ADC Instantiation Information</div><div class="t m0 x9 hf y5c8 ff3 fs5 fc0 sc0 ls0 ws0">This device contains one 16 -bit successive approximation ADC with up to 16-channel.</div><div class="t m0 x9 hf y5c9 ff3 fs5 fc0 sc0 ls0 ws0">The ADC supports both software and hardware triggers. The hardware trigger sources are</div><div class="t m0 x9 hf y5ca ff3 fs5 fc0 sc0 ls0 ws0">listed in the <span class="fc1">Module-to-Module section</span>.</div><div class="t m0 x9 hf y5cb ff3 fs5 fc0 sc0 ls0 ws0">The number of ADC channels present on the device is determined by the pinout of the</div><div class="t m0 x9 hf y5cc ff3 fs5 fc0 sc0 ls0 ws0">specific device package and is shown in the following table.</div><div class="t m0 x51 h9 y5cd ff1 fs2 fc0 sc0 ls0 ws0">Table 3-32.<span class="_ _1a"> </span>Number of KL25 ADC channels</div><div class="t m0 x3b h10 y5ce ff1 fs4 fc0 sc0 ls0 ws0">Device<span class="_ _ef"> </span>Number of ADC channels</div><div class="t m0 xd0 h7 y5cf ff2 fs4 fc0 sc0 ls0 ws1d3">MKL25Z32VFM4 7</div><div class="t m0 xd0 h7 y5d0 ff2 fs4 fc0 sc0 ls0 ws1d3">MKL25Z64VFM4 7</div><div class="t m0 xd1 h7 y5d1 ff2 fs4 fc0 sc0 ls0 ws1db">MKL25Z128VFM4 7</div><div class="t m0 xd0 h7 y5d2 ff2 fs4 fc0 sc0 ls0 ws1dc">MKL25Z32VFT4 13</div><div class="t m0 xd0 h7 y5d3 ff2 fs4 fc0 sc0 ls0 ws1dc">MKL25Z64VFT4 13</div><div class="t m0 xd1 h7 y5d4 ff2 fs4 fc0 sc0 ls0 ws1d6">MKL25Z128VFT4 13</div><div class="t m0 xd0 h7 y5d5 ff2 fs4 fc0 sc0 ls0 ws1dd">MKL25Z32VLH4 14</div><div class="t m0 xd0 h7 y5d6 ff2 fs4 fc0 sc0 ls0 ws1dd">MKL25Z64VLH4 14</div><div class="t m0 xd1 h7 y5d7 ff2 fs4 fc0 sc0 ls0 ws1d8">MKL25Z128VLH4 14</div><div class="t m0 xd0 h7 y5d8 ff2 fs4 fc0 sc0 ls0 ws1de">MKL25Z32VLK4 14</div><div class="t m0 x1b h7 y5d9 ff5 fs4 fc0 sc0 ls0 ws0">Table continues on the next page...</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0">Analog</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">78<span class="_ _9"> </span>Freescale Semiconductor, Inc.</div><a class="l" href="#pf1c9" data-dest-detail='[457,"XYZ",null,572.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:374.292000px;bottom:514.739000px;width:65.016000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf69" data-dest-detail='[105,"XYZ",null,457.2,null]'><div class="d m1" style="border-style:none;position:absolute;left:364.293000px;bottom:499.239000px;width:85.014000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf73" data-dest-detail='[115,"XYZ",null,572.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:372.542000px;bottom:483.739000px;width:68.517000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf89" data-dest-detail='[137,"XYZ",null,572.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:366.534000px;bottom:468.239000px;width:80.532000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf9f" data-dest-detail='[159,"XYZ",null,572.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:369.288000px;bottom:452.739000px;width:75.024000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf2d" data-dest-detail='[45,"XYZ",null,353.2,null]'><div class="d m1" style="border-style:none;position:absolute;left:122.838000px;bottom:314.439000px;width:150.486000px;height:14.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
