[default]
working_dir = ".."

[test."Input - Output"]
cmd = "./nanotekspice tests/TestBasicComponents/input_output.nts"
stdin = """
display
simulate
display
in=0
simulate
display
in=1
simulate
display
in=U
simulate
display
"""
stdout = """
> tick: 0
input(s):
  in: U
output(s):
  out: U
> > tick: 1
input(s):
  in: U
output(s):
  out: U
> > > tick: 2
input(s):
  in: 0
output(s):
  out: 0
> > > tick: 3
input(s):
  in: 1
output(s):
  out: 1
> > > tick: 4
input(s):
  in: U
output(s):
  out: U
> """
stderr = ""

[test.True]
cmd = "./nanotekspice tests/TestBasicComponents/true.nts"
stdin = "display\n"
stdout = """
> tick: 0
input(s):
output(s):
  out: 1
> """
stderr = ""

[test.False]
cmd = "./nanotekspice tests/TestBasicComponents/false.nts"
stdin = "display\n"
stdout = """
> tick: 0
input(s):
output(s):
  out: 0
> """
stderr = ""

[test.Clock]
cmd = "./nanotekspice tests/TestBasicComponents/clock.nts"
stdin = """
display
simulate
display
cl=0
display
simulate
display
simulate
display
simulate
simulate
simulate
display
"""
stdout = """
> tick: 0
input(s):
  cl: U
output(s):
  out: U
> > tick: 1
input(s):
  cl: U
output(s):
  out: U
> > tick: 1
input(s):
  cl: U
output(s):
  out: U
> > tick: 2
input(s):
  cl: 0
output(s):
  out: 0
> > tick: 3
input(s):
  cl: 1
output(s):
  out: 1
> > > > tick: 6
input(s):
  cl: 0
output(s):
  out: 0
> """
stderr = ""

[test.4001]
cmd = "./nanotekspice tests/TestBasicComponents/4001_nor.nts"
stdin = """
in_01=0
in_02=0
in_05=0
in_06=1
in_08=1
in_09=0
in_12=1
in_13=1
simulate
display
in_01=U
in_02=0
in_05=1
in_06=U
in_08=U
in_09=U
simulate
display
"""
stdout = """
> > > > > > > > > > tick: 1
input(s):
  in_01: 0
  in_02: 0
  in_05: 0
  in_06: 1
  in_08: 1
  in_09: 0
  in_12: 1
  in_13: 1
output(s):
  out_03: 1
  out_04: 0
  out_10: 0
  out_11: 0
> > > > > > > > tick: 2
input(s):
  in_01: U
  in_02: 0
  in_05: 1
  in_06: U
  in_08: U
  in_09: U
  in_12: 1
  in_13: 1
output(s):
  out_03: U
  out_04: 0
  out_10: U
  out_11: 0
> """
stderr = ""

[test.4011]
cmd = "./nanotekspice tests/TestBasicComponents/4011_nand.nts"
stdin = """
in_01=0
in_02=0
in_05=0
in_06=1
in_08=1
in_09=0
in_12=1
in_13=1
simulate
display
in_01=U
in_02=0
in_05=1
in_06=U
in_08=U
in_09=U
simulate
display
"""
stdout = """
> > > > > > > > > > tick: 1
input(s):
  in_01: 0
  in_02: 0
  in_05: 0
  in_06: 1
  in_08: 1
  in_09: 0
  in_12: 1
  in_13: 1
output(s):
  out_03: 1
  out_04: 1
  out_10: 1
  out_11: 0
> > > > > > > > tick: 2
input(s):
  in_01: U
  in_02: 0
  in_05: 1
  in_06: U
  in_08: U
  in_09: U
  in_12: 1
  in_13: 1
output(s):
  out_03: 1
  out_04: U
  out_10: U
  out_11: 0
> """
stderr = ""

[test.4030]
cmd = "./nanotekspice tests/TestBasicComponents/4030_xor.nts"
stdin = """
in_01=0
in_02=0
in_05=0
in_06=1
in_08=1
in_09=0
in_12=1
in_13=1
simulate
display
in_01=U
in_02=0
in_05=1
in_06=U
in_08=U
in_09=U
simulate
display
"""
stdout = """
> > > > > > > > > > tick: 1
input(s):
  in_01: 0
  in_02: 0
  in_05: 0
  in_06: 1
  in_08: 1
  in_09: 0
  in_12: 1
  in_13: 1
output(s):
  out_03: 0
  out_04: 1
  out_10: 1
  out_11: 0
> > > > > > > > tick: 2
input(s):
  in_01: U
  in_02: 0
  in_05: 1
  in_06: U
  in_08: U
  in_09: U
  in_12: 1
  in_13: 1
output(s):
  out_03: U
  out_04: U
  out_10: U
  out_11: 0
> """
stderr = ""

[test.4071]
cmd = "./nanotekspice tests/TestBasicComponents/4071_or.nts"
stdin = """
in_01=0
in_02=0
in_05=0
in_06=1
in_08=1
in_09=0
in_12=1
in_13=1
simulate
display
in_01=U
in_02=0
in_05=1
in_06=U
in_08=U
in_09=U
simulate
display
"""
stdout = """
> > > > > > > > > > tick: 1
input(s):
  in_01: 0
  in_02: 0
  in_05: 0
  in_06: 1
  in_08: 1
  in_09: 0
  in_12: 1
  in_13: 1
output(s):
  out_03: 0
  out_04: 1
  out_10: 1
  out_11: 1
> > > > > > > > tick: 2
input(s):
  in_01: U
  in_02: 0
  in_05: 1
  in_06: U
  in_08: U
  in_09: U
  in_12: 1
  in_13: 1
output(s):
  out_03: U
  out_04: 1
  out_10: U
  out_11: 1
> """
stderr = ""

[test.4081]
cmd = "./nanotekspice tests/TestBasicComponents/4081_and.nts"
stdin = """
in_01=0
in_02=0
in_05=0
in_06=1
in_08=1
in_09=0
in_12=1
in_13=1
simulate
display
in_01=U
in_02=0
in_05=1
in_06=U
in_08=U
in_09=U
simulate
display
"""
stdout = """
> > > > > > > > > > tick: 1
input(s):
  in_01: 0
  in_02: 0
  in_05: 0
  in_06: 1
  in_08: 1
  in_09: 0
  in_12: 1
  in_13: 1
output(s):
  out_03: 0
  out_04: 0
  out_10: 0
  out_11: 1
> > > > > > > > tick: 2
input(s):
  in_01: U
  in_02: 0
  in_05: 1
  in_06: U
  in_08: U
  in_09: U
  in_12: 1
  in_13: 1
output(s):
  out_03: 0
  out_04: U
  out_10: U
  out_11: 1
> """
stderr = ""

[test.4069]
cmd = "./nanotekspice tests/TestBasicComponents/4069_not.nts"
stdin = """
in_01=0
in_03=1
in_05=1
in_09=0
in_11=U
in_13=U
simulate
display
"""
stdout = """
> > > > > > > > tick: 1
input(s):
  in_01: 0
  in_03: 1
  in_05: 1
  in_09: 0
  in_11: U
  in_13: U
output(s):
  out_02: 1
  out_04: 0
  out_06: 0
  out_08: 1
  out_10: U
  out_12: U
> """
stderr = ""

[test.4008]
cmd = "./nanotekspice tests/TestBasicComponents/4008_adder.nts"
stdin = """
in_a1=1
in_a2=0
in_a3=0
in_a4=1
in_b1=1
in_b2=1
in_b3=0
in_b4=0
in_c=1
simulate
display
in_b4=1
simulate
display
"""
stdout = """
> > > > > > > > > > > tick: 1
input(s):
  in_a1: 1
  in_a2: 0
  in_a3: 0
  in_a4: 1
  in_b1: 1
  in_b2: 1
  in_b3: 0
  in_b4: 0
  in_c: 1
output(s):
  out_0: 1
  out_1: 0
  out_2: 1
  out_3: 1
  out_c: 0
> > > tick: 2
input(s):
  in_a1: 1
  in_a2: 0
  in_a3: 0
  in_a4: 1
  in_b1: 1
  in_b2: 1
  in_b3: 0
  in_b4: 1
  in_c: 1
output(s):
  out_0: 1
  out_1: 0
  out_2: 1
  out_3: 0
  out_c: 1
> """
stderr = ""

[test.4040]
cmd = "./nanotekspice tests/TestBasicComponents/4040_counter.nts"
stdin = """
cl_clock = 0
in_reset = 0
simulate
simulate
simulate
simulate
simulate
simulate
simulate
simulate
simulate
simulate
simulate
simulate
simulate
display
in_reset = 1
simulate
display
"""
stdout = """
> > > > > > > > > > > > > > > > tick: 13
input(s):
  cl_clock: 0
  in_reset: 0
output(s):
  out_00: 1
  out_01: 1
  out_02: 1
  out_03: 0
  out_04: 0
  out_05: 0
  out_06: 0
  out_07: 0
  out_08: 0
  out_09: 0
  out_10: 0
  out_11: 0
> > > tick: 14
input(s):
  cl_clock: 1
  in_reset: 1
output(s):
  out_00: 0
  out_01: 0
  out_02: 0
  out_03: 0
  out_04: 0
  out_05: 0
  out_06: 0
  out_07: 0
  out_08: 0
  out_09: 0
  out_10: 0
  out_11: 0
> """
stderr = ""