# Host
targets := test
objects := ocl_common xcl2
include_dirs := host kernel
bin_dir := .

LDFLAGS += -lxrt_core -pthread -luuid -lxilinxopencl

vpath %.cpp host kernel

# Kernel
xclbin_name := rt

platform := xilinx_u200_xdma_201830_2
kernels := rt
rtl_kernels := 

build ?= hw

kernel_flags += -std=c++14
vpp_flags += --kernel_frequency 400 --save-temps -Ikernel
vpp_flags += -g
vpp_compile_flags +=
vpp_link_flags += --report_level 1
vpp_link_flags += --config link.ini
#vpp_link_flags += --dk chipscope:eth:rx0_axis
#vpp_link_flags += --dk chipscope:eth:tx0_axis
#vpp_link_flags += --optimize 3
#vpp_link_flags += --advanced.prop prop:solution.kernel_compiler_margin=0.625
#vpp_link_flags += --xp vivado_prop:run.impl_1.{STEPS.PLACE_DESIGN.TCL.PRE}={$(shell readlink -f script/pre_place_design.tcl)}

#vpp_link_flags += -xp vivado_prop:run.pfm_dynamic_eth_0_synth_1.strategy=Flow_PerfThresholdCarry
#vpp_link_flags += -xp vivado_prop:run.impl_1.strategy=Flow_RunPostRoutePhysOpt
#vpp_link_flags += -xp vivado_prop:run.impl_1.{STEPS.OPT_DESIGN.ARGS.DIRECTIVE}={Explore}
#vpp_link_flags += -xp vivado_prop:run.impl_1.{STEPS.PLACE_DESIGN.ARGS.DIRECTIVE}={EarlyBlockPlacement}
#vpp_link_flags += -xp vivado_prop:run.impl_1.{STEPS.PLACE_DESIGN.TCL.PRE}={$(shell readlink -f script/pre_place_design.tcl)}
#vpp_link_flags += -xp vivado_prop:run.impl_1.{STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE}={AggressiveExplore}
#vpp_link_flags += -xp vivado_prop:run.impl_1.{STEPS.ROUTE_DESIGN.TCL.PRE}={$(shell readlink -f script/pre_route_design.tcl)}
#vpp_link_flags += -xp vivado_prop:run.impl_1.{STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE}={NoTimingRelaxation}
#vpp_link_flags += -xp "vivado_prop:run.impl_1.{STEPS.PHYS_OPT_DESIGN.ARGS.MORE OPTIONS}={-insert_negative_edge_ffs -hold_fix}"

include vitis.mk
include host.mk

