
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

              Version Q-2019.12-SP5-5 for linux64 - Mar 21, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
# ---------------------------------------
# DESIGN PROFILE
# ---------------------------------------
set topmodule_name      SEC_DAEC_decoder
SEC_DAEC_decoder
set clk_port_name       clk
clk
set clk_freq            1500
1500
# ---------------------------------------
# Read Libraries
# ---------------------------------------
#set LIBLIST_PATH        $env(LIBLIST_PATH)
#source $LIBLIST_PATH
set link_library [list   /media/0/LogicLibraries/UMC/28nm/35hs/hsl/svt/latest/liberty/logic_synth/um28nchslogl35hsl140f_ssgwc0p9v125c.db ]
/media/0/LogicLibraries/UMC/28nm/35hs/hsl/svt/latest/liberty/logic_synth/um28nchslogl35hsl140f_ssgwc0p9v125c.db
set target_library [list /media/0/LogicLibraries/UMC/28nm/35hs/hsl/svt/latest/liberty/logic_synth/um28nchslogl35hsl140f_ssgwc0p9v125c.db ]
/media/0/LogicLibraries/UMC/28nm/35hs/hsl/svt/latest/liberty/logic_synth/um28nchslogl35hsl140f_ssgwc0p9v125c.db
# ---------------------------------------
# Read Source Codes
# ---------------------------------------
set RTL_PATH            $env(RTL_PATH)
/home/xyz123479/verilog/DATE24_SC_ECC/2_Hardware_overheads/SEC-DAEC/Decoder/syn/..//rtl/
read_file $RTL_PATH -autoread -recursive -format sverilog -top $topmodule_name
== READ_FILE autoread for top design 'SEC_DAEC_decoder' ==

Starting READ_FILE autoread mode...
Information: Adding '/home/xyz123479/verilog/DATE24_SC_ECC/2_Hardware_overheads/SEC-DAEC/Decoder/rtl/'.  (AUTOREAD-100)
Warning: Adding missing directory to search_path - '/home/xyz123479/verilog/DATE24_SC_ECC/2_Hardware_overheads/SEC-DAEC/Decoder/rtl/'. (AUTOREAD-105)
Information: Adding '/home/xyz123479/verilog/DATE24_SC_ECC/2_Hardware_overheads/SEC-DAEC/Decoder/rtl/SEC_DAEC_decoder.sv'.  (AUTOREAD-100)
Information: Source filelist.f ignored by autoread due to filtering.  (AUTOREAD-102)
Information: Scanning file { SEC_DAEC_decoder.sv }. (AUTOREAD-303)
Compiling source file /home/xyz123479/verilog/DATE24_SC_ECC/2_Hardware_overheads/SEC-DAEC/Decoder/rtl/SEC_DAEC_decoder.sv
Presto compilation completed successfully.
Elaborating top design SEC_DAEC_decoder
Loading db file '/media/0/LogicLibraries/UMC/28nm/35hs/hsl/svt/latest/liberty/logic_synth/um28nchslogl35hsl140f_ssgwc0p9v125c.db'
Loading db file '/usr/synopsys/syn/Q-2019.12-SP5-5/libraries/syn/gtech.db'
Loading db file '/usr/synopsys/syn/Q-2019.12-SP5-5/libraries/syn/standard.sldb'
  Loading link library 'um28nchslogl35hsl140f_ssgwc0p9v125c'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  /home/xyz123479/verilog/DATE24_SC_ECC/2_Hardware_overheads/SEC-DAEC/Decoder/rtl/SEC_DAEC_decoder.sv:189: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/xyz123479/verilog/DATE24_SC_ECC/2_Hardware_overheads/SEC-DAEC/Decoder/rtl/SEC_DAEC_decoder.sv:192: signed to unsigned conversion occurs. (VER-318)
Presto compilation completed successfully. (SEC_DAEC_decoder)
Elaborated 1 design.
Current design is now 'SEC_DAEC_decoder'.
Information: Building the design 'SEC_DAEC_syndrome_gen'. (HDL-193)
Presto compilation completed successfully. (SEC_DAEC_syndrome_gen)
Information: Building the design 'SEC_DAEC_errorinfo_gen'. (HDL-193)

Statistics for case statements in always block at line 17 in file
	'/home/xyz123479/verilog/DATE24_SC_ECC/2_Hardware_overheads/SEC-DAEC/Decoder/rtl/SEC_DAEC_decoder.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            18            |    auto/auto     |
===============================================
Presto compilation completed successfully. (SEC_DAEC_errorinfo_gen)
Autoread command completed successfully.
# ---------------------------------------
# 1. Environments Setting
# ---------------------------------------
link

  Linking design 'SEC_DAEC_decoder'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  um28nchslogl35hsl140f_ssgwc0p9v125c (library) /media/0/LogicLibraries/UMC/28nm/35hs/hsl/svt/latest/liberty/logic_synth/um28nchslogl35hsl140f_ssgwc0p9v125c.db

1
uniquify
1
# ---------------------------------------
# 2. Constraints Setting
# ---------------------------------------
# Clock
# Reduce clock period to model wire delay (60% of original period)
set delay_percentage 0.6
0.6
set clk_period [expr 1000 / double($clk_freq)]
0.666666666667
set clk_period [expr $clk_period * $delay_percentage]
0.4
if {[sizeof_collection [get_ports $clk_port_name]] > 0} {
  # Create real clock if clock port is found
  set clk_name $clk_port_name
  create_clock -period $clk_period -name $clk_name [get_port {clk}]
  # If real clock, set infinite drive strength
  set_drive 0 $clk_name
} elseif {[sizeof_collection [get_ports $clk_port_name]] == 0} {
  # Create virtual clock if clock port is not found
  set clk_name vclk
  create_clock -period $clk_period -name $clk_name
}
Warning: Can't find port 'clk' in design 'SEC_DAEC_decoder'. (UID-95)
Warning: Can't find port 'clk' in design 'SEC_DAEC_decoder'. (UID-95)
Warning: Creating virtual clock named 'vclk' with no sources. (UID-348)
1
# Apply default timing constraints for modules
set_input_delay  [expr 2/3 * $clk_period] [all_inputs] -clock $clk_name
1
set_output_delay [expr 2/3 * $clk_period] [all_outputs] -clock $clk_name
1
# Transition time of a slope that drives the port,
# such that a higher transition value means longer delays
# This prevents the hold time violations that we don't have to care about
set_input_transition 0.1 [all_inputs]
1
# Area
# If max_area is set 0, DesignCompiler will minimize the design as small as possible
set_max_area 0 
1
# ---------------------------------------
# 3. Compilation
# ---------------------------------------
compile_ultra
Loading db file '/usr/synopsys/syn/Q-2019.12-SP5-5/libraries/syn/dw_foundation.sldb'
Warning: DesignWare synthetic library dw_foundation.sldb is added to the synthetic_library in the current command. (UISN-40)
Information: Performing power optimization. (PWR-850)
Analyzing: "/media/0/LogicLibraries/UMC/28nm/35hs/hsl/svt/latest/liberty/logic_synth/um28nchslogl35hsl140f_ssgwc0p9v125c.db"
Library analysis succeeded.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | Q-2019.12-DWBB_201912.5 |     *     |
| Licensed DW Building Blocks        | Q-2019.12-DWBB_201912.5 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 2 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'SEC_DAEC_decoder'

Loaded alib file './alib-52/um28nchslogl35hsl140f_ssgwc0p9v125c.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping hierarchy syndrome_gen before Pass 1 (OPT-776)
Information: Ungrouping hierarchy errorinfo_gen before Pass 1 (OPT-776)
Information: Ungrouping 2 of 3 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'SEC_DAEC_decoder'
 Implement Synthetic for 'SEC_DAEC_decoder'.
Information: Added key list 'DesignWare' to design 'SEC_DAEC_decoder'. (DDB-72)

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'STP_TIE1_1' in the library 'um28nchslogl35hsl140f_ssgwc0p9v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'STP_TIE0_1' in the library 'um28nchslogl35hsl140f_ssgwc0p9v125c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

Threshold voltage group cell usage:
>> SVT35 100.00%

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:04    2026.9      0.12       7.8       0.0                           64244.3164
    0:01:04    2023.7      0.12       7.8       0.0                           64153.1172

Threshold voltage group cell usage:
>> SVT35 100.00%

  Beginning Constant Register Removal
  -----------------------------------
    0:01:04    2023.7      0.12       7.8       0.0                           64153.1172
    0:01:04    2023.7      0.12       7.8       0.0                           64153.1172

Threshold voltage group cell usage:
>> SVT35 100.00%

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)

Threshold voltage group cell usage:
>> SVT35 100.00%

  Beginning Isolate Ports
  -----------------------

Threshold voltage group cell usage:
>> SVT35 100.00%

  Beginning Delay Optimization
  ----------------------------
    0:01:05     852.1      0.23      13.9       0.0                           18937.3125
    0:01:06     955.9      0.17      10.8       0.0                           23054.7500
    0:01:06     955.9      0.17      10.8       0.0                           23054.7500
    0:01:07     955.9      0.17      10.8       0.0                           23054.7500

Threshold voltage group cell usage:
>> SVT35 100.00%
    0:01:07     955.9      0.17      10.8       0.0                           23054.7500
    0:01:07     950.0      0.20      12.3       0.0                           22844.0430

  Beginning WLM Backend Optimization
  --------------------------------------
    0:01:07     941.1      0.20      12.3       0.0                           22476.7070
    0:01:08    1067.3      0.15       9.4       0.0                           29010.0234
    0:01:08    1067.3      0.15       9.4       0.0                           29010.0234
    0:01:09    1067.3      0.15       9.4       0.0                           29008.7520
    0:01:09    1067.3      0.15       9.4       0.0                           29008.7520
    0:01:10    1126.8      0.17      10.2       0.0                           30987.8613
    0:01:10    1126.8      0.17      10.2       0.0                           30987.8613
    0:01:10    1207.1      0.14       9.0       0.0                           34157.6406
    0:01:10    1207.1      0.14       9.0       0.0                           34157.6406
    0:01:14    1273.9      0.14       8.6       0.0                           37179.7070
    0:01:14    1273.9      0.14       8.6       0.0                           37179.7070
    0:01:18    1426.8      0.12       7.2       0.0                           42993.4531
    0:01:18    1426.8      0.12       7.2       0.0                           42993.4531
    0:01:27    1506.6      0.12       7.2       0.0                           44934.0469
    0:01:27    1506.6      0.12       7.2       0.0                           44934.0469
    0:01:36    1689.4      0.10       6.4       0.0                           51951.4844
    0:01:36    1689.4      0.10       6.4       0.0                           51951.4844
    0:01:46    1711.9      0.10       6.4       0.0                           52578.9258
    0:01:46    1711.9      0.10       6.4       0.0                           52578.9258
    0:02:02    1858.6      0.10       6.0       0.0                           58017.8750
    0:02:02    1858.6      0.10       6.0       0.0                           58017.8750
    0:02:20    1846.7      0.10       6.0       0.0                           57448.7812


  Beginning Design Rule Fixing  (min_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:20    1846.7      0.10       6.0       0.0                           57448.7812
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
    0:02:21    1874.7      0.09       5.9       0.0 message[44]               58661.4258
    0:02:22    1891.8      0.09       5.8       0.0                           59557.6523
    0:02:30    1901.9      0.09       5.8       0.0                           60212.3164

Threshold voltage group cell usage:
>> SVT35 100.00%


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:30    1901.9      0.09       5.8       0.0                           60212.3164
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
    0:02:32    1785.2      0.09       5.7       0.0 message[24]               55555.5898
    0:02:33    1791.2      0.09       5.6       0.0                           55743.1445
    0:02:40    1781.8      0.09       5.6       0.0                           55126.1875
    0:02:40    1781.8      0.09       5.6       0.0                           55126.1875
    0:02:40    1781.1      0.09       5.6       0.0                           55082.8516
    0:02:40    1781.1      0.09       5.6       0.0                           55082.8516
    0:02:46    1781.1      0.09       5.6       0.0                           55082.8516
    0:02:46    1781.1      0.09       5.6       0.0                           55082.8516
    0:02:46    1785.5      0.09       5.7       0.0                           55193.8750
    0:02:46    1785.5      0.09       5.7       0.0                           55193.8750
    0:02:48    1784.8      0.09       5.6       0.0                           55183.6445
    0:02:48    1784.8      0.09       5.6       0.0                           55183.6445
    0:03:01    1909.8      0.09       5.5       0.0                           60414.8203
    0:03:01    1909.8      0.09       5.5       0.0                           60414.8203
    0:03:05    1909.8      0.09       5.5       0.0                           60414.8203
    0:03:05    1909.8      0.09       5.5       0.0                           60414.8203
    0:03:19    1960.2      0.09       5.4       0.0                           62037.6133
    0:03:19    1960.2      0.09       5.4       0.0                           62037.6133
    0:03:23    1960.2      0.09       5.4       0.0                           62037.6133
    0:03:23    1960.2      0.09       5.4       0.0                           62037.6133
    0:03:25    1960.2      0.09       5.4       0.0                           62037.6133
    0:03:25    1960.2      0.09       5.4       0.0                           62037.6133
    0:03:29    1960.2      0.09       5.4       0.0                           62037.6133

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:03:29    1960.2      0.09       5.4       0.0                           62037.6133
    0:03:29    1912.2      0.09       5.5       0.0                           59747.8984
    0:03:30    1906.8      0.09       5.4       0.0                           59400.3594
    0:03:30    1906.8      0.09       5.4       0.0                           59400.3594
    0:03:30    1906.5      0.09       5.4       0.0                           59382.7695
    0:03:31    1899.1      0.09       5.4       0.0                           59175.9492
    0:03:51    1983.2      0.09       5.4       0.0                           62715.5898
    0:03:51    1983.2      0.09       5.4       0.0                           62715.5898
    0:03:52    1973.8      0.09       5.4       0.0                           62302.7344
    0:03:52    1973.8      0.09       5.4       0.0                           62302.7344
    0:03:52    1976.5      0.09       5.4       0.0                           62444.7227
    0:03:53    1841.3      0.09       5.3       0.0                           56271.6367
Loading db file '/media/0/LogicLibraries/UMC/28nm/35hs/hsl/svt/latest/liberty/logic_synth/um28nchslogl35hsl140f_ssgwc0p9v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
# ---------------------------------------
# 4. Design Reports
# ---------------------------------------
check_design  > $topmodule_name.check_design.rpt
report_constraint -all_violators -verbose -sig 10 > $topmodule_name.all_viol.rpt
report_design > $topmodule_name.design.rpt
report_area -physical -hierarchy > $topmodule_name.area.rpt
report_cell > $topmodule_name.cell.rpt
report_qor > $topmodule_name.qor.rpt
report_reference > $topmodule_name.reference.rpt
report_resources > $topmodule_name.resources.rpt
report_hierarchy -full > $topmodule_name.hierarchy.rpt
report_timing -nworst 10 -max_paths 10 > $topmodule_name.timing.rpt
report_power -analysis_effort high > $topmodule_name.power.rpt
report_threshold_voltage_group > $topmodule_name.vth.rpt
# Dump out the constraints in an SDC file
write_sdc $topmodule_name.constraints.sdc
1
# Dump out the synthesized database and gate-level-netlist
write -hierarchy -format ddc -output      $topmodule_name.ddc
Writing ddc file 'SEC_DAEC_decoder.ddc'.
1
write -hierarchy -format verilog -output  $topmodule_name.netlist.v
Writing verilog file '/home/xyz123479/verilog/DATE24_SC_ECC/2_Hardware_overheads/SEC-DAEC/Decoder/syn/output/SEC_DAEC_decoder.netlist.v'.
1
exit

Memory usage for this session 652 Mbytes.
Memory usage for this session including child processes 652 Mbytes.
CPU usage for this session 338 seconds ( 0.09 hours ).
Elapsed time for this session 340 seconds ( 0.09 hours ).

Thank you...
