<profile>
  <RunData>
    <RUN_TYPE>synth</RUN_TYPE>
    <VIVADO_VERSION>v.2022.1</VIVADO_VERSION>
    <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
  </RunData>
  <TimingReport>
    <TargetClockPeriod>10.000</TargetClockPeriod>
    <AchievedClockPeriod>7.197</AchievedClockPeriod>
    <CLOCK_NAME>ap_clk</CLOCK_NAME>
    <CP_FINAL>7.197</CP_FINAL>
    <CP_ROUTE>NA</CP_ROUTE>
    <CP_SYNTH>7.197</CP_SYNTH>
    <CP_TARGET>10.000</CP_TARGET>
    <SLACK_FINAL>2.803</SLACK_FINAL>
    <SLACK_ROUTE/>
    <SLACK_SYNTH>2.803</SLACK_SYNTH>
    <TIMING_MET>TRUE</TIMING_MET>
    <TNS_FINAL>0.000</TNS_FINAL>
    <TNS_ROUTE>NA</TNS_ROUTE>
    <TNS_SYNTH>0.000</TNS_SYNTH>
    <WNS_FINAL>2.803</WNS_FINAL>
    <WNS_ROUTE>NA</WNS_ROUTE>
    <WNS_SYNTH>2.803</WNS_SYNTH>
  </TimingReport>
  <AreaReport>
    <Resources>
      <BRAM>43</BRAM>
      <CLB>0</CLB>
      <DSP>110</DSP>
      <FF>83631</FF>
      <LATCH>0</LATCH>
      <LUT>73299</LUT>
      <SRL>9696</SRL>
      <URAM>0</URAM>
    </Resources>
    <AvailableResources>
      <BRAM>1590</BRAM>
      <CLB>0</CLB>
      <DSP>1260</DSP>
      <FF>728400</FF>
      <LUT>364200</LUT>
      <URAM>0</URAM>
    </AvailableResources>
  </AreaReport>
  <RtlModules>
    <RtlModule CELL="inst" DEPTH="0" IS_TOP="1" TYPE="function" MODULENAME="backprop" DISPNAME="inst" RTLNAME="backprop">
      <SubModules count="37">activations1_U activations2_U dactivations1_U dactivations2_U dadddsub_64ns_64ns_64_5_full_dsp_1_U566 dadddsub_64ns_64ns_64_5_full_dsp_1_U567 ddiv_64ns_64ns_64_22_no_dsp_1_U570 delta_weights1_U delta_weights2_U delta_weights3_U dexp_64ns_64ns_64_13_full_dsp_1_U571 dmul_64ns_64ns_64_5_max_dsp_1_U568 dmul_64ns_64ns_64_5_max_dsp_1_U569 dmul_64ns_64ns_64_5_max_dsp_1_U572 dmul_64ns_64ns_64_5_max_dsp_1_U573 dmul_64ns_64ns_64_5_max_dsp_1_U574 grp_backprop_Pipeline_VITIS_LOOP_101_1_fu_2910 grp_backprop_Pipeline_VITIS_LOOP_114_1_fu_2921 grp_backprop_Pipeline_VITIS_LOOP_11_2_fu_2868 grp_backprop_Pipeline_VITIS_LOOP_126_1_fu_2993 grp_backprop_Pipeline_VITIS_LOOP_139_1_fu_3067 grp_backprop_Pipeline_VITIS_LOOP_18_12_fu_2748 grp_backprop_Pipeline_VITIS_LOOP_18_14_fu_2844 grp_backprop_Pipeline_VITIS_LOOP_18_1_fu_2662 grp_backprop_Pipeline_VITIS_LOOP_265_2_fu_2623 grp_backprop_Pipeline_VITIS_LOOP_28_11_fu_2741 grp_backprop_Pipeline_VITIS_LOOP_28_13_fu_2832 grp_backprop_Pipeline_VITIS_LOOP_28_1_fu_2655 grp_backprop_Pipeline_VITIS_LOOP_38_1_fu_2635 grp_backprop_Pipeline_VITIS_LOOP_52_1_fu_2668 grp_backprop_Pipeline_VITIS_LOOP_66_1_fu_2754 grp_backprop_Pipeline_VITIS_LOOP_80_1_fu_2882 grp_backprop_Pipeline_VITIS_LOOP_89_1_fu_2901 grp_backprop_Pipeline_VITIS_LOOP_8_1_fu_2860 grp_update_weights_1_fu_3141 oracle_activations1_U oracle_activations2_U</SubModules>
      <Resources BRAM="43" DSP="110" FF="83631" LUT="73299"/>
      <LocalResources FF="18987" LUT="111"/>
    </RtlModule>
    <RtlModule CELL="inst/activations1_U" BINDMODULE="backprop_activations1_RAM_AUTO_1R1W" DEPTH="1" TYPE="resource" MODULENAME="activations1_RAM_AUTO_1R1W" DISPNAME="activations1_U" RTLNAME="backprop_activations1_RAM_AUTO_1R1W">
      <Resources BRAM="4" LUT="38"/>
      <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="activations1_U" SOURCE="backprop.c:249" URAM="0" VARIABLE="activations1"/>
    </RtlModule>
    <RtlModule CELL="inst/activations2_U" BINDMODULE="backprop_activations1_RAM_AUTO_1R1W" DEPTH="1" TYPE="resource" MODULENAME="activations1_RAM_AUTO_1R1W" DISPNAME="activations2_U" RTLNAME="backprop_activations1_RAM_AUTO_1R1W">
      <Resources BRAM="4" LUT="37"/>
      <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="activations2_U" SOURCE="backprop.c:250" URAM="0" VARIABLE="activations2"/>
    </RtlModule>
    <RtlModule CELL="inst/dactivations1_U" BINDMODULE="backprop_dactivations1_RAM_AUTO_1R1W" DEPTH="1" TYPE="resource" MODULENAME="dactivations1_RAM_AUTO_1R1W" DISPNAME="dactivations1_U" RTLNAME="backprop_dactivations1_RAM_AUTO_1R1W">
      <Resources BRAM="2"/>
      <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dactivations1_U" SOURCE="backprop.c:252" URAM="0" VARIABLE="dactivations1"/>
    </RtlModule>
    <RtlModule CELL="inst/dactivations2_U" BINDMODULE="backprop_dactivations1_RAM_AUTO_1R1W" DEPTH="1" TYPE="rtl" MODULENAME="dactivations1_RAM_AUTO_1R1W" DISPNAME="dactivations2_U" RTLNAME="backprop_dactivations1_RAM_AUTO_1R1W">
      <Resources BRAM="2"/>
    </RtlModule>
    <RtlModule CELL="inst/dadddsub_64ns_64ns_64_5_full_dsp_1_U566" BINDMODULE="backprop_dadddsub_64ns_64ns_64_5_full_dsp_1" DEPTH="1" TYPE="resource" MODULENAME="dadddsub_64ns_64ns_64_5_full_dsp_1" DISPNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U566" RTLNAME="backprop_dadddsub_64ns_64ns_64_5_full_dsp_1">
      <Resources DSP="3" FF="396" LUT="680"/>
      <LocalResources FF="129" LUT="7"/>
      <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U566" SOURCE="backprop.c:258" URAM="0" VARIABLE="delta_weights1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_264_1" OPTYPE="add" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U566" SOURCE="backprop.c:264" URAM="0" VARIABLE="add_ln264"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_264_1" OPTYPE="add" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U566" SOURCE="backprop.c:41" URAM="0" VARIABLE="add_ln41_5"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_264_1" OPTYPE="add" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U566" SOURCE="backprop.c:41" URAM="0" VARIABLE="add_ln41_9"/>
    </RtlModule>
    <RtlModule CELL="inst/dadddsub_64ns_64ns_64_5_full_dsp_1_U567" BINDMODULE="backprop_dadddsub_64ns_64ns_64_5_full_dsp_1" DEPTH="1" TYPE="resource" MODULENAME="dadddsub_64ns_64ns_64_5_full_dsp_1" DISPNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U567" RTLNAME="backprop_dadddsub_64ns_64ns_64_5_full_dsp_1">
      <Resources DSP="3" FF="396" LUT="673"/>
      <LocalResources FF="129" LUT="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_264_1" OPTYPE="add" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U567" SOURCE="backprop.c:41" URAM="0" VARIABLE="add_ln41_14"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_264_1" OPTYPE="add" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U567" SOURCE="backprop.c:41" URAM="0" VARIABLE="add_ln41_16"/>
    </RtlModule>
    <RtlModule CELL="inst/ddiv_64ns_64ns_64_22_no_dsp_1_U570" BINDMODULE="backprop_ddiv_64ns_64ns_64_22_no_dsp_1" DEPTH="1" TYPE="rtl" MODULENAME="ddiv_64ns_64ns_64_22_no_dsp_1" DISPNAME="ddiv_64ns_64ns_64_22_no_dsp_1_U570" RTLNAME="backprop_ddiv_64ns_64ns_64_22_no_dsp_1">
      <Resources FF="2193" LUT="3322"/>
      <LocalResources FF="128"/>
    </RtlModule>
    <RtlModule CELL="inst/delta_weights1_U" BINDMODULE="backprop_delta_weights1_RAM_AUTO_1R1W" DEPTH="1" TYPE="rtl" MODULENAME="delta_weights1_RAM_AUTO_1R1W" DISPNAME="delta_weights1_U" RTLNAME="backprop_delta_weights1_RAM_AUTO_1R1W">
      <Resources BRAM="4"/>
    </RtlModule>
    <RtlModule CELL="inst/delta_weights2_U" BINDMODULE="backprop_delta_weights2_RAM_AUTO_1R1W" DEPTH="1" TYPE="resource" MODULENAME="delta_weights2_RAM_AUTO_1R1W" DISPNAME="delta_weights2_U" RTLNAME="backprop_delta_weights2_RAM_AUTO_1R1W">
      <Resources BRAM="15"/>
      <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="delta_weights2_U" SOURCE="backprop.c:259" URAM="0" VARIABLE="delta_weights2"/>
    </RtlModule>
    <RtlModule CELL="inst/delta_weights3_U" BINDMODULE="backprop_delta_weights3_RAM_AUTO_1R1W" DEPTH="1" TYPE="resource" MODULENAME="delta_weights3_RAM_AUTO_1R1W" DISPNAME="delta_weights3_U" RTLNAME="backprop_delta_weights3_RAM_AUTO_1R1W">
      <Resources BRAM="4"/>
      <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="delta_weights3_U" SOURCE="backprop.c:260" URAM="0" VARIABLE="delta_weights3"/>
    </RtlModule>
    <RtlModule CELL="inst/dexp_64ns_64ns_64_13_full_dsp_1_U571" BINDMODULE="backprop_dexp_64ns_64ns_64_13_full_dsp_1" DEPTH="1" TYPE="rtl" MODULENAME="dexp_64ns_64ns_64_13_full_dsp_1" DISPNAME="dexp_64ns_64ns_64_13_full_dsp_1_U571" RTLNAME="backprop_dexp_64ns_64ns_64_13_full_dsp_1">
      <Resources DSP="26" FF="1032" LUT="1866"/>
      <LocalResources FF="64"/>
    </RtlModule>
    <RtlModule CELL="inst/dmul_64ns_64ns_64_5_max_dsp_1_U568" BINDMODULE="backprop_dmul_64ns_64ns_64_5_max_dsp_1" DEPTH="1" TYPE="resource" MODULENAME="dmul_64ns_64ns_64_5_max_dsp_1" DISPNAME="dmul_64ns_64ns_64_5_max_dsp_1_U568" RTLNAME="backprop_dmul_64ns_64ns_64_5_max_dsp_1">
      <Resources DSP="11" FF="314" LUT="137"/>
      <LocalResources FF="193" LUT="37"/>
      <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U568" SOURCE="backprop.c:253" URAM="0" VARIABLE="dactivations2"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_264_1" OPTYPE="add" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U568" SOURCE="backprop.c:41" URAM="0" VARIABLE="add_ln41_7"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_264_1" OPTYPE="add" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U568" SOURCE="backprop.c:41" URAM="0" VARIABLE="add_ln41_13"/>
    </RtlModule>
    <RtlModule CELL="inst/dmul_64ns_64ns_64_5_max_dsp_1_U569" BINDMODULE="backprop_dmul_64ns_64ns_64_5_max_dsp_1" DEPTH="1" TYPE="resource" MODULENAME="dmul_64ns_64ns_64_5_max_dsp_1" DISPNAME="dmul_64ns_64ns_64_5_max_dsp_1_U569" RTLNAME="backprop_dmul_64ns_64ns_64_5_max_dsp_1">
      <Resources DSP="11" FF="249" LUT="95"/>
      <LocalResources FF="128"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_264_1" OPTYPE="add" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U569" SOURCE="backprop.c:41" URAM="0" VARIABLE="add_ln41_3"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_264_1" OPTYPE="add" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U569" SOURCE="backprop.c:41" URAM="0" VARIABLE="add_ln41_15"/>
    </RtlModule>
    <RtlModule CELL="inst/dmul_64ns_64ns_64_5_max_dsp_1_U572" BINDMODULE="backprop_dmul_64ns_64ns_64_5_max_dsp_1" DEPTH="1" TYPE="resource" MODULENAME="dmul_64ns_64ns_64_5_max_dsp_1" DISPNAME="dmul_64ns_64ns_64_5_max_dsp_1_U572" RTLNAME="backprop_dmul_64ns_64ns_64_5_max_dsp_1">
      <Resources DSP="11" FF="249" LUT="96"/>
      <LocalResources FF="128"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_264_1" OPTYPE="add" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U572" SOURCE="backprop.c:41" URAM="0" VARIABLE="add_ln41"/>
    </RtlModule>
    <RtlModule CELL="inst/dmul_64ns_64ns_64_5_max_dsp_1_U573" BINDMODULE="backprop_dmul_64ns_64ns_64_5_max_dsp_1" DEPTH="1" TYPE="rtl" MODULENAME="dmul_64ns_64ns_64_5_max_dsp_1" DISPNAME="dmul_64ns_64ns_64_5_max_dsp_1_U573" RTLNAME="backprop_dmul_64ns_64ns_64_5_max_dsp_1">
      <Resources DSP="11" FF="249" LUT="96"/>
      <LocalResources FF="128"/>
    </RtlModule>
    <RtlModule CELL="inst/dmul_64ns_64ns_64_5_max_dsp_1_U574" BINDMODULE="backprop_dmul_64ns_64ns_64_5_max_dsp_1" DEPTH="1" TYPE="rtl" MODULENAME="dmul_64ns_64ns_64_5_max_dsp_1" DISPNAME="dmul_64ns_64ns_64_5_max_dsp_1_U574" RTLNAME="backprop_dmul_64ns_64ns_64_5_max_dsp_1">
      <Resources DSP="11" FF="249" LUT="96"/>
      <LocalResources FF="128"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_backprop_Pipeline_VITIS_LOOP_101_1_fu_2910" DEPTH="1" TYPE="function" MODULENAME="backprop_Pipeline_VITIS_LOOP_101_1" DISPNAME="grp_backprop_Pipeline_VITIS_LOOP_101_1_fu_2910" RTLNAME="backprop_backprop_Pipeline_VITIS_LOOP_101_1">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="829" LUT="559"/>
      <LocalResources FF="827" LUT="520"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_backprop_Pipeline_VITIS_LOOP_101_1_fu_2910/flow_control_loop_pipe_sequential_init_U" BINDMODULE="backprop_flow_control_loop_pipe_sequential_init" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="backprop_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="39"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_backprop_Pipeline_VITIS_LOOP_114_1_fu_2921" DEPTH="1" TYPE="function" MODULENAME="backprop_Pipeline_VITIS_LOOP_114_1" DISPNAME="grp_backprop_Pipeline_VITIS_LOOP_114_1_fu_2921" RTLNAME="backprop_backprop_Pipeline_VITIS_LOOP_114_1">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="248" LUT="2449"/>
      <LocalResources FF="246" LUT="2417"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_backprop_Pipeline_VITIS_LOOP_114_1_fu_2921/flow_control_loop_pipe_sequential_init_U" BINDMODULE="backprop_flow_control_loop_pipe_sequential_init" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="backprop_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="32"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_backprop_Pipeline_VITIS_LOOP_11_2_fu_2868" DEPTH="1" TYPE="function" MODULENAME="backprop_Pipeline_VITIS_LOOP_11_2" DISPNAME="grp_backprop_Pipeline_VITIS_LOOP_11_2_fu_2868" RTLNAME="backprop_backprop_Pipeline_VITIS_LOOP_11_2">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="362" LUT="74"/>
      <LocalResources FF="360" LUT="61"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_backprop_Pipeline_VITIS_LOOP_11_2_fu_2868/flow_control_loop_pipe_sequential_init_U" BINDMODULE="backprop_flow_control_loop_pipe_sequential_init" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="backprop_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="13"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_backprop_Pipeline_VITIS_LOOP_126_1_fu_2993" DEPTH="1" TYPE="function" MODULENAME="backprop_Pipeline_VITIS_LOOP_126_1" DISPNAME="grp_backprop_Pipeline_VITIS_LOOP_126_1_fu_2993" RTLNAME="backprop_backprop_Pipeline_VITIS_LOOP_126_1">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="9234" LUT="7902"/>
      <LocalResources FF="9232" LUT="7880"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_backprop_Pipeline_VITIS_LOOP_126_1_fu_2993/flow_control_loop_pipe_sequential_init_U" BINDMODULE="backprop_flow_control_loop_pipe_sequential_init" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="backprop_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="22"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_backprop_Pipeline_VITIS_LOOP_139_1_fu_3067" DEPTH="1" TYPE="function" MODULENAME="backprop_Pipeline_VITIS_LOOP_139_1" DISPNAME="grp_backprop_Pipeline_VITIS_LOOP_139_1_fu_3067" RTLNAME="backprop_backprop_Pipeline_VITIS_LOOP_139_1">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="305" LUT="2280"/>
      <LocalResources FF="303" LUT="2263"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_backprop_Pipeline_VITIS_LOOP_139_1_fu_3067/flow_control_loop_pipe_sequential_init_U" BINDMODULE="backprop_flow_control_loop_pipe_sequential_init" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="backprop_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="17"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_backprop_Pipeline_VITIS_LOOP_18_12_fu_2748" DEPTH="1" TYPE="function" MODULENAME="backprop_Pipeline_VITIS_LOOP_18_12" DISPNAME="grp_backprop_Pipeline_VITIS_LOOP_18_12_fu_2748" RTLNAME="backprop_backprop_Pipeline_VITIS_LOOP_18_12">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="265" LUT="342"/>
      <LocalResources FF="263" LUT="317"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_backprop_Pipeline_VITIS_LOOP_18_12_fu_2748/flow_control_loop_pipe_sequential_init_U" BINDMODULE="backprop_flow_control_loop_pipe_sequential_init" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="backprop_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="25"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_backprop_Pipeline_VITIS_LOOP_18_14_fu_2844" DEPTH="1" TYPE="function" MODULENAME="backprop_Pipeline_VITIS_LOOP_18_14" DISPNAME="grp_backprop_Pipeline_VITIS_LOOP_18_14_fu_2844" RTLNAME="backprop_backprop_Pipeline_VITIS_LOOP_18_14">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="694" LUT="833"/>
      <LocalResources FF="689" LUT="430"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_backprop_Pipeline_VITIS_LOOP_18_14_fu_2844/flow_control_loop_pipe_sequential_init_U" BINDMODULE="backprop_flow_control_loop_pipe_sequential_init" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="backprop_flow_control_loop_pipe_sequential_init">
      <Resources FF="5" LUT="403"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_backprop_Pipeline_VITIS_LOOP_18_1_fu_2662" DEPTH="1" TYPE="function" MODULENAME="backprop_Pipeline_VITIS_LOOP_18_1" DISPNAME="grp_backprop_Pipeline_VITIS_LOOP_18_1_fu_2662" RTLNAME="backprop_backprop_Pipeline_VITIS_LOOP_18_1">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="249" LUT="204"/>
      <LocalResources FF="247" LUT="182"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_backprop_Pipeline_VITIS_LOOP_18_1_fu_2662/flow_control_loop_pipe_sequential_init_U" BINDMODULE="backprop_flow_control_loop_pipe_sequential_init" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="backprop_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="22"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_backprop_Pipeline_VITIS_LOOP_265_2_fu_2623" DEPTH="1" TYPE="function" MODULENAME="backprop_Pipeline_VITIS_LOOP_265_2" DISPNAME="grp_backprop_Pipeline_VITIS_LOOP_265_2_fu_2623" RTLNAME="backprop_backprop_Pipeline_VITIS_LOOP_265_2">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="202" LUT="27"/>
      <LocalResources FF="200" LUT="15"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_backprop_Pipeline_VITIS_LOOP_265_2_fu_2623/flow_control_loop_pipe_sequential_init_U" BINDMODULE="backprop_flow_control_loop_pipe_sequential_init" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="backprop_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="12"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_backprop_Pipeline_VITIS_LOOP_28_11_fu_2741" DEPTH="1" TYPE="function" MODULENAME="backprop_Pipeline_VITIS_LOOP_28_11" DISPNAME="grp_backprop_Pipeline_VITIS_LOOP_28_11_fu_2741" RTLNAME="backprop_backprop_Pipeline_VITIS_LOOP_28_11">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="153" LUT="171"/>
      <LocalResources FF="151" LUT="152"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_backprop_Pipeline_VITIS_LOOP_28_11_fu_2741/flow_control_loop_pipe_sequential_init_U" BINDMODULE="backprop_flow_control_loop_pipe_sequential_init" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="backprop_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="19"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_backprop_Pipeline_VITIS_LOOP_28_13_fu_2832" DEPTH="1" TYPE="function" MODULENAME="backprop_Pipeline_VITIS_LOOP_28_13" DISPNAME="grp_backprop_Pipeline_VITIS_LOOP_28_13_fu_2832" RTLNAME="backprop_backprop_Pipeline_VITIS_LOOP_28_13">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="209" LUT="92"/>
      <LocalResources FF="204" LUT="72"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_backprop_Pipeline_VITIS_LOOP_28_13_fu_2832/flow_control_loop_pipe_sequential_init_U" BINDMODULE="backprop_flow_control_loop_pipe_sequential_init" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="backprop_flow_control_loop_pipe_sequential_init">
      <Resources FF="5" LUT="20"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_backprop_Pipeline_VITIS_LOOP_28_1_fu_2655" DEPTH="1" TYPE="function" MODULENAME="backprop_Pipeline_VITIS_LOOP_28_1" DISPNAME="grp_backprop_Pipeline_VITIS_LOOP_28_1_fu_2655" RTLNAME="backprop_backprop_Pipeline_VITIS_LOOP_28_1">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="217" LUT="290"/>
      <LocalResources FF="215" LUT="268"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_backprop_Pipeline_VITIS_LOOP_28_1_fu_2655/flow_control_loop_pipe_sequential_init_U" BINDMODULE="backprop_flow_control_loop_pipe_sequential_init" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="backprop_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="22"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_backprop_Pipeline_VITIS_LOOP_38_1_fu_2635" DEPTH="1" TYPE="function" MODULENAME="backprop_Pipeline_VITIS_LOOP_38_1" DISPNAME="grp_backprop_Pipeline_VITIS_LOOP_38_1_fu_2635" RTLNAME="backprop_backprop_Pipeline_VITIS_LOOP_38_1">
      <SubModules count="2">flow_control_loop_pipe_sequential_init_U mul_6ns_5ns_10_1_1_U13</SubModules>
      <Resources FF="2621" LUT="2017"/>
      <LocalResources FF="2619" LUT="1945"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_backprop_Pipeline_VITIS_LOOP_38_1_fu_2635/flow_control_loop_pipe_sequential_init_U" BINDMODULE="backprop_flow_control_loop_pipe_sequential_init" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="backprop_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="27"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_backprop_Pipeline_VITIS_LOOP_38_1_fu_2635/mul_6ns_5ns_10_1_1_U13" BINDMODULE="backprop_mul_6ns_5ns_10_1_1" DEPTH="2" TYPE="resource" MODULENAME="mul_6ns_5ns_10_1_1" DISPNAME="mul_6ns_5ns_10_1_1_U13" RTLNAME="backprop_mul_6ns_5ns_10_1_1">
      <Resources LUT="46"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_38_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6ns_5ns_10_1_1_U13" SOURCE="backprop.c:41" URAM="0" VARIABLE="mul_ln41"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_backprop_Pipeline_VITIS_LOOP_52_1_fu_2668" DEPTH="1" TYPE="function" MODULENAME="backprop_Pipeline_VITIS_LOOP_52_1" DISPNAME="grp_backprop_Pipeline_VITIS_LOOP_52_1_fu_2668" RTLNAME="backprop_backprop_Pipeline_VITIS_LOOP_52_1">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="9165" LUT="7874"/>
      <LocalResources FF="9163" LUT="7846"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_backprop_Pipeline_VITIS_LOOP_52_1_fu_2668/flow_control_loop_pipe_sequential_init_U" BINDMODULE="backprop_flow_control_loop_pipe_sequential_init" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="backprop_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="28"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_backprop_Pipeline_VITIS_LOOP_66_1_fu_2754" DEPTH="1" TYPE="function" MODULENAME="backprop_Pipeline_VITIS_LOOP_66_1" DISPNAME="grp_backprop_Pipeline_VITIS_LOOP_66_1_fu_2754" RTLNAME="backprop_backprop_Pipeline_VITIS_LOOP_66_1">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="9343" LUT="8281"/>
      <LocalResources FF="9340" LUT="8071"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_backprop_Pipeline_VITIS_LOOP_66_1_fu_2754/flow_control_loop_pipe_sequential_init_U" BINDMODULE="backprop_flow_control_loop_pipe_sequential_init" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="backprop_flow_control_loop_pipe_sequential_init">
      <Resources FF="3" LUT="210"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_backprop_Pipeline_VITIS_LOOP_80_1_fu_2882" DEPTH="1" TYPE="function" MODULENAME="backprop_Pipeline_VITIS_LOOP_80_1" DISPNAME="grp_backprop_Pipeline_VITIS_LOOP_80_1_fu_2882" RTLNAME="backprop_backprop_Pipeline_VITIS_LOOP_80_1">
      <SubModules count="3">flow_control_loop_pipe_sequential_init_U mux_32_64_1_1_U244 mux_32_64_1_1_U245</SubModules>
      <Resources FF="400" LUT="484"/>
      <LocalResources FF="398" LUT="291"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_backprop_Pipeline_VITIS_LOOP_80_1_fu_2882/flow_control_loop_pipe_sequential_init_U" BINDMODULE="backprop_flow_control_loop_pipe_sequential_init" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="backprop_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="117"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_backprop_Pipeline_VITIS_LOOP_80_1_fu_2882/mux_32_64_1_1_U244" BINDMODULE="backprop_mux_32_64_1_1" DEPTH="2" TYPE="rtl" MODULENAME="mux_32_64_1_1" DISPNAME="mux_32_64_1_1_U244" RTLNAME="backprop_mux_32_64_1_1">
      <Resources LUT="12"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_backprop_Pipeline_VITIS_LOOP_80_1_fu_2882/mux_32_64_1_1_U245" BINDMODULE="backprop_mux_32_64_1_1" DEPTH="2" TYPE="rtl" MODULENAME="mux_32_64_1_1" DISPNAME="mux_32_64_1_1_U245" RTLNAME="backprop_mux_32_64_1_1">
      <Resources LUT="64"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_backprop_Pipeline_VITIS_LOOP_89_1_fu_2901" DEPTH="1" TYPE="function" MODULENAME="backprop_Pipeline_VITIS_LOOP_89_1" DISPNAME="grp_backprop_Pipeline_VITIS_LOOP_89_1_fu_2901" RTLNAME="backprop_backprop_Pipeline_VITIS_LOOP_89_1">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="235" LUT="133"/>
      <LocalResources FF="233" LUT="117"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_backprop_Pipeline_VITIS_LOOP_89_1_fu_2901/flow_control_loop_pipe_sequential_init_U" BINDMODULE="backprop_flow_control_loop_pipe_sequential_init" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="backprop_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="16"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_backprop_Pipeline_VITIS_LOOP_8_1_fu_2860" DEPTH="1" TYPE="function" MODULENAME="backprop_Pipeline_VITIS_LOOP_8_1" DISPNAME="grp_backprop_Pipeline_VITIS_LOOP_8_1_fu_2860" RTLNAME="backprop_backprop_Pipeline_VITIS_LOOP_8_1">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="209" LUT="201"/>
      <LocalResources FF="207" LUT="194"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_backprop_Pipeline_VITIS_LOOP_8_1_fu_2860/flow_control_loop_pipe_sequential_init_U" BINDMODULE="backprop_flow_control_loop_pipe_sequential_init" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="backprop_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="7"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_update_weights_1_fu_3141" DEPTH="1" TYPE="function" MODULENAME="update_weights_1" DISPNAME="grp_update_weights_1_fu_3141" RTLNAME="backprop_update_weights_1">
      <SubModules count="18">dsqrt_64ns_64ns_64_21_no_dsp_1_U537 dsqrt_64ns_64ns_64_21_no_dsp_1_U538 dsqrt_64ns_64ns_64_21_no_dsp_1_U539 dsqrt_64ns_64ns_64_21_no_dsp_1_U540 dsqrt_64ns_64ns_64_21_no_dsp_1_U541 dsqrt_64ns_64ns_64_21_no_dsp_1_U542 grp_update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2_fu_110 grp_update_weights_1_Pipeline_VITIS_LOOP_169_3_fu_119 grp_update_weights_1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5_fu_168 grp_update_weights_1_Pipeline_VITIS_LOOP_182_6_fu_175 grp_update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8_fu_128 grp_update_weights_1_Pipeline_VITIS_LOOP_195_9_fu_137 grp_update_weights_1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11_fu_182 grp_update_weights_1_Pipeline_VITIS_LOOP_208_12_fu_189 grp_update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14_fu_146 grp_update_weights_1_Pipeline_VITIS_LOOP_221_15_fu_155 grp_update_weights_1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17_fu_196 grp_update_weights_1_Pipeline_VITIS_LOOP_234_18_fu_203</SubModules>
      <Resources DSP="23" FF="24377" LUT="31757"/>
      <LocalResources FF="420" LUT="27"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_update_weights_1_fu_3141/dsqrt_64ns_64ns_64_21_no_dsp_1_U537" BINDMODULE="backprop_dsqrt_64ns_64ns_64_21_no_dsp_1" DEPTH="2" TYPE="resource" MODULENAME="dsqrt_64ns_64ns_64_21_no_dsp_1" DISPNAME="dsqrt_64ns_64ns_64_21_no_dsp_1_U537" RTLNAME="backprop_dsqrt_64ns_64ns_64_21_no_dsp_1">
      <Resources FF="1290" LUT="1707"/>
      <LocalResources FF="64"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="20" LOOP="" OPTYPE="dsqrt" PRAGMA="" RTLNAME="dsqrt_64ns_64ns_64_21_no_dsp_1_U537" SOURCE="backprop.c:174" URAM="0" VARIABLE="norm_1"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_update_weights_1_fu_3141/dsqrt_64ns_64ns_64_21_no_dsp_1_U538" BINDMODULE="backprop_dsqrt_64ns_64ns_64_21_no_dsp_1" DEPTH="2" TYPE="resource" MODULENAME="dsqrt_64ns_64ns_64_21_no_dsp_1" DISPNAME="dsqrt_64ns_64ns_64_21_no_dsp_1_U538" RTLNAME="backprop_dsqrt_64ns_64ns_64_21_no_dsp_1">
      <Resources FF="1290" LUT="1707"/>
      <LocalResources FF="64"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="20" LOOP="" OPTYPE="dsqrt" PRAGMA="" RTLNAME="dsqrt_64ns_64ns_64_21_no_dsp_1_U538" SOURCE="backprop.c:175" URAM="0" VARIABLE="bias_norm"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_update_weights_1_fu_3141/dsqrt_64ns_64ns_64_21_no_dsp_1_U539" BINDMODULE="backprop_dsqrt_64ns_64ns_64_21_no_dsp_1" DEPTH="2" TYPE="resource" MODULENAME="dsqrt_64ns_64ns_64_21_no_dsp_1" DISPNAME="dsqrt_64ns_64ns_64_21_no_dsp_1_U539" RTLNAME="backprop_dsqrt_64ns_64ns_64_21_no_dsp_1">
      <Resources FF="1290" LUT="1707"/>
      <LocalResources FF="64"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="20" LOOP="" OPTYPE="dsqrt" PRAGMA="" RTLNAME="dsqrt_64ns_64ns_64_21_no_dsp_1_U539" SOURCE="backprop.c:200" URAM="0" VARIABLE="norm"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_update_weights_1_fu_3141/dsqrt_64ns_64ns_64_21_no_dsp_1_U540" BINDMODULE="backprop_dsqrt_64ns_64ns_64_21_no_dsp_1" DEPTH="2" TYPE="resource" MODULENAME="dsqrt_64ns_64ns_64_21_no_dsp_1" DISPNAME="dsqrt_64ns_64ns_64_21_no_dsp_1_U540" RTLNAME="backprop_dsqrt_64ns_64ns_64_21_no_dsp_1">
      <Resources FF="1290" LUT="1707"/>
      <LocalResources FF="64"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="20" LOOP="" OPTYPE="dsqrt" PRAGMA="" RTLNAME="dsqrt_64ns_64ns_64_21_no_dsp_1_U540" SOURCE="backprop.c:201" URAM="0" VARIABLE="bias_norm_3"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_update_weights_1_fu_3141/dsqrt_64ns_64ns_64_21_no_dsp_1_U541" BINDMODULE="backprop_dsqrt_64ns_64ns_64_21_no_dsp_1" DEPTH="2" TYPE="resource" MODULENAME="dsqrt_64ns_64ns_64_21_no_dsp_1" DISPNAME="dsqrt_64ns_64ns_64_21_no_dsp_1_U541" RTLNAME="backprop_dsqrt_64ns_64ns_64_21_no_dsp_1">
      <Resources FF="1290" LUT="1707"/>
      <LocalResources FF="64"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="20" LOOP="" OPTYPE="dsqrt" PRAGMA="" RTLNAME="dsqrt_64ns_64ns_64_21_no_dsp_1_U541" SOURCE="backprop.c:226" URAM="0" VARIABLE="norm_3"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_update_weights_1_fu_3141/dsqrt_64ns_64ns_64_21_no_dsp_1_U542" BINDMODULE="backprop_dsqrt_64ns_64ns_64_21_no_dsp_1" DEPTH="2" TYPE="resource" MODULENAME="dsqrt_64ns_64ns_64_21_no_dsp_1" DISPNAME="dsqrt_64ns_64ns_64_21_no_dsp_1_U542" RTLNAME="backprop_dsqrt_64ns_64ns_64_21_no_dsp_1">
      <Resources FF="1290" LUT="1707"/>
      <LocalResources FF="64"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="20" LOOP="" OPTYPE="dsqrt" PRAGMA="" RTLNAME="dsqrt_64ns_64ns_64_21_no_dsp_1_U542" SOURCE="backprop.c:227" URAM="0" VARIABLE="bias_norm_4"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_update_weights_1_fu_3141/grp_update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2_fu_110" DEPTH="2" TYPE="function" MODULENAME="update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2" DISPNAME="grp_update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2_fu_110" RTLNAME="backprop_update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="389" LUT="321"/>
      <LocalResources FF="387" LUT="291"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_update_weights_1_fu_3141/grp_update_weights_1_Pipeline_VITIS_LOOP_163_1_VITIS_LOOP_164_2_fu_110/flow_control_loop_pipe_sequential_init_U" BINDMODULE="backprop_flow_control_loop_pipe_sequential_init" DEPTH="3" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="backprop_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="30"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_update_weights_1_fu_3141/grp_update_weights_1_Pipeline_VITIS_LOOP_169_3_fu_119" DEPTH="2" TYPE="function" MODULENAME="update_weights_1_Pipeline_VITIS_LOOP_169_3" DISPNAME="grp_update_weights_1_Pipeline_VITIS_LOOP_169_3_fu_119" RTLNAME="backprop_update_weights_1_Pipeline_VITIS_LOOP_169_3">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="427" LUT="361"/>
      <LocalResources FF="425" LUT="344"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_update_weights_1_fu_3141/grp_update_weights_1_Pipeline_VITIS_LOOP_169_3_fu_119/flow_control_loop_pipe_sequential_init_U" BINDMODULE="backprop_flow_control_loop_pipe_sequential_init" DEPTH="3" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="backprop_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="17"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_update_weights_1_fu_3141/grp_update_weights_1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5_fu_168" DEPTH="2" TYPE="function" MODULENAME="update_weights_1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5" DISPNAME="grp_update_weights_1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5_fu_168" RTLNAME="backprop_update_weights_1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="175" LUT="226"/>
      <LocalResources FF="173" LUT="178"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_update_weights_1_fu_3141/grp_update_weights_1_Pipeline_VITIS_LOOP_177_4_VITIS_LOOP_178_5_fu_168/flow_control_loop_pipe_sequential_init_U" BINDMODULE="backprop_flow_control_loop_pipe_sequential_init" DEPTH="3" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="backprop_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="48"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_update_weights_1_fu_3141/grp_update_weights_1_Pipeline_VITIS_LOOP_182_6_fu_175" DEPTH="2" TYPE="function" MODULENAME="update_weights_1_Pipeline_VITIS_LOOP_182_6" DISPNAME="grp_update_weights_1_Pipeline_VITIS_LOOP_182_6_fu_175" RTLNAME="backprop_update_weights_1_Pipeline_VITIS_LOOP_182_6">
      <SubModules count="2">ddiv_64ns_64ns_64_22_no_dsp_1_U499 flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="2346" LUT="3287"/>
      <LocalResources FF="151" LUT="45"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_update_weights_1_fu_3141/grp_update_weights_1_Pipeline_VITIS_LOOP_182_6_fu_175/ddiv_64ns_64ns_64_22_no_dsp_1_U499" BINDMODULE="backprop_ddiv_64ns_64ns_64_22_no_dsp_1" DEPTH="3" TYPE="resource" MODULENAME="ddiv_64ns_64ns_64_22_no_dsp_1" DISPNAME="ddiv_64ns_64ns_64_22_no_dsp_1_U499" RTLNAME="backprop_ddiv_64ns_64ns_64_22_no_dsp_1">
      <Resources FF="2193" LUT="3226"/>
      <LocalResources FF="128"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ddiv" DSP="0" ID="" IMPL="fabric" LATENCY="21" LOOP="VITIS_LOOP_182_6" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_22_no_dsp_1_U499" SOURCE="backprop.c:183" URAM="0" VARIABLE="div1"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_update_weights_1_fu_3141/grp_update_weights_1_Pipeline_VITIS_LOOP_182_6_fu_175/flow_control_loop_pipe_sequential_init_U" BINDMODULE="backprop_flow_control_loop_pipe_sequential_init" DEPTH="3" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="backprop_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="16"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_update_weights_1_fu_3141/grp_update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8_fu_128" DEPTH="2" TYPE="function" MODULENAME="update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8" DISPNAME="grp_update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8_fu_128" RTLNAME="backprop_update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8">
      <SubModules count="2">dadddsub_64ns_64ns_64_5_full_dsp_1_U502 flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources DSP="3" FF="796" LUT="1074"/>
      <LocalResources FF="398" LUT="222"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_update_weights_1_fu_3141/grp_update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8_fu_128/dadddsub_64ns_64ns_64_5_full_dsp_1_U502" BINDMODULE="backprop_dadddsub_64ns_64ns_64_5_full_dsp_1" DEPTH="3" TYPE="resource" MODULENAME="dadddsub_64ns_64ns_64_5_full_dsp_1" DISPNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U502" RTLNAME="backprop_dadddsub_64ns_64ns_64_5_full_dsp_1">
      <Resources DSP="3" FF="396" LUT="801"/>
      <LocalResources FF="129" LUT="65"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_189_7_VITIS_LOOP_190_8" OPTYPE="dsub" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U502" SOURCE="backprop.c:191" URAM="0" VARIABLE="sub3"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_189_7_VITIS_LOOP_190_8" OPTYPE="dsub" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U502" SOURCE="backprop.c:192" URAM="0" VARIABLE="norm_2"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_update_weights_1_fu_3141/grp_update_weights_1_Pipeline_VITIS_LOOP_189_7_VITIS_LOOP_190_8_fu_128/flow_control_loop_pipe_sequential_init_U" BINDMODULE="backprop_flow_control_loop_pipe_sequential_init" DEPTH="3" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="backprop_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="51"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_update_weights_1_fu_3141/grp_update_weights_1_Pipeline_VITIS_LOOP_195_9_fu_137" DEPTH="2" TYPE="function" MODULENAME="update_weights_1_Pipeline_VITIS_LOOP_195_9" DISPNAME="grp_update_weights_1_Pipeline_VITIS_LOOP_195_9_fu_137" RTLNAME="backprop_update_weights_1_Pipeline_VITIS_LOOP_195_9">
      <SubModules count="2">dadddsub_64ns_64ns_64_5_full_dsp_1_U507 flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources DSP="3" FF="823" LUT="1038"/>
      <LocalResources FF="425" LUT="215"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_update_weights_1_fu_3141/grp_update_weights_1_Pipeline_VITIS_LOOP_195_9_fu_137/dadddsub_64ns_64ns_64_5_full_dsp_1_U507" BINDMODULE="backprop_dadddsub_64ns_64ns_64_5_full_dsp_1" DEPTH="3" TYPE="resource" MODULENAME="dadddsub_64ns_64ns_64_5_full_dsp_1" DISPNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U507" RTLNAME="backprop_dadddsub_64ns_64ns_64_5_full_dsp_1">
      <Resources DSP="3" FF="396" LUT="801"/>
      <LocalResources FF="129" LUT="65"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_195_9" OPTYPE="dsub" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U507" SOURCE="backprop.c:196" URAM="0" VARIABLE="sub2"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_195_9" OPTYPE="dsub" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U507" SOURCE="backprop.c:197" URAM="0" VARIABLE="bias_norm_2"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_update_weights_1_fu_3141/grp_update_weights_1_Pipeline_VITIS_LOOP_195_9_fu_137/flow_control_loop_pipe_sequential_init_U" BINDMODULE="backprop_flow_control_loop_pipe_sequential_init" DEPTH="3" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="backprop_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="22"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_update_weights_1_fu_3141/grp_update_weights_1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11_fu_182" DEPTH="2" TYPE="function" MODULENAME="update_weights_1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11" DISPNAME="grp_update_weights_1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11_fu_182" RTLNAME="backprop_update_weights_1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11">
      <SubModules count="2">ddiv_64ns_64ns_64_22_no_dsp_1_U512 flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="2377" LUT="3349"/>
      <LocalResources FF="182" LUT="75"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_update_weights_1_fu_3141/grp_update_weights_1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11_fu_182/ddiv_64ns_64ns_64_22_no_dsp_1_U512" BINDMODULE="backprop_ddiv_64ns_64ns_64_22_no_dsp_1" DEPTH="3" TYPE="resource" MODULENAME="ddiv_64ns_64ns_64_22_no_dsp_1" DISPNAME="ddiv_64ns_64ns_64_22_no_dsp_1_U512" RTLNAME="backprop_ddiv_64ns_64ns_64_22_no_dsp_1">
      <Resources FF="2193" LUT="3226"/>
      <LocalResources FF="128"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ddiv" DSP="0" ID="" IMPL="fabric" LATENCY="21" LOOP="VITIS_LOOP_203_10_VITIS_LOOP_204_11" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_22_no_dsp_1_U512" SOURCE="backprop.c:205" URAM="0" VARIABLE="div3"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_update_weights_1_fu_3141/grp_update_weights_1_Pipeline_VITIS_LOOP_203_10_VITIS_LOOP_204_11_fu_182/flow_control_loop_pipe_sequential_init_U" BINDMODULE="backprop_flow_control_loop_pipe_sequential_init" DEPTH="3" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="backprop_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="48"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_update_weights_1_fu_3141/grp_update_weights_1_Pipeline_VITIS_LOOP_208_12_fu_189" DEPTH="2" TYPE="function" MODULENAME="update_weights_1_Pipeline_VITIS_LOOP_208_12" DISPNAME="grp_update_weights_1_Pipeline_VITIS_LOOP_208_12_fu_189" RTLNAME="backprop_update_weights_1_Pipeline_VITIS_LOOP_208_12">
      <SubModules count="2">ddiv_64ns_64ns_64_22_no_dsp_1_U515 flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="2346" LUT="3287"/>
      <LocalResources FF="151" LUT="45"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_update_weights_1_fu_3141/grp_update_weights_1_Pipeline_VITIS_LOOP_208_12_fu_189/ddiv_64ns_64ns_64_22_no_dsp_1_U515" BINDMODULE="backprop_ddiv_64ns_64ns_64_22_no_dsp_1" DEPTH="3" TYPE="resource" MODULENAME="ddiv_64ns_64ns_64_22_no_dsp_1" DISPNAME="ddiv_64ns_64ns_64_22_no_dsp_1_U515" RTLNAME="backprop_ddiv_64ns_64ns_64_22_no_dsp_1">
      <Resources FF="2193" LUT="3226"/>
      <LocalResources FF="128"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ddiv" DSP="0" ID="" IMPL="fabric" LATENCY="21" LOOP="VITIS_LOOP_208_12" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_22_no_dsp_1_U515" SOURCE="backprop.c:209" URAM="0" VARIABLE="div2"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_update_weights_1_fu_3141/grp_update_weights_1_Pipeline_VITIS_LOOP_208_12_fu_189/flow_control_loop_pipe_sequential_init_U" BINDMODULE="backprop_flow_control_loop_pipe_sequential_init" DEPTH="3" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="backprop_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="16"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_update_weights_1_fu_3141/grp_update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14_fu_146" DEPTH="2" TYPE="function" MODULENAME="update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14" DISPNAME="grp_update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14_fu_146" RTLNAME="backprop_update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14">
      <SubModules count="2">dadddsub_64ns_64ns_64_5_full_dsp_1_U518 flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources DSP="3" FF="790" LUT="1009"/>
      <LocalResources FF="392" LUT="169"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_update_weights_1_fu_3141/grp_update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14_fu_146/dadddsub_64ns_64ns_64_5_full_dsp_1_U518" BINDMODULE="backprop_dadddsub_64ns_64ns_64_5_full_dsp_1" DEPTH="3" TYPE="resource" MODULENAME="dadddsub_64ns_64ns_64_5_full_dsp_1" DISPNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U518" RTLNAME="backprop_dadddsub_64ns_64ns_64_5_full_dsp_1">
      <Resources DSP="3" FF="396" LUT="801"/>
      <LocalResources FF="129" LUT="65"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_215_13_VITIS_LOOP_216_14" OPTYPE="dsub" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U518" SOURCE="backprop.c:217" URAM="0" VARIABLE="sub5"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_215_13_VITIS_LOOP_216_14" OPTYPE="dsub" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U518" SOURCE="backprop.c:218" URAM="0" VARIABLE="norm_1"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_update_weights_1_fu_3141/grp_update_weights_1_Pipeline_VITIS_LOOP_215_13_VITIS_LOOP_216_14_fu_146/flow_control_loop_pipe_sequential_init_U" BINDMODULE="backprop_flow_control_loop_pipe_sequential_init" DEPTH="3" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="backprop_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="39"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_update_weights_1_fu_3141/grp_update_weights_1_Pipeline_VITIS_LOOP_221_15_fu_155" DEPTH="2" TYPE="function" MODULENAME="update_weights_1_Pipeline_VITIS_LOOP_221_15" DISPNAME="grp_update_weights_1_Pipeline_VITIS_LOOP_221_15_fu_155" RTLNAME="backprop_update_weights_1_Pipeline_VITIS_LOOP_221_15">
      <SubModules count="3">dadddsub_64ns_64ns_64_5_full_dsp_1_U523 dmul_64ns_64ns_64_5_max_dsp_1_U524 flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources DSP="14" FF="1055" LUT="952"/>
      <LocalResources FF="408" LUT="17"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_update_weights_1_fu_3141/grp_update_weights_1_Pipeline_VITIS_LOOP_221_15_fu_155/dadddsub_64ns_64ns_64_5_full_dsp_1_U523" BINDMODULE="backprop_dadddsub_64ns_64ns_64_5_full_dsp_1" DEPTH="3" TYPE="resource" MODULENAME="dadddsub_64ns_64ns_64_5_full_dsp_1" DISPNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U523" RTLNAME="backprop_dadddsub_64ns_64ns_64_5_full_dsp_1">
      <Resources DSP="3" FF="396" LUT="770"/>
      <LocalResources FF="129" LUT="34"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_221_15" OPTYPE="dsub" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U523" SOURCE="backprop.c:222" URAM="0" VARIABLE="sub4"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_221_15" OPTYPE="dsub" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_5_full_dsp_1_U523" SOURCE="backprop.c:223" URAM="0" VARIABLE="bias_norm_1"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_update_weights_1_fu_3141/grp_update_weights_1_Pipeline_VITIS_LOOP_221_15_fu_155/dmul_64ns_64ns_64_5_max_dsp_1_U524" BINDMODULE="backprop_dmul_64ns_64ns_64_5_max_dsp_1" DEPTH="3" TYPE="resource" MODULENAME="dmul_64ns_64ns_64_5_max_dsp_1" DISPNAME="dmul_64ns_64ns_64_5_max_dsp_1_U524" RTLNAME="backprop_dmul_64ns_64ns_64_5_max_dsp_1">
      <Resources DSP="11" FF="249" LUT="160"/>
      <LocalResources FF="128" LUT="65"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="4" LOOP="VITIS_LOOP_221_15" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U524" SOURCE="backprop.c:222" URAM="0" VARIABLE="mul8"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="4" LOOP="VITIS_LOOP_221_15" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U524" SOURCE="backprop.c:223" URAM="0" VARIABLE="mul9"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_update_weights_1_fu_3141/grp_update_weights_1_Pipeline_VITIS_LOOP_221_15_fu_155/flow_control_loop_pipe_sequential_init_U" BINDMODULE="backprop_flow_control_loop_pipe_sequential_init" DEPTH="3" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="backprop_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="5"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_update_weights_1_fu_3141/grp_update_weights_1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17_fu_196" DEPTH="2" TYPE="function" MODULENAME="update_weights_1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17" DISPNAME="grp_update_weights_1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17_fu_196" RTLNAME="backprop_update_weights_1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17">
      <SubModules count="2">ddiv_64ns_64ns_64_22_no_dsp_1_U531 flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="2360" LUT="3313"/>
      <LocalResources FF="165" LUT="61"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_update_weights_1_fu_3141/grp_update_weights_1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17_fu_196/ddiv_64ns_64ns_64_22_no_dsp_1_U531" BINDMODULE="backprop_ddiv_64ns_64ns_64_22_no_dsp_1" DEPTH="3" TYPE="resource" MODULENAME="ddiv_64ns_64ns_64_22_no_dsp_1" DISPNAME="ddiv_64ns_64ns_64_22_no_dsp_1_U531" RTLNAME="backprop_ddiv_64ns_64ns_64_22_no_dsp_1">
      <Resources FF="2193" LUT="3226"/>
      <LocalResources FF="128"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ddiv" DSP="0" ID="" IMPL="fabric" LATENCY="21" LOOP="VITIS_LOOP_229_16_VITIS_LOOP_230_17" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_22_no_dsp_1_U531" SOURCE="backprop.c:231" URAM="0" VARIABLE="div5"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_update_weights_1_fu_3141/grp_update_weights_1_Pipeline_VITIS_LOOP_229_16_VITIS_LOOP_230_17_fu_196/flow_control_loop_pipe_sequential_init_U" BINDMODULE="backprop_flow_control_loop_pipe_sequential_init" DEPTH="3" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="backprop_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="26"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_update_weights_1_fu_3141/grp_update_weights_1_Pipeline_VITIS_LOOP_234_18_fu_203" DEPTH="2" TYPE="function" MODULENAME="update_weights_1_Pipeline_VITIS_LOOP_234_18" DISPNAME="grp_update_weights_1_Pipeline_VITIS_LOOP_234_18_fu_203" RTLNAME="backprop_update_weights_1_Pipeline_VITIS_LOOP_234_18">
      <SubModules count="2">ddiv_64ns_64ns_64_22_no_dsp_1_U534 flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="2333" LUT="3271"/>
      <LocalResources FF="138" LUT="39"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_update_weights_1_fu_3141/grp_update_weights_1_Pipeline_VITIS_LOOP_234_18_fu_203/ddiv_64ns_64ns_64_22_no_dsp_1_U534" BINDMODULE="backprop_ddiv_64ns_64ns_64_22_no_dsp_1" DEPTH="3" TYPE="resource" MODULENAME="ddiv_64ns_64ns_64_22_no_dsp_1" DISPNAME="ddiv_64ns_64ns_64_22_no_dsp_1_U534" RTLNAME="backprop_ddiv_64ns_64ns_64_22_no_dsp_1">
      <Resources FF="2193" LUT="3226"/>
      <LocalResources FF="128"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ddiv" DSP="0" ID="" IMPL="fabric" LATENCY="21" LOOP="VITIS_LOOP_234_18" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_22_no_dsp_1_U534" SOURCE="backprop.c:235" URAM="0" VARIABLE="div4"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_update_weights_1_fu_3141/grp_update_weights_1_Pipeline_VITIS_LOOP_234_18_fu_203/flow_control_loop_pipe_sequential_init_U" BINDMODULE="backprop_flow_control_loop_pipe_sequential_init" DEPTH="3" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="backprop_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="6"/>
    </RtlModule>
    <RtlModule CELL="inst/oracle_activations1_U" BINDMODULE="backprop_activations1_RAM_AUTO_1R1W" DEPTH="1" TYPE="resource" MODULENAME="activations1_RAM_AUTO_1R1W" DISPNAME="oracle_activations1_U" RTLNAME="backprop_activations1_RAM_AUTO_1R1W">
      <Resources BRAM="4" LUT="41"/>
      <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="oracle_activations1_U" SOURCE="backprop.c:261" URAM="0" VARIABLE="oracle_activations1"/>
    </RtlModule>
    <RtlModule CELL="inst/oracle_activations2_U" BINDMODULE="backprop_activations1_RAM_AUTO_1R1W" DEPTH="1" TYPE="resource" MODULENAME="activations1_RAM_AUTO_1R1W" DISPNAME="oracle_activations2_U" RTLNAME="backprop_activations1_RAM_AUTO_1R1W">
      <Resources BRAM="4" LUT="41"/>
      <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="oracle_activations2_U" SOURCE="backprop.c:262" URAM="0" VARIABLE="oracle_activations2"/>
    </RtlModule>
  </RtlModules>
  <TimingPaths>
    <TPATH DATAPATH_DELAY="6.139" DATAPATH_LOGIC_DELAY="5.623" DATAPATH_NET_DELAY="0.516" ENDPOINT_PIN="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP/PCIN[0]" LOGIC_LEVELS="3" MAX_FANOUT="4" SLACK="2.803" STARTPOINT_PIN="dmul_64ns_64ns_64_5_max_dsp_1_U568/din0_buf1_reg[16]/C">
      <CELL NAME="dmul_64ns_64ns_64_5_max_dsp_1_U568/din0_buf1_reg[16]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="53"/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" LINE_NUMBER="1"/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" LINE_NUMBER="1"/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" LINE_NUMBER="1"/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" LINE_NUMBER="1"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="6.139" DATAPATH_LOGIC_DELAY="5.623" DATAPATH_NET_DELAY="0.516" ENDPOINT_PIN="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP/PCIN[10]" LOGIC_LEVELS="3" MAX_FANOUT="4" SLACK="2.803" STARTPOINT_PIN="dmul_64ns_64ns_64_5_max_dsp_1_U568/din0_buf1_reg[16]/C">
      <CELL NAME="dmul_64ns_64ns_64_5_max_dsp_1_U568/din0_buf1_reg[16]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="53"/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" LINE_NUMBER="1"/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" LINE_NUMBER="1"/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" LINE_NUMBER="1"/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" LINE_NUMBER="1"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="6.139" DATAPATH_LOGIC_DELAY="5.623" DATAPATH_NET_DELAY="0.516" ENDPOINT_PIN="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP/PCIN[11]" LOGIC_LEVELS="3" MAX_FANOUT="4" SLACK="2.803" STARTPOINT_PIN="dmul_64ns_64ns_64_5_max_dsp_1_U568/din0_buf1_reg[16]/C">
      <CELL NAME="dmul_64ns_64ns_64_5_max_dsp_1_U568/din0_buf1_reg[16]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="53"/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" LINE_NUMBER="1"/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" LINE_NUMBER="1"/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" LINE_NUMBER="1"/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" LINE_NUMBER="1"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="6.139" DATAPATH_LOGIC_DELAY="5.623" DATAPATH_NET_DELAY="0.516" ENDPOINT_PIN="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP/PCIN[12]" LOGIC_LEVELS="3" MAX_FANOUT="4" SLACK="2.803" STARTPOINT_PIN="dmul_64ns_64ns_64_5_max_dsp_1_U568/din0_buf1_reg[16]/C">
      <CELL NAME="dmul_64ns_64ns_64_5_max_dsp_1_U568/din0_buf1_reg[16]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="53"/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" LINE_NUMBER="1"/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" LINE_NUMBER="1"/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" LINE_NUMBER="1"/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" LINE_NUMBER="1"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="6.139" DATAPATH_LOGIC_DELAY="5.623" DATAPATH_NET_DELAY="0.516" ENDPOINT_PIN="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP/PCIN[13]" LOGIC_LEVELS="3" MAX_FANOUT="4" SLACK="2.803" STARTPOINT_PIN="dmul_64ns_64ns_64_5_max_dsp_1_U568/din0_buf1_reg[16]/C">
      <CELL NAME="dmul_64ns_64ns_64_5_max_dsp_1_U568/din0_buf1_reg[16]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="53"/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP0/i_no_versal_es1_workaround.DSP" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" LINE_NUMBER="1"/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" LINE_NUMBER="1"/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" LINE_NUMBER="1"/>
      <CELL NAME="i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP3/i_no_versal_es1_workaround.DSP" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" LINE_NUMBER="1"/>
    </TPATH>
  </TimingPaths>
  <VivadoReportFiles>
    <ReportFile TYPE="design_analysis" PATH="verilog/report/backprop_design_analysis_synth.rpt"/>
    <ReportFile TYPE="failfast" PATH="verilog/report/backprop_failfast_synth.rpt"/>
    <ReportFile TYPE="timing" PATH="verilog/report/backprop_timing_synth.rpt"/>
    <ReportFile TYPE="timing_paths" PATH="verilog/report/backprop_timing_paths_synth.rpt"/>
    <ReportFile TYPE="utilization" PATH="verilog/report/backprop_utilization_synth.rpt"/>
    <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/backprop_utilization_hierarchical_synth.rpt"/>
  </VivadoReportFiles>
  <GeneralInfo NAME="General Information">
    <item NAME="Date" VALUE="Wed Dec 20 22:08:27 CST 2023"/>
    <item NAME="Version" VALUE="2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)"/>
    <item NAME="Project" VALUE="backprop_syn"/>
    <item NAME="Solution" VALUE="solution (Vivado IP Flow Target)"/>
    <item NAME="Product family" VALUE="virtex7"/>
    <item NAME="Target device" VALUE="xc7v585t-ffg1761-2"/>
  </GeneralInfo>
  <RunOptions NAME="Run Constraints &amp; Options">
    <General NAME="Design Constraints &amp; Options">
      <item NAME="RTL Synthesis target clock" VALUE="10 ns"/>
      <item NAME="C-Synthesis target clock" VALUE="10 ns"/>
      <item NAME="C-Synthesis uncertainty" VALUE="27%"/>
      <item NAME="config_export -ip_xdc_file" VALUE=""/>
      <item NAME="config_export -ip_xdc_ooc_file" VALUE=""/>
    </General>
    <Syn NAME="RTL Synthesis Options">
      <item NAME="config_export -vivado_synth_strategy" VALUE="default"/>
      <item NAME="config_export -vivado_synth_design_args" VALUE="-directive sdx_optimization_effort_high"/>
    </Syn>
    <Reporting NAME="Reporting Options">
      <item NAME="config_export -vivado_report_level" VALUE="2"/>
      <item NAME="config_export -vivado_max_timing_paths" VALUE="10"/>
    </Reporting>
  </RunOptions>
</profile>

