Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Mon May 19 19:35:16 2025
| Host         : georges running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Main_timing_summary_routed.rpt -pb Main_timing_summary_routed.pb -rpx Main_timing_summary_routed.rpx -warn_on_violation
| Design       : Main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2364)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6913)
5. checking no_input_delay (17)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2364)
---------------------------
 There are 28 register/latch pins with no clock driven by root clock pin: PCLOCK (HIGH)

 There are 2336 register/latch pins with no clock driven by root clock pin: div/ClockOut_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6913)
---------------------------------------------------
 There are 6913 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 6940          inf        0.000                      0                 6940           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          6940 Endpoints
Min Delay          6940 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_diex/OUTC_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_exmem/OUTB_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.268ns  (logic 8.653ns (38.858%)  route 13.615ns (61.142%))
  Logic Levels:           33  (CARRY4=20 FDRE=1 LUT2=1 LUT3=6 LUT4=2 LUT5=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDRE                         0.000     0.000 r  u_diex/OUTC_reg[1]/C
    SLICE_X38Y26         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  u_diex/OUTC_reg[1]/Q
                         net (fo=31, routed)          1.523     2.001    u_diex/EXC[1]
    SLICE_X39Y32         LUT6 (Prop_lut6_I2_O)        0.301     2.302 r  u_diex/OUTB[7]_i_11/O
                         net (fo=6, routed)           0.680     2.983    u_diex/OUTB[7]_i_11_n_0
    SLICE_X38Y33         LUT4 (Prop_lut4_I2_O)        0.124     3.107 r  u_diex/OUTB[6]_i_33/O
                         net (fo=13, routed)          0.638     3.744    u_diex/u_alu/data6[7]
    SLICE_X38Y34         LUT2 (Prop_lut2_I1_O)        0.124     3.868 r  u_diex/OUTB[6]_i_19/O
                         net (fo=1, routed)           0.532     4.401    u_diex/OUTB[6]_i_19_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.908 r  u_diex/OUTB_reg[6]_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.908    u_diex/OUTB_reg[6]_i_7_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.179 r  u_diex/OUTB_reg[6]_i_4/CO[0]
                         net (fo=12, routed)          1.185     6.364    u_diex/u_alu/data6[6]
    SLICE_X36Y32         LUT3 (Prop_lut3_I0_O)        0.373     6.737 r  u_diex/OUTB[5]_i_14/O
                         net (fo=1, routed)           0.000     6.737    u_diex/OUTB[5]_i_14_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.138 r  u_diex/OUTB_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.138    u_diex/OUTB_reg[5]_i_9_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.252 r  u_diex/OUTB_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.252    u_diex/OUTB_reg[5]_i_6_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.409 r  u_diex/OUTB_reg[5]_i_4/CO[1]
                         net (fo=12, routed)          1.636     9.045    u_diex/u_alu/data6[5]
    SLICE_X37Y29         LUT3 (Prop_lut3_I0_O)        0.329     9.374 r  u_diex/OUTB[4]_i_14/O
                         net (fo=1, routed)           0.000     9.374    u_diex/OUTB[4]_i_14_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.775 r  u_diex/OUTB_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.775    u_diex/OUTB_reg[4]_i_9_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.889 r  u_diex/OUTB_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.889    u_diex/OUTB_reg[4]_i_6_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.046 r  u_diex/OUTB_reg[4]_i_4/CO[1]
                         net (fo=12, routed)          1.021    11.067    u_diex/u_alu/data6[4]
    SLICE_X38Y30         LUT3 (Prop_lut3_I0_O)        0.329    11.396 r  u_diex/OUTB[3]_i_24/O
                         net (fo=1, routed)           0.000    11.396    u_diex/OUTB[3]_i_24_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.772 r  u_diex/OUTB_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.772    u_diex/OUTB_reg[3]_i_11_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.889 r  u_diex/OUTB_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.889    u_diex/OUTB_reg[3]_i_6_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.046 r  u_diex/OUTB_reg[3]_i_4/CO[1]
                         net (fo=12, routed)          1.521    13.567    u_diex/u_alu/data6[3]
    SLICE_X39Y29         LUT3 (Prop_lut3_I0_O)        0.332    13.899 r  u_diex/OUTB[2]_i_24/O
                         net (fo=1, routed)           0.000    13.899    u_diex/OUTB[2]_i_24_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.297 r  u_diex/OUTB_reg[2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    14.297    u_diex/OUTB_reg[2]_i_17_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.411 r  u_diex/OUTB_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.411    u_diex/OUTB_reg[2]_i_7_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.568 r  u_diex/OUTB_reg[2]_i_4__0/CO[1]
                         net (fo=12, routed)          1.313    15.882    u_diex/u_alu/data6[2]
    SLICE_X41Y28         LUT3 (Prop_lut3_I0_O)        0.329    16.211 r  u_diex/OUTB[1]_i_14/O
                         net (fo=1, routed)           0.000    16.211    u_diex/OUTB[1]_i_14_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.612 r  u_diex/OUTB_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.612    u_diex/OUTB_reg[1]_i_9_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.726 r  u_diex/OUTB_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.726    u_diex/OUTB_reg[1]_i_6_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.883 r  u_diex/OUTB_reg[1]_i_4__0/CO[1]
                         net (fo=12, routed)          1.345    18.228    u_diex/u_alu/data6[1]
    SLICE_X40Y27         LUT3 (Prop_lut3_I0_O)        0.329    18.557 r  u_diex/OUTB[0]_i_23/O
                         net (fo=1, routed)           0.000    18.557    u_diex/OUTB[0]_i_23_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.958 r  u_diex/OUTB_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.958    u_diex/OUTB_reg[0]_i_14_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.072 r  u_diex/OUTB_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.072    u_diex/OUTB_reg[0]_i_10_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.343 r  u_diex/OUTB_reg[0]_i_7/CO[0]
                         net (fo=1, routed)           0.816    20.159    u_diex/u_alu/data6[0]
    SLICE_X42Y29         LUT4 (Prop_lut4_I2_O)        0.373    20.532 r  u_diex/OUTB[0]_i_4/O
                         net (fo=1, routed)           0.304    20.836    u_mux_alu_calc/ALU_OUT[0]
    SLICE_X42Y28         LUT5 (Prop_lut5_I2_O)        0.124    20.960 r  u_mux_alu_calc/OUTB[0]_i_2/O
                         net (fo=1, routed)           0.000    20.960    u_mux_alu_calc/OUTB[0]_i_2_n_0
    SLICE_X42Y28         MUXF7 (Prop_muxf7_I0_O)      0.209    21.169 r  u_mux_alu_calc/OUTB_reg[0]_i_1/O
                         net (fo=3, routed)           1.099    22.268    u_exmem/POST_ALU_CALC_B[0]
    SLICE_X41Y23         FDRE                                         r  u_exmem/OUTB_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_diex/OUTC_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_exmem/OUTB_reg[0]_rep/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.079ns  (logic 8.653ns (39.191%)  route 13.426ns (60.809%))
  Logic Levels:           33  (CARRY4=20 FDRE=1 LUT2=1 LUT3=6 LUT4=2 LUT5=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDRE                         0.000     0.000 r  u_diex/OUTC_reg[1]/C
    SLICE_X38Y26         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  u_diex/OUTC_reg[1]/Q
                         net (fo=31, routed)          1.523     2.001    u_diex/EXC[1]
    SLICE_X39Y32         LUT6 (Prop_lut6_I2_O)        0.301     2.302 r  u_diex/OUTB[7]_i_11/O
                         net (fo=6, routed)           0.680     2.983    u_diex/OUTB[7]_i_11_n_0
    SLICE_X38Y33         LUT4 (Prop_lut4_I2_O)        0.124     3.107 r  u_diex/OUTB[6]_i_33/O
                         net (fo=13, routed)          0.638     3.744    u_diex/u_alu/data6[7]
    SLICE_X38Y34         LUT2 (Prop_lut2_I1_O)        0.124     3.868 r  u_diex/OUTB[6]_i_19/O
                         net (fo=1, routed)           0.532     4.401    u_diex/OUTB[6]_i_19_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.908 r  u_diex/OUTB_reg[6]_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.908    u_diex/OUTB_reg[6]_i_7_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.179 r  u_diex/OUTB_reg[6]_i_4/CO[0]
                         net (fo=12, routed)          1.185     6.364    u_diex/u_alu/data6[6]
    SLICE_X36Y32         LUT3 (Prop_lut3_I0_O)        0.373     6.737 r  u_diex/OUTB[5]_i_14/O
                         net (fo=1, routed)           0.000     6.737    u_diex/OUTB[5]_i_14_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.138 r  u_diex/OUTB_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.138    u_diex/OUTB_reg[5]_i_9_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.252 r  u_diex/OUTB_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.252    u_diex/OUTB_reg[5]_i_6_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.409 r  u_diex/OUTB_reg[5]_i_4/CO[1]
                         net (fo=12, routed)          1.636     9.045    u_diex/u_alu/data6[5]
    SLICE_X37Y29         LUT3 (Prop_lut3_I0_O)        0.329     9.374 r  u_diex/OUTB[4]_i_14/O
                         net (fo=1, routed)           0.000     9.374    u_diex/OUTB[4]_i_14_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.775 r  u_diex/OUTB_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.775    u_diex/OUTB_reg[4]_i_9_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.889 r  u_diex/OUTB_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.889    u_diex/OUTB_reg[4]_i_6_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.046 r  u_diex/OUTB_reg[4]_i_4/CO[1]
                         net (fo=12, routed)          1.021    11.067    u_diex/u_alu/data6[4]
    SLICE_X38Y30         LUT3 (Prop_lut3_I0_O)        0.329    11.396 r  u_diex/OUTB[3]_i_24/O
                         net (fo=1, routed)           0.000    11.396    u_diex/OUTB[3]_i_24_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.772 r  u_diex/OUTB_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.772    u_diex/OUTB_reg[3]_i_11_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.889 r  u_diex/OUTB_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.889    u_diex/OUTB_reg[3]_i_6_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.046 r  u_diex/OUTB_reg[3]_i_4/CO[1]
                         net (fo=12, routed)          1.521    13.567    u_diex/u_alu/data6[3]
    SLICE_X39Y29         LUT3 (Prop_lut3_I0_O)        0.332    13.899 r  u_diex/OUTB[2]_i_24/O
                         net (fo=1, routed)           0.000    13.899    u_diex/OUTB[2]_i_24_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.297 r  u_diex/OUTB_reg[2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    14.297    u_diex/OUTB_reg[2]_i_17_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.411 r  u_diex/OUTB_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.411    u_diex/OUTB_reg[2]_i_7_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.568 r  u_diex/OUTB_reg[2]_i_4__0/CO[1]
                         net (fo=12, routed)          1.313    15.882    u_diex/u_alu/data6[2]
    SLICE_X41Y28         LUT3 (Prop_lut3_I0_O)        0.329    16.211 r  u_diex/OUTB[1]_i_14/O
                         net (fo=1, routed)           0.000    16.211    u_diex/OUTB[1]_i_14_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.612 r  u_diex/OUTB_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.612    u_diex/OUTB_reg[1]_i_9_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.726 r  u_diex/OUTB_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.726    u_diex/OUTB_reg[1]_i_6_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.883 r  u_diex/OUTB_reg[1]_i_4__0/CO[1]
                         net (fo=12, routed)          1.345    18.228    u_diex/u_alu/data6[1]
    SLICE_X40Y27         LUT3 (Prop_lut3_I0_O)        0.329    18.557 r  u_diex/OUTB[0]_i_23/O
                         net (fo=1, routed)           0.000    18.557    u_diex/OUTB[0]_i_23_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.958 r  u_diex/OUTB_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.958    u_diex/OUTB_reg[0]_i_14_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.072 r  u_diex/OUTB_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.072    u_diex/OUTB_reg[0]_i_10_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.343 r  u_diex/OUTB_reg[0]_i_7/CO[0]
                         net (fo=1, routed)           0.816    20.159    u_diex/u_alu/data6[0]
    SLICE_X42Y29         LUT4 (Prop_lut4_I2_O)        0.373    20.532 r  u_diex/OUTB[0]_i_4/O
                         net (fo=1, routed)           0.304    20.836    u_mux_alu_calc/ALU_OUT[0]
    SLICE_X42Y28         LUT5 (Prop_lut5_I2_O)        0.124    20.960 r  u_mux_alu_calc/OUTB[0]_i_2/O
                         net (fo=1, routed)           0.000    20.960    u_mux_alu_calc/OUTB[0]_i_2_n_0
    SLICE_X42Y28         MUXF7 (Prop_muxf7_I0_O)      0.209    21.169 r  u_mux_alu_calc/OUTB_reg[0]_i_1/O
                         net (fo=3, routed)           0.910    22.079    u_exmem/POST_ALU_CALC_B[0]
    SLICE_X41Y23         FDRE                                         r  u_exmem/OUTB_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_diex/OUTC_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_exmem/OUTB_reg[0]_rep__0/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.884ns  (logic 8.653ns (39.540%)  route 13.231ns (60.460%))
  Logic Levels:           33  (CARRY4=20 FDRE=1 LUT2=1 LUT3=6 LUT4=2 LUT5=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDRE                         0.000     0.000 r  u_diex/OUTC_reg[1]/C
    SLICE_X38Y26         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  u_diex/OUTC_reg[1]/Q
                         net (fo=31, routed)          1.523     2.001    u_diex/EXC[1]
    SLICE_X39Y32         LUT6 (Prop_lut6_I2_O)        0.301     2.302 r  u_diex/OUTB[7]_i_11/O
                         net (fo=6, routed)           0.680     2.983    u_diex/OUTB[7]_i_11_n_0
    SLICE_X38Y33         LUT4 (Prop_lut4_I2_O)        0.124     3.107 r  u_diex/OUTB[6]_i_33/O
                         net (fo=13, routed)          0.638     3.744    u_diex/u_alu/data6[7]
    SLICE_X38Y34         LUT2 (Prop_lut2_I1_O)        0.124     3.868 r  u_diex/OUTB[6]_i_19/O
                         net (fo=1, routed)           0.532     4.401    u_diex/OUTB[6]_i_19_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.908 r  u_diex/OUTB_reg[6]_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.908    u_diex/OUTB_reg[6]_i_7_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.179 r  u_diex/OUTB_reg[6]_i_4/CO[0]
                         net (fo=12, routed)          1.185     6.364    u_diex/u_alu/data6[6]
    SLICE_X36Y32         LUT3 (Prop_lut3_I0_O)        0.373     6.737 r  u_diex/OUTB[5]_i_14/O
                         net (fo=1, routed)           0.000     6.737    u_diex/OUTB[5]_i_14_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.138 r  u_diex/OUTB_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.138    u_diex/OUTB_reg[5]_i_9_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.252 r  u_diex/OUTB_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.252    u_diex/OUTB_reg[5]_i_6_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.409 r  u_diex/OUTB_reg[5]_i_4/CO[1]
                         net (fo=12, routed)          1.636     9.045    u_diex/u_alu/data6[5]
    SLICE_X37Y29         LUT3 (Prop_lut3_I0_O)        0.329     9.374 r  u_diex/OUTB[4]_i_14/O
                         net (fo=1, routed)           0.000     9.374    u_diex/OUTB[4]_i_14_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.775 r  u_diex/OUTB_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.775    u_diex/OUTB_reg[4]_i_9_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.889 r  u_diex/OUTB_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.889    u_diex/OUTB_reg[4]_i_6_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.046 r  u_diex/OUTB_reg[4]_i_4/CO[1]
                         net (fo=12, routed)          1.021    11.067    u_diex/u_alu/data6[4]
    SLICE_X38Y30         LUT3 (Prop_lut3_I0_O)        0.329    11.396 r  u_diex/OUTB[3]_i_24/O
                         net (fo=1, routed)           0.000    11.396    u_diex/OUTB[3]_i_24_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.772 r  u_diex/OUTB_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.772    u_diex/OUTB_reg[3]_i_11_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.889 r  u_diex/OUTB_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.889    u_diex/OUTB_reg[3]_i_6_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.046 r  u_diex/OUTB_reg[3]_i_4/CO[1]
                         net (fo=12, routed)          1.521    13.567    u_diex/u_alu/data6[3]
    SLICE_X39Y29         LUT3 (Prop_lut3_I0_O)        0.332    13.899 r  u_diex/OUTB[2]_i_24/O
                         net (fo=1, routed)           0.000    13.899    u_diex/OUTB[2]_i_24_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.297 r  u_diex/OUTB_reg[2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    14.297    u_diex/OUTB_reg[2]_i_17_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.411 r  u_diex/OUTB_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.411    u_diex/OUTB_reg[2]_i_7_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.568 r  u_diex/OUTB_reg[2]_i_4__0/CO[1]
                         net (fo=12, routed)          1.313    15.882    u_diex/u_alu/data6[2]
    SLICE_X41Y28         LUT3 (Prop_lut3_I0_O)        0.329    16.211 r  u_diex/OUTB[1]_i_14/O
                         net (fo=1, routed)           0.000    16.211    u_diex/OUTB[1]_i_14_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.612 r  u_diex/OUTB_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.612    u_diex/OUTB_reg[1]_i_9_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.726 r  u_diex/OUTB_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.726    u_diex/OUTB_reg[1]_i_6_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.883 r  u_diex/OUTB_reg[1]_i_4__0/CO[1]
                         net (fo=12, routed)          1.345    18.228    u_diex/u_alu/data6[1]
    SLICE_X40Y27         LUT3 (Prop_lut3_I0_O)        0.329    18.557 r  u_diex/OUTB[0]_i_23/O
                         net (fo=1, routed)           0.000    18.557    u_diex/OUTB[0]_i_23_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.958 r  u_diex/OUTB_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.958    u_diex/OUTB_reg[0]_i_14_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.072 r  u_diex/OUTB_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.072    u_diex/OUTB_reg[0]_i_10_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.343 r  u_diex/OUTB_reg[0]_i_7/CO[0]
                         net (fo=1, routed)           0.816    20.159    u_diex/u_alu/data6[0]
    SLICE_X42Y29         LUT4 (Prop_lut4_I2_O)        0.373    20.532 r  u_diex/OUTB[0]_i_4/O
                         net (fo=1, routed)           0.304    20.836    u_mux_alu_calc/ALU_OUT[0]
    SLICE_X42Y28         LUT5 (Prop_lut5_I2_O)        0.124    20.960 r  u_mux_alu_calc/OUTB[0]_i_2/O
                         net (fo=1, routed)           0.000    20.960    u_mux_alu_calc/OUTB[0]_i_2_n_0
    SLICE_X42Y28         MUXF7 (Prop_muxf7_I0_O)      0.209    21.169 r  u_mux_alu_calc/OUTB_reg[0]_i_1/O
                         net (fo=3, routed)           0.715    21.884    u_exmem/POST_ALU_CALC_B[0]
    SLICE_X40Y23         FDRE                                         r  u_exmem/OUTB_reg[0]_rep__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_diex/OUTC_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_exmem/OUTB_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.840ns  (logic 7.285ns (38.668%)  route 11.555ns (61.332%))
  Logic Levels:           28  (CARRY4=17 FDRE=1 LUT2=1 LUT3=5 LUT4=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDRE                         0.000     0.000 r  u_diex/OUTC_reg[1]/C
    SLICE_X38Y26         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  u_diex/OUTC_reg[1]/Q
                         net (fo=31, routed)          1.523     2.001    u_diex/EXC[1]
    SLICE_X39Y32         LUT6 (Prop_lut6_I2_O)        0.301     2.302 r  u_diex/OUTB[7]_i_11/O
                         net (fo=6, routed)           0.680     2.983    u_diex/OUTB[7]_i_11_n_0
    SLICE_X38Y33         LUT4 (Prop_lut4_I2_O)        0.124     3.107 r  u_diex/OUTB[6]_i_33/O
                         net (fo=13, routed)          0.638     3.744    u_diex/u_alu/data6[7]
    SLICE_X38Y34         LUT2 (Prop_lut2_I1_O)        0.124     3.868 r  u_diex/OUTB[6]_i_19/O
                         net (fo=1, routed)           0.532     4.401    u_diex/OUTB[6]_i_19_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.908 r  u_diex/OUTB_reg[6]_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.908    u_diex/OUTB_reg[6]_i_7_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.179 r  u_diex/OUTB_reg[6]_i_4/CO[0]
                         net (fo=12, routed)          1.185     6.364    u_diex/u_alu/data6[6]
    SLICE_X36Y32         LUT3 (Prop_lut3_I0_O)        0.373     6.737 r  u_diex/OUTB[5]_i_14/O
                         net (fo=1, routed)           0.000     6.737    u_diex/OUTB[5]_i_14_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.138 r  u_diex/OUTB_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.138    u_diex/OUTB_reg[5]_i_9_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.252 r  u_diex/OUTB_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.252    u_diex/OUTB_reg[5]_i_6_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.409 r  u_diex/OUTB_reg[5]_i_4/CO[1]
                         net (fo=12, routed)          1.636     9.045    u_diex/u_alu/data6[5]
    SLICE_X37Y29         LUT3 (Prop_lut3_I0_O)        0.329     9.374 r  u_diex/OUTB[4]_i_14/O
                         net (fo=1, routed)           0.000     9.374    u_diex/OUTB[4]_i_14_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.775 r  u_diex/OUTB_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.775    u_diex/OUTB_reg[4]_i_9_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.889 r  u_diex/OUTB_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.889    u_diex/OUTB_reg[4]_i_6_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.046 r  u_diex/OUTB_reg[4]_i_4/CO[1]
                         net (fo=12, routed)          1.021    11.067    u_diex/u_alu/data6[4]
    SLICE_X38Y30         LUT3 (Prop_lut3_I0_O)        0.329    11.396 r  u_diex/OUTB[3]_i_24/O
                         net (fo=1, routed)           0.000    11.396    u_diex/OUTB[3]_i_24_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.772 r  u_diex/OUTB_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.772    u_diex/OUTB_reg[3]_i_11_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.889 r  u_diex/OUTB_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.889    u_diex/OUTB_reg[3]_i_6_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.046 r  u_diex/OUTB_reg[3]_i_4/CO[1]
                         net (fo=12, routed)          1.521    13.567    u_diex/u_alu/data6[3]
    SLICE_X39Y29         LUT3 (Prop_lut3_I0_O)        0.332    13.899 r  u_diex/OUTB[2]_i_24/O
                         net (fo=1, routed)           0.000    13.899    u_diex/OUTB[2]_i_24_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.297 r  u_diex/OUTB_reg[2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    14.297    u_diex/OUTB_reg[2]_i_17_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.411 r  u_diex/OUTB_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.411    u_diex/OUTB_reg[2]_i_7_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.568 r  u_diex/OUTB_reg[2]_i_4__0/CO[1]
                         net (fo=12, routed)          1.313    15.882    u_diex/u_alu/data6[2]
    SLICE_X41Y28         LUT3 (Prop_lut3_I0_O)        0.329    16.211 r  u_diex/OUTB[1]_i_14/O
                         net (fo=1, routed)           0.000    16.211    u_diex/OUTB[1]_i_14_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.612 r  u_diex/OUTB_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.612    u_diex/OUTB_reg[1]_i_9_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.726 r  u_diex/OUTB_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.726    u_diex/OUTB_reg[1]_i_6_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.883 r  u_diex/OUTB_reg[1]_i_4__0/CO[1]
                         net (fo=12, routed)          0.668    17.550    u_diex/u_alu/data6[1]
    SLICE_X40Y30         LUT4 (Prop_lut4_I2_O)        0.329    17.879 r  u_diex/OUTB[1]_i_2/O
                         net (fo=3, routed)           0.837    18.716    u_mux_alu_calc/ALU_OUT[1]
    SLICE_X40Y23         LUT6 (Prop_lut6_I3_O)        0.124    18.840 r  u_mux_alu_calc/OUTB[1]_i_1/O
                         net (fo=1, routed)           0.000    18.840    u_exmem/POST_ALU_CALC_B[1]
    SLICE_X40Y23         FDRE                                         r  u_exmem/OUTB_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_diex/OUTC_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_exmem/OUTB_reg[1]_rep/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.833ns  (logic 7.285ns (38.682%)  route 11.548ns (61.318%))
  Logic Levels:           28  (CARRY4=17 FDRE=1 LUT2=1 LUT3=5 LUT4=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDRE                         0.000     0.000 r  u_diex/OUTC_reg[1]/C
    SLICE_X38Y26         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  u_diex/OUTC_reg[1]/Q
                         net (fo=31, routed)          1.523     2.001    u_diex/EXC[1]
    SLICE_X39Y32         LUT6 (Prop_lut6_I2_O)        0.301     2.302 r  u_diex/OUTB[7]_i_11/O
                         net (fo=6, routed)           0.680     2.983    u_diex/OUTB[7]_i_11_n_0
    SLICE_X38Y33         LUT4 (Prop_lut4_I2_O)        0.124     3.107 r  u_diex/OUTB[6]_i_33/O
                         net (fo=13, routed)          0.638     3.744    u_diex/u_alu/data6[7]
    SLICE_X38Y34         LUT2 (Prop_lut2_I1_O)        0.124     3.868 r  u_diex/OUTB[6]_i_19/O
                         net (fo=1, routed)           0.532     4.401    u_diex/OUTB[6]_i_19_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.908 r  u_diex/OUTB_reg[6]_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.908    u_diex/OUTB_reg[6]_i_7_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.179 r  u_diex/OUTB_reg[6]_i_4/CO[0]
                         net (fo=12, routed)          1.185     6.364    u_diex/u_alu/data6[6]
    SLICE_X36Y32         LUT3 (Prop_lut3_I0_O)        0.373     6.737 r  u_diex/OUTB[5]_i_14/O
                         net (fo=1, routed)           0.000     6.737    u_diex/OUTB[5]_i_14_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.138 r  u_diex/OUTB_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.138    u_diex/OUTB_reg[5]_i_9_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.252 r  u_diex/OUTB_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.252    u_diex/OUTB_reg[5]_i_6_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.409 r  u_diex/OUTB_reg[5]_i_4/CO[1]
                         net (fo=12, routed)          1.636     9.045    u_diex/u_alu/data6[5]
    SLICE_X37Y29         LUT3 (Prop_lut3_I0_O)        0.329     9.374 r  u_diex/OUTB[4]_i_14/O
                         net (fo=1, routed)           0.000     9.374    u_diex/OUTB[4]_i_14_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.775 r  u_diex/OUTB_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.775    u_diex/OUTB_reg[4]_i_9_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.889 r  u_diex/OUTB_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.889    u_diex/OUTB_reg[4]_i_6_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.046 r  u_diex/OUTB_reg[4]_i_4/CO[1]
                         net (fo=12, routed)          1.021    11.067    u_diex/u_alu/data6[4]
    SLICE_X38Y30         LUT3 (Prop_lut3_I0_O)        0.329    11.396 r  u_diex/OUTB[3]_i_24/O
                         net (fo=1, routed)           0.000    11.396    u_diex/OUTB[3]_i_24_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.772 r  u_diex/OUTB_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.772    u_diex/OUTB_reg[3]_i_11_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.889 r  u_diex/OUTB_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.889    u_diex/OUTB_reg[3]_i_6_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.046 r  u_diex/OUTB_reg[3]_i_4/CO[1]
                         net (fo=12, routed)          1.521    13.567    u_diex/u_alu/data6[3]
    SLICE_X39Y29         LUT3 (Prop_lut3_I0_O)        0.332    13.899 r  u_diex/OUTB[2]_i_24/O
                         net (fo=1, routed)           0.000    13.899    u_diex/OUTB[2]_i_24_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.297 r  u_diex/OUTB_reg[2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    14.297    u_diex/OUTB_reg[2]_i_17_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.411 r  u_diex/OUTB_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.411    u_diex/OUTB_reg[2]_i_7_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.568 r  u_diex/OUTB_reg[2]_i_4__0/CO[1]
                         net (fo=12, routed)          1.313    15.882    u_diex/u_alu/data6[2]
    SLICE_X41Y28         LUT3 (Prop_lut3_I0_O)        0.329    16.211 r  u_diex/OUTB[1]_i_14/O
                         net (fo=1, routed)           0.000    16.211    u_diex/OUTB[1]_i_14_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.612 r  u_diex/OUTB_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.612    u_diex/OUTB_reg[1]_i_9_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.726 r  u_diex/OUTB_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.726    u_diex/OUTB_reg[1]_i_6_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.883 r  u_diex/OUTB_reg[1]_i_4__0/CO[1]
                         net (fo=12, routed)          0.668    17.550    u_diex/u_alu/data6[1]
    SLICE_X40Y30         LUT4 (Prop_lut4_I2_O)        0.329    17.879 r  u_diex/OUTB[1]_i_2/O
                         net (fo=3, routed)           0.830    18.709    u_mux_alu_calc/ALU_OUT[1]
    SLICE_X40Y23         LUT6 (Prop_lut6_I3_O)        0.124    18.833 r  u_mux_alu_calc/OUTB[1]_rep_i_1/O
                         net (fo=1, routed)           0.000    18.833    u_exmem/OUTB_reg[1]_rep_0
    SLICE_X40Y23         FDRE                                         r  u_exmem/OUTB_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_diex/OUTC_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_exmem/OUTB_reg[1]_rep__0/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.829ns  (logic 7.285ns (38.691%)  route 11.544ns (61.309%))
  Logic Levels:           28  (CARRY4=17 FDRE=1 LUT2=1 LUT3=5 LUT4=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDRE                         0.000     0.000 r  u_diex/OUTC_reg[1]/C
    SLICE_X38Y26         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  u_diex/OUTC_reg[1]/Q
                         net (fo=31, routed)          1.523     2.001    u_diex/EXC[1]
    SLICE_X39Y32         LUT6 (Prop_lut6_I2_O)        0.301     2.302 r  u_diex/OUTB[7]_i_11/O
                         net (fo=6, routed)           0.680     2.983    u_diex/OUTB[7]_i_11_n_0
    SLICE_X38Y33         LUT4 (Prop_lut4_I2_O)        0.124     3.107 r  u_diex/OUTB[6]_i_33/O
                         net (fo=13, routed)          0.638     3.744    u_diex/u_alu/data6[7]
    SLICE_X38Y34         LUT2 (Prop_lut2_I1_O)        0.124     3.868 r  u_diex/OUTB[6]_i_19/O
                         net (fo=1, routed)           0.532     4.401    u_diex/OUTB[6]_i_19_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.908 r  u_diex/OUTB_reg[6]_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.908    u_diex/OUTB_reg[6]_i_7_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.179 r  u_diex/OUTB_reg[6]_i_4/CO[0]
                         net (fo=12, routed)          1.185     6.364    u_diex/u_alu/data6[6]
    SLICE_X36Y32         LUT3 (Prop_lut3_I0_O)        0.373     6.737 r  u_diex/OUTB[5]_i_14/O
                         net (fo=1, routed)           0.000     6.737    u_diex/OUTB[5]_i_14_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.138 r  u_diex/OUTB_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.138    u_diex/OUTB_reg[5]_i_9_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.252 r  u_diex/OUTB_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.252    u_diex/OUTB_reg[5]_i_6_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.409 r  u_diex/OUTB_reg[5]_i_4/CO[1]
                         net (fo=12, routed)          1.636     9.045    u_diex/u_alu/data6[5]
    SLICE_X37Y29         LUT3 (Prop_lut3_I0_O)        0.329     9.374 r  u_diex/OUTB[4]_i_14/O
                         net (fo=1, routed)           0.000     9.374    u_diex/OUTB[4]_i_14_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.775 r  u_diex/OUTB_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.775    u_diex/OUTB_reg[4]_i_9_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.889 r  u_diex/OUTB_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.889    u_diex/OUTB_reg[4]_i_6_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.046 r  u_diex/OUTB_reg[4]_i_4/CO[1]
                         net (fo=12, routed)          1.021    11.067    u_diex/u_alu/data6[4]
    SLICE_X38Y30         LUT3 (Prop_lut3_I0_O)        0.329    11.396 r  u_diex/OUTB[3]_i_24/O
                         net (fo=1, routed)           0.000    11.396    u_diex/OUTB[3]_i_24_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.772 r  u_diex/OUTB_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.772    u_diex/OUTB_reg[3]_i_11_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.889 r  u_diex/OUTB_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.889    u_diex/OUTB_reg[3]_i_6_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.046 r  u_diex/OUTB_reg[3]_i_4/CO[1]
                         net (fo=12, routed)          1.521    13.567    u_diex/u_alu/data6[3]
    SLICE_X39Y29         LUT3 (Prop_lut3_I0_O)        0.332    13.899 r  u_diex/OUTB[2]_i_24/O
                         net (fo=1, routed)           0.000    13.899    u_diex/OUTB[2]_i_24_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.297 r  u_diex/OUTB_reg[2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    14.297    u_diex/OUTB_reg[2]_i_17_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.411 r  u_diex/OUTB_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.411    u_diex/OUTB_reg[2]_i_7_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.568 r  u_diex/OUTB_reg[2]_i_4__0/CO[1]
                         net (fo=12, routed)          1.313    15.882    u_diex/u_alu/data6[2]
    SLICE_X41Y28         LUT3 (Prop_lut3_I0_O)        0.329    16.211 r  u_diex/OUTB[1]_i_14/O
                         net (fo=1, routed)           0.000    16.211    u_diex/OUTB[1]_i_14_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.612 r  u_diex/OUTB_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.612    u_diex/OUTB_reg[1]_i_9_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.726 r  u_diex/OUTB_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.726    u_diex/OUTB_reg[1]_i_6_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.883 r  u_diex/OUTB_reg[1]_i_4__0/CO[1]
                         net (fo=12, routed)          0.668    17.550    u_diex/u_alu/data6[1]
    SLICE_X40Y30         LUT4 (Prop_lut4_I2_O)        0.329    17.879 r  u_diex/OUTB[1]_i_2/O
                         net (fo=3, routed)           0.825    18.705    u_mux_alu_calc/ALU_OUT[1]
    SLICE_X40Y23         LUT6 (Prop_lut6_I3_O)        0.124    18.829 r  u_mux_alu_calc/OUTB[1]_rep__0_i_1/O
                         net (fo=1, routed)           0.000    18.829    u_exmem/OUTB_reg[1]_rep__0_0
    SLICE_X40Y23         FDRE                                         r  u_exmem/OUTB_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_diex/OUTC_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_exmem/OUTB_reg[2]_rep/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.788ns  (logic 6.284ns (37.431%)  route 10.504ns (62.569%))
  Logic Levels:           24  (CARRY4=14 FDRE=1 LUT2=1 LUT3=4 LUT4=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDRE                         0.000     0.000 r  u_diex/OUTC_reg[1]/C
    SLICE_X38Y26         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  u_diex/OUTC_reg[1]/Q
                         net (fo=31, routed)          1.523     2.001    u_diex/EXC[1]
    SLICE_X39Y32         LUT6 (Prop_lut6_I2_O)        0.301     2.302 r  u_diex/OUTB[7]_i_11/O
                         net (fo=6, routed)           0.680     2.983    u_diex/OUTB[7]_i_11_n_0
    SLICE_X38Y33         LUT4 (Prop_lut4_I2_O)        0.124     3.107 r  u_diex/OUTB[6]_i_33/O
                         net (fo=13, routed)          0.638     3.744    u_diex/u_alu/data6[7]
    SLICE_X38Y34         LUT2 (Prop_lut2_I1_O)        0.124     3.868 r  u_diex/OUTB[6]_i_19/O
                         net (fo=1, routed)           0.532     4.401    u_diex/OUTB[6]_i_19_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.908 r  u_diex/OUTB_reg[6]_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.908    u_diex/OUTB_reg[6]_i_7_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.179 r  u_diex/OUTB_reg[6]_i_4/CO[0]
                         net (fo=12, routed)          1.185     6.364    u_diex/u_alu/data6[6]
    SLICE_X36Y32         LUT3 (Prop_lut3_I0_O)        0.373     6.737 r  u_diex/OUTB[5]_i_14/O
                         net (fo=1, routed)           0.000     6.737    u_diex/OUTB[5]_i_14_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.138 r  u_diex/OUTB_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.138    u_diex/OUTB_reg[5]_i_9_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.252 r  u_diex/OUTB_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.252    u_diex/OUTB_reg[5]_i_6_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.409 r  u_diex/OUTB_reg[5]_i_4/CO[1]
                         net (fo=12, routed)          1.636     9.045    u_diex/u_alu/data6[5]
    SLICE_X37Y29         LUT3 (Prop_lut3_I0_O)        0.329     9.374 r  u_diex/OUTB[4]_i_14/O
                         net (fo=1, routed)           0.000     9.374    u_diex/OUTB[4]_i_14_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.775 r  u_diex/OUTB_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.775    u_diex/OUTB_reg[4]_i_9_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.889 r  u_diex/OUTB_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.889    u_diex/OUTB_reg[4]_i_6_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.046 r  u_diex/OUTB_reg[4]_i_4/CO[1]
                         net (fo=12, routed)          1.021    11.067    u_diex/u_alu/data6[4]
    SLICE_X38Y30         LUT3 (Prop_lut3_I0_O)        0.329    11.396 r  u_diex/OUTB[3]_i_24/O
                         net (fo=1, routed)           0.000    11.396    u_diex/OUTB[3]_i_24_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.772 r  u_diex/OUTB_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.772    u_diex/OUTB_reg[3]_i_11_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.889 r  u_diex/OUTB_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.889    u_diex/OUTB_reg[3]_i_6_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.046 r  u_diex/OUTB_reg[3]_i_4/CO[1]
                         net (fo=12, routed)          1.521    13.567    u_diex/u_alu/data6[3]
    SLICE_X39Y29         LUT3 (Prop_lut3_I0_O)        0.332    13.899 r  u_diex/OUTB[2]_i_24/O
                         net (fo=1, routed)           0.000    13.899    u_diex/OUTB[2]_i_24_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.297 r  u_diex/OUTB_reg[2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    14.297    u_diex/OUTB_reg[2]_i_17_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.411 r  u_diex/OUTB_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.411    u_diex/OUTB_reg[2]_i_7_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.568 r  u_diex/OUTB_reg[2]_i_4__0/CO[1]
                         net (fo=12, routed)          0.323    14.891    u_diex/u_alu/data6[2]
    SLICE_X40Y31         LUT4 (Prop_lut4_I2_O)        0.329    15.220 r  u_diex/OUTB[2]_i_2/O
                         net (fo=3, routed)           1.444    16.664    u_mux_alu_calc/ALU_OUT[2]
    SLICE_X41Y25         LUT6 (Prop_lut6_I3_O)        0.124    16.788 r  u_mux_alu_calc/OUTB[2]_rep_i_1/O
                         net (fo=1, routed)           0.000    16.788    u_exmem/OUTB_reg[2]_rep_0
    SLICE_X41Y25         FDRE                                         r  u_exmem/OUTB_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_diex/OUTC_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_exmem/OUTB_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.657ns  (logic 6.284ns (37.725%)  route 10.373ns (62.275%))
  Logic Levels:           24  (CARRY4=14 FDRE=1 LUT2=1 LUT3=4 LUT4=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDRE                         0.000     0.000 r  u_diex/OUTC_reg[1]/C
    SLICE_X38Y26         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  u_diex/OUTC_reg[1]/Q
                         net (fo=31, routed)          1.523     2.001    u_diex/EXC[1]
    SLICE_X39Y32         LUT6 (Prop_lut6_I2_O)        0.301     2.302 r  u_diex/OUTB[7]_i_11/O
                         net (fo=6, routed)           0.680     2.983    u_diex/OUTB[7]_i_11_n_0
    SLICE_X38Y33         LUT4 (Prop_lut4_I2_O)        0.124     3.107 r  u_diex/OUTB[6]_i_33/O
                         net (fo=13, routed)          0.638     3.744    u_diex/u_alu/data6[7]
    SLICE_X38Y34         LUT2 (Prop_lut2_I1_O)        0.124     3.868 r  u_diex/OUTB[6]_i_19/O
                         net (fo=1, routed)           0.532     4.401    u_diex/OUTB[6]_i_19_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.908 r  u_diex/OUTB_reg[6]_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.908    u_diex/OUTB_reg[6]_i_7_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.179 r  u_diex/OUTB_reg[6]_i_4/CO[0]
                         net (fo=12, routed)          1.185     6.364    u_diex/u_alu/data6[6]
    SLICE_X36Y32         LUT3 (Prop_lut3_I0_O)        0.373     6.737 r  u_diex/OUTB[5]_i_14/O
                         net (fo=1, routed)           0.000     6.737    u_diex/OUTB[5]_i_14_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.138 r  u_diex/OUTB_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.138    u_diex/OUTB_reg[5]_i_9_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.252 r  u_diex/OUTB_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.252    u_diex/OUTB_reg[5]_i_6_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.409 r  u_diex/OUTB_reg[5]_i_4/CO[1]
                         net (fo=12, routed)          1.636     9.045    u_diex/u_alu/data6[5]
    SLICE_X37Y29         LUT3 (Prop_lut3_I0_O)        0.329     9.374 r  u_diex/OUTB[4]_i_14/O
                         net (fo=1, routed)           0.000     9.374    u_diex/OUTB[4]_i_14_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.775 r  u_diex/OUTB_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.775    u_diex/OUTB_reg[4]_i_9_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.889 r  u_diex/OUTB_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.889    u_diex/OUTB_reg[4]_i_6_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.046 r  u_diex/OUTB_reg[4]_i_4/CO[1]
                         net (fo=12, routed)          1.021    11.067    u_diex/u_alu/data6[4]
    SLICE_X38Y30         LUT3 (Prop_lut3_I0_O)        0.329    11.396 r  u_diex/OUTB[3]_i_24/O
                         net (fo=1, routed)           0.000    11.396    u_diex/OUTB[3]_i_24_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.772 r  u_diex/OUTB_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.772    u_diex/OUTB_reg[3]_i_11_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.889 r  u_diex/OUTB_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.889    u_diex/OUTB_reg[3]_i_6_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.046 r  u_diex/OUTB_reg[3]_i_4/CO[1]
                         net (fo=12, routed)          1.521    13.567    u_diex/u_alu/data6[3]
    SLICE_X39Y29         LUT3 (Prop_lut3_I0_O)        0.332    13.899 r  u_diex/OUTB[2]_i_24/O
                         net (fo=1, routed)           0.000    13.899    u_diex/OUTB[2]_i_24_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.297 r  u_diex/OUTB_reg[2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    14.297    u_diex/OUTB_reg[2]_i_17_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.411 r  u_diex/OUTB_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.411    u_diex/OUTB_reg[2]_i_7_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.568 r  u_diex/OUTB_reg[2]_i_4__0/CO[1]
                         net (fo=12, routed)          0.323    14.891    u_diex/u_alu/data6[2]
    SLICE_X40Y31         LUT4 (Prop_lut4_I2_O)        0.329    15.220 r  u_diex/OUTB[2]_i_2/O
                         net (fo=3, routed)           1.313    16.533    u_mux_alu_calc/ALU_OUT[2]
    SLICE_X40Y26         LUT6 (Prop_lut6_I3_O)        0.124    16.657 r  u_mux_alu_calc/OUTB[2]_i_1/O
                         net (fo=1, routed)           0.000    16.657    u_exmem/POST_ALU_CALC_B[2]
    SLICE_X40Y26         FDRE                                         r  u_exmem/OUTB_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_diex/OUTC_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_exmem/OUTB_reg[2]_rep__0/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.947ns  (logic 6.284ns (39.405%)  route 9.663ns (60.595%))
  Logic Levels:           24  (CARRY4=14 FDRE=1 LUT2=1 LUT3=4 LUT4=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDRE                         0.000     0.000 r  u_diex/OUTC_reg[1]/C
    SLICE_X38Y26         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  u_diex/OUTC_reg[1]/Q
                         net (fo=31, routed)          1.523     2.001    u_diex/EXC[1]
    SLICE_X39Y32         LUT6 (Prop_lut6_I2_O)        0.301     2.302 r  u_diex/OUTB[7]_i_11/O
                         net (fo=6, routed)           0.680     2.983    u_diex/OUTB[7]_i_11_n_0
    SLICE_X38Y33         LUT4 (Prop_lut4_I2_O)        0.124     3.107 r  u_diex/OUTB[6]_i_33/O
                         net (fo=13, routed)          0.638     3.744    u_diex/u_alu/data6[7]
    SLICE_X38Y34         LUT2 (Prop_lut2_I1_O)        0.124     3.868 r  u_diex/OUTB[6]_i_19/O
                         net (fo=1, routed)           0.532     4.401    u_diex/OUTB[6]_i_19_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.908 r  u_diex/OUTB_reg[6]_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.908    u_diex/OUTB_reg[6]_i_7_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.179 r  u_diex/OUTB_reg[6]_i_4/CO[0]
                         net (fo=12, routed)          1.185     6.364    u_diex/u_alu/data6[6]
    SLICE_X36Y32         LUT3 (Prop_lut3_I0_O)        0.373     6.737 r  u_diex/OUTB[5]_i_14/O
                         net (fo=1, routed)           0.000     6.737    u_diex/OUTB[5]_i_14_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.138 r  u_diex/OUTB_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.138    u_diex/OUTB_reg[5]_i_9_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.252 r  u_diex/OUTB_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.252    u_diex/OUTB_reg[5]_i_6_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.409 r  u_diex/OUTB_reg[5]_i_4/CO[1]
                         net (fo=12, routed)          1.636     9.045    u_diex/u_alu/data6[5]
    SLICE_X37Y29         LUT3 (Prop_lut3_I0_O)        0.329     9.374 r  u_diex/OUTB[4]_i_14/O
                         net (fo=1, routed)           0.000     9.374    u_diex/OUTB[4]_i_14_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.775 r  u_diex/OUTB_reg[4]_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.775    u_diex/OUTB_reg[4]_i_9_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.889 r  u_diex/OUTB_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.889    u_diex/OUTB_reg[4]_i_6_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.046 r  u_diex/OUTB_reg[4]_i_4/CO[1]
                         net (fo=12, routed)          1.021    11.067    u_diex/u_alu/data6[4]
    SLICE_X38Y30         LUT3 (Prop_lut3_I0_O)        0.329    11.396 r  u_diex/OUTB[3]_i_24/O
                         net (fo=1, routed)           0.000    11.396    u_diex/OUTB[3]_i_24_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.772 r  u_diex/OUTB_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.772    u_diex/OUTB_reg[3]_i_11_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.889 r  u_diex/OUTB_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.889    u_diex/OUTB_reg[3]_i_6_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.046 r  u_diex/OUTB_reg[3]_i_4/CO[1]
                         net (fo=12, routed)          1.521    13.567    u_diex/u_alu/data6[3]
    SLICE_X39Y29         LUT3 (Prop_lut3_I0_O)        0.332    13.899 r  u_diex/OUTB[2]_i_24/O
                         net (fo=1, routed)           0.000    13.899    u_diex/OUTB[2]_i_24_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.297 r  u_diex/OUTB_reg[2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    14.297    u_diex/OUTB_reg[2]_i_17_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.411 r  u_diex/OUTB_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.411    u_diex/OUTB_reg[2]_i_7_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.568 r  u_diex/OUTB_reg[2]_i_4__0/CO[1]
                         net (fo=12, routed)          0.323    14.891    u_diex/u_alu/data6[2]
    SLICE_X40Y31         LUT4 (Prop_lut4_I2_O)        0.329    15.220 r  u_diex/OUTB[2]_i_2/O
                         net (fo=3, routed)           0.603    15.823    u_mux_alu_calc/ALU_OUT[2]
    SLICE_X39Y28         LUT6 (Prop_lut6_I3_O)        0.124    15.947 r  u_mux_alu_calc/OUTB[2]_rep__0_i_1/O
                         net (fo=1, routed)           0.000    15.947    u_exmem/OUTB_reg[2]_rep__0_0
    SLICE_X39Y28         FDRE                                         r  u_exmem/OUTB_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_exmem/OUTOP_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_data_memory/mem_reg[119][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.603ns  (logic 0.828ns (5.307%)  route 14.775ns (94.693%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y23         FDRE                         0.000     0.000 r  u_exmem/OUTOP_reg[1]/C
    SLICE_X39Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_exmem/OUTOP_reg[1]/Q
                         net (fo=19, routed)          1.158     1.614    u_mux_ab_mem/MEMOP[1]
    SLICE_X34Y22         LUT6 (Prop_lut6_I5_O)        0.124     1.738 r  u_mux_ab_mem/mem[0][7]_i_5/O
                         net (fo=634, routed)         9.041    10.779    u_exmem/MEM_ADDR[1]
    SLICE_X54Y16         LUT2 (Prop_lut2_I0_O)        0.124    10.903 f  u_exmem/mem[19][7]_i_2/O
                         net (fo=38, routed)          3.106    14.008    u_exmem/mem[19][7]_i_2_n_0
    SLICE_X36Y11         LUT6 (Prop_lut6_I2_O)        0.124    14.132 r  u_exmem/mem[119][7]_i_1/O
                         net (fo=8, routed)           1.471    15.603    u_data_memory/mem_reg[119][0]_0[0]
    SLICE_X28Y13         FDRE                                         r  u_data_memory/mem_reg[119][0]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_register_file/QA_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_diex/OUTB_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.191ns (77.982%)  route 0.054ns (22.018%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y24         FDRE                         0.000     0.000 r  u_register_file/QA_reg[6]/C
    SLICE_X32Y24         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  u_register_file/QA_reg[6]/Q
                         net (fo=1, routed)           0.054     0.200    u_mux_rf_afc/Q[6]
    SLICE_X33Y24         LUT4 (Prop_lut4_I0_O)        0.045     0.245 r  u_mux_rf_afc/OUTB[6]_i_1/O
                         net (fo=1, routed)           0.000     0.245    u_diex/POST_RF_MUX_B[6]
    SLICE_X33Y24         FDRE                                         r  u_diex/OUTB_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_register_file/QA_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_diex/OUTB_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.191ns (77.974%)  route 0.054ns (22.026%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y24         FDRE                         0.000     0.000 r  u_register_file/QA_reg[0]/C
    SLICE_X32Y24         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  u_register_file/QA_reg[0]/Q
                         net (fo=1, routed)           0.054     0.200    u_mux_rf_afc/Q[0]
    SLICE_X33Y24         LUT4 (Prop_lut4_I0_O)        0.045     0.245 r  u_mux_rf_afc/OUTB[0]_i_1/O
                         net (fo=1, routed)           0.000     0.245    u_diex/POST_RF_MUX_B[0]
    SLICE_X33Y24         FDRE                                         r  u_diex/OUTB_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 div/counter_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            div/ClockOut_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE                         0.000     0.000 r  div/counter_reg[13]/C
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  div/counter_reg[13]/Q
                         net (fo=2, routed)           0.118     0.259    div/p_0_in
    SLICE_X37Y45         FDRE                                         r  div/ClockOut_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_register_file/QB_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_diex/OUTC_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.167ns (61.134%)  route 0.106ns (38.866%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y25         FDRE                         0.000     0.000 r  u_register_file/QB_reg[7]/C
    SLICE_X38Y25         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  u_register_file/QB_reg[7]/Q
                         net (fo=1, routed)           0.106     0.273    u_diex/Q[7]
    SLICE_X38Y26         FDRE                                         r  u_diex/OUTC_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_diex/OUTA_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_exmem/OUTA_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDRE                         0.000     0.000 r  u_diex/OUTA_reg[6]/C
    SLICE_X34Y19         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  u_diex/OUTA_reg[6]/Q
                         net (fo=1, routed)           0.110     0.274    u_exmem/EXA[6]
    SLICE_X34Y19         FDRE                                         r  u_exmem/OUTA_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_exmem/OUTB_reg[0]_rep/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_data_memory/mem_reg[77][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.141ns (51.458%)  route 0.133ns (48.542%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE                         0.000     0.000 r  u_exmem/OUTB_reg[0]_rep/C
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_exmem/OUTB_reg[0]_rep/Q
                         net (fo=85, routed)          0.133     0.274    u_data_memory/mem_reg[136][3]_0[0]
    SLICE_X43Y23         FDRE                                         r  u_data_memory/mem_reg[77][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pc/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_pc/aleasFreeCnt_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.141ns (51.436%)  route 0.133ns (48.564%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y23         FDRE                         0.000     0.000 r  u_pc/cnt_reg[5]/C
    SLICE_X29Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_pc/cnt_reg[5]/Q
                         net (fo=3, routed)           0.133     0.274    u_pc/cnt_reg[5]
    SLICE_X28Y23         FDRE                                         r  u_pc/aleasFreeCnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pc/FLUSH_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_diex/OUTOP_reg[3]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.141ns (51.083%)  route 0.135ns (48.917%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDRE                         0.000     0.000 r  u_pc/FLUSH_reg/C
    SLICE_X31Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_pc/FLUSH_reg/Q
                         net (fo=80, routed)          0.135     0.276    u_diex/FLUSH_CMD
    SLICE_X33Y27         FDRE                                         r  u_diex/OUTOP_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_register_file/QA_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_diex/OUTB_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.191ns (68.679%)  route 0.087ns (31.321%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDRE                         0.000     0.000 r  u_register_file/QA_reg[2]/C
    SLICE_X35Y24         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  u_register_file/QA_reg[2]/Q
                         net (fo=1, routed)           0.087     0.233    u_mux_rf_afc/Q[2]
    SLICE_X34Y24         LUT4 (Prop_lut4_I0_O)        0.045     0.278 r  u_mux_rf_afc/OUTB[2]_i_1/O
                         net (fo=1, routed)           0.000     0.278    u_diex/POST_RF_MUX_B[2]
    SLICE_X34Y24         FDRE                                         r  u_diex/OUTB_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_register_file/QB_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_diex/OUTC_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.167ns (59.856%)  route 0.112ns (40.144%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y25         FDRE                         0.000     0.000 r  u_register_file/QB_reg[0]/C
    SLICE_X38Y25         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  u_register_file/QB_reg[0]/Q
                         net (fo=1, routed)           0.112     0.279    u_diex/Q[0]
    SLICE_X38Y26         FDRE                                         r  u_diex/OUTC_reg[0]/D
  -------------------------------------------------------------------    -------------------





