--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml all_phase.twx all_phase.ncd -o all_phase.twr all_phase.pcf

Design file:              all_phase.ncd
Physical constraint file: all_phase.pcf
Device,package,speed:     xc6slx45t,fgg484,C,-3 (PRODUCTION 1.23 2016-11-22)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
enable      |    7.059(R)|      SLOW  |   -0.304(R)|      SLOW  |clock_BUFGP       |   0.000|
reset       |    8.673(R)|      SLOW  |    0.469(R)|      SLOW  |clock_BUFGP       |   0.000|
rx1<0>      |    2.171(R)|      SLOW  |   -1.585(R)|      FAST  |clock_BUFGP       |   0.000|
rx1<1>      |    2.109(R)|      SLOW  |   -1.539(R)|      SLOW  |clock_BUFGP       |   0.000|
rx1<2>      |    2.359(R)|      SLOW  |   -1.639(R)|      FAST  |clock_BUFGP       |   0.000|
rx1<3>      |    2.451(R)|      SLOW  |   -1.774(R)|      FAST  |clock_BUFGP       |   0.000|
rx1<4>      |    2.932(R)|      SLOW  |   -2.056(R)|      FAST  |clock_BUFGP       |   0.000|
rx1<5>      |    2.986(R)|      SLOW  |   -2.116(R)|      FAST  |clock_BUFGP       |   0.000|
rx1<6>      |    2.589(R)|      SLOW  |   -1.810(R)|      FAST  |clock_BUFGP       |   0.000|
rx1<7>      |    2.240(R)|      SLOW  |   -1.633(R)|      FAST  |clock_BUFGP       |   0.000|
rx1<8>      |    2.768(R)|      SLOW  |   -1.969(R)|      FAST  |clock_BUFGP       |   0.000|
rx1<9>      |    2.064(R)|      SLOW  |   -1.518(R)|      SLOW  |clock_BUFGP       |   0.000|
rx1<10>     |    1.601(R)|      SLOW  |   -1.048(R)|      SLOW  |clock_BUFGP       |   0.000|
rx1<11>     |    2.454(R)|      SLOW  |   -1.728(R)|      FAST  |clock_BUFGP       |   0.000|
rx1<12>     |    1.470(R)|      SLOW  |   -0.935(R)|      SLOW  |clock_BUFGP       |   0.000|
rx1<13>     |    1.397(R)|      SLOW  |   -0.869(R)|      SLOW  |clock_BUFGP       |   0.000|
rx1<14>     |    1.375(R)|      SLOW  |   -0.850(R)|      SLOW  |clock_BUFGP       |   0.000|
rx1<15>     |    1.718(R)|      SLOW  |   -1.184(R)|      SLOW  |clock_BUFGP       |   0.000|
rx2<0>      |    1.183(R)|      FAST  |   -0.643(R)|      SLOW  |clock_BUFGP       |   0.000|
rx2<1>      |    1.156(R)|      FAST  |   -0.637(R)|      SLOW  |clock_BUFGP       |   0.000|
rx2<2>      |    1.105(R)|      FAST  |   -0.571(R)|      SLOW  |clock_BUFGP       |   0.000|
rx2<3>      |    1.740(R)|      SLOW  |   -1.202(R)|      SLOW  |clock_BUFGP       |   0.000|
rx2<4>      |    2.119(R)|      SLOW  |   -1.539(R)|      FAST  |clock_BUFGP       |   0.000|
rx2<5>      |    1.737(R)|      SLOW  |   -1.204(R)|      SLOW  |clock_BUFGP       |   0.000|
rx2<6>      |    1.523(R)|      SLOW  |   -0.998(R)|      SLOW  |clock_BUFGP       |   0.000|
rx2<7>      |    1.744(R)|      SLOW  |   -1.186(R)|      SLOW  |clock_BUFGP       |   0.000|
rx2<8>      |    1.652(R)|      SLOW  |   -1.106(R)|      SLOW  |clock_BUFGP       |   0.000|
rx2<9>      |    1.193(R)|      SLOW  |   -0.688(R)|      SLOW  |clock_BUFGP       |   0.000|
rx2<10>     |    1.050(R)|      FAST  |   -0.516(R)|      SLOW  |clock_BUFGP       |   0.000|
rx2<11>     |    0.647(R)|      FAST  |    0.091(R)|      SLOW  |clock_BUFGP       |   0.000|
rx2<12>     |    0.773(R)|      FAST  |   -0.120(R)|      SLOW  |clock_BUFGP       |   0.000|
rx2<13>     |    1.046(R)|      FAST  |   -0.481(R)|      SLOW  |clock_BUFGP       |   0.000|
rx2<14>     |    0.806(R)|      FAST  |   -0.184(R)|      SLOW  |clock_BUFGP       |   0.000|
rx2<15>     |    1.230(R)|      SLOW  |   -0.697(R)|      SLOW  |clock_BUFGP       |   0.000|
rx3<0>      |    0.913(R)|      FAST  |   -0.341(R)|      SLOW  |clock_BUFGP       |   0.000|
rx3<1>      |    0.712(R)|      FAST  |   -0.081(R)|      SLOW  |clock_BUFGP       |   0.000|
rx3<2>      |    0.706(R)|      FAST  |   -0.090(R)|      SLOW  |clock_BUFGP       |   0.000|
rx3<3>      |    0.652(R)|      FAST  |    0.071(R)|      SLOW  |clock_BUFGP       |   0.000|
rx3<4>      |    0.572(R)|      FAST  |    0.108(R)|      SLOW  |clock_BUFGP       |   0.000|
rx3<5>      |    0.499(R)|      FAST  |    0.220(R)|      SLOW  |clock_BUFGP       |   0.000|
rx3<6>      |    0.543(R)|      FAST  |    0.178(R)|      SLOW  |clock_BUFGP       |   0.000|
rx3<7>      |    0.560(R)|      FAST  |    0.130(R)|      SLOW  |clock_BUFGP       |   0.000|
rx3<8>      |    0.601(R)|      FAST  |    0.109(R)|      SLOW  |clock_BUFGP       |   0.000|
rx3<9>      |    0.503(R)|      FAST  |    0.230(R)|      SLOW  |clock_BUFGP       |   0.000|
rx3<10>     |    0.613(R)|      FAST  |    0.095(R)|      SLOW  |clock_BUFGP       |   0.000|
rx3<11>     |    0.357(R)|      FAST  |    0.436(R)|      SLOW  |clock_BUFGP       |   0.000|
rx3<12>     |    0.677(R)|      FAST  |   -0.017(R)|      SLOW  |clock_BUFGP       |   0.000|
rx3<13>     |    0.624(R)|      FAST  |    0.074(R)|      SLOW  |clock_BUFGP       |   0.000|
rx3<14>     |    0.683(R)|      FAST  |    0.026(R)|      SLOW  |clock_BUFGP       |   0.000|
rx3<15>     |    0.744(R)|      FAST  |   -0.092(R)|      SLOW  |clock_BUFGP       |   0.000|
rx4<0>      |    0.656(R)|      FAST  |    0.054(R)|      SLOW  |clock_BUFGP       |   0.000|
rx4<1>      |    0.885(R)|      FAST  |   -0.208(R)|      SLOW  |clock_BUFGP       |   0.000|
rx4<2>      |    0.975(R)|      FAST  |   -0.377(R)|      SLOW  |clock_BUFGP       |   0.000|
rx4<3>      |    0.676(R)|      FAST  |    0.078(R)|      SLOW  |clock_BUFGP       |   0.000|
rx4<4>      |    1.234(R)|      SLOW  |   -0.728(R)|      SLOW  |clock_BUFGP       |   0.000|
rx4<5>      |    1.145(R)|      FAST  |   -0.574(R)|      SLOW  |clock_BUFGP       |   0.000|
rx4<6>      |    1.189(R)|      SLOW  |   -0.682(R)|      SLOW  |clock_BUFGP       |   0.000|
rx4<7>      |    1.159(R)|      FAST  |   -0.594(R)|      SLOW  |clock_BUFGP       |   0.000|
rx4<8>      |    0.875(R)|      FAST  |   -0.253(R)|      SLOW  |clock_BUFGP       |   0.000|
rx4<9>      |    0.726(R)|      FAST  |   -0.113(R)|      SLOW  |clock_BUFGP       |   0.000|
rx4<10>     |    1.001(R)|      FAST  |   -0.475(R)|      SLOW  |clock_BUFGP       |   0.000|
rx4<11>     |    0.501(R)|      FAST  |    0.210(R)|      SLOW  |clock_BUFGP       |   0.000|
rx4<12>     |    0.860(R)|      FAST  |   -0.252(R)|      SLOW  |clock_BUFGP       |   0.000|
rx4<13>     |    0.723(R)|      FAST  |   -0.064(R)|      SLOW  |clock_BUFGP       |   0.000|
rx4<14>     |    0.801(R)|      FAST  |   -0.138(R)|      SLOW  |clock_BUFGP       |   0.000|
rx4<15>     |    0.729(R)|      FAST  |   -0.161(R)|      SLOW  |clock_BUFGP       |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clock to Pad
----------------+-----------------+------------+-----------------+------------+------------------+--------+
                |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination     |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
----------------+-----------------+------------+-----------------+------------+------------------+--------+
diff_phase_1<0> |         8.971(R)|      SLOW  |         4.925(R)|      FAST  |clock_BUFGP       |   0.000|
diff_phase_1<1> |         8.970(R)|      SLOW  |         4.916(R)|      FAST  |clock_BUFGP       |   0.000|
diff_phase_1<2> |         8.598(R)|      SLOW  |         4.675(R)|      FAST  |clock_BUFGP       |   0.000|
diff_phase_1<3> |         8.585(R)|      SLOW  |         4.669(R)|      FAST  |clock_BUFGP       |   0.000|
diff_phase_1<4> |         8.431(R)|      SLOW  |         4.588(R)|      FAST  |clock_BUFGP       |   0.000|
diff_phase_1<5> |         8.431(R)|      SLOW  |         4.588(R)|      FAST  |clock_BUFGP       |   0.000|
diff_phase_1<6> |         8.324(R)|      SLOW  |         4.522(R)|      FAST  |clock_BUFGP       |   0.000|
diff_phase_1<7> |         8.324(R)|      SLOW  |         4.522(R)|      FAST  |clock_BUFGP       |   0.000|
diff_phase_1<8> |         8.265(R)|      SLOW  |         4.496(R)|      FAST  |clock_BUFGP       |   0.000|
diff_phase_1<9> |         8.265(R)|      SLOW  |         4.496(R)|      FAST  |clock_BUFGP       |   0.000|
diff_phase_1<10>|         7.843(R)|      SLOW  |         4.196(R)|      FAST  |clock_BUFGP       |   0.000|
diff_phase_1<11>|         7.843(R)|      SLOW  |         4.196(R)|      FAST  |clock_BUFGP       |   0.000|
diff_phase_1<12>|         8.257(R)|      SLOW  |         4.450(R)|      FAST  |clock_BUFGP       |   0.000|
diff_phase_1<13>|         8.257(R)|      SLOW  |         4.450(R)|      FAST  |clock_BUFGP       |   0.000|
diff_phase_1<14>|         7.868(R)|      SLOW  |         4.216(R)|      FAST  |clock_BUFGP       |   0.000|
diff_phase_1<15>|         7.868(R)|      SLOW  |         4.216(R)|      FAST  |clock_BUFGP       |   0.000|
diff_phase_2<0> |         8.072(R)|      SLOW  |         4.292(R)|      FAST  |clock_BUFGP       |   0.000|
diff_phase_2<1> |         8.072(R)|      SLOW  |         4.292(R)|      FAST  |clock_BUFGP       |   0.000|
diff_phase_2<2> |         7.751(R)|      SLOW  |         4.099(R)|      FAST  |clock_BUFGP       |   0.000|
diff_phase_2<3> |         7.751(R)|      SLOW  |         4.099(R)|      FAST  |clock_BUFGP       |   0.000|
diff_phase_2<4> |         8.057(R)|      SLOW  |         4.300(R)|      FAST  |clock_BUFGP       |   0.000|
diff_phase_2<5> |         8.030(R)|      SLOW  |         4.273(R)|      FAST  |clock_BUFGP       |   0.000|
diff_phase_2<6> |         7.683(R)|      SLOW  |         4.054(R)|      FAST  |clock_BUFGP       |   0.000|
diff_phase_2<7> |         7.683(R)|      SLOW  |         4.054(R)|      FAST  |clock_BUFGP       |   0.000|
diff_phase_2<8> |         7.687(R)|      SLOW  |         4.084(R)|      FAST  |clock_BUFGP       |   0.000|
diff_phase_2<9> |         7.687(R)|      SLOW  |         4.084(R)|      FAST  |clock_BUFGP       |   0.000|
diff_phase_2<10>|         7.460(R)|      SLOW  |         3.920(R)|      FAST  |clock_BUFGP       |   0.000|
diff_phase_2<11>|         7.460(R)|      SLOW  |         3.920(R)|      FAST  |clock_BUFGP       |   0.000|
diff_phase_2<12>|         7.219(R)|      SLOW  |         3.781(R)|      FAST  |clock_BUFGP       |   0.000|
diff_phase_2<13>|         7.219(R)|      SLOW  |         3.781(R)|      FAST  |clock_BUFGP       |   0.000|
diff_phase_2<14>|         7.036(R)|      SLOW  |         3.700(R)|      FAST  |clock_BUFGP       |   0.000|
diff_phase_2<15>|         7.036(R)|      SLOW  |         3.700(R)|      FAST  |clock_BUFGP       |   0.000|
diff_phase_3<0> |         7.364(R)|      SLOW  |         3.870(R)|      FAST  |clock_BUFGP       |   0.000|
diff_phase_3<1> |         7.291(R)|      SLOW  |         3.833(R)|      FAST  |clock_BUFGP       |   0.000|
diff_phase_3<2> |         7.166(R)|      SLOW  |         3.745(R)|      FAST  |clock_BUFGP       |   0.000|
diff_phase_3<3> |         7.166(R)|      SLOW  |         3.745(R)|      FAST  |clock_BUFGP       |   0.000|
diff_phase_3<4> |         7.358(R)|      SLOW  |         3.864(R)|      FAST  |clock_BUFGP       |   0.000|
diff_phase_3<5> |         7.285(R)|      SLOW  |         3.827(R)|      FAST  |clock_BUFGP       |   0.000|
diff_phase_3<6> |         7.160(R)|      SLOW  |         3.739(R)|      FAST  |clock_BUFGP       |   0.000|
diff_phase_3<7> |         7.160(R)|      SLOW  |         3.739(R)|      FAST  |clock_BUFGP       |   0.000|
diff_phase_3<8> |         7.052(R)|      SLOW  |         3.678(R)|      FAST  |clock_BUFGP       |   0.000|
diff_phase_3<9> |         7.052(R)|      SLOW  |         3.678(R)|      FAST  |clock_BUFGP       |   0.000|
diff_phase_3<10>|         7.054(R)|      SLOW  |         3.721(R)|      FAST  |clock_BUFGP       |   0.000|
diff_phase_3<11>|         7.054(R)|      SLOW  |         3.721(R)|      FAST  |clock_BUFGP       |   0.000|
diff_phase_3<12>|         7.270(R)|      SLOW  |         3.799(R)|      FAST  |clock_BUFGP       |   0.000|
diff_phase_3<13>|         7.126(R)|      SLOW  |         3.714(R)|      FAST  |clock_BUFGP       |   0.000|
diff_phase_3<14>|         7.459(R)|      SLOW  |         3.919(R)|      FAST  |clock_BUFGP       |   0.000|
diff_phase_3<15>|         7.466(R)|      SLOW  |         3.952(R)|      FAST  |clock_BUFGP       |   0.000|
diff_phase_4<0> |         6.890(R)|      SLOW  |         3.592(R)|      FAST  |clock_BUFGP       |   0.000|
diff_phase_4<1> |         6.890(R)|      SLOW  |         3.592(R)|      FAST  |clock_BUFGP       |   0.000|
diff_phase_4<2> |         7.240(R)|      SLOW  |         3.802(R)|      FAST  |clock_BUFGP       |   0.000|
diff_phase_4<3> |         7.240(R)|      SLOW  |         3.802(R)|      FAST  |clock_BUFGP       |   0.000|
diff_phase_4<4> |         7.145(R)|      SLOW  |         3.733(R)|      FAST  |clock_BUFGP       |   0.000|
diff_phase_4<5> |         7.090(R)|      SLOW  |         3.701(R)|      FAST  |clock_BUFGP       |   0.000|
diff_phase_4<6> |         7.312(R)|      SLOW  |         3.869(R)|      FAST  |clock_BUFGP       |   0.000|
diff_phase_4<7> |         7.312(R)|      SLOW  |         3.869(R)|      FAST  |clock_BUFGP       |   0.000|
diff_phase_4<8> |         7.519(R)|      SLOW  |         3.979(R)|      FAST  |clock_BUFGP       |   0.000|
diff_phase_4<9> |         7.355(R)|      SLOW  |         3.874(R)|      FAST  |clock_BUFGP       |   0.000|
diff_phase_4<10>|         7.643(R)|      SLOW  |         4.024(R)|      FAST  |clock_BUFGP       |   0.000|
diff_phase_4<11>|         7.593(R)|      SLOW  |         4.018(R)|      FAST  |clock_BUFGP       |   0.000|
diff_phase_4<12>|         7.756(R)|      SLOW  |         4.129(R)|      FAST  |clock_BUFGP       |   0.000|
diff_phase_4<13>|         7.898(R)|      SLOW  |         4.207(R)|      FAST  |clock_BUFGP       |   0.000|
diff_phase_4<14>|         7.925(R)|      SLOW  |         4.223(R)|      FAST  |clock_BUFGP       |   0.000|
diff_phase_4<15>|         8.090(R)|      SLOW  |         4.327(R)|      FAST  |clock_BUFGP       |   0.000|
diff_phase_5<0> |         8.288(R)|      SLOW  |         4.478(R)|      FAST  |clock_BUFGP       |   0.000|
diff_phase_5<1> |         8.532(R)|      SLOW  |         4.639(R)|      FAST  |clock_BUFGP       |   0.000|
diff_phase_5<2> |         8.336(R)|      SLOW  |         4.504(R)|      FAST  |clock_BUFGP       |   0.000|
diff_phase_5<3> |         8.483(R)|      SLOW  |         4.594(R)|      FAST  |clock_BUFGP       |   0.000|
diff_phase_5<4> |         8.152(R)|      SLOW  |         4.398(R)|      FAST  |clock_BUFGP       |   0.000|
diff_phase_5<5> |         8.382(R)|      SLOW  |         4.552(R)|      FAST  |clock_BUFGP       |   0.000|
diff_phase_5<6> |         8.315(R)|      SLOW  |         4.487(R)|      FAST  |clock_BUFGP       |   0.000|
diff_phase_5<7> |         9.248(R)|      SLOW  |         5.052(R)|      FAST  |clock_BUFGP       |   0.000|
diff_phase_5<8> |         9.046(R)|      SLOW  |         4.918(R)|      FAST  |clock_BUFGP       |   0.000|
diff_phase_5<9> |         9.215(R)|      SLOW  |         5.021(R)|      FAST  |clock_BUFGP       |   0.000|
diff_phase_5<10>|         8.907(R)|      SLOW  |         4.849(R)|      FAST  |clock_BUFGP       |   0.000|
diff_phase_5<11>|         9.134(R)|      SLOW  |         4.971(R)|      FAST  |clock_BUFGP       |   0.000|
diff_phase_5<12>|         9.029(R)|      SLOW  |         4.919(R)|      FAST  |clock_BUFGP       |   0.000|
diff_phase_5<13>|         9.195(R)|      SLOW  |         5.050(R)|      FAST  |clock_BUFGP       |   0.000|
diff_phase_5<14>|         9.358(R)|      SLOW  |         5.134(R)|      FAST  |clock_BUFGP       |   0.000|
diff_phase_5<15>|         9.062(R)|      SLOW  |         4.938(R)|      FAST  |clock_BUFGP       |   0.000|
diff_phase_6<0> |         8.858(R)|      SLOW  |         4.806(R)|      FAST  |clock_BUFGP       |   0.000|
diff_phase_6<1> |         8.715(R)|      SLOW  |         4.700(R)|      FAST  |clock_BUFGP       |   0.000|
diff_phase_6<2> |         9.368(R)|      SLOW  |         5.107(R)|      FAST  |clock_BUFGP       |   0.000|
diff_phase_6<3> |         9.606(R)|      SLOW  |         5.233(R)|      FAST  |clock_BUFGP       |   0.000|
diff_phase_6<4> |         8.759(R)|      SLOW  |         4.723(R)|      FAST  |clock_BUFGP       |   0.000|
diff_phase_6<5> |         9.109(R)|      SLOW  |         4.927(R)|      FAST  |clock_BUFGP       |   0.000|
diff_phase_6<6> |         9.096(R)|      SLOW  |         4.927(R)|      FAST  |clock_BUFGP       |   0.000|
diff_phase_6<7> |         9.169(R)|      SLOW  |         4.968(R)|      FAST  |clock_BUFGP       |   0.000|
diff_phase_6<8> |         9.034(R)|      SLOW  |         4.884(R)|      FAST  |clock_BUFGP       |   0.000|
diff_phase_6<9> |         9.371(R)|      SLOW  |         5.088(R)|      FAST  |clock_BUFGP       |   0.000|
diff_phase_6<10>|         9.951(R)|      SLOW  |         5.440(R)|      FAST  |clock_BUFGP       |   0.000|
diff_phase_6<11>|         9.658(R)|      SLOW  |         5.273(R)|      FAST  |clock_BUFGP       |   0.000|
diff_phase_6<12>|        10.013(R)|      SLOW  |         5.461(R)|      FAST  |clock_BUFGP       |   0.000|
diff_phase_6<13>|        10.839(R)|      SLOW  |         5.986(R)|      FAST  |clock_BUFGP       |   0.000|
diff_phase_6<14>|        11.217(R)|      SLOW  |         6.204(R)|      FAST  |clock_BUFGP       |   0.000|
diff_phase_6<15>|        10.592(R)|      SLOW  |         5.825(R)|      FAST  |clock_BUFGP       |   0.000|
----------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |   11.895|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Mar 22 23:53:35 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 464 MB



