// Seed: 4211738846
module module_0 (
    input supply0 id_0,
    input tri id_1,
    input tri0 id_2,
    output wire sample,
    output tri1 id_4,
    input uwire id_5,
    output uwire id_6,
    output supply0 id_7,
    input tri id_8,
    output wor id_9,
    input wire id_10,
    input tri id_11,
    input tri1 id_12,
    output tri1 id_13,
    output wand id_14,
    input tri id_15,
    output wand id_16,
    input uwire id_17,
    output supply1 module_0
);
  logic [7:0] id_20;
  final $display(id_1);
  tri1 id_21 = 1'd0;
  assign module_1.id_5 = 0;
  supply0 id_22 = 1;
  assign id_20[1'b0-:1] = ~id_0;
endmodule
module module_1 (
    output wire  id_0,
    input  uwire id_1,
    inout  uwire id_2,
    input  uwire id_3,
    input  tri0  id_4,
    input  tri1  id_5,
    input  tri0  id_6,
    output uwire id_7
);
  module_0 modCall_1 (
      id_2,
      id_5,
      id_5,
      id_0,
      id_0,
      id_4,
      id_7,
      id_2,
      id_3,
      id_0,
      id_3,
      id_5,
      id_5,
      id_7,
      id_2,
      id_2,
      id_0,
      id_3,
      id_7
  );
endmodule
