/*
 * STM32F103C6_SPI_Driver.h
 *
 *  Created on: 6 Jul 2023
 *      Author: Ahmed
 */

#ifndef INC_STM32F103C6_SPI_DRIVER_H_
#define INC_STM32F103C6_SPI_DRIVER_H_

//-----------------------------
//Includes
//-----------------------------
#include "STM32F103x6.h"
#include "STM32F103C6_GPIO_Driver.h"

//=========================================================================


//Configuration structure

typedef struct{
	uint8_t TXE:1; //TX buffer empty interrupt
	uint8_t RXNE:1;//RX buffer not empty interrupt
	uint8_t ERRI:1;//Error interrupt
	uint8_t reserved:5;
}IRQ_SPI_src_t;


typedef struct{
	uint16_t 		device_mode; 		//Specifies the SPI operating mode @ref SPI_device_mode
	uint16_t 		communication_mode; //Specifies the SPI bidirectional mode  sate @ref SPI_communication_mode
	uint16_t 		frame_format; 		//Specifies LSB or MSB @ref SPI_frame_format
	uint16_t 		data_size; 			//@ref SPI_data_size
	uint16_t 		CLK_polarity; 		//@ref SPI_CLK_polarity
	uint16_t 		CLK_phase; 			//@ref SPI_CLK_phase

	uint16_t 		NSS; /*Specifies whether the NSS signal is managed by hardware (NSS pin)
						*or by software using the SSI bit enable @ref SPI_NSS*/

	uint16_t		baud_rate_prescaler; /*Specifies the baud rate prescaler value which will be
	 	 	 	 	*used to configure the transmit and receive SCK clock. This parameter can be
	 	 	 	 	*a value of @ref SPI_baud_rate_prescaler. NOTE the communication clock is derived
	 	 	 	 	*from the master clock. The slave clock does not need to be set.
	 	 	 	 	*Take care you have to configure RCC to enter the correct clock to APB2 >>> to SPI */

	uint16_t 		IRQ_enable; 		//@ref SPI_IRQ_enable
	void(* p_IRQ_callback)(IRQ_SPI_src_t irq_src); //The C Function() which will be called once the IRQ happen
}SPI_config_t;



//-------------------------------------------------------------------
//==================Macros Configuration References==================
//-------------------------------------------------------------------

//@ref SPI_device_mode
#define SPI_DEVICE_MODE_SLAVE										(uint16_t)(0)
#define SPI_DEVICE_MODE_MASTER										(uint16_t)(1<<2) // CR1. MSTR 1: Master configuration

//@ref SPI_communication_mode
#define SPI_DIRECTION_2LINES										(uint16_t)(0)
#define SPI_DIRECTION_2LINES_RX_ONLY								(uint16_t)(1<<10) //CR1. bit 10 RXONLY: receive only
#define SPI_DIRECTION_1LINE_RECIVE_ONLY								(uint16_t)(1<<15) //CR1. bit 15 BIDIMODE: bidirectional data mode enable
#define SPI_DIRECTION_1LINE_TRANSMIT_ONLY							(uint16_t)((1<<15) | (1<<14)) // CR1. bit 14 BIDOE: output enable in bidirectional mode

//@ref SPI_frame_format
#define SPI_DATA_SIZE_8BIT											(uint16_t)(0)
#define SPI_DATA_SIZE_16BIT											(uint16_t)(1<<11) //CR1. bit 11 DFF: data size format

////@ref SPI_data_size
#define SPI_FRAME_FORMAT_MSB										(uint16_t)(0)
#define SPI_FRAME_FORMAT_LSB										(uint16_t)(1<<7) //CR1. bit 7 LSBFIRST : sending LSB first

//@ref SPI_CLK_polarity
#define SPI_CLK_POLARITY_IDLE_LOW									(uint16_t)(0)
#define SPI_CLK_POLARITY_IDLE_HIGH									(uint16_t)(1<<1) //CR1. bit 1 CPOL: clock polarity

//@ref SPI_CLK_phase
#define SPI_CLK_PHASE_EDGE1_DATA_CAPTURE							(uint16_t)(0)
#define SPI_CLK_PHASE_EDGE2_DATA_CAPTURE							(uint16_t)(1<<0)

//@ref SPI_NSS
//=====================NSS=====================
//Hardware
#define SPI_NSS_HW_SLAVE											(uint16_t)(0)
#define	SPI_NSS_HW_MASTER_SS_OUTPUT_DISABLE							(uint16_t)(0)//CR2. bit 2 SSOE: SS output disable
#define	SPI_NSS_HW_MASTER_SS_OUTPUT_ENABLE							(uint16_t)(1<<2)//CR2. bit 2 SSOE: SS output enable



//NSS is driven by Software (Master or Slave)
#define SPI_NSS_SW_NSS_INTERNAL_SOFT_RESET
#define SPI_NSS_SW_NSS_INTERNAL_SOFT_SET























#endif /* INC_STM32F103C6_SPI_DRIVER_H_ */
