# RISCV-Processor-ASIC

**Author:** Soham Kapur
<br>
**Description:** ASIC Implementation of a 5-Stage Pipelined 32-bit RISC-V Processor
