$date
	Thu Sep 22 09:06:08 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q2_tb $end
$var wire 1 ! f $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % d $end
$scope module ex1 $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 % d $end
$var wire 1 & dCompli $end
$var wire 1 ! f $end
$var wire 1 ' h $end
$var wire 1 ( i $end
$var wire 1 ) j $end
$var wire 1 * jCompli $end
$var wire 1 + k $end
$var wire 1 , kCompli $end
$var wire 1 - l $end
$var wire 1 . m $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0.
0-
1,
0+
0*
1)
1(
1'
1&
0%
0$
0#
0"
1!
$end
#20
1-
0'
0&
1%
#40
0-
1*
1'
1&
0(
0)
0%
1$
#60
0!
1.
0,
1+
0'
0&
1%
#80
0*
1&
1)
0%
0$
1#
#100
1!
0.
1-
0&
1%
#120
0!
1.
0-
1*
1&
0)
0%
1$
#140
0&
1%
#160
1!
0.
1,
0+
1&
1'
1(
0%
0$
0#
1"
#180
0'
0&
1%
#200
1'
1&
0(
0%
1$
#220
0!
1.
0,
1+
0'
0&
1%
#240
1&
0%
0$
1#
#260
0&
1%
#280
1&
0%
1$
#300
0&
1%
#320
