[12/28 20:07:31      0s] 
[12/28 20:07:31      0s] Cadence Innovus(TM) Implementation System.
[12/28 20:07:31      0s] Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
[12/28 20:07:31      0s] 
[12/28 20:07:31      0s] Version:	v20.10-p004_1, built Thu May 7 20:02:41 PDT 2020
[12/28 20:07:31      0s] Options:	
[12/28 20:07:31      0s] Date:		Tue Dec 28 20:07:31 2021
[12/28 20:07:31      0s] Host:		cad29 (x86_64 w/Linux 2.6.32-754.27.1.el6.x86_64) (10cores*40cpus*Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz 25600KB)
[12/28 20:07:31      0s] OS:		CentOS release 6.10 (Final)
[12/28 20:07:31      0s] 
[12/28 20:07:31      0s] License:
[12/28 20:07:32      1s] 		invs	Innovus Implementation System	20.1	checkout succeeded
[12/28 20:07:32      1s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[12/28 20:08:01     14s] **WARN: (IMPOPT-801):	Genus executable not found in PATH. Install Genus, add the path to the genus executable in the PATH variable and rerun Innovus.
[12/28 20:08:03     16s] @(#)CDS: Innovus v20.10-p004_1 (64bit) 05/07/2020 20:02 (Linux 2.6.32-431.11.2.el6.x86_64)
[12/28 20:08:03     16s] @(#)CDS: NanoRoute 20.10-p004_1 NR200413-0234/20_10-UB (database version 18.20.505) {superthreading v1.69}
[12/28 20:08:03     16s] @(#)CDS: AAE 20.10-p005 (64bit) 05/07/2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[12/28 20:08:03     16s] @(#)CDS: CTE 20.10-p005_1 () Apr 14 2020 09:14:28 ( )
[12/28 20:08:03     16s] @(#)CDS: SYNTECH 20.10-b004_1 () Mar 12 2020 22:18:21 ( )
[12/28 20:08:03     16s] @(#)CDS: CPE v20.10-p006
[12/28 20:08:03     16s] @(#)CDS: IQuantus/TQuantus 19.1.3-s155 (64bit) Sun Nov 3 18:26:52 PST 2019 (Linux 2.6.32-431.11.2.el6.x86_64)
[12/28 20:08:03     16s] @(#)CDS: OA 22.60-p028 Tue Dec  3 14:08:48 2019
[12/28 20:08:03     16s] @(#)CDS: SGN 19.10-d001 (24-May-2019) (64 bit executable, Qt5.9.0)
[12/28 20:08:03     16s] @(#)CDS: RCDB 11.15.0
[12/28 20:08:03     16s] @(#)CDS: STYLUS 20.10-p002_1 (03/12/2020 10:11 PDT)
[12/28 20:08:03     16s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_101097_cad29_d10013_ufLH8z.

[12/28 20:08:03     16s] Change the soft stacksize limit to 0.2%RAM (677 mbytes). Set global soft_stack_size_limit to change the value.
[12/28 20:08:04     17s] 
[12/28 20:08:04     17s] **INFO:  MMMC transition support version v31-84 
[12/28 20:08:04     17s] 
[12/28 20:08:04     17s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[12/28 20:08:04     17s] <CMD> suppressMessage ENCEXT-2799
[12/28 20:08:04     17s] <CMD> win
[12/28 20:10:31     34s] <CMD> set init_gnd_net VSS
[12/28 20:10:31     34s] <CMD> set init_lef_file {library/lef/tsmc13fsg_8lm_cic.lef ../sram_lef/sram_256x8_ant.lef ../sram_lef/sram_256x8.vclef library/lef/antenna_8.lef}
[12/28 20:10:31     34s] <CMD> set init_verilog ../02_SYN/Netlist/ipdc_syn.v
[12/28 20:10:31     34s] <CMD> set init_mmmc_file mmmc.view
[12/28 20:10:31     34s] <CMD> set init_top_cell ipdc
[12/28 20:10:31     34s] <CMD> set init_pwr_net VDD
[12/28 20:10:31     34s] <CMD> init_design
[12/28 20:10:31     34s] #% Begin Load MMMC data ... (date=12/28 20:10:31, mem=572.6M)
[12/28 20:10:31     34s] #% End Load MMMC data ... (date=12/28 20:10:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=572.8M, current mem=572.8M)
[12/28 20:10:31     34s] 
[12/28 20:10:31     34s] Loading LEF file library/lef/tsmc13fsg_8lm_cic.lef ...
[12/28 20:10:31     34s] Set DBUPerIGU to M2 pitch 920.
[12/28 20:10:32     34s] 
[12/28 20:10:32     34s] Loading LEF file ../sram_lef/sram_256x8_ant.lef ...
[12/28 20:10:32     34s] **WARN: (IMPLF-44):	Macro 'sram_256x8' has no SIZE statement or a zero SIZE
[12/28 20:10:32     34s] statement and it is a class CORE macro so it needs a correct SIZE. There
[12/28 20:10:32     34s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[12/28 20:10:32     34s] is not loaded in the Innovus database and cannot be used in the
[12/28 20:10:32     34s] netlist.
[12/28 20:10:32     34s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file ../sram_lef/sram_256x8_ant.lef at line 60.
[12/28 20:10:32     34s] 
[12/28 20:10:32     34s] Loading LEF file ../sram_lef/sram_256x8.vclef ...
[12/28 20:10:32     34s] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[12/28 20:10:32     34s] The LEF parser will ignore this statement.
[12/28 20:10:32     34s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../sram_lef/sram_256x8.vclef at line 12.
[12/28 20:10:32     34s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file ../sram_lef/sram_256x8.vclef at line 1561.
[12/28 20:10:32     34s] 
[12/28 20:10:32     34s] Loading LEF file library/lef/antenna_8.lef ...
[12/28 20:10:32     34s] **WARN: (IMPLF-119):	LAYER 'METAL1' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/28 20:10:32     34s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/28 20:10:32     34s] Type 'man IMPLF-119' for more detail.
[12/28 20:10:32     34s] **WARN: (IMPLF-119):	LAYER 'METAL2' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/28 20:10:32     34s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/28 20:10:32     34s] Type 'man IMPLF-119' for more detail.
[12/28 20:10:32     34s] **WARN: (IMPLF-119):	LAYER 'METAL3' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/28 20:10:32     34s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/28 20:10:32     34s] Type 'man IMPLF-119' for more detail.
[12/28 20:10:32     34s] **WARN: (IMPLF-119):	LAYER 'METAL4' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/28 20:10:32     34s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/28 20:10:32     34s] Type 'man IMPLF-119' for more detail.
[12/28 20:10:32     34s] **WARN: (IMPLF-119):	LAYER 'METAL5' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/28 20:10:32     34s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/28 20:10:32     34s] Type 'man IMPLF-119' for more detail.
[12/28 20:10:32     34s] **WARN: (IMPLF-119):	LAYER 'METAL6' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/28 20:10:32     34s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/28 20:10:32     34s] Type 'man IMPLF-119' for more detail.
[12/28 20:10:32     34s] **WARN: (IMPLF-119):	LAYER 'METAL7' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/28 20:10:32     34s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/28 20:10:32     34s] Type 'man IMPLF-119' for more detail.
[12/28 20:10:32     34s] **WARN: (IMPLF-119):	LAYER 'METAL8' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/28 20:10:32     34s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/28 20:10:32     34s] Type 'man IMPLF-119' for more detail.
[12/28 20:10:32     34s] **WARN: (IMPLF-119):	LAYER 'VIA12' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/28 20:10:32     34s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/28 20:10:32     34s] Type 'man IMPLF-119' for more detail.
[12/28 20:10:32     34s] **WARN: (IMPLF-119):	LAYER 'VIA23' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/28 20:10:32     34s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/28 20:10:32     34s] Type 'man IMPLF-119' for more detail.
[12/28 20:10:32     34s] **WARN: (IMPLF-119):	LAYER 'VIA34' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/28 20:10:32     34s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/28 20:10:32     34s] Type 'man IMPLF-119' for more detail.
[12/28 20:10:32     34s] **WARN: (IMPLF-119):	LAYER 'VIA45' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/28 20:10:32     34s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/28 20:10:32     34s] Type 'man IMPLF-119' for more detail.
[12/28 20:10:32     34s] **WARN: (IMPLF-119):	LAYER 'VIA56' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/28 20:10:32     34s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/28 20:10:32     34s] Type 'man IMPLF-119' for more detail.
[12/28 20:10:32     34s] **WARN: (IMPLF-119):	LAYER 'VIA67' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/28 20:10:32     34s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/28 20:10:32     34s] Type 'man IMPLF-119' for more detail.
[12/28 20:10:32     34s] **WARN: (IMPLF-119):	LAYER 'VIA78' has been found in the database. Its content except ANTENNA* data will be ignored.
[12/28 20:10:32     34s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/28 20:10:32     34s] Type 'man IMPLF-119' for more detail.
[12/28 20:10:32     34s] **WARN: (IMPLF-44):	Macro 'PDC0102CDG' has no SIZE statement or a zero SIZE
[12/28 20:10:32     34s] statement and it is a class CORE macro so it needs a correct SIZE. There
[12/28 20:10:32     34s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[12/28 20:10:32     34s] is not loaded in the Innovus database and cannot be used in the
[12/28 20:10:32     34s] netlist.
[12/28 20:10:32     34s] **WARN: (IMPLF-44):	Macro 'PDC0204CDG' has no SIZE statement or a zero SIZE
[12/28 20:10:32     34s] statement and it is a class CORE macro so it needs a correct SIZE. There
[12/28 20:10:32     34s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[12/28 20:10:32     34s] is not loaded in the Innovus database and cannot be used in the
[12/28 20:10:32     34s] netlist.
[12/28 20:10:32     34s] **WARN: (IMPLF-44):	Macro 'PDC0408CDG' has no SIZE statement or a zero SIZE
[12/28 20:10:32     34s] statement and it is a class CORE macro so it needs a correct SIZE. There
[12/28 20:10:32     34s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[12/28 20:10:32     34s] is not loaded in the Innovus database and cannot be used in the
[12/28 20:10:32     34s] netlist.
[12/28 20:10:32     34s] **WARN: (IMPLF-44):	Macro 'PDC1216CDG' has no SIZE statement or a zero SIZE
[12/28 20:10:32     34s] statement and it is a class CORE macro so it needs a correct SIZE. There
[12/28 20:10:32     34s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[12/28 20:10:32     34s] is not loaded in the Innovus database and cannot be used in the
[12/28 20:10:32     34s] netlist.
[12/28 20:10:32     34s] **WARN: (IMPLF-44):	Macro 'PDS0102CDG' has no SIZE statement or a zero SIZE
[12/28 20:10:32     34s] statement and it is a class CORE macro so it needs a correct SIZE. There
[12/28 20:10:32     34s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[12/28 20:10:32     34s] is not loaded in the Innovus database and cannot be used in the
[12/28 20:10:32     34s] netlist.
[12/28 20:10:32     34s] **WARN: (IMPLF-44):	Macro 'PDS0204CDG' has no SIZE statement or a zero SIZE
[12/28 20:10:32     34s] statement and it is a class CORE macro so it needs a correct SIZE. There
[12/28 20:10:32     34s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[12/28 20:10:32     34s] is not loaded in the Innovus database and cannot be used in the
[12/28 20:10:32     34s] netlist.
[12/28 20:10:32     34s] **WARN: (IMPLF-44):	Macro 'PDS0408CDG' has no SIZE statement or a zero SIZE
[12/28 20:10:32     34s] statement and it is a class CORE macro so it needs a correct SIZE. There
[12/28 20:10:32     34s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[12/28 20:10:32     34s] is not loaded in the Innovus database and cannot be used in the
[12/28 20:10:32     34s] netlist.
[12/28 20:10:32     34s] **WARN: (IMPLF-44):	Macro 'PDS1216CDG' has no SIZE statement or a zero SIZE
[12/28 20:10:32     34s] statement and it is a class CORE macro so it needs a correct SIZE. There
[12/28 20:10:32     34s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[12/28 20:10:32     34s] is not loaded in the Innovus database and cannot be used in the
[12/28 20:10:32     34s] netlist.
[12/28 20:10:32     34s] **WARN: (IMPLF-44):	Macro 'PRC0102CDG' has no SIZE statement or a zero SIZE
[12/28 20:10:32     34s] statement and it is a class CORE macro so it needs a correct SIZE. There
[12/28 20:10:32     34s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[12/28 20:10:32     34s] is not loaded in the Innovus database and cannot be used in the
[12/28 20:10:32     34s] netlist.
[12/28 20:10:32     34s] **WARN: (IMPLF-44):	Macro 'PRC0204CDG' has no SIZE statement or a zero SIZE
[12/28 20:10:32     34s] statement and it is a class CORE macro so it needs a correct SIZE. There
[12/28 20:10:32     34s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[12/28 20:10:32     34s] is not loaded in the Innovus database and cannot be used in the
[12/28 20:10:32     34s] netlist.
[12/28 20:10:32     34s] **WARN: (IMPLF-44):	Macro 'PRC0408CDG' has no SIZE statement or a zero SIZE
[12/28 20:10:32     34s] statement and it is a class CORE macro so it needs a correct SIZE. There
[12/28 20:10:32     34s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[12/28 20:10:32     34s] is not loaded in the Innovus database and cannot be used in the
[12/28 20:10:32     34s] netlist.
[12/28 20:10:32     34s] **WARN: (IMPLF-44):	Macro 'PRC1216CDG' has no SIZE statement or a zero SIZE
[12/28 20:10:32     34s] statement and it is a class CORE macro so it needs a correct SIZE. There
[12/28 20:10:32     34s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[12/28 20:10:32     34s] is not loaded in the Innovus database and cannot be used in the
[12/28 20:10:32     34s] netlist.
[12/28 20:10:32     34s] **WARN: (IMPLF-44):	Macro 'PRS0102CDG' has no SIZE statement or a zero SIZE
[12/28 20:10:32     34s] statement and it is a class CORE macro so it needs a correct SIZE. There
[12/28 20:10:32     34s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[12/28 20:10:32     34s] is not loaded in the Innovus database and cannot be used in the
[12/28 20:10:32     34s] netlist.
[12/28 20:10:32     34s] **WARN: (IMPLF-44):	Macro 'PRS0204CDG' has no SIZE statement or a zero SIZE
[12/28 20:10:32     34s] statement and it is a class CORE macro so it needs a correct SIZE. There
[12/28 20:10:32     34s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[12/28 20:10:32     34s] is not loaded in the Innovus database and cannot be used in the
[12/28 20:10:32     34s] netlist.
[12/28 20:10:32     34s] **WARN: (IMPLF-44):	Macro 'PRS0408CDG' has no SIZE statement or a zero SIZE
[12/28 20:10:32     34s] statement and it is a class CORE macro so it needs a correct SIZE. There
[12/28 20:10:32     34s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[12/28 20:10:32     34s] is not loaded in the Innovus database and cannot be used in the
[12/28 20:10:32     34s] netlist.
[12/28 20:10:32     34s] **WARN: (IMPLF-44):	Macro 'PRS1216CDG' has no SIZE statement or a zero SIZE
[12/28 20:10:32     34s] statement and it is a class CORE macro so it needs a correct SIZE. There
[12/28 20:10:32     34s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[12/28 20:10:32     34s] is not loaded in the Innovus database and cannot be used in the
[12/28 20:10:32     34s] netlist.
[12/28 20:10:32     34s] **WARN: (IMPLF-44):	Macro 'PVDD1CDG' has no SIZE statement or a zero SIZE
[12/28 20:10:32     34s] statement and it is a class CORE macro so it needs a correct SIZE. There
[12/28 20:10:32     34s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[12/28 20:10:32     34s] is not loaded in the Innovus database and cannot be used in the
[12/28 20:10:32     34s] netlist.
[12/28 20:10:32     34s] **WARN: (IMPLF-44):	Macro 'PVSS1CDG' has no SIZE statement or a zero SIZE
[12/28 20:10:32     34s] statement and it is a class CORE macro so it needs a correct SIZE. There
[12/28 20:10:32     34s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[12/28 20:10:32     34s] is not loaded in the Innovus database and cannot be used in the
[12/28 20:10:32     34s] netlist.
[12/28 20:10:32     34s] **WARN: (IMPLF-44):	Macro 'PVSS3CDG' has no SIZE statement or a zero SIZE
[12/28 20:10:32     34s] statement and it is a class CORE macro so it needs a correct SIZE. There
[12/28 20:10:32     34s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[12/28 20:10:32     34s] is not loaded in the Innovus database and cannot be used in the
[12/28 20:10:32     34s] netlist.
[12/28 20:10:32     34s] **WARN: (EMS-27):	Message (IMPLF-44) has exceeded the current message display limit of 20.
[12/28 20:10:32     34s] To increase the message display limit, refer to the product command reference manual.
[12/28 20:10:32     34s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file library/lef/antenna_8.lef at line 606.
[12/28 20:10:32     34s] **WARN: (IMPLF-200):	Pin 'A[0]' in macro 'sram_256x8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/28 20:10:32     34s] Type 'man IMPLF-200' for more detail.
[12/28 20:10:32     34s] **WARN: (IMPLF-200):	Pin 'A[1]' in macro 'sram_256x8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/28 20:10:32     34s] Type 'man IMPLF-200' for more detail.
[12/28 20:10:32     34s] **WARN: (IMPLF-200):	Pin 'A[2]' in macro 'sram_256x8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/28 20:10:32     34s] Type 'man IMPLF-200' for more detail.
[12/28 20:10:32     34s] **WARN: (IMPLF-200):	Pin 'A[3]' in macro 'sram_256x8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/28 20:10:32     34s] Type 'man IMPLF-200' for more detail.
[12/28 20:10:32     34s] **WARN: (IMPLF-200):	Pin 'A[4]' in macro 'sram_256x8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/28 20:10:32     34s] Type 'man IMPLF-200' for more detail.
[12/28 20:10:32     34s] **WARN: (IMPLF-200):	Pin 'A[5]' in macro 'sram_256x8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/28 20:10:32     34s] Type 'man IMPLF-200' for more detail.
[12/28 20:10:32     34s] **WARN: (IMPLF-200):	Pin 'A[6]' in macro 'sram_256x8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/28 20:10:32     34s] Type 'man IMPLF-200' for more detail.
[12/28 20:10:32     34s] **WARN: (IMPLF-200):	Pin 'A[7]' in macro 'sram_256x8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/28 20:10:32     34s] Type 'man IMPLF-200' for more detail.
[12/28 20:10:32     34s] **WARN: (IMPLF-200):	Pin 'CEN' in macro 'sram_256x8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/28 20:10:32     34s] Type 'man IMPLF-200' for more detail.
[12/28 20:10:32     34s] **WARN: (IMPLF-200):	Pin 'CLK' in macro 'sram_256x8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/28 20:10:32     34s] Type 'man IMPLF-200' for more detail.
[12/28 20:10:32     34s] **WARN: (IMPLF-200):	Pin 'D[0]' in macro 'sram_256x8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/28 20:10:32     34s] Type 'man IMPLF-200' for more detail.
[12/28 20:10:32     34s] **WARN: (IMPLF-200):	Pin 'D[1]' in macro 'sram_256x8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/28 20:10:32     34s] Type 'man IMPLF-200' for more detail.
[12/28 20:10:32     34s] **WARN: (IMPLF-200):	Pin 'D[2]' in macro 'sram_256x8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/28 20:10:32     34s] Type 'man IMPLF-200' for more detail.
[12/28 20:10:32     34s] **WARN: (IMPLF-200):	Pin 'D[3]' in macro 'sram_256x8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/28 20:10:32     34s] Type 'man IMPLF-200' for more detail.
[12/28 20:10:32     34s] **WARN: (IMPLF-200):	Pin 'D[4]' in macro 'sram_256x8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/28 20:10:32     34s] Type 'man IMPLF-200' for more detail.
[12/28 20:10:32     34s] **WARN: (IMPLF-200):	Pin 'D[5]' in macro 'sram_256x8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/28 20:10:32     34s] Type 'man IMPLF-200' for more detail.
[12/28 20:10:32     34s] **WARN: (IMPLF-200):	Pin 'D[6]' in macro 'sram_256x8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/28 20:10:32     34s] Type 'man IMPLF-200' for more detail.
[12/28 20:10:32     34s] **WARN: (IMPLF-200):	Pin 'D[7]' in macro 'sram_256x8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/28 20:10:32     34s] Type 'man IMPLF-200' for more detail.
[12/28 20:10:32     34s] **WARN: (IMPLF-201):	Pin 'Q[0]' in macro 'sram_256x8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/28 20:10:32     34s] Type 'man IMPLF-201' for more detail.
[12/28 20:10:32     34s] **WARN: (IMPLF-201):	Pin 'Q[1]' in macro 'sram_256x8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/28 20:10:32     34s] Type 'man IMPLF-201' for more detail.
[12/28 20:10:32     34s] **WARN: (IMPLF-201):	Pin 'Q[2]' in macro 'sram_256x8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/28 20:10:32     34s] Type 'man IMPLF-201' for more detail.
[12/28 20:10:32     34s] **WARN: (IMPLF-201):	Pin 'Q[3]' in macro 'sram_256x8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/28 20:10:32     34s] Type 'man IMPLF-201' for more detail.
[12/28 20:10:32     34s] **WARN: (IMPLF-201):	Pin 'Q[4]' in macro 'sram_256x8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/28 20:10:32     34s] Type 'man IMPLF-201' for more detail.
[12/28 20:10:32     34s] **WARN: (IMPLF-201):	Pin 'Q[5]' in macro 'sram_256x8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/28 20:10:32     34s] Type 'man IMPLF-201' for more detail.
[12/28 20:10:32     34s] **WARN: (IMPLF-201):	Pin 'Q[6]' in macro 'sram_256x8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/28 20:10:32     34s] Type 'man IMPLF-201' for more detail.
[12/28 20:10:32     34s] **WARN: (IMPLF-201):	Pin 'Q[7]' in macro 'sram_256x8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/28 20:10:32     34s] Type 'man IMPLF-201' for more detail.
[12/28 20:10:32     34s] **WARN: (IMPLF-200):	Pin 'WEN' in macro 'sram_256x8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/28 20:10:32     34s] Type 'man IMPLF-200' for more detail.
[12/28 20:10:32     34s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/28 20:10:32     34s] Type 'man IMPLF-200' for more detail.
[12/28 20:10:32     34s] 
[12/28 20:10:32     34s] viaInitial starts at Tue Dec 28 20:10:32 2021
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM1 GENERATE.
[12/28 20:10:32     34s] Type 'man IMPPP-557' for more detail.
[12/28 20:10:32     34s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM2 GENERATE.
[12/28 20:10:32     34s] Type 'man IMPPP-557' for more detail.
[12/28 20:10:32     34s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM3 GENERATE.
[12/28 20:10:32     34s] Type 'man IMPPP-557' for more detail.
[12/28 20:10:32     34s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM4 GENERATE.
[12/28 20:10:32     34s] Type 'man IMPPP-557' for more detail.
[12/28 20:10:32     34s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM5 GENERATE.
[12/28 20:10:32     34s] Type 'man IMPPP-557' for more detail.
[12/28 20:10:32     34s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM6 GENERATE.
[12/28 20:10:32     34s] Type 'man IMPPP-557' for more detail.
[12/28 20:10:32     34s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM7 GENERATE.
[12/28 20:10:32     34s] Type 'man IMPPP-557' for more detail.
[12/28 20:10:32     34s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM8 GENERATE.
[12/28 20:10:32     34s] Type 'man IMPPP-557' for more detail.
[12/28 20:10:32     34s] viaInitial ends at Tue Dec 28 20:10:32 2021

##  Check design process and node:  
##  Both design process and tech node are not set.

[12/28 20:10:32     34s] Loading view definition file from mmmc.view
[12/28 20:10:32     34s] Reading lib_max timing library '/home/raid7_1/userd/d10013/CVSD/hw5/APR/library/lib/slow.lib' ...
[12/28 20:10:32     35s] **WARN: (TECHLIB-302):	No function defined for cell 'HOLDX1'. The cell will only be used for analysis. (File /home/raid7_1/userd/d10013/CVSD/hw5/APR/library/lib/slow.lib)
[12/28 20:10:32     35s] Read 527 cells in library 'slow' 
[12/28 20:10:32     35s] Reading lib_max timing library '/home/raid7_1/userd/d10013/CVSD/hw5/sram_256x8/sram_256x8_slow_syn.lib' ...
[12/28 20:10:32     35s] Read 1 cells in library 'sram_256x8' 
[12/28 20:10:32     35s] Ending "PreSetAnalysisView" (total cpu=0:00:00.8, real=0:00:00.0, peak res=647.3M, current mem=593.9M)
[12/28 20:10:32     35s] *** End library_loading (cpu=0.01min, real=0.00min, mem=21.5M, fe_cpu=0.66min, fe_real=3.02min, fe_mem=888.8M) ***
[12/28 20:10:32     35s] #% Begin Load netlist data ... (date=12/28 20:10:32, mem=593.9M)
[12/28 20:10:32     35s] *** Begin netlist parsing (mem=888.8M) ***
[12/28 20:10:32     35s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3XL' is defined in LEF but not in the timing library.
[12/28 20:10:32     35s] Type 'man IMPVL-159' for more detail.
[12/28 20:10:32     35s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3XL' is defined in LEF but not in the timing library.
[12/28 20:10:32     35s] Type 'man IMPVL-159' for more detail.
[12/28 20:10:32     35s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X4' is defined in LEF but not in the timing library.
[12/28 20:10:32     35s] Type 'man IMPVL-159' for more detail.
[12/28 20:10:32     35s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X4' is defined in LEF but not in the timing library.
[12/28 20:10:32     35s] Type 'man IMPVL-159' for more detail.
[12/28 20:10:32     35s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X2' is defined in LEF but not in the timing library.
[12/28 20:10:32     35s] Type 'man IMPVL-159' for more detail.
[12/28 20:10:32     35s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X2' is defined in LEF but not in the timing library.
[12/28 20:10:32     35s] Type 'man IMPVL-159' for more detail.
[12/28 20:10:32     35s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X1' is defined in LEF but not in the timing library.
[12/28 20:10:32     35s] Type 'man IMPVL-159' for more detail.
[12/28 20:10:32     35s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X1' is defined in LEF but not in the timing library.
[12/28 20:10:32     35s] Type 'man IMPVL-159' for more detail.
[12/28 20:10:32     35s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2XL' is defined in LEF but not in the timing library.
[12/28 20:10:32     35s] Type 'man IMPVL-159' for more detail.
[12/28 20:10:32     35s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2XL' is defined in LEF but not in the timing library.
[12/28 20:10:32     35s] Type 'man IMPVL-159' for more detail.
[12/28 20:10:32     35s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X4' is defined in LEF but not in the timing library.
[12/28 20:10:32     35s] Type 'man IMPVL-159' for more detail.
[12/28 20:10:32     35s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X4' is defined in LEF but not in the timing library.
[12/28 20:10:32     35s] Type 'man IMPVL-159' for more detail.
[12/28 20:10:32     35s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X2' is defined in LEF but not in the timing library.
[12/28 20:10:32     35s] Type 'man IMPVL-159' for more detail.
[12/28 20:10:32     35s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X2' is defined in LEF but not in the timing library.
[12/28 20:10:32     35s] Type 'man IMPVL-159' for more detail.
[12/28 20:10:32     35s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X1' is defined in LEF but not in the timing library.
[12/28 20:10:32     35s] Type 'man IMPVL-159' for more detail.
[12/28 20:10:32     35s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X1' is defined in LEF but not in the timing library.
[12/28 20:10:32     35s] Type 'man IMPVL-159' for more detail.
[12/28 20:10:32     35s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3XL' is defined in LEF but not in the timing library.
[12/28 20:10:32     35s] Type 'man IMPVL-159' for more detail.
[12/28 20:10:32     35s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3XL' is defined in LEF but not in the timing library.
[12/28 20:10:32     35s] Type 'man IMPVL-159' for more detail.
[12/28 20:10:32     35s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3X4' is defined in LEF but not in the timing library.
[12/28 20:10:32     35s] Type 'man IMPVL-159' for more detail.
[12/28 20:10:32     35s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3X4' is defined in LEF but not in the timing library.
[12/28 20:10:32     35s] Type 'man IMPVL-159' for more detail.
[12/28 20:10:32     35s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[12/28 20:10:32     35s] To increase the message display limit, refer to the product command reference manual.
[12/28 20:10:32     35s] Created 528 new cells from 2 timing libraries.
[12/28 20:10:32     35s] Reading netlist ...
[12/28 20:10:32     35s] Backslashed names will retain backslash and a trailing blank character.
[12/28 20:10:32     35s] Reading verilog netlist '../02_SYN/Netlist/ipdc_syn.v'
[12/28 20:10:32     35s] 
[12/28 20:10:32     35s] *** Memory Usage v#1 (Current mem = 888.758M, initial mem = 274.973M) ***
[12/28 20:10:32     35s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=888.8M) ***
[12/28 20:10:32     35s] #% End Load netlist data ... (date=12/28 20:10:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=601.5M, current mem=601.5M)
[12/28 20:10:32     35s] Set top cell to ipdc.
[12/28 20:10:33     35s] Hooked 528 DB cells to tlib cells.
[12/28 20:10:33     35s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=609.8M, current mem=609.8M)
[12/28 20:10:33     35s] Starting recursive module instantiation check.
[12/28 20:10:33     35s] No recursion found.
[12/28 20:10:33     35s] Building hierarchical netlist for Cell ipdc ...
[12/28 20:10:33     35s] *** Netlist is unique.
[12/28 20:10:33     35s] Setting Std. cell height to 7380 DBU (smallest netlist inst).
[12/28 20:10:33     35s] ** info: there are 537 modules.
[12/28 20:10:33     35s] ** info: there are 1554 stdCell insts.
[12/28 20:10:33     35s] ** info: there are 3 macros.
[12/28 20:10:33     35s] 
[12/28 20:10:33     35s] *** Memory Usage v#1 (Current mem = 928.180M, initial mem = 274.973M) ***
[12/28 20:10:33     35s] Generated pitch 0.41 in METAL7 is different from 0.615 defined in technology file in preferred direction.
[12/28 20:10:33     35s] Set Default Net Delay as 1000 ps.
[12/28 20:10:33     35s] Set Default Net Load as 0.5 pF. 
[12/28 20:10:33     35s] Set Default Input Pin Transition as 0.1 ps.
[12/28 20:10:33     36s] Extraction setup Started 
[12/28 20:10:33     36s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[12/28 20:10:33     36s] **WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
[12/28 20:10:33     36s] Type 'man IMPEXT-6202' for more detail.
[12/28 20:10:33     36s] Reading Capacitance Table File library/tsmc013.capTbl ...
[12/28 20:10:33     36s] Cap table was created using Encounter 04.20-s274_1.
[12/28 20:10:33     36s] Process name: t013s8ml_fsg.
[12/28 20:10:33     36s] Importing multi-corner RC tables ... 
[12/28 20:10:33     36s] Summary of Active RC-Corners : 
[12/28 20:10:33     36s]  
[12/28 20:10:33     36s]  Analysis View: av_func_mode_max
[12/28 20:10:33     36s]     RC-Corner Name        : RC_corner
[12/28 20:10:33     36s]     RC-Corner Index       : 0
[12/28 20:10:33     36s]     RC-Corner Temperature : 25 Celsius
[12/28 20:10:33     36s]     RC-Corner Cap Table   : 'library/tsmc013.capTbl'
[12/28 20:10:33     36s]     RC-Corner PreRoute Res Factor         : 1
[12/28 20:10:33     36s]     RC-Corner PreRoute Cap Factor         : 1
[12/28 20:10:33     36s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/28 20:10:33     36s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/28 20:10:33     36s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/28 20:10:33     36s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[12/28 20:10:33     36s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[12/28 20:10:33     36s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/28 20:10:33     36s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/28 20:10:33     36s]     RC-Corner Technology file: 'library/tsmc13_8lm.cl/icecaps_8lm.tch'
[12/28 20:10:33     36s] LayerId::1 widthSet size::4
[12/28 20:10:33     36s] LayerId::2 widthSet size::4
[12/28 20:10:33     36s] LayerId::3 widthSet size::4
[12/28 20:10:33     36s] LayerId::4 widthSet size::4
[12/28 20:10:33     36s] LayerId::5 widthSet size::4
[12/28 20:10:33     36s] LayerId::6 widthSet size::4
[12/28 20:10:33     36s] LayerId::7 widthSet size::5
[12/28 20:10:33     36s] LayerId::8 widthSet size::3
[12/28 20:10:33     36s] Updating RC grid for preRoute extraction ...
[12/28 20:10:33     36s] Initializing multi-corner capacitance tables ... 
[12/28 20:10:33     36s] Initializing multi-corner resistance tables ...
[12/28 20:10:33     36s] **Info: Trial Route has Max Route Layer 15/8.
[12/28 20:10:33     36s] {RT RC_corner 0 8 8 {7 0} 1}
[12/28 20:10:33     36s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 80 ; 
[12/28 20:10:33     36s] *Info: initialize multi-corner CTS.
[12/28 20:10:33     36s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=788.3M, current mem=624.5M)
[12/28 20:10:33     36s] Reading timing constraints file '../02_SYN/Netlist/ipdc_syn.sdc' ...
[12/28 20:10:33     36s] Current (total cpu=0:00:40.3, real=0:03:02, peak res=796.2M, current mem=796.2M)
[12/28 20:10:33     36s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../02_SYN/Netlist/ipdc_syn.sdc, Line 9).
[12/28 20:10:33     36s] 
[12/28 20:10:33     36s] **WARN: (TCLCMD-1013):	The SDC set_operating_conditions assertion is not supported. Please use the Innovus setOpCond command to specify library and operating condition information. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../02_SYN/Netlist/ipdc_syn.sdc, Line 10).
[12/28 20:10:33     36s] 
[12/28 20:10:33     36s] **WARN: (TCLNL-330):	set_input_delay on clock root 'i_clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../02_SYN/Netlist/ipdc_syn.sdc, Line 76).
[12/28 20:10:33     36s] 
[12/28 20:10:33     36s] INFO (CTE): Reading of timing constraints file ../02_SYN/Netlist/ipdc_syn.sdc completed, with 3 WARNING
[12/28 20:10:33     36s] WARNING (CTE-25): Line: 12 of File ../02_SYN/Netlist/ipdc_syn.sdc : Skipped unsupported command: set_max_area
[12/28 20:10:33     36s] 
[12/28 20:10:33     36s] 
[12/28 20:10:33     36s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=815.6M, current mem=815.6M)
[12/28 20:10:33     36s] Current (total cpu=0:00:40.4, real=0:03:02, peak res=815.6M, current mem=815.6M)
[12/28 20:10:33     36s] Creating Cell Server ...(0, 1, 1, 1)
[12/28 20:10:33     36s] Summary for sequential cells identification: 
[12/28 20:10:33     36s]   Identified SBFF number: 112
[12/28 20:10:33     36s]   Identified MBFF number: 0
[12/28 20:10:33     36s]   Identified SB Latch number: 0
[12/28 20:10:33     36s]   Identified MB Latch number: 0
[12/28 20:10:33     36s]   Not identified SBFF number: 8
[12/28 20:10:33     36s]   Not identified MBFF number: 0
[12/28 20:10:33     36s]   Not identified SB Latch number: 0
[12/28 20:10:33     36s]   Not identified MB Latch number: 0
[12/28 20:10:33     36s]   Number of sequential cells which are not FFs: 34
[12/28 20:10:33     36s] Total number of combinational cells: 363
[12/28 20:10:33     36s] Total number of sequential cells: 154
[12/28 20:10:33     36s] Total number of tristate cells: 10
[12/28 20:10:33     36s] Total number of level shifter cells: 0
[12/28 20:10:33     36s] Total number of power gating cells: 0
[12/28 20:10:33     36s] Total number of isolation cells: 0
[12/28 20:10:33     36s] Total number of power switch cells: 0
[12/28 20:10:33     36s] Total number of pulse generator cells: 0
[12/28 20:10:33     36s] Total number of always on buffers: 0
[12/28 20:10:33     36s] Total number of retention cells: 0
[12/28 20:10:33     36s] List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 BUFX3 CLKBUFX2 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
[12/28 20:10:33     36s] Total number of usable buffers: 16
[12/28 20:10:33     36s] List of unusable buffers:
[12/28 20:10:33     36s] Total number of unusable buffers: 0
[12/28 20:10:33     36s] List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
[12/28 20:10:33     36s] Total number of usable inverters: 19
[12/28 20:10:33     36s] List of unusable inverters: RFRDX2 RFRDX1 RFRDX4
[12/28 20:10:33     36s] Total number of unusable inverters: 3
[12/28 20:10:33     36s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
[12/28 20:10:33     36s] Total number of identified usable delay cells: 8
[12/28 20:10:33     36s] List of identified unusable delay cells:
[12/28 20:10:33     36s] Total number of identified unusable delay cells: 0
[12/28 20:10:33     36s] Creating Cell Server, finished. 
[12/28 20:10:33     36s] 
[12/28 20:10:33     36s] Deleting Cell Server ...
[12/28 20:10:33     36s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=837.6M, current mem=837.5M)
[12/28 20:10:33     36s] Creating Cell Server ...(0, 0, 0, 0)
[12/28 20:10:33     36s] Summary for sequential cells identification: 
[12/28 20:10:33     36s]   Identified SBFF number: 112
[12/28 20:10:33     36s]   Identified MBFF number: 0
[12/28 20:10:33     36s]   Identified SB Latch number: 0
[12/28 20:10:33     36s]   Identified MB Latch number: 0
[12/28 20:10:33     36s]   Not identified SBFF number: 8
[12/28 20:10:33     36s]   Not identified MBFF number: 0
[12/28 20:10:33     36s]   Not identified SB Latch number: 0
[12/28 20:10:33     36s]   Not identified MB Latch number: 0
[12/28 20:10:33     36s]   Number of sequential cells which are not FFs: 34
[12/28 20:10:33     36s]  Visiting view : av_func_mode_max
[12/28 20:10:33     36s]    : PowerDomain = none : Weighted F : unweighted  = 35.20 (1.000) with rcCorner = 0
[12/28 20:10:33     36s]    : PowerDomain = none : Weighted F : unweighted  = 32.30 (1.000) with rcCorner = -1
[12/28 20:10:33     36s]  Visiting view : av_func_mode_max
[12/28 20:10:33     36s]    : PowerDomain = none : Weighted F : unweighted  = 35.20 (1.000) with rcCorner = 0
[12/28 20:10:33     36s]    : PowerDomain = none : Weighted F : unweighted  = 32.30 (1.000) with rcCorner = -1
[12/28 20:10:33     36s]  Setting StdDelay to 35.20
[12/28 20:10:33     36s] Creating Cell Server, finished. 
[12/28 20:10:33     36s] 
[12/28 20:10:33     36s] 
[12/28 20:10:33     36s] *** Summary of all messages that are not suppressed in this session:
[12/28 20:10:33     36s] Severity  ID               Count  Summary                                  
[12/28 20:10:33     36s] WARNING   IMPLF-44            22  Macro '%s' has no SIZE statement or a ze...
[12/28 20:10:33     36s] WARNING   IMPLF-200           20  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/28 20:10:33     36s] WARNING   IMPLF-201            8  Pin '%s' in macro '%s' has no ANTENNADIF...
[12/28 20:10:33     36s] WARNING   IMPLF-119           15  LAYER '%s' has been found in the databas...
[12/28 20:10:33     36s] WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
[12/28 20:10:33     36s] WARNING   IMPVL-159         1056  Pin '%s' of cell '%s' is defined in LEF ...
[12/28 20:10:33     36s] WARNING   IMPPP-557            8  A single-layer VIARULE GENERATE for turn...
[12/28 20:10:33     36s] WARNING   TCLCMD-1013          1  The SDC set_operating_conditions asserti...
[12/28 20:10:33     36s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[12/28 20:10:33     36s] WARNING   TCLNL-330            1  set_input_delay on clock root '%s' is no...
[12/28 20:10:33     36s] WARNING   TECHLIB-302          1  No function defined for cell '%s'. The c...
[12/28 20:10:33     36s] *** Message Summary: 1134 warning(s), 0 error(s)
[12/28 20:10:33     36s] 
[12/28 20:10:50     37s] <CMD> zoomBox -313.96300 -93.07050 638.02100 390.07700
[12/28 20:10:50     37s] <CMD> zoomBox -1131.72000 -525.65200 1392.43650 755.39900
[12/28 20:10:51     37s] <CMD> zoomBox -449.47550 -219.14900 670.50650 349.26050
[12/28 20:10:55     38s] <CMD> setDrawView ameba
[12/28 20:10:56     38s] <CMD> setDrawView fplan
[12/28 20:10:57     38s] <CMD> zoomBox -754.44650 -379.26500 795.70300 407.46150
[12/28 20:10:58     38s] <CMD> zoomBox -598.12650 -287.26250 719.50050 381.45500
[12/28 20:10:59     38s] <CMD> zoomBox -484.27000 -212.74500 635.71300 355.66500
[12/28 20:13:38     51s] <CMD> clearGlobalNets
[12/28 20:13:38     51s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename *
[12/28 20:13:38     51s] <CMD> globalNetConnect VDD -type net -net VDD
[12/28 20:13:38     51s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename *
[12/28 20:13:38     51s] <CMD> globalNetConnect VSS -type net -net VSS
[12/28 20:13:41     52s] Warning: term CEN of inst mem_mem3 is not connect to global special net.
[12/28 20:13:41     52s] Warning: term CEN of inst mem_mem2 is not connect to global special net.
[12/28 20:13:41     52s] Warning: term CEN of inst mem_mem1 is not connect to global special net.
[12/28 20:13:41     52s] Warning: term D of inst ftr_cnt2_reg_1_ is not connect to global special net.
[12/28 20:13:41     52s] Warning: term D of inst ftr_cnt2_reg_0_ is not connect to global special net.
[12/28 20:13:41     52s] Warning: term D of inst ftr_row_reg_1_ is not connect to global special net.
[12/28 20:13:41     52s] Warning: term A of inst U1308 is not connect to global special net.
[12/28 20:14:21     55s] <CMD> saveDesign ipdc/init
[12/28 20:14:21     55s] #% Begin save design ... (date=12/28 20:14:21, mem=873.5M)
[12/28 20:14:23     57s] % Begin Save ccopt configuration ... (date=12/28 20:14:23, mem=875.6M)
[12/28 20:14:23     57s] % End Save ccopt configuration ... (date=12/28 20:14:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=876.3M, current mem=876.3M)
[12/28 20:14:23     57s] % Begin Save netlist data ... (date=12/28 20:14:23, mem=876.3M)
[12/28 20:14:23     57s] Writing Binary DB to ipdc/init.dat/ipdc.v.bin in single-threaded mode...
[12/28 20:14:25     58s] % End Save netlist data ... (date=12/28 20:14:25, total cpu=0:00:01.7, real=0:00:02.0, peak res=876.6M, current mem=876.6M)
[12/28 20:14:25     58s] Saving symbol-table file ...
[12/28 20:14:25     58s] Saving congestion map file ipdc/init.dat/ipdc.route.congmap.gz ...
[12/28 20:14:25     58s] % Begin Save AAE data ... (date=12/28 20:14:25, mem=877.2M)
[12/28 20:14:25     58s] Saving AAE Data ...
[12/28 20:14:25     58s] % End Save AAE data ... (date=12/28 20:14:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=877.2M, current mem=877.2M)
[12/28 20:14:25     58s] Saving preference file ipdc/init.dat/gui.pref.tcl ...
[12/28 20:14:25     58s] Saving mode setting ...
[12/28 20:14:25     58s] Saving global file ...
[12/28 20:14:25     58s] % Begin Save floorplan data ... (date=12/28 20:14:25, mem=880.5M)
[12/28 20:14:25     58s] Saving floorplan file ...
[12/28 20:14:26     58s] % End Save floorplan data ... (date=12/28 20:14:26, total cpu=0:00:00.0, real=0:00:01.0, peak res=881.1M, current mem=881.1M)
[12/28 20:14:26     58s] Saving PG file ipdc/init.dat/ipdc.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Tue Dec 28 20:14:26 2021)
[12/28 20:14:26     58s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1198.0M) ***
[12/28 20:14:26     58s] Saving Drc markers ...
[12/28 20:14:26     58s] ... No Drc file written since there is no markers found.
[12/28 20:14:26     58s] % Begin Save placement data ... (date=12/28 20:14:26, mem=881.3M)
[12/28 20:14:26     58s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/28 20:14:26     58s] Save Adaptive View Pruning View Names to Binary file
[12/28 20:14:26     58s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1201.0M) ***
[12/28 20:14:26     58s] % End Save placement data ... (date=12/28 20:14:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=881.4M, current mem=881.4M)
[12/28 20:14:26     59s] % Begin Save routing data ... (date=12/28 20:14:26, mem=881.4M)
[12/28 20:14:26     59s] Saving route file ...
[12/28 20:14:27     59s] *** Completed saveRoute (cpu=0:00:00.6 real=0:00:01.0 mem=1202.0M) ***
[12/28 20:14:27     59s] % End Save routing data ... (date=12/28 20:14:27, total cpu=0:00:00.6, real=0:00:01.0, peak res=885.6M, current mem=885.6M)
[12/28 20:14:27     59s] Saving property file ipdc/init.dat/ipdc.prop
[12/28 20:14:27     59s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1205.0M) ***
[12/28 20:14:27     59s] % Begin Save power constraints data ... (date=12/28 20:14:27, mem=886.2M)
[12/28 20:14:27     59s] % End Save power constraints data ... (date=12/28 20:14:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=886.3M, current mem=886.3M)
[12/28 20:14:31     63s] Generated self-contained design init.dat
[12/28 20:14:31     63s] #% End save design ... (date=12/28 20:14:31, total cpu=0:00:08.4, real=0:00:10.0, peak res=911.1M, current mem=887.3M)
[12/28 20:14:31     63s] *** Message Summary: 0 warning(s), 0 error(s)
[12/28 20:14:31     63s] 
[12/28 20:14:54     65s] <CMD> setDesignMode -process 130
[12/28 20:14:54     65s] ##  Process: 130           (User Set)               
[12/28 20:14:54     65s] ##     Node: (not set)                           
[12/28 20:14:54     65s] 
##  Check design process and node:  
##  Design tech node is not set.

[12/28 20:14:54     65s] Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
[12/28 20:14:54     65s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[12/28 20:14:54     65s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[12/28 20:14:54     65s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[12/28 20:14:54     65s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[12/28 20:22:11    101s] <CMD> getIoFlowFlag
[12/28 20:23:09    105s] <CMD> setIoFlowFlag 0
[12/28 20:23:09    105s] <CMD> floorPlan -site TSM13SITE -r 1 0.7 80 80 80 80
[12/28 20:23:09    105s] Generated pitch 0.41 in METAL7 is different from 0.615 defined in technology file in preferred direction.
[12/28 20:23:09    105s] <CMD> uiSetTool select
[12/28 20:23:09    105s] <CMD> getIoFlowFlag
[12/28 20:23:09    105s] <CMD> fit
[12/28 20:23:11    106s] <CMD> zoomBox -370.10700 -56.88900 848.89950 561.77700
[12/28 20:23:12    106s] <CMD> zoomBox -275.65800 -24.01300 760.49750 501.85300
[12/28 20:23:22    106s] <CMD> setLayerPreference pinObj -isVisible 1
[12/28 20:24:07    110s] <CMD> addHaloToBlock {30 30 30 30} -allBlock
[12/28 20:24:23    111s] <CMD> saveDesign ipdc/floorplan
[12/28 20:24:23    111s] #% Begin save design ... (date=12/28 20:24:23, mem=889.9M)
[12/28 20:24:23    111s] % Begin Save ccopt configuration ... (date=12/28 20:24:23, mem=889.9M)
[12/28 20:24:23    111s] % End Save ccopt configuration ... (date=12/28 20:24:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=890.1M, current mem=890.1M)
[12/28 20:24:23    111s] % Begin Save netlist data ... (date=12/28 20:24:23, mem=890.1M)
[12/28 20:24:23    111s] Writing Binary DB to ipdc/floorplan.dat/ipdc.v.bin in single-threaded mode...
[12/28 20:24:23    111s] % End Save netlist data ... (date=12/28 20:24:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=890.1M, current mem=890.1M)
[12/28 20:24:23    111s] Saving symbol-table file ...
[12/28 20:24:23    111s] Saving congestion map file ipdc/floorplan.dat/ipdc.route.congmap.gz ...
[12/28 20:24:23    111s] % Begin Save AAE data ... (date=12/28 20:24:23, mem=890.1M)
[12/28 20:24:23    111s] Saving AAE Data ...
[12/28 20:24:23    111s] % End Save AAE data ... (date=12/28 20:24:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=890.1M, current mem=890.1M)
[12/28 20:24:23    111s] Saving preference file ipdc/floorplan.dat/gui.pref.tcl ...
[12/28 20:24:23    111s] Saving mode setting ...
[12/28 20:24:23    111s] Saving global file ...
[12/28 20:24:23    111s] % Begin Save floorplan data ... (date=12/28 20:24:23, mem=890.3M)
[12/28 20:24:23    111s] Saving floorplan file ...
[12/28 20:24:24    111s] % End Save floorplan data ... (date=12/28 20:24:24, total cpu=0:00:00.0, real=0:00:01.0, peak res=890.3M, current mem=890.3M)
[12/28 20:24:24    111s] Saving PG file ipdc/floorplan.dat/ipdc.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Tue Dec 28 20:24:24 2021)
[12/28 20:24:24    111s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1250.7M) ***
[12/28 20:24:24    111s] Saving Drc markers ...
[12/28 20:24:24    111s] ... No Drc file written since there is no markers found.
[12/28 20:24:24    111s] % Begin Save placement data ... (date=12/28 20:24:24, mem=890.3M)
[12/28 20:24:24    111s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/28 20:24:24    111s] Save Adaptive View Pruning View Names to Binary file
[12/28 20:24:24    111s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1253.7M) ***
[12/28 20:24:24    111s] % End Save placement data ... (date=12/28 20:24:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=890.3M, current mem=890.3M)
[12/28 20:24:24    111s] % Begin Save routing data ... (date=12/28 20:24:24, mem=890.3M)
[12/28 20:24:24    111s] Saving route file ...
[12/28 20:24:24    111s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1250.7M) ***
[12/28 20:24:24    111s] % End Save routing data ... (date=12/28 20:24:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=890.4M, current mem=890.4M)
[12/28 20:24:24    111s] Saving property file ipdc/floorplan.dat/ipdc.prop
[12/28 20:24:24    111s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1253.7M) ***
[12/28 20:24:24    111s] % Begin Save power constraints data ... (date=12/28 20:24:24, mem=890.4M)
[12/28 20:24:24    112s] % End Save power constraints data ... (date=12/28 20:24:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=890.4M, current mem=890.4M)
[12/28 20:24:28    115s] Generated self-contained design floorplan.dat
[12/28 20:24:28    115s] #% End save design ... (date=12/28 20:24:28, total cpu=0:00:04.1, real=0:00:05.0, peak res=920.8M, current mem=891.4M)
[12/28 20:24:28    115s] *** Message Summary: 0 warning(s), 0 error(s)
[12/28 20:24:28    115s] 
[12/28 20:25:40    121s] <CMD> set sprCreateIeRingOffset 1.0
[12/28 20:25:40    121s] <CMD> set sprCreateIeRingThreshold 1.0
[12/28 20:25:40    121s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/28 20:25:40    121s] <CMD> set sprCreateIeRingLayers {}
[12/28 20:25:40    121s] <CMD> set sprCreateIeRingOffset 1.0
[12/28 20:25:40    121s] <CMD> set sprCreateIeRingThreshold 1.0
[12/28 20:25:40    121s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/28 20:25:40    121s] <CMD> set sprCreateIeRingLayers {}
[12/28 20:25:40    121s] <CMD> set sprCreateIeStripeWidth 10.0
[12/28 20:25:40    121s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/28 20:25:40    121s] <CMD> set sprCreateIeStripeWidth 10.0
[12/28 20:25:40    121s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/28 20:25:40    121s] <CMD> set sprCreateIeRingOffset 1.0
[12/28 20:25:40    121s] <CMD> set sprCreateIeRingThreshold 1.0
[12/28 20:25:40    121s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/28 20:25:40    121s] <CMD> set sprCreateIeRingLayers {}
[12/28 20:25:40    121s] <CMD> set sprCreateIeStripeWidth 10.0
[12/28 20:25:40    121s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/28 20:27:22    130s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer METAL8 -stacked_via_bottom_layer METAL1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[12/28 20:27:22    130s] The ring targets are set to core/block ring wires.
[12/28 20:27:22    130s] addRing command will consider rows while creating rings.
[12/28 20:27:22    130s] addRing command will disallow rings to go over rows.
[12/28 20:27:22    130s] addRing command will ignore shorts while creating rings.
[12/28 20:27:22    130s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top METAL3 bottom METAL3 left METAL2 right METAL2} -width {top 8 bottom 8 left 8 right 8} -spacing {top 0.24 bottom 0.24 left 0.24 right 0.24} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None -use_wire_group 1 -use_wire_group_bits 4 -use_interleaving_wire_group 1
[12/28 20:27:22    130s] 
[12/28 20:27:22    130s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1287.2M)
[12/28 20:27:22    130s] Ring generation is complete.
[12/28 20:27:22    130s] vias are now being generated.
[12/28 20:27:22    130s] addRing created 32 wires.
[12/28 20:27:22    130s] ViaGen created 128 vias, deleted 0 via to avoid violation.
[12/28 20:27:22    130s] +--------+----------------+----------------+
[12/28 20:27:22    130s] |  Layer |     Created    |     Deleted    |
[12/28 20:27:22    130s] +--------+----------------+----------------+
[12/28 20:27:22    130s] | METAL2 |       16       |       NA       |
[12/28 20:27:22    130s] |  VIA23 |       128      |        0       |
[12/28 20:27:22    130s] | METAL3 |       16       |       NA       |
[12/28 20:27:22    130s] +--------+----------------+----------------+
[12/28 20:30:21    144s] <CMD> setSrouteMode -viaConnectToShape { ring }
[12/28 20:30:21    144s] <CMD> sroute -connect {} -layerChangeRange { METAL1(1) METAL8(8) } -blockPinTarget { nearestTarget } -allowJogging 1 -crossoverViaLayerRange { METAL1(1) METAL8(8) } -nets { VDD VSS } -allowLayerChange 1 -targetViaLayerRange { METAL1(1) METAL8(8) }
[12/28 20:30:21    144s] **WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[12/28 20:30:21    144s] *** Begin SPECIAL ROUTE on Tue Dec 28 20:30:21 2021 ***
[12/28 20:30:21    144s] SPECIAL ROUTE ran on directory: /home/raid7_1/userd/d10013/CVSD/hw5/APR
[12/28 20:30:21    144s] SPECIAL ROUTE ran on machine: cad29 (Linux 2.6.32-754.27.1.el6.x86_64 Xeon 2.30Ghz)
[12/28 20:30:21    144s] 
[12/28 20:30:21    144s] Begin option processing ...
[12/28 20:30:21    144s] srouteConnectPowerBump set to false
[12/28 20:30:21    144s] routeSelectNet set to "VDD VSS"
[12/28 20:30:21    144s] routeSpecial set to true
[12/28 20:30:21    144s] srouteBottomLayerLimit set to 1
[12/28 20:30:21    144s] srouteBottomTargetLayerLimit set to 1
[12/28 20:30:21    144s] srouteConnectBlockPin set to false
[12/28 20:30:21    144s] srouteConnectConverterPin set to false
[12/28 20:30:21    144s] srouteConnectCorePin set to false
[12/28 20:30:21    144s] srouteConnectPadPin set to false
[12/28 20:30:21    144s] srouteConnectStripe set to false
[12/28 20:30:21    144s] srouteCrossoverViaBottomLayer set to 1
[12/28 20:30:21    144s] srouteCrossoverViaTopLayer set to 8
[12/28 20:30:21    144s] srouteFollowCorePinEnd set to 3
[12/28 20:30:21    144s] srouteFollowPadPin set to false
[12/28 20:30:21    144s] srouteJogControl set to "preferWithChanges differentLayer"
[12/28 20:30:21    144s] srouteNoViaOnWireShape set to "padring stripe blockring blockpin coverpin noshape blockwire corewire followpin iowire"
[12/28 20:30:21    144s] sroutePadPinAllPorts set to true
[12/28 20:30:21    144s] sroutePreserveExistingRoutes set to true
[12/28 20:30:21    144s] srouteRoutePowerBarPortOnBothDir set to true
[12/28 20:30:21    144s] srouteStopBlockPin set to "nearestTarget"
[12/28 20:30:21    144s] srouteTopLayerLimit set to 8
[12/28 20:30:21    144s] srouteTopTargetLayerLimit set to 8
[12/28 20:30:21    144s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2314.00 megs.
[12/28 20:30:21    144s] 
[12/28 20:30:21    144s] Reading DB technology information...
[12/28 20:30:21    144s] Finished reading DB technology information.
[12/28 20:30:21    144s] Reading floorplan and netlist information...
[12/28 20:30:21    144s] Finished reading floorplan and netlist information.
[12/28 20:30:21    144s] Read in 16 layers, 8 routing layers, 1 overlap layer
[12/28 20:30:21    144s] Read in 104 macros, 103 used
[12/28 20:30:21    144s] Read in 103 components
[12/28 20:30:21    144s]   103 core components: 103 unplaced, 0 placed, 0 fixed
[12/28 20:30:21    144s] Read in 59 logical pins
[12/28 20:30:21    144s] Read in 59 nets
[12/28 20:30:21    144s] Read in 2 special nets, 2 routed
[12/28 20:30:21    144s] Read in 206 terminals
[12/28 20:30:21    144s] 2 nets selected.
[12/28 20:30:21    144s] 
[12/28 20:30:21    144s] Begin power routing ...
[12/28 20:30:21    144s] Begin SIGNAL BUMP routing instead of power routing...
[12/28 20:30:21    144s] End signal bump routing: cpu: 0:00:00, real: 0:00:00, peak: 2320.00 megs.
[12/28 20:30:21    144s] 
[12/28 20:30:21    144s] 
[12/28 20:30:21    144s] 
[12/28 20:30:21    144s]  Begin updating DB with routing results ...
[12/28 20:30:21    144s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[12/28 20:30:21    144s] Pin and blockage extraction finished
[12/28 20:30:21    144s] 
[12/28 20:30:21    144s] sroute created 0 wire.
[12/28 20:30:21    144s] ViaGen created 0 via, deleted 0 via to avoid violation.
[12/28 20:31:00    147s] <CMD> setSrouteMode -viaConnectToShape { ring }
[12/28 20:31:00    147s] <CMD> sroute -connect { padPin } -layerChangeRange { METAL1(1) METAL8(8) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -allowJogging 1 -crossoverViaLayerRange { METAL1(1) METAL8(8) } -nets { VDD VSS } -allowLayerChange 1 -targetViaLayerRange { METAL1(1) METAL8(8) }
[12/28 20:31:00    147s] **WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[12/28 20:31:00    147s] *** Begin SPECIAL ROUTE on Tue Dec 28 20:31:00 2021 ***
[12/28 20:31:00    147s] SPECIAL ROUTE ran on directory: /home/raid7_1/userd/d10013/CVSD/hw5/APR
[12/28 20:31:00    147s] SPECIAL ROUTE ran on machine: cad29 (Linux 2.6.32-754.27.1.el6.x86_64 Xeon 2.30Ghz)
[12/28 20:31:00    147s] 
[12/28 20:31:00    147s] Begin option processing ...
[12/28 20:31:00    147s] srouteConnectPowerBump set to false
[12/28 20:31:00    147s] routeSelectNet set to "VDD VSS"
[12/28 20:31:00    147s] routeSpecial set to true
[12/28 20:31:00    147s] srouteBottomLayerLimit set to 1
[12/28 20:31:00    147s] srouteBottomTargetLayerLimit set to 1
[12/28 20:31:00    147s] srouteConnectBlockPin set to false
[12/28 20:31:00    147s] srouteConnectConverterPin set to false
[12/28 20:31:00    147s] srouteConnectCorePin set to false
[12/28 20:31:00    147s] srouteConnectStripe set to false
[12/28 20:31:00    147s] srouteCrossoverViaBottomLayer set to 1
[12/28 20:31:00    147s] srouteCrossoverViaTopLayer set to 8
[12/28 20:31:00    147s] srouteFollowCorePinEnd set to 3
[12/28 20:31:00    147s] srouteFollowPadPin set to false
[12/28 20:31:00    147s] srouteJogControl set to "preferWithChanges differentLayer"
[12/28 20:31:00    147s] srouteNoViaOnWireShape set to "padring stripe blockring blockpin coverpin noshape blockwire corewire followpin iowire"
[12/28 20:31:00    147s] sroutePadPinAllPorts set to true
[12/28 20:31:00    147s] sroutePreserveExistingRoutes set to true
[12/28 20:31:00    147s] srouteRoutePowerBarPortOnBothDir set to true
[12/28 20:31:00    147s] srouteStopBlockPin set to "nearestTarget"
[12/28 20:31:00    147s] srouteTopLayerLimit set to 8
[12/28 20:31:00    147s] srouteTopTargetLayerLimit set to 8
[12/28 20:31:00    147s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2321.00 megs.
[12/28 20:31:00    147s] 
[12/28 20:31:00    147s] Reading DB technology information...
[12/28 20:31:00    147s] Finished reading DB technology information.
[12/28 20:31:00    147s] Reading floorplan and netlist information...
[12/28 20:31:00    147s] Finished reading floorplan and netlist information.
[12/28 20:31:00    147s] Read in 16 layers, 8 routing layers, 1 overlap layer
[12/28 20:31:00    147s] Read in 104 macros, 103 used
[12/28 20:31:00    147s] Read in 103 components
[12/28 20:31:00    147s]   103 core components: 103 unplaced, 0 placed, 0 fixed
[12/28 20:31:00    147s] Read in 59 logical pins
[12/28 20:31:00    147s] Read in 59 nets
[12/28 20:31:00    147s] Read in 2 special nets, 2 routed
[12/28 20:31:00    147s] Read in 206 terminals
[12/28 20:31:00    147s] 2 nets selected.
[12/28 20:31:00    147s] 
[12/28 20:31:00    147s] Begin power routing ...
[12/28 20:31:00    147s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[12/28 20:31:00    147s] Type 'man IMPSR-1256' for more detail.
[12/28 20:31:00    147s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[12/28 20:31:00    147s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[12/28 20:31:00    147s] Type 'man IMPSR-1256' for more detail.
[12/28 20:31:00    147s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[12/28 20:31:00    147s]   Number of IO ports routed: 0
[12/28 20:31:00    147s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2324.00 megs.
[12/28 20:31:00    147s] 
[12/28 20:31:00    147s] 
[12/28 20:31:00    147s] 
[12/28 20:31:00    147s]  Begin updating DB with routing results ...
[12/28 20:31:00    147s]  Updating DB with 0 via definition ...
[12/28 20:31:00    147s] sroute created 0 wire.
[12/28 20:31:00    147s] ViaGen created 0 via, deleted 0 via to avoid violation.
[12/28 20:31:09    148s] <CMD> setSrouteMode -viaConnectToShape { ring }
[12/28 20:31:09    148s] <CMD> sroute -connect { padPin } -layerChangeRange { METAL1(1) METAL8(8) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -allowJogging 1 -crossoverViaLayerRange { METAL1(1) METAL8(8) } -nets { VDD VSS } -allowLayerChange 1 -targetViaLayerRange { METAL1(1) METAL8(8) }
[12/28 20:31:09    148s] **WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[12/28 20:31:09    148s] *** Begin SPECIAL ROUTE on Tue Dec 28 20:31:09 2021 ***
[12/28 20:31:09    148s] SPECIAL ROUTE ran on directory: /home/raid7_1/userd/d10013/CVSD/hw5/APR
[12/28 20:31:09    148s] SPECIAL ROUTE ran on machine: cad29 (Linux 2.6.32-754.27.1.el6.x86_64 Xeon 2.30Ghz)
[12/28 20:31:09    148s] 
[12/28 20:31:09    148s] Begin option processing ...
[12/28 20:31:09    148s] srouteConnectPowerBump set to false
[12/28 20:31:09    148s] routeSelectNet set to "VDD VSS"
[12/28 20:31:09    148s] routeSpecial set to true
[12/28 20:31:09    148s] srouteBottomLayerLimit set to 1
[12/28 20:31:09    148s] srouteBottomTargetLayerLimit set to 1
[12/28 20:31:09    148s] srouteConnectBlockPin set to false
[12/28 20:31:09    148s] srouteConnectConverterPin set to false
[12/28 20:31:09    148s] srouteConnectCorePin set to false
[12/28 20:31:09    148s] srouteConnectStripe set to false
[12/28 20:31:09    148s] srouteCrossoverViaBottomLayer set to 1
[12/28 20:31:09    148s] srouteCrossoverViaTopLayer set to 8
[12/28 20:31:09    148s] srouteFollowCorePinEnd set to 3
[12/28 20:31:09    148s] srouteFollowPadPin set to false
[12/28 20:31:09    148s] srouteJogControl set to "preferWithChanges differentLayer"
[12/28 20:31:09    148s] srouteNoViaOnWireShape set to "padring stripe blockring blockpin coverpin noshape blockwire corewire followpin iowire"
[12/28 20:31:09    148s] sroutePadPinAllPorts set to true
[12/28 20:31:09    148s] sroutePreserveExistingRoutes set to true
[12/28 20:31:09    148s] srouteRoutePowerBarPortOnBothDir set to true
[12/28 20:31:09    148s] srouteStopBlockPin set to "nearestTarget"
[12/28 20:31:09    148s] srouteTopLayerLimit set to 8
[12/28 20:31:09    148s] srouteTopTargetLayerLimit set to 8
[12/28 20:31:09    148s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2324.00 megs.
[12/28 20:31:09    148s] 
[12/28 20:31:09    148s] Reading DB technology information...
[12/28 20:31:09    148s] Finished reading DB technology information.
[12/28 20:31:09    148s] Reading floorplan and netlist information...
[12/28 20:31:09    148s] Finished reading floorplan and netlist information.
[12/28 20:31:09    148s] Read in 16 layers, 8 routing layers, 1 overlap layer
[12/28 20:31:09    148s] Read in 104 macros, 103 used
[12/28 20:31:09    148s] Read in 103 components
[12/28 20:31:09    148s]   103 core components: 103 unplaced, 0 placed, 0 fixed
[12/28 20:31:09    148s] Read in 59 logical pins
[12/28 20:31:09    148s] Read in 59 nets
[12/28 20:31:09    148s] Read in 2 special nets, 2 routed
[12/28 20:31:09    148s] Read in 206 terminals
[12/28 20:31:09    148s] 2 nets selected.
[12/28 20:31:09    148s] 
[12/28 20:31:09    148s] Begin power routing ...
[12/28 20:31:09    148s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[12/28 20:31:09    148s] Type 'man IMPSR-1256' for more detail.
[12/28 20:31:09    148s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[12/28 20:31:09    148s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[12/28 20:31:09    148s] Type 'man IMPSR-1256' for more detail.
[12/28 20:31:09    148s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[12/28 20:31:09    148s]   Number of IO ports routed: 0
[12/28 20:31:09    148s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2324.00 megs.
[12/28 20:31:09    148s] 
[12/28 20:31:09    148s] 
[12/28 20:31:09    148s] 
[12/28 20:31:09    148s]  Begin updating DB with routing results ...
[12/28 20:31:09    148s]  Updating DB with 0 via definition ...
[12/28 20:31:09    148s] sroute created 0 wire.
[12/28 20:31:09    148s] ViaGen created 0 via, deleted 0 via to avoid violation.
[12/28 20:31:43    150s] <CMD> saveDesign ipdc/powerring
[12/28 20:31:43    150s] #% Begin save design ... (date=12/28 20:31:43, mem=911.7M)
[12/28 20:31:43    151s] % Begin Save ccopt configuration ... (date=12/28 20:31:43, mem=911.7M)
[12/28 20:31:43    151s] % End Save ccopt configuration ... (date=12/28 20:31:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=911.9M, current mem=911.9M)
[12/28 20:31:43    151s] % Begin Save netlist data ... (date=12/28 20:31:43, mem=911.9M)
[12/28 20:31:43    151s] Writing Binary DB to ipdc/powerring.dat/ipdc.v.bin in single-threaded mode...
[12/28 20:31:43    151s] % End Save netlist data ... (date=12/28 20:31:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=911.9M, current mem=911.9M)
[12/28 20:31:43    151s] Saving symbol-table file ...
[12/28 20:31:43    151s] Saving congestion map file ipdc/powerring.dat/ipdc.route.congmap.gz ...
[12/28 20:31:43    151s] % Begin Save AAE data ... (date=12/28 20:31:43, mem=911.9M)
[12/28 20:31:43    151s] Saving AAE Data ...
[12/28 20:31:43    151s] % End Save AAE data ... (date=12/28 20:31:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=911.9M, current mem=911.9M)
[12/28 20:31:43    151s] Saving preference file ipdc/powerring.dat/gui.pref.tcl ...
[12/28 20:31:43    151s] Saving mode setting ...
[12/28 20:31:43    151s] Saving global file ...
[12/28 20:31:44    151s] % Begin Save floorplan data ... (date=12/28 20:31:44, mem=912.4M)
[12/28 20:31:44    151s] Saving floorplan file ...
[12/28 20:31:44    151s] % End Save floorplan data ... (date=12/28 20:31:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=912.4M, current mem=912.4M)
[12/28 20:31:44    151s] Saving PG file ipdc/powerring.dat/ipdc.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Tue Dec 28 20:31:44 2021)
[12/28 20:31:44    151s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1284.8M) ***
[12/28 20:31:44    151s] Saving Drc markers ...
[12/28 20:31:44    151s] ... No Drc file written since there is no markers found.
[12/28 20:31:44    151s] % Begin Save placement data ... (date=12/28 20:31:44, mem=912.4M)
[12/28 20:31:44    151s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/28 20:31:44    151s] Save Adaptive View Pruning View Names to Binary file
[12/28 20:31:44    151s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1287.8M) ***
[12/28 20:31:44    151s] % End Save placement data ... (date=12/28 20:31:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=912.4M, current mem=912.4M)
[12/28 20:31:44    151s] % Begin Save routing data ... (date=12/28 20:31:44, mem=912.4M)
[12/28 20:31:44    151s] Saving route file ...
[12/28 20:31:44    151s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1284.8M) ***
[12/28 20:31:44    151s] % End Save routing data ... (date=12/28 20:31:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=912.4M, current mem=912.4M)
[12/28 20:31:44    151s] Saving property file ipdc/powerring.dat/ipdc.prop
[12/28 20:31:44    151s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1287.8M) ***
[12/28 20:31:44    151s] % Begin Save power constraints data ... (date=12/28 20:31:44, mem=912.4M)
[12/28 20:31:44    151s] % End Save power constraints data ... (date=12/28 20:31:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=912.4M, current mem=912.4M)
[12/28 20:31:48    155s] Generated self-contained design powerring.dat
[12/28 20:31:48    155s] #% End save design ... (date=12/28 20:31:48, total cpu=0:00:04.1, real=0:00:05.0, peak res=942.9M, current mem=913.6M)
[12/28 20:31:48    155s] *** Message Summary: 0 warning(s), 0 error(s)
[12/28 20:31:48    155s] 
[12/28 20:31:58    155s] <CMD> setDrawView fplan
[12/28 20:31:59    155s] <CMD> setDrawView ameba
[12/28 20:32:00    155s] <CMD> setDrawView fplan
[12/28 20:32:01    156s] <CMD> setDrawView place
[12/28 20:32:02    156s] <CMD> setDrawView fplan
[12/28 20:32:08    156s] <CMD> zoomBox -423.10450 -57.98850 795.90200 560.67750
[12/28 20:32:09    156s] <CMD> zoomBox -1043.70400 -199.23300 941.24500 808.16150
[12/28 20:32:10    156s] <CMD> zoomBox -799.49450 -145.70050 887.71250 710.58500
[12/28 20:32:10    156s] <CMD> zoomBox -591.91650 -100.19750 842.20950 627.64500
[12/28 20:32:11    156s] <CMD> zoomBox -430.61000 -57.76900 788.39750 560.89750
[12/28 20:32:12    156s] <CMD> zoomBox -293.49900 -21.70450 742.65750 504.16200
[12/28 20:32:13    156s] <CMD> panPage 1 0
[12/28 20:32:14    156s] <CMD> panPage 1 0
[12/28 20:32:14    156s] <CMD> panPage 0 -1
[12/28 20:32:15    156s] <CMD> panPage -1 0
[12/28 20:32:15    156s] <CMD> panPage 0 1
[12/28 20:32:16    156s] <CMD> panPage -1 0
[12/28 20:32:32    158s] <CMD> set sprCreateIeRingOffset 1.0
[12/28 20:32:32    158s] <CMD> set sprCreateIeRingThreshold 1.0
[12/28 20:32:32    158s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/28 20:32:32    158s] <CMD> set sprCreateIeRingLayers {}
[12/28 20:32:32    158s] <CMD> set sprCreateIeRingOffset 1.0
[12/28 20:32:32    158s] <CMD> set sprCreateIeRingThreshold 1.0
[12/28 20:32:32    158s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/28 20:32:32    158s] <CMD> set sprCreateIeRingLayers {}
[12/28 20:32:32    158s] <CMD> set sprCreateIeStripeWidth 10.0
[12/28 20:32:32    158s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/28 20:32:32    158s] <CMD> set sprCreateIeStripeWidth 10.0
[12/28 20:32:32    158s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/28 20:32:32    158s] <CMD> set sprCreateIeRingOffset 1.0
[12/28 20:32:32    158s] <CMD> set sprCreateIeRingThreshold 1.0
[12/28 20:32:32    158s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/28 20:32:32    158s] <CMD> set sprCreateIeRingLayers {}
[12/28 20:32:32    158s] <CMD> set sprCreateIeStripeWidth 10.0
[12/28 20:32:32    158s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/28 20:33:13    162s] <CMD> zoomBox -426.43150 -66.23550 792.57600 552.43100
[12/28 20:33:15    162s] <CMD> panPage 1 0
[12/28 20:33:16    162s] <CMD> panPage -1 0
[12/28 20:33:18    162s] <CMD> zoomBox -294.92850 -27.64200 741.22800 498.22450
[12/28 20:33:24    162s] <CMD> setDrawView place
[12/28 20:33:26    163s] <CMD> setDrawView fplan
[12/28 20:33:28    163s] <CMD> zoomBox -57.36350 -6.72100 691.25950 373.21750
[12/28 20:33:29    163s] <CMD> zoomBox 114.27750 8.14450 655.15750 282.65000
[12/28 20:33:30    163s] <CMD> panPage 0 -1
[12/28 20:33:31    163s] <CMD> zoomBox 263.64700 -39.06650 595.81550 129.51450
[12/28 20:33:33    163s] <CMD> zoomBox 35.57050 -76.37850 671.90250 246.57050
[12/28 20:33:34    163s] <CMD> panPage 0 1
[12/28 20:33:34    163s] <CMD> zoomBox -264.24100 -28.54150 771.92050 497.32750
[12/28 20:38:01    185s] <CMD> zoomBox -417.18600 -70.54400 801.82800 548.12600
[12/28 20:38:02    185s] <CMD> zoomBox -597.12150 -119.44100 837.01300 608.40600
[12/28 20:38:03    185s] <CMD> zoomBox -240.78950 -32.33200 795.37300 493.53750
[12/28 20:38:11    185s] <CMD> zoomBox -128.07650 -17.19150 752.66150 429.79750
[12/28 20:38:12    186s] <CMD> zoomBox 49.16400 6.61650 685.49800 329.56650
[12/28 20:38:13    186s] <CMD> zoomBox -29.16500 -7.15850 719.46300 372.78250
[12/28 20:38:14    186s] <CMD> zoomBox 121.98950 15.82700 662.87350 290.33450
[12/28 20:38:15    186s] <CMD> zoomBox 231.19900 32.43400 621.98750 230.76550
[12/28 20:38:15    186s] <CMD> zoomBox 121.98950 16.02200 662.87350 290.52950
[12/28 20:38:16    186s] <CMD> zoomBox -26.16700 -11.21100 722.46100 368.73000
[12/28 20:38:17    186s] <CMD> zoomBox -120.54350 -28.76750 760.19550 418.22200
[12/28 20:39:04    190s] <CMD> getIoFlowFlag
[12/28 20:39:44    193s] <CMD> setIoFlowFlag 0
[12/28 20:39:44    193s] <CMD> floorPlan -site TSM13SITE -r 0.977152358665 0.6 80.04 80.36 80.04 80.36
[12/28 20:39:44    193s] Generated pitch 0.41 in METAL7 is different from 0.615 defined in technology file in preferred direction.
[12/28 20:39:44    193s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[12/28 20:39:44    193s] <CMD> uiSetTool select
[12/28 20:39:44    193s] <CMD> getIoFlowFlag
[12/28 20:39:44    193s] <CMD> fit
[12/28 20:39:45    193s] <CMD> zoomBox -419.99400 -63.20500 855.46800 584.11300
[12/28 20:39:46    193s] <CMD> zoomBox -578.89100 -108.14000 921.65250 653.41050
[12/28 20:39:46    193s] <CMD> zoomBox -411.73800 -79.58200 863.72400 567.73600
[12/28 20:39:53    194s] <CMD> setIoFlowFlag 0
[12/28 20:39:53    194s] <CMD> floorPlan -site TSM13SITE -r 0.958441558442 0.5 80.04 80.36 80.04 80.36
[12/28 20:39:53    194s] Generated pitch 0.41 in METAL7 is different from 0.615 defined in technology file in preferred direction.
[12/28 20:39:53    194s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[12/28 20:39:53    194s] <CMD> uiSetTool select
[12/28 20:39:53    194s] <CMD> getIoFlowFlag
[12/28 20:39:53    194s] <CMD> fit
[12/28 20:39:57    194s] <CMD> setIoFlowFlag 0
[12/28 20:39:57    194s] <CMD> floorPlan -site TSM13SITE -r 0.943734015345 0.4 80.04 80.36 80.04 80.36
[12/28 20:39:57    194s] Generated pitch 0.41 in METAL7 is different from 0.615 defined in technology file in preferred direction.
[12/28 20:39:57    194s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[12/28 20:39:57    194s] <CMD> uiSetTool select
[12/28 20:39:57    194s] <CMD> getIoFlowFlag
[12/28 20:39:57    194s] <CMD> fit
[12/28 20:40:00    194s] <CMD> setIoFlowFlag 0
[12/28 20:40:00    194s] <CMD> floorPlan -site TSM13SITE -r 0.93042115306 0.5 80.04 80.36 80.04 80.36
[12/28 20:40:00    194s] Generated pitch 0.41 in METAL7 is different from 0.615 defined in technology file in preferred direction.
[12/28 20:40:00    194s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[12/28 20:40:00    194s] <CMD> uiSetTool select
[12/28 20:40:00    194s] <CMD> getIoFlowFlag
[12/28 20:40:00    194s] <CMD> fit
[12/28 20:40:04    194s] <CMD> selectInst mem_mem1
[12/28 20:40:12    195s] <CMD> gui_select -rect {669.42100 55.96850 655.70950 197.88450}
[12/28 20:40:12    195s] <CMD> deselectAll
[12/28 20:40:37    197s] <CMD> setIoFlowFlag 0
[12/28 20:40:37    197s] <CMD> floorPlan -site TSM13SITE -r 0.924507769398 0.6 80.04 80.36 80.04 80.36
[12/28 20:40:37    197s] Generated pitch 0.41 in METAL7 is different from 0.615 defined in technology file in preferred direction.
[12/28 20:40:37    197s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[12/28 20:40:37    197s] <CMD> uiSetTool select
[12/28 20:40:37    197s] <CMD> getIoFlowFlag
[12/28 20:40:37    197s] <CMD> fit
[12/28 20:40:45    197s] <CMD> zoomBox -429.10250 -47.31050 827.54050 590.45650
[12/28 20:40:58    198s] <CMD> setIoFlowFlag 0
[12/28 20:40:58    198s] <CMD> floorPlan -site TSM13SITE -r 0.917352632451 0.605971 80.04 80.36 80.04 80.36
[12/28 20:40:58    198s] Generated pitch 0.41 in METAL7 is different from 0.615 defined in technology file in preferred direction.
[12/28 20:40:58    198s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[12/28 20:40:58    198s] <CMD> uiSetTool select
[12/28 20:40:58    198s] <CMD> getIoFlowFlag
[12/28 20:40:58    198s] <CMD> fit
[12/28 20:41:34    201s] <CMD> addHaloToBlock {30 30 30 30} -allBlock
[12/28 20:41:50    203s] <CMD> addHaloToBlock {30 30 30 30} -allBlock
[12/28 20:42:13    204s] <CMD> getIoFlowFlag
[12/28 20:42:18    205s] <CMD> setIoFlowFlag 0
[12/28 20:42:18    205s] <CMD> floorPlan -site TSM13SITE -r 0.906008607371 0.4 80.04 80.36 80.04 80.36
[12/28 20:42:18    205s] Generated pitch 0.41 in METAL7 is different from 0.615 defined in technology file in preferred direction.
[12/28 20:42:18    205s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[12/28 20:42:18    205s] <CMD> uiSetTool select
[12/28 20:42:18    205s] <CMD> getIoFlowFlag
[12/28 20:42:18    205s] <CMD> fit
[12/28 20:42:26    205s] <CMD> setIoFlowFlag 0
[12/28 20:42:26    205s] <CMD> floorPlan -site TSM13SITE -r 0.896789297659 0.403867 80.04 80.36 80.04 80.36
[12/28 20:42:26    205s] Generated pitch 0.41 in METAL7 is different from 0.615 defined in technology file in preferred direction.
[12/28 20:42:26    205s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[12/28 20:42:26    205s] <CMD> uiSetTool select
[12/28 20:42:26    205s] <CMD> getIoFlowFlag
[12/28 20:42:26    205s] <CMD> fit
[12/28 20:42:39    206s] <CMD> addHaloToBlock {30 30 30 30} -allBlock
[12/28 20:42:40    207s] <CMD> addHaloToBlock {30 30 30 30} -allBlock
[12/28 20:42:41    207s] <CMD> zoomBox -585.41200 -123.96050 1092.24400 727.47750
[12/28 20:42:42    207s] <CMD> zoomBox -1087.16200 -230.69250 1234.85300 947.76850
[12/28 20:42:43    207s] <CMD> zoomBox -769.64800 -194.87800 1204.06500 806.81400
[12/28 20:42:43    207s] <CMD> zoomBox -270.35700 -140.17950 1155.65050 583.54300
[12/28 20:43:38    211s] <CMD> getIoFlowFlag
[12/28 20:43:47    212s] <CMD> setIoFlowFlag 0
[12/28 20:43:47    212s] <CMD> floorPlan -site TSM13SITE -r 0.889474154093 0.8 80.04 80.36 80.04 80.36
[12/28 20:43:47    212s] Generated pitch 0.41 in METAL7 is different from 0.615 defined in technology file in preferred direction.
[12/28 20:43:47    212s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[12/28 20:43:47    212s] <CMD> uiSetTool select
[12/28 20:43:47    212s] <CMD> getIoFlowFlag
[12/28 20:43:47    212s] <CMD> fit
[12/28 20:44:08    213s] <CMD> getIoFlowFlag
[12/28 20:44:24    214s] <CMD> setIoFlowFlag 0
[12/28 20:44:24    214s] <CMD> floorPlan -site TSM13SITE -r 1 0.8 80 80 80 80
[12/28 20:44:24    214s] Generated pitch 0.41 in METAL7 is different from 0.615 defined in technology file in preferred direction.
[12/28 20:44:24    214s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[12/28 20:44:24    215s] <CMD> uiSetTool select
[12/28 20:44:24    215s] <CMD> getIoFlowFlag
[12/28 20:44:24    215s] <CMD> fit
[12/28 20:44:34    215s] <CMD> setIoFlowFlag 0
[12/28 20:44:34    215s] <CMD> floorPlan -site TSM13SITE -r 0.990489130435 0.807756 80.04 80.36 80.04 80.36
[12/28 20:44:34    215s] Generated pitch 0.41 in METAL7 is different from 0.615 defined in technology file in preferred direction.
[12/28 20:44:34    215s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[12/28 20:44:34    215s] <CMD> uiSetTool select
[12/28 20:44:34    215s] <CMD> getIoFlowFlag
[12/28 20:44:34    215s] <CMD> fit
[12/28 20:45:22    219s] <CMD> ::mp::clearAllSeed
[12/28 20:45:22    219s] <CMD> setPlanDesignMode -effort high -incremental false -boundaryPlace true -fixPlacedMacros false -noColorize false
[12/28 20:45:22    219s] <CMD> planDesign
[12/28 20:45:22    219s] **WARN: (IMPAFP-9024):	planDesign is obsolete. This command will be removed from the next release.
[12/28 20:45:22    219s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1302.3M
[12/28 20:45:22    219s] Deleted 0 physical inst  (cell - / prefix -).
[12/28 20:45:22    219s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1302.3M
[12/28 20:45:22    219s] ***** New seed flow = 1. *****  
[12/28 20:45:22    219s] Ignore PD Guides: numIgnoredGuide = 0 
[12/28 20:45:22    219s] INFO: #ExclusiveGroups=0
[12/28 20:45:22    219s] INFO: There are no Exclusive Groups.
[12/28 20:45:22    219s] *** Starting "NanoPlace(TM) placement v#2 (mem=1302.3M)" ...
[12/28 20:45:22    219s] Wait...
[12/28 20:45:24    221s] *** Build Buffered Sizing Timing Model
[12/28 20:45:24    221s] (cpu=0:00:02.0 mem=1322.3M) ***
[12/28 20:45:25    221s] *** Build Virtual Sizing Timing Model
[12/28 20:45:25    221s] (cpu=0:00:02.3 mem=1343.3M) ***
[12/28 20:45:25    221s] No user-set net weight.
[12/28 20:45:25    221s] Net fanout histogram:
[12/28 20:45:25    221s] 2		: 1009 (55.5%) nets
[12/28 20:45:25    221s] 3		: 422 (23.2%) nets
[12/28 20:45:25    221s] 4     -	14	: 357 (19.6%) nets
[12/28 20:45:25    221s] 15    -	39	: 30 (1.6%) nets
[12/28 20:45:25    221s] 40    -	79	: 0 (0.0%) nets
[12/28 20:45:25    221s] 80    -	159	: 0 (0.0%) nets
[12/28 20:45:25    221s] 160   -	319	: 1 (0.1%) nets
[12/28 20:45:25    221s] 320   -	639	: 0 (0.0%) nets
[12/28 20:45:25    221s] 640   -	1279	: 0 (0.0%) nets
[12/28 20:45:25    221s] 1280  -	2559	: 0 (0.0%) nets
[12/28 20:45:25    221s] 2560  -	5119	: 0 (0.0%) nets
[12/28 20:45:25    221s] 5120+		: 0 (0.0%) nets
[12/28 20:45:25    221s] no activity file in design. spp won't run.
[12/28 20:45:25    221s] Options: timingDriven clkGateAware pinGuide congEffort=auto gpeffort=medium 
[12/28 20:45:25    222s] #spOpts: N=130 
[12/28 20:45:25    222s] #std cell=1554 (0 fixed + 1554 movable) #buf cell=16 #inv cell=186 #block=3 (3 floating + 0 preplaced)
[12/28 20:45:25    222s] #ioInst=0 #net=1819 #term=6270 #term/net=3.45, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=59
[12/28 20:45:25    222s] stdCell: 1554 single + 0 double + 0 multi
[12/28 20:45:25    222s] Total standard cell length = 5.1810 (mm), area = 0.0191 (mm^2)
[12/28 20:45:25    222s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1349.3M
[12/28 20:45:25    222s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1349.3M
[12/28 20:45:25    222s] Core basic site is TSM13SITE
[12/28 20:45:25    222s] Use non-trimmed site array because memory saving is not enough.
[12/28 20:45:25    222s] SiteArray: non-trimmed site array dimensions = 80 x 658
[12/28 20:45:25    222s] SiteArray: use 245,760 bytes
[12/28 20:45:25    222s] SiteArray: current memory after site array memory allocation 1382.5M
[12/28 20:45:25    222s] SiteArray: FP blocked sites are writable
[12/28 20:45:25    222s] Estimated cell power/ground rail width = 0.461 um
[12/28 20:45:25    222s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/28 20:45:25    222s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1382.5M
[12/28 20:45:25    222s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1382.5M
[12/28 20:45:25    222s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.022, MEM:1382.5M
[12/28 20:45:25    222s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.024, MEM:1382.5M
[12/28 20:45:25    222s] OPERPROF: Starting pre-place ADS at level 1, MEM:1382.5M
[12/28 20:45:25    222s] Skip ADS.
[12/28 20:45:25    222s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.000, REAL:0.001, MEM:1382.5M
[12/28 20:45:25    222s] Average module density = 1.616.
[12/28 20:45:25    222s] Density for the design = 1.616.
[12/28 20:45:25    222s]        = (stdcell_area 11263 sites (19118 um^2) + block_area 73793 sites (125257 um^2)) / alloc_area 52640 sites (89351 um^2).
[12/28 20:45:25    222s] Pin Density = 0.1191.
[12/28 20:45:25    222s]             = total # of pins 6270 / total area 52640.
[12/28 20:45:25    222s] OPERPROF: Starting spMPad at level 1, MEM:1382.5M
[12/28 20:45:25    222s] OPERPROF:   Starting spContextMPad at level 2, MEM:1382.5M
[12/28 20:45:25    222s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1382.5M
[12/28 20:45:25    222s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1382.5M
[12/28 20:45:25    222s] Fence Initialization: numPrefixFence = 0,  numAutoFence = 0, numPrefixGuide = 0  numAutoGuide = 0 numNoCon = 0 
[12/28 20:45:25    222s] === lastAutoLevel = 8 
[12/28 20:45:25    222s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1382.5M
[12/28 20:45:25    222s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.001, MEM:1382.5M
[12/28 20:45:25    222s] OPERPROF: Starting spInitNetWt at level 1, MEM:1382.5M
[12/28 20:45:25    222s] 0 delay mode for cte enabled initNetWt.
[12/28 20:45:25    222s] no activity file in design. spp won't run.
[12/28 20:45:25    222s] [spp] 0
[12/28 20:45:25    222s] [adp] 0:1:1:3
[12/28 20:45:25    222s] 0 delay mode for cte disabled initNetWt.
[12/28 20:45:25    222s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.040, REAL:0.040, MEM:1382.5M
[12/28 20:45:25    222s] OPERPROF: Starting npMain at level 1, MEM:1382.5M
[12/28 20:45:26    222s] Iteration  1: Total net bbox = 1.489e+04 (2.55e+03 1.23e+04)
[12/28 20:45:26    222s]               Est.  stn bbox = 1.727e+04 (2.94e+03 1.43e+04)
[12/28 20:45:26    222s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1391.5M
[12/28 20:45:26    222s] OPERPROF: Finished npMain at level 1, CPU:0.030, REAL:1.034, MEM:1391.5M
[12/28 20:45:26    222s] User specified -module_cluster_mode =  0 
[12/28 20:45:26    222s] OPERPROF: Starting npMain at level 1, MEM:1391.5M
[12/28 20:45:26    222s] Iteration  2: Total net bbox = 1.489e+04 (2.55e+03 1.23e+04)
[12/28 20:45:26    222s]               Est.  stn bbox = 1.727e+04 (2.94e+03 1.43e+04)
[12/28 20:45:26    222s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1391.5M
[12/28 20:45:26    222s] Iteration  3: Total net bbox = 1.495e+04 (2.60e+03 1.23e+04)
[12/28 20:45:26    222s]               Est.  stn bbox = 1.734e+04 (2.99e+03 1.43e+04)
[12/28 20:45:26    222s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1395.2M
[12/28 20:45:26    222s] OPERPROF: Finished npMain at level 1, CPU:0.030, REAL:0.032, MEM:1395.2M
[12/28 20:45:26    222s] OPERPROF: Starting npMain at level 1, MEM:1395.2M
[12/28 20:45:26    222s] exp_mt_sequential is set from setPlaceMode option to 1
[12/28 20:45:26    222s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[12/28 20:45:26    222s] place_exp_mt_interval set to default 32
[12/28 20:45:26    222s] place_exp_mt_interval_bias (first half) set to default 0.750000
[12/28 20:45:26    222s] Iteration  4: Total net bbox = 3.174e+03 (2.70e+03 4.70e+02)
[12/28 20:45:26    222s]               Est.  stn bbox = 3.817e+03 (3.25e+03 5.67e+02)
[12/28 20:45:26    222s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1395.2M
[12/28 20:45:26    222s] OPERPROF: Finished npMain at level 1, CPU:0.210, REAL:0.210, MEM:1395.2M
[12/28 20:45:26    222s] OPERPROF: Starting npMain at level 1, MEM:1395.2M
[12/28 20:45:26    222s] Iteration  5: Total net bbox = 1.637e+04 (8.31e+03 8.06e+03)
[12/28 20:45:26    222s]               Est.  stn bbox = 2.104e+04 (1.07e+04 1.03e+04)
[12/28 20:45:26    222s]               cpu = 0:00:00.4 real = 0:00:00.0 mem = 1395.2M
[12/28 20:45:26    222s] OPERPROF: Finished npMain at level 1, CPU:0.420, REAL:0.408, MEM:1395.2M
[12/28 20:45:26    222s]  RelinkConst: Total constraint = 0, Relinked 0 constraints . 
[12/28 20:45:26    222s] User specified -fenceSpacing =  -1.0000 
[12/28 20:45:26    222s] User specified fence spacing: -1.0000 um
[12/28 20:45:26    222s] *** The nonConstraint instance area ratio is 0.684300 
[12/28 20:45:26    222s] *** The prefixed-fenceArea/coreBoxArea is 0.000000, The auto-ConstraintArea/coreBoxArea is 0.000000 
[12/28 20:45:26    222s] Start Auto fence creation, hasNoConInst = 1  .
[12/28 20:45:26    222s] 
[12/28 20:45:26    222s] ================== Start Auto-Fence Creation ==================
[12/28 20:45:26    222s] User define fence spacing: -1.0000 um
[12/28 20:45:26    222s] Number of Movable Guide      : 0
[12/28 20:45:26    222s] Number of Movable Region     : 0
[12/28 20:45:26    222s] Number of Movable Fence      : 0
[12/28 20:45:26    222s] Number of Movable Soft Guide : 0
[12/28 20:45:26    222s] Total Movable Objects        : 0 (non-group: 0, group: 0)
[12/28 20:45:26    222s] Total Prefixed Objects       : 0
[12/28 20:45:26    222s] Total Partition Cut Objects  : 0
[12/28 20:45:26    222s] 
[12/28 20:45:26    222s] 
[12/28 20:45:26    222s] 
[12/28 20:45:26    222s] Number of Nested Objects    : 0
[12/28 20:45:26    222s] Number of Non-Nested Objects: 0
[12/28 20:45:26    222s] Number of Nested Sets       : 0
[12/28 20:45:26    222s] Number of Master&Clone Pairs: 0
[12/28 20:45:26    222s] 
[12/28 20:45:26    222s] Fence Spacing: 2.0000 um
[12/28 20:45:26    222s] Snap Spacing: X(0.4600 um), Y(3.6900 um)
[12/28 20:45:26    222s] Fence2Core Spaceing: 0.0000 um
[12/28 20:45:26    222s] 
[12/28 20:45:26    222s] ==== Design Information ====
[12/28 20:45:26    222s] Core site: (160080, 160720) - (765440, 751120)
[12/28 20:45:26    222s] Design Whitespace% : 100.00%
[12/28 20:45:26    222s] Maximum Logical Level: 0
[12/28 20:45:26    222s] Has Non-constraint Instance: 1
[12/28 20:45:26    222s] Allow Disjoint Whitespace: 0
[12/28 20:45:26    222s] 
[12/28 20:45:26    222s] ==To Place Non-Nested Objects==
[12/28 20:45:26    222s] Targets: 
[12/28 20:45:26    222s] Number of Total Targets: 0
[12/28 20:45:26    222s] 
[12/28 20:45:26    222s] ================== Finished Auto-Fence Creation ===============
[12/28 20:45:26    222s] *** Done Auto-Fence Creation, (cpu = 0:00:00.0, mem = 1406.7M, mem_delta = 11.5M) ***
[12/28 20:45:26    222s] End Auto fence creation 1.
[12/28 20:45:27    222s] MacroPlacer: Options: -pathConnWeight 1.000000 -bp 6 
[12/28 20:45:27    222s] MacroPlacer: Reading Data for Block Placer
[12/28 20:45:27    223s] MacroPlacer: total number of seeds contain macros: 3
[12/28 20:45:27    223s] MacroPlacer: total number of seeds:                3
[12/28 20:45:27    223s] MacroPlacer: total number of macros:               3
[12/28 20:45:27    223s] MacroPlacer: total number of clusters:             1
[12/28 20:45:27    223s] MacroPlacer: total number of ios:                  59
[12/28 20:45:27    223s] MacroPlacer: total number of nets:                 58
[12/28 20:45:27    223s] MacroPlacer: total number of keepouts:             0
[12/28 20:45:27    223s] MacroPlacer: total number of fences:               0
[12/28 20:45:27    223s] MacroPlacer: total number of fixed macros:         0
[12/28 20:45:27    223s] MacroPlacer:             24 2-pins nets
[12/28 20:45:27    223s] MacroPlacer:              0 3-pins nets
[12/28 20:45:27    223s] MacroPlacer:             10 4-pins nets
[12/28 20:45:27    223s] MacroPlacer:              0 5-pins nets
[12/28 20:45:27    223s] MacroPlacer: Merging nets.
[12/28 20:45:27    223s] MacroPlacer: total number of merged nets: 37
[12/28 20:45:27    223s] -maxRouteLayer is specified which turned on auto macro spacing estimation.
[12/28 20:45:27    223s] Macro spacing is determined by macro halo, ..., see documentation for details.
[12/28 20:45:27    223s] MacroPlacer: Finished data reading for Block Placer
[12/28 20:45:27    223s] ... in Multi-Level Module Mode...
[12/28 20:45:27    223s] Start generating contour.
[12/28 20:45:27    223s] Completed data preparation.
[12/28 20:45:27    223s] 
[12/28 20:45:27    223s] ================== Start to Place This Module ===============
[12/28 20:45:27    223s] 
[12/28 20:45:27    223s] ==== Design Information ====
[12/28 20:45:27    223s] Core site: (160080, 160720) - (765440, 751120)
[12/28 20:45:27    223s] Num of Blocks 3 (M: 3, F: 0, O: 0)
[12/28 20:45:27    223s] ...
[12/28 20:45:27    223s] Calling Macro Packer
[12/28 20:45:27    223s] ...
[12/28 20:45:27    223s] 	 Packing whole design.
[12/28 20:45:27    223s] 
[12/28 20:45:27    223s] == Macro Placement Stage 0 (2)==
[12/28 20:45:27    223s] 
[12/28 20:45:27    223s] == Macro Placement Stage 0 (1)==
[12/28 20:45:27    223s] 
[12/28 20:45:27    223s] == Macro Placement Stage 1 (1)==
[12/28 20:45:27    223s] 
[12/28 20:45:27    223s] ---Place failed!
[12/28 20:45:27    223s] *** Done Macro Placing, (cpu = 0:00:00.0, mem = 1438.7M, mem_delta = 0.0M) ***
[12/28 20:45:27    223s] 
[12/28 20:45:27    223s] == Macro Placement Stage 2 (1)==
[12/28 20:45:27    223s] 
[12/28 20:45:27    223s] ---Place failed!
[12/28 20:45:27    223s] *** Done Packing ALL Macros as one group, (cpu = 0:00:00.0, mem = 1438.7M, mem_delta = 0.0M) ***
[12/28 20:45:27    223s] 
[12/28 20:45:27    223s] == Macro Placement Stage 0 (1)==
[12/28 20:45:27    223s] 
[12/28 20:45:27    223s] ---Place failed!
[12/28 20:45:27    223s] *** Done Macro Placing, (cpu = 0:00:00.0, mem = 1438.7M, mem_delta = 0.0M) ***
[12/28 20:45:27    223s]  Calling Refine Macro to legalize non-constrained macros ...
[12/28 20:45:27    223s] MacroPlacer: Options: -exclusiveSpacing -pathConnWeight 1.000000 
[12/28 20:45:27    223s] MacroPlacer: fixing overlap at (   94.4325   83.8245 ).
[12/28 20:45:27    223s] MacroPlacer: Start Search and Repair.  Iteration:1
[12/28 20:45:27    223s] MacroPlacer:  number of overlaps: 4
[12/28 20:45:27    223s] ...
[12/28 20:45:27    223s] MacroPlacer: End Search and Repair.
[12/28 20:45:27    223s] MacroPlacer: fixing overlap at (   80.0400   80.3600 ).
[12/28 20:45:27    223s] MacroPlacer: Start Search and Repair.  Iteration:2
[12/28 20:45:27    223s] MacroPlacer:  number of overlaps: 4
[12/28 20:45:27    223s] ...
[12/28 20:45:27    223s] MacroPlacer: End Search and Repair.
[12/28 20:45:27    223s] MacroPlacer: fixing overlap at (   87.4200   80.3600 ).
[12/28 20:45:27    223s] MacroPlacer: Start Search and Repair.  Iteration:3
[12/28 20:45:27    223s] MacroPlacer:  number of overlaps: 4
[12/28 20:45:27    223s] ...
[12/28 20:45:27    223s] MacroPlacer: End Search and Repair.
[12/28 20:45:27    223s] MacroPlacer: Start final net length optimize.
[12/28 20:45:27    223s] MacroPlacer: Finished final net length optimize.
[12/28 20:45:27    223s] MacroPlacer: incr step:1   weightedSeedWireLength: 62373936
[12/28 20:45:27    223s] MacroPlacer: Program completes.
[12/28 20:45:27    223s] Num of placed blocks:   0 / 3
[12/28 20:45:27    223s] Num of unplaced blocks: 3
[12/28 20:45:27    223s] 
[12/28 20:45:27    223s] ================== Done Placing This Module ===============
[12/28 20:45:27    223s] Placing Macro with -bp mode 6.
[12/28 20:45:27    223s] *** Done refineMacro, (cpu = 0:00:00.7, mem = 1438.7M, mem_delta = 32.0M) ***
[12/28 20:45:27    223s] $$$$ RefineAll Successacros
[12/28 20:45:27    223s] Iteration  6: Total net bbox = 4.655e+04 (2.75e+04 1.90e+04)
[12/28 20:45:27    223s]               Est.  stn bbox = 5.226e+04 (3.06e+04 2.17e+04)
[12/28 20:45:27    223s]               cpu = 0:00:01.5 real = 0:00:02.0 mem = 1438.7M
[12/28 20:45:27    223s] *** cost = 4.655e+04 (2.75e+04 1.90e+04) (cpu for global=0:00:01.5) real=455748:45:27***
[12/28 20:45:27    223s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1438.7M
[12/28 20:45:27    223s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1438.7M
[12/28 20:45:27    223s] Solver runtime cpu: 0:00:00.6 real: 0:00:00.6
[12/28 20:45:27    223s] Core Placement runtime cpu: 0:00:00.7 real: 0:00:01.0
[12/28 20:45:28    223s] *** Free Virtual Timing Model ...(mem=1438.7M)
[12/28 20:45:28    223s] checkFence: macro mem_mem3 overlap with macro mem_mem2 at (203.34,148.93) (332.58 268.31)
[12/28 20:45:28    223s] checkFence: macro mem_mem3 overlap with macro mem_mem1 at (204.03,147.66) (332.58 268.31)
[12/28 20:45:28    223s] checkFence: macro mem_mem2 overlap with macro mem_mem1 at (204.03,148.93) (346.19 273.05)
[12/28 20:45:28    223s] checkFence: total 3 macro macro overlaps.
[12/28 20:45:28    223s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/28 20:45:28    223s] Checking routing tracks.....
[12/28 20:45:28    223s] Checking other grids.....
[12/28 20:45:28    223s] Checking FINFET Grid is on Manufacture Grid.....
[12/28 20:45:28    223s] Checking core/die box is on Grid.....
[12/28 20:45:28    223s] Checking snap rule ......
[12/28 20:45:28    223s] Checking Row is on grid......
[12/28 20:45:28    223s] Checking AreaIO row.....
[12/28 20:45:28    223s] Checking row out of die ...
[12/28 20:45:28    223s] Checking routing blockage.....
[12/28 20:45:28    223s] Checking components.....
[12/28 20:45:28    223s] **WARN: (IMPFP-10013):	Halo should be created around block mem_mem3 and snapping rules are not checked since it's width is not multiple of default tech site's width.
[12/28 20:45:28    223s] **WARN: (IMPFP-10013):	Halo should be created around block mem_mem3 and snapping rules are not checked since it's height is not multiple of default tech site's height.
[12/28 20:45:28    223s] **WARN: (IMPFP-10013):	Halo should be created around block mem_mem2 and snapping rules are not checked since it's width is not multiple of default tech site's width.
[12/28 20:45:28    223s] **WARN: (IMPFP-10013):	Halo should be created around block mem_mem2 and snapping rules are not checked since it's height is not multiple of default tech site's height.
[12/28 20:45:28    223s] **WARN: (IMPFP-10013):	Halo should be created around block mem_mem1 and snapping rules are not checked since it's width is not multiple of default tech site's width.
[12/28 20:45:28    223s] **WARN: (IMPFP-10013):	Halo should be created around block mem_mem1 and snapping rules are not checked since it's height is not multiple of default tech site's height.
[12/28 20:45:28    223s] Checking IO Pads out of die...
[12/28 20:45:28    223s] Checking constraints (guide/region/fence).....
[12/28 20:45:28    223s] Checking groups.....
[12/28 20:45:28    223s] 
[12/28 20:45:28    223s] Checking Preroutes.....
[12/28 20:45:28    223s] No. of regular pre-routes not on tracks : 0 
[12/28 20:45:28    223s] 
[12/28 20:45:28    223s] Reporting Utilizations.....
[12/28 20:45:28    223s] 
[12/28 20:45:28    223s] Core utilization  = 81.536694
[12/28 20:45:28    223s] Effective Utilizations
[12/28 20:45:28    223s] #spOpts: N=130 
[12/28 20:45:28    223s] All LLGs are deleted
[12/28 20:45:28    223s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1438.7M
[12/28 20:45:28    223s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1438.7M
[12/28 20:45:28    223s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1438.7M
[12/28 20:45:28    223s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1438.7M
[12/28 20:45:28    223s] Core basic site is TSM13SITE
[12/28 20:45:28    223s] Fast DP-INIT is on for default
[12/28 20:45:28    223s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/28 20:45:28    223s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.022, MEM:1454.7M
[12/28 20:45:28    223s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.022, MEM:1454.7M
[12/28 20:45:28    223s] Average module density = 1.616.
[12/28 20:45:28    223s] Density for the design = 1.616.
[12/28 20:45:28    223s]        = (stdcell_area 11263 sites (19118 um^2) + block_area 73793 sites (125257 um^2)) / alloc_area 52640 sites (89351 um^2).
[12/28 20:45:28    223s] Pin Density = 0.1191.
[12/28 20:45:28    223s]             = total # of pins 6270 / total area 52640.
[12/28 20:45:28    223s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1454.7M
[12/28 20:45:28    223s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1454.7M
[12/28 20:45:28    223s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/28 20:45:28    223s] 
[12/28 20:45:28    223s] *** Summary of all messages that are not suppressed in this session:
[12/28 20:45:28    223s] Severity  ID               Count  Summary                                  
[12/28 20:45:28    223s] WARNING   IMPFP-10013          6  Halo should be created around block %s a...
[12/28 20:45:28    223s] *** Message Summary: 6 warning(s), 0 error(s)
[12/28 20:45:28    223s] 
[12/28 20:45:41    224s] <CMD> getIoFlowFlag
[12/28 20:45:51    225s] <CMD> setIoFlowFlag 0
[12/28 20:45:51    225s] <CMD> floorPlan -site TSM13SITE -r 0.975287432272 0.7 80.04 80.36 80.04 80.36
[12/28 20:45:51    225s] Generated pitch 0.41 in METAL7 is different from 0.615 defined in technology file in preferred direction.
[12/28 20:45:51    225s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[12/28 20:45:51    225s] <CMD> uiSetTool select
[12/28 20:45:51    225s] <CMD> getIoFlowFlag
[12/28 20:45:51    225s] <CMD> fit
[12/28 20:45:58    225s] <CMD> ::mp::clearAllSeed
[12/28 20:45:58    225s] <CMD> setPlanDesignMode -effort high -incremental false -boundaryPlace true -fixPlacedMacros false -noColorize false
[12/28 20:45:58    225s] <CMD> planDesign
[12/28 20:45:58    225s] **WARN: (IMPAFP-9024):	planDesign is obsolete. This command will be removed from the next release.
[12/28 20:45:58    225s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1411.0M
[12/28 20:45:58    225s] Deleted 0 physical inst  (cell - / prefix -).
[12/28 20:45:58    225s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1411.0M
[12/28 20:45:58    225s] ***** New seed flow = 1. *****  
[12/28 20:45:58    225s] Ignore PD Guides: numIgnoredGuide = 0 
[12/28 20:45:58    225s] INFO: #ExclusiveGroups=0
[12/28 20:45:58    225s] INFO: There are no Exclusive Groups.
[12/28 20:45:58    225s] *** Starting "NanoPlace(TM) placement v#2 (mem=1411.0M)" ...
[12/28 20:46:00    227s] *** Build Buffered Sizing Timing Model
[12/28 20:46:00    227s] (cpu=0:00:02.0 mem=1411.0M) ***
[12/28 20:46:00    228s] *** Build Virtual Sizing Timing Model
[12/28 20:46:00    228s] (cpu=0:00:02.3 mem=1411.0M) ***
[12/28 20:46:00    228s] No user-set net weight.
[12/28 20:46:00    228s] Net fanout histogram:
[12/28 20:46:00    228s] 2		: 1009 (55.5%) nets
[12/28 20:46:00    228s] 3		: 422 (23.2%) nets
[12/28 20:46:00    228s] 4     -	14	: 357 (19.6%) nets
[12/28 20:46:00    228s] 15    -	39	: 30 (1.6%) nets
[12/28 20:46:00    228s] 40    -	79	: 0 (0.0%) nets
[12/28 20:46:00    228s] 80    -	159	: 0 (0.0%) nets
[12/28 20:46:00    228s] 160   -	319	: 1 (0.1%) nets
[12/28 20:46:00    228s] 320   -	639	: 0 (0.0%) nets
[12/28 20:46:00    228s] 640   -	1279	: 0 (0.0%) nets
[12/28 20:46:00    228s] 1280  -	2559	: 0 (0.0%) nets
[12/28 20:46:00    228s] 2560  -	5119	: 0 (0.0%) nets
[12/28 20:46:00    228s] 5120+		: 0 (0.0%) nets
[12/28 20:46:00    228s] no activity file in design. spp won't run.
[12/28 20:46:00    228s] Options: timingDriven clkGateAware pinGuide congEffort=auto gpeffort=medium 
[12/28 20:46:00    228s] #spOpts: N=130 
[12/28 20:46:00    228s] All LLGs are deleted
[12/28 20:46:00    228s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1411.0M
[12/28 20:46:00    228s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1411.0M
[12/28 20:46:00    228s] #std cell=1554 (0 fixed + 1554 movable) #buf cell=16 #inv cell=186 #block=3 (3 floating + 0 preplaced)
[12/28 20:46:00    228s] #ioInst=0 #net=1819 #term=6270 #term/net=3.45, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=59
[12/28 20:46:00    228s] stdCell: 1554 single + 0 double + 0 multi
[12/28 20:46:00    228s] Total standard cell length = 5.1810 (mm), area = 0.0191 (mm^2)
[12/28 20:46:00    228s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1411.0M
[12/28 20:46:00    228s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1411.0M
[12/28 20:46:00    228s] Core basic site is TSM13SITE
[12/28 20:46:00    228s] SiteArray: non-trimmed site array dimensions = 85 x 714
[12/28 20:46:00    228s] SiteArray: use 262,144 bytes
[12/28 20:46:00    228s] SiteArray: current memory after site array memory allocation 1411.1M
[12/28 20:46:00    228s] SiteArray: FP blocked sites are writable
[12/28 20:46:00    228s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/28 20:46:00    228s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1411.1M
[12/28 20:46:00    228s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1411.1M
[12/28 20:46:00    228s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.021, MEM:1411.1M
[12/28 20:46:00    228s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.023, MEM:1411.1M
[12/28 20:46:00    228s] OPERPROF: Starting pre-place ADS at level 1, MEM:1411.1M
[12/28 20:46:00    228s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1411.1M
[12/28 20:46:00    228s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1411.1M
[12/28 20:46:00    228s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1411.1M
[12/28 20:46:00    228s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1411.1M
[12/28 20:46:00    228s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1411.1M
[12/28 20:46:00    228s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1411.1M
[12/28 20:46:00    228s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1411.1M
[12/28 20:46:00    228s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1411.1M
[12/28 20:46:00    228s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:1411.1M
[12/28 20:46:00    228s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.010, REAL:0.001, MEM:1411.1M
[12/28 20:46:00    228s] ADSU 0.186 -> 0.186. GS 29.520
[12/28 20:46:00    228s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.010, REAL:0.005, MEM:1411.1M
[12/28 20:46:00    228s] Average module density = 1.401.
[12/28 20:46:00    228s] Density for the design = 1.401.
[12/28 20:46:00    228s]        = (stdcell_area 11263 sites (19118 um^2) + block_area 73793 sites (125257 um^2)) / alloc_area 60690 sites (103015 um^2).
[12/28 20:46:00    228s] Pin Density = 0.1033.
[12/28 20:46:00    228s]             = total # of pins 6270 / total area 60690.
[12/28 20:46:00    228s] OPERPROF: Starting spMPad at level 1, MEM:1411.1M
[12/28 20:46:00    228s] OPERPROF:   Starting spContextMPad at level 2, MEM:1411.1M
[12/28 20:46:00    228s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1411.1M
[12/28 20:46:00    228s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1411.1M
[12/28 20:46:00    228s] Fence Initialization: numPrefixFence = 0,  numAutoFence = 0, numPrefixGuide = 0  numAutoGuide = 0 numNoCon = 0 
[12/28 20:46:00    228s] === lastAutoLevel = 8 
[12/28 20:46:00    228s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1411.1M
[12/28 20:46:00    228s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.001, MEM:1411.1M
[12/28 20:46:00    228s] OPERPROF: Starting spInitNetWt at level 1, MEM:1411.1M
[12/28 20:46:00    228s] 0 delay mode for cte enabled initNetWt.
[12/28 20:46:00    228s] no activity file in design. spp won't run.
[12/28 20:46:00    228s] [spp] 0
[12/28 20:46:00    228s] [adp] 0:1:1:3
[12/28 20:46:00    228s] 0 delay mode for cte disabled initNetWt.
[12/28 20:46:00    228s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.060, REAL:0.055, MEM:1411.1M
[12/28 20:46:00    228s] OPERPROF: Starting npMain at level 1, MEM:1411.1M
[12/28 20:46:00    228s] Iteration  1: Total net bbox = 1.047e+04 (3.27e+03 7.19e+03)
[12/28 20:46:00    228s]               Est.  stn bbox = 1.209e+04 (3.73e+03 8.36e+03)
[12/28 20:46:00    228s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1407.1M
[12/28 20:46:00    228s] OPERPROF: Finished npMain at level 1, CPU:0.030, REAL:0.032, MEM:1407.1M
[12/28 20:46:00    228s] User specified -module_cluster_mode =  0 
[12/28 20:46:00    228s] OPERPROF: Starting npMain at level 1, MEM:1407.1M
[12/28 20:46:00    228s] Iteration  2: Total net bbox = 1.047e+04 (3.27e+03 7.19e+03)
[12/28 20:46:00    228s]               Est.  stn bbox = 1.209e+04 (3.73e+03 8.36e+03)
[12/28 20:46:00    228s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1407.1M
[12/28 20:46:00    228s] Iteration  3: Total net bbox = 1.052e+04 (3.32e+03 7.20e+03)
[12/28 20:46:00    228s]               Est.  stn bbox = 1.215e+04 (3.78e+03 8.37e+03)
[12/28 20:46:00    228s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1410.8M
[12/28 20:46:00    228s] OPERPROF: Finished npMain at level 1, CPU:0.030, REAL:0.029, MEM:1410.8M
[12/28 20:46:00    228s] OPERPROF: Starting npMain at level 1, MEM:1410.8M
[12/28 20:46:00    228s] Iteration  4: Total net bbox = 1.052e+04 (3.32e+03 7.20e+03)
[12/28 20:46:00    228s]               Est.  stn bbox = 1.215e+04 (3.78e+03 8.37e+03)
[12/28 20:46:00    228s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1410.8M
[12/28 20:46:00    228s] OPERPROF: Finished npMain at level 1, CPU:0.030, REAL:0.026, MEM:1410.8M
[12/28 20:46:00    228s] OPERPROF: Starting npMain at level 1, MEM:1410.8M
[12/28 20:46:01    228s] Iteration  5: Total net bbox = 1.529e+04 (7.97e+03 7.32e+03)
[12/28 20:46:01    228s]               Est.  stn bbox = 1.965e+04 (1.02e+04 9.46e+03)
[12/28 20:46:01    228s]               cpu = 0:00:00.4 real = 0:00:01.0 mem = 1410.8M
[12/28 20:46:01    228s] OPERPROF: Finished npMain at level 1, CPU:0.400, REAL:0.391, MEM:1410.8M
[12/28 20:46:01    228s]  RelinkConst: Total constraint = 0, Relinked 0 constraints . 
[12/28 20:46:01    228s] User specified -fenceSpacing =  -1.0000 
[12/28 20:46:01    228s] User specified fence spacing: -1.0000 um
[12/28 20:46:01    228s] *** The nonConstraint instance area ratio is 0.623005 
[12/28 20:46:01    228s] *** The prefixed-fenceArea/coreBoxArea is 0.000000, The auto-ConstraintArea/coreBoxArea is 0.000000 
[12/28 20:46:01    228s] Start Auto fence creation, hasNoConInst = 1  .
[12/28 20:46:01    228s] 
[12/28 20:46:01    228s] ================== Start Auto-Fence Creation ==================
[12/28 20:46:01    228s] User define fence spacing: -1.0000 um
[12/28 20:46:01    228s] Number of Movable Guide      : 0
[12/28 20:46:01    228s] Number of Movable Region     : 0
[12/28 20:46:01    228s] Number of Movable Fence      : 0
[12/28 20:46:01    228s] Number of Movable Soft Guide : 0
[12/28 20:46:01    228s] Total Movable Objects        : 0 (non-group: 0, group: 0)
[12/28 20:46:01    228s] Total Prefixed Objects       : 0
[12/28 20:46:01    228s] Total Partition Cut Objects  : 0
[12/28 20:46:01    228s] 
[12/28 20:46:01    228s] 
[12/28 20:46:01    228s] 
[12/28 20:46:01    228s] Number of Nested Objects    : 0
[12/28 20:46:01    228s] Number of Non-Nested Objects: 0
[12/28 20:46:01    228s] Number of Nested Sets       : 0
[12/28 20:46:01    228s] Number of Master&Clone Pairs: 0
[12/28 20:46:01    228s] 
[12/28 20:46:01    228s] Fence Spacing: 2.0000 um
[12/28 20:46:01    228s] Snap Spacing: X(0.4600 um), Y(3.6900 um)
[12/28 20:46:01    228s] Fence2Core Spaceing: 0.0000 um
[12/28 20:46:01    228s] 
[12/28 20:46:01    228s] ==== Design Information ====
[12/28 20:46:01    228s] Core site: (160080, 160720) - (816960, 788020)
[12/28 20:46:01    228s] Design Whitespace% : 100.00%
[12/28 20:46:01    228s] Maximum Logical Level: 0
[12/28 20:46:01    228s] Has Non-constraint Instance: 1
[12/28 20:46:01    228s] Allow Disjoint Whitespace: 0
[12/28 20:46:01    228s] 
[12/28 20:46:01    228s] ==To Place Non-Nested Objects==
[12/28 20:46:01    228s] Targets: 
[12/28 20:46:01    228s] Number of Total Targets: 0
[12/28 20:46:01    228s] 
[12/28 20:46:01    228s] ================== Finished Auto-Fence Creation ===============
[12/28 20:46:01    228s] *** Done Auto-Fence Creation, (cpu = 0:00:00.0, mem = 1422.2M, mem_delta = 11.5M) ***
[12/28 20:46:01    228s] End Auto fence creation 1.
[12/28 20:46:01    228s] MacroPlacer: Options: -pathConnWeight 1.000000 -constraints {} -bp 6 
[12/28 20:46:01    228s] MacroPlacer: Reading Data for Block Placer
[12/28 20:46:01    229s] MacroPlacer: total number of seeds contain macros: 3
[12/28 20:46:01    229s] MacroPlacer: total number of seeds:                3
[12/28 20:46:01    229s] MacroPlacer: total number of macros:               3
[12/28 20:46:01    229s] MacroPlacer: total number of clusters:             1
[12/28 20:46:01    229s] MacroPlacer: total number of ios:                  59
[12/28 20:46:01    229s] MacroPlacer: total number of nets:                 58
[12/28 20:46:01    229s] MacroPlacer: total number of keepouts:             0
[12/28 20:46:01    229s] MacroPlacer: total number of fences:               0
[12/28 20:46:01    229s] MacroPlacer: total number of fixed macros:         0
[12/28 20:46:01    229s] MacroPlacer:             24 2-pins nets
[12/28 20:46:01    229s] MacroPlacer:              0 3-pins nets
[12/28 20:46:01    229s] MacroPlacer:             10 4-pins nets
[12/28 20:46:01    229s] MacroPlacer:              0 5-pins nets
[12/28 20:46:01    229s] MacroPlacer: Merging nets.
[12/28 20:46:01    229s] MacroPlacer: total number of merged nets: 37
[12/28 20:46:01    229s] -maxRouteLayer is specified which turned on auto macro spacing estimation.
[12/28 20:46:01    229s] Macro spacing is determined by macro halo, ..., see documentation for details.
[12/28 20:46:01    229s] MacroPlacer: Finished data reading for Block Placer
[12/28 20:46:02    229s] ... in Multi-Level Module Mode...
[12/28 20:46:02    229s] Start generating contour.
[12/28 20:46:02    229s] Completed data preparation.
[12/28 20:46:02    229s] 
[12/28 20:46:02    229s] ================== Start to Place This Module ===============
[12/28 20:46:02    229s] 
[12/28 20:46:02    229s] ==== Design Information ====
[12/28 20:46:02    229s] Core site: (160080, 160720) - (816960, 788020)
[12/28 20:46:02    229s] Num of Blocks 3 (M: 3, F: 0, O: 0)
[12/28 20:46:02    229s] ...
[12/28 20:46:02    229s] Calling Macro Packer
[12/28 20:46:02    229s] ...
[12/28 20:46:02    229s] 	 Packing whole design.
[12/28 20:46:02    229s] 
[12/28 20:46:02    229s] == Macro Placement Stage 0 (3)==
[12/28 20:46:02    229s] 
[12/28 20:46:02    229s] == Macro Placement Stage 0 (2)==
[12/28 20:46:02    229s] 
[12/28 20:46:02    229s] == Macro Placement Stage 1 (2)==
[12/28 20:46:02    229s] 
[12/28 20:46:02    229s] ---Place failed!
[12/28 20:46:02    229s] *** Done Macro Placing, (cpu = 0:00:00.0, mem = 1461.3M, mem_delta = 0.0M) ***
[12/28 20:46:02    229s] 
[12/28 20:46:02    229s] == Macro Placement Stage 2 (1)==
[12/28 20:46:02    229s] 
[12/28 20:46:02    229s] ---Place failed!
[12/28 20:46:02    229s] *** Done Packing ALL Macros as one group, (cpu = 0:00:00.0, mem = 1461.3M, mem_delta = 0.0M) ***
[12/28 20:46:02    229s] 
[12/28 20:46:02    229s] == Macro Placement Stage 0 (1)==
[12/28 20:46:02    229s] 
[12/28 20:46:02    229s] ---Place failed!
[12/28 20:46:02    229s] *** Done Macro Placing, (cpu = 0:00:00.0, mem = 1461.3M, mem_delta = 0.0M) ***
[12/28 20:46:02    229s]  Calling Refine Macro to legalize non-constrained macros ...
[12/28 20:46:02    229s] MacroPlacer: Options: -exclusiveSpacing -pathConnWeight 1.000000 
[12/28 20:46:02    229s] MacroPlacer: fixing overlap at (  417.3850  107.7100 ).
[12/28 20:46:02    229s] MacroPlacer: Start Search and Repair.  Iteration:1
[12/28 20:46:02    229s] MacroPlacer:  number of overlaps: 4
[12/28 20:46:02    229s] ...
[12/28 20:46:02    229s] MacroPlacer: End Search and Repair.
[12/28 20:46:02    229s] MacroPlacer: fixing overlap at (  342.9870   80.3600 ).
[12/28 20:46:02    229s] MacroPlacer: Start Search and Repair.  Iteration:2
[12/28 20:46:02    229s] MacroPlacer:  number of overlaps: 4
[12/28 20:46:02    229s] ...
[12/28 20:46:02    229s] MacroPlacer: End Search and Repair.
[12/28 20:46:02    229s] MacroPlacer: fixing overlap at (  342.9870   80.3600 ).
[12/28 20:46:02    229s] MacroPlacer: Start Search and Repair.  Iteration:3
[12/28 20:46:02    229s] MacroPlacer:  number of overlaps: 4
[12/28 20:46:02    229s] ...
[12/28 20:46:02    229s] MacroPlacer: End Search and Repair.
[12/28 20:46:02    229s] MacroPlacer: Start final net length optimize.
[12/28 20:46:02    229s] MacroPlacer: Finished final net length optimize.
[12/28 20:46:02    229s] MacroPlacer: incr step:1   weightedSeedWireLength: 66590408
[12/28 20:46:02    229s] MacroPlacer: Program completes.
[12/28 20:46:02    229s] Num of placed blocks:   0 / 3
[12/28 20:46:02    229s] Num of unplaced blocks: 3
[12/28 20:46:02    229s] 
[12/28 20:46:02    229s] ================== Done Placing This Module ===============
[12/28 20:46:02    229s] Placing Macro with -bp mode 6.
[12/28 20:46:02    229s] *** Done refineMacro, (cpu = 0:00:00.7, mem = 1461.3M, mem_delta = 39.0M) ***
[12/28 20:46:02    229s] $$$$ RefineAll Successacros
[12/28 20:46:02    229s] Iteration  6: Total net bbox = 4.876e+04 (3.00e+04 1.88e+04)
[12/28 20:46:02    229s]               Est.  stn bbox = 5.479e+04 (3.34e+04 2.14e+04)
[12/28 20:46:02    229s]               cpu = 0:00:01.3 real = 0:00:02.0 mem = 1461.3M
[12/28 20:46:02    229s] *** cost = 4.876e+04 (3.00e+04 1.88e+04) (cpu for global=0:00:01.3) real=455748:46:02***
[12/28 20:46:02    229s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1461.3M
[12/28 20:46:02    229s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1461.3M
[12/28 20:46:02    229s] Solver runtime cpu: 0:00:00.4 real: 0:00:00.4
[12/28 20:46:02    229s] Core Placement runtime cpu: 0:00:00.5 real: 0:00:01.0
[12/28 20:46:02    229s] *** Free Virtual Timing Model ...(mem=1461.3M)
[12/28 20:46:02    229s] checkFence: macro mem_mem3 overlap with macro mem_mem2 at (265.54,173.73) (392.58 265.75)
[12/28 20:46:02    229s] checkFence: macro mem_mem3 overlap with macro mem_mem1 at (265.54,172.46) (392.58 265.75)
[12/28 20:46:02    229s] checkFence: macro mem_mem2 overlap with macro mem_mem1 at (265.54,173.73) (408.38 297.85)
[12/28 20:46:02    229s] checkFence: total 3 macro macro overlaps.
[12/28 20:46:02    229s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/28 20:46:02    229s] Checking routing tracks.....
[12/28 20:46:02    229s] Checking other grids.....
[12/28 20:46:02    229s] Checking FINFET Grid is on Manufacture Grid.....
[12/28 20:46:02    229s] Checking core/die box is on Grid.....
[12/28 20:46:02    229s] Checking snap rule ......
[12/28 20:46:02    229s] Checking Row is on grid......
[12/28 20:46:02    229s] Checking AreaIO row.....
[12/28 20:46:02    229s] Checking row out of die ...
[12/28 20:46:02    229s] Checking routing blockage.....
[12/28 20:46:02    229s] Checking components.....
[12/28 20:46:02    229s] **WARN: (IMPFP-10013):	Halo should be created around block mem_mem3 and snapping rules are not checked since it's width is not multiple of default tech site's width.
[12/28 20:46:02    229s] **WARN: (IMPFP-10013):	Halo should be created around block mem_mem3 and snapping rules are not checked since it's height is not multiple of default tech site's height.
[12/28 20:46:02    229s] **WARN: (IMPFP-10013):	Halo should be created around block mem_mem2 and snapping rules are not checked since it's width is not multiple of default tech site's width.
[12/28 20:46:02    229s] **WARN: (IMPFP-10013):	Halo should be created around block mem_mem2 and snapping rules are not checked since it's height is not multiple of default tech site's height.
[12/28 20:46:02    229s] **WARN: (IMPFP-10013):	Halo should be created around block mem_mem1 and snapping rules are not checked since it's width is not multiple of default tech site's width.
[12/28 20:46:02    229s] **WARN: (IMPFP-10013):	Halo should be created around block mem_mem1 and snapping rules are not checked since it's height is not multiple of default tech site's height.
[12/28 20:46:02    229s] Checking IO Pads out of die...
[12/28 20:46:02    229s] Checking constraints (guide/region/fence).....
[12/28 20:46:02    229s] Checking groups.....
[12/28 20:46:02    229s] 
[12/28 20:46:02    229s] Checking Preroutes.....
[12/28 20:46:02    229s] No. of regular pre-routes not on tracks : 0 
[12/28 20:46:02    229s] 
[12/28 20:46:02    229s] Reporting Utilizations.....
[12/28 20:46:02    229s] 
[12/28 20:46:02    229s] Core utilization  = 70.721562
[12/28 20:46:02    229s] Effective Utilizations
[12/28 20:46:02    229s] #spOpts: N=130 
[12/28 20:46:02    229s] All LLGs are deleted
[12/28 20:46:02    229s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1461.3M
[12/28 20:46:02    229s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1461.3M
[12/28 20:46:02    229s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1461.3M
[12/28 20:46:02    229s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1461.3M
[12/28 20:46:02    229s] Core basic site is TSM13SITE
[12/28 20:46:02    229s] Fast DP-INIT is on for default
[12/28 20:46:02    229s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/28 20:46:02    229s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.024, MEM:1461.3M
[12/28 20:46:02    229s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.024, MEM:1461.3M
[12/28 20:46:02    229s] Average module density = 1.401.
[12/28 20:46:02    229s] Density for the design = 1.401.
[12/28 20:46:02    229s]        = (stdcell_area 11263 sites (19118 um^2) + block_area 73793 sites (125257 um^2)) / alloc_area 60690 sites (103015 um^2).
[12/28 20:46:02    229s] Pin Density = 0.1033.
[12/28 20:46:02    229s]             = total # of pins 6270 / total area 60690.
[12/28 20:46:02    229s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1461.3M
[12/28 20:46:02    229s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1461.3M
[12/28 20:46:02    229s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/28 20:46:02    229s] 
[12/28 20:46:02    229s] *** Summary of all messages that are not suppressed in this session:
[12/28 20:46:02    229s] Severity  ID               Count  Summary                                  
[12/28 20:46:02    229s] WARNING   IMPFP-10013          6  Halo should be created around block %s a...
[12/28 20:46:02    229s] *** Message Summary: 6 warning(s), 0 error(s)
[12/28 20:46:02    229s] 
[12/28 20:46:07    230s] <CMD> getIoFlowFlag
[12/28 20:46:11    230s] <CMD> setIoFlowFlag 0
[12/28 20:46:11    230s] <CMD> floorPlan -site TSM13SITE -r 0.954968944099 0.6 80.04 80.36 80.04 80.36
[12/28 20:46:11    230s] Generated pitch 0.41 in METAL7 is different from 0.615 defined in technology file in preferred direction.
[12/28 20:46:11    230s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[12/28 20:46:11    230s] <CMD> uiSetTool select
[12/28 20:46:11    230s] <CMD> getIoFlowFlag
[12/28 20:46:11    230s] <CMD> fit
[12/28 20:46:18    230s] <CMD> ::mp::clearAllSeed
[12/28 20:46:18    230s] <CMD> setPlanDesignMode -effort high -incremental false -boundaryPlace true -fixPlacedMacros false -noColorize false
[12/28 20:46:18    230s] <CMD> planDesign
[12/28 20:46:18    230s] **WARN: (IMPAFP-9024):	planDesign is obsolete. This command will be removed from the next release.
[12/28 20:46:18    230s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1453.0M
[12/28 20:46:18    230s] Deleted 0 physical inst  (cell - / prefix -).
[12/28 20:46:18    230s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1453.0M
[12/28 20:46:18    230s] ***** New seed flow = 1. *****  
[12/28 20:46:18    230s] Ignore PD Guides: numIgnoredGuide = 0 
[12/28 20:46:18    230s] INFO: #ExclusiveGroups=0
[12/28 20:46:18    230s] INFO: There are no Exclusive Groups.
[12/28 20:46:18    230s] *** Starting "NanoPlace(TM) placement v#2 (mem=1453.0M)" ...
[12/28 20:46:20    232s] *** Build Buffered Sizing Timing Model
[12/28 20:46:20    232s] (cpu=0:00:02.0 mem=1453.0M) ***
[12/28 20:46:20    233s] *** Build Virtual Sizing Timing Model
[12/28 20:46:20    233s] (cpu=0:00:02.3 mem=1453.0M) ***
[12/28 20:46:20    233s] No user-set net weight.
[12/28 20:46:20    233s] Net fanout histogram:
[12/28 20:46:20    233s] 2		: 1009 (55.5%) nets
[12/28 20:46:20    233s] 3		: 422 (23.2%) nets
[12/28 20:46:20    233s] 4     -	14	: 357 (19.6%) nets
[12/28 20:46:20    233s] 15    -	39	: 30 (1.6%) nets
[12/28 20:46:20    233s] 40    -	79	: 0 (0.0%) nets
[12/28 20:46:20    233s] 80    -	159	: 0 (0.0%) nets
[12/28 20:46:20    233s] 160   -	319	: 1 (0.1%) nets
[12/28 20:46:20    233s] 320   -	639	: 0 (0.0%) nets
[12/28 20:46:20    233s] 640   -	1279	: 0 (0.0%) nets
[12/28 20:46:20    233s] 1280  -	2559	: 0 (0.0%) nets
[12/28 20:46:20    233s] 2560  -	5119	: 0 (0.0%) nets
[12/28 20:46:20    233s] 5120+		: 0 (0.0%) nets
[12/28 20:46:20    233s] no activity file in design. spp won't run.
[12/28 20:46:20    233s] Options: timingDriven clkGateAware pinGuide congEffort=auto gpeffort=medium 
[12/28 20:46:20    233s] #spOpts: N=130 
[12/28 20:46:20    233s] All LLGs are deleted
[12/28 20:46:20    233s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1453.0M
[12/28 20:46:20    233s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1453.0M
[12/28 20:46:20    233s] #std cell=1554 (0 fixed + 1554 movable) #buf cell=16 #inv cell=186 #block=3 (3 floating + 0 preplaced)
[12/28 20:46:20    233s] #ioInst=0 #net=1819 #term=6270 #term/net=3.45, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=59
[12/28 20:46:20    233s] stdCell: 1554 single + 0 double + 0 multi
[12/28 20:46:20    233s] Total standard cell length = 5.1810 (mm), area = 0.0191 (mm^2)
[12/28 20:46:20    233s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1453.0M
[12/28 20:46:20    233s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1453.0M
[12/28 20:46:20    233s] Core basic site is TSM13SITE
[12/28 20:46:20    233s] SiteArray: non-trimmed site array dimensions = 91 x 778
[12/28 20:46:20    233s] SiteArray: use 372,736 bytes
[12/28 20:46:20    233s] SiteArray: current memory after site array memory allocation 1453.1M
[12/28 20:46:20    233s] SiteArray: FP blocked sites are writable
[12/28 20:46:20    233s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/28 20:46:20    233s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1453.1M
[12/28 20:46:20    233s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1453.1M
[12/28 20:46:20    233s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.022, MEM:1453.1M
[12/28 20:46:20    233s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.023, MEM:1453.1M
[12/28 20:46:20    233s] OPERPROF: Starting pre-place ADS at level 1, MEM:1453.1M
[12/28 20:46:20    233s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1453.1M
[12/28 20:46:20    233s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1453.1M
[12/28 20:46:20    233s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1453.1M
[12/28 20:46:20    233s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1453.1M
[12/28 20:46:20    233s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1453.1M
[12/28 20:46:20    233s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1453.1M
[12/28 20:46:20    233s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1453.1M
[12/28 20:46:20    233s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1453.1M
[12/28 20:46:20    233s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:1453.1M
[12/28 20:46:20    233s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.001, MEM:1453.1M
[12/28 20:46:20    233s] ADSU 0.159 -> 0.159. GS 29.520
[12/28 20:46:20    233s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.000, REAL:0.006, MEM:1453.1M
[12/28 20:46:20    233s] Average module density = 1.201.
[12/28 20:46:20    233s] Density for the design = 1.201.
[12/28 20:46:20    233s]        = (stdcell_area 11263 sites (19118 um^2) + block_area 73793 sites (125257 um^2)) / alloc_area 70798 sites (120173 um^2).
[12/28 20:46:20    233s] Pin Density = 0.08856.
[12/28 20:46:20    233s]             = total # of pins 6270 / total area 70798.
[12/28 20:46:20    233s] OPERPROF: Starting spMPad at level 1, MEM:1453.1M
[12/28 20:46:20    233s] OPERPROF:   Starting spContextMPad at level 2, MEM:1453.1M
[12/28 20:46:20    233s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1453.1M
[12/28 20:46:20    233s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1453.1M
[12/28 20:46:20    233s] Fence Initialization: numPrefixFence = 0,  numAutoFence = 0, numPrefixGuide = 0  numAutoGuide = 0 numNoCon = 0 
[12/28 20:46:20    233s] === lastAutoLevel = 8 
[12/28 20:46:20    233s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1453.1M
[12/28 20:46:20    233s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.001, MEM:1453.1M
[12/28 20:46:20    233s] OPERPROF: Starting spInitNetWt at level 1, MEM:1453.1M
[12/28 20:46:20    233s] 0 delay mode for cte enabled initNetWt.
[12/28 20:46:20    233s] no activity file in design. spp won't run.
[12/28 20:46:20    233s] [spp] 0
[12/28 20:46:20    233s] [adp] 0:1:1:3
[12/28 20:46:20    233s] 0 delay mode for cte disabled initNetWt.
[12/28 20:46:20    233s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.060, REAL:0.057, MEM:1453.1M
[12/28 20:46:20    233s] OPERPROF: Starting npMain at level 1, MEM:1453.1M
[12/28 20:46:21    233s] Iteration  1: Total net bbox = 1.335e+04 (6.31e+03 7.04e+03)
[12/28 20:46:21    233s]               Est.  stn bbox = 1.555e+04 (7.36e+03 8.19e+03)
[12/28 20:46:21    233s]               cpu = 0:00:00.0 real = 0:00:01.0 mem = 1414.1M
[12/28 20:46:21    233s] OPERPROF: Finished npMain at level 1, CPU:0.030, REAL:0.034, MEM:1414.1M
[12/28 20:46:21    233s] User specified -module_cluster_mode =  0 
[12/28 20:46:21    233s] OPERPROF: Starting npMain at level 1, MEM:1414.1M
[12/28 20:46:21    233s] Iteration  2: Total net bbox = 1.335e+04 (6.31e+03 7.04e+03)
[12/28 20:46:21    233s]               Est.  stn bbox = 1.555e+04 (7.36e+03 8.19e+03)
[12/28 20:46:21    233s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1414.1M
[12/28 20:46:21    233s] Iteration  3: Total net bbox = 1.339e+04 (6.34e+03 7.05e+03)
[12/28 20:46:21    233s]               Est.  stn bbox = 1.558e+04 (7.39e+03 8.19e+03)
[12/28 20:46:21    233s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1417.8M
[12/28 20:46:21    233s] OPERPROF: Finished npMain at level 1, CPU:0.030, REAL:0.031, MEM:1417.8M
[12/28 20:46:21    233s] OPERPROF: Starting npMain at level 1, MEM:1417.8M
[12/28 20:46:21    233s] Iteration  4: Total net bbox = 1.339e+04 (6.34e+03 7.05e+03)
[12/28 20:46:21    233s]               Est.  stn bbox = 1.558e+04 (7.39e+03 8.19e+03)
[12/28 20:46:21    233s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1420.1M
[12/28 20:46:21    233s] OPERPROF: Finished npMain at level 1, CPU:0.030, REAL:0.029, MEM:1420.1M
[12/28 20:46:21    233s] OPERPROF: Starting npMain at level 1, MEM:1420.1M
[12/28 20:46:21    233s] Iteration  5: Total net bbox = 1.533e+04 (7.87e+03 7.46e+03)
[12/28 20:46:21    233s]               Est.  stn bbox = 1.966e+04 (1.01e+04 9.59e+03)
[12/28 20:46:21    233s]               cpu = 0:00:00.5 real = 0:00:00.0 mem = 1420.1M
[12/28 20:46:21    233s] OPERPROF: Finished npMain at level 1, CPU:0.540, REAL:0.528, MEM:1420.1M
[12/28 20:46:21    233s]  RelinkConst: Total constraint = 0, Relinked 0 constraints . 
[12/28 20:46:21    233s] User specified -fenceSpacing =  -1.0000 
[12/28 20:46:21    233s] User specified fence spacing: -1.0000 um
[12/28 20:46:21    233s] *** The nonConstraint instance area ratio is 0.561393 
[12/28 20:46:21    233s] *** The prefixed-fenceArea/coreBoxArea is 0.000000, The auto-ConstraintArea/coreBoxArea is 0.000000 
[12/28 20:46:21    233s] Start Auto fence creation, hasNoConInst = 1  .
[12/28 20:46:21    233s] 
[12/28 20:46:21    233s] ================== Start Auto-Fence Creation ==================
[12/28 20:46:21    233s] User define fence spacing: -1.0000 um
[12/28 20:46:21    233s] Number of Movable Guide      : 0
[12/28 20:46:21    233s] Number of Movable Region     : 0
[12/28 20:46:21    233s] Number of Movable Fence      : 0
[12/28 20:46:21    233s] Number of Movable Soft Guide : 0
[12/28 20:46:21    233s] Total Movable Objects        : 0 (non-group: 0, group: 0)
[12/28 20:46:21    233s] Total Prefixed Objects       : 0
[12/28 20:46:21    233s] Total Partition Cut Objects  : 0
[12/28 20:46:21    233s] 
[12/28 20:46:21    233s] 
[12/28 20:46:21    233s] 
[12/28 20:46:21    233s] Number of Nested Objects    : 0
[12/28 20:46:21    233s] Number of Non-Nested Objects: 0
[12/28 20:46:21    233s] Number of Nested Sets       : 0
[12/28 20:46:21    233s] Number of Master&Clone Pairs: 0
[12/28 20:46:21    233s] 
[12/28 20:46:21    233s] Fence Spacing: 2.0000 um
[12/28 20:46:21    233s] Snap Spacing: X(0.4600 um), Y(3.6900 um)
[12/28 20:46:21    233s] Fence2Core Spaceing: 0.0000 um
[12/28 20:46:21    233s] 
[12/28 20:46:21    233s] ==== Design Information ====
[12/28 20:46:21    233s] Core site: (160080, 160720) - (875840, 832300)
[12/28 20:46:21    233s] Design Whitespace% : 100.00%
[12/28 20:46:21    233s] Maximum Logical Level: 0
[12/28 20:46:21    233s] Has Non-constraint Instance: 1
[12/28 20:46:21    233s] Allow Disjoint Whitespace: 0
[12/28 20:46:21    233s] 
[12/28 20:46:21    233s] ==To Place Non-Nested Objects==
[12/28 20:46:21    233s] Targets: 
[12/28 20:46:21    233s] Number of Total Targets: 0
[12/28 20:46:21    233s] 
[12/28 20:46:21    233s] ================== Finished Auto-Fence Creation ===============
[12/28 20:46:21    233s] *** Done Auto-Fence Creation, (cpu = 0:00:00.0, mem = 1431.5M, mem_delta = 11.5M) ***
[12/28 20:46:21    233s] End Auto fence creation 1.
[12/28 20:46:21    233s] MacroPlacer: Options: -pathConnWeight 1.000000 -constraints {} -bp 6 
[12/28 20:46:21    233s] MacroPlacer: Reading Data for Block Placer
[12/28 20:46:21    234s] MacroPlacer: total number of seeds contain macros: 3
[12/28 20:46:21    234s] MacroPlacer: total number of seeds:                3
[12/28 20:46:21    234s] MacroPlacer: total number of macros:               3
[12/28 20:46:21    234s] MacroPlacer: total number of clusters:             1
[12/28 20:46:21    234s] MacroPlacer: total number of ios:                  59
[12/28 20:46:21    234s] MacroPlacer: total number of nets:                 58
[12/28 20:46:21    234s] MacroPlacer: total number of keepouts:             0
[12/28 20:46:21    234s] MacroPlacer: total number of fences:               0
[12/28 20:46:21    234s] MacroPlacer: total number of fixed macros:         0
[12/28 20:46:21    234s] MacroPlacer:             24 2-pins nets
[12/28 20:46:21    234s] MacroPlacer:              0 3-pins nets
[12/28 20:46:21    234s] MacroPlacer:             10 4-pins nets
[12/28 20:46:21    234s] MacroPlacer:              0 5-pins nets
[12/28 20:46:21    234s] MacroPlacer: Merging nets.
[12/28 20:46:21    234s] MacroPlacer: total number of merged nets: 37
[12/28 20:46:21    234s] -maxRouteLayer is specified which turned on auto macro spacing estimation.
[12/28 20:46:21    234s] Macro spacing is determined by macro halo, ..., see documentation for details.
[12/28 20:46:21    234s] MacroPlacer: Finished data reading for Block Placer
[12/28 20:46:22    234s] ... in Multi-Level Module Mode...
[12/28 20:46:22    234s] Start generating contour.
[12/28 20:46:22    234s] Completed data preparation.
[12/28 20:46:22    234s] 
[12/28 20:46:22    234s] ================== Start to Place This Module ===============
[12/28 20:46:22    234s] 
[12/28 20:46:22    234s] ==== Design Information ====
[12/28 20:46:22    234s] Core site: (160080, 160720) - (875840, 832300)
[12/28 20:46:22    234s] Num of Blocks 3 (M: 3, F: 0, O: 0)
[12/28 20:46:22    234s] ...
[12/28 20:46:22    234s] Calling Macro Packer
[12/28 20:46:22    234s] ...
[12/28 20:46:22    234s] 	 Packing whole design.
[12/28 20:46:22    234s] 
[12/28 20:46:22    234s] == Macro Placement Stage 0 (3)==
[12/28 20:46:22    234s] 
[12/28 20:46:22    234s] == Macro Placement Stage 0 (2)==
[12/28 20:46:22    234s] 
[12/28 20:46:22    234s] == Macro Placement Stage 1 (2)==
[12/28 20:46:22    234s] 
[12/28 20:46:22    234s] ---Place failed!
[12/28 20:46:22    234s] *** Done Macro Placing, (cpu = 0:00:00.0, mem = 1463.5M, mem_delta = 0.0M) ***
[12/28 20:46:22    234s] 
[12/28 20:46:22    234s] == Macro Placement Stage 2 (1)==
[12/28 20:46:22    234s] 
[12/28 20:46:22    234s] ---Place failed!
[12/28 20:46:22    234s] *** Done Packing ALL Macros as one group, (cpu = 0:00:00.0, mem = 1463.5M, mem_delta = 0.0M) ***
[12/28 20:46:22    234s] 
[12/28 20:46:22    234s] == Macro Placement Stage 0 (1)==
[12/28 20:46:22    234s] 
[12/28 20:46:22    234s] ---Place failed!
[12/28 20:46:22    234s] *** Done Macro Placing, (cpu = 0:00:00.0, mem = 1463.5M, mem_delta = 0.0M) ***
[12/28 20:46:22    234s]  Calling Refine Macro to legalize non-constrained macros ...
[12/28 20:46:22    234s] MacroPlacer: Options: -exclusiveSpacing -pathConnWeight 1.000000 
[12/28 20:46:22    234s] MacroPlacer: fixing overlap at (  477.3850  105.1600 ).
[12/28 20:46:22    234s] MacroPlacer: Start Search and Repair.  Iteration:1
[12/28 20:46:22    234s] MacroPlacer:  number of overlaps: 4
[12/28 20:46:22    234s] ...
[12/28 20:46:22    234s] MacroPlacer: End Search and Repair.
[12/28 20:46:22    234s] MacroPlacer: fixing overlap at (  354.3365   80.3600 ).
[12/28 20:46:22    234s] MacroPlacer: Start Search and Repair.  Iteration:2
[12/28 20:46:22    234s] MacroPlacer:  number of overlaps: 4
[12/28 20:46:22    234s] ...
[12/28 20:46:22    234s] MacroPlacer: End Search and Repair.
[12/28 20:46:22    234s] MacroPlacer: fixing overlap at (  345.6655   80.3600 ).
[12/28 20:46:22    234s] MacroPlacer: Start Search and Repair.  Iteration:3
[12/28 20:46:22    234s] MacroPlacer:  number of overlaps: 4
[12/28 20:46:22    234s] ...
[12/28 20:46:22    234s] MacroPlacer: End Search and Repair.
[12/28 20:46:22    234s] MacroPlacer: Start final net length optimize.
[12/28 20:46:22    234s] MacroPlacer: Finished final net length optimize.
[12/28 20:46:22    234s] MacroPlacer: incr step:1   weightedSeedWireLength: 84727664
[12/28 20:46:22    234s] MacroPlacer: Program completes.
[12/28 20:46:22    234s] Num of placed blocks:   0 / 3
[12/28 20:46:22    234s] Num of unplaced blocks: 3
[12/28 20:46:22    234s] 
[12/28 20:46:22    234s] ================== Done Placing This Module ===============
[12/28 20:46:22    234s] Placing Macro with -bp mode 6.
[12/28 20:46:22    234s] *** Done refineMacro, (cpu = 0:00:00.7, mem = 1463.5M, mem_delta = 32.0M) ***
[12/28 20:46:22    234s] $$$$ RefineAll Successacros
[12/28 20:46:22    234s] Iteration  6: Total net bbox = 5.635e+04 (3.65e+04 1.99e+04)
[12/28 20:46:22    234s]               Est.  stn bbox = 6.288e+04 (4.03e+04 2.26e+04)
[12/28 20:46:22    234s]               cpu = 0:00:01.4 real = 0:00:02.0 mem = 1463.5M
[12/28 20:46:22    234s] *** cost = 5.635e+04 (3.65e+04 1.99e+04) (cpu for global=0:00:01.4) real=455748:46:22***
[12/28 20:46:22    234s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1463.5M
[12/28 20:46:22    234s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1463.5M
[12/28 20:46:22    234s] Solver runtime cpu: 0:00:00.5 real: 0:00:00.5
[12/28 20:46:22    234s] Core Placement runtime cpu: 0:00:00.6 real: 0:00:01.0
[12/28 20:46:22    234s] *** Free Virtual Timing Model ...(mem=1463.5M)
[12/28 20:46:22    234s] checkFence: macro mem_mem2 overlap with macro mem_mem1 at (404.68,198.53) (547.52 322.65)
[12/28 20:46:22    234s] checkFence:macro mem_mem2 outside of core at (437.92,198.53) (547.52 323.93)
[12/28 20:46:22    234s] checkFence:macro mem_mem1 outside of core at (437.92,197.25) (547.52 322.65)
[12/28 20:46:22    234s] checkFence: total 1 macro macro overlaps.
[12/28 20:46:22    234s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/28 20:46:22    234s] Checking routing tracks.....
[12/28 20:46:22    234s] Checking other grids.....
[12/28 20:46:22    234s] Checking FINFET Grid is on Manufacture Grid.....
[12/28 20:46:22    234s] Checking core/die box is on Grid.....
[12/28 20:46:22    234s] Checking snap rule ......
[12/28 20:46:22    234s] Checking Row is on grid......
[12/28 20:46:22    234s] Checking AreaIO row.....
[12/28 20:46:22    234s] Checking row out of die ...
[12/28 20:46:22    234s] Checking routing blockage.....
[12/28 20:46:22    234s] Checking components.....
[12/28 20:46:22    234s] **WARN: (IMPFP-10013):	Halo should be created around block mem_mem3 and snapping rules are not checked since it's width is not multiple of default tech site's width.
[12/28 20:46:22    234s] **WARN: (IMPFP-10013):	Halo should be created around block mem_mem3 and snapping rules are not checked since it's height is not multiple of default tech site's height.
[12/28 20:46:22    234s] **WARN: (IMPFP-10013):	Halo should be created around block mem_mem2 and snapping rules are not checked since it's width is not multiple of default tech site's width.
[12/28 20:46:22    234s] **WARN: (IMPFP-10013):	Halo should be created around block mem_mem2 and snapping rules are not checked since it's height is not multiple of default tech site's height.
[12/28 20:46:22    234s] **WARN: (IMPFP-10013):	Halo should be created around block mem_mem1 and snapping rules are not checked since it's width is not multiple of default tech site's width.
[12/28 20:46:22    234s] **WARN: (IMPFP-10013):	Halo should be created around block mem_mem1 and snapping rules are not checked since it's height is not multiple of default tech site's height.
[12/28 20:46:22    234s] Checking IO Pads out of die...
[12/28 20:46:22    234s] Checking constraints (guide/region/fence).....
[12/28 20:46:22    234s] Checking groups.....
[12/28 20:46:22    234s] 
[12/28 20:46:22    234s] Checking Preroutes.....
[12/28 20:46:22    234s] No. of regular pre-routes not on tracks : 0 
[12/28 20:46:22    234s] 
[12/28 20:46:22    234s] Reporting Utilizations.....
[12/28 20:46:22    234s] 
[12/28 20:46:22    234s] Core utilization  = 60.624475
[12/28 20:46:22    234s] Effective Utilizations
[12/28 20:46:22    234s] #spOpts: N=130 
[12/28 20:46:22    234s] All LLGs are deleted
[12/28 20:46:22    234s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1463.5M
[12/28 20:46:22    234s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1463.5M
[12/28 20:46:22    234s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1463.5M
[12/28 20:46:22    234s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1463.5M
[12/28 20:46:22    234s] Core basic site is TSM13SITE
[12/28 20:46:22    234s] Fast DP-INIT is on for default
[12/28 20:46:22    234s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/28 20:46:22    234s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.022, MEM:1463.5M
[12/28 20:46:22    234s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.023, MEM:1463.5M
[12/28 20:46:22    234s] Average module density = 1.201.
[12/28 20:46:22    234s] Density for the design = 1.201.
[12/28 20:46:22    234s]        = (stdcell_area 11263 sites (19118 um^2) + block_area 73793 sites (125257 um^2)) / alloc_area 70798 sites (120173 um^2).
[12/28 20:46:22    234s] Pin Density = 0.08856.
[12/28 20:46:22    234s]             = total # of pins 6270 / total area 70798.
[12/28 20:46:22    234s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1463.5M
[12/28 20:46:22    234s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1463.5M
[12/28 20:46:22    234s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/28 20:46:22    234s] 
[12/28 20:46:22    234s] *** Summary of all messages that are not suppressed in this session:
[12/28 20:46:22    234s] Severity  ID               Count  Summary                                  
[12/28 20:46:22    234s] WARNING   IMPFP-10013          6  Halo should be created around block %s a...
[12/28 20:46:22    234s] *** Message Summary: 6 warning(s), 0 error(s)
[12/28 20:46:22    234s] 
[12/28 20:46:35    235s] <CMD> getIoFlowFlag
[12/28 20:46:40    236s] <CMD> setIoFlowFlag 0
[12/28 20:46:40    236s] <CMD> floorPlan -site TSM13SITE -r 0.938275399575 0.5 80.04 80.36 80.04 80.36
[12/28 20:46:40    236s] Generated pitch 0.41 in METAL7 is different from 0.615 defined in technology file in preferred direction.
[12/28 20:46:40    236s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[12/28 20:46:40    236s] <CMD> uiSetTool select
[12/28 20:46:40    236s] <CMD> getIoFlowFlag
[12/28 20:46:40    236s] <CMD> fit
[12/28 20:46:49    236s] <CMD> ::mp::clearAllSeed
[12/28 20:46:49    236s] <CMD> setPlanDesignMode -effort high -incremental false -boundaryPlace true -fixPlacedMacros false -noColorize false
[12/28 20:46:49    236s] <CMD> planDesign
[12/28 20:46:49    236s] **WARN: (IMPAFP-9024):	planDesign is obsolete. This command will be removed from the next release.
[12/28 20:46:49    236s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1456.2M
[12/28 20:46:49    236s] Deleted 0 physical inst  (cell - / prefix -).
[12/28 20:46:49    236s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1456.2M
[12/28 20:46:49    236s] ***** New seed flow = 1. *****  
[12/28 20:46:49    236s] Ignore PD Guides: numIgnoredGuide = 0 
[12/28 20:46:49    236s] INFO: #ExclusiveGroups=0
[12/28 20:46:49    236s] INFO: There are no Exclusive Groups.
[12/28 20:46:49    236s] *** Starting "NanoPlace(TM) placement v#2 (mem=1456.2M)" ...
[12/28 20:46:51    238s] *** Build Buffered Sizing Timing Model
[12/28 20:46:51    238s] (cpu=0:00:02.0 mem=1456.2M) ***
[12/28 20:46:51    239s] *** Build Virtual Sizing Timing Model
[12/28 20:46:51    239s] (cpu=0:00:02.3 mem=1456.2M) ***
[12/28 20:46:51    239s] No user-set net weight.
[12/28 20:46:51    239s] Net fanout histogram:
[12/28 20:46:51    239s] 2		: 1009 (55.5%) nets
[12/28 20:46:51    239s] 3		: 422 (23.2%) nets
[12/28 20:46:51    239s] 4     -	14	: 357 (19.6%) nets
[12/28 20:46:51    239s] 15    -	39	: 30 (1.6%) nets
[12/28 20:46:51    239s] 40    -	79	: 0 (0.0%) nets
[12/28 20:46:51    239s] 80    -	159	: 0 (0.0%) nets
[12/28 20:46:51    239s] 160   -	319	: 1 (0.1%) nets
[12/28 20:46:51    239s] 320   -	639	: 0 (0.0%) nets
[12/28 20:46:51    239s] 640   -	1279	: 0 (0.0%) nets
[12/28 20:46:51    239s] 1280  -	2559	: 0 (0.0%) nets
[12/28 20:46:51    239s] 2560  -	5119	: 0 (0.0%) nets
[12/28 20:46:51    239s] 5120+		: 0 (0.0%) nets
[12/28 20:46:51    239s] no activity file in design. spp won't run.
[12/28 20:46:51    239s] Options: timingDriven clkGateAware pinGuide congEffort=auto gpeffort=medium 
[12/28 20:46:51    239s] #spOpts: N=130 
[12/28 20:46:51    239s] All LLGs are deleted
[12/28 20:46:51    239s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1456.2M
[12/28 20:46:51    239s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1456.2M
[12/28 20:46:51    239s] #std cell=1554 (0 fixed + 1554 movable) #buf cell=16 #inv cell=186 #block=3 (3 floating + 0 preplaced)
[12/28 20:46:51    239s] #ioInst=0 #net=1819 #term=6270 #term/net=3.45, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=59
[12/28 20:46:51    239s] stdCell: 1554 single + 0 double + 0 multi
[12/28 20:46:51    239s] Total standard cell length = 5.1810 (mm), area = 0.0191 (mm^2)
[12/28 20:46:51    239s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1456.2M
[12/28 20:46:51    239s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1456.2M
[12/28 20:46:51    239s] Core basic site is TSM13SITE
[12/28 20:46:51    239s] SiteArray: non-trimmed site array dimensions = 99 x 859
[12/28 20:46:51    239s] SiteArray: use 405,504 bytes
[12/28 20:46:51    239s] SiteArray: current memory after site array memory allocation 1456.3M
[12/28 20:46:51    239s] SiteArray: FP blocked sites are writable
[12/28 20:46:51    239s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/28 20:46:51    239s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1456.3M
[12/28 20:46:51    239s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1456.3M
[12/28 20:46:51    239s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.022, MEM:1456.3M
[12/28 20:46:51    239s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.024, MEM:1456.3M
[12/28 20:46:51    239s] OPERPROF: Starting pre-place ADS at level 1, MEM:1456.3M
[12/28 20:46:51    239s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1456.3M
[12/28 20:46:51    239s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1456.3M
[12/28 20:46:51    239s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1456.3M
[12/28 20:46:51    239s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1456.3M
[12/28 20:46:51    239s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1456.3M
[12/28 20:46:51    239s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1456.3M
[12/28 20:46:51    239s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1456.3M
[12/28 20:46:51    239s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1456.3M
[12/28 20:46:51    239s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:1456.3M
[12/28 20:46:51    239s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.010, REAL:0.001, MEM:1456.3M
[12/28 20:46:51    239s] ADSU 0.132 -> 0.132. GS 29.520
[12/28 20:46:51    239s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.010, REAL:0.007, MEM:1456.3M
[12/28 20:46:51    239s] Average module density = 1.000.
[12/28 20:46:51    239s] Density for the design = 1.000.
[12/28 20:46:51    239s]        = (stdcell_area 11263 sites (19118 um^2) + block_area 73793 sites (125257 um^2)) / alloc_area 85041 sites (144349 um^2).
[12/28 20:46:51    239s] Pin Density = 0.07373.
[12/28 20:46:51    239s]             = total # of pins 6270 / total area 85041.
[12/28 20:46:51    239s] OPERPROF: Starting spMPad at level 1, MEM:1456.3M
[12/28 20:46:51    239s] OPERPROF:   Starting spContextMPad at level 2, MEM:1456.3M
[12/28 20:46:51    239s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1456.3M
[12/28 20:46:51    239s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1456.3M
[12/28 20:46:51    239s] Fence Initialization: numPrefixFence = 0,  numAutoFence = 0, numPrefixGuide = 0  numAutoGuide = 0 numNoCon = 0 
[12/28 20:46:51    239s] === lastAutoLevel = 8 
[12/28 20:46:51    239s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1456.3M
[12/28 20:46:51    239s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.001, MEM:1456.3M
[12/28 20:46:51    239s] OPERPROF: Starting spInitNetWt at level 1, MEM:1456.3M
[12/28 20:46:51    239s] 0 delay mode for cte enabled initNetWt.
[12/28 20:46:51    239s] no activity file in design. spp won't run.
[12/28 20:46:51    239s] [spp] 0
[12/28 20:46:51    239s] [adp] 0:1:1:3
[12/28 20:46:51    239s] 0 delay mode for cte disabled initNetWt.
[12/28 20:46:51    239s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.050, REAL:0.057, MEM:1456.3M
[12/28 20:46:51    239s] OPERPROF: Starting npMain at level 1, MEM:1456.3M
[12/28 20:46:51    239s] Iteration  1: Total net bbox = 2.022e+04 (1.31e+04 7.13e+03)
[12/28 20:46:51    239s]               Est.  stn bbox = 2.353e+04 (1.52e+04 8.29e+03)
[12/28 20:46:51    239s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1417.3M
[12/28 20:46:51    239s] OPERPROF: Finished npMain at level 1, CPU:0.030, REAL:0.038, MEM:1417.3M
[12/28 20:46:51    239s] User specified -module_cluster_mode =  0 
[12/28 20:46:51    239s] OPERPROF: Starting npMain at level 1, MEM:1417.3M
[12/28 20:46:51    239s] Iteration  2: Total net bbox = 2.022e+04 (1.31e+04 7.13e+03)
[12/28 20:46:51    239s]               Est.  stn bbox = 2.353e+04 (1.52e+04 8.29e+03)
[12/28 20:46:51    239s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1417.3M
[12/28 20:46:51    239s] Iteration  3: Total net bbox = 2.024e+04 (1.31e+04 7.14e+03)
[12/28 20:46:51    239s]               Est.  stn bbox = 2.355e+04 (1.53e+04 8.30e+03)
[12/28 20:46:51    239s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1421.0M
[12/28 20:46:51    239s] OPERPROF: Finished npMain at level 1, CPU:0.030, REAL:0.031, MEM:1421.0M
[12/28 20:46:51    239s] OPERPROF: Starting npMain at level 1, MEM:1421.0M
[12/28 20:46:51    239s] Iteration  4: Total net bbox = 2.024e+04 (1.31e+04 7.14e+03)
[12/28 20:46:51    239s]               Est.  stn bbox = 2.355e+04 (1.53e+04 8.30e+03)
[12/28 20:46:51    239s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1421.0M
[12/28 20:46:51    239s] OPERPROF: Finished npMain at level 1, CPU:0.030, REAL:0.028, MEM:1421.0M
[12/28 20:46:51    239s] OPERPROF: Starting npMain at level 1, MEM:1421.0M
[12/28 20:46:52    239s] Iteration  5: Total net bbox = 1.720e+04 (9.43e+03 7.77e+03)
[12/28 20:46:52    239s]               Est.  stn bbox = 2.159e+04 (1.18e+04 9.83e+03)
[12/28 20:46:52    239s]               cpu = 0:00:00.4 real = 0:00:01.0 mem = 1421.0M
[12/28 20:46:52    239s] OPERPROF: Finished npMain at level 1, CPU:0.440, REAL:0.429, MEM:1421.0M
[12/28 20:46:52    239s]  RelinkConst: Total constraint = 0, Relinked 0 constraints . 
[12/28 20:46:52    239s] User specified -fenceSpacing =  -1.0000 
[12/28 20:46:52    239s] User specified fence spacing: -1.0000 um
[12/28 20:46:52    239s] *** The nonConstraint instance area ratio is 0.494328 
[12/28 20:46:52    239s] *** The prefixed-fenceArea/coreBoxArea is 0.000000, The auto-ConstraintArea/coreBoxArea is 0.000000 
[12/28 20:46:52    239s] Start Auto fence creation, hasNoConInst = 1  .
[12/28 20:46:52    239s] 
[12/28 20:46:52    239s] ================== Start Auto-Fence Creation ==================
[12/28 20:46:52    239s] User define fence spacing: -1.0000 um
[12/28 20:46:52    239s] Number of Movable Guide      : 0
[12/28 20:46:52    239s] Number of Movable Region     : 0
[12/28 20:46:52    239s] Number of Movable Fence      : 0
[12/28 20:46:52    239s] Number of Movable Soft Guide : 0
[12/28 20:46:52    239s] Total Movable Objects        : 0 (non-group: 0, group: 0)
[12/28 20:46:52    239s] Total Prefixed Objects       : 0
[12/28 20:46:52    239s] Total Partition Cut Objects  : 0
[12/28 20:46:52    239s] 
[12/28 20:46:52    239s] 
[12/28 20:46:52    239s] 
[12/28 20:46:52    239s] Number of Nested Objects    : 0
[12/28 20:46:52    239s] Number of Non-Nested Objects: 0
[12/28 20:46:52    239s] Number of Nested Sets       : 0
[12/28 20:46:52    239s] Number of Master&Clone Pairs: 0
[12/28 20:46:52    239s] 
[12/28 20:46:52    239s] Fence Spacing: 2.0000 um
[12/28 20:46:52    239s] Snap Spacing: X(0.4600 um), Y(3.6900 um)
[12/28 20:46:52    239s] Fence2Core Spaceing: 0.0000 um
[12/28 20:46:52    239s] 
[12/28 20:46:52    239s] ==== Design Information ====
[12/28 20:46:52    239s] Core site: (160080, 160720) - (950360, 891340)
[12/28 20:46:52    239s] Design Whitespace% : 100.00%
[12/28 20:46:52    239s] Maximum Logical Level: 0
[12/28 20:46:52    239s] Has Non-constraint Instance: 1
[12/28 20:46:52    239s] Allow Disjoint Whitespace: 0
[12/28 20:46:52    239s] 
[12/28 20:46:52    239s] ==To Place Non-Nested Objects==
[12/28 20:46:52    239s] Targets: 
[12/28 20:46:52    239s] Number of Total Targets: 0
[12/28 20:46:52    239s] 
[12/28 20:46:52    239s] ================== Finished Auto-Fence Creation ===============
[12/28 20:46:52    239s] *** Done Auto-Fence Creation, (cpu = 0:00:00.0, mem = 1432.4M, mem_delta = 11.5M) ***
[12/28 20:46:52    239s] End Auto fence creation 1.
[12/28 20:46:52    239s] MacroPlacer: Options: -pathConnWeight 1.000000 -constraints {} -bp 6 
[12/28 20:46:52    239s] MacroPlacer: Reading Data for Block Placer
[12/28 20:46:52    239s] MacroPlacer: total number of seeds contain macros: 3
[12/28 20:46:52    239s] MacroPlacer: total number of seeds:                3
[12/28 20:46:52    239s] MacroPlacer: total number of macros:               3
[12/28 20:46:52    239s] MacroPlacer: total number of clusters:             1
[12/28 20:46:52    239s] MacroPlacer: total number of ios:                  59
[12/28 20:46:52    239s] MacroPlacer: total number of nets:                 58
[12/28 20:46:52    239s] MacroPlacer: total number of keepouts:             0
[12/28 20:46:52    239s] MacroPlacer: total number of fences:               0
[12/28 20:46:52    239s] MacroPlacer: total number of fixed macros:         0
[12/28 20:46:52    239s] MacroPlacer:             24 2-pins nets
[12/28 20:46:52    239s] MacroPlacer:              0 3-pins nets
[12/28 20:46:52    239s] MacroPlacer:             10 4-pins nets
[12/28 20:46:52    239s] MacroPlacer:              0 5-pins nets
[12/28 20:46:52    239s] MacroPlacer: Merging nets.
[12/28 20:46:52    239s] MacroPlacer: total number of merged nets: 37
[12/28 20:46:52    239s] -maxRouteLayer is specified which turned on auto macro spacing estimation.
[12/28 20:46:52    239s] Macro spacing is determined by macro halo, ..., see documentation for details.
[12/28 20:46:52    239s] MacroPlacer: Finished data reading for Block Placer
[12/28 20:46:53    240s] ... in Multi-Level Module Mode...
[12/28 20:46:53    240s] Start generating contour.
[12/28 20:46:53    240s] Completed data preparation.
[12/28 20:46:53    240s] 
[12/28 20:46:53    240s] ================== Start to Place This Module ===============
[12/28 20:46:53    240s] 
[12/28 20:46:53    240s] ==== Design Information ====
[12/28 20:46:53    240s] Core site: (160080, 160720) - (950360, 891340)
[12/28 20:46:53    240s] Num of Blocks 3 (M: 3, F: 0, O: 0)
[12/28 20:46:53    240s] ...
[12/28 20:46:53    240s] Calling Macro Packer
[12/28 20:46:53    240s] ...
[12/28 20:46:53    240s] 	 Packing whole design.
[12/28 20:46:53    240s] 
[12/28 20:46:53    240s] == Macro Placement Stage 0 (3)==
[12/28 20:46:53    240s] 
[12/28 20:46:53    240s] == Macro Placement Stage 0 (2)==
[12/28 20:46:53    240s] 
[12/28 20:46:53    240s] == Macro Placement Stage 1 (2)==
[12/28 20:46:53    240s] 
[12/28 20:46:53    240s] ---Place failed!
[12/28 20:46:53    240s] *** Done Macro Placing, (cpu = 0:00:00.0, mem = 1464.4M, mem_delta = 0.0M) ***
[12/28 20:46:53    240s] 
[12/28 20:46:53    240s] == Macro Placement Stage 2 (1)==
[12/28 20:46:53    240s] 
[12/28 20:46:53    240s] ---Place failed!
[12/28 20:46:53    240s] *** Done Packing ALL Macros as one group, (cpu = 0:00:00.0, mem = 1464.4M, mem_delta = 0.0M) ***
[12/28 20:46:53    240s] 
[12/28 20:46:53    240s] == Macro Placement Stage 0 (1)==
[12/28 20:46:53    240s] 
[12/28 20:46:53    240s] ---Place failed!
[12/28 20:46:53    240s] *** Done Macro Placing, (cpu = 0:00:00.0, mem = 1464.4M, mem_delta = 0.0M) ***
[12/28 20:46:53    240s]  Calling Refine Macro to legalize non-constrained macros ...
[12/28 20:46:53    240s] MacroPlacer: Options: -exclusiveSpacing -pathConnWeight 1.000000 
[12/28 20:46:53    240s] MacroPlacer: fixing overlap at (  477.3850  105.1600 ).
[12/28 20:46:53    240s] MacroPlacer: Start Search and Repair.  Iteration:1
[12/28 20:46:53    240s] MacroPlacer:  number of overlaps: 4
[12/28 20:46:53    240s] ...
[12/28 20:46:53    240s] MacroPlacer: End Search and Repair.
[12/28 20:46:53    240s] MacroPlacer: fixing overlap at (  352.2495   80.3600 ).
[12/28 20:46:53    240s] MacroPlacer: Start Search and Repair.  Iteration:2
[12/28 20:46:53    240s] MacroPlacer:  number of overlaps: 4
[12/28 20:46:53    240s] ...
[12/28 20:46:53    240s] MacroPlacer: End Search and Repair.
[12/28 20:46:53    240s] MacroPlacer: fixing overlap at (  350.4120   80.3600 ).
[12/28 20:46:53    240s] MacroPlacer: Start Search and Repair.  Iteration:3
[12/28 20:46:53    240s] MacroPlacer:  number of overlaps: 4
[12/28 20:46:53    240s] ...
[12/28 20:46:53    240s] MacroPlacer: End Search and Repair.
[12/28 20:46:53    240s] MacroPlacer: Start final net length optimize.
[12/28 20:46:53    240s] MacroPlacer: Finished final net length optimize.
[12/28 20:46:53    240s] MacroPlacer: incr step:1   weightedSeedWireLength: 95628944
[12/28 20:46:53    240s] MacroPlacer: Program completes.
[12/28 20:46:53    240s] Num of placed blocks:   0 / 3
[12/28 20:46:53    240s] Num of unplaced blocks: 3
[12/28 20:46:53    240s] 
[12/28 20:46:53    240s] ================== Done Placing This Module ===============
[12/28 20:46:53    240s] Placing Macro with -bp mode 6.
[12/28 20:46:53    240s] *** Done refineMacro, (cpu = 0:00:00.7, mem = 1464.4M, mem_delta = 32.0M) ***
[12/28 20:46:53    240s] $$$$ RefineAll Successacros
[12/28 20:46:53    240s] Iteration  6: Total net bbox = 5.641e+04 (3.49e+04 2.15e+04)
[12/28 20:46:53    240s]               Est.  stn bbox = 6.222e+04 (3.81e+04 2.41e+04)
[12/28 20:46:53    240s]               cpu = 0:00:01.3 real = 0:00:02.0 mem = 1464.4M
[12/28 20:46:53    240s] *** cost = 5.641e+04 (3.49e+04 2.15e+04) (cpu for global=0:00:01.3) real=455748:46:53***
[12/28 20:46:53    240s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1464.4M
[12/28 20:46:53    240s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1464.4M
[12/28 20:46:53    240s] Solver runtime cpu: 0:00:00.4 real: 0:00:00.4
[12/28 20:46:53    240s] Core Placement runtime cpu: 0:00:00.5 real: 0:00:01.0
[12/28 20:46:53    240s] *** Free Virtual Timing Model ...(mem=1464.4M)
[12/28 20:46:53    240s] checkFence: macro mem_mem3 overlap with macro mem_mem2 at (381.94,223.33) (400.01 265.75)
[12/28 20:46:53    240s] checkFence: macro mem_mem3 overlap with macro mem_mem1 at (381.94,222.06) (400.01 265.75)
[12/28 20:46:53    240s] checkFence: macro mem_mem2 overlap with macro mem_mem1 at (381.94,223.33) (524.78 347.45)
[12/28 20:46:53    240s] checkFence:macro mem_mem2 outside of core at (475.18,223.33) (524.78 348.73)
[12/28 20:46:53    240s] checkFence:macro mem_mem1 outside of core at (475.18,222.06) (524.78 347.45)
[12/28 20:46:53    240s] checkFence: total 3 macro macro overlaps.
[12/28 20:46:53    240s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/28 20:46:53    240s] Checking routing tracks.....
[12/28 20:46:53    240s] Checking other grids.....
[12/28 20:46:53    240s] Checking FINFET Grid is on Manufacture Grid.....
[12/28 20:46:53    240s] Checking core/die box is on Grid.....
[12/28 20:46:53    240s] Checking snap rule ......
[12/28 20:46:53    240s] Checking Row is on grid......
[12/28 20:46:53    240s] Checking AreaIO row.....
[12/28 20:46:53    240s] Checking row out of die ...
[12/28 20:46:53    240s] Checking routing blockage.....
[12/28 20:46:53    240s] Checking components.....
[12/28 20:46:53    240s] **WARN: (IMPFP-10013):	Halo should be created around block mem_mem3 and snapping rules are not checked since it's width is not multiple of default tech site's width.
[12/28 20:46:53    240s] **WARN: (IMPFP-10013):	Halo should be created around block mem_mem3 and snapping rules are not checked since it's height is not multiple of default tech site's height.
[12/28 20:46:53    240s] **WARN: (IMPFP-10013):	Halo should be created around block mem_mem2 and snapping rules are not checked since it's width is not multiple of default tech site's width.
[12/28 20:46:53    240s] **WARN: (IMPFP-10013):	Halo should be created around block mem_mem2 and snapping rules are not checked since it's height is not multiple of default tech site's height.
[12/28 20:46:53    240s] **WARN: (IMPFP-10013):	Halo should be created around block mem_mem1 and snapping rules are not checked since it's width is not multiple of default tech site's width.
[12/28 20:46:53    240s] **WARN: (IMPFP-10013):	Halo should be created around block mem_mem1 and snapping rules are not checked since it's height is not multiple of default tech site's height.
[12/28 20:46:53    240s] Checking IO Pads out of die...
[12/28 20:46:53    240s] Checking constraints (guide/region/fence).....
[12/28 20:46:53    240s] Checking groups.....
[12/28 20:46:53    240s] 
[12/28 20:46:53    240s] Checking Preroutes.....
[12/28 20:46:53    240s] No. of regular pre-routes not on tracks : 0 
[12/28 20:46:53    240s] 
[12/28 20:46:53    240s] Reporting Utilizations.....
[12/28 20:46:53    240s] 
[12/28 20:46:53    240s] Core utilization  = 41.853389
[12/28 20:46:53    240s] Effective Utilizations
[12/28 20:46:53    240s] #spOpts: N=130 
[12/28 20:46:53    240s] All LLGs are deleted
[12/28 20:46:53    240s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1464.4M
[12/28 20:46:53    240s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1464.4M
[12/28 20:46:53    240s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1464.4M
[12/28 20:46:53    240s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1464.4M
[12/28 20:46:53    240s] Core basic site is TSM13SITE
[12/28 20:46:53    240s] Fast DP-INIT is on for default
[12/28 20:46:53    240s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/28 20:46:53    240s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.024, MEM:1464.4M
[12/28 20:46:53    240s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.025, MEM:1464.4M
[12/28 20:46:53    240s] Average module density = 1.000.
[12/28 20:46:53    240s] Density for the design = 1.000.
[12/28 20:46:53    240s]        = (stdcell_area 11263 sites (19118 um^2) + block_area 73793 sites (125257 um^2)) / alloc_area 85041 sites (144349 um^2).
[12/28 20:46:53    240s] Pin Density = 0.07373.
[12/28 20:46:53    240s]             = total # of pins 6270 / total area 85041.
[12/28 20:46:53    240s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1464.4M
[12/28 20:46:53    240s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1464.4M
[12/28 20:46:53    240s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/28 20:46:53    240s] 
[12/28 20:46:53    240s] *** Summary of all messages that are not suppressed in this session:
[12/28 20:46:53    240s] Severity  ID               Count  Summary                                  
[12/28 20:46:53    240s] WARNING   IMPFP-10013          6  Halo should be created around block %s a...
[12/28 20:46:53    240s] *** Message Summary: 6 warning(s), 0 error(s)
[12/28 20:46:53    240s] 
[12/28 20:47:01    241s] <CMD> getIoFlowFlag
[12/28 20:47:05    241s] <CMD> setIoFlowFlag 0
[12/28 20:47:05    241s] <CMD> floorPlan -site TSM13SITE -r 0.924507769398 0.4 80.04 80.36 80.04 80.36
[12/28 20:47:05    241s] Generated pitch 0.41 in METAL7 is different from 0.615 defined in technology file in preferred direction.
[12/28 20:47:05    241s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[12/28 20:47:05    241s] <CMD> uiSetTool select
[12/28 20:47:05    241s] <CMD> getIoFlowFlag
[12/28 20:47:05    241s] <CMD> fit
[12/28 20:47:14    242s] <CMD> ::mp::clearAllSeed
[12/28 20:47:14    242s] <CMD> setPlanDesignMode -effort high -incremental false -boundaryPlace true -fixPlacedMacros false -noColorize false
[12/28 20:47:14    242s] <CMD> planDesign
[12/28 20:47:14    242s] **WARN: (IMPAFP-9024):	planDesign is obsolete. This command will be removed from the next release.
[12/28 20:47:14    242s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1459.2M
[12/28 20:47:14    242s] Deleted 0 physical inst  (cell - / prefix -).
[12/28 20:47:14    242s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1459.2M
[12/28 20:47:14    242s] ***** New seed flow = 1. *****  
[12/28 20:47:14    242s] Ignore PD Guides: numIgnoredGuide = 0 
[12/28 20:47:14    242s] INFO: #ExclusiveGroups=0
[12/28 20:47:14    242s] INFO: There are no Exclusive Groups.
[12/28 20:47:14    242s] *** Starting "NanoPlace(TM) placement v#2 (mem=1459.2M)" ...
[12/28 20:47:16    244s] *** Build Buffered Sizing Timing Model
[12/28 20:47:16    244s] (cpu=0:00:02.0 mem=1459.2M) ***
[12/28 20:47:16    244s] *** Build Virtual Sizing Timing Model
[12/28 20:47:16    244s] (cpu=0:00:02.3 mem=1459.2M) ***
[12/28 20:47:16    244s] No user-set net weight.
[12/28 20:47:16    244s] Net fanout histogram:
[12/28 20:47:16    244s] 2		: 1009 (55.5%) nets
[12/28 20:47:16    244s] 3		: 422 (23.2%) nets
[12/28 20:47:16    244s] 4     -	14	: 357 (19.6%) nets
[12/28 20:47:16    244s] 15    -	39	: 30 (1.6%) nets
[12/28 20:47:16    244s] 40    -	79	: 0 (0.0%) nets
[12/28 20:47:16    244s] 80    -	159	: 0 (0.0%) nets
[12/28 20:47:16    244s] 160   -	319	: 1 (0.1%) nets
[12/28 20:47:16    244s] 320   -	639	: 0 (0.0%) nets
[12/28 20:47:16    244s] 640   -	1279	: 0 (0.0%) nets
[12/28 20:47:16    244s] 1280  -	2559	: 0 (0.0%) nets
[12/28 20:47:16    244s] 2560  -	5119	: 0 (0.0%) nets
[12/28 20:47:16    244s] 5120+		: 0 (0.0%) nets
[12/28 20:47:16    244s] no activity file in design. spp won't run.
[12/28 20:47:16    244s] Options: timingDriven clkGateAware pinGuide congEffort=auto gpeffort=medium 
[12/28 20:47:16    244s] #spOpts: N=130 
[12/28 20:47:16    244s] All LLGs are deleted
[12/28 20:47:16    244s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1459.2M
[12/28 20:47:16    244s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1459.2M
[12/28 20:47:16    244s] #std cell=1554 (0 fixed + 1554 movable) #buf cell=16 #inv cell=186 #block=3 (3 floating + 0 preplaced)
[12/28 20:47:16    244s] #ioInst=0 #net=1819 #term=6270 #term/net=3.45, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=59
[12/28 20:47:16    244s] stdCell: 1554 single + 0 double + 0 multi
[12/28 20:47:16    244s] Total standard cell length = 5.1810 (mm), area = 0.0191 (mm^2)
[12/28 20:47:16    244s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1459.2M
[12/28 20:47:16    244s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1459.2M
[12/28 20:47:16    244s] Core basic site is TSM13SITE
[12/28 20:47:16    244s] SiteArray: non-trimmed site array dimensions = 110 x 966
[12/28 20:47:16    244s] SiteArray: use 450,560 bytes
[12/28 20:47:16    244s] SiteArray: current memory after site array memory allocation 1459.2M
[12/28 20:47:16    244s] SiteArray: FP blocked sites are writable
[12/28 20:47:16    244s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/28 20:47:16    244s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1459.2M
[12/28 20:47:16    244s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1459.2M
[12/28 20:47:16    244s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.023, MEM:1459.2M
[12/28 20:47:16    244s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.025, MEM:1459.2M
[12/28 20:47:16    244s] OPERPROF: Starting pre-place ADS at level 1, MEM:1459.2M
[12/28 20:47:16    244s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1459.2M
[12/28 20:47:16    244s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1459.2M
[12/28 20:47:16    244s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1459.2M
[12/28 20:47:16    244s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1459.2M
[12/28 20:47:16    244s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1459.2M
[12/28 20:47:16    244s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1459.2M
[12/28 20:47:16    244s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1459.2M
[12/28 20:47:16    244s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1459.2M
[12/28 20:47:16    244s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:1459.2M
[12/28 20:47:16    244s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.001, MEM:1459.2M
[12/28 20:47:16    244s] ADSU 0.106 -> 0.106. GS 29.520
[12/28 20:47:16    244s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.010, REAL:0.008, MEM:1459.2M
[12/28 20:47:16    244s] Average module density = 0.800.
[12/28 20:47:16    244s] Density for the design = 0.800.
[12/28 20:47:16    244s]        = (stdcell_area 11263 sites (19118 um^2) + block_area 73793 sites (125257 um^2)) / alloc_area 106260 sites (180366 um^2).
[12/28 20:47:16    244s] Pin Density = 0.05901.
[12/28 20:47:16    244s]             = total # of pins 6270 / total area 106260.
[12/28 20:47:16    244s] OPERPROF: Starting spMPad at level 1, MEM:1459.2M
[12/28 20:47:16    244s] OPERPROF:   Starting spContextMPad at level 2, MEM:1459.2M
[12/28 20:47:16    244s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1459.2M
[12/28 20:47:16    244s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1459.2M
[12/28 20:47:16    244s] Initial padding reaches pin density 0.389 for top
[12/28 20:47:16    244s] InitPadU 0.800 -> 0.875 for top
[12/28 20:47:16    244s] Fence Initialization: numPrefixFence = 0,  numAutoFence = 0, numPrefixGuide = 0  numAutoGuide = 0 numNoCon = 0 
[12/28 20:47:16    244s] === lastAutoLevel = 8 
[12/28 20:47:16    244s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1459.2M
[12/28 20:47:16    244s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.002, MEM:1459.2M
[12/28 20:47:16    244s] OPERPROF: Starting spInitNetWt at level 1, MEM:1459.2M
[12/28 20:47:16    244s] 0 delay mode for cte enabled initNetWt.
[12/28 20:47:16    244s] no activity file in design. spp won't run.
[12/28 20:47:16    244s] [spp] 0
[12/28 20:47:16    244s] [adp] 0:1:1:3
[12/28 20:47:16    244s] 0 delay mode for cte disabled initNetWt.
[12/28 20:47:16    244s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.060, REAL:0.059, MEM:1459.2M
[12/28 20:47:16    244s] OPERPROF: Starting npMain at level 1, MEM:1459.2M
[12/28 20:47:16    244s] Iteration  1: Total net bbox = 1.774e+04 (1.01e+04 7.68e+03)
[12/28 20:47:16    244s]               Est.  stn bbox = 2.061e+04 (1.17e+04 8.92e+03)
[12/28 20:47:16    244s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1420.2M
[12/28 20:47:16    244s] OPERPROF: Finished npMain at level 1, CPU:0.040, REAL:0.039, MEM:1420.2M
[12/28 20:47:16    244s] User specified -module_cluster_mode =  0 
[12/28 20:47:16    244s] OPERPROF: Starting npMain at level 1, MEM:1420.2M
[12/28 20:47:16    244s] Iteration  2: Total net bbox = 1.774e+04 (1.01e+04 7.68e+03)
[12/28 20:47:16    244s]               Est.  stn bbox = 2.061e+04 (1.17e+04 8.92e+03)
[12/28 20:47:16    244s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1420.2M
[12/28 20:47:16    244s] Iteration  3: Total net bbox = 1.780e+04 (1.01e+04 7.70e+03)
[12/28 20:47:16    244s]               Est.  stn bbox = 2.067e+04 (1.17e+04 8.95e+03)
[12/28 20:47:16    244s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1423.9M
[12/28 20:47:16    244s] OPERPROF: Finished npMain at level 1, CPU:0.030, REAL:0.033, MEM:1423.9M
[12/28 20:47:16    244s] OPERPROF: Starting npMain at level 1, MEM:1423.9M
[12/28 20:47:16    244s] Iteration  4: Total net bbox = 1.780e+04 (1.01e+04 7.70e+03)
[12/28 20:47:16    244s]               Est.  stn bbox = 2.067e+04 (1.17e+04 8.95e+03)
[12/28 20:47:16    244s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1423.9M
[12/28 20:47:16    244s] OPERPROF: Finished npMain at level 1, CPU:0.020, REAL:0.029, MEM:1423.9M
[12/28 20:47:16    244s] OPERPROF: Starting npMain at level 1, MEM:1423.9M
[12/28 20:47:17    245s] Iteration  5: Total net bbox = 2.084e+04 (1.07e+04 1.01e+04)
[12/28 20:47:17    245s]               Est.  stn bbox = 2.642e+04 (1.36e+04 1.28e+04)
[12/28 20:47:17    245s]               cpu = 0:00:00.4 real = 0:00:01.0 mem = 1423.9M
[12/28 20:47:17    245s] OPERPROF: Finished npMain at level 1, CPU:0.380, REAL:0.379, MEM:1423.9M
[12/28 20:47:17    245s]  RelinkConst: Total constraint = 0, Relinked 0 constraints . 
[12/28 20:47:17    245s] User specified -fenceSpacing =  -1.0000 
[12/28 20:47:17    245s] User specified fence spacing: -1.0000 um
[12/28 20:47:17    245s] *** The nonConstraint instance area ratio is 0.421547 
[12/28 20:47:17    245s] *** The prefixed-fenceArea/coreBoxArea is 0.000000, The auto-ConstraintArea/coreBoxArea is 0.000000 
[12/28 20:47:17    245s] Start Auto fence creation, hasNoConInst = 1  .
[12/28 20:47:17    245s] 
[12/28 20:47:17    245s] ================== Start Auto-Fence Creation ==================
[12/28 20:47:17    245s] User define fence spacing: -1.0000 um
[12/28 20:47:17    245s] Number of Movable Guide      : 0
[12/28 20:47:17    245s] Number of Movable Region     : 0
[12/28 20:47:17    245s] Number of Movable Fence      : 0
[12/28 20:47:17    245s] Number of Movable Soft Guide : 0
[12/28 20:47:17    245s] Total Movable Objects        : 0 (non-group: 0, group: 0)
[12/28 20:47:17    245s] Total Prefixed Objects       : 0
[12/28 20:47:17    245s] Total Partition Cut Objects  : 0
[12/28 20:47:17    245s] 
[12/28 20:47:17    245s] 
[12/28 20:47:17    245s] 
[12/28 20:47:17    245s] Number of Nested Objects    : 0
[12/28 20:47:17    245s] Number of Non-Nested Objects: 0
[12/28 20:47:17    245s] Number of Nested Sets       : 0
[12/28 20:47:17    245s] Number of Master&Clone Pairs: 0
[12/28 20:47:17    245s] 
[12/28 20:47:17    245s] Fence Spacing: 2.0000 um
[12/28 20:47:17    245s] Snap Spacing: X(0.4600 um), Y(3.6900 um)
[12/28 20:47:17    245s] Fence2Core Spaceing: 0.0000 um
[12/28 20:47:17    245s] 
[12/28 20:47:17    245s] ==== Design Information ====
[12/28 20:47:17    245s] Core site: (160080, 160720) - (1048800, 972520)
[12/28 20:47:17    245s] Design Whitespace% : 100.00%
[12/28 20:47:17    245s] Maximum Logical Level: 0
[12/28 20:47:17    245s] Has Non-constraint Instance: 1
[12/28 20:47:17    245s] Allow Disjoint Whitespace: 0
[12/28 20:47:17    245s] 
[12/28 20:47:17    245s] ==To Place Non-Nested Objects==
[12/28 20:47:17    245s] Targets: 
[12/28 20:47:17    245s] Number of Total Targets: 0
[12/28 20:47:17    245s] 
[12/28 20:47:17    245s] ================== Finished Auto-Fence Creation ===============
[12/28 20:47:17    245s] *** Done Auto-Fence Creation, (cpu = 0:00:00.0, mem = 1435.4M, mem_delta = 11.5M) ***
[12/28 20:47:17    245s] End Auto fence creation 1.
[12/28 20:47:17    245s] MacroPlacer: Options: -pathConnWeight 1.000000 -constraints {} -bp 6 
[12/28 20:47:17    245s] MacroPlacer: Reading Data for Block Placer
[12/28 20:47:17    245s] MacroPlacer: total number of seeds contain macros: 3
[12/28 20:47:17    245s] MacroPlacer: total number of seeds:                3
[12/28 20:47:17    245s] MacroPlacer: total number of macros:               3
[12/28 20:47:17    245s] MacroPlacer: total number of clusters:             1
[12/28 20:47:17    245s] MacroPlacer: total number of ios:                  59
[12/28 20:47:17    245s] MacroPlacer: total number of nets:                 58
[12/28 20:47:17    245s] MacroPlacer: total number of keepouts:             0
[12/28 20:47:17    245s] MacroPlacer: total number of fences:               0
[12/28 20:47:17    245s] MacroPlacer: total number of fixed macros:         0
[12/28 20:47:17    245s] MacroPlacer:             24 2-pins nets
[12/28 20:47:17    245s] MacroPlacer:              0 3-pins nets
[12/28 20:47:17    245s] MacroPlacer:             10 4-pins nets
[12/28 20:47:17    245s] MacroPlacer:              0 5-pins nets
[12/28 20:47:17    245s] MacroPlacer: Merging nets.
[12/28 20:47:17    245s] MacroPlacer: total number of merged nets: 37
[12/28 20:47:17    245s] -maxRouteLayer is specified which turned on auto macro spacing estimation.
[12/28 20:47:17    245s] Macro spacing is determined by macro halo, ..., see documentation for details.
[12/28 20:47:17    245s] MacroPlacer: Finished data reading for Block Placer
[12/28 20:47:18    245s] ... in Multi-Level Module Mode...
[12/28 20:47:18    245s] Start generating contour.
[12/28 20:47:18    245s] Completed data preparation.
[12/28 20:47:18    245s] 
[12/28 20:47:18    245s] ================== Start to Place This Module ===============
[12/28 20:47:18    245s] 
[12/28 20:47:18    245s] ==== Design Information ====
[12/28 20:47:18    245s] Core site: (160080, 160720) - (1048800, 972520)
[12/28 20:47:18    245s] Num of Blocks 3 (M: 3, F: 0, O: 0)
[12/28 20:47:18    245s] ...
[12/28 20:47:18    245s] Calling Macro Packer
[12/28 20:47:18    245s] ...
[12/28 20:47:18    245s] 	 Packing whole design.
[12/28 20:47:18    245s] 
[12/28 20:47:18    245s] == Macro Placement Stage 0 (3)==
[12/28 20:47:18    245s] 
[12/28 20:47:18    245s] == Macro Placement Stage 0 (1)==
[12/28 20:47:18    245s] 
[12/28 20:47:18    245s] == Macro Placement Stage 1 (1)==
[12/28 20:47:18    245s] 
[12/28 20:47:18    245s] ---Succeed on placing blocks!
[12/28 20:47:18    245s] *** Done Macro Placing, (cpu = 0:00:00.0, mem = 1467.4M, mem_delta = 0.0M) ***
[12/28 20:47:18    245s] Num of placed blocks:   3 / 3
[12/28 20:47:18    245s] Num of unplaced blocks: 0
[12/28 20:47:18    245s] 
[12/28 20:47:18    245s] ================== Done Placing This Module ===============
[12/28 20:47:18    245s] Placing Macro with -bp mode 6.
[12/28 20:47:18    245s] *** Done refineMacro, (cpu = 0:00:00.7, mem = 1467.4M, mem_delta = 32.0M) ***
[12/28 20:47:18    245s] $$$$ RefineAll Successacros
[12/28 20:47:18    245s] Iteration  6: Total net bbox = 6.386e+04 (3.64e+04 2.75e+04)
[12/28 20:47:18    245s]               Est.  stn bbox = 7.152e+04 (4.04e+04 3.11e+04)
[12/28 20:47:18    245s]               cpu = 0:00:01.2 real = 0:00:02.0 mem = 1467.4M
[12/28 20:47:18    245s] *** cost = 6.386e+04 (3.64e+04 2.75e+04) (cpu for global=0:00:01.2) real=455748:47:18***
[12/28 20:47:18    245s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1467.4M
[12/28 20:47:18    245s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1467.4M
[12/28 20:47:18    245s] Solver runtime cpu: 0:00:00.4 real: 0:00:00.4
[12/28 20:47:18    245s] Core Placement runtime cpu: 0:00:00.5 real: 0:00:01.0
[12/28 20:47:18    245s] *** Free Virtual Timing Model ...(mem=1467.4M)
[12/28 20:47:18    245s] checkFence: found no fence violation.
[12/28 20:47:18    245s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/28 20:47:18    245s] Checking routing tracks.....
[12/28 20:47:18    245s] Checking other grids.....
[12/28 20:47:18    245s] Checking FINFET Grid is on Manufacture Grid.....
[12/28 20:47:18    245s] Checking core/die box is on Grid.....
[12/28 20:47:18    245s] Checking snap rule ......
[12/28 20:47:18    245s] Checking Row is on grid......
[12/28 20:47:18    245s] Checking AreaIO row.....
[12/28 20:47:18    245s] Checking row out of die ...
[12/28 20:47:18    245s] Checking routing blockage.....
[12/28 20:47:18    245s] Checking components.....
[12/28 20:47:18    245s] **WARN: (IMPFP-10013):	Halo should be created around block mem_mem3 and snapping rules are not checked since it's width is not multiple of default tech site's width.
[12/28 20:47:18    245s] **WARN: (IMPFP-10013):	Halo should be created around block mem_mem3 and snapping rules are not checked since it's height is not multiple of default tech site's height.
[12/28 20:47:18    245s] **WARN: (IMPFP-10013):	Halo should be created around block mem_mem2 and snapping rules are not checked since it's width is not multiple of default tech site's width.
[12/28 20:47:18    245s] **WARN: (IMPFP-10013):	Halo should be created around block mem_mem2 and snapping rules are not checked since it's height is not multiple of default tech site's height.
[12/28 20:47:18    245s] **WARN: (IMPFP-10013):	Halo should be created around block mem_mem1 and snapping rules are not checked since it's width is not multiple of default tech site's width.
[12/28 20:47:18    245s] **WARN: (IMPFP-10013):	Halo should be created around block mem_mem1 and snapping rules are not checked since it's height is not multiple of default tech site's height.
[12/28 20:47:18    245s] Checking IO Pads out of die...
[12/28 20:47:18    245s] Checking constraints (guide/region/fence).....
[12/28 20:47:18    245s] Checking groups.....
[12/28 20:47:18    245s] 
[12/28 20:47:18    245s] Checking Preroutes.....
[12/28 20:47:18    245s] No. of regular pre-routes not on tracks : 0 
[12/28 20:47:18    245s] 
[12/28 20:47:18    245s] Reporting Utilizations.....
[12/28 20:47:18    245s] 
[12/28 20:47:18    245s] Core utilization  = 40.392354
[12/28 20:47:18    245s] Effective Utilizations
[12/28 20:47:18    245s] #spOpts: N=130 
[12/28 20:47:18    245s] All LLGs are deleted
[12/28 20:47:18    245s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1467.4M
[12/28 20:47:18    245s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1467.4M
[12/28 20:47:18    245s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1467.4M
[12/28 20:47:18    245s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1467.4M
[12/28 20:47:18    245s] Core basic site is TSM13SITE
[12/28 20:47:18    245s] Fast DP-INIT is on for default
[12/28 20:47:18    245s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/28 20:47:18    245s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.023, MEM:1467.4M
[12/28 20:47:18    245s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.024, MEM:1467.4M
[12/28 20:47:18    245s] Average module density = 0.800.
[12/28 20:47:18    245s] Density for the design = 0.800.
[12/28 20:47:18    245s]        = (stdcell_area 11263 sites (19118 um^2) + block_area 73793 sites (125257 um^2)) / alloc_area 106260 sites (180366 um^2).
[12/28 20:47:18    245s] Pin Density = 0.05901.
[12/28 20:47:18    245s]             = total # of pins 6270 / total area 106260.
[12/28 20:47:18    245s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1467.4M
[12/28 20:47:18    245s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1467.4M
[12/28 20:47:18    245s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/28 20:47:18    245s] 
[12/28 20:47:18    245s] *** Summary of all messages that are not suppressed in this session:
[12/28 20:47:18    245s] Severity  ID               Count  Summary                                  
[12/28 20:47:18    245s] WARNING   IMPFP-10013          6  Halo should be created around block %s a...
[12/28 20:47:18    245s] *** Message Summary: 6 warning(s), 0 error(s)
[12/28 20:47:18    245s] 
[12/28 20:47:24    246s] <CMD> getIoFlowFlag
[12/28 20:47:29    246s] <CMD> setIoFlowFlag 0
[12/28 20:47:29    246s] <CMD> floorPlan -site TSM13SITE -r 0.913448555225 0.45 80.04 80.36 80.04 80.36
[12/28 20:47:29    246s] Generated pitch 0.41 in METAL7 is different from 0.615 defined in technology file in preferred direction.
[12/28 20:47:29    246s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[12/28 20:47:29    246s] <CMD> uiSetTool select
[12/28 20:47:29    246s] <CMD> getIoFlowFlag
[12/28 20:47:29    246s] <CMD> fit
[12/28 20:47:37    247s] <CMD> ::mp::clearAllSeed
[12/28 20:47:37    247s] <CMD> setPlanDesignMode -effort high -incremental false -boundaryPlace true -fixPlacedMacros false -noColorize false
[12/28 20:47:37    247s] <CMD> planDesign
[12/28 20:47:37    247s] **WARN: (IMPAFP-9024):	planDesign is obsolete. This command will be removed from the next release.
[12/28 20:47:37    247s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1463.1M
[12/28 20:47:37    247s] Deleted 0 physical inst  (cell - / prefix -).
[12/28 20:47:37    247s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1463.1M
[12/28 20:47:37    247s] ***** New seed flow = 1. *****  
[12/28 20:47:37    247s] Ignore PD Guides: numIgnoredGuide = 0 
[12/28 20:47:37    247s] INFO: #ExclusiveGroups=0
[12/28 20:47:37    247s] INFO: There are no Exclusive Groups.
[12/28 20:47:37    247s] *** Starting "NanoPlace(TM) placement v#2 (mem=1463.1M)" ...
[12/28 20:47:39    249s] *** Build Buffered Sizing Timing Model
[12/28 20:47:39    249s] (cpu=0:00:02.1 mem=1463.1M) ***
[12/28 20:47:39    249s] *** Build Virtual Sizing Timing Model
[12/28 20:47:39    249s] (cpu=0:00:02.4 mem=1463.1M) ***
[12/28 20:47:39    249s] No user-set net weight.
[12/28 20:47:39    249s] Net fanout histogram:
[12/28 20:47:39    249s] 2		: 1009 (55.5%) nets
[12/28 20:47:39    249s] 3		: 422 (23.2%) nets
[12/28 20:47:39    249s] 4     -	14	: 357 (19.6%) nets
[12/28 20:47:39    249s] 15    -	39	: 30 (1.6%) nets
[12/28 20:47:39    249s] 40    -	79	: 0 (0.0%) nets
[12/28 20:47:39    249s] 80    -	159	: 0 (0.0%) nets
[12/28 20:47:39    249s] 160   -	319	: 1 (0.1%) nets
[12/28 20:47:39    249s] 320   -	639	: 0 (0.0%) nets
[12/28 20:47:39    249s] 640   -	1279	: 0 (0.0%) nets
[12/28 20:47:39    249s] 1280  -	2559	: 0 (0.0%) nets
[12/28 20:47:39    249s] 2560  -	5119	: 0 (0.0%) nets
[12/28 20:47:39    249s] 5120+		: 0 (0.0%) nets
[12/28 20:47:39    249s] no activity file in design. spp won't run.
[12/28 20:47:39    249s] Options: timingDriven clkGateAware pinGuide congEffort=auto gpeffort=medium 
[12/28 20:47:39    249s] #spOpts: N=130 
[12/28 20:47:39    249s] All LLGs are deleted
[12/28 20:47:39    249s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1463.1M
[12/28 20:47:39    249s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1463.1M
[12/28 20:47:39    249s] #std cell=1554 (0 fixed + 1554 movable) #buf cell=16 #inv cell=186 #block=3 (3 floating + 0 preplaced)
[12/28 20:47:39    249s] #ioInst=0 #net=1819 #term=6270 #term/net=3.45, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=59
[12/28 20:47:39    249s] stdCell: 1554 single + 0 double + 0 multi
[12/28 20:47:39    249s] Total standard cell length = 5.1810 (mm), area = 0.0191 (mm^2)
[12/28 20:47:39    249s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1463.1M
[12/28 20:47:39    249s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1463.1M
[12/28 20:47:39    249s] Core basic site is TSM13SITE
[12/28 20:47:39    249s] SiteArray: non-trimmed site array dimensions = 103 x 917
[12/28 20:47:39    249s] SiteArray: use 421,888 bytes
[12/28 20:47:39    249s] SiteArray: current memory after site array memory allocation 1463.1M
[12/28 20:47:39    249s] SiteArray: FP blocked sites are writable
[12/28 20:47:39    249s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/28 20:47:39    249s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1463.1M
[12/28 20:47:39    249s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1463.1M
[12/28 20:47:39    249s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.022, MEM:1463.1M
[12/28 20:47:39    249s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.024, MEM:1463.1M
[12/28 20:47:39    249s] OPERPROF: Starting pre-place ADS at level 1, MEM:1463.1M
[12/28 20:47:39    249s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1463.1M
[12/28 20:47:39    249s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1463.1M
[12/28 20:47:39    249s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1463.1M
[12/28 20:47:39    249s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1463.1M
[12/28 20:47:39    249s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1463.1M
[12/28 20:47:39    249s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1463.1M
[12/28 20:47:39    249s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1463.1M
[12/28 20:47:39    249s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1463.1M
[12/28 20:47:39    249s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:1463.1M
[12/28 20:47:39    249s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.001, MEM:1463.1M
[12/28 20:47:39    249s] ADSU 0.119 -> 0.119. GS 29.520
[12/28 20:47:39    249s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.010, REAL:0.007, MEM:1463.1M
[12/28 20:47:39    249s] Average module density = 0.901.
[12/28 20:47:39    249s] Density for the design = 0.901.
[12/28 20:47:39    249s]        = (stdcell_area 11263 sites (19118 um^2) + block_area 73793 sites (125257 um^2)) / alloc_area 94451 sites (160321 um^2).
[12/28 20:47:39    249s] Pin Density = 0.06638.
[12/28 20:47:39    249s]             = total # of pins 6270 / total area 94451.
[12/28 20:47:39    249s] OPERPROF: Starting spMPad at level 1, MEM:1463.1M
[12/28 20:47:39    249s] OPERPROF:   Starting spContextMPad at level 2, MEM:1463.1M
[12/28 20:47:39    249s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1463.1M
[12/28 20:47:39    249s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1463.1M
[12/28 20:47:39    249s] Initial padding reaches pin density 0.467 for top
[12/28 20:47:39    249s] InitPadU 0.901 -> 0.950 for top
[12/28 20:47:39    249s] Fence Initialization: numPrefixFence = 0,  numAutoFence = 0, numPrefixGuide = 0  numAutoGuide = 0 numNoCon = 0 
[12/28 20:47:39    249s] === lastAutoLevel = 8 
[12/28 20:47:39    249s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1463.1M
[12/28 20:47:39    249s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.001, MEM:1463.1M
[12/28 20:47:39    249s] OPERPROF: Starting spInitNetWt at level 1, MEM:1463.1M
[12/28 20:47:39    249s] 0 delay mode for cte enabled initNetWt.
[12/28 20:47:39    249s] no activity file in design. spp won't run.
[12/28 20:47:39    249s] [spp] 0
[12/28 20:47:39    249s] [adp] 0:1:1:3
[12/28 20:47:39    249s] 0 delay mode for cte disabled initNetWt.
[12/28 20:47:39    249s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.060, REAL:0.055, MEM:1463.1M
[12/28 20:47:39    249s] OPERPROF: Starting npMain at level 1, MEM:1463.1M
[12/28 20:47:39    249s] Iteration  1: Total net bbox = 1.275e+04 (8.40e+03 4.35e+03)
[12/28 20:47:39    249s]               Est.  stn bbox = 1.496e+04 (9.86e+03 5.10e+03)
[12/28 20:47:39    249s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1424.1M
[12/28 20:47:39    249s] OPERPROF: Finished npMain at level 1, CPU:0.030, REAL:0.036, MEM:1424.1M
[12/28 20:47:39    249s] User specified -module_cluster_mode =  0 
[12/28 20:47:39    249s] OPERPROF: Starting npMain at level 1, MEM:1424.1M
[12/28 20:47:39    249s] Iteration  2: Total net bbox = 1.275e+04 (8.40e+03 4.35e+03)
[12/28 20:47:39    249s]               Est.  stn bbox = 1.496e+04 (9.86e+03 5.10e+03)
[12/28 20:47:39    249s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1424.1M
[12/28 20:47:39    249s] Iteration  3: Total net bbox = 1.283e+04 (8.44e+03 4.39e+03)
[12/28 20:47:39    249s]               Est.  stn bbox = 1.505e+04 (9.90e+03 5.15e+03)
[12/28 20:47:39    249s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1427.8M
[12/28 20:47:39    249s] OPERPROF: Finished npMain at level 1, CPU:0.040, REAL:0.032, MEM:1427.8M
[12/28 20:47:39    249s] OPERPROF: Starting npMain at level 1, MEM:1427.8M
[12/28 20:47:39    249s] Iteration  4: Total net bbox = 1.283e+04 (8.44e+03 4.39e+03)
[12/28 20:47:39    249s]               Est.  stn bbox = 1.505e+04 (9.90e+03 5.15e+03)
[12/28 20:47:39    249s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1427.8M
[12/28 20:47:39    249s] OPERPROF: Finished npMain at level 1, CPU:0.020, REAL:0.027, MEM:1427.8M
[12/28 20:47:39    249s] OPERPROF: Starting npMain at level 1, MEM:1427.8M
[12/28 20:47:40    250s] Iteration  5: Total net bbox = 2.019e+04 (1.03e+04 9.92e+03)
[12/28 20:47:40    250s]               Est.  stn bbox = 2.552e+04 (1.30e+04 1.25e+04)
[12/28 20:47:40    250s]               cpu = 0:00:00.5 real = 0:00:01.0 mem = 1427.8M
[12/28 20:47:40    250s] OPERPROF: Finished npMain at level 1, CPU:0.510, REAL:0.498, MEM:1427.8M
[12/28 20:47:40    250s]  RelinkConst: Total constraint = 0, Relinked 0 constraints . 
[12/28 20:47:40    250s] User specified -fenceSpacing =  -1.0000 
[12/28 20:47:40    250s] User specified fence spacing: -1.0000 um
[12/28 20:47:40    250s] *** The nonConstraint instance area ratio is 0.458790 
[12/28 20:47:40    250s] *** The prefixed-fenceArea/coreBoxArea is 0.000000, The auto-ConstraintArea/coreBoxArea is 0.000000 
[12/28 20:47:40    250s] Start Auto fence creation, hasNoConInst = 1  .
[12/28 20:47:40    250s] 
[12/28 20:47:40    250s] ================== Start Auto-Fence Creation ==================
[12/28 20:47:40    250s] User define fence spacing: -1.0000 um
[12/28 20:47:40    250s] Number of Movable Guide      : 0
[12/28 20:47:40    250s] Number of Movable Region     : 0
[12/28 20:47:40    250s] Number of Movable Fence      : 0
[12/28 20:47:40    250s] Number of Movable Soft Guide : 0
[12/28 20:47:40    250s] Total Movable Objects        : 0 (non-group: 0, group: 0)
[12/28 20:47:40    250s] Total Prefixed Objects       : 0
[12/28 20:47:40    250s] Total Partition Cut Objects  : 0
[12/28 20:47:40    250s] 
[12/28 20:47:40    250s] 
[12/28 20:47:40    250s] 
[12/28 20:47:40    250s] Number of Nested Objects    : 0
[12/28 20:47:40    250s] Number of Non-Nested Objects: 0
[12/28 20:47:40    250s] Number of Nested Sets       : 0
[12/28 20:47:40    250s] Number of Master&Clone Pairs: 0
[12/28 20:47:40    250s] 
[12/28 20:47:40    250s] Fence Spacing: 2.0000 um
[12/28 20:47:40    250s] Snap Spacing: X(0.4600 um), Y(3.6900 um)
[12/28 20:47:40    250s] Fence2Core Spaceing: 0.0000 um
[12/28 20:47:40    250s] 
[12/28 20:47:40    250s] ==== Design Information ====
[12/28 20:47:40    250s] Core site: (160080, 160720) - (1003720, 920860)
[12/28 20:47:40    250s] Design Whitespace% : 100.00%
[12/28 20:47:40    250s] Maximum Logical Level: 0
[12/28 20:47:40    250s] Has Non-constraint Instance: 1
[12/28 20:47:40    250s] Allow Disjoint Whitespace: 0
[12/28 20:47:40    250s] 
[12/28 20:47:40    250s] ==To Place Non-Nested Objects==
[12/28 20:47:40    250s] Targets: 
[12/28 20:47:40    250s] Number of Total Targets: 0
[12/28 20:47:40    250s] 
[12/28 20:47:40    250s] ================== Finished Auto-Fence Creation ===============
[12/28 20:47:40    250s] *** Done Auto-Fence Creation, (cpu = 0:00:00.0, mem = 1439.2M, mem_delta = 11.5M) ***
[12/28 20:47:40    250s] End Auto fence creation 1.
[12/28 20:47:40    250s] MacroPlacer: Options: -pathConnWeight 1.000000 -constraints {} -bp 6 
[12/28 20:47:40    250s] MacroPlacer: Reading Data for Block Placer
[12/28 20:47:40    250s] MacroPlacer: total number of seeds contain macros: 3
[12/28 20:47:40    250s] MacroPlacer: total number of seeds:                3
[12/28 20:47:40    250s] MacroPlacer: total number of macros:               3
[12/28 20:47:40    250s] MacroPlacer: total number of clusters:             1
[12/28 20:47:40    250s] MacroPlacer: total number of ios:                  59
[12/28 20:47:40    250s] MacroPlacer: total number of nets:                 58
[12/28 20:47:40    250s] MacroPlacer: total number of keepouts:             0
[12/28 20:47:40    250s] MacroPlacer: total number of fences:               0
[12/28 20:47:40    250s] MacroPlacer: total number of fixed macros:         0
[12/28 20:47:40    250s] MacroPlacer:             24 2-pins nets
[12/28 20:47:40    250s] MacroPlacer:              0 3-pins nets
[12/28 20:47:40    250s] MacroPlacer:             10 4-pins nets
[12/28 20:47:40    250s] MacroPlacer:              0 5-pins nets
[12/28 20:47:40    250s] MacroPlacer: Merging nets.
[12/28 20:47:40    250s] MacroPlacer: total number of merged nets: 37
[12/28 20:47:40    250s] -maxRouteLayer is specified which turned on auto macro spacing estimation.
[12/28 20:47:40    250s] Macro spacing is determined by macro halo, ..., see documentation for details.
[12/28 20:47:40    250s] MacroPlacer: Finished data reading for Block Placer
[12/28 20:47:41    251s] ... in Multi-Level Module Mode...
[12/28 20:47:41    251s] Start generating contour.
[12/28 20:47:41    251s] Completed data preparation.
[12/28 20:47:41    251s] 
[12/28 20:47:41    251s] ================== Start to Place This Module ===============
[12/28 20:47:41    251s] 
[12/28 20:47:41    251s] ==== Design Information ====
[12/28 20:47:41    251s] Core site: (160080, 160720) - (1003720, 920860)
[12/28 20:47:41    251s] Num of Blocks 3 (M: 3, F: 0, O: 0)
[12/28 20:47:41    251s] ...
[12/28 20:47:41    251s] Calling Macro Packer
[12/28 20:47:41    251s] ...
[12/28 20:47:41    251s] 	 Packing whole design.
[12/28 20:47:41    251s] 
[12/28 20:47:41    251s] == Macro Placement Stage 0 (3)==
[12/28 20:47:41    251s] 
[12/28 20:47:41    251s] == Macro Placement Stage 0 (2)==
[12/28 20:47:41    251s] 
[12/28 20:47:41    251s] == Macro Placement Stage 1 (2)==
[12/28 20:47:41    251s] 
[12/28 20:47:41    251s] == Macro Placement Stage 1 (1)==
[12/28 20:47:41    251s] 
[12/28 20:47:41    251s] == Macro Placement Stage 2 (1)==
[12/28 20:47:41    251s] 
[12/28 20:47:41    251s] ---Place failed!
[12/28 20:47:41    251s] *** Done Macro Placing, (cpu = 0:00:00.0, mem = 1471.2M, mem_delta = 0.0M) ***
[12/28 20:47:41    251s] 
[12/28 20:47:41    251s] == Macro Placement Stage 2 (1)==
[12/28 20:47:41    251s] 
[12/28 20:47:41    251s] ---Place failed!
[12/28 20:47:41    251s] *** Done Packing ALL Macros as one group, (cpu = 0:00:00.0, mem = 1471.2M, mem_delta = 0.0M) ***
[12/28 20:47:41    251s] 
[12/28 20:47:41    251s] == Macro Placement Stage 0 (1)==
[12/28 20:47:41    251s] 
[12/28 20:47:41    251s] ---Place failed!
[12/28 20:47:41    251s] *** Done Macro Placing, (cpu = 0:00:00.0, mem = 1471.2M, mem_delta = 0.0M) ***
[12/28 20:47:41    251s]  Calling Refine Macro to legalize non-constrained macros ...
[12/28 20:47:41    251s] MacroPlacer: Options: -exclusiveSpacing -pathConnWeight 1.000000 
[12/28 20:47:41    251s] MacroPlacer: Start final net length optimize.
[12/28 20:47:41    251s] MacroPlacer: Finished final net length optimize.
[12/28 20:47:41    251s] MacroPlacer: incr step:1   weightedSeedWireLength: 120723624
[12/28 20:47:41    251s] MacroPlacer: Program completes.
[12/28 20:47:41    251s] Num of placed blocks:   0 / 3
[12/28 20:47:41    251s] Num of unplaced blocks: 3
[12/28 20:47:41    251s] 
[12/28 20:47:41    251s] ================== Done Placing This Module ===============
[12/28 20:47:41    251s] Placing Macro with -bp mode 6.
[12/28 20:47:41    251s] *** Done refineMacro, (cpu = 0:00:00.7, mem = 1471.2M, mem_delta = 32.0M) ***
[12/28 20:47:41    251s] $$$$ RefineAll Successacros
[12/28 20:47:41    251s] Iteration  6: Total net bbox = 6.289e+04 (3.38e+04 2.91e+04)
[12/28 20:47:41    251s]               Est.  stn bbox = 6.984e+04 (3.73e+04 3.25e+04)
[12/28 20:47:41    251s]               cpu = 0:00:01.4 real = 0:00:02.0 mem = 1471.2M
[12/28 20:47:41    251s] *** cost = 6.289e+04 (3.38e+04 2.91e+04) (cpu for global=0:00:01.4) real=455748:47:41***
[12/28 20:47:41    251s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1471.2M
[12/28 20:47:41    251s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1471.2M
[12/28 20:47:41    251s] Solver runtime cpu: 0:00:00.5 real: 0:00:00.5
[12/28 20:47:41    251s] Core Placement runtime cpu: 0:00:00.6 real: 0:00:01.0
[12/28 20:47:41    251s] *** Free Virtual Timing Model ...(mem=1471.2M)
[12/28 20:47:41    251s] checkFence: macro mem_mem3 overlap with macro mem_mem2 at (329.01,305.04) (471.86 375.36)
[12/28 20:47:41    251s] checkFence: macro mem_mem3 overlap with macro mem_mem1 at (329.01,310.06) (375.04 375.36)
[12/28 20:47:41    251s] checkFence: macro mem_mem2 overlap with macro mem_mem1 at (329.01,310.06) (375.04 430.43)
[12/28 20:47:41    251s] checkFence: total 3 macro macro overlaps.
[12/28 20:47:41    251s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/28 20:47:41    251s] Checking routing tracks.....
[12/28 20:47:41    251s] Checking other grids.....
[12/28 20:47:41    251s] Checking FINFET Grid is on Manufacture Grid.....
[12/28 20:47:41    251s] Checking core/die box is on Grid.....
[12/28 20:47:41    251s] Checking snap rule ......
[12/28 20:47:41    251s] Checking Row is on grid......
[12/28 20:47:41    251s] Checking AreaIO row.....
[12/28 20:47:41    251s] Checking row out of die ...
[12/28 20:47:41    251s] Checking routing blockage.....
[12/28 20:47:41    251s] Checking components.....
[12/28 20:47:41    251s] **WARN: (IMPFP-10013):	Halo should be created around block mem_mem3 and snapping rules are not checked since it's width is not multiple of default tech site's width.
[12/28 20:47:41    251s] **WARN: (IMPFP-10013):	Halo should be created around block mem_mem3 and snapping rules are not checked since it's height is not multiple of default tech site's height.
[12/28 20:47:41    251s] **WARN: (IMPFP-10013):	Halo should be created around block mem_mem2 and snapping rules are not checked since it's width is not multiple of default tech site's width.
[12/28 20:47:41    251s] **WARN: (IMPFP-10013):	Halo should be created around block mem_mem2 and snapping rules are not checked since it's height is not multiple of default tech site's height.
[12/28 20:47:41    251s] **WARN: (IMPFP-10013):	Halo should be created around block mem_mem1 and snapping rules are not checked since it's width is not multiple of default tech site's width.
[12/28 20:47:41    251s] **WARN: (IMPFP-10013):	Halo should be created around block mem_mem1 and snapping rules are not checked since it's height is not multiple of default tech site's height.
[12/28 20:47:41    251s] Checking IO Pads out of die...
[12/28 20:47:41    251s] Checking constraints (guide/region/fence).....
[12/28 20:47:41    251s] Checking groups.....
[12/28 20:47:41    251s] 
[12/28 20:47:41    251s] Checking Preroutes.....
[12/28 20:47:41    251s] No. of regular pre-routes not on tracks : 0 
[12/28 20:47:41    251s] 
[12/28 20:47:41    251s] Reporting Utilizations.....
[12/28 20:47:41    251s] 
[12/28 20:47:41    251s] Core utilization  = 45.442521
[12/28 20:47:41    251s] Effective Utilizations
[12/28 20:47:41    251s] #spOpts: N=130 
[12/28 20:47:41    251s] All LLGs are deleted
[12/28 20:47:41    251s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1471.2M
[12/28 20:47:41    251s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1471.2M
[12/28 20:47:41    251s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1471.2M
[12/28 20:47:41    251s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1471.2M
[12/28 20:47:41    251s] Core basic site is TSM13SITE
[12/28 20:47:41    251s] Fast DP-INIT is on for default
[12/28 20:47:41    251s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/28 20:47:41    251s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.022, MEM:1471.2M
[12/28 20:47:41    251s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.023, MEM:1471.2M
[12/28 20:47:41    251s] Average module density = 0.901.
[12/28 20:47:41    251s] Density for the design = 0.901.
[12/28 20:47:41    251s]        = (stdcell_area 11263 sites (19118 um^2) + block_area 73793 sites (125257 um^2)) / alloc_area 94451 sites (160321 um^2).
[12/28 20:47:41    251s] Pin Density = 0.06638.
[12/28 20:47:41    251s]             = total # of pins 6270 / total area 94451.
[12/28 20:47:41    251s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1471.2M
[12/28 20:47:41    251s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.000, MEM:1471.2M
[12/28 20:47:41    251s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/28 20:47:41    251s] 
[12/28 20:47:41    251s] *** Summary of all messages that are not suppressed in this session:
[12/28 20:47:41    251s] Severity  ID               Count  Summary                                  
[12/28 20:47:41    251s] WARNING   IMPFP-10013          6  Halo should be created around block %s a...
[12/28 20:47:41    251s] *** Message Summary: 6 warning(s), 0 error(s)
[12/28 20:47:41    251s] 
[12/28 20:47:48    251s] <CMD> getIoFlowFlag
[12/28 20:47:54    252s] <CMD> setIoFlowFlag 0
[12/28 20:47:54    252s] <CMD> floorPlan -site TSM13SITE -r 0.901024133517 0.43 80.04 80.36 80.04 80.36
[12/28 20:47:54    252s] Generated pitch 0.41 in METAL7 is different from 0.615 defined in technology file in preferred direction.
[12/28 20:47:54    252s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[12/28 20:47:54    252s] <CMD> uiSetTool select
[12/28 20:47:54    252s] <CMD> getIoFlowFlag
[12/28 20:47:54    252s] <CMD> fit
[12/28 20:48:01    252s] <CMD> ::mp::clearAllSeed
[12/28 20:48:01    252s] <CMD> setPlanDesignMode -effort high -incremental false -boundaryPlace true -fixPlacedMacros false -noColorize false
[12/28 20:48:01    252s] <CMD> planDesign
[12/28 20:48:01    252s] **WARN: (IMPAFP-9024):	planDesign is obsolete. This command will be removed from the next release.
[12/28 20:48:01    252s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1464.9M
[12/28 20:48:01    252s] Deleted 0 physical inst  (cell - / prefix -).
[12/28 20:48:01    252s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1464.9M
[12/28 20:48:01    252s] ***** New seed flow = 1. *****  
[12/28 20:48:01    252s] Ignore PD Guides: numIgnoredGuide = 0 
[12/28 20:48:01    252s] INFO: #ExclusiveGroups=0
[12/28 20:48:01    252s] INFO: There are no Exclusive Groups.
[12/28 20:48:01    252s] *** Starting "NanoPlace(TM) placement v#2 (mem=1464.9M)" ...
[12/28 20:48:03    254s] *** Build Buffered Sizing Timing Model
[12/28 20:48:03    254s] (cpu=0:00:02.1 mem=1464.9M) ***
[12/28 20:48:03    255s] *** Build Virtual Sizing Timing Model
[12/28 20:48:03    255s] (cpu=0:00:02.4 mem=1464.9M) ***
[12/28 20:48:03    255s] No user-set net weight.
[12/28 20:48:03    255s] Net fanout histogram:
[12/28 20:48:03    255s] 2		: 1009 (55.5%) nets
[12/28 20:48:03    255s] 3		: 422 (23.2%) nets
[12/28 20:48:03    255s] 4     -	14	: 357 (19.6%) nets
[12/28 20:48:03    255s] 15    -	39	: 30 (1.6%) nets
[12/28 20:48:03    255s] 40    -	79	: 0 (0.0%) nets
[12/28 20:48:03    255s] 80    -	159	: 0 (0.0%) nets
[12/28 20:48:03    255s] 160   -	319	: 1 (0.1%) nets
[12/28 20:48:03    255s] 320   -	639	: 0 (0.0%) nets
[12/28 20:48:03    255s] 640   -	1279	: 0 (0.0%) nets
[12/28 20:48:03    255s] 1280  -	2559	: 0 (0.0%) nets
[12/28 20:48:03    255s] 2560  -	5119	: 0 (0.0%) nets
[12/28 20:48:03    255s] 5120+		: 0 (0.0%) nets
[12/28 20:48:03    255s] no activity file in design. spp won't run.
[12/28 20:48:03    255s] Options: timingDriven clkGateAware pinGuide congEffort=auto gpeffort=medium 
[12/28 20:48:03    255s] #spOpts: N=130 
[12/28 20:48:03    255s] All LLGs are deleted
[12/28 20:48:03    255s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1464.9M
[12/28 20:48:03    255s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1464.9M
[12/28 20:48:03    255s] #std cell=1554 (0 fixed + 1554 movable) #buf cell=16 #inv cell=186 #block=3 (3 floating + 0 preplaced)
[12/28 20:48:03    255s] #ioInst=0 #net=1819 #term=6270 #term/net=3.45, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=59
[12/28 20:48:03    255s] stdCell: 1554 single + 0 double + 0 multi
[12/28 20:48:03    255s] Total standard cell length = 5.1810 (mm), area = 0.0191 (mm^2)
[12/28 20:48:03    255s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1464.9M
[12/28 20:48:03    255s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1464.9M
[12/28 20:48:03    255s] Core basic site is TSM13SITE
[12/28 20:48:03    255s] SiteArray: non-trimmed site array dimensions = 105 x 941
[12/28 20:48:03    255s] SiteArray: use 430,080 bytes
[12/28 20:48:03    255s] SiteArray: current memory after site array memory allocation 1464.9M
[12/28 20:48:03    255s] SiteArray: FP blocked sites are writable
[12/28 20:48:03    255s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/28 20:48:03    255s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1464.9M
[12/28 20:48:03    255s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1464.9M
[12/28 20:48:03    255s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.022, MEM:1464.9M
[12/28 20:48:03    255s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.024, MEM:1464.9M
[12/28 20:48:03    255s] OPERPROF: Starting pre-place ADS at level 1, MEM:1464.9M
[12/28 20:48:03    255s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1464.9M
[12/28 20:48:03    255s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1464.9M
[12/28 20:48:03    255s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1464.9M
[12/28 20:48:03    255s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1464.9M
[12/28 20:48:03    255s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1464.9M
[12/28 20:48:03    255s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1464.9M
[12/28 20:48:03    255s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1464.9M
[12/28 20:48:03    255s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1464.9M
[12/28 20:48:03    255s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:1464.9M
[12/28 20:48:03    255s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.001, MEM:1464.9M
[12/28 20:48:03    255s] ADSU 0.114 -> 0.114. GS 29.520
[12/28 20:48:03    255s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.010, REAL:0.007, MEM:1464.9M
[12/28 20:48:03    255s] Average module density = 0.861.
[12/28 20:48:03    255s] Density for the design = 0.861.
[12/28 20:48:03    255s]        = (stdcell_area 11263 sites (19118 um^2) + block_area 73793 sites (125257 um^2)) / alloc_area 98805 sites (167712 um^2).
[12/28 20:48:03    255s] Pin Density = 0.06346.
[12/28 20:48:03    255s]             = total # of pins 6270 / total area 98805.
[12/28 20:48:03    255s] OPERPROF: Starting spMPad at level 1, MEM:1464.9M
[12/28 20:48:03    255s] OPERPROF:   Starting spContextMPad at level 2, MEM:1464.9M
[12/28 20:48:03    255s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1464.9M
[12/28 20:48:03    255s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1464.9M
[12/28 20:48:03    255s] Initial padding reaches pin density 0.467 for top
[12/28 20:48:03    255s] InitPadU 0.861 -> 0.911 for top
[12/28 20:48:03    255s] Fence Initialization: numPrefixFence = 0,  numAutoFence = 0, numPrefixGuide = 0  numAutoGuide = 0 numNoCon = 0 
[12/28 20:48:03    255s] === lastAutoLevel = 8 
[12/28 20:48:03    255s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1464.9M
[12/28 20:48:03    255s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.010, REAL:0.001, MEM:1464.9M
[12/28 20:48:03    255s] OPERPROF: Starting spInitNetWt at level 1, MEM:1464.9M
[12/28 20:48:03    255s] 0 delay mode for cte enabled initNetWt.
[12/28 20:48:03    255s] no activity file in design. spp won't run.
[12/28 20:48:03    255s] [spp] 0
[12/28 20:48:03    255s] [adp] 0:1:1:3
[12/28 20:48:03    255s] 0 delay mode for cte disabled initNetWt.
[12/28 20:48:03    255s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.050, REAL:0.056, MEM:1464.9M
[12/28 20:48:03    255s] OPERPROF: Starting npMain at level 1, MEM:1464.9M
[12/28 20:48:04    255s] Iteration  1: Total net bbox = 1.300e+04 (7.88e+03 5.12e+03)
[12/28 20:48:04    255s]               Est.  stn bbox = 1.516e+04 (9.22e+03 5.94e+03)
[12/28 20:48:04    255s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1425.9M
[12/28 20:48:04    255s] OPERPROF: Finished npMain at level 1, CPU:0.050, REAL:0.036, MEM:1425.9M
[12/28 20:48:04    255s] User specified -module_cluster_mode =  0 
[12/28 20:48:04    255s] OPERPROF: Starting npMain at level 1, MEM:1425.9M
[12/28 20:48:04    255s] Iteration  2: Total net bbox = 1.300e+04 (7.88e+03 5.12e+03)
[12/28 20:48:04    255s]               Est.  stn bbox = 1.516e+04 (9.22e+03 5.94e+03)
[12/28 20:48:04    255s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1425.9M
[12/28 20:48:04    255s] Iteration  3: Total net bbox = 1.305e+04 (7.90e+03 5.15e+03)
[12/28 20:48:04    255s]               Est.  stn bbox = 1.522e+04 (9.25e+03 5.97e+03)
[12/28 20:48:04    255s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1429.6M
[12/28 20:48:04    255s] OPERPROF: Finished npMain at level 1, CPU:0.030, REAL:0.031, MEM:1429.6M
[12/28 20:48:04    255s] OPERPROF: Starting npMain at level 1, MEM:1429.6M
[12/28 20:48:04    255s] Iteration  4: Total net bbox = 1.305e+04 (7.90e+03 5.15e+03)
[12/28 20:48:04    255s]               Est.  stn bbox = 1.522e+04 (9.25e+03 5.97e+03)
[12/28 20:48:04    255s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1429.6M
[12/28 20:48:04    255s] OPERPROF: Finished npMain at level 1, CPU:0.030, REAL:0.028, MEM:1429.6M
[12/28 20:48:04    255s] OPERPROF: Starting npMain at level 1, MEM:1429.6M
[12/28 20:48:04    255s] Iteration  5: Total net bbox = 1.854e+04 (8.64e+03 9.90e+03)
[12/28 20:48:04    255s]               Est.  stn bbox = 2.363e+04 (1.12e+04 1.24e+04)
[12/28 20:48:04    255s]               cpu = 0:00:00.4 real = 0:00:00.0 mem = 1429.6M
[12/28 20:48:04    255s] OPERPROF: Finished npMain at level 1, CPU:0.440, REAL:0.432, MEM:1429.6M
[12/28 20:48:04    255s]  RelinkConst: Total constraint = 0, Relinked 0 constraints . 
[12/28 20:48:04    255s] User specified -fenceSpacing =  -1.0000 
[12/28 20:48:04    255s] User specified fence spacing: -1.0000 um
[12/28 20:48:04    255s] *** The nonConstraint instance area ratio is 0.444186 
[12/28 20:48:04    255s] *** The prefixed-fenceArea/coreBoxArea is 0.000000, The auto-ConstraintArea/coreBoxArea is 0.000000 
[12/28 20:48:04    255s] Start Auto fence creation, hasNoConInst = 1  .
[12/28 20:48:04    255s] 
[12/28 20:48:04    255s] ================== Start Auto-Fence Creation ==================
[12/28 20:48:04    255s] User define fence spacing: -1.0000 um
[12/28 20:48:04    255s] Number of Movable Guide      : 0
[12/28 20:48:04    255s] Number of Movable Region     : 0
[12/28 20:48:04    255s] Number of Movable Fence      : 0
[12/28 20:48:04    255s] Number of Movable Soft Guide : 0
[12/28 20:48:04    255s] Total Movable Objects        : 0 (non-group: 0, group: 0)
[12/28 20:48:04    255s] Total Prefixed Objects       : 0
[12/28 20:48:04    255s] Total Partition Cut Objects  : 0
[12/28 20:48:04    255s] 
[12/28 20:48:04    255s] 
[12/28 20:48:04    255s] 
[12/28 20:48:04    255s] Number of Nested Objects    : 0
[12/28 20:48:04    255s] Number of Non-Nested Objects: 0
[12/28 20:48:04    255s] Number of Nested Sets       : 0
[12/28 20:48:04    255s] Number of Master&Clone Pairs: 0
[12/28 20:48:04    255s] 
[12/28 20:48:04    255s] Fence Spacing: 2.0000 um
[12/28 20:48:04    255s] Snap Spacing: X(0.4600 um), Y(3.6900 um)
[12/28 20:48:04    255s] Fence2Core Spaceing: 0.0000 um
[12/28 20:48:04    255s] 
[12/28 20:48:04    255s] ==== Design Information ====
[12/28 20:48:04    255s] Core site: (160080, 160720) - (1025800, 935620)
[12/28 20:48:04    255s] Design Whitespace% : 100.00%
[12/28 20:48:04    255s] Maximum Logical Level: 0
[12/28 20:48:04    255s] Has Non-constraint Instance: 1
[12/28 20:48:04    255s] Allow Disjoint Whitespace: 0
[12/28 20:48:04    255s] 
[12/28 20:48:04    255s] ==To Place Non-Nested Objects==
[12/28 20:48:04    255s] Targets: 
[12/28 20:48:04    255s] Number of Total Targets: 0
[12/28 20:48:04    255s] 
[12/28 20:48:04    255s] ================== Finished Auto-Fence Creation ===============
[12/28 20:48:04    255s] *** Done Auto-Fence Creation, (cpu = 0:00:00.0, mem = 1441.1M, mem_delta = 11.5M) ***
[12/28 20:48:04    255s] End Auto fence creation 1.
[12/28 20:48:04    255s] MacroPlacer: Options: -pathConnWeight 1.000000 -constraints {} -bp 6 
[12/28 20:48:04    255s] MacroPlacer: Reading Data for Block Placer
[12/28 20:48:04    255s] MacroPlacer: total number of seeds contain macros: 3
[12/28 20:48:04    255s] MacroPlacer: total number of seeds:                3
[12/28 20:48:04    255s] MacroPlacer: total number of macros:               3
[12/28 20:48:04    255s] MacroPlacer: total number of clusters:             1
[12/28 20:48:04    255s] MacroPlacer: total number of ios:                  59
[12/28 20:48:04    255s] MacroPlacer: total number of nets:                 58
[12/28 20:48:04    255s] MacroPlacer: total number of keepouts:             0
[12/28 20:48:04    255s] MacroPlacer: total number of fences:               0
[12/28 20:48:04    255s] MacroPlacer: total number of fixed macros:         0
[12/28 20:48:04    255s] MacroPlacer:             24 2-pins nets
[12/28 20:48:04    255s] MacroPlacer:              0 3-pins nets
[12/28 20:48:04    255s] MacroPlacer:             10 4-pins nets
[12/28 20:48:04    255s] MacroPlacer:              0 5-pins nets
[12/28 20:48:04    255s] MacroPlacer: Merging nets.
[12/28 20:48:04    255s] MacroPlacer: total number of merged nets: 37
[12/28 20:48:04    255s] -maxRouteLayer is specified which turned on auto macro spacing estimation.
[12/28 20:48:04    255s] Macro spacing is determined by macro halo, ..., see documentation for details.
[12/28 20:48:04    255s] MacroPlacer: Finished data reading for Block Placer
[12/28 20:48:05    256s] ... in Multi-Level Module Mode...
[12/28 20:48:05    256s] Start generating contour.
[12/28 20:48:05    256s] Completed data preparation.
[12/28 20:48:05    256s] 
[12/28 20:48:05    256s] ================== Start to Place This Module ===============
[12/28 20:48:05    256s] 
[12/28 20:48:05    256s] ==== Design Information ====
[12/28 20:48:05    256s] Core site: (160080, 160720) - (1025800, 935620)
[12/28 20:48:05    256s] Num of Blocks 3 (M: 3, F: 0, O: 0)
[12/28 20:48:05    256s] ...
[12/28 20:48:05    256s] Calling Macro Packer
[12/28 20:48:05    256s] ...
[12/28 20:48:05    256s] 	 Packing whole design.
[12/28 20:48:05    256s] 
[12/28 20:48:05    256s] == Macro Placement Stage 0 (3)==
[12/28 20:48:05    256s] 
[12/28 20:48:05    256s] == Macro Placement Stage 0 (2)==
[12/28 20:48:05    256s] 
[12/28 20:48:05    256s] == Macro Placement Stage 1 (2)==
[12/28 20:48:05    256s] 
[12/28 20:48:05    256s] == Macro Placement Stage 1 (1)==
[12/28 20:48:05    256s] 
[12/28 20:48:05    256s] == Macro Placement Stage 2 (1)==
[12/28 20:48:05    256s] 
[12/28 20:48:05    256s] ---Place failed!
[12/28 20:48:05    256s] *** Done Macro Placing, (cpu = 0:00:00.0, mem = 1473.1M, mem_delta = 0.0M) ***
[12/28 20:48:05    256s] 
[12/28 20:48:05    256s] == Macro Placement Stage 2 (1)==
[12/28 20:48:05    256s] 
[12/28 20:48:05    256s] ---Place failed!
[12/28 20:48:05    256s] *** Done Packing ALL Macros as one group, (cpu = 0:00:00.0, mem = 1473.1M, mem_delta = 0.0M) ***
[12/28 20:48:05    256s] 
[12/28 20:48:05    256s] == Macro Placement Stage 0 (1)==
[12/28 20:48:05    256s] 
[12/28 20:48:05    256s] ---Place failed!
[12/28 20:48:05    256s] *** Done Macro Placing, (cpu = 0:00:00.0, mem = 1473.1M, mem_delta = 0.0M) ***
[12/28 20:48:05    256s]  Calling Refine Macro to legalize non-constrained macros ...
[12/28 20:48:05    256s] MacroPlacer: Options: -exclusiveSpacing -pathConnWeight 1.000000 
[12/28 20:48:05    256s] MacroPlacer: fixing overlap at (  293.8150  214.7600 ).
[12/28 20:48:05    256s] MacroPlacer: Start Search and Repair.  Iteration:1
[12/28 20:48:05    256s] MacroPlacer:  number of overlaps: 4
[12/28 20:48:05    256s] ...
[12/28 20:48:05    256s] MacroPlacer: End Search and Repair.
[12/28 20:48:05    256s] MacroPlacer: fixing overlap at (  249.9530  214.7600 ).
[12/28 20:48:05    256s] MacroPlacer: Start Search and Repair.  Iteration:2
[12/28 20:48:05    256s] MacroPlacer:  number of overlaps: 4
[12/28 20:48:05    256s] ...
[12/28 20:48:05    256s] MacroPlacer: End Search and Repair.
[12/28 20:48:05    256s] MacroPlacer: fixing overlap at (  249.9530  214.7600 ).
[12/28 20:48:05    256s] MacroPlacer: Start Search and Repair.  Iteration:3
[12/28 20:48:05    256s] MacroPlacer:  number of overlaps: 4
[12/28 20:48:05    256s] ...
[12/28 20:48:05    256s] MacroPlacer: End Search and Repair.
[12/28 20:48:05    256s] MacroPlacer: Start final net length optimize.
[12/28 20:48:05    256s] MacroPlacer: Finished final net length optimize.
[12/28 20:48:05    256s] MacroPlacer: incr step:1   weightedSeedWireLength: 128772468
[12/28 20:48:05    256s] MacroPlacer: Program completes.
[12/28 20:48:05    256s] Num of placed blocks:   0 / 3
[12/28 20:48:05    256s] Num of unplaced blocks: 3
[12/28 20:48:05    256s] 
[12/28 20:48:05    256s] ================== Done Placing This Module ===============
[12/28 20:48:05    256s] Placing Macro with -bp mode 6.
[12/28 20:48:05    256s] *** Done refineMacro, (cpu = 0:00:00.7, mem = 1473.1M, mem_delta = 32.0M) ***
[12/28 20:48:05    256s] $$$$ RefineAll Successacros
[12/28 20:48:05    256s] Iteration  6: Total net bbox = 6.955e+04 (4.04e+04 2.92e+04)
[12/28 20:48:05    256s]               Est.  stn bbox = 7.709e+04 (4.45e+04 3.26e+04)
[12/28 20:48:05    256s]               cpu = 0:00:01.3 real = 0:00:02.0 mem = 1473.1M
[12/28 20:48:05    256s] *** cost = 6.955e+04 (4.04e+04 2.92e+04) (cpu for global=0:00:01.3) real=455748:48:05***
[12/28 20:48:05    256s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1473.1M
[12/28 20:48:05    256s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1473.1M
[12/28 20:48:05    256s] Solver runtime cpu: 0:00:00.4 real: 0:00:00.4
[12/28 20:48:05    256s] Core Placement runtime cpu: 0:00:00.6 real: 0:00:01.0
[12/28 20:48:05    256s] *** Free Virtual Timing Model ...(mem=1473.1M)
[12/28 20:48:05    256s] checkFence: macro mem_mem3 overlap with macro mem_mem2 at (479.65,282.42) (622.50 400.15)
[12/28 20:48:05    256s] checkFence:macro mem_mem3 outside of core at (512.90,274.76) (622.50 400.15)
[12/28 20:48:05    256s] checkFence:macro mem_mem2 outside of core at (512.90,282.42) (622.50 407.81)
[12/28 20:48:05    256s] checkFence: total 1 macro macro overlaps.
[12/28 20:48:05    256s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/28 20:48:05    256s] Checking routing tracks.....
[12/28 20:48:05    256s] Checking other grids.....
[12/28 20:48:05    256s] Checking FINFET Grid is on Manufacture Grid.....
[12/28 20:48:05    256s] Checking core/die box is on Grid.....
[12/28 20:48:05    256s] Checking snap rule ......
[12/28 20:48:05    256s] Checking Row is on grid......
[12/28 20:48:05    256s] Checking AreaIO row.....
[12/28 20:48:05    256s] Checking row out of die ...
[12/28 20:48:05    256s] Checking routing blockage.....
[12/28 20:48:05    256s] Checking components.....
[12/28 20:48:05    256s] **WARN: (IMPFP-10013):	Halo should be created around block mem_mem3 and snapping rules are not checked since it's width is not multiple of default tech site's width.
[12/28 20:48:05    256s] **WARN: (IMPFP-10013):	Halo should be created around block mem_mem3 and snapping rules are not checked since it's height is not multiple of default tech site's height.
[12/28 20:48:05    256s] **WARN: (IMPFP-10013):	Halo should be created around block mem_mem2 and snapping rules are not checked since it's width is not multiple of default tech site's width.
[12/28 20:48:05    256s] **WARN: (IMPFP-10013):	Halo should be created around block mem_mem2 and snapping rules are not checked since it's height is not multiple of default tech site's height.
[12/28 20:48:05    256s] **WARN: (IMPFP-10013):	Halo should be created around block mem_mem1 and snapping rules are not checked since it's width is not multiple of default tech site's width.
[12/28 20:48:05    256s] **WARN: (IMPFP-10013):	Halo should be created around block mem_mem1 and snapping rules are not checked since it's height is not multiple of default tech site's height.
[12/28 20:48:05    256s] Checking IO Pads out of die...
[12/28 20:48:05    256s] Checking constraints (guide/region/fence).....
[12/28 20:48:05    256s] Checking groups.....
[12/28 20:48:05    256s] 
[12/28 20:48:05    256s] Checking Preroutes.....
[12/28 20:48:05    256s] No. of regular pre-routes not on tracks : 0 
[12/28 20:48:05    256s] 
[12/28 20:48:05    256s] Reporting Utilizations.....
[12/28 20:48:05    256s] 
[12/28 20:48:05    256s] Core utilization  = 43.440024
[12/28 20:48:05    256s] Effective Utilizations
[12/28 20:48:05    256s] #spOpts: N=130 
[12/28 20:48:05    256s] All LLGs are deleted
[12/28 20:48:05    256s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1473.1M
[12/28 20:48:05    256s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1473.1M
[12/28 20:48:05    256s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1473.1M
[12/28 20:48:05    256s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1473.1M
[12/28 20:48:05    256s] Core basic site is TSM13SITE
[12/28 20:48:05    256s] Fast DP-INIT is on for default
[12/28 20:48:05    256s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/28 20:48:05    256s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.022, MEM:1473.1M
[12/28 20:48:05    256s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.023, MEM:1473.1M
[12/28 20:48:05    256s] Average module density = 0.861.
[12/28 20:48:05    256s] Density for the design = 0.861.
[12/28 20:48:05    256s]        = (stdcell_area 11263 sites (19118 um^2) + block_area 73793 sites (125257 um^2)) / alloc_area 98805 sites (167712 um^2).
[12/28 20:48:05    256s] Pin Density = 0.06346.
[12/28 20:48:05    256s]             = total # of pins 6270 / total area 98805.
[12/28 20:48:05    256s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1473.1M
[12/28 20:48:05    256s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1473.1M
[12/28 20:48:05    256s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/28 20:48:05    256s] 
[12/28 20:48:05    256s] *** Summary of all messages that are not suppressed in this session:
[12/28 20:48:05    256s] Severity  ID               Count  Summary                                  
[12/28 20:48:05    256s] WARNING   IMPFP-10013          6  Halo should be created around block %s a...
[12/28 20:48:05    256s] *** Message Summary: 6 warning(s), 0 error(s)
[12/28 20:48:05    256s] 
[12/28 20:48:09    256s] <CMD> getIoFlowFlag
[12/28 20:49:46    264s] <CMD> setIoFlowFlag 0
[12/28 20:49:46    264s] <CMD> floorPlan -site TSM13SITE -r 0.3 0.7 80.04 80.36 80.04 80.36
[12/28 20:49:46    264s] Generated pitch 0.41 in METAL7 is different from 0.615 defined in technology file in preferred direction.
[12/28 20:49:46    264s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[12/28 20:49:46    264s] <CMD> uiSetTool select
[12/28 20:49:46    264s] <CMD> getIoFlowFlag
[12/28 20:49:46    264s] <CMD> fit
[12/28 20:49:54    265s] <CMD> ::mp::clearAllSeed
[12/28 20:49:54    265s] <CMD> setPlanDesignMode -effort high -incremental false -boundaryPlace true -fixPlacedMacros false -noColorize false
[12/28 20:49:54    265s] <CMD> planDesign
[12/28 20:49:54    265s] **WARN: (IMPAFP-9024):	planDesign is obsolete. This command will be removed from the next release.
[12/28 20:49:54    265s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1466.8M
[12/28 20:49:54    265s] Deleted 0 physical inst  (cell - / prefix -).
[12/28 20:49:54    265s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1466.8M
[12/28 20:49:54    265s] ***** New seed flow = 1. *****  
[12/28 20:49:54    265s] Ignore PD Guides: numIgnoredGuide = 0 
[12/28 20:49:54    265s] INFO: #ExclusiveGroups=0
[12/28 20:49:54    265s] INFO: There are no Exclusive Groups.
[12/28 20:49:54    265s] *** Starting "NanoPlace(TM) placement v#2 (mem=1466.8M)" ...
[12/28 20:49:56    267s] *** Build Buffered Sizing Timing Model
[12/28 20:49:56    267s] (cpu=0:00:02.1 mem=1466.8M) ***
[12/28 20:49:56    267s] *** Build Virtual Sizing Timing Model
[12/28 20:49:56    267s] (cpu=0:00:02.4 mem=1466.8M) ***
[12/28 20:49:56    267s] No user-set net weight.
[12/28 20:49:56    267s] Net fanout histogram:
[12/28 20:49:56    267s] 2		: 1009 (55.5%) nets
[12/28 20:49:56    267s] 3		: 422 (23.2%) nets
[12/28 20:49:56    267s] 4     -	14	: 357 (19.6%) nets
[12/28 20:49:56    267s] 15    -	39	: 30 (1.6%) nets
[12/28 20:49:56    267s] 40    -	79	: 0 (0.0%) nets
[12/28 20:49:56    267s] 80    -	159	: 0 (0.0%) nets
[12/28 20:49:56    267s] 160   -	319	: 1 (0.1%) nets
[12/28 20:49:56    267s] 320   -	639	: 0 (0.0%) nets
[12/28 20:49:56    267s] 640   -	1279	: 0 (0.0%) nets
[12/28 20:49:56    267s] 1280  -	2559	: 0 (0.0%) nets
[12/28 20:49:56    267s] 2560  -	5119	: 0 (0.0%) nets
[12/28 20:49:56    267s] 5120+		: 0 (0.0%) nets
[12/28 20:49:56    267s] no activity file in design. spp won't run.
[12/28 20:49:56    267s] Options: timingDriven clkGateAware pinGuide congEffort=auto gpeffort=medium 
[12/28 20:49:56    267s] #spOpts: N=130 
[12/28 20:49:56    267s] All LLGs are deleted
[12/28 20:49:56    267s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1466.8M
[12/28 20:49:56    267s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1466.8M
[12/28 20:49:56    267s] #std cell=1554 (0 fixed + 1554 movable) #buf cell=16 #inv cell=186 #block=3 (3 floating + 0 preplaced)
[12/28 20:49:56    267s] #ioInst=0 #net=1819 #term=6270 #term/net=3.45, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=59
[12/28 20:49:56    267s] stdCell: 1554 single + 0 double + 0 multi
[12/28 20:49:56    267s] Total standard cell length = 5.1810 (mm), area = 0.0191 (mm^2)
[12/28 20:49:56    267s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1466.8M
[12/28 20:49:56    267s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1466.8M
[12/28 20:49:56    267s] Core basic site is TSM13SITE
[12/28 20:49:56    267s] SiteArray: non-trimmed site array dimensions = 47 x 1291
[12/28 20:49:56    267s] SiteArray: use 290,816 bytes
[12/28 20:49:56    267s] SiteArray: current memory after site array memory allocation 1466.7M
[12/28 20:49:56    267s] SiteArray: FP blocked sites are writable
[12/28 20:49:56    267s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/28 20:49:56    267s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1466.7M
[12/28 20:49:56    267s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1466.7M
[12/28 20:49:56    267s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.022, MEM:1466.7M
[12/28 20:49:56    267s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.024, MEM:1466.7M
[12/28 20:49:56    267s] OPERPROF: Starting pre-place ADS at level 1, MEM:1466.7M
[12/28 20:49:56    267s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1466.7M
[12/28 20:49:56    267s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1466.7M
[12/28 20:49:56    267s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.010, REAL:0.000, MEM:1466.7M
[12/28 20:49:56    267s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1466.7M
[12/28 20:49:56    267s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1466.7M
[12/28 20:49:56    267s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1466.7M
[12/28 20:49:56    267s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1466.7M
[12/28 20:49:56    267s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1466.7M
[12/28 20:49:56    267s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:1466.7M
[12/28 20:49:56    267s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.010, REAL:0.001, MEM:1466.7M
[12/28 20:49:56    267s] ADSU 0.186 -> 0.186. GS 29.520
[12/28 20:49:56    267s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.010, REAL:0.006, MEM:1466.7M
[12/28 20:49:56    267s] Average module density = 1.402.
[12/28 20:49:56    267s] Density for the design = 1.402.
[12/28 20:49:56    267s]        = (stdcell_area 11263 sites (19118 um^2) + block_area 73793 sites (125257 um^2)) / alloc_area 60677 sites (102993 um^2).
[12/28 20:49:56    267s] Pin Density = 0.1033.
[12/28 20:49:56    267s]             = total # of pins 6270 / total area 60677.
[12/28 20:49:56    267s] OPERPROF: Starting spMPad at level 1, MEM:1466.7M
[12/28 20:49:56    267s] OPERPROF:   Starting spContextMPad at level 2, MEM:1466.7M
[12/28 20:49:56    267s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1466.7M
[12/28 20:49:56    267s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1466.7M
[12/28 20:49:56    267s] Fence Initialization: numPrefixFence = 0,  numAutoFence = 0, numPrefixGuide = 0  numAutoGuide = 0 numNoCon = 0 
[12/28 20:49:56    267s] === lastAutoLevel = 8 
[12/28 20:49:56    267s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1466.7M
[12/28 20:49:56    267s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.010, REAL:0.001, MEM:1466.7M
[12/28 20:49:56    267s] OPERPROF: Starting spInitNetWt at level 1, MEM:1466.7M
[12/28 20:49:56    267s] 0 delay mode for cte enabled initNetWt.
[12/28 20:49:56    267s] no activity file in design. spp won't run.
[12/28 20:49:56    267s] [spp] 0
[12/28 20:49:56    267s] [adp] 0:1:1:3
[12/28 20:49:56    267s] 0 delay mode for cte disabled initNetWt.
[12/28 20:49:56    267s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.050, REAL:0.059, MEM:1466.7M
[12/28 20:49:56    267s] OPERPROF: Starting npMain at level 1, MEM:1466.7M
[12/28 20:49:56    267s] Iteration  1: Total net bbox = 1.429e+04 (5.50e+03 8.79e+03)
[12/28 20:49:56    267s]               Est.  stn bbox = 1.665e+04 (6.42e+03 1.02e+04)
[12/28 20:49:56    267s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1427.7M
[12/28 20:49:56    267s] OPERPROF: Finished npMain at level 1, CPU:0.030, REAL:0.031, MEM:1427.7M
[12/28 20:49:56    267s] User specified -module_cluster_mode =  0 
[12/28 20:49:56    267s] OPERPROF: Starting npMain at level 1, MEM:1427.7M
[12/28 20:49:56    267s] Iteration  2: Total net bbox = 1.429e+04 (5.50e+03 8.79e+03)
[12/28 20:49:56    267s]               Est.  stn bbox = 1.665e+04 (6.42e+03 1.02e+04)
[12/28 20:49:56    267s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1427.7M
[12/28 20:49:56    267s] Iteration  3: Total net bbox = 1.433e+04 (5.54e+03 8.79e+03)
[12/28 20:49:56    267s]               Est.  stn bbox = 1.668e+04 (6.45e+03 1.02e+04)
[12/28 20:49:56    267s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1430.8M
[12/28 20:49:56    268s] OPERPROF: Finished npMain at level 1, CPU:0.030, REAL:0.027, MEM:1430.8M
[12/28 20:49:56    268s] OPERPROF: Starting npMain at level 1, MEM:1430.8M
[12/28 20:49:56    268s] Iteration  4: Total net bbox = 1.433e+04 (5.54e+03 8.79e+03)
[12/28 20:49:56    268s]               Est.  stn bbox = 1.668e+04 (6.45e+03 1.02e+04)
[12/28 20:49:56    268s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1433.1M
[12/28 20:49:56    268s] OPERPROF: Finished npMain at level 1, CPU:0.020, REAL:0.026, MEM:1433.1M
[12/28 20:49:56    268s] OPERPROF: Starting npMain at level 1, MEM:1433.1M
[12/28 20:49:56    268s] Iteration  5: Total net bbox = 1.235e+04 (3.95e+03 8.40e+03)
[12/28 20:49:56    268s]               Est.  stn bbox = 1.528e+04 (4.80e+03 1.05e+04)
[12/28 20:49:56    268s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1433.1M
[12/28 20:49:56    268s] OPERPROF: Finished npMain at level 1, CPU:0.230, REAL:0.229, MEM:1433.1M
[12/28 20:49:56    268s]  RelinkConst: Total constraint = 0, Relinked 0 constraints . 
[12/28 20:49:56    268s] User specified -fenceSpacing =  -1.0000 
[12/28 20:49:56    268s] User specified fence spacing: -1.0000 um
[12/28 20:49:56    268s] *** The nonConstraint instance area ratio is 0.573077 
[12/28 20:49:56    268s] *** The prefixed-fenceArea/coreBoxArea is 0.000000, The auto-ConstraintArea/coreBoxArea is 0.000000 
[12/28 20:49:56    268s] Start Auto fence creation, hasNoConInst = 1  .
[12/28 20:49:56    268s] 
[12/28 20:49:56    268s] ================== Start Auto-Fence Creation ==================
[12/28 20:49:56    268s] User define fence spacing: -1.0000 um
[12/28 20:49:56    268s] Number of Movable Guide      : 0
[12/28 20:49:56    268s] Number of Movable Region     : 0
[12/28 20:49:56    268s] Number of Movable Fence      : 0
[12/28 20:49:56    268s] Number of Movable Soft Guide : 0
[12/28 20:49:56    268s] Total Movable Objects        : 0 (non-group: 0, group: 0)
[12/28 20:49:56    268s] Total Prefixed Objects       : 0
[12/28 20:49:56    268s] Total Partition Cut Objects  : 0
[12/28 20:49:56    268s] 
[12/28 20:49:56    268s] 
[12/28 20:49:56    268s] 
[12/28 20:49:56    268s] Number of Nested Objects    : 0
[12/28 20:49:56    268s] Number of Non-Nested Objects: 0
[12/28 20:49:56    268s] Number of Nested Sets       : 0
[12/28 20:49:56    268s] Number of Master&Clone Pairs: 0
[12/28 20:49:56    268s] 
[12/28 20:49:56    268s] Fence Spacing: 2.0000 um
[12/28 20:49:56    268s] Snap Spacing: X(0.4600 um), Y(3.6900 um)
[12/28 20:49:56    268s] Fence2Core Spaceing: 0.0000 um
[12/28 20:49:56    268s] 
[12/28 20:49:56    268s] ==== Design Information ====
[12/28 20:49:56    268s] Core site: (160080, 160720) - (1347800, 507580)
[12/28 20:49:56    268s] Design Whitespace% : 100.00%
[12/28 20:49:56    268s] Maximum Logical Level: 0
[12/28 20:49:56    268s] Has Non-constraint Instance: 1
[12/28 20:49:56    268s] Allow Disjoint Whitespace: 0
[12/28 20:49:56    268s] 
[12/28 20:49:56    268s] ==To Place Non-Nested Objects==
[12/28 20:49:56    268s] Targets: 
[12/28 20:49:56    268s] Number of Total Targets: 0
[12/28 20:49:56    268s] 
[12/28 20:49:56    268s] ================== Finished Auto-Fence Creation ===============
[12/28 20:49:56    268s] *** Done Auto-Fence Creation, (cpu = 0:00:00.0, mem = 1444.6M, mem_delta = 11.5M) ***
[12/28 20:49:56    268s] End Auto fence creation 1.
[12/28 20:49:57    268s] MacroPlacer: Options: -pathConnWeight 1.000000 -constraints {} -bp 6 
[12/28 20:49:57    268s] MacroPlacer: Reading Data for Block Placer
[12/28 20:49:57    268s] MacroPlacer: total number of seeds contain macros: 3
[12/28 20:49:57    268s] MacroPlacer: total number of seeds:                3
[12/28 20:49:57    268s] MacroPlacer: total number of macros:               3
[12/28 20:49:57    268s] MacroPlacer: total number of clusters:             1
[12/28 20:49:57    268s] MacroPlacer: total number of ios:                  59
[12/28 20:49:57    268s] MacroPlacer: total number of nets:                 58
[12/28 20:49:57    268s] MacroPlacer: total number of keepouts:             0
[12/28 20:49:57    268s] MacroPlacer: total number of fences:               0
[12/28 20:49:57    268s] MacroPlacer: total number of fixed macros:         0
[12/28 20:49:57    268s] MacroPlacer:             24 2-pins nets
[12/28 20:49:57    268s] MacroPlacer:              0 3-pins nets
[12/28 20:49:57    268s] MacroPlacer:             10 4-pins nets
[12/28 20:49:57    268s] MacroPlacer:              0 5-pins nets
[12/28 20:49:57    268s] MacroPlacer: Merging nets.
[12/28 20:49:57    268s] MacroPlacer: total number of merged nets: 37
[12/28 20:49:57    268s] -maxRouteLayer is specified which turned on auto macro spacing estimation.
[12/28 20:49:57    268s] Macro spacing is determined by macro halo, ..., see documentation for details.
[12/28 20:49:57    268s] MacroPlacer: Finished data reading for Block Placer
[12/28 20:49:57    268s] ... in Multi-Level Module Mode...
[12/28 20:49:57    268s] Start generating contour.
[12/28 20:49:57    268s] Completed data preparation.
[12/28 20:49:57    268s] 
[12/28 20:49:57    268s] ================== Start to Place This Module ===============
[12/28 20:49:57    268s] 
[12/28 20:49:57    268s] ==== Design Information ====
[12/28 20:49:57    268s] Core site: (160080, 160720) - (1347800, 507580)
[12/28 20:49:57    268s] Num of Blocks 3 (M: 3, F: 0, O: 0)
[12/28 20:49:57    268s] ...
[12/28 20:49:57    268s] Calling Macro Packer
[12/28 20:49:57    268s] ...
[12/28 20:49:57    268s] 	 Packing whole design.
[12/28 20:49:57    268s] 
[12/28 20:49:57    268s] == Macro Placement Stage 0 (3)==
[12/28 20:49:57    268s] 
[12/28 20:49:57    268s] == Macro Placement Stage 0 (3)==
[12/28 20:49:57    268s] 
[12/28 20:49:57    268s] == Macro Placement Stage 1 (3)==
[12/28 20:49:57    268s] 
[12/28 20:49:57    268s] ---Place failed!
[12/28 20:49:57    268s] *** Done Macro Placing, (cpu = 0:00:00.0, mem = 1483.6M, mem_delta = 0.0M) ***
[12/28 20:49:57    268s] 
[12/28 20:49:57    268s] == Macro Placement Stage 2 (1)==
[12/28 20:49:57    268s] 
[12/28 20:49:57    268s] ---Place failed!
[12/28 20:49:57    268s] *** Done Packing ALL Macros as one group, (cpu = 0:00:00.0, mem = 1483.6M, mem_delta = 0.0M) ***
[12/28 20:49:57    268s] 
[12/28 20:49:57    268s] == Macro Placement Stage 0 (1)==
[12/28 20:49:57    268s] 
[12/28 20:49:57    268s] ---Place failed!
[12/28 20:49:57    268s] *** Done Macro Placing, (cpu = 0:00:00.0, mem = 1483.6M, mem_delta = 0.0M) ***
[12/28 20:49:57    268s]  Calling Refine Macro to legalize non-constrained macros ...
[12/28 20:49:57    268s] MacroPlacer: Options: -exclusiveSpacing -pathConnWeight 1.000000 
[12/28 20:49:57    268s] MacroPlacer: fixing overlap at (  504.8005   24.2535 ).
[12/28 20:49:57    268s] MacroPlacer: Start Search and Repair.  Iteration:1
[12/28 20:49:57    268s] MacroPlacer:  number of overlaps: 4
[12/28 20:49:57    268s] ...
[12/28 20:49:57    268s] MacroPlacer: End Search and Repair.
[12/28 20:49:57    268s] MacroPlacer: fixing overlap at (  504.8005   80.3600 ).
[12/28 20:49:57    268s] MacroPlacer: Start Search and Repair.  Iteration:2
[12/28 20:49:57    268s] MacroPlacer:  number of overlaps: 4
[12/28 20:49:57    268s] ...
[12/28 20:49:57    268s] MacroPlacer: End Search and Repair.
[12/28 20:49:57    268s] MacroPlacer: fixing overlap at (  504.8005    5.8450 ).
[12/28 20:49:57    268s] MacroPlacer: Start Search and Repair.  Iteration:3
[12/28 20:49:57    268s] MacroPlacer:  number of overlaps: 4
[12/28 20:49:57    268s] ...
[12/28 20:49:57    268s] MacroPlacer: End Search and Repair.
[12/28 20:49:57    268s] MacroPlacer: Start final net length optimize.
[12/28 20:49:57    268s] MacroPlacer: Finished final net length optimize.
[12/28 20:49:57    268s] MacroPlacer: incr step:1   weightedSeedWireLength: 102275898
[12/28 20:49:57    268s] MacroPlacer: Program completes.
[12/28 20:49:57    268s] Num of placed blocks:   0 / 3
[12/28 20:49:57    268s] Num of unplaced blocks: 3
[12/28 20:49:57    268s] 
[12/28 20:49:57    268s] ================== Done Placing This Module ===============
[12/28 20:49:57    268s] Placing Macro with -bp mode 6.
[12/28 20:49:57    268s] *** Done refineMacro, (cpu = 0:00:00.7, mem = 1483.6M, mem_delta = 39.0M) ***
[12/28 20:49:57    268s] $$$$ RefineAll Successacros
[12/28 20:49:57    268s] Iteration  6: Total net bbox = 5.084e+04 (3.33e+04 1.75e+04)
[12/28 20:49:57    268s]               Est.  stn bbox = 5.547e+04 (3.56e+04 1.99e+04)
[12/28 20:49:57    268s]               cpu = 0:00:01.1 real = 0:00:01.0 mem = 1483.6M
[12/28 20:49:57    268s] *** cost = 5.084e+04 (3.33e+04 1.75e+04) (cpu for global=0:00:01.1) real=455748:49:57***
[12/28 20:49:57    268s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1483.6M
[12/28 20:49:57    268s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1483.6M
[12/28 20:49:57    268s] Solver runtime cpu: 0:00:00.2 real: 0:00:00.2
[12/28 20:49:57    268s] Core Placement runtime cpu: 0:00:00.3 real: 0:00:00.0
[12/28 20:49:57    269s] *** Free Virtual Timing Model ...(mem=1483.6M)
[12/28 20:49:57    269s] checkFence: macro mem_mem3 overlap with macro mem_mem2 at (352.95,98.39) (494.40 223.79)
[12/28 20:49:57    269s] checkFence: macro mem_mem3 overlap with macro mem_mem1 at (367.69,98.39) (493.08 223.79)
[12/28 20:49:57    269s] checkFence: macro mem_mem2 overlap with macro mem_mem1 at (367.69,98.39) (493.08 223.79)
[12/28 20:49:57    269s] checkFence: total 3 macro macro overlaps.
[12/28 20:49:57    269s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/28 20:49:57    269s] Checking routing tracks.....
[12/28 20:49:57    269s] Checking other grids.....
[12/28 20:49:57    269s] Checking FINFET Grid is on Manufacture Grid.....
[12/28 20:49:57    269s] Checking core/die box is on Grid.....
[12/28 20:49:57    269s] Checking snap rule ......
[12/28 20:49:57    269s] Checking Row is on grid......
[12/28 20:49:57    269s] Checking AreaIO row.....
[12/28 20:49:57    269s] Checking row out of die ...
[12/28 20:49:57    269s] Checking routing blockage.....
[12/28 20:49:57    269s] Checking components.....
[12/28 20:49:57    269s] **WARN: (IMPFP-10013):	Halo should be created around block mem_mem3 and snapping rules are not checked since it's width is not multiple of default tech site's width.
[12/28 20:49:57    269s] **WARN: (IMPFP-10013):	Halo should be created around block mem_mem3 and snapping rules are not checked since it's height is not multiple of default tech site's height.
[12/28 20:49:57    269s] **WARN: (IMPFP-10013):	Halo should be created around block mem_mem2 and snapping rules are not checked since it's width is not multiple of default tech site's width.
[12/28 20:49:57    269s] **WARN: (IMPFP-10013):	Halo should be created around block mem_mem2 and snapping rules are not checked since it's height is not multiple of default tech site's height.
[12/28 20:49:57    269s] **WARN: (IMPFP-10013):	Halo should be created around block mem_mem1 and snapping rules are not checked since it's width is not multiple of default tech site's width.
[12/28 20:49:57    269s] **WARN: (IMPFP-10013):	Halo should be created around block mem_mem1 and snapping rules are not checked since it's height is not multiple of default tech site's height.
[12/28 20:49:57    269s] Checking IO Pads out of die...
[12/28 20:49:57    269s] Checking constraints (guide/region/fence).....
[12/28 20:49:57    269s] Checking groups.....
[12/28 20:49:57    269s] 
[12/28 20:49:57    269s] Checking Preroutes.....
[12/28 20:49:57    269s] No. of regular pre-routes not on tracks : 0 
[12/28 20:49:57    269s] 
[12/28 20:49:57    269s] Reporting Utilizations.....
[12/28 20:49:57    269s] 
[12/28 20:49:57    269s] Core utilization  = 70.736714
[12/28 20:49:57    269s] Effective Utilizations
[12/28 20:49:57    269s] #spOpts: N=130 
[12/28 20:49:58    269s] All LLGs are deleted
[12/28 20:49:58    269s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1483.6M
[12/28 20:49:58    269s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1483.6M
[12/28 20:49:58    269s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1483.6M
[12/28 20:49:58    269s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1483.6M
[12/28 20:49:58    269s] Core basic site is TSM13SITE
[12/28 20:49:58    269s] Fast DP-INIT is on for default
[12/28 20:49:58    269s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/28 20:49:58    269s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.021, MEM:1483.6M
[12/28 20:49:58    269s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.022, MEM:1483.6M
[12/28 20:49:58    269s] Average module density = 1.402.
[12/28 20:49:58    269s] Density for the design = 1.402.
[12/28 20:49:58    269s]        = (stdcell_area 11263 sites (19118 um^2) + block_area 73793 sites (125257 um^2)) / alloc_area 60677 sites (102993 um^2).
[12/28 20:49:58    269s] Pin Density = 0.1033.
[12/28 20:49:58    269s]             = total # of pins 6270 / total area 60677.
[12/28 20:49:58    269s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1483.6M
[12/28 20:49:58    269s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1483.6M
[12/28 20:49:58    269s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/28 20:49:58    269s] 
[12/28 20:49:58    269s] *** Summary of all messages that are not suppressed in this session:
[12/28 20:49:58    269s] Severity  ID               Count  Summary                                  
[12/28 20:49:58    269s] WARNING   IMPFP-10013          6  Halo should be created around block %s a...
[12/28 20:49:58    269s] *** Message Summary: 6 warning(s), 0 error(s)
[12/28 20:49:58    269s] 
[12/28 20:50:13    270s] <CMD> getIoFlowFlag
[12/28 20:50:44    272s] <CMD> setIoFlowFlag 0
[12/28 20:50:44    272s] <CMD> floorPlan -site TSM13SITE -r 0.33 0.7 80.04 80.36 80.04 80.36
[12/28 20:50:44    272s] Generated pitch 0.41 in METAL7 is different from 0.615 defined in technology file in preferred direction.
[12/28 20:50:44    272s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[12/28 20:50:44    272s] <CMD> uiSetTool select
[12/28 20:50:44    272s] <CMD> getIoFlowFlag
[12/28 20:50:44    272s] <CMD> fit
[12/28 20:54:53    292s] <CMD> getIoFlowFlag
[12/28 20:55:04    293s] <CMD> setIoFlowFlag 0
[12/28 20:55:04    293s] <CMD> floorPlan -site TSM13SITE -r 1 0.42 80.04 80.36 80.04 80.36
[12/28 20:55:04    293s] Generated pitch 0.41 in METAL7 is different from 0.615 defined in technology file in preferred direction.
[12/28 20:55:04    293s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[12/28 20:55:04    293s] <CMD> uiSetTool select
[12/28 20:55:04    293s] <CMD> getIoFlowFlag
[12/28 20:55:04    293s] <CMD> fit
[12/28 20:55:24    295s] <CMD> ::mp::clearAllSeed
[12/28 20:55:24    295s] <CMD> setPlanDesignMode -effort high -incremental false -boundaryPlace true -fixPlacedMacros false -noColorize false
[12/28 20:55:24    295s] <CMD> planDesign
[12/28 20:55:24    295s] **WARN: (IMPAFP-9024):	planDesign is obsolete. This command will be removed from the next release.
[12/28 20:55:24    295s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1435.3M
[12/28 20:55:24    295s] Deleted 0 physical inst  (cell - / prefix -).
[12/28 20:55:24    295s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1435.3M
[12/28 20:55:24    295s] ***** New seed flow = 1. *****  
[12/28 20:55:24    295s] Ignore PD Guides: numIgnoredGuide = 0 
[12/28 20:55:24    295s] INFO: #ExclusiveGroups=0
[12/28 20:55:24    295s] INFO: There are no Exclusive Groups.
[12/28 20:55:24    295s] *** Starting "NanoPlace(TM) placement v#2 (mem=1435.3M)" ...
[12/28 20:55:26    297s] *** Build Buffered Sizing Timing Model
[12/28 20:55:26    297s] (cpu=0:00:02.0 mem=1435.3M) ***
[12/28 20:55:26    297s] *** Build Virtual Sizing Timing Model
[12/28 20:55:26    297s] (cpu=0:00:02.3 mem=1435.3M) ***
[12/28 20:55:26    297s] No user-set net weight.
[12/28 20:55:26    297s] Net fanout histogram:
[12/28 20:55:26    297s] 2		: 1009 (55.5%) nets
[12/28 20:55:26    297s] 3		: 422 (23.2%) nets
[12/28 20:55:26    297s] 4     -	14	: 357 (19.6%) nets
[12/28 20:55:26    297s] 15    -	39	: 30 (1.6%) nets
[12/28 20:55:26    297s] 40    -	79	: 0 (0.0%) nets
[12/28 20:55:26    297s] 80    -	159	: 0 (0.0%) nets
[12/28 20:55:26    297s] 160   -	319	: 1 (0.1%) nets
[12/28 20:55:26    297s] 320   -	639	: 0 (0.0%) nets
[12/28 20:55:26    297s] 640   -	1279	: 0 (0.0%) nets
[12/28 20:55:26    297s] 1280  -	2559	: 0 (0.0%) nets
[12/28 20:55:26    297s] 2560  -	5119	: 0 (0.0%) nets
[12/28 20:55:26    297s] 5120+		: 0 (0.0%) nets
[12/28 20:55:26    297s] no activity file in design. spp won't run.
[12/28 20:55:26    297s] Options: timingDriven clkGateAware pinGuide congEffort=auto gpeffort=medium 
[12/28 20:55:26    297s] #spOpts: N=130 
[12/28 20:55:26    297s] All LLGs are deleted
[12/28 20:55:26    297s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1435.3M
[12/28 20:55:26    297s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1435.3M
[12/28 20:55:26    297s] #std cell=1554 (0 fixed + 1554 movable) #buf cell=16 #inv cell=186 #block=3 (3 floating + 0 preplaced)
[12/28 20:55:26    297s] #ioInst=0 #net=1819 #term=6270 #term/net=3.45, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=59
[12/28 20:55:26    297s] stdCell: 1554 single + 0 double + 0 multi
[12/28 20:55:26    297s] Total standard cell length = 5.1810 (mm), area = 0.0191 (mm^2)
[12/28 20:55:26    297s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1435.3M
[12/28 20:55:26    297s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1435.3M
[12/28 20:55:26    297s] Core basic site is TSM13SITE
[12/28 20:55:26    297s] SiteArray: non-trimmed site array dimensions = 112 x 903
[12/28 20:55:26    297s] SiteArray: use 458,752 bytes
[12/28 20:55:26    297s] SiteArray: current memory after site array memory allocation 1435.5M
[12/28 20:55:26    297s] SiteArray: FP blocked sites are writable
[12/28 20:55:26    297s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/28 20:55:26    297s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1435.5M
[12/28 20:55:26    297s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1435.5M
[12/28 20:55:26    297s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.021, MEM:1435.5M
[12/28 20:55:26    297s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.023, MEM:1435.5M
[12/28 20:55:26    297s] OPERPROF: Starting pre-place ADS at level 1, MEM:1435.5M
[12/28 20:55:26    297s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1435.5M
[12/28 20:55:26    297s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1435.5M
[12/28 20:55:26    297s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1435.5M
[12/28 20:55:26    297s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1435.5M
[12/28 20:55:26    297s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1435.5M
[12/28 20:55:26    297s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1435.5M
[12/28 20:55:26    297s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1435.5M
[12/28 20:55:26    297s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1435.5M
[12/28 20:55:26    297s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:1435.5M
[12/28 20:55:26    297s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.001, MEM:1435.5M
[12/28 20:55:26    297s] ADSU 0.111 -> 0.111. GS 29.520
[12/28 20:55:26    297s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.010, REAL:0.008, MEM:1435.5M
[12/28 20:55:26    297s] Average module density = 0.841.
[12/28 20:55:26    297s] Density for the design = 0.841.
[12/28 20:55:26    297s]        = (stdcell_area 11263 sites (19118 um^2) + block_area 73793 sites (125257 um^2)) / alloc_area 101136 sites (171668 um^2).
[12/28 20:55:26    297s] Pin Density = 0.06200.
[12/28 20:55:26    297s]             = total # of pins 6270 / total area 101136.
[12/28 20:55:26    297s] OPERPROF: Starting spMPad at level 1, MEM:1435.5M
[12/28 20:55:26    297s] OPERPROF:   Starting spContextMPad at level 2, MEM:1435.5M
[12/28 20:55:26    297s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1435.5M
[12/28 20:55:26    297s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1435.5M
[12/28 20:55:26    297s] Initial padding reaches pin density 0.467 for top
[12/28 20:55:26    297s] InitPadU 0.841 -> 0.895 for top
[12/28 20:55:26    297s] Fence Initialization: numPrefixFence = 0,  numAutoFence = 0, numPrefixGuide = 0  numAutoGuide = 0 numNoCon = 0 
[12/28 20:55:26    297s] === lastAutoLevel = 8 
[12/28 20:55:26    297s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1435.5M
[12/28 20:55:26    297s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.001, MEM:1435.5M
[12/28 20:55:26    297s] OPERPROF: Starting spInitNetWt at level 1, MEM:1435.5M
[12/28 20:55:26    297s] 0 delay mode for cte enabled initNetWt.
[12/28 20:55:26    297s] no activity file in design. spp won't run.
[12/28 20:55:26    297s] [spp] 0
[12/28 20:55:26    297s] [adp] 0:1:1:3
[12/28 20:55:26    297s] 0 delay mode for cte disabled initNetWt.
[12/28 20:55:26    297s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.050, REAL:0.050, MEM:1435.5M
[12/28 20:55:26    297s] OPERPROF: Starting npMain at level 1, MEM:1435.5M
[12/28 20:55:26    297s] Iteration  1: Total net bbox = 2.696e+04 (1.32e+04 1.38e+04)
[12/28 20:55:26    297s]               Est.  stn bbox = 3.142e+04 (1.54e+04 1.60e+04)
[12/28 20:55:26    297s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1429.5M
[12/28 20:55:26    297s] OPERPROF: Finished npMain at level 1, CPU:0.040, REAL:0.037, MEM:1429.5M
[12/28 20:55:26    297s] User specified -module_cluster_mode =  0 
[12/28 20:55:26    297s] OPERPROF: Starting npMain at level 1, MEM:1429.5M
[12/28 20:55:26    297s] Iteration  2: Total net bbox = 2.696e+04 (1.32e+04 1.38e+04)
[12/28 20:55:26    297s]               Est.  stn bbox = 3.142e+04 (1.54e+04 1.60e+04)
[12/28 20:55:26    297s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1429.5M
[12/28 20:55:26    297s] Iteration  3: Total net bbox = 2.701e+04 (1.32e+04 1.38e+04)
[12/28 20:55:26    297s]               Est.  stn bbox = 3.147e+04 (1.54e+04 1.61e+04)
[12/28 20:55:26    297s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1433.2M
[12/28 20:55:26    297s] OPERPROF: Finished npMain at level 1, CPU:0.030, REAL:0.030, MEM:1433.2M
[12/28 20:55:26    297s] OPERPROF: Starting npMain at level 1, MEM:1433.2M
[12/28 20:55:26    297s] Iteration  4: Total net bbox = 2.701e+04 (1.32e+04 1.38e+04)
[12/28 20:55:26    297s]               Est.  stn bbox = 3.147e+04 (1.54e+04 1.61e+04)
[12/28 20:55:26    297s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1433.2M
[12/28 20:55:26    297s] OPERPROF: Finished npMain at level 1, CPU:0.030, REAL:0.027, MEM:1433.2M
[12/28 20:55:26    297s] OPERPROF: Starting npMain at level 1, MEM:1433.2M
[12/28 20:55:27    298s] Iteration  5: Total net bbox = 1.877e+04 (1.13e+04 7.47e+03)
[12/28 20:55:27    298s]               Est.  stn bbox = 2.392e+04 (1.43e+04 9.66e+03)
[12/28 20:55:27    298s]               cpu = 0:00:00.4 real = 0:00:01.0 mem = 1433.2M
[12/28 20:55:27    298s] OPERPROF: Finished npMain at level 1, CPU:0.390, REAL:0.388, MEM:1433.2M
[12/28 20:55:27    298s]  RelinkConst: Total constraint = 0, Relinked 0 constraints . 
[12/28 20:55:27    298s] User specified -fenceSpacing =  -1.0000 
[12/28 20:55:27    298s] User specified fence spacing: -1.0000 um
[12/28 20:55:27    298s] *** The nonConstraint instance area ratio is 0.437083 
[12/28 20:55:27    298s] *** The prefixed-fenceArea/coreBoxArea is 0.000000, The auto-ConstraintArea/coreBoxArea is 0.000000 
[12/28 20:55:27    298s] Start Auto fence creation, hasNoConInst = 1  .
[12/28 20:55:27    298s] 
[12/28 20:55:27    298s] ================== Start Auto-Fence Creation ==================
[12/28 20:55:27    298s] User define fence spacing: -1.0000 um
[12/28 20:55:27    298s] Number of Movable Guide      : 0
[12/28 20:55:27    298s] Number of Movable Region     : 0
[12/28 20:55:27    298s] Number of Movable Fence      : 0
[12/28 20:55:27    298s] Number of Movable Soft Guide : 0
[12/28 20:55:27    298s] Total Movable Objects        : 0 (non-group: 0, group: 0)
[12/28 20:55:27    298s] Total Prefixed Objects       : 0
[12/28 20:55:27    298s] Total Partition Cut Objects  : 0
[12/28 20:55:27    298s] 
[12/28 20:55:27    298s] 
[12/28 20:55:27    298s] 
[12/28 20:55:27    298s] Number of Nested Objects    : 0
[12/28 20:55:27    298s] Number of Non-Nested Objects: 0
[12/28 20:55:27    298s] Number of Nested Sets       : 0
[12/28 20:55:27    298s] Number of Master&Clone Pairs: 0
[12/28 20:55:27    298s] 
[12/28 20:55:27    298s] Fence Spacing: 2.0000 um
[12/28 20:55:27    298s] Snap Spacing: X(0.4600 um), Y(3.6900 um)
[12/28 20:55:27    298s] Fence2Core Spaceing: 0.0000 um
[12/28 20:55:27    298s] 
[12/28 20:55:27    298s] ==== Design Information ====
[12/28 20:55:27    298s] Core site: (160080, 160720) - (990840, 987280)
[12/28 20:55:27    298s] Design Whitespace% : 100.00%
[12/28 20:55:27    298s] Maximum Logical Level: 0
[12/28 20:55:27    298s] Has Non-constraint Instance: 1
[12/28 20:55:27    298s] Allow Disjoint Whitespace: 0
[12/28 20:55:27    298s] 
[12/28 20:55:27    298s] ==To Place Non-Nested Objects==
[12/28 20:55:27    298s] Targets: 
[12/28 20:55:27    298s] Number of Total Targets: 0
[12/28 20:55:27    298s] 
[12/28 20:55:27    298s] ================== Finished Auto-Fence Creation ===============
[12/28 20:55:27    298s] *** Done Auto-Fence Creation, (cpu = 0:00:00.0, mem = 1444.6M, mem_delta = 11.5M) ***
[12/28 20:55:27    298s] End Auto fence creation 1.
[12/28 20:55:27    298s] MacroPlacer: Options: -pathConnWeight 1.000000 -constraints {} -bp 6 
[12/28 20:55:27    298s] MacroPlacer: Reading Data for Block Placer
[12/28 20:55:27    298s] MacroPlacer: total number of seeds contain macros: 3
[12/28 20:55:27    298s] MacroPlacer: total number of seeds:                3
[12/28 20:55:27    298s] MacroPlacer: total number of macros:               3
[12/28 20:55:27    298s] MacroPlacer: total number of clusters:             1
[12/28 20:55:27    298s] MacroPlacer: total number of ios:                  59
[12/28 20:55:27    298s] MacroPlacer: total number of nets:                 58
[12/28 20:55:27    298s] MacroPlacer: total number of keepouts:             0
[12/28 20:55:27    298s] MacroPlacer: total number of fences:               0
[12/28 20:55:27    298s] MacroPlacer: total number of fixed macros:         0
[12/28 20:55:27    298s] MacroPlacer:             24 2-pins nets
[12/28 20:55:27    298s] MacroPlacer:              0 3-pins nets
[12/28 20:55:27    298s] MacroPlacer:             10 4-pins nets
[12/28 20:55:27    298s] MacroPlacer:              0 5-pins nets
[12/28 20:55:27    298s] MacroPlacer: Merging nets.
[12/28 20:55:27    298s] MacroPlacer: total number of merged nets: 37
[12/28 20:55:27    298s] -maxRouteLayer is specified which turned on auto macro spacing estimation.
[12/28 20:55:27    298s] Macro spacing is determined by macro halo, ..., see documentation for details.
[12/28 20:55:27    298s] MacroPlacer: Finished data reading for Block Placer
[12/28 20:55:27    299s] ... in Multi-Level Module Mode...
[12/28 20:55:28    299s] Start generating contour.
[12/28 20:55:28    299s] Completed data preparation.
[12/28 20:55:28    299s] 
[12/28 20:55:28    299s] ================== Start to Place This Module ===============
[12/28 20:55:28    299s] 
[12/28 20:55:28    299s] ==== Design Information ====
[12/28 20:55:28    299s] Core site: (160080, 160720) - (990840, 987280)
[12/28 20:55:28    299s] Num of Blocks 3 (M: 3, F: 0, O: 0)
[12/28 20:55:28    299s] ...
[12/28 20:55:28    299s] Calling Macro Packer
[12/28 20:55:28    299s] ...
[12/28 20:55:28    299s] 	 Packing whole design.
[12/28 20:55:28    299s] 
[12/28 20:55:28    299s] == Macro Placement Stage 0 (3)==
[12/28 20:55:28    299s] 
[12/28 20:55:28    299s] == Macro Placement Stage 0 (2)==
[12/28 20:55:28    299s] 
[12/28 20:55:28    299s] == Macro Placement Stage 1 (2)==
[12/28 20:55:28    299s] 
[12/28 20:55:28    299s] ---Succeed on placing blocks!
[12/28 20:55:28    299s] *** Done Macro Placing, (cpu = 0:00:00.0, mem = 1476.6M, mem_delta = 0.0M) ***
[12/28 20:55:28    299s] Num of placed blocks:   3 / 3
[12/28 20:55:28    299s] Num of unplaced blocks: 0
[12/28 20:55:28    299s] 
[12/28 20:55:28    299s] ================== Done Placing This Module ===============
[12/28 20:55:28    299s] Placing Macro with -bp mode 6.
[12/28 20:55:28    299s] *** Done refineMacro, (cpu = 0:00:00.7, mem = 1476.6M, mem_delta = 32.0M) ***
[12/28 20:55:28    299s] $$$$ RefineAll Successacros
[12/28 20:55:28    299s] Iteration  6: Total net bbox = 6.138e+04 (3.72e+04 2.41e+04)
[12/28 20:55:28    299s]               Est.  stn bbox = 6.871e+04 (4.13e+04 2.74e+04)
[12/28 20:55:28    299s]               cpu = 0:00:01.2 real = 0:00:02.0 mem = 1476.6M
[12/28 20:55:28    299s] *** cost = 6.138e+04 (3.72e+04 2.41e+04) (cpu for global=0:00:01.2) real=455748:55:28***
[12/28 20:55:28    299s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1476.6M
[12/28 20:55:28    299s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1476.6M
[12/28 20:55:28    299s] Solver runtime cpu: 0:00:00.4 real: 0:00:00.4
[12/28 20:55:28    299s] Core Placement runtime cpu: 0:00:00.5 real: 0:00:01.0
[12/28 20:55:28    299s] *** Free Virtual Timing Model ...(mem=1476.6M)
[12/28 20:55:28    299s] checkFence: found no fence violation.
[12/28 20:55:28    299s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/28 20:55:28    299s] Checking routing tracks.....
[12/28 20:55:28    299s] Checking other grids.....
[12/28 20:55:28    299s] Checking FINFET Grid is on Manufacture Grid.....
[12/28 20:55:28    299s] Checking core/die box is on Grid.....
[12/28 20:55:28    299s] Checking snap rule ......
[12/28 20:55:28    299s] Checking Row is on grid......
[12/28 20:55:28    299s] Checking AreaIO row.....
[12/28 20:55:28    299s] Checking row out of die ...
[12/28 20:55:28    299s] Checking routing blockage.....
[12/28 20:55:28    299s] Checking components.....
[12/28 20:55:28    299s] **WARN: (IMPFP-10013):	Halo should be created around block mem_mem3 and snapping rules are not checked since it's width is not multiple of default tech site's width.
[12/28 20:55:28    299s] **WARN: (IMPFP-10013):	Halo should be created around block mem_mem3 and snapping rules are not checked since it's height is not multiple of default tech site's height.
[12/28 20:55:28    299s] **WARN: (IMPFP-10013):	Halo should be created around block mem_mem2 and snapping rules are not checked since it's width is not multiple of default tech site's width.
[12/28 20:55:28    299s] **WARN: (IMPFP-10013):	Halo should be created around block mem_mem2 and snapping rules are not checked since it's height is not multiple of default tech site's height.
[12/28 20:55:28    299s] **WARN: (IMPFP-10013):	Halo should be created around block mem_mem1 and snapping rules are not checked since it's width is not multiple of default tech site's width.
[12/28 20:55:28    299s] **WARN: (IMPFP-10013):	Halo should be created around block mem_mem1 and snapping rules are not checked since it's height is not multiple of default tech site's height.
[12/28 20:55:28    299s] Checking IO Pads out of die...
[12/28 20:55:28    299s] Checking constraints (guide/region/fence).....
[12/28 20:55:28    299s] Checking groups.....
[12/28 20:55:28    299s] 
[12/28 20:55:28    299s] Checking Preroutes.....
[12/28 20:55:28    299s] No. of regular pre-routes not on tracks : 0 
[12/28 20:55:28    299s] 
[12/28 20:55:28    299s] Reporting Utilizations.....
[12/28 20:55:28    299s] 
[12/28 20:55:28    299s] Core utilization  = 42.438811
[12/28 20:55:28    299s] Effective Utilizations
[12/28 20:55:28    299s] #spOpts: N=130 
[12/28 20:55:28    299s] All LLGs are deleted
[12/28 20:55:28    299s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1476.6M
[12/28 20:55:28    299s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1476.6M
[12/28 20:55:28    299s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1476.6M
[12/28 20:55:28    299s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1476.6M
[12/28 20:55:28    299s] Core basic site is TSM13SITE
[12/28 20:55:28    299s] Fast DP-INIT is on for default
[12/28 20:55:28    299s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/28 20:55:28    299s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.021, MEM:1476.6M
[12/28 20:55:28    299s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.022, MEM:1476.6M
[12/28 20:55:28    299s] Average module density = 0.841.
[12/28 20:55:28    299s] Density for the design = 0.841.
[12/28 20:55:28    299s]        = (stdcell_area 11263 sites (19118 um^2) + block_area 73793 sites (125257 um^2)) / alloc_area 101136 sites (171668 um^2).
[12/28 20:55:28    299s] Pin Density = 0.06200.
[12/28 20:55:28    299s]             = total # of pins 6270 / total area 101136.
[12/28 20:55:28    299s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1476.6M
[12/28 20:55:28    299s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1476.6M
[12/28 20:55:28    299s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/28 20:55:28    299s] 
[12/28 20:55:28    299s] *** Summary of all messages that are not suppressed in this session:
[12/28 20:55:28    299s] Severity  ID               Count  Summary                                  
[12/28 20:55:28    299s] WARNING   IMPFP-10013          6  Halo should be created around block %s a...
[12/28 20:55:28    299s] *** Message Summary: 6 warning(s), 0 error(s)
[12/28 20:55:28    299s] 
[12/28 20:55:33    299s] <CMD> zoomBox 7.76900 140.26300 559.78250 420.41900
[12/28 20:55:36    299s] <CMD> zoomBox -40.79200 115.66050 608.63600 445.25600
[12/28 20:55:37    299s] <CMD> zoomBox -97.92250 86.71650 666.11050 474.47600
[12/28 20:55:38    299s] <CMD> zoomBox -244.20750 12.60300 813.27800 549.29450
[12/28 20:55:39    299s] <CMD> zoomBox -337.23450 -34.52750 906.86600 596.87400
[12/28 20:56:41    304s] <CMD> getIoFlowFlag
[12/28 20:56:48    305s] <CMD> setIoFlowFlag 0
[12/28 20:56:48    305s] <CMD> floorPlan -site TSM13SITE -r 0.994944388271 0.3 80.04 80.36 80.04 80.36
[12/28 20:56:48    305s] Generated pitch 0.41 in METAL7 is different from 0.615 defined in technology file in preferred direction.
[12/28 20:56:48    305s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[12/28 20:56:48    305s] <CMD> uiSetTool select
[12/28 20:56:48    305s] <CMD> getIoFlowFlag
[12/28 20:56:48    305s] <CMD> fit
[12/28 20:56:57    305s] <CMD> ::mp::clearAllSeed
[12/28 20:56:57    305s] <CMD> setPlanDesignMode -effort high -incremental false -boundaryPlace true -fixPlacedMacros false -noColorize false
[12/28 20:56:57    305s] <CMD> planDesign
[12/28 20:56:57    305s] **WARN: (IMPAFP-9024):	planDesign is obsolete. This command will be removed from the next release.
[12/28 20:56:57    305s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1470.4M
[12/28 20:56:57    305s] Deleted 0 physical inst  (cell - / prefix -).
[12/28 20:56:57    305s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1470.4M
[12/28 20:56:57    305s] ***** New seed flow = 1. *****  
[12/28 20:56:57    305s] Ignore PD Guides: numIgnoredGuide = 0 
[12/28 20:56:57    305s] INFO: #ExclusiveGroups=0
[12/28 20:56:57    305s] INFO: There are no Exclusive Groups.
[12/28 20:56:57    305s] *** Starting "NanoPlace(TM) placement v#2 (mem=1470.4M)" ...
[12/28 20:56:59    308s] *** Build Buffered Sizing Timing Model
[12/28 20:56:59    308s] (cpu=0:00:02.0 mem=1470.4M) ***
[12/28 20:57:00    308s] *** Build Virtual Sizing Timing Model
[12/28 20:57:00    308s] (cpu=0:00:02.3 mem=1470.4M) ***
[12/28 20:57:00    308s] No user-set net weight.
[12/28 20:57:00    308s] Net fanout histogram:
[12/28 20:57:00    308s] 2		: 1009 (55.5%) nets
[12/28 20:57:00    308s] 3		: 422 (23.2%) nets
[12/28 20:57:00    308s] 4     -	14	: 357 (19.6%) nets
[12/28 20:57:00    308s] 15    -	39	: 30 (1.6%) nets
[12/28 20:57:00    308s] 40    -	79	: 0 (0.0%) nets
[12/28 20:57:00    308s] 80    -	159	: 0 (0.0%) nets
[12/28 20:57:00    308s] 160   -	319	: 1 (0.1%) nets
[12/28 20:57:00    308s] 320   -	639	: 0 (0.0%) nets
[12/28 20:57:00    308s] 640   -	1279	: 0 (0.0%) nets
[12/28 20:57:00    308s] 1280  -	2559	: 0 (0.0%) nets
[12/28 20:57:00    308s] 2560  -	5119	: 0 (0.0%) nets
[12/28 20:57:00    308s] 5120+		: 0 (0.0%) nets
[12/28 20:57:00    308s] no activity file in design. spp won't run.
[12/28 20:57:00    308s] Options: timingDriven clkGateAware pinGuide congEffort=auto gpeffort=medium 
[12/28 20:57:00    308s] #spOpts: N=130 
[12/28 20:57:00    308s] All LLGs are deleted
[12/28 20:57:00    308s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1470.4M
[12/28 20:57:00    308s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1470.4M
[12/28 20:57:00    308s] #std cell=1554 (0 fixed + 1554 movable) #buf cell=16 #inv cell=186 #block=3 (3 floating + 0 preplaced)
[12/28 20:57:00    308s] #ioInst=0 #net=1819 #term=6270 #term/net=3.45, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=59
[12/28 20:57:00    308s] stdCell: 1554 single + 0 double + 0 multi
[12/28 20:57:00    308s] Total standard cell length = 5.1810 (mm), area = 0.0191 (mm^2)
[12/28 20:57:00    308s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1470.4M
[12/28 20:57:00    308s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1470.4M
[12/28 20:57:00    308s] Core basic site is TSM13SITE
[12/28 20:57:00    308s] SiteArray: non-trimmed site array dimensions = 132 x 1073
[12/28 20:57:00    308s] SiteArray: use 675,840 bytes
[12/28 20:57:00    308s] SiteArray: current memory after site array memory allocation 1470.6M
[12/28 20:57:00    308s] SiteArray: FP blocked sites are writable
[12/28 20:57:00    308s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/28 20:57:00    308s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1470.6M
[12/28 20:57:00    308s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1470.6M
[12/28 20:57:00    308s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.022, MEM:1470.6M
[12/28 20:57:00    308s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.025, MEM:1470.6M
[12/28 20:57:00    308s] OPERPROF: Starting pre-place ADS at level 1, MEM:1470.6M
[12/28 20:57:00    308s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1470.6M
[12/28 20:57:00    308s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1470.6M
[12/28 20:57:00    308s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1470.6M
[12/28 20:57:00    308s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1470.6M
[12/28 20:57:00    308s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1470.6M
[12/28 20:57:00    308s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1470.6M
[12/28 20:57:00    308s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1470.6M
[12/28 20:57:00    308s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1470.6M
[12/28 20:57:00    308s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:1470.6M
[12/28 20:57:00    308s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.001, MEM:1470.6M
[12/28 20:57:00    308s] ADSU 0.080 -> 0.080. GS 29.520
[12/28 20:57:00    308s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.010, REAL:0.010, MEM:1470.6M
[12/28 20:57:00    308s] Average module density = 0.601.
[12/28 20:57:00    308s] Density for the design = 0.601.
[12/28 20:57:00    308s]        = (stdcell_area 11263 sites (19118 um^2) + block_area 73793 sites (125257 um^2)) / alloc_area 141636 sites (240413 um^2).
[12/28 20:57:00    308s] Pin Density = 0.04427.
[12/28 20:57:00    308s]             = total # of pins 6270 / total area 141636.
[12/28 20:57:00    308s] OPERPROF: Starting spMPad at level 1, MEM:1470.6M
[12/28 20:57:00    308s] OPERPROF:   Starting spContextMPad at level 2, MEM:1470.6M
[12/28 20:57:00    308s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1470.6M
[12/28 20:57:00    308s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1470.6M
[12/28 20:57:00    308s] Initial padding reaches pin density 0.188 for top
[12/28 20:57:00    308s] InitPadU 0.601 -> 0.775 for top
[12/28 20:57:00    308s] Fence Initialization: numPrefixFence = 0,  numAutoFence = 0, numPrefixGuide = 0  numAutoGuide = 0 numNoCon = 0 
[12/28 20:57:00    308s] === lastAutoLevel = 8 
[12/28 20:57:00    308s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1470.6M
[12/28 20:57:00    308s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.002, MEM:1470.6M
[12/28 20:57:00    308s] OPERPROF: Starting spInitNetWt at level 1, MEM:1470.6M
[12/28 20:57:00    308s] 0 delay mode for cte enabled initNetWt.
[12/28 20:57:00    308s] no activity file in design. spp won't run.
[12/28 20:57:00    308s] [spp] 0
[12/28 20:57:00    308s] [adp] 0:1:1:3
[12/28 20:57:00    308s] 0 delay mode for cte disabled initNetWt.
[12/28 20:57:00    308s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.060, REAL:0.056, MEM:1470.6M
[12/28 20:57:00    308s] OPERPROF: Starting npMain at level 1, MEM:1470.6M
[12/28 20:57:00    308s] Iteration  1: Total net bbox = 1.254e+04 (5.04e+03 7.51e+03)
[12/28 20:57:00    308s]               Est.  stn bbox = 1.469e+04 (5.98e+03 8.70e+03)
[12/28 20:57:00    308s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1432.6M
[12/28 20:57:00    308s] OPERPROF: Finished npMain at level 1, CPU:0.040, REAL:0.037, MEM:1432.6M
[12/28 20:57:00    308s] User specified -module_cluster_mode =  0 
[12/28 20:57:00    308s] OPERPROF: Starting npMain at level 1, MEM:1432.6M
[12/28 20:57:00    308s] Iteration  2: Total net bbox = 1.254e+04 (5.04e+03 7.51e+03)
[12/28 20:57:00    308s]               Est.  stn bbox = 1.469e+04 (5.98e+03 8.70e+03)
[12/28 20:57:00    308s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1432.6M
[12/28 20:57:00    308s] Iteration  3: Total net bbox = 1.271e+04 (5.11e+03 7.61e+03)
[12/28 20:57:00    308s]               Est.  stn bbox = 1.486e+04 (6.05e+03 8.81e+03)
[12/28 20:57:00    308s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1436.3M
[12/28 20:57:00    308s] OPERPROF: Finished npMain at level 1, CPU:0.030, REAL:0.034, MEM:1436.3M
[12/28 20:57:00    308s] OPERPROF: Starting npMain at level 1, MEM:1436.3M
[12/28 20:57:00    308s] Iteration  4: Total net bbox = 1.271e+04 (5.11e+03 7.61e+03)
[12/28 20:57:00    308s]               Est.  stn bbox = 1.486e+04 (6.05e+03 8.81e+03)
[12/28 20:57:00    308s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1436.3M
[12/28 20:57:00    308s] OPERPROF: Finished npMain at level 1, CPU:0.030, REAL:0.029, MEM:1436.3M
[12/28 20:57:00    308s] OPERPROF: Starting npMain at level 1, MEM:1436.3M
[12/28 20:57:00    309s] Iteration  5: Total net bbox = 2.976e+04 (1.32e+04 1.65e+04)
[12/28 20:57:00    309s]               Est.  stn bbox = 3.777e+04 (1.69e+04 2.09e+04)
[12/28 20:57:00    309s]               cpu = 0:00:00.5 real = 0:00:00.0 mem = 1436.3M
[12/28 20:57:00    309s] OPERPROF: Finished npMain at level 1, CPU:0.520, REAL:0.512, MEM:1436.3M
[12/28 20:57:01    309s] nrCritNet: 0.00% ( 0 / 1819 ) cutoffSlk: 214748364.7ps stdDelay: 35.2ps
[12/28 20:57:01    309s] Iteration  6: Total net bbox = 6.776e+04 (3.51e+04 3.27e+04)
[12/28 20:57:01    309s]               Est.  stn bbox = 7.712e+04 (3.95e+04 3.76e+04)
[12/28 20:57:01    309s]               cpu = 0:00:00.9 real = 0:00:01.0 mem = 1464.5M
[12/28 20:57:01    309s] OPERPROF: Starting npMain at level 1, MEM:1464.5M
[12/28 20:57:02    310s] OPERPROF: Finished npMain at level 1, CPU:1.030, REAL:1.005, MEM:1464.5M
[12/28 20:57:02    310s] Iteration  7: Total net bbox = 1.019e+05 (5.25e+04 4.94e+04)
[12/28 20:57:02    310s]               Est.  stn bbox = 1.177e+05 (6.04e+04 5.73e+04)
[12/28 20:57:02    310s]               cpu = 0:00:01.0 real = 0:00:01.0 mem = 1464.5M
[12/28 20:57:02    310s]  RelinkConst: Total constraint = 0, Relinked 0 constraints . 
[12/28 20:57:02    310s] User specified -fenceSpacing =  -1.0000 
[12/28 20:57:02    310s] User specified fence spacing: -1.0000 um
[12/28 20:57:02    310s] *** The nonConstraint instance area ratio is 0.340956 
[12/28 20:57:02    310s] *** The prefixed-fenceArea/coreBoxArea is 0.000000, The auto-ConstraintArea/coreBoxArea is 0.000000 
[12/28 20:57:02    310s] Start Auto fence creation, hasNoConInst = 1  .
[12/28 20:57:02    310s] 
[12/28 20:57:02    310s] ================== Start Auto-Fence Creation ==================
[12/28 20:57:02    310s] User define fence spacing: -1.0000 um
[12/28 20:57:02    310s] Number of Movable Guide      : 0
[12/28 20:57:02    310s] Number of Movable Region     : 0
[12/28 20:57:02    310s] Number of Movable Fence      : 0
[12/28 20:57:02    310s] Number of Movable Soft Guide : 0
[12/28 20:57:02    310s] Total Movable Objects        : 0 (non-group: 0, group: 0)
[12/28 20:57:02    310s] Total Prefixed Objects       : 0
[12/28 20:57:02    310s] Total Partition Cut Objects  : 0
[12/28 20:57:02    310s] 
[12/28 20:57:02    310s] 
[12/28 20:57:02    310s] 
[12/28 20:57:02    310s] Number of Nested Objects    : 0
[12/28 20:57:02    310s] Number of Non-Nested Objects: 0
[12/28 20:57:02    310s] Number of Nested Sets       : 0
[12/28 20:57:02    310s] Number of Master&Clone Pairs: 0
[12/28 20:57:02    310s] 
[12/28 20:57:02    310s] Fence Spacing: 2.0000 um
[12/28 20:57:02    310s] Snap Spacing: X(0.4600 um), Y(3.6900 um)
[12/28 20:57:02    310s] Fence2Core Spaceing: 0.0000 um
[12/28 20:57:02    310s] 
[12/28 20:57:02    310s] ==== Design Information ====
[12/28 20:57:02    310s] Core site: (160080, 160720) - (1147240, 1134880)
[12/28 20:57:02    310s] Design Whitespace% : 100.00%
[12/28 20:57:02    310s] Maximum Logical Level: 0
[12/28 20:57:02    310s] Has Non-constraint Instance: 1
[12/28 20:57:02    310s] Allow Disjoint Whitespace: 0
[12/28 20:57:02    310s] 
[12/28 20:57:02    310s] ==To Place Non-Nested Objects==
[12/28 20:57:02    310s] Targets: 
[12/28 20:57:02    310s] Number of Total Targets: 0
[12/28 20:57:02    310s] 
[12/28 20:57:02    310s] ================== Finished Auto-Fence Creation ===============
[12/28 20:57:02    310s] *** Done Auto-Fence Creation, (cpu = 0:00:00.0, mem = 1464.5M, mem_delta = 0.0M) ***
[12/28 20:57:02    310s] End Auto fence creation 1.
[12/28 20:57:02    310s] MacroPlacer: Options: -pathConnWeight 1.000000 -constraints {} -bp 6 
[12/28 20:57:02    310s] MacroPlacer: Reading Data for Block Placer
[12/28 20:57:02    310s] MacroPlacer: total number of seeds contain macros: 3
[12/28 20:57:02    310s] MacroPlacer: total number of seeds:                3
[12/28 20:57:02    310s] MacroPlacer: total number of macros:               3
[12/28 20:57:02    310s] MacroPlacer: total number of clusters:             1
[12/28 20:57:02    310s] MacroPlacer: total number of ios:                  59
[12/28 20:57:02    310s] MacroPlacer: total number of nets:                 57
[12/28 20:57:02    310s] MacroPlacer: total number of keepouts:             0
[12/28 20:57:02    310s] MacroPlacer: total number of fences:               0
[12/28 20:57:02    310s] MacroPlacer: total number of fixed macros:         0
[12/28 20:57:02    310s] MacroPlacer:             24 2-pins nets
[12/28 20:57:02    310s] MacroPlacer:              0 3-pins nets
[12/28 20:57:02    310s] MacroPlacer:              9 4-pins nets
[12/28 20:57:02    310s] MacroPlacer:              0 5-pins nets
[12/28 20:57:02    310s] MacroPlacer: Merging nets.
[12/28 20:57:02    310s] MacroPlacer: total number of merged nets: 36
[12/28 20:57:02    310s] -maxRouteLayer is specified which turned on auto macro spacing estimation.
[12/28 20:57:02    310s] Macro spacing is determined by macro halo, ..., see documentation for details.
[12/28 20:57:02    310s] MacroPlacer: Finished data reading for Block Placer
[12/28 20:57:02    311s] ... in Multi-Level Module Mode...
[12/28 20:57:02    311s] Start generating contour.
[12/28 20:57:02    311s] Completed data preparation.
[12/28 20:57:02    311s] 
[12/28 20:57:02    311s] ================== Start to Place This Module ===============
[12/28 20:57:02    311s] 
[12/28 20:57:02    311s] ==== Design Information ====
[12/28 20:57:02    311s] Core site: (160080, 160720) - (1147240, 1134880)
[12/28 20:57:02    311s] Num of Blocks 3 (M: 3, F: 0, O: 0)
[12/28 20:57:03    311s] ...
[12/28 20:57:03    311s] Calling Macro Packer
[12/28 20:57:03    311s] ...
[12/28 20:57:03    311s] 	 Packing whole design.
[12/28 20:57:03    311s] 
[12/28 20:57:03    311s] == Macro Placement Stage 0 (3)==
[12/28 20:57:03    311s] 
[12/28 20:57:03    311s] == Macro Placement Stage 0 (1)==
[12/28 20:57:03    311s] 
[12/28 20:57:03    311s] == Macro Placement Stage 1 (1)==
[12/28 20:57:03    311s] 
[12/28 20:57:03    311s] ---Succeed on placing blocks!
[12/28 20:57:03    311s] *** Done Macro Placing, (cpu = 0:00:00.0, mem = 1496.5M, mem_delta = 0.0M) ***
[12/28 20:57:03    311s] Num of placed blocks:   3 / 3
[12/28 20:57:03    311s] Num of unplaced blocks: 0
[12/28 20:57:03    311s] 
[12/28 20:57:03    311s] ================== Done Placing This Module ===============
[12/28 20:57:03    311s] Placing Macro with -bp mode 6.
[12/28 20:57:03    311s] *** Done refineMacro, (cpu = 0:00:00.7, mem = 1496.5M, mem_delta = 32.0M) ***
[12/28 20:57:03    311s] $$$$ RefineAll Successacros
[12/28 20:57:03    311s] Iteration  8: Total net bbox = 1.066e+05 (5.47e+04 5.19e+04)
[12/28 20:57:03    311s]               Est.  stn bbox = 1.227e+05 (6.28e+04 5.99e+04)
[12/28 20:57:03    311s]               cpu = 0:00:02.7 real = 0:00:03.0 mem = 1496.5M
[12/28 20:57:03    311s] *** cost = 1.066e+05 (5.47e+04 5.19e+04) (cpu for global=0:00:02.7) real=455748:57:03***
[12/28 20:57:03    311s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1496.5M
[12/28 20:57:03    311s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1496.5M
[12/28 20:57:03    311s] Solver runtime cpu: 0:00:01.5 real: 0:00:01.4
[12/28 20:57:03    311s] Core Placement runtime cpu: 0:00:01.7 real: 0:00:01.0
[12/28 20:57:03    311s] *** Free Virtual Timing Model ...(mem=1496.5M)
[12/28 20:57:03    311s] checkFence: found no fence violation.
[12/28 20:57:03    311s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/28 20:57:03    311s] Checking routing tracks.....
[12/28 20:57:03    311s] Checking other grids.....
[12/28 20:57:03    311s] Checking FINFET Grid is on Manufacture Grid.....
[12/28 20:57:03    311s] Checking core/die box is on Grid.....
[12/28 20:57:03    311s] Checking snap rule ......
[12/28 20:57:03    311s] Checking Row is on grid......
[12/28 20:57:03    311s] Checking AreaIO row.....
[12/28 20:57:03    311s] Checking row out of die ...
[12/28 20:57:03    311s] Checking routing blockage.....
[12/28 20:57:03    311s] Checking components.....
[12/28 20:57:03    311s] **WARN: (IMPFP-10013):	Halo should be created around block mem_mem3 and snapping rules are not checked since it's width is not multiple of default tech site's width.
[12/28 20:57:03    311s] **WARN: (IMPFP-10013):	Halo should be created around block mem_mem3 and snapping rules are not checked since it's height is not multiple of default tech site's height.
[12/28 20:57:03    311s] **WARN: (IMPFP-10013):	Halo should be created around block mem_mem2 and snapping rules are not checked since it's width is not multiple of default tech site's width.
[12/28 20:57:03    311s] **WARN: (IMPFP-10013):	Halo should be created around block mem_mem2 and snapping rules are not checked since it's height is not multiple of default tech site's height.
[12/28 20:57:03    311s] **WARN: (IMPFP-10013):	Halo should be created around block mem_mem1 and snapping rules are not checked since it's width is not multiple of default tech site's width.
[12/28 20:57:03    311s] **WARN: (IMPFP-10013):	Halo should be created around block mem_mem1 and snapping rules are not checked since it's height is not multiple of default tech site's height.
[12/28 20:57:03    311s] Checking IO Pads out of die...
[12/28 20:57:03    311s] Checking constraints (guide/region/fence).....
[12/28 20:57:03    311s] Checking groups.....
[12/28 20:57:03    311s] 
[12/28 20:57:03    311s] Checking Preroutes.....
[12/28 20:57:03    311s] No. of regular pre-routes not on tracks : 0 
[12/28 20:57:03    311s] 
[12/28 20:57:03    311s] Reporting Utilizations.....
[12/28 20:57:03    311s] 
[12/28 20:57:03    311s] Core utilization  = 30.303677
[12/28 20:57:03    311s] Effective Utilizations
[12/28 20:57:03    311s] #spOpts: N=130 
[12/28 20:57:03    311s] All LLGs are deleted
[12/28 20:57:03    311s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1482.3M
[12/28 20:57:03    311s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1482.3M
[12/28 20:57:03    311s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1482.3M
[12/28 20:57:03    311s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1482.3M
[12/28 20:57:03    311s] Core basic site is TSM13SITE
[12/28 20:57:03    311s] Fast DP-INIT is on for default
[12/28 20:57:03    311s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/28 20:57:03    311s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.510, REAL:0.513, MEM:1482.3M
[12/28 20:57:03    311s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.520, REAL:0.514, MEM:1482.3M
[12/28 20:57:03    311s] Average module density = 0.601.
[12/28 20:57:03    311s] Density for the design = 0.601.
[12/28 20:57:03    311s]        = (stdcell_area 11263 sites (19118 um^2) + block_area 73793 sites (125257 um^2)) / alloc_area 141636 sites (240413 um^2).
[12/28 20:57:03    311s] Pin Density = 0.04427.
[12/28 20:57:03    311s]             = total # of pins 6270 / total area 141636.
[12/28 20:57:03    311s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1482.3M
[12/28 20:57:03    311s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1482.3M
[12/28 20:57:03    311s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/28 20:57:03    311s] 
[12/28 20:57:03    311s] *** Summary of all messages that are not suppressed in this session:
[12/28 20:57:03    311s] Severity  ID               Count  Summary                                  
[12/28 20:57:03    311s] WARNING   IMPFP-10013          6  Halo should be created around block %s a...
[12/28 20:57:03    311s] *** Message Summary: 6 warning(s), 0 error(s)
[12/28 20:57:03    311s] 
[12/28 20:57:24    313s] <CMD> addHaloToBlock {30 30 30 30} -allBlock
[12/28 20:57:51    316s] <CMD> saveDesign ipdc/floorplan
[12/28 20:57:51    317s] #% Begin save design ... (date=12/28 20:57:51, mem=980.5M)
[12/28 20:57:51    317s] % Begin Save ccopt configuration ... (date=12/28 20:57:51, mem=980.5M)
[12/28 20:57:51    317s] % End Save ccopt configuration ... (date=12/28 20:57:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=980.7M, current mem=980.7M)
[12/28 20:57:51    317s] % Begin Save netlist data ... (date=12/28 20:57:51, mem=980.7M)
[12/28 20:57:51    317s] Writing Binary DB to ipdc/floorplan.dat.tmp/ipdc.v.bin in single-threaded mode...
[12/28 20:57:51    317s] % End Save netlist data ... (date=12/28 20:57:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=980.7M, current mem=980.7M)
[12/28 20:57:51    317s] Saving symbol-table file ...
[12/28 20:57:52    317s] Saving congestion map file ipdc/floorplan.dat.tmp/ipdc.route.congmap.gz ...
[12/28 20:57:52    317s] % Begin Save AAE data ... (date=12/28 20:57:52, mem=981.0M)
[12/28 20:57:52    317s] Saving AAE Data ...
[12/28 20:57:52    317s] % End Save AAE data ... (date=12/28 20:57:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=981.0M, current mem=981.0M)
[12/28 20:57:52    317s] Saving preference file ipdc/floorplan.dat.tmp/gui.pref.tcl ...
[12/28 20:57:52    317s] Saving mode setting ...
[12/28 20:57:52    317s] Saving global file ...
[12/28 20:57:52    317s] % Begin Save floorplan data ... (date=12/28 20:57:52, mem=981.5M)
[12/28 20:57:52    317s] Saving floorplan file ...
[12/28 20:57:52    317s] % End Save floorplan data ... (date=12/28 20:57:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=981.5M, current mem=981.5M)
[12/28 20:57:52    317s] Saving PG file ipdc/floorplan.dat.tmp/ipdc.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Tue Dec 28 20:57:52 2021)
[12/28 20:57:52    317s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1443.8M) ***
[12/28 20:57:52    317s] Saving Drc markers ...
[12/28 20:57:52    317s] ... No Drc file written since there is no markers found.
[12/28 20:57:52    317s] % Begin Save placement data ... (date=12/28 20:57:52, mem=981.5M)
[12/28 20:57:52    317s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/28 20:57:52    317s] Save Adaptive View Pruning View Names to Binary file
[12/28 20:57:52    317s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1446.8M) ***
[12/28 20:57:53    317s] % End Save placement data ... (date=12/28 20:57:52, total cpu=0:00:00.0, real=0:00:01.0, peak res=981.5M, current mem=981.5M)
[12/28 20:57:53    317s] % Begin Save routing data ... (date=12/28 20:57:53, mem=981.5M)
[12/28 20:57:53    317s] Saving route file ...
[12/28 20:57:53    317s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1443.8M) ***
[12/28 20:57:53    317s] % End Save routing data ... (date=12/28 20:57:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=981.7M, current mem=981.7M)
[12/28 20:57:53    317s] Saving property file ipdc/floorplan.dat.tmp/ipdc.prop
[12/28 20:57:53    317s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1446.8M) ***
[12/28 20:57:53    317s] % Begin Save power constraints data ... (date=12/28 20:57:53, mem=981.7M)
[12/28 20:57:53    317s] % End Save power constraints data ... (date=12/28 20:57:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=981.7M, current mem=981.7M)
[12/28 20:57:57    321s] Generated self-contained design floorplan.dat.tmp
[12/28 20:57:57    321s] #% End save design ... (date=12/28 20:57:57, total cpu=0:00:04.4, real=0:00:06.0, peak res=983.2M, current mem=983.2M)
[12/28 20:57:57    321s] *** Message Summary: 0 warning(s), 0 error(s)
[12/28 20:57:57    321s] 
[12/28 20:58:49    325s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer METAL8 -stacked_via_bottom_layer METAL1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[12/28 20:58:49    325s] The ring targets are set to core/block ring wires.
[12/28 20:58:49    325s] addRing command will consider rows while creating rings.
[12/28 20:58:49    325s] addRing command will disallow rings to go over rows.
[12/28 20:58:49    325s] addRing command will ignore shorts while creating rings.
[12/28 20:58:49    325s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top METAL3 bottom METAL3 left METAL2 right METAL2} -width {top 8 bottom 8 left 8 right 8} -spacing {top 0.24 bottom 0.24 left 0.24 right 0.24} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None -use_wire_group 1 -use_wire_group_bits 4 -use_interleaving_wire_group 1
[12/28 20:58:49    325s] 
[12/28 20:58:49    325s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1458.6M)
[12/28 20:58:49    325s] Ring generation is complete.
[12/28 20:58:49    325s] vias are now being generated.
[12/28 20:58:49    325s] addRing created 32 wires.
[12/28 20:58:49    325s] ViaGen created 128 vias, deleted 0 via to avoid violation.
[12/28 20:58:49    325s] +--------+----------------+----------------+
[12/28 20:58:49    325s] |  Layer |     Created    |     Deleted    |
[12/28 20:58:49    325s] +--------+----------------+----------------+
[12/28 20:58:49    325s] | METAL2 |       16       |       NA       |
[12/28 20:58:49    325s] |  VIA23 |       128      |        0       |
[12/28 20:58:49    325s] | METAL3 |       16       |       NA       |
[12/28 20:58:49    325s] +--------+----------------+----------------+
[12/28 20:58:59    326s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer METAL8 -stacked_via_bottom_layer METAL1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[12/28 20:58:59    326s] The ring targets are set to core/block ring wires.
[12/28 20:58:59    326s] addRing command will consider rows while creating rings.
[12/28 20:58:59    326s] addRing command will disallow rings to go over rows.
[12/28 20:58:59    326s] addRing command will ignore shorts while creating rings.
[12/28 20:58:59    326s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top METAL3 bottom METAL3 left METAL2 right METAL2} -width {top 8 bottom 8 left 8 right 8} -spacing {top 0.24 bottom 0.24 left 0.24 right 0.24} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None -use_wire_group 1 -use_wire_group_bits 4 -use_interleaving_wire_group 1
[12/28 20:58:59    326s] 
[12/28 20:58:59    326s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1458.6M)
[12/28 20:58:59    326s] Ring generation is complete.
[12/28 20:59:19    328s] <CMD> setSrouteMode -viaConnectToShape { ring }
[12/28 20:59:19    328s] <CMD> sroute -connect { padPin } -layerChangeRange { METAL1(1) METAL8(8) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -allowJogging 1 -crossoverViaLayerRange { METAL1(1) METAL8(8) } -nets { VDD VSS } -allowLayerChange 1 -targetViaLayerRange { METAL1(1) METAL8(8) }
[12/28 20:59:19    328s] **WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[12/28 20:59:19    328s] *** Begin SPECIAL ROUTE on Tue Dec 28 20:59:19 2021 ***
[12/28 20:59:19    328s] SPECIAL ROUTE ran on directory: /home/raid7_1/userd/d10013/CVSD/hw5/APR
[12/28 20:59:19    328s] SPECIAL ROUTE ran on machine: cad29 (Linux 2.6.32-754.27.1.el6.x86_64 Xeon 2.30Ghz)
[12/28 20:59:19    328s] 
[12/28 20:59:19    328s] Begin option processing ...
[12/28 20:59:19    328s] srouteConnectPowerBump set to false
[12/28 20:59:19    328s] routeSelectNet set to "VDD VSS"
[12/28 20:59:19    328s] routeSpecial set to true
[12/28 20:59:19    328s] srouteBottomLayerLimit set to 1
[12/28 20:59:19    328s] srouteBottomTargetLayerLimit set to 1
[12/28 20:59:19    328s] srouteConnectBlockPin set to false
[12/28 20:59:19    328s] srouteConnectConverterPin set to false
[12/28 20:59:19    328s] srouteConnectCorePin set to false
[12/28 20:59:19    328s] srouteConnectStripe set to false
[12/28 20:59:19    328s] srouteCrossoverViaBottomLayer set to 1
[12/28 20:59:19    328s] srouteCrossoverViaTopLayer set to 8
[12/28 20:59:19    328s] srouteFollowCorePinEnd set to 3
[12/28 20:59:19    328s] srouteFollowPadPin set to false
[12/28 20:59:19    328s] srouteJogControl set to "preferWithChanges differentLayer"
[12/28 20:59:19    328s] srouteNoViaOnWireShape set to "padring stripe blockring blockpin coverpin noshape blockwire corewire followpin iowire"
[12/28 20:59:19    328s] sroutePadPinAllPorts set to true
[12/28 20:59:19    328s] sroutePreserveExistingRoutes set to true
[12/28 20:59:19    328s] srouteRoutePowerBarPortOnBothDir set to true
[12/28 20:59:19    328s] srouteStopBlockPin set to "nearestTarget"
[12/28 20:59:19    328s] srouteTopLayerLimit set to 8
[12/28 20:59:19    328s] srouteTopTargetLayerLimit set to 8
[12/28 20:59:19    328s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2486.00 megs.
[12/28 20:59:19    328s] 
[12/28 20:59:19    328s] Reading DB technology information...
[12/28 20:59:19    328s] Finished reading DB technology information.
[12/28 20:59:19    328s] Reading floorplan and netlist information...
[12/28 20:59:19    328s] Finished reading floorplan and netlist information.
[12/28 20:59:19    328s] Read in 16 layers, 8 routing layers, 1 overlap layer
[12/28 20:59:19    328s] Read in 104 macros, 104 used
[12/28 20:59:19    328s] Read in 106 components
[12/28 20:59:19    328s]   103 core components: 103 unplaced, 0 placed, 0 fixed
[12/28 20:59:19    328s]   3 block/ring components: 0 unplaced, 3 placed, 0 fixed
[12/28 20:59:19    328s] Read in 59 logical pins
[12/28 20:59:19    328s] Read in 3 blockages
[12/28 20:59:19    328s] Read in 59 nets
[12/28 20:59:19    328s] Read in 2 special nets, 2 routed
[12/28 20:59:19    328s] Read in 212 terminals
[12/28 20:59:19    328s] 2 nets selected.
[12/28 20:59:19    328s] 
[12/28 20:59:19    328s] Begin power routing ...
[12/28 20:59:19    328s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[12/28 20:59:19    328s] Type 'man IMPSR-1256' for more detail.
[12/28 20:59:19    328s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[12/28 20:59:19    328s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[12/28 20:59:19    328s] Type 'man IMPSR-1256' for more detail.
[12/28 20:59:19    328s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[12/28 20:59:19    328s]   Number of IO ports routed: 0
[12/28 20:59:19    328s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2488.00 megs.
[12/28 20:59:19    328s] 
[12/28 20:59:19    328s] 
[12/28 20:59:19    328s] 
[12/28 20:59:19    328s]  Begin updating DB with routing results ...
[12/28 20:59:19    328s]  Updating DB with 0 via definition ...
[12/28 20:59:19    328s] sroute created 0 wire.
[12/28 20:59:19    328s] ViaGen created 0 via, deleted 0 via to avoid violation.
[12/28 20:59:43    329s] <CMD> saveDesign ipdc/powerring
[12/28 20:59:43    330s] #% Begin save design ... (date=12/28 20:59:43, mem=983.1M)
[12/28 20:59:43    330s] % Begin Save ccopt configuration ... (date=12/28 20:59:43, mem=983.1M)
[12/28 20:59:43    330s] % End Save ccopt configuration ... (date=12/28 20:59:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=983.2M, current mem=983.2M)
[12/28 20:59:43    330s] % Begin Save netlist data ... (date=12/28 20:59:43, mem=983.2M)
[12/28 20:59:43    330s] Writing Binary DB to ipdc/powerring.dat.tmp/ipdc.v.bin in single-threaded mode...
[12/28 20:59:43    330s] % End Save netlist data ... (date=12/28 20:59:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=983.2M, current mem=983.2M)
[12/28 20:59:43    330s] Saving symbol-table file ...
[12/28 20:59:43    330s] Saving congestion map file ipdc/powerring.dat.tmp/ipdc.route.congmap.gz ...
[12/28 20:59:43    330s] % Begin Save AAE data ... (date=12/28 20:59:43, mem=983.2M)
[12/28 20:59:43    330s] Saving AAE Data ...
[12/28 20:59:43    330s] % End Save AAE data ... (date=12/28 20:59:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=983.2M, current mem=983.2M)
[12/28 20:59:49    335s] Saving preference file ipdc/powerring.dat.tmp/gui.pref.tcl ...
[12/28 20:59:49    335s] Saving mode setting ...
[12/28 20:59:49    335s] Saving global file ...
[12/28 20:59:49    335s] % Begin Save floorplan data ... (date=12/28 20:59:49, mem=983.3M)
[12/28 20:59:49    335s] Saving floorplan file ...
[12/28 20:59:49    335s] % End Save floorplan data ... (date=12/28 20:59:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=983.3M, current mem=983.3M)
[12/28 20:59:49    335s] Saving PG file ipdc/powerring.dat.tmp/ipdc.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Tue Dec 28 20:59:49 2021)
[12/28 20:59:49    335s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1449.1M) ***
[12/28 20:59:49    335s] Saving Drc markers ...
[12/28 20:59:49    335s] ... No Drc file written since there is no markers found.
[12/28 20:59:49    335s] % Begin Save placement data ... (date=12/28 20:59:49, mem=983.3M)
[12/28 20:59:49    335s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/28 20:59:49    335s] Save Adaptive View Pruning View Names to Binary file
[12/28 20:59:49    335s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1452.1M) ***
[12/28 20:59:49    335s] % End Save placement data ... (date=12/28 20:59:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=983.3M, current mem=983.3M)
[12/28 20:59:49    335s] % Begin Save routing data ... (date=12/28 20:59:49, mem=983.3M)
[12/28 20:59:49    335s] Saving route file ...
[12/28 20:59:49    335s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1449.1M) ***
[12/28 20:59:49    335s] % End Save routing data ... (date=12/28 20:59:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=983.3M, current mem=983.3M)
[12/28 20:59:49    335s] Saving property file ipdc/powerring.dat.tmp/ipdc.prop
[12/28 20:59:49    335s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1452.1M) ***
[12/28 20:59:49    335s] % Begin Save power constraints data ... (date=12/28 20:59:49, mem=983.3M)
[12/28 20:59:49    335s] % End Save power constraints data ... (date=12/28 20:59:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=983.3M, current mem=983.3M)
[12/28 20:59:54    339s] Generated self-contained design powerring.dat.tmp
[12/28 20:59:54    339s] #% End save design ... (date=12/28 20:59:54, total cpu=0:00:09.7, real=0:00:11.0, peak res=984.1M, current mem=984.1M)
[12/28 20:59:54    339s] *** Message Summary: 0 warning(s), 0 error(s)
[12/28 20:59:54    339s] 
[12/28 21:01:11    347s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer METAL8 -stacked_via_bottom_layer METAL1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[12/28 21:01:11    347s] addStripe will allow jog to connect padcore ring and block ring.
[12/28 21:01:11    347s] 
[12/28 21:01:11    347s] Stripes will stop at the boundary of the specified area.
[12/28 21:01:11    347s] When breaking rings, the power planner will consider the existence of blocks.
[12/28 21:01:11    347s] Stripes will not extend to closest target.
[12/28 21:01:11    347s] The power planner will set stripe antenna targets to none (no trimming allowed).
[12/28 21:01:11    347s] Stripes will not be created over regions without power planning wires.
[12/28 21:01:11    347s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[12/28 21:01:11    347s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[12/28 21:01:11    347s] Offset for stripe breaking is set to 0.
[12/28 21:01:11    347s] <CMD> addStripe -nets {VDD VSS} -layer METAL4 -direction vertical -width 2 -spacing 0.24 -set_to_set_distance 100 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit METAL8 -padcore_ring_bottom_layer_limit METAL1 -block_ring_top_layer_limit METAL8 -block_ring_bottom_layer_limit METAL1 -use_wire_group 0 -snap_wire_center_to_grid None
[12/28 21:01:11    347s] 
[12/28 21:01:11    347s] Initialize fgc environment(mem: 1460.8M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1460.8M)
[12/28 21:01:11    347s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1460.8M)
[12/28 21:01:11    347s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1460.8M)
[12/28 21:01:11    347s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1460.8M)
[12/28 21:01:11    347s] Starting stripe generation ...
[12/28 21:01:11    347s] Non-Default Mode Option Settings :
[12/28 21:01:11    347s]   NONE
[12/28 21:01:11    347s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA34 at (482.28, 112.96) (482.43, 114.96).
[12/28 21:01:11    347s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA34 at (482.28, 532.84) (482.43, 534.84).
[12/28 21:01:11    347s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA45 at (482.28, 112.96) (482.43, 114.96).
[12/28 21:01:11    347s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA45 at (482.28, 112.96) (482.43, 114.96).
[12/28 21:01:11    347s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA45 at (482.28, 112.96) (482.43, 114.96).
[12/28 21:01:11    347s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA45 at (482.28, 112.96) (482.43, 114.96).
[12/28 21:01:11    347s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA45 at (482.28, 532.84) (482.43, 534.84).
[12/28 21:01:11    347s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA45 at (482.28, 532.84) (482.43, 534.84).
[12/28 21:01:11    347s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA45 at (482.28, 532.84) (482.43, 534.84).
[12/28 21:01:11    347s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA45 at (482.28, 532.84) (482.43, 534.84).
[12/28 21:01:11    347s] Stripe generation is complete.
[12/28 21:01:11    347s] vias are now being generated.
[12/28 21:01:11    347s] addStripe created 24 wires.
[12/28 21:01:11    347s] ViaGen created 104 vias, deleted 0 via to avoid violation.
[12/28 21:01:11    347s] +--------+----------------+----------------+
[12/28 21:01:11    347s] |  Layer |     Created    |     Deleted    |
[12/28 21:01:11    347s] +--------+----------------+----------------+
[12/28 21:01:11    347s] | METAL2 |        2       |       NA       |
[12/28 21:01:11    347s] |  VIA23 |        4       |        0       |
[12/28 21:01:11    347s] |  VIA34 |       88       |        0       |
[12/28 21:01:11    347s] | METAL4 |       16       |       NA       |
[12/28 21:01:11    347s] |  VIA45 |       12       |        0       |
[12/28 21:01:11    347s] | METAL5 |        6       |       NA       |
[12/28 21:01:11    347s] +--------+----------------+----------------+
[12/28 21:01:26    348s] <CMD> undo
[12/28 21:01:34    348s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer METAL8 -stacked_via_bottom_layer METAL1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[12/28 21:01:34    348s] addStripe will allow jog to connect padcore ring and block ring.
[12/28 21:01:34    348s] 
[12/28 21:01:34    348s] Stripes will stop at the boundary of the specified area.
[12/28 21:01:34    348s] When breaking rings, the power planner will consider the existence of blocks.
[12/28 21:01:34    348s] Stripes will not extend to closest target.
[12/28 21:01:34    348s] The power planner will set stripe antenna targets to none (no trimming allowed).
[12/28 21:01:34    348s] Stripes will not be created over regions without power planning wires.
[12/28 21:01:34    348s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[12/28 21:01:34    348s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[12/28 21:01:34    348s] Offset for stripe breaking is set to 0.
[12/28 21:01:34    348s] <CMD> addStripe -nets {VDD VSS} -layer METAL4 -direction vertical -width 2 -spacing 0.24 -set_to_set_distance 150 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit METAL8 -padcore_ring_bottom_layer_limit METAL1 -block_ring_top_layer_limit METAL8 -block_ring_bottom_layer_limit METAL1 -use_wire_group 0 -snap_wire_center_to_grid None
[12/28 21:01:34    348s] 
[12/28 21:01:34    348s] Initialize fgc environment(mem: 1466.2M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1466.2M)
[12/28 21:01:34    348s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1466.2M)
[12/28 21:01:34    348s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1466.2M)
[12/28 21:01:34    348s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1466.2M)
[12/28 21:01:34    348s] Starting stripe generation ...
[12/28 21:01:34    348s] Non-Default Mode Option Settings :
[12/28 21:01:34    348s]   NONE
[12/28 21:01:35    348s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA34 at (534.09, 112.96) (534.11, 114.96).
[12/28 21:01:35    348s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA34 at (534.09, 532.84) (534.11, 534.84).
[12/28 21:01:35    348s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer METAL4 at (534.09, 112.96) (534.11, 114.96).
[12/28 21:01:35    348s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer METAL4 at (534.09, 112.96) (534.11, 114.96).
[12/28 21:01:35    348s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer METAL4 at (534.09, 112.96) (534.11, 114.96).
[12/28 21:01:35    348s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer METAL4 at (534.09, 112.96) (534.11, 114.96).
[12/28 21:01:35    348s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer METAL4 at (534.09, 532.84) (534.11, 534.84).
[12/28 21:01:35    348s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer METAL4 at (534.09, 532.84) (534.11, 534.84).
[12/28 21:01:35    348s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer METAL4 at (534.09, 532.84) (534.11, 534.84).
[12/28 21:01:35    348s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer METAL4 at (534.09, 532.84) (534.11, 534.84).
[12/28 21:01:35    348s] Stripe generation is complete.
[12/28 21:01:35    348s] vias are now being generated.
[12/28 21:01:35    348s] addStripe created 24 wires.
[12/28 21:01:35    348s] ViaGen created 92 vias, deleted 0 via to avoid violation.
[12/28 21:01:35    348s] +--------+----------------+----------------+
[12/28 21:01:35    348s] |  Layer |     Created    |     Deleted    |
[12/28 21:01:35    348s] +--------+----------------+----------------+
[12/28 21:01:35    348s] | METAL2 |        2       |       NA       |
[12/28 21:01:35    348s] |  VIA23 |        4       |        0       |
[12/28 21:01:35    348s] |  VIA34 |       72       |        0       |
[12/28 21:01:35    348s] | METAL4 |       14       |       NA       |
[12/28 21:01:35    348s] |  VIA45 |       16       |        0       |
[12/28 21:01:35    348s] | METAL5 |        8       |       NA       |
[12/28 21:01:35    348s] +--------+----------------+----------------+
[12/28 21:01:55    350s] <CMD> undo
[12/28 21:01:57    350s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer METAL8 -stacked_via_bottom_layer METAL1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[12/28 21:01:57    350s] addStripe will allow jog to connect padcore ring and block ring.
[12/28 21:01:57    350s] 
[12/28 21:01:57    350s] Stripes will stop at the boundary of the specified area.
[12/28 21:01:57    350s] When breaking rings, the power planner will consider the existence of blocks.
[12/28 21:01:57    350s] Stripes will not extend to closest target.
[12/28 21:01:57    350s] The power planner will set stripe antenna targets to none (no trimming allowed).
[12/28 21:01:57    350s] Stripes will not be created over regions without power planning wires.
[12/28 21:01:57    350s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[12/28 21:01:57    350s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[12/28 21:01:57    350s] Offset for stripe breaking is set to 0.
[12/28 21:01:57    350s] <CMD> addStripe -nets {VDD VSS} -layer METAL4 -direction vertical -width 2 -spacing 0.24 -set_to_set_distance 180 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit METAL8 -padcore_ring_bottom_layer_limit METAL1 -block_ring_top_layer_limit METAL8 -block_ring_bottom_layer_limit METAL1 -use_wire_group 0 -snap_wire_center_to_grid None
[12/28 21:01:57    350s] 
[12/28 21:01:57    350s] Initialize fgc environment(mem: 1466.2M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1466.2M)
[12/28 21:01:57    350s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1466.2M)
[12/28 21:01:57    350s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1466.2M)
[12/28 21:01:57    350s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1466.2M)
[12/28 21:01:57    350s] Starting stripe generation ...
[12/28 21:01:57    350s] Non-Default Mode Option Settings :
[12/28 21:01:57    350s]   NONE
[12/28 21:01:57    350s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA34 at (443.43, 241.55) (443.45, 243.55).
[12/28 21:01:57    350s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA34 at (443.43, 404.24) (443.45, 406.24).
[12/28 21:01:57    350s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer METAL4 at (443.43, 241.55) (443.45, 243.55).
[12/28 21:01:57    350s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer METAL4 at (443.43, 241.55) (443.45, 243.55).
[12/28 21:01:57    350s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer METAL4 at (443.43, 241.55) (443.45, 243.55).
[12/28 21:01:57    350s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer METAL4 at (443.43, 241.55) (443.45, 243.55).
[12/28 21:01:57    350s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer METAL4 at (443.43, 404.24) (443.45, 406.24).
[12/28 21:01:57    350s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer METAL4 at (443.43, 404.24) (443.45, 406.24).
[12/28 21:01:57    350s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer METAL4 at (443.43, 404.24) (443.45, 406.24).
[12/28 21:01:57    350s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer METAL4 at (443.43, 404.24) (443.45, 406.24).
[12/28 21:01:57    350s] Stripe generation is complete.
[12/28 21:01:57    350s] vias are now being generated.
[12/28 21:01:57    350s] addStripe created 16 wires.
[12/28 21:01:57    350s] ViaGen created 68 vias, deleted 0 via to avoid violation.
[12/28 21:01:57    350s] +--------+----------------+----------------+
[12/28 21:01:57    350s] |  Layer |     Created    |     Deleted    |
[12/28 21:01:57    350s] +--------+----------------+----------------+
[12/28 21:01:57    350s] | METAL2 |        2       |       NA       |
[12/28 21:01:57    350s] |  VIA23 |        4       |        0       |
[12/28 21:01:57    350s] |  VIA34 |       56       |        0       |
[12/28 21:01:57    350s] | METAL4 |       10       |       NA       |
[12/28 21:01:57    350s] |  VIA45 |        8       |        0       |
[12/28 21:01:57    350s] | METAL5 |        4       |       NA       |
[12/28 21:01:57    350s] +--------+----------------+----------------+
[12/28 21:02:13    350s] <CMD> undo
[12/28 21:02:16    351s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer METAL8 -stacked_via_bottom_layer METAL1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[12/28 21:02:16    351s] addStripe will allow jog to connect padcore ring and block ring.
[12/28 21:02:16    351s] 
[12/28 21:02:16    351s] Stripes will stop at the boundary of the specified area.
[12/28 21:02:16    351s] When breaking rings, the power planner will consider the existence of blocks.
[12/28 21:02:16    351s] Stripes will not extend to closest target.
[12/28 21:02:16    351s] The power planner will set stripe antenna targets to none (no trimming allowed).
[12/28 21:02:16    351s] Stripes will not be created over regions without power planning wires.
[12/28 21:02:16    351s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[12/28 21:02:16    351s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[12/28 21:02:16    351s] Offset for stripe breaking is set to 0.
[12/28 21:02:16    351s] <CMD> addStripe -nets {VDD VSS} -layer METAL4 -direction vertical -width 2 -spacing 0.24 -set_to_set_distance 200 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit METAL8 -padcore_ring_bottom_layer_limit METAL1 -block_ring_top_layer_limit METAL8 -block_ring_bottom_layer_limit METAL1 -use_wire_group 0 -snap_wire_center_to_grid None
[12/28 21:02:16    351s] 
[12/28 21:02:16    351s] Initialize fgc environment(mem: 1466.2M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1466.2M)
[12/28 21:02:16    351s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1466.2M)
[12/28 21:02:16    351s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1466.2M)
[12/28 21:02:16    351s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1466.2M)
[12/28 21:02:16    351s] Starting stripe generation ...
[12/28 21:02:16    351s] Non-Default Mode Option Settings :
[12/28 21:02:16    351s]   NONE
[12/28 21:02:16    351s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA34 at (482.28, 112.96) (482.43, 114.96).
[12/28 21:02:16    351s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA34 at (482.28, 532.84) (482.43, 534.84).
[12/28 21:02:16    351s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA45 at (482.28, 112.96) (482.43, 114.96).
[12/28 21:02:16    351s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA45 at (482.28, 112.96) (482.43, 114.96).
[12/28 21:02:16    351s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA45 at (482.28, 112.96) (482.43, 114.96).
[12/28 21:02:16    351s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA45 at (482.28, 112.96) (482.43, 114.96).
[12/28 21:02:16    351s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA45 at (482.28, 532.84) (482.43, 534.84).
[12/28 21:02:16    351s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA45 at (482.28, 532.84) (482.43, 534.84).
[12/28 21:02:16    351s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA45 at (482.28, 532.84) (482.43, 534.84).
[12/28 21:02:16    351s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA45 at (482.28, 532.84) (482.43, 534.84).
[12/28 21:02:16    351s] Stripe generation is complete.
[12/28 21:02:16    351s] vias are now being generated.
[12/28 21:02:16    351s] addStripe created 16 wires.
[12/28 21:02:16    351s] ViaGen created 68 vias, deleted 0 via to avoid violation.
[12/28 21:02:16    351s] +--------+----------------+----------------+
[12/28 21:02:16    351s] |  Layer |     Created    |     Deleted    |
[12/28 21:02:16    351s] +--------+----------------+----------------+
[12/28 21:02:16    351s] | METAL2 |        2       |       NA       |
[12/28 21:02:16    351s] |  VIA23 |        4       |        0       |
[12/28 21:02:16    351s] |  VIA34 |       56       |        0       |
[12/28 21:02:16    351s] | METAL4 |       10       |       NA       |
[12/28 21:02:16    351s] |  VIA45 |        8       |        0       |
[12/28 21:02:16    351s] | METAL5 |        4       |       NA       |
[12/28 21:02:16    351s] +--------+----------------+----------------+
[12/28 21:02:30    352s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer METAL8 -stacked_via_bottom_layer METAL1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[12/28 21:02:30    352s] addStripe will allow jog to connect padcore ring and block ring.
[12/28 21:02:30    352s] 
[12/28 21:02:30    352s] Stripes will stop at the boundary of the specified area.
[12/28 21:02:30    352s] When breaking rings, the power planner will consider the existence of blocks.
[12/28 21:02:30    352s] Stripes will not extend to closest target.
[12/28 21:02:30    352s] The power planner will set stripe antenna targets to none (no trimming allowed).
[12/28 21:02:30    352s] Stripes will not be created over regions without power planning wires.
[12/28 21:02:30    352s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[12/28 21:02:30    352s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[12/28 21:02:30    352s] Offset for stripe breaking is set to 0.
[12/28 21:02:30    352s] <CMD> addStripe -nets {VDD VSS} -layer METAL4 -direction vertical -width 2 -spacing 0.24 -set_to_set_distance 100 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit METAL8 -padcore_ring_bottom_layer_limit METAL1 -block_ring_top_layer_limit METAL8 -block_ring_bottom_layer_limit METAL1 -use_wire_group 0 -snap_wire_center_to_grid None
[12/28 21:02:30    352s] 
[12/28 21:02:30    352s] Initialize fgc environment(mem: 1466.2M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1466.2M)
[12/28 21:02:30    352s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1466.2M)
[12/28 21:02:30    352s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1466.2M)
[12/28 21:02:30    352s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1466.2M)
[12/28 21:02:30    352s] Starting stripe generation ...
[12/28 21:02:30    352s] Non-Default Mode Option Settings :
[12/28 21:02:30    352s]   NONE
[12/28 21:02:30    352s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA34 at (482.28, 112.96) (482.43, 114.96).
[12/28 21:02:30    352s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA34 at (482.28, 532.84) (482.43, 534.84).
[12/28 21:02:30    352s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA45 at (482.28, 112.96) (482.43, 114.96).
[12/28 21:02:30    352s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA45 at (482.28, 112.96) (482.43, 114.96).
[12/28 21:02:30    352s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA45 at (482.28, 112.96) (482.43, 114.96).
[12/28 21:02:30    352s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA45 at (482.28, 112.96) (482.43, 114.96).
[12/28 21:02:30    352s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA45 at (482.28, 532.84) (482.43, 534.84).
[12/28 21:02:30    352s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA45 at (482.28, 532.84) (482.43, 534.84).
[12/28 21:02:30    352s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA45 at (482.28, 532.84) (482.43, 534.84).
[12/28 21:02:30    352s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA45 at (482.28, 532.84) (482.43, 534.84).
[12/28 21:02:30    352s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (81.040001, 15.580000) (81.040001, 632.219971) because same wire already exists.
[12/28 21:02:30    352s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (281.040009, 15.580000) (281.040009, 632.219971) because same wire already exists.
[12/28 21:02:30    352s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (481.040009, 15.580000) (481.040009, 109.459999) because same wire already exists.
[12/28 21:02:30    352s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (481.040009, 107.459999) (481.040009, 112.360001) because same wire already exists.
[12/28 21:02:30    352s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (481.040009, 244.154999) (481.040009, 403.644989) because same wire already exists.
[12/28 21:02:30    352s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (481.040009, 535.440002) (481.040009, 540.340027) because same wire already exists.
[12/28 21:02:30    352s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (481.040009, 538.340027) (481.040009, 632.219971) because same wire already exists.
[12/28 21:02:30    352s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (83.279999, 7.340000) (83.279999, 640.460022) because same wire already exists.
[12/28 21:02:30    352s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (283.279999, 7.340000) (283.279999, 640.460022) because same wire already exists.
[12/28 21:02:30    352s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (483.279999, 7.340000) (483.279999, 109.459999) because same wire already exists.
[12/28 21:02:30    352s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (483.279999, 107.459999) (483.279999, 114.959999) because same wire already exists.
[12/28 21:02:30    352s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (483.279999, 241.554993) (483.279999, 249.054993) because same wire already exists.
[12/28 21:02:30    352s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (483.279999, 247.054993) (483.279999, 400.744995) because same wire already exists.
[12/28 21:02:30    352s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (483.279999, 398.744995) (483.279999, 406.244995) because same wire already exists.
[12/28 21:02:30    352s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (483.279999, 532.840027) (483.279999, 540.340027) because same wire already exists.
[12/28 21:02:30    352s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (483.279999, 538.340027) (483.279999, 640.460022) because same wire already exists.
[12/28 21:02:30    352s] Stripe generation is complete.
[12/28 21:02:30    352s] vias are now being generated.
[12/28 21:02:30    352s] addStripe created 8 wires.
[12/28 21:02:30    352s] ViaGen created 36 vias, deleted 0 via to avoid violation.
[12/28 21:02:30    352s] +--------+----------------+----------------+
[12/28 21:02:30    352s] |  Layer |     Created    |     Deleted    |
[12/28 21:02:30    352s] +--------+----------------+----------------+
[12/28 21:02:30    352s] |  VIA34 |       32       |        0       |
[12/28 21:02:30    352s] | METAL4 |        6       |       NA       |
[12/28 21:02:30    352s] |  VIA45 |        4       |        0       |
[12/28 21:02:30    352s] | METAL5 |        2       |       NA       |
[12/28 21:02:30    352s] +--------+----------------+----------------+
[12/28 21:02:33    352s] <CMD> undo
[12/28 21:03:35    357s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer METAL8 -stacked_via_bottom_layer METAL1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[12/28 21:03:35    357s] addStripe will allow jog to connect padcore ring and block ring.
[12/28 21:03:35    357s] 
[12/28 21:03:35    357s] Stripes will stop at the boundary of the specified area.
[12/28 21:03:35    357s] When breaking rings, the power planner will consider the existence of blocks.
[12/28 21:03:35    357s] Stripes will not extend to closest target.
[12/28 21:03:35    357s] The power planner will set stripe antenna targets to none (no trimming allowed).
[12/28 21:03:35    357s] Stripes will not be created over regions without power planning wires.
[12/28 21:03:35    357s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[12/28 21:03:35    357s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[12/28 21:03:35    357s] Offset for stripe breaking is set to 0.
[12/28 21:03:35    357s] <CMD> addStripe -nets {VDD VSS} -layer METAL5 -direction horizontal -width 4 -spacing 0.24 -set_to_set_distance 150 -start_from bottom -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit METAL8 -padcore_ring_bottom_layer_limit METAL1 -block_ring_top_layer_limit METAL8 -block_ring_bottom_layer_limit METAL1 -use_wire_group 0 -snap_wire_center_to_grid None
[12/28 21:03:35    357s] 
[12/28 21:03:35    357s] Initialize fgc environment(mem: 1466.2M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1466.2M)
[12/28 21:03:35    357s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1466.2M)
[12/28 21:03:35    357s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1466.2M)
[12/28 21:03:35    357s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1466.2M)
[12/28 21:03:35    357s] Starting stripe generation ...
[12/28 21:03:35    357s] Non-Default Mode Option Settings :
[12/28 21:03:35    357s]   NONE
[12/28 21:03:35    357s] Stripe generation is complete.
[12/28 21:03:35    357s] vias are now being generated.
[12/28 21:03:35    357s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL4 & METAL5 at (110.04, 384.20) (245.84, 386.20)
[12/28 21:03:35    357s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL4 & METAL5 at (110.04, 384.20) (245.84, 386.20)
[12/28 21:03:35    357s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL4 & METAL5 at (112.64, 386.80) (243.24, 388.80)
[12/28 21:03:35    357s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL4 & METAL5 at (112.64, 386.80) (243.24, 388.80)
[12/28 21:03:35    357s] **WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create the via on layer VIA34 at (112.639999, 386.434998) (114.639999, 388.600006).
[12/28 21:03:35    357s] **WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create the via on layer VIA34 at (241.235001, 386.434998) (243.235001, 388.600006).
[12/28 21:03:35    357s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL4 & METAL5 at (112.64, 532.84) (243.24, 534.84)
[12/28 21:03:35    357s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL3 & METAL5 at (392.98, 532.84) (541.02, 534.84)
[12/28 21:03:35    357s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL4 & METAL5 at (112.64, 532.84) (243.24, 534.84)
[12/28 21:03:35    357s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL3 & METAL5 at (392.98, 532.84) (541.02, 534.84)
[12/28 21:03:35    357s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: METAL3 & METAL5 at (392.98, 532.84) (541.02, 534.84)
[12/28 21:03:35    357s] addStripe created 9 wires.
[12/28 21:03:35    357s] ViaGen created 237 vias, deleted 2 vias to avoid violation.
[12/28 21:03:35    357s] +--------+----------------+----------------+
[12/28 21:03:35    357s] |  Layer |     Created    |     Deleted    |
[12/28 21:03:35    357s] +--------+----------------+----------------+
[12/28 21:03:35    357s] |  VIA23 |       65       |        1       |
[12/28 21:03:35    357s] |  VIA34 |       71       |        1       |
[12/28 21:03:35    357s] |  VIA45 |       101      |        0       |
[12/28 21:03:35    357s] | METAL5 |        9       |       NA       |
[12/28 21:03:35    357s] +--------+----------------+----------------+
[12/28 21:04:20    361s] <CMD> saveDesign ipdc/powerstripe
[12/28 21:04:20    361s] #% Begin save design ... (date=12/28 21:04:20, mem=986.0M)
[12/28 21:04:20    361s] % Begin Save ccopt configuration ... (date=12/28 21:04:20, mem=986.0M)
[12/28 21:04:20    361s] % End Save ccopt configuration ... (date=12/28 21:04:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=986.0M, current mem=986.0M)
[12/28 21:04:20    361s] % Begin Save netlist data ... (date=12/28 21:04:20, mem=986.0M)
[12/28 21:04:20    361s] Writing Binary DB to ipdc/powerstripe.dat/ipdc.v.bin in single-threaded mode...
[12/28 21:04:21    361s] % End Save netlist data ... (date=12/28 21:04:21, total cpu=0:00:00.0, real=0:00:01.0, peak res=986.0M, current mem=986.0M)
[12/28 21:04:21    361s] Saving symbol-table file ...
[12/28 21:04:21    361s] Saving congestion map file ipdc/powerstripe.dat/ipdc.route.congmap.gz ...
[12/28 21:04:21    361s] % Begin Save AAE data ... (date=12/28 21:04:21, mem=986.0M)
[12/28 21:04:21    361s] Saving AAE Data ...
[12/28 21:04:21    361s] % End Save AAE data ... (date=12/28 21:04:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=986.0M, current mem=986.0M)
[12/28 21:04:21    361s] Saving preference file ipdc/powerstripe.dat/gui.pref.tcl ...
[12/28 21:04:21    361s] Saving mode setting ...
[12/28 21:04:21    361s] Saving global file ...
[12/28 21:04:21    361s] % Begin Save floorplan data ... (date=12/28 21:04:21, mem=986.1M)
[12/28 21:04:21    361s] Saving floorplan file ...
[12/28 21:04:21    361s] % End Save floorplan data ... (date=12/28 21:04:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=986.1M, current mem=986.1M)
[12/28 21:04:21    361s] Saving PG file ipdc/powerstripe.dat/ipdc.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Tue Dec 28 21:04:21 2021)
[12/28 21:04:22    361s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=1454.7M) ***
[12/28 21:04:22    361s] Saving Drc markers ...
[12/28 21:04:22    361s] ... No Drc file written since there is no markers found.
[12/28 21:04:22    361s] % Begin Save placement data ... (date=12/28 21:04:22, mem=986.1M)
[12/28 21:04:22    361s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/28 21:04:22    361s] Save Adaptive View Pruning View Names to Binary file
[12/28 21:04:22    361s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1457.7M) ***
[12/28 21:04:22    361s] % End Save placement data ... (date=12/28 21:04:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=986.1M, current mem=986.1M)
[12/28 21:04:22    361s] % Begin Save routing data ... (date=12/28 21:04:22, mem=986.1M)
[12/28 21:04:22    361s] Saving route file ...
[12/28 21:04:22    361s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1454.7M) ***
[12/28 21:04:22    361s] % End Save routing data ... (date=12/28 21:04:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=986.1M, current mem=986.1M)
[12/28 21:04:22    361s] Saving property file ipdc/powerstripe.dat/ipdc.prop
[12/28 21:04:22    361s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1457.7M) ***
[12/28 21:04:22    361s] % Begin Save power constraints data ... (date=12/28 21:04:22, mem=986.1M)
[12/28 21:04:22    361s] % End Save power constraints data ... (date=12/28 21:04:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=986.1M, current mem=986.1M)
[12/28 21:04:26    365s] Generated self-contained design powerstripe.dat
[12/28 21:04:26    365s] #% End save design ... (date=12/28 21:04:26, total cpu=0:00:04.2, real=0:00:06.0, peak res=986.1M, current mem=986.1M)
[12/28 21:04:26    365s] *** Message Summary: 0 warning(s), 0 error(s)
[12/28 21:04:26    365s] 
[12/28 21:05:23    370s] <CMD> setSrouteMode -viaConnectToShape { ring stripe blockring }
[12/28 21:05:23    370s] <CMD> sroute -connect { corePin } -layerChangeRange { METAL1(1) METAL8(8) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -allowJogging 1 -crossoverViaLayerRange { METAL1(1) METAL8(8) } -nets { VDD VSS } -allowLayerChange 1 -targetViaLayerRange { METAL1(1) METAL8(8) }
[12/28 21:05:23    370s] **WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[12/28 21:05:23    370s] *** Begin SPECIAL ROUTE on Tue Dec 28 21:05:23 2021 ***
[12/28 21:05:23    370s] SPECIAL ROUTE ran on directory: /home/raid7_1/userd/d10013/CVSD/hw5/APR
[12/28 21:05:23    370s] SPECIAL ROUTE ran on machine: cad29 (Linux 2.6.32-754.27.1.el6.x86_64 Xeon 2.30Ghz)
[12/28 21:05:23    370s] 
[12/28 21:05:23    370s] Begin option processing ...
[12/28 21:05:23    370s] srouteConnectPowerBump set to false
[12/28 21:05:23    370s] routeSelectNet set to "VDD VSS"
[12/28 21:05:23    370s] routeSpecial set to true
[12/28 21:05:23    370s] srouteBottomLayerLimit set to 1
[12/28 21:05:23    370s] srouteBottomTargetLayerLimit set to 1
[12/28 21:05:23    370s] srouteConnectBlockPin set to false
[12/28 21:05:23    370s] srouteConnectConverterPin set to false
[12/28 21:05:23    370s] srouteConnectPadPin set to false
[12/28 21:05:23    370s] srouteConnectStripe set to false
[12/28 21:05:23    370s] srouteCrossoverViaBottomLayer set to 1
[12/28 21:05:23    370s] srouteCrossoverViaTopLayer set to 8
[12/28 21:05:23    370s] srouteFollowCorePinEnd set to 3
[12/28 21:05:23    370s] srouteFollowPadPin set to false
[12/28 21:05:23    370s] srouteJogControl set to "preferWithChanges differentLayer"
[12/28 21:05:23    370s] srouteNoViaOnWireShape set to "padring blockpin coverpin noshape blockwire corewire followpin iowire"
[12/28 21:05:23    370s] sroutePadPinAllPorts set to true
[12/28 21:05:23    370s] sroutePreserveExistingRoutes set to true
[12/28 21:05:23    370s] srouteRoutePowerBarPortOnBothDir set to true
[12/28 21:05:23    370s] srouteStopBlockPin set to "nearestTarget"
[12/28 21:05:23    370s] srouteTopLayerLimit set to 8
[12/28 21:05:23    370s] srouteTopTargetLayerLimit set to 8
[12/28 21:05:23    370s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2494.00 megs.
[12/28 21:05:23    370s] 
[12/28 21:05:23    370s] Reading DB technology information...
[12/28 21:05:23    370s] Finished reading DB technology information.
[12/28 21:05:23    370s] Reading floorplan and netlist information...
[12/28 21:05:23    370s] Finished reading floorplan and netlist information.
[12/28 21:05:23    370s] Read in 16 layers, 8 routing layers, 1 overlap layer
[12/28 21:05:23    370s] Read in 536 macros, 105 used
[12/28 21:05:23    370s] Read in 106 components
[12/28 21:05:23    370s]   103 core components: 103 unplaced, 0 placed, 0 fixed
[12/28 21:05:23    370s]   3 block/ring components: 0 unplaced, 3 placed, 0 fixed
[12/28 21:05:23    370s] Read in 59 logical pins
[12/28 21:05:23    370s] Read in 3 blockages
[12/28 21:05:23    370s] Read in 59 nets
[12/28 21:05:23    370s] Read in 2 special nets, 2 routed
[12/28 21:05:23    370s] Read in 212 terminals
[12/28 21:05:23    370s] 2 nets selected.
[12/28 21:05:23    370s] 
[12/28 21:05:23    370s] Begin power routing ...
[12/28 21:05:23    370s] CPU time for FollowPin 0 seconds
[12/28 21:05:23    370s] CPU time for FollowPin 0 seconds
[12/28 21:05:23    370s] **WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create the via on layer VIA34 at (540.510010, 113.320000) (541.280029, 113.820000).
[12/28 21:05:23    370s] **WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create the via on layer VIA34 at (540.510010, 533.979980) (541.280029, 534.479980).
[12/28 21:05:23    370s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA23 at (539.02, 135.71) (541.02, 135.96).
[12/28 21:05:23    370s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA23 at (539.02, 511.84) (541.02, 512.09).
[12/28 21:05:23    370s] **WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create the via on layer VIA34 at (392.714996, 113.320000) (393.484985, 113.820000).
[12/28 21:05:23    370s] **WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create the via on layer VIA34 at (392.714996, 533.979980) (393.484985, 534.479980).
[12/28 21:05:24    370s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA23 at (392.98, 135.71) (394.98, 135.96).
[12/28 21:05:24    370s] **WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA23 at (392.98, 511.84) (394.98, 512.09).
[12/28 21:05:24    370s]   Number of Core ports routed: 576
[12/28 21:05:24    370s]   Number of Followpin connections: 288
[12/28 21:05:24    370s] End power routing: cpu: 0:00:01, real: 0:00:01, peak: 2501.00 megs.
[12/28 21:05:24    370s] 
[12/28 21:05:24    370s] 
[12/28 21:05:24    370s] 
[12/28 21:05:24    370s]  Begin updating DB with routing results ...
[12/28 21:05:24    370s]  Updating DB with 5 via definition ...
[12/28 21:05:24    370s] 
sroute post-processing starts at Tue Dec 28 21:05:24 2021
The viaGen is rebuilding shadow vias for net VSS.
[12/28 21:05:24    370s] sroute post-processing ends at Tue Dec 28 21:05:24 2021

sroute post-processing starts at Tue Dec 28 21:05:24 2021
The viaGen is rebuilding shadow vias for net VDD.
[12/28 21:05:24    371s] sroute post-processing ends at Tue Dec 28 21:05:24 2021
sroute created 946 wires.
[12/28 21:05:24    371s] ViaGen created 2759 vias, deleted 0 via to avoid violation.
[12/28 21:05:24    371s] +--------+----------------+----------------+
[12/28 21:05:24    371s] |  Layer |     Created    |     Deleted    |
[12/28 21:05:24    371s] +--------+----------------+----------------+
[12/28 21:05:24    371s] | METAL1 |       880      |       NA       |
[12/28 21:05:24    371s] |  VIA12 |      1648      |        0       |
[12/28 21:05:24    371s] | METAL2 |       24       |       NA       |
[12/28 21:05:24    371s] |  VIA23 |       562      |        0       |
[12/28 21:05:24    371s] |  VIA34 |       470      |        0       |
[12/28 21:05:24    371s] |  VIA45 |       79       |        0       |
[12/28 21:05:24    371s] | METAL5 |       42       |       NA       |
[12/28 21:05:24    371s] +--------+----------------+----------------+
[12/28 21:05:27    371s] <CMD> zoomBox -105.11600 105.41900 757.14750 543.03200
[12/28 21:05:28    371s] <CMD> zoomBox 60.74650 190.05100 590.28500 458.80050
[12/28 21:05:29    371s] <CMD> zoomBox -41.80850 139.17350 691.11750 511.14550
[12/28 21:05:30    371s] <CMD> zoomBox -183.83100 68.93750 830.60000 583.77800
[12/28 21:05:32    371s] <CMD> zoomBox -100.55350 285.38650 428.98700 554.13700
[12/28 21:05:33    371s] <CMD> zoomBox -72.69350 347.79200 309.90000 541.96450
[12/28 21:05:36    371s] <CMD> zoomBox -148.42150 302.10800 381.12100 570.85950
[12/28 21:05:37    371s] <CMD> zoomBox -398.30400 151.36150 616.13300 666.20500
[12/28 21:05:38    371s] <CMD> zoomBox -615.10100 35.53200 788.96450 748.11850
[12/28 21:05:39    371s] <CMD> zoomBox -452.99600 60.10100 740.45950 665.79950
[12/28 21:05:40    371s] <CMD> zoomBox -309.39400 78.61600 705.04350 593.46000
[12/28 21:05:44    372s] <CMD> zoomBox -486.26000 53.31850 707.19650 659.01750
[12/28 21:05:45    372s] <CMD> zoomBox -694.33700 23.55700 709.72950 736.14400
[12/28 21:05:45    372s] <CMD> zoomBox -484.36050 48.12600 709.09650 653.82500
[12/28 21:05:46    372s] <CMD> zoomBox -305.77300 69.00950 708.66600 583.85400
[12/28 21:07:22    379s] <CMD> zoomBox -442.70150 21.32150 750.75650 627.02100
[12/28 21:07:23    379s] <CMD> zoomBox -646.34650 -24.65100 757.72200 687.93700
[12/28 21:11:29    399s] <CMD> selectInst mem_mem2
[12/28 21:11:36    399s] <CMD> deselectAll
[12/28 21:11:38    399s] <CMD> zoomBox -386.51600 102.80400 627.92400 617.64900
[12/28 21:11:39    399s] <CMD> zoomBox -295.47300 154.77650 566.80150 592.39500
[12/28 21:11:41    400s] <CMD> selectInst mem_mem2
[12/28 21:11:43    400s] <CMD> uiSetTool moveWire
[12/28 21:11:44    400s] <CMD> deselectAll
[12/28 21:11:44    400s] <CMD> selectInst mem_mem2
[12/28 21:11:51    400s] <CMD> deselectAll
[12/28 21:11:51    400s] <CMD> selectInst mem_mem2
[12/28 21:11:53    400s] <CMD> deselectAll
[12/28 21:12:42    404s] <CMD> zoomBox -222.67500 213.10800 510.25850 585.08400
[12/28 21:12:42    404s] <CMD> zoomBox -63.49350 340.65750 386.62000 569.09750
[12/28 21:12:46    404s] <CMD> zoomBox -109.53850 307.65250 420.00700 576.40550
[12/28 21:13:17    406s] <CMD> selectInst mem_mem2
[12/28 21:13:20    406s] <CMD> deselectAll
[12/28 21:13:21    406s] <CMD> selectInst mem_mem2
[12/28 21:13:39    408s] <CMD> deselectAll
[12/28 21:13:39    408s] <CMD> selectInst mem_mem2
[12/28 21:13:58    409s] <CMD> zoomBox 166.22000 479.60350 182.46000 458.26900
[12/28 21:14:00    409s] <CMD> zoomBox 124.22650 443.27750 218.97050 491.36150
[12/28 21:14:01    409s] <CMD> zoomBox -3413.08600 -1344.92550 3068.21950 1944.44400
[12/28 21:14:02    409s] <CMD> zoomBox -1594.88450 -523.38150 1788.39850 1193.69050
[12/28 21:14:03    409s] <CMD> fit
[12/28 21:14:24    411s] <CMD> zoomBox -288.69900 53.60100 904.74600 659.29400
[12/28 21:14:25    411s] <CMD> zoomBox -132.87050 238.86150 600.05450 610.83300
[12/28 21:14:26    411s] <CMD> zoomBox -64.38200 320.43600 465.15650 589.18550
[12/28 21:14:32    411s] <CMD> zoomBox -141.18800 241.91850 591.73800 613.89050
[12/28 21:14:33    411s] <CMD> zoomBox -247.58400 133.33550 766.84600 648.17550
[12/28 21:14:34    411s] <CMD> zoomBox -401.17100 -15.80000 1002.88400 696.78100
[12/28 21:14:38    412s] <CMD> getIoFlowFlag
[12/28 21:17:55    427s] <CMD> deselectAll
[12/28 21:18:05    428s] <CMD> zoomBox -125.87850 143.18550 736.38700 580.79950
[12/28 21:18:12    429s] <CMD> zoomBox -203.19600 98.53350 811.23400 613.37350
[12/28 21:18:12    429s] <CMD> zoomBox -401.17250 -15.80100 1002.88400 696.78100
[12/28 21:18:14    429s] <CMD> zoomBox -262.37100 8.26150 931.07700 613.95600
[12/28 21:18:20    429s] <CMD> zoomBox -49.08450 41.02900 813.18200 478.64350
[12/28 21:18:20    429s] <CMD> zoomBox 165.68600 73.84100 695.22600 342.59150
[12/28 21:18:22    429s] <CMD> zoomBox 259.34950 88.77400 641.94300 282.94650
[12/28 21:18:28    430s] <CMD> zoomBox 300.51900 108.82400 625.72350 273.87050
[12/28 21:18:29    430s] <CMD> zoomBox 335.45450 125.77800 611.87850 266.06800
[12/28 21:18:32    430s] <CMD> zoomBox 10.42400 -30.20000 743.35700 341.77550
[12/28 21:18:34    430s] <CMD> panPage 0 1
[12/28 21:18:34    430s] <CMD> panPage 0 1
[12/28 21:18:34    430s] <CMD> panPage -1 0
[12/28 21:18:34    430s] <CMD> panPage 0 1
[12/28 21:18:35    430s] <CMD> zoomBox 38.42550 384.40400 363.63200 549.45150
[12/28 21:18:37    430s] <CMD> panPage 1 0
[12/28 21:18:37    430s] <CMD> panPage 1 0
[12/28 21:18:39    430s] <CMD> panPage 0 -1
[12/28 21:18:40    430s] <CMD> zoomBox 119.27650 295.07800 648.82200 563.83100
[12/28 21:18:41    431s] <CMD> zoomBox -66.79650 230.25250 795.48000 667.87200
[12/28 21:18:41    431s] <CMD> panPage 0 -1
[12/28 21:18:42    431s] <CMD> zoomBox -252.00550 33.64500 941.45700 639.34700
[12/28 21:18:43    431s] <CMD> zoomBox -369.91200 -7.89450 1034.16150 704.69600
[12/28 21:19:40    435s] <CMD> verify_drc
[12/28 21:19:40    435s]  *** Starting Verify DRC (MEM: 1467.6) ***
[12/28 21:19:40    435s] 
[12/28 21:19:40    435s] #create default rule from bind_ndr_rule rule=0x7fcd45ce4320 0x7fcd2893e018
[12/28 21:19:41    436s] ### import design signature (1): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[12/28 21:19:41    436s]   VERIFY DRC ...... Starting Verification
[12/28 21:19:41    436s]   VERIFY DRC ...... Initializing
[12/28 21:19:41    436s]   VERIFY DRC ...... Deleting Existing Violations
[12/28 21:19:41    436s]   VERIFY DRC ...... Creating Sub-Areas
[12/28 21:19:41    436s]   VERIFY DRC ...... Using new threading
[12/28 21:19:41    436s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 165.920 163.200} 1 of 16
[12/28 21:19:41    436s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[12/28 21:19:41    436s]   VERIFY DRC ...... Sub-Area: {165.920 0.000 331.840 163.200} 2 of 16
[12/28 21:19:41    436s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[12/28 21:19:41    436s]   VERIFY DRC ...... Sub-Area: {331.840 0.000 497.760 163.200} 3 of 16
[12/28 21:19:41    436s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[12/28 21:19:41    436s]   VERIFY DRC ...... Sub-Area: {497.760 0.000 653.660 163.200} 4 of 16
[12/28 21:19:41    436s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[12/28 21:19:41    436s]   VERIFY DRC ...... Sub-Area: {0.000 163.200 165.920 326.400} 5 of 16
[12/28 21:19:41    436s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[12/28 21:19:41    436s]   VERIFY DRC ...... Sub-Area: {165.920 163.200 331.840 326.400} 6 of 16
[12/28 21:19:41    436s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[12/28 21:19:41    436s]   VERIFY DRC ...... Sub-Area: {331.840 163.200 497.760 326.400} 7 of 16
[12/28 21:19:41    436s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[12/28 21:19:41    436s]   VERIFY DRC ...... Sub-Area: {497.760 163.200 653.660 326.400} 8 of 16
[12/28 21:19:41    436s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[12/28 21:19:41    436s]   VERIFY DRC ...... Sub-Area: {0.000 326.400 165.920 489.600} 9 of 16
[12/28 21:19:41    436s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[12/28 21:19:41    436s]   VERIFY DRC ...... Sub-Area: {165.920 326.400 331.840 489.600} 10 of 16
[12/28 21:19:41    436s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[12/28 21:19:41    436s]   VERIFY DRC ...... Sub-Area: {331.840 326.400 497.760 489.600} 11 of 16
[12/28 21:19:41    436s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[12/28 21:19:41    436s]   VERIFY DRC ...... Sub-Area: {497.760 326.400 653.660 489.600} 12 of 16
[12/28 21:19:41    436s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[12/28 21:19:41    436s]   VERIFY DRC ...... Sub-Area: {0.000 489.600 165.920 647.800} 13 of 16
[12/28 21:19:41    436s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[12/28 21:19:41    436s]   VERIFY DRC ...... Sub-Area: {165.920 489.600 331.840 647.800} 14 of 16
[12/28 21:19:41    436s]   VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
[12/28 21:19:41    436s]   VERIFY DRC ...... Sub-Area: {331.840 489.600 497.760 647.800} 15 of 16
[12/28 21:19:41    436s]   VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
[12/28 21:19:41    436s]   VERIFY DRC ...... Sub-Area: {497.760 489.600 653.660 647.800} 16 of 16
[12/28 21:19:41    436s]   VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
[12/28 21:19:41    436s] 
[12/28 21:19:41    436s]   Verification Complete : 0 Viols.
[12/28 21:19:41    436s] 
[12/28 21:19:41    436s]  *** End Verify DRC (CPU: 0:00:00.1  ELAPSED TIME: 0.00  MEM: 1.0M) ***
[12/28 21:19:41    436s] 
[12/28 21:20:12    439s] <CMD> verifyConnectivity -net {VDD VSS} -type special -error 1000 -warning 50
[12/28 21:20:12    439s] VERIFY_CONNECTIVITY use new engine.
[12/28 21:20:12    439s] 
[12/28 21:20:12    439s] ******** Start: VERIFY CONNECTIVITY ********
[12/28 21:20:12    439s] Start Time: Tue Dec 28 21:20:12 2021
[12/28 21:20:12    439s] 
[12/28 21:20:12    439s] Design Name: ipdc
[12/28 21:20:12    439s] Database Units: 2000
[12/28 21:20:12    439s] Design Boundary: (0.0000, 0.0000) (653.6600, 647.8000)
[12/28 21:20:12    439s] Error Limit = 1000; Warning Limit = 50
[12/28 21:20:12    439s] Check specified nets
[12/28 21:20:12    439s] *** Checking Net VDD
[12/28 21:20:12    439s] *** Checking Net VSS
[12/28 21:20:12    439s] Net VSS: dangling Wire.
[12/28 21:20:12    439s] 
[12/28 21:20:12    439s] Begin Summary 
[12/28 21:20:12    439s]     3 Problem(s) (IMPVFC-94): The net has dangling wire(s).
[12/28 21:20:12    439s]     3 total info(s) created.
[12/28 21:20:12    439s] End Summary
[12/28 21:20:12    439s] 
[12/28 21:20:12    439s] End Time: Tue Dec 28 21:20:12 2021
[12/28 21:20:12    439s] Time Elapsed: 0:00:00.0
[12/28 21:20:12    439s] 
[12/28 21:20:12    439s] ******** End: VERIFY CONNECTIVITY ********
[12/28 21:20:12    439s]   Verification Complete : 3 Viols.  0 Wrngs.
[12/28 21:20:12    439s]   (CPU Time: 0:00:00.0  MEM: 0.000M)
[12/28 21:20:12    439s] 
[12/28 21:20:15    439s] <CMD> zoomBox 39.47750 251.10750 772.41350 623.08450
[12/28 21:20:15    439s] <CMD> zoomBox 106.57900 293.28550 729.57450 609.46600
[12/28 21:20:16    439s] <CMD> zoomBox 162.60350 329.64250 692.15000 598.39600
[12/28 21:20:17    439s] <CMD> zoomBox 314.51000 427.93350 590.93700 568.22500
[12/28 21:20:19    439s] <CMD> zoomBox 252.26050 360.25400 702.37750 588.69600
[12/28 21:20:20    439s] <CMD> zoomBox 150.89900 250.04950 883.84050 622.02950
[12/28 21:20:21    439s] <CMD> zoomBox -15.53500 71.15400 1177.93800 676.86150
[12/28 21:20:22    439s] <CMD> zoomBox -79.87250 -3.94750 1324.21500 708.65000
[12/28 21:20:24    439s] <CMD> zoomBox -71.00750 77.99250 1122.46700 683.70050
[12/28 21:20:27    439s] <CMD> zoomBox -133.82400 18.97550 1270.26350 731.57300
[12/28 21:20:27    439s] <CMD> zoomBox -88.48450 49.62400 1104.99000 655.33200
[12/28 21:20:28    439s] <CMD> zoomBox -49.94600 75.67500 964.50750 590.52700
[12/28 21:21:05    445s] <CMD> encMessage warning 0
[12/28 21:21:05    445s] Suppress "**WARN ..." messages.
[12/28 21:21:05    445s] <CMD> encMessage debug 0
[12/28 21:21:05    445s] <CMD> encMessage info 0
[12/28 21:21:05    445s] 
[12/28 21:21:05    445s] 
[12/28 21:21:05    445s] ERROR: **ERROR: (IMPIMEX-7031):	restoreDesign more than once in the same Innovus session is dangerous and not recommended. Some internal state of applications or global settings cannot be reset, so it's not reliable enough in real flow. If you are just experimenting and/or debugging and accept the risks, you can set the global restore_db_stop_at_design_in_memory to 0 and try again.
[12/28 21:21:05    445s] 
[12/28 21:21:05    445s] 
[12/28 21:21:05    445s] **ERROR: (IMPIMEX-7031):	restoreDesign more than once in the same Innovus session is dangerous and not recommended. Some internal state of applications or global settings cannot be reset, so it's not reliable enough in real flow. If you are just experimenting and/or debugging and accept the risks, you can set the global restore_db_stop_at_design_in_memory to 0 and try again.
[12/28 21:21:05    445s] 
[12/28 21:21:05    445s]     while executing
[12/28 21:21:05    445s] "error $catchMsg"
[12/28 21:21:05    445s]     (procedure "restoreDesign" line 31)
[12/28 21:21:05    445s] 
[12/28 21:21:05    445s] **ERROR: (IMPSYT-6300):	Failed to execute command 'source'. For more details, refer to error message: **ERROR: (IMPIMEX-7031):	restoreDesign more than once in the same Innovus session is dangerous and not recommended. Some internal state of applications or global settings cannot be reset, so it's not reliable enough in real flow. If you are just experimenting and/or debugging and accept the risks, you can set the global restore_db_stop_at_design_in_memory to 0 and try again.
[12/28 21:21:05    445s] 
[12/28 21:21:14    447s] 
--------------------------------------------------------------------------------
Exiting Innovus on Tue Dec 28 21:21:14 2021
  Total CPU time:     0:07:41
  Total real time:    1:13:50
  Peak memory (main): 1060.19MB

[12/28 21:21:14    447s] 
[12/28 21:21:14    447s] *** Memory Usage v#1 (Current mem = 1470.414M, initial mem = 274.973M) ***
[12/28 21:21:14    447s] 
[12/28 21:21:14    447s] *** Summary of all messages that are not suppressed in this session:
[12/28 21:21:14    447s] Severity  ID               Count  Summary                                  
[12/28 21:21:14    447s] WARNING   IMPLF-44            22  Macro '%s' has no SIZE statement or a ze...
[12/28 21:21:14    447s] WARNING   IMPLF-200           20  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/28 21:21:14    447s] WARNING   IMPLF-201            8  Pin '%s' in macro '%s' has no ANTENNADIF...
[12/28 21:21:14    447s] WARNING   IMPLF-119           15  LAYER '%s' has been found in the databas...
[12/28 21:21:14    447s] WARNING   IMPFP-10013         60  Halo should be created around block %s a...
[12/28 21:21:14    447s] WARNING   IMPFP-325           21  Floorplan of the design is resized. All ...
[12/28 21:21:14    447s] WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
[12/28 21:21:14    447s] ERROR     IMPSYT-6300          2  Failed to execute command '%s'. For more...
[12/28 21:21:14    447s] WARNING   IMPVL-159         1056  Pin '%s' of cell '%s' is defined in LEF ...
[12/28 21:21:14    447s] WARNING   IMPPP-531           54  ViaGen Warning: %s rule violation, no vi...
[12/28 21:21:14    447s] WARNING   IMPPP-532            9  ViaGen Warning: top layer and bottom lay...
[12/28 21:21:14    447s] WARNING   IMPPP-557            8  A single-layer VIARULE GENERATE for turn...
[12/28 21:21:14    447s] WARNING   IMPPP-570            6  The power planner detected cut layer obs...
[12/28 21:21:14    447s] WARNING   IMPPP-170           16  The power planner failed to create a wir...
[12/28 21:21:14    447s] WARNING   IMPSR-4058           5  Sroute option: %s should be used in conj...
[12/28 21:21:14    447s] WARNING   IMPSR-1256           6  Cannot find any CORE class pad pin of ne...
[12/28 21:21:14    447s] WARNING   IMPOPT-801           1  Genus executable not found in PATH%s. In...
[12/28 21:21:14    447s] WARNING   IMPAFP-9024         10  planDesign is obsolete. This command wil...
[12/28 21:21:14    447s] ERROR     IMPIMEX-7031         1  restoreDesign more than once in the same...
[12/28 21:21:14    447s] WARNING   TCLCMD-1013          1  The SDC set_operating_conditions asserti...
[12/28 21:21:14    447s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[12/28 21:21:14    447s] WARNING   TCLNL-330            1  set_input_delay on clock root '%s' is no...
[12/28 21:21:14    447s] WARNING   TECHLIB-302          1  No function defined for cell '%s'. The c...
[12/28 21:21:14    447s] *** Message Summary: 1322 warning(s), 3 error(s)
[12/28 21:21:14    447s] 
[12/28 21:21:14    447s] --- Ending "Innovus" (totcpu=0:07:31, real=1:13:43, mem=1470.4M) ---
