
ubuntu-preinstalled/col:     file format elf32-littlearm


Disassembly of section .init:

000006ec <.init>:
 6ec:	push	{r3, lr}
 6f0:	bl	d94 <abort@plt+0x58c>
 6f4:	pop	{r3, pc}

Disassembly of section .plt:

000006f8 <__cxa_finalize@plt-0x14>:
 6f8:	push	{lr}		; (str lr, [sp, #-4]!)
 6fc:	ldr	lr, [pc, #4]	; 708 <__cxa_finalize@plt-0x4>
 700:	add	lr, pc, lr
 704:	ldr	pc, [lr, #8]!
 708:	andeq	r1, r1, r4, ror #16

0000070c <__cxa_finalize@plt>:
 70c:	add	ip, pc, #0, 12
 710:	add	ip, ip, #69632	; 0x11000
 714:	ldr	pc, [ip, #2148]!	; 0x864

00000718 <wcwidth@plt>:
 718:	add	ip, pc, #0, 12
 71c:	add	ip, ip, #69632	; 0x11000
 720:	ldr	pc, [ip, #2140]!	; 0x85c

00000724 <free@plt>:
 724:	add	ip, pc, #0, 12
 728:	add	ip, ip, #69632	; 0x11000
 72c:	ldr	pc, [ip, #2132]!	; 0x854

00000730 <strtonum@plt>:
 730:	add	ip, pc, #0, 12
 734:	add	ip, ip, #69632	; 0x11000
 738:	ldr	pc, [ip, #2124]!	; 0x84c

0000073c <ferror@plt>:
 73c:	add	ip, pc, #0, 12
 740:	add	ip, ip, #69632	; 0x11000
 744:	ldr	pc, [ip, #2116]!	; 0x844

00000748 <realloc@plt>:
 748:	add	ip, pc, #0, 12
 74c:	add	ip, ip, #69632	; 0x11000
 750:	ldr	pc, [ip, #2108]!	; 0x83c

00000754 <iswgraph@plt>:
 754:	add	ip, pc, #0, 12
 758:	add	ip, ip, #69632	; 0x11000
 75c:	ldr	pc, [ip, #2100]!	; 0x834

00000760 <err@plt>:
 760:	add	ip, pc, #0, 12
 764:	add	ip, ip, #69632	; 0x11000
 768:	ldr	pc, [ip, #2092]!	; 0x82c

0000076c <putwchar@plt>:
 76c:	add	ip, pc, #0, 12
 770:	add	ip, ip, #69632	; 0x11000
 774:	ldr	pc, [ip, #2084]!	; 0x824

00000778 <fwrite@plt>:
 778:	add	ip, pc, #0, 12
 77c:	add	ip, ip, #69632	; 0x11000
 780:	ldr	pc, [ip, #2076]!	; 0x81c

00000784 <malloc@plt>:
 784:	add	ip, pc, #0, 12
 788:	add	ip, ip, #69632	; 0x11000
 78c:	ldr	pc, [ip, #2068]!	; 0x814

00000790 <__libc_start_main@plt>:
 790:	add	ip, pc, #0, 12
 794:	add	ip, ip, #69632	; 0x11000
 798:	ldr	pc, [ip, #2060]!	; 0x80c

0000079c <__gmon_start__@plt>:
 79c:	add	ip, pc, #0, 12
 7a0:	add	ip, ip, #69632	; 0x11000
 7a4:	ldr	pc, [ip, #2052]!	; 0x804

000007a8 <exit@plt>:
 7a8:	add	ip, pc, #0, 12
 7ac:	add	ip, ip, #69632	; 0x11000
 7b0:	ldr	pc, [ip, #2044]!	; 0x7fc

000007b4 <iswspace@plt>:
 7b4:	add	ip, pc, #0, 12
 7b8:	add	ip, ip, #69632	; 0x11000
 7bc:	ldr	pc, [ip, #2036]!	; 0x7f4

000007c0 <warnx@plt>:
 7c0:	add	ip, pc, #0, 12
 7c4:	add	ip, ip, #69632	; 0x11000
 7c8:	ldr	pc, [ip, #2028]!	; 0x7ec

000007cc <getopt@plt>:
 7cc:	add	ip, pc, #0, 12
 7d0:	add	ip, ip, #69632	; 0x11000
 7d4:	ldr	pc, [ip, #2020]!	; 0x7e4

000007d8 <memset@plt>:
 7d8:	add	ip, pc, #0, 12
 7dc:	add	ip, ip, #69632	; 0x11000
 7e0:	ldr	pc, [ip, #2012]!	; 0x7dc

000007e4 <getwchar@plt>:
 7e4:	add	ip, pc, #0, 12
 7e8:	add	ip, ip, #69632	; 0x11000
 7ec:	ldr	pc, [ip, #2004]!	; 0x7d4

000007f0 <setlocale@plt>:
 7f0:	add	ip, pc, #0, 12
 7f4:	add	ip, ip, #69632	; 0x11000
 7f8:	ldr	pc, [ip, #1996]!	; 0x7cc

000007fc <errx@plt>:
 7fc:	add	ip, pc, #0, 12
 800:	add	ip, ip, #69632	; 0x11000
 804:	ldr	pc, [ip, #1988]!	; 0x7c4

00000808 <abort@plt>:
 808:	add	ip, pc, #0, 12
 80c:	add	ip, ip, #69632	; 0x11000
 810:	ldr	pc, [ip, #1980]!	; 0x7bc

Disassembly of section .text:

00000814 <.text>:
     814:	ldrtcs	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
     818:	ldrtcc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
     81c:	push	{r1, r3, r4, r5, r6, sl, lr}
     820:			; <UNDEFINED> instruction: 0x460f4ff0
     824:	ldrtne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
     828:	ldmpl	r3, {r0, r4, r7, ip, sp, pc}^
     82c:	ldrbtmi	r4, [r9], #-1542	; 0xfffff9fa
     830:	ldmdavs	fp, {sp}
     834:			; <UNDEFINED> instruction: 0xf04f930f
     838:			; <UNDEFINED> instruction: 0xf8df0300
     83c:			; <UNDEFINED> instruction: 0xf7ff84a4
     840:			; <UNDEFINED> instruction: 0xf8dfefd8
     844:			; <UNDEFINED> instruction: 0xf8df94a0
     848:			; <UNDEFINED> instruction: 0xf64f34a0
     84c:			; <UNDEFINED> instruction: 0xf8df74ef
     850:	ldrbtmi	r0, [r8], #1180	; 0x49c
     854:			; <UNDEFINED> instruction: 0xf6c3447b
     858:	ldrbtmi	r7, [r9], #1279	; 0x4ff
     85c:	ldrbtmi	r2, [r8], #-1280	; 0xfffffb00
     860:	orrvc	pc, r0, pc, asr #8
     864:	andls	r2, r4, r1, lsl #4
     868:	andsvs	r6, sl, #-1879048179	; 0x9000000d
     86c:	ldrtmi	r4, [r9], -r2, asr #12
     870:			; <UNDEFINED> instruction: 0xf7ff4630
     874:	mcrrne	15, 10, lr, r2, cr12
     878:	stmdacc	r2!, {r4, ip, lr, pc}^
     87c:	ldmdale	r4, {r1, r2, r4, fp, sp}
     880:			; <UNDEFINED> instruction: 0xf000e8df
     884:	tstne	r3, #603979777	; 0x24000001
     888:	teqne	lr, #68, 6	; 0x10000001
     88c:	tstne	pc, #1275068416	; 0x4c000000
     890:	tstne	r9, #1275068416	; 0x4c000000
     894:	tstne	r3, #1275068416	; 0x4c000000
     898:	andseq	r1, r5, r3, lsl r3
     89c:	ldrbcc	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
     8a0:	ldmpl	r3, {r2, r9, fp, ip, pc}^
     8a4:	adcsmi	r6, r3, #1769472	; 0x1b0000
     8a8:			; <UNDEFINED> instruction: 0xf000d03a
     8ac:	movwcs	pc, #2833	; 0xb11	; <UNPREDICTABLE>
     8b0:	eorcc	pc, r0, r9, asr #17
     8b4:			; <UNDEFINED> instruction: 0xf8dfe7da
     8b8:	andcs	r3, r1, #60, 8	; 0x3c000000
     8bc:	tstvs	sl, #2063597568	; 0x7b000000
     8c0:	stmdals	r4, {r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
     8c4:			; <UNDEFINED> instruction: 0xf8df2201
     8c8:	movwcs	r1, #1072	; 0x430
     8cc:	andlt	pc, r1, r0, asr r8	; <UNPREDICTABLE>
     8d0:	stmib	sp, {r1, r2, r3, r8, fp, sp, pc}^
     8d4:	tstls	r2, r0, lsl #10
     8d8:	ldrdeq	pc, [r0], -fp
     8dc:	svc	0x0028f7ff
     8e0:	ldrcc	pc, [r8], #-2271	; 0xfffff721
     8e4:	ldrbtmi	r9, [fp], #-2574	; 0xfffff5f2
     8e8:	sbcsvs	r0, r8, #64	; 0x40
     8ec:	adcsle	r2, sp, r0, lsl #20
     8f0:	strne	pc, [ip], #-2271	; 0xfffff721
     8f4:			; <UNDEFINED> instruction: 0xf8db2001
     8f8:	ldrbtmi	r3, [r9], #-0
     8fc:	svc	0x007ef7ff
     900:	strcc	pc, [r0], #-2271	; 0xfffff721
     904:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
     908:			; <UNDEFINED> instruction: 0xe7af621a
     90c:	andcs	r4, r1, #260096	; 0x3f800
     910:	subsvs	r4, sl, fp, ror r4
     914:	blmi	fff7a7c4 <abort@plt+0xfff79fbc>
     918:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
     91c:	sbfx	r6, sl, #3, #6
     920:	movwcs	r4, #7419	; 0x1cfb
     924:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
     928:	ldrbtmi	r4, [ip], #-1567	; 0xfffff9e1
     92c:	eorhi	pc, ip, sp, asr #17
     930:	strbmi	r4, [r6], -r1, asr #13
     934:	eorcc	pc, r4, r4, lsl #17
     938:	mrrc2	0, 0, pc, lr, cr0	; <UNPREDICTABLE>
     93c:			; <UNDEFINED> instruction: 0xf8cd4bf5
     940:	ldrbtmi	r8, [fp], #-20	; 0xffffffec
     944:	blmi	ffd25564 <abort@plt+0xffd24d5c>
     948:	eorhi	pc, r8, sp, asr #17
     94c:	movwls	r4, #33915	; 0x847b
     950:			; <UNDEFINED> instruction: 0xf8cd4bf2
     954:	ldrbtmi	r8, [fp], #-28	; 0xffffffe4
     958:	adcvs	r9, r0, r9, lsl #6
     95c:	strbmi	r4, [r4], -r5, lsl #12
     960:	svc	0x0040f7ff
     964:	svccc	0x00fff1b0
     968:			; <UNDEFINED> instruction: 0xf0004682
     96c:			; <UNDEFINED> instruction: 0xf7ff815a
     970:	stmdacs	r0, {r1, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
     974:	bl	274b4c <abort@plt+0x274344>
     978:	adcsmi	r0, r2, #8, 4	; 0x80000000
     97c:	blls	1b4a5c <abort@plt+0x1b4254>
     980:	stmdbeq	r1, {r3, ip, sp, lr, pc}
     984:	tstlt	sl, sl, asr r8
     988:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
     98c:	bleq	23b5b8 <abort@plt+0x23adb0>
     990:	vshl.s64	d20, d19, #0
     994:	stfled	f0, [r4], {4}
     998:	strcc	lr, [r1], -lr
     99c:	ldrmi	r4, [r3, #1565]!	; 0x61d
     9a0:	stmiavs	fp!, {r1, r3, ip, lr, pc}
     9a4:	mvnsle	r2, r0, lsl #22
     9a8:	stc2	0, cr15, [r6], #-0
     9ac:	ldrmi	r3, [r3, #1537]!	; 0x601
     9b0:	subvs	r6, r5, r8, lsr #1
     9b4:	mvnsle	r4, r5, lsl #12
     9b8:	addsmi	r9, lr, #5120	; 0x1400
     9bc:	bls	237e1c <abort@plt+0x237614>
     9c0:	bleq	fb860 <abort@plt+0xfb058>
     9c4:	andscc	r6, pc, #860160	; 0xd2000
     9c8:	ble	3d1f38 <abort@plt+0x3d1730>
     9cc:	blcs	275f0 <abort@plt+0x26de8>
     9d0:	tsthi	fp, r0, asr #32	; <UNPREDICTABLE>
     9d4:	andcs	r9, r0, #9216	; 0x2400
     9d8:	bvs	ff6251fc <abort@plt+0xff6249f4>
     9dc:	andeq	lr, r0, fp, lsr #23
     9e0:	blx	fe33c9e8 <abort@plt+0xfe33c1e0>
     9e4:	bvs	ff6a7610 <abort@plt+0xff6a6e08>
     9e8:	movwls	r1, #23219	; 0x5ab3
     9ec:	ldrdne	lr, [r3], -r5
     9f0:			; <UNDEFINED> instruction: 0xf100682a
     9f4:	strmi	r0, [ip, #3073]	; 0xc01
     9f8:	b	13f7644 <abort@plt+0x13f6e3c>
     9fc:	stmdblt	r9, {r0, r6, r8, r9, fp}
     a00:	bleq	16bcb44 <abort@plt+0x16bc33c>
     a04:	b	13d224c <abort@plt+0x13d1a44>
     a08:			; <UNDEFINED> instruction: 0xf7ff110b
     a0c:			; <UNDEFINED> instruction: 0x4602ee9e
     a10:	stmdacs	r0, {r3, r5, sp, lr}
     a14:	teqhi	r7, r0	; <UNPREDICTABLE>
     a18:			; <UNDEFINED> instruction: 0xf8c56928
     a1c:	tsteq	r1, ip
     a20:	bl	8ca2c <abort@plt+0x8c224>
     a24:			; <UNDEFINED> instruction: 0x61280b01
     a28:			; <UNDEFINED> instruction: 0xf8cb4650
     a2c:			; <UNDEFINED> instruction: 0xf88ba008
     a30:	subspl	r7, r4, r4
     a34:	mrc	7, 3, APSR_nzcv, cr0, cr15, {7}
     a38:	adcmi	r6, r3, #2801664	; 0x2ac000
     a3c:	movwcs	fp, #8136	; 0x1fc8
     a40:	andeq	pc, ip, fp, asr #17
     a44:	cmnvs	fp, ip, asr #31
     a48:	stmdacs	r0, {r2, r3, r5, r7, r8, sp, lr}
     a4c:	adchi	pc, r4, r0, asr #6
     a50:	movwmi	pc, #111	; 0x6f	; <UNPREDICTABLE>
     a54:			; <UNDEFINED> instruction: 0xf000429c
     a58:	strtmi	r8, [r0], #-159	; 0xffffff61
     a5c:	ldrb	r4, [pc, -r4, lsl #12]!
     a60:	andeq	pc, r8, #-2147483606	; 0x8000002a
     a64:	vpmin.s8	d2, d0, d8
     a68:	movwge	r8, #8331	; 0x208b
     a6c:	eorcs	pc, r2, r3, asr r8	; <UNPREDICTABLE>
     a70:			; <UNDEFINED> instruction: 0x47184413
     a74:	andeq	r0, r0, r1, asr #1
     a78:	andeq	r0, r0, pc, lsr #1
     a7c:	andeq	r0, r0, pc, lsl #1
     a80:	andeq	r0, r0, r1, ror r0
     a84:	andeq	r0, r0, sp, lsl #2
     a88:			; <UNDEFINED> instruction: 0xffffffe9
     a8c:	andeq	r0, r0, r7, lsl #1
     a90:	andeq	r0, r0, r5, rrx
     a94:	andeq	r0, r0, sp, lsl #2
     a98:	andeq	r0, r0, sp, lsl #2
     a9c:	andeq	r0, r0, sp, lsl #2
     aa0:	andeq	r0, r0, sp, lsl #2
     aa4:	andeq	r0, r0, sp, lsl #2
     aa8:	andeq	r0, r0, sp, lsl #2
     aac:	andeq	r0, r0, sp, lsl #2
     ab0:	andeq	r0, r0, sp, lsl #2
     ab4:	andeq	r0, r0, sp, lsl #2
     ab8:	andeq	r0, r0, sp, lsl #2
     abc:	andeq	r0, r0, sp, lsl #2
     ac0:	ldrdeq	r0, [r0], -r7
     ac4:	andeq	r0, r0, sp, lsl #2
     ac8:	andeq	r0, r0, sp, lsl #2
     acc:	andeq	r0, r0, sp, lsl #2
     ad0:	andeq	r0, r0, sp, lsl #2
     ad4:	andeq	r0, r0, r9, asr #1
     ad8:	strcs	r4, [r1, -r0, lsr #12]
     adc:	ldr	r4, [pc, -r4, lsl #12]!
     ae0:	cmple	r9, r7, lsl #16
     ae4:	vsubw.s8	q9, q4, d2
     ae8:	ldrmi	r0, [r8, #768]	; 0x300
     aec:	rscshi	pc, r0, r0, asr #5
     af0:			; <UNDEFINED> instruction: 0xf1a84620
     af4:	strmi	r0, [r4], -r2, lsl #16
     af8:			; <UNDEFINED> instruction: 0x4620e732
     afc:	strmi	r2, [r4], -r2, lsl #14
     b00:			; <UNDEFINED> instruction: 0xf64fe72e
     b04:			; <UNDEFINED> instruction: 0xf6c773fc
     b08:	ldrmi	r7, [r8, #1023]	; 0x3ff
     b0c:	sbcshi	pc, fp, r0, lsl #6
     b10:			; <UNDEFINED> instruction: 0xf1089b0a
     b14:	strmi	r0, [r4], -r2, lsl #16
     b18:	svclt	0x00b84543
     b1c:	movwls	r4, #42563	; 0xa643
     b20:			; <UNDEFINED> instruction: 0xf06fe71e
     b24:	addsmi	r4, ip, #0, 6
     b28:			; <UNDEFINED> instruction: 0xf044d036
     b2c:	andcc	r0, r1, r7
     b30:	ldr	r4, [r5, -r4, lsl #12]
     b34:	cdpne	3, 6, cr11, cr0, cr4, {4}
     b38:	ldr	r4, [r1, -r4, lsl #12]
     b3c:	movwmi	pc, #111	; 0x6f	; <UNPREDICTABLE>
     b40:	mlale	r9, ip, r2, r4
     b44:	strmi	r1, [r4], -r0, ror #24
     b48:			; <UNDEFINED> instruction: 0xf7ffe70a
     b4c:	ldmdacs	r7!, {r2, r3, r6, r9, sl, fp, sp, lr, pc}
     b50:	stmdale	r4, {r3, r6, r7, ip, lr, pc}^
     b54:			; <UNDEFINED> instruction: 0xf0002808
     b58:	stmdacs	r9, {r0, r2, r3, r4, r7, pc}
     b5c:			; <UNDEFINED> instruction: 0xf64fd1c0
     b60:			; <UNDEFINED> instruction: 0xf6c773fd
     b64:	ldrmi	r7, [r8, #1023]	; 0x3ff
     b68:	adchi	pc, sp, r0, lsl #6
     b6c:			; <UNDEFINED> instruction: 0xf1089b0a
     b70:	strtmi	r0, [r0], -r1, lsl #16
     b74:	strmi	r4, [r4], -r3, asr #10
     b78:			; <UNDEFINED> instruction: 0x4643bfb8
     b7c:	strbt	r9, [pc], sl, lsl #6
     b80:			; <UNDEFINED> instruction: 0xf7ff4650
     b84:	stmdacs	r0, {r3, r4, r9, sl, fp, sp, lr, pc}
     b88:	addhi	pc, ip, r0, asr #32
     b8c:	ldrbtmi	r4, [sl], #-2660	; 0xfffff59c
     b90:	bcs	1b7e0 <abort@plt+0x1afd8>
     b94:	mcrge	4, 7, pc, cr15, cr15, {3}	; <UNPREDICTABLE>
     b98:	strmi	r4, [r4], -r0, lsr #12
     b9c:	strtmi	lr, [r9], -r0, ror #13
     ba0:	stmdavs	r9, {r0, r2, r3, r9, sl, lr}^
     ba4:	mvfccsp	f3, f1
     ba8:	ldrhle	r4, [r9, #83]!	; 0x53
     bac:	str	r4, [r3, -sp, lsl #12]
     bb0:			; <UNDEFINED> instruction: 0xf6bf45b3
     bb4:	blls	16c7c0 <abort@plt+0x16bfb8>
     bb8:	blls	2ed32c <abort@plt+0x2ecb24>
     bbc:	bleq	7cfd0 <abort@plt+0x7c7c8>
     bc0:			; <UNDEFINED> instruction: 0xf1b8b943
     bc4:	blle	18847cc <abort@plt+0x1883fc4>
     bc8:	ldrbtmi	r4, [r9], #-2390	; 0xfffff6aa
     bcc:	ldrbtmi	r4, [r8], #-2134	; 0xfffff7aa
     bd0:	ldcl	7, cr15, [r6, #1020]!	; 0x3fc
     bd4:	stmdaeq	r9, {r1, r2, r5, r7, r8, r9, fp, sp, lr, pc}
     bd8:	eorlt	pc, ip, sp, asr #17
     bdc:	ldmdacs	r8!, {r2, r3, r5, r6, r7, r9, sl, sp, lr, pc}
     be0:	ldmdacs	r9!, {r3, r4, r6, ip, lr, pc}
     be4:			; <UNDEFINED> instruction: 0x4620d0bb
     be8:			; <UNDEFINED> instruction: 0x4618e7d7
     bec:			; <UNDEFINED> instruction: 0xf986f000
     bf0:	blmi	13ba7b8 <abort@plt+0x13b9fb0>
     bf4:	strmi	lr, [ip], -sp, asr #19
     bf8:			; <UNDEFINED> instruction: 0x461c447b
     bfc:	blx	fff3cc04 <abort@plt+0xfff3c3fc>
     c00:	ldrmi	r3, [r3, #3585]!	; 0xe01
     c04:	subsvs	r4, r0, sl, lsr #12
     c08:	adcvs	r4, r0, r5, lsl #12
     c0c:	mvnsle	r6, r2, lsl #1
     c10:	ldmib	sp, {r0, r1, r2, r8, r9, fp, ip, pc}^
     c14:	bl	fe8d244c <abort@plt+0xfe8d1c44>
     c18:	stmibne	fp, {r0, r1, r3, r8}
     c1c:	movwls	r4, #30302	; 0x765e
     c20:	blmi	10fa750 <abort@plt+0x10f9f48>
     c24:	ldmpl	r3, {r2, r9, fp, ip, pc}^
     c28:			; <UNDEFINED> instruction: 0xf7ff6818
     c2c:	bllt	143c254 <abort@plt+0x143ba4c>
     c30:	tstlt	fp, r7, lsl #22
     c34:			; <UNDEFINED> instruction: 0x3601e03e
     c38:	stccs	8, cr6, [r0, #-692]	; 0xfffffd4c
     c3c:	blls	175430 <abort@plt+0x174c28>
     c40:	strdcc	r1, [r1], -r0
     c44:			; <UNDEFINED> instruction: 0xf95af000
     c48:	ldrbtmi	r4, [fp], #-2874	; 0xfffff4c6
     c4c:	mlacc	r4, r3, r8, pc	; <UNPREDICTABLE>
     c50:	andle	r2, r4, r1, lsl #22
     c54:			; <UNDEFINED> instruction: 0xf7ff200f
     c58:	andcc	lr, r1, sl, lsl #27
     c5c:	bls	2b4d1c <abort@plt+0x2b4514>
     c60:	sfmle	f4, 4, [r3, #-712]	; 0xfffffd38
     c64:	blne	fe59393c <abort@plt+0xfe593134>
     c68:	andsvs	r4, lr, fp, ror r4
     c6c:	ldrbeq	r9, [fp, sl, lsl #22]
     c70:	bmi	cb6088 <abort@plt+0xcb5880>
     c74:	ldmdavs	r3, {r1, r3, r4, r5, r6, sl, lr}
     c78:	andsvs	r3, r3, r1, lsl #6
     c7c:			; <UNDEFINED> instruction: 0xf8eef000
     c80:			; <UNDEFINED> instruction: 0xf7ff2000
     c84:			; <UNDEFINED> instruction: 0x2100ed92
     c88:			; <UNDEFINED> instruction: 0xf7ff2001
     c8c:	stmdbmi	ip!, {r1, r3, r5, r6, r8, sl, fp, sp, lr, pc}
     c90:			; <UNDEFINED> instruction: 0xe79b4479
     c94:	svcmi	0x0000f1b8
     c98:			; <UNDEFINED> instruction: 0x4620d01a
     c9c:	ldmcc	pc!, {r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
     ca0:	ldrb	r4, [sp], -r4, lsl #12
     ca4:			; <UNDEFINED> instruction: 0xf7ff4650
     ca8:	stmdacs	r0, {r3, r4, r5, r8, sl, fp, sp, lr, pc}
     cac:	svcge	0x0074f77f
     cb0:	ldrb	r4, [r3], r0, lsr #8
     cb4:			; <UNDEFINED> instruction: 0xf0004618
     cb8:	ldr	pc, [sp, r1, lsr #18]!
     cbc:	andcs	r4, r1, r1, lsr #18
     cc0:			; <UNDEFINED> instruction: 0xf7ff4479
     cc4:	stmdbmi	r0!, {r2, r3, r4, r7, r8, sl, fp, sp, lr, pc}
     cc8:	ldrbtmi	r2, [r9], #-1
     ccc:	ldc	7, cr15, [r6, #1020]	; 0x3fc
     cd0:	blx	fe2bccd8 <abort@plt+0xfe2bc4d0>
     cd4:	andeq	r1, r1, ip, asr #14
     cd8:	andeq	r0, r0, r0, ror r0
     cdc:	ldrdeq	r0, [r0], -lr
     ce0:	ldrdeq	r0, [r0], -r6
     ce4:	andeq	r1, r1, lr, lsr #15
     ce8:			; <UNDEFINED> instruction: 0x000117b4
     cec:	andeq	r1, r1, sl, lsl #14
     cf0:	andeq	r0, r0, r4, ror r0
     cf4:	andeq	r1, r1, ip, asr #14
     cf8:	muleq	r0, r0, r0
     cfc:	andeq	r1, r1, r2, lsr #14
     d00:	andeq	r0, r0, r6, lsl sl
     d04:	andeq	r1, r1, r2, lsl #14
     d08:	strdeq	r1, [r1], -r8
     d0c:	andeq	r1, r1, lr, ror #13
     d10:	ldrdeq	r1, [r1], -lr
     d14:	andeq	r1, r1, r6, asr #13
     d18:			; <UNDEFINED> instruction: 0x000116bc
     d1c:			; <UNDEFINED> instruction: 0x000116b2
     d20:	andeq	r1, r1, sl, ror r4
     d24:	andeq	r0, r0, sl, lsr #14
     d28:	andeq	r0, r0, r2, ror r7
     d2c:	andeq	r1, r1, r0, lsl r4
     d30:	andeq	r0, r0, r0, lsl #1
     d34:			; <UNDEFINED> instruction: 0x000113be
     d38:	andeq	r1, r1, r0, lsr #7
     d3c:	muleq	r1, r4, r3
     d40:	andeq	r0, r0, r4, asr r6
     d44:	ldrdeq	r0, [r0], -ip
     d48:	andeq	r0, r0, r6, ror #12
     d4c:	bleq	3ce90 <abort@plt+0x3c688>
     d50:	cdpeq	0, 0, cr15, cr0, cr15, {2}
     d54:	strbtmi	fp, [sl], -r2, lsl #24
     d58:	strlt	fp, [r1], #-1028	; 0xfffffbfc
     d5c:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
     d60:	ldrmi	sl, [sl], #776	; 0x308
     d64:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
     d68:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
     d6c:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
     d70:			; <UNDEFINED> instruction: 0xf85a4b06
     d74:	stmdami	r6, {r0, r1, ip, sp}
     d78:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
     d7c:	stc	7, cr15, [r8, #-1020]	; 0xfffffc04
     d80:	stcl	7, cr15, [r2, #-1020]	; 0xfffffc04
     d84:	andeq	r1, r1, r8, ror #3
     d88:	andeq	r0, r0, r4, rrx
     d8c:	andeq	r0, r0, r4, lsl #1
     d90:	andeq	r0, r0, r8, lsl #1
     d94:	ldr	r3, [pc, #20]	; db0 <abort@plt+0x5a8>
     d98:	ldr	r2, [pc, #20]	; db4 <abort@plt+0x5ac>
     d9c:	add	r3, pc, r3
     da0:	ldr	r2, [r3, r2]
     da4:	cmp	r2, #0
     da8:	bxeq	lr
     dac:	b	79c <__gmon_start__@plt>
     db0:	andeq	r1, r1, r8, asr #3
     db4:	andeq	r0, r0, ip, ror r0
     db8:	blmi	1d2dd8 <abort@plt+0x1d25d0>
     dbc:	bmi	1d1fa4 <abort@plt+0x1d179c>
     dc0:	addmi	r4, r3, #2063597568	; 0x7b000000
     dc4:	andle	r4, r3, sl, ror r4
     dc8:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
     dcc:	ldrmi	fp, [r8, -r3, lsl #2]
     dd0:	svclt	0x00004770
     dd4:	andeq	r1, r1, r8, asr #4
     dd8:	andeq	r1, r1, r4, asr #4
     ddc:	andeq	r1, r1, r4, lsr #3
     de0:	andeq	r0, r0, ip, rrx
     de4:	stmdbmi	r9, {r3, fp, lr}
     de8:	bmi	251fd0 <abort@plt+0x2517c8>
     dec:	bne	251fd8 <abort@plt+0x2517d0>
     df0:	svceq	0x00cb447a
     df4:			; <UNDEFINED> instruction: 0x01a1eb03
     df8:	andle	r1, r3, r9, asr #32
     dfc:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
     e00:	ldrmi	fp, [r8, -r3, lsl #2]
     e04:	svclt	0x00004770
     e08:	andeq	r1, r1, ip, lsl r2
     e0c:	andeq	r1, r1, r8, lsl r2
     e10:	andeq	r1, r1, r8, ror r1
     e14:	andeq	r0, r0, ip, lsl #1
     e18:	blmi	2ae240 <abort@plt+0x2ada38>
     e1c:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
     e20:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
     e24:	blmi	26f3d8 <abort@plt+0x26ebd0>
     e28:	ldrdlt	r5, [r3, -r3]!
     e2c:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
     e30:			; <UNDEFINED> instruction: 0xf7ff6818
     e34:			; <UNDEFINED> instruction: 0xf7ffec6c
     e38:	blmi	1c0d3c <abort@plt+0x1c0534>
     e3c:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
     e40:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
     e44:	andeq	r1, r1, r6, ror #3
     e48:	andeq	r1, r1, r8, asr #2
     e4c:	andeq	r0, r0, r8, rrx
     e50:	ldrdeq	r1, [r1], -r2
     e54:	andeq	r1, r1, r6, asr #3
     e58:	svclt	0x0000e7c4
     e5c:	ldrblt	r4, [r0, #-2585]!	; 0xfffff5e7
     e60:	ldmdavs	r3, {r1, r3, r4, r5, r6, sl, lr}
     e64:			; <UNDEFINED> instruction: 0x0601f013
     e68:	ldmdavs	r2, {r0, ip, lr, pc}^
     e6c:	bl	ed49c <abort@plt+0xecc94>
     e70:	ldrsbne	r7, [sp], #-51	; 0xffffffcd
     e74:	and	r4, r4, ip, lsr #12
     e78:			; <UNDEFINED> instruction: 0xf7ff200a
     e7c:	andcc	lr, r1, r8, ror ip
     e80:	stccc	0, cr13, [r1], {27}
     e84:	ldmdblt	lr!, {r3, r4, r5, r6, r7, r8, sl, ip, lr, pc}
     e88:	andcs	r4, r0, #15360	; 0x3c00
     e8c:	andsvs	r4, sl, fp, ror r4
     e90:	movwcc	fp, #7536	; 0x1d70
     e94:			; <UNDEFINED> instruction: 0xe7ea4616
     e98:			; <UNDEFINED> instruction: 0xf7ff201b
     e9c:	andcc	lr, r1, r8, ror #24
     ea0:	eorscs	sp, r9, fp
     ea4:	stcl	7, cr15, [r2], #-1020	; 0xfffffc04
     ea8:	andle	r3, r6, r1
     eac:	mvnle	r2, r0, lsl #26
     eb0:			; <UNDEFINED> instruction: 0xf7ff200d
     eb4:	andcc	lr, r1, ip, asr ip
     eb8:	stmdbmi	r4, {r1, r2, r5, r6, r7, r8, ip, lr, pc}
     ebc:	ldrbtmi	r2, [r9], #-1
     ec0:	ldc	7, cr15, [ip], {255}	; 0xff
     ec4:	andeq	r1, r1, r8, lsr #3
     ec8:	andeq	r1, r1, ip, ror r1
     ecc:	ldrdeq	r0, [r0], -lr
     ed0:	andscs	fp, pc, #8, 10	; 0x2000000
     ed4:	tstcs	r1, r6, lsl #22
     ed8:	ldrbtmi	r4, [fp], #-3078	; 0xfffff3fa
     edc:	ldmdbpl	fp, {r1, r2, fp, lr}
     ee0:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
     ee4:	mcrr	7, 15, pc, r8, cr15	; <UNPREDICTABLE>
     ee8:			; <UNDEFINED> instruction: 0xf7ff2001
     eec:	svclt	0x0000ec5e
     ef0:	andeq	r1, r1, lr, lsl #1
     ef4:	andeq	r0, r0, r8, ror r0
     ef8:	andeq	r0, r0, r8, asr #7
     efc:	vmlane.f64	d20, d18, d29
     f00:	svcmi	0x00f0e92d
     f04:	addlt	r4, r5, fp, ror r4
     f08:	ldrdge	pc, [r8], -r3
     f0c:			; <UNDEFINED> instruction: 0xf1009202
     f10:	movwls	r8, #12428	; 0x308c
     f14:	ldrbtmi	r4, [fp], #-2984	; 0xfffff458
     f18:	blmi	fea25b20 <abort@plt+0xfea25318>
     f1c:	movwls	r4, #5243	; 0x147b
     f20:	ldrdcc	pc, [r8], -sl
     f24:			; <UNDEFINED> instruction: 0xf8da9c03
     f28:	adcvs	r2, r3, r0
     f2c:	rsble	r2, r7, r0, lsl #20
     f30:			; <UNDEFINED> instruction: 0xff94f7ff
     f34:	movwls	lr, #18906	; 0x49da
     f38:	rsbsle	r2, pc, r0, lsl #22
     f3c:	ldrdcc	pc, [ip], -sl
     f40:	addsmi	r6, r3, #14811136	; 0xe20000
     f44:	tsthi	ip, r0, lsl #6	; <UNPREDICTABLE>
     f48:			; <UNDEFINED> instruction: 0xf8da4c9d
     f4c:	ldrbtmi	r2, [ip], #-24	; 0xffffffe8
     f50:	movwpl	lr, #22996	; 0x59d4
     f54:	blle	3119c4 <abort@plt+0x3111bc>
     f58:	strtmi	r3, [r8], -r1, lsl #4
     f5c:	addseq	r6, r1, r2, lsr #3
     f60:	bl	ffcbef64 <abort@plt+0xffcbe75c>
     f64:	cmnvs	r0, r5, lsl #12
     f68:			; <UNDEFINED> instruction: 0xf0002800
     f6c:			; <UNDEFINED> instruction: 0xf8da8113
     f70:	addseq	r2, r2, r8, lsl r0
     f74:	andcc	r2, r1, #0, 2
     f78:			; <UNDEFINED> instruction: 0xf7ff4628
     f7c:	blmi	fe47c03c <abort@plt+0xfe47b834>
     f80:	stfeqd	f7, [r1], {185}	; 0xb9
     f84:	ldrd	pc, [r0], -sl
     f88:	ldmdbvs	pc, {r0, r1, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
     f8c:	mrshi	pc, (UNDEF: 22)	; <UNPREDICTABLE>
     f90:	ldreq	pc, [r0], -lr, lsl #2
     f94:	ldrtmi	r4, [r2], -r1, ror #12
     f98:	ldceq	8, cr15, [r0], {82}	; 0x52
     f9c:	andscc	r3, r0, #16384	; 0x4000
     fa0:	eorcc	pc, r0, r5, asr r8	; <UNPREDICTABLE>
     fa4:			; <UNDEFINED> instruction: 0xf8453301
     fa8:	mcrrne	0, 2, r3, fp, cr0
     fac:			; <UNDEFINED> instruction: 0xf8dad1f4
     fb0:	blcs	d018 <abort@plt+0xc810>
     fb4:	andcs	sp, r0, #16, 22	; 0x4000
     fb8:	ldrmi	r1, [r1], -r8, lsr #30
     fbc:	svccc	0x0004f850
     fc0:	andvs	r3, r2, r1, lsl #2
     fc4:			; <UNDEFINED> instruction: 0xf8da441a
     fc8:	addsmi	r3, r9, #24
     fcc:			; <UNDEFINED> instruction: 0xf1bcddf6
     fd0:	blle	d84bd8 <abort@plt+0xd843d0>
     fd4:	ldreq	pc, [r0], -lr, lsl #2
     fd8:			; <UNDEFINED> instruction: 0xf1bc4633
     fdc:			; <UNDEFINED> instruction: 0xf8530c01
     fe0:			; <UNDEFINED> instruction: 0xf1062d10
     fe4:			; <UNDEFINED> instruction: 0xf8550610
     fe8:			; <UNDEFINED> instruction: 0xf1044022
     fec:			; <UNDEFINED> instruction: 0xf8450101
     ff0:	blgt	3c5080 <abort@plt+0x3c4878>
     ff4:	strne	lr, [r4], #-2823	; 0xfffff4f9
     ff8:	andeq	lr, pc, r4, lsl #17
     ffc:	eor	sp, r0, ip, ror #11
    1000:			; <UNDEFINED> instruction: 0xb123461a
    1004:	ldrbtmi	r4, [r9], #-2416	; 0xfffff690
    1008:	movwcc	r6, #6155	; 0x180b
    100c:	blmi	1bd9040 <abort@plt+0x1bd8838>
    1010:	ldrbtmi	r9, [fp], #-2306	; 0xfffff6fe
    1014:	andls	r1, r2, r8, asr #28
    1018:	mulcc	r1, r9, sl
    101c:	eorge	pc, r8, r3, asr #17
    1020:	andne	pc, r8, sl, asr #17
    1024:			; <UNDEFINED> instruction: 0xf47f4692
    1028:			; <UNDEFINED> instruction: 0xf1baaf7b
    102c:	andle	r0, r2, r0, lsl #30
    1030:			; <UNDEFINED> instruction: 0xf8ca2300
    1034:	andlt	r3, r5, r4
    1038:	svchi	0x00f0e8bd
    103c:	ldrd	pc, [r0], -sl
    1040:			; <UNDEFINED> instruction: 0xf1b94677
    1044:	vpmax.f32	d16, d0, d0
    1048:	blmi	1861288 <abort@plt+0x1860a80>
    104c:	ldrbtmi	r2, [fp], #-1280	; 0xfffffb00
    1050:			; <UNDEFINED> instruction: 0xf8d769da
    1054:	ldrtmi	r8, [lr], -r0
    1058:	ldmdavs	r3!, {r1, sp, lr, pc}
    105c:			; <UNDEFINED> instruction: 0xd1744598
    1060:	stmdbeq	r1, {r0, r3, r4, r5, r7, r8, ip, sp, lr, pc}
    1064:			; <UNDEFINED> instruction: 0xf1064634
    1068:	mvnsle	r0, r0, lsl r6
    106c:	svclt	0x00082a00
    1070:	strmi	r4, [r8, #1596]!	; 0x63c
    1074:	blmi	15f8640 <abort@plt+0x15f7e38>
    1078:	streq	lr, [r5, -r8, lsr #23]
    107c:	bvs	6d2270 <abort@plt+0x6d1a68>
    1080:	svccs	0x0001b33b
    1084:			; <UNDEFINED> instruction: 0xf105d025
    1088:			; <UNDEFINED> instruction: 0xf0230308
    108c:	ldrbmi	r0, [r8, #2823]	; 0xb07
    1090:	ands	sp, lr, ip, lsl #20
    1094:			; <UNDEFINED> instruction: 0xf7ff2009
    1098:	andcc	lr, r1, sl, ror #22
    109c:			; <UNDEFINED> instruction: 0xf10bd00f
    10a0:	blne	1fc1cc8 <abort@plt+0x1fc14c0>
    10a4:			; <UNDEFINED> instruction: 0x465d4598
    10a8:			; <UNDEFINED> instruction: 0x469bdb13
    10ac:	streq	lr, [r5, #-2987]	; 0xfffff455
    10b0:	mvnle	r2, r1, lsl #26
    10b4:			; <UNDEFINED> instruction: 0xf7ff2020
    10b8:	andcc	lr, r1, sl, asr fp
    10bc:	stmdbmi	r6, {r0, r1, r2, r3, r5, r6, r7, r8, ip, lr, pc}^
    10c0:	ldrbtmi	r2, [r9], #-1
    10c4:	bl	fe6bf0c8 <abort@plt+0xfe6be8c0>
    10c8:			; <UNDEFINED> instruction: 0xf7ff2020
    10cc:	andcc	lr, r1, r0, asr fp
    10d0:	svccc	0x0001d0f5
    10d4:	bls	368bc <abort@plt+0x360b4>
    10d8:			; <UNDEFINED> instruction: 0xf8927923
    10dc:	addsmi	r2, sl, #36	; 0x24
    10e0:	blcs	75118 <abort@plt+0x74910>
    10e4:	blcs	b5198 <abort@plt+0xb4990>
    10e8:	andcs	sp, lr, r5, lsl #2
    10ec:	bl	fbf0f0 <abort@plt+0xfbe8e8>
    10f0:	rscle	r3, r4, r1
    10f4:	bls	5f588 <abort@plt+0x5ed80>
    10f8:	eorcc	pc, r4, r2, lsl #17
    10fc:			; <UNDEFINED> instruction: 0xf7ff68a0
    1100:	andcc	lr, r1, r6, lsr fp
    1104:	ldrcc	sp, [r0], #-219	; 0xffffff25
    1108:	stcpl	8, cr15, [r4], {84}	; 0x54
    110c:	stmdale	r8, {r1, r2, r5, r7, r9, lr}
    1110:			; <UNDEFINED> instruction: 0xf1b94445
    1114:	eorle	r0, r4, r0, lsl #30
    1118:			; <UNDEFINED> instruction: 0x46274b30
    111c:	ldmibvs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
    1120:	stccs	7, cr14, [r0, #-604]	; 0xfffffda4
    1124:	strcs	sp, [r0, #-3543]	; 0xfffff229
    1128:			; <UNDEFINED> instruction: 0xf7ff2008
    112c:	andcc	lr, r1, r0, lsr #22
    1130:			; <UNDEFINED> instruction: 0xf854d0c5
    1134:	strcc	r3, [r1, #-3076]	; 0xfffff3fc
    1138:	blle	ffd51bb4 <abort@plt+0xffd513ac>
    113c:	andcs	lr, pc, fp, asr #15
    1140:	bl	53f144 <abort@plt+0x53e93c>
    1144:	bicsle	r3, r5, r1
    1148:	strhlt	lr, [r2, #-121]	; 0xffffff87
    114c:	stcne	8, cr15, [r4], {86}	; 0x56
    1150:	addmi	r4, fp, #1090519040	; 0x41000000
    1154:	strtmi	sp, [r7], -sp, lsl #21
    1158:			; <UNDEFINED> instruction: 0x46a8e77b
    115c:			; <UNDEFINED> instruction: 0x463ce7bb
    1160:			; <UNDEFINED> instruction: 0xf8dae787
    1164:			; <UNDEFINED> instruction: 0xf1bee000
    1168:	andsle	r0, sp, r0, lsl #30
    116c:			; <UNDEFINED> instruction: 0x46704c1c
    1170:	stmdavs	r3!, {r2, r3, r4, r5, r6, sl, lr}
    1174:	eorvs	r3, r3, r1, lsl #6
    1178:	b	ff53f17c <abort@plt+0xff53e974>
    117c:	strb	r6, [r6, -r2, lsr #17]
    1180:	tsteq	r9, r3, lsl #24
    1184:	rscvs	r6, r3, r0, lsr #18
    1188:	b	ff7bf18c <abort@plt+0xff7be984>
    118c:	stmdacs	r0, {r5, r8, sp, lr}
    1190:	mrcge	4, 6, APSR_nzcv, cr10, cr15, {3}
    1194:	andcs	r2, r1, r0, lsl #2
    1198:	b	ff8bf19c <abort@plt+0xff8be994>
    119c:			; <UNDEFINED> instruction: 0x3018f8da
    11a0:			; <UNDEFINED> instruction: 0xf6bf2b00
    11a4:	strb	sl, [ip, -r8, lsl #30]
    11a8:			; <UNDEFINED> instruction: 0xf8da4a0e
    11ac:	ldrbtmi	r3, [sl], #-8
    11b0:			; <UNDEFINED> instruction: 0xe7266892
    11b4:	andeq	r1, r1, r4, lsl #2
    11b8:	strdeq	r1, [r1], -r2
    11bc:	andeq	r1, r1, ip, ror #1
    11c0:	strheq	r1, [r1], -sl
    11c4:	andeq	r1, r1, r0, lsl #1
    11c8:	andeq	r1, r1, r2
    11cc:	strdeq	r0, [r1], -r6
    11d0:			; <UNDEFINED> instruction: 0x00010fba
    11d4:	andeq	r0, r1, ip, lsl #31
    11d8:	ldrdeq	r0, [r0], -sl
    11dc:	andeq	r0, r1, ip, ror #29
    11e0:	muleq	r1, r8, lr
    11e4:	andeq	r0, r1, sl, asr lr
    11e8:	andcs	r4, r1, r2, lsl #18
    11ec:	ldrbtmi	fp, [r9], #-1288	; 0xfffffaf8
    11f0:	bl	13f1f4 <abort@plt+0x13e9ec>
    11f4:	ldrdeq	r0, [r0], -sl
    11f8:	blmi	4ee620 <abort@plt+0x4ede18>
    11fc:	bvs	fe6123f0 <abort@plt+0xfe611be8>
    1200:	bmi	4ad788 <abort@plt+0x4acf80>
    1204:	stmvs	r1, {r8, r9, sp}
    1208:	andvs	r4, r3, sl, ror r4
    120c:	addsvs	r6, r1, #67	; 0x43
    1210:	sbcvs	r6, r3, r3, lsl #1
    1214:	cmpvs	r3, r3, lsl #2
    1218:	stflts	f6, [r8, #-524]	; 0xfffffdf4
    121c:	rscvs	pc, r0, pc, asr #8
    1220:	b	fec3f224 <abort@plt+0xfec3ea1c>
    1224:	rscvs	pc, r4, #0, 4
    1228:	cmplt	r0, r3, lsl #12
    122c:	addsmi	r3, r3, #28, 6	; 0x70000000
    1230:	ldccc	8, cr15, [r4], {67}	; 0x43
    1234:	movwcs	sp, #506	; 0x1fa
    1238:	strbtcc	pc, [ip], r0, asr #17	; <UNPREDICTABLE>
    123c:	strmi	lr, [r1], -r1, ror #15
    1240:			; <UNDEFINED> instruction: 0xf7ff2001
    1244:	svclt	0x0000ea8e
    1248:	andeq	r0, r1, ip, lsl #28
    124c:	andeq	r0, r1, r0, lsl #28
    1250:	mvnsmi	lr, #737280	; 0xb4000
    1254:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    1258:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    125c:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    1260:	b	113f264 <abort@plt+0x113ea5c>
    1264:	blne	1d92460 <abort@plt+0x1d91c58>
    1268:	strhle	r1, [sl], -r6
    126c:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    1270:	svccc	0x0004f855
    1274:	strbmi	r3, [sl], -r1, lsl #8
    1278:	ldrtmi	r4, [r8], -r1, asr #12
    127c:	adcmi	r4, r6, #152, 14	; 0x2600000
    1280:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    1284:	svclt	0x000083f8
    1288:	strdeq	r0, [r1], -lr
    128c:	strdeq	r0, [r1], -r4
    1290:	svclt	0x00004770

Disassembly of section .fini:

00001294 <.fini>:
    1294:	push	{r3, lr}
    1298:	pop	{r3, pc}
