#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x21828a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2182a30 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x218c440 .functor NOT 1, L_0x21b5f90, C4<0>, C4<0>, C4<0>;
L_0x21b5cf0 .functor XOR 1, L_0x21b5b90, L_0x21b5c50, C4<0>, C4<0>;
L_0x21b5e80 .functor XOR 1, L_0x21b5cf0, L_0x21b5db0, C4<0>, C4<0>;
v0x21b2860_0 .net *"_ivl_10", 0 0, L_0x21b5db0;  1 drivers
v0x21b2960_0 .net *"_ivl_12", 0 0, L_0x21b5e80;  1 drivers
v0x21b2a40_0 .net *"_ivl_2", 0 0, L_0x21b4960;  1 drivers
v0x21b2b00_0 .net *"_ivl_4", 0 0, L_0x21b5b90;  1 drivers
v0x21b2be0_0 .net *"_ivl_6", 0 0, L_0x21b5c50;  1 drivers
v0x21b2d10_0 .net *"_ivl_8", 0 0, L_0x21b5cf0;  1 drivers
v0x21b2df0_0 .net "a", 0 0, v0x21afc60_0;  1 drivers
v0x21b2e90_0 .net "b", 0 0, v0x21afd00_0;  1 drivers
v0x21b2f30_0 .net "c", 0 0, v0x21afda0_0;  1 drivers
v0x21b2fd0_0 .var "clk", 0 0;
v0x21b3070_0 .net "d", 0 0, v0x21afee0_0;  1 drivers
v0x21b3110_0 .net "q_dut", 0 0, L_0x21b5a30;  1 drivers
v0x21b31b0_0 .net "q_ref", 0 0, L_0x218c4b0;  1 drivers
v0x21b3250_0 .var/2u "stats1", 159 0;
v0x21b32f0_0 .var/2u "strobe", 0 0;
v0x21b3390_0 .net "tb_match", 0 0, L_0x21b5f90;  1 drivers
v0x21b3450_0 .net "tb_mismatch", 0 0, L_0x218c440;  1 drivers
v0x21b3510_0 .net "wavedrom_enable", 0 0, v0x21affd0_0;  1 drivers
v0x21b35b0_0 .net "wavedrom_title", 511 0, v0x21b0070_0;  1 drivers
L_0x21b4960 .concat [ 1 0 0 0], L_0x218c4b0;
L_0x21b5b90 .concat [ 1 0 0 0], L_0x218c4b0;
L_0x21b5c50 .concat [ 1 0 0 0], L_0x21b5a30;
L_0x21b5db0 .concat [ 1 0 0 0], L_0x218c4b0;
L_0x21b5f90 .cmp/eeq 1, L_0x21b4960, L_0x21b5e80;
S_0x2182bc0 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x2182a30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x216eea0 .functor OR 1, v0x21afc60_0, v0x21afd00_0, C4<0>, C4<0>;
L_0x2183320 .functor OR 1, v0x21afda0_0, v0x21afee0_0, C4<0>, C4<0>;
L_0x218c4b0 .functor AND 1, L_0x216eea0, L_0x2183320, C4<1>, C4<1>;
v0x218c6b0_0 .net *"_ivl_0", 0 0, L_0x216eea0;  1 drivers
v0x218c750_0 .net *"_ivl_2", 0 0, L_0x2183320;  1 drivers
v0x216eff0_0 .net "a", 0 0, v0x21afc60_0;  alias, 1 drivers
v0x216f090_0 .net "b", 0 0, v0x21afd00_0;  alias, 1 drivers
v0x21af0e0_0 .net "c", 0 0, v0x21afda0_0;  alias, 1 drivers
v0x21af1f0_0 .net "d", 0 0, v0x21afee0_0;  alias, 1 drivers
v0x21af2b0_0 .net "q", 0 0, L_0x218c4b0;  alias, 1 drivers
S_0x21af410 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x2182a30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x21afc60_0 .var "a", 0 0;
v0x21afd00_0 .var "b", 0 0;
v0x21afda0_0 .var "c", 0 0;
v0x21afe40_0 .net "clk", 0 0, v0x21b2fd0_0;  1 drivers
v0x21afee0_0 .var "d", 0 0;
v0x21affd0_0 .var "wavedrom_enable", 0 0;
v0x21b0070_0 .var "wavedrom_title", 511 0;
E_0x217d840/0 .event negedge, v0x21afe40_0;
E_0x217d840/1 .event posedge, v0x21afe40_0;
E_0x217d840 .event/or E_0x217d840/0, E_0x217d840/1;
E_0x217da90 .event posedge, v0x21afe40_0;
E_0x21679f0 .event negedge, v0x21afe40_0;
S_0x21af760 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x21af410;
 .timescale -12 -12;
v0x21af960_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x21afa60 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x21af410;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x21b01d0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x2182a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x21b38e0 .functor NOT 1, v0x21afd00_0, C4<0>, C4<0>, C4<0>;
L_0x21b3970 .functor AND 1, v0x21afc60_0, L_0x21b38e0, C4<1>, C4<1>;
L_0x21b3a00 .functor NOT 1, v0x21afda0_0, C4<0>, C4<0>, C4<0>;
L_0x21b3a70 .functor AND 1, L_0x21b3970, L_0x21b3a00, C4<1>, C4<1>;
L_0x21b3b60 .functor AND 1, L_0x21b3a70, v0x21afee0_0, C4<1>, C4<1>;
L_0x21b3c20 .functor NOT 1, v0x21afc60_0, C4<0>, C4<0>, C4<0>;
L_0x21b3cd0 .functor AND 1, L_0x21b3c20, v0x21afd00_0, C4<1>, C4<1>;
L_0x21b3d90 .functor NOT 1, v0x21afda0_0, C4<0>, C4<0>, C4<0>;
L_0x21b3e50 .functor AND 1, L_0x21b3cd0, L_0x21b3d90, C4<1>, C4<1>;
L_0x21b3f60 .functor AND 1, L_0x21b3e50, v0x21afee0_0, C4<1>, C4<1>;
L_0x21b4080 .functor OR 1, L_0x21b3b60, L_0x21b3f60, C4<0>, C4<0>;
L_0x21b4140 .functor NOT 1, v0x21afc60_0, C4<0>, C4<0>, C4<0>;
L_0x21b4220 .functor AND 1, L_0x21b4140, v0x21afd00_0, C4<1>, C4<1>;
L_0x21b42e0 .functor AND 1, L_0x21b4220, v0x21afda0_0, C4<1>, C4<1>;
L_0x21b41b0 .functor NOT 1, v0x21afee0_0, C4<0>, C4<0>, C4<0>;
L_0x21b4420 .functor AND 1, L_0x21b42e0, L_0x21b41b0, C4<1>, C4<1>;
L_0x21b45c0 .functor OR 1, L_0x21b4080, L_0x21b4420, C4<0>, C4<0>;
L_0x21b46d0 .functor AND 1, v0x21afc60_0, v0x21afd00_0, C4<1>, C4<1>;
L_0x21b4a00 .functor NOT 1, v0x21afda0_0, C4<0>, C4<0>, C4<0>;
L_0x21b4b80 .functor AND 1, L_0x21b46d0, L_0x21b4a00, C4<1>, C4<1>;
L_0x21b4d40 .functor AND 1, L_0x21b4b80, v0x21afee0_0, C4<1>, C4<1>;
L_0x21b4f10 .functor OR 1, L_0x21b45c0, L_0x21b4d40, C4<0>, C4<0>;
L_0x21b50e0 .functor AND 1, v0x21afc60_0, v0x21afd00_0, C4<1>, C4<1>;
L_0x21b5150 .functor AND 1, L_0x21b50e0, v0x21afda0_0, C4<1>, C4<1>;
L_0x21b52e0 .functor NOT 1, v0x21afee0_0, C4<0>, C4<0>, C4<0>;
L_0x21b5350 .functor AND 1, L_0x21b5150, L_0x21b52e0, C4<1>, C4<1>;
L_0x21b5540 .functor OR 1, L_0x21b4f10, L_0x21b5350, C4<0>, C4<0>;
L_0x21b5650 .functor AND 1, v0x21afc60_0, v0x21afd00_0, C4<1>, C4<1>;
L_0x21b57b0 .functor AND 1, L_0x21b5650, v0x21afda0_0, C4<1>, C4<1>;
L_0x21b5870 .functor AND 1, L_0x21b57b0, v0x21afee0_0, C4<1>, C4<1>;
L_0x21b5a30 .functor OR 1, L_0x21b5540, L_0x21b5870, C4<0>, C4<0>;
v0x21b04c0_0 .net *"_ivl_0", 0 0, L_0x21b38e0;  1 drivers
v0x21b05a0_0 .net *"_ivl_10", 0 0, L_0x21b3c20;  1 drivers
v0x21b0680_0 .net *"_ivl_12", 0 0, L_0x21b3cd0;  1 drivers
v0x21b0770_0 .net *"_ivl_14", 0 0, L_0x21b3d90;  1 drivers
v0x21b0850_0 .net *"_ivl_16", 0 0, L_0x21b3e50;  1 drivers
v0x21b0980_0 .net *"_ivl_18", 0 0, L_0x21b3f60;  1 drivers
v0x21b0a60_0 .net *"_ivl_2", 0 0, L_0x21b3970;  1 drivers
v0x21b0b40_0 .net *"_ivl_20", 0 0, L_0x21b4080;  1 drivers
v0x21b0c20_0 .net *"_ivl_22", 0 0, L_0x21b4140;  1 drivers
v0x21b0d00_0 .net *"_ivl_24", 0 0, L_0x21b4220;  1 drivers
v0x21b0de0_0 .net *"_ivl_26", 0 0, L_0x21b42e0;  1 drivers
v0x21b0ec0_0 .net *"_ivl_28", 0 0, L_0x21b41b0;  1 drivers
v0x21b0fa0_0 .net *"_ivl_30", 0 0, L_0x21b4420;  1 drivers
v0x21b1080_0 .net *"_ivl_32", 0 0, L_0x21b45c0;  1 drivers
v0x21b1160_0 .net *"_ivl_34", 0 0, L_0x21b46d0;  1 drivers
v0x21b1240_0 .net *"_ivl_36", 0 0, L_0x21b4a00;  1 drivers
v0x21b1320_0 .net *"_ivl_38", 0 0, L_0x21b4b80;  1 drivers
v0x21b1400_0 .net *"_ivl_4", 0 0, L_0x21b3a00;  1 drivers
v0x21b14e0_0 .net *"_ivl_40", 0 0, L_0x21b4d40;  1 drivers
v0x21b15c0_0 .net *"_ivl_42", 0 0, L_0x21b4f10;  1 drivers
v0x21b16a0_0 .net *"_ivl_44", 0 0, L_0x21b50e0;  1 drivers
v0x21b1780_0 .net *"_ivl_46", 0 0, L_0x21b5150;  1 drivers
v0x21b1860_0 .net *"_ivl_48", 0 0, L_0x21b52e0;  1 drivers
v0x21b1940_0 .net *"_ivl_50", 0 0, L_0x21b5350;  1 drivers
v0x21b1a20_0 .net *"_ivl_52", 0 0, L_0x21b5540;  1 drivers
v0x21b1b00_0 .net *"_ivl_54", 0 0, L_0x21b5650;  1 drivers
v0x21b1be0_0 .net *"_ivl_56", 0 0, L_0x21b57b0;  1 drivers
v0x21b1cc0_0 .net *"_ivl_58", 0 0, L_0x21b5870;  1 drivers
v0x21b1da0_0 .net *"_ivl_6", 0 0, L_0x21b3a70;  1 drivers
v0x21b1e80_0 .net *"_ivl_8", 0 0, L_0x21b3b60;  1 drivers
v0x21b1f60_0 .net "a", 0 0, v0x21afc60_0;  alias, 1 drivers
v0x21b2000_0 .net "b", 0 0, v0x21afd00_0;  alias, 1 drivers
v0x21b20f0_0 .net "c", 0 0, v0x21afda0_0;  alias, 1 drivers
v0x21b23f0_0 .net "d", 0 0, v0x21afee0_0;  alias, 1 drivers
v0x21b24e0_0 .net "q", 0 0, L_0x21b5a30;  alias, 1 drivers
S_0x21b2640 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x2182a30;
 .timescale -12 -12;
E_0x217d5e0 .event anyedge, v0x21b32f0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x21b32f0_0;
    %nor/r;
    %assign/vec4 v0x21b32f0_0, 0;
    %wait E_0x217d5e0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x21af410;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21afee0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21afda0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21afd00_0, 0;
    %assign/vec4 v0x21afc60_0, 0;
    %wait E_0x21679f0;
    %wait E_0x217da90;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21afee0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21afda0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21afd00_0, 0;
    %assign/vec4 v0x21afc60_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x217d840;
    %load/vec4 v0x21afc60_0;
    %load/vec4 v0x21afd00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x21afda0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x21afee0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21afee0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21afda0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21afd00_0, 0;
    %assign/vec4 v0x21afc60_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x21afa60;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x217d840;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x21afee0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21afda0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21afd00_0, 0;
    %assign/vec4 v0x21afc60_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x2182a30;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21b2fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21b32f0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x2182a30;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x21b2fd0_0;
    %inv;
    %store/vec4 v0x21b2fd0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x2182a30;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x21afe40_0, v0x21b3450_0, v0x21b2df0_0, v0x21b2e90_0, v0x21b2f30_0, v0x21b3070_0, v0x21b31b0_0, v0x21b3110_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x2182a30;
T_7 ;
    %load/vec4 v0x21b3250_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x21b3250_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x21b3250_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x21b3250_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x21b3250_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x21b3250_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x21b3250_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x2182a30;
T_8 ;
    %wait E_0x217d840;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x21b3250_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21b3250_0, 4, 32;
    %load/vec4 v0x21b3390_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x21b3250_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21b3250_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x21b3250_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21b3250_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x21b31b0_0;
    %load/vec4 v0x21b31b0_0;
    %load/vec4 v0x21b3110_0;
    %xor;
    %load/vec4 v0x21b31b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x21b3250_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21b3250_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x21b3250_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21b3250_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit3/circuit3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/circuit3/iter0/response54/top_module.sv";
