# 
# Synthesis run script generated by Vivado
# 

set TIME_start [clock seconds] 
proc create_report { reportName command } {
  set status "."
  append status $reportName ".fail"
  if { [file exists $status] } {
    eval file delete [glob $status]
  }
  send_msg_id runtcl-4 info "Executing : $command"
  set retval [eval catch { $command } msg]
  if { $retval != 0 } {
    set fp [open $status w]
    close $fp
    send_msg_id runtcl-5 warning "$msg"
  }
}
create_project -in_memory -part xc7a100tcsg324-1

set_param project.singleFileAddWarning.threshold 0
set_param project.compositeFile.enableAutoGeneration 0
set_param synth.vivado.isSynthRun true
set_msg_config -source 4 -id {IP_Flow 19-2162} -severity warning -new_severity info
set_property webtalk.parent_dir /home/ubuntu/桌面/new_lab/lab_4_1/alu.cache/wt [current_project]
set_property parent.project_path /home/ubuntu/桌面/new_lab/lab_4_1/alu.xpr [current_project]
set_property default_lib xil_defaultlib [current_project]
set_property target_language Verilog [current_project]
set_property ip_output_repo /home/ubuntu/桌面/new_lab/lab_4_1/alu.cache/ip [current_project]
set_property ip_cache_permissions {read write} [current_project]
add_files /home/ubuntu/桌面/new_lab/lab_4_1/FibFrMem_IM.coe
add_files /home/ubuntu/桌面/new_lab/lab_4_1/FibFrMem_DM.coe
read_verilog -library xil_defaultlib {
  /home/ubuntu/桌面/last_lab/last_lab_4/Lab_4/src/ALUcontrol.v
  /home/ubuntu/桌面/last_lab/last_lab_4/Lab_4/src/AddModule.v
  /home/ubuntu/桌面/last_lab/last_lab_4/Lab_4/src/ImmGenControl.v
  /home/ubuntu/桌面/last_lab/last_lab_4/Lab_4/src/ShiftLeft1.v
  /home/ubuntu/桌面/last_lab/last_lab_4/Lab_4/src/alu.v
  /home/ubuntu/桌面/last_lab/last_lab_4/Lab_4/src/control_unit.v
  /home/ubuntu/桌面/last_lab/last_lab_4/Lab_4/src/cpu.v
  /home/ubuntu/桌面/last_lab/last_lab_4/Lab_4/src/mux2_1.v
  /home/ubuntu/桌面/last_lab/last_lab_4/Lab_4/src/mux3_1.v
  /home/ubuntu/桌面/last_lab/last_lab_4/Lab_4/src/pc.v
  /home/ubuntu/桌面/last_lab/last_lab_4/Lab_4/src/pdu.v
  /home/ubuntu/桌面/last_lab/last_lab_4/Lab_4/src/regfile.v
  /home/ubuntu/桌面/last_lab/last_lab_4/Lab_4/src/cpu_one_cycle.v
}
read_ip -quiet /home/ubuntu/new_lab/lab_4_0/alu.srcs/sources_1/ip/dist_mem_gen_1/dist_mem_gen_1.xci
set_property used_in_implementation false [get_files -all /home/ubuntu/new_lab/lab_4_0/alu.srcs/sources_1/ip/dist_mem_gen_1/dist_mem_gen_1_ooc.xdc]

read_ip -quiet /home/ubuntu/new_lab/lab_4_0/alu.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci
set_property used_in_implementation false [get_files -all /home/ubuntu/new_lab/lab_4_0/alu.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0_ooc.xdc]

# Mark all dcp files as not used in implementation to prevent them from being
# stitched into the results of this synthesis run. Any black boxes in the
# design are intentionally left as such for best results. Dcp files will be
# stitched into the design at a later time, either when this synthesis run is
# opened, or when it is stitched into a dependent implementation run.
foreach dcp [get_files -quiet -all -filter file_type=="Design\ Checkpoint"] {
  set_property used_in_implementation false $dcp
}
read_xdc /home/ubuntu/桌面/new_lab/lab_4_1/alu.srcs/constrs_1/new/alu_cons.xdc
set_property used_in_implementation false [get_files /home/ubuntu/桌面/new_lab/lab_4_1/alu.srcs/constrs_1/new/alu_cons.xdc]

read_xdc /home/ubuntu/桌面/new_lab/lab_2/lab_2/lab_2.srcs/constrs_1/new/fpgaol_fifo.xdc
set_property used_in_implementation false [get_files /home/ubuntu/桌面/new_lab/lab_2/lab_2/lab_2.srcs/constrs_1/new/fpgaol_fifo.xdc]

set_param ips.enableIPCacheLiteLoad 1
close [open __synthesis_is_running__ w]

synth_design -top SglCirCPU -part xc7a100tcsg324-1


# disable binary constraint mode for synth run checkpoints
set_param constraints.enableBinaryConstraints false
write_checkpoint -force -noxdef SglCirCPU.dcp
create_report "synth_1_synth_report_utilization_0" "report_utilization -file SglCirCPU_utilization_synth.rpt -pb SglCirCPU_utilization_synth.pb"
file delete __synthesis_is_running__
close [open __synthesis_is_complete__ w]
