V ALLIANCE : 6
H xpu_nero,P,31/ 5/2017,100
A 0,0,182000,190000
C 182000,189350,1300,vss,37,EAST,ALU1
C 0,189350,1300,vss,36,WEST,ALU1
C 182000,180650,1300,vdd,37,EAST,ALU1
C 0,180650,1300,vdd,36,WEST,ALU1
C 182000,179350,1300,vdd,35,EAST,ALU1
C 0,179350,1300,vdd,34,WEST,ALU1
C 182000,170650,1300,vss,35,EAST,ALU1
C 0,170650,1300,vss,34,WEST,ALU1
C 182000,169350,1300,vss,33,EAST,ALU1
C 0,169350,1300,vss,32,WEST,ALU1
C 182000,160650,1300,vdd,33,EAST,ALU1
C 0,160650,1300,vdd,32,WEST,ALU1
C 182000,159350,1300,vdd,31,EAST,ALU1
C 0,159350,1300,vdd,30,WEST,ALU1
C 182000,150650,1300,vss,31,EAST,ALU1
C 0,150650,1300,vss,30,WEST,ALU1
C 182000,149350,1300,vss,29,EAST,ALU1
C 0,149350,1300,vss,28,WEST,ALU1
C 182000,140650,1300,vdd,29,EAST,ALU1
C 0,140650,1300,vdd,28,WEST,ALU1
C 182000,139350,1300,vdd,27,EAST,ALU1
C 0,139350,1300,vdd,26,WEST,ALU1
C 182000,130650,1300,vss,27,EAST,ALU1
C 0,130650,1300,vss,26,WEST,ALU1
C 182000,129350,1300,vss,25,EAST,ALU1
C 0,129350,1300,vss,24,WEST,ALU1
C 182000,120650,1300,vdd,25,EAST,ALU1
C 0,120650,1300,vdd,24,WEST,ALU1
C 182000,119350,1300,vdd,23,EAST,ALU1
C 0,119350,1300,vdd,22,WEST,ALU1
C 182000,110650,1300,vss,23,EAST,ALU1
C 0,110650,1300,vss,22,WEST,ALU1
C 182000,109350,1300,vss,21,EAST,ALU1
C 0,109350,1300,vss,20,WEST,ALU1
C 182000,100650,1300,vdd,21,EAST,ALU1
C 0,100650,1300,vdd,20,WEST,ALU1
C 182000,99350,1300,vdd,19,EAST,ALU1
C 0,99350,1300,vdd,18,WEST,ALU1
C 182000,90650,1300,vss,19,EAST,ALU1
C 0,90650,1300,vss,18,WEST,ALU1
C 182000,89350,1300,vss,17,EAST,ALU1
C 0,89350,1300,vss,16,WEST,ALU1
C 182000,80650,1300,vdd,17,EAST,ALU1
C 0,80650,1300,vdd,16,WEST,ALU1
C 182000,79350,1300,vdd,15,EAST,ALU1
C 0,79350,1300,vdd,14,WEST,ALU1
C 182000,70650,1300,vss,15,EAST,ALU1
C 0,70650,1300,vss,14,WEST,ALU1
C 182000,69350,1300,vss,13,EAST,ALU1
C 0,69350,1300,vss,12,WEST,ALU1
C 182000,60650,1300,vdd,13,EAST,ALU1
C 0,60650,1300,vdd,12,WEST,ALU1
C 182000,59350,1300,vdd,11,EAST,ALU1
C 0,59350,1300,vdd,10,WEST,ALU1
C 182000,50650,1300,vss,11,EAST,ALU1
C 0,50650,1300,vss,10,WEST,ALU1
C 182000,49350,1300,vss,9,EAST,ALU1
C 0,49350,1300,vss,8,WEST,ALU1
C 182000,40650,1300,vdd,9,EAST,ALU1
C 0,40650,1300,vdd,8,WEST,ALU1
C 182000,39350,1300,vdd,7,EAST,ALU1
C 0,39350,1300,vdd,6,WEST,ALU1
C 182000,30650,1300,vss,7,EAST,ALU1
C 0,30650,1300,vss,6,WEST,ALU1
C 182000,29350,1300,vss,5,EAST,ALU1
C 0,29350,1300,vss,4,WEST,ALU1
C 182000,20650,1300,vdd,5,EAST,ALU1
C 0,20650,1300,vdd,4,WEST,ALU1
C 182000,19350,1300,vdd,3,EAST,ALU1
C 0,19350,1300,vdd,2,WEST,ALU1
C 182000,10650,1300,vss,3,EAST,ALU1
C 0,10650,1300,vss,2,WEST,ALU1
C 182000,9350,1300,vss,1,EAST,ALU1
C 0,9350,1300,vss,0,WEST,ALU1
C 182000,650,1300,vdd,1,EAST,ALU1
C 0,650,1300,vdd,0,WEST,ALU1
C 182000,178000,400,n_datao 7,0,EAST,ALU3
C 182000,154000,400,n_datao 6,0,EAST,ALU3
C 182000,130000,400,n_datao 5,0,EAST,ALU3
C 182000,106000,400,n_datao 4,0,EAST,ALU3
C 182000,83000,400,n_datao 3,0,EAST,ALU3
C 182000,59000,400,n_datao 2,0,EAST,ALU3
C 182000,35000,400,n_datao 1,0,EAST,ALU3
C 182000,11000,400,n_datao 0,0,EAST,ALU3
C 0,178000,400,n_datai 7,0,WEST,ALU3
C 0,154000,400,n_datai 6,0,WEST,ALU3
C 0,130000,400,n_datai 5,0,WEST,ALU3
C 0,106000,400,n_datai 4,0,WEST,ALU3
C 0,83000,400,n_datai 3,0,WEST,ALU3
C 0,59000,400,n_datai 2,0,WEST,ALU3
C 0,35000,400,n_datai 1,0,WEST,ALU3
C 0,11000,400,n_datai 0,0,WEST,ALU3
C 172000,0,400,n_address 7,0,SOUTH,ALU2
C 154000,0,400,n_address 6,0,SOUTH,ALU2
C 136000,0,400,n_address 5,0,SOUTH,ALU2
C 118000,0,400,n_address 4,0,SOUTH,ALU2
C 100000,0,400,n_address 3,0,SOUTH,ALU2
C 81000,0,400,n_address 2,0,SOUTH,ALU2
C 63000,0,400,n_address 1,0,SOUTH,ALU2
C 45000,0,400,n_address 0,0,SOUTH,ALU2
C 27000,0,400,n_mread,0,SOUTH,ALU2
C 9000,0,400,n_mwrite,0,SOUTH,ALU2
C 136000,190000,400,m_clock,0,NORTH,ALU2
C 45000,190000,400,p_reset,0,NORTH,ALU2
R 182000,190000,ref_ref,nero.grid.limit
R 0,0,ref_ref,nero.grid.origin
S 0,189350,182000,189350,1300,vss,RIGHT,CALU1
S 0,180650,182000,180650,1300,vdd,RIGHT,CALU1
S 0,179350,182000,179350,1300,vdd,RIGHT,CALU1
S 141200,170650,182000,170650,1300,vss,RIGHT,CALU1
S 0,170650,141000,170650,1300,vss,RIGHT,CALU1
S 0,169350,182000,169350,1300,vss,RIGHT,CALU1
S 0,160650,182000,160650,1300,vdd,RIGHT,CALU1
S 0,159350,182000,159350,1300,vdd,RIGHT,CALU1
S 139200,150650,182000,150650,1300,vss,RIGHT,CALU1
S 0,150650,139000,150650,1300,vss,RIGHT,CALU1
S 0,149350,182000,149350,1300,vss,RIGHT,CALU1
S 0,140650,182000,140650,1300,vdd,RIGHT,CALU1
S 0,139350,182000,139350,1300,vdd,RIGHT,CALU1
S 0,130650,182000,130650,1300,vss,RIGHT,CALU1
S 145200,129350,182000,129350,1300,vss,RIGHT,CALU1
S 0,129350,145000,129350,1300,vss,RIGHT,CALU1
S 0,120650,182000,120650,1300,vdd,RIGHT,CALU1
S 0,119350,182000,119350,1300,vdd,RIGHT,CALU1
S 0,110650,182000,110650,1300,vss,RIGHT,CALU1
S 0,109350,182000,109350,1300,vss,RIGHT,CALU1
S 0,100650,182000,100650,1300,vdd,RIGHT,CALU1
S 0,99350,182000,99350,1300,vdd,RIGHT,CALU1
S 155200,90650,182000,90650,1300,vss,RIGHT,CALU1
S 0,90650,155000,90650,1300,vss,RIGHT,CALU1
S 0,89350,182000,89350,1300,vss,RIGHT,CALU1
S 0,80650,182000,80650,1300,vdd,RIGHT,CALU1
S 0,79350,182000,79350,1300,vdd,RIGHT,CALU1
S 90200,70650,182000,70650,1300,vss,RIGHT,CALU1
S 0,70650,90000,70650,1300,vss,RIGHT,CALU1
S 132200,69350,182000,69350,1300,vss,RIGHT,CALU1
S 0,69350,132000,69350,1300,vss,RIGHT,CALU1
S 0,60650,182000,60650,1300,vdd,RIGHT,CALU1
S 0,59350,182000,59350,1300,vdd,RIGHT,CALU1
S 32200,50650,182000,50650,1300,vss,RIGHT,CALU1
S 16200,50650,32000,50650,1300,vss,RIGHT,CALU1
S 0,50650,16000,50650,1300,vss,RIGHT,CALU1
S 0,49350,182000,49350,1300,vss,RIGHT,CALU1
S 0,40650,182000,40650,1300,vdd,RIGHT,CALU1
S 0,39350,182000,39350,1300,vdd,RIGHT,CALU1
S 0,30650,182000,30650,1300,vss,RIGHT,CALU1
S 135200,29350,182000,29350,1300,vss,RIGHT,CALU1
S 48200,29350,135000,29350,1300,vss,RIGHT,CALU1
S 0,29350,48000,29350,1300,vss,RIGHT,CALU1
S 0,20650,182000,20650,1300,vdd,RIGHT,CALU1
S 0,19350,182000,19350,1300,vdd,RIGHT,CALU1
S 149200,10650,182000,10650,1300,vss,RIGHT,CALU1
S 65200,10650,149000,10650,1300,vss,RIGHT,CALU1
S 38200,10650,65000,10650,1300,vss,RIGHT,CALU1
S 0,10650,38000,10650,1300,vss,RIGHT,CALU1
S 0,9350,182000,9350,1300,vss,RIGHT,CALU1
S 0,650,182000,650,1300,vdd,RIGHT,CALU1
S 182000,178000,182000,178000,400,obs,LEFT,TALU1
S 182000,178000,182000,178000,400,n_datao 7,LEFT,TALU1
S 182000,154000,182000,154000,400,obs,LEFT,TALU1
S 182000,154000,182000,154000,400,n_datao 6,LEFT,TALU1
S 182000,130000,182000,130000,400,obs,LEFT,TALU1
S 182000,130000,182000,130000,400,n_datao 5,LEFT,TALU1
S 182000,106000,182000,106000,400,obs,LEFT,TALU1
S 182000,106000,182000,106000,400,n_datao 4,LEFT,TALU1
S 182000,83000,182000,83000,400,obs,LEFT,TALU1
S 182000,83000,182000,83000,400,n_datao 3,LEFT,TALU1
S 182000,59000,182000,59000,400,obs,LEFT,TALU1
S 182000,59000,182000,59000,400,n_datao 2,LEFT,TALU1
S 182000,35000,182000,35000,400,obs,LEFT,TALU1
S 182000,35000,182000,35000,400,n_datao 1,LEFT,TALU1
S 182000,11000,182000,11000,400,obs,LEFT,TALU1
S 182000,11000,182000,11000,400,n_datao 0,LEFT,TALU1
S 181000,178000,181000,182000,400,n_datao 7,UP,CALU3
S 181000,154000,181000,154000,400,obs,LEFT,TALU1
S 181000,154000,181000,154000,400,n_datao 6,LEFT,TALU1
S 181000,128000,181000,130000,400,n_datao 5,UP,CALU3
S 181000,106000,181000,106000,400,obs,LEFT,TALU1
S 181000,106000,181000,106000,400,n_datao 4,LEFT,TALU1
S 181000,83000,181000,83000,400,obs,LEFT,TALU1
S 181000,83000,181000,83000,400,n_datao 3,LEFT,TALU1
S 181000,58000,181000,59000,400,n_datao 2,UP,CALU3
S 181000,35000,181000,35000,400,obs,LEFT,TALU1
S 181000,35000,181000,35000,400,n_datao 1,LEFT,TALU1
S 181000,8000,181000,11000,400,n_datao 0,UP,CALU3
S 180000,128000,180000,162000,400,obs,UP,TALU3
S 180000,128000,180000,162000,400,xpu_core_inst.n_acc 5,UP,ALU3
S 180000,97000,180000,102000,400,obs,UP,TALU3
S 180000,97000,180000,102000,400,xpu_core_inst.n_acc 4,UP,ALU3
S 180000,46000,180000,94000,400,obs,UP,TALU3
S 180000,46000,180000,94000,400,xpu_core_inst.n_acc 3,UP,ALU3
S 179000,156000,179000,182000,400,obs,UP,TALU3
S 179000,156000,179000,182000,400,xpu_core_inst.n_acc 7,UP,ALU3
S 179000,49000,179000,52000,400,obs,UP,TALU3
S 179000,49000,179000,52000,400,xpu_core_inst.n_acc 2,UP,ALU3
S 178000,148000,178000,154000,400,obs,UP,TALU3
S 178000,148000,178000,154000,400,xpu_core_inst.n_acc 6,UP,ALU3
S 178000,108000,178000,112000,400,obs,UP,TALU3
S 178000,108000,178000,112000,400,xpu_core_inst.not_n_pc 7,UP,ALU3
S 178000,8000,178000,51000,400,obs,UP,TALU3
S 178000,8000,178000,51000,400,xpu_core_inst.n_acc 0,UP,ALU3
S 177000,117000,177000,124000,400,obs,UP,TALU3
S 177000,117000,177000,124000,400,xpu_core_inst.noa22_x1_42_sig,UP,ALU3
S 177000,88000,177000,92000,400,obs,UP,TALU3
S 177000,88000,177000,92000,400,xpu_core_inst.a2_x2_7_sig,UP,ALU3
S 176000,116000,176000,145000,400,obs,UP,TALU3
S 176000,116000,176000,145000,400,xpu_core_inst.not_v_net_9,UP,ALU3
S 175000,116000,175000,144000,400,obs,UP,TALU3
S 175000,116000,175000,144000,400,xpu_core_inst.not_n_ift,UP,ALU3
S 175000,106000,175000,108000,400,obs,UP,TALU3
S 175000,106000,175000,108000,400,xpu_core_inst.not_n_pc 7,UP,ALU3
S 175000,18000,175000,23000,400,obs,UP,TALU3
S 175000,18000,175000,23000,400,adder.xr2_x1_3_sig,UP,ALU3
S 174000,167000,174000,173000,400,obs,UP,TALU3
S 174000,167000,174000,173000,400,adder.not_n_in2 5,UP,ALU3
S 174000,28000,174000,33000,400,obs,UP,TALU3
S 174000,28000,174000,33000,400,v_adder_in1 3,UP,ALU3
S 173000,178000,173000,184000,400,obs,UP,TALU3
S 173000,178000,173000,184000,400,adder.rtlcarry_0 6,UP,ALU3
S 172000,67000,172000,73000,400,obs,UP,TALU3
S 172000,67000,172000,73000,400,adder.rtlcarry_0 4,UP,ALU3
S 171000,102000,171000,103000,400,obs,UP,TALU3
S 171000,102000,171000,103000,400,xpu_core_inst.n_pc 7,UP,ALU3
S 171000,38000,171000,67000,400,obs,UP,TALU3
S 171000,38000,171000,67000,400,adder.rtlcarry_0 4,UP,ALU3
S 170000,1000,170000,62000,400,n_address 7,UP,CALU3
S 168000,32000,168000,33000,400,obs,UP,TALU3
S 168000,32000,168000,33000,400,v_adder_in1 3,UP,ALU3
S 167000,78000,167000,175000,400,obs,UP,TALU3
S 167000,78000,167000,175000,400,adder.rtlcarry_0 5,UP,ALU3
S 167000,18000,167000,36000,400,obs,UP,TALU3
S 167000,18000,167000,36000,400,adder.not_rtlcarry_0 3,UP,ALU3
S 167000,7000,167000,14000,400,obs,UP,TALU3
S 167000,7000,167000,14000,400,adder.rtlcarry_0 3,UP,ALU3
S 166000,132000,166000,189000,400,m_clock,UP,CALU3
S 166000,42000,166000,131000,400,obs,UP,TALU3
S 166000,42000,166000,131000,400,xpu_core_inst.not_p_reset,UP,ALU3
S 165000,131000,165000,142000,400,obs,UP,TALU3
S 165000,131000,165000,142000,400,xpu_core_inst.not_p_reset,UP,ALU3
S 165000,88000,165000,97000,400,obs,UP,TALU3
S 165000,88000,165000,97000,400,xpu_core_inst.n_acc 4,UP,ALU3
S 165000,45000,165000,87000,400,m_clock,UP,CALU3
S 164000,117000,164000,134000,400,obs,UP,TALU3
S 164000,117000,164000,134000,400,xpu_core_inst.noa22_x1_22_sig,UP,ALU3
S 164000,87000,164000,101000,400,m_clock,UP,CALU3
S 164000,50000,164000,53000,400,obs,UP,TALU3
S 164000,50000,164000,53000,400,xpu_core_inst.not_v_net_37,UP,ALU3
S 163000,111000,163000,113000,400,obs,UP,TALU3
S 163000,111000,163000,113000,400,xpu_core_inst.aux11,UP,ALU3
S 163000,86000,163000,92000,400,obs,UP,TALU3
S 163000,86000,163000,92000,400,xpu_core_inst.not_n_acc 4,UP,ALU3
S 163000,47000,163000,53000,400,obs,UP,TALU3
S 163000,47000,163000,53000,400,xpu_core_inst.na3_x1_5_sig,UP,ALU3
S 163000,18000,163000,21000,400,obs,UP,TALU3
S 163000,18000,163000,21000,400,xpu_core_inst.not_v_adder_sum 3,UP,ALU3
S 162000,101000,162000,132000,400,m_clock,UP,CALU3
S 162000,80000,162000,84000,400,obs,UP,TALU3
S 162000,80000,162000,84000,400,xpu_core_inst.not_aux9,UP,ALU3
S 162000,48000,162000,49000,400,obs,UP,TALU3
S 162000,48000,162000,49000,400,xpu_core_inst.n_acc 2,UP,ALU3
S 162000,19000,162000,23000,400,obs,UP,TALU3
S 162000,19000,162000,23000,400,xpu_core_inst.noa22_x1_13_sig,UP,ALU3
S 161000,138000,161000,143000,400,obs,UP,TALU3
S 161000,138000,161000,143000,400,xpu_core_inst.noa22_x1_21_sig,UP,ALU3
S 160000,145000,160000,146000,400,obs,UP,TALU3
S 160000,145000,160000,146000,400,xpu_core_inst.not_v_net_9,UP,ALU3
S 160000,67000,160000,92000,400,obs,UP,TALU3
S 160000,67000,160000,92000,400,xpu_core_inst.ao22_x2_5_sig,UP,ALU3
S 160000,62000,160000,64000,400,obs,UP,TALU3
S 160000,62000,160000,64000,400,xpu_core_inst.not_v_net_9,UP,ALU3
S 159000,170000,159000,183000,400,obs,UP,TALU3
S 159000,170000,159000,183000,400,adder.nao2o22_x1_sig,UP,ALU3
S 159000,141000,159000,144000,400,obs,UP,TALU3
S 159000,141000,159000,144000,400,xpu_core_inst.not_n_ift,UP,ALU3
S 159000,103000,159000,114000,400,obs,UP,TALU3
S 159000,103000,159000,114000,400,xpu_core_inst.mbk_buf_n_exe,UP,ALU3
S 159000,98000,159000,102000,400,obs,UP,TALU3
S 159000,98000,159000,102000,400,xpu_core_inst.n_pc 7,UP,ALU3
S 159000,64000,159000,65000,400,obs,UP,TALU3
S 159000,64000,159000,65000,400,xpu_core_inst.na2_x1_16_sig,UP,ALU3
S 158000,99000,158000,156000,400,obs,UP,TALU3
S 158000,99000,158000,156000,400,xpu_core_inst.n_acc 7,UP,ALU3
S 158000,64000,158000,65000,400,obs,UP,TALU3
S 158000,64000,158000,65000,400,xpu_core_inst.not_aux23,UP,ALU3
S 158000,27000,158000,31000,400,obs,UP,TALU3
S 158000,27000,158000,31000,400,xpu_core_inst.aux11,UP,ALU3
S 157000,65000,157000,123000,400,obs,UP,TALU3
S 157000,65000,157000,123000,400,xpu_core_inst.n_im 7,UP,ALU3
S 157000,64000,157000,64000,400,obs,LEFT,TALU3
S 157000,64000,157000,64000,400,xpu_core_inst.not_aux23,LEFT,TALU3
S 156000,172000,156000,173000,400,obs,UP,TALU3
S 156000,172000,156000,173000,400,v_adder_in1 5,UP,ALU3
S 156000,101000,156000,102000,400,m_clock,UP,CALU3
S 156000,64000,156000,65000,400,obs,UP,TALU3
S 156000,64000,156000,65000,400,xpu_core_inst.not_aux23,UP,ALU3
S 156000,27000,156000,29000,400,obs,UP,TALU3
S 156000,27000,156000,29000,400,xpu_core_inst.not_aux21,UP,ALU3
S 155000,147000,155000,151000,400,obs,UP,TALU3
S 155000,147000,155000,151000,400,xpu_core_inst.not_v_adder_sum 6,UP,ALU3
S 155000,98000,155000,136000,400,obs,UP,TALU3
S 155000,98000,155000,136000,400,xpu_core_inst.not_n_pc 6,UP,ALU3
S 155000,50000,155000,83000,400,obs,UP,TALU3
S 155000,50000,155000,83000,400,xpu_core_inst.not_v_net_37,UP,ALU3
S 155000,28000,155000,33000,400,obs,UP,TALU3
S 155000,28000,155000,33000,400,v_adder_in2 3,UP,ALU3
S 154000,97000,154000,154000,400,obs,UP,TALU3
S 154000,97000,154000,154000,400,xpu_core_inst.n_acc 6,UP,ALU3
S 154000,57000,154000,58000,400,obs,UP,TALU3
S 154000,57000,154000,58000,400,xpu_core_inst.not_v_net_41,UP,ALU3
S 154000,44000,154000,54000,400,obs,UP,TALU3
S 154000,44000,154000,54000,400,xpu_core_inst.not_n_acc 3,UP,ALU3
S 154000,42000,154000,43000,400,obs,UP,TALU3
S 154000,42000,154000,43000,400,xpu_core_inst.not_p_reset,UP,ALU3
S 154000,6000,154000,12000,400,obs,UP,TALU3
S 154000,6000,154000,12000,400,v_adder_in1 2,UP,ALU3
S 153000,142000,153000,171000,400,obs,UP,TALU3
S 153000,142000,153000,171000,400,xpu_core_inst.not_p_reset,UP,ALU3
S 153000,128000,153000,133000,400,obs,UP,TALU3
S 153000,128000,153000,133000,400,xpu_core_inst.xr2_x1_9_sig,UP,ALU3
S 153000,1000,153000,93000,400,n_address 6,UP,CALU3
S 152000,161000,152000,163000,400,obs,UP,TALU3
S 152000,161000,152000,163000,400,xpu_core_inst.n_acc 5,UP,ALU3
S 152000,127000,152000,154000,400,obs,UP,TALU3
S 152000,127000,152000,154000,400,xpu_core_inst.aux1,UP,ALU3
S 152000,92000,152000,94000,400,obs,UP,TALU3
S 152000,92000,152000,94000,400,xpu_core_inst.n_acc 1,UP,ALU3
S 152000,52000,152000,57000,400,obs,UP,TALU3
S 152000,52000,152000,57000,400,xpu_core_inst.not_n_im 3,UP,ALU3
S 152000,42000,152000,44000,400,obs,UP,TALU3
S 152000,42000,152000,44000,400,xpu_core_inst.not_n_acc 3,UP,ALU3
S 151000,158000,151000,162000,400,obs,UP,TALU3
S 151000,158000,151000,162000,400,xpu_core_inst.on12_x1_7_sig,UP,ALU3
S 151000,144000,151000,157000,400,obs,UP,TALU3
S 151000,144000,151000,157000,400,xpu_core_inst.not_aux9,UP,ALU3
S 151000,132000,151000,135000,400,obs,UP,TALU3
S 151000,132000,151000,135000,400,xpu_core_inst.not_aux4,UP,ALU3
S 151000,37000,151000,92000,400,obs,UP,TALU3
S 151000,37000,151000,92000,400,xpu_core_inst.n_acc 1,UP,ALU3
S 150000,157000,150000,165000,400,obs,UP,TALU3
S 150000,157000,150000,165000,400,xpu_core_inst.not_aux9,UP,ALU3
S 150000,137000,150000,152000,400,obs,UP,TALU3
S 150000,137000,150000,152000,400,xpu_core_inst.not_v_net_37,UP,ALU3
S 150000,62000,150000,64000,400,obs,UP,TALU3
S 150000,62000,150000,64000,400,xpu_core_inst.not_v_net_9,UP,ALU3
S 150000,27000,150000,52000,400,obs,UP,TALU3
S 150000,27000,150000,52000,400,xpu_core_inst.not_n_im 3,UP,ALU3
S 149000,161000,149000,165000,400,obs,UP,TALU3
S 149000,161000,149000,165000,400,xpu_core_inst.not_aux1,UP,ALU3
S 149000,154000,149000,154000,400,obs,LEFT,TALU3
S 149000,154000,149000,154000,400,xpu_core_inst.aux1,LEFT,TALU3
S 149000,148000,149000,153000,400,obs,UP,TALU3
S 149000,148000,149000,153000,400,xpu_core_inst.not_n_acc 6,UP,ALU3
S 149000,143000,149000,146000,400,obs,UP,TALU3
S 149000,143000,149000,146000,400,xpu_core_inst.not_v_net_9,UP,ALU3
S 149000,68000,149000,72000,400,obs,UP,TALU3
S 149000,68000,149000,72000,400,adder.xr2_x1_4_sig,UP,ALU3
S 149000,18000,149000,27000,400,obs,UP,TALU3
S 149000,18000,149000,27000,400,xpu_core_inst.aux1,UP,ALU3
S 148000,154000,148000,154000,400,obs,LEFT,TALU3
S 148000,154000,148000,154000,400,xpu_core_inst.aux1,LEFT,TALU3
S 148000,151000,148000,152000,400,obs,UP,TALU3
S 148000,151000,148000,152000,400,xpu_core_inst.not_v_adder_sum 6,UP,ALU3
S 148000,146000,148000,148000,400,obs,UP,TALU3
S 148000,146000,148000,148000,400,xpu_core_inst.not_n_acc 6,UP,ALU3
S 148000,97000,148000,117000,400,obs,UP,TALU3
S 148000,97000,148000,117000,400,xpu_core_inst.not_n_im 6,UP,ALU3
S 148000,55000,148000,56000,400,obs,UP,TALU3
S 148000,55000,148000,56000,400,xpu_core_inst.n_im 3,UP,ALU3
S 148000,46000,148000,48000,400,obs,UP,TALU3
S 148000,46000,148000,48000,400,xpu_core_inst.n_acc 2,UP,ALU3
S 148000,18000,148000,19000,400,obs,UP,TALU3
S 148000,18000,148000,19000,400,xpu_core_inst.noa22_x1_13_sig,UP,ALU3
S 147000,158000,147000,166000,400,obs,UP,TALU3
S 147000,158000,147000,166000,400,xpu_core_inst.mbk_buf_not_v_net_45,UP,ALU3
S 147000,153000,147000,154000,400,obs,UP,TALU3
S 147000,153000,147000,154000,400,xpu_core_inst.aux1,UP,ALU3
S 147000,138000,147000,151000,400,obs,UP,TALU3
S 147000,138000,147000,151000,400,xpu_core_inst.on12_x1_9_sig,UP,ALU3
S 147000,106000,147000,113000,400,obs,UP,TALU3
S 147000,106000,147000,113000,400,xpu_core_inst.not_n_pc 7,UP,ALU3
S 147000,36000,147000,78000,400,obs,UP,TALU3
S 147000,36000,147000,78000,400,xpu_core_inst.not_aux1,UP,ALU3
S 147000,17000,147000,19000,400,obs,UP,TALU3
S 147000,17000,147000,19000,400,xpu_core_inst.no2_x1_30_sig,UP,ALU3
S 147000,12000,147000,14000,400,obs,UP,TALU3
S 147000,12000,147000,14000,400,xpu_core_inst.not_v_net_9,UP,ALU3
S 146000,167000,146000,174000,400,obs,UP,TALU3
S 146000,167000,146000,174000,400,v_adder_in2 5,UP,ALU3
S 146000,135000,146000,145000,400,obs,UP,TALU3
S 146000,135000,146000,145000,400,xpu_core_inst.not_v_net_9,UP,ALU3
S 146000,108000,146000,132000,400,obs,UP,TALU3
S 146000,108000,146000,132000,400,xpu_core_inst.not_aux4,UP,ALU3
S 146000,93000,146000,95000,400,obs,UP,TALU3
S 146000,93000,146000,95000,400,xpu_core_inst.aux23,UP,ALU3
S 146000,33000,146000,64000,400,obs,UP,TALU3
S 146000,33000,146000,64000,400,xpu_core_inst.not_v_net_9,UP,ALU3
S 146000,20000,146000,22000,400,obs,UP,TALU3
S 146000,20000,146000,22000,400,xpu_core_inst.not_v_net_63,UP,ALU3
S 146000,16000,146000,17000,400,obs,UP,TALU3
S 146000,16000,146000,17000,400,xpu_core_inst.not_n_pc 2,UP,ALU3
S 145000,153000,145000,173000,400,obs,UP,TALU3
S 145000,153000,145000,173000,400,xpu_core_inst.aux1,UP,ALU3
S 145000,143000,145000,144000,400,obs,UP,TALU3
S 145000,143000,145000,144000,400,xpu_core_inst.not_aux9,UP,ALU3
S 145000,136000,145000,142000,400,obs,UP,TALU3
S 145000,136000,145000,142000,400,xpu_core_inst.not_n_pc 6,UP,ALU3
S 145000,102000,145000,112000,400,obs,UP,TALU3
S 145000,102000,145000,112000,400,xpu_core_inst.not_aux21,UP,ALU3
S 145000,93000,145000,93000,400,obs,LEFT,TALU3
S 145000,93000,145000,93000,400,xpu_core_inst.aux23,LEFT,TALU3
S 145000,64000,145000,67000,400,obs,UP,TALU3
S 145000,64000,145000,67000,400,xpu_core_inst.na2_x1_15_sig,UP,ALU3
S 145000,47000,145000,49000,400,obs,UP,TALU3
S 145000,47000,145000,49000,400,xpu_core_inst.not_aux9,UP,ALU3
S 145000,43000,145000,44000,400,obs,UP,TALU3
S 145000,43000,145000,44000,400,xpu_core_inst.not_p_reset,UP,ALU3
S 145000,26000,145000,34000,400,obs,UP,TALU3
S 145000,26000,145000,34000,400,xpu_core_inst.mbk_buf_n_exe,UP,ALU3
S 145000,22000,145000,23000,400,obs,UP,TALU3
S 145000,22000,145000,23000,400,xpu_core_inst.not_n_pc 3,UP,ALU3
S 144000,157000,144000,183000,400,obs,UP,TALU3
S 144000,157000,144000,183000,400,v_adder_in1 6,UP,ALU3
S 144000,152000,144000,153000,400,obs,UP,TALU3
S 144000,152000,144000,153000,400,xpu_core_inst.not_v_adder_sum 6,UP,ALU3
S 144000,136000,144000,144000,400,obs,UP,TALU3
S 144000,136000,144000,144000,400,xpu_core_inst.not_n_ift,UP,ALU3
S 144000,126000,144000,127000,400,obs,UP,TALU3
S 144000,126000,144000,127000,400,xpu_core_inst.ao2o22_x2_8_sig,UP,ALU3
S 144000,58000,144000,84000,400,obs,UP,TALU3
S 144000,58000,144000,84000,400,xpu_core_inst.not_v_net_41,UP,ALU3
S 144000,38000,144000,47000,400,obs,UP,TALU3
S 144000,38000,144000,47000,400,xpu_core_inst.mbk_buf_not_v_net_45,UP,ALU3
S 144000,28000,144000,32000,400,obs,UP,TALU3
S 144000,28000,144000,32000,400,v_adder_in1 3,UP,ALU3
S 143000,171000,143000,172000,400,obs,UP,TALU3
S 143000,171000,143000,172000,400,xpu_core_inst.not_p_reset,UP,ALU3
S 143000,153000,143000,157000,400,obs,UP,TALU3
S 143000,153000,143000,157000,400,xpu_core_inst.not_v_adder_sum 6,UP,ALU3
S 143000,126000,143000,152000,400,obs,UP,TALU3
S 143000,126000,143000,152000,400,xpu_core_inst.not_n_acc 7,UP,ALU3
S 143000,108000,143000,115000,400,obs,UP,TALU3
S 143000,108000,143000,115000,400,xpu_core_inst.not_v_net_63,UP,ALU3
S 143000,78000,143000,89000,400,obs,UP,TALU3
S 143000,78000,143000,89000,400,xpu_core_inst.not_aux1,UP,ALU3
S 143000,43000,143000,65000,400,obs,UP,TALU3
S 143000,43000,143000,65000,400,xpu_core_inst.not_aux23,UP,ALU3
S 143000,38000,143000,42000,400,obs,UP,TALU3
S 143000,38000,143000,42000,400,xpu_core_inst.not_n_acc 3,UP,ALU3
S 143000,14000,143000,30000,400,obs,UP,TALU3
S 143000,14000,143000,30000,400,xpu_core_inst.not_v_net_9,UP,ALU3
S 142000,137000,142000,175000,400,obs,UP,TALU3
S 142000,137000,142000,175000,400,xpu_core_inst.noa22_x1_40_sig,UP,ALU3
S 142000,98000,142000,132000,400,obs,UP,TALU3
S 142000,98000,142000,132000,400,xpu_core_inst.not_n_pc 5,UP,ALU3
S 142000,67000,142000,93000,400,obs,UP,TALU3
S 142000,67000,142000,93000,400,xpu_core_inst.aux23,UP,ALU3
S 142000,26000,142000,32000,400,obs,UP,TALU3
S 142000,26000,142000,32000,400,xpu_core_inst.no2_x1_31_sig,UP,ALU3
S 142000,2000,142000,3000,400,obs,UP,TALU3
S 142000,2000,142000,3000,400,v_adder_in2 2,UP,ALU3
S 141000,96000,141000,163000,400,obs,UP,TALU3
S 141000,96000,141000,163000,400,xpu_core_inst.n_acc 5,UP,ALU3
S 141000,81000,141000,82000,400,obs,UP,TALU3
S 141000,81000,141000,82000,400,xpu_core_inst.n_im 4,UP,ALU3
S 141000,30000,141000,33000,400,obs,UP,TALU3
S 141000,30000,141000,33000,400,xpu_core_inst.not_v_net_9,UP,ALU3
S 140000,166000,140000,171000,400,obs,UP,TALU3
S 140000,166000,140000,171000,400,xpu_core_inst.mbk_buf_not_v_net_45,UP,ALU3
S 140000,162000,140000,164000,400,obs,UP,TALU3
S 140000,162000,140000,164000,400,xpu_core_inst.on12_x1_7_sig,UP,ALU3
S 140000,148000,140000,154000,400,obs,UP,TALU3
S 140000,148000,140000,154000,400,xpu_core_inst.noa22_x1_41_sig,UP,ALU3
S 140000,116000,140000,136000,400,obs,UP,TALU3
S 140000,116000,140000,136000,400,xpu_core_inst.not_n_ift,UP,ALU3
S 140000,110000,140000,113000,400,obs,UP,TALU3
S 140000,110000,140000,113000,400,xpu_core_inst.not_aux4,UP,ALU3
S 140000,78000,140000,87000,400,obs,UP,TALU3
S 140000,78000,140000,87000,400,xpu_core_inst.mbk_buf_not_v_net_45,UP,ALU3
S 140000,7000,140000,36000,400,obs,UP,TALU3
S 140000,7000,140000,36000,400,xpu_core_inst.not_aux1,UP,ALU3
S 139000,182000,139000,184000,400,obs,UP,TALU3
S 139000,182000,139000,184000,400,v_adder_in2 6,UP,ALU3
S 139000,168000,139000,175000,400,obs,UP,TALU3
S 139000,168000,139000,175000,400,xpu_core_inst.not_n_acc 5,UP,ALU3
S 139000,97000,139000,165000,400,obs,UP,TALU3
S 139000,97000,139000,165000,400,xpu_core_inst.not_n_im 5,UP,ALU3
S 139000,25000,139000,95000,400,obs,UP,TALU3
S 139000,25000,139000,95000,400,xpu_core_inst.not_aux24,UP,ALU3
S 138000,171000,138000,173000,400,obs,UP,TALU3
S 138000,171000,138000,173000,400,xpu_core_inst.mbk_buf_not_v_net_45,UP,ALU3
S 138000,166000,138000,169000,400,obs,UP,TALU3
S 138000,166000,138000,169000,400,xpu_core_inst.not_n_acc 5,UP,ALU3
S 138000,87000,138000,126000,400,obs,UP,TALU3
S 138000,87000,138000,126000,400,xpu_core_inst.mbk_buf_not_v_net_45,UP,ALU3
S 138000,66000,138000,85000,400,obs,UP,TALU3
S 138000,66000,138000,85000,400,xpu_core_inst.not_v_adder_sum 4,UP,ALU3
S 138000,53000,138000,54000,400,obs,UP,TALU3
S 138000,53000,138000,54000,400,xpu_core_inst.no3_x1_13_sig,UP,ALU3
S 138000,38000,138000,43000,400,obs,UP,TALU3
S 138000,38000,138000,43000,400,xpu_core_inst.not_aux23,UP,ALU3
S 138000,30000,138000,31000,400,obs,UP,TALU3
S 138000,30000,138000,31000,400,xpu_core_inst.aux11,UP,ALU3
S 138000,26000,138000,29000,400,n_address 5,UP,CALU3
S 138000,18000,138000,21000,400,obs,UP,TALU3
S 138000,18000,138000,21000,400,xpu_core_inst.not_v_adder_sum 3,UP,ALU3
S 137000,168000,137000,170000,400,obs,UP,TALU3
S 137000,168000,137000,170000,400,adder.nao2o22_x1_sig,UP,ALU3
S 137000,87000,137000,102000,400,obs,UP,TALU3
S 137000,87000,137000,102000,400,xpu_core_inst.not_aux21,UP,ALU3
S 137000,66000,137000,67000,400,obs,UP,TALU3
S 137000,66000,137000,67000,400,xpu_core_inst.aux23,UP,ALU3
S 137000,32000,137000,63000,400,obs,UP,TALU3
S 137000,32000,137000,63000,400,xpu_core_inst.not_n_ift,UP,ALU3
S 137000,29000,137000,31000,400,n_address 5,UP,CALU3
S 137000,27000,137000,28000,400,obs,UP,TALU3
S 137000,27000,137000,28000,400,xpu_core_inst.aux1,UP,ALU3
S 137000,1000,137000,26000,400,n_address 5,UP,CALU3
S 136000,114000,136000,121000,400,obs,UP,TALU3
S 136000,114000,136000,121000,400,xpu_core_inst.n_im 7,UP,ALU3
S 136000,97000,136000,99000,400,obs,UP,TALU3
S 136000,97000,136000,99000,400,xpu_core_inst.n_acc 7,UP,ALU3
S 136000,44000,136000,93000,400,n_address 5,UP,CALU3
S 136000,27000,136000,35000,400,obs,UP,TALU3
S 136000,27000,136000,35000,400,xpu_core_inst.not_n_im 3,UP,ALU3
S 136000,15000,136000,15000,400,obs,LEFT,TALU3
S 136000,15000,136000,15000,400,xpu_core_inst.not_n_ift,LEFT,TALU3
S 135000,146000,135000,148000,400,obs,UP,TALU3
S 135000,146000,135000,148000,400,xpu_core_inst.not_v_net_41,UP,ALU3
S 135000,106000,135000,111000,400,obs,UP,TALU3
S 135000,106000,135000,111000,400,xpu_core_inst.aux11,UP,ALU3
S 135000,46000,135000,95000,400,obs,UP,TALU3
S 135000,46000,135000,95000,400,xpu_core_inst.n_acc 2,UP,ALU3
S 135000,45000,135000,45000,400,obs,LEFT,TALU1
S 135000,45000,135000,45000,400,m_clock,LEFT,TALU1
S 135000,33000,135000,44000,400,n_address 5,UP,CALU3
S 135000,15000,135000,32000,400,obs,UP,TALU3
S 135000,15000,135000,32000,400,xpu_core_inst.not_n_ift,UP,ALU3
S 134000,117000,134000,146000,400,obs,UP,TALU3
S 134000,117000,134000,146000,400,xpu_core_inst.not_n_im 6,UP,ALU3
S 134000,75000,134000,88000,400,obs,UP,TALU3
S 134000,75000,134000,88000,400,xpu_core_inst.not_aux9,UP,ALU3
S 134000,65000,134000,73000,400,obs,UP,TALU3
S 134000,65000,134000,73000,400,xpu_core_inst.n_im 4,UP,ALU3
S 134000,45000,134000,52000,400,m_clock,UP,CALU3
S 134000,8000,134000,38000,400,obs,UP,TALU3
S 134000,8000,134000,38000,400,xpu_core_inst.not_aux23,UP,ALU3
S 133000,152000,133000,161000,400,obs,UP,TALU3
S 133000,152000,133000,161000,400,xpu_core_inst.not_aux1,UP,ALU3
S 133000,88000,133000,143000,400,obs,UP,TALU3
S 133000,88000,133000,143000,400,xpu_core_inst.not_aux9,UP,ALU3
S 133000,74000,133000,84000,400,obs,UP,TALU3
S 133000,74000,133000,84000,400,xpu_core_inst.not_n_im 4,UP,ALU3
S 133000,26000,133000,66000,400,obs,UP,TALU3
S 133000,26000,133000,66000,400,xpu_core_inst.aux23,UP,ALU3
S 132000,160000,132000,161000,400,obs,UP,TALU3
S 132000,160000,132000,161000,400,xpu_core_inst.aux1,UP,ALU3
S 132000,146000,132000,154000,400,obs,UP,TALU3
S 132000,146000,132000,154000,400,xpu_core_inst.not_n_im 6,UP,ALU3
S 132000,109000,132000,113000,400,obs,UP,TALU3
S 132000,109000,132000,113000,400,xpu_core_inst.not_aux4,UP,ALU3
S 132000,76000,132000,82000,400,obs,UP,TALU3
S 132000,76000,132000,82000,400,xpu_core_inst.o2_x2_16_sig,UP,ALU3
S 132000,49000,132000,75000,400,obs,UP,TALU3
S 132000,49000,132000,75000,400,xpu_core_inst.not_aux9,UP,ALU3
S 132000,27000,132000,47000,400,obs,UP,TALU3
S 132000,27000,132000,47000,400,xpu_core_inst.mbk_buf_not_v_net_45,UP,ALU3
S 131000,148000,131000,164000,400,obs,UP,TALU3
S 131000,148000,131000,164000,400,xpu_core_inst.not_v_net_41,UP,ALU3
S 131000,89000,131000,125000,400,obs,UP,TALU3
S 131000,89000,131000,125000,400,xpu_core_inst.not_aux1,UP,ALU3
S 131000,47000,131000,78000,400,obs,UP,TALU3
S 131000,47000,131000,78000,400,xpu_core_inst.mbk_buf_not_v_net_45,UP,ALU3
S 131000,18000,131000,42000,400,obs,UP,TALU3
S 131000,18000,131000,42000,400,xpu_core_inst.not_v_adder_sum 3,UP,ALU3
S 131000,13000,131000,16000,400,obs,UP,TALU3
S 131000,13000,131000,16000,400,xpu_core_inst.not_aux4,UP,ALU3
S 131000,7000,131000,9000,400,obs,UP,TALU3
S 131000,7000,131000,9000,400,xpu_core_inst.not_aux1,UP,ALU3
S 130000,158000,130000,182000,400,obs,UP,TALU3
S 130000,158000,130000,182000,400,v_adder_in2 6,UP,ALU3
S 130000,51000,130000,95000,400,obs,UP,TALU3
S 130000,51000,130000,95000,400,xpu_core_inst.n_acc 0,UP,ALU3
S 130000,47000,130000,48000,400,obs,UP,TALU3
S 130000,47000,130000,48000,400,xpu_core_inst.a2_x2_5_sig,UP,ALU3
S 130000,31000,130000,34000,400,obs,UP,TALU3
S 130000,31000,130000,34000,400,xpu_core_inst.mbk_buf_n_exe,UP,ALU3
S 130000,6000,130000,27000,400,obs,UP,TALU3
S 130000,6000,130000,27000,400,xpu_core_inst.mbk_buf_not_v_net_45,UP,ALU3
S 129000,125000,129000,152000,400,obs,UP,TALU3
S 129000,125000,129000,152000,400,xpu_core_inst.not_aux1,UP,ALU3
S 129000,107000,129000,113000,400,obs,UP,TALU3
S 129000,107000,129000,113000,400,xpu_core_inst.no3_x1_9_sig,UP,ALU3
S 129000,73000,129000,82000,400,obs,UP,TALU3
S 129000,73000,129000,82000,400,xpu_core_inst.n_im 4,UP,ALU3
S 129000,48000,129000,54000,400,obs,UP,TALU3
S 129000,48000,129000,54000,400,xpu_core_inst.no2_x1_18_sig,UP,ALU3
S 129000,47000,129000,47000,400,obs,LEFT,TALU3
S 129000,47000,129000,47000,400,xpu_core_inst.a2_x2_5_sig,LEFT,TALU3
S 129000,16000,129000,22000,400,obs,UP,TALU3
S 129000,16000,129000,22000,400,xpu_core_inst.not_n_pc 3,UP,ALU3
S 128000,142000,128000,143000,400,obs,UP,TALU3
S 128000,142000,128000,143000,400,xpu_core_inst.not_aux9,UP,ALU3
S 128000,92000,128000,103000,400,obs,UP,TALU3
S 128000,92000,128000,103000,400,xpu_core_inst.mbk_buf_n_exe,UP,ALU3
S 128000,78000,128000,79000,400,obs,UP,TALU3
S 128000,78000,128000,79000,400,xpu_core_inst.not_v_adder_sum 4,UP,ALU3
S 128000,68000,128000,73000,400,obs,UP,TALU3
S 128000,68000,128000,73000,400,xpu_core_inst.o2_x2_15_sig,UP,ALU3
S 128000,36000,128000,58000,400,obs,UP,TALU3
S 128000,36000,128000,58000,400,xpu_core_inst.not_v_net_41,UP,ALU3
S 127000,128000,127000,162000,400,obs,UP,TALU3
S 127000,128000,127000,162000,400,adder.xr2_x1_7_sig,UP,ALU3
S 127000,102000,127000,103000,400,obs,UP,TALU3
S 127000,102000,127000,103000,400,xpu_core_inst.noa22_x1_19_sig,UP,ALU3
S 127000,48000,127000,49000,400,obs,UP,TALU3
S 127000,48000,127000,49000,400,xpu_core_inst.not_aux9,UP,ALU3
S 127000,34000,127000,42000,400,obs,UP,TALU3
S 127000,34000,127000,42000,400,xpu_core_inst.not_n_acc 2,UP,ALU3
S 127000,13000,127000,16000,400,obs,UP,TALU3
S 127000,13000,127000,16000,400,xpu_core_inst.not_aux4,UP,ALU3
S 126000,157000,126000,182000,400,obs,UP,TALU3
S 126000,157000,126000,182000,400,xpu_core_inst.not_v_adder_sum 6,UP,ALU3
S 126000,144000,126000,146000,400,obs,UP,TALU3
S 126000,144000,126000,146000,400,xpu_core_inst.not_n_im 6,UP,ALU3
S 126000,124000,126000,128000,400,obs,UP,TALU3
S 126000,124000,126000,128000,400,xpu_core_inst.not_v_net_45,UP,ALU3
S 126000,113000,126000,115000,400,obs,UP,TALU3
S 126000,113000,126000,115000,400,xpu_core_inst.noa22_x1_25_sig,UP,ALU3
S 126000,98000,126000,103000,400,obs,UP,TALU3
S 126000,98000,126000,103000,400,xpu_core_inst.not_n_pc 5,UP,ALU3
S 126000,91000,126000,92000,400,obs,UP,TALU3
S 126000,91000,126000,92000,400,xpu_core_inst.mbk_buf_n_exe,UP,ALU3
S 126000,53000,126000,84000,400,obs,UP,TALU3
S 126000,53000,126000,84000,400,xpu_core_inst.not_v_net_6,UP,ALU3
S 125000,153000,125000,154000,400,obs,UP,TALU3
S 125000,153000,125000,154000,400,xpu_core_inst.mbk_buf_not_v_net_45,UP,ALU3
S 125000,142000,125000,147000,400,obs,UP,TALU3
S 125000,142000,125000,147000,400,xpu_core_inst.not_aux9,UP,ALU3
S 125000,115000,125000,135000,400,obs,UP,TALU3
S 125000,115000,125000,135000,400,xpu_core_inst.not_v_net_9,UP,ALU3
S 125000,86000,125000,92000,400,obs,UP,TALU3
S 125000,86000,125000,92000,400,xpu_core_inst.not_n_acc 4,UP,ALU3
S 125000,40000,125000,53000,400,obs,UP,TALU3
S 125000,40000,125000,53000,400,xpu_core_inst.not_v_net_6,UP,ALU3
S 124000,146000,124000,152000,400,obs,UP,TALU3
S 124000,146000,124000,152000,400,xpu_core_inst.no2_x1_24_sig,UP,ALU3
S 124000,131000,124000,132000,400,m_clock,UP,CALU3
S 124000,27000,124000,34000,400,obs,UP,TALU3
S 124000,27000,124000,34000,400,xpu_core_inst.not_n_acc 2,UP,ALU3
S 124000,3000,124000,24000,400,obs,UP,TALU3
S 124000,3000,124000,24000,400,xpu_core_inst.not_n_im 2,UP,ALU3
S 123000,126000,123000,153000,400,obs,UP,TALU3
S 123000,126000,123000,153000,400,xpu_core_inst.mbk_buf_not_v_net_45,UP,ALU3
S 123000,28000,123000,60000,400,obs,UP,TALU3
S 123000,28000,123000,60000,400,xpu_core_inst.aux1,UP,ALU3
S 123000,19000,123000,22000,400,obs,UP,TALU3
S 123000,19000,123000,22000,400,xpu_core_inst.no2_x1_30_sig,UP,ALU3
S 122000,151000,122000,153000,400,obs,UP,TALU3
S 122000,151000,122000,153000,400,xpu_core_inst.on12_x1_9_sig,UP,ALU3
S 122000,118000,122000,125000,400,obs,UP,TALU3
S 122000,118000,122000,125000,400,xpu_core_inst.not_n_im 7,UP,ALU3
S 122000,68000,122000,108000,400,obs,UP,TALU3
S 122000,68000,122000,108000,400,xpu_core_inst.not_v_net_63,UP,ALU3
S 122000,43000,122000,49000,400,obs,UP,TALU3
S 122000,43000,122000,49000,400,xpu_core_inst.not_p_reset,UP,ALU3
S 122000,36000,122000,39000,400,obs,UP,TALU3
S 122000,36000,122000,39000,400,xpu_core_inst.not_v_net_41,UP,ALU3
S 122000,3000,122000,26000,400,obs,UP,TALU3
S 122000,3000,122000,26000,400,xpu_core_inst.aux23,UP,ALU3
S 121000,146000,121000,148000,400,obs,UP,TALU3
S 121000,146000,121000,148000,400,xpu_core_inst.not_v_net_41,UP,ALU3
S 121000,141000,121000,143000,400,obs,UP,TALU3
S 121000,141000,121000,143000,400,xpu_core_inst.not_n_acc 7,UP,ALU3
S 121000,104000,121000,109000,400,obs,UP,TALU3
S 121000,104000,121000,109000,400,xpu_core_inst.not_aux4,UP,ALU3
S 121000,51000,121000,52000,400,obs,UP,TALU3
S 121000,51000,121000,52000,400,xpu_core_inst.n_acc 0,UP,ALU3
S 121000,36000,121000,50000,400,obs,UP,TALU3
S 121000,36000,121000,50000,400,xpu_core_inst.not_v_net_37,UP,ALU3
S 120000,158000,120000,183000,400,obs,UP,TALU3
S 120000,158000,120000,183000,400,xpu_core_inst.na3_x1_9_sig,UP,ALU3
S 120000,148000,120000,152000,400,obs,UP,TALU3
S 120000,148000,120000,152000,400,xpu_core_inst.o3_x2_8_sig,UP,ALU3
S 120000,107000,120000,115000,400,obs,UP,TALU3
S 120000,107000,120000,115000,400,xpu_core_inst.not_v_net_9,UP,ALU3
S 120000,38000,120000,43000,400,obs,UP,TALU3
S 120000,38000,120000,43000,400,xpu_core_inst.xr2_x1_4_sig,UP,ALU3
S 120000,28000,120000,29000,400,obs,UP,TALU3
S 120000,28000,120000,29000,400,xpu_core_inst.not_aux21,UP,ALU3
S 120000,13000,120000,16000,400,obs,UP,TALU3
S 120000,13000,120000,16000,400,xpu_core_inst.not_aux4,UP,ALU3
S 119000,177000,119000,182000,400,obs,UP,TALU3
S 119000,177000,119000,182000,400,xpu_core_inst.noa22_x1_33_sig,UP,ALU3
S 119000,148000,119000,149000,400,obs,UP,TALU3
S 119000,148000,119000,149000,400,xpu_core_inst.n_acc 6,UP,ALU3
S 119000,121000,119000,122000,400,obs,UP,TALU3
S 119000,121000,119000,122000,400,xpu_core_inst.n_im 7,UP,ALU3
S 119000,7000,119000,43000,400,obs,UP,TALU3
S 119000,7000,119000,43000,400,xpu_core_inst.n_im 2,UP,ALU3
S 118000,143000,118000,172000,400,obs,UP,TALU3
S 118000,143000,118000,172000,400,xpu_core_inst.not_n_acc 7,UP,ALU3
S 118000,1000,118000,62000,400,n_address 4,UP,CALU3
S 117000,113000,117000,114000,400,obs,UP,TALU3
S 117000,113000,117000,114000,400,xpu_core_inst.noa22_x1_25_sig,UP,ALU3
S 117000,26000,117000,91000,400,obs,UP,TALU3
S 117000,26000,117000,91000,400,xpu_core_inst.mbk_buf_n_exe,UP,ALU3
S 117000,15000,117000,16000,400,obs,UP,TALU3
S 117000,15000,117000,16000,400,xpu_core_inst.not_n_ift,UP,ALU3
S 117000,7000,117000,8000,400,obs,UP,TALU3
S 117000,7000,117000,8000,400,xpu_core_inst.not_aux23,UP,ALU3
S 116000,170000,116000,173000,400,obs,UP,TALU3
S 116000,170000,116000,173000,400,xpu_core_inst.not_aux9,UP,ALU3
S 116000,125000,116000,143000,400,obs,UP,TALU3
S 116000,125000,116000,143000,400,xpu_core_inst.not_n_im 7,UP,ALU3
S 116000,96000,116000,103000,400,obs,UP,TALU3
S 116000,96000,116000,103000,400,xpu_core_inst.not_n_pc 5,UP,ALU3
S 116000,46000,116000,80000,400,obs,UP,TALU3
S 116000,46000,116000,80000,400,xpu_core_inst.aux11,UP,ALU3
S 116000,38000,116000,44000,400,obs,UP,TALU3
S 116000,38000,116000,44000,400,xpu_core_inst.na3_x1_4_sig,UP,ALU3
S 115000,154000,115000,172000,400,obs,UP,TALU3
S 115000,154000,115000,172000,400,xpu_core_inst.mbk_buf_not_v_net_45,UP,ALU3
S 115000,98000,115000,103000,400,obs,UP,TALU3
S 115000,98000,115000,103000,400,xpu_core_inst.n_pc 5,UP,ALU3
S 115000,57000,115000,86000,400,obs,UP,TALU3
S 115000,57000,115000,86000,400,xpu_core_inst.aux6,UP,ALU3
S 115000,41000,115000,43000,400,obs,UP,TALU3
S 115000,41000,115000,43000,400,xpu_core_inst.n_im 2,UP,ALU3
S 114000,172000,114000,173000,400,obs,UP,TALU3
S 114000,172000,114000,173000,400,xpu_core_inst.mbk_buf_not_v_net_45,UP,ALU3
S 114000,76000,114000,107000,400,obs,UP,TALU3
S 114000,76000,114000,107000,400,xpu_core_inst.not_v_net_9,UP,ALU3
S 114000,34000,114000,35000,400,obs,UP,TALU3
S 114000,34000,114000,35000,400,xpu_core_inst.not_n_im 2,UP,ALU3
S 113000,164000,113000,170000,400,obs,UP,TALU3
S 113000,164000,113000,170000,400,xpu_core_inst.not_aux9,UP,ALU3
S 113000,117000,113000,162000,400,obs,UP,TALU3
S 113000,117000,113000,162000,400,xpu_core_inst.not_v_adder_sum 7,UP,ALU3
S 113000,24000,113000,34000,400,obs,UP,TALU3
S 113000,24000,113000,34000,400,xpu_core_inst.not_n_im 2,UP,ALU3
S 112000,158000,112000,165000,400,obs,UP,TALU3
S 112000,158000,112000,165000,400,xpu_core_inst.not_n_im 5,UP,ALU3
S 112000,138000,112000,143000,400,obs,UP,TALU3
S 112000,138000,112000,143000,400,xpu_core_inst.n_im 6,UP,ALU3
S 112000,78000,112000,92000,400,obs,UP,TALU3
S 112000,78000,112000,92000,400,xpu_core_inst.not_n_acc 4,UP,ALU3
S 112000,27000,112000,46000,400,obs,UP,TALU3
S 112000,27000,112000,46000,400,xpu_core_inst.aux11,UP,ALU3
S 111000,166000,111000,172000,400,obs,UP,TALU3
S 111000,166000,111000,172000,400,xpu_core_inst.no2_x1_22_sig,UP,ALU3
S 111000,162000,111000,164000,400,obs,UP,TALU3
S 111000,162000,111000,164000,400,xpu_core_inst.not_aux9,UP,ALU3
S 111000,147000,111000,157000,400,obs,UP,TALU3
S 111000,147000,111000,157000,400,xpu_core_inst.not_aux9,UP,ALU3
S 111000,138000,111000,144000,400,obs,UP,TALU3
S 111000,138000,111000,144000,400,xpu_core_inst.not_n_im 6,UP,ALU3
S 111000,126000,111000,134000,400,obs,UP,TALU3
S 111000,126000,111000,134000,400,xpu_core_inst.aux6,UP,ALU3
S 111000,42000,111000,44000,400,obs,UP,TALU3
S 111000,42000,111000,44000,400,xpu_core_inst.not_n_acc 2,UP,ALU3
S 111000,27000,111000,30000,400,obs,UP,TALU3
S 111000,27000,111000,30000,400,xpu_core_inst.aux11,UP,ALU3
S 110000,108000,110000,174000,400,obs,UP,TALU3
S 110000,108000,110000,174000,400,xpu_core_inst.not_v_adder_sum 5,UP,ALU3
S 109000,156000,109000,182000,400,obs,UP,TALU3
S 109000,156000,109000,182000,400,xpu_core_inst.n_acc 7,UP,ALU3
S 109000,124000,109000,136000,400,obs,UP,TALU3
S 109000,124000,109000,136000,400,xpu_core_inst.not_v_net_6,UP,ALU3
S 109000,76000,109000,116000,400,obs,UP,TALU3
S 109000,76000,109000,116000,400,xpu_core_inst.not_n_ift,UP,ALU3
S 109000,47000,109000,49000,400,obs,UP,TALU3
S 109000,47000,109000,49000,400,xpu_core_inst.not_p_reset,UP,ALU3
S 109000,26000,109000,31000,400,obs,UP,TALU3
S 109000,26000,109000,31000,400,xpu_core_inst.mbk_buf_n_exe,UP,ALU3
S 108000,157000,108000,162000,400,obs,UP,TALU3
S 108000,157000,108000,162000,400,xpu_core_inst.not_aux9,UP,ALU3
S 108000,148000,108000,150000,400,obs,UP,TALU3
S 108000,148000,108000,150000,400,xpu_core_inst.not_v_net_37,UP,ALU3
S 108000,117000,108000,125000,400,obs,UP,TALU3
S 108000,117000,108000,125000,400,xpu_core_inst.not_n_im 7,UP,ALU3
S 108000,45000,108000,46000,400,m_clock,UP,CALU3
S 108000,38000,108000,40000,400,obs,UP,TALU3
S 108000,38000,108000,40000,400,xpu_core_inst.not_v_net_6,UP,ALU3
S 107000,139000,107000,162000,400,obs,UP,TALU3
S 107000,139000,107000,162000,400,xpu_core_inst.not_n_datai 5,UP,ALU3
S 107000,107000,107000,121000,400,obs,UP,TALU3
S 107000,107000,107000,121000,400,xpu_core_inst.not_v_net_9,UP,ALU3
S 107000,65000,107000,94000,400,obs,UP,TALU3
S 107000,65000,107000,94000,400,xpu_core_inst.not_aux4,UP,ALU3
S 107000,45000,107000,48000,400,obs,UP,TALU3
S 107000,45000,107000,48000,400,xpu_core_inst.not_aux9,UP,ALU3
S 107000,38000,107000,43000,400,obs,UP,TALU3
S 107000,38000,107000,43000,400,xpu_core_inst.no2_x1_5_sig,UP,ALU3
S 106000,160000,106000,162000,400,obs,UP,TALU3
S 106000,160000,106000,162000,400,xpu_core_inst.not_v_net_31,UP,ALU3
S 106000,125000,106000,146000,400,obs,UP,TALU3
S 106000,125000,106000,146000,400,xpu_core_inst.not_v_net_41,UP,ALU3
S 106000,87000,106000,112000,400,obs,UP,TALU3
S 106000,87000,106000,112000,400,xpu_core_inst.not_aux21,UP,ALU3
S 106000,18000,106000,82000,400,m_clock,UP,CALU3
S 105000,124000,105000,147000,400,obs,UP,TALU3
S 105000,124000,105000,147000,400,xpu_core_inst.not_aux9,UP,ALU3
S 105000,82000,105000,92000,400,m_clock,UP,CALU3
S 105000,67000,105000,73000,400,obs,UP,TALU3
S 105000,67000,105000,73000,400,xpu_core_inst.no3_x1_6_sig,UP,ALU3
S 105000,1000,105000,23000,400,n_address 3,UP,CALU3
S 104000,71000,104000,73000,400,obs,UP,TALU3
S 104000,71000,104000,73000,400,xpu_core_inst.mbk_buf_not_v_net_45,UP,ALU3
S 104000,46000,104000,57000,400,obs,UP,TALU3
S 104000,46000,104000,57000,400,xpu_core_inst.aux6,UP,ALU3
S 104000,36000,104000,38000,400,obs,UP,TALU3
S 104000,36000,104000,38000,400,xpu_core_inst.not_v_net_37,UP,ALU3
S 104000,18000,104000,24000,400,obs,UP,TALU3
S 104000,18000,104000,24000,400,xpu_core_inst.o2_x2_11_sig,UP,ALU3
S 103000,18000,103000,23000,400,obs,UP,TALU3
S 103000,18000,103000,23000,400,xpu_core_inst.noa22_x1_10_sig,UP,ALU3
S 102000,124000,102000,148000,400,obs,UP,TALU3
S 102000,124000,102000,148000,400,xpu_core_inst.not_v_net_37,UP,ALU3
S 102000,106000,102000,114000,400,obs,UP,TALU3
S 102000,106000,102000,114000,400,xpu_core_inst.aux11,UP,ALU3
S 102000,94000,102000,104000,400,obs,UP,TALU3
S 102000,94000,102000,104000,400,xpu_core_inst.not_aux4,UP,ALU3
S 102000,56000,102000,72000,400,obs,UP,TALU3
S 102000,56000,102000,72000,400,xpu_core_inst.not_n_datai 3,UP,ALU3
S 102000,15000,102000,20000,400,obs,UP,TALU3
S 102000,15000,102000,20000,400,xpu_core_inst.not_v_net_63,UP,ALU3
S 101000,97000,101000,124000,400,obs,UP,TALU3
S 101000,97000,101000,124000,400,xpu_core_inst.not_v_net_37,UP,ALU3
S 101000,66000,101000,68000,400,obs,UP,TALU3
S 101000,66000,101000,68000,400,xpu_core_inst.not_n_pc 4,UP,ALU3
S 101000,17000,101000,19000,400,obs,UP,TALU3
S 101000,17000,101000,19000,400,xpu_core_inst.not_n_pc 2,UP,ALU3
S 100000,138000,100000,158000,400,obs,UP,TALU3
S 100000,138000,100000,158000,400,xpu_core_inst.not_n_im 5,UP,ALU3
S 100000,104000,100000,131000,400,obs,UP,TALU3
S 100000,104000,100000,131000,400,xpu_core_inst.not_aux4,UP,ALU3
S 100000,98000,100000,102000,400,obs,UP,TALU3
S 100000,98000,100000,102000,400,xpu_core_inst.no3_x1_7_sig,UP,ALU3
S 100000,12000,100000,65000,400,obs,UP,TALU3
S 100000,12000,100000,65000,400,xpu_core_inst.not_aux4,UP,ALU3
S 100000,4000,100000,5000,400,obs,UP,TALU3
S 100000,4000,100000,5000,400,adder.rtlcarry_0 2,UP,ALU3
S 99000,138000,99000,155000,400,obs,UP,TALU3
S 99000,138000,99000,155000,400,xpu_core_inst.n_im 5,UP,ALU3
S 99000,126000,99000,127000,400,obs,UP,TALU3
S 99000,126000,99000,127000,400,xpu_core_inst.nao22_x1_9_sig,UP,ALU3
S 99000,122000,99000,124000,400,obs,UP,TALU3
S 99000,122000,99000,124000,400,xpu_core_inst.not_v_net_31,UP,ALU3
S 98000,167000,98000,173000,400,obs,UP,TALU3
S 98000,167000,98000,173000,400,xpu_core_inst.not_n_count 2,UP,ALU3
S 98000,155000,98000,161000,400,obs,UP,TALU3
S 98000,155000,98000,161000,400,xpu_core_inst.aux1,UP,ALU3
S 98000,127000,98000,128000,400,obs,UP,TALU3
S 98000,127000,98000,128000,400,xpu_core_inst.not_v_net_45,UP,ALU3
S 98000,126000,98000,126000,400,obs,LEFT,TALU3
S 98000,126000,98000,126000,400,xpu_core_inst.nao22_x1_9_sig,LEFT,TALU3
S 98000,120000,98000,125000,400,obs,UP,TALU3
S 98000,120000,98000,125000,400,xpu_core_inst.not_v_net_41,UP,ALU3
S 98000,98000,98000,117000,400,obs,UP,TALU3
S 98000,98000,98000,117000,400,xpu_core_inst.mbk_buf_n_exe,UP,ALU3
S 98000,78000,98000,82000,400,m_clock,UP,CALU3
S 98000,52000,98000,62000,400,obs,UP,TALU3
S 98000,52000,98000,62000,400,xpu_core_inst.n_acc 0,UP,ALU3
S 98000,41000,98000,42000,400,obs,UP,TALU3
S 98000,41000,98000,42000,400,xpu_core_inst.n_im 2,UP,ALU3
S 97000,188000,97000,189000,400,m_clock,UP,CALU3
S 97000,125000,97000,126000,400,obs,UP,TALU3
S 97000,125000,97000,126000,400,xpu_core_inst.nao22_x1_9_sig,UP,ALU3
S 97000,67000,97000,97000,400,obs,UP,TALU3
S 97000,67000,97000,97000,400,xpu_core_inst.not_v_net_37,UP,ALU3
S 96000,80000,96000,107000,400,obs,UP,TALU3
S 96000,80000,96000,107000,400,xpu_core_inst.aux11,UP,ALU3
S 96000,14000,96000,15000,400,obs,UP,TALU3
S 96000,14000,96000,15000,400,xpu_core_inst.not_v_net_9,UP,ALU3
S 96000,8000,96000,13000,400,obs,UP,TALU3
S 96000,8000,96000,13000,400,xpu_core_inst.not_v_adder_sum 2,UP,ALU3
S 95000,145000,95000,161000,400,obs,UP,TALU3
S 95000,145000,95000,161000,400,xpu_core_inst.not_n_datai 7,UP,ALU3
S 95000,142000,95000,144000,400,obs,UP,TALU3
S 95000,142000,95000,144000,400,xpu_core_inst.no2_x1_23_sig,UP,ALU3
S 95000,82000,95000,124000,400,obs,UP,TALU3
S 95000,82000,95000,124000,400,xpu_core_inst.not_v_net_31,UP,ALU3
S 95000,78000,95000,80000,400,m_clock,UP,CALU3
S 95000,38000,95000,67000,400,obs,UP,TALU3
S 95000,38000,95000,67000,400,xpu_core_inst.not_v_net_37,UP,ALU3
S 95000,3000,95000,10000,400,obs,UP,TALU3
S 95000,3000,95000,10000,400,xpu_core_inst.aux23,UP,ALU3
S 94000,187000,94000,188000,400,m_clock,UP,CALU3
S 94000,153000,94000,160000,400,obs,UP,TALU3
S 94000,153000,94000,160000,400,xpu_core_inst.not_v_net_31,UP,ALU3
S 94000,137000,94000,142000,400,obs,UP,TALU3
S 94000,137000,94000,142000,400,xpu_core_inst.not_n_datai 6,UP,ALU3
S 94000,121000,94000,123000,400,obs,UP,TALU3
S 94000,121000,94000,123000,400,xpu_core_inst.not_v_net_9,UP,ALU3
S 94000,53000,94000,82000,400,obs,UP,TALU3
S 94000,53000,94000,82000,400,xpu_core_inst.not_v_net_31,UP,ALU3
S 94000,8000,94000,9000,400,obs,UP,TALU3
S 94000,8000,94000,9000,400,xpu_core_inst.not_aux1,UP,ALU3
S 93000,158000,93000,164000,400,obs,UP,TALU3
S 93000,158000,93000,164000,400,xpu_core_inst.not_aux26,UP,ALU3
S 93000,124000,93000,153000,400,obs,UP,TALU3
S 93000,124000,93000,153000,400,xpu_core_inst.not_v_net_31,UP,ALU3
S 92000,157000,92000,163000,400,obs,UP,TALU3
S 92000,157000,92000,163000,400,xpu_core_inst.not_aux12,UP,ALU3
S 92000,125000,92000,145000,400,obs,UP,TALU3
S 92000,125000,92000,145000,400,xpu_core_inst.not_n_datai 7,UP,ALU3
S 92000,82000,92000,122000,400,obs,UP,TALU3
S 92000,82000,92000,122000,400,xpu_core_inst.not_aux5,UP,ALU3
S 91000,86000,91000,134000,400,obs,UP,TALU3
S 91000,86000,91000,134000,400,xpu_core_inst.aux6,UP,ALU3
S 91000,5000,91000,6000,400,obs,UP,TALU3
S 91000,5000,91000,6000,400,xpu_core_inst.mbk_buf_not_v_net_45,UP,ALU3
S 90000,116000,90000,142000,400,obs,UP,TALU3
S 90000,116000,90000,142000,400,xpu_core_inst.not_n_ift,UP,ALU3
S 90000,81000,90000,98000,400,obs,UP,TALU3
S 90000,81000,90000,98000,400,xpu_core_inst.mbk_buf_n_exe,UP,ALU3
S 89000,121000,89000,129000,400,obs,UP,TALU3
S 89000,121000,89000,129000,400,xpu_core_inst.not_aux5,UP,ALU3
S 89000,54000,89000,82000,400,obs,UP,TALU3
S 89000,54000,89000,82000,400,xpu_core_inst.not_aux5,UP,ALU3
S 89000,16000,89000,17000,400,obs,UP,TALU3
S 89000,16000,89000,17000,400,xpu_core_inst.not_n_ift,UP,ALU3
S 88000,158000,88000,163000,400,obs,UP,TALU3
S 88000,158000,88000,163000,400,xpu_core_inst.not_aux26,UP,ALU3
S 88000,75000,88000,79000,400,obs,UP,TALU3
S 88000,75000,88000,79000,400,xpu_core_inst.not_v_net_9,UP,ALU3
S 88000,57000,88000,62000,400,obs,UP,TALU3
S 88000,57000,88000,62000,400,xpu_core_inst.n_acc 0,UP,ALU3
S 88000,38000,88000,45000,400,obs,UP,TALU3
S 88000,38000,88000,45000,400,xpu_core_inst.not_aux9,UP,ALU3
S 88000,6000,88000,32000,400,obs,UP,TALU3
S 88000,6000,88000,32000,400,xpu_core_inst.not_n_im 1,UP,ALU3
S 87000,158000,87000,172000,400,obs,UP,TALU3
S 87000,158000,87000,172000,400,xpu_core_inst.rtlcarry_0 2,UP,ALU3
S 87000,8000,87000,31000,400,obs,UP,TALU3
S 87000,8000,87000,31000,400,xpu_core_inst.not_aux1,UP,ALU3
S 87000,4000,87000,6000,400,obs,UP,TALU3
S 87000,4000,87000,6000,400,adder.rtlcarry_0 2,UP,ALU3
S 86000,129000,86000,135000,400,obs,UP,TALU3
S 86000,129000,86000,135000,400,xpu_core_inst.not_aux5,UP,ALU3
S 86000,77000,86000,128000,400,obs,UP,TALU3
S 86000,77000,86000,128000,400,xpu_core_inst.aux1,UP,ALU3
S 86000,68000,86000,73000,400,obs,UP,TALU3
S 86000,68000,86000,73000,400,xpu_core_inst.not_n_pc 4,UP,ALU3
S 85000,168000,85000,176000,400,obs,UP,TALU3
S 85000,168000,85000,176000,400,xpu_core_inst.v_net_4,UP,ALU3
S 85000,157000,85000,164000,400,obs,UP,TALU3
S 85000,157000,85000,164000,400,xpu_core_inst.not_n_count 1,UP,ALU3
S 85000,128000,85000,155000,400,obs,UP,TALU3
S 85000,128000,85000,155000,400,xpu_core_inst.aux1,UP,ALU3
S 85000,98000,85000,102000,400,obs,UP,TALU3
S 85000,98000,85000,102000,400,xpu_core_inst.not_v_net_55,UP,ALU3
S 85000,78000,85000,82000,400,obs,UP,TALU3
S 85000,78000,85000,82000,400,xpu_core_inst.na2_x1_4_sig,UP,ALU3
S 85000,60000,85000,77000,400,obs,UP,TALU3
S 85000,60000,85000,77000,400,xpu_core_inst.aux1,UP,ALU3
S 85000,47000,85000,49000,400,obs,UP,TALU3
S 85000,47000,85000,49000,400,xpu_core_inst.not_p_reset,UP,ALU3
S 84000,129000,84000,139000,400,obs,UP,TALU3
S 84000,129000,84000,139000,400,xpu_core_inst.not_n_datai 5,UP,ALU3
S 84000,47000,84000,80000,400,m_clock,UP,CALU3
S 83000,123000,83000,134000,400,obs,UP,TALU3
S 83000,123000,83000,134000,400,xpu_core_inst.not_v_net_9,UP,ALU3
S 83000,28000,83000,108000,400,obs,UP,TALU3
S 83000,28000,83000,108000,400,xpu_core_inst.not_aux21,UP,ALU3
S 83000,22000,83000,23000,400,obs,UP,TALU3
S 83000,22000,83000,23000,400,xpu_core_inst.noa22_x1_7_sig,UP,ALU3
S 82000,156000,82000,157000,400,obs,UP,TALU3
S 82000,156000,82000,157000,400,xpu_core_inst.not_n_count 1,UP,ALU3
S 82000,120000,82000,123000,400,obs,UP,TALU3
S 82000,120000,82000,123000,400,xpu_core_inst.not_v_net_41,UP,ALU3
S 82000,51000,82000,53000,400,obs,UP,TALU3
S 82000,51000,82000,53000,400,xpu_core_inst.not_v_net_31,UP,ALU3
S 81000,142000,81000,143000,400,obs,UP,TALU3
S 81000,142000,81000,143000,400,xpu_core_inst.not_v_proc_ift_set,UP,ALU3
S 81000,117000,81000,125000,400,obs,UP,TALU3
S 81000,117000,81000,125000,400,xpu_core_inst.mbk_buf_n_exe,UP,ALU3
S 81000,102000,81000,103000,400,obs,UP,TALU3
S 81000,102000,81000,103000,400,xpu_core_inst.not_v_net_55,UP,ALU3
S 81000,5000,81000,13000,400,obs,UP,TALU3
S 81000,5000,81000,13000,400,xpu_core_inst.mbk_buf_not_v_net_45,UP,ALU3
S 81000,1000,81000,2000,400,n_address 2,UP,CALU3
S 80000,167000,80000,183000,400,obs,UP,TALU3
S 80000,167000,80000,183000,400,xpu_core_inst.n_count 0,UP,ALU3
S 80000,157000,80000,162000,400,obs,UP,TALU3
S 80000,157000,80000,162000,400,xpu_core_inst.not_n_count 0,UP,ALU3
S 80000,133000,80000,138000,400,obs,UP,TALU3
S 80000,133000,80000,138000,400,xpu_core_inst.not_v_net_6,UP,ALU3
S 80000,117000,80000,122000,400,obs,UP,TALU3
S 80000,117000,80000,122000,400,xpu_core_inst.n_ift,UP,ALU3
S 80000,102000,80000,104000,400,obs,UP,TALU3
S 80000,102000,80000,104000,400,xpu_core_inst.not_v_net_60,UP,ALU3
S 80000,97000,80000,98000,400,obs,UP,TALU3
S 80000,97000,80000,98000,400,xpu_core_inst.not_aux20,UP,ALU3
S 80000,61000,80000,62000,400,obs,UP,TALU3
S 80000,61000,80000,62000,400,xpu_core_inst.n_im 0,UP,ALU3
S 80000,18000,80000,34000,400,obs,UP,TALU3
S 80000,18000,80000,34000,400,xpu_core_inst.no2_x1_15_sig,UP,ALU3
S 80000,15000,80000,16000,400,obs,UP,TALU3
S 80000,15000,80000,16000,400,xpu_core_inst.not_v_net_9,UP,ALU3
S 80000,12000,80000,13000,400,obs,UP,TALU3
S 80000,12000,80000,13000,400,xpu_core_inst.not_aux4,UP,ALU3
S 79000,176000,79000,177000,400,obs,UP,TALU3
S 79000,176000,79000,177000,400,xpu_core_inst.v_net_4,UP,ALU3
S 79000,158000,79000,159000,400,obs,UP,TALU3
S 79000,158000,79000,159000,400,xpu_core_inst.not_aux1,UP,ALU3
S 79000,57000,79000,62000,400,obs,UP,TALU3
S 79000,57000,79000,62000,400,xpu_core_inst.na3_x1_2_sig,UP,ALU3
S 79000,15000,79000,42000,400,obs,UP,TALU3
S 79000,15000,79000,42000,400,xpu_core_inst.n_im 2,UP,ALU3
S 78000,32000,78000,34000,400,obs,UP,TALU3
S 78000,32000,78000,34000,400,xpu_core_inst.not_n_im 1,UP,ALU3
S 78000,8000,78000,15000,400,obs,UP,TALU3
S 78000,8000,78000,15000,400,xpu_core_inst.n_im 2,UP,ALU3
S 77000,86000,77000,143000,400,obs,UP,TALU3
S 77000,86000,77000,143000,400,xpu_core_inst.not_n_exe,UP,ALU3
S 77000,35000,77000,36000,400,obs,UP,TALU3
S 77000,35000,77000,36000,400,xpu_core_inst.n_im 1,UP,ALU3
S 77000,20000,77000,28000,400,obs,UP,TALU3
S 77000,20000,77000,28000,400,xpu_core_inst.not_v_net_63,UP,ALU3
S 77000,17000,77000,18000,400,obs,UP,TALU3
S 77000,17000,77000,18000,400,xpu_core_inst.not_n_ift,UP,ALU3
S 76000,118000,76000,119000,400,m_clock,UP,CALU3
S 76000,98000,76000,112000,400,obs,UP,TALU3
S 76000,98000,76000,112000,400,xpu_core_inst.not_aux20,UP,ALU3
S 76000,7000,76000,25000,400,obs,UP,TALU3
S 76000,7000,76000,25000,400,xpu_core_inst.not_aux23,UP,ALU3
S 75000,161000,75000,163000,400,obs,UP,TALU3
S 75000,161000,75000,163000,400,xpu_core_inst.not_n_datai 7,UP,ALU3
S 75000,136000,75000,152000,400,obs,UP,TALU3
S 75000,136000,75000,152000,400,xpu_core_inst.not_v_net_3,UP,ALU3
S 75000,118000,75000,122000,400,obs,UP,TALU3
S 75000,118000,75000,122000,400,xpu_core_inst.o2_x2_2_sig,UP,ALU3
S 75000,114000,75000,116000,400,obs,UP,TALU3
S 75000,114000,75000,116000,400,xpu_core_inst.n_op 0,UP,ALU3
S 75000,13000,75000,20000,400,obs,UP,TALU3
S 75000,13000,75000,20000,400,xpu_core_inst.not_aux4,UP,ALU3
S 75000,8000,75000,12000,400,obs,UP,TALU3
S 75000,8000,75000,12000,400,xpu_core_inst.na2_x1_14_sig,UP,ALU3
S 74000,156000,74000,162000,400,obs,UP,TALU3
S 74000,156000,74000,162000,400,xpu_core_inst.not_n_count 1,UP,ALU3
S 74000,66000,74000,123000,400,obs,UP,TALU3
S 74000,66000,74000,123000,400,xpu_core_inst.not_v_net_41,UP,ALU3
S 74000,28000,74000,45000,400,obs,UP,TALU3
S 74000,28000,74000,45000,400,xpu_core_inst.not_v_net_63,UP,ALU3
S 73000,146000,73000,176000,400,obs,UP,TALU3
S 73000,146000,73000,176000,400,xpu_core_inst.not_p_reset,UP,ALU3
S 73000,106000,73000,125000,400,obs,UP,TALU3
S 73000,106000,73000,125000,400,xpu_core_inst.mbk_buf_n_exe,UP,ALU3
S 73000,57000,73000,76000,400,obs,UP,TALU3
S 73000,57000,73000,76000,400,xpu_core_inst.not_n_ift,UP,ALU3
S 73000,38000,73000,42000,400,obs,UP,TALU3
S 73000,38000,73000,42000,400,xpu_core_inst.no2_x1_16_sig,UP,ALU3
S 72000,143000,72000,144000,400,obs,UP,TALU3
S 72000,143000,72000,144000,400,xpu_core_inst.not_v_net_2,UP,ALU3
S 72000,45000,72000,105000,400,obs,UP,TALU3
S 72000,45000,72000,105000,400,xpu_core_inst.not_v_net_63,UP,ALU3
S 72000,37000,72000,42000,400,obs,UP,TALU3
S 72000,37000,72000,42000,400,xpu_core_inst.n_acc 1,UP,ALU3
S 71000,174000,71000,186000,400,obs,UP,TALU3
S 71000,174000,71000,186000,400,xpu_core_inst.not_v_net_4,UP,ALU3
S 71000,36000,71000,66000,400,obs,UP,TALU3
S 71000,36000,71000,66000,400,xpu_core_inst.not_v_net_41,UP,ALU3
S 70000,167000,70000,174000,400,obs,UP,TALU3
S 70000,167000,70000,174000,400,xpu_core_inst.not_n_count 3,UP,ALU3
S 70000,58000,70000,146000,400,obs,UP,TALU3
S 70000,58000,70000,146000,400,xpu_core_inst.not_p_reset,UP,ALU3
S 70000,39000,70000,52000,400,obs,UP,TALU3
S 70000,39000,70000,52000,400,xpu_core_inst.aux6,UP,ALU3
S 70000,17000,70000,23000,400,obs,UP,TALU3
S 70000,17000,70000,23000,400,xpu_core_inst.not_n_ift,UP,ALU3
S 70000,13000,70000,14000,400,obs,UP,TALU3
S 70000,13000,70000,14000,400,xpu_core_inst.no3_x1_4_sig,UP,ALU3
S 70000,7000,70000,12000,400,obs,UP,TALU3
S 70000,7000,70000,12000,400,xpu_core_inst.ao22_x2_3_sig,UP,ALU3
S 69000,168000,69000,172000,400,obs,UP,TALU3
S 69000,168000,69000,172000,400,xpu_core_inst.on12_x1_sig,UP,ALU3
S 69000,48000,69000,58000,400,obs,UP,TALU3
S 69000,48000,69000,58000,400,xpu_core_inst.not_p_reset,UP,ALU3
S 69000,34000,69000,36000,400,obs,UP,TALU3
S 69000,34000,69000,36000,400,xpu_core_inst.not_n_im 1,UP,ALU3
S 69000,18000,69000,19000,400,obs,UP,TALU3
S 69000,18000,69000,19000,400,xpu_core_inst.not_n_pc 2,UP,ALU3
S 69000,12000,69000,13000,400,obs,UP,TALU3
S 69000,12000,69000,13000,400,xpu_core_inst.no3_x1_4_sig,UP,ALU3
S 68000,178000,68000,182000,400,obs,UP,TALU3
S 68000,178000,68000,182000,400,xpu_core_inst.rtlcarry_0 3,UP,ALU3
S 68000,172000,68000,173000,400,obs,UP,TALU3
S 68000,172000,68000,173000,400,xpu_core_inst.oa22_x2_sig,UP,ALU3
S 68000,131000,68000,133000,400,obs,UP,TALU3
S 68000,131000,68000,133000,400,xpu_core_inst.not_aux4,UP,ALU3
S 68000,118000,68000,124000,400,obs,UP,TALU3
S 68000,118000,68000,124000,400,xpu_core_inst.not_v_net_31,UP,ALU3
S 68000,66000,68000,75000,400,obs,UP,TALU3
S 68000,66000,68000,75000,400,xpu_core_inst.not_n_im 0,UP,ALU3
S 68000,46000,68000,54000,400,obs,UP,TALU3
S 68000,46000,68000,54000,400,xpu_core_inst.not_aux5,UP,ALU3
S 68000,13000,68000,23000,400,obs,UP,TALU3
S 68000,13000,68000,23000,400,xpu_core_inst.not_v_net_9,UP,ALU3
S 67000,178000,67000,187000,400,m_clock,UP,CALU3
S 67000,119000,67000,132000,400,m_clock,UP,CALU3
S 67000,80000,67000,82000,400,m_clock,UP,CALU3
S 67000,53000,67000,63000,400,obs,UP,TALU3
S 67000,53000,67000,63000,400,xpu_core_inst.not_n_acc 0,UP,ALU3
S 67000,22000,67000,23000,400,obs,UP,TALU3
S 67000,22000,67000,23000,400,xpu_core_inst.noa22_x1_7_sig,UP,ALU3
S 66000,114000,66000,122000,400,obs,UP,TALU3
S 66000,114000,66000,122000,400,xpu_core_inst.not_aux30,UP,ALU3
S 66000,43000,66000,70000,400,obs,UP,TALU3
S 66000,43000,66000,70000,400,xpu_core_inst.not_n_datai 2,UP,ALU3
S 66000,10000,66000,21000,400,obs,UP,TALU3
S 66000,10000,66000,21000,400,xpu_core_inst.aux23,UP,ALU3
S 65000,52000,65000,53000,400,obs,UP,TALU3
S 65000,52000,65000,53000,400,xpu_core_inst.aux6,UP,ALU3
S 64000,131000,64000,132000,400,m_clock,UP,CALU3
S 64000,94000,64000,97000,400,obs,UP,TALU3
S 64000,94000,64000,97000,400,xpu_core_inst.not_aux29,UP,ALU3
S 64000,44000,64000,62000,400,obs,UP,TALU3
S 64000,44000,64000,62000,400,xpu_core_inst.not_aux9,UP,ALU3
S 63000,130000,63000,133000,400,obs,UP,TALU3
S 63000,130000,63000,133000,400,xpu_core_inst.not_n_ift,UP,ALU3
S 63000,83000,63000,91000,400,obs,UP,TALU3
S 63000,83000,63000,91000,400,xpu_core_inst.not_n_datai 4,UP,ALU3
S 63000,47000,63000,51000,400,obs,UP,TALU3
S 63000,47000,63000,51000,400,xpu_core_inst.not_v_net_31,UP,ALU3
S 63000,41000,63000,44000,400,obs,UP,TALU3
S 63000,41000,63000,44000,400,xpu_core_inst.not_aux9,UP,ALU3
S 63000,1000,63000,22000,400,n_address 1,UP,CALU3
S 62000,85000,62000,117000,400,obs,UP,TALU3
S 62000,85000,62000,117000,400,xpu_core_inst.n_ift,UP,ALU3
S 62000,25000,62000,55000,400,obs,UP,TALU3
S 62000,25000,62000,55000,400,xpu_core_inst.not_aux23,UP,ALU3
S 62000,22000,62000,23000,400,obs,UP,TALU3
S 62000,22000,62000,23000,400,xpu_core_inst.noa22_x1_7_sig,UP,ALU3
S 62000,16000,62000,18000,400,obs,UP,TALU3
S 62000,16000,62000,18000,400,xpu_core_inst.not_n_pc 2,UP,ALU3
S 61000,111000,61000,112000,400,obs,UP,TALU3
S 61000,111000,61000,112000,400,xpu_core_inst.not_aux16,UP,ALU3
S 61000,37000,61000,44000,400,obs,UP,TALU3
S 61000,37000,61000,44000,400,xpu_core_inst.not_n_acc 1,UP,ALU3
S 61000,13000,61000,15000,400,obs,UP,TALU3
S 61000,13000,61000,15000,400,xpu_core_inst.not_v_net_9,UP,ALU3
S 60000,37000,60000,41000,400,obs,UP,TALU3
S 60000,37000,60000,41000,400,xpu_core_inst.not_aux9,UP,ALU3
S 60000,25000,60000,35000,400,obs,UP,TALU3
S 60000,25000,60000,35000,400,xpu_core_inst.n_im 1,UP,ALU3
S 60000,13000,60000,20000,400,obs,UP,TALU3
S 60000,13000,60000,20000,400,xpu_core_inst.not_aux4,UP,ALU3
S 59000,136000,59000,138000,400,obs,UP,TALU3
S 59000,136000,59000,138000,400,xpu_core_inst.not_v_net_6,UP,ALU3
S 59000,71000,59000,74000,400,obs,UP,TALU3
S 59000,71000,59000,74000,400,xpu_core_inst.not_n_pc 0,UP,ALU3
S 58000,163000,58000,171000,400,obs,UP,TALU3
S 58000,163000,58000,171000,400,xpu_core_inst.not_n_datai 7,UP,ALU3
S 58000,138000,58000,146000,400,obs,UP,TALU3
S 58000,138000,58000,146000,400,xpu_core_inst.not_p_reset,UP,ALU3
S 58000,105000,58000,118000,400,obs,UP,TALU3
S 58000,105000,58000,118000,400,xpu_core_inst.mbk_buf_n_exe,UP,ALU3
S 58000,66000,58000,74000,400,obs,UP,TALU3
S 58000,66000,58000,74000,400,xpu_core_inst.noa22_x1_4_sig,UP,ALU3
S 57000,134000,57000,139000,400,obs,UP,TALU3
S 57000,134000,57000,139000,400,xpu_core_inst.not_v_net_9,UP,ALU3
S 57000,108000,57000,112000,400,obs,UP,TALU3
S 57000,108000,57000,112000,400,xpu_core_inst.o2_x2_sig,UP,ALU3
S 57000,67000,57000,107000,400,obs,UP,TALU3
S 57000,67000,57000,107000,400,xpu_core_inst.not_n_datai 0,UP,ALU3
S 57000,38000,57000,43000,400,obs,UP,TALU3
S 57000,38000,57000,43000,400,xpu_core_inst.na3_x1_3_sig,UP,ALU3
S 56000,158000,56000,163000,400,obs,UP,TALU3
S 56000,158000,56000,163000,400,xpu_core_inst.nmx2_x1_7_sig,UP,ALU3
S 56000,133000,56000,142000,400,obs,UP,TALU3
S 56000,133000,56000,142000,400,xpu_core_inst.not_n_ift,UP,ALU3
S 56000,102000,56000,114000,400,obs,UP,TALU3
S 56000,102000,56000,114000,400,xpu_core_inst.not_aux30,UP,ALU3
S 56000,37000,56000,67000,400,obs,UP,TALU3
S 56000,37000,56000,67000,400,xpu_core_inst.not_v_net_31,UP,ALU3
S 55000,144000,55000,163000,400,obs,UP,TALU3
S 55000,144000,55000,163000,400,xpu_core_inst.n_ift,UP,ALU3
S 55000,107000,55000,112000,400,obs,UP,TALU3
S 55000,107000,55000,112000,400,xpu_core_inst.not_n_datai 0,UP,ALU3
S 55000,96000,55000,102000,400,obs,UP,TALU3
S 55000,96000,55000,102000,400,xpu_core_inst.not_aux30,UP,ALU3
S 55000,82000,55000,92000,400,m_clock,UP,CALU3
S 55000,42000,55000,43000,400,obs,UP,TALU3
S 55000,42000,55000,43000,400,xpu_core_inst.n_acc 1,UP,ALU3
S 54000,88000,54000,92000,400,obs,UP,TALU3
S 54000,88000,54000,92000,400,xpu_core_inst.not_aux28,UP,ALU3
S 54000,57000,54000,64000,400,obs,UP,TALU3
S 54000,57000,54000,64000,400,xpu_core_inst.not_n_ift,UP,ALU3
S 54000,42000,54000,44000,400,obs,UP,TALU3
S 54000,42000,54000,44000,400,xpu_core_inst.not_n_acc 1,UP,ALU3
S 53000,56000,53000,57000,400,obs,UP,TALU3
S 53000,56000,53000,57000,400,xpu_core_inst.no2_x1_28_sig,UP,ALU3
S 53000,14000,53000,16000,400,obs,UP,TALU3
S 53000,14000,53000,16000,400,xpu_core_inst.n_pc 2,UP,ALU3
S 52000,133000,52000,156000,400,p_reset,UP,CALU3
S 52000,73000,52000,75000,400,obs,UP,TALU3
S 52000,73000,52000,75000,400,xpu_core_inst.not_n_im 0,UP,ALU3
S 52000,21000,52000,24000,400,obs,UP,TALU3
S 52000,21000,52000,24000,400,xpu_core_inst.aux23,UP,ALU3
S 52000,3000,52000,4000,400,obs,UP,TALU3
S 52000,3000,52000,4000,400,v_adder_in2 1,UP,ALU3
S 51000,143000,51000,144000,400,obs,UP,TALU3
S 51000,143000,51000,144000,400,xpu_core_inst.n_ift,UP,ALU3
S 51000,28000,51000,33000,400,obs,UP,TALU3
S 51000,28000,51000,33000,400,xpu_core_inst.not_v_adder_sum 1,UP,ALU3
S 51000,11000,51000,13000,400,obs,UP,TALU3
S 51000,11000,51000,13000,400,xpu_core_inst.mbk_buf_not_v_net_45,UP,ALU3
S 50000,136000,50000,144000,400,obs,UP,TALU3
S 50000,136000,50000,144000,400,xpu_core_inst.not_v_net_6,UP,ALU3
S 50000,104000,50000,112000,400,obs,UP,TALU3
S 50000,104000,50000,112000,400,xpu_core_inst.not_aux19,UP,ALU3
S 50000,93000,50000,95000,400,obs,UP,TALU3
S 50000,93000,50000,95000,400,xpu_core_inst.n_op 1,UP,ALU3
S 50000,13000,50000,62000,400,obs,UP,TALU3
S 50000,13000,50000,62000,400,xpu_core_inst.mbk_buf_not_v_net_45,UP,ALU3
S 49000,147000,49000,178000,400,m_clock,UP,CALU3
S 49000,135000,49000,136000,400,obs,UP,TALU3
S 49000,135000,49000,136000,400,xpu_core_inst.not_n_exe,UP,ALU3
S 49000,97000,49000,102000,400,obs,UP,TALU3
S 49000,97000,49000,102000,400,xpu_core_inst.not_aux29,UP,ALU3
S 49000,24000,49000,51000,400,obs,UP,TALU3
S 49000,24000,49000,51000,400,xpu_core_inst.aux23,UP,ALU3
S 48000,177000,48000,184000,400,obs,UP,TALU3
S 48000,177000,48000,184000,400,xpu_core_inst.v_net_4,UP,ALU3
S 48000,128000,48000,147000,400,m_clock,UP,CALU3
S 48000,18000,48000,42000,400,obs,UP,TALU3
S 48000,18000,48000,42000,400,xpu_core_inst.not_n_acc 1,UP,ALU3
S 48000,12000,48000,13000,400,obs,UP,TALU3
S 48000,12000,48000,13000,400,xpu_core_inst.noa22_x1_8_sig,UP,ALU3
S 47000,128000,47000,137000,400,obs,UP,TALU3
S 47000,128000,47000,137000,400,xpu_core_inst.not_n_datai 6,UP,ALU3
S 47000,102000,47000,103000,400,obs,UP,TALU3
S 47000,102000,47000,103000,400,xpu_core_inst.not_aux29,UP,ALU3
S 47000,25000,47000,34000,400,obs,UP,TALU3
S 47000,25000,47000,34000,400,xpu_core_inst.n_im 1,UP,ALU3
S 46000,72000,46000,75000,400,obs,UP,TALU3
S 46000,72000,46000,75000,400,xpu_core_inst.n_im 0,UP,ALU3
S 46000,31000,46000,43000,400,obs,UP,TALU3
S 46000,31000,46000,43000,400,xpu_core_inst.not_aux1,UP,ALU3
S 45000,156000,45000,189000,400,p_reset,UP,CALU3
S 45000,128000,45000,129000,400,obs,UP,TALU3
S 45000,128000,45000,129000,400,xpu_core_inst.not_n_datai 5,UP,ALU3
S 45000,54000,45000,72000,400,obs,UP,TALU3
S 45000,54000,45000,72000,400,xpu_core_inst.n_im 0,UP,ALU3
S 45000,1000,45000,53000,400,n_address 0,UP,CALU3
S 44000,158000,44000,163000,400,obs,UP,TALU3
S 44000,158000,44000,163000,400,xpu_core_inst.inv_x2_8_sig,UP,ALU3
S 44000,117000,44000,126000,400,obs,UP,TALU3
S 44000,117000,44000,126000,400,xpu_core_inst.n_ift,UP,ALU3
S 44000,98000,44000,102000,400,obs,UP,TALU3
S 44000,98000,44000,102000,400,xpu_core_inst.o2_x2_5_sig,UP,ALU3
S 44000,59000,44000,65000,400,obs,UP,TALU3
S 44000,59000,44000,65000,400,xpu_core_inst.not_v_adder_sum 0,UP,ALU3
S 44000,23000,44000,24000,400,obs,UP,TALU3
S 44000,23000,44000,24000,400,xpu_core_inst.n_pc 1,UP,ALU3
S 43000,146000,43000,153000,400,obs,UP,TALU3
S 43000,146000,43000,153000,400,xpu_core_inst.n_op 7,UP,ALU3
S 43000,126000,43000,143000,400,obs,UP,TALU3
S 43000,126000,43000,143000,400,xpu_core_inst.n_ift,UP,ALU3
S 43000,108000,43000,123000,400,obs,UP,TALU3
S 43000,108000,43000,123000,400,xpu_core_inst.not_aux18,UP,ALU3
S 43000,7000,43000,12000,400,obs,UP,TALU3
S 43000,7000,43000,12000,400,v_adder_in1 1,UP,ALU3
S 42000,177000,42000,185000,400,obs,UP,TALU3
S 42000,177000,42000,185000,400,xpu_core_inst.n_count 3,UP,ALU3
S 42000,114000,42000,115000,400,obs,UP,TALU3
S 42000,114000,42000,115000,400,xpu_core_inst.not_aux17,UP,ALU3
S 42000,18000,42000,60000,400,obs,UP,TALU3
S 42000,18000,42000,60000,400,xpu_core_inst.aux1,UP,ALU3
S 42000,12000,42000,13000,400,obs,UP,TALU3
S 42000,12000,42000,13000,400,xpu_core_inst.noa22_x1_8_sig,UP,ALU3
S 41000,134000,41000,135000,400,obs,UP,TALU3
S 41000,134000,41000,135000,400,xpu_core_inst.not_v_net_0,UP,ALU3
S 41000,55000,41000,64000,400,obs,UP,TALU3
S 41000,55000,41000,64000,400,xpu_core_inst.not_n_ift,UP,ALU3
S 41000,13000,41000,16000,400,obs,UP,TALU3
S 41000,13000,41000,16000,400,xpu_core_inst.n_pc 2,UP,ALU3
S 40000,38000,40000,92000,400,obs,UP,TALU3
S 40000,38000,40000,92000,400,xpu_core_inst.not_n_datai 1,UP,ALU3
S 39000,37000,39000,40000,400,obs,UP,TALU3
S 39000,37000,39000,40000,400,xpu_core_inst.not_v_net_6,UP,ALU3
S 39000,18000,39000,28000,400,obs,UP,TALU3
S 39000,18000,39000,28000,400,xpu_core_inst.not_v_adder_sum 1,UP,ALU3
S 38000,168000,38000,183000,400,obs,UP,TALU3
S 38000,168000,38000,183000,400,xpu_core_inst.n_count 0,UP,ALU3
S 38000,56000,38000,65000,400,obs,UP,TALU3
S 38000,56000,38000,65000,400,xpu_core_inst.not_v_net_9,UP,ALU3
S 37000,107000,37000,111000,400,obs,UP,TALU3
S 37000,107000,37000,111000,400,xpu_core_inst.not_aux16,UP,ALU3
S 37000,28000,37000,55000,400,obs,UP,TALU3
S 37000,28000,37000,55000,400,xpu_core_inst.not_n_ift,UP,ALU3
S 36000,162000,36000,183000,400,obs,UP,TALU3
S 36000,162000,36000,183000,400,xpu_core_inst.not_p_reset,UP,ALU3
S 36000,118000,36000,122000,400,obs,UP,TALU3
S 36000,118000,36000,122000,400,xpu_core_inst.not_aux14,UP,ALU3
S 36000,61000,36000,62000,400,obs,UP,TALU3
S 36000,61000,36000,62000,400,xpu_core_inst.not_aux4,UP,ALU3
S 36000,53000,36000,57000,400,obs,UP,TALU3
S 36000,53000,36000,57000,400,xpu_core_inst.no2_x1_28_sig,UP,ALU3
S 36000,16000,36000,28000,400,obs,UP,TALU3
S 36000,16000,36000,28000,400,xpu_core_inst.not_n_ift,UP,ALU3
S 35000,168000,35000,186000,400,obs,UP,TALU3
S 35000,168000,35000,186000,400,xpu_core_inst.not_v_net_4,UP,ALU3
S 35000,133000,35000,136000,400,obs,UP,TALU3
S 35000,133000,35000,136000,400,xpu_core_inst.not_n_exe,UP,ALU3
S 35000,97000,35000,102000,400,obs,UP,TALU3
S 35000,97000,35000,102000,400,xpu_core_inst.no2_x1_2_sig,UP,ALU3
S 35000,58000,35000,63000,400,obs,UP,TALU3
S 35000,58000,35000,63000,400,xpu_core_inst.n_pc 0,UP,ALU3
S 35000,46000,35000,48000,400,obs,UP,TALU3
S 35000,46000,35000,48000,400,xpu_core_inst.not_aux5,UP,ALU3
S 34000,166000,34000,174000,400,obs,UP,TALU3
S 34000,166000,34000,174000,400,xpu_core_inst.n_count 4,UP,ALU3
S 34000,27000,34000,46000,400,obs,UP,TALU3
S 34000,27000,34000,46000,400,xpu_core_inst.not_v_net_9,UP,ALU3
S 34000,17000,34000,26000,400,obs,UP,TALU3
S 34000,17000,34000,26000,400,xpu_core_inst.not_n_pc 1,UP,ALU3
S 33000,51000,33000,81000,400,obs,UP,TALU3
S 33000,51000,33000,81000,400,xpu_core_inst.aux23,UP,ALU3
S 33000,15000,33000,27000,400,obs,UP,TALU3
S 33000,15000,33000,27000,400,xpu_core_inst.not_v_net_9,UP,ALU3
S 32000,42000,32000,83000,400,m_clock,UP,CALU3
S 32000,20000,32000,26000,400,obs,UP,TALU3
S 32000,20000,32000,26000,400,xpu_core_inst.not_aux4,UP,ALU3
S 32000,13000,32000,14000,400,obs,UP,TALU3
S 32000,13000,32000,14000,400,xpu_core_inst.n_pc 2,UP,ALU3
S 31000,158000,31000,162000,400,obs,UP,TALU3
S 31000,158000,31000,162000,400,xpu_core_inst.not_p_reset,UP,ALU3
S 31000,77000,31000,86000,400,n_datai 3,UP,CALU3
S 30000,166000,30000,168000,400,obs,UP,TALU3
S 30000,166000,30000,168000,400,xpu_core_inst.not_v_net_4,UP,ALU3
S 30000,148000,30000,154000,400,obs,UP,TALU3
S 30000,148000,30000,154000,400,xpu_core_inst.not_v_net_1,UP,ALU3
S 30000,96000,30000,134000,400,obs,UP,TALU3
S 30000,96000,30000,134000,400,xpu_core_inst.mbk_buf_n_exe,UP,ALU3
S 29000,84000,29000,104000,400,obs,UP,TALU3
S 29000,84000,29000,104000,400,xpu_core_inst.n_ift,UP,ALU3
S 29000,37000,29000,78000,400,obs,UP,TALU3
S 29000,37000,29000,78000,400,xpu_core_inst.not_v_net_6,UP,ALU3
S 28000,172000,28000,173000,400,obs,UP,TALU3
S 28000,172000,28000,173000,400,xpu_core_inst.oa22_x2_5_sig,UP,ALU3
S 28000,70000,28000,102000,400,obs,UP,TALU3
S 28000,70000,28000,102000,400,xpu_core_inst.not_n_datai 2,UP,ALU3
S 28000,58000,28000,64000,400,obs,UP,TALU3
S 28000,58000,28000,64000,400,xpu_core_inst.not_n_pc 0,UP,ALU3
S 27000,167000,27000,173000,400,obs,UP,TALU3
S 27000,167000,27000,173000,400,xpu_core_inst.nxr2_x1_3_sig,UP,ALU3
S 27000,111000,27000,113000,400,obs,UP,TALU3
S 27000,111000,27000,113000,400,xpu_core_inst.not_aux16,UP,ALU3
S 27000,64000,27000,71000,400,obs,UP,TALU3
S 27000,64000,27000,71000,400,xpu_core_inst.not_n_pc 0,UP,ALU3
S 27000,41000,27000,42000,400,m_clock,UP,CALU3
S 27000,37000,27000,39000,400,obs,UP,TALU3
S 27000,37000,27000,39000,400,xpu_core_inst.aux6,UP,ALU3
S 26000,176000,26000,184000,400,obs,UP,TALU3
S 26000,176000,26000,184000,400,xpu_core_inst.v_net_4,UP,ALU3
S 26000,128000,26000,131000,400,obs,UP,TALU3
S 26000,128000,26000,131000,400,xpu_core_inst.not_n_datai 5,UP,ALU3
S 26000,47000,26000,73000,400,obs,UP,TALU3
S 26000,47000,26000,73000,400,xpu_core_inst.not_n_im 0,UP,ALU3
S 25000,47000,25000,55000,400,obs,UP,TALU3
S 25000,47000,25000,55000,400,xpu_core_inst.not_n_ift,UP,ALU3
S 24000,1000,24000,83000,400,n_mread,UP,CALU3
S 23000,167000,23000,168000,400,obs,UP,TALU3
S 23000,167000,23000,168000,400,xpu_core_inst.nao22_x1_sig,UP,ALU3
S 23000,104000,23000,143000,400,obs,UP,TALU3
S 23000,104000,23000,143000,400,xpu_core_inst.n_ift,UP,ALU3
S 23000,58000,23000,60000,400,obs,UP,TALU3
S 23000,58000,23000,60000,400,xpu_core_inst.aux1,UP,ALU3
S 23000,46000,23000,57000,400,obs,UP,TALU3
S 23000,46000,23000,57000,400,xpu_core_inst.not_v_net_9,UP,ALU3
S 22000,139000,22000,143000,400,obs,UP,TALU3
S 22000,139000,22000,143000,400,xpu_core_inst.not_v_net_9,UP,ALU3
S 22000,53000,22000,56000,400,obs,UP,TALU3
S 22000,53000,22000,56000,400,xpu_core_inst.no2_x1_28_sig,UP,ALU3
S 21000,141000,21000,152000,400,obs,UP,TALU3
S 21000,141000,21000,152000,400,xpu_core_inst.n_ift,UP,ALU3
S 21000,26000,21000,64000,400,obs,UP,TALU3
S 21000,26000,21000,64000,400,xpu_core_inst.not_aux4,UP,ALU3
S 20000,58000,20000,111000,400,obs,UP,TALU3
S 20000,58000,20000,111000,400,xpu_core_inst.aux1,UP,ALU3
S 20000,8000,20000,13000,400,obs,UP,TALU3
S 20000,8000,20000,13000,400,v_adder_sum 1,UP,ALU3
S 19000,137000,19000,142000,400,obs,UP,TALU3
S 19000,137000,19000,142000,400,xpu_core_inst.not_n_datai 6,UP,ALU3
S 18000,67000,18000,85000,400,obs,UP,TALU3
S 18000,67000,18000,85000,400,xpu_core_inst.not_v_net_31,UP,ALU3
S 17000,81000,17000,82000,400,obs,UP,TALU3
S 17000,81000,17000,82000,400,xpu_core_inst.aux23,UP,ALU3
S 17000,58000,17000,59000,400,obs,UP,TALU3
S 17000,58000,17000,59000,400,xpu_core_inst.not_v_adder_sum 0,UP,ALU3
S 17000,38000,17000,43000,400,obs,UP,TALU3
S 17000,38000,17000,43000,400,xpu_core_inst.not_n_datai 1,UP,ALU3
S 16000,147000,16000,155000,400,obs,UP,TALU3
S 16000,147000,16000,155000,400,xpu_core_inst.n_imm,UP,ALU3
S 16000,107000,16000,113000,400,obs,UP,TALU3
S 16000,107000,16000,113000,400,xpu_core_inst.n_op 2,UP,ALU3
S 16000,87000,16000,94000,400,obs,UP,TALU3
S 16000,87000,16000,94000,400,xpu_core_inst.not_aux5,UP,ALU3
S 15000,57000,15000,143000,400,obs,UP,TALU3
S 15000,57000,15000,143000,400,xpu_core_inst.not_v_net_9,UP,ALU3
S 13000,39000,13000,42000,400,obs,UP,TALU3
S 13000,39000,13000,42000,400,xpu_core_inst.aux6,UP,ALU3
S 12000,87000,12000,92000,400,obs,UP,TALU3
S 12000,87000,12000,92000,400,xpu_core_inst.not_v_net_25,UP,ALU3
S 11000,42000,11000,92000,400,obs,UP,TALU3
S 11000,42000,11000,92000,400,xpu_core_inst.aux6,UP,ALU3
S 10000,78000,10000,97000,400,obs,UP,TALU3
S 10000,78000,10000,97000,400,xpu_core_inst.not_v_net_6,UP,ALU3
S 10000,36000,10000,42000,400,obs,UP,TALU3
S 10000,36000,10000,42000,400,xpu_core_inst.nao22_x1_3_sig,UP,ALU3
S 9000,111000,9000,112000,400,obs,UP,TALU3
S 9000,111000,9000,112000,400,xpu_core_inst.aux1,UP,ALU3
S 9000,1000,9000,82000,400,n_mwrite,UP,CALU3
S 8000,91000,8000,92000,400,obs,UP,TALU3
S 8000,91000,8000,92000,400,xpu_core_inst.not_n_datai 4,UP,ALU3
S 8000,46000,8000,78000,400,obs,UP,TALU3
S 8000,46000,8000,78000,400,xpu_core_inst.not_aux5,UP,ALU3
S 8000,36000,8000,43000,400,obs,UP,TALU3
S 8000,36000,8000,43000,400,xpu_core_inst.not_n_datai 1,UP,ALU3
S 7000,97000,7000,144000,400,obs,UP,TALU3
S 7000,97000,7000,144000,400,xpu_core_inst.not_v_net_6,UP,ALU3
S 7000,83000,7000,93000,400,obs,UP,TALU3
S 7000,83000,7000,93000,400,xpu_core_inst.v_net_19,UP,ALU3
S 7000,70000,7000,72000,400,obs,UP,TALU3
S 7000,70000,7000,72000,400,xpu_core_inst.not_n_datai 2,UP,ALU3
S 7000,45000,7000,52000,400,obs,UP,TALU3
S 7000,45000,7000,52000,400,v_adder_in2 0,UP,ALU3
S 6000,78000,6000,94000,400,obs,UP,TALU3
S 6000,78000,6000,94000,400,xpu_core_inst.not_aux5,UP,ALU3
S 6000,37000,6000,41000,400,m_clock,UP,CALU3
S 5000,162000,5000,182000,400,m_clock,UP,CALU3
S 5000,128000,5000,152000,400,m_clock,UP,CALU3
S 5000,18000,5000,68000,400,m_clock,UP,CALU3
S 4000,171000,4000,172000,400,obs,UP,TALU3
S 4000,171000,4000,172000,400,xpu_core_inst.not_n_datai 7,UP,ALU3
S 4000,131000,4000,132000,400,obs,UP,TALU3
S 4000,131000,4000,132000,400,xpu_core_inst.not_n_datai 5,UP,ALU3
S 4000,2000,4000,43000,400,obs,UP,TALU3
S 4000,2000,4000,43000,400,adder.rtlcarry_0 1,UP,ALU3
S 3000,18000,3000,76000,400,obs,UP,TALU3
S 3000,18000,3000,76000,400,xpu_core_inst.not_n_datai 0,UP,ALU3
S 2000,152000,2000,162000,400,m_clock,UP,CALU3
S 2000,68000,2000,128000,400,m_clock,UP,CALU3
S 2000,47000,2000,55000,400,obs,UP,TALU3
S 2000,47000,2000,55000,400,v_adder_in1 0,UP,ALU3
S 1000,177000,1000,178000,400,n_datai 7,UP,CALU3
S 1000,147000,1000,154000,400,n_datai 6,UP,CALU3
S 1000,130000,1000,133000,400,n_datai 5,UP,CALU3
S 1000,97000,1000,106000,400,n_datai 4,UP,CALU3
S 1000,83000,1000,86000,400,n_datai 3,UP,CALU3
S 1000,59000,1000,73000,400,n_datai 2,UP,CALU3
S 1000,35000,1000,35000,400,obs,LEFT,TALU1
S 1000,35000,1000,35000,400,n_datai 1,LEFT,TALU1
S 1000,11000,1000,13000,400,n_datai 0,UP,CALU3
S 0,178000,0,178000,400,obs,LEFT,TALU1
S 0,178000,0,178000,400,n_datai 7,LEFT,TALU1
S 0,154000,0,154000,400,obs,LEFT,TALU1
S 0,154000,0,154000,400,n_datai 6,LEFT,TALU1
S 0,130000,0,130000,400,obs,LEFT,TALU1
S 0,130000,0,130000,400,n_datai 5,LEFT,TALU1
S 0,106000,0,106000,400,obs,LEFT,TALU1
S 0,106000,0,106000,400,n_datai 4,LEFT,TALU1
S 0,83000,0,83000,400,obs,LEFT,TALU1
S 0,83000,0,83000,400,n_datai 3,LEFT,TALU1
S 0,59000,0,59000,400,obs,LEFT,TALU1
S 0,59000,0,59000,400,n_datai 2,LEFT,TALU1
S 0,35000,0,35000,400,obs,LEFT,TALU1
S 0,35000,0,35000,400,n_datai 1,LEFT,TALU1
S 0,11000,0,11000,400,obs,LEFT,TALU1
S 0,11000,0,11000,400,n_datai 0,LEFT,TALU1
S 181000,178000,182000,178000,400,n_datao 7,RIGHT,CALU3
S 0,178000,1000,178000,400,n_datai 7,RIGHT,CALU3
S 114000,172000,115000,172000,400,obs,RIGHT,TALU3
S 114000,172000,115000,172000,400,xpu_core_inst.mbk_buf_not_v_net_45,RIGHT,ALU3
S 138000,169000,139000,169000,400,obs,RIGHT,TALU3
S 138000,169000,139000,169000,400,xpu_core_inst.not_n_acc 5,RIGHT,ALU3
S 138000,168000,139000,168000,400,obs,RIGHT,TALU3
S 138000,168000,139000,168000,400,xpu_core_inst.not_n_acc 5,RIGHT,ALU3
S 150000,157000,151000,157000,400,obs,RIGHT,TALU3
S 150000,157000,151000,157000,400,xpu_core_inst.not_aux9,RIGHT,ALU3
S 181000,154000,182000,154000,400,n_datao 6,RIGHT,CALU3
S 147000,154000,149000,154000,400,obs,RIGHT,TALU3
S 147000,154000,149000,154000,400,xpu_core_inst.aux1,RIGHT,ALU3
S 0,154000,1000,154000,400,n_datai 6,RIGHT,CALU3
S 143000,153000,144000,153000,400,obs,RIGHT,TALU3
S 143000,153000,144000,153000,400,xpu_core_inst.not_v_adder_sum 6,RIGHT,ALU3
S 93000,153000,94000,153000,400,obs,RIGHT,TALU3
S 93000,153000,94000,153000,400,xpu_core_inst.not_v_net_31,RIGHT,ALU3
S 148000,148000,149000,148000,400,obs,RIGHT,TALU3
S 148000,148000,149000,148000,400,xpu_core_inst.not_n_acc 6,RIGHT,ALU3
S 48000,147000,49000,147000,400,m_clock,RIGHT,CALU3
S 165000,131000,166000,131000,400,obs,RIGHT,TALU3
S 165000,131000,166000,131000,400,xpu_core_inst.not_p_reset,RIGHT,ALU3
S 181000,130000,182000,130000,400,n_datao 5,RIGHT,CALU3
S 0,130000,1000,130000,400,n_datai 5,RIGHT,CALU3
S 85000,128000,86000,128000,400,obs,RIGHT,TALU3
S 85000,128000,86000,128000,400,xpu_core_inst.aux1,RIGHT,ALU3
S 97000,126000,99000,126000,400,obs,RIGHT,TALU3
S 97000,126000,99000,126000,400,xpu_core_inst.nao22_x1_9_sig,RIGHT,ALU3
S 43000,126000,44000,126000,400,obs,RIGHT,TALU3
S 43000,126000,44000,126000,400,xpu_core_inst.n_ift,RIGHT,ALU3
S 101000,124000,102000,124000,400,obs,RIGHT,TALU3
S 101000,124000,102000,124000,400,xpu_core_inst.not_v_net_37,RIGHT,ALU3
S 181000,106000,182000,106000,400,n_datao 4,RIGHT,CALU3
S 0,106000,1000,106000,400,n_datai 4,RIGHT,CALU3
S 55000,102000,56000,102000,400,obs,RIGHT,TALU3
S 55000,102000,56000,102000,400,xpu_core_inst.not_aux30,RIGHT,ALU3
S 145000,93000,146000,93000,400,obs,RIGHT,TALU3
S 145000,93000,146000,93000,400,xpu_core_inst.aux23,RIGHT,ALU3
S 151000,92000,152000,92000,400,obs,RIGHT,TALU3
S 151000,92000,152000,92000,400,xpu_core_inst.n_acc 1,RIGHT,ALU3
S 133000,88000,134000,88000,400,obs,RIGHT,TALU3
S 133000,88000,134000,88000,400,xpu_core_inst.not_aux9,RIGHT,ALU3
S 164000,87000,165000,87000,400,m_clock,RIGHT,CALU3
S 181000,83000,182000,83000,400,n_datao 3,RIGHT,CALU3
S 0,83000,1000,83000,400,n_datai 3,RIGHT,CALU3
S 105000,82000,106000,82000,400,m_clock,RIGHT,CALU3
S 94000,82000,95000,82000,400,obs,RIGHT,TALU3
S 94000,82000,95000,82000,400,xpu_core_inst.not_v_net_31,RIGHT,ALU3
S 85000,77000,86000,77000,400,obs,RIGHT,TALU3
S 85000,77000,86000,77000,400,xpu_core_inst.aux1,RIGHT,ALU3
S 45000,72000,46000,72000,400,obs,RIGHT,TALU3
S 45000,72000,46000,72000,400,xpu_core_inst.n_im 0,RIGHT,ALU3
S 171000,67000,172000,67000,400,obs,RIGHT,TALU3
S 171000,67000,172000,67000,400,adder.rtlcarry_0 4,RIGHT,ALU3
S 156000,64000,158000,64000,400,obs,RIGHT,TALU3
S 156000,64000,158000,64000,400,xpu_core_inst.not_aux23,RIGHT,ALU3
S 27000,64000,28000,64000,400,obs,RIGHT,TALU3
S 27000,64000,28000,64000,400,xpu_core_inst.not_n_pc 0,RIGHT,ALU3
S 181000,59000,182000,59000,400,n_datao 2,RIGHT,CALU3
S 0,59000,1000,59000,400,n_datai 2,RIGHT,CALU3
S 69000,58000,70000,58000,400,obs,RIGHT,TALU3
S 69000,58000,70000,58000,400,xpu_core_inst.not_p_reset,RIGHT,ALU3
S 125000,53000,126000,53000,400,obs,RIGHT,TALU3
S 125000,53000,126000,53000,400,xpu_core_inst.not_v_net_6,RIGHT,ALU3
S 131000,47000,132000,47000,400,obs,RIGHT,TALU3
S 131000,47000,132000,47000,400,xpu_core_inst.mbk_buf_not_v_net_45,RIGHT,ALU3
S 129000,47000,130000,47000,400,obs,RIGHT,TALU3
S 129000,47000,130000,47000,400,xpu_core_inst.a2_x2_5_sig,RIGHT,ALU3
S 134000,45000,135000,45000,400,m_clock,RIGHT,CALU3
S 135000,44000,136000,44000,400,n_address 5,RIGHT,CALU3
S 63000,44000,64000,44000,400,obs,RIGHT,TALU3
S 63000,44000,64000,44000,400,xpu_core_inst.not_aux9,RIGHT,ALU3
S 5000,41000,6000,41000,400,m_clock,RIGHT,CALU3
S 5000,40000,6000,40000,400,m_clock,RIGHT,CALU3
S 5000,39000,6000,39000,400,m_clock,RIGHT,CALU3
S 5000,38000,6000,38000,400,m_clock,RIGHT,CALU3
S 5000,37000,6000,37000,400,m_clock,RIGHT,CALU3
S 181000,35000,182000,35000,400,n_datao 1,RIGHT,CALU3
S 0,35000,1000,35000,400,n_datai 1,RIGHT,CALU3
S 113000,34000,114000,34000,400,obs,RIGHT,TALU3
S 113000,34000,114000,34000,400,xpu_core_inst.not_n_im 2,RIGHT,ALU3
S 111000,30000,112000,30000,400,obs,RIGHT,TALU3
S 111000,30000,112000,30000,400,xpu_core_inst.aux11,RIGHT,ALU3
S 137000,29000,138000,29000,400,n_address 5,RIGHT,CALU3
S 111000,29000,112000,29000,400,obs,RIGHT,TALU3
S 111000,29000,112000,29000,400,xpu_core_inst.aux11,RIGHT,ALU3
S 111000,28000,112000,28000,400,obs,RIGHT,TALU3
S 111000,28000,112000,28000,400,xpu_core_inst.aux11,RIGHT,ALU3
S 36000,28000,37000,28000,400,obs,RIGHT,TALU3
S 36000,28000,37000,28000,400,xpu_core_inst.not_n_ift,RIGHT,ALU3
S 111000,27000,112000,27000,400,obs,RIGHT,TALU3
S 111000,27000,112000,27000,400,xpu_core_inst.aux11,RIGHT,ALU3
S 33000,27000,34000,27000,400,obs,RIGHT,TALU3
S 33000,27000,34000,27000,400,xpu_core_inst.not_v_net_9,RIGHT,ALU3
S 137000,26000,138000,26000,400,n_address 5,RIGHT,CALU3
S 135000,15000,136000,15000,400,obs,RIGHT,TALU3
S 135000,15000,136000,15000,400,xpu_core_inst.not_n_ift,RIGHT,ALU3
S 78000,15000,79000,15000,400,obs,RIGHT,TALU3
S 78000,15000,79000,15000,400,xpu_core_inst.n_im 2,RIGHT,ALU3
S 69000,13000,70000,13000,400,obs,RIGHT,TALU3
S 69000,13000,70000,13000,400,xpu_core_inst.no3_x1_4_sig,RIGHT,ALU3
S 50000,13000,51000,13000,400,obs,RIGHT,TALU3
S 50000,13000,51000,13000,400,xpu_core_inst.mbk_buf_not_v_net_45,RIGHT,ALU3
S 181000,11000,182000,11000,400,n_datao 0,RIGHT,CALU3
S 0,11000,1000,11000,400,n_datai 0,RIGHT,CALU3
S 180000,161000,180000,162000,400,obs,UP,TALU2
S 180000,161000,180000,162000,400,xpu_core_inst.n_acc 5,UP,ALU2
S 180000,97000,180000,98000,400,obs,UP,TALU2
S 180000,97000,180000,98000,400,xpu_core_inst.n_acc 4,UP,ALU2
S 178000,153000,178000,154000,400,obs,UP,TALU2
S 178000,153000,178000,154000,400,xpu_core_inst.n_acc 6,UP,ALU2
S 172000,0,172000,1000,400,n_address 7,UP,CALU2
S 171000,102000,171000,103000,400,obs,UP,TALU2
S 171000,102000,171000,103000,400,xpu_core_inst.n_pc 7,UP,ALU2
S 168000,32000,168000,33000,400,obs,UP,TALU2
S 168000,32000,168000,33000,400,v_adder_in1 3,UP,ALU2
S 162000,131000,162000,132000,400,m_clock,UP,CALU2
S 162000,48000,162000,49000,400,obs,UP,TALU2
S 162000,48000,162000,49000,400,xpu_core_inst.n_acc 2,UP,ALU2
S 160000,145000,160000,146000,400,obs,UP,TALU2
S 160000,145000,160000,146000,400,xpu_core_inst.not_v_net_9,UP,ALU2
S 159000,64000,159000,65000,400,obs,UP,TALU2
S 159000,64000,159000,65000,400,xpu_core_inst.na2_x1_16_sig,UP,ALU2
S 157000,122000,157000,123000,400,obs,UP,TALU2
S 157000,122000,157000,123000,400,xpu_core_inst.n_im 7,UP,ALU2
S 156000,172000,156000,173000,400,obs,UP,TALU2
S 156000,172000,156000,173000,400,v_adder_in1 5,UP,ALU2
S 156000,101000,156000,102000,400,m_clock,UP,CALU2
S 154000,57000,154000,58000,400,obs,UP,TALU2
S 154000,57000,154000,58000,400,xpu_core_inst.not_v_net_41,UP,ALU2
S 154000,42000,154000,43000,400,obs,UP,TALU2
S 154000,42000,154000,43000,400,xpu_core_inst.not_p_reset,UP,ALU2
S 154000,0,154000,1000,400,n_address 6,UP,CALU2
S 153000,12000,153000,13000,400,obs,UP,TALU2
S 153000,12000,153000,13000,400,xpu_core_inst.not_v_net_9,UP,ALU2
S 152000,56000,152000,57000,400,obs,UP,TALU2
S 152000,56000,152000,57000,400,xpu_core_inst.not_n_im 3,UP,ALU2
S 150000,34000,150000,35000,400,obs,UP,TALU2
S 150000,34000,150000,35000,400,xpu_core_inst.not_n_im 3,UP,ALU2
S 148000,151000,148000,152000,400,obs,UP,TALU2
S 148000,151000,148000,152000,400,xpu_core_inst.not_v_adder_sum 6,UP,ALU2
S 148000,55000,148000,56000,400,obs,UP,TALU2
S 148000,55000,148000,56000,400,xpu_core_inst.n_im 3,UP,ALU2
S 148000,18000,148000,19000,400,obs,UP,TALU2
S 148000,18000,148000,19000,400,xpu_core_inst.noa22_x1_13_sig,UP,ALU2
S 146000,16000,146000,17000,400,obs,UP,TALU2
S 146000,16000,146000,17000,400,xpu_core_inst.not_n_pc 2,UP,ALU2
S 145000,143000,145000,144000,400,obs,UP,TALU2
S 145000,143000,145000,144000,400,xpu_core_inst.not_aux9,UP,ALU2
S 145000,43000,145000,44000,400,obs,UP,TALU2
S 145000,43000,145000,44000,400,xpu_core_inst.not_p_reset,UP,ALU2
S 145000,22000,145000,23000,400,obs,UP,TALU2
S 145000,22000,145000,23000,400,xpu_core_inst.not_n_pc 3,UP,ALU2
S 144000,182000,144000,183000,400,obs,UP,TALU2
S 144000,182000,144000,183000,400,v_adder_in1 6,UP,ALU2
S 144000,126000,144000,127000,400,obs,UP,TALU2
S 144000,126000,144000,127000,400,xpu_core_inst.ao2o22_x2_8_sig,UP,ALU2
S 143000,171000,143000,172000,400,obs,UP,TALU2
S 143000,171000,143000,172000,400,xpu_core_inst.not_p_reset,UP,ALU2
S 142000,2000,142000,3000,400,obs,UP,TALU2
S 142000,2000,142000,3000,400,v_adder_in2 2,UP,ALU2
S 141000,81000,141000,82000,400,obs,UP,TALU2
S 141000,81000,141000,82000,400,xpu_core_inst.n_im 4,UP,ALU2
S 139000,168000,139000,169000,400,obs,UP,TALU2
S 139000,168000,139000,169000,400,xpu_core_inst.not_n_acc 5,UP,ALU2
S 138000,53000,138000,54000,400,obs,UP,TALU2
S 138000,53000,138000,54000,400,xpu_core_inst.no3_x1_13_sig,UP,ALU2
S 138000,30000,138000,31000,400,obs,UP,TALU2
S 138000,30000,138000,31000,400,xpu_core_inst.aux11,UP,ALU2
S 137000,66000,137000,67000,400,obs,UP,TALU2
S 137000,66000,137000,67000,400,xpu_core_inst.aux23,UP,ALU2
S 137000,43000,137000,44000,400,obs,UP,TALU2
S 137000,43000,137000,44000,400,xpu_core_inst.not_p_reset,UP,ALU2
S 137000,27000,137000,28000,400,obs,UP,TALU2
S 137000,27000,137000,28000,400,xpu_core_inst.aux1,UP,ALU2
S 136000,189000,136000,190000,400,m_clock,UP,CALU2
S 136000,0,136000,1000,400,n_address 5,UP,CALU2
S 134000,31000,134000,33000,400,n_address 5,UP,CALU2
S 133000,83000,133000,84000,400,obs,UP,TALU2
S 133000,83000,133000,84000,400,xpu_core_inst.not_n_im 4,UP,ALU2
S 133000,52000,133000,53000,400,obs,UP,TALU2
S 133000,52000,133000,53000,400,xpu_core_inst.ao2o22_x2_4_sig,UP,ALU2
S 132000,160000,132000,161000,400,obs,UP,TALU2
S 132000,160000,132000,161000,400,xpu_core_inst.aux1,UP,ALU2
S 132000,53000,132000,54000,400,obs,UP,TALU2
S 132000,53000,132000,54000,400,xpu_core_inst.no3_x1_13_sig,UP,ALU2
S 129000,81000,129000,82000,400,obs,UP,TALU2
S 129000,81000,129000,82000,400,xpu_core_inst.n_im 4,UP,ALU2
S 128000,142000,128000,143000,400,obs,UP,TALU2
S 128000,142000,128000,143000,400,xpu_core_inst.not_aux9,UP,ALU2
S 128000,78000,128000,79000,400,obs,UP,TALU2
S 128000,78000,128000,79000,400,xpu_core_inst.not_v_adder_sum 4,UP,ALU2
S 127000,102000,127000,103000,400,obs,UP,TALU2
S 127000,102000,127000,103000,400,xpu_core_inst.noa22_x1_19_sig,UP,ALU2
S 127000,48000,127000,49000,400,obs,UP,TALU2
S 127000,48000,127000,49000,400,xpu_core_inst.not_aux9,UP,ALU2
S 126000,157000,126000,158000,400,obs,UP,TALU2
S 126000,157000,126000,158000,400,xpu_core_inst.not_v_adder_sum 6,UP,ALU2
S 126000,91000,126000,92000,400,obs,UP,TALU2
S 126000,91000,126000,92000,400,xpu_core_inst.mbk_buf_n_exe,UP,ALU2
S 125000,153000,125000,154000,400,obs,UP,TALU2
S 125000,153000,125000,154000,400,xpu_core_inst.mbk_buf_not_v_net_45,UP,ALU2
S 124000,153000,124000,154000,400,obs,UP,TALU2
S 124000,153000,124000,154000,400,xpu_core_inst.mbk_buf_not_v_net_45,UP,ALU2
S 124000,131000,124000,132000,400,m_clock,UP,CALU2
S 123000,153000,123000,154000,400,obs,UP,TALU2
S 123000,153000,123000,154000,400,xpu_core_inst.mbk_buf_not_v_net_45,UP,ALU2
S 121000,51000,121000,52000,400,obs,UP,TALU2
S 121000,51000,121000,52000,400,xpu_core_inst.n_acc 0,UP,ALU2
S 120000,28000,120000,29000,400,obs,UP,TALU2
S 120000,28000,120000,29000,400,xpu_core_inst.not_aux21,UP,ALU2
S 119000,148000,119000,149000,400,obs,UP,TALU2
S 119000,148000,119000,149000,400,xpu_core_inst.n_acc 6,UP,ALU2
S 119000,121000,119000,122000,400,obs,UP,TALU2
S 119000,121000,119000,122000,400,xpu_core_inst.n_im 7,UP,ALU2
S 118000,0,118000,1000,400,n_address 4,UP,CALU2
S 117000,113000,117000,114000,400,obs,UP,TALU2
S 117000,113000,117000,114000,400,xpu_core_inst.noa22_x1_25_sig,UP,ALU2
S 117000,15000,117000,16000,400,obs,UP,TALU2
S 117000,15000,117000,16000,400,xpu_core_inst.not_n_ift,UP,ALU2
S 117000,7000,117000,8000,400,obs,UP,TALU2
S 117000,7000,117000,8000,400,xpu_core_inst.not_aux23,UP,ALU2
S 115000,171000,115000,172000,400,obs,UP,TALU2
S 115000,171000,115000,172000,400,xpu_core_inst.mbk_buf_not_v_net_45,UP,ALU2
S 114000,172000,114000,173000,400,obs,UP,TALU2
S 114000,172000,114000,173000,400,xpu_core_inst.mbk_buf_not_v_net_45,UP,ALU2
S 114000,34000,114000,35000,400,obs,UP,TALU2
S 114000,34000,114000,35000,400,xpu_core_inst.not_n_im 2,UP,ALU2
S 113000,33000,113000,34000,400,obs,UP,TALU2
S 113000,33000,113000,34000,400,xpu_core_inst.not_n_im 2,UP,ALU2
S 108000,45000,108000,46000,400,m_clock,UP,CALU2
S 102000,106000,102000,107000,400,obs,UP,TALU2
S 102000,106000,102000,107000,400,xpu_core_inst.aux11,UP,ALU2
S 100000,12000,100000,13000,400,obs,UP,TALU2
S 100000,12000,100000,13000,400,xpu_core_inst.not_aux4,UP,ALU2
S 100000,4000,100000,5000,400,obs,UP,TALU2
S 100000,4000,100000,5000,400,adder.rtlcarry_0 2,UP,ALU2
S 100000,0,100000,1000,400,n_address 3,UP,CALU2
S 98000,127000,98000,128000,400,obs,UP,TALU2
S 98000,127000,98000,128000,400,xpu_core_inst.not_v_net_45,UP,ALU2
S 98000,41000,98000,42000,400,obs,UP,TALU2
S 98000,41000,98000,42000,400,xpu_core_inst.n_im 2,UP,ALU2
S 97000,188000,97000,189000,400,m_clock,UP,CALU2
S 96000,14000,96000,15000,400,obs,UP,TALU2
S 96000,14000,96000,15000,400,xpu_core_inst.not_v_net_9,UP,ALU2
S 94000,187000,94000,188000,400,m_clock,UP,CALU2
S 94000,8000,94000,9000,400,obs,UP,TALU2
S 94000,8000,94000,9000,400,xpu_core_inst.not_aux1,UP,ALU2
S 92000,133000,92000,134000,400,obs,UP,TALU2
S 92000,133000,92000,134000,400,xpu_core_inst.not_v_net_6,UP,ALU2
S 92000,121000,92000,122000,400,obs,UP,TALU2
S 92000,121000,92000,122000,400,xpu_core_inst.not_aux5,UP,ALU2
S 91000,5000,91000,6000,400,obs,UP,TALU2
S 91000,5000,91000,6000,400,xpu_core_inst.mbk_buf_not_v_net_45,UP,ALU2
S 89000,16000,89000,17000,400,obs,UP,TALU2
S 89000,16000,89000,17000,400,xpu_core_inst.not_n_ift,UP,ALU2
S 86000,134000,86000,135000,400,obs,UP,TALU2
S 86000,134000,86000,135000,400,xpu_core_inst.not_aux5,UP,ALU2
S 86000,77000,86000,78000,400,obs,UP,TALU2
S 86000,77000,86000,78000,400,xpu_core_inst.aux1,UP,ALU2
S 83000,22000,83000,23000,400,obs,UP,TALU2
S 83000,22000,83000,23000,400,xpu_core_inst.noa22_x1_7_sig,UP,ALU2
S 82000,156000,82000,157000,400,obs,UP,TALU2
S 82000,156000,82000,157000,400,xpu_core_inst.not_n_count 1,UP,ALU2
S 81000,142000,81000,143000,400,obs,UP,TALU2
S 81000,142000,81000,143000,400,xpu_core_inst.not_v_proc_ift_set,UP,ALU2
S 81000,102000,81000,103000,400,obs,UP,TALU2
S 81000,102000,81000,103000,400,xpu_core_inst.not_v_net_55,UP,ALU2
S 81000,0,81000,2000,400,n_address 2,UP,CALU2
S 80000,97000,80000,98000,400,obs,UP,TALU2
S 80000,97000,80000,98000,400,xpu_core_inst.not_aux20,UP,ALU2
S 80000,61000,80000,62000,400,obs,UP,TALU2
S 80000,61000,80000,62000,400,xpu_core_inst.n_im 0,UP,ALU2
S 80000,15000,80000,16000,400,obs,UP,TALU2
S 80000,15000,80000,16000,400,xpu_core_inst.not_v_net_9,UP,ALU2
S 80000,12000,80000,13000,400,obs,UP,TALU2
S 80000,12000,80000,13000,400,xpu_core_inst.not_aux4,UP,ALU2
S 79000,176000,79000,177000,400,obs,UP,TALU2
S 79000,176000,79000,177000,400,xpu_core_inst.v_net_4,UP,ALU2
S 79000,158000,79000,159000,400,obs,UP,TALU2
S 79000,158000,79000,159000,400,xpu_core_inst.not_aux1,UP,ALU2
S 77000,35000,77000,36000,400,obs,UP,TALU2
S 77000,35000,77000,36000,400,xpu_core_inst.n_im 1,UP,ALU2
S 77000,17000,77000,18000,400,obs,UP,TALU2
S 77000,17000,77000,18000,400,xpu_core_inst.not_n_ift,UP,ALU2
S 76000,118000,76000,119000,400,m_clock,UP,CALU2
S 76000,17000,76000,18000,400,obs,UP,TALU2
S 76000,17000,76000,18000,400,xpu_core_inst.not_n_ift,UP,ALU2
S 75000,17000,75000,18000,400,obs,UP,TALU2
S 75000,17000,75000,18000,400,xpu_core_inst.not_n_ift,UP,ALU2
S 74000,17000,74000,18000,400,obs,UP,TALU2
S 74000,17000,74000,18000,400,xpu_core_inst.not_n_ift,UP,ALU2
S 73000,17000,73000,18000,400,obs,UP,TALU2
S 73000,17000,73000,18000,400,xpu_core_inst.not_n_ift,UP,ALU2
S 72000,143000,72000,144000,400,obs,UP,TALU2
S 72000,143000,72000,144000,400,xpu_core_inst.not_v_net_2,UP,ALU2
S 72000,17000,72000,18000,400,obs,UP,TALU2
S 72000,17000,72000,18000,400,xpu_core_inst.not_n_ift,UP,ALU2
S 71000,17000,71000,18000,400,obs,UP,TALU2
S 71000,17000,71000,18000,400,xpu_core_inst.not_n_ift,UP,ALU2
S 70000,17000,70000,18000,400,obs,UP,TALU2
S 70000,17000,70000,18000,400,xpu_core_inst.not_n_ift,UP,ALU2
S 69000,48000,69000,49000,400,obs,UP,TALU2
S 69000,48000,69000,49000,400,xpu_core_inst.not_p_reset,UP,ALU2
S 69000,18000,69000,19000,400,obs,UP,TALU2
S 69000,18000,69000,19000,400,xpu_core_inst.not_n_pc 2,UP,ALU2
S 68000,172000,68000,173000,400,obs,UP,TALU2
S 68000,172000,68000,173000,400,xpu_core_inst.oa22_x2_sig,UP,ALU2
S 67000,53000,67000,54000,400,obs,UP,TALU2
S 67000,53000,67000,54000,400,xpu_core_inst.not_n_acc 0,UP,ALU2
S 67000,22000,67000,23000,400,obs,UP,TALU2
S 67000,22000,67000,23000,400,xpu_core_inst.noa22_x1_7_sig,UP,ALU2
S 65000,52000,65000,53000,400,obs,UP,TALU2
S 65000,52000,65000,53000,400,xpu_core_inst.aux6,UP,ALU2
S 64000,131000,64000,132000,400,m_clock,UP,CALU2
S 63000,105000,63000,106000,400,obs,UP,TALU2
S 63000,105000,63000,106000,400,xpu_core_inst.mbk_buf_n_exe,UP,ALU2
S 63000,0,63000,1000,400,n_address 1,UP,CALU2
S 62000,105000,62000,106000,400,obs,UP,TALU2
S 62000,105000,62000,106000,400,xpu_core_inst.mbk_buf_n_exe,UP,ALU2
S 62000,22000,62000,23000,400,obs,UP,TALU2
S 62000,22000,62000,23000,400,xpu_core_inst.noa22_x1_7_sig,UP,ALU2
S 61000,111000,61000,112000,400,obs,UP,TALU2
S 61000,111000,61000,112000,400,xpu_core_inst.not_aux16,UP,ALU2
S 61000,105000,61000,106000,400,obs,UP,TALU2
S 61000,105000,61000,106000,400,xpu_core_inst.mbk_buf_n_exe,UP,ALU2
S 60000,105000,60000,106000,400,obs,UP,TALU2
S 60000,105000,60000,106000,400,xpu_core_inst.mbk_buf_n_exe,UP,ALU2
S 59000,105000,59000,106000,400,obs,UP,TALU2
S 59000,105000,59000,106000,400,xpu_core_inst.mbk_buf_n_exe,UP,ALU2
S 58000,105000,58000,106000,400,obs,UP,TALU2
S 58000,105000,58000,106000,400,xpu_core_inst.mbk_buf_n_exe,UP,ALU2
S 55000,82000,55000,83000,400,m_clock,UP,CALU2
S 55000,42000,55000,43000,400,obs,UP,TALU2
S 55000,42000,55000,43000,400,xpu_core_inst.n_acc 1,UP,ALU2
S 53000,56000,53000,57000,400,obs,UP,TALU2
S 53000,56000,53000,57000,400,xpu_core_inst.no2_x1_28_sig,UP,ALU2
S 52000,3000,52000,4000,400,obs,UP,TALU2
S 52000,3000,52000,4000,400,v_adder_in2 1,UP,ALU2
S 51000,143000,51000,144000,400,obs,UP,TALU2
S 51000,143000,51000,144000,400,xpu_core_inst.n_ift,UP,ALU2
S 49000,135000,49000,136000,400,obs,UP,TALU2
S 49000,135000,49000,136000,400,xpu_core_inst.not_n_exe,UP,ALU2
S 49000,97000,49000,98000,400,obs,UP,TALU2
S 49000,97000,49000,98000,400,xpu_core_inst.not_aux29,UP,ALU2
S 48000,12000,48000,13000,400,obs,UP,TALU2
S 48000,12000,48000,13000,400,xpu_core_inst.noa22_x1_8_sig,UP,ALU2
S 47000,102000,47000,103000,400,obs,UP,TALU2
S 47000,102000,47000,103000,400,xpu_core_inst.not_aux29,UP,ALU2
S 46000,74000,46000,75000,400,obs,UP,TALU2
S 46000,74000,46000,75000,400,xpu_core_inst.n_im 0,UP,ALU2
S 45000,189000,45000,190000,400,p_reset,UP,CALU2
S 45000,128000,45000,129000,400,obs,UP,TALU2
S 45000,128000,45000,129000,400,xpu_core_inst.not_n_datai 5,UP,ALU2
S 45000,25000,45000,26000,400,obs,UP,TALU2
S 45000,25000,45000,26000,400,xpu_core_inst.not_n_pc 1,UP,ALU2
S 45000,0,45000,1000,400,n_address 0,UP,CALU2
S 44000,25000,44000,26000,400,obs,UP,TALU2
S 44000,25000,44000,26000,400,xpu_core_inst.not_n_pc 1,UP,ALU2
S 44000,23000,44000,24000,400,obs,UP,TALU2
S 44000,23000,44000,24000,400,xpu_core_inst.n_pc 1,UP,ALU2
S 43000,25000,43000,26000,400,obs,UP,TALU2
S 43000,25000,43000,26000,400,xpu_core_inst.not_n_pc 1,UP,ALU2
S 42000,114000,42000,115000,400,obs,UP,TALU2
S 42000,114000,42000,115000,400,xpu_core_inst.not_aux17,UP,ALU2
S 42000,25000,42000,26000,400,obs,UP,TALU2
S 42000,25000,42000,26000,400,xpu_core_inst.not_n_pc 1,UP,ALU2
S 42000,12000,42000,13000,400,obs,UP,TALU2
S 42000,12000,42000,13000,400,xpu_core_inst.noa22_x1_8_sig,UP,ALU2
S 41000,134000,41000,135000,400,obs,UP,TALU2
S 41000,134000,41000,135000,400,xpu_core_inst.not_v_net_0,UP,ALU2
S 41000,25000,41000,26000,400,obs,UP,TALU2
S 41000,25000,41000,26000,400,xpu_core_inst.not_n_pc 1,UP,ALU2
S 40000,25000,40000,26000,400,obs,UP,TALU2
S 40000,25000,40000,26000,400,xpu_core_inst.not_n_pc 1,UP,ALU2
S 39000,25000,39000,26000,400,obs,UP,TALU2
S 39000,25000,39000,26000,400,xpu_core_inst.not_n_pc 1,UP,ALU2
S 38000,25000,38000,26000,400,obs,UP,TALU2
S 38000,25000,38000,26000,400,xpu_core_inst.not_n_pc 1,UP,ALU2
S 37000,25000,37000,26000,400,obs,UP,TALU2
S 37000,25000,37000,26000,400,xpu_core_inst.not_n_pc 1,UP,ALU2
S 36000,61000,36000,62000,400,obs,UP,TALU2
S 36000,61000,36000,62000,400,xpu_core_inst.not_aux4,UP,ALU2
S 36000,25000,36000,26000,400,obs,UP,TALU2
S 36000,25000,36000,26000,400,xpu_core_inst.not_n_pc 1,UP,ALU2
S 36000,16000,36000,17000,400,obs,UP,TALU2
S 36000,16000,36000,17000,400,xpu_core_inst.not_n_ift,UP,ALU2
S 35000,25000,35000,26000,400,obs,UP,TALU2
S 35000,25000,35000,26000,400,xpu_core_inst.not_n_pc 1,UP,ALU2
S 34000,25000,34000,26000,400,obs,UP,TALU2
S 34000,25000,34000,26000,400,xpu_core_inst.not_n_pc 1,UP,ALU2
S 32000,13000,32000,14000,400,obs,UP,TALU2
S 32000,13000,32000,14000,400,xpu_core_inst.n_pc 2,UP,ALU2
S 28000,172000,28000,173000,400,obs,UP,TALU2
S 28000,172000,28000,173000,400,xpu_core_inst.oa22_x2_5_sig,UP,ALU2
S 27000,41000,27000,42000,400,m_clock,UP,CALU2
S 27000,0,27000,1000,400,n_mread,UP,CALU2
S 23000,167000,23000,168000,400,obs,UP,TALU2
S 23000,167000,23000,168000,400,xpu_core_inst.nao22_x1_sig,UP,ALU2
S 23000,56000,23000,57000,400,obs,UP,TALU2
S 23000,56000,23000,57000,400,xpu_core_inst.not_v_net_9,UP,ALU2
S 17000,81000,17000,82000,400,obs,UP,TALU2
S 17000,81000,17000,82000,400,xpu_core_inst.aux23,UP,ALU2
S 17000,58000,17000,59000,400,obs,UP,TALU2
S 17000,58000,17000,59000,400,xpu_core_inst.not_v_adder_sum 0,UP,ALU2
S 9000,111000,9000,112000,400,obs,UP,TALU2
S 9000,111000,9000,112000,400,xpu_core_inst.aux1,UP,ALU2
S 9000,0,9000,1000,400,n_mwrite,UP,CALU2
S 8000,91000,8000,92000,400,obs,UP,TALU2
S 8000,91000,8000,92000,400,xpu_core_inst.not_n_datai 4,UP,ALU2
S 6000,37000,6000,38000,400,m_clock,UP,CALU2
S 5000,37000,5000,38000,400,m_clock,UP,CALU2
S 4000,171000,4000,172000,400,obs,UP,TALU2
S 4000,171000,4000,172000,400,xpu_core_inst.not_n_datai 7,UP,ALU2
S 4000,131000,4000,132000,400,obs,UP,TALU2
S 4000,131000,4000,132000,400,xpu_core_inst.not_n_datai 5,UP,ALU2
S 136000,190000,136000,190000,400,obs,LEFT,TALU1
S 136000,190000,136000,190000,400,m_clock,LEFT,TALU1
S 45000,190000,45000,190000,400,obs,LEFT,TALU1
S 45000,190000,45000,190000,400,p_reset,LEFT,TALU1
S 97000,189000,166000,189000,400,m_clock,RIGHT,CALU2
S 45000,189000,45000,189000,400,obs,LEFT,TALU1
S 45000,189000,45000,189000,400,p_reset,LEFT,TALU1
S 98000,188000,116000,188000,400,obs,RIGHT,TALU2
S 98000,188000,116000,188000,400,xpu_core_inst.a2_x2_10_sig,RIGHT,ALU2
S 94000,188000,97000,188000,400,m_clock,RIGHT,CALU2
S 63000,188000,78000,188000,400,obs,RIGHT,TALU2
S 63000,188000,78000,188000,400,xpu_core_inst.na3_x1_sig,RIGHT,ALU2
S 6000,188000,25000,188000,400,obs,RIGHT,TALU2
S 6000,188000,25000,188000,400,xpu_core_inst.oa22_x2_3_sig,RIGHT,ALU2
S 67000,187000,94000,187000,400,m_clock,RIGHT,CALU2
S 21000,187000,39000,187000,400,obs,RIGHT,TALU2
S 21000,187000,39000,187000,400,xpu_core_inst.nxr2_x1_2_sig,RIGHT,ALU2
S 30000,186000,71000,186000,400,obs,RIGHT,TALU2
S 30000,186000,71000,186000,400,xpu_core_inst.not_v_net_4,RIGHT,ALU2
S 126000,185000,176000,185000,400,obs,RIGHT,TALU2
S 126000,185000,176000,185000,400,adder.mbk_buf_rtlcarry_0 6,RIGHT,ALU2
S 61000,185000,68000,185000,400,obs,RIGHT,TALU2
S 61000,185000,68000,185000,400,xpu_core_inst.na2_x1_3_sig,RIGHT,ALU2
S 45000,185000,60000,185000,400,p_reset,RIGHT,CALU2
S 16000,185000,43000,185000,400,obs,RIGHT,TALU2
S 16000,185000,43000,185000,400,xpu_core_inst.n_count 3,RIGHT,ALU2
S 171000,184000,175000,184000,400,obs,RIGHT,TALU2
S 171000,184000,175000,184000,400,adder.rtlcarry_0 6,RIGHT,ALU2
S 153000,184000,164000,184000,400,obs,RIGHT,TALU2
S 153000,184000,164000,184000,400,adder.not_n_in2 6,RIGHT,ALU2
S 139000,184000,152000,184000,400,obs,RIGHT,TALU2
S 139000,184000,152000,184000,400,v_adder_in2 6,RIGHT,ALU2
S 131000,184000,138000,184000,400,obs,RIGHT,TALU2
S 131000,184000,138000,184000,400,adder.xr2_x1_6_sig,RIGHT,ALU2
S 120000,184000,127000,184000,400,obs,RIGHT,TALU2
S 120000,184000,127000,184000,400,v_adder_sum 6,RIGHT,ALU2
S 56000,184000,62000,184000,400,obs,RIGHT,TALU2
S 56000,184000,62000,184000,400,xpu_core_inst.o2_x2_6_sig,RIGHT,ALU2
S 22000,184000,48000,184000,400,obs,RIGHT,TALU2
S 22000,184000,48000,184000,400,xpu_core_inst.v_net_4,RIGHT,ALU2
S 161000,183000,172000,183000,400,obs,RIGHT,TALU2
S 161000,183000,172000,183000,400,adder.not_rtlcarry_0 6,RIGHT,ALU2
S 159000,183000,159000,183000,400,obs,LEFT,TALU2
S 159000,183000,159000,183000,400,adder.nao2o22_x1_sig,LEFT,TALU2
S 144000,183000,147000,183000,400,obs,RIGHT,TALU2
S 144000,183000,147000,183000,400,v_adder_in1 6,RIGHT,ALU2
S 113000,183000,120000,183000,400,obs,RIGHT,TALU2
S 113000,183000,120000,183000,400,xpu_core_inst.na3_x1_9_sig,RIGHT,ALU2
S 38000,183000,88000,183000,400,obs,RIGHT,TALU2
S 38000,183000,88000,183000,400,xpu_core_inst.n_count 0,RIGHT,ALU2
S 32000,183000,36000,183000,400,obs,RIGHT,TALU2
S 32000,183000,36000,183000,400,xpu_core_inst.not_p_reset,RIGHT,ALU2
S 180000,182000,181000,182000,400,n_datao 7,RIGHT,CALU2
S 179000,182000,179000,182000,400,obs,LEFT,TALU2
S 179000,182000,179000,182000,400,xpu_core_inst.n_acc 7,LEFT,TALU2
S 158000,182000,167000,182000,400,obs,RIGHT,TALU2
S 158000,182000,167000,182000,400,adder.a2_x2_6_sig,RIGHT,ALU2
S 148000,182000,157000,182000,400,obs,RIGHT,TALU2
S 148000,182000,157000,182000,400,adder.inv_x2_6_sig,RIGHT,ALU2
S 142000,182000,144000,182000,400,obs,RIGHT,TALU2
S 142000,182000,144000,182000,400,v_adder_in1 6,RIGHT,ALU2
S 130000,182000,139000,182000,400,obs,RIGHT,TALU2
S 130000,182000,139000,182000,400,v_adder_in2 6,RIGHT,ALU2
S 121000,182000,126000,182000,400,obs,RIGHT,TALU2
S 121000,182000,126000,182000,400,xpu_core_inst.not_v_adder_sum 6,RIGHT,ALU2
S 115000,182000,119000,182000,400,obs,RIGHT,TALU2
S 115000,182000,119000,182000,400,xpu_core_inst.noa22_x1_33_sig,RIGHT,ALU2
S 108000,182000,109000,182000,400,obs,RIGHT,TALU2
S 108000,182000,109000,182000,400,xpu_core_inst.n_acc 7,RIGHT,ALU2
S 38000,182000,68000,182000,400,obs,RIGHT,TALU2
S 38000,182000,68000,182000,400,xpu_core_inst.rtlcarry_0 3,RIGHT,ALU2
S 24000,182000,33000,182000,400,obs,RIGHT,TALU2
S 24000,182000,33000,182000,400,xpu_core_inst.oa22_x2_4_sig,RIGHT,ALU2
S 2000,182000,5000,182000,400,m_clock,RIGHT,CALU2
S 173000,178000,173000,178000,400,obs,LEFT,TALU2
S 173000,178000,173000,178000,400,adder.rtlcarry_0 6,LEFT,TALU2
S 68000,178000,92000,178000,400,obs,RIGHT,TALU2
S 68000,178000,92000,178000,400,xpu_core_inst.rtlcarry_0 3,RIGHT,ALU2
S 48000,178000,67000,178000,400,m_clock,RIGHT,CALU2
S 135000,177000,153000,177000,400,obs,RIGHT,TALU2
S 135000,177000,153000,177000,400,adder.xr2_x1_5_sig,RIGHT,ALU2
S 119000,177000,119000,177000,400,obs,LEFT,TALU2
S 119000,177000,119000,177000,400,xpu_core_inst.noa22_x1_33_sig,LEFT,TALU2
S 48000,177000,79000,177000,400,obs,RIGHT,TALU2
S 48000,177000,79000,177000,400,xpu_core_inst.v_net_4,RIGHT,ALU2
S 42000,177000,42000,177000,400,obs,LEFT,TALU2
S 42000,177000,42000,177000,400,xpu_core_inst.n_count 3,LEFT,TALU2
S 1000,177000,1000,177000,400,obs,LEFT,TALU1
S 1000,177000,1000,177000,400,n_datai 7,LEFT,TALU1
S 130000,176000,161000,176000,400,obs,RIGHT,TALU2
S 130000,176000,161000,176000,400,adder.mbk_buf_rtlcarry_0 5,RIGHT,ALU2
S 79000,176000,85000,176000,400,obs,RIGHT,TALU2
S 79000,176000,85000,176000,400,xpu_core_inst.v_net_4,RIGHT,ALU2
S 36000,176000,77000,176000,400,obs,RIGHT,TALU2
S 36000,176000,77000,176000,400,xpu_core_inst.not_p_reset,RIGHT,ALU2
S 26000,176000,27000,176000,400,obs,RIGHT,TALU2
S 26000,176000,27000,176000,400,xpu_core_inst.v_net_4,RIGHT,ALU2
S 169000,175000,180000,175000,400,obs,RIGHT,TALU2
S 169000,175000,180000,175000,400,adder.not_rtlcarry_0 5,RIGHT,ALU2
S 160000,175000,168000,175000,400,obs,RIGHT,TALU2
S 160000,175000,168000,175000,400,adder.rtlcarry_0 5,RIGHT,ALU2
S 142000,175000,142000,175000,400,obs,LEFT,TALU2
S 142000,175000,142000,175000,400,xpu_core_inst.noa22_x1_40_sig,LEFT,TALU2
S 139000,175000,139000,175000,400,obs,LEFT,TALU2
S 139000,175000,139000,175000,400,xpu_core_inst.not_n_acc 5,LEFT,TALU2
S 62000,175000,106000,175000,400,obs,RIGHT,TALU2
S 62000,175000,106000,175000,400,xpu_core_inst.n_count 2,RIGHT,ALU2
S 172000,174000,181000,174000,400,obs,RIGHT,TALU2
S 172000,174000,181000,174000,400,adder.a2_x2_5_sig,RIGHT,ALU2
S 164000,174000,171000,174000,400,obs,RIGHT,TALU2
S 164000,174000,171000,174000,400,adder.inv_x2_5_sig,RIGHT,ALU2
S 146000,174000,151000,174000,400,obs,RIGHT,TALU2
S 146000,174000,151000,174000,400,v_adder_in2 5,RIGHT,ALU2
S 138000,174000,143000,174000,400,obs,RIGHT,TALU2
S 138000,174000,143000,174000,400,xpu_core_inst.no2_x1_33_sig,RIGHT,ALU2
S 110000,174000,126000,174000,400,obs,RIGHT,TALU2
S 110000,174000,126000,174000,400,xpu_core_inst.not_v_adder_sum 5,RIGHT,ALU2
S 82000,174000,102000,174000,400,obs,RIGHT,TALU2
S 82000,174000,102000,174000,400,xpu_core_inst.nxr2_x1_sig,RIGHT,ALU2
S 71000,174000,75000,174000,400,obs,RIGHT,TALU2
S 71000,174000,75000,174000,400,xpu_core_inst.not_v_net_4,RIGHT,ALU2
S 43000,174000,70000,174000,400,obs,RIGHT,TALU2
S 43000,174000,70000,174000,400,xpu_core_inst.not_n_count 3,RIGHT,ALU2
S 21000,174000,34000,174000,400,obs,RIGHT,TALU2
S 21000,174000,34000,174000,400,xpu_core_inst.n_count 4,RIGHT,ALU2
S 174000,173000,178000,173000,400,obs,RIGHT,TALU2
S 174000,173000,178000,173000,400,adder.not_n_in2 5,RIGHT,ALU2
S 156000,173000,163000,173000,400,obs,RIGHT,TALU2
S 156000,173000,163000,173000,400,v_adder_in1 5,RIGHT,ALU2
S 145000,173000,145000,173000,400,obs,LEFT,TALU2
S 145000,173000,145000,173000,400,xpu_core_inst.aux1,LEFT,TALU2
S 138000,173000,140000,173000,400,obs,RIGHT,TALU2
S 138000,173000,140000,173000,400,xpu_core_inst.mbk_buf_not_v_net_45,RIGHT,ALU2
S 125000,173000,131000,173000,400,obs,RIGHT,TALU2
S 125000,173000,131000,173000,400,v_adder_sum 5,RIGHT,ALU2
S 116000,173000,118000,173000,400,obs,RIGHT,TALU2
S 116000,173000,118000,173000,400,xpu_core_inst.not_aux9,RIGHT,ALU2
S 112000,173000,114000,173000,400,obs,RIGHT,TALU2
S 112000,173000,114000,173000,400,xpu_core_inst.mbk_buf_not_v_net_45,RIGHT,ALU2
S 93000,173000,98000,173000,400,obs,RIGHT,TALU2
S 93000,173000,98000,173000,400,xpu_core_inst.not_n_count 2,RIGHT,ALU2
S 68000,173000,86000,173000,400,obs,RIGHT,TALU2
S 68000,173000,86000,173000,400,xpu_core_inst.oa22_x2_sig,RIGHT,ALU2
S 36000,173000,37000,173000,400,obs,RIGHT,TALU2
S 36000,173000,37000,173000,400,xpu_core_inst.not_p_reset,RIGHT,ALU2
S 35000,173000,35000,173000,400,obs,LEFT,TALU2
S 35000,173000,35000,173000,400,xpu_core_inst.not_v_net_4,LEFT,TALU2
S 28000,173000,30000,173000,400,obs,RIGHT,TALU2
S 28000,173000,30000,173000,400,xpu_core_inst.oa22_x2_5_sig,RIGHT,ALU2
S 26000,173000,27000,173000,400,obs,RIGHT,TALU2
S 26000,173000,27000,173000,400,xpu_core_inst.nxr2_x1_3_sig,RIGHT,ALU2
S 146000,172000,156000,172000,400,obs,RIGHT,TALU2
S 146000,172000,156000,172000,400,v_adder_in1 5,RIGHT,ALU2
S 120000,172000,143000,172000,400,obs,RIGHT,TALU2
S 120000,172000,143000,172000,400,xpu_core_inst.not_p_reset,RIGHT,ALU2
S 117000,172000,118000,172000,400,obs,RIGHT,TALU2
S 117000,172000,118000,172000,400,xpu_core_inst.not_n_acc 7,RIGHT,ALU2
S 114000,172000,115000,172000,400,obs,RIGHT,TALU2
S 114000,172000,115000,172000,400,xpu_core_inst.mbk_buf_not_v_net_45,RIGHT,ALU2
S 111000,172000,111000,172000,400,obs,LEFT,TALU2
S 111000,172000,111000,172000,400,xpu_core_inst.no2_x1_22_sig,LEFT,TALU2
S 87000,172000,101000,172000,400,obs,RIGHT,TALU2
S 87000,172000,101000,172000,400,xpu_core_inst.rtlcarry_0 2,RIGHT,ALU2
S 78000,172000,85000,172000,400,obs,RIGHT,TALU2
S 78000,172000,85000,172000,400,xpu_core_inst.oa22_x2_2_sig,RIGHT,ALU2
S 69000,172000,69000,172000,400,obs,LEFT,TALU2
S 69000,172000,69000,172000,400,xpu_core_inst.on12_x1_sig,LEFT,TALU2
S 52000,172000,68000,172000,400,obs,RIGHT,TALU2
S 52000,172000,68000,172000,400,xpu_core_inst.oa22_x2_sig,RIGHT,ALU2
S 29000,172000,38000,172000,400,obs,RIGHT,TALU2
S 29000,172000,38000,172000,400,xpu_core_inst.oa22_x2_6_sig,RIGHT,ALU2
S 11000,172000,28000,172000,400,obs,RIGHT,TALU2
S 11000,172000,28000,172000,400,xpu_core_inst.oa22_x2_5_sig,RIGHT,ALU2
S 5000,172000,7000,172000,400,m_clock,RIGHT,CALU2
S 2000,172000,4000,172000,400,obs,RIGHT,TALU2
S 2000,172000,4000,172000,400,xpu_core_inst.not_n_datai 7,RIGHT,ALU2
S 143000,171000,153000,171000,400,obs,RIGHT,TALU2
S 143000,171000,153000,171000,400,xpu_core_inst.not_p_reset,RIGHT,ALU2
S 115000,171000,140000,171000,400,obs,RIGHT,TALU2
S 115000,171000,140000,171000,400,xpu_core_inst.mbk_buf_not_v_net_45,RIGHT,ALU2
S 4000,171000,58000,171000,400,obs,RIGHT,TALU2
S 4000,171000,58000,171000,400,xpu_core_inst.not_n_datai 7,RIGHT,ALU2
S 137000,170000,159000,170000,400,obs,RIGHT,TALU2
S 137000,170000,159000,170000,400,adder.nao2o22_x1_sig,RIGHT,ALU2
S 113000,170000,116000,170000,400,obs,RIGHT,TALU2
S 113000,170000,116000,170000,400,xpu_core_inst.not_aux9,RIGHT,ALU2
S 138000,169000,139000,169000,400,obs,RIGHT,TALU2
S 138000,169000,139000,169000,400,xpu_core_inst.not_n_acc 5,RIGHT,ALU2
S 160000,168000,170000,168000,400,obs,RIGHT,TALU2
S 160000,168000,170000,168000,400,xpu_core_inst.a2_x2_8_sig,RIGHT,ALU2
S 139000,168000,151000,168000,400,obs,RIGHT,TALU2
S 139000,168000,151000,168000,400,xpu_core_inst.not_n_acc 5,RIGHT,ALU2
S 122000,168000,137000,168000,400,obs,RIGHT,TALU2
S 122000,168000,137000,168000,400,adder.nao2o22_x1_sig,RIGHT,ALU2
S 85000,168000,87000,168000,400,obs,RIGHT,TALU2
S 85000,168000,87000,168000,400,xpu_core_inst.v_net_4,RIGHT,ALU2
S 63000,168000,69000,168000,400,obs,RIGHT,TALU2
S 63000,168000,69000,168000,400,xpu_core_inst.on12_x1_sig,RIGHT,ALU2
S 38000,168000,38000,168000,400,obs,LEFT,TALU2
S 38000,168000,38000,168000,400,xpu_core_inst.n_count 0,LEFT,TALU2
S 30000,168000,35000,168000,400,obs,RIGHT,TALU2
S 30000,168000,35000,168000,400,xpu_core_inst.not_v_net_4,RIGHT,ALU2
S 6000,168000,23000,168000,400,obs,RIGHT,TALU2
S 6000,168000,23000,168000,400,xpu_core_inst.nao22_x1_sig,RIGHT,ALU2
S 163000,167000,174000,167000,400,obs,RIGHT,TALU2
S 163000,167000,174000,167000,400,adder.not_n_in2 5,RIGHT,ALU2
S 146000,167000,162000,167000,400,obs,RIGHT,TALU2
S 146000,167000,162000,167000,400,v_adder_in2 5,RIGHT,ALU2
S 98000,167000,100000,167000,400,obs,RIGHT,TALU2
S 98000,167000,100000,167000,400,xpu_core_inst.not_n_count 2,RIGHT,ALU2
S 80000,167000,80000,167000,400,obs,LEFT,TALU2
S 80000,167000,80000,167000,400,xpu_core_inst.n_count 0,LEFT,TALU2
S 70000,167000,73000,167000,400,obs,RIGHT,TALU2
S 70000,167000,73000,167000,400,xpu_core_inst.not_n_count 3,RIGHT,ALU2
S 27000,167000,64000,167000,400,obs,RIGHT,TALU2
S 27000,167000,64000,167000,400,xpu_core_inst.nxr2_x1_3_sig,RIGHT,ALU2
S 23000,167000,23000,167000,400,obs,LEFT,TALU2
S 23000,167000,23000,167000,400,xpu_core_inst.nao22_x1_sig,LEFT,TALU2
S 140000,166000,147000,166000,400,obs,RIGHT,TALU2
S 140000,166000,147000,166000,400,xpu_core_inst.mbk_buf_not_v_net_45,RIGHT,ALU2
S 132000,166000,138000,166000,400,obs,RIGHT,TALU2
S 132000,166000,138000,166000,400,xpu_core_inst.not_n_acc 5,RIGHT,ALU2
S 111000,166000,111000,166000,400,obs,LEFT,TALU2
S 111000,166000,111000,166000,400,xpu_core_inst.no2_x1_22_sig,LEFT,TALU2
S 34000,166000,99000,166000,400,obs,RIGHT,TALU2
S 34000,166000,99000,166000,400,xpu_core_inst.n_count 4,RIGHT,ALU2
S 21000,166000,30000,166000,400,obs,RIGHT,TALU2
S 21000,166000,30000,166000,400,xpu_core_inst.not_v_net_4,RIGHT,ALU2
S 150000,165000,152000,165000,400,obs,RIGHT,TALU2
S 150000,165000,152000,165000,400,xpu_core_inst.not_aux9,RIGHT,ALU2
S 149000,165000,149000,165000,400,obs,LEFT,TALU2
S 149000,165000,149000,165000,400,xpu_core_inst.not_aux1,LEFT,TALU2
S 112000,165000,148000,165000,400,obs,RIGHT,TALU2
S 112000,165000,148000,165000,400,xpu_core_inst.not_n_im 5,RIGHT,ALU2
S 16000,165000,48000,165000,400,obs,RIGHT,TALU2
S 16000,165000,48000,165000,400,xpu_core_inst.n_count 1,RIGHT,ALU2
S 141000,164000,157000,164000,400,obs,RIGHT,TALU2
S 141000,164000,157000,164000,400,xpu_core_inst.na3_x1_7_sig,RIGHT,ALU2
S 140000,164000,140000,164000,400,obs,LEFT,TALU2
S 140000,164000,140000,164000,400,xpu_core_inst.on12_x1_7_sig,LEFT,TALU2
S 134000,164000,139000,164000,400,obs,RIGHT,TALU2
S 134000,164000,139000,164000,400,xpu_core_inst.o3_x2_6_sig,RIGHT,ALU2
S 131000,164000,131000,164000,400,obs,LEFT,TALU2
S 131000,164000,131000,164000,400,xpu_core_inst.not_v_net_41,LEFT,TALU2
S 116000,164000,123000,164000,400,obs,RIGHT,TALU2
S 116000,164000,123000,164000,400,v_adder_sum 7,RIGHT,ALU2
S 111000,164000,113000,164000,400,obs,RIGHT,TALU2
S 111000,164000,113000,164000,400,xpu_core_inst.not_aux9,RIGHT,ALU2
S 105000,164000,110000,164000,400,obs,RIGHT,TALU2
S 105000,164000,110000,164000,400,xpu_core_inst.no2_x1_21_sig,RIGHT,ALU2
S 93000,164000,94000,164000,400,obs,RIGHT,TALU2
S 93000,164000,94000,164000,400,xpu_core_inst.not_aux26,RIGHT,ALU2
S 85000,164000,88000,164000,400,obs,RIGHT,TALU2
S 85000,164000,88000,164000,400,xpu_core_inst.not_n_count 1,RIGHT,ALU2
S 22000,164000,39000,164000,400,obs,RIGHT,TALU2
S 22000,164000,39000,164000,400,xpu_core_inst.xr2_x1_sig,RIGHT,ALU2
S 153000,163000,159000,163000,400,obs,RIGHT,TALU2
S 153000,163000,159000,163000,400,xpu_core_inst.noa22_x1_31_sig,RIGHT,ALU2
S 141000,163000,152000,163000,400,obs,RIGHT,TALU2
S 141000,163000,152000,163000,400,xpu_core_inst.n_acc 5,RIGHT,ALU2
S 109000,163000,138000,163000,400,obs,RIGHT,TALU2
S 109000,163000,138000,163000,400,xpu_core_inst.no3_x1_15_sig,RIGHT,ALU2
S 92000,163000,98000,163000,400,obs,RIGHT,TALU2
S 92000,163000,98000,163000,400,xpu_core_inst.not_aux12,RIGHT,ALU2
S 76000,163000,88000,163000,400,obs,RIGHT,TALU2
S 76000,163000,88000,163000,400,xpu_core_inst.not_aux26,RIGHT,ALU2
S 58000,163000,75000,163000,400,obs,RIGHT,TALU2
S 58000,163000,75000,163000,400,xpu_core_inst.not_n_datai 7,RIGHT,ALU2
S 56000,163000,56000,163000,400,obs,LEFT,TALU2
S 56000,163000,56000,163000,400,xpu_core_inst.nmx2_x1_7_sig,LEFT,TALU2
S 55000,163000,55000,163000,400,obs,LEFT,TALU2
S 55000,163000,55000,163000,400,xpu_core_inst.n_ift,LEFT,TALU2
S 44000,163000,54000,163000,400,obs,RIGHT,TALU2
S 44000,163000,54000,163000,400,xpu_core_inst.inv_x2_8_sig,RIGHT,ALU2
S 24000,163000,31000,163000,400,obs,RIGHT,TALU2
S 24000,163000,31000,163000,400,xpu_core_inst.noa22_x1_sig,RIGHT,ALU2
S 180000,162000,180000,162000,400,obs,LEFT,TALU2
S 180000,162000,180000,162000,400,xpu_core_inst.n_acc 5,LEFT,TALU2
S 166000,162000,166000,162000,400,obs,LEFT,TALU1
S 166000,162000,166000,162000,400,m_clock,LEFT,TALU1
S 153000,162000,154000,162000,400,obs,RIGHT,TALU2
S 153000,162000,154000,162000,400,xpu_core_inst.not_p_reset,RIGHT,ALU2
S 140000,162000,151000,162000,400,obs,RIGHT,TALU2
S 140000,162000,151000,162000,400,xpu_core_inst.on12_x1_7_sig,RIGHT,ALU2
S 127000,162000,127000,162000,400,obs,LEFT,TALU2
S 127000,162000,127000,162000,400,adder.xr2_x1_7_sig,LEFT,TALU2
S 113000,162000,117000,162000,400,obs,RIGHT,TALU2
S 113000,162000,117000,162000,400,xpu_core_inst.not_v_adder_sum 7,RIGHT,ALU2
S 108000,162000,112000,162000,400,obs,RIGHT,TALU2
S 108000,162000,112000,162000,400,xpu_core_inst.not_aux9,RIGHT,ALU2
S 107000,162000,107000,162000,400,obs,LEFT,TALU2
S 107000,162000,107000,162000,400,xpu_core_inst.not_n_datai 5,LEFT,TALU2
S 106000,162000,106000,162000,400,obs,LEFT,TALU2
S 106000,162000,106000,162000,400,xpu_core_inst.not_v_net_31,LEFT,TALU2
S 86000,162000,93000,162000,400,obs,RIGHT,TALU2
S 86000,162000,93000,162000,400,xpu_core_inst.na2_x1_2_sig,RIGHT,ALU2
S 75000,162000,81000,162000,400,obs,RIGHT,TALU2
S 75000,162000,81000,162000,400,xpu_core_inst.not_n_count 0,RIGHT,ALU2
S 49000,162000,74000,162000,400,obs,RIGHT,TALU2
S 49000,162000,74000,162000,400,xpu_core_inst.not_n_count 1,RIGHT,ALU2
S 31000,162000,36000,162000,400,obs,RIGHT,TALU2
S 31000,162000,36000,162000,400,xpu_core_inst.not_p_reset,RIGHT,ALU2
S 2000,162000,5000,162000,400,m_clock,RIGHT,CALU2
S 152000,161000,180000,161000,400,obs,RIGHT,TALU2
S 152000,161000,180000,161000,400,xpu_core_inst.n_acc 5,RIGHT,ALU2
S 133000,161000,149000,161000,400,obs,RIGHT,TALU2
S 133000,161000,149000,161000,400,xpu_core_inst.not_aux1,RIGHT,ALU2
S 98000,161000,132000,161000,400,obs,RIGHT,TALU2
S 98000,161000,132000,161000,400,xpu_core_inst.aux1,RIGHT,ALU2
S 75000,161000,95000,161000,400,obs,RIGHT,TALU2
S 75000,161000,95000,161000,400,xpu_core_inst.not_n_datai 7,RIGHT,ALU2
S 132000,160000,145000,160000,400,obs,RIGHT,TALU2
S 132000,160000,145000,160000,400,xpu_core_inst.aux1,RIGHT,ALU2
S 94000,160000,106000,160000,400,obs,RIGHT,TALU2
S 94000,160000,106000,160000,400,xpu_core_inst.not_v_net_31,RIGHT,ALU2
S 79000,159000,133000,159000,400,obs,RIGHT,TALU2
S 79000,159000,133000,159000,400,xpu_core_inst.not_aux1,RIGHT,ALU2
S 151000,158000,161000,158000,400,obs,RIGHT,TALU2
S 151000,158000,161000,158000,400,xpu_core_inst.on12_x1_7_sig,RIGHT,ALU2
S 147000,158000,150000,158000,400,obs,RIGHT,TALU2
S 147000,158000,150000,158000,400,xpu_core_inst.mbk_buf_not_v_net_45,RIGHT,ALU2
S 130000,158000,130000,158000,400,obs,LEFT,TALU2
S 130000,158000,130000,158000,400,v_adder_in2 6,LEFT,TALU2
S 126000,158000,126000,158000,400,obs,LEFT,TALU2
S 126000,158000,126000,158000,400,xpu_core_inst.not_v_adder_sum 6,LEFT,TALU2
S 120000,158000,120000,158000,400,obs,LEFT,TALU2
S 120000,158000,120000,158000,400,xpu_core_inst.na3_x1_9_sig,LEFT,TALU2
S 113000,158000,113000,158000,400,obs,LEFT,TALU2
S 113000,158000,113000,158000,400,xpu_core_inst.not_v_adder_sum 7,LEFT,TALU2
S 100000,158000,112000,158000,400,obs,RIGHT,TALU2
S 100000,158000,112000,158000,400,xpu_core_inst.not_n_im 5,RIGHT,ALU2
S 88000,158000,93000,158000,400,obs,RIGHT,TALU2
S 88000,158000,93000,158000,400,xpu_core_inst.not_aux26,RIGHT,ALU2
S 81000,158000,87000,158000,400,obs,RIGHT,TALU2
S 81000,158000,87000,158000,400,xpu_core_inst.rtlcarry_0 2,RIGHT,ALU2
S 69000,158000,79000,158000,400,obs,RIGHT,TALU2
S 69000,158000,79000,158000,400,xpu_core_inst.not_aux1,RIGHT,ALU2
S 53000,158000,56000,158000,400,obs,RIGHT,TALU2
S 53000,158000,56000,158000,400,xpu_core_inst.nmx2_x1_7_sig,RIGHT,ALU2
S 49000,158000,49000,158000,400,obs,LEFT,TALU1
S 49000,158000,49000,158000,400,m_clock,LEFT,TALU1
S 44000,158000,44000,158000,400,obs,LEFT,TALU2
S 44000,158000,44000,158000,400,xpu_core_inst.inv_x2_8_sig,LEFT,TALU2
S 31000,158000,31000,158000,400,obs,LEFT,TALU2
S 31000,158000,31000,158000,400,xpu_core_inst.not_p_reset,LEFT,TALU2
S 150000,157000,151000,157000,400,obs,RIGHT,TALU2
S 150000,157000,151000,157000,400,xpu_core_inst.not_aux9,RIGHT,ALU2
S 144000,157000,144000,157000,400,obs,LEFT,TALU2
S 144000,157000,144000,157000,400,v_adder_in1 6,LEFT,TALU2
S 126000,157000,143000,157000,400,obs,RIGHT,TALU2
S 126000,157000,143000,157000,400,xpu_core_inst.not_v_adder_sum 6,RIGHT,ALU2
S 107000,157000,111000,157000,400,obs,RIGHT,TALU2
S 107000,157000,111000,157000,400,xpu_core_inst.not_aux9,RIGHT,ALU2
S 86000,157000,92000,157000,400,obs,RIGHT,TALU2
S 86000,157000,92000,157000,400,xpu_core_inst.not_aux12,RIGHT,ALU2
S 82000,157000,85000,157000,400,obs,RIGHT,TALU2
S 82000,157000,85000,157000,400,xpu_core_inst.not_n_count 1,RIGHT,ALU2
S 80000,157000,80000,157000,400,obs,LEFT,TALU2
S 80000,157000,80000,157000,400,xpu_core_inst.not_n_count 0,LEFT,TALU2
S 109000,156000,179000,156000,400,obs,RIGHT,TALU2
S 109000,156000,179000,156000,400,xpu_core_inst.n_acc 7,RIGHT,ALU2
S 74000,156000,82000,156000,400,obs,RIGHT,TALU2
S 74000,156000,82000,156000,400,xpu_core_inst.not_n_count 1,RIGHT,ALU2
S 35000,156000,52000,156000,400,p_reset,RIGHT,CALU2
S 99000,155000,167000,155000,400,obs,RIGHT,TALU2
S 99000,155000,167000,155000,400,xpu_core_inst.n_im 5,RIGHT,ALU2
S 68000,155000,98000,155000,400,obs,RIGHT,TALU2
S 68000,155000,98000,155000,400,xpu_core_inst.aux1,RIGHT,ALU2
S 16000,155000,37000,155000,400,obs,RIGHT,TALU2
S 16000,155000,37000,155000,400,xpu_core_inst.n_imm,RIGHT,ALU2
S 179000,154000,181000,154000,400,n_datao 6,RIGHT,CALU2
S 154000,154000,178000,154000,400,obs,RIGHT,TALU2
S 154000,154000,178000,154000,400,xpu_core_inst.n_acc 6,RIGHT,ALU2
S 149000,154000,152000,154000,400,obs,RIGHT,TALU2
S 149000,154000,152000,154000,400,xpu_core_inst.aux1,RIGHT,ALU2
S 141000,154000,148000,154000,400,obs,RIGHT,TALU2
S 141000,154000,148000,154000,400,xpu_core_inst.no2_x1_34_sig,RIGHT,ALU2
S 140000,154000,140000,154000,400,obs,LEFT,TALU2
S 140000,154000,140000,154000,400,xpu_core_inst.noa22_x1_41_sig,LEFT,TALU2
S 132000,154000,132000,154000,400,obs,LEFT,TALU2
S 132000,154000,132000,154000,400,xpu_core_inst.not_n_im 6,LEFT,TALU2
S 112000,154000,131000,154000,400,obs,RIGHT,TALU2
S 112000,154000,131000,154000,400,xpu_core_inst.mbk_buf_not_v_net_45,RIGHT,ALU2
S 106000,154000,111000,154000,400,obs,RIGHT,TALU2
S 106000,154000,111000,154000,400,xpu_core_inst.no2_x1_26_sig,RIGHT,ALU2
S 93000,154000,105000,154000,400,obs,RIGHT,TALU2
S 93000,154000,105000,154000,400,xpu_core_inst.no2_x1_25_sig,RIGHT,ALU2
S 30000,154000,36000,154000,400,obs,RIGHT,TALU2
S 30000,154000,36000,154000,400,xpu_core_inst.not_v_net_1,RIGHT,ALU2
S 5000,154000,25000,154000,400,obs,RIGHT,TALU2
S 5000,154000,25000,154000,400,xpu_core_inst.oa22_x2_8_sig,RIGHT,ALU2
S 178000,153000,178000,153000,400,obs,LEFT,TALU2
S 178000,153000,178000,153000,400,xpu_core_inst.n_acc 6,LEFT,TALU2
S 162000,153000,168000,153000,400,obs,RIGHT,TALU2
S 162000,153000,168000,153000,400,xpu_core_inst.xr2_x1_7_sig,RIGHT,ALU2
S 149000,153000,155000,153000,400,obs,RIGHT,TALU2
S 149000,153000,155000,153000,400,xpu_core_inst.not_n_acc 6,RIGHT,ALU2
S 143000,153000,147000,153000,400,obs,RIGHT,TALU2
S 143000,153000,147000,153000,400,xpu_core_inst.aux1,RIGHT,ALU2
S 123000,153000,125000,153000,400,obs,RIGHT,TALU2
S 123000,153000,125000,153000,400,xpu_core_inst.mbk_buf_not_v_net_45,RIGHT,ALU2
S 119000,153000,122000,153000,400,obs,RIGHT,TALU2
S 119000,153000,122000,153000,400,xpu_core_inst.on12_x1_9_sig,RIGHT,ALU2
S 104000,153000,117000,153000,400,obs,RIGHT,TALU2
S 104000,153000,117000,153000,400,xpu_core_inst.no3_x1_17_sig,RIGHT,ALU2
S 95000,153000,95000,153000,400,obs,LEFT,TALU2
S 95000,153000,95000,153000,400,xpu_core_inst.not_n_datai 7,LEFT,TALU2
S 93000,153000,94000,153000,400,obs,RIGHT,TALU2
S 93000,153000,94000,153000,400,xpu_core_inst.not_v_net_31,RIGHT,ALU2
S 76000,153000,89000,153000,400,obs,RIGHT,TALU2
S 76000,153000,89000,153000,400,xpu_core_inst.a2_x2_sig,RIGHT,ALU2
S 43000,153000,63000,153000,400,obs,RIGHT,TALU2
S 43000,153000,63000,153000,400,xpu_core_inst.n_op 7,RIGHT,ALU2
S 24000,153000,39000,153000,400,obs,RIGHT,TALU2
S 24000,153000,39000,153000,400,xpu_core_inst.a3_x2_sig,RIGHT,ALU2
S 172000,152000,180000,152000,400,obs,RIGHT,TALU2
S 172000,152000,180000,152000,400,xpu_core_inst.n_acc 5,RIGHT,ALU2
S 150000,152000,160000,152000,400,obs,RIGHT,TALU2
S 150000,152000,160000,152000,400,xpu_core_inst.not_v_net_37,RIGHT,ALU2
S 144000,152000,148000,152000,400,obs,RIGHT,TALU2
S 144000,152000,148000,152000,400,xpu_core_inst.not_v_adder_sum 6,RIGHT,ALU2
S 138000,152000,143000,152000,400,obs,RIGHT,TALU2
S 138000,152000,143000,152000,400,xpu_core_inst.not_n_acc 7,RIGHT,ALU2
S 129000,152000,133000,152000,400,obs,RIGHT,TALU2
S 129000,152000,133000,152000,400,xpu_core_inst.not_aux1,RIGHT,ALU2
S 124000,152000,124000,152000,400,obs,LEFT,TALU2
S 124000,152000,124000,152000,400,xpu_core_inst.no2_x1_24_sig,LEFT,TALU2
S 118000,152000,120000,152000,400,obs,RIGHT,TALU2
S 118000,152000,120000,152000,400,xpu_core_inst.o3_x2_8_sig,RIGHT,ALU2
S 75000,152000,75000,152000,400,obs,LEFT,TALU2
S 75000,152000,75000,152000,400,xpu_core_inst.not_v_net_3,LEFT,TALU2
S 22000,152000,29000,152000,400,obs,RIGHT,TALU2
S 22000,152000,29000,152000,400,xpu_core_inst.no2_x1_27_sig,RIGHT,ALU2
S 21000,152000,21000,152000,400,obs,LEFT,TALU2
S 21000,152000,21000,152000,400,xpu_core_inst.n_ift,LEFT,TALU2
S 16000,152000,16000,152000,400,obs,LEFT,TALU2
S 16000,152000,16000,152000,400,xpu_core_inst.n_imm,LEFT,TALU2
S 2000,152000,5000,152000,400,m_clock,RIGHT,CALU2
S 148000,151000,155000,151000,400,obs,RIGHT,TALU2
S 148000,151000,155000,151000,400,xpu_core_inst.not_v_adder_sum 6,RIGHT,ALU2
S 122000,151000,147000,151000,400,obs,RIGHT,TALU2
S 122000,151000,147000,151000,400,xpu_core_inst.on12_x1_9_sig,RIGHT,ALU2
S 108000,150000,150000,150000,400,obs,RIGHT,TALU2
S 108000,150000,150000,150000,400,xpu_core_inst.not_v_net_37,RIGHT,ALU2
S 119000,149000,154000,149000,400,obs,RIGHT,TALU2
S 119000,149000,154000,149000,400,xpu_core_inst.n_acc 6,RIGHT,ALU2
S 178000,148000,180000,148000,400,obs,RIGHT,TALU2
S 178000,148000,180000,148000,400,xpu_core_inst.n_acc 6,RIGHT,ALU2
S 157000,148000,170000,148000,400,obs,RIGHT,TALU2
S 157000,148000,170000,148000,400,xpu_core_inst.a2_x2_9_sig,RIGHT,ALU2
S 148000,148000,149000,148000,400,obs,RIGHT,TALU2
S 148000,148000,149000,148000,400,xpu_core_inst.not_n_acc 6,RIGHT,ALU2
S 140000,148000,144000,148000,400,obs,RIGHT,TALU2
S 140000,148000,144000,148000,400,xpu_core_inst.noa22_x1_41_sig,RIGHT,ALU2
S 121000,148000,135000,148000,400,obs,RIGHT,TALU2
S 121000,148000,135000,148000,400,xpu_core_inst.not_v_net_41,RIGHT,ALU2
S 120000,148000,120000,148000,400,obs,LEFT,TALU2
S 120000,148000,120000,148000,400,xpu_core_inst.o3_x2_8_sig,LEFT,TALU2
S 109000,148000,119000,148000,400,obs,RIGHT,TALU2
S 109000,148000,119000,148000,400,xpu_core_inst.n_acc 6,RIGHT,ALU2
S 99000,148000,108000,148000,400,obs,RIGHT,TALU2
S 99000,148000,108000,148000,400,xpu_core_inst.not_v_net_37,RIGHT,ALU2
S 41000,148000,60000,148000,400,obs,RIGHT,TALU2
S 41000,148000,60000,148000,400,xpu_core_inst.oa22_x2_7_sig,RIGHT,ALU2
S 25000,148000,30000,148000,400,obs,RIGHT,TALU2
S 25000,148000,30000,148000,400,xpu_core_inst.not_v_net_1,RIGHT,ALU2
S 155000,147000,162000,147000,400,obs,RIGHT,TALU2
S 155000,147000,162000,147000,400,xpu_core_inst.not_v_adder_sum 6,RIGHT,ALU2
S 130000,147000,154000,147000,400,obs,RIGHT,TALU2
S 130000,147000,154000,147000,400,xpu_core_inst.na3_x1_8_sig,RIGHT,ALU2
S 105000,147000,125000,147000,400,obs,RIGHT,TALU2
S 105000,147000,125000,147000,400,xpu_core_inst.not_aux9,RIGHT,ALU2
S 75000,147000,78000,147000,400,obs,RIGHT,TALU2
S 75000,147000,78000,147000,400,xpu_core_inst.not_v_net_3,RIGHT,ALU2
S 37000,147000,49000,147000,400,m_clock,RIGHT,CALU2
S 6000,147000,16000,147000,400,obs,RIGHT,TALU2
S 6000,147000,16000,147000,400,xpu_core_inst.n_imm,RIGHT,ALU2
S 1000,147000,1000,147000,400,obs,LEFT,TALU1
S 1000,147000,1000,147000,400,n_datai 6,LEFT,TALU1
S 149000,146000,160000,146000,400,obs,RIGHT,TALU2
S 149000,146000,160000,146000,400,xpu_core_inst.not_v_net_9,RIGHT,ALU2
S 136000,146000,148000,146000,400,obs,RIGHT,TALU2
S 136000,146000,148000,146000,400,xpu_core_inst.not_n_acc 6,RIGHT,ALU2
S 135000,146000,135000,146000,400,obs,LEFT,TALU2
S 135000,146000,135000,146000,400,xpu_core_inst.not_v_net_41,LEFT,TALU2
S 126000,146000,134000,146000,400,obs,RIGHT,TALU2
S 126000,146000,134000,146000,400,xpu_core_inst.not_n_im 6,RIGHT,ALU2
S 124000,146000,124000,146000,400,obs,LEFT,TALU2
S 124000,146000,124000,146000,400,xpu_core_inst.no2_x1_24_sig,LEFT,TALU2
S 106000,146000,121000,146000,400,obs,RIGHT,TALU2
S 106000,146000,121000,146000,400,xpu_core_inst.not_v_net_41,RIGHT,ALU2
S 58000,146000,73000,146000,400,obs,RIGHT,TALU2
S 58000,146000,73000,146000,400,xpu_core_inst.not_p_reset,RIGHT,ALU2
S 8000,146000,43000,146000,400,obs,RIGHT,TALU2
S 8000,146000,43000,146000,400,xpu_core_inst.n_op 7,RIGHT,ALU2
S 160000,145000,176000,145000,400,obs,RIGHT,TALU2
S 160000,145000,176000,145000,400,xpu_core_inst.not_v_net_9,RIGHT,ALU2
S 143000,145000,146000,145000,400,obs,RIGHT,TALU2
S 143000,145000,146000,145000,400,xpu_core_inst.not_v_net_9,RIGHT,ALU2
S 100000,145000,129000,145000,400,obs,RIGHT,TALU2
S 100000,145000,129000,145000,400,xpu_core_inst.on12_x1_8_sig,RIGHT,ALU2
S 92000,145000,95000,145000,400,obs,RIGHT,TALU2
S 92000,145000,95000,145000,400,xpu_core_inst.not_n_datai 7,RIGHT,ALU2
S 159000,144000,175000,144000,400,obs,RIGHT,TALU2
S 159000,144000,175000,144000,400,xpu_core_inst.not_n_ift,RIGHT,ALU2
S 145000,144000,151000,144000,400,obs,RIGHT,TALU2
S 145000,144000,151000,144000,400,xpu_core_inst.not_aux9,RIGHT,ALU2
S 142000,144000,144000,144000,400,obs,RIGHT,TALU2
S 142000,144000,144000,144000,400,xpu_core_inst.not_n_ift,RIGHT,ALU2
S 128000,144000,138000,144000,400,obs,RIGHT,TALU2
S 128000,144000,138000,144000,400,xpu_core_inst.o3_x2_7_sig,RIGHT,ALU2
S 111000,144000,126000,144000,400,obs,RIGHT,TALU2
S 111000,144000,126000,144000,400,xpu_core_inst.not_n_im 6,RIGHT,ALU2
S 101000,144000,105000,144000,400,obs,RIGHT,TALU2
S 101000,144000,105000,144000,400,xpu_core_inst.xr2_x1_8_sig,RIGHT,ALU2
S 92000,144000,95000,144000,400,obs,RIGHT,TALU2
S 92000,144000,95000,144000,400,xpu_core_inst.no2_x1_23_sig,RIGHT,ALU2
S 72000,144000,88000,144000,400,obs,RIGHT,TALU2
S 72000,144000,88000,144000,400,xpu_core_inst.not_v_net_2,RIGHT,ALU2
S 57000,144000,67000,144000,400,obs,RIGHT,TALU2
S 57000,144000,67000,144000,400,xpu_core_inst.a2_x2_11_sig,RIGHT,ALU2
S 51000,144000,56000,144000,400,obs,RIGHT,TALU2
S 51000,144000,56000,144000,400,xpu_core_inst.n_ift,RIGHT,ALU2
S 7000,144000,50000,144000,400,obs,RIGHT,TALU2
S 7000,144000,50000,144000,400,xpu_core_inst.not_v_net_6,RIGHT,ALU2
S 161000,143000,161000,143000,400,obs,LEFT,TALU2
S 161000,143000,161000,143000,400,xpu_core_inst.noa22_x1_21_sig,LEFT,TALU2
S 150000,143000,156000,143000,400,obs,RIGHT,TALU2
S 150000,143000,156000,143000,400,xpu_core_inst.noa22_x1_32_sig,RIGHT,ALU2
S 146000,143000,149000,143000,400,obs,RIGHT,TALU2
S 146000,143000,149000,143000,400,xpu_core_inst.not_v_net_9,RIGHT,ALU2
S 128000,143000,145000,143000,400,obs,RIGHT,TALU2
S 128000,143000,145000,143000,400,xpu_core_inst.not_aux9,RIGHT,ALU2
S 122000,143000,127000,143000,400,obs,RIGHT,TALU2
S 122000,143000,127000,143000,400,xpu_core_inst.no3_x1_16_sig,RIGHT,ALU2
S 118000,143000,121000,143000,400,obs,RIGHT,TALU2
S 118000,143000,121000,143000,400,xpu_core_inst.not_n_acc 7,RIGHT,ALU2
S 116000,143000,116000,143000,400,obs,LEFT,TALU2
S 116000,143000,116000,143000,400,xpu_core_inst.not_n_im 7,LEFT,TALU2
S 104000,143000,112000,143000,400,obs,RIGHT,TALU2
S 104000,143000,112000,143000,400,xpu_core_inst.n_im 6,RIGHT,ALU2
S 81000,143000,85000,143000,400,obs,RIGHT,TALU2
S 81000,143000,85000,143000,400,xpu_core_inst.not_v_proc_ift_set,RIGHT,ALU2
S 77000,143000,80000,143000,400,obs,RIGHT,TALU2
S 77000,143000,80000,143000,400,xpu_core_inst.not_n_exe,RIGHT,ALU2
S 66000,143000,72000,143000,400,obs,RIGHT,TALU2
S 66000,143000,72000,143000,400,xpu_core_inst.not_v_net_2,RIGHT,ALU2
S 52000,143000,64000,143000,400,p_reset,RIGHT,CALU2
S 23000,143000,51000,143000,400,obs,RIGHT,TALU2
S 23000,143000,51000,143000,400,xpu_core_inst.n_ift,RIGHT,ALU2
S 14000,143000,22000,143000,400,obs,RIGHT,TALU2
S 14000,143000,22000,143000,400,xpu_core_inst.not_v_net_9,RIGHT,ALU2
S 166000,142000,166000,142000,400,obs,LEFT,TALU1
S 166000,142000,166000,142000,400,m_clock,LEFT,TALU1
S 151000,142000,165000,142000,400,obs,RIGHT,TALU2
S 151000,142000,165000,142000,400,xpu_core_inst.not_p_reset,RIGHT,ALU2
S 145000,142000,145000,142000,400,obs,LEFT,TALU2
S 145000,142000,145000,142000,400,xpu_core_inst.not_n_pc 6,LEFT,TALU2
S 125000,142000,128000,142000,400,obs,RIGHT,TALU2
S 125000,142000,128000,142000,400,xpu_core_inst.not_aux9,RIGHT,ALU2
S 95000,142000,123000,142000,400,obs,RIGHT,TALU2
S 95000,142000,123000,142000,400,xpu_core_inst.no2_x1_23_sig,RIGHT,ALU2
S 94000,142000,94000,142000,400,obs,LEFT,TALU2
S 94000,142000,94000,142000,400,xpu_core_inst.not_n_datai 6,LEFT,TALU2
S 93000,142000,93000,142000,400,obs,LEFT,TALU2
S 93000,142000,93000,142000,400,xpu_core_inst.not_v_net_31,LEFT,TALU2
S 87000,142000,90000,142000,400,obs,RIGHT,TALU2
S 87000,142000,90000,142000,400,xpu_core_inst.not_n_ift,RIGHT,ALU2
S 74000,142000,81000,142000,400,obs,RIGHT,TALU2
S 74000,142000,81000,142000,400,xpu_core_inst.not_v_proc_ift_set,RIGHT,ALU2
S 59000,142000,71000,142000,400,obs,RIGHT,TALU2
S 59000,142000,71000,142000,400,xpu_core_inst.no3_x1_18_sig,RIGHT,ALU2
S 32000,142000,56000,142000,400,obs,RIGHT,TALU2
S 32000,142000,56000,142000,400,xpu_core_inst.not_n_ift,RIGHT,ALU2
S 20000,142000,27000,142000,400,obs,RIGHT,TALU2
S 20000,142000,27000,142000,400,xpu_core_inst.na2_x1_sig,RIGHT,ALU2
S 2000,142000,19000,142000,400,obs,RIGHT,TALU2
S 2000,142000,19000,142000,400,xpu_core_inst.not_n_datai 6,RIGHT,ALU2
S 144000,141000,159000,141000,400,obs,RIGHT,TALU2
S 144000,141000,159000,141000,400,xpu_core_inst.not_n_ift,RIGHT,ALU2
S 121000,141000,143000,141000,400,obs,RIGHT,TALU2
S 121000,141000,143000,141000,400,xpu_core_inst.not_n_acc 7,RIGHT,ALU2
S 21000,141000,23000,141000,400,obs,RIGHT,TALU2
S 21000,141000,23000,141000,400,xpu_core_inst.n_ift,RIGHT,ALU2
S 84000,139000,107000,139000,400,obs,RIGHT,TALU2
S 84000,139000,107000,139000,400,xpu_core_inst.not_n_datai 5,RIGHT,ALU2
S 22000,139000,57000,139000,400,obs,RIGHT,TALU2
S 22000,139000,57000,139000,400,xpu_core_inst.not_v_net_9,RIGHT,ALU2
S 160000,138000,161000,138000,400,obs,RIGHT,TALU2
S 160000,138000,161000,138000,400,xpu_core_inst.noa22_x1_21_sig,RIGHT,ALU2
S 147000,138000,148000,138000,400,obs,RIGHT,TALU2
S 147000,138000,148000,138000,400,xpu_core_inst.on12_x1_9_sig,RIGHT,ALU2
S 112000,138000,137000,138000,400,obs,RIGHT,TALU2
S 112000,138000,137000,138000,400,xpu_core_inst.n_im 6,RIGHT,ALU2
S 110000,138000,111000,138000,400,obs,RIGHT,TALU2
S 110000,138000,111000,138000,400,xpu_core_inst.not_n_im 6,RIGHT,ALU2
S 100000,138000,100000,138000,400,obs,LEFT,TALU2
S 100000,138000,100000,138000,400,xpu_core_inst.not_n_im 5,LEFT,TALU2
S 81000,138000,99000,138000,400,obs,RIGHT,TALU2
S 81000,138000,99000,138000,400,xpu_core_inst.n_im 5,RIGHT,ALU2
S 59000,138000,80000,138000,400,obs,RIGHT,TALU2
S 59000,138000,80000,138000,400,xpu_core_inst.not_v_net_6,RIGHT,ALU2
S 53000,138000,58000,138000,400,obs,RIGHT,TALU2
S 53000,138000,58000,138000,400,xpu_core_inst.not_p_reset,RIGHT,ALU2
S 153000,137000,169000,137000,400,obs,RIGHT,TALU2
S 153000,137000,169000,137000,400,xpu_core_inst.noa22_x1_20_sig,RIGHT,ALU2
S 147000,137000,150000,137000,400,obs,RIGHT,TALU2
S 147000,137000,150000,137000,400,xpu_core_inst.not_v_net_37,RIGHT,ALU2
S 142000,137000,142000,137000,400,obs,LEFT,TALU2
S 142000,137000,142000,137000,400,xpu_core_inst.noa22_x1_40_sig,LEFT,TALU2
S 19000,137000,104000,137000,400,obs,RIGHT,TALU2
S 19000,137000,104000,137000,400,xpu_core_inst.not_n_datai 6,RIGHT,ALU2
S 145000,136000,163000,136000,400,obs,RIGHT,TALU2
S 145000,136000,163000,136000,400,xpu_core_inst.not_n_pc 6,RIGHT,ALU2
S 140000,136000,144000,136000,400,obs,RIGHT,TALU2
S 140000,136000,144000,136000,400,xpu_core_inst.not_n_ift,RIGHT,ALU2
S 109000,136000,111000,136000,400,obs,RIGHT,TALU2
S 109000,136000,111000,136000,400,xpu_core_inst.not_v_net_6,RIGHT,ALU2
S 86000,136000,94000,136000,400,obs,RIGHT,TALU2
S 86000,136000,94000,136000,400,xpu_core_inst.nao22_x1_7_sig,RIGHT,ALU2
S 84000,136000,85000,136000,400,obs,RIGHT,TALU2
S 84000,136000,85000,136000,400,xpu_core_inst.not_n_datai 5,RIGHT,ALU2
S 60000,136000,75000,136000,400,obs,RIGHT,TALU2
S 60000,136000,75000,136000,400,xpu_core_inst.not_v_net_3,RIGHT,ALU2
S 50000,136000,59000,136000,400,obs,RIGHT,TALU2
S 50000,136000,59000,136000,400,xpu_core_inst.not_v_net_6,RIGHT,ALU2
S 35000,136000,49000,136000,400,obs,RIGHT,TALU2
S 35000,136000,49000,136000,400,xpu_core_inst.not_n_exe,RIGHT,ALU2
S 151000,135000,159000,135000,400,obs,RIGHT,TALU2
S 151000,135000,159000,135000,400,xpu_core_inst.not_aux4,RIGHT,ALU2
S 125000,135000,146000,135000,400,obs,RIGHT,TALU2
S 125000,135000,146000,135000,400,xpu_core_inst.not_v_net_9,RIGHT,ALU2
S 105000,135000,117000,135000,400,obs,RIGHT,TALU2
S 105000,135000,117000,135000,400,xpu_core_inst.nao22_x1_8_sig,RIGHT,ALU2
S 86000,135000,103000,135000,400,obs,RIGHT,TALU2
S 86000,135000,103000,135000,400,xpu_core_inst.not_aux5,RIGHT,ALU2
S 49000,135000,77000,135000,400,obs,RIGHT,TALU2
S 49000,135000,77000,135000,400,xpu_core_inst.not_n_exe,RIGHT,ALU2
S 41000,135000,47000,135000,400,obs,RIGHT,TALU2
S 41000,135000,47000,135000,400,xpu_core_inst.not_v_net_0,RIGHT,ALU2
S 158000,134000,164000,134000,400,obs,RIGHT,TALU2
S 158000,134000,164000,134000,400,xpu_core_inst.noa22_x1_22_sig,RIGHT,ALU2
S 111000,134000,113000,134000,400,obs,RIGHT,TALU2
S 111000,134000,113000,134000,400,xpu_core_inst.aux6,RIGHT,ALU2
S 92000,134000,109000,134000,400,obs,RIGHT,TALU2
S 92000,134000,109000,134000,400,xpu_core_inst.not_v_net_6,RIGHT,ALU2
S 87000,134000,91000,134000,400,obs,RIGHT,TALU2
S 87000,134000,91000,134000,400,xpu_core_inst.aux6,RIGHT,ALU2
S 84000,134000,86000,134000,400,obs,RIGHT,TALU2
S 84000,134000,86000,134000,400,xpu_core_inst.not_aux5,RIGHT,ALU2
S 57000,134000,83000,134000,400,obs,RIGHT,TALU2
S 57000,134000,83000,134000,400,xpu_core_inst.not_v_net_9,RIGHT,ALU2
S 42000,134000,56000,134000,400,obs,RIGHT,TALU2
S 42000,134000,56000,134000,400,xpu_core_inst.v_proc_exe_set,RIGHT,ALU2
S 36000,134000,41000,134000,400,obs,RIGHT,TALU2
S 36000,134000,41000,134000,400,xpu_core_inst.not_v_net_0,RIGHT,ALU2
S 28000,134000,30000,134000,400,obs,RIGHT,TALU2
S 28000,134000,30000,134000,400,xpu_core_inst.mbk_buf_n_exe,RIGHT,ALU2
S 162000,133000,180000,133000,400,obs,RIGHT,TALU2
S 162000,133000,180000,133000,400,xpu_core_inst.n_pc 6,RIGHT,ALU2
S 154000,133000,157000,133000,400,obs,RIGHT,TALU2
S 154000,133000,157000,133000,400,xpu_core_inst.no3_x1_8_sig,RIGHT,ALU2
S 149000,133000,153000,133000,400,obs,RIGHT,TALU2
S 149000,133000,153000,133000,400,xpu_core_inst.xr2_x1_9_sig,RIGHT,ALU2
S 120000,133000,126000,133000,400,obs,RIGHT,TALU2
S 120000,133000,126000,133000,400,xpu_core_inst.ao2o22_x2_7_sig,RIGHT,ALU2
S 109000,133000,116000,133000,400,obs,RIGHT,TALU2
S 109000,133000,116000,133000,400,xpu_core_inst.no2_x1_9_sig,RIGHT,ALU2
S 93000,133000,99000,133000,400,obs,RIGHT,TALU2
S 93000,133000,99000,133000,400,xpu_core_inst.no2_x1_8_sig,RIGHT,ALU2
S 80000,133000,92000,133000,400,obs,RIGHT,TALU2
S 80000,133000,92000,133000,400,xpu_core_inst.not_v_net_6,RIGHT,ALU2
S 64000,133000,68000,133000,400,obs,RIGHT,TALU2
S 64000,133000,68000,133000,400,xpu_core_inst.not_aux4,RIGHT,ALU2
S 56000,133000,63000,133000,400,obs,RIGHT,TALU2
S 56000,133000,63000,133000,400,xpu_core_inst.not_n_ift,RIGHT,ALU2
S 44000,133000,52000,133000,400,p_reset,RIGHT,CALU2
S 38000,133000,43000,133000,400,obs,RIGHT,TALU2
S 38000,133000,43000,133000,400,xpu_core_inst.nao22_x1_10_sig,RIGHT,ALU2
S 31000,133000,35000,133000,400,obs,RIGHT,TALU2
S 31000,133000,35000,133000,400,xpu_core_inst.not_n_exe,RIGHT,ALU2
S 21000,133000,30000,133000,400,obs,RIGHT,TALU2
S 21000,133000,30000,133000,400,xpu_core_inst.n_exe,RIGHT,ALU2
S 1000,133000,1000,133000,400,obs,LEFT,TALU1
S 1000,133000,1000,133000,400,n_datai 5,LEFT,TALU1
S 162000,132000,166000,132000,400,m_clock,RIGHT,CALU2
S 146000,132000,151000,132000,400,obs,RIGHT,TALU2
S 146000,132000,151000,132000,400,xpu_core_inst.not_aux4,RIGHT,ALU2
S 142000,132000,143000,132000,400,obs,RIGHT,TALU2
S 142000,132000,143000,132000,400,xpu_core_inst.not_n_pc 5,RIGHT,ALU2
S 123000,132000,124000,132000,400,m_clock,RIGHT,CALU2
S 106000,132000,111000,132000,400,obs,RIGHT,TALU2
S 106000,132000,111000,132000,400,xpu_core_inst.aux6,RIGHT,ALU2
S 71000,132000,97000,132000,400,obs,RIGHT,TALU2
S 71000,132000,97000,132000,400,xpu_core_inst.ao2o22_x2_6_sig,RIGHT,ALU2
S 64000,132000,67000,132000,400,m_clock,RIGHT,CALU2
S 11000,132000,37000,132000,400,obs,RIGHT,TALU2
S 11000,132000,37000,132000,400,xpu_core_inst.noa22_x1_34_sig,RIGHT,ALU2
S 5000,132000,7000,132000,400,m_clock,RIGHT,CALU2
S 2000,132000,4000,132000,400,obs,RIGHT,TALU2
S 2000,132000,4000,132000,400,xpu_core_inst.not_n_datai 5,RIGHT,ALU2
S 165000,131000,166000,131000,400,obs,RIGHT,TALU2
S 165000,131000,166000,131000,400,xpu_core_inst.not_p_reset,RIGHT,ALU2
S 124000,131000,162000,131000,400,m_clock,RIGHT,CALU2
S 68000,131000,100000,131000,400,obs,RIGHT,TALU2
S 68000,131000,100000,131000,400,xpu_core_inst.not_aux4,RIGHT,ALU2
S 48000,131000,64000,131000,400,m_clock,RIGHT,CALU2
S 4000,131000,26000,131000,400,obs,RIGHT,TALU2
S 4000,131000,26000,131000,400,xpu_core_inst.not_n_datai 5,RIGHT,ALU2
S 63000,130000,90000,130000,400,obs,RIGHT,TALU2
S 63000,130000,90000,130000,400,xpu_core_inst.not_n_ift,RIGHT,ALU2
S 86000,129000,89000,129000,400,obs,RIGHT,TALU2
S 86000,129000,89000,129000,400,xpu_core_inst.not_aux5,RIGHT,ALU2
S 45000,129000,84000,129000,400,obs,RIGHT,TALU2
S 45000,129000,84000,129000,400,xpu_core_inst.not_n_datai 5,RIGHT,ALU2
S 181000,128000,181000,128000,400,obs,LEFT,TALU1
S 181000,128000,181000,128000,400,n_datao 5,LEFT,TALU1
S 180000,128000,180000,128000,400,obs,LEFT,TALU2
S 180000,128000,180000,128000,400,xpu_core_inst.n_acc 5,LEFT,TALU2
S 158000,128000,158000,128000,400,obs,LEFT,TALU2
S 158000,128000,158000,128000,400,xpu_core_inst.n_acc 7,LEFT,TALU2
S 153000,128000,154000,128000,400,obs,RIGHT,TALU2
S 153000,128000,154000,128000,400,xpu_core_inst.xr2_x1_9_sig,RIGHT,ALU2
S 127000,128000,127000,128000,400,obs,LEFT,TALU2
S 127000,128000,127000,128000,400,adder.xr2_x1_7_sig,LEFT,TALU2
S 98000,128000,126000,128000,400,obs,RIGHT,TALU2
S 98000,128000,126000,128000,400,xpu_core_inst.not_v_net_45,RIGHT,ALU2
S 85000,128000,86000,128000,400,obs,RIGHT,TALU2
S 85000,128000,86000,128000,400,xpu_core_inst.aux1,RIGHT,ALU2
S 48000,128000,49000,128000,400,m_clock,RIGHT,CALU2
S 46000,128000,47000,128000,400,obs,RIGHT,TALU2
S 46000,128000,47000,128000,400,xpu_core_inst.not_n_datai 6,RIGHT,ALU2
S 26000,128000,45000,128000,400,obs,RIGHT,TALU2
S 26000,128000,45000,128000,400,xpu_core_inst.not_n_datai 5,RIGHT,ALU2
S 6000,128000,24000,128000,400,obs,RIGHT,TALU2
S 6000,128000,24000,128000,400,xpu_core_inst.nmx2_x1_5_sig,RIGHT,ALU2
S 2000,128000,5000,128000,400,m_clock,RIGHT,CALU2
S 149000,127000,152000,127000,400,obs,RIGHT,TALU2
S 149000,127000,152000,127000,400,xpu_core_inst.aux1,RIGHT,ALU2
S 118000,127000,144000,127000,400,obs,RIGHT,TALU2
S 118000,127000,144000,127000,400,xpu_core_inst.ao2o22_x2_8_sig,RIGHT,ALU2
S 99000,127000,115000,127000,400,obs,RIGHT,TALU2
S 99000,127000,115000,127000,400,xpu_core_inst.nao22_x1_9_sig,RIGHT,ALU2
S 80000,127000,98000,127000,400,obs,RIGHT,TALU2
S 80000,127000,98000,127000,400,xpu_core_inst.not_v_net_45,RIGHT,ALU2
S 45000,127000,52000,127000,400,obs,RIGHT,TALU2
S 45000,127000,52000,127000,400,xpu_core_inst.nmx2_x1_6_sig,RIGHT,ALU2
S 144000,126000,165000,126000,400,obs,RIGHT,TALU2
S 144000,126000,165000,126000,400,xpu_core_inst.ao2o22_x2_8_sig,RIGHT,ALU2
S 143000,126000,143000,126000,400,obs,LEFT,TALU2
S 143000,126000,143000,126000,400,xpu_core_inst.not_n_acc 7,LEFT,TALU2
S 121000,126000,138000,126000,400,obs,RIGHT,TALU2
S 121000,126000,138000,126000,400,xpu_core_inst.mbk_buf_not_v_net_45,RIGHT,ALU2
S 91000,126000,111000,126000,400,obs,RIGHT,TALU2
S 91000,126000,111000,126000,400,xpu_core_inst.aux6,RIGHT,ALU2
S 43000,126000,44000,126000,400,obs,RIGHT,TALU2
S 43000,126000,44000,126000,400,xpu_core_inst.n_ift,RIGHT,ALU2
S 123000,125000,131000,125000,400,obs,RIGHT,TALU2
S 123000,125000,131000,125000,400,xpu_core_inst.not_aux1,RIGHT,ALU2
S 108000,125000,122000,125000,400,obs,RIGHT,TALU2
S 108000,125000,122000,125000,400,xpu_core_inst.not_n_im 7,RIGHT,ALU2
S 98000,125000,106000,125000,400,obs,RIGHT,TALU2
S 98000,125000,106000,125000,400,xpu_core_inst.not_v_net_41,RIGHT,ALU2
S 95000,125000,97000,125000,400,obs,RIGHT,TALU2
S 95000,125000,97000,125000,400,xpu_core_inst.nao22_x1_9_sig,RIGHT,ALU2
S 92000,125000,94000,125000,400,obs,RIGHT,TALU2
S 92000,125000,94000,125000,400,xpu_core_inst.not_n_datai 7,RIGHT,ALU2
S 73000,125000,81000,125000,400,obs,RIGHT,TALU2
S 73000,125000,81000,125000,400,xpu_core_inst.mbk_buf_n_exe,RIGHT,ALU2
S 23000,125000,23000,125000,400,obs,LEFT,TALU2
S 23000,125000,23000,125000,400,xpu_core_inst.n_ift,LEFT,TALU2
S 146000,124000,177000,124000,400,obs,RIGHT,TALU2
S 146000,124000,177000,124000,400,xpu_core_inst.noa22_x1_42_sig,RIGHT,ALU2
S 126000,124000,144000,124000,400,obs,RIGHT,TALU2
S 126000,124000,144000,124000,400,xpu_core_inst.not_v_net_45,RIGHT,ALU2
S 109000,124000,109000,124000,400,obs,LEFT,TALU2
S 109000,124000,109000,124000,400,xpu_core_inst.not_v_net_6,LEFT,TALU2
S 104000,124000,105000,124000,400,obs,RIGHT,TALU2
S 104000,124000,105000,124000,400,xpu_core_inst.not_aux9,RIGHT,ALU2
S 101000,124000,102000,124000,400,obs,RIGHT,TALU2
S 101000,124000,102000,124000,400,xpu_core_inst.not_v_net_37,RIGHT,ALU2
S 99000,124000,100000,124000,400,obs,RIGHT,TALU2
S 99000,124000,100000,124000,400,xpu_core_inst.not_v_net_31,RIGHT,ALU2
S 68000,124000,95000,124000,400,obs,RIGHT,TALU2
S 68000,124000,95000,124000,400,xpu_core_inst.not_v_net_31,RIGHT,ALU2
S 35000,124000,63000,124000,400,obs,RIGHT,TALU2
S 35000,124000,63000,124000,400,xpu_core_inst.n_op 6,RIGHT,ALU2
S 16000,124000,33000,124000,400,obs,RIGHT,TALU2
S 16000,124000,33000,124000,400,xpu_core_inst.n_op 5,RIGHT,ALU2
S 157000,123000,176000,123000,400,obs,RIGHT,TALU2
S 157000,123000,176000,123000,400,xpu_core_inst.n_im 7,RIGHT,ALU2
S 131000,123000,150000,123000,400,obs,RIGHT,TALU2
S 131000,123000,150000,123000,400,v_adder_in1 7,RIGHT,ALU2
S 107000,123000,114000,123000,400,obs,RIGHT,TALU2
S 107000,123000,114000,123000,400,xpu_core_inst.no2_x1_10_sig,RIGHT,ALU2
S 83000,123000,94000,123000,400,obs,RIGHT,TALU2
S 83000,123000,94000,123000,400,xpu_core_inst.not_v_net_9,RIGHT,ALU2
S 74000,123000,82000,123000,400,obs,RIGHT,TALU2
S 74000,123000,82000,123000,400,xpu_core_inst.not_v_net_41,RIGHT,ALU2
S 43000,123000,68000,123000,400,obs,RIGHT,TALU2
S 43000,123000,68000,123000,400,xpu_core_inst.not_aux18,RIGHT,ALU2
S 39000,123000,42000,123000,400,obs,RIGHT,TALU2
S 39000,123000,42000,123000,400,xpu_core_inst.inv_x2_7_sig,RIGHT,ALU2
S 22000,123000,29000,123000,400,obs,RIGHT,TALU2
S 22000,123000,29000,123000,400,xpu_core_inst.inv_x2_6_sig,RIGHT,ALU2
S 162000,122000,162000,122000,400,obs,LEFT,TALU1
S 162000,122000,162000,122000,400,m_clock,LEFT,TALU1
S 153000,122000,157000,122000,400,obs,RIGHT,TALU2
S 153000,122000,157000,122000,400,xpu_core_inst.n_im 7,RIGHT,ALU2
S 142000,122000,147000,122000,400,obs,RIGHT,TALU2
S 142000,122000,147000,122000,400,xpu_core_inst.no2_x1_35_sig,RIGHT,ALU2
S 120000,122000,126000,122000,400,obs,RIGHT,TALU2
S 120000,122000,126000,122000,400,v_adder_in2 7,RIGHT,ALU2
S 112000,122000,119000,122000,400,obs,RIGHT,TALU2
S 112000,122000,119000,122000,400,xpu_core_inst.n_im 7,RIGHT,ALU2
S 95000,122000,99000,122000,400,obs,RIGHT,TALU2
S 95000,122000,99000,122000,400,xpu_core_inst.not_v_net_31,RIGHT,ALU2
S 92000,122000,93000,122000,400,obs,RIGHT,TALU2
S 92000,122000,93000,122000,400,xpu_core_inst.not_aux5,RIGHT,ALU2
S 86000,122000,91000,122000,400,obs,RIGHT,TALU2
S 86000,122000,91000,122000,400,xpu_core_inst.a2_x2_2_sig,RIGHT,ALU2
S 80000,122000,84000,122000,400,obs,RIGHT,TALU2
S 80000,122000,84000,122000,400,xpu_core_inst.n_ift,RIGHT,ALU2
S 75000,122000,79000,122000,400,obs,RIGHT,TALU2
S 75000,122000,79000,122000,400,xpu_core_inst.o2_x2_2_sig,RIGHT,ALU2
S 71000,122000,74000,122000,400,obs,RIGHT,TALU2
S 71000,122000,74000,122000,400,xpu_core_inst.o2_x2_3_sig,RIGHT,ALU2
S 66000,122000,70000,122000,400,obs,RIGHT,TALU2
S 66000,122000,70000,122000,400,xpu_core_inst.not_aux30,RIGHT,ALU2
S 36000,122000,36000,122000,400,obs,LEFT,TALU2
S 36000,122000,36000,122000,400,xpu_core_inst.not_aux14,LEFT,TALU2
S 119000,121000,136000,121000,400,obs,RIGHT,TALU2
S 119000,121000,136000,121000,400,xpu_core_inst.n_im 7,RIGHT,ALU2
S 94000,121000,107000,121000,400,obs,RIGHT,TALU2
S 94000,121000,107000,121000,400,xpu_core_inst.not_v_net_9,RIGHT,ALU2
S 89000,121000,92000,121000,400,obs,RIGHT,TALU2
S 89000,121000,92000,121000,400,xpu_core_inst.not_aux5,RIGHT,ALU2
S 82000,120000,98000,120000,400,obs,RIGHT,TALU2
S 82000,120000,98000,120000,400,xpu_core_inst.not_v_net_41,RIGHT,ALU2
S 67000,119000,76000,119000,400,m_clock,RIGHT,CALU2
S 122000,118000,137000,118000,400,obs,RIGHT,TALU2
S 122000,118000,137000,118000,400,xpu_core_inst.not_n_im 7,RIGHT,ALU2
S 76000,118000,81000,118000,400,m_clock,RIGHT,CALU2
S 69000,118000,75000,118000,400,obs,RIGHT,TALU2
S 69000,118000,75000,118000,400,xpu_core_inst.o2_x2_2_sig,RIGHT,ALU2
S 61000,118000,68000,118000,400,obs,RIGHT,TALU2
S 61000,118000,68000,118000,400,xpu_core_inst.not_v_net_31,RIGHT,ALU2
S 57000,118000,58000,118000,400,obs,RIGHT,TALU2
S 57000,118000,58000,118000,400,xpu_core_inst.mbk_buf_n_exe,RIGHT,ALU2
S 9000,118000,36000,118000,400,obs,RIGHT,TALU2
S 9000,118000,36000,118000,400,xpu_core_inst.not_aux14,RIGHT,ALU2
S 177000,117000,177000,117000,400,obs,LEFT,TALU2
S 177000,117000,177000,117000,400,xpu_core_inst.noa22_x1_42_sig,LEFT,TALU2
S 164000,117000,164000,117000,400,obs,LEFT,TALU2
S 164000,117000,164000,117000,400,xpu_core_inst.noa22_x1_22_sig,LEFT,TALU2
S 155000,117000,155000,117000,400,obs,LEFT,TALU2
S 155000,117000,155000,117000,400,xpu_core_inst.not_n_pc 6,LEFT,TALU2
S 134000,117000,148000,117000,400,obs,RIGHT,TALU2
S 134000,117000,148000,117000,400,xpu_core_inst.not_n_im 6,RIGHT,ALU2
S 113000,117000,124000,117000,400,obs,RIGHT,TALU2
S 113000,117000,124000,117000,400,xpu_core_inst.not_v_adder_sum 7,RIGHT,ALU2
S 106000,117000,108000,117000,400,obs,RIGHT,TALU2
S 106000,117000,108000,117000,400,xpu_core_inst.not_n_im 7,RIGHT,ALU2
S 81000,117000,100000,117000,400,obs,RIGHT,TALU2
S 81000,117000,100000,117000,400,xpu_core_inst.mbk_buf_n_exe,RIGHT,ALU2
S 44000,117000,80000,117000,400,obs,RIGHT,TALU2
S 44000,117000,80000,117000,400,xpu_core_inst.n_ift,RIGHT,ALU2
S 176000,116000,176000,116000,400,obs,LEFT,TALU2
S 176000,116000,176000,116000,400,xpu_core_inst.not_v_net_9,LEFT,TALU2
S 175000,116000,175000,116000,400,obs,LEFT,TALU2
S 175000,116000,175000,116000,400,xpu_core_inst.not_n_ift,LEFT,TALU2
S 90000,116000,140000,116000,400,obs,RIGHT,TALU2
S 90000,116000,140000,116000,400,xpu_core_inst.not_n_ift,RIGHT,ALU2
S 21000,116000,75000,116000,400,obs,RIGHT,TALU2
S 21000,116000,75000,116000,400,xpu_core_inst.n_op 0,RIGHT,ALU2
S 143000,115000,157000,115000,400,obs,RIGHT,TALU2
S 143000,115000,157000,115000,400,xpu_core_inst.not_v_net_63,RIGHT,ALU2
S 126000,115000,130000,115000,400,obs,RIGHT,TALU2
S 126000,115000,130000,115000,400,xpu_core_inst.noa22_x1_25_sig,RIGHT,ALU2
S 120000,115000,125000,115000,400,obs,RIGHT,TALU2
S 120000,115000,125000,115000,400,xpu_core_inst.not_v_net_9,RIGHT,ALU2
S 42000,115000,73000,115000,400,obs,RIGHT,TALU2
S 42000,115000,73000,115000,400,xpu_core_inst.not_aux17,RIGHT,ALU2
S 159000,114000,170000,114000,400,obs,RIGHT,TALU2
S 159000,114000,170000,114000,400,xpu_core_inst.mbk_buf_n_exe,RIGHT,ALU2
S 136000,114000,157000,114000,400,obs,RIGHT,TALU2
S 136000,114000,157000,114000,400,xpu_core_inst.n_im 7,RIGHT,ALU2
S 123000,114000,131000,114000,400,obs,RIGHT,TALU2
S 123000,114000,131000,114000,400,xpu_core_inst.noa22_x1_24_sig,RIGHT,ALU2
S 115000,114000,117000,114000,400,obs,RIGHT,TALU2
S 115000,114000,117000,114000,400,xpu_core_inst.noa22_x1_25_sig,RIGHT,ALU2
S 102000,114000,102000,114000,400,obs,LEFT,TALU2
S 102000,114000,102000,114000,400,xpu_core_inst.aux11,LEFT,TALU2
S 75000,114000,95000,114000,400,obs,RIGHT,TALU2
S 75000,114000,95000,114000,400,xpu_core_inst.n_op 0,RIGHT,ALU2
S 56000,114000,66000,114000,400,obs,RIGHT,TALU2
S 56000,114000,66000,114000,400,xpu_core_inst.not_aux30,RIGHT,ALU2
S 43000,114000,43000,114000,400,obs,LEFT,TALU2
S 43000,114000,43000,114000,400,xpu_core_inst.not_aux18,LEFT,TALU2
S 16000,114000,42000,114000,400,obs,RIGHT,TALU2
S 16000,114000,42000,114000,400,xpu_core_inst.not_aux17,RIGHT,ALU2
S 163000,113000,172000,113000,400,obs,RIGHT,TALU2
S 163000,113000,172000,113000,400,xpu_core_inst.aux11,RIGHT,ALU2
S 151000,113000,162000,113000,400,obs,RIGHT,TALU2
S 151000,113000,162000,113000,400,xpu_core_inst.o2_x2_20_sig,RIGHT,ALU2
S 141000,113000,147000,113000,400,obs,RIGHT,TALU2
S 141000,113000,147000,113000,400,xpu_core_inst.not_n_pc 7,RIGHT,ALU2
S 132000,113000,140000,113000,400,obs,RIGHT,TALU2
S 132000,113000,140000,113000,400,xpu_core_inst.not_aux4,RIGHT,ALU2
S 129000,113000,129000,113000,400,obs,LEFT,TALU2
S 129000,113000,129000,113000,400,xpu_core_inst.no3_x1_9_sig,LEFT,TALU2
S 117000,113000,126000,113000,400,obs,RIGHT,TALU2
S 117000,113000,126000,113000,400,xpu_core_inst.noa22_x1_25_sig,RIGHT,ALU2
S 101000,113000,116000,113000,400,obs,RIGHT,TALU2
S 101000,113000,116000,113000,400,xpu_core_inst.na2_x1_11_sig,RIGHT,ALU2
S 51000,113000,84000,113000,400,obs,RIGHT,TALU2
S 51000,113000,84000,113000,400,xpu_core_inst.nmx2_x1_sig,RIGHT,ALU2
S 28000,113000,48000,113000,400,obs,RIGHT,TALU2
S 28000,113000,48000,113000,400,xpu_core_inst.not_n_op 0,RIGHT,ALU2
S 24000,113000,27000,113000,400,obs,RIGHT,TALU2
S 24000,113000,27000,113000,400,xpu_core_inst.not_aux16,RIGHT,ALU2
S 7000,113000,17000,113000,400,obs,RIGHT,TALU2
S 7000,113000,17000,113000,400,xpu_core_inst.n_op 2,RIGHT,ALU2
S 178000,112000,178000,112000,400,obs,LEFT,TALU2
S 178000,112000,178000,112000,400,xpu_core_inst.not_n_pc 7,LEFT,TALU2
S 165000,112000,171000,112000,400,obs,RIGHT,TALU2
S 165000,112000,171000,112000,400,xpu_core_inst.na2_x1_10_sig,RIGHT,ALU2
S 158000,112000,163000,112000,400,obs,RIGHT,TALU2
S 158000,112000,163000,112000,400,xpu_core_inst.o2_x2_19_sig,RIGHT,ALU2
S 145000,112000,150000,112000,400,obs,RIGHT,TALU2
S 145000,112000,150000,112000,400,xpu_core_inst.not_aux21,RIGHT,ALU2
S 114000,112000,144000,112000,400,obs,RIGHT,TALU2
S 114000,112000,144000,112000,400,xpu_core_inst.o2_x2_21_sig,RIGHT,ALU2
S 109000,112000,113000,112000,400,obs,RIGHT,TALU2
S 109000,112000,113000,112000,400,xpu_core_inst.o2_x2_22_sig,RIGHT,ALU2
S 106000,112000,108000,112000,400,obs,RIGHT,TALU2
S 106000,112000,108000,112000,400,xpu_core_inst.not_aux21,RIGHT,ALU2
S 76000,112000,76000,112000,400,obs,LEFT,TALU2
S 76000,112000,76000,112000,400,xpu_core_inst.not_aux20,LEFT,TALU2
S 61000,112000,68000,112000,400,obs,RIGHT,TALU2
S 61000,112000,68000,112000,400,xpu_core_inst.not_aux16,RIGHT,ALU2
S 57000,112000,60000,112000,400,obs,RIGHT,TALU2
S 57000,112000,60000,112000,400,xpu_core_inst.o2_x2_sig,RIGHT,ALU2
S 52000,112000,55000,112000,400,obs,RIGHT,TALU2
S 52000,112000,55000,112000,400,xpu_core_inst.not_n_datai 0,RIGHT,ALU2
S 31000,112000,50000,112000,400,obs,RIGHT,TALU2
S 31000,112000,50000,112000,400,xpu_core_inst.not_aux19,RIGHT,ALU2
S 10000,112000,30000,112000,400,obs,RIGHT,TALU2
S 10000,112000,30000,112000,400,xpu_core_inst.not_aux15,RIGHT,ALU2
S 2000,112000,9000,112000,400,obs,RIGHT,TALU2
S 2000,112000,9000,112000,400,xpu_core_inst.aux1,RIGHT,ALU2
S 135000,111000,163000,111000,400,obs,RIGHT,TALU2
S 135000,111000,163000,111000,400,xpu_core_inst.aux11,RIGHT,ALU2
S 27000,111000,61000,111000,400,obs,RIGHT,TALU2
S 27000,111000,61000,111000,400,xpu_core_inst.not_aux16,RIGHT,ALU2
S 9000,111000,20000,111000,400,obs,RIGHT,TALU2
S 9000,111000,20000,111000,400,xpu_core_inst.aux1,RIGHT,ALU2
S 140000,110000,146000,110000,400,obs,RIGHT,TALU2
S 140000,110000,146000,110000,400,xpu_core_inst.not_aux4,RIGHT,ALU2
S 121000,109000,132000,109000,400,obs,RIGHT,TALU2
S 121000,109000,132000,109000,400,xpu_core_inst.not_aux4,RIGHT,ALU2
S 175000,108000,178000,108000,400,obs,RIGHT,TALU2
S 175000,108000,178000,108000,400,xpu_core_inst.not_n_pc 7,RIGHT,ALU2
S 148000,108000,159000,108000,400,obs,RIGHT,TALU2
S 148000,108000,159000,108000,400,xpu_core_inst.noa22_x1_23_sig,RIGHT,ALU2
S 146000,108000,146000,108000,400,obs,LEFT,TALU2
S 146000,108000,146000,108000,400,xpu_core_inst.not_aux4,LEFT,TALU2
S 122000,108000,143000,108000,400,obs,RIGHT,TALU2
S 122000,108000,143000,108000,400,xpu_core_inst.not_v_net_63,RIGHT,ALU2
S 110000,108000,110000,108000,400,obs,LEFT,TALU2
S 110000,108000,110000,108000,400,xpu_core_inst.not_v_adder_sum 5,LEFT,TALU2
S 107000,108000,109000,108000,400,obs,RIGHT,TALU2
S 107000,108000,109000,108000,400,xpu_core_inst.not_n_ift,RIGHT,ALU2
S 83000,108000,106000,108000,400,obs,RIGHT,TALU2
S 83000,108000,106000,108000,400,xpu_core_inst.not_aux21,RIGHT,ALU2
S 57000,108000,57000,108000,400,obs,LEFT,TALU2
S 57000,108000,57000,108000,400,xpu_core_inst.o2_x2_sig,LEFT,TALU2
S 43000,108000,43000,108000,400,obs,LEFT,TALU2
S 43000,108000,43000,108000,400,xpu_core_inst.not_aux18,LEFT,TALU2
S 6000,108000,24000,108000,400,obs,RIGHT,TALU2
S 6000,108000,24000,108000,400,xpu_core_inst.nmx2_x1_3_sig,RIGHT,ALU2
S 2000,108000,2000,108000,400,obs,LEFT,TALU1
S 2000,108000,2000,108000,400,m_clock,LEFT,TALU1
S 129000,107000,149000,107000,400,obs,RIGHT,TALU2
S 129000,107000,149000,107000,400,xpu_core_inst.no3_x1_9_sig,RIGHT,ALU2
S 107000,107000,120000,107000,400,obs,RIGHT,TALU2
S 107000,107000,120000,107000,400,xpu_core_inst.not_v_net_9,RIGHT,ALU2
S 96000,107000,102000,107000,400,obs,RIGHT,TALU2
S 96000,107000,102000,107000,400,xpu_core_inst.aux11,RIGHT,ALU2
S 77000,107000,79000,107000,400,obs,RIGHT,TALU2
S 77000,107000,79000,107000,400,xpu_core_inst.not_n_exe,RIGHT,ALU2
S 55000,107000,57000,107000,400,obs,RIGHT,TALU2
S 55000,107000,57000,107000,400,xpu_core_inst.not_n_datai 0,RIGHT,ALU2
S 37000,107000,37000,107000,400,obs,LEFT,TALU2
S 37000,107000,37000,107000,400,xpu_core_inst.not_aux16,LEFT,TALU2
S 16000,107000,30000,107000,400,obs,RIGHT,TALU2
S 16000,107000,30000,107000,400,xpu_core_inst.n_op 2,RIGHT,ALU2
S 181000,106000,181000,106000,400,obs,LEFT,TALU1
S 181000,106000,181000,106000,400,n_datao 4,LEFT,TALU1
S 147000,106000,175000,106000,400,obs,RIGHT,TALU2
S 147000,106000,175000,106000,400,xpu_core_inst.not_n_pc 7,RIGHT,ALU2
S 139000,106000,139000,106000,400,obs,LEFT,TALU2
S 139000,106000,139000,106000,400,xpu_core_inst.not_n_im 5,LEFT,TALU2
S 102000,106000,135000,106000,400,obs,RIGHT,TALU2
S 102000,106000,135000,106000,400,xpu_core_inst.aux11,RIGHT,ALU2
S 58000,106000,74000,106000,400,obs,RIGHT,TALU2
S 58000,106000,74000,106000,400,xpu_core_inst.mbk_buf_n_exe,RIGHT,ALU2
S 125000,105000,142000,105000,400,obs,RIGHT,TALU2
S 125000,105000,142000,105000,400,xpu_core_inst.o2_x2_18_sig,RIGHT,ALU2
S 72000,105000,122000,105000,400,obs,RIGHT,TALU2
S 72000,105000,122000,105000,400,xpu_core_inst.not_v_net_63,RIGHT,ALU2
S 30000,105000,63000,105000,400,obs,RIGHT,TALU2
S 30000,105000,63000,105000,400,xpu_core_inst.mbk_buf_n_exe,RIGHT,ALU2
S 123000,104000,126000,104000,400,obs,RIGHT,TALU2
S 123000,104000,126000,104000,400,xpu_core_inst.o2_x2_17_sig,RIGHT,ALU2
S 100000,104000,121000,104000,400,obs,RIGHT,TALU2
S 100000,104000,121000,104000,400,xpu_core_inst.not_aux4,RIGHT,ALU2
S 80000,104000,94000,104000,400,obs,RIGHT,TALU2
S 80000,104000,94000,104000,400,xpu_core_inst.not_v_net_60,RIGHT,ALU2
S 68000,104000,73000,104000,400,obs,RIGHT,TALU2
S 68000,104000,73000,104000,400,xpu_core_inst.inv_x2_sig,RIGHT,ALU2
S 50000,104000,54000,104000,400,obs,RIGHT,TALU2
S 50000,104000,54000,104000,400,xpu_core_inst.not_aux19,RIGHT,ALU2
S 23000,104000,29000,104000,400,obs,RIGHT,TALU2
S 23000,104000,29000,104000,400,xpu_core_inst.n_ift,RIGHT,ALU2
S 171000,103000,174000,103000,400,obs,RIGHT,TALU2
S 171000,103000,174000,103000,400,xpu_core_inst.n_pc 7,RIGHT,ALU2
S 128000,103000,159000,103000,400,obs,RIGHT,TALU2
S 128000,103000,159000,103000,400,xpu_core_inst.mbk_buf_n_exe,RIGHT,ALU2
S 127000,103000,127000,103000,400,obs,LEFT,TALU2
S 127000,103000,127000,103000,400,xpu_core_inst.noa22_x1_19_sig,LEFT,TALU2
S 116000,103000,126000,103000,400,obs,RIGHT,TALU2
S 116000,103000,126000,103000,400,xpu_core_inst.not_n_pc 5,RIGHT,ALU2
S 115000,103000,115000,103000,400,obs,LEFT,TALU2
S 115000,103000,115000,103000,400,xpu_core_inst.n_pc 5,LEFT,TALU2
S 103000,103000,109000,103000,400,obs,RIGHT,TALU2
S 103000,103000,109000,103000,400,xpu_core_inst.noa22_x1_18_sig,RIGHT,ALU2
S 82000,103000,93000,103000,400,obs,RIGHT,TALU2
S 82000,103000,93000,103000,400,xpu_core_inst.not_v_net_56,RIGHT,ALU2
S 72000,103000,81000,103000,400,obs,RIGHT,TALU2
S 72000,103000,81000,103000,400,xpu_core_inst.not_v_net_55,RIGHT,ALU2
S 48000,103000,67000,103000,400,obs,RIGHT,TALU2
S 48000,103000,67000,103000,400,xpu_core_inst.v_net_59,RIGHT,ALU2
S 36000,103000,47000,103000,400,obs,RIGHT,TALU2
S 36000,103000,47000,103000,400,xpu_core_inst.not_aux29,RIGHT,ALU2
S 22000,103000,31000,103000,400,obs,RIGHT,TALU2
S 22000,103000,31000,103000,400,xpu_core_inst.inv_x2_4_sig,RIGHT,ALU2
S 180000,102000,180000,102000,400,obs,LEFT,TALU2
S 180000,102000,180000,102000,400,xpu_core_inst.n_acc 4,LEFT,TALU2
S 159000,102000,171000,102000,400,obs,RIGHT,TALU2
S 159000,102000,171000,102000,400,xpu_core_inst.n_pc 7,RIGHT,ALU2
S 155000,102000,156000,102000,400,m_clock,RIGHT,CALU2
S 137000,102000,145000,102000,400,obs,RIGHT,TALU2
S 137000,102000,145000,102000,400,xpu_core_inst.not_aux21,RIGHT,ALU2
S 128000,102000,134000,102000,400,obs,RIGHT,TALU2
S 128000,102000,134000,102000,400,xpu_core_inst.na2_x1_9_sig,RIGHT,ALU2
S 101000,102000,127000,102000,400,obs,RIGHT,TALU2
S 101000,102000,127000,102000,400,xpu_core_inst.noa22_x1_19_sig,RIGHT,ALU2
S 100000,102000,100000,102000,400,obs,LEFT,TALU2
S 100000,102000,100000,102000,400,xpu_core_inst.no3_x1_7_sig,LEFT,TALU2
S 81000,102000,85000,102000,400,obs,RIGHT,TALU2
S 81000,102000,85000,102000,400,xpu_core_inst.not_v_net_55,RIGHT,ALU2
S 62000,102000,80000,102000,400,obs,RIGHT,TALU2
S 62000,102000,80000,102000,400,xpu_core_inst.not_v_net_60,RIGHT,ALU2
S 55000,102000,56000,102000,400,obs,RIGHT,TALU2
S 55000,102000,56000,102000,400,xpu_core_inst.not_aux30,RIGHT,ALU2
S 47000,102000,49000,102000,400,obs,RIGHT,TALU2
S 47000,102000,49000,102000,400,xpu_core_inst.not_aux29,RIGHT,ALU2
S 44000,102000,44000,102000,400,obs,LEFT,TALU2
S 44000,102000,44000,102000,400,xpu_core_inst.o2_x2_5_sig,LEFT,TALU2
S 35000,102000,35000,102000,400,obs,LEFT,TALU2
S 35000,102000,35000,102000,400,xpu_core_inst.no2_x1_2_sig,LEFT,TALU2
S 26000,102000,28000,102000,400,obs,RIGHT,TALU2
S 26000,102000,28000,102000,400,xpu_core_inst.not_n_datai 2,RIGHT,ALU2
S 156000,101000,164000,101000,400,m_clock,RIGHT,CALU2
S 136000,99000,158000,99000,400,obs,RIGHT,TALU2
S 136000,99000,158000,99000,400,xpu_core_inst.n_acc 7,RIGHT,ALU2
S 180000,98000,180000,98000,400,obs,LEFT,TALU2
S 180000,98000,180000,98000,400,xpu_core_inst.n_acc 4,LEFT,TALU2
S 159000,98000,159000,98000,400,obs,LEFT,TALU2
S 159000,98000,159000,98000,400,xpu_core_inst.n_pc 7,LEFT,TALU2
S 144000,98000,155000,98000,400,obs,RIGHT,TALU2
S 144000,98000,155000,98000,400,xpu_core_inst.not_n_pc 6,RIGHT,ALU2
S 126000,98000,142000,98000,400,obs,RIGHT,TALU2
S 126000,98000,142000,98000,400,xpu_core_inst.not_n_pc 5,RIGHT,ALU2
S 115000,98000,121000,98000,400,obs,RIGHT,TALU2
S 115000,98000,121000,98000,400,xpu_core_inst.n_pc 5,RIGHT,ALU2
S 100000,98000,103000,98000,400,obs,RIGHT,TALU2
S 100000,98000,103000,98000,400,xpu_core_inst.no3_x1_7_sig,RIGHT,ALU2
S 90000,98000,98000,98000,400,obs,RIGHT,TALU2
S 90000,98000,98000,98000,400,xpu_core_inst.mbk_buf_n_exe,RIGHT,ALU2
S 85000,98000,85000,98000,400,obs,LEFT,TALU2
S 85000,98000,85000,98000,400,xpu_core_inst.not_v_net_55,LEFT,TALU2
S 76000,98000,80000,98000,400,obs,RIGHT,TALU2
S 76000,98000,80000,98000,400,xpu_core_inst.not_aux20,RIGHT,ALU2
S 55000,98000,55000,98000,400,obs,LEFT,TALU2
S 55000,98000,55000,98000,400,xpu_core_inst.not_aux30,LEFT,TALU2
S 49000,98000,49000,98000,400,obs,LEFT,TALU2
S 49000,98000,49000,98000,400,xpu_core_inst.not_aux29,LEFT,TALU2
S 29000,98000,44000,98000,400,obs,RIGHT,TALU2
S 29000,98000,44000,98000,400,xpu_core_inst.o2_x2_5_sig,RIGHT,ALU2
S 162000,97000,180000,97000,400,obs,RIGHT,TALU2
S 162000,97000,180000,97000,400,xpu_core_inst.n_acc 4,RIGHT,ALU2
S 154000,97000,154000,97000,400,obs,LEFT,TALU2
S 154000,97000,154000,97000,400,xpu_core_inst.n_acc 6,LEFT,TALU2
S 148000,97000,148000,97000,400,obs,LEFT,TALU2
S 148000,97000,148000,97000,400,xpu_core_inst.not_n_im 6,LEFT,TALU2
S 139000,97000,141000,97000,400,obs,RIGHT,TALU2
S 139000,97000,141000,97000,400,xpu_core_inst.not_n_im 5,RIGHT,ALU2
S 135000,97000,136000,97000,400,obs,RIGHT,TALU2
S 135000,97000,136000,97000,400,xpu_core_inst.n_acc 7,RIGHT,ALU2
S 97000,97000,101000,97000,400,obs,RIGHT,TALU2
S 97000,97000,101000,97000,400,xpu_core_inst.not_v_net_37,RIGHT,ALU2
S 80000,97000,90000,97000,400,obs,RIGHT,TALU2
S 80000,97000,90000,97000,400,xpu_core_inst.not_aux20,RIGHT,ALU2
S 49000,97000,64000,97000,400,obs,RIGHT,TALU2
S 49000,97000,64000,97000,400,xpu_core_inst.not_aux29,RIGHT,ALU2
S 23000,97000,35000,97000,400,obs,RIGHT,TALU2
S 23000,97000,35000,97000,400,xpu_core_inst.no2_x1_2_sig,RIGHT,ALU2
S 15000,97000,15000,97000,400,obs,LEFT,TALU2
S 15000,97000,15000,97000,400,xpu_core_inst.not_v_net_9,LEFT,TALU2
S 6000,97000,10000,97000,400,obs,RIGHT,TALU2
S 6000,97000,10000,97000,400,xpu_core_inst.not_v_net_6,RIGHT,ALU2
S 1000,97000,1000,97000,400,obs,LEFT,TALU1
S 1000,97000,1000,97000,400,n_datai 4,LEFT,TALU1
S 133000,96000,141000,96000,400,obs,RIGHT,TALU2
S 133000,96000,141000,96000,400,xpu_core_inst.n_acc 5,RIGHT,ALU2
S 101000,96000,116000,96000,400,obs,RIGHT,TALU2
S 101000,96000,116000,96000,400,xpu_core_inst.not_n_pc 5,RIGHT,ALU2
S 55000,96000,81000,96000,400,obs,RIGHT,TALU2
S 55000,96000,81000,96000,400,xpu_core_inst.not_aux30,RIGHT,ALU2
S 25000,96000,31000,96000,400,obs,RIGHT,TALU2
S 25000,96000,31000,96000,400,xpu_core_inst.mbk_buf_n_exe,RIGHT,ALU2
S 157000,95000,157000,95000,400,obs,LEFT,TALU2
S 157000,95000,157000,95000,400,xpu_core_inst.n_im 7,LEFT,TALU2
S 146000,95000,156000,95000,400,obs,RIGHT,TALU2
S 146000,95000,156000,95000,400,xpu_core_inst.aux23,RIGHT,ALU2
S 138000,95000,145000,95000,400,obs,RIGHT,TALU2
S 138000,95000,145000,95000,400,xpu_core_inst.not_aux24,RIGHT,ALU2
S 134000,95000,135000,95000,400,obs,RIGHT,TALU2
S 134000,95000,135000,95000,400,xpu_core_inst.n_acc 2,RIGHT,ALU2
S 130000,95000,132000,95000,400,obs,RIGHT,TALU2
S 130000,95000,132000,95000,400,xpu_core_inst.n_acc 0,RIGHT,ALU2
S 84000,95000,129000,95000,400,obs,RIGHT,TALU2
S 84000,95000,129000,95000,400,xpu_core_inst.a4_x2_sig,RIGHT,ALU2
S 44000,95000,50000,95000,400,obs,RIGHT,TALU2
S 44000,95000,50000,95000,400,xpu_core_inst.n_op 1,RIGHT,ALU2
S 153000,94000,180000,94000,400,obs,RIGHT,TALU2
S 153000,94000,180000,94000,400,xpu_core_inst.n_acc 3,RIGHT,ALU2
S 152000,94000,152000,94000,400,obs,LEFT,TALU2
S 152000,94000,152000,94000,400,xpu_core_inst.n_acc 1,LEFT,TALU2
S 127000,94000,151000,94000,400,obs,RIGHT,TALU2
S 127000,94000,151000,94000,400,xpu_core_inst.no3_x1_sig,RIGHT,ALU2
S 100000,94000,107000,94000,400,obs,RIGHT,TALU2
S 100000,94000,107000,94000,400,xpu_core_inst.not_aux4,RIGHT,ALU2
S 64000,94000,88000,94000,400,obs,RIGHT,TALU2
S 64000,94000,88000,94000,400,xpu_core_inst.not_aux29,RIGHT,ALU2
S 38000,94000,63000,94000,400,obs,RIGHT,TALU2
S 38000,94000,63000,94000,400,xpu_core_inst.nmx2_x1_2_sig,RIGHT,ALU2
S 29000,94000,37000,94000,400,obs,RIGHT,TALU2
S 29000,94000,37000,94000,400,xpu_core_inst.n_ift,RIGHT,ALU2
S 6000,94000,18000,94000,400,obs,RIGHT,TALU2
S 6000,94000,18000,94000,400,xpu_core_inst.not_aux5,RIGHT,ALU2
S 146000,93000,153000,93000,400,n_address 6,RIGHT,CALU2
S 140000,93000,145000,93000,400,obs,RIGHT,TALU2
S 140000,93000,145000,93000,400,xpu_core_inst.aux23,RIGHT,ALU2
S 136000,93000,139000,93000,400,n_address 5,RIGHT,CALU2
S 124000,93000,131000,93000,400,obs,RIGHT,TALU2
S 124000,93000,131000,93000,400,xpu_core_inst.no4_x1_sig,RIGHT,ALU2
S 102000,93000,110000,93000,400,obs,RIGHT,TALU2
S 102000,93000,110000,93000,400,xpu_core_inst.noa22_x1_17_sig,RIGHT,ALU2
S 79000,93000,86000,93000,400,obs,RIGHT,TALU2
S 79000,93000,86000,93000,400,xpu_core_inst.no2_x1_sig,RIGHT,ALU2
S 50000,93000,74000,93000,400,obs,RIGHT,TALU2
S 50000,93000,74000,93000,400,xpu_core_inst.n_op 1,RIGHT,ALU2
S 36000,93000,45000,93000,400,obs,RIGHT,TALU2
S 36000,93000,45000,93000,400,xpu_core_inst.inv_x2_3_sig,RIGHT,ALU2
S 7000,93000,26000,93000,400,obs,RIGHT,TALU2
S 7000,93000,26000,93000,400,xpu_core_inst.v_net_19,RIGHT,ALU2
S 170000,92000,177000,92000,400,obs,RIGHT,TALU2
S 170000,92000,177000,92000,400,xpu_core_inst.a2_x2_7_sig,RIGHT,ALU2
S 164000,92000,166000,92000,400,m_clock,RIGHT,CALU2
S 163000,92000,163000,92000,400,obs,LEFT,TALU2
S 163000,92000,163000,92000,400,xpu_core_inst.not_n_acc 4,LEFT,TALU2
S 160000,92000,160000,92000,400,obs,LEFT,TALU2
S 160000,92000,160000,92000,400,xpu_core_inst.ao22_x2_5_sig,LEFT,TALU2
S 151000,92000,152000,92000,400,obs,RIGHT,TALU2
S 151000,92000,152000,92000,400,xpu_core_inst.n_acc 1,RIGHT,ALU2
S 126000,92000,128000,92000,400,obs,RIGHT,TALU2
S 126000,92000,128000,92000,400,xpu_core_inst.mbk_buf_n_exe,RIGHT,ALU2
S 112000,92000,125000,92000,400,obs,RIGHT,TALU2
S 112000,92000,125000,92000,400,xpu_core_inst.not_n_acc 4,RIGHT,ALU2
S 105000,92000,107000,92000,400,m_clock,RIGHT,CALU2
S 91000,92000,96000,92000,400,obs,RIGHT,TALU2
S 91000,92000,96000,92000,400,xpu_core_inst.o2_x2_4_sig,RIGHT,ALU2
S 55000,92000,60000,92000,400,m_clock,RIGHT,CALU2
S 48000,92000,54000,92000,400,obs,RIGHT,TALU2
S 48000,92000,54000,92000,400,xpu_core_inst.not_aux28,RIGHT,ALU2
S 40000,92000,40000,92000,400,obs,LEFT,TALU2
S 40000,92000,40000,92000,400,xpu_core_inst.not_n_datai 1,LEFT,TALU2
S 12000,92000,30000,92000,400,obs,RIGHT,TALU2
S 12000,92000,30000,92000,400,xpu_core_inst.not_v_net_25,RIGHT,ALU2
S 9000,92000,11000,92000,400,obs,RIGHT,TALU2
S 9000,92000,11000,92000,400,xpu_core_inst.aux6,RIGHT,ALU2
S 2000,92000,8000,92000,400,obs,RIGHT,TALU2
S 2000,92000,8000,92000,400,xpu_core_inst.not_n_datai 4,RIGHT,ALU2
S 117000,91000,126000,91000,400,obs,RIGHT,TALU2
S 117000,91000,126000,91000,400,xpu_core_inst.mbk_buf_n_exe,RIGHT,ALU2
S 8000,91000,63000,91000,400,obs,RIGHT,TALU2
S 8000,91000,63000,91000,400,xpu_core_inst.not_n_datai 4,RIGHT,ALU2
S 131000,89000,143000,89000,400,obs,RIGHT,TALU2
S 131000,89000,143000,89000,400,xpu_core_inst.not_aux1,RIGHT,ALU2
S 177000,88000,177000,88000,400,obs,LEFT,TALU2
S 177000,88000,177000,88000,400,xpu_core_inst.a2_x2_7_sig,LEFT,TALU2
S 165000,88000,165000,88000,400,obs,LEFT,TALU2
S 165000,88000,165000,88000,400,xpu_core_inst.n_acc 4,LEFT,TALU2
S 133000,88000,137000,88000,400,obs,RIGHT,TALU2
S 133000,88000,137000,88000,400,xpu_core_inst.not_aux9,RIGHT,ALU2
S 103000,88000,123000,88000,400,obs,RIGHT,TALU2
S 103000,88000,123000,88000,400,xpu_core_inst.ao2o22_x2_5_sig,RIGHT,ALU2
S 91000,88000,91000,88000,400,obs,LEFT,TALU2
S 91000,88000,91000,88000,400,xpu_core_inst.aux6,LEFT,TALU2
S 54000,88000,54000,88000,400,obs,LEFT,TALU2
S 54000,88000,54000,88000,400,xpu_core_inst.not_aux28,LEFT,TALU2
S 164000,87000,165000,87000,400,m_clock,RIGHT,CALU2
S 138000,87000,140000,87000,400,obs,RIGHT,TALU2
S 138000,87000,140000,87000,400,xpu_core_inst.mbk_buf_not_v_net_45,RIGHT,ALU2
S 106000,87000,137000,87000,400,obs,RIGHT,TALU2
S 106000,87000,137000,87000,400,xpu_core_inst.not_aux21,RIGHT,ALU2
S 86000,87000,96000,87000,400,obs,RIGHT,TALU2
S 86000,87000,96000,87000,400,xpu_core_inst.aux11,RIGHT,ALU2
S 63000,87000,70000,87000,400,obs,RIGHT,TALU2
S 63000,87000,70000,87000,400,xpu_core_inst.nmx2_x1_4_sig,RIGHT,ALU2
S 16000,87000,16000,87000,400,obs,LEFT,TALU2
S 16000,87000,16000,87000,400,xpu_core_inst.not_aux5,LEFT,TALU2
S 10000,87000,12000,87000,400,obs,RIGHT,TALU2
S 10000,87000,12000,87000,400,xpu_core_inst.not_v_net_25,RIGHT,ALU2
S 125000,86000,168000,86000,400,obs,RIGHT,TALU2
S 125000,86000,168000,86000,400,xpu_core_inst.not_n_acc 4,RIGHT,ALU2
S 91000,86000,116000,86000,400,obs,RIGHT,TALU2
S 91000,86000,116000,86000,400,xpu_core_inst.aux6,RIGHT,ALU2
S 84000,86000,90000,86000,400,obs,RIGHT,TALU2
S 84000,86000,90000,86000,400,xpu_core_inst.mbk_buf_n_exe,RIGHT,ALU2
S 50000,86000,77000,86000,400,obs,RIGHT,TALU2
S 50000,86000,77000,86000,400,xpu_core_inst.not_n_exe,RIGHT,ALU2
S 1000,86000,31000,86000,400,n_datai 3,RIGHT,CALU2
S 152000,85000,174000,85000,400,obs,RIGHT,TALU2
S 152000,85000,174000,85000,400,xpu_core_inst.na3_x1_6_sig,RIGHT,ALU2
S 138000,85000,141000,85000,400,obs,RIGHT,TALU2
S 138000,85000,141000,85000,400,xpu_core_inst.not_v_adder_sum 4,RIGHT,ALU2
S 94000,85000,135000,85000,400,obs,RIGHT,TALU2
S 94000,85000,135000,85000,400,xpu_core_inst.no2_x1_19_sig,RIGHT,ALU2
S 61000,85000,62000,85000,400,obs,RIGHT,TALU2
S 61000,85000,62000,85000,400,xpu_core_inst.n_ift,RIGHT,ALU2
S 27000,85000,52000,85000,400,obs,RIGHT,TALU2
S 27000,85000,52000,85000,400,xpu_core_inst.n_op 3,RIGHT,ALU2
S 11000,85000,18000,85000,400,obs,RIGHT,TALU2
S 11000,85000,18000,85000,400,xpu_core_inst.not_v_net_31,RIGHT,ALU2
S 162000,84000,169000,84000,400,obs,RIGHT,TALU2
S 162000,84000,169000,84000,400,xpu_core_inst.not_aux9,RIGHT,ALU2
S 157000,84000,161000,84000,400,obs,RIGHT,TALU2
S 157000,84000,161000,84000,400,xpu_core_inst.xr2_x1_6_sig,RIGHT,ALU2
S 151000,84000,156000,84000,400,obs,RIGHT,TALU2
S 151000,84000,156000,84000,400,xpu_core_inst.on12_x1_6_sig,RIGHT,ALU2
S 147000,84000,150000,84000,400,obs,RIGHT,TALU2
S 147000,84000,150000,84000,400,xpu_core_inst.o3_x2_5_sig,RIGHT,ALU2
S 144000,84000,144000,84000,400,obs,LEFT,TALU2
S 144000,84000,144000,84000,400,xpu_core_inst.not_v_net_41,LEFT,TALU2
S 133000,84000,143000,84000,400,obs,RIGHT,TALU2
S 133000,84000,143000,84000,400,xpu_core_inst.not_n_im 4,RIGHT,ALU2
S 126000,84000,127000,84000,400,obs,RIGHT,TALU2
S 126000,84000,127000,84000,400,xpu_core_inst.not_v_net_6,RIGHT,ALU2
S 90000,84000,120000,84000,400,obs,RIGHT,TALU2
S 90000,84000,120000,84000,400,xpu_core_inst.nao22_x1_6_sig,RIGHT,ALU2
S 51000,84000,81000,84000,400,obs,RIGHT,TALU2
S 51000,84000,81000,84000,400,xpu_core_inst.n_op 4,RIGHT,ALU2
S 22000,84000,29000,84000,400,obs,RIGHT,TALU2
S 22000,84000,29000,84000,400,xpu_core_inst.n_ift,RIGHT,ALU2
S 2000,84000,12000,84000,400,obs,RIGHT,TALU2
S 2000,84000,12000,84000,400,xpu_core_inst.inv_x2_2_sig,RIGHT,ALU2
S 181000,83000,181000,83000,400,obs,LEFT,TALU1
S 181000,83000,181000,83000,400,n_datao 3,LEFT,TALU1
S 170000,83000,176000,83000,400,obs,RIGHT,TALU2
S 170000,83000,176000,83000,400,xpu_core_inst.noa22_x1_30_sig,RIGHT,ALU2
S 155000,83000,155000,83000,400,obs,LEFT,TALU2
S 155000,83000,155000,83000,400,xpu_core_inst.not_v_net_37,LEFT,TALU2
S 134000,83000,149000,83000,400,obs,RIGHT,TALU2
S 134000,83000,149000,83000,400,xpu_core_inst.no3_x1_14_sig,RIGHT,ALU2
S 126000,83000,133000,83000,400,obs,RIGHT,TALU2
S 126000,83000,133000,83000,400,xpu_core_inst.not_n_im 4,RIGHT,ALU2
S 119000,83000,125000,83000,400,obs,RIGHT,TALU2
S 119000,83000,125000,83000,400,xpu_core_inst.no2_x1_7_sig,RIGHT,ALU2
S 63000,83000,96000,83000,400,obs,RIGHT,TALU2
S 63000,83000,96000,83000,400,xpu_core_inst.not_n_datai 4,RIGHT,ALU2
S 57000,83000,60000,83000,400,obs,RIGHT,TALU2
S 57000,83000,60000,83000,400,xpu_core_inst.inv_x2_5_sig,RIGHT,ALU2
S 32000,83000,55000,83000,400,m_clock,RIGHT,CALU2
S 23000,83000,24000,83000,400,n_mread,RIGHT,CALU2
S 1000,83000,7000,83000,400,obs,RIGHT,TALU2
S 1000,83000,7000,83000,400,xpu_core_inst.v_net_19,RIGHT,ALU2
S 180000,82000,180000,82000,400,obs,LEFT,TALU2
S 180000,82000,180000,82000,400,xpu_core_inst.n_acc 3,LEFT,TALU2
S 166000,82000,171000,82000,400,obs,RIGHT,TALU2
S 166000,82000,171000,82000,400,xpu_core_inst.not_p_reset,RIGHT,ALU2
S 141000,82000,160000,82000,400,obs,RIGHT,TALU2
S 141000,82000,160000,82000,400,xpu_core_inst.n_im 4,RIGHT,ALU2
S 136000,82000,139000,82000,400,obs,RIGHT,TALU2
S 136000,82000,139000,82000,400,xpu_core_inst.no2_x1_20_sig,RIGHT,ALU2
S 132000,82000,132000,82000,400,obs,LEFT,TALU2
S 132000,82000,132000,82000,400,xpu_core_inst.o2_x2_16_sig,LEFT,TALU2
S 113000,82000,129000,82000,400,obs,RIGHT,TALU2
S 113000,82000,129000,82000,400,xpu_core_inst.n_im 4,RIGHT,ALU2
S 98000,82000,106000,82000,400,m_clock,RIGHT,CALU2
S 94000,82000,95000,82000,400,obs,RIGHT,TALU2
S 94000,82000,95000,82000,400,xpu_core_inst.not_v_net_31,RIGHT,ALU2
S 88000,82000,92000,82000,400,obs,RIGHT,TALU2
S 88000,82000,92000,82000,400,xpu_core_inst.not_aux5,RIGHT,ALU2
S 85000,82000,85000,82000,400,obs,LEFT,TALU2
S 85000,82000,85000,82000,400,xpu_core_inst.na2_x1_4_sig,LEFT,TALU2
S 55000,82000,67000,82000,400,m_clock,RIGHT,CALU2
S 19000,82000,24000,82000,400,obs,RIGHT,TALU2
S 19000,82000,24000,82000,400,xpu_core_inst.a2_x2_12_sig,RIGHT,ALU2
S 14000,82000,17000,82000,400,obs,RIGHT,TALU2
S 14000,82000,17000,82000,400,xpu_core_inst.aux23,RIGHT,ALU2
S 8000,82000,9000,82000,400,n_mwrite,RIGHT,CALU2
S 129000,81000,141000,81000,400,obs,RIGHT,TALU2
S 129000,81000,141000,81000,400,xpu_core_inst.n_im 4,RIGHT,ALU2
S 90000,81000,117000,81000,400,obs,RIGHT,TALU2
S 90000,81000,117000,81000,400,xpu_core_inst.mbk_buf_n_exe,RIGHT,ALU2
S 17000,81000,33000,81000,400,obs,RIGHT,TALU2
S 17000,81000,33000,81000,400,xpu_core_inst.aux23,RIGHT,ALU2
S 134000,80000,162000,80000,400,obs,RIGHT,TALU2
S 134000,80000,162000,80000,400,xpu_core_inst.not_aux9,RIGHT,ALU2
S 96000,80000,116000,80000,400,obs,RIGHT,TALU2
S 96000,80000,116000,80000,400,xpu_core_inst.aux11,RIGHT,ALU2
S 67000,80000,95000,80000,400,m_clock,RIGHT,CALU2
S 128000,79000,138000,79000,400,obs,RIGHT,TALU2
S 128000,79000,138000,79000,400,xpu_core_inst.not_v_adder_sum 4,RIGHT,ALU2
S 88000,79000,114000,79000,400,obs,RIGHT,TALU2
S 88000,79000,114000,79000,400,xpu_core_inst.not_v_net_9,RIGHT,ALU2
S 165000,78000,167000,78000,400,obs,RIGHT,TALU2
S 165000,78000,167000,78000,400,adder.rtlcarry_0 5,RIGHT,ALU2
S 142000,78000,147000,78000,400,obs,RIGHT,TALU2
S 142000,78000,147000,78000,400,xpu_core_inst.not_aux1,RIGHT,ALU2
S 131000,78000,140000,78000,400,obs,RIGHT,TALU2
S 131000,78000,140000,78000,400,xpu_core_inst.mbk_buf_not_v_net_45,RIGHT,ALU2
S 115000,78000,128000,78000,400,obs,RIGHT,TALU2
S 115000,78000,128000,78000,400,xpu_core_inst.not_v_adder_sum 4,RIGHT,ALU2
S 100000,78000,112000,78000,400,obs,RIGHT,TALU2
S 100000,78000,112000,78000,400,xpu_core_inst.not_n_acc 4,RIGHT,ALU2
S 95000,78000,98000,78000,400,m_clock,RIGHT,CALU2
S 86000,78000,94000,78000,400,obs,RIGHT,TALU2
S 86000,78000,94000,78000,400,xpu_core_inst.aux1,RIGHT,ALU2
S 59000,78000,85000,78000,400,obs,RIGHT,TALU2
S 59000,78000,85000,78000,400,xpu_core_inst.na2_x1_4_sig,RIGHT,ALU2
S 10000,78000,29000,78000,400,obs,RIGHT,TALU2
S 10000,78000,29000,78000,400,xpu_core_inst.not_v_net_6,RIGHT,ALU2
S 6000,78000,8000,78000,400,obs,RIGHT,TALU2
S 6000,78000,8000,78000,400,xpu_core_inst.not_aux5,RIGHT,ALU2
S 95000,77000,155000,77000,400,obs,RIGHT,TALU2
S 95000,77000,155000,77000,400,v_adder_in1 4,RIGHT,ALU2
S 85000,77000,86000,77000,400,obs,RIGHT,TALU2
S 85000,77000,86000,77000,400,xpu_core_inst.aux1,RIGHT,ALU2
S 31000,77000,78000,77000,400,n_datai 3,RIGHT,CALU2
S 8000,77000,18000,77000,400,obs,RIGHT,TALU2
S 8000,77000,18000,77000,400,xpu_core_inst.nao22_x1_2_sig,RIGHT,ALU2
S 126000,76000,132000,76000,400,obs,RIGHT,TALU2
S 126000,76000,132000,76000,400,xpu_core_inst.o2_x2_16_sig,RIGHT,ALU2
S 116000,76000,122000,76000,400,obs,RIGHT,TALU2
S 116000,76000,122000,76000,400,xpu_core_inst.aux11,RIGHT,ALU2
S 113000,76000,114000,76000,400,obs,RIGHT,TALU2
S 113000,76000,114000,76000,400,xpu_core_inst.not_v_net_9,RIGHT,ALU2
S 73000,76000,112000,76000,400,obs,RIGHT,TALU2
S 73000,76000,112000,76000,400,xpu_core_inst.not_n_ift,RIGHT,ALU2
S 66000,76000,72000,76000,400,obs,RIGHT,TALU2
S 66000,76000,72000,76000,400,xpu_core_inst.not_v_net_63,RIGHT,ALU2
S 3000,76000,57000,76000,400,obs,RIGHT,TALU2
S 3000,76000,57000,76000,400,xpu_core_inst.not_n_datai 0,RIGHT,ALU2
S 167000,75000,179000,75000,400,obs,RIGHT,TALU2
S 167000,75000,179000,75000,400,adder.not_rtlcarry_0 4,RIGHT,ALU2
S 132000,75000,134000,75000,400,obs,RIGHT,TALU2
S 132000,75000,134000,75000,400,xpu_core_inst.not_aux9,RIGHT,ALU2
S 106000,75000,128000,75000,400,obs,RIGHT,TALU2
S 106000,75000,128000,75000,400,xpu_core_inst.noa22_x1_16_sig,RIGHT,ALU2
S 84000,75000,88000,75000,400,obs,RIGHT,TALU2
S 84000,75000,88000,75000,400,xpu_core_inst.not_v_net_9,RIGHT,ALU2
S 73000,75000,83000,75000,400,obs,RIGHT,TALU2
S 73000,75000,83000,75000,400,xpu_core_inst.not_aux21,RIGHT,ALU2
S 52000,75000,71000,75000,400,obs,RIGHT,TALU2
S 52000,75000,71000,75000,400,xpu_core_inst.not_n_im 0,RIGHT,ALU2
S 15000,75000,46000,75000,400,obs,RIGHT,TALU2
S 15000,75000,46000,75000,400,xpu_core_inst.n_im 0,RIGHT,ALU2
S 164000,74000,174000,74000,400,obs,RIGHT,TALU2
S 164000,74000,174000,74000,400,adder.a2_x2_4_sig,RIGHT,ALU2
S 156000,74000,163000,74000,400,obs,RIGHT,TALU2
S 156000,74000,163000,74000,400,adder.inv_x2_4_sig,RIGHT,ALU2
S 133000,74000,141000,74000,400,obs,RIGHT,TALU2
S 133000,74000,141000,74000,400,xpu_core_inst.not_n_im 4,RIGHT,ALU2
S 117000,74000,120000,74000,400,obs,RIGHT,TALU2
S 117000,74000,120000,74000,400,xpu_core_inst.mbk_buf_n_exe,RIGHT,ALU2
S 107000,74000,114000,74000,400,obs,RIGHT,TALU2
S 107000,74000,114000,74000,400,xpu_core_inst.noa22_x1_15_sig,RIGHT,ALU2
S 92000,74000,99000,74000,400,obs,RIGHT,TALU2
S 92000,74000,99000,74000,400,xpu_core_inst.no2_x1_32_sig,RIGHT,ALU2
S 85000,74000,91000,74000,400,obs,RIGHT,TALU2
S 85000,74000,91000,74000,400,xpu_core_inst.noa22_x1_39_sig,RIGHT,ALU2
S 59000,74000,64000,74000,400,obs,RIGHT,TALU2
S 59000,74000,64000,74000,400,xpu_core_inst.not_n_pc 0,RIGHT,ALU2
S 58000,74000,58000,74000,400,obs,LEFT,TALU2
S 58000,74000,58000,74000,400,xpu_core_inst.noa22_x1_4_sig,LEFT,TALU2
S 46000,74000,51000,74000,400,obs,RIGHT,TALU2
S 46000,74000,51000,74000,400,xpu_core_inst.n_im 0,RIGHT,ALU2
S 21000,74000,35000,74000,400,obs,RIGHT,TALU2
S 21000,74000,35000,74000,400,xpu_core_inst.ao2o22_x2_sig,RIGHT,ALU2
S 11000,74000,14000,74000,400,obs,RIGHT,TALU2
S 11000,74000,14000,74000,400,xpu_core_inst.aux6,RIGHT,ALU2
S 172000,73000,178000,73000,400,obs,RIGHT,TALU2
S 172000,73000,178000,73000,400,adder.rtlcarry_0 4,RIGHT,ALU2
S 159000,73000,171000,73000,400,obs,RIGHT,TALU2
S 159000,73000,171000,73000,400,adder.not_n_in2 4,RIGHT,ALU2
S 139000,73000,158000,73000,400,obs,RIGHT,TALU2
S 139000,73000,158000,73000,400,v_adder_in2 4,RIGHT,ALU2
S 129000,73000,134000,73000,400,obs,RIGHT,TALU2
S 129000,73000,134000,73000,400,xpu_core_inst.n_im 4,RIGHT,ALU2
S 127000,73000,128000,73000,400,obs,RIGHT,TALU2
S 127000,73000,128000,73000,400,xpu_core_inst.o2_x2_15_sig,RIGHT,ALU2
S 107000,73000,108000,73000,400,obs,RIGHT,TALU2
S 107000,73000,108000,73000,400,xpu_core_inst.not_aux4,RIGHT,ALU2
S 105000,73000,105000,73000,400,obs,LEFT,TALU2
S 105000,73000,105000,73000,400,xpu_core_inst.no3_x1_6_sig,LEFT,TALU2
S 101000,73000,104000,73000,400,obs,RIGHT,TALU2
S 101000,73000,104000,73000,400,xpu_core_inst.mbk_buf_not_v_net_45,RIGHT,ALU2
S 86000,73000,86000,73000,400,obs,LEFT,TALU2
S 86000,73000,86000,73000,400,xpu_core_inst.not_n_pc 4,LEFT,TALU2
S 56000,73000,74000,73000,400,obs,RIGHT,TALU2
S 56000,73000,74000,73000,400,xpu_core_inst.o2_x2_8_sig,RIGHT,ALU2
S 26000,73000,52000,73000,400,obs,RIGHT,TALU2
S 26000,73000,52000,73000,400,xpu_core_inst.not_n_im 0,RIGHT,ALU2
S 17000,73000,25000,73000,400,obs,RIGHT,TALU2
S 17000,73000,25000,73000,400,xpu_core_inst.no2_x1_3_sig,RIGHT,ALU2
S 1000,73000,1000,73000,400,obs,LEFT,TALU1
S 1000,73000,1000,73000,400,n_datai 2,LEFT,TALU1
S 149000,72000,149000,72000,400,obs,LEFT,TALU2
S 149000,72000,149000,72000,400,adder.xr2_x1_4_sig,LEFT,TALU2
S 121000,72000,129000,72000,400,obs,RIGHT,TALU2
S 121000,72000,129000,72000,400,xpu_core_inst.na2_x1_8_sig,RIGHT,ALU2
S 79000,72000,102000,72000,400,obs,RIGHT,TALU2
S 79000,72000,102000,72000,400,xpu_core_inst.not_n_datai 3,RIGHT,ALU2
S 57000,72000,67000,72000,400,obs,RIGHT,TALU2
S 57000,72000,67000,72000,400,xpu_core_inst.o2_x2_7_sig,RIGHT,ALU2
S 45000,72000,46000,72000,400,obs,RIGHT,TALU2
S 45000,72000,46000,72000,400,xpu_core_inst.n_im 0,RIGHT,ALU2
S 32000,72000,32000,72000,400,obs,LEFT,TALU1
S 32000,72000,32000,72000,400,m_clock,LEFT,TALU1
S 9000,72000,11000,72000,400,obs,RIGHT,TALU2
S 9000,72000,11000,72000,400,xpu_core_inst.aux6,RIGHT,ALU2
S 2000,72000,7000,72000,400,obs,RIGHT,TALU2
S 2000,72000,7000,72000,400,xpu_core_inst.not_n_datai 2,RIGHT,ALU2
S 104000,71000,131000,71000,400,obs,RIGHT,TALU2
S 104000,71000,131000,71000,400,xpu_core_inst.mbk_buf_not_v_net_45,RIGHT,ALU2
S 27000,71000,59000,71000,400,obs,RIGHT,TALU2
S 27000,71000,59000,71000,400,xpu_core_inst.not_n_pc 0,RIGHT,ALU2
S 7000,70000,66000,70000,400,obs,RIGHT,TALU2
S 7000,70000,66000,70000,400,xpu_core_inst.not_n_datai 2,RIGHT,ALU2
S 149000,68000,180000,68000,400,obs,RIGHT,TALU2
S 149000,68000,180000,68000,400,adder.xr2_x1_4_sig,RIGHT,ALU2
S 128000,68000,128000,68000,400,obs,LEFT,TALU2
S 128000,68000,128000,68000,400,xpu_core_inst.o2_x2_15_sig,LEFT,TALU2
S 122000,68000,127000,68000,400,obs,RIGHT,TALU2
S 122000,68000,127000,68000,400,xpu_core_inst.not_v_net_63,RIGHT,ALU2
S 106000,68000,108000,68000,400,m_clock,RIGHT,CALU2
S 86000,68000,102000,68000,400,obs,RIGHT,TALU2
S 86000,68000,102000,68000,400,xpu_core_inst.not_n_pc 4,RIGHT,ALU2
S 6000,68000,23000,68000,400,obs,RIGHT,TALU2
S 6000,68000,23000,68000,400,xpu_core_inst.noa22_x1_2_sig,RIGHT,ALU2
S 2000,68000,5000,68000,400,m_clock,RIGHT,CALU2
S 171000,67000,172000,67000,400,obs,RIGHT,TALU2
S 171000,67000,172000,67000,400,adder.rtlcarry_0 4,RIGHT,ALU2
S 154000,67000,160000,67000,400,obs,RIGHT,TALU2
S 154000,67000,160000,67000,400,xpu_core_inst.ao22_x2_5_sig,RIGHT,ALU2
S 145000,67000,151000,67000,400,obs,RIGHT,TALU2
S 145000,67000,151000,67000,400,xpu_core_inst.na2_x1_15_sig,RIGHT,ALU2
S 137000,67000,142000,67000,400,obs,RIGHT,TALU2
S 137000,67000,142000,67000,400,xpu_core_inst.aux23,RIGHT,ALU2
S 104000,67000,105000,67000,400,obs,RIGHT,TALU2
S 104000,67000,105000,67000,400,xpu_core_inst.no3_x1_6_sig,RIGHT,ALU2
S 95000,67000,97000,67000,400,obs,RIGHT,TALU2
S 95000,67000,97000,67000,400,xpu_core_inst.not_v_net_37,RIGHT,ALU2
S 57000,67000,57000,67000,400,obs,LEFT,TALU2
S 57000,67000,57000,67000,400,xpu_core_inst.not_n_datai 0,LEFT,TALU2
S 18000,67000,56000,67000,400,obs,RIGHT,TALU2
S 18000,67000,56000,67000,400,xpu_core_inst.not_v_net_31,RIGHT,ALU2
S 138000,66000,168000,66000,400,obs,RIGHT,TALU2
S 138000,66000,168000,66000,400,xpu_core_inst.not_v_adder_sum 4,RIGHT,ALU2
S 133000,66000,137000,66000,400,obs,RIGHT,TALU2
S 133000,66000,137000,66000,400,xpu_core_inst.aux23,RIGHT,ALU2
S 101000,66000,131000,66000,400,obs,RIGHT,TALU2
S 101000,66000,131000,66000,400,xpu_core_inst.not_n_pc 4,RIGHT,ALU2
S 69000,66000,74000,66000,400,obs,RIGHT,TALU2
S 69000,66000,74000,66000,400,xpu_core_inst.not_v_net_41,RIGHT,ALU2
S 68000,66000,68000,66000,400,obs,LEFT,TALU2
S 68000,66000,68000,66000,400,xpu_core_inst.not_n_im 0,LEFT,TALU2
S 35000,66000,58000,66000,400,obs,RIGHT,TALU2
S 35000,66000,58000,66000,400,xpu_core_inst.noa22_x1_4_sig,RIGHT,ALU2
S 159000,65000,164000,65000,400,obs,RIGHT,TALU2
S 159000,65000,164000,65000,400,xpu_core_inst.na2_x1_16_sig,RIGHT,ALU2
S 158000,65000,158000,65000,400,obs,LEFT,TALU2
S 158000,65000,158000,65000,400,xpu_core_inst.not_aux23,LEFT,TALU2
S 157000,65000,157000,65000,400,obs,LEFT,TALU2
S 157000,65000,157000,65000,400,xpu_core_inst.n_im 7,LEFT,TALU2
S 143000,65000,156000,65000,400,obs,RIGHT,TALU2
S 143000,65000,156000,65000,400,xpu_core_inst.not_aux23,RIGHT,ALU2
S 134000,65000,142000,65000,400,obs,RIGHT,TALU2
S 134000,65000,142000,65000,400,xpu_core_inst.n_im 4,RIGHT,ALU2
S 100000,65000,107000,65000,400,obs,RIGHT,TALU2
S 100000,65000,107000,65000,400,xpu_core_inst.not_aux4,RIGHT,ALU2
S 61000,65000,76000,65000,400,obs,RIGHT,TALU2
S 61000,65000,76000,65000,400,xpu_core_inst.no3_x1_10_sig,RIGHT,ALU2
S 44000,65000,51000,65000,400,obs,RIGHT,TALU2
S 44000,65000,51000,65000,400,xpu_core_inst.not_v_adder_sum 0,RIGHT,ALU2
S 38000,65000,42000,65000,400,obs,RIGHT,TALU2
S 38000,65000,42000,65000,400,xpu_core_inst.not_v_net_9,RIGHT,ALU2
S 167000,64000,176000,64000,400,obs,RIGHT,TALU2
S 167000,64000,176000,64000,400,v_adder_sum 4,RIGHT,ALU2
S 160000,64000,163000,64000,400,obs,RIGHT,TALU2
S 160000,64000,163000,64000,400,xpu_core_inst.not_v_net_9,RIGHT,ALU2
S 155000,64000,159000,64000,400,obs,RIGHT,TALU2
S 155000,64000,159000,64000,400,xpu_core_inst.na2_x1_16_sig,RIGHT,ALU2
S 146000,64000,150000,64000,400,obs,RIGHT,TALU2
S 146000,64000,150000,64000,400,xpu_core_inst.not_v_net_9,RIGHT,ALU2
S 140000,64000,145000,64000,400,obs,RIGHT,TALU2
S 140000,64000,145000,64000,400,xpu_core_inst.na2_x1_15_sig,RIGHT,ALU2
S 137000,64000,139000,64000,400,obs,RIGHT,TALU2
S 137000,64000,139000,64000,400,xpu_core_inst.ao22_x2_4_sig,RIGHT,ALU2
S 103000,64000,111000,64000,400,obs,RIGHT,TALU2
S 103000,64000,111000,64000,400,xpu_core_inst.noa22_x1_14_sig,RIGHT,ALU2
S 78000,64000,96000,64000,400,obs,RIGHT,TALU2
S 78000,64000,96000,64000,400,xpu_core_inst.on12_x1_2_sig,RIGHT,ALU2
S 72000,64000,77000,64000,400,obs,RIGHT,TALU2
S 72000,64000,77000,64000,400,xpu_core_inst.o3_x2_sig,RIGHT,ALU2
S 41000,64000,54000,64000,400,obs,RIGHT,TALU2
S 41000,64000,54000,64000,400,xpu_core_inst.not_n_ift,RIGHT,ALU2
S 22000,64000,30000,64000,400,obs,RIGHT,TALU2
S 22000,64000,30000,64000,400,xpu_core_inst.not_n_pc 0,RIGHT,ALU2
S 21000,64000,21000,64000,400,obs,LEFT,TALU2
S 21000,64000,21000,64000,400,xpu_core_inst.not_aux4,LEFT,TALU2
S 137000,63000,165000,63000,400,obs,RIGHT,TALU2
S 137000,63000,165000,63000,400,xpu_core_inst.not_n_ift,RIGHT,ALU2
S 122000,63000,136000,63000,400,obs,RIGHT,TALU2
S 122000,63000,136000,63000,400,xpu_core_inst.n_pc 4,RIGHT,ALU2
S 86000,63000,97000,63000,400,obs,RIGHT,TALU2
S 86000,63000,97000,63000,400,xpu_core_inst.xr2_x1_2_sig,RIGHT,ALU2
S 67000,63000,70000,63000,400,obs,RIGHT,TALU2
S 67000,63000,70000,63000,400,xpu_core_inst.not_n_acc 0,RIGHT,ALU2
S 49000,63000,63000,63000,400,obs,RIGHT,TALU2
S 49000,63000,63000,63000,400,xpu_core_inst.no2_x1_12_sig,RIGHT,ALU2
S 36000,63000,43000,63000,400,obs,RIGHT,TALU2
S 36000,63000,43000,63000,400,xpu_core_inst.noa22_x1_3_sig,RIGHT,ALU2
S 16000,63000,35000,63000,400,obs,RIGHT,TALU2
S 16000,63000,35000,63000,400,xpu_core_inst.n_pc 0,RIGHT,ALU2
S 172000,62000,175000,62000,400,obs,RIGHT,TALU2
S 172000,62000,175000,62000,400,adder.mbk_buf_rtlcarry_0 4,RIGHT,ALU2
S 161000,62000,170000,62000,400,n_address 7,RIGHT,CALU2
S 150000,62000,160000,62000,400,obs,RIGHT,TALU2
S 150000,62000,160000,62000,400,xpu_core_inst.not_v_net_9,RIGHT,ALU2
S 118000,62000,146000,62000,400,n_address 4,RIGHT,CALU2
S 88000,62000,98000,62000,400,obs,RIGHT,TALU2
S 88000,62000,98000,62000,400,xpu_core_inst.n_acc 0,RIGHT,ALU2
S 80000,62000,84000,62000,400,obs,RIGHT,TALU2
S 80000,62000,84000,62000,400,xpu_core_inst.n_im 0,RIGHT,ALU2
S 79000,62000,79000,62000,400,obs,LEFT,TALU2
S 79000,62000,79000,62000,400,xpu_core_inst.na3_x1_2_sig,LEFT,TALU2
S 64000,62000,64000,62000,400,obs,LEFT,TALU2
S 64000,62000,64000,62000,400,xpu_core_inst.not_aux9,LEFT,TALU2
S 55000,62000,62000,62000,400,obs,RIGHT,TALU2
S 55000,62000,62000,62000,400,xpu_core_inst.no2_x1_11_sig,RIGHT,ALU2
S 50000,62000,50000,62000,400,obs,LEFT,TALU2
S 50000,62000,50000,62000,400,xpu_core_inst.mbk_buf_not_v_net_45,LEFT,TALU2
S 36000,62000,37000,62000,400,obs,RIGHT,TALU2
S 36000,62000,37000,62000,400,xpu_core_inst.not_aux4,RIGHT,ALU2
S 24000,62000,34000,62000,400,obs,RIGHT,TALU2
S 24000,62000,34000,62000,400,xpu_core_inst.no3_x1_2_sig,RIGHT,ALU2
S 45000,61000,80000,61000,400,obs,RIGHT,TALU2
S 45000,61000,80000,61000,400,xpu_core_inst.n_im 0,RIGHT,ALU2
S 21000,61000,36000,61000,400,obs,RIGHT,TALU2
S 21000,61000,36000,61000,400,xpu_core_inst.not_aux4,RIGHT,ALU2
S 23000,60000,123000,60000,400,obs,RIGHT,TALU2
S 23000,60000,123000,60000,400,xpu_core_inst.aux1,RIGHT,ALU2
S 17000,59000,44000,59000,400,obs,RIGHT,TALU2
S 17000,59000,44000,59000,400,xpu_core_inst.not_v_adder_sum 0,RIGHT,ALU2
S 181000,58000,181000,58000,400,obs,LEFT,TALU1
S 181000,58000,181000,58000,400,n_datao 2,LEFT,TALU1
S 176000,58000,180000,58000,400,obs,RIGHT,TALU2
S 176000,58000,180000,58000,400,xpu_core_inst.n_acc 3,RIGHT,ALU2
S 128000,58000,154000,58000,400,obs,RIGHT,TALU2
S 128000,58000,154000,58000,400,xpu_core_inst.not_v_net_41,RIGHT,ALU2
S 84000,58000,84000,58000,400,obs,LEFT,TALU1
S 84000,58000,84000,58000,400,m_clock,LEFT,TALU1
S 69000,58000,70000,58000,400,obs,RIGHT,TALU2
S 69000,58000,70000,58000,400,xpu_core_inst.not_p_reset,RIGHT,ALU2
S 35000,58000,36000,58000,400,obs,RIGHT,TALU2
S 35000,58000,36000,58000,400,xpu_core_inst.n_pc 0,RIGHT,ALU2
S 28000,58000,28000,58000,400,obs,LEFT,TALU2
S 28000,58000,28000,58000,400,xpu_core_inst.not_n_pc 0,LEFT,TALU2
S 20000,58000,23000,58000,400,obs,RIGHT,TALU2
S 20000,58000,23000,58000,400,xpu_core_inst.aux1,RIGHT,ALU2
S 13000,58000,17000,58000,400,obs,RIGHT,TALU2
S 13000,58000,17000,58000,400,xpu_core_inst.not_v_adder_sum 0,RIGHT,ALU2
S 154000,57000,155000,57000,400,obs,RIGHT,TALU2
S 154000,57000,155000,57000,400,xpu_core_inst.not_v_net_41,RIGHT,ALU2
S 125000,57000,152000,57000,400,obs,RIGHT,TALU2
S 125000,57000,152000,57000,400,xpu_core_inst.not_n_im 3,RIGHT,ALU2
S 104000,57000,115000,57000,400,obs,RIGHT,TALU2
S 104000,57000,115000,57000,400,xpu_core_inst.aux6,RIGHT,ALU2
S 80000,57000,88000,57000,400,obs,RIGHT,TALU2
S 80000,57000,88000,57000,400,xpu_core_inst.n_acc 0,RIGHT,ALU2
S 75000,57000,79000,57000,400,obs,RIGHT,TALU2
S 75000,57000,79000,57000,400,xpu_core_inst.na3_x1_2_sig,RIGHT,ALU2
S 54000,57000,73000,57000,400,obs,RIGHT,TALU2
S 54000,57000,73000,57000,400,xpu_core_inst.not_n_ift,RIGHT,ALU2
S 36000,57000,53000,57000,400,obs,RIGHT,TALU2
S 36000,57000,53000,57000,400,xpu_core_inst.no2_x1_28_sig,RIGHT,ALU2
S 15000,57000,23000,57000,400,obs,RIGHT,TALU2
S 15000,57000,23000,57000,400,xpu_core_inst.not_v_net_9,RIGHT,ALU2
S 152000,56000,154000,56000,400,obs,RIGHT,TALU2
S 152000,56000,154000,56000,400,xpu_core_inst.not_n_im 3,RIGHT,ALU2
S 116000,56000,148000,56000,400,obs,RIGHT,TALU2
S 116000,56000,148000,56000,400,xpu_core_inst.n_im 3,RIGHT,ALU2
S 102000,56000,111000,56000,400,obs,RIGHT,TALU2
S 102000,56000,111000,56000,400,xpu_core_inst.not_n_datai 3,RIGHT,ALU2
S 53000,56000,58000,56000,400,obs,RIGHT,TALU2
S 53000,56000,58000,56000,400,xpu_core_inst.no2_x1_28_sig,RIGHT,ALU2
S 23000,56000,52000,56000,400,obs,RIGHT,TALU2
S 23000,56000,52000,56000,400,xpu_core_inst.not_v_net_9,RIGHT,ALU2
S 18000,56000,22000,56000,400,obs,RIGHT,TALU2
S 18000,56000,22000,56000,400,xpu_core_inst.no2_x1_28_sig,RIGHT,ALU2
S 148000,55000,171000,55000,400,obs,RIGHT,TALU2
S 148000,55000,171000,55000,400,xpu_core_inst.n_im 3,RIGHT,ALU2
S 131000,55000,132000,55000,400,obs,RIGHT,TALU2
S 131000,55000,132000,55000,400,xpu_core_inst.not_aux9,RIGHT,ALU2
S 109000,55000,129000,55000,400,obs,RIGHT,TALU2
S 109000,55000,129000,55000,400,xpu_core_inst.no2_x1_17_sig,RIGHT,ALU2
S 69000,55000,77000,55000,400,obs,RIGHT,TALU2
S 69000,55000,77000,55000,400,xpu_core_inst.noa22_x1_26_sig,RIGHT,ALU2
S 64000,55000,68000,55000,400,obs,RIGHT,TALU2
S 64000,55000,68000,55000,400,xpu_core_inst.not_aux9,RIGHT,ALU2
S 45000,55000,62000,55000,400,obs,RIGHT,TALU2
S 45000,55000,62000,55000,400,xpu_core_inst.not_aux23,RIGHT,ALU2
S 25000,55000,41000,55000,400,obs,RIGHT,TALU2
S 25000,55000,41000,55000,400,xpu_core_inst.not_n_ift,RIGHT,ALU2
S 2000,55000,21000,55000,400,obs,RIGHT,TALU2
S 2000,55000,21000,55000,400,v_adder_in1 0,RIGHT,ALU2
S 154000,54000,156000,54000,400,obs,RIGHT,TALU2
S 154000,54000,156000,54000,400,xpu_core_inst.not_n_acc 3,RIGHT,ALU2
S 132000,54000,138000,54000,400,obs,RIGHT,TALU2
S 132000,54000,138000,54000,400,xpu_core_inst.no3_x1_13_sig,RIGHT,ALU2
S 129000,54000,130000,54000,400,obs,RIGHT,TALU2
S 129000,54000,130000,54000,400,xpu_core_inst.no2_x1_18_sig,RIGHT,ALU2
S 103000,54000,119000,54000,400,obs,RIGHT,TALU2
S 103000,54000,119000,54000,400,xpu_core_inst.nao22_x1_5_sig,RIGHT,ALU2
S 68000,54000,101000,54000,400,obs,RIGHT,TALU2
S 68000,54000,101000,54000,400,xpu_core_inst.not_aux5,RIGHT,ALU2
S 59000,54000,67000,54000,400,obs,RIGHT,TALU2
S 59000,54000,67000,54000,400,xpu_core_inst.not_n_acc 0,RIGHT,ALU2
S 34000,54000,45000,54000,400,obs,RIGHT,TALU2
S 34000,54000,45000,54000,400,xpu_core_inst.n_im 0,RIGHT,ALU2
S 33000,54000,33000,54000,400,obs,LEFT,TALU2
S 33000,54000,33000,54000,400,xpu_core_inst.aux23,LEFT,TALU2
S 17000,54000,27000,54000,400,obs,RIGHT,TALU2
S 17000,54000,27000,54000,400,xpu_core_inst.noa22_x1_35_sig,RIGHT,ALU2
S 168000,53000,172000,53000,400,obs,RIGHT,TALU2
S 168000,53000,172000,53000,400,xpu_core_inst.xr2_x1_5_sig,RIGHT,ALU2
S 164000,53000,166000,53000,400,obs,RIGHT,TALU2
S 164000,53000,166000,53000,400,xpu_core_inst.not_v_net_37,RIGHT,ALU2
S 163000,53000,163000,53000,400,obs,LEFT,TALU2
S 163000,53000,163000,53000,400,xpu_core_inst.na3_x1_5_sig,LEFT,TALU2
S 138000,53000,160000,53000,400,obs,RIGHT,TALU2
S 138000,53000,160000,53000,400,xpu_core_inst.no3_x1_13_sig,RIGHT,ALU2
S 133000,53000,137000,53000,400,obs,RIGHT,TALU2
S 133000,53000,137000,53000,400,xpu_core_inst.ao2o22_x2_4_sig,RIGHT,ALU2
S 128000,53000,132000,53000,400,obs,RIGHT,TALU2
S 128000,53000,132000,53000,400,xpu_core_inst.no3_x1_13_sig,RIGHT,ALU2
S 125000,53000,126000,53000,400,obs,RIGHT,TALU2
S 125000,53000,126000,53000,400,xpu_core_inst.not_v_net_6,RIGHT,ALU2
S 118000,53000,124000,53000,400,obs,RIGHT,TALU2
S 118000,53000,124000,53000,400,xpu_core_inst.no2_x1_6_sig,RIGHT,ALU2
S 82000,53000,110000,53000,400,obs,RIGHT,TALU2
S 82000,53000,110000,53000,400,xpu_core_inst.not_v_net_31,RIGHT,ALU2
S 67000,53000,81000,53000,400,obs,RIGHT,TALU2
S 67000,53000,81000,53000,400,xpu_core_inst.not_n_acc 0,RIGHT,ALU2
S 64000,53000,65000,53000,400,obs,RIGHT,TALU2
S 64000,53000,65000,53000,400,xpu_core_inst.aux6,RIGHT,ALU2
S 50000,53000,60000,53000,400,obs,RIGHT,TALU2
S 50000,53000,60000,53000,400,xpu_core_inst.mbk_buf_not_v_net_45,RIGHT,ALU2
S 45000,53000,48000,53000,400,n_address 0,RIGHT,CALU2
S 37000,53000,41000,53000,400,obs,RIGHT,TALU2
S 37000,53000,41000,53000,400,xpu_core_inst.ao22_x2_sig,RIGHT,ALU2
S 22000,53000,36000,53000,400,obs,RIGHT,TALU2
S 22000,53000,36000,53000,400,xpu_core_inst.no2_x1_28_sig,RIGHT,ALU2
S 3000,53000,12000,53000,400,obs,RIGHT,TALU2
S 3000,53000,12000,53000,400,v_adder_sum 0,RIGHT,ALU2
S 179000,52000,180000,52000,400,obs,RIGHT,TALU2
S 179000,52000,180000,52000,400,xpu_core_inst.n_acc 2,RIGHT,ALU2
S 162000,52000,167000,52000,400,obs,RIGHT,TALU2
S 162000,52000,167000,52000,400,xpu_core_inst.on12_x1_5_sig,RIGHT,ALU2
S 158000,52000,161000,52000,400,obs,RIGHT,TALU2
S 158000,52000,161000,52000,400,xpu_core_inst.o3_x2_4_sig,RIGHT,ALU2
S 150000,52000,152000,52000,400,obs,RIGHT,TALU2
S 150000,52000,152000,52000,400,xpu_core_inst.not_n_im 3,RIGHT,ALU2
S 134000,52000,134000,52000,400,obs,LEFT,TALU1
S 134000,52000,134000,52000,400,m_clock,LEFT,TALU1
S 122000,52000,133000,52000,400,obs,RIGHT,TALU2
S 122000,52000,133000,52000,400,xpu_core_inst.ao2o22_x2_4_sig,RIGHT,ALU2
S 98000,52000,121000,52000,400,obs,RIGHT,TALU2
S 98000,52000,121000,52000,400,xpu_core_inst.n_acc 0,RIGHT,ALU2
S 78000,52000,88000,52000,400,obs,RIGHT,TALU2
S 78000,52000,88000,52000,400,xpu_core_inst.a2_x2_3_sig,RIGHT,ALU2
S 65000,52000,70000,52000,400,obs,RIGHT,TALU2
S 65000,52000,70000,52000,400,xpu_core_inst.aux6,RIGHT,ALU2
S 42000,52000,53000,52000,400,obs,RIGHT,TALU2
S 42000,52000,53000,52000,400,xpu_core_inst.na2_x1_12_sig,RIGHT,ALU2
S 7000,52000,7000,52000,400,obs,LEFT,TALU2
S 7000,52000,7000,52000,400,v_adder_in2 0,LEFT,TALU2
S 121000,51000,178000,51000,400,obs,RIGHT,TALU2
S 121000,51000,178000,51000,400,xpu_core_inst.n_acc 0,RIGHT,ALU2
S 63000,51000,82000,51000,400,obs,RIGHT,TALU2
S 63000,51000,82000,51000,400,xpu_core_inst.not_v_net_31,RIGHT,ALU2
S 33000,51000,49000,51000,400,obs,RIGHT,TALU2
S 33000,51000,49000,51000,400,xpu_core_inst.aux23,RIGHT,ALU2
S 121000,50000,164000,50000,400,obs,RIGHT,TALU2
S 121000,50000,164000,50000,400,xpu_core_inst.not_v_net_37,RIGHT,ALU2
S 162000,49000,179000,49000,400,obs,RIGHT,TALU2
S 162000,49000,179000,49000,400,xpu_core_inst.n_acc 2,RIGHT,ALU2
S 127000,49000,145000,49000,400,obs,RIGHT,TALU2
S 127000,49000,145000,49000,400,xpu_core_inst.not_aux9,RIGHT,ALU2
S 109000,49000,122000,49000,400,obs,RIGHT,TALU2
S 109000,49000,122000,49000,400,xpu_core_inst.not_p_reset,RIGHT,ALU2
S 69000,49000,85000,49000,400,obs,RIGHT,TALU2
S 69000,49000,85000,49000,400,xpu_core_inst.not_p_reset,RIGHT,ALU2
S 180000,48000,180000,48000,400,obs,LEFT,TALU2
S 180000,48000,180000,48000,400,xpu_core_inst.n_acc 3,LEFT,TALU2
S 163000,48000,170000,48000,400,obs,RIGHT,TALU2
S 163000,48000,170000,48000,400,xpu_core_inst.a2_x2_6_sig,RIGHT,ALU2
S 148000,48000,162000,48000,400,obs,RIGHT,TALU2
S 148000,48000,162000,48000,400,xpu_core_inst.n_acc 2,RIGHT,ALU2
S 130000,48000,138000,48000,400,obs,RIGHT,TALU2
S 130000,48000,138000,48000,400,xpu_core_inst.a2_x2_5_sig,RIGHT,ALU2
S 129000,48000,129000,48000,400,obs,LEFT,TALU2
S 129000,48000,129000,48000,400,xpu_core_inst.no2_x1_18_sig,LEFT,TALU2
S 107000,48000,127000,48000,400,obs,RIGHT,TALU2
S 107000,48000,127000,48000,400,xpu_core_inst.not_aux9,RIGHT,ALU2
S 84000,48000,104000,48000,400,obs,RIGHT,TALU2
S 84000,48000,104000,48000,400,xpu_core_inst.ao2o22_x2_3_sig,RIGHT,ALU2
S 64000,48000,69000,48000,400,obs,RIGHT,TALU2
S 64000,48000,69000,48000,400,xpu_core_inst.not_p_reset,RIGHT,ALU2
S 40000,48000,59000,48000,400,obs,RIGHT,TALU2
S 40000,48000,59000,48000,400,xpu_core_inst.a2_x2_4_sig,RIGHT,ALU2
S 8000,48000,35000,48000,400,obs,RIGHT,TALU2
S 8000,48000,35000,48000,400,xpu_core_inst.not_aux5,RIGHT,ALU2
S 160000,47000,163000,47000,400,obs,RIGHT,TALU2
S 160000,47000,163000,47000,400,xpu_core_inst.na3_x1_5_sig,RIGHT,ALU2
S 145000,47000,155000,47000,400,obs,RIGHT,TALU2
S 145000,47000,155000,47000,400,xpu_core_inst.not_aux9,RIGHT,ALU2
S 130000,47000,144000,47000,400,obs,RIGHT,TALU2
S 130000,47000,144000,47000,400,xpu_core_inst.mbk_buf_not_v_net_45,RIGHT,ALU2
S 115000,47000,129000,47000,400,obs,RIGHT,TALU2
S 115000,47000,129000,47000,400,xpu_core_inst.a2_x2_5_sig,RIGHT,ALU2
S 85000,47000,109000,47000,400,obs,RIGHT,TALU2
S 85000,47000,109000,47000,400,xpu_core_inst.not_p_reset,RIGHT,ALU2
S 80000,47000,84000,47000,400,m_clock,RIGHT,CALU2
S 56000,47000,74000,47000,400,obs,RIGHT,TALU2
S 56000,47000,74000,47000,400,xpu_core_inst.not_v_net_31,RIGHT,ALU2
S 26000,47000,28000,47000,400,obs,RIGHT,TALU2
S 26000,47000,28000,47000,400,xpu_core_inst.not_n_im 0,RIGHT,ALU2
S 23000,47000,25000,47000,400,obs,RIGHT,TALU2
S 23000,47000,25000,47000,400,xpu_core_inst.not_n_ift,RIGHT,ALU2
S 1000,47000,2000,47000,400,obs,RIGHT,TALU2
S 1000,47000,2000,47000,400,v_adder_in1 0,RIGHT,ALU2
S 151000,46000,180000,46000,400,obs,RIGHT,TALU2
S 151000,46000,180000,46000,400,xpu_core_inst.n_acc 3,RIGHT,ALU2
S 123000,46000,148000,46000,400,obs,RIGHT,TALU2
S 123000,46000,148000,46000,400,xpu_core_inst.n_acc 2,RIGHT,ALU2
S 112000,46000,116000,46000,400,obs,RIGHT,TALU2
S 112000,46000,116000,46000,400,xpu_core_inst.aux11,RIGHT,ALU2
S 106000,46000,108000,46000,400,m_clock,RIGHT,CALU2
S 70000,46000,104000,46000,400,obs,RIGHT,TALU2
S 70000,46000,104000,46000,400,xpu_core_inst.aux6,RIGHT,ALU2
S 35000,46000,68000,46000,400,obs,RIGHT,TALU2
S 35000,46000,68000,46000,400,xpu_core_inst.not_aux5,RIGHT,ALU2
S 22000,46000,34000,46000,400,obs,RIGHT,TALU2
S 22000,46000,34000,46000,400,xpu_core_inst.not_v_net_9,RIGHT,ALU2
S 8000,46000,8000,46000,400,obs,LEFT,TALU2
S 8000,46000,8000,46000,400,xpu_core_inst.not_aux5,LEFT,TALU2
S 108000,45000,166000,45000,400,m_clock,RIGHT,CALU2
S 88000,45000,107000,45000,400,obs,RIGHT,TALU2
S 88000,45000,107000,45000,400,xpu_core_inst.not_aux9,RIGHT,ALU2
S 72000,45000,74000,45000,400,obs,RIGHT,TALU2
S 72000,45000,74000,45000,400,xpu_core_inst.not_v_net_63,RIGHT,ALU2
S 30000,45000,50000,45000,400,obs,RIGHT,TALU2
S 30000,45000,50000,45000,400,xpu_core_inst.mbk_buf_not_v_net_45,RIGHT,ALU2
S 3000,45000,16000,45000,400,obs,RIGHT,TALU2
S 3000,45000,16000,45000,400,v_adder_in2 0,RIGHT,ALU2
S 152000,44000,154000,44000,400,obs,RIGHT,TALU2
S 152000,44000,154000,44000,400,xpu_core_inst.not_n_acc 3,RIGHT,ALU2
S 137000,44000,145000,44000,400,obs,RIGHT,TALU2
S 137000,44000,145000,44000,400,xpu_core_inst.not_p_reset,RIGHT,ALU2
S 135000,44000,136000,44000,400,n_address 5,RIGHT,CALU2
S 112000,44000,116000,44000,400,obs,RIGHT,TALU2
S 112000,44000,116000,44000,400,xpu_core_inst.na3_x1_4_sig,RIGHT,ALU2
S 106000,44000,111000,44000,400,obs,RIGHT,TALU2
S 106000,44000,111000,44000,400,xpu_core_inst.not_n_acc 2,RIGHT,ALU2
S 69000,44000,101000,44000,400,obs,RIGHT,TALU2
S 69000,44000,101000,44000,400,xpu_core_inst.nao22_x1_4_sig,RIGHT,ALU2
S 62000,44000,64000,44000,400,obs,RIGHT,TALU2
S 62000,44000,64000,44000,400,xpu_core_inst.not_aux9,RIGHT,ALU2
S 54000,44000,61000,44000,400,obs,RIGHT,TALU2
S 54000,44000,61000,44000,400,xpu_core_inst.not_n_acc 1,RIGHT,ALU2
S 24000,44000,31000,44000,400,obs,RIGHT,TALU2
S 24000,44000,31000,44000,400,xpu_core_inst.o2_x2_23_sig,RIGHT,ALU2
S 156000,43000,162000,43000,400,obs,RIGHT,TALU2
S 156000,43000,162000,43000,400,xpu_core_inst.noa22_x1_29_sig,RIGHT,ALU2
S 145000,43000,154000,43000,400,obs,RIGHT,TALU2
S 145000,43000,154000,43000,400,xpu_core_inst.not_p_reset,RIGHT,ALU2
S 138000,43000,143000,43000,400,obs,RIGHT,TALU2
S 138000,43000,143000,43000,400,xpu_core_inst.not_aux23,RIGHT,ALU2
S 122000,43000,137000,43000,400,obs,RIGHT,TALU2
S 122000,43000,137000,43000,400,xpu_core_inst.not_p_reset,RIGHT,ALU2
S 120000,43000,120000,43000,400,obs,LEFT,TALU2
S 120000,43000,120000,43000,400,xpu_core_inst.xr2_x1_4_sig,LEFT,TALU2
S 115000,43000,119000,43000,400,obs,RIGHT,TALU2
S 115000,43000,119000,43000,400,xpu_core_inst.n_im 2,RIGHT,ALU2
S 108000,43000,114000,43000,400,obs,RIGHT,TALU2
S 108000,43000,114000,43000,400,xpu_core_inst.noa22_x1_28_sig,RIGHT,ALU2
S 100000,43000,107000,43000,400,obs,RIGHT,TALU2
S 100000,43000,107000,43000,400,xpu_core_inst.no2_x1_5_sig,RIGHT,ALU2
S 66000,43000,75000,43000,400,obs,RIGHT,TALU2
S 66000,43000,75000,43000,400,xpu_core_inst.not_n_datai 2,RIGHT,ALU2
S 58000,43000,63000,43000,400,obs,RIGHT,TALU2
S 58000,43000,63000,43000,400,xpu_core_inst.noa22_x1_27_sig,RIGHT,ALU2
S 56000,43000,57000,43000,400,obs,RIGHT,TALU2
S 56000,43000,57000,43000,400,xpu_core_inst.na3_x1_3_sig,RIGHT,ALU2
S 50000,43000,55000,43000,400,obs,RIGHT,TALU2
S 50000,43000,55000,43000,400,xpu_core_inst.n_acc 1,RIGHT,ALU2
S 18000,43000,46000,43000,400,obs,RIGHT,TALU2
S 18000,43000,46000,43000,400,xpu_core_inst.not_aux1,RIGHT,ALU2
S 8000,43000,17000,43000,400,obs,RIGHT,TALU2
S 8000,43000,17000,43000,400,xpu_core_inst.not_n_datai 1,RIGHT,ALU2
S 4000,43000,4000,43000,400,obs,LEFT,TALU2
S 4000,43000,4000,43000,400,adder.rtlcarry_0 1,LEFT,TALU2
S 154000,42000,166000,42000,400,obs,RIGHT,TALU2
S 154000,42000,166000,42000,400,xpu_core_inst.not_p_reset,RIGHT,ALU2
S 143000,42000,152000,42000,400,obs,RIGHT,TALU2
S 143000,42000,152000,42000,400,xpu_core_inst.not_n_acc 3,RIGHT,ALU2
S 131000,42000,131000,42000,400,obs,LEFT,TALU2
S 131000,42000,131000,42000,400,xpu_core_inst.not_v_adder_sum 3,LEFT,TALU2
S 111000,42000,127000,42000,400,obs,RIGHT,TALU2
S 111000,42000,127000,42000,400,xpu_core_inst.not_n_acc 2,RIGHT,ALU2
S 79000,42000,98000,42000,400,obs,RIGHT,TALU2
S 79000,42000,98000,42000,400,xpu_core_inst.n_im 2,RIGHT,ALU2
S 73000,42000,73000,42000,400,obs,LEFT,TALU2
S 73000,42000,73000,42000,400,xpu_core_inst.no2_x1_16_sig,LEFT,TALU2
S 55000,42000,72000,42000,400,obs,RIGHT,TALU2
S 55000,42000,72000,42000,400,xpu_core_inst.n_acc 1,RIGHT,ALU2
S 48000,42000,54000,42000,400,obs,RIGHT,TALU2
S 48000,42000,54000,42000,400,xpu_core_inst.not_n_acc 1,RIGHT,ALU2
S 27000,42000,36000,42000,400,m_clock,RIGHT,CALU2
S 17000,42000,26000,42000,400,obs,RIGHT,TALU2
S 17000,42000,26000,42000,400,xpu_core_inst.a3_x2_2_sig,RIGHT,ALU2
S 11000,42000,13000,42000,400,obs,RIGHT,TALU2
S 11000,42000,13000,42000,400,xpu_core_inst.aux6,RIGHT,ALU2
S 10000,42000,10000,42000,400,obs,LEFT,TALU2
S 10000,42000,10000,42000,400,xpu_core_inst.nao22_x1_3_sig,LEFT,TALU2
S 98000,41000,115000,41000,400,obs,RIGHT,TALU2
S 98000,41000,115000,41000,400,xpu_core_inst.n_im 2,RIGHT,ALU2
S 60000,41000,88000,41000,400,obs,RIGHT,TALU2
S 60000,41000,88000,41000,400,xpu_core_inst.not_aux9,RIGHT,ALU2
S 6000,41000,27000,41000,400,m_clock,RIGHT,CALU2
S 39000,40000,125000,40000,400,obs,RIGHT,TALU2
S 39000,40000,125000,40000,400,xpu_core_inst.not_v_net_6,RIGHT,ALU2
S 71000,39000,122000,39000,400,obs,RIGHT,TALU2
S 71000,39000,122000,39000,400,xpu_core_inst.not_v_net_41,RIGHT,ALU2
S 13000,39000,70000,39000,400,obs,RIGHT,TALU2
S 13000,39000,70000,39000,400,xpu_core_inst.aux6,RIGHT,ALU2
S 165000,38000,171000,38000,400,obs,RIGHT,TALU2
S 165000,38000,171000,38000,400,adder.rtlcarry_0 4,RIGHT,ALU2
S 144000,38000,149000,38000,400,obs,RIGHT,TALU2
S 144000,38000,149000,38000,400,xpu_core_inst.mbk_buf_not_v_net_45,RIGHT,ALU2
S 143000,38000,143000,38000,400,obs,LEFT,TALU2
S 143000,38000,143000,38000,400,xpu_core_inst.not_n_acc 3,LEFT,TALU2
S 139000,38000,139000,38000,400,obs,LEFT,TALU2
S 139000,38000,139000,38000,400,xpu_core_inst.not_aux24,LEFT,TALU2
S 134000,38000,138000,38000,400,obs,RIGHT,TALU2
S 134000,38000,138000,38000,400,xpu_core_inst.not_aux23,RIGHT,ALU2
S 120000,38000,123000,38000,400,obs,RIGHT,TALU2
S 120000,38000,123000,38000,400,xpu_core_inst.xr2_x1_4_sig,RIGHT,ALU2
S 116000,38000,116000,38000,400,obs,LEFT,TALU2
S 116000,38000,116000,38000,400,xpu_core_inst.na3_x1_4_sig,LEFT,TALU2
S 108000,38000,109000,38000,400,obs,RIGHT,TALU2
S 108000,38000,109000,38000,400,xpu_core_inst.not_v_net_6,RIGHT,ALU2
S 107000,38000,107000,38000,400,obs,LEFT,TALU2
S 107000,38000,107000,38000,400,xpu_core_inst.no2_x1_5_sig,LEFT,TALU2
S 90000,38000,104000,38000,400,obs,RIGHT,TALU2
S 90000,38000,104000,38000,400,xpu_core_inst.not_v_net_37,RIGHT,ALU2
S 85000,38000,88000,38000,400,obs,RIGHT,TALU2
S 85000,38000,88000,38000,400,xpu_core_inst.not_aux9,RIGHT,ALU2
S 73000,38000,84000,38000,400,obs,RIGHT,TALU2
S 73000,38000,84000,38000,400,xpu_core_inst.no2_x1_16_sig,RIGHT,ALU2
S 57000,38000,65000,38000,400,obs,RIGHT,TALU2
S 57000,38000,65000,38000,400,xpu_core_inst.na3_x1_3_sig,RIGHT,ALU2
S 17000,38000,45000,38000,400,obs,RIGHT,TALU2
S 17000,38000,45000,38000,400,xpu_core_inst.not_n_datai 1,RIGHT,ALU2
S 5000,38000,7000,38000,400,m_clock,RIGHT,CALU2
S 72000,37000,178000,37000,400,obs,RIGHT,TALU2
S 72000,37000,178000,37000,400,xpu_core_inst.n_acc 1,RIGHT,ALU2
S 61000,37000,71000,37000,400,obs,RIGHT,TALU2
S 61000,37000,71000,37000,400,xpu_core_inst.not_n_acc 1,RIGHT,ALU2
S 58000,37000,60000,37000,400,obs,RIGHT,TALU2
S 58000,37000,60000,37000,400,xpu_core_inst.not_aux9,RIGHT,ALU2
S 44000,37000,56000,37000,400,obs,RIGHT,TALU2
S 44000,37000,56000,37000,400,xpu_core_inst.not_v_net_31,RIGHT,ALU2
S 29000,37000,39000,37000,400,obs,RIGHT,TALU2
S 29000,37000,39000,37000,400,xpu_core_inst.not_v_net_6,RIGHT,ALU2
S 26000,37000,27000,37000,400,obs,RIGHT,TALU2
S 26000,37000,27000,37000,400,xpu_core_inst.aux6,RIGHT,ALU2
S 5000,37000,6000,37000,400,m_clock,RIGHT,CALU2
S 160000,36000,167000,36000,400,obs,RIGHT,TALU2
S 160000,36000,167000,36000,400,adder.not_rtlcarry_0 3,RIGHT,ALU2
S 140000,36000,151000,36000,400,obs,RIGHT,TALU2
S 140000,36000,151000,36000,400,xpu_core_inst.not_aux1,RIGHT,ALU2
S 122000,36000,128000,36000,400,obs,RIGHT,TALU2
S 122000,36000,128000,36000,400,xpu_core_inst.not_v_net_41,RIGHT,ALU2
S 104000,36000,121000,36000,400,obs,RIGHT,TALU2
S 104000,36000,121000,36000,400,xpu_core_inst.not_v_net_37,RIGHT,ALU2
S 77000,36000,97000,36000,400,obs,RIGHT,TALU2
S 77000,36000,97000,36000,400,xpu_core_inst.n_im 1,RIGHT,ALU2
S 70000,36000,71000,36000,400,obs,RIGHT,TALU2
S 70000,36000,71000,36000,400,xpu_core_inst.not_v_net_41,RIGHT,ALU2
S 38000,36000,69000,36000,400,obs,RIGHT,TALU2
S 38000,36000,69000,36000,400,xpu_core_inst.not_n_im 1,RIGHT,ALU2
S 10000,36000,30000,36000,400,obs,RIGHT,TALU2
S 10000,36000,30000,36000,400,xpu_core_inst.nao22_x1_3_sig,RIGHT,ALU2
S 2000,36000,8000,36000,400,obs,RIGHT,TALU2
S 2000,36000,8000,36000,400,xpu_core_inst.not_n_datai 1,RIGHT,ALU2
S 179000,35000,181000,35000,400,n_datao 1,RIGHT,CALU2
S 163000,35000,173000,35000,400,obs,RIGHT,TALU2
S 163000,35000,173000,35000,400,adder.inv_x2_3_sig,RIGHT,ALU2
S 136000,35000,150000,35000,400,obs,RIGHT,TALU2
S 136000,35000,150000,35000,400,xpu_core_inst.not_n_im 3,RIGHT,ALU2
S 114000,35000,127000,35000,400,obs,RIGHT,TALU2
S 114000,35000,127000,35000,400,xpu_core_inst.not_n_im 2,RIGHT,ALU2
S 82000,35000,113000,35000,400,obs,RIGHT,TALU2
S 82000,35000,113000,35000,400,xpu_core_inst.no3_x1_12_sig,RIGHT,ALU2
S 60000,35000,77000,35000,400,obs,RIGHT,TALU2
S 60000,35000,77000,35000,400,xpu_core_inst.n_im 1,RIGHT,ALU2
S 43000,35000,56000,35000,400,obs,RIGHT,TALU2
S 43000,35000,56000,35000,400,xpu_core_inst.no2_x1_13_sig,RIGHT,ALU2
S 1000,35000,1000,35000,400,obs,LEFT,TALU1
S 1000,35000,1000,35000,400,n_datai 1,LEFT,TALU1
S 161000,34000,164000,34000,400,obs,RIGHT,TALU2
S 161000,34000,164000,34000,400,adder.a2_x2_3_sig,RIGHT,ALU2
S 150000,34000,150000,34000,400,obs,LEFT,TALU2
S 150000,34000,150000,34000,400,xpu_core_inst.not_n_im 3,LEFT,TALU2
S 130000,34000,145000,34000,400,obs,RIGHT,TALU2
S 130000,34000,145000,34000,400,xpu_core_inst.mbk_buf_n_exe,RIGHT,ALU2
S 124000,34000,129000,34000,400,obs,RIGHT,TALU2
S 124000,34000,129000,34000,400,xpu_core_inst.not_n_acc 2,RIGHT,ALU2
S 113000,34000,114000,34000,400,obs,RIGHT,TALU2
S 113000,34000,114000,34000,400,xpu_core_inst.not_n_im 2,RIGHT,ALU2
S 80000,34000,83000,34000,400,obs,RIGHT,TALU2
S 80000,34000,83000,34000,400,xpu_core_inst.no2_x1_15_sig,RIGHT,ALU2
S 69000,34000,78000,34000,400,obs,RIGHT,TALU2
S 69000,34000,78000,34000,400,xpu_core_inst.not_n_im 1,RIGHT,ALU2
S 49000,34000,57000,34000,400,obs,RIGHT,TALU2
S 49000,34000,57000,34000,400,xpu_core_inst.no2_x1_14_sig,RIGHT,ALU2
S 21000,34000,47000,34000,400,obs,RIGHT,TALU2
S 21000,34000,47000,34000,400,xpu_core_inst.n_im 1,RIGHT,ALU2
S 168000,33000,174000,33000,400,obs,RIGHT,TALU2
S 168000,33000,174000,33000,400,v_adder_in1 3,RIGHT,ALU2
S 156000,33000,166000,33000,400,obs,RIGHT,TALU2
S 156000,33000,166000,33000,400,adder.not_n_in2 3,RIGHT,ALU2
S 148000,33000,155000,33000,400,obs,RIGHT,TALU2
S 148000,33000,155000,33000,400,v_adder_in2 3,RIGHT,ALU2
S 136000,33000,146000,33000,400,obs,RIGHT,TALU2
S 136000,33000,146000,33000,400,xpu_core_inst.not_v_net_9,RIGHT,ALU2
S 134000,33000,135000,33000,400,n_address 5,RIGHT,CALU2
S 114000,33000,131000,33000,400,obs,RIGHT,TALU2
S 114000,33000,131000,33000,400,xpu_core_inst.o3_x2_3_sig,RIGHT,ALU2
S 108000,33000,113000,33000,400,obs,RIGHT,TALU2
S 108000,33000,113000,33000,400,xpu_core_inst.not_n_im 2,RIGHT,ALU2
S 92000,33000,98000,33000,400,obs,RIGHT,TALU2
S 92000,33000,98000,33000,400,xpu_core_inst.xr2_x1_3_sig,RIGHT,ALU2
S 64000,33000,91000,33000,400,obs,RIGHT,TALU2
S 64000,33000,91000,33000,400,xpu_core_inst.on12_x1_3_sig,RIGHT,ALU2
S 55000,33000,62000,33000,400,obs,RIGHT,TALU2
S 55000,33000,62000,33000,400,xpu_core_inst.no3_x1_11_sig,RIGHT,ALU2
S 51000,33000,51000,33000,400,obs,LEFT,TALU2
S 51000,33000,51000,33000,400,xpu_core_inst.not_v_adder_sum 1,LEFT,TALU2
S 50000,33000,50000,33000,400,obs,LEFT,TALU2
S 50000,33000,50000,33000,400,xpu_core_inst.mbk_buf_not_v_net_45,LEFT,TALU2
S 29000,33000,37000,33000,400,obs,RIGHT,TALU2
S 29000,33000,37000,33000,400,xpu_core_inst.no2_x1_4_sig,RIGHT,ALU2
S 144000,32000,168000,32000,400,obs,RIGHT,TALU2
S 144000,32000,168000,32000,400,v_adder_in1 3,RIGHT,ALU2
S 142000,32000,142000,32000,400,obs,LEFT,TALU2
S 142000,32000,142000,32000,400,xpu_core_inst.no2_x1_31_sig,LEFT,TALU2
S 135000,32000,137000,32000,400,obs,RIGHT,TALU2
S 135000,32000,137000,32000,400,xpu_core_inst.not_n_ift,RIGHT,ALU2
S 134000,32000,134000,32000,400,obs,LEFT,TALU1
S 134000,32000,134000,32000,400,n_address 5,LEFT,TALU1
S 115000,32000,122000,32000,400,obs,RIGHT,TALU2
S 115000,32000,122000,32000,400,xpu_core_inst.on12_x1_4_sig,RIGHT,ALU2
S 78000,32000,88000,32000,400,obs,RIGHT,TALU2
S 78000,32000,88000,32000,400,xpu_core_inst.not_n_im 1,RIGHT,ALU2
S 63000,32000,73000,32000,400,obs,RIGHT,TALU2
S 63000,32000,73000,32000,400,xpu_core_inst.o3_x2_2_sig,RIGHT,ALU2
S 11000,32000,33000,32000,400,obs,RIGHT,TALU2
S 11000,32000,33000,32000,400,xpu_core_inst.ao2o22_x2_2_sig,RIGHT,ALU2
S 138000,31000,158000,31000,400,obs,RIGHT,TALU2
S 138000,31000,158000,31000,400,xpu_core_inst.aux11,RIGHT,ALU2
S 134000,31000,137000,31000,400,n_address 5,RIGHT,CALU2
S 109000,31000,130000,31000,400,obs,RIGHT,TALU2
S 109000,31000,130000,31000,400,xpu_core_inst.mbk_buf_n_exe,RIGHT,ALU2
S 46000,31000,87000,31000,400,obs,RIGHT,TALU2
S 46000,31000,87000,31000,400,xpu_core_inst.not_aux1,RIGHT,ALU2
S 141000,30000,143000,30000,400,obs,RIGHT,TALU2
S 141000,30000,143000,30000,400,xpu_core_inst.not_v_net_9,RIGHT,ALU2
S 111000,30000,138000,30000,400,obs,RIGHT,TALU2
S 111000,30000,138000,30000,400,xpu_core_inst.aux11,RIGHT,ALU2
S 120000,29000,156000,29000,400,obs,RIGHT,TALU2
S 120000,29000,156000,29000,400,xpu_core_inst.not_aux21,RIGHT,ALU2
S 174000,28000,178000,28000,400,obs,RIGHT,TALU2
S 174000,28000,178000,28000,400,v_adder_in1 3,RIGHT,ALU2
S 155000,28000,173000,28000,400,obs,RIGHT,TALU2
S 155000,28000,173000,28000,400,v_adder_in2 3,RIGHT,ALU2
S 140000,28000,144000,28000,400,obs,RIGHT,TALU2
S 140000,28000,144000,28000,400,v_adder_in1 3,RIGHT,ALU2
S 123000,28000,137000,28000,400,obs,RIGHT,TALU2
S 123000,28000,137000,28000,400,xpu_core_inst.aux1,RIGHT,ALU2
S 83000,28000,120000,28000,400,obs,RIGHT,TALU2
S 83000,28000,120000,28000,400,xpu_core_inst.not_aux21,RIGHT,ALU2
S 74000,28000,77000,28000,400,obs,RIGHT,TALU2
S 74000,28000,77000,28000,400,xpu_core_inst.not_v_net_63,RIGHT,ALU2
S 39000,28000,51000,28000,400,obs,RIGHT,TALU2
S 39000,28000,51000,28000,400,xpu_core_inst.not_v_adder_sum 1,RIGHT,ALU2
S 36000,28000,37000,28000,400,obs,RIGHT,TALU2
S 36000,28000,37000,28000,400,xpu_core_inst.not_n_ift,RIGHT,ALU2
S 6000,28000,23000,28000,400,obs,RIGHT,TALU2
S 6000,28000,23000,28000,400,xpu_core_inst.noa22_x1_5_sig,RIGHT,ALU2
S 2000,28000,5000,28000,400,m_clock,RIGHT,CALU2
S 158000,27000,168000,27000,400,obs,RIGHT,TALU2
S 158000,27000,168000,27000,400,xpu_core_inst.aux11,RIGHT,ALU2
S 156000,27000,157000,27000,400,obs,RIGHT,TALU2
S 156000,27000,157000,27000,400,xpu_core_inst.not_aux21,RIGHT,ALU2
S 150000,27000,155000,27000,400,obs,RIGHT,TALU2
S 150000,27000,155000,27000,400,xpu_core_inst.not_n_im 3,RIGHT,ALU2
S 137000,27000,149000,27000,400,obs,RIGHT,TALU2
S 137000,27000,149000,27000,400,xpu_core_inst.aux1,RIGHT,ALU2
S 133000,27000,136000,27000,400,obs,RIGHT,TALU2
S 133000,27000,136000,27000,400,xpu_core_inst.not_n_im 3,RIGHT,ALU2
S 125000,27000,132000,27000,400,obs,RIGHT,TALU2
S 125000,27000,132000,27000,400,xpu_core_inst.mbk_buf_not_v_net_45,RIGHT,ALU2
S 124000,27000,124000,27000,400,obs,LEFT,TALU2
S 124000,27000,124000,27000,400,xpu_core_inst.not_n_acc 2,LEFT,TALU2
S 98000,27000,112000,27000,400,obs,RIGHT,TALU2
S 98000,27000,112000,27000,400,xpu_core_inst.aux11,RIGHT,ALU2
S 33000,27000,37000,27000,400,obs,RIGHT,TALU2
S 33000,27000,37000,27000,400,xpu_core_inst.not_v_net_9,RIGHT,ALU2
S 145000,26000,166000,26000,400,obs,RIGHT,TALU2
S 145000,26000,166000,26000,400,xpu_core_inst.mbk_buf_n_exe,RIGHT,ALU2
S 137000,26000,142000,26000,400,obs,RIGHT,TALU2
S 137000,26000,142000,26000,400,xpu_core_inst.no2_x1_31_sig,RIGHT,ALU2
S 122000,26000,133000,26000,400,obs,RIGHT,TALU2
S 122000,26000,133000,26000,400,xpu_core_inst.aux23,RIGHT,ALU2
S 96000,26000,117000,26000,400,obs,RIGHT,TALU2
S 96000,26000,117000,26000,400,xpu_core_inst.mbk_buf_n_exe,RIGHT,ALU2
S 34000,26000,74000,26000,400,obs,RIGHT,TALU2
S 34000,26000,74000,26000,400,xpu_core_inst.not_n_pc 1,RIGHT,ALU2
S 21000,26000,32000,26000,400,obs,RIGHT,TALU2
S 21000,26000,32000,26000,400,xpu_core_inst.not_aux4,RIGHT,ALU2
S 153000,25000,161000,25000,400,obs,RIGHT,TALU2
S 153000,25000,161000,25000,400,xpu_core_inst.o2_x2_13_sig,RIGHT,ALU2
S 130000,25000,139000,25000,400,obs,RIGHT,TALU2
S 130000,25000,139000,25000,400,xpu_core_inst.not_aux24,RIGHT,ALU2
S 102000,25000,119000,25000,400,obs,RIGHT,TALU2
S 102000,25000,119000,25000,400,xpu_core_inst.o2_x2_12_sig,RIGHT,ALU2
S 81000,25000,92000,25000,400,obs,RIGHT,TALU2
S 81000,25000,92000,25000,400,xpu_core_inst.o2_x2_10_sig,RIGHT,ALU2
S 61000,25000,76000,25000,400,obs,RIGHT,TALU2
S 61000,25000,76000,25000,400,xpu_core_inst.not_aux23,RIGHT,ALU2
S 47000,25000,60000,25000,400,obs,RIGHT,TALU2
S 47000,25000,60000,25000,400,xpu_core_inst.n_im 1,RIGHT,ALU2
S 22000,25000,45000,25000,400,obs,RIGHT,TALU2
S 22000,25000,45000,25000,400,xpu_core_inst.not_n_pc 1,RIGHT,ALU2
S 158000,24000,160000,24000,400,obs,RIGHT,TALU2
S 158000,24000,160000,24000,400,xpu_core_inst.o2_x2_14_sig,RIGHT,ALU2
S 143000,24000,143000,24000,400,obs,LEFT,TALU2
S 143000,24000,143000,24000,400,xpu_core_inst.not_v_net_9,LEFT,TALU2
S 135000,24000,142000,24000,400,obs,RIGHT,TALU2
S 135000,24000,142000,24000,400,xpu_core_inst.not_n_ift,RIGHT,ALU2
S 113000,24000,124000,24000,400,obs,RIGHT,TALU2
S 113000,24000,124000,24000,400,xpu_core_inst.not_n_im 2,RIGHT,ALU2
S 103000,24000,104000,24000,400,obs,RIGHT,TALU2
S 103000,24000,104000,24000,400,xpu_core_inst.o2_x2_11_sig,RIGHT,ALU2
S 77000,24000,82000,24000,400,obs,RIGHT,TALU2
S 77000,24000,82000,24000,400,xpu_core_inst.o2_x2_9_sig,RIGHT,ALU2
S 58000,24000,69000,24000,400,obs,RIGHT,TALU2
S 58000,24000,69000,24000,400,xpu_core_inst.na2_x1_13_sig,RIGHT,ALU2
S 53000,24000,57000,24000,400,obs,RIGHT,TALU2
S 53000,24000,57000,24000,400,xpu_core_inst.ao22_x2_2_sig,RIGHT,ALU2
S 49000,24000,52000,24000,400,obs,RIGHT,TALU2
S 49000,24000,52000,24000,400,xpu_core_inst.aux23,RIGHT,ALU2
S 16000,24000,44000,24000,400,obs,RIGHT,TALU2
S 16000,24000,44000,24000,400,xpu_core_inst.n_pc 1,RIGHT,ALU2
S 175000,23000,175000,23000,400,obs,LEFT,TALU2
S 175000,23000,175000,23000,400,adder.xr2_x1_3_sig,LEFT,TALU2
S 162000,23000,162000,23000,400,obs,LEFT,TALU2
S 162000,23000,162000,23000,400,xpu_core_inst.noa22_x1_13_sig,LEFT,TALU2
S 145000,23000,150000,23000,400,obs,RIGHT,TALU2
S 145000,23000,150000,23000,400,xpu_core_inst.not_n_pc 3,RIGHT,ALU2
S 136000,23000,144000,23000,400,obs,RIGHT,TALU2
S 136000,23000,144000,23000,400,xpu_core_inst.noa22_x1_38_sig,RIGHT,ALU2
S 105000,23000,131000,23000,400,n_address 3,RIGHT,CALU2
S 103000,23000,104000,23000,400,obs,RIGHT,TALU2
S 103000,23000,104000,23000,400,xpu_core_inst.noa22_x1_10_sig,RIGHT,ALU2
S 88000,23000,89000,23000,400,obs,RIGHT,TALU2
S 88000,23000,89000,23000,400,xpu_core_inst.not_n_im 1,RIGHT,ALU2
S 83000,23000,83000,23000,400,obs,LEFT,TALU2
S 83000,23000,83000,23000,400,xpu_core_inst.noa22_x1_7_sig,LEFT,TALU2
S 70000,23000,70000,23000,400,obs,LEFT,TALU2
S 70000,23000,70000,23000,400,xpu_core_inst.not_n_ift,LEFT,TALU2
S 68000,23000,68000,23000,400,obs,LEFT,TALU2
S 68000,23000,68000,23000,400,xpu_core_inst.not_v_net_9,LEFT,TALU2
S 62000,23000,67000,23000,400,obs,RIGHT,TALU2
S 62000,23000,67000,23000,400,xpu_core_inst.noa22_x1_7_sig,RIGHT,ALU2
S 44000,23000,52000,23000,400,obs,RIGHT,TALU2
S 44000,23000,52000,23000,400,xpu_core_inst.n_pc 1,RIGHT,ALU2
S 31000,23000,38000,23000,400,obs,RIGHT,TALU2
S 31000,23000,38000,23000,400,xpu_core_inst.noa22_x1_6_sig,RIGHT,ALU2
S 163000,22000,167000,22000,400,obs,RIGHT,TALU2
S 163000,22000,167000,22000,400,xpu_core_inst.na2_x1_7_sig,RIGHT,ALU2
S 146000,22000,152000,22000,400,obs,RIGHT,TALU2
S 146000,22000,152000,22000,400,xpu_core_inst.not_v_net_63,RIGHT,ALU2
S 129000,22000,145000,22000,400,obs,RIGHT,TALU2
S 129000,22000,145000,22000,400,xpu_core_inst.not_n_pc 3,RIGHT,ALU2
S 123000,22000,123000,22000,400,obs,LEFT,TALU2
S 123000,22000,123000,22000,400,xpu_core_inst.no2_x1_30_sig,LEFT,TALU2
S 105000,22000,111000,22000,400,obs,RIGHT,TALU2
S 105000,22000,111000,22000,400,xpu_core_inst.na2_x1_6_sig,RIGHT,ALU2
S 84000,22000,97000,22000,400,obs,RIGHT,TALU2
S 84000,22000,97000,22000,400,xpu_core_inst.na2_x1_5_sig,RIGHT,ALU2
S 67000,22000,83000,22000,400,obs,RIGHT,TALU2
S 67000,22000,83000,22000,400,xpu_core_inst.noa22_x1_7_sig,RIGHT,ALU2
S 63000,22000,64000,22000,400,n_address 1,RIGHT,CALU2
S 30000,22000,62000,22000,400,obs,RIGHT,TALU2
S 30000,22000,62000,22000,400,xpu_core_inst.noa22_x1_7_sig,RIGHT,ALU2
S 24000,22000,29000,22000,400,obs,RIGHT,TALU2
S 24000,22000,29000,22000,400,xpu_core_inst.no3_x1_3_sig,RIGHT,ALU2
S 138000,21000,163000,21000,400,obs,RIGHT,TALU2
S 138000,21000,163000,21000,400,xpu_core_inst.not_v_adder_sum 3,RIGHT,ALU2
S 52000,21000,66000,21000,400,obs,RIGHT,TALU2
S 52000,21000,66000,21000,400,xpu_core_inst.aux23,RIGHT,ALU2
S 77000,20000,146000,20000,400,obs,RIGHT,TALU2
S 77000,20000,146000,20000,400,xpu_core_inst.not_v_net_63,RIGHT,ALU2
S 32000,20000,75000,20000,400,obs,RIGHT,TALU2
S 32000,20000,75000,20000,400,xpu_core_inst.not_aux4,RIGHT,ALU2
S 148000,19000,162000,19000,400,obs,RIGHT,TALU2
S 148000,19000,162000,19000,400,xpu_core_inst.noa22_x1_13_sig,RIGHT,ALU2
S 123000,19000,147000,19000,400,obs,RIGHT,TALU2
S 123000,19000,147000,19000,400,xpu_core_inst.no2_x1_30_sig,RIGHT,ALU2
S 69000,19000,101000,19000,400,obs,RIGHT,TALU2
S 69000,19000,101000,19000,400,xpu_core_inst.not_n_pc 2,RIGHT,ALU2
S 175000,18000,180000,18000,400,obs,RIGHT,TALU2
S 175000,18000,180000,18000,400,adder.xr2_x1_3_sig,RIGHT,ALU2
S 167000,18000,168000,18000,400,obs,RIGHT,TALU2
S 167000,18000,168000,18000,400,adder.not_rtlcarry_0 3,RIGHT,ALU2
S 163000,18000,163000,18000,400,obs,LEFT,TALU2
S 163000,18000,163000,18000,400,xpu_core_inst.not_v_adder_sum 3,LEFT,TALU2
S 149000,18000,153000,18000,400,obs,RIGHT,TALU2
S 149000,18000,153000,18000,400,xpu_core_inst.aux1,RIGHT,ALU2
S 144000,18000,148000,18000,400,obs,RIGHT,TALU2
S 144000,18000,148000,18000,400,xpu_core_inst.noa22_x1_13_sig,RIGHT,ALU2
S 131000,18000,138000,18000,400,obs,RIGHT,TALU2
S 131000,18000,138000,18000,400,xpu_core_inst.not_v_adder_sum 3,RIGHT,ALU2
S 127000,18000,129000,18000,400,obs,RIGHT,TALU2
S 127000,18000,129000,18000,400,xpu_core_inst.not_n_pc 3,RIGHT,ALU2
S 106000,18000,109000,18000,400,m_clock,RIGHT,CALU2
S 104000,18000,104000,18000,400,obs,LEFT,TALU2
S 104000,18000,104000,18000,400,xpu_core_inst.o2_x2_11_sig,LEFT,TALU2
S 87000,18000,103000,18000,400,obs,RIGHT,TALU2
S 87000,18000,103000,18000,400,xpu_core_inst.noa22_x1_10_sig,RIGHT,ALU2
S 80000,18000,80000,18000,400,obs,LEFT,TALU2
S 80000,18000,80000,18000,400,xpu_core_inst.no2_x1_15_sig,LEFT,TALU2
S 70000,18000,77000,18000,400,obs,RIGHT,TALU2
S 70000,18000,77000,18000,400,xpu_core_inst.not_n_ift,RIGHT,ALU2
S 62000,18000,69000,18000,400,obs,RIGHT,TALU2
S 62000,18000,69000,18000,400,xpu_core_inst.not_n_pc 2,RIGHT,ALU2
S 48000,18000,48000,18000,400,obs,LEFT,TALU2
S 48000,18000,48000,18000,400,xpu_core_inst.not_n_acc 1,LEFT,TALU2
S 42000,18000,42000,18000,400,obs,LEFT,TALU2
S 42000,18000,42000,18000,400,xpu_core_inst.aux1,LEFT,TALU2
S 27000,18000,39000,18000,400,obs,RIGHT,TALU2
S 27000,18000,39000,18000,400,xpu_core_inst.not_v_adder_sum 1,RIGHT,ALU2
S 5000,18000,7000,18000,400,m_clock,RIGHT,CALU2
S 2000,18000,3000,18000,400,obs,RIGHT,TALU2
S 2000,18000,3000,18000,400,xpu_core_inst.not_n_datai 0,RIGHT,ALU2
S 147000,17000,151000,17000,400,obs,RIGHT,TALU2
S 147000,17000,151000,17000,400,xpu_core_inst.no2_x1_30_sig,RIGHT,ALU2
S 101000,17000,146000,17000,400,obs,RIGHT,TALU2
S 101000,17000,146000,17000,400,xpu_core_inst.not_n_pc 2,RIGHT,ALU2
S 36000,17000,89000,17000,400,obs,RIGHT,TALU2
S 36000,17000,89000,17000,400,xpu_core_inst.not_n_ift,RIGHT,ALU2
S 34000,17000,34000,17000,400,obs,LEFT,TALU2
S 34000,17000,34000,17000,400,xpu_core_inst.not_n_pc 1,LEFT,TALU2
S 146000,16000,159000,16000,400,obs,RIGHT,TALU2
S 146000,16000,159000,16000,400,xpu_core_inst.not_n_pc 2,RIGHT,ALU2
S 131000,16000,145000,16000,400,obs,RIGHT,TALU2
S 131000,16000,145000,16000,400,xpu_core_inst.not_aux4,RIGHT,ALU2
S 129000,16000,130000,16000,400,obs,RIGHT,TALU2
S 129000,16000,130000,16000,400,xpu_core_inst.not_n_pc 3,RIGHT,ALU2
S 120000,16000,127000,16000,400,obs,RIGHT,TALU2
S 120000,16000,127000,16000,400,xpu_core_inst.not_aux4,RIGHT,ALU2
S 89000,16000,117000,16000,400,obs,RIGHT,TALU2
S 89000,16000,117000,16000,400,xpu_core_inst.not_n_ift,RIGHT,ALU2
S 68000,16000,80000,16000,400,obs,RIGHT,TALU2
S 68000,16000,80000,16000,400,xpu_core_inst.not_v_net_9,RIGHT,ALU2
S 54000,16000,62000,16000,400,obs,RIGHT,TALU2
S 54000,16000,62000,16000,400,xpu_core_inst.not_n_pc 2,RIGHT,ALU2
S 41000,16000,53000,16000,400,obs,RIGHT,TALU2
S 41000,16000,53000,16000,400,xpu_core_inst.n_pc 2,RIGHT,ALU2
S 31000,16000,36000,16000,400,obs,RIGHT,TALU2
S 31000,16000,36000,16000,400,xpu_core_inst.not_n_ift,RIGHT,ALU2
S 117000,15000,156000,15000,400,obs,RIGHT,TALU2
S 117000,15000,156000,15000,400,xpu_core_inst.not_n_ift,RIGHT,ALU2
S 102000,15000,103000,15000,400,obs,RIGHT,TALU2
S 102000,15000,103000,15000,400,xpu_core_inst.not_v_net_63,RIGHT,ALU2
S 80000,15000,96000,15000,400,obs,RIGHT,TALU2
S 80000,15000,96000,15000,400,xpu_core_inst.not_v_net_9,RIGHT,ALU2
S 67000,15000,79000,15000,400,obs,RIGHT,TALU2
S 67000,15000,79000,15000,400,xpu_core_inst.n_im 2,RIGHT,ALU2
S 66000,15000,66000,15000,400,obs,LEFT,TALU2
S 66000,15000,66000,15000,400,xpu_core_inst.aux23,LEFT,TALU2
S 32000,15000,61000,15000,400,obs,RIGHT,TALU2
S 32000,15000,61000,15000,400,xpu_core_inst.not_v_net_9,RIGHT,ALU2
S 167000,14000,171000,14000,400,obs,RIGHT,TALU2
S 167000,14000,171000,14000,400,adder.rtlcarry_0 3,RIGHT,ALU2
S 150000,14000,158000,14000,400,obs,RIGHT,TALU2
S 150000,14000,158000,14000,400,xpu_core_inst.noa22_x1_37_sig,RIGHT,ALU2
S 96000,14000,147000,14000,400,obs,RIGHT,TALU2
S 96000,14000,147000,14000,400,xpu_core_inst.not_v_net_9,RIGHT,ALU2
S 88000,14000,95000,14000,400,obs,RIGHT,TALU2
S 88000,14000,95000,14000,400,xpu_core_inst.noa22_x1_9_sig,RIGHT,ALU2
S 70000,14000,86000,14000,400,obs,RIGHT,TALU2
S 70000,14000,86000,14000,400,xpu_core_inst.no3_x1_4_sig,RIGHT,ALU2
S 53000,14000,69000,14000,400,obs,RIGHT,TALU2
S 53000,14000,69000,14000,400,xpu_core_inst.n_pc 2,RIGHT,ALU2
S 40000,14000,47000,14000,400,obs,RIGHT,TALU2
S 40000,14000,47000,14000,400,xpu_core_inst.no2_x1_29_sig,RIGHT,ALU2
S 33000,14000,39000,14000,400,obs,RIGHT,TALU2
S 33000,14000,39000,14000,400,xpu_core_inst.noa22_x1_36_sig,RIGHT,ALU2
S 21000,14000,32000,14000,400,obs,RIGHT,TALU2
S 21000,14000,32000,14000,400,xpu_core_inst.n_pc 2,RIGHT,ALU2
S 162000,13000,176000,13000,400,obs,RIGHT,TALU2
S 162000,13000,176000,13000,400,v_adder_sum 3,RIGHT,ALU2
S 153000,13000,157000,13000,400,obs,RIGHT,TALU2
S 153000,13000,157000,13000,400,xpu_core_inst.not_v_net_9,RIGHT,ALU2
S 132000,13000,143000,13000,400,obs,RIGHT,TALU2
S 132000,13000,143000,13000,400,xpu_core_inst.no3_x1_5_sig,RIGHT,ALU2
S 127000,13000,131000,13000,400,obs,RIGHT,TALU2
S 127000,13000,131000,13000,400,xpu_core_inst.not_aux4,RIGHT,ALU2
S 123000,13000,126000,13000,400,obs,RIGHT,TALU2
S 123000,13000,126000,13000,400,xpu_core_inst.n_pc 3,RIGHT,ALU2
S 100000,13000,120000,13000,400,obs,RIGHT,TALU2
S 100000,13000,120000,13000,400,xpu_core_inst.not_aux4,RIGHT,ALU2
S 82000,13000,96000,13000,400,obs,RIGHT,TALU2
S 82000,13000,96000,13000,400,xpu_core_inst.not_v_adder_sum 2,RIGHT,ALU2
S 81000,13000,81000,13000,400,obs,LEFT,TALU2
S 81000,13000,81000,13000,400,xpu_core_inst.mbk_buf_not_v_net_45,LEFT,TALU2
S 75000,13000,80000,13000,400,obs,RIGHT,TALU2
S 75000,13000,80000,13000,400,xpu_core_inst.not_aux4,RIGHT,ALU2
S 61000,13000,74000,13000,400,obs,RIGHT,TALU2
S 61000,13000,74000,13000,400,xpu_core_inst.not_v_net_9,RIGHT,ALU2
S 53000,13000,60000,13000,400,obs,RIGHT,TALU2
S 53000,13000,60000,13000,400,xpu_core_inst.not_aux4,RIGHT,ALU2
S 49000,13000,51000,13000,400,obs,RIGHT,TALU2
S 49000,13000,51000,13000,400,xpu_core_inst.mbk_buf_not_v_net_45,RIGHT,ALU2
S 42000,13000,48000,13000,400,obs,RIGHT,TALU2
S 42000,13000,48000,13000,400,xpu_core_inst.noa22_x1_8_sig,RIGHT,ALU2
S 32000,13000,41000,13000,400,obs,RIGHT,TALU2
S 32000,13000,41000,13000,400,xpu_core_inst.n_pc 2,RIGHT,ALU2
S 20000,13000,26000,13000,400,obs,RIGHT,TALU2
S 20000,13000,26000,13000,400,v_adder_sum 1,RIGHT,ALU2
S 1000,13000,1000,13000,400,obs,LEFT,TALU1
S 1000,13000,1000,13000,400,n_datai 0,LEFT,TALU1
S 172000,12000,175000,12000,400,obs,RIGHT,TALU2
S 172000,12000,175000,12000,400,adder.mbk_buf_rtlcarry_0 3,RIGHT,ALU2
S 154000,12000,154000,12000,400,obs,LEFT,TALU2
S 154000,12000,154000,12000,400,v_adder_in1 2,LEFT,TALU2
S 147000,12000,153000,12000,400,obs,RIGHT,TALU2
S 147000,12000,153000,12000,400,xpu_core_inst.not_v_net_9,RIGHT,ALU2
S 137000,12000,146000,12000,400,obs,RIGHT,TALU2
S 137000,12000,146000,12000,400,xpu_core_inst.noa22_x1_12_sig,RIGHT,ALU2
S 113000,12000,131000,12000,400,obs,RIGHT,TALU2
S 113000,12000,131000,12000,400,xpu_core_inst.noa22_x1_11_sig,RIGHT,ALU2
S 80000,12000,100000,12000,400,obs,RIGHT,TALU2
S 80000,12000,100000,12000,400,xpu_core_inst.not_aux4,RIGHT,ALU2
S 75000,12000,75000,12000,400,obs,LEFT,TALU2
S 75000,12000,75000,12000,400,xpu_core_inst.na2_x1_14_sig,LEFT,TALU2
S 70000,12000,70000,12000,400,obs,LEFT,TALU2
S 70000,12000,70000,12000,400,xpu_core_inst.ao22_x2_3_sig,LEFT,TALU2
S 56000,12000,69000,12000,400,obs,RIGHT,TALU2
S 56000,12000,69000,12000,400,xpu_core_inst.no3_x1_4_sig,RIGHT,ALU2
S 48000,12000,55000,12000,400,obs,RIGHT,TALU2
S 48000,12000,55000,12000,400,xpu_core_inst.noa22_x1_8_sig,RIGHT,ALU2
S 43000,12000,43000,12000,400,obs,LEFT,TALU2
S 43000,12000,43000,12000,400,v_adder_in1 1,LEFT,TALU2
S 11000,12000,42000,12000,400,obs,RIGHT,TALU2
S 11000,12000,42000,12000,400,xpu_core_inst.noa22_x1_8_sig,RIGHT,ALU2
S 51000,11000,81000,11000,400,obs,RIGHT,TALU2
S 51000,11000,81000,11000,400,xpu_core_inst.mbk_buf_not_v_net_45,RIGHT,ALU2
S 66000,10000,95000,10000,400,obs,RIGHT,TALU2
S 66000,10000,95000,10000,400,xpu_core_inst.aux23,RIGHT,ALU2
S 94000,9000,131000,9000,400,obs,RIGHT,TALU2
S 94000,9000,131000,9000,400,xpu_core_inst.not_aux1,RIGHT,ALU2
S 179000,8000,181000,8000,400,n_datao 0,RIGHT,CALU2
S 178000,8000,178000,8000,400,obs,LEFT,TALU2
S 178000,8000,178000,8000,400,xpu_core_inst.n_acc 0,LEFT,TALU2
S 146000,8000,154000,8000,400,obs,RIGHT,TALU2
S 146000,8000,154000,8000,400,v_adder_in1 2,RIGHT,ALU2
S 117000,8000,134000,8000,400,obs,RIGHT,TALU2
S 117000,8000,134000,8000,400,xpu_core_inst.not_aux23,RIGHT,ALU2
S 96000,8000,102000,8000,400,obs,RIGHT,TALU2
S 96000,8000,102000,8000,400,xpu_core_inst.not_v_adder_sum 2,RIGHT,ALU2
S 87000,8000,94000,8000,400,obs,RIGHT,TALU2
S 87000,8000,94000,8000,400,xpu_core_inst.not_aux1,RIGHT,ALU2
S 78000,8000,78000,8000,400,obs,LEFT,TALU2
S 78000,8000,78000,8000,400,xpu_core_inst.n_im 2,LEFT,TALU2
S 75000,8000,76000,8000,400,obs,RIGHT,TALU2
S 75000,8000,76000,8000,400,xpu_core_inst.na2_x1_14_sig,RIGHT,ALU2
S 20000,8000,20000,8000,400,obs,LEFT,TALU2
S 20000,8000,20000,8000,400,v_adder_sum 1,LEFT,TALU2
S 165000,7000,167000,7000,400,obs,RIGHT,TALU2
S 165000,7000,167000,7000,400,adder.rtlcarry_0 3,RIGHT,ALU2
S 131000,7000,140000,7000,400,obs,RIGHT,TALU2
S 131000,7000,140000,7000,400,xpu_core_inst.not_aux1,RIGHT,ALU2
S 119000,7000,123000,7000,400,obs,RIGHT,TALU2
S 119000,7000,123000,7000,400,xpu_core_inst.n_im 2,RIGHT,ALU2
S 76000,7000,117000,7000,400,obs,RIGHT,TALU2
S 76000,7000,117000,7000,400,xpu_core_inst.not_aux23,RIGHT,ALU2
S 70000,7000,75000,7000,400,obs,RIGHT,TALU2
S 70000,7000,75000,7000,400,xpu_core_inst.ao22_x2_3_sig,RIGHT,ALU2
S 36000,7000,43000,7000,400,obs,RIGHT,TALU2
S 36000,7000,43000,7000,400,v_adder_in1 1,RIGHT,ALU2
S 154000,6000,172000,6000,400,obs,RIGHT,TALU2
S 154000,6000,172000,6000,400,v_adder_in1 2,RIGHT,ALU2
S 91000,6000,130000,6000,400,obs,RIGHT,TALU2
S 91000,6000,130000,6000,400,xpu_core_inst.mbk_buf_not_v_net_45,RIGHT,ALU2
S 88000,6000,88000,6000,400,obs,LEFT,TALU2
S 88000,6000,88000,6000,400,xpu_core_inst.not_n_im 1,LEFT,TALU2
S 52000,6000,87000,6000,400,obs,RIGHT,TALU2
S 52000,6000,87000,6000,400,adder.rtlcarry_0 2,RIGHT,ALU2
S 136000,5000,167000,5000,400,obs,RIGHT,TALU2
S 136000,5000,167000,5000,400,adder.not_rtlcarry_0 2,RIGHT,ALU2
S 100000,5000,135000,5000,400,obs,RIGHT,TALU2
S 100000,5000,135000,5000,400,adder.rtlcarry_0 2,RIGHT,ALU2
S 81000,5000,91000,5000,400,obs,RIGHT,TALU2
S 81000,5000,91000,5000,400,xpu_core_inst.mbk_buf_not_v_net_45,RIGHT,ALU2
S 2000,5000,61000,5000,400,obs,RIGHT,TALU2
S 2000,5000,61000,5000,400,adder.not_rtlcarry_0 1,RIGHT,ALU2
S 152000,4000,166000,4000,400,obs,RIGHT,TALU2
S 152000,4000,166000,4000,400,adder.not_n_in2 2,RIGHT,ALU2
S 118000,4000,142000,4000,400,obs,RIGHT,TALU2
S 118000,4000,142000,4000,400,adder.xr2_x1_2_sig,RIGHT,ALU2
S 101000,4000,114000,4000,400,obs,RIGHT,TALU2
S 101000,4000,114000,4000,400,v_adder_sum 2,RIGHT,ALU2
S 87000,4000,100000,4000,400,obs,RIGHT,TALU2
S 87000,4000,100000,4000,400,adder.rtlcarry_0 2,RIGHT,ALU2
S 52000,4000,86000,4000,400,obs,RIGHT,TALU2
S 52000,4000,86000,4000,400,v_adder_in2 1,RIGHT,ALU2
S 18000,4000,32000,4000,400,obs,RIGHT,TALU2
S 18000,4000,32000,4000,400,adder.xr2_x1_sig,RIGHT,ALU2
S 163000,3000,173000,3000,400,obs,RIGHT,TALU2
S 163000,3000,173000,3000,400,adder.inv_x2_2_sig,RIGHT,ALU2
S 142000,3000,151000,3000,400,obs,RIGHT,TALU2
S 142000,3000,151000,3000,400,v_adder_in2 2,RIGHT,ALU2
S 124000,3000,130000,3000,400,obs,RIGHT,TALU2
S 124000,3000,130000,3000,400,xpu_core_inst.not_n_im 2,RIGHT,ALU2
S 95000,3000,122000,3000,400,obs,RIGHT,TALU2
S 95000,3000,122000,3000,400,xpu_core_inst.aux23,RIGHT,ALU2
S 53000,3000,69000,3000,400,obs,RIGHT,TALU2
S 53000,3000,69000,3000,400,adder.not_n_in2 1,RIGHT,ALU2
S 31000,3000,52000,3000,400,obs,RIGHT,TALU2
S 31000,3000,52000,3000,400,v_adder_in2 1,RIGHT,ALU2
S 159000,2000,164000,2000,400,obs,RIGHT,TALU2
S 159000,2000,164000,2000,400,adder.a2_x2_2_sig,RIGHT,ALU2
S 128000,2000,142000,2000,400,obs,RIGHT,TALU2
S 128000,2000,142000,2000,400,v_adder_in2 2,RIGHT,ALU2
S 108000,2000,113000,2000,400,obs,RIGHT,TALU2
S 108000,2000,113000,2000,400,adder.mbk_buf_rtlcarry_0 2,RIGHT,ALU2
S 81000,2000,82000,2000,400,n_address 2,RIGHT,CALU2
S 51000,2000,62000,2000,400,obs,RIGHT,TALU2
S 51000,2000,62000,2000,400,adder.a2_x2_sig,RIGHT,ALU2
S 44000,2000,50000,2000,400,obs,RIGHT,TALU2
S 44000,2000,50000,2000,400,adder.inv_x2_sig,RIGHT,ALU2
S 11000,2000,23000,2000,400,obs,RIGHT,TALU2
S 11000,2000,23000,2000,400,adder.mbk_buf_rtlcarry_0 1,RIGHT,ALU2
S 1000,2000,10000,2000,400,obs,RIGHT,TALU2
S 1000,2000,10000,2000,400,adder.rtlcarry_0 1,RIGHT,ALU2
S 170000,1000,172000,1000,400,n_address 7,RIGHT,CALU2
S 153000,1000,154000,1000,400,n_address 6,RIGHT,CALU2
S 136000,1000,137000,1000,400,n_address 5,RIGHT,CALU2
S 118000,1000,118000,1000,400,obs,LEFT,TALU1
S 118000,1000,118000,1000,400,n_address 4,LEFT,TALU1
S 100000,1000,105000,1000,400,n_address 3,RIGHT,CALU2
S 81000,1000,81000,1000,400,obs,LEFT,TALU1
S 81000,1000,81000,1000,400,n_address 2,LEFT,TALU1
S 63000,1000,63000,1000,400,obs,LEFT,TALU1
S 63000,1000,63000,1000,400,n_address 1,LEFT,TALU1
S 45000,1000,45000,1000,400,obs,LEFT,TALU1
S 45000,1000,45000,1000,400,n_address 0,LEFT,TALU1
S 24000,1000,27000,1000,400,n_mread,RIGHT,CALU2
S 9000,1000,9000,1000,400,obs,LEFT,TALU1
S 9000,1000,9000,1000,400,n_mwrite,LEFT,TALU1
S 172000,0,172000,0,400,obs,LEFT,TALU1
S 172000,0,172000,0,400,n_address 7,LEFT,TALU1
S 154000,0,154000,0,400,obs,LEFT,TALU1
S 154000,0,154000,0,400,n_address 6,LEFT,TALU1
S 136000,0,136000,0,400,obs,LEFT,TALU1
S 136000,0,136000,0,400,n_address 5,LEFT,TALU1
S 118000,0,118000,0,400,obs,LEFT,TALU1
S 118000,0,118000,0,400,n_address 4,LEFT,TALU1
S 100000,0,100000,0,400,obs,LEFT,TALU1
S 100000,0,100000,0,400,n_address 3,LEFT,TALU1
S 81000,0,81000,0,400,obs,LEFT,TALU1
S 81000,0,81000,0,400,n_address 2,LEFT,TALU1
S 63000,0,63000,0,400,obs,LEFT,TALU1
S 63000,0,63000,0,400,n_address 1,LEFT,TALU1
S 45000,0,45000,0,400,obs,LEFT,TALU1
S 45000,0,45000,0,400,n_address 0,LEFT,TALU1
S 27000,0,27000,0,400,obs,LEFT,TALU1
S 27000,0,27000,0,400,n_mread,LEFT,TALU1
S 9000,0,9000,0,400,obs,LEFT,TALU1
S 9000,0,9000,0,400,n_mwrite,LEFT,TALU1
S 56000,106600,56000,107200,300,*,UP,TALU1
S 56000,104700,56000,105300,300,*,UP,TALU1
S 76000,26600,76000,27200,300,*,UP,TALU1
S 76000,24700,76000,25300,300,*,UP,TALU1
S 73000,72800,73000,73400,300,*,UP,TALU1
S 73000,74700,73000,75300,300,*,UP,TALU1
S 66000,72800,66000,73400,300,*,UP,TALU1
S 66000,74700,66000,75300,300,*,UP,TALU1
S 55000,186600,55000,187200,300,*,UP,TALU1
S 55000,184700,55000,185300,300,*,UP,TALU1
S 43000,106600,43000,107200,300,*,UP,TALU1
S 43000,104700,43000,105300,300,*,UP,TALU1
S 90000,92800,90000,93400,300,*,UP,TALU1
S 90000,94700,90000,95300,300,*,UP,TALU1
S 70000,126600,70000,127200,300,*,UP,TALU1
S 70000,124700,70000,125300,300,*,UP,TALU1
S 68000,112800,68000,113400,300,*,UP,TALU1
S 68000,114700,68000,115300,300,*,UP,TALU1
S 30000,46600,30000,47200,300,*,UP,TALU1
S 30000,44700,30000,45300,300,*,UP,TALU1
S 108000,112800,108000,113400,300,*,UP,TALU1
S 108000,114700,108000,115300,300,*,UP,TALU1
S 143000,112800,143000,113400,300,*,UP,TALU1
S 143000,114700,143000,115300,300,*,UP,TALU1
S 150000,112800,150000,113400,300,*,UP,TALU1
S 150000,114700,150000,115300,300,*,UP,TALU1
S 157000,112800,157000,113400,300,*,UP,TALU1
S 157000,114700,157000,115300,300,*,UP,TALU1
S 141000,106600,141000,107200,300,*,UP,TALU1
S 141000,104700,141000,105300,300,*,UP,TALU1
S 122000,106600,122000,107200,300,*,UP,TALU1
S 122000,104700,122000,105300,300,*,UP,TALU1
S 131000,86600,131000,87200,300,*,UP,TALU1
S 131000,84700,131000,85300,300,*,UP,TALU1
S 127000,66600,127000,67200,300,*,UP,TALU1
S 127000,64700,127000,65300,300,*,UP,TALU1
S 157000,26600,157000,27200,300,*,UP,TALU1
S 157000,24700,157000,25300,300,*,UP,TALU1
S 152000,26600,152000,27200,300,*,UP,TALU1
S 152000,24700,152000,25300,300,*,UP,TALU1
S 118000,26600,118000,27200,300,*,UP,TALU1
S 118000,24700,118000,25300,300,*,UP,TALU1
S 103000,12800,103000,13400,300,*,UP,TALU1
S 103000,14700,103000,15300,300,*,UP,TALU1
S 91000,26600,91000,27200,300,*,UP,TALU1
S 91000,24700,91000,25300,300,*,UP,TALU1
S 81000,106600,81000,107200,300,*,UP,TALU1
S 81000,104700,81000,105300,300,*,UP,TALU1
S 48000,133900,48000,134400,300,*,UP,TALU1
S 17000,94700,17000,95300,300,*,UP,TALU1
S 17000,92800,17000,93200,300,*,UP,TALU1
S 54000,92800,54000,93400,300,*,UP,TALU1
S 54000,94700,54000,95300,300,*,UP,TALU1
S 75000,112800,75000,113400,300,*,UP,TALU1
S 75000,114700,75000,115300,300,*,UP,TALU1
S 30000,112800,30000,113400,300,*,UP,TALU1
S 30000,114700,30000,115300,300,*,UP,TALU1
S 42000,112800,42000,113400,300,*,UP,TALU1
S 42000,114700,42000,115300,300,*,UP,TALU1
S 23000,112800,23000,113400,300,*,UP,TALU1
S 23000,114700,23000,115300,300,*,UP,TALU1
S 9000,112800,9000,113400,300,*,UP,TALU1
S 9000,114700,9000,115300,300,*,UP,TALU1
S 35000,126600,35000,127200,300,*,UP,TALU1
S 35000,124700,35000,125300,300,*,UP,TALU1
S 99000,165600,99000,166100,300,*,UP,TALU1
I 0,0,inv_x4,adder.not_rtlcarry_0_1_ins,SYM_Y
I 16000,0,xr2_x1,adder.n_sum_1_ins,SYM_Y
I 42000,0,inv_x2,adder.inv_x2_ins,SYM_Y
I 8000,0,buf_x2,adder.mbk_buf_rtlcarry_0_1,SYM_Y
I 29000,0,xr2_x1,adder.xr2_x1_ins,SYM_Y
I 85000,0,no3_x1,xpu_core_inst.v_adder_in2_1_ins,SYM_Y
I 58000,0,a2_x2,adder.a2_x2_ins,SYM_Y
I 67000,0,inv_x2,adder.not_n_in2_1_ins,SYM_Y
I 94000,0,inv_x2,xpu_core_inst.not_aux23_ins,SYM_Y
I 49000,0,nao2o22_x1,adder.rtlcarry_0_2_ins,SYM_Y
I 74000,0,oa2a22_x2,xpu_core_inst.n_address_2_ins,SYM_Y
I 111000,0,xr2_x1,adder.n_sum_2_ins,SYM_Y
I 176000,0,buf_x2,xpu_core_inst.n_datao_0_ins,SYM_Y
I 127000,0,no3_x1,xpu_core_inst.v_adder_in2_2_ins,SYM_Y
I 100000,0,inv_x2,xpu_core_inst.not_v_adder_sum_2_ins,SYM_Y
I 139000,0,xr2_x1,adder.xr2_x1_2_ins,SYM_Y
I 155000,0,a2_x2,adder.a2_x2_2_ins,SYM_Y
I 134000,0,inv_x2,adder.not_rtlcarry_0_2_ins,SYM_Y
I 171000,0,inv_x2,adder.inv_x2_2_ins,SYM_Y
I 122000,0,inv_x2,xpu_core_inst.not_n_im_2_ins,SYM_Y
I 162000,0,nao2o22_x1,adder.rtlcarry_0_3_ins,SYM_Y
I 150000,0,inv_x2,adder.not_n_in2_2_ins,SYM_Y
I 105000,0,buf_x2,adder.dmbk_buf_rtlcarry_0_2,SYM_Y
I 5000,10000,sff1_x4,xpu_core_inst.n_pc_2_ins,NOSYM
I 38000,10000,ao22_x2,xpu_core_inst.v_adder_in1_1_ins,NOSYM
I 0,10000,inv_x2,xpu_core_inst.not_n_datai_0_ins,NOSYM
I 25000,10000,inv_x2,xpu_core_inst.not_v_adder_sum_1_ins,NOSYM
I 30000,10000,noa22_x1,xpu_core_inst.noa22_x1_36_ins,NOSYM
I 46000,10000,no2_x1,xpu_core_inst.no2_x1_29_ins,NOSYM
I 60000,10000,inv_x2,xpu_core_inst.not_n_pc_2_ins,NOSYM
I 52000,10000,noa22_x1,xpu_core_inst.noa22_x1_8_ins,NOSYM
I 100000,10000,o2_x2,xpu_core_inst.o2_x2_11_ins,NOSYM
I 134000,10000,noa22_x1,xpu_core_inst.noa22_x1_12_ins,NOSYM
I 65000,10000,ao22_x2,xpu_core_inst.ao22_x2_3_ins,NOSYM
I 73000,10000,na2_x1,xpu_core_inst.na2_x1_14_ins,NOSYM
I 92000,10000,noa22_x1,xpu_core_inst.noa22_x1_9_ins,NOSYM
I 142000,10000,no3_x1,xpu_core_inst.no3_x1_5_ins,NOSYM
I 161000,10000,inv_x2,xpu_core_inst.not_v_adder_sum_3_ins,NOSYM
I 79000,10000,no2_x1,xpu_core_inst.no2_x1_15_ins,NOSYM
I 85000,10000,no3_x1,xpu_core_inst.no3_x1_4_ins,NOSYM
I 128000,10000,noa22_x1,xpu_core_inst.noa22_x1_11_ins,NOSYM
I 173000,10000,xr2_x1,adder.n_sum_3_ins,NOSYM
I 107000,10000,sff1_x4,xpu_core_inst.n_pc_3_ins,NOSYM
I 169000,10000,buf_x2,adder.mbk_buf_rtlcarry_0_3,NOSYM
I 125000,10000,inv_x2,xpu_core_inst.not_n_pc_3_ins,NOSYM
I 166000,10000,inv_x2,adder.not_rtlcarry_0_3_ins,NOSYM
I 149000,10000,ao22_x2,xpu_core_inst.v_adder_in1_2_ins,NOSYM
I 155000,10000,noa22_x1,xpu_core_inst.noa22_x1_37_ins,NOSYM
I 80000,20000,noa22_x1,xpu_core_inst.noa22_x1_7_ins,SYM_Y
I 28000,20000,no3_x1,xpu_core_inst.no3_x1_3_ins,SYM_Y
I 95000,20000,na2_x1,xpu_core_inst.na2_x1_5_ins,SYM_Y
I 20000,20000,noa22_x1,xpu_core_inst.noa22_x1_5_ins,SYM_Y
I 43000,20000,inv_x2,xpu_core_inst.not_n_pc_1_ins,SYM_Y
I 0,20000,sff1_x4,xpu_core_inst.n_pc_1_ins,SYM_Y
I 67000,20000,na2_x1,xpu_core_inst.na2_x1_13_ins,SYM_Y
I 48000,20000,ao22_x2,xpu_core_inst.ao22_x2_2_ins,SYM_Y
I 73000,20000,o2_x2,xpu_core_inst.o2_x2_9_ins,SYM_Y
I 88000,20000,o2_x2,xpu_core_inst.o2_x2_10_ins,SYM_Y
I 35000,20000,noa22_x1,xpu_core_inst.noa22_x1_6_ins,SYM_Y
I 56000,20000,oa2a22_x2,xpu_core_inst.n_address_1_ins,SYM_Y
I 109000,20000,na2_x1,xpu_core_inst.na2_x1_6_ins,SYM_Y
I 101000,20000,noa22_x1,xpu_core_inst.noa22_x1_10_ins,SYM_Y
I 115000,20000,o2_x2,xpu_core_inst.o2_x2_12_ins,SYM_Y
I 141000,20000,noa22_x1,xpu_core_inst.noa22_x1_38_ins,SYM_Y
I 122000,20000,no2_x1,xpu_core_inst.no2_x1_30_ins,SYM_Y
I 165000,20000,na2_x1,xpu_core_inst.na2_x1_7_ins,SYM_Y
I 171000,20000,xr2_x1,adder.xr2_x1_3_ins,SYM_Y
I 135000,20000,ao22_x2,xpu_core_inst.v_adder_in1_3_ins,SYM_Y
I 159000,20000,noa22_x1,xpu_core_inst.noa22_x1_13_ins,SYM_Y
I 154000,20000,o2_x2,xpu_core_inst.o2_x2_14_ins,SYM_Y
I 128000,20000,nao2o22_x1,xpu_core_inst.n_address_3_ins,SYM_Y
I 149000,20000,o2_x2,xpu_core_inst.o2_x2_13_ins,SYM_Y
I 42000,30000,no2_x1,xpu_core_inst.no2_x1_13_ins,NOSYM
I 0,30000,inv_x2,xpu_core_inst.not_n_datai_1_ins,NOSYM
I 54000,30000,no3_x1,xpu_core_inst.no3_x1_11_ins,NOSYM
I 25000,30000,ao2o22_x2,xpu_core_inst.ao2o22_x2_2_ins,NOSYM
I 5000,30000,sff1_x4,xpu_core_inst.n_im_1_ins,NOSYM
I 76000,30000,inv_x2,xpu_core_inst.not_n_im_1_ins,NOSYM
I 36000,30000,no2_x1,xpu_core_inst.no2_x1_4_ins,NOSYM
I 81000,30000,no3_x1,xpu_core_inst.no3_x1_12_ins,NOSYM
I 48000,30000,no2_x1,xpu_core_inst.no2_x1_14_ins,NOSYM
I 61000,30000,na3_x1,xpu_core_inst.na3_x1_3_ins,NOSYM
I 68000,30000,o3_x2,xpu_core_inst.o3_x2_2_ins,NOSYM
I 95000,30000,xr2_x1,xpu_core_inst.xr2_x1_3_ins,NOSYM
I 88000,30000,on12_x1,xpu_core_inst.on12_x1_3_ins,NOSYM
I 147000,30000,no3_x1,xpu_core_inst.v_adder_in2_3_ins,NOSYM
I 112000,30000,na3_x1,xpu_core_inst.na3_x1_4_ins,NOSYM
I 141000,30000,no2_x1,xpu_core_inst.no2_x1_31_ins,NOSYM
I 106000,30000,no2_x1,xpu_core_inst.no2_x1_5_ins,NOSYM
I 126000,30000,o3_x2,xpu_core_inst.o3_x2_3_ins,NOSYM
I 119000,30000,on12_x1,xpu_core_inst.on12_x1_4_ins,NOSYM
I 162000,30000,nao2o22_x1,adder.rtlcarry_0_4_ins,NOSYM
I 176000,30000,buf_x2,xpu_core_inst.n_datao_1_ins,NOSYM
I 171000,30000,inv_x2,adder.inv_x2_3_ins,NOSYM
I 134000,30000,oa22_x2,xpu_core_inst.not_aux24_ins,NOSYM
I 157000,30000,a2_x2,adder.a2_x2_3_ins,NOSYM
I 154000,30000,inv_x2,adder.not_n_in2_3_ins,NOSYM
I 15000,40000,no2_x1,xpu_core_inst.v_adder_in2_0_ins,SYM_Y
I 27000,40000,o2_x2,xpu_core_inst.o2_x2_23_ins,SYM_Y
I 0,40000,a2_x2,adder.rtlcarry_0_1_ins,SYM_Y
I 7000,40000,nao22_x1,xpu_core_inst.nao22_x1_3_ins,SYM_Y
I 72000,40000,no2_x1,xpu_core_inst.no2_x1_16_ins,SYM_Y
I 21000,40000,a3_x2,xpu_core_inst.a3_x2_2_ins,SYM_Y
I 34000,40000,sff1_x4,xpu_core_inst.n_acc_1_ins,SYM_Y
I 60000,40000,noa22_x1,xpu_core_inst.noa22_x1_27_ins,SYM_Y
I 55000,40000,a2_x2,xpu_core_inst.a2_x2_4_ins,SYM_Y
I 52000,40000,inv_x2,xpu_core_inst.not_n_acc_1_ins,SYM_Y
I 66000,40000,nao22_x1,xpu_core_inst.nao22_x1_4_ins,SYM_Y
I 128000,40000,no2_x1,xpu_core_inst.no2_x1_18_ins,SYM_Y
I 125000,40000,inv_x2,xpu_core_inst.not_n_acc_2_ins,SYM_Y
I 96000,40000,ao2o22_x2,xpu_core_inst.ao2o22_x2_3_ins,SYM_Y
I 150000,40000,inv_x2,xpu_core_inst.not_n_acc_3_ins,SYM_Y
I 78000,40000,sff1_x4,xpu_core_inst.n_im_2_ins,SYM_Y
I 111000,40000,a2_x2,xpu_core_inst.a2_x2_5_ins,SYM_Y
I 105000,40000,noa22_x1,xpu_core_inst.noa22_x1_28_ins,SYM_Y
I 153000,40000,noa22_x1,xpu_core_inst.noa22_x1_29_ins,SYM_Y
I 116000,40000,xr2_x1,xpu_core_inst.xr2_x1_4_ins,SYM_Y
I 164000,40000,sff1_x4,xpu_core_inst.n_acc_3_ins,SYM_Y
I 159000,40000,a2_x2,xpu_core_inst.a2_x2_6_ins,SYM_Y
I 132000,40000,sff1_x4,xpu_core_inst.n_acc_2_ins,SYM_Y
I 40000,50000,oa2a22_x2,xpu_core_inst.n_address_0_ins,NOSYM
I 0,50000,xr2_x1,adder.n_sum_0_ins,NOSYM
I 51000,50000,na2_x1,xpu_core_inst.na2_x1_12_ins,NOSYM
I 57000,50000,no2_x1,xpu_core_inst.no2_x1_28_ins,NOSYM
I 24000,50000,noa22_x1,xpu_core_inst.noa22_x1_35_ins,NOSYM
I 11000,50000,inv_x2,xpu_core_inst.not_v_adder_sum_0_ins,NOSYM
I 16000,50000,ao22_x2,xpu_core_inst.v_adder_in1_0_ins,NOSYM
I 32000,50000,ao22_x2,xpu_core_inst.ao22_x2_ins,NOSYM
I 108000,50000,no2_x1,xpu_core_inst.no2_x1_17_ins,NOSYM
I 100000,50000,nao22_x1,xpu_core_inst.nao22_x1_5_ins,NOSYM
I 66000,50000,noa22_x1,xpu_core_inst.noa22_x1_26_ins,NOSYM
I 79000,50000,inv_x2,xpu_core_inst.not_n_acc_0_ins,NOSYM
I 74000,50000,a2_x2,xpu_core_inst.a2_x2_3_ins,NOSYM
I 63000,50000,inv_x2,xpu_core_inst.not_aux6_ins,NOSYM
I 82000,50000,sff1_x4,xpu_core_inst.n_acc_0_ins,NOSYM
I 123000,50000,no2_x1,xpu_core_inst.no2_x1_6_ins,NOSYM
I 114000,50000,ao2o22_x2,xpu_core_inst.ao2o22_x2_4_ins,NOSYM
I 150000,50000,inv_x2,xpu_core_inst.not_n_im_3_ins,NOSYM
I 127000,50000,no3_x1,xpu_core_inst.no3_x1_13_ins,NOSYM
I 153000,50000,o3_x2,xpu_core_inst.o3_x2_4_ins,NOSYM
I 164000,50000,on12_x1,xpu_core_inst.on12_x1_5_ins,NOSYM
I 132000,50000,sff1_x4,xpu_core_inst.n_im_3_ins,NOSYM
I 178000,50000,buf_x2,xpu_core_inst.n_datao_2_ins,NOSYM
I 169000,50000,xr2_x1,xpu_core_inst.xr2_x1_5_ins,NOSYM
I 159000,50000,na3_x1,xpu_core_inst.na3_x1_5_ins,NOSYM
I 28000,60000,inv_x2,xpu_core_inst.not_n_pc_0_ins,SYM_Y
I 33000,60000,no3_x1,xpu_core_inst.no3_x1_2_ins,SYM_Y
I 0,60000,sff1_x4,xpu_core_inst.n_pc_0_ins,SYM_Y
I 48000,60000,no2_x1,xpu_core_inst.no2_x1_12_ins,SYM_Y
I 40000,60000,noa22_x1,xpu_core_inst.noa22_x1_3_ins,SYM_Y
I 20000,60000,noa22_x1,xpu_core_inst.noa22_x1_2_ins,SYM_Y
I 54000,60000,no2_x1,xpu_core_inst.no2_x1_11_ins,SYM_Y
I 60000,60000,no3_x1,xpu_core_inst.no3_x1_10_ins,SYM_Y
I 67000,60000,o3_x2,xpu_core_inst.o3_x2_ins,SYM_Y
I 93000,60000,on12_x1,xpu_core_inst.on12_x1_2_ins,SYM_Y
I 82000,60000,xr2_x1,xpu_core_inst.xr2_x1_2_ins,SYM_Y
I 75000,60000,na3_x1,xpu_core_inst.na3_x1_2_ins,SYM_Y
I 138000,60000,oa2a22_x2,xpu_core_inst.n_address_4_ins,SYM_Y
I 106000,60000,sff1_x4,xpu_core_inst.n_pc_4_ins,SYM_Y
I 100000,60000,noa22_x1,xpu_core_inst.noa22_x1_14_ins,SYM_Y
I 149000,60000,na2_x1,xpu_core_inst.na2_x1_15_ins,SYM_Y
I 132000,60000,ao22_x2,xpu_core_inst.ao22_x2_4_ins,SYM_Y
I 124000,60000,o2_x2,xpu_core_inst.o2_x2_15_ins,SYM_Y
I 153000,60000,oa2a22_x2,xpu_core_inst.n_address_7_ins,SYM_Y
I 166000,60000,inv_x2,xpu_core_inst.not_v_adder_sum_4_ins,SYM_Y
I 169000,60000,buf_x2,adder.mbk_buf_rtlcarry_0_4,SYM_Y
I 173000,60000,xr2_x1,adder.n_sum_4_ins,SYM_Y
I 162000,60000,na2_x1,xpu_core_inst.na2_x1_16_ins,SYM_Y
I 129000,60000,inv_x2,xpu_core_inst.not_n_pc_4_ins,SYM_Y
I 5000,70000,nao22_x1,xpu_core_inst.nao22_x1_2_ins,NOSYM
I 55000,70000,noa22_x1,xpu_core_inst.noa22_x1_4_ins,NOSYM
I 70000,70000,o2_x2,xpu_core_inst.o2_x2_8_ins,NOSYM
I 0,70000,inv_x2,xpu_core_inst.not_n_datai_2_ins,NOSYM
I 63000,70000,o2_x2,xpu_core_inst.o2_x2_7_ins,NOSYM
I 50000,70000,inv_x2,xpu_core_inst.not_n_im_0_ins,NOSYM
I 90000,70000,ao22_x2,xpu_core_inst.v_adder_in1_4_ins,NOSYM
I 77000,70000,inv_x2,xpu_core_inst.not_n_datai_3_ins,NOSYM
I 24000,70000,no2_x1,xpu_core_inst.no2_x1_3_ins,NOSYM
I 30000,70000,sff1_x4,xpu_core_inst.n_im_0_ins,NOSYM
I 13000,70000,ao2o22_x2,xpu_core_inst.ao2o22_x2_ins,NOSYM
I 82000,70000,noa22_x1,xpu_core_inst.noa22_x1_39_ins,NOSYM
I 104000,70000,no3_x1,xpu_core_inst.no3_x1_6_ins,NOSYM
I 138000,70000,no3_x1,xpu_core_inst.v_adder_in2_4_ins,NOSYM
I 133000,70000,inv_x2,xpu_core_inst.not_n_im_4_ins,NOSYM
I 111000,70000,noa22_x1,xpu_core_inst.noa22_x1_15_ins,NOSYM
I 125000,70000,noa22_x1,xpu_core_inst.noa22_x1_16_ins,NOSYM
I 98000,70000,no2_x1,xpu_core_inst.no2_x1_32_ins,NOSYM
I 157000,70000,inv_x2,adder.not_n_in2_4_ins,NOSYM
I 177000,70000,inv_x2,adder.not_rtlcarry_0_4_ins,NOSYM
I 119000,70000,na2_x1,xpu_core_inst.na2_x1_8_ins,NOSYM
I 170000,70000,a2_x2,adder.a2_x2_4_ins,NOSYM
I 162000,70000,nao2o22_x1,adder.rtlcarry_0_5_ins,NOSYM
I 145000,70000,xr2_x1,adder.xr2_x1_4_ins,NOSYM
I 154000,70000,inv_x2,adder.inv_x2_4_ins,NOSYM
I 0,80000,inv_x2,xpu_core_inst.inv_x2_2_ins,SYM_Y
I 55000,80000,inv_x2,xpu_core_inst.inv_x2_5_ins,SYM_Y
I 83000,80000,na2_x1,xpu_core_inst.na2_x1_4_ins,SYM_Y
I 20000,80000,on12_x1,xpu_core_inst.n_mread_ins,SYM_Y
I 15000,80000,a2_x2,xpu_core_inst.a2_x2_12_ins,SYM_Y
I 5000,80000,buf_x2,xpu_core_inst.n_mwrite_ins,SYM_Y
I 49000,80000,o3_x2,xpu_core_inst.not_aux28_ins,SYM_Y
I 9000,80000,a3_x2,xpu_core_inst.aux23_ins,SYM_Y
I 58000,80000,nmx2_x1,xpu_core_inst.nmx2_x1_4_ins,SYM_Y
I 87000,80000,nao22_x1,xpu_core_inst.nao22_x1_6_ins,SYM_Y
I 25000,80000,sff2_x4,xpu_core_inst.n_op_3_ins,SYM_Y
I 93000,80000,no2_x1,xpu_core_inst.no2_x1_19_ins,SYM_Y
I 65000,80000,sff1_x4,xpu_core_inst.n_op_4_ins,SYM_Y
I 97000,80000,sff1_x4,xpu_core_inst.n_im_4_ins,SYM_Y
I 142000,80000,o3_x2,xpu_core_inst.o3_x2_5_ins,SYM_Y
I 124000,80000,no2_x1,xpu_core_inst.no2_x1_7_ins,SYM_Y
I 115000,80000,ao2o22_x2,xpu_core_inst.ao2o22_x2_5_ins,SYM_Y
I 138000,80000,no2_x1,xpu_core_inst.no2_x1_20_ins,SYM_Y
I 133000,80000,no3_x1,xpu_core_inst.no3_x1_14_ins,SYM_Y
I 173000,80000,a2_x2,xpu_core_inst.a2_x2_7_ins,SYM_Y
I 178000,80000,buf_x2,xpu_core_inst.n_datao_3_ins,SYM_Y
I 153000,80000,on12_x1,xpu_core_inst.on12_x1_6_ins,SYM_Y
I 148000,80000,na3_x1,xpu_core_inst.na3_x1_6_ins,SYM_Y
I 158000,80000,xr2_x1,xpu_core_inst.xr2_x1_6_ins,SYM_Y
I 128000,80000,o2_x2,xpu_core_inst.o2_x2_16_ins,SYM_Y
I 167000,80000,noa22_x1,xpu_core_inst.noa22_x1_30_ins,SYM_Y
I 58000,90000,sff1_x4,xpu_core_inst.n_op_1_ins,NOSYM
I 14000,90000,a2_x4,xpu_core_inst.not_aux5_ins,NOSYM
I 5000,90000,na2_x4,xpu_core_inst.aux6_ins,NOSYM
I 34000,90000,nmx2_x1,xpu_core_inst.nmx2_x1_2_ins,NOSYM
I 27000,90000,on12_x1,xpu_core_inst.not_v_net_25_ins,NOSYM
I 0,90000,inv_x2,xpu_core_inst.not_n_datai_4_ins,NOSYM
I 87000,90000,o2_x2,xpu_core_inst.o2_x2_4_ins,NOSYM
I 51000,90000,o2_x2,xpu_core_inst.not_aux30_ins,NOSYM
I 78000,90000,no2_x1,xpu_core_inst.no2_x1_ins,NOSYM
I 43000,90000,inv_x2,xpu_core_inst.inv_x2_3_ins,NOSYM
I 22000,90000,a2_x2,xpu_core_inst.v_net_19_ins,NOSYM
I 46000,90000,on12_x1,xpu_core_inst.not_aux29_ins,NOSYM
I 105000,90000,sff1_x4,xpu_core_inst.n_pc_5_ins,NOSYM
I 94000,90000,on12_x1,xpu_core_inst.not_v_net_37_ins,NOSYM
I 130000,90000,no4_x1,xpu_core_inst.no4_x1_ins,NOSYM
I 83000,90000,na2_x1,xpu_core_inst.not_v_net_55_ins,NOSYM
I 99000,90000,noa22_x1,xpu_core_inst.noa22_x1_17_ins,NOSYM
I 161000,90000,inv_x2,xpu_core_inst.not_n_acc_4_ins,NOSYM
I 155000,90000,ao22_x2,xpu_core_inst.ao22_x2_5_ins,NOSYM
I 164000,90000,sff1_x4,xpu_core_inst.n_acc_4_ins,NOSYM
I 143000,90000,nao2o22_x1,xpu_core_inst.n_address_6_ins,NOSYM
I 123000,90000,a4_x2,xpu_core_inst.a4_x2_ins,NOSYM
I 150000,90000,no3_x1,xpu_core_inst.no3_x1_ins,NOSYM
I 136000,90000,nao2o22_x1,xpu_core_inst.n_address_5_ins,NOSYM
I 0,100000,sff1_x4,xpu_core_inst.n_op_2_ins,SYM_Y
I 53000,100000,o2_x2,xpu_core_inst.o2_x2_ins,SYM_Y
I 20000,100000,nmx2_x1,xpu_core_inst.nmx2_x1_3_ins,SYM_Y
I 40000,100000,o2_x2,xpu_core_inst.o2_x2_5_ins,SYM_Y
I 34000,100000,no2_x1,xpu_core_inst.no2_x1_2_ins,SYM_Y
I 29000,100000,inv_x2,xpu_core_inst.inv_x2_4_ins,SYM_Y
I 92000,100000,na3_x1,xpu_core_inst.aux11_ins,SYM_Y
I 78000,100000,o2_x2,xpu_core_inst.not_v_net_56_ins,SYM_Y
I 60000,100000,na2_x1,xpu_core_inst.not_v_net_60_ins,SYM_Y
I 85000,100000,a2_x2,xpu_core_inst.not_aux21_ins,SYM_Y
I 71000,100000,na3_x1,xpu_core_inst.not_v_net_63_ins,SYM_Y
I 47000,100000,no2_x1,xpu_core_inst.v_net_59_ins,SYM_Y
I 99000,100000,no3_x1,xpu_core_inst.no3_x1_7_ins,SYM_Y
I 66000,100000,inv_x2,xpu_core_inst.inv_x2_ins,SYM_Y
I 106000,100000,noa22_x1,xpu_core_inst.noa22_x1_18_ins,SYM_Y
I 132000,100000,na2_x1,xpu_core_inst.na2_x1_9_ins,SYM_Y
I 138000,100000,o2_x2,xpu_core_inst.o2_x2_18_ins,SYM_Y
I 145000,100000,noa22_x1,xpu_core_inst.noa22_x1_23_ins,SYM_Y
I 114000,100000,inv_x2,xpu_core_inst.not_n_pc_5_ins,SYM_Y
I 153000,100000,sff1_x4,xpu_core_inst.n_pc_7_ins,SYM_Y
I 124000,100000,noa22_x1,xpu_core_inst.noa22_x1_19_ins,SYM_Y
I 173000,100000,inv_x2,xpu_core_inst.not_n_pc_7_ins,SYM_Y
I 119000,100000,o2_x2,xpu_core_inst.o2_x2_17_ins,SYM_Y
I 178000,100000,buf_x2,xpu_core_inst.n_datao_4_ins,SYM_Y
I 6000,110000,o2_x2,xpu_core_inst.not_aux15_ins,NOSYM
I 46000,110000,nmx2_x1,xpu_core_inst.nmx2_x1_ins,NOSYM
I 0,110000,buf_x2,xpu_core_inst.v_adder_exe_ins,NOSYM
I 27000,110000,o2_x2,xpu_core_inst.not_aux19_ins,NOSYM
I 20000,110000,o2_x2,xpu_core_inst.not_aux16_ins,NOSYM
I 65000,110000,o2_x2,xpu_core_inst.o2_x2_2_ins,NOSYM
I 72000,110000,o2_x2,xpu_core_inst.not_aux20_ins,NOSYM
I 39000,110000,o2_x2,xpu_core_inst.not_aux18_ins,NOSYM
I 55000,110000,on12_x4,xpu_core_inst.not_v_net_31_ins,NOSYM
I 34000,110000,inv_x2,xpu_core_inst.not_n_op_0_ins,NOSYM
I 79000,110000,sff1_x4,xpu_core_inst.n_op_0_ins,NOSYM
I 13000,110000,on12_x1,xpu_core_inst.not_aux17_ins,NOSYM
I 99000,110000,na2_x1,xpu_core_inst.na2_x1_11_ins,NOSYM
I 120000,110000,noa22_x1,xpu_core_inst.noa22_x1_24_ins,NOSYM
I 105000,110000,o2_x2,xpu_core_inst.o2_x2_22_ins,NOSYM
I 135000,110000,inv_x2,xpu_core_inst.not_n_im_7_ins,NOSYM
I 128000,110000,no3_x1,xpu_core_inst.no3_x1_9_ins,NOSYM
I 112000,110000,noa22_x1,xpu_core_inst.noa22_x1_25_ins,NOSYM
I 140000,110000,o2_x2,xpu_core_inst.o2_x2_21_ins,NOSYM
I 161000,110000,noa22_x1,xpu_core_inst.noa22_x1_22_ins,NOSYM
I 147000,110000,o2_x2,xpu_core_inst.o2_x2_20_ins,NOSYM
I 154000,110000,o2_x2,xpu_core_inst.o2_x2_19_ins,NOSYM
I 174000,110000,noa22_x1,xpu_core_inst.noa22_x1_42_ins,NOSYM
I 169000,110000,na2_x1,xpu_core_inst.na2_x1_10_ins,NOSYM
I 0,120000,sff1_x4,xpu_core_inst.n_op_5_ins,SYM_Y
I 47000,120000,sff1_x4,xpu_core_inst.n_op_6_ins,SYM_Y
I 27000,120000,inv_x2,xpu_core_inst.inv_x2_6_ins,SYM_Y
I 40000,120000,nmx2_x1,xpu_core_inst.nmx2_x1_6_ins,SYM_Y
I 20000,120000,nmx2_x1,xpu_core_inst.nmx2_x1_5_ins,SYM_Y
I 37000,120000,inv_x2,xpu_core_inst.inv_x2_7_ins,SYM_Y
I 32000,120000,o2_x2,xpu_core_inst.not_aux14_ins,SYM_Y
I 77000,120000,on12_x1,xpu_core_inst.not_v_net_45_ins,SYM_Y
I 67000,120000,o2_x2,xpu_core_inst.o2_x2_3_ins,SYM_Y
I 98000,120000,a4_x4,xpu_core_inst.not_aux9_ins,SYM_Y
I 72000,120000,on12_x1,xpu_core_inst.not_v_net_41_ins,SYM_Y
I 82000,120000,on12_x1,xpu_core_inst.aux1_ins,SYM_Y
I 87000,120000,a2_x2,xpu_core_inst.a2_x2_2_ins,SYM_Y
I 106000,120000,no2_x1,xpu_core_inst.no2_x1_10_ins,SYM_Y
I 92000,120000,nao22_x1,xpu_core_inst.nao22_x1_9_ins,SYM_Y
I 119000,120000,no3_x1,xpu_core_inst.v_adder_in2_7_ins,SYM_Y
I 110000,120000,ao2o22_x2,xpu_core_inst.ao2o22_x2_8_ins,SYM_Y
I 133000,120000,buf_x8,xpu_core_inst.mbk_buf_not_v_net_45,SYM_Y
I 124000,120000,xr2_x1,adder.xr2_x1_7_ins,SYM_Y
I 160000,120000,sff1_x4,xpu_core_inst.n_im_7_ins,SYM_Y
I 178000,120000,buf_x2,xpu_core_inst.n_datao_5_ins,SYM_Y
I 151000,120000,xr2_x1,xpu_core_inst.xr2_x1_9_ins,SYM_Y
I 141000,120000,no2_x1,xpu_core_inst.no2_x1_35_ins,SYM_Y
I 145000,120000,ao22_x2,xpu_core_inst.v_adder_in1_7_ins,SYM_Y
I 0,130000,inv_x2,xpu_core_inst.not_n_datai_5_ins,NOSYM
I 5000,130000,sff1_x4,xpu_core_inst.n_exe_ins,NOSYM
I 29000,130000,inv_x2,xpu_core_inst.not_n_exe_ins,NOSYM
I 58000,130000,a4_x2,xpu_core_inst.not_aux4_ins,NOSYM
I 34000,130000,noa22_x1,xpu_core_inst.noa22_x1_34_ins,NOSYM
I 25000,130000,buf_x2,xpu_core_inst.mbk_buf_n_exe,NOSYM
I 51000,130000,inv_x2,xpu_core_inst.not_p_reset_ins,NOSYM
I 40000,130000,nao22_x1,xpu_core_inst.nao22_x1_10_ins,NOSYM
I 102000,130000,nao22_x1,xpu_core_inst.nao22_x1_8_ins,NOSYM
I 108000,130000,no2_x1,xpu_core_inst.no2_x1_9_ins,NOSYM
I 46000,130000,an12_x1,xpu_core_inst.not_v_net_0_ins,NOSYM
I 65000,130000,sff1_x4,xpu_core_inst.n_im_5_ins,NOSYM
I 121000,130000,sff1_x4,xpu_core_inst.n_im_6_ins,NOSYM
I 89000,130000,ao2o22_x2,xpu_core_inst.ao2o22_x2_6_ins,NOSYM
I 98000,130000,no2_x1,xpu_core_inst.no2_x1_8_ins,NOSYM
I 83000,130000,nao22_x1,xpu_core_inst.nao22_x1_7_ins,NOSYM
I 112000,130000,ao2o22_x2,xpu_core_inst.ao2o22_x2_7_ins,NOSYM
I 54000,130000,na2_x1,xpu_core_inst.v_proc_exe_set_ins,NOSYM
I 156000,130000,no3_x1,xpu_core_inst.no3_x1_8_ins,NOSYM
I 164000,130000,sff1_x4,xpu_core_inst.n_pc_6_ins,NOSYM
I 150000,130000,noa22_x1,xpu_core_inst.noa22_x1_20_ins,NOSYM
I 145000,130000,on12_x1,xpu_core_inst.on12_x1_9_ins,NOSYM
I 139000,130000,noa22_x1,xpu_core_inst.noa22_x1_40_ins,NOSYM
I 161000,130000,inv_x2,xpu_core_inst.not_n_pc_6_ins,NOSYM
I 5000,140000,na2_x1,xpu_core_inst.not_v_net_6_ins,SYM_Y
I 18000,140000,na2_x1,xpu_core_inst.na2_x1_ins,SYM_Y
I 24000,140000,no2_x1,xpu_core_inst.not_v_net_1_ins,SYM_Y
I 77000,140000,a2_x2,xpu_core_inst.not_v_proc_ift_set_ins,SYM_Y
I 0,140000,inv_x2,xpu_core_inst.not_n_datai_6_ins,SYM_Y
I 11000,140000,on12_x1,xpu_core_inst.not_v_net_9_ins,SYM_Y
I 70000,140000,no3_x1,xpu_core_inst.no3_x1_18_ins,SYM_Y
I 91000,140000,no2_x1,xpu_core_inst.no2_x1_23_ins,SYM_Y
I 63000,140000,a2_x2,xpu_core_inst.a2_x2_11_ins,SYM_Y
I 30000,140000,inv_x2,xpu_core_inst.not_n_ift_ins,SYM_Y
I 55000,140000,oa22_x2,xpu_core_inst.oa22_x2_7_ins,SYM_Y
I 84000,140000,a2_x2,xpu_core_inst.not_v_net_2_ins,SYM_Y
I 35000,140000,sff1_x4,xpu_core_inst.n_ift_ins,SYM_Y
I 133000,140000,o3_x2,xpu_core_inst.o3_x2_7_ins,SYM_Y
I 126000,140000,na3_x1,xpu_core_inst.na3_x1_8_ins,SYM_Y
I 111000,140000,inv_x2,xpu_core_inst.not_n_im_6_ins,SYM_Y
I 121000,140000,no3_x1,xpu_core_inst.no3_x1_16_ins,SYM_Y
I 115000,140000,o3_x2,xpu_core_inst.o3_x2_8_ins,SYM_Y
I 97000,140000,on12_x1,xpu_core_inst.on12_x1_8_ins,SYM_Y
I 164000,140000,sff1_x4,xpu_core_inst.n_acc_6_ins,SYM_Y
I 141000,140000,noa22_x1,xpu_core_inst.noa22_x1_41_ins,SYM_Y
I 102000,140000,xr2_x1,xpu_core_inst.xr2_x1_8_ins,SYM_Y
I 147000,140000,noa22_x1,xpu_core_inst.noa22_x1_32_ins,SYM_Y
I 153000,140000,a2_x2,xpu_core_inst.a2_x2_9_ins,SYM_Y
I 158000,140000,noa22_x1,xpu_core_inst.noa22_x1_21_ins,SYM_Y
I 0,150000,sff1_x4,xpu_core_inst.n_imm_ins,NOSYM
I 34000,150000,a3_x2,xpu_core_inst.a3_x2_ins,NOSYM
I 42000,150000,inv_x2,xpu_core_inst.inv_x2_8_ins,NOSYM
I 20000,150000,oa22_x2,xpu_core_inst.oa22_x2_8_ins,NOSYM
I 28000,150000,no2_x1,xpu_core_inst.no2_x1_27_ins,NOSYM
I 47000,150000,sff1_x4,xpu_core_inst.n_op_7_ins,NOSYM
I 129000,150000,no3_x1,xpu_core_inst.v_adder_in2_6_ins,NOSYM
I 79000,150000,na2_x1,xpu_core_inst.rtlcarry_0_2_ins,NOSYM
I 92000,150000,no2_x1,xpu_core_inst.no2_x1_25_ins,NOSYM
I 72000,150000,on12_x1,xpu_core_inst.not_v_net_3_ins,NOSYM
I 67000,150000,inv_x2,xpu_core_inst.not_aux1_ins,NOSYM
I 85000,150000,a2_x2,xpu_core_inst.a2_x2_ins,NOSYM
I 98000,150000,inv_x2,xpu_core_inst.not_n_im_5_ins,NOSYM
I 116000,150000,na3_x1,xpu_core_inst.na3_x1_9_ins,NOSYM
I 165000,150000,xr2_x1,xpu_core_inst.xr2_x1_7_ins,NOSYM
I 110000,150000,no2_x1,xpu_core_inst.no2_x1_26_ins,NOSYM
I 139000,150000,ao22_x2,xpu_core_inst.v_adder_in1_6_ins,NOSYM
I 103000,150000,no3_x1,xpu_core_inst.no3_x1_17_ins,NOSYM
I 147000,150000,no2_x1,xpu_core_inst.no2_x1_34_ins,NOSYM
I 153000,150000,inv_x2,xpu_core_inst.not_n_acc_6_ins,NOSYM
I 176000,150000,buf_x2,xpu_core_inst.n_datao_6_ins,NOSYM
I 158000,150000,on12_x1,xpu_core_inst.on12_x1_7_ins,NOSYM
I 123000,150000,no2_x1,xpu_core_inst.no2_x1_24_ins,NOSYM
I 136000,150000,inv_x2,xpu_core_inst.not_n_acc_7_ins,NOSYM
I 0,160000,sff1_x4,xpu_core_inst.n_count_1_ins,SYM_Y
I 20000,160000,nao22_x1,xpu_core_inst.nao22_x1_ins,SYM_Y
I 91000,160000,na2_x1,xpu_core_inst.na2_x1_2_ins,SYM_Y
I 28000,160000,noa22_x1,xpu_core_inst.noa22_x1_ins,SYM_Y
I 84000,160000,on12_x1,xpu_core_inst.v_net_4_ins,SYM_Y
I 52000,160000,nmx2_x1,xpu_core_inst.nmx2_x1_7_ins,SYM_Y
I 36000,160000,xr2_x1,xpu_core_inst.xr2_x1_ins,SYM_Y
I 79000,160000,inv_x2,xpu_core_inst.not_n_count_0_ins,SYM_Y
I 97000,160000,an12_x1,xpu_core_inst.not_aux12_ins,SYM_Y
I 47000,160000,inv_x2,xpu_core_inst.not_n_count_1_ins,SYM_Y
I 61000,160000,nxr2_x1,xpu_core_inst.nxr2_x1_3_ins,SYM_Y
I 72000,160000,a2_x2,xpu_core_inst.not_aux26_ins,SYM_Y
I 129000,160000,o3_x2,xpu_core_inst.o3_x2_6_ins,SYM_Y
I 115000,160000,inv_x2,xpu_core_inst.not_v_adder_sum_7_ins,SYM_Y
I 108000,160000,no3_x1,xpu_core_inst.no3_x1_15_ins,SYM_Y
I 145000,160000,no3_x1,xpu_core_inst.v_adder_in2_5_ins,SYM_Y
I 104000,160000,no2_x1,xpu_core_inst.no2_x1_21_ins,SYM_Y
I 150000,160000,noa22_x1,xpu_core_inst.noa22_x1_31_ins,SYM_Y
I 156000,160000,a2_x2,xpu_core_inst.a2_x2_8_ins,SYM_Y
I 120000,160000,xr2_x1,adder.n_sum_7_ins,SYM_Y
I 161000,160000,inv_x2,adder.not_n_in2_5_ins,SYM_Y
I 164000,160000,sff1_x4,xpu_core_inst.n_acc_5_ins,SYM_Y
I 142000,160000,inv_x2,xpu_core_inst.not_n_acc_5_ins,SYM_Y
I 137000,160000,na3_x1,xpu_core_inst.na3_x1_7_ins,SYM_Y
I 25000,170000,oa22_x2,xpu_core_inst.oa22_x2_5_ins,NOSYM
I 5000,170000,sff1_x4,xpu_core_inst.n_count_4_ins,NOSYM
I 0,170000,inv_x2,xpu_core_inst.not_n_datai_7_ins,NOSYM
I 41000,170000,inv_x2,xpu_core_inst.not_n_count_3_ins,NOSYM
I 33000,170000,oa22_x2,xpu_core_inst.oa22_x2_6_ins,NOSYM
I 89000,170000,on12_x1,xpu_core_inst.rtlcarry_0_3_ins,NOSYM
I 66000,170000,on12_x1,xpu_core_inst.on12_x1_ins,NOSYM
I 73000,170000,oa22_x2,xpu_core_inst.oa22_x2_2_ins,NOSYM
I 46000,170000,sff1_x4,xpu_core_inst.n_count_2_ins,NOSYM
I 81000,170000,oa22_x2,xpu_core_inst.oa22_x2_ins,NOSYM
I 99000,170000,nxr2_x1,xpu_core_inst.nxr2_x1_ins,NOSYM
I 116000,170000,noa22_x1,xpu_core_inst.noa22_x1_33_ins,NOSYM
I 162000,170000,inv_x2,adder.inv_x2_5_ins,NOSYM
I 141000,170000,ao22_x2,xpu_core_inst.v_adder_in1_5_ins,NOSYM
I 110000,170000,no2_x1,xpu_core_inst.no2_x1_22_ins,NOSYM
I 124000,170000,inv_x2,xpu_core_inst.not_v_adder_sum_5_ins,NOSYM
I 137000,170000,no2_x1,xpu_core_inst.no2_x1_33_ins,NOSYM
I 96000,170000,inv_x2,xpu_core_inst.not_n_count_2_ins,NOSYM
I 170000,170000,nao2o22_x1,adder.rtlcarry_0_6_ins,NOSYM
I 158000,170000,buf_x2,adder.mbk_buf_rtlcarry_0_5,NOSYM
I 167000,170000,inv_x2,adder.not_rtlcarry_0_5_ins,NOSYM
I 128000,170000,xr2_x1,adder.n_sum_5_ins,NOSYM
I 177000,170000,a2_x2,adder.a2_x2_5_ins,NOSYM
I 149000,170000,xr2_x1,adder.xr2_x1_5_ins,NOSYM
I 20000,180000,oa22_x2,xpu_core_inst.oa22_x2_3_ins,SYM_Y
I 36000,180000,nxr2_x1,xpu_core_inst.nxr2_x1_2_ins,SYM_Y
I 0,180000,sff1_x4,xpu_core_inst.n_count_3_ins,SYM_Y
I 28000,180000,oa22_x2,xpu_core_inst.oa22_x2_4_ins,SYM_Y
I 47000,180000,inv_x2,xpu_core_inst.not_v_net_4_ins,SYM_Y
I 66000,180000,na2_x1,xpu_core_inst.na2_x1_3_ins,SYM_Y
I 59000,180000,na3_x1,xpu_core_inst.na3_x1_ins,SYM_Y
I 52000,180000,o2_x2,xpu_core_inst.o2_x2_6_ins,SYM_Y
I 72000,180000,sff1_x4,xpu_core_inst.n_count_0_ins,SYM_Y
I 124000,180000,xr2_x1,adder.n_sum_6_ins,SYM_Y
I 135000,180000,xr2_x1,adder.xr2_x1_6_ins,SYM_Y
I 112000,180000,a2_x2,xpu_core_inst.a2_x2_10_ins,SYM_Y
I 151000,180000,inv_x2,adder.not_n_in2_6_ins,SYM_Y
I 92000,180000,sff1_x4,xpu_core_inst.n_acc_7_ins,SYM_Y
I 119000,180000,inv_x2,xpu_core_inst.not_v_adder_sum_6_ins,SYM_Y
I 146000,180000,inv_x2,adder.inv_x2_6_ins,SYM_Y
I 163000,180000,a2_x2,adder.a2_x2_6_ins,SYM_Y
I 177000,180000,buf_x2,xpu_core_inst.n_datao_7_ins,SYM_Y
I 173000,180000,buf_x2,adder.mbk_buf_rtlcarry_0_6,SYM_Y
I 170000,180000,inv_x2,adder.not_rtlcarry_0_6_ins,SYM_Y
I 156000,180000,nao2o22_x1,adder.nao2o22_x1_ins,SYM_Y
I 3000,10000,tie_x0,tiex0_1,NOSYM
I 3000,30000,tie_x0,tiex0_2,NOSYM
I 3000,70000,tie_x0,tiex0_3,NOSYM
I 3000,80000,tie_x0,tiex0_4,SYM_Y
I 3000,90000,tie_x0,tiex0_5,NOSYM
I 3000,130000,tie_x0,tiex0_6,NOSYM
I 3000,140000,tie_x0,tiex0_7,SYM_Y
I 3000,170000,tie_x0,tiex0_8,NOSYM
I 4000,0,tie_x0,tiex0_9,SYM_Y
I 4000,110000,tie_x0,tiex0_10,NOSYM
I 5000,40000,tie_x0,tiex0_11,SYM_Y
I 6000,0,tie_x0,tiex0_12,SYM_Y
I 9000,50000,tie_x0,tiex0_13,NOSYM
I 9000,140000,tie_x0,tiex0_14,SYM_Y
I 11000,70000,tie_x0,tiex0_15,NOSYM
I 11000,110000,tie_x0,tiex0_16,NOSYM
I 12000,0,tie_x0,tiex0_17,SYM_Y
I 12000,90000,tie_x0,tiex0_18,NOSYM
I 13000,40000,tie_x0,tiex0_19,SYM_Y
I 14000,0,tie_x0,tiex0_20,SYM_Y
I 14000,50000,tie_x0,tiex0_21,NOSYM
I 16000,140000,tie_x0,tiex0_22,SYM_Y
I 18000,20000,tie_x0,tiex0_23,SYM_Y
I 18000,60000,tie_x0,tiex0_24,SYM_Y
I 18000,100000,tie_x0,tiex0_25,SYM_Y
I 18000,110000,tie_x0,tiex0_26,NOSYM
I 18000,120000,tie_x0,tiex0_27,SYM_Y
I 18000,150000,tie_x0,tiex0_28,NOSYM
I 18000,160000,tie_x0,tiex0_29,SYM_Y
I 18000,180000,tie_x0,tiex0_30,SYM_Y
I 19000,40000,tie_x0,tiex0_31,SYM_Y
I 20000,90000,tie_x0,tiex0_32,NOSYM
I 22000,50000,tie_x0,tiex0_33,NOSYM
I 22000,70000,tie_x0,tiex0_34,NOSYM
I 22000,140000,tie_x0,tiex0_35,SYM_Y
I 23000,10000,tie_x0,tiex0_36,NOSYM
I 23000,30000,tie_x0,tiex0_37,NOSYM
I 23000,130000,tie_x0,tiex0_38,NOSYM
I 23000,170000,tie_x0,tiex0_39,NOSYM
I 25000,0,tie_x0,tiex0_40,SYM_Y
I 25000,110000,tie_x0,tiex0_41,NOSYM
I 26000,20000,tie_x0,tiex0_42,SYM_Y
I 26000,60000,tie_x0,tiex0_43,SYM_Y
I 26000,150000,tie_x0,tiex0_44,NOSYM
I 26000,160000,tie_x0,tiex0_45,SYM_Y
I 26000,180000,tie_x0,tiex0_46,SYM_Y
I 27000,0,tie_x0,tiex0_47,SYM_Y
I 27000,100000,tie_x0,tiex0_48,SYM_Y
I 28000,10000,tie_x0,tiex0_49,NOSYM
I 28000,70000,tie_x0,tiex0_50,NOSYM
I 28000,140000,tie_x0,tiex0_51,SYM_Y
I 30000,50000,tie_x0,tiex0_52,NOSYM
I 30000,120000,tie_x0,tiex0_53,SYM_Y
I 31000,60000,tie_x0,tiex0_54,SYM_Y
I 31000,170000,tie_x0,tiex0_55,NOSYM
I 32000,40000,tie_x0,tiex0_56,SYM_Y
I 32000,90000,tie_x0,tiex0_57,NOSYM
I 32000,100000,tie_x0,tiex0_58,SYM_Y
I 32000,110000,tie_x0,tiex0_59,NOSYM
I 32000,130000,tie_x0,tiex0_60,NOSYM
I 32000,150000,tie_x0,tiex0_61,NOSYM
I 33000,20000,tie_x0,tiex0_62,SYM_Y
I 33000,140000,tie_x0,tiex0_63,SYM_Y
I 34000,30000,tie_x0,tiex0_64,NOSYM
I 34000,160000,tie_x0,tiex0_65,SYM_Y
I 34000,180000,tie_x0,tiex0_66,SYM_Y
I 36000,10000,tie_x0,tiex0_67,NOSYM
I 37000,110000,tie_x0,tiex0_68,NOSYM
I 38000,0,tie_x0,tiex0_69,SYM_Y
I 38000,50000,tie_x0,tiex0_70,NOSYM
I 38000,60000,tie_x0,tiex0_71,SYM_Y
I 38000,100000,tie_x0,tiex0_72,SYM_Y
I 39000,170000,tie_x0,tiex0_73,NOSYM
I 40000,0,tie_x0,tiex0_74,SYM_Y
I 40000,30000,tie_x0,tiex0_75,NOSYM
I 40000,150000,tie_x0,tiex0_76,NOSYM
I 41000,20000,tie_x0,tiex0_77,SYM_Y
I 41000,90000,tie_x0,tiex0_78,NOSYM
I 44000,10000,tie_x0,tiex0_79,NOSYM
I 44000,110000,tie_x0,tiex0_80,NOSYM
I 44000,170000,tie_x0,tiex0_81,NOSYM
I 45000,0,tie_x0,tiex0_82,SYM_Y
I 45000,100000,tie_x0,tiex0_83,SYM_Y
I 45000,150000,tie_x0,tiex0_84,NOSYM
I 45000,160000,tie_x0,tiex0_85,SYM_Y
I 45000,180000,tie_x0,tiex0_86,SYM_Y
I 46000,20000,tie_x0,tiex0_87,SYM_Y
I 46000,30000,tie_x0,tiex0_88,NOSYM
I 46000,60000,tie_x0,tiex0_89,SYM_Y
I 47000,0,tie_x0,tiex0_90,SYM_Y
I 48000,70000,tie_x0,tiex0_91,NOSYM
I 49000,50000,tie_x0,tiex0_92,NOSYM
I 50000,10000,tie_x0,tiex0_93,NOSYM
I 50000,160000,tie_x0,tiex0_94,SYM_Y
I 50000,180000,tie_x0,tiex0_95,SYM_Y
I 51000,100000,tie_x0,tiex0_96,SYM_Y
I 52000,30000,tie_x0,tiex0_97,NOSYM
I 52000,60000,tie_x0,tiex0_98,SYM_Y
I 53000,70000,tie_x0,tiex0_99,NOSYM
I 53000,110000,tie_x0,tiex0_100,NOSYM
I 53000,140000,tie_x0,tiex0_101,SYM_Y
I 54000,20000,tie_x0,tiex0_102,SYM_Y
I 55000,50000,tie_x0,tiex0_103,NOSYM
I 56000,0,tie_x0,tiex0_104,SYM_Y
I 56000,90000,tie_x0,tiex0_105,NOSYM
I 57000,180000,tie_x0,tiex0_106,SYM_Y
I 58000,10000,tie_x0,tiex0_107,NOSYM
I 58000,60000,tie_x0,tiex0_108,SYM_Y
I 58000,100000,tie_x0,tiex0_109,SYM_Y
I 59000,30000,tie_x0,tiex0_110,NOSYM
I 59000,160000,tie_x0,tiex0_111,SYM_Y
I 61000,50000,tie_x0,tiex0_112,NOSYM
I 61000,70000,tie_x0,tiex0_113,NOSYM
I 61000,140000,tie_x0,tiex0_114,SYM_Y
I 63000,0,tie_x0,tiex0_115,SYM_Y
I 63000,10000,tie_x0,tiex0_116,NOSYM
I 63000,110000,tie_x0,tiex0_117,NOSYM
I 64000,100000,tie_x0,tiex0_118,SYM_Y
I 64000,170000,tie_x0,tiex0_119,NOSYM
I 64000,180000,tie_x0,tiex0_120,SYM_Y
I 65000,0,tie_x0,tiex0_121,SYM_Y
I 65000,20000,tie_x0,tiex0_122,SYM_Y
I 65000,60000,tie_x0,tiex0_123,SYM_Y
I 65000,120000,tie_x0,tiex0_124,SYM_Y
I 65000,150000,tie_x0,tiex0_125,NOSYM
I 66000,30000,tie_x0,tiex0_126,NOSYM
I 68000,70000,tie_x0,tiex0_127,NOSYM
I 68000,140000,tie_x0,tiex0_128,SYM_Y
I 69000,100000,tie_x0,tiex0_129,SYM_Y
I 70000,0,tie_x0,tiex0_130,SYM_Y
I 70000,110000,tie_x0,tiex0_131,NOSYM
I 70000,150000,tie_x0,tiex0_132,NOSYM
I 70000,160000,tie_x0,tiex0_133,SYM_Y
I 70000,180000,tie_x0,tiex0_134,SYM_Y
I 71000,10000,tie_x0,tiex0_135,NOSYM
I 71000,20000,tie_x0,tiex0_136,SYM_Y
I 71000,170000,tie_x0,tiex0_137,NOSYM
I 72000,0,tie_x0,tiex0_138,SYM_Y
I 72000,50000,tie_x0,tiex0_139,NOSYM
I 73000,60000,tie_x0,tiex0_140,SYM_Y
I 74000,30000,tie_x0,tiex0_141,NOSYM
I 75000,70000,tie_x0,tiex0_142,NOSYM
I 75000,140000,tie_x0,tiex0_143,SYM_Y
I 76000,40000,tie_x0,tiex0_144,SYM_Y
I 76000,90000,tie_x0,tiex0_145,NOSYM
I 76000,100000,tie_x0,tiex0_146,SYM_Y
I 77000,10000,tie_x0,tiex0_147,NOSYM
I 77000,110000,tie_x0,tiex0_148,NOSYM
I 77000,150000,tie_x0,tiex0_149,NOSYM
I 77000,160000,tie_x0,tiex0_150,SYM_Y
I 78000,20000,tie_x0,tiex0_151,SYM_Y
I 79000,30000,tie_x0,tiex0_152,NOSYM
I 79000,170000,tie_x0,tiex0_153,NOSYM
I 80000,60000,tie_x0,tiex0_154,SYM_Y
I 80000,70000,tie_x0,tiex0_155,NOSYM
I 82000,90000,rowend_x0,rowendx0_156,NOSYM
I 82000,140000,tie_x0,tiex0_157,SYM_Y
I 82000,160000,tie_x0,tiex0_158,SYM_Y
I 83000,0,tie_x0,tiex0_159,SYM_Y
I 83000,10000,tie_x0,tiex0_160,NOSYM
I 83000,100000,tie_x0,tiex0_161,SYM_Y
I 83000,150000,tie_x0,tiex0_162,NOSYM
I 86000,20000,tie_x0,tiex0_163,SYM_Y
I 86000,30000,tie_x0,tiex0_164,NOSYM
I 87000,170000,tie_x0,tiex0_165,NOSYM
I 88000,70000,tie_x0,tiex0_166,NOSYM
I 89000,140000,tie_x0,tiex0_167,SYM_Y
I 89000,160000,tie_x0,tiex0_168,SYM_Y
I 90000,0,tie_x0,tiex0_169,SYM_Y
I 90000,10000,tie_x0,tiex0_170,NOSYM
I 90000,100000,tie_x0,tiex0_171,SYM_Y
I 90000,150000,tie_x0,tiex0_172,NOSYM
I 90000,180000,tie_x0,tiex0_173,SYM_Y
I 91000,60000,tie_x0,tiex0_174,SYM_Y
I 92000,0,tie_x0,tiex0_175,SYM_Y
I 92000,90000,tie_x0,tiex0_176,NOSYM
I 93000,20000,tie_x0,tiex0_177,SYM_Y
I 93000,30000,tie_x0,tiex0_178,NOSYM
I 94000,170000,tie_x0,tiex0_179,NOSYM
I 95000,140000,tie_x0,tiex0_180,SYM_Y
I 95000,160000,tie_x0,tiex0_181,SYM_Y
I 96000,70000,tie_x0,tiex0_182,NOSYM
I 96000,150000,tie_x0,tiex0_183,NOSYM
I 97000,0,tie_x0,tiex0_184,SYM_Y
I 97000,100000,tie_x0,tiex0_185,SYM_Y
I 97000,110000,tie_x0,tiex0_186,NOSYM
I 98000,10000,tie_x0,tiex0_187,NOSYM
I 98000,60000,tie_x0,tiex0_188,SYM_Y
I 99000,0,rowend_x0,rowendx0_189,SYM_Y
I 99000,20000,tie_x0,tiex0_190,SYM_Y
I 101000,150000,tie_x0,tiex0_191,NOSYM
I 102000,70000,tie_x0,tiex0_192,NOSYM
I 102000,160000,tie_x0,tiex0_193,SYM_Y
I 103000,0,tie_x0,tiex0_194,SYM_Y
I 103000,110000,tie_x0,tiex0_195,NOSYM
I 104000,30000,tie_x0,tiex0_196,NOSYM
I 104000,100000,tie_x0,tiex0_197,SYM_Y
I 105000,10000,tie_x0,tiex0_198,NOSYM
I 106000,50000,tie_x0,tiex0_199,NOSYM
I 107000,20000,tie_x0,tiex0_200,SYM_Y
I 108000,150000,tie_x0,tiex0_201,NOSYM
I 108000,170000,tie_x0,tiex0_202,NOSYM
I 109000,0,tie_x0,tiex0_203,SYM_Y
I 109000,70000,tie_x0,tiex0_204,NOSYM
I 110000,30000,tie_x0,tiex0_205,NOSYM
I 110000,110000,tie_x0,tiex0_206,NOSYM
I 110000,180000,tie_x0,tiex0_207,SYM_Y
I 112000,50000,tie_x0,tiex0_208,NOSYM
I 112000,100000,tie_x0,tiex0_209,SYM_Y
I 113000,20000,tie_x0,tiex0_210,SYM_Y
I 113000,160000,tie_x0,tiex0_211,SYM_Y
I 114000,140000,rowend_x0,rowendx0_212,SYM_Y
I 114000,150000,tie_x0,tiex0_213,NOSYM
I 114000,170000,tie_x0,tiex0_214,NOSYM
I 117000,30000,tie_x0,tiex0_215,NOSYM
I 117000,70000,tie_x0,tiex0_216,NOSYM
I 117000,100000,tie_x0,tiex0_217,SYM_Y
I 117000,180000,tie_x0,tiex0_218,SYM_Y
I 118000,110000,tie_x0,tiex0_219,NOSYM
I 118000,160000,tie_x0,tiex0_220,SYM_Y
I 120000,0,tie_x0,tiex0_221,SYM_Y
I 120000,20000,tie_x0,tiex0_222,SYM_Y
I 121000,150000,tie_x0,tiex0_223,NOSYM
I 122000,170000,tie_x0,tiex0_224,NOSYM
I 122000,180000,tie_x0,tiex0_225,SYM_Y
I 123000,70000,tie_x0,tiex0_226,NOSYM
I 124000,30000,tie_x0,tiex0_227,NOSYM
I 125000,0,tie_x0,tiex0_228,SYM_Y
I 126000,20000,tie_x0,tiex0_229,SYM_Y
I 126000,110000,tie_x0,tiex0_230,NOSYM
I 127000,150000,tie_x0,tiex0_231,NOSYM
I 127000,170000,rowend_x0,rowendx0_232,NOSYM
I 130000,100000,tie_x0,tiex0_233,SYM_Y
I 131000,70000,tie_x0,tiex0_234,NOSYM
I 131000,140000,tie_x0,tiex0_235,SYM_Y
I 132000,0,tie_x0,tiex0_236,SYM_Y
I 132000,30000,tie_x0,tiex0_237,NOSYM
I 133000,110000,tie_x0,tiex0_238,NOSYM
I 133000,180000,tie_x0,tiex0_239,SYM_Y
I 134000,150000,tie_x0,tiex0_240,NOSYM
I 135000,160000,tie_x0,tiex0_241,SYM_Y
I 136000,70000,tie_x0,tiex0_242,NOSYM
I 136000,100000,tie_x0,tiex0_243,SYM_Y
I 137000,0,tie_x0,tiex0_244,SYM_Y
I 138000,110000,tie_x0,tiex0_245,NOSYM
I 139000,140000,tie_x0,tiex0_246,SYM_Y
I 140000,10000,tie_x0,tiex0_247,NOSYM
I 140000,30000,rowend_x0,rowendx0_248,NOSYM
I 143000,70000,tie_x0,tiex0_249,NOSYM
I 143000,100000,tie_x0,tiex0_250,SYM_Y
I 144000,180000,tie_x0,tiex0_251,SYM_Y
I 145000,30000,tie_x0,tiex0_252,NOSYM
I 145000,110000,tie_x0,tiex0_253,NOSYM
I 145000,150000,tie_x0,tiex0_254,NOSYM
I 147000,10000,tie_x0,tiex0_255,NOSYM
I 147000,20000,tie_x0,tiex0_256,SYM_Y
I 147000,60000,tie_x0,tiex0_257,SYM_Y
I 147000,170000,tie_x0,tiex0_258,NOSYM
I 148000,0,tie_x0,tiex0_259,SYM_Y
I 149000,180000,tie_x0,tiex0_260,SYM_Y
I 151000,100000,tie_x0,tiex0_261,SYM_Y
I 151000,150000,tie_x0,tiex0_262,NOSYM
I 152000,30000,tie_x0,tiex0_263,NOSYM
I 152000,110000,tie_x0,tiex0_264,NOSYM
I 153000,0,tie_x0,tiex0_265,SYM_Y
I 154000,180000,tie_x0,tiex0_266,SYM_Y
I 156000,150000,tie_x0,tiex0_267,NOSYM
I 159000,110000,tie_x0,tiex0_268,NOSYM
I 160000,0,tie_x0,tiex0_269,SYM_Y
I 160000,70000,tie_x0,tiex0_270,NOSYM
I 163000,150000,tie_x0,tiex0_271,NOSYM
I 164000,10000,tie_x0,tiex0_272,NOSYM
I 165000,170000,tie_x0,tiex0_273,NOSYM
I 167000,110000,tie_x0,tiex0_274,NOSYM
I 168000,180000,tie_x0,tiex0_275,SYM_Y
I 169000,0,tie_x0,tiex0_276,SYM_Y
I 169000,20000,tie_x0,tiex0_277,SYM_Y
I 169000,30000,tie_x0,tiex0_278,NOSYM
I 169000,70000,rowend_x0,rowendx0_279,NOSYM
I 171000,100000,tie_x0,tiex0_280,SYM_Y
I 173000,110000,rowend_x0,rowendx0_281,NOSYM
I 174000,0,tie_x0,tiex0_282,SYM_Y
I 174000,30000,tie_x0,tiex0_283,NOSYM
I 174000,150000,tie_x0,tiex0_284,NOSYM
I 175000,70000,tie_x0,tiex0_285,NOSYM
I 176000,100000,tie_x0,tiex0_286,SYM_Y
I 180000,0,tie_x0,tiex0_287,SYM_Y
I 180000,20000,tie_x0,tiex0_288,SYM_Y
I 180000,30000,tie_x0,tiex0_289,NOSYM
I 180000,70000,tie_x0,tiex0_290,NOSYM
I 180000,110000,tie_x0,tiex0_291,NOSYM
I 180000,150000,tie_x0,tiex0_292,NOSYM
I 181000,180000,rowend_x0,rowendx0_293,SYM_Y
V 181000,182000,CONT_VIA2,n_datao 7
V 181000,154000,CONT_VIA2,n_datao 6
V 181000,128000,CONT_VIA2,n_datao 5
V 181000,106000,CONT_VIA2,n_datao 4
V 181000,83000,CONT_VIA2,n_datao 3
V 181000,58000,CONT_VIA2,n_datao 2
V 181000,35000,CONT_VIA2,n_datao 1
V 181000,8000,CONT_VIA2,n_datao 0
V 180000,162000,CONT_VIA2,xpu_core_inst.n_acc 5
V 180000,161000,CONT_VIA2,xpu_core_inst.n_acc 5
V 180000,152000,CONT_VIA2,xpu_core_inst.n_acc 5
V 180000,128000,CONT_VIA2,xpu_core_inst.n_acc 5
V 180000,102000,CONT_VIA2,xpu_core_inst.n_acc 4
V 180000,98000,CONT_VIA2,xpu_core_inst.n_acc 4
V 180000,97000,CONT_VIA2,xpu_core_inst.n_acc 4
V 180000,94000,CONT_VIA2,xpu_core_inst.n_acc 3
V 180000,82000,CONT_VIA2,xpu_core_inst.n_acc 3
V 180000,58000,CONT_VIA2,xpu_core_inst.n_acc 3
V 180000,48000,CONT_VIA2,xpu_core_inst.n_acc 3
V 180000,46000,CONT_VIA2,xpu_core_inst.n_acc 3
V 179000,182000,CONT_VIA2,xpu_core_inst.n_acc 7
V 179000,156000,CONT_VIA2,xpu_core_inst.n_acc 7
V 179000,52000,CONT_VIA2,xpu_core_inst.n_acc 2
V 179000,49000,CONT_VIA2,xpu_core_inst.n_acc 2
V 178000,154000,CONT_VIA2,xpu_core_inst.n_acc 6
V 178000,153000,CONT_VIA2,xpu_core_inst.n_acc 6
V 178000,148000,CONT_VIA2,xpu_core_inst.n_acc 6
V 178000,112000,CONT_VIA2,xpu_core_inst.not_n_pc 7
V 178000,108000,CONT_VIA2,xpu_core_inst.not_n_pc 7
V 178000,51000,CONT_VIA2,xpu_core_inst.n_acc 0
V 178000,8000,CONT_VIA2,xpu_core_inst.n_acc 0
V 177000,124000,CONT_VIA2,xpu_core_inst.noa22_x1_42_sig
V 177000,117000,CONT_VIA2,xpu_core_inst.noa22_x1_42_sig
V 177000,92000,CONT_VIA2,xpu_core_inst.a2_x2_7_sig
V 177000,88000,CONT_VIA2,xpu_core_inst.a2_x2_7_sig
V 176000,145000,CONT_VIA2,xpu_core_inst.not_v_net_9
V 176000,116000,CONT_VIA2,xpu_core_inst.not_v_net_9
V 175000,144000,CONT_VIA2,xpu_core_inst.not_n_ift
V 175000,116000,CONT_VIA2,xpu_core_inst.not_n_ift
V 175000,108000,CONT_VIA2,xpu_core_inst.not_n_pc 7
V 175000,106000,CONT_VIA2,xpu_core_inst.not_n_pc 7
V 175000,23000,CONT_VIA2,adder.xr2_x1_3_sig
V 175000,18000,CONT_VIA2,adder.xr2_x1_3_sig
V 174000,173000,CONT_VIA2,adder.not_n_in2 5
V 174000,167000,CONT_VIA2,adder.not_n_in2 5
V 174000,33000,CONT_VIA2,v_adder_in1 3
V 174000,28000,CONT_VIA2,v_adder_in1 3
V 173000,184000,CONT_VIA2,adder.rtlcarry_0 6
V 173000,178000,CONT_VIA2,adder.rtlcarry_0 6
V 172000,73000,CONT_VIA2,adder.rtlcarry_0 4
V 172000,67000,CONT_VIA2,adder.rtlcarry_0 4
V 171000,103000,CONT_VIA2,xpu_core_inst.n_pc 7
V 171000,102000,CONT_VIA2,xpu_core_inst.n_pc 7
V 171000,67000,CONT_VIA2,adder.rtlcarry_0 4
V 171000,38000,CONT_VIA2,adder.rtlcarry_0 4
V 170000,62000,CONT_VIA2,n_address 7
V 170000,1000,CONT_VIA2,n_address 7
V 168000,33000,CONT_VIA2,v_adder_in1 3
V 168000,32000,CONT_VIA2,v_adder_in1 3
V 167000,175000,CONT_VIA2,adder.rtlcarry_0 5
V 167000,78000,CONT_VIA2,adder.rtlcarry_0 5
V 167000,36000,CONT_VIA2,adder.not_rtlcarry_0 3
V 167000,18000,CONT_VIA2,adder.not_rtlcarry_0 3
V 167000,14000,CONT_VIA2,adder.rtlcarry_0 3
V 167000,7000,CONT_VIA2,adder.rtlcarry_0 3
V 166000,189000,CONT_VIA2,m_clock
V 166000,162000,CONT_VIA2,m_clock
V 166000,142000,CONT_VIA2,m_clock
V 166000,132000,CONT_VIA2,m_clock
V 166000,131000,CONT_VIA2,xpu_core_inst.not_p_reset
V 166000,82000,CONT_VIA2,xpu_core_inst.not_p_reset
V 166000,42000,CONT_VIA2,xpu_core_inst.not_p_reset
V 165000,142000,CONT_VIA2,xpu_core_inst.not_p_reset
V 165000,131000,CONT_VIA2,xpu_core_inst.not_p_reset
V 165000,97000,CONT_VIA2,xpu_core_inst.n_acc 4
V 165000,88000,CONT_VIA2,xpu_core_inst.n_acc 4
V 165000,87000,CONT_VIA2,m_clock
V 165000,45000,CONT_VIA2,m_clock
V 164000,134000,CONT_VIA2,xpu_core_inst.noa22_x1_22_sig
V 164000,117000,CONT_VIA2,xpu_core_inst.noa22_x1_22_sig
V 164000,101000,CONT_VIA2,m_clock
V 164000,92000,CONT_VIA2,m_clock
V 164000,87000,CONT_VIA2,m_clock
V 164000,53000,CONT_VIA2,xpu_core_inst.not_v_net_37
V 164000,50000,CONT_VIA2,xpu_core_inst.not_v_net_37
V 163000,113000,CONT_VIA2,xpu_core_inst.aux11
V 163000,111000,CONT_VIA2,xpu_core_inst.aux11
V 163000,92000,CONT_VIA2,xpu_core_inst.not_n_acc 4
V 163000,86000,CONT_VIA2,xpu_core_inst.not_n_acc 4
V 163000,53000,CONT_VIA2,xpu_core_inst.na3_x1_5_sig
V 163000,47000,CONT_VIA2,xpu_core_inst.na3_x1_5_sig
V 163000,21000,CONT_VIA2,xpu_core_inst.not_v_adder_sum 3
V 163000,18000,CONT_VIA2,xpu_core_inst.not_v_adder_sum 3
V 162000,132000,CONT_VIA2,m_clock
V 162000,131000,CONT_VIA2,m_clock
V 162000,122000,CONT_VIA2,m_clock
V 162000,101000,CONT_VIA2,m_clock
V 162000,84000,CONT_VIA2,xpu_core_inst.not_aux9
V 162000,80000,CONT_VIA2,xpu_core_inst.not_aux9
V 162000,49000,CONT_VIA2,xpu_core_inst.n_acc 2
V 162000,48000,CONT_VIA2,xpu_core_inst.n_acc 2
V 162000,23000,CONT_VIA2,xpu_core_inst.noa22_x1_13_sig
V 162000,19000,CONT_VIA2,xpu_core_inst.noa22_x1_13_sig
V 161000,143000,CONT_VIA2,xpu_core_inst.noa22_x1_21_sig
V 161000,138000,CONT_VIA2,xpu_core_inst.noa22_x1_21_sig
V 160000,146000,CONT_VIA2,xpu_core_inst.not_v_net_9
V 160000,145000,CONT_VIA2,xpu_core_inst.not_v_net_9
V 160000,92000,CONT_VIA2,xpu_core_inst.ao22_x2_5_sig
V 160000,67000,CONT_VIA2,xpu_core_inst.ao22_x2_5_sig
V 160000,64000,CONT_VIA2,xpu_core_inst.not_v_net_9
V 160000,62000,CONT_VIA2,xpu_core_inst.not_v_net_9
V 159000,183000,CONT_VIA2,adder.nao2o22_x1_sig
V 159000,170000,CONT_VIA2,adder.nao2o22_x1_sig
V 159000,144000,CONT_VIA2,xpu_core_inst.not_n_ift
V 159000,141000,CONT_VIA2,xpu_core_inst.not_n_ift
V 159000,114000,CONT_VIA2,xpu_core_inst.mbk_buf_n_exe
V 159000,103000,CONT_VIA2,xpu_core_inst.mbk_buf_n_exe
V 159000,102000,CONT_VIA2,xpu_core_inst.n_pc 7
V 159000,98000,CONT_VIA2,xpu_core_inst.n_pc 7
V 159000,65000,CONT_VIA2,xpu_core_inst.na2_x1_16_sig
V 159000,64000,CONT_VIA2,xpu_core_inst.na2_x1_16_sig
V 158000,156000,CONT_VIA2,xpu_core_inst.n_acc 7
V 158000,128000,CONT_VIA2,xpu_core_inst.n_acc 7
V 158000,99000,CONT_VIA2,xpu_core_inst.n_acc 7
V 158000,65000,CONT_VIA2,xpu_core_inst.not_aux23
V 158000,31000,CONT_VIA2,xpu_core_inst.aux11
V 158000,27000,CONT_VIA2,xpu_core_inst.aux11
V 157000,123000,CONT_VIA2,xpu_core_inst.n_im 7
V 157000,122000,CONT_VIA2,xpu_core_inst.n_im 7
V 157000,114000,CONT_VIA2,xpu_core_inst.n_im 7
V 157000,95000,CONT_VIA2,xpu_core_inst.n_im 7
V 157000,65000,CONT_VIA2,xpu_core_inst.n_im 7
V 156000,173000,CONT_VIA2,v_adder_in1 5
V 156000,172000,CONT_VIA2,v_adder_in1 5
V 156000,102000,CONT_VIA2,m_clock
V 156000,101000,CONT_VIA2,m_clock
V 156000,65000,CONT_VIA2,xpu_core_inst.not_aux23
V 156000,29000,CONT_VIA2,xpu_core_inst.not_aux21
V 156000,27000,CONT_VIA2,xpu_core_inst.not_aux21
V 155000,151000,CONT_VIA2,xpu_core_inst.not_v_adder_sum 6
V 155000,147000,CONT_VIA2,xpu_core_inst.not_v_adder_sum 6
V 155000,136000,CONT_VIA2,xpu_core_inst.not_n_pc 6
V 155000,117000,CONT_VIA2,xpu_core_inst.not_n_pc 6
V 155000,98000,CONT_VIA2,xpu_core_inst.not_n_pc 6
V 155000,83000,CONT_VIA2,xpu_core_inst.not_v_net_37
V 155000,50000,CONT_VIA2,xpu_core_inst.not_v_net_37
V 155000,33000,CONT_VIA2,v_adder_in2 3
V 155000,28000,CONT_VIA2,v_adder_in2 3
V 154000,154000,CONT_VIA2,xpu_core_inst.n_acc 6
V 154000,149000,CONT_VIA2,xpu_core_inst.n_acc 6
V 154000,97000,CONT_VIA2,xpu_core_inst.n_acc 6
V 154000,58000,CONT_VIA2,xpu_core_inst.not_v_net_41
V 154000,57000,CONT_VIA2,xpu_core_inst.not_v_net_41
V 154000,54000,CONT_VIA2,xpu_core_inst.not_n_acc 3
V 154000,44000,CONT_VIA2,xpu_core_inst.not_n_acc 3
V 154000,43000,CONT_VIA2,xpu_core_inst.not_p_reset
V 154000,42000,CONT_VIA2,xpu_core_inst.not_p_reset
V 154000,12000,CONT_VIA2,v_adder_in1 2
V 154000,8000,CONT_VIA2,v_adder_in1 2
V 154000,6000,CONT_VIA2,v_adder_in1 2
V 153000,171000,CONT_VIA2,xpu_core_inst.not_p_reset
V 153000,162000,CONT_VIA2,xpu_core_inst.not_p_reset
V 153000,142000,CONT_VIA2,xpu_core_inst.not_p_reset
V 153000,133000,CONT_VIA2,xpu_core_inst.xr2_x1_9_sig
V 153000,128000,CONT_VIA2,xpu_core_inst.xr2_x1_9_sig
V 153000,93000,CONT_VIA2,n_address 6
V 153000,1000,CONT_VIA2,n_address 6
V 152000,163000,CONT_VIA2,xpu_core_inst.n_acc 5
V 152000,161000,CONT_VIA2,xpu_core_inst.n_acc 5
V 152000,154000,CONT_VIA2,xpu_core_inst.aux1
V 152000,127000,CONT_VIA2,xpu_core_inst.aux1
V 152000,94000,CONT_VIA2,xpu_core_inst.n_acc 1
V 152000,92000,CONT_VIA2,xpu_core_inst.n_acc 1
V 152000,57000,CONT_VIA2,xpu_core_inst.not_n_im 3
V 152000,56000,CONT_VIA2,xpu_core_inst.not_n_im 3
V 152000,52000,CONT_VIA2,xpu_core_inst.not_n_im 3
V 152000,44000,CONT_VIA2,xpu_core_inst.not_n_acc 3
V 152000,42000,CONT_VIA2,xpu_core_inst.not_n_acc 3
V 151000,162000,CONT_VIA2,xpu_core_inst.on12_x1_7_sig
V 151000,158000,CONT_VIA2,xpu_core_inst.on12_x1_7_sig
V 151000,157000,CONT_VIA2,xpu_core_inst.not_aux9
V 151000,144000,CONT_VIA2,xpu_core_inst.not_aux9
V 151000,135000,CONT_VIA2,xpu_core_inst.not_aux4
V 151000,132000,CONT_VIA2,xpu_core_inst.not_aux4
V 151000,92000,CONT_VIA2,xpu_core_inst.n_acc 1
V 151000,37000,CONT_VIA2,xpu_core_inst.n_acc 1
V 150000,165000,CONT_VIA2,xpu_core_inst.not_aux9
V 150000,157000,CONT_VIA2,xpu_core_inst.not_aux9
V 150000,152000,CONT_VIA2,xpu_core_inst.not_v_net_37
V 150000,150000,CONT_VIA2,xpu_core_inst.not_v_net_37
V 150000,137000,CONT_VIA2,xpu_core_inst.not_v_net_37
V 150000,64000,CONT_VIA2,xpu_core_inst.not_v_net_9
V 150000,62000,CONT_VIA2,xpu_core_inst.not_v_net_9
V 150000,52000,CONT_VIA2,xpu_core_inst.not_n_im 3
V 150000,35000,CONT_VIA2,xpu_core_inst.not_n_im 3
V 150000,34000,CONT_VIA2,xpu_core_inst.not_n_im 3
V 150000,27000,CONT_VIA2,xpu_core_inst.not_n_im 3
V 149000,165000,CONT_VIA2,xpu_core_inst.not_aux1
V 149000,161000,CONT_VIA2,xpu_core_inst.not_aux1
V 149000,154000,CONT_VIA2,xpu_core_inst.aux1
V 149000,153000,CONT_VIA2,xpu_core_inst.not_n_acc 6
V 149000,148000,CONT_VIA2,xpu_core_inst.not_n_acc 6
V 149000,146000,CONT_VIA2,xpu_core_inst.not_v_net_9
V 149000,143000,CONT_VIA2,xpu_core_inst.not_v_net_9
V 149000,72000,CONT_VIA2,adder.xr2_x1_4_sig
V 149000,68000,CONT_VIA2,adder.xr2_x1_4_sig
V 149000,27000,CONT_VIA2,xpu_core_inst.aux1
V 149000,18000,CONT_VIA2,xpu_core_inst.aux1
V 148000,152000,CONT_VIA2,xpu_core_inst.not_v_adder_sum 6
V 148000,151000,CONT_VIA2,xpu_core_inst.not_v_adder_sum 6
V 148000,148000,CONT_VIA2,xpu_core_inst.not_n_acc 6
V 148000,146000,CONT_VIA2,xpu_core_inst.not_n_acc 6
V 148000,117000,CONT_VIA2,xpu_core_inst.not_n_im 6
V 148000,97000,CONT_VIA2,xpu_core_inst.not_n_im 6
V 148000,56000,CONT_VIA2,xpu_core_inst.n_im 3
V 148000,55000,CONT_VIA2,xpu_core_inst.n_im 3
V 148000,48000,CONT_VIA2,xpu_core_inst.n_acc 2
V 148000,46000,CONT_VIA2,xpu_core_inst.n_acc 2
V 148000,19000,CONT_VIA2,xpu_core_inst.noa22_x1_13_sig
V 148000,18000,CONT_VIA2,xpu_core_inst.noa22_x1_13_sig
V 147000,166000,CONT_VIA2,xpu_core_inst.mbk_buf_not_v_net_45
V 147000,158000,CONT_VIA2,xpu_core_inst.mbk_buf_not_v_net_45
V 147000,153000,CONT_VIA2,xpu_core_inst.aux1
V 147000,151000,CONT_VIA2,xpu_core_inst.on12_x1_9_sig
V 147000,138000,CONT_VIA2,xpu_core_inst.on12_x1_9_sig
V 147000,113000,CONT_VIA2,xpu_core_inst.not_n_pc 7
V 147000,106000,CONT_VIA2,xpu_core_inst.not_n_pc 7
V 147000,78000,CONT_VIA2,xpu_core_inst.not_aux1
V 147000,36000,CONT_VIA2,xpu_core_inst.not_aux1
V 147000,19000,CONT_VIA2,xpu_core_inst.no2_x1_30_sig
V 147000,17000,CONT_VIA2,xpu_core_inst.no2_x1_30_sig
V 147000,14000,CONT_VIA2,xpu_core_inst.not_v_net_9
V 147000,12000,CONT_VIA2,xpu_core_inst.not_v_net_9
V 146000,174000,CONT_VIA2,v_adder_in2 5
V 146000,167000,CONT_VIA2,v_adder_in2 5
V 146000,145000,CONT_VIA2,xpu_core_inst.not_v_net_9
V 146000,143000,CONT_VIA2,xpu_core_inst.not_v_net_9
V 146000,135000,CONT_VIA2,xpu_core_inst.not_v_net_9
V 146000,132000,CONT_VIA2,xpu_core_inst.not_aux4
V 146000,110000,CONT_VIA2,xpu_core_inst.not_aux4
V 146000,108000,CONT_VIA2,xpu_core_inst.not_aux4
V 146000,95000,CONT_VIA2,xpu_core_inst.aux23
V 146000,64000,CONT_VIA2,xpu_core_inst.not_v_net_9
V 146000,33000,CONT_VIA2,xpu_core_inst.not_v_net_9
V 146000,22000,CONT_VIA2,xpu_core_inst.not_v_net_63
V 146000,20000,CONT_VIA2,xpu_core_inst.not_v_net_63
V 146000,17000,CONT_VIA2,xpu_core_inst.not_n_pc 2
V 146000,16000,CONT_VIA2,xpu_core_inst.not_n_pc 2
V 145000,173000,CONT_VIA2,xpu_core_inst.aux1
V 145000,160000,CONT_VIA2,xpu_core_inst.aux1
V 145000,153000,CONT_VIA2,xpu_core_inst.aux1
V 145000,144000,CONT_VIA2,xpu_core_inst.not_aux9
V 145000,143000,CONT_VIA2,xpu_core_inst.not_aux9
V 145000,142000,CONT_VIA2,xpu_core_inst.not_n_pc 6
V 145000,136000,CONT_VIA2,xpu_core_inst.not_n_pc 6
V 145000,112000,CONT_VIA2,xpu_core_inst.not_aux21
V 145000,102000,CONT_VIA2,xpu_core_inst.not_aux21
V 145000,93000,CONT_VIA2,xpu_core_inst.aux23
V 145000,67000,CONT_VIA2,xpu_core_inst.na2_x1_15_sig
V 145000,64000,CONT_VIA2,xpu_core_inst.na2_x1_15_sig
V 145000,49000,CONT_VIA2,xpu_core_inst.not_aux9
V 145000,47000,CONT_VIA2,xpu_core_inst.not_aux9
V 145000,44000,CONT_VIA2,xpu_core_inst.not_p_reset
V 145000,43000,CONT_VIA2,xpu_core_inst.not_p_reset
V 145000,34000,CONT_VIA2,xpu_core_inst.mbk_buf_n_exe
V 145000,26000,CONT_VIA2,xpu_core_inst.mbk_buf_n_exe
V 145000,23000,CONT_VIA2,xpu_core_inst.not_n_pc 3
V 145000,22000,CONT_VIA2,xpu_core_inst.not_n_pc 3
V 144000,183000,CONT_VIA2,v_adder_in1 6
V 144000,182000,CONT_VIA2,v_adder_in1 6
V 144000,157000,CONT_VIA2,v_adder_in1 6
V 144000,152000,CONT_VIA2,xpu_core_inst.not_v_adder_sum 6
V 144000,144000,CONT_VIA2,xpu_core_inst.not_n_ift
V 144000,141000,CONT_VIA2,xpu_core_inst.not_n_ift
V 144000,136000,CONT_VIA2,xpu_core_inst.not_n_ift
V 144000,127000,CONT_VIA2,xpu_core_inst.ao2o22_x2_8_sig
V 144000,126000,CONT_VIA2,xpu_core_inst.ao2o22_x2_8_sig
V 144000,84000,CONT_VIA2,xpu_core_inst.not_v_net_41
V 144000,58000,CONT_VIA2,xpu_core_inst.not_v_net_41
V 144000,47000,CONT_VIA2,xpu_core_inst.mbk_buf_not_v_net_45
V 144000,38000,CONT_VIA2,xpu_core_inst.mbk_buf_not_v_net_45
V 144000,32000,CONT_VIA2,v_adder_in1 3
V 144000,28000,CONT_VIA2,v_adder_in1 3
V 143000,172000,CONT_VIA2,xpu_core_inst.not_p_reset
V 143000,171000,CONT_VIA2,xpu_core_inst.not_p_reset
V 143000,157000,CONT_VIA2,xpu_core_inst.not_v_adder_sum 6
V 143000,152000,CONT_VIA2,xpu_core_inst.not_n_acc 7
V 143000,141000,CONT_VIA2,xpu_core_inst.not_n_acc 7
V 143000,126000,CONT_VIA2,xpu_core_inst.not_n_acc 7
V 143000,115000,CONT_VIA2,xpu_core_inst.not_v_net_63
V 143000,108000,CONT_VIA2,xpu_core_inst.not_v_net_63
V 143000,89000,CONT_VIA2,xpu_core_inst.not_aux1
V 143000,78000,CONT_VIA2,xpu_core_inst.not_aux1
V 143000,65000,CONT_VIA2,xpu_core_inst.not_aux23
V 143000,43000,CONT_VIA2,xpu_core_inst.not_aux23
V 143000,42000,CONT_VIA2,xpu_core_inst.not_n_acc 3
V 143000,38000,CONT_VIA2,xpu_core_inst.not_n_acc 3
V 143000,30000,CONT_VIA2,xpu_core_inst.not_v_net_9
V 143000,24000,CONT_VIA2,xpu_core_inst.not_v_net_9
V 143000,14000,CONT_VIA2,xpu_core_inst.not_v_net_9
V 142000,175000,CONT_VIA2,xpu_core_inst.noa22_x1_40_sig
V 142000,137000,CONT_VIA2,xpu_core_inst.noa22_x1_40_sig
V 142000,132000,CONT_VIA2,xpu_core_inst.not_n_pc 5
V 142000,98000,CONT_VIA2,xpu_core_inst.not_n_pc 5
V 142000,93000,CONT_VIA2,xpu_core_inst.aux23
V 142000,67000,CONT_VIA2,xpu_core_inst.aux23
V 142000,32000,CONT_VIA2,xpu_core_inst.no2_x1_31_sig
V 142000,26000,CONT_VIA2,xpu_core_inst.no2_x1_31_sig
V 142000,3000,CONT_VIA2,v_adder_in2 2
V 142000,2000,CONT_VIA2,v_adder_in2 2
V 141000,163000,CONT_VIA2,xpu_core_inst.n_acc 5
V 141000,96000,CONT_VIA2,xpu_core_inst.n_acc 5
V 141000,82000,CONT_VIA2,xpu_core_inst.n_im 4
V 141000,81000,CONT_VIA2,xpu_core_inst.n_im 4
V 141000,33000,CONT_VIA2,xpu_core_inst.not_v_net_9
V 141000,30000,CONT_VIA2,xpu_core_inst.not_v_net_9
V 140000,171000,CONT_VIA2,xpu_core_inst.mbk_buf_not_v_net_45
V 140000,166000,CONT_VIA2,xpu_core_inst.mbk_buf_not_v_net_45
V 140000,164000,CONT_VIA2,xpu_core_inst.on12_x1_7_sig
V 140000,162000,CONT_VIA2,xpu_core_inst.on12_x1_7_sig
V 140000,154000,CONT_VIA2,xpu_core_inst.noa22_x1_41_sig
V 140000,148000,CONT_VIA2,xpu_core_inst.noa22_x1_41_sig
V 140000,136000,CONT_VIA2,xpu_core_inst.not_n_ift
V 140000,116000,CONT_VIA2,xpu_core_inst.not_n_ift
V 140000,113000,CONT_VIA2,xpu_core_inst.not_aux4
V 140000,110000,CONT_VIA2,xpu_core_inst.not_aux4
V 140000,87000,CONT_VIA2,xpu_core_inst.mbk_buf_not_v_net_45
V 140000,78000,CONT_VIA2,xpu_core_inst.mbk_buf_not_v_net_45
V 140000,36000,CONT_VIA2,xpu_core_inst.not_aux1
V 140000,7000,CONT_VIA2,xpu_core_inst.not_aux1
V 139000,184000,CONT_VIA2,v_adder_in2 6
V 139000,182000,CONT_VIA2,v_adder_in2 6
V 139000,175000,CONT_VIA2,xpu_core_inst.not_n_acc 5
V 139000,169000,CONT_VIA2,xpu_core_inst.not_n_acc 5
V 139000,168000,CONT_VIA2,xpu_core_inst.not_n_acc 5
V 139000,165000,CONT_VIA2,xpu_core_inst.not_n_im 5
V 139000,106000,CONT_VIA2,xpu_core_inst.not_n_im 5
V 139000,97000,CONT_VIA2,xpu_core_inst.not_n_im 5
V 139000,95000,CONT_VIA2,xpu_core_inst.not_aux24
V 139000,38000,CONT_VIA2,xpu_core_inst.not_aux24
V 139000,25000,CONT_VIA2,xpu_core_inst.not_aux24
V 138000,173000,CONT_VIA2,xpu_core_inst.mbk_buf_not_v_net_45
V 138000,171000,CONT_VIA2,xpu_core_inst.mbk_buf_not_v_net_45
V 138000,169000,CONT_VIA2,xpu_core_inst.not_n_acc 5
V 138000,166000,CONT_VIA2,xpu_core_inst.not_n_acc 5
V 138000,126000,CONT_VIA2,xpu_core_inst.mbk_buf_not_v_net_45
V 138000,87000,CONT_VIA2,xpu_core_inst.mbk_buf_not_v_net_45
V 138000,85000,CONT_VIA2,xpu_core_inst.not_v_adder_sum 4
V 138000,79000,CONT_VIA2,xpu_core_inst.not_v_adder_sum 4
V 138000,66000,CONT_VIA2,xpu_core_inst.not_v_adder_sum 4
V 138000,54000,CONT_VIA2,xpu_core_inst.no3_x1_13_sig
V 138000,53000,CONT_VIA2,xpu_core_inst.no3_x1_13_sig
V 138000,43000,CONT_VIA2,xpu_core_inst.not_aux23
V 138000,38000,CONT_VIA2,xpu_core_inst.not_aux23
V 138000,31000,CONT_VIA2,xpu_core_inst.aux11
V 138000,30000,CONT_VIA2,xpu_core_inst.aux11
V 138000,21000,CONT_VIA2,xpu_core_inst.not_v_adder_sum 3
V 138000,18000,CONT_VIA2,xpu_core_inst.not_v_adder_sum 3
V 137000,170000,CONT_VIA2,adder.nao2o22_x1_sig
V 137000,168000,CONT_VIA2,adder.nao2o22_x1_sig
V 137000,102000,CONT_VIA2,xpu_core_inst.not_aux21
V 137000,87000,CONT_VIA2,xpu_core_inst.not_aux21
V 137000,67000,CONT_VIA2,xpu_core_inst.aux23
V 137000,66000,CONT_VIA2,xpu_core_inst.aux23
V 137000,63000,CONT_VIA2,xpu_core_inst.not_n_ift
V 137000,32000,CONT_VIA2,xpu_core_inst.not_n_ift
V 137000,31000,CONT_VIA2,n_address 5
V 137000,28000,CONT_VIA2,xpu_core_inst.aux1
V 137000,27000,CONT_VIA2,xpu_core_inst.aux1
V 137000,1000,CONT_VIA2,n_address 5
V 136000,121000,CONT_VIA2,xpu_core_inst.n_im 7
V 136000,114000,CONT_VIA2,xpu_core_inst.n_im 7
V 136000,99000,CONT_VIA2,xpu_core_inst.n_acc 7
V 136000,97000,CONT_VIA2,xpu_core_inst.n_acc 7
V 136000,93000,CONT_VIA2,n_address 5
V 136000,44000,CONT_VIA2,n_address 5
V 136000,35000,CONT_VIA2,xpu_core_inst.not_n_im 3
V 136000,27000,CONT_VIA2,xpu_core_inst.not_n_im 3
V 136000,15000,CONT_VIA2,xpu_core_inst.not_n_ift
V 135000,148000,CONT_VIA2,xpu_core_inst.not_v_net_41
V 135000,146000,CONT_VIA2,xpu_core_inst.not_v_net_41
V 135000,111000,CONT_VIA2,xpu_core_inst.aux11
V 135000,106000,CONT_VIA2,xpu_core_inst.aux11
V 135000,95000,CONT_VIA2,xpu_core_inst.n_acc 2
V 135000,46000,CONT_VIA2,xpu_core_inst.n_acc 2
V 135000,45000,CONT_VIA2,m_clock
V 135000,44000,CONT_VIA2,n_address 5
V 135000,33000,CONT_VIA2,n_address 5
V 135000,32000,CONT_VIA2,xpu_core_inst.not_n_ift
V 135000,24000,CONT_VIA2,xpu_core_inst.not_n_ift
V 135000,15000,CONT_VIA2,xpu_core_inst.not_n_ift
V 134000,146000,CONT_VIA2,xpu_core_inst.not_n_im 6
V 134000,117000,CONT_VIA2,xpu_core_inst.not_n_im 6
V 134000,88000,CONT_VIA2,xpu_core_inst.not_aux9
V 134000,80000,CONT_VIA2,xpu_core_inst.not_aux9
V 134000,75000,CONT_VIA2,xpu_core_inst.not_aux9
V 134000,73000,CONT_VIA2,xpu_core_inst.n_im 4
V 134000,65000,CONT_VIA2,xpu_core_inst.n_im 4
V 134000,52000,CONT_VIA2,m_clock
V 134000,45000,CONT_VIA2,m_clock
V 134000,38000,CONT_VIA2,xpu_core_inst.not_aux23
V 134000,8000,CONT_VIA2,xpu_core_inst.not_aux23
V 133000,161000,CONT_VIA2,xpu_core_inst.not_aux1
V 133000,159000,CONT_VIA2,xpu_core_inst.not_aux1
V 133000,152000,CONT_VIA2,xpu_core_inst.not_aux1
V 133000,143000,CONT_VIA2,xpu_core_inst.not_aux9
V 133000,88000,CONT_VIA2,xpu_core_inst.not_aux9
V 133000,84000,CONT_VIA2,xpu_core_inst.not_n_im 4
V 133000,83000,CONT_VIA2,xpu_core_inst.not_n_im 4
V 133000,74000,CONT_VIA2,xpu_core_inst.not_n_im 4
V 133000,66000,CONT_VIA2,xpu_core_inst.aux23
V 133000,26000,CONT_VIA2,xpu_core_inst.aux23
V 132000,161000,CONT_VIA2,xpu_core_inst.aux1
V 132000,160000,CONT_VIA2,xpu_core_inst.aux1
V 132000,154000,CONT_VIA2,xpu_core_inst.not_n_im 6
V 132000,146000,CONT_VIA2,xpu_core_inst.not_n_im 6
V 132000,113000,CONT_VIA2,xpu_core_inst.not_aux4
V 132000,109000,CONT_VIA2,xpu_core_inst.not_aux4
V 132000,82000,CONT_VIA2,xpu_core_inst.o2_x2_16_sig
V 132000,76000,CONT_VIA2,xpu_core_inst.o2_x2_16_sig
V 132000,75000,CONT_VIA2,xpu_core_inst.not_aux9
V 132000,55000,CONT_VIA2,xpu_core_inst.not_aux9
V 132000,49000,CONT_VIA2,xpu_core_inst.not_aux9
V 132000,47000,CONT_VIA2,xpu_core_inst.mbk_buf_not_v_net_45
V 132000,27000,CONT_VIA2,xpu_core_inst.mbk_buf_not_v_net_45
V 131000,164000,CONT_VIA2,xpu_core_inst.not_v_net_41
V 131000,148000,CONT_VIA2,xpu_core_inst.not_v_net_41
V 131000,125000,CONT_VIA2,xpu_core_inst.not_aux1
V 131000,89000,CONT_VIA2,xpu_core_inst.not_aux1
V 131000,78000,CONT_VIA2,xpu_core_inst.mbk_buf_not_v_net_45
V 131000,71000,CONT_VIA2,xpu_core_inst.mbk_buf_not_v_net_45
V 131000,47000,CONT_VIA2,xpu_core_inst.mbk_buf_not_v_net_45
V 131000,42000,CONT_VIA2,xpu_core_inst.not_v_adder_sum 3
V 131000,18000,CONT_VIA2,xpu_core_inst.not_v_adder_sum 3
V 131000,16000,CONT_VIA2,xpu_core_inst.not_aux4
V 131000,13000,CONT_VIA2,xpu_core_inst.not_aux4
V 131000,9000,CONT_VIA2,xpu_core_inst.not_aux1
V 131000,7000,CONT_VIA2,xpu_core_inst.not_aux1
V 130000,182000,CONT_VIA2,v_adder_in2 6
V 130000,158000,CONT_VIA2,v_adder_in2 6
V 130000,95000,CONT_VIA2,xpu_core_inst.n_acc 0
V 130000,51000,CONT_VIA2,xpu_core_inst.n_acc 0
V 130000,48000,CONT_VIA2,xpu_core_inst.a2_x2_5_sig
V 130000,34000,CONT_VIA2,xpu_core_inst.mbk_buf_n_exe
V 130000,31000,CONT_VIA2,xpu_core_inst.mbk_buf_n_exe
V 130000,27000,CONT_VIA2,xpu_core_inst.mbk_buf_not_v_net_45
V 130000,6000,CONT_VIA2,xpu_core_inst.mbk_buf_not_v_net_45
V 129000,152000,CONT_VIA2,xpu_core_inst.not_aux1
V 129000,125000,CONT_VIA2,xpu_core_inst.not_aux1
V 129000,113000,CONT_VIA2,xpu_core_inst.no3_x1_9_sig
V 129000,107000,CONT_VIA2,xpu_core_inst.no3_x1_9_sig
V 129000,82000,CONT_VIA2,xpu_core_inst.n_im 4
V 129000,81000,CONT_VIA2,xpu_core_inst.n_im 4
V 129000,73000,CONT_VIA2,xpu_core_inst.n_im 4
V 129000,54000,CONT_VIA2,xpu_core_inst.no2_x1_18_sig
V 129000,48000,CONT_VIA2,xpu_core_inst.no2_x1_18_sig
V 129000,47000,CONT_VIA2,xpu_core_inst.a2_x2_5_sig
V 129000,22000,CONT_VIA2,xpu_core_inst.not_n_pc 3
V 129000,18000,CONT_VIA2,xpu_core_inst.not_n_pc 3
V 129000,16000,CONT_VIA2,xpu_core_inst.not_n_pc 3
V 128000,143000,CONT_VIA2,xpu_core_inst.not_aux9
V 128000,142000,CONT_VIA2,xpu_core_inst.not_aux9
V 128000,103000,CONT_VIA2,xpu_core_inst.mbk_buf_n_exe
V 128000,92000,CONT_VIA2,xpu_core_inst.mbk_buf_n_exe
V 128000,79000,CONT_VIA2,xpu_core_inst.not_v_adder_sum 4
V 128000,78000,CONT_VIA2,xpu_core_inst.not_v_adder_sum 4
V 128000,73000,CONT_VIA2,xpu_core_inst.o2_x2_15_sig
V 128000,68000,CONT_VIA2,xpu_core_inst.o2_x2_15_sig
V 128000,58000,CONT_VIA2,xpu_core_inst.not_v_net_41
V 128000,36000,CONT_VIA2,xpu_core_inst.not_v_net_41
V 127000,162000,CONT_VIA2,adder.xr2_x1_7_sig
V 127000,128000,CONT_VIA2,adder.xr2_x1_7_sig
V 127000,103000,CONT_VIA2,xpu_core_inst.noa22_x1_19_sig
V 127000,102000,CONT_VIA2,xpu_core_inst.noa22_x1_19_sig
V 127000,49000,CONT_VIA2,xpu_core_inst.not_aux9
V 127000,48000,CONT_VIA2,xpu_core_inst.not_aux9
V 127000,42000,CONT_VIA2,xpu_core_inst.not_n_acc 2
V 127000,34000,CONT_VIA2,xpu_core_inst.not_n_acc 2
V 127000,16000,CONT_VIA2,xpu_core_inst.not_aux4
V 127000,13000,CONT_VIA2,xpu_core_inst.not_aux4
V 126000,182000,CONT_VIA2,xpu_core_inst.not_v_adder_sum 6
V 126000,158000,CONT_VIA2,xpu_core_inst.not_v_adder_sum 6
V 126000,157000,CONT_VIA2,xpu_core_inst.not_v_adder_sum 6
V 126000,146000,CONT_VIA2,xpu_core_inst.not_n_im 6
V 126000,144000,CONT_VIA2,xpu_core_inst.not_n_im 6
V 126000,128000,CONT_VIA2,xpu_core_inst.not_v_net_45
V 126000,124000,CONT_VIA2,xpu_core_inst.not_v_net_45
V 126000,115000,CONT_VIA2,xpu_core_inst.noa22_x1_25_sig
V 126000,113000,CONT_VIA2,xpu_core_inst.noa22_x1_25_sig
V 126000,103000,CONT_VIA2,xpu_core_inst.not_n_pc 5
V 126000,98000,CONT_VIA2,xpu_core_inst.not_n_pc 5
V 126000,92000,CONT_VIA2,xpu_core_inst.mbk_buf_n_exe
V 126000,91000,CONT_VIA2,xpu_core_inst.mbk_buf_n_exe
V 126000,84000,CONT_VIA2,xpu_core_inst.not_v_net_6
V 126000,53000,CONT_VIA2,xpu_core_inst.not_v_net_6
V 125000,154000,CONT_VIA2,xpu_core_inst.mbk_buf_not_v_net_45
V 125000,153000,CONT_VIA2,xpu_core_inst.mbk_buf_not_v_net_45
V 125000,147000,CONT_VIA2,xpu_core_inst.not_aux9
V 125000,142000,CONT_VIA2,xpu_core_inst.not_aux9
V 125000,135000,CONT_VIA2,xpu_core_inst.not_v_net_9
V 125000,115000,CONT_VIA2,xpu_core_inst.not_v_net_9
V 125000,92000,CONT_VIA2,xpu_core_inst.not_n_acc 4
V 125000,86000,CONT_VIA2,xpu_core_inst.not_n_acc 4
V 125000,53000,CONT_VIA2,xpu_core_inst.not_v_net_6
V 125000,40000,CONT_VIA2,xpu_core_inst.not_v_net_6
V 124000,152000,CONT_VIA2,xpu_core_inst.no2_x1_24_sig
V 124000,146000,CONT_VIA2,xpu_core_inst.no2_x1_24_sig
V 124000,132000,CONT_VIA2,m_clock
V 124000,131000,CONT_VIA2,m_clock
V 124000,34000,CONT_VIA2,xpu_core_inst.not_n_acc 2
V 124000,27000,CONT_VIA2,xpu_core_inst.not_n_acc 2
V 124000,24000,CONT_VIA2,xpu_core_inst.not_n_im 2
V 124000,3000,CONT_VIA2,xpu_core_inst.not_n_im 2
V 123000,153000,CONT_VIA2,xpu_core_inst.mbk_buf_not_v_net_45
V 123000,126000,CONT_VIA2,xpu_core_inst.mbk_buf_not_v_net_45
V 123000,60000,CONT_VIA2,xpu_core_inst.aux1
V 123000,28000,CONT_VIA2,xpu_core_inst.aux1
V 123000,22000,CONT_VIA2,xpu_core_inst.no2_x1_30_sig
V 123000,19000,CONT_VIA2,xpu_core_inst.no2_x1_30_sig
V 122000,153000,CONT_VIA2,xpu_core_inst.on12_x1_9_sig
V 122000,151000,CONT_VIA2,xpu_core_inst.on12_x1_9_sig
V 122000,125000,CONT_VIA2,xpu_core_inst.not_n_im 7
V 122000,118000,CONT_VIA2,xpu_core_inst.not_n_im 7
V 122000,108000,CONT_VIA2,xpu_core_inst.not_v_net_63
V 122000,105000,CONT_VIA2,xpu_core_inst.not_v_net_63
V 122000,68000,CONT_VIA2,xpu_core_inst.not_v_net_63
V 122000,49000,CONT_VIA2,xpu_core_inst.not_p_reset
V 122000,43000,CONT_VIA2,xpu_core_inst.not_p_reset
V 122000,39000,CONT_VIA2,xpu_core_inst.not_v_net_41
V 122000,36000,CONT_VIA2,xpu_core_inst.not_v_net_41
V 122000,26000,CONT_VIA2,xpu_core_inst.aux23
V 122000,3000,CONT_VIA2,xpu_core_inst.aux23
V 121000,148000,CONT_VIA2,xpu_core_inst.not_v_net_41
V 121000,146000,CONT_VIA2,xpu_core_inst.not_v_net_41
V 121000,143000,CONT_VIA2,xpu_core_inst.not_n_acc 7
V 121000,141000,CONT_VIA2,xpu_core_inst.not_n_acc 7
V 121000,109000,CONT_VIA2,xpu_core_inst.not_aux4
V 121000,104000,CONT_VIA2,xpu_core_inst.not_aux4
V 121000,52000,CONT_VIA2,xpu_core_inst.n_acc 0
V 121000,51000,CONT_VIA2,xpu_core_inst.n_acc 0
V 121000,50000,CONT_VIA2,xpu_core_inst.not_v_net_37
V 121000,36000,CONT_VIA2,xpu_core_inst.not_v_net_37
V 120000,183000,CONT_VIA2,xpu_core_inst.na3_x1_9_sig
V 120000,158000,CONT_VIA2,xpu_core_inst.na3_x1_9_sig
V 120000,152000,CONT_VIA2,xpu_core_inst.o3_x2_8_sig
V 120000,148000,CONT_VIA2,xpu_core_inst.o3_x2_8_sig
V 120000,115000,CONT_VIA2,xpu_core_inst.not_v_net_9
V 120000,107000,CONT_VIA2,xpu_core_inst.not_v_net_9
V 120000,43000,CONT_VIA2,xpu_core_inst.xr2_x1_4_sig
V 120000,38000,CONT_VIA2,xpu_core_inst.xr2_x1_4_sig
V 120000,29000,CONT_VIA2,xpu_core_inst.not_aux21
V 120000,28000,CONT_VIA2,xpu_core_inst.not_aux21
V 120000,16000,CONT_VIA2,xpu_core_inst.not_aux4
V 120000,13000,CONT_VIA2,xpu_core_inst.not_aux4
V 119000,182000,CONT_VIA2,xpu_core_inst.noa22_x1_33_sig
V 119000,177000,CONT_VIA2,xpu_core_inst.noa22_x1_33_sig
V 119000,149000,CONT_VIA2,xpu_core_inst.n_acc 6
V 119000,148000,CONT_VIA2,xpu_core_inst.n_acc 6
V 119000,122000,CONT_VIA2,xpu_core_inst.n_im 7
V 119000,121000,CONT_VIA2,xpu_core_inst.n_im 7
V 119000,43000,CONT_VIA2,xpu_core_inst.n_im 2
V 119000,7000,CONT_VIA2,xpu_core_inst.n_im 2
V 118000,172000,CONT_VIA2,xpu_core_inst.not_n_acc 7
V 118000,143000,CONT_VIA2,xpu_core_inst.not_n_acc 7
V 118000,62000,CONT_VIA2,n_address 4
V 118000,1000,CONT_VIA2,n_address 4
V 117000,114000,CONT_VIA2,xpu_core_inst.noa22_x1_25_sig
V 117000,113000,CONT_VIA2,xpu_core_inst.noa22_x1_25_sig
V 117000,91000,CONT_VIA2,xpu_core_inst.mbk_buf_n_exe
V 117000,81000,CONT_VIA2,xpu_core_inst.mbk_buf_n_exe
V 117000,74000,CONT_VIA2,xpu_core_inst.mbk_buf_n_exe
V 117000,31000,CONT_VIA2,xpu_core_inst.mbk_buf_n_exe
V 117000,26000,CONT_VIA2,xpu_core_inst.mbk_buf_n_exe
V 117000,16000,CONT_VIA2,xpu_core_inst.not_n_ift
V 117000,15000,CONT_VIA2,xpu_core_inst.not_n_ift
V 117000,8000,CONT_VIA2,xpu_core_inst.not_aux23
V 117000,7000,CONT_VIA2,xpu_core_inst.not_aux23
V 116000,173000,CONT_VIA2,xpu_core_inst.not_aux9
V 116000,170000,CONT_VIA2,xpu_core_inst.not_aux9
V 116000,143000,CONT_VIA2,xpu_core_inst.not_n_im 7
V 116000,125000,CONT_VIA2,xpu_core_inst.not_n_im 7
V 116000,103000,CONT_VIA2,xpu_core_inst.not_n_pc 5
V 116000,96000,CONT_VIA2,xpu_core_inst.not_n_pc 5
V 116000,80000,CONT_VIA2,xpu_core_inst.aux11
V 116000,76000,CONT_VIA2,xpu_core_inst.aux11
V 116000,46000,CONT_VIA2,xpu_core_inst.aux11
V 116000,44000,CONT_VIA2,xpu_core_inst.na3_x1_4_sig
V 116000,38000,CONT_VIA2,xpu_core_inst.na3_x1_4_sig
V 115000,172000,CONT_VIA2,xpu_core_inst.mbk_buf_not_v_net_45
V 115000,171000,CONT_VIA2,xpu_core_inst.mbk_buf_not_v_net_45
V 115000,154000,CONT_VIA2,xpu_core_inst.mbk_buf_not_v_net_45
V 115000,103000,CONT_VIA2,xpu_core_inst.n_pc 5
V 115000,98000,CONT_VIA2,xpu_core_inst.n_pc 5
V 115000,86000,CONT_VIA2,xpu_core_inst.aux6
V 115000,57000,CONT_VIA2,xpu_core_inst.aux6
V 115000,43000,CONT_VIA2,xpu_core_inst.n_im 2
V 115000,41000,CONT_VIA2,xpu_core_inst.n_im 2
V 114000,173000,CONT_VIA2,xpu_core_inst.mbk_buf_not_v_net_45
V 114000,172000,CONT_VIA2,xpu_core_inst.mbk_buf_not_v_net_45
V 114000,107000,CONT_VIA2,xpu_core_inst.not_v_net_9
V 114000,79000,CONT_VIA2,xpu_core_inst.not_v_net_9
V 114000,76000,CONT_VIA2,xpu_core_inst.not_v_net_9
V 114000,35000,CONT_VIA2,xpu_core_inst.not_n_im 2
V 114000,34000,CONT_VIA2,xpu_core_inst.not_n_im 2
V 113000,170000,CONT_VIA2,xpu_core_inst.not_aux9
V 113000,164000,CONT_VIA2,xpu_core_inst.not_aux9
V 113000,162000,CONT_VIA2,xpu_core_inst.not_v_adder_sum 7
V 113000,158000,CONT_VIA2,xpu_core_inst.not_v_adder_sum 7
V 113000,117000,CONT_VIA2,xpu_core_inst.not_v_adder_sum 7
V 113000,34000,CONT_VIA2,xpu_core_inst.not_n_im 2
V 113000,33000,CONT_VIA2,xpu_core_inst.not_n_im 2
V 113000,24000,CONT_VIA2,xpu_core_inst.not_n_im 2
V 112000,165000,CONT_VIA2,xpu_core_inst.not_n_im 5
V 112000,158000,CONT_VIA2,xpu_core_inst.not_n_im 5
V 112000,143000,CONT_VIA2,xpu_core_inst.n_im 6
V 112000,138000,CONT_VIA2,xpu_core_inst.n_im 6
V 112000,92000,CONT_VIA2,xpu_core_inst.not_n_acc 4
V 112000,78000,CONT_VIA2,xpu_core_inst.not_n_acc 4
V 112000,46000,CONT_VIA2,xpu_core_inst.aux11
V 112000,30000,CONT_VIA2,xpu_core_inst.aux11
V 112000,27000,CONT_VIA2,xpu_core_inst.aux11
V 111000,172000,CONT_VIA2,xpu_core_inst.no2_x1_22_sig
V 111000,166000,CONT_VIA2,xpu_core_inst.no2_x1_22_sig
V 111000,164000,CONT_VIA2,xpu_core_inst.not_aux9
V 111000,162000,CONT_VIA2,xpu_core_inst.not_aux9
V 111000,157000,CONT_VIA2,xpu_core_inst.not_aux9
V 111000,147000,CONT_VIA2,xpu_core_inst.not_aux9
V 111000,144000,CONT_VIA2,xpu_core_inst.not_n_im 6
V 111000,138000,CONT_VIA2,xpu_core_inst.not_n_im 6
V 111000,134000,CONT_VIA2,xpu_core_inst.aux6
V 111000,132000,CONT_VIA2,xpu_core_inst.aux6
V 111000,126000,CONT_VIA2,xpu_core_inst.aux6
V 111000,44000,CONT_VIA2,xpu_core_inst.not_n_acc 2
V 111000,42000,CONT_VIA2,xpu_core_inst.not_n_acc 2
V 111000,30000,CONT_VIA2,xpu_core_inst.aux11
V 111000,27000,CONT_VIA2,xpu_core_inst.aux11
V 110000,174000,CONT_VIA2,xpu_core_inst.not_v_adder_sum 5
V 110000,108000,CONT_VIA2,xpu_core_inst.not_v_adder_sum 5
V 109000,182000,CONT_VIA2,xpu_core_inst.n_acc 7
V 109000,156000,CONT_VIA2,xpu_core_inst.n_acc 7
V 109000,136000,CONT_VIA2,xpu_core_inst.not_v_net_6
V 109000,134000,CONT_VIA2,xpu_core_inst.not_v_net_6
V 109000,124000,CONT_VIA2,xpu_core_inst.not_v_net_6
V 109000,116000,CONT_VIA2,xpu_core_inst.not_n_ift
V 109000,108000,CONT_VIA2,xpu_core_inst.not_n_ift
V 109000,76000,CONT_VIA2,xpu_core_inst.not_n_ift
V 109000,49000,CONT_VIA2,xpu_core_inst.not_p_reset
V 109000,47000,CONT_VIA2,xpu_core_inst.not_p_reset
V 109000,31000,CONT_VIA2,xpu_core_inst.mbk_buf_n_exe
V 109000,26000,CONT_VIA2,xpu_core_inst.mbk_buf_n_exe
V 108000,162000,CONT_VIA2,xpu_core_inst.not_aux9
V 108000,157000,CONT_VIA2,xpu_core_inst.not_aux9
V 108000,150000,CONT_VIA2,xpu_core_inst.not_v_net_37
V 108000,148000,CONT_VIA2,xpu_core_inst.not_v_net_37
V 108000,125000,CONT_VIA2,xpu_core_inst.not_n_im 7
V 108000,117000,CONT_VIA2,xpu_core_inst.not_n_im 7
V 108000,46000,CONT_VIA2,m_clock
V 108000,45000,CONT_VIA2,m_clock
V 108000,40000,CONT_VIA2,xpu_core_inst.not_v_net_6
V 108000,38000,CONT_VIA2,xpu_core_inst.not_v_net_6
V 107000,162000,CONT_VIA2,xpu_core_inst.not_n_datai 5
V 107000,139000,CONT_VIA2,xpu_core_inst.not_n_datai 5
V 107000,121000,CONT_VIA2,xpu_core_inst.not_v_net_9
V 107000,107000,CONT_VIA2,xpu_core_inst.not_v_net_9
V 107000,94000,CONT_VIA2,xpu_core_inst.not_aux4
V 107000,73000,CONT_VIA2,xpu_core_inst.not_aux4
V 107000,65000,CONT_VIA2,xpu_core_inst.not_aux4
V 107000,48000,CONT_VIA2,xpu_core_inst.not_aux9
V 107000,45000,CONT_VIA2,xpu_core_inst.not_aux9
V 107000,43000,CONT_VIA2,xpu_core_inst.no2_x1_5_sig
V 107000,38000,CONT_VIA2,xpu_core_inst.no2_x1_5_sig
V 106000,162000,CONT_VIA2,xpu_core_inst.not_v_net_31
V 106000,160000,CONT_VIA2,xpu_core_inst.not_v_net_31
V 106000,146000,CONT_VIA2,xpu_core_inst.not_v_net_41
V 106000,125000,CONT_VIA2,xpu_core_inst.not_v_net_41
V 106000,112000,CONT_VIA2,xpu_core_inst.not_aux21
V 106000,108000,CONT_VIA2,xpu_core_inst.not_aux21
V 106000,87000,CONT_VIA2,xpu_core_inst.not_aux21
V 106000,82000,CONT_VIA2,m_clock
V 106000,68000,CONT_VIA2,m_clock
V 106000,46000,CONT_VIA2,m_clock
V 106000,18000,CONT_VIA2,m_clock
V 105000,147000,CONT_VIA2,xpu_core_inst.not_aux9
V 105000,124000,CONT_VIA2,xpu_core_inst.not_aux9
V 105000,92000,CONT_VIA2,m_clock
V 105000,82000,CONT_VIA2,m_clock
V 105000,73000,CONT_VIA2,xpu_core_inst.no3_x1_6_sig
V 105000,67000,CONT_VIA2,xpu_core_inst.no3_x1_6_sig
V 105000,23000,CONT_VIA2,n_address 3
V 105000,1000,CONT_VIA2,n_address 3
V 104000,73000,CONT_VIA2,xpu_core_inst.mbk_buf_not_v_net_45
V 104000,71000,CONT_VIA2,xpu_core_inst.mbk_buf_not_v_net_45
V 104000,57000,CONT_VIA2,xpu_core_inst.aux6
V 104000,46000,CONT_VIA2,xpu_core_inst.aux6
V 104000,38000,CONT_VIA2,xpu_core_inst.not_v_net_37
V 104000,36000,CONT_VIA2,xpu_core_inst.not_v_net_37
V 104000,24000,CONT_VIA2,xpu_core_inst.o2_x2_11_sig
V 104000,18000,CONT_VIA2,xpu_core_inst.o2_x2_11_sig
V 103000,23000,CONT_VIA2,xpu_core_inst.noa22_x1_10_sig
V 103000,18000,CONT_VIA2,xpu_core_inst.noa22_x1_10_sig
V 102000,148000,CONT_VIA2,xpu_core_inst.not_v_net_37
V 102000,124000,CONT_VIA2,xpu_core_inst.not_v_net_37
V 102000,114000,CONT_VIA2,xpu_core_inst.aux11
V 102000,107000,CONT_VIA2,xpu_core_inst.aux11
V 102000,106000,CONT_VIA2,xpu_core_inst.aux11
V 102000,104000,CONT_VIA2,xpu_core_inst.not_aux4
V 102000,94000,CONT_VIA2,xpu_core_inst.not_aux4
V 102000,72000,CONT_VIA2,xpu_core_inst.not_n_datai 3
V 102000,56000,CONT_VIA2,xpu_core_inst.not_n_datai 3
V 102000,20000,CONT_VIA2,xpu_core_inst.not_v_net_63
V 102000,15000,CONT_VIA2,xpu_core_inst.not_v_net_63
V 101000,124000,CONT_VIA2,xpu_core_inst.not_v_net_37
V 101000,97000,CONT_VIA2,xpu_core_inst.not_v_net_37
V 101000,68000,CONT_VIA2,xpu_core_inst.not_n_pc 4
V 101000,66000,CONT_VIA2,xpu_core_inst.not_n_pc 4
V 101000,19000,CONT_VIA2,xpu_core_inst.not_n_pc 2
V 101000,17000,CONT_VIA2,xpu_core_inst.not_n_pc 2
V 100000,158000,CONT_VIA2,xpu_core_inst.not_n_im 5
V 100000,138000,CONT_VIA2,xpu_core_inst.not_n_im 5
V 100000,131000,CONT_VIA2,xpu_core_inst.not_aux4
V 100000,104000,CONT_VIA2,xpu_core_inst.not_aux4
V 100000,102000,CONT_VIA2,xpu_core_inst.no3_x1_7_sig
V 100000,98000,CONT_VIA2,xpu_core_inst.no3_x1_7_sig
V 100000,65000,CONT_VIA2,xpu_core_inst.not_aux4
V 100000,13000,CONT_VIA2,xpu_core_inst.not_aux4
V 100000,12000,CONT_VIA2,xpu_core_inst.not_aux4
V 100000,5000,CONT_VIA2,adder.rtlcarry_0 2
V 100000,4000,CONT_VIA2,adder.rtlcarry_0 2
V 99000,155000,CONT_VIA2,xpu_core_inst.n_im 5
V 99000,138000,CONT_VIA2,xpu_core_inst.n_im 5
V 99000,127000,CONT_VIA2,xpu_core_inst.nao22_x1_9_sig
V 99000,124000,CONT_VIA2,xpu_core_inst.not_v_net_31
V 99000,122000,CONT_VIA2,xpu_core_inst.not_v_net_31
V 98000,173000,CONT_VIA2,xpu_core_inst.not_n_count 2
V 98000,167000,CONT_VIA2,xpu_core_inst.not_n_count 2
V 98000,161000,CONT_VIA2,xpu_core_inst.aux1
V 98000,155000,CONT_VIA2,xpu_core_inst.aux1
V 98000,128000,CONT_VIA2,xpu_core_inst.not_v_net_45
V 98000,127000,CONT_VIA2,xpu_core_inst.not_v_net_45
V 98000,125000,CONT_VIA2,xpu_core_inst.not_v_net_41
V 98000,120000,CONT_VIA2,xpu_core_inst.not_v_net_41
V 98000,117000,CONT_VIA2,xpu_core_inst.mbk_buf_n_exe
V 98000,98000,CONT_VIA2,xpu_core_inst.mbk_buf_n_exe
V 98000,82000,CONT_VIA2,m_clock
V 98000,78000,CONT_VIA2,m_clock
V 98000,62000,CONT_VIA2,xpu_core_inst.n_acc 0
V 98000,52000,CONT_VIA2,xpu_core_inst.n_acc 0
V 98000,42000,CONT_VIA2,xpu_core_inst.n_im 2
V 98000,41000,CONT_VIA2,xpu_core_inst.n_im 2
V 97000,189000,CONT_VIA2,m_clock
V 97000,188000,CONT_VIA2,m_clock
V 97000,125000,CONT_VIA2,xpu_core_inst.nao22_x1_9_sig
V 97000,97000,CONT_VIA2,xpu_core_inst.not_v_net_37
V 97000,67000,CONT_VIA2,xpu_core_inst.not_v_net_37
V 96000,107000,CONT_VIA2,xpu_core_inst.aux11
V 96000,87000,CONT_VIA2,xpu_core_inst.aux11
V 96000,80000,CONT_VIA2,xpu_core_inst.aux11
V 96000,15000,CONT_VIA2,xpu_core_inst.not_v_net_9
V 96000,14000,CONT_VIA2,xpu_core_inst.not_v_net_9
V 96000,13000,CONT_VIA2,xpu_core_inst.not_v_adder_sum 2
V 96000,8000,CONT_VIA2,xpu_core_inst.not_v_adder_sum 2
V 95000,161000,CONT_VIA2,xpu_core_inst.not_n_datai 7
V 95000,153000,CONT_VIA2,xpu_core_inst.not_n_datai 7
V 95000,145000,CONT_VIA2,xpu_core_inst.not_n_datai 7
V 95000,144000,CONT_VIA2,xpu_core_inst.no2_x1_23_sig
V 95000,142000,CONT_VIA2,xpu_core_inst.no2_x1_23_sig
V 95000,124000,CONT_VIA2,xpu_core_inst.not_v_net_31
V 95000,122000,CONT_VIA2,xpu_core_inst.not_v_net_31
V 95000,82000,CONT_VIA2,xpu_core_inst.not_v_net_31
V 95000,80000,CONT_VIA2,m_clock
V 95000,78000,CONT_VIA2,m_clock
V 95000,67000,CONT_VIA2,xpu_core_inst.not_v_net_37
V 95000,38000,CONT_VIA2,xpu_core_inst.not_v_net_37
V 95000,10000,CONT_VIA2,xpu_core_inst.aux23
V 95000,3000,CONT_VIA2,xpu_core_inst.aux23
V 94000,188000,CONT_VIA2,m_clock
V 94000,187000,CONT_VIA2,m_clock
V 94000,160000,CONT_VIA2,xpu_core_inst.not_v_net_31
V 94000,153000,CONT_VIA2,xpu_core_inst.not_v_net_31
V 94000,142000,CONT_VIA2,xpu_core_inst.not_n_datai 6
V 94000,137000,CONT_VIA2,xpu_core_inst.not_n_datai 6
V 94000,123000,CONT_VIA2,xpu_core_inst.not_v_net_9
V 94000,121000,CONT_VIA2,xpu_core_inst.not_v_net_9
V 94000,82000,CONT_VIA2,xpu_core_inst.not_v_net_31
V 94000,53000,CONT_VIA2,xpu_core_inst.not_v_net_31
V 94000,9000,CONT_VIA2,xpu_core_inst.not_aux1
V 94000,8000,CONT_VIA2,xpu_core_inst.not_aux1
V 93000,164000,CONT_VIA2,xpu_core_inst.not_aux26
V 93000,158000,CONT_VIA2,xpu_core_inst.not_aux26
V 93000,153000,CONT_VIA2,xpu_core_inst.not_v_net_31
V 93000,142000,CONT_VIA2,xpu_core_inst.not_v_net_31
V 93000,124000,CONT_VIA2,xpu_core_inst.not_v_net_31
V 92000,163000,CONT_VIA2,xpu_core_inst.not_aux12
V 92000,157000,CONT_VIA2,xpu_core_inst.not_aux12
V 92000,145000,CONT_VIA2,xpu_core_inst.not_n_datai 7
V 92000,125000,CONT_VIA2,xpu_core_inst.not_n_datai 7
V 92000,122000,CONT_VIA2,xpu_core_inst.not_aux5
V 92000,121000,CONT_VIA2,xpu_core_inst.not_aux5
V 92000,82000,CONT_VIA2,xpu_core_inst.not_aux5
V 91000,134000,CONT_VIA2,xpu_core_inst.aux6
V 91000,126000,CONT_VIA2,xpu_core_inst.aux6
V 91000,88000,CONT_VIA2,xpu_core_inst.aux6
V 91000,86000,CONT_VIA2,xpu_core_inst.aux6
V 91000,6000,CONT_VIA2,xpu_core_inst.mbk_buf_not_v_net_45
V 91000,5000,CONT_VIA2,xpu_core_inst.mbk_buf_not_v_net_45
V 90000,142000,CONT_VIA2,xpu_core_inst.not_n_ift
V 90000,130000,CONT_VIA2,xpu_core_inst.not_n_ift
V 90000,116000,CONT_VIA2,xpu_core_inst.not_n_ift
V 90000,98000,CONT_VIA2,xpu_core_inst.mbk_buf_n_exe
V 90000,86000,CONT_VIA2,xpu_core_inst.mbk_buf_n_exe
V 90000,81000,CONT_VIA2,xpu_core_inst.mbk_buf_n_exe
V 89000,129000,CONT_VIA2,xpu_core_inst.not_aux5
V 89000,121000,CONT_VIA2,xpu_core_inst.not_aux5
V 89000,82000,CONT_VIA2,xpu_core_inst.not_aux5
V 89000,54000,CONT_VIA2,xpu_core_inst.not_aux5
V 89000,17000,CONT_VIA2,xpu_core_inst.not_n_ift
V 89000,16000,CONT_VIA2,xpu_core_inst.not_n_ift
V 88000,163000,CONT_VIA2,xpu_core_inst.not_aux26
V 88000,158000,CONT_VIA2,xpu_core_inst.not_aux26
V 88000,79000,CONT_VIA2,xpu_core_inst.not_v_net_9
V 88000,75000,CONT_VIA2,xpu_core_inst.not_v_net_9
V 88000,62000,CONT_VIA2,xpu_core_inst.n_acc 0
V 88000,57000,CONT_VIA2,xpu_core_inst.n_acc 0
V 88000,45000,CONT_VIA2,xpu_core_inst.not_aux9
V 88000,41000,CONT_VIA2,xpu_core_inst.not_aux9
V 88000,38000,CONT_VIA2,xpu_core_inst.not_aux9
V 88000,32000,CONT_VIA2,xpu_core_inst.not_n_im 1
V 88000,23000,CONT_VIA2,xpu_core_inst.not_n_im 1
V 88000,6000,CONT_VIA2,xpu_core_inst.not_n_im 1
V 87000,172000,CONT_VIA2,xpu_core_inst.rtlcarry_0 2
V 87000,158000,CONT_VIA2,xpu_core_inst.rtlcarry_0 2
V 87000,31000,CONT_VIA2,xpu_core_inst.not_aux1
V 87000,8000,CONT_VIA2,xpu_core_inst.not_aux1
V 87000,6000,CONT_VIA2,adder.rtlcarry_0 2
V 87000,4000,CONT_VIA2,adder.rtlcarry_0 2
V 86000,135000,CONT_VIA2,xpu_core_inst.not_aux5
V 86000,134000,CONT_VIA2,xpu_core_inst.not_aux5
V 86000,129000,CONT_VIA2,xpu_core_inst.not_aux5
V 86000,128000,CONT_VIA2,xpu_core_inst.aux1
V 86000,78000,CONT_VIA2,xpu_core_inst.aux1
V 86000,77000,CONT_VIA2,xpu_core_inst.aux1
V 86000,73000,CONT_VIA2,xpu_core_inst.not_n_pc 4
V 86000,68000,CONT_VIA2,xpu_core_inst.not_n_pc 4
V 85000,176000,CONT_VIA2,xpu_core_inst.v_net_4
V 85000,168000,CONT_VIA2,xpu_core_inst.v_net_4
V 85000,164000,CONT_VIA2,xpu_core_inst.not_n_count 1
V 85000,157000,CONT_VIA2,xpu_core_inst.not_n_count 1
V 85000,155000,CONT_VIA2,xpu_core_inst.aux1
V 85000,128000,CONT_VIA2,xpu_core_inst.aux1
V 85000,102000,CONT_VIA2,xpu_core_inst.not_v_net_55
V 85000,98000,CONT_VIA2,xpu_core_inst.not_v_net_55
V 85000,82000,CONT_VIA2,xpu_core_inst.na2_x1_4_sig
V 85000,78000,CONT_VIA2,xpu_core_inst.na2_x1_4_sig
V 85000,77000,CONT_VIA2,xpu_core_inst.aux1
V 85000,60000,CONT_VIA2,xpu_core_inst.aux1
V 85000,49000,CONT_VIA2,xpu_core_inst.not_p_reset
V 85000,47000,CONT_VIA2,xpu_core_inst.not_p_reset
V 84000,139000,CONT_VIA2,xpu_core_inst.not_n_datai 5
V 84000,136000,CONT_VIA2,xpu_core_inst.not_n_datai 5
V 84000,129000,CONT_VIA2,xpu_core_inst.not_n_datai 5
V 84000,80000,CONT_VIA2,m_clock
V 84000,58000,CONT_VIA2,m_clock
V 84000,47000,CONT_VIA2,m_clock
V 83000,134000,CONT_VIA2,xpu_core_inst.not_v_net_9
V 83000,123000,CONT_VIA2,xpu_core_inst.not_v_net_9
V 83000,108000,CONT_VIA2,xpu_core_inst.not_aux21
V 83000,75000,CONT_VIA2,xpu_core_inst.not_aux21
V 83000,28000,CONT_VIA2,xpu_core_inst.not_aux21
V 83000,23000,CONT_VIA2,xpu_core_inst.noa22_x1_7_sig
V 83000,22000,CONT_VIA2,xpu_core_inst.noa22_x1_7_sig
V 82000,157000,CONT_VIA2,xpu_core_inst.not_n_count 1
V 82000,156000,CONT_VIA2,xpu_core_inst.not_n_count 1
V 82000,123000,CONT_VIA2,xpu_core_inst.not_v_net_41
V 82000,120000,CONT_VIA2,xpu_core_inst.not_v_net_41
V 82000,53000,CONT_VIA2,xpu_core_inst.not_v_net_31
V 82000,51000,CONT_VIA2,xpu_core_inst.not_v_net_31
V 81000,143000,CONT_VIA2,xpu_core_inst.not_v_proc_ift_set
V 81000,142000,CONT_VIA2,xpu_core_inst.not_v_proc_ift_set
V 81000,125000,CONT_VIA2,xpu_core_inst.mbk_buf_n_exe
V 81000,117000,CONT_VIA2,xpu_core_inst.mbk_buf_n_exe
V 81000,103000,CONT_VIA2,xpu_core_inst.not_v_net_55
V 81000,102000,CONT_VIA2,xpu_core_inst.not_v_net_55
V 81000,13000,CONT_VIA2,xpu_core_inst.mbk_buf_not_v_net_45
V 81000,11000,CONT_VIA2,xpu_core_inst.mbk_buf_not_v_net_45
V 81000,5000,CONT_VIA2,xpu_core_inst.mbk_buf_not_v_net_45
V 81000,2000,CONT_VIA2,n_address 2
V 81000,1000,CONT_VIA2,n_address 2
V 80000,183000,CONT_VIA2,xpu_core_inst.n_count 0
V 80000,167000,CONT_VIA2,xpu_core_inst.n_count 0
V 80000,162000,CONT_VIA2,xpu_core_inst.not_n_count 0
V 80000,157000,CONT_VIA2,xpu_core_inst.not_n_count 0
V 80000,138000,CONT_VIA2,xpu_core_inst.not_v_net_6
V 80000,133000,CONT_VIA2,xpu_core_inst.not_v_net_6
V 80000,122000,CONT_VIA2,xpu_core_inst.n_ift
V 80000,117000,CONT_VIA2,xpu_core_inst.n_ift
V 80000,104000,CONT_VIA2,xpu_core_inst.not_v_net_60
V 80000,102000,CONT_VIA2,xpu_core_inst.not_v_net_60
V 80000,98000,CONT_VIA2,xpu_core_inst.not_aux20
V 80000,97000,CONT_VIA2,xpu_core_inst.not_aux20
V 80000,62000,CONT_VIA2,xpu_core_inst.n_im 0
V 80000,61000,CONT_VIA2,xpu_core_inst.n_im 0
V 80000,34000,CONT_VIA2,xpu_core_inst.no2_x1_15_sig
V 80000,18000,CONT_VIA2,xpu_core_inst.no2_x1_15_sig
V 80000,16000,CONT_VIA2,xpu_core_inst.not_v_net_9
V 80000,15000,CONT_VIA2,xpu_core_inst.not_v_net_9
V 80000,13000,CONT_VIA2,xpu_core_inst.not_aux4
V 80000,12000,CONT_VIA2,xpu_core_inst.not_aux4
V 79000,177000,CONT_VIA2,xpu_core_inst.v_net_4
V 79000,176000,CONT_VIA2,xpu_core_inst.v_net_4
V 79000,159000,CONT_VIA2,xpu_core_inst.not_aux1
V 79000,158000,CONT_VIA2,xpu_core_inst.not_aux1
V 79000,62000,CONT_VIA2,xpu_core_inst.na3_x1_2_sig
V 79000,57000,CONT_VIA2,xpu_core_inst.na3_x1_2_sig
V 79000,42000,CONT_VIA2,xpu_core_inst.n_im 2
V 79000,15000,CONT_VIA2,xpu_core_inst.n_im 2
V 78000,34000,CONT_VIA2,xpu_core_inst.not_n_im 1
V 78000,32000,CONT_VIA2,xpu_core_inst.not_n_im 1
V 78000,15000,CONT_VIA2,xpu_core_inst.n_im 2
V 78000,8000,CONT_VIA2,xpu_core_inst.n_im 2
V 77000,143000,CONT_VIA2,xpu_core_inst.not_n_exe
V 77000,135000,CONT_VIA2,xpu_core_inst.not_n_exe
V 77000,107000,CONT_VIA2,xpu_core_inst.not_n_exe
V 77000,86000,CONT_VIA2,xpu_core_inst.not_n_exe
V 77000,36000,CONT_VIA2,xpu_core_inst.n_im 1
V 77000,35000,CONT_VIA2,xpu_core_inst.n_im 1
V 77000,28000,CONT_VIA2,xpu_core_inst.not_v_net_63
V 77000,20000,CONT_VIA2,xpu_core_inst.not_v_net_63
V 77000,18000,CONT_VIA2,xpu_core_inst.not_n_ift
V 77000,17000,CONT_VIA2,xpu_core_inst.not_n_ift
V 76000,119000,CONT_VIA2,m_clock
V 76000,118000,CONT_VIA2,m_clock
V 76000,112000,CONT_VIA2,xpu_core_inst.not_aux20
V 76000,98000,CONT_VIA2,xpu_core_inst.not_aux20
V 76000,25000,CONT_VIA2,xpu_core_inst.not_aux23
V 76000,7000,CONT_VIA2,xpu_core_inst.not_aux23
V 75000,163000,CONT_VIA2,xpu_core_inst.not_n_datai 7
V 75000,161000,CONT_VIA2,xpu_core_inst.not_n_datai 7
V 75000,152000,CONT_VIA2,xpu_core_inst.not_v_net_3
V 75000,147000,CONT_VIA2,xpu_core_inst.not_v_net_3
V 75000,136000,CONT_VIA2,xpu_core_inst.not_v_net_3
V 75000,122000,CONT_VIA2,xpu_core_inst.o2_x2_2_sig
V 75000,118000,CONT_VIA2,xpu_core_inst.o2_x2_2_sig
V 75000,116000,CONT_VIA2,xpu_core_inst.n_op 0
V 75000,114000,CONT_VIA2,xpu_core_inst.n_op 0
V 75000,20000,CONT_VIA2,xpu_core_inst.not_aux4
V 75000,13000,CONT_VIA2,xpu_core_inst.not_aux4
V 75000,12000,CONT_VIA2,xpu_core_inst.na2_x1_14_sig
V 75000,8000,CONT_VIA2,xpu_core_inst.na2_x1_14_sig
V 74000,162000,CONT_VIA2,xpu_core_inst.not_n_count 1
V 74000,156000,CONT_VIA2,xpu_core_inst.not_n_count 1
V 74000,123000,CONT_VIA2,xpu_core_inst.not_v_net_41
V 74000,66000,CONT_VIA2,xpu_core_inst.not_v_net_41
V 74000,45000,CONT_VIA2,xpu_core_inst.not_v_net_63
V 74000,28000,CONT_VIA2,xpu_core_inst.not_v_net_63
V 73000,176000,CONT_VIA2,xpu_core_inst.not_p_reset
V 73000,146000,CONT_VIA2,xpu_core_inst.not_p_reset
V 73000,125000,CONT_VIA2,xpu_core_inst.mbk_buf_n_exe
V 73000,106000,CONT_VIA2,xpu_core_inst.mbk_buf_n_exe
V 73000,76000,CONT_VIA2,xpu_core_inst.not_n_ift
V 73000,57000,CONT_VIA2,xpu_core_inst.not_n_ift
V 73000,42000,CONT_VIA2,xpu_core_inst.no2_x1_16_sig
V 73000,38000,CONT_VIA2,xpu_core_inst.no2_x1_16_sig
V 72000,144000,CONT_VIA2,xpu_core_inst.not_v_net_2
V 72000,143000,CONT_VIA2,xpu_core_inst.not_v_net_2
V 72000,105000,CONT_VIA2,xpu_core_inst.not_v_net_63
V 72000,76000,CONT_VIA2,xpu_core_inst.not_v_net_63
V 72000,45000,CONT_VIA2,xpu_core_inst.not_v_net_63
V 72000,42000,CONT_VIA2,xpu_core_inst.n_acc 1
V 72000,37000,CONT_VIA2,xpu_core_inst.n_acc 1
V 71000,186000,CONT_VIA2,xpu_core_inst.not_v_net_4
V 71000,174000,CONT_VIA2,xpu_core_inst.not_v_net_4
V 71000,66000,CONT_VIA2,xpu_core_inst.not_v_net_41
V 71000,39000,CONT_VIA2,xpu_core_inst.not_v_net_41
V 71000,36000,CONT_VIA2,xpu_core_inst.not_v_net_41
V 70000,174000,CONT_VIA2,xpu_core_inst.not_n_count 3
V 70000,167000,CONT_VIA2,xpu_core_inst.not_n_count 3
V 70000,146000,CONT_VIA2,xpu_core_inst.not_p_reset
V 70000,58000,CONT_VIA2,xpu_core_inst.not_p_reset
V 70000,52000,CONT_VIA2,xpu_core_inst.aux6
V 70000,46000,CONT_VIA2,xpu_core_inst.aux6
V 70000,39000,CONT_VIA2,xpu_core_inst.aux6
V 70000,23000,CONT_VIA2,xpu_core_inst.not_n_ift
V 70000,18000,CONT_VIA2,xpu_core_inst.not_n_ift
V 70000,17000,CONT_VIA2,xpu_core_inst.not_n_ift
V 70000,14000,CONT_VIA2,xpu_core_inst.no3_x1_4_sig
V 70000,12000,CONT_VIA2,xpu_core_inst.ao22_x2_3_sig
V 70000,7000,CONT_VIA2,xpu_core_inst.ao22_x2_3_sig
V 69000,172000,CONT_VIA2,xpu_core_inst.on12_x1_sig
V 69000,168000,CONT_VIA2,xpu_core_inst.on12_x1_sig
V 69000,58000,CONT_VIA2,xpu_core_inst.not_p_reset
V 69000,49000,CONT_VIA2,xpu_core_inst.not_p_reset
V 69000,48000,CONT_VIA2,xpu_core_inst.not_p_reset
V 69000,36000,CONT_VIA2,xpu_core_inst.not_n_im 1
V 69000,34000,CONT_VIA2,xpu_core_inst.not_n_im 1
V 69000,19000,CONT_VIA2,xpu_core_inst.not_n_pc 2
V 69000,18000,CONT_VIA2,xpu_core_inst.not_n_pc 2
V 69000,12000,CONT_VIA2,xpu_core_inst.no3_x1_4_sig
V 68000,182000,CONT_VIA2,xpu_core_inst.rtlcarry_0 3
V 68000,178000,CONT_VIA2,xpu_core_inst.rtlcarry_0 3
V 68000,173000,CONT_VIA2,xpu_core_inst.oa22_x2_sig
V 68000,172000,CONT_VIA2,xpu_core_inst.oa22_x2_sig
V 68000,133000,CONT_VIA2,xpu_core_inst.not_aux4
V 68000,131000,CONT_VIA2,xpu_core_inst.not_aux4
V 68000,124000,CONT_VIA2,xpu_core_inst.not_v_net_31
V 68000,118000,CONT_VIA2,xpu_core_inst.not_v_net_31
V 68000,75000,CONT_VIA2,xpu_core_inst.not_n_im 0
V 68000,66000,CONT_VIA2,xpu_core_inst.not_n_im 0
V 68000,54000,CONT_VIA2,xpu_core_inst.not_aux5
V 68000,46000,CONT_VIA2,xpu_core_inst.not_aux5
V 68000,23000,CONT_VIA2,xpu_core_inst.not_v_net_9
V 68000,16000,CONT_VIA2,xpu_core_inst.not_v_net_9
V 68000,13000,CONT_VIA2,xpu_core_inst.not_v_net_9
V 67000,187000,CONT_VIA2,m_clock
V 67000,178000,CONT_VIA2,m_clock
V 67000,132000,CONT_VIA2,m_clock
V 67000,119000,CONT_VIA2,m_clock
V 67000,82000,CONT_VIA2,m_clock
V 67000,80000,CONT_VIA2,m_clock
V 67000,63000,CONT_VIA2,xpu_core_inst.not_n_acc 0
V 67000,54000,CONT_VIA2,xpu_core_inst.not_n_acc 0
V 67000,53000,CONT_VIA2,xpu_core_inst.not_n_acc 0
V 67000,23000,CONT_VIA2,xpu_core_inst.noa22_x1_7_sig
V 67000,22000,CONT_VIA2,xpu_core_inst.noa22_x1_7_sig
V 66000,122000,CONT_VIA2,xpu_core_inst.not_aux30
V 66000,114000,CONT_VIA2,xpu_core_inst.not_aux30
V 66000,70000,CONT_VIA2,xpu_core_inst.not_n_datai 2
V 66000,43000,CONT_VIA2,xpu_core_inst.not_n_datai 2
V 66000,21000,CONT_VIA2,xpu_core_inst.aux23
V 66000,15000,CONT_VIA2,xpu_core_inst.aux23
V 66000,10000,CONT_VIA2,xpu_core_inst.aux23
V 65000,53000,CONT_VIA2,xpu_core_inst.aux6
V 65000,52000,CONT_VIA2,xpu_core_inst.aux6
V 64000,132000,CONT_VIA2,m_clock
V 64000,131000,CONT_VIA2,m_clock
V 64000,97000,CONT_VIA2,xpu_core_inst.not_aux29
V 64000,94000,CONT_VIA2,xpu_core_inst.not_aux29
V 64000,62000,CONT_VIA2,xpu_core_inst.not_aux9
V 64000,55000,CONT_VIA2,xpu_core_inst.not_aux9
V 64000,44000,CONT_VIA2,xpu_core_inst.not_aux9
V 63000,133000,CONT_VIA2,xpu_core_inst.not_n_ift
V 63000,130000,CONT_VIA2,xpu_core_inst.not_n_ift
V 63000,91000,CONT_VIA2,xpu_core_inst.not_n_datai 4
V 63000,83000,CONT_VIA2,xpu_core_inst.not_n_datai 4
V 63000,51000,CONT_VIA2,xpu_core_inst.not_v_net_31
V 63000,47000,CONT_VIA2,xpu_core_inst.not_v_net_31
V 63000,44000,CONT_VIA2,xpu_core_inst.not_aux9
V 63000,41000,CONT_VIA2,xpu_core_inst.not_aux9
V 63000,22000,CONT_VIA2,n_address 1
V 63000,1000,CONT_VIA2,n_address 1
V 62000,117000,CONT_VIA2,xpu_core_inst.n_ift
V 62000,85000,CONT_VIA2,xpu_core_inst.n_ift
V 62000,55000,CONT_VIA2,xpu_core_inst.not_aux23
V 62000,25000,CONT_VIA2,xpu_core_inst.not_aux23
V 62000,23000,CONT_VIA2,xpu_core_inst.noa22_x1_7_sig
V 62000,22000,CONT_VIA2,xpu_core_inst.noa22_x1_7_sig
V 62000,18000,CONT_VIA2,xpu_core_inst.not_n_pc 2
V 62000,16000,CONT_VIA2,xpu_core_inst.not_n_pc 2
V 61000,112000,CONT_VIA2,xpu_core_inst.not_aux16
V 61000,111000,CONT_VIA2,xpu_core_inst.not_aux16
V 61000,44000,CONT_VIA2,xpu_core_inst.not_n_acc 1
V 61000,37000,CONT_VIA2,xpu_core_inst.not_n_acc 1
V 61000,15000,CONT_VIA2,xpu_core_inst.not_v_net_9
V 61000,13000,CONT_VIA2,xpu_core_inst.not_v_net_9
V 60000,41000,CONT_VIA2,xpu_core_inst.not_aux9
V 60000,37000,CONT_VIA2,xpu_core_inst.not_aux9
V 60000,35000,CONT_VIA2,xpu_core_inst.n_im 1
V 60000,25000,CONT_VIA2,xpu_core_inst.n_im 1
V 60000,20000,CONT_VIA2,xpu_core_inst.not_aux4
V 60000,13000,CONT_VIA2,xpu_core_inst.not_aux4
V 59000,138000,CONT_VIA2,xpu_core_inst.not_v_net_6
V 59000,136000,CONT_VIA2,xpu_core_inst.not_v_net_6
V 59000,74000,CONT_VIA2,xpu_core_inst.not_n_pc 0
V 59000,71000,CONT_VIA2,xpu_core_inst.not_n_pc 0
V 58000,171000,CONT_VIA2,xpu_core_inst.not_n_datai 7
V 58000,163000,CONT_VIA2,xpu_core_inst.not_n_datai 7
V 58000,146000,CONT_VIA2,xpu_core_inst.not_p_reset
V 58000,138000,CONT_VIA2,xpu_core_inst.not_p_reset
V 58000,118000,CONT_VIA2,xpu_core_inst.mbk_buf_n_exe
V 58000,106000,CONT_VIA2,xpu_core_inst.mbk_buf_n_exe
V 58000,105000,CONT_VIA2,xpu_core_inst.mbk_buf_n_exe
V 58000,74000,CONT_VIA2,xpu_core_inst.noa22_x1_4_sig
V 58000,66000,CONT_VIA2,xpu_core_inst.noa22_x1_4_sig
V 57000,139000,CONT_VIA2,xpu_core_inst.not_v_net_9
V 57000,134000,CONT_VIA2,xpu_core_inst.not_v_net_9
V 57000,112000,CONT_VIA2,xpu_core_inst.o2_x2_sig
V 57000,108000,CONT_VIA2,xpu_core_inst.o2_x2_sig
V 57000,107000,CONT_VIA2,xpu_core_inst.not_n_datai 0
V 57000,76000,CONT_VIA2,xpu_core_inst.not_n_datai 0
V 57000,67000,CONT_VIA2,xpu_core_inst.not_n_datai 0
V 57000,43000,CONT_VIA2,xpu_core_inst.na3_x1_3_sig
V 57000,38000,CONT_VIA2,xpu_core_inst.na3_x1_3_sig
V 56000,163000,CONT_VIA2,xpu_core_inst.nmx2_x1_7_sig
V 56000,158000,CONT_VIA2,xpu_core_inst.nmx2_x1_7_sig
V 56000,142000,CONT_VIA2,xpu_core_inst.not_n_ift
V 56000,133000,CONT_VIA2,xpu_core_inst.not_n_ift
V 56000,114000,CONT_VIA2,xpu_core_inst.not_aux30
V 56000,102000,CONT_VIA2,xpu_core_inst.not_aux30
V 56000,67000,CONT_VIA2,xpu_core_inst.not_v_net_31
V 56000,47000,CONT_VIA2,xpu_core_inst.not_v_net_31
V 56000,37000,CONT_VIA2,xpu_core_inst.not_v_net_31
V 55000,163000,CONT_VIA2,xpu_core_inst.n_ift
V 55000,144000,CONT_VIA2,xpu_core_inst.n_ift
V 55000,112000,CONT_VIA2,xpu_core_inst.not_n_datai 0
V 55000,107000,CONT_VIA2,xpu_core_inst.not_n_datai 0
V 55000,102000,CONT_VIA2,xpu_core_inst.not_aux30
V 55000,98000,CONT_VIA2,xpu_core_inst.not_aux30
V 55000,96000,CONT_VIA2,xpu_core_inst.not_aux30
V 55000,92000,CONT_VIA2,m_clock
V 55000,83000,CONT_VIA2,m_clock
V 55000,82000,CONT_VIA2,m_clock
V 55000,43000,CONT_VIA2,xpu_core_inst.n_acc 1
V 55000,42000,CONT_VIA2,xpu_core_inst.n_acc 1
V 54000,92000,CONT_VIA2,xpu_core_inst.not_aux28
V 54000,88000,CONT_VIA2,xpu_core_inst.not_aux28
V 54000,64000,CONT_VIA2,xpu_core_inst.not_n_ift
V 54000,57000,CONT_VIA2,xpu_core_inst.not_n_ift
V 54000,44000,CONT_VIA2,xpu_core_inst.not_n_acc 1
V 54000,42000,CONT_VIA2,xpu_core_inst.not_n_acc 1
V 53000,57000,CONT_VIA2,xpu_core_inst.no2_x1_28_sig
V 53000,56000,CONT_VIA2,xpu_core_inst.no2_x1_28_sig
V 53000,16000,CONT_VIA2,xpu_core_inst.n_pc 2
V 53000,14000,CONT_VIA2,xpu_core_inst.n_pc 2
V 52000,156000,CONT_VIA2,p_reset
V 52000,143000,CONT_VIA2,p_reset
V 52000,133000,CONT_VIA2,p_reset
V 52000,75000,CONT_VIA2,xpu_core_inst.not_n_im 0
V 52000,73000,CONT_VIA2,xpu_core_inst.not_n_im 0
V 52000,24000,CONT_VIA2,xpu_core_inst.aux23
V 52000,21000,CONT_VIA2,xpu_core_inst.aux23
V 52000,4000,CONT_VIA2,v_adder_in2 1
V 52000,3000,CONT_VIA2,v_adder_in2 1
V 51000,144000,CONT_VIA2,xpu_core_inst.n_ift
V 51000,143000,CONT_VIA2,xpu_core_inst.n_ift
V 51000,33000,CONT_VIA2,xpu_core_inst.not_v_adder_sum 1
V 51000,28000,CONT_VIA2,xpu_core_inst.not_v_adder_sum 1
V 51000,13000,CONT_VIA2,xpu_core_inst.mbk_buf_not_v_net_45
V 51000,11000,CONT_VIA2,xpu_core_inst.mbk_buf_not_v_net_45
V 50000,144000,CONT_VIA2,xpu_core_inst.not_v_net_6
V 50000,136000,CONT_VIA2,xpu_core_inst.not_v_net_6
V 50000,112000,CONT_VIA2,xpu_core_inst.not_aux19
V 50000,104000,CONT_VIA2,xpu_core_inst.not_aux19
V 50000,95000,CONT_VIA2,xpu_core_inst.n_op 1
V 50000,93000,CONT_VIA2,xpu_core_inst.n_op 1
V 50000,62000,CONT_VIA2,xpu_core_inst.mbk_buf_not_v_net_45
V 50000,53000,CONT_VIA2,xpu_core_inst.mbk_buf_not_v_net_45
V 50000,45000,CONT_VIA2,xpu_core_inst.mbk_buf_not_v_net_45
V 50000,33000,CONT_VIA2,xpu_core_inst.mbk_buf_not_v_net_45
V 50000,13000,CONT_VIA2,xpu_core_inst.mbk_buf_not_v_net_45
V 49000,178000,CONT_VIA2,m_clock
V 49000,158000,CONT_VIA2,m_clock
V 49000,147000,CONT_VIA2,m_clock
V 49000,136000,CONT_VIA2,xpu_core_inst.not_n_exe
V 49000,135000,CONT_VIA2,xpu_core_inst.not_n_exe
V 49000,102000,CONT_VIA2,xpu_core_inst.not_aux29
V 49000,98000,CONT_VIA2,xpu_core_inst.not_aux29
V 49000,97000,CONT_VIA2,xpu_core_inst.not_aux29
V 49000,51000,CONT_VIA2,xpu_core_inst.aux23
V 49000,24000,CONT_VIA2,xpu_core_inst.aux23
V 48000,184000,CONT_VIA2,xpu_core_inst.v_net_4
V 48000,177000,CONT_VIA2,xpu_core_inst.v_net_4
V 48000,147000,CONT_VIA2,m_clock
V 48000,131000,CONT_VIA2,m_clock
V 48000,128000,CONT_VIA2,m_clock
V 48000,42000,CONT_VIA2,xpu_core_inst.not_n_acc 1
V 48000,18000,CONT_VIA2,xpu_core_inst.not_n_acc 1
V 48000,13000,CONT_VIA2,xpu_core_inst.noa22_x1_8_sig
V 48000,12000,CONT_VIA2,xpu_core_inst.noa22_x1_8_sig
V 47000,137000,CONT_VIA2,xpu_core_inst.not_n_datai 6
V 47000,128000,CONT_VIA2,xpu_core_inst.not_n_datai 6
V 47000,103000,CONT_VIA2,xpu_core_inst.not_aux29
V 47000,102000,CONT_VIA2,xpu_core_inst.not_aux29
V 47000,34000,CONT_VIA2,xpu_core_inst.n_im 1
V 47000,25000,CONT_VIA2,xpu_core_inst.n_im 1
V 46000,75000,CONT_VIA2,xpu_core_inst.n_im 0
V 46000,74000,CONT_VIA2,xpu_core_inst.n_im 0
V 46000,72000,CONT_VIA2,xpu_core_inst.n_im 0
V 46000,43000,CONT_VIA2,xpu_core_inst.not_aux1
V 46000,31000,CONT_VIA2,xpu_core_inst.not_aux1
V 45000,189000,CONT_VIA2,p_reset
V 45000,185000,CONT_VIA2,p_reset
V 45000,156000,CONT_VIA2,p_reset
V 45000,129000,CONT_VIA2,xpu_core_inst.not_n_datai 5
V 45000,128000,CONT_VIA2,xpu_core_inst.not_n_datai 5
V 45000,72000,CONT_VIA2,xpu_core_inst.n_im 0
V 45000,61000,CONT_VIA2,xpu_core_inst.n_im 0
V 45000,54000,CONT_VIA2,xpu_core_inst.n_im 0
V 45000,53000,CONT_VIA2,n_address 0
V 45000,1000,CONT_VIA2,n_address 0
V 44000,163000,CONT_VIA2,xpu_core_inst.inv_x2_8_sig
V 44000,158000,CONT_VIA2,xpu_core_inst.inv_x2_8_sig
V 44000,126000,CONT_VIA2,xpu_core_inst.n_ift
V 44000,117000,CONT_VIA2,xpu_core_inst.n_ift
V 44000,102000,CONT_VIA2,xpu_core_inst.o2_x2_5_sig
V 44000,98000,CONT_VIA2,xpu_core_inst.o2_x2_5_sig
V 44000,65000,CONT_VIA2,xpu_core_inst.not_v_adder_sum 0
V 44000,59000,CONT_VIA2,xpu_core_inst.not_v_adder_sum 0
V 44000,24000,CONT_VIA2,xpu_core_inst.n_pc 1
V 44000,23000,CONT_VIA2,xpu_core_inst.n_pc 1
V 43000,153000,CONT_VIA2,xpu_core_inst.n_op 7
V 43000,146000,CONT_VIA2,xpu_core_inst.n_op 7
V 43000,143000,CONT_VIA2,xpu_core_inst.n_ift
V 43000,126000,CONT_VIA2,xpu_core_inst.n_ift
V 43000,123000,CONT_VIA2,xpu_core_inst.not_aux18
V 43000,114000,CONT_VIA2,xpu_core_inst.not_aux18
V 43000,108000,CONT_VIA2,xpu_core_inst.not_aux18
V 43000,12000,CONT_VIA2,v_adder_in1 1
V 43000,7000,CONT_VIA2,v_adder_in1 1
V 42000,185000,CONT_VIA2,xpu_core_inst.n_count 3
V 42000,177000,CONT_VIA2,xpu_core_inst.n_count 3
V 42000,115000,CONT_VIA2,xpu_core_inst.not_aux17
V 42000,114000,CONT_VIA2,xpu_core_inst.not_aux17
V 42000,60000,CONT_VIA2,xpu_core_inst.aux1
V 42000,18000,CONT_VIA2,xpu_core_inst.aux1
V 42000,13000,CONT_VIA2,xpu_core_inst.noa22_x1_8_sig
V 42000,12000,CONT_VIA2,xpu_core_inst.noa22_x1_8_sig
V 41000,135000,CONT_VIA2,xpu_core_inst.not_v_net_0
V 41000,134000,CONT_VIA2,xpu_core_inst.not_v_net_0
V 41000,64000,CONT_VIA2,xpu_core_inst.not_n_ift
V 41000,55000,CONT_VIA2,xpu_core_inst.not_n_ift
V 41000,16000,CONT_VIA2,xpu_core_inst.n_pc 2
V 41000,13000,CONT_VIA2,xpu_core_inst.n_pc 2
V 40000,92000,CONT_VIA2,xpu_core_inst.not_n_datai 1
V 40000,38000,CONT_VIA2,xpu_core_inst.not_n_datai 1
V 39000,40000,CONT_VIA2,xpu_core_inst.not_v_net_6
V 39000,37000,CONT_VIA2,xpu_core_inst.not_v_net_6
V 39000,28000,CONT_VIA2,xpu_core_inst.not_v_adder_sum 1
V 39000,18000,CONT_VIA2,xpu_core_inst.not_v_adder_sum 1
V 38000,183000,CONT_VIA2,xpu_core_inst.n_count 0
V 38000,168000,CONT_VIA2,xpu_core_inst.n_count 0
V 38000,65000,CONT_VIA2,xpu_core_inst.not_v_net_9
V 38000,56000,CONT_VIA2,xpu_core_inst.not_v_net_9
V 37000,111000,CONT_VIA2,xpu_core_inst.not_aux16
V 37000,107000,CONT_VIA2,xpu_core_inst.not_aux16
V 37000,55000,CONT_VIA2,xpu_core_inst.not_n_ift
V 37000,28000,CONT_VIA2,xpu_core_inst.not_n_ift
V 36000,183000,CONT_VIA2,xpu_core_inst.not_p_reset
V 36000,176000,CONT_VIA2,xpu_core_inst.not_p_reset
V 36000,173000,CONT_VIA2,xpu_core_inst.not_p_reset
V 36000,162000,CONT_VIA2,xpu_core_inst.not_p_reset
V 36000,122000,CONT_VIA2,xpu_core_inst.not_aux14
V 36000,118000,CONT_VIA2,xpu_core_inst.not_aux14
V 36000,62000,CONT_VIA2,xpu_core_inst.not_aux4
V 36000,61000,CONT_VIA2,xpu_core_inst.not_aux4
V 36000,57000,CONT_VIA2,xpu_core_inst.no2_x1_28_sig
V 36000,53000,CONT_VIA2,xpu_core_inst.no2_x1_28_sig
V 36000,28000,CONT_VIA2,xpu_core_inst.not_n_ift
V 36000,17000,CONT_VIA2,xpu_core_inst.not_n_ift
V 36000,16000,CONT_VIA2,xpu_core_inst.not_n_ift
V 35000,186000,CONT_VIA2,xpu_core_inst.not_v_net_4
V 35000,173000,CONT_VIA2,xpu_core_inst.not_v_net_4
V 35000,168000,CONT_VIA2,xpu_core_inst.not_v_net_4
V 35000,136000,CONT_VIA2,xpu_core_inst.not_n_exe
V 35000,133000,CONT_VIA2,xpu_core_inst.not_n_exe
V 35000,102000,CONT_VIA2,xpu_core_inst.no2_x1_2_sig
V 35000,97000,CONT_VIA2,xpu_core_inst.no2_x1_2_sig
V 35000,63000,CONT_VIA2,xpu_core_inst.n_pc 0
V 35000,58000,CONT_VIA2,xpu_core_inst.n_pc 0
V 35000,48000,CONT_VIA2,xpu_core_inst.not_aux5
V 35000,46000,CONT_VIA2,xpu_core_inst.not_aux5
V 34000,174000,CONT_VIA2,xpu_core_inst.n_count 4
V 34000,166000,CONT_VIA2,xpu_core_inst.n_count 4
V 34000,46000,CONT_VIA2,xpu_core_inst.not_v_net_9
V 34000,27000,CONT_VIA2,xpu_core_inst.not_v_net_9
V 34000,26000,CONT_VIA2,xpu_core_inst.not_n_pc 1
V 34000,25000,CONT_VIA2,xpu_core_inst.not_n_pc 1
V 34000,17000,CONT_VIA2,xpu_core_inst.not_n_pc 1
V 33000,81000,CONT_VIA2,xpu_core_inst.aux23
V 33000,54000,CONT_VIA2,xpu_core_inst.aux23
V 33000,51000,CONT_VIA2,xpu_core_inst.aux23
V 33000,27000,CONT_VIA2,xpu_core_inst.not_v_net_9
V 33000,15000,CONT_VIA2,xpu_core_inst.not_v_net_9
V 32000,83000,CONT_VIA2,m_clock
V 32000,72000,CONT_VIA2,m_clock
V 32000,42000,CONT_VIA2,m_clock
V 32000,26000,CONT_VIA2,xpu_core_inst.not_aux4
V 32000,20000,CONT_VIA2,xpu_core_inst.not_aux4
V 32000,14000,CONT_VIA2,xpu_core_inst.n_pc 2
V 32000,13000,CONT_VIA2,xpu_core_inst.n_pc 2
V 31000,162000,CONT_VIA2,xpu_core_inst.not_p_reset
V 31000,158000,CONT_VIA2,xpu_core_inst.not_p_reset
V 31000,86000,CONT_VIA2,n_datai 3
V 31000,77000,CONT_VIA2,n_datai 3
V 30000,168000,CONT_VIA2,xpu_core_inst.not_v_net_4
V 30000,166000,CONT_VIA2,xpu_core_inst.not_v_net_4
V 30000,154000,CONT_VIA2,xpu_core_inst.not_v_net_1
V 30000,148000,CONT_VIA2,xpu_core_inst.not_v_net_1
V 30000,134000,CONT_VIA2,xpu_core_inst.mbk_buf_n_exe
V 30000,105000,CONT_VIA2,xpu_core_inst.mbk_buf_n_exe
V 30000,96000,CONT_VIA2,xpu_core_inst.mbk_buf_n_exe
V 29000,104000,CONT_VIA2,xpu_core_inst.n_ift
V 29000,94000,CONT_VIA2,xpu_core_inst.n_ift
V 29000,84000,CONT_VIA2,xpu_core_inst.n_ift
V 29000,78000,CONT_VIA2,xpu_core_inst.not_v_net_6
V 29000,37000,CONT_VIA2,xpu_core_inst.not_v_net_6
V 28000,173000,CONT_VIA2,xpu_core_inst.oa22_x2_5_sig
V 28000,172000,CONT_VIA2,xpu_core_inst.oa22_x2_5_sig
V 28000,102000,CONT_VIA2,xpu_core_inst.not_n_datai 2
V 28000,70000,CONT_VIA2,xpu_core_inst.not_n_datai 2
V 28000,64000,CONT_VIA2,xpu_core_inst.not_n_pc 0
V 28000,58000,CONT_VIA2,xpu_core_inst.not_n_pc 0
V 27000,173000,CONT_VIA2,xpu_core_inst.nxr2_x1_3_sig
V 27000,167000,CONT_VIA2,xpu_core_inst.nxr2_x1_3_sig
V 27000,113000,CONT_VIA2,xpu_core_inst.not_aux16
V 27000,111000,CONT_VIA2,xpu_core_inst.not_aux16
V 27000,71000,CONT_VIA2,xpu_core_inst.not_n_pc 0
V 27000,64000,CONT_VIA2,xpu_core_inst.not_n_pc 0
V 27000,42000,CONT_VIA2,m_clock
V 27000,41000,CONT_VIA2,m_clock
V 27000,39000,CONT_VIA2,xpu_core_inst.aux6
V 27000,37000,CONT_VIA2,xpu_core_inst.aux6
V 26000,184000,CONT_VIA2,xpu_core_inst.v_net_4
V 26000,176000,CONT_VIA2,xpu_core_inst.v_net_4
V 26000,131000,CONT_VIA2,xpu_core_inst.not_n_datai 5
V 26000,128000,CONT_VIA2,xpu_core_inst.not_n_datai 5
V 26000,73000,CONT_VIA2,xpu_core_inst.not_n_im 0
V 26000,47000,CONT_VIA2,xpu_core_inst.not_n_im 0
V 25000,55000,CONT_VIA2,xpu_core_inst.not_n_ift
V 25000,47000,CONT_VIA2,xpu_core_inst.not_n_ift
V 24000,83000,CONT_VIA2,n_mread
V 24000,1000,CONT_VIA2,n_mread
V 23000,168000,CONT_VIA2,xpu_core_inst.nao22_x1_sig
V 23000,167000,CONT_VIA2,xpu_core_inst.nao22_x1_sig
V 23000,143000,CONT_VIA2,xpu_core_inst.n_ift
V 23000,141000,CONT_VIA2,xpu_core_inst.n_ift
V 23000,125000,CONT_VIA2,xpu_core_inst.n_ift
V 23000,104000,CONT_VIA2,xpu_core_inst.n_ift
V 23000,60000,CONT_VIA2,xpu_core_inst.aux1
V 23000,58000,CONT_VIA2,xpu_core_inst.aux1
V 23000,57000,CONT_VIA2,xpu_core_inst.not_v_net_9
V 23000,56000,CONT_VIA2,xpu_core_inst.not_v_net_9
V 23000,46000,CONT_VIA2,xpu_core_inst.not_v_net_9
V 22000,143000,CONT_VIA2,xpu_core_inst.not_v_net_9
V 22000,139000,CONT_VIA2,xpu_core_inst.not_v_net_9
V 22000,56000,CONT_VIA2,xpu_core_inst.no2_x1_28_sig
V 22000,53000,CONT_VIA2,xpu_core_inst.no2_x1_28_sig
V 21000,152000,CONT_VIA2,xpu_core_inst.n_ift
V 21000,141000,CONT_VIA2,xpu_core_inst.n_ift
V 21000,64000,CONT_VIA2,xpu_core_inst.not_aux4
V 21000,61000,CONT_VIA2,xpu_core_inst.not_aux4
V 21000,26000,CONT_VIA2,xpu_core_inst.not_aux4
V 20000,111000,CONT_VIA2,xpu_core_inst.aux1
V 20000,58000,CONT_VIA2,xpu_core_inst.aux1
V 20000,13000,CONT_VIA2,v_adder_sum 1
V 20000,8000,CONT_VIA2,v_adder_sum 1
V 19000,142000,CONT_VIA2,xpu_core_inst.not_n_datai 6
V 19000,137000,CONT_VIA2,xpu_core_inst.not_n_datai 6
V 18000,85000,CONT_VIA2,xpu_core_inst.not_v_net_31
V 18000,67000,CONT_VIA2,xpu_core_inst.not_v_net_31
V 17000,82000,CONT_VIA2,xpu_core_inst.aux23
V 17000,81000,CONT_VIA2,xpu_core_inst.aux23
V 17000,59000,CONT_VIA2,xpu_core_inst.not_v_adder_sum 0
V 17000,58000,CONT_VIA2,xpu_core_inst.not_v_adder_sum 0
V 17000,43000,CONT_VIA2,xpu_core_inst.not_n_datai 1
V 17000,38000,CONT_VIA2,xpu_core_inst.not_n_datai 1
V 16000,155000,CONT_VIA2,xpu_core_inst.n_imm
V 16000,152000,CONT_VIA2,xpu_core_inst.n_imm
V 16000,147000,CONT_VIA2,xpu_core_inst.n_imm
V 16000,113000,CONT_VIA2,xpu_core_inst.n_op 2
V 16000,107000,CONT_VIA2,xpu_core_inst.n_op 2
V 16000,94000,CONT_VIA2,xpu_core_inst.not_aux5
V 16000,87000,CONT_VIA2,xpu_core_inst.not_aux5
V 15000,143000,CONT_VIA2,xpu_core_inst.not_v_net_9
V 15000,97000,CONT_VIA2,xpu_core_inst.not_v_net_9
V 15000,57000,CONT_VIA2,xpu_core_inst.not_v_net_9
V 13000,42000,CONT_VIA2,xpu_core_inst.aux6
V 13000,39000,CONT_VIA2,xpu_core_inst.aux6
V 12000,92000,CONT_VIA2,xpu_core_inst.not_v_net_25
V 12000,87000,CONT_VIA2,xpu_core_inst.not_v_net_25
V 11000,92000,CONT_VIA2,xpu_core_inst.aux6
V 11000,74000,CONT_VIA2,xpu_core_inst.aux6
V 11000,72000,CONT_VIA2,xpu_core_inst.aux6
V 11000,42000,CONT_VIA2,xpu_core_inst.aux6
V 10000,97000,CONT_VIA2,xpu_core_inst.not_v_net_6
V 10000,78000,CONT_VIA2,xpu_core_inst.not_v_net_6
V 10000,42000,CONT_VIA2,xpu_core_inst.nao22_x1_3_sig
V 10000,36000,CONT_VIA2,xpu_core_inst.nao22_x1_3_sig
V 9000,112000,CONT_VIA2,xpu_core_inst.aux1
V 9000,111000,CONT_VIA2,xpu_core_inst.aux1
V 9000,82000,CONT_VIA2,n_mwrite
V 9000,1000,CONT_VIA2,n_mwrite
V 8000,92000,CONT_VIA2,xpu_core_inst.not_n_datai 4
V 8000,91000,CONT_VIA2,xpu_core_inst.not_n_datai 4
V 8000,78000,CONT_VIA2,xpu_core_inst.not_aux5
V 8000,48000,CONT_VIA2,xpu_core_inst.not_aux5
V 8000,46000,CONT_VIA2,xpu_core_inst.not_aux5
V 8000,43000,CONT_VIA2,xpu_core_inst.not_n_datai 1
V 8000,36000,CONT_VIA2,xpu_core_inst.not_n_datai 1
V 7000,144000,CONT_VIA2,xpu_core_inst.not_v_net_6
V 7000,97000,CONT_VIA2,xpu_core_inst.not_v_net_6
V 7000,93000,CONT_VIA2,xpu_core_inst.v_net_19
V 7000,83000,CONT_VIA2,xpu_core_inst.v_net_19
V 7000,72000,CONT_VIA2,xpu_core_inst.not_n_datai 2
V 7000,70000,CONT_VIA2,xpu_core_inst.not_n_datai 2
V 7000,52000,CONT_VIA2,v_adder_in2 0
V 7000,45000,CONT_VIA2,v_adder_in2 0
V 6000,94000,CONT_VIA2,xpu_core_inst.not_aux5
V 6000,78000,CONT_VIA2,xpu_core_inst.not_aux5
V 6000,41000,CONT_VIA2,m_clock
V 6000,38000,CONT_VIA2,m_clock
V 6000,37000,CONT_VIA2,m_clock
V 5000,182000,CONT_VIA2,m_clock
V 5000,172000,CONT_VIA2,m_clock
V 5000,162000,CONT_VIA2,m_clock
V 5000,152000,CONT_VIA2,m_clock
V 5000,132000,CONT_VIA2,m_clock
V 5000,128000,CONT_VIA2,m_clock
V 5000,68000,CONT_VIA2,m_clock
V 5000,38000,CONT_VIA2,m_clock
V 5000,37000,CONT_VIA2,m_clock
V 5000,28000,CONT_VIA2,m_clock
V 5000,18000,CONT_VIA2,m_clock
V 4000,172000,CONT_VIA2,xpu_core_inst.not_n_datai 7
V 4000,171000,CONT_VIA2,xpu_core_inst.not_n_datai 7
V 4000,132000,CONT_VIA2,xpu_core_inst.not_n_datai 5
V 4000,131000,CONT_VIA2,xpu_core_inst.not_n_datai 5
V 4000,43000,CONT_VIA2,adder.rtlcarry_0 1
V 4000,2000,CONT_VIA2,adder.rtlcarry_0 1
V 3000,76000,CONT_VIA2,xpu_core_inst.not_n_datai 0
V 3000,18000,CONT_VIA2,xpu_core_inst.not_n_datai 0
V 2000,162000,CONT_VIA2,m_clock
V 2000,152000,CONT_VIA2,m_clock
V 2000,128000,CONT_VIA2,m_clock
V 2000,108000,CONT_VIA2,m_clock
V 2000,68000,CONT_VIA2,m_clock
V 2000,55000,CONT_VIA2,v_adder_in1 0
V 2000,47000,CONT_VIA2,v_adder_in1 0
V 1000,177000,CONT_VIA2,n_datai 7
V 1000,147000,CONT_VIA2,n_datai 6
V 1000,133000,CONT_VIA2,n_datai 5
V 1000,97000,CONT_VIA2,n_datai 4
V 1000,86000,CONT_VIA2,n_datai 3
V 1000,73000,CONT_VIA2,n_datai 2
V 1000,35000,CONT_VIA2,n_datai 1
V 1000,13000,CONT_VIA2,n_datai 0
V 116000,188000,CONT_VIA,xpu_core_inst.a2_x2_10_sig
V 98000,188000,CONT_VIA,xpu_core_inst.a2_x2_10_sig
V 94000,188000,CONT_VIA,m_clock
V 78000,188000,CONT_VIA,xpu_core_inst.na3_x1_sig
V 63000,188000,CONT_VIA,xpu_core_inst.na3_x1_sig
V 25000,188000,CONT_VIA,xpu_core_inst.oa22_x2_3_sig
V 6000,188000,CONT_VIA,xpu_core_inst.oa22_x2_3_sig
V 94000,187000,CONT_VIA,m_clock
V 74000,187000,CONT_VIA,m_clock
V 39000,187000,CONT_VIA,xpu_core_inst.nxr2_x1_2_sig
V 21000,187000,CONT_VIA,xpu_core_inst.nxr2_x1_2_sig
V 67000,186000,CONT_VIA,xpu_core_inst.not_v_net_4
V 55000,186000,CONT_VIA,xpu_core_inst.not_v_net_4
V 49000,186000,CONT_VIA,xpu_core_inst.not_v_net_4
V 30000,186000,CONT_VIA,xpu_core_inst.not_v_net_4
V 176000,185000,CONT_VIA,adder.mbk_buf_rtlcarry_0 6
V 126000,185000,CONT_VIA,adder.mbk_buf_rtlcarry_0 6
V 68000,185000,CONT_VIA,xpu_core_inst.na2_x1_3_sig
V 61000,185000,CONT_VIA,xpu_core_inst.na2_x1_3_sig
V 60000,185000,CONT_VIA,p_reset
V 43000,185000,CONT_VIA,xpu_core_inst.n_count 3
V 29000,185000,CONT_VIA,xpu_core_inst.n_count 3
V 16000,185000,CONT_VIA,xpu_core_inst.n_count 3
V 175000,184000,CONT_VIA,adder.rtlcarry_0 6
V 171000,184000,CONT_VIA,adder.rtlcarry_0 6
V 164000,184000,CONT_VIA,adder.not_n_in2 6
V 160000,184000,CONT_VIA,adder.not_n_in2 6
V 153000,184000,CONT_VIA,adder.not_n_in2 6
V 152000,184000,CONT_VIA,v_adder_in2 6
V 138000,184000,CONT_VIA,adder.xr2_x1_6_sig
V 131000,184000,CONT_VIA,adder.xr2_x1_6_sig
V 127000,184000,CONT_VIA,v_adder_sum 6
V 120000,184000,CONT_VIA,v_adder_sum 6
V 62000,184000,CONT_VIA,xpu_core_inst.o2_x2_6_sig
V 56000,184000,CONT_VIA,xpu_core_inst.o2_x2_6_sig
V 48000,184000,CONT_VIA,xpu_core_inst.v_net_4
V 22000,184000,CONT_VIA,xpu_core_inst.v_net_4
V 172000,183000,CONT_VIA,adder.not_rtlcarry_0 6
V 166000,183000,CONT_VIA,adder.not_rtlcarry_0 6
V 161000,183000,CONT_VIA,adder.not_rtlcarry_0 6
V 159000,183000,CONT_VIA,adder.nao2o22_x1_sig
V 147000,183000,CONT_VIA,v_adder_in1 6
V 113000,183000,CONT_VIA,xpu_core_inst.na3_x1_9_sig
V 88000,183000,CONT_VIA,xpu_core_inst.n_count 0
V 69000,183000,CONT_VIA,xpu_core_inst.n_count 0
V 53000,183000,CONT_VIA,xpu_core_inst.n_count 0
V 32000,183000,CONT_VIA,xpu_core_inst.not_p_reset
V 180000,182000,CONT_VIA,n_datao 7
V 179000,182000,CONT_VIA,xpu_core_inst.n_acc 7
V 167000,182000,CONT_VIA,adder.a2_x2_6_sig
V 158000,182000,CONT_VIA,adder.a2_x2_6_sig
V 157000,182000,CONT_VIA,adder.inv_x2_6_sig
V 148000,182000,CONT_VIA,adder.inv_x2_6_sig
V 142000,182000,CONT_VIA,v_adder_in1 6
V 137000,182000,CONT_VIA,v_adder_in2 6
V 121000,182000,CONT_VIA,xpu_core_inst.not_v_adder_sum 6
V 115000,182000,CONT_VIA,xpu_core_inst.noa22_x1_33_sig
V 108000,182000,CONT_VIA,xpu_core_inst.n_acc 7
V 38000,182000,CONT_VIA,xpu_core_inst.rtlcarry_0 3
V 33000,182000,CONT_VIA,xpu_core_inst.oa22_x2_4_sig
V 24000,182000,CONT_VIA,xpu_core_inst.oa22_x2_4_sig
V 2000,182000,CONT_VIA,m_clock
V 173000,178000,CONT_VIA,adder.rtlcarry_0 6
V 92000,178000,CONT_VIA,xpu_core_inst.rtlcarry_0 3
V 68000,178000,CONT_VIA,xpu_core_inst.rtlcarry_0 3
V 48000,178000,CONT_VIA,m_clock
V 153000,177000,CONT_VIA,adder.xr2_x1_5_sig
V 135000,177000,CONT_VIA,adder.xr2_x1_5_sig
V 119000,177000,CONT_VIA,xpu_core_inst.noa22_x1_33_sig
V 42000,177000,CONT_VIA,xpu_core_inst.n_count 3
V 1000,177000,CONT_VIA,n_datai 7
V 161000,176000,CONT_VIA,adder.mbk_buf_rtlcarry_0 5
V 130000,176000,CONT_VIA,adder.mbk_buf_rtlcarry_0 5
V 83000,176000,CONT_VIA,xpu_core_inst.v_net_4
V 77000,176000,CONT_VIA,xpu_core_inst.not_p_reset
V 37000,176000,CONT_VIA,xpu_core_inst.not_p_reset
V 27000,176000,CONT_VIA,xpu_core_inst.v_net_4
V 180000,175000,CONT_VIA,adder.not_rtlcarry_0 5
V 175000,175000,CONT_VIA,adder.not_rtlcarry_0 5
V 169000,175000,CONT_VIA,adder.not_rtlcarry_0 5
V 168000,175000,CONT_VIA,adder.rtlcarry_0 5
V 160000,175000,CONT_VIA,adder.rtlcarry_0 5
V 142000,175000,CONT_VIA,xpu_core_inst.noa22_x1_40_sig
V 139000,175000,CONT_VIA,xpu_core_inst.not_n_acc 5
V 106000,175000,CONT_VIA,xpu_core_inst.n_count 2
V 97000,175000,CONT_VIA,xpu_core_inst.n_count 2
V 74000,175000,CONT_VIA,xpu_core_inst.n_count 2
V 62000,175000,CONT_VIA,xpu_core_inst.n_count 2
V 181000,174000,CONT_VIA,adder.a2_x2_5_sig
V 172000,174000,CONT_VIA,adder.a2_x2_5_sig
V 171000,174000,CONT_VIA,adder.inv_x2_5_sig
V 164000,174000,CONT_VIA,adder.inv_x2_5_sig
V 151000,174000,CONT_VIA,v_adder_in2 5
V 143000,174000,CONT_VIA,xpu_core_inst.no2_x1_33_sig
V 138000,174000,CONT_VIA,xpu_core_inst.no2_x1_33_sig
V 126000,174000,CONT_VIA,xpu_core_inst.not_v_adder_sum 5
V 113000,174000,CONT_VIA,xpu_core_inst.not_v_adder_sum 5
V 102000,174000,CONT_VIA,xpu_core_inst.nxr2_x1_sig
V 82000,174000,CONT_VIA,xpu_core_inst.nxr2_x1_sig
V 75000,174000,CONT_VIA,xpu_core_inst.not_v_net_4
V 70000,174000,CONT_VIA,xpu_core_inst.not_n_count 3
V 43000,174000,CONT_VIA,xpu_core_inst.not_n_count 3
V 34000,174000,CONT_VIA,xpu_core_inst.n_count 4
V 21000,174000,CONT_VIA,xpu_core_inst.n_count 4
V 178000,173000,CONT_VIA,adder.not_n_in2 5
V 174000,173000,CONT_VIA,adder.not_n_in2 5
V 163000,173000,CONT_VIA,v_adder_in1 5
V 156000,173000,CONT_VIA,v_adder_in1 5
V 145000,173000,CONT_VIA,xpu_core_inst.aux1
V 140000,173000,CONT_VIA,xpu_core_inst.mbk_buf_not_v_net_45
V 131000,173000,CONT_VIA,v_adder_sum 5
V 125000,173000,CONT_VIA,v_adder_sum 5
V 118000,173000,CONT_VIA,xpu_core_inst.not_aux9
V 112000,173000,CONT_VIA,xpu_core_inst.mbk_buf_not_v_net_45
V 98000,173000,CONT_VIA,xpu_core_inst.not_n_count 2
V 93000,173000,CONT_VIA,xpu_core_inst.not_n_count 2
V 86000,173000,CONT_VIA,xpu_core_inst.oa22_x2_sig
V 37000,173000,CONT_VIA,xpu_core_inst.not_p_reset
V 35000,173000,CONT_VIA,xpu_core_inst.not_v_net_4
V 30000,173000,CONT_VIA,xpu_core_inst.oa22_x2_5_sig
V 26000,173000,CONT_VIA,xpu_core_inst.nxr2_x1_3_sig
V 156000,172000,CONT_VIA,v_adder_in1 5
V 146000,172000,CONT_VIA,v_adder_in1 5
V 120000,172000,CONT_VIA,xpu_core_inst.not_p_reset
V 117000,172000,CONT_VIA,xpu_core_inst.not_n_acc 7
V 111000,172000,CONT_VIA,xpu_core_inst.no2_x1_22_sig
V 101000,172000,CONT_VIA,xpu_core_inst.rtlcarry_0 2
V 91000,172000,CONT_VIA,xpu_core_inst.rtlcarry_0 2
V 85000,172000,CONT_VIA,xpu_core_inst.oa22_x2_2_sig
V 78000,172000,CONT_VIA,xpu_core_inst.oa22_x2_2_sig
V 69000,172000,CONT_VIA,xpu_core_inst.on12_x1_sig
V 52000,172000,CONT_VIA,xpu_core_inst.oa22_x2_sig
V 38000,172000,CONT_VIA,xpu_core_inst.oa22_x2_6_sig
V 29000,172000,CONT_VIA,xpu_core_inst.oa22_x2_6_sig
V 11000,172000,CONT_VIA,xpu_core_inst.oa22_x2_5_sig
V 7000,172000,CONT_VIA,m_clock
V 2000,172000,CONT_VIA,xpu_core_inst.not_n_datai 7
V 170000,168000,CONT_VIA,xpu_core_inst.a2_x2_8_sig
V 160000,168000,CONT_VIA,xpu_core_inst.a2_x2_8_sig
V 151000,168000,CONT_VIA,xpu_core_inst.not_n_acc 5
V 144000,168000,CONT_VIA,xpu_core_inst.not_n_acc 5
V 122000,168000,CONT_VIA,adder.nao2o22_x1_sig
V 87000,168000,CONT_VIA,xpu_core_inst.v_net_4
V 63000,168000,CONT_VIA,xpu_core_inst.on12_x1_sig
V 38000,168000,CONT_VIA,xpu_core_inst.n_count 0
V 30000,168000,CONT_VIA,xpu_core_inst.not_v_net_4
V 6000,168000,CONT_VIA,xpu_core_inst.nao22_x1_sig
V 163000,167000,CONT_VIA,adder.not_n_in2 5
V 162000,167000,CONT_VIA,v_adder_in2 5
V 146000,167000,CONT_VIA,v_adder_in2 5
V 100000,167000,CONT_VIA,xpu_core_inst.not_n_count 2
V 80000,167000,CONT_VIA,xpu_core_inst.n_count 0
V 73000,167000,CONT_VIA,xpu_core_inst.not_n_count 3
V 64000,167000,CONT_VIA,xpu_core_inst.nxr2_x1_3_sig
V 23000,167000,CONT_VIA,xpu_core_inst.nao22_x1_sig
V 147000,166000,CONT_VIA,xpu_core_inst.mbk_buf_not_v_net_45
V 132000,166000,CONT_VIA,xpu_core_inst.not_n_acc 5
V 111000,166000,CONT_VIA,xpu_core_inst.no2_x1_22_sig
V 99000,166000,CONT_VIA,xpu_core_inst.n_count 4
V 68000,166000,CONT_VIA,xpu_core_inst.n_count 4
V 30000,166000,CONT_VIA,xpu_core_inst.not_v_net_4
V 21000,166000,CONT_VIA,xpu_core_inst.not_v_net_4
V 152000,165000,CONT_VIA,xpu_core_inst.not_aux9
V 149000,165000,CONT_VIA,xpu_core_inst.not_aux1
V 148000,165000,CONT_VIA,xpu_core_inst.not_n_im 5
V 130000,165000,CONT_VIA,xpu_core_inst.not_n_im 5
V 48000,165000,CONT_VIA,xpu_core_inst.n_count 1
V 43000,165000,CONT_VIA,xpu_core_inst.n_count 1
V 29000,165000,CONT_VIA,xpu_core_inst.n_count 1
V 16000,165000,CONT_VIA,xpu_core_inst.n_count 1
V 157000,164000,CONT_VIA,xpu_core_inst.na3_x1_7_sig
V 141000,164000,CONT_VIA,xpu_core_inst.na3_x1_7_sig
V 140000,164000,CONT_VIA,xpu_core_inst.on12_x1_7_sig
V 139000,164000,CONT_VIA,xpu_core_inst.o3_x2_6_sig
V 134000,164000,CONT_VIA,xpu_core_inst.o3_x2_6_sig
V 131000,164000,CONT_VIA,xpu_core_inst.not_v_net_41
V 123000,164000,CONT_VIA,v_adder_sum 7
V 116000,164000,CONT_VIA,v_adder_sum 7
V 112000,164000,CONT_VIA,xpu_core_inst.not_aux9
V 110000,164000,CONT_VIA,xpu_core_inst.no2_x1_21_sig
V 105000,164000,CONT_VIA,xpu_core_inst.no2_x1_21_sig
V 94000,164000,CONT_VIA,xpu_core_inst.not_aux26
V 88000,164000,CONT_VIA,xpu_core_inst.not_n_count 1
V 39000,164000,CONT_VIA,xpu_core_inst.xr2_x1_sig
V 22000,164000,CONT_VIA,xpu_core_inst.xr2_x1_sig
V 159000,163000,CONT_VIA,xpu_core_inst.noa22_x1_31_sig
V 153000,163000,CONT_VIA,xpu_core_inst.noa22_x1_31_sig
V 143000,163000,CONT_VIA,xpu_core_inst.n_acc 5
V 138000,163000,CONT_VIA,xpu_core_inst.no3_x1_15_sig
V 109000,163000,CONT_VIA,xpu_core_inst.no3_x1_15_sig
V 98000,163000,CONT_VIA,xpu_core_inst.not_aux12
V 92000,163000,CONT_VIA,xpu_core_inst.not_aux12
V 76000,163000,CONT_VIA,xpu_core_inst.not_aux26
V 58000,163000,CONT_VIA,xpu_core_inst.not_n_datai 7
V 56000,163000,CONT_VIA,xpu_core_inst.nmx2_x1_7_sig
V 55000,163000,CONT_VIA,xpu_core_inst.n_ift
V 54000,163000,CONT_VIA,xpu_core_inst.inv_x2_8_sig
V 31000,163000,CONT_VIA,xpu_core_inst.noa22_x1_sig
V 24000,163000,CONT_VIA,xpu_core_inst.noa22_x1_sig
V 180000,162000,CONT_VIA,xpu_core_inst.n_acc 5
V 166000,162000,CONT_VIA,m_clock
V 154000,162000,CONT_VIA,xpu_core_inst.not_p_reset
V 127000,162000,CONT_VIA,adder.xr2_x1_7_sig
V 117000,162000,CONT_VIA,xpu_core_inst.not_v_adder_sum 7
V 112000,162000,CONT_VIA,xpu_core_inst.not_aux9
V 107000,162000,CONT_VIA,xpu_core_inst.not_n_datai 5
V 106000,162000,CONT_VIA,xpu_core_inst.not_v_net_31
V 93000,162000,CONT_VIA,xpu_core_inst.na2_x1_2_sig
V 86000,162000,CONT_VIA,xpu_core_inst.na2_x1_2_sig
V 81000,162000,CONT_VIA,xpu_core_inst.not_n_count 0
V 75000,162000,CONT_VIA,xpu_core_inst.not_n_count 0
V 49000,162000,CONT_VIA,xpu_core_inst.not_n_count 1
V 32000,162000,CONT_VIA,xpu_core_inst.not_p_reset
V 2000,162000,CONT_VIA,m_clock
V 161000,158000,CONT_VIA,xpu_core_inst.on12_x1_7_sig
V 150000,158000,CONT_VIA,xpu_core_inst.mbk_buf_not_v_net_45
V 130000,158000,CONT_VIA,v_adder_in2 6
V 126000,158000,CONT_VIA,xpu_core_inst.not_v_adder_sum 6
V 120000,158000,CONT_VIA,xpu_core_inst.na3_x1_9_sig
V 113000,158000,CONT_VIA,xpu_core_inst.not_v_adder_sum 7
V 100000,158000,CONT_VIA,xpu_core_inst.not_n_im 5
V 88000,158000,CONT_VIA,xpu_core_inst.not_aux26
V 81000,158000,CONT_VIA,xpu_core_inst.rtlcarry_0 2
V 69000,158000,CONT_VIA,xpu_core_inst.not_aux1
V 53000,158000,CONT_VIA,xpu_core_inst.nmx2_x1_7_sig
V 49000,158000,CONT_VIA,m_clock
V 44000,158000,CONT_VIA,xpu_core_inst.inv_x2_8_sig
V 31000,158000,CONT_VIA,xpu_core_inst.not_p_reset
V 144000,157000,CONT_VIA,v_adder_in1 6
V 126000,157000,CONT_VIA,xpu_core_inst.not_v_adder_sum 6
V 107000,157000,CONT_VIA,xpu_core_inst.not_aux9
V 86000,157000,CONT_VIA,xpu_core_inst.not_aux12
V 82000,157000,CONT_VIA,xpu_core_inst.not_n_count 1
V 80000,157000,CONT_VIA,xpu_core_inst.not_n_count 0
V 137000,156000,CONT_VIA,xpu_core_inst.n_acc 7
V 82000,156000,CONT_VIA,xpu_core_inst.not_n_count 1
V 74000,156000,CONT_VIA,xpu_core_inst.not_n_count 1
V 35000,156000,CONT_VIA,p_reset
V 167000,155000,CONT_VIA,xpu_core_inst.n_im 5
V 99000,155000,CONT_VIA,xpu_core_inst.n_im 5
V 68000,155000,CONT_VIA,xpu_core_inst.aux1
V 37000,155000,CONT_VIA,xpu_core_inst.n_imm
V 16000,155000,CONT_VIA,xpu_core_inst.n_imm
V 179000,154000,CONT_VIA,n_datao 6
V 178000,154000,CONT_VIA,xpu_core_inst.n_acc 6
V 154000,154000,CONT_VIA,xpu_core_inst.n_acc 6
V 148000,154000,CONT_VIA,xpu_core_inst.no2_x1_34_sig
V 141000,154000,CONT_VIA,xpu_core_inst.no2_x1_34_sig
V 140000,154000,CONT_VIA,xpu_core_inst.noa22_x1_41_sig
V 132000,154000,CONT_VIA,xpu_core_inst.not_n_im 6
V 131000,154000,CONT_VIA,xpu_core_inst.mbk_buf_not_v_net_45
V 125000,154000,CONT_VIA,xpu_core_inst.mbk_buf_not_v_net_45
V 112000,154000,CONT_VIA,xpu_core_inst.mbk_buf_not_v_net_45
V 111000,154000,CONT_VIA,xpu_core_inst.no2_x1_26_sig
V 106000,154000,CONT_VIA,xpu_core_inst.no2_x1_26_sig
V 105000,154000,CONT_VIA,xpu_core_inst.no2_x1_25_sig
V 93000,154000,CONT_VIA,xpu_core_inst.no2_x1_25_sig
V 36000,154000,CONT_VIA,xpu_core_inst.not_v_net_1
V 30000,154000,CONT_VIA,xpu_core_inst.not_v_net_1
V 25000,154000,CONT_VIA,xpu_core_inst.oa22_x2_8_sig
V 5000,154000,CONT_VIA,xpu_core_inst.oa22_x2_8_sig
V 178000,153000,CONT_VIA,xpu_core_inst.n_acc 6
V 168000,153000,CONT_VIA,xpu_core_inst.xr2_x1_7_sig
V 162000,153000,CONT_VIA,xpu_core_inst.xr2_x1_7_sig
V 155000,153000,CONT_VIA,xpu_core_inst.not_n_acc 6
V 149000,153000,CONT_VIA,xpu_core_inst.not_n_acc 6
V 143000,153000,CONT_VIA,xpu_core_inst.aux1
V 125000,153000,CONT_VIA,xpu_core_inst.mbk_buf_not_v_net_45
V 119000,153000,CONT_VIA,xpu_core_inst.on12_x1_9_sig
V 117000,153000,CONT_VIA,xpu_core_inst.no3_x1_17_sig
V 104000,153000,CONT_VIA,xpu_core_inst.no3_x1_17_sig
V 95000,153000,CONT_VIA,xpu_core_inst.not_n_datai 7
V 94000,153000,CONT_VIA,xpu_core_inst.not_v_net_31
V 89000,153000,CONT_VIA,xpu_core_inst.a2_x2_sig
V 76000,153000,CONT_VIA,xpu_core_inst.a2_x2_sig
V 63000,153000,CONT_VIA,xpu_core_inst.n_op 7
V 43000,153000,CONT_VIA,xpu_core_inst.n_op 7
V 39000,153000,CONT_VIA,xpu_core_inst.a3_x2_sig
V 24000,153000,CONT_VIA,xpu_core_inst.a3_x2_sig
V 172000,152000,CONT_VIA,xpu_core_inst.n_acc 5
V 160000,152000,CONT_VIA,xpu_core_inst.not_v_net_37
V 138000,152000,CONT_VIA,xpu_core_inst.not_n_acc 7
V 133000,152000,CONT_VIA,xpu_core_inst.not_aux1
V 124000,152000,CONT_VIA,xpu_core_inst.no2_x1_24_sig
V 118000,152000,CONT_VIA,xpu_core_inst.o3_x2_8_sig
V 75000,152000,CONT_VIA,xpu_core_inst.not_v_net_3
V 29000,152000,CONT_VIA,xpu_core_inst.no2_x1_27_sig
V 22000,152000,CONT_VIA,xpu_core_inst.no2_x1_27_sig
V 21000,152000,CONT_VIA,xpu_core_inst.n_ift
V 16000,152000,CONT_VIA,xpu_core_inst.n_imm
V 2000,152000,CONT_VIA,m_clock
V 180000,148000,CONT_VIA,xpu_core_inst.n_acc 6
V 170000,148000,CONT_VIA,xpu_core_inst.a2_x2_9_sig
V 157000,148000,CONT_VIA,xpu_core_inst.a2_x2_9_sig
V 148000,148000,CONT_VIA,xpu_core_inst.not_n_acc 6
V 144000,148000,CONT_VIA,xpu_core_inst.noa22_x1_41_sig
V 120000,148000,CONT_VIA,xpu_core_inst.o3_x2_8_sig
V 109000,148000,CONT_VIA,xpu_core_inst.n_acc 6
V 99000,148000,CONT_VIA,xpu_core_inst.not_v_net_37
V 60000,148000,CONT_VIA,xpu_core_inst.oa22_x2_7_sig
V 41000,148000,CONT_VIA,xpu_core_inst.oa22_x2_7_sig
V 25000,148000,CONT_VIA,xpu_core_inst.not_v_net_1
V 162000,147000,CONT_VIA,xpu_core_inst.not_v_adder_sum 6
V 154000,147000,CONT_VIA,xpu_core_inst.na3_x1_8_sig
V 130000,147000,CONT_VIA,xpu_core_inst.na3_x1_8_sig
V 125000,147000,CONT_VIA,xpu_core_inst.not_aux9
V 78000,147000,CONT_VIA,xpu_core_inst.not_v_net_3
V 37000,147000,CONT_VIA,m_clock
V 15000,147000,CONT_VIA,xpu_core_inst.n_imm
V 6000,147000,CONT_VIA,xpu_core_inst.n_imm
V 1000,147000,CONT_VIA,n_datai 6
V 160000,146000,CONT_VIA,xpu_core_inst.not_v_net_9
V 148000,146000,CONT_VIA,xpu_core_inst.not_n_acc 6
V 136000,146000,CONT_VIA,xpu_core_inst.not_n_acc 6
V 135000,146000,CONT_VIA,xpu_core_inst.not_v_net_41
V 134000,146000,CONT_VIA,xpu_core_inst.not_n_im 6
V 124000,146000,CONT_VIA,xpu_core_inst.no2_x1_24_sig
V 117000,146000,CONT_VIA,xpu_core_inst.not_v_net_41
V 73000,146000,CONT_VIA,xpu_core_inst.not_p_reset
V 13000,146000,CONT_VIA,xpu_core_inst.n_op 7
V 8000,146000,CONT_VIA,xpu_core_inst.n_op 7
V 160000,145000,CONT_VIA,xpu_core_inst.not_v_net_9
V 143000,145000,CONT_VIA,xpu_core_inst.not_v_net_9
V 129000,145000,CONT_VIA,xpu_core_inst.on12_x1_8_sig
V 100000,145000,CONT_VIA,xpu_core_inst.on12_x1_8_sig
V 159000,144000,CONT_VIA,xpu_core_inst.not_n_ift
V 149000,144000,CONT_VIA,xpu_core_inst.not_aux9
V 142000,144000,CONT_VIA,xpu_core_inst.not_n_ift
V 138000,144000,CONT_VIA,xpu_core_inst.o3_x2_7_sig
V 128000,144000,CONT_VIA,xpu_core_inst.o3_x2_7_sig
V 113000,144000,CONT_VIA,xpu_core_inst.not_n_im 6
V 105000,144000,CONT_VIA,xpu_core_inst.xr2_x1_8_sig
V 101000,144000,CONT_VIA,xpu_core_inst.xr2_x1_8_sig
V 92000,144000,CONT_VIA,xpu_core_inst.no2_x1_23_sig
V 88000,144000,CONT_VIA,xpu_core_inst.not_v_net_2
V 72000,144000,CONT_VIA,xpu_core_inst.not_v_net_2
V 67000,144000,CONT_VIA,xpu_core_inst.a2_x2_11_sig
V 57000,144000,CONT_VIA,xpu_core_inst.a2_x2_11_sig
V 56000,144000,CONT_VIA,xpu_core_inst.n_ift
V 51000,144000,CONT_VIA,xpu_core_inst.n_ift
V 19000,144000,CONT_VIA,xpu_core_inst.not_v_net_6
V 7000,144000,CONT_VIA,xpu_core_inst.not_v_net_6
V 161000,143000,CONT_VIA,xpu_core_inst.noa22_x1_21_sig
V 156000,143000,CONT_VIA,xpu_core_inst.noa22_x1_32_sig
V 150000,143000,CONT_VIA,xpu_core_inst.noa22_x1_32_sig
V 127000,143000,CONT_VIA,xpu_core_inst.no3_x1_16_sig
V 122000,143000,CONT_VIA,xpu_core_inst.no3_x1_16_sig
V 118000,143000,CONT_VIA,xpu_core_inst.not_n_acc 7
V 116000,143000,CONT_VIA,xpu_core_inst.not_n_im 7
V 112000,143000,CONT_VIA,xpu_core_inst.n_im 6
V 104000,143000,CONT_VIA,xpu_core_inst.n_im 6
V 85000,143000,CONT_VIA,xpu_core_inst.not_v_proc_ift_set
V 81000,143000,CONT_VIA,xpu_core_inst.not_v_proc_ift_set
V 80000,143000,CONT_VIA,xpu_core_inst.not_n_exe
V 72000,143000,CONT_VIA,xpu_core_inst.not_v_net_2
V 66000,143000,CONT_VIA,xpu_core_inst.not_v_net_2
V 64000,143000,CONT_VIA,p_reset
V 51000,143000,CONT_VIA,xpu_core_inst.n_ift
V 31000,143000,CONT_VIA,xpu_core_inst.n_ift
V 26000,143000,CONT_VIA,xpu_core_inst.n_ift
V 21000,143000,CONT_VIA,xpu_core_inst.not_v_net_9
V 14000,143000,CONT_VIA,xpu_core_inst.not_v_net_9
V 166000,142000,CONT_VIA,m_clock
V 151000,142000,CONT_VIA,xpu_core_inst.not_p_reset
V 145000,142000,CONT_VIA,xpu_core_inst.not_n_pc 6
V 125000,142000,CONT_VIA,xpu_core_inst.not_aux9
V 123000,142000,CONT_VIA,xpu_core_inst.no2_x1_23_sig
V 94000,142000,CONT_VIA,xpu_core_inst.not_n_datai 6
V 93000,142000,CONT_VIA,xpu_core_inst.not_v_net_31
V 87000,142000,CONT_VIA,xpu_core_inst.not_n_ift
V 81000,142000,CONT_VIA,xpu_core_inst.not_v_proc_ift_set
V 74000,142000,CONT_VIA,xpu_core_inst.not_v_proc_ift_set
V 71000,142000,CONT_VIA,xpu_core_inst.no3_x1_18_sig
V 59000,142000,CONT_VIA,xpu_core_inst.no3_x1_18_sig
V 32000,142000,CONT_VIA,xpu_core_inst.not_n_ift
V 27000,142000,CONT_VIA,xpu_core_inst.na2_x1_sig
V 20000,142000,CONT_VIA,xpu_core_inst.na2_x1_sig
V 2000,142000,CONT_VIA,xpu_core_inst.not_n_datai 6
V 160000,138000,CONT_VIA,xpu_core_inst.noa22_x1_21_sig
V 148000,138000,CONT_VIA,xpu_core_inst.on12_x1_9_sig
V 137000,138000,CONT_VIA,xpu_core_inst.n_im 6
V 114000,138000,CONT_VIA,xpu_core_inst.n_im 6
V 110000,138000,CONT_VIA,xpu_core_inst.not_n_im 6
V 100000,138000,CONT_VIA,xpu_core_inst.not_n_im 5
V 91000,138000,CONT_VIA,xpu_core_inst.n_im 5
V 81000,138000,CONT_VIA,xpu_core_inst.n_im 5
V 53000,138000,CONT_VIA,xpu_core_inst.not_p_reset
V 169000,137000,CONT_VIA,xpu_core_inst.noa22_x1_20_sig
V 153000,137000,CONT_VIA,xpu_core_inst.noa22_x1_20_sig
V 147000,137000,CONT_VIA,xpu_core_inst.not_v_net_37
V 142000,137000,CONT_VIA,xpu_core_inst.noa22_x1_40_sig
V 104000,137000,CONT_VIA,xpu_core_inst.not_n_datai 6
V 163000,136000,CONT_VIA,xpu_core_inst.not_n_pc 6
V 152000,136000,CONT_VIA,xpu_core_inst.not_n_pc 6
V 140000,136000,CONT_VIA,xpu_core_inst.not_n_ift
V 111000,136000,CONT_VIA,xpu_core_inst.not_v_net_6
V 94000,136000,CONT_VIA,xpu_core_inst.nao22_x1_7_sig
V 86000,136000,CONT_VIA,xpu_core_inst.nao22_x1_7_sig
V 85000,136000,CONT_VIA,xpu_core_inst.not_n_datai 5
V 60000,136000,CONT_VIA,xpu_core_inst.not_v_net_3
V 55000,136000,CONT_VIA,xpu_core_inst.not_v_net_6
V 49000,136000,CONT_VIA,xpu_core_inst.not_n_exe
V 35000,136000,CONT_VIA,xpu_core_inst.not_n_exe
V 159000,135000,CONT_VIA,xpu_core_inst.not_aux4
V 151000,135000,CONT_VIA,xpu_core_inst.not_aux4
V 141000,135000,CONT_VIA,xpu_core_inst.not_v_net_9
V 117000,135000,CONT_VIA,xpu_core_inst.nao22_x1_8_sig
V 105000,135000,CONT_VIA,xpu_core_inst.nao22_x1_8_sig
V 103000,135000,CONT_VIA,xpu_core_inst.not_aux5
V 61000,135000,CONT_VIA,xpu_core_inst.not_n_exe
V 49000,135000,CONT_VIA,xpu_core_inst.not_n_exe
V 47000,135000,CONT_VIA,xpu_core_inst.not_v_net_0
V 41000,135000,CONT_VIA,xpu_core_inst.not_v_net_0
V 158000,134000,CONT_VIA,xpu_core_inst.noa22_x1_22_sig
V 113000,134000,CONT_VIA,xpu_core_inst.aux6
V 101000,134000,CONT_VIA,xpu_core_inst.not_v_net_6
V 90000,134000,CONT_VIA,xpu_core_inst.aux6
V 87000,134000,CONT_VIA,xpu_core_inst.aux6
V 84000,134000,CONT_VIA,xpu_core_inst.not_aux5
V 62000,134000,CONT_VIA,xpu_core_inst.not_v_net_9
V 57000,134000,CONT_VIA,xpu_core_inst.not_v_net_9
V 56000,134000,CONT_VIA,xpu_core_inst.v_proc_exe_set
V 48000,134000,CONT_VIA,xpu_core_inst.v_proc_exe_set
V 42000,134000,CONT_VIA,xpu_core_inst.v_proc_exe_set
V 41000,134000,CONT_VIA,xpu_core_inst.not_v_net_0
V 36000,134000,CONT_VIA,xpu_core_inst.not_v_net_0
V 28000,134000,CONT_VIA,xpu_core_inst.mbk_buf_n_exe
V 180000,133000,CONT_VIA,xpu_core_inst.n_pc 6
V 162000,133000,CONT_VIA,xpu_core_inst.n_pc 6
V 157000,133000,CONT_VIA,xpu_core_inst.no3_x1_8_sig
V 154000,133000,CONT_VIA,xpu_core_inst.no3_x1_8_sig
V 149000,133000,CONT_VIA,xpu_core_inst.xr2_x1_9_sig
V 126000,133000,CONT_VIA,xpu_core_inst.ao2o22_x2_7_sig
V 120000,133000,CONT_VIA,xpu_core_inst.ao2o22_x2_7_sig
V 116000,133000,CONT_VIA,xpu_core_inst.no2_x1_9_sig
V 109000,133000,CONT_VIA,xpu_core_inst.no2_x1_9_sig
V 99000,133000,CONT_VIA,xpu_core_inst.no2_x1_8_sig
V 93000,133000,CONT_VIA,xpu_core_inst.no2_x1_8_sig
V 64000,133000,CONT_VIA,xpu_core_inst.not_aux4
V 59000,133000,CONT_VIA,xpu_core_inst.not_n_ift
V 52000,133000,CONT_VIA,p_reset
V 44000,133000,CONT_VIA,p_reset
V 43000,133000,CONT_VIA,xpu_core_inst.nao22_x1_10_sig
V 38000,133000,CONT_VIA,xpu_core_inst.nao22_x1_10_sig
V 35000,133000,CONT_VIA,xpu_core_inst.not_n_exe
V 31000,133000,CONT_VIA,xpu_core_inst.not_n_exe
V 30000,133000,CONT_VIA,xpu_core_inst.n_exe
V 27000,133000,CONT_VIA,xpu_core_inst.n_exe
V 21000,133000,CONT_VIA,xpu_core_inst.n_exe
V 1000,133000,CONT_VIA,n_datai 5
V 166000,132000,CONT_VIA,m_clock
V 151000,132000,CONT_VIA,xpu_core_inst.not_aux4
V 143000,132000,CONT_VIA,xpu_core_inst.not_n_pc 5
V 123000,132000,CONT_VIA,m_clock
V 106000,132000,CONT_VIA,xpu_core_inst.aux6
V 97000,132000,CONT_VIA,xpu_core_inst.ao2o22_x2_6_sig
V 71000,132000,CONT_VIA,xpu_core_inst.ao2o22_x2_6_sig
V 67000,132000,CONT_VIA,m_clock
V 37000,132000,CONT_VIA,xpu_core_inst.noa22_x1_34_sig
V 11000,132000,CONT_VIA,xpu_core_inst.noa22_x1_34_sig
V 7000,132000,CONT_VIA,m_clock
V 2000,132000,CONT_VIA,xpu_core_inst.not_n_datai 5
V 181000,128000,CONT_VIA,n_datao 5
V 180000,128000,CONT_VIA,xpu_core_inst.n_acc 5
V 158000,128000,CONT_VIA,xpu_core_inst.n_acc 7
V 154000,128000,CONT_VIA,xpu_core_inst.xr2_x1_9_sig
V 127000,128000,CONT_VIA,adder.xr2_x1_7_sig
V 101000,128000,CONT_VIA,xpu_core_inst.not_v_net_45
V 85000,128000,CONT_VIA,xpu_core_inst.aux1
V 49000,128000,CONT_VIA,m_clock
V 46000,128000,CONT_VIA,xpu_core_inst.not_n_datai 6
V 26000,128000,CONT_VIA,xpu_core_inst.not_n_datai 5
V 24000,128000,CONT_VIA,xpu_core_inst.nmx2_x1_5_sig
V 6000,128000,CONT_VIA,xpu_core_inst.nmx2_x1_5_sig
V 2000,128000,CONT_VIA,m_clock
V 149000,127000,CONT_VIA,xpu_core_inst.aux1
V 118000,127000,CONT_VIA,xpu_core_inst.ao2o22_x2_8_sig
V 115000,127000,CONT_VIA,xpu_core_inst.nao22_x1_9_sig
V 88000,127000,CONT_VIA,xpu_core_inst.not_v_net_45
V 80000,127000,CONT_VIA,xpu_core_inst.not_v_net_45
V 52000,127000,CONT_VIA,xpu_core_inst.nmx2_x1_6_sig
V 45000,127000,CONT_VIA,xpu_core_inst.nmx2_x1_6_sig
V 165000,126000,CONT_VIA,xpu_core_inst.ao2o22_x2_8_sig
V 143000,126000,CONT_VIA,xpu_core_inst.not_n_acc 7
V 136000,126000,CONT_VIA,xpu_core_inst.mbk_buf_not_v_net_45
V 121000,126000,CONT_VIA,xpu_core_inst.mbk_buf_not_v_net_45
V 111000,126000,CONT_VIA,xpu_core_inst.aux6
V 96000,126000,CONT_VIA,xpu_core_inst.aux6
V 43000,126000,CONT_VIA,xpu_core_inst.n_ift
V 123000,125000,CONT_VIA,xpu_core_inst.not_aux1
V 122000,125000,CONT_VIA,xpu_core_inst.not_n_im 7
V 108000,125000,CONT_VIA,xpu_core_inst.not_n_im 7
V 99000,125000,CONT_VIA,xpu_core_inst.not_v_net_41
V 95000,125000,CONT_VIA,xpu_core_inst.nao22_x1_9_sig
V 94000,125000,CONT_VIA,xpu_core_inst.not_n_datai 7
V 81000,125000,CONT_VIA,xpu_core_inst.mbk_buf_n_exe
V 76000,125000,CONT_VIA,xpu_core_inst.mbk_buf_n_exe
V 23000,125000,CONT_VIA,xpu_core_inst.n_ift
V 146000,124000,CONT_VIA,xpu_core_inst.noa22_x1_42_sig
V 144000,124000,CONT_VIA,xpu_core_inst.not_v_net_45
V 135000,124000,CONT_VIA,xpu_core_inst.not_v_net_45
V 109000,124000,CONT_VIA,xpu_core_inst.not_v_net_6
V 104000,124000,CONT_VIA,xpu_core_inst.not_aux9
V 102000,124000,CONT_VIA,xpu_core_inst.not_v_net_37
V 100000,124000,CONT_VIA,xpu_core_inst.not_v_net_31
V 63000,124000,CONT_VIA,xpu_core_inst.n_op 6
V 38000,124000,CONT_VIA,xpu_core_inst.n_op 6
V 35000,124000,CONT_VIA,xpu_core_inst.n_op 6
V 33000,124000,CONT_VIA,xpu_core_inst.n_op 5
V 28000,124000,CONT_VIA,xpu_core_inst.n_op 5
V 16000,124000,CONT_VIA,xpu_core_inst.n_op 5
V 176000,123000,CONT_VIA,xpu_core_inst.n_im 7
V 150000,123000,CONT_VIA,v_adder_in1 7
V 131000,123000,CONT_VIA,v_adder_in1 7
V 114000,123000,CONT_VIA,xpu_core_inst.no2_x1_10_sig
V 107000,123000,CONT_VIA,xpu_core_inst.no2_x1_10_sig
V 90000,123000,CONT_VIA,xpu_core_inst.not_v_net_9
V 75000,123000,CONT_VIA,xpu_core_inst.not_v_net_41
V 68000,123000,CONT_VIA,xpu_core_inst.not_aux18
V 42000,123000,CONT_VIA,xpu_core_inst.inv_x2_7_sig
V 39000,123000,CONT_VIA,xpu_core_inst.inv_x2_7_sig
V 29000,123000,CONT_VIA,xpu_core_inst.inv_x2_6_sig
V 22000,123000,CONT_VIA,xpu_core_inst.inv_x2_6_sig
V 162000,122000,CONT_VIA,m_clock
V 153000,122000,CONT_VIA,xpu_core_inst.n_im 7
V 147000,122000,CONT_VIA,xpu_core_inst.no2_x1_35_sig
V 142000,122000,CONT_VIA,xpu_core_inst.no2_x1_35_sig
V 126000,122000,CONT_VIA,v_adder_in2 7
V 120000,122000,CONT_VIA,v_adder_in2 7
V 112000,122000,CONT_VIA,xpu_core_inst.n_im 7
V 93000,122000,CONT_VIA,xpu_core_inst.not_aux5
V 91000,122000,CONT_VIA,xpu_core_inst.a2_x2_2_sig
V 86000,122000,CONT_VIA,xpu_core_inst.a2_x2_2_sig
V 84000,122000,CONT_VIA,xpu_core_inst.n_ift
V 79000,122000,CONT_VIA,xpu_core_inst.o2_x2_2_sig
V 74000,122000,CONT_VIA,xpu_core_inst.o2_x2_3_sig
V 71000,122000,CONT_VIA,xpu_core_inst.o2_x2_3_sig
V 70000,122000,CONT_VIA,xpu_core_inst.not_aux30
V 36000,122000,CONT_VIA,xpu_core_inst.not_aux14
V 137000,118000,CONT_VIA,xpu_core_inst.not_n_im 7
V 81000,118000,CONT_VIA,m_clock
V 69000,118000,CONT_VIA,xpu_core_inst.o2_x2_2_sig
V 61000,118000,CONT_VIA,xpu_core_inst.not_v_net_31
V 57000,118000,CONT_VIA,xpu_core_inst.mbk_buf_n_exe
V 15000,118000,CONT_VIA,xpu_core_inst.not_aux14
V 9000,118000,CONT_VIA,xpu_core_inst.not_aux14
V 177000,117000,CONT_VIA,xpu_core_inst.noa22_x1_42_sig
V 164000,117000,CONT_VIA,xpu_core_inst.noa22_x1_22_sig
V 155000,117000,CONT_VIA,xpu_core_inst.not_n_pc 6
V 148000,117000,CONT_VIA,xpu_core_inst.not_n_im 6
V 124000,117000,CONT_VIA,xpu_core_inst.not_v_adder_sum 7
V 106000,117000,CONT_VIA,xpu_core_inst.not_n_im 7
V 100000,117000,CONT_VIA,xpu_core_inst.mbk_buf_n_exe
V 49000,117000,CONT_VIA,xpu_core_inst.n_ift
V 176000,116000,CONT_VIA,xpu_core_inst.not_v_net_9
V 175000,116000,CONT_VIA,xpu_core_inst.not_n_ift
V 121000,116000,CONT_VIA,xpu_core_inst.not_n_ift
V 75000,116000,CONT_VIA,xpu_core_inst.n_op 0
V 35000,116000,CONT_VIA,xpu_core_inst.n_op 0
V 21000,116000,CONT_VIA,xpu_core_inst.n_op 0
V 157000,115000,CONT_VIA,xpu_core_inst.not_v_net_63
V 143000,115000,CONT_VIA,xpu_core_inst.not_v_net_63
V 130000,115000,CONT_VIA,xpu_core_inst.noa22_x1_25_sig
V 122000,115000,CONT_VIA,xpu_core_inst.not_v_net_9
V 73000,115000,CONT_VIA,xpu_core_inst.not_aux17
V 42000,115000,CONT_VIA,xpu_core_inst.not_aux17
V 170000,114000,CONT_VIA,xpu_core_inst.mbk_buf_n_exe
V 136000,114000,CONT_VIA,xpu_core_inst.n_im 7
V 131000,114000,CONT_VIA,xpu_core_inst.noa22_x1_24_sig
V 123000,114000,CONT_VIA,xpu_core_inst.noa22_x1_24_sig
V 115000,114000,CONT_VIA,xpu_core_inst.noa22_x1_25_sig
V 102000,114000,CONT_VIA,xpu_core_inst.aux11
V 95000,114000,CONT_VIA,xpu_core_inst.n_op 0
V 75000,114000,CONT_VIA,xpu_core_inst.n_op 0
V 66000,114000,CONT_VIA,xpu_core_inst.not_aux30
V 43000,114000,CONT_VIA,xpu_core_inst.not_aux18
V 42000,114000,CONT_VIA,xpu_core_inst.not_aux17
V 16000,114000,CONT_VIA,xpu_core_inst.not_aux17
V 172000,113000,CONT_VIA,xpu_core_inst.aux11
V 162000,113000,CONT_VIA,xpu_core_inst.o2_x2_20_sig
V 151000,113000,CONT_VIA,xpu_core_inst.o2_x2_20_sig
V 141000,113000,CONT_VIA,xpu_core_inst.not_n_pc 7
V 132000,113000,CONT_VIA,xpu_core_inst.not_aux4
V 129000,113000,CONT_VIA,xpu_core_inst.no3_x1_9_sig
V 116000,113000,CONT_VIA,xpu_core_inst.na2_x1_11_sig
V 101000,113000,CONT_VIA,xpu_core_inst.na2_x1_11_sig
V 84000,113000,CONT_VIA,xpu_core_inst.nmx2_x1_sig
V 51000,113000,CONT_VIA,xpu_core_inst.nmx2_x1_sig
V 48000,113000,CONT_VIA,xpu_core_inst.not_n_op 0
V 40000,113000,CONT_VIA,xpu_core_inst.not_n_op 0
V 36000,113000,CONT_VIA,xpu_core_inst.not_n_op 0
V 28000,113000,CONT_VIA,xpu_core_inst.not_n_op 0
V 24000,113000,CONT_VIA,xpu_core_inst.not_aux16
V 17000,113000,CONT_VIA,xpu_core_inst.n_op 2
V 7000,113000,CONT_VIA,xpu_core_inst.n_op 2
V 178000,112000,CONT_VIA,xpu_core_inst.not_n_pc 7
V 171000,112000,CONT_VIA,xpu_core_inst.na2_x1_10_sig
V 165000,112000,CONT_VIA,xpu_core_inst.na2_x1_10_sig
V 163000,112000,CONT_VIA,xpu_core_inst.o2_x2_19_sig
V 158000,112000,CONT_VIA,xpu_core_inst.o2_x2_19_sig
V 150000,112000,CONT_VIA,xpu_core_inst.not_aux21
V 144000,112000,CONT_VIA,xpu_core_inst.o2_x2_21_sig
V 114000,112000,CONT_VIA,xpu_core_inst.o2_x2_21_sig
V 113000,112000,CONT_VIA,xpu_core_inst.o2_x2_22_sig
V 109000,112000,CONT_VIA,xpu_core_inst.o2_x2_22_sig
V 108000,112000,CONT_VIA,xpu_core_inst.not_aux21
V 76000,112000,CONT_VIA,xpu_core_inst.not_aux20
V 68000,112000,CONT_VIA,xpu_core_inst.not_aux16
V 60000,112000,CONT_VIA,xpu_core_inst.o2_x2_sig
V 52000,112000,CONT_VIA,xpu_core_inst.not_n_datai 0
V 31000,112000,CONT_VIA,xpu_core_inst.not_aux19
V 30000,112000,CONT_VIA,xpu_core_inst.not_aux15
V 23000,112000,CONT_VIA,xpu_core_inst.not_aux15
V 10000,112000,CONT_VIA,xpu_core_inst.not_aux15
V 2000,112000,CONT_VIA,xpu_core_inst.aux1
V 175000,108000,CONT_VIA,xpu_core_inst.not_n_pc 7
V 159000,108000,CONT_VIA,xpu_core_inst.noa22_x1_23_sig
V 148000,108000,CONT_VIA,xpu_core_inst.noa22_x1_23_sig
V 146000,108000,CONT_VIA,xpu_core_inst.not_aux4
V 122000,108000,CONT_VIA,xpu_core_inst.not_v_net_63
V 110000,108000,CONT_VIA,xpu_core_inst.not_v_adder_sum 5
V 107000,108000,CONT_VIA,xpu_core_inst.not_n_ift
V 89000,108000,CONT_VIA,xpu_core_inst.not_aux21
V 57000,108000,CONT_VIA,xpu_core_inst.o2_x2_sig
V 43000,108000,CONT_VIA,xpu_core_inst.not_aux18
V 24000,108000,CONT_VIA,xpu_core_inst.nmx2_x1_3_sig
V 6000,108000,CONT_VIA,xpu_core_inst.nmx2_x1_3_sig
V 2000,108000,CONT_VIA,m_clock
V 149000,107000,CONT_VIA,xpu_core_inst.no3_x1_9_sig
V 108000,107000,CONT_VIA,xpu_core_inst.not_v_net_9
V 96000,107000,CONT_VIA,xpu_core_inst.aux11
V 79000,107000,CONT_VIA,xpu_core_inst.not_n_exe
V 37000,107000,CONT_VIA,xpu_core_inst.not_aux16
V 30000,107000,CONT_VIA,xpu_core_inst.n_op 2
V 16000,107000,CONT_VIA,xpu_core_inst.n_op 2
V 181000,106000,CONT_VIA,n_datao 4
V 175000,106000,CONT_VIA,xpu_core_inst.not_n_pc 7
V 147000,106000,CONT_VIA,xpu_core_inst.not_n_pc 7
V 139000,106000,CONT_VIA,xpu_core_inst.not_n_im 5
V 135000,106000,CONT_VIA,xpu_core_inst.aux11
V 74000,106000,CONT_VIA,xpu_core_inst.mbk_buf_n_exe
V 63000,106000,CONT_VIA,xpu_core_inst.mbk_buf_n_exe
V 142000,105000,CONT_VIA,xpu_core_inst.o2_x2_18_sig
V 125000,105000,CONT_VIA,xpu_core_inst.o2_x2_18_sig
V 122000,105000,CONT_VIA,xpu_core_inst.not_v_net_63
V 95000,105000,CONT_VIA,xpu_core_inst.not_v_net_63
V 75000,105000,CONT_VIA,xpu_core_inst.not_v_net_63
V 63000,105000,CONT_VIA,xpu_core_inst.mbk_buf_n_exe
V 126000,104000,CONT_VIA,xpu_core_inst.o2_x2_17_sig
V 123000,104000,CONT_VIA,xpu_core_inst.o2_x2_17_sig
V 102000,104000,CONT_VIA,xpu_core_inst.not_aux4
V 94000,104000,CONT_VIA,xpu_core_inst.not_v_net_60
V 86000,104000,CONT_VIA,xpu_core_inst.not_v_net_60
V 73000,104000,CONT_VIA,xpu_core_inst.inv_x2_sig
V 68000,104000,CONT_VIA,xpu_core_inst.inv_x2_sig
V 54000,104000,CONT_VIA,xpu_core_inst.not_aux19
V 50000,104000,CONT_VIA,xpu_core_inst.not_aux19
V 23000,104000,CONT_VIA,xpu_core_inst.n_ift
V 174000,103000,CONT_VIA,xpu_core_inst.n_pc 7
V 133000,103000,CONT_VIA,xpu_core_inst.mbk_buf_n_exe
V 127000,103000,CONT_VIA,xpu_core_inst.noa22_x1_19_sig
V 120000,103000,CONT_VIA,xpu_core_inst.not_n_pc 5
V 116000,103000,CONT_VIA,xpu_core_inst.not_n_pc 5
V 115000,103000,CONT_VIA,xpu_core_inst.n_pc 5
V 109000,103000,CONT_VIA,xpu_core_inst.noa22_x1_18_sig
V 103000,103000,CONT_VIA,xpu_core_inst.noa22_x1_18_sig
V 93000,103000,CONT_VIA,xpu_core_inst.not_v_net_56
V 88000,103000,CONT_VIA,xpu_core_inst.not_v_net_56
V 82000,103000,CONT_VIA,xpu_core_inst.not_v_net_56
V 81000,103000,CONT_VIA,xpu_core_inst.not_v_net_55
V 72000,103000,CONT_VIA,xpu_core_inst.not_v_net_55
V 67000,103000,CONT_VIA,xpu_core_inst.v_net_59
V 61000,103000,CONT_VIA,xpu_core_inst.v_net_59
V 48000,103000,CONT_VIA,xpu_core_inst.v_net_59
V 41000,103000,CONT_VIA,xpu_core_inst.not_aux29
V 36000,103000,CONT_VIA,xpu_core_inst.not_aux29
V 31000,103000,CONT_VIA,xpu_core_inst.inv_x2_4_sig
V 22000,103000,CONT_VIA,xpu_core_inst.inv_x2_4_sig
V 180000,102000,CONT_VIA,xpu_core_inst.n_acc 4
V 169000,102000,CONT_VIA,xpu_core_inst.n_pc 7
V 155000,102000,CONT_VIA,m_clock
V 141000,102000,CONT_VIA,xpu_core_inst.not_aux21
V 134000,102000,CONT_VIA,xpu_core_inst.na2_x1_9_sig
V 128000,102000,CONT_VIA,xpu_core_inst.na2_x1_9_sig
V 101000,102000,CONT_VIA,xpu_core_inst.noa22_x1_19_sig
V 100000,102000,CONT_VIA,xpu_core_inst.no3_x1_7_sig
V 81000,102000,CONT_VIA,xpu_core_inst.not_v_net_55
V 62000,102000,CONT_VIA,xpu_core_inst.not_v_net_60
V 56000,102000,CONT_VIA,xpu_core_inst.not_aux30
V 49000,102000,CONT_VIA,xpu_core_inst.not_aux29
V 44000,102000,CONT_VIA,xpu_core_inst.o2_x2_5_sig
V 35000,102000,CONT_VIA,xpu_core_inst.no2_x1_2_sig
V 26000,102000,CONT_VIA,xpu_core_inst.not_n_datai 2
V 180000,98000,CONT_VIA,xpu_core_inst.n_acc 4
V 159000,98000,CONT_VIA,xpu_core_inst.n_pc 7
V 144000,98000,CONT_VIA,xpu_core_inst.not_n_pc 6
V 137000,98000,CONT_VIA,xpu_core_inst.not_n_pc 5
V 121000,98000,CONT_VIA,xpu_core_inst.n_pc 5
V 103000,98000,CONT_VIA,xpu_core_inst.no3_x1_7_sig
V 98000,98000,CONT_VIA,xpu_core_inst.mbk_buf_n_exe
V 85000,98000,CONT_VIA,xpu_core_inst.not_v_net_55
V 80000,98000,CONT_VIA,xpu_core_inst.not_aux20
V 55000,98000,CONT_VIA,xpu_core_inst.not_aux30
V 49000,98000,CONT_VIA,xpu_core_inst.not_aux29
V 29000,98000,CONT_VIA,xpu_core_inst.o2_x2_5_sig
V 180000,97000,CONT_VIA,xpu_core_inst.n_acc 4
V 162000,97000,CONT_VIA,xpu_core_inst.n_acc 4
V 154000,97000,CONT_VIA,xpu_core_inst.n_acc 6
V 148000,97000,CONT_VIA,xpu_core_inst.not_n_im 6
V 141000,97000,CONT_VIA,xpu_core_inst.not_n_im 5
V 135000,97000,CONT_VIA,xpu_core_inst.n_acc 7
V 97000,97000,CONT_VIA,xpu_core_inst.not_v_net_37
V 90000,97000,CONT_VIA,xpu_core_inst.not_aux20
V 80000,97000,CONT_VIA,xpu_core_inst.not_aux20
V 49000,97000,CONT_VIA,xpu_core_inst.not_aux29
V 23000,97000,CONT_VIA,xpu_core_inst.no2_x1_2_sig
V 15000,97000,CONT_VIA,xpu_core_inst.not_v_net_9
V 6000,97000,CONT_VIA,xpu_core_inst.not_v_net_6
V 1000,97000,CONT_VIA,n_datai 4
V 133000,96000,CONT_VIA,xpu_core_inst.n_acc 5
V 101000,96000,CONT_VIA,xpu_core_inst.not_n_pc 5
V 81000,96000,CONT_VIA,xpu_core_inst.not_aux30
V 55000,96000,CONT_VIA,xpu_core_inst.not_aux30
V 31000,96000,CONT_VIA,xpu_core_inst.mbk_buf_n_exe
V 25000,96000,CONT_VIA,xpu_core_inst.mbk_buf_n_exe
V 157000,95000,CONT_VIA,xpu_core_inst.n_im 7
V 156000,95000,CONT_VIA,xpu_core_inst.aux23
V 147000,95000,CONT_VIA,xpu_core_inst.aux23
V 145000,95000,CONT_VIA,xpu_core_inst.not_aux24
V 138000,95000,CONT_VIA,xpu_core_inst.not_aux24
V 134000,95000,CONT_VIA,xpu_core_inst.n_acc 2
V 132000,95000,CONT_VIA,xpu_core_inst.n_acc 0
V 129000,95000,CONT_VIA,xpu_core_inst.a4_x2_sig
V 84000,95000,CONT_VIA,xpu_core_inst.a4_x2_sig
V 50000,95000,CONT_VIA,xpu_core_inst.n_op 1
V 44000,95000,CONT_VIA,xpu_core_inst.n_op 1
V 153000,94000,CONT_VIA,xpu_core_inst.n_acc 3
V 152000,94000,CONT_VIA,xpu_core_inst.n_acc 1
V 151000,94000,CONT_VIA,xpu_core_inst.no3_x1_sig
V 127000,94000,CONT_VIA,xpu_core_inst.no3_x1_sig
V 100000,94000,CONT_VIA,xpu_core_inst.not_aux4
V 88000,94000,CONT_VIA,xpu_core_inst.not_aux29
V 63000,94000,CONT_VIA,xpu_core_inst.nmx2_x1_2_sig
V 38000,94000,CONT_VIA,xpu_core_inst.nmx2_x1_2_sig
V 37000,94000,CONT_VIA,xpu_core_inst.n_ift
V 18000,94000,CONT_VIA,xpu_core_inst.not_aux5
V 7000,94000,CONT_VIA,xpu_core_inst.not_aux5
V 146000,93000,CONT_VIA,n_address 6
V 140000,93000,CONT_VIA,xpu_core_inst.aux23
V 139000,93000,CONT_VIA,n_address 5
V 131000,93000,CONT_VIA,xpu_core_inst.no4_x1_sig
V 124000,93000,CONT_VIA,xpu_core_inst.no4_x1_sig
V 110000,93000,CONT_VIA,xpu_core_inst.noa22_x1_17_sig
V 102000,93000,CONT_VIA,xpu_core_inst.noa22_x1_17_sig
V 86000,93000,CONT_VIA,xpu_core_inst.no2_x1_sig
V 79000,93000,CONT_VIA,xpu_core_inst.no2_x1_sig
V 74000,93000,CONT_VIA,xpu_core_inst.n_op 1
V 52000,93000,CONT_VIA,xpu_core_inst.n_op 1
V 50000,93000,CONT_VIA,xpu_core_inst.n_op 1
V 45000,93000,CONT_VIA,xpu_core_inst.inv_x2_3_sig
V 36000,93000,CONT_VIA,xpu_core_inst.inv_x2_3_sig
V 26000,93000,CONT_VIA,xpu_core_inst.v_net_19
V 170000,92000,CONT_VIA,xpu_core_inst.a2_x2_7_sig
V 166000,92000,CONT_VIA,m_clock
V 163000,92000,CONT_VIA,xpu_core_inst.not_n_acc 4
V 160000,92000,CONT_VIA,xpu_core_inst.ao22_x2_5_sig
V 126000,92000,CONT_VIA,xpu_core_inst.mbk_buf_n_exe
V 125000,92000,CONT_VIA,xpu_core_inst.not_n_acc 4
V 107000,92000,CONT_VIA,m_clock
V 96000,92000,CONT_VIA,xpu_core_inst.o2_x2_4_sig
V 91000,92000,CONT_VIA,xpu_core_inst.o2_x2_4_sig
V 60000,92000,CONT_VIA,m_clock
V 54000,92000,CONT_VIA,xpu_core_inst.not_aux28
V 48000,92000,CONT_VIA,xpu_core_inst.not_aux28
V 40000,92000,CONT_VIA,xpu_core_inst.not_n_datai 1
V 30000,92000,CONT_VIA,xpu_core_inst.not_v_net_25
V 17000,92000,CONT_VIA,xpu_core_inst.not_v_net_25
V 9000,92000,CONT_VIA,xpu_core_inst.aux6
V 2000,92000,CONT_VIA,xpu_core_inst.not_n_datai 4
V 177000,88000,CONT_VIA,xpu_core_inst.a2_x2_7_sig
V 165000,88000,CONT_VIA,xpu_core_inst.n_acc 4
V 137000,88000,CONT_VIA,xpu_core_inst.not_aux9
V 123000,88000,CONT_VIA,xpu_core_inst.ao2o22_x2_5_sig
V 103000,88000,CONT_VIA,xpu_core_inst.ao2o22_x2_5_sig
V 91000,88000,CONT_VIA,xpu_core_inst.aux6
V 54000,88000,CONT_VIA,xpu_core_inst.not_aux28
V 140000,87000,CONT_VIA,xpu_core_inst.mbk_buf_not_v_net_45
V 131000,87000,CONT_VIA,xpu_core_inst.not_aux21
V 86000,87000,CONT_VIA,xpu_core_inst.aux11
V 70000,87000,CONT_VIA,xpu_core_inst.nmx2_x1_4_sig
V 63000,87000,CONT_VIA,xpu_core_inst.nmx2_x1_4_sig
V 16000,87000,CONT_VIA,xpu_core_inst.not_aux5
V 10000,87000,CONT_VIA,xpu_core_inst.not_v_net_25
V 168000,86000,CONT_VIA,xpu_core_inst.not_n_acc 4
V 145000,86000,CONT_VIA,xpu_core_inst.not_n_acc 4
V 116000,86000,CONT_VIA,xpu_core_inst.aux6
V 91000,86000,CONT_VIA,xpu_core_inst.aux6
V 84000,86000,CONT_VIA,xpu_core_inst.mbk_buf_n_exe
V 50000,86000,CONT_VIA,xpu_core_inst.not_n_exe
V 31000,86000,CONT_VIA,n_datai 3
V 174000,85000,CONT_VIA,xpu_core_inst.na3_x1_6_sig
V 152000,85000,CONT_VIA,xpu_core_inst.na3_x1_6_sig
V 141000,85000,CONT_VIA,xpu_core_inst.not_v_adder_sum 4
V 135000,85000,CONT_VIA,xpu_core_inst.no2_x1_19_sig
V 94000,85000,CONT_VIA,xpu_core_inst.no2_x1_19_sig
V 61000,85000,CONT_VIA,xpu_core_inst.n_ift
V 52000,85000,CONT_VIA,xpu_core_inst.n_op 3
V 47000,85000,CONT_VIA,xpu_core_inst.n_op 3
V 27000,85000,CONT_VIA,xpu_core_inst.n_op 3
V 18000,85000,CONT_VIA,xpu_core_inst.not_v_net_31
V 11000,85000,CONT_VIA,xpu_core_inst.not_v_net_31
V 169000,84000,CONT_VIA,xpu_core_inst.not_aux9
V 161000,84000,CONT_VIA,xpu_core_inst.xr2_x1_6_sig
V 157000,84000,CONT_VIA,xpu_core_inst.xr2_x1_6_sig
V 156000,84000,CONT_VIA,xpu_core_inst.on12_x1_6_sig
V 151000,84000,CONT_VIA,xpu_core_inst.on12_x1_6_sig
V 150000,84000,CONT_VIA,xpu_core_inst.o3_x2_5_sig
V 147000,84000,CONT_VIA,xpu_core_inst.o3_x2_5_sig
V 144000,84000,CONT_VIA,xpu_core_inst.not_v_net_41
V 143000,84000,CONT_VIA,xpu_core_inst.not_n_im 4
V 127000,84000,CONT_VIA,xpu_core_inst.not_v_net_6
V 120000,84000,CONT_VIA,xpu_core_inst.nao22_x1_6_sig
V 90000,84000,CONT_VIA,xpu_core_inst.nao22_x1_6_sig
V 81000,84000,CONT_VIA,xpu_core_inst.n_op 4
V 56000,84000,CONT_VIA,xpu_core_inst.n_op 4
V 51000,84000,CONT_VIA,xpu_core_inst.n_op 4
V 28000,84000,CONT_VIA,xpu_core_inst.n_ift
V 22000,84000,CONT_VIA,xpu_core_inst.n_ift
V 12000,84000,CONT_VIA,xpu_core_inst.inv_x2_2_sig
V 2000,84000,CONT_VIA,xpu_core_inst.inv_x2_2_sig
V 181000,83000,CONT_VIA,n_datao 3
V 176000,83000,CONT_VIA,xpu_core_inst.noa22_x1_30_sig
V 170000,83000,CONT_VIA,xpu_core_inst.noa22_x1_30_sig
V 155000,83000,CONT_VIA,xpu_core_inst.not_v_net_37
V 149000,83000,CONT_VIA,xpu_core_inst.no3_x1_14_sig
V 134000,83000,CONT_VIA,xpu_core_inst.no3_x1_14_sig
V 129000,83000,CONT_VIA,xpu_core_inst.not_n_im 4
V 126000,83000,CONT_VIA,xpu_core_inst.not_n_im 4
V 125000,83000,CONT_VIA,xpu_core_inst.no2_x1_7_sig
V 119000,83000,CONT_VIA,xpu_core_inst.no2_x1_7_sig
V 96000,83000,CONT_VIA,xpu_core_inst.not_n_datai 4
V 89000,83000,CONT_VIA,xpu_core_inst.not_n_datai 4
V 64000,83000,CONT_VIA,xpu_core_inst.not_n_datai 4
V 60000,83000,CONT_VIA,xpu_core_inst.inv_x2_5_sig
V 57000,83000,CONT_VIA,xpu_core_inst.inv_x2_5_sig
V 34000,83000,CONT_VIA,m_clock
V 23000,83000,CONT_VIA,n_mread
V 7000,83000,CONT_VIA,xpu_core_inst.v_net_19
V 1000,83000,CONT_VIA,xpu_core_inst.v_net_19
V 180000,82000,CONT_VIA,xpu_core_inst.n_acc 3
V 171000,82000,CONT_VIA,xpu_core_inst.not_p_reset
V 160000,82000,CONT_VIA,xpu_core_inst.n_im 4
V 139000,82000,CONT_VIA,xpu_core_inst.no2_x1_20_sig
V 136000,82000,CONT_VIA,xpu_core_inst.no2_x1_20_sig
V 132000,82000,CONT_VIA,xpu_core_inst.o2_x2_16_sig
V 117000,82000,CONT_VIA,xpu_core_inst.n_im 4
V 113000,82000,CONT_VIA,xpu_core_inst.n_im 4
V 99000,82000,CONT_VIA,m_clock
V 95000,82000,CONT_VIA,xpu_core_inst.not_v_net_31
V 88000,82000,CONT_VIA,xpu_core_inst.not_aux5
V 85000,82000,CONT_VIA,xpu_core_inst.na2_x1_4_sig
V 67000,82000,CONT_VIA,m_clock
V 24000,82000,CONT_VIA,xpu_core_inst.a2_x2_12_sig
V 19000,82000,CONT_VIA,xpu_core_inst.a2_x2_12_sig
V 14000,82000,CONT_VIA,xpu_core_inst.aux23
V 8000,82000,CONT_VIA,n_mwrite
V 165000,78000,CONT_VIA,adder.rtlcarry_0 5
V 142000,78000,CONT_VIA,xpu_core_inst.not_aux1
V 140000,78000,CONT_VIA,xpu_core_inst.mbk_buf_not_v_net_45
V 115000,78000,CONT_VIA,xpu_core_inst.not_v_adder_sum 4
V 100000,78000,CONT_VIA,xpu_core_inst.not_n_acc 4
V 94000,78000,CONT_VIA,xpu_core_inst.aux1
V 59000,78000,CONT_VIA,xpu_core_inst.na2_x1_4_sig
V 27000,78000,CONT_VIA,xpu_core_inst.not_v_net_6
V 6000,78000,CONT_VIA,xpu_core_inst.not_aux5
V 155000,77000,CONT_VIA,v_adder_in1 4
V 152000,77000,CONT_VIA,v_adder_in1 4
V 95000,77000,CONT_VIA,v_adder_in1 4
V 78000,77000,CONT_VIA,n_datai 3
V 18000,77000,CONT_VIA,xpu_core_inst.nao22_x1_2_sig
V 8000,77000,CONT_VIA,xpu_core_inst.nao22_x1_2_sig
V 126000,76000,CONT_VIA,xpu_core_inst.o2_x2_16_sig
V 122000,76000,CONT_VIA,xpu_core_inst.aux11
V 113000,76000,CONT_VIA,xpu_core_inst.not_v_net_9
V 112000,76000,CONT_VIA,xpu_core_inst.not_n_ift
V 83000,76000,CONT_VIA,xpu_core_inst.not_n_ift
V 66000,76000,CONT_VIA,xpu_core_inst.not_v_net_63
V 7000,76000,CONT_VIA,xpu_core_inst.not_n_datai 0
V 179000,75000,CONT_VIA,adder.not_rtlcarry_0 4
V 173000,75000,CONT_VIA,adder.not_rtlcarry_0 4
V 167000,75000,CONT_VIA,adder.not_rtlcarry_0 4
V 128000,75000,CONT_VIA,xpu_core_inst.noa22_x1_16_sig
V 106000,75000,CONT_VIA,xpu_core_inst.noa22_x1_16_sig
V 84000,75000,CONT_VIA,xpu_core_inst.not_v_net_9
V 73000,75000,CONT_VIA,xpu_core_inst.not_aux21
V 71000,75000,CONT_VIA,xpu_core_inst.not_n_im 0
V 52000,75000,CONT_VIA,xpu_core_inst.not_n_im 0
V 46000,75000,CONT_VIA,xpu_core_inst.n_im 0
V 15000,75000,CONT_VIA,xpu_core_inst.n_im 0
V 174000,74000,CONT_VIA,adder.a2_x2_4_sig
V 164000,74000,CONT_VIA,adder.a2_x2_4_sig
V 163000,74000,CONT_VIA,adder.inv_x2_4_sig
V 156000,74000,CONT_VIA,adder.inv_x2_4_sig
V 141000,74000,CONT_VIA,xpu_core_inst.not_n_im 4
V 135000,74000,CONT_VIA,xpu_core_inst.not_n_im 4
V 120000,74000,CONT_VIA,xpu_core_inst.mbk_buf_n_exe
V 114000,74000,CONT_VIA,xpu_core_inst.noa22_x1_15_sig
V 107000,74000,CONT_VIA,xpu_core_inst.noa22_x1_15_sig
V 99000,74000,CONT_VIA,xpu_core_inst.no2_x1_32_sig
V 92000,74000,CONT_VIA,xpu_core_inst.no2_x1_32_sig
V 91000,74000,CONT_VIA,xpu_core_inst.noa22_x1_39_sig
V 85000,74000,CONT_VIA,xpu_core_inst.noa22_x1_39_sig
V 64000,74000,CONT_VIA,xpu_core_inst.not_n_pc 0
V 58000,74000,CONT_VIA,xpu_core_inst.noa22_x1_4_sig
V 51000,74000,CONT_VIA,xpu_core_inst.n_im 0
V 46000,74000,CONT_VIA,xpu_core_inst.n_im 0
V 35000,74000,CONT_VIA,xpu_core_inst.ao2o22_x2_sig
V 21000,74000,CONT_VIA,xpu_core_inst.ao2o22_x2_sig
V 14000,74000,CONT_VIA,xpu_core_inst.aux6
V 178000,73000,CONT_VIA,adder.rtlcarry_0 4
V 171000,73000,CONT_VIA,adder.not_n_in2 4
V 166000,73000,CONT_VIA,adder.not_n_in2 4
V 159000,73000,CONT_VIA,adder.not_n_in2 4
V 158000,73000,CONT_VIA,v_adder_in2 4
V 147000,73000,CONT_VIA,v_adder_in2 4
V 139000,73000,CONT_VIA,v_adder_in2 4
V 134000,73000,CONT_VIA,xpu_core_inst.n_im 4
V 127000,73000,CONT_VIA,xpu_core_inst.o2_x2_15_sig
V 108000,73000,CONT_VIA,xpu_core_inst.not_aux4
V 105000,73000,CONT_VIA,xpu_core_inst.no3_x1_6_sig
V 101000,73000,CONT_VIA,xpu_core_inst.mbk_buf_not_v_net_45
V 86000,73000,CONT_VIA,xpu_core_inst.not_n_pc 4
V 74000,73000,CONT_VIA,xpu_core_inst.o2_x2_8_sig
V 56000,73000,CONT_VIA,xpu_core_inst.o2_x2_8_sig
V 52000,73000,CONT_VIA,xpu_core_inst.not_n_im 0
V 26000,73000,CONT_VIA,xpu_core_inst.not_n_im 0
V 25000,73000,CONT_VIA,xpu_core_inst.no2_x1_3_sig
V 17000,73000,CONT_VIA,xpu_core_inst.no2_x1_3_sig
V 1000,73000,CONT_VIA,n_datai 2
V 149000,72000,CONT_VIA,adder.xr2_x1_4_sig
V 129000,72000,CONT_VIA,xpu_core_inst.na2_x1_8_sig
V 121000,72000,CONT_VIA,xpu_core_inst.na2_x1_8_sig
V 79000,72000,CONT_VIA,xpu_core_inst.not_n_datai 3
V 67000,72000,CONT_VIA,xpu_core_inst.o2_x2_7_sig
V 57000,72000,CONT_VIA,xpu_core_inst.o2_x2_7_sig
V 46000,72000,CONT_VIA,xpu_core_inst.n_im 0
V 32000,72000,CONT_VIA,m_clock
V 9000,72000,CONT_VIA,xpu_core_inst.aux6
V 2000,72000,CONT_VIA,xpu_core_inst.not_n_datai 2
V 180000,68000,CONT_VIA,adder.xr2_x1_4_sig
V 128000,68000,CONT_VIA,xpu_core_inst.o2_x2_15_sig
V 127000,68000,CONT_VIA,xpu_core_inst.not_v_net_63
V 108000,68000,CONT_VIA,m_clock
V 102000,68000,CONT_VIA,xpu_core_inst.not_n_pc 4
V 23000,68000,CONT_VIA,xpu_core_inst.noa22_x1_2_sig
V 6000,68000,CONT_VIA,xpu_core_inst.noa22_x1_2_sig
V 2000,68000,CONT_VIA,m_clock
V 171000,67000,CONT_VIA,adder.rtlcarry_0 4
V 154000,67000,CONT_VIA,xpu_core_inst.ao22_x2_5_sig
V 151000,67000,CONT_VIA,xpu_core_inst.na2_x1_15_sig
V 104000,67000,CONT_VIA,xpu_core_inst.no3_x1_6_sig
V 95000,67000,CONT_VIA,xpu_core_inst.not_v_net_37
V 57000,67000,CONT_VIA,xpu_core_inst.not_n_datai 0
V 56000,67000,CONT_VIA,xpu_core_inst.not_v_net_31
V 168000,66000,CONT_VIA,xpu_core_inst.not_v_adder_sum 4
V 133000,66000,CONT_VIA,xpu_core_inst.aux23
V 131000,66000,CONT_VIA,xpu_core_inst.not_n_pc 4
V 125000,66000,CONT_VIA,xpu_core_inst.not_n_pc 4
V 102000,66000,CONT_VIA,xpu_core_inst.not_n_pc 4
V 69000,66000,CONT_VIA,xpu_core_inst.not_v_net_41
V 68000,66000,CONT_VIA,xpu_core_inst.not_n_im 0
V 35000,66000,CONT_VIA,xpu_core_inst.noa22_x1_4_sig
V 164000,65000,CONT_VIA,xpu_core_inst.na2_x1_16_sig
V 158000,65000,CONT_VIA,xpu_core_inst.not_aux23
V 157000,65000,CONT_VIA,xpu_core_inst.n_im 7
V 143000,65000,CONT_VIA,xpu_core_inst.not_aux23
V 142000,65000,CONT_VIA,xpu_core_inst.n_im 4
V 134000,65000,CONT_VIA,xpu_core_inst.n_im 4
V 101000,65000,CONT_VIA,xpu_core_inst.not_aux4
V 76000,65000,CONT_VIA,xpu_core_inst.no3_x1_10_sig
V 61000,65000,CONT_VIA,xpu_core_inst.no3_x1_10_sig
V 51000,65000,CONT_VIA,xpu_core_inst.not_v_adder_sum 0
V 44000,65000,CONT_VIA,xpu_core_inst.not_v_adder_sum 0
V 42000,65000,CONT_VIA,xpu_core_inst.not_v_net_9
V 176000,64000,CONT_VIA,v_adder_sum 4
V 167000,64000,CONT_VIA,v_adder_sum 4
V 163000,64000,CONT_VIA,xpu_core_inst.not_v_net_9
V 155000,64000,CONT_VIA,xpu_core_inst.na2_x1_16_sig
V 150000,64000,CONT_VIA,xpu_core_inst.not_v_net_9
V 140000,64000,CONT_VIA,xpu_core_inst.na2_x1_15_sig
V 139000,64000,CONT_VIA,xpu_core_inst.ao22_x2_4_sig
V 137000,64000,CONT_VIA,xpu_core_inst.ao22_x2_4_sig
V 111000,64000,CONT_VIA,xpu_core_inst.noa22_x1_14_sig
V 103000,64000,CONT_VIA,xpu_core_inst.noa22_x1_14_sig
V 96000,64000,CONT_VIA,xpu_core_inst.on12_x1_2_sig
V 78000,64000,CONT_VIA,xpu_core_inst.on12_x1_2_sig
V 77000,64000,CONT_VIA,xpu_core_inst.o3_x2_sig
V 72000,64000,CONT_VIA,xpu_core_inst.o3_x2_sig
V 41000,64000,CONT_VIA,xpu_core_inst.not_n_ift
V 30000,64000,CONT_VIA,xpu_core_inst.not_n_pc 0
V 22000,64000,CONT_VIA,xpu_core_inst.not_n_pc 0
V 21000,64000,CONT_VIA,xpu_core_inst.not_aux4
V 165000,63000,CONT_VIA,xpu_core_inst.not_n_ift
V 152000,63000,CONT_VIA,xpu_core_inst.not_n_ift
V 136000,63000,CONT_VIA,xpu_core_inst.n_pc 4
V 130000,63000,CONT_VIA,xpu_core_inst.n_pc 4
V 122000,63000,CONT_VIA,xpu_core_inst.n_pc 4
V 97000,63000,CONT_VIA,xpu_core_inst.xr2_x1_2_sig
V 86000,63000,CONT_VIA,xpu_core_inst.xr2_x1_2_sig
V 70000,63000,CONT_VIA,xpu_core_inst.not_n_acc 0
V 63000,63000,CONT_VIA,xpu_core_inst.no2_x1_12_sig
V 49000,63000,CONT_VIA,xpu_core_inst.no2_x1_12_sig
V 43000,63000,CONT_VIA,xpu_core_inst.noa22_x1_3_sig
V 36000,63000,CONT_VIA,xpu_core_inst.noa22_x1_3_sig
V 29000,63000,CONT_VIA,xpu_core_inst.n_pc 0
V 16000,63000,CONT_VIA,xpu_core_inst.n_pc 0
V 175000,62000,CONT_VIA,adder.mbk_buf_rtlcarry_0 4
V 172000,62000,CONT_VIA,adder.mbk_buf_rtlcarry_0 4
V 161000,62000,CONT_VIA,n_address 7
V 146000,62000,CONT_VIA,n_address 4
V 89000,62000,CONT_VIA,xpu_core_inst.n_acc 0
V 84000,62000,CONT_VIA,xpu_core_inst.n_im 0
V 79000,62000,CONT_VIA,xpu_core_inst.na3_x1_2_sig
V 64000,62000,CONT_VIA,xpu_core_inst.not_aux9
V 62000,62000,CONT_VIA,xpu_core_inst.no2_x1_11_sig
V 55000,62000,CONT_VIA,xpu_core_inst.no2_x1_11_sig
V 50000,62000,CONT_VIA,xpu_core_inst.mbk_buf_not_v_net_45
V 37000,62000,CONT_VIA,xpu_core_inst.not_aux4
V 34000,62000,CONT_VIA,xpu_core_inst.no3_x1_2_sig
V 24000,62000,CONT_VIA,xpu_core_inst.no3_x1_2_sig
V 181000,58000,CONT_VIA,n_datao 2
V 176000,58000,CONT_VIA,xpu_core_inst.n_acc 3
V 84000,58000,CONT_VIA,m_clock
V 70000,58000,CONT_VIA,xpu_core_inst.not_p_reset
V 36000,58000,CONT_VIA,xpu_core_inst.n_pc 0
V 28000,58000,CONT_VIA,xpu_core_inst.not_n_pc 0
V 20000,58000,CONT_VIA,xpu_core_inst.aux1
V 13000,58000,CONT_VIA,xpu_core_inst.not_v_adder_sum 0
V 155000,57000,CONT_VIA,xpu_core_inst.not_v_net_41
V 152000,57000,CONT_VIA,xpu_core_inst.not_n_im 3
V 125000,57000,CONT_VIA,xpu_core_inst.not_n_im 3
V 115000,57000,CONT_VIA,xpu_core_inst.aux6
V 104000,57000,CONT_VIA,xpu_core_inst.aux6
V 80000,57000,CONT_VIA,xpu_core_inst.n_acc 0
V 75000,57000,CONT_VIA,xpu_core_inst.na3_x1_2_sig
V 54000,57000,CONT_VIA,xpu_core_inst.not_n_ift
V 154000,56000,CONT_VIA,xpu_core_inst.not_n_im 3
V 152000,56000,CONT_VIA,xpu_core_inst.not_n_im 3
V 148000,56000,CONT_VIA,xpu_core_inst.n_im 3
V 116000,56000,CONT_VIA,xpu_core_inst.n_im 3
V 111000,56000,CONT_VIA,xpu_core_inst.not_n_datai 3
V 102000,56000,CONT_VIA,xpu_core_inst.not_n_datai 3
V 58000,56000,CONT_VIA,xpu_core_inst.no2_x1_28_sig
V 52000,56000,CONT_VIA,xpu_core_inst.not_v_net_9
V 26000,56000,CONT_VIA,xpu_core_inst.not_v_net_9
V 18000,56000,CONT_VIA,xpu_core_inst.no2_x1_28_sig
V 171000,55000,CONT_VIA,xpu_core_inst.n_im 3
V 151000,55000,CONT_VIA,xpu_core_inst.n_im 3
V 148000,55000,CONT_VIA,xpu_core_inst.n_im 3
V 131000,55000,CONT_VIA,xpu_core_inst.not_aux9
V 129000,55000,CONT_VIA,xpu_core_inst.no2_x1_17_sig
V 109000,55000,CONT_VIA,xpu_core_inst.no2_x1_17_sig
V 77000,55000,CONT_VIA,xpu_core_inst.noa22_x1_26_sig
V 69000,55000,CONT_VIA,xpu_core_inst.noa22_x1_26_sig
V 68000,55000,CONT_VIA,xpu_core_inst.not_aux9
V 45000,55000,CONT_VIA,xpu_core_inst.not_aux23
V 25000,55000,CONT_VIA,xpu_core_inst.not_n_ift
V 21000,55000,CONT_VIA,v_adder_in1 0
V 2000,55000,CONT_VIA,v_adder_in1 0
V 156000,54000,CONT_VIA,xpu_core_inst.not_n_acc 3
V 130000,54000,CONT_VIA,xpu_core_inst.no2_x1_18_sig
V 119000,54000,CONT_VIA,xpu_core_inst.nao22_x1_5_sig
V 103000,54000,CONT_VIA,xpu_core_inst.nao22_x1_5_sig
V 101000,54000,CONT_VIA,xpu_core_inst.not_aux5
V 67000,54000,CONT_VIA,xpu_core_inst.not_n_acc 0
V 59000,54000,CONT_VIA,xpu_core_inst.not_n_acc 0
V 44000,54000,CONT_VIA,xpu_core_inst.n_im 0
V 34000,54000,CONT_VIA,xpu_core_inst.n_im 0
V 33000,54000,CONT_VIA,xpu_core_inst.aux23
V 27000,54000,CONT_VIA,xpu_core_inst.noa22_x1_35_sig
V 17000,54000,CONT_VIA,xpu_core_inst.noa22_x1_35_sig
V 172000,53000,CONT_VIA,xpu_core_inst.xr2_x1_5_sig
V 168000,53000,CONT_VIA,xpu_core_inst.xr2_x1_5_sig
V 166000,53000,CONT_VIA,xpu_core_inst.not_v_net_37
V 163000,53000,CONT_VIA,xpu_core_inst.na3_x1_5_sig
V 160000,53000,CONT_VIA,xpu_core_inst.no3_x1_13_sig
V 137000,53000,CONT_VIA,xpu_core_inst.ao2o22_x2_4_sig
V 128000,53000,CONT_VIA,xpu_core_inst.no3_x1_13_sig
V 126000,53000,CONT_VIA,xpu_core_inst.not_v_net_6
V 124000,53000,CONT_VIA,xpu_core_inst.no2_x1_6_sig
V 118000,53000,CONT_VIA,xpu_core_inst.no2_x1_6_sig
V 110000,53000,CONT_VIA,xpu_core_inst.not_v_net_31
V 81000,53000,CONT_VIA,xpu_core_inst.not_n_acc 0
V 67000,53000,CONT_VIA,xpu_core_inst.not_n_acc 0
V 64000,53000,CONT_VIA,xpu_core_inst.aux6
V 60000,53000,CONT_VIA,xpu_core_inst.mbk_buf_not_v_net_45
V 48000,53000,CONT_VIA,n_address 0
V 41000,53000,CONT_VIA,xpu_core_inst.ao22_x2_sig
V 37000,53000,CONT_VIA,xpu_core_inst.ao22_x2_sig
V 12000,53000,CONT_VIA,v_adder_sum 0
V 3000,53000,CONT_VIA,v_adder_sum 0
V 180000,52000,CONT_VIA,xpu_core_inst.n_acc 2
V 167000,52000,CONT_VIA,xpu_core_inst.on12_x1_5_sig
V 162000,52000,CONT_VIA,xpu_core_inst.on12_x1_5_sig
V 161000,52000,CONT_VIA,xpu_core_inst.o3_x2_4_sig
V 158000,52000,CONT_VIA,xpu_core_inst.o3_x2_4_sig
V 152000,52000,CONT_VIA,xpu_core_inst.not_n_im 3
V 134000,52000,CONT_VIA,m_clock
V 122000,52000,CONT_VIA,xpu_core_inst.ao2o22_x2_4_sig
V 98000,52000,CONT_VIA,xpu_core_inst.n_acc 0
V 88000,52000,CONT_VIA,xpu_core_inst.a2_x2_3_sig
V 78000,52000,CONT_VIA,xpu_core_inst.a2_x2_3_sig
V 53000,52000,CONT_VIA,xpu_core_inst.na2_x1_12_sig
V 42000,52000,CONT_VIA,xpu_core_inst.na2_x1_12_sig
V 7000,52000,CONT_VIA,v_adder_in2 0
V 180000,48000,CONT_VIA,xpu_core_inst.n_acc 3
V 170000,48000,CONT_VIA,xpu_core_inst.a2_x2_6_sig
V 163000,48000,CONT_VIA,xpu_core_inst.a2_x2_6_sig
V 148000,48000,CONT_VIA,xpu_core_inst.n_acc 2
V 138000,48000,CONT_VIA,xpu_core_inst.a2_x2_5_sig
V 129000,48000,CONT_VIA,xpu_core_inst.no2_x1_18_sig
V 107000,48000,CONT_VIA,xpu_core_inst.not_aux9
V 104000,48000,CONT_VIA,xpu_core_inst.ao2o22_x2_3_sig
V 84000,48000,CONT_VIA,xpu_core_inst.ao2o22_x2_3_sig
V 64000,48000,CONT_VIA,xpu_core_inst.not_p_reset
V 59000,48000,CONT_VIA,xpu_core_inst.a2_x2_4_sig
V 40000,48000,CONT_VIA,xpu_core_inst.a2_x2_4_sig
V 160000,47000,CONT_VIA,xpu_core_inst.na3_x1_5_sig
V 155000,47000,CONT_VIA,xpu_core_inst.not_aux9
V 130000,47000,CONT_VIA,xpu_core_inst.mbk_buf_not_v_net_45
V 115000,47000,CONT_VIA,xpu_core_inst.a2_x2_5_sig
V 109000,47000,CONT_VIA,xpu_core_inst.not_p_reset
V 80000,47000,CONT_VIA,m_clock
V 74000,47000,CONT_VIA,xpu_core_inst.not_v_net_31
V 28000,47000,CONT_VIA,xpu_core_inst.not_n_im 0
V 23000,47000,CONT_VIA,xpu_core_inst.not_n_ift
V 1000,47000,CONT_VIA,v_adder_in1 0
V 180000,46000,CONT_VIA,xpu_core_inst.n_acc 3
V 151000,46000,CONT_VIA,xpu_core_inst.n_acc 3
V 148000,46000,CONT_VIA,xpu_core_inst.n_acc 2
V 126000,46000,CONT_VIA,xpu_core_inst.n_acc 2
V 123000,46000,CONT_VIA,xpu_core_inst.n_acc 2
V 97000,46000,CONT_VIA,xpu_core_inst.aux6
V 70000,46000,CONT_VIA,xpu_core_inst.aux6
V 67000,46000,CONT_VIA,xpu_core_inst.not_aux5
V 22000,46000,CONT_VIA,xpu_core_inst.not_v_net_9
V 8000,46000,CONT_VIA,xpu_core_inst.not_aux5
V 166000,45000,CONT_VIA,m_clock
V 134000,45000,CONT_VIA,m_clock
V 107000,45000,CONT_VIA,xpu_core_inst.not_aux9
V 30000,45000,CONT_VIA,xpu_core_inst.mbk_buf_not_v_net_45
V 16000,45000,CONT_VIA,v_adder_in2 0
V 3000,45000,CONT_VIA,v_adder_in2 0
V 154000,44000,CONT_VIA,xpu_core_inst.not_n_acc 3
V 152000,44000,CONT_VIA,xpu_core_inst.not_n_acc 3
V 112000,44000,CONT_VIA,xpu_core_inst.na3_x1_4_sig
V 106000,44000,CONT_VIA,xpu_core_inst.not_n_acc 2
V 101000,44000,CONT_VIA,xpu_core_inst.nao22_x1_4_sig
V 69000,44000,CONT_VIA,xpu_core_inst.nao22_x1_4_sig
V 62000,44000,CONT_VIA,xpu_core_inst.not_aux9
V 61000,44000,CONT_VIA,xpu_core_inst.not_n_acc 1
V 54000,44000,CONT_VIA,xpu_core_inst.not_n_acc 1
V 31000,44000,CONT_VIA,xpu_core_inst.o2_x2_23_sig
V 24000,44000,CONT_VIA,xpu_core_inst.o2_x2_23_sig
V 162000,43000,CONT_VIA,xpu_core_inst.noa22_x1_29_sig
V 156000,43000,CONT_VIA,xpu_core_inst.noa22_x1_29_sig
V 120000,43000,CONT_VIA,xpu_core_inst.xr2_x1_4_sig
V 118000,43000,CONT_VIA,xpu_core_inst.n_im 2
V 114000,43000,CONT_VIA,xpu_core_inst.noa22_x1_28_sig
V 108000,43000,CONT_VIA,xpu_core_inst.noa22_x1_28_sig
V 100000,43000,CONT_VIA,xpu_core_inst.no2_x1_5_sig
V 75000,43000,CONT_VIA,xpu_core_inst.not_n_datai 2
V 68000,43000,CONT_VIA,xpu_core_inst.not_n_datai 2
V 63000,43000,CONT_VIA,xpu_core_inst.noa22_x1_27_sig
V 58000,43000,CONT_VIA,xpu_core_inst.noa22_x1_27_sig
V 56000,43000,CONT_VIA,xpu_core_inst.na3_x1_3_sig
V 53000,43000,CONT_VIA,xpu_core_inst.n_acc 1
V 50000,43000,CONT_VIA,xpu_core_inst.n_acc 1
V 18000,43000,CONT_VIA,xpu_core_inst.not_aux1
V 9000,43000,CONT_VIA,xpu_core_inst.not_n_datai 1
V 4000,43000,CONT_VIA,adder.rtlcarry_0 1
V 157000,42000,CONT_VIA,xpu_core_inst.not_p_reset
V 152000,42000,CONT_VIA,xpu_core_inst.not_n_acc 3
V 131000,42000,CONT_VIA,xpu_core_inst.not_v_adder_sum 3
V 127000,42000,CONT_VIA,xpu_core_inst.not_n_acc 2
V 98000,42000,CONT_VIA,xpu_core_inst.n_im 2
V 94000,42000,CONT_VIA,xpu_core_inst.n_im 2
V 73000,42000,CONT_VIA,xpu_core_inst.no2_x1_16_sig
V 54000,42000,CONT_VIA,xpu_core_inst.not_n_acc 1
V 36000,42000,CONT_VIA,m_clock
V 26000,42000,CONT_VIA,xpu_core_inst.a3_x2_2_sig
V 17000,42000,CONT_VIA,xpu_core_inst.a3_x2_2_sig
V 11000,42000,CONT_VIA,xpu_core_inst.aux6
V 10000,42000,CONT_VIA,xpu_core_inst.nao22_x1_3_sig
V 165000,38000,CONT_VIA,adder.rtlcarry_0 4
V 149000,38000,CONT_VIA,xpu_core_inst.mbk_buf_not_v_net_45
V 144000,38000,CONT_VIA,xpu_core_inst.mbk_buf_not_v_net_45
V 143000,38000,CONT_VIA,xpu_core_inst.not_n_acc 3
V 139000,38000,CONT_VIA,xpu_core_inst.not_aux24
V 138000,38000,CONT_VIA,xpu_core_inst.not_aux23
V 123000,38000,CONT_VIA,xpu_core_inst.xr2_x1_4_sig
V 116000,38000,CONT_VIA,xpu_core_inst.na3_x1_4_sig
V 109000,38000,CONT_VIA,xpu_core_inst.not_v_net_6
V 107000,38000,CONT_VIA,xpu_core_inst.no2_x1_5_sig
V 90000,38000,CONT_VIA,xpu_core_inst.not_v_net_37
V 85000,38000,CONT_VIA,xpu_core_inst.not_aux9
V 84000,38000,CONT_VIA,xpu_core_inst.no2_x1_16_sig
V 65000,38000,CONT_VIA,xpu_core_inst.na3_x1_3_sig
V 45000,38000,CONT_VIA,xpu_core_inst.not_n_datai 1
V 7000,38000,CONT_VIA,m_clock
V 178000,37000,CONT_VIA,xpu_core_inst.n_acc 1
V 102000,37000,CONT_VIA,xpu_core_inst.n_acc 1
V 71000,37000,CONT_VIA,xpu_core_inst.not_n_acc 1
V 58000,37000,CONT_VIA,xpu_core_inst.not_aux9
V 44000,37000,CONT_VIA,xpu_core_inst.not_v_net_31
V 39000,37000,CONT_VIA,xpu_core_inst.not_v_net_6
V 26000,37000,CONT_VIA,xpu_core_inst.aux6
V 167000,36000,CONT_VIA,adder.not_rtlcarry_0 3
V 160000,36000,CONT_VIA,adder.not_rtlcarry_0 3
V 151000,36000,CONT_VIA,xpu_core_inst.not_aux1
V 128000,36000,CONT_VIA,xpu_core_inst.not_v_net_41
V 121000,36000,CONT_VIA,xpu_core_inst.not_v_net_37
V 97000,36000,CONT_VIA,xpu_core_inst.n_im 1
V 77000,36000,CONT_VIA,xpu_core_inst.n_im 1
V 70000,36000,CONT_VIA,xpu_core_inst.not_v_net_41
V 69000,36000,CONT_VIA,xpu_core_inst.not_n_im 1
V 38000,36000,CONT_VIA,xpu_core_inst.not_n_im 1
V 30000,36000,CONT_VIA,xpu_core_inst.nao22_x1_3_sig
V 2000,36000,CONT_VIA,xpu_core_inst.not_n_datai 1
V 179000,35000,CONT_VIA,n_datao 1
V 173000,35000,CONT_VIA,adder.inv_x2_3_sig
V 163000,35000,CONT_VIA,adder.inv_x2_3_sig
V 150000,35000,CONT_VIA,xpu_core_inst.not_n_im 3
V 127000,35000,CONT_VIA,xpu_core_inst.not_n_im 2
V 113000,35000,CONT_VIA,xpu_core_inst.no3_x1_12_sig
V 82000,35000,CONT_VIA,xpu_core_inst.no3_x1_12_sig
V 77000,35000,CONT_VIA,xpu_core_inst.n_im 1
V 56000,35000,CONT_VIA,xpu_core_inst.no2_x1_13_sig
V 43000,35000,CONT_VIA,xpu_core_inst.no2_x1_13_sig
V 1000,35000,CONT_VIA,n_datai 1
V 164000,34000,CONT_VIA,adder.a2_x2_3_sig
V 161000,34000,CONT_VIA,adder.a2_x2_3_sig
V 150000,34000,CONT_VIA,xpu_core_inst.not_n_im 3
V 129000,34000,CONT_VIA,xpu_core_inst.not_n_acc 2
V 83000,34000,CONT_VIA,xpu_core_inst.no2_x1_15_sig
V 78000,34000,CONT_VIA,xpu_core_inst.not_n_im 1
V 69000,34000,CONT_VIA,xpu_core_inst.not_n_im 1
V 57000,34000,CONT_VIA,xpu_core_inst.no2_x1_14_sig
V 49000,34000,CONT_VIA,xpu_core_inst.no2_x1_14_sig
V 27000,34000,CONT_VIA,xpu_core_inst.n_im 1
V 21000,34000,CONT_VIA,xpu_core_inst.n_im 1
V 172000,33000,CONT_VIA,v_adder_in1 3
V 166000,33000,CONT_VIA,adder.not_n_in2 3
V 158000,33000,CONT_VIA,adder.not_n_in2 3
V 156000,33000,CONT_VIA,adder.not_n_in2 3
V 155000,33000,CONT_VIA,v_adder_in2 3
V 148000,33000,CONT_VIA,v_adder_in2 3
V 136000,33000,CONT_VIA,xpu_core_inst.not_v_net_9
V 131000,33000,CONT_VIA,xpu_core_inst.o3_x2_3_sig
V 114000,33000,CONT_VIA,xpu_core_inst.o3_x2_3_sig
V 108000,33000,CONT_VIA,xpu_core_inst.not_n_im 2
V 98000,33000,CONT_VIA,xpu_core_inst.xr2_x1_3_sig
V 92000,33000,CONT_VIA,xpu_core_inst.xr2_x1_3_sig
V 91000,33000,CONT_VIA,xpu_core_inst.on12_x1_3_sig
V 64000,33000,CONT_VIA,xpu_core_inst.on12_x1_3_sig
V 62000,33000,CONT_VIA,xpu_core_inst.no3_x1_11_sig
V 55000,33000,CONT_VIA,xpu_core_inst.no3_x1_11_sig
V 51000,33000,CONT_VIA,xpu_core_inst.not_v_adder_sum 1
V 50000,33000,CONT_VIA,xpu_core_inst.mbk_buf_not_v_net_45
V 37000,33000,CONT_VIA,xpu_core_inst.no2_x1_4_sig
V 29000,33000,CONT_VIA,xpu_core_inst.no2_x1_4_sig
V 142000,32000,CONT_VIA,xpu_core_inst.no2_x1_31_sig
V 135000,32000,CONT_VIA,xpu_core_inst.not_n_ift
V 122000,32000,CONT_VIA,xpu_core_inst.on12_x1_4_sig
V 115000,32000,CONT_VIA,xpu_core_inst.on12_x1_4_sig
V 78000,32000,CONT_VIA,xpu_core_inst.not_n_im 1
V 73000,32000,CONT_VIA,xpu_core_inst.o3_x2_2_sig
V 63000,32000,CONT_VIA,xpu_core_inst.o3_x2_2_sig
V 33000,32000,CONT_VIA,xpu_core_inst.ao2o22_x2_2_sig
V 11000,32000,CONT_VIA,xpu_core_inst.ao2o22_x2_2_sig
V 178000,28000,CONT_VIA,v_adder_in1 3
V 173000,28000,CONT_VIA,v_adder_in2 3
V 140000,28000,CONT_VIA,v_adder_in1 3
V 118000,28000,CONT_VIA,xpu_core_inst.not_aux21
V 91000,28000,CONT_VIA,xpu_core_inst.not_aux21
V 76000,28000,CONT_VIA,xpu_core_inst.not_v_net_63
V 39000,28000,CONT_VIA,xpu_core_inst.not_v_adder_sum 1
V 36000,28000,CONT_VIA,xpu_core_inst.not_n_ift
V 23000,28000,CONT_VIA,xpu_core_inst.noa22_x1_5_sig
V 6000,28000,CONT_VIA,xpu_core_inst.noa22_x1_5_sig
V 2000,28000,CONT_VIA,m_clock
V 168000,27000,CONT_VIA,xpu_core_inst.aux11
V 157000,27000,CONT_VIA,xpu_core_inst.not_aux21
V 155000,27000,CONT_VIA,xpu_core_inst.not_n_im 3
V 139000,27000,CONT_VIA,xpu_core_inst.aux1
V 133000,27000,CONT_VIA,xpu_core_inst.not_n_im 3
V 125000,27000,CONT_VIA,xpu_core_inst.mbk_buf_not_v_net_45
V 124000,27000,CONT_VIA,xpu_core_inst.not_n_acc 2
V 112000,27000,CONT_VIA,xpu_core_inst.aux11
V 98000,27000,CONT_VIA,xpu_core_inst.aux11
V 37000,27000,CONT_VIA,xpu_core_inst.not_v_net_9
V 166000,26000,CONT_VIA,xpu_core_inst.mbk_buf_n_exe
V 137000,26000,CONT_VIA,xpu_core_inst.no2_x1_31_sig
V 132000,26000,CONT_VIA,xpu_core_inst.aux23
V 110000,26000,CONT_VIA,xpu_core_inst.mbk_buf_n_exe
V 96000,26000,CONT_VIA,xpu_core_inst.mbk_buf_n_exe
V 74000,26000,CONT_VIA,xpu_core_inst.not_n_pc 1
V 45000,26000,CONT_VIA,xpu_core_inst.not_n_pc 1
V 32000,26000,CONT_VIA,xpu_core_inst.not_aux4
V 21000,26000,CONT_VIA,xpu_core_inst.not_aux4
V 161000,25000,CONT_VIA,xpu_core_inst.o2_x2_13_sig
V 153000,25000,CONT_VIA,xpu_core_inst.o2_x2_13_sig
V 130000,25000,CONT_VIA,xpu_core_inst.not_aux24
V 119000,25000,CONT_VIA,xpu_core_inst.o2_x2_12_sig
V 102000,25000,CONT_VIA,xpu_core_inst.o2_x2_12_sig
V 92000,25000,CONT_VIA,xpu_core_inst.o2_x2_10_sig
V 81000,25000,CONT_VIA,xpu_core_inst.o2_x2_10_sig
V 61000,25000,CONT_VIA,xpu_core_inst.not_aux23
V 60000,25000,CONT_VIA,xpu_core_inst.n_im 1
V 50000,25000,CONT_VIA,xpu_core_inst.n_im 1
V 45000,25000,CONT_VIA,xpu_core_inst.not_n_pc 1
V 22000,25000,CONT_VIA,xpu_core_inst.not_n_pc 1
V 160000,24000,CONT_VIA,xpu_core_inst.o2_x2_14_sig
V 158000,24000,CONT_VIA,xpu_core_inst.o2_x2_14_sig
V 143000,24000,CONT_VIA,xpu_core_inst.not_v_net_9
V 142000,24000,CONT_VIA,xpu_core_inst.not_n_ift
V 116000,24000,CONT_VIA,xpu_core_inst.not_n_im 2
V 103000,24000,CONT_VIA,xpu_core_inst.o2_x2_11_sig
V 82000,24000,CONT_VIA,xpu_core_inst.o2_x2_9_sig
V 77000,24000,CONT_VIA,xpu_core_inst.o2_x2_9_sig
V 69000,24000,CONT_VIA,xpu_core_inst.na2_x1_13_sig
V 58000,24000,CONT_VIA,xpu_core_inst.na2_x1_13_sig
V 57000,24000,CONT_VIA,xpu_core_inst.ao22_x2_2_sig
V 53000,24000,CONT_VIA,xpu_core_inst.ao22_x2_2_sig
V 49000,24000,CONT_VIA,xpu_core_inst.aux23
V 44000,24000,CONT_VIA,xpu_core_inst.n_pc 1
V 16000,24000,CONT_VIA,xpu_core_inst.n_pc 1
V 175000,23000,CONT_VIA,adder.xr2_x1_3_sig
V 162000,23000,CONT_VIA,xpu_core_inst.noa22_x1_13_sig
V 150000,23000,CONT_VIA,xpu_core_inst.not_n_pc 3
V 145000,23000,CONT_VIA,xpu_core_inst.not_n_pc 3
V 144000,23000,CONT_VIA,xpu_core_inst.noa22_x1_38_sig
V 136000,23000,CONT_VIA,xpu_core_inst.noa22_x1_38_sig
V 131000,23000,CONT_VIA,n_address 3
V 104000,23000,CONT_VIA,xpu_core_inst.noa22_x1_10_sig
V 89000,23000,CONT_VIA,xpu_core_inst.not_n_im 1
V 83000,23000,CONT_VIA,xpu_core_inst.noa22_x1_7_sig
V 70000,23000,CONT_VIA,xpu_core_inst.not_n_ift
V 68000,23000,CONT_VIA,xpu_core_inst.not_v_net_9
V 52000,23000,CONT_VIA,xpu_core_inst.n_pc 1
V 44000,23000,CONT_VIA,xpu_core_inst.n_pc 1
V 38000,23000,CONT_VIA,xpu_core_inst.noa22_x1_6_sig
V 31000,23000,CONT_VIA,xpu_core_inst.noa22_x1_6_sig
V 167000,22000,CONT_VIA,xpu_core_inst.na2_x1_7_sig
V 163000,22000,CONT_VIA,xpu_core_inst.na2_x1_7_sig
V 152000,22000,CONT_VIA,xpu_core_inst.not_v_net_63
V 145000,22000,CONT_VIA,xpu_core_inst.not_n_pc 3
V 129000,22000,CONT_VIA,xpu_core_inst.not_n_pc 3
V 123000,22000,CONT_VIA,xpu_core_inst.no2_x1_30_sig
V 111000,22000,CONT_VIA,xpu_core_inst.na2_x1_6_sig
V 105000,22000,CONT_VIA,xpu_core_inst.na2_x1_6_sig
V 97000,22000,CONT_VIA,xpu_core_inst.na2_x1_5_sig
V 84000,22000,CONT_VIA,xpu_core_inst.na2_x1_5_sig
V 64000,22000,CONT_VIA,n_address 1
V 30000,22000,CONT_VIA,xpu_core_inst.noa22_x1_7_sig
V 29000,22000,CONT_VIA,xpu_core_inst.no3_x1_3_sig
V 24000,22000,CONT_VIA,xpu_core_inst.no3_x1_3_sig
V 180000,18000,CONT_VIA,adder.xr2_x1_3_sig
V 168000,18000,CONT_VIA,adder.not_rtlcarry_0 3
V 163000,18000,CONT_VIA,xpu_core_inst.not_v_adder_sum 3
V 153000,18000,CONT_VIA,xpu_core_inst.aux1
V 144000,18000,CONT_VIA,xpu_core_inst.noa22_x1_13_sig
V 138000,18000,CONT_VIA,xpu_core_inst.not_v_adder_sum 3
V 127000,18000,CONT_VIA,xpu_core_inst.not_n_pc 3
V 109000,18000,CONT_VIA,m_clock
V 104000,18000,CONT_VIA,xpu_core_inst.o2_x2_11_sig
V 87000,18000,CONT_VIA,xpu_core_inst.noa22_x1_10_sig
V 80000,18000,CONT_VIA,xpu_core_inst.no2_x1_15_sig
V 62000,18000,CONT_VIA,xpu_core_inst.not_n_pc 2
V 48000,18000,CONT_VIA,xpu_core_inst.not_n_acc 1
V 42000,18000,CONT_VIA,xpu_core_inst.aux1
V 27000,18000,CONT_VIA,xpu_core_inst.not_v_adder_sum 1
V 7000,18000,CONT_VIA,m_clock
V 2000,18000,CONT_VIA,xpu_core_inst.not_n_datai 0
V 151000,17000,CONT_VIA,xpu_core_inst.no2_x1_30_sig
V 101000,17000,CONT_VIA,xpu_core_inst.not_n_pc 2
V 76000,17000,CONT_VIA,xpu_core_inst.not_n_ift
V 34000,17000,CONT_VIA,xpu_core_inst.not_n_pc 1
V 159000,16000,CONT_VIA,xpu_core_inst.not_n_pc 2
V 145000,16000,CONT_VIA,xpu_core_inst.not_aux4
V 130000,16000,CONT_VIA,xpu_core_inst.not_n_pc 3
V 93000,16000,CONT_VIA,xpu_core_inst.not_n_ift
V 74000,16000,CONT_VIA,xpu_core_inst.not_v_net_9
V 62000,16000,CONT_VIA,xpu_core_inst.not_n_pc 2
V 54000,16000,CONT_VIA,xpu_core_inst.not_n_pc 2
V 31000,16000,CONT_VIA,xpu_core_inst.not_n_ift
V 156000,15000,CONT_VIA,xpu_core_inst.not_n_ift
V 135000,15000,CONT_VIA,xpu_core_inst.not_n_ift
V 103000,15000,CONT_VIA,xpu_core_inst.not_v_net_63
V 94000,15000,CONT_VIA,xpu_core_inst.not_v_net_9
V 67000,15000,CONT_VIA,xpu_core_inst.n_im 2
V 66000,15000,CONT_VIA,xpu_core_inst.aux23
V 32000,15000,CONT_VIA,xpu_core_inst.not_v_net_9
V 171000,14000,CONT_VIA,adder.rtlcarry_0 3
V 167000,14000,CONT_VIA,adder.rtlcarry_0 3
V 158000,14000,CONT_VIA,xpu_core_inst.noa22_x1_37_sig
V 150000,14000,CONT_VIA,xpu_core_inst.noa22_x1_37_sig
V 136000,14000,CONT_VIA,xpu_core_inst.not_v_net_9
V 95000,14000,CONT_VIA,xpu_core_inst.noa22_x1_9_sig
V 88000,14000,CONT_VIA,xpu_core_inst.noa22_x1_9_sig
V 86000,14000,CONT_VIA,xpu_core_inst.no3_x1_4_sig
V 69000,14000,CONT_VIA,xpu_core_inst.n_pc 2
V 61000,14000,CONT_VIA,xpu_core_inst.n_pc 2
V 47000,14000,CONT_VIA,xpu_core_inst.no2_x1_29_sig
V 40000,14000,CONT_VIA,xpu_core_inst.no2_x1_29_sig
V 39000,14000,CONT_VIA,xpu_core_inst.noa22_x1_36_sig
V 33000,14000,CONT_VIA,xpu_core_inst.noa22_x1_36_sig
V 21000,14000,CONT_VIA,xpu_core_inst.n_pc 2
V 176000,13000,CONT_VIA,v_adder_sum 3
V 162000,13000,CONT_VIA,v_adder_sum 3
V 157000,13000,CONT_VIA,xpu_core_inst.not_v_net_9
V 143000,13000,CONT_VIA,xpu_core_inst.no3_x1_5_sig
V 132000,13000,CONT_VIA,xpu_core_inst.no3_x1_5_sig
V 129000,13000,CONT_VIA,xpu_core_inst.not_aux4
V 126000,13000,CONT_VIA,xpu_core_inst.n_pc 3
V 123000,13000,CONT_VIA,xpu_core_inst.n_pc 3
V 96000,13000,CONT_VIA,xpu_core_inst.not_v_adder_sum 2
V 82000,13000,CONT_VIA,xpu_core_inst.not_v_adder_sum 2
V 81000,13000,CONT_VIA,xpu_core_inst.mbk_buf_not_v_net_45
V 74000,13000,CONT_VIA,xpu_core_inst.not_v_net_9
V 53000,13000,CONT_VIA,xpu_core_inst.not_aux4
V 49000,13000,CONT_VIA,xpu_core_inst.mbk_buf_not_v_net_45
V 26000,13000,CONT_VIA,v_adder_sum 1
V 1000,13000,CONT_VIA,n_datai 0
V 175000,12000,CONT_VIA,adder.mbk_buf_rtlcarry_0 3
V 172000,12000,CONT_VIA,adder.mbk_buf_rtlcarry_0 3
V 154000,12000,CONT_VIA,v_adder_in1 2
V 146000,12000,CONT_VIA,xpu_core_inst.noa22_x1_12_sig
V 137000,12000,CONT_VIA,xpu_core_inst.noa22_x1_12_sig
V 131000,12000,CONT_VIA,xpu_core_inst.noa22_x1_11_sig
V 113000,12000,CONT_VIA,xpu_core_inst.noa22_x1_11_sig
V 89000,12000,CONT_VIA,xpu_core_inst.not_aux4
V 75000,12000,CONT_VIA,xpu_core_inst.na2_x1_14_sig
V 70000,12000,CONT_VIA,xpu_core_inst.ao22_x2_3_sig
V 56000,12000,CONT_VIA,xpu_core_inst.no3_x1_4_sig
V 55000,12000,CONT_VIA,xpu_core_inst.noa22_x1_8_sig
V 43000,12000,CONT_VIA,v_adder_in1 1
V 11000,12000,CONT_VIA,xpu_core_inst.noa22_x1_8_sig
V 179000,8000,CONT_VIA,n_datao 0
V 178000,8000,CONT_VIA,xpu_core_inst.n_acc 0
V 146000,8000,CONT_VIA,v_adder_in1 2
V 102000,8000,CONT_VIA,xpu_core_inst.not_v_adder_sum 2
V 89000,8000,CONT_VIA,xpu_core_inst.not_aux1
V 78000,8000,CONT_VIA,xpu_core_inst.n_im 2
V 76000,8000,CONT_VIA,xpu_core_inst.na2_x1_14_sig
V 20000,8000,CONT_VIA,v_adder_sum 1
V 165000,7000,CONT_VIA,adder.rtlcarry_0 3
V 131000,7000,CONT_VIA,xpu_core_inst.not_aux1
V 123000,7000,CONT_VIA,xpu_core_inst.n_im 2
V 96000,7000,CONT_VIA,xpu_core_inst.not_aux23
V 79000,7000,CONT_VIA,xpu_core_inst.not_aux23
V 75000,7000,CONT_VIA,xpu_core_inst.ao22_x2_3_sig
V 43000,7000,CONT_VIA,v_adder_in1 1
V 36000,7000,CONT_VIA,v_adder_in1 1
V 172000,6000,CONT_VIA,v_adder_in1 2
V 129000,6000,CONT_VIA,xpu_core_inst.mbk_buf_not_v_net_45
V 88000,6000,CONT_VIA,xpu_core_inst.not_n_im 1
V 52000,6000,CONT_VIA,adder.rtlcarry_0 2
V 167000,5000,CONT_VIA,adder.not_rtlcarry_0 2
V 158000,5000,CONT_VIA,adder.not_rtlcarry_0 2
V 136000,5000,CONT_VIA,adder.not_rtlcarry_0 2
V 135000,5000,CONT_VIA,adder.rtlcarry_0 2
V 107000,5000,CONT_VIA,adder.rtlcarry_0 2
V 87000,5000,CONT_VIA,xpu_core_inst.mbk_buf_not_v_net_45
V 61000,5000,CONT_VIA,adder.not_rtlcarry_0 1
V 54000,5000,CONT_VIA,adder.not_rtlcarry_0 1
V 2000,5000,CONT_VIA,adder.not_rtlcarry_0 1
V 166000,4000,CONT_VIA,adder.not_n_in2 2
V 156000,4000,CONT_VIA,adder.not_n_in2 2
V 152000,4000,CONT_VIA,adder.not_n_in2 2
V 142000,4000,CONT_VIA,adder.xr2_x1_2_sig
V 118000,4000,CONT_VIA,adder.xr2_x1_2_sig
V 114000,4000,CONT_VIA,v_adder_sum 2
V 101000,4000,CONT_VIA,v_adder_sum 2
V 86000,4000,CONT_VIA,v_adder_in2 1
V 68000,4000,CONT_VIA,v_adder_in2 1
V 32000,4000,CONT_VIA,adder.xr2_x1_sig
V 18000,4000,CONT_VIA,adder.xr2_x1_sig
V 173000,3000,CONT_VIA,adder.inv_x2_2_sig
V 163000,3000,CONT_VIA,adder.inv_x2_2_sig
V 151000,3000,CONT_VIA,v_adder_in2 2
V 130000,3000,CONT_VIA,xpu_core_inst.not_n_im 2
V 124000,3000,CONT_VIA,xpu_core_inst.not_n_im 2
V 95000,3000,CONT_VIA,xpu_core_inst.aux23
V 69000,3000,CONT_VIA,adder.not_n_in2 1
V 59000,3000,CONT_VIA,adder.not_n_in2 1
V 53000,3000,CONT_VIA,adder.not_n_in2 1
V 31000,3000,CONT_VIA,v_adder_in2 1
V 164000,2000,CONT_VIA,adder.a2_x2_2_sig
V 159000,2000,CONT_VIA,adder.a2_x2_2_sig
V 141000,2000,CONT_VIA,v_adder_in2 2
V 128000,2000,CONT_VIA,v_adder_in2 2
V 113000,2000,CONT_VIA,adder.mbk_buf_rtlcarry_0 2
V 108000,2000,CONT_VIA,adder.mbk_buf_rtlcarry_0 2
V 82000,2000,CONT_VIA,n_address 2
V 62000,2000,CONT_VIA,adder.a2_x2_sig
V 51000,2000,CONT_VIA,adder.a2_x2_sig
V 50000,2000,CONT_VIA,adder.inv_x2_sig
V 44000,2000,CONT_VIA,adder.inv_x2_sig
V 23000,2000,CONT_VIA,adder.mbk_buf_rtlcarry_0 1
V 11000,2000,CONT_VIA,adder.mbk_buf_rtlcarry_0 1
V 10000,2000,CONT_VIA,adder.rtlcarry_0 1
V 1000,2000,CONT_VIA,adder.rtlcarry_0 1
EOF
