0.7
2020.2
Nov  8 2024
22:36:57
D:/tiny_riscv/core/vivado/single_cycle_control_unit/single_cycle_control_unit.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,uvm,,,,,,
D:/tiny_riscv/core/vivado/single_cycle_control_unit/single_cycle_control_unit.srcs/sim_1/imports/testbench/tb_control_unit.sv,1751488200,systemVerilog,,,,tb,,uvm,,,,,,
D:/tiny_riscv/core/vivado/single_cycle_control_unit/single_cycle_control_unit.srcs/sources_1/imports/rtl/alu_decoder.sv,1751478826,systemVerilog,,D:/tiny_riscv/core/vivado/single_cycle_control_unit/single_cycle_control_unit.srcs/sources_1/imports/rtl/control_unit.sv,,alu_decoder,,uvm,,,,,,
D:/tiny_riscv/core/vivado/single_cycle_control_unit/single_cycle_control_unit.srcs/sources_1/imports/rtl/control_unit.sv,1751480014,systemVerilog,,D:/tiny_riscv/core/vivado/single_cycle_control_unit/single_cycle_control_unit.srcs/sources_1/imports/rtl/main_decoder.sv,,control_unit,,uvm,,,,,,
D:/tiny_riscv/core/vivado/single_cycle_control_unit/single_cycle_control_unit.srcs/sources_1/imports/rtl/main_decoder.sv,1751479982,systemVerilog,,D:/tiny_riscv/core/vivado/single_cycle_control_unit/single_cycle_control_unit.srcs/sim_1/imports/testbench/tb_control_unit.sv,,main_decoder,,uvm,,,,,,
