\hypertarget{classBaseSimpleCPU}{
\section{クラス BaseSimpleCPU}
\label{classBaseSimpleCPU}\index{BaseSimpleCPU@{BaseSimpleCPU}}
}


{\ttfamily \#include $<$base.hh$>$}BaseSimpleCPUに対する継承グラフ:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=3cm]{classBaseSimpleCPU}
\end{center}
\end{figure}
\subsection*{構成}
\begin{DoxyCompactItemize}
\item 
class \hyperlink{classBaseSimpleCPU_1_1BaseSimpleCPU}{BaseSimpleCPU}
\end{DoxyCompactItemize}
\subsection*{Public メソッド}
\begin{DoxyCompactItemize}
\item 
void \hyperlink{classBaseSimpleCPU_ae674290a26ecbd622c5160e38e8a4fe9}{wakeup} ()
\item 
void \hyperlink{classBaseSimpleCPU_ab009616bac40c9b920ed54fccca517a9}{zero\_\-fill\_\-64} (\hyperlink{base_2types_8hh_af1bb03d6a4ee096394a6749f0a169232}{Addr} addr)
\item 
\hyperlink{classBaseSimpleCPU_a71551db7d052136dcf3e0ff87f935568}{BaseSimpleCPU} (BaseSimpleCPUParams $\ast$params)
\item 
virtual \hyperlink{classBaseSimpleCPU_a42056bddf302c92cf50f79e3d184ccfa}{$\sim$BaseSimpleCPU} ()
\item 
\hyperlink{base_2types_8hh_af1bb03d6a4ee096394a6749f0a169232}{Addr} \hyperlink{classBaseSimpleCPU_a7e2d118d430dcbebd896ba39811ef03b}{dbg\_\-vtophys} (\hyperlink{base_2types_8hh_af1bb03d6a4ee096394a6749f0a169232}{Addr} addr)
\item 
void \hyperlink{classBaseSimpleCPU_afc6b0526014df091373ec2c850508a55}{checkForInterrupts} ()
\item 
void \hyperlink{classBaseSimpleCPU_a06bcbb6a9e9cbcf60796a0843cdf9a35}{setupFetchRequest} (\hyperlink{classRequest}{Request} $\ast$req)
\item 
void \hyperlink{classBaseSimpleCPU_ad341f256f4b26b20980f548e42ea79c4}{preExecute} ()
\item 
void \hyperlink{classBaseSimpleCPU_a86cfcf0bbf35e6f79ccf03bd9436f633}{postExecute} ()
\item 
void \hyperlink{classBaseSimpleCPU_a9ff8fd374877c2ff6c10178aaad00852}{advancePC} (\hyperlink{classRefCountingPtr}{Fault} fault)
\item 
virtual void \hyperlink{classBaseSimpleCPU_a49259982c98a7959f39b77db5069fea0}{deallocateContext} (\hyperlink{base_2types_8hh_ab39b1a4f9dad884694c7a74ed69e6a6b}{ThreadID} thread\_\-num)
\item 
virtual void \hyperlink{classBaseSimpleCPU_ab39525f324a8a93139e17327f6ccde10}{haltContext} (\hyperlink{base_2types_8hh_ab39b1a4f9dad884694c7a74ed69e6a6b}{ThreadID} thread\_\-num)
\item 
virtual void \hyperlink{classBaseSimpleCPU_a4dc637449366fcdfc4e764cdf12d9b11}{regStats} ()
\item 
virtual void \hyperlink{classBaseSimpleCPU_a65880e61108132689a1bd769b9187fb7}{resetStats} ()
\item 
virtual void \hyperlink{classBaseSimpleCPU_aecc7d8debf54990ffeaaed5bac7d7d81}{startup} ()
\item 
void \hyperlink{classBaseSimpleCPU_ae14e8c918d9e0fa1f09581af157369e2}{countInst} ()
\item 
virtual \hyperlink{base_2types_8hh_ae1475755791765b8e6f6a8bb091e273e}{Counter} \hyperlink{classBaseSimpleCPU_abdcc0de01ff3d8d22a40e0b966acb463}{totalInsts} () const 
\item 
virtual \hyperlink{base_2types_8hh_ae1475755791765b8e6f6a8bb091e273e}{Counter} \hyperlink{classBaseSimpleCPU_adfb528b512cf037ade8dc8e22bf8a7bd}{totalOps} () const 
\item 
void \hyperlink{classBaseSimpleCPU_a688ca491f5419c29fb81f8235ba1dc13}{serializeThread} (std::ostream \&os, \hyperlink{base_2types_8hh_ab39b1a4f9dad884694c7a74ed69e6a6b}{ThreadID} tid)
\item 
void \hyperlink{classBaseSimpleCPU_a5122e6d6fdbdb3cb9ba72ae970f00a9e}{unserializeThread} (\hyperlink{classCheckpoint}{Checkpoint} $\ast$cp, const std::string \&section, \hyperlink{base_2types_8hh_ab39b1a4f9dad884694c7a74ed69e6a6b}{ThreadID} tid)
\item 
void \hyperlink{classBaseSimpleCPU_a2f9742f8d2bcf6a31ebfc121fd9d5fbc}{setEA} (\hyperlink{base_2types_8hh_af1bb03d6a4ee096394a6749f0a169232}{Addr} EA)
\item 
\hyperlink{base_2types_8hh_af1bb03d6a4ee096394a6749f0a169232}{Addr} \hyperlink{classBaseSimpleCPU_a840be0f7fe0a7a50b37b0552fe6ca506}{getEA} ()
\item 
uint64\_\-t \hyperlink{classBaseSimpleCPU_a9e7b0a4d5373c48902425c9456b19e7e}{readIntRegOperand} (const \hyperlink{classStaticInst}{StaticInst} $\ast$si, int idx)
\item 
\hyperlink{classBaseSimpleCPU_a75484259f1855aabc8d74c6eb1cfe186}{FloatReg} \hyperlink{classBaseSimpleCPU_a717c88c8c56d79c9ed554ba5992bd8c3}{readFloatRegOperand} (const \hyperlink{classStaticInst}{StaticInst} $\ast$si, int idx)
\item 
\hyperlink{classBaseSimpleCPU_aab5eeae86499f9bfe15ef79360eccc64}{FloatRegBits} \hyperlink{classBaseSimpleCPU_a39d93624e4481f4a210f2c46ea6b15b0}{readFloatRegOperandBits} (const \hyperlink{classStaticInst}{StaticInst} $\ast$si, int idx)
\item 
\hyperlink{classBaseSimpleCPU_a0c9de550a32808e6a25b54b6c791d5ab}{CCReg} \hyperlink{classBaseSimpleCPU_abbb38b103304a528dca50350209e8f82}{readCCRegOperand} (const \hyperlink{classStaticInst}{StaticInst} $\ast$si, int idx)
\item 
void \hyperlink{classBaseSimpleCPU_a654e99f2be7cd298378462ce9651bb44}{setIntRegOperand} (const \hyperlink{classStaticInst}{StaticInst} $\ast$si, int idx, uint64\_\-t val)
\item 
void \hyperlink{classBaseSimpleCPU_addc8b4b6511725bf8ff48bd09ef22892}{setFloatRegOperand} (const \hyperlink{classStaticInst}{StaticInst} $\ast$si, int idx, \hyperlink{classBaseSimpleCPU_a75484259f1855aabc8d74c6eb1cfe186}{FloatReg} val)
\item 
void \hyperlink{classBaseSimpleCPU_a80a516966713c873cf964af7538dbd37}{setFloatRegOperandBits} (const \hyperlink{classStaticInst}{StaticInst} $\ast$si, int idx, \hyperlink{classBaseSimpleCPU_aab5eeae86499f9bfe15ef79360eccc64}{FloatRegBits} val)
\item 
void \hyperlink{classBaseSimpleCPU_a859133f9c66c7b72cb02ff58e8385b52}{setCCRegOperand} (const \hyperlink{classStaticInst}{StaticInst} $\ast$si, int idx, \hyperlink{classBaseSimpleCPU_a0c9de550a32808e6a25b54b6c791d5ab}{CCReg} val)
\item 
bool \hyperlink{classBaseSimpleCPU_a254cecc48d457ea298b08a8bb009f9cf}{readPredicate} ()
\item 
void \hyperlink{classBaseSimpleCPU_a137a8c6cced89c2ff8387900439436b4}{setPredicate} (bool val)
\item 
TheISA::PCState \hyperlink{classBaseSimpleCPU_a827fb3454585cf4c620f4fd341966317}{pcState} ()
\item 
void \hyperlink{classBaseSimpleCPU_a5e9cfc754c9ef9b7db875ce89871944e}{pcState} (const TheISA::PCState \&val)
\item 
\hyperlink{base_2types_8hh_af1bb03d6a4ee096394a6749f0a169232}{Addr} \hyperlink{classBaseSimpleCPU_a53c92716db281ae16ffb693c6d7803c7}{instAddr} ()
\item 
\hyperlink{base_2types_8hh_af1bb03d6a4ee096394a6749f0a169232}{Addr} \hyperlink{classBaseSimpleCPU_aceec6e28772f91b3cc921c0e3927b0c2}{nextInstAddr} ()
\item 
\hyperlink{base_2types_8hh_adfb4d8b20c5abc8be73dd367b16f2d57}{MicroPC} \hyperlink{classBaseSimpleCPU_a1a21696f33a7d38f251687ae0b5e9718}{microPC} ()
\item 
\hyperlink{classBaseSimpleCPU_aaf5f073a387db0556d1db4bcc45428bc}{MiscReg} \hyperlink{classBaseSimpleCPU_a7b5ac6af9c2c19d7c1b442b8a3aebbc6}{readMiscRegNoEffect} (int misc\_\-reg)
\item 
\hyperlink{classBaseSimpleCPU_aaf5f073a387db0556d1db4bcc45428bc}{MiscReg} \hyperlink{classBaseSimpleCPU_a5a8c6c487e8da143d26188258b04f1cc}{readMiscReg} (int misc\_\-reg)
\item 
void \hyperlink{classBaseSimpleCPU_a1877dde4f3eb17a8b7d33ea40176c148}{setMiscReg} (int misc\_\-reg, const \hyperlink{classBaseSimpleCPU_aaf5f073a387db0556d1db4bcc45428bc}{MiscReg} \&val)
\item 
\hyperlink{classBaseSimpleCPU_aaf5f073a387db0556d1db4bcc45428bc}{MiscReg} \hyperlink{classBaseSimpleCPU_ac6d0dc1a63cede82f4242d43236a98db}{readMiscRegOperand} (const \hyperlink{classStaticInst}{StaticInst} $\ast$si, int idx)
\item 
void \hyperlink{classBaseSimpleCPU_a6cfad8f780bab7feb893941cb0d46160}{setMiscRegOperand} (const \hyperlink{classStaticInst}{StaticInst} $\ast$si, int idx, const \hyperlink{classBaseSimpleCPU_aaf5f073a387db0556d1db4bcc45428bc}{MiscReg} \&val)
\item 
void \hyperlink{classBaseSimpleCPU_a2d698ff909513b48a1263f8a5440e067}{demapPage} (\hyperlink{base_2types_8hh_af1bb03d6a4ee096394a6749f0a169232}{Addr} vaddr, uint64\_\-t asn)
\item 
void \hyperlink{classBaseSimpleCPU_ac8a36d45a839b07f50b73f1eee119615}{demapInstPage} (\hyperlink{base_2types_8hh_af1bb03d6a4ee096394a6749f0a169232}{Addr} vaddr, uint64\_\-t asn)
\item 
void \hyperlink{classBaseSimpleCPU_a26789603cc94992d18f8ddedfff96acf}{demapDataPage} (\hyperlink{base_2types_8hh_af1bb03d6a4ee096394a6749f0a169232}{Addr} vaddr, uint64\_\-t asn)
\item 
unsigned \hyperlink{classBaseSimpleCPU_a25b995a791e41965e088d8bf3f2bf859}{readStCondFailures} ()
\item 
void \hyperlink{classBaseSimpleCPU_abbe779fa43c72cd485ddb736ab17ff61}{setStCondFailures} (unsigned sc\_\-failures)
\item 
\hyperlink{classBaseSimpleCPU_aaf5f073a387db0556d1db4bcc45428bc}{MiscReg} \hyperlink{classBaseSimpleCPU_ac4382c0931786c368f26b645332022e0}{readRegOtherThread} (int regIdx, \hyperlink{base_2types_8hh_ab39b1a4f9dad884694c7a74ed69e6a6b}{ThreadID} tid=\hyperlink{base_2types_8hh_a192b210a26f038691d0f095d85dc0953}{InvalidThreadID})
\item 
void \hyperlink{classBaseSimpleCPU_a6674d3dd977dcee573918b5d2d45b8ef}{setRegOtherThread} (int regIdx, const \hyperlink{classBaseSimpleCPU_aaf5f073a387db0556d1db4bcc45428bc}{MiscReg} \&val, \hyperlink{base_2types_8hh_ab39b1a4f9dad884694c7a74ed69e6a6b}{ThreadID} tid=\hyperlink{base_2types_8hh_a192b210a26f038691d0f095d85dc0953}{InvalidThreadID})
\item 
\hyperlink{classRefCountingPtr}{Fault} \hyperlink{classBaseSimpleCPU_a5f42e07ae335dff417664e91518c7f1e}{hwrei} ()
\item 
bool \hyperlink{classBaseSimpleCPU_a461205960be9d52e9beda48a77e9c600}{simPalCheck} (int palFunc)
\item 
void \hyperlink{classBaseSimpleCPU_a36e0b96120fcbbc2ee8699158f7be5c2}{syscall} (int64\_\-t callnum)
\item 
bool \hyperlink{classBaseSimpleCPU_a99768639c728ee835cce54b8b42b3d8f}{misspeculating} ()
\item 
\hyperlink{classThreadContext}{ThreadContext} $\ast$ \hyperlink{classBaseSimpleCPU_ad33756f3e96ee445dca8d69b1dd8709c}{tcBase} ()
\end{DoxyCompactItemize}
\subsection*{Public 変数}
\begin{DoxyCompactItemize}
\item 
\hyperlink{classSimpleThread}{SimpleThread} $\ast$ \hyperlink{classBaseSimpleCPU_af9572fa907cd21b54cb14bd626010d39}{thread}
\item 
\hyperlink{classThreadContext}{ThreadContext} $\ast$ \hyperlink{classBaseSimpleCPU_a4455a4759e69e5ebe68ae7298cbcc37d}{tc}
\item 
\hyperlink{classCheckerCPU}{CheckerCPU} $\ast$ \hyperlink{classBaseSimpleCPU_aaa7fb8cd1a26ae3d37471b17ac031f73}{checker}
\item 
bool \hyperlink{classBaseSimpleCPU_a60dc78ede18ae1c296442fd0d1cde61b}{interval\_\-stats}
\item 
TheISA::MachInst \hyperlink{classBaseSimpleCPU_a3fb19fcd9c09cfac7357af074b301868}{inst}
\item 
\hyperlink{classRefCountingPtr}{StaticInstPtr} \hyperlink{classBaseSimpleCPU_abd80e0d70258dae9a743c9930a385163}{curStaticInst}
\item 
\hyperlink{classRefCountingPtr}{StaticInstPtr} \hyperlink{classBaseSimpleCPU_a52d6d2514fb5ccecad4788d57738f544}{curMacroStaticInst}
\item 
\hyperlink{base_2types_8hh_af1bb03d6a4ee096394a6749f0a169232}{Addr} \hyperlink{classBaseSimpleCPU_a0d06ede4b8656108bf00293f1ee0e035}{fetchOffset}
\item 
bool \hyperlink{classBaseSimpleCPU_ae91a837c03d66c9c15de3da2fc76e811}{stayAtPC}
\item 
\hyperlink{base_2types_8hh_ae1475755791765b8e6f6a8bb091e273e}{Counter} \hyperlink{classBaseSimpleCPU_a1431f3f73435dd9b1c68e7e3a303ada0}{numInst}
\item 
\hyperlink{base_2types_8hh_ae1475755791765b8e6f6a8bb091e273e}{Counter} \hyperlink{classBaseSimpleCPU_add074e8bdc5b62781b8ef02d666dc6b1}{startNumInst}
\item 
\hyperlink{classStats_1_1Scalar}{Stats::Scalar} \hyperlink{classBaseSimpleCPU_a302bf9a6fd3b54c46eb3e2bfb18a320e}{numInsts}
\item 
\hyperlink{base_2types_8hh_ae1475755791765b8e6f6a8bb091e273e}{Counter} \hyperlink{classBaseSimpleCPU_a0cb2e6732f2a0039cb918fc50956616a}{numOp}
\item 
\hyperlink{base_2types_8hh_ae1475755791765b8e6f6a8bb091e273e}{Counter} \hyperlink{classBaseSimpleCPU_ac574fb5f01568f023779519da07bf695}{startNumOp}
\item 
\hyperlink{classStats_1_1Scalar}{Stats::Scalar} \hyperlink{classBaseSimpleCPU_a121c14c0d2e80edfe1e3d01031707c0b}{numOps}
\item 
\hyperlink{classStats_1_1Scalar}{Stats::Scalar} \hyperlink{classBaseSimpleCPU_a416968ef3d43f2bd9da001865a53a90b}{numIntAluAccesses}
\item 
\hyperlink{classStats_1_1Scalar}{Stats::Scalar} \hyperlink{classBaseSimpleCPU_aecffaf5b7016d2d991dd5e1de1a8946e}{numFpAluAccesses}
\item 
\hyperlink{classStats_1_1Scalar}{Stats::Scalar} \hyperlink{classBaseSimpleCPU_a18b716819072434f709f1513e5078168}{numCallsReturns}
\item 
\hyperlink{classStats_1_1Scalar}{Stats::Scalar} \hyperlink{classBaseSimpleCPU_a23ee17e43ac73ad292d6ffb605293364}{numCondCtrlInsts}
\item 
\hyperlink{classStats_1_1Scalar}{Stats::Scalar} \hyperlink{classBaseSimpleCPU_a9e5a156bac1cb43d66b86372e17da1bd}{numIntInsts}
\item 
\hyperlink{classStats_1_1Scalar}{Stats::Scalar} \hyperlink{classBaseSimpleCPU_a925ac62d7f57c791a98868d640c3d195}{numFpInsts}
\item 
\hyperlink{classStats_1_1Scalar}{Stats::Scalar} \hyperlink{classBaseSimpleCPU_ae7061027b5edb87b145bf1ebf1720c37}{numIntRegReads}
\item 
\hyperlink{classStats_1_1Scalar}{Stats::Scalar} \hyperlink{classBaseSimpleCPU_a57ac9b75469edc84c4cde5fbc967cd06}{numIntRegWrites}
\item 
\hyperlink{classStats_1_1Scalar}{Stats::Scalar} \hyperlink{classBaseSimpleCPU_a958575f0f033dd22c762ca5e2be64034}{numFpRegReads}
\item 
\hyperlink{classStats_1_1Scalar}{Stats::Scalar} \hyperlink{classBaseSimpleCPU_a7b705046e187b82706fb786e8e8edd1a}{numFpRegWrites}
\item 
\hyperlink{classStats_1_1Scalar}{Stats::Scalar} \hyperlink{classBaseSimpleCPU_a949ece84cfe5ba6af93b85de367806ef}{numCCRegReads}
\item 
\hyperlink{classStats_1_1Scalar}{Stats::Scalar} \hyperlink{classBaseSimpleCPU_a0bd5bc278dffd538498c492e41831997}{numCCRegWrites}
\item 
\hyperlink{classStats_1_1Scalar}{Stats::Scalar} \hyperlink{classBaseSimpleCPU_a6102e519d600e5e0f2d310d628f9a361}{numMemRefs}
\item 
\hyperlink{classStats_1_1Scalar}{Stats::Scalar} \hyperlink{classBaseSimpleCPU_ae7c222b5c2c639802515df29884a7576}{numLoadInsts}
\item 
\hyperlink{classStats_1_1Scalar}{Stats::Scalar} \hyperlink{classBaseSimpleCPU_a597ae298ef74a2f5578c27208781c44c}{numStoreInsts}
\item 
\hyperlink{classStats_1_1Formula}{Stats::Formula} \hyperlink{classBaseSimpleCPU_af52194e661180e3b96c4cecb634f2051}{numIdleCycles}
\item 
\hyperlink{classStats_1_1Formula}{Stats::Formula} \hyperlink{classBaseSimpleCPU_a7298dfe65dbb56979d6cb073fcb92a74}{numBusyCycles}
\item 
\hyperlink{base_2types_8hh_ae1475755791765b8e6f6a8bb091e273e}{Counter} \hyperlink{classBaseSimpleCPU_a9c78b70028e5df92b15a6fd9c56e5acf}{numLoad}
\item 
\hyperlink{base_2types_8hh_ae1475755791765b8e6f6a8bb091e273e}{Counter} \hyperlink{classBaseSimpleCPU_abc2dac603f413be8cd5f63b5c0b2d48d}{startNumLoad}
\item 
\hyperlink{classStats_1_1Average}{Stats::Average} \hyperlink{classBaseSimpleCPU_a40be38a691cf502b6ba46aaefd86dc77}{notIdleFraction}
\item 
\hyperlink{classStats_1_1Formula}{Stats::Formula} \hyperlink{classBaseSimpleCPU_a591131fa4ec30e59631a01f16393430e}{idleFraction}
\item 
\hyperlink{classStats_1_1Scalar}{Stats::Scalar} \hyperlink{classBaseSimpleCPU_a2b9328bdb1a6898bfae824981cd64311}{icacheStallCycles}
\item 
\hyperlink{base_2types_8hh_ae1475755791765b8e6f6a8bb091e273e}{Counter} \hyperlink{classBaseSimpleCPU_a3e096aa6ed4182585302ca5aff38aa3a}{lastIcacheStall}
\item 
\hyperlink{classStats_1_1Scalar}{Stats::Scalar} \hyperlink{classBaseSimpleCPU_a86adafbcd047a925dfe292a237b44e79}{icacheRetryCycles}
\item 
\hyperlink{base_2types_8hh_ae1475755791765b8e6f6a8bb091e273e}{Counter} \hyperlink{classBaseSimpleCPU_aa608cdd1d274fea9cbc038ab248469a1}{lastIcacheRetry}
\item 
\hyperlink{classStats_1_1Scalar}{Stats::Scalar} \hyperlink{classBaseSimpleCPU_a06d11574ef2a7c403c51d626e834d91e}{dcacheStallCycles}
\item 
\hyperlink{base_2types_8hh_ae1475755791765b8e6f6a8bb091e273e}{Counter} \hyperlink{classBaseSimpleCPU_a8b4696062ef09ab956804a7a99491853}{lastDcacheStall}
\item 
\hyperlink{classStats_1_1Scalar}{Stats::Scalar} \hyperlink{classBaseSimpleCPU_ae2ea7ce061e493bd28fe16d53d15d7b6}{dcacheRetryCycles}
\item 
\hyperlink{base_2types_8hh_ae1475755791765b8e6f6a8bb091e273e}{Counter} \hyperlink{classBaseSimpleCPU_af97b90e0b2b4a4e3fdb86e11f83e85e7}{lastDcacheRetry}
\item 
\hyperlink{classStats_1_1Vector}{Stats::Vector} \hyperlink{classBaseSimpleCPU_aab593a3a00eaa614f40b6d66bec24e35}{statExecutedInstType}
\end{DoxyCompactItemize}
\begin{Indent}{\bf }\par
{\em \label{_amgrpd41d8cd98f00b204e9800998ecf8427e}
 }\begin{DoxyCompactItemize}
\item 
\hyperlink{classStats_1_1Scalar}{Stats::Scalar} \hyperlink{classBaseSimpleCPU_ac68cca0050062403dbc960ab2a97157a}{numBranches}
\item 
\hyperlink{classStats_1_1Scalar}{Stats::Scalar} \hyperlink{classBaseSimpleCPU_a5c4fac7ec4f7ba3135b78424a9500b2a}{numPredictedBranches}
\begin{DoxyCompactList}\small\item\em Number of branches predicted as taken. \item\end{DoxyCompactList}\item 
\hyperlink{classStats_1_1Scalar}{Stats::Scalar} \hyperlink{classBaseSimpleCPU_af91f54462991887406de8312ee71ba69}{numBranchMispred}
\begin{DoxyCompactList}\small\item\em Number of misprediced branches. \item\end{DoxyCompactList}\end{DoxyCompactItemize}
\end{Indent}
\subsection*{Protected 型}
\begin{DoxyCompactItemize}
\item 
enum \hyperlink{classBaseSimpleCPU_a67a0db04d321a74b7e7fcfd3f1a3f70b}{Status} \{ \par
\hyperlink{classBaseSimpleCPU_a67a0db04d321a74b7e7fcfd3f1a3f70bad3fa9ae9431d6cb1772f9d9df48cab19}{Idle}, 
\hyperlink{classBaseSimpleCPU_a67a0db04d321a74b7e7fcfd3f1a3f70ba2f5f2c4a8c4f4f0519d503dcdfbf55cb}{Running}, 
\hyperlink{classBaseSimpleCPU_a67a0db04d321a74b7e7fcfd3f1a3f70bab5c34d467d56d4c58a5be9aa5dbb03e2}{Faulting}, 
\hyperlink{classBaseSimpleCPU_a67a0db04d321a74b7e7fcfd3f1a3f70ba0f2b789f7a775fa65b4d107b728cffeb}{ITBWaitResponse}, 
\par
\hyperlink{classBaseSimpleCPU_a67a0db04d321a74b7e7fcfd3f1a3f70baad09d918aed86399df0c327ea3418b15}{IcacheRetry}, 
\hyperlink{classBaseSimpleCPU_a67a0db04d321a74b7e7fcfd3f1a3f70baa694766f134e9cd81f5ad5b91dedf852}{IcacheWaitResponse}, 
\hyperlink{classBaseSimpleCPU_a67a0db04d321a74b7e7fcfd3f1a3f70bae892f6104e6e26b96d970b34619eb724}{IcacheWaitSwitch}, 
\hyperlink{classBaseSimpleCPU_a67a0db04d321a74b7e7fcfd3f1a3f70baa9c3fe4ed9cc00350965e1fc87f2353c}{DTBWaitResponse}, 
\par
\hyperlink{classBaseSimpleCPU_a67a0db04d321a74b7e7fcfd3f1a3f70ba0faf54129de01a1d6f0ba1c929e0fa40}{DcacheRetry}, 
\hyperlink{classBaseSimpleCPU_a67a0db04d321a74b7e7fcfd3f1a3f70ba62a98c3fd8f706eefc06ffbf0e657c7b}{DcacheWaitResponse}, 
\hyperlink{classBaseSimpleCPU_a67a0db04d321a74b7e7fcfd3f1a3f70ba45e19e93d67b542b4d8be7a5fc631aca}{DcacheWaitSwitch}
 \}
\item 
typedef TheISA::MiscReg \hyperlink{classBaseSimpleCPU_aaf5f073a387db0556d1db4bcc45428bc}{MiscReg}
\item 
typedef TheISA::FloatReg \hyperlink{classBaseSimpleCPU_a75484259f1855aabc8d74c6eb1cfe186}{FloatReg}
\item 
typedef TheISA::FloatRegBits \hyperlink{classBaseSimpleCPU_aab5eeae86499f9bfe15ef79360eccc64}{FloatRegBits}
\item 
typedef TheISA::CCReg \hyperlink{classBaseSimpleCPU_a0c9de550a32808e6a25b54b6c791d5ab}{CCReg}
\end{DoxyCompactItemize}
\subsection*{Protected メソッド}
\begin{DoxyCompactItemize}
\item 
void \hyperlink{classBaseSimpleCPU_a925a66fd31bbc43fa4bc4a90d5b316cb}{checkPcEventQueue} ()
\end{DoxyCompactItemize}
\subsection*{Protected 変数}
\begin{DoxyCompactItemize}
\item 
\hyperlink{classBPredUnit}{BPredUnit} $\ast$ \hyperlink{classBaseSimpleCPU_adee29d0de843b42df1f1caf92d388413}{branchPred}
\item 
\hyperlink{classTrace_1_1InstRecord}{Trace::InstRecord} $\ast$ \hyperlink{classBaseSimpleCPU_acbcf6d90551f8d3a598a70caae74d1ef}{traceData}
\item 
\hyperlink{classBaseSimpleCPU_a67a0db04d321a74b7e7fcfd3f1a3f70b}{Status} \hyperlink{classBaseSimpleCPU_a6cdf6e6db875a442f3ab6db542bd2bb5}{\_\-status}
\end{DoxyCompactItemize}
\subsection*{Private 変数}
\begin{DoxyCompactItemize}
\item 
TheISA::PCState \hyperlink{classBaseSimpleCPU_a981a27c7fab0ac0f25a26595ab3ded3c}{pred\_\-pc}
\end{DoxyCompactItemize}


\subsection{型定義}
\hypertarget{classBaseSimpleCPU_a0c9de550a32808e6a25b54b6c791d5ab}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!CCReg@{CCReg}}
\index{CCReg@{CCReg}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{CCReg}]{\setlength{\rightskip}{0pt plus 5cm}typedef TheISA::CCReg {\bf CCReg}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classBaseSimpleCPU_a0c9de550a32808e6a25b54b6c791d5ab}
\hypertarget{classBaseSimpleCPU_a75484259f1855aabc8d74c6eb1cfe186}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!FloatReg@{FloatReg}}
\index{FloatReg@{FloatReg}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{FloatReg}]{\setlength{\rightskip}{0pt plus 5cm}typedef TheISA::FloatReg {\bf FloatReg}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classBaseSimpleCPU_a75484259f1855aabc8d74c6eb1cfe186}
\hypertarget{classBaseSimpleCPU_aab5eeae86499f9bfe15ef79360eccc64}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!FloatRegBits@{FloatRegBits}}
\index{FloatRegBits@{FloatRegBits}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{FloatRegBits}]{\setlength{\rightskip}{0pt plus 5cm}typedef TheISA::FloatRegBits {\bf FloatRegBits}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classBaseSimpleCPU_aab5eeae86499f9bfe15ef79360eccc64}
\hypertarget{classBaseSimpleCPU_aaf5f073a387db0556d1db4bcc45428bc}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!MiscReg@{MiscReg}}
\index{MiscReg@{MiscReg}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{MiscReg}]{\setlength{\rightskip}{0pt plus 5cm}typedef TheISA::MiscReg {\bf MiscReg}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classBaseSimpleCPU_aaf5f073a387db0556d1db4bcc45428bc}


\subsection{列挙型}
\hypertarget{classBaseSimpleCPU_a67a0db04d321a74b7e7fcfd3f1a3f70b}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!Status@{Status}}
\index{Status@{Status}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{Status}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf Status}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classBaseSimpleCPU_a67a0db04d321a74b7e7fcfd3f1a3f70b}
\begin{Desc}
\item[列挙型の値: ]\par
\begin{description}
\index{Idle@{Idle}!BaseSimpleCPU@{BaseSimpleCPU}}\index{BaseSimpleCPU@{BaseSimpleCPU}!Idle@{Idle}}\item[{\em 
\hypertarget{classBaseSimpleCPU_a67a0db04d321a74b7e7fcfd3f1a3f70bad3fa9ae9431d6cb1772f9d9df48cab19}{
Idle}
\label{classBaseSimpleCPU_a67a0db04d321a74b7e7fcfd3f1a3f70bad3fa9ae9431d6cb1772f9d9df48cab19}
}]\index{Running@{Running}!BaseSimpleCPU@{BaseSimpleCPU}}\index{BaseSimpleCPU@{BaseSimpleCPU}!Running@{Running}}\item[{\em 
\hypertarget{classBaseSimpleCPU_a67a0db04d321a74b7e7fcfd3f1a3f70ba2f5f2c4a8c4f4f0519d503dcdfbf55cb}{
Running}
\label{classBaseSimpleCPU_a67a0db04d321a74b7e7fcfd3f1a3f70ba2f5f2c4a8c4f4f0519d503dcdfbf55cb}
}]\index{Faulting@{Faulting}!BaseSimpleCPU@{BaseSimpleCPU}}\index{BaseSimpleCPU@{BaseSimpleCPU}!Faulting@{Faulting}}\item[{\em 
\hypertarget{classBaseSimpleCPU_a67a0db04d321a74b7e7fcfd3f1a3f70bab5c34d467d56d4c58a5be9aa5dbb03e2}{
Faulting}
\label{classBaseSimpleCPU_a67a0db04d321a74b7e7fcfd3f1a3f70bab5c34d467d56d4c58a5be9aa5dbb03e2}
}]\index{ITBWaitResponse@{ITBWaitResponse}!BaseSimpleCPU@{BaseSimpleCPU}}\index{BaseSimpleCPU@{BaseSimpleCPU}!ITBWaitResponse@{ITBWaitResponse}}\item[{\em 
\hypertarget{classBaseSimpleCPU_a67a0db04d321a74b7e7fcfd3f1a3f70ba0f2b789f7a775fa65b4d107b728cffeb}{
ITBWaitResponse}
\label{classBaseSimpleCPU_a67a0db04d321a74b7e7fcfd3f1a3f70ba0f2b789f7a775fa65b4d107b728cffeb}
}]\index{IcacheRetry@{IcacheRetry}!BaseSimpleCPU@{BaseSimpleCPU}}\index{BaseSimpleCPU@{BaseSimpleCPU}!IcacheRetry@{IcacheRetry}}\item[{\em 
\hypertarget{classBaseSimpleCPU_a67a0db04d321a74b7e7fcfd3f1a3f70baad09d918aed86399df0c327ea3418b15}{
IcacheRetry}
\label{classBaseSimpleCPU_a67a0db04d321a74b7e7fcfd3f1a3f70baad09d918aed86399df0c327ea3418b15}
}]\index{IcacheWaitResponse@{IcacheWaitResponse}!BaseSimpleCPU@{BaseSimpleCPU}}\index{BaseSimpleCPU@{BaseSimpleCPU}!IcacheWaitResponse@{IcacheWaitResponse}}\item[{\em 
\hypertarget{classBaseSimpleCPU_a67a0db04d321a74b7e7fcfd3f1a3f70baa694766f134e9cd81f5ad5b91dedf852}{
IcacheWaitResponse}
\label{classBaseSimpleCPU_a67a0db04d321a74b7e7fcfd3f1a3f70baa694766f134e9cd81f5ad5b91dedf852}
}]\index{IcacheWaitSwitch@{IcacheWaitSwitch}!BaseSimpleCPU@{BaseSimpleCPU}}\index{BaseSimpleCPU@{BaseSimpleCPU}!IcacheWaitSwitch@{IcacheWaitSwitch}}\item[{\em 
\hypertarget{classBaseSimpleCPU_a67a0db04d321a74b7e7fcfd3f1a3f70bae892f6104e6e26b96d970b34619eb724}{
IcacheWaitSwitch}
\label{classBaseSimpleCPU_a67a0db04d321a74b7e7fcfd3f1a3f70bae892f6104e6e26b96d970b34619eb724}
}]\index{DTBWaitResponse@{DTBWaitResponse}!BaseSimpleCPU@{BaseSimpleCPU}}\index{BaseSimpleCPU@{BaseSimpleCPU}!DTBWaitResponse@{DTBWaitResponse}}\item[{\em 
\hypertarget{classBaseSimpleCPU_a67a0db04d321a74b7e7fcfd3f1a3f70baa9c3fe4ed9cc00350965e1fc87f2353c}{
DTBWaitResponse}
\label{classBaseSimpleCPU_a67a0db04d321a74b7e7fcfd3f1a3f70baa9c3fe4ed9cc00350965e1fc87f2353c}
}]\index{DcacheRetry@{DcacheRetry}!BaseSimpleCPU@{BaseSimpleCPU}}\index{BaseSimpleCPU@{BaseSimpleCPU}!DcacheRetry@{DcacheRetry}}\item[{\em 
\hypertarget{classBaseSimpleCPU_a67a0db04d321a74b7e7fcfd3f1a3f70ba0faf54129de01a1d6f0ba1c929e0fa40}{
DcacheRetry}
\label{classBaseSimpleCPU_a67a0db04d321a74b7e7fcfd3f1a3f70ba0faf54129de01a1d6f0ba1c929e0fa40}
}]\index{DcacheWaitResponse@{DcacheWaitResponse}!BaseSimpleCPU@{BaseSimpleCPU}}\index{BaseSimpleCPU@{BaseSimpleCPU}!DcacheWaitResponse@{DcacheWaitResponse}}\item[{\em 
\hypertarget{classBaseSimpleCPU_a67a0db04d321a74b7e7fcfd3f1a3f70ba62a98c3fd8f706eefc06ffbf0e657c7b}{
DcacheWaitResponse}
\label{classBaseSimpleCPU_a67a0db04d321a74b7e7fcfd3f1a3f70ba62a98c3fd8f706eefc06ffbf0e657c7b}
}]\index{DcacheWaitSwitch@{DcacheWaitSwitch}!BaseSimpleCPU@{BaseSimpleCPU}}\index{BaseSimpleCPU@{BaseSimpleCPU}!DcacheWaitSwitch@{DcacheWaitSwitch}}\item[{\em 
\hypertarget{classBaseSimpleCPU_a67a0db04d321a74b7e7fcfd3f1a3f70ba45e19e93d67b542b4d8be7a5fc631aca}{
DcacheWaitSwitch}
\label{classBaseSimpleCPU_a67a0db04d321a74b7e7fcfd3f1a3f70ba45e19e93d67b542b4d8be7a5fc631aca}
}]\end{description}
\end{Desc}




\begin{DoxyCode}
132                 {
133         Idle,
134         Running,
135         Faulting,
136         ITBWaitResponse,
137         IcacheRetry,
138         IcacheWaitResponse,
139         IcacheWaitSwitch,
140         DTBWaitResponse,
141         DcacheRetry,
142         DcacheWaitResponse,
143         DcacheWaitSwitch,
144     };
\end{DoxyCode}


\subsection{コンストラクタとデストラクタ}
\hypertarget{classBaseSimpleCPU_a71551db7d052136dcf3e0ff87f935568}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!BaseSimpleCPU@{BaseSimpleCPU}}
\index{BaseSimpleCPU@{BaseSimpleCPU}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{BaseSimpleCPU}]{\setlength{\rightskip}{0pt plus 5cm}{\bf BaseSimpleCPU} (BaseSimpleCPUParams $\ast$ {\em params})}}
\label{classBaseSimpleCPU_a71551db7d052136dcf3e0ff87f935568}



\begin{DoxyCode}
89     : BaseCPU(p),
90       branchPred(p->branchPred),
91       traceData(NULL), thread(NULL)
92 {
93     if (FullSystem)
94         thread = new SimpleThread(this, 0, p->system, p->itb, p->dtb,
95                                   p->isa[0]);
96     else
97         thread = new SimpleThread(this, /* thread_num */ 0, p->system,
98                                   p->workload[0], p->itb, p->dtb, p->isa[0]);
99 
100     thread->setStatus(ThreadContext::Halted);
101 
102     tc = thread->getTC();
103 
104     if (p->checker) {
105         BaseCPU *temp_checker = p->checker;
106         checker = dynamic_cast<CheckerCPU *>(temp_checker);
107         checker->setSystem(p->system);
108         // Manipulate thread context
109         ThreadContext *cpu_tc = tc;
110         tc = new CheckerThreadContext<ThreadContext>(cpu_tc, this->checker);
111     } else {
112         checker = NULL;
113     }
114 
115     numInst = 0;
116     startNumInst = 0;
117     numOp = 0;
118     startNumOp = 0;
119     numLoad = 0;
120     startNumLoad = 0;
121     lastIcacheStall = 0;
122     lastDcacheStall = 0;
123 
124     threadContexts.push_back(tc);
125 
126 
127     fetchOffset = 0;
128     stayAtPC = false;
129 }
\end{DoxyCode}
\hypertarget{classBaseSimpleCPU_a42056bddf302c92cf50f79e3d184ccfa}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!$\sim$BaseSimpleCPU@{$\sim$BaseSimpleCPU}}
\index{$\sim$BaseSimpleCPU@{$\sim$BaseSimpleCPU}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{$\sim$BaseSimpleCPU}]{\setlength{\rightskip}{0pt plus 5cm}$\sim${\bf BaseSimpleCPU} ()\hspace{0.3cm}{\ttfamily  \mbox{[}virtual\mbox{]}}}}
\label{classBaseSimpleCPU_a42056bddf302c92cf50f79e3d184ccfa}



\begin{DoxyCode}
132 {
133 }
\end{DoxyCode}


\subsection{関数}
\hypertarget{classBaseSimpleCPU_a9ff8fd374877c2ff6c10178aaad00852}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!advancePC@{advancePC}}
\index{advancePC@{advancePC}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{advancePC}]{\setlength{\rightskip}{0pt plus 5cm}void advancePC ({\bf Fault} {\em fault})}}
\label{classBaseSimpleCPU_a9ff8fd374877c2ff6c10178aaad00852}



\begin{DoxyCode}
559 {
560     const bool branching(thread->pcState().branching());
561 
562     //Since we're moving to a new pc, zero out the offset
563     fetchOffset = 0;
564     if (fault != NoFault) {
565         curMacroStaticInst = StaticInst::nullStaticInstPtr;
566         fault->invoke(tc, curStaticInst);
567         thread->decoder.reset();
568     } else {
569         if (curStaticInst) {
570             if (curStaticInst->isLastMicroop())
571                 curMacroStaticInst = StaticInst::nullStaticInstPtr;
572             TheISA::PCState pcState = thread->pcState();
573             TheISA::advancePC(pcState, curStaticInst);
574             thread->pcState(pcState);
575         }
576     }
577 
578     if (branchPred && curStaticInst && curStaticInst->isControl()) {
579         // Use a fake sequence number since we only have one
580         // instruction in flight at the same time.
581         const InstSeqNum cur_sn(0);
582         const ThreadID tid(0);
583 
584         if (pred_pc == thread->pcState()) {
585             // Correctly predicted branch
586             branchPred->update(cur_sn, tid);
587         } else {
588             // Mis-predicted branch
589             branchPred->squash(cur_sn, pcState(),
590                                branching, tid);
591             ++numBranchMispred;
592         }
593     }
594 }
\end{DoxyCode}
\hypertarget{classBaseSimpleCPU_afc6b0526014df091373ec2c850508a55}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!checkForInterrupts@{checkForInterrupts}}
\index{checkForInterrupts@{checkForInterrupts}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{checkForInterrupts}]{\setlength{\rightskip}{0pt plus 5cm}void checkForInterrupts ()}}
\label{classBaseSimpleCPU_afc6b0526014df091373ec2c850508a55}



\begin{DoxyCode}
367 {
368     if (checkInterrupts(tc)) {
369         Fault interrupt = interrupts->getInterrupt(tc);
370 
371         if (interrupt != NoFault) {
372             fetchOffset = 0;
373             interrupts->updateIntrInfo(tc);
374             interrupt->invoke(tc);
375             thread->decoder.reset();
376         }
377     }
378 }
\end{DoxyCode}
\hypertarget{classBaseSimpleCPU_a925a66fd31bbc43fa4bc4a90d5b316cb}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!checkPcEventQueue@{checkPcEventQueue}}
\index{checkPcEventQueue@{checkPcEventQueue}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{checkPcEventQueue}]{\setlength{\rightskip}{0pt plus 5cm}void checkPcEventQueue ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline, protected\mbox{]}}}}
\label{classBaseSimpleCPU_a925a66fd31bbc43fa4bc4a90d5b316cb}



\begin{DoxyCode}
95                                     {
96         Addr oldpc, pc = thread->instAddr();
97         do {
98             oldpc = pc;
99             system->pcEventQueue.service(tc);
100             pc = thread->instAddr();
101         } while (oldpc != pc);
102     }
\end{DoxyCode}
\hypertarget{classBaseSimpleCPU_ae14e8c918d9e0fa1f09581af157369e2}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!countInst@{countInst}}
\index{countInst@{countInst}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{countInst}]{\setlength{\rightskip}{0pt plus 5cm}void countInst ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseSimpleCPU_ae14e8c918d9e0fa1f09581af157369e2}



\begin{DoxyCode}
190     {
191         if (!curStaticInst->isMicroop() || curStaticInst->isLastMicroop()) {
192             numInst++;
193             numInsts++;
194         }
195         numOp++;
196         numOps++;
197 
198         system->totalNumInsts++;
199         thread->funcExeInst++;
200     }
\end{DoxyCode}
\hypertarget{classBaseSimpleCPU_a7e2d118d430dcbebd896ba39811ef03b}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!dbg\_\-vtophys@{dbg\_\-vtophys}}
\index{dbg\_\-vtophys@{dbg\_\-vtophys}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{dbg\_\-vtophys}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Addr} dbg\_\-vtophys ({\bf Addr} {\em addr})}}
\label{classBaseSimpleCPU_a7e2d118d430dcbebd896ba39811ef03b}



\begin{DoxyCode}
351 {
352     return vtophys(tc, addr);
353 }
\end{DoxyCode}
\hypertarget{classBaseSimpleCPU_a49259982c98a7959f39b77db5069fea0}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!deallocateContext@{deallocateContext}}
\index{deallocateContext@{deallocateContext}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{deallocateContext}]{\setlength{\rightskip}{0pt plus 5cm}void deallocateContext ({\bf ThreadID} {\em thread\_\-num})\hspace{0.3cm}{\ttfamily  \mbox{[}virtual\mbox{]}}}}
\label{classBaseSimpleCPU_a49259982c98a7959f39b77db5069fea0}



\begin{DoxyCode}
137 {
138     // for now, these are equivalent
139     suspendContext(thread_num);
140 }
\end{DoxyCode}
\hypertarget{classBaseSimpleCPU_a26789603cc94992d18f8ddedfff96acf}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!demapDataPage@{demapDataPage}}
\index{demapDataPage@{demapDataPage}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{demapDataPage}]{\setlength{\rightskip}{0pt plus 5cm}void demapDataPage ({\bf Addr} {\em vaddr}, \/  uint64\_\-t {\em asn})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseSimpleCPU_a26789603cc94992d18f8ddedfff96acf}



\begin{DoxyCode}
422     {
423         thread->demapDataPage(vaddr, asn);
424     }
\end{DoxyCode}
\hypertarget{classBaseSimpleCPU_ac8a36d45a839b07f50b73f1eee119615}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!demapInstPage@{demapInstPage}}
\index{demapInstPage@{demapInstPage}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{demapInstPage}]{\setlength{\rightskip}{0pt plus 5cm}void demapInstPage ({\bf Addr} {\em vaddr}, \/  uint64\_\-t {\em asn})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseSimpleCPU_ac8a36d45a839b07f50b73f1eee119615}



\begin{DoxyCode}
417     {
418         thread->demapInstPage(vaddr, asn);
419     }
\end{DoxyCode}
\hypertarget{classBaseSimpleCPU_a2d698ff909513b48a1263f8a5440e067}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!demapPage@{demapPage}}
\index{demapPage@{demapPage}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{demapPage}]{\setlength{\rightskip}{0pt plus 5cm}void demapPage ({\bf Addr} {\em vaddr}, \/  uint64\_\-t {\em asn})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseSimpleCPU_a2d698ff909513b48a1263f8a5440e067}



\begin{DoxyCode}
412     {
413         thread->demapPage(vaddr, asn);
414     }
\end{DoxyCode}
\hypertarget{classBaseSimpleCPU_a840be0f7fe0a7a50b37b0552fe6ca506}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!getEA@{getEA}}
\index{getEA@{getEA}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{getEA}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Addr} getEA ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseSimpleCPU_a840be0f7fe0a7a50b37b0552fe6ca506}



\begin{DoxyCode}
296                         { panic("BaseSimpleCPU::getEA() not implemented\n");
297         M5_DUMMY_RETURN}
\end{DoxyCode}
\hypertarget{classBaseSimpleCPU_ab39525f324a8a93139e17327f6ccde10}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!haltContext@{haltContext}}
\index{haltContext@{haltContext}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{haltContext}]{\setlength{\rightskip}{0pt plus 5cm}void haltContext ({\bf ThreadID} {\em thread\_\-num})\hspace{0.3cm}{\ttfamily  \mbox{[}virtual\mbox{]}}}}
\label{classBaseSimpleCPU_ab39525f324a8a93139e17327f6ccde10}



\begin{DoxyCode}
145 {
146     // for now, these are equivalent
147     suspendContext(thread_num);
148 }
\end{DoxyCode}
\hypertarget{classBaseSimpleCPU_a5f42e07ae335dff417664e91518c7f1e}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!hwrei@{hwrei}}
\index{hwrei@{hwrei}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{hwrei}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Fault} hwrei ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseSimpleCPU_a5f42e07ae335dff417664e91518c7f1e}



\begin{DoxyCode}
449 { return thread->hwrei(); }
\end{DoxyCode}
\hypertarget{classBaseSimpleCPU_a53c92716db281ae16ffb693c6d7803c7}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!instAddr@{instAddr}}
\index{instAddr@{instAddr}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{instAddr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Addr} instAddr ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseSimpleCPU_a53c92716db281ae16ffb693c6d7803c7}



\begin{DoxyCode}
375 { return thread->instAddr(); }
\end{DoxyCode}
\hypertarget{classBaseSimpleCPU_a1a21696f33a7d38f251687ae0b5e9718}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!microPC@{microPC}}
\index{microPC@{microPC}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{microPC}]{\setlength{\rightskip}{0pt plus 5cm}{\bf MicroPC} microPC ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseSimpleCPU_a1a21696f33a7d38f251687ae0b5e9718}



\begin{DoxyCode}
377 { return thread->microPC(); }
\end{DoxyCode}
\hypertarget{classBaseSimpleCPU_a99768639c728ee835cce54b8b42b3d8f}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!misspeculating@{misspeculating}}
\index{misspeculating@{misspeculating}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{misspeculating}]{\setlength{\rightskip}{0pt plus 5cm}bool misspeculating ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseSimpleCPU_a99768639c728ee835cce54b8b42b3d8f}



\begin{DoxyCode}
461 { return thread->misspeculating(); }
\end{DoxyCode}
\hypertarget{classBaseSimpleCPU_aceec6e28772f91b3cc921c0e3927b0c2}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!nextInstAddr@{nextInstAddr}}
\index{nextInstAddr@{nextInstAddr}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{nextInstAddr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Addr} nextInstAddr ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseSimpleCPU_aceec6e28772f91b3cc921c0e3927b0c2}



\begin{DoxyCode}
376 { return thread->nextInstAddr(); }
\end{DoxyCode}
\hypertarget{classBaseSimpleCPU_a5e9cfc754c9ef9b7db875ce89871944e}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!pcState@{pcState}}
\index{pcState@{pcState}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{pcState}]{\setlength{\rightskip}{0pt plus 5cm}void pcState (const TheISA::PCState \& {\em val})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseSimpleCPU_a5e9cfc754c9ef9b7db875ce89871944e}



\begin{DoxyCode}
374 { thread->pcState(val); }
\end{DoxyCode}
\hypertarget{classBaseSimpleCPU_a827fb3454585cf4c620f4fd341966317}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!pcState@{pcState}}
\index{pcState@{pcState}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{pcState}]{\setlength{\rightskip}{0pt plus 5cm}TheISA::PCState pcState ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseSimpleCPU_a827fb3454585cf4c620f4fd341966317}



\begin{DoxyCode}
373 { return thread->pcState(); }
\end{DoxyCode}
\hypertarget{classBaseSimpleCPU_a86cfcf0bbf35e6f79ccf03bd9436f633}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!postExecute@{postExecute}}
\index{postExecute@{postExecute}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{postExecute}]{\setlength{\rightskip}{0pt plus 5cm}void postExecute ()}}
\label{classBaseSimpleCPU_a86cfcf0bbf35e6f79ccf03bd9436f633}



\begin{DoxyCode}
482 {
483     assert(curStaticInst);
484 
485     TheISA::PCState pc = tc->pcState();
486     Addr instAddr = pc.instAddr();
487     if (FullSystem && thread->profile) {
488         bool usermode = TheISA::inUserMode(tc);
489         thread->profilePC = usermode ? 1 : instAddr;
490         ProfileNode *node = thread->profile->consume(tc, curStaticInst);
491         if (node)
492             thread->profileNode = node;
493     }
494 
495     if (curStaticInst->isMemRef()) {
496         numMemRefs++;
497     }
498 
499     if (curStaticInst->isLoad()) {
500         ++numLoad;
501         comLoadEventQueue[0]->serviceEvents(numLoad);
502     }
503 
504     if (CPA::available()) {
505         CPA::cpa()->swAutoBegin(tc, pc.nextInstAddr());
506     }
507 
508     if (curStaticInst->isControl()) {
509         ++numBranches;
510     }
511 
512     /* Power model statistics */
513     //integer alu accesses
514     if (curStaticInst->isInteger()){
515         numIntAluAccesses++;
516         numIntInsts++;
517     }
518 
519     //float alu accesses
520     if (curStaticInst->isFloating()){
521         numFpAluAccesses++;
522         numFpInsts++;
523     }
524     
525     //number of function calls/returns to get window accesses
526     if (curStaticInst->isCall() || curStaticInst->isReturn()){
527         numCallsReturns++;
528     }
529     
530     //the number of branch predictions that will be made
531     if (curStaticInst->isCondCtrl()){
532         numCondCtrlInsts++;
533     }
534     
535     //result bus acceses
536     if (curStaticInst->isLoad()){
537         numLoadInsts++;
538     }
539     
540     if (curStaticInst->isStore()){
541         numStoreInsts++;
542     }
543     /* End power model statistics */
544 
545     statExecutedInstType[curStaticInst->opClass()]++;
546 
547     if (FullSystem)
548         traceFunctions(instAddr);
549 
550     if (traceData) {
551         traceData->dump();
552         delete traceData;
553         traceData = NULL;
554     }
555 }
\end{DoxyCode}
\hypertarget{classBaseSimpleCPU_ad341f256f4b26b20980f548e42ea79c4}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!preExecute@{preExecute}}
\index{preExecute@{preExecute}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{preExecute}]{\setlength{\rightskip}{0pt plus 5cm}void preExecute ()}}
\label{classBaseSimpleCPU_ad341f256f4b26b20980f548e42ea79c4}



\begin{DoxyCode}
397 {
398     // maintain $r0 semantics
399     thread->setIntReg(ZeroReg, 0);
400 #if THE_ISA == ALPHA_ISA
401     thread->setFloatReg(ZeroReg, 0.0);
402 #endif // ALPHA_ISA
403 
404     // check for instruction-count-based events
405     comInstEventQueue[0]->serviceEvents(numInst);
406     system->instEventQueue.serviceEvents(system->totalNumInsts);
407 
408     // decode the instruction
409     inst = gtoh(inst);
410 
411     TheISA::PCState pcState = thread->pcState();
412 
413     if (isRomMicroPC(pcState.microPC())) {
414         stayAtPC = false;
415         curStaticInst = microcodeRom.fetchMicroop(pcState.microPC(),
416                                                   curMacroStaticInst);
417     } else if (!curMacroStaticInst) {
418         //We're not in the middle of a macro instruction
419         StaticInstPtr instPtr = NULL;
420 
421         TheISA::Decoder *decoder = &(thread->decoder);
422 
423         //Predecode, ie bundle up an ExtMachInst
424         //If more fetch data is needed, pass it in.
425         Addr fetchPC = (pcState.instAddr() & PCMask) + fetchOffset;
426         //if(decoder->needMoreBytes())
427             decoder->moreBytes(pcState, fetchPC, inst);
428         //else
429         //    decoder->process();
430 
431         //Decode an instruction if one is ready. Otherwise, we'll have to
432         //fetch beyond the MachInst at the current pc.
433         instPtr = decoder->decode(pcState);
434         if (instPtr) {
435             stayAtPC = false;
436             thread->pcState(pcState);
437         } else {
438             stayAtPC = true;
439             fetchOffset += sizeof(MachInst);
440         }
441 
442         //If we decoded an instruction and it's microcoded, start pulling
443         //out micro ops
444         if (instPtr && instPtr->isMacroop()) {
445             curMacroStaticInst = instPtr;
446             curStaticInst = curMacroStaticInst->fetchMicroop(pcState.microPC());
447         } else {
448             curStaticInst = instPtr;
449         }
450     } else {
451         //Read the next micro op from the macro op
452         curStaticInst = curMacroStaticInst->fetchMicroop(pcState.microPC());
453     }
454 
455     //If we decoded an instruction this "tick", record information about it.
456     if (curStaticInst) {
457 #if TRACING_ON
458         traceData = tracer->getInstRecord(curTick(), tc,
459                 curStaticInst, thread->pcState(), curMacroStaticInst);
460 
461         DPRINTF(Decode,"Decode: Decoded %s instruction: %#x\n",
462                 curStaticInst->getName(), curStaticInst->machInst);
463 #endif // TRACING_ON
464     }
465 
466     if (branchPred && curStaticInst && curStaticInst->isControl()) {
467         // Use a fake sequence number since we only have one
468         // instruction in flight at the same time.
469         const InstSeqNum cur_sn(0);
470         const ThreadID tid(0);
471         pred_pc = thread->pcState();
472         const bool predict_taken(
473             branchPred->predict(curStaticInst, cur_sn, pred_pc, tid));
474 
475         if (predict_taken)
476             ++numPredictedBranches;
477     }
478 }
\end{DoxyCode}
\hypertarget{classBaseSimpleCPU_abbb38b103304a528dca50350209e8f82}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!readCCRegOperand@{readCCRegOperand}}
\index{readCCRegOperand@{readCCRegOperand}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{readCCRegOperand}]{\setlength{\rightskip}{0pt plus 5cm}{\bf CCReg} readCCRegOperand (const {\bf StaticInst} $\ast$ {\em si}, \/  int {\em idx})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseSimpleCPU_abbb38b103304a528dca50350209e8f82}



\begin{DoxyCode}
331     {
332         numCCRegReads++;
333         int reg_idx = si->srcRegIdx(idx) - TheISA::CC_Reg_Base;
334         return thread->readCCReg(reg_idx);
335     }
\end{DoxyCode}
\hypertarget{classBaseSimpleCPU_a717c88c8c56d79c9ed554ba5992bd8c3}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!readFloatRegOperand@{readFloatRegOperand}}
\index{readFloatRegOperand@{readFloatRegOperand}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{readFloatRegOperand}]{\setlength{\rightskip}{0pt plus 5cm}{\bf FloatReg} readFloatRegOperand (const {\bf StaticInst} $\ast$ {\em si}, \/  int {\em idx})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseSimpleCPU_a717c88c8c56d79c9ed554ba5992bd8c3}



\begin{DoxyCode}
317     {
318         numFpRegReads++;
319         int reg_idx = si->srcRegIdx(idx) - TheISA::FP_Reg_Base;
320         return thread->readFloatReg(reg_idx);
321     }
\end{DoxyCode}
\hypertarget{classBaseSimpleCPU_a39d93624e4481f4a210f2c46ea6b15b0}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!readFloatRegOperandBits@{readFloatRegOperandBits}}
\index{readFloatRegOperandBits@{readFloatRegOperandBits}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{readFloatRegOperandBits}]{\setlength{\rightskip}{0pt plus 5cm}{\bf FloatRegBits} readFloatRegOperandBits (const {\bf StaticInst} $\ast$ {\em si}, \/  int {\em idx})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseSimpleCPU_a39d93624e4481f4a210f2c46ea6b15b0}



\begin{DoxyCode}
324     {
325         numFpRegReads++;
326         int reg_idx = si->srcRegIdx(idx) - TheISA::FP_Reg_Base;
327         return thread->readFloatRegBits(reg_idx);
328     }
\end{DoxyCode}
\hypertarget{classBaseSimpleCPU_a9e7b0a4d5373c48902425c9456b19e7e}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!readIntRegOperand@{readIntRegOperand}}
\index{readIntRegOperand@{readIntRegOperand}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{readIntRegOperand}]{\setlength{\rightskip}{0pt plus 5cm}uint64\_\-t readIntRegOperand (const {\bf StaticInst} $\ast$ {\em si}, \/  int {\em idx})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseSimpleCPU_a9e7b0a4d5373c48902425c9456b19e7e}



\begin{DoxyCode}
311     {
312         numIntRegReads++;
313         return thread->readIntReg(si->srcRegIdx(idx));
314     }
\end{DoxyCode}
\hypertarget{classBaseSimpleCPU_a5a8c6c487e8da143d26188258b04f1cc}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!readMiscReg@{readMiscReg}}
\index{readMiscReg@{readMiscReg}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{readMiscReg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf MiscReg} readMiscReg (int {\em misc\_\-reg})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseSimpleCPU_a5a8c6c487e8da143d26188258b04f1cc}



\begin{DoxyCode}
385     {
386         numIntRegReads++;
387         return thread->readMiscReg(misc_reg);
388     }
\end{DoxyCode}
\hypertarget{classBaseSimpleCPU_a7b5ac6af9c2c19d7c1b442b8a3aebbc6}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!readMiscRegNoEffect@{readMiscRegNoEffect}}
\index{readMiscRegNoEffect@{readMiscRegNoEffect}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{readMiscRegNoEffect}]{\setlength{\rightskip}{0pt plus 5cm}{\bf MiscReg} readMiscRegNoEffect (int {\em misc\_\-reg})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseSimpleCPU_a7b5ac6af9c2c19d7c1b442b8a3aebbc6}



\begin{DoxyCode}
380     {
381         return thread->readMiscRegNoEffect(misc_reg);
382     }
\end{DoxyCode}
\hypertarget{classBaseSimpleCPU_ac6d0dc1a63cede82f4242d43236a98db}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!readMiscRegOperand@{readMiscRegOperand}}
\index{readMiscRegOperand@{readMiscRegOperand}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{readMiscRegOperand}]{\setlength{\rightskip}{0pt plus 5cm}{\bf MiscReg} readMiscRegOperand (const {\bf StaticInst} $\ast$ {\em si}, \/  int {\em idx})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseSimpleCPU_ac6d0dc1a63cede82f4242d43236a98db}



\begin{DoxyCode}
397     {
398         numIntRegReads++;
399         int reg_idx = si->srcRegIdx(idx) - TheISA::Misc_Reg_Base;
400         return thread->readMiscReg(reg_idx);
401     }
\end{DoxyCode}
\hypertarget{classBaseSimpleCPU_a254cecc48d457ea298b08a8bb009f9cf}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!readPredicate@{readPredicate}}
\index{readPredicate@{readPredicate}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{readPredicate}]{\setlength{\rightskip}{0pt plus 5cm}bool readPredicate ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseSimpleCPU_a254cecc48d457ea298b08a8bb009f9cf}



\begin{DoxyCode}
365 { return thread->readPredicate(); }
\end{DoxyCode}
\hypertarget{classBaseSimpleCPU_ac4382c0931786c368f26b645332022e0}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!readRegOtherThread@{readRegOtherThread}}
\index{readRegOtherThread@{readRegOtherThread}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{readRegOtherThread}]{\setlength{\rightskip}{0pt plus 5cm}{\bf MiscReg} readRegOtherThread (int {\em regIdx}, \/  {\bf ThreadID} {\em tid} = {\ttfamily {\bf InvalidThreadID}})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseSimpleCPU_ac4382c0931786c368f26b645332022e0}



\begin{DoxyCode}
435      {
436         panic("Simple CPU models do not support multithreaded "
437               "register access.\n");
438      }
\end{DoxyCode}
\hypertarget{classBaseSimpleCPU_a25b995a791e41965e088d8bf3f2bf859}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!readStCondFailures@{readStCondFailures}}
\index{readStCondFailures@{readStCondFailures}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{readStCondFailures}]{\setlength{\rightskip}{0pt plus 5cm}unsigned readStCondFailures ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseSimpleCPU_a25b995a791e41965e088d8bf3f2bf859}



\begin{DoxyCode}
426                                   {
427         return thread->readStCondFailures();
428     }
\end{DoxyCode}
\hypertarget{classBaseSimpleCPU_a4dc637449366fcdfc4e764cdf12d9b11}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!regStats@{regStats}}
\index{regStats@{regStats}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{regStats}]{\setlength{\rightskip}{0pt plus 5cm}void regStats ()\hspace{0.3cm}{\ttfamily  \mbox{[}virtual\mbox{]}}}}
\label{classBaseSimpleCPU_a4dc637449366fcdfc4e764cdf12d9b11}



\begin{DoxyCode}
153 {
154     using namespace Stats;
155 
156     BaseCPU::regStats();
157 
158     numInsts
159         .name(name() + ".committedInsts")
160         .desc("Number of instructions committed")
161         ;
162 
163     numOps
164         .name(name() + ".committedOps")
165         .desc("Number of ops (including micro ops) committed")
166         ;
167 
168     numIntAluAccesses
169         .name(name() + ".num_int_alu_accesses")
170         .desc("Number of integer alu accesses")
171         ;
172 
173     numFpAluAccesses
174         .name(name() + ".num_fp_alu_accesses")
175         .desc("Number of float alu accesses")
176         ;
177 
178     numCallsReturns
179         .name(name() + ".num_func_calls")
180         .desc("number of times a function call or return occured")
181         ;
182 
183     numCondCtrlInsts
184         .name(name() + ".num_conditional_control_insts")
185         .desc("number of instructions that are conditional controls")
186         ;
187 
188     numIntInsts
189         .name(name() + ".num_int_insts")
190         .desc("number of integer instructions")
191         ;
192 
193     numFpInsts
194         .name(name() + ".num_fp_insts")
195         .desc("number of float instructions")
196         ;
197 
198     numIntRegReads
199         .name(name() + ".num_int_register_reads")
200         .desc("number of times the integer registers were read")
201         ;
202 
203     numIntRegWrites
204         .name(name() + ".num_int_register_writes")
205         .desc("number of times the integer registers were written")
206         ;
207 
208     numFpRegReads
209         .name(name() + ".num_fp_register_reads")
210         .desc("number of times the floating registers were read")
211         ;
212 
213     numFpRegWrites
214         .name(name() + ".num_fp_register_writes")
215         .desc("number of times the floating registers were written")
216         ;
217 
218     numCCRegReads
219         .name(name() + ".num_cc_register_reads")
220         .desc("number of times the CC registers were read")
221         .flags(nozero)
222         ;
223 
224     numCCRegWrites
225         .name(name() + ".num_cc_register_writes")
226         .desc("number of times the CC registers were written")
227         .flags(nozero)
228         ;
229 
230     numMemRefs
231         .name(name()+".num_mem_refs")
232         .desc("number of memory refs")
233         ;
234 
235     numStoreInsts
236         .name(name() + ".num_store_insts")
237         .desc("Number of store instructions")
238         ;
239 
240     numLoadInsts
241         .name(name() + ".num_load_insts")
242         .desc("Number of load instructions")
243         ;
244 
245     notIdleFraction
246         .name(name() + ".not_idle_fraction")
247         .desc("Percentage of non-idle cycles")
248         ;
249 
250     idleFraction
251         .name(name() + ".idle_fraction")
252         .desc("Percentage of idle cycles")
253         ;
254 
255     numBusyCycles
256         .name(name() + ".num_busy_cycles")
257         .desc("Number of busy cycles")
258         ;
259 
260     numIdleCycles
261         .name(name()+".num_idle_cycles")
262         .desc("Number of idle cycles")
263         ;
264 
265     icacheStallCycles
266         .name(name() + ".icache_stall_cycles")
267         .desc("ICache total stall cycles")
268         .prereq(icacheStallCycles)
269         ;
270 
271     dcacheStallCycles
272         .name(name() + ".dcache_stall_cycles")
273         .desc("DCache total stall cycles")
274         .prereq(dcacheStallCycles)
275         ;
276 
277     icacheRetryCycles
278         .name(name() + ".icache_retry_cycles")
279         .desc("ICache total retry cycles")
280         .prereq(icacheRetryCycles)
281         ;
282 
283     dcacheRetryCycles
284         .name(name() + ".dcache_retry_cycles")
285         .desc("DCache total retry cycles")
286         .prereq(dcacheRetryCycles)
287         ;
288 
289     statExecutedInstType
290         .init(Enums::Num_OpClass)
291         .name(name() + ".op_class")
292         .desc("Class of executed instruction")
293         .flags(total | pdf | dist)
294         ;
295     for (unsigned i = 0; i < Num_OpClasses; ++i) {
296         statExecutedInstType.subname(i, Enums::OpClassStrings[i]);
297     }
298 
299     idleFraction = constant(1.0) - notIdleFraction;
300     numIdleCycles = idleFraction * numCycles;
301     numBusyCycles = (notIdleFraction)*numCycles;
302 
303     numBranches
304         .name(name() + ".Branches")
305         .desc("Number of branches fetched")
306         .prereq(numBranches);
307 
308     numPredictedBranches
309         .name(name() + ".predictedBranches")
310         .desc("Number of branches predicted as taken")
311         .prereq(numPredictedBranches);
312 
313     numBranchMispred
314         .name(name() + ".BranchMispred")
315         .desc("Number of branch mispredictions")
316         .prereq(numBranchMispred);
317 }
\end{DoxyCode}
\hypertarget{classBaseSimpleCPU_a65880e61108132689a1bd769b9187fb7}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!resetStats@{resetStats}}
\index{resetStats@{resetStats}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{resetStats}]{\setlength{\rightskip}{0pt plus 5cm}void resetStats ()\hspace{0.3cm}{\ttfamily  \mbox{[}virtual\mbox{]}}}}
\label{classBaseSimpleCPU_a65880e61108132689a1bd769b9187fb7}



\begin{DoxyCode}
321 {
322 //    startNumInst = numInst;
323      notIdleFraction = (_status != Idle);
324 }
\end{DoxyCode}
\hypertarget{classBaseSimpleCPU_a688ca491f5419c29fb81f8235ba1dc13}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!serializeThread@{serializeThread}}
\index{serializeThread@{serializeThread}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{serializeThread}]{\setlength{\rightskip}{0pt plus 5cm}void serializeThread (std::ostream \& {\em os}, \/  {\bf ThreadID} {\em tid})}}
\label{classBaseSimpleCPU_a688ca491f5419c29fb81f8235ba1dc13}
\hypertarget{classBaseSimpleCPU_a859133f9c66c7b72cb02ff58e8385b52}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!setCCRegOperand@{setCCRegOperand}}
\index{setCCRegOperand@{setCCRegOperand}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{setCCRegOperand}]{\setlength{\rightskip}{0pt plus 5cm}void setCCRegOperand (const {\bf StaticInst} $\ast$ {\em si}, \/  int {\em idx}, \/  {\bf CCReg} {\em val})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseSimpleCPU_a859133f9c66c7b72cb02ff58e8385b52}



\begin{DoxyCode}
359     {
360         numCCRegWrites++;
361         int reg_idx = si->destRegIdx(idx) - TheISA::CC_Reg_Base;
362         thread->setCCReg(reg_idx, val);
363     }
\end{DoxyCode}
\hypertarget{classBaseSimpleCPU_a2f9742f8d2bcf6a31ebfc121fd9d5fbc}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!setEA@{setEA}}
\index{setEA@{setEA}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{setEA}]{\setlength{\rightskip}{0pt plus 5cm}void setEA ({\bf Addr} {\em EA})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseSimpleCPU_a2f9742f8d2bcf6a31ebfc121fd9d5fbc}



\begin{DoxyCode}
295 { panic("BaseSimpleCPU::setEA() not implemented\n"); }
\end{DoxyCode}
\hypertarget{classBaseSimpleCPU_addc8b4b6511725bf8ff48bd09ef22892}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!setFloatRegOperand@{setFloatRegOperand}}
\index{setFloatRegOperand@{setFloatRegOperand}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{setFloatRegOperand}]{\setlength{\rightskip}{0pt plus 5cm}void setFloatRegOperand (const {\bf StaticInst} $\ast$ {\em si}, \/  int {\em idx}, \/  {\bf FloatReg} {\em val})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseSimpleCPU_addc8b4b6511725bf8ff48bd09ef22892}



\begin{DoxyCode}
344     {
345         numFpRegWrites++;
346         int reg_idx = si->destRegIdx(idx) - TheISA::FP_Reg_Base;
347         thread->setFloatReg(reg_idx, val);
348     }
\end{DoxyCode}
\hypertarget{classBaseSimpleCPU_a80a516966713c873cf964af7538dbd37}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!setFloatRegOperandBits@{setFloatRegOperandBits}}
\index{setFloatRegOperandBits@{setFloatRegOperandBits}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{setFloatRegOperandBits}]{\setlength{\rightskip}{0pt plus 5cm}void setFloatRegOperandBits (const {\bf StaticInst} $\ast$ {\em si}, \/  int {\em idx}, \/  {\bf FloatRegBits} {\em val})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseSimpleCPU_a80a516966713c873cf964af7538dbd37}



\begin{DoxyCode}
352     {
353         numFpRegWrites++;
354         int reg_idx = si->destRegIdx(idx) - TheISA::FP_Reg_Base;
355         thread->setFloatRegBits(reg_idx, val);
356     }
\end{DoxyCode}
\hypertarget{classBaseSimpleCPU_a654e99f2be7cd298378462ce9651bb44}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!setIntRegOperand@{setIntRegOperand}}
\index{setIntRegOperand@{setIntRegOperand}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{setIntRegOperand}]{\setlength{\rightskip}{0pt plus 5cm}void setIntRegOperand (const {\bf StaticInst} $\ast$ {\em si}, \/  int {\em idx}, \/  uint64\_\-t {\em val})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseSimpleCPU_a654e99f2be7cd298378462ce9651bb44}



\begin{DoxyCode}
338     {
339         numIntRegWrites++;
340         thread->setIntReg(si->destRegIdx(idx), val);
341     }
\end{DoxyCode}
\hypertarget{classBaseSimpleCPU_a1877dde4f3eb17a8b7d33ea40176c148}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!setMiscReg@{setMiscReg}}
\index{setMiscReg@{setMiscReg}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{setMiscReg}]{\setlength{\rightskip}{0pt plus 5cm}void setMiscReg (int {\em misc\_\-reg}, \/  const {\bf MiscReg} \& {\em val})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseSimpleCPU_a1877dde4f3eb17a8b7d33ea40176c148}



\begin{DoxyCode}
391     {
392         numIntRegWrites++;
393         return thread->setMiscReg(misc_reg, val);
394     }
\end{DoxyCode}
\hypertarget{classBaseSimpleCPU_a6cfad8f780bab7feb893941cb0d46160}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!setMiscRegOperand@{setMiscRegOperand}}
\index{setMiscRegOperand@{setMiscRegOperand}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{setMiscRegOperand}]{\setlength{\rightskip}{0pt plus 5cm}void setMiscRegOperand (const {\bf StaticInst} $\ast$ {\em si}, \/  int {\em idx}, \/  const {\bf MiscReg} \& {\em val})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseSimpleCPU_a6cfad8f780bab7feb893941cb0d46160}



\begin{DoxyCode}
405     {
406         numIntRegWrites++;
407         int reg_idx = si->destRegIdx(idx) - TheISA::Misc_Reg_Base;
408         return thread->setMiscReg(reg_idx, val);
409     }
\end{DoxyCode}
\hypertarget{classBaseSimpleCPU_a137a8c6cced89c2ff8387900439436b4}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!setPredicate@{setPredicate}}
\index{setPredicate@{setPredicate}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{setPredicate}]{\setlength{\rightskip}{0pt plus 5cm}void setPredicate (bool {\em val})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseSimpleCPU_a137a8c6cced89c2ff8387900439436b4}



\begin{DoxyCode}
367     {
368         thread->setPredicate(val);
369         if (traceData) {
370             traceData->setPredicate(val);
371         }
372     }
\end{DoxyCode}
\hypertarget{classBaseSimpleCPU_a6674d3dd977dcee573918b5d2d45b8ef}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!setRegOtherThread@{setRegOtherThread}}
\index{setRegOtherThread@{setRegOtherThread}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{setRegOtherThread}]{\setlength{\rightskip}{0pt plus 5cm}void setRegOtherThread (int {\em regIdx}, \/  const {\bf MiscReg} \& {\em val}, \/  {\bf ThreadID} {\em tid} = {\ttfamily {\bf InvalidThreadID}})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseSimpleCPU_a6674d3dd977dcee573918b5d2d45b8ef}



\begin{DoxyCode}
442      {
443         panic("Simple CPU models do not support multithreaded "
444               "register access.\n");
445      }
\end{DoxyCode}
\hypertarget{classBaseSimpleCPU_abbe779fa43c72cd485ddb736ab17ff61}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!setStCondFailures@{setStCondFailures}}
\index{setStCondFailures@{setStCondFailures}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{setStCondFailures}]{\setlength{\rightskip}{0pt plus 5cm}void setStCondFailures (unsigned {\em sc\_\-failures})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseSimpleCPU_abbe779fa43c72cd485ddb736ab17ff61}



\begin{DoxyCode}
430                                                  {
431         thread->setStCondFailures(sc_failures);
432     }
\end{DoxyCode}
\hypertarget{classBaseSimpleCPU_a06bcbb6a9e9cbcf60796a0843cdf9a35}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!setupFetchRequest@{setupFetchRequest}}
\index{setupFetchRequest@{setupFetchRequest}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{setupFetchRequest}]{\setlength{\rightskip}{0pt plus 5cm}void setupFetchRequest ({\bf Request} $\ast$ {\em req})}}
\label{classBaseSimpleCPU_a06bcbb6a9e9cbcf60796a0843cdf9a35}



\begin{DoxyCode}
383 {
384     Addr instAddr = thread->instAddr();
385 
386     // set up memory request for instruction fetch
387     DPRINTF(Fetch, "Fetch: PC:%08p\n", instAddr);
388 
389     Addr fetchPC = (instAddr & PCMask) + fetchOffset;
390     req->setVirt(0, fetchPC, sizeof(MachInst), Request::INST_FETCH, instMasterId(
      ),
391             instAddr);
392 }
\end{DoxyCode}
\hypertarget{classBaseSimpleCPU_a461205960be9d52e9beda48a77e9c600}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!simPalCheck@{simPalCheck}}
\index{simPalCheck@{simPalCheck}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{simPalCheck}]{\setlength{\rightskip}{0pt plus 5cm}bool simPalCheck (int {\em palFunc})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseSimpleCPU_a461205960be9d52e9beda48a77e9c600}



\begin{DoxyCode}
450 { return thread->simPalCheck(palFunc); }
\end{DoxyCode}
\hypertarget{classBaseSimpleCPU_aecc7d8debf54990ffeaaed5bac7d7d81}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!startup@{startup}}
\index{startup@{startup}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{startup}]{\setlength{\rightskip}{0pt plus 5cm}void startup ()\hspace{0.3cm}{\ttfamily  \mbox{[}virtual\mbox{]}}}}
\label{classBaseSimpleCPU_aecc7d8debf54990ffeaaed5bac7d7d81}



\begin{DoxyCode}
598 {
599     BaseCPU::startup();
600     thread->startup();
601 }
\end{DoxyCode}
\hypertarget{classBaseSimpleCPU_a36e0b96120fcbbc2ee8699158f7be5c2}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!syscall@{syscall}}
\index{syscall@{syscall}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{syscall}]{\setlength{\rightskip}{0pt plus 5cm}void syscall (int64\_\-t {\em callnum})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseSimpleCPU_a36e0b96120fcbbc2ee8699158f7be5c2}



\begin{DoxyCode}
454     {
455         if (FullSystem)
456             panic("Syscall emulation isn't available in FS mode.\n");
457 
458         thread->syscall(callnum);
459     }
\end{DoxyCode}
\hypertarget{classBaseSimpleCPU_ad33756f3e96ee445dca8d69b1dd8709c}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!tcBase@{tcBase}}
\index{tcBase@{tcBase}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{tcBase}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ThreadContext}$\ast$ tcBase ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseSimpleCPU_ad33756f3e96ee445dca8d69b1dd8709c}



\begin{DoxyCode}
462 { return tc; }
\end{DoxyCode}
\hypertarget{classBaseSimpleCPU_abdcc0de01ff3d8d22a40e0b966acb463}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!totalInsts@{totalInsts}}
\index{totalInsts@{totalInsts}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{totalInsts}]{\setlength{\rightskip}{0pt plus 5cm}virtual {\bf Counter} totalInsts () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline, virtual\mbox{]}}}}
\label{classBaseSimpleCPU_abdcc0de01ff3d8d22a40e0b966acb463}



\begin{DoxyCode}
203     {
204         return numInst - startNumInst;
205     }
\end{DoxyCode}
\hypertarget{classBaseSimpleCPU_adfb528b512cf037ade8dc8e22bf8a7bd}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!totalOps@{totalOps}}
\index{totalOps@{totalOps}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{totalOps}]{\setlength{\rightskip}{0pt plus 5cm}virtual {\bf Counter} totalOps () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline, virtual\mbox{]}}}}
\label{classBaseSimpleCPU_adfb528b512cf037ade8dc8e22bf8a7bd}



\begin{DoxyCode}
208     {
209         return numOp - startNumOp;
210     }
\end{DoxyCode}
\hypertarget{classBaseSimpleCPU_a5122e6d6fdbdb3cb9ba72ae970f00a9e}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!unserializeThread@{unserializeThread}}
\index{unserializeThread@{unserializeThread}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{unserializeThread}]{\setlength{\rightskip}{0pt plus 5cm}void unserializeThread ({\bf Checkpoint} $\ast$ {\em cp}, \/  const std::string \& {\em section}, \/  {\bf ThreadID} {\em tid})}}
\label{classBaseSimpleCPU_a5122e6d6fdbdb3cb9ba72ae970f00a9e}
\hypertarget{classBaseSimpleCPU_ae674290a26ecbd622c5160e38e8a4fe9}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!wakeup@{wakeup}}
\index{wakeup@{wakeup}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{wakeup}]{\setlength{\rightskip}{0pt plus 5cm}void wakeup ()}}
\label{classBaseSimpleCPU_ae674290a26ecbd622c5160e38e8a4fe9}


\hyperlink{classBaseCPU_a75101f8aee74078c8c3c1d1f3617f7cc}{BaseCPU}を再定義しています。


\begin{DoxyCode}
357 {
358     if (thread->status() != ThreadContext::Suspended)
359         return;
360 
361     DPRINTF(Quiesce,"Suspended Processor awoke\n");
362     thread->activate();
363 }
\end{DoxyCode}
\hypertarget{classBaseSimpleCPU_ab009616bac40c9b920ed54fccca517a9}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!zero\_\-fill\_\-64@{zero\_\-fill\_\-64}}
\index{zero\_\-fill\_\-64@{zero\_\-fill\_\-64}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{zero\_\-fill\_\-64}]{\setlength{\rightskip}{0pt plus 5cm}void zero\_\-fill\_\-64 ({\bf Addr} {\em addr})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseSimpleCPU_ab009616bac40c9b920ed54fccca517a9}



\begin{DoxyCode}
107                                  {
108       static int warned = 0;
109       if (!warned) {
110         warn ("WH64 is not implemented");
111         warned = 1;
112       }
113     };
\end{DoxyCode}


\subsection{変数}
\hypertarget{classBaseSimpleCPU_a6cdf6e6db875a442f3ab6db542bd2bb5}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!\_\-status@{\_\-status}}
\index{\_\-status@{\_\-status}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{\_\-status}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Status} {\bf \_\-status}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classBaseSimpleCPU_a6cdf6e6db875a442f3ab6db542bd2bb5}
\hypertarget{classBaseSimpleCPU_adee29d0de843b42df1f1caf92d388413}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!branchPred@{branchPred}}
\index{branchPred@{branchPred}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{branchPred}]{\setlength{\rightskip}{0pt plus 5cm}{\bf BPredUnit}$\ast$ {\bf branchPred}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classBaseSimpleCPU_adee29d0de843b42df1f1caf92d388413}
\hypertarget{classBaseSimpleCPU_aaa7fb8cd1a26ae3d37471b17ac031f73}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!checker@{checker}}
\index{checker@{checker}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{checker}]{\setlength{\rightskip}{0pt plus 5cm}{\bf CheckerCPU}$\ast$ {\bf checker}}}
\label{classBaseSimpleCPU_aaa7fb8cd1a26ae3d37471b17ac031f73}


\hyperlink{classBaseCPU_ad79de7771e2fdfe4aa9ba3d4f7e6972c}{BaseCPU}を再定義しています。\hypertarget{classBaseSimpleCPU_a52d6d2514fb5ccecad4788d57738f544}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!curMacroStaticInst@{curMacroStaticInst}}
\index{curMacroStaticInst@{curMacroStaticInst}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{curMacroStaticInst}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StaticInstPtr} {\bf curMacroStaticInst}}}
\label{classBaseSimpleCPU_a52d6d2514fb5ccecad4788d57738f544}
\hypertarget{classBaseSimpleCPU_abd80e0d70258dae9a743c9930a385163}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!curStaticInst@{curStaticInst}}
\index{curStaticInst@{curStaticInst}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{curStaticInst}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StaticInstPtr} {\bf curStaticInst}}}
\label{classBaseSimpleCPU_abd80e0d70258dae9a743c9930a385163}
\hypertarget{classBaseSimpleCPU_ae2ea7ce061e493bd28fe16d53d15d7b6}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!dcacheRetryCycles@{dcacheRetryCycles}}
\index{dcacheRetryCycles@{dcacheRetryCycles}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{dcacheRetryCycles}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Stats::Scalar} {\bf dcacheRetryCycles}}}
\label{classBaseSimpleCPU_ae2ea7ce061e493bd28fe16d53d15d7b6}
\hypertarget{classBaseSimpleCPU_a06d11574ef2a7c403c51d626e834d91e}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!dcacheStallCycles@{dcacheStallCycles}}
\index{dcacheStallCycles@{dcacheStallCycles}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{dcacheStallCycles}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Stats::Scalar} {\bf dcacheStallCycles}}}
\label{classBaseSimpleCPU_a06d11574ef2a7c403c51d626e834d91e}
\hypertarget{classBaseSimpleCPU_a0d06ede4b8656108bf00293f1ee0e035}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!fetchOffset@{fetchOffset}}
\index{fetchOffset@{fetchOffset}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{fetchOffset}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Addr} {\bf fetchOffset}}}
\label{classBaseSimpleCPU_a0d06ede4b8656108bf00293f1ee0e035}
\hypertarget{classBaseSimpleCPU_a86adafbcd047a925dfe292a237b44e79}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!icacheRetryCycles@{icacheRetryCycles}}
\index{icacheRetryCycles@{icacheRetryCycles}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{icacheRetryCycles}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Stats::Scalar} {\bf icacheRetryCycles}}}
\label{classBaseSimpleCPU_a86adafbcd047a925dfe292a237b44e79}
\hypertarget{classBaseSimpleCPU_a2b9328bdb1a6898bfae824981cd64311}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!icacheStallCycles@{icacheStallCycles}}
\index{icacheStallCycles@{icacheStallCycles}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{icacheStallCycles}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Stats::Scalar} {\bf icacheStallCycles}}}
\label{classBaseSimpleCPU_a2b9328bdb1a6898bfae824981cd64311}
\hypertarget{classBaseSimpleCPU_a591131fa4ec30e59631a01f16393430e}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!idleFraction@{idleFraction}}
\index{idleFraction@{idleFraction}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{idleFraction}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Stats::Formula} {\bf idleFraction}}}
\label{classBaseSimpleCPU_a591131fa4ec30e59631a01f16393430e}
\hypertarget{classBaseSimpleCPU_a3fb19fcd9c09cfac7357af074b301868}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!inst@{inst}}
\index{inst@{inst}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{inst}]{\setlength{\rightskip}{0pt plus 5cm}TheISA::MachInst {\bf inst}}}
\label{classBaseSimpleCPU_a3fb19fcd9c09cfac7357af074b301868}
\hypertarget{classBaseSimpleCPU_a60dc78ede18ae1c296442fd0d1cde61b}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!interval\_\-stats@{interval\_\-stats}}
\index{interval\_\-stats@{interval\_\-stats}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{interval\_\-stats}]{\setlength{\rightskip}{0pt plus 5cm}bool {\bf interval\_\-stats}}}
\label{classBaseSimpleCPU_a60dc78ede18ae1c296442fd0d1cde61b}
\hypertarget{classBaseSimpleCPU_af97b90e0b2b4a4e3fdb86e11f83e85e7}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!lastDcacheRetry@{lastDcacheRetry}}
\index{lastDcacheRetry@{lastDcacheRetry}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{lastDcacheRetry}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Counter} {\bf lastDcacheRetry}}}
\label{classBaseSimpleCPU_af97b90e0b2b4a4e3fdb86e11f83e85e7}
\hypertarget{classBaseSimpleCPU_a8b4696062ef09ab956804a7a99491853}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!lastDcacheStall@{lastDcacheStall}}
\index{lastDcacheStall@{lastDcacheStall}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{lastDcacheStall}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Counter} {\bf lastDcacheStall}}}
\label{classBaseSimpleCPU_a8b4696062ef09ab956804a7a99491853}
\hypertarget{classBaseSimpleCPU_aa608cdd1d274fea9cbc038ab248469a1}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!lastIcacheRetry@{lastIcacheRetry}}
\index{lastIcacheRetry@{lastIcacheRetry}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{lastIcacheRetry}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Counter} {\bf lastIcacheRetry}}}
\label{classBaseSimpleCPU_aa608cdd1d274fea9cbc038ab248469a1}
\hypertarget{classBaseSimpleCPU_a3e096aa6ed4182585302ca5aff38aa3a}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!lastIcacheStall@{lastIcacheStall}}
\index{lastIcacheStall@{lastIcacheStall}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{lastIcacheStall}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Counter} {\bf lastIcacheStall}}}
\label{classBaseSimpleCPU_a3e096aa6ed4182585302ca5aff38aa3a}
\hypertarget{classBaseSimpleCPU_a40be38a691cf502b6ba46aaefd86dc77}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!notIdleFraction@{notIdleFraction}}
\index{notIdleFraction@{notIdleFraction}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{notIdleFraction}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Stats::Average} {\bf notIdleFraction}}}
\label{classBaseSimpleCPU_a40be38a691cf502b6ba46aaefd86dc77}
\hypertarget{classBaseSimpleCPU_ac68cca0050062403dbc960ab2a97157a}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!numBranches@{numBranches}}
\index{numBranches@{numBranches}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{numBranches}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Stats::Scalar} {\bf numBranches}}}
\label{classBaseSimpleCPU_ac68cca0050062403dbc960ab2a97157a}
Total number of branches fetched \hypertarget{classBaseSimpleCPU_af91f54462991887406de8312ee71ba69}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!numBranchMispred@{numBranchMispred}}
\index{numBranchMispred@{numBranchMispred}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{numBranchMispred}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Stats::Scalar} {\bf numBranchMispred}}}
\label{classBaseSimpleCPU_af91f54462991887406de8312ee71ba69}


Number of misprediced branches. \hypertarget{classBaseSimpleCPU_a7298dfe65dbb56979d6cb073fcb92a74}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!numBusyCycles@{numBusyCycles}}
\index{numBusyCycles@{numBusyCycles}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{numBusyCycles}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Stats::Formula} {\bf numBusyCycles}}}
\label{classBaseSimpleCPU_a7298dfe65dbb56979d6cb073fcb92a74}
\hypertarget{classBaseSimpleCPU_a18b716819072434f709f1513e5078168}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!numCallsReturns@{numCallsReturns}}
\index{numCallsReturns@{numCallsReturns}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{numCallsReturns}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Stats::Scalar} {\bf numCallsReturns}}}
\label{classBaseSimpleCPU_a18b716819072434f709f1513e5078168}
\hypertarget{classBaseSimpleCPU_a949ece84cfe5ba6af93b85de367806ef}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!numCCRegReads@{numCCRegReads}}
\index{numCCRegReads@{numCCRegReads}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{numCCRegReads}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Stats::Scalar} {\bf numCCRegReads}}}
\label{classBaseSimpleCPU_a949ece84cfe5ba6af93b85de367806ef}
\hypertarget{classBaseSimpleCPU_a0bd5bc278dffd538498c492e41831997}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!numCCRegWrites@{numCCRegWrites}}
\index{numCCRegWrites@{numCCRegWrites}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{numCCRegWrites}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Stats::Scalar} {\bf numCCRegWrites}}}
\label{classBaseSimpleCPU_a0bd5bc278dffd538498c492e41831997}
\hypertarget{classBaseSimpleCPU_a23ee17e43ac73ad292d6ffb605293364}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!numCondCtrlInsts@{numCondCtrlInsts}}
\index{numCondCtrlInsts@{numCondCtrlInsts}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{numCondCtrlInsts}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Stats::Scalar} {\bf numCondCtrlInsts}}}
\label{classBaseSimpleCPU_a23ee17e43ac73ad292d6ffb605293364}
\hypertarget{classBaseSimpleCPU_aecffaf5b7016d2d991dd5e1de1a8946e}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!numFpAluAccesses@{numFpAluAccesses}}
\index{numFpAluAccesses@{numFpAluAccesses}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{numFpAluAccesses}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Stats::Scalar} {\bf numFpAluAccesses}}}
\label{classBaseSimpleCPU_aecffaf5b7016d2d991dd5e1de1a8946e}
\hypertarget{classBaseSimpleCPU_a925ac62d7f57c791a98868d640c3d195}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!numFpInsts@{numFpInsts}}
\index{numFpInsts@{numFpInsts}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{numFpInsts}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Stats::Scalar} {\bf numFpInsts}}}
\label{classBaseSimpleCPU_a925ac62d7f57c791a98868d640c3d195}
\hypertarget{classBaseSimpleCPU_a958575f0f033dd22c762ca5e2be64034}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!numFpRegReads@{numFpRegReads}}
\index{numFpRegReads@{numFpRegReads}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{numFpRegReads}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Stats::Scalar} {\bf numFpRegReads}}}
\label{classBaseSimpleCPU_a958575f0f033dd22c762ca5e2be64034}
\hypertarget{classBaseSimpleCPU_a7b705046e187b82706fb786e8e8edd1a}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!numFpRegWrites@{numFpRegWrites}}
\index{numFpRegWrites@{numFpRegWrites}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{numFpRegWrites}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Stats::Scalar} {\bf numFpRegWrites}}}
\label{classBaseSimpleCPU_a7b705046e187b82706fb786e8e8edd1a}
\hypertarget{classBaseSimpleCPU_af52194e661180e3b96c4cecb634f2051}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!numIdleCycles@{numIdleCycles}}
\index{numIdleCycles@{numIdleCycles}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{numIdleCycles}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Stats::Formula} {\bf numIdleCycles}}}
\label{classBaseSimpleCPU_af52194e661180e3b96c4cecb634f2051}
\hypertarget{classBaseSimpleCPU_a1431f3f73435dd9b1c68e7e3a303ada0}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!numInst@{numInst}}
\index{numInst@{numInst}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{numInst}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Counter} {\bf numInst}}}
\label{classBaseSimpleCPU_a1431f3f73435dd9b1c68e7e3a303ada0}
\hypertarget{classBaseSimpleCPU_a302bf9a6fd3b54c46eb3e2bfb18a320e}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!numInsts@{numInsts}}
\index{numInsts@{numInsts}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{numInsts}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Stats::Scalar} {\bf numInsts}}}
\label{classBaseSimpleCPU_a302bf9a6fd3b54c46eb3e2bfb18a320e}
\hypertarget{classBaseSimpleCPU_a416968ef3d43f2bd9da001865a53a90b}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!numIntAluAccesses@{numIntAluAccesses}}
\index{numIntAluAccesses@{numIntAluAccesses}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{numIntAluAccesses}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Stats::Scalar} {\bf numIntAluAccesses}}}
\label{classBaseSimpleCPU_a416968ef3d43f2bd9da001865a53a90b}
\hypertarget{classBaseSimpleCPU_a9e5a156bac1cb43d66b86372e17da1bd}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!numIntInsts@{numIntInsts}}
\index{numIntInsts@{numIntInsts}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{numIntInsts}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Stats::Scalar} {\bf numIntInsts}}}
\label{classBaseSimpleCPU_a9e5a156bac1cb43d66b86372e17da1bd}
\hypertarget{classBaseSimpleCPU_ae7061027b5edb87b145bf1ebf1720c37}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!numIntRegReads@{numIntRegReads}}
\index{numIntRegReads@{numIntRegReads}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{numIntRegReads}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Stats::Scalar} {\bf numIntRegReads}}}
\label{classBaseSimpleCPU_ae7061027b5edb87b145bf1ebf1720c37}
\hypertarget{classBaseSimpleCPU_a57ac9b75469edc84c4cde5fbc967cd06}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!numIntRegWrites@{numIntRegWrites}}
\index{numIntRegWrites@{numIntRegWrites}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{numIntRegWrites}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Stats::Scalar} {\bf numIntRegWrites}}}
\label{classBaseSimpleCPU_a57ac9b75469edc84c4cde5fbc967cd06}
\hypertarget{classBaseSimpleCPU_a9c78b70028e5df92b15a6fd9c56e5acf}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!numLoad@{numLoad}}
\index{numLoad@{numLoad}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{numLoad}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Counter} {\bf numLoad}}}
\label{classBaseSimpleCPU_a9c78b70028e5df92b15a6fd9c56e5acf}
\hypertarget{classBaseSimpleCPU_ae7c222b5c2c639802515df29884a7576}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!numLoadInsts@{numLoadInsts}}
\index{numLoadInsts@{numLoadInsts}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{numLoadInsts}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Stats::Scalar} {\bf numLoadInsts}}}
\label{classBaseSimpleCPU_ae7c222b5c2c639802515df29884a7576}
\hypertarget{classBaseSimpleCPU_a6102e519d600e5e0f2d310d628f9a361}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!numMemRefs@{numMemRefs}}
\index{numMemRefs@{numMemRefs}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{numMemRefs}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Stats::Scalar} {\bf numMemRefs}}}
\label{classBaseSimpleCPU_a6102e519d600e5e0f2d310d628f9a361}
\hypertarget{classBaseSimpleCPU_a0cb2e6732f2a0039cb918fc50956616a}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!numOp@{numOp}}
\index{numOp@{numOp}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{numOp}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Counter} {\bf numOp}}}
\label{classBaseSimpleCPU_a0cb2e6732f2a0039cb918fc50956616a}
\hypertarget{classBaseSimpleCPU_a121c14c0d2e80edfe1e3d01031707c0b}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!numOps@{numOps}}
\index{numOps@{numOps}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{numOps}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Stats::Scalar} {\bf numOps}}}
\label{classBaseSimpleCPU_a121c14c0d2e80edfe1e3d01031707c0b}
\hypertarget{classBaseSimpleCPU_a5c4fac7ec4f7ba3135b78424a9500b2a}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!numPredictedBranches@{numPredictedBranches}}
\index{numPredictedBranches@{numPredictedBranches}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{numPredictedBranches}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Stats::Scalar} {\bf numPredictedBranches}}}
\label{classBaseSimpleCPU_a5c4fac7ec4f7ba3135b78424a9500b2a}


Number of branches predicted as taken. \hypertarget{classBaseSimpleCPU_a597ae298ef74a2f5578c27208781c44c}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!numStoreInsts@{numStoreInsts}}
\index{numStoreInsts@{numStoreInsts}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{numStoreInsts}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Stats::Scalar} {\bf numStoreInsts}}}
\label{classBaseSimpleCPU_a597ae298ef74a2f5578c27208781c44c}
\hypertarget{classBaseSimpleCPU_a981a27c7fab0ac0f25a26595ab3ded3c}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!pred\_\-pc@{pred\_\-pc}}
\index{pred\_\-pc@{pred\_\-pc}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{pred\_\-pc}]{\setlength{\rightskip}{0pt plus 5cm}TheISA::PCState {\bf pred\_\-pc}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classBaseSimpleCPU_a981a27c7fab0ac0f25a26595ab3ded3c}
\hypertarget{classBaseSimpleCPU_add074e8bdc5b62781b8ef02d666dc6b1}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!startNumInst@{startNumInst}}
\index{startNumInst@{startNumInst}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{startNumInst}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Counter} {\bf startNumInst}}}
\label{classBaseSimpleCPU_add074e8bdc5b62781b8ef02d666dc6b1}
\hypertarget{classBaseSimpleCPU_abc2dac603f413be8cd5f63b5c0b2d48d}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!startNumLoad@{startNumLoad}}
\index{startNumLoad@{startNumLoad}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{startNumLoad}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Counter} {\bf startNumLoad}}}
\label{classBaseSimpleCPU_abc2dac603f413be8cd5f63b5c0b2d48d}
\hypertarget{classBaseSimpleCPU_ac574fb5f01568f023779519da07bf695}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!startNumOp@{startNumOp}}
\index{startNumOp@{startNumOp}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{startNumOp}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Counter} {\bf startNumOp}}}
\label{classBaseSimpleCPU_ac574fb5f01568f023779519da07bf695}
\hypertarget{classBaseSimpleCPU_aab593a3a00eaa614f40b6d66bec24e35}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!statExecutedInstType@{statExecutedInstType}}
\index{statExecutedInstType@{statExecutedInstType}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{statExecutedInstType}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Stats::Vector} {\bf statExecutedInstType}}}
\label{classBaseSimpleCPU_aab593a3a00eaa614f40b6d66bec24e35}
\hypertarget{classBaseSimpleCPU_ae91a837c03d66c9c15de3da2fc76e811}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!stayAtPC@{stayAtPC}}
\index{stayAtPC@{stayAtPC}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{stayAtPC}]{\setlength{\rightskip}{0pt plus 5cm}bool {\bf stayAtPC}}}
\label{classBaseSimpleCPU_ae91a837c03d66c9c15de3da2fc76e811}
\hypertarget{classBaseSimpleCPU_a4455a4759e69e5ebe68ae7298cbcc37d}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!tc@{tc}}
\index{tc@{tc}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{tc}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ThreadContext}$\ast$ {\bf tc}}}
\label{classBaseSimpleCPU_a4455a4759e69e5ebe68ae7298cbcc37d}
\hyperlink{classThreadContext}{ThreadContext} object, provides an interface for external objects to modify this thread's state. \hypertarget{classBaseSimpleCPU_af9572fa907cd21b54cb14bd626010d39}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!thread@{thread}}
\index{thread@{thread}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{thread}]{\setlength{\rightskip}{0pt plus 5cm}{\bf SimpleThread}$\ast$ {\bf thread}}}
\label{classBaseSimpleCPU_af9572fa907cd21b54cb14bd626010d39}
\hyperlink{classSimpleThread}{SimpleThread} object, provides all the architectural state. \hypertarget{classBaseSimpleCPU_acbcf6d90551f8d3a598a70caae74d1ef}{
\index{BaseSimpleCPU@{BaseSimpleCPU}!traceData@{traceData}}
\index{traceData@{traceData}!BaseSimpleCPU@{BaseSimpleCPU}}
\subsubsection[{traceData}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Trace::InstRecord}$\ast$ {\bf traceData}\hspace{0.3cm}{\ttfamily  \mbox{[}protected\mbox{]}}}}
\label{classBaseSimpleCPU_acbcf6d90551f8d3a598a70caae74d1ef}


このクラスの説明は次のファイルから生成されました:\begin{DoxyCompactItemize}
\item 
cpu/simple/\hyperlink{cpu_2simple_2base_8hh}{base.hh}\item 
cpu/simple/\hyperlink{cpu_2simple_2base_8cc}{base.cc}\end{DoxyCompactItemize}
