*********************************************************************

  Operator    [gopRAM64X1DQQ]
  
  Author    [liujiao]

  Abstract  []

  Revision History:

 ********************************************************************************/
gate
operator gopRAM64X1DQQ
{
    parameter
    (
        bit    INIT[63:0] = 64'hFFFFFFFFFFFFFFFF,
        string MODE = "RAM",
        string FF_RS = "SET",
        string FFAPP_RS = "SET",
        bit    FF_INIT  = 1'b1 ,
        bit    FFAPP_INIT = 1'b1,
        string QMUX_SEL = "YX",
        string FFAPPMUX_SEL = "SRQ",
        string CRPOSTMUX_SEL = "QPX",
        string RAM_LUT_DIH = "LI",
        string RAM_LUT_DIL = "XI",
        string MASK_LUT6 = "TRUE",
        string RS_MODE = "SYNC",
        string LRS_POL = "FALSE",
        string LRS_EN = "FALSE",
        string LCE_POL = "FALSE",
        string LCE_EN = "FALSE",
        string CLK_POL = "FALSE",
        string RSMUX_SEL = "LOCAL",
        string CEMUX_SEL = "LOCAL",
        string GRS_EN = "TRUE",
        string LATCH_EN = "FALSE",
        string WCK_SEL = "LOCAL",
        string RAM_MODE = "LRAM",
        string RAM32_EN = "FALSE"              
    );

    port
    (        
        input  RADDR[5:0],
        input  WADDR[5:0],
        input  DI,
        
        input  WE, WCLK,
        input  RS /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input  CE /*pragma PAP_ARC_GOP_CTRL_PIN="CE"*/,
        input  CLK /*pragma PAP_ARC_GOP_CTRL_PIN="GCLK|RCLK|COLCLK"*/,
        output DOQ, DO, CR
    );
};

implementation impl_devARAM64X1DL6QQ_S of gopRAM64X1DQQ
{    
    device devARAM64X1DL6QQ_S gatedev
        parameter map 
        ( 
            CP_INITA             => INIT            ,
            CP_MODEA             => MODE            ,
            CP_FF0_RS            => FF_RS           ,
            CP_FFAPP0_RS         => FFAPP_RS        ,
            CP_FF0_INIT          => FF_INIT         ,
            CP_FFAPP0_INIT       => FFAPP_INIT      ,
            CP_Q0MUX_SEL         => QMUX_SEL        ,
            CP_FFAPP0MUX_SEL     => FFAPPMUX_SEL    ,
            CP_CR0POSTMUX_SEL    => CRPOSTMUX_SEL   ,
            CP_RAM_LUTA_DIH      => RAM_LUT_DIH     ,
            CP_RAM_LUTA_DIL      => RAM_LUT_DIL     ,
            CP_MASK_LUT6A        => MASK_LUT6       ,
            CP_RS_MODE           => RS_MODE         ,
            CP_LRS_POL           => LRS_POL         ,
            CP_LRS_EN            => LRS_EN          ,
            CP_LCE_POL           => LCE_POL         ,
            CP_LCE_EN            => LCE_EN          ,
            CP_CLK_POL           => CLK_POL         ,
            CP_RSMUX_SEL         => RSMUX_SEL       ,
            CP_CEMUX_SEL         => CEMUX_SEL       ,
            CP_GRS_EN            => GRS_EN          ,
            CP_LATCH_EN          => LATCH_EN        ,
            CP_WCK_SEL           => WCK_SEL         ,
            CP_RAM_MODE          => RAM_MODE        ,
            CP_RAM32_EN          => RAM32_EN
        )
        port map 
        (
            A0    => RADDR[0],
            A1    => RADDR[1],
            A2    => RADDR[2],
            A3    => RADDR[3],
            A4    => RADDR[4],
            A5    => RADDR[5],
                  
            D0    => WADDR[0],
            D1    => WADDR[1],
            D2    => WADDR[2],
            D3    => WADDR[3],
            D4    => WADDR[4],
            D5    => WADDR[5],
            
            AD    => DI,
            
            WE    => WE,
            NEXT_CLK   => WCLK,
            CLK   => CLK,  
            CE    => CE,
            RS    => RS,
                       
            Y0    => DO,
            Q0    => DOQ,
            CR0   => CR
        );
}; // end of implementation impl_devARAM64X1DL6QQ_S of gopRAM64X1DQQ


implementation impl_devBRAM64X1DL6QQ_S of gopRAM64X1DQQ
{    
    device devBRAM64X1DL6QQ_S gatedev
        parameter map 
        ( 
            CP_INITB             => INIT            ,
            CP_MODEB             => MODE            ,
            CP_FF1_RS            => FF_RS           ,
            CP_FFAPP1_RS         => FFAPP_RS        ,
            CP_FF1_INIT          => FF_INIT         ,
            CP_FFAPP1_INIT       => FFAPP_INIT      ,
            CP_Q1MUX_SEL         => QMUX_SEL        ,
            CP_FFAPP1MUX_SEL     => FFAPPMUX_SEL    ,
            CP_CR1POSTMUX_SEL    => CRPOSTMUX_SEL   ,
            CP_RAM_LUTB_DIH      => RAM_LUT_DIH     ,
            CP_RAM_LUTB_DIL      => RAM_LUT_DIL     ,
            CP_MASK_LUT6B        => MASK_LUT6       ,
            CP_RS_MODE           => RS_MODE         ,
            CP_LRS_POL           => LRS_POL         ,
            CP_LRS_EN            => LRS_EN          ,
            CP_LCE_POL           => LCE_POL         ,
            CP_LCE_EN            => LCE_EN          ,
            CP_CLK_POL           => CLK_POL         ,
            CP_RSMUX_SEL         => RSMUX_SEL       ,
            CP_CEMUX_SEL         => CEMUX_SEL       ,
            CP_GRS_EN            => GRS_EN          ,
            CP_LATCH_EN          => LATCH_EN        ,
            CP_WCK_SEL           => WCK_SEL         ,
            CP_RAM_MODE          => RAM_MODE        ,
            CP_RAM32_EN          => RAM32_EN
        )
        port map 
        (                            
            B0    => RADDR[0], 
            B1    => RADDR[1],
            B2    => RADDR[2],
            B3    => RADDR[3],
            B4    => RADDR[4],
            B5    => RADDR[5],
                  
            D0    => WADDR[0],  
            D1    => WADDR[1],  
            D2    => WADDR[2],  
            D3    => WADDR[3],
            D4    => WADDR[4],
            D5    => WADDR[5],
            
            BD    => DI,
            
            WE    => WE, 
            NEXT_CLK   => WCLK,
            CLK   => CLK,  
            CE    => CE,
            RS    => RS,
                       
            Y1    => DO,
            Q1    => DOQ,
            CR1   => CR
        );
}; // end of implementation impl_devBRAM64X1DL6QQ_S of gopRAM64X1DQQ


implementation impl_devCRAM64X1DL6QQ_S of gopRAM64X1DQQ
{    
    device devCRAM64X1DL6QQ_S gatedev
        parameter map 
        ( 
            CP_INITC             => INIT            ,
            CP_MODEC             => MODE            ,
            CP_FF2_RS            => FF_RS           ,
            CP_FFAPP2_RS         => FFAPP_RS        ,
            CP_FF2_INIT          => FF_INIT         ,
            CP_FFAPP2_INIT       => FFAPP_INIT      ,
            CP_Q2MUX_SEL         => QMUX_SEL        ,
            CP_FFAPP2MUX_SEL     => FFAPPMUX_SEL    ,
            CP_CR2POSTMUX_SEL    => CRPOSTMUX_SEL   ,
            CP_RAM_LUTC_DIH      => RAM_LUT_DIH     ,
            CP_RAM_LUTC_DIL      => RAM_LUT_DIL     ,
            CP_MASK_LUT6C        => MASK_LUT6       ,
            CP_RS_MODE           => RS_MODE         ,
            CP_LRS_POL           => LRS_POL         ,
            CP_LRS_EN            => LRS_EN          ,
            CP_LCE_POL           => LCE_POL         ,
            CP_LCE_EN            => LCE_EN          ,
            CP_CLK_POL           => CLK_POL         ,
            CP_RSMUX_SEL         => RSMUX_SEL       ,
            CP_CEMUX_SEL         => CEMUX_SEL       ,
            CP_GRS_EN            => GRS_EN          ,
            CP_LATCH_EN          => LATCH_EN        ,
            CP_WCK_SEL           => WCK_SEL         ,
            CP_RAM_MODE          => RAM_MODE        ,
            CP_RAM32_EN          => RAM32_EN
        )
        port map 
        (                            
            C0    => RADDR[0], 
            C1    => RADDR[1],
            C2    => RADDR[2],
            C3    => RADDR[3],
            C4    => RADDR[4],
            C5    => RADDR[5],
                  
            D0    => WADDR[0],  
            D1    => WADDR[1],  
            D2    => WADDR[2],  
            D3    => WADDR[3],
            D4    => WADDR[4],
            D5    => WADDR[5],
            
            CD    => DI,
            
            WE    => WE,
            NEXT_CLK   => WCLK,
            CLK   => CLK,  
            CE    => CE,
            RS    => RS, 
                       
            Y2    => DO,
            Q2    => DOQ,
            CR2   => CR
        );
}; // end of implementation impl_devCRAM64X1DL6QQ_S of gopRAM64X1DQQ




