<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › powerpc › platforms › cell › spufs › spu_save.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>spu_save.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * spu_save.c</span>
<span class="cm"> *</span>
<span class="cm"> * (C) Copyright IBM Corp. 2005</span>
<span class="cm"> *</span>
<span class="cm"> * SPU-side context save sequence outlined in</span>
<span class="cm"> * Synergistic Processor Element Book IV</span>
<span class="cm"> *</span>
<span class="cm"> * Author: Mark Nutter &lt;mnutter@us.ibm.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; either version 2, or (at your option)</span>
<span class="cm"> * any later version.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.</span>
<span class="cm"> *</span>
<span class="cm"> */</span>


<span class="cp">#ifndef LS_SIZE</span>
<span class="cp">#define LS_SIZE                 0x40000	</span><span class="cm">/* 256K (in bytes) */</span><span class="cp"></span>
<span class="cp">#endif</span>

<span class="k">typedef</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">u32</span><span class="p">;</span>
<span class="k">typedef</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">long</span> <span class="n">u64</span><span class="p">;</span>

<span class="cp">#include &lt;spu_intrinsics.h&gt;</span>
<span class="cp">#include &lt;asm/spu_csa.h&gt;</span>
<span class="cp">#include &quot;spu_utils.h&quot;</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">save_event_mask</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">offset</span><span class="p">;</span>

	<span class="cm">/* Save, Step 2:</span>
<span class="cm">	 *    Read the SPU_RdEventMsk channel and save to the LSCSA.</span>
<span class="cm">	 */</span>
	<span class="n">offset</span> <span class="o">=</span> <span class="n">LSCSA_QW_OFFSET</span><span class="p">(</span><span class="n">event_mask</span><span class="p">);</span>
	<span class="n">regs_spill</span><span class="p">[</span><span class="n">offset</span><span class="p">].</span><span class="n">slot</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">spu_readch</span><span class="p">(</span><span class="n">SPU_RdEventMask</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">save_tag_mask</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">offset</span><span class="p">;</span>

	<span class="cm">/* Save, Step 3:</span>
<span class="cm">	 *    Read the SPU_RdTagMsk channel and save to the LSCSA.</span>
<span class="cm">	 */</span>
	<span class="n">offset</span> <span class="o">=</span> <span class="n">LSCSA_QW_OFFSET</span><span class="p">(</span><span class="n">tag_mask</span><span class="p">);</span>
	<span class="n">regs_spill</span><span class="p">[</span><span class="n">offset</span><span class="p">].</span><span class="n">slot</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">spu_readch</span><span class="p">(</span><span class="n">MFC_RdTagMask</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">save_upper_240kb</span><span class="p">(</span><span class="n">addr64</span> <span class="n">lscsa_ea</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ls</span> <span class="o">=</span> <span class="mi">16384</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">list</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span><span class="p">)</span><span class="o">&amp;</span><span class="n">dma_list</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">size</span> <span class="o">=</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">dma_list</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tag_id</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cmd</span> <span class="o">=</span> <span class="mh">0x24</span><span class="p">;</span>	<span class="cm">/* PUTL */</span>

	<span class="cm">/* Save, Step 7:</span>
<span class="cm">	 *    Enqueue the PUTL command (tag 0) to the MFC SPU command</span>
<span class="cm">	 *    queue to transfer the remaining 240 kb of LS to CSA.</span>
<span class="cm">	 */</span>
	<span class="n">spu_writech</span><span class="p">(</span><span class="n">MFC_LSA</span><span class="p">,</span> <span class="n">ls</span><span class="p">);</span>
	<span class="n">spu_writech</span><span class="p">(</span><span class="n">MFC_EAH</span><span class="p">,</span> <span class="n">lscsa_ea</span><span class="p">.</span><span class="n">ui</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
	<span class="n">spu_writech</span><span class="p">(</span><span class="n">MFC_EAL</span><span class="p">,</span> <span class="n">list</span><span class="p">);</span>
	<span class="n">spu_writech</span><span class="p">(</span><span class="n">MFC_Size</span><span class="p">,</span> <span class="n">size</span><span class="p">);</span>
	<span class="n">spu_writech</span><span class="p">(</span><span class="n">MFC_TagID</span><span class="p">,</span> <span class="n">tag_id</span><span class="p">);</span>
	<span class="n">spu_writech</span><span class="p">(</span><span class="n">MFC_Cmd</span><span class="p">,</span> <span class="n">cmd</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">save_fpcr</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span></pre></div></td></tr>


<tr id="section-2"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-2">&#182;</a></div><p>vector unsigned int fpcr;</p></td><td class="code"><div class="highlight"><pre>	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">offset</span><span class="p">;</span>

	<span class="cm">/* Save, Step 9:</span>
<span class="cm">	 *    Issue the floating-point status and control register</span>
<span class="cm">	 *    read instruction, and save to the LSCSA.</span>
<span class="cm">	 */</span>
	<span class="n">offset</span> <span class="o">=</span> <span class="n">LSCSA_QW_OFFSET</span><span class="p">(</span><span class="n">fpcr</span><span class="p">);</span>
	<span class="n">regs_spill</span><span class="p">[</span><span class="n">offset</span><span class="p">].</span><span class="n">v</span> <span class="o">=</span> <span class="n">spu_mffpscr</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">save_decr</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">offset</span><span class="p">;</span>

	<span class="cm">/* Save, Step 10:</span>
<span class="cm">	 *    Read and save the SPU_RdDec channel data to</span>
<span class="cm">	 *    the LSCSA.</span>
<span class="cm">	 */</span>
	<span class="n">offset</span> <span class="o">=</span> <span class="n">LSCSA_QW_OFFSET</span><span class="p">(</span><span class="n">decr</span><span class="p">);</span>
	<span class="n">regs_spill</span><span class="p">[</span><span class="n">offset</span><span class="p">].</span><span class="n">slot</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">spu_readch</span><span class="p">(</span><span class="n">SPU_RdDec</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">save_srr0</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">offset</span><span class="p">;</span>

	<span class="cm">/* Save, Step 11:</span>
<span class="cm">	 *    Read and save the SPU_WSRR0 channel data to</span>
<span class="cm">	 *    the LSCSA.</span>
<span class="cm">	 */</span>
	<span class="n">offset</span> <span class="o">=</span> <span class="n">LSCSA_QW_OFFSET</span><span class="p">(</span><span class="n">srr0</span><span class="p">);</span>
	<span class="n">regs_spill</span><span class="p">[</span><span class="n">offset</span><span class="p">].</span><span class="n">slot</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">spu_readch</span><span class="p">(</span><span class="n">SPU_RdSRR0</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">spill_regs_to_mem</span><span class="p">(</span><span class="n">addr64</span> <span class="n">lscsa_ea</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ls</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span><span class="p">)</span><span class="o">&amp;</span><span class="n">regs_spill</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">size</span> <span class="o">=</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">regs_spill</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tag_id</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cmd</span> <span class="o">=</span> <span class="mh">0x20</span><span class="p">;</span>	<span class="cm">/* PUT */</span>

	<span class="cm">/* Save, Step 13:</span>
<span class="cm">	 *    Enqueue a PUT command (tag 0) to send the LSCSA</span>
<span class="cm">	 *    to the CSA.</span>
<span class="cm">	 */</span>
	<span class="n">spu_writech</span><span class="p">(</span><span class="n">MFC_LSA</span><span class="p">,</span> <span class="n">ls</span><span class="p">);</span>
	<span class="n">spu_writech</span><span class="p">(</span><span class="n">MFC_EAH</span><span class="p">,</span> <span class="n">lscsa_ea</span><span class="p">.</span><span class="n">ui</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
	<span class="n">spu_writech</span><span class="p">(</span><span class="n">MFC_EAL</span><span class="p">,</span> <span class="n">lscsa_ea</span><span class="p">.</span><span class="n">ui</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>
	<span class="n">spu_writech</span><span class="p">(</span><span class="n">MFC_Size</span><span class="p">,</span> <span class="n">size</span><span class="p">);</span>
	<span class="n">spu_writech</span><span class="p">(</span><span class="n">MFC_TagID</span><span class="p">,</span> <span class="n">tag_id</span><span class="p">);</span>
	<span class="n">spu_writech</span><span class="p">(</span><span class="n">MFC_Cmd</span><span class="p">,</span> <span class="n">cmd</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">enqueue_sync</span><span class="p">(</span><span class="n">addr64</span> <span class="n">lscsa_ea</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tag_id</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cmd</span> <span class="o">=</span> <span class="mh">0xCC</span><span class="p">;</span>

	<span class="cm">/* Save, Step 14:</span>
<span class="cm">	 *    Enqueue an MFC_SYNC command (tag 0).</span>
<span class="cm">	 */</span>
	<span class="n">spu_writech</span><span class="p">(</span><span class="n">MFC_TagID</span><span class="p">,</span> <span class="n">tag_id</span><span class="p">);</span>
	<span class="n">spu_writech</span><span class="p">(</span><span class="n">MFC_Cmd</span><span class="p">,</span> <span class="n">cmd</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">save_complete</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* Save, Step 18:</span>
<span class="cm">	 *    Issue a stop-and-signal instruction indicating</span>
<span class="cm">	 *    &quot;save complete&quot;.  Note: This function will not</span>
<span class="cm">	 *    return!!</span>
<span class="cm">	 */</span>
	<span class="n">spu_stop</span><span class="p">(</span><span class="n">SPU_SAVE_COMPLETE</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * main - entry point for SPU-side context save.</span>
<span class="cm"> *</span>
<span class="cm"> * This code deviates from the documented sequence as follows:</span>
<span class="cm"> *</span>
<span class="cm"> *      1. The EA for LSCSA is passed from PPE in the</span>
<span class="cm"> *         signal notification channels.</span>
<span class="cm"> *      2. All 128 registers are saved by crt0.o.</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="nf">main</span><span class="p">()</span>
<span class="p">{</span>
	<span class="n">addr64</span> <span class="n">lscsa_ea</span><span class="p">;</span>

	<span class="n">lscsa_ea</span><span class="p">.</span><span class="n">ui</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">spu_readch</span><span class="p">(</span><span class="n">SPU_RdSigNotify1</span><span class="p">);</span>
	<span class="n">lscsa_ea</span><span class="p">.</span><span class="n">ui</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">spu_readch</span><span class="p">(</span><span class="n">SPU_RdSigNotify2</span><span class="p">);</span>

	<span class="cm">/* Step 1: done by exit(). */</span>
	<span class="n">save_event_mask</span><span class="p">();</span>	<span class="cm">/* Step 2.  */</span>
	<span class="n">save_tag_mask</span><span class="p">();</span>	<span class="cm">/* Step 3.  */</span>
	<span class="n">set_event_mask</span><span class="p">();</span>	<span class="cm">/* Step 4.  */</span>
	<span class="n">set_tag_mask</span><span class="p">();</span>		<span class="cm">/* Step 5.  */</span>
	<span class="n">build_dma_list</span><span class="p">(</span><span class="n">lscsa_ea</span><span class="p">);</span>	<span class="cm">/* Step 6.  */</span>
	<span class="n">save_upper_240kb</span><span class="p">(</span><span class="n">lscsa_ea</span><span class="p">);</span>	<span class="cm">/* Step 7.  */</span>
	<span class="cm">/* Step 8: done by exit(). */</span>
	<span class="n">save_fpcr</span><span class="p">();</span>		<span class="cm">/* Step 9.  */</span>
	<span class="n">save_decr</span><span class="p">();</span>		<span class="cm">/* Step 10. */</span>
	<span class="n">save_srr0</span><span class="p">();</span>		<span class="cm">/* Step 11. */</span>
	<span class="n">enqueue_putllc</span><span class="p">(</span><span class="n">lscsa_ea</span><span class="p">);</span>	<span class="cm">/* Step 12. */</span>
	<span class="n">spill_regs_to_mem</span><span class="p">(</span><span class="n">lscsa_ea</span><span class="p">);</span>	<span class="cm">/* Step 13. */</span>
	<span class="n">enqueue_sync</span><span class="p">(</span><span class="n">lscsa_ea</span><span class="p">);</span>	<span class="cm">/* Step 14. */</span>
	<span class="n">set_tag_update</span><span class="p">();</span>	<span class="cm">/* Step 15. */</span>
	<span class="n">read_tag_status</span><span class="p">();</span>	<span class="cm">/* Step 16. */</span>
	<span class="n">read_llar_status</span><span class="p">();</span>	<span class="cm">/* Step 17. */</span>
	<span class="n">save_complete</span><span class="p">();</span>	<span class="cm">/* Step 18. */</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
