{"Contributors": ["Frank Zhao"], "Source": ["measuring_massive_multitask_language_understanding"], "URL": ["https://github.com/hendrycks/test"], "Categories": ["Question Answering"], "Reasoning": ["Logical Reasoning"], "Definition": ["The following are multiple choice questions (with answers) about  college computer science.\n\n"], "Input_language": ["English"], "Output_language": ["English"], "Instruction_language": ["English"], "Domains": ["Computer Science"], "Positive Examples": [{"input": "Which of the following regular expressions is equivalent to (describes the same set of strings as) (a* + b)*(c + d)?\n(A)a*(c + d)+ b(c + d) (B)a*(c + d)* + b(c + d)* (C)a*(c + d)+ b*(c + d) (D)(a + b)*c +(a + b)*d ", "output": "D"}, {"input": "A certain pipelined RISC machine has 8 general-purpose registers R0, R1, . . . , R7 and supports the following operations.\nADD Rs1, Rs2, Rd Add Rs1 to Rs2 and put the sum in Rd\nMUL Rs1, Rs2, Rd Multiply Rs1 by Rs2 and put the product in Rd\nAn operation normally takes one cycle; however, an operation takes two cycles if it produces a result required by the immediately following operation in an operation sequence. Consider the expression AB + ABC + BC, where variables A, B, C are located in registers R0, R1, R2. If the contents of these three registers must not be modified, what is the minimum number of clock cycles required for an operation sequence that computes the value of AB + ABC + BC?\n(A)5 (B)6 (C)7 (D)8 ", "output": "B"}, {"input": "The Singleton design pattern is used to guarantee that only a single instance of a class may be instantiated. Which of the following is (are) true of this design pattern?\nI. The Singleton class has a static factory method to provide its instance.\nII. The Singleton class can be a subclass of another class.\nIII. The Singleton class has a private constructor.\n(A)I only (B)II only (C)III only (D)I, II, and III ", "output": "D"}, {"input": "A compiler generates code for the following assignment statement.\nG := (A + B) * C - (D + E) * F\nThe target machine has a single accumulator and a single-address instruction set consisting of instructions load, store, add, subtract, and multiply. For the arithmetic operations, the left operand is taken from the accumulator and the result appears in the accumulator. The smallest possible number of instructions in the resulting code is\n(A)5 (B)6 (C)7 (D)9 ", "output": "D"}, {"input": "Consider a computer design in which multiple processors, each with a private cache memory, share global memory using a single bus. This bus is the critical system resource. Each processor can execute one instruction every 500 nanoseconds as long as memory references are satisfied by its local cache. When a cache miss occurs, the processor is delayed for an additional 2,000 nanoseconds. During half of this additional delay, the bus is dedicated to serving the cache miss. During the other half, the processor cannot continue, but the bus is free to service requests from other processors. On average, each instruction requires 2 memory references. On average, cache misses occur on 1 percent of references. What proportion of the capacity of the bus would a single processor consume, ignoring delays due to competition from other processors?\n(A)1/50 (B)1/27 (C)1/25 (D)2/27 ", "output": "B"}], "Negative Examples": [{"input": "Which of the following is NOT a property of bitmap graphics?\n(A)Fast hardware exists to move blocks of pixels efficiently. (B)Realistic lighting and shading can be done. (C)All line segments can be displayed as straight. (D)Polygons can be filled with solid colors and textures.", "output": "D", "explanation": "In bitmap graphics, polygons cannot be filled with solid colors and textures, hence the correct answer shoulde be 'C'."}, {"input": "The access matrix approach to protection has the difficulty that\n(A)the matrix, if stored directly, is large and can be clumsy to manage (B)it is not capable of expressing complex protection requirements (C)deciding whether a process has access to a resource is undecidable (D)there is no way to express who has rights to change the access matrix itself", "output": "I dont know.", "explanation": "Do not generate anything else apart from one of the following characters: 'A', 'B, 'C', 'D'."}, {"input": "An integer c is a common divisor of two integers x and y if and only if c is a divisor of x and c is a divisor of y. Which of the following sets of integers could possibly be the set of all common divisors of two integers?\n(A){-6,-2, -1, 1, 2, 6} (B){-6, -2, -1, 0, 1, 2, 6} (C){-6, -3, -2, -1, 1, 2, 3, 6} (D){-6, -3, -2, -1, 0, 1, 2, 3, 6}", "output": "B,C", "explanation": "Only one of the following options ('A', 'B', 'C', 'D') is allowed to be the answer. Multiple options can not be correct. The correct answer here would have been 'C'."}], "Instances": [{"id": "task688-c88257856c4d42ef8875e2614ab02f30", "input": "For all strings x, the function x^M is defined recursively as follows.\ne^M= e, and\nif w is a string and a is a string with length 1, then\n(aw)^M = aw^Ma.\nLet a be a string with length 1, and let x and y be arbitrary strings. Which of the following is true?\n(A)a^M = a (B)(ax)^M = (xa)^M (C)(xy)^M = y^Mx^M (D)None of the above", "output": ["D"]}, {"id": "task688-19d7ec30ead34518818b157f215ea659", "input": "An internal hash table has 5 buckets, numbered 0, 1, 2, 3, 4. Keys are integers, and the hash function h(i) = i mod 5 is used, with linear resolution of collisions (i.e., if bucket h(i) is filled, the buckets h(i) + 1, h(i) + 2, ... are tried successively with all bucket numbers computed modulo 5). If elements with keys 13, 8, 24, 10, and 3 are inserted, m that order, into an initially blank hash table, then the content of the bucket numbered 2 is\n(A)3 (B)8 (C)10 (D)13", "output": ["A"]}, {"id": "task688-069d1963a1f44f4fbbee7691c4bf1d75", "input": "Assume that a debugger places a breakpoint at a load instruction at virtual address 0x77E81234 (hexadecimal notation) in a debugged process P. If the text segment of P begins at 0x77E80000 in P\u2019s virtual address space and if the debugger has mapped this same text segment at 0x01000000 in its virtual address space, which of the following is the virtual address used by the debugger in its WRITE operation, along with a description of how the debugger has mapped the virtual memory page containing this address?\n(A)0x01001234; page mapped with READ/WRITE access (B)0x01001234; page mapped with COPY-ON-WRITE access (C)0x76E81234; page mapped with READ/WRITE access (D)0x76E81234; page mapped with COPY-ON-WRITE access", "output": ["A"]}, {"id": "task688-b18a1b22f7f94ea0ae05c56702b27106", "input": "Which of the following evaluation strategies must be defined in order to execute a logic program on a sequential machine?\nI. Evaluation order of rules\nII. Evaluation order of clauses\nIII. Evaluation order of arguments in each clause\n(A)II only (B)I and II only (C)I and III only (D)I, II, and III", "output": ["D"]}, {"id": "task688-30e1a367c5b24c4bbeb4f93833d3e0a4", "input": "A \"strictly binary tree\" is a binary tree in which every node that is not a leaf has two children. Suppose that for a class of strictly binary trees there exists c > 0 such that, for any tree in the class, the ratio of the lengths of any two root-to-leaf paths is bounded above by c. Which of the following best characterizes the height h of any tree in this class, where N is the number of nodes in the tree and N > 1 ?\n(A)h <= log2(N) (B)h = 1/c * log2(N) (C)h < c log2(N) (D)h > c log2(N)", "output": ["C"]}, {"id": "task688-7f90d76e9dca4d8bb57e92ac8bef6ac1", "input": "Which of the following conditions can be expressed by a Boolean formula in the Boolean variables p_1, p_2, p_3, p_4 and the connectives \u2227,\u2228 (without \u00ac)?\nI. At least three of p_1, p_2, p_3, p_4 are true.\nII. Exactly three of p_1, p_2, p_3, p_4 are true.\nIII. An even number of p_1, p_2, p_3, p_4 are true.\n(A)I only (B)II only (C)III only (D)I and III", "output": ["A"]}, {"id": "task688-fcfc07c315c64b4bbafa3f11117650ce", "input": "Which of the following sorting algorithms has average-case and worst-case running times of O(n log n)?\n(A)Bubble sort (B)Insertion sort (C)Merge sort (D)Quicksort", "output": ["C"]}, {"id": "task688-f7ef174a21774aad902a736c78c59d4a", "input": "Company X shipped 5 computer chips, 1 of which was defective, and Company Y shipped 4 computer chips, 2 of which were defective. One computer chip is to be chosen uniformly at random from the 9 chips shipped by the companies. If the chosen chip is found to be defective, what is the probability that the chip came from Company Y?\n(A)2 / 9 (B)4 / 9 (C)1 / 2 (D)2 / 3", "output": ["D"]}, {"id": "task688-717e7db362b6417a8d9703a0bfa0d4ca", "input": "To compute the matrix product M_1M_2, where M_1 has p rows and q columns and where M_2 has q rows and r columns, takes time proportional to pqr, and the result is a matrix of p rows and r columns. Consider the product of three matrices N_1N_2N_3 that have, respectively, w rows and x columns, x rows and y columns, and y rows and z columns. Under what condition will it take less time to compute the product as (N_1N_2)N_3 (i.e., multiply the first two matrices first) than to compute it as N_1(N_2 N_3)?\n(A)There is no such condition; i.e., they will always take the same time. (B)1/x + 1/z < 1/w + 1/y (C)x > y (D)1/w + 1/x < 1/y + 1/z", "output": ["B"]}, {"id": "task688-7feb98a156214369b85690f148fda339", "input": "Which of the following statements about a remote procedure call is true?\n(A)It is used to call procedures with addresses that are farther than 2^16 bytes away. (B)It cannot return a value. (C)It cannot pass parameters by reference. (D)It cannot call procedures implemented in a different language.", "output": ["C"]}, {"id": "task688-03750af6ac7f46b892d36a5b08b636db", "input": "Of the following, which best characterizes computers that use memory-mapped I/O?\n(A)The computer provides special instructions for manipulating I/O ports. (B)I/O ports are placed at addresses on the bus and are accessed just like other memory locations. (C)To perform an I/O operation, it is sufficient to place the data in an address register and call the channel to perform the operation. (D)Ports are referenced only by memory-mapped instructions of the computer and are located at hardwired memory locations.", "output": ["B"]}, {"id": "task688-98a25c5a7f584e48b3115e811a99c4ef", "input": "Which of the following characteristics of a programming language is best specified using a context-free grammar?\n(A)Identifier length (B)Maximum level of nesting (C)Operator precedence (D)Type compatibility", "output": ["C"]}, {"id": "task688-e4205bb9c2d44da7814c73de6db7737c", "input": "A 3-way, set-associative cache is\n(A)one in which each main memory word can be stored at any of 3 cache locations (B)effective only if 3 or fewer processes are running alternately on the processor (C)possible only with write-back (D)faster to access than a direct-mapped cache", "output": ["A"]}, {"id": "task688-379d5834b698431589dd90c8b2834d00", "input": "Hash tables can contribute to an efficient average-case solution for all of the problems described below EXCEPT:\n(A)Counting distinct values: Given a set of n keys, determine the number of distinct key values. (B)Dynamic dictionary: Support the operations of insert, delete, and search in a dictionary. (C)Range search: Given values a and b, find all the records whose key value is in the range a, b. (D)Symbol table lookup: Given a program identifier, find its type and address.", "output": ["C"]}, {"id": "task688-3586aa4c6eb5497c9bcec975d319fea0", "input": "Let T (n) be defined by T(1) = 7 and T(n + 1) = 3n + T(n) for all integers n \u2265 1. Which of the following represents the order of growth of T(n) as a function of n?\n(A)\u0398(n) (B)\u0398(n log n) (C)\u0398(n^2) (D)\u0398(n^2 log n)", "output": ["C"]}, {"id": "task688-7758c3dd2ec74365836f54299d75e754", "input": "Consider a computer design in which multiple processors, each with a private cache memory, share global memory using a single bus. This bus is the critical system resource. Each processor can execute one instruction every 500 nanoseconds as long as memory references are satisfied by its local cache. When a cache miss occurs, the processor is delayed for an additional 2,000 nanoseconds. During half of this additional delay, the bus is dedicated to serving the cache miss. During the other half, the processor cannot continue, but the bus is free to service requests from other processors. On average, each instruction requires 2 memory references. On average, cache misses occur on 1 percent of references. What proportion of the capacity of the bus would a single processor consume, ignoring delays due to competition from other processors?\n(A)1/50 (B)1/27 (C)1/25 (D)2/27", "output": ["B"]}, {"id": "task688-a7187f69417449d7b974125604028a59", "input": "Which of the following is (are) true about virtual memory systems that use pages?\nI. The virtual address space can be larger than the amount of physical memory.\nII. Programs must be resident in main memory throughout their execution.\nIII. Pages correspond to semantic characteristics of the program.\n(A)I only (B)II only (C)I and II (D)I and III", "output": ["A"]}, {"id": "task688-c9a148b02ec240c4a177a3e336171a4b", "input": "Consider an object-oriented language in which all entities are objects. Two relationships arise: (1) the instance relationship, between an object and the class of which that object is a member, and (2) the subclass relationship, between a class and the superclass from which that class inherits properties. In such a language, when a message is sent to an object requesting execution of one of its methods (procedures), the method is located by following\n(A)one instance link and then zero or more subclass links (B)one or more instance links and then one or more subclass links (C)one or more instance links (D)one subclass link and then one or more instance links", "output": ["A"]}, {"id": "task688-9fc00f8f76ae43a8a5ec7218bbffb232", "input": "Which of the following statements about circuits is (are) true?\nI. Combinational circuits may have feedback; sequential circuits do not.\nII. Combinational circuits have a \"memoryless\" property; sequential circuits do not.\nIII. Both sequential and combinational circuits must be controlled by an external clock.\n(A)I only (B)II only (C)I and II only (D)II and III only", "output": ["B"]}, {"id": "task688-aaa37f0d8ddf4c4bbecacc9eefea9fbd", "input": "In the Internet Protocol (IP) suite of protocols, which of the following best describes the purpose of the Address Resolution Protocol?\n(A)To translate Web addresses to host names (B)To determine the IP address of a given host name (C)To determine the hardware address of a given host name (D)To determine the hardware address of a given IP address", "output": ["D"]}], "Instance License": ["MIT"]}