{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1722988263300 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1722988263300 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 06 17:51:03 2024 " "Processing started: Tue Aug 06 17:51:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1722988263300 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1722988263300 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Problema3 -c Problema3 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Problema3 -c Problema3 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1722988263300 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1722988263515 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1722988263515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema3.sv 1 1 " "Found 1 design units, including 1 entities, in source file problema3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Problema3 " "Found entity 1: Problema3" {  } { { "Problema3.sv" "" { Text "C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722988267471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1722988267471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twobit_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file twobit_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 twobit_tb " "Found entity 1: twobit_tb" {  } { { "twobit_tb.sv" "" { Text "C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/twobit_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722988267472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1722988267472 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "twobit_tb " "Elaborating entity \"twobit_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1722988267484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Problema3 Problema3:problema3 " "Elaborating entity \"Problema3\" for hierarchy \"Problema3:problema3\"" {  } { { "twobit_tb.sv" "problema3" { Text "C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/twobit_tb.sv" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1722988267488 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Problema3.sv(13) " "Verilog HDL assignment warning at Problema3.sv(13): truncated value with size 32 to match size of target (2)" {  } { { "Problema3.sv" "" { Text "C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1722988267488 "|twobit_tb|Problema3:problema3"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Problema3.sv(34) " "Verilog HDL Case Statement warning at Problema3.sv(34): case item expression never matches the case expression" {  } { { "Problema3.sv" "" { Text "C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv" 34 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1722988267488 "|twobit_tb|Problema3:problema3"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Problema3.sv(38) " "Verilog HDL Case Statement warning at Problema3.sv(38): case item expression never matches the case expression" {  } { { "Problema3.sv" "" { Text "C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv" 38 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1722988267489 "|twobit_tb|Problema3:problema3"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Problema3.sv(42) " "Verilog HDL Case Statement warning at Problema3.sv(42): case item expression never matches the case expression" {  } { { "Problema3.sv" "" { Text "C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv" 42 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1722988267489 "|twobit_tb|Problema3:problema3"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Problema3.sv(46) " "Verilog HDL Case Statement warning at Problema3.sv(46): case item expression never matches the case expression" {  } { { "Problema3.sv" "" { Text "C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv" 46 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1722988267489 "|twobit_tb|Problema3:problema3"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Problema3.sv(50) " "Verilog HDL Case Statement warning at Problema3.sv(50): case item expression never matches the case expression" {  } { { "Problema3.sv" "" { Text "C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv" 50 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1722988267489 "|twobit_tb|Problema3:problema3"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Problema3.sv(54) " "Verilog HDL Case Statement warning at Problema3.sv(54): case item expression never matches the case expression" {  } { { "Problema3.sv" "" { Text "C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv" 54 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1722988267489 "|twobit_tb|Problema3:problema3"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Problema3.sv(58) " "Verilog HDL Case Statement warning at Problema3.sv(58): case item expression never matches the case expression" {  } { { "Problema3.sv" "" { Text "C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv" 58 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1722988267489 "|twobit_tb|Problema3:problema3"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Problema3.sv(62) " "Verilog HDL Case Statement warning at Problema3.sv(62): case item expression never matches the case expression" {  } { { "Problema3.sv" "" { Text "C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv" 62 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1722988267489 "|twobit_tb|Problema3:problema3"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Problema3.sv(66) " "Verilog HDL Case Statement warning at Problema3.sv(66): case item expression never matches the case expression" {  } { { "Problema3.sv" "" { Text "C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv" 66 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1722988267489 "|twobit_tb|Problema3:problema3"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Problema3.sv(70) " "Verilog HDL Case Statement warning at Problema3.sv(70): case item expression never matches the case expression" {  } { { "Problema3.sv" "" { Text "C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv" 70 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1722988267489 "|twobit_tb|Problema3:problema3"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Problema3.sv(74) " "Verilog HDL Case Statement warning at Problema3.sv(74): case item expression never matches the case expression" {  } { { "Problema3.sv" "" { Text "C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv" 74 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1722988267489 "|twobit_tb|Problema3:problema3"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Problema3.sv(78) " "Verilog HDL Case Statement warning at Problema3.sv(78): case item expression never matches the case expression" {  } { { "Problema3.sv" "" { Text "C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv" 78 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1722988267489 "|twobit_tb|Problema3:problema3"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Problema3.sv(82) " "Verilog HDL Case Statement warning at Problema3.sv(82): case item expression never matches the case expression" {  } { { "Problema3.sv" "" { Text "C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv" 82 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1722988267489 "|twobit_tb|Problema3:problema3"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Problema3.sv(86) " "Verilog HDL Case Statement warning at Problema3.sv(86): case item expression never matches the case expression" {  } { { "Problema3.sv" "" { Text "C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv" 86 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1722988267489 "|twobit_tb|Problema3:problema3"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Problema3.sv(90) " "Verilog HDL Case Statement warning at Problema3.sv(90): case item expression never matches the case expression" {  } { { "Problema3.sv" "" { Text "C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv" 90 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1722988267489 "|twobit_tb|Problema3:problema3"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Problema3.sv(94) " "Verilog HDL Case Statement warning at Problema3.sv(94): case item expression never matches the case expression" {  } { { "Problema3.sv" "" { Text "C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv" 94 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1722988267489 "|twobit_tb|Problema3:problema3"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Problema3.sv(98) " "Verilog HDL Case Statement warning at Problema3.sv(98): case item expression never matches the case expression" {  } { { "Problema3.sv" "" { Text "C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv" 98 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1722988267489 "|twobit_tb|Problema3:problema3"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Problema3.sv(102) " "Verilog HDL Case Statement warning at Problema3.sv(102): case item expression never matches the case expression" {  } { { "Problema3.sv" "" { Text "C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv" 102 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1722988267489 "|twobit_tb|Problema3:problema3"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Problema3.sv(106) " "Verilog HDL Case Statement warning at Problema3.sv(106): case item expression never matches the case expression" {  } { { "Problema3.sv" "" { Text "C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv" 106 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1722988267489 "|twobit_tb|Problema3:problema3"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Problema3.sv(110) " "Verilog HDL Case Statement warning at Problema3.sv(110): case item expression never matches the case expression" {  } { { "Problema3.sv" "" { Text "C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv" 110 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1722988267489 "|twobit_tb|Problema3:problema3"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Problema3.sv(114) " "Verilog HDL Case Statement warning at Problema3.sv(114): case item expression never matches the case expression" {  } { { "Problema3.sv" "" { Text "C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv" 114 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1722988267489 "|twobit_tb|Problema3:problema3"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Problema3.sv(118) " "Verilog HDL Case Statement warning at Problema3.sv(118): case item expression never matches the case expression" {  } { { "Problema3.sv" "" { Text "C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv" 118 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1722988267489 "|twobit_tb|Problema3:problema3"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Problema3.sv(122) " "Verilog HDL Case Statement warning at Problema3.sv(122): case item expression never matches the case expression" {  } { { "Problema3.sv" "" { Text "C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv" 122 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1722988267489 "|twobit_tb|Problema3:problema3"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Problema3.sv(126) " "Verilog HDL Case Statement warning at Problema3.sv(126): case item expression never matches the case expression" {  } { { "Problema3.sv" "" { Text "C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv" 126 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1722988267489 "|twobit_tb|Problema3:problema3"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Problema3.sv(130) " "Verilog HDL Case Statement warning at Problema3.sv(130): case item expression never matches the case expression" {  } { { "Problema3.sv" "" { Text "C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv" 130 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1722988267489 "|twobit_tb|Problema3:problema3"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Problema3.sv(134) " "Verilog HDL Case Statement warning at Problema3.sv(134): case item expression never matches the case expression" {  } { { "Problema3.sv" "" { Text "C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv" 134 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1722988267489 "|twobit_tb|Problema3:problema3"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Problema3.sv(138) " "Verilog HDL Case Statement warning at Problema3.sv(138): case item expression never matches the case expression" {  } { { "Problema3.sv" "" { Text "C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv" 138 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1722988267489 "|twobit_tb|Problema3:problema3"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Problema3.sv(142) " "Verilog HDL Case Statement warning at Problema3.sv(142): case item expression never matches the case expression" {  } { { "Problema3.sv" "" { Text "C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv" 142 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1722988267489 "|twobit_tb|Problema3:problema3"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Problema3.sv(147) " "Verilog HDL Case Statement warning at Problema3.sv(147): case item expression never matches the case expression" {  } { { "Problema3.sv" "" { Text "C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv" 147 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1722988267489 "|twobit_tb|Problema3:problema3"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Problema3.sv(151) " "Verilog HDL Case Statement warning at Problema3.sv(151): case item expression never matches the case expression" {  } { { "Problema3.sv" "" { Text "C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv" 151 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1722988267489 "|twobit_tb|Problema3:problema3"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Problema3.sv(155) " "Verilog HDL Case Statement warning at Problema3.sv(155): case item expression never matches the case expression" {  } { { "Problema3.sv" "" { Text "C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv" 155 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1722988267489 "|twobit_tb|Problema3:problema3"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Problema3.sv(159) " "Verilog HDL Case Statement warning at Problema3.sv(159): case item expression never matches the case expression" {  } { { "Problema3.sv" "" { Text "C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv" 159 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1722988267489 "|twobit_tb|Problema3:problema3"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Problema3.sv(163) " "Verilog HDL Case Statement warning at Problema3.sv(163): case item expression never matches the case expression" {  } { { "Problema3.sv" "" { Text "C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv" 163 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1722988267489 "|twobit_tb|Problema3:problema3"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Problema3.sv(167) " "Verilog HDL Case Statement warning at Problema3.sv(167): case item expression never matches the case expression" {  } { { "Problema3.sv" "" { Text "C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv" 167 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1722988267489 "|twobit_tb|Problema3:problema3"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Problema3.sv(171) " "Verilog HDL Case Statement warning at Problema3.sv(171): case item expression never matches the case expression" {  } { { "Problema3.sv" "" { Text "C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv" 171 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1722988267489 "|twobit_tb|Problema3:problema3"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Problema3.sv(175) " "Verilog HDL Case Statement warning at Problema3.sv(175): case item expression never matches the case expression" {  } { { "Problema3.sv" "" { Text "C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv" 175 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1722988267489 "|twobit_tb|Problema3:problema3"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Problema3.sv(179) " "Verilog HDL Case Statement warning at Problema3.sv(179): case item expression never matches the case expression" {  } { { "Problema3.sv" "" { Text "C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv" 179 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1722988267489 "|twobit_tb|Problema3:problema3"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Problema3.sv(183) " "Verilog HDL Case Statement warning at Problema3.sv(183): case item expression never matches the case expression" {  } { { "Problema3.sv" "" { Text "C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv" 183 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1722988267489 "|twobit_tb|Problema3:problema3"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Problema3.sv(187) " "Verilog HDL Case Statement warning at Problema3.sv(187): case item expression never matches the case expression" {  } { { "Problema3.sv" "" { Text "C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv" 187 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1722988267489 "|twobit_tb|Problema3:problema3"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Problema3.sv(191) " "Verilog HDL Case Statement warning at Problema3.sv(191): case item expression never matches the case expression" {  } { { "Problema3.sv" "" { Text "C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv" 191 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1722988267489 "|twobit_tb|Problema3:problema3"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Problema3.sv(195) " "Verilog HDL Case Statement warning at Problema3.sv(195): case item expression never matches the case expression" {  } { { "Problema3.sv" "" { Text "C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv" 195 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1722988267489 "|twobit_tb|Problema3:problema3"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Problema3.sv(199) " "Verilog HDL Case Statement warning at Problema3.sv(199): case item expression never matches the case expression" {  } { { "Problema3.sv" "" { Text "C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv" 199 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1722988267489 "|twobit_tb|Problema3:problema3"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Problema3.sv(203) " "Verilog HDL Case Statement warning at Problema3.sv(203): case item expression never matches the case expression" {  } { { "Problema3.sv" "" { Text "C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv" 203 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1722988267489 "|twobit_tb|Problema3:problema3"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Problema3.sv(207) " "Verilog HDL Case Statement warning at Problema3.sv(207): case item expression never matches the case expression" {  } { { "Problema3.sv" "" { Text "C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv" 207 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1722988267489 "|twobit_tb|Problema3:problema3"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Problema3.sv(212) " "Verilog HDL Case Statement warning at Problema3.sv(212): case item expression never matches the case expression" {  } { { "Problema3.sv" "" { Text "C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv" 212 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1722988267489 "|twobit_tb|Problema3:problema3"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Problema3.sv(216) " "Verilog HDL Case Statement warning at Problema3.sv(216): case item expression never matches the case expression" {  } { { "Problema3.sv" "" { Text "C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv" 216 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1722988267489 "|twobit_tb|Problema3:problema3"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Problema3.sv(220) " "Verilog HDL Case Statement warning at Problema3.sv(220): case item expression never matches the case expression" {  } { { "Problema3.sv" "" { Text "C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv" 220 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1722988267489 "|twobit_tb|Problema3:problema3"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Problema3.sv(224) " "Verilog HDL Case Statement warning at Problema3.sv(224): case item expression never matches the case expression" {  } { { "Problema3.sv" "" { Text "C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv" 224 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1722988267489 "|twobit_tb|Problema3:problema3"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Problema3.sv(228) " "Verilog HDL Case Statement warning at Problema3.sv(228): case item expression never matches the case expression" {  } { { "Problema3.sv" "" { Text "C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv" 228 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1722988267489 "|twobit_tb|Problema3:problema3"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Problema3.sv(232) " "Verilog HDL Case Statement warning at Problema3.sv(232): case item expression never matches the case expression" {  } { { "Problema3.sv" "" { Text "C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv" 232 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1722988267489 "|twobit_tb|Problema3:problema3"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Problema3.sv(236) " "Verilog HDL Case Statement warning at Problema3.sv(236): case item expression never matches the case expression" {  } { { "Problema3.sv" "" { Text "C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv" 236 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1722988267489 "|twobit_tb|Problema3:problema3"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Problema3.sv(240) " "Verilog HDL Case Statement warning at Problema3.sv(240): case item expression never matches the case expression" {  } { { "Problema3.sv" "" { Text "C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv" 240 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1722988267489 "|twobit_tb|Problema3:problema3"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Problema3.sv(244) " "Verilog HDL Case Statement warning at Problema3.sv(244): case item expression never matches the case expression" {  } { { "Problema3.sv" "" { Text "C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv" 244 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1722988267489 "|twobit_tb|Problema3:problema3"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Problema3.sv(248) " "Verilog HDL Case Statement warning at Problema3.sv(248): case item expression never matches the case expression" {  } { { "Problema3.sv" "" { Text "C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv" 248 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1722988267489 "|twobit_tb|Problema3:problema3"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Problema3.sv(252) " "Verilog HDL Case Statement warning at Problema3.sv(252): case item expression never matches the case expression" {  } { { "Problema3.sv" "" { Text "C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv" 252 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1722988267489 "|twobit_tb|Problema3:problema3"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Problema3.sv(256) " "Verilog HDL Case Statement warning at Problema3.sv(256): case item expression never matches the case expression" {  } { { "Problema3.sv" "" { Text "C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv" 256 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1722988267489 "|twobit_tb|Problema3:problema3"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Problema3.sv(260) " "Verilog HDL Case Statement warning at Problema3.sv(260): case item expression never matches the case expression" {  } { { "Problema3.sv" "" { Text "C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv" 260 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1722988267489 "|twobit_tb|Problema3:problema3"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Problema3.sv(264) " "Verilog HDL Case Statement warning at Problema3.sv(264): case item expression never matches the case expression" {  } { { "Problema3.sv" "" { Text "C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv" 264 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1722988267489 "|twobit_tb|Problema3:problema3"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Problema3.sv(268) " "Verilog HDL Case Statement warning at Problema3.sv(268): case item expression never matches the case expression" {  } { { "Problema3.sv" "" { Text "C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv" 268 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1722988267489 "|twobit_tb|Problema3:problema3"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Problema3.sv(272) " "Verilog HDL Case Statement warning at Problema3.sv(272): case item expression never matches the case expression" {  } { { "Problema3.sv" "" { Text "C:/Users/sebas/OneDrive/Documentos/GitHub/GGuzman_SHernandez_SChen_digital-design-lab-2024/Problema3.sv" 272 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1722988267490 "|twobit_tb|Problema3:problema3"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 62 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 62 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1722988267510 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 06 17:51:07 2024 " "Processing ended: Tue Aug 06 17:51:07 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1722988267510 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1722988267510 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1722988267510 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1722988267510 ""}
