# tinyalu_uvm
A modular SystemVerilog UVM testbench for verifying an 8-bit TinyALU, featuring constrained random generation, functional coverage, and self-checking scoreboards.
