# Reading C:/Modeltech_pe_edu_10.4a/tcl/vsim/pref.tcl
# do Mealy_Machine_run_msim_rtl_verilog.do
# if ![file isdirectory verilog_libs] {
# 	file mkdir verilog_libs
# }
# 
# vlib verilog_libs/altera_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_ver".
# 
# vmap altera_ver ./verilog_libs/altera_ver
# Model Technology ModelSim PE vmap 10.4a Lib Mapping Utility 2015.03 Apr  7 2015
# vmap -modelsim_quiet altera_ver ./verilog_libs/altera_ver 
# Copying C:/Modeltech_pe_edu_10.4a/win32pe_edu/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:/Modeltech_pe_edu_10.4a/win32pe_edu/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# vlog -vlog01compat -work altera_ver {c:/altera/91/quartus/eda/sim_lib/altera_primitives.v}
# Model Technology ModelSim PE Student Edition vlog 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 07:24:58 on Oct 23,2017
# vlog -reportprogress 300 -vlog01compat -work altera_ver c:/altera/91/quartus/eda/sim_lib/altera_primitives.v 
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_HIGH
# -- Compiling module dffeas
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# End time: 07:25:00 on Oct 23,2017, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/lpm_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/lpm_ver".
# 
# vmap lpm_ver ./verilog_libs/lpm_ver
# Model Technology ModelSim PE vmap 10.4a Lib Mapping Utility 2015.03 Apr  7 2015
# vmap -modelsim_quiet lpm_ver ./verilog_libs/lpm_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work lpm_ver {c:/altera/91/quartus/eda/sim_lib/220model.v}
# Model Technology ModelSim PE Student Edition vlog 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 07:25:00 on Oct 23,2017
# vlog -reportprogress 300 -vlog01compat -work lpm_ver c:/altera/91/quartus/eda/sim_lib/220model.v 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 07:25:01 on Oct 23,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/sgate_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/sgate_ver".
# 
# vmap sgate_ver ./verilog_libs/sgate_ver
# Model Technology ModelSim PE vmap 10.4a Lib Mapping Utility 2015.03 Apr  7 2015
# vmap -modelsim_quiet sgate_ver ./verilog_libs/sgate_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work sgate_ver {c:/altera/91/quartus/eda/sim_lib/sgate.v}
# Model Technology ModelSim PE Student Edition vlog 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 07:25:01 on Oct 23,2017
# vlog -reportprogress 300 -vlog01compat -work sgate_ver c:/altera/91/quartus/eda/sim_lib/sgate.v 
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 07:25:01 on Oct 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_mf_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_mf_ver".
# 
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver
# Model Technology ModelSim PE vmap 10.4a Lib Mapping Utility 2015.03 Apr  7 2015
# vmap -modelsim_quiet altera_mf_ver ./verilog_libs/altera_mf_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_mf_ver {c:/altera/91/quartus/eda/sim_lib/altera_mf.v}
# Model Technology ModelSim PE Student Edition vlog 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 07:25:02 on Oct 23,2017
# vlog -reportprogress 300 -vlog01compat -work altera_mf_ver c:/altera/91/quartus/eda/sim_lib/altera_mf.v 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	altsource_probe
# End time: 07:25:03 on Oct 23,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/stratixii_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/stratixii_ver".
# 
# vmap stratixii_ver ./verilog_libs/stratixii_ver
# Model Technology ModelSim PE vmap 10.4a Lib Mapping Utility 2015.03 Apr  7 2015
# vmap -modelsim_quiet stratixii_ver ./verilog_libs/stratixii_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work stratixii_ver {c:/altera/91/quartus/eda/sim_lib/stratixii_atoms.v}
# Model Technology ModelSim PE Student Edition vlog 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 07:25:04 on Oct 23,2017
# vlog -reportprogress 300 -vlog01compat -work stratixii_ver c:/altera/91/quartus/eda/sim_lib/stratixii_atoms.v 
# -- Compiling UDP STRATIXII_PRIM_DFFE
# -- Compiling UDP STRATIXII_PRIM_DFFEAS
# -- Compiling UDP STRATIXII_PRIM_DFFEAS_HIGH
# -- Compiling module stratixii_dffe
# -- Compiling module stratixii_latch
# -- Compiling module stratixii_mux21
# -- Compiling module stratixii_mux41
# -- Compiling module stratixii_and1
# -- Compiling module stratixii_and16
# -- Compiling module stratixii_bmux21
# -- Compiling module stratixii_b17mux21
# -- Compiling module stratixii_nmux21
# -- Compiling module stratixii_b5mux21
# -- Compiling module stratixii_ram_pulse_generator
# -- Compiling module stratixii_ram_register
# -- Compiling module stratixii_ram_block
# -- Compiling module stratixii_jtag
# -- Compiling module stratixii_crcblock
# -- Compiling module stratixii_asmiblock
# -- Compiling module stratixii_lcell_ff
# -- Compiling module stratixii_lcell_comb
# -- Compiling module stratixii_asynch_io
# -- Compiling module stratixii_io_register
# -- Compiling module stratixii_io_latch
# -- Compiling module stratixii_io
# -- Compiling module stratixii_dll
# -- Compiling module stratixii_ena_reg
# -- Compiling module stratixii_clkctrl
# -- Compiling module stratixii_lvds_tx_reg
# -- Compiling module stratixii_lvds_tx_parallel_register
# -- Compiling module stratixii_lvds_tx_out_block
# -- Compiling module stratixii_lvds_transmitter
# -- Compiling module stratixii_m_cntr
# -- Compiling module stratixii_n_cntr
# -- Compiling module stratixii_scale_cntr
# -- Compiling module stratixii_pll_reg
# -- Compiling module stratixii_pll
# -- Compiling module stratixii_mac_register
# -- Compiling module stratixii_mac_mult_block
# -- Compiling module stratixii_mac_rs_block
# -- Compiling module stratixii_mac_mult
# -- Compiling module stratixii_mac_out_input_interface
# -- Compiling module stratixii_mac_out_add_sub_acc_unit
# -- Compiling module stratixii_mac_out_output_interface
# -- Compiling module stratixii_reorder_output
# -- Compiling module stratixii_mac_out_internal
# -- Compiling module stratixii_mac_out
# -- Compiling module stratixii_lvds_rx_fifo_sync_ram
# -- Compiling module stratixii_lvds_rx_fifo
# -- Compiling module stratixii_lvds_rx_bitslip
# -- Compiling module stratixii_lvds_rx_deser
# -- Compiling module stratixii_lvds_rx_parallel_reg
# -- Compiling module stratixii_lvds_reg
# -- Compiling module stratixii_lvds_receiver
# -- Compiling module stratixii_rublock
# -- Compiling module stratixii_termination_digital
# -- Compiling module stratixii_termination
# -- Compiling module stratixii_routing_wire
# 
# Top level modules:
# 	stratixii_dffe
# 	stratixii_latch
# 	stratixii_and16
# 	stratixii_bmux21
# 	stratixii_b17mux21
# 	stratixii_nmux21
# 	stratixii_b5mux21
# 	stratixii_ram_block
# 	stratixii_jtag
# 	stratixii_crcblock
# 	stratixii_asmiblock
# 	stratixii_lcell_ff
# 	stratixii_lcell_comb
# 	stratixii_io
# 	stratixii_dll
# 	stratixii_clkctrl
# 	stratixii_lvds_transmitter
# 	stratixii_pll
# 	stratixii_mac_mult
# 	stratixii_mac_out
# 	stratixii_lvds_receiver
# 	stratixii_rublock
# 	stratixii_termination
# 	stratixii_routing_wire
# End time: 07:25:05 on Oct 23,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim PE vmap 10.4a Lib Mapping Utility 2015.03 Apr  7 2015
# vmap -modelsim_quiet work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/Workspace/Altera_Quartus_Workspace/Mealy_Machine {D:/Workspace/Altera_Quartus_Workspace/Mealy_Machine/Mealy_Machine.v}
# Model Technology ModelSim PE Student Edition vlog 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 07:25:06 on Oct 23,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Workspace/Altera_Quartus_Workspace/Mealy_Machine" D:/Workspace/Altera_Quartus_Workspace/Mealy_Machine/Mealy_Machine.v 
# -- Compiling module Mealy_Machine
# 
# Top level modules:
# 	Mealy_Machine
# End time: 07:25:06 on Oct 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/Workspace/Altera_Quartus_Workspace/Mealy_Machine {D:/Workspace/Altera_Quartus_Workspace/Mealy_Machine/tb_Mealy_Machine.v}
# Model Technology ModelSim PE Student Edition vlog 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 07:25:06 on Oct 23,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Workspace/Altera_Quartus_Workspace/Mealy_Machine" D:/Workspace/Altera_Quartus_Workspace/Mealy_Machine/tb_Mealy_Machine.v 
# -- Compiling module tb_Mealy_Machine
# 
# Top level modules:
# 	tb_Mealy_Machine
# End time: 07:25:06 on Oct 23,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L stratixii_ver -L rtl_work -L work -voptargs="+acc" tb_Mealy_Machine
# //  ModelSim PE Student Edition 10.4a Apr  7 2015 
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# // NOT FOR CORPORATE OR PRODUCTION USE.
# // THE ModelSim PE Student Edition IS NOT A SUPPORTED PRODUCT.
# // FOR HIGHER EDUCATION PURPOSES ONLY
# //
# vsim -gui  -l msim_transcript -do "Mealy_Machine_run_msim_rtl_verilog.do" 
# Start time: 07:25:06 on Oct 23,2017
# Loading work.tb_Mealy_Machine
# Loading work.Mealy_Machine
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 0 ns

radix define my_state {2'b00 "S0", 2'b01 "S1", 2'b10 "S2", 2'b11 "S3", -default binary}
run 300ns
add wave t_Mealy_Machine/state
add wave t_Mealy_Machine/nxt_state
restart -f
run 300ns
# End time: 07:29:13 on Oct 23,2017, Elapsed time: 0:04:07
# Errors: 0, Warnings: 0
