<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta content="text/html; charset=UTF-8" http-equiv="Content-Type"/><title>GICD_ICENABLER&lt;n>E</title><link href="insn.css" rel="stylesheet" type="text/css"/></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">GICD_ICENABLER&lt;n>E, Interrupt Clear-Enable Registers, n =
      0 - 31</h1><p>The GICD_ICENABLER&lt;n>E characteristics are:</p><h2>Purpose</h2><p>Disables forwarding of the corresponding SPI in the extended SPI range to the CPU interfaces.</p><h2>Configuration</h2><p></p><p>This register is present only
    when <ins>GICv3.1</ins><del>GIC, >=3.1</del> is implemented.
      
    Otherwise, direct accesses to GICD_ICENABLER&lt;n>E are <span class="arm-defined-word">RES0</span>.</p><p>When <a href="ext-gicd_typer.html">GICD_TYPER</a>.ESPI==0, these registers are <span class="arm-defined-word">RES0</span>.</p><p>When <a href="ext-gicd_typer.html">GICD_TYPER</a>.ESPI==1, the number of implemented <a href="ext-gicd_icenablerne.html">GICD_ICENABLER&lt;n>E</a> registers is (<a href="ext-gicd_typer.html">GICD_TYPER</a>.ESPI_range+1). Registers are numbered from 0.</p><h2>Attributes</h2><p>GICD_ICENABLER&lt;n>E is a 32-bit register.</p><h2>Field descriptions</h2><p>The GICD_ICENABLER&lt;n>E bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#Clear_enable_bit&lt;x>_31">Clear_enable_bit&lt;x>, bit [x], for x = 0 to 31</a></td></tr></tbody></table><div class="text_before_fields"></div><h4 id="Clear_enable_bit&lt;x>_31">Clear_enable_bit&lt;x>, bit [x], for x = 0 to 31</h4><p>For the extended SPI range, controls the forwarding of interrupt number x to the CPU interface. Reads and writes have the following behavior:</p><table class="valuetable"><tr><th>Clear_enable_bit&lt;x></th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>If read, indicates that forwarding of the corresponding interrupt is disabled.</p><p>If written, has no effect.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>If read, indicates that forwarding of the corresponding interrupt is enabled.</p><p>If written, enables forwarding of the corresponding interrupt.</p><p>After a write of 1 to this bit, a subsequent read of this bit returns 0.</p></td></tr></table><p>This field resets to <span class="binarynumber">0</span>.
</p><div class="text_after_fields"><p>For INTID m, when DIV and MOD are the integer division and modulo operations:</p><ul><li><p>The corresponding GICD_ICENABLER&lt;n>E number, n, is given by n = (m-4096) DIV 32.</p></li><li><p>The offset of the required GICD_ICENABLER&lt;n>E is (<span class="hexnumber">0x1400</span> + (4*n)).</p></li><li><p>The bit number of the required group modifier bit in this register is (m-4096) MOD 32.</p></li></ul></div><h2>Accessing the GICD_ICENABLER&lt;n>E</h2><p>When affinity routing is not enabled for the Security state of an interrupt in GICD_ICENABLER&lt;n>E, the corresponding bit is <span class="arm-defined-word">RES0</span>.</p><p>When <a href="ext-gicd_ctlr.html">GICD_CTLR</a>.DS==0, bits corresponding to Secure SPIs are RAZ/WI to Non-secure accesses.</p><p>Bits corresponding to unimplemented interrupts are RAZ/WI.</p><h4>GICD_ICENABLER&lt;n>E can be accessed through the memory-mapped interfaces:</h4><table class="info"><tr><th>Component</th><th>Offset</th><th>Instance</th></tr><tr><td>GIC Distributor</td><td><span class="hexnumber">0x1400</span> + 4n</td><td>GICD_ICENABLER&lt;n>E</td></tr></table><p>This interface is accessible as follows:</p><ul><li>When GICD_CTLR.DS == 0b0
            accesses to this register are <span class="access_level">RW</span>.
          </li><li>When IsAccessSecure()
            accesses to this register are <span class="access_level">RW</span>.
          </li><li>When !IsAccessSecure()
            accesses to this register are <span class="access_level">RW</span>.
          </li></ul><br/><br/><hr/><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions"><ins>13</ins><del>27</del>/<ins>12</ins><del>09</del>/2019 <ins>15</ins><del>18</del>:<ins>13</ins><del>48</del>; <ins>391b5248b29fb2f001ef74792eaacbd6fc72f211</ins><del>6134483bd14dc8c12a99c984cbfe3431cc1c9707</del></p><p class="copyconf">Copyright Â© 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>