// Seed: 1867708574
module module_0;
  assign id_1 = id_1;
  id_2 :
  assert property (@(id_2) id_1 != 1) id_2 <= id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  output wire id_14;
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  id_15 :
  assert property (@(1) 1) id_8 <= 1;
  assign id_5[1'h0 : 1] = 1;
  wire id_16, id_17;
  module_0();
  assign id_3 = 1;
  always
    if (1)
      if (1)
        if (id_7);
        else id_6 <= 1;
  always id_11 <= 1;
  logic [7:0][1] id_18 (
      1,
      1,
      id_12 * id_13
  );
endmodule
