Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date             : Wed Oct  7 23:06:39 2015
| Host             : cadence11 running 64-bit Scientific Linux CERN SLC release 6.7 (Carbon)
| Command          : 
| Design           : real_time_clock_v1_0_S00_AXI
| Device           : xc7a200tfbg676-2
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
---------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 5.473 |
| Dynamic (W)              | 5.324 |
| Device Static (W)        | 0.149 |
| Effective TJA (C/W)      | 1.9   |
| Max Ambient (C)          | 74.8  |
| Junction Temperature (C) | 35.2  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |     0.142 |      232 |       --- |             --- |
|   LUT as Logic |     0.131 |       68 |    133800 |            0.05 |
|   BUFG         |     0.006 |        1 |        32 |            3.13 |
|   Register     |     0.005 |      137 |    267600 |            0.05 |
|   CARRY4       |    <0.001 |        4 |     33450 |            0.01 |
|   Others       |     0.000 |       19 |       --- |             --- |
| Signals        |     1.064 |      289 |       --- |             --- |
| DSPs           |     0.098 |        3 |       740 |            0.41 |
| I/O            |     4.019 |       88 |       400 |           22.00 |
| Static Power   |     0.149 |          |           |                 |
| Total          |     5.473 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     1.534 |       1.489 |      0.045 |
| Vccaux    |       1.800 |     0.346 |       0.314 |      0.032 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     1.822 |       1.817 |      0.005 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------+-----------+
| Name                                      | Power (W) |
+-------------------------------------------+-----------+
| real_time_clock_v1_0_S00_AXI              |     5.324 |
|   rc1                                     |     0.162 |
|     msrtc                                 |     0.116 |
|       U0                                  |     0.116 |
|         i_synth                           |     0.116 |
|           i_baseip.i_xbip_counter         |     0.116 |
|             i_dsp48.i_dsp                 |     0.109 |
|               i_vx7.i_dsp48e_wrap         |     0.109 |
|             i_terminal_detect.i_gate      |     0.005 |
|               tier_gen[1].i_tier          |     0.005 |
|                 loop_tiles[0].i_tile      |     0.005 |
|             i_thresh_detect.i_norm.i_gate |     0.003 |
|               tier_gen[1].i_tier          |     0.003 |
|                 loop_tiles[0].i_tile      |     0.003 |
|     rtc1                                  |    <0.001 |
|       U0                                  |    <0.001 |
|         i_synth                           |    <0.001 |
|           i_baseip.i_xbip_counter         |    <0.001 |
|             i_dsp48.i_dsp                 |    <0.001 |
|               i_vx7.i_dsp48e_wrap         |    <0.001 |
|             i_thresh_detect.i_norm.i_gate |    <0.001 |
|               tier_gen[1].i_tier          |    <0.001 |
|                 loop_tiles[0].i_tile      |    <0.001 |
|     rtc2                                  |    <0.001 |
|       U0                                  |    <0.001 |
|         i_synth                           |    <0.001 |
|           i_baseip.i_xbip_counter         |    <0.001 |
|             i_dsp48.i_dsp                 |    <0.001 |
|               i_vx7.i_dsp48e_wrap         |    <0.001 |
+-------------------------------------------+-----------+


