

================================================================
== Vitis HLS Report for 'FFT_1'
================================================================
* Date:           Mon Mar  4 11:09:17 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+-----------+------------+
    |  Clock |  Target | Estimated | Uncertainty|
    +--------+---------+-----------+------------+
    |ap_clk  |  0.10 us|  63.415 ns|    27.00 ns|
    +--------+---------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min   |    max    | min |   max  |   Type  |
    +---------+---------+----------+-----------+-----+--------+---------+
    |        1|   255547|  0.100 us|  25.555 ms|    1|  255547|       no|
    +---------+---------+----------+-----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+-----------+-----------+-----------+--------+----------+
        |                       |  Latency (cycles) | Iteration |  Initiation Interval  |  Trip  |          |
        |       Loop Name       |   min   |   max   |  Latency  |  achieved |   target  |  Count | Pipelined|
        +-----------------------+---------+---------+-----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_953_1     |        0|   255546|  2 ~ 28394|          -|          -|   0 ~ 9|        no|
        | + VITIS_LOOP_959_2    |        0|    28392|    3 ~ 507|          -|          -|  0 ~ 56|        no|
        |  ++ VITIS_LOOP_968_3  |        0|      504|          9|          -|          -|  0 ~ 56|        no|
        +-----------------------+---------+---------+-----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    775|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   50|    1708|   4314|    -|
|Memory           |        8|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    400|    -|
|Register         |        -|    -|    1174|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        8|   50|    2882|   5489|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        2|   22|       2|     10|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------+------------------------------------+---------+----+-----+------+-----+
    |                 Instance                |               Module               | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-----------------------------------------+------------------------------------+---------+----+-----+------+-----+
    |dadddsub_64ns_64ns_64_2_full_dsp_1_U214  |dadddsub_64ns_64ns_64_2_full_dsp_1  |        0|   3|  342|  1065|    0|
    |dadddsub_64ns_64ns_64_2_full_dsp_1_U215  |dadddsub_64ns_64ns_64_2_full_dsp_1  |        0|   3|  342|  1065|    0|
    |dmul_64ns_64ns_64_2_max_dsp_1_U216       |dmul_64ns_64ns_64_2_max_dsp_1       |        0|  11|  256|   546|    0|
    |dmul_64ns_64ns_64_2_max_dsp_1_U217       |dmul_64ns_64ns_64_2_max_dsp_1       |        0|  11|  256|   546|    0|
    |dmul_64ns_64ns_64_2_max_dsp_1_U218       |dmul_64ns_64ns_64_2_max_dsp_1       |        0|  11|  256|   546|    0|
    |dmul_64ns_64ns_64_2_max_dsp_1_U219       |dmul_64ns_64ns_64_2_max_dsp_1       |        0|  11|  256|   546|    0|
    +-----------------------------------------+------------------------------------+---------+----+-----+------+-----+
    |Total                                    |                                    |        0|  50| 1708|  4314|    0|
    +-----------------------------------------+------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory    |           Module           | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |fpr_gm_tab_U  |FFT_fpr_gm_tab_ROM_AUTO_1R  |        8|  0|   0|    0|  2048|   64|     1|       131072|
    +--------------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total         |                            |        8|  0|   0|    0|  2048|   64|     1|       131072|
    +--------------+----------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+-----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+-----+------------+------------+
    |add_ln959_fu_606_p2    |         +|   0|  0|   71|          64|          64|
    |add_ln965_fu_403_p2    |         +|   0|  0|   13|          10|          10|
    |add_ln972_1_fu_656_p2  |         +|   0|  0|   14|          13|           1|
    |add_ln972_fu_475_p2    |         +|   0|  0|   20|          15|          15|
    |add_ln973_1_fu_503_p2  |         +|   0|  0|   20|          15|          15|
    |add_ln973_2_fu_684_p2  |         +|   0|  0|   14|          13|           1|
    |add_ln973_fu_490_p2    |         +|   0|  0|   12|          12|          12|
    |add_ln974_1_fu_531_p2  |         +|   0|  0|   20|          15|          15|
    |add_ln974_2_fu_551_p2  |         +|   0|  0|   14|          13|           1|
    |add_ln974_fu_518_p2    |         +|   0|  0|   12|          12|          12|
    |add_ln975_1_fu_575_p2  |         +|   0|  0|   20|          15|          15|
    |add_ln975_2_fu_616_p2  |         +|   0|  0|   14|          13|           1|
    |add_ln975_fu_562_p2    |         +|   0|  0|   12|          12|          12|
    |i1_3_fu_393_p2         |         +|   0|  0|   70|          63|           1|
    |j1_fu_600_p2           |         +|   0|  0|   71|          64|          64|
    |j_13_fu_590_p2         |         +|   0|  0|   71|          64|           1|
    |u_fu_432_p2            |         +|   0|  0|   39|          32|           1|
    |icmp_ln953_fu_341_p2   |      icmp|   0|  0|   18|          32|          32|
    |icmp_ln959_fu_388_p2   |      icmp|   0|  0|   28|          63|          63|
    |icmp_ln968_fu_457_p2   |      icmp|   0|  0|   29|          64|          64|
    |or_ln966_fu_421_p2     |        or|   0|  0|   11|          11|           1|
    |n_fu_297_p2            |       shl|   0|  0|  182|           1|          64|
    +-----------------------+----------+----+---+-----+------------+------------+
    |Total                  |          |   0|  0|  775|         616|         465|
    +-----------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  65|         14|    1|         14|
    |grp_fu_251_opcode   |  14|          3|    2|          6|
    |grp_fu_251_p0       |  20|          4|   64|        256|
    |grp_fu_251_p1       |  20|          4|   64|        256|
    |grp_fu_255_opcode   |  14|          3|    2|          6|
    |grp_fu_255_p0       |  20|          4|   64|        256|
    |grp_fu_255_p1       |  20|          4|   64|        256|
    |i1_reg_230          |   9|          2|   63|        126|
    |indvars_iv_reg_208  |   9|          2|   64|        128|
    |j1_12_reg_218       |   9|          2|   64|        128|
    |j_02_reg_241        |   9|          2|   64|        128|
    |m_08_fu_86          |   9|          2|   63|        126|
    |t_fu_90             |   9|          2|   63|        126|
    |u_010_fu_94         |   9|          2|   32|         64|
    |vla18_address0      |  48|          9|   13|        117|
    |vla18_address1      |  48|          9|   13|        117|
    |vla18_d0            |  25|          5|   32|        160|
    |vla18_d1            |  25|          5|   32|        160|
    |vla18_we0           |   9|          2|    4|          8|
    |vla18_we1           |   9|          2|    4|          8|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 400|         82|  772|       2446|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |  13|   0|   13|          0|
    |fpct_re_5_reg_1028       |  64|   0|   64|          0|
    |i1_3_reg_861             |  63|   0|   63|          0|
    |i1_reg_230               |  63|   0|   63|          0|
    |indvars_iv_reg_208       |  64|   0|   64|          0|
    |j1_12_reg_218            |  64|   0|   64|          0|
    |j_02_reg_241             |  64|   0|   64|          0|
    |j_13_reg_920             |  64|   0|   64|          0|
    |m_08_fu_86               |  63|   0|   64|          1|
    |reg_287                  |  64|   0|   64|          0|
    |s_im_reg_882             |  64|   0|   64|          0|
    |s_re_reg_876             |  64|   0|   64|          0|
    |t_fu_90                  |  63|   0|   63|          0|
    |trunc_ln20_reg_821       |  12|   0|   12|          0|
    |trunc_ln21_reg_843       |  63|   0|   63|          0|
    |trunc_ln22_reg_853       |  12|   0|   12|          0|
    |trunc_ln23_reg_891       |  13|   0|   13|          0|
    |trunc_ln24_reg_914       |  13|   0|   13|          0|
    |trunc_ln965_reg_848      |   9|   0|   10|          1|
    |trunc_ln973_2_reg_897    |  13|   0|   13|          0|
    |u_010_fu_94              |  32|   0|   32|          0|
    |vla18_addr_357_reg_974   |  13|   0|   13|          0|
    |vla18_addr_358_reg_1005  |  13|   0|   13|          0|
    |vla18_addr_359_reg_1011  |  13|   0|   13|          0|
    |vla18_addr_360_reg_903   |  13|   0|   13|          0|
    |vla18_addr_361_reg_909   |  13|   0|   13|          0|
    |vla18_addr_362_reg_945   |  13|   0|   13|          0|
    |vla18_addr_363_reg_951   |  13|   0|   13|          0|
    |vla18_addr_reg_968       |  13|   0|   13|          0|
    |vla18_load_240_reg_935   |  32|   0|   32|          0|
    |vla18_load_241_reg_940   |  32|   0|   32|          0|
    |zext_ln957_reg_833       |  62|   0|   63|          1|
    +-------------------------+----+----+-----+-----------+
    |Total                    |1174|   0| 1177|          3|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|         FFT.1|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|         FFT.1|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|         FFT.1|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|         FFT.1|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|         FFT.1|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|         FFT.1|  return value|
|vla18_address0  |  out|   13|   ap_memory|         vla18|         array|
|vla18_ce0       |  out|    1|   ap_memory|         vla18|         array|
|vla18_we0       |  out|    4|   ap_memory|         vla18|         array|
|vla18_d0        |  out|   32|   ap_memory|         vla18|         array|
|vla18_q0        |   in|   32|   ap_memory|         vla18|         array|
|vla18_address1  |  out|   13|   ap_memory|         vla18|         array|
|vla18_ce1       |  out|    1|   ap_memory|         vla18|         array|
|vla18_we1       |  out|    4|   ap_memory|         vla18|         array|
|vla18_d1        |  out|   32|   ap_memory|         vla18|         array|
|vla18_q1        |   in|   32|   ap_memory|         vla18|         array|
|f               |   in|   15|     ap_none|             f|        scalar|
|logn            |   in|   32|     ap_none|          logn|        scalar|
+----------------+-----+-----+------------+--------------+--------------+

