/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [8:0] _00_;
  wire [8:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  reg [4:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [24:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [6:0] celloutsig_0_21z;
  wire [17:0] celloutsig_0_23z;
  reg [2:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [4:0] celloutsig_0_26z;
  wire [9:0] celloutsig_0_27z;
  wire [11:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire [11:0] celloutsig_0_44z;
  wire celloutsig_0_46z;
  wire celloutsig_0_4z;
  wire celloutsig_0_58z;
  wire [2:0] celloutsig_0_5z;
  wire celloutsig_0_64z;
  wire [3:0] celloutsig_0_69z;
  wire [10:0] celloutsig_0_6z;
  wire [14:0] celloutsig_0_75z;
  wire celloutsig_0_76z;
  wire [9:0] celloutsig_0_7z;
  wire [15:0] celloutsig_0_8z;
  wire [6:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_16z;
  wire [4:0] celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire [32:0] celloutsig_1_2z;
  wire [10:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [8:0] celloutsig_1_8z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_46z = celloutsig_0_6z[2] ? celloutsig_0_30z : celloutsig_0_44z[0];
  assign celloutsig_0_33z = celloutsig_0_11z ? celloutsig_0_21z[4] : celloutsig_0_0z[2];
  assign celloutsig_0_58z = !(celloutsig_0_46z ? celloutsig_0_26z[0] : celloutsig_0_3z[0]);
  assign celloutsig_0_64z = !(celloutsig_0_16z ? celloutsig_0_58z : celloutsig_0_32z);
  assign celloutsig_0_10z = !(celloutsig_0_8z[13] ? celloutsig_0_1z[9] : celloutsig_0_3z[0]);
  assign celloutsig_0_13z = !(celloutsig_0_6z[2] ? celloutsig_0_6z[8] : celloutsig_0_12z[1]);
  assign celloutsig_0_25z = ~(celloutsig_0_18z | celloutsig_0_11z);
  assign celloutsig_0_40z = ~(celloutsig_0_36z ^ celloutsig_0_3z[1]);
  assign celloutsig_0_36z = ~(celloutsig_0_35z ^ celloutsig_0_12z[3]);
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[32])
    if (clkin_data[32]) _00_ <= 9'h000;
    else _00_ <= { celloutsig_0_27z[8:1], celloutsig_0_33z };
  assign celloutsig_0_69z = { celloutsig_0_27z[8:6], celloutsig_0_16z } & _00_[6:3];
  assign celloutsig_1_5z = { in_data[185:182], celloutsig_1_0z } & celloutsig_1_1z[4:0];
  assign celloutsig_1_16z = celloutsig_1_2z[2:0] / { 1'h1, celloutsig_1_8z[4], celloutsig_1_4z };
  assign celloutsig_0_42z = { celloutsig_0_28z[9:0], celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_41z, celloutsig_0_27z, celloutsig_0_17z } >= { in_data[52:29], celloutsig_0_35z, celloutsig_0_13z };
  assign celloutsig_1_4z = celloutsig_1_1z >= in_data[149:144];
  assign celloutsig_0_4z = ! { in_data[13:2], celloutsig_0_2z };
  assign celloutsig_0_2z = ! in_data[69:67];
  assign celloutsig_0_19z = in_data[82:75] || { celloutsig_0_0z[8:2], celloutsig_0_18z };
  assign celloutsig_0_8z = celloutsig_0_1z[16:1] % { 1'h1, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_1_8z = { celloutsig_1_5z[1:0], celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_4z } * { celloutsig_1_2z[27:20], celloutsig_1_6z };
  assign celloutsig_0_21z = celloutsig_0_0z[8:2] * celloutsig_0_0z[6:0];
  assign celloutsig_0_3z = celloutsig_0_1z[10:8] * { celloutsig_0_1z[12:11], celloutsig_0_2z };
  assign celloutsig_1_2z = celloutsig_1_0z ? in_data[187:155] : { in_data[173:159], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_7z = - { in_data[88:81], celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_75z = - { celloutsig_0_69z[1], celloutsig_0_42z, celloutsig_0_7z, celloutsig_0_46z, celloutsig_0_20z, celloutsig_0_64z };
  assign celloutsig_1_18z = - { celloutsig_1_3z[2:1], celloutsig_1_16z };
  assign celloutsig_1_19z = - celloutsig_1_5z[4:1];
  assign celloutsig_0_27z = - { celloutsig_0_25z, celloutsig_0_17z, celloutsig_0_21z, celloutsig_0_18z };
  assign celloutsig_1_0z = in_data[182:177] !== in_data[123:118];
  assign celloutsig_1_6z = celloutsig_1_3z[1] !== celloutsig_1_0z;
  assign celloutsig_0_5z = ~ celloutsig_0_3z;
  assign celloutsig_0_9z = ~ celloutsig_0_7z[6:0];
  assign celloutsig_0_12z = ~ { celloutsig_0_0z[4:3], celloutsig_0_4z, celloutsig_0_11z };
  assign celloutsig_0_1z = ~ { in_data[93:78], celloutsig_0_0z };
  assign celloutsig_0_26z = ~ { celloutsig_0_23z[6:4], celloutsig_0_20z, celloutsig_0_16z };
  assign celloutsig_0_15z = & celloutsig_0_1z[15:3];
  assign celloutsig_0_32z = & { celloutsig_0_28z[11:1], celloutsig_0_24z };
  assign celloutsig_0_76z = celloutsig_0_16z & celloutsig_0_12z[1];
  assign celloutsig_0_16z = celloutsig_0_0z[1] & celloutsig_0_5z[0];
  assign celloutsig_0_35z = celloutsig_0_2z & celloutsig_0_8z[4];
  assign celloutsig_0_11z = ~^ celloutsig_0_0z;
  assign celloutsig_0_17z = ~^ { celloutsig_0_9z[6:1], celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_13z };
  assign celloutsig_0_20z = ~^ { in_data[18:10], celloutsig_0_15z, celloutsig_0_6z };
  assign celloutsig_0_41z = ^ celloutsig_0_8z[12:8];
  assign celloutsig_0_18z = ^ { celloutsig_0_7z[6:3], celloutsig_0_13z, celloutsig_0_17z };
  assign celloutsig_0_30z = ^ { celloutsig_0_27z[8:5], celloutsig_0_17z, celloutsig_0_11z, celloutsig_0_24z };
  assign celloutsig_0_6z = { celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_0z } >>> in_data[38:28];
  assign celloutsig_1_1z = { in_data[136:132], celloutsig_1_0z } >>> { in_data[185:181], celloutsig_1_0z };
  assign celloutsig_1_3z = { celloutsig_1_1z[4:1], celloutsig_1_1z, celloutsig_1_0z } >>> celloutsig_1_2z[29:19];
  assign celloutsig_0_0z = in_data[12:4] - in_data[90:82];
  assign celloutsig_0_44z = { celloutsig_0_14z[2:1], celloutsig_0_12z, celloutsig_0_33z, celloutsig_0_16z, celloutsig_0_19z, celloutsig_0_3z } - { celloutsig_0_30z, celloutsig_0_42z, celloutsig_0_40z, celloutsig_0_0z };
  assign celloutsig_0_28z = { celloutsig_0_23z[11:1], celloutsig_0_2z } - { celloutsig_0_8z[11:1], celloutsig_0_16z };
  assign celloutsig_0_23z = { in_data[10:9], celloutsig_0_8z } ^ { celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_12z };
  always_latch
    if (clkin_data[32]) celloutsig_0_14z = 5'h00;
    else if (!clkin_data[0]) celloutsig_0_14z = { celloutsig_0_3z[0], celloutsig_0_4z, celloutsig_0_5z };
  always_latch
    if (clkin_data[32]) celloutsig_0_24z = 3'h0;
    else if (!clkin_data[0]) celloutsig_0_24z = { celloutsig_0_12z[3:2], celloutsig_0_18z };
  assign { out_data[132:128], out_data[99:96], out_data[46:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_75z, celloutsig_0_76z };
endmodule
