Return-Path: <amd-gfx-bounces@lists.freedesktop.org>
X-Original-To: lists+amd-gfx@lfdr.de
Delivered-To: lists+amd-gfx@lfdr.de
Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177])
	by mail.lfdr.de (Postfix) with ESMTPS id EFD0C9CDE51
	for <lists+amd-gfx@lfdr.de>; Fri, 15 Nov 2024 13:34:52 +0100 (CET)
Received: from gabe.freedesktop.org (localhost [127.0.0.1])
	by gabe.freedesktop.org (Postfix) with ESMTP id 9DC0310E123;
	Fri, 15 Nov 2024 12:34:51 +0000 (UTC)
Authentication-Results: gabe.freedesktop.org;
	dkim=pass (2048-bit key; unprotected) header.d=gmail.com header.i=@gmail.com header.b="b8DijJXX";
	dkim-atps=neutral
X-Original-To: amd-gfx@lists.freedesktop.org
Delivered-To: amd-gfx@lists.freedesktop.org
Received: from mail-wr1-f53.google.com (mail-wr1-f53.google.com
 [209.85.221.53])
 by gabe.freedesktop.org (Postfix) with ESMTPS id 07D9B10E123
 for <amd-gfx@lists.freedesktop.org>; Fri, 15 Nov 2024 12:34:51 +0000 (UTC)
Received: by mail-wr1-f53.google.com with SMTP id
 ffacd0b85a97d-3822ec43fb0so112416f8f.3
 for <amd-gfx@lists.freedesktop.org>; Fri, 15 Nov 2024 04:34:50 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=gmail.com; s=20230601; t=1731674089; x=1732278889; darn=lists.freedesktop.org;
 h=content-transfer-encoding:in-reply-to:from:content-language
 :references:cc:to:subject:user-agent:mime-version:date:message-id
 :from:to:cc:subject:date:message-id:reply-to;
 bh=8+BPh+D3biVncfYFix0J0DH12WWPPCUvYQvQWUqUA2I=;
 b=b8DijJXX7zqxSsfUeXvQv9MWXQRXeiITrpySrdtL/jDcYzmW46DlMTBJm4m5SrI308
 oboF4vDkq43wfIoGgfSQmSzTUnizm364iZjyRH3rfEEd0wKgSZmmaQDZkhrWI0oHxxUF
 R3Cam7xUIpvr118OAiiWKobsEOWOyUhgL0YFimaMDoQlB/KBDOxh5AyFwUuiINb+IC2w
 PzqSDPNJsXu1qh/d6cFvOU1fezZBTl4tKi11zuXshrBeN0lsO8muoJe4aUVrkA2oSFdl
 bS34f6XquXHbp/FPlHG2Y0fLwuO+G9c7xLadHRknH3w6Ywf4wSQ7zBwKdj8kri1hf+vN
 xONg==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20230601; t=1731674089; x=1732278889;
 h=content-transfer-encoding:in-reply-to:from:content-language
 :references:cc:to:subject:user-agent:mime-version:date:message-id
 :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to;
 bh=8+BPh+D3biVncfYFix0J0DH12WWPPCUvYQvQWUqUA2I=;
 b=N5b+Jixx9Grgrx0AoJHwcXOFZtYg7i79Mqy70lAXmBlxh6VKbscOT9AjYwd7ujHfYA
 tQoBQb+H+qr0anJ2R+hXbU/4Yd17RED9k1Ns79QtgwIvVidF4tXnVlaBmqbKRvJlsKO6
 Ug6NbvG2edgwnUa0rP/zqQTimfCIurigRxtkCNXtsxq3jzJ2RJwTNz7g8CZuJWpCwCYe
 X6Jrd4OmgnIEiexvS8Sx8+DNzeDOg8X7jRTJSaLGN7w7NmLLpqYlF6fa8aiiYraaxtFA
 EobQcm6He70PbSDCHEtYM5TKkwgojgYljSC6bwFKYscV80YUZmb98CXlcOCpBz04Pvn1
 UQfg==
X-Forwarded-Encrypted: i=1;
 AJvYcCV6fQWNAmhLauoef4PIt+kcB6GoNqdMRssafxdasKK5dDF7MRLw2c+Ci08tfONHiZ8w3B8SFwNI@lists.freedesktop.org
X-Gm-Message-State: AOJu0YxVGLTd429p2mgdnldhaSxmbabZpH3jTPDI/hQU3WBCFY8uDEq2
 u6Wc5AqzhquzaIaKoZUA1Q1hzeWjYNVxEUockanM3d37vAYyBlYA
X-Google-Smtp-Source: AGHT+IGQWfX7Vh1XgMUI/jrKGAyghPkBObFgXfJLP2puJ7RgAXmH1o8JRns2+B0L3P9juRBiJD1cEA==
X-Received: by 2002:a05:6000:1fa3:b0:37c:cbd4:ec9 with SMTP id
 ffacd0b85a97d-382259023f1mr2143287f8f.5.1731674089007; 
 Fri, 15 Nov 2024 04:34:49 -0800 (PST)
Received: from [10.254.108.83] (munvpn.amd.com. [165.204.72.6])
 by smtp.gmail.com with ESMTPSA id
 ffacd0b85a97d-3821ae161a5sm4375497f8f.80.2024.11.15.04.34.47
 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128);
 Fri, 15 Nov 2024 04:34:48 -0800 (PST)
Message-ID: <2380f3f1-e055-4ca7-80c4-182cb44bc3db@gmail.com>
Date: Fri, 15 Nov 2024 13:34:45 +0100
MIME-Version: 1.0
User-Agent: Mozilla Thunderbird
Subject: Re: [PATCH 2/2] drm/amdgpu: fix vcn sw init failed
To: Alex Deucher <alexdeucher@gmail.com>, "Lazar, Lijo" <lijo.lazar@amd.com>
Cc: "Zhang, Jesse(Jie)" <Jesse.Zhang@amd.com>,
 "amd-gfx@lists.freedesktop.org" <amd-gfx@lists.freedesktop.org>,
 "Deucher, Alexander" <Alexander.Deucher@amd.com>,
 "Koenig, Christian" <Christian.Koenig@amd.com>,
 "Prosyak, Vitaly" <Vitaly.Prosyak@amd.com>, "Huang, Tim"
 <Tim.Huang@amd.com>, "Zhang, Boyuan" <Boyuan.Zhang@amd.com>
References: <20241112143050.1931822-1-jesse.zhang@amd.com>
 <20241112143050.1931822-2-jesse.zhang@amd.com>
 <910caa3a-802a-41d6-ae07-c39292081d4d@amd.com>
 <DM4PR12MB51524E90E5A98A03BF7FDD8CE35A2@DM4PR12MB5152.namprd12.prod.outlook.com>
 <63fcdfc5-af2a-4065-ab5a-81ca5dca6db9@amd.com>
 <CADnq5_Pix7r90tHzXF85vNMrqk+KZSOGSgHRuCvHH1LSG6JVgQ@mail.gmail.com>
 <e8698f59-6fe2-41b3-b023-5e9af848a0c1@amd.com>
 <CADnq5_MNGZKhmd3JMy_=ZahBzUMPxgOtT+T-7j12GDBx7mF=Pg@mail.gmail.com>
 <e568ec2b-028c-4221-ab21-940e600e1508@amd.com>
 <CADnq5_O9RVN_oOVuxOrbfPyX5DGukJ3r65JYwrkfkfKJ1jXPgg@mail.gmail.com>
Content-Language: en-US
From: =?UTF-8?Q?Christian_K=C3=B6nig?= <ckoenig.leichtzumerken@gmail.com>
In-Reply-To: <CADnq5_O9RVN_oOVuxOrbfPyX5DGukJ3r65JYwrkfkfKJ1jXPgg@mail.gmail.com>
Content-Type: text/plain; charset=UTF-8; format=flowed
Content-Transfer-Encoding: 8bit
X-BeenThere: amd-gfx@lists.freedesktop.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: Discussion list for AMD gfx <amd-gfx.lists.freedesktop.org>
List-Unsubscribe: <https://lists.freedesktop.org/mailman/options/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <https://lists.freedesktop.org/archives/amd-gfx>
List-Post: <mailto:amd-gfx@lists.freedesktop.org>
List-Help: <mailto:amd-gfx-request@lists.freedesktop.org?subject=help>
List-Subscribe: <https://lists.freedesktop.org/mailman/listinfo/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=subscribe>
Errors-To: amd-gfx-bounces@lists.freedesktop.org
Sender: "amd-gfx" <amd-gfx-bounces@lists.freedesktop.org>

Am 13.11.24 um 22:43 schrieb Alex Deucher:
> On Wed, Nov 13, 2024 at 12:32 AM Lazar, Lijo <lijo.lazar@amd.com> wrote:
>>
>>
>> On 11/13/2024 10:54 AM, Alex Deucher wrote:
>>> On Wed, Nov 13, 2024 at 12:03 AM Lazar, Lijo <lijo.lazar@amd.com> wrote:
>>>>
>>>>
>>>> On 11/13/2024 10:16 AM, Alex Deucher wrote:
>>>>> On Tue, Nov 12, 2024 at 10:24 PM Lazar, Lijo <lijo.lazar@amd.com> wrote:
>>>>>>
>>>>>>
>>>>>> On 11/13/2024 7:58 AM, Zhang, Jesse(Jie) wrote:
>>>>>>> [AMD Official Use Only - AMD Internal Distribution Only]
>>>>>>>
>>>>>>> Hi, Lijo,
>>>>>>>
>>>>>>> -----Original Message-----
>>>>>>> From: Lazar, Lijo <Lijo.Lazar@amd.com>
>>>>>>> Sent: Tuesday, November 12, 2024 10:54 PM
>>>>>>> To: Zhang, Jesse(Jie) <Jesse.Zhang@amd.com>; amd-gfx@lists.freedesktop.org
>>>>>>> Cc: Deucher, Alexander <Alexander.Deucher@amd.com>; Koenig, Christian <Christian.Koenig@amd.com>; Prosyak, Vitaly <Vitaly.Prosyak@amd.com>; Huang, Tim <Tim.Huang@amd.com>
>>>>>>> Subject: Re: [PATCH 2/2] drm/amdgpu: fix vcn sw init failed
>>>>>>>
>>>>>>>
>>>>>>>
>>>>>>> On 11/12/2024 8:00 PM, Jesse.zhang@amd.com wrote:
>>>>>>>> [ 2875.870277] [drm:amdgpu_device_init [amdgpu]] *ERROR* sw_init of IP
>>>>>>>> block <vcn_v4_0_3> failed -22 [ 2875.880494] amdgpu 0000:01:00.0:
>>>>>>>> amdgpu: amdgpu_device_ip_init failed [ 2875.887689] amdgpu
>>>>>>>> 0000:01:00.0: amdgpu: Fatal error during GPU init [ 2875.894791] amdgpu 0000:01:00.0: amdgpu: amdgpu: finishing device.
>>>>>>>>
>>>>>>>> Add irqs with different IRQ source pointer for vcn0 and vcn1.
>>>>>>>>
>>>>>>>> Signed-off-by: Jesse Zhang <jesse.zhang@amd.com>
>>>>>>>> ---
>>>>>>>>   drivers/gpu/drm/amd/amdgpu/vcn_v4_0_3.c | 19 +++++++++++++------
>>>>>>>>   1 file changed, 13 insertions(+), 6 deletions(-)
>>>>>>>>
>>>>>>>> diff --git a/drivers/gpu/drm/amd/amdgpu/vcn_v4_0_3.c
>>>>>>>> b/drivers/gpu/drm/amd/amdgpu/vcn_v4_0_3.c
>>>>>>>> index ef3dfd44a022..82b90f1e6f33 100644
>>>>>>>> --- a/drivers/gpu/drm/amd/amdgpu/vcn_v4_0_3.c
>>>>>>>> +++ b/drivers/gpu/drm/amd/amdgpu/vcn_v4_0_3.c
>>>>>>>> @@ -83,6 +83,10 @@ static const struct amdgpu_hwip_reg_entry
>>>>>>>> vcn_reg_list_4_0_3[] = {
>>>>>>>>
>>>>>>>>   #define NORMALIZE_VCN_REG_OFFSET(offset) \
>>>>>>>>                (offset & 0x1FFFF)
>>>>>>>> +static int amdgpu_ih_clientid_vcns[] = {
>>>>>>>> +     SOC15_IH_CLIENTID_VCN,
>>>>>>>> +     SOC15_IH_CLIENTID_VCN1
>>>>>>> This is not valid for 4.0.3. It uses only the same client id, different node_id to distinguish. Also, there are max of 4 instances.
>>>>>>>
>>>>>>> I would say that entire IP instance series was done in a haste without applying thought and breaks other things including ip block mask.
>>>>>>>
>>>>>>> If the same client id is used, it returns -EINVAL (because of the following check) and sw init fails at step vcn_v4_0_3_sw_init / amdgpu_irq_add_id.
>>>>>>>
>>>>>>> amdgpu_irq_add_id:
>>>>>>> if (adev->irq.client[client_id].sources[src_id] != NULL)
>>>>>>>          return -EINVAL;
>>>>>>>
>>>>>> We had some side discussions on IP block-per-instance approach.
>>>>>> Personally, I was not in favour of it as I thought allowing IP block to
>>>>>> handle its own instances is the better approach and that could handle
>>>>>> dependencies between instances. Turns out that there are more like
>>>>>> handling common things for all instances as in this example.
>>>>> We tried that route as well before this one and it was ugly as well.
>>>>>
>>>>>> I would prefer to revert the patch series and consider all angles before
>>>>>> moving forward on the approach. Will leave this to Alex/Christian/Leo on
>>>>>> the final decsion.
>>>>> Do the attached patches fix it?
>>>>>
>>>> This is kind of a piece-meal fix. This doesn't address the larger
>>>> problem of how to handle things common for all IP instances.
>>> I think we'll need to handle them as we encounter them.  We can always
>>> split common stuff out to helpers which can be used by multiple
>>> instances.
>> I don't think so. It made a fundamental change. We changed the base
>> layer of considering IP as a single block. A common swinit or swfini is
>> no longer the case. Consider how a sysfs initialization like
>> enable_isolation could be handled if the same approach is taken for GFX IP.
>>
>> I would still say that we broke the current foundation with this
>> approach and hoping that uppper layer fixes can help to hold things
>> together. Or, it needs a start-from-scratch approach.
> This was the original intention when we first designed the driver and
> the IP block structures.  Unfortunately all of the early chips only
> had one instance of each IP block and since then we've just built up
> technical debt with respect to the instance handling.  That said, I
> think the rework of this level at this point is probably too much, in
> digging through the current state, there are just too many corner
> cases to fix up.  I agree we should probably forgo it at this point.

I would really like to keep the design as is. The fallout we see is 
basically just points out that we have some more broken concepts here.

For example sysfs file should never be initialized from IP specific 
functions in the first place. Why the heck do we do that?

We should probably rather keep the design for the VCN generation Boyuan 
actually tested and see what else we need to fix to get to that design.

Regards,
Christian.

>
> Alex
>
>
> Alex
>
>> Thanks,
>> Lijo
>>
>>    But I think once we get past this refactoring it will put
>>> us in a better place for dealing with multiple IP instances.  Consider
>>> the case of a part with multiple blocks of the same type with
>>> different IP versions.  Those would not easily be handled with a
>>> single IP block handling multiple IP instances.
>>>
>>> Alex
>>>
>>>> Thanks,
>>>> Lijo
>>>>
>>>>> Alex
>>>>>
>>>>>> Thanks,
>>>>>> Lijo
>>>>>>
>>>>>>> Regards
>>>>>>> Jesse
>>>>>>>
>>>>>>>
>>>>>>> Thanks,
>>>>>>> Lijo
>>>>>>>
>>>>>>>> +};
>>>>>>>>
>>>>>>>>   static int vcn_v4_0_3_start_sriov(struct amdgpu_device *adev);
>>>>>>>> static void vcn_v4_0_3_set_unified_ring_funcs(struct amdgpu_device
>>>>>>>> *adev, int inst); @@ -150,9 +154,9 @@ static int vcn_v4_0_3_sw_init(struct amdgpu_ip_block *ip_block)
>>>>>>>>        if (r)
>>>>>>>>                return r;
>>>>>>>>
>>>>>>>> -     /* VCN DEC TRAP */
>>>>>>>> -     r = amdgpu_irq_add_id(adev, SOC15_IH_CLIENTID_VCN,
>>>>>>>> -             VCN_4_0__SRCID__UVD_ENC_GENERAL_PURPOSE, &adev->vcn.inst->irq);
>>>>>>>> +     /* VCN UNIFIED TRAP */
>>>>>>>> +     r = amdgpu_irq_add_id(adev, amdgpu_ih_clientid_vcns[inst],
>>>>>>>> +                     VCN_4_0__SRCID__UVD_ENC_GENERAL_PURPOSE,
>>>>>>>> +&adev->vcn.inst[inst].irq);
>>>>>>>>        if (r)
>>>>>>>>                return r;
>>>>>>>>
>>>>>>>> @@ -174,7 +178,7 @@ static int vcn_v4_0_3_sw_init(struct
>>>>>>>> amdgpu_ip_block *ip_block)
>>>>>>>>
>>>>>>>>        ring->vm_hub = AMDGPU_MMHUB0(adev->vcn.inst[inst].aid_id);
>>>>>>>>        sprintf(ring->name, "vcn_unified_%d", adev->vcn.inst[inst].aid_id);
>>>>>>>> -     r = amdgpu_ring_init(adev, ring, 512, &adev->vcn.inst->irq, 0,
>>>>>>>> +     r = amdgpu_ring_init(adev, ring, 512, &adev->vcn.inst[inst].irq, 0,
>>>>>>>>                                 AMDGPU_RING_PRIO_DEFAULT,
>>>>>>>>                                 &adev->vcn.inst[inst].sched_score);
>>>>>>>>        if (r)
>>>>>>>> @@ -1734,9 +1738,12 @@ static const struct amdgpu_irq_src_funcs vcn_v4_0_3_irq_funcs = {
>>>>>>>>    */
>>>>>>>>   static void vcn_v4_0_3_set_irq_funcs(struct amdgpu_device *adev, int
>>>>>>>> inst)  {
>>>>>>>> -     adev->vcn.inst->irq.num_types++;
>>>>>>>> +     if (adev->vcn.harvest_config & (1 << inst))
>>>>>>>> +             return;
>>>>>>>> +
>>>>>>>> +     adev->vcn.inst[inst].irq.num_types = adev->vcn.num_enc_rings + 1;
>>>>>>>>
>>>>>>>> -     adev->vcn.inst->irq.funcs = &vcn_v4_0_3_irq_funcs;
>>>>>>>> +     adev->vcn.inst[inst].irq.funcs = &vcn_v4_0_3_irq_funcs;
>>>>>>>>   }
>>>>>>>>
>>>>>>>>   static void vcn_v4_0_3_print_ip_state(struct amdgpu_ip_block
>>>>>>>> *ip_block, struct drm_printer *p)

