// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition"

// DATE "03/10/2020 14:28:29"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module projeto01_MV (
	clock_27,
	KEY2,
	KEY3,
	SW,
	LEDR0,
	LEDR1,
	LHEX2,
	LHEX1,
	LHEX0,
	LHEX5,
	LHEX4);
input 	clock_27;
input 	KEY2;
input 	KEY3;
input 	[7:0] SW;
output 	LEDR0;
output 	LEDR1;
output 	[6:0] LHEX2;
output 	[6:0] LHEX1;
output 	[6:0] LHEX0;
output 	[6:0] LHEX5;
output 	[6:0] LHEX4;

// Design Ports Information
// LEDR0	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR1	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LHEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LHEX2[1]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LHEX2[2]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LHEX2[3]	=>  Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LHEX2[4]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LHEX2[5]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LHEX2[6]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LHEX1[0]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LHEX1[1]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LHEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LHEX1[3]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LHEX1[4]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LHEX1[5]	=>  Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LHEX1[6]	=>  Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LHEX0[0]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LHEX0[1]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LHEX0[2]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LHEX0[3]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LHEX0[4]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LHEX0[5]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LHEX0[6]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LHEX5[0]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LHEX5[1]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LHEX5[2]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LHEX5[3]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LHEX5[4]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LHEX5[5]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LHEX5[6]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LHEX4[0]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LHEX4[1]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LHEX4[2]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LHEX4[3]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LHEX4[4]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LHEX4[5]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LHEX4[6]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SW[2]	=>  Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY3	=>  Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY2	=>  Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clock_27	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \DivClock|Add0~2_combout ;
wire \DivClock|Add0~10_combout ;
wire \DivClock|Add0~16_combout ;
wire \DivClock|Add0~22_combout ;
wire \DivClock|Add0~26_combout ;
wire \DivClock|Add0~28_combout ;
wire \DivClock|Add0~45 ;
wire \DivClock|Add0~46_combout ;
wire \LedTotalMV|BtB|ciBtB02|BtB_out[2]~1_combout ;
wire \LedROM|BtB|ciBtB02|BtB_out[1]~1_combout ;
wire \LedROM|BtB|ciBtB03|BtB_out[1]~1_combout ;
wire \LedROM|BtB|ciBtB02|BtB_out[3]~3_combout ;
wire \LedROM|BtB|ciBtB05|BtB_out[1]~2_combout ;
wire \MV|BlocodeControle|estado.E2~regout ;
wire \MV|BlocodeControle|Selector0~0_combout ;
wire \MV|Datapath|Comp|Comp1|Comp3|out_lt~0_combout ;
wire \MV|BlocodeControle|Selector0~1_combout ;
wire \DivClock|Equal0~2_combout ;
wire \DivClock|cnt~6_combout ;
wire \DivClock|cnt~8_combout ;
wire \DivClock|cnt~18_combout ;
wire \KEY3~combout ;
wire \clock_27~combout ;
wire \clock_27~clkctrl_outclk ;
wire \DivClock|Add0~0_combout ;
wire \DivClock|cnt~9_combout ;
wire \DivClock|Add0~1 ;
wire \DivClock|Add0~3 ;
wire \DivClock|Add0~5 ;
wire \DivClock|Add0~6_combout ;
wire \DivClock|Add0~7 ;
wire \DivClock|Add0~9 ;
wire \DivClock|Add0~11 ;
wire \DivClock|Add0~12_combout ;
wire \DivClock|cnt~5_combout ;
wire \DivClock|Add0~13 ;
wire \DivClock|Add0~14_combout ;
wire \DivClock|Add0~15 ;
wire \DivClock|Add0~17 ;
wire \DivClock|Add0~18_combout ;
wire \DivClock|cnt~4_combout ;
wire \DivClock|Add0~19 ;
wire \DivClock|Add0~20_combout ;
wire \DivClock|cnt~7_combout ;
wire \DivClock|Add0~21 ;
wire \DivClock|Add0~23 ;
wire \DivClock|Add0~24_combout ;
wire \DivClock|cnt~10_combout ;
wire \DivClock|Add0~30_combout ;
wire \DivClock|cnt~13_combout ;
wire \DivClock|Equal0~3_combout ;
wire \DivClock|Add0~8_combout ;
wire \DivClock|Add0~4_combout ;
wire \DivClock|Equal0~1_combout ;
wire \DivClock|Equal0~0_combout ;
wire \DivClock|Equal0~4_combout ;
wire \DivClock|cnt~12_combout ;
wire \DivClock|cnt~11_combout ;
wire \DivClock|Add0~25 ;
wire \DivClock|Add0~27 ;
wire \DivClock|Add0~29 ;
wire \DivClock|Add0~31 ;
wire \DivClock|Add0~32_combout ;
wire \DivClock|cnt~14_combout ;
wire \DivClock|Add0~33 ;
wire \DivClock|Add0~34_combout ;
wire \DivClock|Add0~35 ;
wire \DivClock|Add0~36_combout ;
wire \DivClock|cnt~15_combout ;
wire \DivClock|Equal0~5_combout ;
wire \DivClock|Add0~37 ;
wire \DivClock|Add0~38_combout ;
wire \DivClock|cnt~16_combout ;
wire \DivClock|Add0~39 ;
wire \DivClock|Add0~41 ;
wire \DivClock|Add0~42_combout ;
wire \DivClock|Add0~40_combout ;
wire \DivClock|Add0~43 ;
wire \DivClock|Add0~44_combout ;
wire \DivClock|cnt~17_combout ;
wire \DivClock|Equal0~6_combout ;
wire \DivClock|ax~0_combout ;
wire \DivClock|ax~regout ;
wire \DivClock|ax~clkctrl_outclk ;
wire \KEY2~combout ;
wire \BS|y_present.E1~0_combout ;
wire \BS|y_present.E1~regout ;
wire \BS|y_next.E2~0_combout ;
wire \BS|y_present.E2~regout ;
wire \Cont|Q0|qS~0_combout ;
wire \KEY3~clk_delay_ctrl_clkout ;
wire \KEY3~clkctrl_outclk ;
wire \Cont|Q0|qS~regout ;
wire \Cont|Q1|qS~0_combout ;
wire \Cont|Q1|qS~regout ;
wire \Cont|Q2|qS~0_combout ;
wire \Cont|Q2|qS~regout ;
wire \Cont|Q3|qS~0_combout ;
wire \Cont|Q3|qS~regout ;
wire \Cont|Q4|qS~0_combout ;
wire \Cont|Q4|qS~regout ;
wire \Cont|Q5|qS~0_combout ;
wire \Cont|Q5|qS~regout ;
wire \MV|BlocodeControle|estado~10_combout ;
wire \MV|BlocodeControle|estado.E3~regout ;
wire \MV|Datapath|Reg|qs[0]~23_combout ;
wire \MV|BlocodeControle|estado.E1~0_combout ;
wire \MV|BlocodeControle|estado.E1~regout ;
wire \MV|Datapath|SUM|SUM01|SUM01|SUM01|C_out~0_combout ;
wire \MV|Datapath|Reg|qs[1]~8_cout ;
wire \MV|Datapath|Reg|qs[1]~10 ;
wire \MV|Datapath|Reg|qs[2]~11_combout ;
wire \MV|Datapath|Reg|qs[2]~12 ;
wire \MV|Datapath|Reg|qs[3]~14 ;
wire \MV|Datapath|Reg|qs[4]~15_combout ;
wire \MV|Datapath|Reg|qs[4]~16 ;
wire \MV|Datapath|Reg|qs[5]~18 ;
wire \MV|Datapath|Reg|qs[6]~19_combout ;
wire \MV|Datapath|Reg|qs[6]~20 ;
wire \MV|Datapath|Reg|qs[7]~21_combout ;
wire \MV|Datapath|Comp|Comp2|Comp4|out_lt~1_combout ;
wire \MV|Datapath|Comp|Comp2|Comp1|out_lt~1_combout ;
wire \MV|Datapath|Reg|qs[5]~17_combout ;
wire \MV|Datapath|Comp|Comp2|Comp1|out_lt~0_combout ;
wire \MV|Datapath|Comp|Comp2|Comp1|out_lt~2_combout ;
wire \MV|Datapath|Comp|Comp1|Comp4|out_lt~0_combout ;
wire \MV|Datapath|Comp|Comp2|Comp4|out_lt~2_combout ;
wire \MV|Datapath|Comp|Comp2|Comp4|out_lt~3_combout ;
wire \MV|Datapath|Reg|qs[3]~13_combout ;
wire \MV|Datapath|Comp|Comp2|Comp2|out_lt~0_combout ;
wire \MV|Datapath|Comp|Comp2|Comp2|out_lt~1_combout ;
wire \MV|Datapath|Comp|Comp2|Comp2|out_lt~2_combout ;
wire \MV|Datapath|Reg|qs[1]~9_combout ;
wire \MV|Datapath|Comp|Comp2|Comp4|out_lt~0_combout ;
wire \MV|Datapath|Comp|Comp2|Comp4|out_lt~4_combout ;
wire \MV|Datapath|Comp|Comp2|Comp4|out_lt~5_combout ;
wire \MV|BlocodeControle|estado~11_combout ;
wire \MV|BlocodeControle|estado.E4~regout ;
wire \LedTotalMV|BtB|ciBtB02|BtB_out[3]~0_combout ;
wire \LedTotalMV|BtB|ciBtB02|BtB_out[1]~2_combout ;
wire \LedTotalMV|BtB|ciBtB02|BtB_out[0]~3_combout ;
wire \LedTotalMV|BtB|ciBtB03|BtB_out[2]~0_combout ;
wire \LedTotalMV|BtB|ciBtB03|BtB_out[1]~1_combout ;
wire \LedTotalMV|BtB|ciBtB03|BtB_out[0]~2_combout ;
wire \LedTotalMV|BtB|ciBtB05|BtB_out[3]~0_combout ;
wire \LedTotalMV|BtB|ciBtB01|BtB_out~0_combout ;
wire \LedTotalMV|D7S2|D_out~21_combout ;
wire \LedTotalMV|D7S2|D_out~3_combout ;
wire \LedTotalMV|D7S2|D_out~22_combout ;
wire \LedTotalMV|D7S2|D_out~12_combout ;
wire \LedTotalMV|D7S2|D_out~23_combout ;
wire \LedTotalMV|BtB|ciBtB06|BtB_out[2]~1_combout ;
wire \LedTotalMV|BtB|ciBtB06|BtB_out[1]~2_combout ;
wire \LedTotalMV|BtB|ciBtB05|BtB_out[2]~1_combout ;
wire \LedTotalMV|BtB|ciBtB05|BtB_out[0]~3_combout ;
wire \LedTotalMV|BtB|ciBtB06|BtB_out[0]~0_combout ;
wire \LedTotalMV|D7S1|D_out~0_combout ;
wire \LedTotalMV|D7S1|D_out~1_combout ;
wire \LedTotalMV|D7S1|D_out~2_combout ;
wire \LedTotalMV|D7S1|D_out~3_combout ;
wire \LedTotalMV|D7S1|D_out~4_combout ;
wire \LedTotalMV|D7S1|D_out~5_combout ;
wire \LedTotalMV|D7S1|D_out~6_combout ;
wire \LedTotalMV|BtB|ciBtB05|BtB_out[1]~2_combout ;
wire \LedTotalMV|BtB|ciBtB07|BtB_out[0]~0_combout ;
wire \LedTotalMV|BtB|ciBtB07|BtB_out[1]~2_combout ;
wire \LedTotalMV|BtB|ciBtB07|BtB_out[2]~1_combout ;
wire \LedTotalMV|D7S0|D_out~0_combout ;
wire \LedTotalMV|D7S0|D_out~1_combout ;
wire \LedTotalMV|D7S0|D_out~2_combout ;
wire \LedTotalMV|D7S0|D_out~3_combout ;
wire \LedTotalMV|D7S0|D_out~4_combout ;
wire \LedTotalMV|D7S0|D_out~5_combout ;
wire \LedTotalMV|D7S0|D_out~6_combout ;
wire \LedROM|BtB|ciBtB02|BtB_out[2]~0_combout ;
wire \LedROM|BtB|ciBtB02|BtB_out[0]~2_combout ;
wire \LedROM|BtB|ciBtB03|BtB_out[2]~0_combout ;
wire \LedROM|BtB|ciBtB03|BtB_out[0]~2_combout ;
wire \LedROM|BtB|ciBtB05|BtB_out[3]~0_combout ;
wire \LedROM|BtB|ciBtB01|BtB_out~0_combout ;
wire \LedROM|BtB|ciBtB06|BtB_out[2]~1_combout ;
wire \LedROM|BtB|ciBtB06|BtB_out[1]~2_combout ;
wire \LedROM|BtB|ciBtB05|BtB_out[2]~1_combout ;
wire \LedROM|BtB|ciBtB05|BtB_out[0]~3_combout ;
wire \LedROM|BtB|ciBtB06|BtB_out[0]~0_combout ;
wire \LedROM|D7S1|D_out~0_combout ;
wire \LedROM|D7S1|D_out~1_combout ;
wire \LedROM|D7S1|D_out~2_combout ;
wire \LedROM|D7S1|D_out~3_combout ;
wire \LedROM|D7S1|D_out~4_combout ;
wire \LedROM|D7S1|D_out~5_combout ;
wire \LedROM|D7S1|D_out~6_combout ;
wire \LedROM|BtB|ciBtB07|BtB_out[0]~0_combout ;
wire \LedROM|BtB|ciBtB07|BtB_out[2]~1_combout ;
wire \LedROM|BtB|ciBtB07|BtB_out[1]~2_combout ;
wire \LedROM|D7S0|D_out~0_combout ;
wire \LedROM|D7S0|D_out~1_combout ;
wire \LedROM|D7S0|D_out~2_combout ;
wire \LedROM|D7S0|D_out~3_combout ;
wire \LedROM|D7S0|D_out~4_combout ;
wire \LedROM|D7S0|D_out~5_combout ;
wire \LedROM|D7S0|D_out~6_combout ;
wire [3:0] \LedROM|BtB|ciBtB07|BtB_out ;
wire [3:0] \LedTotalMV|BtB|ciBtB03|BtB_out ;
wire [3:0] \LedTotalMV|BtB|ciBtB06|BtB_out ;
wire [7:0] \SW~combout ;
wire [7:0] \MV|Datapath|Reg|qs ;
wire [4:0] \Cont|resp_and ;
wire [7:0] \ROM|altsyncram_component|auto_generated|q_a ;
wire [23:0] \DivClock|cnt ;
wire [3:0] \LedTotalMV|BtB|ciBtB07|BtB_out ;
wire [3:0] \LedROM|BtB|ciBtB03|BtB_out ;

wire [7:0] \ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \ROM|altsyncram_component|auto_generated|q_a [0] = \ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \ROM|altsyncram_component|auto_generated|q_a [1] = \ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \ROM|altsyncram_component|auto_generated|q_a [2] = \ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \ROM|altsyncram_component|auto_generated|q_a [3] = \ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \ROM|altsyncram_component|auto_generated|q_a [4] = \ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \ROM|altsyncram_component|auto_generated|q_a [5] = \ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \ROM|altsyncram_component|auto_generated|q_a [6] = \ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \ROM|altsyncram_component|auto_generated|q_a [7] = \ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

// Location: LCCOMB_X19_Y20_N10
cycloneii_lcell_comb \DivClock|Add0~2 (
// Equation(s):
// \DivClock|Add0~2_combout  = (\DivClock|cnt [1] & (!\DivClock|Add0~1 )) # (!\DivClock|cnt [1] & ((\DivClock|Add0~1 ) # (GND)))
// \DivClock|Add0~3  = CARRY((!\DivClock|Add0~1 ) # (!\DivClock|cnt [1]))

	.dataa(\DivClock|cnt [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\DivClock|Add0~1 ),
	.combout(\DivClock|Add0~2_combout ),
	.cout(\DivClock|Add0~3 ));
// synopsys translate_off
defparam \DivClock|Add0~2 .lut_mask = 16'h5A5F;
defparam \DivClock|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N18
cycloneii_lcell_comb \DivClock|Add0~10 (
// Equation(s):
// \DivClock|Add0~10_combout  = (\DivClock|cnt [5] & (!\DivClock|Add0~9 )) # (!\DivClock|cnt [5] & ((\DivClock|Add0~9 ) # (GND)))
// \DivClock|Add0~11  = CARRY((!\DivClock|Add0~9 ) # (!\DivClock|cnt [5]))

	.dataa(\DivClock|cnt [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\DivClock|Add0~9 ),
	.combout(\DivClock|Add0~10_combout ),
	.cout(\DivClock|Add0~11 ));
// synopsys translate_off
defparam \DivClock|Add0~10 .lut_mask = 16'h5A5F;
defparam \DivClock|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N24
cycloneii_lcell_comb \DivClock|Add0~16 (
// Equation(s):
// \DivClock|Add0~16_combout  = (\DivClock|cnt [8] & (\DivClock|Add0~15  $ (GND))) # (!\DivClock|cnt [8] & (!\DivClock|Add0~15  & VCC))
// \DivClock|Add0~17  = CARRY((\DivClock|cnt [8] & !\DivClock|Add0~15 ))

	.dataa(\DivClock|cnt [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\DivClock|Add0~15 ),
	.combout(\DivClock|Add0~16_combout ),
	.cout(\DivClock|Add0~17 ));
// synopsys translate_off
defparam \DivClock|Add0~16 .lut_mask = 16'hA50A;
defparam \DivClock|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N30
cycloneii_lcell_comb \DivClock|Add0~22 (
// Equation(s):
// \DivClock|Add0~22_combout  = (\DivClock|cnt [11] & (!\DivClock|Add0~21 )) # (!\DivClock|cnt [11] & ((\DivClock|Add0~21 ) # (GND)))
// \DivClock|Add0~23  = CARRY((!\DivClock|Add0~21 ) # (!\DivClock|cnt [11]))

	.dataa(\DivClock|cnt [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\DivClock|Add0~21 ),
	.combout(\DivClock|Add0~22_combout ),
	.cout(\DivClock|Add0~23 ));
// synopsys translate_off
defparam \DivClock|Add0~22 .lut_mask = 16'h5A5F;
defparam \DivClock|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N2
cycloneii_lcell_comb \DivClock|Add0~26 (
// Equation(s):
// \DivClock|Add0~26_combout  = (\DivClock|cnt [13] & (!\DivClock|Add0~25 )) # (!\DivClock|cnt [13] & ((\DivClock|Add0~25 ) # (GND)))
// \DivClock|Add0~27  = CARRY((!\DivClock|Add0~25 ) # (!\DivClock|cnt [13]))

	.dataa(vcc),
	.datab(\DivClock|cnt [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\DivClock|Add0~25 ),
	.combout(\DivClock|Add0~26_combout ),
	.cout(\DivClock|Add0~27 ));
// synopsys translate_off
defparam \DivClock|Add0~26 .lut_mask = 16'h3C3F;
defparam \DivClock|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N4
cycloneii_lcell_comb \DivClock|Add0~28 (
// Equation(s):
// \DivClock|Add0~28_combout  = (\DivClock|cnt [14] & (\DivClock|Add0~27  $ (GND))) # (!\DivClock|cnt [14] & (!\DivClock|Add0~27  & VCC))
// \DivClock|Add0~29  = CARRY((\DivClock|cnt [14] & !\DivClock|Add0~27 ))

	.dataa(vcc),
	.datab(\DivClock|cnt [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\DivClock|Add0~27 ),
	.combout(\DivClock|Add0~28_combout ),
	.cout(\DivClock|Add0~29 ));
// synopsys translate_off
defparam \DivClock|Add0~28 .lut_mask = 16'hC30C;
defparam \DivClock|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N20
cycloneii_lcell_comb \DivClock|Add0~44 (
// Equation(s):
// \DivClock|Add0~44_combout  = (\DivClock|cnt [22] & (\DivClock|Add0~43  $ (GND))) # (!\DivClock|cnt [22] & (!\DivClock|Add0~43  & VCC))
// \DivClock|Add0~45  = CARRY((\DivClock|cnt [22] & !\DivClock|Add0~43 ))

	.dataa(\DivClock|cnt [22]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\DivClock|Add0~43 ),
	.combout(\DivClock|Add0~44_combout ),
	.cout(\DivClock|Add0~45 ));
// synopsys translate_off
defparam \DivClock|Add0~44 .lut_mask = 16'hA50A;
defparam \DivClock|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N22
cycloneii_lcell_comb \DivClock|Add0~46 (
// Equation(s):
// \DivClock|Add0~46_combout  = \DivClock|Add0~45  $ (\DivClock|cnt [23])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\DivClock|cnt [23]),
	.cin(\DivClock|Add0~45 ),
	.combout(\DivClock|Add0~46_combout ),
	.cout());
// synopsys translate_off
defparam \DivClock|Add0~46 .lut_mask = 16'h0FF0;
defparam \DivClock|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y5_N24
cycloneii_lcell_comb \LedTotalMV|BtB|ciBtB02|BtB_out[2]~1 (
// Equation(s):
// \LedTotalMV|BtB|ciBtB02|BtB_out[2]~1_combout  = (\MV|Datapath|Reg|qs [6] & (!\MV|Datapath|Reg|qs [4] & (\MV|Datapath|Reg|qs [7] $ (!\MV|Datapath|Reg|qs [5])))) # (!\MV|Datapath|Reg|qs [6] & (\MV|Datapath|Reg|qs [7] & (\MV|Datapath|Reg|qs [4] & 
// !\MV|Datapath|Reg|qs [5])))

	.dataa(\MV|Datapath|Reg|qs [7]),
	.datab(\MV|Datapath|Reg|qs [6]),
	.datac(\MV|Datapath|Reg|qs [4]),
	.datad(\MV|Datapath|Reg|qs [5]),
	.cin(gnd),
	.combout(\LedTotalMV|BtB|ciBtB02|BtB_out[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \LedTotalMV|BtB|ciBtB02|BtB_out[2]~1 .lut_mask = 16'h0824;
defparam \LedTotalMV|BtB|ciBtB02|BtB_out[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N20
cycloneii_lcell_comb \LedROM|BtB|ciBtB02|BtB_out[1]~1 (
// Equation(s):
// \LedROM|BtB|ciBtB02|BtB_out[1]~1_combout  = (\ROM|altsyncram_component|auto_generated|q_a [5] & (!\ROM|altsyncram_component|auto_generated|q_a [7] & ((\ROM|altsyncram_component|auto_generated|q_a [4]) # (!\ROM|altsyncram_component|auto_generated|q_a 
// [6])))) # (!\ROM|altsyncram_component|auto_generated|q_a [5] & (\ROM|altsyncram_component|auto_generated|q_a [7] & ((\ROM|altsyncram_component|auto_generated|q_a [6]) # (!\ROM|altsyncram_component|auto_generated|q_a [4]))))

	.dataa(\ROM|altsyncram_component|auto_generated|q_a [6]),
	.datab(\ROM|altsyncram_component|auto_generated|q_a [5]),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [4]),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\LedROM|BtB|ciBtB02|BtB_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \LedROM|BtB|ciBtB02|BtB_out[1]~1 .lut_mask = 16'h23C4;
defparam \LedROM|BtB|ciBtB02|BtB_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N12
cycloneii_lcell_comb \LedROM|BtB|ciBtB03|BtB_out[1]~1 (
// Equation(s):
// \LedROM|BtB|ciBtB03|BtB_out[1]~1_combout  = (\ROM|altsyncram_component|auto_generated|q_a [3] & (((\LedROM|BtB|ciBtB02|BtB_out[0]~2_combout )))) # (!\ROM|altsyncram_component|auto_generated|q_a [3] & ((\LedROM|BtB|ciBtB02|BtB_out[2]~0_combout ) # 
// ((!\LedROM|BtB|ciBtB02|BtB_out[1]~1_combout  & \LedROM|BtB|ciBtB02|BtB_out[0]~2_combout ))))

	.dataa(\LedROM|BtB|ciBtB02|BtB_out[1]~1_combout ),
	.datab(\LedROM|BtB|ciBtB02|BtB_out[2]~0_combout ),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [3]),
	.datad(\LedROM|BtB|ciBtB02|BtB_out[0]~2_combout ),
	.cin(gnd),
	.combout(\LedROM|BtB|ciBtB03|BtB_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \LedROM|BtB|ciBtB03|BtB_out[1]~1 .lut_mask = 16'hFD0C;
defparam \LedROM|BtB|ciBtB03|BtB_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N6
cycloneii_lcell_comb \LedROM|BtB|ciBtB02|BtB_out[3]~3 (
// Equation(s):
// \LedROM|BtB|ciBtB02|BtB_out[3]~3_combout  = (\ROM|altsyncram_component|auto_generated|q_a [6] & ((\ROM|altsyncram_component|auto_generated|q_a [5] & ((\ROM|altsyncram_component|auto_generated|q_a [4]) # (!\ROM|altsyncram_component|auto_generated|q_a 
// [7]))) # (!\ROM|altsyncram_component|auto_generated|q_a [5] & (\ROM|altsyncram_component|auto_generated|q_a [4] & !\ROM|altsyncram_component|auto_generated|q_a [7])))) # (!\ROM|altsyncram_component|auto_generated|q_a [6] & 
// (!\ROM|altsyncram_component|auto_generated|q_a [5] & ((\ROM|altsyncram_component|auto_generated|q_a [7]))))

	.dataa(\ROM|altsyncram_component|auto_generated|q_a [6]),
	.datab(\ROM|altsyncram_component|auto_generated|q_a [5]),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [4]),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\LedROM|BtB|ciBtB02|BtB_out[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \LedROM|BtB|ciBtB02|BtB_out[3]~3 .lut_mask = 16'h91A8;
defparam \LedROM|BtB|ciBtB02|BtB_out[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N24
cycloneii_lcell_comb \LedROM|BtB|ciBtB05|BtB_out[1]~2 (
// Equation(s):
// \LedROM|BtB|ciBtB05|BtB_out[1]~2_combout  = (\ROM|altsyncram_component|auto_generated|q_a [2] & (((\LedROM|BtB|ciBtB03|BtB_out[0]~2_combout )))) # (!\ROM|altsyncram_component|auto_generated|q_a [2] & ((\LedROM|BtB|ciBtB03|BtB_out[2]~0_combout ) # 
// ((!\LedROM|BtB|ciBtB03|BtB_out[1]~1_combout  & \LedROM|BtB|ciBtB03|BtB_out[0]~2_combout ))))

	.dataa(\LedROM|BtB|ciBtB03|BtB_out[1]~1_combout ),
	.datab(\LedROM|BtB|ciBtB03|BtB_out[2]~0_combout ),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [2]),
	.datad(\LedROM|BtB|ciBtB03|BtB_out[0]~2_combout ),
	.cin(gnd),
	.combout(\LedROM|BtB|ciBtB05|BtB_out[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \LedROM|BtB|ciBtB05|BtB_out[1]~2 .lut_mask = 16'hFD0C;
defparam \LedROM|BtB|ciBtB05|BtB_out[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y9_N13
cycloneii_lcell_ff \MV|BlocodeControle|estado.E2 (
	.clk(\DivClock|ax~clkctrl_outclk ),
	.datain(\MV|BlocodeControle|Selector0~1_combout ),
	.sdata(gnd),
	.aclr(!\KEY3~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MV|BlocodeControle|estado.E2~regout ));

// Location: LCCOMB_X28_Y9_N2
cycloneii_lcell_comb \MV|BlocodeControle|Selector0~0 (
// Equation(s):
// \MV|BlocodeControle|Selector0~0_combout  = (\MV|BlocodeControle|estado.E2~regout  & !\BS|y_present.E2~regout )

	.dataa(\MV|BlocodeControle|estado.E2~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\BS|y_present.E2~regout ),
	.cin(gnd),
	.combout(\MV|BlocodeControle|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \MV|BlocodeControle|Selector0~0 .lut_mask = 16'h00AA;
defparam \MV|BlocodeControle|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N6
cycloneii_lcell_comb \MV|Datapath|Comp|Comp1|Comp3|out_lt~0 (
// Equation(s):
// \MV|Datapath|Comp|Comp1|Comp3|out_lt~0_combout  = (\SW~combout [7] & (\MV|Datapath|Reg|qs [7] & (\MV|Datapath|Reg|qs [6] $ (!\SW~combout [6])))) # (!\SW~combout [7] & (!\MV|Datapath|Reg|qs [7] & (\MV|Datapath|Reg|qs [6] $ (!\SW~combout [6]))))

	.dataa(\SW~combout [7]),
	.datab(\MV|Datapath|Reg|qs [6]),
	.datac(\MV|Datapath|Reg|qs [7]),
	.datad(\SW~combout [6]),
	.cin(gnd),
	.combout(\MV|Datapath|Comp|Comp1|Comp3|out_lt~0_combout ),
	.cout());
// synopsys translate_off
defparam \MV|Datapath|Comp|Comp1|Comp3|out_lt~0 .lut_mask = 16'h8421;
defparam \MV|Datapath|Comp|Comp1|Comp3|out_lt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N12
cycloneii_lcell_comb \MV|BlocodeControle|Selector0~1 (
// Equation(s):
// \MV|BlocodeControle|Selector0~1_combout  = ((\MV|BlocodeControle|estado.E3~regout ) # ((\MV|BlocodeControle|Selector0~0_combout  & !\MV|Datapath|Comp|Comp2|Comp4|out_lt~5_combout ))) # (!\MV|BlocodeControle|estado.E1~regout )

	.dataa(\MV|BlocodeControle|estado.E1~regout ),
	.datab(\MV|BlocodeControle|Selector0~0_combout ),
	.datac(\MV|Datapath|Comp|Comp2|Comp4|out_lt~5_combout ),
	.datad(\MV|BlocodeControle|estado.E3~regout ),
	.cin(gnd),
	.combout(\MV|BlocodeControle|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \MV|BlocodeControle|Selector0~1 .lut_mask = 16'hFF5D;
defparam \MV|BlocodeControle|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y20_N25
cycloneii_lcell_ff \DivClock|cnt[8] (
	.clk(\clock_27~clkctrl_outclk ),
	.datain(\DivClock|Add0~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DivClock|cnt [8]));

// Location: LCFF_X19_Y20_N7
cycloneii_lcell_ff \DivClock|cnt[5] (
	.clk(\clock_27~clkctrl_outclk ),
	.datain(\DivClock|cnt~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DivClock|cnt [5]));

// Location: LCFF_X18_Y20_N31
cycloneii_lcell_ff \DivClock|cnt[11] (
	.clk(\clock_27~clkctrl_outclk ),
	.datain(\DivClock|cnt~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DivClock|cnt [11]));

// Location: LCFF_X19_Y20_N11
cycloneii_lcell_ff \DivClock|cnt[1] (
	.clk(\clock_27~clkctrl_outclk ),
	.datain(\DivClock|Add0~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DivClock|cnt [1]));

// Location: LCCOMB_X18_Y20_N16
cycloneii_lcell_comb \DivClock|Equal0~2 (
// Equation(s):
// \DivClock|Equal0~2_combout  = (\DivClock|cnt [10] & (\DivClock|cnt [11] & (!\DivClock|cnt [1] & !\DivClock|cnt [0])))

	.dataa(\DivClock|cnt [10]),
	.datab(\DivClock|cnt [11]),
	.datac(\DivClock|cnt [1]),
	.datad(\DivClock|cnt [0]),
	.cin(gnd),
	.combout(\DivClock|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \DivClock|Equal0~2 .lut_mask = 16'h0008;
defparam \DivClock|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y19_N27
cycloneii_lcell_ff \DivClock|cnt[23] (
	.clk(\clock_27~clkctrl_outclk ),
	.datain(\DivClock|cnt~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DivClock|cnt [23]));

// Location: LCCOMB_X19_Y20_N6
cycloneii_lcell_comb \DivClock|cnt~6 (
// Equation(s):
// \DivClock|cnt~6_combout  = (\DivClock|Add0~10_combout  & (((!\DivClock|Equal0~4_combout ) # (!\DivClock|Equal0~5_combout )) # (!\DivClock|Equal0~6_combout )))

	.dataa(\DivClock|Equal0~6_combout ),
	.datab(\DivClock|Add0~10_combout ),
	.datac(\DivClock|Equal0~5_combout ),
	.datad(\DivClock|Equal0~4_combout ),
	.cin(gnd),
	.combout(\DivClock|cnt~6_combout ),
	.cout());
// synopsys translate_off
defparam \DivClock|cnt~6 .lut_mask = 16'h4CCC;
defparam \DivClock|cnt~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N30
cycloneii_lcell_comb \DivClock|cnt~8 (
// Equation(s):
// \DivClock|cnt~8_combout  = (\DivClock|Add0~22_combout  & (((!\DivClock|Equal0~4_combout ) # (!\DivClock|Equal0~6_combout )) # (!\DivClock|Equal0~5_combout )))

	.dataa(\DivClock|Equal0~5_combout ),
	.datab(\DivClock|Add0~22_combout ),
	.datac(\DivClock|Equal0~6_combout ),
	.datad(\DivClock|Equal0~4_combout ),
	.cin(gnd),
	.combout(\DivClock|cnt~8_combout ),
	.cout());
// synopsys translate_off
defparam \DivClock|cnt~8 .lut_mask = 16'h4CCC;
defparam \DivClock|cnt~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N26
cycloneii_lcell_comb \DivClock|cnt~18 (
// Equation(s):
// \DivClock|cnt~18_combout  = (\DivClock|Add0~46_combout  & (((!\DivClock|Equal0~4_combout ) # (!\DivClock|Equal0~5_combout )) # (!\DivClock|Equal0~6_combout )))

	.dataa(\DivClock|Equal0~6_combout ),
	.datab(\DivClock|Equal0~5_combout ),
	.datac(\DivClock|Equal0~4_combout ),
	.datad(\DivClock|Add0~46_combout ),
	.cin(gnd),
	.combout(\DivClock|cnt~18_combout ),
	.cout());
// synopsys translate_off
defparam \DivClock|cnt~18 .lut_mask = 16'h7F00;
defparam \DivClock|cnt~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[2]));
// synopsys translate_off
defparam \SW[2]~I .input_async_reset = "none";
defparam \SW[2]~I .input_power_up = "low";
defparam \SW[2]~I .input_register_mode = "none";
defparam \SW[2]~I .input_sync_reset = "none";
defparam \SW[2]~I .oe_async_reset = "none";
defparam \SW[2]~I .oe_power_up = "low";
defparam \SW[2]~I .oe_register_mode = "none";
defparam \SW[2]~I .oe_sync_reset = "none";
defparam \SW[2]~I .operation_mode = "input";
defparam \SW[2]~I .output_async_reset = "none";
defparam \SW[2]~I .output_power_up = "low";
defparam \SW[2]~I .output_register_mode = "none";
defparam \SW[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[7]));
// synopsys translate_off
defparam \SW[7]~I .input_async_reset = "none";
defparam \SW[7]~I .input_power_up = "low";
defparam \SW[7]~I .input_register_mode = "none";
defparam \SW[7]~I .input_sync_reset = "none";
defparam \SW[7]~I .oe_async_reset = "none";
defparam \SW[7]~I .oe_power_up = "low";
defparam \SW[7]~I .oe_register_mode = "none";
defparam \SW[7]~I .oe_sync_reset = "none";
defparam \SW[7]~I .operation_mode = "input";
defparam \SW[7]~I .output_async_reset = "none";
defparam \SW[7]~I .output_power_up = "low";
defparam \SW[7]~I .output_register_mode = "none";
defparam \SW[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[0]));
// synopsys translate_off
defparam \SW[0]~I .input_async_reset = "none";
defparam \SW[0]~I .input_power_up = "low";
defparam \SW[0]~I .input_register_mode = "none";
defparam \SW[0]~I .input_sync_reset = "none";
defparam \SW[0]~I .oe_async_reset = "none";
defparam \SW[0]~I .oe_power_up = "low";
defparam \SW[0]~I .oe_register_mode = "none";
defparam \SW[0]~I .oe_sync_reset = "none";
defparam \SW[0]~I .operation_mode = "input";
defparam \SW[0]~I .output_async_reset = "none";
defparam \SW[0]~I .output_power_up = "low";
defparam \SW[0]~I .output_register_mode = "none";
defparam \SW[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY3~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\KEY3~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY3));
// synopsys translate_off
defparam \KEY3~I .input_async_reset = "none";
defparam \KEY3~I .input_power_up = "low";
defparam \KEY3~I .input_register_mode = "none";
defparam \KEY3~I .input_sync_reset = "none";
defparam \KEY3~I .oe_async_reset = "none";
defparam \KEY3~I .oe_power_up = "low";
defparam \KEY3~I .oe_register_mode = "none";
defparam \KEY3~I .oe_sync_reset = "none";
defparam \KEY3~I .operation_mode = "input";
defparam \KEY3~I .output_async_reset = "none";
defparam \KEY3~I .output_power_up = "low";
defparam \KEY3~I .output_register_mode = "none";
defparam \KEY3~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clock_27~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clock_27~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clock_27));
// synopsys translate_off
defparam \clock_27~I .input_async_reset = "none";
defparam \clock_27~I .input_power_up = "low";
defparam \clock_27~I .input_register_mode = "none";
defparam \clock_27~I .input_sync_reset = "none";
defparam \clock_27~I .oe_async_reset = "none";
defparam \clock_27~I .oe_power_up = "low";
defparam \clock_27~I .oe_register_mode = "none";
defparam \clock_27~I .oe_sync_reset = "none";
defparam \clock_27~I .operation_mode = "input";
defparam \clock_27~I .output_async_reset = "none";
defparam \clock_27~I .output_power_up = "low";
defparam \clock_27~I .output_register_mode = "none";
defparam \clock_27~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G11
cycloneii_clkctrl \clock_27~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clock_27~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock_27~clkctrl_outclk ));
// synopsys translate_off
defparam \clock_27~clkctrl .clock_type = "global clock";
defparam \clock_27~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N8
cycloneii_lcell_comb \DivClock|Add0~0 (
// Equation(s):
// \DivClock|Add0~0_combout  = \DivClock|cnt [0] $ (VCC)
// \DivClock|Add0~1  = CARRY(\DivClock|cnt [0])

	.dataa(vcc),
	.datab(\DivClock|cnt [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\DivClock|Add0~0_combout ),
	.cout(\DivClock|Add0~1 ));
// synopsys translate_off
defparam \DivClock|Add0~0 .lut_mask = 16'h33CC;
defparam \DivClock|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N2
cycloneii_lcell_comb \DivClock|cnt~9 (
// Equation(s):
// \DivClock|cnt~9_combout  = (\DivClock|Add0~0_combout  & (((!\DivClock|Equal0~4_combout ) # (!\DivClock|Equal0~5_combout )) # (!\DivClock|Equal0~6_combout )))

	.dataa(\DivClock|Equal0~6_combout ),
	.datab(\DivClock|Add0~0_combout ),
	.datac(\DivClock|Equal0~5_combout ),
	.datad(\DivClock|Equal0~4_combout ),
	.cin(gnd),
	.combout(\DivClock|cnt~9_combout ),
	.cout());
// synopsys translate_off
defparam \DivClock|cnt~9 .lut_mask = 16'h4CCC;
defparam \DivClock|cnt~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y20_N3
cycloneii_lcell_ff \DivClock|cnt[0] (
	.clk(\clock_27~clkctrl_outclk ),
	.datain(\DivClock|cnt~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DivClock|cnt [0]));

// Location: LCCOMB_X19_Y20_N12
cycloneii_lcell_comb \DivClock|Add0~4 (
// Equation(s):
// \DivClock|Add0~4_combout  = (\DivClock|cnt [2] & (\DivClock|Add0~3  $ (GND))) # (!\DivClock|cnt [2] & (!\DivClock|Add0~3  & VCC))
// \DivClock|Add0~5  = CARRY((\DivClock|cnt [2] & !\DivClock|Add0~3 ))

	.dataa(\DivClock|cnt [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\DivClock|Add0~3 ),
	.combout(\DivClock|Add0~4_combout ),
	.cout(\DivClock|Add0~5 ));
// synopsys translate_off
defparam \DivClock|Add0~4 .lut_mask = 16'hA50A;
defparam \DivClock|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N14
cycloneii_lcell_comb \DivClock|Add0~6 (
// Equation(s):
// \DivClock|Add0~6_combout  = (\DivClock|cnt [3] & (!\DivClock|Add0~5 )) # (!\DivClock|cnt [3] & ((\DivClock|Add0~5 ) # (GND)))
// \DivClock|Add0~7  = CARRY((!\DivClock|Add0~5 ) # (!\DivClock|cnt [3]))

	.dataa(vcc),
	.datab(\DivClock|cnt [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\DivClock|Add0~5 ),
	.combout(\DivClock|Add0~6_combout ),
	.cout(\DivClock|Add0~7 ));
// synopsys translate_off
defparam \DivClock|Add0~6 .lut_mask = 16'h3C3F;
defparam \DivClock|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X19_Y20_N15
cycloneii_lcell_ff \DivClock|cnt[3] (
	.clk(\clock_27~clkctrl_outclk ),
	.datain(\DivClock|Add0~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DivClock|cnt [3]));

// Location: LCCOMB_X19_Y20_N16
cycloneii_lcell_comb \DivClock|Add0~8 (
// Equation(s):
// \DivClock|Add0~8_combout  = (\DivClock|cnt [4] & (\DivClock|Add0~7  $ (GND))) # (!\DivClock|cnt [4] & (!\DivClock|Add0~7  & VCC))
// \DivClock|Add0~9  = CARRY((\DivClock|cnt [4] & !\DivClock|Add0~7 ))

	.dataa(\DivClock|cnt [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\DivClock|Add0~7 ),
	.combout(\DivClock|Add0~8_combout ),
	.cout(\DivClock|Add0~9 ));
// synopsys translate_off
defparam \DivClock|Add0~8 .lut_mask = 16'hA50A;
defparam \DivClock|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N20
cycloneii_lcell_comb \DivClock|Add0~12 (
// Equation(s):
// \DivClock|Add0~12_combout  = (\DivClock|cnt [6] & (\DivClock|Add0~11  $ (GND))) # (!\DivClock|cnt [6] & (!\DivClock|Add0~11  & VCC))
// \DivClock|Add0~13  = CARRY((\DivClock|cnt [6] & !\DivClock|Add0~11 ))

	.dataa(vcc),
	.datab(\DivClock|cnt [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\DivClock|Add0~11 ),
	.combout(\DivClock|Add0~12_combout ),
	.cout(\DivClock|Add0~13 ));
// synopsys translate_off
defparam \DivClock|Add0~12 .lut_mask = 16'hC30C;
defparam \DivClock|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N0
cycloneii_lcell_comb \DivClock|cnt~5 (
// Equation(s):
// \DivClock|cnt~5_combout  = (\DivClock|Add0~12_combout  & (((!\DivClock|Equal0~4_combout ) # (!\DivClock|Equal0~5_combout )) # (!\DivClock|Equal0~6_combout )))

	.dataa(\DivClock|Equal0~6_combout ),
	.datab(\DivClock|Equal0~5_combout ),
	.datac(\DivClock|Add0~12_combout ),
	.datad(\DivClock|Equal0~4_combout ),
	.cin(gnd),
	.combout(\DivClock|cnt~5_combout ),
	.cout());
// synopsys translate_off
defparam \DivClock|cnt~5 .lut_mask = 16'h70F0;
defparam \DivClock|cnt~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y20_N1
cycloneii_lcell_ff \DivClock|cnt[6] (
	.clk(\clock_27~clkctrl_outclk ),
	.datain(\DivClock|cnt~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DivClock|cnt [6]));

// Location: LCCOMB_X19_Y20_N22
cycloneii_lcell_comb \DivClock|Add0~14 (
// Equation(s):
// \DivClock|Add0~14_combout  = (\DivClock|cnt [7] & (!\DivClock|Add0~13 )) # (!\DivClock|cnt [7] & ((\DivClock|Add0~13 ) # (GND)))
// \DivClock|Add0~15  = CARRY((!\DivClock|Add0~13 ) # (!\DivClock|cnt [7]))

	.dataa(vcc),
	.datab(\DivClock|cnt [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\DivClock|Add0~13 ),
	.combout(\DivClock|Add0~14_combout ),
	.cout(\DivClock|Add0~15 ));
// synopsys translate_off
defparam \DivClock|Add0~14 .lut_mask = 16'h3C3F;
defparam \DivClock|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X19_Y20_N23
cycloneii_lcell_ff \DivClock|cnt[7] (
	.clk(\clock_27~clkctrl_outclk ),
	.datain(\DivClock|Add0~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DivClock|cnt [7]));

// Location: LCCOMB_X19_Y20_N26
cycloneii_lcell_comb \DivClock|Add0~18 (
// Equation(s):
// \DivClock|Add0~18_combout  = (\DivClock|cnt [9] & (!\DivClock|Add0~17 )) # (!\DivClock|cnt [9] & ((\DivClock|Add0~17 ) # (GND)))
// \DivClock|Add0~19  = CARRY((!\DivClock|Add0~17 ) # (!\DivClock|cnt [9]))

	.dataa(vcc),
	.datab(\DivClock|cnt [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\DivClock|Add0~17 ),
	.combout(\DivClock|Add0~18_combout ),
	.cout(\DivClock|Add0~19 ));
// synopsys translate_off
defparam \DivClock|Add0~18 .lut_mask = 16'h3C3F;
defparam \DivClock|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N28
cycloneii_lcell_comb \DivClock|cnt~4 (
// Equation(s):
// \DivClock|cnt~4_combout  = (\DivClock|Add0~18_combout  & (((!\DivClock|Equal0~4_combout ) # (!\DivClock|Equal0~6_combout )) # (!\DivClock|Equal0~5_combout )))

	.dataa(\DivClock|Equal0~5_combout ),
	.datab(\DivClock|Equal0~6_combout ),
	.datac(\DivClock|Add0~18_combout ),
	.datad(\DivClock|Equal0~4_combout ),
	.cin(gnd),
	.combout(\DivClock|cnt~4_combout ),
	.cout());
// synopsys translate_off
defparam \DivClock|cnt~4 .lut_mask = 16'h70F0;
defparam \DivClock|cnt~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y20_N29
cycloneii_lcell_ff \DivClock|cnt[9] (
	.clk(\clock_27~clkctrl_outclk ),
	.datain(\DivClock|cnt~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DivClock|cnt [9]));

// Location: LCCOMB_X19_Y20_N28
cycloneii_lcell_comb \DivClock|Add0~20 (
// Equation(s):
// \DivClock|Add0~20_combout  = (\DivClock|cnt [10] & (\DivClock|Add0~19  $ (GND))) # (!\DivClock|cnt [10] & (!\DivClock|Add0~19  & VCC))
// \DivClock|Add0~21  = CARRY((\DivClock|cnt [10] & !\DivClock|Add0~19 ))

	.dataa(vcc),
	.datab(\DivClock|cnt [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\DivClock|Add0~19 ),
	.combout(\DivClock|Add0~20_combout ),
	.cout(\DivClock|Add0~21 ));
// synopsys translate_off
defparam \DivClock|Add0~20 .lut_mask = 16'hC30C;
defparam \DivClock|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N24
cycloneii_lcell_comb \DivClock|cnt~7 (
// Equation(s):
// \DivClock|cnt~7_combout  = (\DivClock|Add0~20_combout  & (((!\DivClock|Equal0~4_combout ) # (!\DivClock|Equal0~6_combout )) # (!\DivClock|Equal0~5_combout )))

	.dataa(\DivClock|Equal0~5_combout ),
	.datab(\DivClock|Add0~20_combout ),
	.datac(\DivClock|Equal0~6_combout ),
	.datad(\DivClock|Equal0~4_combout ),
	.cin(gnd),
	.combout(\DivClock|cnt~7_combout ),
	.cout());
// synopsys translate_off
defparam \DivClock|cnt~7 .lut_mask = 16'h4CCC;
defparam \DivClock|cnt~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y20_N25
cycloneii_lcell_ff \DivClock|cnt[10] (
	.clk(\clock_27~clkctrl_outclk ),
	.datain(\DivClock|cnt~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DivClock|cnt [10]));

// Location: LCCOMB_X19_Y19_N0
cycloneii_lcell_comb \DivClock|Add0~24 (
// Equation(s):
// \DivClock|Add0~24_combout  = (\DivClock|cnt [12] & (\DivClock|Add0~23  $ (GND))) # (!\DivClock|cnt [12] & (!\DivClock|Add0~23  & VCC))
// \DivClock|Add0~25  = CARRY((\DivClock|cnt [12] & !\DivClock|Add0~23 ))

	.dataa(\DivClock|cnt [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\DivClock|Add0~23 ),
	.combout(\DivClock|Add0~24_combout ),
	.cout(\DivClock|Add0~25 ));
// synopsys translate_off
defparam \DivClock|Add0~24 .lut_mask = 16'hA50A;
defparam \DivClock|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N12
cycloneii_lcell_comb \DivClock|cnt~10 (
// Equation(s):
// \DivClock|cnt~10_combout  = (\DivClock|Add0~24_combout  & (((!\DivClock|Equal0~4_combout ) # (!\DivClock|Equal0~6_combout )) # (!\DivClock|Equal0~5_combout )))

	.dataa(\DivClock|Equal0~5_combout ),
	.datab(\DivClock|Equal0~6_combout ),
	.datac(\DivClock|Add0~24_combout ),
	.datad(\DivClock|Equal0~4_combout ),
	.cin(gnd),
	.combout(\DivClock|cnt~10_combout ),
	.cout());
// synopsys translate_off
defparam \DivClock|cnt~10 .lut_mask = 16'h70F0;
defparam \DivClock|cnt~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y19_N13
cycloneii_lcell_ff \DivClock|cnt[12] (
	.clk(\clock_27~clkctrl_outclk ),
	.datain(\DivClock|cnt~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DivClock|cnt [12]));

// Location: LCCOMB_X19_Y19_N6
cycloneii_lcell_comb \DivClock|Add0~30 (
// Equation(s):
// \DivClock|Add0~30_combout  = (\DivClock|cnt [15] & (!\DivClock|Add0~29 )) # (!\DivClock|cnt [15] & ((\DivClock|Add0~29 ) # (GND)))
// \DivClock|Add0~31  = CARRY((!\DivClock|Add0~29 ) # (!\DivClock|cnt [15]))

	.dataa(\DivClock|cnt [15]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\DivClock|Add0~29 ),
	.combout(\DivClock|Add0~30_combout ),
	.cout(\DivClock|Add0~31 ));
// synopsys translate_off
defparam \DivClock|Add0~30 .lut_mask = 16'h5A5F;
defparam \DivClock|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N14
cycloneii_lcell_comb \DivClock|cnt~13 (
// Equation(s):
// \DivClock|cnt~13_combout  = (\DivClock|Add0~30_combout  & (((!\DivClock|Equal0~4_combout ) # (!\DivClock|Equal0~6_combout )) # (!\DivClock|Equal0~5_combout )))

	.dataa(\DivClock|Equal0~5_combout ),
	.datab(\DivClock|Equal0~6_combout ),
	.datac(\DivClock|Equal0~4_combout ),
	.datad(\DivClock|Add0~30_combout ),
	.cin(gnd),
	.combout(\DivClock|cnt~13_combout ),
	.cout());
// synopsys translate_off
defparam \DivClock|cnt~13 .lut_mask = 16'h7F00;
defparam \DivClock|cnt~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y19_N15
cycloneii_lcell_ff \DivClock|cnt[15] (
	.clk(\clock_27~clkctrl_outclk ),
	.datain(\DivClock|cnt~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DivClock|cnt [15]));

// Location: LCCOMB_X18_Y19_N4
cycloneii_lcell_comb \DivClock|Equal0~3 (
// Equation(s):
// \DivClock|Equal0~3_combout  = (\DivClock|cnt [13] & (\DivClock|cnt [12] & (\DivClock|cnt [15] & \DivClock|cnt [14])))

	.dataa(\DivClock|cnt [13]),
	.datab(\DivClock|cnt [12]),
	.datac(\DivClock|cnt [15]),
	.datad(\DivClock|cnt [14]),
	.cin(gnd),
	.combout(\DivClock|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \DivClock|Equal0~3 .lut_mask = 16'h8000;
defparam \DivClock|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y20_N17
cycloneii_lcell_ff \DivClock|cnt[4] (
	.clk(\clock_27~clkctrl_outclk ),
	.datain(\DivClock|Add0~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DivClock|cnt [4]));

// Location: LCFF_X19_Y20_N13
cycloneii_lcell_ff \DivClock|cnt[2] (
	.clk(\clock_27~clkctrl_outclk ),
	.datain(\DivClock|Add0~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DivClock|cnt [2]));

// Location: LCCOMB_X19_Y20_N4
cycloneii_lcell_comb \DivClock|Equal0~1 (
// Equation(s):
// \DivClock|Equal0~1_combout  = (\DivClock|cnt [5] & (!\DivClock|cnt [3] & (!\DivClock|cnt [4] & !\DivClock|cnt [2])))

	.dataa(\DivClock|cnt [5]),
	.datab(\DivClock|cnt [3]),
	.datac(\DivClock|cnt [4]),
	.datad(\DivClock|cnt [2]),
	.cin(gnd),
	.combout(\DivClock|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \DivClock|Equal0~1 .lut_mask = 16'h0002;
defparam \DivClock|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N10
cycloneii_lcell_comb \DivClock|Equal0~0 (
// Equation(s):
// \DivClock|Equal0~0_combout  = (!\DivClock|cnt [8] & (!\DivClock|cnt [7] & (\DivClock|cnt [6] & \DivClock|cnt [9])))

	.dataa(\DivClock|cnt [8]),
	.datab(\DivClock|cnt [7]),
	.datac(\DivClock|cnt [6]),
	.datad(\DivClock|cnt [9]),
	.cin(gnd),
	.combout(\DivClock|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \DivClock|Equal0~0 .lut_mask = 16'h1000;
defparam \DivClock|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N30
cycloneii_lcell_comb \DivClock|Equal0~4 (
// Equation(s):
// \DivClock|Equal0~4_combout  = (\DivClock|Equal0~2_combout  & (\DivClock|Equal0~3_combout  & (\DivClock|Equal0~1_combout  & \DivClock|Equal0~0_combout )))

	.dataa(\DivClock|Equal0~2_combout ),
	.datab(\DivClock|Equal0~3_combout ),
	.datac(\DivClock|Equal0~1_combout ),
	.datad(\DivClock|Equal0~0_combout ),
	.cin(gnd),
	.combout(\DivClock|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \DivClock|Equal0~4 .lut_mask = 16'h8000;
defparam \DivClock|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N16
cycloneii_lcell_comb \DivClock|cnt~12 (
// Equation(s):
// \DivClock|cnt~12_combout  = (\DivClock|Add0~28_combout  & (((!\DivClock|Equal0~4_combout ) # (!\DivClock|Equal0~5_combout )) # (!\DivClock|Equal0~6_combout )))

	.dataa(\DivClock|Add0~28_combout ),
	.datab(\DivClock|Equal0~6_combout ),
	.datac(\DivClock|Equal0~5_combout ),
	.datad(\DivClock|Equal0~4_combout ),
	.cin(gnd),
	.combout(\DivClock|cnt~12_combout ),
	.cout());
// synopsys translate_off
defparam \DivClock|cnt~12 .lut_mask = 16'h2AAA;
defparam \DivClock|cnt~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y19_N17
cycloneii_lcell_ff \DivClock|cnt[14] (
	.clk(\clock_27~clkctrl_outclk ),
	.datain(\DivClock|cnt~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DivClock|cnt [14]));

// Location: LCCOMB_X18_Y19_N18
cycloneii_lcell_comb \DivClock|cnt~11 (
// Equation(s):
// \DivClock|cnt~11_combout  = (\DivClock|Add0~26_combout  & (((!\DivClock|Equal0~4_combout ) # (!\DivClock|Equal0~5_combout )) # (!\DivClock|Equal0~6_combout )))

	.dataa(\DivClock|Add0~26_combout ),
	.datab(\DivClock|Equal0~6_combout ),
	.datac(\DivClock|Equal0~5_combout ),
	.datad(\DivClock|Equal0~4_combout ),
	.cin(gnd),
	.combout(\DivClock|cnt~11_combout ),
	.cout());
// synopsys translate_off
defparam \DivClock|cnt~11 .lut_mask = 16'h2AAA;
defparam \DivClock|cnt~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y19_N19
cycloneii_lcell_ff \DivClock|cnt[13] (
	.clk(\clock_27~clkctrl_outclk ),
	.datain(\DivClock|cnt~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DivClock|cnt [13]));

// Location: LCCOMB_X19_Y19_N8
cycloneii_lcell_comb \DivClock|Add0~32 (
// Equation(s):
// \DivClock|Add0~32_combout  = (\DivClock|cnt [16] & (\DivClock|Add0~31  $ (GND))) # (!\DivClock|cnt [16] & (!\DivClock|Add0~31  & VCC))
// \DivClock|Add0~33  = CARRY((\DivClock|cnt [16] & !\DivClock|Add0~31 ))

	.dataa(vcc),
	.datab(\DivClock|cnt [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\DivClock|Add0~31 ),
	.combout(\DivClock|Add0~32_combout ),
	.cout(\DivClock|Add0~33 ));
// synopsys translate_off
defparam \DivClock|Add0~32 .lut_mask = 16'hC30C;
defparam \DivClock|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N24
cycloneii_lcell_comb \DivClock|cnt~14 (
// Equation(s):
// \DivClock|cnt~14_combout  = (\DivClock|Add0~32_combout  & (((!\DivClock|Equal0~4_combout ) # (!\DivClock|Equal0~6_combout )) # (!\DivClock|Equal0~5_combout )))

	.dataa(\DivClock|Equal0~5_combout ),
	.datab(\DivClock|Equal0~6_combout ),
	.datac(\DivClock|Add0~32_combout ),
	.datad(\DivClock|Equal0~4_combout ),
	.cin(gnd),
	.combout(\DivClock|cnt~14_combout ),
	.cout());
// synopsys translate_off
defparam \DivClock|cnt~14 .lut_mask = 16'h70F0;
defparam \DivClock|cnt~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y19_N25
cycloneii_lcell_ff \DivClock|cnt[16] (
	.clk(\clock_27~clkctrl_outclk ),
	.datain(\DivClock|cnt~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DivClock|cnt [16]));

// Location: LCCOMB_X19_Y19_N10
cycloneii_lcell_comb \DivClock|Add0~34 (
// Equation(s):
// \DivClock|Add0~34_combout  = (\DivClock|cnt [17] & (!\DivClock|Add0~33 )) # (!\DivClock|cnt [17] & ((\DivClock|Add0~33 ) # (GND)))
// \DivClock|Add0~35  = CARRY((!\DivClock|Add0~33 ) # (!\DivClock|cnt [17]))

	.dataa(\DivClock|cnt [17]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\DivClock|Add0~33 ),
	.combout(\DivClock|Add0~34_combout ),
	.cout(\DivClock|Add0~35 ));
// synopsys translate_off
defparam \DivClock|Add0~34 .lut_mask = 16'h5A5F;
defparam \DivClock|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X19_Y19_N11
cycloneii_lcell_ff \DivClock|cnt[17] (
	.clk(\clock_27~clkctrl_outclk ),
	.datain(\DivClock|Add0~34_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DivClock|cnt [17]));

// Location: LCCOMB_X19_Y19_N12
cycloneii_lcell_comb \DivClock|Add0~36 (
// Equation(s):
// \DivClock|Add0~36_combout  = (\DivClock|cnt [18] & (\DivClock|Add0~35  $ (GND))) # (!\DivClock|cnt [18] & (!\DivClock|Add0~35  & VCC))
// \DivClock|Add0~37  = CARRY((\DivClock|cnt [18] & !\DivClock|Add0~35 ))

	.dataa(vcc),
	.datab(\DivClock|cnt [18]),
	.datac(vcc),
	.datad(vcc),
	.cin(\DivClock|Add0~35 ),
	.combout(\DivClock|Add0~36_combout ),
	.cout(\DivClock|Add0~37 ));
// synopsys translate_off
defparam \DivClock|Add0~36 .lut_mask = 16'hC30C;
defparam \DivClock|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N28
cycloneii_lcell_comb \DivClock|cnt~15 (
// Equation(s):
// \DivClock|cnt~15_combout  = (\DivClock|Add0~36_combout  & (((!\DivClock|Equal0~4_combout ) # (!\DivClock|Equal0~5_combout )) # (!\DivClock|Equal0~6_combout )))

	.dataa(\DivClock|Equal0~6_combout ),
	.datab(\DivClock|Equal0~5_combout ),
	.datac(\DivClock|Equal0~4_combout ),
	.datad(\DivClock|Add0~36_combout ),
	.cin(gnd),
	.combout(\DivClock|cnt~15_combout ),
	.cout());
// synopsys translate_off
defparam \DivClock|cnt~15 .lut_mask = 16'h7F00;
defparam \DivClock|cnt~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y19_N29
cycloneii_lcell_ff \DivClock|cnt[18] (
	.clk(\clock_27~clkctrl_outclk ),
	.datain(\DivClock|cnt~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DivClock|cnt [18]));

// Location: LCCOMB_X18_Y19_N22
cycloneii_lcell_comb \DivClock|Equal0~5 (
// Equation(s):
// \DivClock|Equal0~5_combout  = (\DivClock|cnt [16] & (\DivClock|cnt [19] & (!\DivClock|cnt [17] & \DivClock|cnt [18])))

	.dataa(\DivClock|cnt [16]),
	.datab(\DivClock|cnt [19]),
	.datac(\DivClock|cnt [17]),
	.datad(\DivClock|cnt [18]),
	.cin(gnd),
	.combout(\DivClock|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \DivClock|Equal0~5 .lut_mask = 16'h0800;
defparam \DivClock|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N14
cycloneii_lcell_comb \DivClock|Add0~38 (
// Equation(s):
// \DivClock|Add0~38_combout  = (\DivClock|cnt [19] & (!\DivClock|Add0~37 )) # (!\DivClock|cnt [19] & ((\DivClock|Add0~37 ) # (GND)))
// \DivClock|Add0~39  = CARRY((!\DivClock|Add0~37 ) # (!\DivClock|cnt [19]))

	.dataa(vcc),
	.datab(\DivClock|cnt [19]),
	.datac(vcc),
	.datad(vcc),
	.cin(\DivClock|Add0~37 ),
	.combout(\DivClock|Add0~38_combout ),
	.cout(\DivClock|Add0~39 ));
// synopsys translate_off
defparam \DivClock|Add0~38 .lut_mask = 16'h3C3F;
defparam \DivClock|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N30
cycloneii_lcell_comb \DivClock|cnt~16 (
// Equation(s):
// \DivClock|cnt~16_combout  = (\DivClock|Add0~38_combout  & (((!\DivClock|Equal0~4_combout ) # (!\DivClock|Equal0~5_combout )) # (!\DivClock|Equal0~6_combout )))

	.dataa(\DivClock|Equal0~6_combout ),
	.datab(\DivClock|Equal0~5_combout ),
	.datac(\DivClock|Add0~38_combout ),
	.datad(\DivClock|Equal0~4_combout ),
	.cin(gnd),
	.combout(\DivClock|cnt~16_combout ),
	.cout());
// synopsys translate_off
defparam \DivClock|cnt~16 .lut_mask = 16'h70F0;
defparam \DivClock|cnt~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y19_N31
cycloneii_lcell_ff \DivClock|cnt[19] (
	.clk(\clock_27~clkctrl_outclk ),
	.datain(\DivClock|cnt~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DivClock|cnt [19]));

// Location: LCCOMB_X19_Y19_N16
cycloneii_lcell_comb \DivClock|Add0~40 (
// Equation(s):
// \DivClock|Add0~40_combout  = (\DivClock|cnt [20] & (\DivClock|Add0~39  $ (GND))) # (!\DivClock|cnt [20] & (!\DivClock|Add0~39  & VCC))
// \DivClock|Add0~41  = CARRY((\DivClock|cnt [20] & !\DivClock|Add0~39 ))

	.dataa(\DivClock|cnt [20]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\DivClock|Add0~39 ),
	.combout(\DivClock|Add0~40_combout ),
	.cout(\DivClock|Add0~41 ));
// synopsys translate_off
defparam \DivClock|Add0~40 .lut_mask = 16'hA50A;
defparam \DivClock|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N18
cycloneii_lcell_comb \DivClock|Add0~42 (
// Equation(s):
// \DivClock|Add0~42_combout  = (\DivClock|cnt [21] & (!\DivClock|Add0~41 )) # (!\DivClock|cnt [21] & ((\DivClock|Add0~41 ) # (GND)))
// \DivClock|Add0~43  = CARRY((!\DivClock|Add0~41 ) # (!\DivClock|cnt [21]))

	.dataa(vcc),
	.datab(\DivClock|cnt [21]),
	.datac(vcc),
	.datad(vcc),
	.cin(\DivClock|Add0~41 ),
	.combout(\DivClock|Add0~42_combout ),
	.cout(\DivClock|Add0~43 ));
// synopsys translate_off
defparam \DivClock|Add0~42 .lut_mask = 16'h3C3F;
defparam \DivClock|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X19_Y19_N19
cycloneii_lcell_ff \DivClock|cnt[21] (
	.clk(\clock_27~clkctrl_outclk ),
	.datain(\DivClock|Add0~42_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DivClock|cnt [21]));

// Location: LCFF_X19_Y19_N17
cycloneii_lcell_ff \DivClock|cnt[20] (
	.clk(\clock_27~clkctrl_outclk ),
	.datain(\DivClock|Add0~40_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DivClock|cnt [20]));

// Location: LCCOMB_X19_Y19_N24
cycloneii_lcell_comb \DivClock|cnt~17 (
// Equation(s):
// \DivClock|cnt~17_combout  = (\DivClock|Add0~44_combout  & (((!\DivClock|Equal0~4_combout ) # (!\DivClock|Equal0~5_combout )) # (!\DivClock|Equal0~6_combout )))

	.dataa(\DivClock|Equal0~6_combout ),
	.datab(\DivClock|Equal0~5_combout ),
	.datac(\DivClock|Add0~44_combout ),
	.datad(\DivClock|Equal0~4_combout ),
	.cin(gnd),
	.combout(\DivClock|cnt~17_combout ),
	.cout());
// synopsys translate_off
defparam \DivClock|cnt~17 .lut_mask = 16'h70F0;
defparam \DivClock|cnt~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y19_N25
cycloneii_lcell_ff \DivClock|cnt[22] (
	.clk(\clock_27~clkctrl_outclk ),
	.datain(\DivClock|cnt~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DivClock|cnt [22]));

// Location: LCCOMB_X18_Y19_N28
cycloneii_lcell_comb \DivClock|Equal0~6 (
// Equation(s):
// \DivClock|Equal0~6_combout  = (\DivClock|cnt [23] & (!\DivClock|cnt [21] & (!\DivClock|cnt [20] & \DivClock|cnt [22])))

	.dataa(\DivClock|cnt [23]),
	.datab(\DivClock|cnt [21]),
	.datac(\DivClock|cnt [20]),
	.datad(\DivClock|cnt [22]),
	.cin(gnd),
	.combout(\DivClock|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \DivClock|Equal0~6 .lut_mask = 16'h0200;
defparam \DivClock|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N18
cycloneii_lcell_comb \DivClock|ax~0 (
// Equation(s):
// \DivClock|ax~0_combout  = \DivClock|ax~regout  $ (((\DivClock|Equal0~5_combout  & (\DivClock|Equal0~6_combout  & \DivClock|Equal0~4_combout ))))

	.dataa(\DivClock|Equal0~5_combout ),
	.datab(\DivClock|Equal0~6_combout ),
	.datac(\DivClock|ax~regout ),
	.datad(\DivClock|Equal0~4_combout ),
	.cin(gnd),
	.combout(\DivClock|ax~0_combout ),
	.cout());
// synopsys translate_off
defparam \DivClock|ax~0 .lut_mask = 16'h78F0;
defparam \DivClock|ax~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y19_N19
cycloneii_lcell_ff \DivClock|ax (
	.clk(\clock_27~clkctrl_outclk ),
	.datain(\DivClock|ax~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DivClock|ax~regout ));

// Location: CLKCTRL_G1
cycloneii_clkctrl \DivClock|ax~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\DivClock|ax~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\DivClock|ax~clkctrl_outclk ));
// synopsys translate_off
defparam \DivClock|ax~clkctrl .clock_type = "global clock";
defparam \DivClock|ax~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY2~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\KEY2~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY2));
// synopsys translate_off
defparam \KEY2~I .input_async_reset = "none";
defparam \KEY2~I .input_power_up = "low";
defparam \KEY2~I .input_register_mode = "none";
defparam \KEY2~I .input_sync_reset = "none";
defparam \KEY2~I .oe_async_reset = "none";
defparam \KEY2~I .oe_power_up = "low";
defparam \KEY2~I .oe_register_mode = "none";
defparam \KEY2~I .oe_sync_reset = "none";
defparam \KEY2~I .operation_mode = "input";
defparam \KEY2~I .output_async_reset = "none";
defparam \KEY2~I .output_power_up = "low";
defparam \KEY2~I .output_register_mode = "none";
defparam \KEY2~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N0
cycloneii_lcell_comb \BS|y_present.E1~0 (
// Equation(s):
// \BS|y_present.E1~0_combout  = !\KEY2~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\KEY2~combout ),
	.cin(gnd),
	.combout(\BS|y_present.E1~0_combout ),
	.cout());
// synopsys translate_off
defparam \BS|y_present.E1~0 .lut_mask = 16'h00FF;
defparam \BS|y_present.E1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y9_N1
cycloneii_lcell_ff \BS|y_present.E1 (
	.clk(\DivClock|ax~clkctrl_outclk ),
	.datain(\BS|y_present.E1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BS|y_present.E1~regout ));

// Location: LCCOMB_X28_Y9_N18
cycloneii_lcell_comb \BS|y_next.E2~0 (
// Equation(s):
// \BS|y_next.E2~0_combout  = (!\BS|y_present.E1~regout  & !\KEY2~combout )

	.dataa(vcc),
	.datab(\BS|y_present.E1~regout ),
	.datac(vcc),
	.datad(\KEY2~combout ),
	.cin(gnd),
	.combout(\BS|y_next.E2~0_combout ),
	.cout());
// synopsys translate_off
defparam \BS|y_next.E2~0 .lut_mask = 16'h0033;
defparam \BS|y_next.E2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y9_N19
cycloneii_lcell_ff \BS|y_present.E2 (
	.clk(\DivClock|ax~clkctrl_outclk ),
	.datain(\BS|y_next.E2~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BS|y_present.E2~regout ));

// Location: LCCOMB_X28_Y9_N24
cycloneii_lcell_comb \Cont|Q0|qS~0 (
// Equation(s):
// \Cont|Q0|qS~0_combout  = \Cont|Q0|qS~regout  $ (\BS|y_present.E2~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Cont|Q0|qS~regout ),
	.datad(\BS|y_present.E2~regout ),
	.cin(gnd),
	.combout(\Cont|Q0|qS~0_combout ),
	.cout());
// synopsys translate_off
defparam \Cont|Q0|qS~0 .lut_mask = 16'h0FF0;
defparam \Cont|Q0|qS~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKDELAYCTRL_G7
cycloneii_clk_delay_ctrl \KEY3~clk_delay_ctrl (
	.clk(\KEY3~combout ),
	.pllcalibrateclkdelayedin(gnd),
	.disablecalibration(vcc),
	.delayctrlin(6'b000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.clkout(\KEY3~clk_delay_ctrl_clkout ));
// synopsys translate_off
defparam \KEY3~clk_delay_ctrl .delay_chain_mode = "none";
defparam \KEY3~clk_delay_ctrl .use_new_style_dq_detection = "false";
// synopsys translate_on

// Location: CLKCTRL_G7
cycloneii_clkctrl \KEY3~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\KEY3~clk_delay_ctrl_clkout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\KEY3~clkctrl_outclk ));
// synopsys translate_off
defparam \KEY3~clkctrl .clock_type = "global clock";
defparam \KEY3~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X28_Y9_N25
cycloneii_lcell_ff \Cont|Q0|qS (
	.clk(\DivClock|ax~clkctrl_outclk ),
	.datain(\Cont|Q0|qS~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY3~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Cont|Q0|qS~regout ));

// Location: LCCOMB_X28_Y9_N22
cycloneii_lcell_comb \Cont|Q1|qS~0 (
// Equation(s):
// \Cont|Q1|qS~0_combout  = \Cont|Q1|qS~regout  $ (((\Cont|Q0|qS~regout  & \BS|y_present.E2~regout )))

	.dataa(\Cont|Q0|qS~regout ),
	.datab(vcc),
	.datac(\Cont|Q1|qS~regout ),
	.datad(\BS|y_present.E2~regout ),
	.cin(gnd),
	.combout(\Cont|Q1|qS~0_combout ),
	.cout());
// synopsys translate_off
defparam \Cont|Q1|qS~0 .lut_mask = 16'h5AF0;
defparam \Cont|Q1|qS~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y9_N23
cycloneii_lcell_ff \Cont|Q1|qS (
	.clk(\DivClock|ax~clkctrl_outclk ),
	.datain(\Cont|Q1|qS~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY3~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Cont|Q1|qS~regout ));

// Location: LCCOMB_X28_Y9_N20
cycloneii_lcell_comb \Cont|Q2|qS~0 (
// Equation(s):
// \Cont|Q2|qS~0_combout  = \Cont|Q2|qS~regout  $ (((\Cont|Q0|qS~regout  & (\Cont|Q1|qS~regout  & \BS|y_present.E2~regout ))))

	.dataa(\Cont|Q0|qS~regout ),
	.datab(\Cont|Q1|qS~regout ),
	.datac(\Cont|Q2|qS~regout ),
	.datad(\BS|y_present.E2~regout ),
	.cin(gnd),
	.combout(\Cont|Q2|qS~0_combout ),
	.cout());
// synopsys translate_off
defparam \Cont|Q2|qS~0 .lut_mask = 16'h78F0;
defparam \Cont|Q2|qS~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y9_N21
cycloneii_lcell_ff \Cont|Q2|qS (
	.clk(\DivClock|ax~clkctrl_outclk ),
	.datain(\Cont|Q2|qS~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY3~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Cont|Q2|qS~regout ));

// Location: LCCOMB_X28_Y9_N30
cycloneii_lcell_comb \Cont|resp_and[2] (
// Equation(s):
// \Cont|resp_and [2] = (\Cont|Q0|qS~regout  & (\Cont|Q1|qS~regout  & (\Cont|Q2|qS~regout  & \BS|y_present.E2~regout )))

	.dataa(\Cont|Q0|qS~regout ),
	.datab(\Cont|Q1|qS~regout ),
	.datac(\Cont|Q2|qS~regout ),
	.datad(\BS|y_present.E2~regout ),
	.cin(gnd),
	.combout(\Cont|resp_and [2]),
	.cout());
// synopsys translate_off
defparam \Cont|resp_and[2] .lut_mask = 16'h8000;
defparam \Cont|resp_and[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N30
cycloneii_lcell_comb \Cont|Q3|qS~0 (
// Equation(s):
// \Cont|Q3|qS~0_combout  = \Cont|Q3|qS~regout  $ (\Cont|resp_and [2])

	.dataa(vcc),
	.datab(vcc),
	.datac(\Cont|Q3|qS~regout ),
	.datad(\Cont|resp_and [2]),
	.cin(gnd),
	.combout(\Cont|Q3|qS~0_combout ),
	.cout());
// synopsys translate_off
defparam \Cont|Q3|qS~0 .lut_mask = 16'h0FF0;
defparam \Cont|Q3|qS~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y9_N31
cycloneii_lcell_ff \Cont|Q3|qS (
	.clk(\DivClock|ax~clkctrl_outclk ),
	.datain(\Cont|Q3|qS~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY3~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Cont|Q3|qS~regout ));

// Location: LCCOMB_X27_Y9_N12
cycloneii_lcell_comb \Cont|Q4|qS~0 (
// Equation(s):
// \Cont|Q4|qS~0_combout  = \Cont|Q4|qS~regout  $ (((\Cont|Q3|qS~regout  & \Cont|resp_and [2])))

	.dataa(vcc),
	.datab(\Cont|Q3|qS~regout ),
	.datac(\Cont|Q4|qS~regout ),
	.datad(\Cont|resp_and [2]),
	.cin(gnd),
	.combout(\Cont|Q4|qS~0_combout ),
	.cout());
// synopsys translate_off
defparam \Cont|Q4|qS~0 .lut_mask = 16'h3CF0;
defparam \Cont|Q4|qS~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y9_N13
cycloneii_lcell_ff \Cont|Q4|qS (
	.clk(\DivClock|ax~clkctrl_outclk ),
	.datain(\Cont|Q4|qS~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY3~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Cont|Q4|qS~regout ));

// Location: LCCOMB_X27_Y9_N10
cycloneii_lcell_comb \Cont|Q5|qS~0 (
// Equation(s):
// \Cont|Q5|qS~0_combout  = \Cont|Q5|qS~regout  $ (((\Cont|Q4|qS~regout  & (\Cont|Q3|qS~regout  & \Cont|resp_and [2]))))

	.dataa(\Cont|Q4|qS~regout ),
	.datab(\Cont|Q3|qS~regout ),
	.datac(\Cont|Q5|qS~regout ),
	.datad(\Cont|resp_and [2]),
	.cin(gnd),
	.combout(\Cont|Q5|qS~0_combout ),
	.cout());
// synopsys translate_off
defparam \Cont|Q5|qS~0 .lut_mask = 16'h78F0;
defparam \Cont|Q5|qS~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y9_N11
cycloneii_lcell_ff \Cont|Q5|qS (
	.clk(\DivClock|ax~clkctrl_outclk ),
	.datain(\Cont|Q5|qS~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY3~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Cont|Q5|qS~regout ));

// Location: M4K_X26_Y9
cycloneii_ram_block \ROM|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\DivClock|ax~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(8'b00000000),
	.portaaddr({\Cont|Q5|qS~regout ,\Cont|Q4|qS~regout ,\Cont|Q3|qS~regout ,\Cont|Q2|qS~regout ,\Cont|Q1|qS~regout ,\Cont|Q0|qS~regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(8'b00000000),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .init_file = "romMV.mif";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "romMV:ROM|altsyncram:altsyncram_component|altsyncram_7m71:auto_generated|ALTSYNCRAM";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 6;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 8;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 63;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 64;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 6;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 8;
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \ROM|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 512'h0807060504030201051E0A08070600055A503C32281E140A504F3C32281E140A080703040905070539383736353433322D28231E19140F0A0807060A04030501;
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N14
cycloneii_lcell_comb \MV|BlocodeControle|estado~10 (
// Equation(s):
// \MV|BlocodeControle|estado~10_combout  = (\MV|BlocodeControle|estado.E2~regout  & \BS|y_present.E2~regout )

	.dataa(\MV|BlocodeControle|estado.E2~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\BS|y_present.E2~regout ),
	.cin(gnd),
	.combout(\MV|BlocodeControle|estado~10_combout ),
	.cout());
// synopsys translate_off
defparam \MV|BlocodeControle|estado~10 .lut_mask = 16'hAA00;
defparam \MV|BlocodeControle|estado~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y9_N15
cycloneii_lcell_ff \MV|BlocodeControle|estado.E3 (
	.clk(\DivClock|ax~clkctrl_outclk ),
	.datain(\MV|BlocodeControle|estado~10_combout ),
	.sdata(gnd),
	.aclr(!\KEY3~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MV|BlocodeControle|estado.E3~regout ));

// Location: LCCOMB_X27_Y9_N0
cycloneii_lcell_comb \MV|Datapath|Reg|qs[0]~23 (
// Equation(s):
// \MV|Datapath|Reg|qs[0]~23_combout  = \MV|Datapath|Reg|qs [0] $ (((\MV|BlocodeControle|estado.E3~regout  & \ROM|altsyncram_component|auto_generated|q_a [0])))

	.dataa(vcc),
	.datab(\MV|BlocodeControle|estado.E3~regout ),
	.datac(\MV|Datapath|Reg|qs [0]),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\MV|Datapath|Reg|qs[0]~23_combout ),
	.cout());
// synopsys translate_off
defparam \MV|Datapath|Reg|qs[0]~23 .lut_mask = 16'h3CF0;
defparam \MV|Datapath|Reg|qs[0]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N8
cycloneii_lcell_comb \MV|BlocodeControle|estado.E1~0 (
// Equation(s):
// \MV|BlocodeControle|estado.E1~0_combout  = !\MV|BlocodeControle|estado.E4~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\MV|BlocodeControle|estado.E4~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\MV|BlocodeControle|estado.E1~0_combout ),
	.cout());
// synopsys translate_off
defparam \MV|BlocodeControle|estado.E1~0 .lut_mask = 16'h0F0F;
defparam \MV|BlocodeControle|estado.E1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y9_N9
cycloneii_lcell_ff \MV|BlocodeControle|estado.E1 (
	.clk(\DivClock|ax~clkctrl_outclk ),
	.datain(\MV|BlocodeControle|estado.E1~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY3~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MV|BlocodeControle|estado.E1~regout ));

// Location: LCFF_X27_Y9_N1
cycloneii_lcell_ff \MV|Datapath|Reg|qs[0] (
	.clk(\DivClock|ax~clkctrl_outclk ),
	.datain(\MV|Datapath|Reg|qs[0]~23_combout ),
	.sdata(gnd),
	.aclr(!\MV|BlocodeControle|estado.E1~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MV|Datapath|Reg|qs [0]));

// Location: LCCOMB_X27_Y9_N2
cycloneii_lcell_comb \MV|Datapath|SUM|SUM01|SUM01|SUM01|C_out~0 (
// Equation(s):
// \MV|Datapath|SUM|SUM01|SUM01|SUM01|C_out~0_combout  = (\MV|Datapath|Reg|qs [0] & \ROM|altsyncram_component|auto_generated|q_a [0])

	.dataa(vcc),
	.datab(\MV|Datapath|Reg|qs [0]),
	.datac(vcc),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\MV|Datapath|SUM|SUM01|SUM01|SUM01|C_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \MV|Datapath|SUM|SUM01|SUM01|SUM01|C_out~0 .lut_mask = 16'hCC00;
defparam \MV|Datapath|SUM|SUM01|SUM01|SUM01|C_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N14
cycloneii_lcell_comb \MV|Datapath|Reg|qs[1]~8 (
// Equation(s):
// \MV|Datapath|Reg|qs[1]~8_cout  = CARRY(\MV|Datapath|Reg|qs [1])

	.dataa(\MV|Datapath|Reg|qs [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\MV|Datapath|Reg|qs[1]~8_cout ));
// synopsys translate_off
defparam \MV|Datapath|Reg|qs[1]~8 .lut_mask = 16'h00AA;
defparam \MV|Datapath|Reg|qs[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N16
cycloneii_lcell_comb \MV|Datapath|Reg|qs[1]~9 (
// Equation(s):
// \MV|Datapath|Reg|qs[1]~9_combout  = (\ROM|altsyncram_component|auto_generated|q_a [1] & ((\MV|Datapath|SUM|SUM01|SUM01|SUM01|C_out~0_combout  & (\MV|Datapath|Reg|qs[1]~8_cout  & VCC)) # (!\MV|Datapath|SUM|SUM01|SUM01|SUM01|C_out~0_combout  & 
// (!\MV|Datapath|Reg|qs[1]~8_cout )))) # (!\ROM|altsyncram_component|auto_generated|q_a [1] & ((\MV|Datapath|SUM|SUM01|SUM01|SUM01|C_out~0_combout  & (!\MV|Datapath|Reg|qs[1]~8_cout )) # (!\MV|Datapath|SUM|SUM01|SUM01|SUM01|C_out~0_combout  & 
// ((\MV|Datapath|Reg|qs[1]~8_cout ) # (GND)))))
// \MV|Datapath|Reg|qs[1]~10  = CARRY((\ROM|altsyncram_component|auto_generated|q_a [1] & (!\MV|Datapath|SUM|SUM01|SUM01|SUM01|C_out~0_combout  & !\MV|Datapath|Reg|qs[1]~8_cout )) # (!\ROM|altsyncram_component|auto_generated|q_a [1] & 
// ((!\MV|Datapath|Reg|qs[1]~8_cout ) # (!\MV|Datapath|SUM|SUM01|SUM01|SUM01|C_out~0_combout ))))

	.dataa(\ROM|altsyncram_component|auto_generated|q_a [1]),
	.datab(\MV|Datapath|SUM|SUM01|SUM01|SUM01|C_out~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\MV|Datapath|Reg|qs[1]~8_cout ),
	.combout(\MV|Datapath|Reg|qs[1]~9_combout ),
	.cout(\MV|Datapath|Reg|qs[1]~10 ));
// synopsys translate_off
defparam \MV|Datapath|Reg|qs[1]~9 .lut_mask = 16'h9617;
defparam \MV|Datapath|Reg|qs[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N18
cycloneii_lcell_comb \MV|Datapath|Reg|qs[2]~11 (
// Equation(s):
// \MV|Datapath|Reg|qs[2]~11_combout  = ((\ROM|altsyncram_component|auto_generated|q_a [2] $ (\MV|Datapath|Reg|qs [2] $ (!\MV|Datapath|Reg|qs[1]~10 )))) # (GND)
// \MV|Datapath|Reg|qs[2]~12  = CARRY((\ROM|altsyncram_component|auto_generated|q_a [2] & ((\MV|Datapath|Reg|qs [2]) # (!\MV|Datapath|Reg|qs[1]~10 ))) # (!\ROM|altsyncram_component|auto_generated|q_a [2] & (\MV|Datapath|Reg|qs [2] & 
// !\MV|Datapath|Reg|qs[1]~10 )))

	.dataa(\ROM|altsyncram_component|auto_generated|q_a [2]),
	.datab(\MV|Datapath|Reg|qs [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\MV|Datapath|Reg|qs[1]~10 ),
	.combout(\MV|Datapath|Reg|qs[2]~11_combout ),
	.cout(\MV|Datapath|Reg|qs[2]~12 ));
// synopsys translate_off
defparam \MV|Datapath|Reg|qs[2]~11 .lut_mask = 16'h698E;
defparam \MV|Datapath|Reg|qs[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X27_Y9_N19
cycloneii_lcell_ff \MV|Datapath|Reg|qs[2] (
	.clk(\DivClock|ax~clkctrl_outclk ),
	.datain(\MV|Datapath|Reg|qs[2]~11_combout ),
	.sdata(gnd),
	.aclr(!\MV|BlocodeControle|estado.E1~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MV|BlocodeControle|estado.E3~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MV|Datapath|Reg|qs [2]));

// Location: LCCOMB_X27_Y9_N20
cycloneii_lcell_comb \MV|Datapath|Reg|qs[3]~13 (
// Equation(s):
// \MV|Datapath|Reg|qs[3]~13_combout  = (\MV|Datapath|Reg|qs [3] & ((\ROM|altsyncram_component|auto_generated|q_a [3] & (\MV|Datapath|Reg|qs[2]~12  & VCC)) # (!\ROM|altsyncram_component|auto_generated|q_a [3] & (!\MV|Datapath|Reg|qs[2]~12 )))) # 
// (!\MV|Datapath|Reg|qs [3] & ((\ROM|altsyncram_component|auto_generated|q_a [3] & (!\MV|Datapath|Reg|qs[2]~12 )) # (!\ROM|altsyncram_component|auto_generated|q_a [3] & ((\MV|Datapath|Reg|qs[2]~12 ) # (GND)))))
// \MV|Datapath|Reg|qs[3]~14  = CARRY((\MV|Datapath|Reg|qs [3] & (!\ROM|altsyncram_component|auto_generated|q_a [3] & !\MV|Datapath|Reg|qs[2]~12 )) # (!\MV|Datapath|Reg|qs [3] & ((!\MV|Datapath|Reg|qs[2]~12 ) # (!\ROM|altsyncram_component|auto_generated|q_a 
// [3]))))

	.dataa(\MV|Datapath|Reg|qs [3]),
	.datab(\ROM|altsyncram_component|auto_generated|q_a [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\MV|Datapath|Reg|qs[2]~12 ),
	.combout(\MV|Datapath|Reg|qs[3]~13_combout ),
	.cout(\MV|Datapath|Reg|qs[3]~14 ));
// synopsys translate_off
defparam \MV|Datapath|Reg|qs[3]~13 .lut_mask = 16'h9617;
defparam \MV|Datapath|Reg|qs[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N22
cycloneii_lcell_comb \MV|Datapath|Reg|qs[4]~15 (
// Equation(s):
// \MV|Datapath|Reg|qs[4]~15_combout  = ((\ROM|altsyncram_component|auto_generated|q_a [4] $ (\MV|Datapath|Reg|qs [4] $ (!\MV|Datapath|Reg|qs[3]~14 )))) # (GND)
// \MV|Datapath|Reg|qs[4]~16  = CARRY((\ROM|altsyncram_component|auto_generated|q_a [4] & ((\MV|Datapath|Reg|qs [4]) # (!\MV|Datapath|Reg|qs[3]~14 ))) # (!\ROM|altsyncram_component|auto_generated|q_a [4] & (\MV|Datapath|Reg|qs [4] & 
// !\MV|Datapath|Reg|qs[3]~14 )))

	.dataa(\ROM|altsyncram_component|auto_generated|q_a [4]),
	.datab(\MV|Datapath|Reg|qs [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\MV|Datapath|Reg|qs[3]~14 ),
	.combout(\MV|Datapath|Reg|qs[4]~15_combout ),
	.cout(\MV|Datapath|Reg|qs[4]~16 ));
// synopsys translate_off
defparam \MV|Datapath|Reg|qs[4]~15 .lut_mask = 16'h698E;
defparam \MV|Datapath|Reg|qs[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X27_Y9_N23
cycloneii_lcell_ff \MV|Datapath|Reg|qs[4] (
	.clk(\DivClock|ax~clkctrl_outclk ),
	.datain(\MV|Datapath|Reg|qs[4]~15_combout ),
	.sdata(gnd),
	.aclr(!\MV|BlocodeControle|estado.E1~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MV|BlocodeControle|estado.E3~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MV|Datapath|Reg|qs [4]));

// Location: LCCOMB_X27_Y9_N24
cycloneii_lcell_comb \MV|Datapath|Reg|qs[5]~17 (
// Equation(s):
// \MV|Datapath|Reg|qs[5]~17_combout  = (\MV|Datapath|Reg|qs [5] & ((\ROM|altsyncram_component|auto_generated|q_a [5] & (\MV|Datapath|Reg|qs[4]~16  & VCC)) # (!\ROM|altsyncram_component|auto_generated|q_a [5] & (!\MV|Datapath|Reg|qs[4]~16 )))) # 
// (!\MV|Datapath|Reg|qs [5] & ((\ROM|altsyncram_component|auto_generated|q_a [5] & (!\MV|Datapath|Reg|qs[4]~16 )) # (!\ROM|altsyncram_component|auto_generated|q_a [5] & ((\MV|Datapath|Reg|qs[4]~16 ) # (GND)))))
// \MV|Datapath|Reg|qs[5]~18  = CARRY((\MV|Datapath|Reg|qs [5] & (!\ROM|altsyncram_component|auto_generated|q_a [5] & !\MV|Datapath|Reg|qs[4]~16 )) # (!\MV|Datapath|Reg|qs [5] & ((!\MV|Datapath|Reg|qs[4]~16 ) # (!\ROM|altsyncram_component|auto_generated|q_a 
// [5]))))

	.dataa(\MV|Datapath|Reg|qs [5]),
	.datab(\ROM|altsyncram_component|auto_generated|q_a [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\MV|Datapath|Reg|qs[4]~16 ),
	.combout(\MV|Datapath|Reg|qs[5]~17_combout ),
	.cout(\MV|Datapath|Reg|qs[5]~18 ));
// synopsys translate_off
defparam \MV|Datapath|Reg|qs[5]~17 .lut_mask = 16'h9617;
defparam \MV|Datapath|Reg|qs[5]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N26
cycloneii_lcell_comb \MV|Datapath|Reg|qs[6]~19 (
// Equation(s):
// \MV|Datapath|Reg|qs[6]~19_combout  = ((\MV|Datapath|Reg|qs [6] $ (\ROM|altsyncram_component|auto_generated|q_a [6] $ (!\MV|Datapath|Reg|qs[5]~18 )))) # (GND)
// \MV|Datapath|Reg|qs[6]~20  = CARRY((\MV|Datapath|Reg|qs [6] & ((\ROM|altsyncram_component|auto_generated|q_a [6]) # (!\MV|Datapath|Reg|qs[5]~18 ))) # (!\MV|Datapath|Reg|qs [6] & (\ROM|altsyncram_component|auto_generated|q_a [6] & 
// !\MV|Datapath|Reg|qs[5]~18 )))

	.dataa(\MV|Datapath|Reg|qs [6]),
	.datab(\ROM|altsyncram_component|auto_generated|q_a [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\MV|Datapath|Reg|qs[5]~18 ),
	.combout(\MV|Datapath|Reg|qs[6]~19_combout ),
	.cout(\MV|Datapath|Reg|qs[6]~20 ));
// synopsys translate_off
defparam \MV|Datapath|Reg|qs[6]~19 .lut_mask = 16'h698E;
defparam \MV|Datapath|Reg|qs[6]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X27_Y9_N27
cycloneii_lcell_ff \MV|Datapath|Reg|qs[6] (
	.clk(\DivClock|ax~clkctrl_outclk ),
	.datain(\MV|Datapath|Reg|qs[6]~19_combout ),
	.sdata(gnd),
	.aclr(!\MV|BlocodeControle|estado.E1~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MV|BlocodeControle|estado.E3~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MV|Datapath|Reg|qs [6]));

// Location: LCCOMB_X27_Y9_N28
cycloneii_lcell_comb \MV|Datapath|Reg|qs[7]~21 (
// Equation(s):
// \MV|Datapath|Reg|qs[7]~21_combout  = \MV|Datapath|Reg|qs [7] $ (\MV|Datapath|Reg|qs[6]~20  $ (\ROM|altsyncram_component|auto_generated|q_a [7]))

	.dataa(vcc),
	.datab(\MV|Datapath|Reg|qs [7]),
	.datac(vcc),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [7]),
	.cin(\MV|Datapath|Reg|qs[6]~20 ),
	.combout(\MV|Datapath|Reg|qs[7]~21_combout ),
	.cout());
// synopsys translate_off
defparam \MV|Datapath|Reg|qs[7]~21 .lut_mask = 16'hC33C;
defparam \MV|Datapath|Reg|qs[7]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X27_Y9_N29
cycloneii_lcell_ff \MV|Datapath|Reg|qs[7] (
	.clk(\DivClock|ax~clkctrl_outclk ),
	.datain(\MV|Datapath|Reg|qs[7]~21_combout ),
	.sdata(gnd),
	.aclr(!\MV|BlocodeControle|estado.E1~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MV|BlocodeControle|estado.E3~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MV|Datapath|Reg|qs [7]));

// Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[6]));
// synopsys translate_off
defparam \SW[6]~I .input_async_reset = "none";
defparam \SW[6]~I .input_power_up = "low";
defparam \SW[6]~I .input_register_mode = "none";
defparam \SW[6]~I .input_sync_reset = "none";
defparam \SW[6]~I .oe_async_reset = "none";
defparam \SW[6]~I .oe_power_up = "low";
defparam \SW[6]~I .oe_register_mode = "none";
defparam \SW[6]~I .oe_sync_reset = "none";
defparam \SW[6]~I .operation_mode = "input";
defparam \SW[6]~I .output_async_reset = "none";
defparam \SW[6]~I .output_power_up = "low";
defparam \SW[6]~I .output_register_mode = "none";
defparam \SW[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N2
cycloneii_lcell_comb \MV|Datapath|Comp|Comp2|Comp4|out_lt~1 (
// Equation(s):
// \MV|Datapath|Comp|Comp2|Comp4|out_lt~1_combout  = (\SW~combout [7] & (\MV|Datapath|Reg|qs [7] & ((\MV|Datapath|Reg|qs [6]) # (!\SW~combout [6])))) # (!\SW~combout [7] & ((\MV|Datapath|Reg|qs [6]) # ((\MV|Datapath|Reg|qs [7]) # (!\SW~combout [6]))))

	.dataa(\SW~combout [7]),
	.datab(\MV|Datapath|Reg|qs [6]),
	.datac(\MV|Datapath|Reg|qs [7]),
	.datad(\SW~combout [6]),
	.cin(gnd),
	.combout(\MV|Datapath|Comp|Comp2|Comp4|out_lt~1_combout ),
	.cout());
// synopsys translate_off
defparam \MV|Datapath|Comp|Comp2|Comp4|out_lt~1 .lut_mask = 16'hD4F5;
defparam \MV|Datapath|Comp|Comp2|Comp4|out_lt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[3]));
// synopsys translate_off
defparam \SW[3]~I .input_async_reset = "none";
defparam \SW[3]~I .input_power_up = "low";
defparam \SW[3]~I .input_register_mode = "none";
defparam \SW[3]~I .input_sync_reset = "none";
defparam \SW[3]~I .oe_async_reset = "none";
defparam \SW[3]~I .oe_power_up = "low";
defparam \SW[3]~I .oe_register_mode = "none";
defparam \SW[3]~I .oe_sync_reset = "none";
defparam \SW[3]~I .operation_mode = "input";
defparam \SW[3]~I .output_async_reset = "none";
defparam \SW[3]~I .output_power_up = "low";
defparam \SW[3]~I .output_register_mode = "none";
defparam \SW[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N24
cycloneii_lcell_comb \MV|Datapath|Comp|Comp2|Comp1|out_lt~1 (
// Equation(s):
// \MV|Datapath|Comp|Comp2|Comp1|out_lt~1_combout  = (\SW~combout [4] & ((\MV|Datapath|Reg|qs [6] $ (\SW~combout [6])) # (!\MV|Datapath|Reg|qs [4]))) # (!\SW~combout [4] & ((\MV|Datapath|Reg|qs [4]) # (\MV|Datapath|Reg|qs [6] $ (\SW~combout [6]))))

	.dataa(\SW~combout [4]),
	.datab(\MV|Datapath|Reg|qs [6]),
	.datac(\MV|Datapath|Reg|qs [4]),
	.datad(\SW~combout [6]),
	.cin(gnd),
	.combout(\MV|Datapath|Comp|Comp2|Comp1|out_lt~1_combout ),
	.cout());
// synopsys translate_off
defparam \MV|Datapath|Comp|Comp2|Comp1|out_lt~1 .lut_mask = 16'h7BDE;
defparam \MV|Datapath|Comp|Comp2|Comp1|out_lt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y9_N25
cycloneii_lcell_ff \MV|Datapath|Reg|qs[5] (
	.clk(\DivClock|ax~clkctrl_outclk ),
	.datain(\MV|Datapath|Reg|qs[5]~17_combout ),
	.sdata(gnd),
	.aclr(!\MV|BlocodeControle|estado.E1~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MV|BlocodeControle|estado.E3~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MV|Datapath|Reg|qs [5]));

// Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[5]));
// synopsys translate_off
defparam \SW[5]~I .input_async_reset = "none";
defparam \SW[5]~I .input_power_up = "low";
defparam \SW[5]~I .input_register_mode = "none";
defparam \SW[5]~I .input_sync_reset = "none";
defparam \SW[5]~I .oe_async_reset = "none";
defparam \SW[5]~I .oe_power_up = "low";
defparam \SW[5]~I .oe_register_mode = "none";
defparam \SW[5]~I .oe_sync_reset = "none";
defparam \SW[5]~I .operation_mode = "input";
defparam \SW[5]~I .output_async_reset = "none";
defparam \SW[5]~I .output_power_up = "low";
defparam \SW[5]~I .output_register_mode = "none";
defparam \SW[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N10
cycloneii_lcell_comb \MV|Datapath|Comp|Comp2|Comp1|out_lt~0 (
// Equation(s):
// \MV|Datapath|Comp|Comp2|Comp1|out_lt~0_combout  = \MV|Datapath|Reg|qs [5] $ (\SW~combout [5])

	.dataa(vcc),
	.datab(vcc),
	.datac(\MV|Datapath|Reg|qs [5]),
	.datad(\SW~combout [5]),
	.cin(gnd),
	.combout(\MV|Datapath|Comp|Comp2|Comp1|out_lt~0_combout ),
	.cout());
// synopsys translate_off
defparam \MV|Datapath|Comp|Comp2|Comp1|out_lt~0 .lut_mask = 16'h0FF0;
defparam \MV|Datapath|Comp|Comp2|Comp1|out_lt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N14
cycloneii_lcell_comb \MV|Datapath|Comp|Comp2|Comp1|out_lt~2 (
// Equation(s):
// \MV|Datapath|Comp|Comp2|Comp1|out_lt~2_combout  = (!\MV|Datapath|Comp|Comp2|Comp1|out_lt~1_combout  & (!\MV|Datapath|Comp|Comp2|Comp1|out_lt~0_combout  & (\SW~combout [7] $ (!\MV|Datapath|Reg|qs [7]))))

	.dataa(\SW~combout [7]),
	.datab(\MV|Datapath|Reg|qs [7]),
	.datac(\MV|Datapath|Comp|Comp2|Comp1|out_lt~1_combout ),
	.datad(\MV|Datapath|Comp|Comp2|Comp1|out_lt~0_combout ),
	.cin(gnd),
	.combout(\MV|Datapath|Comp|Comp2|Comp1|out_lt~2_combout ),
	.cout());
// synopsys translate_off
defparam \MV|Datapath|Comp|Comp2|Comp1|out_lt~2 .lut_mask = 16'h0009;
defparam \MV|Datapath|Comp|Comp2|Comp1|out_lt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[4]));
// synopsys translate_off
defparam \SW[4]~I .input_async_reset = "none";
defparam \SW[4]~I .input_power_up = "low";
defparam \SW[4]~I .input_register_mode = "none";
defparam \SW[4]~I .input_sync_reset = "none";
defparam \SW[4]~I .oe_async_reset = "none";
defparam \SW[4]~I .oe_power_up = "low";
defparam \SW[4]~I .oe_register_mode = "none";
defparam \SW[4]~I .oe_sync_reset = "none";
defparam \SW[4]~I .operation_mode = "input";
defparam \SW[4]~I .output_async_reset = "none";
defparam \SW[4]~I .output_power_up = "low";
defparam \SW[4]~I .output_register_mode = "none";
defparam \SW[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N0
cycloneii_lcell_comb \MV|Datapath|Comp|Comp1|Comp4|out_lt~0 (
// Equation(s):
// \MV|Datapath|Comp|Comp1|Comp4|out_lt~0_combout  = (!\MV|Datapath|Reg|qs [4] & \SW~combout [4])

	.dataa(vcc),
	.datab(vcc),
	.datac(\MV|Datapath|Reg|qs [4]),
	.datad(\SW~combout [4]),
	.cin(gnd),
	.combout(\MV|Datapath|Comp|Comp1|Comp4|out_lt~0_combout ),
	.cout());
// synopsys translate_off
defparam \MV|Datapath|Comp|Comp1|Comp4|out_lt~0 .lut_mask = 16'h0F00;
defparam \MV|Datapath|Comp|Comp1|Comp4|out_lt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N12
cycloneii_lcell_comb \MV|Datapath|Comp|Comp2|Comp4|out_lt~2 (
// Equation(s):
// \MV|Datapath|Comp|Comp2|Comp4|out_lt~2_combout  = ((\SW~combout [5] & (\MV|Datapath|Reg|qs [5] & !\MV|Datapath|Comp|Comp1|Comp4|out_lt~0_combout )) # (!\SW~combout [5] & ((\MV|Datapath|Reg|qs [5]) # (!\MV|Datapath|Comp|Comp1|Comp4|out_lt~0_combout )))) # 
// (!\MV|Datapath|Comp|Comp1|Comp3|out_lt~0_combout )

	.dataa(\MV|Datapath|Comp|Comp1|Comp3|out_lt~0_combout ),
	.datab(\SW~combout [5]),
	.datac(\MV|Datapath|Reg|qs [5]),
	.datad(\MV|Datapath|Comp|Comp1|Comp4|out_lt~0_combout ),
	.cin(gnd),
	.combout(\MV|Datapath|Comp|Comp2|Comp4|out_lt~2_combout ),
	.cout());
// synopsys translate_off
defparam \MV|Datapath|Comp|Comp2|Comp4|out_lt~2 .lut_mask = 16'h75F7;
defparam \MV|Datapath|Comp|Comp2|Comp4|out_lt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N8
cycloneii_lcell_comb \MV|Datapath|Comp|Comp2|Comp4|out_lt~3 (
// Equation(s):
// \MV|Datapath|Comp|Comp2|Comp4|out_lt~3_combout  = (\MV|Datapath|Comp|Comp2|Comp4|out_lt~2_combout  & ((\MV|Datapath|Reg|qs [3]) # ((!\MV|Datapath|Comp|Comp2|Comp1|out_lt~2_combout ) # (!\SW~combout [3]))))

	.dataa(\MV|Datapath|Reg|qs [3]),
	.datab(\SW~combout [3]),
	.datac(\MV|Datapath|Comp|Comp2|Comp1|out_lt~2_combout ),
	.datad(\MV|Datapath|Comp|Comp2|Comp4|out_lt~2_combout ),
	.cin(gnd),
	.combout(\MV|Datapath|Comp|Comp2|Comp4|out_lt~3_combout ),
	.cout());
// synopsys translate_off
defparam \MV|Datapath|Comp|Comp2|Comp4|out_lt~3 .lut_mask = 16'hBF00;
defparam \MV|Datapath|Comp|Comp2|Comp4|out_lt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y9_N21
cycloneii_lcell_ff \MV|Datapath|Reg|qs[3] (
	.clk(\DivClock|ax~clkctrl_outclk ),
	.datain(\MV|Datapath|Reg|qs[3]~13_combout ),
	.sdata(gnd),
	.aclr(!\MV|BlocodeControle|estado.E1~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MV|BlocodeControle|estado.E3~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MV|Datapath|Reg|qs [3]));

// Location: LCCOMB_X28_Y7_N20
cycloneii_lcell_comb \MV|Datapath|Comp|Comp2|Comp2|out_lt~0 (
// Equation(s):
// \MV|Datapath|Comp|Comp2|Comp2|out_lt~0_combout  = (\SW~combout [4] & ((\SW~combout [3] $ (\MV|Datapath|Reg|qs [3])) # (!\MV|Datapath|Reg|qs [4]))) # (!\SW~combout [4] & ((\MV|Datapath|Reg|qs [4]) # (\SW~combout [3] $ (\MV|Datapath|Reg|qs [3]))))

	.dataa(\SW~combout [4]),
	.datab(\SW~combout [3]),
	.datac(\MV|Datapath|Reg|qs [4]),
	.datad(\MV|Datapath|Reg|qs [3]),
	.cin(gnd),
	.combout(\MV|Datapath|Comp|Comp2|Comp2|out_lt~0_combout ),
	.cout());
// synopsys translate_off
defparam \MV|Datapath|Comp|Comp2|Comp2|out_lt~0 .lut_mask = 16'h7BDE;
defparam \MV|Datapath|Comp|Comp2|Comp2|out_lt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N22
cycloneii_lcell_comb \MV|Datapath|Comp|Comp2|Comp2|out_lt~1 (
// Equation(s):
// \MV|Datapath|Comp|Comp2|Comp2|out_lt~1_combout  = (\SW~combout [7] & ((\MV|Datapath|Reg|qs [5] $ (\SW~combout [5])) # (!\MV|Datapath|Reg|qs [7]))) # (!\SW~combout [7] & ((\MV|Datapath|Reg|qs [7]) # (\MV|Datapath|Reg|qs [5] $ (\SW~combout [5]))))

	.dataa(\SW~combout [7]),
	.datab(\MV|Datapath|Reg|qs [7]),
	.datac(\MV|Datapath|Reg|qs [5]),
	.datad(\SW~combout [5]),
	.cin(gnd),
	.combout(\MV|Datapath|Comp|Comp2|Comp2|out_lt~1_combout ),
	.cout());
// synopsys translate_off
defparam \MV|Datapath|Comp|Comp2|Comp2|out_lt~1 .lut_mask = 16'h6FF6;
defparam \MV|Datapath|Comp|Comp2|Comp2|out_lt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N28
cycloneii_lcell_comb \MV|Datapath|Comp|Comp2|Comp2|out_lt~2 (
// Equation(s):
// \MV|Datapath|Comp|Comp2|Comp2|out_lt~2_combout  = (!\MV|Datapath|Comp|Comp2|Comp2|out_lt~0_combout  & (!\MV|Datapath|Comp|Comp2|Comp2|out_lt~1_combout  & (\SW~combout [6] $ (!\MV|Datapath|Reg|qs [6]))))

	.dataa(\SW~combout [6]),
	.datab(\MV|Datapath|Reg|qs [6]),
	.datac(\MV|Datapath|Comp|Comp2|Comp2|out_lt~0_combout ),
	.datad(\MV|Datapath|Comp|Comp2|Comp2|out_lt~1_combout ),
	.cin(gnd),
	.combout(\MV|Datapath|Comp|Comp2|Comp2|out_lt~2_combout ),
	.cout());
// synopsys translate_off
defparam \MV|Datapath|Comp|Comp2|Comp2|out_lt~2 .lut_mask = 16'h0009;
defparam \MV|Datapath|Comp|Comp2|Comp2|out_lt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[1]));
// synopsys translate_off
defparam \SW[1]~I .input_async_reset = "none";
defparam \SW[1]~I .input_power_up = "low";
defparam \SW[1]~I .input_register_mode = "none";
defparam \SW[1]~I .input_sync_reset = "none";
defparam \SW[1]~I .oe_async_reset = "none";
defparam \SW[1]~I .oe_power_up = "low";
defparam \SW[1]~I .oe_register_mode = "none";
defparam \SW[1]~I .oe_sync_reset = "none";
defparam \SW[1]~I .operation_mode = "input";
defparam \SW[1]~I .output_async_reset = "none";
defparam \SW[1]~I .output_power_up = "low";
defparam \SW[1]~I .output_register_mode = "none";
defparam \SW[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X27_Y9_N17
cycloneii_lcell_ff \MV|Datapath|Reg|qs[1] (
	.clk(\DivClock|ax~clkctrl_outclk ),
	.datain(\MV|Datapath|Reg|qs[1]~9_combout ),
	.sdata(gnd),
	.aclr(!\MV|BlocodeControle|estado.E1~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MV|BlocodeControle|estado.E3~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MV|Datapath|Reg|qs [1]));

// Location: LCCOMB_X28_Y11_N8
cycloneii_lcell_comb \MV|Datapath|Comp|Comp2|Comp4|out_lt~0 (
// Equation(s):
// \MV|Datapath|Comp|Comp2|Comp4|out_lt~0_combout  = (\SW~combout [1] & (((\SW~combout [0] & !\MV|Datapath|Reg|qs [0])) # (!\MV|Datapath|Reg|qs [1]))) # (!\SW~combout [1] & (\SW~combout [0] & (!\MV|Datapath|Reg|qs [1] & !\MV|Datapath|Reg|qs [0])))

	.dataa(\SW~combout [0]),
	.datab(\SW~combout [1]),
	.datac(\MV|Datapath|Reg|qs [1]),
	.datad(\MV|Datapath|Reg|qs [0]),
	.cin(gnd),
	.combout(\MV|Datapath|Comp|Comp2|Comp4|out_lt~0_combout ),
	.cout());
// synopsys translate_off
defparam \MV|Datapath|Comp|Comp2|Comp4|out_lt~0 .lut_mask = 16'h0C8E;
defparam \MV|Datapath|Comp|Comp2|Comp4|out_lt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N18
cycloneii_lcell_comb \MV|Datapath|Comp|Comp2|Comp4|out_lt~4 (
// Equation(s):
// \MV|Datapath|Comp|Comp2|Comp4|out_lt~4_combout  = ((\SW~combout [2] & (\MV|Datapath|Reg|qs [2] & !\MV|Datapath|Comp|Comp2|Comp4|out_lt~0_combout )) # (!\SW~combout [2] & ((\MV|Datapath|Reg|qs [2]) # (!\MV|Datapath|Comp|Comp2|Comp4|out_lt~0_combout )))) # 
// (!\MV|Datapath|Comp|Comp2|Comp2|out_lt~2_combout )

	.dataa(\SW~combout [2]),
	.datab(\MV|Datapath|Comp|Comp2|Comp2|out_lt~2_combout ),
	.datac(\MV|Datapath|Reg|qs [2]),
	.datad(\MV|Datapath|Comp|Comp2|Comp4|out_lt~0_combout ),
	.cin(gnd),
	.combout(\MV|Datapath|Comp|Comp2|Comp4|out_lt~4_combout ),
	.cout());
// synopsys translate_off
defparam \MV|Datapath|Comp|Comp2|Comp4|out_lt~4 .lut_mask = 16'h73F7;
defparam \MV|Datapath|Comp|Comp2|Comp4|out_lt~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N16
cycloneii_lcell_comb \MV|Datapath|Comp|Comp2|Comp4|out_lt~5 (
// Equation(s):
// \MV|Datapath|Comp|Comp2|Comp4|out_lt~5_combout  = (\MV|Datapath|Comp|Comp2|Comp4|out_lt~1_combout  & (\MV|Datapath|Comp|Comp2|Comp4|out_lt~3_combout  & \MV|Datapath|Comp|Comp2|Comp4|out_lt~4_combout ))

	.dataa(vcc),
	.datab(\MV|Datapath|Comp|Comp2|Comp4|out_lt~1_combout ),
	.datac(\MV|Datapath|Comp|Comp2|Comp4|out_lt~3_combout ),
	.datad(\MV|Datapath|Comp|Comp2|Comp4|out_lt~4_combout ),
	.cin(gnd),
	.combout(\MV|Datapath|Comp|Comp2|Comp4|out_lt~5_combout ),
	.cout());
// synopsys translate_off
defparam \MV|Datapath|Comp|Comp2|Comp4|out_lt~5 .lut_mask = 16'hC000;
defparam \MV|Datapath|Comp|Comp2|Comp4|out_lt~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N4
cycloneii_lcell_comb \MV|BlocodeControle|estado~11 (
// Equation(s):
// \MV|BlocodeControle|estado~11_combout  = (\MV|BlocodeControle|estado.E2~regout  & (\MV|Datapath|Comp|Comp2|Comp4|out_lt~5_combout  & !\BS|y_present.E2~regout ))

	.dataa(\MV|BlocodeControle|estado.E2~regout ),
	.datab(vcc),
	.datac(\MV|Datapath|Comp|Comp2|Comp4|out_lt~5_combout ),
	.datad(\BS|y_present.E2~regout ),
	.cin(gnd),
	.combout(\MV|BlocodeControle|estado~11_combout ),
	.cout());
// synopsys translate_off
defparam \MV|BlocodeControle|estado~11 .lut_mask = 16'h00A0;
defparam \MV|BlocodeControle|estado~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y9_N5
cycloneii_lcell_ff \MV|BlocodeControle|estado.E4 (
	.clk(\DivClock|ax~clkctrl_outclk ),
	.datain(\MV|BlocodeControle|estado~11_combout ),
	.sdata(gnd),
	.aclr(!\KEY3~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MV|BlocodeControle|estado.E4~regout ));

// Location: LCCOMB_X28_Y5_N6
cycloneii_lcell_comb \LedTotalMV|BtB|ciBtB02|BtB_out[3]~0 (
// Equation(s):
// \LedTotalMV|BtB|ciBtB02|BtB_out[3]~0_combout  = (\MV|Datapath|Reg|qs [7] & ((\MV|Datapath|Reg|qs [6] & (\MV|Datapath|Reg|qs [4] & \MV|Datapath|Reg|qs [5])) # (!\MV|Datapath|Reg|qs [6] & ((!\MV|Datapath|Reg|qs [5]))))) # (!\MV|Datapath|Reg|qs [7] & 
// (\MV|Datapath|Reg|qs [6] & ((\MV|Datapath|Reg|qs [4]) # (\MV|Datapath|Reg|qs [5]))))

	.dataa(\MV|Datapath|Reg|qs [7]),
	.datab(\MV|Datapath|Reg|qs [6]),
	.datac(\MV|Datapath|Reg|qs [4]),
	.datad(\MV|Datapath|Reg|qs [5]),
	.cin(gnd),
	.combout(\LedTotalMV|BtB|ciBtB02|BtB_out[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \LedTotalMV|BtB|ciBtB02|BtB_out[3]~0 .lut_mask = 16'hC462;
defparam \LedTotalMV|BtB|ciBtB02|BtB_out[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y5_N14
cycloneii_lcell_comb \LedTotalMV|BtB|ciBtB02|BtB_out[1]~2 (
// Equation(s):
// \LedTotalMV|BtB|ciBtB02|BtB_out[1]~2_combout  = (\MV|Datapath|Reg|qs [7] & (!\MV|Datapath|Reg|qs [5] & ((\MV|Datapath|Reg|qs [6]) # (!\MV|Datapath|Reg|qs [4])))) # (!\MV|Datapath|Reg|qs [7] & (\MV|Datapath|Reg|qs [5] & ((\MV|Datapath|Reg|qs [4]) # 
// (!\MV|Datapath|Reg|qs [6]))))

	.dataa(\MV|Datapath|Reg|qs [7]),
	.datab(\MV|Datapath|Reg|qs [6]),
	.datac(\MV|Datapath|Reg|qs [4]),
	.datad(\MV|Datapath|Reg|qs [5]),
	.cin(gnd),
	.combout(\LedTotalMV|BtB|ciBtB02|BtB_out[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \LedTotalMV|BtB|ciBtB02|BtB_out[1]~2 .lut_mask = 16'h518A;
defparam \LedTotalMV|BtB|ciBtB02|BtB_out[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y5_N0
cycloneii_lcell_comb \LedTotalMV|BtB|ciBtB02|BtB_out[0]~3 (
// Equation(s):
// \LedTotalMV|BtB|ciBtB02|BtB_out[0]~3_combout  = (\MV|Datapath|Reg|qs [6] & ((\MV|Datapath|Reg|qs [7] & (\MV|Datapath|Reg|qs [4] & !\MV|Datapath|Reg|qs [5])) # (!\MV|Datapath|Reg|qs [7] & (!\MV|Datapath|Reg|qs [4] & \MV|Datapath|Reg|qs [5])))) # 
// (!\MV|Datapath|Reg|qs [6] & (\MV|Datapath|Reg|qs [4] $ (((\MV|Datapath|Reg|qs [7] & !\MV|Datapath|Reg|qs [5])))))

	.dataa(\MV|Datapath|Reg|qs [7]),
	.datab(\MV|Datapath|Reg|qs [6]),
	.datac(\MV|Datapath|Reg|qs [4]),
	.datad(\MV|Datapath|Reg|qs [5]),
	.cin(gnd),
	.combout(\LedTotalMV|BtB|ciBtB02|BtB_out[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \LedTotalMV|BtB|ciBtB02|BtB_out[0]~3 .lut_mask = 16'h3492;
defparam \LedTotalMV|BtB|ciBtB02|BtB_out[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y5_N30
cycloneii_lcell_comb \LedTotalMV|BtB|ciBtB03|BtB_out[2]~0 (
// Equation(s):
// \LedTotalMV|BtB|ciBtB03|BtB_out[2]~0_combout  = (\MV|Datapath|Reg|qs [3] & (\LedTotalMV|BtB|ciBtB02|BtB_out[2]~1_combout )) # (!\MV|Datapath|Reg|qs [3] & (((\LedTotalMV|BtB|ciBtB02|BtB_out[1]~2_combout  & !\LedTotalMV|BtB|ciBtB02|BtB_out[0]~3_combout ))))

	.dataa(\LedTotalMV|BtB|ciBtB02|BtB_out[2]~1_combout ),
	.datab(\LedTotalMV|BtB|ciBtB02|BtB_out[1]~2_combout ),
	.datac(\MV|Datapath|Reg|qs [3]),
	.datad(\LedTotalMV|BtB|ciBtB02|BtB_out[0]~3_combout ),
	.cin(gnd),
	.combout(\LedTotalMV|BtB|ciBtB03|BtB_out[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \LedTotalMV|BtB|ciBtB03|BtB_out[2]~0 .lut_mask = 16'hA0AC;
defparam \LedTotalMV|BtB|ciBtB03|BtB_out[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y5_N4
cycloneii_lcell_comb \LedTotalMV|BtB|ciBtB03|BtB_out[1]~1 (
// Equation(s):
// \LedTotalMV|BtB|ciBtB03|BtB_out[1]~1_combout  = (\MV|Datapath|Reg|qs [3] & (((\LedTotalMV|BtB|ciBtB02|BtB_out[0]~3_combout )))) # (!\MV|Datapath|Reg|qs [3] & ((\LedTotalMV|BtB|ciBtB02|BtB_out[2]~1_combout ) # 
// ((!\LedTotalMV|BtB|ciBtB02|BtB_out[1]~2_combout  & \LedTotalMV|BtB|ciBtB02|BtB_out[0]~3_combout ))))

	.dataa(\LedTotalMV|BtB|ciBtB02|BtB_out[2]~1_combout ),
	.datab(\LedTotalMV|BtB|ciBtB02|BtB_out[1]~2_combout ),
	.datac(\MV|Datapath|Reg|qs [3]),
	.datad(\LedTotalMV|BtB|ciBtB02|BtB_out[0]~3_combout ),
	.cin(gnd),
	.combout(\LedTotalMV|BtB|ciBtB03|BtB_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \LedTotalMV|BtB|ciBtB03|BtB_out[1]~1 .lut_mask = 16'hFB0A;
defparam \LedTotalMV|BtB|ciBtB03|BtB_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y5_N22
cycloneii_lcell_comb \LedTotalMV|BtB|ciBtB03|BtB_out[0]~2 (
// Equation(s):
// \LedTotalMV|BtB|ciBtB03|BtB_out[0]~2_combout  = (\LedTotalMV|BtB|ciBtB02|BtB_out[2]~1_combout  & (((!\MV|Datapath|Reg|qs [3])))) # (!\LedTotalMV|BtB|ciBtB02|BtB_out[2]~1_combout  & ((\LedTotalMV|BtB|ciBtB02|BtB_out[1]~2_combout  & (!\MV|Datapath|Reg|qs 
// [3] & \LedTotalMV|BtB|ciBtB02|BtB_out[0]~3_combout )) # (!\LedTotalMV|BtB|ciBtB02|BtB_out[1]~2_combout  & (\MV|Datapath|Reg|qs [3]))))

	.dataa(\LedTotalMV|BtB|ciBtB02|BtB_out[2]~1_combout ),
	.datab(\LedTotalMV|BtB|ciBtB02|BtB_out[1]~2_combout ),
	.datac(\MV|Datapath|Reg|qs [3]),
	.datad(\LedTotalMV|BtB|ciBtB02|BtB_out[0]~3_combout ),
	.cin(gnd),
	.combout(\LedTotalMV|BtB|ciBtB03|BtB_out[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \LedTotalMV|BtB|ciBtB03|BtB_out[0]~2 .lut_mask = 16'h1E1A;
defparam \LedTotalMV|BtB|ciBtB03|BtB_out[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y5_N20
cycloneii_lcell_comb \LedTotalMV|BtB|ciBtB05|BtB_out[3]~0 (
// Equation(s):
// \LedTotalMV|BtB|ciBtB05|BtB_out[3]~0_combout  = (\LedTotalMV|BtB|ciBtB03|BtB_out[2]~0_combout ) # ((\LedTotalMV|BtB|ciBtB03|BtB_out[1]~1_combout  & ((\MV|Datapath|Reg|qs [2]) # (\LedTotalMV|BtB|ciBtB03|BtB_out[0]~2_combout ))))

	.dataa(\MV|Datapath|Reg|qs [2]),
	.datab(\LedTotalMV|BtB|ciBtB03|BtB_out[2]~0_combout ),
	.datac(\LedTotalMV|BtB|ciBtB03|BtB_out[1]~1_combout ),
	.datad(\LedTotalMV|BtB|ciBtB03|BtB_out[0]~2_combout ),
	.cin(gnd),
	.combout(\LedTotalMV|BtB|ciBtB05|BtB_out[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \LedTotalMV|BtB|ciBtB05|BtB_out[3]~0 .lut_mask = 16'hFCEC;
defparam \LedTotalMV|BtB|ciBtB05|BtB_out[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y5_N26
cycloneii_lcell_comb \LedTotalMV|BtB|ciBtB03|BtB_out[3] (
// Equation(s):
// \LedTotalMV|BtB|ciBtB03|BtB_out [3] = (\LedTotalMV|BtB|ciBtB02|BtB_out[2]~1_combout ) # ((\LedTotalMV|BtB|ciBtB02|BtB_out[1]~2_combout  & ((\MV|Datapath|Reg|qs [3]) # (\LedTotalMV|BtB|ciBtB02|BtB_out[0]~3_combout ))))

	.dataa(\LedTotalMV|BtB|ciBtB02|BtB_out[2]~1_combout ),
	.datab(\LedTotalMV|BtB|ciBtB02|BtB_out[1]~2_combout ),
	.datac(\MV|Datapath|Reg|qs [3]),
	.datad(\LedTotalMV|BtB|ciBtB02|BtB_out[0]~3_combout ),
	.cin(gnd),
	.combout(\LedTotalMV|BtB|ciBtB03|BtB_out [3]),
	.cout());
// synopsys translate_off
defparam \LedTotalMV|BtB|ciBtB03|BtB_out[3] .lut_mask = 16'hEEEA;
defparam \LedTotalMV|BtB|ciBtB03|BtB_out[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y5_N8
cycloneii_lcell_comb \LedTotalMV|BtB|ciBtB01|BtB_out~0 (
// Equation(s):
// \LedTotalMV|BtB|ciBtB01|BtB_out~0_combout  = ((!\MV|Datapath|Reg|qs [6] & !\MV|Datapath|Reg|qs [5])) # (!\MV|Datapath|Reg|qs [7])

	.dataa(vcc),
	.datab(\MV|Datapath|Reg|qs [6]),
	.datac(\MV|Datapath|Reg|qs [7]),
	.datad(\MV|Datapath|Reg|qs [5]),
	.cin(gnd),
	.combout(\LedTotalMV|BtB|ciBtB01|BtB_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \LedTotalMV|BtB|ciBtB01|BtB_out~0 .lut_mask = 16'h0F3F;
defparam \LedTotalMV|BtB|ciBtB01|BtB_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y5_N0
cycloneii_lcell_comb \LedTotalMV|D7S2|D_out~21 (
// Equation(s):
// \LedTotalMV|D7S2|D_out~21_combout  = (\LedTotalMV|BtB|ciBtB02|BtB_out[3]~0_combout  & (\LedTotalMV|BtB|ciBtB01|BtB_out~0_combout  & ((\LedTotalMV|BtB|ciBtB05|BtB_out[3]~0_combout ) # (\LedTotalMV|BtB|ciBtB03|BtB_out [3])))) # 
// (!\LedTotalMV|BtB|ciBtB02|BtB_out[3]~0_combout  & (((!\LedTotalMV|BtB|ciBtB03|BtB_out [3] & !\LedTotalMV|BtB|ciBtB01|BtB_out~0_combout ))))

	.dataa(\LedTotalMV|BtB|ciBtB02|BtB_out[3]~0_combout ),
	.datab(\LedTotalMV|BtB|ciBtB05|BtB_out[3]~0_combout ),
	.datac(\LedTotalMV|BtB|ciBtB03|BtB_out [3]),
	.datad(\LedTotalMV|BtB|ciBtB01|BtB_out~0_combout ),
	.cin(gnd),
	.combout(\LedTotalMV|D7S2|D_out~21_combout ),
	.cout());
// synopsys translate_off
defparam \LedTotalMV|D7S2|D_out~21 .lut_mask = 16'hA805;
defparam \LedTotalMV|D7S2|D_out~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y5_N12
cycloneii_lcell_comb \LedTotalMV|D7S2|D_out~3 (
// Equation(s):
// \LedTotalMV|D7S2|D_out~3_combout  = (\MV|Datapath|Reg|qs [3]) # (\MV|Datapath|Reg|qs [4])

	.dataa(\MV|Datapath|Reg|qs [3]),
	.datab(vcc),
	.datac(\MV|Datapath|Reg|qs [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\LedTotalMV|D7S2|D_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \LedTotalMV|D7S2|D_out~3 .lut_mask = 16'hFAFA;
defparam \LedTotalMV|D7S2|D_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y5_N18
cycloneii_lcell_comb \LedTotalMV|D7S2|D_out~22 (
// Equation(s):
// \LedTotalMV|D7S2|D_out~22_combout  = (\MV|Datapath|Reg|qs [6] & (\MV|Datapath|Reg|qs [7] & ((\LedTotalMV|D7S2|D_out~3_combout ) # (\MV|Datapath|Reg|qs [5]))))

	.dataa(\LedTotalMV|D7S2|D_out~3_combout ),
	.datab(\MV|Datapath|Reg|qs [6]),
	.datac(\MV|Datapath|Reg|qs [7]),
	.datad(\MV|Datapath|Reg|qs [5]),
	.cin(gnd),
	.combout(\LedTotalMV|D7S2|D_out~22_combout ),
	.cout());
// synopsys translate_off
defparam \LedTotalMV|D7S2|D_out~22 .lut_mask = 16'hC080;
defparam \LedTotalMV|D7S2|D_out~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y5_N2
cycloneii_lcell_comb \LedTotalMV|BtB|ciBtB06|BtB_out[3] (
// Equation(s):
// \LedTotalMV|BtB|ciBtB06|BtB_out [3] = (\LedTotalMV|BtB|ciBtB02|BtB_out[3]~0_combout  & ((\LedTotalMV|BtB|ciBtB05|BtB_out[3]~0_combout  & ((\LedTotalMV|BtB|ciBtB03|BtB_out [3]) # (\LedTotalMV|BtB|ciBtB01|BtB_out~0_combout ))) # 
// (!\LedTotalMV|BtB|ciBtB05|BtB_out[3]~0_combout  & (\LedTotalMV|BtB|ciBtB03|BtB_out [3] & \LedTotalMV|BtB|ciBtB01|BtB_out~0_combout )))) # (!\LedTotalMV|BtB|ciBtB02|BtB_out[3]~0_combout  & (((!\LedTotalMV|BtB|ciBtB03|BtB_out [3] & 
// !\LedTotalMV|BtB|ciBtB01|BtB_out~0_combout ))))

	.dataa(\LedTotalMV|BtB|ciBtB02|BtB_out[3]~0_combout ),
	.datab(\LedTotalMV|BtB|ciBtB05|BtB_out[3]~0_combout ),
	.datac(\LedTotalMV|BtB|ciBtB03|BtB_out [3]),
	.datad(\LedTotalMV|BtB|ciBtB01|BtB_out~0_combout ),
	.cin(gnd),
	.combout(\LedTotalMV|BtB|ciBtB06|BtB_out [3]),
	.cout());
// synopsys translate_off
defparam \LedTotalMV|BtB|ciBtB06|BtB_out[3] .lut_mask = 16'hA885;
defparam \LedTotalMV|BtB|ciBtB06|BtB_out[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N4
cycloneii_lcell_comb \LedTotalMV|D7S2|D_out~12 (
// Equation(s):
// \LedTotalMV|D7S2|D_out~12_combout  = (\MV|Datapath|Reg|qs [2]) # ((\MV|Datapath|Reg|qs [4]) # (\MV|Datapath|Reg|qs [3]))

	.dataa(vcc),
	.datab(\MV|Datapath|Reg|qs [2]),
	.datac(\MV|Datapath|Reg|qs [4]),
	.datad(\MV|Datapath|Reg|qs [3]),
	.cin(gnd),
	.combout(\LedTotalMV|D7S2|D_out~12_combout ),
	.cout());
// synopsys translate_off
defparam \LedTotalMV|D7S2|D_out~12 .lut_mask = 16'hFFFC;
defparam \LedTotalMV|D7S2|D_out~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N26
cycloneii_lcell_comb \LedTotalMV|D7S2|D_out~23 (
// Equation(s):
// \LedTotalMV|D7S2|D_out~23_combout  = (\MV|Datapath|Reg|qs [7]) # ((\MV|Datapath|Reg|qs [5] & (\LedTotalMV|D7S2|D_out~12_combout  & \MV|Datapath|Reg|qs [6])))

	.dataa(\MV|Datapath|Reg|qs [5]),
	.datab(\MV|Datapath|Reg|qs [7]),
	.datac(\LedTotalMV|D7S2|D_out~12_combout ),
	.datad(\MV|Datapath|Reg|qs [6]),
	.cin(gnd),
	.combout(\LedTotalMV|D7S2|D_out~23_combout ),
	.cout());
// synopsys translate_off
defparam \LedTotalMV|D7S2|D_out~23 .lut_mask = 16'hECCC;
defparam \LedTotalMV|D7S2|D_out~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y5_N10
cycloneii_lcell_comb \LedTotalMV|BtB|ciBtB06|BtB_out[2]~1 (
// Equation(s):
// \LedTotalMV|BtB|ciBtB06|BtB_out[2]~1_combout  = (\LedTotalMV|BtB|ciBtB02|BtB_out[3]~0_combout  & (!\LedTotalMV|BtB|ciBtB05|BtB_out[3]~0_combout  & (\LedTotalMV|BtB|ciBtB03|BtB_out [3] $ (\LedTotalMV|BtB|ciBtB01|BtB_out~0_combout )))) # 
// (!\LedTotalMV|BtB|ciBtB02|BtB_out[3]~0_combout  & (\LedTotalMV|BtB|ciBtB05|BtB_out[3]~0_combout  & (!\LedTotalMV|BtB|ciBtB03|BtB_out [3] & !\LedTotalMV|BtB|ciBtB01|BtB_out~0_combout )))

	.dataa(\LedTotalMV|BtB|ciBtB02|BtB_out[3]~0_combout ),
	.datab(\LedTotalMV|BtB|ciBtB05|BtB_out[3]~0_combout ),
	.datac(\LedTotalMV|BtB|ciBtB03|BtB_out [3]),
	.datad(\LedTotalMV|BtB|ciBtB01|BtB_out~0_combout ),
	.cin(gnd),
	.combout(\LedTotalMV|BtB|ciBtB06|BtB_out[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \LedTotalMV|BtB|ciBtB06|BtB_out[2]~1 .lut_mask = 16'h0224;
defparam \LedTotalMV|BtB|ciBtB06|BtB_out[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y5_N28
cycloneii_lcell_comb \LedTotalMV|BtB|ciBtB06|BtB_out[1]~2 (
// Equation(s):
// \LedTotalMV|BtB|ciBtB06|BtB_out[1]~2_combout  = (\LedTotalMV|BtB|ciBtB03|BtB_out [3] & (\LedTotalMV|BtB|ciBtB01|BtB_out~0_combout  & ((\LedTotalMV|BtB|ciBtB05|BtB_out[3]~0_combout ) # (!\LedTotalMV|BtB|ciBtB02|BtB_out[3]~0_combout )))) # 
// (!\LedTotalMV|BtB|ciBtB03|BtB_out [3] & (!\LedTotalMV|BtB|ciBtB01|BtB_out~0_combout  & ((\LedTotalMV|BtB|ciBtB02|BtB_out[3]~0_combout ) # (!\LedTotalMV|BtB|ciBtB05|BtB_out[3]~0_combout ))))

	.dataa(\LedTotalMV|BtB|ciBtB02|BtB_out[3]~0_combout ),
	.datab(\LedTotalMV|BtB|ciBtB05|BtB_out[3]~0_combout ),
	.datac(\LedTotalMV|BtB|ciBtB03|BtB_out [3]),
	.datad(\LedTotalMV|BtB|ciBtB01|BtB_out~0_combout ),
	.cin(gnd),
	.combout(\LedTotalMV|BtB|ciBtB06|BtB_out[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \LedTotalMV|BtB|ciBtB06|BtB_out[1]~2 .lut_mask = 16'hD00B;
defparam \LedTotalMV|BtB|ciBtB06|BtB_out[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y5_N16
cycloneii_lcell_comb \LedTotalMV|BtB|ciBtB05|BtB_out[2]~1 (
// Equation(s):
// \LedTotalMV|BtB|ciBtB05|BtB_out[2]~1_combout  = (\MV|Datapath|Reg|qs [2] & (\LedTotalMV|BtB|ciBtB03|BtB_out[2]~0_combout )) # (!\MV|Datapath|Reg|qs [2] & (((\LedTotalMV|BtB|ciBtB03|BtB_out[1]~1_combout  & !\LedTotalMV|BtB|ciBtB03|BtB_out[0]~2_combout ))))

	.dataa(\MV|Datapath|Reg|qs [2]),
	.datab(\LedTotalMV|BtB|ciBtB03|BtB_out[2]~0_combout ),
	.datac(\LedTotalMV|BtB|ciBtB03|BtB_out[1]~1_combout ),
	.datad(\LedTotalMV|BtB|ciBtB03|BtB_out[0]~2_combout ),
	.cin(gnd),
	.combout(\LedTotalMV|BtB|ciBtB05|BtB_out[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \LedTotalMV|BtB|ciBtB05|BtB_out[2]~1 .lut_mask = 16'h88D8;
defparam \LedTotalMV|BtB|ciBtB05|BtB_out[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y5_N28
cycloneii_lcell_comb \LedTotalMV|BtB|ciBtB05|BtB_out[0]~3 (
// Equation(s):
// \LedTotalMV|BtB|ciBtB05|BtB_out[0]~3_combout  = (\MV|Datapath|Reg|qs [2] & (!\LedTotalMV|BtB|ciBtB03|BtB_out[2]~0_combout  & (!\LedTotalMV|BtB|ciBtB03|BtB_out[1]~1_combout ))) # (!\MV|Datapath|Reg|qs [2] & ((\LedTotalMV|BtB|ciBtB03|BtB_out[2]~0_combout ) 
// # ((\LedTotalMV|BtB|ciBtB03|BtB_out[1]~1_combout  & \LedTotalMV|BtB|ciBtB03|BtB_out[0]~2_combout ))))

	.dataa(\MV|Datapath|Reg|qs [2]),
	.datab(\LedTotalMV|BtB|ciBtB03|BtB_out[2]~0_combout ),
	.datac(\LedTotalMV|BtB|ciBtB03|BtB_out[1]~1_combout ),
	.datad(\LedTotalMV|BtB|ciBtB03|BtB_out[0]~2_combout ),
	.cin(gnd),
	.combout(\LedTotalMV|BtB|ciBtB05|BtB_out[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \LedTotalMV|BtB|ciBtB05|BtB_out[0]~3 .lut_mask = 16'h5646;
defparam \LedTotalMV|BtB|ciBtB05|BtB_out[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y5_N2
cycloneii_lcell_comb \LedTotalMV|BtB|ciBtB07|BtB_out[3] (
// Equation(s):
// \LedTotalMV|BtB|ciBtB07|BtB_out [3] = (\LedTotalMV|BtB|ciBtB05|BtB_out[2]~1_combout ) # ((\LedTotalMV|BtB|ciBtB05|BtB_out[1]~2_combout  & ((\MV|Datapath|Reg|qs [1]) # (\LedTotalMV|BtB|ciBtB05|BtB_out[0]~3_combout ))))

	.dataa(\LedTotalMV|BtB|ciBtB05|BtB_out[1]~2_combout ),
	.datab(\MV|Datapath|Reg|qs [1]),
	.datac(\LedTotalMV|BtB|ciBtB05|BtB_out[2]~1_combout ),
	.datad(\LedTotalMV|BtB|ciBtB05|BtB_out[0]~3_combout ),
	.cin(gnd),
	.combout(\LedTotalMV|BtB|ciBtB07|BtB_out [3]),
	.cout());
// synopsys translate_off
defparam \LedTotalMV|BtB|ciBtB07|BtB_out[3] .lut_mask = 16'hFAF8;
defparam \LedTotalMV|BtB|ciBtB07|BtB_out[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y5_N12
cycloneii_lcell_comb \LedTotalMV|BtB|ciBtB06|BtB_out[0]~0 (
// Equation(s):
// \LedTotalMV|BtB|ciBtB06|BtB_out[0]~0_combout  = (\LedTotalMV|BtB|ciBtB02|BtB_out[3]~0_combout  & ((\LedTotalMV|BtB|ciBtB05|BtB_out[3]~0_combout  & (!\LedTotalMV|BtB|ciBtB03|BtB_out [3] & !\LedTotalMV|BtB|ciBtB01|BtB_out~0_combout )) # 
// (!\LedTotalMV|BtB|ciBtB05|BtB_out[3]~0_combout  & (\LedTotalMV|BtB|ciBtB03|BtB_out [3] & \LedTotalMV|BtB|ciBtB01|BtB_out~0_combout )))) # (!\LedTotalMV|BtB|ciBtB02|BtB_out[3]~0_combout  & (\LedTotalMV|BtB|ciBtB05|BtB_out[3]~0_combout  $ 
// (((!\LedTotalMV|BtB|ciBtB03|BtB_out [3] & !\LedTotalMV|BtB|ciBtB01|BtB_out~0_combout )))))

	.dataa(\LedTotalMV|BtB|ciBtB02|BtB_out[3]~0_combout ),
	.datab(\LedTotalMV|BtB|ciBtB05|BtB_out[3]~0_combout ),
	.datac(\LedTotalMV|BtB|ciBtB03|BtB_out [3]),
	.datad(\LedTotalMV|BtB|ciBtB01|BtB_out~0_combout ),
	.cin(gnd),
	.combout(\LedTotalMV|BtB|ciBtB06|BtB_out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \LedTotalMV|BtB|ciBtB06|BtB_out[0]~0 .lut_mask = 16'h6449;
defparam \LedTotalMV|BtB|ciBtB06|BtB_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y5_N22
cycloneii_lcell_comb \LedTotalMV|D7S1|D_out~0 (
// Equation(s):
// \LedTotalMV|D7S1|D_out~0_combout  = (\LedTotalMV|BtB|ciBtB06|BtB_out[2]~1_combout ) # ((\LedTotalMV|BtB|ciBtB06|BtB_out[0]~0_combout ) # (\LedTotalMV|BtB|ciBtB06|BtB_out[1]~2_combout  $ (!\LedTotalMV|BtB|ciBtB07|BtB_out [3])))

	.dataa(\LedTotalMV|BtB|ciBtB06|BtB_out[2]~1_combout ),
	.datab(\LedTotalMV|BtB|ciBtB06|BtB_out[1]~2_combout ),
	.datac(\LedTotalMV|BtB|ciBtB07|BtB_out [3]),
	.datad(\LedTotalMV|BtB|ciBtB06|BtB_out[0]~0_combout ),
	.cin(gnd),
	.combout(\LedTotalMV|D7S1|D_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \LedTotalMV|D7S1|D_out~0 .lut_mask = 16'hFFEB;
defparam \LedTotalMV|D7S1|D_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y5_N4
cycloneii_lcell_comb \LedTotalMV|D7S1|D_out~1 (
// Equation(s):
// \LedTotalMV|D7S1|D_out~1_combout  = (\LedTotalMV|BtB|ciBtB07|BtB_out [3] $ (!\LedTotalMV|BtB|ciBtB06|BtB_out[0]~0_combout )) # (!\LedTotalMV|BtB|ciBtB06|BtB_out[1]~2_combout )

	.dataa(vcc),
	.datab(\LedTotalMV|BtB|ciBtB06|BtB_out[1]~2_combout ),
	.datac(\LedTotalMV|BtB|ciBtB07|BtB_out [3]),
	.datad(\LedTotalMV|BtB|ciBtB06|BtB_out[0]~0_combout ),
	.cin(gnd),
	.combout(\LedTotalMV|D7S1|D_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \LedTotalMV|D7S1|D_out~1 .lut_mask = 16'hF33F;
defparam \LedTotalMV|D7S1|D_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y5_N26
cycloneii_lcell_comb \LedTotalMV|D7S1|D_out~2 (
// Equation(s):
// \LedTotalMV|D7S1|D_out~2_combout  = (\LedTotalMV|BtB|ciBtB06|BtB_out[1]~2_combout  & (!\LedTotalMV|BtB|ciBtB06|BtB_out[2]~1_combout )) # (!\LedTotalMV|BtB|ciBtB06|BtB_out[1]~2_combout  & (((!\LedTotalMV|BtB|ciBtB06|BtB_out[2]~1_combout  & 
// \LedTotalMV|BtB|ciBtB07|BtB_out [3])) # (!\LedTotalMV|BtB|ciBtB06|BtB_out[0]~0_combout )))

	.dataa(\LedTotalMV|BtB|ciBtB06|BtB_out[2]~1_combout ),
	.datab(\LedTotalMV|BtB|ciBtB06|BtB_out[1]~2_combout ),
	.datac(\LedTotalMV|BtB|ciBtB07|BtB_out [3]),
	.datad(\LedTotalMV|BtB|ciBtB06|BtB_out[0]~0_combout ),
	.cin(gnd),
	.combout(\LedTotalMV|D7S1|D_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \LedTotalMV|D7S1|D_out~2 .lut_mask = 16'h5477;
defparam \LedTotalMV|D7S1|D_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y5_N16
cycloneii_lcell_comb \LedTotalMV|D7S1|D_out~3 (
// Equation(s):
// \LedTotalMV|D7S1|D_out~3_combout  = (\LedTotalMV|BtB|ciBtB06|BtB_out[2]~1_combout ) # ((\LedTotalMV|BtB|ciBtB06|BtB_out[1]~2_combout  & (\LedTotalMV|BtB|ciBtB07|BtB_out [3] $ (\LedTotalMV|BtB|ciBtB06|BtB_out[0]~0_combout ))) # 
// (!\LedTotalMV|BtB|ciBtB06|BtB_out[1]~2_combout  & ((\LedTotalMV|BtB|ciBtB06|BtB_out[0]~0_combout ) # (!\LedTotalMV|BtB|ciBtB07|BtB_out [3]))))

	.dataa(\LedTotalMV|BtB|ciBtB06|BtB_out[2]~1_combout ),
	.datab(\LedTotalMV|BtB|ciBtB06|BtB_out[1]~2_combout ),
	.datac(\LedTotalMV|BtB|ciBtB07|BtB_out [3]),
	.datad(\LedTotalMV|BtB|ciBtB06|BtB_out[0]~0_combout ),
	.cin(gnd),
	.combout(\LedTotalMV|D7S1|D_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \LedTotalMV|D7S1|D_out~3 .lut_mask = 16'hBFEB;
defparam \LedTotalMV|D7S1|D_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y5_N6
cycloneii_lcell_comb \LedTotalMV|D7S1|D_out~4 (
// Equation(s):
// \LedTotalMV|D7S1|D_out~4_combout  = (!\LedTotalMV|BtB|ciBtB07|BtB_out [3] & ((\LedTotalMV|BtB|ciBtB06|BtB_out[0]~0_combout ) # (!\LedTotalMV|BtB|ciBtB06|BtB_out[1]~2_combout )))

	.dataa(vcc),
	.datab(\LedTotalMV|BtB|ciBtB06|BtB_out[1]~2_combout ),
	.datac(\LedTotalMV|BtB|ciBtB07|BtB_out [3]),
	.datad(\LedTotalMV|BtB|ciBtB06|BtB_out[0]~0_combout ),
	.cin(gnd),
	.combout(\LedTotalMV|D7S1|D_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \LedTotalMV|D7S1|D_out~4 .lut_mask = 16'h0F03;
defparam \LedTotalMV|D7S1|D_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y5_N24
cycloneii_lcell_comb \LedTotalMV|D7S1|D_out~5 (
// Equation(s):
// \LedTotalMV|D7S1|D_out~5_combout  = (\LedTotalMV|BtB|ciBtB06|BtB_out[2]~1_combout ) # ((\LedTotalMV|BtB|ciBtB06|BtB_out[1]~2_combout  & ((!\LedTotalMV|BtB|ciBtB06|BtB_out[0]~0_combout ) # (!\LedTotalMV|BtB|ciBtB07|BtB_out [3]))) # 
// (!\LedTotalMV|BtB|ciBtB06|BtB_out[1]~2_combout  & (!\LedTotalMV|BtB|ciBtB07|BtB_out [3] & !\LedTotalMV|BtB|ciBtB06|BtB_out[0]~0_combout )))

	.dataa(\LedTotalMV|BtB|ciBtB06|BtB_out[2]~1_combout ),
	.datab(\LedTotalMV|BtB|ciBtB06|BtB_out[1]~2_combout ),
	.datac(\LedTotalMV|BtB|ciBtB07|BtB_out [3]),
	.datad(\LedTotalMV|BtB|ciBtB06|BtB_out[0]~0_combout ),
	.cin(gnd),
	.combout(\LedTotalMV|D7S1|D_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \LedTotalMV|D7S1|D_out~5 .lut_mask = 16'hAEEF;
defparam \LedTotalMV|D7S1|D_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y5_N14
cycloneii_lcell_comb \LedTotalMV|D7S1|D_out~6 (
// Equation(s):
// \LedTotalMV|D7S1|D_out~6_combout  = (\LedTotalMV|BtB|ciBtB06|BtB_out[2]~1_combout ) # ((\LedTotalMV|BtB|ciBtB06|BtB_out[1]~2_combout  & ((!\LedTotalMV|BtB|ciBtB06|BtB_out[0]~0_combout ) # (!\LedTotalMV|BtB|ciBtB07|BtB_out [3]))) # 
// (!\LedTotalMV|BtB|ciBtB06|BtB_out[1]~2_combout  & ((\LedTotalMV|BtB|ciBtB06|BtB_out[0]~0_combout ))))

	.dataa(\LedTotalMV|BtB|ciBtB06|BtB_out[2]~1_combout ),
	.datab(\LedTotalMV|BtB|ciBtB06|BtB_out[1]~2_combout ),
	.datac(\LedTotalMV|BtB|ciBtB07|BtB_out [3]),
	.datad(\LedTotalMV|BtB|ciBtB06|BtB_out[0]~0_combout ),
	.cin(gnd),
	.combout(\LedTotalMV|D7S1|D_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \LedTotalMV|D7S1|D_out~6 .lut_mask = 16'hBFEE;
defparam \LedTotalMV|D7S1|D_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y5_N10
cycloneii_lcell_comb \LedTotalMV|BtB|ciBtB05|BtB_out[1]~2 (
// Equation(s):
// \LedTotalMV|BtB|ciBtB05|BtB_out[1]~2_combout  = (\MV|Datapath|Reg|qs [2] & (((\LedTotalMV|BtB|ciBtB03|BtB_out[0]~2_combout )))) # (!\MV|Datapath|Reg|qs [2] & ((\LedTotalMV|BtB|ciBtB03|BtB_out[2]~0_combout ) # 
// ((!\LedTotalMV|BtB|ciBtB03|BtB_out[1]~1_combout  & \LedTotalMV|BtB|ciBtB03|BtB_out[0]~2_combout ))))

	.dataa(\MV|Datapath|Reg|qs [2]),
	.datab(\LedTotalMV|BtB|ciBtB03|BtB_out[2]~0_combout ),
	.datac(\LedTotalMV|BtB|ciBtB03|BtB_out[1]~1_combout ),
	.datad(\LedTotalMV|BtB|ciBtB03|BtB_out[0]~2_combout ),
	.cin(gnd),
	.combout(\LedTotalMV|BtB|ciBtB05|BtB_out[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \LedTotalMV|BtB|ciBtB05|BtB_out[1]~2 .lut_mask = 16'hEF44;
defparam \LedTotalMV|BtB|ciBtB05|BtB_out[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N24
cycloneii_lcell_comb \LedTotalMV|BtB|ciBtB07|BtB_out[0]~0 (
// Equation(s):
// \LedTotalMV|BtB|ciBtB07|BtB_out[0]~0_combout  = (\MV|Datapath|Reg|qs [1] & (((!\LedTotalMV|BtB|ciBtB05|BtB_out[2]~1_combout  & !\LedTotalMV|BtB|ciBtB05|BtB_out[1]~2_combout )))) # (!\MV|Datapath|Reg|qs [1] & ((\LedTotalMV|BtB|ciBtB05|BtB_out[2]~1_combout 
// ) # ((\LedTotalMV|BtB|ciBtB05|BtB_out[0]~3_combout  & \LedTotalMV|BtB|ciBtB05|BtB_out[1]~2_combout ))))

	.dataa(\LedTotalMV|BtB|ciBtB05|BtB_out[0]~3_combout ),
	.datab(\MV|Datapath|Reg|qs [1]),
	.datac(\LedTotalMV|BtB|ciBtB05|BtB_out[2]~1_combout ),
	.datad(\LedTotalMV|BtB|ciBtB05|BtB_out[1]~2_combout ),
	.cin(gnd),
	.combout(\LedTotalMV|BtB|ciBtB07|BtB_out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \LedTotalMV|BtB|ciBtB07|BtB_out[0]~0 .lut_mask = 16'h323C;
defparam \LedTotalMV|BtB|ciBtB07|BtB_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N20
cycloneii_lcell_comb \LedTotalMV|BtB|ciBtB07|BtB_out[1]~2 (
// Equation(s):
// \LedTotalMV|BtB|ciBtB07|BtB_out[1]~2_combout  = (\MV|Datapath|Reg|qs [1] & (\LedTotalMV|BtB|ciBtB05|BtB_out[0]~3_combout )) # (!\MV|Datapath|Reg|qs [1] & ((\LedTotalMV|BtB|ciBtB05|BtB_out[2]~1_combout ) # ((\LedTotalMV|BtB|ciBtB05|BtB_out[0]~3_combout  & 
// !\LedTotalMV|BtB|ciBtB05|BtB_out[1]~2_combout ))))

	.dataa(\LedTotalMV|BtB|ciBtB05|BtB_out[0]~3_combout ),
	.datab(\MV|Datapath|Reg|qs [1]),
	.datac(\LedTotalMV|BtB|ciBtB05|BtB_out[2]~1_combout ),
	.datad(\LedTotalMV|BtB|ciBtB05|BtB_out[1]~2_combout ),
	.cin(gnd),
	.combout(\LedTotalMV|BtB|ciBtB07|BtB_out[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \LedTotalMV|BtB|ciBtB07|BtB_out[1]~2 .lut_mask = 16'hB8BA;
defparam \LedTotalMV|BtB|ciBtB07|BtB_out[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N10
cycloneii_lcell_comb \LedTotalMV|BtB|ciBtB07|BtB_out[2]~1 (
// Equation(s):
// \LedTotalMV|BtB|ciBtB07|BtB_out[2]~1_combout  = (\MV|Datapath|Reg|qs [1] & (((\LedTotalMV|BtB|ciBtB05|BtB_out[2]~1_combout )))) # (!\MV|Datapath|Reg|qs [1] & (!\LedTotalMV|BtB|ciBtB05|BtB_out[0]~3_combout  & ((\LedTotalMV|BtB|ciBtB05|BtB_out[1]~2_combout 
// ))))

	.dataa(\LedTotalMV|BtB|ciBtB05|BtB_out[0]~3_combout ),
	.datab(\MV|Datapath|Reg|qs [1]),
	.datac(\LedTotalMV|BtB|ciBtB05|BtB_out[2]~1_combout ),
	.datad(\LedTotalMV|BtB|ciBtB05|BtB_out[1]~2_combout ),
	.cin(gnd),
	.combout(\LedTotalMV|BtB|ciBtB07|BtB_out[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \LedTotalMV|BtB|ciBtB07|BtB_out[2]~1 .lut_mask = 16'hD1C0;
defparam \LedTotalMV|BtB|ciBtB07|BtB_out[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N18
cycloneii_lcell_comb \LedTotalMV|D7S0|D_out~0 (
// Equation(s):
// \LedTotalMV|D7S0|D_out~0_combout  = (\LedTotalMV|BtB|ciBtB07|BtB_out[0]~0_combout ) # ((\LedTotalMV|BtB|ciBtB07|BtB_out[2]~1_combout ) # (\MV|Datapath|Reg|qs [0] $ (!\LedTotalMV|BtB|ciBtB07|BtB_out[1]~2_combout )))

	.dataa(\LedTotalMV|BtB|ciBtB07|BtB_out[0]~0_combout ),
	.datab(\MV|Datapath|Reg|qs [0]),
	.datac(\LedTotalMV|BtB|ciBtB07|BtB_out[1]~2_combout ),
	.datad(\LedTotalMV|BtB|ciBtB07|BtB_out[2]~1_combout ),
	.cin(gnd),
	.combout(\LedTotalMV|D7S0|D_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \LedTotalMV|D7S0|D_out~0 .lut_mask = 16'hFFEB;
defparam \LedTotalMV|D7S0|D_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N0
cycloneii_lcell_comb \LedTotalMV|D7S0|D_out~1 (
// Equation(s):
// \LedTotalMV|D7S0|D_out~1_combout  = (\LedTotalMV|BtB|ciBtB07|BtB_out[0]~0_combout  $ (!\MV|Datapath|Reg|qs [0])) # (!\LedTotalMV|BtB|ciBtB07|BtB_out[1]~2_combout )

	.dataa(\LedTotalMV|BtB|ciBtB07|BtB_out[0]~0_combout ),
	.datab(\MV|Datapath|Reg|qs [0]),
	.datac(\LedTotalMV|BtB|ciBtB07|BtB_out[1]~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\LedTotalMV|D7S0|D_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \LedTotalMV|D7S0|D_out~1 .lut_mask = 16'h9F9F;
defparam \LedTotalMV|D7S0|D_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N2
cycloneii_lcell_comb \LedTotalMV|D7S0|D_out~2 (
// Equation(s):
// \LedTotalMV|D7S0|D_out~2_combout  = (\LedTotalMV|BtB|ciBtB07|BtB_out[1]~2_combout  & (((!\LedTotalMV|BtB|ciBtB07|BtB_out[2]~1_combout )))) # (!\LedTotalMV|BtB|ciBtB07|BtB_out[1]~2_combout  & (((\MV|Datapath|Reg|qs [0] & 
// !\LedTotalMV|BtB|ciBtB07|BtB_out[2]~1_combout )) # (!\LedTotalMV|BtB|ciBtB07|BtB_out[0]~0_combout )))

	.dataa(\LedTotalMV|BtB|ciBtB07|BtB_out[0]~0_combout ),
	.datab(\MV|Datapath|Reg|qs [0]),
	.datac(\LedTotalMV|BtB|ciBtB07|BtB_out[1]~2_combout ),
	.datad(\LedTotalMV|BtB|ciBtB07|BtB_out[2]~1_combout ),
	.cin(gnd),
	.combout(\LedTotalMV|D7S0|D_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \LedTotalMV|D7S0|D_out~2 .lut_mask = 16'h05FD;
defparam \LedTotalMV|D7S0|D_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N12
cycloneii_lcell_comb \LedTotalMV|D7S0|D_out~3 (
// Equation(s):
// \LedTotalMV|D7S0|D_out~3_combout  = (\LedTotalMV|BtB|ciBtB07|BtB_out[2]~1_combout ) # ((\LedTotalMV|BtB|ciBtB07|BtB_out[0]~0_combout  & ((!\LedTotalMV|BtB|ciBtB07|BtB_out[1]~2_combout ) # (!\MV|Datapath|Reg|qs [0]))) # 
// (!\LedTotalMV|BtB|ciBtB07|BtB_out[0]~0_combout  & (\MV|Datapath|Reg|qs [0] $ (!\LedTotalMV|BtB|ciBtB07|BtB_out[1]~2_combout ))))

	.dataa(\LedTotalMV|BtB|ciBtB07|BtB_out[0]~0_combout ),
	.datab(\MV|Datapath|Reg|qs [0]),
	.datac(\LedTotalMV|BtB|ciBtB07|BtB_out[1]~2_combout ),
	.datad(\LedTotalMV|BtB|ciBtB07|BtB_out[2]~1_combout ),
	.cin(gnd),
	.combout(\LedTotalMV|D7S0|D_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \LedTotalMV|D7S0|D_out~3 .lut_mask = 16'hFF6B;
defparam \LedTotalMV|D7S0|D_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N22
cycloneii_lcell_comb \LedTotalMV|D7S0|D_out~4 (
// Equation(s):
// \LedTotalMV|D7S0|D_out~4_combout  = (!\MV|Datapath|Reg|qs [0] & ((\LedTotalMV|BtB|ciBtB07|BtB_out[0]~0_combout ) # (!\LedTotalMV|BtB|ciBtB07|BtB_out[1]~2_combout )))

	.dataa(\LedTotalMV|BtB|ciBtB07|BtB_out[0]~0_combout ),
	.datab(\MV|Datapath|Reg|qs [0]),
	.datac(\LedTotalMV|BtB|ciBtB07|BtB_out[1]~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\LedTotalMV|D7S0|D_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \LedTotalMV|D7S0|D_out~4 .lut_mask = 16'h2323;
defparam \LedTotalMV|D7S0|D_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N8
cycloneii_lcell_comb \LedTotalMV|D7S0|D_out~5 (
// Equation(s):
// \LedTotalMV|D7S0|D_out~5_combout  = (\LedTotalMV|BtB|ciBtB07|BtB_out[2]~1_combout ) # ((\LedTotalMV|BtB|ciBtB07|BtB_out[0]~0_combout  & (!\MV|Datapath|Reg|qs [0] & \LedTotalMV|BtB|ciBtB07|BtB_out[1]~2_combout )) # 
// (!\LedTotalMV|BtB|ciBtB07|BtB_out[0]~0_combout  & ((\LedTotalMV|BtB|ciBtB07|BtB_out[1]~2_combout ) # (!\MV|Datapath|Reg|qs [0]))))

	.dataa(\LedTotalMV|BtB|ciBtB07|BtB_out[0]~0_combout ),
	.datab(\MV|Datapath|Reg|qs [0]),
	.datac(\LedTotalMV|BtB|ciBtB07|BtB_out[1]~2_combout ),
	.datad(\LedTotalMV|BtB|ciBtB07|BtB_out[2]~1_combout ),
	.cin(gnd),
	.combout(\LedTotalMV|D7S0|D_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \LedTotalMV|D7S0|D_out~5 .lut_mask = 16'hFF71;
defparam \LedTotalMV|D7S0|D_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y4_N26
cycloneii_lcell_comb \LedTotalMV|D7S0|D_out~6 (
// Equation(s):
// \LedTotalMV|D7S0|D_out~6_combout  = (\LedTotalMV|BtB|ciBtB07|BtB_out[2]~1_combout ) # ((\LedTotalMV|BtB|ciBtB07|BtB_out[0]~0_combout  & ((!\LedTotalMV|BtB|ciBtB07|BtB_out[1]~2_combout ) # (!\MV|Datapath|Reg|qs [0]))) # 
// (!\LedTotalMV|BtB|ciBtB07|BtB_out[0]~0_combout  & ((\LedTotalMV|BtB|ciBtB07|BtB_out[1]~2_combout ))))

	.dataa(\LedTotalMV|BtB|ciBtB07|BtB_out[0]~0_combout ),
	.datab(\MV|Datapath|Reg|qs [0]),
	.datac(\LedTotalMV|BtB|ciBtB07|BtB_out[1]~2_combout ),
	.datad(\LedTotalMV|BtB|ciBtB07|BtB_out[2]~1_combout ),
	.cin(gnd),
	.combout(\LedTotalMV|D7S0|D_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \LedTotalMV|D7S0|D_out~6 .lut_mask = 16'hFF7A;
defparam \LedTotalMV|D7S0|D_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N22
cycloneii_lcell_comb \LedROM|BtB|ciBtB02|BtB_out[2]~0 (
// Equation(s):
// \LedROM|BtB|ciBtB02|BtB_out[2]~0_combout  = (\ROM|altsyncram_component|auto_generated|q_a [6] & (!\ROM|altsyncram_component|auto_generated|q_a [4] & (\ROM|altsyncram_component|auto_generated|q_a [5] $ (!\ROM|altsyncram_component|auto_generated|q_a [7])))) 
// # (!\ROM|altsyncram_component|auto_generated|q_a [6] & (!\ROM|altsyncram_component|auto_generated|q_a [5] & (\ROM|altsyncram_component|auto_generated|q_a [4] & \ROM|altsyncram_component|auto_generated|q_a [7])))

	.dataa(\ROM|altsyncram_component|auto_generated|q_a [6]),
	.datab(\ROM|altsyncram_component|auto_generated|q_a [5]),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [4]),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\LedROM|BtB|ciBtB02|BtB_out[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \LedROM|BtB|ciBtB02|BtB_out[2]~0 .lut_mask = 16'h1802;
defparam \LedROM|BtB|ciBtB02|BtB_out[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N2
cycloneii_lcell_comb \LedROM|BtB|ciBtB02|BtB_out[0]~2 (
// Equation(s):
// \LedROM|BtB|ciBtB02|BtB_out[0]~2_combout  = (\ROM|altsyncram_component|auto_generated|q_a [6] & ((\ROM|altsyncram_component|auto_generated|q_a [5] & (!\ROM|altsyncram_component|auto_generated|q_a [4] & !\ROM|altsyncram_component|auto_generated|q_a [7])) # 
// (!\ROM|altsyncram_component|auto_generated|q_a [5] & (\ROM|altsyncram_component|auto_generated|q_a [4] & \ROM|altsyncram_component|auto_generated|q_a [7])))) # (!\ROM|altsyncram_component|auto_generated|q_a [6] & 
// (\ROM|altsyncram_component|auto_generated|q_a [4] $ (((!\ROM|altsyncram_component|auto_generated|q_a [5] & \ROM|altsyncram_component|auto_generated|q_a [7])))))

	.dataa(\ROM|altsyncram_component|auto_generated|q_a [6]),
	.datab(\ROM|altsyncram_component|auto_generated|q_a [5]),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [4]),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\LedROM|BtB|ciBtB02|BtB_out[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \LedROM|BtB|ciBtB02|BtB_out[0]~2 .lut_mask = 16'h6158;
defparam \LedROM|BtB|ciBtB02|BtB_out[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N30
cycloneii_lcell_comb \LedROM|BtB|ciBtB03|BtB_out[2]~0 (
// Equation(s):
// \LedROM|BtB|ciBtB03|BtB_out[2]~0_combout  = (\ROM|altsyncram_component|auto_generated|q_a [3] & (((\LedROM|BtB|ciBtB02|BtB_out[2]~0_combout )))) # (!\ROM|altsyncram_component|auto_generated|q_a [3] & (\LedROM|BtB|ciBtB02|BtB_out[1]~1_combout  & 
// ((!\LedROM|BtB|ciBtB02|BtB_out[0]~2_combout ))))

	.dataa(\LedROM|BtB|ciBtB02|BtB_out[1]~1_combout ),
	.datab(\LedROM|BtB|ciBtB02|BtB_out[2]~0_combout ),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [3]),
	.datad(\LedROM|BtB|ciBtB02|BtB_out[0]~2_combout ),
	.cin(gnd),
	.combout(\LedROM|BtB|ciBtB03|BtB_out[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \LedROM|BtB|ciBtB03|BtB_out[2]~0 .lut_mask = 16'hC0CA;
defparam \LedROM|BtB|ciBtB03|BtB_out[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N18
cycloneii_lcell_comb \LedROM|BtB|ciBtB03|BtB_out[0]~2 (
// Equation(s):
// \LedROM|BtB|ciBtB03|BtB_out[0]~2_combout  = (\LedROM|BtB|ciBtB02|BtB_out[1]~1_combout  & (!\ROM|altsyncram_component|auto_generated|q_a [3] & ((\LedROM|BtB|ciBtB02|BtB_out[2]~0_combout ) # (\LedROM|BtB|ciBtB02|BtB_out[0]~2_combout )))) # 
// (!\LedROM|BtB|ciBtB02|BtB_out[1]~1_combout  & (\LedROM|BtB|ciBtB02|BtB_out[2]~0_combout  $ ((\ROM|altsyncram_component|auto_generated|q_a [3]))))

	.dataa(\LedROM|BtB|ciBtB02|BtB_out[1]~1_combout ),
	.datab(\LedROM|BtB|ciBtB02|BtB_out[2]~0_combout ),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [3]),
	.datad(\LedROM|BtB|ciBtB02|BtB_out[0]~2_combout ),
	.cin(gnd),
	.combout(\LedROM|BtB|ciBtB03|BtB_out[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \LedROM|BtB|ciBtB03|BtB_out[0]~2 .lut_mask = 16'h1E1C;
defparam \LedROM|BtB|ciBtB03|BtB_out[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N4
cycloneii_lcell_comb \LedROM|BtB|ciBtB05|BtB_out[3]~0 (
// Equation(s):
// \LedROM|BtB|ciBtB05|BtB_out[3]~0_combout  = (\LedROM|BtB|ciBtB03|BtB_out[2]~0_combout ) # ((\LedROM|BtB|ciBtB03|BtB_out[1]~1_combout  & ((\ROM|altsyncram_component|auto_generated|q_a [2]) # (\LedROM|BtB|ciBtB03|BtB_out[0]~2_combout ))))

	.dataa(\LedROM|BtB|ciBtB03|BtB_out[1]~1_combout ),
	.datab(\LedROM|BtB|ciBtB03|BtB_out[2]~0_combout ),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [2]),
	.datad(\LedROM|BtB|ciBtB03|BtB_out[0]~2_combout ),
	.cin(gnd),
	.combout(\LedROM|BtB|ciBtB05|BtB_out[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \LedROM|BtB|ciBtB05|BtB_out[3]~0 .lut_mask = 16'hEEEC;
defparam \LedROM|BtB|ciBtB05|BtB_out[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N8
cycloneii_lcell_comb \LedROM|BtB|ciBtB01|BtB_out~0 (
// Equation(s):
// \LedROM|BtB|ciBtB01|BtB_out~0_combout  = ((!\ROM|altsyncram_component|auto_generated|q_a [6] & !\ROM|altsyncram_component|auto_generated|q_a [5])) # (!\ROM|altsyncram_component|auto_generated|q_a [7])

	.dataa(\ROM|altsyncram_component|auto_generated|q_a [6]),
	.datab(\ROM|altsyncram_component|auto_generated|q_a [5]),
	.datac(vcc),
	.datad(\ROM|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\LedROM|BtB|ciBtB01|BtB_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \LedROM|BtB|ciBtB01|BtB_out~0 .lut_mask = 16'h11FF;
defparam \LedROM|BtB|ciBtB01|BtB_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N28
cycloneii_lcell_comb \LedROM|BtB|ciBtB03|BtB_out[3] (
// Equation(s):
// \LedROM|BtB|ciBtB03|BtB_out [3] = (\LedROM|BtB|ciBtB02|BtB_out[2]~0_combout ) # ((\LedROM|BtB|ciBtB02|BtB_out[1]~1_combout  & ((\ROM|altsyncram_component|auto_generated|q_a [3]) # (\LedROM|BtB|ciBtB02|BtB_out[0]~2_combout ))))

	.dataa(\LedROM|BtB|ciBtB02|BtB_out[1]~1_combout ),
	.datab(\LedROM|BtB|ciBtB02|BtB_out[2]~0_combout ),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [3]),
	.datad(\LedROM|BtB|ciBtB02|BtB_out[0]~2_combout ),
	.cin(gnd),
	.combout(\LedROM|BtB|ciBtB03|BtB_out [3]),
	.cout());
// synopsys translate_off
defparam \LedROM|BtB|ciBtB03|BtB_out[3] .lut_mask = 16'hEEEC;
defparam \LedROM|BtB|ciBtB03|BtB_out[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N14
cycloneii_lcell_comb \LedROM|BtB|ciBtB06|BtB_out[2]~1 (
// Equation(s):
// \LedROM|BtB|ciBtB06|BtB_out[2]~1_combout  = (\LedROM|BtB|ciBtB02|BtB_out[3]~3_combout  & (!\LedROM|BtB|ciBtB05|BtB_out[3]~0_combout  & (\LedROM|BtB|ciBtB01|BtB_out~0_combout  $ (\LedROM|BtB|ciBtB03|BtB_out [3])))) # 
// (!\LedROM|BtB|ciBtB02|BtB_out[3]~3_combout  & (\LedROM|BtB|ciBtB05|BtB_out[3]~0_combout  & (!\LedROM|BtB|ciBtB01|BtB_out~0_combout  & !\LedROM|BtB|ciBtB03|BtB_out [3])))

	.dataa(\LedROM|BtB|ciBtB02|BtB_out[3]~3_combout ),
	.datab(\LedROM|BtB|ciBtB05|BtB_out[3]~0_combout ),
	.datac(\LedROM|BtB|ciBtB01|BtB_out~0_combout ),
	.datad(\LedROM|BtB|ciBtB03|BtB_out [3]),
	.cin(gnd),
	.combout(\LedROM|BtB|ciBtB06|BtB_out[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \LedROM|BtB|ciBtB06|BtB_out[2]~1 .lut_mask = 16'h0224;
defparam \LedROM|BtB|ciBtB06|BtB_out[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N16
cycloneii_lcell_comb \LedROM|BtB|ciBtB06|BtB_out[1]~2 (
// Equation(s):
// \LedROM|BtB|ciBtB06|BtB_out[1]~2_combout  = (\LedROM|BtB|ciBtB01|BtB_out~0_combout  & (\LedROM|BtB|ciBtB03|BtB_out [3] & ((\LedROM|BtB|ciBtB05|BtB_out[3]~0_combout ) # (!\LedROM|BtB|ciBtB02|BtB_out[3]~3_combout )))) # 
// (!\LedROM|BtB|ciBtB01|BtB_out~0_combout  & (!\LedROM|BtB|ciBtB03|BtB_out [3] & ((\LedROM|BtB|ciBtB02|BtB_out[3]~3_combout ) # (!\LedROM|BtB|ciBtB05|BtB_out[3]~0_combout ))))

	.dataa(\LedROM|BtB|ciBtB02|BtB_out[3]~3_combout ),
	.datab(\LedROM|BtB|ciBtB05|BtB_out[3]~0_combout ),
	.datac(\LedROM|BtB|ciBtB01|BtB_out~0_combout ),
	.datad(\LedROM|BtB|ciBtB03|BtB_out [3]),
	.cin(gnd),
	.combout(\LedROM|BtB|ciBtB06|BtB_out[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \LedROM|BtB|ciBtB06|BtB_out[1]~2 .lut_mask = 16'hD00B;
defparam \LedROM|BtB|ciBtB06|BtB_out[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N26
cycloneii_lcell_comb \LedROM|BtB|ciBtB05|BtB_out[2]~1 (
// Equation(s):
// \LedROM|BtB|ciBtB05|BtB_out[2]~1_combout  = (\ROM|altsyncram_component|auto_generated|q_a [2] & (((\LedROM|BtB|ciBtB03|BtB_out[2]~0_combout )))) # (!\ROM|altsyncram_component|auto_generated|q_a [2] & (\LedROM|BtB|ciBtB03|BtB_out[1]~1_combout  & 
// ((!\LedROM|BtB|ciBtB03|BtB_out[0]~2_combout ))))

	.dataa(\LedROM|BtB|ciBtB03|BtB_out[1]~1_combout ),
	.datab(\LedROM|BtB|ciBtB03|BtB_out[2]~0_combout ),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [2]),
	.datad(\LedROM|BtB|ciBtB03|BtB_out[0]~2_combout ),
	.cin(gnd),
	.combout(\LedROM|BtB|ciBtB05|BtB_out[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \LedROM|BtB|ciBtB05|BtB_out[2]~1 .lut_mask = 16'hC0CA;
defparam \LedROM|BtB|ciBtB05|BtB_out[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N10
cycloneii_lcell_comb \LedROM|BtB|ciBtB05|BtB_out[0]~3 (
// Equation(s):
// \LedROM|BtB|ciBtB05|BtB_out[0]~3_combout  = (\LedROM|BtB|ciBtB03|BtB_out[1]~1_combout  & (!\ROM|altsyncram_component|auto_generated|q_a [2] & ((\LedROM|BtB|ciBtB03|BtB_out[2]~0_combout ) # (\LedROM|BtB|ciBtB03|BtB_out[0]~2_combout )))) # 
// (!\LedROM|BtB|ciBtB03|BtB_out[1]~1_combout  & (\LedROM|BtB|ciBtB03|BtB_out[2]~0_combout  $ ((\ROM|altsyncram_component|auto_generated|q_a [2]))))

	.dataa(\LedROM|BtB|ciBtB03|BtB_out[1]~1_combout ),
	.datab(\LedROM|BtB|ciBtB03|BtB_out[2]~0_combout ),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [2]),
	.datad(\LedROM|BtB|ciBtB03|BtB_out[0]~2_combout ),
	.cin(gnd),
	.combout(\LedROM|BtB|ciBtB05|BtB_out[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \LedROM|BtB|ciBtB05|BtB_out[0]~3 .lut_mask = 16'h1E1C;
defparam \LedROM|BtB|ciBtB05|BtB_out[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y13_N16
cycloneii_lcell_comb \LedROM|BtB|ciBtB07|BtB_out[3] (
// Equation(s):
// \LedROM|BtB|ciBtB07|BtB_out [3] = (\LedROM|BtB|ciBtB05|BtB_out[2]~1_combout ) # ((\LedROM|BtB|ciBtB05|BtB_out[1]~2_combout  & ((\ROM|altsyncram_component|auto_generated|q_a [1]) # (\LedROM|BtB|ciBtB05|BtB_out[0]~3_combout ))))

	.dataa(\LedROM|BtB|ciBtB05|BtB_out[1]~2_combout ),
	.datab(\LedROM|BtB|ciBtB05|BtB_out[2]~1_combout ),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [1]),
	.datad(\LedROM|BtB|ciBtB05|BtB_out[0]~3_combout ),
	.cin(gnd),
	.combout(\LedROM|BtB|ciBtB07|BtB_out [3]),
	.cout());
// synopsys translate_off
defparam \LedROM|BtB|ciBtB07|BtB_out[3] .lut_mask = 16'hEEEC;
defparam \LedROM|BtB|ciBtB07|BtB_out[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N0
cycloneii_lcell_comb \LedROM|BtB|ciBtB06|BtB_out[0]~0 (
// Equation(s):
// \LedROM|BtB|ciBtB06|BtB_out[0]~0_combout  = (\LedROM|BtB|ciBtB02|BtB_out[3]~3_combout  & ((\LedROM|BtB|ciBtB05|BtB_out[3]~0_combout  & (!\LedROM|BtB|ciBtB01|BtB_out~0_combout  & !\LedROM|BtB|ciBtB03|BtB_out [3])) # 
// (!\LedROM|BtB|ciBtB05|BtB_out[3]~0_combout  & (\LedROM|BtB|ciBtB01|BtB_out~0_combout  & \LedROM|BtB|ciBtB03|BtB_out [3])))) # (!\LedROM|BtB|ciBtB02|BtB_out[3]~3_combout  & (\LedROM|BtB|ciBtB05|BtB_out[3]~0_combout  $ 
// (((!\LedROM|BtB|ciBtB01|BtB_out~0_combout  & !\LedROM|BtB|ciBtB03|BtB_out [3])))))

	.dataa(\LedROM|BtB|ciBtB02|BtB_out[3]~3_combout ),
	.datab(\LedROM|BtB|ciBtB05|BtB_out[3]~0_combout ),
	.datac(\LedROM|BtB|ciBtB01|BtB_out~0_combout ),
	.datad(\LedROM|BtB|ciBtB03|BtB_out [3]),
	.cin(gnd),
	.combout(\LedROM|BtB|ciBtB06|BtB_out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \LedROM|BtB|ciBtB06|BtB_out[0]~0 .lut_mask = 16'h6449;
defparam \LedROM|BtB|ciBtB06|BtB_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N28
cycloneii_lcell_comb \LedROM|D7S1|D_out~0 (
// Equation(s):
// \LedROM|D7S1|D_out~0_combout  = (\LedROM|BtB|ciBtB06|BtB_out[2]~1_combout ) # ((\LedROM|BtB|ciBtB06|BtB_out[0]~0_combout ) # (\LedROM|BtB|ciBtB06|BtB_out[1]~2_combout  $ (!\LedROM|BtB|ciBtB07|BtB_out [3])))

	.dataa(\LedROM|BtB|ciBtB06|BtB_out[2]~1_combout ),
	.datab(\LedROM|BtB|ciBtB06|BtB_out[1]~2_combout ),
	.datac(\LedROM|BtB|ciBtB07|BtB_out [3]),
	.datad(\LedROM|BtB|ciBtB06|BtB_out[0]~0_combout ),
	.cin(gnd),
	.combout(\LedROM|D7S1|D_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \LedROM|D7S1|D_out~0 .lut_mask = 16'hFFEB;
defparam \LedROM|D7S1|D_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N10
cycloneii_lcell_comb \LedROM|D7S1|D_out~1 (
// Equation(s):
// \LedROM|D7S1|D_out~1_combout  = (\LedROM|BtB|ciBtB07|BtB_out [3] $ (!\LedROM|BtB|ciBtB06|BtB_out[0]~0_combout )) # (!\LedROM|BtB|ciBtB06|BtB_out[1]~2_combout )

	.dataa(vcc),
	.datab(\LedROM|BtB|ciBtB06|BtB_out[1]~2_combout ),
	.datac(\LedROM|BtB|ciBtB07|BtB_out [3]),
	.datad(\LedROM|BtB|ciBtB06|BtB_out[0]~0_combout ),
	.cin(gnd),
	.combout(\LedROM|D7S1|D_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \LedROM|D7S1|D_out~1 .lut_mask = 16'hF33F;
defparam \LedROM|D7S1|D_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N16
cycloneii_lcell_comb \LedROM|D7S1|D_out~2 (
// Equation(s):
// \LedROM|D7S1|D_out~2_combout  = (\LedROM|BtB|ciBtB06|BtB_out[1]~2_combout  & (!\LedROM|BtB|ciBtB06|BtB_out[2]~1_combout )) # (!\LedROM|BtB|ciBtB06|BtB_out[1]~2_combout  & (((!\LedROM|BtB|ciBtB06|BtB_out[2]~1_combout  & \LedROM|BtB|ciBtB07|BtB_out [3])) # 
// (!\LedROM|BtB|ciBtB06|BtB_out[0]~0_combout )))

	.dataa(\LedROM|BtB|ciBtB06|BtB_out[2]~1_combout ),
	.datab(\LedROM|BtB|ciBtB06|BtB_out[1]~2_combout ),
	.datac(\LedROM|BtB|ciBtB07|BtB_out [3]),
	.datad(\LedROM|BtB|ciBtB06|BtB_out[0]~0_combout ),
	.cin(gnd),
	.combout(\LedROM|D7S1|D_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \LedROM|D7S1|D_out~2 .lut_mask = 16'h5477;
defparam \LedROM|D7S1|D_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N14
cycloneii_lcell_comb \LedROM|D7S1|D_out~3 (
// Equation(s):
// \LedROM|D7S1|D_out~3_combout  = (\LedROM|BtB|ciBtB06|BtB_out[2]~1_combout ) # ((\LedROM|BtB|ciBtB06|BtB_out[1]~2_combout  & (\LedROM|BtB|ciBtB07|BtB_out [3] $ (\LedROM|BtB|ciBtB06|BtB_out[0]~0_combout ))) # (!\LedROM|BtB|ciBtB06|BtB_out[1]~2_combout  & 
// ((\LedROM|BtB|ciBtB06|BtB_out[0]~0_combout ) # (!\LedROM|BtB|ciBtB07|BtB_out [3]))))

	.dataa(\LedROM|BtB|ciBtB06|BtB_out[2]~1_combout ),
	.datab(\LedROM|BtB|ciBtB06|BtB_out[1]~2_combout ),
	.datac(\LedROM|BtB|ciBtB07|BtB_out [3]),
	.datad(\LedROM|BtB|ciBtB06|BtB_out[0]~0_combout ),
	.cin(gnd),
	.combout(\LedROM|D7S1|D_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \LedROM|D7S1|D_out~3 .lut_mask = 16'hBFEB;
defparam \LedROM|D7S1|D_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N12
cycloneii_lcell_comb \LedROM|D7S1|D_out~4 (
// Equation(s):
// \LedROM|D7S1|D_out~4_combout  = (!\LedROM|BtB|ciBtB07|BtB_out [3] & ((\LedROM|BtB|ciBtB06|BtB_out[0]~0_combout ) # (!\LedROM|BtB|ciBtB06|BtB_out[1]~2_combout )))

	.dataa(vcc),
	.datab(\LedROM|BtB|ciBtB06|BtB_out[1]~2_combout ),
	.datac(\LedROM|BtB|ciBtB07|BtB_out [3]),
	.datad(\LedROM|BtB|ciBtB06|BtB_out[0]~0_combout ),
	.cin(gnd),
	.combout(\LedROM|D7S1|D_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \LedROM|D7S1|D_out~4 .lut_mask = 16'h0F03;
defparam \LedROM|D7S1|D_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N30
cycloneii_lcell_comb \LedROM|D7S1|D_out~5 (
// Equation(s):
// \LedROM|D7S1|D_out~5_combout  = (\LedROM|BtB|ciBtB06|BtB_out[2]~1_combout ) # ((\LedROM|BtB|ciBtB06|BtB_out[1]~2_combout  & ((!\LedROM|BtB|ciBtB06|BtB_out[0]~0_combout ) # (!\LedROM|BtB|ciBtB07|BtB_out [3]))) # (!\LedROM|BtB|ciBtB06|BtB_out[1]~2_combout  
// & (!\LedROM|BtB|ciBtB07|BtB_out [3] & !\LedROM|BtB|ciBtB06|BtB_out[0]~0_combout )))

	.dataa(\LedROM|BtB|ciBtB06|BtB_out[2]~1_combout ),
	.datab(\LedROM|BtB|ciBtB06|BtB_out[1]~2_combout ),
	.datac(\LedROM|BtB|ciBtB07|BtB_out [3]),
	.datad(\LedROM|BtB|ciBtB06|BtB_out[0]~0_combout ),
	.cin(gnd),
	.combout(\LedROM|D7S1|D_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \LedROM|D7S1|D_out~5 .lut_mask = 16'hAEEF;
defparam \LedROM|D7S1|D_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N0
cycloneii_lcell_comb \LedROM|D7S1|D_out~6 (
// Equation(s):
// \LedROM|D7S1|D_out~6_combout  = (\LedROM|BtB|ciBtB06|BtB_out[2]~1_combout ) # ((\LedROM|BtB|ciBtB06|BtB_out[1]~2_combout  & ((!\LedROM|BtB|ciBtB06|BtB_out[0]~0_combout ) # (!\LedROM|BtB|ciBtB07|BtB_out [3]))) # (!\LedROM|BtB|ciBtB06|BtB_out[1]~2_combout  
// & ((\LedROM|BtB|ciBtB06|BtB_out[0]~0_combout ))))

	.dataa(\LedROM|BtB|ciBtB06|BtB_out[2]~1_combout ),
	.datab(\LedROM|BtB|ciBtB06|BtB_out[1]~2_combout ),
	.datac(\LedROM|BtB|ciBtB07|BtB_out [3]),
	.datad(\LedROM|BtB|ciBtB06|BtB_out[0]~0_combout ),
	.cin(gnd),
	.combout(\LedROM|D7S1|D_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \LedROM|D7S1|D_out~6 .lut_mask = 16'hBFEE;
defparam \LedROM|D7S1|D_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y13_N22
cycloneii_lcell_comb \LedROM|BtB|ciBtB07|BtB_out[0]~0 (
// Equation(s):
// \LedROM|BtB|ciBtB07|BtB_out[0]~0_combout  = (\LedROM|BtB|ciBtB05|BtB_out[1]~2_combout  & (!\ROM|altsyncram_component|auto_generated|q_a [1] & ((\LedROM|BtB|ciBtB05|BtB_out[2]~1_combout ) # (\LedROM|BtB|ciBtB05|BtB_out[0]~3_combout )))) # 
// (!\LedROM|BtB|ciBtB05|BtB_out[1]~2_combout  & (\LedROM|BtB|ciBtB05|BtB_out[2]~1_combout  $ ((\ROM|altsyncram_component|auto_generated|q_a [1]))))

	.dataa(\LedROM|BtB|ciBtB05|BtB_out[1]~2_combout ),
	.datab(\LedROM|BtB|ciBtB05|BtB_out[2]~1_combout ),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [1]),
	.datad(\LedROM|BtB|ciBtB05|BtB_out[0]~3_combout ),
	.cin(gnd),
	.combout(\LedROM|BtB|ciBtB07|BtB_out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \LedROM|BtB|ciBtB07|BtB_out[0]~0 .lut_mask = 16'h1E1C;
defparam \LedROM|BtB|ciBtB07|BtB_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y13_N24
cycloneii_lcell_comb \LedROM|BtB|ciBtB07|BtB_out[2]~1 (
// Equation(s):
// \LedROM|BtB|ciBtB07|BtB_out[2]~1_combout  = (\ROM|altsyncram_component|auto_generated|q_a [1] & (((\LedROM|BtB|ciBtB05|BtB_out[2]~1_combout )))) # (!\ROM|altsyncram_component|auto_generated|q_a [1] & (\LedROM|BtB|ciBtB05|BtB_out[1]~2_combout  & 
// ((!\LedROM|BtB|ciBtB05|BtB_out[0]~3_combout ))))

	.dataa(\LedROM|BtB|ciBtB05|BtB_out[1]~2_combout ),
	.datab(\LedROM|BtB|ciBtB05|BtB_out[2]~1_combout ),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [1]),
	.datad(\LedROM|BtB|ciBtB05|BtB_out[0]~3_combout ),
	.cin(gnd),
	.combout(\LedROM|BtB|ciBtB07|BtB_out[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \LedROM|BtB|ciBtB07|BtB_out[2]~1 .lut_mask = 16'hC0CA;
defparam \LedROM|BtB|ciBtB07|BtB_out[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y13_N18
cycloneii_lcell_comb \LedROM|BtB|ciBtB07|BtB_out[1]~2 (
// Equation(s):
// \LedROM|BtB|ciBtB07|BtB_out[1]~2_combout  = (\ROM|altsyncram_component|auto_generated|q_a [1] & (((\LedROM|BtB|ciBtB05|BtB_out[0]~3_combout )))) # (!\ROM|altsyncram_component|auto_generated|q_a [1] & ((\LedROM|BtB|ciBtB05|BtB_out[2]~1_combout ) # 
// ((!\LedROM|BtB|ciBtB05|BtB_out[1]~2_combout  & \LedROM|BtB|ciBtB05|BtB_out[0]~3_combout ))))

	.dataa(\LedROM|BtB|ciBtB05|BtB_out[1]~2_combout ),
	.datab(\LedROM|BtB|ciBtB05|BtB_out[2]~1_combout ),
	.datac(\ROM|altsyncram_component|auto_generated|q_a [1]),
	.datad(\LedROM|BtB|ciBtB05|BtB_out[0]~3_combout ),
	.cin(gnd),
	.combout(\LedROM|BtB|ciBtB07|BtB_out[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \LedROM|BtB|ciBtB07|BtB_out[1]~2 .lut_mask = 16'hFD0C;
defparam \LedROM|BtB|ciBtB07|BtB_out[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y13_N12
cycloneii_lcell_comb \LedROM|D7S0|D_out~0 (
// Equation(s):
// \LedROM|D7S0|D_out~0_combout  = (\LedROM|BtB|ciBtB07|BtB_out[0]~0_combout ) # ((\LedROM|BtB|ciBtB07|BtB_out[2]~1_combout ) # (\ROM|altsyncram_component|auto_generated|q_a [0] $ (!\LedROM|BtB|ciBtB07|BtB_out[1]~2_combout )))

	.dataa(\ROM|altsyncram_component|auto_generated|q_a [0]),
	.datab(\LedROM|BtB|ciBtB07|BtB_out[0]~0_combout ),
	.datac(\LedROM|BtB|ciBtB07|BtB_out[2]~1_combout ),
	.datad(\LedROM|BtB|ciBtB07|BtB_out[1]~2_combout ),
	.cin(gnd),
	.combout(\LedROM|D7S0|D_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \LedROM|D7S0|D_out~0 .lut_mask = 16'hFEFD;
defparam \LedROM|D7S0|D_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y13_N14
cycloneii_lcell_comb \LedROM|D7S0|D_out~1 (
// Equation(s):
// \LedROM|D7S0|D_out~1_combout  = (\ROM|altsyncram_component|auto_generated|q_a [0] $ (!\LedROM|BtB|ciBtB07|BtB_out[0]~0_combout )) # (!\LedROM|BtB|ciBtB07|BtB_out[1]~2_combout )

	.dataa(\ROM|altsyncram_component|auto_generated|q_a [0]),
	.datab(\LedROM|BtB|ciBtB07|BtB_out[0]~0_combout ),
	.datac(vcc),
	.datad(\LedROM|BtB|ciBtB07|BtB_out[1]~2_combout ),
	.cin(gnd),
	.combout(\LedROM|D7S0|D_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \LedROM|D7S0|D_out~1 .lut_mask = 16'h99FF;
defparam \LedROM|D7S0|D_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y13_N20
cycloneii_lcell_comb \LedROM|D7S0|D_out~2 (
// Equation(s):
// \LedROM|D7S0|D_out~2_combout  = (\LedROM|BtB|ciBtB07|BtB_out[1]~2_combout  & (((!\LedROM|BtB|ciBtB07|BtB_out[2]~1_combout )))) # (!\LedROM|BtB|ciBtB07|BtB_out[1]~2_combout  & (((\ROM|altsyncram_component|auto_generated|q_a [0] & 
// !\LedROM|BtB|ciBtB07|BtB_out[2]~1_combout )) # (!\LedROM|BtB|ciBtB07|BtB_out[0]~0_combout )))

	.dataa(\ROM|altsyncram_component|auto_generated|q_a [0]),
	.datab(\LedROM|BtB|ciBtB07|BtB_out[0]~0_combout ),
	.datac(\LedROM|BtB|ciBtB07|BtB_out[2]~1_combout ),
	.datad(\LedROM|BtB|ciBtB07|BtB_out[1]~2_combout ),
	.cin(gnd),
	.combout(\LedROM|D7S0|D_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \LedROM|D7S0|D_out~2 .lut_mask = 16'h0F3B;
defparam \LedROM|D7S0|D_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y13_N10
cycloneii_lcell_comb \LedROM|D7S0|D_out~3 (
// Equation(s):
// \LedROM|D7S0|D_out~3_combout  = (\LedROM|BtB|ciBtB07|BtB_out[2]~1_combout ) # ((\ROM|altsyncram_component|auto_generated|q_a [0] & (\LedROM|BtB|ciBtB07|BtB_out[0]~0_combout  $ (\LedROM|BtB|ciBtB07|BtB_out[1]~2_combout ))) # 
// (!\ROM|altsyncram_component|auto_generated|q_a [0] & ((\LedROM|BtB|ciBtB07|BtB_out[0]~0_combout ) # (!\LedROM|BtB|ciBtB07|BtB_out[1]~2_combout ))))

	.dataa(\ROM|altsyncram_component|auto_generated|q_a [0]),
	.datab(\LedROM|BtB|ciBtB07|BtB_out[0]~0_combout ),
	.datac(\LedROM|BtB|ciBtB07|BtB_out[2]~1_combout ),
	.datad(\LedROM|BtB|ciBtB07|BtB_out[1]~2_combout ),
	.cin(gnd),
	.combout(\LedROM|D7S0|D_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \LedROM|D7S0|D_out~3 .lut_mask = 16'hF6FD;
defparam \LedROM|D7S0|D_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y13_N0
cycloneii_lcell_comb \LedROM|D7S0|D_out~4 (
// Equation(s):
// \LedROM|D7S0|D_out~4_combout  = (!\ROM|altsyncram_component|auto_generated|q_a [0] & ((\LedROM|BtB|ciBtB07|BtB_out[0]~0_combout ) # (!\LedROM|BtB|ciBtB07|BtB_out[1]~2_combout )))

	.dataa(\ROM|altsyncram_component|auto_generated|q_a [0]),
	.datab(\LedROM|BtB|ciBtB07|BtB_out[0]~0_combout ),
	.datac(vcc),
	.datad(\LedROM|BtB|ciBtB07|BtB_out[1]~2_combout ),
	.cin(gnd),
	.combout(\LedROM|D7S0|D_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \LedROM|D7S0|D_out~4 .lut_mask = 16'h4455;
defparam \LedROM|D7S0|D_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y13_N2
cycloneii_lcell_comb \LedROM|D7S0|D_out~5 (
// Equation(s):
// \LedROM|D7S0|D_out~5_combout  = (\LedROM|BtB|ciBtB07|BtB_out[2]~1_combout ) # ((\ROM|altsyncram_component|auto_generated|q_a [0] & (!\LedROM|BtB|ciBtB07|BtB_out[0]~0_combout  & \LedROM|BtB|ciBtB07|BtB_out[1]~2_combout )) # 
// (!\ROM|altsyncram_component|auto_generated|q_a [0] & ((\LedROM|BtB|ciBtB07|BtB_out[1]~2_combout ) # (!\LedROM|BtB|ciBtB07|BtB_out[0]~0_combout ))))

	.dataa(\ROM|altsyncram_component|auto_generated|q_a [0]),
	.datab(\LedROM|BtB|ciBtB07|BtB_out[0]~0_combout ),
	.datac(\LedROM|BtB|ciBtB07|BtB_out[2]~1_combout ),
	.datad(\LedROM|BtB|ciBtB07|BtB_out[1]~2_combout ),
	.cin(gnd),
	.combout(\LedROM|D7S0|D_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \LedROM|D7S0|D_out~5 .lut_mask = 16'hF7F1;
defparam \LedROM|D7S0|D_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y13_N8
cycloneii_lcell_comb \LedROM|D7S0|D_out~6 (
// Equation(s):
// \LedROM|D7S0|D_out~6_combout  = (\LedROM|BtB|ciBtB07|BtB_out[2]~1_combout ) # ((\LedROM|BtB|ciBtB07|BtB_out[0]~0_combout  & ((!\LedROM|BtB|ciBtB07|BtB_out[1]~2_combout ) # (!\ROM|altsyncram_component|auto_generated|q_a [0]))) # 
// (!\LedROM|BtB|ciBtB07|BtB_out[0]~0_combout  & ((\LedROM|BtB|ciBtB07|BtB_out[1]~2_combout ))))

	.dataa(\ROM|altsyncram_component|auto_generated|q_a [0]),
	.datab(\LedROM|BtB|ciBtB07|BtB_out[0]~0_combout ),
	.datac(\LedROM|BtB|ciBtB07|BtB_out[2]~1_combout ),
	.datad(\LedROM|BtB|ciBtB07|BtB_out[1]~2_combout ),
	.cin(gnd),
	.combout(\LedROM|D7S0|D_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \LedROM|D7S0|D_out~6 .lut_mask = 16'hF7FC;
defparam \LedROM|D7S0|D_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR0~I (
	.datain(\MV|BlocodeControle|estado.E4~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR0));
// synopsys translate_off
defparam \LEDR0~I .input_async_reset = "none";
defparam \LEDR0~I .input_power_up = "low";
defparam \LEDR0~I .input_register_mode = "none";
defparam \LEDR0~I .input_sync_reset = "none";
defparam \LEDR0~I .oe_async_reset = "none";
defparam \LEDR0~I .oe_power_up = "low";
defparam \LEDR0~I .oe_register_mode = "none";
defparam \LEDR0~I .oe_sync_reset = "none";
defparam \LEDR0~I .operation_mode = "output";
defparam \LEDR0~I .output_async_reset = "none";
defparam \LEDR0~I .output_power_up = "low";
defparam \LEDR0~I .output_register_mode = "none";
defparam \LEDR0~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR1~I (
	.datain(\BS|y_present.E2~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR1));
// synopsys translate_off
defparam \LEDR1~I .input_async_reset = "none";
defparam \LEDR1~I .input_power_up = "low";
defparam \LEDR1~I .input_register_mode = "none";
defparam \LEDR1~I .input_sync_reset = "none";
defparam \LEDR1~I .oe_async_reset = "none";
defparam \LEDR1~I .oe_power_up = "low";
defparam \LEDR1~I .oe_register_mode = "none";
defparam \LEDR1~I .oe_sync_reset = "none";
defparam \LEDR1~I .operation_mode = "output";
defparam \LEDR1~I .output_async_reset = "none";
defparam \LEDR1~I .output_power_up = "low";
defparam \LEDR1~I .output_register_mode = "none";
defparam \LEDR1~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LHEX2[0]~I (
	.datain(\LedTotalMV|D7S2|D_out~21_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LHEX2[0]));
// synopsys translate_off
defparam \LHEX2[0]~I .input_async_reset = "none";
defparam \LHEX2[0]~I .input_power_up = "low";
defparam \LHEX2[0]~I .input_register_mode = "none";
defparam \LHEX2[0]~I .input_sync_reset = "none";
defparam \LHEX2[0]~I .oe_async_reset = "none";
defparam \LHEX2[0]~I .oe_power_up = "low";
defparam \LHEX2[0]~I .oe_register_mode = "none";
defparam \LHEX2[0]~I .oe_sync_reset = "none";
defparam \LHEX2[0]~I .operation_mode = "output";
defparam \LHEX2[0]~I .output_async_reset = "none";
defparam \LHEX2[0]~I .output_power_up = "low";
defparam \LHEX2[0]~I .output_register_mode = "none";
defparam \LHEX2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LHEX2[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LHEX2[1]));
// synopsys translate_off
defparam \LHEX2[1]~I .input_async_reset = "none";
defparam \LHEX2[1]~I .input_power_up = "low";
defparam \LHEX2[1]~I .input_register_mode = "none";
defparam \LHEX2[1]~I .input_sync_reset = "none";
defparam \LHEX2[1]~I .oe_async_reset = "none";
defparam \LHEX2[1]~I .oe_power_up = "low";
defparam \LHEX2[1]~I .oe_register_mode = "none";
defparam \LHEX2[1]~I .oe_sync_reset = "none";
defparam \LHEX2[1]~I .operation_mode = "output";
defparam \LHEX2[1]~I .output_async_reset = "none";
defparam \LHEX2[1]~I .output_power_up = "low";
defparam \LHEX2[1]~I .output_register_mode = "none";
defparam \LHEX2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LHEX2[2]~I (
	.datain(\LedTotalMV|D7S2|D_out~22_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LHEX2[2]));
// synopsys translate_off
defparam \LHEX2[2]~I .input_async_reset = "none";
defparam \LHEX2[2]~I .input_power_up = "low";
defparam \LHEX2[2]~I .input_register_mode = "none";
defparam \LHEX2[2]~I .input_sync_reset = "none";
defparam \LHEX2[2]~I .oe_async_reset = "none";
defparam \LHEX2[2]~I .oe_power_up = "low";
defparam \LHEX2[2]~I .oe_register_mode = "none";
defparam \LHEX2[2]~I .oe_sync_reset = "none";
defparam \LHEX2[2]~I .operation_mode = "output";
defparam \LHEX2[2]~I .output_async_reset = "none";
defparam \LHEX2[2]~I .output_power_up = "low";
defparam \LHEX2[2]~I .output_register_mode = "none";
defparam \LHEX2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LHEX2[3]~I (
	.datain(\LedTotalMV|D7S2|D_out~21_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LHEX2[3]));
// synopsys translate_off
defparam \LHEX2[3]~I .input_async_reset = "none";
defparam \LHEX2[3]~I .input_power_up = "low";
defparam \LHEX2[3]~I .input_register_mode = "none";
defparam \LHEX2[3]~I .input_sync_reset = "none";
defparam \LHEX2[3]~I .oe_async_reset = "none";
defparam \LHEX2[3]~I .oe_power_up = "low";
defparam \LHEX2[3]~I .oe_register_mode = "none";
defparam \LHEX2[3]~I .oe_sync_reset = "none";
defparam \LHEX2[3]~I .operation_mode = "output";
defparam \LHEX2[3]~I .output_async_reset = "none";
defparam \LHEX2[3]~I .output_power_up = "low";
defparam \LHEX2[3]~I .output_register_mode = "none";
defparam \LHEX2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LHEX2[4]~I (
	.datain(\LedTotalMV|BtB|ciBtB06|BtB_out [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LHEX2[4]));
// synopsys translate_off
defparam \LHEX2[4]~I .input_async_reset = "none";
defparam \LHEX2[4]~I .input_power_up = "low";
defparam \LHEX2[4]~I .input_register_mode = "none";
defparam \LHEX2[4]~I .input_sync_reset = "none";
defparam \LHEX2[4]~I .oe_async_reset = "none";
defparam \LHEX2[4]~I .oe_power_up = "low";
defparam \LHEX2[4]~I .oe_register_mode = "none";
defparam \LHEX2[4]~I .oe_sync_reset = "none";
defparam \LHEX2[4]~I .operation_mode = "output";
defparam \LHEX2[4]~I .output_async_reset = "none";
defparam \LHEX2[4]~I .output_power_up = "low";
defparam \LHEX2[4]~I .output_register_mode = "none";
defparam \LHEX2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LHEX2[5]~I (
	.datain(\LedTotalMV|D7S2|D_out~23_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LHEX2[5]));
// synopsys translate_off
defparam \LHEX2[5]~I .input_async_reset = "none";
defparam \LHEX2[5]~I .input_power_up = "low";
defparam \LHEX2[5]~I .input_register_mode = "none";
defparam \LHEX2[5]~I .input_sync_reset = "none";
defparam \LHEX2[5]~I .oe_async_reset = "none";
defparam \LHEX2[5]~I .oe_power_up = "low";
defparam \LHEX2[5]~I .oe_register_mode = "none";
defparam \LHEX2[5]~I .oe_sync_reset = "none";
defparam \LHEX2[5]~I .operation_mode = "output";
defparam \LHEX2[5]~I .output_async_reset = "none";
defparam \LHEX2[5]~I .output_power_up = "low";
defparam \LHEX2[5]~I .output_register_mode = "none";
defparam \LHEX2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LHEX2[6]~I (
	.datain(!\LedTotalMV|D7S2|D_out~22_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LHEX2[6]));
// synopsys translate_off
defparam \LHEX2[6]~I .input_async_reset = "none";
defparam \LHEX2[6]~I .input_power_up = "low";
defparam \LHEX2[6]~I .input_register_mode = "none";
defparam \LHEX2[6]~I .input_sync_reset = "none";
defparam \LHEX2[6]~I .oe_async_reset = "none";
defparam \LHEX2[6]~I .oe_power_up = "low";
defparam \LHEX2[6]~I .oe_register_mode = "none";
defparam \LHEX2[6]~I .oe_sync_reset = "none";
defparam \LHEX2[6]~I .operation_mode = "output";
defparam \LHEX2[6]~I .output_async_reset = "none";
defparam \LHEX2[6]~I .output_power_up = "low";
defparam \LHEX2[6]~I .output_register_mode = "none";
defparam \LHEX2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LHEX1[0]~I (
	.datain(!\LedTotalMV|D7S1|D_out~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LHEX1[0]));
// synopsys translate_off
defparam \LHEX1[0]~I .input_async_reset = "none";
defparam \LHEX1[0]~I .input_power_up = "low";
defparam \LHEX1[0]~I .input_register_mode = "none";
defparam \LHEX1[0]~I .input_sync_reset = "none";
defparam \LHEX1[0]~I .oe_async_reset = "none";
defparam \LHEX1[0]~I .oe_power_up = "low";
defparam \LHEX1[0]~I .oe_register_mode = "none";
defparam \LHEX1[0]~I .oe_sync_reset = "none";
defparam \LHEX1[0]~I .operation_mode = "output";
defparam \LHEX1[0]~I .output_async_reset = "none";
defparam \LHEX1[0]~I .output_power_up = "low";
defparam \LHEX1[0]~I .output_register_mode = "none";
defparam \LHEX1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LHEX1[1]~I (
	.datain(!\LedTotalMV|D7S1|D_out~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LHEX1[1]));
// synopsys translate_off
defparam \LHEX1[1]~I .input_async_reset = "none";
defparam \LHEX1[1]~I .input_power_up = "low";
defparam \LHEX1[1]~I .input_register_mode = "none";
defparam \LHEX1[1]~I .input_sync_reset = "none";
defparam \LHEX1[1]~I .oe_async_reset = "none";
defparam \LHEX1[1]~I .oe_power_up = "low";
defparam \LHEX1[1]~I .oe_register_mode = "none";
defparam \LHEX1[1]~I .oe_sync_reset = "none";
defparam \LHEX1[1]~I .operation_mode = "output";
defparam \LHEX1[1]~I .output_async_reset = "none";
defparam \LHEX1[1]~I .output_power_up = "low";
defparam \LHEX1[1]~I .output_register_mode = "none";
defparam \LHEX1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LHEX1[2]~I (
	.datain(!\LedTotalMV|D7S1|D_out~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LHEX1[2]));
// synopsys translate_off
defparam \LHEX1[2]~I .input_async_reset = "none";
defparam \LHEX1[2]~I .input_power_up = "low";
defparam \LHEX1[2]~I .input_register_mode = "none";
defparam \LHEX1[2]~I .input_sync_reset = "none";
defparam \LHEX1[2]~I .oe_async_reset = "none";
defparam \LHEX1[2]~I .oe_power_up = "low";
defparam \LHEX1[2]~I .oe_register_mode = "none";
defparam \LHEX1[2]~I .oe_sync_reset = "none";
defparam \LHEX1[2]~I .operation_mode = "output";
defparam \LHEX1[2]~I .output_async_reset = "none";
defparam \LHEX1[2]~I .output_power_up = "low";
defparam \LHEX1[2]~I .output_register_mode = "none";
defparam \LHEX1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LHEX1[3]~I (
	.datain(!\LedTotalMV|D7S1|D_out~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LHEX1[3]));
// synopsys translate_off
defparam \LHEX1[3]~I .input_async_reset = "none";
defparam \LHEX1[3]~I .input_power_up = "low";
defparam \LHEX1[3]~I .input_register_mode = "none";
defparam \LHEX1[3]~I .input_sync_reset = "none";
defparam \LHEX1[3]~I .oe_async_reset = "none";
defparam \LHEX1[3]~I .oe_power_up = "low";
defparam \LHEX1[3]~I .oe_register_mode = "none";
defparam \LHEX1[3]~I .oe_sync_reset = "none";
defparam \LHEX1[3]~I .operation_mode = "output";
defparam \LHEX1[3]~I .output_async_reset = "none";
defparam \LHEX1[3]~I .output_power_up = "low";
defparam \LHEX1[3]~I .output_register_mode = "none";
defparam \LHEX1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LHEX1[4]~I (
	.datain(!\LedTotalMV|D7S1|D_out~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LHEX1[4]));
// synopsys translate_off
defparam \LHEX1[4]~I .input_async_reset = "none";
defparam \LHEX1[4]~I .input_power_up = "low";
defparam \LHEX1[4]~I .input_register_mode = "none";
defparam \LHEX1[4]~I .input_sync_reset = "none";
defparam \LHEX1[4]~I .oe_async_reset = "none";
defparam \LHEX1[4]~I .oe_power_up = "low";
defparam \LHEX1[4]~I .oe_register_mode = "none";
defparam \LHEX1[4]~I .oe_sync_reset = "none";
defparam \LHEX1[4]~I .operation_mode = "output";
defparam \LHEX1[4]~I .output_async_reset = "none";
defparam \LHEX1[4]~I .output_power_up = "low";
defparam \LHEX1[4]~I .output_register_mode = "none";
defparam \LHEX1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LHEX1[5]~I (
	.datain(!\LedTotalMV|D7S1|D_out~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LHEX1[5]));
// synopsys translate_off
defparam \LHEX1[5]~I .input_async_reset = "none";
defparam \LHEX1[5]~I .input_power_up = "low";
defparam \LHEX1[5]~I .input_register_mode = "none";
defparam \LHEX1[5]~I .input_sync_reset = "none";
defparam \LHEX1[5]~I .oe_async_reset = "none";
defparam \LHEX1[5]~I .oe_power_up = "low";
defparam \LHEX1[5]~I .oe_register_mode = "none";
defparam \LHEX1[5]~I .oe_sync_reset = "none";
defparam \LHEX1[5]~I .operation_mode = "output";
defparam \LHEX1[5]~I .output_async_reset = "none";
defparam \LHEX1[5]~I .output_power_up = "low";
defparam \LHEX1[5]~I .output_register_mode = "none";
defparam \LHEX1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LHEX1[6]~I (
	.datain(!\LedTotalMV|D7S1|D_out~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LHEX1[6]));
// synopsys translate_off
defparam \LHEX1[6]~I .input_async_reset = "none";
defparam \LHEX1[6]~I .input_power_up = "low";
defparam \LHEX1[6]~I .input_register_mode = "none";
defparam \LHEX1[6]~I .input_sync_reset = "none";
defparam \LHEX1[6]~I .oe_async_reset = "none";
defparam \LHEX1[6]~I .oe_power_up = "low";
defparam \LHEX1[6]~I .oe_register_mode = "none";
defparam \LHEX1[6]~I .oe_sync_reset = "none";
defparam \LHEX1[6]~I .operation_mode = "output";
defparam \LHEX1[6]~I .output_async_reset = "none";
defparam \LHEX1[6]~I .output_power_up = "low";
defparam \LHEX1[6]~I .output_register_mode = "none";
defparam \LHEX1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LHEX0[0]~I (
	.datain(!\LedTotalMV|D7S0|D_out~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LHEX0[0]));
// synopsys translate_off
defparam \LHEX0[0]~I .input_async_reset = "none";
defparam \LHEX0[0]~I .input_power_up = "low";
defparam \LHEX0[0]~I .input_register_mode = "none";
defparam \LHEX0[0]~I .input_sync_reset = "none";
defparam \LHEX0[0]~I .oe_async_reset = "none";
defparam \LHEX0[0]~I .oe_power_up = "low";
defparam \LHEX0[0]~I .oe_register_mode = "none";
defparam \LHEX0[0]~I .oe_sync_reset = "none";
defparam \LHEX0[0]~I .operation_mode = "output";
defparam \LHEX0[0]~I .output_async_reset = "none";
defparam \LHEX0[0]~I .output_power_up = "low";
defparam \LHEX0[0]~I .output_register_mode = "none";
defparam \LHEX0[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LHEX0[1]~I (
	.datain(!\LedTotalMV|D7S0|D_out~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LHEX0[1]));
// synopsys translate_off
defparam \LHEX0[1]~I .input_async_reset = "none";
defparam \LHEX0[1]~I .input_power_up = "low";
defparam \LHEX0[1]~I .input_register_mode = "none";
defparam \LHEX0[1]~I .input_sync_reset = "none";
defparam \LHEX0[1]~I .oe_async_reset = "none";
defparam \LHEX0[1]~I .oe_power_up = "low";
defparam \LHEX0[1]~I .oe_register_mode = "none";
defparam \LHEX0[1]~I .oe_sync_reset = "none";
defparam \LHEX0[1]~I .operation_mode = "output";
defparam \LHEX0[1]~I .output_async_reset = "none";
defparam \LHEX0[1]~I .output_power_up = "low";
defparam \LHEX0[1]~I .output_register_mode = "none";
defparam \LHEX0[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LHEX0[2]~I (
	.datain(!\LedTotalMV|D7S0|D_out~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LHEX0[2]));
// synopsys translate_off
defparam \LHEX0[2]~I .input_async_reset = "none";
defparam \LHEX0[2]~I .input_power_up = "low";
defparam \LHEX0[2]~I .input_register_mode = "none";
defparam \LHEX0[2]~I .input_sync_reset = "none";
defparam \LHEX0[2]~I .oe_async_reset = "none";
defparam \LHEX0[2]~I .oe_power_up = "low";
defparam \LHEX0[2]~I .oe_register_mode = "none";
defparam \LHEX0[2]~I .oe_sync_reset = "none";
defparam \LHEX0[2]~I .operation_mode = "output";
defparam \LHEX0[2]~I .output_async_reset = "none";
defparam \LHEX0[2]~I .output_power_up = "low";
defparam \LHEX0[2]~I .output_register_mode = "none";
defparam \LHEX0[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LHEX0[3]~I (
	.datain(!\LedTotalMV|D7S0|D_out~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LHEX0[3]));
// synopsys translate_off
defparam \LHEX0[3]~I .input_async_reset = "none";
defparam \LHEX0[3]~I .input_power_up = "low";
defparam \LHEX0[3]~I .input_register_mode = "none";
defparam \LHEX0[3]~I .input_sync_reset = "none";
defparam \LHEX0[3]~I .oe_async_reset = "none";
defparam \LHEX0[3]~I .oe_power_up = "low";
defparam \LHEX0[3]~I .oe_register_mode = "none";
defparam \LHEX0[3]~I .oe_sync_reset = "none";
defparam \LHEX0[3]~I .operation_mode = "output";
defparam \LHEX0[3]~I .output_async_reset = "none";
defparam \LHEX0[3]~I .output_power_up = "low";
defparam \LHEX0[3]~I .output_register_mode = "none";
defparam \LHEX0[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LHEX0[4]~I (
	.datain(!\LedTotalMV|D7S0|D_out~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LHEX0[4]));
// synopsys translate_off
defparam \LHEX0[4]~I .input_async_reset = "none";
defparam \LHEX0[4]~I .input_power_up = "low";
defparam \LHEX0[4]~I .input_register_mode = "none";
defparam \LHEX0[4]~I .input_sync_reset = "none";
defparam \LHEX0[4]~I .oe_async_reset = "none";
defparam \LHEX0[4]~I .oe_power_up = "low";
defparam \LHEX0[4]~I .oe_register_mode = "none";
defparam \LHEX0[4]~I .oe_sync_reset = "none";
defparam \LHEX0[4]~I .operation_mode = "output";
defparam \LHEX0[4]~I .output_async_reset = "none";
defparam \LHEX0[4]~I .output_power_up = "low";
defparam \LHEX0[4]~I .output_register_mode = "none";
defparam \LHEX0[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LHEX0[5]~I (
	.datain(!\LedTotalMV|D7S0|D_out~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LHEX0[5]));
// synopsys translate_off
defparam \LHEX0[5]~I .input_async_reset = "none";
defparam \LHEX0[5]~I .input_power_up = "low";
defparam \LHEX0[5]~I .input_register_mode = "none";
defparam \LHEX0[5]~I .input_sync_reset = "none";
defparam \LHEX0[5]~I .oe_async_reset = "none";
defparam \LHEX0[5]~I .oe_power_up = "low";
defparam \LHEX0[5]~I .oe_register_mode = "none";
defparam \LHEX0[5]~I .oe_sync_reset = "none";
defparam \LHEX0[5]~I .operation_mode = "output";
defparam \LHEX0[5]~I .output_async_reset = "none";
defparam \LHEX0[5]~I .output_power_up = "low";
defparam \LHEX0[5]~I .output_register_mode = "none";
defparam \LHEX0[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LHEX0[6]~I (
	.datain(!\LedTotalMV|D7S0|D_out~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LHEX0[6]));
// synopsys translate_off
defparam \LHEX0[6]~I .input_async_reset = "none";
defparam \LHEX0[6]~I .input_power_up = "low";
defparam \LHEX0[6]~I .input_register_mode = "none";
defparam \LHEX0[6]~I .input_sync_reset = "none";
defparam \LHEX0[6]~I .oe_async_reset = "none";
defparam \LHEX0[6]~I .oe_power_up = "low";
defparam \LHEX0[6]~I .oe_register_mode = "none";
defparam \LHEX0[6]~I .oe_sync_reset = "none";
defparam \LHEX0[6]~I .operation_mode = "output";
defparam \LHEX0[6]~I .output_async_reset = "none";
defparam \LHEX0[6]~I .output_power_up = "low";
defparam \LHEX0[6]~I .output_register_mode = "none";
defparam \LHEX0[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LHEX5[0]~I (
	.datain(!\LedROM|D7S1|D_out~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LHEX5[0]));
// synopsys translate_off
defparam \LHEX5[0]~I .input_async_reset = "none";
defparam \LHEX5[0]~I .input_power_up = "low";
defparam \LHEX5[0]~I .input_register_mode = "none";
defparam \LHEX5[0]~I .input_sync_reset = "none";
defparam \LHEX5[0]~I .oe_async_reset = "none";
defparam \LHEX5[0]~I .oe_power_up = "low";
defparam \LHEX5[0]~I .oe_register_mode = "none";
defparam \LHEX5[0]~I .oe_sync_reset = "none";
defparam \LHEX5[0]~I .operation_mode = "output";
defparam \LHEX5[0]~I .output_async_reset = "none";
defparam \LHEX5[0]~I .output_power_up = "low";
defparam \LHEX5[0]~I .output_register_mode = "none";
defparam \LHEX5[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LHEX5[1]~I (
	.datain(!\LedROM|D7S1|D_out~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LHEX5[1]));
// synopsys translate_off
defparam \LHEX5[1]~I .input_async_reset = "none";
defparam \LHEX5[1]~I .input_power_up = "low";
defparam \LHEX5[1]~I .input_register_mode = "none";
defparam \LHEX5[1]~I .input_sync_reset = "none";
defparam \LHEX5[1]~I .oe_async_reset = "none";
defparam \LHEX5[1]~I .oe_power_up = "low";
defparam \LHEX5[1]~I .oe_register_mode = "none";
defparam \LHEX5[1]~I .oe_sync_reset = "none";
defparam \LHEX5[1]~I .operation_mode = "output";
defparam \LHEX5[1]~I .output_async_reset = "none";
defparam \LHEX5[1]~I .output_power_up = "low";
defparam \LHEX5[1]~I .output_register_mode = "none";
defparam \LHEX5[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LHEX5[2]~I (
	.datain(!\LedROM|D7S1|D_out~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LHEX5[2]));
// synopsys translate_off
defparam \LHEX5[2]~I .input_async_reset = "none";
defparam \LHEX5[2]~I .input_power_up = "low";
defparam \LHEX5[2]~I .input_register_mode = "none";
defparam \LHEX5[2]~I .input_sync_reset = "none";
defparam \LHEX5[2]~I .oe_async_reset = "none";
defparam \LHEX5[2]~I .oe_power_up = "low";
defparam \LHEX5[2]~I .oe_register_mode = "none";
defparam \LHEX5[2]~I .oe_sync_reset = "none";
defparam \LHEX5[2]~I .operation_mode = "output";
defparam \LHEX5[2]~I .output_async_reset = "none";
defparam \LHEX5[2]~I .output_power_up = "low";
defparam \LHEX5[2]~I .output_register_mode = "none";
defparam \LHEX5[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LHEX5[3]~I (
	.datain(!\LedROM|D7S1|D_out~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LHEX5[3]));
// synopsys translate_off
defparam \LHEX5[3]~I .input_async_reset = "none";
defparam \LHEX5[3]~I .input_power_up = "low";
defparam \LHEX5[3]~I .input_register_mode = "none";
defparam \LHEX5[3]~I .input_sync_reset = "none";
defparam \LHEX5[3]~I .oe_async_reset = "none";
defparam \LHEX5[3]~I .oe_power_up = "low";
defparam \LHEX5[3]~I .oe_register_mode = "none";
defparam \LHEX5[3]~I .oe_sync_reset = "none";
defparam \LHEX5[3]~I .operation_mode = "output";
defparam \LHEX5[3]~I .output_async_reset = "none";
defparam \LHEX5[3]~I .output_power_up = "low";
defparam \LHEX5[3]~I .output_register_mode = "none";
defparam \LHEX5[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LHEX5[4]~I (
	.datain(!\LedROM|D7S1|D_out~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LHEX5[4]));
// synopsys translate_off
defparam \LHEX5[4]~I .input_async_reset = "none";
defparam \LHEX5[4]~I .input_power_up = "low";
defparam \LHEX5[4]~I .input_register_mode = "none";
defparam \LHEX5[4]~I .input_sync_reset = "none";
defparam \LHEX5[4]~I .oe_async_reset = "none";
defparam \LHEX5[4]~I .oe_power_up = "low";
defparam \LHEX5[4]~I .oe_register_mode = "none";
defparam \LHEX5[4]~I .oe_sync_reset = "none";
defparam \LHEX5[4]~I .operation_mode = "output";
defparam \LHEX5[4]~I .output_async_reset = "none";
defparam \LHEX5[4]~I .output_power_up = "low";
defparam \LHEX5[4]~I .output_register_mode = "none";
defparam \LHEX5[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LHEX5[5]~I (
	.datain(!\LedROM|D7S1|D_out~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LHEX5[5]));
// synopsys translate_off
defparam \LHEX5[5]~I .input_async_reset = "none";
defparam \LHEX5[5]~I .input_power_up = "low";
defparam \LHEX5[5]~I .input_register_mode = "none";
defparam \LHEX5[5]~I .input_sync_reset = "none";
defparam \LHEX5[5]~I .oe_async_reset = "none";
defparam \LHEX5[5]~I .oe_power_up = "low";
defparam \LHEX5[5]~I .oe_register_mode = "none";
defparam \LHEX5[5]~I .oe_sync_reset = "none";
defparam \LHEX5[5]~I .operation_mode = "output";
defparam \LHEX5[5]~I .output_async_reset = "none";
defparam \LHEX5[5]~I .output_power_up = "low";
defparam \LHEX5[5]~I .output_register_mode = "none";
defparam \LHEX5[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LHEX5[6]~I (
	.datain(!\LedROM|D7S1|D_out~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LHEX5[6]));
// synopsys translate_off
defparam \LHEX5[6]~I .input_async_reset = "none";
defparam \LHEX5[6]~I .input_power_up = "low";
defparam \LHEX5[6]~I .input_register_mode = "none";
defparam \LHEX5[6]~I .input_sync_reset = "none";
defparam \LHEX5[6]~I .oe_async_reset = "none";
defparam \LHEX5[6]~I .oe_power_up = "low";
defparam \LHEX5[6]~I .oe_register_mode = "none";
defparam \LHEX5[6]~I .oe_sync_reset = "none";
defparam \LHEX5[6]~I .operation_mode = "output";
defparam \LHEX5[6]~I .output_async_reset = "none";
defparam \LHEX5[6]~I .output_power_up = "low";
defparam \LHEX5[6]~I .output_register_mode = "none";
defparam \LHEX5[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LHEX4[0]~I (
	.datain(!\LedROM|D7S0|D_out~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LHEX4[0]));
// synopsys translate_off
defparam \LHEX4[0]~I .input_async_reset = "none";
defparam \LHEX4[0]~I .input_power_up = "low";
defparam \LHEX4[0]~I .input_register_mode = "none";
defparam \LHEX4[0]~I .input_sync_reset = "none";
defparam \LHEX4[0]~I .oe_async_reset = "none";
defparam \LHEX4[0]~I .oe_power_up = "low";
defparam \LHEX4[0]~I .oe_register_mode = "none";
defparam \LHEX4[0]~I .oe_sync_reset = "none";
defparam \LHEX4[0]~I .operation_mode = "output";
defparam \LHEX4[0]~I .output_async_reset = "none";
defparam \LHEX4[0]~I .output_power_up = "low";
defparam \LHEX4[0]~I .output_register_mode = "none";
defparam \LHEX4[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LHEX4[1]~I (
	.datain(!\LedROM|D7S0|D_out~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LHEX4[1]));
// synopsys translate_off
defparam \LHEX4[1]~I .input_async_reset = "none";
defparam \LHEX4[1]~I .input_power_up = "low";
defparam \LHEX4[1]~I .input_register_mode = "none";
defparam \LHEX4[1]~I .input_sync_reset = "none";
defparam \LHEX4[1]~I .oe_async_reset = "none";
defparam \LHEX4[1]~I .oe_power_up = "low";
defparam \LHEX4[1]~I .oe_register_mode = "none";
defparam \LHEX4[1]~I .oe_sync_reset = "none";
defparam \LHEX4[1]~I .operation_mode = "output";
defparam \LHEX4[1]~I .output_async_reset = "none";
defparam \LHEX4[1]~I .output_power_up = "low";
defparam \LHEX4[1]~I .output_register_mode = "none";
defparam \LHEX4[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LHEX4[2]~I (
	.datain(!\LedROM|D7S0|D_out~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LHEX4[2]));
// synopsys translate_off
defparam \LHEX4[2]~I .input_async_reset = "none";
defparam \LHEX4[2]~I .input_power_up = "low";
defparam \LHEX4[2]~I .input_register_mode = "none";
defparam \LHEX4[2]~I .input_sync_reset = "none";
defparam \LHEX4[2]~I .oe_async_reset = "none";
defparam \LHEX4[2]~I .oe_power_up = "low";
defparam \LHEX4[2]~I .oe_register_mode = "none";
defparam \LHEX4[2]~I .oe_sync_reset = "none";
defparam \LHEX4[2]~I .operation_mode = "output";
defparam \LHEX4[2]~I .output_async_reset = "none";
defparam \LHEX4[2]~I .output_power_up = "low";
defparam \LHEX4[2]~I .output_register_mode = "none";
defparam \LHEX4[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LHEX4[3]~I (
	.datain(!\LedROM|D7S0|D_out~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LHEX4[3]));
// synopsys translate_off
defparam \LHEX4[3]~I .input_async_reset = "none";
defparam \LHEX4[3]~I .input_power_up = "low";
defparam \LHEX4[3]~I .input_register_mode = "none";
defparam \LHEX4[3]~I .input_sync_reset = "none";
defparam \LHEX4[3]~I .oe_async_reset = "none";
defparam \LHEX4[3]~I .oe_power_up = "low";
defparam \LHEX4[3]~I .oe_register_mode = "none";
defparam \LHEX4[3]~I .oe_sync_reset = "none";
defparam \LHEX4[3]~I .operation_mode = "output";
defparam \LHEX4[3]~I .output_async_reset = "none";
defparam \LHEX4[3]~I .output_power_up = "low";
defparam \LHEX4[3]~I .output_register_mode = "none";
defparam \LHEX4[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LHEX4[4]~I (
	.datain(!\LedROM|D7S0|D_out~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LHEX4[4]));
// synopsys translate_off
defparam \LHEX4[4]~I .input_async_reset = "none";
defparam \LHEX4[4]~I .input_power_up = "low";
defparam \LHEX4[4]~I .input_register_mode = "none";
defparam \LHEX4[4]~I .input_sync_reset = "none";
defparam \LHEX4[4]~I .oe_async_reset = "none";
defparam \LHEX4[4]~I .oe_power_up = "low";
defparam \LHEX4[4]~I .oe_register_mode = "none";
defparam \LHEX4[4]~I .oe_sync_reset = "none";
defparam \LHEX4[4]~I .operation_mode = "output";
defparam \LHEX4[4]~I .output_async_reset = "none";
defparam \LHEX4[4]~I .output_power_up = "low";
defparam \LHEX4[4]~I .output_register_mode = "none";
defparam \LHEX4[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LHEX4[5]~I (
	.datain(!\LedROM|D7S0|D_out~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LHEX4[5]));
// synopsys translate_off
defparam \LHEX4[5]~I .input_async_reset = "none";
defparam \LHEX4[5]~I .input_power_up = "low";
defparam \LHEX4[5]~I .input_register_mode = "none";
defparam \LHEX4[5]~I .input_sync_reset = "none";
defparam \LHEX4[5]~I .oe_async_reset = "none";
defparam \LHEX4[5]~I .oe_power_up = "low";
defparam \LHEX4[5]~I .oe_register_mode = "none";
defparam \LHEX4[5]~I .oe_sync_reset = "none";
defparam \LHEX4[5]~I .operation_mode = "output";
defparam \LHEX4[5]~I .output_async_reset = "none";
defparam \LHEX4[5]~I .output_power_up = "low";
defparam \LHEX4[5]~I .output_register_mode = "none";
defparam \LHEX4[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LHEX4[6]~I (
	.datain(!\LedROM|D7S0|D_out~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LHEX4[6]));
// synopsys translate_off
defparam \LHEX4[6]~I .input_async_reset = "none";
defparam \LHEX4[6]~I .input_power_up = "low";
defparam \LHEX4[6]~I .input_register_mode = "none";
defparam \LHEX4[6]~I .input_sync_reset = "none";
defparam \LHEX4[6]~I .oe_async_reset = "none";
defparam \LHEX4[6]~I .oe_power_up = "low";
defparam \LHEX4[6]~I .oe_register_mode = "none";
defparam \LHEX4[6]~I .oe_sync_reset = "none";
defparam \LHEX4[6]~I .operation_mode = "output";
defparam \LHEX4[6]~I .output_async_reset = "none";
defparam \LHEX4[6]~I .output_power_up = "low";
defparam \LHEX4[6]~I .output_register_mode = "none";
defparam \LHEX4[6]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
