// Seed: 1219118136
module module_0 (
    input wire id_0,
    output wand id_1,
    output supply1 id_2,
    input wand id_3
);
  always @* begin
    id_2 = ((1'h0 - 1));
  end
endmodule
module module_1 (
    input wire id_0,
    input supply1 id_1,
    output supply1 id_2,
    input wand id_3,
    input supply1 id_4,
    output tri id_5,
    input supply1 id_6,
    input uwire id_7,
    input tri1 id_8,
    output supply1 id_9,
    input wor id_10,
    output tri1 id_11,
    input tri1 id_12,
    input wand id_13,
    input tri id_14,
    input wand id_15,
    input wand id_16,
    inout uwire id_17,
    input uwire id_18
);
  assign id_2 = 1 - 1;
  module_0(
      id_4, id_2, id_17, id_17
  );
endmodule
