// Seed: 3548253354
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_11, id_12;
endmodule
module module_1;
  supply0 \id_1 ;
  assign \id_1 = \id_1 && \id_1 ;
  id_2 :
  assert property (@(posedge \id_1 ) 1)
  else $unsigned(35);
  ;
  module_0 modCall_1 (
      id_2,
      \id_1 ,
      \id_1 ,
      id_2,
      id_2,
      \id_1 ,
      id_2,
      id_2,
      id_2,
      id_2
  );
  logic [7:0] id_3;
  parameter id_4 = -1;
  assign id_3[(-1)] = \id_1 == 1;
  assign id_2 = -1;
endmodule
