{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1430231802852 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1430231802852 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 28 15:36:42 2015 " "Processing started: Tue Apr 28 15:36:42 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1430231802852 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1430231802852 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off synth -c synth " "Command: quartus_map --read_settings_files=on --write_settings_files=off synth -c synth" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1430231802852 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1430231803245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "I2C_Controller.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430231803301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430231803301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_av_config.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_av_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_AV_Config " "Found entity 1: I2C_AV_Config" {  } { { "I2C_AV_Config.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/I2C_AV_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430231803307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430231803307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_50i_18_4o_25o.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_50i_18_4o_25o.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_50i_18_4o_25o " "Found entity 1: pll_50i_18_4o_25o" {  } { { "pll_50i_18_4o_25o.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/pll_50i_18_4o_25o.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430231803314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430231803314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adio_codec.v 1 1 " "Found 1 design units, including 1 entities, in source file adio_codec.v" { { "Info" "ISGN_ENTITY_NAME" "1 adio_codec " "Found entity 1: adio_codec" {  } { { "adio_codec.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/adio_codec.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430231803321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430231803321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_50_100o.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_50_100o.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_50_100o " "Found entity 1: pll_50_100o" {  } { { "pll_50_100o.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/pll_50_100o.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430231803327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430231803327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sine.v 1 1 " "Found 1 design units, including 1 entities, in source file sine.v" { { "Info" "ISGN_ENTITY_NAME" "1 sine " "Found entity 1: sine" {  } { { "sine.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/sine.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430231803332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430231803332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sine_approx.v 1 1 " "Found 1 design units, including 1 entities, in source file sine_approx.v" { { "Info" "ISGN_ENTITY_NAME" "1 sine_approx " "Found entity 1: sine_approx" {  } { { "sine_approx.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/sine_approx.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430231803338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430231803338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synth.v 1 1 " "Found 1 design units, including 1 entities, in source file synth.v" { { "Info" "ISGN_ENTITY_NAME" "1 synth " "Found entity 1: synth" {  } { { "synth.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/synth.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430231803343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430231803343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oscillator.v 1 1 " "Found 1 design units, including 1 entities, in source file oscillator.v" { { "Info" "ISGN_ENTITY_NAME" "1 oscillator " "Found entity 1: oscillator" {  } { { "oscillator.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/oscillator.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430231803349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430231803349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pac.v 1 1 " "Found 1 design units, including 1 entities, in source file pac.v" { { "Info" "ISGN_ENTITY_NAME" "1 pac " "Found entity 1: pac" {  } { { "pac.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/pac.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430231803354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430231803354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constants.v 0 0 " "Found 0 design units, including 0 entities, in source file constants.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430231803359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arpeggio.v 1 1 " "Found 1 design units, including 1 entities, in source file arpeggio.v" { { "Info" "ISGN_ENTITY_NAME" "1 arpeggio " "Found entity 1: arpeggio" {  } { { "arpeggio.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/arpeggio.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430231803365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430231803365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quater_sine.v 1 1 " "Found 1 design units, including 1 entities, in source file quater_sine.v" { { "Info" "ISGN_ENTITY_NAME" "1 quater_sine " "Found entity 1: quater_sine" {  } { { "quater_sine.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/quater_sine.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430231803371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430231803371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "voltage_control.v 1 1 " "Found 1 design units, including 1 entities, in source file voltage_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 voltage_control " "Found entity 1: voltage_control" {  } { { "voltage_control.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/voltage_control.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430231803376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430231803376 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "synth.v(26) " "Verilog HDL Instantiation warning at synth.v(26): instance has no name" {  } { { "synth.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/synth.v" 26 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1430231803379 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "synth.v(54) " "Verilog HDL Instantiation warning at synth.v(54): instance has no name" {  } { { "synth.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/synth.v" 54 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1430231803379 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "synth " "Elaborating entity \"synth\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1430231803455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_50i_18_4o_25o pll_50i_18_4o_25o:pll0 " "Elaborating entity \"pll_50i_18_4o_25o\" for hierarchy \"pll_50i_18_4o_25o:pll0\"" {  } { { "synth.v" "pll0" { Text "C:/Users/elca/Desktop/GitHub/synth/synth.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430231803460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_50i_18_4o_25o:pll0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_50i_18_4o_25o:pll0\|altpll:altpll_component\"" {  } { { "pll_50i_18_4o_25o.v" "altpll_component" { Text "C:/Users/elca/Desktop/GitHub/synth/pll_50i_18_4o_25o.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430231803503 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_50i_18_4o_25o:pll0\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_50i_18_4o_25o:pll0\|altpll:altpll_component\"" {  } { { "pll_50i_18_4o_25o.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/pll_50i_18_4o_25o.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430231803509 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_50i_18_4o_25o:pll0\|altpll:altpll_component " "Instantiated megafunction \"pll_50i_18_4o_25o:pll0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 3125 " "Parameter \"clk0_divide_by\" = \"3125\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430231803510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430231803510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1152 " "Parameter \"clk0_multiply_by\" = \"1152\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430231803510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430231803510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430231803510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430231803510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430231803510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430231803510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430231803510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430231803510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430231803510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430231803510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430231803510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_50i_18_4o_25o " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_50i_18_4o_25o\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430231803510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430231803510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430231803510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430231803510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430231803510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430231803510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430231803510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430231803510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430231803510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430231803510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430231803510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430231803510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430231803510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430231803510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430231803510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430231803510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430231803510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430231803510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430231803510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430231803510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430231803510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430231803510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430231803510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430231803510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430231803510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430231803510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430231803510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430231803510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430231803510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430231803510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430231803510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430231803510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430231803510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430231803510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430231803510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430231803510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430231803510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430231803510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430231803510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430231803510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430231803510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430231803510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430231803510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430231803510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430231803510 ""}  } { { "pll_50i_18_4o_25o.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/pll_50i_18_4o_25o.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1430231803510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arpeggio arpeggio:comb_3 " "Elaborating entity \"arpeggio\" for hierarchy \"arpeggio:comb_3\"" {  } { { "synth.v" "comb_3" { Text "C:/Users/elca/Desktop/GitHub/synth/synth.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430231803515 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 arpeggio.v(9) " "Verilog HDL assignment warning at arpeggio.v(9): truncated value with size 64 to match size of target (32)" {  } { { "arpeggio.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/arpeggio.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430231803516 "|synth|arpeggio:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 arpeggio.v(18) " "Verilog HDL assignment warning at arpeggio.v(18): truncated value with size 32 to match size of target (2)" {  } { { "arpeggio.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/arpeggio.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430231803516 "|synth|arpeggio:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oscillator oscillator:osc0 " "Elaborating entity \"oscillator\" for hierarchy \"oscillator:osc0\"" {  } { { "synth.v" "osc0" { Text "C:/Users/elca/Desktop/GitHub/synth/synth.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430231803518 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "v_internal oscillator.v(103) " "Verilog HDL warning at oscillator.v(103): object v_internal used but never assigned" {  } { { "oscillator.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/oscillator.v" 103 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1430231803519 "|oscillator"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "v_internal 0 oscillator.v(103) " "Net \"v_internal\" at oscillator.v(103) has no driver or initial value, using a default initial value '0'" {  } { { "oscillator.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/oscillator.v" 103 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1430231803520 "|oscillator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pac oscillator:osc0\|pac:PAC0 " "Elaborating entity \"pac\" for hierarchy \"oscillator:osc0\|pac:PAC0\"" {  } { { "oscillator.v" "PAC0" { Text "C:/Users/elca/Desktop/GitHub/synth/oscillator.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430231803522 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 pac.v(23) " "Verilog HDL assignment warning at pac.v(23): truncated value with size 32 to match size of target (12)" {  } { { "pac.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/pac.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430231803523 "|oscillator|pac:PAC0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 pac.v(31) " "Verilog HDL assignment warning at pac.v(31): truncated value with size 32 to match size of target (11)" {  } { { "pac.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/pac.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430231803523 "|oscillator|pac:PAC0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sine_approx oscillator:osc0\|sine_approx:SA0 " "Elaborating entity \"sine_approx\" for hierarchy \"oscillator:osc0\|sine_approx:SA0\"" {  } { { "oscillator.v" "SA0" { Text "C:/Users/elca/Desktop/GitHub/synth/oscillator.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430231803526 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "angle_d5 sine_approx.v(26) " "Verilog HDL or VHDL warning at sine_approx.v(26): object \"angle_d5\" assigned a value but never read" {  } { { "sine_approx.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/sine_approx.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430231803527 "|synth|oscillator:osc0|sine_approx:SA0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sine_approx.v(23) " "Verilog HDL assignment warning at sine_approx.v(23): truncated value with size 32 to match size of target (16)" {  } { { "sine_approx.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/sine_approx.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430231803527 "|synth|oscillator:osc0|sine_approx:SA0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 9 sine_approx.v(51) " "Verilog HDL assignment warning at sine_approx.v(51): truncated value with size 11 to match size of target (9)" {  } { { "sine_approx.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/sine_approx.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430231803527 "|synth|oscillator:osc0|sine_approx:SA0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 sine_approx.v(56) " "Verilog HDL assignment warning at sine_approx.v(56): truncated value with size 32 to match size of target (9)" {  } { { "sine_approx.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/sine_approx.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430231803527 "|synth|oscillator:osc0|sine_approx:SA0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "quater_sine oscillator:osc0\|sine_approx:SA0\|quater_sine:QS0 " "Elaborating entity \"quater_sine\" for hierarchy \"oscillator:osc0\|sine_approx:SA0\|quater_sine:QS0\"" {  } { { "sine_approx.v" "QS0" { Text "C:/Users/elca/Desktop/GitHub/synth/sine_approx.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430231803534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram oscillator:osc0\|sine_approx:SA0\|quater_sine:QS0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"oscillator:osc0\|sine_approx:SA0\|quater_sine:QS0\|altsyncram:altsyncram_component\"" {  } { { "quater_sine.v" "altsyncram_component" { Text "C:/Users/elca/Desktop/GitHub/synth/quater_sine.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430231803573 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "oscillator:osc0\|sine_approx:SA0\|quater_sine:QS0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"oscillator:osc0\|sine_approx:SA0\|quater_sine:QS0\|altsyncram:altsyncram_component\"" {  } { { "quater_sine.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/quater_sine.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430231803574 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "oscillator:osc0\|sine_approx:SA0\|quater_sine:QS0\|altsyncram:altsyncram_component " "Instantiated megafunction \"oscillator:osc0\|sine_approx:SA0\|quater_sine:QS0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430231803575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430231803575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file quater_sin.mif " "Parameter \"init_file\" = \"quater_sin.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430231803575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430231803575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430231803575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430231803575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430231803575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430231803575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430231803575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430231803575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430231803575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430231803575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430231803575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430231803575 ""}  } { { "quater_sine.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/quater_sine.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1430231803575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vlc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vlc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vlc1 " "Found entity 1: altsyncram_vlc1" {  } { { "db/altsyncram_vlc1.tdf" "" { Text "C:/Users/elca/Desktop/GitHub/synth/db/altsyncram_vlc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430231803645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430231803645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vlc1 oscillator:osc0\|sine_approx:SA0\|quater_sine:QS0\|altsyncram:altsyncram_component\|altsyncram_vlc1:auto_generated " "Elaborating entity \"altsyncram_vlc1\" for hierarchy \"oscillator:osc0\|sine_approx:SA0\|quater_sine:QS0\|altsyncram:altsyncram_component\|altsyncram_vlc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430231803647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_AV_Config I2C_AV_Config:iic0 " "Elaborating entity \"I2C_AV_Config\" for hierarchy \"I2C_AV_Config:iic0\"" {  } { { "synth.v" "iic0" { Text "C:/Users/elca/Desktop/GitHub/synth/synth.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430231803653 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 I2C_AV_Config.v(53) " "Verilog HDL assignment warning at I2C_AV_Config.v(53): truncated value with size 32 to match size of target (16)" {  } { { "I2C_AV_Config.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/I2C_AV_Config.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430231803655 "|synth|I2C_AV_Config:iic0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 I2C_AV_Config.v(101) " "Verilog HDL assignment warning at I2C_AV_Config.v(101): truncated value with size 32 to match size of target (4)" {  } { { "I2C_AV_Config.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/I2C_AV_Config.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430231803655 "|synth|I2C_AV_Config:iic0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller I2C_AV_Config:iic0\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"I2C_AV_Config:iic0\|I2C_Controller:u0\"" {  } { { "I2C_AV_Config.v" "u0" { Text "C:/Users/elca/Desktop/GitHub/synth/I2C_AV_Config.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430231803657 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(78) " "Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1)" {  } { { "I2C_Controller.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/I2C_Controller.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430231803658 "|synth|I2C_Controller:iic0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(77) " "Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1)" {  } { { "I2C_Controller.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/I2C_Controller.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430231803658 "|synth|I2C_Controller:iic0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_Controller.v(90) " "Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6)" {  } { { "I2C_Controller.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/I2C_Controller.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430231803659 "|synth|I2C_Controller:iic0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "voltage_control voltage_control:comb_5 " "Elaborating entity \"voltage_control\" for hierarchy \"voltage_control:comb_5\"" {  } { { "synth.v" "comb_5" { Text "C:/Users/elca/Desktop/GitHub/synth/synth.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430231803661 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 voltage_control.v(5) " "Verilog HDL assignment warning at voltage_control.v(5): truncated value with size 32 to match size of target (16)" {  } { { "voltage_control.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/voltage_control.v" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430231803662 "|synth|voltage_control:comb_5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adio_codec adio_codec:ad0 " "Elaborating entity \"adio_codec\" for hierarchy \"adio_codec:ad0\"" {  } { { "synth.v" "ad0" { Text "C:/Users/elca/Desktop/GitHub/synth/synth.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430231803675 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "music1_ramp adio_codec.v(128) " "Verilog HDL warning at adio_codec.v(128): object music1_ramp used but never assigned" {  } { { "adio_codec.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/adio_codec.v" 128 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1430231803677 "|synth|adio_codec:ad0"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "music2_ramp adio_codec.v(129) " "Verilog HDL warning at adio_codec.v(129): object music2_ramp used but never assigned" {  } { { "adio_codec.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/adio_codec.v" 129 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1430231803677 "|synth|adio_codec:ad0"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "music1_sin adio_codec.v(130) " "Verilog HDL warning at adio_codec.v(130): object music1_sin used but never assigned" {  } { { "adio_codec.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/adio_codec.v" 130 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1430231803677 "|synth|adio_codec:ad0"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "music2_sin adio_codec.v(131) " "Verilog HDL warning at adio_codec.v(131): object music2_sin used but never assigned" {  } { { "adio_codec.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/adio_codec.v" 131 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1430231803677 "|synth|adio_codec:ad0"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "music3_ramp adio_codec.v(132) " "Verilog HDL warning at adio_codec.v(132): object music3_ramp used but never assigned" {  } { { "adio_codec.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/adio_codec.v" 132 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1430231803677 "|synth|adio_codec:ad0"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "music4_ramp adio_codec.v(133) " "Verilog HDL warning at adio_codec.v(133): object music4_ramp used but never assigned" {  } { { "adio_codec.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/adio_codec.v" 133 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1430231803677 "|synth|adio_codec:ad0"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "music3_sin adio_codec.v(134) " "Verilog HDL warning at adio_codec.v(134): object music3_sin used but never assigned" {  } { { "adio_codec.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/adio_codec.v" 134 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1430231803677 "|synth|adio_codec:ad0"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "music4_sin adio_codec.v(135) " "Verilog HDL warning at adio_codec.v(135): object music4_sin used but never assigned" {  } { { "adio_codec.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/adio_codec.v" 135 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1430231803677 "|synth|adio_codec:ad0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sound_o adio_codec.v(140) " "Verilog HDL or VHDL warning at adio_codec.v(140): object \"sound_o\" assigned a value but never read" {  } { { "adio_codec.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/adio_codec.v" 140 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430231803677 "|synth|adio_codec:ad0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ramp1_ramp adio_codec.v(191) " "Verilog HDL or VHDL warning at adio_codec.v(191): object \"ramp1_ramp\" assigned a value but never read" {  } { { "adio_codec.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/adio_codec.v" 191 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430231803677 "|synth|adio_codec:ad0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ramp2_ramp adio_codec.v(192) " "Verilog HDL or VHDL warning at adio_codec.v(192): object \"ramp2_ramp\" assigned a value but never read" {  } { { "adio_codec.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/adio_codec.v" 192 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430231803677 "|synth|adio_codec:ad0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ramp3_ramp adio_codec.v(193) " "Verilog HDL or VHDL warning at adio_codec.v(193): object \"ramp3_ramp\" assigned a value but never read" {  } { { "adio_codec.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/adio_codec.v" 193 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430231803677 "|synth|adio_codec:ad0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ramp4_ramp adio_codec.v(194) " "Verilog HDL or VHDL warning at adio_codec.v(194): object \"ramp4_ramp\" assigned a value but never read" {  } { { "adio_codec.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/adio_codec.v" 194 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430231803677 "|synth|adio_codec:ad0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ramp1_sin adio_codec.v(195) " "Verilog HDL or VHDL warning at adio_codec.v(195): object \"ramp1_sin\" assigned a value but never read" {  } { { "adio_codec.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/adio_codec.v" 195 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430231803677 "|synth|adio_codec:ad0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ramp2_sin adio_codec.v(196) " "Verilog HDL or VHDL warning at adio_codec.v(196): object \"ramp2_sin\" assigned a value but never read" {  } { { "adio_codec.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/adio_codec.v" 196 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430231803678 "|synth|adio_codec:ad0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ramp3_sin adio_codec.v(197) " "Verilog HDL or VHDL warning at adio_codec.v(197): object \"ramp3_sin\" assigned a value but never read" {  } { { "adio_codec.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/adio_codec.v" 197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430231803678 "|synth|adio_codec:ad0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ramp4_sin adio_codec.v(198) " "Verilog HDL or VHDL warning at adio_codec.v(198): object \"ramp4_sin\" assigned a value but never read" {  } { { "adio_codec.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/adio_codec.v" 198 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430231803678 "|synth|adio_codec:ad0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 adio_codec.v(65) " "Verilog HDL assignment warning at adio_codec.v(65): truncated value with size 32 to match size of target (4)" {  } { { "adio_codec.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/adio_codec.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430231803678 "|synth|adio_codec:ad0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 adio_codec.v(90) " "Verilog HDL assignment warning at adio_codec.v(90): truncated value with size 32 to match size of target (9)" {  } { { "adio_codec.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/adio_codec.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430231803678 "|synth|adio_codec:ad0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 adio_codec.v(98) " "Verilog HDL assignment warning at adio_codec.v(98): truncated value with size 32 to match size of target (8)" {  } { { "adio_codec.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/adio_codec.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430231803678 "|synth|adio_codec:ad0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 adio_codec.v(106) " "Verilog HDL assignment warning at adio_codec.v(106): truncated value with size 32 to match size of target (7)" {  } { { "adio_codec.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/adio_codec.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430231803678 "|synth|adio_codec:ad0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 adio_codec.v(119) " "Verilog HDL assignment warning at adio_codec.v(119): truncated value with size 32 to match size of target (6)" {  } { { "adio_codec.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/adio_codec.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430231803678 "|synth|adio_codec:ad0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 adio_codec.v(146) " "Verilog HDL assignment warning at adio_codec.v(146): truncated value with size 32 to match size of target (4)" {  } { { "adio_codec.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/adio_codec.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430231803678 "|synth|adio_codec:ad0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 adio_codec.v(191) " "Verilog HDL assignment warning at adio_codec.v(191): truncated value with size 32 to match size of target (6)" {  } { { "adio_codec.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/adio_codec.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430231803678 "|synth|adio_codec:ad0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 adio_codec.v(192) " "Verilog HDL assignment warning at adio_codec.v(192): truncated value with size 32 to match size of target (6)" {  } { { "adio_codec.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/adio_codec.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430231803678 "|synth|adio_codec:ad0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 adio_codec.v(193) " "Verilog HDL assignment warning at adio_codec.v(193): truncated value with size 32 to match size of target (6)" {  } { { "adio_codec.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/adio_codec.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430231803678 "|synth|adio_codec:ad0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 adio_codec.v(194) " "Verilog HDL assignment warning at adio_codec.v(194): truncated value with size 32 to match size of target (6)" {  } { { "adio_codec.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/adio_codec.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430231803678 "|synth|adio_codec:ad0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 adio_codec.v(195) " "Verilog HDL assignment warning at adio_codec.v(195): truncated value with size 32 to match size of target (6)" {  } { { "adio_codec.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/adio_codec.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430231803678 "|synth|adio_codec:ad0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 adio_codec.v(196) " "Verilog HDL assignment warning at adio_codec.v(196): truncated value with size 32 to match size of target (6)" {  } { { "adio_codec.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/adio_codec.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430231803678 "|synth|adio_codec:ad0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 adio_codec.v(197) " "Verilog HDL assignment warning at adio_codec.v(197): truncated value with size 32 to match size of target (6)" {  } { { "adio_codec.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/adio_codec.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430231803678 "|synth|adio_codec:ad0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 adio_codec.v(198) " "Verilog HDL assignment warning at adio_codec.v(198): truncated value with size 32 to match size of target (6)" {  } { { "adio_codec.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/adio_codec.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430231803678 "|synth|adio_codec:ad0"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "oscillator:osc0\|sine_approx:SA0\|quater_sine:QS0\|altsyncram:altsyncram_component\|altsyncram_vlc1:auto_generated\|q_a\[12\] " "Synthesized away node \"oscillator:osc0\|sine_approx:SA0\|quater_sine:QS0\|altsyncram:altsyncram_component\|altsyncram_vlc1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_vlc1.tdf" "" { Text "C:/Users/elca/Desktop/GitHub/synth/db/altsyncram_vlc1.tdf" 288 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "quater_sine.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/quater_sine.v" 85 0 0 } } { "sine_approx.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/sine_approx.v" 20 0 0 } } { "oscillator.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/oscillator.v" 104 0 0 } } { "synth.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/synth.v" 34 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430231803796 "|synth|oscillator:osc0|sine_approx:SA0|quater_sine:QS0|altsyncram:altsyncram_component|altsyncram_vlc1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "oscillator:osc0\|sine_approx:SA0\|quater_sine:QS0\|altsyncram:altsyncram_component\|altsyncram_vlc1:auto_generated\|q_a\[13\] " "Synthesized away node \"oscillator:osc0\|sine_approx:SA0\|quater_sine:QS0\|altsyncram:altsyncram_component\|altsyncram_vlc1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_vlc1.tdf" "" { Text "C:/Users/elca/Desktop/GitHub/synth/db/altsyncram_vlc1.tdf" 309 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "quater_sine.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/quater_sine.v" 85 0 0 } } { "sine_approx.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/sine_approx.v" 20 0 0 } } { "oscillator.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/oscillator.v" 104 0 0 } } { "synth.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/synth.v" 34 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430231803796 "|synth|oscillator:osc0|sine_approx:SA0|quater_sine:QS0|altsyncram:altsyncram_component|altsyncram_vlc1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "oscillator:osc0\|sine_approx:SA0\|quater_sine:QS0\|altsyncram:altsyncram_component\|altsyncram_vlc1:auto_generated\|q_a\[14\] " "Synthesized away node \"oscillator:osc0\|sine_approx:SA0\|quater_sine:QS0\|altsyncram:altsyncram_component\|altsyncram_vlc1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_vlc1.tdf" "" { Text "C:/Users/elca/Desktop/GitHub/synth/db/altsyncram_vlc1.tdf" 330 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "quater_sine.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/quater_sine.v" 85 0 0 } } { "sine_approx.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/sine_approx.v" 20 0 0 } } { "oscillator.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/oscillator.v" 104 0 0 } } { "synth.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/synth.v" 34 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430231803796 "|synth|oscillator:osc0|sine_approx:SA0|quater_sine:QS0|altsyncram:altsyncram_component|altsyncram_vlc1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "oscillator:osc0\|sine_approx:SA0\|quater_sine:QS0\|altsyncram:altsyncram_component\|altsyncram_vlc1:auto_generated\|q_a\[15\] " "Synthesized away node \"oscillator:osc0\|sine_approx:SA0\|quater_sine:QS0\|altsyncram:altsyncram_component\|altsyncram_vlc1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_vlc1.tdf" "" { Text "C:/Users/elca/Desktop/GitHub/synth/db/altsyncram_vlc1.tdf" 351 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "quater_sine.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/quater_sine.v" 85 0 0 } } { "sine_approx.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/sine_approx.v" 20 0 0 } } { "oscillator.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/oscillator.v" 104 0 0 } } { "synth.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/synth.v" 34 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430231803796 "|synth|oscillator:osc0|sine_approx:SA0|quater_sine:QS0|altsyncram:altsyncram_component|altsyncram_vlc1:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1430231803796 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1430231803796 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1430231804129 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sda sda " "Removed fan-out from the always-disabled I/O buffer \"sda\" to the node \"sda\"" {  } { { "synth.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/synth.v" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430231804148 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Quartus II" 0 -1 1430231804148 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "scl VCC " "Pin \"scl\" is stuck at VCC" {  } { { "synth.v" "" { Text "C:/Users/elca/Desktop/GitHub/synth/synth.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430231804189 "|synth|scl"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1430231804189 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "32 " "32 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1430231804281 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1430231804464 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430231804464 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "185 " "Implemented 185 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1430231804531 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1430231804531 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1430231804531 ""} { "Info" "ICUT_CUT_TM_LCELLS" "165 " "Implemented 165 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1430231804531 ""} { "Info" "ICUT_CUT_TM_RAMS" "12 " "Implemented 12 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1430231804531 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1430231804531 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1430231804531 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 61 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 61 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "460 " "Peak virtual memory: 460 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1430231804565 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 28 15:36:44 2015 " "Processing ended: Tue Apr 28 15:36:44 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1430231804565 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1430231804565 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1430231804565 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1430231804565 ""}
