##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for Clock_2
		4.3::Critical Path Report for \C_6:CounterHW\/tc
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.2::Critical Path Report for (Clock_2:R vs. Clock_2:R)
		5.3::Critical Path Report for (\C_6:CounterHW\/tc:R vs. \C_6:CounterHW\/tc:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 17
Clock: Clock_1                   | Frequency: 32.66 MHz   | Target: 4.00 MHz   | 
Clock: Clock_1(fixed-function)   | N/A                    | Target: 4.00 MHz   | 
Clock: Clock_2                   | Frequency: 44.82 MHz   | Target: 2.00 MHz   | 
Clock: CyBUS_CLK                 | N/A                    | Target: 24.00 MHz  | 
Clock: CyILO                     | N/A                    | Target: 0.00 MHz   | 
Clock: CyIMO                     | N/A                    | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK              | N/A                    | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                 | N/A                    | Target: 24.00 MHz  | 
Clock: Net_152/q                 | N/A                    | Target: 0.50 MHz   | 
Clock: Net_165/q                 | N/A                    | Target: 0.13 MHz   | 
Clock: \C_6:CounterHW\/tc        | Frequency: 116.81 MHz  | Target: 2.00 MHz   | 
Clock: \C_Sharp_6:CounterHW\/tc  | N/A                    | Target: 2.00 MHz   | 
Clock: \D_6:CounterHW\/tc        | N/A                    | Target: 2.00 MHz   | 
Clock: \D_SHARP_6:CounterHW\/tc  | N/A                    | Target: 2.00 MHz   | 
Clock: cydff_1/q                 | N/A                    | Target: 1.00 MHz   | 
Clock: cydff_5/q                 | N/A                    | Target: 0.25 MHz   | 
Clock: cydff_7/q                 | N/A                    | Target: 0.06 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock        Capture Clock       Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------------  ------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1             Clock_1             250000           219379      N/A              N/A         N/A              N/A         N/A              N/A         
Clock_2             Clock_2             500000           477687      N/A              N/A         N/A              N/A         N/A              N/A         
\C_6:CounterHW\/tc  \C_6:CounterHW\/tc  500000           491439      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name             Clock to Out  Clock Name:Phase            
--------------------  ------------  --------------------------  
A_6_Out(0)_PAD        26101         Clock_1:R                   
A_Sharp_6_Out(0)_PAD  24865         Clock_1:R                   
B_6_Out(0)_PAD        24531         Clock_1:R                   
C1(0)_PAD             34774         \C_6:CounterHW\/tc:R        
C2(0)_PAD             35561         \C_6:CounterHW\/tc:R        
C3(0)_PAD             35301         \C_6:CounterHW\/tc:R        
C4(0)_PAD             35371         \C_6:CounterHW\/tc:R        
C5(0)_PAD             31406         \C_6:CounterHW\/tc:R        
C6(0)_PAD             33759         \C_6:CounterHW\/tc:R        
CS1(0)_PAD            63020         cydff_7/q:F                 
CS2(0)_PAD            56723         cydff_7/q:R                 
CS2(0)_PAD            56723         cydff_7/q:F                 
CS3(0)_PAD            47000         Net_165/q:R                 
CS3(0)_PAD            47000         Net_165/q:F                 
CS4(0)_PAD            41451         cydff_5/q:R                 
CS4(0)_PAD            41451         cydff_5/q:F                 
CS5(0)_PAD            41076         Net_152/q:R                 
CS5(0)_PAD            41076         Net_152/q:F                 
CS6(0)_PAD            33467         cydff_1/q:R                 
CS6(0)_PAD            33467         cydff_1/q:F                 
D6(0)_PAD             32317         \D_6:CounterHW\/tc:R        
DS6(0)_PAD            33068         \D_SHARP_6:CounterHW\/tc:R  
E_6_Out(0)_PAD        27309         Clock_2:R                   
F_6_Out(0)_PAD        24822         Clock_1:R                   
F_Sharp_6_Out(0)_PAD  27295         Clock_1:R                   
G_6_Out(0)_PAD        25625         Clock_1:R                   
G_Sharp_6_Out(0)_PAD  23930         Clock_1:R                   


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 32.66 MHz | Target: 4.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_1\/q
Path End       : \G_6:count_8\/main_1
Capture Clock  : \G_6:count_8\/clock_0
Path slack     : 219379p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27111
-------------------------------------   ----- 
End-of-path arrival time (ps)           27111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_1\/clock_0                                      macrocell71         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_1\/q                                 macrocell71   1250   1250  219379  RISE       1
\G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\/main_0  macrocell4   10397  11647  219379  RISE       1
\G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell4    3350  14997  219379  RISE       1
\G_6:count_8_split\/main_11                     macrocell29   6524  21521  219379  RISE       1
\G_6:count_8_split\/q                           macrocell29   3350  24871  219379  RISE       1
\G_6:count_8\/main_1                            macrocell77   2241  27111  219379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_8\/clock_0                                      macrocell77         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 44.82 MHz | Target: 2.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_1\/q
Path End       : \E_6:count_9\/main_1
Capture Clock  : \E_6:count_9\/clock_0
Path slack     : 477687p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18803
-------------------------------------   ----- 
End-of-path arrival time (ps)           18803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_1\/clock_0                                      macrocell138        0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_1\/q                                 macrocell138   1250   1250  477687  RISE       1
\E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\/main_6  macrocell32    5672   6922  477687  RISE       1
\E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell32    3350  10272  477687  RISE       1
\E_6:count_9_split\/main_11                     macrocell9     2287  12559  477687  RISE       1
\E_6:count_9_split\/q                           macrocell9     3350  15909  477687  RISE       1
\E_6:count_9\/main_1                            macrocell130   2893  18803  477687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_9\/clock_0                                      macrocell130        0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for \C_6:CounterHW\/tc
************************************************
Clock: \C_6:CounterHW\/tc
Frequency: 116.81 MHz | Target: 2.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : C_0/q
Path End       : C_4/main_0
Capture Clock  : C_4/clock_0
Path slack     : 491439p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                     8534
+ Cycle adjust (\C_6:CounterHW\/tc:R#1 vs. \C_6:CounterHW\/tc:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       505024

Launch Clock Arrival Time                      0
+ Clock path delay                      7659
+ Data path delay                       5926
-------------------------------------   ---- 
End-of-path arrival time (ps)           13584
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_0                                      clockblockcell      0      0  RISE       1
\C_6:CounterHW\/clock                                         timercell           0      0  RISE       1
\C_6:CounterHW\/tc                                            timercell        1000   1000  
\C_6:CounterHW\/tc (TOTAL_ADJUSTMENTS)                        timercell           0   1000  RISE       1
--\C_6:CounterHW\/tc (Clock Phase Adjustment Delay)           timercell           0    N/A  
C_0/clock_0                                                   macrocell41      6659   7659  RISE       1

Data path
pin name    model name   delay     AT   slack  edge  Fanout
----------  -----------  -----  -----  ------  ----  ------
C_0/q       macrocell41   1250   8909  491439  RISE       1
C_4/main_0  macrocell40   4676  13584  491439  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_0                                      clockblockcell      0      0  RISE       1
\C_6:CounterHW\/clock                                         timercell           0      0  RISE       1
\C_6:CounterHW\/tc                                            timercell        1000   1000  
\C_6:CounterHW\/tc (TOTAL_ADJUSTMENTS)                        timercell           0   1000  RISE       1
--\C_6:CounterHW\/tc (Clock Phase Adjustment Delay)           timercell           0    N/A  
C_4/clock_0                                                   macrocell40      7534   8534  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_1\/q
Path End       : \G_6:count_8\/main_1
Capture Clock  : \G_6:count_8\/clock_0
Path slack     : 219379p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27111
-------------------------------------   ----- 
End-of-path arrival time (ps)           27111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_1\/clock_0                                      macrocell71         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_1\/q                                 macrocell71   1250   1250  219379  RISE       1
\G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\/main_0  macrocell4   10397  11647  219379  RISE       1
\G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell4    3350  14997  219379  RISE       1
\G_6:count_8_split\/main_11                     macrocell29   6524  21521  219379  RISE       1
\G_6:count_8_split\/q                           macrocell29   3350  24871  219379  RISE       1
\G_6:count_8\/main_1                            macrocell77   2241  27111  219379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_8\/clock_0                                      macrocell77         0      0  RISE       1


5.2::Critical Path Report for (Clock_2:R vs. Clock_2:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_1\/q
Path End       : \E_6:count_9\/main_1
Capture Clock  : \E_6:count_9\/clock_0
Path slack     : 477687p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18803
-------------------------------------   ----- 
End-of-path arrival time (ps)           18803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_1\/clock_0                                      macrocell138        0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_1\/q                                 macrocell138   1250   1250  477687  RISE       1
\E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\/main_6  macrocell32    5672   6922  477687  RISE       1
\E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell32    3350  10272  477687  RISE       1
\E_6:count_9_split\/main_11                     macrocell9     2287  12559  477687  RISE       1
\E_6:count_9_split\/q                           macrocell9     3350  15909  477687  RISE       1
\E_6:count_9\/main_1                            macrocell130   2893  18803  477687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_9\/clock_0                                      macrocell130        0      0  RISE       1


5.3::Critical Path Report for (\C_6:CounterHW\/tc:R vs. \C_6:CounterHW\/tc:R)
*****************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : C_0/q
Path End       : C_4/main_0
Capture Clock  : C_4/clock_0
Path slack     : 491439p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                     8534
+ Cycle adjust (\C_6:CounterHW\/tc:R#1 vs. \C_6:CounterHW\/tc:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       505024

Launch Clock Arrival Time                      0
+ Clock path delay                      7659
+ Data path delay                       5926
-------------------------------------   ---- 
End-of-path arrival time (ps)           13584
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_0                                      clockblockcell      0      0  RISE       1
\C_6:CounterHW\/clock                                         timercell           0      0  RISE       1
\C_6:CounterHW\/tc                                            timercell        1000   1000  
\C_6:CounterHW\/tc (TOTAL_ADJUSTMENTS)                        timercell           0   1000  RISE       1
--\C_6:CounterHW\/tc (Clock Phase Adjustment Delay)           timercell           0    N/A  
C_0/clock_0                                                   macrocell41      6659   7659  RISE       1

Data path
pin name    model name   delay     AT   slack  edge  Fanout
----------  -----------  -----  -----  ------  ----  ------
C_0/q       macrocell41   1250   8909  491439  RISE       1
C_4/main_0  macrocell40   4676  13584  491439  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_0                                      clockblockcell      0      0  RISE       1
\C_6:CounterHW\/clock                                         timercell           0      0  RISE       1
\C_6:CounterHW\/tc                                            timercell        1000   1000  
\C_6:CounterHW\/tc (TOTAL_ADJUSTMENTS)                        timercell           0   1000  RISE       1
--\C_6:CounterHW\/tc (Clock Phase Adjustment Delay)           timercell           0    N/A  
C_4/clock_0                                                   macrocell40      7534   8534  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_1\/q
Path End       : \G_6:count_8\/main_1
Capture Clock  : \G_6:count_8\/clock_0
Path slack     : 219379p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27111
-------------------------------------   ----- 
End-of-path arrival time (ps)           27111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_1\/clock_0                                      macrocell71         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_1\/q                                 macrocell71   1250   1250  219379  RISE       1
\G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\/main_0  macrocell4   10397  11647  219379  RISE       1
\G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell4    3350  14997  219379  RISE       1
\G_6:count_8_split\/main_11                     macrocell29   6524  21521  219379  RISE       1
\G_6:count_8_split\/q                           macrocell29   3350  24871  219379  RISE       1
\G_6:count_8\/main_1                            macrocell77   2241  27111  219379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_8\/clock_0                                      macrocell77         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_1\/q
Path End       : \A_6:count_8\/main_1
Capture Clock  : \A_6:count_8\/clock_0
Path slack     : 221470p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25020
-------------------------------------   ----- 
End-of-path arrival time (ps)           25020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_1\/clock_0                                      macrocell71         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_1\/q                                 macrocell71   1250   1250  219379  RISE       1
\A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\/main_1  macrocell6   11576  12826  221470  RISE       1
\A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell6    3350  16176  221470  RISE       1
\A_6:count_8_split\/main_11                     macrocell18   2588  18764  221470  RISE       1
\A_6:count_8_split\/q                           macrocell18   3350  22114  221470  RISE       1
\A_6:count_8\/main_1                            macrocell99   2906  25020  221470  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_8\/clock_0                                      macrocell99         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_1\/q
Path End       : \F_6:count_9\/main_1
Capture Clock  : \F_6:count_9\/clock_0
Path slack     : 221759p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24731
-------------------------------------   ----- 
End-of-path arrival time (ps)           24731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_1\/clock_0                                      macrocell71         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_1\/q                                 macrocell71   1250   1250  219379  RISE       1
\F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\/main_6  macrocell3   11548  12798  221759  RISE       1
\F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell3    3350  16148  221759  RISE       1
\F_6:count_9_split\/main_11                     macrocell36   2931  19079  221759  RISE       1
\F_6:count_9_split\/q                           macrocell36   3350  22429  221759  RISE       1
\F_6:count_9\/main_1                            macrocell63   2302  24731  221759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_9\/clock_0                                      macrocell63         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_Sharp_6:count_9\/q
Path End       : Net_91/main_1
Capture Clock  : Net_91/clock_0
Path slack     : 222025p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24465
-------------------------------------   ----- 
End-of-path arrival time (ps)           24465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_9\/clock_0                                macrocell87         0      0  RISE       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\G_Sharp_6:count_9\/q   macrocell87   1250   1250  222025  RISE       1
Net_91_split/main_1     macrocell28   7990   9240  222025  RISE       1
Net_91_split/q          macrocell28   3350  12590  222025  RISE       1
Net_91_split_2/main_11  macrocell26   6238  18828  222025  RISE       1
Net_91_split_2/q        macrocell26   3350  22178  222025  RISE       1
Net_91/main_1           macrocell85   2288  24465  222025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_91/clock_0                                             macrocell85         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_10\/q
Path End       : Net_97/main_1
Capture Clock  : Net_97/clock_0
Path slack     : 224118p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22372
-------------------------------------   ----- 
End-of-path arrival time (ps)           22372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_10\/clock_0                               macrocell107        0      0  RISE       1

Data path
pin name                model name    delay     AT   slack  edge  Fanout
----------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_10\/q  macrocell107   1250   1250  224118  RISE       1
Net_97_split/main_0     macrocell17    8458   9708  224118  RISE       1
Net_97_split/q          macrocell17    3350  13058  224118  RISE       1
Net_97_split_2/main_11  macrocell15    3660  16718  224118  RISE       1
Net_97_split_2/q        macrocell15    3350  20068  224118  RISE       1
Net_97/main_1           macrocell106   2304  22372  224118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_97/clock_0                                             macrocell106        0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_1\/q
Path End       : \G_6:count_10\/main_3
Capture Clock  : \G_6:count_10\/clock_0
Path slack     : 224951p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21539
-------------------------------------   ----- 
End-of-path arrival time (ps)           21539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_1\/clock_0                                      macrocell71         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_1\/q                                 macrocell71   1250   1250  219379  RISE       1
\G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\/main_0  macrocell4   10397  11647  219379  RISE       1
\G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell4    3350  14997  219379  RISE       1
\G_6:count_10\/main_3                           macrocell75   6542  21539  224951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_10\/clock_0                                     macrocell75         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_1\/q
Path End       : \G_6:count_9\/main_2
Capture Clock  : \G_6:count_9\/clock_0
Path slack     : 224951p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21539
-------------------------------------   ----- 
End-of-path arrival time (ps)           21539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_1\/clock_0                                      macrocell71         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_1\/q                                 macrocell71   1250   1250  219379  RISE       1
\G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\/main_0  macrocell4   10397  11647  219379  RISE       1
\G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell4    3350  14997  219379  RISE       1
\G_6:count_9\/main_2                            macrocell76   6542  21539  224951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_9\/clock_0                                      macrocell76         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \G_6:count_10\/main_4
Capture Clock  : \G_6:count_10\/clock_0
Path slack     : 225013p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21477
-------------------------------------   ----- 
End-of-path arrival time (ps)           21477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47   1250   1250  225013  RISE       1
\G_6:count_10_split\/main_0   macrocell30  10700  11950  225013  RISE       1
\G_6:count_10_split\/q        macrocell30   3350  15300  225013  RISE       1
\G_6:count_10\/main_4         macrocell75   6177  21477  225013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_10\/clock_0                                     macrocell75         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_1\/q
Path End       : Net_94/main_0
Capture Clock  : Net_94/clock_0
Path slack     : 225959p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20531
-------------------------------------   ----- 
End-of-path arrival time (ps)           20531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_1\/clock_0                                      macrocell71         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_1\/q        macrocell71   1250   1250  219379  RISE       1
Net_94_split_1/main_1  macrocell22  13078  14328  225959  RISE       1
Net_94_split_1/q       macrocell22   3350  17678  225959  RISE       1
Net_94/main_0          macrocell96   2853  20531  225959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_94/clock_0                                             macrocell96         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_1\/q
Path End       : Net_88/main_0
Capture Clock  : Net_88/clock_0
Path slack     : 226055p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20435
-------------------------------------   ----- 
End-of-path arrival time (ps)           20435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_1\/clock_0                                      macrocell71         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_1\/q        macrocell71   1250   1250  219379  RISE       1
Net_88_split_1/main_0  macrocell33  13599  14849  226055  RISE       1
Net_88_split_1/q       macrocell33   3350  18199  226055  RISE       1
Net_88/main_0          macrocell74   2237  20435  226055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_88/clock_0                                             macrocell74         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_1\/q
Path End       : \A_6:count_10\/main_4
Capture Clock  : \A_6:count_10\/clock_0
Path slack     : 226074p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20416
-------------------------------------   ----- 
End-of-path arrival time (ps)           20416
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_1\/clock_0                                      macrocell71         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_1\/q              macrocell71   1250   1250  219379  RISE       1
\A_6:count_10_split\/main_2  macrocell20  12909  14159  226074  RISE       1
\A_6:count_10_split\/q       macrocell20   3350  17509  226074  RISE       1
\A_6:count_10\/main_4        macrocell97   2907  20416  226074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_10\/clock_0                                     macrocell97         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_Sharp_6:count_9\/q
Path End       : Net_91/main_0
Capture Clock  : Net_91/clock_0
Path slack     : 226381p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20109
-------------------------------------   ----- 
End-of-path arrival time (ps)           20109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_9\/clock_0                                macrocell87         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\G_Sharp_6:count_9\/q  macrocell87   1250   1250  222025  RISE       1
Net_91_split_1/main_4  macrocell27   8842  10092  226381  RISE       1
Net_91_split_1/q       macrocell27   3350  13442  226381  RISE       1
Net_91/main_0          macrocell85   6666  20109  226381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_91/clock_0                                             macrocell85         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_1\/q
Path End       : Net_79/main_0
Capture Clock  : Net_79/clock_0
Path slack     : 226609p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19881
-------------------------------------   ----- 
End-of-path arrival time (ps)           19881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_1\/clock_0                                      macrocell71         0      0  RISE       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_1\/q         macrocell71   1250   1250  219379  RISE       1
Net_79_split_1/main_10  macrocell38  12370  13620  226609  RISE       1
Net_79_split_1/q        macrocell38   3350  16970  226609  RISE       1
Net_79/main_0           macrocell60   2911  19881  226609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_79/clock_0                                             macrocell60         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_6\/q
Path End       : \F_Sharp_6:count_9\/main_1
Capture Clock  : \F_Sharp_6:count_9\/clock_0
Path slack     : 226613p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19877
-------------------------------------   ----- 
End-of-path arrival time (ps)           19877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_6\/clock_0                                macrocell53         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\F_Sharp_6:count_6\/q                                 macrocell53    1250   1250  226613  RISE       1
\F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\/main_1  macrocell2     6373   7623  226613  RISE       1
\F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell2     3350  10973  226613  RISE       1
\F_Sharp_6:count_9_split\/main_11                     macrocell105   3239  14212  226613  RISE       1
\F_Sharp_6:count_9_split\/q                           macrocell105   3350  17562  226613  RISE       1
\F_Sharp_6:count_9\/main_1                            macrocell50    2315  19877  226613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_9\/clock_0                                macrocell50         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_0\/q
Path End       : Net_88/main_1
Capture Clock  : Net_88/clock_0
Path slack     : 226726p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19764
-------------------------------------   ----- 
End-of-path arrival time (ps)           19764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_0\/clock_0                                      macrocell72         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_0\/q        macrocell72   1250   1250  220683  RISE       1
Net_88_split_2/main_2  macrocell31  12288  13538  226726  RISE       1
Net_88_split_2/q       macrocell31   3350  16888  226726  RISE       1
Net_88/main_1          macrocell74   2876  19764  226726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_88/clock_0                                             macrocell74         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_1\/q
Path End       : \G_Sharp_6:count_8\/main_1
Capture Clock  : \G_Sharp_6:count_8\/clock_0
Path slack     : 227311p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19179
-------------------------------------   ----- 
End-of-path arrival time (ps)           19179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_1\/clock_0                                      macrocell71         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_1\/q                                       macrocell71   1250   1250  219379  RISE       1
\G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\/main_0  macrocell5    6132   7382  227311  RISE       1
\G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell5    3350  10732  227311  RISE       1
\G_Sharp_6:count_8_split\/main_11                     macrocell24   2785  13518  227311  RISE       1
\G_Sharp_6:count_8_split\/q                           macrocell24   3350  16868  227311  RISE       1
\G_Sharp_6:count_8\/main_1                            macrocell88   2311  19179  227311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_8\/clock_0                                macrocell88         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \A_Sharp_6:count_10\/main_4
Capture Clock  : \A_Sharp_6:count_10\/clock_0
Path slack     : 227311p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19179
-------------------------------------   ----- 
End-of-path arrival time (ps)           19179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q       macrocell47    1250   1250  225013  RISE       1
\A_Sharp_6:count_10_split\/main_0  macrocell14    8362   9612  227311  RISE       1
\A_Sharp_6:count_10_split\/q       macrocell14    3350  12962  227311  RISE       1
\A_Sharp_6:count_10\/main_4        macrocell107   6217  19179  227311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_10\/clock_0                               macrocell107        0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_1\/q
Path End       : \F_6:count_10\/main_3
Capture Clock  : \F_6:count_10\/clock_0
Path slack     : 227412p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19078
-------------------------------------   ----- 
End-of-path arrival time (ps)           19078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_1\/clock_0                                      macrocell71         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_1\/q                                 macrocell71   1250   1250  219379  RISE       1
\F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\/main_6  macrocell3   11548  12798  221759  RISE       1
\F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell3    3350  16148  221759  RISE       1
\F_6:count_10\/main_3                           macrocell62   2930  19078  227412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_10\/clock_0                                     macrocell62         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_1\/q
Path End       : \F_6:count_8\/main_1
Capture Clock  : \F_6:count_8\/clock_0
Path slack     : 227412p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19078
-------------------------------------   ----- 
End-of-path arrival time (ps)           19078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_1\/clock_0                                      macrocell71         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_1\/q                                 macrocell71   1250   1250  219379  RISE       1
\F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\/main_6  macrocell3   11548  12798  221759  RISE       1
\F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell3    3350  16148  221759  RISE       1
\F_6:count_8\/main_1                            macrocell64   2930  19078  227412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_8\/clock_0                                      macrocell64         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_1\/q
Path End       : \F_6:count_10\/main_4
Capture Clock  : \F_6:count_10\/clock_0
Path slack     : 227416p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19074
-------------------------------------   ----- 
End-of-path arrival time (ps)           19074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_1\/clock_0                                      macrocell71         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_1\/q              macrocell71   1250   1250  219379  RISE       1
\F_6:count_8_split\/main_10  macrocell35  11548  12798  227416  RISE       1
\F_6:count_8_split\/q        macrocell35   3350  16148  227416  RISE       1
\F_6:count_10\/main_4        macrocell62   2926  19074  227416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_10\/clock_0                                     macrocell62         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_1\/q
Path End       : \F_6:count_8\/main_2
Capture Clock  : \F_6:count_8\/clock_0
Path slack     : 227416p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19074
-------------------------------------   ----- 
End-of-path arrival time (ps)           19074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_1\/clock_0                                      macrocell71         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_1\/q              macrocell71   1250   1250  219379  RISE       1
\F_6:count_8_split\/main_10  macrocell35  11548  12798  227416  RISE       1
\F_6:count_8_split\/q        macrocell35   3350  16148  227416  RISE       1
\F_6:count_8\/main_2         macrocell64   2926  19074  227416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_8\/clock_0                                      macrocell64         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_1\/q
Path End       : \A_6:count_10\/main_3
Capture Clock  : \A_6:count_10\/clock_0
Path slack     : 227723p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18767
-------------------------------------   ----- 
End-of-path arrival time (ps)           18767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_1\/clock_0                                      macrocell71         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_1\/q                                 macrocell71   1250   1250  219379  RISE       1
\A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\/main_1  macrocell6   11576  12826  221470  RISE       1
\A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell6    3350  16176  221470  RISE       1
\A_6:count_10\/main_3                           macrocell97   2591  18767  227723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_10\/clock_0                                     macrocell97         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_1\/q
Path End       : \A_6:count_9\/main_2
Capture Clock  : \A_6:count_9\/clock_0
Path slack     : 227723p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18767
-------------------------------------   ----- 
End-of-path arrival time (ps)           18767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_1\/clock_0                                      macrocell71         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_1\/q                                 macrocell71   1250   1250  219379  RISE       1
\A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\/main_1  macrocell6   11576  12826  221470  RISE       1
\A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell6    3350  16176  221470  RISE       1
\A_6:count_9\/main_2                            macrocell98   2591  18767  227723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_9\/clock_0                                      macrocell98         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_1\/q
Path End       : Net_94/main_1
Capture Clock  : Net_94/clock_0
Path slack     : 227854p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18636
-------------------------------------   ----- 
End-of-path arrival time (ps)           18636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_1\/clock_0                                      macrocell71         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_1\/q        macrocell71   1250   1250  219379  RISE       1
Net_94_split_2/main_2  macrocell21  11749  12999  227854  RISE       1
Net_94_split_2/q       macrocell21   3350  16349  227854  RISE       1
Net_94/main_1          macrocell96   2287  18636  227854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_94/clock_0                                             macrocell96         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_0\/q
Path End       : Net_79/main_1
Capture Clock  : Net_79/clock_0
Path slack     : 228081p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18409
-------------------------------------   ----- 
End-of-path arrival time (ps)           18409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_0\/clock_0                                      macrocell72         0      0  RISE       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_0\/q         macrocell72   1250   1250  220683  RISE       1
Net_79_split_2/main_10  macrocell37  10889  12139  228081  RISE       1
Net_79_split_2/q        macrocell37   3350  15489  228081  RISE       1
Net_79/main_1           macrocell60   2920  18409  228081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_79/clock_0                                             macrocell60         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_7\/q
Path End       : \A_Sharp_6:count_8\/main_1
Capture Clock  : \A_Sharp_6:count_8\/clock_0
Path slack     : 228288p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18202
-------------------------------------   ----- 
End-of-path arrival time (ps)           18202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_7\/clock_0                                macrocell110        0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_7\/q                                 macrocell110   1250   1250  228288  RISE       1
\A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\/main_0  macrocell8     3552   4802  228288  RISE       1
\A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell8     3350   8152  228288  RISE       1
\A_Sharp_6:count_8_split\/main_11                     macrocell13    4385  12537  228288  RISE       1
\A_Sharp_6:count_8_split\/q                           macrocell13    3350  15887  228288  RISE       1
\A_Sharp_6:count_8\/main_1                            macrocell109   2315  18202  228288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_8\/clock_0                                macrocell109        0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_6\/q
Path End       : Net_85/main_1
Capture Clock  : Net_85/clock_0
Path slack     : 229655p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16835
-------------------------------------   ----- 
End-of-path arrival time (ps)           16835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_6\/clock_0                                macrocell53         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_6\/q  macrocell53   1250   1250  226613  RISE       1
Net_85_split_2/main_4  macrocell84   9326  10576  229655  RISE       1
Net_85_split_2/q       macrocell84   3350  13926  229655  RISE       1
Net_85/main_1          macrocell48   2909  16835  229655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_85/clock_0                                             macrocell48         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_Sharp_6:count_9\/q
Path End       : \G_Sharp_6:count_10\/main_4
Capture Clock  : \G_Sharp_6:count_10\/clock_0
Path slack     : 230134p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16356
-------------------------------------   ----- 
End-of-path arrival time (ps)           16356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_9\/clock_0                                macrocell87         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\G_Sharp_6:count_9\/q              macrocell87   1250   1250  222025  RISE       1
\G_Sharp_6:count_10_split\/main_4  macrocell25   8815  10065  230134  RISE       1
\G_Sharp_6:count_10_split\/q       macrocell25   3350  13415  230134  RISE       1
\G_Sharp_6:count_10\/main_4        macrocell86   2940  16356  230134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_10\/clock_0                               macrocell86         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_2\/q
Path End       : \B_6:count_9\/main_11
Capture Clock  : \B_6:count_9\/clock_0
Path slack     : 231021p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15469
-------------------------------------   ----- 
End-of-path arrival time (ps)           15469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_2\/clock_0                                      macrocell126        0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_2\/q                                 macrocell126   1250   1250  231021  RISE       1
\B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\/main_7  macrocell19    8555   9805  231021  RISE       1
\B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell19    3350  13155  231021  RISE       1
\B_6:count_9\/main_11                           macrocell119   2314  15469  231021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_9\/clock_0                                      macrocell119        0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_2\/q
Path End       : \B_6:count_8\/main_11
Capture Clock  : \B_6:count_8\/clock_0
Path slack     : 231021p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15469
-------------------------------------   ----- 
End-of-path arrival time (ps)           15469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_2\/clock_0                                      macrocell126        0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_2\/q                                 macrocell126   1250   1250  231021  RISE       1
\B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\/main_7  macrocell19    8555   9805  231021  RISE       1
\B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell19    3350  13155  231021  RISE       1
\B_6:count_8\/main_11                           macrocell120   2314  15469  231021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_8\/clock_0                                      macrocell120        0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_10\/q
Path End       : Net_97/main_0
Capture Clock  : Net_97/clock_0
Path slack     : 231283p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15207
-------------------------------------   ----- 
End-of-path arrival time (ps)           15207
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_10\/clock_0                               macrocell107        0      0  RISE       1

Data path
pin name                model name    delay     AT   slack  edge  Fanout
----------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_10\/q  macrocell107   1250   1250  224118  RISE       1
Net_97_split_1/main_1   macrocell16    7696   8946  231283  RISE       1
Net_97_split_1/q        macrocell16    3350  12296  231283  RISE       1
Net_97/main_0           macrocell106   2910  15207  231283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_97/clock_0                                             macrocell106        0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_6\/q
Path End       : \F_Sharp_6:count_10\/main_3
Capture Clock  : \F_Sharp_6:count_10\/clock_0
Path slack     : 231514p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14976
-------------------------------------   ----- 
End-of-path arrival time (ps)           14976
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_6\/clock_0                                macrocell53         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_6\/q                                 macrocell53   1250   1250  226613  RISE       1
\F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\/main_1  macrocell2    6373   7623  226613  RISE       1
\F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell2    3350  10973  226613  RISE       1
\F_Sharp_6:count_10\/main_3                           macrocell49   4002  14976  231514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_10\/clock_0                               macrocell49         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_6\/q
Path End       : \F_Sharp_6:count_8\/main_1
Capture Clock  : \F_Sharp_6:count_8\/clock_0
Path slack     : 231514p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14976
-------------------------------------   ----- 
End-of-path arrival time (ps)           14976
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_6\/clock_0                                macrocell53         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_6\/q                                 macrocell53   1250   1250  226613  RISE       1
\F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\/main_1  macrocell2    6373   7623  226613  RISE       1
\F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell2    3350  10973  226613  RISE       1
\F_Sharp_6:count_8\/main_1                            macrocell51   4002  14976  231514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_8\/clock_0                                macrocell51         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_7\/q
Path End       : \A_Sharp_6:count_10\/main_3
Capture Clock  : \A_Sharp_6:count_10\/clock_0
Path slack     : 232048p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14442
-------------------------------------   ----- 
End-of-path arrival time (ps)           14442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_7\/clock_0                                macrocell110        0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_7\/q                                 macrocell110   1250   1250  228288  RISE       1
\A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\/main_0  macrocell8     3552   4802  228288  RISE       1
\A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell8     3350   8152  228288  RISE       1
\A_Sharp_6:count_10\/main_3                           macrocell107   6290  14442  232048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_10\/clock_0                               macrocell107        0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_7\/q
Path End       : \A_Sharp_6:count_9\/main_2
Capture Clock  : \A_Sharp_6:count_9\/clock_0
Path slack     : 232048p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14442
-------------------------------------   ----- 
End-of-path arrival time (ps)           14442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_7\/clock_0                                macrocell110        0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_7\/q                                 macrocell110   1250   1250  228288  RISE       1
\A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\/main_0  macrocell8     3552   4802  228288  RISE       1
\A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell8     3350   8152  228288  RISE       1
\A_Sharp_6:count_9\/main_2                            macrocell108   6290  14442  232048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_9\/clock_0                                macrocell108        0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_1\/q
Path End       : \A_6:count_7\/main_2
Capture Clock  : \A_6:count_7\/clock_0
Path slack     : 232331p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14159
-------------------------------------   ----- 
End-of-path arrival time (ps)           14159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_1\/clock_0                                      macrocell71         0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\F_6:count_1\/q       macrocell71    1250   1250  219379  RISE       1
\A_6:count_7\/main_2  macrocell100  12909  14159  232331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_7\/clock_0                                      macrocell100        0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_1\/q
Path End       : \A_6:count_6\/main_2
Capture Clock  : \A_6:count_6\/clock_0
Path slack     : 232331p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14159
-------------------------------------   ----- 
End-of-path arrival time (ps)           14159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_1\/clock_0                                      macrocell71         0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\F_6:count_1\/q       macrocell71    1250   1250  219379  RISE       1
\A_6:count_6\/main_2  macrocell101  12909  14159  232331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_6\/clock_0                                      macrocell101        0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_6\/q
Path End       : \F_Sharp_6:count_10\/main_4
Capture Clock  : \F_Sharp_6:count_10\/clock_0
Path slack     : 232395p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14095
-------------------------------------   ----- 
End-of-path arrival time (ps)           14095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_6\/clock_0                                macrocell53         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_6\/q              macrocell53   1250   1250  226613  RISE       1
\F_Sharp_6:count_10_split\/main_5  macrocell95   6564   7814  232395  RISE       1
\F_Sharp_6:count_10_split\/q       macrocell95   3350  11164  232395  RISE       1
\F_Sharp_6:count_10\/main_4        macrocell49   2931  14095  232395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_10\/clock_0                               macrocell49         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_6\/q
Path End       : \F_Sharp_6:count_8\/main_2
Capture Clock  : \F_Sharp_6:count_8\/clock_0
Path slack     : 232395p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14095
-------------------------------------   ----- 
End-of-path arrival time (ps)           14095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_6\/clock_0                                macrocell53         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_6\/q              macrocell53   1250   1250  226613  RISE       1
\F_Sharp_6:count_10_split\/main_5  macrocell95   6564   7814  232395  RISE       1
\F_Sharp_6:count_10_split\/q       macrocell95   3350  11164  232395  RISE       1
\F_Sharp_6:count_8\/main_2         macrocell51   2931  14095  232395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_8\/clock_0                                macrocell51         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_1\/q
Path End       : \G_Sharp_6:count_10\/main_3
Capture Clock  : \G_Sharp_6:count_10\/clock_0
Path slack     : 232974p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13516
-------------------------------------   ----- 
End-of-path arrival time (ps)           13516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_1\/clock_0                                      macrocell71         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_1\/q                                       macrocell71   1250   1250  219379  RISE       1
\G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\/main_0  macrocell5    6132   7382  227311  RISE       1
\G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell5    3350  10732  227311  RISE       1
\G_Sharp_6:count_10\/main_3                           macrocell86   2784  13516  232974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_10\/clock_0                               macrocell86         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_1\/q
Path End       : \G_Sharp_6:count_9\/main_2
Capture Clock  : \G_Sharp_6:count_9\/clock_0
Path slack     : 232974p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13516
-------------------------------------   ----- 
End-of-path arrival time (ps)           13516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_1\/clock_0                                      macrocell71         0      0  RISE       1

Data path
pin name                                              model name   delay     AT   slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_1\/q                                       macrocell71   1250   1250  219379  RISE       1
\G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\/main_0  macrocell5    6132   7382  227311  RISE       1
\G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell5    3350  10732  227311  RISE       1
\G_Sharp_6:count_9\/main_2                            macrocell87   2784  13516  232974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_9\/clock_0                                macrocell87         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_6\/q
Path End       : Net_85/main_0
Capture Clock  : Net_85/clock_0
Path slack     : 233202p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13288
-------------------------------------   ----- 
End-of-path arrival time (ps)           13288
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_6\/clock_0                                macrocell53         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_6\/q  macrocell53   1250   1250  226613  RISE       1
Net_85_split_1/main_5  macrocell73   6373   7623  233202  RISE       1
Net_85_split_1/q       macrocell73   3350  10973  233202  RISE       1
Net_85/main_0          macrocell48   2315  13288  233202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_85/clock_0                                             macrocell48         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_1\/q
Path End       : \F_6:count_7\/main_10
Capture Clock  : \F_6:count_7\/clock_0
Path slack     : 233692p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12798
-------------------------------------   ----- 
End-of-path arrival time (ps)           12798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_1\/clock_0                                      macrocell71         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_1\/q        macrocell71   1250   1250  219379  RISE       1
\F_6:count_7\/main_10  macrocell65  11548  12798  233692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_7\/clock_0                                      macrocell65         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_0\/q
Path End       : \A_6:count_7\/main_3
Capture Clock  : \A_6:count_7\/clock_0
Path slack     : 234234p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12256
-------------------------------------   ----- 
End-of-path arrival time (ps)           12256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_0\/clock_0                                      macrocell72         0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\F_6:count_0\/q       macrocell72    1250   1250  220683  RISE       1
\A_6:count_7\/main_3  macrocell100  11006  12256  234234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_7\/clock_0                                      macrocell100        0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_0\/q
Path End       : \A_6:count_6\/main_3
Capture Clock  : \A_6:count_6\/clock_0
Path slack     : 234234p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12256
-------------------------------------   ----- 
End-of-path arrival time (ps)           12256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_0\/clock_0                                      macrocell72         0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\F_6:count_0\/q       macrocell72    1250   1250  220683  RISE       1
\A_6:count_6\/main_3  macrocell101  11006  12256  234234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_6\/clock_0                                      macrocell101        0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_1\/q
Path End       : \A_6:count_5\/main_2
Capture Clock  : \A_6:count_5\/clock_0
Path slack     : 234304p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12186
-------------------------------------   ----- 
End-of-path arrival time (ps)           12186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_1\/clock_0                                      macrocell71         0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\F_6:count_1\/q       macrocell71    1250   1250  219379  RISE       1
\A_6:count_5\/main_2  macrocell102  10936  12186  234304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_5\/clock_0                                      macrocell102        0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_1\/q
Path End       : \A_6:count_4\/main_2
Capture Clock  : \A_6:count_4\/clock_0
Path slack     : 234304p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12186
-------------------------------------   ----- 
End-of-path arrival time (ps)           12186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_1\/clock_0                                      macrocell71         0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\F_6:count_1\/q       macrocell71    1250   1250  219379  RISE       1
\A_6:count_4\/main_2  macrocell103  10936  12186  234304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_4\/clock_0                                      macrocell103        0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_0\/q
Path End       : \F_6:count_6\/main_6
Capture Clock  : \F_6:count_6\/clock_0
Path slack     : 234351p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12139
-------------------------------------   ----- 
End-of-path arrival time (ps)           12139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_0\/clock_0                                      macrocell72         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_0\/q       macrocell72   1250   1250  220683  RISE       1
\F_6:count_6\/main_6  macrocell66  10889  12139  234351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_6\/clock_0                                      macrocell66         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_0\/q
Path End       : \F_6:count_5\/main_5
Capture Clock  : \F_6:count_5\/clock_0
Path slack     : 234351p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12139
-------------------------------------   ----- 
End-of-path arrival time (ps)           12139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_0\/clock_0                                      macrocell72         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_0\/q       macrocell72   1250   1250  220683  RISE       1
\F_6:count_5\/main_5  macrocell67  10889  12139  234351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_5\/clock_0                                      macrocell67         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_0\/q
Path End       : \A_6:count_3\/main_3
Capture Clock  : \A_6:count_3\/clock_0
Path slack     : 234351p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12139
-------------------------------------   ----- 
End-of-path arrival time (ps)           12139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_0\/clock_0                                      macrocell72         0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\F_6:count_0\/q       macrocell72    1250   1250  220683  RISE       1
\A_6:count_3\/main_3  macrocell104  10889  12139  234351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_3\/clock_0                                      macrocell104        0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \G_6:count_5\/main_0
Capture Clock  : \G_6:count_5\/clock_0
Path slack     : 234533p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11957
-------------------------------------   ----- 
End-of-path arrival time (ps)           11957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47   1250   1250  225013  RISE       1
\G_6:count_5\/main_0          macrocell80  10707  11957  234533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_5\/clock_0                                      macrocell80         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \G_6:count_4\/main_0
Capture Clock  : \G_6:count_4\/clock_0
Path slack     : 234533p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11957
-------------------------------------   ----- 
End-of-path arrival time (ps)           11957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47   1250   1250  225013  RISE       1
\G_6:count_4\/main_0          macrocell81  10707  11957  234533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_4\/clock_0                                      macrocell81         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \G_6:count_3\/main_0
Capture Clock  : \G_6:count_3\/clock_0
Path slack     : 234533p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11957
-------------------------------------   ----- 
End-of-path arrival time (ps)           11957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47   1250   1250  225013  RISE       1
\G_6:count_3\/main_0          macrocell82  10707  11957  234533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_3\/clock_0                                      macrocell82         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \G_6:count_2\/main_0
Capture Clock  : \G_6:count_2\/clock_0
Path slack     : 234533p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11957
-------------------------------------   ----- 
End-of-path arrival time (ps)           11957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47   1250   1250  225013  RISE       1
\G_6:count_2\/main_0          macrocell83  10707  11957  234533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_2\/clock_0                                      macrocell83         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \G_6:count_7\/main_0
Capture Clock  : \G_6:count_7\/clock_0
Path slack     : 234540p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11950
-------------------------------------   ----- 
End-of-path arrival time (ps)           11950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47   1250   1250  225013  RISE       1
\G_6:count_7\/main_0          macrocell78  10700  11950  234540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_7\/clock_0                                      macrocell78         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \G_6:count_6\/main_0
Capture Clock  : \G_6:count_6\/clock_0
Path slack     : 234540p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11950
-------------------------------------   ----- 
End-of-path arrival time (ps)           11950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47   1250   1250  225013  RISE       1
\G_6:count_6\/main_0          macrocell79  10700  11950  234540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_6\/clock_0                                      macrocell79         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \A_6:count_5\/main_0
Capture Clock  : \A_6:count_5\/clock_0
Path slack     : 234544p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11946
-------------------------------------   ----- 
End-of-path arrival time (ps)           11946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47    1250   1250  225013  RISE       1
\A_6:count_5\/main_0          macrocell102  10696  11946  234544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_5\/clock_0                                      macrocell102        0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \A_6:count_4\/main_0
Capture Clock  : \A_6:count_4\/clock_0
Path slack     : 234544p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11946
-------------------------------------   ----- 
End-of-path arrival time (ps)           11946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47    1250   1250  225013  RISE       1
\A_6:count_4\/main_0          macrocell103  10696  11946  234544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_4\/clock_0                                      macrocell103        0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_1\/q
Path End       : \G_6:count_7\/main_1
Capture Clock  : \G_6:count_7\/clock_0
Path slack     : 234843p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11647
-------------------------------------   ----- 
End-of-path arrival time (ps)           11647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_1\/clock_0                                      macrocell71         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_1\/q       macrocell71   1250   1250  219379  RISE       1
\G_6:count_7\/main_1  macrocell78  10397  11647  234843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_7\/clock_0                                      macrocell78         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_1\/q
Path End       : \G_6:count_6\/main_1
Capture Clock  : \G_6:count_6\/clock_0
Path slack     : 234843p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11647
-------------------------------------   ----- 
End-of-path arrival time (ps)           11647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_1\/clock_0                                      macrocell71         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_1\/q       macrocell71   1250   1250  219379  RISE       1
\G_6:count_6\/main_1  macrocell79  10397  11647  234843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_6\/clock_0                                      macrocell79         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_2\/q
Path End       : Net_100/main_11
Capture Clock  : Net_100/clock_0
Path slack     : 234996p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11494
-------------------------------------   ----- 
End-of-path arrival time (ps)           11494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_2\/clock_0                                      macrocell126        0      0  RISE       1

Data path
pin name         model name    delay     AT   slack  edge  Fanout
---------------  ------------  -----  -----  ------  ----  ------
\B_6:count_2\/q  macrocell126   1250   1250  231021  RISE       1
Net_100/main_11  macrocell118  10244  11494  234996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_100/clock_0                                            macrocell118        0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_2\/q
Path End       : \B_6:count_7\/main_10
Capture Clock  : \B_6:count_7\/clock_0
Path slack     : 234996p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11494
-------------------------------------   ----- 
End-of-path arrival time (ps)           11494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_2\/clock_0                                      macrocell126        0      0  RISE       1

Data path
pin name               model name    delay     AT   slack  edge  Fanout
---------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_2\/q        macrocell126   1250   1250  231021  RISE       1
\B_6:count_7\/main_10  macrocell121  10244  11494  234996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_7\/clock_0                                      macrocell121        0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_2\/q
Path End       : \B_6:count_6\/main_10
Capture Clock  : \B_6:count_6\/clock_0
Path slack     : 234996p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11494
-------------------------------------   ----- 
End-of-path arrival time (ps)           11494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_2\/clock_0                                      macrocell126        0      0  RISE       1

Data path
pin name               model name    delay     AT   slack  edge  Fanout
---------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_2\/q        macrocell126   1250   1250  231021  RISE       1
\B_6:count_6\/main_10  macrocell122  10244  11494  234996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_6\/clock_0                                      macrocell122        0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_2\/q
Path End       : \B_6:count_3\/main_3
Capture Clock  : \B_6:count_3\/clock_0
Path slack     : 234996p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11494
-------------------------------------   ----- 
End-of-path arrival time (ps)           11494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_2\/clock_0                                      macrocell126        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_2\/q       macrocell126   1250   1250  231021  RISE       1
\B_6:count_3\/main_3  macrocell125  10244  11494  234996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_3\/clock_0                                      macrocell125        0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_1\/q
Path End       : \F_6:count_6\/main_5
Capture Clock  : \F_6:count_6\/clock_0
Path slack     : 235189p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11301
-------------------------------------   ----- 
End-of-path arrival time (ps)           11301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_1\/clock_0                                      macrocell71         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_1\/q       macrocell71   1250   1250  219379  RISE       1
\F_6:count_6\/main_5  macrocell66  10051  11301  235189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_6\/clock_0                                      macrocell66         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_1\/q
Path End       : \F_6:count_5\/main_4
Capture Clock  : \F_6:count_5\/clock_0
Path slack     : 235189p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11301
-------------------------------------   ----- 
End-of-path arrival time (ps)           11301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_1\/clock_0                                      macrocell71         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_1\/q       macrocell71   1250   1250  219379  RISE       1
\F_6:count_5\/main_4  macrocell67  10051  11301  235189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_5\/clock_0                                      macrocell67         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_1\/q
Path End       : \A_6:count_3\/main_2
Capture Clock  : \A_6:count_3\/clock_0
Path slack     : 235189p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11301
-------------------------------------   ----- 
End-of-path arrival time (ps)           11301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_1\/clock_0                                      macrocell71         0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\F_6:count_1\/q       macrocell71    1250   1250  219379  RISE       1
\A_6:count_3\/main_2  macrocell104  10051  11301  235189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_3\/clock_0                                      macrocell104        0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_0\/q
Path End       : \F_6:count_4\/main_11
Capture Clock  : \F_6:count_4\/clock_0
Path slack     : 235210p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11280
-------------------------------------   ----- 
End-of-path arrival time (ps)           11280
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_0\/clock_0                                      macrocell72         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_0\/q        macrocell72   1250   1250  220683  RISE       1
\F_6:count_4\/main_11  macrocell68  10030  11280  235210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_4\/clock_0                                      macrocell68         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_0\/q
Path End       : \F_6:count_3\/main_11
Capture Clock  : \F_6:count_3\/clock_0
Path slack     : 235210p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11280
-------------------------------------   ----- 
End-of-path arrival time (ps)           11280
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_0\/clock_0                                      macrocell72         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_0\/q        macrocell72   1250   1250  220683  RISE       1
\F_6:count_3\/main_11  macrocell69  10030  11280  235210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_3\/clock_0                                      macrocell69         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_0\/q
Path End       : \F_6:count_2\/main_2
Capture Clock  : \F_6:count_2\/clock_0
Path slack     : 235210p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11280
-------------------------------------   ----- 
End-of-path arrival time (ps)           11280
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_0\/clock_0                                      macrocell72         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_0\/q       macrocell72   1250   1250  220683  RISE       1
\F_6:count_2\/main_2  macrocell70  10030  11280  235210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_2\/clock_0                                      macrocell70         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_1\/q
Path End       : \G_6:count_5\/main_1
Capture Clock  : \G_6:count_5\/clock_0
Path slack     : 235215p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11275
-------------------------------------   ----- 
End-of-path arrival time (ps)           11275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_1\/clock_0                                      macrocell71         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_1\/q       macrocell71   1250   1250  219379  RISE       1
\G_6:count_5\/main_1  macrocell80  10025  11275  235215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_5\/clock_0                                      macrocell80         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_1\/q
Path End       : \G_6:count_4\/main_1
Capture Clock  : \G_6:count_4\/clock_0
Path slack     : 235215p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11275
-------------------------------------   ----- 
End-of-path arrival time (ps)           11275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_1\/clock_0                                      macrocell71         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_1\/q       macrocell71   1250   1250  219379  RISE       1
\G_6:count_4\/main_1  macrocell81  10025  11275  235215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_4\/clock_0                                      macrocell81         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_1\/q
Path End       : \G_6:count_3\/main_1
Capture Clock  : \G_6:count_3\/clock_0
Path slack     : 235215p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11275
-------------------------------------   ----- 
End-of-path arrival time (ps)           11275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_1\/clock_0                                      macrocell71         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_1\/q       macrocell71   1250   1250  219379  RISE       1
\G_6:count_3\/main_1  macrocell82  10025  11275  235215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_3\/clock_0                                      macrocell82         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_1\/q
Path End       : \G_6:count_2\/main_1
Capture Clock  : \G_6:count_2\/clock_0
Path slack     : 235215p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11275
-------------------------------------   ----- 
End-of-path arrival time (ps)           11275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_1\/clock_0                                      macrocell71         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_1\/q       macrocell71   1250   1250  219379  RISE       1
\G_6:count_2\/main_1  macrocell83  10025  11275  235215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_2\/clock_0                                      macrocell83         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_2\/q
Path End       : \B_6:count_5\/main_10
Capture Clock  : \B_6:count_5\/clock_0
Path slack     : 235547p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10943
-------------------------------------   ----- 
End-of-path arrival time (ps)           10943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_2\/clock_0                                      macrocell126        0      0  RISE       1

Data path
pin name               model name    delay     AT   slack  edge  Fanout
---------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_2\/q        macrocell126   1250   1250  231021  RISE       1
\B_6:count_5\/main_10  macrocell123   9693  10943  235547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_5\/clock_0                                      macrocell123        0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_2\/q
Path End       : \B_6:count_4\/main_10
Capture Clock  : \B_6:count_4\/clock_0
Path slack     : 235547p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10943
-------------------------------------   ----- 
End-of-path arrival time (ps)           10943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_2\/clock_0                                      macrocell126        0      0  RISE       1

Data path
pin name               model name    delay     AT   slack  edge  Fanout
---------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_2\/q        macrocell126   1250   1250  231021  RISE       1
\B_6:count_4\/main_10  macrocell124   9693  10943  235547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_4\/clock_0                                      macrocell124        0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_2\/q
Path End       : \B_6:count_2\/main_10
Capture Clock  : \B_6:count_2\/clock_0
Path slack     : 235547p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10943
-------------------------------------   ----- 
End-of-path arrival time (ps)           10943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_2\/clock_0                                      macrocell126        0      0  RISE       1

Data path
pin name               model name    delay     AT   slack  edge  Fanout
---------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_2\/q        macrocell126   1250   1250  231021  RISE       1
\B_6:count_2\/main_10  macrocell126   9693  10943  235547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_2\/clock_0                                      macrocell126        0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_0\/q
Path End       : \G_6:count_5\/main_2
Capture Clock  : \G_6:count_5\/clock_0
Path slack     : 235620p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10870
-------------------------------------   ----- 
End-of-path arrival time (ps)           10870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_0\/clock_0                                      macrocell72         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_0\/q       macrocell72   1250   1250  220683  RISE       1
\G_6:count_5\/main_2  macrocell80   9620  10870  235620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_5\/clock_0                                      macrocell80         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_0\/q
Path End       : \G_6:count_4\/main_2
Capture Clock  : \G_6:count_4\/clock_0
Path slack     : 235620p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10870
-------------------------------------   ----- 
End-of-path arrival time (ps)           10870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_0\/clock_0                                      macrocell72         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_0\/q       macrocell72   1250   1250  220683  RISE       1
\G_6:count_4\/main_2  macrocell81   9620  10870  235620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_4\/clock_0                                      macrocell81         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_0\/q
Path End       : \G_6:count_3\/main_2
Capture Clock  : \G_6:count_3\/clock_0
Path slack     : 235620p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10870
-------------------------------------   ----- 
End-of-path arrival time (ps)           10870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_0\/clock_0                                      macrocell72         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_0\/q       macrocell72   1250   1250  220683  RISE       1
\G_6:count_3\/main_2  macrocell82   9620  10870  235620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_3\/clock_0                                      macrocell82         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_0\/q
Path End       : \G_6:count_2\/main_2
Capture Clock  : \G_6:count_2\/clock_0
Path slack     : 235620p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10870
-------------------------------------   ----- 
End-of-path arrival time (ps)           10870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_0\/clock_0                                      macrocell72         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_0\/q       macrocell72   1250   1250  220683  RISE       1
\G_6:count_2\/main_2  macrocell83   9620  10870  235620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_2\/clock_0                                      macrocell83         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_10\/q
Path End       : \G_6:count_5\/main_3
Capture Clock  : \G_6:count_5\/clock_0
Path slack     : 235704p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10786
-------------------------------------   ----- 
End-of-path arrival time (ps)           10786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_10\/clock_0                                     macrocell75         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_10\/q      macrocell75   1250   1250  226706  RISE       1
\G_6:count_5\/main_3  macrocell80   9536  10786  235704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_5\/clock_0                                      macrocell80         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_10\/q
Path End       : \G_6:count_4\/main_3
Capture Clock  : \G_6:count_4\/clock_0
Path slack     : 235704p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10786
-------------------------------------   ----- 
End-of-path arrival time (ps)           10786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_10\/clock_0                                     macrocell75         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_10\/q      macrocell75   1250   1250  226706  RISE       1
\G_6:count_4\/main_3  macrocell81   9536  10786  235704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_4\/clock_0                                      macrocell81         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_10\/q
Path End       : \G_6:count_3\/main_3
Capture Clock  : \G_6:count_3\/clock_0
Path slack     : 235704p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10786
-------------------------------------   ----- 
End-of-path arrival time (ps)           10786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_10\/clock_0                                     macrocell75         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_10\/q      macrocell75   1250   1250  226706  RISE       1
\G_6:count_3\/main_3  macrocell82   9536  10786  235704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_3\/clock_0                                      macrocell82         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_10\/q
Path End       : \G_6:count_2\/main_3
Capture Clock  : \G_6:count_2\/clock_0
Path slack     : 235704p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10786
-------------------------------------   ----- 
End-of-path arrival time (ps)           10786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_10\/clock_0                                     macrocell75         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_10\/q      macrocell75   1250   1250  226706  RISE       1
\G_6:count_2\/main_3  macrocell83   9536  10786  235704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_2\/clock_0                                      macrocell83         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : Net_100/main_0
Capture Clock  : Net_100/clock_0
Path slack     : 235773p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10717
-------------------------------------   ----- 
End-of-path arrival time (ps)           10717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47    1250   1250  225013  RISE       1
Net_100/main_0                macrocell118   9467  10717  235773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_100/clock_0                                            macrocell118        0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \B_6:count_7\/main_0
Capture Clock  : \B_6:count_7\/clock_0
Path slack     : 235773p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10717
-------------------------------------   ----- 
End-of-path arrival time (ps)           10717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47    1250   1250  225013  RISE       1
\B_6:count_7\/main_0          macrocell121   9467  10717  235773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_7\/clock_0                                      macrocell121        0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \B_6:count_6\/main_0
Capture Clock  : \B_6:count_6\/clock_0
Path slack     : 235773p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10717
-------------------------------------   ----- 
End-of-path arrival time (ps)           10717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47    1250   1250  225013  RISE       1
\B_6:count_6\/main_0          macrocell122   9467  10717  235773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_6\/clock_0                                      macrocell122        0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \B_6:count_3\/main_0
Capture Clock  : \B_6:count_3\/clock_0
Path slack     : 235773p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10717
-------------------------------------   ----- 
End-of-path arrival time (ps)           10717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47    1250   1250  225013  RISE       1
\B_6:count_3\/main_0          macrocell125   9467  10717  235773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_3\/clock_0                                      macrocell125        0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \A_Sharp_6:count_8\/main_0
Capture Clock  : \A_Sharp_6:count_8\/clock_0
Path slack     : 235779p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10711
-------------------------------------   ----- 
End-of-path arrival time (ps)           10711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47    1250   1250  225013  RISE       1
\A_Sharp_6:count_8\/main_0    macrocell109   9461  10711  235779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_8\/clock_0                                macrocell109        0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \B_6:count_5\/main_0
Capture Clock  : \B_6:count_5\/clock_0
Path slack     : 235779p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10711
-------------------------------------   ----- 
End-of-path arrival time (ps)           10711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47    1250   1250  225013  RISE       1
\B_6:count_5\/main_0          macrocell123   9461  10711  235779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_5\/clock_0                                      macrocell123        0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \B_6:count_4\/main_0
Capture Clock  : \B_6:count_4\/clock_0
Path slack     : 235779p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10711
-------------------------------------   ----- 
End-of-path arrival time (ps)           10711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47    1250   1250  225013  RISE       1
\B_6:count_4\/main_0          macrocell124   9461  10711  235779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_4\/clock_0                                      macrocell124        0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \B_6:count_2\/main_0
Capture Clock  : \B_6:count_2\/clock_0
Path slack     : 235779p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10711
-------------------------------------   ----- 
End-of-path arrival time (ps)           10711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47    1250   1250  225013  RISE       1
\B_6:count_2\/main_0          macrocell126   9461  10711  235779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_2\/clock_0                                      macrocell126        0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_6\/q
Path End       : \F_Sharp_6:count_7\/main_1
Capture Clock  : \F_Sharp_6:count_7\/clock_0
Path slack     : 235914p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10576
-------------------------------------   ----- 
End-of-path arrival time (ps)           10576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_6\/clock_0                                macrocell53         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_6\/q       macrocell53   1250   1250  226613  RISE       1
\F_Sharp_6:count_7\/main_1  macrocell52   9326  10576  235914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_7\/clock_0                                macrocell52         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_0\/q
Path End       : \F_6:count_7\/main_11
Capture Clock  : \F_6:count_7\/clock_0
Path slack     : 235947p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10543
-------------------------------------   ----- 
End-of-path arrival time (ps)           10543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_0\/clock_0                                      macrocell72         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_0\/q        macrocell72   1250   1250  220683  RISE       1
\F_6:count_7\/main_11  macrocell65   9293  10543  235947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_7\/clock_0                                      macrocell65         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \G_Sharp_6:count_7\/main_0
Capture Clock  : \G_Sharp_6:count_7\/clock_0
Path slack     : 235956p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10534
-------------------------------------   ----- 
End-of-path arrival time (ps)           10534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47   1250   1250  225013  RISE       1
\G_Sharp_6:count_7\/main_0    macrocell89   9284  10534  235956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_7\/clock_0                                macrocell89         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \G_Sharp_6:count_5\/main_0
Capture Clock  : \G_Sharp_6:count_5\/clock_0
Path slack     : 235956p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10534
-------------------------------------   ----- 
End-of-path arrival time (ps)           10534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47   1250   1250  225013  RISE       1
\G_Sharp_6:count_5\/main_0    macrocell91   9284  10534  235956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_5\/clock_0                                macrocell91         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \G_Sharp_6:count_4\/main_0
Capture Clock  : \G_Sharp_6:count_4\/clock_0
Path slack     : 235956p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10534
-------------------------------------   ----- 
End-of-path arrival time (ps)           10534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47   1250   1250  225013  RISE       1
\G_Sharp_6:count_4\/main_0    macrocell92   9284  10534  235956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_4\/clock_0                                macrocell92         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_0\/q
Path End       : \G_6:count_7\/main_2
Capture Clock  : \G_6:count_7\/clock_0
Path slack     : 236147p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10343
-------------------------------------   ----- 
End-of-path arrival time (ps)           10343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_0\/clock_0                                      macrocell72         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_0\/q       macrocell72   1250   1250  220683  RISE       1
\G_6:count_7\/main_2  macrocell78   9093  10343  236147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_7\/clock_0                                      macrocell78         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_0\/q
Path End       : \G_6:count_6\/main_2
Capture Clock  : \G_6:count_6\/clock_0
Path slack     : 236147p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10343
-------------------------------------   ----- 
End-of-path arrival time (ps)           10343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_0\/clock_0                                      macrocell72         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_0\/q       macrocell72   1250   1250  220683  RISE       1
\G_6:count_6\/main_2  macrocell79   9093  10343  236147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_6\/clock_0                                      macrocell79         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_1\/q
Path End       : \F_6:count_4\/main_10
Capture Clock  : \F_6:count_4\/clock_0
Path slack     : 236224p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10266
-------------------------------------   ----- 
End-of-path arrival time (ps)           10266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_1\/clock_0                                      macrocell71         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_1\/q        macrocell71   1250   1250  219379  RISE       1
\F_6:count_4\/main_10  macrocell68   9016  10266  236224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_4\/clock_0                                      macrocell68         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_1\/q
Path End       : \F_6:count_3\/main_10
Capture Clock  : \F_6:count_3\/clock_0
Path slack     : 236224p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10266
-------------------------------------   ----- 
End-of-path arrival time (ps)           10266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_1\/clock_0                                      macrocell71         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_1\/q        macrocell71   1250   1250  219379  RISE       1
\F_6:count_3\/main_10  macrocell69   9016  10266  236224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_3\/clock_0                                      macrocell69         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_1\/q
Path End       : \F_6:count_2\/main_1
Capture Clock  : \F_6:count_2\/clock_0
Path slack     : 236224p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10266
-------------------------------------   ----- 
End-of-path arrival time (ps)           10266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_1\/clock_0                                      macrocell71         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_1\/q       macrocell71   1250   1250  219379  RISE       1
\F_6:count_2\/main_1  macrocell70   9016  10266  236224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_2\/clock_0                                      macrocell70         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_10\/q
Path End       : \G_6:count_7\/main_3
Capture Clock  : \G_6:count_7\/clock_0
Path slack     : 236233p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10257
-------------------------------------   ----- 
End-of-path arrival time (ps)           10257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_10\/clock_0                                     macrocell75         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_10\/q      macrocell75   1250   1250  226706  RISE       1
\G_6:count_7\/main_3  macrocell78   9007  10257  236233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_7\/clock_0                                      macrocell78         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_10\/q
Path End       : \G_6:count_6\/main_3
Capture Clock  : \G_6:count_6\/clock_0
Path slack     : 236233p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10257
-------------------------------------   ----- 
End-of-path arrival time (ps)           10257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_10\/clock_0                                     macrocell75         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_10\/q      macrocell75   1250   1250  226706  RISE       1
\G_6:count_6\/main_3  macrocell79   9007  10257  236233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_6\/clock_0                                      macrocell79         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \F_6:count_0\/main_0
Capture Clock  : \F_6:count_0\/clock_0
Path slack     : 236418p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10072
-------------------------------------   ----- 
End-of-path arrival time (ps)           10072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47   1250   1250  225013  RISE       1
\F_6:count_0\/main_0          macrocell72   8822  10072  236418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_0\/clock_0                                      macrocell72         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \A_Sharp_6:count_2\/main_0
Capture Clock  : \A_Sharp_6:count_2\/clock_0
Path slack     : 236418p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10072
-------------------------------------   ----- 
End-of-path arrival time (ps)           10072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47    1250   1250  225013  RISE       1
\A_Sharp_6:count_2\/main_0    macrocell115   8822  10072  236418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_2\/clock_0                                macrocell115        0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \A_Sharp_6:count_1\/main_0
Capture Clock  : \A_Sharp_6:count_1\/clock_0
Path slack     : 236418p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10072
-------------------------------------   ----- 
End-of-path arrival time (ps)           10072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47    1250   1250  225013  RISE       1
\A_Sharp_6:count_1\/main_0    macrocell116   8822  10072  236418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_1\/clock_0                                macrocell116        0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_Sharp_6:count_9\/q
Path End       : \G_Sharp_6:count_2\/main_4
Capture Clock  : \G_Sharp_6:count_2\/clock_0
Path slack     : 236425p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10065
-------------------------------------   ----- 
End-of-path arrival time (ps)           10065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_9\/clock_0                                macrocell87         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\G_Sharp_6:count_9\/q       macrocell87   1250   1250  222025  RISE       1
\G_Sharp_6:count_2\/main_4  macrocell94   8815  10065  236425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_2\/clock_0                                macrocell94         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \F_6:count_1\/main_0
Capture Clock  : \F_6:count_1\/clock_0
Path slack     : 236426p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10064
-------------------------------------   ----- 
End-of-path arrival time (ps)           10064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47   1250   1250  225013  RISE       1
\F_6:count_1\/main_0          macrocell71   8814  10064  236426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_1\/clock_0                                      macrocell71         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \B_6:count_9\/main_0
Capture Clock  : \B_6:count_9\/clock_0
Path slack     : 236426p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10064
-------------------------------------   ----- 
End-of-path arrival time (ps)           10064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47    1250   1250  225013  RISE       1
\B_6:count_9\/main_0          macrocell119   8814  10064  236426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_9\/clock_0                                      macrocell119        0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \B_6:count_8\/main_0
Capture Clock  : \B_6:count_8\/clock_0
Path slack     : 236426p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10064
-------------------------------------   ----- 
End-of-path arrival time (ps)           10064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47    1250   1250  225013  RISE       1
\B_6:count_8\/main_0          macrocell120   8814  10064  236426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_8\/clock_0                                      macrocell120        0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_2\/q
Path End       : \A_6:count_5\/main_1
Capture Clock  : \A_6:count_5\/clock_0
Path slack     : 236450p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10040
-------------------------------------   ----- 
End-of-path arrival time (ps)           10040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_2\/clock_0                                      macrocell70         0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\F_6:count_2\/q       macrocell70    1250   1250  229334  RISE       1
\A_6:count_5\/main_1  macrocell102   8790  10040  236450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_5\/clock_0                                      macrocell102        0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_2\/q
Path End       : \A_6:count_4\/main_1
Capture Clock  : \A_6:count_4\/clock_0
Path slack     : 236450p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10040
-------------------------------------   ----- 
End-of-path arrival time (ps)           10040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_2\/clock_0                                      macrocell70         0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\F_6:count_2\/q       macrocell70    1250   1250  229334  RISE       1
\A_6:count_4\/main_1  macrocell103   8790  10040  236450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_4\/clock_0                                      macrocell103        0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_6:count_7\/q
Path End       : \A_6:count_5\/main_7
Capture Clock  : \A_6:count_5\/clock_0
Path slack     : 236498p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9992
-------------------------------------   ---- 
End-of-path arrival time (ps)           9992
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_7\/clock_0                                      macrocell100        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\A_6:count_7\/q       macrocell100   1250   1250  227576  RISE       1
\A_6:count_5\/main_7  macrocell102   8742   9992  236498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_5\/clock_0                                      macrocell102        0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_6:count_7\/q
Path End       : \A_6:count_4\/main_7
Capture Clock  : \A_6:count_4\/clock_0
Path slack     : 236498p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9992
-------------------------------------   ---- 
End-of-path arrival time (ps)           9992
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_7\/clock_0                                      macrocell100        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\A_6:count_7\/q       macrocell100   1250   1250  227576  RISE       1
\A_6:count_4\/main_7  macrocell103   8742   9992  236498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_4\/clock_0                                      macrocell103        0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_2\/q
Path End       : \B_6:count_9\/main_10
Capture Clock  : \B_6:count_9\/clock_0
Path slack     : 236685p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9805
-------------------------------------   ---- 
End-of-path arrival time (ps)           9805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_2\/clock_0                                      macrocell126        0      0  RISE       1

Data path
pin name               model name    delay     AT   slack  edge  Fanout
---------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_2\/q        macrocell126   1250   1250  231021  RISE       1
\B_6:count_9\/main_10  macrocell119   8555   9805  236685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_9\/clock_0                                      macrocell119        0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_2\/q
Path End       : \B_6:count_8\/main_10
Capture Clock  : \B_6:count_8\/clock_0
Path slack     : 236685p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9805
-------------------------------------   ---- 
End-of-path arrival time (ps)           9805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_2\/clock_0                                      macrocell126        0      0  RISE       1

Data path
pin name               model name    delay     AT   slack  edge  Fanout
---------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_2\/q        macrocell126   1250   1250  231021  RISE       1
\B_6:count_8\/main_10  macrocell120   8555   9805  236685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_8\/clock_0                                      macrocell120        0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_6:count_10\/q
Path End       : \A_6:count_5\/main_4
Capture Clock  : \A_6:count_5\/clock_0
Path slack     : 236804p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9686
-------------------------------------   ---- 
End-of-path arrival time (ps)           9686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_10\/clock_0                                     macrocell97         0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\A_6:count_10\/q      macrocell97    1250   1250  229281  RISE       1
\A_6:count_5\/main_4  macrocell102   8436   9686  236804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_5\/clock_0                                      macrocell102        0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_6:count_10\/q
Path End       : \A_6:count_4\/main_4
Capture Clock  : \A_6:count_4\/clock_0
Path slack     : 236804p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9686
-------------------------------------   ---- 
End-of-path arrival time (ps)           9686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_10\/clock_0                                     macrocell97         0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\A_6:count_10\/q      macrocell97    1250   1250  229281  RISE       1
\A_6:count_4\/main_4  macrocell103   8436   9686  236804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_4\/clock_0                                      macrocell103        0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_6:count_3\/q
Path End       : \A_6:count_5\/main_11
Capture Clock  : \A_6:count_5\/clock_0
Path slack     : 236817p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9673
-------------------------------------   ---- 
End-of-path arrival time (ps)           9673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_3\/clock_0                                      macrocell104        0      0  RISE       1

Data path
pin name               model name    delay     AT   slack  edge  Fanout
---------------------  ------------  -----  -----  ------  ----  ------
\A_6:count_3\/q        macrocell104   1250   1250  229797  RISE       1
\A_6:count_5\/main_11  macrocell102   8423   9673  236817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_5\/clock_0                                      macrocell102        0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_6:count_3\/q
Path End       : \A_6:count_4\/main_11
Capture Clock  : \A_6:count_4\/clock_0
Path slack     : 236817p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9673
-------------------------------------   ---- 
End-of-path arrival time (ps)           9673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_3\/clock_0                                      macrocell104        0      0  RISE       1

Data path
pin name               model name    delay     AT   slack  edge  Fanout
---------------------  ------------  -----  -----  ------  ----  ------
\A_6:count_3\/q        macrocell104   1250   1250  229797  RISE       1
\A_6:count_4\/main_11  macrocell103   8423   9673  236817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_4\/clock_0                                      macrocell103        0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \A_Sharp_6:count_5\/main_0
Capture Clock  : \A_Sharp_6:count_5\/clock_0
Path slack     : 236878p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9612
-------------------------------------   ---- 
End-of-path arrival time (ps)           9612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47    1250   1250  225013  RISE       1
\A_Sharp_6:count_5\/main_0    macrocell112   8362   9612  236878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_5\/clock_0                                macrocell112        0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \A_Sharp_6:count_4\/main_0
Capture Clock  : \A_Sharp_6:count_4\/clock_0
Path slack     : 236878p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9612
-------------------------------------   ---- 
End-of-path arrival time (ps)           9612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47    1250   1250  225013  RISE       1
\A_Sharp_6:count_4\/main_0    macrocell113   8362   9612  236878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_4\/clock_0                                macrocell113        0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \A_Sharp_6:count_0\/main_0
Capture Clock  : \A_Sharp_6:count_0\/clock_0
Path slack     : 236878p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9612
-------------------------------------   ---- 
End-of-path arrival time (ps)           9612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47    1250   1250  225013  RISE       1
\A_Sharp_6:count_0\/main_0    macrocell117   8362   9612  236878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_0\/clock_0                                macrocell117        0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \G_Sharp_6:count_6\/main_0
Capture Clock  : \G_Sharp_6:count_6\/clock_0
Path slack     : 236879p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9611
-------------------------------------   ---- 
End-of-path arrival time (ps)           9611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47   1250   1250  225013  RISE       1
\G_Sharp_6:count_6\/main_0    macrocell90   8361   9611  236879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_6\/clock_0                                macrocell90         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \G_Sharp_6:count_3\/main_0
Capture Clock  : \G_Sharp_6:count_3\/clock_0
Path slack     : 236879p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9611
-------------------------------------   ---- 
End-of-path arrival time (ps)           9611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47   1250   1250  225013  RISE       1
\G_Sharp_6:count_3\/main_0    macrocell93   8361   9611  236879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_3\/clock_0                                macrocell93         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \G_Sharp_6:count_2\/main_0
Capture Clock  : \G_Sharp_6:count_2\/clock_0
Path slack     : 236879p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9611
-------------------------------------   ---- 
End-of-path arrival time (ps)           9611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47   1250   1250  225013  RISE       1
\G_Sharp_6:count_2\/main_0    macrocell94   8361   9611  236879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_2\/clock_0                                macrocell94         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_1\/q
Path End       : \G_Sharp_6:count_7\/main_1
Capture Clock  : \G_Sharp_6:count_7\/clock_0
Path slack     : 237115p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9375
-------------------------------------   ---- 
End-of-path arrival time (ps)           9375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_1\/clock_0                                      macrocell71         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_1\/q             macrocell71   1250   1250  219379  RISE       1
\G_Sharp_6:count_7\/main_1  macrocell89   8125   9375  237115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_7\/clock_0                                macrocell89         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_1\/q
Path End       : \G_Sharp_6:count_5\/main_1
Capture Clock  : \G_Sharp_6:count_5\/clock_0
Path slack     : 237115p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9375
-------------------------------------   ---- 
End-of-path arrival time (ps)           9375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_1\/clock_0                                      macrocell71         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_1\/q             macrocell71   1250   1250  219379  RISE       1
\G_Sharp_6:count_5\/main_1  macrocell91   8125   9375  237115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_5\/clock_0                                macrocell91         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_1\/q
Path End       : \G_Sharp_6:count_4\/main_1
Capture Clock  : \G_Sharp_6:count_4\/clock_0
Path slack     : 237115p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9375
-------------------------------------   ---- 
End-of-path arrival time (ps)           9375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_1\/clock_0                                      macrocell71         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_1\/q             macrocell71   1250   1250  219379  RISE       1
\G_Sharp_6:count_4\/main_1  macrocell92   8125   9375  237115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_4\/clock_0                                macrocell92         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_6:count_8\/q
Path End       : \A_6:count_5\/main_6
Capture Clock  : \A_6:count_5\/clock_0
Path slack     : 237120p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9370
-------------------------------------   ---- 
End-of-path arrival time (ps)           9370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_8\/clock_0                                      macrocell99         0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\A_6:count_8\/q       macrocell99    1250   1250  233125  RISE       1
\A_6:count_5\/main_6  macrocell102   8120   9370  237120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_5\/clock_0                                      macrocell102        0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_6:count_8\/q
Path End       : \A_6:count_4\/main_6
Capture Clock  : \A_6:count_4\/clock_0
Path slack     : 237120p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9370
-------------------------------------   ---- 
End-of-path arrival time (ps)           9370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_8\/clock_0                                      macrocell99         0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\A_6:count_8\/q       macrocell99    1250   1250  233125  RISE       1
\A_6:count_4\/main_6  macrocell103   8120   9370  237120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_4\/clock_0                                      macrocell103        0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \G_6:count_10\/main_0
Capture Clock  : \G_6:count_10\/clock_0
Path slack     : 237131p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9359
-------------------------------------   ---- 
End-of-path arrival time (ps)           9359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47   1250   1250  225013  RISE       1
\G_6:count_10\/main_0         macrocell75   8109   9359  237131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_10\/clock_0                                     macrocell75         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \G_6:count_9\/main_0
Capture Clock  : \G_6:count_9\/clock_0
Path slack     : 237131p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9359
-------------------------------------   ---- 
End-of-path arrival time (ps)           9359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47   1250   1250  225013  RISE       1
\G_6:count_9\/main_0          macrocell76   8109   9359  237131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_9\/clock_0                                      macrocell76         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \G_6:count_8\/main_0
Capture Clock  : \G_6:count_8\/clock_0
Path slack     : 237131p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9359
-------------------------------------   ---- 
End-of-path arrival time (ps)           9359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47   1250   1250  225013  RISE       1
\G_6:count_8\/main_0          macrocell77   8109   9359  237131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_8\/clock_0                                      macrocell77         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_Sharp_6:count_9\/q
Path End       : \G_Sharp_6:count_7\/main_4
Capture Clock  : \G_Sharp_6:count_7\/clock_0
Path slack     : 237250p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9240
-------------------------------------   ---- 
End-of-path arrival time (ps)           9240
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_9\/clock_0                                macrocell87         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\G_Sharp_6:count_9\/q       macrocell87   1250   1250  222025  RISE       1
\G_Sharp_6:count_7\/main_4  macrocell89   7990   9240  237250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_7\/clock_0                                macrocell89         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_Sharp_6:count_9\/q
Path End       : \G_Sharp_6:count_5\/main_4
Capture Clock  : \G_Sharp_6:count_5\/clock_0
Path slack     : 237250p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9240
-------------------------------------   ---- 
End-of-path arrival time (ps)           9240
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_9\/clock_0                                macrocell87         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\G_Sharp_6:count_9\/q       macrocell87   1250   1250  222025  RISE       1
\G_Sharp_6:count_5\/main_4  macrocell91   7990   9240  237250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_5\/clock_0                                macrocell91         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_Sharp_6:count_9\/q
Path End       : \G_Sharp_6:count_4\/main_4
Capture Clock  : \G_Sharp_6:count_4\/clock_0
Path slack     : 237250p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9240
-------------------------------------   ---- 
End-of-path arrival time (ps)           9240
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_9\/clock_0                                macrocell87         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\G_Sharp_6:count_9\/q       macrocell87   1250   1250  222025  RISE       1
\G_Sharp_6:count_4\/main_4  macrocell92   7990   9240  237250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_4\/clock_0                                macrocell92         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_6:count_4\/q
Path End       : \A_6:count_7\/main_6
Capture Clock  : \A_6:count_7\/clock_0
Path slack     : 237363p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9127
-------------------------------------   ---- 
End-of-path arrival time (ps)           9127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_4\/clock_0                                      macrocell103        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\A_6:count_4\/q       macrocell103   1250   1250  224259  RISE       1
\A_6:count_7\/main_6  macrocell100   7877   9127  237363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_7\/clock_0                                      macrocell100        0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_6:count_4\/q
Path End       : \A_6:count_6\/main_10
Capture Clock  : \A_6:count_6\/clock_0
Path slack     : 237363p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9127
-------------------------------------   ---- 
End-of-path arrival time (ps)           9127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_4\/clock_0                                      macrocell103        0      0  RISE       1

Data path
pin name               model name    delay     AT   slack  edge  Fanout
---------------------  ------------  -----  -----  ------  ----  ------
\A_6:count_4\/q        macrocell103   1250   1250  224259  RISE       1
\A_6:count_6\/main_10  macrocell101   7877   9127  237363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_6\/clock_0                                      macrocell101        0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_6:count_5\/q
Path End       : \A_6:count_7\/main_5
Capture Clock  : \A_6:count_7\/clock_0
Path slack     : 237376p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9114
-------------------------------------   ---- 
End-of-path arrival time (ps)           9114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_5\/clock_0                                      macrocell102        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\A_6:count_5\/q       macrocell102   1250   1250  224266  RISE       1
\A_6:count_7\/main_5  macrocell100   7864   9114  237376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_7\/clock_0                                      macrocell100        0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_6:count_5\/q
Path End       : \A_6:count_6\/main_9
Capture Clock  : \A_6:count_6\/clock_0
Path slack     : 237376p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9114
-------------------------------------   ---- 
End-of-path arrival time (ps)           9114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_5\/clock_0                                      macrocell102        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\A_6:count_5\/q       macrocell102   1250   1250  224266  RISE       1
\A_6:count_6\/main_9  macrocell101   7864   9114  237376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_6\/clock_0                                      macrocell101        0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_1\/q
Path End       : Net_100/main_1
Capture Clock  : Net_100/clock_0
Path slack     : 237401p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9089
-------------------------------------   ---- 
End-of-path arrival time (ps)           9089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_1\/clock_0                                      macrocell71         0      0  RISE       1

Data path
pin name         model name    delay     AT   slack  edge  Fanout
---------------  ------------  -----  -----  ------  ----  ------
\F_6:count_1\/q  macrocell71    1250   1250  219379  RISE       1
Net_100/main_1   macrocell118   7839   9089  237401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_100/clock_0                                            macrocell118        0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_1\/q
Path End       : \B_6:count_7\/main_1
Capture Clock  : \B_6:count_7\/clock_0
Path slack     : 237401p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9089
-------------------------------------   ---- 
End-of-path arrival time (ps)           9089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_1\/clock_0                                      macrocell71         0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\F_6:count_1\/q       macrocell71    1250   1250  219379  RISE       1
\B_6:count_7\/main_1  macrocell121   7839   9089  237401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_7\/clock_0                                      macrocell121        0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_1\/q
Path End       : \B_6:count_6\/main_1
Capture Clock  : \B_6:count_6\/clock_0
Path slack     : 237401p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9089
-------------------------------------   ---- 
End-of-path arrival time (ps)           9089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_1\/clock_0                                      macrocell71         0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\F_6:count_1\/q       macrocell71    1250   1250  219379  RISE       1
\B_6:count_6\/main_1  macrocell122   7839   9089  237401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_6\/clock_0                                      macrocell122        0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_1\/q
Path End       : \B_6:count_3\/main_1
Capture Clock  : \B_6:count_3\/clock_0
Path slack     : 237401p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9089
-------------------------------------   ---- 
End-of-path arrival time (ps)           9089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_1\/clock_0                                      macrocell71         0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\F_6:count_1\/q       macrocell71    1250   1250  219379  RISE       1
\B_6:count_3\/main_1  macrocell125   7839   9089  237401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_3\/clock_0                                      macrocell125        0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_1\/q
Path End       : \B_6:count_5\/main_1
Capture Clock  : \B_6:count_5\/clock_0
Path slack     : 237414p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9076
-------------------------------------   ---- 
End-of-path arrival time (ps)           9076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_1\/clock_0                                      macrocell71         0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\F_6:count_1\/q       macrocell71    1250   1250  219379  RISE       1
\B_6:count_5\/main_1  macrocell123   7826   9076  237414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_5\/clock_0                                      macrocell123        0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_1\/q
Path End       : \B_6:count_4\/main_1
Capture Clock  : \B_6:count_4\/clock_0
Path slack     : 237414p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9076
-------------------------------------   ---- 
End-of-path arrival time (ps)           9076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_1\/clock_0                                      macrocell71         0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\F_6:count_1\/q       macrocell71    1250   1250  219379  RISE       1
\B_6:count_4\/main_1  macrocell124   7826   9076  237414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_4\/clock_0                                      macrocell124        0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_1\/q
Path End       : \B_6:count_2\/main_1
Capture Clock  : \B_6:count_2\/clock_0
Path slack     : 237414p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9076
-------------------------------------   ---- 
End-of-path arrival time (ps)           9076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_1\/clock_0                                      macrocell71         0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\F_6:count_1\/q       macrocell71    1250   1250  219379  RISE       1
\B_6:count_2\/main_1  macrocell126   7826   9076  237414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_2\/clock_0                                      macrocell126        0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_6:count_9\/q
Path End       : \A_6:count_5\/main_5
Capture Clock  : \A_6:count_5\/clock_0
Path slack     : 237475p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9015
-------------------------------------   ---- 
End-of-path arrival time (ps)           9015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_9\/clock_0                                      macrocell98         0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\A_6:count_9\/q       macrocell98    1250   1250  230359  RISE       1
\A_6:count_5\/main_5  macrocell102   7765   9015  237475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_5\/clock_0                                      macrocell102        0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_6:count_9\/q
Path End       : \A_6:count_4\/main_5
Capture Clock  : \A_6:count_4\/clock_0
Path slack     : 237475p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9015
-------------------------------------   ---- 
End-of-path arrival time (ps)           9015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_9\/clock_0                                      macrocell98         0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\A_6:count_9\/q       macrocell98    1250   1250  230359  RISE       1
\A_6:count_4\/main_5  macrocell103   7765   9015  237475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_4\/clock_0                                      macrocell103        0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \A_Sharp_6:count_7\/main_0
Capture Clock  : \A_Sharp_6:count_7\/clock_0
Path slack     : 237485p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9005
-------------------------------------   ---- 
End-of-path arrival time (ps)           9005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47    1250   1250  225013  RISE       1
\A_Sharp_6:count_7\/main_0    macrocell110   7755   9005  237485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_7\/clock_0                                macrocell110        0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \A_Sharp_6:count_6\/main_0
Capture Clock  : \A_Sharp_6:count_6\/clock_0
Path slack     : 237485p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9005
-------------------------------------   ---- 
End-of-path arrival time (ps)           9005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47    1250   1250  225013  RISE       1
\A_Sharp_6:count_6\/main_0    macrocell111   7755   9005  237485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_6\/clock_0                                macrocell111        0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \A_Sharp_6:count_3\/main_0
Capture Clock  : \A_Sharp_6:count_3\/clock_0
Path slack     : 237485p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9005
-------------------------------------   ---- 
End-of-path arrival time (ps)           9005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47    1250   1250  225013  RISE       1
\A_Sharp_6:count_3\/main_0    macrocell114   7755   9005  237485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_3\/clock_0                                macrocell114        0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \G_Sharp_6:count_10\/main_0
Capture Clock  : \G_Sharp_6:count_10\/clock_0
Path slack     : 237505p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8985
-------------------------------------   ---- 
End-of-path arrival time (ps)           8985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47   1250   1250  225013  RISE       1
\G_Sharp_6:count_10\/main_0   macrocell86   7735   8985  237505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_10\/clock_0                               macrocell86         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \G_Sharp_6:count_9\/main_0
Capture Clock  : \G_Sharp_6:count_9\/clock_0
Path slack     : 237505p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8985
-------------------------------------   ---- 
End-of-path arrival time (ps)           8985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47   1250   1250  225013  RISE       1
\G_Sharp_6:count_9\/main_0    macrocell87   7735   8985  237505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_9\/clock_0                                macrocell87         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \G_Sharp_6:count_8\/main_0
Capture Clock  : \G_Sharp_6:count_8\/clock_0
Path slack     : 237505p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8985
-------------------------------------   ---- 
End-of-path arrival time (ps)           8985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47   1250   1250  225013  RISE       1
\G_Sharp_6:count_8\/main_0    macrocell88   7735   8985  237505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_8\/clock_0                                macrocell88         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_8\/q
Path End       : \G_6:count_5\/main_5
Capture Clock  : \G_6:count_5\/clock_0
Path slack     : 237532p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8958
-------------------------------------   ---- 
End-of-path arrival time (ps)           8958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_8\/clock_0                                      macrocell77         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_8\/q       macrocell77   1250   1250  228009  RISE       1
\G_6:count_5\/main_5  macrocell80   7708   8958  237532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_5\/clock_0                                      macrocell80         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_8\/q
Path End       : \G_6:count_4\/main_5
Capture Clock  : \G_6:count_4\/clock_0
Path slack     : 237532p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8958
-------------------------------------   ---- 
End-of-path arrival time (ps)           8958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_8\/clock_0                                      macrocell77         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_8\/q       macrocell77   1250   1250  228009  RISE       1
\G_6:count_4\/main_5  macrocell81   7708   8958  237532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_4\/clock_0                                      macrocell81         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_8\/q
Path End       : \G_6:count_3\/main_5
Capture Clock  : \G_6:count_3\/clock_0
Path slack     : 237532p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8958
-------------------------------------   ---- 
End-of-path arrival time (ps)           8958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_8\/clock_0                                      macrocell77         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_8\/q       macrocell77   1250   1250  228009  RISE       1
\G_6:count_3\/main_5  macrocell82   7708   8958  237532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_3\/clock_0                                      macrocell82         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_8\/q
Path End       : \G_6:count_2\/main_5
Capture Clock  : \G_6:count_2\/clock_0
Path slack     : 237532p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8958
-------------------------------------   ---- 
End-of-path arrival time (ps)           8958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_8\/clock_0                                      macrocell77         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_8\/q       macrocell77   1250   1250  228009  RISE       1
\G_6:count_2\/main_5  macrocell83   7708   8958  237532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_2\/clock_0                                      macrocell83         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_8\/q
Path End       : \G_6:count_7\/main_5
Capture Clock  : \G_6:count_7\/clock_0
Path slack     : 237536p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8954
-------------------------------------   ---- 
End-of-path arrival time (ps)           8954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_8\/clock_0                                      macrocell77         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_8\/q       macrocell77   1250   1250  228009  RISE       1
\G_6:count_7\/main_5  macrocell78   7704   8954  237536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_7\/clock_0                                      macrocell78         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_8\/q
Path End       : \G_6:count_6\/main_5
Capture Clock  : \G_6:count_6\/clock_0
Path slack     : 237536p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8954
-------------------------------------   ---- 
End-of-path arrival time (ps)           8954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_8\/clock_0                                      macrocell77         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_8\/q       macrocell77   1250   1250  228009  RISE       1
\G_6:count_6\/main_5  macrocell79   7704   8954  237536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_6\/clock_0                                      macrocell79         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \A_6:count_7\/main_0
Capture Clock  : \A_6:count_7\/clock_0
Path slack     : 237604p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8886
-------------------------------------   ---- 
End-of-path arrival time (ps)           8886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47    1250   1250  225013  RISE       1
\A_6:count_7\/main_0          macrocell100   7636   8886  237604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_7\/clock_0                                      macrocell100        0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \A_6:count_6\/main_0
Capture Clock  : \A_6:count_6\/clock_0
Path slack     : 237604p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8886
-------------------------------------   ---- 
End-of-path arrival time (ps)           8886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47    1250   1250  225013  RISE       1
\A_6:count_6\/main_0          macrocell101   7636   8886  237604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_6\/clock_0                                      macrocell101        0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_6:count_6\/q
Path End       : \A_6:count_5\/main_8
Capture Clock  : \A_6:count_5\/clock_0
Path slack     : 237611p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8879
-------------------------------------   ---- 
End-of-path arrival time (ps)           8879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_6\/clock_0                                      macrocell101        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\A_6:count_6\/q       macrocell101   1250   1250  227860  RISE       1
\A_6:count_5\/main_8  macrocell102   7629   8879  237611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_5\/clock_0                                      macrocell102        0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_6:count_6\/q
Path End       : \A_6:count_4\/main_8
Capture Clock  : \A_6:count_4\/clock_0
Path slack     : 237611p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8879
-------------------------------------   ---- 
End-of-path arrival time (ps)           8879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_6\/clock_0                                      macrocell101        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\A_6:count_6\/q       macrocell101   1250   1250  227860  RISE       1
\A_6:count_4\/main_8  macrocell103   7629   8879  237611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_4\/clock_0                                      macrocell103        0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_0\/q
Path End       : Net_100/main_2
Capture Clock  : Net_100/clock_0
Path slack     : 237754p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8736
-------------------------------------   ---- 
End-of-path arrival time (ps)           8736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_0\/clock_0                                      macrocell72         0      0  RISE       1

Data path
pin name         model name    delay     AT   slack  edge  Fanout
---------------  ------------  -----  -----  ------  ----  ------
\F_6:count_0\/q  macrocell72    1250   1250  220683  RISE       1
Net_100/main_2   macrocell118   7486   8736  237754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_100/clock_0                                            macrocell118        0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_0\/q
Path End       : \B_6:count_7\/main_2
Capture Clock  : \B_6:count_7\/clock_0
Path slack     : 237754p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8736
-------------------------------------   ---- 
End-of-path arrival time (ps)           8736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_0\/clock_0                                      macrocell72         0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\F_6:count_0\/q       macrocell72    1250   1250  220683  RISE       1
\B_6:count_7\/main_2  macrocell121   7486   8736  237754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_7\/clock_0                                      macrocell121        0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_0\/q
Path End       : \B_6:count_6\/main_2
Capture Clock  : \B_6:count_6\/clock_0
Path slack     : 237754p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8736
-------------------------------------   ---- 
End-of-path arrival time (ps)           8736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_0\/clock_0                                      macrocell72         0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\F_6:count_0\/q       macrocell72    1250   1250  220683  RISE       1
\B_6:count_6\/main_2  macrocell122   7486   8736  237754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_6\/clock_0                                      macrocell122        0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_0\/q
Path End       : \B_6:count_3\/main_2
Capture Clock  : \B_6:count_3\/clock_0
Path slack     : 237754p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8736
-------------------------------------   ---- 
End-of-path arrival time (ps)           8736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_0\/clock_0                                      macrocell72         0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\F_6:count_0\/q       macrocell72    1250   1250  220683  RISE       1
\B_6:count_3\/main_2  macrocell125   7486   8736  237754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_3\/clock_0                                      macrocell125        0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_0\/q
Path End       : \B_6:count_5\/main_2
Capture Clock  : \B_6:count_5\/clock_0
Path slack     : 237765p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8725
-------------------------------------   ---- 
End-of-path arrival time (ps)           8725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_0\/clock_0                                      macrocell72         0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\F_6:count_0\/q       macrocell72    1250   1250  220683  RISE       1
\B_6:count_5\/main_2  macrocell123   7475   8725  237765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_5\/clock_0                                      macrocell123        0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_0\/q
Path End       : \B_6:count_4\/main_2
Capture Clock  : \B_6:count_4\/clock_0
Path slack     : 237765p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8725
-------------------------------------   ---- 
End-of-path arrival time (ps)           8725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_0\/clock_0                                      macrocell72         0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\F_6:count_0\/q       macrocell72    1250   1250  220683  RISE       1
\B_6:count_4\/main_2  macrocell124   7475   8725  237765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_4\/clock_0                                      macrocell124        0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_0\/q
Path End       : \B_6:count_2\/main_2
Capture Clock  : \B_6:count_2\/clock_0
Path slack     : 237765p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8725
-------------------------------------   ---- 
End-of-path arrival time (ps)           8725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_0\/clock_0                                      macrocell72         0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\F_6:count_0\/q       macrocell72    1250   1250  220683  RISE       1
\B_6:count_2\/main_2  macrocell126   7475   8725  237765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_2\/clock_0                                      macrocell126        0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_8\/q
Path End       : \A_Sharp_6:count_10\/main_2
Capture Clock  : \A_Sharp_6:count_10\/clock_0
Path slack     : 237883p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8607
-------------------------------------   ---- 
End-of-path arrival time (ps)           8607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_8\/clock_0                                macrocell109        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_8\/q        macrocell109   1250   1250  230842  RISE       1
\A_Sharp_6:count_10\/main_2  macrocell107   7357   8607  237883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_10\/clock_0                               macrocell107        0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_8\/q
Path End       : \A_Sharp_6:count_9\/main_1
Capture Clock  : \A_Sharp_6:count_9\/clock_0
Path slack     : 237883p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8607
-------------------------------------   ---- 
End-of-path arrival time (ps)           8607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_8\/clock_0                                macrocell109        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_8\/q       macrocell109   1250   1250  230842  RISE       1
\A_Sharp_6:count_9\/main_1  macrocell108   7357   8607  237883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_9\/clock_0                                macrocell108        0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_0\/q
Path End       : \G_Sharp_6:count_7\/main_2
Capture Clock  : \G_Sharp_6:count_7\/clock_0
Path slack     : 237933p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8557
-------------------------------------   ---- 
End-of-path arrival time (ps)           8557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_0\/clock_0                                      macrocell72         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_0\/q             macrocell72   1250   1250  220683  RISE       1
\G_Sharp_6:count_7\/main_2  macrocell89   7307   8557  237933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_7\/clock_0                                macrocell89         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_0\/q
Path End       : \G_Sharp_6:count_5\/main_2
Capture Clock  : \G_Sharp_6:count_5\/clock_0
Path slack     : 237933p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8557
-------------------------------------   ---- 
End-of-path arrival time (ps)           8557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_0\/clock_0                                      macrocell72         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_0\/q             macrocell72   1250   1250  220683  RISE       1
\G_Sharp_6:count_5\/main_2  macrocell91   7307   8557  237933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_5\/clock_0                                macrocell91         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_0\/q
Path End       : \G_Sharp_6:count_4\/main_2
Capture Clock  : \G_Sharp_6:count_4\/clock_0
Path slack     : 237933p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8557
-------------------------------------   ---- 
End-of-path arrival time (ps)           8557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_0\/clock_0                                      macrocell72         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_0\/q             macrocell72   1250   1250  220683  RISE       1
\G_Sharp_6:count_4\/main_2  macrocell92   7307   8557  237933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_4\/clock_0                                macrocell92         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_10\/q
Path End       : \A_Sharp_6:count_5\/main_1
Capture Clock  : \A_Sharp_6:count_5\/clock_0
Path slack     : 237940p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8550
-------------------------------------   ---- 
End-of-path arrival time (ps)           8550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_10\/clock_0                               macrocell107        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_10\/q      macrocell107   1250   1250  224118  RISE       1
\A_Sharp_6:count_5\/main_1  macrocell112   7300   8550  237940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_5\/clock_0                                macrocell112        0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_10\/q
Path End       : \A_Sharp_6:count_4\/main_1
Capture Clock  : \A_Sharp_6:count_4\/clock_0
Path slack     : 237940p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8550
-------------------------------------   ---- 
End-of-path arrival time (ps)           8550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_10\/clock_0                               macrocell107        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_10\/q      macrocell107   1250   1250  224118  RISE       1
\A_Sharp_6:count_4\/main_1  macrocell113   7300   8550  237940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_4\/clock_0                                macrocell113        0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_10\/q
Path End       : \A_Sharp_6:count_0\/main_1
Capture Clock  : \A_Sharp_6:count_0\/clock_0
Path slack     : 237940p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8550
-------------------------------------   ---- 
End-of-path arrival time (ps)           8550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_10\/clock_0                               macrocell107        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_10\/q      macrocell107   1250   1250  224118  RISE       1
\A_Sharp_6:count_0\/main_1  macrocell117   7300   8550  237940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_0\/clock_0                                macrocell117        0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_9\/q
Path End       : \G_6:count_5\/main_4
Capture Clock  : \G_6:count_5\/clock_0
Path slack     : 237998p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8492
-------------------------------------   ---- 
End-of-path arrival time (ps)           8492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_9\/clock_0                                      macrocell76         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_9\/q       macrocell76   1250   1250  228481  RISE       1
\G_6:count_5\/main_4  macrocell80   7242   8492  237998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_5\/clock_0                                      macrocell80         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_9\/q
Path End       : \G_6:count_4\/main_4
Capture Clock  : \G_6:count_4\/clock_0
Path slack     : 237998p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8492
-------------------------------------   ---- 
End-of-path arrival time (ps)           8492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_9\/clock_0                                      macrocell76         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_9\/q       macrocell76   1250   1250  228481  RISE       1
\G_6:count_4\/main_4  macrocell81   7242   8492  237998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_4\/clock_0                                      macrocell81         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_9\/q
Path End       : \G_6:count_3\/main_4
Capture Clock  : \G_6:count_3\/clock_0
Path slack     : 237998p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8492
-------------------------------------   ---- 
End-of-path arrival time (ps)           8492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_9\/clock_0                                      macrocell76         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_9\/q       macrocell76   1250   1250  228481  RISE       1
\G_6:count_3\/main_4  macrocell82   7242   8492  237998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_3\/clock_0                                      macrocell82         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_9\/q
Path End       : \G_6:count_2\/main_4
Capture Clock  : \G_6:count_2\/clock_0
Path slack     : 237998p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8492
-------------------------------------   ---- 
End-of-path arrival time (ps)           8492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_9\/clock_0                                      macrocell76         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_9\/q       macrocell76   1250   1250  228481  RISE       1
\G_6:count_2\/main_4  macrocell83   7242   8492  237998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_2\/clock_0                                      macrocell83         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_9\/q
Path End       : \G_6:count_7\/main_4
Capture Clock  : \G_6:count_7\/clock_0
Path slack     : 238008p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8482
-------------------------------------   ---- 
End-of-path arrival time (ps)           8482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_9\/clock_0                                      macrocell76         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_9\/q       macrocell76   1250   1250  228481  RISE       1
\G_6:count_7\/main_4  macrocell78   7232   8482  238008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_7\/clock_0                                      macrocell78         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_9\/q
Path End       : \G_6:count_6\/main_4
Capture Clock  : \G_6:count_6\/clock_0
Path slack     : 238008p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8482
-------------------------------------   ---- 
End-of-path arrival time (ps)           8482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_9\/clock_0                                      macrocell76         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_9\/q       macrocell76   1250   1250  228481  RISE       1
\G_6:count_6\/main_4  macrocell79   7232   8482  238008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_6\/clock_0                                      macrocell79         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_1\/q
Path End       : \G_Sharp_6:count_6\/main_1
Capture Clock  : \G_Sharp_6:count_6\/clock_0
Path slack     : 238044p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8446
-------------------------------------   ---- 
End-of-path arrival time (ps)           8446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_1\/clock_0                                      macrocell71         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_1\/q             macrocell71   1250   1250  219379  RISE       1
\G_Sharp_6:count_6\/main_1  macrocell90   7196   8446  238044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_6\/clock_0                                macrocell90         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_1\/q
Path End       : \G_Sharp_6:count_3\/main_1
Capture Clock  : \G_Sharp_6:count_3\/clock_0
Path slack     : 238044p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8446
-------------------------------------   ---- 
End-of-path arrival time (ps)           8446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_1\/clock_0                                      macrocell71         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_1\/q             macrocell71   1250   1250  219379  RISE       1
\G_Sharp_6:count_3\/main_1  macrocell93   7196   8446  238044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_3\/clock_0                                macrocell93         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_1\/q
Path End       : \G_Sharp_6:count_2\/main_1
Capture Clock  : \G_Sharp_6:count_2\/clock_0
Path slack     : 238044p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8446
-------------------------------------   ---- 
End-of-path arrival time (ps)           8446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_1\/clock_0                                      macrocell71         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_1\/q             macrocell71   1250   1250  219379  RISE       1
\G_Sharp_6:count_2\/main_1  macrocell94   7196   8446  238044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_2\/clock_0                                macrocell94         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \F_6:count_10\/main_0
Capture Clock  : \F_6:count_10\/clock_0
Path slack     : 238053p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8437
-------------------------------------   ---- 
End-of-path arrival time (ps)           8437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47   1250   1250  225013  RISE       1
\F_6:count_10\/main_0         macrocell62   7187   8437  238053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_10\/clock_0                                     macrocell62         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \F_6:count_8\/main_0
Capture Clock  : \F_6:count_8\/clock_0
Path slack     : 238053p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8437
-------------------------------------   ---- 
End-of-path arrival time (ps)           8437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47   1250   1250  225013  RISE       1
\F_6:count_8\/main_0          macrocell64   7187   8437  238053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_8\/clock_0                                      macrocell64         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \A_6:count_8\/main_0
Capture Clock  : \A_6:count_8\/clock_0
Path slack     : 238053p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8437
-------------------------------------   ---- 
End-of-path arrival time (ps)           8437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47   1250   1250  225013  RISE       1
\A_6:count_8\/main_0          macrocell99   7187   8437  238053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_8\/clock_0                                      macrocell99         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_Sharp_6:count_8\/q
Path End       : \G_Sharp_6:count_2\/main_5
Capture Clock  : \G_Sharp_6:count_2\/clock_0
Path slack     : 238185p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8305
-------------------------------------   ---- 
End-of-path arrival time (ps)           8305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_8\/clock_0                                macrocell88         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\G_Sharp_6:count_8\/q       macrocell88   1250   1250  230326  RISE       1
\G_Sharp_6:count_2\/main_5  macrocell94   7055   8305  238185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_2\/clock_0                                macrocell94         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_9\/q
Path End       : \A_Sharp_6:count_5\/main_2
Capture Clock  : \A_Sharp_6:count_5\/clock_0
Path slack     : 238260p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8230
-------------------------------------   ---- 
End-of-path arrival time (ps)           8230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_9\/clock_0                                macrocell108        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_9\/q       macrocell108   1250   1250  224696  RISE       1
\A_Sharp_6:count_5\/main_2  macrocell112   6980   8230  238260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_5\/clock_0                                macrocell112        0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_9\/q
Path End       : \A_Sharp_6:count_4\/main_2
Capture Clock  : \A_Sharp_6:count_4\/clock_0
Path slack     : 238260p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8230
-------------------------------------   ---- 
End-of-path arrival time (ps)           8230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_9\/clock_0                                macrocell108        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_9\/q       macrocell108   1250   1250  224696  RISE       1
\A_Sharp_6:count_4\/main_2  macrocell113   6980   8230  238260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_4\/clock_0                                macrocell113        0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_9\/q
Path End       : \A_Sharp_6:count_0\/main_2
Capture Clock  : \A_Sharp_6:count_0\/clock_0
Path slack     : 238260p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8230
-------------------------------------   ---- 
End-of-path arrival time (ps)           8230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_9\/clock_0                                macrocell108        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_9\/q       macrocell108   1250   1250  224696  RISE       1
\A_Sharp_6:count_0\/main_2  macrocell117   6980   8230  238260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_0\/clock_0                                macrocell117        0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_6:count_7\/q
Path End       : \A_6:count_6\/main_7
Capture Clock  : \A_6:count_6\/clock_0
Path slack     : 238310p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8180
-------------------------------------   ---- 
End-of-path arrival time (ps)           8180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_7\/clock_0                                      macrocell100        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\A_6:count_7\/q       macrocell100   1250   1250  227576  RISE       1
\A_6:count_6\/main_7  macrocell101   6930   8180  238310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_6\/clock_0                                      macrocell101        0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_1\/q
Path End       : \B_6:count_9\/main_1
Capture Clock  : \B_6:count_9\/clock_0
Path slack     : 238560p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7930
-------------------------------------   ---- 
End-of-path arrival time (ps)           7930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_1\/clock_0                                      macrocell71         0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\F_6:count_1\/q       macrocell71    1250   1250  219379  RISE       1
\B_6:count_9\/main_1  macrocell119   6680   7930  238560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_9\/clock_0                                      macrocell119        0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_1\/q
Path End       : \B_6:count_8\/main_1
Capture Clock  : \B_6:count_8\/clock_0
Path slack     : 238560p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7930
-------------------------------------   ---- 
End-of-path arrival time (ps)           7930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_1\/clock_0                                      macrocell71         0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\F_6:count_1\/q       macrocell71    1250   1250  219379  RISE       1
\B_6:count_8\/main_1  macrocell120   6680   7930  238560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_8\/clock_0                                      macrocell120        0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_0\/q
Path End       : \G_Sharp_6:count_6\/main_2
Capture Clock  : \G_Sharp_6:count_6\/clock_0
Path slack     : 238591p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7899
-------------------------------------   ---- 
End-of-path arrival time (ps)           7899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_0\/clock_0                                      macrocell72         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_0\/q             macrocell72   1250   1250  220683  RISE       1
\G_Sharp_6:count_6\/main_2  macrocell90   6649   7899  238591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_6\/clock_0                                macrocell90         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_0\/q
Path End       : \G_Sharp_6:count_3\/main_2
Capture Clock  : \G_Sharp_6:count_3\/clock_0
Path slack     : 238591p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7899
-------------------------------------   ---- 
End-of-path arrival time (ps)           7899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_0\/clock_0                                      macrocell72         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_0\/q             macrocell72   1250   1250  220683  RISE       1
\G_Sharp_6:count_3\/main_2  macrocell93   6649   7899  238591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_3\/clock_0                                macrocell93         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_0\/q
Path End       : \G_Sharp_6:count_2\/main_2
Capture Clock  : \G_Sharp_6:count_2\/clock_0
Path slack     : 238591p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7899
-------------------------------------   ---- 
End-of-path arrival time (ps)           7899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_0\/clock_0                                      macrocell72         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_0\/q             macrocell72   1250   1250  220683  RISE       1
\G_Sharp_6:count_2\/main_2  macrocell94   6649   7899  238591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_2\/clock_0                                macrocell94         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_6\/q
Path End       : \F_6:count_7\/main_5
Capture Clock  : \F_6:count_7\/clock_0
Path slack     : 238638p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7852
-------------------------------------   ---- 
End-of-path arrival time (ps)           7852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_6\/clock_0                                      macrocell66         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_6\/q       macrocell66   1250   1250  226705  RISE       1
\F_6:count_7\/main_5  macrocell65   6602   7852  238638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_7\/clock_0                                      macrocell65         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_6\/q
Path End       : \F_Sharp_6:count_6\/main_5
Capture Clock  : \F_Sharp_6:count_6\/clock_0
Path slack     : 238676p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7814
-------------------------------------   ---- 
End-of-path arrival time (ps)           7814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_6\/clock_0                                macrocell53         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_6\/q       macrocell53   1250   1250  226613  RISE       1
\F_Sharp_6:count_6\/main_5  macrocell53   6564   7814  238676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_6\/clock_0                                macrocell53         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_6\/q
Path End       : \F_Sharp_6:count_1\/main_5
Capture Clock  : \F_Sharp_6:count_1\/clock_0
Path slack     : 238676p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7814
-------------------------------------   ---- 
End-of-path arrival time (ps)           7814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_6\/clock_0                                macrocell53         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_6\/q       macrocell53   1250   1250  226613  RISE       1
\F_Sharp_6:count_1\/main_5  macrocell58   6564   7814  238676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_1\/clock_0                                macrocell58         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_6\/q
Path End       : \F_Sharp_6:count_0\/main_5
Capture Clock  : \F_Sharp_6:count_0\/clock_0
Path slack     : 238676p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7814
-------------------------------------   ---- 
End-of-path arrival time (ps)           7814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_6\/clock_0                                macrocell53         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_6\/q       macrocell53   1250   1250  226613  RISE       1
\F_Sharp_6:count_0\/main_5  macrocell59   6564   7814  238676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_0\/clock_0                                macrocell59         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_6\/q
Path End       : \F_6:count_4\/main_5
Capture Clock  : \F_6:count_4\/clock_0
Path slack     : 238792p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7698
-------------------------------------   ---- 
End-of-path arrival time (ps)           7698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_6\/clock_0                                      macrocell66         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_6\/q       macrocell66   1250   1250  226705  RISE       1
\F_6:count_4\/main_5  macrocell68   6448   7698  238792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_4\/clock_0                                      macrocell68         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_6\/q
Path End       : \F_6:count_3\/main_5
Capture Clock  : \F_6:count_3\/clock_0
Path slack     : 238792p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7698
-------------------------------------   ---- 
End-of-path arrival time (ps)           7698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_6\/clock_0                                      macrocell66         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_6\/q       macrocell66   1250   1250  226705  RISE       1
\F_6:count_3\/main_5  macrocell69   6448   7698  238792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_3\/clock_0                                      macrocell69         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \F_6:count_4\/main_0
Capture Clock  : \F_6:count_4\/clock_0
Path slack     : 238856p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7634
-------------------------------------   ---- 
End-of-path arrival time (ps)           7634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47   1250   1250  225013  RISE       1
\F_6:count_4\/main_0          macrocell68   6384   7634  238856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_4\/clock_0                                      macrocell68         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \F_6:count_3\/main_0
Capture Clock  : \F_6:count_3\/clock_0
Path slack     : 238856p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7634
-------------------------------------   ---- 
End-of-path arrival time (ps)           7634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47   1250   1250  225013  RISE       1
\F_6:count_3\/main_0          macrocell69   6384   7634  238856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_3\/clock_0                                      macrocell69         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \F_6:count_2\/main_0
Capture Clock  : \F_6:count_2\/clock_0
Path slack     : 238856p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7634
-------------------------------------   ---- 
End-of-path arrival time (ps)           7634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47   1250   1250  225013  RISE       1
\F_6:count_2\/main_0          macrocell70   6384   7634  238856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_2\/clock_0                                      macrocell70         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_6\/q
Path End       : \F_Sharp_6:count_2\/main_5
Capture Clock  : \F_Sharp_6:count_2\/clock_0
Path slack     : 238883p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7607
-------------------------------------   ---- 
End-of-path arrival time (ps)           7607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_6\/clock_0                                macrocell53         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_6\/q       macrocell53   1250   1250  226613  RISE       1
\F_Sharp_6:count_2\/main_5  macrocell57   6357   7607  238883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_2\/clock_0                                macrocell57         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_Sharp_6:count_4\/q
Path End       : \G_Sharp_6:count_7\/main_9
Capture Clock  : \G_Sharp_6:count_7\/clock_0
Path slack     : 238896p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7594
-------------------------------------   ---- 
End-of-path arrival time (ps)           7594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_4\/clock_0                                macrocell92         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\G_Sharp_6:count_4\/q       macrocell92   1250   1250  227985  RISE       1
\G_Sharp_6:count_7\/main_9  macrocell89   6344   7594  238896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_7\/clock_0                                macrocell89         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_Sharp_6:count_4\/q
Path End       : \G_Sharp_6:count_5\/main_9
Capture Clock  : \G_Sharp_6:count_5\/clock_0
Path slack     : 238896p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7594
-------------------------------------   ---- 
End-of-path arrival time (ps)           7594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_4\/clock_0                                macrocell92         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\G_Sharp_6:count_4\/q       macrocell92   1250   1250  227985  RISE       1
\G_Sharp_6:count_5\/main_9  macrocell91   6344   7594  238896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_5\/clock_0                                macrocell91         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_Sharp_6:count_4\/q
Path End       : \G_Sharp_6:count_4\/main_9
Capture Clock  : \G_Sharp_6:count_4\/clock_0
Path slack     : 238896p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7594
-------------------------------------   ---- 
End-of-path arrival time (ps)           7594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_4\/clock_0                                macrocell92         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\G_Sharp_6:count_4\/q       macrocell92   1250   1250  227985  RISE       1
\G_Sharp_6:count_4\/main_9  macrocell92   6344   7594  238896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_4\/clock_0                                macrocell92         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_0\/q
Path End       : \F_Sharp_6:count_5\/main_5
Capture Clock  : \F_Sharp_6:count_5\/clock_0
Path slack     : 238910p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7580
-------------------------------------   ---- 
End-of-path arrival time (ps)           7580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_0\/clock_0                                macrocell59         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_0\/q       macrocell59   1250   1250  227210  RISE       1
\F_Sharp_6:count_5\/main_5  macrocell54   6330   7580  238910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_5\/clock_0                                macrocell54         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_0\/q
Path End       : \F_Sharp_6:count_4\/main_4
Capture Clock  : \F_Sharp_6:count_4\/clock_0
Path slack     : 238910p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7580
-------------------------------------   ---- 
End-of-path arrival time (ps)           7580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_0\/clock_0                                macrocell59         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_0\/q       macrocell59   1250   1250  227210  RISE       1
\F_Sharp_6:count_4\/main_4  macrocell55   6330   7580  238910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_4\/clock_0                                macrocell55         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_0\/q
Path End       : \F_Sharp_6:count_3\/main_3
Capture Clock  : \F_Sharp_6:count_3\/clock_0
Path slack     : 238910p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7580
-------------------------------------   ---- 
End-of-path arrival time (ps)           7580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_0\/clock_0                                macrocell59         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_0\/q       macrocell59   1250   1250  227210  RISE       1
\F_Sharp_6:count_3\/main_3  macrocell56   6330   7580  238910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_3\/clock_0                                macrocell56         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_0\/q
Path End       : \F_Sharp_6:count_2\/main_11
Capture Clock  : \F_Sharp_6:count_2\/clock_0
Path slack     : 238910p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7580
-------------------------------------   ---- 
End-of-path arrival time (ps)           7580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_0\/clock_0                                macrocell59         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_0\/q        macrocell59   1250   1250  227210  RISE       1
\F_Sharp_6:count_2\/main_11  macrocell57   6330   7580  238910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_2\/clock_0                                macrocell57         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_Sharp_6:count_9\/q
Path End       : \G_Sharp_6:count_10\/main_1
Capture Clock  : \G_Sharp_6:count_10\/clock_0
Path slack     : 239120p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7370
-------------------------------------   ---- 
End-of-path arrival time (ps)           7370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_9\/clock_0                                macrocell87         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\G_Sharp_6:count_9\/q        macrocell87   1250   1250  222025  RISE       1
\G_Sharp_6:count_10\/main_1  macrocell86   6120   7370  239120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_10\/clock_0                               macrocell86         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \F_Sharp_6:count_5\/main_0
Capture Clock  : \F_Sharp_6:count_5\/clock_0
Path slack     : 239162p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7328
-------------------------------------   ---- 
End-of-path arrival time (ps)           7328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47   1250   1250  225013  RISE       1
\F_Sharp_6:count_5\/main_0    macrocell54   6078   7328  239162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_5\/clock_0                                macrocell54         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \F_Sharp_6:count_4\/main_0
Capture Clock  : \F_Sharp_6:count_4\/clock_0
Path slack     : 239162p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7328
-------------------------------------   ---- 
End-of-path arrival time (ps)           7328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47   1250   1250  225013  RISE       1
\F_Sharp_6:count_4\/main_0    macrocell55   6078   7328  239162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_4\/clock_0                                macrocell55         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \F_Sharp_6:count_3\/main_0
Capture Clock  : \F_Sharp_6:count_3\/clock_0
Path slack     : 239162p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7328
-------------------------------------   ---- 
End-of-path arrival time (ps)           7328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47   1250   1250  225013  RISE       1
\F_Sharp_6:count_3\/main_0    macrocell56   6078   7328  239162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_3\/clock_0                                macrocell56         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \F_Sharp_6:count_2\/main_0
Capture Clock  : \F_Sharp_6:count_2\/clock_0
Path slack     : 239162p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7328
-------------------------------------   ---- 
End-of-path arrival time (ps)           7328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47   1250   1250  225013  RISE       1
\F_Sharp_6:count_2\/main_0    macrocell57   6078   7328  239162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_2\/clock_0                                macrocell57         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_2\/q
Path End       : \A_6:count_7\/main_1
Capture Clock  : \A_6:count_7\/clock_0
Path slack     : 239281p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7209
-------------------------------------   ---- 
End-of-path arrival time (ps)           7209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_2\/clock_0                                      macrocell70         0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\F_6:count_2\/q       macrocell70    1250   1250  229334  RISE       1
\A_6:count_7\/main_1  macrocell100   5959   7209  239281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_7\/clock_0                                      macrocell100        0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_2\/q
Path End       : \A_6:count_6\/main_1
Capture Clock  : \A_6:count_6\/clock_0
Path slack     : 239281p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7209
-------------------------------------   ---- 
End-of-path arrival time (ps)           7209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_2\/clock_0                                      macrocell70         0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\F_6:count_2\/q       macrocell70    1250   1250  229334  RISE       1
\A_6:count_6\/main_1  macrocell101   5959   7209  239281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_6\/clock_0                                      macrocell101        0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_6:count_8\/q
Path End       : \A_6:count_10\/main_2
Capture Clock  : \A_6:count_10\/clock_0
Path slack     : 239361p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7129
-------------------------------------   ---- 
End-of-path arrival time (ps)           7129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_8\/clock_0                                      macrocell99         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\A_6:count_8\/q        macrocell99   1250   1250  233125  RISE       1
\A_6:count_10\/main_2  macrocell97   5879   7129  239361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_10\/clock_0                                     macrocell97         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_6:count_8\/q
Path End       : \A_6:count_9\/main_1
Capture Clock  : \A_6:count_9\/clock_0
Path slack     : 239361p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7129
-------------------------------------   ---- 
End-of-path arrival time (ps)           7129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_8\/clock_0                                      macrocell99         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\A_6:count_8\/q       macrocell99   1250   1250  233125  RISE       1
\A_6:count_9\/main_1  macrocell98   5879   7129  239361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_9\/clock_0                                      macrocell98         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \F_6:count_7\/main_0
Capture Clock  : \F_6:count_7\/clock_0
Path slack     : 239415p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7075
-------------------------------------   ---- 
End-of-path arrival time (ps)           7075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47   1250   1250  225013  RISE       1
\F_6:count_7\/main_0          macrocell65   5825   7075  239415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_7\/clock_0                                      macrocell65         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_Sharp_6:count_4\/q
Path End       : \G_Sharp_6:count_6\/main_4
Capture Clock  : \G_Sharp_6:count_6\/clock_0
Path slack     : 239522p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6968
-------------------------------------   ---- 
End-of-path arrival time (ps)           6968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_4\/clock_0                                macrocell92         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\G_Sharp_6:count_4\/q       macrocell92   1250   1250  227985  RISE       1
\G_Sharp_6:count_6\/main_4  macrocell90   5718   6968  239522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_6\/clock_0                                macrocell90         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_Sharp_6:count_4\/q
Path End       : \G_Sharp_6:count_2\/main_9
Capture Clock  : \G_Sharp_6:count_2\/clock_0
Path slack     : 239522p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6968
-------------------------------------   ---- 
End-of-path arrival time (ps)           6968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_4\/clock_0                                macrocell92         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\G_Sharp_6:count_4\/q       macrocell92   1250   1250  227985  RISE       1
\G_Sharp_6:count_2\/main_9  macrocell94   5718   6968  239522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_2\/clock_0                                macrocell94         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_Sharp_6:count_8\/q
Path End       : \G_Sharp_6:count_7\/main_5
Capture Clock  : \G_Sharp_6:count_7\/clock_0
Path slack     : 239528p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6962
-------------------------------------   ---- 
End-of-path arrival time (ps)           6962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_8\/clock_0                                macrocell88         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\G_Sharp_6:count_8\/q       macrocell88   1250   1250  230326  RISE       1
\G_Sharp_6:count_7\/main_5  macrocell89   5712   6962  239528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_7\/clock_0                                macrocell89         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_Sharp_6:count_8\/q
Path End       : \G_Sharp_6:count_5\/main_5
Capture Clock  : \G_Sharp_6:count_5\/clock_0
Path slack     : 239528p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6962
-------------------------------------   ---- 
End-of-path arrival time (ps)           6962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_8\/clock_0                                macrocell88         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\G_Sharp_6:count_8\/q       macrocell88   1250   1250  230326  RISE       1
\G_Sharp_6:count_5\/main_5  macrocell91   5712   6962  239528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_5\/clock_0                                macrocell91         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_Sharp_6:count_8\/q
Path End       : \G_Sharp_6:count_4\/main_5
Capture Clock  : \G_Sharp_6:count_4\/clock_0
Path slack     : 239528p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6962
-------------------------------------   ---- 
End-of-path arrival time (ps)           6962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_8\/clock_0                                macrocell88         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\G_Sharp_6:count_8\/q       macrocell88   1250   1250  230326  RISE       1
\G_Sharp_6:count_4\/main_5  macrocell92   5712   6962  239528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_4\/clock_0                                macrocell92         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_7\/q
Path End       : \F_Sharp_6:count_2\/main_4
Capture Clock  : \F_Sharp_6:count_2\/clock_0
Path slack     : 239725p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6765
-------------------------------------   ---- 
End-of-path arrival time (ps)           6765
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_7\/clock_0                                macrocell52         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_7\/q       macrocell52   1250   1250  228025  RISE       1
\F_Sharp_6:count_2\/main_4  macrocell57   5515   6765  239725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_2\/clock_0                                macrocell57         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_5\/q
Path End       : \F_6:count_4\/main_6
Capture Clock  : \F_6:count_4\/clock_0
Path slack     : 239734p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6756
-------------------------------------   ---- 
End-of-path arrival time (ps)           6756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_5\/clock_0                                      macrocell67         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_5\/q       macrocell67   1250   1250  228361  RISE       1
\F_6:count_4\/main_6  macrocell68   5506   6756  239734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_4\/clock_0                                      macrocell68         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_5\/q
Path End       : \F_6:count_3\/main_6
Capture Clock  : \F_6:count_3\/clock_0
Path slack     : 239734p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6756
-------------------------------------   ---- 
End-of-path arrival time (ps)           6756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_5\/clock_0                                      macrocell67         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_5\/q       macrocell67   1250   1250  228361  RISE       1
\F_6:count_3\/main_6  macrocell69   5506   6756  239734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_3\/clock_0                                      macrocell69         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \A_6:count_10\/main_0
Capture Clock  : \A_6:count_10\/clock_0
Path slack     : 239866p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6624
-------------------------------------   ---- 
End-of-path arrival time (ps)           6624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47   1250   1250  225013  RISE       1
\A_6:count_10\/main_0         macrocell97   5374   6624  239866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_10\/clock_0                                     macrocell97         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \A_6:count_9\/main_0
Capture Clock  : \A_6:count_9\/clock_0
Path slack     : 239866p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6624
-------------------------------------   ---- 
End-of-path arrival time (ps)           6624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47   1250   1250  225013  RISE       1
\A_6:count_9\/main_0          macrocell98   5374   6624  239866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_9\/clock_0                                      macrocell98         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \A_Sharp_6:count_10\/main_0
Capture Clock  : \A_Sharp_6:count_10\/clock_0
Path slack     : 239866p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6624
-------------------------------------   ---- 
End-of-path arrival time (ps)           6624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47    1250   1250  225013  RISE       1
\A_Sharp_6:count_10\/main_0   macrocell107   5374   6624  239866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_10\/clock_0                               macrocell107        0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \A_Sharp_6:count_9\/main_0
Capture Clock  : \A_Sharp_6:count_9\/clock_0
Path slack     : 239866p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6624
-------------------------------------   ---- 
End-of-path arrival time (ps)           6624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47    1250   1250  225013  RISE       1
\A_Sharp_6:count_9\/main_0    macrocell108   5374   6624  239866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_9\/clock_0                                macrocell108        0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_Sharp_6:count_3\/q
Path End       : \G_Sharp_6:count_7\/main_10
Capture Clock  : \G_Sharp_6:count_7\/clock_0
Path slack     : 239892p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6598
-------------------------------------   ---- 
End-of-path arrival time (ps)           6598
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_3\/clock_0                                macrocell93         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\G_Sharp_6:count_3\/q        macrocell93   1250   1250  229041  RISE       1
\G_Sharp_6:count_7\/main_10  macrocell89   5348   6598  239892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_7\/clock_0                                macrocell89         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_Sharp_6:count_3\/q
Path End       : \G_Sharp_6:count_5\/main_10
Capture Clock  : \G_Sharp_6:count_5\/clock_0
Path slack     : 239892p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6598
-------------------------------------   ---- 
End-of-path arrival time (ps)           6598
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_3\/clock_0                                macrocell93         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\G_Sharp_6:count_3\/q        macrocell93   1250   1250  229041  RISE       1
\G_Sharp_6:count_5\/main_10  macrocell91   5348   6598  239892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_5\/clock_0                                macrocell91         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_Sharp_6:count_3\/q
Path End       : \G_Sharp_6:count_4\/main_10
Capture Clock  : \G_Sharp_6:count_4\/clock_0
Path slack     : 239892p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6598
-------------------------------------   ---- 
End-of-path arrival time (ps)           6598
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_3\/clock_0                                macrocell93         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\G_Sharp_6:count_3\/q        macrocell93   1250   1250  229041  RISE       1
\G_Sharp_6:count_4\/main_10  macrocell92   5348   6598  239892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_4\/clock_0                                macrocell92         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_6:count_8\/q
Path End       : \A_6:count_6\/main_6
Capture Clock  : \A_6:count_6\/clock_0
Path slack     : 240085p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6405
-------------------------------------   ---- 
End-of-path arrival time (ps)           6405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_8\/clock_0                                      macrocell99         0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\A_6:count_8\/q       macrocell99    1250   1250  233125  RISE       1
\A_6:count_6\/main_6  macrocell101   5155   6405  240085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_6\/clock_0                                      macrocell101        0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_0\/q
Path End       : \A_Sharp_6:count_7\/main_7
Capture Clock  : \A_Sharp_6:count_7\/clock_0
Path slack     : 240102p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6388
-------------------------------------   ---- 
End-of-path arrival time (ps)           6388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_0\/clock_0                                macrocell117        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_0\/q       macrocell117   1250   1250  228310  RISE       1
\A_Sharp_6:count_7\/main_7  macrocell110   5138   6388  240102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_7\/clock_0                                macrocell110        0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_0\/q
Path End       : \A_Sharp_6:count_6\/main_6
Capture Clock  : \A_Sharp_6:count_6\/clock_0
Path slack     : 240102p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6388
-------------------------------------   ---- 
End-of-path arrival time (ps)           6388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_0\/clock_0                                macrocell117        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_0\/q       macrocell117   1250   1250  228310  RISE       1
\A_Sharp_6:count_6\/main_6  macrocell111   5138   6388  240102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_6\/clock_0                                macrocell111        0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_0\/q
Path End       : \A_Sharp_6:count_3\/main_3
Capture Clock  : \A_Sharp_6:count_3\/clock_0
Path slack     : 240102p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6388
-------------------------------------   ---- 
End-of-path arrival time (ps)           6388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_0\/clock_0                                macrocell117        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_0\/q       macrocell117   1250   1250  228310  RISE       1
\A_Sharp_6:count_3\/main_3  macrocell114   5138   6388  240102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_3\/clock_0                                macrocell114        0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_5\/q
Path End       : \F_Sharp_6:count_6\/main_6
Capture Clock  : \F_Sharp_6:count_6\/clock_0
Path slack     : 240148p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6342
-------------------------------------   ---- 
End-of-path arrival time (ps)           6342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_5\/clock_0                                macrocell54         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_5\/q       macrocell54   1250   1250  229384  RISE       1
\F_Sharp_6:count_6\/main_6  macrocell53   5092   6342  240148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_6\/clock_0                                macrocell53         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_5\/q
Path End       : \F_Sharp_6:count_1\/main_6
Capture Clock  : \F_Sharp_6:count_1\/clock_0
Path slack     : 240148p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6342
-------------------------------------   ---- 
End-of-path arrival time (ps)           6342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_5\/clock_0                                macrocell54         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_5\/q       macrocell54   1250   1250  229384  RISE       1
\F_Sharp_6:count_1\/main_6  macrocell58   5092   6342  240148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_1\/clock_0                                macrocell58         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_5\/q
Path End       : \F_Sharp_6:count_0\/main_6
Capture Clock  : \F_Sharp_6:count_0\/clock_0
Path slack     : 240148p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6342
-------------------------------------   ---- 
End-of-path arrival time (ps)           6342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_5\/clock_0                                macrocell54         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_5\/q       macrocell54   1250   1250  229384  RISE       1
\F_Sharp_6:count_0\/main_6  macrocell59   5092   6342  240148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_0\/clock_0                                macrocell59         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_6:count_3\/q
Path End       : \A_6:count_7\/main_7
Capture Clock  : \A_6:count_7\/clock_0
Path slack     : 240153p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6337
-------------------------------------   ---- 
End-of-path arrival time (ps)           6337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_3\/clock_0                                      macrocell104        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\A_6:count_3\/q       macrocell104   1250   1250  229797  RISE       1
\A_6:count_7\/main_7  macrocell100   5087   6337  240153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_7\/clock_0                                      macrocell100        0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_6:count_3\/q
Path End       : \A_6:count_6\/main_11
Capture Clock  : \A_6:count_6\/clock_0
Path slack     : 240153p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6337
-------------------------------------   ---- 
End-of-path arrival time (ps)           6337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_3\/clock_0                                      macrocell104        0      0  RISE       1

Data path
pin name               model name    delay     AT   slack  edge  Fanout
---------------------  ------------  -----  -----  ------  ----  ------
\A_6:count_3\/q        macrocell104   1250   1250  229797  RISE       1
\A_6:count_6\/main_11  macrocell101   5087   6337  240153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_6\/clock_0                                      macrocell101        0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_1\/q
Path End       : \F_Sharp_6:count_5\/main_4
Capture Clock  : \F_Sharp_6:count_5\/clock_0
Path slack     : 240169p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6321
-------------------------------------   ---- 
End-of-path arrival time (ps)           6321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_1\/clock_0                                macrocell58         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_1\/q       macrocell58   1250   1250  227896  RISE       1
\F_Sharp_6:count_5\/main_4  macrocell54   5071   6321  240169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_5\/clock_0                                macrocell54         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_1\/q
Path End       : \F_Sharp_6:count_4\/main_3
Capture Clock  : \F_Sharp_6:count_4\/clock_0
Path slack     : 240169p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6321
-------------------------------------   ---- 
End-of-path arrival time (ps)           6321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_1\/clock_0                                macrocell58         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_1\/q       macrocell58   1250   1250  227896  RISE       1
\F_Sharp_6:count_4\/main_3  macrocell55   5071   6321  240169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_4\/clock_0                                macrocell55         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_1\/q
Path End       : \F_Sharp_6:count_3\/main_2
Capture Clock  : \F_Sharp_6:count_3\/clock_0
Path slack     : 240169p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6321
-------------------------------------   ---- 
End-of-path arrival time (ps)           6321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_1\/clock_0                                macrocell58         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_1\/q       macrocell58   1250   1250  227896  RISE       1
\F_Sharp_6:count_3\/main_2  macrocell56   5071   6321  240169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_3\/clock_0                                macrocell56         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_1\/q
Path End       : \F_Sharp_6:count_2\/main_10
Capture Clock  : \F_Sharp_6:count_2\/clock_0
Path slack     : 240169p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6321
-------------------------------------   ---- 
End-of-path arrival time (ps)           6321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_1\/clock_0                                macrocell58         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_1\/q        macrocell58   1250   1250  227896  RISE       1
\F_Sharp_6:count_2\/main_10  macrocell57   5071   6321  240169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_2\/clock_0                                macrocell57         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_4\/q
Path End       : \F_Sharp_6:count_6\/main_7
Capture Clock  : \F_Sharp_6:count_6\/clock_0
Path slack     : 240225p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6265
-------------------------------------   ---- 
End-of-path arrival time (ps)           6265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_4\/clock_0                                macrocell55         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_4\/q       macrocell55   1250   1250  229320  RISE       1
\F_Sharp_6:count_6\/main_7  macrocell53   5015   6265  240225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_6\/clock_0                                macrocell53         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_4\/q
Path End       : \F_Sharp_6:count_1\/main_7
Capture Clock  : \F_Sharp_6:count_1\/clock_0
Path slack     : 240225p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6265
-------------------------------------   ---- 
End-of-path arrival time (ps)           6265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_4\/clock_0                                macrocell55         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_4\/q       macrocell55   1250   1250  229320  RISE       1
\F_Sharp_6:count_1\/main_7  macrocell58   5015   6265  240225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_1\/clock_0                                macrocell58         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_4\/q
Path End       : \F_Sharp_6:count_0\/main_7
Capture Clock  : \F_Sharp_6:count_0\/clock_0
Path slack     : 240225p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6265
-------------------------------------   ---- 
End-of-path arrival time (ps)           6265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_4\/clock_0                                macrocell55         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_4\/q       macrocell55   1250   1250  229320  RISE       1
\F_Sharp_6:count_0\/main_7  macrocell59   5015   6265  240225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_0\/clock_0                                macrocell59         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_2\/q
Path End       : \F_Sharp_6:count_7\/main_5
Capture Clock  : \F_Sharp_6:count_7\/clock_0
Path slack     : 240226p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6264
-------------------------------------   ---- 
End-of-path arrival time (ps)           6264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_2\/clock_0                                macrocell57         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_2\/q       macrocell57   1250   1250  229314  RISE       1
\F_Sharp_6:count_7\/main_5  macrocell52   5014   6264  240226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_7\/clock_0                                macrocell52         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \F_Sharp_6:count_9\/main_0
Capture Clock  : \F_Sharp_6:count_9\/clock_0
Path slack     : 240229p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6261
-------------------------------------   ---- 
End-of-path arrival time (ps)           6261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47   1250   1250  225013  RISE       1
\F_Sharp_6:count_9\/main_0    macrocell50   5011   6261  240229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_9\/clock_0                                macrocell50         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_1\/q
Path End       : \F_Sharp_6:count_6\/main_10
Capture Clock  : \F_Sharp_6:count_6\/clock_0
Path slack     : 240233p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6257
-------------------------------------   ---- 
End-of-path arrival time (ps)           6257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_1\/clock_0                                macrocell58         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_1\/q        macrocell58   1250   1250  227896  RISE       1
\F_Sharp_6:count_6\/main_10  macrocell53   5007   6257  240233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_6\/clock_0                                macrocell53         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_1\/q
Path End       : \F_Sharp_6:count_1\/main_10
Capture Clock  : \F_Sharp_6:count_1\/clock_0
Path slack     : 240233p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6257
-------------------------------------   ---- 
End-of-path arrival time (ps)           6257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_1\/clock_0                                macrocell58         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_1\/q        macrocell58   1250   1250  227896  RISE       1
\F_Sharp_6:count_1\/main_10  macrocell58   5007   6257  240233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_1\/clock_0                                macrocell58         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_1\/q
Path End       : \F_Sharp_6:count_0\/main_10
Capture Clock  : \F_Sharp_6:count_0\/clock_0
Path slack     : 240233p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6257
-------------------------------------   ---- 
End-of-path arrival time (ps)           6257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_1\/clock_0                                macrocell58         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_1\/q        macrocell58   1250   1250  227896  RISE       1
\F_Sharp_6:count_0\/main_10  macrocell59   5007   6257  240233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_0\/clock_0                                macrocell59         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \F_Sharp_6:count_6\/main_0
Capture Clock  : \F_Sharp_6:count_6\/clock_0
Path slack     : 240241p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6249
-------------------------------------   ---- 
End-of-path arrival time (ps)           6249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47   1250   1250  225013  RISE       1
\F_Sharp_6:count_6\/main_0    macrocell53   4999   6249  240241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_6\/clock_0                                macrocell53         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \F_Sharp_6:count_1\/main_0
Capture Clock  : \F_Sharp_6:count_1\/clock_0
Path slack     : 240241p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6249
-------------------------------------   ---- 
End-of-path arrival time (ps)           6249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47   1250   1250  225013  RISE       1
\F_Sharp_6:count_1\/main_0    macrocell58   4999   6249  240241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_1\/clock_0                                macrocell58         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \F_Sharp_6:count_0\/main_0
Capture Clock  : \F_Sharp_6:count_0\/clock_0
Path slack     : 240241p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6249
-------------------------------------   ---- 
End-of-path arrival time (ps)           6249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47   1250   1250  225013  RISE       1
\F_Sharp_6:count_0\/main_0    macrocell59   4999   6249  240241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_0\/clock_0                                macrocell59         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \F_Sharp_6:count_7\/main_0
Capture Clock  : \F_Sharp_6:count_7\/clock_0
Path slack     : 240250p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6240
-------------------------------------   ---- 
End-of-path arrival time (ps)           6240
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47   1250   1250  225013  RISE       1
\F_Sharp_6:count_7\/main_0    macrocell52   4990   6240  240250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_7\/clock_0                                macrocell52         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_0\/q
Path End       : \F_Sharp_6:count_6\/main_11
Capture Clock  : \F_Sharp_6:count_6\/clock_0
Path slack     : 240287p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6203
-------------------------------------   ---- 
End-of-path arrival time (ps)           6203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_0\/clock_0                                macrocell59         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_0\/q        macrocell59   1250   1250  227210  RISE       1
\F_Sharp_6:count_6\/main_11  macrocell53   4953   6203  240287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_6\/clock_0                                macrocell53         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_0\/q
Path End       : \F_Sharp_6:count_1\/main_11
Capture Clock  : \F_Sharp_6:count_1\/clock_0
Path slack     : 240287p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6203
-------------------------------------   ---- 
End-of-path arrival time (ps)           6203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_0\/clock_0                                macrocell59         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_0\/q        macrocell59   1250   1250  227210  RISE       1
\F_Sharp_6:count_1\/main_11  macrocell58   4953   6203  240287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_1\/clock_0                                macrocell58         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_0\/q
Path End       : \F_Sharp_6:count_0\/main_11
Capture Clock  : \F_Sharp_6:count_0\/clock_0
Path slack     : 240287p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6203
-------------------------------------   ---- 
End-of-path arrival time (ps)           6203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_0\/clock_0                                macrocell59         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_0\/q        macrocell59   1250   1250  227210  RISE       1
\F_Sharp_6:count_0\/main_11  macrocell59   4953   6203  240287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_0\/clock_0                                macrocell59         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_5\/q
Path End       : \F_6:count_7\/main_6
Capture Clock  : \F_6:count_7\/clock_0
Path slack     : 240294p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6196
-------------------------------------   ---- 
End-of-path arrival time (ps)           6196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_5\/clock_0                                      macrocell67         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_5\/q       macrocell67   1250   1250  228361  RISE       1
\F_6:count_7\/main_6  macrocell65   4946   6196  240294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_7\/clock_0                                      macrocell65         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_9\/q
Path End       : \B_6:count_5\/main_3
Capture Clock  : \B_6:count_5\/clock_0
Path slack     : 240296p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6194
-------------------------------------   ---- 
End-of-path arrival time (ps)           6194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_9\/clock_0                                      macrocell119        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_9\/q       macrocell119   1250   1250  240296  RISE       1
\B_6:count_5\/main_3  macrocell123   4944   6194  240296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_5\/clock_0                                      macrocell123        0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_9\/q
Path End       : \B_6:count_4\/main_3
Capture Clock  : \B_6:count_4\/clock_0
Path slack     : 240296p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6194
-------------------------------------   ---- 
End-of-path arrival time (ps)           6194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_9\/clock_0                                      macrocell119        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_9\/q       macrocell119   1250   1250  240296  RISE       1
\B_6:count_4\/main_3  macrocell124   4944   6194  240296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_4\/clock_0                                      macrocell124        0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_9\/q
Path End       : \B_6:count_2\/main_3
Capture Clock  : \B_6:count_2\/clock_0
Path slack     : 240296p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6194
-------------------------------------   ---- 
End-of-path arrival time (ps)           6194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_9\/clock_0                                      macrocell119        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_9\/q       macrocell119   1250   1250  240296  RISE       1
\B_6:count_2\/main_3  macrocell126   4944   6194  240296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_2\/clock_0                                      macrocell126        0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_8\/q
Path End       : \F_Sharp_6:count_2\/main_3
Capture Clock  : \F_Sharp_6:count_2\/clock_0
Path slack     : 240320p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6170
-------------------------------------   ---- 
End-of-path arrival time (ps)           6170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_8\/clock_0                                macrocell51         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_8\/q       macrocell51   1250   1250  234004  RISE       1
\F_Sharp_6:count_2\/main_3  macrocell57   4920   6170  240320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_2\/clock_0                                macrocell57         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_Sharp_6:count_8\/q
Path End       : \G_Sharp_6:count_10\/main_2
Capture Clock  : \G_Sharp_6:count_10\/clock_0
Path slack     : 240354p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6136
-------------------------------------   ---- 
End-of-path arrival time (ps)           6136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_8\/clock_0                                macrocell88         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\G_Sharp_6:count_8\/q        macrocell88   1250   1250  230326  RISE       1
\G_Sharp_6:count_10\/main_2  macrocell86   4886   6136  240354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_10\/clock_0                               macrocell86         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_Sharp_6:count_8\/q
Path End       : \G_Sharp_6:count_9\/main_1
Capture Clock  : \G_Sharp_6:count_9\/clock_0
Path slack     : 240354p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6136
-------------------------------------   ---- 
End-of-path arrival time (ps)           6136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_8\/clock_0                                macrocell88         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\G_Sharp_6:count_8\/q       macrocell88   1250   1250  230326  RISE       1
\G_Sharp_6:count_9\/main_1  macrocell87   4886   6136  240354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_9\/clock_0                                macrocell87         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_Sharp_6:count_6\/q
Path End       : \G_Sharp_6:count_7\/main_7
Capture Clock  : \G_Sharp_6:count_7\/clock_0
Path slack     : 240387p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6103
-------------------------------------   ---- 
End-of-path arrival time (ps)           6103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_6\/clock_0                                macrocell90         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\G_Sharp_6:count_6\/q       macrocell90   1250   1250  228657  RISE       1
\G_Sharp_6:count_7\/main_7  macrocell89   4853   6103  240387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_7\/clock_0                                macrocell89         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_Sharp_6:count_6\/q
Path End       : \G_Sharp_6:count_5\/main_7
Capture Clock  : \G_Sharp_6:count_5\/clock_0
Path slack     : 240387p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6103
-------------------------------------   ---- 
End-of-path arrival time (ps)           6103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_6\/clock_0                                macrocell90         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\G_Sharp_6:count_6\/q       macrocell90   1250   1250  228657  RISE       1
\G_Sharp_6:count_5\/main_7  macrocell91   4853   6103  240387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_5\/clock_0                                macrocell91         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_Sharp_6:count_6\/q
Path End       : \G_Sharp_6:count_4\/main_7
Capture Clock  : \G_Sharp_6:count_4\/clock_0
Path slack     : 240387p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6103
-------------------------------------   ---- 
End-of-path arrival time (ps)           6103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_6\/clock_0                                macrocell90         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\G_Sharp_6:count_6\/q       macrocell90   1250   1250  228657  RISE       1
\G_Sharp_6:count_4\/main_7  macrocell92   4853   6103  240387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_4\/clock_0                                macrocell92         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_8\/q
Path End       : \A_Sharp_6:count_5\/main_3
Capture Clock  : \A_Sharp_6:count_5\/clock_0
Path slack     : 240410p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6080
-------------------------------------   ---- 
End-of-path arrival time (ps)           6080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_8\/clock_0                                macrocell109        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_8\/q       macrocell109   1250   1250  230842  RISE       1
\A_Sharp_6:count_5\/main_3  macrocell112   4830   6080  240410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_5\/clock_0                                macrocell112        0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_8\/q
Path End       : \A_Sharp_6:count_4\/main_3
Capture Clock  : \A_Sharp_6:count_4\/clock_0
Path slack     : 240410p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6080
-------------------------------------   ---- 
End-of-path arrival time (ps)           6080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_8\/clock_0                                macrocell109        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_8\/q       macrocell109   1250   1250  230842  RISE       1
\A_Sharp_6:count_4\/main_3  macrocell113   4830   6080  240410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_4\/clock_0                                macrocell113        0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_8\/q
Path End       : \A_Sharp_6:count_0\/main_3
Capture Clock  : \A_Sharp_6:count_0\/clock_0
Path slack     : 240410p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6080
-------------------------------------   ---- 
End-of-path arrival time (ps)           6080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_8\/clock_0                                macrocell109        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_8\/q       macrocell109   1250   1250  230842  RISE       1
\A_Sharp_6:count_0\/main_3  macrocell117   4830   6080  240410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_0\/clock_0                                macrocell117        0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_Sharp_6:count_10\/q
Path End       : \G_Sharp_6:count_2\/main_3
Capture Clock  : \G_Sharp_6:count_2\/clock_0
Path slack     : 240522p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5968
-------------------------------------   ---- 
End-of-path arrival time (ps)           5968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_10\/clock_0                               macrocell86         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\G_Sharp_6:count_10\/q      macrocell86   1250   1250  225362  RISE       1
\G_Sharp_6:count_2\/main_3  macrocell94   4718   5968  240522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_2\/clock_0                                macrocell94         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_Sharp_6:count_2\/q
Path End       : \G_Sharp_6:count_7\/main_11
Capture Clock  : \G_Sharp_6:count_7\/clock_0
Path slack     : 240538p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5952
-------------------------------------   ---- 
End-of-path arrival time (ps)           5952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_2\/clock_0                                macrocell94         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\G_Sharp_6:count_2\/q        macrocell94   1250   1250  228739  RISE       1
\G_Sharp_6:count_7\/main_11  macrocell89   4702   5952  240538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_7\/clock_0                                macrocell89         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_Sharp_6:count_2\/q
Path End       : \G_Sharp_6:count_5\/main_11
Capture Clock  : \G_Sharp_6:count_5\/clock_0
Path slack     : 240538p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5952
-------------------------------------   ---- 
End-of-path arrival time (ps)           5952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_2\/clock_0                                macrocell94         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\G_Sharp_6:count_2\/q        macrocell94   1250   1250  228739  RISE       1
\G_Sharp_6:count_5\/main_11  macrocell91   4702   5952  240538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_5\/clock_0                                macrocell91         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_Sharp_6:count_2\/q
Path End       : \G_Sharp_6:count_4\/main_11
Capture Clock  : \G_Sharp_6:count_4\/clock_0
Path slack     : 240538p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5952
-------------------------------------   ---- 
End-of-path arrival time (ps)           5952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_2\/clock_0                                macrocell94         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\G_Sharp_6:count_2\/q        macrocell94   1250   1250  228739  RISE       1
\G_Sharp_6:count_4\/main_11  macrocell92   4702   5952  240538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_4\/clock_0                                macrocell92         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_8\/q
Path End       : \F_6:count_4\/main_3
Capture Clock  : \F_6:count_4\/clock_0
Path slack     : 240556p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5934
-------------------------------------   ---- 
End-of-path arrival time (ps)           5934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_8\/clock_0                                      macrocell64         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_8\/q       macrocell64   1250   1250  234011  RISE       1
\F_6:count_4\/main_3  macrocell68   4684   5934  240556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_4\/clock_0                                      macrocell68         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_8\/q
Path End       : \F_6:count_3\/main_3
Capture Clock  : \F_6:count_3\/clock_0
Path slack     : 240556p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5934
-------------------------------------   ---- 
End-of-path arrival time (ps)           5934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_8\/clock_0                                      macrocell64         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_8\/q       macrocell64   1250   1250  234011  RISE       1
\F_6:count_3\/main_3  macrocell69   4684   5934  240556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_3\/clock_0                                      macrocell69         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_Sharp_6:count_10\/q
Path End       : \G_Sharp_6:count_7\/main_3
Capture Clock  : \G_Sharp_6:count_7\/clock_0
Path slack     : 240588p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5902
-------------------------------------   ---- 
End-of-path arrival time (ps)           5902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_10\/clock_0                               macrocell86         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\G_Sharp_6:count_10\/q      macrocell86   1250   1250  225362  RISE       1
\G_Sharp_6:count_7\/main_3  macrocell89   4652   5902  240588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_7\/clock_0                                macrocell89         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_Sharp_6:count_10\/q
Path End       : \G_Sharp_6:count_5\/main_3
Capture Clock  : \G_Sharp_6:count_5\/clock_0
Path slack     : 240588p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5902
-------------------------------------   ---- 
End-of-path arrival time (ps)           5902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_10\/clock_0                               macrocell86         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\G_Sharp_6:count_10\/q      macrocell86   1250   1250  225362  RISE       1
\G_Sharp_6:count_5\/main_3  macrocell91   4652   5902  240588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_5\/clock_0                                macrocell91         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_Sharp_6:count_10\/q
Path End       : \G_Sharp_6:count_4\/main_3
Capture Clock  : \G_Sharp_6:count_4\/clock_0
Path slack     : 240588p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5902
-------------------------------------   ---- 
End-of-path arrival time (ps)           5902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_10\/clock_0                               macrocell86         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\G_Sharp_6:count_10\/q      macrocell86   1250   1250  225362  RISE       1
\G_Sharp_6:count_4\/main_3  macrocell92   4652   5902  240588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_4\/clock_0                                macrocell92         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_6:count_10\/q
Path End       : \A_6:count_6\/main_4
Capture Clock  : \A_6:count_6\/clock_0
Path slack     : 240594p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5896
-------------------------------------   ---- 
End-of-path arrival time (ps)           5896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_10\/clock_0                                     macrocell97         0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\A_6:count_10\/q      macrocell97    1250   1250  229281  RISE       1
\A_6:count_6\/main_4  macrocell101   4646   5896  240594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_6\/clock_0                                      macrocell101        0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_9\/q
Path End       : \F_6:count_10\/main_1
Capture Clock  : \F_6:count_10\/clock_0
Path slack     : 240615p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5875
-------------------------------------   ---- 
End-of-path arrival time (ps)           5875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_9\/clock_0                                      macrocell63         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_9\/q        macrocell63   1250   1250  230721  RISE       1
\F_6:count_10\/main_1  macrocell62   4625   5875  240615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_10\/clock_0                                     macrocell62         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_Sharp_6:count_5\/q
Path End       : \G_Sharp_6:count_6\/main_3
Capture Clock  : \G_Sharp_6:count_6\/clock_0
Path slack     : 240689p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5801
-------------------------------------   ---- 
End-of-path arrival time (ps)           5801
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_5\/clock_0                                macrocell91         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\G_Sharp_6:count_5\/q       macrocell91   1250   1250  227841  RISE       1
\G_Sharp_6:count_6\/main_3  macrocell90   4551   5801  240689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_6\/clock_0                                macrocell90         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_Sharp_6:count_5\/q
Path End       : \G_Sharp_6:count_2\/main_8
Capture Clock  : \G_Sharp_6:count_2\/clock_0
Path slack     : 240689p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5801
-------------------------------------   ---- 
End-of-path arrival time (ps)           5801
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_5\/clock_0                                macrocell91         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\G_Sharp_6:count_5\/q       macrocell91   1250   1250  227841  RISE       1
\G_Sharp_6:count_2\/main_8  macrocell94   4551   5801  240689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_2\/clock_0                                macrocell94         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_4\/q
Path End       : \F_Sharp_6:count_7\/main_3
Capture Clock  : \F_Sharp_6:count_7\/clock_0
Path slack     : 240761p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5729
-------------------------------------   ---- 
End-of-path arrival time (ps)           5729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_4\/clock_0                                macrocell55         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_4\/q       macrocell55   1250   1250  229320  RISE       1
\F_Sharp_6:count_7\/main_3  macrocell52   4479   5729  240761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_7\/clock_0                                macrocell52         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_10\/q
Path End       : \F_Sharp_6:count_2\/main_1
Capture Clock  : \F_Sharp_6:count_2\/clock_0
Path slack     : 240778p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5712
-------------------------------------   ---- 
End-of-path arrival time (ps)           5712
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_10\/clock_0                               macrocell49         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_10\/q      macrocell49   1250   1250  229780  RISE       1
\F_Sharp_6:count_2\/main_1  macrocell57   4462   5712  240778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_2\/clock_0                                macrocell57         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_0\/q
Path End       : \A_6:count_5\/main_3
Capture Clock  : \A_6:count_5\/clock_0
Path slack     : 240799p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5691
-------------------------------------   ---- 
End-of-path arrival time (ps)           5691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_0\/clock_0                                      macrocell72         0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\F_6:count_0\/q       macrocell72    1250   1250  220683  RISE       1
\A_6:count_5\/main_3  macrocell102   4441   5691  240799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_5\/clock_0                                      macrocell102        0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_0\/q
Path End       : \A_6:count_4\/main_3
Capture Clock  : \A_6:count_4\/clock_0
Path slack     : 240799p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5691
-------------------------------------   ---- 
End-of-path arrival time (ps)           5691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_0\/clock_0                                      macrocell72         0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\F_6:count_0\/q       macrocell72    1250   1250  220683  RISE       1
\A_6:count_4\/main_3  macrocell103   4441   5691  240799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_4\/clock_0                                      macrocell103        0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_Sharp_6:count_3\/q
Path End       : \G_Sharp_6:count_6\/main_5
Capture Clock  : \G_Sharp_6:count_6\/clock_0
Path slack     : 240799p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5691
-------------------------------------   ---- 
End-of-path arrival time (ps)           5691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_3\/clock_0                                macrocell93         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\G_Sharp_6:count_3\/q       macrocell93   1250   1250  229041  RISE       1
\G_Sharp_6:count_6\/main_5  macrocell90   4441   5691  240799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_6\/clock_0                                macrocell90         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_Sharp_6:count_3\/q
Path End       : \G_Sharp_6:count_2\/main_10
Capture Clock  : \G_Sharp_6:count_2\/clock_0
Path slack     : 240799p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5691
-------------------------------------   ---- 
End-of-path arrival time (ps)           5691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_3\/clock_0                                macrocell93         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\G_Sharp_6:count_3\/q        macrocell93   1250   1250  229041  RISE       1
\G_Sharp_6:count_2\/main_10  macrocell94   4441   5691  240799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_2\/clock_0                                macrocell94         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_8\/q
Path End       : \F_Sharp_6:count_6\/main_3
Capture Clock  : \F_Sharp_6:count_6\/clock_0
Path slack     : 240820p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5670
-------------------------------------   ---- 
End-of-path arrival time (ps)           5670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_8\/clock_0                                macrocell51         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_8\/q       macrocell51   1250   1250  234004  RISE       1
\F_Sharp_6:count_6\/main_3  macrocell53   4420   5670  240820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_6\/clock_0                                macrocell53         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_8\/q
Path End       : \F_Sharp_6:count_1\/main_3
Capture Clock  : \F_Sharp_6:count_1\/clock_0
Path slack     : 240820p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5670
-------------------------------------   ---- 
End-of-path arrival time (ps)           5670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_8\/clock_0                                macrocell51         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_8\/q       macrocell51   1250   1250  234004  RISE       1
\F_Sharp_6:count_1\/main_3  macrocell58   4420   5670  240820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_1\/clock_0                                macrocell58         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_8\/q
Path End       : \F_Sharp_6:count_0\/main_3
Capture Clock  : \F_Sharp_6:count_0\/clock_0
Path slack     : 240820p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5670
-------------------------------------   ---- 
End-of-path arrival time (ps)           5670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_8\/clock_0                                macrocell51         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_8\/q       macrocell51   1250   1250  234004  RISE       1
\F_Sharp_6:count_0\/main_3  macrocell59   4420   5670  240820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_0\/clock_0                                macrocell59         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_9\/q
Path End       : Net_100/main_4
Capture Clock  : Net_100/clock_0
Path slack     : 240858p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5632
-------------------------------------   ---- 
End-of-path arrival time (ps)           5632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_9\/clock_0                                      macrocell119        0      0  RISE       1

Data path
pin name         model name    delay     AT   slack  edge  Fanout
---------------  ------------  -----  -----  ------  ----  ------
\B_6:count_9\/q  macrocell119   1250   1250  240296  RISE       1
Net_100/main_4   macrocell118   4382   5632  240858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_100/clock_0                                            macrocell118        0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_9\/q
Path End       : \B_6:count_7\/main_3
Capture Clock  : \B_6:count_7\/clock_0
Path slack     : 240858p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5632
-------------------------------------   ---- 
End-of-path arrival time (ps)           5632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_9\/clock_0                                      macrocell119        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_9\/q       macrocell119   1250   1250  240296  RISE       1
\B_6:count_7\/main_3  macrocell121   4382   5632  240858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_7\/clock_0                                      macrocell121        0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_9\/q
Path End       : \B_6:count_6\/main_3
Capture Clock  : \B_6:count_6\/clock_0
Path slack     : 240858p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5632
-------------------------------------   ---- 
End-of-path arrival time (ps)           5632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_9\/clock_0                                      macrocell119        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_9\/q       macrocell119   1250   1250  240296  RISE       1
\B_6:count_6\/main_3  macrocell122   4382   5632  240858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_6\/clock_0                                      macrocell122        0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_Sharp_6:count_7\/q
Path End       : \G_Sharp_6:count_2\/main_6
Capture Clock  : \G_Sharp_6:count_2\/clock_0
Path slack     : 240876p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5614
-------------------------------------   ---- 
End-of-path arrival time (ps)           5614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_7\/clock_0                                macrocell89         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\G_Sharp_6:count_7\/q       macrocell89   1250   1250  227652  RISE       1
\G_Sharp_6:count_2\/main_6  macrocell94   4364   5614  240876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_2\/clock_0                                macrocell94         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_6:count_6\/q
Path End       : \A_6:count_7\/main_4
Capture Clock  : \A_6:count_7\/clock_0
Path slack     : 240929p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5561
-------------------------------------   ---- 
End-of-path arrival time (ps)           5561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_6\/clock_0                                      macrocell101        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\A_6:count_6\/q       macrocell101   1250   1250  227860  RISE       1
\A_6:count_7\/main_4  macrocell100   4311   5561  240929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_7\/clock_0                                      macrocell100        0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_6:count_6\/q
Path End       : \A_6:count_6\/main_8
Capture Clock  : \A_6:count_6\/clock_0
Path slack     : 240929p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5561
-------------------------------------   ---- 
End-of-path arrival time (ps)           5561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_6\/clock_0                                      macrocell101        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\A_6:count_6\/q       macrocell101   1250   1250  227860  RISE       1
\A_6:count_6\/main_8  macrocell101   4311   5561  240929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_6\/clock_0                                      macrocell101        0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_5\/q
Path End       : \F_Sharp_6:count_7\/main_2
Capture Clock  : \F_Sharp_6:count_7\/clock_0
Path slack     : 240969p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5521
-------------------------------------   ---- 
End-of-path arrival time (ps)           5521
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_5\/clock_0                                macrocell54         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_5\/q       macrocell54   1250   1250  229384  RISE       1
\F_Sharp_6:count_7\/main_2  macrocell52   4271   5521  240969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_7\/clock_0                                macrocell52         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_2\/q
Path End       : \F_Sharp_6:count_6\/main_9
Capture Clock  : \F_Sharp_6:count_6\/clock_0
Path slack     : 241008p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5482
-------------------------------------   ---- 
End-of-path arrival time (ps)           5482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_2\/clock_0                                macrocell57         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_2\/q       macrocell57   1250   1250  229314  RISE       1
\F_Sharp_6:count_6\/main_9  macrocell53   4232   5482  241008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_6\/clock_0                                macrocell53         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_2\/q
Path End       : \F_Sharp_6:count_1\/main_9
Capture Clock  : \F_Sharp_6:count_1\/clock_0
Path slack     : 241008p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5482
-------------------------------------   ---- 
End-of-path arrival time (ps)           5482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_2\/clock_0                                macrocell57         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_2\/q       macrocell57   1250   1250  229314  RISE       1
\F_Sharp_6:count_1\/main_9  macrocell58   4232   5482  241008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_1\/clock_0                                macrocell58         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_2\/q
Path End       : \F_Sharp_6:count_0\/main_9
Capture Clock  : \F_Sharp_6:count_0\/clock_0
Path slack     : 241008p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5482
-------------------------------------   ---- 
End-of-path arrival time (ps)           5482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_2\/clock_0                                macrocell57         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_2\/q       macrocell57   1250   1250  229314  RISE       1
\F_Sharp_6:count_0\/main_9  macrocell59   4232   5482  241008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_0\/clock_0                                macrocell59         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_3\/q
Path End       : \F_Sharp_6:count_6\/main_8
Capture Clock  : \F_Sharp_6:count_6\/clock_0
Path slack     : 241008p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5482
-------------------------------------   ---- 
End-of-path arrival time (ps)           5482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_3\/clock_0                                macrocell56         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_3\/q       macrocell56   1250   1250  229856  RISE       1
\F_Sharp_6:count_6\/main_8  macrocell53   4232   5482  241008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_6\/clock_0                                macrocell53         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_3\/q
Path End       : \F_Sharp_6:count_1\/main_8
Capture Clock  : \F_Sharp_6:count_1\/clock_0
Path slack     : 241008p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5482
-------------------------------------   ---- 
End-of-path arrival time (ps)           5482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_3\/clock_0                                macrocell56         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_3\/q       macrocell56   1250   1250  229856  RISE       1
\F_Sharp_6:count_1\/main_8  macrocell58   4232   5482  241008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_1\/clock_0                                macrocell58         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_3\/q
Path End       : \F_Sharp_6:count_0\/main_8
Capture Clock  : \F_Sharp_6:count_0\/clock_0
Path slack     : 241008p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5482
-------------------------------------   ---- 
End-of-path arrival time (ps)           5482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_3\/clock_0                                macrocell56         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_3\/q       macrocell56   1250   1250  229856  RISE       1
\F_Sharp_6:count_0\/main_8  macrocell59   4232   5482  241008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_0\/clock_0                                macrocell59         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_3\/q
Path End       : \F_Sharp_6:count_7\/main_4
Capture Clock  : \F_Sharp_6:count_7\/clock_0
Path slack     : 241010p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5480
-------------------------------------   ---- 
End-of-path arrival time (ps)           5480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_3\/clock_0                                macrocell56         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_3\/q       macrocell56   1250   1250  229856  RISE       1
\F_Sharp_6:count_7\/main_4  macrocell52   4230   5480  241010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_7\/clock_0                                macrocell52         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_3\/q
Path End       : \F_6:count_6\/main_3
Capture Clock  : \F_6:count_6\/clock_0
Path slack     : 241047p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5443
-------------------------------------   ---- 
End-of-path arrival time (ps)           5443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_3\/clock_0                                      macrocell69         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_3\/q       macrocell69   1250   1250  229347  RISE       1
\F_6:count_6\/main_3  macrocell66   4193   5443  241047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_6\/clock_0                                      macrocell66         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_3\/q
Path End       : \F_6:count_5\/main_2
Capture Clock  : \F_6:count_5\/clock_0
Path slack     : 241047p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5443
-------------------------------------   ---- 
End-of-path arrival time (ps)           5443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_3\/clock_0                                      macrocell69         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_3\/q       macrocell69   1250   1250  229347  RISE       1
\F_6:count_5\/main_2  macrocell67   4193   5443  241047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_5\/clock_0                                      macrocell67         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_2\/q
Path End       : \F_6:count_6\/main_4
Capture Clock  : \F_6:count_6\/clock_0
Path slack     : 241050p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5440
-------------------------------------   ---- 
End-of-path arrival time (ps)           5440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_2\/clock_0                                      macrocell70         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_2\/q       macrocell70   1250   1250  229334  RISE       1
\F_6:count_6\/main_4  macrocell66   4190   5440  241050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_6\/clock_0                                      macrocell66         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_2\/q
Path End       : \F_6:count_5\/main_3
Capture Clock  : \F_6:count_5\/clock_0
Path slack     : 241050p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5440
-------------------------------------   ---- 
End-of-path arrival time (ps)           5440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_2\/clock_0                                      macrocell70         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_2\/q       macrocell70   1250   1250  229334  RISE       1
\F_6:count_5\/main_3  macrocell67   4190   5440  241050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_5\/clock_0                                      macrocell67         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_2\/q
Path End       : \A_6:count_3\/main_1
Capture Clock  : \A_6:count_3\/clock_0
Path slack     : 241050p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5440
-------------------------------------   ---- 
End-of-path arrival time (ps)           5440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_2\/clock_0                                      macrocell70         0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\F_6:count_2\/q       macrocell70    1250   1250  229334  RISE       1
\A_6:count_3\/main_1  macrocell104   4190   5440  241050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_3\/clock_0                                      macrocell104        0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_5\/q
Path End       : \F_Sharp_6:count_2\/main_6
Capture Clock  : \F_Sharp_6:count_2\/clock_0
Path slack     : 241073p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5417
-------------------------------------   ---- 
End-of-path arrival time (ps)           5417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_5\/clock_0                                macrocell54         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_5\/q       macrocell54   1250   1250  229384  RISE       1
\F_Sharp_6:count_2\/main_6  macrocell57   4167   5417  241073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_2\/clock_0                                macrocell57         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_7\/q
Path End       : Net_100/main_6
Capture Clock  : Net_100/clock_0
Path slack     : 241088p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5402
-------------------------------------   ---- 
End-of-path arrival time (ps)           5402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_7\/clock_0                                      macrocell121        0      0  RISE       1

Data path
pin name         model name    delay     AT   slack  edge  Fanout
---------------  ------------  -----  -----  ------  ----  ------
\B_6:count_7\/q  macrocell121   1250   1250  235472  RISE       1
Net_100/main_6   macrocell118   4152   5402  241088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_100/clock_0                                            macrocell118        0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_7\/q
Path End       : \B_6:count_7\/main_5
Capture Clock  : \B_6:count_7\/clock_0
Path slack     : 241088p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5402
-------------------------------------   ---- 
End-of-path arrival time (ps)           5402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_7\/clock_0                                      macrocell121        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_7\/q       macrocell121   1250   1250  235472  RISE       1
\B_6:count_7\/main_5  macrocell121   4152   5402  241088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_7\/clock_0                                      macrocell121        0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_7\/q
Path End       : \B_6:count_6\/main_5
Capture Clock  : \B_6:count_6\/clock_0
Path slack     : 241088p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5402
-------------------------------------   ---- 
End-of-path arrival time (ps)           5402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_7\/clock_0                                      macrocell121        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_7\/q       macrocell121   1250   1250  235472  RISE       1
\B_6:count_6\/main_5  macrocell122   4152   5402  241088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_6\/clock_0                                      macrocell122        0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_8\/q
Path End       : \F_6:count_7\/main_3
Capture Clock  : \F_6:count_7\/clock_0
Path slack     : 241115p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5375
-------------------------------------   ---- 
End-of-path arrival time (ps)           5375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_8\/clock_0                                      macrocell64         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_8\/q       macrocell64   1250   1250  234011  RISE       1
\F_6:count_7\/main_3  macrocell65   4125   5375  241115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_7\/clock_0                                      macrocell65         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_7\/q
Path End       : \B_6:count_9\/main_5
Capture Clock  : \B_6:count_9\/clock_0
Path slack     : 241136p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5354
-------------------------------------   ---- 
End-of-path arrival time (ps)           5354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_7\/clock_0                                      macrocell121        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_7\/q       macrocell121   1250   1250  235472  RISE       1
\B_6:count_9\/main_5  macrocell119   4104   5354  241136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_9\/clock_0                                      macrocell119        0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_7\/q
Path End       : \B_6:count_8\/main_5
Capture Clock  : \B_6:count_8\/clock_0
Path slack     : 241136p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5354
-------------------------------------   ---- 
End-of-path arrival time (ps)           5354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_7\/clock_0                                      macrocell121        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_7\/q       macrocell121   1250   1250  235472  RISE       1
\B_6:count_8\/main_5  macrocell120   4104   5354  241136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_8\/clock_0                                      macrocell120        0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_8\/q
Path End       : \G_6:count_10\/main_2
Capture Clock  : \G_6:count_10\/clock_0
Path slack     : 241156p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5334
-------------------------------------   ---- 
End-of-path arrival time (ps)           5334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_8\/clock_0                                      macrocell77         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_8\/q        macrocell77   1250   1250  228009  RISE       1
\G_6:count_10\/main_2  macrocell75   4084   5334  241156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_10\/clock_0                                     macrocell75         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_8\/q
Path End       : \G_6:count_9\/main_1
Capture Clock  : \G_6:count_9\/clock_0
Path slack     : 241156p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5334
-------------------------------------   ---- 
End-of-path arrival time (ps)           5334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_8\/clock_0                                      macrocell77         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_8\/q       macrocell77   1250   1250  228009  RISE       1
\G_6:count_9\/main_1  macrocell76   4084   5334  241156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_9\/clock_0                                      macrocell76         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_2\/q
Path End       : \A_Sharp_6:count_7\/main_5
Capture Clock  : \A_Sharp_6:count_7\/clock_0
Path slack     : 241246p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5244
-------------------------------------   ---- 
End-of-path arrival time (ps)           5244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_2\/clock_0                                macrocell115        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_2\/q       macrocell115   1250   1250  228755  RISE       1
\A_Sharp_6:count_7\/main_5  macrocell110   3994   5244  241246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_7\/clock_0                                macrocell110        0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_2\/q
Path End       : \A_Sharp_6:count_6\/main_4
Capture Clock  : \A_Sharp_6:count_6\/clock_0
Path slack     : 241246p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5244
-------------------------------------   ---- 
End-of-path arrival time (ps)           5244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_2\/clock_0                                macrocell115        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_2\/q       macrocell115   1250   1250  228755  RISE       1
\A_Sharp_6:count_6\/main_4  macrocell111   3994   5244  241246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_6\/clock_0                                macrocell111        0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_2\/q
Path End       : \A_Sharp_6:count_3\/main_1
Capture Clock  : \A_Sharp_6:count_3\/clock_0
Path slack     : 241246p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5244
-------------------------------------   ---- 
End-of-path arrival time (ps)           5244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_2\/clock_0                                macrocell115        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_2\/q       macrocell115   1250   1250  228755  RISE       1
\A_Sharp_6:count_3\/main_1  macrocell114   3994   5244  241246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_3\/clock_0                                macrocell114        0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_7\/q
Path End       : \G_6:count_7\/main_6
Capture Clock  : \G_6:count_7\/clock_0
Path slack     : 241250p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5240
-------------------------------------   ---- 
End-of-path arrival time (ps)           5240
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_7\/clock_0                                      macrocell78         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_7\/q       macrocell78   1250   1250  225785  RISE       1
\G_6:count_7\/main_6  macrocell78   3990   5240  241250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_7\/clock_0                                      macrocell78         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_7\/q
Path End       : \G_6:count_6\/main_6
Capture Clock  : \G_6:count_6\/clock_0
Path slack     : 241250p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5240
-------------------------------------   ---- 
End-of-path arrival time (ps)           5240
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_7\/clock_0                                      macrocell78         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_7\/q       macrocell78   1250   1250  225785  RISE       1
\G_6:count_6\/main_6  macrocell79   3990   5240  241250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_6\/clock_0                                      macrocell79         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_7\/q
Path End       : \G_6:count_5\/main_6
Capture Clock  : \G_6:count_5\/clock_0
Path slack     : 241258p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5232
-------------------------------------   ---- 
End-of-path arrival time (ps)           5232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_7\/clock_0                                      macrocell78         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_7\/q       macrocell78   1250   1250  225785  RISE       1
\G_6:count_5\/main_6  macrocell80   3982   5232  241258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_5\/clock_0                                      macrocell80         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_7\/q
Path End       : \G_6:count_4\/main_6
Capture Clock  : \G_6:count_4\/clock_0
Path slack     : 241258p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5232
-------------------------------------   ---- 
End-of-path arrival time (ps)           5232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_7\/clock_0                                      macrocell78         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_7\/q       macrocell78   1250   1250  225785  RISE       1
\G_6:count_4\/main_6  macrocell81   3982   5232  241258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_4\/clock_0                                      macrocell81         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_7\/q
Path End       : \G_6:count_3\/main_6
Capture Clock  : \G_6:count_3\/clock_0
Path slack     : 241258p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5232
-------------------------------------   ---- 
End-of-path arrival time (ps)           5232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_7\/clock_0                                      macrocell78         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_7\/q       macrocell78   1250   1250  225785  RISE       1
\G_6:count_3\/main_6  macrocell82   3982   5232  241258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_3\/clock_0                                      macrocell82         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_7\/q
Path End       : \G_6:count_2\/main_6
Capture Clock  : \G_6:count_2\/clock_0
Path slack     : 241258p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5232
-------------------------------------   ---- 
End-of-path arrival time (ps)           5232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_7\/clock_0                                      macrocell78         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_7\/q       macrocell78   1250   1250  225785  RISE       1
\G_6:count_2\/main_6  macrocell83   3982   5232  241258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_2\/clock_0                                      macrocell83         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_2\/q
Path End       : \F_6:count_7\/main_9
Capture Clock  : \F_6:count_7\/clock_0
Path slack     : 241267p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5223
-------------------------------------   ---- 
End-of-path arrival time (ps)           5223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_2\/clock_0                                      macrocell70         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_2\/q       macrocell70   1250   1250  229334  RISE       1
\F_6:count_7\/main_9  macrocell65   3973   5223  241267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_7\/clock_0                                      macrocell65         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_3\/q
Path End       : \F_6:count_7\/main_8
Capture Clock  : \F_6:count_7\/clock_0
Path slack     : 241279p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5211
-------------------------------------   ---- 
End-of-path arrival time (ps)           5211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_3\/clock_0                                      macrocell69         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_3\/q       macrocell69   1250   1250  229347  RISE       1
\F_6:count_7\/main_8  macrocell65   3961   5211  241279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_7\/clock_0                                      macrocell65         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_Sharp_6:count_2\/q
Path End       : \G_Sharp_6:count_6\/main_6
Capture Clock  : \G_Sharp_6:count_6\/clock_0
Path slack     : 241319p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5171
-------------------------------------   ---- 
End-of-path arrival time (ps)           5171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_2\/clock_0                                macrocell94         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\G_Sharp_6:count_2\/q       macrocell94   1250   1250  228739  RISE       1
\G_Sharp_6:count_6\/main_6  macrocell90   3921   5171  241319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_6\/clock_0                                macrocell90         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_Sharp_6:count_2\/q
Path End       : \G_Sharp_6:count_3\/main_3
Capture Clock  : \G_Sharp_6:count_3\/clock_0
Path slack     : 241319p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5171
-------------------------------------   ---- 
End-of-path arrival time (ps)           5171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_2\/clock_0                                macrocell94         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\G_Sharp_6:count_2\/q       macrocell94   1250   1250  228739  RISE       1
\G_Sharp_6:count_3\/main_3  macrocell93   3921   5171  241319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_3\/clock_0                                macrocell93         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_Sharp_6:count_2\/q
Path End       : \G_Sharp_6:count_2\/main_11
Capture Clock  : \G_Sharp_6:count_2\/clock_0
Path slack     : 241319p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5171
-------------------------------------   ---- 
End-of-path arrival time (ps)           5171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_2\/clock_0                                macrocell94         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\G_Sharp_6:count_2\/q        macrocell94   1250   1250  228739  RISE       1
\G_Sharp_6:count_2\/main_11  macrocell94   3921   5171  241319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_2\/clock_0                                macrocell94         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_4\/q
Path End       : \A_Sharp_6:count_7\/main_3
Capture Clock  : \A_Sharp_6:count_7\/clock_0
Path slack     : 241337p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5153
-------------------------------------   ---- 
End-of-path arrival time (ps)           5153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_4\/clock_0                                macrocell113        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_4\/q       macrocell113   1250   1250  228724  RISE       1
\A_Sharp_6:count_7\/main_3  macrocell110   3903   5153  241337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_7\/clock_0                                macrocell110        0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_4\/q
Path End       : \A_Sharp_6:count_6\/main_2
Capture Clock  : \A_Sharp_6:count_6\/clock_0
Path slack     : 241337p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5153
-------------------------------------   ---- 
End-of-path arrival time (ps)           5153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_4\/clock_0                                macrocell113        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_4\/q       macrocell113   1250   1250  228724  RISE       1
\A_Sharp_6:count_6\/main_2  macrocell111   3903   5153  241337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_6\/clock_0                                macrocell111        0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_1\/q
Path End       : \A_Sharp_6:count_7\/main_6
Capture Clock  : \A_Sharp_6:count_7\/clock_0
Path slack     : 241349p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5141
-------------------------------------   ---- 
End-of-path arrival time (ps)           5141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_1\/clock_0                                macrocell116        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_1\/q       macrocell116   1250   1250  228870  RISE       1
\A_Sharp_6:count_7\/main_6  macrocell110   3891   5141  241349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_7\/clock_0                                macrocell110        0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_1\/q
Path End       : \A_Sharp_6:count_6\/main_5
Capture Clock  : \A_Sharp_6:count_6\/clock_0
Path slack     : 241349p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5141
-------------------------------------   ---- 
End-of-path arrival time (ps)           5141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_1\/clock_0                                macrocell116        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_1\/q       macrocell116   1250   1250  228870  RISE       1
\A_Sharp_6:count_6\/main_5  macrocell111   3891   5141  241349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_6\/clock_0                                macrocell111        0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_1\/q
Path End       : \A_Sharp_6:count_3\/main_2
Capture Clock  : \A_Sharp_6:count_3\/clock_0
Path slack     : 241349p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5141
-------------------------------------   ---- 
End-of-path arrival time (ps)           5141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_1\/clock_0                                macrocell116        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_1\/q       macrocell116   1250   1250  228870  RISE       1
\A_Sharp_6:count_3\/main_2  macrocell114   3891   5141  241349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_3\/clock_0                                macrocell114        0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_4\/q
Path End       : \F_6:count_6\/main_2
Capture Clock  : \F_6:count_6\/clock_0
Path slack     : 241404p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5086
-------------------------------------   ---- 
End-of-path arrival time (ps)           5086
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_4\/clock_0                                      macrocell68         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_4\/q       macrocell68   1250   1250  230687  RISE       1
\F_6:count_6\/main_2  macrocell66   3836   5086  241404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_6\/clock_0                                      macrocell66         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_4\/q
Path End       : \F_6:count_5\/main_1
Capture Clock  : \F_6:count_5\/clock_0
Path slack     : 241404p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5086
-------------------------------------   ---- 
End-of-path arrival time (ps)           5086
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_4\/clock_0                                      macrocell68         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_4\/q       macrocell68   1250   1250  230687  RISE       1
\F_6:count_5\/main_1  macrocell67   3836   5086  241404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_5\/clock_0                                      macrocell67         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_0\/q
Path End       : \A_Sharp_6:count_5\/main_11
Capture Clock  : \A_Sharp_6:count_5\/clock_0
Path slack     : 241422p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5068
-------------------------------------   ---- 
End-of-path arrival time (ps)           5068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_0\/clock_0                                macrocell117        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_0\/q        macrocell117   1250   1250  228310  RISE       1
\A_Sharp_6:count_5\/main_11  macrocell112   3818   5068  241422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_5\/clock_0                                macrocell112        0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_0\/q
Path End       : \A_Sharp_6:count_4\/main_11
Capture Clock  : \A_Sharp_6:count_4\/clock_0
Path slack     : 241422p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5068
-------------------------------------   ---- 
End-of-path arrival time (ps)           5068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_0\/clock_0                                macrocell117        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_0\/q        macrocell117   1250   1250  228310  RISE       1
\A_Sharp_6:count_4\/main_11  macrocell113   3818   5068  241422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_4\/clock_0                                macrocell113        0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_0\/q
Path End       : \A_Sharp_6:count_0\/main_11
Capture Clock  : \A_Sharp_6:count_0\/clock_0
Path slack     : 241422p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5068
-------------------------------------   ---- 
End-of-path arrival time (ps)           5068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_0\/clock_0                                macrocell117        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_0\/q        macrocell117   1250   1250  228310  RISE       1
\A_Sharp_6:count_0\/main_11  macrocell117   3818   5068  241422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_0\/clock_0                                macrocell117        0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_5\/q
Path End       : \G_6:count_5\/main_8
Capture Clock  : \G_6:count_5\/clock_0
Path slack     : 241446p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5044
-------------------------------------   ---- 
End-of-path arrival time (ps)           5044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_5\/clock_0                                      macrocell80         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_5\/q       macrocell80   1250   1250  226027  RISE       1
\G_6:count_5\/main_8  macrocell80   3794   5044  241446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_5\/clock_0                                      macrocell80         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_5\/q
Path End       : \G_6:count_4\/main_8
Capture Clock  : \G_6:count_4\/clock_0
Path slack     : 241446p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5044
-------------------------------------   ---- 
End-of-path arrival time (ps)           5044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_5\/clock_0                                      macrocell80         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_5\/q       macrocell80   1250   1250  226027  RISE       1
\G_6:count_4\/main_8  macrocell81   3794   5044  241446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_4\/clock_0                                      macrocell81         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_5\/q
Path End       : \G_6:count_3\/main_8
Capture Clock  : \G_6:count_3\/clock_0
Path slack     : 241446p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5044
-------------------------------------   ---- 
End-of-path arrival time (ps)           5044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_5\/clock_0                                      macrocell80         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_5\/q       macrocell80   1250   1250  226027  RISE       1
\G_6:count_3\/main_8  macrocell82   3794   5044  241446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_3\/clock_0                                      macrocell82         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_5\/q
Path End       : \G_6:count_2\/main_8
Capture Clock  : \G_6:count_2\/clock_0
Path slack     : 241446p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5044
-------------------------------------   ---- 
End-of-path arrival time (ps)           5044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_5\/clock_0                                      macrocell80         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_5\/q       macrocell80   1250   1250  226027  RISE       1
\G_6:count_2\/main_8  macrocell83   3794   5044  241446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_2\/clock_0                                      macrocell83         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_4\/q
Path End       : \G_6:count_5\/main_9
Capture Clock  : \G_6:count_5\/clock_0
Path slack     : 241454p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5036
-------------------------------------   ---- 
End-of-path arrival time (ps)           5036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_4\/clock_0                                      macrocell81         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_4\/q       macrocell81   1250   1250  226006  RISE       1
\G_6:count_5\/main_9  macrocell80   3786   5036  241454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_5\/clock_0                                      macrocell80         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_4\/q
Path End       : \G_6:count_4\/main_9
Capture Clock  : \G_6:count_4\/clock_0
Path slack     : 241454p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5036
-------------------------------------   ---- 
End-of-path arrival time (ps)           5036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_4\/clock_0                                      macrocell81         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_4\/q       macrocell81   1250   1250  226006  RISE       1
\G_6:count_4\/main_9  macrocell81   3786   5036  241454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_4\/clock_0                                      macrocell81         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_4\/q
Path End       : \G_6:count_3\/main_9
Capture Clock  : \G_6:count_3\/clock_0
Path slack     : 241454p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5036
-------------------------------------   ---- 
End-of-path arrival time (ps)           5036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_4\/clock_0                                      macrocell81         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_4\/q       macrocell81   1250   1250  226006  RISE       1
\G_6:count_3\/main_9  macrocell82   3786   5036  241454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_3\/clock_0                                      macrocell82         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_4\/q
Path End       : \G_6:count_2\/main_9
Capture Clock  : \G_6:count_2\/clock_0
Path slack     : 241454p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5036
-------------------------------------   ---- 
End-of-path arrival time (ps)           5036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_4\/clock_0                                      macrocell81         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_4\/q       macrocell81   1250   1250  226006  RISE       1
\G_6:count_2\/main_9  macrocell83   3786   5036  241454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_2\/clock_0                                      macrocell83         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_6\/q
Path End       : \G_6:count_7\/main_7
Capture Clock  : \G_6:count_7\/clock_0
Path slack     : 241460p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5030
-------------------------------------   ---- 
End-of-path arrival time (ps)           5030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_6\/clock_0                                      macrocell79         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_6\/q       macrocell79   1250   1250  225996  RISE       1
\G_6:count_7\/main_7  macrocell78   3780   5030  241460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_7\/clock_0                                      macrocell78         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_6\/q
Path End       : \G_6:count_6\/main_7
Capture Clock  : \G_6:count_6\/clock_0
Path slack     : 241460p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5030
-------------------------------------   ---- 
End-of-path arrival time (ps)           5030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_6\/clock_0                                      macrocell79         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_6\/q       macrocell79   1250   1250  225996  RISE       1
\G_6:count_6\/main_7  macrocell79   3780   5030  241460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_6\/clock_0                                      macrocell79         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_Sharp_6:count_5\/q
Path End       : \G_Sharp_6:count_7\/main_8
Capture Clock  : \G_Sharp_6:count_7\/clock_0
Path slack     : 241464p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5026
-------------------------------------   ---- 
End-of-path arrival time (ps)           5026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_5\/clock_0                                macrocell91         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\G_Sharp_6:count_5\/q       macrocell91   1250   1250  227841  RISE       1
\G_Sharp_6:count_7\/main_8  macrocell89   3776   5026  241464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_7\/clock_0                                macrocell89         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_Sharp_6:count_5\/q
Path End       : \G_Sharp_6:count_5\/main_8
Capture Clock  : \G_Sharp_6:count_5\/clock_0
Path slack     : 241464p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5026
-------------------------------------   ---- 
End-of-path arrival time (ps)           5026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_5\/clock_0                                macrocell91         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\G_Sharp_6:count_5\/q       macrocell91   1250   1250  227841  RISE       1
\G_Sharp_6:count_5\/main_8  macrocell91   3776   5026  241464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_5\/clock_0                                macrocell91         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_Sharp_6:count_5\/q
Path End       : \G_Sharp_6:count_4\/main_8
Capture Clock  : \G_Sharp_6:count_4\/clock_0
Path slack     : 241464p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5026
-------------------------------------   ---- 
End-of-path arrival time (ps)           5026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_5\/clock_0                                macrocell91         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\G_Sharp_6:count_5\/q       macrocell91   1250   1250  227841  RISE       1
\G_Sharp_6:count_4\/main_8  macrocell92   3776   5026  241464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_4\/clock_0                                macrocell92         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \F_6:count_6\/main_0
Capture Clock  : \F_6:count_6\/clock_0
Path slack     : 241467p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5023
-------------------------------------   ---- 
End-of-path arrival time (ps)           5023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47   1250   1250  225013  RISE       1
\F_6:count_6\/main_0          macrocell66   3773   5023  241467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_6\/clock_0                                      macrocell66         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \F_6:count_5\/main_0
Capture Clock  : \F_6:count_5\/clock_0
Path slack     : 241467p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5023
-------------------------------------   ---- 
End-of-path arrival time (ps)           5023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47   1250   1250  225013  RISE       1
\F_6:count_5\/main_0          macrocell67   3773   5023  241467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_5\/clock_0                                      macrocell67         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \A_6:count_3\/main_0
Capture Clock  : \A_6:count_3\/clock_0
Path slack     : 241467p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5023
-------------------------------------   ---- 
End-of-path arrival time (ps)           5023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name    delay     AT   slack  edge  Fanout
----------------------------  ------------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47    1250   1250  225013  RISE       1
\A_6:count_3\/main_0          macrocell104   3773   5023  241467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_3\/clock_0                                      macrocell104        0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \F_Sharp_6:count_10\/main_0
Capture Clock  : \F_Sharp_6:count_10\/clock_0
Path slack     : 241469p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5021
-------------------------------------   ---- 
End-of-path arrival time (ps)           5021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47   1250   1250  225013  RISE       1
\F_Sharp_6:count_10\/main_0   macrocell49   3771   5021  241469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_10\/clock_0                               macrocell49         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \F_Sharp_6:count_8\/main_0
Capture Clock  : \F_Sharp_6:count_8\/clock_0
Path slack     : 241469p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5021
-------------------------------------   ---- 
End-of-path arrival time (ps)           5021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47   1250   1250  225013  RISE       1
\F_Sharp_6:count_8\/main_0    macrocell51   3771   5021  241469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_8\/clock_0                                macrocell51         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:not_last_reset\/q
Path End       : \F_6:count_9\/main_0
Capture Clock  : \F_6:count_9\/clock_0
Path slack     : 241469p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5021
-------------------------------------   ---- 
End-of-path arrival time (ps)           5021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:not_last_reset\/clock_0                         macrocell47         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:not_last_reset\/q  macrocell47   1250   1250  225013  RISE       1
\F_6:count_9\/main_0          macrocell63   3771   5021  241469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_9\/clock_0                                      macrocell63         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_9\/q
Path End       : \A_Sharp_6:count_10\/main_1
Capture Clock  : \A_Sharp_6:count_10\/clock_0
Path slack     : 241470p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5020
-------------------------------------   ---- 
End-of-path arrival time (ps)           5020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_9\/clock_0                                macrocell108        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_9\/q        macrocell108   1250   1250  224696  RISE       1
\A_Sharp_6:count_10\/main_1  macrocell107   3770   5020  241470  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_10\/clock_0                               macrocell107        0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_4\/q
Path End       : \G_6:count_7\/main_9
Capture Clock  : \G_6:count_7\/clock_0
Path slack     : 241470p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5020
-------------------------------------   ---- 
End-of-path arrival time (ps)           5020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_4\/clock_0                                      macrocell81         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_4\/q       macrocell81   1250   1250  226006  RISE       1
\G_6:count_7\/main_9  macrocell78   3770   5020  241470  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_7\/clock_0                                      macrocell78         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_4\/q
Path End       : \G_6:count_6\/main_9
Capture Clock  : \G_6:count_6\/clock_0
Path slack     : 241470p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5020
-------------------------------------   ---- 
End-of-path arrival time (ps)           5020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_4\/clock_0                                      macrocell81         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_4\/q       macrocell81   1250   1250  226006  RISE       1
\G_6:count_6\/main_9  macrocell79   3770   5020  241470  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_6\/clock_0                                      macrocell79         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_6\/q
Path End       : \G_6:count_5\/main_7
Capture Clock  : \G_6:count_5\/clock_0
Path slack     : 241477p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5013
-------------------------------------   ---- 
End-of-path arrival time (ps)           5013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_6\/clock_0                                      macrocell79         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_6\/q       macrocell79   1250   1250  225996  RISE       1
\G_6:count_5\/main_7  macrocell80   3763   5013  241477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_5\/clock_0                                      macrocell80         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_6\/q
Path End       : \G_6:count_4\/main_7
Capture Clock  : \G_6:count_4\/clock_0
Path slack     : 241477p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5013
-------------------------------------   ---- 
End-of-path arrival time (ps)           5013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_6\/clock_0                                      macrocell79         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_6\/q       macrocell79   1250   1250  225996  RISE       1
\G_6:count_4\/main_7  macrocell81   3763   5013  241477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_4\/clock_0                                      macrocell81         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_6\/q
Path End       : \G_6:count_3\/main_7
Capture Clock  : \G_6:count_3\/clock_0
Path slack     : 241477p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5013
-------------------------------------   ---- 
End-of-path arrival time (ps)           5013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_6\/clock_0                                      macrocell79         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_6\/q       macrocell79   1250   1250  225996  RISE       1
\G_6:count_3\/main_7  macrocell82   3763   5013  241477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_3\/clock_0                                      macrocell82         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_6\/q
Path End       : \G_6:count_2\/main_7
Capture Clock  : \G_6:count_2\/clock_0
Path slack     : 241477p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5013
-------------------------------------   ---- 
End-of-path arrival time (ps)           5013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_6\/clock_0                                      macrocell79         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_6\/q       macrocell79   1250   1250  225996  RISE       1
\G_6:count_2\/main_7  macrocell83   3763   5013  241477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_2\/clock_0                                      macrocell83         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_5\/q
Path End       : \G_6:count_7\/main_8
Capture Clock  : \G_6:count_7\/clock_0
Path slack     : 241492p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4998
-------------------------------------   ---- 
End-of-path arrival time (ps)           4998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_5\/clock_0                                      macrocell80         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_5\/q       macrocell80   1250   1250  226027  RISE       1
\G_6:count_7\/main_8  macrocell78   3748   4998  241492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_7\/clock_0                                      macrocell78         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_5\/q
Path End       : \G_6:count_6\/main_8
Capture Clock  : \G_6:count_6\/clock_0
Path slack     : 241492p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4998
-------------------------------------   ---- 
End-of-path arrival time (ps)           4998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_5\/clock_0                                      macrocell80         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_5\/q       macrocell80   1250   1250  226027  RISE       1
\G_6:count_6\/main_8  macrocell79   3748   4998  241492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_6\/clock_0                                      macrocell79         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_9\/q
Path End       : \F_Sharp_6:count_10\/main_1
Capture Clock  : \F_Sharp_6:count_10\/clock_0
Path slack     : 241513p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4977
-------------------------------------   ---- 
End-of-path arrival time (ps)           4977
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_9\/clock_0                                macrocell50         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_9\/q        macrocell50   1250   1250  230526  RISE       1
\F_Sharp_6:count_10\/main_1  macrocell49   3727   4977  241513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_10\/clock_0                               macrocell49         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_9\/q
Path End       : \F_6:count_7\/main_2
Capture Clock  : \F_6:count_7\/clock_0
Path slack     : 241530p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4960
-------------------------------------   ---- 
End-of-path arrival time (ps)           4960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_9\/clock_0                                      macrocell63         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_9\/q       macrocell63   1250   1250  230721  RISE       1
\F_6:count_7\/main_2  macrocell65   3710   4960  241530  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_7\/clock_0                                      macrocell65         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_5\/q
Path End       : \B_6:count_9\/main_7
Capture Clock  : \B_6:count_9\/clock_0
Path slack     : 241531p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4959
-------------------------------------   ---- 
End-of-path arrival time (ps)           4959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_5\/clock_0                                      macrocell123        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_5\/q       macrocell123   1250   1250  235867  RISE       1
\B_6:count_9\/main_7  macrocell119   3709   4959  241531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_9\/clock_0                                      macrocell119        0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_5\/q
Path End       : \B_6:count_8\/main_7
Capture Clock  : \B_6:count_8\/clock_0
Path slack     : 241531p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4959
-------------------------------------   ---- 
End-of-path arrival time (ps)           4959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_5\/clock_0                                      macrocell123        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_5\/q       macrocell123   1250   1250  235867  RISE       1
\B_6:count_8\/main_7  macrocell120   3709   4959  241531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_8\/clock_0                                      macrocell120        0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_4\/q
Path End       : \B_6:count_9\/main_8
Capture Clock  : \B_6:count_9\/clock_0
Path slack     : 241533p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4957
-------------------------------------   ---- 
End-of-path arrival time (ps)           4957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_4\/clock_0                                      macrocell124        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_4\/q       macrocell124   1250   1250  235869  RISE       1
\B_6:count_9\/main_8  macrocell119   3707   4957  241533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_9\/clock_0                                      macrocell119        0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_4\/q
Path End       : \B_6:count_8\/main_8
Capture Clock  : \B_6:count_8\/clock_0
Path slack     : 241533p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4957
-------------------------------------   ---- 
End-of-path arrival time (ps)           4957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_4\/clock_0                                      macrocell124        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_4\/q       macrocell124   1250   1250  235869  RISE       1
\B_6:count_8\/main_8  macrocell120   3707   4957  241533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_8\/clock_0                                      macrocell120        0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_9\/q
Path End       : \F_6:count_4\/main_2
Capture Clock  : \F_6:count_4\/clock_0
Path slack     : 241538p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4952
-------------------------------------   ---- 
End-of-path arrival time (ps)           4952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_9\/clock_0                                      macrocell63         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_9\/q       macrocell63   1250   1250  230721  RISE       1
\F_6:count_4\/main_2  macrocell68   3702   4952  241538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_4\/clock_0                                      macrocell68         0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_9\/q
Path End       : \F_6:count_3\/main_2
Capture Clock  : \F_6:count_3\/clock_0
Path slack     : 241538p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4952
-------------------------------------   ---- 
End-of-path arrival time (ps)           4952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_9\/clock_0                                      macrocell63         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_9\/q       macrocell63   1250   1250  230721  RISE       1
\F_6:count_3\/main_2  macrocell69   3702   4952  241538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_3\/clock_0                                      macrocell69         0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_9\/q
Path End       : \F_Sharp_6:count_2\/main_2
Capture Clock  : \F_Sharp_6:count_2\/clock_0
Path slack     : 241540p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4950
-------------------------------------   ---- 
End-of-path arrival time (ps)           4950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_9\/clock_0                                macrocell50         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_9\/q       macrocell50   1250   1250  230526  RISE       1
\F_Sharp_6:count_2\/main_2  macrocell57   3700   4950  241540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_2\/clock_0                                macrocell57         0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_3\/q
Path End       : \B_6:count_9\/main_9
Capture Clock  : \B_6:count_9\/clock_0
Path slack     : 241560p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4930
-------------------------------------   ---- 
End-of-path arrival time (ps)           4930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_3\/clock_0                                      macrocell125        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_3\/q       macrocell125   1250   1250  235896  RISE       1
\B_6:count_9\/main_9  macrocell119   3680   4930  241560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_9\/clock_0                                      macrocell119        0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_3\/q
Path End       : \B_6:count_8\/main_9
Capture Clock  : \B_6:count_8\/clock_0
Path slack     : 241560p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4930
-------------------------------------   ---- 
End-of-path arrival time (ps)           4930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_3\/clock_0                                      macrocell125        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_3\/q       macrocell125   1250   1250  235896  RISE       1
\B_6:count_8\/main_9  macrocell120   3680   4930  241560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_8\/clock_0                                      macrocell120        0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_9\/q
Path End       : \G_6:count_10\/main_1
Capture Clock  : \G_6:count_10\/clock_0
Path slack     : 241623p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4867
-------------------------------------   ---- 
End-of-path arrival time (ps)           4867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_9\/clock_0                                      macrocell76         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_9\/q        macrocell76   1250   1250  228481  RISE       1
\G_6:count_10\/main_1  macrocell75   3617   4867  241623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_10\/clock_0                                     macrocell75         0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_2\/q
Path End       : \G_6:count_5\/main_11
Capture Clock  : \G_6:count_5\/clock_0
Path slack     : 241630p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4860
-------------------------------------   ---- 
End-of-path arrival time (ps)           4860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_2\/clock_0                                      macrocell83         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_2\/q        macrocell83   1250   1250  226180  RISE       1
\G_6:count_5\/main_11  macrocell80   3610   4860  241630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_5\/clock_0                                      macrocell80         0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_2\/q
Path End       : \G_6:count_4\/main_11
Capture Clock  : \G_6:count_4\/clock_0
Path slack     : 241630p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4860
-------------------------------------   ---- 
End-of-path arrival time (ps)           4860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_2\/clock_0                                      macrocell83         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_2\/q        macrocell83   1250   1250  226180  RISE       1
\G_6:count_4\/main_11  macrocell81   3610   4860  241630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_4\/clock_0                                      macrocell81         0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_2\/q
Path End       : \G_6:count_3\/main_11
Capture Clock  : \G_6:count_3\/clock_0
Path slack     : 241630p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4860
-------------------------------------   ---- 
End-of-path arrival time (ps)           4860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_2\/clock_0                                      macrocell83         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_2\/q        macrocell83   1250   1250  226180  RISE       1
\G_6:count_3\/main_11  macrocell82   3610   4860  241630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_3\/clock_0                                      macrocell82         0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_2\/q
Path End       : \G_6:count_2\/main_11
Capture Clock  : \G_6:count_2\/clock_0
Path slack     : 241630p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4860
-------------------------------------   ---- 
End-of-path arrival time (ps)           4860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_2\/clock_0                                      macrocell83         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_2\/q        macrocell83   1250   1250  226180  RISE       1
\G_6:count_2\/main_11  macrocell83   3610   4860  241630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_2\/clock_0                                      macrocell83         0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_7\/q
Path End       : \B_6:count_5\/main_5
Capture Clock  : \B_6:count_5\/clock_0
Path slack     : 241641p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4849
-------------------------------------   ---- 
End-of-path arrival time (ps)           4849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_7\/clock_0                                      macrocell121        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_7\/q       macrocell121   1250   1250  235472  RISE       1
\B_6:count_5\/main_5  macrocell123   3599   4849  241641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_5\/clock_0                                      macrocell123        0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_7\/q
Path End       : \B_6:count_4\/main_5
Capture Clock  : \B_6:count_4\/clock_0
Path slack     : 241641p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4849
-------------------------------------   ---- 
End-of-path arrival time (ps)           4849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_7\/clock_0                                      macrocell121        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_7\/q       macrocell121   1250   1250  235472  RISE       1
\B_6:count_4\/main_5  macrocell124   3599   4849  241641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_4\/clock_0                                      macrocell124        0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_7\/q
Path End       : \B_6:count_2\/main_5
Capture Clock  : \B_6:count_2\/clock_0
Path slack     : 241641p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4849
-------------------------------------   ---- 
End-of-path arrival time (ps)           4849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_7\/clock_0                                      macrocell121        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_7\/q       macrocell121   1250   1250  235472  RISE       1
\B_6:count_2\/main_5  macrocell126   3599   4849  241641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_2\/clock_0                                      macrocell126        0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_2\/q
Path End       : \G_6:count_7\/main_11
Capture Clock  : \G_6:count_7\/clock_0
Path slack     : 241645p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4845
-------------------------------------   ---- 
End-of-path arrival time (ps)           4845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_2\/clock_0                                      macrocell83         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_2\/q        macrocell83   1250   1250  226180  RISE       1
\G_6:count_7\/main_11  macrocell78   3595   4845  241645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_7\/clock_0                                      macrocell78         0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_2\/q
Path End       : \G_6:count_6\/main_11
Capture Clock  : \G_6:count_6\/clock_0
Path slack     : 241645p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4845
-------------------------------------   ---- 
End-of-path arrival time (ps)           4845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_2\/clock_0                                      macrocell83         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_2\/q        macrocell83   1250   1250  226180  RISE       1
\G_6:count_6\/main_11  macrocell79   3595   4845  241645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_6\/clock_0                                      macrocell79         0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_5\/q
Path End       : \A_Sharp_6:count_7\/main_2
Capture Clock  : \A_Sharp_6:count_7\/clock_0
Path slack     : 241651p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4839
-------------------------------------   ---- 
End-of-path arrival time (ps)           4839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_5\/clock_0                                macrocell112        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_5\/q       macrocell112   1250   1250  228894  RISE       1
\A_Sharp_6:count_7\/main_2  macrocell110   3589   4839  241651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_7\/clock_0                                macrocell110        0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_5\/q
Path End       : \A_Sharp_6:count_6\/main_1
Capture Clock  : \A_Sharp_6:count_6\/clock_0
Path slack     : 241651p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4839
-------------------------------------   ---- 
End-of-path arrival time (ps)           4839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_5\/clock_0                                macrocell112        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_5\/q       macrocell112   1250   1250  228894  RISE       1
\A_Sharp_6:count_6\/main_1  macrocell111   3589   4839  241651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_6\/clock_0                                macrocell111        0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_Sharp_6:count_6\/q
Path End       : \G_Sharp_6:count_2\/main_7
Capture Clock  : \G_Sharp_6:count_2\/clock_0
Path slack     : 241667p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4823
-------------------------------------   ---- 
End-of-path arrival time (ps)           4823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_6\/clock_0                                macrocell90         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\G_Sharp_6:count_6\/q       macrocell90   1250   1250  228657  RISE       1
\G_Sharp_6:count_2\/main_7  macrocell94   3573   4823  241667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_2\/clock_0                                macrocell94         0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_0\/q
Path End       : \F_Sharp_6:count_7\/main_7
Capture Clock  : \F_Sharp_6:count_7\/clock_0
Path slack     : 241671p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4819
-------------------------------------   ---- 
End-of-path arrival time (ps)           4819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_0\/clock_0                                macrocell59         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_0\/q       macrocell59   1250   1250  227210  RISE       1
\F_Sharp_6:count_7\/main_7  macrocell52   3569   4819  241671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_7\/clock_0                                macrocell52         0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_6:count_9\/q
Path End       : \A_6:count_6\/main_5
Capture Clock  : \A_6:count_6\/clock_0
Path slack     : 241672p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4818
-------------------------------------   ---- 
End-of-path arrival time (ps)           4818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_9\/clock_0                                      macrocell98         0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\A_6:count_9\/q       macrocell98    1250   1250  230359  RISE       1
\A_6:count_6\/main_5  macrocell101   3568   4818  241672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_6\/clock_0                                      macrocell101        0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_10\/q
Path End       : \F_Sharp_6:count_6\/main_1
Capture Clock  : \F_Sharp_6:count_6\/clock_0
Path slack     : 241687p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4803
-------------------------------------   ---- 
End-of-path arrival time (ps)           4803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_10\/clock_0                               macrocell49         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_10\/q      macrocell49   1250   1250  229780  RISE       1
\F_Sharp_6:count_6\/main_1  macrocell53   3553   4803  241687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_6\/clock_0                                macrocell53         0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_10\/q
Path End       : \F_Sharp_6:count_1\/main_1
Capture Clock  : \F_Sharp_6:count_1\/clock_0
Path slack     : 241687p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4803
-------------------------------------   ---- 
End-of-path arrival time (ps)           4803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_10\/clock_0                               macrocell49         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_10\/q      macrocell49   1250   1250  229780  RISE       1
\F_Sharp_6:count_1\/main_1  macrocell58   3553   4803  241687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_1\/clock_0                                macrocell58         0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_10\/q
Path End       : \F_Sharp_6:count_0\/main_1
Capture Clock  : \F_Sharp_6:count_0\/clock_0
Path slack     : 241687p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4803
-------------------------------------   ---- 
End-of-path arrival time (ps)           4803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_10\/clock_0                               macrocell49         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_10\/q      macrocell49   1250   1250  229780  RISE       1
\F_Sharp_6:count_0\/main_1  macrocell59   3553   4803  241687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_0\/clock_0                                macrocell59         0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_0\/q
Path End       : \A_Sharp_6:count_2\/main_2
Capture Clock  : \A_Sharp_6:count_2\/clock_0
Path slack     : 241714p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4776
-------------------------------------   ---- 
End-of-path arrival time (ps)           4776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_0\/clock_0                                macrocell117        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_0\/q       macrocell117   1250   1250  228310  RISE       1
\A_Sharp_6:count_2\/main_2  macrocell115   3526   4776  241714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_2\/clock_0                                macrocell115        0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_0\/q
Path End       : \A_Sharp_6:count_1\/main_1
Capture Clock  : \A_Sharp_6:count_1\/clock_0
Path slack     : 241714p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4776
-------------------------------------   ---- 
End-of-path arrival time (ps)           4776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_0\/clock_0                                macrocell117        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_0\/q       macrocell117   1250   1250  228310  RISE       1
\A_Sharp_6:count_1\/main_1  macrocell116   3526   4776  241714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_1\/clock_0                                macrocell116        0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_6\/q
Path End       : \B_6:count_9\/main_6
Capture Clock  : \B_6:count_9\/clock_0
Path slack     : 241724p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4766
-------------------------------------   ---- 
End-of-path arrival time (ps)           4766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_6\/clock_0                                      macrocell122        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_6\/q       macrocell122   1250   1250  236060  RISE       1
\B_6:count_9\/main_6  macrocell119   3516   4766  241724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_9\/clock_0                                      macrocell119        0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_6\/q
Path End       : \B_6:count_8\/main_6
Capture Clock  : \B_6:count_8\/clock_0
Path slack     : 241724p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4766
-------------------------------------   ---- 
End-of-path arrival time (ps)           4766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_6\/clock_0                                      macrocell122        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_6\/q       macrocell122   1250   1250  236060  RISE       1
\B_6:count_8\/main_6  macrocell120   3516   4766  241724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_8\/clock_0                                      macrocell120        0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_3\/q
Path End       : \G_6:count_7\/main_10
Capture Clock  : \G_6:count_7\/clock_0
Path slack     : 241764p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_3\/clock_0                                      macrocell82         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_3\/q        macrocell82   1250   1250  226299  RISE       1
\G_6:count_7\/main_10  macrocell78   3476   4726  241764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_7\/clock_0                                      macrocell78         0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_3\/q
Path End       : \G_6:count_6\/main_10
Capture Clock  : \G_6:count_6\/clock_0
Path slack     : 241764p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_3\/clock_0                                      macrocell82         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_3\/q        macrocell82   1250   1250  226299  RISE       1
\G_6:count_6\/main_10  macrocell79   3476   4726  241764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_6\/clock_0                                      macrocell79         0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_3\/q
Path End       : \G_6:count_5\/main_10
Capture Clock  : \G_6:count_5\/clock_0
Path slack     : 241769p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4721
-------------------------------------   ---- 
End-of-path arrival time (ps)           4721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_3\/clock_0                                      macrocell82         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_3\/q        macrocell82   1250   1250  226299  RISE       1
\G_6:count_5\/main_10  macrocell80   3471   4721  241769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_5\/clock_0                                      macrocell80         0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_3\/q
Path End       : \G_6:count_4\/main_10
Capture Clock  : \G_6:count_4\/clock_0
Path slack     : 241769p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4721
-------------------------------------   ---- 
End-of-path arrival time (ps)           4721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_3\/clock_0                                      macrocell82         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_3\/q        macrocell82   1250   1250  226299  RISE       1
\G_6:count_4\/main_10  macrocell81   3471   4721  241769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_4\/clock_0                                      macrocell81         0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_3\/q
Path End       : \G_6:count_3\/main_10
Capture Clock  : \G_6:count_3\/clock_0
Path slack     : 241769p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4721
-------------------------------------   ---- 
End-of-path arrival time (ps)           4721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_3\/clock_0                                      macrocell82         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_3\/q        macrocell82   1250   1250  226299  RISE       1
\G_6:count_3\/main_10  macrocell82   3471   4721  241769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_3\/clock_0                                      macrocell82         0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_6:count_3\/q
Path End       : \G_6:count_2\/main_10
Capture Clock  : \G_6:count_2\/clock_0
Path slack     : 241769p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4721
-------------------------------------   ---- 
End-of-path arrival time (ps)           4721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_3\/clock_0                                      macrocell82         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\G_6:count_3\/q        macrocell82   1250   1250  226299  RISE       1
\G_6:count_2\/main_10  macrocell83   3471   4721  241769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_6:count_2\/clock_0                                      macrocell83         0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_Sharp_6:count_7\/q
Path End       : \G_Sharp_6:count_7\/main_6
Capture Clock  : \G_Sharp_6:count_7\/clock_0
Path slack     : 241796p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4694
-------------------------------------   ---- 
End-of-path arrival time (ps)           4694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_7\/clock_0                                macrocell89         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\G_Sharp_6:count_7\/q       macrocell89   1250   1250  227652  RISE       1
\G_Sharp_6:count_7\/main_6  macrocell89   3444   4694  241796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_7\/clock_0                                macrocell89         0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_Sharp_6:count_7\/q
Path End       : \G_Sharp_6:count_5\/main_6
Capture Clock  : \G_Sharp_6:count_5\/clock_0
Path slack     : 241796p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4694
-------------------------------------   ---- 
End-of-path arrival time (ps)           4694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_7\/clock_0                                macrocell89         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\G_Sharp_6:count_7\/q       macrocell89   1250   1250  227652  RISE       1
\G_Sharp_6:count_5\/main_6  macrocell91   3444   4694  241796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_5\/clock_0                                macrocell91         0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \G_Sharp_6:count_7\/q
Path End       : \G_Sharp_6:count_4\/main_6
Capture Clock  : \G_Sharp_6:count_4\/clock_0
Path slack     : 241796p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4694
-------------------------------------   ---- 
End-of-path arrival time (ps)           4694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_7\/clock_0                                macrocell89         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\G_Sharp_6:count_7\/q       macrocell89   1250   1250  227652  RISE       1
\G_Sharp_6:count_4\/main_6  macrocell92   3444   4694  241796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\G_Sharp_6:count_4\/clock_0                                macrocell92         0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_3\/q
Path End       : \F_6:count_4\/main_8
Capture Clock  : \F_6:count_4\/clock_0
Path slack     : 241805p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4685
-------------------------------------   ---- 
End-of-path arrival time (ps)           4685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_3\/clock_0                                      macrocell69         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_3\/q       macrocell69   1250   1250  229347  RISE       1
\F_6:count_4\/main_8  macrocell68   3435   4685  241805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_4\/clock_0                                      macrocell68         0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_3\/q
Path End       : \F_6:count_3\/main_8
Capture Clock  : \F_6:count_3\/clock_0
Path slack     : 241805p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4685
-------------------------------------   ---- 
End-of-path arrival time (ps)           4685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_3\/clock_0                                      macrocell69         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_3\/q       macrocell69   1250   1250  229347  RISE       1
\F_6:count_3\/main_8  macrocell69   3435   4685  241805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_3\/clock_0                                      macrocell69         0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_2\/q
Path End       : \F_6:count_4\/main_9
Capture Clock  : \F_6:count_4\/clock_0
Path slack     : 241806p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4684
-------------------------------------   ---- 
End-of-path arrival time (ps)           4684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_2\/clock_0                                      macrocell70         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_2\/q       macrocell70   1250   1250  229334  RISE       1
\F_6:count_4\/main_9  macrocell68   3434   4684  241806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_4\/clock_0                                      macrocell68         0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_2\/q
Path End       : \F_6:count_3\/main_9
Capture Clock  : \F_6:count_3\/clock_0
Path slack     : 241806p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4684
-------------------------------------   ---- 
End-of-path arrival time (ps)           4684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_2\/clock_0                                      macrocell70         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_2\/q       macrocell70   1250   1250  229334  RISE       1
\F_6:count_3\/main_9  macrocell69   3434   4684  241806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_3\/clock_0                                      macrocell69         0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_1\/q
Path End       : \F_Sharp_6:count_7\/main_6
Capture Clock  : \F_Sharp_6:count_7\/clock_0
Path slack     : 241823p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4667
-------------------------------------   ---- 
End-of-path arrival time (ps)           4667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_1\/clock_0                                macrocell58         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_1\/q       macrocell58   1250   1250  227896  RISE       1
\F_Sharp_6:count_7\/main_6  macrocell52   3417   4667  241823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_7\/clock_0                                macrocell52         0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_7\/q
Path End       : \A_Sharp_6:count_5\/main_4
Capture Clock  : \A_Sharp_6:count_5\/clock_0
Path slack     : 241830p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4660
-------------------------------------   ---- 
End-of-path arrival time (ps)           4660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_7\/clock_0                                macrocell110        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_7\/q       macrocell110   1250   1250  228288  RISE       1
\A_Sharp_6:count_5\/main_4  macrocell112   3410   4660  241830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_5\/clock_0                                macrocell112        0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_7\/q
Path End       : \A_Sharp_6:count_4\/main_4
Capture Clock  : \A_Sharp_6:count_4\/clock_0
Path slack     : 241830p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4660
-------------------------------------   ---- 
End-of-path arrival time (ps)           4660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_7\/clock_0                                macrocell110        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_7\/q       macrocell110   1250   1250  228288  RISE       1
\A_Sharp_6:count_4\/main_4  macrocell113   3410   4660  241830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_4\/clock_0                                macrocell113        0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_7\/q
Path End       : \A_Sharp_6:count_0\/main_4
Capture Clock  : \A_Sharp_6:count_0\/clock_0
Path slack     : 241830p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4660
-------------------------------------   ---- 
End-of-path arrival time (ps)           4660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_7\/clock_0                                macrocell110        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_7\/q       macrocell110   1250   1250  228288  RISE       1
\A_Sharp_6:count_0\/main_4  macrocell117   3410   4660  241830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_0\/clock_0                                macrocell117        0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_3\/q
Path End       : \A_Sharp_6:count_5\/main_8
Capture Clock  : \A_Sharp_6:count_5\/clock_0
Path slack     : 241847p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4643
-------------------------------------   ---- 
End-of-path arrival time (ps)           4643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_3\/clock_0                                macrocell114        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_3\/q       macrocell114   1250   1250  228308  RISE       1
\A_Sharp_6:count_5\/main_8  macrocell112   3393   4643  241847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_5\/clock_0                                macrocell112        0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_3\/q
Path End       : \A_Sharp_6:count_4\/main_8
Capture Clock  : \A_Sharp_6:count_4\/clock_0
Path slack     : 241847p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4643
-------------------------------------   ---- 
End-of-path arrival time (ps)           4643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_3\/clock_0                                macrocell114        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_3\/q       macrocell114   1250   1250  228308  RISE       1
\A_Sharp_6:count_4\/main_8  macrocell113   3393   4643  241847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_4\/clock_0                                macrocell113        0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_3\/q
Path End       : \A_Sharp_6:count_0\/main_8
Capture Clock  : \A_Sharp_6:count_0\/clock_0
Path slack     : 241847p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4643
-------------------------------------   ---- 
End-of-path arrival time (ps)           4643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_3\/clock_0                                macrocell114        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_3\/q       macrocell114   1250   1250  228308  RISE       1
\A_Sharp_6:count_0\/main_8  macrocell117   3393   4643  241847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_0\/clock_0                                macrocell117        0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_8\/q
Path End       : Net_100/main_5
Capture Clock  : Net_100/clock_0
Path slack     : 241856p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4634
-------------------------------------   ---- 
End-of-path arrival time (ps)           4634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_8\/clock_0                                      macrocell120        0      0  RISE       1

Data path
pin name         model name    delay     AT   slack  edge  Fanout
---------------  ------------  -----  -----  ------  ----  ------
\B_6:count_8\/q  macrocell120   1250   1250  241856  RISE       1
Net_100/main_5   macrocell118   3384   4634  241856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_100/clock_0                                            macrocell118        0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_8\/q
Path End       : \B_6:count_7\/main_4
Capture Clock  : \B_6:count_7\/clock_0
Path slack     : 241856p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4634
-------------------------------------   ---- 
End-of-path arrival time (ps)           4634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_8\/clock_0                                      macrocell120        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_8\/q       macrocell120   1250   1250  241856  RISE       1
\B_6:count_7\/main_4  macrocell121   3384   4634  241856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_7\/clock_0                                      macrocell121        0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_8\/q
Path End       : \B_6:count_6\/main_4
Capture Clock  : \B_6:count_6\/clock_0
Path slack     : 241856p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4634
-------------------------------------   ---- 
End-of-path arrival time (ps)           4634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_8\/clock_0                                      macrocell120        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_8\/q       macrocell120   1250   1250  241856  RISE       1
\B_6:count_6\/main_4  macrocell122   3384   4634  241856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_6\/clock_0                                      macrocell122        0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_6\/q
Path End       : \A_Sharp_6:count_5\/main_5
Capture Clock  : \A_Sharp_6:count_5\/clock_0
Path slack     : 241858p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4632
-------------------------------------   ---- 
End-of-path arrival time (ps)           4632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_6\/clock_0                                macrocell111        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_6\/q       macrocell111   1250   1250  228450  RISE       1
\A_Sharp_6:count_5\/main_5  macrocell112   3382   4632  241858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_5\/clock_0                                macrocell112        0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_6\/q
Path End       : \A_Sharp_6:count_4\/main_5
Capture Clock  : \A_Sharp_6:count_4\/clock_0
Path slack     : 241858p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4632
-------------------------------------   ---- 
End-of-path arrival time (ps)           4632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_6\/clock_0                                macrocell111        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_6\/q       macrocell111   1250   1250  228450  RISE       1
\A_Sharp_6:count_4\/main_5  macrocell113   3382   4632  241858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_4\/clock_0                                macrocell113        0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_6\/q
Path End       : \A_Sharp_6:count_0\/main_5
Capture Clock  : \A_Sharp_6:count_0\/clock_0
Path slack     : 241858p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4632
-------------------------------------   ---- 
End-of-path arrival time (ps)           4632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_6\/clock_0                                macrocell111        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_6\/q       macrocell111   1250   1250  228450  RISE       1
\A_Sharp_6:count_0\/main_5  macrocell117   3382   4632  241858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_0\/clock_0                                macrocell117        0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_8\/q
Path End       : \B_6:count_5\/main_4
Capture Clock  : \B_6:count_5\/clock_0
Path slack     : 241866p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4624
-------------------------------------   ---- 
End-of-path arrival time (ps)           4624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_8\/clock_0                                      macrocell120        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_8\/q       macrocell120   1250   1250  241856  RISE       1
\B_6:count_5\/main_4  macrocell123   3374   4624  241866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_5\/clock_0                                      macrocell123        0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_8\/q
Path End       : \B_6:count_4\/main_4
Capture Clock  : \B_6:count_4\/clock_0
Path slack     : 241866p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4624
-------------------------------------   ---- 
End-of-path arrival time (ps)           4624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_8\/clock_0                                      macrocell120        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_8\/q       macrocell120   1250   1250  241856  RISE       1
\B_6:count_4\/main_4  macrocell124   3374   4624  241866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_4\/clock_0                                      macrocell124        0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_8\/q
Path End       : \B_6:count_2\/main_4
Capture Clock  : \B_6:count_2\/clock_0
Path slack     : 241866p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4624
-------------------------------------   ---- 
End-of-path arrival time (ps)           4624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_8\/clock_0                                      macrocell120        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_8\/q       macrocell120   1250   1250  241856  RISE       1
\B_6:count_2\/main_4  macrocell126   3374   4624  241866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_2\/clock_0                                      macrocell126        0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_6:count_5\/q
Path End       : \A_6:count_5\/main_9
Capture Clock  : \A_6:count_5\/clock_0
Path slack     : 241878p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4612
-------------------------------------   ---- 
End-of-path arrival time (ps)           4612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_5\/clock_0                                      macrocell102        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\A_6:count_5\/q       macrocell102   1250   1250  224266  RISE       1
\A_6:count_5\/main_9  macrocell102   3362   4612  241878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_5\/clock_0                                      macrocell102        0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_6:count_5\/q
Path End       : \A_6:count_4\/main_9
Capture Clock  : \A_6:count_4\/clock_0
Path slack     : 241878p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4612
-------------------------------------   ---- 
End-of-path arrival time (ps)           4612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_5\/clock_0                                      macrocell102        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\A_6:count_5\/q       macrocell102   1250   1250  224266  RISE       1
\A_6:count_4\/main_9  macrocell103   3362   4612  241878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_4\/clock_0                                      macrocell103        0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_7\/q
Path End       : \F_Sharp_6:count_6\/main_4
Capture Clock  : \F_Sharp_6:count_6\/clock_0
Path slack     : 241951p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4539
-------------------------------------   ---- 
End-of-path arrival time (ps)           4539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_7\/clock_0                                macrocell52         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_7\/q       macrocell52   1250   1250  228025  RISE       1
\F_Sharp_6:count_6\/main_4  macrocell53   3289   4539  241951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_6\/clock_0                                macrocell53         0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_7\/q
Path End       : \F_Sharp_6:count_1\/main_4
Capture Clock  : \F_Sharp_6:count_1\/clock_0
Path slack     : 241951p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4539
-------------------------------------   ---- 
End-of-path arrival time (ps)           4539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_7\/clock_0                                macrocell52         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_7\/q       macrocell52   1250   1250  228025  RISE       1
\F_Sharp_6:count_1\/main_4  macrocell58   3289   4539  241951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_1\/clock_0                                macrocell58         0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_7\/q
Path End       : \F_Sharp_6:count_0\/main_4
Capture Clock  : \F_Sharp_6:count_0\/clock_0
Path slack     : 241951p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4539
-------------------------------------   ---- 
End-of-path arrival time (ps)           4539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_7\/clock_0                                macrocell52         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_7\/q       macrocell52   1250   1250  228025  RISE       1
\F_Sharp_6:count_0\/main_4  macrocell59   3289   4539  241951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_0\/clock_0                                macrocell59         0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_7\/q
Path End       : \F_6:count_4\/main_4
Capture Clock  : \F_6:count_4\/clock_0
Path slack     : 241995p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4495
-------------------------------------   ---- 
End-of-path arrival time (ps)           4495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_7\/clock_0                                      macrocell65         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_7\/q       macrocell65   1250   1250  230064  RISE       1
\F_6:count_4\/main_4  macrocell68   3245   4495  241995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_4\/clock_0                                      macrocell68         0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_7\/q
Path End       : \F_6:count_3\/main_4
Capture Clock  : \F_6:count_3\/clock_0
Path slack     : 241995p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4495
-------------------------------------   ---- 
End-of-path arrival time (ps)           4495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_7\/clock_0                                      macrocell65         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_7\/q       macrocell65   1250   1250  230064  RISE       1
\F_6:count_3\/main_4  macrocell69   3245   4495  241995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_3\/clock_0                                      macrocell69         0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_7\/q
Path End       : \F_6:count_7\/main_4
Capture Clock  : \F_6:count_7\/clock_0
Path slack     : 241997p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4493
-------------------------------------   ---- 
End-of-path arrival time (ps)           4493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_7\/clock_0                                      macrocell65         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_7\/q       macrocell65   1250   1250  230064  RISE       1
\F_6:count_7\/main_4  macrocell65   3243   4493  241997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_7\/clock_0                                      macrocell65         0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_6:count_4\/q
Path End       : \A_6:count_5\/main_10
Capture Clock  : \A_6:count_5\/clock_0
Path slack     : 242076p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4414
-------------------------------------   ---- 
End-of-path arrival time (ps)           4414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_4\/clock_0                                      macrocell103        0      0  RISE       1

Data path
pin name               model name    delay     AT   slack  edge  Fanout
---------------------  ------------  -----  -----  ------  ----  ------
\A_6:count_4\/q        macrocell103   1250   1250  224259  RISE       1
\A_6:count_5\/main_10  macrocell102   3164   4414  242076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_5\/clock_0                                      macrocell102        0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_6:count_4\/q
Path End       : \A_6:count_4\/main_10
Capture Clock  : \A_6:count_4\/clock_0
Path slack     : 242076p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4414
-------------------------------------   ---- 
End-of-path arrival time (ps)           4414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_4\/clock_0                                      macrocell103        0      0  RISE       1

Data path
pin name               model name    delay     AT   slack  edge  Fanout
---------------------  ------------  -----  -----  ------  ----  ------
\A_6:count_4\/q        macrocell103   1250   1250  224259  RISE       1
\A_6:count_4\/main_10  macrocell103   3164   4414  242076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_4\/clock_0                                      macrocell103        0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_2\/q
Path End       : \F_Sharp_6:count_5\/main_3
Capture Clock  : \F_Sharp_6:count_5\/clock_0
Path slack     : 242109p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4381
-------------------------------------   ---- 
End-of-path arrival time (ps)           4381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_2\/clock_0                                macrocell57         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_2\/q       macrocell57   1250   1250  229314  RISE       1
\F_Sharp_6:count_5\/main_3  macrocell54   3131   4381  242109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_5\/clock_0                                macrocell54         0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_2\/q
Path End       : \F_Sharp_6:count_4\/main_2
Capture Clock  : \F_Sharp_6:count_4\/clock_0
Path slack     : 242109p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4381
-------------------------------------   ---- 
End-of-path arrival time (ps)           4381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_2\/clock_0                                macrocell57         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_2\/q       macrocell57   1250   1250  229314  RISE       1
\F_Sharp_6:count_4\/main_2  macrocell55   3131   4381  242109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_4\/clock_0                                macrocell55         0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_2\/q
Path End       : \F_Sharp_6:count_3\/main_1
Capture Clock  : \F_Sharp_6:count_3\/clock_0
Path slack     : 242109p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4381
-------------------------------------   ---- 
End-of-path arrival time (ps)           4381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_2\/clock_0                                macrocell57         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_2\/q       macrocell57   1250   1250  229314  RISE       1
\F_Sharp_6:count_3\/main_1  macrocell56   3131   4381  242109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_3\/clock_0                                macrocell56         0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_2\/q
Path End       : \F_Sharp_6:count_2\/main_9
Capture Clock  : \F_Sharp_6:count_2\/clock_0
Path slack     : 242109p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4381
-------------------------------------   ---- 
End-of-path arrival time (ps)           4381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_2\/clock_0                                macrocell57         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_2\/q       macrocell57   1250   1250  229314  RISE       1
\F_Sharp_6:count_2\/main_9  macrocell57   3131   4381  242109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_2\/clock_0                                macrocell57         0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_3\/q
Path End       : \F_Sharp_6:count_5\/main_2
Capture Clock  : \F_Sharp_6:count_5\/clock_0
Path slack     : 242115p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4375
-------------------------------------   ---- 
End-of-path arrival time (ps)           4375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_3\/clock_0                                macrocell56         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_3\/q       macrocell56   1250   1250  229856  RISE       1
\F_Sharp_6:count_5\/main_2  macrocell54   3125   4375  242115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_5\/clock_0                                macrocell54         0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_3\/q
Path End       : \F_Sharp_6:count_4\/main_1
Capture Clock  : \F_Sharp_6:count_4\/clock_0
Path slack     : 242115p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4375
-------------------------------------   ---- 
End-of-path arrival time (ps)           4375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_3\/clock_0                                macrocell56         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_3\/q       macrocell56   1250   1250  229856  RISE       1
\F_Sharp_6:count_4\/main_1  macrocell55   3125   4375  242115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_4\/clock_0                                macrocell55         0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_3\/q
Path End       : \F_Sharp_6:count_2\/main_8
Capture Clock  : \F_Sharp_6:count_2\/clock_0
Path slack     : 242115p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4375
-------------------------------------   ---- 
End-of-path arrival time (ps)           4375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_3\/clock_0                                macrocell56         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_3\/q       macrocell56   1250   1250  229856  RISE       1
\F_Sharp_6:count_2\/main_8  macrocell57   3125   4375  242115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_2\/clock_0                                macrocell57         0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_4\/q
Path End       : \F_Sharp_6:count_5\/main_1
Capture Clock  : \F_Sharp_6:count_5\/clock_0
Path slack     : 242125p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4365
-------------------------------------   ---- 
End-of-path arrival time (ps)           4365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_4\/clock_0                                macrocell55         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_4\/q       macrocell55   1250   1250  229320  RISE       1
\F_Sharp_6:count_5\/main_1  macrocell54   3115   4365  242125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_5\/clock_0                                macrocell54         0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_4\/q
Path End       : \F_Sharp_6:count_2\/main_7
Capture Clock  : \F_Sharp_6:count_2\/clock_0
Path slack     : 242125p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4365
-------------------------------------   ---- 
End-of-path arrival time (ps)           4365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_4\/clock_0                                macrocell55         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_4\/q       macrocell55   1250   1250  229320  RISE       1
\F_Sharp_6:count_2\/main_7  macrocell57   3115   4365  242125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_2\/clock_0                                macrocell57         0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_4\/q
Path End       : \A_Sharp_6:count_5\/main_7
Capture Clock  : \A_Sharp_6:count_5\/clock_0
Path slack     : 242134p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4356
-------------------------------------   ---- 
End-of-path arrival time (ps)           4356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_4\/clock_0                                macrocell113        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_4\/q       macrocell113   1250   1250  228724  RISE       1
\A_Sharp_6:count_5\/main_7  macrocell112   3106   4356  242134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_5\/clock_0                                macrocell112        0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_4\/q
Path End       : \A_Sharp_6:count_4\/main_7
Capture Clock  : \A_Sharp_6:count_4\/clock_0
Path slack     : 242134p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4356
-------------------------------------   ---- 
End-of-path arrival time (ps)           4356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_4\/clock_0                                macrocell113        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_4\/q       macrocell113   1250   1250  228724  RISE       1
\A_Sharp_6:count_4\/main_7  macrocell113   3106   4356  242134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_4\/clock_0                                macrocell113        0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_4\/q
Path End       : \A_Sharp_6:count_0\/main_7
Capture Clock  : \A_Sharp_6:count_0\/clock_0
Path slack     : 242134p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4356
-------------------------------------   ---- 
End-of-path arrival time (ps)           4356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_4\/clock_0                                macrocell113        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_4\/q       macrocell113   1250   1250  228724  RISE       1
\A_Sharp_6:count_0\/main_7  macrocell117   3106   4356  242134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_0\/clock_0                                macrocell117        0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_1\/q
Path End       : \A_Sharp_6:count_5\/main_10
Capture Clock  : \A_Sharp_6:count_5\/clock_0
Path slack     : 242141p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4349
-------------------------------------   ---- 
End-of-path arrival time (ps)           4349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_1\/clock_0                                macrocell116        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_1\/q        macrocell116   1250   1250  228870  RISE       1
\A_Sharp_6:count_5\/main_10  macrocell112   3099   4349  242141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_5\/clock_0                                macrocell112        0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_1\/q
Path End       : \A_Sharp_6:count_4\/main_10
Capture Clock  : \A_Sharp_6:count_4\/clock_0
Path slack     : 242141p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4349
-------------------------------------   ---- 
End-of-path arrival time (ps)           4349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_1\/clock_0                                macrocell116        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_1\/q        macrocell116   1250   1250  228870  RISE       1
\A_Sharp_6:count_4\/main_10  macrocell113   3099   4349  242141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_4\/clock_0                                macrocell113        0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_1\/q
Path End       : \A_Sharp_6:count_0\/main_10
Capture Clock  : \A_Sharp_6:count_0\/clock_0
Path slack     : 242141p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4349
-------------------------------------   ---- 
End-of-path arrival time (ps)           4349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_1\/clock_0                                macrocell116        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_1\/q        macrocell116   1250   1250  228870  RISE       1
\A_Sharp_6:count_0\/main_10  macrocell117   3099   4349  242141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_0\/clock_0                                macrocell117        0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_1\/q
Path End       : \A_Sharp_6:count_2\/main_1
Capture Clock  : \A_Sharp_6:count_2\/clock_0
Path slack     : 242143p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4347
-------------------------------------   ---- 
End-of-path arrival time (ps)           4347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_1\/clock_0                                macrocell116        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_1\/q       macrocell116   1250   1250  228870  RISE       1
\A_Sharp_6:count_2\/main_1  macrocell115   3097   4347  242143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_2\/clock_0                                macrocell115        0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_10\/q
Path End       : \F_6:count_4\/main_1
Capture Clock  : \F_6:count_4\/clock_0
Path slack     : 242148p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4342
-------------------------------------   ---- 
End-of-path arrival time (ps)           4342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_10\/clock_0                                     macrocell62         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_10\/q      macrocell62   1250   1250  229157  RISE       1
\F_6:count_4\/main_1  macrocell68   3092   4342  242148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_4\/clock_0                                      macrocell68         0      0  RISE       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_10\/q
Path End       : \F_6:count_3\/main_1
Capture Clock  : \F_6:count_3\/clock_0
Path slack     : 242148p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4342
-------------------------------------   ---- 
End-of-path arrival time (ps)           4342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_10\/clock_0                                     macrocell62         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_10\/q      macrocell62   1250   1250  229157  RISE       1
\F_6:count_3\/main_1  macrocell69   3092   4342  242148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_3\/clock_0                                      macrocell69         0      0  RISE       1



++++ Path 481 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_2\/q
Path End       : \A_Sharp_6:count_5\/main_9
Capture Clock  : \A_Sharp_6:count_5\/clock_0
Path slack     : 242155p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4335
-------------------------------------   ---- 
End-of-path arrival time (ps)           4335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_2\/clock_0                                macrocell115        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_2\/q       macrocell115   1250   1250  228755  RISE       1
\A_Sharp_6:count_5\/main_9  macrocell112   3085   4335  242155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_5\/clock_0                                macrocell112        0      0  RISE       1



++++ Path 482 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_2\/q
Path End       : \A_Sharp_6:count_4\/main_9
Capture Clock  : \A_Sharp_6:count_4\/clock_0
Path slack     : 242155p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4335
-------------------------------------   ---- 
End-of-path arrival time (ps)           4335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_2\/clock_0                                macrocell115        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_2\/q       macrocell115   1250   1250  228755  RISE       1
\A_Sharp_6:count_4\/main_9  macrocell113   3085   4335  242155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_4\/clock_0                                macrocell113        0      0  RISE       1



++++ Path 483 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_2\/q
Path End       : \A_Sharp_6:count_0\/main_9
Capture Clock  : \A_Sharp_6:count_0\/clock_0
Path slack     : 242155p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4335
-------------------------------------   ---- 
End-of-path arrival time (ps)           4335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_2\/clock_0                                macrocell115        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_2\/q       macrocell115   1250   1250  228755  RISE       1
\A_Sharp_6:count_0\/main_9  macrocell117   3085   4335  242155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_0\/clock_0                                macrocell117        0      0  RISE       1



++++ Path 484 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_10\/q
Path End       : \F_6:count_7\/main_1
Capture Clock  : \F_6:count_7\/clock_0
Path slack     : 242167p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4323
-------------------------------------   ---- 
End-of-path arrival time (ps)           4323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_10\/clock_0                                     macrocell62         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_10\/q      macrocell62   1250   1250  229157  RISE       1
\F_6:count_7\/main_1  macrocell65   3073   4323  242167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_7\/clock_0                                      macrocell65         0      0  RISE       1



++++ Path 485 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_5\/q
Path End       : \A_Sharp_6:count_5\/main_6
Capture Clock  : \A_Sharp_6:count_5\/clock_0
Path slack     : 242289p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4201
-------------------------------------   ---- 
End-of-path arrival time (ps)           4201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_5\/clock_0                                macrocell112        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_5\/q       macrocell112   1250   1250  228894  RISE       1
\A_Sharp_6:count_5\/main_6  macrocell112   2951   4201  242289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_5\/clock_0                                macrocell112        0      0  RISE       1



++++ Path 486 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_5\/q
Path End       : \A_Sharp_6:count_4\/main_6
Capture Clock  : \A_Sharp_6:count_4\/clock_0
Path slack     : 242289p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4201
-------------------------------------   ---- 
End-of-path arrival time (ps)           4201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_5\/clock_0                                macrocell112        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_5\/q       macrocell112   1250   1250  228894  RISE       1
\A_Sharp_6:count_4\/main_6  macrocell113   2951   4201  242289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_4\/clock_0                                macrocell113        0      0  RISE       1



++++ Path 487 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_5\/q
Path End       : \A_Sharp_6:count_0\/main_6
Capture Clock  : \A_Sharp_6:count_0\/clock_0
Path slack     : 242289p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4201
-------------------------------------   ---- 
End-of-path arrival time (ps)           4201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_5\/clock_0                                macrocell112        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_5\/q       macrocell112   1250   1250  228894  RISE       1
\A_Sharp_6:count_0\/main_6  macrocell117   2951   4201  242289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_0\/clock_0                                macrocell117        0      0  RISE       1



++++ Path 488 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_5\/q
Path End       : \F_6:count_6\/main_1
Capture Clock  : \F_6:count_6\/clock_0
Path slack     : 242297p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4193
-------------------------------------   ---- 
End-of-path arrival time (ps)           4193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_5\/clock_0                                      macrocell67         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_5\/q       macrocell67   1250   1250  228361  RISE       1
\F_6:count_6\/main_1  macrocell66   2943   4193  242297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_6\/clock_0                                      macrocell66         0      0  RISE       1



++++ Path 489 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_0\/q
Path End       : \F_6:count_1\/main_1
Capture Clock  : \F_6:count_1\/clock_0
Path slack     : 242306p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4184
-------------------------------------   ---- 
End-of-path arrival time (ps)           4184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_0\/clock_0                                      macrocell72         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_0\/q       macrocell72   1250   1250  220683  RISE       1
\F_6:count_1\/main_1  macrocell71   2934   4184  242306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_1\/clock_0                                      macrocell71         0      0  RISE       1



++++ Path 490 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_0\/q
Path End       : \B_6:count_9\/main_2
Capture Clock  : \B_6:count_9\/clock_0
Path slack     : 242306p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4184
-------------------------------------   ---- 
End-of-path arrival time (ps)           4184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_0\/clock_0                                      macrocell72         0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\F_6:count_0\/q       macrocell72    1250   1250  220683  RISE       1
\B_6:count_9\/main_2  macrocell119   2934   4184  242306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_9\/clock_0                                      macrocell119        0      0  RISE       1



++++ Path 491 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_0\/q
Path End       : \B_6:count_8\/main_2
Capture Clock  : \B_6:count_8\/clock_0
Path slack     : 242306p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4184
-------------------------------------   ---- 
End-of-path arrival time (ps)           4184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_0\/clock_0                                      macrocell72         0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\F_6:count_0\/q       macrocell72    1250   1250  220683  RISE       1
\B_6:count_8\/main_2  macrocell120   2934   4184  242306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_8\/clock_0                                      macrocell120        0      0  RISE       1



++++ Path 492 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_6:count_9\/q
Path End       : \A_6:count_10\/main_1
Capture Clock  : \A_6:count_10\/clock_0
Path slack     : 242334p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4156
-------------------------------------   ---- 
End-of-path arrival time (ps)           4156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_9\/clock_0                                      macrocell98         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\A_6:count_9\/q        macrocell98   1250   1250  230359  RISE       1
\A_6:count_10\/main_1  macrocell97   2906   4156  242334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_6:count_10\/clock_0                                     macrocell97         0      0  RISE       1



++++ Path 493 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_9\/q
Path End       : \F_Sharp_6:count_6\/main_2
Capture Clock  : \F_Sharp_6:count_6\/clock_0
Path slack     : 242438p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4052
-------------------------------------   ---- 
End-of-path arrival time (ps)           4052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_9\/clock_0                                macrocell50         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_9\/q       macrocell50   1250   1250  230526  RISE       1
\F_Sharp_6:count_6\/main_2  macrocell53   2802   4052  242438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_6\/clock_0                                macrocell53         0      0  RISE       1



++++ Path 494 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_9\/q
Path End       : \F_Sharp_6:count_1\/main_2
Capture Clock  : \F_Sharp_6:count_1\/clock_0
Path slack     : 242438p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4052
-------------------------------------   ---- 
End-of-path arrival time (ps)           4052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_9\/clock_0                                macrocell50         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_9\/q       macrocell50   1250   1250  230526  RISE       1
\F_Sharp_6:count_1\/main_2  macrocell58   2802   4052  242438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_1\/clock_0                                macrocell58         0      0  RISE       1



++++ Path 495 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_9\/q
Path End       : \F_Sharp_6:count_0\/main_2
Capture Clock  : \F_Sharp_6:count_0\/clock_0
Path slack     : 242438p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4052
-------------------------------------   ---- 
End-of-path arrival time (ps)           4052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_9\/clock_0                                macrocell50         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_9\/q       macrocell50   1250   1250  230526  RISE       1
\F_Sharp_6:count_0\/main_2  macrocell59   2802   4052  242438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_0\/clock_0                                macrocell59         0      0  RISE       1



++++ Path 496 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_5\/q
Path End       : \B_6:count_5\/main_7
Capture Clock  : \B_6:count_5\/clock_0
Path slack     : 242449p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4041
-------------------------------------   ---- 
End-of-path arrival time (ps)           4041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_5\/clock_0                                      macrocell123        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_5\/q       macrocell123   1250   1250  235867  RISE       1
\B_6:count_5\/main_7  macrocell123   2791   4041  242449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_5\/clock_0                                      macrocell123        0      0  RISE       1



++++ Path 497 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_5\/q
Path End       : \B_6:count_4\/main_7
Capture Clock  : \B_6:count_4\/clock_0
Path slack     : 242449p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4041
-------------------------------------   ---- 
End-of-path arrival time (ps)           4041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_5\/clock_0                                      macrocell123        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_5\/q       macrocell123   1250   1250  235867  RISE       1
\B_6:count_4\/main_7  macrocell124   2791   4041  242449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_4\/clock_0                                      macrocell124        0      0  RISE       1



++++ Path 498 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_5\/q
Path End       : \B_6:count_2\/main_7
Capture Clock  : \B_6:count_2\/clock_0
Path slack     : 242449p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4041
-------------------------------------   ---- 
End-of-path arrival time (ps)           4041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_5\/clock_0                                      macrocell123        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_5\/q       macrocell123   1250   1250  235867  RISE       1
\B_6:count_2\/main_7  macrocell126   2791   4041  242449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_2\/clock_0                                      macrocell126        0      0  RISE       1



++++ Path 499 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_4\/q
Path End       : \B_6:count_5\/main_8
Capture Clock  : \B_6:count_5\/clock_0
Path slack     : 242450p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_4\/clock_0                                      macrocell124        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_4\/q       macrocell124   1250   1250  235869  RISE       1
\B_6:count_5\/main_8  macrocell123   2790   4040  242450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_5\/clock_0                                      macrocell123        0      0  RISE       1



++++ Path 500 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_4\/q
Path End       : \B_6:count_4\/main_8
Capture Clock  : \B_6:count_4\/clock_0
Path slack     : 242450p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_4\/clock_0                                      macrocell124        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_4\/q       macrocell124   1250   1250  235869  RISE       1
\B_6:count_4\/main_8  macrocell124   2790   4040  242450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_4\/clock_0                                      macrocell124        0      0  RISE       1



++++ Path 501 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_4\/q
Path End       : \B_6:count_2\/main_8
Capture Clock  : \B_6:count_2\/clock_0
Path slack     : 242450p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_4\/clock_0                                      macrocell124        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_4\/q       macrocell124   1250   1250  235869  RISE       1
\B_6:count_2\/main_8  macrocell126   2790   4040  242450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_2\/clock_0                                      macrocell126        0      0  RISE       1



++++ Path 502 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_3\/q
Path End       : Net_100/main_10
Capture Clock  : Net_100/clock_0
Path slack     : 242464p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_3\/clock_0                                      macrocell125        0      0  RISE       1

Data path
pin name         model name    delay     AT   slack  edge  Fanout
---------------  ------------  -----  -----  ------  ----  ------
\B_6:count_3\/q  macrocell125   1250   1250  235896  RISE       1
Net_100/main_10  macrocell118   2776   4026  242464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_100/clock_0                                            macrocell118        0      0  RISE       1



++++ Path 503 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_3\/q
Path End       : \B_6:count_7\/main_9
Capture Clock  : \B_6:count_7\/clock_0
Path slack     : 242464p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_3\/clock_0                                      macrocell125        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_3\/q       macrocell125   1250   1250  235896  RISE       1
\B_6:count_7\/main_9  macrocell121   2776   4026  242464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_7\/clock_0                                      macrocell121        0      0  RISE       1



++++ Path 504 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_3\/q
Path End       : \B_6:count_6\/main_9
Capture Clock  : \B_6:count_6\/clock_0
Path slack     : 242464p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_3\/clock_0                                      macrocell125        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_3\/q       macrocell125   1250   1250  235896  RISE       1
\B_6:count_6\/main_9  macrocell122   2776   4026  242464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_6\/clock_0                                      macrocell122        0      0  RISE       1



++++ Path 505 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_4\/q
Path End       : Net_100/main_9
Capture Clock  : Net_100/clock_0
Path slack     : 242472p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4018
-------------------------------------   ---- 
End-of-path arrival time (ps)           4018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_4\/clock_0                                      macrocell124        0      0  RISE       1

Data path
pin name         model name    delay     AT   slack  edge  Fanout
---------------  ------------  -----  -----  ------  ----  ------
\B_6:count_4\/q  macrocell124   1250   1250  235869  RISE       1
Net_100/main_9   macrocell118   2768   4018  242472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_100/clock_0                                            macrocell118        0      0  RISE       1



++++ Path 506 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_4\/q
Path End       : \B_6:count_7\/main_8
Capture Clock  : \B_6:count_7\/clock_0
Path slack     : 242472p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4018
-------------------------------------   ---- 
End-of-path arrival time (ps)           4018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_4\/clock_0                                      macrocell124        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_4\/q       macrocell124   1250   1250  235869  RISE       1
\B_6:count_7\/main_8  macrocell121   2768   4018  242472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_7\/clock_0                                      macrocell121        0      0  RISE       1



++++ Path 507 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_4\/q
Path End       : \B_6:count_6\/main_8
Capture Clock  : \B_6:count_6\/clock_0
Path slack     : 242472p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4018
-------------------------------------   ---- 
End-of-path arrival time (ps)           4018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_4\/clock_0                                      macrocell124        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_4\/q       macrocell124   1250   1250  235869  RISE       1
\B_6:count_6\/main_8  macrocell122   2768   4018  242472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_6\/clock_0                                      macrocell122        0      0  RISE       1



++++ Path 508 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_5\/q
Path End       : Net_100/main_8
Capture Clock  : Net_100/clock_0
Path slack     : 242473p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4017
-------------------------------------   ---- 
End-of-path arrival time (ps)           4017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_5\/clock_0                                      macrocell123        0      0  RISE       1

Data path
pin name         model name    delay     AT   slack  edge  Fanout
---------------  ------------  -----  -----  ------  ----  ------
\B_6:count_5\/q  macrocell123   1250   1250  235867  RISE       1
Net_100/main_8   macrocell118   2767   4017  242473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_100/clock_0                                            macrocell118        0      0  RISE       1



++++ Path 509 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_5\/q
Path End       : \B_6:count_7\/main_7
Capture Clock  : \B_6:count_7\/clock_0
Path slack     : 242473p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4017
-------------------------------------   ---- 
End-of-path arrival time (ps)           4017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_5\/clock_0                                      macrocell123        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_5\/q       macrocell123   1250   1250  235867  RISE       1
\B_6:count_7\/main_7  macrocell121   2767   4017  242473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_7\/clock_0                                      macrocell121        0      0  RISE       1



++++ Path 510 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_5\/q
Path End       : \B_6:count_6\/main_7
Capture Clock  : \B_6:count_6\/clock_0
Path slack     : 242473p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4017
-------------------------------------   ---- 
End-of-path arrival time (ps)           4017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_5\/clock_0                                      macrocell123        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_5\/q       macrocell123   1250   1250  235867  RISE       1
\B_6:count_6\/main_7  macrocell122   2767   4017  242473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_6\/clock_0                                      macrocell122        0      0  RISE       1



++++ Path 511 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_3\/q
Path End       : \B_6:count_5\/main_9
Capture Clock  : \B_6:count_5\/clock_0
Path slack     : 242475p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4015
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_3\/clock_0                                      macrocell125        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_3\/q       macrocell125   1250   1250  235896  RISE       1
\B_6:count_5\/main_9  macrocell123   2765   4015  242475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_5\/clock_0                                      macrocell123        0      0  RISE       1



++++ Path 512 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_3\/q
Path End       : \B_6:count_4\/main_9
Capture Clock  : \B_6:count_4\/clock_0
Path slack     : 242475p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4015
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_3\/clock_0                                      macrocell125        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_3\/q       macrocell125   1250   1250  235896  RISE       1
\B_6:count_4\/main_9  macrocell124   2765   4015  242475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_4\/clock_0                                      macrocell124        0      0  RISE       1



++++ Path 513 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_3\/q
Path End       : \B_6:count_2\/main_9
Capture Clock  : \B_6:count_2\/clock_0
Path slack     : 242475p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4015
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_3\/clock_0                                      macrocell125        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_3\/q       macrocell125   1250   1250  235896  RISE       1
\B_6:count_2\/main_9  macrocell126   2765   4015  242475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_2\/clock_0                                      macrocell126        0      0  RISE       1



++++ Path 514 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_Sharp_6:count_8\/q
Path End       : \F_Sharp_6:count_10\/main_2
Capture Clock  : \F_Sharp_6:count_10\/clock_0
Path slack     : 242612p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3878
-------------------------------------   ---- 
End-of-path arrival time (ps)           3878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_8\/clock_0                                macrocell51         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\F_Sharp_6:count_8\/q        macrocell51   1250   1250  234004  RISE       1
\F_Sharp_6:count_10\/main_2  macrocell49   2628   3878  242612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_Sharp_6:count_10\/clock_0                               macrocell49         0      0  RISE       1



++++ Path 515 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_4\/q
Path End       : \F_6:count_7\/main_7
Capture Clock  : \F_6:count_7\/clock_0
Path slack     : 242620p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3870
-------------------------------------   ---- 
End-of-path arrival time (ps)           3870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_4\/clock_0                                      macrocell68         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_4\/q       macrocell68   1250   1250  230687  RISE       1
\F_6:count_7\/main_7  macrocell65   2620   3870  242620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_7\/clock_0                                      macrocell65         0      0  RISE       1



++++ Path 516 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_4\/q
Path End       : \F_6:count_4\/main_7
Capture Clock  : \F_6:count_4\/clock_0
Path slack     : 242621p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_4\/clock_0                                      macrocell68         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_4\/q       macrocell68   1250   1250  230687  RISE       1
\F_6:count_4\/main_7  macrocell68   2619   3869  242621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_4\/clock_0                                      macrocell68         0      0  RISE       1



++++ Path 517 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_4\/q
Path End       : \F_6:count_3\/main_7
Capture Clock  : \F_6:count_3\/clock_0
Path slack     : 242621p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_4\/clock_0                                      macrocell68         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_4\/q       macrocell68   1250   1250  230687  RISE       1
\F_6:count_3\/main_7  macrocell69   2619   3869  242621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_3\/clock_0                                      macrocell69         0      0  RISE       1



++++ Path 518 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_9\/q
Path End       : \B_6:count_9\/main_3
Capture Clock  : \B_6:count_9\/clock_0
Path slack     : 242631p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_9\/clock_0                                      macrocell119        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_9\/q       macrocell119   1250   1250  240296  RISE       1
\B_6:count_9\/main_3  macrocell119   2609   3859  242631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_9\/clock_0                                      macrocell119        0      0  RISE       1



++++ Path 519 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_9\/q
Path End       : \B_6:count_8\/main_3
Capture Clock  : \B_6:count_8\/clock_0
Path slack     : 242631p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_9\/clock_0                                      macrocell119        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_9\/q       macrocell119   1250   1250  240296  RISE       1
\B_6:count_8\/main_3  macrocell120   2609   3859  242631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_8\/clock_0                                      macrocell120        0      0  RISE       1



++++ Path 520 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_3\/q
Path End       : \A_Sharp_6:count_7\/main_4
Capture Clock  : \A_Sharp_6:count_7\/clock_0
Path slack     : 242633p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_3\/clock_0                                macrocell114        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_3\/q       macrocell114   1250   1250  228308  RISE       1
\A_Sharp_6:count_7\/main_4  macrocell110   2607   3857  242633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_7\/clock_0                                macrocell110        0      0  RISE       1



++++ Path 521 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_3\/q
Path End       : \A_Sharp_6:count_6\/main_3
Capture Clock  : \A_Sharp_6:count_6\/clock_0
Path slack     : 242633p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_3\/clock_0                                macrocell114        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_3\/q       macrocell114   1250   1250  228308  RISE       1
\A_Sharp_6:count_6\/main_3  macrocell111   2607   3857  242633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_6\/clock_0                                macrocell111        0      0  RISE       1



++++ Path 522 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_6\/q
Path End       : \B_6:count_5\/main_6
Capture Clock  : \B_6:count_5\/clock_0
Path slack     : 242640p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3850
-------------------------------------   ---- 
End-of-path arrival time (ps)           3850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_6\/clock_0                                      macrocell122        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_6\/q       macrocell122   1250   1250  236060  RISE       1
\B_6:count_5\/main_6  macrocell123   2600   3850  242640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_5\/clock_0                                      macrocell123        0      0  RISE       1



++++ Path 523 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_6\/q
Path End       : \B_6:count_4\/main_6
Capture Clock  : \B_6:count_4\/clock_0
Path slack     : 242640p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3850
-------------------------------------   ---- 
End-of-path arrival time (ps)           3850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_6\/clock_0                                      macrocell122        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_6\/q       macrocell122   1250   1250  236060  RISE       1
\B_6:count_4\/main_6  macrocell124   2600   3850  242640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_4\/clock_0                                      macrocell124        0      0  RISE       1



++++ Path 524 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_6\/q
Path End       : \B_6:count_2\/main_6
Capture Clock  : \B_6:count_2\/clock_0
Path slack     : 242640p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3850
-------------------------------------   ---- 
End-of-path arrival time (ps)           3850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_6\/clock_0                                      macrocell122        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_6\/q       macrocell122   1250   1250  236060  RISE       1
\B_6:count_2\/main_6  macrocell126   2600   3850  242640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_2\/clock_0                                      macrocell126        0      0  RISE       1



++++ Path 525 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_6\/q
Path End       : Net_100/main_7
Capture Clock  : Net_100/clock_0
Path slack     : 242649p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_6\/clock_0                                      macrocell122        0      0  RISE       1

Data path
pin name         model name    delay     AT   slack  edge  Fanout
---------------  ------------  -----  -----  ------  ----  ------
\B_6:count_6\/q  macrocell122   1250   1250  236060  RISE       1
Net_100/main_7   macrocell118   2591   3841  242649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_100/clock_0                                            macrocell118        0      0  RISE       1



++++ Path 526 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_6\/q
Path End       : \B_6:count_7\/main_6
Capture Clock  : \B_6:count_7\/clock_0
Path slack     : 242649p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_6\/clock_0                                      macrocell122        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_6\/q       macrocell122   1250   1250  236060  RISE       1
\B_6:count_7\/main_6  macrocell121   2591   3841  242649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_7\/clock_0                                      macrocell121        0      0  RISE       1



++++ Path 527 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_6\/q
Path End       : \B_6:count_6\/main_6
Capture Clock  : \B_6:count_6\/clock_0
Path slack     : 242649p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_6\/clock_0                                      macrocell122        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_6\/q       macrocell122   1250   1250  236060  RISE       1
\B_6:count_6\/main_6  macrocell122   2591   3841  242649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_6\/clock_0                                      macrocell122        0      0  RISE       1



++++ Path 528 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \F_6:count_8\/q
Path End       : \F_6:count_10\/main_2
Capture Clock  : \F_6:count_10\/clock_0
Path slack     : 242923p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3567
-------------------------------------   ---- 
End-of-path arrival time (ps)           3567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_8\/clock_0                                      macrocell64         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\F_6:count_8\/q        macrocell64   1250   1250  234011  RISE       1
\F_6:count_10\/main_2  macrocell62   2317   3567  242923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\F_6:count_10\/clock_0                                     macrocell62         0      0  RISE       1



++++ Path 529 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_100/q
Path End       : Net_100/main_3
Capture Clock  : Net_100/clock_0
Path slack     : 242941p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_100/clock_0                                            macrocell118        0      0  RISE       1

Data path
pin name        model name    delay     AT   slack  edge  Fanout
--------------  ------------  -----  -----  ------  ----  ------
Net_100/q       macrocell118   1250   1250  242941  RISE       1
Net_100/main_3  macrocell118   2299   3549  242941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_100/clock_0                                            macrocell118        0      0  RISE       1



++++ Path 530 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \A_Sharp_6:count_6\/q
Path End       : \A_Sharp_6:count_7\/main_1
Capture Clock  : \A_Sharp_6:count_7\/clock_0
Path slack     : 242947p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_6\/clock_0                                macrocell111        0      0  RISE       1

Data path
pin name                    model name    delay     AT   slack  edge  Fanout
--------------------------  ------------  -----  -----  ------  ----  ------
\A_Sharp_6:count_6\/q       macrocell111   1250   1250  228450  RISE       1
\A_Sharp_6:count_7\/main_1  macrocell110   2293   3543  242947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\A_Sharp_6:count_7\/clock_0                                macrocell110        0      0  RISE       1



++++ Path 531 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_8\/q
Path End       : \B_6:count_9\/main_4
Capture Clock  : \B_6:count_9\/clock_0
Path slack     : 242949p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_8\/clock_0                                      macrocell120        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_8\/q       macrocell120   1250   1250  241856  RISE       1
\B_6:count_9\/main_4  macrocell119   2291   3541  242949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_9\/clock_0                                      macrocell119        0      0  RISE       1



++++ Path 532 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \B_6:count_8\/q
Path End       : \B_6:count_8\/main_4
Capture Clock  : \B_6:count_8\/clock_0
Path slack     : 242949p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   250000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_8\/clock_0                                      macrocell120        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\B_6:count_8\/q       macrocell120   1250   1250  241856  RISE       1
\B_6:count_8\/main_4  macrocell120   2291   3541  242949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\B_6:count_8\/clock_0                                      macrocell120        0      0  RISE       1



++++ Path 533 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_1\/q
Path End       : \E_6:count_9\/main_1
Capture Clock  : \E_6:count_9\/clock_0
Path slack     : 477687p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18803
-------------------------------------   ----- 
End-of-path arrival time (ps)           18803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_1\/clock_0                                      macrocell138        0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_1\/q                                 macrocell138   1250   1250  477687  RISE       1
\E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\/main_6  macrocell32    5672   6922  477687  RISE       1
\E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell32    3350  10272  477687  RISE       1
\E_6:count_9_split\/main_11                     macrocell9     2287  12559  477687  RISE       1
\E_6:count_9_split\/q                           macrocell9     3350  15909  477687  RISE       1
\E_6:count_9\/main_1                            macrocell130   2893  18803  477687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_9\/clock_0                                      macrocell130        0      0  RISE       1



++++ Path 534 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_9\/q
Path End       : Net_103/main_1
Capture Clock  : Net_103/clock_0
Path slack     : 481007p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15483
-------------------------------------   ----- 
End-of-path arrival time (ps)           15483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_9\/clock_0                                      macrocell130        0      0  RISE       1

Data path
pin name                 model name    delay     AT   slack  edge  Fanout
-----------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_9\/q          macrocell130   1250   1250  481007  RISE       1
Net_103_split/main_1     macrocell12    2928   4178  481007  RISE       1
Net_103_split/q          macrocell12    3350   7528  481007  RISE       1
Net_103_split_2/main_11  macrocell10    2298   9826  481007  RISE       1
Net_103_split_2/q        macrocell10    3350  13176  481007  RISE       1
Net_103/main_1           macrocell128   2306  15483  481007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_103/clock_0                                            macrocell128        0      0  RISE       1



++++ Path 535 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_7\/q
Path End       : Net_103/main_0
Capture Clock  : Net_103/clock_0
Path slack     : 482440p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14050
-------------------------------------   ----- 
End-of-path arrival time (ps)           14050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_7\/clock_0                                      macrocell132        0      0  RISE       1

Data path
pin name                model name    delay     AT   slack  edge  Fanout
----------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_7\/q         macrocell132   1250   1250  478441  RISE       1
Net_103_split_1/main_4  macrocell11    7135   8385  482440  RISE       1
Net_103_split_1/q       macrocell11    3350  11735  482440  RISE       1
Net_103/main_0          macrocell128   2314  14050  482440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_103/clock_0                                            macrocell128        0      0  RISE       1



++++ Path 536 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_1\/q
Path End       : \E_6:count_10\/main_3
Capture Clock  : \E_6:count_10\/clock_0
Path slack     : 483026p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13464
-------------------------------------   ----- 
End-of-path arrival time (ps)           13464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_1\/clock_0                                      macrocell138        0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_1\/q                                 macrocell138   1250   1250  477687  RISE       1
\E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\/main_6  macrocell32    5672   6922  477687  RISE       1
\E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell32    3350  10272  477687  RISE       1
\E_6:count_10\/main_3                           macrocell129   3192  13464  483026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_10\/clock_0                                     macrocell129        0      0  RISE       1



++++ Path 537 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_1\/q
Path End       : \E_6:count_8\/main_1
Capture Clock  : \E_6:count_8\/clock_0
Path slack     : 483026p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13464
-------------------------------------   ----- 
End-of-path arrival time (ps)           13464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_1\/clock_0                                      macrocell138        0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_1\/q                                 macrocell138   1250   1250  477687  RISE       1
\E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\/main_6  macrocell32    5672   6922  477687  RISE       1
\E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell32    3350  10272  477687  RISE       1
\E_6:count_8\/main_1                            macrocell131   3192  13464  483026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_8\/clock_0                                      macrocell131        0      0  RISE       1



++++ Path 538 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_1\/q
Path End       : \E_6:count_10\/main_4
Capture Clock  : \E_6:count_10\/clock_0
Path slack     : 483315p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13175
-------------------------------------   ----- 
End-of-path arrival time (ps)           13175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_1\/clock_0                                      macrocell138        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_1\/q              macrocell138   1250   1250  477687  RISE       1
\E_6:count_8_split\/main_10  macrocell7     5672   6922  483315  RISE       1
\E_6:count_8_split\/q        macrocell7     3350  10272  483315  RISE       1
\E_6:count_10\/main_4        macrocell129   2903  13175  483315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_10\/clock_0                                     macrocell129        0      0  RISE       1



++++ Path 539 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_1\/q
Path End       : \E_6:count_8\/main_2
Capture Clock  : \E_6:count_8\/clock_0
Path slack     : 483315p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13175
-------------------------------------   ----- 
End-of-path arrival time (ps)           13175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_1\/clock_0                                      macrocell138        0      0  RISE       1

Data path
pin name                     model name    delay     AT   slack  edge  Fanout
---------------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_1\/q              macrocell138   1250   1250  477687  RISE       1
\E_6:count_8_split\/main_10  macrocell7     5672   6922  483315  RISE       1
\E_6:count_8_split\/q        macrocell7     3350  10272  483315  RISE       1
\E_6:count_8\/main_2         macrocell131   2903  13175  483315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_8\/clock_0                                      macrocell131        0      0  RISE       1



++++ Path 540 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_1\/q
Path End       : \E_6:count_7\/main_10
Capture Clock  : \E_6:count_7\/clock_0
Path slack     : 488226p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8264
-------------------------------------   ---- 
End-of-path arrival time (ps)           8264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_1\/clock_0                                      macrocell138        0      0  RISE       1

Data path
pin name               model name    delay     AT   slack  edge  Fanout
---------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_1\/q        macrocell138   1250   1250  477687  RISE       1
\E_6:count_7\/main_10  macrocell132   7014   8264  488226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_7\/clock_0                                      macrocell132        0      0  RISE       1



++++ Path 541 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_1\/q
Path End       : \E_6:count_6\/main_10
Capture Clock  : \E_6:count_6\/clock_0
Path slack     : 488226p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8264
-------------------------------------   ---- 
End-of-path arrival time (ps)           8264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_1\/clock_0                                      macrocell138        0      0  RISE       1

Data path
pin name               model name    delay     AT   slack  edge  Fanout
---------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_1\/q        macrocell138   1250   1250  477687  RISE       1
\E_6:count_6\/main_10  macrocell133   7014   8264  488226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_6\/clock_0                                      macrocell133        0      0  RISE       1



++++ Path 542 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_1\/q
Path End       : \E_6:count_5\/main_10
Capture Clock  : \E_6:count_5\/clock_0
Path slack     : 488226p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8264
-------------------------------------   ---- 
End-of-path arrival time (ps)           8264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_1\/clock_0                                      macrocell138        0      0  RISE       1

Data path
pin name               model name    delay     AT   slack  edge  Fanout
---------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_1\/q        macrocell138   1250   1250  477687  RISE       1
\E_6:count_5\/main_10  macrocell134   7014   8264  488226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_5\/clock_0                                      macrocell134        0      0  RISE       1



++++ Path 543 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_1\/q
Path End       : \E_6:count_2\/main_10
Capture Clock  : \E_6:count_2\/clock_0
Path slack     : 488226p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8264
-------------------------------------   ---- 
End-of-path arrival time (ps)           8264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_1\/clock_0                                      macrocell138        0      0  RISE       1

Data path
pin name               model name    delay     AT   slack  edge  Fanout
---------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_1\/q        macrocell138   1250   1250  477687  RISE       1
\E_6:count_2\/main_10  macrocell137   7014   8264  488226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_2\/clock_0                                      macrocell137        0      0  RISE       1



++++ Path 544 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_2\/q
Path End       : \E_6:count_4\/main_2
Capture Clock  : \E_6:count_4\/clock_0
Path slack     : 488747p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7743
-------------------------------------   ---- 
End-of-path arrival time (ps)           7743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_2\/clock_0                                      macrocell137        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_2\/q       macrocell137   1250   1250  478966  RISE       1
\E_6:count_4\/main_2  macrocell135   6493   7743  488747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_4\/clock_0                                      macrocell135        0      0  RISE       1



++++ Path 545 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_8\/q
Path End       : \E_6:count_7\/main_3
Capture Clock  : \E_6:count_7\/clock_0
Path slack     : 488927p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7563
-------------------------------------   ---- 
End-of-path arrival time (ps)           7563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_8\/clock_0                                      macrocell131        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_8\/q       macrocell131   1250   1250  484011  RISE       1
\E_6:count_7\/main_3  macrocell132   6313   7563  488927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_7\/clock_0                                      macrocell132        0      0  RISE       1



++++ Path 546 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_8\/q
Path End       : \E_6:count_6\/main_3
Capture Clock  : \E_6:count_6\/clock_0
Path slack     : 488927p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7563
-------------------------------------   ---- 
End-of-path arrival time (ps)           7563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_8\/clock_0                                      macrocell131        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_8\/q       macrocell131   1250   1250  484011  RISE       1
\E_6:count_6\/main_3  macrocell133   6313   7563  488927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_6\/clock_0                                      macrocell133        0      0  RISE       1



++++ Path 547 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_8\/q
Path End       : \E_6:count_5\/main_3
Capture Clock  : \E_6:count_5\/clock_0
Path slack     : 488927p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7563
-------------------------------------   ---- 
End-of-path arrival time (ps)           7563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_8\/clock_0                                      macrocell131        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_8\/q       macrocell131   1250   1250  484011  RISE       1
\E_6:count_5\/main_3  macrocell134   6313   7563  488927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_5\/clock_0                                      macrocell134        0      0  RISE       1



++++ Path 548 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_8\/q
Path End       : \E_6:count_2\/main_3
Capture Clock  : \E_6:count_2\/clock_0
Path slack     : 488927p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7563
-------------------------------------   ---- 
End-of-path arrival time (ps)           7563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_8\/clock_0                                      macrocell131        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_8\/q       macrocell131   1250   1250  484011  RISE       1
\E_6:count_2\/main_3  macrocell137   6313   7563  488927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_2\/clock_0                                      macrocell137        0      0  RISE       1



++++ Path 549 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_1\/q
Path End       : \E_6:count_3\/main_10
Capture Clock  : \E_6:count_3\/clock_0
Path slack     : 489568p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6922
-------------------------------------   ---- 
End-of-path arrival time (ps)           6922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_1\/clock_0                                      macrocell138        0      0  RISE       1

Data path
pin name               model name    delay     AT   slack  edge  Fanout
---------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_1\/q        macrocell138   1250   1250  477687  RISE       1
\E_6:count_3\/main_10  macrocell136   5672   6922  489568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_3\/clock_0                                      macrocell136        0      0  RISE       1



++++ Path 550 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_1\/q
Path End       : \E_6:count_0\/main_10
Capture Clock  : \E_6:count_0\/clock_0
Path slack     : 489568p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6922
-------------------------------------   ---- 
End-of-path arrival time (ps)           6922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_1\/clock_0                                      macrocell138        0      0  RISE       1

Data path
pin name               model name    delay     AT   slack  edge  Fanout
---------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_1\/q        macrocell138   1250   1250  477687  RISE       1
\E_6:count_0\/main_10  macrocell139   5672   6922  489568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_0\/clock_0                                      macrocell139        0      0  RISE       1



++++ Path 551 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:not_last_reset\/q
Path End       : \E_6:count_4\/main_0
Capture Clock  : \E_6:count_4\/clock_0
Path slack     : 489577p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6913
-------------------------------------   ---- 
End-of-path arrival time (ps)           6913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:not_last_reset\/clock_0                               macrocell127        0      0  RISE       1

Data path
pin name                model name    delay     AT   slack  edge  Fanout
----------------------  ------------  -----  -----  ------  ----  ------
\E_6:not_last_reset\/q  macrocell127   1250   1250  483920  RISE       1
\E_6:count_4\/main_0    macrocell135   5663   6913  489577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_4\/clock_0                                      macrocell135        0      0  RISE       1



++++ Path 552 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:not_last_reset\/q
Path End       : \E_6:count_1\/main_0
Capture Clock  : \E_6:count_1\/clock_0
Path slack     : 489577p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6913
-------------------------------------   ---- 
End-of-path arrival time (ps)           6913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:not_last_reset\/clock_0                               macrocell127        0      0  RISE       1

Data path
pin name                model name    delay     AT   slack  edge  Fanout
----------------------  ------------  -----  -----  ------  ----  ------
\E_6:not_last_reset\/q  macrocell127   1250   1250  483920  RISE       1
\E_6:count_1\/main_0    macrocell138   5663   6913  489577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_1\/clock_0                                      macrocell138        0      0  RISE       1



++++ Path 553 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_4\/q
Path End       : \E_6:count_7\/main_7
Capture Clock  : \E_6:count_7\/clock_0
Path slack     : 489581p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6909
-------------------------------------   ---- 
End-of-path arrival time (ps)           6909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_4\/clock_0                                      macrocell135        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_4\/q       macrocell135   1250   1250  479051  RISE       1
\E_6:count_7\/main_7  macrocell132   5659   6909  489581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_7\/clock_0                                      macrocell132        0      0  RISE       1



++++ Path 554 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_4\/q
Path End       : \E_6:count_6\/main_7
Capture Clock  : \E_6:count_6\/clock_0
Path slack     : 489581p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6909
-------------------------------------   ---- 
End-of-path arrival time (ps)           6909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_4\/clock_0                                      macrocell135        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_4\/q       macrocell135   1250   1250  479051  RISE       1
\E_6:count_6\/main_7  macrocell133   5659   6909  489581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_6\/clock_0                                      macrocell133        0      0  RISE       1



++++ Path 555 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_4\/q
Path End       : \E_6:count_5\/main_7
Capture Clock  : \E_6:count_5\/clock_0
Path slack     : 489581p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6909
-------------------------------------   ---- 
End-of-path arrival time (ps)           6909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_4\/clock_0                                      macrocell135        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_4\/q       macrocell135   1250   1250  479051  RISE       1
\E_6:count_5\/main_7  macrocell134   5659   6909  489581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_5\/clock_0                                      macrocell134        0      0  RISE       1



++++ Path 556 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_4\/q
Path End       : \E_6:count_2\/main_7
Capture Clock  : \E_6:count_2\/clock_0
Path slack     : 489581p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6909
-------------------------------------   ---- 
End-of-path arrival time (ps)           6909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_4\/clock_0                                      macrocell135        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_4\/q       macrocell135   1250   1250  479051  RISE       1
\E_6:count_2\/main_7  macrocell137   5659   6909  489581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_2\/clock_0                                      macrocell137        0      0  RISE       1



++++ Path 557 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:not_last_reset\/q
Path End       : \E_6:count_10\/main_0
Capture Clock  : \E_6:count_10\/clock_0
Path slack     : 489593p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6897
-------------------------------------   ---- 
End-of-path arrival time (ps)           6897
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:not_last_reset\/clock_0                               macrocell127        0      0  RISE       1

Data path
pin name                model name    delay     AT   slack  edge  Fanout
----------------------  ------------  -----  -----  ------  ----  ------
\E_6:not_last_reset\/q  macrocell127   1250   1250  483920  RISE       1
\E_6:count_10\/main_0   macrocell129   5647   6897  489593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_10\/clock_0                                     macrocell129        0      0  RISE       1



++++ Path 558 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:not_last_reset\/q
Path End       : \E_6:count_9\/main_0
Capture Clock  : \E_6:count_9\/clock_0
Path slack     : 489593p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6897
-------------------------------------   ---- 
End-of-path arrival time (ps)           6897
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:not_last_reset\/clock_0                               macrocell127        0      0  RISE       1

Data path
pin name                model name    delay     AT   slack  edge  Fanout
----------------------  ------------  -----  -----  ------  ----  ------
\E_6:not_last_reset\/q  macrocell127   1250   1250  483920  RISE       1
\E_6:count_9\/main_0    macrocell130   5647   6897  489593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_9\/clock_0                                      macrocell130        0      0  RISE       1



++++ Path 559 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:not_last_reset\/q
Path End       : \E_6:count_8\/main_0
Capture Clock  : \E_6:count_8\/clock_0
Path slack     : 489593p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6897
-------------------------------------   ---- 
End-of-path arrival time (ps)           6897
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:not_last_reset\/clock_0                               macrocell127        0      0  RISE       1

Data path
pin name                model name    delay     AT   slack  edge  Fanout
----------------------  ------------  -----  -----  ------  ----  ------
\E_6:not_last_reset\/q  macrocell127   1250   1250  483920  RISE       1
\E_6:count_8\/main_0    macrocell131   5647   6897  489593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_8\/clock_0                                      macrocell131        0      0  RISE       1



++++ Path 560 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_8\/q
Path End       : \E_6:count_3\/main_3
Capture Clock  : \E_6:count_3\/clock_0
Path slack     : 490265p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6225
-------------------------------------   ---- 
End-of-path arrival time (ps)           6225
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_8\/clock_0                                      macrocell131        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_8\/q       macrocell131   1250   1250  484011  RISE       1
\E_6:count_3\/main_3  macrocell136   4975   6225  490265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_3\/clock_0                                      macrocell136        0      0  RISE       1



++++ Path 561 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_8\/q
Path End       : \E_6:count_0\/main_3
Capture Clock  : \E_6:count_0\/clock_0
Path slack     : 490265p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6225
-------------------------------------   ---- 
End-of-path arrival time (ps)           6225
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_8\/clock_0                                      macrocell131        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_8\/q       macrocell131   1250   1250  484011  RISE       1
\E_6:count_0\/main_3  macrocell139   4975   6225  490265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_0\/clock_0                                      macrocell139        0      0  RISE       1



++++ Path 562 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_0\/q
Path End       : \E_6:count_4\/main_4
Capture Clock  : \E_6:count_4\/clock_0
Path slack     : 490292p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6198
-------------------------------------   ---- 
End-of-path arrival time (ps)           6198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_0\/clock_0                                      macrocell139        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_0\/q       macrocell139   1250   1250  479332  RISE       1
\E_6:count_4\/main_4  macrocell135   4948   6198  490292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_4\/clock_0                                      macrocell135        0      0  RISE       1



++++ Path 563 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_0\/q
Path End       : \E_6:count_1\/main_1
Capture Clock  : \E_6:count_1\/clock_0
Path slack     : 490292p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6198
-------------------------------------   ---- 
End-of-path arrival time (ps)           6198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_0\/clock_0                                      macrocell139        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_0\/q       macrocell139   1250   1250  479332  RISE       1
\E_6:count_1\/main_1  macrocell138   4948   6198  490292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_1\/clock_0                                      macrocell138        0      0  RISE       1



++++ Path 564 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_7\/q
Path End       : \E_6:count_3\/main_4
Capture Clock  : \E_6:count_3\/clock_0
Path slack     : 490322p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6168
-------------------------------------   ---- 
End-of-path arrival time (ps)           6168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_7\/clock_0                                      macrocell132        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_7\/q       macrocell132   1250   1250  478441  RISE       1
\E_6:count_3\/main_4  macrocell136   4918   6168  490322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_3\/clock_0                                      macrocell136        0      0  RISE       1



++++ Path 565 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_7\/q
Path End       : \E_6:count_0\/main_4
Capture Clock  : \E_6:count_0\/clock_0
Path slack     : 490322p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6168
-------------------------------------   ---- 
End-of-path arrival time (ps)           6168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_7\/clock_0                                      macrocell132        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_7\/q       macrocell132   1250   1250  478441  RISE       1
\E_6:count_0\/main_4  macrocell139   4918   6168  490322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_0\/clock_0                                      macrocell139        0      0  RISE       1



++++ Path 566 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_8\/q
Path End       : \E_6:count_10\/main_2
Capture Clock  : \E_6:count_10\/clock_0
Path slack     : 490596p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5894
-------------------------------------   ---- 
End-of-path arrival time (ps)           5894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_8\/clock_0                                      macrocell131        0      0  RISE       1

Data path
pin name               model name    delay     AT   slack  edge  Fanout
---------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_8\/q        macrocell131   1250   1250  484011  RISE       1
\E_6:count_10\/main_2  macrocell129   4644   5894  490596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_10\/clock_0                                     macrocell129        0      0  RISE       1



++++ Path 567 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:not_last_reset\/q
Path End       : \E_6:count_3\/main_0
Capture Clock  : \E_6:count_3\/clock_0
Path slack     : 490657p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5833
-------------------------------------   ---- 
End-of-path arrival time (ps)           5833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:not_last_reset\/clock_0                               macrocell127        0      0  RISE       1

Data path
pin name                model name    delay     AT   slack  edge  Fanout
----------------------  ------------  -----  -----  ------  ----  ------
\E_6:not_last_reset\/q  macrocell127   1250   1250  483920  RISE       1
\E_6:count_3\/main_0    macrocell136   4583   5833  490657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_3\/clock_0                                      macrocell136        0      0  RISE       1



++++ Path 568 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:not_last_reset\/q
Path End       : \E_6:count_0\/main_0
Capture Clock  : \E_6:count_0\/clock_0
Path slack     : 490657p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5833
-------------------------------------   ---- 
End-of-path arrival time (ps)           5833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:not_last_reset\/clock_0                               macrocell127        0      0  RISE       1

Data path
pin name                model name    delay     AT   slack  edge  Fanout
----------------------  ------------  -----  -----  ------  ----  ------
\E_6:not_last_reset\/q  macrocell127   1250   1250  483920  RISE       1
\E_6:count_0\/main_0    macrocell139   4583   5833  490657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_0\/clock_0                                      macrocell139        0      0  RISE       1



++++ Path 569 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_6\/q
Path End       : \E_6:count_3\/main_5
Capture Clock  : \E_6:count_3\/clock_0
Path slack     : 490676p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5814
-------------------------------------   ---- 
End-of-path arrival time (ps)           5814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_6\/clock_0                                      macrocell133        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_6\/q       macrocell133   1250   1250  478795  RISE       1
\E_6:count_3\/main_5  macrocell136   4564   5814  490676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_3\/clock_0                                      macrocell136        0      0  RISE       1



++++ Path 570 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_6\/q
Path End       : \E_6:count_0\/main_5
Capture Clock  : \E_6:count_0\/clock_0
Path slack     : 490676p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5814
-------------------------------------   ---- 
End-of-path arrival time (ps)           5814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_6\/clock_0                                      macrocell133        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_6\/q       macrocell133   1250   1250  478795  RISE       1
\E_6:count_0\/main_5  macrocell139   4564   5814  490676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_0\/clock_0                                      macrocell139        0      0  RISE       1



++++ Path 571 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_10\/q
Path End       : \E_6:count_7\/main_1
Capture Clock  : \E_6:count_7\/clock_0
Path slack     : 490729p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5761
-------------------------------------   ---- 
End-of-path arrival time (ps)           5761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_10\/clock_0                                     macrocell129        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_10\/q      macrocell129   1250   1250  481307  RISE       1
\E_6:count_7\/main_1  macrocell132   4511   5761  490729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_7\/clock_0                                      macrocell132        0      0  RISE       1



++++ Path 572 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_10\/q
Path End       : \E_6:count_6\/main_1
Capture Clock  : \E_6:count_6\/clock_0
Path slack     : 490729p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5761
-------------------------------------   ---- 
End-of-path arrival time (ps)           5761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_10\/clock_0                                     macrocell129        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_10\/q      macrocell129   1250   1250  481307  RISE       1
\E_6:count_6\/main_1  macrocell133   4511   5761  490729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_6\/clock_0                                      macrocell133        0      0  RISE       1



++++ Path 573 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_10\/q
Path End       : \E_6:count_5\/main_1
Capture Clock  : \E_6:count_5\/clock_0
Path slack     : 490729p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5761
-------------------------------------   ---- 
End-of-path arrival time (ps)           5761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_10\/clock_0                                     macrocell129        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_10\/q      macrocell129   1250   1250  481307  RISE       1
\E_6:count_5\/main_1  macrocell134   4511   5761  490729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_5\/clock_0                                      macrocell134        0      0  RISE       1



++++ Path 574 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_10\/q
Path End       : \E_6:count_2\/main_1
Capture Clock  : \E_6:count_2\/clock_0
Path slack     : 490729p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5761
-------------------------------------   ---- 
End-of-path arrival time (ps)           5761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_10\/clock_0                                     macrocell129        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_10\/q      macrocell129   1250   1250  481307  RISE       1
\E_6:count_2\/main_1  macrocell137   4511   5761  490729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_2\/clock_0                                      macrocell137        0      0  RISE       1



++++ Path 575 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_9\/q
Path End       : \E_6:count_7\/main_2
Capture Clock  : \E_6:count_7\/clock_0
Path slack     : 490744p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5746
-------------------------------------   ---- 
End-of-path arrival time (ps)           5746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_9\/clock_0                                      macrocell130        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_9\/q       macrocell130   1250   1250  481007  RISE       1
\E_6:count_7\/main_2  macrocell132   4496   5746  490744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_7\/clock_0                                      macrocell132        0      0  RISE       1



++++ Path 576 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_9\/q
Path End       : \E_6:count_6\/main_2
Capture Clock  : \E_6:count_6\/clock_0
Path slack     : 490744p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5746
-------------------------------------   ---- 
End-of-path arrival time (ps)           5746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_9\/clock_0                                      macrocell130        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_9\/q       macrocell130   1250   1250  481007  RISE       1
\E_6:count_6\/main_2  macrocell133   4496   5746  490744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_6\/clock_0                                      macrocell133        0      0  RISE       1



++++ Path 577 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_9\/q
Path End       : \E_6:count_5\/main_2
Capture Clock  : \E_6:count_5\/clock_0
Path slack     : 490744p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5746
-------------------------------------   ---- 
End-of-path arrival time (ps)           5746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_9\/clock_0                                      macrocell130        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_9\/q       macrocell130   1250   1250  481007  RISE       1
\E_6:count_5\/main_2  macrocell134   4496   5746  490744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_5\/clock_0                                      macrocell134        0      0  RISE       1



++++ Path 578 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_9\/q
Path End       : \E_6:count_2\/main_2
Capture Clock  : \E_6:count_2\/clock_0
Path slack     : 490744p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5746
-------------------------------------   ---- 
End-of-path arrival time (ps)           5746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_9\/clock_0                                      macrocell130        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_9\/q       macrocell130   1250   1250  481007  RISE       1
\E_6:count_2\/main_2  macrocell137   4496   5746  490744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_2\/clock_0                                      macrocell137        0      0  RISE       1



++++ Path 579 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_2\/q
Path End       : \E_6:count_3\/main_9
Capture Clock  : \E_6:count_3\/clock_0
Path slack     : 490846p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5644
-------------------------------------   ---- 
End-of-path arrival time (ps)           5644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_2\/clock_0                                      macrocell137        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_2\/q       macrocell137   1250   1250  478966  RISE       1
\E_6:count_3\/main_9  macrocell136   4394   5644  490846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_3\/clock_0                                      macrocell136        0      0  RISE       1



++++ Path 580 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_2\/q
Path End       : \E_6:count_0\/main_9
Capture Clock  : \E_6:count_0\/clock_0
Path slack     : 490846p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5644
-------------------------------------   ---- 
End-of-path arrival time (ps)           5644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_2\/clock_0                                      macrocell137        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_2\/q       macrocell137   1250   1250  478966  RISE       1
\E_6:count_0\/main_9  macrocell139   4394   5644  490846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_0\/clock_0                                      macrocell139        0      0  RISE       1



++++ Path 581 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_0\/q
Path End       : \E_6:count_7\/main_11
Capture Clock  : \E_6:count_7\/clock_0
Path slack     : 490872p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5618
-------------------------------------   ---- 
End-of-path arrival time (ps)           5618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_0\/clock_0                                      macrocell139        0      0  RISE       1

Data path
pin name               model name    delay     AT   slack  edge  Fanout
---------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_0\/q        macrocell139   1250   1250  479332  RISE       1
\E_6:count_7\/main_11  macrocell132   4368   5618  490872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_7\/clock_0                                      macrocell132        0      0  RISE       1



++++ Path 582 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_0\/q
Path End       : \E_6:count_6\/main_11
Capture Clock  : \E_6:count_6\/clock_0
Path slack     : 490872p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5618
-------------------------------------   ---- 
End-of-path arrival time (ps)           5618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_0\/clock_0                                      macrocell139        0      0  RISE       1

Data path
pin name               model name    delay     AT   slack  edge  Fanout
---------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_0\/q        macrocell139   1250   1250  479332  RISE       1
\E_6:count_6\/main_11  macrocell133   4368   5618  490872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_6\/clock_0                                      macrocell133        0      0  RISE       1



++++ Path 583 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_0\/q
Path End       : \E_6:count_5\/main_11
Capture Clock  : \E_6:count_5\/clock_0
Path slack     : 490872p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5618
-------------------------------------   ---- 
End-of-path arrival time (ps)           5618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_0\/clock_0                                      macrocell139        0      0  RISE       1

Data path
pin name               model name    delay     AT   slack  edge  Fanout
---------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_0\/q        macrocell139   1250   1250  479332  RISE       1
\E_6:count_5\/main_11  macrocell134   4368   5618  490872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_5\/clock_0                                      macrocell134        0      0  RISE       1



++++ Path 584 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_0\/q
Path End       : \E_6:count_2\/main_11
Capture Clock  : \E_6:count_2\/clock_0
Path slack     : 490872p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5618
-------------------------------------   ---- 
End-of-path arrival time (ps)           5618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_0\/clock_0                                      macrocell139        0      0  RISE       1

Data path
pin name               model name    delay     AT   slack  edge  Fanout
---------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_0\/q        macrocell139   1250   1250  479332  RISE       1
\E_6:count_2\/main_11  macrocell137   4368   5618  490872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_2\/clock_0                                      macrocell137        0      0  RISE       1



++++ Path 585 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_4\/q
Path End       : \E_6:count_3\/main_7
Capture Clock  : \E_6:count_3\/clock_0
Path slack     : 490931p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5559
-------------------------------------   ---- 
End-of-path arrival time (ps)           5559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_4\/clock_0                                      macrocell135        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_4\/q       macrocell135   1250   1250  479051  RISE       1
\E_6:count_3\/main_7  macrocell136   4309   5559  490931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_3\/clock_0                                      macrocell136        0      0  RISE       1



++++ Path 586 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_4\/q
Path End       : \E_6:count_0\/main_7
Capture Clock  : \E_6:count_0\/clock_0
Path slack     : 490931p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5559
-------------------------------------   ---- 
End-of-path arrival time (ps)           5559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_4\/clock_0                                      macrocell135        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_4\/q       macrocell135   1250   1250  479051  RISE       1
\E_6:count_0\/main_7  macrocell139   4309   5559  490931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_0\/clock_0                                      macrocell139        0      0  RISE       1



++++ Path 587 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_5\/q
Path End       : \E_6:count_3\/main_6
Capture Clock  : \E_6:count_3\/clock_0
Path slack     : 490936p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5554
-------------------------------------   ---- 
End-of-path arrival time (ps)           5554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_5\/clock_0                                      macrocell134        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_5\/q       macrocell134   1250   1250  479056  RISE       1
\E_6:count_3\/main_6  macrocell136   4304   5554  490936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_3\/clock_0                                      macrocell136        0      0  RISE       1



++++ Path 588 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_5\/q
Path End       : \E_6:count_0\/main_6
Capture Clock  : \E_6:count_0\/clock_0
Path slack     : 490936p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5554
-------------------------------------   ---- 
End-of-path arrival time (ps)           5554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_5\/clock_0                                      macrocell134        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_5\/q       macrocell134   1250   1250  479056  RISE       1
\E_6:count_0\/main_6  macrocell139   4304   5554  490936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_0\/clock_0                                      macrocell139        0      0  RISE       1



++++ Path 589 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_3\/q
Path End       : \E_6:count_4\/main_1
Capture Clock  : \E_6:count_4\/clock_0
Path slack     : 491196p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5294
-------------------------------------   ---- 
End-of-path arrival time (ps)           5294
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_3\/clock_0                                      macrocell136        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_3\/q       macrocell136   1250   1250  480232  RISE       1
\E_6:count_4\/main_1  macrocell135   4044   5294  491196  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_4\/clock_0                                      macrocell135        0      0  RISE       1



++++ Path 590 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_0\/q
Path End       : \E_6:count_3\/main_11
Capture Clock  : \E_6:count_3\/clock_0
Path slack     : 491213p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5277
-------------------------------------   ---- 
End-of-path arrival time (ps)           5277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_0\/clock_0                                      macrocell139        0      0  RISE       1

Data path
pin name               model name    delay     AT   slack  edge  Fanout
---------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_0\/q        macrocell139   1250   1250  479332  RISE       1
\E_6:count_3\/main_11  macrocell136   4027   5277  491213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_3\/clock_0                                      macrocell136        0      0  RISE       1



++++ Path 591 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_0\/q
Path End       : \E_6:count_0\/main_11
Capture Clock  : \E_6:count_0\/clock_0
Path slack     : 491213p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5277
-------------------------------------   ---- 
End-of-path arrival time (ps)           5277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_0\/clock_0                                      macrocell139        0      0  RISE       1

Data path
pin name               model name    delay     AT   slack  edge  Fanout
---------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_0\/q        macrocell139   1250   1250  479332  RISE       1
\E_6:count_0\/main_11  macrocell139   4027   5277  491213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_0\/clock_0                                      macrocell139        0      0  RISE       1



++++ Path 592 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_3\/q
Path End       : \E_6:count_7\/main_8
Capture Clock  : \E_6:count_7\/clock_0
Path slack     : 491366p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5124
-------------------------------------   ---- 
End-of-path arrival time (ps)           5124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_3\/clock_0                                      macrocell136        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_3\/q       macrocell136   1250   1250  480232  RISE       1
\E_6:count_7\/main_8  macrocell132   3874   5124  491366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_7\/clock_0                                      macrocell132        0      0  RISE       1



++++ Path 593 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_3\/q
Path End       : \E_6:count_6\/main_8
Capture Clock  : \E_6:count_6\/clock_0
Path slack     : 491366p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5124
-------------------------------------   ---- 
End-of-path arrival time (ps)           5124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_3\/clock_0                                      macrocell136        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_3\/q       macrocell136   1250   1250  480232  RISE       1
\E_6:count_6\/main_8  macrocell133   3874   5124  491366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_6\/clock_0                                      macrocell133        0      0  RISE       1



++++ Path 594 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_3\/q
Path End       : \E_6:count_5\/main_8
Capture Clock  : \E_6:count_5\/clock_0
Path slack     : 491366p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5124
-------------------------------------   ---- 
End-of-path arrival time (ps)           5124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_3\/clock_0                                      macrocell136        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_3\/q       macrocell136   1250   1250  480232  RISE       1
\E_6:count_5\/main_8  macrocell134   3874   5124  491366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_5\/clock_0                                      macrocell134        0      0  RISE       1



++++ Path 595 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_3\/q
Path End       : \E_6:count_2\/main_8
Capture Clock  : \E_6:count_2\/clock_0
Path slack     : 491366p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5124
-------------------------------------   ---- 
End-of-path arrival time (ps)           5124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_3\/clock_0                                      macrocell136        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_3\/q       macrocell136   1250   1250  480232  RISE       1
\E_6:count_2\/main_8  macrocell137   3874   5124  491366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_2\/clock_0                                      macrocell137        0      0  RISE       1



++++ Path 596 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : C_0/q
Path End       : C_4/main_0
Capture Clock  : C_4/clock_0
Path slack     : 491439p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                     8534
+ Cycle adjust (\C_6:CounterHW\/tc:R#1 vs. \C_6:CounterHW\/tc:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       505024

Launch Clock Arrival Time                      0
+ Clock path delay                      7659
+ Data path delay                       5926
-------------------------------------   ---- 
End-of-path arrival time (ps)           13584
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_0                                      clockblockcell      0      0  RISE       1
\C_6:CounterHW\/clock                                         timercell           0      0  RISE       1
\C_6:CounterHW\/tc                                            timercell        1000   1000  
\C_6:CounterHW\/tc (TOTAL_ADJUSTMENTS)                        timercell           0   1000  RISE       1
--\C_6:CounterHW\/tc (Clock Phase Adjustment Delay)           timercell           0    N/A  
C_0/clock_0                                                   macrocell41      6659   7659  RISE       1

Data path
pin name    model name   delay     AT   slack  edge  Fanout
----------  -----------  -----  -----  ------  ----  ------
C_0/q       macrocell41   1250   8909  491439  RISE       1
C_4/main_0  macrocell40   4676  13584  491439  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_0                                      clockblockcell      0      0  RISE       1
\C_6:CounterHW\/clock                                         timercell           0      0  RISE       1
\C_6:CounterHW\/tc                                            timercell        1000   1000  
\C_6:CounterHW\/tc (TOTAL_ADJUSTMENTS)                        timercell           0   1000  RISE       1
--\C_6:CounterHW\/tc (Clock Phase Adjustment Delay)           timercell           0    N/A  
C_4/clock_0                                                   macrocell40      7534   8534  RISE       1



++++ Path 597 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : C_0/q
Path End       : C_5/main_1
Capture Clock  : C_5/clock_0
Path slack     : 491439p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                     8534
+ Cycle adjust (\C_6:CounterHW\/tc:R#1 vs. \C_6:CounterHW\/tc:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       505024

Launch Clock Arrival Time                      0
+ Clock path delay                      7659
+ Data path delay                       5926
-------------------------------------   ---- 
End-of-path arrival time (ps)           13584
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_0                                      clockblockcell      0      0  RISE       1
\C_6:CounterHW\/clock                                         timercell           0      0  RISE       1
\C_6:CounterHW\/tc                                            timercell        1000   1000  
\C_6:CounterHW\/tc (TOTAL_ADJUSTMENTS)                        timercell           0   1000  RISE       1
--\C_6:CounterHW\/tc (Clock Phase Adjustment Delay)           timercell           0    N/A  
C_0/clock_0                                                   macrocell41      6659   7659  RISE       1

Data path
pin name    model name   delay     AT   slack  edge  Fanout
----------  -----------  -----  -----  ------  ----  ------
C_0/q       macrocell41   1250   8909  491439  RISE       1
C_5/main_1  macrocell42   4676  13584  491439  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_0                                      clockblockcell      0      0  RISE       1
\C_6:CounterHW\/clock                                         timercell           0      0  RISE       1
\C_6:CounterHW\/tc                                            timercell        1000   1000  
\C_6:CounterHW\/tc (TOTAL_ADJUSTMENTS)                        timercell           0   1000  RISE       1
--\C_6:CounterHW\/tc (Clock Phase Adjustment Delay)           timercell           0    N/A  
C_5/clock_0                                                   macrocell42      7534   8534  RISE       1



++++ Path 598 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : C_0/q
Path End       : C_3/main_0
Capture Clock  : C_3/clock_0
Path slack     : 491439p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                     8534
+ Cycle adjust (\C_6:CounterHW\/tc:R#1 vs. \C_6:CounterHW\/tc:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       505024

Launch Clock Arrival Time                      0
+ Clock path delay                      7659
+ Data path delay                       5926
-------------------------------------   ---- 
End-of-path arrival time (ps)           13584
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_0                                      clockblockcell      0      0  RISE       1
\C_6:CounterHW\/clock                                         timercell           0      0  RISE       1
\C_6:CounterHW\/tc                                            timercell        1000   1000  
\C_6:CounterHW\/tc (TOTAL_ADJUSTMENTS)                        timercell           0   1000  RISE       1
--\C_6:CounterHW\/tc (Clock Phase Adjustment Delay)           timercell           0    N/A  
C_0/clock_0                                                   macrocell41      6659   7659  RISE       1

Data path
pin name    model name   delay     AT   slack  edge  Fanout
----------  -----------  -----  -----  ------  ----  ------
C_0/q       macrocell41   1250   8909  491439  RISE       1
C_3/main_0  macrocell43   4676  13584  491439  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_0                                      clockblockcell      0      0  RISE       1
\C_6:CounterHW\/clock                                         timercell           0      0  RISE       1
\C_6:CounterHW\/tc                                            timercell        1000   1000  
\C_6:CounterHW\/tc (TOTAL_ADJUSTMENTS)                        timercell           0   1000  RISE       1
--\C_6:CounterHW\/tc (Clock Phase Adjustment Delay)           timercell           0    N/A  
C_3/clock_0                                                   macrocell43      7534   8534  RISE       1



++++ Path 599 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : C_0/q
Path End       : C_2/main_0
Capture Clock  : C_2/clock_0
Path slack     : 491439p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                     8534
+ Cycle adjust (\C_6:CounterHW\/tc:R#1 vs. \C_6:CounterHW\/tc:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       505024

Launch Clock Arrival Time                      0
+ Clock path delay                      7659
+ Data path delay                       5926
-------------------------------------   ---- 
End-of-path arrival time (ps)           13584
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_0                                      clockblockcell      0      0  RISE       1
\C_6:CounterHW\/clock                                         timercell           0      0  RISE       1
\C_6:CounterHW\/tc                                            timercell        1000   1000  
\C_6:CounterHW\/tc (TOTAL_ADJUSTMENTS)                        timercell           0   1000  RISE       1
--\C_6:CounterHW\/tc (Clock Phase Adjustment Delay)           timercell           0    N/A  
C_0/clock_0                                                   macrocell41      6659   7659  RISE       1

Data path
pin name    model name   delay     AT   slack  edge  Fanout
----------  -----------  -----  -----  ------  ----  ------
C_0/q       macrocell41   1250   8909  491439  RISE       1
C_2/main_0  macrocell44   4676  13584  491439  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_0                                      clockblockcell      0      0  RISE       1
\C_6:CounterHW\/clock                                         timercell           0      0  RISE       1
\C_6:CounterHW\/tc                                            timercell        1000   1000  
\C_6:CounterHW\/tc (TOTAL_ADJUSTMENTS)                        timercell           0   1000  RISE       1
--\C_6:CounterHW\/tc (Clock Phase Adjustment Delay)           timercell           0    N/A  
C_2/clock_0                                                   macrocell44      7534   8534  RISE       1



++++ Path 600 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : C_0/q
Path End       : C_1/main_0
Capture Clock  : C_1/clock_0
Path slack     : 491455p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                     7659
+ Cycle adjust (\C_6:CounterHW\/tc:R#1 vs. \C_6:CounterHW\/tc:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       504149

Launch Clock Arrival Time                      0
+ Clock path delay                      7659
+ Data path delay                       5035
-------------------------------------   ---- 
End-of-path arrival time (ps)           12694
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_0                                      clockblockcell      0      0  RISE       1
\C_6:CounterHW\/clock                                         timercell           0      0  RISE       1
\C_6:CounterHW\/tc                                            timercell        1000   1000  
\C_6:CounterHW\/tc (TOTAL_ADJUSTMENTS)                        timercell           0   1000  RISE       1
--\C_6:CounterHW\/tc (Clock Phase Adjustment Delay)           timercell           0    N/A  
C_0/clock_0                                                   macrocell41      6659   7659  RISE       1

Data path
pin name    model name   delay     AT   slack  edge  Fanout
----------  -----------  -----  -----  ------  ----  ------
C_0/q       macrocell41   1250   8909  491439  RISE       1
C_1/main_0  macrocell45   3785  12694  491455  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_0                                      clockblockcell      0      0  RISE       1
\C_6:CounterHW\/clock                                         timercell           0      0  RISE       1
\C_6:CounterHW\/tc                                            timercell        1000   1000  
\C_6:CounterHW\/tc (TOTAL_ADJUSTMENTS)                        timercell           0   1000  RISE       1
--\C_6:CounterHW\/tc (Clock Phase Adjustment Delay)           timercell           0    N/A  
C_1/clock_0                                                   macrocell45      6659   7659  RISE       1



++++ Path 601 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:not_last_reset\/q
Path End       : \E_6:count_7\/main_0
Capture Clock  : \E_6:count_7\/clock_0
Path slack     : 491585p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4905
-------------------------------------   ---- 
End-of-path arrival time (ps)           4905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:not_last_reset\/clock_0                               macrocell127        0      0  RISE       1

Data path
pin name                model name    delay     AT   slack  edge  Fanout
----------------------  ------------  -----  -----  ------  ----  ------
\E_6:not_last_reset\/q  macrocell127   1250   1250  483920  RISE       1
\E_6:count_7\/main_0    macrocell132   3655   4905  491585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_7\/clock_0                                      macrocell132        0      0  RISE       1



++++ Path 602 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:not_last_reset\/q
Path End       : \E_6:count_6\/main_0
Capture Clock  : \E_6:count_6\/clock_0
Path slack     : 491585p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4905
-------------------------------------   ---- 
End-of-path arrival time (ps)           4905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:not_last_reset\/clock_0                               macrocell127        0      0  RISE       1

Data path
pin name                model name    delay     AT   slack  edge  Fanout
----------------------  ------------  -----  -----  ------  ----  ------
\E_6:not_last_reset\/q  macrocell127   1250   1250  483920  RISE       1
\E_6:count_6\/main_0    macrocell133   3655   4905  491585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_6\/clock_0                                      macrocell133        0      0  RISE       1



++++ Path 603 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:not_last_reset\/q
Path End       : \E_6:count_5\/main_0
Capture Clock  : \E_6:count_5\/clock_0
Path slack     : 491585p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4905
-------------------------------------   ---- 
End-of-path arrival time (ps)           4905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:not_last_reset\/clock_0                               macrocell127        0      0  RISE       1

Data path
pin name                model name    delay     AT   slack  edge  Fanout
----------------------  ------------  -----  -----  ------  ----  ------
\E_6:not_last_reset\/q  macrocell127   1250   1250  483920  RISE       1
\E_6:count_5\/main_0    macrocell134   3655   4905  491585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_5\/clock_0                                      macrocell134        0      0  RISE       1



++++ Path 604 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:not_last_reset\/q
Path End       : \E_6:count_2\/main_0
Capture Clock  : \E_6:count_2\/clock_0
Path slack     : 491585p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4905
-------------------------------------   ---- 
End-of-path arrival time (ps)           4905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:not_last_reset\/clock_0                               macrocell127        0      0  RISE       1

Data path
pin name                model name    delay     AT   slack  edge  Fanout
----------------------  ------------  -----  -----  ------  ----  ------
\E_6:not_last_reset\/q  macrocell127   1250   1250  483920  RISE       1
\E_6:count_2\/main_0    macrocell137   3655   4905  491585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_2\/clock_0                                      macrocell137        0      0  RISE       1



++++ Path 605 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_1\/q
Path End       : \E_6:count_4\/main_3
Capture Clock  : \E_6:count_4\/clock_0
Path slack     : 491609p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4881
-------------------------------------   ---- 
End-of-path arrival time (ps)           4881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_1\/clock_0                                      macrocell138        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_1\/q       macrocell138   1250   1250  477687  RISE       1
\E_6:count_4\/main_3  macrocell135   3631   4881  491609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_4\/clock_0                                      macrocell135        0      0  RISE       1



++++ Path 606 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_10\/q
Path End       : \E_6:count_3\/main_1
Capture Clock  : \E_6:count_3\/clock_0
Path slack     : 491668p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4822
-------------------------------------   ---- 
End-of-path arrival time (ps)           4822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_10\/clock_0                                     macrocell129        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_10\/q      macrocell129   1250   1250  481307  RISE       1
\E_6:count_3\/main_1  macrocell136   3572   4822  491668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_3\/clock_0                                      macrocell136        0      0  RISE       1



++++ Path 607 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_10\/q
Path End       : \E_6:count_0\/main_1
Capture Clock  : \E_6:count_0\/clock_0
Path slack     : 491668p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4822
-------------------------------------   ---- 
End-of-path arrival time (ps)           4822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_10\/clock_0                                     macrocell129        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_10\/q      macrocell129   1250   1250  481307  RISE       1
\E_6:count_0\/main_1  macrocell139   3572   4822  491668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_0\/clock_0                                      macrocell139        0      0  RISE       1



++++ Path 608 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_9\/q
Path End       : \E_6:count_3\/main_2
Capture Clock  : \E_6:count_3\/clock_0
Path slack     : 491676p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4814
-------------------------------------   ---- 
End-of-path arrival time (ps)           4814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_9\/clock_0                                      macrocell130        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_9\/q       macrocell130   1250   1250  481007  RISE       1
\E_6:count_3\/main_2  macrocell136   3564   4814  491676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_3\/clock_0                                      macrocell136        0      0  RISE       1



++++ Path 609 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_9\/q
Path End       : \E_6:count_0\/main_2
Capture Clock  : \E_6:count_0\/clock_0
Path slack     : 491676p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4814
-------------------------------------   ---- 
End-of-path arrival time (ps)           4814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_9\/clock_0                                      macrocell130        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_9\/q       macrocell130   1250   1250  481007  RISE       1
\E_6:count_0\/main_2  macrocell139   3564   4814  491676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_0\/clock_0                                      macrocell139        0      0  RISE       1



++++ Path 610 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : C_1/q
Path End       : C_4/main_3
Capture Clock  : C_4/clock_0
Path slack     : 491726p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                     8534
+ Cycle adjust (\C_6:CounterHW\/tc:R#1 vs. \C_6:CounterHW\/tc:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       505024

Launch Clock Arrival Time                      0
+ Clock path delay                      7659
+ Data path delay                       5639
-------------------------------------   ---- 
End-of-path arrival time (ps)           13297
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_0                                      clockblockcell      0      0  RISE       1
\C_6:CounterHW\/clock                                         timercell           0      0  RISE       1
\C_6:CounterHW\/tc                                            timercell        1000   1000  
\C_6:CounterHW\/tc (TOTAL_ADJUSTMENTS)                        timercell           0   1000  RISE       1
--\C_6:CounterHW\/tc (Clock Phase Adjustment Delay)           timercell           0    N/A  
C_1/clock_0                                                   macrocell45      6659   7659  RISE       1

Data path
pin name    model name   delay     AT   slack  edge  Fanout
----------  -----------  -----  -----  ------  ----  ------
C_1/q       macrocell45   1250   8909  491726  RISE       1
C_4/main_3  macrocell40   4389  13297  491726  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_0                                      clockblockcell      0      0  RISE       1
\C_6:CounterHW\/clock                                         timercell           0      0  RISE       1
\C_6:CounterHW\/tc                                            timercell        1000   1000  
\C_6:CounterHW\/tc (TOTAL_ADJUSTMENTS)                        timercell           0   1000  RISE       1
--\C_6:CounterHW\/tc (Clock Phase Adjustment Delay)           timercell           0    N/A  
C_4/clock_0                                                   macrocell40      7534   8534  RISE       1



++++ Path 611 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : C_1/q
Path End       : C_5/main_4
Capture Clock  : C_5/clock_0
Path slack     : 491726p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                     8534
+ Cycle adjust (\C_6:CounterHW\/tc:R#1 vs. \C_6:CounterHW\/tc:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       505024

Launch Clock Arrival Time                      0
+ Clock path delay                      7659
+ Data path delay                       5639
-------------------------------------   ---- 
End-of-path arrival time (ps)           13297
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_0                                      clockblockcell      0      0  RISE       1
\C_6:CounterHW\/clock                                         timercell           0      0  RISE       1
\C_6:CounterHW\/tc                                            timercell        1000   1000  
\C_6:CounterHW\/tc (TOTAL_ADJUSTMENTS)                        timercell           0   1000  RISE       1
--\C_6:CounterHW\/tc (Clock Phase Adjustment Delay)           timercell           0    N/A  
C_1/clock_0                                                   macrocell45      6659   7659  RISE       1

Data path
pin name    model name   delay     AT   slack  edge  Fanout
----------  -----------  -----  -----  ------  ----  ------
C_1/q       macrocell45   1250   8909  491726  RISE       1
C_5/main_4  macrocell42   4389  13297  491726  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_0                                      clockblockcell      0      0  RISE       1
\C_6:CounterHW\/clock                                         timercell           0      0  RISE       1
\C_6:CounterHW\/tc                                            timercell        1000   1000  
\C_6:CounterHW\/tc (TOTAL_ADJUSTMENTS)                        timercell           0   1000  RISE       1
--\C_6:CounterHW\/tc (Clock Phase Adjustment Delay)           timercell           0    N/A  
C_5/clock_0                                                   macrocell42      7534   8534  RISE       1



++++ Path 612 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : C_1/q
Path End       : C_3/main_2
Capture Clock  : C_3/clock_0
Path slack     : 491726p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                     8534
+ Cycle adjust (\C_6:CounterHW\/tc:R#1 vs. \C_6:CounterHW\/tc:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       505024

Launch Clock Arrival Time                      0
+ Clock path delay                      7659
+ Data path delay                       5639
-------------------------------------   ---- 
End-of-path arrival time (ps)           13297
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_0                                      clockblockcell      0      0  RISE       1
\C_6:CounterHW\/clock                                         timercell           0      0  RISE       1
\C_6:CounterHW\/tc                                            timercell        1000   1000  
\C_6:CounterHW\/tc (TOTAL_ADJUSTMENTS)                        timercell           0   1000  RISE       1
--\C_6:CounterHW\/tc (Clock Phase Adjustment Delay)           timercell           0    N/A  
C_1/clock_0                                                   macrocell45      6659   7659  RISE       1

Data path
pin name    model name   delay     AT   slack  edge  Fanout
----------  -----------  -----  -----  ------  ----  ------
C_1/q       macrocell45   1250   8909  491726  RISE       1
C_3/main_2  macrocell43   4389  13297  491726  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_0                                      clockblockcell      0      0  RISE       1
\C_6:CounterHW\/clock                                         timercell           0      0  RISE       1
\C_6:CounterHW\/tc                                            timercell        1000   1000  
\C_6:CounterHW\/tc (TOTAL_ADJUSTMENTS)                        timercell           0   1000  RISE       1
--\C_6:CounterHW\/tc (Clock Phase Adjustment Delay)           timercell           0    N/A  
C_3/clock_0                                                   macrocell43      7534   8534  RISE       1



++++ Path 613 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : C_1/q
Path End       : C_2/main_1
Capture Clock  : C_2/clock_0
Path slack     : 491726p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                     8534
+ Cycle adjust (\C_6:CounterHW\/tc:R#1 vs. \C_6:CounterHW\/tc:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       505024

Launch Clock Arrival Time                      0
+ Clock path delay                      7659
+ Data path delay                       5639
-------------------------------------   ---- 
End-of-path arrival time (ps)           13297
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_0                                      clockblockcell      0      0  RISE       1
\C_6:CounterHW\/clock                                         timercell           0      0  RISE       1
\C_6:CounterHW\/tc                                            timercell        1000   1000  
\C_6:CounterHW\/tc (TOTAL_ADJUSTMENTS)                        timercell           0   1000  RISE       1
--\C_6:CounterHW\/tc (Clock Phase Adjustment Delay)           timercell           0    N/A  
C_1/clock_0                                                   macrocell45      6659   7659  RISE       1

Data path
pin name    model name   delay     AT   slack  edge  Fanout
----------  -----------  -----  -----  ------  ----  ------
C_1/q       macrocell45   1250   8909  491726  RISE       1
C_2/main_1  macrocell44   4389  13297  491726  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_0                                      clockblockcell      0      0  RISE       1
\C_6:CounterHW\/clock                                         timercell           0      0  RISE       1
\C_6:CounterHW\/tc                                            timercell        1000   1000  
\C_6:CounterHW\/tc (TOTAL_ADJUSTMENTS)                        timercell           0   1000  RISE       1
--\C_6:CounterHW\/tc (Clock Phase Adjustment Delay)           timercell           0    N/A  
C_2/clock_0                                                   macrocell44      7534   8534  RISE       1



++++ Path 614 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_3\/q
Path End       : \E_6:count_3\/main_8
Capture Clock  : \E_6:count_3\/clock_0
Path slack     : 492113p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4377
-------------------------------------   ---- 
End-of-path arrival time (ps)           4377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_3\/clock_0                                      macrocell136        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_3\/q       macrocell136   1250   1250  480232  RISE       1
\E_6:count_3\/main_8  macrocell136   3127   4377  492113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_3\/clock_0                                      macrocell136        0      0  RISE       1



++++ Path 615 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_3\/q
Path End       : \E_6:count_0\/main_8
Capture Clock  : \E_6:count_0\/clock_0
Path slack     : 492113p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4377
-------------------------------------   ---- 
End-of-path arrival time (ps)           4377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_3\/clock_0                                      macrocell136        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_3\/q       macrocell136   1250   1250  480232  RISE       1
\E_6:count_0\/main_8  macrocell139   3127   4377  492113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_0\/clock_0                                      macrocell139        0      0  RISE       1



++++ Path 616 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_9\/q
Path End       : \E_6:count_10\/main_1
Capture Clock  : \E_6:count_10\/clock_0
Path slack     : 492311p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4179
-------------------------------------   ---- 
End-of-path arrival time (ps)           4179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_9\/clock_0                                      macrocell130        0      0  RISE       1

Data path
pin name               model name    delay     AT   slack  edge  Fanout
---------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_9\/q        macrocell130   1250   1250  481007  RISE       1
\E_6:count_10\/main_1  macrocell129   2929   4179  492311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_10\/clock_0                                     macrocell129        0      0  RISE       1



++++ Path 617 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_6\/q
Path End       : \E_6:count_7\/main_5
Capture Clock  : \E_6:count_7\/clock_0
Path slack     : 492621p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_6\/clock_0                                      macrocell133        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_6\/q       macrocell133   1250   1250  478795  RISE       1
\E_6:count_7\/main_5  macrocell132   2619   3869  492621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_7\/clock_0                                      macrocell132        0      0  RISE       1



++++ Path 618 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_6\/q
Path End       : \E_6:count_6\/main_5
Capture Clock  : \E_6:count_6\/clock_0
Path slack     : 492621p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_6\/clock_0                                      macrocell133        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_6\/q       macrocell133   1250   1250  478795  RISE       1
\E_6:count_6\/main_5  macrocell133   2619   3869  492621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_6\/clock_0                                      macrocell133        0      0  RISE       1



++++ Path 619 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_6\/q
Path End       : \E_6:count_5\/main_5
Capture Clock  : \E_6:count_5\/clock_0
Path slack     : 492621p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_6\/clock_0                                      macrocell133        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_6\/q       macrocell133   1250   1250  478795  RISE       1
\E_6:count_5\/main_5  macrocell134   2619   3869  492621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_5\/clock_0                                      macrocell134        0      0  RISE       1



++++ Path 620 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_6\/q
Path End       : \E_6:count_2\/main_5
Capture Clock  : \E_6:count_2\/clock_0
Path slack     : 492621p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_6\/clock_0                                      macrocell133        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_6\/q       macrocell133   1250   1250  478795  RISE       1
\E_6:count_2\/main_5  macrocell137   2619   3869  492621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_2\/clock_0                                      macrocell137        0      0  RISE       1



++++ Path 621 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_5\/q
Path End       : \E_6:count_7\/main_6
Capture Clock  : \E_6:count_7\/clock_0
Path slack     : 492623p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3867
-------------------------------------   ---- 
End-of-path arrival time (ps)           3867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_5\/clock_0                                      macrocell134        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_5\/q       macrocell134   1250   1250  479056  RISE       1
\E_6:count_7\/main_6  macrocell132   2617   3867  492623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_7\/clock_0                                      macrocell132        0      0  RISE       1



++++ Path 622 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_5\/q
Path End       : \E_6:count_6\/main_6
Capture Clock  : \E_6:count_6\/clock_0
Path slack     : 492623p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3867
-------------------------------------   ---- 
End-of-path arrival time (ps)           3867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_5\/clock_0                                      macrocell134        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_5\/q       macrocell134   1250   1250  479056  RISE       1
\E_6:count_6\/main_6  macrocell133   2617   3867  492623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_6\/clock_0                                      macrocell133        0      0  RISE       1



++++ Path 623 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_5\/q
Path End       : \E_6:count_5\/main_6
Capture Clock  : \E_6:count_5\/clock_0
Path slack     : 492623p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3867
-------------------------------------   ---- 
End-of-path arrival time (ps)           3867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_5\/clock_0                                      macrocell134        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_5\/q       macrocell134   1250   1250  479056  RISE       1
\E_6:count_5\/main_6  macrocell134   2617   3867  492623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_5\/clock_0                                      macrocell134        0      0  RISE       1



++++ Path 624 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_5\/q
Path End       : \E_6:count_2\/main_6
Capture Clock  : \E_6:count_2\/clock_0
Path slack     : 492623p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3867
-------------------------------------   ---- 
End-of-path arrival time (ps)           3867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_5\/clock_0                                      macrocell134        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_5\/q       macrocell134   1250   1250  479056  RISE       1
\E_6:count_2\/main_6  macrocell137   2617   3867  492623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_2\/clock_0                                      macrocell137        0      0  RISE       1



++++ Path 625 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_7\/q
Path End       : \E_6:count_7\/main_4
Capture Clock  : \E_6:count_7\/clock_0
Path slack     : 492624p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3866
-------------------------------------   ---- 
End-of-path arrival time (ps)           3866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_7\/clock_0                                      macrocell132        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_7\/q       macrocell132   1250   1250  478441  RISE       1
\E_6:count_7\/main_4  macrocell132   2616   3866  492624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_7\/clock_0                                      macrocell132        0      0  RISE       1



++++ Path 626 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_7\/q
Path End       : \E_6:count_6\/main_4
Capture Clock  : \E_6:count_6\/clock_0
Path slack     : 492624p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3866
-------------------------------------   ---- 
End-of-path arrival time (ps)           3866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_7\/clock_0                                      macrocell132        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_7\/q       macrocell132   1250   1250  478441  RISE       1
\E_6:count_6\/main_4  macrocell133   2616   3866  492624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_6\/clock_0                                      macrocell133        0      0  RISE       1



++++ Path 627 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_7\/q
Path End       : \E_6:count_5\/main_4
Capture Clock  : \E_6:count_5\/clock_0
Path slack     : 492624p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3866
-------------------------------------   ---- 
End-of-path arrival time (ps)           3866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_7\/clock_0                                      macrocell132        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_7\/q       macrocell132   1250   1250  478441  RISE       1
\E_6:count_5\/main_4  macrocell134   2616   3866  492624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_5\/clock_0                                      macrocell134        0      0  RISE       1



++++ Path 628 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_7\/q
Path End       : \E_6:count_2\/main_4
Capture Clock  : \E_6:count_2\/clock_0
Path slack     : 492624p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3866
-------------------------------------   ---- 
End-of-path arrival time (ps)           3866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_7\/clock_0                                      macrocell132        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_7\/q       macrocell132   1250   1250  478441  RISE       1
\E_6:count_2\/main_4  macrocell137   2616   3866  492624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_2\/clock_0                                      macrocell137        0      0  RISE       1



++++ Path 629 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : C_4/q
Path End       : C_5/main_0
Capture Clock  : C_5/clock_0
Path slack     : 492704p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                     8534
+ Cycle adjust (\C_6:CounterHW\/tc:R#1 vs. \C_6:CounterHW\/tc:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       505024

Launch Clock Arrival Time                      0
+ Clock path delay                      8534
+ Data path delay                       3786
-------------------------------------   ---- 
End-of-path arrival time (ps)           12320
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_0                                      clockblockcell      0      0  RISE       1
\C_6:CounterHW\/clock                                         timercell           0      0  RISE       1
\C_6:CounterHW\/tc                                            timercell        1000   1000  
\C_6:CounterHW\/tc (TOTAL_ADJUSTMENTS)                        timercell           0   1000  RISE       1
--\C_6:CounterHW\/tc (Clock Phase Adjustment Delay)           timercell           0    N/A  
C_4/clock_0                                                   macrocell40      7534   8534  RISE       1

Data path
pin name    model name   delay     AT   slack  edge  Fanout
----------  -----------  -----  -----  ------  ----  ------
C_4/q       macrocell40   1250   9784  492704  RISE       1
C_5/main_0  macrocell42   2536  12320  492704  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_0                                      clockblockcell      0      0  RISE       1
\C_6:CounterHW\/clock                                         timercell           0      0  RISE       1
\C_6:CounterHW\/tc                                            timercell        1000   1000  
\C_6:CounterHW\/tc (TOTAL_ADJUSTMENTS)                        timercell           0   1000  RISE       1
--\C_6:CounterHW\/tc (Clock Phase Adjustment Delay)           timercell           0    N/A  
C_5/clock_0                                                   macrocell42      7534   8534  RISE       1



++++ Path 630 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_2\/q
Path End       : \E_6:count_7\/main_9
Capture Clock  : \E_6:count_7\/clock_0
Path slack     : 492936p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_2\/clock_0                                      macrocell137        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_2\/q       macrocell137   1250   1250  478966  RISE       1
\E_6:count_7\/main_9  macrocell132   2304   3554  492936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_7\/clock_0                                      macrocell132        0      0  RISE       1



++++ Path 631 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_2\/q
Path End       : \E_6:count_6\/main_9
Capture Clock  : \E_6:count_6\/clock_0
Path slack     : 492936p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_2\/clock_0                                      macrocell137        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_2\/q       macrocell137   1250   1250  478966  RISE       1
\E_6:count_6\/main_9  macrocell133   2304   3554  492936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_6\/clock_0                                      macrocell133        0      0  RISE       1



++++ Path 632 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_2\/q
Path End       : \E_6:count_5\/main_9
Capture Clock  : \E_6:count_5\/clock_0
Path slack     : 492936p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_2\/clock_0                                      macrocell137        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_2\/q       macrocell137   1250   1250  478966  RISE       1
\E_6:count_5\/main_9  macrocell134   2304   3554  492936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_5\/clock_0                                      macrocell134        0      0  RISE       1



++++ Path 633 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \E_6:count_2\/q
Path End       : \E_6:count_2\/main_9
Capture Clock  : \E_6:count_2\/clock_0
Path slack     : 492936p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_2\/clock_0                                      macrocell137        0      0  RISE       1

Data path
pin name              model name    delay     AT   slack  edge  Fanout
--------------------  ------------  -----  -----  ------  ----  ------
\E_6:count_2\/q       macrocell137   1250   1250  478966  RISE       1
\E_6:count_2\/main_9  macrocell137   2304   3554  492936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\E_6:count_2\/clock_0                                      macrocell137        0      0  RISE       1



++++ Path 634 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : C_3/q
Path End       : C_4/main_1
Capture Clock  : C_4/clock_0
Path slack     : 492995p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                     8534
+ Cycle adjust (\C_6:CounterHW\/tc:R#1 vs. \C_6:CounterHW\/tc:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       505024

Launch Clock Arrival Time                      0
+ Clock path delay                      8534
+ Data path delay                       3495
-------------------------------------   ---- 
End-of-path arrival time (ps)           12029
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_0                                      clockblockcell      0      0  RISE       1
\C_6:CounterHW\/clock                                         timercell           0      0  RISE       1
\C_6:CounterHW\/tc                                            timercell        1000   1000  
\C_6:CounterHW\/tc (TOTAL_ADJUSTMENTS)                        timercell           0   1000  RISE       1
--\C_6:CounterHW\/tc (Clock Phase Adjustment Delay)           timercell           0    N/A  
C_3/clock_0                                                   macrocell43      7534   8534  RISE       1

Data path
pin name    model name   delay     AT   slack  edge  Fanout
----------  -----------  -----  -----  ------  ----  ------
C_3/q       macrocell43   1250   9784  492995  RISE       1
C_4/main_1  macrocell40   2245  12029  492995  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_0                                      clockblockcell      0      0  RISE       1
\C_6:CounterHW\/clock                                         timercell           0      0  RISE       1
\C_6:CounterHW\/tc                                            timercell        1000   1000  
\C_6:CounterHW\/tc (TOTAL_ADJUSTMENTS)                        timercell           0   1000  RISE       1
--\C_6:CounterHW\/tc (Clock Phase Adjustment Delay)           timercell           0    N/A  
C_4/clock_0                                                   macrocell40      7534   8534  RISE       1



++++ Path 635 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : C_3/q
Path End       : C_5/main_2
Capture Clock  : C_5/clock_0
Path slack     : 492995p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                     8534
+ Cycle adjust (\C_6:CounterHW\/tc:R#1 vs. \C_6:CounterHW\/tc:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       505024

Launch Clock Arrival Time                      0
+ Clock path delay                      8534
+ Data path delay                       3495
-------------------------------------   ---- 
End-of-path arrival time (ps)           12029
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_0                                      clockblockcell      0      0  RISE       1
\C_6:CounterHW\/clock                                         timercell           0      0  RISE       1
\C_6:CounterHW\/tc                                            timercell        1000   1000  
\C_6:CounterHW\/tc (TOTAL_ADJUSTMENTS)                        timercell           0   1000  RISE       1
--\C_6:CounterHW\/tc (Clock Phase Adjustment Delay)           timercell           0    N/A  
C_3/clock_0                                                   macrocell43      7534   8534  RISE       1

Data path
pin name    model name   delay     AT   slack  edge  Fanout
----------  -----------  -----  -----  ------  ----  ------
C_3/q       macrocell43   1250   9784  492995  RISE       1
C_5/main_2  macrocell42   2245  12029  492995  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_0                                      clockblockcell      0      0  RISE       1
\C_6:CounterHW\/clock                                         timercell           0      0  RISE       1
\C_6:CounterHW\/tc                                            timercell        1000   1000  
\C_6:CounterHW\/tc (TOTAL_ADJUSTMENTS)                        timercell           0   1000  RISE       1
--\C_6:CounterHW\/tc (Clock Phase Adjustment Delay)           timercell           0    N/A  
C_5/clock_0                                                   macrocell42      7534   8534  RISE       1



++++ Path 636 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : C_2/q
Path End       : C_4/main_2
Capture Clock  : C_4/clock_0
Path slack     : 492998p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                     8534
+ Cycle adjust (\C_6:CounterHW\/tc:R#1 vs. \C_6:CounterHW\/tc:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       505024

Launch Clock Arrival Time                      0
+ Clock path delay                      8534
+ Data path delay                       3492
-------------------------------------   ---- 
End-of-path arrival time (ps)           12026
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_0                                      clockblockcell      0      0  RISE       1
\C_6:CounterHW\/clock                                         timercell           0      0  RISE       1
\C_6:CounterHW\/tc                                            timercell        1000   1000  
\C_6:CounterHW\/tc (TOTAL_ADJUSTMENTS)                        timercell           0   1000  RISE       1
--\C_6:CounterHW\/tc (Clock Phase Adjustment Delay)           timercell           0    N/A  
C_2/clock_0                                                   macrocell44      7534   8534  RISE       1

Data path
pin name    model name   delay     AT   slack  edge  Fanout
----------  -----------  -----  -----  ------  ----  ------
C_2/q       macrocell44   1250   9784  492998  RISE       1
C_4/main_2  macrocell40   2242  12026  492998  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_0                                      clockblockcell      0      0  RISE       1
\C_6:CounterHW\/clock                                         timercell           0      0  RISE       1
\C_6:CounterHW\/tc                                            timercell        1000   1000  
\C_6:CounterHW\/tc (TOTAL_ADJUSTMENTS)                        timercell           0   1000  RISE       1
--\C_6:CounterHW\/tc (Clock Phase Adjustment Delay)           timercell           0    N/A  
C_4/clock_0                                                   macrocell40      7534   8534  RISE       1



++++ Path 637 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : C_2/q
Path End       : C_5/main_3
Capture Clock  : C_5/clock_0
Path slack     : 492998p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                     8534
+ Cycle adjust (\C_6:CounterHW\/tc:R#1 vs. \C_6:CounterHW\/tc:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       505024

Launch Clock Arrival Time                      0
+ Clock path delay                      8534
+ Data path delay                       3492
-------------------------------------   ---- 
End-of-path arrival time (ps)           12026
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_0                                      clockblockcell      0      0  RISE       1
\C_6:CounterHW\/clock                                         timercell           0      0  RISE       1
\C_6:CounterHW\/tc                                            timercell        1000   1000  
\C_6:CounterHW\/tc (TOTAL_ADJUSTMENTS)                        timercell           0   1000  RISE       1
--\C_6:CounterHW\/tc (Clock Phase Adjustment Delay)           timercell           0    N/A  
C_2/clock_0                                                   macrocell44      7534   8534  RISE       1

Data path
pin name    model name   delay     AT   slack  edge  Fanout
----------  -----------  -----  -----  ------  ----  ------
C_2/q       macrocell44   1250   9784  492998  RISE       1
C_5/main_3  macrocell42   2242  12026  492998  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_0                                      clockblockcell      0      0  RISE       1
\C_6:CounterHW\/clock                                         timercell           0      0  RISE       1
\C_6:CounterHW\/tc                                            timercell        1000   1000  
\C_6:CounterHW\/tc (TOTAL_ADJUSTMENTS)                        timercell           0   1000  RISE       1
--\C_6:CounterHW\/tc (Clock Phase Adjustment Delay)           timercell           0    N/A  
C_5/clock_0                                                   macrocell42      7534   8534  RISE       1



++++ Path 638 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : C_2/q
Path End       : C_3/main_1
Capture Clock  : C_3/clock_0
Path slack     : 492998p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                     8534
+ Cycle adjust (\C_6:CounterHW\/tc:R#1 vs. \C_6:CounterHW\/tc:R#2)   500000
- Setup time                                                          -3510
------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                       505024

Launch Clock Arrival Time                      0
+ Clock path delay                      8534
+ Data path delay                       3492
-------------------------------------   ---- 
End-of-path arrival time (ps)           12026
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_0                                      clockblockcell      0      0  RISE       1
\C_6:CounterHW\/clock                                         timercell           0      0  RISE       1
\C_6:CounterHW\/tc                                            timercell        1000   1000  
\C_6:CounterHW\/tc (TOTAL_ADJUSTMENTS)                        timercell           0   1000  RISE       1
--\C_6:CounterHW\/tc (Clock Phase Adjustment Delay)           timercell           0    N/A  
C_2/clock_0                                                   macrocell44      7534   8534  RISE       1

Data path
pin name    model name   delay     AT   slack  edge  Fanout
----------  -----------  -----  -----  ------  ----  ------
C_2/q       macrocell44   1250   9784  492998  RISE       1
C_3/main_1  macrocell43   2242  12026  492998  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_0                                      clockblockcell      0      0  RISE       1
\C_6:CounterHW\/clock                                         timercell           0      0  RISE       1
\C_6:CounterHW\/tc                                            timercell        1000   1000  
\C_6:CounterHW\/tc (TOTAL_ADJUSTMENTS)                        timercell           0   1000  RISE       1
--\C_6:CounterHW\/tc (Clock Phase Adjustment Delay)           timercell           0    N/A  
C_3/clock_0                                                   macrocell43      7534   8534  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

