{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1634257140619 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634257140626 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 14 19:19:00 2021 " "Processing started: Thu Oct 14 19:19:00 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634257140626 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634257140626 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634257140626 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1634257141187 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1634257141187 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a A ALU.v(4) " "Verilog HDL Declaration information at ALU.v(4): object \"a\" differs only in case from object \"A\" in the same scope" {  } { { "ALU.v" "" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1634257148158 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a A ALU.v(164) " "Verilog HDL Declaration information at ALU.v(164): object \"a\" differs only in case from object \"A\" in the same scope" {  } { { "ALU.v" "" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 164 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1634257148158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 12 12 " "Found 12 design units, including 12 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634257148160 ""} { "Info" "ISGN_ENTITY_NAME" "2 SixteenBitAdder " "Found entity 2: SixteenBitAdder" {  } { { "ALU.v" "" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634257148160 ""} { "Info" "ISGN_ENTITY_NAME" "3 FourBitAdder " "Found entity 3: FourBitAdder" {  } { { "ALU.v" "" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634257148160 ""} { "Info" "ISGN_ENTITY_NAME" "4 FullAdder " "Found entity 4: FullAdder" {  } { { "ALU.v" "" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634257148160 ""} { "Info" "ISGN_ENTITY_NAME" "5 SixteenBitSubtractor " "Found entity 5: SixteenBitSubtractor" {  } { { "ALU.v" "" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634257148160 ""} { "Info" "ISGN_ENTITY_NAME" "6 FourBitSubtractor " "Found entity 6: FourBitSubtractor" {  } { { "ALU.v" "" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634257148160 ""} { "Info" "ISGN_ENTITY_NAME" "7 FullSubtractor " "Found entity 7: FullSubtractor" {  } { { "ALU.v" "" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 101 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634257148160 ""} { "Info" "ISGN_ENTITY_NAME" "8 SixteenBitTwosComp " "Found entity 8: SixteenBitTwosComp" {  } { { "ALU.v" "" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 118 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634257148160 ""} { "Info" "ISGN_ENTITY_NAME" "9 SixteenBitInverter " "Found entity 9: SixteenBitInverter" {  } { { "ALU.v" "" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634257148160 ""} { "Info" "ISGN_ENTITY_NAME" "10 FourBitInverter " "Found entity 10: FourBitInverter" {  } { { "ALU.v" "" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 141 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634257148160 ""} { "Info" "ISGN_ENTITY_NAME" "11 SixteenBitXor " "Found entity 11: SixteenBitXor" {  } { { "ALU.v" "" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634257148160 ""} { "Info" "ISGN_ENTITY_NAME" "12 FourBitXor " "Found entity 12: FourBitXor" {  } { { "ALU.v" "" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 163 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634257148160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634257148160 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1634257148196 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "C\[3\] 0 ALU.v(14) " "Net \"C\[3\]\" at ALU.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "ALU.v" "" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1634257148198 "|ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SixteenBitAdder SixteenBitAdder:A " "Elaborating entity \"SixteenBitAdder\" for hierarchy \"SixteenBitAdder:A\"" {  } { { "ALU.v" "A" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634257148204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FourBitAdder SixteenBitAdder:A\|FourBitAdder:FA0 " "Elaborating entity \"FourBitAdder\" for hierarchy \"SixteenBitAdder:A\|FourBitAdder:FA0\"" {  } { { "ALU.v" "FA0" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634257148211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder SixteenBitAdder:A\|FourBitAdder:FA0\|FullAdder:Fv0 " "Elaborating entity \"FullAdder\" for hierarchy \"SixteenBitAdder:A\|FourBitAdder:FA0\|FullAdder:Fv0\"" {  } { { "ALU.v" "Fv0" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634257148216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SixteenBitSubtractor SixteenBitSubtractor:S " "Elaborating entity \"SixteenBitSubtractor\" for hierarchy \"SixteenBitSubtractor:S\"" {  } { { "ALU.v" "S" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634257148228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FourBitSubtractor SixteenBitSubtractor:S\|FourBitSubtractor:FS0 " "Elaborating entity \"FourBitSubtractor\" for hierarchy \"SixteenBitSubtractor:S\|FourBitSubtractor:FS0\"" {  } { { "ALU.v" "FS0" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634257148234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullSubtractor SixteenBitSubtractor:S\|FourBitSubtractor:FS0\|FullSubtractor:Fs0 " "Elaborating entity \"FullSubtractor\" for hierarchy \"SixteenBitSubtractor:S\|FourBitSubtractor:FS0\|FullSubtractor:Fs0\"" {  } { { "ALU.v" "Fs0" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634257148239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SixteenBitTwosComp SixteenBitTwosComp:T " "Elaborating entity \"SixteenBitTwosComp\" for hierarchy \"SixteenBitTwosComp:T\"" {  } { { "ALU.v" "T" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634257148250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SixteenBitInverter SixteenBitTwosComp:T\|SixteenBitInverter:I0 " "Elaborating entity \"SixteenBitInverter\" for hierarchy \"SixteenBitTwosComp:T\|SixteenBitInverter:I0\"" {  } { { "ALU.v" "I0" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634257148256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FourBitInverter SixteenBitTwosComp:T\|SixteenBitInverter:I0\|FourBitInverter:I0 " "Elaborating entity \"FourBitInverter\" for hierarchy \"SixteenBitTwosComp:T\|SixteenBitInverter:I0\|FourBitInverter:I0\"" {  } { { "ALU.v" "I0" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634257148263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SixteenBitXor SixteenBitXor:X " "Elaborating entity \"SixteenBitXor\" for hierarchy \"SixteenBitXor:X\"" {  } { { "ALU.v" "X" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634257148277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FourBitXor SixteenBitXor:X\|FourBitXor:FX0 " "Elaborating entity \"FourBitXor\" for hierarchy \"SixteenBitXor:X\|FourBitXor:FX0\"" {  } { { "ALU.v" "FX0" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634257148283 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "N ALU.v(169) " "Verilog HDL or VHDL warning at ALU.v(169): object \"N\" assigned a value but never read" {  } { { "ALU.v" "" { Text "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/ALU.v" 169 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634257148284 "|ALU|SixteenBitXor:X|FourBitXor:FX0"}
{ "Info" "ICUT_CUT_TM_SUMMARY" "146 " "Implemented 146 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1634257148841 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1634257148841 ""} { "Info" "ICUT_CUT_TM_LCELLS" "95 " "Implemented 95 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1634257148841 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1634257148841 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/output_files/ALU.map.smsg " "Generated suppressed messages file C:/Users/bboys/Documents/School Work/FALL 21/ECE 465/Project 1/output_files/ALU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634257148865 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4703 " "Peak virtual memory: 4703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634257148876 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 14 19:19:08 2021 " "Processing ended: Thu Oct 14 19:19:08 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634257148876 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634257148876 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634257148876 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1634257148876 ""}
