
Unit7_Lesson1_Lab1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000208  08000130  08000130  00010130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000338  08000340  00010340  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000338  08000338  00010340  2**0
                  CONTENTS
  4 .ARM          00000000  08000338  08000338  00010340  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000338  08000340  00010340  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000338  08000338  00010338  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800033c  0800033c  0001033c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010340  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  08000340  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  08000340  0002001c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00010340  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000011c  00000000  00000000  00010369  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00000096  00000000  00000000  00010485  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    000000c0  00000000  00000000  0001051b  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_aranges 00000058  00000000  00000000  000105e0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00000040  00000000  00000000  00010638  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_macro  00000f50  00000000  00000000  00010678  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_line   0000044a  00000000  00000000  000115c8  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_str    00003d1a  00000000  00000000  00011a12  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .comment      0000007b  00000000  00000000  0001572c  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000009c  00000000  00000000  000157a8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000130 <__do_global_dtors_aux>:
 8000130:	b510      	push	{r4, lr}
 8000132:	4c05      	ldr	r4, [pc, #20]	; (8000148 <__do_global_dtors_aux+0x18>)
 8000134:	7823      	ldrb	r3, [r4, #0]
 8000136:	b933      	cbnz	r3, 8000146 <__do_global_dtors_aux+0x16>
 8000138:	4b04      	ldr	r3, [pc, #16]	; (800014c <__do_global_dtors_aux+0x1c>)
 800013a:	b113      	cbz	r3, 8000142 <__do_global_dtors_aux+0x12>
 800013c:	4804      	ldr	r0, [pc, #16]	; (8000150 <__do_global_dtors_aux+0x20>)
 800013e:	f3af 8000 	nop.w
 8000142:	2301      	movs	r3, #1
 8000144:	7023      	strb	r3, [r4, #0]
 8000146:	bd10      	pop	{r4, pc}
 8000148:	20000000 	.word	0x20000000
 800014c:	00000000 	.word	0x00000000
 8000150:	08000320 	.word	0x08000320

08000154 <frame_dummy>:
 8000154:	b508      	push	{r3, lr}
 8000156:	4b03      	ldr	r3, [pc, #12]	; (8000164 <frame_dummy+0x10>)
 8000158:	b11b      	cbz	r3, 8000162 <frame_dummy+0xe>
 800015a:	4903      	ldr	r1, [pc, #12]	; (8000168 <frame_dummy+0x14>)
 800015c:	4803      	ldr	r0, [pc, #12]	; (800016c <frame_dummy+0x18>)
 800015e:	f3af 8000 	nop.w
 8000162:	bd08      	pop	{r3, pc}
 8000164:	00000000 	.word	0x00000000
 8000168:	20000004 	.word	0x20000004
 800016c:	08000320 	.word	0x08000320

08000170 <RCC_Init>:

#define RCC_APB2_ENR *(volatile uint32_t*)(RCC_BASE + 0x18)
#define RCC_IOP_A	2
#define RCC_IOP_B	3
void RCC_Init()
{
 8000170:	b480      	push	{r7}
 8000172:	af00      	add	r7, sp, #0
	RCC_APB2_ENR |= (0b11)<<2;/*Enable clock for GPIO port A and B together*/
 8000174:	4b04      	ldr	r3, [pc, #16]	; (8000188 <RCC_Init+0x18>)
 8000176:	681b      	ldr	r3, [r3, #0]
 8000178:	4a03      	ldr	r2, [pc, #12]	; (8000188 <RCC_Init+0x18>)
 800017a:	f043 030c 	orr.w	r3, r3, #12
 800017e:	6013      	str	r3, [r2, #0]
}
 8000180:	bf00      	nop
 8000182:	46bd      	mov	sp, r7
 8000184:	bc80      	pop	{r7}
 8000186:	4770      	bx	lr
 8000188:	40021018 	.word	0x40021018

0800018c <GPIO_Init>:
void GPIO_Init()
{
 800018c:	b480      	push	{r7}
 800018e:	af00      	add	r7, sp, #0
	GPIOA_CRL =0;
 8000190:	4b16      	ldr	r3, [pc, #88]	; (80001ec <GPIO_Init+0x60>)
 8000192:	2200      	movs	r2, #0
 8000194:	601a      	str	r2, [r3, #0]
	GPIOA_CRH =0;
 8000196:	4b16      	ldr	r3, [pc, #88]	; (80001f0 <GPIO_Init+0x64>)
 8000198:	2200      	movs	r2, #0
 800019a:	601a      	str	r2, [r3, #0]
	GPIOB_CRL =0;
 800019c:	4b15      	ldr	r3, [pc, #84]	; (80001f4 <GPIO_Init+0x68>)
 800019e:	2200      	movs	r2, #0
 80001a0:	601a      	str	r2, [r3, #0]
	GPIOB_CRH =0;
 80001a2:	4b15      	ldr	r3, [pc, #84]	; (80001f8 <GPIO_Init+0x6c>)
 80001a4:	2200      	movs	r2, #0
 80001a6:	601a      	str	r2, [r3, #0]
	GPIOA_ODR =0;
 80001a8:	4b14      	ldr	r3, [pc, #80]	; (80001fc <GPIO_Init+0x70>)
 80001aa:	2200      	movs	r2, #0
 80001ac:	601a      	str	r2, [r3, #0]
	GPIOB_ODR =0;
 80001ae:	4b14      	ldr	r3, [pc, #80]	; (8000200 <GPIO_Init+0x74>)
 80001b0:	2200      	movs	r2, #0
 80001b2:	601a      	str	r2, [r3, #0]
	/*input pins configuration*/
	GPIOA_CRL |= (0b0100)<<4;
 80001b4:	4b0d      	ldr	r3, [pc, #52]	; (80001ec <GPIO_Init+0x60>)
 80001b6:	681b      	ldr	r3, [r3, #0]
 80001b8:	4a0c      	ldr	r2, [pc, #48]	; (80001ec <GPIO_Init+0x60>)
 80001ba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80001be:	6013      	str	r3, [r2, #0]
	GPIOA_CRH |= (0b0100)<<20;
 80001c0:	4b0b      	ldr	r3, [pc, #44]	; (80001f0 <GPIO_Init+0x64>)
 80001c2:	681b      	ldr	r3, [r3, #0]
 80001c4:	4a0a      	ldr	r2, [pc, #40]	; (80001f0 <GPIO_Init+0x64>)
 80001c6:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80001ca:	6013      	str	r3, [r2, #0]

	/*Output pins configuration*/
	GPIOB_CRL |= (0b0001)<<4;
 80001cc:	4b09      	ldr	r3, [pc, #36]	; (80001f4 <GPIO_Init+0x68>)
 80001ce:	681b      	ldr	r3, [r3, #0]
 80001d0:	4a08      	ldr	r2, [pc, #32]	; (80001f4 <GPIO_Init+0x68>)
 80001d2:	f043 0310 	orr.w	r3, r3, #16
 80001d6:	6013      	str	r3, [r2, #0]
	GPIOB_CRH |= (0b0001)<<20;
 80001d8:	4b07      	ldr	r3, [pc, #28]	; (80001f8 <GPIO_Init+0x6c>)
 80001da:	681b      	ldr	r3, [r3, #0]
 80001dc:	4a06      	ldr	r2, [pc, #24]	; (80001f8 <GPIO_Init+0x6c>)
 80001de:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80001e2:	6013      	str	r3, [r2, #0]

}
 80001e4:	bf00      	nop
 80001e6:	46bd      	mov	sp, r7
 80001e8:	bc80      	pop	{r7}
 80001ea:	4770      	bx	lr
 80001ec:	40010800 	.word	0x40010800
 80001f0:	40010804 	.word	0x40010804
 80001f4:	40010c00 	.word	0x40010c00
 80001f8:	40010c04 	.word	0x40010c04
 80001fc:	4001080c 	.word	0x4001080c
 8000200:	40010c0c 	.word	0x40010c0c

08000204 <main>:

int main(void)
{
 8000204:	b580      	push	{r7, lr}
 8000206:	b082      	sub	sp, #8
 8000208:	af00      	add	r7, sp, #0
	volatile uint8_t i;
	RCC_Init();
 800020a:	f7ff ffb1 	bl	8000170 <RCC_Init>
	GPIO_Init();
 800020e:	f7ff ffbd 	bl	800018c <GPIO_Init>
	while(1)
	{
		if( ((GPIOA_IDR &= (1<<1)) >>1) == 0 )
 8000212:	4b1a      	ldr	r3, [pc, #104]	; (800027c <main+0x78>)
 8000214:	681b      	ldr	r3, [r3, #0]
 8000216:	4a19      	ldr	r2, [pc, #100]	; (800027c <main+0x78>)
 8000218:	f003 0302 	and.w	r3, r3, #2
 800021c:	6013      	str	r3, [r2, #0]
 800021e:	085b      	lsrs	r3, r3, #1
 8000220:	2b00      	cmp	r3, #0
 8000222:	d10f      	bne.n	8000244 <main+0x40>
		{
			GPIOB_ODR ^= 1 << 1;
 8000224:	4b16      	ldr	r3, [pc, #88]	; (8000280 <main+0x7c>)
 8000226:	681b      	ldr	r3, [r3, #0]
 8000228:	4a15      	ldr	r2, [pc, #84]	; (8000280 <main+0x7c>)
 800022a:	f083 0302 	eor.w	r3, r3, #2
 800022e:	6013      	str	r3, [r2, #0]
			while( ((GPIOA_IDR &= (1<<1)) >>1) == 0 );
 8000230:	bf00      	nop
 8000232:	4b12      	ldr	r3, [pc, #72]	; (800027c <main+0x78>)
 8000234:	681b      	ldr	r3, [r3, #0]
 8000236:	4a11      	ldr	r2, [pc, #68]	; (800027c <main+0x78>)
 8000238:	f003 0302 	and.w	r3, r3, #2
 800023c:	6013      	str	r3, [r2, #0]
 800023e:	085b      	lsrs	r3, r3, #1
 8000240:	2b00      	cmp	r3, #0
 8000242:	d0f6      	beq.n	8000232 <main+0x2e>
		}
		if( ((GPIOA_IDR &= (1<<13)) >>13) == 1 )
 8000244:	4b0d      	ldr	r3, [pc, #52]	; (800027c <main+0x78>)
 8000246:	681b      	ldr	r3, [r3, #0]
 8000248:	4a0c      	ldr	r2, [pc, #48]	; (800027c <main+0x78>)
 800024a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800024e:	6013      	str	r3, [r2, #0]
 8000250:	0b5b      	lsrs	r3, r3, #13
 8000252:	2b01      	cmp	r3, #1
 8000254:	d105      	bne.n	8000262 <main+0x5e>
		{
			GPIOB_ODR ^= 1 << 13;
 8000256:	4b0a      	ldr	r3, [pc, #40]	; (8000280 <main+0x7c>)
 8000258:	681b      	ldr	r3, [r3, #0]
 800025a:	4a09      	ldr	r2, [pc, #36]	; (8000280 <main+0x7c>)
 800025c:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8000260:	6013      	str	r3, [r2, #0]
		}
		for(i=0;i<255;i++)
 8000262:	2300      	movs	r3, #0
 8000264:	71fb      	strb	r3, [r7, #7]
 8000266:	e004      	b.n	8000272 <main+0x6e>
 8000268:	79fb      	ldrb	r3, [r7, #7]
 800026a:	b2db      	uxtb	r3, r3
 800026c:	3301      	adds	r3, #1
 800026e:	b2db      	uxtb	r3, r3
 8000270:	71fb      	strb	r3, [r7, #7]
 8000272:	79fb      	ldrb	r3, [r7, #7]
 8000274:	b2db      	uxtb	r3, r3
 8000276:	2bff      	cmp	r3, #255	; 0xff
 8000278:	d1f6      	bne.n	8000268 <main+0x64>
		if( ((GPIOA_IDR &= (1<<1)) >>1) == 0 )
 800027a:	e7ca      	b.n	8000212 <main+0xe>
 800027c:	40010808 	.word	0x40010808
 8000280:	40010c0c 	.word	0x40010c0c

08000284 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000284:	480d      	ldr	r0, [pc, #52]	; (80002bc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000286:	4685      	mov	sp, r0
/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000288:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800028c:	480c      	ldr	r0, [pc, #48]	; (80002c0 <LoopForever+0x6>)
  ldr r1, =_edata
 800028e:	490d      	ldr	r1, [pc, #52]	; (80002c4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000290:	4a0d      	ldr	r2, [pc, #52]	; (80002c8 <LoopForever+0xe>)
  movs r3, #0
 8000292:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000294:	e002      	b.n	800029c <LoopCopyDataInit>

08000296 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000296:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000298:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800029a:	3304      	adds	r3, #4

0800029c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800029c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800029e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80002a0:	d3f9      	bcc.n	8000296 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80002a2:	4a0a      	ldr	r2, [pc, #40]	; (80002cc <LoopForever+0x12>)
  ldr r4, =_ebss
 80002a4:	4c0a      	ldr	r4, [pc, #40]	; (80002d0 <LoopForever+0x16>)
  movs r3, #0
 80002a6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80002a8:	e001      	b.n	80002ae <LoopFillZerobss>

080002aa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80002aa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80002ac:	3204      	adds	r2, #4

080002ae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80002ae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80002b0:	d3fb      	bcc.n	80002aa <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80002b2:	f000 f811 	bl	80002d8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80002b6:	f7ff ffa5 	bl	8000204 <main>

080002ba <LoopForever>:

LoopForever:
    b LoopForever
 80002ba:	e7fe      	b.n	80002ba <LoopForever>
  ldr   r0, =_estack
 80002bc:	20002800 	.word	0x20002800
  ldr r0, =_sdata
 80002c0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80002c4:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80002c8:	08000340 	.word	0x08000340
  ldr r2, =_sbss
 80002cc:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80002d0:	2000001c 	.word	0x2000001c

080002d4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80002d4:	e7fe      	b.n	80002d4 <ADC1_2_IRQHandler>
	...

080002d8 <__libc_init_array>:
 80002d8:	b570      	push	{r4, r5, r6, lr}
 80002da:	2500      	movs	r5, #0
 80002dc:	4e0c      	ldr	r6, [pc, #48]	; (8000310 <__libc_init_array+0x38>)
 80002de:	4c0d      	ldr	r4, [pc, #52]	; (8000314 <__libc_init_array+0x3c>)
 80002e0:	1ba4      	subs	r4, r4, r6
 80002e2:	10a4      	asrs	r4, r4, #2
 80002e4:	42a5      	cmp	r5, r4
 80002e6:	d109      	bne.n	80002fc <__libc_init_array+0x24>
 80002e8:	f000 f81a 	bl	8000320 <_init>
 80002ec:	2500      	movs	r5, #0
 80002ee:	4e0a      	ldr	r6, [pc, #40]	; (8000318 <__libc_init_array+0x40>)
 80002f0:	4c0a      	ldr	r4, [pc, #40]	; (800031c <__libc_init_array+0x44>)
 80002f2:	1ba4      	subs	r4, r4, r6
 80002f4:	10a4      	asrs	r4, r4, #2
 80002f6:	42a5      	cmp	r5, r4
 80002f8:	d105      	bne.n	8000306 <__libc_init_array+0x2e>
 80002fa:	bd70      	pop	{r4, r5, r6, pc}
 80002fc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000300:	4798      	blx	r3
 8000302:	3501      	adds	r5, #1
 8000304:	e7ee      	b.n	80002e4 <__libc_init_array+0xc>
 8000306:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800030a:	4798      	blx	r3
 800030c:	3501      	adds	r5, #1
 800030e:	e7f2      	b.n	80002f6 <__libc_init_array+0x1e>
 8000310:	08000338 	.word	0x08000338
 8000314:	08000338 	.word	0x08000338
 8000318:	08000338 	.word	0x08000338
 800031c:	0800033c 	.word	0x0800033c

08000320 <_init>:
 8000320:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000322:	bf00      	nop
 8000324:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000326:	bc08      	pop	{r3}
 8000328:	469e      	mov	lr, r3
 800032a:	4770      	bx	lr

0800032c <_fini>:
 800032c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800032e:	bf00      	nop
 8000330:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000332:	bc08      	pop	{r3}
 8000334:	469e      	mov	lr, r3
 8000336:	4770      	bx	lr
