[VMEM] WARNING: physical memory size is smaller than virtual memory size.
WARNING: option --warmup_instructions is deprecated. Use --warmup-instructions instead.
WARNING: option --simulation_instructions is deprecated. Use --simulation-instructions instead.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 40000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 2403 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2942832 heartbeat IPC: 3.398 cumulative IPC: 3.398 (Simulation time: 00 hr 02 min 00 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 5878842 heartbeat IPC: 3.406 cumulative IPC: 3.402 (Simulation time: 00 hr 04 min 00 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 8809793 heartbeat IPC: 3.412 cumulative IPC: 3.405 (Simulation time: 00 hr 06 min 01 sec)
Warmup finished CPU 0 instructions: 40000003 cycles: 11742557 cumulative IPC: 3.406 (Simulation time: 00 hr 08 min 03 sec)
Warmup complete CPU 0 instructions: 40000003 cycles: 11742557 cumulative IPC: 3.406 (Simulation time: 00 hr 08 min 03 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 11742558 heartbeat IPC: 3.41 cumulative IPC: 5 (Simulation time: 00 hr 08 min 03 sec)
Heartbeat CPU 0 instructions: 50000012 cycles: 17729661 heartbeat IPC: 1.67 cumulative IPC: 1.67 (Simulation time: 00 hr 11 min 05 sec)
Heartbeat CPU 0 instructions: 60000015 cycles: 27547254 heartbeat IPC: 1.019 cumulative IPC: 1.265 (Simulation time: 00 hr 15 min 12 sec)
Heartbeat CPU 0 instructions: 70000019 cycles: 37745986 heartbeat IPC: 0.9805 cumulative IPC: 1.154 (Simulation time: 00 hr 19 min 26 sec)
Heartbeat CPU 0 instructions: 80000019 cycles: 47880112 heartbeat IPC: 0.9868 cumulative IPC: 1.107 (Simulation time: 00 hr 23 min 39 sec)
Heartbeat CPU 0 instructions: 90000021 cycles: 58161738 heartbeat IPC: 0.9726 cumulative IPC: 1.077 (Simulation time: 00 hr 27 min 55 sec)
Heartbeat CPU 0 instructions: 100000025 cycles: 68325212 heartbeat IPC: 0.9839 cumulative IPC: 1.06 (Simulation time: 00 hr 32 min 10 sec)
Heartbeat CPU 0 instructions: 110000029 cycles: 78552075 heartbeat IPC: 0.9778 cumulative IPC: 1.048 (Simulation time: 00 hr 36 min 24 sec)
Heartbeat CPU 0 instructions: 120000031 cycles: 88502305 heartbeat IPC: 1.005 cumulative IPC: 1.042 (Simulation time: 00 hr 40 min 33 sec)
Heartbeat CPU 0 instructions: 130000032 cycles: 98535569 heartbeat IPC: 0.9967 cumulative IPC: 1.037 (Simulation time: 00 hr 44 min 44 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 96973721 cumulative IPC: 1.031 (Simulation time: 00 hr 48 min 59 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 96973721 cumulative IPC: 1.031 (Simulation time: 00 hr 48 min 59 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/wzz/ChampSim/traces/607.cactuBSSN_s-2421B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.031 instructions: 100000004 cycles: 96973721
CPU 0 Branch Prediction Accuracy: 95.15% MPKI: 0.115 Average ROB Occupancy at Mispredict: 262.3
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00029
BRANCH_INDIRECT: 0.0008
BRANCH_CONDITIONAL: 0.05972
BRANCH_DIRECT_CALL: 0.0062
BRANCH_INDIRECT_CALL: 3e-05
BRANCH_RETURN: 0.04797

cpu0->cpu0_STLB TOTAL        ACCESS:    7091770 HIT:    7080399 MISS:      11371 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    7091770 HIT:    7080399 MISS:      11371 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 524.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:   12533084 HIT:   11329131 MISS:    1203953 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:   10827068 HIT:    9680478 MISS:    1146590 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     806978 HIT:     763665 MISS:      43313 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     881630 HIT:     881629 MISS:          1 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      17408 HIT:       3359 MISS:      14049 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 163.8 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   20420897 HIT:   19799099 MISS:     621798 MSHR_MERGE:     312140
cpu0->cpu0_L1I LOAD         ACCESS:   20420897 HIT:   19799099 MISS:     621798 MSHR_MERGE:     312140
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 9.75 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   31925177 HIT:   18772231 MISS:   13152946 MSHR_MERGE:    1791727
cpu0->cpu0_L1D LOAD         ACCESS:   20890183 HIT:    8670496 MISS:   12219687 MSHR_MERGE:    1683404
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   11017371 HIT:   10101545 MISS:     915826 MSHR_MERGE:     108298
cpu0->cpu0_L1D TRANSLATION  ACCESS:      17623 HIT:        190 MISS:      17433 MSHR_MERGE:         25
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 27.1 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   16607967 HIT:   16607865 MISS:        102 MSHR_MERGE:         52
cpu0->cpu0_ITLB LOAD         ACCESS:   16607967 HIT:   16607865 MISS:        102 MSHR_MERGE:         52
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 416.9 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   29825846 HIT:   20358298 MISS:    9467548 MSHR_MERGE:    2375827
cpu0->cpu0_DTLB LOAD         ACCESS:   29825846 HIT:   20358298 MISS:    9467548 MSHR_MERGE:    2375827
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.865 cycles
cpu0->LLC TOTAL        ACCESS:    1315159 HIT:     597351 MISS:     717808 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    1146590 HIT:     444638 MISS:     701952 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      43240 HIT:      36231 MISS:       7009 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     111280 HIT:     111188 MISS:         92 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      14049 HIT:       5294 MISS:       8755 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 233.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         63
  ROW_BUFFER_MISS:     717653
  AVG DBUS CONGESTED CYCLE: 16.27
Channel 0 WQ ROW_BUFFER_HIT:      17009
  ROW_BUFFER_MISS:      77175
  FULL:          0
Channel 0 REFRESHES ISSUED:       8080
