{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1347312420279 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1347312420280 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 10 17:27:00 2012 " "Processing started: Mon Sep 10 17:27:00 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1347312420280 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1347312420280 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fsm -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off fsm -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1347312420280 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1347312420486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "/home/user/school/emb_sys/lab_7/part_1/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1347312420591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1347312420591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flop.v 1 1 " "Found 1 design units, including 1 entities, in source file d_flop.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_flop " "Found entity 1: d_flop" {  } { { "d_flop.v" "" { Text "/home/user/school/emb_sys/lab_7/part_1/d_flop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1347312420592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1347312420592 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a_d top.v(16) " "Verilog HDL Implicit Net warning at top.v(16): created implicit net for \"a_d\"" {  } { { "top.v" "" { Text "/home/user/school/emb_sys/lab_7/part_1/top.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1347312420592 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b_d top.v(18) " "Verilog HDL Implicit Net warning at top.v(18): created implicit net for \"b_d\"" {  } { { "top.v" "" { Text "/home/user/school/emb_sys/lab_7/part_1/top.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1347312420592 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "f_d top.v(19) " "Verilog HDL Implicit Net warning at top.v(19): created implicit net for \"f_d\"" {  } { { "top.v" "" { Text "/home/user/school/emb_sys/lab_7/part_1/top.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1347312420593 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c_d top.v(21) " "Verilog HDL Implicit Net warning at top.v(21): created implicit net for \"c_d\"" {  } { { "top.v" "" { Text "/home/user/school/emb_sys/lab_7/part_1/top.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1347312420593 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d_d top.v(22) " "Verilog HDL Implicit Net warning at top.v(22): created implicit net for \"d_d\"" {  } { { "top.v" "" { Text "/home/user/school/emb_sys/lab_7/part_1/top.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1347312420593 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "e_d top.v(23) " "Verilog HDL Implicit Net warning at top.v(23): created implicit net for \"e_d\"" {  } { { "top.v" "" { Text "/home/user/school/emb_sys/lab_7/part_1/top.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1347312420593 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "g_d top.v(25) " "Verilog HDL Implicit Net warning at top.v(25): created implicit net for \"g_d\"" {  } { { "top.v" "" { Text "/home/user/school/emb_sys/lab_7/part_1/top.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1347312420593 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "h_d top.v(26) " "Verilog HDL Implicit Net warning at top.v(26): created implicit net for \"h_d\"" {  } { { "top.v" "" { Text "/home/user/school/emb_sys/lab_7/part_1/top.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1347312420593 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "i_d top.v(27) " "Verilog HDL Implicit Net warning at top.v(27): created implicit net for \"i_d\"" {  } { { "top.v" "" { Text "/home/user/school/emb_sys/lab_7/part_1/top.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1347312420593 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1347312420673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_flop d_flop:a " "Elaborating entity \"d_flop\" for hierarchy \"d_flop:a\"" {  } { { "top.v" "a" { Text "/home/user/school/emb_sys/lab_7/part_1/top.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1347312420688 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1347312421057 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1347312421329 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1347312421329 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18 " "Implemented 18 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1347312421362 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1347312421362 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14 " "Implemented 14 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1347312421362 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1347312421362 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "338 " "Peak virtual memory: 338 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1347312421373 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 10 17:27:01 2012 " "Processing ended: Mon Sep 10 17:27:01 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1347312421373 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1347312421373 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1347312421373 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1347312421373 ""}
