;redcode
;assert 1
	SPL 0, <802
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 200, 111
	JMP -7, @-20
	SUB 0, @12
	SPL 200, 111
	MOV -7, <-20
	JMP @72, #200
	SLT #-0, 0
	CMP -207, <-120
	SUB @127, 106
	SLT #-0, 0
	JMN @12, #1
	SUB @121, 106
	SPL 0, <802
	SUB @127, 106
	CMP @127, 176
	CMP #72, @200
	CMP -207, <-120
	MOV 30, 9
	ADD 210, @60
	SUB @70, @2
	DAT #100, #-100
	CMP -207, <-120
	DJN <3, 0
	ADD #270, 1
	SUB -7, <-20
	ADD 30, 9
	ADD 30, 9
	SUB @-27, 0
	MOV -7, <-20
	SUB @21, -6
	SUB @121, 106
	SUB @121, 106
	SUB 12, @10
	SUB @21, -6
	MOV -7, <-20
	MOV -1, <-20
	MOV -1, <-20
	SPL -700, -607
	SLT #270, 1
	SUB @-7, <-620
	JMP @72, #200
	DJN -1, @-20
	MOV -1, <-20
	CMP @127, 106
	SPL 107, #606
	ADD 210, 133
	SPL 0, <-54
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	MOV -1, <-20
	SLT 210, <30
	MOV -1, <-20
	ADD 240, 60
	SUB @121, 103
	ADD #270, 50
	SUB #12, @1
	SUB #0, @12
	DJN 12, #410
	MOV #72, @261
	SLT 12, @10
	JMN 12, #410
	JMN 12, #410
	SUB <80, @1
	SUB #0, @12
	SUB #12, @9
	MOV -1, <-21
	CMP @121, 106
	DAT #12, <10
	SUB -207, <10
	DAT #210, #30
	SUB @121, 106
	SPL 12, <10
	SUB @12, @10
	SUB #72, @261
	CMP #0, @12
	SUB #12, @1
	SUB #72, @261
	ADD #270, 50
	SUB @0, @2
	SUB <80, @1
	SUB <80, @1
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	CMP 210, 104
	CMP @121, 103
	DJN -1, @-20
	SUB #12, @1
	MOV -4, <-20
	CMP -207, <-120
	MOV -4, <-20
	SUB @121, 106
	SUB @121, 106
	MOV -4, <-20
	ADD 240, 60
