library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;

entity Contador4bits_UpDown is 
	port (Clk:in std_logic;
			Up: in std_logic;
			Q: out std_logic_vector(3 downto 0));
end Contador4bits_UpDown;

architecture Contador4bits_UpDown_arch of Contador4bits_UpDown is
signal Cont: std_logic_vector(3 downto 0):="0000";
begin 
process(Up,Clk) begin
	 
	 if (Clk' event and Clk='1') then
		if (Up='0') then
		Cont<=Cont+1;
		else
		Cont<=Cont-1;
		end if;
	 end if;
end process;
Q<=Cont;
end Contador4bits_UpDown_arch;