{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Barrel Shifter\n",
    "\n",
    "A Barrel shifter performs the operation `v << s` (or `v >> s` with flipped bits) where `s` is not constant.\n",
    "An elegant implementation is the approach via cascaded multiplexer elements."
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "This `cshift` primitive is later instanced procedurally, iterating through the variable `i` "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [],
   "source": [
    "from myirl.emulation.myhdl import *\n",
    "\n",
    "@block\n",
    "def cshift(q, a, b, sbit, msb, asr, rotate, WRAP):\n",
    "    carry = Signal(bool()) # Carry bit\n",
    "    u, v = [ Signal(bool()) for i in range(2) ]\n",
    "\n",
    "    @always_comb\n",
    "    def assign_carry():\n",
    "        if asr: # arithmetic shift right\n",
    "            carry.next = sbit & msb\n",
    "        else:\n",
    "            carry.next = 0\n",
    "\n",
    "    @always_comb\n",
    "    def assign():\n",
    "        u.next = a & ~sbit\n",
    "        \n",
    "        if rotate == False:         \n",
    "            if WRAP:\n",
    "                v.next = carry\n",
    "            else:\n",
    "                v.next = b & sbit\n",
    "        else:\n",
    "            v.next = b & sbit\n",
    "            \n",
    "    @always_comb\n",
    "    def assign_q():    \n",
    "        q.next = u | v\n",
    "        \n",
    "    return instances()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Shifter stage"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [],
   "source": [
    "@block\n",
    "def shifter_stage(\n",
    "    shifter,\n",
    "    w_in : Signal,\n",
    "    w_out : Signal.Output,\n",
    "    msb : Signal,\n",
    "    nmux : int, sbit : bool, DATA_WIDTH : int, W_POWER : int, asr : bool, rotate : bool\n",
    "):\n",
    "    instances = []\n",
    "\n",
    "    # Create signal array\n",
    "    w = [ Signal(bool()) for i in range(DATA_WIDTH) ]\n",
    "    wo = concat(*reversed(w))\n",
    "    wi = [ w_in[i] for i in range(DATA_WIDTH) ]\n",
    "\n",
    "    MUX_W = DATA_WIDTH // nmux\n",
    "\n",
    "    for imux in range(nmux):\n",
    "        tmp = imux * MUX_W\n",
    "        print(imux)\n",
    "        for i in range(tmp, tmp + MUX_W):\n",
    "            j = i + MUX_W//2\n",
    "            m = j % DATA_WIDTH\n",
    "            instances.append(shifter(w[m], wi[m], wi[i], sbit, msb, asr, rotate,\n",
    "                         j >= DATA_WIDTH ))\n",
    "\n",
    "\n",
    "    @always_comb\n",
    "    def assign():\n",
    "        w_out.next = wo\n",
    "\n",
    "    instances.append(assign)    \n",
    "\n",
    "    return instances"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### The barrel shifter implementation"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [],
   "source": [
    "@block\n",
    "def barrel_shifter(shifter, clk : ClkSignal, ce : Signal, val : Signal, s : Signal, result : Signal.Output, \\\n",
    "                   rotate = False, W_POWER = 5 ):\n",
    "    \n",
    "    DATA_WIDTH = 2 ** W_POWER\n",
    "    print(\"DATA WIDTH\", DATA_WIDTH, \"ROTATE\", rotate)\n",
    "        \n",
    "    worker = [ val ]\n",
    "    worker = worker + [ Signal(intbv()[DATA_WIDTH:]) for i in range(W_POWER) ]\n",
    "    msb = val[DATA_WIDTH-1]\n",
    "\n",
    "    sbit = [ s[i] for i in range(len(s))]\n",
    "    \n",
    "    shifter_stages = []\n",
    "    for stage in range(W_POWER):\n",
    "        K = W_POWER - stage - 1\n",
    "        print(\"Stage %d\" % stage)\n",
    "        shifter_stages.append( \\\n",
    "                shifter_stage(shifter, worker[stage], worker[stage + 1], msb, 2 ** stage, sbit[K], \\\n",
    "                            DATA_WIDTH, W_POWER, False, rotate) \\\n",
    "                             )\n",
    "        \n",
    "    @always(clk.posedge)\n",
    "    def assign():\n",
    "        if ce == True:\n",
    "            result.next = worker[W_POWER]\n",
    "        \n",
    "    return instances()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "==============================\n",
      "Unparsing unit barrel_shifter\n",
      "==============================\n",
      "\n",
      "\n",
      "@block\n",
      "def barrel_shifter(shifter, clk: ClkSignal, ce: Signal, val: Signal, s: Signal, result: Signal.Output, rotate=False, W_POWER=5):\n",
      "    DATA_WIDTH = (2 ** W_POWER)\n",
      "    print('DATA WIDTH', DATA_WIDTH, 'ROTATE', rotate)\n",
      "    worker = [val]\n",
      "    worker = (worker + [Signal(intbv()[DATA_WIDTH:]) for i in range(W_POWER)])\n",
      "    msb = val[(DATA_WIDTH - 1)]\n",
      "    sbit = [s[i] for i in range(len(s))]\n",
      "    shifter_stages = []\n",
      "    for stage in range(W_POWER):\n",
      "        K = ((W_POWER - stage) - 1)\n",
      "        print(('Stage %d' % stage))\n",
      "        shifter_stages.append(shifter_stage(shifter, worker[stage], worker[(stage + 1)], msb, (2 ** stage), sbit[K], DATA_WIDTH, W_POWER, False, rotate))\n",
      "\n",
      "    @always_(clk.posedge)\n",
      "    def assign():\n",
      "        (yield [If((ce == True)).Then(result.set(worker[W_POWER]))])\n",
      "    return instances()\n",
      "\n"
     ]
    }
   ],
   "source": [
    "print(barrel_shifter.unparse())"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Translate and test"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "DATA WIDTH 16 ROTATE False\n",
      "Stage 0\n",
      "0\n",
      "\u001b[32m Module top_top_bs: Existing implementation cshift, rename to cshift_1 \u001b[0m\n",
      "Stage 1\n",
      "\u001b[32m Module top_top_bs: Existing implementation shifter_stage, rename to shifter_stage_1 \u001b[0m\n",
      "0\n",
      "1\n",
      "Stage 2\n",
      "\u001b[32m Module top_top_bs: Existing implementation shifter_stage, rename to shifter_stage_2 \u001b[0m\n",
      "0\n",
      "1\n",
      "2\n",
      "3\n",
      "Stage 3\n",
      "\u001b[32m Module top_top_bs: Existing implementation shifter_stage, rename to shifter_stage_3 \u001b[0m\n",
      "0\n",
      "1\n",
      "2\n",
      "3\n",
      "4\n",
      "5\n",
      "6\n",
      "7\n",
      "Creating process 'barrel_shifter/assign' with sensitivity (clk'rising,)\n",
      "Creating delay 'gen_osc/CLKGEN' : 2 ns\n",
      "Creating sequential 'top_bs/stim' \n"
     ]
    }
   ],
   "source": [
    "W_POWER = 4\n",
    "\n",
    "from myirl.test.common_test import gen_osc\n",
    "import myirl\n",
    "\n",
    "@block\n",
    "def top_bs(shifter):\n",
    "    clk = ClkSignal()\n",
    "    ce = Signal(bool())\n",
    "    val, result = [ Signal(intbv(0xaa00)[2 ** W_POWER:]) for i in range(2) ]\n",
    "    s = Signal(intbv()[W_POWER:])\n",
    "    \n",
    "    inst = [\n",
    "        barrel_shifter(shifter, clk, ce, val, s, result, False, W_POWER),\n",
    "        gen_osc(clk, 2)\n",
    "    ]\n",
    "    \n",
    "    \n",
    "    TEST_VALUES = [\n",
    "        (0xdead, 8, 0xad00),\n",
    "        (0x8f01, 15, 0x8000),\n",
    "    ]\n",
    "\n",
    "    @instance\n",
    "    def stim():\n",
    "        for item in TEST_VALUES:\n",
    "            ce.next = False\n",
    "            s.next = item[1]\n",
    "            val.next = item[0]\n",
    "            yield(clk.posedge)\n",
    "            ce.next = True\n",
    "            yield(clk.posedge)\n",
    "            yield(clk.posedge)\n",
    "\n",
    "            print(result)\n",
    "            assert result == _sequence.item[2] # XXX\n",
    "\n",
    "    \n",
    "    inst += [ stim ]\n",
    "    return inst\n",
    " \n",
    "def test(shifter_element):    \n",
    "    return top_bs(shifter_element)\n",
    "\n",
    "design = test(cshift)\n",
    "tmp = top_bs.ctx.path_prefix"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      " DEBUG: Writing 'shifter_stage_3' to file /tmp/myirleyramcgh/shifter_stage_3.vhdl \n",
      "Finished _elab in 0.0020 secs\n",
      " DEBUG: Writing 'shifter_stage_2' to file /tmp/myirleyramcgh/shifter_stage_2.vhdl \n",
      "Finished _elab in 0.0020 secs\n",
      " DEBUG: Writing 'shifter_stage_1' to file /tmp/myirleyramcgh/shifter_stage_1.vhdl \n",
      "Finished _elab in 0.0021 secs\n",
      " DEBUG: Writing 'cshift_1' to file /tmp/myirleyramcgh/cshift_1.vhdl \n",
      "Finished _elab in 0.0014 secs\n",
      " DEBUG: Writing 'cshift' to file /tmp/myirleyramcgh/cshift.vhdl \n",
      "Finished _elab in 0.0013 secs\n",
      " DEBUG: Writing 'shifter_stage' to file /tmp/myirleyramcgh/shifter_stage.vhdl \n",
      "Finished _elab in 0.0014 secs\n",
      " DEBUG: Writing 'barrel_shifter' to file /tmp/myirleyramcgh/barrel_shifter.vhdl \n",
      "Finished _elab in 0.0008 secs\n",
      " DEBUG: Writing 'top_bs' to file /tmp/myirleyramcgh/top_bs.vhdl \n",
      "Finished _elab in 0.0013 secs\n",
      "Using library VHDL file /tmp/myirleyramcgh/module_defs.vhdl\n",
      "==== COSIM stdout ====\n",
      "\n",
      "==== COSIM stderr ====\n",
      "\n",
      "==== COSIM stdout ====\n",
      "analyze /home/testing/.local/lib/python3.8/site-packages/myirl-0.0.0-py3.8-linux-x86_64.egg/myirl/targets/../test/vhdl/txt_util.vhdl\n",
      "analyze /home/testing/.local/lib/python3.8/site-packages/myirl-0.0.0-py3.8-linux-x86_64.egg/myirl/targets/libmyirl.vhdl\n",
      "analyze /tmp/myirleyramcgh/cshift.vhdl\n",
      "analyze /tmp/myirleyramcgh/cshift_1.vhdl\n",
      "analyze /tmp/myirleyramcgh/shifter_stage.vhdl\n",
      "analyze /tmp/myirleyramcgh/shifter_stage_1.vhdl\n",
      "analyze /tmp/myirleyramcgh/shifter_stage_2.vhdl\n",
      "analyze /tmp/myirleyramcgh/shifter_stage_3.vhdl\n",
      "analyze /tmp/myirleyramcgh/barrel_shifter.vhdl\n",
      "analyze /tmp/myirleyramcgh/top_bs.vhdl\n",
      "elaborate top_bs\n",
      "\n",
      "==== COSIM stderr ====\n",
      "\n",
      "==== COSIM stdout ====\n",
      "0xAD00\n",
      "0x8000\n",
      "./top_bs:info: simulation stopped by --stop-time @1us\n",
      "\n",
      "==== COSIM stderr ====\n",
      "\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 6,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "from myirl import targets\n",
    "from myirl.test.common_test import run_ghdl\n",
    "\n",
    "f = design.elab(targets.VHDL, elab_all = True)\n",
    "run_ghdl(f, design, vcdfile = 'bs.vcd', debug = True)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "-- File generated from /usr/local/lib/python3.8/runpy.py\r\n",
      "-- (c) 2016-2021 section5.ch\r\n",
      "-- Modifications may be lost\r\n",
      "\r\n",
      "library IEEE;\r\n",
      "use IEEE.std_logic_1164.all;\r\n",
      "use IEEE.numeric_std.all;\r\n",
      "\r\n",
      "library work;\r\n",
      "\r\n",
      "use work.txt_util.all;\r\n",
      "use work.myirl_conversion.all;\r\n",
      "\r\n",
      "entity top_bs is\r\n",
      "end entity top_bs;\r\n",
      "\r\n",
      "architecture MyIRL of top_bs is\r\n",
      "    -- Local type declarations\r\n",
      "    -- Signal declarations\r\n",
      "    signal s_bd87 : unsigned(15 downto 0);\r\n",
      "    signal clk_0682 : std_ulogic := '0';\r\n",
      "    signal s_b4fa : std_ulogic;\r\n",
      "    signal s_67b3 : unsigned(15 downto 0);\r\n",
      "    signal s_df78 : unsigned(3 downto 0);\r\n",
      "begin\r\n",
      "    -- Instance barrel_shifter\r\n",
      "    inst_barrel_shifter_0: entity work.barrel_shifter\r\n",
      "    port map (\r\n",
      "        clk => clk_0682,\r\n",
      "        ce => s_b4fa,\r\n",
      "        val => s_67b3,\r\n",
      "        s => s_df78,\r\n",
      "        result => s_bd87\r\n",
      "    );\r\n",
      "    \r\n",
      "CLKGEN_524c:\r\n",
      "    clk_0682 <= not clk_0682 after 2 ns;\r\n",
      "    \r\n",
      "    \r\n",
      "stim:\r\n",
      "    process\r\n",
      "    begin\r\n",
      "        -- Unroll Iterator item:(57005, 8, 44288): {\r\n",
      "            \r\n",
      "            s_b4fa <= '0';\r\n",
      "            s_df78 <= to_unsigned(8, 4);\r\n",
      "            s_67b3 <= to_unsigned(57005, 16);\r\n",
      "            wait until rising_edge(clk_0682);\r\n",
      "            s_b4fa <= '1';\r\n",
      "            wait until rising_edge(clk_0682);\r\n",
      "            wait until rising_edge(clk_0682);\r\n",
      "            print(\"0x\"& hstr(s_bd87));\r\n",
      "            assert (s_bd87 = 44288)\r\n",
      "                report \"Failed in /tmp/ipykernel_53442/1235503122.py:top_bs():36\" severity failure;\r\n",
      "            \r\n",
      "            s_b4fa <= '0';\r\n",
      "            s_df78 <= to_unsigned(15, 4);\r\n",
      "            s_67b3 <= to_unsigned(36609, 16);\r\n",
      "            wait until rising_edge(clk_0682);\r\n",
      "            s_b4fa <= '1';\r\n",
      "            wait until rising_edge(clk_0682);\r\n",
      "            wait until rising_edge(clk_0682);\r\n",
      "            print(\"0x\"& hstr(s_bd87));\r\n",
      "            assert (s_bd87 = 32768)\r\n",
      "                report \"Failed in /tmp/ipykernel_53442/1235503122.py:top_bs():36\" severity failure;\r\n",
      "        -- }\r\n",
      "        wait;\r\n",
      "    end process;\r\n",
      "end architecture MyIRL;\r\n",
      "\r\n"
     ]
    }
   ],
   "source": [
    "!cat {tmp}/top_bs.vhdl"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.8.5"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 4
}
