# Shift_Reg_with_Serial_Adder
using verilog for simulate this circuit

created by Kontuch Suksawat 6710110005 sec01


