/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [26:0] celloutsig_0_10z;
  reg [11:0] celloutsig_0_11z;
  wire [46:0] celloutsig_0_12z;
  wire [6:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  reg [8:0] celloutsig_0_15z;
  wire [15:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [2:0] celloutsig_0_19z;
  wire [3:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [2:0] celloutsig_0_21z;
  wire [2:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [4:0] celloutsig_0_24z;
  wire [6:0] celloutsig_0_25z;
  wire [5:0] celloutsig_0_27z;
  wire [28:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [3:0] celloutsig_0_30z;
  wire [5:0] celloutsig_0_35z;
  wire celloutsig_0_39z;
  wire [2:0] celloutsig_0_3z;
  wire [16:0] celloutsig_0_40z;
  wire [4:0] celloutsig_0_42z;
  wire celloutsig_0_44z;
  wire [6:0] celloutsig_0_45z;
  wire [3:0] celloutsig_0_46z;
  wire [5:0] celloutsig_0_4z;
  wire [2:0] celloutsig_0_6z;
  wire [6:0] celloutsig_0_7z;
  wire [17:0] celloutsig_0_8z;
  wire [14:0] celloutsig_0_9z;
  wire [6:0] celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire [9:0] celloutsig_1_2z;
  reg [4:0] celloutsig_1_3z;
  wire [7:0] celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire [7:0] celloutsig_1_6z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~in_data[32];
  assign celloutsig_0_39z = ~celloutsig_0_21z[2];
  assign celloutsig_0_44z = ~celloutsig_0_15z[8];
  assign celloutsig_1_18z = ~celloutsig_1_6z[6];
  assign celloutsig_1_19z = ~celloutsig_1_5z[2];
  assign celloutsig_0_14z = ~in_data[78];
  assign celloutsig_0_17z = ~celloutsig_0_16z[5];
  assign celloutsig_0_20z = ~celloutsig_0_3z[1];
  assign celloutsig_0_2z = ~celloutsig_0_1z[2];
  assign celloutsig_0_23z = ~celloutsig_0_9z[7];
  assign celloutsig_0_42z = celloutsig_0_40z[12:8] & celloutsig_0_13z[6:2];
  assign celloutsig_0_45z = { celloutsig_0_35z[2:0], celloutsig_0_2z, celloutsig_0_20z, celloutsig_0_39z, celloutsig_0_17z } & { celloutsig_0_16z[7:2], celloutsig_0_44z };
  assign celloutsig_1_0z = in_data[176:170] & in_data[110:104];
  assign celloutsig_1_1z = in_data[171:166] & in_data[142:137];
  assign celloutsig_1_2z = { celloutsig_1_1z[3:1], celloutsig_1_0z } & { celloutsig_1_0z[5:3], celloutsig_1_0z };
  assign celloutsig_1_4z = { celloutsig_1_2z[7:5], celloutsig_1_3z } & { celloutsig_1_1z[4], celloutsig_1_0z };
  assign celloutsig_1_5z = celloutsig_1_4z[7:3] & celloutsig_1_0z[4:0];
  assign celloutsig_0_10z = { celloutsig_0_8z[15:5], celloutsig_0_0z, celloutsig_0_9z } & { celloutsig_0_8z[12:1], celloutsig_0_9z };
  assign celloutsig_0_1z = { in_data[41:40], celloutsig_0_0z, celloutsig_0_0z } & in_data[4:1];
  assign celloutsig_0_12z = { celloutsig_0_11z[11:4], celloutsig_0_1z[2], celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_1z[2], celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_6z } & { in_data[56:21], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_0_13z = { celloutsig_0_4z, celloutsig_0_2z } & celloutsig_0_8z[8:2];
  assign celloutsig_0_16z = { celloutsig_0_9z[8:5], celloutsig_0_11z } & celloutsig_0_10z[19:4];
  assign celloutsig_0_19z = celloutsig_0_4z[2:0] & { celloutsig_0_9z[9:8], celloutsig_0_0z };
  assign celloutsig_0_27z = { in_data[17:14], celloutsig_0_2z, celloutsig_0_1z[2] } & celloutsig_0_11z[6:1];
  assign celloutsig_0_3z = celloutsig_0_1z[2:0] & in_data[36:34];
  assign celloutsig_0_30z = celloutsig_0_1z & in_data[17:14];
  assign celloutsig_0_40z = celloutsig_0_8z[17:1] << { celloutsig_0_28z[18:6], celloutsig_0_23z, celloutsig_0_19z };
  assign celloutsig_0_4z = { in_data[47], celloutsig_0_0z, celloutsig_0_1z } << { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_46z = { celloutsig_0_42z[3:1], celloutsig_0_2z } << celloutsig_0_10z[19:16];
  assign celloutsig_1_6z = in_data[173:166] << celloutsig_1_4z;
  assign celloutsig_0_6z = { celloutsig_0_1z[2], celloutsig_0_2z, celloutsig_0_1z[2] } << { celloutsig_0_2z, celloutsig_0_1z[2], celloutsig_0_2z };
  assign celloutsig_0_7z = { celloutsig_0_3z, celloutsig_0_1z } << { celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_8z = { in_data[66:52], celloutsig_0_0z, celloutsig_0_1z[2], celloutsig_0_0z } << { celloutsig_0_4z[4:1], celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_1z[2], celloutsig_0_6z, celloutsig_0_4z };
  assign celloutsig_0_9z = { in_data[60:47], celloutsig_0_1z[2] } << { celloutsig_0_8z[9:6], celloutsig_0_6z, celloutsig_0_1z[2], celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_0_21z = { celloutsig_0_4z[1:0], celloutsig_0_0z } << { celloutsig_0_6z[2:1], celloutsig_0_20z };
  assign celloutsig_0_22z = { celloutsig_0_9z[5:4], celloutsig_0_1z[2] } << { celloutsig_0_21z[1:0], celloutsig_0_17z };
  assign celloutsig_0_24z = celloutsig_0_11z[10:6] << { celloutsig_0_11z[8:5], celloutsig_0_17z };
  assign celloutsig_0_25z = { celloutsig_0_8z[17:14], celloutsig_0_22z } << celloutsig_0_16z[6:0];
  assign celloutsig_0_28z = { celloutsig_0_12z[33:15], celloutsig_0_22z, celloutsig_0_25z } << { celloutsig_0_11z[11:5], celloutsig_0_23z, celloutsig_0_25z, celloutsig_0_20z, celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_24z, celloutsig_0_3z, celloutsig_0_22z };
  assign celloutsig_0_35z = celloutsig_0_27z << { in_data[46], celloutsig_0_30z, celloutsig_0_0z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_3z = 5'h00;
    else if (clkin_data[32]) celloutsig_1_3z = celloutsig_1_0z[5:1];
  always_latch
    if (!clkin_data[64]) celloutsig_0_11z = 12'h000;
    else if (clkin_data[0]) celloutsig_0_11z = { celloutsig_0_9z[9:1], celloutsig_0_3z };
  always_latch
    if (celloutsig_1_5z[2]) celloutsig_0_15z = 9'h000;
    else if (!clkin_data[0]) celloutsig_0_15z = celloutsig_0_11z[9:1];
  assign { out_data[128], out_data[96], out_data[38:32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_45z, celloutsig_0_46z };
endmodule
