

================================================================
== Vitis HLS Report for 'dpu_pack_4_Pipeline_VITIS_LOOP_543_12'
================================================================
* Date:           Thu Dec 29 14:58:58 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution4 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.163 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      386|      386|  3.860 us|  3.860 us|  386|  386|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_543_12  |      384|      384|         4|          3|          1|   128|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|    33481|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      126|    -|
|Register             |        -|     -|    16441|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|    16441|    33607|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|        1|        7|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|        2|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+------+------------+------------+
    |     Variable Name     | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+------+------------+------------+
    |add_ln543_fu_183_p2    |         +|   0|  0|    15|           8|           1|
    |add_ln545_1_fu_234_p2  |         +|   0|  0|    19|          12|           2|
    |add_ln545_fu_202_p2    |         +|   0|  0|    19|          12|           1|
    |add_ln546_1_fu_275_p2  |         +|   0|  0|    19|          12|           3|
    |add_ln546_fu_244_p2    |         +|   0|  0|    19|          12|           2|
    |add_ln549_fu_217_p2    |         +|   0|  0|    39|          32|           3|
    |sub_ln547_fu_285_p2    |         -|   0|  0|    28|          20|          21|
    |sub_ln548_fu_432_p2    |         -|   0|  0|    28|          20|          21|
    |and_ln547_fu_318_p2    |       and|   0|  0|  4096|        8192|        8192|
    |and_ln548_fu_362_p2    |       and|   0|  0|  4096|        8192|        8192|
    |icmp_ln543_fu_177_p2   |      icmp|   0|  0|    11|           8|           9|
    |or_ln546_fu_402_p2     |        or|   0|  0|     9|           9|           9|
    |or_ln547_fu_334_p2     |        or|   0|  0|  4096|        8192|        8192|
    |or_ln548_1_fu_451_p2   |        or|   0|  0|  4096|        8192|        8192|
    |or_ln548_fu_340_p2     |        or|   0|  0|    13|          13|           6|
    |shl_ln547_1_fu_328_p2  |       shl|   0|  0|  2171|        8192|        8192|
    |shl_ln547_fu_306_p2    |       shl|   0|  0|  2171|          32|        8192|
    |shl_ln548_1_fu_446_p2  |       shl|   0|  0|  2171|        8192|        8192|
    |shl_ln548_fu_350_p2    |       shl|   0|  0|  2171|          32|        8192|
    |ap_enable_pp0          |       xor|   0|  0|     2|           1|           2|
    |xor_ln547_fu_312_p2    |       xor|   0|  0|  4096|        8192|           2|
    |xor_ln548_fu_356_p2    |       xor|   0|  0|  4096|        8192|           2|
    +-----------------------+----------+----+---+------+------------+------------+
    |Total                  |          |   0|  0| 33481|       65759|       65620|
    +-----------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+------+-----------+
    |             Name            | LUT| Input Size| Bits | Total Bits|
    +-----------------------------+----+-----------+------+-----------+
    |ap_NS_fsm                    |  20|          4|     1|          4|
    |ap_done_int                  |   9|          2|     1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|     1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|     1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|     1|          2|
    |ap_sig_allocacmp_i           |   9|          2|     8|         16|
    |i_25_fu_86                   |   9|          2|     8|         16|
    |ptr_o                        |   9|          2|    32|         64|
    |sk_address0                  |  20|          4|    12|         48|
    |sk_address1                  |  14|          3|    12|         36|
    |this_5_11_fu_90              |   9|          2|  8192|      16384|
    +-----------------------------+----+-----------+------+-----------+
    |Total                        | 126|         27|  8269|      16576|
    +-----------------------------+----+-----------+------+-----------+

    * Register: 
    +-----------------------------+------+----+------+-----------+
    |             Name            |  FF  | LUT| Bits | Const Bits|
    +-----------------------------+------+----+------+-----------+
    |and_ln548_reg_526            |  8192|   0|  8192|          0|
    |ap_CS_fsm                    |     3|   0|     3|          0|
    |ap_done_reg                  |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter0_reg  |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter1      |     1|   0|     1|          0|
    |i_25_fu_86                   |     8|   0|     8|          0|
    |icmp_ln543_reg_480           |     1|   0|     1|          0|
    |reg_156                      |     8|   0|     8|          0|
    |reg_160                      |     8|   0|     8|          0|
    |this_5_11_fu_90              |  8192|   0|  8192|          0|
    |trunc_ln545_reg_484          |    12|   0|    12|          0|
    |trunc_ln547_reg_501          |     7|   0|     7|          0|
    |zext_ln548_reg_521           |     7|   0|  8192|       8185|
    +-----------------------------+------+----+------+-----------+
    |Total                        | 16441|   0| 24626|       8185|
    +-----------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+------+------------+---------------------------------------+--------------+
|       RTL Ports      | Dir | Bits |  Protocol  |             Source Object             |    C Type    |
+----------------------+-----+------+------------+---------------------------------------+--------------+
|ap_clk                |   in|     1|  ap_ctrl_hs|  dpu_pack.4_Pipeline_VITIS_LOOP_543_12|  return value|
|ap_rst                |   in|     1|  ap_ctrl_hs|  dpu_pack.4_Pipeline_VITIS_LOOP_543_12|  return value|
|ap_start              |   in|     1|  ap_ctrl_hs|  dpu_pack.4_Pipeline_VITIS_LOOP_543_12|  return value|
|ap_done               |  out|     1|  ap_ctrl_hs|  dpu_pack.4_Pipeline_VITIS_LOOP_543_12|  return value|
|ap_idle               |  out|     1|  ap_ctrl_hs|  dpu_pack.4_Pipeline_VITIS_LOOP_543_12|  return value|
|ap_ready              |  out|     1|  ap_ctrl_hs|  dpu_pack.4_Pipeline_VITIS_LOOP_543_12|  return value|
|this_5_10             |   in|  8192|     ap_none|                              this_5_10|        scalar|
|sk_address0           |  out|    12|   ap_memory|                                     sk|         array|
|sk_ce0                |  out|     1|   ap_memory|                                     sk|         array|
|sk_q0                 |   in|     8|   ap_memory|                                     sk|         array|
|sk_address1           |  out|    12|   ap_memory|                                     sk|         array|
|sk_ce1                |  out|     1|   ap_memory|                                     sk|         array|
|sk_q1                 |   in|     8|   ap_memory|                                     sk|         array|
|this_5_11_out         |  out|  8192|      ap_vld|                          this_5_11_out|       pointer|
|this_5_11_out_ap_vld  |  out|     1|      ap_vld|                          this_5_11_out|       pointer|
|ptr_i                 |   in|    32|     ap_ovld|                                    ptr|       pointer|
|ptr_o                 |  out|    32|     ap_ovld|                                    ptr|       pointer|
|ptr_o_ap_vld          |  out|     1|     ap_ovld|                                    ptr|       pointer|
+----------------------+-----+------+------------+---------------------------------------+--------------+

